
elfs/litmus.elf:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_start>:
       0:	90000009 	adrp	x9, 0 <_start>
       4:	91000129 	add	x9, x9, #0x0
       8:	d00000aa 	adrp	x10, 16000 <el1_exception_vector_table_p3>
       c:	911e214a 	add	x10, x10, #0x788
      10:	d00000ab 	adrp	x11, 16000 <el1_exception_vector_table_p3>
      14:	911e216b 	add	x11, x11, #0x788
      18:	cb0a016c 	sub	x12, x11, x10
      1c:	b40000ec 	cbz	x12, 38 <_start+0x38>
      20:	f940014c 	ldr	x12, [x10]
      24:	f940094d 	ldr	x13, [x10, #16]
      28:	8b0901ad 	add	x13, x13, x9
      2c:	f82c692d 	str	x13, [x9, x12]
      30:	9100614a 	add	x10, x10, #0x18
      34:	17fffff9 	b	18 <_start+0x18>
      38:	9400000e 	bl	70 <init_cpu>
      3c:	94000d88 	bl	365c <setup>
      40:	f00000e0 	adrp	x0, 1f000 <__argc>
      44:	f9400000 	ldr	x0, [x0]
      48:	90000101 	adrp	x1, 20000 <table_pgfault+0xff8>
      4c:	91024021 	add	x1, x1, #0x90
      50:	94003be9 	bl	eff4 <main>
      54:	9400109f 	bl	42d0 <abort>
      58:	14000020 	b	d8 <halt>

000000000000005c <cpu_entry>:
      5c:	94000005 	bl	70 <init_cpu>
      60:	aa0903e0 	mov	x0, x9
      64:	940011ce 	bl	479c <secondary_init>
      68:	940011de 	bl	47e0 <secondary_idle_loop>
      6c:	1400001b 	b	d8 <halt>

0000000000000070 <init_cpu>:
      70:	d53800a9 	mrs	x9, mpidr_el1
      74:	92401d29 	and	x9, x9, #0xff
      78:	d51bd049 	msr	tpidr_el0, x9
      7c:	d282000a 	mov	x10, #0x1000                	// #4096
      80:	9b0a7d2a 	mul	x10, x9, x10
      84:	f00001eb 	adrp	x11, 3f000 <__ld_begin_stack+0xf000>
      88:	913fc16b 	add	x11, x11, #0xff0
      8c:	8b0b014b 	add	x11, x10, x11
      90:	d2898b2c 	mov	x12, #0x4c59                	// #19545
      94:	d374cd8c 	lsl	x12, x12, #12
      98:	9120718c 	add	x12, x12, #0x81c
      9c:	d518100c 	msr	sctlr_el1, x12
      a0:	d2800004 	mov	x4, #0x0                   	// #0
      a4:	d5184204 	msr	spsel, x4
      a8:	d5033fdf 	isb
      ac:	9100017f 	mov	sp, x11
      b0:	d2a00604 	mov	x4, #0x300000              	// #3145728
      b4:	d5181044 	msr	cpacr_el1, x4
      b8:	f000008e 	adrp	x14, 13000 <el1_exception_vector_table_p0>
      bc:	910001ce 	add	x14, x14, #0x0
      c0:	d282000d 	mov	x13, #0x1000                	// #4096
      c4:	9b097dad 	mul	x13, x13, x9
      c8:	8b0d01ce 	add	x14, x14, x13
      cc:	d518c00e 	msr	vbar_el1, x14
      d0:	d5033fdf 	isb
      d4:	d65f03c0 	ret

00000000000000d8 <halt>:
      d8:	d503205f 	wfe
      dc:	17ffffff 	b	d8 <halt>

00000000000000e0 <init_args>:
      e0:	f81d0ffe 	str	x30, [sp, #-48]!
      e4:	d0000100 	adrp	x0, 22000 <__argv+0x1f70>
      e8:	91120000 	add	x0, x0, #0x480
      ec:	f9400000 	ldr	x0, [x0]
      f0:	9400161f 	bl	596c <dtb_bootargs>
      f4:	f90017e0 	str	x0, [sp, #40]
      f8:	f94017e0 	ldr	x0, [sp, #40]
      fc:	94000fa6 	bl	3f94 <strlen>
     100:	93407c01 	sxtw	x1, w0
     104:	900000e0 	adrp	x0, 1c000 <__compound_literal.3+0x18>
     108:	910f8000 	add	x0, x0, #0x3e0
     10c:	aa0103e2 	mov	x2, x1
     110:	f94017e1 	ldr	x1, [sp, #40]
     114:	9400217f 	bl	8710 <valloc_memcpy>
     118:	900000e0 	adrp	x0, 1c000 <__compound_literal.3+0x18>
     11c:	910f8000 	add	x0, x0, #0x3e0
     120:	f90017e0 	str	x0, [sp, #40]
     124:	f94017e0 	ldr	x0, [sp, #40]
     128:	f90013e0 	str	x0, [sp, #32]
     12c:	f00000e0 	adrp	x0, 1f000 <__argc>
     130:	91000000 	add	x0, x0, #0x0
     134:	f900001f 	str	xzr, [x0]
     138:	b9001fff 	str	wzr, [sp, #28]
     13c:	1400002d 	b	1f0 <init_args+0x110>
     140:	f94017e0 	ldr	x0, [sp, #40]
     144:	39400000 	ldrb	w0, [x0]
     148:	7100001f 	cmp	w0, #0x0
     14c:	540005a0 	b.eq	200 <init_args+0x120>  // b.none
     150:	14000004 	b	160 <init_args+0x80>
     154:	f94017e0 	ldr	x0, [sp, #40]
     158:	91000400 	add	x0, x0, #0x1
     15c:	f90017e0 	str	x0, [sp, #40]
     160:	f94017e0 	ldr	x0, [sp, #40]
     164:	39400000 	ldrb	w0, [x0]
     168:	7100001f 	cmp	w0, #0x0
     16c:	540000a0 	b.eq	180 <init_args+0xa0>  // b.none
     170:	f94017e0 	ldr	x0, [sp, #40]
     174:	39400000 	ldrb	w0, [x0]
     178:	7100801f 	cmp	w0, #0x20
     17c:	54fffec1 	b.ne	154 <init_args+0x74>  // b.any
     180:	f94017e0 	ldr	x0, [sp, #40]
     184:	39400000 	ldrb	w0, [x0]
     188:	7100801f 	cmp	w0, #0x20
     18c:	540000c1 	b.ne	1a4 <init_args+0xc4>  // b.any
     190:	f94017e0 	ldr	x0, [sp, #40]
     194:	3900001f 	strb	wzr, [x0]
     198:	f94017e0 	ldr	x0, [sp, #40]
     19c:	91000400 	add	x0, x0, #0x1
     1a0:	f90017e0 	str	x0, [sp, #40]
     1a4:	f00000e0 	adrp	x0, 1f000 <__argc>
     1a8:	91000000 	add	x0, x0, #0x0
     1ac:	f9400001 	ldr	x1, [x0]
     1b0:	90000100 	adrp	x0, 20000 <table_pgfault+0xff8>
     1b4:	91024000 	add	x0, x0, #0x90
     1b8:	f94013e2 	ldr	x2, [sp, #32]
     1bc:	f8217802 	str	x2, [x0, x1, lsl #3]
     1c0:	f00000e0 	adrp	x0, 1f000 <__argc>
     1c4:	91000000 	add	x0, x0, #0x0
     1c8:	f9400000 	ldr	x0, [x0]
     1cc:	91000401 	add	x1, x0, #0x1
     1d0:	f00000e0 	adrp	x0, 1f000 <__argc>
     1d4:	91000000 	add	x0, x0, #0x0
     1d8:	f9000001 	str	x1, [x0]
     1dc:	f94017e0 	ldr	x0, [sp, #40]
     1e0:	f90013e0 	str	x0, [sp, #32]
     1e4:	b9401fe0 	ldr	w0, [sp, #28]
     1e8:	11000400 	add	w0, w0, #0x1
     1ec:	b9001fe0 	str	w0, [sp, #28]
     1f0:	b9401fe0 	ldr	w0, [sp, #28]
     1f4:	710ffc1f 	cmp	w0, #0x3ff
     1f8:	54fffa4d 	b.le	140 <init_args+0x60>
     1fc:	14000002 	b	204 <init_args+0x124>
     200:	d503201f 	nop
     204:	d503201f 	nop
     208:	f84307fe 	ldr	x30, [sp], #48
     20c:	d65f03c0 	ret

0000000000000210 <argparse_check_name_exact>:
     210:	f81c0ffe 	str	x30, [sp, #-64]!
     214:	f90017e0 	str	x0, [sp, #40]
     218:	f90013e1 	str	x1, [sp, #32]
     21c:	f9000fe2 	str	x2, [sp, #24]
     220:	f94017e0 	ldr	x0, [sp, #40]
     224:	91000400 	add	x0, x0, #0x1
     228:	f9001fe0 	str	x0, [sp, #56]
     22c:	b90037ff 	str	wzr, [sp, #52]
     230:	900000c0 	adrp	x0, 18000 <__ld_begin_reloc+0x1878>
     234:	911d8000 	add	x0, x0, #0x760
     238:	aa0003e1 	mov	x1, x0
     23c:	f9401fe0 	ldr	x0, [sp, #56]
     240:	94000f66 	bl	3fd8 <strstartswith>
     244:	7100001f 	cmp	w0, #0x0
     248:	540000c0 	b.eq	260 <argparse_check_name_exact+0x50>  // b.none
     24c:	52800020 	mov	w0, #0x1                   	// #1
     250:	b90037e0 	str	w0, [sp, #52]
     254:	f9401fe0 	ldr	x0, [sp, #56]
     258:	91000c00 	add	x0, x0, #0x3
     25c:	f9001fe0 	str	x0, [sp, #56]
     260:	f94013e0 	ldr	x0, [sp, #32]
     264:	f100001f 	cmp	x0, #0x0
     268:	54000100 	b.eq	288 <argparse_check_name_exact+0x78>  // b.none
     26c:	f94013e1 	ldr	x1, [sp, #32]
     270:	f9401fe0 	ldr	x0, [sp, #56]
     274:	94000fa3 	bl	4100 <strcmp>
     278:	7100001f 	cmp	w0, #0x0
     27c:	54000060 	b.eq	288 <argparse_check_name_exact+0x78>  // b.none
     280:	52800020 	mov	w0, #0x1                   	// #1
     284:	1400001a 	b	2ec <argparse_check_name_exact+0xdc>
     288:	f9401fe0 	ldr	x0, [sp, #56]
     28c:	39400000 	ldrb	w0, [x0]
     290:	7100b41f 	cmp	w0, #0x2d
     294:	54000040 	b.eq	29c <argparse_check_name_exact+0x8c>  // b.none
     298:	14000014 	b	2e8 <argparse_check_name_exact+0xd8>
     29c:	f9401fe0 	ldr	x0, [sp, #56]
     2a0:	91000400 	add	x0, x0, #0x1
     2a4:	f9001fe0 	str	x0, [sp, #56]
     2a8:	f9400fe0 	ldr	x0, [sp, #24]
     2ac:	f100001f 	cmp	x0, #0x0
     2b0:	540001a0 	b.eq	2e4 <argparse_check_name_exact+0xd4>  // b.none
     2b4:	f9400fe1 	ldr	x1, [sp, #24]
     2b8:	f9401fe0 	ldr	x0, [sp, #56]
     2bc:	94000f91 	bl	4100 <strcmp>
     2c0:	7100001f 	cmp	w0, #0x0
     2c4:	54000100 	b.eq	2e4 <argparse_check_name_exact+0xd4>  // b.none
     2c8:	b94037e0 	ldr	w0, [sp, #52]
     2cc:	7100001f 	cmp	w0, #0x0
     2d0:	54000060 	b.eq	2dc <argparse_check_name_exact+0xcc>  // b.none
     2d4:	52800040 	mov	w0, #0x2                   	// #2
     2d8:	14000005 	b	2ec <argparse_check_name_exact+0xdc>
     2dc:	52800020 	mov	w0, #0x1                   	// #1
     2e0:	14000003 	b	2ec <argparse_check_name_exact+0xdc>
     2e4:	d503201f 	nop
     2e8:	52800000 	mov	w0, #0x0                   	// #0
     2ec:	f84407fe 	ldr	x30, [sp], #64
     2f0:	d65f03c0 	ret

00000000000002f4 <argdef_try_split>:
     2f4:	a9bb7bf3 	stp	x19, x30, [sp, #-80]!
     2f8:	f9001fe0 	str	x0, [sp, #56]
     2fc:	f9001be1 	str	x1, [sp, #48]
     300:	f90017e2 	str	x2, [sp, #40]
     304:	f90013e3 	str	x3, [sp, #32]
     308:	f9000fe4 	str	x4, [sp, #24]
     30c:	f94017e0 	ldr	x0, [sp, #40]
     310:	91000400 	add	x0, x0, #0x1
     314:	f90027e0 	str	x0, [sp, #72]
     318:	f94027e0 	ldr	x0, [sp, #72]
     31c:	39400000 	ldrb	w0, [x0]
     320:	7100b41f 	cmp	w0, #0x2d
     324:	540002e1 	b.ne	380 <argdef_try_split+0x8c>  // b.any
     328:	f94027e0 	ldr	x0, [sp, #72]
     32c:	91000400 	add	x0, x0, #0x1
     330:	f90027e0 	str	x0, [sp, #72]
     334:	f9400fe0 	ldr	x0, [sp, #24]
     338:	f100001f 	cmp	x0, #0x0
     33c:	54000560 	b.eq	3e8 <argdef_try_split+0xf4>  // b.none
     340:	f9400fe1 	ldr	x1, [sp, #24]
     344:	f94027e0 	ldr	x0, [sp, #72]
     348:	94000f24 	bl	3fd8 <strstartswith>
     34c:	7100001f 	cmp	w0, #0x0
     350:	540004c0 	b.eq	3e8 <argdef_try_split+0xf4>  // b.none
     354:	528007a3 	mov	w3, #0x3d                  	// #61
     358:	f94017e2 	ldr	x2, [sp, #40]
     35c:	f9401be1 	ldr	x1, [sp, #48]
     360:	f9401fe0 	ldr	x0, [sp, #56]
     364:	94000f37 	bl	4040 <strpartition>
     368:	7100001f 	cmp	w0, #0x0
     36c:	54000061 	b.ne	378 <argdef_try_split+0x84>  // b.any
     370:	f9401be0 	ldr	x0, [sp, #48]
     374:	3900001f 	strb	wzr, [x0]
     378:	52800020 	mov	w0, #0x1                   	// #1
     37c:	1400001f 	b	3f8 <argdef_try_split+0x104>
     380:	f94013e0 	ldr	x0, [sp, #32]
     384:	f100001f 	cmp	x0, #0x0
     388:	54000340 	b.eq	3f0 <argdef_try_split+0xfc>  // b.none
     38c:	f94027e0 	ldr	x0, [sp, #72]
     390:	39400001 	ldrb	w1, [x0]
     394:	f94013e0 	ldr	x0, [sp, #32]
     398:	39400000 	ldrb	w0, [x0]
     39c:	6b00003f 	cmp	w1, w0
     3a0:	54000281 	b.ne	3f0 <argdef_try_split+0xfc>  // b.any
     3a4:	f94027e0 	ldr	x0, [sp, #72]
     3a8:	39400001 	ldrb	w1, [x0]
     3ac:	f9401fe0 	ldr	x0, [sp, #56]
     3b0:	39000001 	strb	w1, [x0]
     3b4:	f94027e0 	ldr	x0, [sp, #72]
     3b8:	91000413 	add	x19, x0, #0x1
     3bc:	f94027e0 	ldr	x0, [sp, #72]
     3c0:	91000400 	add	x0, x0, #0x1
     3c4:	94000ef4 	bl	3f94 <strlen>
     3c8:	11000400 	add	w0, w0, #0x1
     3cc:	93407c00 	sxtw	x0, w0
     3d0:	aa0003e2 	mov	x2, x0
     3d4:	aa1303e1 	mov	x1, x19
     3d8:	f9401be0 	ldr	x0, [sp, #48]
     3dc:	940020cd 	bl	8710 <valloc_memcpy>
     3e0:	52800020 	mov	w0, #0x1                   	// #1
     3e4:	14000005 	b	3f8 <argdef_try_split+0x104>
     3e8:	d503201f 	nop
     3ec:	14000002 	b	3f4 <argdef_try_split+0x100>
     3f0:	d503201f 	nop
     3f4:	52800000 	mov	w0, #0x0                   	// #0
     3f8:	a8c57bf3 	ldp	x19, x30, [sp], #80
     3fc:	d65f03c0 	ret

0000000000000400 <argparse_check_flag_arg>:
     400:	f81c0ffe 	str	x30, [sp, #-64]!
     404:	f90017e0 	str	x0, [sp, #40]
     408:	f90013e1 	str	x1, [sp, #32]
     40c:	f9000fe2 	str	x2, [sp, #24]
     410:	f9400fe0 	ldr	x0, [sp, #24]
     414:	f9400001 	ldr	x1, [x0]
     418:	900000c0 	adrp	x0, 18000 <__ld_begin_reloc+0x1878>
     41c:	911da000 	add	x0, x0, #0x768
     420:	94000a79 	bl	2e04 <printf>
     424:	f9400fe0 	ldr	x0, [sp, #24]
     428:	f9400000 	ldr	x0, [x0]
     42c:	91000401 	add	x1, x0, #0x1
     430:	f9400fe0 	ldr	x0, [sp, #24]
     434:	f9400400 	ldr	x0, [x0, #8]
     438:	91000800 	add	x0, x0, #0x2
     43c:	aa0003e2 	mov	x2, x0
     440:	f94013e0 	ldr	x0, [sp, #32]
     444:	97ffff73 	bl	210 <argparse_check_name_exact>
     448:	b9003fe0 	str	w0, [sp, #60]
     44c:	b9403fe0 	ldr	w0, [sp, #60]
     450:	7100001f 	cmp	w0, #0x0
     454:	54000061 	b.ne	460 <argparse_check_flag_arg+0x60>  // b.any
     458:	52800000 	mov	w0, #0x0                   	// #0
     45c:	14000013 	b	4a8 <argparse_check_flag_arg+0xa8>
     460:	b9403fe0 	ldr	w0, [sp, #60]
     464:	7100041f 	cmp	w0, #0x1
     468:	540000e1 	b.ne	484 <argparse_check_flag_arg+0x84>  // b.any
     46c:	f9400fe0 	ldr	x0, [sp, #24]
     470:	f9400800 	ldr	x0, [x0, #16]
     474:	52800021 	mov	w1, #0x1                   	// #1
     478:	39000001 	strb	w1, [x0]
     47c:	52800020 	mov	w0, #0x1                   	// #1
     480:	1400000a 	b	4a8 <argparse_check_flag_arg+0xa8>
     484:	b9403fe0 	ldr	w0, [sp, #60]
     488:	7100081f 	cmp	w0, #0x2
     48c:	540000c1 	b.ne	4a4 <argparse_check_flag_arg+0xa4>  // b.any
     490:	f9400fe0 	ldr	x0, [sp, #24]
     494:	f9400800 	ldr	x0, [x0, #16]
     498:	3900001f 	strb	wzr, [x0]
     49c:	52800020 	mov	w0, #0x1                   	// #1
     4a0:	14000002 	b	4a8 <argparse_check_flag_arg+0xa8>
     4a4:	52800000 	mov	w0, #0x0                   	// #0
     4a8:	f84407fe 	ldr	x30, [sp], #64
     4ac:	d65f03c0 	ret

00000000000004b0 <argparse_check_option_arg>:
     4b0:	d10403ff 	sub	sp, sp, #0x100
     4b4:	f90003fe 	str	x30, [sp]
     4b8:	f90017e0 	str	x0, [sp, #40]
     4bc:	f90013e1 	str	x1, [sp, #32]
     4c0:	f9000fe2 	str	x2, [sp, #24]
     4c4:	f9400fe0 	ldr	x0, [sp, #24]
     4c8:	f9400000 	ldr	x0, [x0]
     4cc:	91000402 	add	x2, x0, #0x1
     4d0:	f9400fe0 	ldr	x0, [sp, #24]
     4d4:	f9400400 	ldr	x0, [x0, #8]
     4d8:	91000803 	add	x3, x0, #0x2
     4dc:	9100c3e1 	add	x1, sp, #0x30
     4e0:	910263e0 	add	x0, sp, #0x98
     4e4:	aa0303e4 	mov	x4, x3
     4e8:	aa0203e3 	mov	x3, x2
     4ec:	f94013e2 	ldr	x2, [sp, #32]
     4f0:	97ffff81 	bl	2f4 <argdef_try_split>
     4f4:	b900ffe0 	str	w0, [sp, #252]
     4f8:	b940ffe0 	ldr	w0, [sp, #252]
     4fc:	7100001f 	cmp	w0, #0x0
     500:	54000061 	b.ne	50c <argparse_check_option_arg+0x5c>  // b.any
     504:	52800000 	mov	w0, #0x0                   	// #0
     508:	1400002c 	b	5b8 <argparse_check_option_arg+0x108>
     50c:	f9400fe0 	ldr	x0, [sp, #24]
     510:	39408000 	ldrb	w0, [x0, #32]
     514:	7100001f 	cmp	w0, #0x0
     518:	54000460 	b.eq	5a4 <argparse_check_option_arg+0xf4>  // b.none
     51c:	3940c3e0 	ldrb	w0, [sp, #48]
     520:	7100001f 	cmp	w0, #0x0
     524:	54000400 	b.eq	5a4 <argparse_check_option_arg+0xf4>  // b.none
     528:	f9400fe0 	ldr	x0, [sp, #24]
     52c:	f9400000 	ldr	x0, [x0]
     530:	f100001f 	cmp	x0, #0x0
     534:	540001a0 	b.eq	568 <argparse_check_option_arg+0xb8>  // b.none
     538:	f9400fe0 	ldr	x0, [sp, #24]
     53c:	f9400400 	ldr	x0, [x0, #8]
     540:	f100001f 	cmp	x0, #0x0
     544:	54000120 	b.eq	568 <argparse_check_option_arg+0xb8>  // b.none
     548:	f9400fe0 	ldr	x0, [sp, #24]
     54c:	f9400001 	ldr	x1, [x0]
     550:	f9400fe0 	ldr	x0, [sp, #24]
     554:	f9400402 	ldr	x2, [x0, #8]
     558:	900000c0 	adrp	x0, 18000 <__ld_begin_reloc+0x1878>
     55c:	911de000 	add	x0, x0, #0x778
     560:	94000f61 	bl	42e4 <fail>
     564:	14000010 	b	5a4 <argparse_check_option_arg+0xf4>
     568:	f9400fe0 	ldr	x0, [sp, #24]
     56c:	f9400000 	ldr	x0, [x0]
     570:	f100001f 	cmp	x0, #0x0
     574:	540000e0 	b.eq	590 <argparse_check_option_arg+0xe0>  // b.none
     578:	f9400fe0 	ldr	x0, [sp, #24]
     57c:	f9400001 	ldr	x1, [x0]
     580:	900000c0 	adrp	x0, 18000 <__ld_begin_reloc+0x1878>
     584:	911e8000 	add	x0, x0, #0x7a0
     588:	94000f57 	bl	42e4 <fail>
     58c:	14000006 	b	5a4 <argparse_check_option_arg+0xf4>
     590:	f9400fe0 	ldr	x0, [sp, #24]
     594:	f9400401 	ldr	x1, [x0, #8]
     598:	900000c0 	adrp	x0, 18000 <__ld_begin_reloc+0x1878>
     59c:	911e8000 	add	x0, x0, #0x7a0
     5a0:	94000f51 	bl	42e4 <fail>
     5a4:	f9400fe0 	ldr	x0, [sp, #24]
     5a8:	f9400801 	ldr	x1, [x0, #16]
     5ac:	9100c3e0 	add	x0, sp, #0x30
     5b0:	d63f0020 	blr	x1
     5b4:	52800020 	mov	w0, #0x1                   	// #1
     5b8:	f94003fe 	ldr	x30, [sp]
     5bc:	910403ff 	add	sp, sp, #0x100
     5c0:	d65f03c0 	ret

00000000000005c4 <argparse_check_enum_arg>:
     5c4:	d10443ff 	sub	sp, sp, #0x110
     5c8:	f90003fe 	str	x30, [sp]
     5cc:	f90017e0 	str	x0, [sp, #40]
     5d0:	f90013e1 	str	x1, [sp, #32]
     5d4:	f9000fe2 	str	x2, [sp, #24]
     5d8:	f9400fe0 	ldr	x0, [sp, #24]
     5dc:	f9400000 	ldr	x0, [x0]
     5e0:	91000802 	add	x2, x0, #0x2
     5e4:	9100e3e1 	add	x1, sp, #0x38
     5e8:	910283e0 	add	x0, sp, #0xa0
     5ec:	aa0203e4 	mov	x4, x2
     5f0:	d2800003 	mov	x3, #0x0                   	// #0
     5f4:	f94013e2 	ldr	x2, [sp, #32]
     5f8:	97ffff3f 	bl	2f4 <argdef_try_split>
     5fc:	b9010be0 	str	w0, [sp, #264]
     600:	b9410be0 	ldr	w0, [sp, #264]
     604:	7100001f 	cmp	w0, #0x0
     608:	54000061 	b.ne	614 <argparse_check_enum_arg+0x50>  // b.any
     60c:	52800000 	mov	w0, #0x0                   	// #0
     610:	1400002c 	b	6c0 <argparse_check_enum_arg+0xfc>
     614:	b9010fff 	str	wzr, [sp, #268]
     618:	1400001e 	b	690 <argparse_check_enum_arg+0xcc>
     61c:	f9400fe0 	ldr	x0, [sp, #24]
     620:	f9400c01 	ldr	x1, [x0, #24]
     624:	b9810fe0 	ldrsw	x0, [sp, #268]
     628:	d37df000 	lsl	x0, x0, #3
     62c:	8b000020 	add	x0, x1, x0
     630:	f9400000 	ldr	x0, [x0]
     634:	9100e3e1 	add	x1, sp, #0x38
     638:	94000eb2 	bl	4100 <strcmp>
     63c:	7100001f 	cmp	w0, #0x0
     640:	54000220 	b.eq	684 <argparse_check_enum_arg+0xc0>  // b.none
     644:	f9400fe0 	ldr	x0, [sp, #24]
     648:	f9400403 	ldr	x3, [x0, #8]
     64c:	f9400fe0 	ldr	x0, [sp, #24]
     650:	f9401401 	ldr	x1, [x0, #40]
     654:	b9810fe2 	ldrsw	x2, [sp, #268]
     658:	f9400fe0 	ldr	x0, [sp, #24]
     65c:	f9401000 	ldr	x0, [x0, #32]
     660:	9b007c40 	mul	x0, x2, x0
     664:	8b000021 	add	x1, x1, x0
     668:	f9400fe0 	ldr	x0, [sp, #24]
     66c:	f9401000 	ldr	x0, [x0, #32]
     670:	aa0003e2 	mov	x2, x0
     674:	aa0303e0 	mov	x0, x3
     678:	94002026 	bl	8710 <valloc_memcpy>
     67c:	52800020 	mov	w0, #0x1                   	// #1
     680:	14000010 	b	6c0 <argparse_check_enum_arg+0xfc>
     684:	b9410fe0 	ldr	w0, [sp, #268]
     688:	11000400 	add	w0, w0, #0x1
     68c:	b9010fe0 	str	w0, [sp, #268]
     690:	f9400fe0 	ldr	x0, [sp, #24]
     694:	b9401000 	ldr	w0, [x0, #16]
     698:	b9410fe1 	ldr	w1, [sp, #268]
     69c:	6b00003f 	cmp	w1, w0
     6a0:	54fffbeb 	b.lt	61c <argparse_check_enum_arg+0x58>  // b.tstop
     6a4:	f9400fe0 	ldr	x0, [sp, #24]
     6a8:	f9400001 	ldr	x1, [x0]
     6ac:	9100e3e2 	add	x2, sp, #0x38
     6b0:	900000c0 	adrp	x0, 18000 <__ld_begin_reloc+0x1878>
     6b4:	911f0000 	add	x0, x0, #0x7c0
     6b8:	94000f0b 	bl	42e4 <fail>
     6bc:	52800000 	mov	w0, #0x0                   	// #0
     6c0:	f94003fe 	ldr	x30, [sp]
     6c4:	910443ff 	add	sp, sp, #0x110
     6c8:	d65f03c0 	ret

00000000000006cc <argparse_check_arg>:
     6cc:	f81d0ffe 	str	x30, [sp, #-48]!
     6d0:	f90017e0 	str	x0, [sp, #40]
     6d4:	f90013e1 	str	x1, [sp, #32]
     6d8:	f9000fe2 	str	x2, [sp, #24]
     6dc:	f9400fe0 	ldr	x0, [sp, #24]
     6e0:	b9400000 	ldr	w0, [x0]
     6e4:	7100041f 	cmp	w0, #0x1
     6e8:	540001a0 	b.eq	71c <argparse_check_arg+0x50>  // b.none
     6ec:	7100041f 	cmp	w0, #0x1
     6f0:	54000083 	b.cc	700 <argparse_check_arg+0x34>  // b.lo, b.ul, b.last
     6f4:	7100081f 	cmp	w0, #0x2
     6f8:	54000200 	b.eq	738 <argparse_check_arg+0x6c>  // b.none
     6fc:	14000016 	b	754 <argparse_check_arg+0x88>
     700:	f9400fe0 	ldr	x0, [sp, #24]
     704:	f9400400 	ldr	x0, [x0, #8]
     708:	aa0003e2 	mov	x2, x0
     70c:	f94013e1 	ldr	x1, [sp, #32]
     710:	f94017e0 	ldr	x0, [sp, #40]
     714:	97ffff3b 	bl	400 <argparse_check_flag_arg>
     718:	14000010 	b	758 <argparse_check_arg+0x8c>
     71c:	f9400fe0 	ldr	x0, [sp, #24]
     720:	f9400400 	ldr	x0, [x0, #8]
     724:	aa0003e2 	mov	x2, x0
     728:	f94013e1 	ldr	x1, [sp, #32]
     72c:	f94017e0 	ldr	x0, [sp, #40]
     730:	97ffff60 	bl	4b0 <argparse_check_option_arg>
     734:	14000009 	b	758 <argparse_check_arg+0x8c>
     738:	f9400fe0 	ldr	x0, [sp, #24]
     73c:	f9400400 	ldr	x0, [x0, #8]
     740:	aa0003e2 	mov	x2, x0
     744:	f94013e1 	ldr	x1, [sp, #32]
     748:	f94017e0 	ldr	x0, [sp, #40]
     74c:	97ffff9e 	bl	5c4 <argparse_check_enum_arg>
     750:	14000002 	b	758 <argparse_check_arg+0x8c>
     754:	52800000 	mov	w0, #0x0                   	// #0
     758:	f84307fe 	ldr	x30, [sp], #48
     75c:	d65f03c0 	ret

0000000000000760 <argparse_read_arg>:
     760:	f81d0ffe 	str	x30, [sp, #-48]!
     764:	f9000fe0 	str	x0, [sp, #24]
     768:	f9000be1 	str	x1, [sp, #16]
     76c:	900000c0 	adrp	x0, 18000 <__ld_begin_reloc+0x1878>
     770:	911fc000 	add	x0, x0, #0x7f0
     774:	f9400be1 	ldr	x1, [sp, #16]
     778:	940009a3 	bl	2e04 <printf>
     77c:	f9400fe0 	ldr	x0, [sp, #24]
     780:	94000055 	bl	8d4 <argdef_countargs>
     784:	b9002be0 	str	w0, [sp, #40]
     788:	b9002fff 	str	wzr, [sp, #44]
     78c:	14000014 	b	7dc <argparse_read_arg+0x7c>
     790:	900000c0 	adrp	x0, 18000 <__ld_begin_reloc+0x1878>
     794:	91202000 	add	x0, x0, #0x808
     798:	b9402fe1 	ldr	w1, [sp, #44]
     79c:	9400099a 	bl	2e04 <printf>
     7a0:	f9400fe0 	ldr	x0, [sp, #24]
     7a4:	f9400401 	ldr	x1, [x0, #8]
     7a8:	b9802fe0 	ldrsw	x0, [sp, #44]
     7ac:	d37df000 	lsl	x0, x0, #3
     7b0:	8b000020 	add	x0, x1, x0
     7b4:	f9400000 	ldr	x0, [x0]
     7b8:	aa0003e2 	mov	x2, x0
     7bc:	f9400be1 	ldr	x1, [sp, #16]
     7c0:	f9400fe0 	ldr	x0, [sp, #24]
     7c4:	97ffffc2 	bl	6cc <argparse_check_arg>
     7c8:	7100001f 	cmp	w0, #0x0
     7cc:	540001a1 	b.ne	800 <argparse_read_arg+0xa0>  // b.any
     7d0:	b9402fe0 	ldr	w0, [sp, #44]
     7d4:	11000400 	add	w0, w0, #0x1
     7d8:	b9002fe0 	str	w0, [sp, #44]
     7dc:	b9402fe1 	ldr	w1, [sp, #44]
     7e0:	b9402be0 	ldr	w0, [sp, #40]
     7e4:	6b00003f 	cmp	w1, w0
     7e8:	54fffd4b 	b.lt	790 <argparse_read_arg+0x30>  // b.tstop
     7ec:	900000c0 	adrp	x0, 18000 <__ld_begin_reloc+0x1878>
     7f0:	91206000 	add	x0, x0, #0x818
     7f4:	f9400be1 	ldr	x1, [sp, #16]
     7f8:	94000ebb 	bl	42e4 <fail>
     7fc:	14000002 	b	804 <argparse_read_arg+0xa4>
     800:	d503201f 	nop
     804:	f84307fe 	ldr	x30, [sp], #48
     808:	d65f03c0 	ret

000000000000080c <argparse_read_args>:
     80c:	f81c0ffe 	str	x30, [sp, #-64]!
     810:	f90017e0 	str	x0, [sp, #40]
     814:	b90027e1 	str	w1, [sp, #36]
     818:	f9000fe2 	str	x2, [sp, #24]
     81c:	b9003fff 	str	wzr, [sp, #60]
     820:	14000026 	b	8b8 <argparse_read_args+0xac>
     824:	b9803fe0 	ldrsw	x0, [sp, #60]
     828:	d37df000 	lsl	x0, x0, #3
     82c:	f9400fe1 	ldr	x1, [sp, #24]
     830:	8b000020 	add	x0, x1, x0
     834:	f9400000 	ldr	x0, [x0]
     838:	39400000 	ldrb	w0, [x0]
     83c:	7100b41f 	cmp	w0, #0x2d
     840:	54000141 	b.ne	868 <argparse_read_args+0x5c>  // b.any
     844:	b9803fe0 	ldrsw	x0, [sp, #60]
     848:	d37df000 	lsl	x0, x0, #3
     84c:	f9400fe1 	ldr	x1, [sp, #24]
     850:	8b000020 	add	x0, x1, x0
     854:	f9400000 	ldr	x0, [x0]
     858:	aa0003e1 	mov	x1, x0
     85c:	f94017e0 	ldr	x0, [sp, #40]
     860:	97ffffc0 	bl	760 <argparse_read_arg>
     864:	14000012 	b	8ac <argparse_read_args+0xa0>
     868:	b9803fe0 	ldrsw	x0, [sp, #60]
     86c:	d37df000 	lsl	x0, x0, #3
     870:	f9400fe1 	ldr	x1, [sp, #24]
     874:	8b000021 	add	x1, x1, x0
     878:	d0000100 	adrp	x0, 22000 <__argv+0x1f70>
     87c:	910fe000 	add	x0, x0, #0x3f8
     880:	b9400000 	ldr	w0, [x0]
     884:	11000403 	add	w3, w0, #0x1
     888:	d0000102 	adrp	x2, 22000 <__argv+0x1f70>
     88c:	910fe042 	add	x2, x2, #0x3f8
     890:	b9000043 	str	w3, [x2]
     894:	f9400022 	ldr	x2, [x1]
     898:	d0000101 	adrp	x1, 22000 <__argv+0x1f70>
     89c:	91036021 	add	x1, x1, #0xd8
     8a0:	93407c00 	sxtw	x0, w0
     8a4:	f8207822 	str	x2, [x1, x0, lsl #3]
     8a8:	d503201f 	nop
     8ac:	b9403fe0 	ldr	w0, [sp, #60]
     8b0:	11000400 	add	w0, w0, #0x1
     8b4:	b9003fe0 	str	w0, [sp, #60]
     8b8:	b9403fe1 	ldr	w1, [sp, #60]
     8bc:	b94027e0 	ldr	w0, [sp, #36]
     8c0:	6b00003f 	cmp	w1, w0
     8c4:	54fffb0b 	b.lt	824 <argparse_read_args+0x18>  // b.tstop
     8c8:	d503201f 	nop
     8cc:	f84407fe 	ldr	x30, [sp], #64
     8d0:	d65f03c0 	ret

00000000000008d4 <argdef_countargs>:
     8d4:	f81d0ffe 	str	x30, [sp, #-48]!
     8d8:	f9000fe0 	str	x0, [sp, #24]
     8dc:	b9002fff 	str	wzr, [sp, #44]
     8e0:	900000c0 	adrp	x0, 18000 <__ld_begin_reloc+0x1878>
     8e4:	9120c000 	add	x0, x0, #0x830
     8e8:	f9400fe1 	ldr	x1, [sp, #24]
     8ec:	94000946 	bl	2e04 <printf>
     8f0:	f9400fe0 	ldr	x0, [sp, #24]
     8f4:	f9400401 	ldr	x1, [x0, #8]
     8f8:	900000c0 	adrp	x0, 18000 <__ld_begin_reloc+0x1878>
     8fc:	91210000 	add	x0, x0, #0x840
     900:	94000941 	bl	2e04 <printf>
     904:	f9400fe0 	ldr	x0, [sp, #24]
     908:	f9400401 	ldr	x1, [x0, #8]
     90c:	b9802fe0 	ldrsw	x0, [sp, #44]
     910:	d37df000 	lsl	x0, x0, #3
     914:	8b000021 	add	x1, x1, x0
     918:	900000c0 	adrp	x0, 18000 <__ld_begin_reloc+0x1878>
     91c:	91216000 	add	x0, x0, #0x858
     920:	aa0103e2 	mov	x2, x1
     924:	b9402fe1 	ldr	w1, [sp, #44]
     928:	94000937 	bl	2e04 <printf>
     92c:	f9400fe0 	ldr	x0, [sp, #24]
     930:	f9400401 	ldr	x1, [x0, #8]
     934:	b9402fe0 	ldr	w0, [sp, #44]
     938:	11000402 	add	w2, w0, #0x1
     93c:	b9002fe2 	str	w2, [sp, #44]
     940:	93407c00 	sxtw	x0, w0
     944:	d37df000 	lsl	x0, x0, #3
     948:	8b000020 	add	x0, x1, x0
     94c:	f9400000 	ldr	x0, [x0]
     950:	f100001f 	cmp	x0, #0x0
     954:	54fffec1 	b.ne	92c <argdef_countargs+0x58>  // b.any
     958:	b9402fe0 	ldr	w0, [sp, #44]
     95c:	51000400 	sub	w0, w0, #0x1
     960:	f84307fe 	ldr	x30, [sp], #48
     964:	d65f03c0 	ret

0000000000000968 <argdef_arg_shortname>:
     968:	d10043ff 	sub	sp, sp, #0x10
     96c:	f90007e0 	str	x0, [sp, #8]
     970:	f94007e0 	ldr	x0, [sp, #8]
     974:	b9400000 	ldr	w0, [x0]
     978:	7100041f 	cmp	w0, #0x1
     97c:	54000140 	b.eq	9a4 <argdef_arg_shortname+0x3c>  // b.none
     980:	7100041f 	cmp	w0, #0x1
     984:	54000083 	b.cc	994 <argdef_arg_shortname+0x2c>  // b.lo, b.ul, b.last
     988:	7100081f 	cmp	w0, #0x2
     98c:	54000140 	b.eq	9b4 <argdef_arg_shortname+0x4c>  // b.none
     990:	1400000b 	b	9bc <argdef_arg_shortname+0x54>
     994:	f94007e0 	ldr	x0, [sp, #8]
     998:	f9400400 	ldr	x0, [x0, #8]
     99c:	f9400000 	ldr	x0, [x0]
     9a0:	14000008 	b	9c0 <argdef_arg_shortname+0x58>
     9a4:	f94007e0 	ldr	x0, [sp, #8]
     9a8:	f9400400 	ldr	x0, [x0, #8]
     9ac:	f9400000 	ldr	x0, [x0]
     9b0:	14000004 	b	9c0 <argdef_arg_shortname+0x58>
     9b4:	d2800000 	mov	x0, #0x0                   	// #0
     9b8:	14000002 	b	9c0 <argdef_arg_shortname+0x58>
     9bc:	d2800000 	mov	x0, #0x0                   	// #0
     9c0:	910043ff 	add	sp, sp, #0x10
     9c4:	d65f03c0 	ret

00000000000009c8 <argdef_arg_longname>:
     9c8:	d10043ff 	sub	sp, sp, #0x10
     9cc:	f90007e0 	str	x0, [sp, #8]
     9d0:	f94007e0 	ldr	x0, [sp, #8]
     9d4:	b9400000 	ldr	w0, [x0]
     9d8:	7100041f 	cmp	w0, #0x1
     9dc:	54000140 	b.eq	a04 <argdef_arg_longname+0x3c>  // b.none
     9e0:	7100041f 	cmp	w0, #0x1
     9e4:	54000083 	b.cc	9f4 <argdef_arg_longname+0x2c>  // b.lo, b.ul, b.last
     9e8:	7100081f 	cmp	w0, #0x2
     9ec:	54000140 	b.eq	a14 <argdef_arg_longname+0x4c>  // b.none
     9f0:	1400000d 	b	a24 <argdef_arg_longname+0x5c>
     9f4:	f94007e0 	ldr	x0, [sp, #8]
     9f8:	f9400400 	ldr	x0, [x0, #8]
     9fc:	f9400400 	ldr	x0, [x0, #8]
     a00:	1400000a 	b	a28 <argdef_arg_longname+0x60>
     a04:	f94007e0 	ldr	x0, [sp, #8]
     a08:	f9400400 	ldr	x0, [x0, #8]
     a0c:	f9400400 	ldr	x0, [x0, #8]
     a10:	14000006 	b	a28 <argdef_arg_longname+0x60>
     a14:	f94007e0 	ldr	x0, [sp, #8]
     a18:	f9400400 	ldr	x0, [x0, #8]
     a1c:	f9400000 	ldr	x0, [x0]
     a20:	14000002 	b	a28 <argdef_arg_longname+0x60>
     a24:	d2800000 	mov	x0, #0x0                   	// #0
     a28:	910043ff 	add	sp, sp, #0x10
     a2c:	d65f03c0 	ret

0000000000000a30 <argdef_arg_description>:
     a30:	d10043ff 	sub	sp, sp, #0x10
     a34:	f90007e0 	str	x0, [sp, #8]
     a38:	f94007e0 	ldr	x0, [sp, #8]
     a3c:	b9400000 	ldr	w0, [x0]
     a40:	7100041f 	cmp	w0, #0x1
     a44:	54000140 	b.eq	a6c <argdef_arg_description+0x3c>  // b.none
     a48:	7100041f 	cmp	w0, #0x1
     a4c:	54000083 	b.cc	a5c <argdef_arg_description+0x2c>  // b.lo, b.ul, b.last
     a50:	7100081f 	cmp	w0, #0x2
     a54:	54000140 	b.eq	a7c <argdef_arg_description+0x4c>  // b.none
     a58:	1400000d 	b	a8c <argdef_arg_description+0x5c>
     a5c:	f94007e0 	ldr	x0, [sp, #8]
     a60:	f9400400 	ldr	x0, [x0, #8]
     a64:	f9400c00 	ldr	x0, [x0, #24]
     a68:	1400000b 	b	a94 <argdef_arg_description+0x64>
     a6c:	f94007e0 	ldr	x0, [sp, #8]
     a70:	f9400400 	ldr	x0, [x0, #8]
     a74:	f9400c00 	ldr	x0, [x0, #24]
     a78:	14000007 	b	a94 <argdef_arg_description+0x64>
     a7c:	f94007e0 	ldr	x0, [sp, #8]
     a80:	f9400400 	ldr	x0, [x0, #8]
     a84:	f9401800 	ldr	x0, [x0, #48]
     a88:	14000003 	b	a94 <argdef_arg_description+0x64>
     a8c:	900000c0 	adrp	x0, 18000 <__ld_begin_reloc+0x1878>
     a90:	9121a000 	add	x0, x0, #0x868
     a94:	910043ff 	add	sp, sp, #0x10
     a98:	d65f03c0 	ret

0000000000000a9c <log2>:
     a9c:	d10083ff 	sub	sp, sp, #0x20
     aa0:	f90007e0 	str	x0, [sp, #8]
     aa4:	b9001fff 	str	wzr, [sp, #28]
     aa8:	f94007e0 	ldr	x0, [sp, #8]
     aac:	f100001f 	cmp	x0, #0x0
     ab0:	54000061 	b.ne	abc <log2+0x20>  // b.any
     ab4:	52800000 	mov	w0, #0x0                   	// #0
     ab8:	1400000d 	b	aec <log2+0x50>
     abc:	f94007e0 	ldr	x0, [sp, #8]
     ac0:	f100041f 	cmp	x0, #0x1
     ac4:	54000061 	b.ne	ad0 <log2+0x34>  // b.any
     ac8:	b9401fe0 	ldr	w0, [sp, #28]
     acc:	14000008 	b	aec <log2+0x50>
     ad0:	f94007e0 	ldr	x0, [sp, #8]
     ad4:	d341fc00 	lsr	x0, x0, #1
     ad8:	f90007e0 	str	x0, [sp, #8]
     adc:	b9401fe0 	ldr	w0, [sp, #28]
     ae0:	11000400 	add	w0, w0, #0x1
     ae4:	b9001fe0 	str	w0, [sp, #28]
     ae8:	17fffff5 	b	abc <log2+0x20>
     aec:	910083ff 	add	sp, sp, #0x20
     af0:	d65f03c0 	ret

0000000000000af4 <sync_type_to_str>:
     af4:	d10043ff 	sub	sp, sp, #0x10
     af8:	b9000fe0 	str	w0, [sp, #12]
     afc:	b9400fe0 	ldr	w0, [sp, #12]
     b00:	7100041f 	cmp	w0, #0x1
     b04:	54000160 	b.eq	b30 <sync_type_to_str+0x3c>  // b.none
     b08:	7100041f 	cmp	w0, #0x1
     b0c:	540000c3 	b.cc	b24 <sync_type_to_str+0x30>  // b.lo, b.ul, b.last
     b10:	7100081f 	cmp	w0, #0x2
     b14:	540001a0 	b.eq	b48 <sync_type_to_str+0x54>  // b.none
     b18:	71000c1f 	cmp	w0, #0x3
     b1c:	54000100 	b.eq	b3c <sync_type_to_str+0x48>  // b.none
     b20:	1400000d 	b	b54 <sync_type_to_str+0x60>
     b24:	900000c0 	adrp	x0, 18000 <__ld_begin_reloc+0x1878>
     b28:	9121c000 	add	x0, x0, #0x870
     b2c:	1400000c 	b	b5c <sync_type_to_str+0x68>
     b30:	900000c0 	adrp	x0, 18000 <__ld_begin_reloc+0x1878>
     b34:	9121e000 	add	x0, x0, #0x878
     b38:	14000009 	b	b5c <sync_type_to_str+0x68>
     b3c:	900000c0 	adrp	x0, 18000 <__ld_begin_reloc+0x1878>
     b40:	91220000 	add	x0, x0, #0x880
     b44:	14000006 	b	b5c <sync_type_to_str+0x68>
     b48:	900000c0 	adrp	x0, 18000 <__ld_begin_reloc+0x1878>
     b4c:	91222000 	add	x0, x0, #0x888
     b50:	14000003 	b	b5c <sync_type_to_str+0x68>
     b54:	900000c0 	adrp	x0, 18000 <__ld_begin_reloc+0x1878>
     b58:	91224000 	add	x0, x0, #0x890
     b5c:	910043ff 	add	sp, sp, #0x10
     b60:	d65f03c0 	ret

0000000000000b64 <aff_type_to_str>:
     b64:	d10043ff 	sub	sp, sp, #0x10
     b68:	b9000fe0 	str	w0, [sp, #12]
     b6c:	b9400fe0 	ldr	w0, [sp, #12]
     b70:	7100001f 	cmp	w0, #0x0
     b74:	54000080 	b.eq	b84 <aff_type_to_str+0x20>  // b.none
     b78:	7100041f 	cmp	w0, #0x1
     b7c:	540000a0 	b.eq	b90 <aff_type_to_str+0x2c>  // b.none
     b80:	14000007 	b	b9c <aff_type_to_str+0x38>
     b84:	900000c0 	adrp	x0, 18000 <__ld_begin_reloc+0x1878>
     b88:	9121c000 	add	x0, x0, #0x870
     b8c:	14000006 	b	ba4 <aff_type_to_str+0x40>
     b90:	900000c0 	adrp	x0, 18000 <__ld_begin_reloc+0x1878>
     b94:	91226000 	add	x0, x0, #0x898
     b98:	14000003 	b	ba4 <aff_type_to_str+0x40>
     b9c:	900000c0 	adrp	x0, 18000 <__ld_begin_reloc+0x1878>
     ba0:	91224000 	add	x0, x0, #0x890
     ba4:	910043ff 	add	sp, sp, #0x10
     ba8:	d65f03c0 	ret

0000000000000bac <shuff_type_to_str>:
     bac:	d10043ff 	sub	sp, sp, #0x10
     bb0:	b9000fe0 	str	w0, [sp, #12]
     bb4:	b9400fe0 	ldr	w0, [sp, #12]
     bb8:	7100001f 	cmp	w0, #0x0
     bbc:	54000080 	b.eq	bcc <shuff_type_to_str+0x20>  // b.none
     bc0:	7100041f 	cmp	w0, #0x1
     bc4:	540000a0 	b.eq	bd8 <shuff_type_to_str+0x2c>  // b.none
     bc8:	14000007 	b	be4 <shuff_type_to_str+0x38>
     bcc:	900000c0 	adrp	x0, 18000 <__ld_begin_reloc+0x1878>
     bd0:	9121c000 	add	x0, x0, #0x870
     bd4:	14000006 	b	bec <shuff_type_to_str+0x40>
     bd8:	900000c0 	adrp	x0, 18000 <__ld_begin_reloc+0x1878>
     bdc:	91226000 	add	x0, x0, #0x898
     be0:	14000003 	b	bec <shuff_type_to_str+0x40>
     be4:	900000c0 	adrp	x0, 18000 <__ld_begin_reloc+0x1878>
     be8:	91224000 	add	x0, x0, #0x890
     bec:	910043ff 	add	sp, sp, #0x10
     bf0:	d65f03c0 	ret

0000000000000bf4 <concretize_type_to_str>:
     bf4:	d10043ff 	sub	sp, sp, #0x10
     bf8:	b9000fe0 	str	w0, [sp, #12]
     bfc:	b9400fe0 	ldr	w0, [sp, #12]
     c00:	7100001f 	cmp	w0, #0x0
     c04:	54000080 	b.eq	c14 <concretize_type_to_str+0x20>  // b.none
     c08:	7100041f 	cmp	w0, #0x1
     c0c:	540000a0 	b.eq	c20 <concretize_type_to_str+0x2c>  // b.none
     c10:	14000007 	b	c2c <concretize_type_to_str+0x38>
     c14:	900000c0 	adrp	x0, 18000 <__ld_begin_reloc+0x1878>
     c18:	91228000 	add	x0, x0, #0x8a0
     c1c:	14000006 	b	c34 <concretize_type_to_str+0x40>
     c20:	900000c0 	adrp	x0, 18000 <__ld_begin_reloc+0x1878>
     c24:	9122a000 	add	x0, x0, #0x8a8
     c28:	14000003 	b	c34 <concretize_type_to_str+0x40>
     c2c:	900000c0 	adrp	x0, 18000 <__ld_begin_reloc+0x1878>
     c30:	91224000 	add	x0, x0, #0x890
     c34:	910043ff 	add	sp, sp, #0x10
     c38:	d65f03c0 	ret

0000000000000c3c <help>:
     c3c:	f81e0ffe 	str	x30, [sp, #-32]!
     c40:	f9000fe0 	str	x0, [sp, #24]
     c44:	f9400fe0 	ldr	x0, [sp, #24]
     c48:	f100001f 	cmp	x0, #0x0
     c4c:	540000a0 	b.eq	c60 <help+0x24>  // b.none
     c50:	f9400fe0 	ldr	x0, [sp, #24]
     c54:	39400000 	ldrb	w0, [x0]
     c58:	7100001f 	cmp	w0, #0x0
     c5c:	540000a1 	b.ne	c70 <help+0x34>  // b.any
     c60:	f00000c0 	adrp	x0, 1b000 <__compound_literal.4+0x18>
     c64:	9111c000 	add	x0, x0, #0x470
     c68:	9400040b 	bl	1c94 <display_help_and_quit>
     c6c:	14000005 	b	c80 <help+0x44>
     c70:	f00000c0 	adrp	x0, 1b000 <__compound_literal.4+0x18>
     c74:	9111c000 	add	x0, x0, #0x470
     c78:	f9400fe1 	ldr	x1, [sp, #24]
     c7c:	94000514 	bl	20cc <display_help_for_and_quit>
     c80:	d503201f 	nop
     c84:	f84207fe 	ldr	x30, [sp], #32
     c88:	d65f03c0 	ret

0000000000000c8c <n>:
     c8c:	f81d0ffe 	str	x30, [sp, #-48]!
     c90:	f9000fe0 	str	x0, [sp, #24]
     c94:	f9400fe0 	ldr	x0, [sp, #24]
     c98:	94000d46 	bl	41b0 <atoi>
     c9c:	b9002fe0 	str	w0, [sp, #44]
     ca0:	b9802fe1 	ldrsw	x1, [sp, #44]
     ca4:	d00000c0 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
     ca8:	913d6000 	add	x0, x0, #0xf58
     cac:	f9000001 	str	x1, [x0]
     cb0:	d503201f 	nop
     cb4:	f84307fe 	ldr	x30, [sp], #48
     cb8:	d65f03c0 	ret

0000000000000cbc <s>:
     cbc:	f81d0ffe 	str	x30, [sp, #-48]!
     cc0:	f9000fe0 	str	x0, [sp, #24]
     cc4:	f9400fe0 	ldr	x0, [sp, #24]
     cc8:	94000d3a 	bl	41b0 <atoi>
     ccc:	b9002fe0 	str	w0, [sp, #44]
     cd0:	b9802fe1 	ldrsw	x1, [sp, #44]
     cd4:	900000e0 	adrp	x0, 1c000 <__compound_literal.3+0x18>
     cd8:	910d4000 	add	x0, x0, #0x350
     cdc:	f9000001 	str	x1, [x0]
     ce0:	d503201f 	nop
     ce4:	f84307fe 	ldr	x30, [sp], #48
     ce8:	d65f03c0 	ret

0000000000000cec <show>:
     cec:	f81e0ffe 	str	x30, [sp, #-32]!
     cf0:	f9000fe0 	str	x0, [sp, #24]
     cf4:	94000536 	bl	21cc <display_help_show_tests>
     cf8:	d503201f 	nop
     cfc:	f84207fe 	ldr	x30, [sp], #32
     d00:	d65f03c0 	ret

0000000000000d04 <q>:
     d04:	f81e0ffe 	str	x30, [sp, #-32]!
     d08:	f9000fe0 	str	x0, [sp, #24]
     d0c:	f9400fe0 	ldr	x0, [sp, #24]
     d10:	f100001f 	cmp	x0, #0x0
     d14:	54000100 	b.eq	d34 <q+0x30>  // b.none
     d18:	f9400fe0 	ldr	x0, [sp, #24]
     d1c:	39400000 	ldrb	w0, [x0]
     d20:	7100001f 	cmp	w0, #0x0
     d24:	54000080 	b.eq	d34 <q+0x30>  // b.none
     d28:	900000c0 	adrp	x0, 18000 <__ld_begin_reloc+0x1878>
     d2c:	9122c000 	add	x0, x0, #0x8b0
     d30:	94000d6d 	bl	42e4 <fail>
     d34:	d00000c0 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
     d38:	913d8800 	add	x0, x0, #0xf62
     d3c:	3900001f 	strb	wzr, [x0]
     d40:	900000e0 	adrp	x0, 1c000 <__compound_literal.3+0x18>
     d44:	910ca800 	add	x0, x0, #0x32a
     d48:	3900001f 	strb	wzr, [x0]
     d4c:	900000e0 	adrp	x0, 1c000 <__compound_literal.3+0x18>
     d50:	910ca400 	add	x0, x0, #0x329
     d54:	3900001f 	strb	wzr, [x0]
     d58:	d503201f 	nop
     d5c:	f84207fe 	ldr	x30, [sp], #32
     d60:	d65f03c0 	ret

0000000000000d64 <read_args>:
     d64:	f81e0ffe 	str	x30, [sp, #-32]!
     d68:	b9001fe0 	str	w0, [sp, #28]
     d6c:	f9000be1 	str	x1, [sp, #16]
     d70:	f00000c0 	adrp	x0, 1b000 <__compound_literal.4+0x18>
     d74:	9111c000 	add	x0, x0, #0x470
     d78:	f9400be2 	ldr	x2, [sp, #16]
     d7c:	b9401fe1 	ldr	w1, [sp, #28]
     d80:	97fffea3 	bl	80c <argparse_read_args>
     d84:	d503201f 	nop
     d88:	f84207fe 	ldr	x30, [sp], #32
     d8c:	d65f03c0 	ret

0000000000000d90 <__count_free_chunks>:
     d90:	d10043ff 	sub	sp, sp, #0x10
     d94:	f90007ff 	str	xzr, [sp, #8]
     d98:	d0000100 	adrp	x0, 22000 <__argv+0x1f70>
     d9c:	91024000 	add	x0, x0, #0x90
     da0:	f9400400 	ldr	x0, [x0, #8]
     da4:	f90003e0 	str	x0, [sp]
     da8:	14000007 	b	dc4 <__count_free_chunks+0x34>
     dac:	f94007e0 	ldr	x0, [sp, #8]
     db0:	91000400 	add	x0, x0, #0x1
     db4:	f90007e0 	str	x0, [sp, #8]
     db8:	f94003e0 	ldr	x0, [sp]
     dbc:	f9400800 	ldr	x0, [x0, #16]
     dc0:	f90003e0 	str	x0, [sp]
     dc4:	f94003e0 	ldr	x0, [sp]
     dc8:	f100001f 	cmp	x0, #0x0
     dcc:	54ffff01 	b.ne	dac <__count_free_chunks+0x1c>  // b.any
     dd0:	f94007e0 	ldr	x0, [sp, #8]
     dd4:	910043ff 	add	sp, sp, #0x10
     dd8:	d65f03c0 	ret

0000000000000ddc <__total_free>:
     ddc:	d10043ff 	sub	sp, sp, #0x10
     de0:	f90007ff 	str	xzr, [sp, #8]
     de4:	d0000100 	adrp	x0, 22000 <__argv+0x1f70>
     de8:	91024000 	add	x0, x0, #0x90
     dec:	f9400400 	ldr	x0, [x0, #8]
     df0:	f90003e0 	str	x0, [sp]
     df4:	14000009 	b	e18 <__total_free+0x3c>
     df8:	f94003e0 	ldr	x0, [sp]
     dfc:	f9400000 	ldr	x0, [x0]
     e00:	f94007e1 	ldr	x1, [sp, #8]
     e04:	8b000020 	add	x0, x1, x0
     e08:	f90007e0 	str	x0, [sp, #8]
     e0c:	f94003e0 	ldr	x0, [sp]
     e10:	f9400800 	ldr	x0, [x0, #16]
     e14:	f90003e0 	str	x0, [sp]
     e18:	f94003e0 	ldr	x0, [sp]
     e1c:	f100001f 	cmp	x0, #0x0
     e20:	54fffec1 	b.ne	df8 <__total_free+0x1c>  // b.any
     e24:	f94007e0 	ldr	x0, [sp, #8]
     e28:	910043ff 	add	sp, sp, #0x10
     e2c:	d65f03c0 	ret

0000000000000e30 <debug_valloc_status>:
     e30:	f81e0ffe 	str	x30, [sp, #-32]!
     e34:	900000e0 	adrp	x0, 1c000 <__compound_literal.3+0x18>
     e38:	910ca800 	add	x0, x0, #0x32a
     e3c:	39400000 	ldrb	w0, [x0]
     e40:	7100001f 	cmp	w0, #0x0
     e44:	540001a0 	b.eq	e78 <debug_valloc_status+0x48>  // b.none
     e48:	97ffffd2 	bl	d90 <__count_free_chunks>
     e4c:	f9000fe0 	str	x0, [sp, #24]
     e50:	97ffffe3 	bl	ddc <__total_free>
     e54:	f9000be0 	str	x0, [sp, #16]
     e58:	d0000100 	adrp	x0, 22000 <__argv+0x1f70>
     e5c:	91024000 	add	x0, x0, #0x90
     e60:	f9400001 	ldr	x1, [x0]
     e64:	b00000c0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
     e68:	91068000 	add	x0, x0, #0x1a0
     e6c:	f9400be3 	ldr	x3, [sp, #16]
     e70:	f9400fe2 	ldr	x2, [sp, #24]
     e74:	940007e4 	bl	2e04 <printf>
     e78:	d503201f 	nop
     e7c:	f84207fe 	ldr	x30, [sp], #32
     e80:	d65f03c0 	ret

0000000000000e84 <__free_idx>:
     e84:	d100c3ff 	sub	sp, sp, #0x30
     e88:	f90007e0 	str	x0, [sp, #8]
     e8c:	b9002fff 	str	wzr, [sp, #44]
     e90:	d0000100 	adrp	x0, 22000 <__argv+0x1f70>
     e94:	91024000 	add	x0, x0, #0x90
     e98:	f9400000 	ldr	x0, [x0]
     e9c:	f94007e1 	ldr	x1, [sp, #8]
     ea0:	eb00003f 	cmp	x1, x0
     ea4:	54000062 	b.cs	eb0 <__free_idx+0x2c>  // b.hs, b.nlast
     ea8:	12800000 	mov	w0, #0xffffffff            	// #-1
     eac:	14000021 	b	f30 <__free_idx+0xac>
     eb0:	d0000100 	adrp	x0, 22000 <__argv+0x1f70>
     eb4:	91024000 	add	x0, x0, #0x90
     eb8:	f9400400 	ldr	x0, [x0, #8]
     ebc:	f90013e0 	str	x0, [sp, #32]
     ec0:	14000018 	b	f20 <__free_idx+0x9c>
     ec4:	f94013e0 	ldr	x0, [sp, #32]
     ec8:	f9000fe0 	str	x0, [sp, #24]
     ecc:	f94013e0 	ldr	x0, [sp, #32]
     ed0:	f9400000 	ldr	x0, [x0]
     ed4:	f9400fe1 	ldr	x1, [sp, #24]
     ed8:	8b000020 	add	x0, x1, x0
     edc:	f9000be0 	str	x0, [sp, #16]
     ee0:	f9400fe1 	ldr	x1, [sp, #24]
     ee4:	f94007e0 	ldr	x0, [sp, #8]
     ee8:	eb00003f 	cmp	x1, x0
     eec:	540000e8 	b.hi	f08 <__free_idx+0x84>  // b.pmore
     ef0:	f94007e1 	ldr	x1, [sp, #8]
     ef4:	f9400be0 	ldr	x0, [sp, #16]
     ef8:	eb00003f 	cmp	x1, x0
     efc:	54000068 	b.hi	f08 <__free_idx+0x84>  // b.pmore
     f00:	b9402fe0 	ldr	w0, [sp, #44]
     f04:	1400000b 	b	f30 <__free_idx+0xac>
     f08:	f94013e0 	ldr	x0, [sp, #32]
     f0c:	f9400800 	ldr	x0, [x0, #16]
     f10:	f90013e0 	str	x0, [sp, #32]
     f14:	b9402fe0 	ldr	w0, [sp, #44]
     f18:	11000400 	add	w0, w0, #0x1
     f1c:	b9002fe0 	str	w0, [sp, #44]
     f20:	f94013e0 	ldr	x0, [sp, #32]
     f24:	f100001f 	cmp	x0, #0x0
     f28:	54fffce1 	b.ne	ec4 <__free_idx+0x40>  // b.any
     f2c:	12800000 	mov	w0, #0xffffffff            	// #-1
     f30:	9100c3ff 	add	sp, sp, #0x30
     f34:	d65f03c0 	ret

0000000000000f38 <__print_heap_flat>:
     f38:	f81e0ffe 	str	x30, [sp, #-32]!
     f3c:	d0000100 	adrp	x0, 22000 <__argv+0x1f70>
     f40:	91024000 	add	x0, x0, #0x90
     f44:	f9400000 	ldr	x0, [x0]
     f48:	f9000fe0 	str	x0, [sp, #24]
     f4c:	14000013 	b	f98 <__print_heap_flat+0x60>
     f50:	f9400fe0 	ldr	x0, [sp, #24]
     f54:	94001d99 	bl	85b8 <valloc_is_free>
     f58:	7100001f 	cmp	w0, #0x0
     f5c:	54000120 	b.eq	f80 <__print_heap_flat+0x48>  // b.none
     f60:	f9400fe0 	ldr	x0, [sp, #24]
     f64:	97ffffc8 	bl	e84 <__free_idx>
     f68:	b90017e0 	str	w0, [sp, #20]
     f6c:	b00000c0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
     f70:	91076000 	add	x0, x0, #0x1d8
     f74:	b94017e1 	ldr	w1, [sp, #20]
     f78:	940007a3 	bl	2e04 <printf>
     f7c:	14000004 	b	f8c <__print_heap_flat+0x54>
     f80:	b00000c0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
     f84:	91078000 	add	x0, x0, #0x1e0
     f88:	9400079f 	bl	2e04 <printf>
     f8c:	f9400fe0 	ldr	x0, [sp, #24]
     f90:	91000400 	add	x0, x0, #0x1
     f94:	f9000fe0 	str	x0, [sp, #24]
     f98:	d0000100 	adrp	x0, 22000 <__argv+0x1f70>
     f9c:	91030000 	add	x0, x0, #0xc0
     fa0:	f9400000 	ldr	x0, [x0]
     fa4:	f9400fe1 	ldr	x1, [sp, #24]
     fa8:	eb00003f 	cmp	x1, x0
     fac:	54fffd23 	b.cc	f50 <__print_heap_flat+0x18>  // b.lo, b.ul, b.last
     fb0:	b00000c0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
     fb4:	9107a000 	add	x0, x0, #0x1e8
     fb8:	94000793 	bl	2e04 <printf>
     fbc:	d503201f 	nop
     fc0:	f84207fe 	ldr	x30, [sp], #32
     fc4:	d65f03c0 	ret

0000000000000fc8 <__print_heap_page>:
     fc8:	f81b0ffe 	str	x30, [sp, #-80]!
     fcc:	f9000fe0 	str	x0, [sp, #24]
     fd0:	d2800020 	mov	x0, #0x1                   	// #1
     fd4:	f90027e0 	str	x0, [sp, #72]
     fd8:	f90023ff 	str	xzr, [sp, #64]
     fdc:	f9001fff 	str	xzr, [sp, #56]
     fe0:	b00000c0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
     fe4:	9107c000 	add	x0, x0, #0x1f0
     fe8:	94000787 	bl	2e04 <printf>
     fec:	f9001bff 	str	xzr, [sp, #48]
     ff0:	1400002e 	b	10a8 <__print_heap_page+0xe0>
     ff4:	f9400fe1 	ldr	x1, [sp, #24]
     ff8:	f9401be0 	ldr	x0, [sp, #48]
     ffc:	8b000021 	add	x1, x1, x0
    1000:	b0000100 	adrp	x0, 22000 <__argv+0x1f70>
    1004:	91030000 	add	x0, x0, #0xc0
    1008:	f9400000 	ldr	x0, [x0]
    100c:	eb00003f 	cmp	x1, x0
    1010:	54000548 	b.hi	10b8 <__print_heap_page+0xf0>  // b.pmore
    1014:	f9400fe1 	ldr	x1, [sp, #24]
    1018:	f9401be0 	ldr	x0, [sp, #48]
    101c:	8b000020 	add	x0, x1, x0
    1020:	94001d66 	bl	85b8 <valloc_is_free>
    1024:	93407c00 	sxtw	x0, w0
    1028:	f90017e0 	str	x0, [sp, #40]
    102c:	f94017e0 	ldr	x0, [sp, #40]
    1030:	f100001f 	cmp	x0, #0x0
    1034:	54000081 	b.ne	1044 <__print_heap_page+0x7c>  // b.any
    1038:	f9401fe0 	ldr	x0, [sp, #56]
    103c:	91000400 	add	x0, x0, #0x1
    1040:	f9001fe0 	str	x0, [sp, #56]
    1044:	f94017e1 	ldr	x1, [sp, #40]
    1048:	f94027e0 	ldr	x0, [sp, #72]
    104c:	eb00003f 	cmp	x1, x0
    1050:	540001c0 	b.eq	1088 <__print_heap_page+0xc0>  // b.none
    1054:	f94027e0 	ldr	x0, [sp, #72]
    1058:	f100001f 	cmp	x0, #0x0
    105c:	54000141 	b.ne	1084 <__print_heap_page+0xbc>  // b.any
    1060:	f9400fe1 	ldr	x1, [sp, #24]
    1064:	f9401be0 	ldr	x0, [sp, #48]
    1068:	8b000021 	add	x1, x1, x0
    106c:	f94023e0 	ldr	x0, [sp, #64]
    1070:	cb000021 	sub	x1, x1, x0
    1074:	900000c0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    1078:	9107e000 	add	x0, x0, #0x1f8
    107c:	f94023e2 	ldr	x2, [sp, #64]
    1080:	94000761 	bl	2e04 <printf>
    1084:	f90023ff 	str	xzr, [sp, #64]
    1088:	f94023e0 	ldr	x0, [sp, #64]
    108c:	91000400 	add	x0, x0, #0x1
    1090:	f90023e0 	str	x0, [sp, #64]
    1094:	f94017e0 	ldr	x0, [sp, #40]
    1098:	f90027e0 	str	x0, [sp, #72]
    109c:	f9401be0 	ldr	x0, [sp, #48]
    10a0:	91000400 	add	x0, x0, #0x1
    10a4:	f9001be0 	str	x0, [sp, #48]
    10a8:	f9401be0 	ldr	x0, [sp, #48]
    10ac:	f13ffc1f 	cmp	x0, #0xfff
    10b0:	54fffa29 	b.ls	ff4 <__print_heap_page+0x2c>  // b.plast
    10b4:	14000002 	b	10bc <__print_heap_page+0xf4>
    10b8:	d503201f 	nop
    10bc:	f94023e0 	ldr	x0, [sp, #64]
    10c0:	f100001f 	cmp	x0, #0x0
    10c4:	54000120 	b.eq	10e8 <__print_heap_page+0x120>  // b.none
    10c8:	f9400fe1 	ldr	x1, [sp, #24]
    10cc:	f94023e0 	ldr	x0, [sp, #64]
    10d0:	cb000020 	sub	x0, x1, x0
    10d4:	91100001 	add	x1, x0, #0x400
    10d8:	900000c0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    10dc:	9107e000 	add	x0, x0, #0x1f8
    10e0:	f94023e2 	ldr	x2, [sp, #64]
    10e4:	94000748 	bl	2e04 <printf>
    10e8:	900000c0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    10ec:	91082000 	add	x0, x0, #0x208
    10f0:	f9401fe1 	ldr	x1, [sp, #56]
    10f4:	94000744 	bl	2e04 <printf>
    10f8:	d503201f 	nop
    10fc:	f84507fe 	ldr	x30, [sp], #80
    1100:	d65f03c0 	ret

0000000000001104 <__print_heap_pages>:
    1104:	f81e0ffe 	str	x30, [sp, #-32]!
    1108:	b0000100 	adrp	x0, 22000 <__argv+0x1f70>
    110c:	91024000 	add	x0, x0, #0x90
    1110:	f9400000 	ldr	x0, [x0]
    1114:	9274cc00 	and	x0, x0, #0xfffffffffffff000
    1118:	f9000fe0 	str	x0, [sp, #24]
    111c:	14000006 	b	1134 <__print_heap_pages+0x30>
    1120:	f9400fe0 	ldr	x0, [sp, #24]
    1124:	97ffffa9 	bl	fc8 <__print_heap_page>
    1128:	f9400fe0 	ldr	x0, [sp, #24]
    112c:	91400400 	add	x0, x0, #0x1, lsl #12
    1130:	f9000fe0 	str	x0, [sp, #24]
    1134:	b0000100 	adrp	x0, 22000 <__argv+0x1f70>
    1138:	91030000 	add	x0, x0, #0xc0
    113c:	f9400000 	ldr	x0, [x0]
    1140:	f9400fe1 	ldr	x1, [sp, #24]
    1144:	eb00003f 	cmp	x1, x0
    1148:	54fffec3 	b.cc	1120 <__print_heap_pages+0x1c>  // b.lo, b.ul, b.last
    114c:	d503201f 	nop
    1150:	f84207fe 	ldr	x30, [sp], #32
    1154:	d65f03c0 	ret

0000000000001158 <__print_freelist>:
    1158:	f81e0ffe 	str	x30, [sp, #-32]!
    115c:	b0000100 	adrp	x0, 22000 <__argv+0x1f70>
    1160:	91024000 	add	x0, x0, #0x90
    1164:	f9400400 	ldr	x0, [x0, #8]
    1168:	f9000fe0 	str	x0, [sp, #24]
    116c:	1400000e 	b	11a4 <__print_freelist+0x4c>
    1170:	f9400fe3 	ldr	x3, [sp, #24]
    1174:	f9400fe0 	ldr	x0, [sp, #24]
    1178:	f9400001 	ldr	x1, [x0]
    117c:	f9400fe0 	ldr	x0, [sp, #24]
    1180:	8b000021 	add	x1, x1, x0
    1184:	900000c0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    1188:	91086000 	add	x0, x0, #0x218
    118c:	aa0103e2 	mov	x2, x1
    1190:	aa0303e1 	mov	x1, x3
    1194:	9400071c 	bl	2e04 <printf>
    1198:	f9400fe0 	ldr	x0, [sp, #24]
    119c:	f9400800 	ldr	x0, [x0, #16]
    11a0:	f9000fe0 	str	x0, [sp, #24]
    11a4:	f9400fe0 	ldr	x0, [sp, #24]
    11a8:	f100001f 	cmp	x0, #0x0
    11ac:	54fffe21 	b.ne	1170 <__print_freelist+0x18>  // b.any
    11b0:	900000c0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    11b4:	9107a000 	add	x0, x0, #0x1e8
    11b8:	94000713 	bl	2e04 <printf>
    11bc:	d503201f 	nop
    11c0:	f84207fe 	ldr	x30, [sp], #32
    11c4:	d65f03c0 	ret

00000000000011c8 <debug_show_valloc_mem>:
    11c8:	f81f0ffe 	str	x30, [sp, #-16]!
    11cc:	900000c0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    11d0:	9108a000 	add	x0, x0, #0x228
    11d4:	9400070c 	bl	2e04 <printf>
    11d8:	97ffffcb 	bl	1104 <__print_heap_pages>
    11dc:	900000c0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    11e0:	9108e000 	add	x0, x0, #0x238
    11e4:	94000708 	bl	2e04 <printf>
    11e8:	97ffffdc 	bl	1158 <__print_freelist>
    11ec:	d503201f 	nop
    11f0:	f84107fe 	ldr	x30, [sp], #16
    11f4:	d65f03c0 	ret

00000000000011f8 <debug_vmm_show_walk>:
    11f8:	f8140ffe 	str	x30, [sp, #-192]!
    11fc:	f9002fe0 	str	x0, [sp, #88]
    1200:	f9002be1 	str	x1, [sp, #80]
    1204:	f9402fe0 	ldr	x0, [sp, #88]
    1208:	f9005fe0 	str	x0, [sp, #184]
    120c:	b900b7ff 	str	wzr, [sp, #180]
    1210:	1400009a 	b	1478 <debug_vmm_show_walk+0x280>
    1214:	b940b7e0 	ldr	w0, [sp, #180]
    1218:	7100001f 	cmp	w0, #0x0
    121c:	540001a0 	b.eq	1250 <debug_vmm_show_walk+0x58>  // b.none
    1220:	b940b7e0 	ldr	w0, [sp, #180]
    1224:	7100041f 	cmp	w0, #0x1
    1228:	54000100 	b.eq	1248 <debug_vmm_show_walk+0x50>  // b.none
    122c:	b940b7e0 	ldr	w0, [sp, #180]
    1230:	7100081f 	cmp	w0, #0x2
    1234:	54000061 	b.ne	1240 <debug_vmm_show_walk+0x48>  // b.any
    1238:	528002a0 	mov	w0, #0x15                  	// #21
    123c:	14000006 	b	1254 <debug_vmm_show_walk+0x5c>
    1240:	52800180 	mov	w0, #0xc                   	// #12
    1244:	14000004 	b	1254 <debug_vmm_show_walk+0x5c>
    1248:	528003c0 	mov	w0, #0x1e                  	// #30
    124c:	14000002 	b	1254 <debug_vmm_show_walk+0x5c>
    1250:	528004e0 	mov	w0, #0x27                  	// #39
    1254:	f9402be1 	ldr	x1, [sp, #80]
    1258:	9ac02422 	lsr	x2, x1, x0
    125c:	b940b7e0 	ldr	w0, [sp, #180]
    1260:	7100001f 	cmp	w0, #0x0
    1264:	540001a0 	b.eq	1298 <debug_vmm_show_walk+0xa0>  // b.none
    1268:	b940b7e0 	ldr	w0, [sp, #180]
    126c:	7100041f 	cmp	w0, #0x1
    1270:	54000100 	b.eq	1290 <debug_vmm_show_walk+0x98>  // b.none
    1274:	b940b7e0 	ldr	w0, [sp, #180]
    1278:	7100081f 	cmp	w0, #0x2
    127c:	54000061 	b.ne	1288 <debug_vmm_show_walk+0x90>  // b.any
    1280:	528003c1 	mov	w1, #0x1e                  	// #30
    1284:	14000006 	b	129c <debug_vmm_show_walk+0xa4>
    1288:	528002a1 	mov	w1, #0x15                  	// #21
    128c:	14000004 	b	129c <debug_vmm_show_walk+0xa4>
    1290:	528004e1 	mov	w1, #0x27                  	// #39
    1294:	14000002 	b	129c <debug_vmm_show_walk+0xa4>
    1298:	52800621 	mov	w1, #0x31                  	// #49
    129c:	b940b7e0 	ldr	w0, [sp, #180]
    12a0:	7100001f 	cmp	w0, #0x0
    12a4:	540001a0 	b.eq	12d8 <debug_vmm_show_walk+0xe0>  // b.none
    12a8:	b940b7e0 	ldr	w0, [sp, #180]
    12ac:	7100041f 	cmp	w0, #0x1
    12b0:	54000100 	b.eq	12d0 <debug_vmm_show_walk+0xd8>  // b.none
    12b4:	b940b7e0 	ldr	w0, [sp, #180]
    12b8:	7100081f 	cmp	w0, #0x2
    12bc:	54000061 	b.ne	12c8 <debug_vmm_show_walk+0xd0>  // b.any
    12c0:	528002a0 	mov	w0, #0x15                  	// #21
    12c4:	14000006 	b	12dc <debug_vmm_show_walk+0xe4>
    12c8:	52800180 	mov	w0, #0xc                   	// #12
    12cc:	14000004 	b	12dc <debug_vmm_show_walk+0xe4>
    12d0:	528003c0 	mov	w0, #0x1e                  	// #30
    12d4:	14000002 	b	12dc <debug_vmm_show_walk+0xe4>
    12d8:	528004e0 	mov	w0, #0x27                  	// #39
    12dc:	4b000020 	sub	w0, w1, w0
    12e0:	92800001 	mov	x1, #0xffffffffffffffff    	// #-1
    12e4:	9ac02020 	lsl	x0, x1, x0
    12e8:	aa2003e0 	mvn	x0, x0
    12ec:	8a000040 	and	x0, x2, x0
    12f0:	d37df000 	lsl	x0, x0, #3
    12f4:	f9405fe1 	ldr	x1, [sp, #184]
    12f8:	8b000020 	add	x0, x1, x0
    12fc:	f90057e0 	str	x0, [sp, #168]
    1300:	f94057e0 	ldr	x0, [sp, #168]
    1304:	f9400000 	ldr	x0, [x0]
    1308:	9101a3e1 	add	x1, sp, #0x68
    130c:	aa0103e8 	mov	x8, x1
    1310:	b940b7e1 	ldr	w1, [sp, #180]
    1314:	94001799 	bl	7178 <read_desc>
    1318:	b940b7e0 	ldr	w0, [sp, #180]
    131c:	7100001f 	cmp	w0, #0x0
    1320:	540001a0 	b.eq	1354 <debug_vmm_show_walk+0x15c>  // b.none
    1324:	b940b7e0 	ldr	w0, [sp, #180]
    1328:	7100041f 	cmp	w0, #0x1
    132c:	54000100 	b.eq	134c <debug_vmm_show_walk+0x154>  // b.none
    1330:	b940b7e0 	ldr	w0, [sp, #180]
    1334:	7100081f 	cmp	w0, #0x2
    1338:	54000061 	b.ne	1344 <debug_vmm_show_walk+0x14c>  // b.any
    133c:	528002a0 	mov	w0, #0x15                  	// #21
    1340:	14000006 	b	1358 <debug_vmm_show_walk+0x160>
    1344:	52800180 	mov	w0, #0xc                   	// #12
    1348:	14000004 	b	1358 <debug_vmm_show_walk+0x160>
    134c:	528003c0 	mov	w0, #0x1e                  	// #30
    1350:	14000002 	b	1358 <debug_vmm_show_walk+0x160>
    1354:	528004e0 	mov	w0, #0x27                  	// #39
    1358:	f9402be1 	ldr	x1, [sp, #80]
    135c:	9ac02422 	lsr	x2, x1, x0
    1360:	b940b7e0 	ldr	w0, [sp, #180]
    1364:	7100001f 	cmp	w0, #0x0
    1368:	540001a0 	b.eq	139c <debug_vmm_show_walk+0x1a4>  // b.none
    136c:	b940b7e0 	ldr	w0, [sp, #180]
    1370:	7100041f 	cmp	w0, #0x1
    1374:	54000100 	b.eq	1394 <debug_vmm_show_walk+0x19c>  // b.none
    1378:	b940b7e0 	ldr	w0, [sp, #180]
    137c:	7100081f 	cmp	w0, #0x2
    1380:	54000061 	b.ne	138c <debug_vmm_show_walk+0x194>  // b.any
    1384:	528003c1 	mov	w1, #0x1e                  	// #30
    1388:	14000006 	b	13a0 <debug_vmm_show_walk+0x1a8>
    138c:	528002a1 	mov	w1, #0x15                  	// #21
    1390:	14000004 	b	13a0 <debug_vmm_show_walk+0x1a8>
    1394:	528004e1 	mov	w1, #0x27                  	// #39
    1398:	14000002 	b	13a0 <debug_vmm_show_walk+0x1a8>
    139c:	52800621 	mov	w1, #0x31                  	// #49
    13a0:	b940b7e0 	ldr	w0, [sp, #180]
    13a4:	7100001f 	cmp	w0, #0x0
    13a8:	540001a0 	b.eq	13dc <debug_vmm_show_walk+0x1e4>  // b.none
    13ac:	b940b7e0 	ldr	w0, [sp, #180]
    13b0:	7100041f 	cmp	w0, #0x1
    13b4:	54000100 	b.eq	13d4 <debug_vmm_show_walk+0x1dc>  // b.none
    13b8:	b940b7e0 	ldr	w0, [sp, #180]
    13bc:	7100081f 	cmp	w0, #0x2
    13c0:	54000061 	b.ne	13cc <debug_vmm_show_walk+0x1d4>  // b.any
    13c4:	528002a0 	mov	w0, #0x15                  	// #21
    13c8:	14000006 	b	13e0 <debug_vmm_show_walk+0x1e8>
    13cc:	52800180 	mov	w0, #0xc                   	// #12
    13d0:	14000004 	b	13e0 <debug_vmm_show_walk+0x1e8>
    13d4:	528003c0 	mov	w0, #0x1e                  	// #30
    13d8:	14000002 	b	13e0 <debug_vmm_show_walk+0x1e8>
    13dc:	528004e0 	mov	w0, #0x27                  	// #39
    13e0:	4b000020 	sub	w0, w1, w0
    13e4:	92800001 	mov	x1, #0xffffffffffffffff    	// #-1
    13e8:	9ac02020 	lsl	x0, x1, x0
    13ec:	aa2003e0 	mvn	x0, x0
    13f0:	8a000041 	and	x1, x2, x0
    13f4:	900000c0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    13f8:	91092000 	add	x0, x0, #0x248
    13fc:	f94057e3 	ldr	x3, [sp, #168]
    1400:	aa0103e2 	mov	x2, x1
    1404:	b940b7e1 	ldr	w1, [sp, #180]
    1408:	9400067f 	bl	2e04 <printf>
    140c:	910043e0 	add	x0, sp, #0x10
    1410:	9101a3e1 	add	x1, sp, #0x68
    1414:	a9400c22 	ldp	x2, x3, [x1]
    1418:	a9000c02 	stp	x2, x3, [x0]
    141c:	a9410c22 	ldp	x2, x3, [x1, #16]
    1420:	a9010c02 	stp	x2, x3, [x0, #16]
    1424:	a9420c22 	ldp	x2, x3, [x1, #32]
    1428:	a9020c02 	stp	x2, x3, [x0, #32]
    142c:	a9430821 	ldp	x1, x2, [x1, #48]
    1430:	a9030801 	stp	x1, x2, [x0, #48]
    1434:	910043e0 	add	x0, sp, #0x10
    1438:	94001834 	bl	7508 <show_desc>
    143c:	b9409be0 	ldr	w0, [sp, #152]
    1440:	7100081f 	cmp	w0, #0x2
    1444:	54000080 	b.eq	1454 <debug_vmm_show_walk+0x25c>  // b.none
    1448:	b9409be0 	ldr	w0, [sp, #152]
    144c:	7100041f 	cmp	w0, #0x1
    1450:	540000a1 	b.ne	1464 <debug_vmm_show_walk+0x26c>  // b.any
    1454:	900000c0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    1458:	9109c000 	add	x0, x0, #0x270
    145c:	9400066a 	bl	2e04 <printf>
    1460:	14000009 	b	1484 <debug_vmm_show_walk+0x28c>
    1464:	f94037e0 	ldr	x0, [sp, #104]
    1468:	f9005fe0 	str	x0, [sp, #184]
    146c:	b940b7e0 	ldr	w0, [sp, #180]
    1470:	11000400 	add	w0, w0, #0x1
    1474:	b900b7e0 	str	w0, [sp, #180]
    1478:	b940b7e0 	ldr	w0, [sp, #180]
    147c:	71000c1f 	cmp	w0, #0x3
    1480:	54ffecad 	b.le	1214 <debug_vmm_show_walk+0x1c>
    1484:	f84c07fe 	ldr	x30, [sp], #192
    1488:	d65f03c0 	ret

000000000000148c <dump_hex>:
    148c:	d100c3ff 	sub	sp, sp, #0x30
    1490:	f9000fe0 	str	x0, [sp, #24]
    1494:	f9000be1 	str	x1, [sp, #16]
    1498:	b9000fe2 	str	w2, [sp, #12]
    149c:	b9002fff 	str	wzr, [sp, #44]
    14a0:	b9402fe0 	ldr	w0, [sp, #44]
    14a4:	11000401 	add	w1, w0, #0x1
    14a8:	b9002fe1 	str	w1, [sp, #44]
    14ac:	93407c00 	sxtw	x0, w0
    14b0:	f9400fe1 	ldr	x1, [sp, #24]
    14b4:	8b000020 	add	x0, x1, x0
    14b8:	528004e1 	mov	w1, #0x27                  	// #39
    14bc:	39000001 	strb	w1, [x0]
    14c0:	b9002bff 	str	wzr, [sp, #40]
    14c4:	1400004c 	b	15f4 <dump_hex+0x168>
    14c8:	b9802be0 	ldrsw	x0, [sp, #40]
    14cc:	f9400be1 	ldr	x1, [sp, #16]
    14d0:	8b000020 	add	x0, x1, x0
    14d4:	39400000 	ldrb	w0, [x0]
    14d8:	39009fe0 	strb	w0, [sp, #39]
    14dc:	39409fe0 	ldrb	w0, [sp, #39]
    14e0:	53047c00 	lsr	w0, w0, #4
    14e4:	39009be0 	strb	w0, [sp, #38]
    14e8:	39409fe0 	ldrb	w0, [sp, #39]
    14ec:	12000c00 	and	w0, w0, #0xf
    14f0:	390097e0 	strb	w0, [sp, #37]
    14f4:	39409fe0 	ldrb	w0, [sp, #39]
    14f8:	71007c1f 	cmp	w0, #0x1f
    14fc:	54000089 	b.ls	150c <dump_hex+0x80>  // b.plast
    1500:	39409fe0 	ldrb	w0, [sp, #39]
    1504:	7101681f 	cmp	w0, #0x5a
    1508:	540000e9 	b.ls	1524 <dump_hex+0x98>  // b.plast
    150c:	39409fe0 	ldrb	w0, [sp, #39]
    1510:	7101801f 	cmp	w0, #0x60
    1514:	540001a9 	b.ls	1548 <dump_hex+0xbc>  // b.plast
    1518:	39409fe0 	ldrb	w0, [sp, #39]
    151c:	7101e81f 	cmp	w0, #0x7a
    1520:	54000148 	b.hi	1548 <dump_hex+0xbc>  // b.pmore
    1524:	b9402fe0 	ldr	w0, [sp, #44]
    1528:	11000401 	add	w1, w0, #0x1
    152c:	b9002fe1 	str	w1, [sp, #44]
    1530:	93407c00 	sxtw	x0, w0
    1534:	f9400fe1 	ldr	x1, [sp, #24]
    1538:	8b000020 	add	x0, x1, x0
    153c:	39409fe1 	ldrb	w1, [sp, #39]
    1540:	39000001 	strb	w1, [x0]
    1544:	14000029 	b	15e8 <dump_hex+0x15c>
    1548:	b9402fe0 	ldr	w0, [sp, #44]
    154c:	11000401 	add	w1, w0, #0x1
    1550:	b9002fe1 	str	w1, [sp, #44]
    1554:	93407c00 	sxtw	x0, w0
    1558:	f9400fe1 	ldr	x1, [sp, #24]
    155c:	8b000020 	add	x0, x1, x0
    1560:	52800b81 	mov	w1, #0x5c                  	// #92
    1564:	39000001 	strb	w1, [x0]
    1568:	b9402fe0 	ldr	w0, [sp, #44]
    156c:	11000401 	add	w1, w0, #0x1
    1570:	b9002fe1 	str	w1, [sp, #44]
    1574:	93407c00 	sxtw	x0, w0
    1578:	f9400fe1 	ldr	x1, [sp, #24]
    157c:	8b000020 	add	x0, x1, x0
    1580:	52800f01 	mov	w1, #0x78                  	// #120
    1584:	39000001 	strb	w1, [x0]
    1588:	39409be3 	ldrb	w3, [sp, #38]
    158c:	b9402fe0 	ldr	w0, [sp, #44]
    1590:	11000401 	add	w1, w0, #0x1
    1594:	b9002fe1 	str	w1, [sp, #44]
    1598:	93407c00 	sxtw	x0, w0
    159c:	f9400fe1 	ldr	x1, [sp, #24]
    15a0:	8b000020 	add	x0, x1, x0
    15a4:	900000c1 	adrp	x1, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    15a8:	910a0022 	add	x2, x1, #0x280
    15ac:	93407c61 	sxtw	x1, w3
    15b0:	38616841 	ldrb	w1, [x2, x1]
    15b4:	39000001 	strb	w1, [x0]
    15b8:	394097e3 	ldrb	w3, [sp, #37]
    15bc:	b9402fe0 	ldr	w0, [sp, #44]
    15c0:	11000401 	add	w1, w0, #0x1
    15c4:	b9002fe1 	str	w1, [sp, #44]
    15c8:	93407c00 	sxtw	x0, w0
    15cc:	f9400fe1 	ldr	x1, [sp, #24]
    15d0:	8b000020 	add	x0, x1, x0
    15d4:	900000c1 	adrp	x1, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    15d8:	910a0022 	add	x2, x1, #0x280
    15dc:	93407c61 	sxtw	x1, w3
    15e0:	38616841 	ldrb	w1, [x2, x1]
    15e4:	39000001 	strb	w1, [x0]
    15e8:	b9402be0 	ldr	w0, [sp, #40]
    15ec:	11000400 	add	w0, w0, #0x1
    15f0:	b9002be0 	str	w0, [sp, #40]
    15f4:	b9402be1 	ldr	w1, [sp, #40]
    15f8:	b9400fe0 	ldr	w0, [sp, #12]
    15fc:	6b00003f 	cmp	w1, w0
    1600:	54fff64b 	b.lt	14c8 <dump_hex+0x3c>  // b.tstop
    1604:	b9402fe0 	ldr	w0, [sp, #44]
    1608:	11000401 	add	w1, w0, #0x1
    160c:	b9002fe1 	str	w1, [sp, #44]
    1610:	93407c00 	sxtw	x0, w0
    1614:	f9400fe1 	ldr	x1, [sp, #24]
    1618:	8b000020 	add	x0, x1, x0
    161c:	528004e1 	mov	w1, #0x27                  	// #39
    1620:	39000001 	strb	w1, [x0]
    1624:	b9402fe0 	ldr	w0, [sp, #44]
    1628:	11000401 	add	w1, w0, #0x1
    162c:	b9002fe1 	str	w1, [sp, #44]
    1630:	93407c00 	sxtw	x0, w0
    1634:	f9400fe1 	ldr	x1, [sp, #24]
    1638:	8b000020 	add	x0, x1, x0
    163c:	3900001f 	strb	wzr, [x0]
    1640:	d503201f 	nop
    1644:	9100c3ff 	add	sp, sp, #0x30
    1648:	d65f03c0 	ret

000000000000164c <splitdesc>:
    164c:	d10083ff 	sub	sp, sp, #0x20
    1650:	f9000fe0 	str	x0, [sp, #24]
    1654:	f9000be1 	str	x1, [sp, #16]
    1658:	f90007e2 	str	x2, [sp, #8]
    165c:	1400000f 	b	1698 <splitdesc+0x4c>
    1660:	f94007e0 	ldr	x0, [sp, #8]
    1664:	39400001 	ldrb	w1, [x0]
    1668:	f9400fe0 	ldr	x0, [sp, #24]
    166c:	39000001 	strb	w1, [x0]
    1670:	f9400fe0 	ldr	x0, [sp, #24]
    1674:	39400000 	ldrb	w0, [x0]
    1678:	7100001f 	cmp	w0, #0x0
    167c:	540004a0 	b.eq	1710 <splitdesc+0xc4>  // b.none
    1680:	f9400fe0 	ldr	x0, [sp, #24]
    1684:	91000400 	add	x0, x0, #0x1
    1688:	f9000fe0 	str	x0, [sp, #24]
    168c:	f94007e0 	ldr	x0, [sp, #8]
    1690:	91000400 	add	x0, x0, #0x1
    1694:	f90007e0 	str	x0, [sp, #8]
    1698:	f94007e0 	ldr	x0, [sp, #8]
    169c:	39400000 	ldrb	w0, [x0]
    16a0:	7100281f 	cmp	w0, #0xa
    16a4:	54fffde1 	b.ne	1660 <splitdesc+0x14>  // b.any
    16a8:	f9400fe0 	ldr	x0, [sp, #24]
    16ac:	3900001f 	strb	wzr, [x0]
    16b0:	14000004 	b	16c0 <splitdesc+0x74>
    16b4:	f94007e0 	ldr	x0, [sp, #8]
    16b8:	91000400 	add	x0, x0, #0x1
    16bc:	f90007e0 	str	x0, [sp, #8]
    16c0:	f94007e0 	ldr	x0, [sp, #8]
    16c4:	39400000 	ldrb	w0, [x0]
    16c8:	7100281f 	cmp	w0, #0xa
    16cc:	54ffff40 	b.eq	16b4 <splitdesc+0x68>  // b.none
    16d0:	1400000b 	b	16fc <splitdesc+0xb0>
    16d4:	f94007e0 	ldr	x0, [sp, #8]
    16d8:	39400001 	ldrb	w1, [x0]
    16dc:	f9400be0 	ldr	x0, [sp, #16]
    16e0:	39000001 	strb	w1, [x0]
    16e4:	f9400be0 	ldr	x0, [sp, #16]
    16e8:	91000400 	add	x0, x0, #0x1
    16ec:	f9000be0 	str	x0, [sp, #16]
    16f0:	f94007e0 	ldr	x0, [sp, #8]
    16f4:	91000400 	add	x0, x0, #0x1
    16f8:	f90007e0 	str	x0, [sp, #8]
    16fc:	f94007e0 	ldr	x0, [sp, #8]
    1700:	39400000 	ldrb	w0, [x0]
    1704:	7100001f 	cmp	w0, #0x0
    1708:	54fffe61 	b.ne	16d4 <splitdesc+0x88>  // b.any
    170c:	14000002 	b	1714 <splitdesc+0xc8>
    1710:	d503201f 	nop
    1714:	910083ff 	add	sp, sp, #0x20
    1718:	d65f03c0 	ret

000000000000171c <line_prefix>:
    171c:	f81c0ffe 	str	x30, [sp, #-64]!
    1720:	f9000fe0 	str	x0, [sp, #24]
    1724:	f9000be1 	str	x1, [sp, #16]
    1728:	f9400fe0 	ldr	x0, [sp, #24]
    172c:	f9001fe0 	str	x0, [sp, #56]
    1730:	f9400be0 	ldr	x0, [sp, #16]
    1734:	97fffc8d 	bl	968 <argdef_arg_shortname>
    1738:	f9001be0 	str	x0, [sp, #48]
    173c:	f9400be0 	ldr	x0, [sp, #16]
    1740:	97fffca2 	bl	9c8 <argdef_arg_longname>
    1744:	f90017e0 	str	x0, [sp, #40]
    1748:	f9401be0 	ldr	x0, [sp, #48]
    174c:	f100001f 	cmp	x0, #0x0
    1750:	540004a0 	b.eq	17e4 <line_prefix+0xc8>  // b.none
    1754:	900000c0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    1758:	910ae000 	add	x0, x0, #0x2b8
    175c:	f9401be2 	ldr	x2, [sp, #48]
    1760:	aa0003e1 	mov	x1, x0
    1764:	f9400fe0 	ldr	x0, [sp, #24]
    1768:	9400057a 	bl	2d50 <sprintf>
    176c:	f9000fe0 	str	x0, [sp, #24]
    1770:	f9400be0 	ldr	x0, [sp, #16]
    1774:	b9400000 	ldr	w0, [x0]
    1778:	7100041f 	cmp	w0, #0x1
    177c:	54000221 	b.ne	17c0 <line_prefix+0xa4>  // b.any
    1780:	f9400be0 	ldr	x0, [sp, #16]
    1784:	f9400400 	ldr	x0, [x0, #8]
    1788:	39408000 	ldrb	w0, [x0, #32]
    178c:	7100001f 	cmp	w0, #0x0
    1790:	54000181 	b.ne	17c0 <line_prefix+0xa4>  // b.any
    1794:	f9400be0 	ldr	x0, [sp, #16]
    1798:	f9400400 	ldr	x0, [x0, #8]
    179c:	39408400 	ldrb	w0, [x0, #33]
    17a0:	7100001f 	cmp	w0, #0x0
    17a4:	540000e1 	b.ne	17c0 <line_prefix+0xa4>  // b.any
    17a8:	900000c0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    17ac:	910b0000 	add	x0, x0, #0x2c0
    17b0:	aa0003e1 	mov	x1, x0
    17b4:	f9400fe0 	ldr	x0, [sp, #24]
    17b8:	94000566 	bl	2d50 <sprintf>
    17bc:	f9000fe0 	str	x0, [sp, #24]
    17c0:	f94017e0 	ldr	x0, [sp, #40]
    17c4:	f100001f 	cmp	x0, #0x0
    17c8:	540000e0 	b.eq	17e4 <line_prefix+0xc8>  // b.none
    17cc:	900000c0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    17d0:	910b2000 	add	x0, x0, #0x2c8
    17d4:	aa0003e1 	mov	x1, x0
    17d8:	f9400fe0 	ldr	x0, [sp, #24]
    17dc:	9400055d 	bl	2d50 <sprintf>
    17e0:	f9000fe0 	str	x0, [sp, #24]
    17e4:	f94017e0 	ldr	x0, [sp, #40]
    17e8:	f100001f 	cmp	x0, #0x0
    17ec:	54000680 	b.eq	18bc <line_prefix+0x1a0>  // b.none
    17f0:	900000c0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    17f4:	910ae000 	add	x0, x0, #0x2b8
    17f8:	f94017e2 	ldr	x2, [sp, #40]
    17fc:	aa0003e1 	mov	x1, x0
    1800:	f9400fe0 	ldr	x0, [sp, #24]
    1804:	94000553 	bl	2d50 <sprintf>
    1808:	f9000fe0 	str	x0, [sp, #24]
    180c:	f9400be0 	ldr	x0, [sp, #16]
    1810:	b9400000 	ldr	w0, [x0]
    1814:	7100041f 	cmp	w0, #0x1
    1818:	540000c1 	b.ne	1830 <line_prefix+0x114>  // b.any
    181c:	f9400be0 	ldr	x0, [sp, #16]
    1820:	f9400400 	ldr	x0, [x0, #8]
    1824:	39408000 	ldrb	w0, [x0, #32]
    1828:	7100001f 	cmp	w0, #0x0
    182c:	540000a0 	b.eq	1840 <line_prefix+0x124>  // b.none
    1830:	f9400be0 	ldr	x0, [sp, #16]
    1834:	b9400000 	ldr	w0, [x0]
    1838:	7100081f 	cmp	w0, #0x2
    183c:	54000261 	b.ne	1888 <line_prefix+0x16c>  // b.any
    1840:	f9400be0 	ldr	x0, [sp, #16]
    1844:	f9400400 	ldr	x0, [x0, #8]
    1848:	39408400 	ldrb	w0, [x0, #33]
    184c:	7100001f 	cmp	w0, #0x0
    1850:	54000100 	b.eq	1870 <line_prefix+0x154>  // b.none
    1854:	900000c0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    1858:	910b4000 	add	x0, x0, #0x2d0
    185c:	f94017e2 	ldr	x2, [sp, #40]
    1860:	aa0003e1 	mov	x1, x0
    1864:	f9400fe0 	ldr	x0, [sp, #24]
    1868:	9400053a 	bl	2d50 <sprintf>
    186c:	f9000fe0 	str	x0, [sp, #24]
    1870:	900000c0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    1874:	910b6000 	add	x0, x0, #0x2d8
    1878:	aa0003e1 	mov	x1, x0
    187c:	f9400fe0 	ldr	x0, [sp, #24]
    1880:	94000534 	bl	2d50 <sprintf>
    1884:	f9000fe0 	str	x0, [sp, #24]
    1888:	f9400be0 	ldr	x0, [sp, #16]
    188c:	b9400000 	ldr	w0, [x0]
    1890:	7100001f 	cmp	w0, #0x0
    1894:	54000141 	b.ne	18bc <line_prefix+0x1a0>  // b.any
    1898:	f94017e0 	ldr	x0, [sp, #40]
    189c:	91000801 	add	x1, x0, #0x2
    18a0:	900000c0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    18a4:	910b8000 	add	x0, x0, #0x2e0
    18a8:	aa0103e2 	mov	x2, x1
    18ac:	aa0003e1 	mov	x1, x0
    18b0:	f9400fe0 	ldr	x0, [sp, #24]
    18b4:	94000527 	bl	2d50 <sprintf>
    18b8:	f9000fe0 	str	x0, [sp, #24]
    18bc:	f9401fe0 	ldr	x0, [sp, #56]
    18c0:	940009b5 	bl	3f94 <strlen>
    18c4:	f84407fe 	ldr	x30, [sp], #64
    18c8:	d65f03c0 	ret

00000000000018cc <display_enum_options>:
    18cc:	f81d0ffe 	str	x30, [sp, #-48]!
    18d0:	f9000fe0 	str	x0, [sp, #24]
    18d4:	900000c0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    18d8:	910bc000 	add	x0, x0, #0x2f0
    18dc:	9400054a 	bl	2e04 <printf>
    18e0:	b9002fff 	str	wzr, [sp, #44]
    18e4:	1400000d 	b	1918 <display_enum_options+0x4c>
    18e8:	f9400fe0 	ldr	x0, [sp, #24]
    18ec:	f9400c01 	ldr	x1, [x0, #24]
    18f0:	b9802fe0 	ldrsw	x0, [sp, #44]
    18f4:	d37df000 	lsl	x0, x0, #3
    18f8:	8b000020 	add	x0, x1, x0
    18fc:	f9400001 	ldr	x1, [x0]
    1900:	900000c0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    1904:	910be000 	add	x0, x0, #0x2f8
    1908:	9400053f 	bl	2e04 <printf>
    190c:	b9402fe0 	ldr	w0, [sp, #44]
    1910:	11000400 	add	w0, w0, #0x1
    1914:	b9002fe0 	str	w0, [sp, #44]
    1918:	f9400fe0 	ldr	x0, [sp, #24]
    191c:	b9401000 	ldr	w0, [x0, #16]
    1920:	51000400 	sub	w0, w0, #0x1
    1924:	b9402fe1 	ldr	w1, [sp, #44]
    1928:	6b00003f 	cmp	w1, w0
    192c:	54fffdeb 	b.lt	18e8 <display_enum_options+0x1c>  // b.tstop
    1930:	f9400fe0 	ldr	x0, [sp, #24]
    1934:	f9400c01 	ldr	x1, [x0, #24]
    1938:	f9400fe0 	ldr	x0, [sp, #24]
    193c:	b9401000 	ldr	w0, [x0, #16]
    1940:	93407c00 	sxtw	x0, w0
    1944:	d37df000 	lsl	x0, x0, #3
    1948:	d1002000 	sub	x0, x0, #0x8
    194c:	8b000020 	add	x0, x1, x0
    1950:	f9400001 	ldr	x1, [x0]
    1954:	900000c0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    1958:	910c0000 	add	x0, x0, #0x300
    195c:	9400052a 	bl	2e04 <printf>
    1960:	d503201f 	nop
    1964:	f84307fe 	ldr	x30, [sp], #48
    1968:	d65f03c0 	ret

000000000000196c <display_flag_default>:
    196c:	f81e0ffe 	str	x30, [sp, #-32]!
    1970:	f9000fe0 	str	x0, [sp, #24]
    1974:	f9400fe0 	ldr	x0, [sp, #24]
    1978:	f9400800 	ldr	x0, [x0, #16]
    197c:	39400000 	ldrb	w0, [x0]
    1980:	2a0003e1 	mov	w1, w0
    1984:	900000c0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    1988:	910c2000 	add	x0, x0, #0x308
    198c:	9400051e 	bl	2e04 <printf>
    1990:	d503201f 	nop
    1994:	f84207fe 	ldr	x30, [sp], #32
    1998:	d65f03c0 	ret

000000000000199c <display_line_help_for_arg>:
    199c:	d11383ff 	sub	sp, sp, #0x4e0
    19a0:	a9007bfd 	stp	x29, x30, [sp]
    19a4:	910003fd 	mov	x29, sp
    19a8:	a90153f3 	stp	x19, x20, [sp, #16]
    19ac:	a9025bf5 	stp	x21, x22, [sp, #32]
    19b0:	a90363f7 	stp	x23, x24, [sp, #48]
    19b4:	a9046bf9 	stp	x25, x26, [sp, #64]
    19b8:	a90573fb 	stp	x27, x28, [sp, #80]
    19bc:	f90057a0 	str	x0, [x29, #168]
    19c0:	b900a7a1 	str	w1, [x29, #164]
    19c4:	9102c3a0 	add	x0, x29, #0xb0
    19c8:	f94057a1 	ldr	x1, [x29, #168]
    19cc:	97ffff54 	bl	171c <line_prefix>
    19d0:	b904dba0 	str	w0, [x29, #1240]
    19d4:	9102c3a1 	add	x1, x29, #0xb0
    19d8:	900000c0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    19dc:	910ae000 	add	x0, x0, #0x2b8
    19e0:	94000509 	bl	2e04 <printf>
    19e4:	b904dfbf 	str	wzr, [x29, #1244]
    19e8:	14000007 	b	1a04 <display_line_help_for_arg+0x68>
    19ec:	900000c0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    19f0:	910c4000 	add	x0, x0, #0x310
    19f4:	94000504 	bl	2e04 <printf>
    19f8:	b944dfa0 	ldr	w0, [x29, #1244]
    19fc:	11000400 	add	w0, w0, #0x1
    1a00:	b904dfa0 	str	w0, [x29, #1244]
    1a04:	b940a7a1 	ldr	w1, [x29, #164]
    1a08:	b944dba0 	ldr	w0, [x29, #1240]
    1a0c:	4b000020 	sub	w0, w1, w0
    1a10:	b944dfa1 	ldr	w1, [x29, #1244]
    1a14:	6b00003f 	cmp	w1, w0
    1a18:	54fffeab 	b.lt	19ec <display_line_help_for_arg+0x50>  // b.tstop
    1a1c:	900000c0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    1a20:	910c6000 	add	x0, x0, #0x318
    1a24:	940004f8 	bl	2e04 <printf>
    1a28:	f94057a0 	ldr	x0, [x29, #168]
    1a2c:	97fffc01 	bl	a30 <argdef_arg_description>
    1a30:	f9026ba0 	str	x0, [x29, #1232]
    1a34:	f9426ba0 	ldr	x0, [x29, #1232]
    1a38:	39400000 	ldrb	w0, [x0]
    1a3c:	7100001f 	cmp	w0, #0x0
    1a40:	540009c0 	b.eq	1b78 <display_line_help_for_arg+0x1dc>  // b.none
    1a44:	910003e0 	mov	x0, sp
    1a48:	f90037a0 	str	x0, [x29, #104]
    1a4c:	f9426ba0 	ldr	x0, [x29, #1232]
    1a50:	94000951 	bl	3f94 <strlen>
    1a54:	2a0003e1 	mov	w1, w0
    1a58:	93407c20 	sxtw	x0, w1
    1a5c:	d1000400 	sub	x0, x0, #0x1
    1a60:	f90267a0 	str	x0, [x29, #1224]
    1a64:	93407c20 	sxtw	x0, w1
    1a68:	f9004ba0 	str	x0, [x29, #144]
    1a6c:	f9004fbf 	str	xzr, [x29, #152]
    1a70:	a9490fa2 	ldp	x2, x3, [x29, #144]
    1a74:	aa0203e4 	mov	x4, x2
    1a78:	d37dfc80 	lsr	x0, x4, #61
    1a7c:	aa0303e4 	mov	x4, x3
    1a80:	d37df09a 	lsl	x26, x4, #3
    1a84:	aa1a001a 	orr	x26, x0, x26
    1a88:	d37df059 	lsl	x25, x2, #3
    1a8c:	93407c20 	sxtw	x0, w1
    1a90:	f90043a0 	str	x0, [x29, #128]
    1a94:	f90047bf 	str	xzr, [x29, #136]
    1a98:	a9480fa2 	ldp	x2, x3, [x29, #128]
    1a9c:	aa0203e4 	mov	x4, x2
    1aa0:	d37dfc80 	lsr	x0, x4, #61
    1aa4:	aa0303e4 	mov	x4, x3
    1aa8:	d37df098 	lsl	x24, x4, #3
    1aac:	aa180018 	orr	x24, x0, x24
    1ab0:	d37df057 	lsl	x23, x2, #3
    1ab4:	93407c20 	sxtw	x0, w1
    1ab8:	91003c00 	add	x0, x0, #0xf
    1abc:	d344fc00 	lsr	x0, x0, #4
    1ac0:	d37cec00 	lsl	x0, x0, #4
    1ac4:	cb2063ff 	sub	sp, sp, x0
    1ac8:	910003e0 	mov	x0, sp
    1acc:	91000000 	add	x0, x0, #0x0
    1ad0:	f90263a0 	str	x0, [x29, #1216]
    1ad4:	f9426ba0 	ldr	x0, [x29, #1232]
    1ad8:	9400092f 	bl	3f94 <strlen>
    1adc:	2a0003e1 	mov	w1, w0
    1ae0:	93407c20 	sxtw	x0, w1
    1ae4:	d1000400 	sub	x0, x0, #0x1
    1ae8:	f9025fa0 	str	x0, [x29, #1208]
    1aec:	93407c20 	sxtw	x0, w1
    1af0:	f9003ba0 	str	x0, [x29, #112]
    1af4:	f9003fbf 	str	xzr, [x29, #120]
    1af8:	a9470fa2 	ldp	x2, x3, [x29, #112]
    1afc:	aa0203e4 	mov	x4, x2
    1b00:	d37dfc80 	lsr	x0, x4, #61
    1b04:	aa0303e4 	mov	x4, x3
    1b08:	d37df096 	lsl	x22, x4, #3
    1b0c:	aa160016 	orr	x22, x0, x22
    1b10:	d37df055 	lsl	x21, x2, #3
    1b14:	93407c20 	sxtw	x0, w1
    1b18:	aa0003fb 	mov	x27, x0
    1b1c:	d280001c 	mov	x28, #0x0                   	// #0
    1b20:	d37dff60 	lsr	x0, x27, #61
    1b24:	d37df394 	lsl	x20, x28, #3
    1b28:	aa140014 	orr	x20, x0, x20
    1b2c:	d37df373 	lsl	x19, x27, #3
    1b30:	93407c20 	sxtw	x0, w1
    1b34:	91003c00 	add	x0, x0, #0xf
    1b38:	d344fc00 	lsr	x0, x0, #4
    1b3c:	d37cec00 	lsl	x0, x0, #4
    1b40:	cb2063ff 	sub	sp, sp, x0
    1b44:	910003e0 	mov	x0, sp
    1b48:	91000000 	add	x0, x0, #0x0
    1b4c:	f9025ba0 	str	x0, [x29, #1200]
    1b50:	f94263a0 	ldr	x0, [x29, #1216]
    1b54:	f9425ba1 	ldr	x1, [x29, #1200]
    1b58:	f9426ba2 	ldr	x2, [x29, #1232]
    1b5c:	97fffebc 	bl	164c <splitdesc>
    1b60:	f94263a1 	ldr	x1, [x29, #1216]
    1b64:	900000c0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    1b68:	910c8000 	add	x0, x0, #0x320
    1b6c:	940004a6 	bl	2e04 <printf>
    1b70:	f94037a0 	ldr	x0, [x29, #104]
    1b74:	9100001f 	mov	sp, x0
    1b78:	f94057a0 	ldr	x0, [x29, #168]
    1b7c:	b9400000 	ldr	w0, [x0]
    1b80:	7100001f 	cmp	w0, #0x0
    1b84:	54000161 	b.ne	1bb0 <display_line_help_for_arg+0x214>  // b.any
    1b88:	900000c0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    1b8c:	910ca000 	add	x0, x0, #0x328
    1b90:	9400049d 	bl	2e04 <printf>
    1b94:	f94057a0 	ldr	x0, [x29, #168]
    1b98:	f9400400 	ldr	x0, [x0, #8]
    1b9c:	97ffff74 	bl	196c <display_flag_default>
    1ba0:	900000c0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    1ba4:	910ce000 	add	x0, x0, #0x338
    1ba8:	94000497 	bl	2e04 <printf>
    1bac:	1400000e 	b	1be4 <display_line_help_for_arg+0x248>
    1bb0:	f94057a0 	ldr	x0, [x29, #168]
    1bb4:	b9400000 	ldr	w0, [x0]
    1bb8:	7100081f 	cmp	w0, #0x2
    1bbc:	54000141 	b.ne	1be4 <display_line_help_for_arg+0x248>  // b.any
    1bc0:	900000c0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    1bc4:	910d0000 	add	x0, x0, #0x340
    1bc8:	9400048f 	bl	2e04 <printf>
    1bcc:	f94057a0 	ldr	x0, [x29, #168]
    1bd0:	f9400400 	ldr	x0, [x0, #8]
    1bd4:	97ffff3e 	bl	18cc <display_enum_options>
    1bd8:	900000c0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    1bdc:	910ce000 	add	x0, x0, #0x338
    1be0:	94000489 	bl	2e04 <printf>
    1be4:	900000c0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    1be8:	910d4000 	add	x0, x0, #0x350
    1bec:	94000486 	bl	2e04 <printf>
    1bf0:	d503201f 	nop
    1bf4:	910003bf 	mov	sp, x29
    1bf8:	a94153f3 	ldp	x19, x20, [sp, #16]
    1bfc:	a9425bf5 	ldp	x21, x22, [sp, #32]
    1c00:	a94363f7 	ldp	x23, x24, [sp, #48]
    1c04:	a9446bf9 	ldp	x25, x26, [sp, #64]
    1c08:	a94573fb 	ldp	x27, x28, [sp, #80]
    1c0c:	a9407bfd 	ldp	x29, x30, [sp]
    1c10:	911383ff 	add	sp, sp, #0x4e0
    1c14:	d65f03c0 	ret

0000000000001c18 <max_prefix_len>:
    1c18:	f8170ffe 	str	x30, [sp, #-144]!
    1c1c:	f9000fe0 	str	x0, [sp, #24]
    1c20:	b90017e1 	str	w1, [sp, #20]
    1c24:	b9008fff 	str	wzr, [sp, #140]
    1c28:	b9008bff 	str	wzr, [sp, #136]
    1c2c:	14000013 	b	1c78 <max_prefix_len+0x60>
    1c30:	f9400fe0 	ldr	x0, [sp, #24]
    1c34:	f9400401 	ldr	x1, [x0, #8]
    1c38:	b9808be0 	ldrsw	x0, [sp, #136]
    1c3c:	d37df000 	lsl	x0, x0, #3
    1c40:	8b000020 	add	x0, x1, x0
    1c44:	f9400001 	ldr	x1, [x0]
    1c48:	910083e0 	add	x0, sp, #0x20
    1c4c:	97fffeb4 	bl	171c <line_prefix>
    1c50:	b90087e0 	str	w0, [sp, #132]
    1c54:	b94087e1 	ldr	w1, [sp, #132]
    1c58:	b9408fe0 	ldr	w0, [sp, #140]
    1c5c:	6b00003f 	cmp	w1, w0
    1c60:	5400006d 	b.le	1c6c <max_prefix_len+0x54>
    1c64:	b94087e0 	ldr	w0, [sp, #132]
    1c68:	b9008fe0 	str	w0, [sp, #140]
    1c6c:	b9408be0 	ldr	w0, [sp, #136]
    1c70:	11000400 	add	w0, w0, #0x1
    1c74:	b9008be0 	str	w0, [sp, #136]
    1c78:	b9408be1 	ldr	w1, [sp, #136]
    1c7c:	b94017e0 	ldr	w0, [sp, #20]
    1c80:	6b00003f 	cmp	w1, w0
    1c84:	54fffd6b 	b.lt	1c30 <max_prefix_len+0x18>  // b.tstop
    1c88:	b9408fe0 	ldr	w0, [sp, #140]
    1c8c:	f84907fe 	ldr	x30, [sp], #144
    1c90:	d65f03c0 	ret

0000000000001c94 <display_help_and_quit>:
    1c94:	f81d0ffe 	str	x30, [sp, #-48]!
    1c98:	f9000fe0 	str	x0, [sp, #24]
    1c9c:	900000c0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    1ca0:	910d6000 	add	x0, x0, #0x358
    1ca4:	94000458 	bl	2e04 <printf>
    1ca8:	d00000c0 	adrp	x0, 1b000 <__compound_literal.4+0x18>
    1cac:	91120000 	add	x0, x0, #0x480
    1cb0:	f9400000 	ldr	x0, [x0]
    1cb4:	94000454 	bl	2e04 <printf>
    1cb8:	900000c0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    1cbc:	910d4000 	add	x0, x0, #0x350
    1cc0:	94000451 	bl	2e04 <printf>
    1cc4:	900000c0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    1cc8:	910e2000 	add	x0, x0, #0x388
    1ccc:	9400044e 	bl	2e04 <printf>
    1cd0:	f9400fe0 	ldr	x0, [sp, #24]
    1cd4:	97fffb00 	bl	8d4 <argdef_countargs>
    1cd8:	b9002be0 	str	w0, [sp, #40]
    1cdc:	b9402be1 	ldr	w1, [sp, #40]
    1ce0:	f9400fe0 	ldr	x0, [sp, #24]
    1ce4:	97ffffcd 	bl	1c18 <max_prefix_len>
    1ce8:	b90027e0 	str	w0, [sp, #36]
    1cec:	b9002fff 	str	wzr, [sp, #44]
    1cf0:	1400000c 	b	1d20 <display_help_and_quit+0x8c>
    1cf4:	f9400fe0 	ldr	x0, [sp, #24]
    1cf8:	f9400401 	ldr	x1, [x0, #8]
    1cfc:	b9802fe0 	ldrsw	x0, [sp, #44]
    1d00:	d37df000 	lsl	x0, x0, #3
    1d04:	8b000020 	add	x0, x1, x0
    1d08:	f9400000 	ldr	x0, [x0]
    1d0c:	b94027e1 	ldr	w1, [sp, #36]
    1d10:	97ffff23 	bl	199c <display_line_help_for_arg>
    1d14:	b9402fe0 	ldr	w0, [sp, #44]
    1d18:	11000400 	add	w0, w0, #0x1
    1d1c:	b9002fe0 	str	w0, [sp, #44]
    1d20:	b9402fe1 	ldr	w1, [sp, #44]
    1d24:	b9402be0 	ldr	w0, [sp, #40]
    1d28:	6b00003f 	cmp	w1, w0
    1d2c:	54fffe4b 	b.lt	1cf4 <display_help_and_quit+0x60>  // b.tstop
    1d30:	94000968 	bl	42d0 <abort>
    1d34:	d503201f 	nop
    1d38:	f84307fe 	ldr	x30, [sp], #48
    1d3c:	d65f03c0 	ret

0000000000001d40 <display_help_for_arg>:
    1d40:	a9b27bfd 	stp	x29, x30, [sp, #-224]!
    1d44:	910003fd 	mov	x29, sp
    1d48:	a90153f3 	stp	x19, x20, [sp, #16]
    1d4c:	a9025bf5 	stp	x21, x22, [sp, #32]
    1d50:	a90363f7 	stp	x23, x24, [sp, #48]
    1d54:	a9046bf9 	stp	x25, x26, [sp, #64]
    1d58:	a90573fb 	stp	x27, x28, [sp, #80]
    1d5c:	f9004fa0 	str	x0, [x29, #152]
    1d60:	910003e0 	mov	x0, sp
    1d64:	f9004ba0 	str	x0, [x29, #144]
    1d68:	f9404fa0 	ldr	x0, [x29, #152]
    1d6c:	97fffb31 	bl	a30 <argdef_arg_description>
    1d70:	f9006fa0 	str	x0, [x29, #216]
    1d74:	f9406fa0 	ldr	x0, [x29, #216]
    1d78:	94000887 	bl	3f94 <strlen>
    1d7c:	2a0003e1 	mov	w1, w0
    1d80:	93407c20 	sxtw	x0, w1
    1d84:	d1000400 	sub	x0, x0, #0x1
    1d88:	f9006ba0 	str	x0, [x29, #208]
    1d8c:	93407c20 	sxtw	x0, w1
    1d90:	f90043a0 	str	x0, [x29, #128]
    1d94:	f90047bf 	str	xzr, [x29, #136]
    1d98:	a9480fa2 	ldp	x2, x3, [x29, #128]
    1d9c:	aa0203e0 	mov	x0, x2
    1da0:	d37dfc00 	lsr	x0, x0, #61
    1da4:	aa0303e4 	mov	x4, x3
    1da8:	d37df09a 	lsl	x26, x4, #3
    1dac:	aa1a001a 	orr	x26, x0, x26
    1db0:	aa0203e0 	mov	x0, x2
    1db4:	d37df019 	lsl	x25, x0, #3
    1db8:	93407c20 	sxtw	x0, w1
    1dbc:	f9003ba0 	str	x0, [x29, #112]
    1dc0:	f9003fbf 	str	xzr, [x29, #120]
    1dc4:	a9470fa2 	ldp	x2, x3, [x29, #112]
    1dc8:	aa0203e0 	mov	x0, x2
    1dcc:	d37dfc00 	lsr	x0, x0, #61
    1dd0:	aa0303e4 	mov	x4, x3
    1dd4:	d37df098 	lsl	x24, x4, #3
    1dd8:	aa180018 	orr	x24, x0, x24
    1ddc:	aa0203e0 	mov	x0, x2
    1de0:	d37df017 	lsl	x23, x0, #3
    1de4:	93407c20 	sxtw	x0, w1
    1de8:	91003c00 	add	x0, x0, #0xf
    1dec:	d344fc00 	lsr	x0, x0, #4
    1df0:	d37cec00 	lsl	x0, x0, #4
    1df4:	cb2063ff 	sub	sp, sp, x0
    1df8:	910003e0 	mov	x0, sp
    1dfc:	91000000 	add	x0, x0, #0x0
    1e00:	f90067a0 	str	x0, [x29, #200]
    1e04:	f9406fa0 	ldr	x0, [x29, #216]
    1e08:	94000863 	bl	3f94 <strlen>
    1e0c:	2a0003e1 	mov	w1, w0
    1e10:	93407c20 	sxtw	x0, w1
    1e14:	d1000400 	sub	x0, x0, #0x1
    1e18:	f90063a0 	str	x0, [x29, #192]
    1e1c:	93407c20 	sxtw	x0, w1
    1e20:	f90033a0 	str	x0, [x29, #96]
    1e24:	f90037bf 	str	xzr, [x29, #104]
    1e28:	a9460fa2 	ldp	x2, x3, [x29, #96]
    1e2c:	aa0203e0 	mov	x0, x2
    1e30:	d37dfc00 	lsr	x0, x0, #61
    1e34:	aa0303e4 	mov	x4, x3
    1e38:	d37df096 	lsl	x22, x4, #3
    1e3c:	aa160016 	orr	x22, x0, x22
    1e40:	aa0203e0 	mov	x0, x2
    1e44:	d37df015 	lsl	x21, x0, #3
    1e48:	93407c20 	sxtw	x0, w1
    1e4c:	aa0003fb 	mov	x27, x0
    1e50:	d280001c 	mov	x28, #0x0                   	// #0
    1e54:	d37dff60 	lsr	x0, x27, #61
    1e58:	d37df394 	lsl	x20, x28, #3
    1e5c:	aa140014 	orr	x20, x0, x20
    1e60:	d37df373 	lsl	x19, x27, #3
    1e64:	93407c20 	sxtw	x0, w1
    1e68:	91003c00 	add	x0, x0, #0xf
    1e6c:	d344fc00 	lsr	x0, x0, #4
    1e70:	d37cec00 	lsl	x0, x0, #4
    1e74:	cb2063ff 	sub	sp, sp, x0
    1e78:	910003e0 	mov	x0, sp
    1e7c:	91000000 	add	x0, x0, #0x0
    1e80:	f9005fa0 	str	x0, [x29, #184]
    1e84:	f94067a0 	ldr	x0, [x29, #200]
    1e88:	f9405fa1 	ldr	x1, [x29, #184]
    1e8c:	f9406fa2 	ldr	x2, [x29, #216]
    1e90:	97fffdef 	bl	164c <splitdesc>
    1e94:	f94067a1 	ldr	x1, [x29, #200]
    1e98:	900000c0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    1e9c:	910e6000 	add	x0, x0, #0x398
    1ea0:	940003d9 	bl	2e04 <printf>
    1ea4:	900000c0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    1ea8:	910e8000 	add	x0, x0, #0x3a0
    1eac:	940003d6 	bl	2e04 <printf>
    1eb0:	f9404fa0 	ldr	x0, [x29, #152]
    1eb4:	97fffaad 	bl	968 <argdef_arg_shortname>
    1eb8:	f9005ba0 	str	x0, [x29, #176]
    1ebc:	f9404fa0 	ldr	x0, [x29, #152]
    1ec0:	97fffac2 	bl	9c8 <argdef_arg_longname>
    1ec4:	f90057a0 	str	x0, [x29, #168]
    1ec8:	f9405ba0 	ldr	x0, [x29, #176]
    1ecc:	f100001f 	cmp	x0, #0x0
    1ed0:	540004e0 	b.eq	1f6c <display_help_for_arg+0x22c>  // b.none
    1ed4:	900000c0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    1ed8:	910ea000 	add	x0, x0, #0x3a8
    1edc:	f9405ba1 	ldr	x1, [x29, #176]
    1ee0:	940003c9 	bl	2e04 <printf>
    1ee4:	f9404fa0 	ldr	x0, [x29, #152]
    1ee8:	b9400000 	ldr	w0, [x0]
    1eec:	7100041f 	cmp	w0, #0x1
    1ef0:	54000040 	b.eq	1ef8 <display_help_for_arg+0x1b8>  // b.none
    1ef4:	1400001b 	b	1f60 <display_help_for_arg+0x220>
    1ef8:	f9404fa0 	ldr	x0, [x29, #152]
    1efc:	f9400400 	ldr	x0, [x0, #8]
    1f00:	39408400 	ldrb	w0, [x0, #33]
    1f04:	7100001f 	cmp	w0, #0x0
    1f08:	540001a0 	b.eq	1f3c <display_help_for_arg+0x1fc>  // b.none
    1f0c:	900000c0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    1f10:	910d4000 	add	x0, x0, #0x350
    1f14:	940003bc 	bl	2e04 <printf>
    1f18:	f9404fa0 	ldr	x0, [x29, #152]
    1f1c:	f9400400 	ldr	x0, [x0, #8]
    1f20:	39408000 	ldrb	w0, [x0, #32]
    1f24:	7100001f 	cmp	w0, #0x0
    1f28:	540000a1 	b.ne	1f3c <display_help_for_arg+0x1fc>  // b.any
    1f2c:	900000c0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    1f30:	910ea000 	add	x0, x0, #0x3a8
    1f34:	f9405ba1 	ldr	x1, [x29, #176]
    1f38:	940003b3 	bl	2e04 <printf>
    1f3c:	f9404fa0 	ldr	x0, [x29, #152]
    1f40:	f9400400 	ldr	x0, [x0, #8]
    1f44:	39408000 	ldrb	w0, [x0, #32]
    1f48:	7100001f 	cmp	w0, #0x0
    1f4c:	54000081 	b.ne	1f5c <display_help_for_arg+0x21c>  // b.any
    1f50:	900000c0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    1f54:	910b0000 	add	x0, x0, #0x2c0
    1f58:	940003ab 	bl	2e04 <printf>
    1f5c:	d503201f 	nop
    1f60:	900000c0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    1f64:	910d4000 	add	x0, x0, #0x350
    1f68:	940003a7 	bl	2e04 <printf>
    1f6c:	f94057a0 	ldr	x0, [x29, #168]
    1f70:	f100001f 	cmp	x0, #0x0
    1f74:	54000620 	b.eq	2038 <display_help_for_arg+0x2f8>  // b.none
    1f78:	900000c0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    1f7c:	910ea000 	add	x0, x0, #0x3a8
    1f80:	f94057a1 	ldr	x1, [x29, #168]
    1f84:	940003a0 	bl	2e04 <printf>
    1f88:	f9404fa0 	ldr	x0, [x29, #152]
    1f8c:	b9400000 	ldr	w0, [x0]
    1f90:	7100041f 	cmp	w0, #0x1
    1f94:	54000080 	b.eq	1fa4 <display_help_for_arg+0x264>  // b.none
    1f98:	7100081f 	cmp	w0, #0x2
    1f9c:	54000380 	b.eq	200c <display_help_for_arg+0x2cc>  // b.none
    1fa0:	14000023 	b	202c <display_help_for_arg+0x2ec>
    1fa4:	f9404fa0 	ldr	x0, [x29, #152]
    1fa8:	f9400400 	ldr	x0, [x0, #8]
    1fac:	39408400 	ldrb	w0, [x0, #33]
    1fb0:	7100001f 	cmp	w0, #0x0
    1fb4:	540001a0 	b.eq	1fe8 <display_help_for_arg+0x2a8>  // b.none
    1fb8:	900000c0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    1fbc:	910d4000 	add	x0, x0, #0x350
    1fc0:	94000391 	bl	2e04 <printf>
    1fc4:	f9404fa0 	ldr	x0, [x29, #152]
    1fc8:	f9400400 	ldr	x0, [x0, #8]
    1fcc:	39408000 	ldrb	w0, [x0, #32]
    1fd0:	7100001f 	cmp	w0, #0x0
    1fd4:	540000a1 	b.ne	1fe8 <display_help_for_arg+0x2a8>  // b.any
    1fd8:	900000c0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    1fdc:	910ea000 	add	x0, x0, #0x3a8
    1fe0:	f94057a1 	ldr	x1, [x29, #168]
    1fe4:	94000388 	bl	2e04 <printf>
    1fe8:	f9404fa0 	ldr	x0, [x29, #152]
    1fec:	f9400400 	ldr	x0, [x0, #8]
    1ff0:	39408000 	ldrb	w0, [x0, #32]
    1ff4:	7100001f 	cmp	w0, #0x0
    1ff8:	54000181 	b.ne	2028 <display_help_for_arg+0x2e8>  // b.any
    1ffc:	900000c0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    2000:	910b6000 	add	x0, x0, #0x2d8
    2004:	94000380 	bl	2e04 <printf>
    2008:	14000008 	b	2028 <display_help_for_arg+0x2e8>
    200c:	f00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    2010:	910ec000 	add	x0, x0, #0x3b0
    2014:	9400037c 	bl	2e04 <printf>
    2018:	f9404fa0 	ldr	x0, [x29, #152]
    201c:	f9400400 	ldr	x0, [x0, #8]
    2020:	97fffe2b 	bl	18cc <display_enum_options>
    2024:	14000002 	b	202c <display_help_for_arg+0x2ec>
    2028:	d503201f 	nop
    202c:	f00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    2030:	910d4000 	add	x0, x0, #0x350
    2034:	94000374 	bl	2e04 <printf>
    2038:	f9404fa0 	ldr	x0, [x29, #152]
    203c:	b9400000 	ldr	w0, [x0]
    2040:	7100001f 	cmp	w0, #0x0
    2044:	54000040 	b.eq	204c <display_help_for_arg+0x30c>  // b.none
    2048:	1400000b 	b	2074 <display_help_for_arg+0x334>
    204c:	f00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    2050:	910ee000 	add	x0, x0, #0x3b8
    2054:	9400036c 	bl	2e04 <printf>
    2058:	f9404fa0 	ldr	x0, [x29, #152]
    205c:	f9400400 	ldr	x0, [x0, #8]
    2060:	97fffe43 	bl	196c <display_flag_default>
    2064:	f00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    2068:	910d4000 	add	x0, x0, #0x350
    206c:	94000366 	bl	2e04 <printf>
    2070:	d503201f 	nop
    2074:	f9405fa0 	ldr	x0, [x29, #184]
    2078:	39400000 	ldrb	w0, [x0]
    207c:	7100001f 	cmp	w0, #0x0
    2080:	54000100 	b.eq	20a0 <display_help_for_arg+0x360>  // b.none
    2084:	f00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    2088:	910d4000 	add	x0, x0, #0x350
    208c:	9400035e 	bl	2e04 <printf>
    2090:	f9405fa1 	ldr	x1, [x29, #184]
    2094:	f00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    2098:	910e6000 	add	x0, x0, #0x398
    209c:	9400035a 	bl	2e04 <printf>
    20a0:	f9404ba0 	ldr	x0, [x29, #144]
    20a4:	9100001f 	mov	sp, x0
    20a8:	d503201f 	nop
    20ac:	910003bf 	mov	sp, x29
    20b0:	a94153f3 	ldp	x19, x20, [sp, #16]
    20b4:	a9425bf5 	ldp	x21, x22, [sp, #32]
    20b8:	a94363f7 	ldp	x23, x24, [sp, #48]
    20bc:	a9446bf9 	ldp	x25, x26, [sp, #64]
    20c0:	a94573fb 	ldp	x27, x28, [sp, #80]
    20c4:	a8ce7bfd 	ldp	x29, x30, [sp], #224
    20c8:	d65f03c0 	ret

00000000000020cc <display_help_for_and_quit>:
    20cc:	f81c0ffe 	str	x30, [sp, #-64]!
    20d0:	f9000fe0 	str	x0, [sp, #24]
    20d4:	f9000be1 	str	x1, [sp, #16]
    20d8:	f9400fe0 	ldr	x0, [sp, #24]
    20dc:	97fff9fe 	bl	8d4 <argdef_countargs>
    20e0:	b9003be0 	str	w0, [sp, #56]
    20e4:	b9003fff 	str	wzr, [sp, #60]
    20e8:	1400002e 	b	21a0 <display_help_for_and_quit+0xd4>
    20ec:	f9400fe0 	ldr	x0, [sp, #24]
    20f0:	f9400401 	ldr	x1, [x0, #8]
    20f4:	b9803fe0 	ldrsw	x0, [sp, #60]
    20f8:	d37df000 	lsl	x0, x0, #3
    20fc:	8b000020 	add	x0, x1, x0
    2100:	f9400000 	ldr	x0, [x0]
    2104:	97fffa19 	bl	968 <argdef_arg_shortname>
    2108:	f9001be0 	str	x0, [sp, #48]
    210c:	f9400fe0 	ldr	x0, [sp, #24]
    2110:	f9400401 	ldr	x1, [x0, #8]
    2114:	b9803fe0 	ldrsw	x0, [sp, #60]
    2118:	d37df000 	lsl	x0, x0, #3
    211c:	8b000020 	add	x0, x1, x0
    2120:	f9400000 	ldr	x0, [x0]
    2124:	97fffa29 	bl	9c8 <argdef_arg_longname>
    2128:	f90017e0 	str	x0, [sp, #40]
    212c:	f9401be0 	ldr	x0, [sp, #48]
    2130:	f100001f 	cmp	x0, #0x0
    2134:	540000e0 	b.eq	2150 <display_help_for_and_quit+0x84>  // b.none
    2138:	f9401be0 	ldr	x0, [sp, #48]
    213c:	91000400 	add	x0, x0, #0x1
    2140:	f9400be1 	ldr	x1, [sp, #16]
    2144:	940007ef 	bl	4100 <strcmp>
    2148:	7100001f 	cmp	w0, #0x0
    214c:	54000141 	b.ne	2174 <display_help_for_and_quit+0xa8>  // b.any
    2150:	f94017e0 	ldr	x0, [sp, #40]
    2154:	f100001f 	cmp	x0, #0x0
    2158:	540001e0 	b.eq	2194 <display_help_for_and_quit+0xc8>  // b.none
    215c:	f94017e0 	ldr	x0, [sp, #40]
    2160:	91000800 	add	x0, x0, #0x2
    2164:	f9400be1 	ldr	x1, [sp, #16]
    2168:	940007e6 	bl	4100 <strcmp>
    216c:	7100001f 	cmp	w0, #0x0
    2170:	54000120 	b.eq	2194 <display_help_for_and_quit+0xc8>  // b.none
    2174:	f9400fe0 	ldr	x0, [sp, #24]
    2178:	f9400401 	ldr	x1, [x0, #8]
    217c:	b9803fe0 	ldrsw	x0, [sp, #60]
    2180:	d37df000 	lsl	x0, x0, #3
    2184:	8b000020 	add	x0, x1, x0
    2188:	f9400000 	ldr	x0, [x0]
    218c:	97fffeed 	bl	1d40 <display_help_for_arg>
    2190:	94000850 	bl	42d0 <abort>
    2194:	b9403fe0 	ldr	w0, [sp, #60]
    2198:	11000400 	add	w0, w0, #0x1
    219c:	b9003fe0 	str	w0, [sp, #60]
    21a0:	b9403fe1 	ldr	w1, [sp, #60]
    21a4:	b9403be0 	ldr	w0, [sp, #56]
    21a8:	6b00003f 	cmp	w1, w0
    21ac:	54fffa0b 	b.lt	20ec <display_help_for_and_quit+0x20>  // b.tstop
    21b0:	f00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    21b4:	910f2000 	add	x0, x0, #0x3c8
    21b8:	f9400be1 	ldr	x1, [sp, #16]
    21bc:	9400084a 	bl	42e4 <fail>
    21c0:	d503201f 	nop
    21c4:	f84407fe 	ldr	x30, [sp], #64
    21c8:	d65f03c0 	ret

00000000000021cc <display_help_show_tests>:
    21cc:	f81f0ffe 	str	x30, [sp, #-16]!
    21d0:	f00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    21d4:	910f8000 	add	x0, x0, #0x3e0
    21d8:	9400030b 	bl	2e04 <printf>
    21dc:	94003379 	bl	efc0 <display_test_help>
    21e0:	f00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    21e4:	910d4000 	add	x0, x0, #0x350
    21e8:	94000307 	bl	2e04 <printf>
    21ec:	94000839 	bl	42d0 <abort>
    21f0:	d503201f 	nop
    21f4:	f84107fe 	ldr	x30, [sp], #16
    21f8:	d65f03c0 	ret

00000000000021fc <sputc>:
    21fc:	d10043ff 	sub	sp, sp, #0x10
    2200:	f90007e0 	str	x0, [sp, #8]
    2204:	39001fe1 	strb	w1, [sp, #7]
    2208:	f94007e0 	ldr	x0, [sp, #8]
    220c:	39401fe1 	ldrb	w1, [sp, #7]
    2210:	39000001 	strb	w1, [x0]
    2214:	f94007e0 	ldr	x0, [sp, #8]
    2218:	91000400 	add	x0, x0, #0x1
    221c:	910043ff 	add	sp, sp, #0x10
    2220:	d65f03c0 	ret

0000000000002224 <sputs>:
    2224:	f81e0ffe 	str	x30, [sp, #-32]!
    2228:	f9000fe0 	str	x0, [sp, #24]
    222c:	f9000be1 	str	x1, [sp, #16]
    2230:	14000009 	b	2254 <sputs+0x30>
    2234:	f9400be0 	ldr	x0, [sp, #16]
    2238:	91000401 	add	x1, x0, #0x1
    223c:	f9000be1 	str	x1, [sp, #16]
    2240:	39400000 	ldrb	w0, [x0]
    2244:	2a0003e1 	mov	w1, w0
    2248:	f9400fe0 	ldr	x0, [sp, #24]
    224c:	97ffffec 	bl	21fc <sputc>
    2250:	f9000fe0 	str	x0, [sp, #24]
    2254:	f9400be0 	ldr	x0, [sp, #16]
    2258:	39400000 	ldrb	w0, [x0]
    225c:	7100001f 	cmp	w0, #0x0
    2260:	54fffea1 	b.ne	2234 <sputs+0x10>  // b.any
    2264:	f9400fe0 	ldr	x0, [sp, #24]
    2268:	f84207fe 	ldr	x30, [sp], #32
    226c:	d65f03c0 	ret

0000000000002270 <__get_hexchar>:
    2270:	f81e0ffe 	str	x30, [sp, #-32]!
    2274:	f9000fe0 	str	x0, [sp, #24]
    2278:	f9400fe0 	ldr	x0, [sp, #24]
    227c:	f100241f 	cmp	x0, #0x9
    2280:	540000c8 	b.hi	2298 <__get_hexchar+0x28>  // b.pmore
    2284:	f9400fe0 	ldr	x0, [sp, #24]
    2288:	12001c00 	and	w0, w0, #0xff
    228c:	1100c000 	add	w0, w0, #0x30
    2290:	12001c00 	and	w0, w0, #0xff
    2294:	1400000d 	b	22c8 <__get_hexchar+0x58>
    2298:	f9400fe0 	ldr	x0, [sp, #24]
    229c:	f1003c1f 	cmp	x0, #0xf
    22a0:	540000c8 	b.hi	22b8 <__get_hexchar+0x48>  // b.pmore
    22a4:	f9400fe0 	ldr	x0, [sp, #24]
    22a8:	12001c00 	and	w0, w0, #0xff
    22ac:	1100dc00 	add	w0, w0, #0x37
    22b0:	12001c00 	and	w0, w0, #0xff
    22b4:	14000005 	b	22c8 <__get_hexchar+0x58>
    22b8:	f00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    22bc:	910fc000 	add	x0, x0, #0x3f0
    22c0:	94000085 	bl	24d4 <puts>
    22c4:	52800000 	mov	w0, #0x0                   	// #0
    22c8:	f84207fe 	ldr	x30, [sp], #32
    22cc:	d65f03c0 	ret

00000000000022d0 <sputdec>:
    22d0:	f8190ffe 	str	x30, [sp, #-112]!
    22d4:	f9000fe0 	str	x0, [sp, #24]
    22d8:	f9000be1 	str	x1, [sp, #16]
    22dc:	b9006fff 	str	wzr, [sp, #108]
    22e0:	f9400be0 	ldr	x0, [sp, #16]
    22e4:	f100001f 	cmp	x0, #0x0
    22e8:	540004c1 	b.ne	2380 <sputdec+0xb0>  // b.any
    22ec:	52800600 	mov	w0, #0x30                  	// #48
    22f0:	390083e0 	strb	w0, [sp, #32]
    22f4:	b9406fe0 	ldr	w0, [sp, #108]
    22f8:	11000400 	add	w0, w0, #0x1
    22fc:	b9006fe0 	str	w0, [sp, #108]
    2300:	14000020 	b	2380 <sputdec+0xb0>
    2304:	f9400be1 	ldr	x1, [sp, #16]
    2308:	b202e7e0 	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
    230c:	f29999a0 	movk	x0, #0xcccd
    2310:	9bc07c20 	umulh	x0, x1, x0
    2314:	d343fc02 	lsr	x2, x0, #3
    2318:	aa0203e0 	mov	x0, x2
    231c:	d37ef400 	lsl	x0, x0, #2
    2320:	8b020000 	add	x0, x0, x2
    2324:	8b000000 	add	x0, x0, x0
    2328:	cb000020 	sub	x0, x1, x0
    232c:	f90033e0 	str	x0, [sp, #96]
    2330:	f9400be1 	ldr	x1, [sp, #16]
    2334:	f94033e0 	ldr	x0, [sp, #96]
    2338:	cb000020 	sub	x0, x1, x0
    233c:	f9000be0 	str	x0, [sp, #16]
    2340:	f9400be1 	ldr	x1, [sp, #16]
    2344:	b202e7e0 	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
    2348:	f29999a0 	movk	x0, #0xcccd
    234c:	9bc07c20 	umulh	x0, x1, x0
    2350:	d343fc00 	lsr	x0, x0, #3
    2354:	f9000be0 	str	x0, [sp, #16]
    2358:	f94033e0 	ldr	x0, [sp, #96]
    235c:	12001c00 	and	w0, w0, #0xff
    2360:	1100c000 	add	w0, w0, #0x30
    2364:	12001c02 	and	w2, w0, #0xff
    2368:	b9806fe0 	ldrsw	x0, [sp, #108]
    236c:	910083e1 	add	x1, sp, #0x20
    2370:	38206822 	strb	w2, [x1, x0]
    2374:	b9406fe0 	ldr	w0, [sp, #108]
    2378:	11000400 	add	w0, w0, #0x1
    237c:	b9006fe0 	str	w0, [sp, #108]
    2380:	f9400be0 	ldr	x0, [sp, #16]
    2384:	f100001f 	cmp	x0, #0x0
    2388:	54fffbe1 	b.ne	2304 <sputdec+0x34>  // b.any
    238c:	b9406fe0 	ldr	w0, [sp, #108]
    2390:	51000400 	sub	w0, w0, #0x1
    2394:	b9006fe0 	str	w0, [sp, #108]
    2398:	1400000b 	b	23c4 <sputdec+0xf4>
    239c:	b9806fe0 	ldrsw	x0, [sp, #108]
    23a0:	910083e1 	add	x1, sp, #0x20
    23a4:	38606820 	ldrb	w0, [x1, x0]
    23a8:	2a0003e1 	mov	w1, w0
    23ac:	f9400fe0 	ldr	x0, [sp, #24]
    23b0:	97ffff93 	bl	21fc <sputc>
    23b4:	f9000fe0 	str	x0, [sp, #24]
    23b8:	b9406fe0 	ldr	w0, [sp, #108]
    23bc:	51000400 	sub	w0, w0, #0x1
    23c0:	b9006fe0 	str	w0, [sp, #108]
    23c4:	b9406fe0 	ldr	w0, [sp, #108]
    23c8:	7100001f 	cmp	w0, #0x0
    23cc:	54fffe8a 	b.ge	239c <sputdec+0xcc>  // b.tcont
    23d0:	f9400fe0 	ldr	x0, [sp, #24]
    23d4:	f84707fe 	ldr	x30, [sp], #112
    23d8:	d65f03c0 	ret

00000000000023dc <sputhex>:
    23dc:	f8190ffe 	str	x30, [sp, #-112]!
    23e0:	f9000fe0 	str	x0, [sp, #24]
    23e4:	f9000be1 	str	x1, [sp, #16]
    23e8:	b9006fff 	str	wzr, [sp, #108]
    23ec:	f9400be0 	ldr	x0, [sp, #16]
    23f0:	f100001f 	cmp	x0, #0x0
    23f4:	54000341 	b.ne	245c <sputhex+0x80>  // b.any
    23f8:	52800600 	mov	w0, #0x30                  	// #48
    23fc:	390083e0 	strb	w0, [sp, #32]
    2400:	b9406fe0 	ldr	w0, [sp, #108]
    2404:	11000400 	add	w0, w0, #0x1
    2408:	b9006fe0 	str	w0, [sp, #108]
    240c:	14000014 	b	245c <sputhex+0x80>
    2410:	f9400be0 	ldr	x0, [sp, #16]
    2414:	92400c00 	and	x0, x0, #0xf
    2418:	f90033e0 	str	x0, [sp, #96]
    241c:	f9400be1 	ldr	x1, [sp, #16]
    2420:	f94033e0 	ldr	x0, [sp, #96]
    2424:	cb000020 	sub	x0, x1, x0
    2428:	f9000be0 	str	x0, [sp, #16]
    242c:	f9400be0 	ldr	x0, [sp, #16]
    2430:	d344fc00 	lsr	x0, x0, #4
    2434:	f9000be0 	str	x0, [sp, #16]
    2438:	f94033e0 	ldr	x0, [sp, #96]
    243c:	97ffff8d 	bl	2270 <__get_hexchar>
    2440:	12001c02 	and	w2, w0, #0xff
    2444:	b9806fe0 	ldrsw	x0, [sp, #108]
    2448:	910083e1 	add	x1, sp, #0x20
    244c:	38206822 	strb	w2, [x1, x0]
    2450:	b9406fe0 	ldr	w0, [sp, #108]
    2454:	11000400 	add	w0, w0, #0x1
    2458:	b9006fe0 	str	w0, [sp, #108]
    245c:	f9400be0 	ldr	x0, [sp, #16]
    2460:	f100001f 	cmp	x0, #0x0
    2464:	54fffd61 	b.ne	2410 <sputhex+0x34>  // b.any
    2468:	b9406fe0 	ldr	w0, [sp, #108]
    246c:	51000400 	sub	w0, w0, #0x1
    2470:	b9006fe0 	str	w0, [sp, #108]
    2474:	1400000b 	b	24a0 <sputhex+0xc4>
    2478:	b9806fe0 	ldrsw	x0, [sp, #108]
    247c:	910083e1 	add	x1, sp, #0x20
    2480:	38606820 	ldrb	w0, [x1, x0]
    2484:	2a0003e1 	mov	w1, w0
    2488:	f9400fe0 	ldr	x0, [sp, #24]
    248c:	97ffff5c 	bl	21fc <sputc>
    2490:	f9000fe0 	str	x0, [sp, #24]
    2494:	b9406fe0 	ldr	w0, [sp, #108]
    2498:	51000400 	sub	w0, w0, #0x1
    249c:	b9006fe0 	str	w0, [sp, #108]
    24a0:	b9406fe0 	ldr	w0, [sp, #108]
    24a4:	7100001f 	cmp	w0, #0x0
    24a8:	54fffe8a 	b.ge	2478 <sputhex+0x9c>  // b.tcont
    24ac:	f9400fe0 	ldr	x0, [sp, #24]
    24b0:	f84707fe 	ldr	x30, [sp], #112
    24b4:	d65f03c0 	ret

00000000000024b8 <putc>:
    24b8:	f81e0ffe 	str	x30, [sp, #-32]!
    24bc:	39007fe0 	strb	w0, [sp, #31]
    24c0:	39407fe0 	ldrb	w0, [sp, #31]
    24c4:	94001c4e 	bl	95fc <write_stdout>
    24c8:	d503201f 	nop
    24cc:	f84207fe 	ldr	x30, [sp], #32
    24d0:	d65f03c0 	ret

00000000000024d4 <puts>:
    24d4:	f81e0ffe 	str	x30, [sp, #-32]!
    24d8:	f9000fe0 	str	x0, [sp, #24]
    24dc:	14000006 	b	24f4 <puts+0x20>
    24e0:	f9400fe0 	ldr	x0, [sp, #24]
    24e4:	91000401 	add	x1, x0, #0x1
    24e8:	f9000fe1 	str	x1, [sp, #24]
    24ec:	39400000 	ldrb	w0, [x0]
    24f0:	97fffff2 	bl	24b8 <putc>
    24f4:	f9400fe0 	ldr	x0, [sp, #24]
    24f8:	39400000 	ldrb	w0, [x0]
    24fc:	7100001f 	cmp	w0, #0x0
    2500:	54ffff01 	b.ne	24e0 <puts+0xc>  // b.any
    2504:	d503201f 	nop
    2508:	f84207fe 	ldr	x30, [sp], #32
    250c:	d65f03c0 	ret

0000000000002510 <puthex>:
    2510:	f8170ffe 	str	x30, [sp, #-144]!
    2514:	f9000fe0 	str	x0, [sp, #24]
    2518:	910083e0 	add	x0, sp, #0x20
    251c:	f90047e0 	str	x0, [sp, #136]
    2520:	f9400fe1 	ldr	x1, [sp, #24]
    2524:	f94047e0 	ldr	x0, [sp, #136]
    2528:	97ffffad 	bl	23dc <sputhex>
    252c:	f90047e0 	str	x0, [sp, #136]
    2530:	52800001 	mov	w1, #0x0                   	// #0
    2534:	f94047e0 	ldr	x0, [sp, #136]
    2538:	97ffff31 	bl	21fc <sputc>
    253c:	f90047e0 	str	x0, [sp, #136]
    2540:	910083e0 	add	x0, sp, #0x20
    2544:	97ffffe4 	bl	24d4 <puts>
    2548:	d503201f 	nop
    254c:	f84907fe 	ldr	x30, [sp], #144
    2550:	d65f03c0 	ret

0000000000002554 <putdec>:
    2554:	f8170ffe 	str	x30, [sp, #-144]!
    2558:	f9000fe0 	str	x0, [sp, #24]
    255c:	910083e0 	add	x0, sp, #0x20
    2560:	f90047e0 	str	x0, [sp, #136]
    2564:	f9400fe1 	ldr	x1, [sp, #24]
    2568:	f94047e0 	ldr	x0, [sp, #136]
    256c:	97ffff59 	bl	22d0 <sputdec>
    2570:	f90047e0 	str	x0, [sp, #136]
    2574:	52800001 	mov	w1, #0x0                   	// #0
    2578:	f94047e0 	ldr	x0, [sp, #136]
    257c:	97ffff20 	bl	21fc <sputc>
    2580:	f90047e0 	str	x0, [sp, #136]
    2584:	910083e0 	add	x0, sp, #0x20
    2588:	97ffffd3 	bl	24d4 <puts>
    258c:	d503201f 	nop
    2590:	f84907fe 	ldr	x30, [sp], #144
    2594:	d65f03c0 	ret

0000000000002598 <sputarray>:
    2598:	f81b0ffe 	str	x30, [sp, #-80]!
    259c:	f90017e0 	str	x0, [sp, #40]
    25a0:	f90013e1 	str	x1, [sp, #32]
    25a4:	f9000fe2 	str	x2, [sp, #24]
    25a8:	b90017e3 	str	w3, [sp, #20]
    25ac:	52800b61 	mov	w1, #0x5b                  	// #91
    25b0:	f94017e0 	ldr	x0, [sp, #40]
    25b4:	97ffff12 	bl	21fc <sputc>
    25b8:	f90017e0 	str	x0, [sp, #40]
    25bc:	f9400fe0 	ldr	x0, [sp, #24]
    25c0:	f90023e0 	str	x0, [sp, #64]
    25c4:	b9004fff 	str	wzr, [sp, #76]
    25c8:	14000020 	b	2648 <sputarray+0xb0>
    25cc:	f00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    25d0:	91106000 	add	x0, x0, #0x418
    25d4:	aa0003e1 	mov	x1, x0
    25d8:	f94013e0 	ldr	x0, [sp, #32]
    25dc:	940006c9 	bl	4100 <strcmp>
    25e0:	7100001f 	cmp	w0, #0x0
    25e4:	540001a0 	b.eq	2618 <sputarray+0x80>  // b.none
    25e8:	b9804fe0 	ldrsw	x0, [sp, #76]
    25ec:	d37ef400 	lsl	x0, x0, #2
    25f0:	f94023e1 	ldr	x1, [sp, #64]
    25f4:	8b000020 	add	x0, x1, x0
    25f8:	f9001fe0 	str	x0, [sp, #56]
    25fc:	f9401fe0 	ldr	x0, [sp, #56]
    2600:	b9400000 	ldr	w0, [x0]
    2604:	2a0003e2 	mov	w2, w0
    2608:	f94013e1 	ldr	x1, [sp, #32]
    260c:	f94017e0 	ldr	x0, [sp, #40]
    2610:	940001d0 	bl	2d50 <sprintf>
    2614:	f90017e0 	str	x0, [sp, #40]
    2618:	b94017e0 	ldr	w0, [sp, #20]
    261c:	51000400 	sub	w0, w0, #0x1
    2620:	b9404fe1 	ldr	w1, [sp, #76]
    2624:	6b00003f 	cmp	w1, w0
    2628:	540000aa 	b.ge	263c <sputarray+0xa4>  // b.tcont
    262c:	52800401 	mov	w1, #0x20                  	// #32
    2630:	f94017e0 	ldr	x0, [sp, #40]
    2634:	97fffef2 	bl	21fc <sputc>
    2638:	f90017e0 	str	x0, [sp, #40]
    263c:	b9404fe0 	ldr	w0, [sp, #76]
    2640:	11000400 	add	w0, w0, #0x1
    2644:	b9004fe0 	str	w0, [sp, #76]
    2648:	b9404fe1 	ldr	w1, [sp, #76]
    264c:	b94017e0 	ldr	w0, [sp, #20]
    2650:	6b00003f 	cmp	w1, w0
    2654:	54fffbcb 	b.lt	25cc <sputarray+0x34>  // b.tstop
    2658:	52800ba1 	mov	w1, #0x5d                  	// #93
    265c:	f94017e0 	ldr	x0, [sp, #40]
    2660:	97fffee7 	bl	21fc <sputc>
    2664:	f90017e0 	str	x0, [sp, #40]
    2668:	f94017e0 	ldr	x0, [sp, #40]
    266c:	f84507fe 	ldr	x30, [sp], #80
    2670:	d65f03c0 	ret

0000000000002674 <vsprintf>:
    2674:	a9bb7bf3 	stp	x19, x30, [sp, #-80]!
    2678:	f90017e0 	str	x0, [sp, #40]
    267c:	b90027e1 	str	w1, [sp, #36]
    2680:	f9000fe2 	str	x2, [sp, #24]
    2684:	aa0303f3 	mov	x19, x3
    2688:	f9400fe0 	ldr	x0, [sp, #24]
    268c:	f90027e0 	str	x0, [sp, #72]
    2690:	14000173 	b	2c5c <vsprintf+0x5e8>
    2694:	f94027e0 	ldr	x0, [sp, #72]
    2698:	39400000 	ldrb	w0, [x0]
    269c:	39011fe0 	strb	w0, [sp, #71]
    26a0:	39411fe0 	ldrb	w0, [sp, #71]
    26a4:	7100941f 	cmp	w0, #0x25
    26a8:	540000c0 	b.eq	26c0 <vsprintf+0x4c>  // b.none
    26ac:	39411fe1 	ldrb	w1, [sp, #71]
    26b0:	f94017e0 	ldr	x0, [sp, #40]
    26b4:	97fffed2 	bl	21fc <sputc>
    26b8:	f90017e0 	str	x0, [sp, #40]
    26bc:	14000165 	b	2c50 <vsprintf+0x5dc>
    26c0:	39411fe0 	ldrb	w0, [sp, #71]
    26c4:	7100941f 	cmp	w0, #0x25
    26c8:	54002c41 	b.ne	2c50 <vsprintf+0x5dc>  // b.any
    26cc:	f94027e0 	ldr	x0, [sp, #72]
    26d0:	91000400 	add	x0, x0, #0x1
    26d4:	f90027e0 	str	x0, [sp, #72]
    26d8:	f94027e0 	ldr	x0, [sp, #72]
    26dc:	39400000 	ldrb	w0, [x0]
    26e0:	39011fe0 	strb	w0, [sp, #71]
    26e4:	39411fe0 	ldrb	w0, [sp, #71]
    26e8:	7100941f 	cmp	w0, #0x25
    26ec:	540000c1 	b.ne	2704 <vsprintf+0x90>  // b.any
    26f0:	528004a1 	mov	w1, #0x25                  	// #37
    26f4:	f94017e0 	ldr	x0, [sp, #40]
    26f8:	97fffec1 	bl	21fc <sputc>
    26fc:	f90017e0 	str	x0, [sp, #40]
    2700:	14000154 	b	2c50 <vsprintf+0x5dc>
    2704:	39411fe0 	ldrb	w0, [sp, #71]
    2708:	7101901f 	cmp	w0, #0x64
    270c:	540008e1 	b.ne	2828 <vsprintf+0x1b4>  // b.any
    2710:	f94027e0 	ldr	x0, [sp, #72]
    2714:	91000400 	add	x0, x0, #0x1
    2718:	39400000 	ldrb	w0, [x0]
    271c:	7101e01f 	cmp	w0, #0x78
    2720:	54000461 	b.ne	27ac <vsprintf+0x138>  // b.any
    2724:	b9401a60 	ldr	w0, [x19, #24]
    2728:	f9400261 	ldr	x1, [x19]
    272c:	7100001f 	cmp	w0, #0x0
    2730:	540000eb 	b.lt	274c <vsprintf+0xd8>  // b.tstop
    2734:	aa0103e0 	mov	x0, x1
    2738:	91002c00 	add	x0, x0, #0xb
    273c:	927df000 	and	x0, x0, #0xfffffffffffffff8
    2740:	f9000260 	str	x0, [x19]
    2744:	aa0103e0 	mov	x0, x1
    2748:	1400000f 	b	2784 <vsprintf+0x110>
    274c:	11002002 	add	w2, w0, #0x8
    2750:	b9001a62 	str	w2, [x19, #24]
    2754:	b9401a62 	ldr	w2, [x19, #24]
    2758:	7100005f 	cmp	w2, #0x0
    275c:	540000ed 	b.le	2778 <vsprintf+0x104>
    2760:	aa0103e0 	mov	x0, x1
    2764:	91002c00 	add	x0, x0, #0xb
    2768:	927df000 	and	x0, x0, #0xfffffffffffffff8
    276c:	f9000260 	str	x0, [x19]
    2770:	aa0103e0 	mov	x0, x1
    2774:	14000004 	b	2784 <vsprintf+0x110>
    2778:	f9400661 	ldr	x1, [x19, #8]
    277c:	93407c00 	sxtw	x0, w0
    2780:	8b000020 	add	x0, x1, x0
    2784:	b9400000 	ldr	w0, [x0]
    2788:	93407c00 	sxtw	x0, w0
    278c:	aa0003e1 	mov	x1, x0
    2790:	f94017e0 	ldr	x0, [sp, #40]
    2794:	97ffff12 	bl	23dc <sputhex>
    2798:	f90017e0 	str	x0, [sp, #40]
    279c:	f94027e0 	ldr	x0, [sp, #72]
    27a0:	91000400 	add	x0, x0, #0x1
    27a4:	f90027e0 	str	x0, [sp, #72]
    27a8:	1400012a 	b	2c50 <vsprintf+0x5dc>
    27ac:	b9401a60 	ldr	w0, [x19, #24]
    27b0:	f9400261 	ldr	x1, [x19]
    27b4:	7100001f 	cmp	w0, #0x0
    27b8:	540000eb 	b.lt	27d4 <vsprintf+0x160>  // b.tstop
    27bc:	aa0103e0 	mov	x0, x1
    27c0:	91002c00 	add	x0, x0, #0xb
    27c4:	927df000 	and	x0, x0, #0xfffffffffffffff8
    27c8:	f9000260 	str	x0, [x19]
    27cc:	aa0103e0 	mov	x0, x1
    27d0:	1400000f 	b	280c <vsprintf+0x198>
    27d4:	11002002 	add	w2, w0, #0x8
    27d8:	b9001a62 	str	w2, [x19, #24]
    27dc:	b9401a62 	ldr	w2, [x19, #24]
    27e0:	7100005f 	cmp	w2, #0x0
    27e4:	540000ed 	b.le	2800 <vsprintf+0x18c>
    27e8:	aa0103e0 	mov	x0, x1
    27ec:	91002c00 	add	x0, x0, #0xb
    27f0:	927df000 	and	x0, x0, #0xfffffffffffffff8
    27f4:	f9000260 	str	x0, [x19]
    27f8:	aa0103e0 	mov	x0, x1
    27fc:	14000004 	b	280c <vsprintf+0x198>
    2800:	f9400661 	ldr	x1, [x19, #8]
    2804:	93407c00 	sxtw	x0, w0
    2808:	8b000020 	add	x0, x1, x0
    280c:	b9400000 	ldr	w0, [x0]
    2810:	93407c00 	sxtw	x0, w0
    2814:	aa0003e1 	mov	x1, x0
    2818:	f94017e0 	ldr	x0, [sp, #40]
    281c:	97fffead 	bl	22d0 <sputdec>
    2820:	f90017e0 	str	x0, [sp, #40]
    2824:	1400010b 	b	2c50 <vsprintf+0x5dc>
    2828:	39411fe0 	ldrb	w0, [sp, #71]
    282c:	7101b01f 	cmp	w0, #0x6c
    2830:	540009a1 	b.ne	2964 <vsprintf+0x2f0>  // b.any
    2834:	f94027e0 	ldr	x0, [sp, #72]
    2838:	91000400 	add	x0, x0, #0x1
    283c:	39400000 	ldrb	w0, [x0]
    2840:	7101e01f 	cmp	w0, #0x78
    2844:	54000441 	b.ne	28cc <vsprintf+0x258>  // b.any
    2848:	b9401a60 	ldr	w0, [x19, #24]
    284c:	f9400261 	ldr	x1, [x19]
    2850:	7100001f 	cmp	w0, #0x0
    2854:	540000eb 	b.lt	2870 <vsprintf+0x1fc>  // b.tstop
    2858:	aa0103e0 	mov	x0, x1
    285c:	91003c00 	add	x0, x0, #0xf
    2860:	927df000 	and	x0, x0, #0xfffffffffffffff8
    2864:	f9000260 	str	x0, [x19]
    2868:	aa0103e0 	mov	x0, x1
    286c:	1400000f 	b	28a8 <vsprintf+0x234>
    2870:	11002002 	add	w2, w0, #0x8
    2874:	b9001a62 	str	w2, [x19, #24]
    2878:	b9401a62 	ldr	w2, [x19, #24]
    287c:	7100005f 	cmp	w2, #0x0
    2880:	540000ed 	b.le	289c <vsprintf+0x228>
    2884:	aa0103e0 	mov	x0, x1
    2888:	91003c00 	add	x0, x0, #0xf
    288c:	927df000 	and	x0, x0, #0xfffffffffffffff8
    2890:	f9000260 	str	x0, [x19]
    2894:	aa0103e0 	mov	x0, x1
    2898:	14000004 	b	28a8 <vsprintf+0x234>
    289c:	f9400661 	ldr	x1, [x19, #8]
    28a0:	93407c00 	sxtw	x0, w0
    28a4:	8b000020 	add	x0, x1, x0
    28a8:	f9400000 	ldr	x0, [x0]
    28ac:	aa0003e1 	mov	x1, x0
    28b0:	f94017e0 	ldr	x0, [sp, #40]
    28b4:	97fffeca 	bl	23dc <sputhex>
    28b8:	f90017e0 	str	x0, [sp, #40]
    28bc:	f94027e0 	ldr	x0, [sp, #72]
    28c0:	91000400 	add	x0, x0, #0x1
    28c4:	f90027e0 	str	x0, [sp, #72]
    28c8:	140000e2 	b	2c50 <vsprintf+0x5dc>
    28cc:	f94027e0 	ldr	x0, [sp, #72]
    28d0:	91000400 	add	x0, x0, #0x1
    28d4:	39400000 	ldrb	w0, [x0]
    28d8:	7101901f 	cmp	w0, #0x64
    28dc:	54001ba1 	b.ne	2c50 <vsprintf+0x5dc>  // b.any
    28e0:	b9401a60 	ldr	w0, [x19, #24]
    28e4:	f9400261 	ldr	x1, [x19]
    28e8:	7100001f 	cmp	w0, #0x0
    28ec:	540000eb 	b.lt	2908 <vsprintf+0x294>  // b.tstop
    28f0:	aa0103e0 	mov	x0, x1
    28f4:	91003c00 	add	x0, x0, #0xf
    28f8:	927df000 	and	x0, x0, #0xfffffffffffffff8
    28fc:	f9000260 	str	x0, [x19]
    2900:	aa0103e0 	mov	x0, x1
    2904:	1400000f 	b	2940 <vsprintf+0x2cc>
    2908:	11002002 	add	w2, w0, #0x8
    290c:	b9001a62 	str	w2, [x19, #24]
    2910:	b9401a62 	ldr	w2, [x19, #24]
    2914:	7100005f 	cmp	w2, #0x0
    2918:	540000ed 	b.le	2934 <vsprintf+0x2c0>
    291c:	aa0103e0 	mov	x0, x1
    2920:	91003c00 	add	x0, x0, #0xf
    2924:	927df000 	and	x0, x0, #0xfffffffffffffff8
    2928:	f9000260 	str	x0, [x19]
    292c:	aa0103e0 	mov	x0, x1
    2930:	14000004 	b	2940 <vsprintf+0x2cc>
    2934:	f9400661 	ldr	x1, [x19, #8]
    2938:	93407c00 	sxtw	x0, w0
    293c:	8b000020 	add	x0, x1, x0
    2940:	f9400000 	ldr	x0, [x0]
    2944:	aa0003e1 	mov	x1, x0
    2948:	f94017e0 	ldr	x0, [sp, #40]
    294c:	97fffe61 	bl	22d0 <sputdec>
    2950:	f90017e0 	str	x0, [sp, #40]
    2954:	f94027e0 	ldr	x0, [sp, #72]
    2958:	91000400 	add	x0, x0, #0x1
    295c:	f90027e0 	str	x0, [sp, #72]
    2960:	140000bc 	b	2c50 <vsprintf+0x5dc>
    2964:	39411fe0 	ldrb	w0, [sp, #71]
    2968:	71018c1f 	cmp	w0, #0x63
    296c:	54000401 	b.ne	29ec <vsprintf+0x378>  // b.any
    2970:	b9401a60 	ldr	w0, [x19, #24]
    2974:	f9400261 	ldr	x1, [x19]
    2978:	7100001f 	cmp	w0, #0x0
    297c:	540000eb 	b.lt	2998 <vsprintf+0x324>  // b.tstop
    2980:	aa0103e0 	mov	x0, x1
    2984:	91002c00 	add	x0, x0, #0xb
    2988:	927df000 	and	x0, x0, #0xfffffffffffffff8
    298c:	f9000260 	str	x0, [x19]
    2990:	aa0103e0 	mov	x0, x1
    2994:	1400000f 	b	29d0 <vsprintf+0x35c>
    2998:	11002002 	add	w2, w0, #0x8
    299c:	b9001a62 	str	w2, [x19, #24]
    29a0:	b9401a62 	ldr	w2, [x19, #24]
    29a4:	7100005f 	cmp	w2, #0x0
    29a8:	540000ed 	b.le	29c4 <vsprintf+0x350>
    29ac:	aa0103e0 	mov	x0, x1
    29b0:	91002c00 	add	x0, x0, #0xb
    29b4:	927df000 	and	x0, x0, #0xfffffffffffffff8
    29b8:	f9000260 	str	x0, [x19]
    29bc:	aa0103e0 	mov	x0, x1
    29c0:	14000004 	b	29d0 <vsprintf+0x35c>
    29c4:	f9400661 	ldr	x1, [x19, #8]
    29c8:	93407c00 	sxtw	x0, w0
    29cc:	8b000020 	add	x0, x1, x0
    29d0:	b9400000 	ldr	w0, [x0]
    29d4:	12001c00 	and	w0, w0, #0xff
    29d8:	2a0003e1 	mov	w1, w0
    29dc:	f94017e0 	ldr	x0, [sp, #40]
    29e0:	97fffe07 	bl	21fc <sputc>
    29e4:	f90017e0 	str	x0, [sp, #40]
    29e8:	1400009a 	b	2c50 <vsprintf+0x5dc>
    29ec:	39411fe0 	ldrb	w0, [sp, #71]
    29f0:	7101cc1f 	cmp	w0, #0x73
    29f4:	540003e1 	b.ne	2a70 <vsprintf+0x3fc>  // b.any
    29f8:	b9401a60 	ldr	w0, [x19, #24]
    29fc:	f9400261 	ldr	x1, [x19]
    2a00:	7100001f 	cmp	w0, #0x0
    2a04:	540000eb 	b.lt	2a20 <vsprintf+0x3ac>  // b.tstop
    2a08:	aa0103e0 	mov	x0, x1
    2a0c:	91003c00 	add	x0, x0, #0xf
    2a10:	927df000 	and	x0, x0, #0xfffffffffffffff8
    2a14:	f9000260 	str	x0, [x19]
    2a18:	aa0103e0 	mov	x0, x1
    2a1c:	1400000f 	b	2a58 <vsprintf+0x3e4>
    2a20:	11002002 	add	w2, w0, #0x8
    2a24:	b9001a62 	str	w2, [x19, #24]
    2a28:	b9401a62 	ldr	w2, [x19, #24]
    2a2c:	7100005f 	cmp	w2, #0x0
    2a30:	540000ed 	b.le	2a4c <vsprintf+0x3d8>
    2a34:	aa0103e0 	mov	x0, x1
    2a38:	91003c00 	add	x0, x0, #0xf
    2a3c:	927df000 	and	x0, x0, #0xfffffffffffffff8
    2a40:	f9000260 	str	x0, [x19]
    2a44:	aa0103e0 	mov	x0, x1
    2a48:	14000004 	b	2a58 <vsprintf+0x3e4>
    2a4c:	f9400661 	ldr	x1, [x19, #8]
    2a50:	93407c00 	sxtw	x0, w0
    2a54:	8b000020 	add	x0, x1, x0
    2a58:	f9400000 	ldr	x0, [x0]
    2a5c:	aa0003e1 	mov	x1, x0
    2a60:	f94017e0 	ldr	x0, [sp, #40]
    2a64:	97fffdf0 	bl	2224 <sputs>
    2a68:	f90017e0 	str	x0, [sp, #40]
    2a6c:	14000079 	b	2c50 <vsprintf+0x5dc>
    2a70:	39411fe0 	ldrb	w0, [sp, #71]
    2a74:	7101c01f 	cmp	w0, #0x70
    2a78:	540004a1 	b.ne	2b0c <vsprintf+0x498>  // b.any
    2a7c:	f00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    2a80:	91108000 	add	x0, x0, #0x420
    2a84:	aa0003e1 	mov	x1, x0
    2a88:	f94017e0 	ldr	x0, [sp, #40]
    2a8c:	97fffde6 	bl	2224 <sputs>
    2a90:	f90017e0 	str	x0, [sp, #40]
    2a94:	b9401a60 	ldr	w0, [x19, #24]
    2a98:	f9400261 	ldr	x1, [x19]
    2a9c:	7100001f 	cmp	w0, #0x0
    2aa0:	540000eb 	b.lt	2abc <vsprintf+0x448>  // b.tstop
    2aa4:	aa0103e0 	mov	x0, x1
    2aa8:	91003c00 	add	x0, x0, #0xf
    2aac:	927df000 	and	x0, x0, #0xfffffffffffffff8
    2ab0:	f9000260 	str	x0, [x19]
    2ab4:	aa0103e0 	mov	x0, x1
    2ab8:	1400000f 	b	2af4 <vsprintf+0x480>
    2abc:	11002002 	add	w2, w0, #0x8
    2ac0:	b9001a62 	str	w2, [x19, #24]
    2ac4:	b9401a62 	ldr	w2, [x19, #24]
    2ac8:	7100005f 	cmp	w2, #0x0
    2acc:	540000ed 	b.le	2ae8 <vsprintf+0x474>
    2ad0:	aa0103e0 	mov	x0, x1
    2ad4:	91003c00 	add	x0, x0, #0xf
    2ad8:	927df000 	and	x0, x0, #0xfffffffffffffff8
    2adc:	f9000260 	str	x0, [x19]
    2ae0:	aa0103e0 	mov	x0, x1
    2ae4:	14000004 	b	2af4 <vsprintf+0x480>
    2ae8:	f9400661 	ldr	x1, [x19, #8]
    2aec:	93407c00 	sxtw	x0, w0
    2af0:	8b000020 	add	x0, x1, x0
    2af4:	f9400000 	ldr	x0, [x0]
    2af8:	aa0003e1 	mov	x1, x0
    2afc:	f94017e0 	ldr	x0, [sp, #40]
    2b00:	97fffe37 	bl	23dc <sputhex>
    2b04:	f90017e0 	str	x0, [sp, #40]
    2b08:	14000052 	b	2c50 <vsprintf+0x5dc>
    2b0c:	39411fe0 	ldrb	w0, [sp, #71]
    2b10:	7101041f 	cmp	w0, #0x41
    2b14:	540008c1 	b.ne	2c2c <vsprintf+0x5b8>  // b.any
    2b18:	f94027e0 	ldr	x0, [sp, #72]
    2b1c:	91000400 	add	x0, x0, #0x1
    2b20:	39400000 	ldrb	w0, [x0]
    2b24:	2a0003e2 	mov	w2, w0
    2b28:	f00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    2b2c:	9110a001 	add	x1, x0, #0x428
    2b30:	9100e3e0 	add	x0, sp, #0x38
    2b34:	94000087 	bl	2d50 <sprintf>
    2b38:	b9401a60 	ldr	w0, [x19, #24]
    2b3c:	f9400261 	ldr	x1, [x19]
    2b40:	7100001f 	cmp	w0, #0x0
    2b44:	540000eb 	b.lt	2b60 <vsprintf+0x4ec>  // b.tstop
    2b48:	aa0103e0 	mov	x0, x1
    2b4c:	91003c00 	add	x0, x0, #0xf
    2b50:	927df000 	and	x0, x0, #0xfffffffffffffff8
    2b54:	f9000260 	str	x0, [x19]
    2b58:	aa0103e0 	mov	x0, x1
    2b5c:	1400000f 	b	2b98 <vsprintf+0x524>
    2b60:	11002002 	add	w2, w0, #0x8
    2b64:	b9001a62 	str	w2, [x19, #24]
    2b68:	b9401a62 	ldr	w2, [x19, #24]
    2b6c:	7100005f 	cmp	w2, #0x0
    2b70:	540000ed 	b.le	2b8c <vsprintf+0x518>
    2b74:	aa0103e0 	mov	x0, x1
    2b78:	91003c00 	add	x0, x0, #0xf
    2b7c:	927df000 	and	x0, x0, #0xfffffffffffffff8
    2b80:	f9000260 	str	x0, [x19]
    2b84:	aa0103e0 	mov	x0, x1
    2b88:	14000004 	b	2b98 <vsprintf+0x524>
    2b8c:	f9400661 	ldr	x1, [x19, #8]
    2b90:	93407c00 	sxtw	x0, w0
    2b94:	8b000020 	add	x0, x1, x0
    2b98:	f9400004 	ldr	x4, [x0]
    2b9c:	b9401a60 	ldr	w0, [x19, #24]
    2ba0:	f9400261 	ldr	x1, [x19]
    2ba4:	7100001f 	cmp	w0, #0x0
    2ba8:	540000eb 	b.lt	2bc4 <vsprintf+0x550>  // b.tstop
    2bac:	aa0103e0 	mov	x0, x1
    2bb0:	91002c00 	add	x0, x0, #0xb
    2bb4:	927df000 	and	x0, x0, #0xfffffffffffffff8
    2bb8:	f9000260 	str	x0, [x19]
    2bbc:	aa0103e0 	mov	x0, x1
    2bc0:	1400000f 	b	2bfc <vsprintf+0x588>
    2bc4:	11002002 	add	w2, w0, #0x8
    2bc8:	b9001a62 	str	w2, [x19, #24]
    2bcc:	b9401a62 	ldr	w2, [x19, #24]
    2bd0:	7100005f 	cmp	w2, #0x0
    2bd4:	540000ed 	b.le	2bf0 <vsprintf+0x57c>
    2bd8:	aa0103e0 	mov	x0, x1
    2bdc:	91002c00 	add	x0, x0, #0xb
    2be0:	927df000 	and	x0, x0, #0xfffffffffffffff8
    2be4:	f9000260 	str	x0, [x19]
    2be8:	aa0103e0 	mov	x0, x1
    2bec:	14000004 	b	2bfc <vsprintf+0x588>
    2bf0:	f9400661 	ldr	x1, [x19, #8]
    2bf4:	93407c00 	sxtw	x0, w0
    2bf8:	8b000020 	add	x0, x1, x0
    2bfc:	b9400001 	ldr	w1, [x0]
    2c00:	9100e3e0 	add	x0, sp, #0x38
    2c04:	2a0103e3 	mov	w3, w1
    2c08:	aa0403e2 	mov	x2, x4
    2c0c:	aa0003e1 	mov	x1, x0
    2c10:	f94017e0 	ldr	x0, [sp, #40]
    2c14:	97fffe61 	bl	2598 <sputarray>
    2c18:	f90017e0 	str	x0, [sp, #40]
    2c1c:	f94027e0 	ldr	x0, [sp, #72]
    2c20:	91000400 	add	x0, x0, #0x1
    2c24:	f90027e0 	str	x0, [sp, #72]
    2c28:	1400000a 	b	2c50 <vsprintf+0x5dc>
    2c2c:	f00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    2c30:	9110c000 	add	x0, x0, #0x430
    2c34:	97fffe28 	bl	24d4 <puts>
    2c38:	39411fe0 	ldrb	w0, [sp, #71]
    2c3c:	97fffe1f 	bl	24b8 <putc>
    2c40:	f00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    2c44:	91114000 	add	x0, x0, #0x450
    2c48:	97fffe23 	bl	24d4 <puts>
    2c4c:	940005a1 	bl	42d0 <abort>
    2c50:	f94027e0 	ldr	x0, [sp, #72]
    2c54:	91000400 	add	x0, x0, #0x1
    2c58:	f90027e0 	str	x0, [sp, #72]
    2c5c:	f94027e0 	ldr	x0, [sp, #72]
    2c60:	39400000 	ldrb	w0, [x0]
    2c64:	7100001f 	cmp	w0, #0x0
    2c68:	54ffd161 	b.ne	2694 <vsprintf+0x20>  // b.any
    2c6c:	52800001 	mov	w1, #0x0                   	// #0
    2c70:	f94017e0 	ldr	x0, [sp, #40]
    2c74:	97fffd62 	bl	21fc <sputc>
    2c78:	f94017e0 	ldr	x0, [sp, #40]
    2c7c:	a8c57bf3 	ldp	x19, x30, [sp], #80
    2c80:	d65f03c0 	ret

0000000000002c84 <vprintf>:
    2c84:	d11183ff 	sub	sp, sp, #0x460
    2c88:	a90053f3 	stp	x19, x20, [sp]
    2c8c:	f9000bfe 	str	x30, [sp, #16]
    2c90:	b9004fe0 	str	w0, [sp, #76]
    2c94:	f90023e1 	str	x1, [sp, #64]
    2c98:	aa0203f4 	mov	x20, x2
    2c9c:	910143e0 	add	x0, sp, #0x50
    2ca0:	f9022fe0 	str	x0, [sp, #1112]
    2ca4:	b9404fe0 	ldr	w0, [sp, #76]
    2ca8:	7100001f 	cmp	w0, #0x0
    2cac:	54000201 	b.ne	2cec <vprintf+0x68>  // b.any
    2cb0:	b90457ff 	str	wzr, [sp, #1108]
    2cb4:	1400000a 	b	2cdc <vprintf+0x58>
    2cb8:	f00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    2cbc:	91116000 	add	x0, x0, #0x458
    2cc0:	aa0003e1 	mov	x1, x0
    2cc4:	f9422fe0 	ldr	x0, [sp, #1112]
    2cc8:	97fffd57 	bl	2224 <sputs>
    2ccc:	f9022fe0 	str	x0, [sp, #1112]
    2cd0:	b94457e0 	ldr	w0, [sp, #1108]
    2cd4:	11000400 	add	w0, w0, #0x1
    2cd8:	b90457e0 	str	w0, [sp, #1108]
    2cdc:	b98457f3 	ldrsw	x19, [sp, #1108]
    2ce0:	940005b7 	bl	43bc <get_cpu>
    2ce4:	eb00027f 	cmp	x19, x0
    2ce8:	54fffe83 	b.cc	2cb8 <vprintf+0x34>  // b.lo, b.ul, b.last
    2cec:	910083e2 	add	x2, sp, #0x20
    2cf0:	aa1403e3 	mov	x3, x20
    2cf4:	a9400460 	ldp	x0, x1, [x3]
    2cf8:	a9000440 	stp	x0, x1, [x2]
    2cfc:	a9410460 	ldp	x0, x1, [x3, #16]
    2d00:	a9010440 	stp	x0, x1, [x2, #16]
    2d04:	910083e0 	add	x0, sp, #0x20
    2d08:	aa0003e3 	mov	x3, x0
    2d0c:	f94023e2 	ldr	x2, [sp, #64]
    2d10:	b9404fe1 	ldr	w1, [sp, #76]
    2d14:	f9422fe0 	ldr	x0, [sp, #1112]
    2d18:	97fffe57 	bl	2674 <vsprintf>
    2d1c:	d00000c0 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    2d20:	910cc000 	add	x0, x0, #0x330
    2d24:	94000dd2 	bl	646c <lock>
    2d28:	910143e0 	add	x0, sp, #0x50
    2d2c:	97fffdea 	bl	24d4 <puts>
    2d30:	d00000c0 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    2d34:	910cc000 	add	x0, x0, #0x330
    2d38:	94000de1 	bl	64bc <unlock>
    2d3c:	d503201f 	nop
    2d40:	a94053f3 	ldp	x19, x20, [sp]
    2d44:	f9400bfe 	ldr	x30, [sp, #16]
    2d48:	911183ff 	add	sp, sp, #0x460
    2d4c:	d65f03c0 	ret

0000000000002d50 <sprintf>:
    2d50:	d10443ff 	sub	sp, sp, #0x110
    2d54:	f90003fe 	str	x30, [sp]
    2d58:	f9001fe0 	str	x0, [sp, #56]
    2d5c:	f9001be1 	str	x1, [sp, #48]
    2d60:	f90073e2 	str	x2, [sp, #224]
    2d64:	f90077e3 	str	x3, [sp, #232]
    2d68:	f9007be4 	str	x4, [sp, #240]
    2d6c:	f9007fe5 	str	x5, [sp, #248]
    2d70:	f90083e6 	str	x6, [sp, #256]
    2d74:	f90087e7 	str	x7, [sp, #264]
    2d78:	3d801be0 	str	q0, [sp, #96]
    2d7c:	3d801fe1 	str	q1, [sp, #112]
    2d80:	3d8023e2 	str	q2, [sp, #128]
    2d84:	3d8027e3 	str	q3, [sp, #144]
    2d88:	3d802be4 	str	q4, [sp, #160]
    2d8c:	3d802fe5 	str	q5, [sp, #176]
    2d90:	3d8033e6 	str	q6, [sp, #192]
    2d94:	3d8037e7 	str	q7, [sp, #208]
    2d98:	910443e0 	add	x0, sp, #0x110
    2d9c:	f90023e0 	str	x0, [sp, #64]
    2da0:	910443e0 	add	x0, sp, #0x110
    2da4:	f90027e0 	str	x0, [sp, #72]
    2da8:	910383e0 	add	x0, sp, #0xe0
    2dac:	f9002be0 	str	x0, [sp, #80]
    2db0:	128005e0 	mov	w0, #0xffffffd0            	// #-48
    2db4:	b9005be0 	str	w0, [sp, #88]
    2db8:	12800fe0 	mov	w0, #0xffffff80            	// #-128
    2dbc:	b9005fe0 	str	w0, [sp, #92]
    2dc0:	910043e2 	add	x2, sp, #0x10
    2dc4:	910103e3 	add	x3, sp, #0x40
    2dc8:	a9400460 	ldp	x0, x1, [x3]
    2dcc:	a9000440 	stp	x0, x1, [x2]
    2dd0:	a9410460 	ldp	x0, x1, [x3, #16]
    2dd4:	a9010440 	stp	x0, x1, [x2, #16]
    2dd8:	910043e0 	add	x0, sp, #0x10
    2ddc:	aa0003e3 	mov	x3, x0
    2de0:	f9401be2 	ldr	x2, [sp, #48]
    2de4:	52800001 	mov	w1, #0x0                   	// #0
    2de8:	f9401fe0 	ldr	x0, [sp, #56]
    2dec:	97fffe22 	bl	2674 <vsprintf>
    2df0:	f9001fe0 	str	x0, [sp, #56]
    2df4:	f9401fe0 	ldr	x0, [sp, #56]
    2df8:	f94003fe 	ldr	x30, [sp]
    2dfc:	910443ff 	add	sp, sp, #0x110
    2e00:	d65f03c0 	ret

0000000000002e04 <printf>:
    2e04:	d10483ff 	sub	sp, sp, #0x120
    2e08:	f90003fe 	str	x30, [sp]
    2e0c:	f9001fe0 	str	x0, [sp, #56]
    2e10:	f90077e1 	str	x1, [sp, #232]
    2e14:	f9007be2 	str	x2, [sp, #240]
    2e18:	f9007fe3 	str	x3, [sp, #248]
    2e1c:	f90083e4 	str	x4, [sp, #256]
    2e20:	f90087e5 	str	x5, [sp, #264]
    2e24:	f9008be6 	str	x6, [sp, #272]
    2e28:	f9008fe7 	str	x7, [sp, #280]
    2e2c:	3d801be0 	str	q0, [sp, #96]
    2e30:	3d801fe1 	str	q1, [sp, #112]
    2e34:	3d8023e2 	str	q2, [sp, #128]
    2e38:	3d8027e3 	str	q3, [sp, #144]
    2e3c:	3d802be4 	str	q4, [sp, #160]
    2e40:	3d802fe5 	str	q5, [sp, #176]
    2e44:	3d8033e6 	str	q6, [sp, #192]
    2e48:	3d8037e7 	str	q7, [sp, #208]
    2e4c:	910483e0 	add	x0, sp, #0x120
    2e50:	f90023e0 	str	x0, [sp, #64]
    2e54:	910483e0 	add	x0, sp, #0x120
    2e58:	f90027e0 	str	x0, [sp, #72]
    2e5c:	910383e0 	add	x0, sp, #0xe0
    2e60:	f9002be0 	str	x0, [sp, #80]
    2e64:	128006e0 	mov	w0, #0xffffffc8            	// #-56
    2e68:	b9005be0 	str	w0, [sp, #88]
    2e6c:	12800fe0 	mov	w0, #0xffffff80            	// #-128
    2e70:	b9005fe0 	str	w0, [sp, #92]
    2e74:	910043e2 	add	x2, sp, #0x10
    2e78:	910103e3 	add	x3, sp, #0x40
    2e7c:	a9400460 	ldp	x0, x1, [x3]
    2e80:	a9000440 	stp	x0, x1, [x2]
    2e84:	a9410460 	ldp	x0, x1, [x3, #16]
    2e88:	a9010440 	stp	x0, x1, [x2, #16]
    2e8c:	910043e0 	add	x0, sp, #0x10
    2e90:	aa0003e2 	mov	x2, x0
    2e94:	f9401fe1 	ldr	x1, [sp, #56]
    2e98:	52800000 	mov	w0, #0x0                   	// #0
    2e9c:	97ffff7a 	bl	2c84 <vprintf>
    2ea0:	d503201f 	nop
    2ea4:	f94003fe 	ldr	x30, [sp]
    2ea8:	910483ff 	add	sp, sp, #0x120
    2eac:	d65f03c0 	ret

0000000000002eb0 <trace>:
    2eb0:	d10483ff 	sub	sp, sp, #0x120
    2eb4:	f90003fe 	str	x30, [sp]
    2eb8:	f9001fe0 	str	x0, [sp, #56]
    2ebc:	f90077e1 	str	x1, [sp, #232]
    2ec0:	f9007be2 	str	x2, [sp, #240]
    2ec4:	f9007fe3 	str	x3, [sp, #248]
    2ec8:	f90083e4 	str	x4, [sp, #256]
    2ecc:	f90087e5 	str	x5, [sp, #264]
    2ed0:	f9008be6 	str	x6, [sp, #272]
    2ed4:	f9008fe7 	str	x7, [sp, #280]
    2ed8:	3d801be0 	str	q0, [sp, #96]
    2edc:	3d801fe1 	str	q1, [sp, #112]
    2ee0:	3d8023e2 	str	q2, [sp, #128]
    2ee4:	3d8027e3 	str	q3, [sp, #144]
    2ee8:	3d802be4 	str	q4, [sp, #160]
    2eec:	3d802fe5 	str	q5, [sp, #176]
    2ef0:	3d8033e6 	str	q6, [sp, #192]
    2ef4:	3d8037e7 	str	q7, [sp, #208]
    2ef8:	d00000c0 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    2efc:	910ca400 	add	x0, x0, #0x329
    2f00:	39400000 	ldrb	w0, [x0]
    2f04:	7100001f 	cmp	w0, #0x0
    2f08:	540002c0 	b.eq	2f60 <trace+0xb0>  // b.none
    2f0c:	910483e0 	add	x0, sp, #0x120
    2f10:	f90023e0 	str	x0, [sp, #64]
    2f14:	910483e0 	add	x0, sp, #0x120
    2f18:	f90027e0 	str	x0, [sp, #72]
    2f1c:	910383e0 	add	x0, sp, #0xe0
    2f20:	f9002be0 	str	x0, [sp, #80]
    2f24:	128006e0 	mov	w0, #0xffffffc8            	// #-56
    2f28:	b9005be0 	str	w0, [sp, #88]
    2f2c:	12800fe0 	mov	w0, #0xffffff80            	// #-128
    2f30:	b9005fe0 	str	w0, [sp, #92]
    2f34:	910043e2 	add	x2, sp, #0x10
    2f38:	910103e3 	add	x3, sp, #0x40
    2f3c:	a9400460 	ldp	x0, x1, [x3]
    2f40:	a9000440 	stp	x0, x1, [x2]
    2f44:	a9410460 	ldp	x0, x1, [x3, #16]
    2f48:	a9010440 	stp	x0, x1, [x2, #16]
    2f4c:	910043e0 	add	x0, sp, #0x10
    2f50:	aa0003e2 	mov	x2, x0
    2f54:	f9401fe1 	ldr	x1, [sp, #56]
    2f58:	52800000 	mov	w0, #0x0                   	// #0
    2f5c:	97ffff4a 	bl	2c84 <vprintf>
    2f60:	d503201f 	nop
    2f64:	f94003fe 	ldr	x30, [sp]
    2f68:	910483ff 	add	sp, sp, #0x120
    2f6c:	d65f03c0 	ret

0000000000002f70 <verbose>:
    2f70:	d10643ff 	sub	sp, sp, #0x190
    2f74:	f90003fe 	str	x30, [sp]
    2f78:	f9001fe0 	str	x0, [sp, #56]
    2f7c:	f900afe1 	str	x1, [sp, #344]
    2f80:	f900b3e2 	str	x2, [sp, #352]
    2f84:	f900b7e3 	str	x3, [sp, #360]
    2f88:	f900bbe4 	str	x4, [sp, #368]
    2f8c:	f900bfe5 	str	x5, [sp, #376]
    2f90:	f900c3e6 	str	x6, [sp, #384]
    2f94:	f900c7e7 	str	x7, [sp, #392]
    2f98:	3d8037e0 	str	q0, [sp, #208]
    2f9c:	3d803be1 	str	q1, [sp, #224]
    2fa0:	3d803fe2 	str	q2, [sp, #240]
    2fa4:	3d8043e3 	str	q3, [sp, #256]
    2fa8:	3d8047e4 	str	q4, [sp, #272]
    2fac:	3d804be5 	str	q5, [sp, #288]
    2fb0:	3d804fe6 	str	q6, [sp, #304]
    2fb4:	3d8053e7 	str	q7, [sp, #320]
    2fb8:	900000c0 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    2fbc:	913d8800 	add	x0, x0, #0xf62
    2fc0:	39400000 	ldrb	w0, [x0]
    2fc4:	7100001f 	cmp	w0, #0x0
    2fc8:	54000380 	b.eq	3038 <verbose+0xc8>  // b.none
    2fcc:	f00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    2fd0:	91118001 	add	x1, x0, #0x460
    2fd4:	9101a3e0 	add	x0, sp, #0x68
    2fd8:	f9401fe2 	ldr	x2, [sp, #56]
    2fdc:	97ffff5d 	bl	2d50 <sprintf>
    2fe0:	910643e0 	add	x0, sp, #0x190
    2fe4:	f90027e0 	str	x0, [sp, #72]
    2fe8:	910643e0 	add	x0, sp, #0x190
    2fec:	f9002be0 	str	x0, [sp, #80]
    2ff0:	910543e0 	add	x0, sp, #0x150
    2ff4:	f9002fe0 	str	x0, [sp, #88]
    2ff8:	128006e0 	mov	w0, #0xffffffc8            	// #-56
    2ffc:	b90063e0 	str	w0, [sp, #96]
    3000:	12800fe0 	mov	w0, #0xffffff80            	// #-128
    3004:	b90067e0 	str	w0, [sp, #100]
    3008:	910043e2 	add	x2, sp, #0x10
    300c:	910123e3 	add	x3, sp, #0x48
    3010:	a9400460 	ldp	x0, x1, [x3]
    3014:	a9000440 	stp	x0, x1, [x2]
    3018:	a9410460 	ldp	x0, x1, [x3, #16]
    301c:	a9010440 	stp	x0, x1, [x2, #16]
    3020:	910043e1 	add	x1, sp, #0x10
    3024:	9101a3e0 	add	x0, sp, #0x68
    3028:	aa0103e2 	mov	x2, x1
    302c:	aa0003e1 	mov	x1, x0
    3030:	52800020 	mov	w0, #0x1                   	// #1
    3034:	97ffff14 	bl	2c84 <vprintf>
    3038:	d503201f 	nop
    303c:	f94003fe 	ldr	x30, [sp]
    3040:	910643ff 	add	sp, sp, #0x190
    3044:	d65f03c0 	ret

0000000000003048 <_debug>:
    3048:	d10603ff 	sub	sp, sp, #0x180
    304c:	f90003fe 	str	x30, [sp]
    3050:	f90027e0 	str	x0, [sp, #72]
    3054:	b90047e1 	str	w1, [sp, #68]
    3058:	f9001fe2 	str	x2, [sp, #56]
    305c:	f9001be3 	str	x3, [sp, #48]
    3060:	f900b3e4 	str	x4, [sp, #352]
    3064:	f900b7e5 	str	x5, [sp, #360]
    3068:	f900bbe6 	str	x6, [sp, #368]
    306c:	f900bfe7 	str	x7, [sp, #376]
    3070:	3d803be0 	str	q0, [sp, #224]
    3074:	3d803fe1 	str	q1, [sp, #240]
    3078:	3d8043e2 	str	q2, [sp, #256]
    307c:	3d8047e3 	str	q3, [sp, #272]
    3080:	3d804be4 	str	q4, [sp, #288]
    3084:	3d804fe5 	str	q5, [sp, #304]
    3088:	3d8053e6 	str	q6, [sp, #320]
    308c:	3d8057e7 	str	q7, [sp, #336]
    3090:	b00000c0 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    3094:	910ca800 	add	x0, x0, #0x32a
    3098:	39400000 	ldrb	w0, [x0]
    309c:	7100001f 	cmp	w0, #0x0
    30a0:	54000440 	b.eq	3128 <_debug+0xe0>  // b.none
    30a4:	940004c6 	bl	43bc <get_cpu>
    30a8:	b900dfe0 	str	w0, [sp, #220]
    30ac:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    30b0:	9111a001 	add	x1, x0, #0x468
    30b4:	9101e3e0 	add	x0, sp, #0x78
    30b8:	f9401be6 	ldr	x6, [sp, #48]
    30bc:	b940dfe5 	ldr	w5, [sp, #220]
    30c0:	f9401fe4 	ldr	x4, [sp, #56]
    30c4:	b94047e3 	ldr	w3, [sp, #68]
    30c8:	f94027e2 	ldr	x2, [sp, #72]
    30cc:	97ffff21 	bl	2d50 <sprintf>
    30d0:	910603e0 	add	x0, sp, #0x180
    30d4:	f9002fe0 	str	x0, [sp, #88]
    30d8:	910603e0 	add	x0, sp, #0x180
    30dc:	f90033e0 	str	x0, [sp, #96]
    30e0:	910583e0 	add	x0, sp, #0x160
    30e4:	f90037e0 	str	x0, [sp, #104]
    30e8:	128003e0 	mov	w0, #0xffffffe0            	// #-32
    30ec:	b90073e0 	str	w0, [sp, #112]
    30f0:	12800fe0 	mov	w0, #0xffffff80            	// #-128
    30f4:	b90077e0 	str	w0, [sp, #116]
    30f8:	910043e2 	add	x2, sp, #0x10
    30fc:	910163e3 	add	x3, sp, #0x58
    3100:	a9400460 	ldp	x0, x1, [x3]
    3104:	a9000440 	stp	x0, x1, [x2]
    3108:	a9410460 	ldp	x0, x1, [x3, #16]
    310c:	a9010440 	stp	x0, x1, [x2, #16]
    3110:	910043e1 	add	x1, sp, #0x10
    3114:	9101e3e0 	add	x0, sp, #0x78
    3118:	aa0103e2 	mov	x2, x1
    311c:	aa0003e1 	mov	x1, x0
    3120:	52800020 	mov	w0, #0x1                   	// #1
    3124:	97fffed8 	bl	2c84 <vprintf>
    3128:	d503201f 	nop
    312c:	f94003fe 	ldr	x30, [sp]
    3130:	910603ff 	add	sp, sp, #0x180
    3134:	d65f03c0 	ret

0000000000003138 <sprint_time>:
    3138:	f81c0ffe 	str	x30, [sp, #-64]!
    313c:	f9000fe0 	str	x0, [sp, #24]
    3140:	f9000be1 	str	x1, [sp, #16]
    3144:	f00000e0 	adrp	x0, 22000 <__argv+0x1f70>
    3148:	91132000 	add	x0, x0, #0x4c8
    314c:	f9400000 	ldr	x0, [x0]
    3150:	f9400be1 	ldr	x1, [sp, #16]
    3154:	cb000020 	sub	x0, x1, x0
    3158:	f9000be0 	str	x0, [sp, #16]
    315c:	f00000e0 	adrp	x0, 22000 <__argv+0x1f70>
    3160:	91134000 	add	x0, x0, #0x4d0
    3164:	f9400000 	ldr	x0, [x0]
    3168:	f9400be1 	ldr	x1, [sp, #16]
    316c:	9ac00820 	udiv	x0, x1, x0
    3170:	f9001fe0 	str	x0, [sp, #56]
    3174:	f9401fe0 	ldr	x0, [sp, #56]
    3178:	f9001be0 	str	x0, [sp, #48]
    317c:	f9401be0 	ldr	x0, [sp, #48]
    3180:	d344fc01 	lsr	x1, x0, #4
    3184:	d28df020 	mov	x0, #0x6f81                	// #28545
    3188:	f2a9abc0 	movk	x0, #0x4d5e, lsl #16
    318c:	f2c56780 	movk	x0, #0x2b3c, lsl #32
    3190:	f2e12340 	movk	x0, #0x91a, lsl #48
    3194:	9bc07c20 	umulh	x0, x1, x0
    3198:	d343fc00 	lsr	x0, x0, #3
    319c:	f90017e0 	str	x0, [sp, #40]
    31a0:	f9401be0 	ldr	x0, [sp, #48]
    31a4:	d344fc02 	lsr	x2, x0, #4
    31a8:	d28df021 	mov	x1, #0x6f81                	// #28545
    31ac:	f2a9abc1 	movk	x1, #0x4d5e, lsl #16
    31b0:	f2c56781 	movk	x1, #0x2b3c, lsl #32
    31b4:	f2e12341 	movk	x1, #0x91a, lsl #48
    31b8:	9bc17c41 	umulh	x1, x2, x1
    31bc:	d343fc22 	lsr	x2, x1, #3
    31c0:	d281c201 	mov	x1, #0xe10                 	// #3600
    31c4:	9b017c41 	mul	x1, x2, x1
    31c8:	cb010000 	sub	x0, x0, x1
    31cc:	f9001be0 	str	x0, [sp, #48]
    31d0:	f9401be1 	ldr	x1, [sp, #48]
    31d4:	b201e3e0 	mov	x0, #0x8888888888888888    	// #-8608480567731124088
    31d8:	f2911120 	movk	x0, #0x8889
    31dc:	9bc07c20 	umulh	x0, x1, x0
    31e0:	d345fc00 	lsr	x0, x0, #5
    31e4:	f90013e0 	str	x0, [sp, #32]
    31e8:	f9401be0 	ldr	x0, [sp, #48]
    31ec:	b201e3e1 	mov	x1, #0x8888888888888888    	// #-8608480567731124088
    31f0:	f2911121 	movk	x1, #0x8889
    31f4:	9bc17c01 	umulh	x1, x0, x1
    31f8:	d345fc22 	lsr	x2, x1, #5
    31fc:	d2800781 	mov	x1, #0x3c                  	// #60
    3200:	9b017c41 	mul	x1, x2, x1
    3204:	cb010000 	sub	x0, x0, x1
    3208:	f9001be0 	str	x0, [sp, #48]
    320c:	f94017e0 	ldr	x0, [sp, #40]
    3210:	f100241f 	cmp	x0, #0x9
    3214:	54000128 	b.hi	3238 <sprint_time+0x100>  // b.pmore
    3218:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    321c:	91120000 	add	x0, x0, #0x480
    3220:	f94017e2 	ldr	x2, [sp, #40]
    3224:	aa0003e1 	mov	x1, x0
    3228:	f9400fe0 	ldr	x0, [sp, #24]
    322c:	97fffec9 	bl	2d50 <sprintf>
    3230:	f9000fe0 	str	x0, [sp, #24]
    3234:	14000008 	b	3254 <sprint_time+0x11c>
    3238:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    323c:	91106000 	add	x0, x0, #0x418
    3240:	f94017e2 	ldr	x2, [sp, #40]
    3244:	aa0003e1 	mov	x1, x0
    3248:	f9400fe0 	ldr	x0, [sp, #24]
    324c:	97fffec1 	bl	2d50 <sprintf>
    3250:	f9000fe0 	str	x0, [sp, #24]
    3254:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    3258:	91122000 	add	x0, x0, #0x488
    325c:	aa0003e1 	mov	x1, x0
    3260:	f9400fe0 	ldr	x0, [sp, #24]
    3264:	97fffebb 	bl	2d50 <sprintf>
    3268:	f9000fe0 	str	x0, [sp, #24]
    326c:	f94013e0 	ldr	x0, [sp, #32]
    3270:	f100241f 	cmp	x0, #0x9
    3274:	54000128 	b.hi	3298 <sprint_time+0x160>  // b.pmore
    3278:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    327c:	91120000 	add	x0, x0, #0x480
    3280:	f94013e2 	ldr	x2, [sp, #32]
    3284:	aa0003e1 	mov	x1, x0
    3288:	f9400fe0 	ldr	x0, [sp, #24]
    328c:	97fffeb1 	bl	2d50 <sprintf>
    3290:	f9000fe0 	str	x0, [sp, #24]
    3294:	14000008 	b	32b4 <sprint_time+0x17c>
    3298:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    329c:	91106000 	add	x0, x0, #0x418
    32a0:	f94013e2 	ldr	x2, [sp, #32]
    32a4:	aa0003e1 	mov	x1, x0
    32a8:	f9400fe0 	ldr	x0, [sp, #24]
    32ac:	97fffea9 	bl	2d50 <sprintf>
    32b0:	f9000fe0 	str	x0, [sp, #24]
    32b4:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    32b8:	91122000 	add	x0, x0, #0x488
    32bc:	aa0003e1 	mov	x1, x0
    32c0:	f9400fe0 	ldr	x0, [sp, #24]
    32c4:	97fffea3 	bl	2d50 <sprintf>
    32c8:	f9000fe0 	str	x0, [sp, #24]
    32cc:	f9401be0 	ldr	x0, [sp, #48]
    32d0:	f100241f 	cmp	x0, #0x9
    32d4:	54000128 	b.hi	32f8 <sprint_time+0x1c0>  // b.pmore
    32d8:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    32dc:	91120000 	add	x0, x0, #0x480
    32e0:	f9401be2 	ldr	x2, [sp, #48]
    32e4:	aa0003e1 	mov	x1, x0
    32e8:	f9400fe0 	ldr	x0, [sp, #24]
    32ec:	97fffe99 	bl	2d50 <sprintf>
    32f0:	f9000fe0 	str	x0, [sp, #24]
    32f4:	14000008 	b	3314 <sprint_time+0x1dc>
    32f8:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    32fc:	91106000 	add	x0, x0, #0x418
    3300:	f9401be2 	ldr	x2, [sp, #48]
    3304:	aa0003e1 	mov	x1, x0
    3308:	f9400fe0 	ldr	x0, [sp, #24]
    330c:	97fffe91 	bl	2d50 <sprintf>
    3310:	f9000fe0 	str	x0, [sp, #24]
    3314:	f9400fe0 	ldr	x0, [sp, #24]
    3318:	f84407fe 	ldr	x30, [sp], #64
    331c:	d65f03c0 	ret

0000000000003320 <reset_seed>:
    3320:	f81f0ffe 	str	x30, [sp, #-16]!
    3324:	f00000e0 	adrp	x0, 22000 <__argv+0x1f70>
    3328:	91100000 	add	x0, x0, #0x400
    332c:	94000c50 	bl	646c <lock>
    3330:	b00000c0 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    3334:	910d4000 	add	x0, x0, #0x350
    3338:	f9400001 	ldr	x1, [x0]
    333c:	b00000c0 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    3340:	910d6000 	add	x0, x0, #0x358
    3344:	f9000001 	str	x1, [x0]
    3348:	f00000e0 	adrp	x0, 22000 <__argv+0x1f70>
    334c:	91100000 	add	x0, x0, #0x400
    3350:	94000c5b 	bl	64bc <unlock>
    3354:	d503201f 	nop
    3358:	f84107fe 	ldr	x30, [sp], #16
    335c:	d65f03c0 	ret

0000000000003360 <rand_seed>:
    3360:	d10043ff 	sub	sp, sp, #0x10
    3364:	f90007e0 	str	x0, [sp, #8]
    3368:	b00000c0 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    336c:	910d6000 	add	x0, x0, #0x358
    3370:	f94007e1 	ldr	x1, [sp, #8]
    3374:	f9000001 	str	x1, [x0]
    3378:	d503201f 	nop
    337c:	910043ff 	add	sp, sp, #0x10
    3380:	d65f03c0 	ret

0000000000003384 <randn>:
    3384:	f81d0ffe 	str	x30, [sp, #-48]!
    3388:	f00000e0 	adrp	x0, 22000 <__argv+0x1f70>
    338c:	91100000 	add	x0, x0, #0x400
    3390:	94000c37 	bl	646c <lock>
    3394:	d2800020 	mov	x0, #0x1                   	// #1
    3398:	f90017e0 	str	x0, [sp, #40]
    339c:	b90027ff 	str	wzr, [sp, #36]
    33a0:	1400001f 	b	341c <randn+0x98>
    33a4:	b94027e0 	ldr	w0, [sp, #36]
    33a8:	528000e1 	mov	w1, #0x7                   	// #7
    33ac:	1ac10c02 	sdiv	w2, w0, w1
    33b0:	528000e1 	mov	w1, #0x7                   	// #7
    33b4:	1b017c41 	mul	w1, w2, w1
    33b8:	4b010000 	sub	w0, w0, w1
    33bc:	7100001f 	cmp	w0, #0x0
    33c0:	54000120 	b.eq	33e4 <randn+0x60>  // b.none
    33c4:	b94027e0 	ldr	w0, [sp, #36]
    33c8:	528001a1 	mov	w1, #0xd                   	// #13
    33cc:	1ac10c02 	sdiv	w2, w0, w1
    33d0:	528001a1 	mov	w1, #0xd                   	// #13
    33d4:	1b017c41 	mul	w1, w2, w1
    33d8:	4b010000 	sub	w0, w0, w1
    33dc:	7100001f 	cmp	w0, #0x0
    33e0:	54000181 	b.ne	3410 <randn+0x8c>  // b.any
    33e4:	b00000c0 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    33e8:	910d6000 	add	x0, x0, #0x358
    33ec:	f9400001 	ldr	x1, [x0]
    33f0:	b94027e0 	ldr	w0, [sp, #36]
    33f4:	9ac02420 	lsr	x0, x1, x0
    33f8:	12000000 	and	w0, w0, #0x1
    33fc:	b90017e0 	str	w0, [sp, #20]
    3400:	b98017e0 	ldrsw	x0, [sp, #20]
    3404:	f94017e1 	ldr	x1, [sp, #40]
    3408:	ca000020 	eor	x0, x1, x0
    340c:	f90017e0 	str	x0, [sp, #40]
    3410:	b94027e0 	ldr	w0, [sp, #36]
    3414:	11000400 	add	w0, w0, #0x1
    3418:	b90027e0 	str	w0, [sp, #36]
    341c:	b94027e0 	ldr	w0, [sp, #36]
    3420:	7100fc1f 	cmp	w0, #0x3f
    3424:	54fffc0d 	b.le	33a4 <randn+0x20>
    3428:	b00000c0 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    342c:	910d6000 	add	x0, x0, #0x358
    3430:	f9400000 	ldr	x0, [x0]
    3434:	8b000000 	add	x0, x0, x0
    3438:	aa0003e1 	mov	x1, x0
    343c:	f94017e0 	ldr	x0, [sp, #40]
    3440:	8b010000 	add	x0, x0, x1
    3444:	f9000fe0 	str	x0, [sp, #24]
    3448:	b00000c0 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    344c:	910d6000 	add	x0, x0, #0x358
    3450:	f9400fe1 	ldr	x1, [sp, #24]
    3454:	f9000001 	str	x1, [x0]
    3458:	f00000e0 	adrp	x0, 22000 <__argv+0x1f70>
    345c:	91100000 	add	x0, x0, #0x400
    3460:	94000c17 	bl	64bc <unlock>
    3464:	f9400fe0 	ldr	x0, [sp, #24]
    3468:	f84307fe 	ldr	x30, [sp], #48
    346c:	d65f03c0 	ret

0000000000003470 <randrange>:
    3470:	f81d0ffe 	str	x30, [sp, #-48]!
    3474:	f9000fe0 	str	x0, [sp, #24]
    3478:	f9000be1 	str	x1, [sp, #16]
    347c:	97ffffc2 	bl	3384 <randn>
    3480:	f90017e0 	str	x0, [sp, #40]
    3484:	f9400be1 	ldr	x1, [sp, #16]
    3488:	f9400fe0 	ldr	x0, [sp, #24]
    348c:	cb000021 	sub	x1, x1, x0
    3490:	f94017e0 	ldr	x0, [sp, #40]
    3494:	9ac10802 	udiv	x2, x0, x1
    3498:	9b017c41 	mul	x1, x2, x1
    349c:	cb010001 	sub	x1, x0, x1
    34a0:	f9400fe0 	ldr	x0, [sp, #24]
    34a4:	8b000020 	add	x0, x1, x0
    34a8:	f84307fe 	ldr	x30, [sp], #48
    34ac:	d65f03c0 	ret

00000000000034b0 <shuffle>:
    34b0:	a9b67bfd 	stp	x29, x30, [sp, #-160]!
    34b4:	910003fd 	mov	x29, sp
    34b8:	a90153f3 	stp	x19, x20, [sp, #16]
    34bc:	a9025bf5 	stp	x21, x22, [sp, #32]
    34c0:	a90363f7 	stp	x23, x24, [sp, #48]
    34c4:	a9046bf9 	stp	x25, x26, [sp, #64]
    34c8:	f9002bfb 	str	x27, [sp, #80]
    34cc:	f90037a0 	str	x0, [x29, #104]
    34d0:	b90067a1 	str	w1, [x29, #100]
    34d4:	b90063a2 	str	w2, [x29, #96]
    34d8:	f94037a0 	ldr	x0, [x29, #104]
    34dc:	f9004ba0 	str	x0, [x29, #144]
    34e0:	b9009fbf 	str	wzr, [x29, #156]
    34e4:	1400004f 	b	3620 <shuffle+0x170>
    34e8:	910003e0 	mov	x0, sp
    34ec:	aa0003fb 	mov	x27, x0
    34f0:	b94067a0 	ldr	w0, [x29, #100]
    34f4:	93407c01 	sxtw	x1, w0
    34f8:	d1000421 	sub	x1, x1, #0x1
    34fc:	f90047a1 	str	x1, [x29, #136]
    3500:	93407c01 	sxtw	x1, w0
    3504:	aa0103f7 	mov	x23, x1
    3508:	d2800018 	mov	x24, #0x0                   	// #0
    350c:	d37dfee1 	lsr	x1, x23, #61
    3510:	d37df314 	lsl	x20, x24, #3
    3514:	aa140034 	orr	x20, x1, x20
    3518:	d37df2f3 	lsl	x19, x23, #3
    351c:	93407c01 	sxtw	x1, w0
    3520:	aa0103f9 	mov	x25, x1
    3524:	d280001a 	mov	x26, #0x0                   	// #0
    3528:	d37dff21 	lsr	x1, x25, #61
    352c:	d37df356 	lsl	x22, x26, #3
    3530:	aa160036 	orr	x22, x1, x22
    3534:	d37df335 	lsl	x21, x25, #3
    3538:	93407c00 	sxtw	x0, w0
    353c:	91003c00 	add	x0, x0, #0xf
    3540:	d344fc00 	lsr	x0, x0, #4
    3544:	d37cec00 	lsl	x0, x0, #4
    3548:	cb2063ff 	sub	sp, sp, x0
    354c:	910003e0 	mov	x0, sp
    3550:	91000000 	add	x0, x0, #0x0
    3554:	f90043a0 	str	x0, [x29, #128]
    3558:	97ffff8b 	bl	3384 <randn>
    355c:	aa0003e1 	mov	x1, x0
    3560:	b98063a0 	ldrsw	x0, [x29, #96]
    3564:	9ac00822 	udiv	x2, x1, x0
    3568:	9b007c40 	mul	x0, x2, x0
    356c:	cb000020 	sub	x0, x1, x0
    3570:	2a0003e1 	mov	w1, w0
    3574:	b98067a0 	ldrsw	x0, [x29, #100]
    3578:	1b007c20 	mul	w0, w1, w0
    357c:	b9007fa0 	str	w0, [x29, #124]
    3580:	97ffff81 	bl	3384 <randn>
    3584:	aa0003e1 	mov	x1, x0
    3588:	b98063a0 	ldrsw	x0, [x29, #96]
    358c:	9ac00822 	udiv	x2, x1, x0
    3590:	9b007c40 	mul	x0, x2, x0
    3594:	cb000020 	sub	x0, x1, x0
    3598:	2a0003e1 	mov	w1, w0
    359c:	b98067a0 	ldrsw	x0, [x29, #100]
    35a0:	1b007c20 	mul	w0, w1, w0
    35a4:	b9007ba0 	str	w0, [x29, #120]
    35a8:	f94043a3 	ldr	x3, [x29, #128]
    35ac:	b9807fa0 	ldrsw	x0, [x29, #124]
    35b0:	f9404ba1 	ldr	x1, [x29, #144]
    35b4:	8b000020 	add	x0, x1, x0
    35b8:	b98067a1 	ldrsw	x1, [x29, #100]
    35bc:	aa0103e2 	mov	x2, x1
    35c0:	aa0003e1 	mov	x1, x0
    35c4:	aa0303e0 	mov	x0, x3
    35c8:	94001452 	bl	8710 <valloc_memcpy>
    35cc:	b9807fa0 	ldrsw	x0, [x29, #124]
    35d0:	f9404ba1 	ldr	x1, [x29, #144]
    35d4:	8b000023 	add	x3, x1, x0
    35d8:	b9807ba0 	ldrsw	x0, [x29, #120]
    35dc:	f9404ba1 	ldr	x1, [x29, #144]
    35e0:	8b000020 	add	x0, x1, x0
    35e4:	b98067a1 	ldrsw	x1, [x29, #100]
    35e8:	aa0103e2 	mov	x2, x1
    35ec:	aa0003e1 	mov	x1, x0
    35f0:	aa0303e0 	mov	x0, x3
    35f4:	94001447 	bl	8710 <valloc_memcpy>
    35f8:	b9807ba0 	ldrsw	x0, [x29, #120]
    35fc:	f9404ba1 	ldr	x1, [x29, #144]
    3600:	8b000020 	add	x0, x1, x0
    3604:	f94043a1 	ldr	x1, [x29, #128]
    3608:	b98067a2 	ldrsw	x2, [x29, #100]
    360c:	94001441 	bl	8710 <valloc_memcpy>
    3610:	9100037f 	mov	sp, x27
    3614:	b9409fa0 	ldr	w0, [x29, #156]
    3618:	11000400 	add	w0, w0, #0x1
    361c:	b9009fa0 	str	w0, [x29, #156]
    3620:	b94063a1 	ldr	w1, [x29, #96]
    3624:	b94067a0 	ldr	w0, [x29, #100]
    3628:	1ac00c20 	sdiv	w0, w1, w0
    362c:	b9409fa1 	ldr	w1, [x29, #156]
    3630:	6b00003f 	cmp	w1, w0
    3634:	54fff5ab 	b.lt	34e8 <shuffle+0x38>  // b.tstop
    3638:	d503201f 	nop
    363c:	910003bf 	mov	sp, x29
    3640:	a94153f3 	ldp	x19, x20, [sp, #16]
    3644:	a9425bf5 	ldp	x21, x22, [sp, #32]
    3648:	a94363f7 	ldp	x23, x24, [sp, #48]
    364c:	a9446bf9 	ldp	x25, x26, [sp, #64]
    3650:	f9402bfb 	ldr	x27, [sp, #80]
    3654:	a8ca7bfd 	ldp	x29, x30, [sp], #160
    3658:	d65f03c0 	ret

000000000000365c <setup>:
    365c:	a9b653f3 	stp	x19, x20, [sp, #-160]!
    3660:	a9015bf5 	stp	x21, x22, [sp, #16]
    3664:	f90013fe 	str	x30, [sp, #32]
    3668:	f9001fe0 	str	x0, [sp, #56]
    366c:	f00000e0 	adrp	x0, 22000 <__argv+0x1f70>
    3670:	91120000 	add	x0, x0, #0x480
    3674:	f9401fe1 	ldr	x1, [sp, #56]
    3678:	f9000001 	str	x1, [x0]
    367c:	94000365 	bl	4410 <current_thread_info>
    3680:	3900401f 	strb	wzr, [x0, #16]
    3684:	94000363 	bl	4410 <current_thread_info>
    3688:	3900441f 	strb	wzr, [x0, #17]
    368c:	f00000e0 	adrp	x0, 22000 <__argv+0x1f70>
    3690:	91120000 	add	x0, x0, #0x480
    3694:	f9400000 	ldr	x0, [x0]
    3698:	94000483 	bl	48a4 <init_device>
    369c:	9400125d 	bl	8010 <init_valloc>
    36a0:	97fff290 	bl	e0 <init_args>
    36a4:	900000e0 	adrp	x0, 1f000 <__argc>
    36a8:	91000000 	add	x0, x0, #0x0
    36ac:	f9400000 	ldr	x0, [x0]
    36b0:	2a0003e2 	mov	w2, w0
    36b4:	b00000e0 	adrp	x0, 20000 <table_pgfault+0xff8>
    36b8:	91024000 	add	x0, x0, #0x90
    36bc:	aa0003e1 	mov	x1, x0
    36c0:	2a0203e0 	mov	w0, w2
    36c4:	97fff5a8 	bl	d64 <read_args>
    36c8:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    36cc:	91124002 	add	x2, x0, #0x490
    36d0:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    36d4:	9119c001 	add	x1, x0, #0x670
    36d8:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    36dc:	91126000 	add	x0, x0, #0x498
    36e0:	aa0203e3 	mov	x3, x2
    36e4:	aa0103e2 	mov	x2, x1
    36e8:	528002a1 	mov	w1, #0x15                  	// #21
    36ec:	97fffe57 	bl	3048 <_debug>
    36f0:	52800da0 	mov	w0, #0x6d                  	// #109
    36f4:	39023fe0 	strb	w0, [sp, #143]
    36f8:	39423fe0 	ldrb	w0, [sp, #143]
    36fc:	390103e0 	strb	w0, [sp, #64]
    3700:	39423fe0 	ldrb	w0, [sp, #143]
    3704:	390107e0 	strb	w0, [sp, #65]
    3708:	39423fe0 	ldrb	w0, [sp, #143]
    370c:	39010be0 	strb	w0, [sp, #66]
    3710:	39423fe0 	ldrb	w0, [sp, #143]
    3714:	39010fe0 	strb	w0, [sp, #67]
    3718:	39423fe0 	ldrb	w0, [sp, #143]
    371c:	390113e0 	strb	w0, [sp, #68]
    3720:	39423fe0 	ldrb	w0, [sp, #143]
    3724:	390117e0 	strb	w0, [sp, #69]
    3728:	39423fe0 	ldrb	w0, [sp, #143]
    372c:	39011be0 	strb	w0, [sp, #70]
    3730:	39423fe0 	ldrb	w0, [sp, #143]
    3734:	39011fe0 	strb	w0, [sp, #71]
    3738:	39423fe0 	ldrb	w0, [sp, #143]
    373c:	390123e0 	strb	w0, [sp, #72]
    3740:	39423fe0 	ldrb	w0, [sp, #143]
    3744:	390127e0 	strb	w0, [sp, #73]
    3748:	39423fe0 	ldrb	w0, [sp, #143]
    374c:	39012be0 	strb	w0, [sp, #74]
    3750:	39423fe0 	ldrb	w0, [sp, #143]
    3754:	39012fe0 	strb	w0, [sp, #75]
    3758:	39423fe0 	ldrb	w0, [sp, #143]
    375c:	390133e0 	strb	w0, [sp, #76]
    3760:	390137ff 	strb	wzr, [sp, #77]
    3764:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    3768:	9112a002 	add	x2, x0, #0x4a8
    376c:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    3770:	9119c001 	add	x1, x0, #0x670
    3774:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    3778:	91126000 	add	x0, x0, #0x498
    377c:	aa0203e3 	mov	x3, x2
    3780:	aa0103e2 	mov	x2, x1
    3784:	528003a1 	mov	w1, #0x1d                  	// #29
    3788:	97fffe30 	bl	3048 <_debug>
    378c:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    3790:	9112e002 	add	x2, x0, #0x4b8
    3794:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    3798:	9119c001 	add	x1, x0, #0x670
    379c:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    37a0:	91126000 	add	x0, x0, #0x498
    37a4:	aa0203e3 	mov	x3, x2
    37a8:	aa0103e2 	mov	x2, x1
    37ac:	528003c1 	mov	w1, #0x1e                  	// #30
    37b0:	97fffe26 	bl	3048 <_debug>
    37b4:	f00000e0 	adrp	x0, 22000 <__argv+0x1f70>
    37b8:	91030000 	add	x0, x0, #0xc0
    37bc:	f9400003 	ldr	x3, [x0]
    37c0:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    37c4:	91138002 	add	x2, x0, #0x4e0
    37c8:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    37cc:	9119c001 	add	x1, x0, #0x670
    37d0:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    37d4:	91126000 	add	x0, x0, #0x498
    37d8:	aa0303e4 	mov	x4, x3
    37dc:	aa0203e3 	mov	x3, x2
    37e0:	aa0103e2 	mov	x2, x1
    37e4:	528003e1 	mov	w1, #0x1f                  	// #31
    37e8:	97fffe18 	bl	3048 <_debug>
    37ec:	f00000e0 	adrp	x0, 22000 <__argv+0x1f70>
    37f0:	91030000 	add	x0, x0, #0xc0
    37f4:	f9400001 	ldr	x1, [x0]
    37f8:	b00000e0 	adrp	x0, 20000 <table_pgfault+0xff8>
    37fc:	91002000 	add	x0, x0, #0x8
    3800:	f9400000 	ldr	x0, [x0]
    3804:	cb000020 	sub	x0, x1, x0
    3808:	f90043e0 	str	x0, [sp, #128]
    380c:	f94043e0 	ldr	x0, [sp, #128]
    3810:	97fff4a3 	bl	a9c <log2>
    3814:	528ccce1 	mov	w1, #0x6667                	// #26215
    3818:	72acccc1 	movk	w1, #0x6666, lsl #16
    381c:	9b217c01 	smull	x1, w0, w1
    3820:	d360fc21 	lsr	x1, x1, #32
    3824:	13017c21 	asr	w1, w1, #1
    3828:	131f7c00 	asr	w0, w0, #31
    382c:	4b000020 	sub	w0, w1, w0
    3830:	b9007fe0 	str	w0, [sp, #124]
    3834:	b9807fe0 	ldrsw	x0, [sp, #124]
    3838:	910103e1 	add	x1, sp, #0x40
    383c:	3820683f 	strb	wzr, [x1, x0]
    3840:	b9009fff 	str	wzr, [sp, #156]
    3844:	14000010 	b	3884 <setup+0x228>
    3848:	910103e3 	add	x3, sp, #0x40
    384c:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    3850:	9113c002 	add	x2, x0, #0x4f0
    3854:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    3858:	9119c001 	add	x1, x0, #0x670
    385c:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    3860:	91126000 	add	x0, x0, #0x498
    3864:	aa0303e4 	mov	x4, x3
    3868:	aa0203e3 	mov	x3, x2
    386c:	aa0103e2 	mov	x2, x1
    3870:	52800401 	mov	w1, #0x20                  	// #32
    3874:	97fffdf5 	bl	3048 <_debug>
    3878:	b9409fe0 	ldr	w0, [sp, #156]
    387c:	11000400 	add	w0, w0, #0x1
    3880:	b9009fe0 	str	w0, [sp, #156]
    3884:	b9809fe2 	ldrsw	x2, [sp, #156]
    3888:	b9407fe1 	ldr	w1, [sp, #124]
    388c:	2a0103e0 	mov	w0, w1
    3890:	531e7400 	lsl	w0, w0, #2
    3894:	0b010000 	add	w0, w0, w1
    3898:	52800021 	mov	w1, #0x1                   	// #1
    389c:	1ac02020 	lsl	w0, w1, w0
    38a0:	93407c00 	sxtw	x0, w0
    38a4:	f94043e1 	ldr	x1, [sp, #128]
    38a8:	9ac00820 	udiv	x0, x1, x0
    38ac:	eb00005f 	cmp	x2, x0
    38b0:	54fffcc3 	b.cc	3848 <setup+0x1ec>  // b.lo, b.ul, b.last
    38b4:	b9807fe0 	ldrsw	x0, [sp, #124]
    38b8:	910103e1 	add	x1, sp, #0x40
    38bc:	39423fe2 	ldrb	w2, [sp, #143]
    38c0:	38206822 	strb	w2, [x1, x0]
    38c4:	b00000e0 	adrp	x0, 20000 <table_pgfault+0xff8>
    38c8:	91002000 	add	x0, x0, #0x8
    38cc:	f9400003 	ldr	x3, [x0]
    38d0:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    38d4:	9113e002 	add	x2, x0, #0x4f8
    38d8:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    38dc:	9119c001 	add	x1, x0, #0x670
    38e0:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    38e4:	91126000 	add	x0, x0, #0x498
    38e8:	aa0303e4 	mov	x4, x3
    38ec:	aa0203e3 	mov	x3, x2
    38f0:	aa0103e2 	mov	x2, x1
    38f4:	52800421 	mov	w1, #0x21                  	// #33
    38f8:	97fffdd4 	bl	3048 <_debug>
    38fc:	b00000e0 	adrp	x0, 20000 <table_pgfault+0xff8>
    3900:	91002000 	add	x0, x0, #0x8
    3904:	f9400001 	ldr	x1, [x0]
    3908:	b00000c0 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    390c:	911f8000 	add	x0, x0, #0x7e0
    3910:	f9400000 	ldr	x0, [x0]
    3914:	cb000020 	sub	x0, x1, x0
    3918:	f9003be0 	str	x0, [sp, #112]
    391c:	f9403be0 	ldr	x0, [sp, #112]
    3920:	97fff45f 	bl	a9c <log2>
    3924:	528ccce1 	mov	w1, #0x6667                	// #26215
    3928:	72acccc1 	movk	w1, #0x6666, lsl #16
    392c:	9b217c01 	smull	x1, w0, w1
    3930:	d360fc21 	lsr	x1, x1, #32
    3934:	13017c21 	asr	w1, w1, #1
    3938:	131f7c00 	asr	w0, w0, #31
    393c:	4b000020 	sub	w0, w1, w0
    3940:	b9006fe0 	str	w0, [sp, #108]
    3944:	b9806fe0 	ldrsw	x0, [sp, #108]
    3948:	910103e1 	add	x1, sp, #0x40
    394c:	3820683f 	strb	wzr, [x1, x0]
    3950:	b9009bff 	str	wzr, [sp, #152]
    3954:	14000010 	b	3994 <setup+0x338>
    3958:	910103e3 	add	x3, sp, #0x40
    395c:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    3960:	9113c002 	add	x2, x0, #0x4f0
    3964:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    3968:	9119c001 	add	x1, x0, #0x670
    396c:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    3970:	91126000 	add	x0, x0, #0x498
    3974:	aa0303e4 	mov	x4, x3
    3978:	aa0203e3 	mov	x3, x2
    397c:	aa0103e2 	mov	x2, x1
    3980:	52800441 	mov	w1, #0x22                  	// #34
    3984:	97fffdb1 	bl	3048 <_debug>
    3988:	b9409be0 	ldr	w0, [sp, #152]
    398c:	11000400 	add	w0, w0, #0x1
    3990:	b9009be0 	str	w0, [sp, #152]
    3994:	b9809be2 	ldrsw	x2, [sp, #152]
    3998:	b9406fe1 	ldr	w1, [sp, #108]
    399c:	2a0103e0 	mov	w0, w1
    39a0:	531e7400 	lsl	w0, w0, #2
    39a4:	0b010000 	add	w0, w0, w1
    39a8:	52800021 	mov	w1, #0x1                   	// #1
    39ac:	1ac02020 	lsl	w0, w1, w0
    39b0:	93407c00 	sxtw	x0, w0
    39b4:	f9403be1 	ldr	x1, [sp, #112]
    39b8:	9ac00820 	udiv	x0, x1, x0
    39bc:	eb00005f 	cmp	x2, x0
    39c0:	54fffcc3 	b.cc	3958 <setup+0x2fc>  // b.lo, b.ul, b.last
    39c4:	b9806fe0 	ldrsw	x0, [sp, #108]
    39c8:	910103e1 	add	x1, sp, #0x40
    39cc:	39423fe2 	ldrb	w2, [sp, #143]
    39d0:	38206822 	strb	w2, [x1, x0]
    39d4:	b00000c0 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    39d8:	911f8000 	add	x0, x0, #0x7e0
    39dc:	f9400003 	ldr	x3, [x0]
    39e0:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    39e4:	91144002 	add	x2, x0, #0x510
    39e8:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    39ec:	9119c001 	add	x1, x0, #0x670
    39f0:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    39f4:	91126000 	add	x0, x0, #0x498
    39f8:	aa0303e4 	mov	x4, x3
    39fc:	aa0203e3 	mov	x3, x2
    3a00:	aa0103e2 	mov	x2, x1
    3a04:	52800461 	mov	w1, #0x23                  	// #35
    3a08:	97fffd90 	bl	3048 <_debug>
    3a0c:	b00000c0 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    3a10:	911f8000 	add	x0, x0, #0x7e0
    3a14:	f9400000 	ldr	x0, [x0]
    3a18:	f90033e0 	str	x0, [sp, #96]
    3a1c:	f94033e0 	ldr	x0, [sp, #96]
    3a20:	97fff41f 	bl	a9c <log2>
    3a24:	528ccce1 	mov	w1, #0x6667                	// #26215
    3a28:	72acccc1 	movk	w1, #0x6666, lsl #16
    3a2c:	9b217c01 	smull	x1, w0, w1
    3a30:	d360fc21 	lsr	x1, x1, #32
    3a34:	13017c21 	asr	w1, w1, #1
    3a38:	131f7c00 	asr	w0, w0, #31
    3a3c:	4b000020 	sub	w0, w1, w0
    3a40:	b9005fe0 	str	w0, [sp, #92]
    3a44:	b9805fe0 	ldrsw	x0, [sp, #92]
    3a48:	910103e1 	add	x1, sp, #0x40
    3a4c:	3820683f 	strb	wzr, [x1, x0]
    3a50:	b90097ff 	str	wzr, [sp, #148]
    3a54:	14000010 	b	3a94 <setup+0x438>
    3a58:	910103e3 	add	x3, sp, #0x40
    3a5c:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    3a60:	9113c002 	add	x2, x0, #0x4f0
    3a64:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    3a68:	9119c001 	add	x1, x0, #0x670
    3a6c:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    3a70:	91126000 	add	x0, x0, #0x498
    3a74:	aa0303e4 	mov	x4, x3
    3a78:	aa0203e3 	mov	x3, x2
    3a7c:	aa0103e2 	mov	x2, x1
    3a80:	52800481 	mov	w1, #0x24                  	// #36
    3a84:	97fffd71 	bl	3048 <_debug>
    3a88:	b94097e0 	ldr	w0, [sp, #148]
    3a8c:	11000400 	add	w0, w0, #0x1
    3a90:	b90097e0 	str	w0, [sp, #148]
    3a94:	b98097e2 	ldrsw	x2, [sp, #148]
    3a98:	b9405fe1 	ldr	w1, [sp, #92]
    3a9c:	2a0103e0 	mov	w0, w1
    3aa0:	531e7400 	lsl	w0, w0, #2
    3aa4:	0b010000 	add	w0, w0, w1
    3aa8:	52800021 	mov	w1, #0x1                   	// #1
    3aac:	1ac02020 	lsl	w0, w1, w0
    3ab0:	93407c00 	sxtw	x0, w0
    3ab4:	f94033e1 	ldr	x1, [sp, #96]
    3ab8:	9ac00820 	udiv	x0, x1, x0
    3abc:	eb00005f 	cmp	x2, x0
    3ac0:	54fffcc3 	b.cc	3a58 <setup+0x3fc>  // b.lo, b.ul, b.last
    3ac4:	b9805fe0 	ldrsw	x0, [sp, #92]
    3ac8:	910103e1 	add	x1, sp, #0x40
    3acc:	39423fe2 	ldrb	w2, [sp, #143]
    3ad0:	38206822 	strb	w2, [x1, x0]
    3ad4:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    3ad8:	9114a002 	add	x2, x0, #0x528
    3adc:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    3ae0:	9119c001 	add	x1, x0, #0x670
    3ae4:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    3ae8:	91126000 	add	x0, x0, #0x498
    3aec:	aa0203e3 	mov	x3, x2
    3af0:	aa0103e2 	mov	x2, x1
    3af4:	528004a1 	mov	w1, #0x25                  	// #37
    3af8:	97fffd54 	bl	3048 <_debug>
    3afc:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    3b00:	9112e002 	add	x2, x0, #0x4b8
    3b04:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    3b08:	9119c001 	add	x1, x0, #0x670
    3b0c:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    3b10:	91126000 	add	x0, x0, #0x498
    3b14:	aa0203e3 	mov	x3, x2
    3b18:	aa0103e2 	mov	x2, x1
    3b1c:	528004c1 	mov	w1, #0x26                  	// #38
    3b20:	97fffd4a 	bl	3048 <_debug>
    3b24:	90000080 	adrp	x0, 13000 <el1_exception_vector_table_p0>
    3b28:	91000001 	add	x1, x0, #0x0
    3b2c:	f00000e0 	adrp	x0, 22000 <__argv+0x1f70>
    3b30:	9102a000 	add	x0, x0, #0xa8
    3b34:	f9000001 	str	x1, [x0]
    3b38:	f00000e0 	adrp	x0, 22000 <__argv+0x1f70>
    3b3c:	9102a000 	add	x0, x0, #0xa8
    3b40:	f9400001 	ldr	x1, [x0]
    3b44:	f00000e0 	adrp	x0, 22000 <__argv+0x1f70>
    3b48:	9102c000 	add	x0, x0, #0xb0
    3b4c:	f9000001 	str	x1, [x0]
    3b50:	f00000a0 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    3b54:	913d8000 	add	x0, x0, #0xf60
    3b58:	39400000 	ldrb	w0, [x0]
    3b5c:	7100001f 	cmp	w0, #0x0
    3b60:	54000680 	b.eq	3c30 <setup+0x5d4>  // b.none
    3b64:	94001011 	bl	7ba8 <vmm_alloc_new_idmap_4k>
    3b68:	aa0003e1 	mov	x1, x0
    3b6c:	f00000e0 	adrp	x0, 22000 <__argv+0x1f70>
    3b70:	91136000 	add	x0, x0, #0x4d8
    3b74:	f9000001 	str	x1, [x0]
    3b78:	d2880000 	mov	x0, #0x4000                	// #16384
    3b7c:	940011f0 	bl	833c <alloc>
    3b80:	aa0003e1 	mov	x1, x0
    3b84:	f00000e0 	adrp	x0, 22000 <__argv+0x1f70>
    3b88:	9102c000 	add	x0, x0, #0xb0
    3b8c:	f9000001 	str	x1, [x0]
    3b90:	b90093ff 	str	wzr, [sp, #144]
    3b94:	14000024 	b	3c24 <setup+0x5c8>
    3b98:	f00000e0 	adrp	x0, 22000 <__argv+0x1f70>
    3b9c:	91136000 	add	x0, x0, #0x4d8
    3ba0:	f9400013 	ldr	x19, [x0]
    3ba4:	b94093e0 	ldr	w0, [sp, #144]
    3ba8:	53144c00 	lsl	w0, w0, #12
    3bac:	93407c01 	sxtw	x1, w0
    3bb0:	f00000e0 	adrp	x0, 22000 <__argv+0x1f70>
    3bb4:	9102c000 	add	x0, x0, #0xb0
    3bb8:	f9400000 	ldr	x0, [x0]
    3bbc:	8b000034 	add	x20, x1, x0
    3bc0:	b94093e0 	ldr	w0, [sp, #144]
    3bc4:	53144c00 	lsl	w0, w0, #12
    3bc8:	93407c01 	sxtw	x1, w0
    3bcc:	f00000e0 	adrp	x0, 22000 <__argv+0x1f70>
    3bd0:	9102a000 	add	x0, x0, #0xa8
    3bd4:	f9400000 	ldr	x0, [x0]
    3bd8:	8b000035 	add	x21, x1, x0
    3bdc:	52800000 	mov	w0, #0x0                   	// #0
    3be0:	52800061 	mov	w1, #0x3                   	// #3
    3be4:	33140820 	bfi	w0, w1, #12, #3
    3be8:	94000dec 	bl	7398 <write_attrs>
    3bec:	aa0003f6 	mov	x22, x0
    3bf0:	52800000 	mov	w0, #0x0                   	// #0
    3bf4:	52800021 	mov	w1, #0x1                   	// #1
    3bf8:	33170420 	bfi	w0, w1, #9, #2
    3bfc:	94000de7 	bl	7398 <write_attrs>
    3c00:	aa0002c0 	orr	x0, x22, x0
    3c04:	aa0003e3 	mov	x3, x0
    3c08:	aa1503e2 	mov	x2, x21
    3c0c:	aa1403e1 	mov	x1, x20
    3c10:	aa1303e0 	mov	x0, x19
    3c14:	94000ee4 	bl	77a4 <vmm_update_mapping>
    3c18:	b94093e0 	ldr	w0, [sp, #144]
    3c1c:	11000400 	add	w0, w0, #0x1
    3c20:	b90093e0 	str	w0, [sp, #144]
    3c24:	b94093e0 	ldr	w0, [sp, #144]
    3c28:	71000c1f 	cmp	w0, #0x3
    3c2c:	54fffb6d 	b.le	3b98 <setup+0x53c>
    3c30:	b00000c0 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    3c34:	910d4000 	add	x0, x0, #0x350
    3c38:	f9400000 	ldr	x0, [x0]
    3c3c:	f100001f 	cmp	x0, #0x0
    3c40:	54000241 	b.ne	3c88 <setup+0x62c>  // b.any
    3c44:	94000b12 	bl	688c <read_clk>
    3c48:	f9002be0 	str	x0, [sp, #80]
    3c4c:	b00000c0 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    3c50:	910d4000 	add	x0, x0, #0x350
    3c54:	f9402be1 	ldr	x1, [sp, #80]
    3c58:	f9000001 	str	x1, [x0]
    3c5c:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    3c60:	91150002 	add	x2, x0, #0x540
    3c64:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    3c68:	9119c001 	add	x1, x0, #0x670
    3c6c:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    3c70:	91126000 	add	x0, x0, #0x498
    3c74:	f9402be4 	ldr	x4, [sp, #80]
    3c78:	aa0203e3 	mov	x3, x2
    3c7c:	aa0103e2 	mov	x2, x1
    3c80:	52800721 	mov	w1, #0x39                  	// #57
    3c84:	97fffcf1 	bl	3048 <_debug>
    3c88:	94000b01 	bl	688c <read_clk>
    3c8c:	aa0003e1 	mov	x1, x0
    3c90:	f00000e0 	adrp	x0, 22000 <__argv+0x1f70>
    3c94:	91132000 	add	x0, x0, #0x4c8
    3c98:	f9000001 	str	x1, [x0]
    3c9c:	94000b02 	bl	68a4 <read_clk_freq>
    3ca0:	aa0003e1 	mov	x1, x0
    3ca4:	f00000e0 	adrp	x0, 22000 <__argv+0x1f70>
    3ca8:	91134000 	add	x0, x0, #0x4d0
    3cac:	f9000001 	str	x1, [x0]
    3cb0:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    3cb4:	91158001 	add	x1, x0, #0x560
    3cb8:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    3cbc:	9115e000 	add	x0, x0, #0x578
    3cc0:	97fffc51 	bl	2e04 <printf>
    3cc4:	b00000c0 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    3cc8:	910d4000 	add	x0, x0, #0x350
    3ccc:	f9400001 	ldr	x1, [x0]
    3cd0:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    3cd4:	91162000 	add	x0, x0, #0x588
    3cd8:	97fffc4b 	bl	2e04 <printf>
    3cdc:	f00000a0 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    3ce0:	913d8800 	add	x0, x0, #0xf62
    3ce4:	39400001 	ldrb	w1, [x0]
    3ce8:	b00000c0 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    3cec:	910ca400 	add	x0, x0, #0x329
    3cf0:	39400000 	ldrb	w0, [x0]
    3cf4:	2a000020 	orr	w0, w1, w0
    3cf8:	12001c01 	and	w1, w0, #0xff
    3cfc:	b00000c0 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    3d00:	910ca800 	add	x0, x0, #0x32a
    3d04:	39400000 	ldrb	w0, [x0]
    3d08:	2a000020 	orr	w0, w1, w0
    3d0c:	12001c00 	and	w0, w0, #0xff
    3d10:	7100001f 	cmp	w0, #0x0
    3d14:	540002c0 	b.eq	3d6c <setup+0x710>  // b.none
    3d18:	f00000a0 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    3d1c:	913d8800 	add	x0, x0, #0xf62
    3d20:	39400000 	ldrb	w0, [x0]
    3d24:	2a0003e1 	mov	w1, w0
    3d28:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    3d2c:	91166000 	add	x0, x0, #0x598
    3d30:	97fffc35 	bl	2e04 <printf>
    3d34:	b00000c0 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    3d38:	910ca400 	add	x0, x0, #0x329
    3d3c:	39400000 	ldrb	w0, [x0]
    3d40:	2a0003e1 	mov	w1, w0
    3d44:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    3d48:	9116a000 	add	x0, x0, #0x5a8
    3d4c:	97fffc2e 	bl	2e04 <printf>
    3d50:	b00000c0 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    3d54:	910ca800 	add	x0, x0, #0x32a
    3d58:	39400000 	ldrb	w0, [x0]
    3d5c:	2a0003e1 	mov	w1, w0
    3d60:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    3d64:	9116e000 	add	x0, x0, #0x5b8
    3d68:	97fffc27 	bl	2e04 <printf>
    3d6c:	f00000a0 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    3d70:	913d8000 	add	x0, x0, #0xf60
    3d74:	39400000 	ldrb	w0, [x0]
    3d78:	2a0003e1 	mov	w1, w0
    3d7c:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    3d80:	91172000 	add	x0, x0, #0x5c8
    3d84:	97fffc20 	bl	2e04 <printf>
    3d88:	b00000c0 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    3d8c:	910ca000 	add	x0, x0, #0x328
    3d90:	39400000 	ldrb	w0, [x0]
    3d94:	2a0003e1 	mov	w1, w0
    3d98:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    3d9c:	91176000 	add	x0, x0, #0x5d8
    3da0:	97fffc19 	bl	2e04 <printf>
    3da4:	f00000a0 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    3da8:	913d6000 	add	x0, x0, #0xf58
    3dac:	f9400001 	ldr	x1, [x0]
    3db0:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    3db4:	9117a000 	add	x0, x0, #0x5e8
    3db8:	97fffc13 	bl	2e04 <printf>
    3dbc:	f00000a0 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    3dc0:	913d9000 	add	x0, x0, #0xf64
    3dc4:	b9400000 	ldr	w0, [x0]
    3dc8:	97fff34b 	bl	af4 <sync_type_to_str>
    3dcc:	aa0003e1 	mov	x1, x0
    3dd0:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    3dd4:	9117e000 	add	x0, x0, #0x5f8
    3dd8:	97fffc0b 	bl	2e04 <printf>
    3ddc:	f00000a0 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    3de0:	913da000 	add	x0, x0, #0xf68
    3de4:	b9400000 	ldr	w0, [x0]
    3de8:	97fff35f 	bl	b64 <aff_type_to_str>
    3dec:	aa0003e1 	mov	x1, x0
    3df0:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    3df4:	91182000 	add	x0, x0, #0x608
    3df8:	97fffc03 	bl	2e04 <printf>
    3dfc:	f00000a0 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    3e00:	913db000 	add	x0, x0, #0xf6c
    3e04:	b9400000 	ldr	w0, [x0]
    3e08:	97fff357 	bl	b64 <aff_type_to_str>
    3e0c:	aa0003e1 	mov	x1, x0
    3e10:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    3e14:	91186000 	add	x0, x0, #0x618
    3e18:	97fffbfb 	bl	2e04 <printf>
    3e1c:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    3e20:	9118c002 	add	x2, x0, #0x630
    3e24:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    3e28:	9119c001 	add	x1, x0, #0x670
    3e2c:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    3e30:	91126000 	add	x0, x0, #0x498
    3e34:	aa0203e3 	mov	x3, x2
    3e38:	aa0103e2 	mov	x2, x1
    3e3c:	528009a1 	mov	w1, #0x4d                  	// #77
    3e40:	97fffc82 	bl	3048 <_debug>
    3e44:	9400017d 	bl	4438 <cpu_data_init>
    3e48:	52800000 	mov	w0, #0x0                   	// #0
    3e4c:	94000020 	bl	3ecc <per_cpu_setup>
    3e50:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    3e54:	91192002 	add	x2, x0, #0x648
    3e58:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    3e5c:	9119c001 	add	x1, x0, #0x670
    3e60:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    3e64:	91126000 	add	x0, x0, #0x498
    3e68:	aa0203e3 	mov	x3, x2
    3e6c:	aa0103e2 	mov	x2, x1
    3e70:	52800a21 	mov	w1, #0x51                  	// #81
    3e74:	97fffc75 	bl	3048 <_debug>
    3e78:	d2800020 	mov	x0, #0x1                   	// #1
    3e7c:	94000187 	bl	4498 <cpu_boot>
    3e80:	d2800040 	mov	x0, #0x2                   	// #2
    3e84:	94000185 	bl	4498 <cpu_boot>
    3e88:	d2800060 	mov	x0, #0x3                   	// #3
    3e8c:	94000183 	bl	4498 <cpu_boot>
    3e90:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    3e94:	91198002 	add	x2, x0, #0x660
    3e98:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    3e9c:	9119c001 	add	x1, x0, #0x670
    3ea0:	d00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    3ea4:	91126000 	add	x0, x0, #0x498
    3ea8:	aa0203e3 	mov	x3, x2
    3eac:	aa0103e2 	mov	x2, x1
    3eb0:	52800ac1 	mov	w1, #0x56                  	// #86
    3eb4:	97fffc65 	bl	3048 <_debug>
    3eb8:	d503201f 	nop
    3ebc:	a9415bf5 	ldp	x21, x22, [sp, #16]
    3ec0:	f94013fe 	ldr	x30, [sp, #32]
    3ec4:	a8ca53f3 	ldp	x19, x20, [sp], #160
    3ec8:	d65f03c0 	ret

0000000000003ecc <per_cpu_setup>:
    3ecc:	f81e0ffe 	str	x30, [sp, #-32]!
    3ed0:	b9001fe0 	str	w0, [sp, #28]
    3ed4:	9400014f 	bl	4410 <current_thread_info>
    3ed8:	3900401f 	strb	wzr, [x0, #16]
    3edc:	f00000a0 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    3ee0:	913d8000 	add	x0, x0, #0xf60
    3ee4:	39400000 	ldrb	w0, [x0]
    3ee8:	7100001f 	cmp	w0, #0x0
    3eec:	540000a0 	b.eq	3f00 <per_cpu_setup+0x34>  // b.none
    3ef0:	f00000e0 	adrp	x0, 22000 <__argv+0x1f70>
    3ef4:	91136000 	add	x0, x0, #0x4d8
    3ef8:	f9400000 	ldr	x0, [x0]
    3efc:	94000fb1 	bl	7dc0 <vmm_set_id_translation>
    3f00:	b00000c0 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    3f04:	910ca000 	add	x0, x0, #0x328
    3f08:	39400000 	ldrb	w0, [x0]
    3f0c:	7100001f 	cmp	w0, #0x0
    3f10:	54000160 	b.eq	3f3c <per_cpu_setup+0x70>  // b.none
    3f14:	52800060 	mov	w0, #0x3                   	// #3
    3f18:	d518e100 	msr	cntkctl_el1, x0
    3f1c:	d2a10000 	mov	x0, #0x8000000             	// #134217728
    3f20:	d51befe0 	msr	pmccfiltr_el0, x0
    3f24:	d2800820 	mov	x0, #0x41                  	// #65
    3f28:	d51b9c00 	msr	pmcr_el0, x0
    3f2c:	52b00000 	mov	w0, #0x80000000            	// #-2147483648
    3f30:	d51b9c20 	msr	pmcntenset_el0, x0
    3f34:	52800020 	mov	w0, #0x1                   	// #1
    3f38:	d51b9e00 	msr	pmuserenr_el0, x0
    3f3c:	94000135 	bl	4410 <current_thread_info>
    3f40:	aa0003e1 	mov	x1, x0
    3f44:	52800020 	mov	w0, #0x1                   	// #1
    3f48:	39004420 	strb	w0, [x1, #17]
    3f4c:	b00000e0 	adrp	x0, 20000 <table_pgfault+0xff8>
    3f50:	91004001 	add	x1, x0, #0x10
    3f54:	b9801fe0 	ldrsw	x0, [sp, #28]
    3f58:	d37be800 	lsl	x0, x0, #5
    3f5c:	8b000020 	add	x0, x1, x0
    3f60:	f900001f 	str	xzr, [x0]
    3f64:	d5033fbf 	dmb	sy
    3f68:	b00000e0 	adrp	x0, 20000 <table_pgfault+0xff8>
    3f6c:	91004001 	add	x1, x0, #0x10
    3f70:	b9801fe0 	ldrsw	x0, [sp, #28]
    3f74:	d37be800 	lsl	x0, x0, #5
    3f78:	8b000020 	add	x0, x1, x0
    3f7c:	d2800021 	mov	x1, #0x1                   	// #1
    3f80:	f9000801 	str	x1, [x0, #16]
    3f84:	d5033fdf 	isb
    3f88:	d503201f 	nop
    3f8c:	f84207fe 	ldr	x30, [sp], #32
    3f90:	d65f03c0 	ret

0000000000003f94 <strlen>:
    3f94:	d10083ff 	sub	sp, sp, #0x20
    3f98:	f90007e0 	str	x0, [sp, #8]
    3f9c:	f9000fff 	str	xzr, [sp, #24]
    3fa0:	14000007 	b	3fbc <strlen+0x28>
    3fa4:	f94007e0 	ldr	x0, [sp, #8]
    3fa8:	91000400 	add	x0, x0, #0x1
    3fac:	f90007e0 	str	x0, [sp, #8]
    3fb0:	f9400fe0 	ldr	x0, [sp, #24]
    3fb4:	91000400 	add	x0, x0, #0x1
    3fb8:	f9000fe0 	str	x0, [sp, #24]
    3fbc:	f94007e0 	ldr	x0, [sp, #8]
    3fc0:	39400000 	ldrb	w0, [x0]
    3fc4:	7100001f 	cmp	w0, #0x0
    3fc8:	54fffee1 	b.ne	3fa4 <strlen+0x10>  // b.any
    3fcc:	f9400fe0 	ldr	x0, [sp, #24]
    3fd0:	910083ff 	add	sp, sp, #0x20
    3fd4:	d65f03c0 	ret

0000000000003fd8 <strstartswith>:
    3fd8:	f81e0ffe 	str	x30, [sp, #-32]!
    3fdc:	f9000fe0 	str	x0, [sp, #24]
    3fe0:	f9000be1 	str	x1, [sp, #16]
    3fe4:	f9400be0 	ldr	x0, [sp, #16]
    3fe8:	39400000 	ldrb	w0, [x0]
    3fec:	7100001f 	cmp	w0, #0x0
    3ff0:	54000061 	b.ne	3ffc <strstartswith+0x24>  // b.any
    3ff4:	52800020 	mov	w0, #0x1                   	// #1
    3ff8:	14000010 	b	4038 <strstartswith+0x60>
    3ffc:	f9400fe0 	ldr	x0, [sp, #24]
    4000:	39400001 	ldrb	w1, [x0]
    4004:	f9400be0 	ldr	x0, [sp, #16]
    4008:	39400000 	ldrb	w0, [x0]
    400c:	6b00003f 	cmp	w1, w0
    4010:	54000060 	b.eq	401c <strstartswith+0x44>  // b.none
    4014:	52800000 	mov	w0, #0x0                   	// #0
    4018:	14000008 	b	4038 <strstartswith+0x60>
    401c:	f9400fe0 	ldr	x0, [sp, #24]
    4020:	91000402 	add	x2, x0, #0x1
    4024:	f9400be0 	ldr	x0, [sp, #16]
    4028:	91000400 	add	x0, x0, #0x1
    402c:	aa0003e1 	mov	x1, x0
    4030:	aa0203e0 	mov	x0, x2
    4034:	97ffffe9 	bl	3fd8 <strstartswith>
    4038:	f84207fe 	ldr	x30, [sp], #32
    403c:	d65f03c0 	ret

0000000000004040 <strpartition>:
    4040:	d10083ff 	sub	sp, sp, #0x20
    4044:	f9000fe0 	str	x0, [sp, #24]
    4048:	f9000be1 	str	x1, [sp, #16]
    404c:	f90007e2 	str	x2, [sp, #8]
    4050:	39001fe3 	strb	w3, [sp, #7]
    4054:	f94007e0 	ldr	x0, [sp, #8]
    4058:	39400000 	ldrb	w0, [x0]
    405c:	7100001f 	cmp	w0, #0x0
    4060:	54000061 	b.ne	406c <strpartition+0x2c>  // b.any
    4064:	52800000 	mov	w0, #0x0                   	// #0
    4068:	14000024 	b	40f8 <strpartition+0xb8>
    406c:	f94007e0 	ldr	x0, [sp, #8]
    4070:	39400000 	ldrb	w0, [x0]
    4074:	39401fe1 	ldrb	w1, [sp, #7]
    4078:	6b00003f 	cmp	w1, w0
    407c:	54000180 	b.eq	40ac <strpartition+0x6c>  // b.none
    4080:	f94007e0 	ldr	x0, [sp, #8]
    4084:	39400001 	ldrb	w1, [x0]
    4088:	f9400fe0 	ldr	x0, [sp, #24]
    408c:	39000001 	strb	w1, [x0]
    4090:	f94007e0 	ldr	x0, [sp, #8]
    4094:	91000400 	add	x0, x0, #0x1
    4098:	f90007e0 	str	x0, [sp, #8]
    409c:	f9400fe0 	ldr	x0, [sp, #24]
    40a0:	91000400 	add	x0, x0, #0x1
    40a4:	f9000fe0 	str	x0, [sp, #24]
    40a8:	17ffffeb 	b	4054 <strpartition+0x14>
    40ac:	f94007e0 	ldr	x0, [sp, #8]
    40b0:	91000400 	add	x0, x0, #0x1
    40b4:	f90007e0 	str	x0, [sp, #8]
    40b8:	f94007e0 	ldr	x0, [sp, #8]
    40bc:	39400001 	ldrb	w1, [x0]
    40c0:	f9400be0 	ldr	x0, [sp, #16]
    40c4:	39000001 	strb	w1, [x0]
    40c8:	f94007e0 	ldr	x0, [sp, #8]
    40cc:	91000400 	add	x0, x0, #0x1
    40d0:	f90007e0 	str	x0, [sp, #8]
    40d4:	f9400be0 	ldr	x0, [sp, #16]
    40d8:	91000400 	add	x0, x0, #0x1
    40dc:	f9000be0 	str	x0, [sp, #16]
    40e0:	f94007e0 	ldr	x0, [sp, #8]
    40e4:	d1000400 	sub	x0, x0, #0x1
    40e8:	39400000 	ldrb	w0, [x0]
    40ec:	7100001f 	cmp	w0, #0x0
    40f0:	54fffe41 	b.ne	40b8 <strpartition+0x78>  // b.any
    40f4:	52800020 	mov	w0, #0x1                   	// #1
    40f8:	910083ff 	add	sp, sp, #0x20
    40fc:	d65f03c0 	ret

0000000000004100 <strcmp>:
    4100:	f81e0ffe 	str	x30, [sp, #-32]!
    4104:	f9000fe0 	str	x0, [sp, #24]
    4108:	f9000be1 	str	x1, [sp, #16]
    410c:	f9400fe0 	ldr	x0, [sp, #24]
    4110:	39400000 	ldrb	w0, [x0]
    4114:	7100001f 	cmp	w0, #0x0
    4118:	540000e1 	b.ne	4134 <strcmp+0x34>  // b.any
    411c:	f9400be0 	ldr	x0, [sp, #16]
    4120:	39400000 	ldrb	w0, [x0]
    4124:	7100001f 	cmp	w0, #0x0
    4128:	1a9f17e0 	cset	w0, eq  // eq = none
    412c:	12001c00 	and	w0, w0, #0xff
    4130:	14000010 	b	4170 <strcmp+0x70>
    4134:	f9400fe0 	ldr	x0, [sp, #24]
    4138:	39400001 	ldrb	w1, [x0]
    413c:	f9400be0 	ldr	x0, [sp, #16]
    4140:	39400000 	ldrb	w0, [x0]
    4144:	6b00003f 	cmp	w1, w0
    4148:	54000060 	b.eq	4154 <strcmp+0x54>  // b.none
    414c:	52800000 	mov	w0, #0x0                   	// #0
    4150:	14000008 	b	4170 <strcmp+0x70>
    4154:	f9400fe0 	ldr	x0, [sp, #24]
    4158:	91000402 	add	x2, x0, #0x1
    415c:	f9400be0 	ldr	x0, [sp, #16]
    4160:	91000400 	add	x0, x0, #0x1
    4164:	aa0003e1 	mov	x1, x0
    4168:	aa0203e0 	mov	x0, x2
    416c:	97ffffe5 	bl	4100 <strcmp>
    4170:	f84207fe 	ldr	x30, [sp], #32
    4174:	d65f03c0 	ret

0000000000004178 <ctoi>:
    4178:	d10043ff 	sub	sp, sp, #0x10
    417c:	39003fe0 	strb	w0, [sp, #15]
    4180:	39403fe0 	ldrb	w0, [sp, #15]
    4184:	7100bc1f 	cmp	w0, #0x2f
    4188:	540000e9 	b.ls	41a4 <ctoi+0x2c>  // b.plast
    418c:	39403fe0 	ldrb	w0, [sp, #15]
    4190:	7100e41f 	cmp	w0, #0x39
    4194:	54000088 	b.hi	41a4 <ctoi+0x2c>  // b.pmore
    4198:	39403fe0 	ldrb	w0, [sp, #15]
    419c:	5100c000 	sub	w0, w0, #0x30
    41a0:	14000002 	b	41a8 <ctoi+0x30>
    41a4:	52800000 	mov	w0, #0x0                   	// #0
    41a8:	910043ff 	add	sp, sp, #0x10
    41ac:	d65f03c0 	ret

00000000000041b0 <atoi>:
    41b0:	f81d0ffe 	str	x30, [sp, #-48]!
    41b4:	f9000fe0 	str	x0, [sp, #24]
    41b8:	f90017ff 	str	xzr, [sp, #40]
    41bc:	1400003e 	b	42b4 <atoi+0x104>
    41c0:	f9400fe0 	ldr	x0, [sp, #24]
    41c4:	39400000 	ldrb	w0, [x0]
    41c8:	39009fe0 	strb	w0, [sp, #39]
    41cc:	f9400fe0 	ldr	x0, [sp, #24]
    41d0:	91000400 	add	x0, x0, #0x1
    41d4:	f9000fe0 	str	x0, [sp, #24]
    41d8:	39409fe0 	ldrb	w0, [sp, #39]
    41dc:	71017c1f 	cmp	w0, #0x5f
    41e0:	54000041 	b.ne	41e8 <atoi+0x38>  // b.any
    41e4:	14000034 	b	42b4 <atoi+0x104>
    41e8:	39409fe0 	ldrb	w0, [sp, #39]
    41ec:	7101ac1f 	cmp	w0, #0x6b
    41f0:	54000080 	b.eq	4200 <atoi+0x50>  // b.none
    41f4:	39409fe0 	ldrb	w0, [sp, #39]
    41f8:	71012c1f 	cmp	w0, #0x4b
    41fc:	540001c1 	b.ne	4234 <atoi+0x84>  // b.any
    4200:	f9400fe0 	ldr	x0, [sp, #24]
    4204:	39400000 	ldrb	w0, [x0]
    4208:	7100001f 	cmp	w0, #0x0
    420c:	540000c0 	b.eq	4224 <atoi+0x74>  // b.none
    4210:	b00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    4214:	9119e000 	add	x0, x0, #0x678
    4218:	94000033 	bl	42e4 <fail>
    421c:	d2800000 	mov	x0, #0x0                   	// #0
    4220:	1400002a 	b	42c8 <atoi+0x118>
    4224:	f94017e1 	ldr	x1, [sp, #40]
    4228:	d2807d00 	mov	x0, #0x3e8                 	// #1000
    422c:	9b007c20 	mul	x0, x1, x0
    4230:	14000026 	b	42c8 <atoi+0x118>
    4234:	39409fe0 	ldrb	w0, [sp, #39]
    4238:	7101b41f 	cmp	w0, #0x6d
    423c:	54000080 	b.eq	424c <atoi+0x9c>  // b.none
    4240:	39409fe0 	ldrb	w0, [sp, #39]
    4244:	7101341f 	cmp	w0, #0x4d
    4248:	540001e1 	b.ne	4284 <atoi+0xd4>  // b.any
    424c:	f9400fe0 	ldr	x0, [sp, #24]
    4250:	39400000 	ldrb	w0, [x0]
    4254:	7100001f 	cmp	w0, #0x0
    4258:	540000c0 	b.eq	4270 <atoi+0xc0>  // b.none
    425c:	b00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    4260:	911a8000 	add	x0, x0, #0x6a0
    4264:	94000020 	bl	42e4 <fail>
    4268:	d2800000 	mov	x0, #0x0                   	// #0
    426c:	14000017 	b	42c8 <atoi+0x118>
    4270:	f94017e1 	ldr	x1, [sp, #40]
    4274:	d2884800 	mov	x0, #0x4240                	// #16960
    4278:	f2a001e0 	movk	x0, #0xf, lsl #16
    427c:	9b007c20 	mul	x0, x1, x0
    4280:	14000012 	b	42c8 <atoi+0x118>
    4284:	f94017e1 	ldr	x1, [sp, #40]
    4288:	aa0103e0 	mov	x0, x1
    428c:	d37ef400 	lsl	x0, x0, #2
    4290:	8b010000 	add	x0, x0, x1
    4294:	8b000000 	add	x0, x0, x0
    4298:	f90017e0 	str	x0, [sp, #40]
    429c:	39409fe0 	ldrb	w0, [sp, #39]
    42a0:	97ffffb6 	bl	4178 <ctoi>
    42a4:	93407c00 	sxtw	x0, w0
    42a8:	f94017e1 	ldr	x1, [sp, #40]
    42ac:	8b000020 	add	x0, x1, x0
    42b0:	f90017e0 	str	x0, [sp, #40]
    42b4:	f9400fe0 	ldr	x0, [sp, #24]
    42b8:	39400000 	ldrb	w0, [x0]
    42bc:	7100001f 	cmp	w0, #0x0
    42c0:	54fff801 	b.ne	41c0 <atoi+0x10>  // b.any
    42c4:	f94017e0 	ldr	x0, [sp, #40]
    42c8:	f84307fe 	ldr	x30, [sp], #48
    42cc:	d65f03c0 	ret

00000000000042d0 <abort>:
    42d0:	f81f0ffe 	str	x30, [sp, #-16]!
    42d4:	9400085c 	bl	6444 <psci_system_off>
    42d8:	d503201f 	nop
    42dc:	f84107fe 	ldr	x30, [sp], #16
    42e0:	d65f03c0 	ret

00000000000042e4 <fail>:
    42e4:	d10483ff 	sub	sp, sp, #0x120
    42e8:	f90003fe 	str	x30, [sp]
    42ec:	f9001fe0 	str	x0, [sp, #56]
    42f0:	f90077e1 	str	x1, [sp, #232]
    42f4:	f9007be2 	str	x2, [sp, #240]
    42f8:	f9007fe3 	str	x3, [sp, #248]
    42fc:	f90083e4 	str	x4, [sp, #256]
    4300:	f90087e5 	str	x5, [sp, #264]
    4304:	f9008be6 	str	x6, [sp, #272]
    4308:	f9008fe7 	str	x7, [sp, #280]
    430c:	3d801be0 	str	q0, [sp, #96]
    4310:	3d801fe1 	str	q1, [sp, #112]
    4314:	3d8023e2 	str	q2, [sp, #128]
    4318:	3d8027e3 	str	q3, [sp, #144]
    431c:	3d802be4 	str	q4, [sp, #160]
    4320:	3d802fe5 	str	q5, [sp, #176]
    4324:	3d8033e6 	str	q6, [sp, #192]
    4328:	3d8037e7 	str	q7, [sp, #208]
    432c:	910483e0 	add	x0, sp, #0x120
    4330:	f90023e0 	str	x0, [sp, #64]
    4334:	910483e0 	add	x0, sp, #0x120
    4338:	f90027e0 	str	x0, [sp, #72]
    433c:	910383e0 	add	x0, sp, #0xe0
    4340:	f9002be0 	str	x0, [sp, #80]
    4344:	128006e0 	mov	w0, #0xffffffc8            	// #-56
    4348:	b9005be0 	str	w0, [sp, #88]
    434c:	12800fe0 	mov	w0, #0xffffff80            	// #-128
    4350:	b9005fe0 	str	w0, [sp, #92]
    4354:	910043e2 	add	x2, sp, #0x10
    4358:	910103e3 	add	x3, sp, #0x40
    435c:	a9400460 	ldp	x0, x1, [x3]
    4360:	a9000440 	stp	x0, x1, [x2]
    4364:	a9410460 	ldp	x0, x1, [x3, #16]
    4368:	a9010440 	stp	x0, x1, [x2, #16]
    436c:	910043e0 	add	x0, sp, #0x10
    4370:	aa0003e2 	mov	x2, x0
    4374:	f9401fe1 	ldr	x1, [sp, #56]
    4378:	52800020 	mov	w0, #0x1                   	// #1
    437c:	97fffa42 	bl	2c84 <vprintf>
    4380:	94000651 	bl	5cc4 <raise_to_el1>
    4384:	97ffffd3 	bl	42d0 <abort>
    4388:	d503201f 	nop
    438c:	f94003fe 	ldr	x30, [sp]
    4390:	910483ff 	add	sp, sp, #0x120
    4394:	d65f03c0 	ret

0000000000004398 <writeb>:
    4398:	d10043ff 	sub	sp, sp, #0x10
    439c:	39003fe0 	strb	w0, [sp, #15]
    43a0:	f90003e1 	str	x1, [sp]
    43a4:	39403fe0 	ldrb	w0, [sp, #15]
    43a8:	f94003e1 	ldr	x1, [sp]
    43ac:	39000020 	strb	w0, [x1]
    43b0:	d503201f 	nop
    43b4:	910043ff 	add	sp, sp, #0x10
    43b8:	d65f03c0 	ret

00000000000043bc <get_cpu>:
    43bc:	d10043ff 	sub	sp, sp, #0x10
    43c0:	d53bd040 	mrs	x0, tpidr_el0
    43c4:	f90007e0 	str	x0, [sp, #8]
    43c8:	f94007e0 	ldr	x0, [sp, #8]
    43cc:	92401c00 	and	x0, x0, #0xff
    43d0:	910043ff 	add	sp, sp, #0x10
    43d4:	d65f03c0 	ret

00000000000043d8 <get_vcpu>:
    43d8:	f81f0ffe 	str	x30, [sp, #-16]!
    43dc:	9400000d 	bl	4410 <current_thread_info>
    43e0:	f9400400 	ldr	x0, [x0, #8]
    43e4:	f84107fe 	ldr	x30, [sp], #16
    43e8:	d65f03c0 	ret

00000000000043ec <set_vcpu>:
    43ec:	f81e0ffe 	str	x30, [sp, #-32]!
    43f0:	b9001fe0 	str	w0, [sp, #28]
    43f4:	94000007 	bl	4410 <current_thread_info>
    43f8:	aa0003e1 	mov	x1, x0
    43fc:	b9801fe0 	ldrsw	x0, [sp, #28]
    4400:	f9000420 	str	x0, [x1, #8]
    4404:	d503201f 	nop
    4408:	f84207fe 	ldr	x30, [sp], #32
    440c:	d65f03c0 	ret

0000000000004410 <current_thread_info>:
    4410:	f81f0ffe 	str	x30, [sp, #-16]!
    4414:	97ffffea 	bl	43bc <get_cpu>
    4418:	aa0003e1 	mov	x1, x0
    441c:	d2800300 	mov	x0, #0x18                  	// #24
    4420:	9b007c21 	mul	x1, x1, x0
    4424:	d00000e0 	adrp	x0, 22000 <__argv+0x1f70>
    4428:	91108000 	add	x0, x0, #0x420
    442c:	8b000020 	add	x0, x1, x0
    4430:	f84107fe 	ldr	x30, [sp], #16
    4434:	d65f03c0 	ret

0000000000004438 <cpu_data_init>:
    4438:	d10043ff 	sub	sp, sp, #0x10
    443c:	b9000fff 	str	wzr, [sp, #12]
    4440:	14000010 	b	4480 <cpu_data_init+0x48>
    4444:	900000e0 	adrp	x0, 20000 <table_pgfault+0xff8>
    4448:	91004001 	add	x1, x0, #0x10
    444c:	b9800fe0 	ldrsw	x0, [sp, #12]
    4450:	d37be800 	lsl	x0, x0, #5
    4454:	8b000020 	add	x0, x1, x0
    4458:	f900081f 	str	xzr, [x0, #16]
    445c:	900000e0 	adrp	x0, 20000 <table_pgfault+0xff8>
    4460:	91004001 	add	x1, x0, #0x10
    4464:	b9800fe0 	ldrsw	x0, [sp, #12]
    4468:	d37be800 	lsl	x0, x0, #5
    446c:	8b000020 	add	x0, x1, x0
    4470:	f900001f 	str	xzr, [x0]
    4474:	b9400fe0 	ldr	w0, [sp, #12]
    4478:	11000400 	add	w0, w0, #0x1
    447c:	b9000fe0 	str	w0, [sp, #12]
    4480:	b9400fe0 	ldr	w0, [sp, #12]
    4484:	71000c1f 	cmp	w0, #0x3
    4488:	54fffded 	b.le	4444 <cpu_data_init+0xc>
    448c:	d503201f 	nop
    4490:	910043ff 	add	sp, sp, #0x10
    4494:	d65f03c0 	ret

0000000000004498 <cpu_boot>:
    4498:	f81e0ffe 	str	x30, [sp, #-32]!
    449c:	f9000fe0 	str	x0, [sp, #24]
    44a0:	b00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    44a4:	911b2002 	add	x2, x0, #0x6c8
    44a8:	b00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    44ac:	911c4001 	add	x1, x0, #0x710
    44b0:	b00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    44b4:	911b6000 	add	x0, x0, #0x6d8
    44b8:	f9400fe4 	ldr	x4, [sp, #24]
    44bc:	aa0203e3 	mov	x3, x2
    44c0:	aa0103e2 	mov	x2, x1
    44c4:	52800261 	mov	w1, #0x13                  	// #19
    44c8:	97fffae0 	bl	3048 <_debug>
    44cc:	f9400fe0 	ldr	x0, [sp, #24]
    44d0:	940007d0 	bl	6410 <psci_cpu_on>
    44d4:	14000002 	b	44dc <cpu_boot+0x44>
    44d8:	d503205f 	wfe
    44dc:	900000e0 	adrp	x0, 20000 <table_pgfault+0xff8>
    44e0:	91004001 	add	x1, x0, #0x10
    44e4:	f9400fe0 	ldr	x0, [sp, #24]
    44e8:	d37be800 	lsl	x0, x0, #5
    44ec:	8b000020 	add	x0, x1, x0
    44f0:	f9400800 	ldr	x0, [x0, #16]
    44f4:	f100001f 	cmp	x0, #0x0
    44f8:	54ffff00 	b.eq	44d8 <cpu_boot+0x40>  // b.none
    44fc:	b00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    4500:	911bc002 	add	x2, x0, #0x6f0
    4504:	b00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    4508:	911c4001 	add	x1, x0, #0x710
    450c:	b00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    4510:	911b6000 	add	x0, x0, #0x6d8
    4514:	f9400fe4 	ldr	x4, [sp, #24]
    4518:	aa0203e3 	mov	x3, x2
    451c:	aa0103e2 	mov	x2, x1
    4520:	528002c1 	mov	w1, #0x16                  	// #22
    4524:	97fffac9 	bl	3048 <_debug>
    4528:	d503201f 	nop
    452c:	f84207fe 	ldr	x30, [sp], #32
    4530:	d65f03c0 	ret

0000000000004534 <run_on_cpu_async>:
    4534:	d10083ff 	sub	sp, sp, #0x20
    4538:	f9000fe0 	str	x0, [sp, #24]
    453c:	f9000be1 	str	x1, [sp, #16]
    4540:	f90007e2 	str	x2, [sp, #8]
    4544:	14000002 	b	454c <run_on_cpu_async+0x18>
    4548:	d503205f 	wfe
    454c:	900000e0 	adrp	x0, 20000 <table_pgfault+0xff8>
    4550:	91004001 	add	x1, x0, #0x10
    4554:	f9400fe0 	ldr	x0, [sp, #24]
    4558:	d37be800 	lsl	x0, x0, #5
    455c:	8b000020 	add	x0, x1, x0
    4560:	f9400800 	ldr	x0, [x0, #16]
    4564:	f100001f 	cmp	x0, #0x0
    4568:	54ffff00 	b.eq	4548 <run_on_cpu_async+0x14>  // b.none
    456c:	900000e0 	adrp	x0, 20000 <table_pgfault+0xff8>
    4570:	91004001 	add	x1, x0, #0x10
    4574:	f9400fe0 	ldr	x0, [sp, #24]
    4578:	d37be800 	lsl	x0, x0, #5
    457c:	8b000020 	add	x0, x1, x0
    4580:	f94007e1 	ldr	x1, [sp, #8]
    4584:	f9000401 	str	x1, [x0, #8]
    4588:	d5033fbf 	dmb	sy
    458c:	900000e0 	adrp	x0, 20000 <table_pgfault+0xff8>
    4590:	91004001 	add	x1, x0, #0x10
    4594:	f9400fe0 	ldr	x0, [sp, #24]
    4598:	d37be800 	lsl	x0, x0, #5
    459c:	8b000020 	add	x0, x1, x0
    45a0:	f9400be1 	ldr	x1, [sp, #16]
    45a4:	f9000001 	str	x1, [x0]
    45a8:	d5033f9f 	dsb	sy
    45ac:	d503209f 	sev
    45b0:	d503201f 	nop
    45b4:	910083ff 	add	sp, sp, #0x20
    45b8:	d65f03c0 	ret

00000000000045bc <run_on_cpu>:
    45bc:	f81c0ffe 	str	x30, [sp, #-64]!
    45c0:	f90017e0 	str	x0, [sp, #40]
    45c4:	f90013e1 	str	x1, [sp, #32]
    45c8:	f9000fe2 	str	x2, [sp, #24]
    45cc:	900000e0 	adrp	x0, 20000 <table_pgfault+0xff8>
    45d0:	91004001 	add	x1, x0, #0x10
    45d4:	f94017e0 	ldr	x0, [sp, #40]
    45d8:	d37be800 	lsl	x0, x0, #5
    45dc:	8b000020 	add	x0, x1, x0
    45e0:	b9401800 	ldr	w0, [x0, #24]
    45e4:	b9003fe0 	str	w0, [sp, #60]
    45e8:	f9400fe2 	ldr	x2, [sp, #24]
    45ec:	f94013e1 	ldr	x1, [sp, #32]
    45f0:	f94017e0 	ldr	x0, [sp, #40]
    45f4:	97ffffd0 	bl	4534 <run_on_cpu_async>
    45f8:	14000002 	b	4600 <run_on_cpu+0x44>
    45fc:	d503205f 	wfe
    4600:	900000e0 	adrp	x0, 20000 <table_pgfault+0xff8>
    4604:	91004001 	add	x1, x0, #0x10
    4608:	f94017e0 	ldr	x0, [sp, #40]
    460c:	d37be800 	lsl	x0, x0, #5
    4610:	8b000020 	add	x0, x1, x0
    4614:	b9401800 	ldr	w0, [x0, #24]
    4618:	b9403fe1 	ldr	w1, [sp, #60]
    461c:	6b00003f 	cmp	w1, w0
    4620:	54fffee0 	b.eq	45fc <run_on_cpu+0x40>  // b.none
    4624:	d503201f 	nop
    4628:	f84407fe 	ldr	x30, [sp], #64
    462c:	d65f03c0 	ret

0000000000004630 <run_on_cpus>:
    4630:	f81b0ffe 	str	x30, [sp, #-80]!
    4634:	f9000fe0 	str	x0, [sp, #24]
    4638:	f9000be1 	str	x1, [sp, #16]
    463c:	97ffff60 	bl	43bc <get_cpu>
    4640:	f9001fe0 	str	x0, [sp, #56]
    4644:	b9004fff 	str	wzr, [sp, #76]
    4648:	1400000d 	b	467c <run_on_cpus+0x4c>
    464c:	d503205f 	wfe
    4650:	900000e0 	adrp	x0, 20000 <table_pgfault+0xff8>
    4654:	91004001 	add	x1, x0, #0x10
    4658:	b9804fe0 	ldrsw	x0, [sp, #76]
    465c:	d37be800 	lsl	x0, x0, #5
    4660:	8b000020 	add	x0, x1, x0
    4664:	f9400800 	ldr	x0, [x0, #16]
    4668:	f100001f 	cmp	x0, #0x0
    466c:	54ffff00 	b.eq	464c <run_on_cpus+0x1c>  // b.none
    4670:	b9404fe0 	ldr	w0, [sp, #76]
    4674:	11000400 	add	w0, w0, #0x1
    4678:	b9004fe0 	str	w0, [sp, #76]
    467c:	b9404fe0 	ldr	w0, [sp, #76]
    4680:	71000c1f 	cmp	w0, #0x3
    4684:	54fffe6d 	b.le	4650 <run_on_cpus+0x20>
    4688:	a902ffff 	stp	xzr, xzr, [sp, #40]
    468c:	b9004bff 	str	wzr, [sp, #72]
    4690:	14000016 	b	46e8 <run_on_cpus+0xb8>
    4694:	900000e0 	adrp	x0, 20000 <table_pgfault+0xff8>
    4698:	91004001 	add	x1, x0, #0x10
    469c:	b9804be0 	ldrsw	x0, [sp, #72]
    46a0:	d37be800 	lsl	x0, x0, #5
    46a4:	8b000020 	add	x0, x1, x0
    46a8:	b9401802 	ldr	w2, [x0, #24]
    46ac:	b9804be0 	ldrsw	x0, [sp, #72]
    46b0:	d37ef400 	lsl	x0, x0, #2
    46b4:	9100a3e1 	add	x1, sp, #0x28
    46b8:	b8206822 	str	w2, [x1, x0]
    46bc:	b9804be0 	ldrsw	x0, [sp, #72]
    46c0:	f9401fe1 	ldr	x1, [sp, #56]
    46c4:	eb00003f 	cmp	x1, x0
    46c8:	540000a0 	b.eq	46dc <run_on_cpus+0xac>  // b.none
    46cc:	b9804be0 	ldrsw	x0, [sp, #72]
    46d0:	f9400be2 	ldr	x2, [sp, #16]
    46d4:	f9400fe1 	ldr	x1, [sp, #24]
    46d8:	97ffff97 	bl	4534 <run_on_cpu_async>
    46dc:	b9404be0 	ldr	w0, [sp, #72]
    46e0:	11000400 	add	w0, w0, #0x1
    46e4:	b9004be0 	str	w0, [sp, #72]
    46e8:	b9404be0 	ldr	w0, [sp, #72]
    46ec:	71000c1f 	cmp	w0, #0x3
    46f0:	54fffd2d 	b.le	4694 <run_on_cpus+0x64>
    46f4:	f9401fe0 	ldr	x0, [sp, #56]
    46f8:	f9400fe2 	ldr	x2, [sp, #24]
    46fc:	f9400be1 	ldr	x1, [sp, #16]
    4700:	d63f0040 	blr	x2
    4704:	900000e0 	adrp	x0, 20000 <table_pgfault+0xff8>
    4708:	91004001 	add	x1, x0, #0x10
    470c:	f9401fe0 	ldr	x0, [sp, #56]
    4710:	d37be800 	lsl	x0, x0, #5
    4714:	8b000020 	add	x0, x1, x0
    4718:	b9401800 	ldr	w0, [x0, #24]
    471c:	11000401 	add	w1, w0, #0x1
    4720:	900000e0 	adrp	x0, 20000 <table_pgfault+0xff8>
    4724:	91004002 	add	x2, x0, #0x10
    4728:	f9401fe0 	ldr	x0, [sp, #56]
    472c:	d37be800 	lsl	x0, x0, #5
    4730:	8b000040 	add	x0, x2, x0
    4734:	b9001801 	str	w1, [x0, #24]
    4738:	d503209f 	sev
    473c:	b90047ff 	str	wzr, [sp, #68]
    4740:	14000011 	b	4784 <run_on_cpus+0x154>
    4744:	d503205f 	wfe
    4748:	900000e0 	adrp	x0, 20000 <table_pgfault+0xff8>
    474c:	91004001 	add	x1, x0, #0x10
    4750:	b98047e0 	ldrsw	x0, [sp, #68]
    4754:	d37be800 	lsl	x0, x0, #5
    4758:	8b000020 	add	x0, x1, x0
    475c:	b9401801 	ldr	w1, [x0, #24]
    4760:	b98047e0 	ldrsw	x0, [sp, #68]
    4764:	d37ef400 	lsl	x0, x0, #2
    4768:	9100a3e2 	add	x2, sp, #0x28
    476c:	b8606840 	ldr	w0, [x2, x0]
    4770:	6b00003f 	cmp	w1, w0
    4774:	54fffe80 	b.eq	4744 <run_on_cpus+0x114>  // b.none
    4778:	b94047e0 	ldr	w0, [sp, #68]
    477c:	11000400 	add	w0, w0, #0x1
    4780:	b90047e0 	str	w0, [sp, #68]
    4784:	b94047e0 	ldr	w0, [sp, #68]
    4788:	71000c1f 	cmp	w0, #0x3
    478c:	54fffded 	b.le	4748 <run_on_cpus+0x118>
    4790:	d503201f 	nop
    4794:	f84507fe 	ldr	x30, [sp], #80
    4798:	d65f03c0 	ret

000000000000479c <secondary_init>:
    479c:	f81e0ffe 	str	x30, [sp, #-32]!
    47a0:	b9001fe0 	str	w0, [sp, #28]
    47a4:	b00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    47a8:	911c0002 	add	x2, x0, #0x700
    47ac:	b00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    47b0:	911c8001 	add	x1, x0, #0x720
    47b4:	b00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    47b8:	911b6000 	add	x0, x0, #0x6d8
    47bc:	aa0203e3 	mov	x3, x2
    47c0:	aa0103e2 	mov	x2, x1
    47c4:	52800821 	mov	w1, #0x41                  	// #65
    47c8:	97fffa20 	bl	3048 <_debug>
    47cc:	b9401fe0 	ldr	w0, [sp, #28]
    47d0:	97fffdbf 	bl	3ecc <per_cpu_setup>
    47d4:	b9401fe0 	ldr	w0, [sp, #28]
    47d8:	f84207fe 	ldr	x30, [sp], #32
    47dc:	d65f03c0 	ret

00000000000047e0 <secondary_idle_loop>:
    47e0:	f81d0ffe 	str	x30, [sp, #-48]!
    47e4:	b9001fe0 	str	w0, [sp, #28]
    47e8:	900000e0 	adrp	x0, 20000 <table_pgfault+0xff8>
    47ec:	91004001 	add	x1, x0, #0x10
    47f0:	b9801fe0 	ldrsw	x0, [sp, #28]
    47f4:	d37be800 	lsl	x0, x0, #5
    47f8:	8b000020 	add	x0, x1, x0
    47fc:	f9400000 	ldr	x0, [x0]
    4800:	f100001f 	cmp	x0, #0x0
    4804:	540004c0 	b.eq	489c <secondary_idle_loop+0xbc>  // b.none
    4808:	900000e0 	adrp	x0, 20000 <table_pgfault+0xff8>
    480c:	91004001 	add	x1, x0, #0x10
    4810:	b9801fe0 	ldrsw	x0, [sp, #28]
    4814:	d37be800 	lsl	x0, x0, #5
    4818:	8b000020 	add	x0, x1, x0
    481c:	f9400000 	ldr	x0, [x0]
    4820:	f90017e0 	str	x0, [sp, #40]
    4824:	900000e0 	adrp	x0, 20000 <table_pgfault+0xff8>
    4828:	91004001 	add	x1, x0, #0x10
    482c:	b9801fe0 	ldrsw	x0, [sp, #28]
    4830:	d37be800 	lsl	x0, x0, #5
    4834:	8b000020 	add	x0, x1, x0
    4838:	f900001f 	str	xzr, [x0]
    483c:	900000e0 	adrp	x0, 20000 <table_pgfault+0xff8>
    4840:	91004001 	add	x1, x0, #0x10
    4844:	b9801fe0 	ldrsw	x0, [sp, #28]
    4848:	d37be800 	lsl	x0, x0, #5
    484c:	8b000020 	add	x0, x1, x0
    4850:	f9400400 	ldr	x0, [x0, #8]
    4854:	f94017e2 	ldr	x2, [sp, #40]
    4858:	aa0003e1 	mov	x1, x0
    485c:	b9401fe0 	ldr	w0, [sp, #28]
    4860:	d63f0040 	blr	x2
    4864:	900000e0 	adrp	x0, 20000 <table_pgfault+0xff8>
    4868:	91004001 	add	x1, x0, #0x10
    486c:	b9801fe0 	ldrsw	x0, [sp, #28]
    4870:	d37be800 	lsl	x0, x0, #5
    4874:	8b000020 	add	x0, x1, x0
    4878:	b9401800 	ldr	w0, [x0, #24]
    487c:	11000401 	add	w1, w0, #0x1
    4880:	900000e0 	adrp	x0, 20000 <table_pgfault+0xff8>
    4884:	91004002 	add	x2, x0, #0x10
    4888:	b9801fe0 	ldrsw	x0, [sp, #28]
    488c:	d37be800 	lsl	x0, x0, #5
    4890:	8b000040 	add	x0, x2, x0
    4894:	b9001801 	str	w1, [x0, #24]
    4898:	17ffffd4 	b	47e8 <secondary_idle_loop+0x8>
    489c:	d503205f 	wfe
    48a0:	17ffffd2 	b	47e8 <secondary_idle_loop+0x8>

00000000000048a4 <init_device>:
    48a4:	f81b0ffe 	str	x30, [sp, #-80]!
    48a8:	f9000fe0 	str	x0, [sp, #24]
    48ac:	900000c0 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    48b0:	911fa000 	add	x0, x0, #0x7e8
    48b4:	d2800081 	mov	x1, #0x4                   	// #4
    48b8:	f9000001 	str	x1, [x0]
    48bc:	f9400fe0 	ldr	x0, [sp, #24]
    48c0:	94000442 	bl	59c8 <dtb_read_top_of_memory>
    48c4:	aa0003e1 	mov	x1, x0
    48c8:	d00000e0 	adrp	x0, 22000 <__argv+0x1f70>
    48cc:	91030000 	add	x0, x0, #0xc0
    48d0:	f9000001 	str	x1, [x0]
    48d4:	900001e0 	adrp	x0, 40000 <__ld_end_sections>
    48d8:	91000001 	add	x1, x0, #0x0
    48dc:	900000e0 	adrp	x0, 20000 <table_pgfault+0xff8>
    48e0:	91002000 	add	x0, x0, #0x8
    48e4:	f9000001 	str	x1, [x0]
    48e8:	90000160 	adrp	x0, 30000 <__ld_begin_stack>
    48ec:	91000001 	add	x1, x0, #0x0
    48f0:	900000c0 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    48f4:	911fe000 	add	x0, x0, #0x7f8
    48f8:	f9000001 	str	x1, [x0]
    48fc:	d0000080 	adrp	x0, 16000 <el1_exception_vector_table_p3>
    4900:	911e1001 	add	x1, x0, #0x784
    4904:	900000c0 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    4908:	911f8000 	add	x0, x0, #0x7e0
    490c:	f9000001 	str	x1, [x0]
    4910:	900001e0 	adrp	x0, 40000 <__ld_end_sections>
    4914:	91000001 	add	x1, x0, #0x0
    4918:	d00000e0 	adrp	x0, 22000 <__argv+0x1f70>
    491c:	91034000 	add	x0, x0, #0xd0
    4920:	f9000001 	str	x1, [x0]
    4924:	900000a0 	adrp	x0, 18000 <__ld_begin_reloc+0x1878>
    4928:	911b6001 	add	x1, x0, #0x6d8
    492c:	d00000e0 	adrp	x0, 22000 <__argv+0x1f70>
    4930:	91028000 	add	x0, x0, #0xa0
    4934:	f9000001 	str	x1, [x0]
    4938:	d0000120 	adrp	x0, 2a000 <chunks+0x7af8>
    493c:	91144001 	add	x1, x0, #0x510
    4940:	900000c0 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    4944:	911fc000 	add	x0, x0, #0x7f0
    4948:	f9000001 	str	x1, [x0]
    494c:	900000e0 	adrp	x0, 20000 <table_pgfault+0xff8>
    4950:	91002000 	add	x0, x0, #0x8
    4954:	f9400001 	ldr	x1, [x0]
    4958:	900000c0 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    495c:	911fe000 	add	x0, x0, #0x7f8
    4960:	f9400002 	ldr	x2, [x0]
    4964:	900000c0 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    4968:	911f8000 	add	x0, x0, #0x7e0
    496c:	f9400003 	ldr	x3, [x0]
    4970:	d00000e0 	adrp	x0, 22000 <__argv+0x1f70>
    4974:	91034000 	add	x0, x0, #0xd0
    4978:	f9400004 	ldr	x4, [x0]
    497c:	b00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    4980:	911cc000 	add	x0, x0, #0x730
    4984:	97fff920 	bl	2e04 <printf>
    4988:	d00000e0 	adrp	x0, 22000 <__argv+0x1f70>
    498c:	91030000 	add	x0, x0, #0xc0
    4990:	f9400001 	ldr	x1, [x0]
    4994:	d00000e0 	adrp	x0, 22000 <__argv+0x1f70>
    4998:	91034000 	add	x0, x0, #0xd0
    499c:	f9400000 	ldr	x0, [x0]
    49a0:	cb000021 	sub	x1, x1, x0
    49a4:	d00000e0 	adrp	x0, 22000 <__argv+0x1f70>
    49a8:	91032000 	add	x0, x0, #0xc8
    49ac:	f9000001 	str	x1, [x0]
    49b0:	900000c0 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    49b4:	911fe000 	add	x0, x0, #0x7f8
    49b8:	f9400001 	ldr	x1, [x0]
    49bc:	d00000e0 	adrp	x0, 22000 <__argv+0x1f70>
    49c0:	9102e000 	add	x0, x0, #0xb8
    49c4:	f9000001 	str	x1, [x0]
    49c8:	d53b0020 	mrs	x0, ctr_el0
    49cc:	f90027e0 	str	x0, [sp, #72]
    49d0:	f94027e0 	ldr	x0, [sp, #72]
    49d4:	f90023e0 	str	x0, [sp, #64]
    49d8:	f94023e0 	ldr	x0, [sp, #64]
    49dc:	d350fc00 	lsr	x0, x0, #16
    49e0:	92400c00 	and	x0, x0, #0xf
    49e4:	f9001fe0 	str	x0, [sp, #56]
    49e8:	f9401fe0 	ldr	x0, [sp, #56]
    49ec:	2a0003e1 	mov	w1, w0
    49f0:	52800080 	mov	w0, #0x4                   	// #4
    49f4:	1ac12000 	lsl	w0, w0, w1
    49f8:	93407c01 	sxtw	x1, w0
    49fc:	d00000e0 	adrp	x0, 22000 <__argv+0x1f70>
    4a00:	91124000 	add	x0, x0, #0x490
    4a04:	f9000001 	str	x1, [x0]
    4a08:	d00000e0 	adrp	x0, 22000 <__argv+0x1f70>
    4a0c:	91124000 	add	x0, x0, #0x490
    4a10:	f9400000 	ldr	x0, [x0]
    4a14:	97fff022 	bl	a9c <log2>
    4a18:	93407c01 	sxtw	x1, w0
    4a1c:	d00000e0 	adrp	x0, 22000 <__argv+0x1f70>
    4a20:	91126000 	add	x0, x0, #0x498
    4a24:	f9000001 	str	x1, [x0]
    4a28:	d53b00e0 	mrs	x0, dczid_el0
    4a2c:	f9001be0 	str	x0, [sp, #48]
    4a30:	f9401be0 	ldr	x0, [sp, #48]
    4a34:	f90017e0 	str	x0, [sp, #40]
    4a38:	f94017e0 	ldr	x0, [sp, #40]
    4a3c:	d344fc00 	lsr	x0, x0, #4
    4a40:	f100001f 	cmp	x0, #0x0
    4a44:	1a9f17e0 	cset	w0, eq  // eq = none
    4a48:	12001c00 	and	w0, w0, #0xff
    4a4c:	2a0003e1 	mov	w1, w0
    4a50:	d00000e0 	adrp	x0, 22000 <__argv+0x1f70>
    4a54:	91128000 	add	x0, x0, #0x4a0
    4a58:	39000001 	strb	w1, [x0]
    4a5c:	f94017e0 	ldr	x0, [sp, #40]
    4a60:	12000c00 	and	w0, w0, #0xf
    4a64:	52800081 	mov	w1, #0x4                   	// #4
    4a68:	1ac02020 	lsl	w0, w1, w0
    4a6c:	93407c01 	sxtw	x1, w0
    4a70:	d00000e0 	adrp	x0, 22000 <__argv+0x1f70>
    4a74:	91122000 	add	x0, x0, #0x488
    4a78:	f9000001 	str	x1, [x0]
    4a7c:	d503201f 	nop
    4a80:	f84507fe 	ldr	x30, [sp], #80
    4a84:	d65f03c0 	ret

0000000000004a88 <read_be>:
    4a88:	d10083ff 	sub	sp, sp, #0x20
    4a8c:	f90007e0 	str	x0, [sp, #8]
    4a90:	f94007e0 	ldr	x0, [sp, #8]
    4a94:	f9000fe0 	str	x0, [sp, #24]
    4a98:	f9400fe0 	ldr	x0, [sp, #24]
    4a9c:	39400000 	ldrb	w0, [x0]
    4aa0:	39005fe0 	strb	w0, [sp, #23]
    4aa4:	f9400fe0 	ldr	x0, [sp, #24]
    4aa8:	39400400 	ldrb	w0, [x0, #1]
    4aac:	39005be0 	strb	w0, [sp, #22]
    4ab0:	f9400fe0 	ldr	x0, [sp, #24]
    4ab4:	39400800 	ldrb	w0, [x0, #2]
    4ab8:	390057e0 	strb	w0, [sp, #21]
    4abc:	f9400fe0 	ldr	x0, [sp, #24]
    4ac0:	39400c00 	ldrb	w0, [x0, #3]
    4ac4:	390053e0 	strb	w0, [sp, #20]
    4ac8:	39405fe0 	ldrb	w0, [sp, #23]
    4acc:	53081c01 	lsl	w1, w0, #24
    4ad0:	39405be0 	ldrb	w0, [sp, #22]
    4ad4:	53103c00 	lsl	w0, w0, #16
    4ad8:	0b000021 	add	w1, w1, w0
    4adc:	394057e0 	ldrb	w0, [sp, #21]
    4ae0:	53185c00 	lsl	w0, w0, #8
    4ae4:	0b000021 	add	w1, w1, w0
    4ae8:	394053e0 	ldrb	w0, [sp, #20]
    4aec:	0b000020 	add	w0, w1, w0
    4af0:	910083ff 	add	sp, sp, #0x20
    4af4:	d65f03c0 	ret

0000000000004af8 <dtb_read_str>:
    4af8:	f81d0ffe 	str	x30, [sp, #-48]!
    4afc:	f9000fe0 	str	x0, [sp, #24]
    4b00:	b90017e1 	str	w1, [sp, #20]
    4b04:	f9400fe0 	ldr	x0, [sp, #24]
    4b08:	f90017e0 	str	x0, [sp, #40]
    4b0c:	f94017e0 	ldr	x0, [sp, #40]
    4b10:	91003000 	add	x0, x0, #0xc
    4b14:	97ffffdd 	bl	4a88 <read_be>
    4b18:	2a0003e1 	mov	w1, w0
    4b1c:	b94017e0 	ldr	w0, [sp, #20]
    4b20:	8b000020 	add	x0, x1, x0
    4b24:	f9400fe1 	ldr	x1, [sp, #24]
    4b28:	8b000020 	add	x0, x1, x0
    4b2c:	f90013e0 	str	x0, [sp, #32]
    4b30:	f94013e0 	ldr	x0, [sp, #32]
    4b34:	f84307fe 	ldr	x30, [sp], #48
    4b38:	d65f03c0 	ret

0000000000004b3c <dtb_read_piece>:
    4b3c:	a9ba7bf3 	stp	x19, x30, [sp, #-96]!
    4b40:	aa0803f3 	mov	x19, x8
    4b44:	f9000fe0 	str	x0, [sp, #24]
    4b48:	f9400fe0 	ldr	x0, [sp, #24]
    4b4c:	97ffffcf 	bl	4a88 <read_be>
    4b50:	b9004fe0 	str	w0, [sp, #76]
    4b54:	f9400fe0 	ldr	x0, [sp, #24]
    4b58:	f9001be0 	str	x0, [sp, #48]
    4b5c:	b9404fe0 	ldr	w0, [sp, #76]
    4b60:	b9003be0 	str	w0, [sp, #56]
    4b64:	b9404fe0 	ldr	w0, [sp, #76]
    4b68:	7100081f 	cmp	w0, #0x2
    4b6c:	54000340 	b.eq	4bd4 <dtb_read_piece+0x98>  // b.none
    4b70:	7100081f 	cmp	w0, #0x2
    4b74:	54000088 	b.hi	4b84 <dtb_read_piece+0x48>  // b.pmore
    4b78:	7100041f 	cmp	w0, #0x1
    4b7c:	540000e0 	b.eq	4b98 <dtb_read_piece+0x5c>  // b.none
    4b80:	14000033 	b	4c4c <dtb_read_piece+0x110>
    4b84:	71000c1f 	cmp	w0, #0x3
    4b88:	540002e0 	b.eq	4be4 <dtb_read_piece+0xa8>  // b.none
    4b8c:	7100241f 	cmp	w0, #0x9
    4b90:	540004e0 	b.eq	4c2c <dtb_read_piece+0xf0>  // b.none
    4b94:	1400002e 	b	4c4c <dtb_read_piece+0x110>
    4b98:	f9400fe0 	ldr	x0, [sp, #24]
    4b9c:	91001000 	add	x0, x0, #0x4
    4ba0:	f9002be0 	str	x0, [sp, #80]
    4ba4:	14000004 	b	4bb4 <dtb_read_piece+0x78>
    4ba8:	f9402be0 	ldr	x0, [sp, #80]
    4bac:	91000400 	add	x0, x0, #0x1
    4bb0:	f9002be0 	str	x0, [sp, #80]
    4bb4:	f9402be0 	ldr	x0, [sp, #80]
    4bb8:	39400000 	ldrb	w0, [x0]
    4bbc:	7100001f 	cmp	w0, #0x0
    4bc0:	54ffff41 	b.ne	4ba8 <dtb_read_piece+0x6c>  // b.any
    4bc4:	f9402be0 	ldr	x0, [sp, #80]
    4bc8:	91000400 	add	x0, x0, #0x1
    4bcc:	f9002fe0 	str	x0, [sp, #88]
    4bd0:	14000027 	b	4c6c <dtb_read_piece+0x130>
    4bd4:	f9400fe0 	ldr	x0, [sp, #24]
    4bd8:	91001000 	add	x0, x0, #0x4
    4bdc:	f9002fe0 	str	x0, [sp, #88]
    4be0:	14000023 	b	4c6c <dtb_read_piece+0x130>
    4be4:	f9400fe0 	ldr	x0, [sp, #24]
    4be8:	97ffffa8 	bl	4a88 <read_be>
    4bec:	b90023e0 	str	w0, [sp, #32]
    4bf0:	f9400fe0 	ldr	x0, [sp, #24]
    4bf4:	91001000 	add	x0, x0, #0x4
    4bf8:	97ffffa4 	bl	4a88 <read_be>
    4bfc:	b90027e0 	str	w0, [sp, #36]
    4c00:	f9400fe0 	ldr	x0, [sp, #24]
    4c04:	91002000 	add	x0, x0, #0x8
    4c08:	97ffffa0 	bl	4a88 <read_be>
    4c0c:	b9002be0 	str	w0, [sp, #40]
    4c10:	b94027e0 	ldr	w0, [sp, #36]
    4c14:	2a0003e0 	mov	w0, w0
    4c18:	91003000 	add	x0, x0, #0xc
    4c1c:	f9400fe1 	ldr	x1, [sp, #24]
    4c20:	8b000020 	add	x0, x1, x0
    4c24:	f9002fe0 	str	x0, [sp, #88]
    4c28:	14000011 	b	4c6c <dtb_read_piece+0x130>
    4c2c:	f90023ff 	str	xzr, [sp, #64]
    4c30:	aa1303e3 	mov	x3, x19
    4c34:	9100c3e2 	add	x2, sp, #0x30
    4c38:	a9400440 	ldp	x0, x1, [x2]
    4c3c:	a9000460 	stp	x0, x1, [x3]
    4c40:	f9400840 	ldr	x0, [x2, #16]
    4c44:	f9000860 	str	x0, [x3, #16]
    4c48:	14000013 	b	4c94 <dtb_read_piece+0x158>
    4c4c:	f90023ff 	str	xzr, [sp, #64]
    4c50:	aa1303e3 	mov	x3, x19
    4c54:	9100c3e2 	add	x2, sp, #0x30
    4c58:	a9400440 	ldp	x0, x1, [x2]
    4c5c:	a9000460 	stp	x0, x1, [x3]
    4c60:	f9400840 	ldr	x0, [x2, #16]
    4c64:	f9000860 	str	x0, [x3, #16]
    4c68:	1400000b 	b	4c94 <dtb_read_piece+0x158>
    4c6c:	f9402fe0 	ldr	x0, [sp, #88]
    4c70:	91000c00 	add	x0, x0, #0x3
    4c74:	927ef400 	and	x0, x0, #0xfffffffffffffffc
    4c78:	f90023e0 	str	x0, [sp, #64]
    4c7c:	aa1303e3 	mov	x3, x19
    4c80:	9100c3e2 	add	x2, sp, #0x30
    4c84:	a9400440 	ldp	x0, x1, [x2]
    4c88:	a9000460 	stp	x0, x1, [x3]
    4c8c:	f9400840 	ldr	x0, [x2, #16]
    4c90:	f9000860 	str	x0, [x3, #16]
    4c94:	a8c67bf3 	ldp	x19, x30, [sp], #96
    4c98:	d65f03c0 	ret

0000000000004c9c <fdt_find_node>:
    4c9c:	f81b0ffe 	str	x30, [sp, #-80]!
    4ca0:	f9000fe0 	str	x0, [sp, #24]
    4ca4:	f9000be1 	str	x1, [sp, #16]
    4ca8:	f9400fe0 	ldr	x0, [sp, #24]
    4cac:	f90023e0 	str	x0, [sp, #64]
    4cb0:	f94023e0 	ldr	x0, [sp, #64]
    4cb4:	91002000 	add	x0, x0, #0x8
    4cb8:	97ffff74 	bl	4a88 <read_be>
    4cbc:	2a0003e1 	mov	w1, w0
    4cc0:	f9400fe0 	ldr	x0, [sp, #24]
    4cc4:	8b000020 	add	x0, x1, x0
    4cc8:	f90027e0 	str	x0, [sp, #72]
    4ccc:	f9001fff 	str	xzr, [sp, #56]
    4cd0:	14000023 	b	4d5c <fdt_find_node+0xc0>
    4cd4:	910083e0 	add	x0, sp, #0x20
    4cd8:	aa0003e8 	mov	x8, x0
    4cdc:	f94027e0 	ldr	x0, [sp, #72]
    4ce0:	97ffff97 	bl	4b3c <dtb_read_piece>
    4ce4:	b9402be0 	ldr	w0, [sp, #40]
    4ce8:	7100081f 	cmp	w0, #0x2
    4cec:	540002e0 	b.eq	4d48 <fdt_find_node+0xac>  // b.none
    4cf0:	7100081f 	cmp	w0, #0x2
    4cf4:	54000088 	b.hi	4d04 <fdt_find_node+0x68>  // b.pmore
    4cf8:	7100041f 	cmp	w0, #0x1
    4cfc:	540000e0 	b.eq	4d18 <fdt_find_node+0x7c>  // b.none
    4d00:	14000015 	b	4d54 <fdt_find_node+0xb8>
    4d04:	71000c1f 	cmp	w0, #0x3
    4d08:	54000240 	b.eq	4d50 <fdt_find_node+0xb4>  // b.none
    4d0c:	7100241f 	cmp	w0, #0x9
    4d10:	54000180 	b.eq	4d40 <fdt_find_node+0xa4>  // b.none
    4d14:	14000010 	b	4d54 <fdt_find_node+0xb8>
    4d18:	f94027e0 	ldr	x0, [sp, #72]
    4d1c:	91001000 	add	x0, x0, #0x4
    4d20:	f9001fe0 	str	x0, [sp, #56]
    4d24:	f9400be1 	ldr	x1, [sp, #16]
    4d28:	f9401fe0 	ldr	x0, [sp, #56]
    4d2c:	97fffcf5 	bl	4100 <strcmp>
    4d30:	7100001f 	cmp	w0, #0x0
    4d34:	540000a0 	b.eq	4d48 <fdt_find_node+0xac>  // b.none
    4d38:	f94027e0 	ldr	x0, [sp, #72]
    4d3c:	14000010 	b	4d7c <fdt_find_node+0xe0>
    4d40:	d2800000 	mov	x0, #0x0                   	// #0
    4d44:	1400000e 	b	4d7c <fdt_find_node+0xe0>
    4d48:	d503201f 	nop
    4d4c:	14000002 	b	4d54 <fdt_find_node+0xb8>
    4d50:	d503201f 	nop
    4d54:	f9401be0 	ldr	x0, [sp, #48]
    4d58:	f90027e0 	str	x0, [sp, #72]
    4d5c:	f94027e0 	ldr	x0, [sp, #72]
    4d60:	f100001f 	cmp	x0, #0x0
    4d64:	54fffb81 	b.ne	4cd4 <fdt_find_node+0x38>  // b.any
    4d68:	b00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    4d6c:	911da000 	add	x0, x0, #0x768
    4d70:	97fff825 	bl	2e04 <printf>
    4d74:	97fffd57 	bl	42d0 <abort>
    4d78:	d2800000 	mov	x0, #0x0                   	// #0
    4d7c:	f84507fe 	ldr	x30, [sp], #80
    4d80:	d65f03c0 	ret

0000000000004d84 <fdt_read_node>:
    4d84:	d10e03ff 	sub	sp, sp, #0x380
    4d88:	f90003fe 	str	x30, [sp]
    4d8c:	f9000fe0 	str	x0, [sp, #24]
    4d90:	f9000be1 	str	x1, [sp, #16]
    4d94:	f9400fe0 	ldr	x0, [sp, #24]
    4d98:	91001000 	add	x0, x0, #0x4
    4d9c:	f901b3e0 	str	x0, [sp, #864]
    4da0:	f9400fe0 	ldr	x0, [sp, #24]
    4da4:	f901bfe0 	str	x0, [sp, #888]
    4da8:	f901bbff 	str	xzr, [sp, #880]
    4dac:	b9036fff 	str	wzr, [sp, #876]
    4db0:	14000039 	b	4e94 <fdt_read_node+0x110>
    4db4:	9100a3e0 	add	x0, sp, #0x28
    4db8:	aa0003e8 	mov	x8, x0
    4dbc:	f941bfe0 	ldr	x0, [sp, #888]
    4dc0:	97ffff5f 	bl	4b3c <dtb_read_piece>
    4dc4:	b94033e0 	ldr	w0, [sp, #48]
    4dc8:	7100081f 	cmp	w0, #0x2
    4dcc:	540003a0 	b.eq	4e40 <fdt_read_node+0xbc>  // b.none
    4dd0:	7100081f 	cmp	w0, #0x2
    4dd4:	54000088 	b.hi	4de4 <fdt_read_node+0x60>  // b.pmore
    4dd8:	7100041f 	cmp	w0, #0x1
    4ddc:	540000e0 	b.eq	4df8 <fdt_read_node+0x74>  // b.none
    4de0:	1400002b 	b	4e8c <fdt_read_node+0x108>
    4de4:	71000c1f 	cmp	w0, #0x3
    4de8:	540004c0 	b.eq	4e80 <fdt_read_node+0xfc>  // b.none
    4dec:	7100241f 	cmp	w0, #0x9
    4df0:	54000440 	b.eq	4e78 <fdt_read_node+0xf4>  // b.none
    4df4:	14000026 	b	4e8c <fdt_read_node+0x108>
    4df8:	b9836fe0 	ldrsw	x0, [sp, #876]
    4dfc:	d37df000 	lsl	x0, x0, #3
    4e00:	910103e1 	add	x1, sp, #0x40
    4e04:	f941bbe2 	ldr	x2, [sp, #880]
    4e08:	f8206822 	str	x2, [x1, x0]
    4e0c:	b9436fe0 	ldr	w0, [sp, #876]
    4e10:	11000400 	add	w0, w0, #0x1
    4e14:	b9036fe0 	str	w0, [sp, #876]
    4e18:	f941bfe0 	ldr	x0, [sp, #888]
    4e1c:	91001000 	add	x0, x0, #0x4
    4e20:	f901bbe0 	str	x0, [sp, #880]
    4e24:	f9400be1 	ldr	x1, [sp, #16]
    4e28:	f941bbe0 	ldr	x0, [sp, #880]
    4e2c:	97fffcb5 	bl	4100 <strcmp>
    4e30:	7100001f 	cmp	w0, #0x0
    4e34:	540002a0 	b.eq	4e88 <fdt_read_node+0x104>  // b.none
    4e38:	f941bfe0 	ldr	x0, [sp, #888]
    4e3c:	14000020 	b	4ebc <fdt_read_node+0x138>
    4e40:	b9436fe0 	ldr	w0, [sp, #876]
    4e44:	7100041f 	cmp	w0, #0x1
    4e48:	54000061 	b.ne	4e54 <fdt_read_node+0xd0>  // b.any
    4e4c:	d2800000 	mov	x0, #0x0                   	// #0
    4e50:	1400001b 	b	4ebc <fdt_read_node+0x138>
    4e54:	b9436fe0 	ldr	w0, [sp, #876]
    4e58:	51000400 	sub	w0, w0, #0x1
    4e5c:	b9036fe0 	str	w0, [sp, #876]
    4e60:	b9836fe0 	ldrsw	x0, [sp, #876]
    4e64:	d37df000 	lsl	x0, x0, #3
    4e68:	910103e1 	add	x1, sp, #0x40
    4e6c:	f8606820 	ldr	x0, [x1, x0]
    4e70:	f901bbe0 	str	x0, [sp, #880]
    4e74:	14000006 	b	4e8c <fdt_read_node+0x108>
    4e78:	d2800000 	mov	x0, #0x0                   	// #0
    4e7c:	14000010 	b	4ebc <fdt_read_node+0x138>
    4e80:	d503201f 	nop
    4e84:	14000002 	b	4e8c <fdt_read_node+0x108>
    4e88:	d503201f 	nop
    4e8c:	f9401fe0 	ldr	x0, [sp, #56]
    4e90:	f901bfe0 	str	x0, [sp, #888]
    4e94:	f941bfe0 	ldr	x0, [sp, #888]
    4e98:	f100001f 	cmp	x0, #0x0
    4e9c:	54fff8c1 	b.ne	4db4 <fdt_read_node+0x30>  // b.any
    4ea0:	b00000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    4ea4:	911e8000 	add	x0, x0, #0x7a0
    4ea8:	f941b3e2 	ldr	x2, [sp, #864]
    4eac:	f9400be1 	ldr	x1, [sp, #16]
    4eb0:	97fff7d5 	bl	2e04 <printf>
    4eb4:	97fffd07 	bl	42d0 <abort>
    4eb8:	d2800000 	mov	x0, #0x0                   	// #0
    4ebc:	f94003fe 	ldr	x30, [sp]
    4ec0:	910e03ff 	add	sp, sp, #0x380
    4ec4:	d65f03c0 	ret

0000000000004ec8 <fdt_read_prop>:
    4ec8:	d10e03ff 	sub	sp, sp, #0x380
    4ecc:	a9007bf3 	stp	x19, x30, [sp]
    4ed0:	f9000fe0 	str	x0, [sp, #24]
    4ed4:	f9000be1 	str	x1, [sp, #16]
    4ed8:	f9400fe0 	ldr	x0, [sp, #24]
    4edc:	91001000 	add	x0, x0, #0x4
    4ee0:	f901b3e0 	str	x0, [sp, #864]
    4ee4:	f9400fe0 	ldr	x0, [sp, #24]
    4ee8:	f901bfe0 	str	x0, [sp, #888]
    4eec:	f901bbff 	str	xzr, [sp, #880]
    4ef0:	b9036fff 	str	wzr, [sp, #876]
    4ef4:	14000045 	b	5008 <fdt_read_prop+0x140>
    4ef8:	910083e0 	add	x0, sp, #0x20
    4efc:	aa0003e8 	mov	x8, x0
    4f00:	f941bfe0 	ldr	x0, [sp, #888]
    4f04:	97ffff0e 	bl	4b3c <dtb_read_piece>
    4f08:	b9402be0 	ldr	w0, [sp, #40]
    4f0c:	7100081f 	cmp	w0, #0x2
    4f10:	540002e0 	b.eq	4f6c <fdt_read_prop+0xa4>  // b.none
    4f14:	7100081f 	cmp	w0, #0x2
    4f18:	54000088 	b.hi	4f28 <fdt_read_prop+0x60>  // b.pmore
    4f1c:	7100041f 	cmp	w0, #0x1
    4f20:	540000e0 	b.eq	4f3c <fdt_read_prop+0x74>  // b.none
    4f24:	14000037 	b	5000 <fdt_read_prop+0x138>
    4f28:	71000c1f 	cmp	w0, #0x3
    4f2c:	540003c0 	b.eq	4fa4 <fdt_read_prop+0xdc>  // b.none
    4f30:	7100241f 	cmp	w0, #0x9
    4f34:	54000600 	b.eq	4ff4 <fdt_read_prop+0x12c>  // b.none
    4f38:	14000032 	b	5000 <fdt_read_prop+0x138>
    4f3c:	b9836fe0 	ldrsw	x0, [sp, #876]
    4f40:	d37df000 	lsl	x0, x0, #3
    4f44:	9100e3e1 	add	x1, sp, #0x38
    4f48:	f941bbe2 	ldr	x2, [sp, #880]
    4f4c:	f8206822 	str	x2, [x1, x0]
    4f50:	b9436fe0 	ldr	w0, [sp, #876]
    4f54:	11000400 	add	w0, w0, #0x1
    4f58:	b9036fe0 	str	w0, [sp, #876]
    4f5c:	f941bfe0 	ldr	x0, [sp, #888]
    4f60:	91001000 	add	x0, x0, #0x4
    4f64:	f901bbe0 	str	x0, [sp, #880]
    4f68:	14000026 	b	5000 <fdt_read_prop+0x138>
    4f6c:	b9436fe0 	ldr	w0, [sp, #876]
    4f70:	7100041f 	cmp	w0, #0x1
    4f74:	54000061 	b.ne	4f80 <fdt_read_prop+0xb8>  // b.any
    4f78:	d2800000 	mov	x0, #0x0                   	// #0
    4f7c:	1400002d 	b	5030 <fdt_read_prop+0x168>
    4f80:	b9436fe0 	ldr	w0, [sp, #876]
    4f84:	51000400 	sub	w0, w0, #0x1
    4f88:	b9036fe0 	str	w0, [sp, #876]
    4f8c:	b9836fe0 	ldrsw	x0, [sp, #876]
    4f90:	d37df000 	lsl	x0, x0, #3
    4f94:	9100e3e1 	add	x1, sp, #0x38
    4f98:	f8606820 	ldr	x0, [x1, x0]
    4f9c:	f901bbe0 	str	x0, [sp, #880]
    4fa0:	14000018 	b	5000 <fdt_read_prop+0x138>
    4fa4:	d00000e0 	adrp	x0, 22000 <__argv+0x1f70>
    4fa8:	91120000 	add	x0, x0, #0x480
    4fac:	f9400013 	ldr	x19, [x0]
    4fb0:	f941bfe0 	ldr	x0, [sp, #888]
    4fb4:	91002000 	add	x0, x0, #0x8
    4fb8:	97fffeb4 	bl	4a88 <read_be>
    4fbc:	2a0003e1 	mov	w1, w0
    4fc0:	aa1303e0 	mov	x0, x19
    4fc4:	97fffecd 	bl	4af8 <dtb_read_str>
    4fc8:	f901afe0 	str	x0, [sp, #856]
    4fcc:	b9436fe0 	ldr	w0, [sp, #876]
    4fd0:	7100041f 	cmp	w0, #0x1
    4fd4:	54000141 	b.ne	4ffc <fdt_read_prop+0x134>  // b.any
    4fd8:	f941afe1 	ldr	x1, [sp, #856]
    4fdc:	f9400be0 	ldr	x0, [sp, #16]
    4fe0:	97fffc48 	bl	4100 <strcmp>
    4fe4:	7100001f 	cmp	w0, #0x0
    4fe8:	540000a0 	b.eq	4ffc <fdt_read_prop+0x134>  // b.none
    4fec:	f941bfe0 	ldr	x0, [sp, #888]
    4ff0:	14000010 	b	5030 <fdt_read_prop+0x168>
    4ff4:	d2800000 	mov	x0, #0x0                   	// #0
    4ff8:	1400000e 	b	5030 <fdt_read_prop+0x168>
    4ffc:	d503201f 	nop
    5000:	f9401be0 	ldr	x0, [sp, #48]
    5004:	f901bfe0 	str	x0, [sp, #888]
    5008:	f941bfe0 	ldr	x0, [sp, #888]
    500c:	f100001f 	cmp	x0, #0x0
    5010:	54fff741 	b.ne	4ef8 <fdt_read_prop+0x30>  // b.any
    5014:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    5018:	911fe000 	add	x0, x0, #0x7f8
    501c:	f941b3e2 	ldr	x2, [sp, #864]
    5020:	f9400be1 	ldr	x1, [sp, #16]
    5024:	97fff778 	bl	2e04 <printf>
    5028:	97fffcaa 	bl	42d0 <abort>
    502c:	d2800000 	mov	x0, #0x0                   	// #0
    5030:	a9407bf3 	ldp	x19, x30, [sp]
    5034:	910e03ff 	add	sp, sp, #0x380
    5038:	d65f03c0 	ret

000000000000503c <fdt_find_node_with_prop_with_index>:
    503c:	d10e83ff 	sub	sp, sp, #0x3a0
    5040:	a9007bf3 	stp	x19, x30, [sp]
    5044:	aa0803f3 	mov	x19, x8
    5048:	f90017e0 	str	x0, [sp, #40]
    504c:	f90013e1 	str	x1, [sp, #32]
    5050:	f9000fe2 	str	x2, [sp, #24]
    5054:	f9000be3 	str	x3, [sp, #16]
    5058:	f94017e0 	ldr	x0, [sp, #40]
    505c:	f901bfe0 	str	x0, [sp, #888]
    5060:	f94013e0 	ldr	x0, [sp, #32]
    5064:	f100001f 	cmp	x0, #0x0
    5068:	54000121 	b.ne	508c <fdt_find_node_with_prop_with_index+0x50>  // b.any
    506c:	f941bfe0 	ldr	x0, [sp, #888]
    5070:	91002000 	add	x0, x0, #0x8
    5074:	97fffe85 	bl	4a88 <read_be>
    5078:	2a0003e1 	mov	w1, w0
    507c:	f94017e0 	ldr	x0, [sp, #40]
    5080:	8b000020 	add	x0, x1, x0
    5084:	f901cbe0 	str	x0, [sp, #912]
    5088:	14000003 	b	5094 <fdt_find_node_with_prop_with_index+0x58>
    508c:	f94013e0 	ldr	x0, [sp, #32]
    5090:	f901cbe0 	str	x0, [sp, #912]
    5094:	f901c7ff 	str	xzr, [sp, #904]
    5098:	b90387ff 	str	wzr, [sp, #900]
    509c:	1400004c 	b	51cc <fdt_find_node_with_prop_with_index+0x190>
    50a0:	9100c3e0 	add	x0, sp, #0x30
    50a4:	aa0003e8 	mov	x8, x0
    50a8:	f941cbe0 	ldr	x0, [sp, #912]
    50ac:	97fffea4 	bl	4b3c <dtb_read_piece>
    50b0:	b9403be0 	ldr	w0, [sp, #56]
    50b4:	7100081f 	cmp	w0, #0x2
    50b8:	54000320 	b.eq	511c <fdt_find_node_with_prop_with_index+0xe0>  // b.none
    50bc:	7100081f 	cmp	w0, #0x2
    50c0:	54000088 	b.hi	50d0 <fdt_find_node_with_prop_with_index+0x94>  // b.pmore
    50c4:	7100041f 	cmp	w0, #0x1
    50c8:	540000e0 	b.eq	50e4 <fdt_find_node_with_prop_with_index+0xa8>  // b.none
    50cc:	1400003e 	b	51c4 <fdt_find_node_with_prop_with_index+0x188>
    50d0:	71000c1f 	cmp	w0, #0x3
    50d4:	54000360 	b.eq	5140 <fdt_find_node_with_prop_with_index+0x104>  // b.none
    50d8:	7100241f 	cmp	w0, #0x9
    50dc:	54000680 	b.eq	51ac <fdt_find_node_with_prop_with_index+0x170>  // b.none
    50e0:	14000039 	b	51c4 <fdt_find_node_with_prop_with_index+0x188>
    50e4:	b98387e0 	ldrsw	x0, [sp, #900]
    50e8:	d37df000 	lsl	x0, x0, #3
    50ec:	910123e1 	add	x1, sp, #0x48
    50f0:	f941c7e2 	ldr	x2, [sp, #904]
    50f4:	f8206822 	str	x2, [x1, x0]
    50f8:	b94387e0 	ldr	w0, [sp, #900]
    50fc:	11000400 	add	w0, w0, #0x1
    5100:	b90387e0 	str	w0, [sp, #900]
    5104:	f941cbe0 	ldr	x0, [sp, #912]
    5108:	f901cfe0 	str	x0, [sp, #920]
    510c:	f941cbe0 	ldr	x0, [sp, #912]
    5110:	91001000 	add	x0, x0, #0x4
    5114:	f901c7e0 	str	x0, [sp, #904]
    5118:	1400002b 	b	51c4 <fdt_find_node_with_prop_with_index+0x188>
    511c:	b94387e0 	ldr	w0, [sp, #900]
    5120:	51000400 	sub	w0, w0, #0x1
    5124:	b90387e0 	str	w0, [sp, #900]
    5128:	b98387e0 	ldrsw	x0, [sp, #900]
    512c:	d37df000 	lsl	x0, x0, #3
    5130:	910123e1 	add	x1, sp, #0x48
    5134:	f8606820 	ldr	x0, [x1, x0]
    5138:	f901c7e0 	str	x0, [sp, #904]
    513c:	14000022 	b	51c4 <fdt_find_node_with_prop_with_index+0x188>
    5140:	f941cbe0 	ldr	x0, [sp, #912]
    5144:	91002000 	add	x0, x0, #0x8
    5148:	97fffe50 	bl	4a88 <read_be>
    514c:	2a0003e1 	mov	w1, w0
    5150:	f94017e0 	ldr	x0, [sp, #40]
    5154:	97fffe69 	bl	4af8 <dtb_read_str>
    5158:	f901bbe0 	str	x0, [sp, #880]
    515c:	f9400fe1 	ldr	x1, [sp, #24]
    5160:	f941bbe0 	ldr	x0, [sp, #880]
    5164:	97fffbe7 	bl	4100 <strcmp>
    5168:	7100001f 	cmp	w0, #0x0
    516c:	540002a0 	b.eq	51c0 <fdt_find_node_with_prop_with_index+0x184>  // b.none
    5170:	f941cbe0 	ldr	x0, [sp, #912]
    5174:	f901b7e0 	str	x0, [sp, #872]
    5178:	f941b7e0 	ldr	x0, [sp, #872]
    517c:	91003000 	add	x0, x0, #0xc
    5180:	f9400be1 	ldr	x1, [sp, #16]
    5184:	97fffbdf 	bl	4100 <strcmp>
    5188:	7100001f 	cmp	w0, #0x0
    518c:	540001a0 	b.eq	51c0 <fdt_find_node_with_prop_with_index+0x184>  // b.none
    5190:	f94023e0 	ldr	x0, [sp, #64]
    5194:	f941cfe1 	ldr	x1, [sp, #920]
    5198:	f9000261 	str	x1, [x19]
    519c:	52800061 	mov	w1, #0x3                   	// #3
    51a0:	b9000a61 	str	w1, [x19, #8]
    51a4:	f9000a60 	str	x0, [x19, #16]
    51a8:	14000014 	b	51f8 <fdt_find_node_with_prop_with_index+0x1bc>
    51ac:	f900027f 	str	xzr, [x19]
    51b0:	52800120 	mov	w0, #0x9                   	// #9
    51b4:	b9000a60 	str	w0, [x19, #8]
    51b8:	f9000a7f 	str	xzr, [x19, #16]
    51bc:	1400000f 	b	51f8 <fdt_find_node_with_prop_with_index+0x1bc>
    51c0:	d503201f 	nop
    51c4:	f94023e0 	ldr	x0, [sp, #64]
    51c8:	f901cbe0 	str	x0, [sp, #912]
    51cc:	f941cbe0 	ldr	x0, [sp, #912]
    51d0:	f100001f 	cmp	x0, #0x0
    51d4:	54fff661 	b.ne	50a0 <fdt_find_node_with_prop_with_index+0x64>  // b.any
    51d8:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    51dc:	91214000 	add	x0, x0, #0x850
    51e0:	f9400fe1 	ldr	x1, [sp, #24]
    51e4:	97fffc40 	bl	42e4 <fail>
    51e8:	f900027f 	str	xzr, [x19]
    51ec:	12800000 	mov	w0, #0xffffffff            	// #-1
    51f0:	b9000a60 	str	w0, [x19, #8]
    51f4:	f9000a7f 	str	xzr, [x19, #16]
    51f8:	a9407bf3 	ldp	x19, x30, [sp]
    51fc:	910e83ff 	add	sp, sp, #0x3a0
    5200:	d65f03c0 	ret

0000000000005204 <fdt_find_prop>:
    5204:	d10e43ff 	sub	sp, sp, #0x390
    5208:	f90003fe 	str	x30, [sp]
    520c:	f90017e0 	str	x0, [sp, #40]
    5210:	f90013e1 	str	x1, [sp, #32]
    5214:	f9000fe2 	str	x2, [sp, #24]
    5218:	f94017e0 	ldr	x0, [sp, #40]
    521c:	f901bbe0 	str	x0, [sp, #880]
    5220:	f941bbe0 	ldr	x0, [sp, #880]
    5224:	91002000 	add	x0, x0, #0x8
    5228:	97fffe18 	bl	4a88 <read_be>
    522c:	2a0003e1 	mov	w1, w0
    5230:	f94017e0 	ldr	x0, [sp, #40]
    5234:	8b000020 	add	x0, x1, x0
    5238:	f901c7e0 	str	x0, [sp, #904]
    523c:	f901c3ff 	str	xzr, [sp, #896]
    5240:	b9037fff 	str	wzr, [sp, #892]
    5244:	1400003f 	b	5340 <fdt_find_prop+0x13c>
    5248:	9100c3e0 	add	x0, sp, #0x30
    524c:	aa0003e8 	mov	x8, x0
    5250:	f941c7e0 	ldr	x0, [sp, #904]
    5254:	97fffe3a 	bl	4b3c <dtb_read_piece>
    5258:	b9403be0 	ldr	w0, [sp, #56]
    525c:	7100081f 	cmp	w0, #0x2
    5260:	540002e0 	b.eq	52bc <fdt_find_prop+0xb8>  // b.none
    5264:	7100081f 	cmp	w0, #0x2
    5268:	54000088 	b.hi	5278 <fdt_find_prop+0x74>  // b.pmore
    526c:	7100041f 	cmp	w0, #0x1
    5270:	540000e0 	b.eq	528c <fdt_find_prop+0x88>  // b.none
    5274:	14000031 	b	5338 <fdt_find_prop+0x134>
    5278:	71000c1f 	cmp	w0, #0x3
    527c:	54000320 	b.eq	52e0 <fdt_find_prop+0xdc>  // b.none
    5280:	7100241f 	cmp	w0, #0x9
    5284:	54000540 	b.eq	532c <fdt_find_prop+0x128>  // b.none
    5288:	1400002c 	b	5338 <fdt_find_prop+0x134>
    528c:	b9837fe0 	ldrsw	x0, [sp, #892]
    5290:	d37df000 	lsl	x0, x0, #3
    5294:	910123e1 	add	x1, sp, #0x48
    5298:	f941c3e2 	ldr	x2, [sp, #896]
    529c:	f8206822 	str	x2, [x1, x0]
    52a0:	b9437fe0 	ldr	w0, [sp, #892]
    52a4:	11000400 	add	w0, w0, #0x1
    52a8:	b9037fe0 	str	w0, [sp, #892]
    52ac:	f941c7e0 	ldr	x0, [sp, #904]
    52b0:	91001000 	add	x0, x0, #0x4
    52b4:	f901c3e0 	str	x0, [sp, #896]
    52b8:	14000020 	b	5338 <fdt_find_prop+0x134>
    52bc:	b9437fe0 	ldr	w0, [sp, #892]
    52c0:	51000400 	sub	w0, w0, #0x1
    52c4:	b9037fe0 	str	w0, [sp, #892]
    52c8:	b9837fe0 	ldrsw	x0, [sp, #892]
    52cc:	d37df000 	lsl	x0, x0, #3
    52d0:	910123e1 	add	x1, sp, #0x48
    52d4:	f8606820 	ldr	x0, [x1, x0]
    52d8:	f901c3e0 	str	x0, [sp, #896]
    52dc:	14000017 	b	5338 <fdt_find_prop+0x134>
    52e0:	f941c7e0 	ldr	x0, [sp, #904]
    52e4:	91002000 	add	x0, x0, #0x8
    52e8:	97fffde8 	bl	4a88 <read_be>
    52ec:	2a0003e1 	mov	w1, w0
    52f0:	f94017e0 	ldr	x0, [sp, #40]
    52f4:	97fffe01 	bl	4af8 <dtb_read_str>
    52f8:	f901b7e0 	str	x0, [sp, #872]
    52fc:	f941c3e1 	ldr	x1, [sp, #896]
    5300:	f94013e0 	ldr	x0, [sp, #32]
    5304:	97fffb7f 	bl	4100 <strcmp>
    5308:	7100001f 	cmp	w0, #0x0
    530c:	54000140 	b.eq	5334 <fdt_find_prop+0x130>  // b.none
    5310:	f941b7e1 	ldr	x1, [sp, #872]
    5314:	f9400fe0 	ldr	x0, [sp, #24]
    5318:	97fffb7a 	bl	4100 <strcmp>
    531c:	7100001f 	cmp	w0, #0x0
    5320:	540000a0 	b.eq	5334 <fdt_find_prop+0x130>  // b.none
    5324:	f941c7e0 	ldr	x0, [sp, #904]
    5328:	14000010 	b	5368 <fdt_find_prop+0x164>
    532c:	d2800000 	mov	x0, #0x0                   	// #0
    5330:	1400000e 	b	5368 <fdt_find_prop+0x164>
    5334:	d503201f 	nop
    5338:	f94023e0 	ldr	x0, [sp, #64]
    533c:	f901c7e0 	str	x0, [sp, #904]
    5340:	f941c7e0 	ldr	x0, [sp, #904]
    5344:	f100001f 	cmp	x0, #0x0
    5348:	54fff801 	b.ne	5248 <fdt_find_prop+0x44>  // b.any
    534c:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    5350:	91232000 	add	x0, x0, #0x8c8
    5354:	f94013e2 	ldr	x2, [sp, #32]
    5358:	f9400fe1 	ldr	x1, [sp, #24]
    535c:	97fff6aa 	bl	2e04 <printf>
    5360:	97fffbdc 	bl	42d0 <abort>
    5364:	d2800000 	mov	x0, #0x0                   	// #0
    5368:	f94003fe 	ldr	x30, [sp]
    536c:	910e43ff 	add	sp, sp, #0x390
    5370:	d65f03c0 	ret

0000000000005374 <fdt_debug_print_node>:
    5374:	d11e43ff 	sub	sp, sp, #0x790
    5378:	a9007bf3 	stp	x19, x30, [sp]
    537c:	f9000fe0 	str	x0, [sp, #24]
    5380:	b90017e1 	str	w1, [sp, #20]
    5384:	f9400fe0 	ldr	x0, [sp, #24]
    5388:	f903c7e0 	str	x0, [sp, #1928]
    538c:	f903c3ff 	str	xzr, [sp, #1920]
    5390:	b9077fff 	str	wzr, [sp, #1916]
    5394:	14000077 	b	5570 <fdt_debug_print_node+0x1fc>
    5398:	911083e0 	add	x0, sp, #0x420
    539c:	aa0003e8 	mov	x8, x0
    53a0:	f943c7e0 	ldr	x0, [sp, #1928]
    53a4:	97fffde6 	bl	4b3c <dtb_read_piece>
    53a8:	b9442be0 	ldr	w0, [sp, #1064]
    53ac:	7100081f 	cmp	w0, #0x2
    53b0:	54000560 	b.eq	545c <fdt_debug_print_node+0xe8>  // b.none
    53b4:	7100081f 	cmp	w0, #0x2
    53b8:	54000088 	b.hi	53c8 <fdt_debug_print_node+0x54>  // b.pmore
    53bc:	7100041f 	cmp	w0, #0x1
    53c0:	540000e0 	b.eq	53dc <fdt_debug_print_node+0x68>  // b.none
    53c4:	14000069 	b	5568 <fdt_debug_print_node+0x1f4>
    53c8:	71000c1f 	cmp	w0, #0x3
    53cc:	54000600 	b.eq	548c <fdt_debug_print_node+0x118>  // b.none
    53d0:	7100241f 	cmp	w0, #0x9
    53d4:	54000d60 	b.eq	5580 <fdt_debug_print_node+0x20c>  // b.none
    53d8:	14000064 	b	5568 <fdt_debug_print_node+0x1f4>
    53dc:	b9877fe0 	ldrsw	x0, [sp, #1916]
    53e0:	d37df000 	lsl	x0, x0, #3
    53e4:	9110e3e1 	add	x1, sp, #0x438
    53e8:	f943c3e2 	ldr	x2, [sp, #1920]
    53ec:	f8206822 	str	x2, [x1, x0]
    53f0:	b9477fe0 	ldr	w0, [sp, #1916]
    53f4:	11000400 	add	w0, w0, #0x1
    53f8:	b9077fe0 	str	w0, [sp, #1916]
    53fc:	f943c7e0 	ldr	x0, [sp, #1928]
    5400:	91001000 	add	x0, x0, #0x4
    5404:	f903c3e0 	str	x0, [sp, #1920]
    5408:	b9077bff 	str	wzr, [sp, #1912]
    540c:	14000009 	b	5430 <fdt_debug_print_node+0xbc>
    5410:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    5414:	91248001 	add	x1, x0, #0x920
    5418:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    541c:	9124a000 	add	x0, x0, #0x928
    5420:	97fff679 	bl	2e04 <printf>
    5424:	b9477be0 	ldr	w0, [sp, #1912]
    5428:	11000400 	add	w0, w0, #0x1
    542c:	b9077be0 	str	w0, [sp, #1912]
    5430:	b94017e1 	ldr	w1, [sp, #20]
    5434:	b9477fe0 	ldr	w0, [sp, #1916]
    5438:	0b000020 	add	w0, w1, w0
    543c:	b9477be1 	ldr	w1, [sp, #1912]
    5440:	6b00003f 	cmp	w1, w0
    5444:	54fffe6b 	b.lt	5410 <fdt_debug_print_node+0x9c>  // b.tstop
    5448:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    544c:	9124c000 	add	x0, x0, #0x930
    5450:	f943c3e1 	ldr	x1, [sp, #1920]
    5454:	97fff66c 	bl	2e04 <printf>
    5458:	14000044 	b	5568 <fdt_debug_print_node+0x1f4>
    545c:	b9477fe0 	ldr	w0, [sp, #1916]
    5460:	7100041f 	cmp	w0, #0x1
    5464:	54000920 	b.eq	5588 <fdt_debug_print_node+0x214>  // b.none
    5468:	b9477fe0 	ldr	w0, [sp, #1916]
    546c:	51000400 	sub	w0, w0, #0x1
    5470:	b9077fe0 	str	w0, [sp, #1916]
    5474:	b9877fe0 	ldrsw	x0, [sp, #1916]
    5478:	d37df000 	lsl	x0, x0, #3
    547c:	9110e3e1 	add	x1, sp, #0x438
    5480:	f8606820 	ldr	x0, [x1, x0]
    5484:	f903c3e0 	str	x0, [sp, #1920]
    5488:	14000038 	b	5568 <fdt_debug_print_node+0x1f4>
    548c:	f943c7e0 	ldr	x0, [sp, #1928]
    5490:	f903b7e0 	str	x0, [sp, #1896]
    5494:	b00000e0 	adrp	x0, 22000 <__argv+0x1f70>
    5498:	91120000 	add	x0, x0, #0x480
    549c:	f9400013 	ldr	x19, [x0]
    54a0:	f943b7e0 	ldr	x0, [sp, #1896]
    54a4:	91002000 	add	x0, x0, #0x8
    54a8:	97fffd78 	bl	4a88 <read_be>
    54ac:	2a0003e1 	mov	w1, w0
    54b0:	aa1303e0 	mov	x0, x19
    54b4:	97fffd91 	bl	4af8 <dtb_read_str>
    54b8:	f903b3e0 	str	x0, [sp, #1888]
    54bc:	b90777ff 	str	wzr, [sp, #1908]
    54c0:	14000009 	b	54e4 <fdt_debug_print_node+0x170>
    54c4:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    54c8:	91248001 	add	x1, x0, #0x920
    54cc:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    54d0:	9124a000 	add	x0, x0, #0x928
    54d4:	97fff64c 	bl	2e04 <printf>
    54d8:	b94777e0 	ldr	w0, [sp, #1908]
    54dc:	11000400 	add	w0, w0, #0x1
    54e0:	b90777e0 	str	w0, [sp, #1908]
    54e4:	b94017e1 	ldr	w1, [sp, #20]
    54e8:	b9477fe0 	ldr	w0, [sp, #1916]
    54ec:	0b000020 	add	w0, w1, w0
    54f0:	b94777e1 	ldr	w1, [sp, #1908]
    54f4:	6b00003f 	cmp	w1, w0
    54f8:	54fffe6b 	b.lt	54c4 <fdt_debug_print_node+0x150>  // b.tstop
    54fc:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    5500:	9124e000 	add	x0, x0, #0x938
    5504:	f943b3e1 	ldr	x1, [sp, #1888]
    5508:	97fff63f 	bl	2e04 <printf>
    550c:	f943b7e0 	ldr	x0, [sp, #1896]
    5510:	91001000 	add	x0, x0, #0x4
    5514:	97fffd5d 	bl	4a88 <read_be>
    5518:	b9075fe0 	str	w0, [sp, #1884]
    551c:	b9475fe2 	ldr	w2, [sp, #1884]
    5520:	b9475fe1 	ldr	w1, [sp, #1884]
    5524:	52800c80 	mov	w0, #0x64                  	// #100
    5528:	7101905f 	cmp	w2, #0x64
    552c:	1a80d020 	csel	w0, w1, w0, le
    5530:	b9075fe0 	str	w0, [sp, #1884]
    5534:	f943b7e0 	ldr	x0, [sp, #1896]
    5538:	91003001 	add	x1, x0, #0xc
    553c:	910083e0 	add	x0, sp, #0x20
    5540:	b9475fe2 	ldr	w2, [sp, #1884]
    5544:	97ffefd2 	bl	148c <dump_hex>
    5548:	910083e1 	add	x1, sp, #0x20
    554c:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    5550:	9124a000 	add	x0, x0, #0x928
    5554:	97fff62c 	bl	2e04 <printf>
    5558:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    555c:	91250000 	add	x0, x0, #0x940
    5560:	97fff629 	bl	2e04 <printf>
    5564:	d503201f 	nop
    5568:	f9421be0 	ldr	x0, [sp, #1072]
    556c:	f903c7e0 	str	x0, [sp, #1928]
    5570:	f943c7e0 	ldr	x0, [sp, #1928]
    5574:	f100001f 	cmp	x0, #0x0
    5578:	54fff101 	b.ne	5398 <fdt_debug_print_node+0x24>  // b.any
    557c:	14000004 	b	558c <fdt_debug_print_node+0x218>
    5580:	d503201f 	nop
    5584:	14000002 	b	558c <fdt_debug_print_node+0x218>
    5588:	d503201f 	nop
    558c:	a9407bf3 	ldp	x19, x30, [sp]
    5590:	911e43ff 	add	sp, sp, #0x790
    5594:	d65f03c0 	ret

0000000000005598 <fdt_debug_print_all>:
    5598:	d11e83ff 	sub	sp, sp, #0x7a0
    559c:	f90003fe 	str	x30, [sp]
    55a0:	f9000fe0 	str	x0, [sp, #24]
    55a4:	f9400fe0 	ldr	x0, [sp, #24]
    55a8:	f903bfe0 	str	x0, [sp, #1912]
    55ac:	f943bfe0 	ldr	x0, [sp, #1912]
    55b0:	91002000 	add	x0, x0, #0x8
    55b4:	97fffd35 	bl	4a88 <read_be>
    55b8:	2a0003e1 	mov	w1, w0
    55bc:	f9400fe0 	ldr	x0, [sp, #24]
    55c0:	8b000020 	add	x0, x1, x0
    55c4:	f903cfe0 	str	x0, [sp, #1944]
    55c8:	f903cbff 	str	xzr, [sp, #1936]
    55cc:	b9078fff 	str	wzr, [sp, #1932]
    55d0:	14000075 	b	57a4 <fdt_debug_print_all+0x20c>
    55d4:	9110a3e0 	add	x0, sp, #0x428
    55d8:	aa0003e8 	mov	x8, x0
    55dc:	f943cfe0 	ldr	x0, [sp, #1944]
    55e0:	97fffd57 	bl	4b3c <dtb_read_piece>
    55e4:	b94433e0 	ldr	w0, [sp, #1072]
    55e8:	7100081f 	cmp	w0, #0x2
    55ec:	54000520 	b.eq	5690 <fdt_debug_print_all+0xf8>  // b.none
    55f0:	7100081f 	cmp	w0, #0x2
    55f4:	54000088 	b.hi	5604 <fdt_debug_print_all+0x6c>  // b.pmore
    55f8:	7100041f 	cmp	w0, #0x1
    55fc:	540000e0 	b.eq	5618 <fdt_debug_print_all+0x80>  // b.none
    5600:	14000067 	b	579c <fdt_debug_print_all+0x204>
    5604:	71000c1f 	cmp	w0, #0x3
    5608:	54000560 	b.eq	56b4 <fdt_debug_print_all+0x11c>  // b.none
    560c:	7100241f 	cmp	w0, #0x9
    5610:	54000d00 	b.eq	57b0 <fdt_debug_print_all+0x218>  // b.none
    5614:	14000062 	b	579c <fdt_debug_print_all+0x204>
    5618:	b9878fe0 	ldrsw	x0, [sp, #1932]
    561c:	d37df000 	lsl	x0, x0, #3
    5620:	911103e1 	add	x1, sp, #0x440
    5624:	f943cbe2 	ldr	x2, [sp, #1936]
    5628:	f8206822 	str	x2, [x1, x0]
    562c:	b9478fe0 	ldr	w0, [sp, #1932]
    5630:	11000400 	add	w0, w0, #0x1
    5634:	b9078fe0 	str	w0, [sp, #1932]
    5638:	f943cfe0 	ldr	x0, [sp, #1944]
    563c:	91001000 	add	x0, x0, #0x4
    5640:	f903cbe0 	str	x0, [sp, #1936]
    5644:	b9078bff 	str	wzr, [sp, #1928]
    5648:	14000009 	b	566c <fdt_debug_print_all+0xd4>
    564c:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    5650:	91248001 	add	x1, x0, #0x920
    5654:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    5658:	9124a000 	add	x0, x0, #0x928
    565c:	97fff5ea 	bl	2e04 <printf>
    5660:	b9478be0 	ldr	w0, [sp, #1928]
    5664:	11000400 	add	w0, w0, #0x1
    5668:	b9078be0 	str	w0, [sp, #1928]
    566c:	b9478be1 	ldr	w1, [sp, #1928]
    5670:	b9478fe0 	ldr	w0, [sp, #1932]
    5674:	6b00003f 	cmp	w1, w0
    5678:	54fffeab 	b.lt	564c <fdt_debug_print_all+0xb4>  // b.tstop
    567c:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    5680:	9124c000 	add	x0, x0, #0x930
    5684:	f943cbe1 	ldr	x1, [sp, #1936]
    5688:	97fff5df 	bl	2e04 <printf>
    568c:	14000044 	b	579c <fdt_debug_print_all+0x204>
    5690:	b9478fe0 	ldr	w0, [sp, #1932]
    5694:	51000400 	sub	w0, w0, #0x1
    5698:	b9078fe0 	str	w0, [sp, #1932]
    569c:	b9878fe0 	ldrsw	x0, [sp, #1932]
    56a0:	d37df000 	lsl	x0, x0, #3
    56a4:	911103e1 	add	x1, sp, #0x440
    56a8:	f8606820 	ldr	x0, [x1, x0]
    56ac:	f903cbe0 	str	x0, [sp, #1936]
    56b0:	1400003b 	b	579c <fdt_debug_print_all+0x204>
    56b4:	f943cfe0 	ldr	x0, [sp, #1944]
    56b8:	f903bbe0 	str	x0, [sp, #1904]
    56bc:	f943bbe0 	ldr	x0, [sp, #1904]
    56c0:	91002000 	add	x0, x0, #0x8
    56c4:	97fffcf1 	bl	4a88 <read_be>
    56c8:	2a0003e1 	mov	w1, w0
    56cc:	f9400fe0 	ldr	x0, [sp, #24]
    56d0:	97fffd0a 	bl	4af8 <dtb_read_str>
    56d4:	f903b7e0 	str	x0, [sp, #1896]
    56d8:	b90787ff 	str	wzr, [sp, #1924]
    56dc:	14000009 	b	5700 <fdt_debug_print_all+0x168>
    56e0:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    56e4:	91248001 	add	x1, x0, #0x920
    56e8:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    56ec:	9124a000 	add	x0, x0, #0x928
    56f0:	97fff5c5 	bl	2e04 <printf>
    56f4:	b94787e0 	ldr	w0, [sp, #1924]
    56f8:	11000400 	add	w0, w0, #0x1
    56fc:	b90787e0 	str	w0, [sp, #1924]
    5700:	b94787e1 	ldr	w1, [sp, #1924]
    5704:	b9478fe0 	ldr	w0, [sp, #1932]
    5708:	6b00003f 	cmp	w1, w0
    570c:	54fffeab 	b.lt	56e0 <fdt_debug_print_all+0x148>  // b.tstop
    5710:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    5714:	9124e000 	add	x0, x0, #0x938
    5718:	f943b7e1 	ldr	x1, [sp, #1896]
    571c:	97fff5ba 	bl	2e04 <printf>
    5720:	f943bbe0 	ldr	x0, [sp, #1904]
    5724:	91001000 	add	x0, x0, #0x4
    5728:	97fffcd8 	bl	4a88 <read_be>
    572c:	b90767e0 	str	w0, [sp, #1892]
    5730:	b94767e2 	ldr	w2, [sp, #1892]
    5734:	b94767e1 	ldr	w1, [sp, #1892]
    5738:	52800c80 	mov	w0, #0x64                  	// #100
    573c:	7101905f 	cmp	w2, #0x64
    5740:	1a80d020 	csel	w0, w1, w0, le
    5744:	b90763e0 	str	w0, [sp, #1888]
    5748:	f943bbe0 	ldr	x0, [sp, #1904]
    574c:	91003001 	add	x1, x0, #0xc
    5750:	9100a3e0 	add	x0, sp, #0x28
    5754:	b94763e2 	ldr	w2, [sp, #1888]
    5758:	97ffef4d 	bl	148c <dump_hex>
    575c:	9100a3e1 	add	x1, sp, #0x28
    5760:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    5764:	91252000 	add	x0, x0, #0x948
    5768:	aa0103e2 	mov	x2, x1
    576c:	b94767e1 	ldr	w1, [sp, #1892]
    5770:	97fff5a5 	bl	2e04 <printf>
    5774:	b94767e0 	ldr	w0, [sp, #1892]
    5778:	71018c1f 	cmp	w0, #0x63
    577c:	5400008d 	b.le	578c <fdt_debug_print_all+0x1f4>
    5780:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    5784:	91254000 	add	x0, x0, #0x950
    5788:	97fff59f 	bl	2e04 <printf>
    578c:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    5790:	91250000 	add	x0, x0, #0x940
    5794:	97fff59c 	bl	2e04 <printf>
    5798:	d503201f 	nop
    579c:	f9421fe0 	ldr	x0, [sp, #1080]
    57a0:	f903cfe0 	str	x0, [sp, #1944]
    57a4:	f943cfe0 	ldr	x0, [sp, #1944]
    57a8:	f100001f 	cmp	x0, #0x0
    57ac:	54fff141 	b.ne	55d4 <fdt_debug_print_all+0x3c>  // b.any
    57b0:	f94003fe 	ldr	x30, [sp]
    57b4:	911e83ff 	add	sp, sp, #0x7a0
    57b8:	d65f03c0 	ret

00000000000057bc <dtb_check_psci>:
    57bc:	f81d0ffe 	str	x30, [sp, #-48]!
    57c0:	f9000fe0 	str	x0, [sp, #24]
    57c4:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    57c8:	91256000 	add	x0, x0, #0x958
    57cc:	aa0003e1 	mov	x1, x0
    57d0:	f9400fe0 	ldr	x0, [sp, #24]
    57d4:	97fffd32 	bl	4c9c <fdt_find_node>
    57d8:	f90017e0 	str	x0, [sp, #40]
    57dc:	f94017e0 	ldr	x0, [sp, #40]
    57e0:	f100001f 	cmp	x0, #0x0
    57e4:	54000081 	b.ne	57f4 <dtb_check_psci+0x38>  // b.any
    57e8:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    57ec:	91258000 	add	x0, x0, #0x960
    57f0:	97fffabd 	bl	42e4 <fail>
    57f4:	d503201f 	nop
    57f8:	f84307fe 	ldr	x30, [sp], #48
    57fc:	d65f03c0 	ret

0000000000005800 <dtb_read_cpu_enable>:
    5800:	f81b0ffe 	str	x30, [sp, #-80]!
    5804:	f9000fe0 	str	x0, [sp, #24]
    5808:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    580c:	91266000 	add	x0, x0, #0x998
    5810:	aa0003e1 	mov	x1, x0
    5814:	f9400fe0 	ldr	x0, [sp, #24]
    5818:	97fffd21 	bl	4c9c <fdt_find_node>
    581c:	f90027e0 	str	x0, [sp, #72]
    5820:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    5824:	91268000 	add	x0, x0, #0x9a0
    5828:	aa0003e1 	mov	x1, x0
    582c:	f94027e0 	ldr	x0, [sp, #72]
    5830:	97fffd55 	bl	4d84 <fdt_read_node>
    5834:	f90023e0 	str	x0, [sp, #64]
    5838:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    583c:	9126a000 	add	x0, x0, #0x9a8
    5840:	aa0003e1 	mov	x1, x0
    5844:	f94027e0 	ldr	x0, [sp, #72]
    5848:	97fffd4f 	bl	4d84 <fdt_read_node>
    584c:	f9001fe0 	str	x0, [sp, #56]
    5850:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    5854:	9126c000 	add	x0, x0, #0x9b0
    5858:	aa0003e1 	mov	x1, x0
    585c:	f94027e0 	ldr	x0, [sp, #72]
    5860:	97fffd49 	bl	4d84 <fdt_read_node>
    5864:	f9001be0 	str	x0, [sp, #48]
    5868:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    586c:	9126e000 	add	x0, x0, #0x9b8
    5870:	aa0003e1 	mov	x1, x0
    5874:	f94027e0 	ldr	x0, [sp, #72]
    5878:	97fffd43 	bl	4d84 <fdt_read_node>
    587c:	f90017e0 	str	x0, [sp, #40]
    5880:	f94023e0 	ldr	x0, [sp, #64]
    5884:	f100001f 	cmp	x0, #0x0
    5888:	540000a1 	b.ne	589c <dtb_read_cpu_enable+0x9c>  // b.any
    588c:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    5890:	91270000 	add	x0, x0, #0x9c0
    5894:	97fffa94 	bl	42e4 <fail>
    5898:	14000015 	b	58ec <dtb_read_cpu_enable+0xec>
    589c:	f9401fe0 	ldr	x0, [sp, #56]
    58a0:	f100001f 	cmp	x0, #0x0
    58a4:	540000a1 	b.ne	58b8 <dtb_read_cpu_enable+0xb8>  // b.any
    58a8:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    58ac:	91278000 	add	x0, x0, #0x9e0
    58b0:	97fffa8d 	bl	42e4 <fail>
    58b4:	1400000e 	b	58ec <dtb_read_cpu_enable+0xec>
    58b8:	f9401be0 	ldr	x0, [sp, #48]
    58bc:	f100001f 	cmp	x0, #0x0
    58c0:	540000a1 	b.ne	58d4 <dtb_read_cpu_enable+0xd4>  // b.any
    58c4:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    58c8:	91280000 	add	x0, x0, #0xa00
    58cc:	97fffa86 	bl	42e4 <fail>
    58d0:	14000007 	b	58ec <dtb_read_cpu_enable+0xec>
    58d4:	f94017e0 	ldr	x0, [sp, #40]
    58d8:	f100001f 	cmp	x0, #0x0
    58dc:	54000081 	b.ne	58ec <dtb_read_cpu_enable+0xec>  // b.any
    58e0:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    58e4:	91288000 	add	x0, x0, #0xa20
    58e8:	97fffa7f 	bl	42e4 <fail>
    58ec:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    58f0:	91290000 	add	x0, x0, #0xa40
    58f4:	aa0003e1 	mov	x1, x0
    58f8:	f94023e0 	ldr	x0, [sp, #64]
    58fc:	97fffd73 	bl	4ec8 <fdt_read_prop>
    5900:	f90013e0 	str	x0, [sp, #32]
    5904:	f94013e0 	ldr	x0, [sp, #32]
    5908:	f100001f 	cmp	x0, #0x0
    590c:	54000081 	b.ne	591c <dtb_read_cpu_enable+0x11c>  // b.any
    5910:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    5914:	91294000 	add	x0, x0, #0xa50
    5918:	97fffa73 	bl	42e4 <fail>
    591c:	f94013e0 	ldr	x0, [sp, #32]
    5920:	91003002 	add	x2, x0, #0xc
    5924:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    5928:	91256000 	add	x0, x0, #0x958
    592c:	aa0003e1 	mov	x1, x0
    5930:	aa0203e0 	mov	x0, x2
    5934:	97fff9f3 	bl	4100 <strcmp>
    5938:	7100001f 	cmp	w0, #0x0
    593c:	54000080 	b.eq	594c <dtb_read_cpu_enable+0x14c>  // b.none
    5940:	f9400fe0 	ldr	x0, [sp, #24]
    5944:	97ffff9e 	bl	57bc <dtb_check_psci>
    5948:	14000006 	b	5960 <dtb_read_cpu_enable+0x160>
    594c:	f94013e0 	ldr	x0, [sp, #32]
    5950:	91003001 	add	x1, x0, #0xc
    5954:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    5958:	912a2000 	add	x0, x0, #0xa88
    595c:	97fffa62 	bl	42e4 <fail>
    5960:	d503201f 	nop
    5964:	f84507fe 	ldr	x30, [sp], #80
    5968:	d65f03c0 	ret

000000000000596c <dtb_bootargs>:
    596c:	f81d0ffe 	str	x30, [sp, #-48]!
    5970:	f9000fe0 	str	x0, [sp, #24]
    5974:	f9400fe0 	ldr	x0, [sp, #24]
    5978:	97ffffa2 	bl	5800 <dtb_read_cpu_enable>
    597c:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    5980:	912b0001 	add	x1, x0, #0xac0
    5984:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    5988:	912b4000 	add	x0, x0, #0xad0
    598c:	aa0103e2 	mov	x2, x1
    5990:	aa0003e1 	mov	x1, x0
    5994:	f9400fe0 	ldr	x0, [sp, #24]
    5998:	97fffe1b 	bl	5204 <fdt_find_prop>
    599c:	f90017e0 	str	x0, [sp, #40]
    59a0:	f94017e0 	ldr	x0, [sp, #40]
    59a4:	f100001f 	cmp	x0, #0x0
    59a8:	54000081 	b.ne	59b8 <dtb_bootargs+0x4c>  // b.any
    59ac:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    59b0:	912b6000 	add	x0, x0, #0xad8
    59b4:	14000003 	b	59c0 <dtb_bootargs+0x54>
    59b8:	f94017e0 	ldr	x0, [sp, #40]
    59bc:	91003000 	add	x0, x0, #0xc
    59c0:	f84307fe 	ldr	x30, [sp], #48
    59c4:	d65f03c0 	ret

00000000000059c8 <dtb_read_top_of_memory>:
    59c8:	f8170ffe 	str	x30, [sp, #-144]!
    59cc:	f9001fe0 	str	x0, [sp, #56]
    59d0:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    59d4:	912b8001 	add	x1, x0, #0xae0
    59d8:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    59dc:	912ba000 	add	x0, x0, #0xae8
    59e0:	910143e2 	add	x2, sp, #0x50
    59e4:	aa0203e8 	mov	x8, x2
    59e8:	aa0103e3 	mov	x3, x1
    59ec:	aa0003e2 	mov	x2, x0
    59f0:	d2800001 	mov	x1, #0x0                   	// #0
    59f4:	f9401fe0 	ldr	x0, [sp, #56]
    59f8:	97fffd91 	bl	503c <fdt_find_node_with_prop_with_index>
    59fc:	f9402be0 	ldr	x0, [sp, #80]
    5a00:	f90043e0 	str	x0, [sp, #128]
    5a04:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    5a08:	912be000 	add	x0, x0, #0xaf8
    5a0c:	aa0003e1 	mov	x1, x0
    5a10:	f94043e0 	ldr	x0, [sp, #128]
    5a14:	97fffd2d 	bl	4ec8 <fdt_read_prop>
    5a18:	f9003fe0 	str	x0, [sp, #120]
    5a1c:	b9008fff 	str	wzr, [sp, #140]
    5a20:	14000010 	b	5a60 <dtb_read_top_of_memory+0x98>
    5a24:	f9403fe0 	ldr	x0, [sp, #120]
    5a28:	91003001 	add	x1, x0, #0xc
    5a2c:	b9408fe0 	ldr	w0, [sp, #140]
    5a30:	531e7400 	lsl	w0, w0, #2
    5a34:	93407c00 	sxtw	x0, w0
    5a38:	8b000020 	add	x0, x1, x0
    5a3c:	97fffc13 	bl	4a88 <read_be>
    5a40:	2a0003e2 	mov	w2, w0
    5a44:	b9808fe0 	ldrsw	x0, [sp, #140]
    5a48:	d37ef400 	lsl	x0, x0, #2
    5a4c:	910103e1 	add	x1, sp, #0x40
    5a50:	b8206822 	str	w2, [x1, x0]
    5a54:	b9408fe0 	ldr	w0, [sp, #140]
    5a58:	11000400 	add	w0, w0, #0x1
    5a5c:	b9008fe0 	str	w0, [sp, #140]
    5a60:	b9408fe0 	ldr	w0, [sp, #140]
    5a64:	71000c1f 	cmp	w0, #0x3
    5a68:	54fffded 	b.le	5a24 <dtb_read_top_of_memory+0x5c>
    5a6c:	b94043e0 	ldr	w0, [sp, #64]
    5a70:	2a0003e0 	mov	w0, w0
    5a74:	d3607c01 	lsl	x1, x0, #32
    5a78:	b94047e0 	ldr	w0, [sp, #68]
    5a7c:	2a0003e0 	mov	w0, w0
    5a80:	aa000020 	orr	x0, x1, x0
    5a84:	f9003be0 	str	x0, [sp, #112]
    5a88:	b9404be0 	ldr	w0, [sp, #72]
    5a8c:	2a0003e0 	mov	w0, w0
    5a90:	d3607c01 	lsl	x1, x0, #32
    5a94:	b9404fe0 	ldr	w0, [sp, #76]
    5a98:	2a0003e0 	mov	w0, w0
    5a9c:	aa000020 	orr	x0, x1, x0
    5aa0:	f90037e0 	str	x0, [sp, #104]
    5aa4:	f94033e1 	ldr	x1, [sp, #96]
    5aa8:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    5aac:	912b8002 	add	x2, x0, #0xae0
    5ab0:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    5ab4:	912ba000 	add	x0, x0, #0xae8
    5ab8:	910043e3 	add	x3, sp, #0x10
    5abc:	aa0303e8 	mov	x8, x3
    5ac0:	aa0203e3 	mov	x3, x2
    5ac4:	aa0003e2 	mov	x2, x0
    5ac8:	f9401fe0 	ldr	x0, [sp, #56]
    5acc:	97fffd5c 	bl	503c <fdt_find_node_with_prop_with_index>
    5ad0:	910143e2 	add	x2, sp, #0x50
    5ad4:	910043e3 	add	x3, sp, #0x10
    5ad8:	a9400460 	ldp	x0, x1, [x3]
    5adc:	a9000440 	stp	x0, x1, [x2]
    5ae0:	f9400860 	ldr	x0, [x3, #16]
    5ae4:	f9000840 	str	x0, [x2, #16]
    5ae8:	f9402be0 	ldr	x0, [sp, #80]
    5aec:	f100001f 	cmp	x0, #0x0
    5af0:	540000c0 	b.eq	5b08 <dtb_read_top_of_memory+0x140>  // b.none
    5af4:	f9402be0 	ldr	x0, [sp, #80]
    5af8:	91001001 	add	x1, x0, #0x4
    5afc:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    5b00:	912c0000 	add	x0, x0, #0xb00
    5b04:	97fff9f8 	bl	42e4 <fail>
    5b08:	f9403be1 	ldr	x1, [sp, #112]
    5b0c:	f94037e0 	ldr	x0, [sp, #104]
    5b10:	8b000020 	add	x0, x1, x0
    5b14:	f84907fe 	ldr	x30, [sp], #144
    5b18:	d65f03c0 	ret

0000000000005b1c <default_handler>:
    5b1c:	f81b0ffe 	str	x30, [sp, #-80]!
    5b20:	f9000fe0 	str	x0, [sp, #24]
    5b24:	f9000be1 	str	x1, [sp, #16]
    5b28:	f9400be0 	ldr	x0, [sp, #16]
    5b2c:	d35afc00 	lsr	x0, x0, #26
    5b30:	f90027e0 	str	x0, [sp, #72]
    5b34:	97fffa22 	bl	43bc <get_cpu>
    5b38:	f90023e0 	str	x0, [sp, #64]
    5b3c:	f00000a0 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    5b40:	910d8000 	add	x0, x0, #0x360
    5b44:	9400024a 	bl	646c <lock>
    5b48:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    5b4c:	91334000 	add	x0, x0, #0xcd0
    5b50:	f94023e1 	ldr	x1, [sp, #64]
    5b54:	97fff4ac 	bl	2e04 <printf>
    5b58:	d538c000 	mrs	x0, vbar_el1
    5b5c:	f9001fe0 	str	x0, [sp, #56]
    5b60:	f9401fe1 	ldr	x1, [sp, #56]
    5b64:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    5b68:	9133c000 	add	x0, x0, #0xcf0
    5b6c:	97fff4a6 	bl	2e04 <printf>
    5b70:	d00000a0 	adrp	x0, 1b000 <__compound_literal.4+0x18>
    5b74:	91122000 	add	x0, x0, #0x488
    5b78:	f9400fe1 	ldr	x1, [sp, #24]
    5b7c:	f8617801 	ldr	x1, [x0, x1, lsl #3]
    5b80:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    5b84:	91342000 	add	x0, x0, #0xd08
    5b88:	aa0103e2 	mov	x2, x1
    5b8c:	f9400fe1 	ldr	x1, [sp, #24]
    5b90:	97fff49d 	bl	2e04 <printf>
    5b94:	d00000a0 	adrp	x0, 1b000 <__compound_literal.4+0x18>
    5b98:	91142000 	add	x0, x0, #0x508
    5b9c:	f94027e1 	ldr	x1, [sp, #72]
    5ba0:	f8617801 	ldr	x1, [x0, x1, lsl #3]
    5ba4:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    5ba8:	91348000 	add	x0, x0, #0xd20
    5bac:	aa0103e2 	mov	x2, x1
    5bb0:	f94027e1 	ldr	x1, [sp, #72]
    5bb4:	97fff494 	bl	2e04 <printf>
    5bb8:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    5bbc:	9134e000 	add	x0, x0, #0xd38
    5bc0:	f9400be1 	ldr	x1, [sp, #16]
    5bc4:	97fff490 	bl	2e04 <printf>
    5bc8:	d5386000 	mrs	x0, far_el1
    5bcc:	f9001be0 	str	x0, [sp, #48]
    5bd0:	f9401be1 	ldr	x1, [sp, #48]
    5bd4:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    5bd8:	91354000 	add	x0, x0, #0xd50
    5bdc:	97fff48a 	bl	2e04 <printf>
    5be0:	d5384020 	mrs	x0, elr_el1
    5be4:	f90017e0 	str	x0, [sp, #40]
    5be8:	f94017e1 	ldr	x1, [sp, #40]
    5bec:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    5bf0:	9135a000 	add	x0, x0, #0xd68
    5bf4:	97fff484 	bl	2e04 <printf>
    5bf8:	900000a0 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    5bfc:	91360000 	add	x0, x0, #0xd80
    5c00:	97fff481 	bl	2e04 <printf>
    5c04:	f00000a0 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    5c08:	910d8000 	add	x0, x0, #0x360
    5c0c:	9400022c 	bl	64bc <unlock>
    5c10:	97fff9b0 	bl	42d0 <abort>
    5c14:	d2800000 	mov	x0, #0x0                   	// #0
    5c18:	f84507fe 	ldr	x30, [sp], #80
    5c1c:	d65f03c0 	ret

0000000000005c20 <set_handler>:
    5c20:	f81c0ffe 	str	x30, [sp, #-64]!
    5c24:	f90017e0 	str	x0, [sp, #40]
    5c28:	f90013e1 	str	x1, [sp, #32]
    5c2c:	f9000fe2 	str	x2, [sp, #24]
    5c30:	97fff9e3 	bl	43bc <get_cpu>
    5c34:	b9003fe0 	str	w0, [sp, #60]
    5c38:	900000c0 	adrp	x0, 1d000 <table>
    5c3c:	91000000 	add	x0, x0, #0x0
    5c40:	b9803fe1 	ldrsw	x1, [sp, #60]
    5c44:	d37ef422 	lsl	x2, x1, #2
    5c48:	f94017e1 	ldr	x1, [sp, #40]
    5c4c:	8b010041 	add	x1, x2, x1
    5c50:	d37ae422 	lsl	x2, x1, #6
    5c54:	f94013e1 	ldr	x1, [sp, #32]
    5c58:	8b010041 	add	x1, x2, x1
    5c5c:	f9400fe2 	ldr	x2, [sp, #24]
    5c60:	f8217802 	str	x2, [x0, x1, lsl #3]
    5c64:	d503201f 	nop
    5c68:	f84407fe 	ldr	x30, [sp], #64
    5c6c:	d65f03c0 	ret

0000000000005c70 <reset_handler>:
    5c70:	f81d0ffe 	str	x30, [sp, #-48]!
    5c74:	f9000fe0 	str	x0, [sp, #24]
    5c78:	f9000be1 	str	x1, [sp, #16]
    5c7c:	97fff9d0 	bl	43bc <get_cpu>
    5c80:	b9002fe0 	str	w0, [sp, #44]
    5c84:	900000c0 	adrp	x0, 1d000 <table>
    5c88:	91000000 	add	x0, x0, #0x0
    5c8c:	b9802fe1 	ldrsw	x1, [sp, #44]
    5c90:	d37ef422 	lsl	x2, x1, #2
    5c94:	f9400fe1 	ldr	x1, [sp, #24]
    5c98:	8b010041 	add	x1, x2, x1
    5c9c:	d37ae422 	lsl	x2, x1, #6
    5ca0:	f9400be1 	ldr	x1, [sp, #16]
    5ca4:	8b010041 	add	x1, x2, x1
    5ca8:	f821781f 	str	xzr, [x0, x1, lsl #3]
    5cac:	d503201f 	nop
    5cb0:	f84307fe 	ldr	x30, [sp], #48
    5cb4:	d65f03c0 	ret

0000000000005cb8 <drop_to_el0>:
    5cb8:	d4000141 	svc	#0xa
    5cbc:	d503201f 	nop
    5cc0:	d65f03c0 	ret

0000000000005cc4 <raise_to_el1>:
    5cc4:	d4000161 	svc	#0xb
    5cc8:	d503201f 	nop
    5ccc:	d65f03c0 	ret

0000000000005cd0 <default_svc_drop_el0>:
    5cd0:	d10083ff 	sub	sp, sp, #0x20
    5cd4:	f9000fe0 	str	x0, [sp, #24]
    5cd8:	f9000be1 	str	x1, [sp, #16]
    5cdc:	f90007e2 	str	x2, [sp, #8]
    5ce0:	d5384012 	mrs	x18, spsr_el1
    5ce4:	d344fe52 	lsr	x18, x18, #4
    5ce8:	d37cee52 	lsl	x18, x18, #4
    5cec:	d5184012 	msr	spsr_el1, x18
    5cf0:	d503379f 	dsb	nsh
    5cf4:	d5033fdf 	isb
    5cf8:	d2800000 	mov	x0, #0x0                   	// #0
    5cfc:	910083ff 	add	sp, sp, #0x20
    5d00:	d65f03c0 	ret

0000000000005d04 <default_svc_raise_el1>:
    5d04:	d10083ff 	sub	sp, sp, #0x20
    5d08:	f9000fe0 	str	x0, [sp, #24]
    5d0c:	f9000be1 	str	x1, [sp, #16]
    5d10:	f90007e2 	str	x2, [sp, #8]
    5d14:	d5384012 	mrs	x18, spsr_el1
    5d18:	d344fe52 	lsr	x18, x18, #4
    5d1c:	d37cee52 	lsl	x18, x18, #4
    5d20:	91001252 	add	x18, x18, #0x4
    5d24:	91000252 	add	x18, x18, #0x0
    5d28:	d5184012 	msr	spsr_el1, x18
    5d2c:	d503379f 	dsb	nsh
    5d30:	d5033fdf 	isb
    5d34:	d2800000 	mov	x0, #0x0                   	// #0
    5d38:	910083ff 	add	sp, sp, #0x20
    5d3c:	d65f03c0 	ret

0000000000005d40 <default_svc_read_currentel>:
    5d40:	d100c3ff 	sub	sp, sp, #0x30
    5d44:	f9000fe0 	str	x0, [sp, #24]
    5d48:	f9000be1 	str	x1, [sp, #16]
    5d4c:	f90007e2 	str	x2, [sp, #8]
    5d50:	d5384000 	mrs	x0, spsr_el1
    5d54:	927e0400 	and	x0, x0, #0xc
    5d58:	f90017e0 	str	x0, [sp, #40]
    5d5c:	f94017e0 	ldr	x0, [sp, #40]
    5d60:	9100c3ff 	add	sp, sp, #0x30
    5d64:	d65f03c0 	ret

0000000000005d68 <default_svc_handler>:
    5d68:	f81c0ffe 	str	x30, [sp, #-64]!
    5d6c:	f90017e0 	str	x0, [sp, #40]
    5d70:	f90013e1 	str	x1, [sp, #32]
    5d74:	f9000fe2 	str	x2, [sp, #24]
    5d78:	f94013e0 	ldr	x0, [sp, #32]
    5d7c:	92405c00 	and	x0, x0, #0xffffff
    5d80:	f9001fe0 	str	x0, [sp, #56]
    5d84:	97fff98e 	bl	43bc <get_cpu>
    5d88:	b90037e0 	str	w0, [sp, #52]
    5d8c:	f00000a0 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    5d90:	91200000 	add	x0, x0, #0x800
    5d94:	b98037e1 	ldrsw	x1, [sp, #52]
    5d98:	d37ae422 	lsl	x2, x1, #6
    5d9c:	f9401fe1 	ldr	x1, [sp, #56]
    5da0:	8b010041 	add	x1, x2, x1
    5da4:	f8617800 	ldr	x0, [x0, x1, lsl #3]
    5da8:	f100001f 	cmp	x0, #0x0
    5dac:	540003a1 	b.ne	5e20 <default_svc_handler+0xb8>  // b.any
    5db0:	f9401fe0 	ldr	x0, [sp, #56]
    5db4:	f100281f 	cmp	x0, #0xa
    5db8:	540000c1 	b.ne	5dd0 <default_svc_handler+0x68>  // b.any
    5dbc:	f9400fe2 	ldr	x2, [sp, #24]
    5dc0:	f94013e1 	ldr	x1, [sp, #32]
    5dc4:	f94017e0 	ldr	x0, [sp, #40]
    5dc8:	97ffffc2 	bl	5cd0 <default_svc_drop_el0>
    5dcc:	1400001f 	b	5e48 <default_svc_handler+0xe0>
    5dd0:	f9401fe0 	ldr	x0, [sp, #56]
    5dd4:	f1002c1f 	cmp	x0, #0xb
    5dd8:	540000c1 	b.ne	5df0 <default_svc_handler+0x88>  // b.any
    5ddc:	f9400fe2 	ldr	x2, [sp, #24]
    5de0:	f94013e1 	ldr	x1, [sp, #32]
    5de4:	f94017e0 	ldr	x0, [sp, #40]
    5de8:	97ffffc7 	bl	5d04 <default_svc_raise_el1>
    5dec:	14000017 	b	5e48 <default_svc_handler+0xe0>
    5df0:	f9401fe0 	ldr	x0, [sp, #56]
    5df4:	f100301f 	cmp	x0, #0xc
    5df8:	540000c1 	b.ne	5e10 <default_svc_handler+0xa8>  // b.any
    5dfc:	f9400fe2 	ldr	x2, [sp, #24]
    5e00:	f94013e1 	ldr	x1, [sp, #32]
    5e04:	f94017e0 	ldr	x0, [sp, #40]
    5e08:	97ffffce 	bl	5d40 <default_svc_read_currentel>
    5e0c:	1400000f 	b	5e48 <default_svc_handler+0xe0>
    5e10:	f94013e1 	ldr	x1, [sp, #32]
    5e14:	f94017e0 	ldr	x0, [sp, #40]
    5e18:	97ffff41 	bl	5b1c <default_handler>
    5e1c:	1400000b 	b	5e48 <default_svc_handler+0xe0>
    5e20:	f00000a0 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    5e24:	91200000 	add	x0, x0, #0x800
    5e28:	b98037e1 	ldrsw	x1, [sp, #52]
    5e2c:	d37ae422 	lsl	x2, x1, #6
    5e30:	f9401fe1 	ldr	x1, [sp, #56]
    5e34:	8b010041 	add	x1, x2, x1
    5e38:	f8617802 	ldr	x2, [x0, x1, lsl #3]
    5e3c:	f9400fe1 	ldr	x1, [sp, #24]
    5e40:	f94013e0 	ldr	x0, [sp, #32]
    5e44:	d63f0040 	blr	x2
    5e48:	f84407fe 	ldr	x30, [sp], #64
    5e4c:	d65f03c0 	ret

0000000000005e50 <default_pgfault_handler>:
    5e50:	f81b0ffe 	str	x30, [sp, #-80]!
    5e54:	f90017e0 	str	x0, [sp, #40]
    5e58:	f90013e1 	str	x1, [sp, #32]
    5e5c:	f9000fe2 	str	x2, [sp, #24]
    5e60:	d5386000 	mrs	x0, far_el1
    5e64:	f90027e0 	str	x0, [sp, #72]
    5e68:	f94027e0 	ldr	x0, [sp, #72]
    5e6c:	f90023e0 	str	x0, [sp, #64]
    5e70:	97fff953 	bl	43bc <get_cpu>
    5e74:	b9003fe0 	str	w0, [sp, #60]
    5e78:	f94023e1 	ldr	x1, [sp, #64]
    5e7c:	d2902060 	mov	x0, #0x8103                	// #33027
    5e80:	f2a40800 	movk	x0, #0x2040, lsl #16
    5e84:	f2c10200 	movk	x0, #0x810, lsl #32
    5e88:	f2e04080 	movk	x0, #0x204, lsl #48
    5e8c:	9bc07c20 	umulh	x0, x1, x0
    5e90:	cb000022 	sub	x2, x1, x0
    5e94:	d341fc42 	lsr	x2, x2, #1
    5e98:	8b020000 	add	x0, x0, x2
    5e9c:	d346fc02 	lsr	x2, x0, #6
    5ea0:	aa0203e0 	mov	x0, x2
    5ea4:	d379e000 	lsl	x0, x0, #7
    5ea8:	cb020000 	sub	x0, x0, x2
    5eac:	cb000020 	sub	x0, x1, x0
    5eb0:	f9001be0 	str	x0, [sp, #48]
    5eb4:	d00000c0 	adrp	x0, 1f000 <__argc>
    5eb8:	91002000 	add	x0, x0, #0x8
    5ebc:	b9803fe1 	ldrsw	x1, [sp, #60]
    5ec0:	d379e022 	lsl	x2, x1, #7
    5ec4:	f9401be1 	ldr	x1, [sp, #48]
    5ec8:	8b010041 	add	x1, x2, x1
    5ecc:	f8617800 	ldr	x0, [x0, x1, lsl #3]
    5ed0:	f100001f 	cmp	x0, #0x0
    5ed4:	540000a1 	b.ne	5ee8 <default_pgfault_handler+0x98>  // b.any
    5ed8:	f94013e1 	ldr	x1, [sp, #32]
    5edc:	f94017e0 	ldr	x0, [sp, #40]
    5ee0:	97ffff0f 	bl	5b1c <default_handler>
    5ee4:	1400000b 	b	5f10 <default_pgfault_handler+0xc0>
    5ee8:	d00000c0 	adrp	x0, 1f000 <__argc>
    5eec:	91002000 	add	x0, x0, #0x8
    5ef0:	b9803fe1 	ldrsw	x1, [sp, #60]
    5ef4:	d379e022 	lsl	x2, x1, #7
    5ef8:	f9401be1 	ldr	x1, [sp, #48]
    5efc:	8b010041 	add	x1, x2, x1
    5f00:	f8617802 	ldr	x2, [x0, x1, lsl #3]
    5f04:	f9400fe1 	ldr	x1, [sp, #24]
    5f08:	f94013e0 	ldr	x0, [sp, #32]
    5f0c:	d63f0040 	blr	x2
    5f10:	f84507fe 	ldr	x30, [sp], #80
    5f14:	d65f03c0 	ret

0000000000005f18 <handle_exception>:
    5f18:	f81b0ffe 	str	x30, [sp, #-80]!
    5f1c:	f90017e0 	str	x0, [sp, #40]
    5f20:	f90013e1 	str	x1, [sp, #32]
    5f24:	f9000fe2 	str	x2, [sp, #24]
    5f28:	f94013e0 	ldr	x0, [sp, #32]
    5f2c:	d35afc00 	lsr	x0, x0, #26
    5f30:	f90027e0 	str	x0, [sp, #72]
    5f34:	97fff922 	bl	43bc <get_cpu>
    5f38:	b90047e0 	str	w0, [sp, #68]
    5f3c:	900000c0 	adrp	x0, 1d000 <table>
    5f40:	91000000 	add	x0, x0, #0x0
    5f44:	b98047e1 	ldrsw	x1, [sp, #68]
    5f48:	d37ef422 	lsl	x2, x1, #2
    5f4c:	f94017e1 	ldr	x1, [sp, #40]
    5f50:	8b010041 	add	x1, x2, x1
    5f54:	d37ae422 	lsl	x2, x1, #6
    5f58:	f94027e1 	ldr	x1, [sp, #72]
    5f5c:	8b010041 	add	x1, x2, x1
    5f60:	f8617800 	ldr	x0, [x0, x1, lsl #3]
    5f64:	f9001fe0 	str	x0, [sp, #56]
    5f68:	f9401fe0 	ldr	x0, [sp, #56]
    5f6c:	f100001f 	cmp	x0, #0x0
    5f70:	540000c0 	b.eq	5f88 <handle_exception+0x70>  // b.none
    5f74:	f9401fe2 	ldr	x2, [sp, #56]
    5f78:	f9400fe1 	ldr	x1, [sp, #24]
    5f7c:	f94013e0 	ldr	x0, [sp, #32]
    5f80:	d63f0040 	blr	x2
    5f84:	14000015 	b	5fd8 <handle_exception+0xc0>
    5f88:	f94027e0 	ldr	x0, [sp, #72]
    5f8c:	f100541f 	cmp	x0, #0x15
    5f90:	540000c1 	b.ne	5fa8 <handle_exception+0x90>  // b.any
    5f94:	f9400fe2 	ldr	x2, [sp, #24]
    5f98:	f94013e1 	ldr	x1, [sp, #32]
    5f9c:	f94017e0 	ldr	x0, [sp, #40]
    5fa0:	97ffff72 	bl	5d68 <default_svc_handler>
    5fa4:	1400000d 	b	5fd8 <handle_exception+0xc0>
    5fa8:	f94027e0 	ldr	x0, [sp, #72]
    5fac:	b2400000 	orr	x0, x0, #0x1
    5fb0:	f100941f 	cmp	x0, #0x25
    5fb4:	540000c1 	b.ne	5fcc <handle_exception+0xb4>  // b.any
    5fb8:	f9400fe2 	ldr	x2, [sp, #24]
    5fbc:	f94013e1 	ldr	x1, [sp, #32]
    5fc0:	f94017e0 	ldr	x0, [sp, #40]
    5fc4:	97ffffa3 	bl	5e50 <default_pgfault_handler>
    5fc8:	14000004 	b	5fd8 <handle_exception+0xc0>
    5fcc:	f94013e1 	ldr	x1, [sp, #32]
    5fd0:	f94017e0 	ldr	x0, [sp, #40]
    5fd4:	97fffed2 	bl	5b1c <default_handler>
    5fd8:	f84507fe 	ldr	x30, [sp], #80
    5fdc:	d65f03c0 	ret

0000000000005fe0 <set_svc_handler>:
    5fe0:	f81d0ffe 	str	x30, [sp, #-48]!
    5fe4:	f9000fe0 	str	x0, [sp, #24]
    5fe8:	f9000be1 	str	x1, [sp, #16]
    5fec:	97fff8f4 	bl	43bc <get_cpu>
    5ff0:	b9002fe0 	str	w0, [sp, #44]
    5ff4:	f00000a0 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    5ff8:	91200000 	add	x0, x0, #0x800
    5ffc:	b9802fe1 	ldrsw	x1, [sp, #44]
    6000:	d37ae422 	lsl	x2, x1, #6
    6004:	f9400fe1 	ldr	x1, [sp, #24]
    6008:	8b010041 	add	x1, x2, x1
    600c:	f9400be2 	ldr	x2, [sp, #16]
    6010:	f8217802 	str	x2, [x0, x1, lsl #3]
    6014:	d503201f 	nop
    6018:	f84307fe 	ldr	x30, [sp], #48
    601c:	d65f03c0 	ret

0000000000006020 <reset_svc_handler>:
    6020:	f81d0ffe 	str	x30, [sp, #-48]!
    6024:	f9000fe0 	str	x0, [sp, #24]
    6028:	97fff8e5 	bl	43bc <get_cpu>
    602c:	b9002fe0 	str	w0, [sp, #44]
    6030:	d00000a0 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    6034:	91200000 	add	x0, x0, #0x800
    6038:	b9802fe1 	ldrsw	x1, [sp, #44]
    603c:	d37ae422 	lsl	x2, x1, #6
    6040:	f9400fe1 	ldr	x1, [sp, #24]
    6044:	8b010041 	add	x1, x2, x1
    6048:	f821781f 	str	xzr, [x0, x1, lsl #3]
    604c:	d503201f 	nop
    6050:	f84307fe 	ldr	x30, [sp], #48
    6054:	d65f03c0 	ret

0000000000006058 <set_pgfault_handler>:
    6058:	f81d0ffe 	str	x30, [sp, #-48]!
    605c:	f9000fe0 	str	x0, [sp, #24]
    6060:	f9000be1 	str	x1, [sp, #16]
    6064:	97fff8d6 	bl	43bc <get_cpu>
    6068:	b9002fe0 	str	w0, [sp, #44]
    606c:	f9400fe1 	ldr	x1, [sp, #24]
    6070:	d2902060 	mov	x0, #0x8103                	// #33027
    6074:	f2a40800 	movk	x0, #0x2040, lsl #16
    6078:	f2c10200 	movk	x0, #0x810, lsl #32
    607c:	f2e04080 	movk	x0, #0x204, lsl #48
    6080:	9bc07c20 	umulh	x0, x1, x0
    6084:	cb000022 	sub	x2, x1, x0
    6088:	d341fc42 	lsr	x2, x2, #1
    608c:	8b020000 	add	x0, x0, x2
    6090:	d346fc02 	lsr	x2, x0, #6
    6094:	aa0203e0 	mov	x0, x2
    6098:	d379e000 	lsl	x0, x0, #7
    609c:	cb020000 	sub	x0, x0, x2
    60a0:	cb000022 	sub	x2, x1, x0
    60a4:	2a0203e0 	mov	w0, w2
    60a8:	b9002be0 	str	w0, [sp, #40]
    60ac:	b00000c0 	adrp	x0, 1f000 <__argc>
    60b0:	91002000 	add	x0, x0, #0x8
    60b4:	b9802be1 	ldrsw	x1, [sp, #40]
    60b8:	b9802fe2 	ldrsw	x2, [sp, #44]
    60bc:	d379e042 	lsl	x2, x2, #7
    60c0:	8b010041 	add	x1, x2, x1
    60c4:	f8617800 	ldr	x0, [x0, x1, lsl #3]
    60c8:	f100001f 	cmp	x0, #0x0
    60cc:	540000a0 	b.eq	60e0 <set_pgfault_handler+0x88>  // b.none
    60d0:	f0000080 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    60d4:	91362000 	add	x0, x0, #0xd88
    60d8:	97fff0ff 	bl	24d4 <puts>
    60dc:	97fff87d 	bl	42d0 <abort>
    60e0:	b00000c0 	adrp	x0, 1f000 <__argc>
    60e4:	91002000 	add	x0, x0, #0x8
    60e8:	b9802be1 	ldrsw	x1, [sp, #40]
    60ec:	b9802fe2 	ldrsw	x2, [sp, #44]
    60f0:	d379e042 	lsl	x2, x2, #7
    60f4:	8b010041 	add	x1, x2, x1
    60f8:	f9400be2 	ldr	x2, [sp, #16]
    60fc:	f8217802 	str	x2, [x0, x1, lsl #3]
    6100:	d5033f9f 	dsb	sy
    6104:	d503201f 	nop
    6108:	f84307fe 	ldr	x30, [sp], #48
    610c:	d65f03c0 	ret

0000000000006110 <reset_pgfault_handler>:
    6110:	f81d0ffe 	str	x30, [sp, #-48]!
    6114:	f9000fe0 	str	x0, [sp, #24]
    6118:	97fff8a9 	bl	43bc <get_cpu>
    611c:	b9002fe0 	str	w0, [sp, #44]
    6120:	f9400fe2 	ldr	x2, [sp, #24]
    6124:	d2902060 	mov	x0, #0x8103                	// #33027
    6128:	f2a40800 	movk	x0, #0x2040, lsl #16
    612c:	f2c10200 	movk	x0, #0x810, lsl #32
    6130:	f2e04080 	movk	x0, #0x204, lsl #48
    6134:	9bc07c40 	umulh	x0, x2, x0
    6138:	cb000041 	sub	x1, x2, x0
    613c:	d341fc21 	lsr	x1, x1, #1
    6140:	8b010000 	add	x0, x0, x1
    6144:	d346fc01 	lsr	x1, x0, #6
    6148:	aa0103e0 	mov	x0, x1
    614c:	d379e000 	lsl	x0, x0, #7
    6150:	cb010000 	sub	x0, x0, x1
    6154:	cb000041 	sub	x1, x2, x0
    6158:	b00000c0 	adrp	x0, 1f000 <__argc>
    615c:	91002000 	add	x0, x0, #0x8
    6160:	b9802fe2 	ldrsw	x2, [sp, #44]
    6164:	d379e042 	lsl	x2, x2, #7
    6168:	8b010041 	add	x1, x2, x1
    616c:	f821781f 	str	xzr, [x0, x1, lsl #3]
    6170:	d503201f 	nop
    6174:	f84307fe 	ldr	x30, [sp], #48
    6178:	d65f03c0 	ret

000000000000617c <flush_icache_vector_entries>:
    617c:	f81b0ffe 	str	x30, [sp, #-80]!
    6180:	97fff88f 	bl	43bc <get_cpu>
    6184:	d374cc01 	lsl	x1, x0, #12
    6188:	900000e0 	adrp	x0, 22000 <__argv+0x1f70>
    618c:	9102c000 	add	x0, x0, #0xb0
    6190:	f9400000 	ldr	x0, [x0]
    6194:	8b000020 	add	x0, x1, x0
    6198:	f9001fe0 	str	x0, [sp, #56]
    619c:	97fff888 	bl	43bc <get_cpu>
    61a0:	d374cc01 	lsl	x1, x0, #12
    61a4:	900000e0 	adrp	x0, 22000 <__argv+0x1f70>
    61a8:	9102a000 	add	x0, x0, #0xa8
    61ac:	f9400000 	ldr	x0, [x0]
    61b0:	8b000020 	add	x0, x1, x0
    61b4:	f9001be0 	str	x0, [sp, #48]
    61b8:	d53b0020 	mrs	x0, ctr_el0
    61bc:	f90017e0 	str	x0, [sp, #40]
    61c0:	f94017e0 	ldr	x0, [sp, #40]
    61c4:	12000c00 	and	w0, w0, #0xf
    61c8:	52800021 	mov	w1, #0x1                   	// #1
    61cc:	1ac02020 	lsl	w0, w1, w0
    61d0:	93407c00 	sxtw	x0, w0
    61d4:	f90013e0 	str	x0, [sp, #32]
    61d8:	d53b0020 	mrs	x0, ctr_el0
    61dc:	f9000fe0 	str	x0, [sp, #24]
    61e0:	f9400fe0 	ldr	x0, [sp, #24]
    61e4:	d350fc00 	lsr	x0, x0, #16
    61e8:	12000c00 	and	w0, w0, #0xf
    61ec:	52800021 	mov	w1, #0x1                   	// #1
    61f0:	1ac02020 	lsl	w0, w1, w0
    61f4:	93407c00 	sxtw	x0, w0
    61f8:	f9000be0 	str	x0, [sp, #16]
    61fc:	f9401fe0 	ldr	x0, [sp, #56]
    6200:	f90027e0 	str	x0, [sp, #72]
    6204:	14000008 	b	6224 <flush_icache_vector_entries+0xa8>
    6208:	f94027e0 	ldr	x0, [sp, #72]
    620c:	d50b7b20 	dc	cvau, x0
    6210:	f9400be0 	ldr	x0, [sp, #16]
    6214:	d37ef400 	lsl	x0, x0, #2
    6218:	f94027e1 	ldr	x1, [sp, #72]
    621c:	8b000020 	add	x0, x1, x0
    6220:	f90027e0 	str	x0, [sp, #72]
    6224:	f9401fe0 	ldr	x0, [sp, #56]
    6228:	91400400 	add	x0, x0, #0x1, lsl #12
    622c:	f94027e1 	ldr	x1, [sp, #72]
    6230:	eb00003f 	cmp	x1, x0
    6234:	54fffea3 	b.cc	6208 <flush_icache_vector_entries+0x8c>  // b.lo, b.ul, b.last
    6238:	d5033f9f 	dsb	sy
    623c:	f9401be0 	ldr	x0, [sp, #48]
    6240:	f90023e0 	str	x0, [sp, #64]
    6244:	14000008 	b	6264 <flush_icache_vector_entries+0xe8>
    6248:	f94023e0 	ldr	x0, [sp, #64]
    624c:	d50b7520 	ic	ivau, x0
    6250:	f94013e0 	ldr	x0, [sp, #32]
    6254:	d37ef400 	lsl	x0, x0, #2
    6258:	f94023e1 	ldr	x1, [sp, #64]
    625c:	8b000020 	add	x0, x1, x0
    6260:	f90023e0 	str	x0, [sp, #64]
    6264:	f9401be0 	ldr	x0, [sp, #48]
    6268:	91400400 	add	x0, x0, #0x1, lsl #12
    626c:	f94023e1 	ldr	x1, [sp, #64]
    6270:	eb00003f 	cmp	x1, x0
    6274:	54fffea3 	b.cc	6248 <flush_icache_vector_entries+0xcc>  // b.lo, b.ul, b.last
    6278:	d5033f9f 	dsb	sy
    627c:	d5033fdf 	isb
    6280:	d503201f 	nop
    6284:	f84507fe 	ldr	x30, [sp], #80
    6288:	d65f03c0 	ret

000000000000628c <hotswap_exception>:
    628c:	f81c0ffe 	str	x30, [sp, #-64]!
    6290:	f9000fe0 	str	x0, [sp, #24]
    6294:	f9000be1 	str	x1, [sp, #16]
    6298:	d2801000 	mov	x0, #0x80                  	// #128
    629c:	94000828 	bl	833c <alloc>
    62a0:	f9001be0 	str	x0, [sp, #48]
    62a4:	97fff846 	bl	43bc <get_cpu>
    62a8:	d374cc01 	lsl	x1, x0, #12
    62ac:	900000e0 	adrp	x0, 22000 <__argv+0x1f70>
    62b0:	9102c000 	add	x0, x0, #0xb0
    62b4:	f9400000 	ldr	x0, [x0]
    62b8:	8b000021 	add	x1, x1, x0
    62bc:	f9400fe0 	ldr	x0, [sp, #24]
    62c0:	8b000020 	add	x0, x1, x0
    62c4:	f90017e0 	str	x0, [sp, #40]
    62c8:	b9003fff 	str	wzr, [sp, #60]
    62cc:	14000018 	b	632c <hotswap_exception+0xa0>
    62d0:	b9803fe0 	ldrsw	x0, [sp, #60]
    62d4:	d37ef400 	lsl	x0, x0, #2
    62d8:	f94017e1 	ldr	x1, [sp, #40]
    62dc:	8b000021 	add	x1, x1, x0
    62e0:	b9803fe0 	ldrsw	x0, [sp, #60]
    62e4:	d37ef400 	lsl	x0, x0, #2
    62e8:	f9401be2 	ldr	x2, [sp, #48]
    62ec:	8b000040 	add	x0, x2, x0
    62f0:	b9400021 	ldr	w1, [x1]
    62f4:	b9000001 	str	w1, [x0]
    62f8:	b9803fe0 	ldrsw	x0, [sp, #60]
    62fc:	d37ef400 	lsl	x0, x0, #2
    6300:	f9400be1 	ldr	x1, [sp, #16]
    6304:	8b000021 	add	x1, x1, x0
    6308:	b9803fe0 	ldrsw	x0, [sp, #60]
    630c:	d37ef400 	lsl	x0, x0, #2
    6310:	f94017e2 	ldr	x2, [sp, #40]
    6314:	8b000040 	add	x0, x2, x0
    6318:	b9400021 	ldr	w1, [x1]
    631c:	b9000001 	str	w1, [x0]
    6320:	b9403fe0 	ldr	w0, [sp, #60]
    6324:	11000400 	add	w0, w0, #0x1
    6328:	b9003fe0 	str	w0, [sp, #60]
    632c:	b9403fe0 	ldr	w0, [sp, #60]
    6330:	71007c1f 	cmp	w0, #0x1f
    6334:	54fffced 	b.le	62d0 <hotswap_exception+0x44>
    6338:	97ffff91 	bl	617c <flush_icache_vector_entries>
    633c:	f9401be0 	ldr	x0, [sp, #48]
    6340:	f84407fe 	ldr	x30, [sp], #64
    6344:	d65f03c0 	ret

0000000000006348 <restore_hotswapped_exception>:
    6348:	f81d0ffe 	str	x30, [sp, #-48]!
    634c:	f9000fe0 	str	x0, [sp, #24]
    6350:	f9000be1 	str	x1, [sp, #16]
    6354:	97fff81a 	bl	43bc <get_cpu>
    6358:	d374cc01 	lsl	x1, x0, #12
    635c:	f9400fe0 	ldr	x0, [sp, #24]
    6360:	8b000021 	add	x1, x1, x0
    6364:	900000e0 	adrp	x0, 22000 <__argv+0x1f70>
    6368:	9102c000 	add	x0, x0, #0xb0
    636c:	f9400000 	ldr	x0, [x0]
    6370:	8b000020 	add	x0, x1, x0
    6374:	f90013e0 	str	x0, [sp, #32]
    6378:	b9002fff 	str	wzr, [sp, #44]
    637c:	1400000e 	b	63b4 <restore_hotswapped_exception+0x6c>
    6380:	b9802fe0 	ldrsw	x0, [sp, #44]
    6384:	d37ef400 	lsl	x0, x0, #2
    6388:	f9400be1 	ldr	x1, [sp, #16]
    638c:	8b000021 	add	x1, x1, x0
    6390:	b9802fe0 	ldrsw	x0, [sp, #44]
    6394:	d37ef400 	lsl	x0, x0, #2
    6398:	f94013e2 	ldr	x2, [sp, #32]
    639c:	8b000040 	add	x0, x2, x0
    63a0:	b9400021 	ldr	w1, [x1]
    63a4:	b9000001 	str	w1, [x0]
    63a8:	b9402fe0 	ldr	w0, [sp, #44]
    63ac:	11000400 	add	w0, w0, #0x1
    63b0:	b9002fe0 	str	w0, [sp, #44]
    63b4:	b9402fe0 	ldr	w0, [sp, #44]
    63b8:	71007c1f 	cmp	w0, #0x1f
    63bc:	54fffe2d 	b.le	6380 <restore_hotswapped_exception+0x38>
    63c0:	97ffff6f 	bl	617c <flush_icache_vector_entries>
    63c4:	f9400be0 	ldr	x0, [sp, #16]
    63c8:	940007f1 	bl	838c <free>
    63cc:	d503201f 	nop
    63d0:	f84307fe 	ldr	x30, [sp], #48
    63d4:	d65f03c0 	ret

00000000000063d8 <__psci_invoke>:
    63d8:	d10083ff 	sub	sp, sp, #0x20
    63dc:	f9000fe0 	str	x0, [sp, #24]
    63e0:	f9000be1 	str	x1, [sp, #16]
    63e4:	f90007e2 	str	x2, [sp, #8]
    63e8:	f90003e3 	str	x3, [sp]
    63ec:	f9400be1 	ldr	x1, [sp, #16]
    63f0:	f94007e2 	ldr	x2, [sp, #8]
    63f4:	f94003e3 	ldr	x3, [sp]
    63f8:	f9400fe0 	ldr	x0, [sp, #24]
    63fc:	d4000002 	hvc	#0x0
    6400:	f9000fe0 	str	x0, [sp, #24]
    6404:	d503201f 	nop
    6408:	910083ff 	add	sp, sp, #0x20
    640c:	d65f03c0 	ret

0000000000006410 <psci_cpu_on>:
    6410:	f81e0ffe 	str	x30, [sp, #-32]!
    6414:	f9000fe0 	str	x0, [sp, #24]
    6418:	d0ffffc0 	adrp	x0, 0 <_start>
    641c:	91017000 	add	x0, x0, #0x5c
    6420:	d2800003 	mov	x3, #0x0                   	// #0
    6424:	aa0003e2 	mov	x2, x0
    6428:	f9400fe1 	ldr	x1, [sp, #24]
    642c:	d2800060 	mov	x0, #0x3                   	// #3
    6430:	f2b88000 	movk	x0, #0xc400, lsl #16
    6434:	97ffffe9 	bl	63d8 <__psci_invoke>
    6438:	d503201f 	nop
    643c:	f84207fe 	ldr	x30, [sp], #32
    6440:	d65f03c0 	ret

0000000000006444 <psci_system_off>:
    6444:	f81f0ffe 	str	x30, [sp, #-16]!
    6448:	d2800003 	mov	x3, #0x0                   	// #0
    644c:	d2800002 	mov	x2, #0x0                   	// #0
    6450:	d2800001 	mov	x1, #0x0                   	// #0
    6454:	d2800100 	mov	x0, #0x8                   	// #8
    6458:	f2b08000 	movk	x0, #0x8400, lsl #16
    645c:	97ffffdf 	bl	63d8 <__psci_invoke>
    6460:	d503201f 	nop
    6464:	f84107fe 	ldr	x30, [sp], #16
    6468:	d65f03c0 	ret

000000000000646c <lock>:
    646c:	f81e0ffe 	str	x30, [sp, #-32]!
    6470:	f9000fe0 	str	x0, [sp, #24]
    6474:	97fff7e7 	bl	4410 <current_thread_info>
    6478:	39404400 	ldrb	w0, [x0, #17]
    647c:	7100001f 	cmp	w0, #0x0
    6480:	54000180 	b.eq	64b0 <lock+0x44>  // b.none
    6484:	900000a0 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    6488:	913d8000 	add	x0, x0, #0xf60
    648c:	39400000 	ldrb	w0, [x0]
    6490:	7100001f 	cmp	w0, #0x0
    6494:	54000080 	b.eq	64a4 <lock+0x38>  // b.none
    6498:	f9400fe0 	ldr	x0, [sp, #24]
    649c:	940000a1 	bl	6720 <mutex_lock>
    64a0:	14000005 	b	64b4 <lock+0x48>
    64a4:	f9400fe0 	ldr	x0, [sp, #24]
    64a8:	94000055 	bl	65fc <lamport_lock>
    64ac:	14000002 	b	64b4 <lock+0x48>
    64b0:	d503201f 	nop
    64b4:	f84207fe 	ldr	x30, [sp], #32
    64b8:	d65f03c0 	ret

00000000000064bc <unlock>:
    64bc:	f81e0ffe 	str	x30, [sp, #-32]!
    64c0:	f9000fe0 	str	x0, [sp, #24]
    64c4:	97fff7d3 	bl	4410 <current_thread_info>
    64c8:	39404400 	ldrb	w0, [x0, #17]
    64cc:	7100001f 	cmp	w0, #0x0
    64d0:	54000180 	b.eq	6500 <unlock+0x44>  // b.none
    64d4:	900000a0 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    64d8:	913d8000 	add	x0, x0, #0xf60
    64dc:	39400000 	ldrb	w0, [x0]
    64e0:	7100001f 	cmp	w0, #0x0
    64e4:	54000080 	b.eq	64f4 <unlock+0x38>  // b.none
    64e8:	f9400fe0 	ldr	x0, [sp, #24]
    64ec:	94000096 	bl	6744 <mutex_unlock>
    64f0:	14000005 	b	6504 <unlock+0x48>
    64f4:	f9400fe0 	ldr	x0, [sp, #24]
    64f8:	94000071 	bl	66bc <lamport_unlock>
    64fc:	14000002 	b	6504 <unlock+0x48>
    6500:	d503201f 	nop
    6504:	f84207fe 	ldr	x30, [sp], #32
    6508:	d65f03c0 	ret

000000000000650c <get_ticket>:
    650c:	d10083ff 	sub	sp, sp, #0x20
    6510:	f90007e0 	str	x0, [sp, #8]
    6514:	b9001fff 	str	wzr, [sp, #28]
    6518:	b9001bff 	str	wzr, [sp, #24]
    651c:	14000010 	b	655c <get_ticket+0x50>
    6520:	f94007e0 	ldr	x0, [sp, #8]
    6524:	b9801be1 	ldrsw	x1, [sp, #24]
    6528:	91001021 	add	x1, x1, #0x4
    652c:	b8617800 	ldr	w0, [x0, x1, lsl #2]
    6530:	b9401fe1 	ldr	w1, [sp, #28]
    6534:	6b00003f 	cmp	w1, w0
    6538:	540000c2 	b.cs	6550 <get_ticket+0x44>  // b.hs, b.nlast
    653c:	f94007e0 	ldr	x0, [sp, #8]
    6540:	b9801be1 	ldrsw	x1, [sp, #24]
    6544:	91001021 	add	x1, x1, #0x4
    6548:	b8617800 	ldr	w0, [x0, x1, lsl #2]
    654c:	b9001fe0 	str	w0, [sp, #28]
    6550:	b9401be0 	ldr	w0, [sp, #24]
    6554:	11000400 	add	w0, w0, #0x1
    6558:	b9001be0 	str	w0, [sp, #24]
    655c:	b9401be0 	ldr	w0, [sp, #24]
    6560:	71000c1f 	cmp	w0, #0x3
    6564:	54fffded 	b.le	6520 <get_ticket+0x14>
    6568:	b9401fe0 	ldr	w0, [sp, #28]
    656c:	11000400 	add	w0, w0, #0x1
    6570:	910083ff 	add	sp, sp, #0x20
    6574:	d65f03c0 	ret

0000000000006578 <lex_less>:
    6578:	d10043ff 	sub	sp, sp, #0x10
    657c:	f90007e0 	str	x0, [sp, #8]
    6580:	b90007e1 	str	w1, [sp, #4]
    6584:	b90003e2 	str	w2, [sp]
    6588:	f94007e0 	ldr	x0, [sp, #8]
    658c:	b98007e1 	ldrsw	x1, [sp, #4]
    6590:	91001021 	add	x1, x1, #0x4
    6594:	b8617801 	ldr	w1, [x0, x1, lsl #2]
    6598:	f94007e0 	ldr	x0, [sp, #8]
    659c:	b98003e2 	ldrsw	x2, [sp]
    65a0:	91001042 	add	x2, x2, #0x4
    65a4:	b8627800 	ldr	w0, [x0, x2, lsl #2]
    65a8:	6b00003f 	cmp	w1, w0
    65ac:	540001e3 	b.cc	65e8 <lex_less+0x70>  // b.lo, b.ul, b.last
    65b0:	f94007e0 	ldr	x0, [sp, #8]
    65b4:	b98007e1 	ldrsw	x1, [sp, #4]
    65b8:	91001021 	add	x1, x1, #0x4
    65bc:	b8617801 	ldr	w1, [x0, x1, lsl #2]
    65c0:	f94007e0 	ldr	x0, [sp, #8]
    65c4:	b98003e2 	ldrsw	x2, [sp]
    65c8:	91001042 	add	x2, x2, #0x4
    65cc:	b8627800 	ldr	w0, [x0, x2, lsl #2]
    65d0:	6b00003f 	cmp	w1, w0
    65d4:	540000e1 	b.ne	65f0 <lex_less+0x78>  // b.any
    65d8:	b94007e1 	ldr	w1, [sp, #4]
    65dc:	b94003e0 	ldr	w0, [sp]
    65e0:	6b00003f 	cmp	w1, w0
    65e4:	5400006a 	b.ge	65f0 <lex_less+0x78>  // b.tcont
    65e8:	52800020 	mov	w0, #0x1                   	// #1
    65ec:	14000002 	b	65f4 <lex_less+0x7c>
    65f0:	52800000 	mov	w0, #0x0                   	// #0
    65f4:	910043ff 	add	sp, sp, #0x10
    65f8:	d65f03c0 	ret

00000000000065fc <lamport_lock>:
    65fc:	f81d0ffe 	str	x30, [sp, #-48]!
    6600:	f9000fe0 	str	x0, [sp, #24]
    6604:	97fff76e 	bl	43bc <get_cpu>
    6608:	b9002be0 	str	w0, [sp, #40]
    660c:	f9400fe0 	ldr	x0, [sp, #24]
    6610:	b9802be1 	ldrsw	x1, [sp, #40]
    6614:	52800022 	mov	w2, #0x1                   	// #1
    6618:	b8217802 	str	w2, [x0, x1, lsl #2]
    661c:	f9400fe0 	ldr	x0, [sp, #24]
    6620:	97ffffbb 	bl	650c <get_ticket>
    6624:	2a0003e2 	mov	w2, w0
    6628:	f9400fe0 	ldr	x0, [sp, #24]
    662c:	b9802be1 	ldrsw	x1, [sp, #40]
    6630:	91001021 	add	x1, x1, #0x4
    6634:	b8217802 	str	w2, [x0, x1, lsl #2]
    6638:	f9400fe0 	ldr	x0, [sp, #24]
    663c:	b9802be1 	ldrsw	x1, [sp, #40]
    6640:	b821781f 	str	wzr, [x0, x1, lsl #2]
    6644:	b9002fff 	str	wzr, [sp, #44]
    6648:	14000017 	b	66a4 <lamport_lock+0xa8>
    664c:	d503201f 	nop
    6650:	f9400fe0 	ldr	x0, [sp, #24]
    6654:	b9802fe1 	ldrsw	x1, [sp, #44]
    6658:	b8617800 	ldr	w0, [x0, x1, lsl #2]
    665c:	7100001f 	cmp	w0, #0x0
    6660:	54ffff81 	b.ne	6650 <lamport_lock+0x54>  // b.any
    6664:	d503201f 	nop
    6668:	f9400fe0 	ldr	x0, [sp, #24]
    666c:	b9802fe1 	ldrsw	x1, [sp, #44]
    6670:	91001021 	add	x1, x1, #0x4
    6674:	b8617800 	ldr	w0, [x0, x1, lsl #2]
    6678:	7100001f 	cmp	w0, #0x0
    667c:	540000e0 	b.eq	6698 <lamport_lock+0x9c>  // b.none
    6680:	b9402be2 	ldr	w2, [sp, #40]
    6684:	b9402fe1 	ldr	w1, [sp, #44]
    6688:	f9400fe0 	ldr	x0, [sp, #24]
    668c:	97ffffbb 	bl	6578 <lex_less>
    6690:	7100001f 	cmp	w0, #0x0
    6694:	54fffea1 	b.ne	6668 <lamport_lock+0x6c>  // b.any
    6698:	b9402fe0 	ldr	w0, [sp, #44]
    669c:	11000400 	add	w0, w0, #0x1
    66a0:	b9002fe0 	str	w0, [sp, #44]
    66a4:	b9402fe0 	ldr	w0, [sp, #44]
    66a8:	71000c1f 	cmp	w0, #0x3
    66ac:	54fffd0d 	b.le	664c <lamport_lock+0x50>
    66b0:	d503201f 	nop
    66b4:	f84307fe 	ldr	x30, [sp], #48
    66b8:	d65f03c0 	ret

00000000000066bc <lamport_unlock>:
    66bc:	f81d0ffe 	str	x30, [sp, #-48]!
    66c0:	f9000fe0 	str	x0, [sp, #24]
    66c4:	97fff73e 	bl	43bc <get_cpu>
    66c8:	b9002fe0 	str	w0, [sp, #44]
    66cc:	d5033fbf 	dmb	sy
    66d0:	f9400fe0 	ldr	x0, [sp, #24]
    66d4:	b9802fe1 	ldrsw	x1, [sp, #44]
    66d8:	91001021 	add	x1, x1, #0x4
    66dc:	b821781f 	str	wzr, [x0, x1, lsl #2]
    66e0:	d5033fbf 	dmb	sy
    66e4:	d503201f 	nop
    66e8:	f84307fe 	ldr	x30, [sp], #48
    66ec:	d65f03c0 	ret

00000000000066f0 <__atomic_wait_and_set>:
    66f0:	d10043ff 	sub	sp, sp, #0x10
    66f4:	f90007e0 	str	x0, [sp, #8]
    66f8:	f90003e1 	str	x1, [sp]
    66fc:	f94007e2 	ldr	x2, [sp, #8]
    6700:	f94003e3 	ldr	x3, [sp]
    6704:	885f7c40 	ldxr	w0, [x2]
    6708:	35ffffe0 	cbnz	w0, 6704 <__atomic_wait_and_set+0x14>
    670c:	c8017c43 	stxr	w1, x3, [x2]
    6710:	35ffffa1 	cbnz	w1, 6704 <__atomic_wait_and_set+0x14>
    6714:	d503201f 	nop
    6718:	910043ff 	add	sp, sp, #0x10
    671c:	d65f03c0 	ret

0000000000006720 <mutex_lock>:
    6720:	f81e0ffe 	str	x30, [sp, #-32]!
    6724:	f9000fe0 	str	x0, [sp, #24]
    6728:	f9400fe0 	ldr	x0, [sp, #24]
    672c:	d2800021 	mov	x1, #0x1                   	// #1
    6730:	97fffff0 	bl	66f0 <__atomic_wait_and_set>
    6734:	d5033fbf 	dmb	sy
    6738:	d503201f 	nop
    673c:	f84207fe 	ldr	x30, [sp], #32
    6740:	d65f03c0 	ret

0000000000006744 <mutex_unlock>:
    6744:	d10043ff 	sub	sp, sp, #0x10
    6748:	f90007e0 	str	x0, [sp, #8]
    674c:	d5033fbf 	dmb	sy
    6750:	f94007e0 	ldr	x0, [sp, #8]
    6754:	f900001f 	str	xzr, [x0]
    6758:	d503201f 	nop
    675c:	910043ff 	add	sp, sp, #0x10
    6760:	d65f03c0 	ret

0000000000006764 <bwait>:
    6764:	f81c0ffe 	str	x30, [sp, #-64]!
    6768:	b9002fe0 	str	w0, [sp, #44]
    676c:	b9002be1 	str	w1, [sp, #40]
    6770:	f90013e2 	str	x2, [sp, #32]
    6774:	b9001fe3 	str	w3, [sp, #28]
    6778:	97fff726 	bl	4410 <current_thread_info>
    677c:	39404400 	ldrb	w0, [x0, #17]
    6780:	7100001f 	cmp	w0, #0x0
    6784:	54000081 	b.ne	6794 <bwait+0x30>  // b.any
    6788:	f0000080 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    678c:	91372000 	add	x0, x0, #0xdc8
    6790:	97fff6d5 	bl	42e4 <fail>
    6794:	900000e0 	adrp	x0, 22000 <__argv+0x1f70>
    6798:	9112a000 	add	x0, x0, #0x4a8
    679c:	97ffff34 	bl	646c <lock>
    67a0:	f94013e0 	ldr	x0, [sp, #32]
    67a4:	39405000 	ldrb	w0, [x0, #20]
    67a8:	7100001f 	cmp	w0, #0x0
    67ac:	54000080 	b.eq	67bc <bwait+0x58>  // b.none
    67b0:	f94013e0 	ldr	x0, [sp, #32]
    67b4:	a9007c1f 	stp	xzr, xzr, [x0]
    67b8:	f900081f 	str	xzr, [x0, #16]
    67bc:	f94013e0 	ldr	x0, [sp, #32]
    67c0:	f9400000 	ldr	x0, [x0]
    67c4:	91000401 	add	x1, x0, #0x1
    67c8:	f94013e0 	ldr	x0, [sp, #32]
    67cc:	f9000001 	str	x1, [x0]
    67d0:	f94013e0 	ldr	x0, [sp, #32]
    67d4:	f9400001 	ldr	x1, [x0]
    67d8:	b9801fe0 	ldrsw	x0, [sp, #28]
    67dc:	eb00003f 	cmp	x1, x0
    67e0:	54000121 	b.ne	6804 <bwait+0xa0>  // b.any
    67e4:	f94013e0 	ldr	x0, [sp, #32]
    67e8:	d2800021 	mov	x1, #0x1                   	// #1
    67ec:	f9000401 	str	x1, [x0, #8]
    67f0:	f94013e0 	ldr	x0, [sp, #32]
    67f4:	52800021 	mov	w1, #0x1                   	// #1
    67f8:	39005001 	strb	w1, [x0, #20]
    67fc:	d5033f9f 	dsb	sy
    6800:	d503209f 	sev
    6804:	900000e0 	adrp	x0, 22000 <__argv+0x1f70>
    6808:	9112a000 	add	x0, x0, #0x4a8
    680c:	97ffff2c 	bl	64bc <unlock>
    6810:	14000002 	b	6818 <bwait+0xb4>
    6814:	d503205f 	wfe
    6818:	f94013e0 	ldr	x0, [sp, #32]
    681c:	f9400400 	ldr	x0, [x0, #8]
    6820:	f100001f 	cmp	x0, #0x0
    6824:	54ffff80 	b.eq	6814 <bwait+0xb0>  // b.none
    6828:	f94013e1 	ldr	x1, [sp, #32]
    682c:	b9802fe0 	ldrsw	x0, [sp, #44]
    6830:	8b000020 	add	x0, x1, x0
    6834:	52800021 	mov	w1, #0x1                   	// #1
    6838:	39004001 	strb	w1, [x0, #16]
    683c:	d5033f9f 	dsb	sy
    6840:	b9003fff 	str	wzr, [sp, #60]
    6844:	1400000b 	b	6870 <bwait+0x10c>
    6848:	d5033fbf 	dmb	sy
    684c:	f94013e1 	ldr	x1, [sp, #32]
    6850:	b9803fe0 	ldrsw	x0, [sp, #60]
    6854:	8b000020 	add	x0, x1, x0
    6858:	39404000 	ldrb	w0, [x0, #16]
    685c:	7100001f 	cmp	w0, #0x0
    6860:	54ffff40 	b.eq	6848 <bwait+0xe4>  // b.none
    6864:	b9403fe0 	ldr	w0, [sp, #60]
    6868:	11000400 	add	w0, w0, #0x1
    686c:	b9003fe0 	str	w0, [sp, #60]
    6870:	b9403fe1 	ldr	w1, [sp, #60]
    6874:	b9401fe0 	ldr	w0, [sp, #28]
    6878:	6b00003f 	cmp	w1, w0
    687c:	54fffe8b 	b.lt	684c <bwait+0xe8>  // b.tstop
    6880:	d503201f 	nop
    6884:	f84407fe 	ldr	x30, [sp], #64
    6888:	d65f03c0 	ret

000000000000688c <read_clk>:
    688c:	d10043ff 	sub	sp, sp, #0x10
    6890:	d53be040 	mrs	x0, cntvct_el0
    6894:	f90007e0 	str	x0, [sp, #8]
    6898:	f94007e0 	ldr	x0, [sp, #8]
    689c:	910043ff 	add	sp, sp, #0x10
    68a0:	d65f03c0 	ret

00000000000068a4 <read_clk_freq>:
    68a4:	d10043ff 	sub	sp, sp, #0x10
    68a8:	d53be000 	mrs	x0, cntfrq_el0
    68ac:	f90007e0 	str	x0, [sp, #8]
    68b0:	f94007e0 	ldr	x0, [sp, #8]
    68b4:	910043ff 	add	sp, sp, #0x10
    68b8:	d65f03c0 	ret

00000000000068bc <vmm_ensure_level>:
    68bc:	a9ab7bf3 	stp	x19, x30, [sp, #-336]!
    68c0:	f90037e0 	str	x0, [sp, #104]
    68c4:	b90067e1 	str	w1, [sp, #100]
    68c8:	f9002fe2 	str	x2, [sp, #88]
    68cc:	a90fffff 	stp	xzr, xzr, [sp, #248]
    68d0:	910803e0 	add	x0, sp, #0x200
    68d4:	a930fc1f 	stp	xzr, xzr, [x0, #-248]
    68d8:	910803e0 	add	x0, sp, #0x200
    68dc:	a931fc1f 	stp	xzr, xzr, [x0, #-232]
    68e0:	910803e0 	add	x0, sp, #0x200
    68e4:	a932fc1f 	stp	xzr, xzr, [x0, #-216]
    68e8:	b9014fff 	str	wzr, [sp, #332]
    68ec:	140000de 	b	6c64 <vmm_ensure_level+0x3a8>
    68f0:	b9414fe0 	ldr	w0, [sp, #332]
    68f4:	7100001f 	cmp	w0, #0x0
    68f8:	540001a0 	b.eq	692c <vmm_ensure_level+0x70>  // b.none
    68fc:	b9414fe0 	ldr	w0, [sp, #332]
    6900:	7100041f 	cmp	w0, #0x1
    6904:	54000100 	b.eq	6924 <vmm_ensure_level+0x68>  // b.none
    6908:	b9414fe0 	ldr	w0, [sp, #332]
    690c:	7100081f 	cmp	w0, #0x2
    6910:	54000061 	b.ne	691c <vmm_ensure_level+0x60>  // b.any
    6914:	528002a0 	mov	w0, #0x15                  	// #21
    6918:	14000006 	b	6930 <vmm_ensure_level+0x74>
    691c:	52800180 	mov	w0, #0xc                   	// #12
    6920:	14000004 	b	6930 <vmm_ensure_level+0x74>
    6924:	528003c0 	mov	w0, #0x1e                  	// #30
    6928:	14000002 	b	6930 <vmm_ensure_level+0x74>
    692c:	528004e0 	mov	w0, #0x27                  	// #39
    6930:	f9402fe1 	ldr	x1, [sp, #88]
    6934:	9ac02422 	lsr	x2, x1, x0
    6938:	b9414fe0 	ldr	w0, [sp, #332]
    693c:	7100001f 	cmp	w0, #0x0
    6940:	540001a0 	b.eq	6974 <vmm_ensure_level+0xb8>  // b.none
    6944:	b9414fe0 	ldr	w0, [sp, #332]
    6948:	7100041f 	cmp	w0, #0x1
    694c:	54000100 	b.eq	696c <vmm_ensure_level+0xb0>  // b.none
    6950:	b9414fe0 	ldr	w0, [sp, #332]
    6954:	7100081f 	cmp	w0, #0x2
    6958:	54000061 	b.ne	6964 <vmm_ensure_level+0xa8>  // b.any
    695c:	528003c1 	mov	w1, #0x1e                  	// #30
    6960:	14000006 	b	6978 <vmm_ensure_level+0xbc>
    6964:	528002a1 	mov	w1, #0x15                  	// #21
    6968:	14000004 	b	6978 <vmm_ensure_level+0xbc>
    696c:	528004e1 	mov	w1, #0x27                  	// #39
    6970:	14000002 	b	6978 <vmm_ensure_level+0xbc>
    6974:	52800621 	mov	w1, #0x31                  	// #49
    6978:	b9414fe0 	ldr	w0, [sp, #332]
    697c:	7100001f 	cmp	w0, #0x0
    6980:	540001a0 	b.eq	69b4 <vmm_ensure_level+0xf8>  // b.none
    6984:	b9414fe0 	ldr	w0, [sp, #332]
    6988:	7100041f 	cmp	w0, #0x1
    698c:	54000100 	b.eq	69ac <vmm_ensure_level+0xf0>  // b.none
    6990:	b9414fe0 	ldr	w0, [sp, #332]
    6994:	7100081f 	cmp	w0, #0x2
    6998:	54000061 	b.ne	69a4 <vmm_ensure_level+0xe8>  // b.any
    699c:	528002a0 	mov	w0, #0x15                  	// #21
    69a0:	14000006 	b	69b8 <vmm_ensure_level+0xfc>
    69a4:	52800180 	mov	w0, #0xc                   	// #12
    69a8:	14000004 	b	69b8 <vmm_ensure_level+0xfc>
    69ac:	528003c0 	mov	w0, #0x1e                  	// #30
    69b0:	14000002 	b	69b8 <vmm_ensure_level+0xfc>
    69b4:	528004e0 	mov	w0, #0x27                  	// #39
    69b8:	4b000020 	sub	w0, w1, w0
    69bc:	92800001 	mov	x1, #0xffffffffffffffff    	// #-1
    69c0:	9ac02020 	lsl	x0, x1, x0
    69c4:	aa2003e0 	mvn	x0, x0
    69c8:	8a000040 	and	x0, x2, x0
    69cc:	d37df000 	lsl	x0, x0, #3
    69d0:	f94037e1 	ldr	x1, [sp, #104]
    69d4:	8b000020 	add	x0, x1, x0
    69d8:	f900a3e0 	str	x0, [sp, #320]
    69dc:	f940a3e0 	ldr	x0, [sp, #320]
    69e0:	f9400000 	ldr	x0, [x0]
    69e4:	9101e3e1 	add	x1, sp, #0x78
    69e8:	aa0103e8 	mov	x8, x1
    69ec:	b9414fe1 	ldr	w1, [sp, #332]
    69f0:	940001e2 	bl	7178 <read_desc>
    69f4:	b940abe0 	ldr	w0, [sp, #168]
    69f8:	7100001f 	cmp	w0, #0x0
    69fc:	54000081 	b.ne	6a0c <vmm_ensure_level+0x150>  // b.any
    6a00:	f9403fe0 	ldr	x0, [sp, #120]
    6a04:	f90037e0 	str	x0, [sp, #104]
    6a08:	14000094 	b	6c58 <vmm_ensure_level+0x39c>
    6a0c:	d2820000 	mov	x0, #0x1000                	// #4096
    6a10:	9400064b 	bl	833c <alloc>
    6a14:	f9009fe0 	str	x0, [sp, #312]
    6a18:	f0000080 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    6a1c:	9137a002 	add	x2, x0, #0xde8
    6a20:	f0000080 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    6a24:	91392001 	add	x1, x0, #0xe48
    6a28:	f0000080 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    6a2c:	91384000 	add	x0, x0, #0xe10
    6a30:	f9409fe6 	ldr	x6, [sp, #312]
    6a34:	b9414fe5 	ldr	w5, [sp, #332]
    6a38:	f9402fe4 	ldr	x4, [sp, #88]
    6a3c:	aa0203e3 	mov	x3, x2
    6a40:	aa0103e2 	mov	x2, x1
    6a44:	52800261 	mov	w1, #0x13                  	// #19
    6a48:	97fff180 	bl	3048 <_debug>
    6a4c:	d2820002 	mov	x2, #0x1000                	// #4096
    6a50:	d2800001 	mov	x1, #0x0                   	// #0
    6a54:	f9409fe0 	ldr	x0, [sp, #312]
    6a58:	940006af 	bl	8514 <valloc_memset>
    6a5c:	b9014bff 	str	wzr, [sp, #328]
    6a60:	14000064 	b	6bf0 <vmm_ensure_level+0x334>
    6a64:	b940abe0 	ldr	w0, [sp, #168]
    6a68:	7100041f 	cmp	w0, #0x1
    6a6c:	540002e0 	b.eq	6ac8 <vmm_ensure_level+0x20c>  // b.none
    6a70:	7100041f 	cmp	w0, #0x1
    6a74:	54000a23 	b.cc	6bb8 <vmm_ensure_level+0x2fc>  // b.lo, b.ul, b.last
    6a78:	7100081f 	cmp	w0, #0x2
    6a7c:	54000b41 	b.ne	6be4 <vmm_ensure_level+0x328>  // b.any
    6a80:	b9814be0 	ldrsw	x0, [sp, #328]
    6a84:	d37df000 	lsl	x0, x0, #3
    6a88:	f9409fe1 	ldr	x1, [sp, #312]
    6a8c:	8b000033 	add	x19, x1, x0
    6a90:	910043e0 	add	x0, sp, #0x10
    6a94:	9101e3e1 	add	x1, sp, #0x78
    6a98:	a9400c22 	ldp	x2, x3, [x1]
    6a9c:	a9000c02 	stp	x2, x3, [x0]
    6aa0:	a9410c22 	ldp	x2, x3, [x1, #16]
    6aa4:	a9010c02 	stp	x2, x3, [x0, #16]
    6aa8:	a9420c22 	ldp	x2, x3, [x1, #32]
    6aac:	a9020c02 	stp	x2, x3, [x0, #32]
    6ab0:	a9430821 	ldp	x1, x2, [x1, #48]
    6ab4:	a9030801 	stp	x1, x2, [x0, #48]
    6ab8:	910043e0 	add	x0, sp, #0x10
    6abc:	94000254 	bl	740c <write_desc>
    6ac0:	f9000260 	str	x0, [x19]
    6ac4:	14000048 	b	6be4 <vmm_ensure_level+0x328>
    6ac8:	b9412fe0 	ldr	w0, [sp, #300]
    6acc:	7100001f 	cmp	w0, #0x0
    6ad0:	54000161 	b.ne	6afc <vmm_ensure_level+0x240>  // b.any
    6ad4:	9103e3e0 	add	x0, sp, #0xf8
    6ad8:	9101e3e1 	add	x1, sp, #0x78
    6adc:	a9400c22 	ldp	x2, x3, [x1]
    6ae0:	a9000c02 	stp	x2, x3, [x0]
    6ae4:	a9410c22 	ldp	x2, x3, [x1, #16]
    6ae8:	a9010c02 	stp	x2, x3, [x0, #16]
    6aec:	a9420c22 	ldp	x2, x3, [x1, #32]
    6af0:	a9020c02 	stp	x2, x3, [x0, #32]
    6af4:	a9430821 	ldp	x1, x2, [x1, #48]
    6af8:	a9030801 	stp	x1, x2, [x0, #48]
    6afc:	52800020 	mov	w0, #0x1                   	// #1
    6b00:	b900ebe0 	str	w0, [sp, #232]
    6b04:	f9403fe1 	ldr	x1, [sp, #120]
    6b08:	b9414fe0 	ldr	w0, [sp, #332]
    6b0c:	3100041f 	cmn	w0, #0x1
    6b10:	540001a0 	b.eq	6b44 <vmm_ensure_level+0x288>  // b.none
    6b14:	b9414fe0 	ldr	w0, [sp, #332]
    6b18:	7100001f 	cmp	w0, #0x0
    6b1c:	54000100 	b.eq	6b3c <vmm_ensure_level+0x280>  // b.none
    6b20:	b9414fe0 	ldr	w0, [sp, #332]
    6b24:	7100041f 	cmp	w0, #0x1
    6b28:	54000061 	b.ne	6b34 <vmm_ensure_level+0x278>  // b.any
    6b2c:	528002a0 	mov	w0, #0x15                  	// #21
    6b30:	14000006 	b	6b48 <vmm_ensure_level+0x28c>
    6b34:	52800180 	mov	w0, #0xc                   	// #12
    6b38:	14000004 	b	6b48 <vmm_ensure_level+0x28c>
    6b3c:	528003c0 	mov	w0, #0x1e                  	// #30
    6b40:	14000002 	b	6b48 <vmm_ensure_level+0x28c>
    6b44:	528004e0 	mov	w0, #0x27                  	// #39
    6b48:	b9414be2 	ldr	w2, [sp, #328]
    6b4c:	1ac02040 	lsl	w0, w2, w0
    6b50:	93407c00 	sxtw	x0, w0
    6b54:	8b000020 	add	x0, x1, x0
    6b58:	f9005fe0 	str	x0, [sp, #184]
    6b5c:	b9414fe0 	ldr	w0, [sp, #332]
    6b60:	11000400 	add	w0, w0, #0x1
    6b64:	b900efe0 	str	w0, [sp, #236]
    6b68:	b94133e0 	ldr	w0, [sp, #304]
    6b6c:	b900f3e0 	str	w0, [sp, #240]
    6b70:	b9814be0 	ldrsw	x0, [sp, #328]
    6b74:	d37df000 	lsl	x0, x0, #3
    6b78:	f9409fe1 	ldr	x1, [sp, #312]
    6b7c:	8b000033 	add	x19, x1, x0
    6b80:	910043e0 	add	x0, sp, #0x10
    6b84:	9102e3e1 	add	x1, sp, #0xb8
    6b88:	a9400c22 	ldp	x2, x3, [x1]
    6b8c:	a9000c02 	stp	x2, x3, [x0]
    6b90:	a9410c22 	ldp	x2, x3, [x1, #16]
    6b94:	a9010c02 	stp	x2, x3, [x0, #16]
    6b98:	a9420c22 	ldp	x2, x3, [x1, #32]
    6b9c:	a9020c02 	stp	x2, x3, [x0, #32]
    6ba0:	a9430821 	ldp	x1, x2, [x1, #48]
    6ba4:	a9030801 	stp	x1, x2, [x0, #48]
    6ba8:	910043e0 	add	x0, sp, #0x10
    6bac:	94000218 	bl	740c <write_desc>
    6bb0:	f9000260 	str	x0, [x19]
    6bb4:	1400000c 	b	6be4 <vmm_ensure_level+0x328>
    6bb8:	f0000080 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    6bbc:	91392002 	add	x2, x0, #0xe48
    6bc0:	f0000080 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    6bc4:	91384001 	add	x1, x0, #0xe10
    6bc8:	f0000080 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    6bcc:	9138a000 	add	x0, x0, #0xe28
    6bd0:	528004e3 	mov	w3, #0x27                  	// #39
    6bd4:	97fff08c 	bl	2e04 <printf>
    6bd8:	97fffc3b 	bl	5cc4 <raise_to_el1>
    6bdc:	97fff5bd 	bl	42d0 <abort>
    6be0:	17fffff6 	b	6bb8 <vmm_ensure_level+0x2fc>
    6be4:	b9414be0 	ldr	w0, [sp, #328]
    6be8:	11000400 	add	w0, w0, #0x1
    6bec:	b9014be0 	str	w0, [sp, #328]
    6bf0:	b9414be0 	ldr	w0, [sp, #328]
    6bf4:	7107fc1f 	cmp	w0, #0x1ff
    6bf8:	54fff36d 	b.le	6a64 <vmm_ensure_level+0x1a8>
    6bfc:	b900ebff 	str	wzr, [sp, #232]
    6c00:	b9414fe0 	ldr	w0, [sp, #332]
    6c04:	b900efe0 	str	w0, [sp, #236]
    6c08:	f9409fe0 	ldr	x0, [sp, #312]
    6c0c:	f9005fe0 	str	x0, [sp, #184]
    6c10:	b900f3ff 	str	wzr, [sp, #240]
    6c14:	910043e0 	add	x0, sp, #0x10
    6c18:	9102e3e1 	add	x1, sp, #0xb8
    6c1c:	a9400c22 	ldp	x2, x3, [x1]
    6c20:	a9000c02 	stp	x2, x3, [x0]
    6c24:	a9410c22 	ldp	x2, x3, [x1, #16]
    6c28:	a9010c02 	stp	x2, x3, [x0, #16]
    6c2c:	a9420c22 	ldp	x2, x3, [x1, #32]
    6c30:	a9020c02 	stp	x2, x3, [x0, #32]
    6c34:	a9430821 	ldp	x1, x2, [x1, #48]
    6c38:	a9030801 	stp	x1, x2, [x0, #48]
    6c3c:	910043e0 	add	x0, sp, #0x10
    6c40:	940001f3 	bl	740c <write_desc>
    6c44:	aa0003e1 	mov	x1, x0
    6c48:	f940a3e0 	ldr	x0, [sp, #320]
    6c4c:	f9000001 	str	x1, [x0]
    6c50:	f9409fe0 	ldr	x0, [sp, #312]
    6c54:	f90037e0 	str	x0, [sp, #104]
    6c58:	b9414fe0 	ldr	w0, [sp, #332]
    6c5c:	11000400 	add	w0, w0, #0x1
    6c60:	b9014fe0 	str	w0, [sp, #332]
    6c64:	b94067e0 	ldr	w0, [sp, #100]
    6c68:	51000400 	sub	w0, w0, #0x1
    6c6c:	b9414fe1 	ldr	w1, [sp, #332]
    6c70:	6b00003f 	cmp	w1, w0
    6c74:	54ffe3ed 	b.le	68f0 <vmm_ensure_level+0x34>
    6c78:	d503201f 	nop
    6c7c:	a8d57bf3 	ldp	x19, x30, [sp], #336
    6c80:	d65f03c0 	ret

0000000000006c84 <read_descptr>:
    6c84:	f81e0ffe 	str	x30, [sp, #-32]!
    6c88:	aa0803e2 	mov	x2, x8
    6c8c:	f9000fe0 	str	x0, [sp, #24]
    6c90:	b90017e1 	str	w1, [sp, #20]
    6c94:	f9400fe0 	ldr	x0, [sp, #24]
    6c98:	f9400000 	ldr	x0, [x0]
    6c9c:	aa0203e8 	mov	x8, x2
    6ca0:	b94017e1 	ldr	w1, [sp, #20]
    6ca4:	94000135 	bl	7178 <read_desc>
    6ca8:	f84207fe 	ldr	x30, [sp], #32
    6cac:	d65f03c0 	ret

0000000000006cb0 <vmm_translation_walk_to_level>:
    6cb0:	a9b17bf3 	stp	x19, x30, [sp, #-240]!
    6cb4:	aa0803f3 	mov	x19, x8
    6cb8:	f90037e0 	str	x0, [sp, #104]
    6cbc:	f90033e1 	str	x1, [sp, #96]
    6cc0:	b9005fe2 	str	w2, [sp, #92]
    6cc4:	f90077ff 	str	xzr, [sp, #232]
    6cc8:	b900e7ff 	str	wzr, [sp, #228]
    6ccc:	1400006b 	b	6e78 <vmm_translation_walk_to_level+0x1c8>
    6cd0:	b940e7e0 	ldr	w0, [sp, #228]
    6cd4:	7100001f 	cmp	w0, #0x0
    6cd8:	540001a0 	b.eq	6d0c <vmm_translation_walk_to_level+0x5c>  // b.none
    6cdc:	b940e7e0 	ldr	w0, [sp, #228]
    6ce0:	7100041f 	cmp	w0, #0x1
    6ce4:	54000100 	b.eq	6d04 <vmm_translation_walk_to_level+0x54>  // b.none
    6ce8:	b940e7e0 	ldr	w0, [sp, #228]
    6cec:	7100081f 	cmp	w0, #0x2
    6cf0:	54000061 	b.ne	6cfc <vmm_translation_walk_to_level+0x4c>  // b.any
    6cf4:	528002a0 	mov	w0, #0x15                  	// #21
    6cf8:	14000006 	b	6d10 <vmm_translation_walk_to_level+0x60>
    6cfc:	52800180 	mov	w0, #0xc                   	// #12
    6d00:	14000004 	b	6d10 <vmm_translation_walk_to_level+0x60>
    6d04:	528003c0 	mov	w0, #0x1e                  	// #30
    6d08:	14000002 	b	6d10 <vmm_translation_walk_to_level+0x60>
    6d0c:	528004e0 	mov	w0, #0x27                  	// #39
    6d10:	f94033e1 	ldr	x1, [sp, #96]
    6d14:	9ac02422 	lsr	x2, x1, x0
    6d18:	b940e7e0 	ldr	w0, [sp, #228]
    6d1c:	7100001f 	cmp	w0, #0x0
    6d20:	540001a0 	b.eq	6d54 <vmm_translation_walk_to_level+0xa4>  // b.none
    6d24:	b940e7e0 	ldr	w0, [sp, #228]
    6d28:	7100041f 	cmp	w0, #0x1
    6d2c:	54000100 	b.eq	6d4c <vmm_translation_walk_to_level+0x9c>  // b.none
    6d30:	b940e7e0 	ldr	w0, [sp, #228]
    6d34:	7100081f 	cmp	w0, #0x2
    6d38:	54000061 	b.ne	6d44 <vmm_translation_walk_to_level+0x94>  // b.any
    6d3c:	528003c1 	mov	w1, #0x1e                  	// #30
    6d40:	14000006 	b	6d58 <vmm_translation_walk_to_level+0xa8>
    6d44:	528002a1 	mov	w1, #0x15                  	// #21
    6d48:	14000004 	b	6d58 <vmm_translation_walk_to_level+0xa8>
    6d4c:	528004e1 	mov	w1, #0x27                  	// #39
    6d50:	14000002 	b	6d58 <vmm_translation_walk_to_level+0xa8>
    6d54:	52800621 	mov	w1, #0x31                  	// #49
    6d58:	b940e7e0 	ldr	w0, [sp, #228]
    6d5c:	7100001f 	cmp	w0, #0x0
    6d60:	540001a0 	b.eq	6d94 <vmm_translation_walk_to_level+0xe4>  // b.none
    6d64:	b940e7e0 	ldr	w0, [sp, #228]
    6d68:	7100041f 	cmp	w0, #0x1
    6d6c:	54000100 	b.eq	6d8c <vmm_translation_walk_to_level+0xdc>  // b.none
    6d70:	b940e7e0 	ldr	w0, [sp, #228]
    6d74:	7100081f 	cmp	w0, #0x2
    6d78:	54000061 	b.ne	6d84 <vmm_translation_walk_to_level+0xd4>  // b.any
    6d7c:	528002a0 	mov	w0, #0x15                  	// #21
    6d80:	14000006 	b	6d98 <vmm_translation_walk_to_level+0xe8>
    6d84:	52800180 	mov	w0, #0xc                   	// #12
    6d88:	14000004 	b	6d98 <vmm_translation_walk_to_level+0xe8>
    6d8c:	528003c0 	mov	w0, #0x1e                  	// #30
    6d90:	14000002 	b	6d98 <vmm_translation_walk_to_level+0xe8>
    6d94:	528004e0 	mov	w0, #0x27                  	// #39
    6d98:	4b000020 	sub	w0, w1, w0
    6d9c:	92800001 	mov	x1, #0xffffffffffffffff    	// #-1
    6da0:	9ac02020 	lsl	x0, x1, x0
    6da4:	aa2003e0 	mvn	x0, x0
    6da8:	8a000040 	and	x0, x2, x0
    6dac:	d37df000 	lsl	x0, x0, #3
    6db0:	f94037e1 	ldr	x1, [sp, #104]
    6db4:	8b000020 	add	x0, x1, x0
    6db8:	f9006fe0 	str	x0, [sp, #216]
    6dbc:	910263e0 	add	x0, sp, #0x98
    6dc0:	91004001 	add	x1, x0, #0x10
    6dc4:	9101e3e0 	add	x0, sp, #0x78
    6dc8:	d2800402 	mov	x2, #0x20                  	// #32
    6dcc:	94000651 	bl	8710 <valloc_memcpy>
    6dd0:	f9406fe0 	ldr	x0, [sp, #216]
    6dd4:	f9400000 	ldr	x0, [x0]
    6dd8:	910043e1 	add	x1, sp, #0x10
    6ddc:	aa0103e8 	mov	x8, x1
    6de0:	b940e7e1 	ldr	w1, [sp, #228]
    6de4:	940000e5 	bl	7178 <read_desc>
    6de8:	910263e0 	add	x0, sp, #0x98
    6dec:	910043e1 	add	x1, sp, #0x10
    6df0:	a9400c22 	ldp	x2, x3, [x1]
    6df4:	a9000c02 	stp	x2, x3, [x0]
    6df8:	a9410c22 	ldp	x2, x3, [x1, #16]
    6dfc:	a9010c02 	stp	x2, x3, [x0, #16]
    6e00:	a9420c22 	ldp	x2, x3, [x1, #32]
    6e04:	a9020c02 	stp	x2, x3, [x0, #32]
    6e08:	a9430821 	ldp	x1, x2, [x1, #48]
    6e0c:	a9030801 	stp	x1, x2, [x0, #48]
    6e10:	f9406fe0 	ldr	x0, [sp, #216]
    6e14:	f90053e0 	str	x0, [sp, #160]
    6e18:	9101e3e1 	add	x1, sp, #0x78
    6e1c:	910263e0 	add	x0, sp, #0x98
    6e20:	91004000 	add	x0, x0, #0x10
    6e24:	d2800402 	mov	x2, #0x20                  	// #32
    6e28:	9400063a 	bl	8710 <valloc_memcpy>
    6e2c:	b980e7e0 	ldrsw	x0, [sp, #228]
    6e30:	91000800 	add	x0, x0, #0x2
    6e34:	d37df000 	lsl	x0, x0, #3
    6e38:	910263e1 	add	x1, sp, #0x98
    6e3c:	f94077e2 	ldr	x2, [sp, #232]
    6e40:	f8206822 	str	x2, [x1, x0]
    6e44:	b940cbe0 	ldr	w0, [sp, #200]
    6e48:	7100081f 	cmp	w0, #0x2
    6e4c:	54000200 	b.eq	6e8c <vmm_translation_walk_to_level+0x1dc>  // b.none
    6e50:	b940cbe0 	ldr	w0, [sp, #200]
    6e54:	7100041f 	cmp	w0, #0x1
    6e58:	540001a0 	b.eq	6e8c <vmm_translation_walk_to_level+0x1dc>  // b.none
    6e5c:	f9404fe0 	ldr	x0, [sp, #152]
    6e60:	f90037e0 	str	x0, [sp, #104]
    6e64:	f9406fe0 	ldr	x0, [sp, #216]
    6e68:	f90077e0 	str	x0, [sp, #232]
    6e6c:	b940e7e0 	ldr	w0, [sp, #228]
    6e70:	11000400 	add	w0, w0, #0x1
    6e74:	b900e7e0 	str	w0, [sp, #228]
    6e78:	b940e7e1 	ldr	w1, [sp, #228]
    6e7c:	b9405fe0 	ldr	w0, [sp, #92]
    6e80:	6b00003f 	cmp	w1, w0
    6e84:	54fff26d 	b.le	6cd0 <vmm_translation_walk_to_level+0x20>
    6e88:	d503201f 	nop
    6e8c:	aa1303e1 	mov	x1, x19
    6e90:	910263e0 	add	x0, sp, #0x98
    6e94:	a9400c02 	ldp	x2, x3, [x0]
    6e98:	a9000c22 	stp	x2, x3, [x1]
    6e9c:	a9410c02 	ldp	x2, x3, [x0, #16]
    6ea0:	a9010c22 	stp	x2, x3, [x1, #16]
    6ea4:	a9420c02 	ldp	x2, x3, [x0, #32]
    6ea8:	a9020c22 	stp	x2, x3, [x1, #32]
    6eac:	a9430c02 	ldp	x2, x3, [x0, #48]
    6eb0:	a9030c22 	stp	x2, x3, [x1, #48]
    6eb4:	a8cf7bf3 	ldp	x19, x30, [sp], #240
    6eb8:	d65f03c0 	ret

0000000000006ebc <vmm_translation_walk>:
    6ebc:	f81e0ffe 	str	x30, [sp, #-32]!
    6ec0:	aa0803e2 	mov	x2, x8
    6ec4:	f9000fe0 	str	x0, [sp, #24]
    6ec8:	f9000be1 	str	x1, [sp, #16]
    6ecc:	aa0203e8 	mov	x8, x2
    6ed0:	52800062 	mov	w2, #0x3                   	// #3
    6ed4:	f9400be1 	ldr	x1, [sp, #16]
    6ed8:	f9400fe0 	ldr	x0, [sp, #24]
    6edc:	97ffff75 	bl	6cb0 <vmm_translation_walk_to_level>
    6ee0:	f84207fe 	ldr	x30, [sp], #32
    6ee4:	d65f03c0 	ret

0000000000006ee8 <vmm_block>:
    6ee8:	f81a0ffe 	str	x30, [sp, #-96]!
    6eec:	f9000fe0 	str	x0, [sp, #24]
    6ef0:	f9000be1 	str	x1, [sp, #16]
    6ef4:	910083e0 	add	x0, sp, #0x20
    6ef8:	aa0003e8 	mov	x8, x0
    6efc:	f9400be1 	ldr	x1, [sp, #16]
    6f00:	f9400fe0 	ldr	x0, [sp, #24]
    6f04:	97ffffee 	bl	6ebc <vmm_translation_walk>
    6f08:	f94017e0 	ldr	x0, [sp, #40]
    6f0c:	f84607fe 	ldr	x30, [sp], #96
    6f10:	d65f03c0 	ret

0000000000006f14 <vmm_level>:
    6f14:	f81a0ffe 	str	x30, [sp, #-96]!
    6f18:	f9000fe0 	str	x0, [sp, #24]
    6f1c:	f9000be1 	str	x1, [sp, #16]
    6f20:	910083e0 	add	x0, sp, #0x20
    6f24:	aa0003e8 	mov	x8, x0
    6f28:	f9400be1 	ldr	x1, [sp, #16]
    6f2c:	f9400fe0 	ldr	x0, [sp, #24]
    6f30:	97ffffe3 	bl	6ebc <vmm_translation_walk>
    6f34:	b94057e0 	ldr	w0, [sp, #84]
    6f38:	f84607fe 	ldr	x30, [sp], #96
    6f3c:	d65f03c0 	ret

0000000000006f40 <vmm_pte_at_level>:
    6f40:	f8190ffe 	str	x30, [sp, #-112]!
    6f44:	f90017e0 	str	x0, [sp, #40]
    6f48:	f90013e1 	str	x1, [sp, #32]
    6f4c:	b9001fe2 	str	w2, [sp, #28]
    6f50:	f94013e2 	ldr	x2, [sp, #32]
    6f54:	52800061 	mov	w1, #0x3                   	// #3
    6f58:	f94017e0 	ldr	x0, [sp, #40]
    6f5c:	97fffe58 	bl	68bc <vmm_ensure_level>
    6f60:	9100c3e0 	add	x0, sp, #0x30
    6f64:	aa0003e8 	mov	x8, x0
    6f68:	b9401fe2 	ldr	w2, [sp, #28]
    6f6c:	f94013e1 	ldr	x1, [sp, #32]
    6f70:	f94017e0 	ldr	x0, [sp, #40]
    6f74:	97ffff4f 	bl	6cb0 <vmm_translation_walk_to_level>
    6f78:	f9401fe0 	ldr	x0, [sp, #56]
    6f7c:	f84707fe 	ldr	x30, [sp], #112
    6f80:	d65f03c0 	ret

0000000000006f84 <vmm_pte>:
    6f84:	f81e0ffe 	str	x30, [sp, #-32]!
    6f88:	f9000fe0 	str	x0, [sp, #24]
    6f8c:	f9000be1 	str	x1, [sp, #16]
    6f90:	52800062 	mov	w2, #0x3                   	// #3
    6f94:	f9400be1 	ldr	x1, [sp, #16]
    6f98:	f9400fe0 	ldr	x0, [sp, #24]
    6f9c:	97ffffe9 	bl	6f40 <vmm_pte_at_level>
    6fa0:	f84207fe 	ldr	x30, [sp], #32
    6fa4:	d65f03c0 	ret

0000000000006fa8 <vmm_pa>:
    6fa8:	f81a0ffe 	str	x30, [sp, #-96]!
    6fac:	f9000fe0 	str	x0, [sp, #24]
    6fb0:	f9000be1 	str	x1, [sp, #16]
    6fb4:	910083e0 	add	x0, sp, #0x20
    6fb8:	aa0003e8 	mov	x8, x0
    6fbc:	f9400be1 	ldr	x1, [sp, #16]
    6fc0:	f9400fe0 	ldr	x0, [sp, #24]
    6fc4:	97ffffbe 	bl	6ebc <vmm_translation_walk>
    6fc8:	b94053e0 	ldr	w0, [sp, #80]
    6fcc:	7100041f 	cmp	w0, #0x1
    6fd0:	540000e0 	b.eq	6fec <vmm_pa+0x44>  // b.none
    6fd4:	7100041f 	cmp	w0, #0x1
    6fd8:	54000343 	b.cc	7040 <vmm_pa+0x98>  // b.lo, b.ul, b.last
    6fdc:	7100081f 	cmp	w0, #0x2
    6fe0:	54000461 	b.ne	706c <vmm_pa+0xc4>  // b.any
    6fe4:	d2800000 	mov	x0, #0x0                   	// #0
    6fe8:	14000022 	b	7070 <vmm_pa+0xc8>
    6fec:	f94013e1 	ldr	x1, [sp, #32]
    6ff0:	b94057e0 	ldr	w0, [sp, #84]
    6ff4:	7100001f 	cmp	w0, #0x0
    6ff8:	540001a0 	b.eq	702c <vmm_pa+0x84>  // b.none
    6ffc:	b94057e0 	ldr	w0, [sp, #84]
    7000:	7100041f 	cmp	w0, #0x1
    7004:	54000100 	b.eq	7024 <vmm_pa+0x7c>  // b.none
    7008:	b94057e0 	ldr	w0, [sp, #84]
    700c:	7100081f 	cmp	w0, #0x2
    7010:	54000061 	b.ne	701c <vmm_pa+0x74>  // b.any
    7014:	b24057e0 	mov	x0, #0x3fffff              	// #4194303
    7018:	14000006 	b	7030 <vmm_pa+0x88>
    701c:	d283ffe0 	mov	x0, #0x1fff                	// #8191
    7020:	14000004 	b	7030 <vmm_pa+0x88>
    7024:	b2407be0 	mov	x0, #0x7fffffff            	// #2147483647
    7028:	14000002 	b	7030 <vmm_pa+0x88>
    702c:	b2409fe0 	mov	x0, #0xffffffffff          	// #1099511627775
    7030:	f9400be2 	ldr	x2, [sp, #16]
    7034:	8a020000 	and	x0, x0, x2
    7038:	aa000020 	orr	x0, x1, x0
    703c:	1400000d 	b	7070 <vmm_pa+0xc8>
    7040:	d0000080 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    7044:	91398002 	add	x2, x0, #0xe60
    7048:	d0000080 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    704c:	91384001 	add	x1, x0, #0xe10
    7050:	d0000080 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    7054:	9138a000 	add	x0, x0, #0xe28
    7058:	52800ec3 	mov	w3, #0x76                  	// #118
    705c:	97ffef6a 	bl	2e04 <printf>
    7060:	97fffb19 	bl	5cc4 <raise_to_el1>
    7064:	97fff49b 	bl	42d0 <abort>
    7068:	17fffff6 	b	7040 <vmm_pa+0x98>
    706c:	d2800000 	mov	x0, #0x0                   	// #0
    7070:	f84607fe 	ldr	x30, [sp], #96
    7074:	d65f03c0 	ret

0000000000007078 <vmm_pte_valid>:
    7078:	f81d0ffe 	str	x30, [sp, #-48]!
    707c:	f9000fe0 	str	x0, [sp, #24]
    7080:	f9000be1 	str	x1, [sp, #16]
    7084:	f9400fe0 	ldr	x0, [sp, #24]
    7088:	f100001f 	cmp	x0, #0x0
    708c:	54000061 	b.ne	7098 <vmm_pte_valid+0x20>  // b.any
    7090:	52800020 	mov	w0, #0x1                   	// #1
    7094:	1400000e 	b	70cc <vmm_pte_valid+0x54>
    7098:	f9400be0 	ldr	x0, [sp, #16]
    709c:	aa0003e1 	mov	x1, x0
    70a0:	f9400fe0 	ldr	x0, [sp, #24]
    70a4:	97ffffb8 	bl	6f84 <vmm_pte>
    70a8:	f90017e0 	str	x0, [sp, #40]
    70ac:	f94017e0 	ldr	x0, [sp, #40]
    70b0:	f9400000 	ldr	x0, [x0]
    70b4:	92400000 	and	x0, x0, #0x1
    70b8:	f100001f 	cmp	x0, #0x0
    70bc:	54000061 	b.ne	70c8 <vmm_pte_valid+0x50>  // b.any
    70c0:	52800000 	mov	w0, #0x0                   	// #0
    70c4:	14000002 	b	70cc <vmm_pte_valid+0x54>
    70c8:	52800020 	mov	w0, #0x1                   	// #1
    70cc:	f84307fe 	ldr	x30, [sp], #48
    70d0:	d65f03c0 	ret

00000000000070d4 <read_attrs>:
    70d4:	d10083ff 	sub	sp, sp, #0x20
    70d8:	f90007e0 	str	x0, [sp, #8]
    70dc:	b9001bff 	str	wzr, [sp, #24]
    70e0:	f94007e0 	ldr	x0, [sp, #8]
    70e4:	d34afc00 	lsr	x0, x0, #10
    70e8:	12000000 	and	w0, w0, #0x1
    70ec:	12001c01 	and	w1, w0, #0xff
    70f0:	394063e0 	ldrb	w0, [sp, #24]
    70f4:	331a0020 	bfi	w0, w1, #6, #1
    70f8:	390063e0 	strb	w0, [sp, #24]
    70fc:	f94007e0 	ldr	x0, [sp, #8]
    7100:	d348fc00 	lsr	x0, x0, #8
    7104:	12000400 	and	w0, w0, #0x3
    7108:	12001c01 	and	w1, w0, #0xff
    710c:	794033e0 	ldrh	w0, [sp, #24]
    7110:	33190420 	bfi	w0, w1, #7, #2
    7114:	790033e0 	strh	w0, [sp, #24]
    7118:	f94007e0 	ldr	x0, [sp, #8]
    711c:	d346fc00 	lsr	x0, x0, #6
    7120:	12000400 	and	w0, w0, #0x3
    7124:	12001c01 	and	w1, w0, #0xff
    7128:	394067e0 	ldrb	w0, [sp, #25]
    712c:	331f0420 	bfi	w0, w1, #1, #2
    7130:	390067e0 	strb	w0, [sp, #25]
    7134:	f94007e0 	ldr	x0, [sp, #8]
    7138:	d345fc00 	lsr	x0, x0, #5
    713c:	12000000 	and	w0, w0, #0x1
    7140:	12001c01 	and	w1, w0, #0xff
    7144:	394067e0 	ldrb	w0, [sp, #25]
    7148:	331d0020 	bfi	w0, w1, #3, #1
    714c:	390067e0 	strb	w0, [sp, #25]
    7150:	f94007e0 	ldr	x0, [sp, #8]
    7154:	d342fc00 	lsr	x0, x0, #2
    7158:	12000800 	and	w0, w0, #0x7
    715c:	12001c01 	and	w1, w0, #0xff
    7160:	394067e0 	ldrb	w0, [sp, #25]
    7164:	331c0820 	bfi	w0, w1, #4, #3
    7168:	390067e0 	strb	w0, [sp, #25]
    716c:	b9401be0 	ldr	w0, [sp, #24]
    7170:	910083ff 	add	sp, sp, #0x20
    7174:	d65f03c0 	ret

0000000000007178 <read_desc>:
    7178:	a9ba7bf3 	stp	x19, x30, [sp, #-96]!
    717c:	aa0803f3 	mov	x19, x8
    7180:	f9000fe0 	str	x0, [sp, #24]
    7184:	b90017e1 	str	w1, [sp, #20]
    7188:	b94017e0 	ldr	w0, [sp, #20]
    718c:	b90057e0 	str	w0, [sp, #84]
    7190:	f9400fe0 	ldr	x0, [sp, #24]
    7194:	92400000 	and	x0, x0, #0x1
    7198:	f100001f 	cmp	x0, #0x0
    719c:	540001c1 	b.ne	71d4 <read_desc+0x5c>  // b.any
    71a0:	52800040 	mov	w0, #0x2                   	// #2
    71a4:	b90053e0 	str	w0, [sp, #80]
    71a8:	aa1303e1 	mov	x1, x19
    71ac:	910083e0 	add	x0, sp, #0x20
    71b0:	a9400c02 	ldp	x2, x3, [x0]
    71b4:	a9000c22 	stp	x2, x3, [x1]
    71b8:	a9410c02 	ldp	x2, x3, [x0, #16]
    71bc:	a9010c22 	stp	x2, x3, [x1, #16]
    71c0:	a9420c02 	ldp	x2, x3, [x0, #32]
    71c4:	a9020c22 	stp	x2, x3, [x1, #32]
    71c8:	a9430c02 	ldp	x2, x3, [x0, #48]
    71cc:	a9030c22 	stp	x2, x3, [x1, #48]
    71d0:	14000070 	b	7390 <read_desc+0x218>
    71d4:	b94017e0 	ldr	w0, [sp, #20]
    71d8:	7100081f 	cmp	w0, #0x2
    71dc:	540000cc 	b.gt	71f4 <read_desc+0x7c>
    71e0:	7100041f 	cmp	w0, #0x1
    71e4:	540001ca 	b.ge	721c <read_desc+0xa4>  // b.tcont
    71e8:	7100001f 	cmp	w0, #0x0
    71ec:	540000a0 	b.eq	7200 <read_desc+0x88>  // b.none
    71f0:	1400005b 	b	735c <read_desc+0x1e4>
    71f4:	71000c1f 	cmp	w0, #0x3
    71f8:	54000a20 	b.eq	733c <read_desc+0x1c4>  // b.none
    71fc:	14000058 	b	735c <read_desc+0x1e4>
    7200:	f9400fe0 	ldr	x0, [sp, #24]
    7204:	d34cfc00 	lsr	x0, x0, #12
    7208:	d374cc00 	lsl	x0, x0, #12
    720c:	92748c00 	and	x0, x0, #0xfffffffff000
    7210:	f90013e0 	str	x0, [sp, #32]
    7214:	b90053ff 	str	wzr, [sp, #80]
    7218:	14000051 	b	735c <read_desc+0x1e4>
    721c:	f9400fe0 	ldr	x0, [sp, #24]
    7220:	d341fc00 	lsr	x0, x0, #1
    7224:	92400000 	and	x0, x0, #0x1
    7228:	f100001f 	cmp	x0, #0x0
    722c:	54000080 	b.eq	723c <read_desc+0xc4>  // b.none
    7230:	f100041f 	cmp	x0, #0x1
    7234:	54000740 	b.eq	731c <read_desc+0x1a4>  // b.none
    7238:	14000049 	b	735c <read_desc+0x1e4>
    723c:	52800020 	mov	w0, #0x1                   	// #1
    7240:	b90053e0 	str	w0, [sp, #80]
    7244:	b94017e0 	ldr	w0, [sp, #20]
    7248:	7100001f 	cmp	w0, #0x0
    724c:	540001a0 	b.eq	7280 <read_desc+0x108>  // b.none
    7250:	b94017e0 	ldr	w0, [sp, #20]
    7254:	7100041f 	cmp	w0, #0x1
    7258:	54000100 	b.eq	7278 <read_desc+0x100>  // b.none
    725c:	b94017e0 	ldr	w0, [sp, #20]
    7260:	7100081f 	cmp	w0, #0x2
    7264:	54000061 	b.ne	7270 <read_desc+0xf8>  // b.any
    7268:	528002a0 	mov	w0, #0x15                  	// #21
    726c:	14000006 	b	7284 <read_desc+0x10c>
    7270:	52800180 	mov	w0, #0xc                   	// #12
    7274:	14000004 	b	7284 <read_desc+0x10c>
    7278:	528003c0 	mov	w0, #0x1e                  	// #30
    727c:	14000002 	b	7284 <read_desc+0x10c>
    7280:	528004e0 	mov	w0, #0x27                  	// #39
    7284:	f9400fe1 	ldr	x1, [sp, #24]
    7288:	9ac02421 	lsr	x1, x1, x0
    728c:	b94017e0 	ldr	w0, [sp, #20]
    7290:	7100001f 	cmp	w0, #0x0
    7294:	540001a0 	b.eq	72c8 <read_desc+0x150>  // b.none
    7298:	b94017e0 	ldr	w0, [sp, #20]
    729c:	7100041f 	cmp	w0, #0x1
    72a0:	54000100 	b.eq	72c0 <read_desc+0x148>  // b.none
    72a4:	b94017e0 	ldr	w0, [sp, #20]
    72a8:	7100081f 	cmp	w0, #0x2
    72ac:	54000061 	b.ne	72b8 <read_desc+0x140>  // b.any
    72b0:	b2406be0 	mov	x0, #0x7ffffff             	// #134217727
    72b4:	14000006 	b	72cc <read_desc+0x154>
    72b8:	b2408fe0 	mov	x0, #0xfffffffff           	// #68719476735
    72bc:	14000004 	b	72cc <read_desc+0x154>
    72c0:	b24047e0 	mov	x0, #0x3ffff               	// #262143
    72c4:	14000002 	b	72cc <read_desc+0x154>
    72c8:	d2803fe0 	mov	x0, #0x1ff                 	// #511
    72cc:	8a010001 	and	x1, x0, x1
    72d0:	b94017e0 	ldr	w0, [sp, #20]
    72d4:	7100001f 	cmp	w0, #0x0
    72d8:	540001a0 	b.eq	730c <read_desc+0x194>  // b.none
    72dc:	b94017e0 	ldr	w0, [sp, #20]
    72e0:	7100041f 	cmp	w0, #0x1
    72e4:	54000100 	b.eq	7304 <read_desc+0x18c>  // b.none
    72e8:	b94017e0 	ldr	w0, [sp, #20]
    72ec:	7100081f 	cmp	w0, #0x2
    72f0:	54000061 	b.ne	72fc <read_desc+0x184>  // b.any
    72f4:	528002a0 	mov	w0, #0x15                  	// #21
    72f8:	14000006 	b	7310 <read_desc+0x198>
    72fc:	52800180 	mov	w0, #0xc                   	// #12
    7300:	14000004 	b	7310 <read_desc+0x198>
    7304:	528003c0 	mov	w0, #0x1e                  	// #30
    7308:	14000002 	b	7310 <read_desc+0x198>
    730c:	528004e0 	mov	w0, #0x27                  	// #39
    7310:	9ac02020 	lsl	x0, x1, x0
    7314:	f90013e0 	str	x0, [sp, #32]
    7318:	14000008 	b	7338 <read_desc+0x1c0>
    731c:	f9400fe0 	ldr	x0, [sp, #24]
    7320:	d34cfc00 	lsr	x0, x0, #12
    7324:	d374cc00 	lsl	x0, x0, #12
    7328:	92748c00 	and	x0, x0, #0xfffffffff000
    732c:	f90013e0 	str	x0, [sp, #32]
    7330:	b90053ff 	str	wzr, [sp, #80]
    7334:	d503201f 	nop
    7338:	14000009 	b	735c <read_desc+0x1e4>
    733c:	52800020 	mov	w0, #0x1                   	// #1
    7340:	b90053e0 	str	w0, [sp, #80]
    7344:	f9400fe0 	ldr	x0, [sp, #24]
    7348:	d34cfc00 	lsr	x0, x0, #12
    734c:	d374cc00 	lsl	x0, x0, #12
    7350:	92748c00 	and	x0, x0, #0xfffffffff000
    7354:	f90013e0 	str	x0, [sp, #32]
    7358:	d503201f 	nop
    735c:	f9400fe0 	ldr	x0, [sp, #24]
    7360:	97ffff5d 	bl	70d4 <read_attrs>
    7364:	b9005be0 	str	w0, [sp, #88]
    7368:	aa1303e1 	mov	x1, x19
    736c:	910083e0 	add	x0, sp, #0x20
    7370:	a9400c02 	ldp	x2, x3, [x0]
    7374:	a9000c22 	stp	x2, x3, [x1]
    7378:	a9410c02 	ldp	x2, x3, [x0, #16]
    737c:	a9010c22 	stp	x2, x3, [x1, #16]
    7380:	a9420c02 	ldp	x2, x3, [x0, #32]
    7384:	a9020c22 	stp	x2, x3, [x1, #32]
    7388:	a9430c02 	ldp	x2, x3, [x0, #48]
    738c:	a9030c22 	stp	x2, x3, [x1, #48]
    7390:	a8c67bf3 	ldp	x19, x30, [sp], #96
    7394:	d65f03c0 	ret

0000000000007398 <write_attrs>:
    7398:	d10043ff 	sub	sp, sp, #0x10
    739c:	b9000be0 	str	w0, [sp, #8]
    73a0:	394023e0 	ldrb	w0, [sp, #8]
    73a4:	d3461800 	ubfx	x0, x0, #6, #1
    73a8:	12001c00 	and	w0, w0, #0xff
    73ac:	53165401 	lsl	w1, w0, #10
    73b0:	794013e0 	ldrh	w0, [sp, #8]
    73b4:	d3472000 	ubfx	x0, x0, #7, #2
    73b8:	12001c00 	and	w0, w0, #0xff
    73bc:	53185c00 	lsl	w0, w0, #8
    73c0:	2a000021 	orr	w1, w1, w0
    73c4:	394027e0 	ldrb	w0, [sp, #9]
    73c8:	d3410800 	ubfx	x0, x0, #1, #2
    73cc:	12001c00 	and	w0, w0, #0xff
    73d0:	531a6400 	lsl	w0, w0, #6
    73d4:	2a000021 	orr	w1, w1, w0
    73d8:	394027e0 	ldrb	w0, [sp, #9]
    73dc:	d3430c00 	ubfx	x0, x0, #3, #1
    73e0:	12001c00 	and	w0, w0, #0xff
    73e4:	531b6800 	lsl	w0, w0, #5
    73e8:	2a000021 	orr	w1, w1, w0
    73ec:	394027e0 	ldrb	w0, [sp, #9]
    73f0:	d3441800 	ubfx	x0, x0, #4, #3
    73f4:	12001c00 	and	w0, w0, #0xff
    73f8:	531e7400 	lsl	w0, w0, #2
    73fc:	2a000020 	orr	w0, w1, w0
    7400:	93407c00 	sxtw	x0, w0
    7404:	910043ff 	add	sp, sp, #0x10
    7408:	d65f03c0 	ret

000000000000740c <write_desc>:
    740c:	a9be7bf3 	stp	x19, x30, [sp, #-32]!
    7410:	aa0003f3 	mov	x19, x0
    7414:	f9000fff 	str	xzr, [sp, #24]
    7418:	b9403260 	ldr	w0, [x19, #48]
    741c:	7100041f 	cmp	w0, #0x1
    7420:	540001a0 	b.eq	7454 <write_desc+0x48>  // b.none
    7424:	7100041f 	cmp	w0, #0x1
    7428:	540000a3 	b.cc	743c <write_desc+0x30>  // b.lo, b.ul, b.last
    742c:	7100081f 	cmp	w0, #0x2
    7430:	54000241 	b.ne	7478 <write_desc+0x6c>  // b.any
    7434:	d2800000 	mov	x0, #0x0                   	// #0
    7438:	1400001a 	b	74a0 <write_desc+0x94>
    743c:	f9400260 	ldr	x0, [x19]
    7440:	f9000fe0 	str	x0, [sp, #24]
    7444:	f9400fe0 	ldr	x0, [sp, #24]
    7448:	b27f0000 	orr	x0, x0, #0x2
    744c:	f9000fe0 	str	x0, [sp, #24]
    7450:	1400000a 	b	7478 <write_desc+0x6c>
    7454:	f9400260 	ldr	x0, [x19]
    7458:	f9000fe0 	str	x0, [sp, #24]
    745c:	b9403660 	ldr	w0, [x19, #52]
    7460:	71000c1f 	cmp	w0, #0x3
    7464:	54000081 	b.ne	7474 <write_desc+0x68>  // b.any
    7468:	f9400fe0 	ldr	x0, [sp, #24]
    746c:	b27f0000 	orr	x0, x0, #0x2
    7470:	f9000fe0 	str	x0, [sp, #24]
    7474:	d503201f 	nop
    7478:	b9403a60 	ldr	w0, [x19, #56]
    747c:	97ffffc7 	bl	7398 <write_attrs>
    7480:	aa0003e1 	mov	x1, x0
    7484:	f9400fe0 	ldr	x0, [sp, #24]
    7488:	aa010000 	orr	x0, x0, x1
    748c:	f9000fe0 	str	x0, [sp, #24]
    7490:	f9400fe0 	ldr	x0, [sp, #24]
    7494:	b2400000 	orr	x0, x0, #0x1
    7498:	f9000fe0 	str	x0, [sp, #24]
    749c:	f9400fe0 	ldr	x0, [sp, #24]
    74a0:	a8c27bf3 	ldp	x19, x30, [sp], #32
    74a4:	d65f03c0 	ret

00000000000074a8 <show_attrs>:
    74a8:	f81e0ffe 	str	x30, [sp, #-32]!
    74ac:	b9001be0 	str	w0, [sp, #24]
    74b0:	394063e0 	ldrb	w0, [sp, #24]
    74b4:	d3461800 	ubfx	x0, x0, #6, #1
    74b8:	12001c00 	and	w0, w0, #0xff
    74bc:	2a0003e1 	mov	w1, w0
    74c0:	794033e0 	ldrh	w0, [sp, #24]
    74c4:	d3472000 	ubfx	x0, x0, #7, #2
    74c8:	12001c00 	and	w0, w0, #0xff
    74cc:	2a0003e2 	mov	w2, w0
    74d0:	394067e0 	ldrb	w0, [sp, #25]
    74d4:	d3410800 	ubfx	x0, x0, #1, #2
    74d8:	12001c00 	and	w0, w0, #0xff
    74dc:	2a0003e3 	mov	w3, w0
    74e0:	394067e0 	ldrb	w0, [sp, #25]
    74e4:	d3441800 	ubfx	x0, x0, #4, #3
    74e8:	12001c00 	and	w0, w0, #0xff
    74ec:	2a0003e4 	mov	w4, w0
    74f0:	d0000080 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    74f4:	9139a000 	add	x0, x0, #0xe68
    74f8:	97ffee43 	bl	2e04 <printf>
    74fc:	d503201f 	nop
    7500:	f84207fe 	ldr	x30, [sp], #32
    7504:	d65f03c0 	ret

0000000000007508 <show_desc>:
    7508:	a9bf7bf3 	stp	x19, x30, [sp, #-16]!
    750c:	aa0003f3 	mov	x19, x0
    7510:	d0000080 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    7514:	913a4000 	add	x0, x0, #0xe90
    7518:	97ffee3b 	bl	2e04 <printf>
    751c:	b9403260 	ldr	w0, [x19, #48]
    7520:	7100041f 	cmp	w0, #0x1
    7524:	54000120 	b.eq	7548 <show_desc+0x40>  // b.none
    7528:	7100041f 	cmp	w0, #0x1
    752c:	540001e3 	b.cc	7568 <show_desc+0x60>  // b.lo, b.ul, b.last
    7530:	7100081f 	cmp	w0, #0x2
    7534:	54000281 	b.ne	7584 <show_desc+0x7c>  // b.any
    7538:	d0000080 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    753c:	913a8000 	add	x0, x0, #0xea0
    7540:	97ffee31 	bl	2e04 <printf>
    7544:	14000010 	b	7584 <show_desc+0x7c>
    7548:	d0000080 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    754c:	913ac000 	add	x0, x0, #0xeb0
    7550:	97ffee2d 	bl	2e04 <printf>
    7554:	f9400261 	ldr	x1, [x19]
    7558:	d0000080 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    755c:	913b0000 	add	x0, x0, #0xec0
    7560:	97ffee29 	bl	2e04 <printf>
    7564:	14000008 	b	7584 <show_desc+0x7c>
    7568:	d0000080 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    756c:	913b2000 	add	x0, x0, #0xec8
    7570:	97ffee25 	bl	2e04 <printf>
    7574:	f9400261 	ldr	x1, [x19]
    7578:	d0000080 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    757c:	913b6000 	add	x0, x0, #0xed8
    7580:	97ffee21 	bl	2e04 <printf>
    7584:	b9403661 	ldr	w1, [x19, #52]
    7588:	d0000080 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    758c:	913ba000 	add	x0, x0, #0xee8
    7590:	97ffee1d 	bl	2e04 <printf>
    7594:	d0000080 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    7598:	913be000 	add	x0, x0, #0xef8
    759c:	97ffee1a 	bl	2e04 <printf>
    75a0:	b9403a60 	ldr	w0, [x19, #56]
    75a4:	97ffffc1 	bl	74a8 <show_attrs>
    75a8:	d0000080 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    75ac:	913c2000 	add	x0, x0, #0xf08
    75b0:	97ffee15 	bl	2e04 <printf>
    75b4:	d0000080 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    75b8:	913c4000 	add	x0, x0, #0xf10
    75bc:	97ffee12 	bl	2e04 <printf>
    75c0:	d503201f 	nop
    75c4:	a8c17bf3 	ldp	x19, x30, [sp], #16
    75c8:	d65f03c0 	ret

00000000000075cc <vmm_mmu_off>:
    75cc:	a9bf7bf3 	stp	x19, x30, [sp, #-16]!
    75d0:	d5381012 	mrs	x18, sctlr_el1
    75d4:	d2800013 	mov	x19, #0x0                   	// #0
    75d8:	b3400272 	bfxil	x18, x19, #0, #1
    75dc:	d5181012 	msr	sctlr_el1, x18
    75e0:	d5033b9f 	dsb	ish
    75e4:	d5033fdf 	isb
    75e8:	97fff375 	bl	43bc <get_cpu>
    75ec:	aa0003e2 	mov	x2, x0
    75f0:	f00000c0 	adrp	x0, 22000 <__argv+0x1f70>
    75f4:	91108001 	add	x1, x0, #0x420
    75f8:	d2800300 	mov	x0, #0x18                  	// #24
    75fc:	9b007c40 	mul	x0, x2, x0
    7600:	8b000020 	add	x0, x1, x0
    7604:	3900401f 	strb	wzr, [x0, #16]
    7608:	97fff36d 	bl	43bc <get_cpu>
    760c:	aa0003e2 	mov	x2, x0
    7610:	f00000c0 	adrp	x0, 22000 <__argv+0x1f70>
    7614:	91108001 	add	x1, x0, #0x420
    7618:	d2800300 	mov	x0, #0x18                  	// #24
    761c:	9b007c40 	mul	x0, x2, x0
    7620:	8b000020 	add	x0, x1, x0
    7624:	3900441f 	strb	wzr, [x0, #17]
    7628:	d503201f 	nop
    762c:	a8c17bf3 	ldp	x19, x30, [sp], #16
    7630:	d65f03c0 	ret

0000000000007634 <vmm_mmu_on>:
    7634:	a9bf7bf3 	stp	x19, x30, [sp, #-16]!
    7638:	d5381012 	mrs	x18, sctlr_el1
    763c:	b2400252 	orr	x18, x18, #0x1
    7640:	d5181012 	msr	sctlr_el1, x18
    7644:	d5033b9f 	dsb	ish
    7648:	d5033fdf 	isb
    764c:	97fff35c 	bl	43bc <get_cpu>
    7650:	aa0003e2 	mov	x2, x0
    7654:	f00000c0 	adrp	x0, 22000 <__argv+0x1f70>
    7658:	91108001 	add	x1, x0, #0x420
    765c:	d2800300 	mov	x0, #0x18                  	// #24
    7660:	9b007c40 	mul	x0, x2, x0
    7664:	8b000020 	add	x0, x1, x0
    7668:	52800021 	mov	w1, #0x1                   	// #1
    766c:	39004001 	strb	w1, [x0, #16]
    7670:	97fff353 	bl	43bc <get_cpu>
    7674:	aa0003e2 	mov	x2, x0
    7678:	f00000c0 	adrp	x0, 22000 <__argv+0x1f70>
    767c:	91108001 	add	x1, x0, #0x420
    7680:	d2800300 	mov	x0, #0x18                  	// #24
    7684:	9b007c40 	mul	x0, x2, x0
    7688:	8b000020 	add	x0, x1, x0
    768c:	52800021 	mov	w1, #0x1                   	// #1
    7690:	39004401 	strb	w1, [x0, #17]
    7694:	d503201f 	nop
    7698:	a8c17bf3 	ldp	x19, x30, [sp], #16
    769c:	d65f03c0 	ret

00000000000076a0 <vmm_make_desc>:
    76a0:	f8150ffe 	str	x30, [sp, #-176]!
    76a4:	f90037e0 	str	x0, [sp, #104]
    76a8:	f90033e1 	str	x1, [sp, #96]
    76ac:	b9005fe2 	str	w2, [sp, #92]
    76b0:	52800020 	mov	w0, #0x1                   	// #1
    76b4:	b900a3e0 	str	w0, [sp, #160]
    76b8:	f94037e0 	ldr	x0, [sp, #104]
    76bc:	f9003be0 	str	x0, [sp, #112]
    76c0:	b9405fe0 	ldr	w0, [sp, #92]
    76c4:	b900a7e0 	str	w0, [sp, #164]
    76c8:	f94033e0 	ldr	x0, [sp, #96]
    76cc:	97fffe82 	bl	70d4 <read_attrs>
    76d0:	b900abe0 	str	w0, [sp, #168]
    76d4:	3942a3e0 	ldrb	w0, [sp, #168]
    76d8:	321b0000 	orr	w0, w0, #0x20
    76dc:	3902a3e0 	strb	w0, [sp, #168]
    76e0:	3942a3e0 	ldrb	w0, [sp, #168]
    76e4:	321a0000 	orr	w0, w0, #0x40
    76e8:	3902a3e0 	strb	w0, [sp, #168]
    76ec:	794153e0 	ldrh	w0, [sp, #168]
    76f0:	32190400 	orr	w0, w0, #0x180
    76f4:	790153e0 	strh	w0, [sp, #168]
    76f8:	3942a7e0 	ldrb	w0, [sp, #169]
    76fc:	121c7800 	and	w0, w0, #0xfffffff7
    7700:	3902a7e0 	strb	w0, [sp, #169]
    7704:	910043e0 	add	x0, sp, #0x10
    7708:	9101c3e1 	add	x1, sp, #0x70
    770c:	a9400c22 	ldp	x2, x3, [x1]
    7710:	a9000c02 	stp	x2, x3, [x0]
    7714:	a9410c22 	ldp	x2, x3, [x1, #16]
    7718:	a9010c02 	stp	x2, x3, [x0, #16]
    771c:	a9420c22 	ldp	x2, x3, [x1, #32]
    7720:	a9020c02 	stp	x2, x3, [x0, #32]
    7724:	a9430821 	ldp	x1, x2, [x1, #48]
    7728:	a9030801 	stp	x1, x2, [x0, #48]
    772c:	910043e0 	add	x0, sp, #0x10
    7730:	97ffff37 	bl	740c <write_desc>
    7734:	f84b07fe 	ldr	x30, [sp], #176
    7738:	d65f03c0 	ret

000000000000773c <set_block_or_page>:
    773c:	a9b87bf3 	stp	x19, x30, [sp, #-128]!
    7740:	f9001fe0 	str	x0, [sp, #56]
    7744:	f9001be1 	str	x1, [sp, #48]
    7748:	f90017e2 	str	x2, [sp, #40]
    774c:	f90013e3 	str	x3, [sp, #32]
    7750:	f9000fe4 	str	x4, [sp, #24]
    7754:	f9400fe0 	ldr	x0, [sp, #24]
    7758:	f9401be2 	ldr	x2, [sp, #48]
    775c:	2a0003e1 	mov	w1, w0
    7760:	f9401fe0 	ldr	x0, [sp, #56]
    7764:	97fffc56 	bl	68bc <vmm_ensure_level>
    7768:	910103e0 	add	x0, sp, #0x40
    776c:	aa0003e8 	mov	x8, x0
    7770:	f9401be1 	ldr	x1, [sp, #48]
    7774:	f9401fe0 	ldr	x0, [sp, #56]
    7778:	97fffdd1 	bl	6ebc <vmm_translation_walk>
    777c:	b94077e0 	ldr	w0, [sp, #116]
    7780:	f94027f3 	ldr	x19, [sp, #72]
    7784:	2a0003e2 	mov	w2, w0
    7788:	f94013e1 	ldr	x1, [sp, #32]
    778c:	f94017e0 	ldr	x0, [sp, #40]
    7790:	97ffffc4 	bl	76a0 <vmm_make_desc>
    7794:	f9000260 	str	x0, [x19]
    7798:	d503201f 	nop
    779c:	a8c87bf3 	ldp	x19, x30, [sp], #128
    77a0:	d65f03c0 	ret

00000000000077a4 <vmm_update_mapping>:
    77a4:	f81d0ffe 	str	x30, [sp, #-48]!
    77a8:	f90017e0 	str	x0, [sp, #40]
    77ac:	f90013e1 	str	x1, [sp, #32]
    77b0:	f9000fe2 	str	x2, [sp, #24]
    77b4:	f9000be3 	str	x3, [sp, #16]
    77b8:	d0000080 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    77bc:	913c6002 	add	x2, x0, #0xf18
    77c0:	f0000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    77c4:	9101c001 	add	x1, x0, #0x70
    77c8:	d0000080 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    77cc:	913ce000 	add	x0, x0, #0xf38
    77d0:	f9400be6 	ldr	x6, [sp, #16]
    77d4:	f9400fe5 	ldr	x5, [sp, #24]
    77d8:	f94013e4 	ldr	x4, [sp, #32]
    77dc:	aa0203e3 	mov	x3, x2
    77e0:	aa0103e2 	mov	x2, x1
    77e4:	52800301 	mov	w1, #0x18                  	// #24
    77e8:	97ffee18 	bl	3048 <_debug>
    77ec:	d2800064 	mov	x4, #0x3                   	// #3
    77f0:	f9400be3 	ldr	x3, [sp, #16]
    77f4:	f9400fe2 	ldr	x2, [sp, #24]
    77f8:	f94013e1 	ldr	x1, [sp, #32]
    77fc:	f94017e0 	ldr	x0, [sp, #40]
    7800:	97ffffcf 	bl	773c <set_block_or_page>
    7804:	d503201f 	nop
    7808:	f84307fe 	ldr	x30, [sp], #48
    780c:	d65f03c0 	ret

0000000000007810 <ptable_set_idrange>:
    7810:	f81b0ffe 	str	x30, [sp, #-80]!
    7814:	f90017e0 	str	x0, [sp, #40]
    7818:	f90013e1 	str	x1, [sp, #32]
    781c:	f9000fe2 	str	x2, [sp, #24]
    7820:	f9000be3 	str	x3, [sp, #16]
    7824:	d28003c0 	mov	x0, #0x1e                  	// #30
    7828:	f90023e0 	str	x0, [sp, #64]
    782c:	d28002a0 	mov	x0, #0x15                  	// #21
    7830:	f9001fe0 	str	x0, [sp, #56]
    7834:	d2800180 	mov	x0, #0xc                   	// #12
    7838:	f9001be0 	str	x0, [sp, #48]
    783c:	d0000080 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    7840:	913d6002 	add	x2, x0, #0xf58
    7844:	f0000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    7848:	91022001 	add	x1, x0, #0x88
    784c:	d0000080 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    7850:	913ce000 	add	x0, x0, #0xf38
    7854:	f9400be6 	ldr	x6, [sp, #16]
    7858:	f9400fe5 	ldr	x5, [sp, #24]
    785c:	f94013e4 	ldr	x4, [sp, #32]
    7860:	aa0203e3 	mov	x3, x2
    7864:	aa0103e2 	mov	x2, x1
    7868:	52800461 	mov	w1, #0x23                  	// #35
    786c:	97ffedf7 	bl	3048 <_debug>
    7870:	f9401be0 	ldr	x0, [sp, #48]
    7874:	2a0003e1 	mov	w1, w0
    7878:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
    787c:	9ac12000 	lsl	x0, x0, x1
    7880:	aa2003e1 	mvn	x1, x0
    7884:	f94013e0 	ldr	x0, [sp, #32]
    7888:	8a000020 	and	x0, x1, x0
    788c:	f100001f 	cmp	x0, #0x0
    7890:	540000a0 	b.eq	78a4 <ptable_set_idrange+0x94>  // b.none
    7894:	d0000080 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    7898:	913dc000 	add	x0, x0, #0xf70
    789c:	97ffeb0e 	bl	24d4 <puts>
    78a0:	97fff28c 	bl	42d0 <abort>
    78a4:	f9401be0 	ldr	x0, [sp, #48]
    78a8:	2a0003e1 	mov	w1, w0
    78ac:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
    78b0:	9ac12000 	lsl	x0, x0, x1
    78b4:	aa2003e1 	mvn	x1, x0
    78b8:	f9400fe0 	ldr	x0, [sp, #24]
    78bc:	8a000020 	and	x0, x1, x0
    78c0:	f100001f 	cmp	x0, #0x0
    78c4:	540000a0 	b.eq	78d8 <ptable_set_idrange+0xc8>  // b.none
    78c8:	d0000080 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    78cc:	913ea000 	add	x0, x0, #0xfa8
    78d0:	97ffeb01 	bl	24d4 <puts>
    78d4:	97fff27f 	bl	42d0 <abort>
    78d8:	f94013e0 	ldr	x0, [sp, #32]
    78dc:	f90027e0 	str	x0, [sp, #72]
    78e0:	1400000e 	b	7918 <ptable_set_idrange+0x108>
    78e4:	d2800064 	mov	x4, #0x3                   	// #3
    78e8:	f9400be3 	ldr	x3, [sp, #16]
    78ec:	f94027e2 	ldr	x2, [sp, #72]
    78f0:	f94027e1 	ldr	x1, [sp, #72]
    78f4:	f94017e0 	ldr	x0, [sp, #40]
    78f8:	97ffff91 	bl	773c <set_block_or_page>
    78fc:	f9401be0 	ldr	x0, [sp, #48]
    7900:	2a0003e1 	mov	w1, w0
    7904:	d2800020 	mov	x0, #0x1                   	// #1
    7908:	9ac12000 	lsl	x0, x0, x1
    790c:	f94027e1 	ldr	x1, [sp, #72]
    7910:	8b000020 	add	x0, x1, x0
    7914:	f90027e0 	str	x0, [sp, #72]
    7918:	f9401fe0 	ldr	x0, [sp, #56]
    791c:	2a0003e1 	mov	w1, w0
    7920:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
    7924:	9ac12000 	lsl	x0, x0, x1
    7928:	aa2003e1 	mvn	x1, x0
    792c:	f94027e0 	ldr	x0, [sp, #72]
    7930:	8a000020 	and	x0, x1, x0
    7934:	f100001f 	cmp	x0, #0x0
    7938:	540000a0 	b.eq	794c <ptable_set_idrange+0x13c>  // b.none
    793c:	f94027e1 	ldr	x1, [sp, #72]
    7940:	f9400fe0 	ldr	x0, [sp, #24]
    7944:	eb00003f 	cmp	x1, x0
    7948:	54fffce3 	b.cc	78e4 <ptable_set_idrange+0xd4>  // b.lo, b.ul, b.last
    794c:	d0000080 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    7950:	913f8002 	add	x2, x0, #0xfe0
    7954:	f0000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    7958:	91022001 	add	x1, x0, #0x88
    795c:	d0000080 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    7960:	913ce000 	add	x0, x0, #0xf38
    7964:	f94027e4 	ldr	x4, [sp, #72]
    7968:	aa0203e3 	mov	x3, x2
    796c:	aa0103e2 	mov	x2, x1
    7970:	52800721 	mov	w1, #0x39                  	// #57
    7974:	97ffedb5 	bl	3048 <_debug>
    7978:	1400000e 	b	79b0 <ptable_set_idrange+0x1a0>
    797c:	d2800044 	mov	x4, #0x2                   	// #2
    7980:	f9400be3 	ldr	x3, [sp, #16]
    7984:	f94027e2 	ldr	x2, [sp, #72]
    7988:	f94027e1 	ldr	x1, [sp, #72]
    798c:	f94017e0 	ldr	x0, [sp, #40]
    7990:	97ffff6b 	bl	773c <set_block_or_page>
    7994:	f9401fe0 	ldr	x0, [sp, #56]
    7998:	2a0003e1 	mov	w1, w0
    799c:	d2800020 	mov	x0, #0x1                   	// #1
    79a0:	9ac12000 	lsl	x0, x0, x1
    79a4:	f94027e1 	ldr	x1, [sp, #72]
    79a8:	8b000020 	add	x0, x1, x0
    79ac:	f90027e0 	str	x0, [sp, #72]
    79b0:	f94023e0 	ldr	x0, [sp, #64]
    79b4:	2a0003e1 	mov	w1, w0
    79b8:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
    79bc:	9ac12000 	lsl	x0, x0, x1
    79c0:	aa2003e1 	mvn	x1, x0
    79c4:	f94027e0 	ldr	x0, [sp, #72]
    79c8:	8a000020 	and	x0, x1, x0
    79cc:	f100001f 	cmp	x0, #0x0
    79d0:	540000a0 	b.eq	79e4 <ptable_set_idrange+0x1d4>  // b.none
    79d4:	f94027e1 	ldr	x1, [sp, #72]
    79d8:	f9400fe0 	ldr	x0, [sp, #24]
    79dc:	eb00003f 	cmp	x1, x0
    79e0:	54fffce3 	b.cc	797c <ptable_set_idrange+0x16c>  // b.lo, b.ul, b.last
    79e4:	f0000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    79e8:	91000002 	add	x2, x0, #0x0
    79ec:	f0000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    79f0:	91022001 	add	x1, x0, #0x88
    79f4:	d0000080 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    79f8:	913ce000 	add	x0, x0, #0xf38
    79fc:	f94027e4 	ldr	x4, [sp, #72]
    7a00:	aa0203e3 	mov	x3, x2
    7a04:	aa0103e2 	mov	x2, x1
    7a08:	52800821 	mov	w1, #0x41                  	// #65
    7a0c:	97ffed8f 	bl	3048 <_debug>
    7a10:	1400000e 	b	7a48 <ptable_set_idrange+0x238>
    7a14:	d2800024 	mov	x4, #0x1                   	// #1
    7a18:	f9400be3 	ldr	x3, [sp, #16]
    7a1c:	f94027e2 	ldr	x2, [sp, #72]
    7a20:	f94027e1 	ldr	x1, [sp, #72]
    7a24:	f94017e0 	ldr	x0, [sp, #40]
    7a28:	97ffff45 	bl	773c <set_block_or_page>
    7a2c:	f94023e0 	ldr	x0, [sp, #64]
    7a30:	2a0003e1 	mov	w1, w0
    7a34:	d2800020 	mov	x0, #0x1                   	// #1
    7a38:	9ac12000 	lsl	x0, x0, x1
    7a3c:	f94027e1 	ldr	x1, [sp, #72]
    7a40:	8b000020 	add	x0, x1, x0
    7a44:	f90027e0 	str	x0, [sp, #72]
    7a48:	f94023e0 	ldr	x0, [sp, #64]
    7a4c:	2a0003e1 	mov	w1, w0
    7a50:	d2800020 	mov	x0, #0x1                   	// #1
    7a54:	9ac12000 	lsl	x0, x0, x1
    7a58:	cb0003e1 	neg	x1, x0
    7a5c:	f9400fe0 	ldr	x0, [sp, #24]
    7a60:	8a000020 	and	x0, x1, x0
    7a64:	f94027e1 	ldr	x1, [sp, #72]
    7a68:	eb00003f 	cmp	x1, x0
    7a6c:	54fffd43 	b.cc	7a14 <ptable_set_idrange+0x204>  // b.lo, b.ul, b.last
    7a70:	f0000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    7a74:	91008002 	add	x2, x0, #0x20
    7a78:	f0000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    7a7c:	91022001 	add	x1, x0, #0x88
    7a80:	d0000080 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    7a84:	913ce000 	add	x0, x0, #0xf38
    7a88:	f94027e4 	ldr	x4, [sp, #72]
    7a8c:	aa0203e3 	mov	x3, x2
    7a90:	aa0103e2 	mov	x2, x1
    7a94:	52800901 	mov	w1, #0x48                  	// #72
    7a98:	97ffed6c 	bl	3048 <_debug>
    7a9c:	1400000e 	b	7ad4 <ptable_set_idrange+0x2c4>
    7aa0:	d2800044 	mov	x4, #0x2                   	// #2
    7aa4:	f9400be3 	ldr	x3, [sp, #16]
    7aa8:	f94027e2 	ldr	x2, [sp, #72]
    7aac:	f94027e1 	ldr	x1, [sp, #72]
    7ab0:	f94017e0 	ldr	x0, [sp, #40]
    7ab4:	97ffff22 	bl	773c <set_block_or_page>
    7ab8:	f9401fe0 	ldr	x0, [sp, #56]
    7abc:	2a0003e1 	mov	w1, w0
    7ac0:	d2800020 	mov	x0, #0x1                   	// #1
    7ac4:	9ac12000 	lsl	x0, x0, x1
    7ac8:	f94027e1 	ldr	x1, [sp, #72]
    7acc:	8b000020 	add	x0, x1, x0
    7ad0:	f90027e0 	str	x0, [sp, #72]
    7ad4:	f9401fe0 	ldr	x0, [sp, #56]
    7ad8:	2a0003e1 	mov	w1, w0
    7adc:	d2800020 	mov	x0, #0x1                   	// #1
    7ae0:	9ac12000 	lsl	x0, x0, x1
    7ae4:	cb0003e1 	neg	x1, x0
    7ae8:	f9400fe0 	ldr	x0, [sp, #24]
    7aec:	8a000020 	and	x0, x1, x0
    7af0:	f94027e1 	ldr	x1, [sp, #72]
    7af4:	eb00003f 	cmp	x1, x0
    7af8:	54fffd43 	b.cc	7aa0 <ptable_set_idrange+0x290>  // b.lo, b.ul, b.last
    7afc:	f0000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    7b00:	91000002 	add	x2, x0, #0x0
    7b04:	f0000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    7b08:	91022001 	add	x1, x0, #0x88
    7b0c:	d0000080 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    7b10:	913ce000 	add	x0, x0, #0xf38
    7b14:	f94027e4 	ldr	x4, [sp, #72]
    7b18:	aa0203e3 	mov	x3, x2
    7b1c:	aa0103e2 	mov	x2, x1
    7b20:	52800a01 	mov	w1, #0x50                  	// #80
    7b24:	97ffed49 	bl	3048 <_debug>
    7b28:	1400000e 	b	7b60 <ptable_set_idrange+0x350>
    7b2c:	d2800064 	mov	x4, #0x3                   	// #3
    7b30:	f9400be3 	ldr	x3, [sp, #16]
    7b34:	f94027e2 	ldr	x2, [sp, #72]
    7b38:	f94027e1 	ldr	x1, [sp, #72]
    7b3c:	f94017e0 	ldr	x0, [sp, #40]
    7b40:	97fffeff 	bl	773c <set_block_or_page>
    7b44:	f9401be0 	ldr	x0, [sp, #48]
    7b48:	2a0003e1 	mov	w1, w0
    7b4c:	d2800020 	mov	x0, #0x1                   	// #1
    7b50:	9ac12000 	lsl	x0, x0, x1
    7b54:	f94027e1 	ldr	x1, [sp, #72]
    7b58:	8b000020 	add	x0, x1, x0
    7b5c:	f90027e0 	str	x0, [sp, #72]
    7b60:	f94027e1 	ldr	x1, [sp, #72]
    7b64:	f9400fe0 	ldr	x0, [sp, #24]
    7b68:	eb00003f 	cmp	x1, x0
    7b6c:	54fffe03 	b.cc	7b2c <ptable_set_idrange+0x31c>  // b.lo, b.ul, b.last
    7b70:	d0000080 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    7b74:	913f8002 	add	x2, x0, #0xfe0
    7b78:	f0000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    7b7c:	91022001 	add	x1, x0, #0x88
    7b80:	d0000080 	adrp	x0, 19000 <_GLOBAL_OFFSET_TABLE_+0x8c0>
    7b84:	913ce000 	add	x0, x0, #0xf38
    7b88:	f94027e4 	ldr	x4, [sp, #72]
    7b8c:	aa0203e3 	mov	x3, x2
    7b90:	aa0103e2 	mov	x2, x1
    7b94:	52800ac1 	mov	w1, #0x56                  	// #86
    7b98:	97ffed2c 	bl	3048 <_debug>
    7b9c:	d503201f 	nop
    7ba0:	f84507fe 	ldr	x30, [sp], #80
    7ba4:	d65f03c0 	ret

0000000000007ba8 <vmm_alloc_new_idmap_4k>:
    7ba8:	a9bd53f3 	stp	x19, x20, [sp, #-48]!
    7bac:	a9017bf5 	stp	x21, x30, [sp, #16]
    7bb0:	d2820000 	mov	x0, #0x1000                	// #4096
    7bb4:	940001e2 	bl	833c <alloc>
    7bb8:	f90017e0 	str	x0, [sp, #40]
    7bbc:	d2820002 	mov	x2, #0x1000                	// #4096
    7bc0:	d2800001 	mov	x1, #0x0                   	// #0
    7bc4:	f94017e0 	ldr	x0, [sp, #40]
    7bc8:	94000253 	bl	8514 <valloc_memset>
    7bcc:	d2a80000 	mov	x0, #0x40000000            	// #1073741824
    7bd0:	f90013e0 	str	x0, [sp, #32]
    7bd4:	52800000 	mov	w0, #0x0                   	// #0
    7bd8:	97fffdf0 	bl	7398 <write_attrs>
    7bdc:	aa0003f3 	mov	x19, x0
    7be0:	52800000 	mov	w0, #0x0                   	// #0
    7be4:	52800021 	mov	w1, #0x1                   	// #1
    7be8:	33170420 	bfi	w0, w1, #9, #2
    7bec:	97fffdeb 	bl	7398 <write_attrs>
    7bf0:	aa000260 	orr	x0, x19, x0
    7bf4:	aa0003e3 	mov	x3, x0
    7bf8:	f94013e2 	ldr	x2, [sp, #32]
    7bfc:	d2800001 	mov	x1, #0x0                   	// #0
    7c00:	f94017e0 	ldr	x0, [sp, #40]
    7c04:	97ffff03 	bl	7810 <ptable_set_idrange>
    7c08:	b00000a0 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    7c0c:	911f8000 	add	x0, x0, #0x7e0
    7c10:	f9400013 	ldr	x19, [x0]
    7c14:	52800000 	mov	w0, #0x0                   	// #0
    7c18:	52800061 	mov	w1, #0x3                   	// #3
    7c1c:	33140820 	bfi	w0, w1, #12, #3
    7c20:	97fffdde 	bl	7398 <write_attrs>
    7c24:	aa0003f4 	mov	x20, x0
    7c28:	52800000 	mov	w0, #0x0                   	// #0
    7c2c:	32170400 	orr	w0, w0, #0x600
    7c30:	97fffdda 	bl	7398 <write_attrs>
    7c34:	aa000280 	orr	x0, x20, x0
    7c38:	aa0003e3 	mov	x3, x0
    7c3c:	aa1303e2 	mov	x2, x19
    7c40:	f94013e1 	ldr	x1, [sp, #32]
    7c44:	f94017e0 	ldr	x0, [sp, #40]
    7c48:	97fffef2 	bl	7810 <ptable_set_idrange>
    7c4c:	f00000c0 	adrp	x0, 22000 <__argv+0x1f70>
    7c50:	91028000 	add	x0, x0, #0xa0
    7c54:	f9400013 	ldr	x19, [x0]
    7c58:	b00000a0 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    7c5c:	911fc000 	add	x0, x0, #0x7f0
    7c60:	f9400014 	ldr	x20, [x0]
    7c64:	52800000 	mov	w0, #0x0                   	// #0
    7c68:	52800061 	mov	w1, #0x3                   	// #3
    7c6c:	33140820 	bfi	w0, w1, #12, #3
    7c70:	97fffdca 	bl	7398 <write_attrs>
    7c74:	aa0003f5 	mov	x21, x0
    7c78:	52800000 	mov	w0, #0x0                   	// #0
    7c7c:	52800021 	mov	w1, #0x1                   	// #1
    7c80:	33170420 	bfi	w0, w1, #9, #2
    7c84:	97fffdc5 	bl	7398 <write_attrs>
    7c88:	aa0002a0 	orr	x0, x21, x0
    7c8c:	aa0003e3 	mov	x3, x0
    7c90:	aa1403e2 	mov	x2, x20
    7c94:	aa1303e1 	mov	x1, x19
    7c98:	f94017e0 	ldr	x0, [sp, #40]
    7c9c:	97fffedd 	bl	7810 <ptable_set_idrange>
    7ca0:	b00000a0 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    7ca4:	911fe000 	add	x0, x0, #0x7f8
    7ca8:	f9400013 	ldr	x19, [x0]
    7cac:	b00000c0 	adrp	x0, 20000 <table_pgfault+0xff8>
    7cb0:	91002000 	add	x0, x0, #0x8
    7cb4:	f9400014 	ldr	x20, [x0]
    7cb8:	52800000 	mov	w0, #0x0                   	// #0
    7cbc:	52800061 	mov	w1, #0x3                   	// #3
    7cc0:	33140820 	bfi	w0, w1, #12, #3
    7cc4:	97fffdb5 	bl	7398 <write_attrs>
    7cc8:	aa0003f5 	mov	x21, x0
    7ccc:	52800000 	mov	w0, #0x0                   	// #0
    7cd0:	52800021 	mov	w1, #0x1                   	// #1
    7cd4:	33170420 	bfi	w0, w1, #9, #2
    7cd8:	97fffdb0 	bl	7398 <write_attrs>
    7cdc:	aa0002a0 	orr	x0, x21, x0
    7ce0:	aa0003e3 	mov	x3, x0
    7ce4:	aa1403e2 	mov	x2, x20
    7ce8:	aa1303e1 	mov	x1, x19
    7cec:	f94017e0 	ldr	x0, [sp, #40]
    7cf0:	97fffec8 	bl	7810 <ptable_set_idrange>
    7cf4:	f00000c0 	adrp	x0, 22000 <__argv+0x1f70>
    7cf8:	91034000 	add	x0, x0, #0xd0
    7cfc:	f9400013 	ldr	x19, [x0]
    7d00:	f00000c0 	adrp	x0, 22000 <__argv+0x1f70>
    7d04:	91030000 	add	x0, x0, #0xc0
    7d08:	f9400014 	ldr	x20, [x0]
    7d0c:	52800000 	mov	w0, #0x0                   	// #0
    7d10:	52800061 	mov	w1, #0x3                   	// #3
    7d14:	33140820 	bfi	w0, w1, #12, #3
    7d18:	97fffda0 	bl	7398 <write_attrs>
    7d1c:	aa0003f5 	mov	x21, x0
    7d20:	52800000 	mov	w0, #0x0                   	// #0
    7d24:	52800021 	mov	w1, #0x1                   	// #1
    7d28:	33170420 	bfi	w0, w1, #9, #2
    7d2c:	97fffd9b 	bl	7398 <write_attrs>
    7d30:	aa0002a0 	orr	x0, x21, x0
    7d34:	aa0003e3 	mov	x3, x0
    7d38:	aa1403e2 	mov	x2, x20
    7d3c:	aa1303e1 	mov	x1, x19
    7d40:	f94017e0 	ldr	x0, [sp, #40]
    7d44:	97fffeb3 	bl	7810 <ptable_set_idrange>
    7d48:	f94017e0 	ldr	x0, [sp, #40]
    7d4c:	a9417bf5 	ldp	x21, x30, [sp, #16]
    7d50:	a8c353f3 	ldp	x19, x20, [sp], #48
    7d54:	d65f03c0 	ret

0000000000007d58 <set_new_ttable>:
    7d58:	f81c0ffe 	str	x30, [sp, #-64]!
    7d5c:	f90017e0 	str	x0, [sp, #40]
    7d60:	f90013e1 	str	x1, [sp, #32]
    7d64:	f9000fe2 	str	x2, [sp, #24]
    7d68:	d5381000 	mrs	x0, sctlr_el1
    7d6c:	f9001fe0 	str	x0, [sp, #56]
    7d70:	f9401fe0 	ldr	x0, [sp, #56]
    7d74:	92400000 	and	x0, x0, #0x1
    7d78:	f100041f 	cmp	x0, #0x1
    7d7c:	540000a1 	b.ne	7d90 <set_new_ttable+0x38>  // b.any
    7d80:	f0000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    7d84:	91010000 	add	x0, x0, #0x40
    7d88:	97ffec1f 	bl	2e04 <printf>
    7d8c:	97fff151 	bl	42d0 <abort>
    7d90:	f94017e0 	ldr	x0, [sp, #40]
    7d94:	d5182000 	msr	ttbr0_el1, x0
    7d98:	f94013e0 	ldr	x0, [sp, #32]
    7d9c:	d5182040 	msr	tcr_el1, x0
    7da0:	f9400fe0 	ldr	x0, [sp, #24]
    7da4:	d518a200 	msr	mair_el1, x0
    7da8:	d5033f9f 	dsb	sy
    7dac:	d5033fdf 	isb
    7db0:	97fffe21 	bl	7634 <vmm_mmu_on>
    7db4:	d503201f 	nop
    7db8:	f84407fe 	ldr	x30, [sp], #64
    7dbc:	d65f03c0 	ret

0000000000007dc0 <vmm_set_id_translation>:
    7dc0:	f81c0ffe 	str	x30, [sp, #-64]!
    7dc4:	f9000fe0 	str	x0, [sp, #24]
    7dc8:	f9400fe0 	ldr	x0, [sp, #24]
    7dcc:	f100001f 	cmp	x0, #0x0
    7dd0:	54000061 	b.ne	7ddc <vmm_set_id_translation+0x1c>  // b.any
    7dd4:	97fffdfe 	bl	75cc <vmm_mmu_off>
    7dd8:	14000012 	b	7e20 <vmm_set_id_translation+0x60>
    7ddc:	f9001fff 	str	xzr, [sp, #56]
    7de0:	f9400fe0 	ldr	x0, [sp, #24]
    7de4:	927fb801 	and	x1, x0, #0xfffffffffffe
    7de8:	f9401fe0 	ldr	x0, [sp, #56]
    7dec:	d3503c00 	lsl	x0, x0, #48
    7df0:	aa000020 	orr	x0, x1, x0
    7df4:	f9001be0 	str	x0, [sp, #48]
    7df8:	d286a200 	mov	x0, #0x3510                	// #13584
    7dfc:	f2c004a0 	movk	x0, #0x25, lsl #32
    7e00:	f90017e0 	str	x0, [sp, #40]
    7e04:	929e7fe0 	mov	x0, #0xffffffffffff0c00    	// #-62464
    7e08:	f2bfe880 	movk	x0, #0xff44, lsl #16
    7e0c:	f90013e0 	str	x0, [sp, #32]
    7e10:	f94013e2 	ldr	x2, [sp, #32]
    7e14:	f94017e1 	ldr	x1, [sp, #40]
    7e18:	f9401be0 	ldr	x0, [sp, #48]
    7e1c:	97ffffcf 	bl	7d58 <set_new_ttable>
    7e20:	f84407fe 	ldr	x30, [sp], #64
    7e24:	d65f03c0 	ret

0000000000007e28 <vmm_switch_ttable>:
    7e28:	f81e0ffe 	str	x30, [sp, #-32]!
    7e2c:	f9000fe0 	str	x0, [sp, #24]
    7e30:	f9400fe0 	ldr	x0, [sp, #24]
    7e34:	927fb800 	and	x0, x0, #0xfffffffffffe
    7e38:	d5182000 	msr	ttbr0_el1, x0
    7e3c:	d5033f9f 	dsb	sy
    7e40:	d5033fdf 	isb
    7e44:	9400006b 	bl	7ff0 <vmm_flush_tlb>
    7e48:	d503201f 	nop
    7e4c:	f84207fe 	ldr	x30, [sp], #32
    7e50:	d65f03c0 	ret

0000000000007e54 <vmm_switch_asid>:
    7e54:	d10083ff 	sub	sp, sp, #0x20
    7e58:	f90007e0 	str	x0, [sp, #8]
    7e5c:	d5382000 	mrs	x0, ttbr0_el1
    7e60:	f9000fe0 	str	x0, [sp, #24]
    7e64:	f9400fe0 	ldr	x0, [sp, #24]
    7e68:	f9000be0 	str	x0, [sp, #16]
    7e6c:	f9400be0 	ldr	x0, [sp, #16]
    7e70:	927fb801 	and	x1, x0, #0xfffffffffffe
    7e74:	f94007e0 	ldr	x0, [sp, #8]
    7e78:	d3503c00 	lsl	x0, x0, #48
    7e7c:	aa000020 	orr	x0, x1, x0
    7e80:	d5182000 	msr	ttbr0_el1, x0
    7e84:	d5033fdf 	isb
    7e88:	d503201f 	nop
    7e8c:	910083ff 	add	sp, sp, #0x20
    7e90:	d65f03c0 	ret

0000000000007e94 <__vmm_free_pgtable>:
    7e94:	f8190ffe 	str	x30, [sp, #-112]!
    7e98:	f9000fe0 	str	x0, [sp, #24]
    7e9c:	b90017e1 	str	w1, [sp, #20]
    7ea0:	b9006fff 	str	wzr, [sp, #108]
    7ea4:	14000017 	b	7f00 <__vmm_free_pgtable+0x6c>
    7ea8:	b9806fe0 	ldrsw	x0, [sp, #108]
    7eac:	d37df000 	lsl	x0, x0, #3
    7eb0:	f9400fe1 	ldr	x1, [sp, #24]
    7eb4:	8b000020 	add	x0, x1, x0
    7eb8:	f9400000 	ldr	x0, [x0]
    7ebc:	9100a3e1 	add	x1, sp, #0x28
    7ec0:	aa0103e8 	mov	x8, x1
    7ec4:	b94017e1 	ldr	w1, [sp, #20]
    7ec8:	97fffcac 	bl	7178 <read_desc>
    7ecc:	b9405be0 	ldr	w0, [sp, #88]
    7ed0:	7100001f 	cmp	w0, #0x0
    7ed4:	54000101 	b.ne	7ef4 <__vmm_free_pgtable+0x60>  // b.any
    7ed8:	f94017e0 	ldr	x0, [sp, #40]
    7edc:	aa0003e2 	mov	x2, x0
    7ee0:	b94017e0 	ldr	w0, [sp, #20]
    7ee4:	11000400 	add	w0, w0, #0x1
    7ee8:	2a0003e1 	mov	w1, w0
    7eec:	aa0203e0 	mov	x0, x2
    7ef0:	97ffffe9 	bl	7e94 <__vmm_free_pgtable>
    7ef4:	b9406fe0 	ldr	w0, [sp, #108]
    7ef8:	11000400 	add	w0, w0, #0x1
    7efc:	b9006fe0 	str	w0, [sp, #108]
    7f00:	b9406fe0 	ldr	w0, [sp, #108]
    7f04:	7107fc1f 	cmp	w0, #0x1ff
    7f08:	54fffd0d 	b.le	7ea8 <__vmm_free_pgtable+0x14>
    7f0c:	f9400fe0 	ldr	x0, [sp, #24]
    7f10:	9400011f 	bl	838c <free>
    7f14:	d503201f 	nop
    7f18:	f84707fe 	ldr	x30, [sp], #112
    7f1c:	d65f03c0 	ret

0000000000007f20 <vmm_free_pgtable>:
    7f20:	f81e0ffe 	str	x30, [sp, #-32]!
    7f24:	f9000fe0 	str	x0, [sp, #24]
    7f28:	52800001 	mov	w1, #0x0                   	// #0
    7f2c:	f9400fe0 	ldr	x0, [sp, #24]
    7f30:	97ffffd9 	bl	7e94 <__vmm_free_pgtable>
    7f34:	d503201f 	nop
    7f38:	f84207fe 	ldr	x30, [sp], #32
    7f3c:	d65f03c0 	ret

0000000000007f40 <tlbi_va>:
    7f40:	d10083ff 	sub	sp, sp, #0x20
    7f44:	f90007e0 	str	x0, [sp, #8]
    7f48:	f94007e0 	ldr	x0, [sp, #8]
    7f4c:	d34cfc00 	lsr	x0, x0, #12
    7f50:	f9000fe0 	str	x0, [sp, #24]
    7f54:	f9400fe0 	ldr	x0, [sp, #24]
    7f58:	d5088360 	tlbi	vaae1is, x0
    7f5c:	d503201f 	nop
    7f60:	910083ff 	add	sp, sp, #0x20
    7f64:	d65f03c0 	ret

0000000000007f68 <tlbi_asid>:
    7f68:	d10083ff 	sub	sp, sp, #0x20
    7f6c:	f90007e0 	str	x0, [sp, #8]
    7f70:	f94007e0 	ldr	x0, [sp, #8]
    7f74:	d3503c00 	lsl	x0, x0, #48
    7f78:	92501c00 	and	x0, x0, #0xff000000000000
    7f7c:	f9000fe0 	str	x0, [sp, #24]
    7f80:	f9400fe0 	ldr	x0, [sp, #24]
    7f84:	d5088340 	tlbi	aside1is, x0
    7f88:	d503201f 	nop
    7f8c:	910083ff 	add	sp, sp, #0x20
    7f90:	d65f03c0 	ret

0000000000007f94 <tlbi_all>:
    7f94:	d508831f 	tlbi	vmalle1is
    7f98:	d503201f 	nop
    7f9c:	d65f03c0 	ret

0000000000007fa0 <vmm_flush_tlb_vaddr>:
    7fa0:	f81e0ffe 	str	x30, [sp, #-32]!
    7fa4:	f9000fe0 	str	x0, [sp, #24]
    7fa8:	d5033f9f 	dsb	sy
    7fac:	f9400fe0 	ldr	x0, [sp, #24]
    7fb0:	97ffffe4 	bl	7f40 <tlbi_va>
    7fb4:	d5033f9f 	dsb	sy
    7fb8:	d5033fdf 	isb
    7fbc:	d503201f 	nop
    7fc0:	f84207fe 	ldr	x30, [sp], #32
    7fc4:	d65f03c0 	ret

0000000000007fc8 <vmm_flush_tlb_asid>:
    7fc8:	f81e0ffe 	str	x30, [sp, #-32]!
    7fcc:	f9000fe0 	str	x0, [sp, #24]
    7fd0:	d5033f9f 	dsb	sy
    7fd4:	f9400fe0 	ldr	x0, [sp, #24]
    7fd8:	97ffffe4 	bl	7f68 <tlbi_asid>
    7fdc:	d5033f9f 	dsb	sy
    7fe0:	d5033fdf 	isb
    7fe4:	d503201f 	nop
    7fe8:	f84207fe 	ldr	x30, [sp], #32
    7fec:	d65f03c0 	ret

0000000000007ff0 <vmm_flush_tlb>:
    7ff0:	f81f0ffe 	str	x30, [sp, #-16]!
    7ff4:	d5033f9f 	dsb	sy
    7ff8:	97ffffe7 	bl	7f94 <tlbi_all>
    7ffc:	d5033f9f 	dsb	sy
    8000:	d5033fdf 	isb
    8004:	d503201f 	nop
    8008:	f84107fe 	ldr	x30, [sp], #16
    800c:	d65f03c0 	ret

0000000000008010 <init_valloc>:
    8010:	d10043ff 	sub	sp, sp, #0x10
    8014:	d00000c2 	adrp	x2, 22000 <__argv+0x1f70>
    8018:	91030042 	add	x2, x2, #0xc0
    801c:	f9400042 	ldr	x2, [x2]
    8020:	aa0203e0 	mov	x0, x2
    8024:	d2800001 	mov	x1, #0x0                   	// #0
    8028:	d00000c2 	adrp	x2, 22000 <__argv+0x1f70>
    802c:	91024042 	add	x2, x2, #0x90
    8030:	a9000440 	stp	x0, x1, [x2]
    8034:	f90007ff 	str	xzr, [sp, #8]
    8038:	14000030 	b	80f8 <init_valloc+0xe8>
    803c:	f94007e0 	ldr	x0, [sp, #8]
    8040:	f100001f 	cmp	x0, #0x0
    8044:	54000101 	b.ne	8064 <init_valloc+0x54>  // b.any
    8048:	d00000c0 	adrp	x0, 22000 <__argv+0x1f70>
    804c:	91142001 	add	x1, x0, #0x508
    8050:	f94007e0 	ldr	x0, [sp, #8]
    8054:	d37be800 	lsl	x0, x0, #5
    8058:	8b000020 	add	x0, x1, x0
    805c:	f900081f 	str	xzr, [x0, #16]
    8060:	1400000d 	b	8094 <init_valloc+0x84>
    8064:	f94007e0 	ldr	x0, [sp, #8]
    8068:	d1000400 	sub	x0, x0, #0x1
    806c:	d37be801 	lsl	x1, x0, #5
    8070:	d00000c0 	adrp	x0, 22000 <__argv+0x1f70>
    8074:	91142000 	add	x0, x0, #0x508
    8078:	8b000021 	add	x1, x1, x0
    807c:	d00000c0 	adrp	x0, 22000 <__argv+0x1f70>
    8080:	91142002 	add	x2, x0, #0x508
    8084:	f94007e0 	ldr	x0, [sp, #8]
    8088:	d37be800 	lsl	x0, x0, #5
    808c:	8b000040 	add	x0, x2, x0
    8090:	f9000801 	str	x1, [x0, #16]
    8094:	f94007e0 	ldr	x0, [sp, #8]
    8098:	f10ffc1f 	cmp	x0, #0x3ff
    809c:	54000101 	b.ne	80bc <init_valloc+0xac>  // b.any
    80a0:	d00000c0 	adrp	x0, 22000 <__argv+0x1f70>
    80a4:	91142001 	add	x1, x0, #0x508
    80a8:	f94007e0 	ldr	x0, [sp, #8]
    80ac:	d37be800 	lsl	x0, x0, #5
    80b0:	8b000020 	add	x0, x1, x0
    80b4:	f9000c1f 	str	xzr, [x0, #24]
    80b8:	1400000d 	b	80ec <init_valloc+0xdc>
    80bc:	f94007e0 	ldr	x0, [sp, #8]
    80c0:	91000400 	add	x0, x0, #0x1
    80c4:	d37be801 	lsl	x1, x0, #5
    80c8:	d00000c0 	adrp	x0, 22000 <__argv+0x1f70>
    80cc:	91142000 	add	x0, x0, #0x508
    80d0:	8b000021 	add	x1, x1, x0
    80d4:	d00000c0 	adrp	x0, 22000 <__argv+0x1f70>
    80d8:	91142002 	add	x2, x0, #0x508
    80dc:	f94007e0 	ldr	x0, [sp, #8]
    80e0:	d37be800 	lsl	x0, x0, #5
    80e4:	8b000040 	add	x0, x2, x0
    80e8:	f9000c01 	str	x1, [x0, #24]
    80ec:	f94007e0 	ldr	x0, [sp, #8]
    80f0:	91000400 	add	x0, x0, #0x1
    80f4:	f90007e0 	str	x0, [sp, #8]
    80f8:	f94007e0 	ldr	x0, [sp, #8]
    80fc:	f10ffc1f 	cmp	x0, #0x3ff
    8100:	54fff9e9 	b.ls	803c <init_valloc+0x2c>  // b.plast
    8104:	d00000c0 	adrp	x0, 22000 <__argv+0x1f70>
    8108:	91140000 	add	x0, x0, #0x500
    810c:	d00000c1 	adrp	x1, 22000 <__argv+0x1f70>
    8110:	91142021 	add	x1, x1, #0x508
    8114:	f9000001 	str	x1, [x0]
    8118:	d0000100 	adrp	x0, 2a000 <chunks+0x7af8>
    811c:	91142000 	add	x0, x0, #0x508
    8120:	f900001f 	str	xzr, [x0]
    8124:	d503201f 	nop
    8128:	910043ff 	add	sp, sp, #0x10
    812c:	d65f03c0 	ret

0000000000008130 <is_pow2>:
    8130:	d10043ff 	sub	sp, sp, #0x10
    8134:	f90007e0 	str	x0, [sp, #8]
    8138:	1400000d 	b	816c <is_pow2+0x3c>
    813c:	f94007e0 	ldr	x0, [sp, #8]
    8140:	92400000 	and	x0, x0, #0x1
    8144:	f100001f 	cmp	x0, #0x0
    8148:	540000c0 	b.eq	8160 <is_pow2+0x30>  // b.none
    814c:	f94007e0 	ldr	x0, [sp, #8]
    8150:	f100041f 	cmp	x0, #0x1
    8154:	1a9f17e0 	cset	w0, eq  // eq = none
    8158:	12001c00 	and	w0, w0, #0xff
    815c:	14000008 	b	817c <is_pow2+0x4c>
    8160:	f94007e0 	ldr	x0, [sp, #8]
    8164:	d341fc00 	lsr	x0, x0, #1
    8168:	f90007e0 	str	x0, [sp, #8]
    816c:	f94007e0 	ldr	x0, [sp, #8]
    8170:	f100001f 	cmp	x0, #0x0
    8174:	54fffe41 	b.ne	813c <is_pow2+0xc>  // b.any
    8178:	52800000 	mov	w0, #0x0                   	// #0
    817c:	910043ff 	add	sp, sp, #0x10
    8180:	d65f03c0 	ret

0000000000008184 <nearest_pow2>:
    8184:	d10083ff 	sub	sp, sp, #0x20
    8188:	f90007e0 	str	x0, [sp, #8]
    818c:	b9001fff 	str	wzr, [sp, #28]
    8190:	14000007 	b	81ac <nearest_pow2+0x28>
    8194:	b9401fe0 	ldr	w0, [sp, #28]
    8198:	11000400 	add	w0, w0, #0x1
    819c:	b9001fe0 	str	w0, [sp, #28]
    81a0:	f94007e0 	ldr	x0, [sp, #8]
    81a4:	d341fc00 	lsr	x0, x0, #1
    81a8:	f90007e0 	str	x0, [sp, #8]
    81ac:	f94007e0 	ldr	x0, [sp, #8]
    81b0:	f100001f 	cmp	x0, #0x0
    81b4:	54ffff01 	b.ne	8194 <nearest_pow2+0x10>  // b.any
    81b8:	b9401fe0 	ldr	w0, [sp, #28]
    81bc:	d2800021 	mov	x1, #0x1                   	// #1
    81c0:	9ac02020 	lsl	x0, x1, x0
    81c4:	910083ff 	add	sp, sp, #0x20
    81c8:	d65f03c0 	ret

00000000000081cc <alloc_with_alignment>:
    81cc:	f81c0ffe 	str	x30, [sp, #-64]!
    81d0:	f9000fe0 	str	x0, [sp, #24]
    81d4:	f9000be1 	str	x1, [sp, #16]
    81d8:	f9400fe0 	ldr	x0, [sp, #24]
    81dc:	f1005c1f 	cmp	x0, #0x17
    81e0:	540000c8 	b.hi	81f8 <alloc_with_alignment+0x2c>  // b.pmore
    81e4:	d2800300 	mov	x0, #0x18                  	// #24
    81e8:	97ffffe7 	bl	8184 <nearest_pow2>
    81ec:	f9000fe0 	str	x0, [sp, #24]
    81f0:	f9400fe0 	ldr	x0, [sp, #24]
    81f4:	f9000be0 	str	x0, [sp, #16]
    81f8:	d00000c0 	adrp	x0, 22000 <__argv+0x1f70>
    81fc:	91138000 	add	x0, x0, #0x4e0
    8200:	97fff89b 	bl	646c <lock>
    8204:	f9400be1 	ldr	x1, [sp, #16]
    8208:	f9400fe0 	ldr	x0, [sp, #24]
    820c:	9400024f 	bl	8b48 <valloc_freelist_find_best>
    8210:	f9001fe0 	str	x0, [sp, #56]
    8214:	f9401fe0 	ldr	x0, [sp, #56]
    8218:	f100001f 	cmp	x0, #0x0
    821c:	54000200 	b.eq	825c <alloc_with_alignment+0x90>  // b.none
    8220:	f9400be2 	ldr	x2, [sp, #16]
    8224:	f9400fe1 	ldr	x1, [sp, #24]
    8228:	f9401fe0 	ldr	x0, [sp, #56]
    822c:	94000287 	bl	8c48 <valloc_freelist_split_alignment>
    8230:	f9001fe0 	str	x0, [sp, #56]
    8234:	f9401fe0 	ldr	x0, [sp, #56]
    8238:	f9400fe1 	ldr	x1, [sp, #24]
    823c:	940001e2 	bl	89c4 <valloc_alloclist_alloc>
    8240:	f9401fe0 	ldr	x0, [sp, #56]
    8244:	940002d0 	bl	8d84 <valloc_freelist_remove_chunk>
    8248:	d00000c0 	adrp	x0, 22000 <__argv+0x1f70>
    824c:	91138000 	add	x0, x0, #0x4e0
    8250:	97fff89b 	bl	64bc <unlock>
    8254:	f9401fe0 	ldr	x0, [sp, #56]
    8258:	14000037 	b	8334 <alloc_with_alignment+0x168>
    825c:	d00000c0 	adrp	x0, 22000 <__argv+0x1f70>
    8260:	91024000 	add	x0, x0, #0x90
    8264:	f9400001 	ldr	x1, [x0]
    8268:	d00000c0 	adrp	x0, 22000 <__argv+0x1f70>
    826c:	91034000 	add	x0, x0, #0xd0
    8270:	f9400000 	ldr	x0, [x0]
    8274:	cb000020 	sub	x0, x1, x0
    8278:	f9400fe1 	ldr	x1, [sp, #24]
    827c:	eb00003f 	cmp	x1, x0
    8280:	540001a9 	b.ls	82b4 <alloc_with_alignment+0xe8>  // b.plast
    8284:	d00000c0 	adrp	x0, 22000 <__argv+0x1f70>
    8288:	91024000 	add	x0, x0, #0x90
    828c:	f9400001 	ldr	x1, [x0]
    8290:	d00000c0 	adrp	x0, 22000 <__argv+0x1f70>
    8294:	91034000 	add	x0, x0, #0xd0
    8298:	f9400000 	ldr	x0, [x0]
    829c:	cb000021 	sub	x1, x1, x0
    82a0:	d0000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    82a4:	91028000 	add	x0, x0, #0xa0
    82a8:	aa0103e2 	mov	x2, x1
    82ac:	f9400fe1 	ldr	x1, [sp, #24]
    82b0:	97fff00d 	bl	42e4 <fail>
    82b4:	d00000c0 	adrp	x0, 22000 <__argv+0x1f70>
    82b8:	91024000 	add	x0, x0, #0x90
    82bc:	f9400001 	ldr	x1, [x0]
    82c0:	f9400fe0 	ldr	x0, [sp, #24]
    82c4:	cb000021 	sub	x1, x1, x0
    82c8:	f9400be0 	ldr	x0, [sp, #16]
    82cc:	cb0003e0 	neg	x0, x0
    82d0:	8a000020 	and	x0, x1, x0
    82d4:	f9001be0 	str	x0, [sp, #48]
    82d8:	f9401be0 	ldr	x0, [sp, #48]
    82dc:	f90017e0 	str	x0, [sp, #40]
    82e0:	d00000c0 	adrp	x0, 22000 <__argv+0x1f70>
    82e4:	91034000 	add	x0, x0, #0xd0
    82e8:	f9400000 	ldr	x0, [x0]
    82ec:	f94017e1 	ldr	x1, [sp, #40]
    82f0:	eb00003f 	cmp	x1, x0
    82f4:	540000a2 	b.cs	8308 <alloc_with_alignment+0x13c>  // b.hs, b.nlast
    82f8:	d0000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    82fc:	9103a000 	add	x0, x0, #0xe8
    8300:	97ffe875 	bl	24d4 <puts>
    8304:	97ffeff3 	bl	42d0 <abort>
    8308:	d00000c0 	adrp	x0, 22000 <__argv+0x1f70>
    830c:	91024000 	add	x0, x0, #0x90
    8310:	f94017e1 	ldr	x1, [sp, #40]
    8314:	f9000001 	str	x1, [x0]
    8318:	f9400fe1 	ldr	x1, [sp, #24]
    831c:	f9401be0 	ldr	x0, [sp, #48]
    8320:	940001a9 	bl	89c4 <valloc_alloclist_alloc>
    8324:	d00000c0 	adrp	x0, 22000 <__argv+0x1f70>
    8328:	91138000 	add	x0, x0, #0x4e0
    832c:	97fff864 	bl	64bc <unlock>
    8330:	f9401be0 	ldr	x0, [sp, #48]
    8334:	f84407fe 	ldr	x30, [sp], #64
    8338:	d65f03c0 	ret

000000000000833c <alloc>:
    833c:	f81d0ffe 	str	x30, [sp, #-48]!
    8340:	f9000fe0 	str	x0, [sp, #24]
    8344:	f9400fe0 	ldr	x0, [sp, #24]
    8348:	97ffff7a 	bl	8130 <is_pow2>
    834c:	7100001f 	cmp	w0, #0x0
    8350:	54000081 	b.ne	8360 <alloc+0x24>  // b.any
    8354:	f9400fe0 	ldr	x0, [sp, #24]
    8358:	97ffff8b 	bl	8184 <nearest_pow2>
    835c:	f9000fe0 	str	x0, [sp, #24]
    8360:	f9400fe2 	ldr	x2, [sp, #24]
    8364:	f9400fe1 	ldr	x1, [sp, #24]
    8368:	d2820000 	mov	x0, #0x1000                	// #4096
    836c:	f140045f 	cmp	x2, #0x1, lsl #12
    8370:	9a809020 	csel	x0, x1, x0, ls  // ls = plast
    8374:	f90017e0 	str	x0, [sp, #40]
    8378:	f94017e1 	ldr	x1, [sp, #40]
    837c:	f9400fe0 	ldr	x0, [sp, #24]
    8380:	97ffff93 	bl	81cc <alloc_with_alignment>
    8384:	f84307fe 	ldr	x30, [sp], #48
    8388:	d65f03c0 	ret

000000000000838c <free>:
    838c:	f81d0ffe 	str	x30, [sp, #-48]!
    8390:	f9000fe0 	str	x0, [sp, #24]
    8394:	d00000c0 	adrp	x0, 22000 <__argv+0x1f70>
    8398:	91138000 	add	x0, x0, #0x4e0
    839c:	97fff834 	bl	646c <lock>
    83a0:	f9400fe0 	ldr	x0, [sp, #24]
    83a4:	94000155 	bl	88f8 <valloc_alloclist_find_alloc_chunk>
    83a8:	f90017e0 	str	x0, [sp, #40]
    83ac:	f94017e0 	ldr	x0, [sp, #40]
    83b0:	f100001f 	cmp	x0, #0x0
    83b4:	540000a1 	b.ne	83c8 <free+0x3c>  // b.any
    83b8:	d0000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    83bc:	91044000 	add	x0, x0, #0x110
    83c0:	f9400fe1 	ldr	x1, [sp, #24]
    83c4:	97ffefc8 	bl	42e4 <fail>
    83c8:	f94017e0 	ldr	x0, [sp, #40]
    83cc:	f9400400 	ldr	x0, [x0, #8]
    83d0:	f90013e0 	str	x0, [sp, #32]
    83d4:	f9400fe0 	ldr	x0, [sp, #24]
    83d8:	9400016a 	bl	8980 <valloc_alloclist_dealloc>
    83dc:	f9400fe0 	ldr	x0, [sp, #24]
    83e0:	f94013e1 	ldr	x1, [sp, #32]
    83e4:	940001b9 	bl	8ac8 <valloc_freelist_allocate_free_chunk>
    83e8:	d00000c0 	adrp	x0, 22000 <__argv+0x1f70>
    83ec:	91024000 	add	x0, x0, #0x90
    83f0:	f9400400 	ldr	x0, [x0, #8]
    83f4:	94000320 	bl	9074 <valloc_freelist_compact_chunk>
    83f8:	d00000c0 	adrp	x0, 22000 <__argv+0x1f70>
    83fc:	91138000 	add	x0, x0, #0x4e0
    8400:	97fff82f 	bl	64bc <unlock>
    8404:	d503201f 	nop
    8408:	f84307fe 	ldr	x30, [sp], #48
    840c:	d65f03c0 	ret

0000000000008410 <free_all>:
    8410:	f81f0ffe 	str	x30, [sp, #-16]!
    8414:	97fffeff 	bl	8010 <init_valloc>
    8418:	d503201f 	nop
    841c:	f84107fe 	ldr	x30, [sp], #16
    8420:	d65f03c0 	ret

0000000000008424 <__zero_all>:
    8424:	d10083ff 	sub	sp, sp, #0x20
    8428:	f90007e0 	str	x0, [sp, #8]
    842c:	f90003e1 	str	x1, [sp]
    8430:	f94007e0 	ldr	x0, [sp, #8]
    8434:	f9000fe0 	str	x0, [sp, #24]
    8438:	d00000c0 	adrp	x0, 22000 <__argv+0x1f70>
    843c:	91122000 	add	x0, x0, #0x488
    8440:	f9400000 	ldr	x0, [x0]
    8444:	f9000be0 	str	x0, [sp, #16]
    8448:	1400000c 	b	8478 <__zero_all+0x54>
    844c:	f94003e0 	ldr	x0, [sp]
    8450:	f100001f 	cmp	x0, #0x0
    8454:	540005a0 	b.eq	8508 <__zero_all+0xe4>  // b.none
    8458:	f9400fe0 	ldr	x0, [sp, #24]
    845c:	3900001f 	strb	wzr, [x0]
    8460:	f94003e0 	ldr	x0, [sp]
    8464:	d1000400 	sub	x0, x0, #0x1
    8468:	f90003e0 	str	x0, [sp]
    846c:	f9400fe0 	ldr	x0, [sp, #24]
    8470:	91000400 	add	x0, x0, #0x1
    8474:	f9000fe0 	str	x0, [sp, #24]
    8478:	f9400fe0 	ldr	x0, [sp, #24]
    847c:	f9400be1 	ldr	x1, [sp, #16]
    8480:	9ac10802 	udiv	x2, x0, x1
    8484:	f9400be1 	ldr	x1, [sp, #16]
    8488:	9b017c41 	mul	x1, x2, x1
    848c:	cb010000 	sub	x0, x0, x1
    8490:	f100001f 	cmp	x0, #0x0
    8494:	54fffdc1 	b.ne	844c <__zero_all+0x28>  // b.any
    8498:	1400000b 	b	84c4 <__zero_all+0xa0>
    849c:	f9400fe0 	ldr	x0, [sp, #24]
    84a0:	d50b7420 	dc	zva, x0
    84a4:	f94003e1 	ldr	x1, [sp]
    84a8:	f9400be0 	ldr	x0, [sp, #16]
    84ac:	cb000020 	sub	x0, x1, x0
    84b0:	f90003e0 	str	x0, [sp]
    84b4:	f9400fe1 	ldr	x1, [sp, #24]
    84b8:	f9400be0 	ldr	x0, [sp, #16]
    84bc:	8b000020 	add	x0, x1, x0
    84c0:	f9000fe0 	str	x0, [sp, #24]
    84c4:	f94003e1 	ldr	x1, [sp]
    84c8:	f9400be0 	ldr	x0, [sp, #16]
    84cc:	eb00003f 	cmp	x1, x0
    84d0:	54fffe62 	b.cs	849c <__zero_all+0x78>  // b.hs, b.nlast
    84d4:	14000009 	b	84f8 <__zero_all+0xd4>
    84d8:	f9400fe0 	ldr	x0, [sp, #24]
    84dc:	3900001f 	strb	wzr, [x0]
    84e0:	f94003e0 	ldr	x0, [sp]
    84e4:	d1000400 	sub	x0, x0, #0x1
    84e8:	f90003e0 	str	x0, [sp]
    84ec:	f9400fe0 	ldr	x0, [sp, #24]
    84f0:	91000400 	add	x0, x0, #0x1
    84f4:	f9000fe0 	str	x0, [sp, #24]
    84f8:	f94003e0 	ldr	x0, [sp]
    84fc:	f100001f 	cmp	x0, #0x0
    8500:	54fffec1 	b.ne	84d8 <__zero_all+0xb4>  // b.any
    8504:	14000002 	b	850c <__zero_all+0xe8>
    8508:	d503201f 	nop
    850c:	910083ff 	add	sp, sp, #0x20
    8510:	d65f03c0 	ret

0000000000008514 <valloc_memset>:
    8514:	f81c0ffe 	str	x30, [sp, #-64]!
    8518:	f90017e0 	str	x0, [sp, #40]
    851c:	f90013e1 	str	x1, [sp, #32]
    8520:	f9000fe2 	str	x2, [sp, #24]
    8524:	f94013e0 	ldr	x0, [sp, #32]
    8528:	f100001f 	cmp	x0, #0x0
    852c:	540001e1 	b.ne	8568 <valloc_memset+0x54>  // b.any
    8530:	d00000c0 	adrp	x0, 22000 <__argv+0x1f70>
    8534:	91128000 	add	x0, x0, #0x4a0
    8538:	39400000 	ldrb	w0, [x0]
    853c:	7100001f 	cmp	w0, #0x0
    8540:	54000140 	b.eq	8568 <valloc_memset+0x54>  // b.none
    8544:	97ffef9e 	bl	43bc <get_cpu>
    8548:	aa0003e2 	mov	x2, x0
    854c:	d00000c0 	adrp	x0, 22000 <__argv+0x1f70>
    8550:	91108001 	add	x1, x0, #0x420
    8554:	d2800300 	mov	x0, #0x18                  	// #24
    8558:	9b007c40 	mul	x0, x2, x0
    855c:	8b000020 	add	x0, x1, x0
    8560:	39404000 	ldrb	w0, [x0, #16]
    8564:	7100001f 	cmp	w0, #0x0
    8568:	f94017e0 	ldr	x0, [sp, #40]
    856c:	f9001fe0 	str	x0, [sp, #56]
    8570:	f9401fe0 	ldr	x0, [sp, #56]
    8574:	f9400fe1 	ldr	x1, [sp, #24]
    8578:	8b000020 	add	x0, x1, x0
    857c:	f9001be0 	str	x0, [sp, #48]
    8580:	14000008 	b	85a0 <valloc_memset+0x8c>
    8584:	f94013e0 	ldr	x0, [sp, #32]
    8588:	12001c01 	and	w1, w0, #0xff
    858c:	f9401fe0 	ldr	x0, [sp, #56]
    8590:	39000001 	strb	w1, [x0]
    8594:	f9401fe0 	ldr	x0, [sp, #56]
    8598:	91000400 	add	x0, x0, #0x1
    859c:	f9001fe0 	str	x0, [sp, #56]
    85a0:	f9401fe0 	ldr	x0, [sp, #56]
    85a4:	f9401be1 	ldr	x1, [sp, #48]
    85a8:	eb00003f 	cmp	x1, x0
    85ac:	54fffec8 	b.hi	8584 <valloc_memset+0x70>  // b.pmore
    85b0:	f84407fe 	ldr	x30, [sp], #64
    85b4:	d65f03c0 	ret

00000000000085b8 <valloc_is_free>:
    85b8:	d100c3ff 	sub	sp, sp, #0x30
    85bc:	f90007e0 	str	x0, [sp, #8]
    85c0:	f94007e0 	ldr	x0, [sp, #8]
    85c4:	f90013e0 	str	x0, [sp, #32]
    85c8:	d00000c0 	adrp	x0, 22000 <__argv+0x1f70>
    85cc:	91024000 	add	x0, x0, #0x90
    85d0:	f9400000 	ldr	x0, [x0]
    85d4:	f94013e1 	ldr	x1, [sp, #32]
    85d8:	eb00003f 	cmp	x1, x0
    85dc:	54000062 	b.cs	85e8 <valloc_is_free+0x30>  // b.hs, b.nlast
    85e0:	52800020 	mov	w0, #0x1                   	// #1
    85e4:	1400001e 	b	865c <valloc_is_free+0xa4>
    85e8:	d00000c0 	adrp	x0, 22000 <__argv+0x1f70>
    85ec:	91024000 	add	x0, x0, #0x90
    85f0:	f9400400 	ldr	x0, [x0, #8]
    85f4:	f90017e0 	str	x0, [sp, #40]
    85f8:	14000015 	b	864c <valloc_is_free+0x94>
    85fc:	f94017e0 	ldr	x0, [sp, #40]
    8600:	f9000fe0 	str	x0, [sp, #24]
    8604:	f94017e0 	ldr	x0, [sp, #40]
    8608:	f9400000 	ldr	x0, [x0]
    860c:	f9400fe1 	ldr	x1, [sp, #24]
    8610:	8b000020 	add	x0, x1, x0
    8614:	f9000be0 	str	x0, [sp, #16]
    8618:	f9400fe1 	ldr	x1, [sp, #24]
    861c:	f94013e0 	ldr	x0, [sp, #32]
    8620:	eb00003f 	cmp	x1, x0
    8624:	540000e8 	b.hi	8640 <valloc_is_free+0x88>  // b.pmore
    8628:	f94013e1 	ldr	x1, [sp, #32]
    862c:	f9400be0 	ldr	x0, [sp, #16]
    8630:	eb00003f 	cmp	x1, x0
    8634:	54000068 	b.hi	8640 <valloc_is_free+0x88>  // b.pmore
    8638:	52800020 	mov	w0, #0x1                   	// #1
    863c:	14000008 	b	865c <valloc_is_free+0xa4>
    8640:	f94017e0 	ldr	x0, [sp, #40]
    8644:	f9400800 	ldr	x0, [x0, #16]
    8648:	f90017e0 	str	x0, [sp, #40]
    864c:	f94017e0 	ldr	x0, [sp, #40]
    8650:	f100001f 	cmp	x0, #0x0
    8654:	54fffd41 	b.ne	85fc <valloc_is_free+0x44>  // b.any
    8658:	52800000 	mov	w0, #0x0                   	// #0
    865c:	9100c3ff 	add	sp, sp, #0x30
    8660:	d65f03c0 	ret

0000000000008664 <memset>:
    8664:	f81d0ffe 	str	x30, [sp, #-48]!
    8668:	f90017e0 	str	x0, [sp, #40]
    866c:	b90027e1 	str	w1, [sp, #36]
    8670:	f9000fe2 	str	x2, [sp, #24]
    8674:	b98027e0 	ldrsw	x0, [sp, #36]
    8678:	f9400fe2 	ldr	x2, [sp, #24]
    867c:	aa0003e1 	mov	x1, x0
    8680:	f94017e0 	ldr	x0, [sp, #40]
    8684:	97ffffa4 	bl	8514 <valloc_memset>
    8688:	d503201f 	nop
    868c:	f84307fe 	ldr	x30, [sp], #48
    8690:	d65f03c0 	ret

0000000000008694 <valloc_free_size>:
    8694:	d10083ff 	sub	sp, sp, #0x20
    8698:	d00000c0 	adrp	x0, 22000 <__argv+0x1f70>
    869c:	91024000 	add	x0, x0, #0x90
    86a0:	f9400000 	ldr	x0, [x0]
    86a4:	f90007e0 	str	x0, [sp, #8]
    86a8:	f9000fff 	str	xzr, [sp, #24]
    86ac:	d0000100 	adrp	x0, 2a000 <chunks+0x7af8>
    86b0:	91142000 	add	x0, x0, #0x508
    86b4:	f9400000 	ldr	x0, [x0]
    86b8:	f9000be0 	str	x0, [sp, #16]
    86bc:	14000009 	b	86e0 <valloc_free_size+0x4c>
    86c0:	f9400be0 	ldr	x0, [sp, #16]
    86c4:	f9400400 	ldr	x0, [x0, #8]
    86c8:	f9400fe1 	ldr	x1, [sp, #24]
    86cc:	8b000020 	add	x0, x1, x0
    86d0:	f9000fe0 	str	x0, [sp, #24]
    86d4:	f9400be0 	ldr	x0, [sp, #16]
    86d8:	f9400c00 	ldr	x0, [x0, #24]
    86dc:	f9000be0 	str	x0, [sp, #16]
    86e0:	f9400be0 	ldr	x0, [sp, #16]
    86e4:	f100001f 	cmp	x0, #0x0
    86e8:	54fffec1 	b.ne	86c0 <valloc_free_size+0x2c>  // b.any
    86ec:	d00000c0 	adrp	x0, 22000 <__argv+0x1f70>
    86f0:	91034000 	add	x0, x0, #0xd0
    86f4:	f9400000 	ldr	x0, [x0]
    86f8:	f94007e1 	ldr	x1, [sp, #8]
    86fc:	cb000021 	sub	x1, x1, x0
    8700:	f9400fe0 	ldr	x0, [sp, #24]
    8704:	cb000020 	sub	x0, x1, x0
    8708:	910083ff 	add	sp, sp, #0x20
    870c:	d65f03c0 	ret

0000000000008710 <valloc_memcpy>:
    8710:	d10103ff 	sub	sp, sp, #0x40
    8714:	f9000fe0 	str	x0, [sp, #24]
    8718:	f9000be1 	str	x1, [sp, #16]
    871c:	f90007e2 	str	x2, [sp, #8]
    8720:	f9400be0 	ldr	x0, [sp, #16]
    8724:	f9001be0 	str	x0, [sp, #48]
    8728:	f9400fe0 	ldr	x0, [sp, #24]
    872c:	f90017e0 	str	x0, [sp, #40]
    8730:	f9001fff 	str	xzr, [sp, #56]
    8734:	1400000c 	b	8764 <valloc_memcpy+0x54>
    8738:	f9401be1 	ldr	x1, [sp, #48]
    873c:	f9401fe0 	ldr	x0, [sp, #56]
    8740:	8b000021 	add	x1, x1, x0
    8744:	f94017e2 	ldr	x2, [sp, #40]
    8748:	f9401fe0 	ldr	x0, [sp, #56]
    874c:	8b000040 	add	x0, x2, x0
    8750:	39400021 	ldrb	w1, [x1]
    8754:	39000001 	strb	w1, [x0]
    8758:	f9401fe0 	ldr	x0, [sp, #56]
    875c:	91000400 	add	x0, x0, #0x1
    8760:	f9001fe0 	str	x0, [sp, #56]
    8764:	f9401fe1 	ldr	x1, [sp, #56]
    8768:	f94007e0 	ldr	x0, [sp, #8]
    876c:	eb00003f 	cmp	x1, x0
    8770:	54fffe43 	b.cc	8738 <valloc_memcpy+0x28>  // b.lo, b.ul, b.last
    8774:	d503201f 	nop
    8778:	910103ff 	add	sp, sp, #0x40
    877c:	d65f03c0 	ret

0000000000008780 <swap>:
    8780:	f81d0ffe 	str	x30, [sp, #-48]!
    8784:	f90017e0 	str	x0, [sp, #40]
    8788:	f90013e1 	str	x1, [sp, #32]
    878c:	f9000fe2 	str	x2, [sp, #24]
    8790:	f94017e0 	ldr	x0, [sp, #40]
    8794:	f100001f 	cmp	x0, #0x0
    8798:	540000a1 	b.ne	87ac <swap+0x2c>  // b.any
    879c:	d0000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    87a0:	9104c000 	add	x0, x0, #0x130
    87a4:	97ffeed0 	bl	42e4 <fail>
    87a8:	14000038 	b	8888 <swap+0x108>
    87ac:	f94017e0 	ldr	x0, [sp, #40]
    87b0:	f9400800 	ldr	x0, [x0, #16]
    87b4:	f100001f 	cmp	x0, #0x0
    87b8:	54000200 	b.eq	87f8 <swap+0x78>  // b.none
    87bc:	f94017e0 	ldr	x0, [sp, #40]
    87c0:	f9400800 	ldr	x0, [x0, #16]
    87c4:	f94017e1 	ldr	x1, [sp, #40]
    87c8:	f9400c21 	ldr	x1, [x1, #24]
    87cc:	f9000c01 	str	x1, [x0, #24]
    87d0:	f94017e0 	ldr	x0, [sp, #40]
    87d4:	f9400c00 	ldr	x0, [x0, #24]
    87d8:	f100001f 	cmp	x0, #0x0
    87dc:	54000240 	b.eq	8824 <swap+0xa4>  // b.none
    87e0:	f94017e0 	ldr	x0, [sp, #40]
    87e4:	f9400c00 	ldr	x0, [x0, #24]
    87e8:	f94017e1 	ldr	x1, [sp, #40]
    87ec:	f9400821 	ldr	x1, [x1, #16]
    87f0:	f9000801 	str	x1, [x0, #16]
    87f4:	1400000c 	b	8824 <swap+0xa4>
    87f8:	f94017e0 	ldr	x0, [sp, #40]
    87fc:	f9400c01 	ldr	x1, [x0, #24]
    8800:	f94013e0 	ldr	x0, [sp, #32]
    8804:	f9000001 	str	x1, [x0]
    8808:	f94017e0 	ldr	x0, [sp, #40]
    880c:	f9400c00 	ldr	x0, [x0, #24]
    8810:	f100001f 	cmp	x0, #0x0
    8814:	54000080 	b.eq	8824 <swap+0xa4>  // b.none
    8818:	f94017e0 	ldr	x0, [sp, #40]
    881c:	f9400c00 	ldr	x0, [x0, #24]
    8820:	f900081f 	str	xzr, [x0, #16]
    8824:	f9400fe0 	ldr	x0, [sp, #24]
    8828:	f9400000 	ldr	x0, [x0]
    882c:	f100001f 	cmp	x0, #0x0
    8830:	540001e0 	b.eq	886c <swap+0xec>  // b.none
    8834:	f9400fe0 	ldr	x0, [sp, #24]
    8838:	f9400001 	ldr	x1, [x0]
    883c:	f94017e0 	ldr	x0, [sp, #40]
    8840:	f9000c01 	str	x1, [x0, #24]
    8844:	f94017e0 	ldr	x0, [sp, #40]
    8848:	f900081f 	str	xzr, [x0, #16]
    884c:	f9400fe0 	ldr	x0, [sp, #24]
    8850:	f9400000 	ldr	x0, [x0]
    8854:	f94017e1 	ldr	x1, [sp, #40]
    8858:	f9000801 	str	x1, [x0, #16]
    885c:	f9400fe0 	ldr	x0, [sp, #24]
    8860:	f94017e1 	ldr	x1, [sp, #40]
    8864:	f9000001 	str	x1, [x0]
    8868:	14000008 	b	8888 <swap+0x108>
    886c:	f94017e0 	ldr	x0, [sp, #40]
    8870:	f9000c1f 	str	xzr, [x0, #24]
    8874:	f94017e0 	ldr	x0, [sp, #40]
    8878:	f900081f 	str	xzr, [x0, #16]
    887c:	f9400fe0 	ldr	x0, [sp, #24]
    8880:	f94017e1 	ldr	x1, [sp, #40]
    8884:	f9000001 	str	x1, [x0]
    8888:	f84307fe 	ldr	x30, [sp], #48
    888c:	d65f03c0 	ret

0000000000008890 <move_to_alloc>:
    8890:	f81e0ffe 	str	x30, [sp, #-32]!
    8894:	f9000fe0 	str	x0, [sp, #24]
    8898:	d0000100 	adrp	x0, 2a000 <chunks+0x7af8>
    889c:	91142001 	add	x1, x0, #0x508
    88a0:	d00000c0 	adrp	x0, 22000 <__argv+0x1f70>
    88a4:	91140000 	add	x0, x0, #0x500
    88a8:	aa0103e2 	mov	x2, x1
    88ac:	aa0003e1 	mov	x1, x0
    88b0:	f9400fe0 	ldr	x0, [sp, #24]
    88b4:	97ffffb3 	bl	8780 <swap>
    88b8:	d503201f 	nop
    88bc:	f84207fe 	ldr	x30, [sp], #32
    88c0:	d65f03c0 	ret

00000000000088c4 <move_to_dealloc>:
    88c4:	f81e0ffe 	str	x30, [sp, #-32]!
    88c8:	f9000fe0 	str	x0, [sp, #24]
    88cc:	d00000c0 	adrp	x0, 22000 <__argv+0x1f70>
    88d0:	91140001 	add	x1, x0, #0x500
    88d4:	d0000100 	adrp	x0, 2a000 <chunks+0x7af8>
    88d8:	91142000 	add	x0, x0, #0x508
    88dc:	aa0103e2 	mov	x2, x1
    88e0:	aa0003e1 	mov	x1, x0
    88e4:	f9400fe0 	ldr	x0, [sp, #24]
    88e8:	97ffffa6 	bl	8780 <swap>
    88ec:	d503201f 	nop
    88f0:	f84207fe 	ldr	x30, [sp], #32
    88f4:	d65f03c0 	ret

00000000000088f8 <valloc_alloclist_find_alloc_chunk>:
    88f8:	d100c3ff 	sub	sp, sp, #0x30
    88fc:	f90007e0 	str	x0, [sp, #8]
    8900:	d0000100 	adrp	x0, 2a000 <chunks+0x7af8>
    8904:	91142000 	add	x0, x0, #0x508
    8908:	f9400000 	ldr	x0, [x0]
    890c:	f90017e0 	str	x0, [sp, #40]
    8910:	14000016 	b	8968 <valloc_alloclist_find_alloc_chunk+0x70>
    8914:	f94017e0 	ldr	x0, [sp, #40]
    8918:	f9400000 	ldr	x0, [x0]
    891c:	f90013e0 	str	x0, [sp, #32]
    8920:	f94017e0 	ldr	x0, [sp, #40]
    8924:	f9400400 	ldr	x0, [x0, #8]
    8928:	f94013e1 	ldr	x1, [sp, #32]
    892c:	8b000020 	add	x0, x1, x0
    8930:	f9000fe0 	str	x0, [sp, #24]
    8934:	f94013e1 	ldr	x1, [sp, #32]
    8938:	f94007e0 	ldr	x0, [sp, #8]
    893c:	eb00003f 	cmp	x1, x0
    8940:	540000e8 	b.hi	895c <valloc_alloclist_find_alloc_chunk+0x64>  // b.pmore
    8944:	f94007e1 	ldr	x1, [sp, #8]
    8948:	f9400fe0 	ldr	x0, [sp, #24]
    894c:	eb00003f 	cmp	x1, x0
    8950:	54000062 	b.cs	895c <valloc_alloclist_find_alloc_chunk+0x64>  // b.hs, b.nlast
    8954:	f94017e0 	ldr	x0, [sp, #40]
    8958:	14000008 	b	8978 <valloc_alloclist_find_alloc_chunk+0x80>
    895c:	f94017e0 	ldr	x0, [sp, #40]
    8960:	f9400c00 	ldr	x0, [x0, #24]
    8964:	f90017e0 	str	x0, [sp, #40]
    8968:	f94017e0 	ldr	x0, [sp, #40]
    896c:	f100001f 	cmp	x0, #0x0
    8970:	54fffd21 	b.ne	8914 <valloc_alloclist_find_alloc_chunk+0x1c>  // b.any
    8974:	d2800000 	mov	x0, #0x0                   	// #0
    8978:	9100c3ff 	add	sp, sp, #0x30
    897c:	d65f03c0 	ret

0000000000008980 <valloc_alloclist_dealloc>:
    8980:	f81d0ffe 	str	x30, [sp, #-48]!
    8984:	f9000fe0 	str	x0, [sp, #24]
    8988:	f9400fe0 	ldr	x0, [sp, #24]
    898c:	97ffffdb 	bl	88f8 <valloc_alloclist_find_alloc_chunk>
    8990:	f90017e0 	str	x0, [sp, #40]
    8994:	f94017e0 	ldr	x0, [sp, #40]
    8998:	f100001f 	cmp	x0, #0x0
    899c:	540000a1 	b.ne	89b0 <valloc_alloclist_dealloc+0x30>  // b.any
    89a0:	d0000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    89a4:	91054000 	add	x0, x0, #0x150
    89a8:	f9400fe1 	ldr	x1, [sp, #24]
    89ac:	97ffee4e 	bl	42e4 <fail>
    89b0:	f94017e0 	ldr	x0, [sp, #40]
    89b4:	97ffffc4 	bl	88c4 <move_to_dealloc>
    89b8:	d503201f 	nop
    89bc:	f84307fe 	ldr	x30, [sp], #48
    89c0:	d65f03c0 	ret

00000000000089c4 <valloc_alloclist_alloc>:
    89c4:	f81d0ffe 	str	x30, [sp, #-48]!
    89c8:	f9000fe0 	str	x0, [sp, #24]
    89cc:	f9000be1 	str	x1, [sp, #16]
    89d0:	d00000c0 	adrp	x0, 22000 <__argv+0x1f70>
    89d4:	91140000 	add	x0, x0, #0x500
    89d8:	f9400000 	ldr	x0, [x0]
    89dc:	f90017e0 	str	x0, [sp, #40]
    89e0:	f94017e0 	ldr	x0, [sp, #40]
    89e4:	f100001f 	cmp	x0, #0x0
    89e8:	54000081 	b.ne	89f8 <valloc_alloclist_alloc+0x34>  // b.any
    89ec:	d0000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    89f0:	91064000 	add	x0, x0, #0x190
    89f4:	97ffee3c 	bl	42e4 <fail>
    89f8:	f94017e0 	ldr	x0, [sp, #40]
    89fc:	f9400fe1 	ldr	x1, [sp, #24]
    8a00:	f9000001 	str	x1, [x0]
    8a04:	f94017e0 	ldr	x0, [sp, #40]
    8a08:	f9400be1 	ldr	x1, [sp, #16]
    8a0c:	f9000401 	str	x1, [x0, #8]
    8a10:	f94017e0 	ldr	x0, [sp, #40]
    8a14:	97ffff9f 	bl	8890 <move_to_alloc>
    8a18:	f94017e0 	ldr	x0, [sp, #40]
    8a1c:	f84307fe 	ldr	x30, [sp], #48
    8a20:	d65f03c0 	ret

0000000000008a24 <valloc_is_region_allocated>:
    8a24:	d10083ff 	sub	sp, sp, #0x20
    8a28:	f90007e0 	str	x0, [sp, #8]
    8a2c:	f90003e1 	str	x1, [sp]
    8a30:	d0000100 	adrp	x0, 2a000 <chunks+0x7af8>
    8a34:	91142000 	add	x0, x0, #0x508
    8a38:	f9400000 	ldr	x0, [x0]
    8a3c:	f9000fe0 	str	x0, [sp, #24]
    8a40:	14000011 	b	8a84 <valloc_is_region_allocated+0x60>
    8a44:	f9400fe0 	ldr	x0, [sp, #24]
    8a48:	f9400000 	ldr	x0, [x0]
    8a4c:	f9000be0 	str	x0, [sp, #16]
    8a50:	f94007e1 	ldr	x1, [sp, #8]
    8a54:	f9400be0 	ldr	x0, [sp, #16]
    8a58:	eb00003f 	cmp	x1, x0
    8a5c:	540000e8 	b.hi	8a78 <valloc_is_region_allocated+0x54>  // b.pmore
    8a60:	f9400be1 	ldr	x1, [sp, #16]
    8a64:	f94003e0 	ldr	x0, [sp]
    8a68:	eb00003f 	cmp	x1, x0
    8a6c:	54000068 	b.hi	8a78 <valloc_is_region_allocated+0x54>  // b.pmore
    8a70:	52800020 	mov	w0, #0x1                   	// #1
    8a74:	14000008 	b	8a94 <valloc_is_region_allocated+0x70>
    8a78:	f9400fe0 	ldr	x0, [sp, #24]
    8a7c:	f9400c00 	ldr	x0, [x0, #24]
    8a80:	f9000fe0 	str	x0, [sp, #24]
    8a84:	f9400fe0 	ldr	x0, [sp, #24]
    8a88:	f100001f 	cmp	x0, #0x0
    8a8c:	54fffdc1 	b.ne	8a44 <valloc_is_region_allocated+0x20>  // b.any
    8a90:	52800000 	mov	w0, #0x0                   	// #0
    8a94:	910083ff 	add	sp, sp, #0x20
    8a98:	d65f03c0 	ret

0000000000008a9c <valloc_freelist_chunk_size>:
    8a9c:	d10043ff 	sub	sp, sp, #0x10
    8aa0:	f90007e0 	str	x0, [sp, #8]
    8aa4:	f94007e0 	ldr	x0, [sp, #8]
    8aa8:	f9400000 	ldr	x0, [x0]
    8aac:	910043ff 	add	sp, sp, #0x10
    8ab0:	d65f03c0 	ret

0000000000008ab4 <valloc_freelist_start_of_chunk>:
    8ab4:	d10043ff 	sub	sp, sp, #0x10
    8ab8:	f90007e0 	str	x0, [sp, #8]
    8abc:	f94007e0 	ldr	x0, [sp, #8]
    8ac0:	910043ff 	add	sp, sp, #0x10
    8ac4:	d65f03c0 	ret

0000000000008ac8 <valloc_freelist_allocate_free_chunk>:
    8ac8:	d10083ff 	sub	sp, sp, #0x20
    8acc:	f90007e0 	str	x0, [sp, #8]
    8ad0:	f90003e1 	str	x1, [sp]
    8ad4:	f94007e0 	ldr	x0, [sp, #8]
    8ad8:	f9000fe0 	str	x0, [sp, #24]
    8adc:	f9400fe0 	ldr	x0, [sp, #24]
    8ae0:	f94003e1 	ldr	x1, [sp]
    8ae4:	f9000001 	str	x1, [x0]
    8ae8:	d00000c0 	adrp	x0, 22000 <__argv+0x1f70>
    8aec:	91024000 	add	x0, x0, #0x90
    8af0:	f9400400 	ldr	x0, [x0, #8]
    8af4:	f100001f 	cmp	x0, #0x0
    8af8:	540000c0 	b.eq	8b10 <valloc_freelist_allocate_free_chunk+0x48>  // b.none
    8afc:	d00000c0 	adrp	x0, 22000 <__argv+0x1f70>
    8b00:	91024000 	add	x0, x0, #0x90
    8b04:	f9400400 	ldr	x0, [x0, #8]
    8b08:	f9400fe1 	ldr	x1, [sp, #24]
    8b0c:	f9000401 	str	x1, [x0, #8]
    8b10:	d00000c0 	adrp	x0, 22000 <__argv+0x1f70>
    8b14:	91024000 	add	x0, x0, #0x90
    8b18:	f9400401 	ldr	x1, [x0, #8]
    8b1c:	f9400fe0 	ldr	x0, [sp, #24]
    8b20:	f9000801 	str	x1, [x0, #16]
    8b24:	f9400fe0 	ldr	x0, [sp, #24]
    8b28:	f900041f 	str	xzr, [x0, #8]
    8b2c:	d00000c0 	adrp	x0, 22000 <__argv+0x1f70>
    8b30:	91024000 	add	x0, x0, #0x90
    8b34:	f9400fe1 	ldr	x1, [sp, #24]
    8b38:	f9000401 	str	x1, [x0, #8]
    8b3c:	d503201f 	nop
    8b40:	910083ff 	add	sp, sp, #0x20
    8b44:	d65f03c0 	ret

0000000000008b48 <valloc_freelist_find_best>:
    8b48:	f81b0ffe 	str	x30, [sp, #-80]!
    8b4c:	f9000fe0 	str	x0, [sp, #24]
    8b50:	f9000be1 	str	x1, [sp, #16]
    8b54:	d00000c0 	adrp	x0, 22000 <__argv+0x1f70>
    8b58:	91024000 	add	x0, x0, #0x90
    8b5c:	f9400400 	ldr	x0, [x0, #8]
    8b60:	f90027e0 	str	x0, [sp, #72]
    8b64:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
    8b68:	f90023e0 	str	x0, [sp, #64]
    8b6c:	f9001fff 	str	xzr, [sp, #56]
    8b70:	14000030 	b	8c30 <valloc_freelist_find_best+0xe8>
    8b74:	f94027e0 	ldr	x0, [sp, #72]
    8b78:	97ffffcf 	bl	8ab4 <valloc_freelist_start_of_chunk>
    8b7c:	f9001be0 	str	x0, [sp, #48]
    8b80:	f94027e0 	ldr	x0, [sp, #72]
    8b84:	97ffffc6 	bl	8a9c <valloc_freelist_chunk_size>
    8b88:	f90017e0 	str	x0, [sp, #40]
    8b8c:	f9401be0 	ldr	x0, [sp, #48]
    8b90:	f9400be1 	ldr	x1, [sp, #16]
    8b94:	9ac10802 	udiv	x2, x0, x1
    8b98:	f9400be1 	ldr	x1, [sp, #16]
    8b9c:	9b017c41 	mul	x1, x2, x1
    8ba0:	cb010000 	sub	x0, x0, x1
    8ba4:	f100001f 	cmp	x0, #0x0
    8ba8:	540001e0 	b.eq	8be4 <valloc_freelist_find_best+0x9c>  // b.none
    8bac:	f9401be0 	ldr	x0, [sp, #48]
    8bb0:	cb0003e0 	neg	x0, x0
    8bb4:	f9400be1 	ldr	x1, [sp, #16]
    8bb8:	9ac10802 	udiv	x2, x0, x1
    8bbc:	f9400be1 	ldr	x1, [sp, #16]
    8bc0:	9b017c41 	mul	x1, x2, x1
    8bc4:	cb010001 	sub	x1, x0, x1
    8bc8:	f9401be0 	ldr	x0, [sp, #48]
    8bcc:	8b000021 	add	x1, x1, x0
    8bd0:	f9400be0 	ldr	x0, [sp, #16]
    8bd4:	8b000021 	add	x1, x1, x0
    8bd8:	f9401be0 	ldr	x0, [sp, #48]
    8bdc:	cb000020 	sub	x0, x1, x0
    8be0:	14000002 	b	8be8 <valloc_freelist_find_best+0xa0>
    8be4:	d2800000 	mov	x0, #0x0                   	// #0
    8be8:	f90013e0 	str	x0, [sp, #32]
    8bec:	f9400fe1 	ldr	x1, [sp, #24]
    8bf0:	f94013e0 	ldr	x0, [sp, #32]
    8bf4:	8b000020 	add	x0, x1, x0
    8bf8:	f94017e1 	ldr	x1, [sp, #40]
    8bfc:	eb00003f 	cmp	x1, x0
    8c00:	54000129 	b.ls	8c24 <valloc_freelist_find_best+0xdc>  // b.plast
    8c04:	f94017e1 	ldr	x1, [sp, #40]
    8c08:	f94023e0 	ldr	x0, [sp, #64]
    8c0c:	eb00003f 	cmp	x1, x0
    8c10:	540000a2 	b.cs	8c24 <valloc_freelist_find_best+0xdc>  // b.hs, b.nlast
    8c14:	f94017e0 	ldr	x0, [sp, #40]
    8c18:	f90023e0 	str	x0, [sp, #64]
    8c1c:	f94027e0 	ldr	x0, [sp, #72]
    8c20:	f9001fe0 	str	x0, [sp, #56]
    8c24:	f94027e0 	ldr	x0, [sp, #72]
    8c28:	f9400800 	ldr	x0, [x0, #16]
    8c2c:	f90027e0 	str	x0, [sp, #72]
    8c30:	f94027e0 	ldr	x0, [sp, #72]
    8c34:	f100001f 	cmp	x0, #0x0
    8c38:	54fff9e1 	b.ne	8b74 <valloc_freelist_find_best+0x2c>  // b.any
    8c3c:	f9401fe0 	ldr	x0, [sp, #56]
    8c40:	f84507fe 	ldr	x30, [sp], #80
    8c44:	d65f03c0 	ret

0000000000008c48 <valloc_freelist_split_alignment>:
    8c48:	f81a0ffe 	str	x30, [sp, #-96]!
    8c4c:	f90017e0 	str	x0, [sp, #40]
    8c50:	f90013e1 	str	x1, [sp, #32]
    8c54:	f9000fe2 	str	x2, [sp, #24]
    8c58:	f94017e0 	ldr	x0, [sp, #40]
    8c5c:	f9002fe0 	str	x0, [sp, #88]
    8c60:	f9402fe0 	ldr	x0, [sp, #88]
    8c64:	f9400fe1 	ldr	x1, [sp, #24]
    8c68:	9ac10802 	udiv	x2, x0, x1
    8c6c:	f9400fe1 	ldr	x1, [sp, #24]
    8c70:	9b017c41 	mul	x1, x2, x1
    8c74:	cb010000 	sub	x0, x0, x1
    8c78:	f100001f 	cmp	x0, #0x0
    8c7c:	540001e0 	b.eq	8cb8 <valloc_freelist_split_alignment+0x70>  // b.none
    8c80:	f9402fe0 	ldr	x0, [sp, #88]
    8c84:	cb0003e0 	neg	x0, x0
    8c88:	f9400fe1 	ldr	x1, [sp, #24]
    8c8c:	9ac10802 	udiv	x2, x0, x1
    8c90:	f9400fe1 	ldr	x1, [sp, #24]
    8c94:	9b017c41 	mul	x1, x2, x1
    8c98:	cb010001 	sub	x1, x0, x1
    8c9c:	f9402fe0 	ldr	x0, [sp, #88]
    8ca0:	8b000021 	add	x1, x1, x0
    8ca4:	f9400fe0 	ldr	x0, [sp, #24]
    8ca8:	8b000021 	add	x1, x1, x0
    8cac:	f9402fe0 	ldr	x0, [sp, #88]
    8cb0:	cb000020 	sub	x0, x1, x0
    8cb4:	14000002 	b	8cbc <valloc_freelist_split_alignment+0x74>
    8cb8:	d2800000 	mov	x0, #0x0                   	// #0
    8cbc:	f9002be0 	str	x0, [sp, #80]
    8cc0:	f94017e0 	ldr	x0, [sp, #40]
    8cc4:	f9400001 	ldr	x1, [x0]
    8cc8:	f94013e2 	ldr	x2, [sp, #32]
    8ccc:	f9402be0 	ldr	x0, [sp, #80]
    8cd0:	8b000040 	add	x0, x2, x0
    8cd4:	eb00003f 	cmp	x1, x0
    8cd8:	54000082 	b.cs	8ce8 <valloc_freelist_split_alignment+0xa0>  // b.hs, b.nlast
    8cdc:	d0000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    8ce0:	9106e000 	add	x0, x0, #0x1b8
    8ce4:	97ffed80 	bl	42e4 <fail>
    8ce8:	f94017e0 	ldr	x0, [sp, #40]
    8cec:	94000026 	bl	8d84 <valloc_freelist_remove_chunk>
    8cf0:	f9402be0 	ldr	x0, [sp, #80]
    8cf4:	f90027e0 	str	x0, [sp, #72]
    8cf8:	f94013e0 	ldr	x0, [sp, #32]
    8cfc:	f90023e0 	str	x0, [sp, #64]
    8d00:	f94017e0 	ldr	x0, [sp, #40]
    8d04:	f9400001 	ldr	x1, [x0]
    8d08:	f94027e0 	ldr	x0, [sp, #72]
    8d0c:	cb000021 	sub	x1, x1, x0
    8d10:	f94023e0 	ldr	x0, [sp, #64]
    8d14:	cb000020 	sub	x0, x1, x0
    8d18:	f9001fe0 	str	x0, [sp, #56]
    8d1c:	f9402fe1 	ldr	x1, [sp, #88]
    8d20:	f9402be0 	ldr	x0, [sp, #80]
    8d24:	8b000020 	add	x0, x1, x0
    8d28:	f94013e1 	ldr	x1, [sp, #32]
    8d2c:	97ffff67 	bl	8ac8 <valloc_freelist_allocate_free_chunk>
    8d30:	f94027e0 	ldr	x0, [sp, #72]
    8d34:	f100601f 	cmp	x0, #0x18
    8d38:	54000089 	b.ls	8d48 <valloc_freelist_split_alignment+0x100>  // b.plast
    8d3c:	f94027e1 	ldr	x1, [sp, #72]
    8d40:	f9402fe0 	ldr	x0, [sp, #88]
    8d44:	97ffff61 	bl	8ac8 <valloc_freelist_allocate_free_chunk>
    8d48:	f9401fe0 	ldr	x0, [sp, #56]
    8d4c:	f100601f 	cmp	x0, #0x18
    8d50:	54000109 	b.ls	8d70 <valloc_freelist_split_alignment+0x128>  // b.plast
    8d54:	f9402fe1 	ldr	x1, [sp, #88]
    8d58:	f94027e0 	ldr	x0, [sp, #72]
    8d5c:	8b000021 	add	x1, x1, x0
    8d60:	f94023e0 	ldr	x0, [sp, #64]
    8d64:	8b000020 	add	x0, x1, x0
    8d68:	f9401fe1 	ldr	x1, [sp, #56]
    8d6c:	97ffff57 	bl	8ac8 <valloc_freelist_allocate_free_chunk>
    8d70:	f9402fe1 	ldr	x1, [sp, #88]
    8d74:	f94027e0 	ldr	x0, [sp, #72]
    8d78:	8b000020 	add	x0, x1, x0
    8d7c:	f84607fe 	ldr	x30, [sp], #96
    8d80:	d65f03c0 	ret

0000000000008d84 <valloc_freelist_remove_chunk>:
    8d84:	d10043ff 	sub	sp, sp, #0x10
    8d88:	f90007e0 	str	x0, [sp, #8]
    8d8c:	f94007e0 	ldr	x0, [sp, #8]
    8d90:	f9400400 	ldr	x0, [x0, #8]
    8d94:	f100001f 	cmp	x0, #0x0
    8d98:	540000c0 	b.eq	8db0 <valloc_freelist_remove_chunk+0x2c>  // b.none
    8d9c:	f94007e0 	ldr	x0, [sp, #8]
    8da0:	f9400400 	ldr	x0, [x0, #8]
    8da4:	f94007e1 	ldr	x1, [sp, #8]
    8da8:	f9400821 	ldr	x1, [x1, #16]
    8dac:	f9000801 	str	x1, [x0, #16]
    8db0:	f94007e0 	ldr	x0, [sp, #8]
    8db4:	f9400800 	ldr	x0, [x0, #16]
    8db8:	f100001f 	cmp	x0, #0x0
    8dbc:	540000c0 	b.eq	8dd4 <valloc_freelist_remove_chunk+0x50>  // b.none
    8dc0:	f94007e0 	ldr	x0, [sp, #8]
    8dc4:	f9400800 	ldr	x0, [x0, #16]
    8dc8:	f94007e1 	ldr	x1, [sp, #8]
    8dcc:	f9400421 	ldr	x1, [x1, #8]
    8dd0:	f9000401 	str	x1, [x0, #8]
    8dd4:	f94007e0 	ldr	x0, [sp, #8]
    8dd8:	f9400400 	ldr	x0, [x0, #8]
    8ddc:	f100001f 	cmp	x0, #0x0
    8de0:	540000c1 	b.ne	8df8 <valloc_freelist_remove_chunk+0x74>  // b.any
    8de4:	f94007e0 	ldr	x0, [sp, #8]
    8de8:	f9400801 	ldr	x1, [x0, #16]
    8dec:	d00000c0 	adrp	x0, 22000 <__argv+0x1f70>
    8df0:	91024000 	add	x0, x0, #0x90
    8df4:	f9000401 	str	x1, [x0, #8]
    8df8:	d503201f 	nop
    8dfc:	910043ff 	add	sp, sp, #0x10
    8e00:	d65f03c0 	ret

0000000000008e04 <__valloc_freelist_compact_chunk_possibility>:
    8e04:	a9bd7bf3 	stp	x19, x30, [sp, #-48]!
    8e08:	f9000fe0 	str	x0, [sp, #24]
    8e0c:	f9000be1 	str	x1, [sp, #16]
    8e10:	f9400fe0 	ldr	x0, [sp, #24]
    8e14:	97ffff28 	bl	8ab4 <valloc_freelist_start_of_chunk>
    8e18:	aa0003f3 	mov	x19, x0
    8e1c:	f9400fe0 	ldr	x0, [sp, #24]
    8e20:	97ffff1f 	bl	8a9c <valloc_freelist_chunk_size>
    8e24:	8b000260 	add	x0, x19, x0
    8e28:	f90017e0 	str	x0, [sp, #40]
    8e2c:	f9400be0 	ldr	x0, [sp, #16]
    8e30:	97ffff21 	bl	8ab4 <valloc_freelist_start_of_chunk>
    8e34:	f90013e0 	str	x0, [sp, #32]
    8e38:	f94017e1 	ldr	x1, [sp, #40]
    8e3c:	f94013e0 	ldr	x0, [sp, #32]
    8e40:	eb00003f 	cmp	x1, x0
    8e44:	540001c1 	b.ne	8e7c <__valloc_freelist_compact_chunk_possibility+0x78>  // b.any
    8e48:	f9400fe0 	ldr	x0, [sp, #24]
    8e4c:	f9400001 	ldr	x1, [x0]
    8e50:	f9400be0 	ldr	x0, [sp, #16]
    8e54:	f9400000 	ldr	x0, [x0]
    8e58:	8b000021 	add	x1, x1, x0
    8e5c:	f9400fe0 	ldr	x0, [sp, #24]
    8e60:	f9000001 	str	x1, [x0]
    8e64:	f9400be0 	ldr	x0, [sp, #16]
    8e68:	97ffffc7 	bl	8d84 <valloc_freelist_remove_chunk>
    8e6c:	f9400fe0 	ldr	x0, [sp, #24]
    8e70:	9400001d 	bl	8ee4 <__compact_together>
    8e74:	52800020 	mov	w0, #0x1                   	// #1
    8e78:	14000019 	b	8edc <__valloc_freelist_compact_chunk_possibility+0xd8>
    8e7c:	f94013e1 	ldr	x1, [sp, #32]
    8e80:	f94017e0 	ldr	x0, [sp, #40]
    8e84:	97fffee8 	bl	8a24 <valloc_is_region_allocated>
    8e88:	12001c00 	and	w0, w0, #0xff
    8e8c:	7100001f 	cmp	w0, #0x0
    8e90:	54000241 	b.ne	8ed8 <__valloc_freelist_compact_chunk_possibility+0xd4>  // b.any
    8e94:	f9400fe0 	ldr	x0, [sp, #24]
    8e98:	f9400001 	ldr	x1, [x0]
    8e9c:	f94013e2 	ldr	x2, [sp, #32]
    8ea0:	f94017e0 	ldr	x0, [sp, #40]
    8ea4:	cb000042 	sub	x2, x2, x0
    8ea8:	f9400be0 	ldr	x0, [sp, #16]
    8eac:	f9400000 	ldr	x0, [x0]
    8eb0:	8b000040 	add	x0, x2, x0
    8eb4:	8b000021 	add	x1, x1, x0
    8eb8:	f9400fe0 	ldr	x0, [sp, #24]
    8ebc:	f9000001 	str	x1, [x0]
    8ec0:	f9400be0 	ldr	x0, [sp, #16]
    8ec4:	97ffffb0 	bl	8d84 <valloc_freelist_remove_chunk>
    8ec8:	f9400fe0 	ldr	x0, [sp, #24]
    8ecc:	94000006 	bl	8ee4 <__compact_together>
    8ed0:	52800020 	mov	w0, #0x1                   	// #1
    8ed4:	14000002 	b	8edc <__valloc_freelist_compact_chunk_possibility+0xd8>
    8ed8:	52800000 	mov	w0, #0x0                   	// #0
    8edc:	a8c37bf3 	ldp	x19, x30, [sp], #48
    8ee0:	d65f03c0 	ret

0000000000008ee4 <__compact_together>:
    8ee4:	a9bd7bf3 	stp	x19, x30, [sp, #-48]!
    8ee8:	f9000fe0 	str	x0, [sp, #24]
    8eec:	d00000c0 	adrp	x0, 22000 <__argv+0x1f70>
    8ef0:	91024000 	add	x0, x0, #0x90
    8ef4:	f9400400 	ldr	x0, [x0, #8]
    8ef8:	f90017e0 	str	x0, [sp, #40]
    8efc:	1400001a 	b	8f64 <__compact_together+0x80>
    8f00:	f9400fe0 	ldr	x0, [sp, #24]
    8f04:	97fffeec 	bl	8ab4 <valloc_freelist_start_of_chunk>
    8f08:	aa0003f3 	mov	x19, x0
    8f0c:	f94017e0 	ldr	x0, [sp, #40]
    8f10:	97fffee9 	bl	8ab4 <valloc_freelist_start_of_chunk>
    8f14:	eb00027f 	cmp	x19, x0
    8f18:	540000e2 	b.cs	8f34 <__compact_together+0x50>  // b.hs, b.nlast
    8f1c:	f94017e1 	ldr	x1, [sp, #40]
    8f20:	f9400fe0 	ldr	x0, [sp, #24]
    8f24:	97ffffb8 	bl	8e04 <__valloc_freelist_compact_chunk_possibility>
    8f28:	7100001f 	cmp	w0, #0x0
    8f2c:	54000160 	b.eq	8f58 <__compact_together+0x74>  // b.none
    8f30:	14000012 	b	8f78 <__compact_together+0x94>
    8f34:	f9400fe1 	ldr	x1, [sp, #24]
    8f38:	f94017e0 	ldr	x0, [sp, #40]
    8f3c:	eb00003f 	cmp	x1, x0
    8f40:	540000c0 	b.eq	8f58 <__compact_together+0x74>  // b.none
    8f44:	f9400fe1 	ldr	x1, [sp, #24]
    8f48:	f94017e0 	ldr	x0, [sp, #40]
    8f4c:	97ffffae 	bl	8e04 <__valloc_freelist_compact_chunk_possibility>
    8f50:	7100001f 	cmp	w0, #0x0
    8f54:	54000101 	b.ne	8f74 <__compact_together+0x90>  // b.any
    8f58:	f94017e0 	ldr	x0, [sp, #40]
    8f5c:	f9400800 	ldr	x0, [x0, #16]
    8f60:	f90017e0 	str	x0, [sp, #40]
    8f64:	f94017e0 	ldr	x0, [sp, #40]
    8f68:	f100001f 	cmp	x0, #0x0
    8f6c:	54fffca1 	b.ne	8f00 <__compact_together+0x1c>  // b.any
    8f70:	14000002 	b	8f78 <__compact_together+0x94>
    8f74:	d503201f 	nop
    8f78:	d503201f 	nop
    8f7c:	a8c37bf3 	ldp	x19, x30, [sp], #48
    8f80:	d65f03c0 	ret

0000000000008f84 <__next_free_chunk>:
    8f84:	d10043ff 	sub	sp, sp, #0x10
    8f88:	d00000c0 	adrp	x0, 22000 <__argv+0x1f70>
    8f8c:	91024000 	add	x0, x0, #0x90
    8f90:	f9400400 	ldr	x0, [x0, #8]
    8f94:	f90007e0 	str	x0, [sp, #8]
    8f98:	f90003ff 	str	xzr, [sp]
    8f9c:	1400000d 	b	8fd0 <__next_free_chunk+0x4c>
    8fa0:	f94003e0 	ldr	x0, [sp]
    8fa4:	f100001f 	cmp	x0, #0x0
    8fa8:	540000a0 	b.eq	8fbc <__next_free_chunk+0x38>  // b.none
    8fac:	f94003e1 	ldr	x1, [sp]
    8fb0:	f94007e0 	ldr	x0, [sp, #8]
    8fb4:	eb00003f 	cmp	x1, x0
    8fb8:	54000069 	b.ls	8fc4 <__next_free_chunk+0x40>  // b.plast
    8fbc:	f94007e0 	ldr	x0, [sp, #8]
    8fc0:	f90003e0 	str	x0, [sp]
    8fc4:	f94007e0 	ldr	x0, [sp, #8]
    8fc8:	f9400800 	ldr	x0, [x0, #16]
    8fcc:	f90007e0 	str	x0, [sp, #8]
    8fd0:	f94007e0 	ldr	x0, [sp, #8]
    8fd4:	f100001f 	cmp	x0, #0x0
    8fd8:	54fffe41 	b.ne	8fa0 <__next_free_chunk+0x1c>  // b.any
    8fdc:	f94003e0 	ldr	x0, [sp]
    8fe0:	910043ff 	add	sp, sp, #0x10
    8fe4:	d65f03c0 	ret

0000000000008fe8 <__shift_top>:
    8fe8:	f81d0ffe 	str	x30, [sp, #-48]!
    8fec:	97ffffe6 	bl	8f84 <__next_free_chunk>
    8ff0:	f90017e0 	str	x0, [sp, #40]
    8ff4:	f94017e0 	ldr	x0, [sp, #40]
    8ff8:	f100001f 	cmp	x0, #0x0
    8ffc:	54000300 	b.eq	905c <__shift_top+0x74>  // b.none
    9000:	f94017e0 	ldr	x0, [sp, #40]
    9004:	97fffeac 	bl	8ab4 <valloc_freelist_start_of_chunk>
    9008:	f90013e0 	str	x0, [sp, #32]
    900c:	f94017e0 	ldr	x0, [sp, #40]
    9010:	f9400000 	ldr	x0, [x0]
    9014:	f94013e1 	ldr	x1, [sp, #32]
    9018:	8b000020 	add	x0, x1, x0
    901c:	f9000fe0 	str	x0, [sp, #24]
    9020:	b00000c0 	adrp	x0, 22000 <__argv+0x1f70>
    9024:	91024000 	add	x0, x0, #0x90
    9028:	f9400000 	ldr	x0, [x0]
    902c:	f94013e1 	ldr	x1, [sp, #32]
    9030:	97fffe7d 	bl	8a24 <valloc_is_region_allocated>
    9034:	12001c00 	and	w0, w0, #0xff
    9038:	7100001f 	cmp	w0, #0x0
    903c:	54000141 	b.ne	9064 <__shift_top+0x7c>  // b.any
    9040:	b00000c0 	adrp	x0, 22000 <__argv+0x1f70>
    9044:	91024000 	add	x0, x0, #0x90
    9048:	f9400fe1 	ldr	x1, [sp, #24]
    904c:	f9000001 	str	x1, [x0]
    9050:	f94017e0 	ldr	x0, [sp, #40]
    9054:	97ffff4c 	bl	8d84 <valloc_freelist_remove_chunk>
    9058:	17ffffe5 	b	8fec <__shift_top+0x4>
    905c:	d503201f 	nop
    9060:	14000002 	b	9068 <__shift_top+0x80>
    9064:	d503201f 	nop
    9068:	d503201f 	nop
    906c:	f84307fe 	ldr	x30, [sp], #48
    9070:	d65f03c0 	ret

0000000000009074 <valloc_freelist_compact_chunk>:
    9074:	f81e0ffe 	str	x30, [sp, #-32]!
    9078:	f9000fe0 	str	x0, [sp, #24]
    907c:	f9400fe0 	ldr	x0, [sp, #24]
    9080:	97ffff99 	bl	8ee4 <__compact_together>
    9084:	97ffffd9 	bl	8fe8 <__shift_top>
    9088:	d503201f 	nop
    908c:	f84207fe 	ldr	x30, [sp], #32
    9090:	d65f03c0 	ret

0000000000009094 <_tokenize>:
    9094:	d10043ff 	sub	sp, sp, #0x10
    9098:	39003fe0 	strb	w0, [sp, #15]
    909c:	39403fe0 	ldrb	w0, [sp, #15]
    90a0:	7100a81f 	cmp	w0, #0x2a
    90a4:	54000080 	b.eq	90b4 <_tokenize+0x20>  // b.none
    90a8:	39403fe0 	ldrb	w0, [sp, #15]
    90ac:	7100fc1f 	cmp	w0, #0x3f
    90b0:	540000c1 	b.ne	90c8 <_tokenize+0x34>  // b.any
    90b4:	92607c20 	and	x0, x1, #0xffffffff00000000
    90b8:	aa0003e1 	mov	x1, x0
    90bc:	9258dc20 	and	x0, x1, #0xffffff00ffffffff
    90c0:	aa0003e1 	mov	x1, x0
    90c4:	14000005 	b	90d8 <_tokenize+0x44>
    90c8:	d2800020 	mov	x0, #0x1                   	// #1
    90cc:	b3407c01 	bfxil	x1, x0, #0, #32
    90d0:	39403fe0 	ldrb	w0, [sp, #15]
    90d4:	b3601c01 	bfi	x1, x0, #32, #8
    90d8:	aa0103e0 	mov	x0, x1
    90dc:	910043ff 	add	sp, sp, #0x10
    90e0:	d65f03c0 	ret

00000000000090e4 <_mk_st>:
    90e4:	a9bc7bf3 	stp	x19, x30, [sp, #-64]!
    90e8:	aa0803f3 	mov	x19, x8
    90ec:	39007fe0 	strb	w0, [sp, #31]
    90f0:	f9000be1 	str	x1, [sp, #16]
    90f4:	39407fe0 	ldrb	w0, [sp, #31]
    90f8:	97ffffe7 	bl	9094 <_tokenize>
    90fc:	f9001fe0 	str	x0, [sp, #56]
    9100:	f9401fe0 	ldr	x0, [sp, #56]
    9104:	f90013e0 	str	x0, [sp, #32]
    9108:	f90017ff 	str	xzr, [sp, #40]
    910c:	f9400be0 	ldr	x0, [sp, #16]
    9110:	f9001be0 	str	x0, [sp, #48]
    9114:	aa1303e3 	mov	x3, x19
    9118:	910083e2 	add	x2, sp, #0x20
    911c:	a9400440 	ldp	x0, x1, [x2]
    9120:	a9000460 	stp	x0, x1, [x3]
    9124:	f9400840 	ldr	x0, [x2, #16]
    9128:	f9000860 	str	x0, [x3, #16]
    912c:	a8c47bf3 	ldp	x19, x30, [sp], #64
    9130:	d65f03c0 	ret

0000000000009134 <re_compile>:
    9134:	f8190ffe 	str	x30, [sp, #-112]!
    9138:	f9000fe0 	str	x0, [sp, #24]
    913c:	b9006fff 	str	wzr, [sp, #108]
    9140:	f9400fe0 	ldr	x0, [sp, #24]
    9144:	97ffeb94 	bl	3f94 <strlen>
    9148:	93407c00 	sxtw	x0, w0
    914c:	91000401 	add	x1, x0, #0x1
    9150:	d2800300 	mov	x0, #0x18                  	// #24
    9154:	9b007c20 	mul	x0, x1, x0
    9158:	97fffc79 	bl	833c <alloc>
    915c:	f9002fe0 	str	x0, [sp, #88]
    9160:	f9402fe0 	ldr	x0, [sp, #88]
    9164:	f9400fe1 	ldr	x1, [sp, #24]
    9168:	f9000001 	str	x1, [x0]
    916c:	f9400fe0 	ldr	x0, [sp, #24]
    9170:	91000401 	add	x1, x0, #0x1
    9174:	f9000fe1 	str	x1, [sp, #24]
    9178:	39400000 	ldrb	w0, [x0]
    917c:	39015fe0 	strb	w0, [sp, #87]
    9180:	9100e3e0 	add	x0, sp, #0x38
    9184:	aa0003e8 	mov	x8, x0
    9188:	d2800001 	mov	x1, #0x0                   	// #0
    918c:	39415fe0 	ldrb	w0, [sp, #87]
    9190:	97ffffd5 	bl	90e4 <_mk_st>
    9194:	b9406fe0 	ldr	w0, [sp, #108]
    9198:	11000401 	add	w1, w0, #0x1
    919c:	b9006fe1 	str	w1, [sp, #108]
    91a0:	f9402fe1 	ldr	x1, [sp, #88]
    91a4:	93407c02 	sxtw	x2, w0
    91a8:	d2800300 	mov	x0, #0x18                  	// #24
    91ac:	9b007c40 	mul	x0, x2, x0
    91b0:	8b000020 	add	x0, x1, x0
    91b4:	91004000 	add	x0, x0, #0x10
    91b8:	91002000 	add	x0, x0, #0x8
    91bc:	aa0003e3 	mov	x3, x0
    91c0:	9100e3e2 	add	x2, sp, #0x38
    91c4:	a9400440 	ldp	x0, x1, [x2]
    91c8:	a9000460 	stp	x0, x1, [x3]
    91cc:	f9400840 	ldr	x0, [x2, #16]
    91d0:	f9000860 	str	x0, [x3, #16]
    91d4:	f9402fe0 	ldr	x0, [sp, #88]
    91d8:	b9401000 	ldr	w0, [x0, #16]
    91dc:	11000401 	add	w1, w0, #0x1
    91e0:	f9402fe0 	ldr	x0, [sp, #88]
    91e4:	b9001001 	str	w1, [x0, #16]
    91e8:	f9402fe0 	ldr	x0, [sp, #88]
    91ec:	91006000 	add	x0, x0, #0x18
    91f0:	f90033e0 	str	x0, [sp, #96]
    91f4:	1400002e 	b	92ac <re_compile+0x178>
    91f8:	f9400fe0 	ldr	x0, [sp, #24]
    91fc:	91000401 	add	x1, x0, #0x1
    9200:	f9000fe1 	str	x1, [sp, #24]
    9204:	39400000 	ldrb	w0, [x0]
    9208:	39015fe0 	strb	w0, [sp, #87]
    920c:	910083e0 	add	x0, sp, #0x20
    9210:	aa0003e8 	mov	x8, x0
    9214:	f94033e1 	ldr	x1, [sp, #96]
    9218:	39415fe0 	ldrb	w0, [sp, #87]
    921c:	97ffffb2 	bl	90e4 <_mk_st>
    9220:	b9406fe0 	ldr	w0, [sp, #108]
    9224:	11000401 	add	w1, w0, #0x1
    9228:	b9006fe1 	str	w1, [sp, #108]
    922c:	f9402fe1 	ldr	x1, [sp, #88]
    9230:	93407c02 	sxtw	x2, w0
    9234:	d2800300 	mov	x0, #0x18                  	// #24
    9238:	9b007c40 	mul	x0, x2, x0
    923c:	8b000020 	add	x0, x1, x0
    9240:	91004000 	add	x0, x0, #0x10
    9244:	91002000 	add	x0, x0, #0x8
    9248:	aa0003e3 	mov	x3, x0
    924c:	910083e2 	add	x2, sp, #0x20
    9250:	a9400440 	ldp	x0, x1, [x2]
    9254:	a9000460 	stp	x0, x1, [x3]
    9258:	f9400840 	ldr	x0, [x2, #16]
    925c:	f9000860 	str	x0, [x3, #16]
    9260:	b9406fe0 	ldr	w0, [sp, #108]
    9264:	51000400 	sub	w0, w0, #0x1
    9268:	93407c01 	sxtw	x1, w0
    926c:	d2800300 	mov	x0, #0x18                  	// #24
    9270:	9b007c20 	mul	x0, x1, x0
    9274:	91004000 	add	x0, x0, #0x10
    9278:	f9402fe1 	ldr	x1, [sp, #88]
    927c:	8b000020 	add	x0, x1, x0
    9280:	91002000 	add	x0, x0, #0x8
    9284:	f90033e0 	str	x0, [sp, #96]
    9288:	f94033e0 	ldr	x0, [sp, #96]
    928c:	f9400800 	ldr	x0, [x0, #16]
    9290:	f94033e1 	ldr	x1, [sp, #96]
    9294:	f9000401 	str	x1, [x0, #8]
    9298:	f9402fe0 	ldr	x0, [sp, #88]
    929c:	b9401000 	ldr	w0, [x0, #16]
    92a0:	11000401 	add	w1, w0, #0x1
    92a4:	f9402fe0 	ldr	x0, [sp, #88]
    92a8:	b9001001 	str	w1, [x0, #16]
    92ac:	f9400fe0 	ldr	x0, [sp, #24]
    92b0:	39400000 	ldrb	w0, [x0]
    92b4:	7100001f 	cmp	w0, #0x0
    92b8:	54fffa01 	b.ne	91f8 <re_compile+0xc4>  // b.any
    92bc:	f9402fe0 	ldr	x0, [sp, #88]
    92c0:	f84707fe 	ldr	x30, [sp], #112
    92c4:	d65f03c0 	ret

00000000000092c8 <re_free>:
    92c8:	f81e0ffe 	str	x30, [sp, #-32]!
    92cc:	f9000fe0 	str	x0, [sp, #24]
    92d0:	f9400fe0 	ldr	x0, [sp, #24]
    92d4:	97fffc2e 	bl	838c <free>
    92d8:	d503201f 	nop
    92dc:	f84207fe 	ldr	x30, [sp], #32
    92e0:	d65f03c0 	ret

00000000000092e4 <_build_ctx>:
    92e4:	d10043ff 	sub	sp, sp, #0x10
    92e8:	aa0803e2 	mov	x2, x8
    92ec:	f90007e0 	str	x0, [sp, #8]
    92f0:	f90003e1 	str	x1, [sp]
    92f4:	f94007e0 	ldr	x0, [sp, #8]
    92f8:	91006000 	add	x0, x0, #0x18
    92fc:	f94007e1 	ldr	x1, [sp, #8]
    9300:	f9000041 	str	x1, [x2]
    9304:	f94003e1 	ldr	x1, [sp]
    9308:	f9000441 	str	x1, [x2, #8]
    930c:	b900105f 	str	wzr, [x2, #16]
    9310:	f9000c40 	str	x0, [x2, #24]
    9314:	910043ff 	add	sp, sp, #0x10
    9318:	d65f03c0 	ret

000000000000931c <_at_end_of_stream>:
    931c:	a9be7bf3 	stp	x19, x30, [sp, #-32]!
    9320:	f9000fe0 	str	x0, [sp, #24]
    9324:	f9400fe0 	ldr	x0, [sp, #24]
    9328:	f9400c00 	ldr	x0, [x0, #24]
    932c:	f100001f 	cmp	x0, #0x0
    9330:	54000141 	b.ne	9358 <_at_end_of_stream+0x3c>  // b.any
    9334:	f9400fe0 	ldr	x0, [sp, #24]
    9338:	b9401013 	ldr	w19, [x0, #16]
    933c:	f9400fe0 	ldr	x0, [sp, #24]
    9340:	f9400400 	ldr	x0, [x0, #8]
    9344:	97ffeb14 	bl	3f94 <strlen>
    9348:	6b00027f 	cmp	w19, w0
    934c:	54000061 	b.ne	9358 <_at_end_of_stream+0x3c>  // b.any
    9350:	52800020 	mov	w0, #0x1                   	// #1
    9354:	14000002 	b	935c <_at_end_of_stream+0x40>
    9358:	52800000 	mov	w0, #0x0                   	// #0
    935c:	a8c27bf3 	ldp	x19, x30, [sp], #32
    9360:	d65f03c0 	ret

0000000000009364 <_would_accept_char>:
    9364:	d100c3ff 	sub	sp, sp, #0x30
    9368:	f9000fe0 	str	x0, [sp, #24]
    936c:	f9000be1 	str	x1, [sp, #16]
    9370:	b9000fe2 	str	w2, [sp, #12]
    9374:	f9400fe0 	ldr	x0, [sp, #24]
    9378:	f9400401 	ldr	x1, [x0, #8]
    937c:	b9800fe0 	ldrsw	x0, [sp, #12]
    9380:	8b000020 	add	x0, x1, x0
    9384:	39400000 	ldrb	w0, [x0]
    9388:	3900bfe0 	strb	w0, [sp, #47]
    938c:	f9400be0 	ldr	x0, [sp, #16]
    9390:	b9400000 	ldr	w0, [x0]
    9394:	7100001f 	cmp	w0, #0x0
    9398:	54000100 	b.eq	93b8 <_would_accept_char+0x54>  // b.none
    939c:	f9400be0 	ldr	x0, [sp, #16]
    93a0:	39401000 	ldrb	w0, [x0, #4]
    93a4:	3940bfe1 	ldrb	w1, [sp, #47]
    93a8:	6b00003f 	cmp	w1, w0
    93ac:	54000061 	b.ne	93b8 <_would_accept_char+0x54>  // b.any
    93b0:	52800020 	mov	w0, #0x1                   	// #1
    93b4:	14000002 	b	93bc <_would_accept_char+0x58>
    93b8:	52800000 	mov	w0, #0x0                   	// #0
    93bc:	9100c3ff 	add	sp, sp, #0x30
    93c0:	d65f03c0 	ret

00000000000093c4 <_accepts_next_char>:
    93c4:	f81e0ffe 	str	x30, [sp, #-32]!
    93c8:	f9000fe0 	str	x0, [sp, #24]
    93cc:	f9400fe0 	ldr	x0, [sp, #24]
    93d0:	f9400c01 	ldr	x1, [x0, #24]
    93d4:	f9400fe0 	ldr	x0, [sp, #24]
    93d8:	b9401000 	ldr	w0, [x0, #16]
    93dc:	2a0003e2 	mov	w2, w0
    93e0:	f9400fe0 	ldr	x0, [sp, #24]
    93e4:	97ffffe0 	bl	9364 <_would_accept_char>
    93e8:	f84207fe 	ldr	x30, [sp], #32
    93ec:	d65f03c0 	ret

00000000000093f0 <_is_wildcard>:
    93f0:	d10043ff 	sub	sp, sp, #0x10
    93f4:	f90007e0 	str	x0, [sp, #8]
    93f8:	f94007e0 	ldr	x0, [sp, #8]
    93fc:	f9400c00 	ldr	x0, [x0, #24]
    9400:	b9400000 	ldr	w0, [x0]
    9404:	7100001f 	cmp	w0, #0x0
    9408:	1a9f17e0 	cset	w0, eq  // eq = none
    940c:	12001c00 	and	w0, w0, #0xff
    9410:	910043ff 	add	sp, sp, #0x10
    9414:	d65f03c0 	ret

0000000000009418 <_accept_and_step>:
    9418:	d10043ff 	sub	sp, sp, #0x10
    941c:	f90007e0 	str	x0, [sp, #8]
    9420:	f94007e0 	ldr	x0, [sp, #8]
    9424:	b9401000 	ldr	w0, [x0, #16]
    9428:	11000401 	add	w1, w0, #0x1
    942c:	f94007e0 	ldr	x0, [sp, #8]
    9430:	b9001001 	str	w1, [x0, #16]
    9434:	f94007e0 	ldr	x0, [sp, #8]
    9438:	f9400c00 	ldr	x0, [x0, #24]
    943c:	f9400401 	ldr	x1, [x0, #8]
    9440:	f94007e0 	ldr	x0, [sp, #8]
    9444:	f9000c01 	str	x1, [x0, #24]
    9448:	d503201f 	nop
    944c:	910043ff 	add	sp, sp, #0x10
    9450:	d65f03c0 	ret

0000000000009454 <re_matches>:
    9454:	d12743ff 	sub	sp, sp, #0x9d0
    9458:	f90003fe 	str	x30, [sp]
    945c:	f9000fe0 	str	x0, [sp, #24]
    9460:	f9000be1 	str	x1, [sp, #16]
    9464:	912683e0 	add	x0, sp, #0x9a0
    9468:	aa0003e8 	mov	x8, x0
    946c:	f9400be1 	ldr	x1, [sp, #16]
    9470:	f9400fe0 	ldr	x0, [sp, #24]
    9474:	97ffff9c 	bl	92e4 <_build_ctx>
    9478:	b909cfff 	str	wzr, [sp, #2508]
    947c:	912683e0 	add	x0, sp, #0x9a0
    9480:	97ffffa7 	bl	931c <_at_end_of_stream>
    9484:	7100001f 	cmp	w0, #0x0
    9488:	54000060 	b.eq	9494 <re_matches+0x40>  // b.none
    948c:	52800020 	mov	w0, #0x1                   	// #1
    9490:	14000058 	b	95f0 <re_matches+0x19c>
    9494:	912683e0 	add	x0, sp, #0x9a0
    9498:	97ffffcb 	bl	93c4 <_accepts_next_char>
    949c:	7100001f 	cmp	w0, #0x0
    94a0:	54000080 	b.eq	94b0 <re_matches+0x5c>  // b.none
    94a4:	912683e0 	add	x0, sp, #0x9a0
    94a8:	97ffffdc 	bl	9418 <_accept_and_step>
    94ac:	17fffff4 	b	947c <re_matches+0x28>
    94b0:	912683e0 	add	x0, sp, #0x9a0
    94b4:	97ffffcf 	bl	93f0 <_is_wildcard>
    94b8:	7100001f 	cmp	w0, #0x0
    94bc:	540006c0 	b.eq	9594 <re_matches+0x140>  // b.none
    94c0:	f944dfe0 	ldr	x0, [sp, #2488]
    94c4:	f9400400 	ldr	x0, [x0, #8]
    94c8:	f100001f 	cmp	x0, #0x0
    94cc:	54000061 	b.ne	94d8 <re_matches+0x84>  // b.any
    94d0:	52800020 	mov	w0, #0x1                   	// #1
    94d4:	14000047 	b	95f0 <re_matches+0x19c>
    94d8:	b949b3e0 	ldr	w0, [sp, #2480]
    94dc:	b909cbe0 	str	w0, [sp, #2504]
    94e0:	f944dfe0 	ldr	x0, [sp, #2488]
    94e4:	f9400400 	ldr	x0, [x0, #8]
    94e8:	f904e3e0 	str	x0, [sp, #2496]
    94ec:	f944e3e0 	ldr	x0, [sp, #2496]
    94f0:	f9400000 	ldr	x0, [x0]
    94f4:	f9001fe0 	str	x0, [sp, #56]
    94f8:	b9403be0 	ldr	w0, [sp, #56]
    94fc:	7100001f 	cmp	w0, #0x0
    9500:	54000081 	b.ne	9510 <re_matches+0xbc>  // b.any
    9504:	912683e0 	add	x0, sp, #0x9a0
    9508:	97ffffc4 	bl	9418 <_accept_and_step>
    950c:	17ffffdc 	b	947c <re_matches+0x28>
    9510:	912683e0 	add	x0, sp, #0x9a0
    9514:	b949cbe2 	ldr	w2, [sp, #2504]
    9518:	f944e3e1 	ldr	x1, [sp, #2496]
    951c:	97ffff92 	bl	9364 <_would_accept_char>
    9520:	7100001f 	cmp	w0, #0x0
    9524:	540000a1 	b.ne	9538 <re_matches+0xe4>  // b.any
    9528:	b949cbe0 	ldr	w0, [sp, #2504]
    952c:	11000400 	add	w0, w0, #0x1
    9530:	b909cbe0 	str	w0, [sp, #2504]
    9534:	17fffff7 	b	9510 <re_matches+0xbc>
    9538:	d503201f 	nop
    953c:	b949cfe2 	ldr	w2, [sp, #2508]
    9540:	11000440 	add	w0, w2, #0x1
    9544:	b909cfe0 	str	w0, [sp, #2508]
    9548:	93407c41 	sxtw	x1, w2
    954c:	d2800300 	mov	x0, #0x18                  	// #24
    9550:	9b007c20 	mul	x0, x1, x0
    9554:	910103e1 	add	x1, sp, #0x40
    9558:	8b000023 	add	x3, x1, x0
    955c:	912803e0 	add	x0, sp, #0xa00
    9560:	a97b0400 	ldp	x0, x1, [x0, #-80]
    9564:	a9000460 	stp	x0, x1, [x3]
    9568:	93407c41 	sxtw	x1, w2
    956c:	d2800300 	mov	x0, #0x18                  	// #24
    9570:	9b007c20 	mul	x0, x1, x0
    9574:	910143e1 	add	x1, sp, #0x50
    9578:	b949cbe2 	ldr	w2, [sp, #2504]
    957c:	b8206822 	str	w2, [x1, x0]
    9580:	f944e3e0 	ldr	x0, [sp, #2496]
    9584:	f904dfe0 	str	x0, [sp, #2488]
    9588:	b949cbe0 	ldr	w0, [sp, #2504]
    958c:	b909b3e0 	str	w0, [sp, #2480]
    9590:	17ffffbb 	b	947c <re_matches+0x28>
    9594:	b949cfe0 	ldr	w0, [sp, #2508]
    9598:	7100001f 	cmp	w0, #0x0
    959c:	5400028d 	b.le	95ec <re_matches+0x198>
    95a0:	b949cfe0 	ldr	w0, [sp, #2508]
    95a4:	51000401 	sub	w1, w0, #0x1
    95a8:	b909cfe1 	str	w1, [sp, #2508]
    95ac:	93407c01 	sxtw	x1, w0
    95b0:	d2800300 	mov	x0, #0x18                  	// #24
    95b4:	9b007c20 	mul	x0, x1, x0
    95b8:	910103e1 	add	x1, sp, #0x40
    95bc:	910083e2 	add	x2, sp, #0x20
    95c0:	8b000023 	add	x3, x1, x0
    95c4:	a9400460 	ldp	x0, x1, [x3]
    95c8:	a9000440 	stp	x0, x1, [x2]
    95cc:	f9400860 	ldr	x0, [x3, #16]
    95d0:	f9000840 	str	x0, [x2, #16]
    95d4:	a94207e0 	ldp	x0, x1, [sp, #32]
    95d8:	912803e2 	add	x2, sp, #0xa00
    95dc:	a93b0440 	stp	x0, x1, [x2, #-80]
    95e0:	b94033e0 	ldr	w0, [sp, #48]
    95e4:	b909b3e0 	str	w0, [sp, #2480]
    95e8:	17ffffa5 	b	947c <re_matches+0x28>
    95ec:	52800000 	mov	w0, #0x0                   	// #0
    95f0:	f94003fe 	ldr	x30, [sp]
    95f4:	912743ff 	add	sp, sp, #0x9d0
    95f8:	d65f03c0 	ret

00000000000095fc <write_stdout>:
    95fc:	f81e0ffe 	str	x30, [sp, #-32]!
    9600:	39007fe0 	strb	w0, [sp, #31]
    9604:	d2a12001 	mov	x1, #0x9000000             	// #150994944
    9608:	39407fe0 	ldrb	w0, [sp, #31]
    960c:	97ffeb63 	bl	4398 <writeb>
    9610:	d503201f 	nop
    9614:	f84207fe 	ldr	x30, [sp], #32
    9618:	d65f03c0 	ret

000000000000961c <run_test>:
    961c:	f8120ffe 	str	x30, [sp, #-224]!
    9620:	f9000fe0 	str	x0, [sp, #24]
    9624:	b0000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    9628:	91082000 	add	x0, x0, #0x208
    962c:	97ffe5f6 	bl	2e04 <printf>
    9630:	f9400fe0 	ldr	x0, [sp, #24]
    9634:	f9400001 	ldr	x1, [x0]
    9638:	b0000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    963c:	91084000 	add	x0, x0, #0x210
    9640:	97ffe5f1 	bl	2e04 <printf>
    9644:	f0000080 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    9648:	910e8000 	add	x0, x0, #0x3a0
    964c:	f9400000 	ldr	x0, [x0]
    9650:	f100001f 	cmp	x0, #0x0
    9654:	540000e1 	b.ne	9670 <run_test+0x54>  // b.any
    9658:	d2a08000 	mov	x0, #0x4000000             	// #67108864
    965c:	97fffb38 	bl	833c <alloc>
    9660:	aa0003e1 	mov	x1, x0
    9664:	f0000080 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    9668:	910e8000 	add	x0, x0, #0x3a0
    966c:	f9000001 	str	x1, [x0]
    9670:	97ffe72c 	bl	3320 <reset_seed>
    9674:	b0000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    9678:	913d6000 	add	x0, x0, #0xf58
    967c:	f9400000 	ldr	x0, [x0]
    9680:	2a0003e1 	mov	w1, w0
    9684:	9100a3e0 	add	x0, sp, #0x28
    9688:	2a0103e2 	mov	w2, w1
    968c:	f9400fe1 	ldr	x1, [sp, #24]
    9690:	940008fb 	bl	ba7c <init_test_ctx>
    9694:	f0000080 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    9698:	910e8000 	add	x0, x0, #0x3a0
    969c:	f9400000 	ldr	x0, [x0]
    96a0:	f9001be0 	str	x0, [sp, #48]
    96a4:	b0000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    96a8:	91088002 	add	x2, x0, #0x220
    96ac:	b0000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    96b0:	910de001 	add	x1, x0, #0x378
    96b4:	b0000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    96b8:	9108e000 	add	x0, x0, #0x238
    96bc:	aa0203e3 	mov	x3, x2
    96c0:	aa0103e2 	mov	x2, x1
    96c4:	52800561 	mov	w1, #0x2b                  	// #43
    96c8:	97ffe660 	bl	3048 <_debug>
    96cc:	9100a3e0 	add	x0, sp, #0x28
    96d0:	9400056d 	bl	ac84 <start_of_test>
    96d4:	b0000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    96d8:	91096001 	add	x1, x0, #0x258
    96dc:	b0000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    96e0:	9109c000 	add	x0, x0, #0x270
    96e4:	97ffe5f3 	bl	2eb0 <trace>
    96e8:	f0000080 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    96ec:	910ca400 	add	x0, x0, #0x329
    96f0:	39400000 	ldrb	w0, [x0]
    96f4:	7100001f 	cmp	w0, #0x0
    96f8:	54000200 	b.eq	9738 <run_test+0x11c>  // b.none
    96fc:	b900dfff 	str	wzr, [sp, #220]
    9700:	14000008 	b	9720 <run_test+0x104>
    9704:	b0000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    9708:	9109e000 	add	x0, x0, #0x278
    970c:	b940dfe1 	ldr	w1, [sp, #220]
    9710:	97ffe5bd 	bl	2e04 <printf>
    9714:	b940dfe0 	ldr	w0, [sp, #220]
    9718:	11000400 	add	w0, w0, #0x1
    971c:	b900dfe0 	str	w0, [sp, #220]
    9720:	b940dfe0 	ldr	w0, [sp, #220]
    9724:	71000c1f 	cmp	w0, #0x3
    9728:	54fffeed 	b.le	9704 <run_test+0xe8>
    972c:	b0000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    9730:	91082000 	add	x0, x0, #0x208
    9734:	97ffe5b4 	bl	2e04 <printf>
    9738:	9100a3e1 	add	x1, sp, #0x28
    973c:	90000000 	adrp	x0, 9000 <__shift_top+0x18>
    9740:	911f4000 	add	x0, x0, #0x7d0
    9744:	97ffebbb 	bl	4630 <run_on_cpus>
    9748:	9100a3e0 	add	x0, sp, #0x28
    974c:	940005b1 	bl	ae10 <end_of_test>
    9750:	d503201f 	nop
    9754:	f84e07fe 	ldr	x30, [sp], #224
    9758:	d65f03c0 	ret

000000000000975c <ctx_heap_var_va>:
    975c:	d10083ff 	sub	sp, sp, #0x20
    9760:	f9000fe0 	str	x0, [sp, #24]
    9764:	f9000be1 	str	x1, [sp, #16]
    9768:	f90007e2 	str	x2, [sp, #8]
    976c:	f9400fe0 	ldr	x0, [sp, #24]
    9770:	f9400801 	ldr	x1, [x0, #16]
    9774:	f9400be2 	ldr	x2, [sp, #16]
    9778:	d2800b00 	mov	x0, #0x58                  	// #88
    977c:	9b007c40 	mul	x0, x2, x0
    9780:	8b000020 	add	x0, x1, x0
    9784:	f9402801 	ldr	x1, [x0, #80]
    9788:	f94007e0 	ldr	x0, [sp, #8]
    978c:	d37df000 	lsl	x0, x0, #3
    9790:	8b000020 	add	x0, x1, x0
    9794:	f9400000 	ldr	x0, [x0]
    9798:	910083ff 	add	sp, sp, #0x20
    979c:	d65f03c0 	ret

00000000000097a0 <ctx_initial_heap_value>:
    97a0:	d10043ff 	sub	sp, sp, #0x10
    97a4:	f90007e0 	str	x0, [sp, #8]
    97a8:	f90003e1 	str	x1, [sp]
    97ac:	f94007e0 	ldr	x0, [sp, #8]
    97b0:	f9400801 	ldr	x1, [x0, #16]
    97b4:	f94003e2 	ldr	x2, [sp]
    97b8:	d2800b00 	mov	x0, #0x58                  	// #88
    97bc:	9b007c40 	mul	x0, x2, x0
    97c0:	8b000020 	add	x0, x1, x0
    97c4:	f9400800 	ldr	x0, [x0, #16]
    97c8:	910043ff 	add	sp, sp, #0x10
    97cc:	d65f03c0 	ret

00000000000097d0 <go_cpus>:
    97d0:	f81d0ffe 	str	x30, [sp, #-48]!
    97d4:	b9001fe0 	str	w0, [sp, #28]
    97d8:	f9000be1 	str	x1, [sp, #16]
    97dc:	f9400be0 	ldr	x0, [sp, #16]
    97e0:	f90017e0 	str	x0, [sp, #40]
    97e4:	b9401fe1 	ldr	w1, [sp, #28]
    97e8:	f94017e0 	ldr	x0, [sp, #40]
    97ec:	940004ec 	bl	ab9c <start_of_thread>
    97f0:	b9401fe1 	ldr	w1, [sp, #28]
    97f4:	f94017e0 	ldr	x0, [sp, #40]
    97f8:	94000059 	bl	995c <run_thread>
    97fc:	b9401fe1 	ldr	w1, [sp, #28]
    9800:	f94017e0 	ldr	x0, [sp, #40]
    9804:	94000503 	bl	ac10 <end_of_thread>
    9808:	d503201f 	nop
    980c:	f84307fe 	ldr	x30, [sp], #48
    9810:	d65f03c0 	ret

0000000000009814 <_check_ptes>:
    9814:	f81b0ffe 	str	x30, [sp, #-80]!
    9818:	f9001fe0 	str	x0, [sp, #56]
    981c:	f9001be1 	str	x1, [sp, #48]
    9820:	f90017e2 	str	x2, [sp, #40]
    9824:	f90013e3 	str	x3, [sp, #32]
    9828:	f9000fe4 	str	x4, [sp, #24]
    982c:	b9004fff 	str	wzr, [sp, #76]
    9830:	1400002e 	b	98e8 <_check_ptes+0xd4>
    9834:	b9004bff 	str	wzr, [sp, #72]
    9838:	14000025 	b	98cc <_check_ptes+0xb8>
    983c:	b9804fe0 	ldrsw	x0, [sp, #76]
    9840:	d37df000 	lsl	x0, x0, #3
    9844:	f9400fe1 	ldr	x1, [sp, #24]
    9848:	8b000020 	add	x0, x1, x0
    984c:	f9400001 	ldr	x1, [x0]
    9850:	b9804be0 	ldrsw	x0, [sp, #72]
    9854:	d37df000 	lsl	x0, x0, #3
    9858:	8b000021 	add	x1, x1, x0
    985c:	b9804fe0 	ldrsw	x0, [sp, #76]
    9860:	d37df000 	lsl	x0, x0, #3
    9864:	f94013e2 	ldr	x2, [sp, #32]
    9868:	8b000040 	add	x0, x2, x0
    986c:	f9400002 	ldr	x2, [x0]
    9870:	b9804be0 	ldrsw	x0, [sp, #72]
    9874:	d37df000 	lsl	x0, x0, #3
    9878:	8b000040 	add	x0, x2, x0
    987c:	f9400000 	ldr	x0, [x0]
    9880:	f9400021 	ldr	x1, [x1]
    9884:	f9000001 	str	x1, [x0]
    9888:	b9404fe0 	ldr	w0, [sp, #76]
    988c:	71000c1f 	cmp	w0, #0x3
    9890:	54000181 	b.ne	98c0 <_check_ptes+0xac>  // b.any
    9894:	b0000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    9898:	913d9000 	add	x0, x0, #0xf64
    989c:	b9400000 	ldr	w0, [x0]
    98a0:	7100081f 	cmp	w0, #0x2
    98a4:	540000e1 	b.ne	98c0 <_check_ptes+0xac>  // b.any
    98a8:	b9804be0 	ldrsw	x0, [sp, #72]
    98ac:	d37df000 	lsl	x0, x0, #3
    98b0:	f94017e1 	ldr	x1, [sp, #40]
    98b4:	8b000020 	add	x0, x1, x0
    98b8:	f9400000 	ldr	x0, [x0]
    98bc:	97fff9a1 	bl	7f40 <tlbi_va>
    98c0:	b9404be0 	ldr	w0, [sp, #72]
    98c4:	11000400 	add	w0, w0, #0x1
    98c8:	b9004be0 	str	w0, [sp, #72]
    98cc:	b9804be0 	ldrsw	x0, [sp, #72]
    98d0:	f9401be1 	ldr	x1, [sp, #48]
    98d4:	eb00003f 	cmp	x1, x0
    98d8:	54fffb28 	b.hi	983c <_check_ptes+0x28>  // b.pmore
    98dc:	b9404fe0 	ldr	w0, [sp, #76]
    98e0:	11000400 	add	w0, w0, #0x1
    98e4:	b9004fe0 	str	w0, [sp, #76]
    98e8:	b9404fe0 	ldr	w0, [sp, #76]
    98ec:	71000c1f 	cmp	w0, #0x3
    98f0:	54fffa2d 	b.le	9834 <_check_ptes+0x20>
    98f4:	b0000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    98f8:	913d9000 	add	x0, x0, #0xf64
    98fc:	b9400000 	ldr	w0, [x0]
    9900:	7100041f 	cmp	w0, #0x1
    9904:	54000061 	b.ne	9910 <_check_ptes+0xfc>  // b.any
    9908:	97fff9ba 	bl	7ff0 <vmm_flush_tlb>
    990c:	14000011 	b	9950 <_check_ptes+0x13c>
    9910:	b0000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    9914:	913d9000 	add	x0, x0, #0xf64
    9918:	b9400000 	ldr	w0, [x0]
    991c:	71000c1f 	cmp	w0, #0x3
    9920:	540000a1 	b.ne	9934 <_check_ptes+0x120>  // b.any
    9924:	f9401fe0 	ldr	x0, [sp, #56]
    9928:	f9404c00 	ldr	x0, [x0, #152]
    992c:	97fff9a7 	bl	7fc8 <vmm_flush_tlb_asid>
    9930:	14000008 	b	9950 <_check_ptes+0x13c>
    9934:	b0000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    9938:	913d9000 	add	x0, x0, #0xf64
    993c:	b9400000 	ldr	w0, [x0]
    9940:	7100081f 	cmp	w0, #0x2
    9944:	54000061 	b.ne	9950 <_check_ptes+0x13c>  // b.any
    9948:	d5033f9f 	dsb	sy
    994c:	d5033fdf 	isb
    9950:	d503201f 	nop
    9954:	f84507fe 	ldr	x30, [sp], #80
    9958:	d65f03c0 	ret

000000000000995c <run_thread>:
    995c:	d10a83ff 	sub	sp, sp, #0x2a0
    9960:	a9007bfd 	stp	x29, x30, [sp]
    9964:	910003fd 	mov	x29, sp
    9968:	a90153f3 	stp	x19, x20, [sp, #16]
    996c:	a9025bf5 	stp	x21, x22, [sp, #32]
    9970:	a90363f7 	stp	x23, x24, [sp, #48]
    9974:	a9046bf9 	stp	x25, x26, [sp, #64]
    9978:	a90573fb 	stp	x27, x28, [sp, #80]
    997c:	f900b7a0 	str	x0, [x29, #360]
    9980:	b90167a1 	str	w1, [x29, #356]
    9984:	910003e0 	mov	x0, sp
    9988:	f90037a0 	str	x0, [x29, #104]
    998c:	f940b7a0 	ldr	x0, [x29, #360]
    9990:	f9405400 	ldr	x0, [x0, #168]
    9994:	b9401800 	ldr	w0, [x0, #24]
    9998:	93407c00 	sxtw	x0, w0
    999c:	d1000400 	sub	x0, x0, #0x1
    99a0:	f90133a0 	str	x0, [x29, #608]
    99a4:	f940b7a0 	ldr	x0, [x29, #360]
    99a8:	f9405400 	ldr	x0, [x0, #168]
    99ac:	b9401800 	ldr	w0, [x0, #24]
    99b0:	93407c00 	sxtw	x0, w0
    99b4:	aa0003e4 	mov	x4, x0
    99b8:	d2800005 	mov	x5, #0x0                   	// #0
    99bc:	d37afc80 	lsr	x0, x4, #58
    99c0:	d37ae4a3 	lsl	x3, x5, #6
    99c4:	aa030003 	orr	x3, x0, x3
    99c8:	d37ae482 	lsl	x2, x4, #6
    99cc:	f940b7a0 	ldr	x0, [x29, #360]
    99d0:	f9405400 	ldr	x0, [x0, #168]
    99d4:	b9401800 	ldr	w0, [x0, #24]
    99d8:	93407c00 	sxtw	x0, w0
    99dc:	aa0003e8 	mov	x8, x0
    99e0:	d2800009 	mov	x9, #0x0                   	// #0
    99e4:	d37afd00 	lsr	x0, x8, #58
    99e8:	d37ae527 	lsl	x7, x9, #6
    99ec:	aa070007 	orr	x7, x0, x7
    99f0:	d37ae506 	lsl	x6, x8, #6
    99f4:	f940b7a0 	ldr	x0, [x29, #360]
    99f8:	f9405400 	ldr	x0, [x0, #168]
    99fc:	b9401800 	ldr	w0, [x0, #24]
    9a00:	93407c00 	sxtw	x0, w0
    9a04:	d37df000 	lsl	x0, x0, #3
    9a08:	91001c00 	add	x0, x0, #0x7
    9a0c:	91003c00 	add	x0, x0, #0xf
    9a10:	d344fc00 	lsr	x0, x0, #4
    9a14:	d37cec00 	lsl	x0, x0, #4
    9a18:	cb2063ff 	sub	sp, sp, x0
    9a1c:	910003e0 	mov	x0, sp
    9a20:	91001c00 	add	x0, x0, #0x7
    9a24:	d343fc00 	lsr	x0, x0, #3
    9a28:	d37df000 	lsl	x0, x0, #3
    9a2c:	f9012fa0 	str	x0, [x29, #600]
    9a30:	f940b7a0 	ldr	x0, [x29, #360]
    9a34:	f9405400 	ldr	x0, [x0, #168]
    9a38:	b9401800 	ldr	w0, [x0, #24]
    9a3c:	93407c00 	sxtw	x0, w0
    9a40:	d1000400 	sub	x0, x0, #0x1
    9a44:	f9012ba0 	str	x0, [x29, #592]
    9a48:	f940b7a0 	ldr	x0, [x29, #360]
    9a4c:	f9405400 	ldr	x0, [x0, #168]
    9a50:	b9401800 	ldr	w0, [x0, #24]
    9a54:	93407c00 	sxtw	x0, w0
    9a58:	aa0003ec 	mov	x12, x0
    9a5c:	d280000d 	mov	x13, #0x0                   	// #0
    9a60:	d37afd80 	lsr	x0, x12, #58
    9a64:	d37ae5ab 	lsl	x11, x13, #6
    9a68:	aa0b000b 	orr	x11, x0, x11
    9a6c:	d37ae58a 	lsl	x10, x12, #6
    9a70:	f940b7a0 	ldr	x0, [x29, #360]
    9a74:	f9405400 	ldr	x0, [x0, #168]
    9a78:	b9401800 	ldr	w0, [x0, #24]
    9a7c:	93407c00 	sxtw	x0, w0
    9a80:	d37df01a 	lsl	x26, x0, #3
    9a84:	f940b7a0 	ldr	x0, [x29, #360]
    9a88:	f9405400 	ldr	x0, [x0, #168]
    9a8c:	b9401800 	ldr	w0, [x0, #24]
    9a90:	93407c00 	sxtw	x0, w0
    9a94:	aa0003f2 	mov	x18, x0
    9a98:	d2800013 	mov	x19, #0x0                   	// #0
    9a9c:	d378fe40 	lsr	x0, x18, #56
    9aa0:	d378de6f 	lsl	x15, x19, #8
    9aa4:	aa0f000f 	orr	x15, x0, x15
    9aa8:	d378de4e 	lsl	x14, x18, #8
    9aac:	f940b7a0 	ldr	x0, [x29, #360]
    9ab0:	f9405400 	ldr	x0, [x0, #168]
    9ab4:	b9401800 	ldr	w0, [x0, #24]
    9ab8:	93407c00 	sxtw	x0, w0
    9abc:	aa0003f4 	mov	x20, x0
    9ac0:	d2800015 	mov	x21, #0x0                   	// #0
    9ac4:	d378fe80 	lsr	x0, x20, #56
    9ac8:	d378deb1 	lsl	x17, x21, #8
    9acc:	aa110011 	orr	x17, x0, x17
    9ad0:	d378de90 	lsl	x16, x20, #8
    9ad4:	f940b7a0 	ldr	x0, [x29, #360]
    9ad8:	f9405400 	ldr	x0, [x0, #168]
    9adc:	b9401800 	ldr	w0, [x0, #24]
    9ae0:	93407c00 	sxtw	x0, w0
    9ae4:	d37be800 	lsl	x0, x0, #5
    9ae8:	91001c00 	add	x0, x0, #0x7
    9aec:	91003c00 	add	x0, x0, #0xf
    9af0:	d344fc00 	lsr	x0, x0, #4
    9af4:	d37cec00 	lsl	x0, x0, #4
    9af8:	cb2063ff 	sub	sp, sp, x0
    9afc:	910003e0 	mov	x0, sp
    9b00:	91001c00 	add	x0, x0, #0x7
    9b04:	d343fc00 	lsr	x0, x0, #3
    9b08:	d37df000 	lsl	x0, x0, #3
    9b0c:	f90127a0 	str	x0, [x29, #584]
    9b10:	f940b7a0 	ldr	x0, [x29, #360]
    9b14:	f9405400 	ldr	x0, [x0, #168]
    9b18:	b9401800 	ldr	w0, [x0, #24]
    9b1c:	93407c00 	sxtw	x0, w0
    9b20:	d1000400 	sub	x0, x0, #0x1
    9b24:	f90123a0 	str	x0, [x29, #576]
    9b28:	f940b7a0 	ldr	x0, [x29, #360]
    9b2c:	f9405400 	ldr	x0, [x0, #168]
    9b30:	b9401800 	ldr	w0, [x0, #24]
    9b34:	93407c00 	sxtw	x0, w0
    9b38:	aa0003fb 	mov	x27, x0
    9b3c:	d280001c 	mov	x28, #0x0                   	// #0
    9b40:	d37aff60 	lsr	x0, x27, #58
    9b44:	d37ae797 	lsl	x23, x28, #6
    9b48:	aa170017 	orr	x23, x0, x23
    9b4c:	d37ae776 	lsl	x22, x27, #6
    9b50:	f940b7a0 	ldr	x0, [x29, #360]
    9b54:	f9405400 	ldr	x0, [x0, #168]
    9b58:	b9401800 	ldr	w0, [x0, #24]
    9b5c:	93407c00 	sxtw	x0, w0
    9b60:	f90073a0 	str	x0, [x29, #224]
    9b64:	f90077bf 	str	xzr, [x29, #232]
    9b68:	a94e0ba1 	ldp	x1, x2, [x29, #224]
    9b6c:	aa0103e0 	mov	x0, x1
    9b70:	d37afc00 	lsr	x0, x0, #58
    9b74:	aa0203e3 	mov	x3, x2
    9b78:	d37ae479 	lsl	x25, x3, #6
    9b7c:	aa190019 	orr	x25, x0, x25
    9b80:	aa0103e0 	mov	x0, x1
    9b84:	d37ae418 	lsl	x24, x0, #6
    9b88:	f940b7a0 	ldr	x0, [x29, #360]
    9b8c:	f9405400 	ldr	x0, [x0, #168]
    9b90:	b9401800 	ldr	w0, [x0, #24]
    9b94:	93407c00 	sxtw	x0, w0
    9b98:	d37df000 	lsl	x0, x0, #3
    9b9c:	91001c00 	add	x0, x0, #0x7
    9ba0:	91003c00 	add	x0, x0, #0xf
    9ba4:	d344fc00 	lsr	x0, x0, #4
    9ba8:	d37cec00 	lsl	x0, x0, #4
    9bac:	cb2063ff 	sub	sp, sp, x0
    9bb0:	910003e0 	mov	x0, sp
    9bb4:	91001c00 	add	x0, x0, #0x7
    9bb8:	d343fc00 	lsr	x0, x0, #3
    9bbc:	d37df000 	lsl	x0, x0, #3
    9bc0:	f9011fa0 	str	x0, [x29, #568]
    9bc4:	f940b7a0 	ldr	x0, [x29, #360]
    9bc8:	f9405400 	ldr	x0, [x0, #168]
    9bcc:	b9402800 	ldr	w0, [x0, #40]
    9bd0:	93407c00 	sxtw	x0, w0
    9bd4:	d1000400 	sub	x0, x0, #0x1
    9bd8:	f9011ba0 	str	x0, [x29, #560]
    9bdc:	f940b7a0 	ldr	x0, [x29, #360]
    9be0:	f9405400 	ldr	x0, [x0, #168]
    9be4:	b9402800 	ldr	w0, [x0, #40]
    9be8:	93407c00 	sxtw	x0, w0
    9bec:	f9006ba0 	str	x0, [x29, #208]
    9bf0:	f9006fbf 	str	xzr, [x29, #216]
    9bf4:	a94d0ba1 	ldp	x1, x2, [x29, #208]
    9bf8:	aa0103e0 	mov	x0, x1
    9bfc:	d37afc00 	lsr	x0, x0, #58
    9c00:	aa0203e3 	mov	x3, x2
    9c04:	d37ae463 	lsl	x3, x3, #6
    9c08:	f900afa3 	str	x3, [x29, #344]
    9c0c:	f940afa3 	ldr	x3, [x29, #344]
    9c10:	aa030000 	orr	x0, x0, x3
    9c14:	f900afa0 	str	x0, [x29, #344]
    9c18:	aa0103e0 	mov	x0, x1
    9c1c:	d37ae400 	lsl	x0, x0, #6
    9c20:	f900aba0 	str	x0, [x29, #336]
    9c24:	f940b7a0 	ldr	x0, [x29, #360]
    9c28:	f9405400 	ldr	x0, [x0, #168]
    9c2c:	b9402800 	ldr	w0, [x0, #40]
    9c30:	93407c00 	sxtw	x0, w0
    9c34:	f90063a0 	str	x0, [x29, #192]
    9c38:	f90067bf 	str	xzr, [x29, #200]
    9c3c:	a94c0ba1 	ldp	x1, x2, [x29, #192]
    9c40:	aa0103e0 	mov	x0, x1
    9c44:	d37afc00 	lsr	x0, x0, #58
    9c48:	aa0203e3 	mov	x3, x2
    9c4c:	d37ae463 	lsl	x3, x3, #6
    9c50:	f900a7a3 	str	x3, [x29, #328]
    9c54:	f940a7a3 	ldr	x3, [x29, #328]
    9c58:	aa030000 	orr	x0, x0, x3
    9c5c:	f900a7a0 	str	x0, [x29, #328]
    9c60:	aa0103e0 	mov	x0, x1
    9c64:	d37ae400 	lsl	x0, x0, #6
    9c68:	f900a3a0 	str	x0, [x29, #320]
    9c6c:	f940b7a0 	ldr	x0, [x29, #360]
    9c70:	f9405400 	ldr	x0, [x0, #168]
    9c74:	b9402800 	ldr	w0, [x0, #40]
    9c78:	93407c00 	sxtw	x0, w0
    9c7c:	d37df000 	lsl	x0, x0, #3
    9c80:	91001c00 	add	x0, x0, #0x7
    9c84:	91003c00 	add	x0, x0, #0xf
    9c88:	d344fc00 	lsr	x0, x0, #4
    9c8c:	d37cec00 	lsl	x0, x0, #4
    9c90:	cb2063ff 	sub	sp, sp, x0
    9c94:	910003e0 	mov	x0, sp
    9c98:	91001c00 	add	x0, x0, #0x7
    9c9c:	d343fc00 	lsr	x0, x0, #3
    9ca0:	d37df000 	lsl	x0, x0, #3
    9ca4:	f90117a0 	str	x0, [x29, #552]
    9ca8:	f940b7a0 	ldr	x0, [x29, #360]
    9cac:	f9405400 	ldr	x0, [x0, #168]
    9cb0:	b9401800 	ldr	w0, [x0, #24]
    9cb4:	93407c00 	sxtw	x0, w0
    9cb8:	d1000400 	sub	x0, x0, #0x1
    9cbc:	f90113a0 	str	x0, [x29, #544]
    9cc0:	f940b7a0 	ldr	x0, [x29, #360]
    9cc4:	f9405400 	ldr	x0, [x0, #168]
    9cc8:	b9401800 	ldr	w0, [x0, #24]
    9ccc:	93407c00 	sxtw	x0, w0
    9cd0:	f9005ba0 	str	x0, [x29, #176]
    9cd4:	f9005fbf 	str	xzr, [x29, #184]
    9cd8:	a94b0ba1 	ldp	x1, x2, [x29, #176]
    9cdc:	aa0103e0 	mov	x0, x1
    9ce0:	d37afc00 	lsr	x0, x0, #58
    9ce4:	aa0203e3 	mov	x3, x2
    9ce8:	d37ae463 	lsl	x3, x3, #6
    9cec:	f9009fa3 	str	x3, [x29, #312]
    9cf0:	f9409fa3 	ldr	x3, [x29, #312]
    9cf4:	aa030000 	orr	x0, x0, x3
    9cf8:	f9009fa0 	str	x0, [x29, #312]
    9cfc:	aa0103e0 	mov	x0, x1
    9d00:	d37ae400 	lsl	x0, x0, #6
    9d04:	f9009ba0 	str	x0, [x29, #304]
    9d08:	f940b7a0 	ldr	x0, [x29, #360]
    9d0c:	f9405400 	ldr	x0, [x0, #168]
    9d10:	b9401800 	ldr	w0, [x0, #24]
    9d14:	93407c00 	sxtw	x0, w0
    9d18:	f90053a0 	str	x0, [x29, #160]
    9d1c:	f90057bf 	str	xzr, [x29, #168]
    9d20:	a94a0ba1 	ldp	x1, x2, [x29, #160]
    9d24:	aa0103e0 	mov	x0, x1
    9d28:	d37afc00 	lsr	x0, x0, #58
    9d2c:	aa0203e3 	mov	x3, x2
    9d30:	d37ae463 	lsl	x3, x3, #6
    9d34:	f90097a3 	str	x3, [x29, #296]
    9d38:	f94097a3 	ldr	x3, [x29, #296]
    9d3c:	aa030000 	orr	x0, x0, x3
    9d40:	f90097a0 	str	x0, [x29, #296]
    9d44:	aa0103e0 	mov	x0, x1
    9d48:	d37ae400 	lsl	x0, x0, #6
    9d4c:	f90093a0 	str	x0, [x29, #288]
    9d50:	f940b7a0 	ldr	x0, [x29, #360]
    9d54:	f9405400 	ldr	x0, [x0, #168]
    9d58:	b9401800 	ldr	w0, [x0, #24]
    9d5c:	93407c00 	sxtw	x0, w0
    9d60:	d37df000 	lsl	x0, x0, #3
    9d64:	91001c00 	add	x0, x0, #0x7
    9d68:	91003c00 	add	x0, x0, #0xf
    9d6c:	d344fc00 	lsr	x0, x0, #4
    9d70:	d37cec00 	lsl	x0, x0, #4
    9d74:	cb2063ff 	sub	sp, sp, x0
    9d78:	910003e0 	mov	x0, sp
    9d7c:	91001c00 	add	x0, x0, #0x7
    9d80:	d343fc00 	lsr	x0, x0, #3
    9d84:	d37df000 	lsl	x0, x0, #3
    9d88:	f9010fa0 	str	x0, [x29, #536]
    9d8c:	f940b7a0 	ldr	x0, [x29, #360]
    9d90:	f9405400 	ldr	x0, [x0, #168]
    9d94:	b9401800 	ldr	w0, [x0, #24]
    9d98:	93407c00 	sxtw	x0, w0
    9d9c:	d1000400 	sub	x0, x0, #0x1
    9da0:	f9010ba0 	str	x0, [x29, #528]
    9da4:	f940b7a0 	ldr	x0, [x29, #360]
    9da8:	f9405400 	ldr	x0, [x0, #168]
    9dac:	b9401800 	ldr	w0, [x0, #24]
    9db0:	93407c00 	sxtw	x0, w0
    9db4:	f9004ba0 	str	x0, [x29, #144]
    9db8:	f9004fbf 	str	xzr, [x29, #152]
    9dbc:	a9490ba1 	ldp	x1, x2, [x29, #144]
    9dc0:	aa0103e0 	mov	x0, x1
    9dc4:	d37afc00 	lsr	x0, x0, #58
    9dc8:	aa0203e3 	mov	x3, x2
    9dcc:	d37ae463 	lsl	x3, x3, #6
    9dd0:	f9008fa3 	str	x3, [x29, #280]
    9dd4:	f9408fa3 	ldr	x3, [x29, #280]
    9dd8:	aa030000 	orr	x0, x0, x3
    9ddc:	f9008fa0 	str	x0, [x29, #280]
    9de0:	aa0103e0 	mov	x0, x1
    9de4:	d37ae400 	lsl	x0, x0, #6
    9de8:	f9008ba0 	str	x0, [x29, #272]
    9dec:	f940b7a0 	ldr	x0, [x29, #360]
    9df0:	f9405400 	ldr	x0, [x0, #168]
    9df4:	b9401800 	ldr	w0, [x0, #24]
    9df8:	93407c00 	sxtw	x0, w0
    9dfc:	d37df013 	lsl	x19, x0, #3
    9e00:	f940b7a0 	ldr	x0, [x29, #360]
    9e04:	f9405400 	ldr	x0, [x0, #168]
    9e08:	b9401800 	ldr	w0, [x0, #24]
    9e0c:	93407c00 	sxtw	x0, w0
    9e10:	f90043a0 	str	x0, [x29, #128]
    9e14:	f90047bf 	str	xzr, [x29, #136]
    9e18:	a9480ba1 	ldp	x1, x2, [x29, #128]
    9e1c:	aa0103e0 	mov	x0, x1
    9e20:	d378fc00 	lsr	x0, x0, #56
    9e24:	aa0203e3 	mov	x3, x2
    9e28:	d378dc63 	lsl	x3, x3, #8
    9e2c:	f90087a3 	str	x3, [x29, #264]
    9e30:	f94087a3 	ldr	x3, [x29, #264]
    9e34:	aa030000 	orr	x0, x0, x3
    9e38:	f90087a0 	str	x0, [x29, #264]
    9e3c:	aa0103e0 	mov	x0, x1
    9e40:	d378dc00 	lsl	x0, x0, #8
    9e44:	f90083a0 	str	x0, [x29, #256]
    9e48:	f940b7a0 	ldr	x0, [x29, #360]
    9e4c:	f9405400 	ldr	x0, [x0, #168]
    9e50:	b9401800 	ldr	w0, [x0, #24]
    9e54:	93407c00 	sxtw	x0, w0
    9e58:	f9003ba0 	str	x0, [x29, #112]
    9e5c:	f9003fbf 	str	xzr, [x29, #120]
    9e60:	a9470ba1 	ldp	x1, x2, [x29, #112]
    9e64:	aa0103e0 	mov	x0, x1
    9e68:	d378fc00 	lsr	x0, x0, #56
    9e6c:	aa0203e3 	mov	x3, x2
    9e70:	d378dc63 	lsl	x3, x3, #8
    9e74:	f9007fa3 	str	x3, [x29, #248]
    9e78:	f9407fa3 	ldr	x3, [x29, #248]
    9e7c:	aa030000 	orr	x0, x0, x3
    9e80:	f9007fa0 	str	x0, [x29, #248]
    9e84:	aa0103e0 	mov	x0, x1
    9e88:	d378dc00 	lsl	x0, x0, #8
    9e8c:	f9007ba0 	str	x0, [x29, #240]
    9e90:	f940b7a0 	ldr	x0, [x29, #360]
    9e94:	f9405400 	ldr	x0, [x0, #168]
    9e98:	b9401800 	ldr	w0, [x0, #24]
    9e9c:	93407c00 	sxtw	x0, w0
    9ea0:	d37be800 	lsl	x0, x0, #5
    9ea4:	91001c00 	add	x0, x0, #0x7
    9ea8:	91003c00 	add	x0, x0, #0xf
    9eac:	d344fc00 	lsr	x0, x0, #4
    9eb0:	d37cec00 	lsl	x0, x0, #4
    9eb4:	cb2063ff 	sub	sp, sp, x0
    9eb8:	910003e0 	mov	x0, sp
    9ebc:	91001c00 	add	x0, x0, #0x7
    9ec0:	d343fc00 	lsr	x0, x0, #3
    9ec4:	d37df000 	lsl	x0, x0, #3
    9ec8:	f90107a0 	str	x0, [x29, #520]
    9ecc:	b9026bbf 	str	wzr, [x29, #616]
    9ed0:	140001ff 	b	a6cc <run_thread+0xd70>
    9ed4:	b0000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    9ed8:	913db000 	add	x0, x0, #0xf6c
    9edc:	b9400000 	ldr	w0, [x0]
    9ee0:	7100001f 	cmp	w0, #0x0
    9ee4:	54000080 	b.eq	9ef4 <run_thread+0x598>  // b.none
    9ee8:	7100041f 	cmp	w0, #0x1
    9eec:	540000a0 	b.eq	9f00 <run_thread+0x5a4>  // b.none
    9ef0:	1400000c 	b	9f20 <run_thread+0x5c4>
    9ef4:	b9426ba0 	ldr	w0, [x29, #616]
    9ef8:	b9026fa0 	str	w0, [x29, #620]
    9efc:	14000009 	b	9f20 <run_thread+0x5c4>
    9f00:	f940b7a0 	ldr	x0, [x29, #360]
    9f04:	f9402c01 	ldr	x1, [x0, #88]
    9f08:	b9826ba0 	ldrsw	x0, [x29, #616]
    9f0c:	d37ef400 	lsl	x0, x0, #2
    9f10:	8b000020 	add	x0, x1, x0
    9f14:	b9400000 	ldr	w0, [x0]
    9f18:	b9026fa0 	str	w0, [x29, #620]
    9f1c:	d503201f 	nop
    9f20:	b0000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    9f24:	913da000 	add	x0, x0, #0xf68
    9f28:	b9400000 	ldr	w0, [x0]
    9f2c:	7100041f 	cmp	w0, #0x1
    9f30:	54000161 	b.ne	9f5c <run_thread+0x600>  // b.any
    9f34:	f940b7a0 	ldr	x0, [x29, #360]
    9f38:	f9403001 	ldr	x1, [x0, #96]
    9f3c:	b98167a0 	ldrsw	x0, [x29, #356]
    9f40:	d37ef400 	lsl	x0, x0, #2
    9f44:	8b000020 	add	x0, x1, x0
    9f48:	b9400000 	ldr	w0, [x0]
    9f4c:	b90273a0 	str	w0, [x29, #624]
    9f50:	b94273a0 	ldr	w0, [x29, #624]
    9f54:	97ffe926 	bl	43ec <set_vcpu>
    9f58:	14000008 	b	9f78 <run_thread+0x61c>
    9f5c:	b0000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    9f60:	913da000 	add	x0, x0, #0xf68
    9f64:	b9400000 	ldr	w0, [x0]
    9f68:	7100001f 	cmp	w0, #0x0
    9f6c:	54000061 	b.ne	9f78 <run_thread+0x61c>  // b.any
    9f70:	b94167a0 	ldr	w0, [x29, #356]
    9f74:	b90273a0 	str	w0, [x29, #624]
    9f78:	f940b7a0 	ldr	x0, [x29, #360]
    9f7c:	f9401401 	ldr	x1, [x0, #40]
    9f80:	b9426fa0 	ldr	w0, [x29, #620]
    9f84:	6b0003e2 	negs	w2, w0
    9f88:	12002000 	and	w0, w0, #0x1ff
    9f8c:	12002042 	and	w2, w2, #0x1ff
    9f90:	5a824400 	csneg	w0, w0, w2, mi  // mi = first
    9f94:	93407c02 	sxtw	x2, w0
    9f98:	d2800300 	mov	x0, #0x18                  	// #24
    9f9c:	9b007c40 	mul	x0, x2, x0
    9fa0:	8b000021 	add	x1, x1, x0
    9fa4:	f0000080 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    9fa8:	911fa000 	add	x0, x0, #0x7e8
    9fac:	f9400000 	ldr	x0, [x0]
    9fb0:	2a0003e3 	mov	w3, w0
    9fb4:	aa0103e2 	mov	x2, x1
    9fb8:	52800001 	mov	w1, #0x0                   	// #0
    9fbc:	b94167a0 	ldr	w0, [x29, #356]
    9fc0:	97fff1e9 	bl	6764 <bwait>
    9fc4:	f940b7a0 	ldr	x0, [x29, #360]
    9fc8:	f9405400 	ldr	x0, [x0, #168]
    9fcc:	b9400800 	ldr	w0, [x0, #8]
    9fd0:	b94273a1 	ldr	w1, [x29, #624]
    9fd4:	6b00003f 	cmp	w1, w0
    9fd8:	5400342a 	b.ge	a65c <run_thread+0xd00>  // b.tcont
    9fdc:	b0000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    9fe0:	913d9000 	add	x0, x0, #0xf64
    9fe4:	b9400000 	ldr	w0, [x0]
    9fe8:	71000c1f 	cmp	w0, #0x3
    9fec:	540001c1 	b.ne	a024 <run_thread+0x6c8>  // b.any
    9ff0:	b9426ba0 	ldr	w0, [x29, #616]
    9ff4:	52801fc1 	mov	w1, #0xfe                  	// #254
    9ff8:	1ac10c02 	sdiv	w2, w0, w1
    9ffc:	52801fc1 	mov	w1, #0xfe                  	// #254
    a000:	1b017c41 	mul	w1, w2, w1
    a004:	4b010000 	sub	w0, w0, w1
    a008:	11000400 	add	w0, w0, #0x1
    a00c:	93407c01 	sxtw	x1, w0
    a010:	f940b7a0 	ldr	x0, [x29, #360]
    a014:	f9004c01 	str	x1, [x0, #152]
    a018:	f940b7a0 	ldr	x0, [x29, #360]
    a01c:	f9404c00 	ldr	x0, [x0, #152]
    a020:	97fff78d 	bl	7e54 <vmm_switch_asid>
    a024:	90000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    a028:	913dc000 	add	x0, x0, #0xf70
    a02c:	b9400000 	ldr	w0, [x0]
    a030:	7100081f 	cmp	w0, #0x2
    a034:	54000581 	b.ne	a0e4 <run_thread+0x788>  // b.any
    a038:	b94273a0 	ldr	w0, [x29, #624]
    a03c:	7100001f 	cmp	w0, #0x0
    a040:	540001e1 	b.ne	a07c <run_thread+0x720>  // b.any
    a044:	d0000080 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    a048:	910cb000 	add	x0, x0, #0x32c
    a04c:	b9400005 	ldr	w5, [x0]
    a050:	f940b7a0 	ldr	x0, [x29, #360]
    a054:	f9405401 	ldr	x1, [x0, #168]
    a058:	f940b7a0 	ldr	x0, [x29, #360]
    a05c:	f9405000 	ldr	x0, [x0, #160]
    a060:	b9426fa4 	ldr	w4, [x29, #620]
    a064:	aa0003e3 	mov	x3, x0
    a068:	aa0103e2 	mov	x2, x1
    a06c:	f940b7a1 	ldr	x1, [x29, #360]
    a070:	2a0503e0 	mov	w0, w5
    a074:	94000430 	bl	b134 <concretize_one>
    a078:	97fff7de 	bl	7ff0 <vmm_flush_tlb>
    a07c:	f940b7a0 	ldr	x0, [x29, #360]
    a080:	f9405400 	ldr	x0, [x0, #168]
    a084:	b9400801 	ldr	w1, [x0, #8]
    a088:	b9426fa0 	ldr	w0, [x29, #620]
    a08c:	1ac10c02 	sdiv	w2, w0, w1
    a090:	1b017c41 	mul	w1, w2, w1
    a094:	4b010004 	sub	w4, w0, w1
    a098:	f940b7a0 	ldr	x0, [x29, #360]
    a09c:	f9401801 	ldr	x1, [x0, #48]
    a0a0:	b9426fa0 	ldr	w0, [x29, #620]
    a0a4:	6b0003e2 	negs	w2, w0
    a0a8:	12002000 	and	w0, w0, #0x1ff
    a0ac:	12002042 	and	w2, w2, #0x1ff
    a0b0:	5a824400 	csneg	w0, w0, w2, mi  // mi = first
    a0b4:	93407c02 	sxtw	x2, w0
    a0b8:	d2800300 	mov	x0, #0x18                  	// #24
    a0bc:	9b007c40 	mul	x0, x2, x0
    a0c0:	8b000021 	add	x1, x1, x0
    a0c4:	f940b7a0 	ldr	x0, [x29, #360]
    a0c8:	f9405400 	ldr	x0, [x0, #168]
    a0cc:	b9400800 	ldr	w0, [x0, #8]
    a0d0:	2a0003e3 	mov	w3, w0
    a0d4:	aa0103e2 	mov	x2, x1
    a0d8:	2a0403e1 	mov	w1, w4
    a0dc:	b94273a0 	ldr	w0, [x29, #624]
    a0e0:	97fff1a1 	bl	6764 <bwait>
    a0e4:	b90277bf 	str	wzr, [x29, #628]
    a0e8:	1400004c 	b	a218 <run_thread+0x8bc>
    a0ec:	b98277a0 	ldrsw	x0, [x29, #628]
    a0f0:	b9826fa1 	ldrsw	x1, [x29, #620]
    a0f4:	aa0103e2 	mov	x2, x1
    a0f8:	aa0003e1 	mov	x1, x0
    a0fc:	f940b7a0 	ldr	x0, [x29, #360]
    a100:	97fffd97 	bl	975c <ctx_heap_var_va>
    a104:	f900f7a0 	str	x0, [x29, #488]
    a108:	f9412fa0 	ldr	x0, [x29, #600]
    a10c:	b98277a1 	ldrsw	x1, [x29, #628]
    a110:	f940f7a2 	ldr	x2, [x29, #488]
    a114:	f8217802 	str	x2, [x0, x1, lsl #3]
    a118:	90000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    a11c:	913d8000 	add	x0, x0, #0xf60
    a120:	39400000 	ldrb	w0, [x0]
    a124:	7100001f 	cmp	w0, #0x0
    a128:	54000720 	b.eq	a20c <run_thread+0x8b0>  // b.none
    a12c:	b9027bbf 	str	wzr, [x29, #632]
    a130:	14000020 	b	a1b0 <run_thread+0x854>
    a134:	f940b7a0 	ldr	x0, [x29, #360]
    a138:	f9403800 	ldr	x0, [x0, #112]
    a13c:	f940f7a1 	ldr	x1, [x29, #488]
    a140:	d343ff54 	lsr	x20, x26, #3
    a144:	b9427ba2 	ldr	w2, [x29, #632]
    a148:	97fff37e 	bl	6f40 <vmm_pte_at_level>
    a14c:	aa0003e3 	mov	x3, x0
    a150:	f94127a0 	ldr	x0, [x29, #584]
    a154:	b98277a2 	ldrsw	x2, [x29, #628]
    a158:	b9827ba1 	ldrsw	x1, [x29, #632]
    a15c:	9b147c21 	mul	x1, x1, x20
    a160:	8b010041 	add	x1, x2, x1
    a164:	f8217803 	str	x3, [x0, x1, lsl #3]
    a168:	d343ff41 	lsr	x1, x26, #3
    a16c:	f94127a0 	ldr	x0, [x29, #584]
    a170:	b98277a2 	ldrsw	x2, [x29, #628]
    a174:	b9827ba3 	ldrsw	x3, [x29, #632]
    a178:	9b017c61 	mul	x1, x3, x1
    a17c:	8b010041 	add	x1, x2, x1
    a180:	f8617800 	ldr	x0, [x0, x1, lsl #3]
    a184:	d343fe61 	lsr	x1, x19, #3
    a188:	f9400002 	ldr	x2, [x0]
    a18c:	f94107a0 	ldr	x0, [x29, #520]
    a190:	b98277a3 	ldrsw	x3, [x29, #628]
    a194:	b9827ba4 	ldrsw	x4, [x29, #632]
    a198:	9b017c81 	mul	x1, x4, x1
    a19c:	8b010061 	add	x1, x3, x1
    a1a0:	f8217802 	str	x2, [x0, x1, lsl #3]
    a1a4:	b9427ba0 	ldr	w0, [x29, #632]
    a1a8:	11000400 	add	w0, w0, #0x1
    a1ac:	b9027ba0 	str	w0, [x29, #632]
    a1b0:	b9427ba0 	ldr	w0, [x29, #632]
    a1b4:	71000c1f 	cmp	w0, #0x3
    a1b8:	54fffbed 	b.le	a134 <run_thread+0x7d8>
    a1bc:	d343ff41 	lsr	x1, x26, #3
    a1c0:	f94127a2 	ldr	x2, [x29, #584]
    a1c4:	b98277a3 	ldrsw	x3, [x29, #628]
    a1c8:	aa0103e0 	mov	x0, x1
    a1cc:	8b000000 	add	x0, x0, x0
    a1d0:	8b010000 	add	x0, x0, x1
    a1d4:	8b030000 	add	x0, x0, x3
    a1d8:	f8607840 	ldr	x0, [x2, x0, lsl #3]
    a1dc:	f9400002 	ldr	x2, [x0]
    a1e0:	f9410fa0 	ldr	x0, [x29, #536]
    a1e4:	b98277a1 	ldrsw	x1, [x29, #628]
    a1e8:	f8217802 	str	x2, [x0, x1, lsl #3]
    a1ec:	f940f7a0 	ldr	x0, [x29, #488]
    a1f0:	aa0003e1 	mov	x1, x0
    a1f4:	f940b7a0 	ldr	x0, [x29, #360]
    a1f8:	9400084b 	bl	c324 <ctx_pa>
    a1fc:	aa0003e2 	mov	x2, x0
    a200:	f9411fa0 	ldr	x0, [x29, #568]
    a204:	b98277a1 	ldrsw	x1, [x29, #628]
    a208:	f8217802 	str	x2, [x0, x1, lsl #3]
    a20c:	b94277a0 	ldr	w0, [x29, #628]
    a210:	11000400 	add	w0, w0, #0x1
    a214:	b90277a0 	str	w0, [x29, #628]
    a218:	f940b7a0 	ldr	x0, [x29, #360]
    a21c:	f9405400 	ldr	x0, [x0, #168]
    a220:	b9401800 	ldr	w0, [x0, #24]
    a224:	b94277a1 	ldr	w1, [x29, #628]
    a228:	6b00003f 	cmp	w1, w0
    a22c:	54fff60b 	b.lt	a0ec <run_thread+0x790>  // b.tstop
    a230:	b9027fbf 	str	wzr, [x29, #636]
    a234:	14000010 	b	a274 <run_thread+0x918>
    a238:	f940b7a0 	ldr	x0, [x29, #360]
    a23c:	f9400c01 	ldr	x1, [x0, #24]
    a240:	b9827fa0 	ldrsw	x0, [x29, #636]
    a244:	d37df000 	lsl	x0, x0, #3
    a248:	8b000020 	add	x0, x1, x0
    a24c:	f9400001 	ldr	x1, [x0]
    a250:	b9826fa0 	ldrsw	x0, [x29, #620]
    a254:	d37df000 	lsl	x0, x0, #3
    a258:	8b000022 	add	x2, x1, x0
    a25c:	f94117a0 	ldr	x0, [x29, #552]
    a260:	b9827fa1 	ldrsw	x1, [x29, #636]
    a264:	f8217802 	str	x2, [x0, x1, lsl #3]
    a268:	b9427fa0 	ldr	w0, [x29, #636]
    a26c:	11000400 	add	w0, w0, #0x1
    a270:	b9027fa0 	str	w0, [x29, #636]
    a274:	f940b7a0 	ldr	x0, [x29, #360]
    a278:	f9405400 	ldr	x0, [x0, #168]
    a27c:	b9402800 	ldr	w0, [x0, #40]
    a280:	b9427fa1 	ldr	w1, [x29, #636]
    a284:	6b00003f 	cmp	w1, w0
    a288:	54fffd8b 	b.lt	a238 <run_thread+0x8dc>  // b.tstop
    a28c:	f90143bf 	str	xzr, [x29, #640]
    a290:	f90147bf 	str	xzr, [x29, #648]
    a294:	f9014bbf 	str	xzr, [x29, #656]
    a298:	b9029fbf 	str	wzr, [x29, #668]
    a29c:	14000016 	b	a2f4 <run_thread+0x998>
    a2a0:	d343ff40 	lsr	x0, x26, #3
    a2a4:	b9829fa1 	ldrsw	x1, [x29, #668]
    a2a8:	9b007c20 	mul	x0, x1, x0
    a2ac:	d37df000 	lsl	x0, x0, #3
    a2b0:	f94127a1 	ldr	x1, [x29, #584]
    a2b4:	8b000022 	add	x2, x1, x0
    a2b8:	9105c3a0 	add	x0, x29, #0x170
    a2bc:	b9829fa1 	ldrsw	x1, [x29, #668]
    a2c0:	f8217802 	str	x2, [x0, x1, lsl #3]
    a2c4:	d343fe60 	lsr	x0, x19, #3
    a2c8:	b9829fa1 	ldrsw	x1, [x29, #668]
    a2cc:	9b007c20 	mul	x0, x1, x0
    a2d0:	d37df000 	lsl	x0, x0, #3
    a2d4:	f94107a1 	ldr	x1, [x29, #520]
    a2d8:	8b000022 	add	x2, x1, x0
    a2dc:	910643a0 	add	x0, x29, #0x190
    a2e0:	b9829fa1 	ldrsw	x1, [x29, #668]
    a2e4:	f8217802 	str	x2, [x0, x1, lsl #3]
    a2e8:	b9429fa0 	ldr	w0, [x29, #668]
    a2ec:	11000400 	add	w0, w0, #0x1
    a2f0:	b9029fa0 	str	w0, [x29, #668]
    a2f4:	b9429fa0 	ldr	w0, [x29, #668]
    a2f8:	71000c1f 	cmp	w0, #0x3
    a2fc:	54fffd2d 	b.le	a2a0 <run_thread+0x944>
    a300:	f940b7a0 	ldr	x0, [x29, #360]
    a304:	f900dba0 	str	x0, [x29, #432]
    a308:	b9826fa0 	ldrsw	x0, [x29, #620]
    a30c:	f900dfa0 	str	x0, [x29, #440]
    a310:	f9412fa0 	ldr	x0, [x29, #600]
    a314:	f900e3a0 	str	x0, [x29, #448]
    a318:	f94117a0 	ldr	x0, [x29, #552]
    a31c:	f900e7a0 	str	x0, [x29, #456]
    a320:	f9411fa0 	ldr	x0, [x29, #568]
    a324:	f900eba0 	str	x0, [x29, #464]
    a328:	9105c3a0 	add	x0, x29, #0x170
    a32c:	f900efa0 	str	x0, [x29, #472]
    a330:	f9410fa0 	ldr	x0, [x29, #536]
    a334:	f900f3a0 	str	x0, [x29, #480]
    a338:	f940b7a0 	ldr	x0, [x29, #360]
    a33c:	f9405400 	ldr	x0, [x0, #168]
    a340:	f9402c00 	ldr	x0, [x0, #88]
    a344:	f100001f 	cmp	x0, #0x0
    a348:	54000120 	b.eq	a36c <run_thread+0xa10>  // b.none
    a34c:	f940b7a0 	ldr	x0, [x29, #360]
    a350:	f9405400 	ldr	x0, [x0, #168]
    a354:	f9402c01 	ldr	x1, [x0, #88]
    a358:	b98273a0 	ldrsw	x0, [x29, #624]
    a35c:	d37df000 	lsl	x0, x0, #3
    a360:	8b000020 	add	x0, x1, x0
    a364:	f9400000 	ldr	x0, [x0]
    a368:	14000002 	b	a370 <run_thread+0xa14>
    a36c:	d2800000 	mov	x0, #0x0                   	// #0
    a370:	f90103a0 	str	x0, [x29, #512]
    a374:	f940b7a0 	ldr	x0, [x29, #360]
    a378:	f9405400 	ldr	x0, [x0, #168]
    a37c:	f9400801 	ldr	x1, [x0, #16]
    a380:	b98273a0 	ldrsw	x0, [x29, #624]
    a384:	d37df000 	lsl	x0, x0, #3
    a388:	8b000020 	add	x0, x1, x0
    a38c:	f9400000 	ldr	x0, [x0]
    a390:	f900ffa0 	str	x0, [x29, #504]
    a394:	f940b7a0 	ldr	x0, [x29, #360]
    a398:	f9405400 	ldr	x0, [x0, #168]
    a39c:	f9403000 	ldr	x0, [x0, #96]
    a3a0:	f100001f 	cmp	x0, #0x0
    a3a4:	54000120 	b.eq	a3c8 <run_thread+0xa6c>  // b.none
    a3a8:	f940b7a0 	ldr	x0, [x29, #360]
    a3ac:	f9405400 	ldr	x0, [x0, #168]
    a3b0:	f9403001 	ldr	x1, [x0, #96]
    a3b4:	b98273a0 	ldrsw	x0, [x29, #624]
    a3b8:	d37df000 	lsl	x0, x0, #3
    a3bc:	8b000020 	add	x0, x1, x0
    a3c0:	f9400000 	ldr	x0, [x0]
    a3c4:	14000002 	b	a3cc <run_thread+0xa70>
    a3c8:	d2800000 	mov	x0, #0x0                   	// #0
    a3cc:	f900fba0 	str	x0, [x29, #496]
    a3d0:	b9426ba4 	ldr	w4, [x29, #616]
    a3d4:	b9426fa3 	ldr	w3, [x29, #620]
    a3d8:	b94273a2 	ldr	w2, [x29, #624]
    a3dc:	b94167a1 	ldr	w1, [x29, #356]
    a3e0:	f940b7a0 	ldr	x0, [x29, #360]
    a3e4:	9400012c 	bl	a894 <start_of_run>
    a3e8:	f94103a0 	ldr	x0, [x29, #512]
    a3ec:	f100001f 	cmp	x0, #0x0
    a3f0:	54000080 	b.eq	a400 <run_thread+0xaa4>  // b.none
    a3f4:	9106c3a0 	add	x0, x29, #0x1b0
    a3f8:	f94103a1 	ldr	x1, [x29, #512]
    a3fc:	d63f0020 	blr	x1
    a400:	f940b7a0 	ldr	x0, [x29, #360]
    a404:	f9405400 	ldr	x0, [x0, #168]
    a408:	f9404000 	ldr	x0, [x0, #128]
    a40c:	f100001f 	cmp	x0, #0x0
    a410:	54000780 	b.eq	a500 <run_thread+0xba4>  // b.none
    a414:	f940b7a0 	ldr	x0, [x29, #360]
    a418:	f9405400 	ldr	x0, [x0, #168]
    a41c:	f9404001 	ldr	x1, [x0, #128]
    a420:	b98273a0 	ldrsw	x0, [x29, #624]
    a424:	d37df000 	lsl	x0, x0, #3
    a428:	8b000020 	add	x0, x1, x0
    a42c:	f9400000 	ldr	x0, [x0]
    a430:	f9400000 	ldr	x0, [x0]
    a434:	f100001f 	cmp	x0, #0x0
    a438:	540001a0 	b.eq	a46c <run_thread+0xb10>  // b.none
    a43c:	f940b7a0 	ldr	x0, [x29, #360]
    a440:	f9405400 	ldr	x0, [x0, #168]
    a444:	f9404001 	ldr	x1, [x0, #128]
    a448:	b98273a0 	ldrsw	x0, [x29, #624]
    a44c:	d37df000 	lsl	x0, x0, #3
    a450:	8b000020 	add	x0, x1, x0
    a454:	f9400000 	ldr	x0, [x0]
    a458:	f9400000 	ldr	x0, [x0]
    a45c:	aa0003e1 	mov	x1, x0
    a460:	d2808000 	mov	x0, #0x400                 	// #1024
    a464:	97ffef8a 	bl	628c <hotswap_exception>
    a468:	f90143a0 	str	x0, [x29, #640]
    a46c:	f940b7a0 	ldr	x0, [x29, #360]
    a470:	f9405400 	ldr	x0, [x0, #168]
    a474:	f9404001 	ldr	x1, [x0, #128]
    a478:	b98273a0 	ldrsw	x0, [x29, #624]
    a47c:	d37df000 	lsl	x0, x0, #3
    a480:	8b000020 	add	x0, x1, x0
    a484:	f9400000 	ldr	x0, [x0]
    a488:	91002000 	add	x0, x0, #0x8
    a48c:	f9400000 	ldr	x0, [x0]
    a490:	f100001f 	cmp	x0, #0x0
    a494:	54000360 	b.eq	a500 <run_thread+0xba4>  // b.none
    a498:	f940b7a0 	ldr	x0, [x29, #360]
    a49c:	f9405400 	ldr	x0, [x0, #168]
    a4a0:	f9404001 	ldr	x1, [x0, #128]
    a4a4:	b98273a0 	ldrsw	x0, [x29, #624]
    a4a8:	d37df000 	lsl	x0, x0, #3
    a4ac:	8b000020 	add	x0, x1, x0
    a4b0:	f9400000 	ldr	x0, [x0]
    a4b4:	91002000 	add	x0, x0, #0x8
    a4b8:	f9400000 	ldr	x0, [x0]
    a4bc:	aa0003e1 	mov	x1, x0
    a4c0:	d2800000 	mov	x0, #0x0                   	// #0
    a4c4:	97ffef72 	bl	628c <hotswap_exception>
    a4c8:	f90147a0 	str	x0, [x29, #648]
    a4cc:	f940b7a0 	ldr	x0, [x29, #360]
    a4d0:	f9405400 	ldr	x0, [x0, #168]
    a4d4:	f9404001 	ldr	x1, [x0, #128]
    a4d8:	b98273a0 	ldrsw	x0, [x29, #624]
    a4dc:	d37df000 	lsl	x0, x0, #3
    a4e0:	8b000020 	add	x0, x1, x0
    a4e4:	f9400000 	ldr	x0, [x0]
    a4e8:	91002000 	add	x0, x0, #0x8
    a4ec:	f9400000 	ldr	x0, [x0]
    a4f0:	aa0003e1 	mov	x1, x0
    a4f4:	d2804000 	mov	x0, #0x200                 	// #512
    a4f8:	97ffef65 	bl	628c <hotswap_exception>
    a4fc:	f9014ba0 	str	x0, [x29, #656]
    a500:	f940b7a0 	ldr	x0, [x29, #360]
    a504:	f9405400 	ldr	x0, [x0, #168]
    a508:	b9400801 	ldr	w1, [x0, #8]
    a50c:	b9426fa0 	ldr	w0, [x29, #620]
    a510:	1ac10c02 	sdiv	w2, w0, w1
    a514:	1b017c41 	mul	w1, w2, w1
    a518:	4b010004 	sub	w4, w0, w1
    a51c:	f940b7a0 	ldr	x0, [x29, #360]
    a520:	f9401c01 	ldr	x1, [x0, #56]
    a524:	b9426fa0 	ldr	w0, [x29, #620]
    a528:	6b0003e2 	negs	w2, w0
    a52c:	12002000 	and	w0, w0, #0x1ff
    a530:	12002042 	and	w2, w2, #0x1ff
    a534:	5a824400 	csneg	w0, w0, w2, mi  // mi = first
    a538:	93407c02 	sxtw	x2, w0
    a53c:	d2800300 	mov	x0, #0x18                  	// #24
    a540:	9b007c40 	mul	x0, x2, x0
    a544:	8b000021 	add	x1, x1, x0
    a548:	f940b7a0 	ldr	x0, [x29, #360]
    a54c:	f9405400 	ldr	x0, [x0, #168]
    a550:	b9400800 	ldr	w0, [x0, #8]
    a554:	2a0003e3 	mov	w3, w0
    a558:	aa0103e2 	mov	x2, x1
    a55c:	2a0403e1 	mov	w1, w4
    a560:	b94273a0 	ldr	w0, [x29, #624]
    a564:	97fff080 	bl	6764 <bwait>
    a568:	9106c3a0 	add	x0, x29, #0x1b0
    a56c:	f940ffa1 	ldr	x1, [x29, #504]
    a570:	d63f0020 	blr	x1
    a574:	f940b7a0 	ldr	x0, [x29, #360]
    a578:	f9405400 	ldr	x0, [x0, #168]
    a57c:	f9404000 	ldr	x0, [x0, #128]
    a580:	f100001f 	cmp	x0, #0x0
    a584:	54000200 	b.eq	a5c4 <run_thread+0xc68>  // b.none
    a588:	f94143a0 	ldr	x0, [x29, #640]
    a58c:	f100001f 	cmp	x0, #0x0
    a590:	54000080 	b.eq	a5a0 <run_thread+0xc44>  // b.none
    a594:	f94143a1 	ldr	x1, [x29, #640]
    a598:	d2808000 	mov	x0, #0x400                 	// #1024
    a59c:	97ffef6b 	bl	6348 <restore_hotswapped_exception>
    a5a0:	f94147a0 	ldr	x0, [x29, #648]
    a5a4:	f100001f 	cmp	x0, #0x0
    a5a8:	540000e0 	b.eq	a5c4 <run_thread+0xc68>  // b.none
    a5ac:	f94147a1 	ldr	x1, [x29, #648]
    a5b0:	d2800000 	mov	x0, #0x0                   	// #0
    a5b4:	97ffef65 	bl	6348 <restore_hotswapped_exception>
    a5b8:	f9414ba1 	ldr	x1, [x29, #656]
    a5bc:	d2804000 	mov	x0, #0x200                 	// #512
    a5c0:	97ffef62 	bl	6348 <restore_hotswapped_exception>
    a5c4:	f940fba0 	ldr	x0, [x29, #496]
    a5c8:	f100001f 	cmp	x0, #0x0
    a5cc:	54000080 	b.eq	a5dc <run_thread+0xc80>  // b.none
    a5d0:	9106c3a0 	add	x0, x29, #0x1b0
    a5d4:	f940fba1 	ldr	x1, [x29, #496]
    a5d8:	d63f0020 	blr	x1
    a5dc:	b9426ba4 	ldr	w4, [x29, #616]
    a5e0:	b9426fa3 	ldr	w3, [x29, #620]
    a5e4:	b94273a2 	ldr	w2, [x29, #624]
    a5e8:	b94167a1 	ldr	w1, [x29, #356]
    a5ec:	f940b7a0 	ldr	x0, [x29, #360]
    a5f0:	940000e4 	bl	a980 <end_of_run>
    a5f4:	90000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    a5f8:	913d8000 	add	x0, x0, #0xf60
    a5fc:	39400000 	ldrb	w0, [x0]
    a600:	7100001f 	cmp	w0, #0x0
    a604:	540001c0 	b.eq	a63c <run_thread+0xce0>  // b.none
    a608:	f940b7a0 	ldr	x0, [x29, #360]
    a60c:	f9405400 	ldr	x0, [x0, #168]
    a610:	b9401800 	ldr	w0, [x0, #24]
    a614:	93407c00 	sxtw	x0, w0
    a618:	f9412fa1 	ldr	x1, [x29, #600]
    a61c:	910643a3 	add	x3, x29, #0x190
    a620:	9105c3a2 	add	x2, x29, #0x170
    a624:	aa0303e4 	mov	x4, x3
    a628:	aa0203e3 	mov	x3, x2
    a62c:	aa0103e2 	mov	x2, x1
    a630:	aa0003e1 	mov	x1, x0
    a634:	f940b7a0 	ldr	x0, [x29, #360]
    a638:	97fffc77 	bl	9814 <_check_ptes>
    a63c:	90000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    a640:	913d9000 	add	x0, x0, #0xf64
    a644:	b9400000 	ldr	w0, [x0]
    a648:	71000c1f 	cmp	w0, #0x3
    a64c:	540000c1 	b.ne	a664 <run_thread+0xd08>  // b.any
    a650:	d2800000 	mov	x0, #0x0                   	// #0
    a654:	97fff600 	bl	7e54 <vmm_switch_asid>
    a658:	14000004 	b	a668 <run_thread+0xd0c>
    a65c:	d503201f 	nop
    a660:	14000002 	b	a668 <run_thread+0xd0c>
    a664:	d503201f 	nop
    a668:	b9826fa0 	ldrsw	x0, [x29, #620]
    a66c:	d0000081 	adrp	x1, 1c000 <__compound_literal.3+0x18>
    a670:	911fa021 	add	x1, x1, #0x7e8
    a674:	f9400021 	ldr	x1, [x1]
    a678:	9ac10802 	udiv	x2, x0, x1
    a67c:	9b017c41 	mul	x1, x2, x1
    a680:	cb010000 	sub	x0, x0, x1
    a684:	2a0003e4 	mov	w4, w0
    a688:	f940b7a0 	ldr	x0, [x29, #360]
    a68c:	f9402401 	ldr	x1, [x0, #72]
    a690:	b9826fa2 	ldrsw	x2, [x29, #620]
    a694:	d2800300 	mov	x0, #0x18                  	// #24
    a698:	9b007c40 	mul	x0, x2, x0
    a69c:	8b000021 	add	x1, x1, x0
    a6a0:	d0000080 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    a6a4:	911fa000 	add	x0, x0, #0x7e8
    a6a8:	f9400000 	ldr	x0, [x0]
    a6ac:	2a0003e3 	mov	w3, w0
    a6b0:	aa0103e2 	mov	x2, x1
    a6b4:	2a0403e1 	mov	w1, w4
    a6b8:	b94167a0 	ldr	w0, [x29, #356]
    a6bc:	97fff02a 	bl	6764 <bwait>
    a6c0:	b9426ba0 	ldr	w0, [x29, #616]
    a6c4:	11000400 	add	w0, w0, #0x1
    a6c8:	b9026ba0 	str	w0, [x29, #616]
    a6cc:	b9826ba1 	ldrsw	x1, [x29, #616]
    a6d0:	f940b7a0 	ldr	x0, [x29, #360]
    a6d4:	f9400000 	ldr	x0, [x0]
    a6d8:	eb00003f 	cmp	x1, x0
    a6dc:	54ffbfc3 	b.cc	9ed4 <run_thread+0x578>  // b.lo, b.ul, b.last
    a6e0:	f94037a0 	ldr	x0, [x29, #104]
    a6e4:	9100001f 	mov	sp, x0
    a6e8:	d503201f 	nop
    a6ec:	910003bf 	mov	sp, x29
    a6f0:	a94153f3 	ldp	x19, x20, [sp, #16]
    a6f4:	a9425bf5 	ldp	x21, x22, [sp, #32]
    a6f8:	a94363f7 	ldp	x23, x24, [sp, #48]
    a6fc:	a9446bf9 	ldp	x25, x26, [sp, #64]
    a700:	a94573fb 	ldp	x27, x28, [sp, #80]
    a704:	a9407bfd 	ldp	x29, x30, [sp]
    a708:	910a83ff 	add	sp, sp, #0x2a0
    a70c:	d65f03c0 	ret

000000000000a710 <prefetch>:
    a710:	a9bc53f3 	stp	x19, x20, [sp, #-64]!
    a714:	f9000bfe 	str	x30, [sp, #16]
    a718:	f90017e0 	str	x0, [sp, #40]
    a71c:	b90027e1 	str	w1, [sp, #36]
    a720:	b90023e2 	str	w2, [sp, #32]
    a724:	b9003fff 	str	wzr, [sp, #60]
    a728:	14000043 	b	a834 <prefetch+0x124>
    a72c:	d0000080 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    a730:	910e0000 	add	x0, x0, #0x380
    a734:	97ffef4e 	bl	646c <lock>
    a738:	f94017e0 	ldr	x0, [sp, #40]
    a73c:	f9403813 	ldr	x19, [x0, #112]
    a740:	b9803fe0 	ldrsw	x0, [sp, #60]
    a744:	b98027e1 	ldrsw	x1, [sp, #36]
    a748:	aa0103e2 	mov	x2, x1
    a74c:	aa0003e1 	mov	x1, x0
    a750:	f94017e0 	ldr	x0, [sp, #40]
    a754:	97fffc02 	bl	975c <ctx_heap_var_va>
    a758:	aa0003e1 	mov	x1, x0
    a75c:	aa1303e0 	mov	x0, x19
    a760:	97fff246 	bl	7078 <vmm_pte_valid>
    a764:	93407c00 	sxtw	x0, w0
    a768:	f9001be0 	str	x0, [sp, #48]
    a76c:	d0000080 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    a770:	910e0000 	add	x0, x0, #0x380
    a774:	97ffef52 	bl	64bc <unlock>
    a778:	97ffe303 	bl	3384 <randn>
    a77c:	92400000 	and	x0, x0, #0x1
    a780:	f100001f 	cmp	x0, #0x0
    a784:	54000520 	b.eq	a828 <prefetch+0x118>  // b.none
    a788:	f9401be0 	ldr	x0, [sp, #48]
    a78c:	f100001f 	cmp	x0, #0x0
    a790:	540004c0 	b.eq	a828 <prefetch+0x118>  // b.none
    a794:	b9803fe0 	ldrsw	x0, [sp, #60]
    a798:	b98027e1 	ldrsw	x1, [sp, #36]
    a79c:	aa0103e2 	mov	x2, x1
    a7a0:	aa0003e1 	mov	x1, x0
    a7a4:	f94017e0 	ldr	x0, [sp, #40]
    a7a8:	97fffbed 	bl	975c <ctx_heap_var_va>
    a7ac:	f9400013 	ldr	x19, [x0]
    a7b0:	b9803fe0 	ldrsw	x0, [sp, #60]
    a7b4:	aa0003e1 	mov	x1, x0
    a7b8:	f94017e0 	ldr	x0, [sp, #40]
    a7bc:	97fffbf9 	bl	97a0 <ctx_initial_heap_value>
    a7c0:	eb00027f 	cmp	x19, x0
    a7c4:	54000320 	b.eq	a828 <prefetch+0x118>  // b.none
    a7c8:	b9803fe0 	ldrsw	x0, [sp, #60]
    a7cc:	aa0003e1 	mov	x1, x0
    a7d0:	f94017e0 	ldr	x0, [sp, #40]
    a7d4:	940006e6 	bl	c36c <varname_from_idx>
    a7d8:	aa0003f4 	mov	x20, x0
    a7dc:	b9803fe0 	ldrsw	x0, [sp, #60]
    a7e0:	b98027e1 	ldrsw	x1, [sp, #36]
    a7e4:	aa0103e2 	mov	x2, x1
    a7e8:	aa0003e1 	mov	x1, x0
    a7ec:	f94017e0 	ldr	x0, [sp, #40]
    a7f0:	97fffbdb 	bl	975c <ctx_heap_var_va>
    a7f4:	f9400013 	ldr	x19, [x0]
    a7f8:	b9803fe0 	ldrsw	x0, [sp, #60]
    a7fc:	aa0003e1 	mov	x1, x0
    a800:	f94017e0 	ldr	x0, [sp, #40]
    a804:	97fffbe7 	bl	97a0 <ctx_initial_heap_value>
    a808:	aa0003e1 	mov	x1, x0
    a80c:	90000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    a810:	910a0000 	add	x0, x0, #0x280
    a814:	aa0103e4 	mov	x4, x1
    a818:	aa1303e3 	mov	x3, x19
    a81c:	b94023e2 	ldr	w2, [sp, #32]
    a820:	aa1403e1 	mov	x1, x20
    a824:	97ffe6b0 	bl	42e4 <fail>
    a828:	b9403fe0 	ldr	w0, [sp, #60]
    a82c:	11000400 	add	w0, w0, #0x1
    a830:	b9003fe0 	str	w0, [sp, #60]
    a834:	f94017e0 	ldr	x0, [sp, #40]
    a838:	f9405400 	ldr	x0, [x0, #168]
    a83c:	b9401800 	ldr	w0, [x0, #24]
    a840:	b9403fe1 	ldr	w1, [sp, #60]
    a844:	6b00003f 	cmp	w1, w0
    a848:	54fff72b 	b.lt	a72c <prefetch+0x1c>  // b.tstop
    a84c:	d503201f 	nop
    a850:	f9400bfe 	ldr	x30, [sp, #16]
    a854:	a8c453f3 	ldp	x19, x20, [sp], #64
    a858:	d65f03c0 	ret

000000000000a85c <resetsp>:
    a85c:	d10043ff 	sub	sp, sp, #0x10
    a860:	d5384200 	mrs	x0, spsel
    a864:	f90007e0 	str	x0, [sp, #8]
    a868:	f94007e0 	ldr	x0, [sp, #8]
    a86c:	f100041f 	cmp	x0, #0x1
    a870:	540000c1 	b.ne	a888 <resetsp+0x2c>  // b.any
    a874:	910003f2 	mov	x18, sp
    a878:	d5184212 	msr	spsel, x18
    a87c:	d503379f 	dsb	nsh
    a880:	d5033fdf 	isb
    a884:	9100025f 	mov	sp, x18
    a888:	d503201f 	nop
    a88c:	910043ff 	add	sp, sp, #0x10
    a890:	d65f03c0 	ret

000000000000a894 <start_of_run>:
    a894:	f81d0ffe 	str	x30, [sp, #-48]!
    a898:	f90017e0 	str	x0, [sp, #40]
    a89c:	b90027e1 	str	w1, [sp, #36]
    a8a0:	b90023e2 	str	w2, [sp, #32]
    a8a4:	b9001fe3 	str	w3, [sp, #28]
    a8a8:	b9001be4 	str	w4, [sp, #24]
    a8ac:	b9401be2 	ldr	w2, [sp, #24]
    a8b0:	b9401fe1 	ldr	w1, [sp, #28]
    a8b4:	f94017e0 	ldr	x0, [sp, #40]
    a8b8:	97ffff96 	bl	a710 <prefetch>
    a8bc:	f94017e0 	ldr	x0, [sp, #40]
    a8c0:	f9405400 	ldr	x0, [x0, #168]
    a8c4:	f9403c00 	ldr	x0, [x0, #120]
    a8c8:	f100001f 	cmp	x0, #0x0
    a8cc:	54000140 	b.eq	a8f4 <start_of_run+0x60>  // b.none
    a8d0:	f94017e0 	ldr	x0, [sp, #40]
    a8d4:	f9405400 	ldr	x0, [x0, #168]
    a8d8:	f9403c01 	ldr	x1, [x0, #120]
    a8dc:	b98023e0 	ldrsw	x0, [sp, #32]
    a8e0:	d37ef400 	lsl	x0, x0, #2
    a8e4:	8b000020 	add	x0, x1, x0
    a8e8:	b9400000 	ldr	w0, [x0]
    a8ec:	7100001f 	cmp	w0, #0x0
    a8f0:	54000041 	b.ne	a8f8 <start_of_run+0x64>  // b.any
    a8f4:	97ffecf1 	bl	5cb8 <drop_to_el0>
    a8f8:	d503201f 	nop
    a8fc:	f84307fe 	ldr	x30, [sp], #48
    a900:	d65f03c0 	ret

000000000000a904 <reshuffle>:
    a904:	f81e0ffe 	str	x30, [sp, #-32]!
    a908:	f9000fe0 	str	x0, [sp, #24]
    a90c:	f9400fe0 	ldr	x0, [sp, #24]
    a910:	f9403003 	ldr	x3, [x0, #96]
    a914:	d0000080 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    a918:	911fa000 	add	x0, x0, #0x7e8
    a91c:	f9400000 	ldr	x0, [x0]
    a920:	2a0003e2 	mov	w2, w0
    a924:	52800081 	mov	w1, #0x4                   	// #4
    a928:	aa0303e0 	mov	x0, x3
    a92c:	97ffe2e1 	bl	34b0 <shuffle>
    a930:	f9400fe0 	ldr	x0, [sp, #24]
    a934:	f9403003 	ldr	x3, [x0, #96]
    a938:	d0000080 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    a93c:	911fa000 	add	x0, x0, #0x7e8
    a940:	f9400004 	ldr	x4, [x0]
    a944:	90000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    a948:	910b2002 	add	x2, x0, #0x2c8
    a94c:	90000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    a950:	910e2001 	add	x1, x0, #0x388
    a954:	90000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    a958:	9108e000 	add	x0, x0, #0x238
    a95c:	aa0403e5 	mov	x5, x4
    a960:	aa0303e4 	mov	x4, x3
    a964:	aa0203e3 	mov	x3, x2
    a968:	aa0103e2 	mov	x2, x1
    a96c:	52802481 	mov	w1, #0x124                 	// #292
    a970:	97ffe1b6 	bl	3048 <_debug>
    a974:	d503201f 	nop
    a978:	f84207fe 	ldr	x30, [sp], #32
    a97c:	d65f03c0 	ret

000000000000a980 <end_of_run>:
    a980:	f8150ffe 	str	x30, [sp, #-176]!
    a984:	f90017e0 	str	x0, [sp, #40]
    a988:	b90027e1 	str	w1, [sp, #36]
    a98c:	b90023e2 	str	w2, [sp, #32]
    a990:	b9001fe3 	str	w3, [sp, #28]
    a994:	b9001be4 	str	w4, [sp, #24]
    a998:	f94017e0 	ldr	x0, [sp, #40]
    a99c:	f9405400 	ldr	x0, [x0, #168]
    a9a0:	f9403c00 	ldr	x0, [x0, #120]
    a9a4:	f100001f 	cmp	x0, #0x0
    a9a8:	54000140 	b.eq	a9d0 <end_of_run+0x50>  // b.none
    a9ac:	f94017e0 	ldr	x0, [sp, #40]
    a9b0:	f9405400 	ldr	x0, [x0, #168]
    a9b4:	f9403c01 	ldr	x1, [x0, #120]
    a9b8:	b98023e0 	ldrsw	x0, [sp, #32]
    a9bc:	d37ef400 	lsl	x0, x0, #2
    a9c0:	8b000020 	add	x0, x1, x0
    a9c4:	b9400000 	ldr	w0, [x0]
    a9c8:	7100001f 	cmp	w0, #0x0
    a9cc:	54000041 	b.ne	a9d4 <end_of_run+0x54>  // b.any
    a9d0:	97ffecbd 	bl	5cc4 <raise_to_el1>
    a9d4:	f94017e0 	ldr	x0, [sp, #40]
    a9d8:	f9405400 	ldr	x0, [x0, #168]
    a9dc:	b9400801 	ldr	w1, [x0, #8]
    a9e0:	b9401fe0 	ldr	w0, [sp, #28]
    a9e4:	1ac10c02 	sdiv	w2, w0, w1
    a9e8:	1b017c41 	mul	w1, w2, w1
    a9ec:	4b010004 	sub	w4, w0, w1
    a9f0:	f94017e0 	ldr	x0, [sp, #40]
    a9f4:	f9402001 	ldr	x1, [x0, #64]
    a9f8:	b9401fe0 	ldr	w0, [sp, #28]
    a9fc:	6b0003e2 	negs	w2, w0
    aa00:	12002000 	and	w0, w0, #0x1ff
    aa04:	12002042 	and	w2, w2, #0x1ff
    aa08:	5a824400 	csneg	w0, w0, w2, mi  // mi = first
    aa0c:	93407c02 	sxtw	x2, w0
    aa10:	d2800300 	mov	x0, #0x18                  	// #24
    aa14:	9b007c40 	mul	x0, x2, x0
    aa18:	8b000021 	add	x1, x1, x0
    aa1c:	f94017e0 	ldr	x0, [sp, #40]
    aa20:	f9405400 	ldr	x0, [x0, #168]
    aa24:	b9400800 	ldr	w0, [x0, #8]
    aa28:	2a0003e3 	mov	w3, w0
    aa2c:	aa0103e2 	mov	x2, x1
    aa30:	2a0403e1 	mov	w1, w4
    aa34:	b94023e0 	ldr	w0, [sp, #32]
    aa38:	97ffef4b 	bl	6764 <bwait>
    aa3c:	b94023e0 	ldr	w0, [sp, #32]
    aa40:	7100001f 	cmp	w0, #0x0
    aa44:	54000a61 	b.ne	ab90 <end_of_run+0x210>  // b.any
    aa48:	97ffef91 	bl	688c <read_clk>
    aa4c:	f90057e0 	str	x0, [sp, #168]
    aa50:	f94017e0 	ldr	x0, [sp, #40]
    aa54:	f9404800 	ldr	x0, [x0, #144]
    aa58:	f94057e1 	ldr	x1, [sp, #168]
    aa5c:	cb000022 	sub	x2, x1, x0
    aa60:	900000c0 	adrp	x0, 22000 <__argv+0x1f70>
    aa64:	91134000 	add	x0, x0, #0x4d0
    aa68:	f9400001 	ldr	x1, [x0]
    aa6c:	aa0103e0 	mov	x0, x1
    aa70:	d37ef400 	lsl	x0, x0, #2
    aa74:	8b010000 	add	x0, x0, x1
    aa78:	8b000000 	add	x0, x0, x0
    aa7c:	eb00005f 	cmp	x2, x0
    aa80:	540000a8 	b.hi	aa94 <end_of_run+0x114>  // b.pmore
    aa84:	f94017e0 	ldr	x0, [sp, #40]
    aa88:	f9404800 	ldr	x0, [x0, #144]
    aa8c:	f100001f 	cmp	x0, #0x0
    aa90:	540001e1 	b.ne	aacc <end_of_run+0x14c>  // b.any
    aa94:	9100c3e0 	add	x0, sp, #0x30
    aa98:	f94057e1 	ldr	x1, [sp, #168]
    aa9c:	97ffe1a7 	bl	3138 <sprint_time>
    aaa0:	f94017e0 	ldr	x0, [sp, #40]
    aaa4:	f9400002 	ldr	x2, [x0]
    aaa8:	9100c3e1 	add	x1, sp, #0x30
    aaac:	90000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    aab0:	910b8000 	add	x0, x0, #0x2e0
    aab4:	aa0203e3 	mov	x3, x2
    aab8:	b9401be2 	ldr	w2, [sp, #24]
    aabc:	97ffe12d 	bl	2f70 <verbose>
    aac0:	f94017e0 	ldr	x0, [sp, #40]
    aac4:	f94057e1 	ldr	x1, [sp, #168]
    aac8:	f9004801 	str	x1, [x0, #144]
    aacc:	f94017e0 	ldr	x0, [sp, #40]
    aad0:	f9403c00 	ldr	x0, [x0, #120]
    aad4:	91000402 	add	x2, x0, #0x1
    aad8:	f94017e1 	ldr	x1, [sp, #40]
    aadc:	f9003c22 	str	x2, [x1, #120]
    aae0:	f90053e0 	str	x0, [sp, #160]
    aae4:	f94053e0 	ldr	x0, [sp, #160]
    aae8:	2a0003e2 	mov	w2, w0
    aaec:	b9401fe1 	ldr	w1, [sp, #28]
    aaf0:	f94017e0 	ldr	x0, [sp, #40]
    aaf4:	94000959 	bl	d058 <handle_new_result>
    aaf8:	f94017e0 	ldr	x0, [sp, #40]
    aafc:	f9400001 	ldr	x1, [x0]
    ab00:	b202e7e0 	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
    ab04:	f29999a0 	movk	x0, #0xcccd
    ab08:	9bc07c20 	umulh	x0, x1, x0
    ab0c:	d343fc00 	lsr	x0, x0, #3
    ab10:	f9004fe0 	str	x0, [sp, #152]
    ab14:	f94053e0 	ldr	x0, [sp, #160]
    ab18:	f9404fe1 	ldr	x1, [sp, #152]
    ab1c:	9ac10802 	udiv	x2, x0, x1
    ab20:	f9404fe1 	ldr	x1, [sp, #152]
    ab24:	9b017c41 	mul	x1, x2, x1
    ab28:	cb010000 	sub	x0, x0, x1
    ab2c:	f100001f 	cmp	x0, #0x0
    ab30:	54000161 	b.ne	ab5c <end_of_run+0x1dc>  // b.any
    ab34:	f94017e0 	ldr	x0, [sp, #40]
    ab38:	f9400001 	ldr	x1, [x0]
    ab3c:	90000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    ab40:	910bc000 	add	x0, x0, #0x2f0
    ab44:	aa0103e2 	mov	x2, x1
    ab48:	f94053e1 	ldr	x1, [sp, #160]
    ab4c:	97ffe0d9 	bl	2eb0 <trace>
    ab50:	f94017e0 	ldr	x0, [sp, #40]
    ab54:	97ffff6c 	bl	a904 <reshuffle>
    ab58:	1400000e 	b	ab90 <end_of_run+0x210>
    ab5c:	f94017e0 	ldr	x0, [sp, #40]
    ab60:	f9400000 	ldr	x0, [x0]
    ab64:	d1000400 	sub	x0, x0, #0x1
    ab68:	f94053e1 	ldr	x1, [sp, #160]
    ab6c:	eb00003f 	cmp	x1, x0
    ab70:	54000101 	b.ne	ab90 <end_of_run+0x210>  // b.any
    ab74:	f94053e0 	ldr	x0, [sp, #160]
    ab78:	91000401 	add	x1, x0, #0x1
    ab7c:	f94017e0 	ldr	x0, [sp, #40]
    ab80:	f9400002 	ldr	x2, [x0]
    ab84:	90000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    ab88:	910bc000 	add	x0, x0, #0x2f0
    ab8c:	97ffe0c9 	bl	2eb0 <trace>
    ab90:	d503201f 	nop
    ab94:	f84b07fe 	ldr	x30, [sp], #176
    ab98:	d65f03c0 	ret

000000000000ab9c <start_of_thread>:
    ab9c:	f81e0ffe 	str	x30, [sp, #-32]!
    aba0:	f9000fe0 	str	x0, [sp, #24]
    aba4:	b90017e1 	str	w1, [sp, #20]
    aba8:	f9400fe0 	ldr	x0, [sp, #24]
    abac:	f9401001 	ldr	x1, [x0, #32]
    abb0:	d0000080 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    abb4:	911fa000 	add	x0, x0, #0x7e8
    abb8:	f9400000 	ldr	x0, [x0]
    abbc:	2a0003e3 	mov	w3, w0
    abc0:	aa0103e2 	mov	x2, x1
    abc4:	52800001 	mov	w1, #0x0                   	// #0
    abc8:	b94017e0 	ldr	w0, [sp, #20]
    abcc:	97ffeee6 	bl	6764 <bwait>
    abd0:	90000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    abd4:	913d8000 	add	x0, x0, #0xf60
    abd8:	39400000 	ldrb	w0, [x0]
    abdc:	7100001f 	cmp	w0, #0x0
    abe0:	54000080 	b.eq	abf0 <start_of_thread+0x54>  // b.none
    abe4:	f9400fe0 	ldr	x0, [sp, #24]
    abe8:	f9403800 	ldr	x0, [x0, #112]
    abec:	97fff48f 	bl	7e28 <vmm_switch_ttable>
    abf0:	97ffff1b 	bl	a85c <resetsp>
    abf4:	90000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    abf8:	910c0000 	add	x0, x0, #0x300
    abfc:	b94017e1 	ldr	w1, [sp, #20]
    ac00:	97ffe0ac 	bl	2eb0 <trace>
    ac04:	d503201f 	nop
    ac08:	f84207fe 	ldr	x30, [sp], #32
    ac0c:	d65f03c0 	ret

000000000000ac10 <end_of_thread>:
    ac10:	f81e0ffe 	str	x30, [sp, #-32]!
    ac14:	f9000fe0 	str	x0, [sp, #24]
    ac18:	b90017e1 	str	w1, [sp, #20]
    ac1c:	90000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    ac20:	913d8000 	add	x0, x0, #0xf60
    ac24:	39400000 	ldrb	w0, [x0]
    ac28:	7100001f 	cmp	w0, #0x0
    ac2c:	540000a0 	b.eq	ac40 <end_of_thread+0x30>  // b.none
    ac30:	900000c0 	adrp	x0, 22000 <__argv+0x1f70>
    ac34:	91136000 	add	x0, x0, #0x4d8
    ac38:	f9400000 	ldr	x0, [x0]
    ac3c:	97fff47b 	bl	7e28 <vmm_switch_ttable>
    ac40:	f9400fe0 	ldr	x0, [sp, #24]
    ac44:	f9402801 	ldr	x1, [x0, #80]
    ac48:	d0000080 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    ac4c:	911fa000 	add	x0, x0, #0x7e8
    ac50:	f9400000 	ldr	x0, [x0]
    ac54:	2a0003e3 	mov	w3, w0
    ac58:	aa0103e2 	mov	x2, x1
    ac5c:	52800001 	mov	w1, #0x0                   	// #0
    ac60:	b94017e0 	ldr	w0, [sp, #20]
    ac64:	97ffeec0 	bl	6764 <bwait>
    ac68:	90000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    ac6c:	910c6000 	add	x0, x0, #0x318
    ac70:	b94017e1 	ldr	w1, [sp, #20]
    ac74:	97ffe08f 	bl	2eb0 <trace>
    ac78:	d503201f 	nop
    ac7c:	f84207fe 	ldr	x30, [sp], #32
    ac80:	d65f03c0 	ret

000000000000ac84 <start_of_test>:
    ac84:	a9bb53f3 	stp	x19, x20, [sp, #-80]!
    ac88:	a9015bf5 	stp	x21, x22, [sp, #16]
    ac8c:	f90013fe 	str	x30, [sp, #32]
    ac90:	f9001fe0 	str	x0, [sp, #56]
    ac94:	90000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    ac98:	913d8000 	add	x0, x0, #0xf60
    ac9c:	39400000 	ldrb	w0, [x0]
    aca0:	7100001f 	cmp	w0, #0x0
    aca4:	54000580 	b.eq	ad54 <start_of_test+0xd0>  // b.none
    aca8:	97fff3c0 	bl	7ba8 <vmm_alloc_new_idmap_4k>
    acac:	aa0003e1 	mov	x1, x0
    acb0:	f9401fe0 	ldr	x0, [sp, #56]
    acb4:	f9003801 	str	x1, [x0, #112]
    acb8:	b9004fff 	str	wzr, [sp, #76]
    acbc:	14000023 	b	ad48 <start_of_test+0xc4>
    acc0:	f9401fe0 	ldr	x0, [sp, #56]
    acc4:	f9403813 	ldr	x19, [x0, #112]
    acc8:	b9404fe0 	ldr	w0, [sp, #76]
    accc:	53144c00 	lsl	w0, w0, #12
    acd0:	93407c01 	sxtw	x1, w0
    acd4:	900000c0 	adrp	x0, 22000 <__argv+0x1f70>
    acd8:	9102c000 	add	x0, x0, #0xb0
    acdc:	f9400000 	ldr	x0, [x0]
    ace0:	8b000034 	add	x20, x1, x0
    ace4:	b9404fe0 	ldr	w0, [sp, #76]
    ace8:	53144c00 	lsl	w0, w0, #12
    acec:	93407c01 	sxtw	x1, w0
    acf0:	900000c0 	adrp	x0, 22000 <__argv+0x1f70>
    acf4:	9102a000 	add	x0, x0, #0xa8
    acf8:	f9400000 	ldr	x0, [x0]
    acfc:	8b000035 	add	x21, x1, x0
    ad00:	52800000 	mov	w0, #0x0                   	// #0
    ad04:	52800061 	mov	w1, #0x3                   	// #3
    ad08:	33140820 	bfi	w0, w1, #12, #3
    ad0c:	97fff1a3 	bl	7398 <write_attrs>
    ad10:	aa0003f6 	mov	x22, x0
    ad14:	52800000 	mov	w0, #0x0                   	// #0
    ad18:	52800021 	mov	w1, #0x1                   	// #1
    ad1c:	33170420 	bfi	w0, w1, #9, #2
    ad20:	97fff19e 	bl	7398 <write_attrs>
    ad24:	aa0002c0 	orr	x0, x22, x0
    ad28:	aa0003e3 	mov	x3, x0
    ad2c:	aa1503e2 	mov	x2, x21
    ad30:	aa1403e1 	mov	x1, x20
    ad34:	aa1303e0 	mov	x0, x19
    ad38:	97fff29b 	bl	77a4 <vmm_update_mapping>
    ad3c:	b9404fe0 	ldr	w0, [sp, #76]
    ad40:	11000400 	add	w0, w0, #0x1
    ad44:	b9004fe0 	str	w0, [sp, #76]
    ad48:	b9404fe0 	ldr	w0, [sp, #76]
    ad4c:	71000c1f 	cmp	w0, #0x3
    ad50:	54fffb8d 	b.le	acc0 <start_of_test+0x3c>
    ad54:	90000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    ad58:	913dc000 	add	x0, x0, #0xf70
    ad5c:	b9400000 	ldr	w0, [x0]
    ad60:	7100081f 	cmp	w0, #0x2
    ad64:	54000220 	b.eq	ada8 <start_of_test+0x124>  // b.none
    ad68:	d0000080 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    ad6c:	910cb000 	add	x0, x0, #0x32c
    ad70:	b9400005 	ldr	w5, [x0]
    ad74:	f9401fe0 	ldr	x0, [sp, #56]
    ad78:	f9405401 	ldr	x1, [x0, #168]
    ad7c:	f9401fe0 	ldr	x0, [sp, #56]
    ad80:	f9400802 	ldr	x2, [x0, #16]
    ad84:	f9401fe0 	ldr	x0, [sp, #56]
    ad88:	f9400000 	ldr	x0, [x0]
    ad8c:	2a0003e4 	mov	w4, w0
    ad90:	aa0203e3 	mov	x3, x2
    ad94:	aa0103e2 	mov	x2, x1
    ad98:	f9401fe1 	ldr	x1, [sp, #56]
    ad9c:	2a0503e0 	mov	w0, w5
    ada0:	9400010f 	bl	b1dc <concretize>
    ada4:	14000010 	b	ade4 <start_of_test+0x160>
    ada8:	d0000080 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    adac:	910cb000 	add	x0, x0, #0x32c
    adb0:	b9400004 	ldr	w4, [x0]
    adb4:	f9401fe0 	ldr	x0, [sp, #56]
    adb8:	f9405401 	ldr	x1, [x0, #168]
    adbc:	f9401fe0 	ldr	x0, [sp, #56]
    adc0:	f9400000 	ldr	x0, [x0]
    adc4:	2a0003e3 	mov	w3, w0
    adc8:	aa0103e2 	mov	x2, x1
    adcc:	f9401fe1 	ldr	x1, [sp, #56]
    add0:	2a0403e0 	mov	w0, w4
    add4:	9400015d 	bl	b348 <concretize_allocate_st>
    add8:	aa0003e1 	mov	x1, x0
    addc:	f9401fe0 	ldr	x0, [sp, #56]
    ade0:	f9005001 	str	x1, [x0, #160]
    ade4:	f9401fe0 	ldr	x0, [sp, #56]
    ade8:	f9405400 	ldr	x0, [x0, #168]
    adec:	f9400001 	ldr	x1, [x0]
    adf0:	90000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    adf4:	910cc000 	add	x0, x0, #0x330
    adf8:	97ffe02e 	bl	2eb0 <trace>
    adfc:	d503201f 	nop
    ae00:	a9415bf5 	ldp	x21, x22, [sp, #16]
    ae04:	f94013fe 	ldr	x30, [sp, #32]
    ae08:	a8c553f3 	ldp	x19, x20, [sp], #80
    ae0c:	d65f03c0 	ret

000000000000ae10 <end_of_test>:
    ae10:	f81e0ffe 	str	x30, [sp, #-32]!
    ae14:	f9000fe0 	str	x0, [sp, #24]
    ae18:	90000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    ae1c:	913d8400 	add	x0, x0, #0xf61
    ae20:	39400000 	ldrb	w0, [x0]
    ae24:	7100001f 	cmp	w0, #0x0
    ae28:	54000140 	b.eq	ae50 <end_of_test+0x40>  // b.none
    ae2c:	90000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    ae30:	910d2001 	add	x1, x0, #0x348
    ae34:	90000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    ae38:	9109c000 	add	x0, x0, #0x270
    ae3c:	97ffe01d 	bl	2eb0 <trace>
    ae40:	f9400fe0 	ldr	x0, [sp, #24]
    ae44:	f9403400 	ldr	x0, [x0, #104]
    ae48:	f9400fe1 	ldr	x1, [sp, #24]
    ae4c:	9400089a 	bl	d0b4 <print_results>
    ae50:	f9400fe0 	ldr	x0, [sp, #24]
    ae54:	f9405400 	ldr	x0, [x0, #168]
    ae58:	f9400001 	ldr	x1, [x0]
    ae5c:	90000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    ae60:	910d8000 	add	x0, x0, #0x360
    ae64:	97ffe013 	bl	2eb0 <trace>
    ae68:	90000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    ae6c:	913dc000 	add	x0, x0, #0xf70
    ae70:	b9400000 	ldr	w0, [x0]
    ae74:	7100081f 	cmp	w0, #0x2
    ae78:	54000221 	b.ne	aebc <end_of_test+0xac>  // b.any
    ae7c:	d0000080 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    ae80:	910cb000 	add	x0, x0, #0x32c
    ae84:	b9400005 	ldr	w5, [x0]
    ae88:	f9400fe0 	ldr	x0, [sp, #24]
    ae8c:	f9405401 	ldr	x1, [x0, #168]
    ae90:	f9400fe0 	ldr	x0, [sp, #24]
    ae94:	f9400000 	ldr	x0, [x0]
    ae98:	2a0003e2 	mov	w2, w0
    ae9c:	f9400fe0 	ldr	x0, [sp, #24]
    aea0:	f9405000 	ldr	x0, [x0, #160]
    aea4:	aa0003e4 	mov	x4, x0
    aea8:	2a0203e3 	mov	w3, w2
    aeac:	aa0103e2 	mov	x2, x1
    aeb0:	f9400fe1 	ldr	x1, [sp, #24]
    aeb4:	2a0503e0 	mov	w0, w5
    aeb8:	9400013e 	bl	b3b0 <concretize_free_st>
    aebc:	f9400fe0 	ldr	x0, [sp, #24]
    aec0:	940005d0 	bl	c600 <free_test_ctx>
    aec4:	90000080 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    aec8:	913d8000 	add	x0, x0, #0xf60
    aecc:	39400000 	ldrb	w0, [x0]
    aed0:	7100001f 	cmp	w0, #0x0
    aed4:	54000080 	b.eq	aee4 <end_of_test+0xd4>  // b.none
    aed8:	f9400fe0 	ldr	x0, [sp, #24]
    aedc:	f9403800 	ldr	x0, [x0, #112]
    aee0:	97fff410 	bl	7f20 <vmm_free_pgtable>
    aee4:	d503201f 	nop
    aee8:	f84207fe 	ldr	x30, [sp], #32
    aeec:	d65f03c0 	ret

000000000000aef0 <set_init_var>:
    aef0:	f8120ffe 	str	x30, [sp, #-224]!
    aef4:	f90037e0 	str	x0, [sp, #104]
    aef8:	f90033e1 	str	x1, [sp, #96]
    aefc:	f9002fe2 	str	x2, [sp, #88]
    af00:	f9002be3 	str	x3, [sp, #80]
    af04:	f9402fe1 	ldr	x1, [sp, #88]
    af08:	d2800b00 	mov	x0, #0x58                  	// #88
    af0c:	9b007c20 	mul	x0, x1, x0
    af10:	f94033e1 	ldr	x1, [sp, #96]
    af14:	8b000020 	add	x0, x1, x0
    af18:	f9006fe0 	str	x0, [sp, #216]
    af1c:	f9406fe0 	ldr	x0, [sp, #216]
    af20:	f9402801 	ldr	x1, [x0, #80]
    af24:	f9402be0 	ldr	x0, [sp, #80]
    af28:	d37df000 	lsl	x0, x0, #3
    af2c:	8b000020 	add	x0, x1, x0
    af30:	f9400000 	ldr	x0, [x0]
    af34:	f9006be0 	str	x0, [sp, #208]
    af38:	f9406fe0 	ldr	x0, [sp, #216]
    af3c:	f9400801 	ldr	x1, [x0, #16]
    af40:	f9406be0 	ldr	x0, [sp, #208]
    af44:	f9000001 	str	x1, [x0]
    af48:	f9406be0 	ldr	x0, [sp, #208]
    af4c:	aa0003e1 	mov	x1, x0
    af50:	f94037e0 	ldr	x0, [sp, #104]
    af54:	940004fd 	bl	c348 <ctx_pte>
    af58:	f90067e0 	str	x0, [sp, #200]
    af5c:	f9406fe0 	ldr	x0, [sp, #216]
    af60:	f9401000 	ldr	x0, [x0, #32]
    af64:	f100001f 	cmp	x0, #0x0
    af68:	54000060 	b.eq	af74 <set_init_var+0x84>  // b.none
    af6c:	f94067e0 	ldr	x0, [sp, #200]
    af70:	f900001f 	str	xzr, [x0]
    af74:	f9406fe0 	ldr	x0, [sp, #216]
    af78:	f9400c00 	ldr	x0, [x0, #24]
    af7c:	f100001f 	cmp	x0, #0x0
    af80:	540003a0 	b.eq	aff4 <set_init_var+0x104>  // b.none
    af84:	f94067e0 	ldr	x0, [sp, #200]
    af88:	f9400000 	ldr	x0, [x0]
    af8c:	9101e3e1 	add	x1, sp, #0x78
    af90:	aa0103e8 	mov	x8, x1
    af94:	52800061 	mov	w1, #0x3                   	// #3
    af98:	97fff078 	bl	7178 <read_desc>
    af9c:	f9406fe0 	ldr	x0, [sp, #216]
    afa0:	f9400c00 	ldr	x0, [x0, #24]
    afa4:	12000400 	and	w0, w0, #0x3
    afa8:	12001c01 	and	w1, w0, #0xff
    afac:	3942c7e0 	ldrb	w0, [sp, #177]
    afb0:	331f0420 	bfi	w0, w1, #1, #2
    afb4:	3902c7e0 	strb	w0, [sp, #177]
    afb8:	910043e0 	add	x0, sp, #0x10
    afbc:	9101e3e1 	add	x1, sp, #0x78
    afc0:	a9400c22 	ldp	x2, x3, [x1]
    afc4:	a9000c02 	stp	x2, x3, [x0]
    afc8:	a9410c22 	ldp	x2, x3, [x1, #16]
    afcc:	a9010c02 	stp	x2, x3, [x0, #16]
    afd0:	a9420c22 	ldp	x2, x3, [x1, #32]
    afd4:	a9020c02 	stp	x2, x3, [x0, #32]
    afd8:	a9430821 	ldp	x1, x2, [x1, #48]
    afdc:	a9030801 	stp	x1, x2, [x0, #48]
    afe0:	910043e0 	add	x0, sp, #0x10
    afe4:	97fff10a 	bl	740c <write_desc>
    afe8:	aa0003e1 	mov	x1, x0
    afec:	f94067e0 	ldr	x0, [sp, #200]
    aff0:	f9000001 	str	x1, [x0]
    aff4:	f9406fe0 	ldr	x0, [sp, #216]
    aff8:	f9402400 	ldr	x0, [x0, #72]
    affc:	f100001f 	cmp	x0, #0x0
    b000:	54000580 	b.eq	b0b0 <set_init_var+0x1c0>  // b.none
    b004:	f9406fe0 	ldr	x0, [sp, #216]
    b008:	f9402400 	ldr	x0, [x0, #72]
    b00c:	aa0003e1 	mov	x1, x0
    b010:	f94037e0 	ldr	x0, [sp, #104]
    b014:	94000516 	bl	c46c <idx_from_varname>
    b018:	f90063e0 	str	x0, [sp, #192]
    b01c:	f94037e0 	ldr	x0, [sp, #104]
    b020:	f9400801 	ldr	x1, [x0, #16]
    b024:	f94063e2 	ldr	x2, [sp, #192]
    b028:	d2800b00 	mov	x0, #0x58                  	// #88
    b02c:	9b007c40 	mul	x0, x2, x0
    b030:	8b000020 	add	x0, x1, x0
    b034:	f9402801 	ldr	x1, [x0, #80]
    b038:	f9402be0 	ldr	x0, [sp, #80]
    b03c:	d37df000 	lsl	x0, x0, #3
    b040:	8b000020 	add	x0, x1, x0
    b044:	f9400000 	ldr	x0, [x0]
    b048:	f9005fe0 	str	x0, [sp, #184]
    b04c:	f94067e0 	ldr	x0, [sp, #200]
    b050:	f9400000 	ldr	x0, [x0]
    b054:	9101e3e1 	add	x1, sp, #0x78
    b058:	aa0103e8 	mov	x8, x1
    b05c:	52800061 	mov	w1, #0x3                   	// #3
    b060:	97fff046 	bl	7178 <read_desc>
    b064:	f9405fe0 	ldr	x0, [sp, #184]
    b068:	d34cfc00 	lsr	x0, x0, #12
    b06c:	92408c00 	and	x0, x0, #0xfffffffff
    b070:	f9003fe0 	str	x0, [sp, #120]
    b074:	910043e0 	add	x0, sp, #0x10
    b078:	9101e3e1 	add	x1, sp, #0x78
    b07c:	a9400c22 	ldp	x2, x3, [x1]
    b080:	a9000c02 	stp	x2, x3, [x0]
    b084:	a9410c22 	ldp	x2, x3, [x1, #16]
    b088:	a9010c02 	stp	x2, x3, [x0, #16]
    b08c:	a9420c22 	ldp	x2, x3, [x1, #32]
    b090:	a9020c02 	stp	x2, x3, [x0, #32]
    b094:	a9430821 	ldp	x1, x2, [x1, #48]
    b098:	a9030801 	stp	x1, x2, [x0, #48]
    b09c:	910043e0 	add	x0, sp, #0x10
    b0a0:	97fff0db 	bl	740c <write_desc>
    b0a4:	aa0003e1 	mov	x1, x0
    b0a8:	f94067e0 	ldr	x0, [sp, #200]
    b0ac:	f9000001 	str	x1, [x0]
    b0b0:	d503201f 	nop
    b0b4:	f84e07fe 	ldr	x30, [sp], #224
    b0b8:	d65f03c0 	ret

000000000000b0bc <init_vars>:
    b0bc:	f81c0ffe 	str	x30, [sp, #-64]!
    b0c0:	f90017e0 	str	x0, [sp, #40]
    b0c4:	f90013e1 	str	x1, [sp, #32]
    b0c8:	f9000fe2 	str	x2, [sp, #24]
    b0cc:	b90017e3 	str	w3, [sp, #20]
    b0d0:	b9003fff 	str	wzr, [sp, #60]
    b0d4:	1400000b 	b	b100 <init_vars+0x44>
    b0d8:	b9803fe0 	ldrsw	x0, [sp, #60]
    b0dc:	b98017e1 	ldrsw	x1, [sp, #20]
    b0e0:	aa0103e3 	mov	x3, x1
    b0e4:	aa0003e2 	mov	x2, x0
    b0e8:	f9400fe1 	ldr	x1, [sp, #24]
    b0ec:	f94017e0 	ldr	x0, [sp, #40]
    b0f0:	97ffff80 	bl	aef0 <set_init_var>
    b0f4:	b9403fe0 	ldr	w0, [sp, #60]
    b0f8:	11000400 	add	w0, w0, #0x1
    b0fc:	b9003fe0 	str	w0, [sp, #60]
    b100:	f94013e0 	ldr	x0, [sp, #32]
    b104:	b9401800 	ldr	w0, [x0, #24]
    b108:	b9403fe1 	ldr	w1, [sp, #60]
    b10c:	6b00003f 	cmp	w1, w0
    b110:	54fffe4b 	b.lt	b0d8 <init_vars+0x1c>  // b.tstop
    b114:	b94017e3 	ldr	w3, [sp, #20]
    b118:	f9400fe2 	ldr	x2, [sp, #24]
    b11c:	f94013e1 	ldr	x1, [sp, #32]
    b120:	f94017e0 	ldr	x0, [sp, #40]
    b124:	9400023f 	bl	ba20 <concretization_postcheck>
    b128:	d503201f 	nop
    b12c:	f84407fe 	ldr	x30, [sp], #64
    b130:	d65f03c0 	ret

000000000000b134 <concretize_one>:
    b134:	f81d0ffe 	str	x30, [sp, #-48]!
    b138:	b9002fe0 	str	w0, [sp, #44]
    b13c:	f90013e1 	str	x1, [sp, #32]
    b140:	f9000fe2 	str	x2, [sp, #24]
    b144:	f9000be3 	str	x3, [sp, #16]
    b148:	b9002be4 	str	w4, [sp, #40]
    b14c:	b9402fe0 	ldr	w0, [sp, #44]
    b150:	7100001f 	cmp	w0, #0x0
    b154:	54000080 	b.eq	b164 <concretize_one+0x30>  // b.none
    b158:	7100041f 	cmp	w0, #0x1
    b15c:	540000c0 	b.eq	b174 <concretize_one+0x40>  // b.none
    b160:	1400000b 	b	b18c <concretize_one+0x58>
    b164:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    b168:	910e6000 	add	x0, x0, #0x398
    b16c:	97ffe45e 	bl	42e4 <fail>
    b170:	14000011 	b	b1b4 <concretize_one+0x80>
    b174:	b9402be3 	ldr	w3, [sp, #40]
    b178:	f9400be2 	ldr	x2, [sp, #16]
    b17c:	f9400fe1 	ldr	x1, [sp, #24]
    b180:	f94013e0 	ldr	x0, [sp, #32]
    b184:	94000e34 	bl	ea54 <concretize_random_one>
    b188:	1400000b 	b	b1b4 <concretize_one+0x80>
    b18c:	b0000080 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    b190:	910cb000 	add	x0, x0, #0x32c
    b194:	b9400001 	ldr	w1, [x0]
    b198:	b0000080 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    b19c:	910cb000 	add	x0, x0, #0x32c
    b1a0:	b9400002 	ldr	w2, [x0]
    b1a4:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    b1a8:	910f6000 	add	x0, x0, #0x3d8
    b1ac:	97ffe44e 	bl	42e4 <fail>
    b1b0:	d503201f 	nop
    b1b4:	f94013e0 	ldr	x0, [sp, #32]
    b1b8:	f9400800 	ldr	x0, [x0, #16]
    b1bc:	b9402be3 	ldr	w3, [sp, #40]
    b1c0:	aa0003e2 	mov	x2, x0
    b1c4:	f9400fe1 	ldr	x1, [sp, #24]
    b1c8:	f94013e0 	ldr	x0, [sp, #32]
    b1cc:	97ffffbc 	bl	b0bc <init_vars>
    b1d0:	d503201f 	nop
    b1d4:	f84307fe 	ldr	x30, [sp], #48
    b1d8:	d65f03c0 	ret

000000000000b1dc <concretize>:
    b1dc:	f81b0ffe 	str	x30, [sp, #-80]!
    b1e0:	b9002fe0 	str	w0, [sp, #44]
    b1e4:	f90013e1 	str	x1, [sp, #32]
    b1e8:	f9000fe2 	str	x2, [sp, #24]
    b1ec:	f9000be3 	str	x3, [sp, #16]
    b1f0:	b9002be4 	str	w4, [sp, #40]
    b1f4:	f9400be2 	ldr	x2, [sp, #16]
    b1f8:	f9400fe1 	ldr	x1, [sp, #24]
    b1fc:	f94013e0 	ldr	x0, [sp, #32]
    b200:	940000d3 	bl	b54c <concretization_precheck>
    b204:	b9402fe0 	ldr	w0, [sp, #44]
    b208:	7100001f 	cmp	w0, #0x0
    b20c:	54000080 	b.eq	b21c <concretize+0x40>  // b.none
    b210:	7100041f 	cmp	w0, #0x1
    b214:	540000e0 	b.eq	b230 <concretize+0x54>  // b.none
    b218:	1400000b 	b	b244 <concretize+0x68>
    b21c:	b9402be2 	ldr	w2, [sp, #40]
    b220:	f9400fe1 	ldr	x1, [sp, #24]
    b224:	f94013e0 	ldr	x0, [sp, #32]
    b228:	94000b8a 	bl	e050 <concretize_linear_all>
    b22c:	14000010 	b	b26c <concretize+0x90>
    b230:	b9402be3 	ldr	w3, [sp, #40]
    b234:	f9400be2 	ldr	x2, [sp, #16]
    b238:	f9400fe1 	ldr	x1, [sp, #24]
    b23c:	f94013e0 	ldr	x0, [sp, #32]
    b240:	94000ea8 	bl	ece0 <concretize_random_all>
    b244:	b0000080 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    b248:	910cb000 	add	x0, x0, #0x32c
    b24c:	b9400001 	ldr	w1, [x0]
    b250:	b0000080 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    b254:	910cb000 	add	x0, x0, #0x32c
    b258:	b9400002 	ldr	w2, [x0]
    b25c:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    b260:	910f6000 	add	x0, x0, #0x3d8
    b264:	97ffe420 	bl	42e4 <fail>
    b268:	d503201f 	nop
    b26c:	f90027ff 	str	xzr, [sp, #72]
    b270:	1400001e 	b	b2e8 <concretize+0x10c>
    b274:	b90047ff 	str	wzr, [sp, #68]
    b278:	14000014 	b	b2c8 <concretize+0xec>
    b27c:	f94013e0 	ldr	x0, [sp, #32]
    b280:	f9403803 	ldr	x3, [x0, #112]
    b284:	b98047e1 	ldrsw	x1, [sp, #68]
    b288:	d2800b00 	mov	x0, #0x58                  	// #88
    b28c:	9b007c20 	mul	x0, x1, x0
    b290:	f9400be1 	ldr	x1, [sp, #16]
    b294:	8b000020 	add	x0, x1, x0
    b298:	f9402801 	ldr	x1, [x0, #80]
    b29c:	f94027e0 	ldr	x0, [sp, #72]
    b2a0:	d37df000 	lsl	x0, x0, #3
    b2a4:	8b000020 	add	x0, x1, x0
    b2a8:	f9400000 	ldr	x0, [x0]
    b2ac:	aa0003e2 	mov	x2, x0
    b2b0:	52800061 	mov	w1, #0x3                   	// #3
    b2b4:	aa0303e0 	mov	x0, x3
    b2b8:	97ffed81 	bl	68bc <vmm_ensure_level>
    b2bc:	b94047e0 	ldr	w0, [sp, #68]
    b2c0:	11000400 	add	w0, w0, #0x1
    b2c4:	b90047e0 	str	w0, [sp, #68]
    b2c8:	f9400fe0 	ldr	x0, [sp, #24]
    b2cc:	b9401800 	ldr	w0, [x0, #24]
    b2d0:	b94047e1 	ldr	w1, [sp, #68]
    b2d4:	6b00003f 	cmp	w1, w0
    b2d8:	54fffd2b 	b.lt	b27c <concretize+0xa0>  // b.tstop
    b2dc:	f94027e0 	ldr	x0, [sp, #72]
    b2e0:	91000400 	add	x0, x0, #0x1
    b2e4:	f90027e0 	str	x0, [sp, #72]
    b2e8:	b9802be0 	ldrsw	x0, [sp, #40]
    b2ec:	f94027e1 	ldr	x1, [sp, #72]
    b2f0:	eb00003f 	cmp	x1, x0
    b2f4:	54fffc03 	b.cc	b274 <concretize+0x98>  // b.lo, b.ul, b.last
    b2f8:	f9001fff 	str	xzr, [sp, #56]
    b2fc:	1400000c 	b	b32c <concretize+0x150>
    b300:	f94013e0 	ldr	x0, [sp, #32]
    b304:	f9400800 	ldr	x0, [x0, #16]
    b308:	f9401fe1 	ldr	x1, [sp, #56]
    b30c:	2a0103e3 	mov	w3, w1
    b310:	aa0003e2 	mov	x2, x0
    b314:	f9400fe1 	ldr	x1, [sp, #24]
    b318:	f94013e0 	ldr	x0, [sp, #32]
    b31c:	97ffff68 	bl	b0bc <init_vars>
    b320:	f9401fe0 	ldr	x0, [sp, #56]
    b324:	91000400 	add	x0, x0, #0x1
    b328:	f9001fe0 	str	x0, [sp, #56]
    b32c:	b9802be0 	ldrsw	x0, [sp, #40]
    b330:	f9401fe1 	ldr	x1, [sp, #56]
    b334:	eb00003f 	cmp	x1, x0
    b338:	54fffe43 	b.cc	b300 <concretize+0x124>  // b.lo, b.ul, b.last
    b33c:	d503201f 	nop
    b340:	f84507fe 	ldr	x30, [sp], #80
    b344:	d65f03c0 	ret

000000000000b348 <concretize_allocate_st>:
    b348:	f81d0ffe 	str	x30, [sp, #-48]!
    b34c:	b9002fe0 	str	w0, [sp, #44]
    b350:	f90013e1 	str	x1, [sp, #32]
    b354:	f9000fe2 	str	x2, [sp, #24]
    b358:	b9002be3 	str	w3, [sp, #40]
    b35c:	b9402fe0 	ldr	w0, [sp, #44]
    b360:	7100001f 	cmp	w0, #0x0
    b364:	540001a0 	b.eq	b398 <concretize_allocate_st+0x50>  // b.none
    b368:	7100041f 	cmp	w0, #0x1
    b36c:	540001a0 	b.eq	b3a0 <concretize_allocate_st+0x58>  // b.none
    b370:	b0000080 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    b374:	910cb000 	add	x0, x0, #0x32c
    b378:	b9400001 	ldr	w1, [x0]
    b37c:	b0000080 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    b380:	910cb000 	add	x0, x0, #0x32c
    b384:	b9400002 	ldr	w2, [x0]
    b388:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    b38c:	91106000 	add	x0, x0, #0x418
    b390:	97ffe3d5 	bl	42e4 <fail>
    b394:	14000004 	b	b3a4 <concretize_allocate_st+0x5c>
    b398:	d503201f 	nop
    b39c:	14000002 	b	b3a4 <concretize_allocate_st+0x5c>
    b3a0:	d503201f 	nop
    b3a4:	d2800000 	mov	x0, #0x0                   	// #0
    b3a8:	f84307fe 	ldr	x30, [sp], #48
    b3ac:	d65f03c0 	ret

000000000000b3b0 <concretize_free_st>:
    b3b0:	f81d0ffe 	str	x30, [sp, #-48]!
    b3b4:	b9002fe0 	str	w0, [sp, #44]
    b3b8:	f90013e1 	str	x1, [sp, #32]
    b3bc:	f9000fe2 	str	x2, [sp, #24]
    b3c0:	b9002be3 	str	w3, [sp, #40]
    b3c4:	f9000be4 	str	x4, [sp, #16]
    b3c8:	b9402fe0 	ldr	w0, [sp, #44]
    b3cc:	7100001f 	cmp	w0, #0x0
    b3d0:	540001a0 	b.eq	b404 <concretize_free_st+0x54>  // b.none
    b3d4:	7100041f 	cmp	w0, #0x1
    b3d8:	540001a0 	b.eq	b40c <concretize_free_st+0x5c>  // b.none
    b3dc:	b0000080 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    b3e0:	910cb000 	add	x0, x0, #0x32c
    b3e4:	b9400001 	ldr	w1, [x0]
    b3e8:	b0000080 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    b3ec:	910cb000 	add	x0, x0, #0x32c
    b3f0:	b9400002 	ldr	w2, [x0]
    b3f4:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    b3f8:	91118000 	add	x0, x0, #0x460
    b3fc:	97ffe3ba 	bl	42e4 <fail>
    b400:	14000004 	b	b410 <concretize_free_st+0x60>
    b404:	d503201f 	nop
    b408:	14000002 	b	b410 <concretize_free_st+0x60>
    b40c:	d503201f 	nop
    b410:	d503201f 	nop
    b414:	f84307fe 	ldr	x30, [sp], #48
    b418:	d65f03c0 	ret

000000000000b41c <fail_postcheck>:
    b41c:	d11483ff 	sub	sp, sp, #0x520
    b420:	f90003fe 	str	x30, [sp]
    b424:	f90027e0 	str	x0, [sp, #72]
    b428:	f90023e1 	str	x1, [sp, #64]
    b42c:	b9003fe2 	str	w2, [sp, #60]
    b430:	f9001be3 	str	x3, [sp, #48]
    b434:	f90283e4 	str	x4, [sp, #1280]
    b438:	f90287e5 	str	x5, [sp, #1288]
    b43c:	f9028be6 	str	x6, [sp, #1296]
    b440:	f9028fe7 	str	x7, [sp, #1304]
    b444:	911003e0 	add	x0, sp, #0x400
    b448:	3d802000 	str	q0, [x0, #128]
    b44c:	911003e0 	add	x0, sp, #0x400
    b450:	3d802401 	str	q1, [x0, #144]
    b454:	911003e0 	add	x0, sp, #0x400
    b458:	3d802802 	str	q2, [x0, #160]
    b45c:	911003e0 	add	x0, sp, #0x400
    b460:	3d802c03 	str	q3, [x0, #176]
    b464:	911003e0 	add	x0, sp, #0x400
    b468:	3d803004 	str	q4, [x0, #192]
    b46c:	911003e0 	add	x0, sp, #0x400
    b470:	3d803405 	str	q5, [x0, #208]
    b474:	911003e0 	add	x0, sp, #0x400
    b478:	3d803806 	str	q6, [x0, #224]
    b47c:	911003e0 	add	x0, sp, #0x400
    b480:	3d803c07 	str	q7, [x0, #240]
    b484:	9101e3e0 	add	x0, sp, #0x78
    b488:	f9023fe0 	str	x0, [sp, #1144]
    b48c:	911483e0 	add	x0, sp, #0x520
    b490:	f9002fe0 	str	x0, [sp, #88]
    b494:	911483e0 	add	x0, sp, #0x520
    b498:	f90033e0 	str	x0, [sp, #96]
    b49c:	911403e0 	add	x0, sp, #0x500
    b4a0:	f90037e0 	str	x0, [sp, #104]
    b4a4:	128003e0 	mov	w0, #0xffffffe0            	// #-32
    b4a8:	b90073e0 	str	w0, [sp, #112]
    b4ac:	12800fe0 	mov	w0, #0xffffff80            	// #-128
    b4b0:	b90077e0 	str	w0, [sp, #116]
    b4b4:	910043e2 	add	x2, sp, #0x10
    b4b8:	910163e3 	add	x3, sp, #0x58
    b4bc:	a9400460 	ldp	x0, x1, [x3]
    b4c0:	a9000440 	stp	x0, x1, [x2]
    b4c4:	a9410460 	ldp	x0, x1, [x3, #16]
    b4c8:	a9010440 	stp	x0, x1, [x2, #16]
    b4cc:	910043e0 	add	x0, sp, #0x10
    b4d0:	aa0003e3 	mov	x3, x0
    b4d4:	f9401be2 	ldr	x2, [sp, #48]
    b4d8:	52800021 	mov	w1, #0x1                   	// #1
    b4dc:	f9423fe0 	ldr	x0, [sp, #1144]
    b4e0:	97ffdc65 	bl	2674 <vsprintf>
    b4e4:	f94023e0 	ldr	x0, [sp, #64]
    b4e8:	f9400001 	ldr	x1, [x0]
    b4ec:	9101e3e2 	add	x2, sp, #0x78
    b4f0:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    b4f4:	9112a000 	add	x0, x0, #0x4a8
    b4f8:	aa0203e3 	mov	x3, x2
    b4fc:	b9403fe2 	ldr	w2, [sp, #60]
    b500:	97ffe379 	bl	42e4 <fail>
    b504:	d503201f 	nop
    b508:	f94003fe 	ldr	x30, [sp]
    b50c:	911483ff 	add	sp, sp, #0x520
    b510:	d65f03c0 	ret

000000000000b514 <check_regions_no_pte_attrs>:
    b514:	d10083ff 	sub	sp, sp, #0x20
    b518:	f9000fe0 	str	x0, [sp, #24]
    b51c:	f9000be1 	str	x1, [sp, #16]
    b520:	f90007e2 	str	x2, [sp, #8]
    b524:	d503201f 	nop
    b528:	910083ff 	add	sp, sp, #0x20
    b52c:	d65f03c0 	ret

000000000000b530 <check_consistent_pte_mappings>:
    b530:	d10083ff 	sub	sp, sp, #0x20
    b534:	f9000fe0 	str	x0, [sp, #24]
    b538:	f9000be1 	str	x1, [sp, #16]
    b53c:	f90007e2 	str	x2, [sp, #8]
    b540:	d503201f 	nop
    b544:	910083ff 	add	sp, sp, #0x20
    b548:	d65f03c0 	ret

000000000000b54c <concretization_precheck>:
    b54c:	f81d0ffe 	str	x30, [sp, #-48]!
    b550:	f90017e0 	str	x0, [sp, #40]
    b554:	f90013e1 	str	x1, [sp, #32]
    b558:	f9000fe2 	str	x2, [sp, #24]
    b55c:	f9400fe2 	ldr	x2, [sp, #24]
    b560:	f94013e1 	ldr	x1, [sp, #32]
    b564:	f94017e0 	ldr	x0, [sp, #40]
    b568:	97ffffeb 	bl	b514 <check_regions_no_pte_attrs>
    b56c:	f9400fe2 	ldr	x2, [sp, #24]
    b570:	f94013e1 	ldr	x1, [sp, #32]
    b574:	f94017e0 	ldr	x0, [sp, #40]
    b578:	97ffffee 	bl	b530 <check_consistent_pte_mappings>
    b57c:	d503201f 	nop
    b580:	f84307fe 	ldr	x30, [sp], #48
    b584:	d65f03c0 	ret

000000000000b588 <postcheck_compat_undefined_region_nooverlap>:
    b588:	d10083ff 	sub	sp, sp, #0x20
    b58c:	f9000fe0 	str	x0, [sp, #24]
    b590:	f9000be1 	str	x1, [sp, #16]
    b594:	f90007e2 	str	x2, [sp, #8]
    b598:	b90007e3 	str	w3, [sp, #4]
    b59c:	d503201f 	nop
    b5a0:	910083ff 	add	sp, sp, #0x20
    b5a4:	d65f03c0 	ret

000000000000b5a8 <postcheck_overlapping_pages_pte_agree>:
    b5a8:	f81b0ffe 	str	x30, [sp, #-80]!
    b5ac:	f90017e0 	str	x0, [sp, #40]
    b5b0:	f90013e1 	str	x1, [sp, #32]
    b5b4:	f9000fe2 	str	x2, [sp, #24]
    b5b8:	b90017e3 	str	w3, [sp, #20]
    b5bc:	b9004fff 	str	wzr, [sp, #76]
    b5c0:	1400005a 	b	b728 <postcheck_overlapping_pages_pte_agree+0x180>
    b5c4:	b9404fe0 	ldr	w0, [sp, #76]
    b5c8:	11000400 	add	w0, w0, #0x1
    b5cc:	b9004be0 	str	w0, [sp, #72]
    b5d0:	1400004e 	b	b708 <postcheck_overlapping_pages_pte_agree+0x160>
    b5d4:	b9804fe1 	ldrsw	x1, [sp, #76]
    b5d8:	d2800b00 	mov	x0, #0x58                  	// #88
    b5dc:	9b007c20 	mul	x0, x1, x0
    b5e0:	f9400fe1 	ldr	x1, [sp, #24]
    b5e4:	8b000020 	add	x0, x1, x0
    b5e8:	f90023e0 	str	x0, [sp, #64]
    b5ec:	b9804be1 	ldrsw	x1, [sp, #72]
    b5f0:	d2800b00 	mov	x0, #0x58                  	// #88
    b5f4:	9b007c20 	mul	x0, x1, x0
    b5f8:	f9400fe1 	ldr	x1, [sp, #24]
    b5fc:	8b000020 	add	x0, x1, x0
    b600:	f9001fe0 	str	x0, [sp, #56]
    b604:	f94023e0 	ldr	x0, [sp, #64]
    b608:	f9402801 	ldr	x1, [x0, #80]
    b60c:	b98017e0 	ldrsw	x0, [sp, #20]
    b610:	d37df000 	lsl	x0, x0, #3
    b614:	8b000020 	add	x0, x1, x0
    b618:	f9400000 	ldr	x0, [x0]
    b61c:	d34cfc01 	lsr	x1, x0, #12
    b620:	f9401fe0 	ldr	x0, [sp, #56]
    b624:	f9402802 	ldr	x2, [x0, #80]
    b628:	b98017e0 	ldrsw	x0, [sp, #20]
    b62c:	d37df000 	lsl	x0, x0, #3
    b630:	8b000040 	add	x0, x2, x0
    b634:	f9400000 	ldr	x0, [x0]
    b638:	d34cfc00 	lsr	x0, x0, #12
    b63c:	ca000020 	eor	x0, x1, x0
    b640:	92408c00 	and	x0, x0, #0xfffffffff
    b644:	f100001f 	cmp	x0, #0x0
    b648:	540005a1 	b.ne	b6fc <postcheck_overlapping_pages_pte_agree+0x154>  // b.any
    b64c:	f94023e0 	ldr	x0, [sp, #64]
    b650:	f9401001 	ldr	x1, [x0, #32]
    b654:	f9401fe0 	ldr	x0, [sp, #56]
    b658:	f9401000 	ldr	x0, [x0, #32]
    b65c:	eb00003f 	cmp	x1, x0
    b660:	540001c0 	b.eq	b698 <postcheck_overlapping_pages_pte_agree+0xf0>  // b.none
    b664:	f94023e0 	ldr	x0, [sp, #64]
    b668:	f9400401 	ldr	x1, [x0, #8]
    b66c:	f9401fe0 	ldr	x0, [sp, #56]
    b670:	f9400402 	ldr	x2, [x0, #8]
    b674:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    b678:	9113a000 	add	x0, x0, #0x4e8
    b67c:	aa0203e5 	mov	x5, x2
    b680:	aa0103e4 	mov	x4, x1
    b684:	aa0003e3 	mov	x3, x0
    b688:	b94017e2 	ldr	w2, [sp, #20]
    b68c:	f94013e1 	ldr	x1, [sp, #32]
    b690:	f94017e0 	ldr	x0, [sp, #40]
    b694:	97ffff62 	bl	b41c <fail_postcheck>
    b698:	f94023e0 	ldr	x0, [sp, #64]
    b69c:	f9400c01 	ldr	x1, [x0, #24]
    b6a0:	f9401fe0 	ldr	x0, [sp, #56]
    b6a4:	f9400c00 	ldr	x0, [x0, #24]
    b6a8:	eb00003f 	cmp	x1, x0
    b6ac:	54000280 	b.eq	b6fc <postcheck_overlapping_pages_pte_agree+0x154>  // b.none
    b6b0:	f94023e0 	ldr	x0, [sp, #64]
    b6b4:	f9400401 	ldr	x1, [x0, #8]
    b6b8:	f9401fe0 	ldr	x0, [sp, #56]
    b6bc:	f9400402 	ldr	x2, [x0, #8]
    b6c0:	f94023e0 	ldr	x0, [sp, #64]
    b6c4:	f9400c03 	ldr	x3, [x0, #24]
    b6c8:	f9401fe0 	ldr	x0, [sp, #56]
    b6cc:	f9400c04 	ldr	x4, [x0, #24]
    b6d0:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    b6d4:	9114a000 	add	x0, x0, #0x528
    b6d8:	aa0403e7 	mov	x7, x4
    b6dc:	aa0303e6 	mov	x6, x3
    b6e0:	aa0203e5 	mov	x5, x2
    b6e4:	aa0103e4 	mov	x4, x1
    b6e8:	aa0003e3 	mov	x3, x0
    b6ec:	b94017e2 	ldr	w2, [sp, #20]
    b6f0:	f94013e1 	ldr	x1, [sp, #32]
    b6f4:	f94017e0 	ldr	x0, [sp, #40]
    b6f8:	97ffff49 	bl	b41c <fail_postcheck>
    b6fc:	b9404be0 	ldr	w0, [sp, #72]
    b700:	11000400 	add	w0, w0, #0x1
    b704:	b9004be0 	str	w0, [sp, #72]
    b708:	f94013e0 	ldr	x0, [sp, #32]
    b70c:	b9401800 	ldr	w0, [x0, #24]
    b710:	b9404be1 	ldr	w1, [sp, #72]
    b714:	6b00003f 	cmp	w1, w0
    b718:	54fff5eb 	b.lt	b5d4 <postcheck_overlapping_pages_pte_agree+0x2c>  // b.tstop
    b71c:	b9404fe0 	ldr	w0, [sp, #76]
    b720:	11000400 	add	w0, w0, #0x1
    b724:	b9004fe0 	str	w0, [sp, #76]
    b728:	f94013e0 	ldr	x0, [sp, #32]
    b72c:	b9401800 	ldr	w0, [x0, #24]
    b730:	b9404fe1 	ldr	w1, [sp, #76]
    b734:	6b00003f 	cmp	w1, w0
    b738:	54fff46b 	b.lt	b5c4 <postcheck_overlapping_pages_pte_agree+0x1c>  // b.tstop
    b73c:	d503201f 	nop
    b740:	f84507fe 	ldr	x30, [sp], #80
    b744:	d65f03c0 	ret

000000000000b748 <postcheck_unpinned_not_same_page>:
    b748:	f81b0ffe 	str	x30, [sp, #-80]!
    b74c:	f90017e0 	str	x0, [sp, #40]
    b750:	f90013e1 	str	x1, [sp, #32]
    b754:	f9000fe2 	str	x2, [sp, #24]
    b758:	b90017e3 	str	w3, [sp, #20]
    b75c:	b9004fff 	str	wzr, [sp, #76]
    b760:	14000043 	b	b86c <postcheck_unpinned_not_same_page+0x124>
    b764:	b9404fe0 	ldr	w0, [sp, #76]
    b768:	11000400 	add	w0, w0, #0x1
    b76c:	b9004be0 	str	w0, [sp, #72]
    b770:	14000037 	b	b84c <postcheck_unpinned_not_same_page+0x104>
    b774:	b9804fe1 	ldrsw	x1, [sp, #76]
    b778:	d2800b00 	mov	x0, #0x58                  	// #88
    b77c:	9b007c20 	mul	x0, x1, x0
    b780:	f9400fe1 	ldr	x1, [sp, #24]
    b784:	8b000020 	add	x0, x1, x0
    b788:	f90023e0 	str	x0, [sp, #64]
    b78c:	b9804be1 	ldrsw	x1, [sp, #72]
    b790:	d2800b00 	mov	x0, #0x58                  	// #88
    b794:	9b007c20 	mul	x0, x1, x0
    b798:	f9400fe1 	ldr	x1, [sp, #24]
    b79c:	8b000020 	add	x0, x1, x0
    b7a0:	f9001fe0 	str	x0, [sp, #56]
    b7a4:	f94023e0 	ldr	x0, [sp, #64]
    b7a8:	3940a000 	ldrb	w0, [x0, #40]
    b7ac:	7100001f 	cmp	w0, #0x0
    b7b0:	54000481 	b.ne	b840 <postcheck_unpinned_not_same_page+0xf8>  // b.any
    b7b4:	f9401fe0 	ldr	x0, [sp, #56]
    b7b8:	3940a000 	ldrb	w0, [x0, #40]
    b7bc:	7100001f 	cmp	w0, #0x0
    b7c0:	54000401 	b.ne	b840 <postcheck_unpinned_not_same_page+0xf8>  // b.any
    b7c4:	f94023e0 	ldr	x0, [sp, #64]
    b7c8:	f9402801 	ldr	x1, [x0, #80]
    b7cc:	b98017e0 	ldrsw	x0, [sp, #20]
    b7d0:	d37df000 	lsl	x0, x0, #3
    b7d4:	8b000020 	add	x0, x1, x0
    b7d8:	f9400000 	ldr	x0, [x0]
    b7dc:	d34cfc01 	lsr	x1, x0, #12
    b7e0:	f9401fe0 	ldr	x0, [sp, #56]
    b7e4:	f9402802 	ldr	x2, [x0, #80]
    b7e8:	b98017e0 	ldrsw	x0, [sp, #20]
    b7ec:	d37df000 	lsl	x0, x0, #3
    b7f0:	8b000040 	add	x0, x2, x0
    b7f4:	f9400000 	ldr	x0, [x0]
    b7f8:	d34cfc00 	lsr	x0, x0, #12
    b7fc:	ca000020 	eor	x0, x1, x0
    b800:	92408c00 	and	x0, x0, #0xfffffffff
    b804:	f100001f 	cmp	x0, #0x0
    b808:	540001c1 	b.ne	b840 <postcheck_unpinned_not_same_page+0xf8>  // b.any
    b80c:	f94023e0 	ldr	x0, [sp, #64]
    b810:	f9400401 	ldr	x1, [x0, #8]
    b814:	f9401fe0 	ldr	x0, [sp, #56]
    b818:	f9400402 	ldr	x2, [x0, #8]
    b81c:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    b820:	91160000 	add	x0, x0, #0x580
    b824:	aa0203e5 	mov	x5, x2
    b828:	aa0103e4 	mov	x4, x1
    b82c:	aa0003e3 	mov	x3, x0
    b830:	b94017e2 	ldr	w2, [sp, #20]
    b834:	f94013e1 	ldr	x1, [sp, #32]
    b838:	f94017e0 	ldr	x0, [sp, #40]
    b83c:	97fffef8 	bl	b41c <fail_postcheck>
    b840:	b9404be0 	ldr	w0, [sp, #72]
    b844:	11000400 	add	w0, w0, #0x1
    b848:	b9004be0 	str	w0, [sp, #72]
    b84c:	f94013e0 	ldr	x0, [sp, #32]
    b850:	b9401800 	ldr	w0, [x0, #24]
    b854:	b9404be1 	ldr	w1, [sp, #72]
    b858:	6b00003f 	cmp	w1, w0
    b85c:	54fff8cb 	b.lt	b774 <postcheck_unpinned_not_same_page+0x2c>  // b.tstop
    b860:	b9404fe0 	ldr	w0, [sp, #76]
    b864:	11000400 	add	w0, w0, #0x1
    b868:	b9004fe0 	str	w0, [sp, #76]
    b86c:	f94013e0 	ldr	x0, [sp, #32]
    b870:	b9401800 	ldr	w0, [x0, #24]
    b874:	b9404fe1 	ldr	w1, [sp, #76]
    b878:	6b00003f 	cmp	w1, w0
    b87c:	54fff74b 	b.lt	b764 <postcheck_unpinned_not_same_page+0x1c>  // b.tstop
    b880:	d503201f 	nop
    b884:	f84507fe 	ldr	x30, [sp], #80
    b888:	d65f03c0 	ret

000000000000b88c <postcheck_unpinned_different_page_unrelated_vars>:
    b88c:	f81b0ffe 	str	x30, [sp, #-80]!
    b890:	f90017e0 	str	x0, [sp, #40]
    b894:	f90013e1 	str	x1, [sp, #32]
    b898:	f9000fe2 	str	x2, [sp, #24]
    b89c:	b90017e3 	str	w3, [sp, #20]
    b8a0:	b9004fff 	str	wzr, [sp, #76]
    b8a4:	14000057 	b	ba00 <postcheck_unpinned_different_page_unrelated_vars+0x174>
    b8a8:	b9404fe0 	ldr	w0, [sp, #76]
    b8ac:	11000400 	add	w0, w0, #0x1
    b8b0:	b9004be0 	str	w0, [sp, #72]
    b8b4:	1400004b 	b	b9e0 <postcheck_unpinned_different_page_unrelated_vars+0x154>
    b8b8:	b9804fe1 	ldrsw	x1, [sp, #76]
    b8bc:	d2800b00 	mov	x0, #0x58                  	// #88
    b8c0:	9b007c20 	mul	x0, x1, x0
    b8c4:	f9400fe1 	ldr	x1, [sp, #24]
    b8c8:	8b000020 	add	x0, x1, x0
    b8cc:	f90023e0 	str	x0, [sp, #64]
    b8d0:	b9804be1 	ldrsw	x1, [sp, #72]
    b8d4:	d2800b00 	mov	x0, #0x58                  	// #88
    b8d8:	9b007c20 	mul	x0, x1, x0
    b8dc:	f9400fe1 	ldr	x1, [sp, #24]
    b8e0:	8b000020 	add	x0, x1, x0
    b8e4:	f9001fe0 	str	x0, [sp, #56]
    b8e8:	f94023e0 	ldr	x0, [sp, #64]
    b8ec:	f9402801 	ldr	x1, [x0, #80]
    b8f0:	b98017e0 	ldrsw	x0, [sp, #20]
    b8f4:	d37df000 	lsl	x0, x0, #3
    b8f8:	8b000020 	add	x0, x1, x0
    b8fc:	f9400000 	ldr	x0, [x0]
    b900:	d34cfc01 	lsr	x1, x0, #12
    b904:	f9401fe0 	ldr	x0, [sp, #56]
    b908:	f9402802 	ldr	x2, [x0, #80]
    b90c:	b98017e0 	ldrsw	x0, [sp, #20]
    b910:	d37df000 	lsl	x0, x0, #3
    b914:	8b000040 	add	x0, x2, x0
    b918:	f9400000 	ldr	x0, [x0]
    b91c:	d34cfc00 	lsr	x0, x0, #12
    b920:	ca000020 	eor	x0, x1, x0
    b924:	92408c00 	and	x0, x0, #0xfffffffff
    b928:	f100001f 	cmp	x0, #0x0
    b92c:	54000541 	b.ne	b9d4 <postcheck_unpinned_different_page_unrelated_vars+0x148>  // b.any
    b930:	f94023e0 	ldr	x0, [sp, #64]
    b934:	3940a000 	ldrb	w0, [x0, #40]
    b938:	7100001f 	cmp	w0, #0x0
    b93c:	54000161 	b.ne	b968 <postcheck_unpinned_different_page_unrelated_vars+0xdc>  // b.any
    b940:	f9401fe0 	ldr	x0, [sp, #56]
    b944:	3940a000 	ldrb	w0, [x0, #40]
    b948:	7100001f 	cmp	w0, #0x0
    b94c:	540000e0 	b.eq	b968 <postcheck_unpinned_different_page_unrelated_vars+0xdc>  // b.none
    b950:	f9401fe0 	ldr	x0, [sp, #56]
    b954:	f9401801 	ldr	x1, [x0, #48]
    b958:	f94023e0 	ldr	x0, [sp, #64]
    b95c:	f9400400 	ldr	x0, [x0, #8]
    b960:	eb00003f 	cmp	x1, x0
    b964:	540001e1 	b.ne	b9a0 <postcheck_unpinned_different_page_unrelated_vars+0x114>  // b.any
    b968:	f94023e0 	ldr	x0, [sp, #64]
    b96c:	3940a000 	ldrb	w0, [x0, #40]
    b970:	7100001f 	cmp	w0, #0x0
    b974:	54000300 	b.eq	b9d4 <postcheck_unpinned_different_page_unrelated_vars+0x148>  // b.none
    b978:	f9401fe0 	ldr	x0, [sp, #56]
    b97c:	3940a000 	ldrb	w0, [x0, #40]
    b980:	7100001f 	cmp	w0, #0x0
    b984:	54000281 	b.ne	b9d4 <postcheck_unpinned_different_page_unrelated_vars+0x148>  // b.any
    b988:	f94023e0 	ldr	x0, [sp, #64]
    b98c:	f9401801 	ldr	x1, [x0, #48]
    b990:	f9401fe0 	ldr	x0, [sp, #56]
    b994:	f9400400 	ldr	x0, [x0, #8]
    b998:	eb00003f 	cmp	x1, x0
    b99c:	540001c0 	b.eq	b9d4 <postcheck_unpinned_different_page_unrelated_vars+0x148>  // b.none
    b9a0:	f94023e0 	ldr	x0, [sp, #64]
    b9a4:	f9400401 	ldr	x1, [x0, #8]
    b9a8:	f9401fe0 	ldr	x0, [sp, #56]
    b9ac:	f9400402 	ldr	x2, [x0, #8]
    b9b0:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    b9b4:	91170000 	add	x0, x0, #0x5c0
    b9b8:	aa0203e5 	mov	x5, x2
    b9bc:	aa0103e4 	mov	x4, x1
    b9c0:	aa0003e3 	mov	x3, x0
    b9c4:	b94017e2 	ldr	w2, [sp, #20]
    b9c8:	f94013e1 	ldr	x1, [sp, #32]
    b9cc:	f94017e0 	ldr	x0, [sp, #40]
    b9d0:	97fffe93 	bl	b41c <fail_postcheck>
    b9d4:	b9404be0 	ldr	w0, [sp, #72]
    b9d8:	11000400 	add	w0, w0, #0x1
    b9dc:	b9004be0 	str	w0, [sp, #72]
    b9e0:	f94013e0 	ldr	x0, [sp, #32]
    b9e4:	b9401800 	ldr	w0, [x0, #24]
    b9e8:	b9404be1 	ldr	w1, [sp, #72]
    b9ec:	6b00003f 	cmp	w1, w0
    b9f0:	54fff64b 	b.lt	b8b8 <postcheck_unpinned_different_page_unrelated_vars+0x2c>  // b.tstop
    b9f4:	b9404fe0 	ldr	w0, [sp, #76]
    b9f8:	11000400 	add	w0, w0, #0x1
    b9fc:	b9004fe0 	str	w0, [sp, #76]
    ba00:	f94013e0 	ldr	x0, [sp, #32]
    ba04:	b9401800 	ldr	w0, [x0, #24]
    ba08:	b9404fe1 	ldr	w1, [sp, #76]
    ba0c:	6b00003f 	cmp	w1, w0
    ba10:	54fff4cb 	b.lt	b8a8 <postcheck_unpinned_different_page_unrelated_vars+0x1c>  // b.tstop
    ba14:	d503201f 	nop
    ba18:	f84507fe 	ldr	x30, [sp], #80
    ba1c:	d65f03c0 	ret

000000000000ba20 <concretization_postcheck>:
    ba20:	f81d0ffe 	str	x30, [sp, #-48]!
    ba24:	f90017e0 	str	x0, [sp, #40]
    ba28:	f90013e1 	str	x1, [sp, #32]
    ba2c:	f9000fe2 	str	x2, [sp, #24]
    ba30:	b90017e3 	str	w3, [sp, #20]
    ba34:	b94017e3 	ldr	w3, [sp, #20]
    ba38:	f9400fe2 	ldr	x2, [sp, #24]
    ba3c:	f94013e1 	ldr	x1, [sp, #32]
    ba40:	f94017e0 	ldr	x0, [sp, #40]
    ba44:	97fffed9 	bl	b5a8 <postcheck_overlapping_pages_pte_agree>
    ba48:	b94017e3 	ldr	w3, [sp, #20]
    ba4c:	f9400fe2 	ldr	x2, [sp, #24]
    ba50:	f94013e1 	ldr	x1, [sp, #32]
    ba54:	f94017e0 	ldr	x0, [sp, #40]
    ba58:	97ffff3c 	bl	b748 <postcheck_unpinned_not_same_page>
    ba5c:	b94017e3 	ldr	w3, [sp, #20]
    ba60:	f9400fe2 	ldr	x2, [sp, #24]
    ba64:	f94013e1 	ldr	x1, [sp, #32]
    ba68:	f94017e0 	ldr	x0, [sp, #40]
    ba6c:	97ffff88 	bl	b88c <postcheck_unpinned_different_page_unrelated_vars>
    ba70:	d503201f 	nop
    ba74:	f84307fe 	ldr	x30, [sp], #48
    ba78:	d65f03c0 	ret

000000000000ba7c <init_test_ctx>:
    ba7c:	d10503ff 	sub	sp, sp, #0x140
    ba80:	f90003fe 	str	x30, [sp]
    ba84:	f90017e0 	str	x0, [sp, #40]
    ba88:	f90013e1 	str	x1, [sp, #32]
    ba8c:	b9001fe2 	str	w2, [sp, #28]
    ba90:	f94013e0 	ldr	x0, [sp, #32]
    ba94:	b9401803 	ldr	w3, [x0, #24]
    ba98:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    ba9c:	9117e004 	add	x4, x0, #0x5f8
    baa0:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    baa4:	91182002 	add	x2, x0, #0x608
    baa8:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    baac:	911c8001 	add	x1, x0, #0x720
    bab0:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    bab4:	91186000 	add	x0, x0, #0x618
    bab8:	aa0403e5 	mov	x5, x4
    babc:	2a0303e4 	mov	w4, w3
    bac0:	aa0203e3 	mov	x3, x2
    bac4:	aa0103e2 	mov	x2, x1
    bac8:	52800081 	mov	w1, #0x4                   	// #4
    bacc:	97ffdd5f 	bl	3048 <_debug>
    bad0:	f94013e0 	ldr	x0, [sp, #32]
    bad4:	b9401800 	ldr	w0, [x0, #24]
    bad8:	93407c01 	sxtw	x1, w0
    badc:	d2800b00 	mov	x0, #0x58                  	// #88
    bae0:	9b007c20 	mul	x0, x1, x0
    bae4:	d2800b01 	mov	x1, #0x58                  	// #88
    bae8:	97fff1b9 	bl	81cc <alloc_with_alignment>
    baec:	f9008fe0 	str	x0, [sp, #280]
    baf0:	f9408fe0 	ldr	x0, [sp, #280]
    baf4:	f9008be0 	str	x0, [sp, #272]
    baf8:	f94013e0 	ldr	x0, [sp, #32]
    bafc:	b9402803 	ldr	w3, [x0, #40]
    bb00:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    bb04:	91190004 	add	x4, x0, #0x640
    bb08:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    bb0c:	91182002 	add	x2, x0, #0x608
    bb10:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    bb14:	911c8001 	add	x1, x0, #0x720
    bb18:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    bb1c:	91186000 	add	x0, x0, #0x618
    bb20:	aa0403e5 	mov	x5, x4
    bb24:	2a0303e4 	mov	w4, w3
    bb28:	aa0203e3 	mov	x3, x2
    bb2c:	aa0103e2 	mov	x2, x1
    bb30:	528000a1 	mov	w1, #0x5                   	// #5
    bb34:	97ffdd45 	bl	3048 <_debug>
    bb38:	f94013e0 	ldr	x0, [sp, #32]
    bb3c:	b9402800 	ldr	w0, [x0, #40]
    bb40:	93407c00 	sxtw	x0, w0
    bb44:	d37df000 	lsl	x0, x0, #3
    bb48:	d2800101 	mov	x1, #0x8                   	// #8
    bb4c:	97fff1a0 	bl	81cc <alloc_with_alignment>
    bb50:	f90087e0 	str	x0, [sp, #264]
    bb54:	f94087e0 	ldr	x0, [sp, #264]
    bb58:	f90083e0 	str	x0, [sp, #256]
    bb5c:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    bb60:	91194003 	add	x3, x0, #0x650
    bb64:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    bb68:	91182002 	add	x2, x0, #0x608
    bb6c:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    bb70:	911c8001 	add	x1, x0, #0x720
    bb74:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    bb78:	91186000 	add	x0, x0, #0x618
    bb7c:	aa0303e5 	mov	x5, x3
    bb80:	52800024 	mov	w4, #0x1                   	// #1
    bb84:	aa0203e3 	mov	x3, x2
    bb88:	aa0103e2 	mov	x2, x1
    bb8c:	528000c1 	mov	w1, #0x6                   	// #6
    bb90:	97ffdd2e 	bl	3048 <_debug>
    bb94:	d2800301 	mov	x1, #0x18                  	// #24
    bb98:	d2800300 	mov	x0, #0x18                  	// #24
    bb9c:	97fff18c 	bl	81cc <alloc_with_alignment>
    bba0:	f9007fe0 	str	x0, [sp, #248]
    bba4:	f9407fe0 	ldr	x0, [sp, #248]
    bba8:	f9007be0 	str	x0, [sp, #240]
    bbac:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    bbb0:	91194003 	add	x3, x0, #0x650
    bbb4:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    bbb8:	91182002 	add	x2, x0, #0x608
    bbbc:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    bbc0:	911c8001 	add	x1, x0, #0x720
    bbc4:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    bbc8:	91186000 	add	x0, x0, #0x618
    bbcc:	aa0303e5 	mov	x5, x3
    bbd0:	52804004 	mov	w4, #0x200                 	// #512
    bbd4:	aa0203e3 	mov	x3, x2
    bbd8:	aa0103e2 	mov	x2, x1
    bbdc:	52800101 	mov	w1, #0x8                   	// #8
    bbe0:	97ffdd1a 	bl	3048 <_debug>
    bbe4:	d2800301 	mov	x1, #0x18                  	// #24
    bbe8:	d2860000 	mov	x0, #0x3000                	// #12288
    bbec:	97fff178 	bl	81cc <alloc_with_alignment>
    bbf0:	f90077e0 	str	x0, [sp, #232]
    bbf4:	f94077e0 	ldr	x0, [sp, #232]
    bbf8:	f90073e0 	str	x0, [sp, #224]
    bbfc:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    bc00:	91194003 	add	x3, x0, #0x650
    bc04:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    bc08:	91182002 	add	x2, x0, #0x608
    bc0c:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    bc10:	911c8001 	add	x1, x0, #0x720
    bc14:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    bc18:	91186000 	add	x0, x0, #0x618
    bc1c:	aa0303e5 	mov	x5, x3
    bc20:	52804004 	mov	w4, #0x200                 	// #512
    bc24:	aa0203e3 	mov	x3, x2
    bc28:	aa0103e2 	mov	x2, x1
    bc2c:	52800121 	mov	w1, #0x9                   	// #9
    bc30:	97ffdd06 	bl	3048 <_debug>
    bc34:	d2800301 	mov	x1, #0x18                  	// #24
    bc38:	d2860000 	mov	x0, #0x3000                	// #12288
    bc3c:	97fff164 	bl	81cc <alloc_with_alignment>
    bc40:	f9006fe0 	str	x0, [sp, #216]
    bc44:	f9406fe0 	ldr	x0, [sp, #216]
    bc48:	f9006be0 	str	x0, [sp, #208]
    bc4c:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    bc50:	91194003 	add	x3, x0, #0x650
    bc54:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    bc58:	91182002 	add	x2, x0, #0x608
    bc5c:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    bc60:	911c8001 	add	x1, x0, #0x720
    bc64:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    bc68:	91186000 	add	x0, x0, #0x618
    bc6c:	aa0303e5 	mov	x5, x3
    bc70:	52804004 	mov	w4, #0x200                 	// #512
    bc74:	aa0203e3 	mov	x3, x2
    bc78:	aa0103e2 	mov	x2, x1
    bc7c:	52800141 	mov	w1, #0xa                   	// #10
    bc80:	97ffdcf2 	bl	3048 <_debug>
    bc84:	d2800301 	mov	x1, #0x18                  	// #24
    bc88:	d2860000 	mov	x0, #0x3000                	// #12288
    bc8c:	97fff150 	bl	81cc <alloc_with_alignment>
    bc90:	f90067e0 	str	x0, [sp, #200]
    bc94:	f94067e0 	ldr	x0, [sp, #200]
    bc98:	f90063e0 	str	x0, [sp, #192]
    bc9c:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    bca0:	91194003 	add	x3, x0, #0x650
    bca4:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    bca8:	91182002 	add	x2, x0, #0x608
    bcac:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    bcb0:	911c8001 	add	x1, x0, #0x720
    bcb4:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    bcb8:	91186000 	add	x0, x0, #0x618
    bcbc:	aa0303e5 	mov	x5, x3
    bcc0:	52804004 	mov	w4, #0x200                 	// #512
    bcc4:	aa0203e3 	mov	x3, x2
    bcc8:	aa0103e2 	mov	x2, x1
    bccc:	52800161 	mov	w1, #0xb                   	// #11
    bcd0:	97ffdcde 	bl	3048 <_debug>
    bcd4:	d2800301 	mov	x1, #0x18                  	// #24
    bcd8:	d2860000 	mov	x0, #0x3000                	// #12288
    bcdc:	97fff13c 	bl	81cc <alloc_with_alignment>
    bce0:	f9005fe0 	str	x0, [sp, #184]
    bce4:	f9405fe0 	ldr	x0, [sp, #184]
    bce8:	f9005be0 	str	x0, [sp, #176]
    bcec:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    bcf0:	91194003 	add	x3, x0, #0x650
    bcf4:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    bcf8:	91182002 	add	x2, x0, #0x608
    bcfc:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    bd00:	911c8001 	add	x1, x0, #0x720
    bd04:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    bd08:	91186000 	add	x0, x0, #0x618
    bd0c:	aa0303e5 	mov	x5, x3
    bd10:	b9401fe4 	ldr	w4, [sp, #28]
    bd14:	aa0203e3 	mov	x3, x2
    bd18:	aa0103e2 	mov	x2, x1
    bd1c:	52800181 	mov	w1, #0xc                   	// #12
    bd20:	97ffdcca 	bl	3048 <_debug>
    bd24:	b9801fe1 	ldrsw	x1, [sp, #28]
    bd28:	d2800300 	mov	x0, #0x18                  	// #24
    bd2c:	9b007c20 	mul	x0, x1, x0
    bd30:	d2800301 	mov	x1, #0x18                  	// #24
    bd34:	97fff126 	bl	81cc <alloc_with_alignment>
    bd38:	f90057e0 	str	x0, [sp, #168]
    bd3c:	f94057e0 	ldr	x0, [sp, #168]
    bd40:	f90053e0 	str	x0, [sp, #160]
    bd44:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    bd48:	91194003 	add	x3, x0, #0x650
    bd4c:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    bd50:	91182002 	add	x2, x0, #0x608
    bd54:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    bd58:	911c8001 	add	x1, x0, #0x720
    bd5c:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    bd60:	91186000 	add	x0, x0, #0x618
    bd64:	aa0303e5 	mov	x5, x3
    bd68:	52800024 	mov	w4, #0x1                   	// #1
    bd6c:	aa0203e3 	mov	x3, x2
    bd70:	aa0103e2 	mov	x2, x1
    bd74:	528001a1 	mov	w1, #0xd                   	// #13
    bd78:	97ffdcb4 	bl	3048 <_debug>
    bd7c:	d2800301 	mov	x1, #0x18                  	// #24
    bd80:	d2800300 	mov	x0, #0x18                  	// #24
    bd84:	97fff112 	bl	81cc <alloc_with_alignment>
    bd88:	f9004fe0 	str	x0, [sp, #152]
    bd8c:	f9404fe0 	ldr	x0, [sp, #152]
    bd90:	f9004be0 	str	x0, [sp, #144]
    bd94:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    bd98:	91196003 	add	x3, x0, #0x658
    bd9c:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    bda0:	91182002 	add	x2, x0, #0x608
    bda4:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    bda8:	911c8001 	add	x1, x0, #0x720
    bdac:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    bdb0:	91186000 	add	x0, x0, #0x618
    bdb4:	aa0303e5 	mov	x5, x3
    bdb8:	b9401fe4 	ldr	w4, [sp, #28]
    bdbc:	aa0203e3 	mov	x3, x2
    bdc0:	aa0103e2 	mov	x2, x1
    bdc4:	528001c1 	mov	w1, #0xe                   	// #14
    bdc8:	97ffdca0 	bl	3048 <_debug>
    bdcc:	b9801fe0 	ldrsw	x0, [sp, #28]
    bdd0:	d37ef400 	lsl	x0, x0, #2
    bdd4:	d2800081 	mov	x1, #0x4                   	// #4
    bdd8:	97fff0fd 	bl	81cc <alloc_with_alignment>
    bddc:	f90047e0 	str	x0, [sp, #136]
    bde0:	f94047e0 	ldr	x0, [sp, #136]
    bde4:	f90043e0 	str	x0, [sp, #128]
    bde8:	b0000080 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    bdec:	911fa000 	add	x0, x0, #0x7e8
    bdf0:	f9400003 	ldr	x3, [x0]
    bdf4:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    bdf8:	91196004 	add	x4, x0, #0x658
    bdfc:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    be00:	91182002 	add	x2, x0, #0x608
    be04:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    be08:	911c8001 	add	x1, x0, #0x720
    be0c:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    be10:	91186000 	add	x0, x0, #0x618
    be14:	aa0403e5 	mov	x5, x4
    be18:	aa0303e4 	mov	x4, x3
    be1c:	aa0203e3 	mov	x3, x2
    be20:	aa0103e2 	mov	x2, x1
    be24:	528001e1 	mov	w1, #0xf                   	// #15
    be28:	97ffdc88 	bl	3048 <_debug>
    be2c:	b0000080 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    be30:	911fa000 	add	x0, x0, #0x7e8
    be34:	f9400000 	ldr	x0, [x0]
    be38:	d37ef400 	lsl	x0, x0, #2
    be3c:	d2800081 	mov	x1, #0x4                   	// #4
    be40:	97fff0e3 	bl	81cc <alloc_with_alignment>
    be44:	f9003fe0 	str	x0, [sp, #120]
    be48:	f9403fe0 	ldr	x0, [sp, #120]
    be4c:	f9003be0 	str	x0, [sp, #112]
    be50:	b9013fff 	str	wzr, [sp, #316]
    be54:	14000026 	b	beec <init_test_ctx+0x470>
    be58:	b9813fe1 	ldrsw	x1, [sp, #316]
    be5c:	d2800b00 	mov	x0, #0x58                  	// #88
    be60:	9b007c20 	mul	x0, x1, x0
    be64:	f9408be1 	ldr	x1, [sp, #272]
    be68:	8b000020 	add	x0, x1, x0
    be6c:	d2800b02 	mov	x2, #0x58                  	// #88
    be70:	d2800001 	mov	x1, #0x0                   	// #0
    be74:	97fff1a8 	bl	8514 <valloc_memset>
    be78:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    be7c:	91190003 	add	x3, x0, #0x640
    be80:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    be84:	91182002 	add	x2, x0, #0x608
    be88:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    be8c:	911c8001 	add	x1, x0, #0x720
    be90:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    be94:	91186000 	add	x0, x0, #0x618
    be98:	aa0303e5 	mov	x5, x3
    be9c:	b9401fe4 	ldr	w4, [sp, #28]
    bea0:	aa0203e3 	mov	x3, x2
    bea4:	aa0103e2 	mov	x2, x1
    bea8:	52800261 	mov	w1, #0x13                  	// #19
    beac:	97ffdc67 	bl	3048 <_debug>
    beb0:	b9801fe0 	ldrsw	x0, [sp, #28]
    beb4:	d37df000 	lsl	x0, x0, #3
    beb8:	d2800101 	mov	x1, #0x8                   	// #8
    bebc:	97fff0c4 	bl	81cc <alloc_with_alignment>
    bec0:	f9001fe0 	str	x0, [sp, #56]
    bec4:	f9401fe1 	ldr	x1, [sp, #56]
    bec8:	b9813fe2 	ldrsw	x2, [sp, #316]
    becc:	d2800b00 	mov	x0, #0x58                  	// #88
    bed0:	9b007c40 	mul	x0, x2, x0
    bed4:	f9408be2 	ldr	x2, [sp, #272]
    bed8:	8b000040 	add	x0, x2, x0
    bedc:	f9002801 	str	x1, [x0, #80]
    bee0:	b9413fe0 	ldr	w0, [sp, #316]
    bee4:	11000400 	add	w0, w0, #0x1
    bee8:	b9013fe0 	str	w0, [sp, #316]
    beec:	f94013e0 	ldr	x0, [sp, #32]
    bef0:	b9401800 	ldr	w0, [x0, #24]
    bef4:	b9413fe1 	ldr	w1, [sp, #316]
    bef8:	6b00003f 	cmp	w1, w0
    befc:	54fffaeb 	b.lt	be58 <init_test_ctx+0x3dc>  // b.tstop
    bf00:	b9401fe3 	ldr	w3, [sp, #28]
    bf04:	f9408be2 	ldr	x2, [sp, #272]
    bf08:	f94013e1 	ldr	x1, [sp, #32]
    bf0c:	f94017e0 	ldr	x0, [sp, #40]
    bf10:	940004df 	bl	d28c <read_var_infos>
    bf14:	b9013bff 	str	wzr, [sp, #312]
    bf18:	1400001f 	b	bf94 <init_test_ctx+0x518>
    bf1c:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    bf20:	91198003 	add	x3, x0, #0x660
    bf24:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    bf28:	91182002 	add	x2, x0, #0x608
    bf2c:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    bf30:	911c8001 	add	x1, x0, #0x720
    bf34:	f0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    bf38:	91186000 	add	x0, x0, #0x618
    bf3c:	aa0303e5 	mov	x5, x3
    bf40:	b9401fe4 	ldr	w4, [sp, #28]
    bf44:	aa0203e3 	mov	x3, x2
    bf48:	aa0103e2 	mov	x2, x1
    bf4c:	52800321 	mov	w1, #0x19                  	// #25
    bf50:	97ffdc3e 	bl	3048 <_debug>
    bf54:	b9801fe0 	ldrsw	x0, [sp, #28]
    bf58:	d37df000 	lsl	x0, x0, #3
    bf5c:	d2800101 	mov	x1, #0x8                   	// #8
    bf60:	97fff09b 	bl	81cc <alloc_with_alignment>
    bf64:	f90027e0 	str	x0, [sp, #72]
    bf68:	f94027e0 	ldr	x0, [sp, #72]
    bf6c:	f90023e0 	str	x0, [sp, #64]
    bf70:	b9813be0 	ldrsw	x0, [sp, #312]
    bf74:	d37df000 	lsl	x0, x0, #3
    bf78:	f94083e1 	ldr	x1, [sp, #256]
    bf7c:	8b000020 	add	x0, x1, x0
    bf80:	f94023e1 	ldr	x1, [sp, #64]
    bf84:	f9000001 	str	x1, [x0]
    bf88:	b9413be0 	ldr	w0, [sp, #312]
    bf8c:	11000400 	add	w0, w0, #0x1
    bf90:	b9013be0 	str	w0, [sp, #312]
    bf94:	f94013e0 	ldr	x0, [sp, #32]
    bf98:	b9402800 	ldr	w0, [x0, #40]
    bf9c:	b9413be1 	ldr	w1, [sp, #312]
    bfa0:	6b00003f 	cmp	w1, w0
    bfa4:	54fffbcb 	b.lt	bf1c <init_test_ctx+0x4a0>  // b.tstop
    bfa8:	b90137ff 	str	wzr, [sp, #308]
    bfac:	14000024 	b	c03c <init_test_ctx+0x5c0>
    bfb0:	b90133ff 	str	wzr, [sp, #304]
    bfb4:	1400000d 	b	bfe8 <init_test_ctx+0x56c>
    bfb8:	b98133e0 	ldrsw	x0, [sp, #304]
    bfbc:	d37df000 	lsl	x0, x0, #3
    bfc0:	f94083e1 	ldr	x1, [sp, #256]
    bfc4:	8b000020 	add	x0, x1, x0
    bfc8:	f9400001 	ldr	x1, [x0]
    bfcc:	b98137e0 	ldrsw	x0, [sp, #308]
    bfd0:	d37df000 	lsl	x0, x0, #3
    bfd4:	8b000020 	add	x0, x1, x0
    bfd8:	f900001f 	str	xzr, [x0]
    bfdc:	b94133e0 	ldr	w0, [sp, #304]
    bfe0:	11000400 	add	w0, w0, #0x1
    bfe4:	b90133e0 	str	w0, [sp, #304]
    bfe8:	f94013e0 	ldr	x0, [sp, #32]
    bfec:	b9402800 	ldr	w0, [x0, #40]
    bff0:	b94133e1 	ldr	w1, [sp, #304]
    bff4:	6b00003f 	cmp	w1, w0
    bff8:	54fffe0b 	b.lt	bfb8 <init_test_ctx+0x53c>  // b.tstop
    bffc:	b98137e1 	ldrsw	x1, [sp, #308]
    c000:	d2800300 	mov	x0, #0x18                  	// #24
    c004:	9b007c20 	mul	x0, x1, x0
    c008:	f94053e1 	ldr	x1, [sp, #160]
    c00c:	8b000020 	add	x0, x1, x0
    c010:	a9007c1f 	stp	xzr, xzr, [x0]
    c014:	f900081f 	str	xzr, [x0, #16]
    c018:	b98137e0 	ldrsw	x0, [sp, #308]
    c01c:	d37ef400 	lsl	x0, x0, #2
    c020:	f94043e1 	ldr	x1, [sp, #128]
    c024:	8b000020 	add	x0, x1, x0
    c028:	b94137e1 	ldr	w1, [sp, #308]
    c02c:	b9000001 	str	w1, [x0]
    c030:	b94137e0 	ldr	w0, [sp, #308]
    c034:	11000400 	add	w0, w0, #0x1
    c038:	b90137e0 	str	w0, [sp, #308]
    c03c:	b94137e1 	ldr	w1, [sp, #308]
    c040:	b9401fe0 	ldr	w0, [sp, #28]
    c044:	6b00003f 	cmp	w1, w0
    c048:	54fffb4b 	b.lt	bfb0 <init_test_ctx+0x534>  // b.tstop
    c04c:	b9401fe2 	ldr	w2, [sp, #28]
    c050:	52800081 	mov	w1, #0x4                   	// #4
    c054:	f94043e0 	ldr	x0, [sp, #128]
    c058:	97ffdd16 	bl	34b0 <shuffle>
    c05c:	b9012fff 	str	wzr, [sp, #300]
    c060:	14000020 	b	c0e0 <init_test_ctx+0x664>
    c064:	b9812fe1 	ldrsw	x1, [sp, #300]
    c068:	d2800300 	mov	x0, #0x18                  	// #24
    c06c:	9b007c20 	mul	x0, x1, x0
    c070:	f94073e1 	ldr	x1, [sp, #224]
    c074:	8b000020 	add	x0, x1, x0
    c078:	a9007c1f 	stp	xzr, xzr, [x0]
    c07c:	f900081f 	str	xzr, [x0, #16]
    c080:	b9812fe1 	ldrsw	x1, [sp, #300]
    c084:	d2800300 	mov	x0, #0x18                  	// #24
    c088:	9b007c20 	mul	x0, x1, x0
    c08c:	f9406be1 	ldr	x1, [sp, #208]
    c090:	8b000020 	add	x0, x1, x0
    c094:	a9007c1f 	stp	xzr, xzr, [x0]
    c098:	f900081f 	str	xzr, [x0, #16]
    c09c:	b9812fe1 	ldrsw	x1, [sp, #300]
    c0a0:	d2800300 	mov	x0, #0x18                  	// #24
    c0a4:	9b007c20 	mul	x0, x1, x0
    c0a8:	f94063e1 	ldr	x1, [sp, #192]
    c0ac:	8b000020 	add	x0, x1, x0
    c0b0:	a9007c1f 	stp	xzr, xzr, [x0]
    c0b4:	f900081f 	str	xzr, [x0, #16]
    c0b8:	b9812fe1 	ldrsw	x1, [sp, #300]
    c0bc:	d2800300 	mov	x0, #0x18                  	// #24
    c0c0:	9b007c20 	mul	x0, x1, x0
    c0c4:	f9405be1 	ldr	x1, [sp, #176]
    c0c8:	8b000020 	add	x0, x1, x0
    c0cc:	a9007c1f 	stp	xzr, xzr, [x0]
    c0d0:	f900081f 	str	xzr, [x0, #16]
    c0d4:	b9412fe0 	ldr	w0, [sp, #300]
    c0d8:	11000400 	add	w0, w0, #0x1
    c0dc:	b9012fe0 	str	w0, [sp, #300]
    c0e0:	b9412fe0 	ldr	w0, [sp, #300]
    c0e4:	7107fc1f 	cmp	w0, #0x1ff
    c0e8:	54fffbed 	b.le	c064 <init_test_ctx+0x5e8>
    c0ec:	f9404be0 	ldr	x0, [sp, #144]
    c0f0:	a9007c1f 	stp	xzr, xzr, [x0]
    c0f4:	f900081f 	str	xzr, [x0, #16]
    c0f8:	f9407be0 	ldr	x0, [sp, #240]
    c0fc:	a9007c1f 	stp	xzr, xzr, [x0]
    c100:	f900081f 	str	xzr, [x0, #16]
    c104:	b9012bff 	str	wzr, [sp, #296]
    c108:	1400000a 	b	c130 <init_test_ctx+0x6b4>
    c10c:	b9812be0 	ldrsw	x0, [sp, #296]
    c110:	d37ef400 	lsl	x0, x0, #2
    c114:	f9403be1 	ldr	x1, [sp, #112]
    c118:	8b000020 	add	x0, x1, x0
    c11c:	b9412be1 	ldr	w1, [sp, #296]
    c120:	b9000001 	str	w1, [x0]
    c124:	b9412be0 	ldr	w0, [sp, #296]
    c128:	11000400 	add	w0, w0, #0x1
    c12c:	b9012be0 	str	w0, [sp, #296]
    c130:	b9812be1 	ldrsw	x1, [sp, #296]
    c134:	90000080 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    c138:	911fa000 	add	x0, x0, #0x7e8
    c13c:	f9400000 	ldr	x0, [x0]
    c140:	eb00003f 	cmp	x1, x0
    c144:	54fffe43 	b.cc	c10c <init_test_ctx+0x690>  // b.lo, b.ul, b.last
    c148:	d2819200 	mov	x0, #0xc90                 	// #3216
    c14c:	97fff07c 	bl	833c <alloc>
    c150:	f90037e0 	str	x0, [sp, #104]
    c154:	f94037e0 	ldr	x0, [sp, #104]
    c158:	b900001f 	str	wzr, [x0]
    c15c:	f94037e0 	ldr	x0, [sp, #104]
    c160:	52801901 	mov	w1, #0xc8                  	// #200
    c164:	b9000401 	str	w1, [x0, #4]
    c168:	f94037e0 	ldr	x0, [sp, #104]
    c16c:	b9400403 	ldr	w3, [x0, #4]
    c170:	d0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    c174:	9119c004 	add	x4, x0, #0x670
    c178:	d0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    c17c:	91182002 	add	x2, x0, #0x608
    c180:	d0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    c184:	911c8001 	add	x1, x0, #0x720
    c188:	d0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    c18c:	91186000 	add	x0, x0, #0x618
    c190:	aa0403e5 	mov	x5, x4
    c194:	2a0303e4 	mov	w4, w3
    c198:	aa0203e3 	mov	x3, x2
    c19c:	aa0103e2 	mov	x2, x1
    c1a0:	52800701 	mov	w1, #0x38                  	// #56
    c1a4:	97ffdba9 	bl	3048 <_debug>
    c1a8:	f94037e0 	ldr	x0, [sp, #104]
    c1ac:	b9400400 	ldr	w0, [x0, #4]
    c1b0:	93407c00 	sxtw	x0, w0
    c1b4:	d37df000 	lsl	x0, x0, #3
    c1b8:	d2800101 	mov	x1, #0x8                   	// #8
    c1bc:	97fff004 	bl	81cc <alloc_with_alignment>
    c1c0:	f90033e0 	str	x0, [sp, #96]
    c1c4:	f94033e0 	ldr	x0, [sp, #96]
    c1c8:	f9002fe0 	str	x0, [sp, #88]
    c1cc:	f94037e0 	ldr	x0, [sp, #104]
    c1d0:	f9402fe1 	ldr	x1, [sp, #88]
    c1d4:	f9000401 	str	x1, [x0, #8]
    c1d8:	b90127ff 	str	wzr, [sp, #292]
    c1dc:	14000015 	b	c230 <init_test_ctx+0x7b4>
    c1e0:	f94013e0 	ldr	x0, [sp, #32]
    c1e4:	b9402800 	ldr	w0, [x0, #40]
    c1e8:	93407c00 	sxtw	x0, w0
    c1ec:	91000800 	add	x0, x0, #0x2
    c1f0:	d37df000 	lsl	x0, x0, #3
    c1f4:	97fff052 	bl	833c <alloc>
    c1f8:	f9002be0 	str	x0, [sp, #80]
    c1fc:	f94037e0 	ldr	x0, [sp, #104]
    c200:	b98127e1 	ldrsw	x1, [sp, #292]
    c204:	91000821 	add	x1, x1, #0x2
    c208:	f9402be2 	ldr	x2, [sp, #80]
    c20c:	f8217802 	str	x2, [x0, x1, lsl #3]
    c210:	b98127e0 	ldrsw	x0, [sp, #292]
    c214:	d37df000 	lsl	x0, x0, #3
    c218:	f9402fe1 	ldr	x1, [sp, #88]
    c21c:	8b000020 	add	x0, x1, x0
    c220:	f900001f 	str	xzr, [x0]
    c224:	b94127e0 	ldr	w0, [sp, #292]
    c228:	11000400 	add	w0, w0, #0x1
    c22c:	b90127e0 	str	w0, [sp, #292]
    c230:	f94037e0 	ldr	x0, [sp, #104]
    c234:	b9400400 	ldr	w0, [x0, #4]
    c238:	b94127e1 	ldr	w1, [sp, #292]
    c23c:	6b00003f 	cmp	w1, w0
    c240:	54fffd0b 	b.lt	c1e0 <init_test_ctx+0x764>  // b.tstop
    c244:	b9801fe1 	ldrsw	x1, [sp, #28]
    c248:	f94017e0 	ldr	x0, [sp, #40]
    c24c:	f9000001 	str	x1, [x0]
    c250:	f94017e0 	ldr	x0, [sp, #40]
    c254:	f9408be1 	ldr	x1, [sp, #272]
    c258:	f9000801 	str	x1, [x0, #16]
    c25c:	f94017e0 	ldr	x0, [sp, #40]
    c260:	f94083e1 	ldr	x1, [sp, #256]
    c264:	f9000c01 	str	x1, [x0, #24]
    c268:	f94017e0 	ldr	x0, [sp, #40]
    c26c:	f9407be1 	ldr	x1, [sp, #240]
    c270:	f9001001 	str	x1, [x0, #32]
    c274:	f94017e0 	ldr	x0, [sp, #40]
    c278:	f94073e1 	ldr	x1, [sp, #224]
    c27c:	f9001401 	str	x1, [x0, #40]
    c280:	f94017e0 	ldr	x0, [sp, #40]
    c284:	f9405be1 	ldr	x1, [sp, #176]
    c288:	f9001801 	str	x1, [x0, #48]
    c28c:	f94017e0 	ldr	x0, [sp, #40]
    c290:	f9406be1 	ldr	x1, [sp, #208]
    c294:	f9001c01 	str	x1, [x0, #56]
    c298:	f94017e0 	ldr	x0, [sp, #40]
    c29c:	f94063e1 	ldr	x1, [sp, #192]
    c2a0:	f9002001 	str	x1, [x0, #64]
    c2a4:	f94017e0 	ldr	x0, [sp, #40]
    c2a8:	f94053e1 	ldr	x1, [sp, #160]
    c2ac:	f9002401 	str	x1, [x0, #72]
    c2b0:	f94017e0 	ldr	x0, [sp, #40]
    c2b4:	f9404be1 	ldr	x1, [sp, #144]
    c2b8:	f9002801 	str	x1, [x0, #80]
    c2bc:	f94017e0 	ldr	x0, [sp, #40]
    c2c0:	f94043e1 	ldr	x1, [sp, #128]
    c2c4:	f9002c01 	str	x1, [x0, #88]
    c2c8:	f94017e0 	ldr	x0, [sp, #40]
    c2cc:	f9403be1 	ldr	x1, [sp, #112]
    c2d0:	f9003001 	str	x1, [x0, #96]
    c2d4:	f94017e0 	ldr	x0, [sp, #40]
    c2d8:	f900481f 	str	xzr, [x0, #144]
    c2dc:	f94017e0 	ldr	x0, [sp, #40]
    c2e0:	f94037e1 	ldr	x1, [sp, #104]
    c2e4:	f9003401 	str	x1, [x0, #104]
    c2e8:	f94017e0 	ldr	x0, [sp, #40]
    c2ec:	f900381f 	str	xzr, [x0, #112]
    c2f0:	f94017e0 	ldr	x0, [sp, #40]
    c2f4:	f9003c1f 	str	xzr, [x0, #120]
    c2f8:	f94017e0 	ldr	x0, [sp, #40]
    c2fc:	f900441f 	str	xzr, [x0, #136]
    c300:	f94017e0 	ldr	x0, [sp, #40]
    c304:	f94013e1 	ldr	x1, [sp, #32]
    c308:	f9005401 	str	x1, [x0, #168]
    c30c:	f94017e0 	ldr	x0, [sp, #40]
    c310:	f900501f 	str	xzr, [x0, #160]
    c314:	d503201f 	nop
    c318:	f94003fe 	ldr	x30, [sp]
    c31c:	910503ff 	add	sp, sp, #0x140
    c320:	d65f03c0 	ret

000000000000c324 <ctx_pa>:
    c324:	f81e0ffe 	str	x30, [sp, #-32]!
    c328:	f9000fe0 	str	x0, [sp, #24]
    c32c:	f9000be1 	str	x1, [sp, #16]
    c330:	f9400fe0 	ldr	x0, [sp, #24]
    c334:	f9403800 	ldr	x0, [x0, #112]
    c338:	f9400be1 	ldr	x1, [sp, #16]
    c33c:	97ffeb1b 	bl	6fa8 <vmm_pa>
    c340:	f84207fe 	ldr	x30, [sp], #32
    c344:	d65f03c0 	ret

000000000000c348 <ctx_pte>:
    c348:	f81e0ffe 	str	x30, [sp, #-32]!
    c34c:	f9000fe0 	str	x0, [sp, #24]
    c350:	f9000be1 	str	x1, [sp, #16]
    c354:	f9400fe0 	ldr	x0, [sp, #24]
    c358:	f9403800 	ldr	x0, [x0, #112]
    c35c:	f9400be1 	ldr	x1, [sp, #16]
    c360:	97ffeb09 	bl	6f84 <vmm_pte>
    c364:	f84207fe 	ldr	x30, [sp], #32
    c368:	d65f03c0 	ret

000000000000c36c <varname_from_idx>:
    c36c:	f81d0ffe 	str	x30, [sp, #-48]!
    c370:	f9000fe0 	str	x0, [sp, #24]
    c374:	f9000be1 	str	x1, [sp, #16]
    c378:	b9002fff 	str	wzr, [sp, #44]
    c37c:	14000010 	b	c3bc <varname_from_idx+0x50>
    c380:	b9802fe0 	ldrsw	x0, [sp, #44]
    c384:	f9400be1 	ldr	x1, [sp, #16]
    c388:	eb00003f 	cmp	x1, x0
    c38c:	54000121 	b.ne	c3b0 <varname_from_idx+0x44>  // b.any
    c390:	f9400fe0 	ldr	x0, [sp, #24]
    c394:	f9405400 	ldr	x0, [x0, #168]
    c398:	f9401001 	ldr	x1, [x0, #32]
    c39c:	b9802fe0 	ldrsw	x0, [sp, #44]
    c3a0:	d37df000 	lsl	x0, x0, #3
    c3a4:	8b000020 	add	x0, x1, x0
    c3a8:	f9400000 	ldr	x0, [x0]
    c3ac:	1400000f 	b	c3e8 <varname_from_idx+0x7c>
    c3b0:	b9402fe0 	ldr	w0, [sp, #44]
    c3b4:	11000400 	add	w0, w0, #0x1
    c3b8:	b9002fe0 	str	w0, [sp, #44]
    c3bc:	f9400fe0 	ldr	x0, [sp, #24]
    c3c0:	f9405400 	ldr	x0, [x0, #168]
    c3c4:	b9401800 	ldr	w0, [x0, #24]
    c3c8:	b9402fe1 	ldr	w1, [sp, #44]
    c3cc:	6b00003f 	cmp	w1, w0
    c3d0:	54fffd8b 	b.lt	c380 <varname_from_idx+0x14>  // b.tstop
    c3d4:	d0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    c3d8:	911a0000 	add	x0, x0, #0x680
    c3dc:	f9400be1 	ldr	x1, [sp, #16]
    c3e0:	97ffdfc1 	bl	42e4 <fail>
    c3e4:	d2800000 	mov	x0, #0x0                   	// #0
    c3e8:	f84307fe 	ldr	x30, [sp], #48
    c3ec:	d65f03c0 	ret

000000000000c3f0 <idx_from_varname_infos>:
    c3f0:	f81c0ffe 	str	x30, [sp, #-64]!
    c3f4:	f90017e0 	str	x0, [sp, #40]
    c3f8:	f90013e1 	str	x1, [sp, #32]
    c3fc:	f9000fe2 	str	x2, [sp, #24]
    c400:	b9003fff 	str	wzr, [sp, #60]
    c404:	14000010 	b	c444 <idx_from_varname_infos+0x54>
    c408:	b9803fe1 	ldrsw	x1, [sp, #60]
    c40c:	d2800b00 	mov	x0, #0x58                  	// #88
    c410:	9b007c20 	mul	x0, x1, x0
    c414:	f94013e1 	ldr	x1, [sp, #32]
    c418:	8b000020 	add	x0, x1, x0
    c41c:	f9400400 	ldr	x0, [x0, #8]
    c420:	f9400fe1 	ldr	x1, [sp, #24]
    c424:	97ffdf37 	bl	4100 <strcmp>
    c428:	7100001f 	cmp	w0, #0x0
    c42c:	54000060 	b.eq	c438 <idx_from_varname_infos+0x48>  // b.none
    c430:	b9803fe0 	ldrsw	x0, [sp, #60]
    c434:	1400000c 	b	c464 <idx_from_varname_infos+0x74>
    c438:	b9403fe0 	ldr	w0, [sp, #60]
    c43c:	11000400 	add	w0, w0, #0x1
    c440:	b9003fe0 	str	w0, [sp, #60]
    c444:	f94017e0 	ldr	x0, [sp, #40]
    c448:	b9401800 	ldr	w0, [x0, #24]
    c44c:	b9403fe1 	ldr	w1, [sp, #60]
    c450:	6b00003f 	cmp	w1, w0
    c454:	54fffdab 	b.lt	c408 <idx_from_varname_infos+0x18>  // b.tstop
    c458:	f94017e0 	ldr	x0, [sp, #40]
    c45c:	b9401800 	ldr	w0, [x0, #24]
    c460:	93407c00 	sxtw	x0, w0
    c464:	f84407fe 	ldr	x30, [sp], #64
    c468:	d65f03c0 	ret

000000000000c46c <idx_from_varname>:
    c46c:	f81d0ffe 	str	x30, [sp, #-48]!
    c470:	f9000fe0 	str	x0, [sp, #24]
    c474:	f9000be1 	str	x1, [sp, #16]
    c478:	b9002fff 	str	wzr, [sp, #44]
    c47c:	14000011 	b	c4c0 <idx_from_varname+0x54>
    c480:	f9400fe0 	ldr	x0, [sp, #24]
    c484:	f9400801 	ldr	x1, [x0, #16]
    c488:	b9802fe2 	ldrsw	x2, [sp, #44]
    c48c:	d2800b00 	mov	x0, #0x58                  	// #88
    c490:	9b007c40 	mul	x0, x2, x0
    c494:	8b000020 	add	x0, x1, x0
    c498:	f9400400 	ldr	x0, [x0, #8]
    c49c:	f9400be1 	ldr	x1, [sp, #16]
    c4a0:	97ffdf18 	bl	4100 <strcmp>
    c4a4:	7100001f 	cmp	w0, #0x0
    c4a8:	54000060 	b.eq	c4b4 <idx_from_varname+0x48>  // b.none
    c4ac:	b9802fe0 	ldrsw	x0, [sp, #44]
    c4b0:	1400000f 	b	c4ec <idx_from_varname+0x80>
    c4b4:	b9402fe0 	ldr	w0, [sp, #44]
    c4b8:	11000400 	add	w0, w0, #0x1
    c4bc:	b9002fe0 	str	w0, [sp, #44]
    c4c0:	f9400fe0 	ldr	x0, [sp, #24]
    c4c4:	f9405400 	ldr	x0, [x0, #168]
    c4c8:	b9401800 	ldr	w0, [x0, #24]
    c4cc:	b9402fe1 	ldr	w1, [sp, #44]
    c4d0:	6b00003f 	cmp	w1, w0
    c4d4:	54fffd6b 	b.lt	c480 <idx_from_varname+0x14>  // b.tstop
    c4d8:	d0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    c4dc:	911ac000 	add	x0, x0, #0x6b0
    c4e0:	f9400be1 	ldr	x1, [sp, #16]
    c4e4:	97ffdf80 	bl	42e4 <fail>
    c4e8:	d2800000 	mov	x0, #0x0                   	// #0
    c4ec:	f84307fe 	ldr	x30, [sp], #48
    c4f0:	d65f03c0 	ret

000000000000c4f4 <regname_from_idx>:
    c4f4:	f81d0ffe 	str	x30, [sp, #-48]!
    c4f8:	f9000fe0 	str	x0, [sp, #24]
    c4fc:	f9000be1 	str	x1, [sp, #16]
    c500:	b9002fff 	str	wzr, [sp, #44]
    c504:	14000010 	b	c544 <regname_from_idx+0x50>
    c508:	b9802fe0 	ldrsw	x0, [sp, #44]
    c50c:	f9400be1 	ldr	x1, [sp, #16]
    c510:	eb00003f 	cmp	x1, x0
    c514:	54000121 	b.ne	c538 <regname_from_idx+0x44>  // b.any
    c518:	f9400fe0 	ldr	x0, [sp, #24]
    c51c:	f9405400 	ldr	x0, [x0, #168]
    c520:	f9401801 	ldr	x1, [x0, #48]
    c524:	b9802fe0 	ldrsw	x0, [sp, #44]
    c528:	d37df000 	lsl	x0, x0, #3
    c52c:	8b000020 	add	x0, x1, x0
    c530:	f9400000 	ldr	x0, [x0]
    c534:	1400000f 	b	c570 <regname_from_idx+0x7c>
    c538:	b9402fe0 	ldr	w0, [sp, #44]
    c53c:	11000400 	add	w0, w0, #0x1
    c540:	b9002fe0 	str	w0, [sp, #44]
    c544:	f9400fe0 	ldr	x0, [sp, #24]
    c548:	f9405400 	ldr	x0, [x0, #168]
    c54c:	b9402800 	ldr	w0, [x0, #40]
    c550:	b9402fe1 	ldr	w1, [sp, #44]
    c554:	6b00003f 	cmp	w1, w0
    c558:	54fffd8b 	b.lt	c508 <regname_from_idx+0x14>  // b.tstop
    c55c:	d0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    c560:	911b4000 	add	x0, x0, #0x6d0
    c564:	f9400be1 	ldr	x1, [sp, #16]
    c568:	97ffdf5f 	bl	42e4 <fail>
    c56c:	d2800000 	mov	x0, #0x0                   	// #0
    c570:	f84307fe 	ldr	x30, [sp], #48
    c574:	d65f03c0 	ret

000000000000c578 <idx_from_regname>:
    c578:	f81d0ffe 	str	x30, [sp, #-48]!
    c57c:	f9000fe0 	str	x0, [sp, #24]
    c580:	f9000be1 	str	x1, [sp, #16]
    c584:	b9002fff 	str	wzr, [sp, #44]
    c588:	14000011 	b	c5cc <idx_from_regname+0x54>
    c58c:	f9400fe0 	ldr	x0, [sp, #24]
    c590:	f9405400 	ldr	x0, [x0, #168]
    c594:	f9401801 	ldr	x1, [x0, #48]
    c598:	b9802fe0 	ldrsw	x0, [sp, #44]
    c59c:	d37df000 	lsl	x0, x0, #3
    c5a0:	8b000020 	add	x0, x1, x0
    c5a4:	f9400000 	ldr	x0, [x0]
    c5a8:	f9400be1 	ldr	x1, [sp, #16]
    c5ac:	97ffded5 	bl	4100 <strcmp>
    c5b0:	7100001f 	cmp	w0, #0x0
    c5b4:	54000060 	b.eq	c5c0 <idx_from_regname+0x48>  // b.none
    c5b8:	b9802fe0 	ldrsw	x0, [sp, #44]
    c5bc:	1400000f 	b	c5f8 <idx_from_regname+0x80>
    c5c0:	b9402fe0 	ldr	w0, [sp, #44]
    c5c4:	11000400 	add	w0, w0, #0x1
    c5c8:	b9002fe0 	str	w0, [sp, #44]
    c5cc:	f9400fe0 	ldr	x0, [sp, #24]
    c5d0:	f9405400 	ldr	x0, [x0, #168]
    c5d4:	b9402800 	ldr	w0, [x0, #40]
    c5d8:	b9402fe1 	ldr	w1, [sp, #44]
    c5dc:	6b00003f 	cmp	w1, w0
    c5e0:	54fffd6b 	b.lt	c58c <idx_from_regname+0x14>  // b.tstop
    c5e4:	d0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    c5e8:	911c0000 	add	x0, x0, #0x700
    c5ec:	f9400be1 	ldr	x1, [sp, #16]
    c5f0:	97ffdf3d 	bl	42e4 <fail>
    c5f4:	d2800000 	mov	x0, #0x0                   	// #0
    c5f8:	f84307fe 	ldr	x30, [sp], #48
    c5fc:	d65f03c0 	ret

000000000000c600 <free_test_ctx>:
    c600:	f81d0ffe 	str	x30, [sp, #-48]!
    c604:	f9000fe0 	str	x0, [sp, #24]
    c608:	b9002fff 	str	wzr, [sp, #44]
    c60c:	1400000a 	b	c634 <free_test_ctx+0x34>
    c610:	f9400fe0 	ldr	x0, [sp, #24]
    c614:	f9403400 	ldr	x0, [x0, #104]
    c618:	b9802fe1 	ldrsw	x1, [sp, #44]
    c61c:	91000821 	add	x1, x1, #0x2
    c620:	f8617800 	ldr	x0, [x0, x1, lsl #3]
    c624:	97ffef5a 	bl	838c <free>
    c628:	b9402fe0 	ldr	w0, [sp, #44]
    c62c:	11000400 	add	w0, w0, #0x1
    c630:	b9002fe0 	str	w0, [sp, #44]
    c634:	f9400fe0 	ldr	x0, [sp, #24]
    c638:	f9403400 	ldr	x0, [x0, #104]
    c63c:	b9400400 	ldr	w0, [x0, #4]
    c640:	b9402fe1 	ldr	w1, [sp, #44]
    c644:	6b00003f 	cmp	w1, w0
    c648:	54fffe4b 	b.lt	c610 <free_test_ctx+0x10>  // b.tstop
    c64c:	f9400fe0 	ldr	x0, [sp, #24]
    c650:	f9403400 	ldr	x0, [x0, #104]
    c654:	f9400400 	ldr	x0, [x0, #8]
    c658:	97ffef4d 	bl	838c <free>
    c65c:	f9400fe0 	ldr	x0, [sp, #24]
    c660:	f9403400 	ldr	x0, [x0, #104]
    c664:	97ffef4a 	bl	838c <free>
    c668:	b9002bff 	str	wzr, [sp, #40]
    c66c:	1400000b 	b	c698 <free_test_ctx+0x98>
    c670:	f9400fe0 	ldr	x0, [sp, #24]
    c674:	f9400c01 	ldr	x1, [x0, #24]
    c678:	b9802be0 	ldrsw	x0, [sp, #40]
    c67c:	d37df000 	lsl	x0, x0, #3
    c680:	8b000020 	add	x0, x1, x0
    c684:	f9400000 	ldr	x0, [x0]
    c688:	97ffef41 	bl	838c <free>
    c68c:	b9402be0 	ldr	w0, [sp, #40]
    c690:	11000400 	add	w0, w0, #0x1
    c694:	b9002be0 	str	w0, [sp, #40]
    c698:	f9400fe0 	ldr	x0, [sp, #24]
    c69c:	f9405400 	ldr	x0, [x0, #168]
    c6a0:	b9402800 	ldr	w0, [x0, #40]
    c6a4:	b9402be1 	ldr	w1, [sp, #40]
    c6a8:	6b00003f 	cmp	w1, w0
    c6ac:	54fffe2b 	b.lt	c670 <free_test_ctx+0x70>  // b.tstop
    c6b0:	b90027ff 	str	wzr, [sp, #36]
    c6b4:	1400000c 	b	c6e4 <free_test_ctx+0xe4>
    c6b8:	f9400fe0 	ldr	x0, [sp, #24]
    c6bc:	f9400801 	ldr	x1, [x0, #16]
    c6c0:	b98027e2 	ldrsw	x2, [sp, #36]
    c6c4:	d2800b00 	mov	x0, #0x58                  	// #88
    c6c8:	9b007c40 	mul	x0, x2, x0
    c6cc:	8b000020 	add	x0, x1, x0
    c6d0:	f9402800 	ldr	x0, [x0, #80]
    c6d4:	97ffef2e 	bl	838c <free>
    c6d8:	b94027e0 	ldr	w0, [sp, #36]
    c6dc:	11000400 	add	w0, w0, #0x1
    c6e0:	b90027e0 	str	w0, [sp, #36]
    c6e4:	f9400fe0 	ldr	x0, [sp, #24]
    c6e8:	f9405400 	ldr	x0, [x0, #168]
    c6ec:	b9401800 	ldr	w0, [x0, #24]
    c6f0:	b94027e1 	ldr	w1, [sp, #36]
    c6f4:	6b00003f 	cmp	w1, w0
    c6f8:	54fffe0b 	b.lt	c6b8 <free_test_ctx+0xb8>  // b.tstop
    c6fc:	f9400fe0 	ldr	x0, [sp, #24]
    c700:	f9400800 	ldr	x0, [x0, #16]
    c704:	97ffef22 	bl	838c <free>
    c708:	f9400fe0 	ldr	x0, [sp, #24]
    c70c:	f9400c00 	ldr	x0, [x0, #24]
    c710:	97ffef1f 	bl	838c <free>
    c714:	f9400fe0 	ldr	x0, [sp, #24]
    c718:	f9401000 	ldr	x0, [x0, #32]
    c71c:	97ffef1c 	bl	838c <free>
    c720:	f9400fe0 	ldr	x0, [sp, #24]
    c724:	f9401400 	ldr	x0, [x0, #40]
    c728:	97ffef19 	bl	838c <free>
    c72c:	f9400fe0 	ldr	x0, [sp, #24]
    c730:	f9401800 	ldr	x0, [x0, #48]
    c734:	97ffef16 	bl	838c <free>
    c738:	f9400fe0 	ldr	x0, [sp, #24]
    c73c:	f9401c00 	ldr	x0, [x0, #56]
    c740:	97ffef13 	bl	838c <free>
    c744:	f9400fe0 	ldr	x0, [sp, #24]
    c748:	f9402000 	ldr	x0, [x0, #64]
    c74c:	97ffef10 	bl	838c <free>
    c750:	f9400fe0 	ldr	x0, [sp, #24]
    c754:	f9402400 	ldr	x0, [x0, #72]
    c758:	97ffef0d 	bl	838c <free>
    c75c:	f9400fe0 	ldr	x0, [sp, #24]
    c760:	f9402800 	ldr	x0, [x0, #80]
    c764:	97ffef0a 	bl	838c <free>
    c768:	f9400fe0 	ldr	x0, [sp, #24]
    c76c:	f9402c00 	ldr	x0, [x0, #88]
    c770:	97ffef07 	bl	838c <free>
    c774:	f9400fe0 	ldr	x0, [sp, #24]
    c778:	f9403000 	ldr	x0, [x0, #96]
    c77c:	97ffef04 	bl	838c <free>
    c780:	d503201f 	nop
    c784:	f84307fe 	ldr	x30, [sp], #48
    c788:	d65f03c0 	ret

000000000000c78c <var_va>:
    c78c:	a9be7bf3 	stp	x19, x30, [sp, #-32]!
    c790:	f9000fe0 	str	x0, [sp, #24]
    c794:	f9000be1 	str	x1, [sp, #16]
    c798:	f9400fe0 	ldr	x0, [sp, #24]
    c79c:	f9400813 	ldr	x19, [x0, #16]
    c7a0:	f9400fe0 	ldr	x0, [sp, #24]
    c7a4:	f9400000 	ldr	x0, [x0]
    c7a8:	f9400be1 	ldr	x1, [sp, #16]
    c7ac:	97ffff30 	bl	c46c <idx_from_varname>
    c7b0:	d37df000 	lsl	x0, x0, #3
    c7b4:	8b000260 	add	x0, x19, x0
    c7b8:	f9400000 	ldr	x0, [x0]
    c7bc:	a8c27bf3 	ldp	x19, x30, [sp], #32
    c7c0:	d65f03c0 	ret

000000000000c7c4 <var_pa>:
    c7c4:	a9be7bf3 	stp	x19, x30, [sp, #-32]!
    c7c8:	f9000fe0 	str	x0, [sp, #24]
    c7cc:	f9000be1 	str	x1, [sp, #16]
    c7d0:	f9400fe0 	ldr	x0, [sp, #24]
    c7d4:	f9401013 	ldr	x19, [x0, #32]
    c7d8:	f9400fe0 	ldr	x0, [sp, #24]
    c7dc:	f9400000 	ldr	x0, [x0]
    c7e0:	f9400be1 	ldr	x1, [sp, #16]
    c7e4:	97ffff22 	bl	c46c <idx_from_varname>
    c7e8:	d37df000 	lsl	x0, x0, #3
    c7ec:	8b000260 	add	x0, x19, x0
    c7f0:	f9400000 	ldr	x0, [x0]
    c7f4:	a8c27bf3 	ldp	x19, x30, [sp], #32
    c7f8:	d65f03c0 	ret

000000000000c7fc <var_pte>:
    c7fc:	a9be7bf3 	stp	x19, x30, [sp, #-32]!
    c800:	f9000fe0 	str	x0, [sp, #24]
    c804:	f9000be1 	str	x1, [sp, #16]
    c808:	f9400fe0 	ldr	x0, [sp, #24]
    c80c:	f9401400 	ldr	x0, [x0, #40]
    c810:	91006000 	add	x0, x0, #0x18
    c814:	f9400013 	ldr	x19, [x0]
    c818:	f9400fe0 	ldr	x0, [sp, #24]
    c81c:	f9400000 	ldr	x0, [x0]
    c820:	f9400be1 	ldr	x1, [sp, #16]
    c824:	97ffff12 	bl	c46c <idx_from_varname>
    c828:	d37df000 	lsl	x0, x0, #3
    c82c:	8b000260 	add	x0, x19, x0
    c830:	f9400000 	ldr	x0, [x0]
    c834:	a8c27bf3 	ldp	x19, x30, [sp], #32
    c838:	d65f03c0 	ret

000000000000c83c <var_pte_level>:
    c83c:	a9bd7bf3 	stp	x19, x30, [sp, #-48]!
    c840:	f90017e0 	str	x0, [sp, #40]
    c844:	f90013e1 	str	x1, [sp, #32]
    c848:	b9001fe2 	str	w2, [sp, #28]
    c84c:	f94017e0 	ldr	x0, [sp, #40]
    c850:	f9401401 	ldr	x1, [x0, #40]
    c854:	b9801fe0 	ldrsw	x0, [sp, #28]
    c858:	d37df000 	lsl	x0, x0, #3
    c85c:	8b000020 	add	x0, x1, x0
    c860:	f9400013 	ldr	x19, [x0]
    c864:	f94017e0 	ldr	x0, [sp, #40]
    c868:	f9400000 	ldr	x0, [x0]
    c86c:	f94013e1 	ldr	x1, [sp, #32]
    c870:	97fffeff 	bl	c46c <idx_from_varname>
    c874:	d37df000 	lsl	x0, x0, #3
    c878:	8b000260 	add	x0, x19, x0
    c87c:	f9400000 	ldr	x0, [x0]
    c880:	a8c37bf3 	ldp	x19, x30, [sp], #48
    c884:	d65f03c0 	ret

000000000000c888 <var_pte_level0>:
    c888:	f81e0ffe 	str	x30, [sp, #-32]!
    c88c:	f9000fe0 	str	x0, [sp, #24]
    c890:	f9000be1 	str	x1, [sp, #16]
    c894:	52800002 	mov	w2, #0x0                   	// #0
    c898:	f9400be1 	ldr	x1, [sp, #16]
    c89c:	f9400fe0 	ldr	x0, [sp, #24]
    c8a0:	97ffffe7 	bl	c83c <var_pte_level>
    c8a4:	f84207fe 	ldr	x30, [sp], #32
    c8a8:	d65f03c0 	ret

000000000000c8ac <var_pte_level1>:
    c8ac:	f81e0ffe 	str	x30, [sp, #-32]!
    c8b0:	f9000fe0 	str	x0, [sp, #24]
    c8b4:	f9000be1 	str	x1, [sp, #16]
    c8b8:	52800022 	mov	w2, #0x1                   	// #1
    c8bc:	f9400be1 	ldr	x1, [sp, #16]
    c8c0:	f9400fe0 	ldr	x0, [sp, #24]
    c8c4:	97ffffde 	bl	c83c <var_pte_level>
    c8c8:	f84207fe 	ldr	x30, [sp], #32
    c8cc:	d65f03c0 	ret

000000000000c8d0 <var_pte_level2>:
    c8d0:	f81e0ffe 	str	x30, [sp, #-32]!
    c8d4:	f9000fe0 	str	x0, [sp, #24]
    c8d8:	f9000be1 	str	x1, [sp, #16]
    c8dc:	52800042 	mov	w2, #0x2                   	// #2
    c8e0:	f9400be1 	ldr	x1, [sp, #16]
    c8e4:	f9400fe0 	ldr	x0, [sp, #24]
    c8e8:	97ffffd5 	bl	c83c <var_pte_level>
    c8ec:	f84207fe 	ldr	x30, [sp], #32
    c8f0:	d65f03c0 	ret

000000000000c8f4 <var_pte_level3>:
    c8f4:	f81e0ffe 	str	x30, [sp, #-32]!
    c8f8:	f9000fe0 	str	x0, [sp, #24]
    c8fc:	f9000be1 	str	x1, [sp, #16]
    c900:	52800062 	mov	w2, #0x3                   	// #3
    c904:	f9400be1 	ldr	x1, [sp, #16]
    c908:	f9400fe0 	ldr	x0, [sp, #24]
    c90c:	97ffffcc 	bl	c83c <var_pte_level>
    c910:	f84207fe 	ldr	x30, [sp], #32
    c914:	d65f03c0 	ret

000000000000c918 <var_desc>:
    c918:	a9be7bf3 	stp	x19, x30, [sp, #-32]!
    c91c:	f9000fe0 	str	x0, [sp, #24]
    c920:	f9000be1 	str	x1, [sp, #16]
    c924:	f9400fe0 	ldr	x0, [sp, #24]
    c928:	f9401813 	ldr	x19, [x0, #48]
    c92c:	f9400fe0 	ldr	x0, [sp, #24]
    c930:	f9400000 	ldr	x0, [x0]
    c934:	f9400be1 	ldr	x1, [sp, #16]
    c938:	97fffecd 	bl	c46c <idx_from_varname>
    c93c:	d37df000 	lsl	x0, x0, #3
    c940:	8b000260 	add	x0, x19, x0
    c944:	f9400000 	ldr	x0, [x0]
    c948:	a8c27bf3 	ldp	x19, x30, [sp], #32
    c94c:	d65f03c0 	ret

000000000000c950 <var_page>:
    c950:	a9be7bf3 	stp	x19, x30, [sp, #-32]!
    c954:	f9000fe0 	str	x0, [sp, #24]
    c958:	f9000be1 	str	x1, [sp, #16]
    c95c:	f9400fe0 	ldr	x0, [sp, #24]
    c960:	f9400813 	ldr	x19, [x0, #16]
    c964:	f9400fe0 	ldr	x0, [sp, #24]
    c968:	f9400000 	ldr	x0, [x0]
    c96c:	f9400be1 	ldr	x1, [sp, #16]
    c970:	97fffebf 	bl	c46c <idx_from_varname>
    c974:	d37df000 	lsl	x0, x0, #3
    c978:	8b000260 	add	x0, x19, x0
    c97c:	f9400000 	ldr	x0, [x0]
    c980:	d34cfc00 	lsr	x0, x0, #12
    c984:	92408c00 	and	x0, x0, #0xfffffffff
    c988:	a8c27bf3 	ldp	x19, x30, [sp], #32
    c98c:	d65f03c0 	ret

000000000000c990 <out_reg>:
    c990:	a9be7bf3 	stp	x19, x30, [sp, #-32]!
    c994:	f9000fe0 	str	x0, [sp, #24]
    c998:	f9000be1 	str	x1, [sp, #16]
    c99c:	f9400fe0 	ldr	x0, [sp, #24]
    c9a0:	f9400c13 	ldr	x19, [x0, #24]
    c9a4:	f9400fe0 	ldr	x0, [sp, #24]
    c9a8:	f9400000 	ldr	x0, [x0]
    c9ac:	f9400be1 	ldr	x1, [sp, #16]
    c9b0:	97fffef2 	bl	c578 <idx_from_regname>
    c9b4:	d37df000 	lsl	x0, x0, #3
    c9b8:	8b000260 	add	x0, x19, x0
    c9bc:	f9400000 	ldr	x0, [x0]
    c9c0:	a8c27bf3 	ldp	x19, x30, [sp], #32
    c9c4:	d65f03c0 	ret

000000000000c9c8 <pin_level_to_str>:
    c9c8:	d10043ff 	sub	sp, sp, #0x10
    c9cc:	b9000fe0 	str	w0, [sp, #12]
    c9d0:	b9400fe0 	ldr	w0, [sp, #12]
    c9d4:	7100081f 	cmp	w0, #0x2
    c9d8:	540002a0 	b.eq	ca2c <pin_level_to_str+0x64>  // b.none
    c9dc:	7100081f 	cmp	w0, #0x2
    c9e0:	540000c8 	b.hi	c9f8 <pin_level_to_str+0x30>  // b.pmore
    c9e4:	7100001f 	cmp	w0, #0x0
    c9e8:	54000160 	b.eq	ca14 <pin_level_to_str+0x4c>  // b.none
    c9ec:	7100041f 	cmp	w0, #0x1
    c9f0:	54000180 	b.eq	ca20 <pin_level_to_str+0x58>  // b.none
    c9f4:	1400001a 	b	ca5c <pin_level_to_str+0x94>
    c9f8:	7100101f 	cmp	w0, #0x4
    c9fc:	54000240 	b.eq	ca44 <pin_level_to_str+0x7c>  // b.none
    ca00:	7100101f 	cmp	w0, #0x4
    ca04:	540001a3 	b.cc	ca38 <pin_level_to_str+0x70>  // b.lo, b.ul, b.last
    ca08:	7100141f 	cmp	w0, #0x5
    ca0c:	54000220 	b.eq	ca50 <pin_level_to_str+0x88>  // b.none
    ca10:	14000013 	b	ca5c <pin_level_to_str+0x94>
    ca14:	d0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    ca18:	911cc000 	add	x0, x0, #0x730
    ca1c:	14000012 	b	ca64 <pin_level_to_str+0x9c>
    ca20:	d0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    ca24:	911d0000 	add	x0, x0, #0x740
    ca28:	1400000f 	b	ca64 <pin_level_to_str+0x9c>
    ca2c:	d0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    ca30:	911d6000 	add	x0, x0, #0x758
    ca34:	1400000c 	b	ca64 <pin_level_to_str+0x9c>
    ca38:	d0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    ca3c:	911dc000 	add	x0, x0, #0x770
    ca40:	14000009 	b	ca64 <pin_level_to_str+0x9c>
    ca44:	d0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    ca48:	911e0000 	add	x0, x0, #0x780
    ca4c:	14000006 	b	ca64 <pin_level_to_str+0x9c>
    ca50:	d0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    ca54:	911e4000 	add	x0, x0, #0x790
    ca58:	14000003 	b	ca64 <pin_level_to_str+0x9c>
    ca5c:	d0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    ca60:	911e8000 	add	x0, x0, #0x7a0
    ca64:	910043ff 	add	sp, sp, #0x10
    ca68:	d65f03c0 	ret

000000000000ca6c <own_level_to_str>:
    ca6c:	d10043ff 	sub	sp, sp, #0x10
    ca70:	b9000fe0 	str	w0, [sp, #12]
    ca74:	b9400fe0 	ldr	w0, [sp, #12]
    ca78:	7100081f 	cmp	w0, #0x2
    ca7c:	540002a0 	b.eq	cad0 <own_level_to_str+0x64>  // b.none
    ca80:	7100081f 	cmp	w0, #0x2
    ca84:	540000c8 	b.hi	ca9c <own_level_to_str+0x30>  // b.pmore
    ca88:	7100001f 	cmp	w0, #0x0
    ca8c:	54000160 	b.eq	cab8 <own_level_to_str+0x4c>  // b.none
    ca90:	7100041f 	cmp	w0, #0x1
    ca94:	54000180 	b.eq	cac4 <own_level_to_str+0x58>  // b.none
    ca98:	1400001a 	b	cb00 <own_level_to_str+0x94>
    ca9c:	7100101f 	cmp	w0, #0x4
    caa0:	54000240 	b.eq	cae8 <own_level_to_str+0x7c>  // b.none
    caa4:	7100101f 	cmp	w0, #0x4
    caa8:	540001a3 	b.cc	cadc <own_level_to_str+0x70>  // b.lo, b.ul, b.last
    caac:	7100141f 	cmp	w0, #0x5
    cab0:	54000220 	b.eq	caf4 <own_level_to_str+0x88>  // b.none
    cab4:	14000013 	b	cb00 <own_level_to_str+0x94>
    cab8:	d0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    cabc:	911ee000 	add	x0, x0, #0x7b8
    cac0:	14000012 	b	cb08 <own_level_to_str+0x9c>
    cac4:	d0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    cac8:	911f2000 	add	x0, x0, #0x7c8
    cacc:	1400000f 	b	cb08 <own_level_to_str+0x9c>
    cad0:	d0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    cad4:	911f8000 	add	x0, x0, #0x7e0
    cad8:	1400000c 	b	cb08 <own_level_to_str+0x9c>
    cadc:	d0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    cae0:	911fc000 	add	x0, x0, #0x7f0
    cae4:	14000009 	b	cb08 <own_level_to_str+0x9c>
    cae8:	d0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    caec:	91200000 	add	x0, x0, #0x800
    caf0:	14000006 	b	cb08 <own_level_to_str+0x9c>
    caf4:	d0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    caf8:	91204000 	add	x0, x0, #0x810
    cafc:	14000003 	b	cb08 <own_level_to_str+0x9c>
    cb00:	d0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    cb04:	91208000 	add	x0, x0, #0x820
    cb08:	910043ff 	add	sp, sp, #0x10
    cb0c:	d65f03c0 	ret

000000000000cb10 <matches>:
    cb10:	d100c3ff 	sub	sp, sp, #0x30
    cb14:	f9000fe0 	str	x0, [sp, #24]
    cb18:	f9000be1 	str	x1, [sp, #16]
    cb1c:	b9000fe2 	str	w2, [sp, #12]
    cb20:	b9002fff 	str	wzr, [sp, #44]
    cb24:	14000016 	b	cb7c <matches+0x6c>
    cb28:	f9400fe0 	ldr	x0, [sp, #24]
    cb2c:	b9802fe1 	ldrsw	x1, [sp, #44]
    cb30:	91000821 	add	x1, x1, #0x2
    cb34:	f8617801 	ldr	x1, [x0, x1, lsl #3]
    cb38:	f9400be0 	ldr	x0, [sp, #16]
    cb3c:	f9400c02 	ldr	x2, [x0, #24]
    cb40:	b9802fe0 	ldrsw	x0, [sp, #44]
    cb44:	d37df000 	lsl	x0, x0, #3
    cb48:	8b000040 	add	x0, x2, x0
    cb4c:	f9400002 	ldr	x2, [x0]
    cb50:	b9800fe0 	ldrsw	x0, [sp, #12]
    cb54:	d37df000 	lsl	x0, x0, #3
    cb58:	8b000040 	add	x0, x2, x0
    cb5c:	f9400000 	ldr	x0, [x0]
    cb60:	eb00003f 	cmp	x1, x0
    cb64:	54000060 	b.eq	cb70 <matches+0x60>  // b.none
    cb68:	52800000 	mov	w0, #0x0                   	// #0
    cb6c:	1400000b 	b	cb98 <matches+0x88>
    cb70:	b9402fe0 	ldr	w0, [sp, #44]
    cb74:	11000400 	add	w0, w0, #0x1
    cb78:	b9002fe0 	str	w0, [sp, #44]
    cb7c:	f9400be0 	ldr	x0, [sp, #16]
    cb80:	f9405400 	ldr	x0, [x0, #168]
    cb84:	b9402800 	ldr	w0, [x0, #40]
    cb88:	b9402fe1 	ldr	w1, [sp, #44]
    cb8c:	6b00003f 	cmp	w1, w0
    cb90:	54fffccb 	b.lt	cb28 <matches+0x18>  // b.tstop
    cb94:	52800020 	mov	w0, #0x1                   	// #1
    cb98:	9100c3ff 	add	sp, sp, #0x30
    cb9c:	d65f03c0 	ret

000000000000cba0 <matches_interesting>:
    cba0:	d10143ff 	sub	sp, sp, #0x50
    cba4:	f9000fe0 	str	x0, [sp, #24]
    cba8:	f9000be1 	str	x1, [sp, #16]
    cbac:	f90007e2 	str	x2, [sp, #8]
    cbb0:	f9400be0 	ldr	x0, [sp, #16]
    cbb4:	f9405400 	ldr	x0, [x0, #168]
    cbb8:	f9402000 	ldr	x0, [x0, #64]
    cbbc:	f90027e0 	str	x0, [sp, #72]
    cbc0:	f9400be0 	ldr	x0, [sp, #16]
    cbc4:	f9405400 	ldr	x0, [x0, #168]
    cbc8:	f9402400 	ldr	x0, [x0, #72]
    cbcc:	f90023e0 	str	x0, [sp, #64]
    cbd0:	f9400be0 	ldr	x0, [sp, #16]
    cbd4:	f9405400 	ldr	x0, [x0, #168]
    cbd8:	f9401c00 	ldr	x0, [x0, #56]
    cbdc:	f90013e0 	str	x0, [sp, #32]
    cbe0:	f94023e0 	ldr	x0, [sp, #64]
    cbe4:	f100001f 	cmp	x0, #0x0
    cbe8:	54000141 	b.ne	cc10 <matches_interesting+0x70>  // b.any
    cbec:	910083e0 	add	x0, sp, #0x20
    cbf0:	f90023e0 	str	x0, [sp, #64]
    cbf4:	f9400be0 	ldr	x0, [sp, #16]
    cbf8:	f9405400 	ldr	x0, [x0, #168]
    cbfc:	f9401c00 	ldr	x0, [x0, #56]
    cc00:	f100001f 	cmp	x0, #0x0
    cc04:	54000060 	b.eq	cc10 <matches_interesting+0x70>  // b.none
    cc08:	d2800020 	mov	x0, #0x1                   	// #1
    cc0c:	f90027e0 	str	x0, [sp, #72]
    cc10:	b9003fff 	str	wzr, [sp, #60]
    cc14:	1400002b 	b	ccc0 <matches_interesting+0x120>
    cc18:	b9803fe0 	ldrsw	x0, [sp, #60]
    cc1c:	d37df000 	lsl	x0, x0, #3
    cc20:	f94023e1 	ldr	x1, [sp, #64]
    cc24:	8b000020 	add	x0, x1, x0
    cc28:	f9400000 	ldr	x0, [x0]
    cc2c:	f90017e0 	str	x0, [sp, #40]
    cc30:	52800020 	mov	w0, #0x1                   	// #1
    cc34:	b9003be0 	str	w0, [sp, #56]
    cc38:	b90037ff 	str	wzr, [sp, #52]
    cc3c:	14000013 	b	cc88 <matches_interesting+0xe8>
    cc40:	f94023e0 	ldr	x0, [sp, #64]
    cc44:	f100001f 	cmp	x0, #0x0
    cc48:	540001a0 	b.eq	cc7c <matches_interesting+0xdc>  // b.none
    cc4c:	f94007e0 	ldr	x0, [sp, #8]
    cc50:	b98037e1 	ldrsw	x1, [sp, #52]
    cc54:	91000821 	add	x1, x1, #0x2
    cc58:	f8617801 	ldr	x1, [x0, x1, lsl #3]
    cc5c:	b98037e0 	ldrsw	x0, [sp, #52]
    cc60:	d37df000 	lsl	x0, x0, #3
    cc64:	f94017e2 	ldr	x2, [sp, #40]
    cc68:	8b000040 	add	x0, x2, x0
    cc6c:	f9400000 	ldr	x0, [x0]
    cc70:	eb00003f 	cmp	x1, x0
    cc74:	54000040 	b.eq	cc7c <matches_interesting+0xdc>  // b.none
    cc78:	b9003bff 	str	wzr, [sp, #56]
    cc7c:	b94037e0 	ldr	w0, [sp, #52]
    cc80:	11000400 	add	w0, w0, #0x1
    cc84:	b90037e0 	str	w0, [sp, #52]
    cc88:	f9400be0 	ldr	x0, [sp, #16]
    cc8c:	f9405400 	ldr	x0, [x0, #168]
    cc90:	b9402800 	ldr	w0, [x0, #40]
    cc94:	b94037e1 	ldr	w1, [sp, #52]
    cc98:	6b00003f 	cmp	w1, w0
    cc9c:	54fffd2b 	b.lt	cc40 <matches_interesting+0xa0>  // b.tstop
    cca0:	b9403be0 	ldr	w0, [sp, #56]
    cca4:	7100001f 	cmp	w0, #0x0
    cca8:	54000060 	b.eq	ccb4 <matches_interesting+0x114>  // b.none
    ccac:	52800020 	mov	w0, #0x1                   	// #1
    ccb0:	14000009 	b	ccd4 <matches_interesting+0x134>
    ccb4:	b9403fe0 	ldr	w0, [sp, #60]
    ccb8:	11000400 	add	w0, w0, #0x1
    ccbc:	b9003fe0 	str	w0, [sp, #60]
    ccc0:	b9803fe0 	ldrsw	x0, [sp, #60]
    ccc4:	f94027e1 	ldr	x1, [sp, #72]
    ccc8:	eb00003f 	cmp	x1, x0
    cccc:	54fffa68 	b.hi	cc18 <matches_interesting+0x78>  // b.pmore
    ccd0:	52800000 	mov	w0, #0x0                   	// #0
    ccd4:	910143ff 	add	sp, sp, #0x50
    ccd8:	d65f03c0 	ret

000000000000ccdc <ix_from_values>:
    ccdc:	d10083ff 	sub	sp, sp, #0x20
    cce0:	f90007e0 	str	x0, [sp, #8]
    cce4:	b90007e1 	str	w1, [sp, #4]
    cce8:	b9001fff 	str	wzr, [sp, #28]
    ccec:	b9001bff 	str	wzr, [sp, #24]
    ccf0:	1400001d 	b	cd64 <ix_from_values+0x88>
    ccf4:	f94007e0 	ldr	x0, [sp, #8]
    ccf8:	f9400c01 	ldr	x1, [x0, #24]
    ccfc:	b9801be0 	ldrsw	x0, [sp, #24]
    cd00:	d37df000 	lsl	x0, x0, #3
    cd04:	8b000020 	add	x0, x1, x0
    cd08:	f9400001 	ldr	x1, [x0]
    cd0c:	b98007e0 	ldrsw	x0, [sp, #4]
    cd10:	d37df000 	lsl	x0, x0, #3
    cd14:	8b000020 	add	x0, x1, x0
    cd18:	f9400000 	ldr	x0, [x0]
    cd1c:	f9000be0 	str	x0, [sp, #16]
    cd20:	f9400be0 	ldr	x0, [sp, #16]
    cd24:	f1000c1f 	cmp	x0, #0x3
    cd28:	54000148 	b.hi	cd50 <ix_from_values+0x74>  // b.pmore
    cd2c:	b9401fe0 	ldr	w0, [sp, #28]
    cd30:	531e7400 	lsl	w0, w0, #2
    cd34:	b9001fe0 	str	w0, [sp, #28]
    cd38:	f9400be0 	ldr	x0, [sp, #16]
    cd3c:	12000400 	and	w0, w0, #0x3
    cd40:	b9401fe1 	ldr	w1, [sp, #28]
    cd44:	0b000020 	add	w0, w1, w0
    cd48:	b9001fe0 	str	w0, [sp, #28]
    cd4c:	14000003 	b	cd58 <ix_from_values+0x7c>
    cd50:	12800000 	mov	w0, #0xffffffff            	// #-1
    cd54:	1400000b 	b	cd80 <ix_from_values+0xa4>
    cd58:	b9401be0 	ldr	w0, [sp, #24]
    cd5c:	11000400 	add	w0, w0, #0x1
    cd60:	b9001be0 	str	w0, [sp, #24]
    cd64:	f94007e0 	ldr	x0, [sp, #8]
    cd68:	f9405400 	ldr	x0, [x0, #168]
    cd6c:	b9402800 	ldr	w0, [x0, #40]
    cd70:	b9401be1 	ldr	w1, [sp, #24]
    cd74:	6b00003f 	cmp	w1, w0
    cd78:	54fffbeb 	b.lt	ccf4 <ix_from_values+0x18>  // b.tstop
    cd7c:	b9401fe0 	ldr	w0, [sp, #28]
    cd80:	910083ff 	add	sp, sp, #0x20
    cd84:	d65f03c0 	ret

000000000000cd88 <add_results>:
    cd88:	f81a0ffe 	str	x30, [sp, #-96]!
    cd8c:	f90017e0 	str	x0, [sp, #40]
    cd90:	f90013e1 	str	x1, [sp, #32]
    cd94:	b9001fe2 	str	w2, [sp, #28]
    cd98:	f94017e0 	ldr	x0, [sp, #40]
    cd9c:	f9400400 	ldr	x0, [x0, #8]
    cda0:	f90027e0 	str	x0, [sp, #72]
    cda4:	b9401fe1 	ldr	w1, [sp, #28]
    cda8:	f94013e0 	ldr	x0, [sp, #32]
    cdac:	97ffffcc 	bl	ccdc <ix_from_values>
    cdb0:	b90047e0 	str	w0, [sp, #68]
    cdb4:	b94047e0 	ldr	w0, [sp, #68]
    cdb8:	3100041f 	cmn	w0, #0x1
    cdbc:	54000220 	b.eq	ce00 <add_results+0x78>  // b.none
    cdc0:	b98047e0 	ldrsw	x0, [sp, #68]
    cdc4:	d37df000 	lsl	x0, x0, #3
    cdc8:	f94027e1 	ldr	x1, [sp, #72]
    cdcc:	8b000020 	add	x0, x1, x0
    cdd0:	f9400000 	ldr	x0, [x0]
    cdd4:	f100001f 	cmp	x0, #0x0
    cdd8:	54000140 	b.eq	ce00 <add_results+0x78>  // b.none
    cddc:	b98047e0 	ldrsw	x0, [sp, #68]
    cde0:	d37df000 	lsl	x0, x0, #3
    cde4:	f94027e1 	ldr	x1, [sp, #72]
    cde8:	8b000020 	add	x0, x1, x0
    cdec:	f9400000 	ldr	x0, [x0]
    cdf0:	f9400401 	ldr	x1, [x0, #8]
    cdf4:	91000421 	add	x1, x1, #0x1
    cdf8:	f9000401 	str	x1, [x0, #8]
    cdfc:	14000068 	b	cf9c <add_results+0x214>
    ce00:	52800020 	mov	w0, #0x1                   	// #1
    ce04:	b9005fe0 	str	w0, [sp, #92]
    ce08:	b9005bff 	str	wzr, [sp, #88]
    ce0c:	14000016 	b	ce64 <add_results+0xdc>
    ce10:	f94017e0 	ldr	x0, [sp, #40]
    ce14:	b9805be1 	ldrsw	x1, [sp, #88]
    ce18:	91000821 	add	x1, x1, #0x2
    ce1c:	f8617800 	ldr	x0, [x0, x1, lsl #3]
    ce20:	b9401fe2 	ldr	w2, [sp, #28]
    ce24:	f94013e1 	ldr	x1, [sp, #32]
    ce28:	97ffff3a 	bl	cb10 <matches>
    ce2c:	7100001f 	cmp	w0, #0x0
    ce30:	54000140 	b.eq	ce58 <add_results+0xd0>  // b.none
    ce34:	b9005fff 	str	wzr, [sp, #92]
    ce38:	f94017e0 	ldr	x0, [sp, #40]
    ce3c:	b9805be1 	ldrsw	x1, [sp, #88]
    ce40:	91000821 	add	x1, x1, #0x2
    ce44:	f8617800 	ldr	x0, [x0, x1, lsl #3]
    ce48:	f9400401 	ldr	x1, [x0, #8]
    ce4c:	91000421 	add	x1, x1, #0x1
    ce50:	f9000401 	str	x1, [x0, #8]
    ce54:	14000009 	b	ce78 <add_results+0xf0>
    ce58:	b9405be0 	ldr	w0, [sp, #88]
    ce5c:	11000400 	add	w0, w0, #0x1
    ce60:	b9005be0 	str	w0, [sp, #88]
    ce64:	f94017e0 	ldr	x0, [sp, #40]
    ce68:	b9400000 	ldr	w0, [x0]
    ce6c:	b9405be1 	ldr	w1, [sp, #88]
    ce70:	6b00003f 	cmp	w1, w0
    ce74:	54fffceb 	b.lt	ce10 <add_results+0x88>  // b.tstop
    ce78:	b9405fe0 	ldr	w0, [sp, #92]
    ce7c:	7100001f 	cmp	w0, #0x0
    ce80:	540008e0 	b.eq	cf9c <add_results+0x214>  // b.none
    ce84:	f94017e0 	ldr	x0, [sp, #40]
    ce88:	b9400001 	ldr	w1, [x0]
    ce8c:	f94017e0 	ldr	x0, [sp, #40]
    ce90:	b9400400 	ldr	w0, [x0, #4]
    ce94:	6b00003f 	cmp	w1, w0
    ce98:	5400012b 	b.lt	cebc <add_results+0x134>  // b.tstop
    ce9c:	97ffe38a 	bl	5cc4 <raise_to_el1>
    cea0:	d0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    cea4:	9120e000 	add	x0, x0, #0x838
    cea8:	97ffd7d7 	bl	2e04 <printf>
    ceac:	d0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    ceb0:	91218000 	add	x0, x0, #0x860
    ceb4:	97ffd7d4 	bl	2e04 <printf>
    ceb8:	97ffdd06 	bl	42d0 <abort>
    cebc:	f94017e0 	ldr	x0, [sp, #40]
    cec0:	b9400001 	ldr	w1, [x0]
    cec4:	f94017e0 	ldr	x0, [sp, #40]
    cec8:	93407c21 	sxtw	x1, w1
    cecc:	91000821 	add	x1, x1, #0x2
    ced0:	f8617800 	ldr	x0, [x0, x1, lsl #3]
    ced4:	f9001fe0 	str	x0, [sp, #56]
    ced8:	b90057ff 	str	wzr, [sp, #84]
    cedc:	14000012 	b	cf24 <add_results+0x19c>
    cee0:	f94013e0 	ldr	x0, [sp, #32]
    cee4:	f9400c01 	ldr	x1, [x0, #24]
    cee8:	b98057e0 	ldrsw	x0, [sp, #84]
    ceec:	d37df000 	lsl	x0, x0, #3
    cef0:	8b000020 	add	x0, x1, x0
    cef4:	f9400001 	ldr	x1, [x0]
    cef8:	b9801fe0 	ldrsw	x0, [sp, #28]
    cefc:	d37df000 	lsl	x0, x0, #3
    cf00:	8b000020 	add	x0, x1, x0
    cf04:	f9400002 	ldr	x2, [x0]
    cf08:	f9401fe0 	ldr	x0, [sp, #56]
    cf0c:	b98057e1 	ldrsw	x1, [sp, #84]
    cf10:	91000821 	add	x1, x1, #0x2
    cf14:	f8217802 	str	x2, [x0, x1, lsl #3]
    cf18:	b94057e0 	ldr	w0, [sp, #84]
    cf1c:	11000400 	add	w0, w0, #0x1
    cf20:	b90057e0 	str	w0, [sp, #84]
    cf24:	f94013e0 	ldr	x0, [sp, #32]
    cf28:	f9405400 	ldr	x0, [x0, #168]
    cf2c:	b9402800 	ldr	w0, [x0, #40]
    cf30:	b94057e1 	ldr	w1, [sp, #84]
    cf34:	6b00003f 	cmp	w1, w0
    cf38:	54fffd4b 	b.lt	cee0 <add_results+0x158>  // b.tstop
    cf3c:	f9401fe0 	ldr	x0, [sp, #56]
    cf40:	d2800021 	mov	x1, #0x1                   	// #1
    cf44:	f9000401 	str	x1, [x0, #8]
    cf48:	f9401fe2 	ldr	x2, [sp, #56]
    cf4c:	f94013e1 	ldr	x1, [sp, #32]
    cf50:	f94017e0 	ldr	x0, [sp, #40]
    cf54:	97ffff13 	bl	cba0 <matches_interesting>
    cf58:	93407c01 	sxtw	x1, w0
    cf5c:	f9401fe0 	ldr	x0, [sp, #56]
    cf60:	f9000001 	str	x1, [x0]
    cf64:	f94017e0 	ldr	x0, [sp, #40]
    cf68:	b9400000 	ldr	w0, [x0]
    cf6c:	11000401 	add	w1, w0, #0x1
    cf70:	f94017e0 	ldr	x0, [sp, #40]
    cf74:	b9000001 	str	w1, [x0]
    cf78:	b94047e0 	ldr	w0, [sp, #68]
    cf7c:	3100041f 	cmn	w0, #0x1
    cf80:	540000e0 	b.eq	cf9c <add_results+0x214>  // b.none
    cf84:	b98047e0 	ldrsw	x0, [sp, #68]
    cf88:	d37df000 	lsl	x0, x0, #3
    cf8c:	f94027e1 	ldr	x1, [sp, #72]
    cf90:	8b000020 	add	x0, x1, x0
    cf94:	f9401fe1 	ldr	x1, [sp, #56]
    cf98:	f9000001 	str	x1, [x0]
    cf9c:	f84607fe 	ldr	x30, [sp], #96
    cfa0:	d65f03c0 	ret

000000000000cfa4 <print_single_result>:
    cfa4:	f81d0ffe 	str	x30, [sp, #-48]!
    cfa8:	f9000fe0 	str	x0, [sp, #24]
    cfac:	b90017e1 	str	w1, [sp, #20]
    cfb0:	d0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    cfb4:	91226000 	add	x0, x0, #0x898
    cfb8:	97ffd793 	bl	2e04 <printf>
    cfbc:	b9002fff 	str	wzr, [sp, #44]
    cfc0:	1400001a 	b	d028 <print_single_result+0x84>
    cfc4:	f9400fe0 	ldr	x0, [sp, #24]
    cfc8:	f9405400 	ldr	x0, [x0, #168]
    cfcc:	f9401801 	ldr	x1, [x0, #48]
    cfd0:	b9802fe0 	ldrsw	x0, [sp, #44]
    cfd4:	d37df000 	lsl	x0, x0, #3
    cfd8:	8b000020 	add	x0, x1, x0
    cfdc:	f9400003 	ldr	x3, [x0]
    cfe0:	f9400fe0 	ldr	x0, [sp, #24]
    cfe4:	f9400c01 	ldr	x1, [x0, #24]
    cfe8:	b9802fe0 	ldrsw	x0, [sp, #44]
    cfec:	d37df000 	lsl	x0, x0, #3
    cff0:	8b000020 	add	x0, x1, x0
    cff4:	f9400001 	ldr	x1, [x0]
    cff8:	b98017e0 	ldrsw	x0, [sp, #20]
    cffc:	d37df000 	lsl	x0, x0, #3
    d000:	8b000020 	add	x0, x1, x0
    d004:	f9400001 	ldr	x1, [x0]
    d008:	b0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    d00c:	91228000 	add	x0, x0, #0x8a0
    d010:	aa0103e2 	mov	x2, x1
    d014:	aa0303e1 	mov	x1, x3
    d018:	97ffd77b 	bl	2e04 <printf>
    d01c:	b9402fe0 	ldr	w0, [sp, #44]
    d020:	11000400 	add	w0, w0, #0x1
    d024:	b9002fe0 	str	w0, [sp, #44]
    d028:	f9400fe0 	ldr	x0, [sp, #24]
    d02c:	f9405400 	ldr	x0, [x0, #168]
    d030:	b9402800 	ldr	w0, [x0, #40]
    d034:	b9402fe1 	ldr	w1, [sp, #44]
    d038:	6b00003f 	cmp	w1, w0
    d03c:	54fffc4b 	b.lt	cfc4 <print_single_result+0x20>  // b.tstop
    d040:	b0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    d044:	9122a000 	add	x0, x0, #0x8a8
    d048:	97ffd76f 	bl	2e04 <printf>
    d04c:	d503201f 	nop
    d050:	f84307fe 	ldr	x30, [sp], #48
    d054:	d65f03c0 	ret

000000000000d058 <handle_new_result>:
    d058:	f81d0ffe 	str	x30, [sp, #-48]!
    d05c:	f9000fe0 	str	x0, [sp, #24]
    d060:	b90017e1 	str	w1, [sp, #20]
    d064:	b90013e2 	str	w2, [sp, #16]
    d068:	b0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    d06c:	913d8400 	add	x0, x0, #0xf61
    d070:	39400000 	ldrb	w0, [x0]
    d074:	7100001f 	cmp	w0, #0x0
    d078:	54000120 	b.eq	d09c <handle_new_result+0x44>  // b.none
    d07c:	f9400fe0 	ldr	x0, [sp, #24]
    d080:	f9403400 	ldr	x0, [x0, #104]
    d084:	f90017e0 	str	x0, [sp, #40]
    d088:	b94017e2 	ldr	w2, [sp, #20]
    d08c:	f9400fe1 	ldr	x1, [sp, #24]
    d090:	f94017e0 	ldr	x0, [sp, #40]
    d094:	97ffff3d 	bl	cd88 <add_results>
    d098:	14000004 	b	d0a8 <handle_new_result+0x50>
    d09c:	b94013e1 	ldr	w1, [sp, #16]
    d0a0:	f9400fe0 	ldr	x0, [sp, #24]
    d0a4:	97ffffc0 	bl	cfa4 <print_single_result>
    d0a8:	d503201f 	nop
    d0ac:	f84307fe 	ldr	x30, [sp], #48
    d0b0:	d65f03c0 	ret

000000000000d0b4 <print_results>:
    d0b4:	f81c0ffe 	str	x30, [sp, #-64]!
    d0b8:	f9000fe0 	str	x0, [sp, #24]
    d0bc:	f9000be1 	str	x1, [sp, #16]
    d0c0:	b9003fff 	str	wzr, [sp, #60]
    d0c4:	b9003bff 	str	wzr, [sp, #56]
    d0c8:	b90037ff 	str	wzr, [sp, #52]
    d0cc:	14000048 	b	d1ec <print_results+0x138>
    d0d0:	f9400fe0 	ldr	x0, [sp, #24]
    d0d4:	b98037e1 	ldrsw	x1, [sp, #52]
    d0d8:	91000821 	add	x1, x1, #0x2
    d0dc:	f8617800 	ldr	x0, [x0, x1, lsl #3]
    d0e0:	f9400000 	ldr	x0, [x0]
    d0e4:	b9002fe0 	str	w0, [sp, #44]
    d0e8:	b90033ff 	str	wzr, [sp, #48]
    d0ec:	14000017 	b	d148 <print_results+0x94>
    d0f0:	f9400be0 	ldr	x0, [sp, #16]
    d0f4:	f9405400 	ldr	x0, [x0, #168]
    d0f8:	f9401801 	ldr	x1, [x0, #48]
    d0fc:	b98033e0 	ldrsw	x0, [sp, #48]
    d100:	d37df000 	lsl	x0, x0, #3
    d104:	8b000020 	add	x0, x1, x0
    d108:	f9400003 	ldr	x3, [x0]
    d10c:	f9400fe0 	ldr	x0, [sp, #24]
    d110:	b98037e1 	ldrsw	x1, [sp, #52]
    d114:	91000821 	add	x1, x1, #0x2
    d118:	f8617800 	ldr	x0, [x0, x1, lsl #3]
    d11c:	b98033e1 	ldrsw	x1, [sp, #48]
    d120:	91000821 	add	x1, x1, #0x2
    d124:	f8617801 	ldr	x1, [x0, x1, lsl #3]
    d128:	b0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    d12c:	9122c000 	add	x0, x0, #0x8b0
    d130:	aa0103e2 	mov	x2, x1
    d134:	aa0303e1 	mov	x1, x3
    d138:	97ffd733 	bl	2e04 <printf>
    d13c:	b94033e0 	ldr	w0, [sp, #48]
    d140:	11000400 	add	w0, w0, #0x1
    d144:	b90033e0 	str	w0, [sp, #48]
    d148:	f9400be0 	ldr	x0, [sp, #16]
    d14c:	f9405400 	ldr	x0, [x0, #168]
    d150:	b9402800 	ldr	w0, [x0, #40]
    d154:	b94033e1 	ldr	w1, [sp, #48]
    d158:	6b00003f 	cmp	w1, w0
    d15c:	54fffcab 	b.lt	d0f0 <print_results+0x3c>  // b.tstop
    d160:	b9402fe0 	ldr	w0, [sp, #44]
    d164:	7100001f 	cmp	w0, #0x0
    d168:	54000260 	b.eq	d1b4 <print_results+0x100>  // b.none
    d16c:	f9400fe0 	ldr	x0, [sp, #24]
    d170:	b98037e1 	ldrsw	x1, [sp, #52]
    d174:	91000821 	add	x1, x1, #0x2
    d178:	f8617800 	ldr	x0, [x0, x1, lsl #3]
    d17c:	f9400400 	ldr	x0, [x0, #8]
    d180:	2a0003e1 	mov	w1, w0
    d184:	b9403fe0 	ldr	w0, [sp, #60]
    d188:	0b000020 	add	w0, w1, w0
    d18c:	b9003fe0 	str	w0, [sp, #60]
    d190:	f9400fe0 	ldr	x0, [sp, #24]
    d194:	b98037e1 	ldrsw	x1, [sp, #52]
    d198:	91000821 	add	x1, x1, #0x2
    d19c:	f8617800 	ldr	x0, [x0, x1, lsl #3]
    d1a0:	f9400401 	ldr	x1, [x0, #8]
    d1a4:	b0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    d1a8:	9122e000 	add	x0, x0, #0x8b8
    d1ac:	97ffd716 	bl	2e04 <printf>
    d1b0:	1400000c 	b	d1e0 <print_results+0x12c>
    d1b4:	b9403be0 	ldr	w0, [sp, #56]
    d1b8:	11000400 	add	w0, w0, #0x1
    d1bc:	b9003be0 	str	w0, [sp, #56]
    d1c0:	f9400fe0 	ldr	x0, [sp, #24]
    d1c4:	b98037e1 	ldrsw	x1, [sp, #52]
    d1c8:	91000821 	add	x1, x1, #0x2
    d1cc:	f8617800 	ldr	x0, [x0, x1, lsl #3]
    d1d0:	f9400401 	ldr	x1, [x0, #8]
    d1d4:	b0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    d1d8:	91232000 	add	x0, x0, #0x8c8
    d1dc:	97ffd70a 	bl	2e04 <printf>
    d1e0:	b94037e0 	ldr	w0, [sp, #52]
    d1e4:	11000400 	add	w0, w0, #0x1
    d1e8:	b90037e0 	str	w0, [sp, #52]
    d1ec:	f9400fe0 	ldr	x0, [sp, #24]
    d1f0:	b9400000 	ldr	w0, [x0]
    d1f4:	b94037e1 	ldr	w1, [sp, #52]
    d1f8:	6b00003f 	cmp	w1, w0
    d1fc:	54fff6ab 	b.lt	d0d0 <print_results+0x1c>  // b.tstop
    d200:	f9400be0 	ldr	x0, [sp, #16]
    d204:	f9405400 	ldr	x0, [x0, #168]
    d208:	f9400001 	ldr	x1, [x0]
    d20c:	f9400be0 	ldr	x0, [sp, #16]
    d210:	f9400002 	ldr	x2, [x0]
    d214:	b0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    d218:	91234000 	add	x0, x0, #0x8d0
    d21c:	aa0203e3 	mov	x3, x2
    d220:	b9403fe2 	ldr	w2, [sp, #60]
    d224:	97ffd6f8 	bl	2e04 <printf>
    d228:	f9400be0 	ldr	x0, [sp, #16]
    d22c:	f9405400 	ldr	x0, [x0, #168]
    d230:	f9402800 	ldr	x0, [x0, #80]
    d234:	f100001f 	cmp	x0, #0x0
    d238:	54000240 	b.eq	d280 <print_results+0x1cc>  // b.none
    d23c:	b9803be1 	ldrsw	x1, [sp, #56]
    d240:	f9400be0 	ldr	x0, [sp, #16]
    d244:	f9405400 	ldr	x0, [x0, #168]
    d248:	f9402800 	ldr	x0, [x0, #80]
    d24c:	eb00003f 	cmp	x1, x0
    d250:	54000180 	b.eq	d280 <print_results+0x1cc>  // b.none
    d254:	f9400be0 	ldr	x0, [sp, #16]
    d258:	f9405400 	ldr	x0, [x0, #168]
    d25c:	f9400001 	ldr	x1, [x0]
    d260:	f9400be0 	ldr	x0, [sp, #16]
    d264:	f9405400 	ldr	x0, [x0, #168]
    d268:	f9402802 	ldr	x2, [x0, #80]
    d26c:	b0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    d270:	9123c000 	add	x0, x0, #0x8f0
    d274:	aa0203e3 	mov	x3, x2
    d278:	b9403be2 	ldr	w2, [sp, #56]
    d27c:	97ffd6e2 	bl	2e04 <printf>
    d280:	d503201f 	nop
    d284:	f84407fe 	ldr	x30, [sp], #64
    d288:	d65f03c0 	ret

000000000000d28c <read_var_infos>:
    d28c:	f81b0ffe 	str	x30, [sp, #-80]!
    d290:	f90017e0 	str	x0, [sp, #40]
    d294:	f90013e1 	str	x1, [sp, #32]
    d298:	f9000fe2 	str	x2, [sp, #24]
    d29c:	b90017e3 	str	w3, [sp, #20]
    d2a0:	b9004fff 	str	wzr, [sp, #76]
    d2a4:	14000017 	b	d300 <read_var_infos+0x74>
    d2a8:	b9804fe1 	ldrsw	x1, [sp, #76]
    d2ac:	d2800b00 	mov	x0, #0x58                  	// #88
    d2b0:	9b007c20 	mul	x0, x1, x0
    d2b4:	f9400fe1 	ldr	x1, [sp, #24]
    d2b8:	8b000020 	add	x0, x1, x0
    d2bc:	b9404fe1 	ldr	w1, [sp, #76]
    d2c0:	b9000001 	str	w1, [x0]
    d2c4:	f94013e0 	ldr	x0, [sp, #32]
    d2c8:	f9401001 	ldr	x1, [x0, #32]
    d2cc:	b9804fe0 	ldrsw	x0, [sp, #76]
    d2d0:	d37df000 	lsl	x0, x0, #3
    d2d4:	8b000021 	add	x1, x1, x0
    d2d8:	b9804fe2 	ldrsw	x2, [sp, #76]
    d2dc:	d2800b00 	mov	x0, #0x58                  	// #88
    d2e0:	9b007c40 	mul	x0, x2, x0
    d2e4:	f9400fe2 	ldr	x2, [sp, #24]
    d2e8:	8b000040 	add	x0, x2, x0
    d2ec:	f9400021 	ldr	x1, [x1]
    d2f0:	f9000401 	str	x1, [x0, #8]
    d2f4:	b9404fe0 	ldr	w0, [sp, #76]
    d2f8:	11000400 	add	w0, w0, #0x1
    d2fc:	b9004fe0 	str	w0, [sp, #76]
    d300:	f94013e0 	ldr	x0, [sp, #32]
    d304:	b9401800 	ldr	w0, [x0, #24]
    d308:	b9404fe1 	ldr	w1, [sp, #76]
    d30c:	6b00003f 	cmp	w1, w0
    d310:	54fffccb 	b.lt	d2a8 <read_var_infos+0x1c>  // b.tstop
    d314:	b9004bff 	str	wzr, [sp, #72]
    d318:	14000058 	b	d478 <read_var_infos+0x1ec>
    d31c:	f94013e0 	ldr	x0, [sp, #32]
    d320:	f9403801 	ldr	x1, [x0, #112]
    d324:	b9804be0 	ldrsw	x0, [sp, #72]
    d328:	d37df000 	lsl	x0, x0, #3
    d32c:	8b000020 	add	x0, x1, x0
    d330:	f9400000 	ldr	x0, [x0]
    d334:	f90023e0 	str	x0, [sp, #64]
    d338:	f94023e0 	ldr	x0, [sp, #64]
    d33c:	f9400000 	ldr	x0, [x0]
    d340:	f9001fe0 	str	x0, [sp, #56]
    d344:	f94023e0 	ldr	x0, [sp, #64]
    d348:	b9400800 	ldr	w0, [x0, #8]
    d34c:	71000c1f 	cmp	w0, #0x3
    d350:	54000480 	b.eq	d3e0 <read_var_infos+0x154>  // b.none
    d354:	71000c1f 	cmp	w0, #0x3
    d358:	540000c8 	b.hi	d370 <read_var_infos+0xe4>  // b.pmore
    d35c:	7100041f 	cmp	w0, #0x1
    d360:	54000260 	b.eq	d3ac <read_var_infos+0x120>  // b.none
    d364:	7100041f 	cmp	w0, #0x1
    d368:	54000328 	b.hi	d3cc <read_var_infos+0x140>  // b.pmore
    d36c:	14000008 	b	d38c <read_var_infos+0x100>
    d370:	7100141f 	cmp	w0, #0x5
    d374:	54000560 	b.eq	d420 <read_var_infos+0x194>  // b.none
    d378:	7100141f 	cmp	w0, #0x5
    d37c:	54000423 	b.cc	d400 <read_var_infos+0x174>  // b.lo, b.ul, b.last
    d380:	7100181f 	cmp	w0, #0x6
    d384:	54000640 	b.eq	d44c <read_var_infos+0x1c0>  // b.none
    d388:	14000039 	b	d46c <read_var_infos+0x1e0>
    d38c:	f94023e0 	ldr	x0, [sp, #64]
    d390:	f9400800 	ldr	x0, [x0, #16]
    d394:	aa0003e3 	mov	x3, x0
    d398:	f9401fe2 	ldr	x2, [sp, #56]
    d39c:	f9400fe1 	ldr	x1, [sp, #24]
    d3a0:	f94013e0 	ldr	x0, [sp, #32]
    d3a4:	940000ca 	bl	d6cc <read_init_heap>
    d3a8:	14000031 	b	d46c <read_var_infos+0x1e0>
    d3ac:	f94023e0 	ldr	x0, [sp, #64]
    d3b0:	f9400800 	ldr	x0, [x0, #16]
    d3b4:	aa0003e3 	mov	x3, x0
    d3b8:	f9401fe2 	ldr	x2, [sp, #56]
    d3bc:	f9400fe1 	ldr	x1, [sp, #24]
    d3c0:	f94013e0 	ldr	x0, [sp, #32]
    d3c4:	940000b7 	bl	d6a0 <read_init_pte>
    d3c8:	14000029 	b	d46c <read_var_infos+0x1e0>
    d3cc:	f9401fe2 	ldr	x2, [sp, #56]
    d3d0:	f9400fe1 	ldr	x1, [sp, #24]
    d3d4:	f94013e0 	ldr	x0, [sp, #32]
    d3d8:	94000030 	bl	d498 <read_init_unmapped>
    d3dc:	14000024 	b	d46c <read_var_infos+0x1e0>
    d3e0:	f94023e0 	ldr	x0, [sp, #64]
    d3e4:	f9400800 	ldr	x0, [x0, #16]
    d3e8:	aa0003e3 	mov	x3, x0
    d3ec:	f9401fe2 	ldr	x2, [sp, #56]
    d3f0:	f9400fe1 	ldr	x1, [sp, #24]
    d3f4:	f94013e0 	ldr	x0, [sp, #32]
    d3f8:	94000082 	bl	d600 <read_init_alias>
    d3fc:	1400001c 	b	d46c <read_var_infos+0x1e0>
    d400:	f94023e0 	ldr	x0, [sp, #64]
    d404:	f9400800 	ldr	x0, [x0, #16]
    d408:	aa0003e3 	mov	x3, x0
    d40c:	f9401fe2 	ldr	x2, [sp, #56]
    d410:	f9400fe1 	ldr	x1, [sp, #24]
    d414:	f94013e0 	ldr	x0, [sp, #32]
    d418:	9400008e 	bl	d650 <read_init_ap>
    d41c:	14000014 	b	d46c <read_var_infos+0x1e0>
    d420:	f94023e0 	ldr	x0, [sp, #64]
    d424:	f9400801 	ldr	x1, [x0, #16]
    d428:	f94023e0 	ldr	x0, [sp, #64]
    d42c:	b9401800 	ldr	w0, [x0, #24]
    d430:	2a0003e4 	mov	w4, w0
    d434:	aa0103e3 	mov	x3, x1
    d438:	f9401fe2 	ldr	x2, [sp, #56]
    d43c:	f9400fe1 	ldr	x1, [sp, #24]
    d440:	f94013e0 	ldr	x0, [sp, #32]
    d444:	94000043 	bl	d550 <read_init_region>
    d448:	14000009 	b	d46c <read_var_infos+0x1e0>
    d44c:	f94023e0 	ldr	x0, [sp, #64]
    d450:	b9401000 	ldr	w0, [x0, #16]
    d454:	2a0003e3 	mov	w3, w0
    d458:	f9401fe2 	ldr	x2, [sp, #56]
    d45c:	f9400fe1 	ldr	x1, [sp, #24]
    d460:	f94013e0 	ldr	x0, [sp, #32]
    d464:	94000020 	bl	d4e4 <read_init_region_own>
    d468:	d503201f 	nop
    d46c:	b9404be0 	ldr	w0, [sp, #72]
    d470:	11000400 	add	w0, w0, #0x1
    d474:	b9004be0 	str	w0, [sp, #72]
    d478:	f94013e0 	ldr	x0, [sp, #32]
    d47c:	b9406800 	ldr	w0, [x0, #104]
    d480:	b9404be1 	ldr	w1, [sp, #72]
    d484:	6b00003f 	cmp	w1, w0
    d488:	54fff4ab 	b.lt	d31c <read_var_infos+0x90>  // b.tstop
    d48c:	d503201f 	nop
    d490:	f84507fe 	ldr	x30, [sp], #80
    d494:	d65f03c0 	ret

000000000000d498 <read_init_unmapped>:
    d498:	f81c0ffe 	str	x30, [sp, #-64]!
    d49c:	f90017e0 	str	x0, [sp, #40]
    d4a0:	f90013e1 	str	x1, [sp, #32]
    d4a4:	f9000fe2 	str	x2, [sp, #24]
    d4a8:	f9400fe2 	ldr	x2, [sp, #24]
    d4ac:	f94013e1 	ldr	x1, [sp, #32]
    d4b0:	f94017e0 	ldr	x0, [sp, #40]
    d4b4:	97fffbcf 	bl	c3f0 <idx_from_varname_infos>
    d4b8:	f9001fe0 	str	x0, [sp, #56]
    d4bc:	f9401fe1 	ldr	x1, [sp, #56]
    d4c0:	d2800b00 	mov	x0, #0x58                  	// #88
    d4c4:	9b007c20 	mul	x0, x1, x0
    d4c8:	f94013e1 	ldr	x1, [sp, #32]
    d4cc:	8b000020 	add	x0, x1, x0
    d4d0:	d2800021 	mov	x1, #0x1                   	// #1
    d4d4:	f9001001 	str	x1, [x0, #32]
    d4d8:	d503201f 	nop
    d4dc:	f84407fe 	ldr	x30, [sp], #64
    d4e0:	d65f03c0 	ret

000000000000d4e4 <read_init_region_own>:
    d4e4:	f81c0ffe 	str	x30, [sp, #-64]!
    d4e8:	f90017e0 	str	x0, [sp, #40]
    d4ec:	f90013e1 	str	x1, [sp, #32]
    d4f0:	f9000fe2 	str	x2, [sp, #24]
    d4f4:	b90017e3 	str	w3, [sp, #20]
    d4f8:	f9400fe2 	ldr	x2, [sp, #24]
    d4fc:	f94013e1 	ldr	x1, [sp, #32]
    d500:	f94017e0 	ldr	x0, [sp, #40]
    d504:	97fffbbb 	bl	c3f0 <idx_from_varname_infos>
    d508:	f9001fe0 	str	x0, [sp, #56]
    d50c:	f9401fe1 	ldr	x1, [sp, #56]
    d510:	d2800b00 	mov	x0, #0x58                  	// #88
    d514:	9b007c20 	mul	x0, x1, x0
    d518:	f94013e1 	ldr	x1, [sp, #32]
    d51c:	8b000020 	add	x0, x1, x0
    d520:	52800021 	mov	w1, #0x1                   	// #1
    d524:	39010001 	strb	w1, [x0, #64]
    d528:	f9401fe1 	ldr	x1, [sp, #56]
    d52c:	d2800b00 	mov	x0, #0x58                  	// #88
    d530:	9b007c20 	mul	x0, x1, x0
    d534:	f94013e1 	ldr	x1, [sp, #32]
    d538:	8b000020 	add	x0, x1, x0
    d53c:	b94017e1 	ldr	w1, [sp, #20]
    d540:	b9004401 	str	w1, [x0, #68]
    d544:	d503201f 	nop
    d548:	f84407fe 	ldr	x30, [sp], #64
    d54c:	d65f03c0 	ret

000000000000d550 <read_init_region>:
    d550:	f81b0ffe 	str	x30, [sp, #-80]!
    d554:	f9001fe0 	str	x0, [sp, #56]
    d558:	f9001be1 	str	x1, [sp, #48]
    d55c:	f90017e2 	str	x2, [sp, #40]
    d560:	f90013e3 	str	x3, [sp, #32]
    d564:	b9001fe4 	str	w4, [sp, #28]
    d568:	f94017e2 	ldr	x2, [sp, #40]
    d56c:	f9401be1 	ldr	x1, [sp, #48]
    d570:	f9401fe0 	ldr	x0, [sp, #56]
    d574:	97fffb9f 	bl	c3f0 <idx_from_varname_infos>
    d578:	f90027e0 	str	x0, [sp, #72]
    d57c:	b9401fe0 	ldr	w0, [sp, #28]
    d580:	71001c1f 	cmp	w0, #0x7
    d584:	540000e9 	b.ls	d5a0 <read_init_region+0x50>  // b.plast
    d588:	f9401fe0 	ldr	x0, [sp, #56]
    d58c:	f9400001 	ldr	x1, [x0]
    d590:	b0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    d594:	9124a000 	add	x0, x0, #0x928
    d598:	f94017e2 	ldr	x2, [sp, #40]
    d59c:	97ffdb52 	bl	42e4 <fail>
    d5a0:	f94027e1 	ldr	x1, [sp, #72]
    d5a4:	d2800b00 	mov	x0, #0x58                  	// #88
    d5a8:	9b007c20 	mul	x0, x1, x0
    d5ac:	f9401be1 	ldr	x1, [sp, #48]
    d5b0:	8b000020 	add	x0, x1, x0
    d5b4:	52800021 	mov	w1, #0x1                   	// #1
    d5b8:	3900a001 	strb	w1, [x0, #40]
    d5bc:	f94027e1 	ldr	x1, [sp, #72]
    d5c0:	d2800b00 	mov	x0, #0x58                  	// #88
    d5c4:	9b007c20 	mul	x0, x1, x0
    d5c8:	f9401be1 	ldr	x1, [sp, #48]
    d5cc:	8b000020 	add	x0, x1, x0
    d5d0:	f94013e1 	ldr	x1, [sp, #32]
    d5d4:	f9001801 	str	x1, [x0, #48]
    d5d8:	f94027e1 	ldr	x1, [sp, #72]
    d5dc:	d2800b00 	mov	x0, #0x58                  	// #88
    d5e0:	9b007c20 	mul	x0, x1, x0
    d5e4:	f9401be1 	ldr	x1, [sp, #48]
    d5e8:	8b000020 	add	x0, x1, x0
    d5ec:	b9401fe1 	ldr	w1, [sp, #28]
    d5f0:	b9003801 	str	w1, [x0, #56]
    d5f4:	d503201f 	nop
    d5f8:	f84507fe 	ldr	x30, [sp], #80
    d5fc:	d65f03c0 	ret

000000000000d600 <read_init_alias>:
    d600:	f81c0ffe 	str	x30, [sp, #-64]!
    d604:	f90017e0 	str	x0, [sp, #40]
    d608:	f90013e1 	str	x1, [sp, #32]
    d60c:	f9000fe2 	str	x2, [sp, #24]
    d610:	f9000be3 	str	x3, [sp, #16]
    d614:	f9400fe2 	ldr	x2, [sp, #24]
    d618:	f94013e1 	ldr	x1, [sp, #32]
    d61c:	f94017e0 	ldr	x0, [sp, #40]
    d620:	97fffb74 	bl	c3f0 <idx_from_varname_infos>
    d624:	f9001fe0 	str	x0, [sp, #56]
    d628:	f9401fe1 	ldr	x1, [sp, #56]
    d62c:	d2800b00 	mov	x0, #0x58                  	// #88
    d630:	9b007c20 	mul	x0, x1, x0
    d634:	f94013e1 	ldr	x1, [sp, #32]
    d638:	8b000020 	add	x0, x1, x0
    d63c:	f9400be1 	ldr	x1, [sp, #16]
    d640:	f9002401 	str	x1, [x0, #72]
    d644:	d503201f 	nop
    d648:	f84407fe 	ldr	x30, [sp], #64
    d64c:	d65f03c0 	ret

000000000000d650 <read_init_ap>:
    d650:	f81c0ffe 	str	x30, [sp, #-64]!
    d654:	f90017e0 	str	x0, [sp, #40]
    d658:	f90013e1 	str	x1, [sp, #32]
    d65c:	f9000fe2 	str	x2, [sp, #24]
    d660:	f9000be3 	str	x3, [sp, #16]
    d664:	f9400fe2 	ldr	x2, [sp, #24]
    d668:	f94013e1 	ldr	x1, [sp, #32]
    d66c:	f94017e0 	ldr	x0, [sp, #40]
    d670:	97fffb60 	bl	c3f0 <idx_from_varname_infos>
    d674:	f9001fe0 	str	x0, [sp, #56]
    d678:	f9401fe1 	ldr	x1, [sp, #56]
    d67c:	d2800b00 	mov	x0, #0x58                  	// #88
    d680:	9b007c20 	mul	x0, x1, x0
    d684:	f94013e1 	ldr	x1, [sp, #32]
    d688:	8b000020 	add	x0, x1, x0
    d68c:	f9400be1 	ldr	x1, [sp, #16]
    d690:	f9000c01 	str	x1, [x0, #24]
    d694:	d503201f 	nop
    d698:	f84407fe 	ldr	x30, [sp], #64
    d69c:	d65f03c0 	ret

000000000000d6a0 <read_init_pte>:
    d6a0:	f81d0ffe 	str	x30, [sp, #-48]!
    d6a4:	f90017e0 	str	x0, [sp, #40]
    d6a8:	f90013e1 	str	x1, [sp, #32]
    d6ac:	f9000fe2 	str	x2, [sp, #24]
    d6b0:	f9000be3 	str	x3, [sp, #16]
    d6b4:	b0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    d6b8:	9125c000 	add	x0, x0, #0x970
    d6bc:	97ffdb0a 	bl	42e4 <fail>
    d6c0:	d503201f 	nop
    d6c4:	f84307fe 	ldr	x30, [sp], #48
    d6c8:	d65f03c0 	ret

000000000000d6cc <read_init_heap>:
    d6cc:	f81c0ffe 	str	x30, [sp, #-64]!
    d6d0:	f90017e0 	str	x0, [sp, #40]
    d6d4:	f90013e1 	str	x1, [sp, #32]
    d6d8:	f9000fe2 	str	x2, [sp, #24]
    d6dc:	f9000be3 	str	x3, [sp, #16]
    d6e0:	f9400fe2 	ldr	x2, [sp, #24]
    d6e4:	f94013e1 	ldr	x1, [sp, #32]
    d6e8:	f94017e0 	ldr	x0, [sp, #40]
    d6ec:	97fffb41 	bl	c3f0 <idx_from_varname_infos>
    d6f0:	f9001fe0 	str	x0, [sp, #56]
    d6f4:	f9401fe1 	ldr	x1, [sp, #56]
    d6f8:	d2800b00 	mov	x0, #0x58                  	// #88
    d6fc:	9b007c20 	mul	x0, x1, x0
    d700:	f94013e1 	ldr	x1, [sp, #32]
    d704:	8b000020 	add	x0, x1, x0
    d708:	f9400be1 	ldr	x1, [sp, #16]
    d70c:	f9000801 	str	x1, [x0, #16]
    d710:	d503201f 	nop
    d714:	f84407fe 	ldr	x30, [sp], #64
    d718:	d65f03c0 	ret

000000000000d71c <__count_fit>:
    d71c:	d10083ff 	sub	sp, sp, #0x20
    d720:	f90007e0 	str	x0, [sp, #8]
    d724:	f90003e1 	str	x1, [sp]
    d728:	b9001fff 	str	wzr, [sp, #28]
    d72c:	14000005 	b	d740 <__count_fit+0x24>
    d730:	f94003e1 	ldr	x1, [sp]
    d734:	f94007e0 	ldr	x0, [sp, #8]
    d738:	cb000020 	sub	x0, x1, x0
    d73c:	f90003e0 	str	x0, [sp]
    d740:	f94003e1 	ldr	x1, [sp]
    d744:	f94007e0 	ldr	x0, [sp, #8]
    d748:	eb00003f 	cmp	x1, x0
    d74c:	54ffff22 	b.cs	d730 <__count_fit+0x14>  // b.hs, b.nlast
    d750:	b9401fe0 	ldr	w0, [sp, #28]
    d754:	910083ff 	add	sp, sp, #0x20
    d758:	d65f03c0 	ret

000000000000d75c <init_st>:
    d75c:	f8190ffe 	str	x30, [sp, #-112]!
    d760:	f9000fe0 	str	x0, [sp, #24]
    d764:	b0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    d768:	9126a003 	add	x3, x0, #0x9a8
    d76c:	b0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    d770:	9126e002 	add	x2, x0, #0x9b8
    d774:	b0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    d778:	912ce001 	add	x1, x0, #0xb38
    d77c:	b0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    d780:	91272000 	add	x0, x0, #0x9c8
    d784:	aa0303e5 	mov	x5, x3
    d788:	528000c4 	mov	w4, #0x6                   	// #6
    d78c:	aa0203e3 	mov	x3, x2
    d790:	aa0103e2 	mov	x2, x1
    d794:	52800521 	mov	w1, #0x29                  	// #41
    d798:	97ffd62c 	bl	3048 <_debug>
    d79c:	d2800c01 	mov	x1, #0x60                  	// #96
    d7a0:	d2804800 	mov	x0, #0x240                 	// #576
    d7a4:	97ffea8a 	bl	81cc <alloc_with_alignment>
    d7a8:	f90033e0 	str	x0, [sp, #96]
    d7ac:	f94033e0 	ldr	x0, [sp, #96]
    d7b0:	f9002fe0 	str	x0, [sp, #88]
    d7b4:	b9006fff 	str	wzr, [sp, #108]
    d7b8:	14000035 	b	d88c <init_st+0x130>
    d7bc:	b9006bff 	str	wzr, [sp, #104]
    d7c0:	1400002d 	b	d874 <init_st+0x118>
    d7c4:	b9806fe1 	ldrsw	x1, [sp, #108]
    d7c8:	d2800c00 	mov	x0, #0x60                  	// #96
    d7cc:	9b007c20 	mul	x0, x1, x0
    d7d0:	f9402fe1 	ldr	x1, [sp, #88]
    d7d4:	8b000020 	add	x0, x1, x0
    d7d8:	f9001fe0 	str	x0, [sp, #56]
    d7dc:	b9806be0 	ldrsw	x0, [sp, #104]
    d7e0:	d37cec00 	lsl	x0, x0, #4
    d7e4:	f9401fe1 	ldr	x1, [sp, #56]
    d7e8:	8b000020 	add	x0, x1, x0
    d7ec:	f9001be0 	str	x0, [sp, #48]
    d7f0:	f9401be0 	ldr	x0, [sp, #48]
    d7f4:	b900001f 	str	wzr, [x0]
    d7f8:	f9400fe0 	ldr	x0, [sp, #24]
    d7fc:	f9405400 	ldr	x0, [x0, #168]
    d800:	b9401803 	ldr	w3, [x0, #24]
    d804:	b0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    d808:	91284004 	add	x4, x0, #0xa10
    d80c:	b0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    d810:	9126e002 	add	x2, x0, #0x9b8
    d814:	b0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    d818:	912ce001 	add	x1, x0, #0xb38
    d81c:	b0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    d820:	91272000 	add	x0, x0, #0x9c8
    d824:	aa0403e5 	mov	x5, x4
    d828:	2a0303e4 	mov	w4, w3
    d82c:	aa0203e3 	mov	x3, x2
    d830:	aa0103e2 	mov	x2, x1
    d834:	528005e1 	mov	w1, #0x2f                  	// #47
    d838:	97ffd604 	bl	3048 <_debug>
    d83c:	f9400fe0 	ldr	x0, [sp, #24]
    d840:	f9405400 	ldr	x0, [x0, #168]
    d844:	b9401800 	ldr	w0, [x0, #24]
    d848:	93407c00 	sxtw	x0, w0
    d84c:	d37df000 	lsl	x0, x0, #3
    d850:	d2800101 	mov	x1, #0x8                   	// #8
    d854:	97ffea5e 	bl	81cc <alloc_with_alignment>
    d858:	f90017e0 	str	x0, [sp, #40]
    d85c:	f94017e1 	ldr	x1, [sp, #40]
    d860:	f9401be0 	ldr	x0, [sp, #48]
    d864:	f9000401 	str	x1, [x0, #8]
    d868:	b9406be0 	ldr	w0, [sp, #104]
    d86c:	11000400 	add	w0, w0, #0x1
    d870:	b9006be0 	str	w0, [sp, #104]
    d874:	b9406be0 	ldr	w0, [sp, #104]
    d878:	7100141f 	cmp	w0, #0x5
    d87c:	54fffa4d 	b.le	d7c4 <init_st+0x68>
    d880:	b9406fe0 	ldr	w0, [sp, #108]
    d884:	11000400 	add	w0, w0, #0x1
    d888:	b9006fe0 	str	w0, [sp, #108]
    d88c:	f9400fe0 	ldr	x0, [sp, #24]
    d890:	f9405400 	ldr	x0, [x0, #168]
    d894:	b9401800 	ldr	w0, [x0, #24]
    d898:	b9406fe1 	ldr	w1, [sp, #108]
    d89c:	6b00003f 	cmp	w1, w0
    d8a0:	54fff8eb 	b.lt	d7bc <init_st+0x60>  // b.tstop
    d8a4:	b0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    d8a8:	91288003 	add	x3, x0, #0xa20
    d8ac:	b0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    d8b0:	9126e002 	add	x2, x0, #0x9b8
    d8b4:	b0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    d8b8:	912ce001 	add	x1, x0, #0xb38
    d8bc:	b0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    d8c0:	91272000 	add	x0, x0, #0x9c8
    d8c4:	aa0303e5 	mov	x5, x3
    d8c8:	52800024 	mov	w4, #0x1                   	// #1
    d8cc:	aa0203e3 	mov	x3, x2
    d8d0:	aa0103e2 	mov	x2, x1
    d8d4:	52800661 	mov	w1, #0x33                  	// #51
    d8d8:	97ffd5dc 	bl	3048 <_debug>
    d8dc:	d2800201 	mov	x1, #0x10                  	// #16
    d8e0:	d2800200 	mov	x0, #0x10                  	// #16
    d8e4:	97ffea3a 	bl	81cc <alloc_with_alignment>
    d8e8:	f9002be0 	str	x0, [sp, #80]
    d8ec:	f9402be0 	ldr	x0, [sp, #80]
    d8f0:	f90027e0 	str	x0, [sp, #72]
    d8f4:	f9400fe0 	ldr	x0, [sp, #24]
    d8f8:	f9405400 	ldr	x0, [x0, #168]
    d8fc:	b9401803 	ldr	w3, [x0, #24]
    d900:	b0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    d904:	9128e004 	add	x4, x0, #0xa38
    d908:	b0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    d90c:	9126e002 	add	x2, x0, #0x9b8
    d910:	b0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    d914:	912ce001 	add	x1, x0, #0xb38
    d918:	b0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    d91c:	91272000 	add	x0, x0, #0x9c8
    d920:	aa0403e5 	mov	x5, x4
    d924:	2a0303e4 	mov	w4, w3
    d928:	aa0203e3 	mov	x3, x2
    d92c:	aa0103e2 	mov	x2, x1
    d930:	52800681 	mov	w1, #0x34                  	// #52
    d934:	97ffd5c5 	bl	3048 <_debug>
    d938:	f9400fe0 	ldr	x0, [sp, #24]
    d93c:	f9405400 	ldr	x0, [x0, #168]
    d940:	b9401800 	ldr	w0, [x0, #24]
    d944:	93407c00 	sxtw	x0, w0
    d948:	d37df000 	lsl	x0, x0, #3
    d94c:	d2800101 	mov	x1, #0x8                   	// #8
    d950:	97ffea1f 	bl	81cc <alloc_with_alignment>
    d954:	f90023e0 	str	x0, [sp, #64]
    d958:	f94023e1 	ldr	x1, [sp, #64]
    d95c:	f94027e0 	ldr	x0, [sp, #72]
    d960:	f9000401 	str	x1, [x0, #8]
    d964:	f94027e0 	ldr	x0, [sp, #72]
    d968:	f9402fe1 	ldr	x1, [sp, #88]
    d96c:	f9000001 	str	x1, [x0]
    d970:	f94027e0 	ldr	x0, [sp, #72]
    d974:	f84707fe 	ldr	x30, [sp], #112
    d978:	d65f03c0 	ret

000000000000d97c <free_st>:
    d97c:	f81c0ffe 	str	x30, [sp, #-64]!
    d980:	f9000fe0 	str	x0, [sp, #24]
    d984:	f9000be1 	str	x1, [sp, #16]
    d988:	b9003fff 	str	wzr, [sp, #60]
    d98c:	1400001b 	b	d9f8 <free_st+0x7c>
    d990:	b9003bff 	str	wzr, [sp, #56]
    d994:	14000013 	b	d9e0 <free_st+0x64>
    d998:	f9400be0 	ldr	x0, [sp, #16]
    d99c:	f9400001 	ldr	x1, [x0]
    d9a0:	b9803fe2 	ldrsw	x2, [sp, #60]
    d9a4:	d2800c00 	mov	x0, #0x60                  	// #96
    d9a8:	9b007c40 	mul	x0, x2, x0
    d9ac:	8b000020 	add	x0, x1, x0
    d9b0:	f9001be0 	str	x0, [sp, #48]
    d9b4:	b9803be0 	ldrsw	x0, [sp, #56]
    d9b8:	d37cec00 	lsl	x0, x0, #4
    d9bc:	f9401be1 	ldr	x1, [sp, #48]
    d9c0:	8b000020 	add	x0, x1, x0
    d9c4:	f90017e0 	str	x0, [sp, #40]
    d9c8:	f94017e0 	ldr	x0, [sp, #40]
    d9cc:	f9400400 	ldr	x0, [x0, #8]
    d9d0:	97ffea6f 	bl	838c <free>
    d9d4:	b9403be0 	ldr	w0, [sp, #56]
    d9d8:	11000400 	add	w0, w0, #0x1
    d9dc:	b9003be0 	str	w0, [sp, #56]
    d9e0:	b9403be0 	ldr	w0, [sp, #56]
    d9e4:	7100141f 	cmp	w0, #0x5
    d9e8:	54fffd8d 	b.le	d998 <free_st+0x1c>
    d9ec:	b9403fe0 	ldr	w0, [sp, #60]
    d9f0:	11000400 	add	w0, w0, #0x1
    d9f4:	b9003fe0 	str	w0, [sp, #60]
    d9f8:	f9400fe0 	ldr	x0, [sp, #24]
    d9fc:	f9405400 	ldr	x0, [x0, #168]
    da00:	b9401800 	ldr	w0, [x0, #24]
    da04:	b9403fe1 	ldr	w1, [sp, #60]
    da08:	6b00003f 	cmp	w1, w0
    da0c:	54fffc2b 	b.lt	d990 <free_st+0x14>  // b.tstop
    da10:	f9400be0 	ldr	x0, [sp, #16]
    da14:	f9400000 	ldr	x0, [x0]
    da18:	97ffea5d 	bl	838c <free>
    da1c:	f9400be0 	ldr	x0, [sp, #16]
    da20:	f9400400 	ldr	x0, [x0, #8]
    da24:	97ffea5a 	bl	838c <free>
    da28:	f9400be0 	ldr	x0, [sp, #16]
    da2c:	97ffea58 	bl	838c <free>
    da30:	d503201f 	nop
    da34:	f84407fe 	ldr	x30, [sp], #64
    da38:	d65f03c0 	ret

000000000000da3c <count_pinned_to>:
    da3c:	f81c0ffe 	str	x30, [sp, #-64]!
    da40:	f90017e0 	str	x0, [sp, #40]
    da44:	f90013e1 	str	x1, [sp, #32]
    da48:	f9000fe2 	str	x2, [sp, #24]
    da4c:	b90017e3 	str	w3, [sp, #20]
    da50:	b90037ff 	str	wzr, [sp, #52]
    da54:	f94013e0 	ldr	x0, [sp, #32]
    da58:	f9400800 	ldr	x0, [x0, #16]
    da5c:	f9001fe0 	str	x0, [sp, #56]
    da60:	b90033ff 	str	wzr, [sp, #48]
    da64:	1400002a 	b	db0c <count_pinned_to+0xd0>
    da68:	f9400fe0 	ldr	x0, [sp, #24]
    da6c:	b9400001 	ldr	w1, [x0]
    da70:	f9401fe0 	ldr	x0, [sp, #56]
    da74:	b9400000 	ldr	w0, [x0]
    da78:	6b00003f 	cmp	w1, w0
    da7c:	540003c0 	b.eq	daf4 <count_pinned_to+0xb8>  // b.none
    da80:	f9401fe0 	ldr	x0, [sp, #56]
    da84:	3940a000 	ldrb	w0, [x0, #40]
    da88:	7100001f 	cmp	w0, #0x0
    da8c:	54000340 	b.eq	daf4 <count_pinned_to+0xb8>  // b.none
    da90:	f9401fe0 	ldr	x0, [sp, #56]
    da94:	f9401800 	ldr	x0, [x0, #48]
    da98:	aa0003e1 	mov	x1, x0
    da9c:	f94013e0 	ldr	x0, [sp, #32]
    daa0:	97fffa73 	bl	c46c <idx_from_varname>
    daa4:	aa0003e1 	mov	x1, x0
    daa8:	f9400fe0 	ldr	x0, [sp, #24]
    daac:	b9400000 	ldr	w0, [x0]
    dab0:	93407c00 	sxtw	x0, w0
    dab4:	eb00003f 	cmp	x1, x0
    dab8:	540001e1 	b.ne	daf4 <count_pinned_to+0xb8>  // b.any
    dabc:	f9401fe0 	ldr	x0, [sp, #56]
    dac0:	b9403800 	ldr	w0, [x0, #56]
    dac4:	b94017e1 	ldr	w1, [sp, #20]
    dac8:	6b00003f 	cmp	w1, w0
    dacc:	54000141 	b.ne	daf4 <count_pinned_to+0xb8>  // b.any
    dad0:	b98037e0 	ldrsw	x0, [sp, #52]
    dad4:	d37df000 	lsl	x0, x0, #3
    dad8:	f94017e1 	ldr	x1, [sp, #40]
    dadc:	8b000020 	add	x0, x1, x0
    dae0:	f9401fe1 	ldr	x1, [sp, #56]
    dae4:	f9000001 	str	x1, [x0]
    dae8:	b94037e0 	ldr	w0, [sp, #52]
    daec:	11000400 	add	w0, w0, #0x1
    daf0:	b90037e0 	str	w0, [sp, #52]
    daf4:	b94033e0 	ldr	w0, [sp, #48]
    daf8:	11000400 	add	w0, w0, #0x1
    dafc:	b90033e0 	str	w0, [sp, #48]
    db00:	f9401fe0 	ldr	x0, [sp, #56]
    db04:	91016000 	add	x0, x0, #0x58
    db08:	f9001fe0 	str	x0, [sp, #56]
    db0c:	f94013e0 	ldr	x0, [sp, #32]
    db10:	f9405400 	ldr	x0, [x0, #168]
    db14:	b9401800 	ldr	w0, [x0, #24]
    db18:	b94033e1 	ldr	w1, [sp, #48]
    db1c:	6b00003f 	cmp	w1, w0
    db20:	54fffa4b 	b.lt	da68 <count_pinned_to+0x2c>  // b.tstop
    db24:	b94037e0 	ldr	w0, [sp, #52]
    db28:	f84407fe 	ldr	x30, [sp], #64
    db2c:	d65f03c0 	ret

000000000000db30 <calculate_offsets>:
    db30:	f8140ffe 	str	x30, [sp, #-192]!
    db34:	f9001fe0 	str	x0, [sp, #56]
    db38:	f9001be1 	str	x1, [sp, #48]
    db3c:	f90017e2 	str	x2, [sp, #40]
    db40:	f90013e3 	str	x3, [sp, #32]
    db44:	f9000fe4 	str	x4, [sp, #24]
    db48:	d2800100 	mov	x0, #0x8                   	// #8
    db4c:	f9003be0 	str	x0, [sp, #112]
    db50:	b00000a0 	adrp	x0, 22000 <__argv+0x1f70>
    db54:	91124000 	add	x0, x0, #0x490
    db58:	f9400000 	ldr	x0, [x0]
    db5c:	f9003fe0 	str	x0, [sp, #120]
    db60:	d2820000 	mov	x0, #0x1000                	// #4096
    db64:	f90043e0 	str	x0, [sp, #128]
    db68:	d2a00400 	mov	x0, #0x200000              	// #2097152
    db6c:	f90047e0 	str	x0, [sp, #136]
    db70:	d2a80000 	mov	x0, #0x40000000            	// #1073741824
    db74:	f9004be0 	str	x0, [sp, #144]
    db78:	f9004fff 	str	xzr, [sp, #152]
    db7c:	f94013e0 	ldr	x0, [sp, #32]
    db80:	39410000 	ldrb	w0, [x0, #64]
    db84:	7100001f 	cmp	w0, #0x0
    db88:	54000100 	b.eq	dba8 <calculate_offsets+0x78>  // b.none
    db8c:	f94013e0 	ldr	x0, [sp, #32]
    db90:	b9404400 	ldr	w0, [x0, #68]
    db94:	2a0003e0 	mov	w0, w0
    db98:	d37df000 	lsl	x0, x0, #3
    db9c:	9101c3e1 	add	x1, sp, #0x70
    dba0:	f8606820 	ldr	x0, [x1, x0]
    dba4:	14000002 	b	dbac <calculate_offsets+0x7c>
    dba8:	d2820000 	mov	x0, #0x1000                	// #4096
    dbac:	f9005be0 	str	x0, [sp, #176]
    dbb0:	f90023ff 	str	xzr, [sp, #64]
    dbb4:	f90027ff 	str	xzr, [sp, #72]
    dbb8:	f9002bff 	str	xzr, [sp, #80]
    dbbc:	f9002fff 	str	xzr, [sp, #88]
    dbc0:	f90033ff 	str	xzr, [sp, #96]
    dbc4:	f90037ff 	str	xzr, [sp, #104]
    dbc8:	f94017e0 	ldr	x0, [sp, #40]
    dbcc:	f9400401 	ldr	x1, [x0, #8]
    dbd0:	f94013e0 	ldr	x0, [sp, #32]
    dbd4:	b9400000 	ldr	w0, [x0]
    dbd8:	93407c00 	sxtw	x0, w0
    dbdc:	d37df000 	lsl	x0, x0, #3
    dbe0:	8b000020 	add	x0, x1, x0
    dbe4:	f9400fe1 	ldr	x1, [sp, #24]
    dbe8:	f9000001 	str	x1, [x0]
    dbec:	52800020 	mov	w0, #0x1                   	// #1
    dbf0:	b900bfe0 	str	w0, [sp, #188]
    dbf4:	14000062 	b	dd7c <calculate_offsets+0x24c>
    dbf8:	b0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    dbfc:	91292002 	add	x2, x0, #0xa48
    dc00:	b0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    dc04:	912d0001 	add	x1, x0, #0xb40
    dc08:	b0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    dc0c:	91272000 	add	x0, x0, #0x9c8
    dc10:	b940bfe4 	ldr	w4, [sp, #188]
    dc14:	aa0203e3 	mov	x3, x2
    dc18:	aa0103e2 	mov	x2, x1
    dc1c:	52800ea1 	mov	w1, #0x75                  	// #117
    dc20:	97ffd50a 	bl	3048 <_debug>
    dc24:	f94017e0 	ldr	x0, [sp, #40]
    dc28:	f9400001 	ldr	x1, [x0]
    dc2c:	f94013e0 	ldr	x0, [sp, #32]
    dc30:	b9400000 	ldr	w0, [x0]
    dc34:	93407c02 	sxtw	x2, w0
    dc38:	d2800c00 	mov	x0, #0x60                  	// #96
    dc3c:	9b007c40 	mul	x0, x2, x0
    dc40:	8b000021 	add	x1, x1, x0
    dc44:	b940bfe0 	ldr	w0, [sp, #188]
    dc48:	d37cec00 	lsl	x0, x0, #4
    dc4c:	8b000020 	add	x0, x1, x0
    dc50:	f90057e0 	str	x0, [sp, #168]
    dc54:	b900bbff 	str	wzr, [sp, #184]
    dc58:	14000041 	b	dd5c <calculate_offsets+0x22c>
    dc5c:	b0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    dc60:	91296002 	add	x2, x0, #0xa58
    dc64:	b0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    dc68:	912d0001 	add	x1, x0, #0xb40
    dc6c:	b0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    dc70:	91272000 	add	x0, x0, #0x9c8
    dc74:	b940bbe4 	ldr	w4, [sp, #184]
    dc78:	aa0203e3 	mov	x3, x2
    dc7c:	aa0103e2 	mov	x2, x1
    dc80:	52800f01 	mov	w1, #0x78                  	// #120
    dc84:	97ffd4f1 	bl	3048 <_debug>
    dc88:	f94057e0 	ldr	x0, [sp, #168]
    dc8c:	f9400401 	ldr	x1, [x0, #8]
    dc90:	b980bbe0 	ldrsw	x0, [sp, #184]
    dc94:	d37df000 	lsl	x0, x0, #3
    dc98:	8b000020 	add	x0, x1, x0
    dc9c:	f9400000 	ldr	x0, [x0]
    dca0:	f90053e0 	str	x0, [sp, #160]
    dca4:	f94053e0 	ldr	x0, [sp, #160]
    dca8:	f9400403 	ldr	x3, [x0, #8]
    dcac:	b0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    dcb0:	9129a002 	add	x2, x0, #0xa68
    dcb4:	b0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    dcb8:	912d0001 	add	x1, x0, #0xb40
    dcbc:	b0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    dcc0:	91272000 	add	x0, x0, #0x9c8
    dcc4:	aa0303e4 	mov	x4, x3
    dcc8:	aa0203e3 	mov	x3, x2
    dccc:	aa0103e2 	mov	x2, x1
    dcd0:	52800f41 	mov	w1, #0x7a                  	// #122
    dcd4:	97ffd4dd 	bl	3048 <_debug>
    dcd8:	b940bfe0 	ldr	w0, [sp, #188]
    dcdc:	51000400 	sub	w0, w0, #0x1
    dce0:	2a0003e1 	mov	w1, w0
    dce4:	d37df021 	lsl	x1, x1, #3
    dce8:	910103e2 	add	x2, sp, #0x40
    dcec:	f8616841 	ldr	x1, [x2, x1]
    dcf0:	91000423 	add	x3, x1, #0x1
    dcf4:	2a0003e1 	mov	w1, w0
    dcf8:	d37df021 	lsl	x1, x1, #3
    dcfc:	910103e2 	add	x2, sp, #0x40
    dd00:	f8216843 	str	x3, [x2, x1]
    dd04:	2a0003e0 	mov	w0, w0
    dd08:	d37df000 	lsl	x0, x0, #3
    dd0c:	910103e1 	add	x1, sp, #0x40
    dd10:	f8606822 	ldr	x2, [x1, x0]
    dd14:	b940bfe0 	ldr	w0, [sp, #188]
    dd18:	51000400 	sub	w0, w0, #0x1
    dd1c:	2a0003e0 	mov	w0, w0
    dd20:	d37df000 	lsl	x0, x0, #3
    dd24:	9101c3e1 	add	x1, sp, #0x70
    dd28:	f8606821 	ldr	x1, [x1, x0]
    dd2c:	f94017e0 	ldr	x0, [sp, #40]
    dd30:	f9400403 	ldr	x3, [x0, #8]
    dd34:	f94053e0 	ldr	x0, [sp, #160]
    dd38:	b9400000 	ldr	w0, [x0]
    dd3c:	93407c00 	sxtw	x0, w0
    dd40:	d37df000 	lsl	x0, x0, #3
    dd44:	8b000060 	add	x0, x3, x0
    dd48:	9b017c41 	mul	x1, x2, x1
    dd4c:	f9000001 	str	x1, [x0]
    dd50:	b940bbe0 	ldr	w0, [sp, #184]
    dd54:	11000400 	add	w0, w0, #0x1
    dd58:	b900bbe0 	str	w0, [sp, #184]
    dd5c:	f94057e0 	ldr	x0, [sp, #168]
    dd60:	b9400000 	ldr	w0, [x0]
    dd64:	b940bbe1 	ldr	w1, [sp, #184]
    dd68:	6b00003f 	cmp	w1, w0
    dd6c:	54fff78b 	b.lt	dc5c <calculate_offsets+0x12c>  // b.tstop
    dd70:	b940bfe0 	ldr	w0, [sp, #188]
    dd74:	11000400 	add	w0, w0, #0x1
    dd78:	b900bfe0 	str	w0, [sp, #188]
    dd7c:	b940bfe0 	ldr	w0, [sp, #188]
    dd80:	7100141f 	cmp	w0, #0x5
    dd84:	54fff3a9 	b.ls	dbf8 <calculate_offsets+0xc8>  // b.plast
    dd88:	f9400fe1 	ldr	x1, [sp, #24]
    dd8c:	f9405be0 	ldr	x0, [sp, #176]
    dd90:	8b000020 	add	x0, x1, x0
    dd94:	f84c07fe 	ldr	x30, [sp], #192
    dd98:	d65f03c0 	ret

000000000000dd9c <__region_shift>:
    dd9c:	d10043ff 	sub	sp, sp, #0x10
    dda0:	b9000fe0 	str	w0, [sp, #12]
    dda4:	b9400fe0 	ldr	w0, [sp, #12]
    dda8:	7100081f 	cmp	w0, #0x2
    ddac:	540001e0 	b.eq	dde8 <__region_shift+0x4c>  // b.none
    ddb0:	7100081f 	cmp	w0, #0x2
    ddb4:	54000088 	b.hi	ddc4 <__region_shift+0x28>  // b.pmore
    ddb8:	7100041f 	cmp	w0, #0x1
    ddbc:	540000e0 	b.eq	ddd8 <__region_shift+0x3c>  // b.none
    ddc0:	14000010 	b	de00 <__region_shift+0x64>
    ddc4:	71000c1f 	cmp	w0, #0x3
    ddc8:	54000140 	b.eq	ddf0 <__region_shift+0x54>  // b.none
    ddcc:	7100101f 	cmp	w0, #0x4
    ddd0:	54000140 	b.eq	ddf8 <__region_shift+0x5c>  // b.none
    ddd4:	1400000b 	b	de00 <__region_shift+0x64>
    ddd8:	b00000a0 	adrp	x0, 22000 <__argv+0x1f70>
    dddc:	91126000 	add	x0, x0, #0x498
    dde0:	f9400000 	ldr	x0, [x0]
    dde4:	14000008 	b	de04 <__region_shift+0x68>
    dde8:	d2800180 	mov	x0, #0xc                   	// #12
    ddec:	14000006 	b	de04 <__region_shift+0x68>
    ddf0:	d28002c0 	mov	x0, #0x16                  	// #22
    ddf4:	14000004 	b	de04 <__region_shift+0x68>
    ddf8:	d28003e0 	mov	x0, #0x1f                  	// #31
    ddfc:	14000002 	b	de04 <__region_shift+0x68>
    de00:	d2800000 	mov	x0, #0x0                   	// #0
    de04:	910043ff 	add	sp, sp, #0x10
    de08:	d65f03c0 	ret

000000000000de0c <__region>:
    de0c:	f81d0ffe 	str	x30, [sp, #-48]!
    de10:	f9000fe0 	str	x0, [sp, #24]
    de14:	b90017e1 	str	w1, [sp, #20]
    de18:	f9400fe0 	ldr	x0, [sp, #24]
    de1c:	f90017e0 	str	x0, [sp, #40]
    de20:	b94017e0 	ldr	w0, [sp, #20]
    de24:	97ffffde 	bl	dd9c <__region_shift>
    de28:	2a0003e1 	mov	w1, w0
    de2c:	f94017e0 	ldr	x0, [sp, #40]
    de30:	9ac12400 	lsr	x0, x0, x1
    de34:	f84307fe 	ldr	x30, [sp], #48
    de38:	d65f03c0 	ret

000000000000de3c <__same_region>:
    de3c:	a9bd7bf3 	stp	x19, x30, [sp, #-48]!
    de40:	f90017e0 	str	x0, [sp, #40]
    de44:	f90013e1 	str	x1, [sp, #32]
    de48:	b9001fe2 	str	w2, [sp, #28]
    de4c:	b9401fe1 	ldr	w1, [sp, #28]
    de50:	f94017e0 	ldr	x0, [sp, #40]
    de54:	97ffffee 	bl	de0c <__region>
    de58:	aa0003f3 	mov	x19, x0
    de5c:	b9401fe1 	ldr	w1, [sp, #28]
    de60:	f94013e0 	ldr	x0, [sp, #32]
    de64:	97ffffea 	bl	de0c <__region>
    de68:	eb00027f 	cmp	x19, x0
    de6c:	1a9f17e0 	cset	w0, eq  // eq = none
    de70:	12001c00 	and	w0, w0, #0xff
    de74:	a8c37bf3 	ldp	x19, x30, [sp], #48
    de78:	d65f03c0 	ret

000000000000de7c <__aligned>:
    de7c:	d10283ff 	sub	sp, sp, #0xa0
    de80:	a90253f3 	stp	x19, x20, [sp, #32]
    de84:	a9037bf5 	stp	x21, x30, [sp, #48]
    de88:	f90037e0 	str	x0, [sp, #104]
    de8c:	f90033e1 	str	x1, [sp, #96]
    de90:	f9002fe2 	str	x2, [sp, #88]
    de94:	f9002be3 	str	x3, [sp, #80]
    de98:	b9004fe4 	str	w4, [sp, #76]
    de9c:	52800020 	mov	w0, #0x1                   	// #1
    dea0:	b9009fe0 	str	w0, [sp, #156]
    dea4:	14000063 	b	e030 <__aligned+0x1b4>
    dea8:	f9402fe0 	ldr	x0, [sp, #88]
    deac:	f9400001 	ldr	x1, [x0]
    deb0:	f9402be0 	ldr	x0, [sp, #80]
    deb4:	b9400000 	ldr	w0, [x0]
    deb8:	93407c02 	sxtw	x2, w0
    debc:	d2800c00 	mov	x0, #0x60                  	// #96
    dec0:	9b007c40 	mul	x0, x2, x0
    dec4:	8b000021 	add	x1, x1, x0
    dec8:	b9409fe0 	ldr	w0, [sp, #156]
    decc:	d37cec00 	lsl	x0, x0, #4
    ded0:	8b000020 	add	x0, x1, x0
    ded4:	f9004be0 	str	x0, [sp, #144]
    ded8:	b9009bff 	str	wzr, [sp, #152]
    dedc:	1400004d 	b	e010 <__aligned+0x194>
    dee0:	f9404be0 	ldr	x0, [sp, #144]
    dee4:	f9400401 	ldr	x1, [x0, #8]
    dee8:	b9809be0 	ldrsw	x0, [sp, #152]
    deec:	d37df000 	lsl	x0, x0, #3
    def0:	8b000020 	add	x0, x1, x0
    def4:	f9400000 	ldr	x0, [x0]
    def8:	f90047e0 	str	x0, [sp, #136]
    defc:	f9402be0 	ldr	x0, [sp, #80]
    df00:	f9402801 	ldr	x1, [x0, #80]
    df04:	b9804fe0 	ldrsw	x0, [sp, #76]
    df08:	d37df000 	lsl	x0, x0, #3
    df0c:	8b000020 	add	x0, x1, x0
    df10:	f9400000 	ldr	x0, [x0]
    df14:	f90043e0 	str	x0, [sp, #128]
    df18:	f94047e0 	ldr	x0, [sp, #136]
    df1c:	f9402801 	ldr	x1, [x0, #80]
    df20:	b9804fe0 	ldrsw	x0, [sp, #76]
    df24:	d37df000 	lsl	x0, x0, #3
    df28:	8b000020 	add	x0, x1, x0
    df2c:	f9400000 	ldr	x0, [x0]
    df30:	f9003fe0 	str	x0, [sp, #120]
    df34:	b9409fe2 	ldr	w2, [sp, #156]
    df38:	f9403fe1 	ldr	x1, [sp, #120]
    df3c:	f94043e0 	ldr	x0, [sp, #128]
    df40:	97ffffbf 	bl	de3c <__same_region>
    df44:	12001c00 	and	w0, w0, #0xff
    df48:	7100001f 	cmp	w0, #0x0
    df4c:	540005c1 	b.ne	e004 <__aligned+0x188>  // b.any
    df50:	f9402be0 	ldr	x0, [sp, #80]
    df54:	f9400413 	ldr	x19, [x0, #8]
    df58:	f94047e0 	ldr	x0, [sp, #136]
    df5c:	f9400414 	ldr	x20, [x0, #8]
    df60:	b9409fe0 	ldr	w0, [sp, #156]
    df64:	97ffff8e 	bl	dd9c <__region_shift>
    df68:	aa0003f5 	mov	x21, x0
    df6c:	b9409fe0 	ldr	w0, [sp, #156]
    df70:	97fffa96 	bl	c9c8 <pin_level_to_str>
    df74:	aa0003e3 	mov	x3, x0
    df78:	b0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    df7c:	9129c002 	add	x2, x0, #0xa70
    df80:	b0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    df84:	912d6001 	add	x1, x0, #0xb58
    df88:	b0000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    df8c:	91272008 	add	x8, x0, #0x9c8
    df90:	f9000be3 	str	x3, [sp, #16]
    df94:	f90007f5 	str	x21, [sp, #8]
    df98:	b9409fe0 	ldr	w0, [sp, #156]
    df9c:	b90003e0 	str	w0, [sp]
    dfa0:	f9403fe7 	ldr	x7, [sp, #120]
    dfa4:	aa1403e6 	mov	x6, x20
    dfa8:	f94043e5 	ldr	x5, [sp, #128]
    dfac:	aa1303e4 	mov	x4, x19
    dfb0:	aa0203e3 	mov	x3, x2
    dfb4:	aa0103e2 	mov	x2, x1
    dfb8:	52801481 	mov	w1, #0xa4                  	// #164
    dfbc:	aa0803e0 	mov	x0, x8
    dfc0:	97ffd422 	bl	3048 <_debug>
    dfc4:	b9409fe0 	ldr	w0, [sp, #156]
    dfc8:	97ffff75 	bl	dd9c <__region_shift>
    dfcc:	2a0003e1 	mov	w1, w0
    dfd0:	52800020 	mov	w0, #0x1                   	// #1
    dfd4:	1ac12000 	lsl	w0, w0, w1
    dfd8:	93407c13 	sxtw	x19, w0
    dfdc:	b9409fe0 	ldr	w0, [sp, #156]
    dfe0:	97ffff6f 	bl	dd9c <__region_shift>
    dfe4:	2a0003e1 	mov	w1, w0
    dfe8:	d2800020 	mov	x0, #0x1                   	// #1
    dfec:	9ac12000 	lsl	x0, x0, x1
    dff0:	d1000401 	sub	x1, x0, #0x1
    dff4:	f94043e0 	ldr	x0, [sp, #128]
    dff8:	8a000020 	and	x0, x1, x0
    dffc:	cb000260 	sub	x0, x19, x0
    e000:	14000010 	b	e040 <__aligned+0x1c4>
    e004:	b9409be0 	ldr	w0, [sp, #152]
    e008:	11000400 	add	w0, w0, #0x1
    e00c:	b9009be0 	str	w0, [sp, #152]
    e010:	f9404be0 	ldr	x0, [sp, #144]
    e014:	b9400000 	ldr	w0, [x0]
    e018:	b9409be1 	ldr	w1, [sp, #152]
    e01c:	6b00003f 	cmp	w1, w0
    e020:	54fff60b 	b.lt	dee0 <__aligned+0x64>  // b.tstop
    e024:	b9409fe0 	ldr	w0, [sp, #156]
    e028:	11000400 	add	w0, w0, #0x1
    e02c:	b9009fe0 	str	w0, [sp, #156]
    e030:	b9409fe0 	ldr	w0, [sp, #156]
    e034:	7100141f 	cmp	w0, #0x5
    e038:	54fff389 	b.ls	dea8 <__aligned+0x2c>  // b.plast
    e03c:	d2800000 	mov	x0, #0x0                   	// #0
    e040:	a94253f3 	ldp	x19, x20, [sp, #32]
    e044:	a9437bf5 	ldp	x21, x30, [sp, #48]
    e048:	910283ff 	add	sp, sp, #0xa0
    e04c:	d65f03c0 	ret

000000000000e050 <concretize_linear_all>:
    e050:	f8160ffe 	str	x30, [sp, #-160]!
    e054:	f90017e0 	str	x0, [sp, #40]
    e058:	f90013e1 	str	x1, [sp, #32]
    e05c:	b9001fe2 	str	w2, [sp, #28]
    e060:	f94017e0 	ldr	x0, [sp, #40]
    e064:	97fffdbe 	bl	d75c <init_st>
    e068:	f90033e0 	str	x0, [sp, #96]
    e06c:	f94017e0 	ldr	x0, [sp, #40]
    e070:	f9400400 	ldr	x0, [x0, #8]
    e074:	d2a08002 	mov	x2, #0x4000000             	// #67108864
    e078:	d2800001 	mov	x1, #0x0                   	// #0
    e07c:	97ffe926 	bl	8514 <valloc_memset>
    e080:	f94017e0 	ldr	x0, [sp, #40]
    e084:	f9400800 	ldr	x0, [x0, #16]
    e088:	f9004fe0 	str	x0, [sp, #152]
    e08c:	b90097ff 	str	wzr, [sp, #148]
    e090:	14000028 	b	e130 <concretize_linear_all+0xe0>
    e094:	f94033e0 	ldr	x0, [sp, #96]
    e098:	f9400001 	ldr	x1, [x0]
    e09c:	f9404fe0 	ldr	x0, [sp, #152]
    e0a0:	b9400000 	ldr	w0, [x0]
    e0a4:	93407c02 	sxtw	x2, w0
    e0a8:	d2800c00 	mov	x0, #0x60                  	// #96
    e0ac:	9b007c40 	mul	x0, x2, x0
    e0b0:	8b000020 	add	x0, x1, x0
    e0b4:	f90027e0 	str	x0, [sp, #72]
    e0b8:	b90093ff 	str	wzr, [sp, #144]
    e0bc:	14000014 	b	e10c <concretize_linear_all+0xbc>
    e0c0:	b94093e0 	ldr	w0, [sp, #144]
    e0c4:	d37cec00 	lsl	x0, x0, #4
    e0c8:	f94027e1 	ldr	x1, [sp, #72]
    e0cc:	8b000020 	add	x0, x1, x0
    e0d0:	f90023e0 	str	x0, [sp, #64]
    e0d4:	f94023e0 	ldr	x0, [sp, #64]
    e0d8:	f9400400 	ldr	x0, [x0, #8]
    e0dc:	f9001fe0 	str	x0, [sp, #56]
    e0e0:	b94093e3 	ldr	w3, [sp, #144]
    e0e4:	f9404fe2 	ldr	x2, [sp, #152]
    e0e8:	f94017e1 	ldr	x1, [sp, #40]
    e0ec:	f9401fe0 	ldr	x0, [sp, #56]
    e0f0:	97fffe53 	bl	da3c <count_pinned_to>
    e0f4:	2a0003e1 	mov	w1, w0
    e0f8:	f94023e0 	ldr	x0, [sp, #64]
    e0fc:	b9000001 	str	w1, [x0]
    e100:	b94093e0 	ldr	w0, [sp, #144]
    e104:	11000400 	add	w0, w0, #0x1
    e108:	b90093e0 	str	w0, [sp, #144]
    e10c:	b94093e0 	ldr	w0, [sp, #144]
    e110:	7100101f 	cmp	w0, #0x4
    e114:	54fffd69 	b.ls	e0c0 <concretize_linear_all+0x70>  // b.plast
    e118:	b94097e0 	ldr	w0, [sp, #148]
    e11c:	11000400 	add	w0, w0, #0x1
    e120:	b90097e0 	str	w0, [sp, #148]
    e124:	f9404fe0 	ldr	x0, [sp, #152]
    e128:	91016000 	add	x0, x0, #0x58
    e12c:	f9004fe0 	str	x0, [sp, #152]
    e130:	f94017e0 	ldr	x0, [sp, #40]
    e134:	f9405400 	ldr	x0, [x0, #168]
    e138:	b9401800 	ldr	w0, [x0, #24]
    e13c:	b94097e1 	ldr	w1, [sp, #148]
    e140:	6b00003f 	cmp	w1, w0
    e144:	54fffa8b 	b.lt	e094 <concretize_linear_all+0x44>  // b.tstop
    e148:	f90047ff 	str	xzr, [sp, #136]
    e14c:	f94017e0 	ldr	x0, [sp, #40]
    e150:	f9400800 	ldr	x0, [x0, #16]
    e154:	f9004fe0 	str	x0, [sp, #152]
    e158:	b90087ff 	str	wzr, [sp, #132]
    e15c:	14000020 	b	e1dc <concretize_linear_all+0x18c>
    e160:	f9404fe0 	ldr	x0, [sp, #152]
    e164:	39410000 	ldrb	w0, [x0, #64]
    e168:	7100001f 	cmp	w0, #0x0
    e16c:	54000120 	b.eq	e190 <concretize_linear_all+0x140>  // b.none
    e170:	f94047e4 	ldr	x4, [sp, #136]
    e174:	f9404fe3 	ldr	x3, [sp, #152]
    e178:	f94033e2 	ldr	x2, [sp, #96]
    e17c:	f94013e1 	ldr	x1, [sp, #32]
    e180:	f94017e0 	ldr	x0, [sp, #40]
    e184:	97fffe6b 	bl	db30 <calculate_offsets>
    e188:	f90047e0 	str	x0, [sp, #136]
    e18c:	1400000e 	b	e1c4 <concretize_linear_all+0x174>
    e190:	f9404fe0 	ldr	x0, [sp, #152]
    e194:	3940a000 	ldrb	w0, [x0, #40]
    e198:	7100001f 	cmp	w0, #0x0
    e19c:	54000141 	b.ne	e1c4 <concretize_linear_all+0x174>  // b.any
    e1a0:	f94047e0 	ldr	x0, [sp, #136]
    e1a4:	91400400 	add	x0, x0, #0x1, lsl #12
    e1a8:	aa0003e4 	mov	x4, x0
    e1ac:	f9404fe3 	ldr	x3, [sp, #152]
    e1b0:	f94033e2 	ldr	x2, [sp, #96]
    e1b4:	f94013e1 	ldr	x1, [sp, #32]
    e1b8:	f94017e0 	ldr	x0, [sp, #40]
    e1bc:	97fffe5d 	bl	db30 <calculate_offsets>
    e1c0:	f90047e0 	str	x0, [sp, #136]
    e1c4:	b94087e0 	ldr	w0, [sp, #132]
    e1c8:	11000400 	add	w0, w0, #0x1
    e1cc:	b90087e0 	str	w0, [sp, #132]
    e1d0:	f9404fe0 	ldr	x0, [sp, #152]
    e1d4:	91016000 	add	x0, x0, #0x58
    e1d8:	f9004fe0 	str	x0, [sp, #152]
    e1dc:	f94017e0 	ldr	x0, [sp, #40]
    e1e0:	f9405400 	ldr	x0, [x0, #168]
    e1e4:	b9401800 	ldr	w0, [x0, #24]
    e1e8:	b94087e1 	ldr	w1, [sp, #132]
    e1ec:	6b00003f 	cmp	w1, w0
    e1f0:	54fffb8b 	b.lt	e160 <concretize_linear_all+0x110>  // b.tstop
    e1f4:	90000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    e1f8:	912ae002 	add	x2, x0, #0xab8
    e1fc:	90000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    e200:	912da001 	add	x1, x0, #0xb68
    e204:	90000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    e208:	91272000 	add	x0, x0, #0x9c8
    e20c:	aa0203e3 	mov	x3, x2
    e210:	aa0103e2 	mov	x2, x1
    e214:	528018c1 	mov	w1, #0xc6                  	// #198
    e218:	97ffd38c 	bl	3048 <_debug>
    e21c:	f94017e0 	ldr	x0, [sp, #40]
    e220:	f9400800 	ldr	x0, [x0, #16]
    e224:	f9004fe0 	str	x0, [sp, #152]
    e228:	b90083ff 	str	wzr, [sp, #128]
    e22c:	1400001d 	b	e2a0 <concretize_linear_all+0x250>
    e230:	f9404fe0 	ldr	x0, [sp, #152]
    e234:	f9400403 	ldr	x3, [x0, #8]
    e238:	f94033e0 	ldr	x0, [sp, #96]
    e23c:	f9400401 	ldr	x1, [x0, #8]
    e240:	f9404fe0 	ldr	x0, [sp, #152]
    e244:	b9400000 	ldr	w0, [x0]
    e248:	93407c00 	sxtw	x0, w0
    e24c:	d37df000 	lsl	x0, x0, #3
    e250:	8b000020 	add	x0, x1, x0
    e254:	f9400004 	ldr	x4, [x0]
    e258:	90000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    e25c:	912b2002 	add	x2, x0, #0xac8
    e260:	90000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    e264:	912da001 	add	x1, x0, #0xb68
    e268:	90000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    e26c:	91272000 	add	x0, x0, #0x9c8
    e270:	aa0403e5 	mov	x5, x4
    e274:	aa0303e4 	mov	x4, x3
    e278:	aa0203e3 	mov	x3, x2
    e27c:	aa0103e2 	mov	x2, x1
    e280:	52801901 	mov	w1, #0xc8                  	// #200
    e284:	97ffd371 	bl	3048 <_debug>
    e288:	b94083e0 	ldr	w0, [sp, #128]
    e28c:	11000400 	add	w0, w0, #0x1
    e290:	b90083e0 	str	w0, [sp, #128]
    e294:	f9404fe0 	ldr	x0, [sp, #152]
    e298:	91016000 	add	x0, x0, #0x58
    e29c:	f9004fe0 	str	x0, [sp, #152]
    e2a0:	f94017e0 	ldr	x0, [sp, #40]
    e2a4:	f9405400 	ldr	x0, [x0, #168]
    e2a8:	b9401800 	ldr	w0, [x0, #24]
    e2ac:	b94083e1 	ldr	w1, [sp, #128]
    e2b0:	6b00003f 	cmp	w1, w0
    e2b4:	54fffbeb 	b.lt	e230 <concretize_linear_all+0x1e0>  // b.tstop
    e2b8:	f94017e0 	ldr	x0, [sp, #40]
    e2bc:	f9400400 	ldr	x0, [x0, #8]
    e2c0:	f9003fe0 	str	x0, [sp, #120]
    e2c4:	b90077ff 	str	wzr, [sp, #116]
    e2c8:	14000090 	b	e508 <concretize_linear_all+0x4b8>
    e2cc:	f9403fe0 	ldr	x0, [sp, #120]
    e2d0:	91002000 	add	x0, x0, #0x8
    e2d4:	f9003fe0 	str	x0, [sp, #120]
    e2d8:	f94017e0 	ldr	x0, [sp, #40]
    e2dc:	f9400800 	ldr	x0, [x0, #16]
    e2e0:	f9004fe0 	str	x0, [sp, #152]
    e2e4:	b90073ff 	str	wzr, [sp, #112]
    e2e8:	14000029 	b	e38c <concretize_linear_all+0x33c>
    e2ec:	f94033e0 	ldr	x0, [sp, #96]
    e2f0:	f9400401 	ldr	x1, [x0, #8]
    e2f4:	f9404fe0 	ldr	x0, [sp, #152]
    e2f8:	b9400000 	ldr	w0, [x0]
    e2fc:	93407c00 	sxtw	x0, w0
    e300:	d37df000 	lsl	x0, x0, #3
    e304:	8b000020 	add	x0, x1, x0
    e308:	f9400001 	ldr	x1, [x0]
    e30c:	f9403fe0 	ldr	x0, [sp, #120]
    e310:	8b000020 	add	x0, x1, x0
    e314:	f9002be0 	str	x0, [sp, #80]
    e318:	f9402be0 	ldr	x0, [sp, #80]
    e31c:	f9400000 	ldr	x0, [x0]
    e320:	f100041f 	cmp	x0, #0x1
    e324:	540001a1 	b.ne	e358 <concretize_linear_all+0x308>  // b.any
    e328:	90000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    e32c:	912b8002 	add	x2, x0, #0xae0
    e330:	90000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    e334:	912da001 	add	x1, x0, #0xb68
    e338:	90000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    e33c:	91272000 	add	x0, x0, #0x9c8
    e340:	f9402be4 	ldr	x4, [sp, #80]
    e344:	aa0203e3 	mov	x3, x2
    e348:	aa0103e2 	mov	x2, x1
    e34c:	52801aa1 	mov	w1, #0xd5                  	// #213
    e350:	97ffd33e 	bl	3048 <_debug>
    e354:	1400005c 	b	e4c4 <concretize_linear_all+0x474>
    e358:	f9404fe0 	ldr	x0, [sp, #152]
    e35c:	f9402801 	ldr	x1, [x0, #80]
    e360:	b98077e0 	ldrsw	x0, [sp, #116]
    e364:	d37df000 	lsl	x0, x0, #3
    e368:	8b000020 	add	x0, x1, x0
    e36c:	f9402be1 	ldr	x1, [sp, #80]
    e370:	f9000001 	str	x1, [x0]
    e374:	b94073e0 	ldr	w0, [sp, #112]
    e378:	11000400 	add	w0, w0, #0x1
    e37c:	b90073e0 	str	w0, [sp, #112]
    e380:	f9404fe0 	ldr	x0, [sp, #152]
    e384:	91016000 	add	x0, x0, #0x58
    e388:	f9004fe0 	str	x0, [sp, #152]
    e38c:	f94017e0 	ldr	x0, [sp, #40]
    e390:	f9405400 	ldr	x0, [x0, #168]
    e394:	b9401800 	ldr	w0, [x0, #24]
    e398:	b94073e1 	ldr	w1, [sp, #112]
    e39c:	6b00003f 	cmp	w1, w0
    e3a0:	54fffa6b 	b.lt	e2ec <concretize_linear_all+0x29c>  // b.tstop
    e3a4:	f94017e0 	ldr	x0, [sp, #40]
    e3a8:	f9400800 	ldr	x0, [x0, #16]
    e3ac:	f9004fe0 	str	x0, [sp, #152]
    e3b0:	b9006fff 	str	wzr, [sp, #108]
    e3b4:	14000024 	b	e444 <concretize_linear_all+0x3f4>
    e3b8:	b94077e4 	ldr	w4, [sp, #116]
    e3bc:	f9404fe3 	ldr	x3, [sp, #152]
    e3c0:	f94033e2 	ldr	x2, [sp, #96]
    e3c4:	f94013e1 	ldr	x1, [sp, #32]
    e3c8:	f94017e0 	ldr	x0, [sp, #40]
    e3cc:	97fffeac 	bl	de7c <__aligned>
    e3d0:	f9002fe0 	str	x0, [sp, #88]
    e3d4:	f9402fe0 	ldr	x0, [sp, #88]
    e3d8:	f100001f 	cmp	x0, #0x0
    e3dc:	54000280 	b.eq	e42c <concretize_linear_all+0x3dc>  // b.none
    e3e0:	f9402fe1 	ldr	x1, [sp, #88]
    e3e4:	f9403fe0 	ldr	x0, [sp, #120]
    e3e8:	8b000020 	add	x0, x1, x0
    e3ec:	d1002000 	sub	x0, x0, #0x8
    e3f0:	f9003fe0 	str	x0, [sp, #120]
    e3f4:	f9404fe0 	ldr	x0, [sp, #152]
    e3f8:	f9400403 	ldr	x3, [x0, #8]
    e3fc:	90000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    e400:	912c0002 	add	x2, x0, #0xb00
    e404:	90000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    e408:	912da001 	add	x1, x0, #0xb68
    e40c:	90000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    e410:	91272000 	add	x0, x0, #0x9c8
    e414:	aa0303e4 	mov	x4, x3
    e418:	aa0203e3 	mov	x3, x2
    e41c:	aa0103e2 	mov	x2, x1
    e420:	52801c21 	mov	w1, #0xe1                  	// #225
    e424:	97ffd309 	bl	3048 <_debug>
    e428:	14000027 	b	e4c4 <concretize_linear_all+0x474>
    e42c:	b9406fe0 	ldr	w0, [sp, #108]
    e430:	11000400 	add	w0, w0, #0x1
    e434:	b9006fe0 	str	w0, [sp, #108]
    e438:	f9404fe0 	ldr	x0, [sp, #152]
    e43c:	91016000 	add	x0, x0, #0x58
    e440:	f9004fe0 	str	x0, [sp, #152]
    e444:	f94017e0 	ldr	x0, [sp, #40]
    e448:	f9405400 	ldr	x0, [x0, #168]
    e44c:	b9401800 	ldr	w0, [x0, #24]
    e450:	b9406fe1 	ldr	w1, [sp, #108]
    e454:	6b00003f 	cmp	w1, w0
    e458:	54fffb0b 	b.lt	e3b8 <concretize_linear_all+0x368>  // b.tstop
    e45c:	f94017e0 	ldr	x0, [sp, #40]
    e460:	f9400800 	ldr	x0, [x0, #16]
    e464:	f9004fe0 	str	x0, [sp, #152]
    e468:	b9006bff 	str	wzr, [sp, #104]
    e46c:	1400000f 	b	e4a8 <concretize_linear_all+0x458>
    e470:	f9404fe0 	ldr	x0, [sp, #152]
    e474:	f9402801 	ldr	x1, [x0, #80]
    e478:	b98077e0 	ldrsw	x0, [sp, #116]
    e47c:	d37df000 	lsl	x0, x0, #3
    e480:	8b000020 	add	x0, x1, x0
    e484:	f9400000 	ldr	x0, [x0]
    e488:	d2800021 	mov	x1, #0x1                   	// #1
    e48c:	f9000001 	str	x1, [x0]
    e490:	b9406be0 	ldr	w0, [sp, #104]
    e494:	11000400 	add	w0, w0, #0x1
    e498:	b9006be0 	str	w0, [sp, #104]
    e49c:	f9404fe0 	ldr	x0, [sp, #152]
    e4a0:	91016000 	add	x0, x0, #0x58
    e4a4:	f9004fe0 	str	x0, [sp, #152]
    e4a8:	f94017e0 	ldr	x0, [sp, #40]
    e4ac:	f9405400 	ldr	x0, [x0, #168]
    e4b0:	b9401800 	ldr	w0, [x0, #24]
    e4b4:	b9406be1 	ldr	w1, [sp, #104]
    e4b8:	6b00003f 	cmp	w1, w0
    e4bc:	54fffdab 	b.lt	e470 <concretize_linear_all+0x420>  // b.tstop
    e4c0:	1400000f 	b	e4fc <concretize_linear_all+0x4ac>
    e4c4:	90000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    e4c8:	912c6002 	add	x2, x0, #0xb18
    e4cc:	90000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    e4d0:	912da001 	add	x1, x0, #0xb68
    e4d4:	90000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    e4d8:	91272000 	add	x0, x0, #0x9c8
    e4dc:	aa0203e3 	mov	x3, x2
    e4e0:	aa0103e2 	mov	x2, x1
    e4e4:	52801da1 	mov	w1, #0xed                  	// #237
    e4e8:	97ffd2d8 	bl	3048 <_debug>
    e4ec:	f9403fe0 	ldr	x0, [sp, #120]
    e4f0:	91002000 	add	x0, x0, #0x8
    e4f4:	f9003fe0 	str	x0, [sp, #120]
    e4f8:	17ffff78 	b	e2d8 <concretize_linear_all+0x288>
    e4fc:	b94077e0 	ldr	w0, [sp, #116]
    e500:	11000400 	add	w0, w0, #0x1
    e504:	b90077e0 	str	w0, [sp, #116]
    e508:	b98077e1 	ldrsw	x1, [sp, #116]
    e50c:	f94017e0 	ldr	x0, [sp, #40]
    e510:	f9400000 	ldr	x0, [x0]
    e514:	eb00003f 	cmp	x1, x0
    e518:	54ffeda3 	b.cc	e2cc <concretize_linear_all+0x27c>  // b.lo, b.ul, b.last
    e51c:	f94033e1 	ldr	x1, [sp, #96]
    e520:	f94017e0 	ldr	x0, [sp, #40]
    e524:	97fffd16 	bl	d97c <free_st>
    e528:	d503201f 	nop
    e52c:	f84a07fe 	ldr	x30, [sp], #160
    e530:	d65f03c0 	ret

000000000000e534 <concretize_random_alloc_st>:
    e534:	d10083ff 	sub	sp, sp, #0x20
    e538:	f9000fe0 	str	x0, [sp, #24]
    e53c:	f9000be1 	str	x1, [sp, #16]
    e540:	b9000fe2 	str	w2, [sp, #12]
    e544:	d2800000 	mov	x0, #0x0                   	// #0
    e548:	910083ff 	add	sp, sp, #0x20
    e54c:	d65f03c0 	ret

000000000000e550 <overlaps>:
    e550:	d10083ff 	sub	sp, sp, #0x20
    e554:	f9000fe0 	str	x0, [sp, #24]
    e558:	f9000be1 	str	x1, [sp, #16]
    e55c:	b9000fe2 	str	w2, [sp, #12]
    e560:	f9400fe0 	ldr	x0, [sp, #24]
    e564:	f9400001 	ldr	x1, [x0]
    e568:	f9400be0 	ldr	x0, [sp, #16]
    e56c:	f9400000 	ldr	x0, [x0]
    e570:	eb00003f 	cmp	x1, x0
    e574:	540004e1 	b.ne	e610 <overlaps+0xc0>  // b.any
    e578:	b9400fe0 	ldr	w0, [sp, #12]
    e57c:	71000c1f 	cmp	w0, #0x3
    e580:	540000e8 	b.hi	e59c <overlaps+0x4c>  // b.pmore
    e584:	f9400fe0 	ldr	x0, [sp, #24]
    e588:	f9400401 	ldr	x1, [x0, #8]
    e58c:	f9400be0 	ldr	x0, [sp, #16]
    e590:	f9400400 	ldr	x0, [x0, #8]
    e594:	eb00003f 	cmp	x1, x0
    e598:	540003c1 	b.ne	e610 <overlaps+0xc0>  // b.any
    e59c:	b9400fe0 	ldr	w0, [sp, #12]
    e5a0:	7100081f 	cmp	w0, #0x2
    e5a4:	540000e8 	b.hi	e5c0 <overlaps+0x70>  // b.pmore
    e5a8:	f9400fe0 	ldr	x0, [sp, #24]
    e5ac:	f9400801 	ldr	x1, [x0, #16]
    e5b0:	f9400be0 	ldr	x0, [sp, #16]
    e5b4:	f9400800 	ldr	x0, [x0, #16]
    e5b8:	eb00003f 	cmp	x1, x0
    e5bc:	540002a1 	b.ne	e610 <overlaps+0xc0>  // b.any
    e5c0:	b9400fe0 	ldr	w0, [sp, #12]
    e5c4:	7100041f 	cmp	w0, #0x1
    e5c8:	540000e8 	b.hi	e5e4 <overlaps+0x94>  // b.pmore
    e5cc:	f9400fe0 	ldr	x0, [sp, #24]
    e5d0:	f9400c01 	ldr	x1, [x0, #24]
    e5d4:	f9400be0 	ldr	x0, [sp, #16]
    e5d8:	f9400c00 	ldr	x0, [x0, #24]
    e5dc:	eb00003f 	cmp	x1, x0
    e5e0:	54000181 	b.ne	e610 <overlaps+0xc0>  // b.any
    e5e4:	b9400fe0 	ldr	w0, [sp, #12]
    e5e8:	7100001f 	cmp	w0, #0x0
    e5ec:	540000e1 	b.ne	e608 <overlaps+0xb8>  // b.any
    e5f0:	f9400fe0 	ldr	x0, [sp, #24]
    e5f4:	f9401001 	ldr	x1, [x0, #32]
    e5f8:	f9400be0 	ldr	x0, [sp, #16]
    e5fc:	f9401000 	ldr	x0, [x0, #32]
    e600:	eb00003f 	cmp	x1, x0
    e604:	54000061 	b.ne	e610 <overlaps+0xc0>  // b.any
    e608:	52800020 	mov	w0, #0x1                   	// #1
    e60c:	14000002 	b	e614 <overlaps+0xc4>
    e610:	52800000 	mov	w0, #0x0                   	// #0
    e614:	910083ff 	add	sp, sp, #0x20
    e618:	d65f03c0 	ret

000000000000e61c <validate_selection>:
    e61c:	a9bb7bf3 	stp	x19, x30, [sp, #-80]!
    e620:	f90017e0 	str	x0, [sp, #40]
    e624:	f90013e1 	str	x1, [sp, #32]
    e628:	f9000fe2 	str	x2, [sp, #24]
    e62c:	aa0303f3 	mov	x19, x3
    e630:	b90017e4 	str	w4, [sp, #20]
    e634:	f94017e0 	ldr	x0, [sp, #40]
    e638:	f9400800 	ldr	x0, [x0, #16]
    e63c:	f90027e0 	str	x0, [sp, #72]
    e640:	b90047ff 	str	wzr, [sp, #68]
    e644:	14000048 	b	e764 <validate_selection+0x148>
    e648:	f94027e0 	ldr	x0, [sp, #72]
    e64c:	b9400000 	ldr	w0, [x0]
    e650:	93407c01 	sxtw	x1, w0
    e654:	d2800500 	mov	x0, #0x28                  	// #40
    e658:	9b007c20 	mul	x0, x1, x0
    e65c:	f94013e1 	ldr	x1, [sp, #32]
    e660:	8b000020 	add	x0, x1, x0
    e664:	91002000 	add	x0, x0, #0x8
    e668:	f9001fe0 	str	x0, [sp, #56]
    e66c:	b94017e2 	ldr	w2, [sp, #20]
    e670:	aa1303e1 	mov	x1, x19
    e674:	f9401fe0 	ldr	x0, [sp, #56]
    e678:	97ffffb6 	bl	e550 <overlaps>
    e67c:	12001c00 	and	w0, w0, #0xff
    e680:	7100001f 	cmp	w0, #0x0
    e684:	54000060 	b.eq	e690 <validate_selection+0x74>  // b.none
    e688:	52800000 	mov	w0, #0x0                   	// #0
    e68c:	1400003d 	b	e780 <validate_selection+0x164>
    e690:	f94027e0 	ldr	x0, [sp, #72]
    e694:	39410000 	ldrb	w0, [x0, #64]
    e698:	7100001f 	cmp	w0, #0x0
    e69c:	54000360 	b.eq	e708 <validate_selection+0xec>  // b.none
    e6a0:	f94027e0 	ldr	x0, [sp, #72]
    e6a4:	b9404400 	ldr	w0, [x0, #68]
    e6a8:	2a0003e2 	mov	w2, w0
    e6ac:	f9401fe1 	ldr	x1, [sp, #56]
    e6b0:	aa1303e0 	mov	x0, x19
    e6b4:	97ffffa7 	bl	e550 <overlaps>
    e6b8:	12001c00 	and	w0, w0, #0xff
    e6bc:	7100001f 	cmp	w0, #0x0
    e6c0:	54000240 	b.eq	e708 <validate_selection+0xec>  // b.none
    e6c4:	f94027e0 	ldr	x0, [sp, #72]
    e6c8:	3940a000 	ldrb	w0, [x0, #40]
    e6cc:	7100001f 	cmp	w0, #0x0
    e6d0:	54000180 	b.eq	e700 <validate_selection+0xe4>  // b.none
    e6d4:	f94027e0 	ldr	x0, [sp, #72]
    e6d8:	f9401800 	ldr	x0, [x0, #48]
    e6dc:	aa0003e1 	mov	x1, x0
    e6e0:	f94017e0 	ldr	x0, [sp, #40]
    e6e4:	97fff762 	bl	c46c <idx_from_varname>
    e6e8:	aa0003e1 	mov	x1, x0
    e6ec:	f94027e0 	ldr	x0, [sp, #72]
    e6f0:	b9400000 	ldr	w0, [x0]
    e6f4:	93407c00 	sxtw	x0, w0
    e6f8:	eb00003f 	cmp	x1, x0
    e6fc:	54000061 	b.ne	e708 <validate_selection+0xec>  // b.any
    e700:	52800000 	mov	w0, #0x0                   	// #0
    e704:	1400001f 	b	e780 <validate_selection+0x164>
    e708:	f94027e0 	ldr	x0, [sp, #72]
    e70c:	39410000 	ldrb	w0, [x0, #64]
    e710:	7100001f 	cmp	w0, #0x0
    e714:	540001c1 	b.ne	e74c <validate_selection+0x130>  // b.any
    e718:	f94027e0 	ldr	x0, [sp, #72]
    e71c:	3940a000 	ldrb	w0, [x0, #40]
    e720:	7100001f 	cmp	w0, #0x0
    e724:	54000141 	b.ne	e74c <validate_selection+0x130>  // b.any
    e728:	52800042 	mov	w2, #0x2                   	// #2
    e72c:	f9401fe1 	ldr	x1, [sp, #56]
    e730:	aa1303e0 	mov	x0, x19
    e734:	97ffff87 	bl	e550 <overlaps>
    e738:	12001c00 	and	w0, w0, #0xff
    e73c:	7100001f 	cmp	w0, #0x0
    e740:	54000060 	b.eq	e74c <validate_selection+0x130>  // b.none
    e744:	52800000 	mov	w0, #0x0                   	// #0
    e748:	1400000e 	b	e780 <validate_selection+0x164>
    e74c:	b94047e0 	ldr	w0, [sp, #68]
    e750:	11000400 	add	w0, w0, #0x1
    e754:	b90047e0 	str	w0, [sp, #68]
    e758:	f94027e0 	ldr	x0, [sp, #72]
    e75c:	91016000 	add	x0, x0, #0x58
    e760:	f90027e0 	str	x0, [sp, #72]
    e764:	f94017e0 	ldr	x0, [sp, #40]
    e768:	f9405400 	ldr	x0, [x0, #168]
    e76c:	b9401800 	ldr	w0, [x0, #24]
    e770:	b94047e1 	ldr	w1, [sp, #68]
    e774:	6b00003f 	cmp	w1, w0
    e778:	54fff68b 	b.lt	e648 <validate_selection+0x2c>  // b.tstop
    e77c:	52800020 	mov	w0, #0x1                   	// #1
    e780:	a8c57bf3 	ldp	x19, x30, [sp], #80
    e784:	d65f03c0 	ret

000000000000e788 <pick_one>:
    e788:	f8170ffe 	str	x30, [sp, #-144]!
    e78c:	f9002fe0 	str	x0, [sp, #88]
    e790:	f9002be1 	str	x1, [sp, #80]
    e794:	f90027e2 	str	x2, [sp, #72]
    e798:	b90047e3 	str	w3, [sp, #68]
    e79c:	97ffd2fa 	bl	3384 <randn>
    e7a0:	92400800 	and	x0, x0, #0x7
    e7a4:	f90037e0 	str	x0, [sp, #104]
    e7a8:	97ffd2f7 	bl	3384 <randn>
    e7ac:	92400400 	and	x0, x0, #0x3
    e7b0:	f9003be0 	str	x0, [sp, #112]
    e7b4:	97ffd2f4 	bl	3384 <randn>
    e7b8:	92402000 	and	x0, x0, #0x1ff
    e7bc:	f9003fe0 	str	x0, [sp, #120]
    e7c0:	97ffd2f1 	bl	3384 <randn>
    e7c4:	92401400 	and	x0, x0, #0x3f
    e7c8:	f90043e0 	str	x0, [sp, #128]
    e7cc:	97ffd2ee 	bl	3384 <randn>
    e7d0:	92400800 	and	x0, x0, #0x7
    e7d4:	f90047e0 	str	x0, [sp, #136]
    e7d8:	910043e0 	add	x0, sp, #0x10
    e7dc:	9101a3e1 	add	x1, sp, #0x68
    e7e0:	a9400c22 	ldp	x2, x3, [x1]
    e7e4:	a9000c02 	stp	x2, x3, [x0]
    e7e8:	a9410c22 	ldp	x2, x3, [x1, #16]
    e7ec:	a9010c02 	stp	x2, x3, [x0, #16]
    e7f0:	f9401021 	ldr	x1, [x1, #32]
    e7f4:	f9001001 	str	x1, [x0, #32]
    e7f8:	910043e0 	add	x0, sp, #0x10
    e7fc:	b94047e4 	ldr	w4, [sp, #68]
    e800:	aa0003e3 	mov	x3, x0
    e804:	f94027e2 	ldr	x2, [sp, #72]
    e808:	f9402be1 	ldr	x1, [sp, #80]
    e80c:	f9402fe0 	ldr	x0, [sp, #88]
    e810:	97ffff83 	bl	e61c <validate_selection>
    e814:	12001c00 	and	w0, w0, #0xff
    e818:	7100001f 	cmp	w0, #0x0
    e81c:	54000041 	b.ne	e824 <pick_one+0x9c>  // b.any
    e820:	17ffffdf 	b	e79c <pick_one+0x14>
    e824:	d503201f 	nop
    e828:	f94027e0 	ldr	x0, [sp, #72]
    e82c:	b9400000 	ldr	w0, [x0]
    e830:	f9402be1 	ldr	x1, [sp, #80]
    e834:	93407c02 	sxtw	x2, w0
    e838:	d2800500 	mov	x0, #0x28                  	// #40
    e83c:	9b007c40 	mul	x0, x2, x0
    e840:	8b000020 	add	x0, x1, x0
    e844:	91002000 	add	x0, x0, #0x8
    e848:	aa0003e1 	mov	x1, x0
    e84c:	9101a3e0 	add	x0, sp, #0x68
    e850:	a9400c02 	ldp	x2, x3, [x0]
    e854:	a9000c22 	stp	x2, x3, [x1]
    e858:	a9410c02 	ldp	x2, x3, [x0, #16]
    e85c:	a9010c22 	stp	x2, x3, [x1, #16]
    e860:	f9401000 	ldr	x0, [x0, #32]
    e864:	f9001020 	str	x0, [x1, #32]
    e868:	d503201f 	nop
    e86c:	f84907fe 	ldr	x30, [sp], #144
    e870:	d65f03c0 	ret

000000000000e874 <pick_pin>:
    e874:	f8160ffe 	str	x30, [sp, #-160]!
    e878:	f9002fe0 	str	x0, [sp, #88]
    e87c:	f9002be1 	str	x1, [sp, #80]
    e880:	f90027e2 	str	x2, [sp, #72]
    e884:	f94027e0 	ldr	x0, [sp, #72]
    e888:	f9401800 	ldr	x0, [x0, #48]
    e88c:	aa0003e1 	mov	x1, x0
    e890:	f9402fe0 	ldr	x0, [sp, #88]
    e894:	97fff6f6 	bl	c46c <idx_from_varname>
    e898:	f9004fe0 	str	x0, [sp, #152]
    e89c:	f9404fe1 	ldr	x1, [sp, #152]
    e8a0:	d2800500 	mov	x0, #0x28                  	// #40
    e8a4:	9b007c20 	mul	x0, x1, x0
    e8a8:	f9402be1 	ldr	x1, [sp, #80]
    e8ac:	8b000020 	add	x0, x1, x0
    e8b0:	91002000 	add	x0, x0, #0x8
    e8b4:	f9004be0 	str	x0, [sp, #144]
    e8b8:	f94027e0 	ldr	x0, [sp, #72]
    e8bc:	b9403800 	ldr	w0, [x0, #56]
    e8c0:	71000c1f 	cmp	w0, #0x3
    e8c4:	54000108 	b.hi	e8e4 <pick_pin+0x70>  // b.pmore
    e8c8:	f9404be0 	ldr	x0, [sp, #144]
    e8cc:	f9400000 	ldr	x0, [x0]
    e8d0:	f90037e0 	str	x0, [sp, #104]
    e8d4:	f9404be0 	ldr	x0, [sp, #144]
    e8d8:	f9400000 	ldr	x0, [x0]
    e8dc:	f9003be0 	str	x0, [sp, #112]
    e8e0:	14000007 	b	e8fc <pick_pin+0x88>
    e8e4:	97ffd2a8 	bl	3384 <randn>
    e8e8:	92400800 	and	x0, x0, #0x7
    e8ec:	f90037e0 	str	x0, [sp, #104]
    e8f0:	97ffd2a5 	bl	3384 <randn>
    e8f4:	92400400 	and	x0, x0, #0x3
    e8f8:	f9003be0 	str	x0, [sp, #112]
    e8fc:	f94027e0 	ldr	x0, [sp, #72]
    e900:	b9403800 	ldr	w0, [x0, #56]
    e904:	7100081f 	cmp	w0, #0x2
    e908:	540000a8 	b.hi	e91c <pick_pin+0xa8>  // b.pmore
    e90c:	f9404be0 	ldr	x0, [sp, #144]
    e910:	f9400800 	ldr	x0, [x0, #16]
    e914:	f9003fe0 	str	x0, [sp, #120]
    e918:	14000004 	b	e928 <pick_pin+0xb4>
    e91c:	97ffd29a 	bl	3384 <randn>
    e920:	92402000 	and	x0, x0, #0x1ff
    e924:	f9003fe0 	str	x0, [sp, #120]
    e928:	f94027e0 	ldr	x0, [sp, #72]
    e92c:	b9403800 	ldr	w0, [x0, #56]
    e930:	7100041f 	cmp	w0, #0x1
    e934:	540000a8 	b.hi	e948 <pick_pin+0xd4>  // b.pmore
    e938:	f9404be0 	ldr	x0, [sp, #144]
    e93c:	f9400c00 	ldr	x0, [x0, #24]
    e940:	f90043e0 	str	x0, [sp, #128]
    e944:	14000004 	b	e954 <pick_pin+0xe0>
    e948:	97ffd28f 	bl	3384 <randn>
    e94c:	92401400 	and	x0, x0, #0x3f
    e950:	f90043e0 	str	x0, [sp, #128]
    e954:	97ffd28c 	bl	3384 <randn>
    e958:	92400800 	and	x0, x0, #0x7
    e95c:	f90047e0 	str	x0, [sp, #136]
    e960:	910043e0 	add	x0, sp, #0x10
    e964:	9101a3e1 	add	x1, sp, #0x68
    e968:	a9400c22 	ldp	x2, x3, [x1]
    e96c:	a9000c02 	stp	x2, x3, [x0]
    e970:	a9410c22 	ldp	x2, x3, [x1, #16]
    e974:	a9010c02 	stp	x2, x3, [x0, #16]
    e978:	f9401021 	ldr	x1, [x1, #32]
    e97c:	f9001001 	str	x1, [x0, #32]
    e980:	910043e0 	add	x0, sp, #0x10
    e984:	52800004 	mov	w4, #0x0                   	// #0
    e988:	aa0003e3 	mov	x3, x0
    e98c:	f94027e2 	ldr	x2, [sp, #72]
    e990:	f9402be1 	ldr	x1, [sp, #80]
    e994:	f9402fe0 	ldr	x0, [sp, #88]
    e998:	97ffff21 	bl	e61c <validate_selection>
    e99c:	12001c00 	and	w0, w0, #0xff
    e9a0:	7100001f 	cmp	w0, #0x0
    e9a4:	54000041 	b.ne	e9ac <pick_pin+0x138>  // b.any
    e9a8:	17ffffc4 	b	e8b8 <pick_pin+0x44>
    e9ac:	d503201f 	nop
    e9b0:	f94027e0 	ldr	x0, [sp, #72]
    e9b4:	b9400000 	ldr	w0, [x0]
    e9b8:	f9402be1 	ldr	x1, [sp, #80]
    e9bc:	93407c02 	sxtw	x2, w0
    e9c0:	d2800500 	mov	x0, #0x28                  	// #40
    e9c4:	9b007c40 	mul	x0, x2, x0
    e9c8:	8b000020 	add	x0, x1, x0
    e9cc:	91002000 	add	x0, x0, #0x8
    e9d0:	aa0003e1 	mov	x1, x0
    e9d4:	9101a3e0 	add	x0, sp, #0x68
    e9d8:	a9400c02 	ldp	x2, x3, [x0]
    e9dc:	a9000c22 	stp	x2, x3, [x1]
    e9e0:	a9410c02 	ldp	x2, x3, [x0, #16]
    e9e4:	a9010c22 	stp	x2, x3, [x1, #16]
    e9e8:	f9401000 	ldr	x0, [x0, #32]
    e9ec:	f9001020 	str	x0, [x1, #32]
    e9f0:	d503201f 	nop
    e9f4:	f84a07fe 	ldr	x30, [sp], #160
    e9f8:	d65f03c0 	ret

000000000000e9fc <va_from_loc>:
    e9fc:	f81e0ff3 	str	x19, [sp, #-32]!
    ea00:	f9000fe0 	str	x0, [sp, #24]
    ea04:	aa0103f3 	mov	x19, x1
    ea08:	f9400fe0 	ldr	x0, [sp, #24]
    ea0c:	f9400401 	ldr	x1, [x0, #8]
    ea10:	f9400264 	ldr	x4, [x19]
    ea14:	f9400663 	ldr	x3, [x19, #8]
    ea18:	f9400a62 	ldr	x2, [x19, #16]
    ea1c:	f9401265 	ldr	x5, [x19, #32]
    ea20:	f9400e60 	ldr	x0, [x19, #24]
    ea24:	d37ae400 	lsl	x0, x0, #6
    ea28:	8b0000a0 	add	x0, x5, x0
    ea2c:	d37ef484 	lsl	x4, x4, #2
    ea30:	8b030083 	add	x3, x4, x3
    ea34:	d377d863 	lsl	x3, x3, #9
    ea38:	8b020062 	add	x2, x3, x2
    ea3c:	d377d842 	lsl	x2, x2, #9
    ea40:	8b000040 	add	x0, x2, x0
    ea44:	d37df000 	lsl	x0, x0, #3
    ea48:	8b000020 	add	x0, x1, x0
    ea4c:	f84207f3 	ldr	x19, [sp], #32
    ea50:	d65f03c0 	ret

000000000000ea54 <concretize_random_one>:
    ea54:	f8170ffe 	str	x30, [sp, #-144]!
    ea58:	f9002fe0 	str	x0, [sp, #88]
    ea5c:	f9002be1 	str	x1, [sp, #80]
    ea60:	f90027e2 	str	x2, [sp, #72]
    ea64:	b90047e3 	str	w3, [sp, #68]
    ea68:	f9402be0 	ldr	x0, [sp, #80]
    ea6c:	b9401800 	ldr	w0, [x0, #24]
    ea70:	93407c01 	sxtw	x1, w0
    ea74:	d2800500 	mov	x0, #0x28                  	// #40
    ea78:	9b007c20 	mul	x0, x1, x0
    ea7c:	91002000 	add	x0, x0, #0x8
    ea80:	97ffe62f 	bl	833c <alloc>
    ea84:	f90037e0 	str	x0, [sp, #104]
    ea88:	f9402be0 	ldr	x0, [sp, #80]
    ea8c:	b9401800 	ldr	w0, [x0, #24]
    ea90:	93407c01 	sxtw	x1, w0
    ea94:	d2800500 	mov	x0, #0x28                  	// #40
    ea98:	9b007c20 	mul	x0, x1, x0
    ea9c:	91002000 	add	x0, x0, #0x8
    eaa0:	aa0003e2 	mov	x2, x0
    eaa4:	d2800001 	mov	x1, #0x0                   	// #0
    eaa8:	f94037e0 	ldr	x0, [sp, #104]
    eaac:	97ffe69a 	bl	8514 <valloc_memset>
    eab0:	528000a0 	mov	w0, #0x5                   	// #5
    eab4:	b90087e0 	str	w0, [sp, #132]
    eab8:	14000023 	b	eb44 <concretize_random_one+0xf0>
    eabc:	f9402fe0 	ldr	x0, [sp, #88]
    eac0:	f9400800 	ldr	x0, [x0, #16]
    eac4:	f90047e0 	str	x0, [sp, #136]
    eac8:	b90083ff 	str	wzr, [sp, #128]
    eacc:	14000015 	b	eb20 <concretize_random_one+0xcc>
    ead0:	f94047e0 	ldr	x0, [sp, #136]
    ead4:	39410000 	ldrb	w0, [x0, #64]
    ead8:	7100001f 	cmp	w0, #0x0
    eadc:	54000160 	b.eq	eb08 <concretize_random_one+0xb4>  // b.none
    eae0:	f94047e0 	ldr	x0, [sp, #136]
    eae4:	b9404400 	ldr	w0, [x0, #68]
    eae8:	b94087e1 	ldr	w1, [sp, #132]
    eaec:	6b00003f 	cmp	w1, w0
    eaf0:	540000c1 	b.ne	eb08 <concretize_random_one+0xb4>  // b.any
    eaf4:	b94087e3 	ldr	w3, [sp, #132]
    eaf8:	f94047e2 	ldr	x2, [sp, #136]
    eafc:	f94037e1 	ldr	x1, [sp, #104]
    eb00:	f9402fe0 	ldr	x0, [sp, #88]
    eb04:	97ffff21 	bl	e788 <pick_one>
    eb08:	b94083e0 	ldr	w0, [sp, #128]
    eb0c:	11000400 	add	w0, w0, #0x1
    eb10:	b90083e0 	str	w0, [sp, #128]
    eb14:	f94047e0 	ldr	x0, [sp, #136]
    eb18:	91016000 	add	x0, x0, #0x58
    eb1c:	f90047e0 	str	x0, [sp, #136]
    eb20:	f9402fe0 	ldr	x0, [sp, #88]
    eb24:	f9405400 	ldr	x0, [x0, #168]
    eb28:	b9401800 	ldr	w0, [x0, #24]
    eb2c:	b94083e1 	ldr	w1, [sp, #128]
    eb30:	6b00003f 	cmp	w1, w0
    eb34:	54fffceb 	b.lt	ead0 <concretize_random_one+0x7c>  // b.tstop
    eb38:	b94087e0 	ldr	w0, [sp, #132]
    eb3c:	51000400 	sub	w0, w0, #0x1
    eb40:	b90087e0 	str	w0, [sp, #132]
    eb44:	b94087e0 	ldr	w0, [sp, #132]
    eb48:	7100001f 	cmp	w0, #0x0
    eb4c:	54fffb81 	b.ne	eabc <concretize_random_one+0x68>  // b.any
    eb50:	f9402fe0 	ldr	x0, [sp, #88]
    eb54:	f9400800 	ldr	x0, [x0, #16]
    eb58:	f90047e0 	str	x0, [sp, #136]
    eb5c:	b9007fff 	str	wzr, [sp, #124]
    eb60:	14000010 	b	eba0 <concretize_random_one+0x14c>
    eb64:	f94047e0 	ldr	x0, [sp, #136]
    eb68:	39410000 	ldrb	w0, [x0, #64]
    eb6c:	7100001f 	cmp	w0, #0x0
    eb70:	540000c1 	b.ne	eb88 <concretize_random_one+0x134>  // b.any
    eb74:	52800043 	mov	w3, #0x2                   	// #2
    eb78:	f94047e2 	ldr	x2, [sp, #136]
    eb7c:	f94037e1 	ldr	x1, [sp, #104]
    eb80:	f9402fe0 	ldr	x0, [sp, #88]
    eb84:	97ffff01 	bl	e788 <pick_one>
    eb88:	b9407fe0 	ldr	w0, [sp, #124]
    eb8c:	11000400 	add	w0, w0, #0x1
    eb90:	b9007fe0 	str	w0, [sp, #124]
    eb94:	f94047e0 	ldr	x0, [sp, #136]
    eb98:	91016000 	add	x0, x0, #0x58
    eb9c:	f90047e0 	str	x0, [sp, #136]
    eba0:	f9402fe0 	ldr	x0, [sp, #88]
    eba4:	f9405400 	ldr	x0, [x0, #168]
    eba8:	b9401800 	ldr	w0, [x0, #24]
    ebac:	b9407fe1 	ldr	w1, [sp, #124]
    ebb0:	6b00003f 	cmp	w1, w0
    ebb4:	54fffd8b 	b.lt	eb64 <concretize_random_one+0x110>  // b.tstop
    ebb8:	f9402fe0 	ldr	x0, [sp, #88]
    ebbc:	f9400800 	ldr	x0, [x0, #16]
    ebc0:	f90047e0 	str	x0, [sp, #136]
    ebc4:	b9007bff 	str	wzr, [sp, #120]
    ebc8:	1400000f 	b	ec04 <concretize_random_one+0x1b0>
    ebcc:	f94047e0 	ldr	x0, [sp, #136]
    ebd0:	3940a000 	ldrb	w0, [x0, #40]
    ebd4:	7100001f 	cmp	w0, #0x0
    ebd8:	540000a0 	b.eq	ebec <concretize_random_one+0x198>  // b.none
    ebdc:	f94047e2 	ldr	x2, [sp, #136]
    ebe0:	f94037e1 	ldr	x1, [sp, #104]
    ebe4:	f9402fe0 	ldr	x0, [sp, #88]
    ebe8:	97ffff23 	bl	e874 <pick_pin>
    ebec:	b9407be0 	ldr	w0, [sp, #120]
    ebf0:	11000400 	add	w0, w0, #0x1
    ebf4:	b9007be0 	str	w0, [sp, #120]
    ebf8:	f94047e0 	ldr	x0, [sp, #136]
    ebfc:	91016000 	add	x0, x0, #0x58
    ec00:	f90047e0 	str	x0, [sp, #136]
    ec04:	f9402fe0 	ldr	x0, [sp, #88]
    ec08:	f9405400 	ldr	x0, [x0, #168]
    ec0c:	b9401800 	ldr	w0, [x0, #24]
    ec10:	b9407be1 	ldr	w1, [sp, #120]
    ec14:	6b00003f 	cmp	w1, w0
    ec18:	54fffdab 	b.lt	ebcc <concretize_random_one+0x178>  // b.tstop
    ec1c:	f9402fe0 	ldr	x0, [sp, #88]
    ec20:	f9400800 	ldr	x0, [x0, #16]
    ec24:	f90047e0 	str	x0, [sp, #136]
    ec28:	b90077ff 	str	wzr, [sp, #116]
    ec2c:	14000022 	b	ecb4 <concretize_random_one+0x260>
    ec30:	f94047e0 	ldr	x0, [sp, #136]
    ec34:	b9400000 	ldr	w0, [x0]
    ec38:	f94037e1 	ldr	x1, [sp, #104]
    ec3c:	93407c02 	sxtw	x2, w0
    ec40:	d2800500 	mov	x0, #0x28                  	// #40
    ec44:	9b007c40 	mul	x0, x2, x0
    ec48:	8b000020 	add	x0, x1, x0
    ec4c:	91002001 	add	x1, x0, #0x8
    ec50:	910043e0 	add	x0, sp, #0x10
    ec54:	a9400c22 	ldp	x2, x3, [x1]
    ec58:	a9000c02 	stp	x2, x3, [x0]
    ec5c:	a9410c22 	ldp	x2, x3, [x1, #16]
    ec60:	a9010c02 	stp	x2, x3, [x0, #16]
    ec64:	f9401021 	ldr	x1, [x1, #32]
    ec68:	f9001001 	str	x1, [x0, #32]
    ec6c:	910043e0 	add	x0, sp, #0x10
    ec70:	aa0003e1 	mov	x1, x0
    ec74:	f9402fe0 	ldr	x0, [sp, #88]
    ec78:	97ffff61 	bl	e9fc <va_from_loc>
    ec7c:	f90033e0 	str	x0, [sp, #96]
    ec80:	f94047e0 	ldr	x0, [sp, #136]
    ec84:	f9402801 	ldr	x1, [x0, #80]
    ec88:	b98047e0 	ldrsw	x0, [sp, #68]
    ec8c:	d37df000 	lsl	x0, x0, #3
    ec90:	8b000020 	add	x0, x1, x0
    ec94:	f94033e1 	ldr	x1, [sp, #96]
    ec98:	f9000001 	str	x1, [x0]
    ec9c:	b94077e0 	ldr	w0, [sp, #116]
    eca0:	11000400 	add	w0, w0, #0x1
    eca4:	b90077e0 	str	w0, [sp, #116]
    eca8:	f94047e0 	ldr	x0, [sp, #136]
    ecac:	91016000 	add	x0, x0, #0x58
    ecb0:	f90047e0 	str	x0, [sp, #136]
    ecb4:	f9402fe0 	ldr	x0, [sp, #88]
    ecb8:	f9405400 	ldr	x0, [x0, #168]
    ecbc:	b9401800 	ldr	w0, [x0, #24]
    ecc0:	b94077e1 	ldr	w1, [sp, #116]
    ecc4:	6b00003f 	cmp	w1, w0
    ecc8:	54fffb4b 	b.lt	ec30 <concretize_random_one+0x1dc>  // b.tstop
    eccc:	f94037e0 	ldr	x0, [sp, #104]
    ecd0:	97ffe5af 	bl	838c <free>
    ecd4:	d503201f 	nop
    ecd8:	f84907fe 	ldr	x30, [sp], #144
    ecdc:	d65f03c0 	ret

000000000000ece0 <concretize_random_all>:
    ece0:	f81c0ffe 	str	x30, [sp, #-64]!
    ece4:	f90017e0 	str	x0, [sp, #40]
    ece8:	f90013e1 	str	x1, [sp, #32]
    ecec:	f9000fe2 	str	x2, [sp, #24]
    ecf0:	b90017e3 	str	w3, [sp, #20]
    ecf4:	f9001fff 	str	xzr, [sp, #56]
    ecf8:	1400000a 	b	ed20 <concretize_random_all+0x40>
    ecfc:	f9401fe0 	ldr	x0, [sp, #56]
    ed00:	2a0003e3 	mov	w3, w0
    ed04:	f9400fe2 	ldr	x2, [sp, #24]
    ed08:	f94013e1 	ldr	x1, [sp, #32]
    ed0c:	f94017e0 	ldr	x0, [sp, #40]
    ed10:	97ffff51 	bl	ea54 <concretize_random_one>
    ed14:	f9401fe0 	ldr	x0, [sp, #56]
    ed18:	91000400 	add	x0, x0, #0x1
    ed1c:	f9001fe0 	str	x0, [sp, #56]
    ed20:	f94017e0 	ldr	x0, [sp, #40]
    ed24:	f9400000 	ldr	x0, [x0]
    ed28:	f9401fe1 	ldr	x1, [sp, #56]
    ed2c:	eb00003f 	cmp	x1, x0
    ed30:	54fffe63 	b.cc	ecfc <concretize_random_all+0x1c>  // b.lo, b.ul, b.last
    ed34:	d503201f 	nop
    ed38:	f84407fe 	ldr	x30, [sp], #64
    ed3c:	d65f03c0 	ret

000000000000ed40 <concretize_random_free_st>:
    ed40:	d10083ff 	sub	sp, sp, #0x20
    ed44:	f9000fe0 	str	x0, [sp, #24]
    ed48:	f9000be1 	str	x1, [sp, #16]
    ed4c:	b9000fe2 	str	w2, [sp, #12]
    ed50:	f90003e3 	str	x3, [sp]
    ed54:	d503201f 	nop
    ed58:	910083ff 	add	sp, sp, #0x20
    ed5c:	d65f03c0 	ret

000000000000ed60 <grp_num_tests>:
    ed60:	d10083ff 	sub	sp, sp, #0x20
    ed64:	f90007e0 	str	x0, [sp, #8]
    ed68:	f9000fff 	str	xzr, [sp, #24]
    ed6c:	f94007e0 	ldr	x0, [sp, #8]
    ed70:	f9400400 	ldr	x0, [x0, #8]
    ed74:	f100001f 	cmp	x0, #0x0
    ed78:	540001c0 	b.eq	edb0 <grp_num_tests+0x50>  // b.none
    ed7c:	f94007e0 	ldr	x0, [sp, #8]
    ed80:	f9400401 	ldr	x1, [x0, #8]
    ed84:	f9400fe0 	ldr	x0, [sp, #24]
    ed88:	d37df000 	lsl	x0, x0, #3
    ed8c:	8b000020 	add	x0, x1, x0
    ed90:	f9400000 	ldr	x0, [x0]
    ed94:	f100001f 	cmp	x0, #0x0
    ed98:	540000a0 	b.eq	edac <grp_num_tests+0x4c>  // b.none
    ed9c:	f9400fe0 	ldr	x0, [sp, #24]
    eda0:	91000400 	add	x0, x0, #0x1
    eda4:	f9000fe0 	str	x0, [sp, #24]
    eda8:	17fffff5 	b	ed7c <grp_num_tests+0x1c>
    edac:	d503201f 	nop
    edb0:	f9400fe0 	ldr	x0, [sp, #24]
    edb4:	910083ff 	add	sp, sp, #0x20
    edb8:	d65f03c0 	ret

000000000000edbc <grp_num_groups>:
    edbc:	d10083ff 	sub	sp, sp, #0x20
    edc0:	f90007e0 	str	x0, [sp, #8]
    edc4:	f9000fff 	str	xzr, [sp, #24]
    edc8:	f94007e0 	ldr	x0, [sp, #8]
    edcc:	f9400800 	ldr	x0, [x0, #16]
    edd0:	f100001f 	cmp	x0, #0x0
    edd4:	540001c0 	b.eq	ee0c <grp_num_groups+0x50>  // b.none
    edd8:	f94007e0 	ldr	x0, [sp, #8]
    eddc:	f9400801 	ldr	x1, [x0, #16]
    ede0:	f9400fe0 	ldr	x0, [sp, #24]
    ede4:	d37df000 	lsl	x0, x0, #3
    ede8:	8b000020 	add	x0, x1, x0
    edec:	f9400000 	ldr	x0, [x0]
    edf0:	f100001f 	cmp	x0, #0x0
    edf4:	540000a0 	b.eq	ee08 <grp_num_groups+0x4c>  // b.none
    edf8:	f9400fe0 	ldr	x0, [sp, #24]
    edfc:	91000400 	add	x0, x0, #0x1
    ee00:	f9000fe0 	str	x0, [sp, #24]
    ee04:	17fffff5 	b	edd8 <grp_num_groups+0x1c>
    ee08:	d503201f 	nop
    ee0c:	f9400fe0 	ldr	x0, [sp, #24]
    ee10:	910083ff 	add	sp, sp, #0x20
    ee14:	d65f03c0 	ret

000000000000ee18 <grp_num_total>:
    ee18:	a9bd7bf3 	stp	x19, x30, [sp, #-48]!
    ee1c:	f9000fe0 	str	x0, [sp, #24]
    ee20:	f9400fe0 	ldr	x0, [sp, #24]
    ee24:	97ffffcf 	bl	ed60 <grp_num_tests>
    ee28:	f90017e0 	str	x0, [sp, #40]
    ee2c:	b90027ff 	str	wzr, [sp, #36]
    ee30:	1400000f 	b	ee6c <grp_num_total+0x54>
    ee34:	f9400fe0 	ldr	x0, [sp, #24]
    ee38:	f9400801 	ldr	x1, [x0, #16]
    ee3c:	b98027e0 	ldrsw	x0, [sp, #36]
    ee40:	d37df000 	lsl	x0, x0, #3
    ee44:	8b000020 	add	x0, x1, x0
    ee48:	f9400000 	ldr	x0, [x0]
    ee4c:	97fffff3 	bl	ee18 <grp_num_total>
    ee50:	aa0003e1 	mov	x1, x0
    ee54:	f94017e0 	ldr	x0, [sp, #40]
    ee58:	8b010000 	add	x0, x0, x1
    ee5c:	f90017e0 	str	x0, [sp, #40]
    ee60:	b94027e0 	ldr	w0, [sp, #36]
    ee64:	11000400 	add	w0, w0, #0x1
    ee68:	b90027e0 	str	w0, [sp, #36]
    ee6c:	b98027f3 	ldrsw	x19, [sp, #36]
    ee70:	f9400fe0 	ldr	x0, [sp, #24]
    ee74:	97ffffd2 	bl	edbc <grp_num_groups>
    ee78:	eb00027f 	cmp	x19, x0
    ee7c:	54fffdc3 	b.cc	ee34 <grp_num_total+0x1c>  // b.lo, b.ul, b.last
    ee80:	f94017e0 	ldr	x0, [sp, #40]
    ee84:	a8c37bf3 	ldp	x19, x30, [sp], #48
    ee88:	d65f03c0 	ret

000000000000ee8c <display_help_for_grp>:
    ee8c:	a9bd7bf3 	stp	x19, x30, [sp, #-48]!
    ee90:	f9000fe0 	str	x0, [sp, #24]
    ee94:	f9400fe0 	ldr	x0, [sp, #24]
    ee98:	f9400000 	ldr	x0, [x0]
    ee9c:	f100001f 	cmp	x0, #0x0
    eea0:	540000c0 	b.eq	eeb8 <display_help_for_grp+0x2c>  // b.none
    eea4:	f9400fe0 	ldr	x0, [sp, #24]
    eea8:	f9400001 	ldr	x1, [x0]
    eeac:	90000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    eeb0:	912f0000 	add	x0, x0, #0xbc0
    eeb4:	97ffcfd4 	bl	2e04 <printf>
    eeb8:	b9002fff 	str	wzr, [sp, #44]
    eebc:	14000028 	b	ef5c <display_help_for_grp+0xd0>
    eec0:	f9400fe0 	ldr	x0, [sp, #24]
    eec4:	f9400401 	ldr	x1, [x0, #8]
    eec8:	b9802fe0 	ldrsw	x0, [sp, #44]
    eecc:	d37df000 	lsl	x0, x0, #3
    eed0:	8b000020 	add	x0, x1, x0
    eed4:	f9400000 	ldr	x0, [x0]
    eed8:	f90013e0 	str	x0, [sp, #32]
    eedc:	f94013e0 	ldr	x0, [sp, #32]
    eee0:	f9400001 	ldr	x1, [x0]
    eee4:	90000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    eee8:	912f2000 	add	x0, x0, #0xbc8
    eeec:	97ffcfc6 	bl	2e04 <printf>
    eef0:	f94013e0 	ldr	x0, [sp, #32]
    eef4:	39422400 	ldrb	w0, [x0, #137]
    eef8:	7100001f 	cmp	w0, #0x0
    eefc:	54000080 	b.eq	ef0c <display_help_for_grp+0x80>  // b.none
    ef00:	90000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    ef04:	912f4000 	add	x0, x0, #0xbd0
    ef08:	97ffcfbf 	bl	2e04 <printf>
    ef0c:	f94013e0 	ldr	x0, [sp, #32]
    ef10:	39422000 	ldrb	w0, [x0, #136]
    ef14:	7100001f 	cmp	w0, #0x0
    ef18:	54000080 	b.eq	ef28 <display_help_for_grp+0x9c>  // b.none
    ef1c:	90000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    ef20:	912fa000 	add	x0, x0, #0xbe8
    ef24:	97ffcfb8 	bl	2e04 <printf>
    ef28:	f94013e0 	ldr	x0, [sp, #32]
    ef2c:	39422800 	ldrb	w0, [x0, #138]
    ef30:	7100001f 	cmp	w0, #0x0
    ef34:	54000080 	b.eq	ef44 <display_help_for_grp+0xb8>  // b.none
    ef38:	90000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    ef3c:	91300000 	add	x0, x0, #0xc00
    ef40:	97ffcfb1 	bl	2e04 <printf>
    ef44:	90000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    ef48:	91304000 	add	x0, x0, #0xc10
    ef4c:	97ffcfae 	bl	2e04 <printf>
    ef50:	b9402fe0 	ldr	w0, [sp, #44]
    ef54:	11000400 	add	w0, w0, #0x1
    ef58:	b9002fe0 	str	w0, [sp, #44]
    ef5c:	b9802ff3 	ldrsw	x19, [sp, #44]
    ef60:	f9400fe0 	ldr	x0, [sp, #24]
    ef64:	97ffff7f 	bl	ed60 <grp_num_tests>
    ef68:	eb00027f 	cmp	x19, x0
    ef6c:	54fffaa3 	b.cc	eec0 <display_help_for_grp+0x34>  // b.lo, b.ul, b.last
    ef70:	b9002bff 	str	wzr, [sp, #40]
    ef74:	1400000b 	b	efa0 <display_help_for_grp+0x114>
    ef78:	f9400fe0 	ldr	x0, [sp, #24]
    ef7c:	f9400801 	ldr	x1, [x0, #16]
    ef80:	b9802be0 	ldrsw	x0, [sp, #40]
    ef84:	d37df000 	lsl	x0, x0, #3
    ef88:	8b000020 	add	x0, x1, x0
    ef8c:	f9400000 	ldr	x0, [x0]
    ef90:	97ffffbf 	bl	ee8c <display_help_for_grp>
    ef94:	b9402be0 	ldr	w0, [sp, #40]
    ef98:	11000400 	add	w0, w0, #0x1
    ef9c:	b9002be0 	str	w0, [sp, #40]
    efa0:	b9802bf3 	ldrsw	x19, [sp, #40]
    efa4:	f9400fe0 	ldr	x0, [sp, #24]
    efa8:	97ffff85 	bl	edbc <grp_num_groups>
    efac:	eb00027f 	cmp	x19, x0
    efb0:	54fffe43 	b.cc	ef78 <display_help_for_grp+0xec>  // b.lo, b.ul, b.last
    efb4:	d503201f 	nop
    efb8:	a8c37bf3 	ldp	x19, x30, [sp], #48
    efbc:	d65f03c0 	ret

000000000000efc0 <display_test_help>:
    efc0:	f81f0ffe 	str	x30, [sp, #-16]!
    efc4:	90000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    efc8:	91306000 	add	x0, x0, #0xc18
    efcc:	97ffcf8e 	bl	2e04 <printf>
    efd0:	90000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    efd4:	91312000 	add	x0, x0, #0xc48
    efd8:	97ffcf8b 	bl	2e04 <printf>
    efdc:	90000060 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    efe0:	912ea000 	add	x0, x0, #0xba8
    efe4:	97ffffaa 	bl	ee8c <display_help_for_grp>
    efe8:	d503201f 	nop
    efec:	f84107fe 	ldr	x30, [sp], #16
    eff0:	d65f03c0 	ret

000000000000eff4 <main>:
    eff4:	f8140ffe 	str	x30, [sp, #-192]!
    eff8:	b9001fe0 	str	w0, [sp, #28]
    effc:	f9000be1 	str	x1, [sp, #16]
    f000:	b0000060 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    f004:	910cac00 	add	x0, x0, #0x32b
    f008:	39400000 	ldrb	w0, [x0]
    f00c:	7100001f 	cmp	w0, #0x0
    f010:	54000340 	b.eq	f078 <main+0x84>  // b.none
    f014:	b900bfff 	str	wzr, [sp, #188]
    f018:	14000010 	b	f058 <main+0x64>
    f01c:	f0000080 	adrp	x0, 22000 <__argv+0x1f70>
    f020:	91036000 	add	x0, x0, #0xd8
    f024:	b980bfe1 	ldrsw	x1, [sp, #188]
    f028:	f8617800 	ldr	x0, [x0, x1, lsl #3]
    f02c:	97ffe842 	bl	9134 <re_compile>
    f030:	f9004be0 	str	x0, [sp, #144]
    f034:	f0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    f038:	912ea000 	add	x0, x0, #0xba8
    f03c:	f9404be1 	ldr	x1, [sp, #144]
    f040:	940001dc 	bl	f7b0 <show_matches_only>
    f044:	f9404be0 	ldr	x0, [sp, #144]
    f048:	97ffe8a0 	bl	92c8 <re_free>
    f04c:	b940bfe0 	ldr	w0, [sp, #188]
    f050:	11000400 	add	w0, w0, #0x1
    f054:	b900bfe0 	str	w0, [sp, #188]
    f058:	f0000080 	adrp	x0, 22000 <__argv+0x1f70>
    f05c:	910fe000 	add	x0, x0, #0x3f8
    f060:	b9400000 	ldr	w0, [x0]
    f064:	b940bfe1 	ldr	w1, [sp, #188]
    f068:	6b00003f 	cmp	w1, w0
    f06c:	54fffd8b 	b.lt	f01c <main+0x28>  // b.tstop
    f070:	52800000 	mov	w0, #0x0                   	// #0
    f074:	14000041 	b	f178 <main+0x184>
    f078:	f0000080 	adrp	x0, 22000 <__argv+0x1f70>
    f07c:	910fe000 	add	x0, x0, #0x3f8
    f080:	b9400000 	ldr	w0, [x0]
    f084:	7100001f 	cmp	w0, #0x0
    f088:	54000181 	b.ne	f0b8 <main+0xc4>  // b.any
    f08c:	f0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    f090:	91322000 	add	x0, x0, #0xc88
    f094:	97ffe828 	bl	9134 <re_compile>
    f098:	f90053e0 	str	x0, [sp, #160]
    f09c:	f0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    f0a0:	912ea000 	add	x0, x0, #0xba8
    f0a4:	f94053e1 	ldr	x1, [sp, #160]
    f0a8:	94000116 	bl	f500 <match_and_run>
    f0ac:	f94053e0 	ldr	x0, [sp, #160]
    f0b0:	97ffe886 	bl	92c8 <re_free>
    f0b4:	14000027 	b	f150 <main+0x15c>
    f0b8:	3902efff 	strb	wzr, [sp, #187]
    f0bc:	14000022 	b	f144 <main+0x150>
    f0c0:	3942efe0 	ldrb	w0, [sp, #187]
    f0c4:	52800021 	mov	w1, #0x1                   	// #1
    f0c8:	4b000020 	sub	w0, w1, w0
    f0cc:	12001c01 	and	w1, w0, #0xff
    f0d0:	b0000060 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    f0d4:	910ee000 	add	x0, x0, #0x3b8
    f0d8:	39000001 	strb	w1, [x0]
    f0dc:	b900b7ff 	str	wzr, [sp, #180]
    f0e0:	14000010 	b	f120 <main+0x12c>
    f0e4:	f0000080 	adrp	x0, 22000 <__argv+0x1f70>
    f0e8:	91036000 	add	x0, x0, #0xd8
    f0ec:	b980b7e1 	ldrsw	x1, [sp, #180]
    f0f0:	f8617800 	ldr	x0, [x0, x1, lsl #3]
    f0f4:	97ffe810 	bl	9134 <re_compile>
    f0f8:	f90057e0 	str	x0, [sp, #168]
    f0fc:	f0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    f100:	912ea000 	add	x0, x0, #0xba8
    f104:	f94057e1 	ldr	x1, [sp, #168]
    f108:	940000fe 	bl	f500 <match_and_run>
    f10c:	f94057e0 	ldr	x0, [sp, #168]
    f110:	97ffe86e 	bl	92c8 <re_free>
    f114:	b940b7e0 	ldr	w0, [sp, #180]
    f118:	11000400 	add	w0, w0, #0x1
    f11c:	b900b7e0 	str	w0, [sp, #180]
    f120:	f0000080 	adrp	x0, 22000 <__argv+0x1f70>
    f124:	910fe000 	add	x0, x0, #0x3f8
    f128:	b9400000 	ldr	w0, [x0]
    f12c:	b940b7e1 	ldr	w1, [sp, #180]
    f130:	6b00003f 	cmp	w1, w0
    f134:	54fffd8b 	b.lt	f0e4 <main+0xf0>  // b.tstop
    f138:	3942efe0 	ldrb	w0, [sp, #187]
    f13c:	11000400 	add	w0, w0, #0x1
    f140:	3902efe0 	strb	w0, [sp, #187]
    f144:	3942efe0 	ldrb	w0, [sp, #187]
    f148:	7100041f 	cmp	w0, #0x1
    f14c:	54fffba9 	b.ls	f0c0 <main+0xcc>  // b.plast
    f150:	97ffddcf 	bl	688c <read_clk>
    f154:	f9004fe0 	str	x0, [sp, #152]
    f158:	9100a3e0 	add	x0, sp, #0x28
    f15c:	f9404fe1 	ldr	x1, [sp, #152]
    f160:	97ffcff6 	bl	3138 <sprint_time>
    f164:	9100a3e1 	add	x1, sp, #0x28
    f168:	f0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    f16c:	91324000 	add	x0, x0, #0xc90
    f170:	97ffcf25 	bl	2e04 <printf>
    f174:	52800000 	mov	w0, #0x0                   	// #0
    f178:	f84c07fe 	ldr	x30, [sp], #192
    f17c:	d65f03c0 	ret

000000000000f180 <run_test_fn>:
    f180:	f81e0ffe 	str	x30, [sp, #-32]!
    f184:	f9000fe0 	str	x0, [sp, #24]
    f188:	39005fe1 	strb	w1, [sp, #23]
    f18c:	f9400fe0 	ldr	x0, [sp, #24]
    f190:	39422400 	ldrb	w0, [x0, #137]
    f194:	7100001f 	cmp	w0, #0x0
    f198:	540001e0 	b.eq	f1d4 <run_test_fn+0x54>  // b.none
    f19c:	b0000060 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    f1a0:	910ca000 	add	x0, x0, #0x328
    f1a4:	39400000 	ldrb	w0, [x0]
    f1a8:	7100001f 	cmp	w0, #0x0
    f1ac:	54000141 	b.ne	f1d4 <run_test_fn+0x54>  // b.any
    f1b0:	39405fe0 	ldrb	w0, [sp, #23]
    f1b4:	7100001f 	cmp	w0, #0x0
    f1b8:	54000660 	b.eq	f284 <run_test_fn+0x104>  // b.none
    f1bc:	f9400fe0 	ldr	x0, [sp, #24]
    f1c0:	f9400001 	ldr	x1, [x0]
    f1c4:	f0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    f1c8:	9132a000 	add	x0, x0, #0xca8
    f1cc:	97ffcf0e 	bl	2e04 <printf>
    f1d0:	1400002d 	b	f284 <run_test_fn+0x104>
    f1d4:	f9400fe0 	ldr	x0, [sp, #24]
    f1d8:	39422000 	ldrb	w0, [x0, #136]
    f1dc:	7100001f 	cmp	w0, #0x0
    f1e0:	540001e0 	b.eq	f21c <run_test_fn+0x9c>  // b.none
    f1e4:	f0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    f1e8:	913d8000 	add	x0, x0, #0xf60
    f1ec:	39400000 	ldrb	w0, [x0]
    f1f0:	7100001f 	cmp	w0, #0x0
    f1f4:	54000141 	b.ne	f21c <run_test_fn+0x9c>  // b.any
    f1f8:	39405fe0 	ldrb	w0, [sp, #23]
    f1fc:	7100001f 	cmp	w0, #0x0
    f200:	54000460 	b.eq	f28c <run_test_fn+0x10c>  // b.none
    f204:	f9400fe0 	ldr	x0, [sp, #24]
    f208:	f9400001 	ldr	x1, [x0]
    f20c:	f0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    f210:	91334000 	add	x0, x0, #0xcd0
    f214:	97ffcefc 	bl	2e04 <printf>
    f218:	1400001d 	b	f28c <run_test_fn+0x10c>
    f21c:	f9400fe0 	ldr	x0, [sp, #24]
    f220:	39422800 	ldrb	w0, [x0, #138]
    f224:	7100001f 	cmp	w0, #0x0
    f228:	540001e0 	b.eq	f264 <run_test_fn+0xe4>  // b.none
    f22c:	b0000060 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    f230:	910ca800 	add	x0, x0, #0x32a
    f234:	39400000 	ldrb	w0, [x0]
    f238:	7100001f 	cmp	w0, #0x0
    f23c:	54000141 	b.ne	f264 <run_test_fn+0xe4>  // b.any
    f240:	39405fe0 	ldrb	w0, [sp, #23]
    f244:	7100001f 	cmp	w0, #0x0
    f248:	54000260 	b.eq	f294 <run_test_fn+0x114>  // b.none
    f24c:	f9400fe0 	ldr	x0, [sp, #24]
    f250:	f9400001 	ldr	x1, [x0]
    f254:	f0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    f258:	9133e000 	add	x0, x0, #0xcf8
    f25c:	97ffceea 	bl	2e04 <printf>
    f260:	1400000d 	b	f294 <run_test_fn+0x114>
    f264:	b0000060 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    f268:	910ee000 	add	x0, x0, #0x3b8
    f26c:	39400000 	ldrb	w0, [x0]
    f270:	7100001f 	cmp	w0, #0x0
    f274:	54000121 	b.ne	f298 <run_test_fn+0x118>  // b.any
    f278:	f9400fe0 	ldr	x0, [sp, #24]
    f27c:	97ffe8e8 	bl	961c <run_test>
    f280:	14000006 	b	f298 <run_test_fn+0x118>
    f284:	d503201f 	nop
    f288:	14000004 	b	f298 <run_test_fn+0x118>
    f28c:	d503201f 	nop
    f290:	14000002 	b	f298 <run_test_fn+0x118>
    f294:	d503201f 	nop
    f298:	f84207fe 	ldr	x30, [sp], #32
    f29c:	d65f03c0 	ret

000000000000f2a0 <run_all_group>:
    f2a0:	f81d0ffe 	str	x30, [sp, #-48]!
    f2a4:	f9000fe0 	str	x0, [sp, #24]
    f2a8:	f90017ff 	str	xzr, [sp, #40]
    f2ac:	14000010 	b	f2ec <run_all_group+0x4c>
    f2b0:	f9400fe0 	ldr	x0, [sp, #24]
    f2b4:	f9400401 	ldr	x1, [x0, #8]
    f2b8:	f94017e0 	ldr	x0, [sp, #40]
    f2bc:	d37df000 	lsl	x0, x0, #3
    f2c0:	8b000020 	add	x0, x1, x0
    f2c4:	f9400002 	ldr	x2, [x0]
    f2c8:	b0000060 	adrp	x0, 1c000 <__compound_literal.3+0x18>
    f2cc:	910ee000 	add	x0, x0, #0x3b8
    f2d0:	39400000 	ldrb	w0, [x0]
    f2d4:	2a0003e1 	mov	w1, w0
    f2d8:	aa0203e0 	mov	x0, x2
    f2dc:	97ffffa9 	bl	f180 <run_test_fn>
    f2e0:	f94017e0 	ldr	x0, [sp, #40]
    f2e4:	91000400 	add	x0, x0, #0x1
    f2e8:	f90017e0 	str	x0, [sp, #40]
    f2ec:	f9400fe0 	ldr	x0, [sp, #24]
    f2f0:	97fffe9c 	bl	ed60 <grp_num_tests>
    f2f4:	aa0003e1 	mov	x1, x0
    f2f8:	f94017e0 	ldr	x0, [sp, #40]
    f2fc:	eb01001f 	cmp	x0, x1
    f300:	54fffd83 	b.cc	f2b0 <run_all_group+0x10>  // b.lo, b.ul, b.last
    f304:	f90013ff 	str	xzr, [sp, #32]
    f308:	1400000b 	b	f334 <run_all_group+0x94>
    f30c:	f9400fe0 	ldr	x0, [sp, #24]
    f310:	f9400801 	ldr	x1, [x0, #16]
    f314:	f94013e0 	ldr	x0, [sp, #32]
    f318:	d37df000 	lsl	x0, x0, #3
    f31c:	8b000020 	add	x0, x1, x0
    f320:	f9400000 	ldr	x0, [x0]
    f324:	97ffffdf 	bl	f2a0 <run_all_group>
    f328:	f94013e0 	ldr	x0, [sp, #32]
    f32c:	91000400 	add	x0, x0, #0x1
    f330:	f90013e0 	str	x0, [sp, #32]
    f334:	f9400fe0 	ldr	x0, [sp, #24]
    f338:	97fffea1 	bl	edbc <grp_num_groups>
    f33c:	aa0003e1 	mov	x1, x0
    f340:	f94013e0 	ldr	x0, [sp, #32]
    f344:	eb01001f 	cmp	x0, x1
    f348:	54fffe23 	b.cc	f30c <run_all_group+0x6c>  // b.lo, b.ul, b.last
    f34c:	d503201f 	nop
    f350:	f84307fe 	ldr	x30, [sp], #48
    f354:	d65f03c0 	ret

000000000000f358 <__match_and_run_group>:
    f358:	f81d0ffe 	str	x30, [sp, #-48]!
    f35c:	f9000fe0 	str	x0, [sp, #24]
    f360:	f9000be1 	str	x1, [sp, #16]
    f364:	3900bfff 	strb	wzr, [sp, #47]
    f368:	f9400fe0 	ldr	x0, [sp, #24]
    f36c:	f9400000 	ldr	x0, [x0]
    f370:	aa0003e1 	mov	x1, x0
    f374:	f9400be0 	ldr	x0, [sp, #16]
    f378:	97ffe837 	bl	9454 <re_matches>
    f37c:	7100001f 	cmp	w0, #0x0
    f380:	540000a0 	b.eq	f394 <__match_and_run_group+0x3c>  // b.none
    f384:	f9400fe0 	ldr	x0, [sp, #24]
    f388:	97ffffc6 	bl	f2a0 <run_all_group>
    f38c:	52800020 	mov	w0, #0x1                   	// #1
    f390:	3900bfe0 	strb	w0, [sp, #47]
    f394:	f90013ff 	str	xzr, [sp, #32]
    f398:	14000011 	b	f3dc <__match_and_run_group+0x84>
    f39c:	f9400fe0 	ldr	x0, [sp, #24]
    f3a0:	f9400801 	ldr	x1, [x0, #16]
    f3a4:	f94013e0 	ldr	x0, [sp, #32]
    f3a8:	d37df000 	lsl	x0, x0, #3
    f3ac:	8b000020 	add	x0, x1, x0
    f3b0:	f9400000 	ldr	x0, [x0]
    f3b4:	f9400be1 	ldr	x1, [sp, #16]
    f3b8:	97ffffe8 	bl	f358 <__match_and_run_group>
    f3bc:	12001c00 	and	w0, w0, #0xff
    f3c0:	7100001f 	cmp	w0, #0x0
    f3c4:	54000060 	b.eq	f3d0 <__match_and_run_group+0x78>  // b.none
    f3c8:	52800020 	mov	w0, #0x1                   	// #1
    f3cc:	3900bfe0 	strb	w0, [sp, #47]
    f3d0:	f94013e0 	ldr	x0, [sp, #32]
    f3d4:	91000400 	add	x0, x0, #0x1
    f3d8:	f90013e0 	str	x0, [sp, #32]
    f3dc:	f9400fe0 	ldr	x0, [sp, #24]
    f3e0:	97fffe77 	bl	edbc <grp_num_groups>
    f3e4:	aa0003e1 	mov	x1, x0
    f3e8:	f94013e0 	ldr	x0, [sp, #32]
    f3ec:	eb01001f 	cmp	x0, x1
    f3f0:	54fffd63 	b.cc	f39c <__match_and_run_group+0x44>  // b.lo, b.ul, b.last
    f3f4:	3940bfe0 	ldrb	w0, [sp, #47]
    f3f8:	f84307fe 	ldr	x30, [sp], #48
    f3fc:	d65f03c0 	ret

000000000000f400 <__match_and_run_test>:
    f400:	f81c0ffe 	str	x30, [sp, #-64]!
    f404:	f9000fe0 	str	x0, [sp, #24]
    f408:	f9000be1 	str	x1, [sp, #16]
    f40c:	3900ffff 	strb	wzr, [sp, #63]
    f410:	f9001bff 	str	xzr, [sp, #48]
    f414:	1400001a 	b	f47c <__match_and_run_test+0x7c>
    f418:	f9400fe0 	ldr	x0, [sp, #24]
    f41c:	f9400401 	ldr	x1, [x0, #8]
    f420:	f9401be0 	ldr	x0, [sp, #48]
    f424:	d37df000 	lsl	x0, x0, #3
    f428:	8b000020 	add	x0, x1, x0
    f42c:	f9400000 	ldr	x0, [x0]
    f430:	f9400000 	ldr	x0, [x0]
    f434:	aa0003e1 	mov	x1, x0
    f438:	f9400be0 	ldr	x0, [sp, #16]
    f43c:	97ffe806 	bl	9454 <re_matches>
    f440:	7100001f 	cmp	w0, #0x0
    f444:	54000160 	b.eq	f470 <__match_and_run_test+0x70>  // b.none
    f448:	f9400fe0 	ldr	x0, [sp, #24]
    f44c:	f9400401 	ldr	x1, [x0, #8]
    f450:	f9401be0 	ldr	x0, [sp, #48]
    f454:	d37df000 	lsl	x0, x0, #3
    f458:	8b000020 	add	x0, x1, x0
    f45c:	f9400000 	ldr	x0, [x0]
    f460:	52800001 	mov	w1, #0x0                   	// #0
    f464:	97ffff47 	bl	f180 <run_test_fn>
    f468:	52800020 	mov	w0, #0x1                   	// #1
    f46c:	3900ffe0 	strb	w0, [sp, #63]
    f470:	f9401be0 	ldr	x0, [sp, #48]
    f474:	91000400 	add	x0, x0, #0x1
    f478:	f9001be0 	str	x0, [sp, #48]
    f47c:	f9400fe0 	ldr	x0, [sp, #24]
    f480:	97fffe38 	bl	ed60 <grp_num_tests>
    f484:	aa0003e1 	mov	x1, x0
    f488:	f9401be0 	ldr	x0, [sp, #48]
    f48c:	eb01001f 	cmp	x0, x1
    f490:	54fffc43 	b.cc	f418 <__match_and_run_test+0x18>  // b.lo, b.ul, b.last
    f494:	f90017ff 	str	xzr, [sp, #40]
    f498:	14000011 	b	f4dc <__match_and_run_test+0xdc>
    f49c:	f9400fe0 	ldr	x0, [sp, #24]
    f4a0:	f9400801 	ldr	x1, [x0, #16]
    f4a4:	f94017e0 	ldr	x0, [sp, #40]
    f4a8:	d37df000 	lsl	x0, x0, #3
    f4ac:	8b000020 	add	x0, x1, x0
    f4b0:	f9400000 	ldr	x0, [x0]
    f4b4:	f9400be1 	ldr	x1, [sp, #16]
    f4b8:	97ffffd2 	bl	f400 <__match_and_run_test>
    f4bc:	12001c00 	and	w0, w0, #0xff
    f4c0:	7100001f 	cmp	w0, #0x0
    f4c4:	54000060 	b.eq	f4d0 <__match_and_run_test+0xd0>  // b.none
    f4c8:	52800020 	mov	w0, #0x1                   	// #1
    f4cc:	3900ffe0 	strb	w0, [sp, #63]
    f4d0:	f94017e0 	ldr	x0, [sp, #40]
    f4d4:	91000400 	add	x0, x0, #0x1
    f4d8:	f90017e0 	str	x0, [sp, #40]
    f4dc:	f9400fe0 	ldr	x0, [sp, #24]
    f4e0:	97fffe37 	bl	edbc <grp_num_groups>
    f4e4:	aa0003e1 	mov	x1, x0
    f4e8:	f94017e0 	ldr	x0, [sp, #40]
    f4ec:	eb01001f 	cmp	x0, x1
    f4f0:	54fffd63 	b.cc	f49c <__match_and_run_test+0x9c>  // b.lo, b.ul, b.last
    f4f4:	3940ffe0 	ldrb	w0, [sp, #63]
    f4f8:	f84407fe 	ldr	x30, [sp], #64
    f4fc:	d65f03c0 	ret

000000000000f500 <match_and_run>:
    f500:	f81d0ffe 	str	x30, [sp, #-48]!
    f504:	f9000fe0 	str	x0, [sp, #24]
    f508:	f9000be1 	str	x1, [sp, #16]
    f50c:	3900bfff 	strb	wzr, [sp, #47]
    f510:	f9400be0 	ldr	x0, [sp, #16]
    f514:	f9400000 	ldr	x0, [x0]
    f518:	39400000 	ldrb	w0, [x0]
    f51c:	7101001f 	cmp	w0, #0x40
    f520:	540000c1 	b.ne	f538 <match_and_run+0x38>  // b.any
    f524:	f9400be1 	ldr	x1, [sp, #16]
    f528:	f9400fe0 	ldr	x0, [sp, #24]
    f52c:	97ffff8b 	bl	f358 <__match_and_run_group>
    f530:	3900bfe0 	strb	w0, [sp, #47]
    f534:	14000005 	b	f548 <match_and_run+0x48>
    f538:	f9400be1 	ldr	x1, [sp, #16]
    f53c:	f9400fe0 	ldr	x0, [sp, #24]
    f540:	97ffffb0 	bl	f400 <__match_and_run_test>
    f544:	3900bfe0 	strb	w0, [sp, #47]
    f548:	3940bfe0 	ldrb	w0, [sp, #47]
    f54c:	7100001f 	cmp	w0, #0x0
    f550:	54000141 	b.ne	f578 <match_and_run+0x78>  // b.any
    f554:	f9400be0 	ldr	x0, [sp, #16]
    f558:	f9400001 	ldr	x1, [x0]
    f55c:	f0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    f560:	91346000 	add	x0, x0, #0xd18
    f564:	97ffce28 	bl	2e04 <printf>
    f568:	f9400be1 	ldr	x1, [sp, #16]
    f56c:	f9400fe0 	ldr	x0, [sp, #24]
    f570:	94000263 	bl	fefc <print_closest>
    f574:	97ffd357 	bl	42d0 <abort>
    f578:	d503201f 	nop
    f57c:	f84307fe 	ldr	x30, [sp], #48
    f580:	d65f03c0 	ret

000000000000f584 <_print_all_tests>:
    f584:	a9bd7bf3 	stp	x19, x30, [sp, #-48]!
    f588:	f9000fe0 	str	x0, [sp, #24]
    f58c:	b9002fff 	str	wzr, [sp, #44]
    f590:	1400000e 	b	f5c8 <_print_all_tests+0x44>
    f594:	f9400fe0 	ldr	x0, [sp, #24]
    f598:	f9400401 	ldr	x1, [x0, #8]
    f59c:	b9802fe0 	ldrsw	x0, [sp, #44]
    f5a0:	d37df000 	lsl	x0, x0, #3
    f5a4:	8b000020 	add	x0, x1, x0
    f5a8:	f9400000 	ldr	x0, [x0]
    f5ac:	f9400001 	ldr	x1, [x0]
    f5b0:	f0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    f5b4:	9134e000 	add	x0, x0, #0xd38
    f5b8:	97ffce13 	bl	2e04 <printf>
    f5bc:	b9402fe0 	ldr	w0, [sp, #44]
    f5c0:	11000400 	add	w0, w0, #0x1
    f5c4:	b9002fe0 	str	w0, [sp, #44]
    f5c8:	b9802ff3 	ldrsw	x19, [sp, #44]
    f5cc:	f9400fe0 	ldr	x0, [sp, #24]
    f5d0:	97fffde4 	bl	ed60 <grp_num_tests>
    f5d4:	eb00027f 	cmp	x19, x0
    f5d8:	54fffde3 	b.cc	f594 <_print_all_tests+0x10>  // b.lo, b.ul, b.last
    f5dc:	b9002bff 	str	wzr, [sp, #40]
    f5e0:	1400000b 	b	f60c <_print_all_tests+0x88>
    f5e4:	f9400fe0 	ldr	x0, [sp, #24]
    f5e8:	f9400801 	ldr	x1, [x0, #16]
    f5ec:	b9802be0 	ldrsw	x0, [sp, #40]
    f5f0:	d37df000 	lsl	x0, x0, #3
    f5f4:	8b000020 	add	x0, x1, x0
    f5f8:	f9400000 	ldr	x0, [x0]
    f5fc:	97ffffe2 	bl	f584 <_print_all_tests>
    f600:	b9402be0 	ldr	w0, [sp, #40]
    f604:	11000400 	add	w0, w0, #0x1
    f608:	b9002be0 	str	w0, [sp, #40]
    f60c:	b9802bf3 	ldrsw	x19, [sp, #40]
    f610:	f9400fe0 	ldr	x0, [sp, #24]
    f614:	97fffdea 	bl	edbc <grp_num_groups>
    f618:	eb00027f 	cmp	x19, x0
    f61c:	54fffe43 	b.cc	f5e4 <_print_all_tests+0x60>  // b.lo, b.ul, b.last
    f620:	d503201f 	nop
    f624:	a8c37bf3 	ldp	x19, x30, [sp], #48
    f628:	d65f03c0 	ret

000000000000f62c <_print_matches_group>:
    f62c:	f81d0ffe 	str	x30, [sp, #-48]!
    f630:	f9000fe0 	str	x0, [sp, #24]
    f634:	f9000be1 	str	x1, [sp, #16]
    f638:	f9400fe0 	ldr	x0, [sp, #24]
    f63c:	f9400000 	ldr	x0, [x0]
    f640:	aa0003e1 	mov	x1, x0
    f644:	f9400be0 	ldr	x0, [sp, #16]
    f648:	97ffe783 	bl	9454 <re_matches>
    f64c:	7100001f 	cmp	w0, #0x0
    f650:	54000100 	b.eq	f670 <_print_matches_group+0x44>  // b.none
    f654:	f9400fe0 	ldr	x0, [sp, #24]
    f658:	f9400001 	ldr	x1, [x0]
    f65c:	f0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    f660:	91350000 	add	x0, x0, #0xd40
    f664:	97ffcde8 	bl	2e04 <printf>
    f668:	f9400fe0 	ldr	x0, [sp, #24]
    f66c:	97ffffc6 	bl	f584 <_print_all_tests>
    f670:	f90017ff 	str	xzr, [sp, #40]
    f674:	1400000c 	b	f6a4 <_print_matches_group+0x78>
    f678:	f9400fe0 	ldr	x0, [sp, #24]
    f67c:	f9400801 	ldr	x1, [x0, #16]
    f680:	f94017e0 	ldr	x0, [sp, #40]
    f684:	d37df000 	lsl	x0, x0, #3
    f688:	8b000020 	add	x0, x1, x0
    f68c:	f9400000 	ldr	x0, [x0]
    f690:	f9400be1 	ldr	x1, [sp, #16]
    f694:	97ffffe6 	bl	f62c <_print_matches_group>
    f698:	f94017e0 	ldr	x0, [sp, #40]
    f69c:	91000400 	add	x0, x0, #0x1
    f6a0:	f90017e0 	str	x0, [sp, #40]
    f6a4:	f9400fe0 	ldr	x0, [sp, #24]
    f6a8:	97fffdc5 	bl	edbc <grp_num_groups>
    f6ac:	aa0003e1 	mov	x1, x0
    f6b0:	f94017e0 	ldr	x0, [sp, #40]
    f6b4:	eb01001f 	cmp	x0, x1
    f6b8:	54fffe03 	b.cc	f678 <_print_matches_group+0x4c>  // b.lo, b.ul, b.last
    f6bc:	d503201f 	nop
    f6c0:	f84307fe 	ldr	x30, [sp], #48
    f6c4:	d65f03c0 	ret

000000000000f6c8 <_print_matches_test>:
    f6c8:	f81d0ffe 	str	x30, [sp, #-48]!
    f6cc:	f9000fe0 	str	x0, [sp, #24]
    f6d0:	f9000be1 	str	x1, [sp, #16]
    f6d4:	f90017ff 	str	xzr, [sp, #40]
    f6d8:	1400001a 	b	f740 <_print_matches_test+0x78>
    f6dc:	f9400fe0 	ldr	x0, [sp, #24]
    f6e0:	f9400401 	ldr	x1, [x0, #8]
    f6e4:	f94017e0 	ldr	x0, [sp, #40]
    f6e8:	d37df000 	lsl	x0, x0, #3
    f6ec:	8b000020 	add	x0, x1, x0
    f6f0:	f9400000 	ldr	x0, [x0]
    f6f4:	f9400000 	ldr	x0, [x0]
    f6f8:	aa0003e1 	mov	x1, x0
    f6fc:	f9400be0 	ldr	x0, [sp, #16]
    f700:	97ffe755 	bl	9454 <re_matches>
    f704:	7100001f 	cmp	w0, #0x0
    f708:	54000160 	b.eq	f734 <_print_matches_test+0x6c>  // b.none
    f70c:	f9400fe0 	ldr	x0, [sp, #24]
    f710:	f9400401 	ldr	x1, [x0, #8]
    f714:	f94017e0 	ldr	x0, [sp, #40]
    f718:	d37df000 	lsl	x0, x0, #3
    f71c:	8b000020 	add	x0, x1, x0
    f720:	f9400000 	ldr	x0, [x0]
    f724:	f9400001 	ldr	x1, [x0]
    f728:	f0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    f72c:	9134e000 	add	x0, x0, #0xd38
    f730:	97ffcdb5 	bl	2e04 <printf>
    f734:	f94017e0 	ldr	x0, [sp, #40]
    f738:	91000400 	add	x0, x0, #0x1
    f73c:	f90017e0 	str	x0, [sp, #40]
    f740:	f9400fe0 	ldr	x0, [sp, #24]
    f744:	97fffd87 	bl	ed60 <grp_num_tests>
    f748:	aa0003e1 	mov	x1, x0
    f74c:	f94017e0 	ldr	x0, [sp, #40]
    f750:	eb01001f 	cmp	x0, x1
    f754:	54fffc43 	b.cc	f6dc <_print_matches_test+0x14>  // b.lo, b.ul, b.last
    f758:	f90013ff 	str	xzr, [sp, #32]
    f75c:	1400000c 	b	f78c <_print_matches_test+0xc4>
    f760:	f9400fe0 	ldr	x0, [sp, #24]
    f764:	f9400801 	ldr	x1, [x0, #16]
    f768:	f94013e0 	ldr	x0, [sp, #32]
    f76c:	d37df000 	lsl	x0, x0, #3
    f770:	8b000020 	add	x0, x1, x0
    f774:	f9400000 	ldr	x0, [x0]
    f778:	f9400be1 	ldr	x1, [sp, #16]
    f77c:	97ffffd3 	bl	f6c8 <_print_matches_test>
    f780:	f94013e0 	ldr	x0, [sp, #32]
    f784:	91000400 	add	x0, x0, #0x1
    f788:	f90013e0 	str	x0, [sp, #32]
    f78c:	f9400fe0 	ldr	x0, [sp, #24]
    f790:	97fffd8b 	bl	edbc <grp_num_groups>
    f794:	aa0003e1 	mov	x1, x0
    f798:	f94013e0 	ldr	x0, [sp, #32]
    f79c:	eb01001f 	cmp	x0, x1
    f7a0:	54fffe03 	b.cc	f760 <_print_matches_test+0x98>  // b.lo, b.ul, b.last
    f7a4:	d503201f 	nop
    f7a8:	f84307fe 	ldr	x30, [sp], #48
    f7ac:	d65f03c0 	ret

000000000000f7b0 <show_matches_only>:
    f7b0:	f81e0ffe 	str	x30, [sp, #-32]!
    f7b4:	f9000fe0 	str	x0, [sp, #24]
    f7b8:	f9000be1 	str	x1, [sp, #16]
    f7bc:	f9400be0 	ldr	x0, [sp, #16]
    f7c0:	f9400000 	ldr	x0, [x0]
    f7c4:	39400000 	ldrb	w0, [x0]
    f7c8:	7101001f 	cmp	w0, #0x40
    f7cc:	540000a1 	b.ne	f7e0 <show_matches_only+0x30>  // b.any
    f7d0:	f9400be1 	ldr	x1, [sp, #16]
    f7d4:	f9400fe0 	ldr	x0, [sp, #24]
    f7d8:	97ffff95 	bl	f62c <_print_matches_group>
    f7dc:	14000004 	b	f7ec <show_matches_only+0x3c>
    f7e0:	f9400be1 	ldr	x1, [sp, #16]
    f7e4:	f9400fe0 	ldr	x0, [sp, #24]
    f7e8:	97ffffb8 	bl	f6c8 <_print_matches_test>
    f7ec:	d503201f 	nop
    f7f0:	f84207fe 	ldr	x30, [sp], #32
    f7f4:	d65f03c0 	ret

000000000000f7f8 <strdiff>:
    f7f8:	f81c0ffe 	str	x30, [sp, #-64]!
    f7fc:	f9000fe0 	str	x0, [sp, #24]
    f800:	f9000be1 	str	x1, [sp, #16]
    f804:	f9400fe0 	ldr	x0, [sp, #24]
    f808:	97ffd1e3 	bl	3f94 <strlen>
    f80c:	b90033e0 	str	w0, [sp, #48]
    f810:	f9400be0 	ldr	x0, [sp, #16]
    f814:	97ffd1e0 	bl	3f94 <strlen>
    f818:	b9002fe0 	str	w0, [sp, #44]
    f81c:	b9003fff 	str	wzr, [sp, #60]
    f820:	b9003bff 	str	wzr, [sp, #56]
    f824:	14000141 	b	fd28 <strdiff+0x530>
    f828:	b9803be0 	ldrsw	x0, [sp, #56]
    f82c:	f9400be1 	ldr	x1, [sp, #16]
    f830:	8b000020 	add	x0, x1, x0
    f834:	39400000 	ldrb	w0, [x0]
    f838:	7100001f 	cmp	w0, #0x0
    f83c:	54000121 	b.ne	f860 <strdiff+0x68>  // b.any
    f840:	b94033e1 	ldr	w1, [sp, #48]
    f844:	b9402fe0 	ldr	w0, [sp, #44]
    f848:	4b000021 	sub	w1, w1, w0
    f84c:	52800140 	mov	w0, #0xa                   	// #10
    f850:	1b007c21 	mul	w1, w1, w0
    f854:	b9403fe0 	ldr	w0, [sp, #60]
    f858:	0b000020 	add	w0, w1, w0
    f85c:	1400013c 	b	fd4c <strdiff+0x554>
    f860:	b9803be0 	ldrsw	x0, [sp, #56]
    f864:	f9400be1 	ldr	x1, [sp, #16]
    f868:	8b000020 	add	x0, x1, x0
    f86c:	39400000 	ldrb	w0, [x0]
    f870:	3900dbe0 	strb	w0, [sp, #54]
    f874:	3940dbe0 	ldrb	w0, [sp, #54]
    f878:	3900afe0 	strb	w0, [sp, #43]
    f87c:	3940afe0 	ldrb	w0, [sp, #43]
    f880:	3900dfe0 	strb	w0, [sp, #55]
    f884:	b9403be0 	ldr	w0, [sp, #56]
    f888:	51000400 	sub	w0, w0, #0x1
    f88c:	7100001f 	cmp	w0, #0x0
    f890:	5400018d 	b.le	f8c0 <strdiff+0xc8>
    f894:	b9403be0 	ldr	w0, [sp, #56]
    f898:	51000400 	sub	w0, w0, #0x1
    f89c:	b9402fe1 	ldr	w1, [sp, #44]
    f8a0:	6b00003f 	cmp	w1, w0
    f8a4:	540000ed 	b.le	f8c0 <strdiff+0xc8>
    f8a8:	b9803be0 	ldrsw	x0, [sp, #56]
    f8ac:	d1000400 	sub	x0, x0, #0x1
    f8b0:	f9400be1 	ldr	x1, [sp, #16]
    f8b4:	8b000020 	add	x0, x1, x0
    f8b8:	39400000 	ldrb	w0, [x0]
    f8bc:	3900dfe0 	strb	w0, [sp, #55]
    f8c0:	b9403be0 	ldr	w0, [sp, #56]
    f8c4:	11000400 	add	w0, w0, #0x1
    f8c8:	b9402fe1 	ldr	w1, [sp, #44]
    f8cc:	6b00003f 	cmp	w1, w0
    f8d0:	540000ed 	b.le	f8ec <strdiff+0xf4>
    f8d4:	b9803be0 	ldrsw	x0, [sp, #56]
    f8d8:	91000400 	add	x0, x0, #0x1
    f8dc:	f9400be1 	ldr	x1, [sp, #16]
    f8e0:	8b000020 	add	x0, x1, x0
    f8e4:	39400000 	ldrb	w0, [x0]
    f8e8:	3900dbe0 	strb	w0, [sp, #54]
    f8ec:	b9803be0 	ldrsw	x0, [sp, #56]
    f8f0:	f9400be1 	ldr	x1, [sp, #16]
    f8f4:	8b000020 	add	x0, x1, x0
    f8f8:	39400000 	ldrb	w0, [x0]
    f8fc:	3900afe0 	strb	w0, [sp, #43]
    f900:	b9803be0 	ldrsw	x0, [sp, #56]
    f904:	f9400fe1 	ldr	x1, [sp, #24]
    f908:	8b000020 	add	x0, x1, x0
    f90c:	39400000 	ldrb	w0, [x0]
    f910:	3900abe0 	strb	w0, [sp, #42]
    f914:	3940abe1 	ldrb	w1, [sp, #42]
    f918:	3940dbe0 	ldrb	w0, [sp, #54]
    f91c:	6b00003f 	cmp	w1, w0
    f920:	54000a00 	b.eq	fa60 <strdiff+0x268>  // b.none
    f924:	3940abe0 	ldrb	w0, [sp, #42]
    f928:	7101641f 	cmp	w0, #0x59
    f92c:	540000e8 	b.hi	f948 <strdiff+0x150>  // b.pmore
    f930:	3940abe0 	ldrb	w0, [sp, #42]
    f934:	7101041f 	cmp	w0, #0x41
    f938:	54000089 	b.ls	f948 <strdiff+0x150>  // b.plast
    f93c:	3940abe0 	ldrb	w0, [sp, #42]
    f940:	11008001 	add	w1, w0, #0x20
    f944:	14000002 	b	f94c <strdiff+0x154>
    f948:	3940abe1 	ldrb	w1, [sp, #42]
    f94c:	3940dbe0 	ldrb	w0, [sp, #54]
    f950:	7101641f 	cmp	w0, #0x59
    f954:	540000e8 	b.hi	f970 <strdiff+0x178>  // b.pmore
    f958:	3940dbe0 	ldrb	w0, [sp, #54]
    f95c:	7101041f 	cmp	w0, #0x41
    f960:	54000089 	b.ls	f970 <strdiff+0x178>  // b.plast
    f964:	3940dbe0 	ldrb	w0, [sp, #54]
    f968:	11008000 	add	w0, w0, #0x20
    f96c:	14000002 	b	f974 <strdiff+0x17c>
    f970:	3940dbe0 	ldrb	w0, [sp, #54]
    f974:	6b00003f 	cmp	w1, w0
    f978:	54000700 	b.eq	fa58 <strdiff+0x260>  // b.none
    f97c:	3940abe0 	ldrb	w0, [sp, #42]
    f980:	7100ac1f 	cmp	w0, #0x2b
    f984:	54000660 	b.eq	fa50 <strdiff+0x258>  // b.none
    f988:	3940dbe0 	ldrb	w0, [sp, #54]
    f98c:	7100ac1f 	cmp	w0, #0x2b
    f990:	54000600 	b.eq	fa50 <strdiff+0x258>  // b.none
    f994:	3940abe0 	ldrb	w0, [sp, #42]
    f998:	7101641f 	cmp	w0, #0x59
    f99c:	540000e8 	b.hi	f9b8 <strdiff+0x1c0>  // b.pmore
    f9a0:	3940abe0 	ldrb	w0, [sp, #42]
    f9a4:	7101041f 	cmp	w0, #0x41
    f9a8:	54000089 	b.ls	f9b8 <strdiff+0x1c0>  // b.plast
    f9ac:	3940abe0 	ldrb	w0, [sp, #42]
    f9b0:	11008001 	add	w1, w0, #0x20
    f9b4:	14000002 	b	f9bc <strdiff+0x1c4>
    f9b8:	3940abe1 	ldrb	w1, [sp, #42]
    f9bc:	3940dbe0 	ldrb	w0, [sp, #54]
    f9c0:	7101641f 	cmp	w0, #0x59
    f9c4:	540000e8 	b.hi	f9e0 <strdiff+0x1e8>  // b.pmore
    f9c8:	3940dbe0 	ldrb	w0, [sp, #54]
    f9cc:	7101041f 	cmp	w0, #0x41
    f9d0:	54000089 	b.ls	f9e0 <strdiff+0x1e8>  // b.plast
    f9d4:	3940dbe0 	ldrb	w0, [sp, #54]
    f9d8:	11008000 	add	w0, w0, #0x20
    f9dc:	14000002 	b	f9e4 <strdiff+0x1ec>
    f9e0:	3940dbe0 	ldrb	w0, [sp, #54]
    f9e4:	6b00003f 	cmp	w1, w0
    f9e8:	1a80a022 	csel	w2, w1, w0, ge  // ge = tcont
    f9ec:	3940dbe0 	ldrb	w0, [sp, #54]
    f9f0:	7101641f 	cmp	w0, #0x59
    f9f4:	540000e8 	b.hi	fa10 <strdiff+0x218>  // b.pmore
    f9f8:	3940dbe0 	ldrb	w0, [sp, #54]
    f9fc:	7101041f 	cmp	w0, #0x41
    fa00:	54000089 	b.ls	fa10 <strdiff+0x218>  // b.plast
    fa04:	3940dbe0 	ldrb	w0, [sp, #54]
    fa08:	11008001 	add	w1, w0, #0x20
    fa0c:	14000002 	b	fa14 <strdiff+0x21c>
    fa10:	3940dbe1 	ldrb	w1, [sp, #54]
    fa14:	3940abe0 	ldrb	w0, [sp, #42]
    fa18:	7101641f 	cmp	w0, #0x59
    fa1c:	540000e8 	b.hi	fa38 <strdiff+0x240>  // b.pmore
    fa20:	3940abe0 	ldrb	w0, [sp, #42]
    fa24:	7101041f 	cmp	w0, #0x41
    fa28:	54000089 	b.ls	fa38 <strdiff+0x240>  // b.plast
    fa2c:	3940abe0 	ldrb	w0, [sp, #42]
    fa30:	11008000 	add	w0, w0, #0x20
    fa34:	14000002 	b	fa3c <strdiff+0x244>
    fa38:	3940abe0 	ldrb	w0, [sp, #42]
    fa3c:	6b00003f 	cmp	w1, w0
    fa40:	1a80d020 	csel	w0, w1, w0, le
    fa44:	4b000040 	sub	w0, w2, w0
    fa48:	11000401 	add	w1, w0, #0x1
    fa4c:	14000006 	b	fa64 <strdiff+0x26c>
    fa50:	52800061 	mov	w1, #0x3                   	// #3
    fa54:	14000004 	b	fa64 <strdiff+0x26c>
    fa58:	52800041 	mov	w1, #0x2                   	// #2
    fa5c:	14000002 	b	fa64 <strdiff+0x26c>
    fa60:	52800021 	mov	w1, #0x1                   	// #1
    fa64:	3940abe2 	ldrb	w2, [sp, #42]
    fa68:	3940dfe0 	ldrb	w0, [sp, #55]
    fa6c:	6b00005f 	cmp	w2, w0
    fa70:	54000a00 	b.eq	fbb0 <strdiff+0x3b8>  // b.none
    fa74:	3940abe0 	ldrb	w0, [sp, #42]
    fa78:	7101641f 	cmp	w0, #0x59
    fa7c:	540000e8 	b.hi	fa98 <strdiff+0x2a0>  // b.pmore
    fa80:	3940abe0 	ldrb	w0, [sp, #42]
    fa84:	7101041f 	cmp	w0, #0x41
    fa88:	54000089 	b.ls	fa98 <strdiff+0x2a0>  // b.plast
    fa8c:	3940abe0 	ldrb	w0, [sp, #42]
    fa90:	11008002 	add	w2, w0, #0x20
    fa94:	14000002 	b	fa9c <strdiff+0x2a4>
    fa98:	3940abe2 	ldrb	w2, [sp, #42]
    fa9c:	3940dfe0 	ldrb	w0, [sp, #55]
    faa0:	7101641f 	cmp	w0, #0x59
    faa4:	540000e8 	b.hi	fac0 <strdiff+0x2c8>  // b.pmore
    faa8:	3940dfe0 	ldrb	w0, [sp, #55]
    faac:	7101041f 	cmp	w0, #0x41
    fab0:	54000089 	b.ls	fac0 <strdiff+0x2c8>  // b.plast
    fab4:	3940dfe0 	ldrb	w0, [sp, #55]
    fab8:	11008000 	add	w0, w0, #0x20
    fabc:	14000002 	b	fac4 <strdiff+0x2cc>
    fac0:	3940dfe0 	ldrb	w0, [sp, #55]
    fac4:	6b00005f 	cmp	w2, w0
    fac8:	54000700 	b.eq	fba8 <strdiff+0x3b0>  // b.none
    facc:	3940abe0 	ldrb	w0, [sp, #42]
    fad0:	7100ac1f 	cmp	w0, #0x2b
    fad4:	54000660 	b.eq	fba0 <strdiff+0x3a8>  // b.none
    fad8:	3940dfe0 	ldrb	w0, [sp, #55]
    fadc:	7100ac1f 	cmp	w0, #0x2b
    fae0:	54000600 	b.eq	fba0 <strdiff+0x3a8>  // b.none
    fae4:	3940abe0 	ldrb	w0, [sp, #42]
    fae8:	7101641f 	cmp	w0, #0x59
    faec:	540000e8 	b.hi	fb08 <strdiff+0x310>  // b.pmore
    faf0:	3940abe0 	ldrb	w0, [sp, #42]
    faf4:	7101041f 	cmp	w0, #0x41
    faf8:	54000089 	b.ls	fb08 <strdiff+0x310>  // b.plast
    fafc:	3940abe0 	ldrb	w0, [sp, #42]
    fb00:	11008002 	add	w2, w0, #0x20
    fb04:	14000002 	b	fb0c <strdiff+0x314>
    fb08:	3940abe2 	ldrb	w2, [sp, #42]
    fb0c:	3940dfe0 	ldrb	w0, [sp, #55]
    fb10:	7101641f 	cmp	w0, #0x59
    fb14:	540000e8 	b.hi	fb30 <strdiff+0x338>  // b.pmore
    fb18:	3940dfe0 	ldrb	w0, [sp, #55]
    fb1c:	7101041f 	cmp	w0, #0x41
    fb20:	54000089 	b.ls	fb30 <strdiff+0x338>  // b.plast
    fb24:	3940dfe0 	ldrb	w0, [sp, #55]
    fb28:	11008000 	add	w0, w0, #0x20
    fb2c:	14000002 	b	fb34 <strdiff+0x33c>
    fb30:	3940dfe0 	ldrb	w0, [sp, #55]
    fb34:	6b00005f 	cmp	w2, w0
    fb38:	1a80a043 	csel	w3, w2, w0, ge  // ge = tcont
    fb3c:	3940dfe0 	ldrb	w0, [sp, #55]
    fb40:	7101641f 	cmp	w0, #0x59
    fb44:	540000e8 	b.hi	fb60 <strdiff+0x368>  // b.pmore
    fb48:	3940dfe0 	ldrb	w0, [sp, #55]
    fb4c:	7101041f 	cmp	w0, #0x41
    fb50:	54000089 	b.ls	fb60 <strdiff+0x368>  // b.plast
    fb54:	3940dfe0 	ldrb	w0, [sp, #55]
    fb58:	11008002 	add	w2, w0, #0x20
    fb5c:	14000002 	b	fb64 <strdiff+0x36c>
    fb60:	3940dfe2 	ldrb	w2, [sp, #55]
    fb64:	3940abe0 	ldrb	w0, [sp, #42]
    fb68:	7101641f 	cmp	w0, #0x59
    fb6c:	540000e8 	b.hi	fb88 <strdiff+0x390>  // b.pmore
    fb70:	3940abe0 	ldrb	w0, [sp, #42]
    fb74:	7101041f 	cmp	w0, #0x41
    fb78:	54000089 	b.ls	fb88 <strdiff+0x390>  // b.plast
    fb7c:	3940abe0 	ldrb	w0, [sp, #42]
    fb80:	11008000 	add	w0, w0, #0x20
    fb84:	14000002 	b	fb8c <strdiff+0x394>
    fb88:	3940abe0 	ldrb	w0, [sp, #42]
    fb8c:	6b00005f 	cmp	w2, w0
    fb90:	1a80d040 	csel	w0, w2, w0, le
    fb94:	4b000060 	sub	w0, w3, w0
    fb98:	11000400 	add	w0, w0, #0x1
    fb9c:	14000006 	b	fbb4 <strdiff+0x3bc>
    fba0:	52800060 	mov	w0, #0x3                   	// #3
    fba4:	14000004 	b	fbb4 <strdiff+0x3bc>
    fba8:	52800040 	mov	w0, #0x2                   	// #2
    fbac:	14000002 	b	fbb4 <strdiff+0x3bc>
    fbb0:	52800020 	mov	w0, #0x1                   	// #1
    fbb4:	6b00003f 	cmp	w1, w0
    fbb8:	1a80d022 	csel	w2, w1, w0, le
    fbbc:	3940abe1 	ldrb	w1, [sp, #42]
    fbc0:	3940afe0 	ldrb	w0, [sp, #43]
    fbc4:	6b00003f 	cmp	w1, w0
    fbc8:	540009e0 	b.eq	fd04 <strdiff+0x50c>  // b.none
    fbcc:	3940abe0 	ldrb	w0, [sp, #42]
    fbd0:	7101641f 	cmp	w0, #0x59
    fbd4:	540000e8 	b.hi	fbf0 <strdiff+0x3f8>  // b.pmore
    fbd8:	3940abe0 	ldrb	w0, [sp, #42]
    fbdc:	7101041f 	cmp	w0, #0x41
    fbe0:	54000089 	b.ls	fbf0 <strdiff+0x3f8>  // b.plast
    fbe4:	3940abe0 	ldrb	w0, [sp, #42]
    fbe8:	11008001 	add	w1, w0, #0x20
    fbec:	14000002 	b	fbf4 <strdiff+0x3fc>
    fbf0:	3940abe1 	ldrb	w1, [sp, #42]
    fbf4:	3940afe0 	ldrb	w0, [sp, #43]
    fbf8:	7101641f 	cmp	w0, #0x59
    fbfc:	540000e8 	b.hi	fc18 <strdiff+0x420>  // b.pmore
    fc00:	3940afe0 	ldrb	w0, [sp, #43]
    fc04:	7101041f 	cmp	w0, #0x41
    fc08:	54000089 	b.ls	fc18 <strdiff+0x420>  // b.plast
    fc0c:	3940afe0 	ldrb	w0, [sp, #43]
    fc10:	11008000 	add	w0, w0, #0x20
    fc14:	14000002 	b	fc1c <strdiff+0x424>
    fc18:	3940afe0 	ldrb	w0, [sp, #43]
    fc1c:	6b00003f 	cmp	w1, w0
    fc20:	540006e0 	b.eq	fcfc <strdiff+0x504>  // b.none
    fc24:	3940abe0 	ldrb	w0, [sp, #42]
    fc28:	7100ac1f 	cmp	w0, #0x2b
    fc2c:	54000640 	b.eq	fcf4 <strdiff+0x4fc>  // b.none
    fc30:	3940afe0 	ldrb	w0, [sp, #43]
    fc34:	7100ac1f 	cmp	w0, #0x2b
    fc38:	540005e0 	b.eq	fcf4 <strdiff+0x4fc>  // b.none
    fc3c:	3940abe0 	ldrb	w0, [sp, #42]
    fc40:	7101641f 	cmp	w0, #0x59
    fc44:	540000e8 	b.hi	fc60 <strdiff+0x468>  // b.pmore
    fc48:	3940abe0 	ldrb	w0, [sp, #42]
    fc4c:	7101041f 	cmp	w0, #0x41
    fc50:	54000089 	b.ls	fc60 <strdiff+0x468>  // b.plast
    fc54:	3940abe0 	ldrb	w0, [sp, #42]
    fc58:	11008001 	add	w1, w0, #0x20
    fc5c:	14000002 	b	fc64 <strdiff+0x46c>
    fc60:	3940abe1 	ldrb	w1, [sp, #42]
    fc64:	3940afe0 	ldrb	w0, [sp, #43]
    fc68:	7101641f 	cmp	w0, #0x59
    fc6c:	540000e8 	b.hi	fc88 <strdiff+0x490>  // b.pmore
    fc70:	3940afe0 	ldrb	w0, [sp, #43]
    fc74:	7101041f 	cmp	w0, #0x41
    fc78:	54000089 	b.ls	fc88 <strdiff+0x490>  // b.plast
    fc7c:	3940afe0 	ldrb	w0, [sp, #43]
    fc80:	11008000 	add	w0, w0, #0x20
    fc84:	14000002 	b	fc8c <strdiff+0x494>
    fc88:	3940afe0 	ldrb	w0, [sp, #43]
    fc8c:	6b00003f 	cmp	w1, w0
    fc90:	1a80a023 	csel	w3, w1, w0, ge  // ge = tcont
    fc94:	3940afe0 	ldrb	w0, [sp, #43]
    fc98:	7101641f 	cmp	w0, #0x59
    fc9c:	540000e8 	b.hi	fcb8 <strdiff+0x4c0>  // b.pmore
    fca0:	3940afe0 	ldrb	w0, [sp, #43]
    fca4:	7101041f 	cmp	w0, #0x41
    fca8:	54000089 	b.ls	fcb8 <strdiff+0x4c0>  // b.plast
    fcac:	3940afe0 	ldrb	w0, [sp, #43]
    fcb0:	11008001 	add	w1, w0, #0x20
    fcb4:	14000002 	b	fcbc <strdiff+0x4c4>
    fcb8:	3940afe1 	ldrb	w1, [sp, #43]
    fcbc:	3940abe0 	ldrb	w0, [sp, #42]
    fcc0:	7101641f 	cmp	w0, #0x59
    fcc4:	540000e8 	b.hi	fce0 <strdiff+0x4e8>  // b.pmore
    fcc8:	3940abe0 	ldrb	w0, [sp, #42]
    fccc:	7101041f 	cmp	w0, #0x41
    fcd0:	54000089 	b.ls	fce0 <strdiff+0x4e8>  // b.plast
    fcd4:	3940abe0 	ldrb	w0, [sp, #42]
    fcd8:	11008000 	add	w0, w0, #0x20
    fcdc:	14000002 	b	fce4 <strdiff+0x4ec>
    fce0:	3940abe0 	ldrb	w0, [sp, #42]
    fce4:	6b00003f 	cmp	w1, w0
    fce8:	1a80d020 	csel	w0, w1, w0, le
    fcec:	4b000060 	sub	w0, w3, w0
    fcf0:	14000006 	b	fd08 <strdiff+0x510>
    fcf4:	52800040 	mov	w0, #0x2                   	// #2
    fcf8:	14000004 	b	fd08 <strdiff+0x510>
    fcfc:	52800020 	mov	w0, #0x1                   	// #1
    fd00:	14000002 	b	fd08 <strdiff+0x510>
    fd04:	52800000 	mov	w0, #0x0                   	// #0
    fd08:	6b02001f 	cmp	w0, w2
    fd0c:	1a82d000 	csel	w0, w0, w2, le
    fd10:	b9403fe1 	ldr	w1, [sp, #60]
    fd14:	0b000020 	add	w0, w1, w0
    fd18:	b9003fe0 	str	w0, [sp, #60]
    fd1c:	b9403be0 	ldr	w0, [sp, #56]
    fd20:	11000400 	add	w0, w0, #0x1
    fd24:	b9003be0 	str	w0, [sp, #56]
    fd28:	b9403be1 	ldr	w1, [sp, #56]
    fd2c:	b94033e0 	ldr	w0, [sp, #48]
    fd30:	6b00003f 	cmp	w1, w0
    fd34:	54ffd7ab 	b.lt	f828 <strdiff+0x30>  // b.tstop
    fd38:	b9403fe1 	ldr	w1, [sp, #60]
    fd3c:	b9402fe0 	ldr	w0, [sp, #44]
    fd40:	0b000021 	add	w1, w1, w0
    fd44:	b94033e0 	ldr	w0, [sp, #48]
    fd48:	4b000020 	sub	w0, w1, w0
    fd4c:	f84407fe 	ldr	x30, [sp], #64
    fd50:	d65f03c0 	ret

000000000000fd54 <__find_closest_str>:
    fd54:	a9ba7bf3 	stp	x19, x30, [sp, #-96]!
    fd58:	f9000fe0 	str	x0, [sp, #24]
    fd5c:	f9000be1 	str	x1, [sp, #16]
    fd60:	f9002fff 	str	xzr, [sp, #88]
    fd64:	b90057ff 	str	wzr, [sp, #84]
    fd68:	b90053ff 	str	wzr, [sp, #80]
    fd6c:	1400001e 	b	fde4 <__find_closest_str+0x90>
    fd70:	f9400fe0 	ldr	x0, [sp, #24]
    fd74:	f9400401 	ldr	x1, [x0, #8]
    fd78:	b98053e0 	ldrsw	x0, [sp, #80]
    fd7c:	d37df000 	lsl	x0, x0, #3
    fd80:	8b000020 	add	x0, x1, x0
    fd84:	f9400000 	ldr	x0, [x0]
    fd88:	f9400000 	ldr	x0, [x0]
    fd8c:	f9001be0 	str	x0, [sp, #48]
    fd90:	f9401be1 	ldr	x1, [sp, #48]
    fd94:	f9400be0 	ldr	x0, [sp, #16]
    fd98:	97fffe98 	bl	f7f8 <strdiff>
    fd9c:	b9002fe0 	str	w0, [sp, #44]
    fda0:	b9402fe0 	ldr	w0, [sp, #44]
    fda4:	7100001f 	cmp	w0, #0x0
    fda8:	5400018d 	b.le	fdd8 <__find_closest_str+0x84>
    fdac:	f9402fe0 	ldr	x0, [sp, #88]
    fdb0:	f100001f 	cmp	x0, #0x0
    fdb4:	540000a0 	b.eq	fdc8 <__find_closest_str+0x74>  // b.none
    fdb8:	b9402fe1 	ldr	w1, [sp, #44]
    fdbc:	b94057e0 	ldr	w0, [sp, #84]
    fdc0:	6b00003f 	cmp	w1, w0
    fdc4:	540000aa 	b.ge	fdd8 <__find_closest_str+0x84>  // b.tcont
    fdc8:	f9401be0 	ldr	x0, [sp, #48]
    fdcc:	f9002fe0 	str	x0, [sp, #88]
    fdd0:	b9402fe0 	ldr	w0, [sp, #44]
    fdd4:	b90057e0 	str	w0, [sp, #84]
    fdd8:	b94053e0 	ldr	w0, [sp, #80]
    fddc:	11000400 	add	w0, w0, #0x1
    fde0:	b90053e0 	str	w0, [sp, #80]
    fde4:	b98053f3 	ldrsw	x19, [sp, #80]
    fde8:	f9400fe0 	ldr	x0, [sp, #24]
    fdec:	97fffbdd 	bl	ed60 <grp_num_tests>
    fdf0:	eb00027f 	cmp	x19, x0
    fdf4:	54fffbe3 	b.cc	fd70 <__find_closest_str+0x1c>  // b.lo, b.ul, b.last
    fdf8:	f9400fe0 	ldr	x0, [sp, #24]
    fdfc:	f9400000 	ldr	x0, [x0]
    fe00:	f100001f 	cmp	x0, #0x0
    fe04:	540002c0 	b.eq	fe5c <__find_closest_str+0x108>  // b.none
    fe08:	f9400fe0 	ldr	x0, [sp, #24]
    fe0c:	f9400000 	ldr	x0, [x0]
    fe10:	aa0003e1 	mov	x1, x0
    fe14:	f9400be0 	ldr	x0, [sp, #16]
    fe18:	97fffe78 	bl	f7f8 <strdiff>
    fe1c:	b9004be0 	str	w0, [sp, #72]
    fe20:	b9404be0 	ldr	w0, [sp, #72]
    fe24:	7100001f 	cmp	w0, #0x0
    fe28:	540001ad 	b.le	fe5c <__find_closest_str+0x108>
    fe2c:	f9402fe0 	ldr	x0, [sp, #88]
    fe30:	f100001f 	cmp	x0, #0x0
    fe34:	540000a0 	b.eq	fe48 <__find_closest_str+0xf4>  // b.none
    fe38:	b9404be1 	ldr	w1, [sp, #72]
    fe3c:	b94057e0 	ldr	w0, [sp, #84]
    fe40:	6b00003f 	cmp	w1, w0
    fe44:	540000ca 	b.ge	fe5c <__find_closest_str+0x108>  // b.tcont
    fe48:	f9400fe0 	ldr	x0, [sp, #24]
    fe4c:	f9400000 	ldr	x0, [x0]
    fe50:	f9002fe0 	str	x0, [sp, #88]
    fe54:	b9404be0 	ldr	w0, [sp, #72]
    fe58:	b90057e0 	str	w0, [sp, #84]
    fe5c:	b9004fff 	str	wzr, [sp, #76]
    fe60:	1400001f 	b	fedc <__find_closest_str+0x188>
    fe64:	f9400fe0 	ldr	x0, [sp, #24]
    fe68:	f9400801 	ldr	x1, [x0, #16]
    fe6c:	b9804fe0 	ldrsw	x0, [sp, #76]
    fe70:	d37df000 	lsl	x0, x0, #3
    fe74:	8b000020 	add	x0, x1, x0
    fe78:	f9400000 	ldr	x0, [x0]
    fe7c:	f9400be1 	ldr	x1, [sp, #16]
    fe80:	97ffffb5 	bl	fd54 <__find_closest_str>
    fe84:	f90023e0 	str	x0, [sp, #64]
    fe88:	f94023e1 	ldr	x1, [sp, #64]
    fe8c:	f9400be0 	ldr	x0, [sp, #16]
    fe90:	97fffe5a 	bl	f7f8 <strdiff>
    fe94:	b9003fe0 	str	w0, [sp, #60]
    fe98:	b9403fe0 	ldr	w0, [sp, #60]
    fe9c:	7100001f 	cmp	w0, #0x0
    fea0:	5400018d 	b.le	fed0 <__find_closest_str+0x17c>
    fea4:	f9402fe0 	ldr	x0, [sp, #88]
    fea8:	f100001f 	cmp	x0, #0x0
    feac:	540000a0 	b.eq	fec0 <__find_closest_str+0x16c>  // b.none
    feb0:	b9403fe1 	ldr	w1, [sp, #60]
    feb4:	b94057e0 	ldr	w0, [sp, #84]
    feb8:	6b00003f 	cmp	w1, w0
    febc:	540000aa 	b.ge	fed0 <__find_closest_str+0x17c>  // b.tcont
    fec0:	f94023e0 	ldr	x0, [sp, #64]
    fec4:	f9002fe0 	str	x0, [sp, #88]
    fec8:	b9403fe0 	ldr	w0, [sp, #60]
    fecc:	b90057e0 	str	w0, [sp, #84]
    fed0:	b9404fe0 	ldr	w0, [sp, #76]
    fed4:	11000400 	add	w0, w0, #0x1
    fed8:	b9004fe0 	str	w0, [sp, #76]
    fedc:	b9804ff3 	ldrsw	x19, [sp, #76]
    fee0:	f9400fe0 	ldr	x0, [sp, #24]
    fee4:	97fffbb6 	bl	edbc <grp_num_groups>
    fee8:	eb00027f 	cmp	x19, x0
    feec:	54fffbc3 	b.cc	fe64 <__find_closest_str+0x110>  // b.lo, b.ul, b.last
    fef0:	f9402fe0 	ldr	x0, [sp, #88]
    fef4:	a8c67bf3 	ldp	x19, x30, [sp], #96
    fef8:	d65f03c0 	ret

000000000000fefc <print_closest>:
    fefc:	f81d0ffe 	str	x30, [sp, #-48]!
    ff00:	f9000fe0 	str	x0, [sp, #24]
    ff04:	f9000be1 	str	x1, [sp, #16]
    ff08:	f9400be0 	ldr	x0, [sp, #16]
    ff0c:	f9400000 	ldr	x0, [x0]
    ff10:	aa0003e1 	mov	x1, x0
    ff14:	f9400fe0 	ldr	x0, [sp, #24]
    ff18:	97ffff8f 	bl	fd54 <__find_closest_str>
    ff1c:	f90017e0 	str	x0, [sp, #40]
    ff20:	f94017e0 	ldr	x0, [sp, #40]
    ff24:	f100001f 	cmp	x0, #0x0
    ff28:	540000a0 	b.eq	ff3c <print_closest+0x40>  // b.none
    ff2c:	f0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    ff30:	91352000 	add	x0, x0, #0xd48
    ff34:	f94017e1 	ldr	x1, [sp, #40]
    ff38:	97ffcbb3 	bl	2e04 <printf>
    ff3c:	d503201f 	nop
    ff40:	f84307fe 	ldr	x30, [sp], #48
    ff44:	d65f03c0 	ret

000000000000ff48 <P0>:
    ff48:	a9ba53f3 	stp	x19, x20, [sp, #-96]!
    ff4c:	a9015bf5 	stp	x21, x22, [sp, #16]
    ff50:	a90263f7 	stp	x23, x24, [sp, #32]
    ff54:	a9036bf9 	stp	x25, x26, [sp, #48]
    ff58:	a9047bfb 	stp	x27, x30, [sp, #64]
    ff5c:	f9002fe0 	str	x0, [sp, #88]
    ff60:	f0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    ff64:	91358000 	add	x0, x0, #0xd60
    ff68:	aa0003e1 	mov	x1, x0
    ff6c:	f9402fe0 	ldr	x0, [sp, #88]
    ff70:	97fff207 	bl	c78c <var_va>
    ff74:	aa0003f3 	mov	x19, x0
    ff78:	f0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    ff7c:	9135a000 	add	x0, x0, #0xd68
    ff80:	aa0003e1 	mov	x1, x0
    ff84:	f9402fe0 	ldr	x0, [sp, #88]
    ff88:	97fff201 	bl	c78c <var_va>
    ff8c:	aa0003f4 	mov	x20, x0
    ff90:	f0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    ff94:	91358000 	add	x0, x0, #0xd60
    ff98:	aa0003e1 	mov	x1, x0
    ff9c:	f9402fe0 	ldr	x0, [sp, #88]
    ffa0:	97fff217 	bl	c7fc <var_pte>
    ffa4:	aa0003f5 	mov	x21, x0
    ffa8:	f0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    ffac:	9135a000 	add	x0, x0, #0xd68
    ffb0:	aa0003e1 	mov	x1, x0
    ffb4:	f9402fe0 	ldr	x0, [sp, #88]
    ffb8:	97fff211 	bl	c7fc <var_pte>
    ffbc:	aa0003f6 	mov	x22, x0
    ffc0:	f0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    ffc4:	91358000 	add	x0, x0, #0xd60
    ffc8:	aa0003e1 	mov	x1, x0
    ffcc:	f9402fe0 	ldr	x0, [sp, #88]
    ffd0:	97fff252 	bl	c918 <var_desc>
    ffd4:	aa0003f7 	mov	x23, x0
    ffd8:	f0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    ffdc:	9135a000 	add	x0, x0, #0xd68
    ffe0:	aa0003e1 	mov	x1, x0
    ffe4:	f9402fe0 	ldr	x0, [sp, #88]
    ffe8:	97fff24c 	bl	c918 <var_desc>
    ffec:	aa0003f8 	mov	x24, x0
    fff0:	f0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
    fff4:	91358000 	add	x0, x0, #0xd60
    fff8:	aa0003e1 	mov	x1, x0
    fffc:	f9402fe0 	ldr	x0, [sp, #88]
   10000:	97fff254 	bl	c950 <var_page>
   10004:	aa0003f9 	mov	x25, x0
   10008:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   1000c:	9135a000 	add	x0, x0, #0xd68
   10010:	aa0003e1 	mov	x1, x0
   10014:	f9402fe0 	ldr	x0, [sp, #88]
   10018:	97fff24e 	bl	c950 <var_page>
   1001c:	aa0003fa 	mov	x26, x0
   10020:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10024:	9135c000 	add	x0, x0, #0xd70
   10028:	aa0003e1 	mov	x1, x0
   1002c:	f9402fe0 	ldr	x0, [sp, #88]
   10030:	97fff258 	bl	c990 <out_reg>
   10034:	aa0003fb 	mov	x27, x0
   10038:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   1003c:	9135e000 	add	x0, x0, #0xd78
   10040:	aa0003e1 	mov	x1, x0
   10044:	f9402fe0 	ldr	x0, [sp, #88]
   10048:	97fff252 	bl	c990 <out_reg>
   1004c:	aa0003e4 	mov	x4, x0
   10050:	aa1303e1 	mov	x1, x19
   10054:	aa1403e3 	mov	x3, x20
   10058:	d2800020 	mov	x0, #0x1                   	// #1
   1005c:	f9000020 	str	x0, [x1]
   10060:	d5033fbf 	dmb	sy
   10064:	f9400062 	ldr	x2, [x3]
   10068:	f9000362 	str	x2, [x27]
   1006c:	d503201f 	nop
   10070:	a9415bf5 	ldp	x21, x22, [sp, #16]
   10074:	a94263f7 	ldp	x23, x24, [sp, #32]
   10078:	a9436bf9 	ldp	x25, x26, [sp, #48]
   1007c:	a9447bfb 	ldp	x27, x30, [sp, #64]
   10080:	a8c653f3 	ldp	x19, x20, [sp], #96
   10084:	d65f03c0 	ret

0000000000010088 <P1>:
   10088:	a9ba53f3 	stp	x19, x20, [sp, #-96]!
   1008c:	a9015bf5 	stp	x21, x22, [sp, #16]
   10090:	a90263f7 	stp	x23, x24, [sp, #32]
   10094:	a9036bf9 	stp	x25, x26, [sp, #48]
   10098:	a9047bfb 	stp	x27, x30, [sp, #64]
   1009c:	f9002fe0 	str	x0, [sp, #88]
   100a0:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   100a4:	91358000 	add	x0, x0, #0xd60
   100a8:	aa0003e1 	mov	x1, x0
   100ac:	f9402fe0 	ldr	x0, [sp, #88]
   100b0:	97fff1b7 	bl	c78c <var_va>
   100b4:	aa0003f3 	mov	x19, x0
   100b8:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   100bc:	9135a000 	add	x0, x0, #0xd68
   100c0:	aa0003e1 	mov	x1, x0
   100c4:	f9402fe0 	ldr	x0, [sp, #88]
   100c8:	97fff1b1 	bl	c78c <var_va>
   100cc:	aa0003f4 	mov	x20, x0
   100d0:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   100d4:	91358000 	add	x0, x0, #0xd60
   100d8:	aa0003e1 	mov	x1, x0
   100dc:	f9402fe0 	ldr	x0, [sp, #88]
   100e0:	97fff1c7 	bl	c7fc <var_pte>
   100e4:	aa0003f5 	mov	x21, x0
   100e8:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   100ec:	9135a000 	add	x0, x0, #0xd68
   100f0:	aa0003e1 	mov	x1, x0
   100f4:	f9402fe0 	ldr	x0, [sp, #88]
   100f8:	97fff1c1 	bl	c7fc <var_pte>
   100fc:	aa0003f6 	mov	x22, x0
   10100:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10104:	91358000 	add	x0, x0, #0xd60
   10108:	aa0003e1 	mov	x1, x0
   1010c:	f9402fe0 	ldr	x0, [sp, #88]
   10110:	97fff202 	bl	c918 <var_desc>
   10114:	aa0003f7 	mov	x23, x0
   10118:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   1011c:	9135a000 	add	x0, x0, #0xd68
   10120:	aa0003e1 	mov	x1, x0
   10124:	f9402fe0 	ldr	x0, [sp, #88]
   10128:	97fff1fc 	bl	c918 <var_desc>
   1012c:	aa0003f8 	mov	x24, x0
   10130:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10134:	91358000 	add	x0, x0, #0xd60
   10138:	aa0003e1 	mov	x1, x0
   1013c:	f9402fe0 	ldr	x0, [sp, #88]
   10140:	97fff204 	bl	c950 <var_page>
   10144:	aa0003f9 	mov	x25, x0
   10148:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   1014c:	9135a000 	add	x0, x0, #0xd68
   10150:	aa0003e1 	mov	x1, x0
   10154:	f9402fe0 	ldr	x0, [sp, #88]
   10158:	97fff1fe 	bl	c950 <var_page>
   1015c:	aa0003fa 	mov	x26, x0
   10160:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10164:	9135c000 	add	x0, x0, #0xd70
   10168:	aa0003e1 	mov	x1, x0
   1016c:	f9402fe0 	ldr	x0, [sp, #88]
   10170:	97fff208 	bl	c990 <out_reg>
   10174:	aa0003fb 	mov	x27, x0
   10178:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   1017c:	9135e000 	add	x0, x0, #0xd78
   10180:	aa0003e1 	mov	x1, x0
   10184:	f9402fe0 	ldr	x0, [sp, #88]
   10188:	97fff202 	bl	c990 <out_reg>
   1018c:	aa0003e4 	mov	x4, x0
   10190:	aa1403e1 	mov	x1, x20
   10194:	aa1303e3 	mov	x3, x19
   10198:	d2800020 	mov	x0, #0x1                   	// #1
   1019c:	f9000020 	str	x0, [x1]
   101a0:	d5033fbf 	dmb	sy
   101a4:	f9400062 	ldr	x2, [x3]
   101a8:	f9000082 	str	x2, [x4]
   101ac:	d503201f 	nop
   101b0:	a9415bf5 	ldp	x21, x22, [sp, #16]
   101b4:	a94263f7 	ldp	x23, x24, [sp, #32]
   101b8:	a9436bf9 	ldp	x25, x26, [sp, #48]
   101bc:	a9447bfb 	ldp	x27, x30, [sp, #64]
   101c0:	a8c653f3 	ldp	x19, x20, [sp], #96
   101c4:	d65f03c0 	ret

00000000000101c8 <P0>:
   101c8:	a9b953f3 	stp	x19, x20, [sp, #-112]!
   101cc:	a9015bf5 	stp	x21, x22, [sp, #16]
   101d0:	a90263f7 	stp	x23, x24, [sp, #32]
   101d4:	a9036bf9 	stp	x25, x26, [sp, #48]
   101d8:	a90473fb 	stp	x27, x28, [sp, #64]
   101dc:	f9002bfe 	str	x30, [sp, #80]
   101e0:	f90037e0 	str	x0, [sp, #104]
   101e4:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   101e8:	91362000 	add	x0, x0, #0xd88
   101ec:	aa0003e1 	mov	x1, x0
   101f0:	f94037e0 	ldr	x0, [sp, #104]
   101f4:	97fff166 	bl	c78c <var_va>
   101f8:	aa0003f3 	mov	x19, x0
   101fc:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10200:	91364000 	add	x0, x0, #0xd90
   10204:	aa0003e1 	mov	x1, x0
   10208:	f94037e0 	ldr	x0, [sp, #104]
   1020c:	97fff160 	bl	c78c <var_va>
   10210:	aa0003f4 	mov	x20, x0
   10214:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10218:	91362000 	add	x0, x0, #0xd88
   1021c:	aa0003e1 	mov	x1, x0
   10220:	f94037e0 	ldr	x0, [sp, #104]
   10224:	97fff176 	bl	c7fc <var_pte>
   10228:	aa0003f5 	mov	x21, x0
   1022c:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10230:	91364000 	add	x0, x0, #0xd90
   10234:	aa0003e1 	mov	x1, x0
   10238:	f94037e0 	ldr	x0, [sp, #104]
   1023c:	97fff170 	bl	c7fc <var_pte>
   10240:	aa0003f6 	mov	x22, x0
   10244:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10248:	91362000 	add	x0, x0, #0xd88
   1024c:	aa0003e1 	mov	x1, x0
   10250:	f94037e0 	ldr	x0, [sp, #104]
   10254:	97fff1b1 	bl	c918 <var_desc>
   10258:	aa0003f7 	mov	x23, x0
   1025c:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10260:	91364000 	add	x0, x0, #0xd90
   10264:	aa0003e1 	mov	x1, x0
   10268:	f94037e0 	ldr	x0, [sp, #104]
   1026c:	97fff1ab 	bl	c918 <var_desc>
   10270:	aa0003f8 	mov	x24, x0
   10274:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10278:	91362000 	add	x0, x0, #0xd88
   1027c:	aa0003e1 	mov	x1, x0
   10280:	f94037e0 	ldr	x0, [sp, #104]
   10284:	97fff1b3 	bl	c950 <var_page>
   10288:	aa0003f9 	mov	x25, x0
   1028c:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10290:	91364000 	add	x0, x0, #0xd90
   10294:	aa0003e1 	mov	x1, x0
   10298:	f94037e0 	ldr	x0, [sp, #104]
   1029c:	97fff1ad 	bl	c950 <var_page>
   102a0:	aa0003fa 	mov	x26, x0
   102a4:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   102a8:	91366000 	add	x0, x0, #0xd98
   102ac:	aa0003e1 	mov	x1, x0
   102b0:	f94037e0 	ldr	x0, [sp, #104]
   102b4:	97fff1b7 	bl	c990 <out_reg>
   102b8:	aa0003fb 	mov	x27, x0
   102bc:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   102c0:	91368000 	add	x0, x0, #0xda0
   102c4:	aa0003e1 	mov	x1, x0
   102c8:	f94037e0 	ldr	x0, [sp, #104]
   102cc:	97fff1b1 	bl	c990 <out_reg>
   102d0:	aa0003fc 	mov	x28, x0
   102d4:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   102d8:	9136a000 	add	x0, x0, #0xda8
   102dc:	aa0003e1 	mov	x1, x0
   102e0:	f94037e0 	ldr	x0, [sp, #104]
   102e4:	97fff1ab 	bl	c990 <out_reg>
   102e8:	aa0003e2 	mov	x2, x0
   102ec:	d2800020 	mov	x0, #0x1                   	// #1
   102f0:	aa1303e1 	mov	x1, x19
   102f4:	f9000020 	str	x0, [x1]
   102f8:	d503201f 	nop
   102fc:	a9415bf5 	ldp	x21, x22, [sp, #16]
   10300:	a94263f7 	ldp	x23, x24, [sp, #32]
   10304:	a9436bf9 	ldp	x25, x26, [sp, #48]
   10308:	a94473fb 	ldp	x27, x28, [sp, #64]
   1030c:	f9402bfe 	ldr	x30, [sp, #80]
   10310:	a8c753f3 	ldp	x19, x20, [sp], #112
   10314:	d65f03c0 	ret

0000000000010318 <P1>:
   10318:	a9b953f3 	stp	x19, x20, [sp, #-112]!
   1031c:	a9015bf5 	stp	x21, x22, [sp, #16]
   10320:	a90263f7 	stp	x23, x24, [sp, #32]
   10324:	a9036bf9 	stp	x25, x26, [sp, #48]
   10328:	a90473fb 	stp	x27, x28, [sp, #64]
   1032c:	f9002bfe 	str	x30, [sp, #80]
   10330:	f90037e0 	str	x0, [sp, #104]
   10334:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10338:	91362000 	add	x0, x0, #0xd88
   1033c:	aa0003e1 	mov	x1, x0
   10340:	f94037e0 	ldr	x0, [sp, #104]
   10344:	97fff112 	bl	c78c <var_va>
   10348:	aa0003f3 	mov	x19, x0
   1034c:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10350:	91364000 	add	x0, x0, #0xd90
   10354:	aa0003e1 	mov	x1, x0
   10358:	f94037e0 	ldr	x0, [sp, #104]
   1035c:	97fff10c 	bl	c78c <var_va>
   10360:	aa0003f4 	mov	x20, x0
   10364:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10368:	91362000 	add	x0, x0, #0xd88
   1036c:	aa0003e1 	mov	x1, x0
   10370:	f94037e0 	ldr	x0, [sp, #104]
   10374:	97fff122 	bl	c7fc <var_pte>
   10378:	aa0003f5 	mov	x21, x0
   1037c:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10380:	91364000 	add	x0, x0, #0xd90
   10384:	aa0003e1 	mov	x1, x0
   10388:	f94037e0 	ldr	x0, [sp, #104]
   1038c:	97fff11c 	bl	c7fc <var_pte>
   10390:	aa0003f6 	mov	x22, x0
   10394:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10398:	91362000 	add	x0, x0, #0xd88
   1039c:	aa0003e1 	mov	x1, x0
   103a0:	f94037e0 	ldr	x0, [sp, #104]
   103a4:	97fff15d 	bl	c918 <var_desc>
   103a8:	aa0003f7 	mov	x23, x0
   103ac:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   103b0:	91364000 	add	x0, x0, #0xd90
   103b4:	aa0003e1 	mov	x1, x0
   103b8:	f94037e0 	ldr	x0, [sp, #104]
   103bc:	97fff157 	bl	c918 <var_desc>
   103c0:	aa0003f8 	mov	x24, x0
   103c4:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   103c8:	91362000 	add	x0, x0, #0xd88
   103cc:	aa0003e1 	mov	x1, x0
   103d0:	f94037e0 	ldr	x0, [sp, #104]
   103d4:	97fff15f 	bl	c950 <var_page>
   103d8:	aa0003f9 	mov	x25, x0
   103dc:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   103e0:	91364000 	add	x0, x0, #0xd90
   103e4:	aa0003e1 	mov	x1, x0
   103e8:	f94037e0 	ldr	x0, [sp, #104]
   103ec:	97fff159 	bl	c950 <var_page>
   103f0:	aa0003fa 	mov	x26, x0
   103f4:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   103f8:	91366000 	add	x0, x0, #0xd98
   103fc:	aa0003e1 	mov	x1, x0
   10400:	f94037e0 	ldr	x0, [sp, #104]
   10404:	97fff163 	bl	c990 <out_reg>
   10408:	aa0003fb 	mov	x27, x0
   1040c:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10410:	91368000 	add	x0, x0, #0xda0
   10414:	aa0003e1 	mov	x1, x0
   10418:	f94037e0 	ldr	x0, [sp, #104]
   1041c:	97fff15d 	bl	c990 <out_reg>
   10420:	aa0003fc 	mov	x28, x0
   10424:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10428:	9136a000 	add	x0, x0, #0xda8
   1042c:	aa0003e1 	mov	x1, x0
   10430:	f94037e0 	ldr	x0, [sp, #104]
   10434:	97fff157 	bl	c990 <out_reg>
   10438:	aa0003e4 	mov	x4, x0
   1043c:	aa1303e1 	mov	x1, x19
   10440:	d2800022 	mov	x2, #0x1                   	// #1
   10444:	aa1403e3 	mov	x3, x20
   10448:	f9400020 	ldr	x0, [x1]
   1044c:	f9000062 	str	x2, [x3]
   10450:	f9000360 	str	x0, [x27]
   10454:	d503201f 	nop
   10458:	a9415bf5 	ldp	x21, x22, [sp, #16]
   1045c:	a94263f7 	ldp	x23, x24, [sp, #32]
   10460:	a9436bf9 	ldp	x25, x26, [sp, #48]
   10464:	a94473fb 	ldp	x27, x28, [sp, #64]
   10468:	f9402bfe 	ldr	x30, [sp, #80]
   1046c:	a8c753f3 	ldp	x19, x20, [sp], #112
   10470:	d65f03c0 	ret

0000000000010474 <P2>:
   10474:	a9b953f3 	stp	x19, x20, [sp, #-112]!
   10478:	a9015bf5 	stp	x21, x22, [sp, #16]
   1047c:	a90263f7 	stp	x23, x24, [sp, #32]
   10480:	a9036bf9 	stp	x25, x26, [sp, #48]
   10484:	a90473fb 	stp	x27, x28, [sp, #64]
   10488:	f9002bfe 	str	x30, [sp, #80]
   1048c:	f90037e0 	str	x0, [sp, #104]
   10490:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10494:	91362000 	add	x0, x0, #0xd88
   10498:	aa0003e1 	mov	x1, x0
   1049c:	f94037e0 	ldr	x0, [sp, #104]
   104a0:	97fff0bb 	bl	c78c <var_va>
   104a4:	aa0003f3 	mov	x19, x0
   104a8:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   104ac:	91364000 	add	x0, x0, #0xd90
   104b0:	aa0003e1 	mov	x1, x0
   104b4:	f94037e0 	ldr	x0, [sp, #104]
   104b8:	97fff0b5 	bl	c78c <var_va>
   104bc:	aa0003f4 	mov	x20, x0
   104c0:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   104c4:	91362000 	add	x0, x0, #0xd88
   104c8:	aa0003e1 	mov	x1, x0
   104cc:	f94037e0 	ldr	x0, [sp, #104]
   104d0:	97fff0cb 	bl	c7fc <var_pte>
   104d4:	aa0003f5 	mov	x21, x0
   104d8:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   104dc:	91364000 	add	x0, x0, #0xd90
   104e0:	aa0003e1 	mov	x1, x0
   104e4:	f94037e0 	ldr	x0, [sp, #104]
   104e8:	97fff0c5 	bl	c7fc <var_pte>
   104ec:	aa0003f6 	mov	x22, x0
   104f0:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   104f4:	91362000 	add	x0, x0, #0xd88
   104f8:	aa0003e1 	mov	x1, x0
   104fc:	f94037e0 	ldr	x0, [sp, #104]
   10500:	97fff106 	bl	c918 <var_desc>
   10504:	aa0003f7 	mov	x23, x0
   10508:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   1050c:	91364000 	add	x0, x0, #0xd90
   10510:	aa0003e1 	mov	x1, x0
   10514:	f94037e0 	ldr	x0, [sp, #104]
   10518:	97fff100 	bl	c918 <var_desc>
   1051c:	aa0003f8 	mov	x24, x0
   10520:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10524:	91362000 	add	x0, x0, #0xd88
   10528:	aa0003e1 	mov	x1, x0
   1052c:	f94037e0 	ldr	x0, [sp, #104]
   10530:	97fff108 	bl	c950 <var_page>
   10534:	aa0003f9 	mov	x25, x0
   10538:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   1053c:	91364000 	add	x0, x0, #0xd90
   10540:	aa0003e1 	mov	x1, x0
   10544:	f94037e0 	ldr	x0, [sp, #104]
   10548:	97fff102 	bl	c950 <var_page>
   1054c:	aa0003fa 	mov	x26, x0
   10550:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10554:	91366000 	add	x0, x0, #0xd98
   10558:	aa0003e1 	mov	x1, x0
   1055c:	f94037e0 	ldr	x0, [sp, #104]
   10560:	97fff10c 	bl	c990 <out_reg>
   10564:	aa0003fb 	mov	x27, x0
   10568:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   1056c:	91368000 	add	x0, x0, #0xda0
   10570:	aa0003e1 	mov	x1, x0
   10574:	f94037e0 	ldr	x0, [sp, #104]
   10578:	97fff106 	bl	c990 <out_reg>
   1057c:	aa0003fc 	mov	x28, x0
   10580:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10584:	9136a000 	add	x0, x0, #0xda8
   10588:	aa0003e1 	mov	x1, x0
   1058c:	f94037e0 	ldr	x0, [sp, #104]
   10590:	97fff100 	bl	c990 <out_reg>
   10594:	aa0003e4 	mov	x4, x0
   10598:	aa1403e1 	mov	x1, x20
   1059c:	aa1303e3 	mov	x3, x19
   105a0:	f9400020 	ldr	x0, [x1]
   105a4:	f9400062 	ldr	x2, [x3]
   105a8:	f9000380 	str	x0, [x28]
   105ac:	f9000082 	str	x2, [x4]
   105b0:	d503201f 	nop
   105b4:	a9415bf5 	ldp	x21, x22, [sp, #16]
   105b8:	a94263f7 	ldp	x23, x24, [sp, #32]
   105bc:	a9436bf9 	ldp	x25, x26, [sp, #48]
   105c0:	a94473fb 	ldp	x27, x28, [sp, #64]
   105c4:	f9402bfe 	ldr	x30, [sp, #80]
   105c8:	a8c753f3 	ldp	x19, x20, [sp], #112
   105cc:	d65f03c0 	ret

00000000000105d0 <P0>:
   105d0:	a9b953f3 	stp	x19, x20, [sp, #-112]!
   105d4:	a9015bf5 	stp	x21, x22, [sp, #16]
   105d8:	a90263f7 	stp	x23, x24, [sp, #32]
   105dc:	a9036bf9 	stp	x25, x26, [sp, #48]
   105e0:	a90473fb 	stp	x27, x28, [sp, #64]
   105e4:	f9002bfe 	str	x30, [sp, #80]
   105e8:	f90037e0 	str	x0, [sp, #104]
   105ec:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   105f0:	9136e000 	add	x0, x0, #0xdb8
   105f4:	aa0003e1 	mov	x1, x0
   105f8:	f94037e0 	ldr	x0, [sp, #104]
   105fc:	97fff064 	bl	c78c <var_va>
   10600:	aa0003f3 	mov	x19, x0
   10604:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10608:	91370000 	add	x0, x0, #0xdc0
   1060c:	aa0003e1 	mov	x1, x0
   10610:	f94037e0 	ldr	x0, [sp, #104]
   10614:	97fff05e 	bl	c78c <var_va>
   10618:	aa0003f4 	mov	x20, x0
   1061c:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10620:	9136e000 	add	x0, x0, #0xdb8
   10624:	aa0003e1 	mov	x1, x0
   10628:	f94037e0 	ldr	x0, [sp, #104]
   1062c:	97fff074 	bl	c7fc <var_pte>
   10630:	aa0003f5 	mov	x21, x0
   10634:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10638:	91370000 	add	x0, x0, #0xdc0
   1063c:	aa0003e1 	mov	x1, x0
   10640:	f94037e0 	ldr	x0, [sp, #104]
   10644:	97fff06e 	bl	c7fc <var_pte>
   10648:	aa0003f6 	mov	x22, x0
   1064c:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10650:	9136e000 	add	x0, x0, #0xdb8
   10654:	aa0003e1 	mov	x1, x0
   10658:	f94037e0 	ldr	x0, [sp, #104]
   1065c:	97fff0af 	bl	c918 <var_desc>
   10660:	aa0003f7 	mov	x23, x0
   10664:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10668:	91370000 	add	x0, x0, #0xdc0
   1066c:	aa0003e1 	mov	x1, x0
   10670:	f94037e0 	ldr	x0, [sp, #104]
   10674:	97fff0a9 	bl	c918 <var_desc>
   10678:	aa0003f8 	mov	x24, x0
   1067c:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10680:	9136e000 	add	x0, x0, #0xdb8
   10684:	aa0003e1 	mov	x1, x0
   10688:	f94037e0 	ldr	x0, [sp, #104]
   1068c:	97fff0b1 	bl	c950 <var_page>
   10690:	aa0003f9 	mov	x25, x0
   10694:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10698:	91370000 	add	x0, x0, #0xdc0
   1069c:	aa0003e1 	mov	x1, x0
   106a0:	f94037e0 	ldr	x0, [sp, #104]
   106a4:	97fff0ab 	bl	c950 <var_page>
   106a8:	aa0003fa 	mov	x26, x0
   106ac:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   106b0:	91372000 	add	x0, x0, #0xdc8
   106b4:	aa0003e1 	mov	x1, x0
   106b8:	f94037e0 	ldr	x0, [sp, #104]
   106bc:	97fff0b5 	bl	c990 <out_reg>
   106c0:	aa0003fb 	mov	x27, x0
   106c4:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   106c8:	91374000 	add	x0, x0, #0xdd0
   106cc:	aa0003e1 	mov	x1, x0
   106d0:	f94037e0 	ldr	x0, [sp, #104]
   106d4:	97fff0af 	bl	c990 <out_reg>
   106d8:	aa0003fc 	mov	x28, x0
   106dc:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   106e0:	91376000 	add	x0, x0, #0xdd8
   106e4:	aa0003e1 	mov	x1, x0
   106e8:	f94037e0 	ldr	x0, [sp, #104]
   106ec:	97fff0a9 	bl	c990 <out_reg>
   106f0:	aa0003e2 	mov	x2, x0
   106f4:	d2800020 	mov	x0, #0x1                   	// #1
   106f8:	aa1303e1 	mov	x1, x19
   106fc:	f9000020 	str	x0, [x1]
   10700:	d503201f 	nop
   10704:	a9415bf5 	ldp	x21, x22, [sp, #16]
   10708:	a94263f7 	ldp	x23, x24, [sp, #32]
   1070c:	a9436bf9 	ldp	x25, x26, [sp, #48]
   10710:	a94473fb 	ldp	x27, x28, [sp, #64]
   10714:	f9402bfe 	ldr	x30, [sp, #80]
   10718:	a8c753f3 	ldp	x19, x20, [sp], #112
   1071c:	d65f03c0 	ret

0000000000010720 <P1>:
   10720:	a9b953f3 	stp	x19, x20, [sp, #-112]!
   10724:	a9015bf5 	stp	x21, x22, [sp, #16]
   10728:	a90263f7 	stp	x23, x24, [sp, #32]
   1072c:	a9036bf9 	stp	x25, x26, [sp, #48]
   10730:	a90473fb 	stp	x27, x28, [sp, #64]
   10734:	f9002bfe 	str	x30, [sp, #80]
   10738:	f90037e0 	str	x0, [sp, #104]
   1073c:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10740:	9136e000 	add	x0, x0, #0xdb8
   10744:	aa0003e1 	mov	x1, x0
   10748:	f94037e0 	ldr	x0, [sp, #104]
   1074c:	97fff010 	bl	c78c <var_va>
   10750:	aa0003f3 	mov	x19, x0
   10754:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10758:	91370000 	add	x0, x0, #0xdc0
   1075c:	aa0003e1 	mov	x1, x0
   10760:	f94037e0 	ldr	x0, [sp, #104]
   10764:	97fff00a 	bl	c78c <var_va>
   10768:	aa0003f4 	mov	x20, x0
   1076c:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10770:	9136e000 	add	x0, x0, #0xdb8
   10774:	aa0003e1 	mov	x1, x0
   10778:	f94037e0 	ldr	x0, [sp, #104]
   1077c:	97fff020 	bl	c7fc <var_pte>
   10780:	aa0003f5 	mov	x21, x0
   10784:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10788:	91370000 	add	x0, x0, #0xdc0
   1078c:	aa0003e1 	mov	x1, x0
   10790:	f94037e0 	ldr	x0, [sp, #104]
   10794:	97fff01a 	bl	c7fc <var_pte>
   10798:	aa0003f6 	mov	x22, x0
   1079c:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   107a0:	9136e000 	add	x0, x0, #0xdb8
   107a4:	aa0003e1 	mov	x1, x0
   107a8:	f94037e0 	ldr	x0, [sp, #104]
   107ac:	97fff05b 	bl	c918 <var_desc>
   107b0:	aa0003f7 	mov	x23, x0
   107b4:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   107b8:	91370000 	add	x0, x0, #0xdc0
   107bc:	aa0003e1 	mov	x1, x0
   107c0:	f94037e0 	ldr	x0, [sp, #104]
   107c4:	97fff055 	bl	c918 <var_desc>
   107c8:	aa0003f8 	mov	x24, x0
   107cc:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   107d0:	9136e000 	add	x0, x0, #0xdb8
   107d4:	aa0003e1 	mov	x1, x0
   107d8:	f94037e0 	ldr	x0, [sp, #104]
   107dc:	97fff05d 	bl	c950 <var_page>
   107e0:	aa0003f9 	mov	x25, x0
   107e4:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   107e8:	91370000 	add	x0, x0, #0xdc0
   107ec:	aa0003e1 	mov	x1, x0
   107f0:	f94037e0 	ldr	x0, [sp, #104]
   107f4:	97fff057 	bl	c950 <var_page>
   107f8:	aa0003fa 	mov	x26, x0
   107fc:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10800:	91372000 	add	x0, x0, #0xdc8
   10804:	aa0003e1 	mov	x1, x0
   10808:	f94037e0 	ldr	x0, [sp, #104]
   1080c:	97fff061 	bl	c990 <out_reg>
   10810:	aa0003fb 	mov	x27, x0
   10814:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10818:	91374000 	add	x0, x0, #0xdd0
   1081c:	aa0003e1 	mov	x1, x0
   10820:	f94037e0 	ldr	x0, [sp, #104]
   10824:	97fff05b 	bl	c990 <out_reg>
   10828:	aa0003fc 	mov	x28, x0
   1082c:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10830:	91376000 	add	x0, x0, #0xdd8
   10834:	aa0003e1 	mov	x1, x0
   10838:	f94037e0 	ldr	x0, [sp, #104]
   1083c:	97fff055 	bl	c990 <out_reg>
   10840:	aa0003e5 	mov	x5, x0
   10844:	aa1303e1 	mov	x1, x19
   10848:	d2800022 	mov	x2, #0x1                   	// #1
   1084c:	aa1403e3 	mov	x3, x20
   10850:	f9400020 	ldr	x0, [x1]
   10854:	ca000004 	eor	x4, x0, x0
   10858:	8b030084 	add	x4, x4, x3
   1085c:	f9000082 	str	x2, [x4]
   10860:	f9000360 	str	x0, [x27]
   10864:	d503201f 	nop
   10868:	a9415bf5 	ldp	x21, x22, [sp, #16]
   1086c:	a94263f7 	ldp	x23, x24, [sp, #32]
   10870:	a9436bf9 	ldp	x25, x26, [sp, #48]
   10874:	a94473fb 	ldp	x27, x28, [sp, #64]
   10878:	f9402bfe 	ldr	x30, [sp, #80]
   1087c:	a8c753f3 	ldp	x19, x20, [sp], #112
   10880:	d65f03c0 	ret

0000000000010884 <P2>:
   10884:	a9b953f3 	stp	x19, x20, [sp, #-112]!
   10888:	a9015bf5 	stp	x21, x22, [sp, #16]
   1088c:	a90263f7 	stp	x23, x24, [sp, #32]
   10890:	a9036bf9 	stp	x25, x26, [sp, #48]
   10894:	a90473fb 	stp	x27, x28, [sp, #64]
   10898:	f9002bfe 	str	x30, [sp, #80]
   1089c:	f90037e0 	str	x0, [sp, #104]
   108a0:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   108a4:	9136e000 	add	x0, x0, #0xdb8
   108a8:	aa0003e1 	mov	x1, x0
   108ac:	f94037e0 	ldr	x0, [sp, #104]
   108b0:	97ffefb7 	bl	c78c <var_va>
   108b4:	aa0003f3 	mov	x19, x0
   108b8:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   108bc:	91370000 	add	x0, x0, #0xdc0
   108c0:	aa0003e1 	mov	x1, x0
   108c4:	f94037e0 	ldr	x0, [sp, #104]
   108c8:	97ffefb1 	bl	c78c <var_va>
   108cc:	aa0003f4 	mov	x20, x0
   108d0:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   108d4:	9136e000 	add	x0, x0, #0xdb8
   108d8:	aa0003e1 	mov	x1, x0
   108dc:	f94037e0 	ldr	x0, [sp, #104]
   108e0:	97ffefc7 	bl	c7fc <var_pte>
   108e4:	aa0003f5 	mov	x21, x0
   108e8:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   108ec:	91370000 	add	x0, x0, #0xdc0
   108f0:	aa0003e1 	mov	x1, x0
   108f4:	f94037e0 	ldr	x0, [sp, #104]
   108f8:	97ffefc1 	bl	c7fc <var_pte>
   108fc:	aa0003f6 	mov	x22, x0
   10900:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10904:	9136e000 	add	x0, x0, #0xdb8
   10908:	aa0003e1 	mov	x1, x0
   1090c:	f94037e0 	ldr	x0, [sp, #104]
   10910:	97fff002 	bl	c918 <var_desc>
   10914:	aa0003f7 	mov	x23, x0
   10918:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   1091c:	91370000 	add	x0, x0, #0xdc0
   10920:	aa0003e1 	mov	x1, x0
   10924:	f94037e0 	ldr	x0, [sp, #104]
   10928:	97ffeffc 	bl	c918 <var_desc>
   1092c:	aa0003f8 	mov	x24, x0
   10930:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10934:	9136e000 	add	x0, x0, #0xdb8
   10938:	aa0003e1 	mov	x1, x0
   1093c:	f94037e0 	ldr	x0, [sp, #104]
   10940:	97fff004 	bl	c950 <var_page>
   10944:	aa0003f9 	mov	x25, x0
   10948:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   1094c:	91370000 	add	x0, x0, #0xdc0
   10950:	aa0003e1 	mov	x1, x0
   10954:	f94037e0 	ldr	x0, [sp, #104]
   10958:	97ffeffe 	bl	c950 <var_page>
   1095c:	aa0003fa 	mov	x26, x0
   10960:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10964:	91372000 	add	x0, x0, #0xdc8
   10968:	aa0003e1 	mov	x1, x0
   1096c:	f94037e0 	ldr	x0, [sp, #104]
   10970:	97fff008 	bl	c990 <out_reg>
   10974:	aa0003fb 	mov	x27, x0
   10978:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   1097c:	91374000 	add	x0, x0, #0xdd0
   10980:	aa0003e1 	mov	x1, x0
   10984:	f94037e0 	ldr	x0, [sp, #104]
   10988:	97fff002 	bl	c990 <out_reg>
   1098c:	aa0003fc 	mov	x28, x0
   10990:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10994:	91376000 	add	x0, x0, #0xdd8
   10998:	aa0003e1 	mov	x1, x0
   1099c:	f94037e0 	ldr	x0, [sp, #104]
   109a0:	97ffeffc 	bl	c990 <out_reg>
   109a4:	aa0003e5 	mov	x5, x0
   109a8:	aa1403e1 	mov	x1, x20
   109ac:	aa1303e3 	mov	x3, x19
   109b0:	f9400020 	ldr	x0, [x1]
   109b4:	ca000004 	eor	x4, x0, x0
   109b8:	8b030084 	add	x4, x4, x3
   109bc:	f9400082 	ldr	x2, [x4]
   109c0:	f9000380 	str	x0, [x28]
   109c4:	f90000a2 	str	x2, [x5]
   109c8:	d503201f 	nop
   109cc:	a9415bf5 	ldp	x21, x22, [sp, #16]
   109d0:	a94263f7 	ldp	x23, x24, [sp, #32]
   109d4:	a9436bf9 	ldp	x25, x26, [sp, #48]
   109d8:	a94473fb 	ldp	x27, x28, [sp, #64]
   109dc:	f9402bfe 	ldr	x30, [sp, #80]
   109e0:	a8c753f3 	ldp	x19, x20, [sp], #112
   109e4:	d65f03c0 	ret

00000000000109e8 <P0>:
   109e8:	a9ba53f3 	stp	x19, x20, [sp, #-96]!
   109ec:	a9015bf5 	stp	x21, x22, [sp, #16]
   109f0:	a90263f7 	stp	x23, x24, [sp, #32]
   109f4:	a9036bf9 	stp	x25, x26, [sp, #48]
   109f8:	a9047bfb 	stp	x27, x30, [sp, #64]
   109fc:	f9002fe0 	str	x0, [sp, #88]
   10a00:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10a04:	9137c000 	add	x0, x0, #0xdf0
   10a08:	aa0003e1 	mov	x1, x0
   10a0c:	f9402fe0 	ldr	x0, [sp, #88]
   10a10:	97ffef5f 	bl	c78c <var_va>
   10a14:	aa0003f3 	mov	x19, x0
   10a18:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10a1c:	9137e000 	add	x0, x0, #0xdf8
   10a20:	aa0003e1 	mov	x1, x0
   10a24:	f9402fe0 	ldr	x0, [sp, #88]
   10a28:	97ffef59 	bl	c78c <var_va>
   10a2c:	aa0003f4 	mov	x20, x0
   10a30:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10a34:	9137c000 	add	x0, x0, #0xdf0
   10a38:	aa0003e1 	mov	x1, x0
   10a3c:	f9402fe0 	ldr	x0, [sp, #88]
   10a40:	97ffef6f 	bl	c7fc <var_pte>
   10a44:	aa0003f5 	mov	x21, x0
   10a48:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10a4c:	9137e000 	add	x0, x0, #0xdf8
   10a50:	aa0003e1 	mov	x1, x0
   10a54:	f9402fe0 	ldr	x0, [sp, #88]
   10a58:	97ffef69 	bl	c7fc <var_pte>
   10a5c:	aa0003f6 	mov	x22, x0
   10a60:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10a64:	9137c000 	add	x0, x0, #0xdf0
   10a68:	aa0003e1 	mov	x1, x0
   10a6c:	f9402fe0 	ldr	x0, [sp, #88]
   10a70:	97ffefaa 	bl	c918 <var_desc>
   10a74:	aa0003f7 	mov	x23, x0
   10a78:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10a7c:	9137e000 	add	x0, x0, #0xdf8
   10a80:	aa0003e1 	mov	x1, x0
   10a84:	f9402fe0 	ldr	x0, [sp, #88]
   10a88:	97ffefa4 	bl	c918 <var_desc>
   10a8c:	aa0003f8 	mov	x24, x0
   10a90:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10a94:	9137c000 	add	x0, x0, #0xdf0
   10a98:	aa0003e1 	mov	x1, x0
   10a9c:	f9402fe0 	ldr	x0, [sp, #88]
   10aa0:	97ffefac 	bl	c950 <var_page>
   10aa4:	aa0003f9 	mov	x25, x0
   10aa8:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10aac:	9137e000 	add	x0, x0, #0xdf8
   10ab0:	aa0003e1 	mov	x1, x0
   10ab4:	f9402fe0 	ldr	x0, [sp, #88]
   10ab8:	97ffefa6 	bl	c950 <var_page>
   10abc:	aa0003fa 	mov	x26, x0
   10ac0:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10ac4:	91380000 	add	x0, x0, #0xe00
   10ac8:	aa0003e1 	mov	x1, x0
   10acc:	f9402fe0 	ldr	x0, [sp, #88]
   10ad0:	97ffefb0 	bl	c990 <out_reg>
   10ad4:	aa0003fb 	mov	x27, x0
   10ad8:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10adc:	91382000 	add	x0, x0, #0xe08
   10ae0:	aa0003e1 	mov	x1, x0
   10ae4:	f9402fe0 	ldr	x0, [sp, #88]
   10ae8:	97ffefaa 	bl	c990 <out_reg>
   10aec:	aa0003e1 	mov	x1, x0
   10af0:	d2800020 	mov	x0, #0x1                   	// #1
   10af4:	f9000260 	str	x0, [x19]
   10af8:	d5033fbf 	dmb	sy
   10afc:	d2800022 	mov	x2, #0x1                   	// #1
   10b00:	f9000282 	str	x2, [x20]
   10b04:	d503201f 	nop
   10b08:	a9415bf5 	ldp	x21, x22, [sp, #16]
   10b0c:	a94263f7 	ldp	x23, x24, [sp, #32]
   10b10:	a9436bf9 	ldp	x25, x26, [sp, #48]
   10b14:	a9447bfb 	ldp	x27, x30, [sp, #64]
   10b18:	a8c653f3 	ldp	x19, x20, [sp], #96
   10b1c:	d65f03c0 	ret

0000000000010b20 <P1>:
   10b20:	a9b953f3 	stp	x19, x20, [sp, #-112]!
   10b24:	a9015bf5 	stp	x21, x22, [sp, #16]
   10b28:	a90263f7 	stp	x23, x24, [sp, #32]
   10b2c:	a9036bf9 	stp	x25, x26, [sp, #48]
   10b30:	a90473fb 	stp	x27, x28, [sp, #64]
   10b34:	f9002bfe 	str	x30, [sp, #80]
   10b38:	f90037e0 	str	x0, [sp, #104]
   10b3c:	f94037e0 	ldr	x0, [sp, #104]
   10b40:	f9400c00 	ldr	x0, [x0, #24]
   10b44:	f9400014 	ldr	x20, [x0]
   10b48:	f94037e0 	ldr	x0, [sp, #104]
   10b4c:	f9400c00 	ldr	x0, [x0, #24]
   10b50:	91002000 	add	x0, x0, #0x8
   10b54:	f9400013 	ldr	x19, [x0]
   10b58:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10b5c:	9137c000 	add	x0, x0, #0xdf0
   10b60:	aa0003e1 	mov	x1, x0
   10b64:	f94037e0 	ldr	x0, [sp, #104]
   10b68:	97ffef09 	bl	c78c <var_va>
   10b6c:	aa0003f5 	mov	x21, x0
   10b70:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10b74:	9137e000 	add	x0, x0, #0xdf8
   10b78:	aa0003e1 	mov	x1, x0
   10b7c:	f94037e0 	ldr	x0, [sp, #104]
   10b80:	97ffef03 	bl	c78c <var_va>
   10b84:	aa0003f6 	mov	x22, x0
   10b88:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10b8c:	9137c000 	add	x0, x0, #0xdf0
   10b90:	aa0003e1 	mov	x1, x0
   10b94:	f94037e0 	ldr	x0, [sp, #104]
   10b98:	97ffef19 	bl	c7fc <var_pte>
   10b9c:	aa0003f7 	mov	x23, x0
   10ba0:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10ba4:	9137e000 	add	x0, x0, #0xdf8
   10ba8:	aa0003e1 	mov	x1, x0
   10bac:	f94037e0 	ldr	x0, [sp, #104]
   10bb0:	97ffef13 	bl	c7fc <var_pte>
   10bb4:	aa0003f8 	mov	x24, x0
   10bb8:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10bbc:	9137c000 	add	x0, x0, #0xdf0
   10bc0:	aa0003e1 	mov	x1, x0
   10bc4:	f94037e0 	ldr	x0, [sp, #104]
   10bc8:	97ffef54 	bl	c918 <var_desc>
   10bcc:	aa0003f9 	mov	x25, x0
   10bd0:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10bd4:	9137e000 	add	x0, x0, #0xdf8
   10bd8:	aa0003e1 	mov	x1, x0
   10bdc:	f94037e0 	ldr	x0, [sp, #104]
   10be0:	97ffef4e 	bl	c918 <var_desc>
   10be4:	aa0003fa 	mov	x26, x0
   10be8:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10bec:	9137c000 	add	x0, x0, #0xdf0
   10bf0:	aa0003e1 	mov	x1, x0
   10bf4:	f94037e0 	ldr	x0, [sp, #104]
   10bf8:	97ffef56 	bl	c950 <var_page>
   10bfc:	aa0003fb 	mov	x27, x0
   10c00:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10c04:	9137e000 	add	x0, x0, #0xdf8
   10c08:	aa0003e1 	mov	x1, x0
   10c0c:	f94037e0 	ldr	x0, [sp, #104]
   10c10:	97ffef50 	bl	c950 <var_page>
   10c14:	aa0003fc 	mov	x28, x0
   10c18:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10c1c:	91380000 	add	x0, x0, #0xe00
   10c20:	aa0003e1 	mov	x1, x0
   10c24:	f94037e0 	ldr	x0, [sp, #104]
   10c28:	97ffef5a 	bl	c990 <out_reg>
   10c2c:	f90033e0 	str	x0, [sp, #96]
   10c30:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10c34:	91382000 	add	x0, x0, #0xe08
   10c38:	aa0003e1 	mov	x1, x0
   10c3c:	f94037e0 	ldr	x0, [sp, #104]
   10c40:	97ffef54 	bl	c990 <out_reg>
   10c44:	aa0003e2 	mov	x2, x0
   10c48:	f94033e3 	ldr	x3, [sp, #96]
   10c4c:	f94002c1 	ldr	x1, [x22]
   10c50:	d5033fbf 	dmb	sy
   10c54:	f94002a0 	ldr	x0, [x21]
   10c58:	f9000281 	str	x1, [x20]
   10c5c:	f9000260 	str	x0, [x19]
   10c60:	d503201f 	nop
   10c64:	a9415bf5 	ldp	x21, x22, [sp, #16]
   10c68:	a94263f7 	ldp	x23, x24, [sp, #32]
   10c6c:	a9436bf9 	ldp	x25, x26, [sp, #48]
   10c70:	a94473fb 	ldp	x27, x28, [sp, #64]
   10c74:	f9402bfe 	ldr	x30, [sp, #80]
   10c78:	a8c753f3 	ldp	x19, x20, [sp], #112
   10c7c:	d65f03c0 	ret

0000000000010c80 <P0>:
   10c80:	a9ba53f3 	stp	x19, x20, [sp, #-96]!
   10c84:	a9015bf5 	stp	x21, x22, [sp, #16]
   10c88:	a90263f7 	stp	x23, x24, [sp, #32]
   10c8c:	a9036bf9 	stp	x25, x26, [sp, #48]
   10c90:	a9047bfb 	stp	x27, x30, [sp, #64]
   10c94:	f9002fe0 	str	x0, [sp, #88]
   10c98:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10c9c:	91386000 	add	x0, x0, #0xe18
   10ca0:	aa0003e1 	mov	x1, x0
   10ca4:	f9402fe0 	ldr	x0, [sp, #88]
   10ca8:	97ffeeb9 	bl	c78c <var_va>
   10cac:	aa0003f3 	mov	x19, x0
   10cb0:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10cb4:	91388000 	add	x0, x0, #0xe20
   10cb8:	aa0003e1 	mov	x1, x0
   10cbc:	f9402fe0 	ldr	x0, [sp, #88]
   10cc0:	97ffeeb3 	bl	c78c <var_va>
   10cc4:	aa0003f4 	mov	x20, x0
   10cc8:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10ccc:	91386000 	add	x0, x0, #0xe18
   10cd0:	aa0003e1 	mov	x1, x0
   10cd4:	f9402fe0 	ldr	x0, [sp, #88]
   10cd8:	97ffeec9 	bl	c7fc <var_pte>
   10cdc:	aa0003f5 	mov	x21, x0
   10ce0:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10ce4:	91388000 	add	x0, x0, #0xe20
   10ce8:	aa0003e1 	mov	x1, x0
   10cec:	f9402fe0 	ldr	x0, [sp, #88]
   10cf0:	97ffeec3 	bl	c7fc <var_pte>
   10cf4:	aa0003f6 	mov	x22, x0
   10cf8:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10cfc:	91386000 	add	x0, x0, #0xe18
   10d00:	aa0003e1 	mov	x1, x0
   10d04:	f9402fe0 	ldr	x0, [sp, #88]
   10d08:	97ffef04 	bl	c918 <var_desc>
   10d0c:	aa0003f7 	mov	x23, x0
   10d10:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10d14:	91388000 	add	x0, x0, #0xe20
   10d18:	aa0003e1 	mov	x1, x0
   10d1c:	f9402fe0 	ldr	x0, [sp, #88]
   10d20:	97ffeefe 	bl	c918 <var_desc>
   10d24:	aa0003f8 	mov	x24, x0
   10d28:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10d2c:	91386000 	add	x0, x0, #0xe18
   10d30:	aa0003e1 	mov	x1, x0
   10d34:	f9402fe0 	ldr	x0, [sp, #88]
   10d38:	97ffef06 	bl	c950 <var_page>
   10d3c:	aa0003f9 	mov	x25, x0
   10d40:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10d44:	91388000 	add	x0, x0, #0xe20
   10d48:	aa0003e1 	mov	x1, x0
   10d4c:	f9402fe0 	ldr	x0, [sp, #88]
   10d50:	97ffef00 	bl	c950 <var_page>
   10d54:	aa0003fa 	mov	x26, x0
   10d58:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10d5c:	9138a000 	add	x0, x0, #0xe28
   10d60:	aa0003e1 	mov	x1, x0
   10d64:	f9402fe0 	ldr	x0, [sp, #88]
   10d68:	97ffef0a 	bl	c990 <out_reg>
   10d6c:	aa0003fb 	mov	x27, x0
   10d70:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10d74:	9138c000 	add	x0, x0, #0xe30
   10d78:	aa0003e1 	mov	x1, x0
   10d7c:	f9402fe0 	ldr	x0, [sp, #88]
   10d80:	97ffef04 	bl	c990 <out_reg>
   10d84:	aa0003e1 	mov	x1, x0
   10d88:	d2800020 	mov	x0, #0x1                   	// #1
   10d8c:	f9000260 	str	x0, [x19]
   10d90:	d2800022 	mov	x2, #0x1                   	// #1
   10d94:	f9000282 	str	x2, [x20]
   10d98:	d503201f 	nop
   10d9c:	a9415bf5 	ldp	x21, x22, [sp, #16]
   10da0:	a94263f7 	ldp	x23, x24, [sp, #32]
   10da4:	a9436bf9 	ldp	x25, x26, [sp, #48]
   10da8:	a9447bfb 	ldp	x27, x30, [sp, #64]
   10dac:	a8c653f3 	ldp	x19, x20, [sp], #96
   10db0:	d65f03c0 	ret

0000000000010db4 <P1>:
   10db4:	a9b953f3 	stp	x19, x20, [sp, #-112]!
   10db8:	a9015bf5 	stp	x21, x22, [sp, #16]
   10dbc:	a90263f7 	stp	x23, x24, [sp, #32]
   10dc0:	a9036bf9 	stp	x25, x26, [sp, #48]
   10dc4:	a90473fb 	stp	x27, x28, [sp, #64]
   10dc8:	f9002bfe 	str	x30, [sp, #80]
   10dcc:	f90037e0 	str	x0, [sp, #104]
   10dd0:	f94037e0 	ldr	x0, [sp, #104]
   10dd4:	f9400c00 	ldr	x0, [x0, #24]
   10dd8:	f9400014 	ldr	x20, [x0]
   10ddc:	f94037e0 	ldr	x0, [sp, #104]
   10de0:	f9400c00 	ldr	x0, [x0, #24]
   10de4:	91002000 	add	x0, x0, #0x8
   10de8:	f9400013 	ldr	x19, [x0]
   10dec:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10df0:	91386000 	add	x0, x0, #0xe18
   10df4:	aa0003e1 	mov	x1, x0
   10df8:	f94037e0 	ldr	x0, [sp, #104]
   10dfc:	97ffee64 	bl	c78c <var_va>
   10e00:	aa0003f5 	mov	x21, x0
   10e04:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10e08:	91388000 	add	x0, x0, #0xe20
   10e0c:	aa0003e1 	mov	x1, x0
   10e10:	f94037e0 	ldr	x0, [sp, #104]
   10e14:	97ffee5e 	bl	c78c <var_va>
   10e18:	aa0003f6 	mov	x22, x0
   10e1c:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10e20:	91386000 	add	x0, x0, #0xe18
   10e24:	aa0003e1 	mov	x1, x0
   10e28:	f94037e0 	ldr	x0, [sp, #104]
   10e2c:	97ffee74 	bl	c7fc <var_pte>
   10e30:	aa0003f7 	mov	x23, x0
   10e34:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10e38:	91388000 	add	x0, x0, #0xe20
   10e3c:	aa0003e1 	mov	x1, x0
   10e40:	f94037e0 	ldr	x0, [sp, #104]
   10e44:	97ffee6e 	bl	c7fc <var_pte>
   10e48:	aa0003f8 	mov	x24, x0
   10e4c:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10e50:	91386000 	add	x0, x0, #0xe18
   10e54:	aa0003e1 	mov	x1, x0
   10e58:	f94037e0 	ldr	x0, [sp, #104]
   10e5c:	97ffeeaf 	bl	c918 <var_desc>
   10e60:	aa0003f9 	mov	x25, x0
   10e64:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10e68:	91388000 	add	x0, x0, #0xe20
   10e6c:	aa0003e1 	mov	x1, x0
   10e70:	f94037e0 	ldr	x0, [sp, #104]
   10e74:	97ffeea9 	bl	c918 <var_desc>
   10e78:	aa0003fa 	mov	x26, x0
   10e7c:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10e80:	91386000 	add	x0, x0, #0xe18
   10e84:	aa0003e1 	mov	x1, x0
   10e88:	f94037e0 	ldr	x0, [sp, #104]
   10e8c:	97ffeeb1 	bl	c950 <var_page>
   10e90:	aa0003fb 	mov	x27, x0
   10e94:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10e98:	91388000 	add	x0, x0, #0xe20
   10e9c:	aa0003e1 	mov	x1, x0
   10ea0:	f94037e0 	ldr	x0, [sp, #104]
   10ea4:	97ffeeab 	bl	c950 <var_page>
   10ea8:	aa0003fc 	mov	x28, x0
   10eac:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10eb0:	9138a000 	add	x0, x0, #0xe28
   10eb4:	aa0003e1 	mov	x1, x0
   10eb8:	f94037e0 	ldr	x0, [sp, #104]
   10ebc:	97ffeeb5 	bl	c990 <out_reg>
   10ec0:	f90033e0 	str	x0, [sp, #96]
   10ec4:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10ec8:	9138c000 	add	x0, x0, #0xe30
   10ecc:	aa0003e1 	mov	x1, x0
   10ed0:	f94037e0 	ldr	x0, [sp, #104]
   10ed4:	97ffeeaf 	bl	c990 <out_reg>
   10ed8:	aa0003e2 	mov	x2, x0
   10edc:	f94033e3 	ldr	x3, [sp, #96]
   10ee0:	f94002c1 	ldr	x1, [x22]
   10ee4:	d5033fbf 	dmb	sy
   10ee8:	f94002a0 	ldr	x0, [x21]
   10eec:	f9000281 	str	x1, [x20]
   10ef0:	f9000260 	str	x0, [x19]
   10ef4:	d503201f 	nop
   10ef8:	a9415bf5 	ldp	x21, x22, [sp, #16]
   10efc:	a94263f7 	ldp	x23, x24, [sp, #32]
   10f00:	a9436bf9 	ldp	x25, x26, [sp, #48]
   10f04:	a94473fb 	ldp	x27, x28, [sp, #64]
   10f08:	f9402bfe 	ldr	x30, [sp, #80]
   10f0c:	a8c753f3 	ldp	x19, x20, [sp], #112
   10f10:	d65f03c0 	ret

0000000000010f14 <P0>:
   10f14:	a9ba53f3 	stp	x19, x20, [sp, #-96]!
   10f18:	a9015bf5 	stp	x21, x22, [sp, #16]
   10f1c:	a90263f7 	stp	x23, x24, [sp, #32]
   10f20:	a9036bf9 	stp	x25, x26, [sp, #48]
   10f24:	a9047bfb 	stp	x27, x30, [sp, #64]
   10f28:	f9002fe0 	str	x0, [sp, #88]
   10f2c:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10f30:	91392000 	add	x0, x0, #0xe48
   10f34:	aa0003e1 	mov	x1, x0
   10f38:	f9402fe0 	ldr	x0, [sp, #88]
   10f3c:	97ffee14 	bl	c78c <var_va>
   10f40:	aa0003f3 	mov	x19, x0
   10f44:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10f48:	91394000 	add	x0, x0, #0xe50
   10f4c:	aa0003e1 	mov	x1, x0
   10f50:	f9402fe0 	ldr	x0, [sp, #88]
   10f54:	97ffee0e 	bl	c78c <var_va>
   10f58:	aa0003f4 	mov	x20, x0
   10f5c:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10f60:	91392000 	add	x0, x0, #0xe48
   10f64:	aa0003e1 	mov	x1, x0
   10f68:	f9402fe0 	ldr	x0, [sp, #88]
   10f6c:	97ffee24 	bl	c7fc <var_pte>
   10f70:	aa0003f5 	mov	x21, x0
   10f74:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10f78:	91394000 	add	x0, x0, #0xe50
   10f7c:	aa0003e1 	mov	x1, x0
   10f80:	f9402fe0 	ldr	x0, [sp, #88]
   10f84:	97ffee1e 	bl	c7fc <var_pte>
   10f88:	aa0003f6 	mov	x22, x0
   10f8c:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10f90:	91392000 	add	x0, x0, #0xe48
   10f94:	aa0003e1 	mov	x1, x0
   10f98:	f9402fe0 	ldr	x0, [sp, #88]
   10f9c:	97ffee5f 	bl	c918 <var_desc>
   10fa0:	aa0003f7 	mov	x23, x0
   10fa4:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10fa8:	91394000 	add	x0, x0, #0xe50
   10fac:	aa0003e1 	mov	x1, x0
   10fb0:	f9402fe0 	ldr	x0, [sp, #88]
   10fb4:	97ffee59 	bl	c918 <var_desc>
   10fb8:	aa0003f8 	mov	x24, x0
   10fbc:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10fc0:	91392000 	add	x0, x0, #0xe48
   10fc4:	aa0003e1 	mov	x1, x0
   10fc8:	f9402fe0 	ldr	x0, [sp, #88]
   10fcc:	97ffee61 	bl	c950 <var_page>
   10fd0:	aa0003f9 	mov	x25, x0
   10fd4:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10fd8:	91394000 	add	x0, x0, #0xe50
   10fdc:	aa0003e1 	mov	x1, x0
   10fe0:	f9402fe0 	ldr	x0, [sp, #88]
   10fe4:	97ffee5b 	bl	c950 <var_page>
   10fe8:	aa0003fa 	mov	x26, x0
   10fec:	d0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   10ff0:	91396000 	add	x0, x0, #0xe58
   10ff4:	aa0003e1 	mov	x1, x0
   10ff8:	f9402fe0 	ldr	x0, [sp, #88]
   10ffc:	97ffee65 	bl	c990 <out_reg>
   11000:	aa0003fb 	mov	x27, x0
   11004:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11008:	91398000 	add	x0, x0, #0xe60
   1100c:	aa0003e1 	mov	x1, x0
   11010:	f9402fe0 	ldr	x0, [sp, #88]
   11014:	97ffee5f 	bl	c990 <out_reg>
   11018:	aa0003e4 	mov	x4, x0
   1101c:	d2800020 	mov	x0, #0x1                   	// #1
   11020:	aa1303e1 	mov	x1, x19
   11024:	aa1403e3 	mov	x3, x20
   11028:	f9000020 	str	x0, [x1]
   1102c:	f9400062 	ldr	x2, [x3]
   11030:	f9000362 	str	x2, [x27]
   11034:	d503201f 	nop
   11038:	a9415bf5 	ldp	x21, x22, [sp, #16]
   1103c:	a94263f7 	ldp	x23, x24, [sp, #32]
   11040:	a9436bf9 	ldp	x25, x26, [sp, #48]
   11044:	a9447bfb 	ldp	x27, x30, [sp, #64]
   11048:	a8c653f3 	ldp	x19, x20, [sp], #96
   1104c:	d65f03c0 	ret

0000000000011050 <P1>:
   11050:	a9ba53f3 	stp	x19, x20, [sp, #-96]!
   11054:	a9015bf5 	stp	x21, x22, [sp, #16]
   11058:	a90263f7 	stp	x23, x24, [sp, #32]
   1105c:	a9036bf9 	stp	x25, x26, [sp, #48]
   11060:	a9047bfb 	stp	x27, x30, [sp, #64]
   11064:	f9002fe0 	str	x0, [sp, #88]
   11068:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   1106c:	91392000 	add	x0, x0, #0xe48
   11070:	aa0003e1 	mov	x1, x0
   11074:	f9402fe0 	ldr	x0, [sp, #88]
   11078:	97ffedc5 	bl	c78c <var_va>
   1107c:	aa0003f3 	mov	x19, x0
   11080:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11084:	91394000 	add	x0, x0, #0xe50
   11088:	aa0003e1 	mov	x1, x0
   1108c:	f9402fe0 	ldr	x0, [sp, #88]
   11090:	97ffedbf 	bl	c78c <var_va>
   11094:	aa0003f4 	mov	x20, x0
   11098:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   1109c:	91392000 	add	x0, x0, #0xe48
   110a0:	aa0003e1 	mov	x1, x0
   110a4:	f9402fe0 	ldr	x0, [sp, #88]
   110a8:	97ffedd5 	bl	c7fc <var_pte>
   110ac:	aa0003f5 	mov	x21, x0
   110b0:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   110b4:	91394000 	add	x0, x0, #0xe50
   110b8:	aa0003e1 	mov	x1, x0
   110bc:	f9402fe0 	ldr	x0, [sp, #88]
   110c0:	97ffedcf 	bl	c7fc <var_pte>
   110c4:	aa0003f6 	mov	x22, x0
   110c8:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   110cc:	91392000 	add	x0, x0, #0xe48
   110d0:	aa0003e1 	mov	x1, x0
   110d4:	f9402fe0 	ldr	x0, [sp, #88]
   110d8:	97ffee10 	bl	c918 <var_desc>
   110dc:	aa0003f7 	mov	x23, x0
   110e0:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   110e4:	91394000 	add	x0, x0, #0xe50
   110e8:	aa0003e1 	mov	x1, x0
   110ec:	f9402fe0 	ldr	x0, [sp, #88]
   110f0:	97ffee0a 	bl	c918 <var_desc>
   110f4:	aa0003f8 	mov	x24, x0
   110f8:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   110fc:	91392000 	add	x0, x0, #0xe48
   11100:	aa0003e1 	mov	x1, x0
   11104:	f9402fe0 	ldr	x0, [sp, #88]
   11108:	97ffee12 	bl	c950 <var_page>
   1110c:	aa0003f9 	mov	x25, x0
   11110:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11114:	91394000 	add	x0, x0, #0xe50
   11118:	aa0003e1 	mov	x1, x0
   1111c:	f9402fe0 	ldr	x0, [sp, #88]
   11120:	97ffee0c 	bl	c950 <var_page>
   11124:	aa0003fa 	mov	x26, x0
   11128:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   1112c:	91396000 	add	x0, x0, #0xe58
   11130:	aa0003e1 	mov	x1, x0
   11134:	f9402fe0 	ldr	x0, [sp, #88]
   11138:	97ffee16 	bl	c990 <out_reg>
   1113c:	aa0003fb 	mov	x27, x0
   11140:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11144:	91398000 	add	x0, x0, #0xe60
   11148:	aa0003e1 	mov	x1, x0
   1114c:	f9402fe0 	ldr	x0, [sp, #88]
   11150:	97ffee10 	bl	c990 <out_reg>
   11154:	aa0003e4 	mov	x4, x0
   11158:	d2800020 	mov	x0, #0x1                   	// #1
   1115c:	aa1403e1 	mov	x1, x20
   11160:	aa1303e3 	mov	x3, x19
   11164:	f9000020 	str	x0, [x1]
   11168:	f9400062 	ldr	x2, [x3]
   1116c:	f9000082 	str	x2, [x4]
   11170:	d503201f 	nop
   11174:	a9415bf5 	ldp	x21, x22, [sp, #16]
   11178:	a94263f7 	ldp	x23, x24, [sp, #32]
   1117c:	a9436bf9 	ldp	x25, x26, [sp, #48]
   11180:	a9447bfb 	ldp	x27, x30, [sp, #64]
   11184:	a8c653f3 	ldp	x19, x20, [sp], #96
   11188:	d65f03c0 	ret

000000000001118c <P0>:
   1118c:	a9ba53f3 	stp	x19, x20, [sp, #-96]!
   11190:	a9015bf5 	stp	x21, x22, [sp, #16]
   11194:	a90263f7 	stp	x23, x24, [sp, #32]
   11198:	a9036bf9 	stp	x25, x26, [sp, #48]
   1119c:	a9047bfb 	stp	x27, x30, [sp, #64]
   111a0:	f9002fe0 	str	x0, [sp, #88]
   111a4:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   111a8:	9139c000 	add	x0, x0, #0xe70
   111ac:	aa0003e1 	mov	x1, x0
   111b0:	f9402fe0 	ldr	x0, [sp, #88]
   111b4:	97ffed76 	bl	c78c <var_va>
   111b8:	aa0003f3 	mov	x19, x0
   111bc:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   111c0:	9139e000 	add	x0, x0, #0xe78
   111c4:	aa0003e1 	mov	x1, x0
   111c8:	f9402fe0 	ldr	x0, [sp, #88]
   111cc:	97ffed70 	bl	c78c <var_va>
   111d0:	aa0003f4 	mov	x20, x0
   111d4:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   111d8:	9139c000 	add	x0, x0, #0xe70
   111dc:	aa0003e1 	mov	x1, x0
   111e0:	f9402fe0 	ldr	x0, [sp, #88]
   111e4:	97ffed86 	bl	c7fc <var_pte>
   111e8:	aa0003f5 	mov	x21, x0
   111ec:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   111f0:	9139e000 	add	x0, x0, #0xe78
   111f4:	aa0003e1 	mov	x1, x0
   111f8:	f9402fe0 	ldr	x0, [sp, #88]
   111fc:	97ffed80 	bl	c7fc <var_pte>
   11200:	aa0003f6 	mov	x22, x0
   11204:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11208:	9139c000 	add	x0, x0, #0xe70
   1120c:	aa0003e1 	mov	x1, x0
   11210:	f9402fe0 	ldr	x0, [sp, #88]
   11214:	97ffedc1 	bl	c918 <var_desc>
   11218:	aa0003f7 	mov	x23, x0
   1121c:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11220:	9139e000 	add	x0, x0, #0xe78
   11224:	aa0003e1 	mov	x1, x0
   11228:	f9402fe0 	ldr	x0, [sp, #88]
   1122c:	97ffedbb 	bl	c918 <var_desc>
   11230:	aa0003f8 	mov	x24, x0
   11234:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11238:	9139c000 	add	x0, x0, #0xe70
   1123c:	aa0003e1 	mov	x1, x0
   11240:	f9402fe0 	ldr	x0, [sp, #88]
   11244:	97ffedc3 	bl	c950 <var_page>
   11248:	aa0003f9 	mov	x25, x0
   1124c:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11250:	9139e000 	add	x0, x0, #0xe78
   11254:	aa0003e1 	mov	x1, x0
   11258:	f9402fe0 	ldr	x0, [sp, #88]
   1125c:	97ffedbd 	bl	c950 <var_page>
   11260:	aa0003fa 	mov	x26, x0
   11264:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11268:	913a0000 	add	x0, x0, #0xe80
   1126c:	aa0003e1 	mov	x1, x0
   11270:	f9402fe0 	ldr	x0, [sp, #88]
   11274:	97ffedc7 	bl	c990 <out_reg>
   11278:	aa0003fb 	mov	x27, x0
   1127c:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11280:	913a2000 	add	x0, x0, #0xe88
   11284:	aa0003e1 	mov	x1, x0
   11288:	f9402fe0 	ldr	x0, [sp, #88]
   1128c:	97ffedc1 	bl	c990 <out_reg>
   11290:	aa0003e1 	mov	x1, x0
   11294:	d2800020 	mov	x0, #0x1                   	// #1
   11298:	f9000260 	str	x0, [x19]
   1129c:	d2800022 	mov	x2, #0x1                   	// #1
   112a0:	f9000282 	str	x2, [x20]
   112a4:	d503201f 	nop
   112a8:	a9415bf5 	ldp	x21, x22, [sp, #16]
   112ac:	a94263f7 	ldp	x23, x24, [sp, #32]
   112b0:	a9436bf9 	ldp	x25, x26, [sp, #48]
   112b4:	a9447bfb 	ldp	x27, x30, [sp, #64]
   112b8:	a8c653f3 	ldp	x19, x20, [sp], #96
   112bc:	d65f03c0 	ret

00000000000112c0 <P1>:
   112c0:	a9ba53f3 	stp	x19, x20, [sp, #-96]!
   112c4:	a9015bf5 	stp	x21, x22, [sp, #16]
   112c8:	a90263f7 	stp	x23, x24, [sp, #32]
   112cc:	a9036bf9 	stp	x25, x26, [sp, #48]
   112d0:	a9047bfb 	stp	x27, x30, [sp, #64]
   112d4:	f9002fe0 	str	x0, [sp, #88]
   112d8:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   112dc:	9139c000 	add	x0, x0, #0xe70
   112e0:	aa0003e1 	mov	x1, x0
   112e4:	f9402fe0 	ldr	x0, [sp, #88]
   112e8:	97ffed29 	bl	c78c <var_va>
   112ec:	aa0003f3 	mov	x19, x0
   112f0:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   112f4:	9139e000 	add	x0, x0, #0xe78
   112f8:	aa0003e1 	mov	x1, x0
   112fc:	f9402fe0 	ldr	x0, [sp, #88]
   11300:	97ffed23 	bl	c78c <var_va>
   11304:	aa0003f4 	mov	x20, x0
   11308:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   1130c:	9139c000 	add	x0, x0, #0xe70
   11310:	aa0003e1 	mov	x1, x0
   11314:	f9402fe0 	ldr	x0, [sp, #88]
   11318:	97ffed39 	bl	c7fc <var_pte>
   1131c:	aa0003f5 	mov	x21, x0
   11320:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11324:	9139e000 	add	x0, x0, #0xe78
   11328:	aa0003e1 	mov	x1, x0
   1132c:	f9402fe0 	ldr	x0, [sp, #88]
   11330:	97ffed33 	bl	c7fc <var_pte>
   11334:	aa0003f6 	mov	x22, x0
   11338:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   1133c:	9139c000 	add	x0, x0, #0xe70
   11340:	aa0003e1 	mov	x1, x0
   11344:	f9402fe0 	ldr	x0, [sp, #88]
   11348:	97ffed74 	bl	c918 <var_desc>
   1134c:	aa0003f7 	mov	x23, x0
   11350:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11354:	9139e000 	add	x0, x0, #0xe78
   11358:	aa0003e1 	mov	x1, x0
   1135c:	f9402fe0 	ldr	x0, [sp, #88]
   11360:	97ffed6e 	bl	c918 <var_desc>
   11364:	aa0003f8 	mov	x24, x0
   11368:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   1136c:	9139c000 	add	x0, x0, #0xe70
   11370:	aa0003e1 	mov	x1, x0
   11374:	f9402fe0 	ldr	x0, [sp, #88]
   11378:	97ffed76 	bl	c950 <var_page>
   1137c:	aa0003f9 	mov	x25, x0
   11380:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11384:	9139e000 	add	x0, x0, #0xe78
   11388:	aa0003e1 	mov	x1, x0
   1138c:	f9402fe0 	ldr	x0, [sp, #88]
   11390:	97ffed70 	bl	c950 <var_page>
   11394:	aa0003fa 	mov	x26, x0
   11398:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   1139c:	913a0000 	add	x0, x0, #0xe80
   113a0:	aa0003e1 	mov	x1, x0
   113a4:	f9402fe0 	ldr	x0, [sp, #88]
   113a8:	97ffed7a 	bl	c990 <out_reg>
   113ac:	aa0003fb 	mov	x27, x0
   113b0:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   113b4:	913a2000 	add	x0, x0, #0xe88
   113b8:	aa0003e1 	mov	x1, x0
   113bc:	f9402fe0 	ldr	x0, [sp, #88]
   113c0:	97ffed74 	bl	c990 <out_reg>
   113c4:	aa0003e1 	mov	x1, x0
   113c8:	f9400280 	ldr	x0, [x20]
   113cc:	f9400262 	ldr	x2, [x19]
   113d0:	f9000360 	str	x0, [x27]
   113d4:	f9000022 	str	x2, [x1]
   113d8:	d503201f 	nop
   113dc:	a9415bf5 	ldp	x21, x22, [sp, #16]
   113e0:	a94263f7 	ldp	x23, x24, [sp, #32]
   113e4:	a9436bf9 	ldp	x25, x26, [sp, #48]
   113e8:	a9447bfb 	ldp	x27, x30, [sp, #64]
   113ec:	a8c653f3 	ldp	x19, x20, [sp], #96
   113f0:	d65f03c0 	ret

00000000000113f4 <P0>:
   113f4:	a9ba53f3 	stp	x19, x20, [sp, #-96]!
   113f8:	a9015bf5 	stp	x21, x22, [sp, #16]
   113fc:	a90263f7 	stp	x23, x24, [sp, #32]
   11400:	a9036bf9 	stp	x25, x26, [sp, #48]
   11404:	a9047bfb 	stp	x27, x30, [sp, #64]
   11408:	f9002fe0 	str	x0, [sp, #88]
   1140c:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11410:	913a6000 	add	x0, x0, #0xe98
   11414:	aa0003e1 	mov	x1, x0
   11418:	f9402fe0 	ldr	x0, [sp, #88]
   1141c:	97ffecdc 	bl	c78c <var_va>
   11420:	aa0003f3 	mov	x19, x0
   11424:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11428:	913a8000 	add	x0, x0, #0xea0
   1142c:	aa0003e1 	mov	x1, x0
   11430:	f9402fe0 	ldr	x0, [sp, #88]
   11434:	97ffecd6 	bl	c78c <var_va>
   11438:	aa0003f4 	mov	x20, x0
   1143c:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11440:	913a6000 	add	x0, x0, #0xe98
   11444:	aa0003e1 	mov	x1, x0
   11448:	f9402fe0 	ldr	x0, [sp, #88]
   1144c:	97ffecec 	bl	c7fc <var_pte>
   11450:	aa0003f5 	mov	x21, x0
   11454:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11458:	913a8000 	add	x0, x0, #0xea0
   1145c:	aa0003e1 	mov	x1, x0
   11460:	f9402fe0 	ldr	x0, [sp, #88]
   11464:	97ffece6 	bl	c7fc <var_pte>
   11468:	aa0003f6 	mov	x22, x0
   1146c:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11470:	913a6000 	add	x0, x0, #0xe98
   11474:	aa0003e1 	mov	x1, x0
   11478:	f9402fe0 	ldr	x0, [sp, #88]
   1147c:	97ffed27 	bl	c918 <var_desc>
   11480:	aa0003f7 	mov	x23, x0
   11484:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11488:	913a8000 	add	x0, x0, #0xea0
   1148c:	aa0003e1 	mov	x1, x0
   11490:	f9402fe0 	ldr	x0, [sp, #88]
   11494:	97ffed21 	bl	c918 <var_desc>
   11498:	aa0003f8 	mov	x24, x0
   1149c:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   114a0:	913a6000 	add	x0, x0, #0xe98
   114a4:	aa0003e1 	mov	x1, x0
   114a8:	f9402fe0 	ldr	x0, [sp, #88]
   114ac:	97ffed29 	bl	c950 <var_page>
   114b0:	aa0003f9 	mov	x25, x0
   114b4:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   114b8:	913a8000 	add	x0, x0, #0xea0
   114bc:	aa0003e1 	mov	x1, x0
   114c0:	f9402fe0 	ldr	x0, [sp, #88]
   114c4:	97ffed23 	bl	c950 <var_page>
   114c8:	aa0003fa 	mov	x26, x0
   114cc:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   114d0:	913aa000 	add	x0, x0, #0xea8
   114d4:	aa0003e1 	mov	x1, x0
   114d8:	f9402fe0 	ldr	x0, [sp, #88]
   114dc:	97ffed2d 	bl	c990 <out_reg>
   114e0:	aa0003fb 	mov	x27, x0
   114e4:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   114e8:	913ac000 	add	x0, x0, #0xeb0
   114ec:	aa0003e1 	mov	x1, x0
   114f0:	f9402fe0 	ldr	x0, [sp, #88]
   114f4:	97ffed27 	bl	c990 <out_reg>
   114f8:	aa0003e4 	mov	x4, x0
   114fc:	aa1303e1 	mov	x1, x19
   11500:	d2800022 	mov	x2, #0x1                   	// #1
   11504:	aa1403e3 	mov	x3, x20
   11508:	f9400020 	ldr	x0, [x1]
   1150c:	f9000062 	str	x2, [x3]
   11510:	f9000360 	str	x0, [x27]
   11514:	d503201f 	nop
   11518:	a9415bf5 	ldp	x21, x22, [sp, #16]
   1151c:	a94263f7 	ldp	x23, x24, [sp, #32]
   11520:	a9436bf9 	ldp	x25, x26, [sp, #48]
   11524:	a9447bfb 	ldp	x27, x30, [sp, #64]
   11528:	a8c653f3 	ldp	x19, x20, [sp], #96
   1152c:	d65f03c0 	ret

0000000000011530 <P1>:
   11530:	a9ba53f3 	stp	x19, x20, [sp, #-96]!
   11534:	a9015bf5 	stp	x21, x22, [sp, #16]
   11538:	a90263f7 	stp	x23, x24, [sp, #32]
   1153c:	a9036bf9 	stp	x25, x26, [sp, #48]
   11540:	a9047bfb 	stp	x27, x30, [sp, #64]
   11544:	f9002fe0 	str	x0, [sp, #88]
   11548:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   1154c:	913a6000 	add	x0, x0, #0xe98
   11550:	aa0003e1 	mov	x1, x0
   11554:	f9402fe0 	ldr	x0, [sp, #88]
   11558:	97ffec8d 	bl	c78c <var_va>
   1155c:	aa0003f3 	mov	x19, x0
   11560:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11564:	913a8000 	add	x0, x0, #0xea0
   11568:	aa0003e1 	mov	x1, x0
   1156c:	f9402fe0 	ldr	x0, [sp, #88]
   11570:	97ffec87 	bl	c78c <var_va>
   11574:	aa0003f4 	mov	x20, x0
   11578:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   1157c:	913a6000 	add	x0, x0, #0xe98
   11580:	aa0003e1 	mov	x1, x0
   11584:	f9402fe0 	ldr	x0, [sp, #88]
   11588:	97ffec9d 	bl	c7fc <var_pte>
   1158c:	aa0003f5 	mov	x21, x0
   11590:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11594:	913a8000 	add	x0, x0, #0xea0
   11598:	aa0003e1 	mov	x1, x0
   1159c:	f9402fe0 	ldr	x0, [sp, #88]
   115a0:	97ffec97 	bl	c7fc <var_pte>
   115a4:	aa0003f6 	mov	x22, x0
   115a8:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   115ac:	913a6000 	add	x0, x0, #0xe98
   115b0:	aa0003e1 	mov	x1, x0
   115b4:	f9402fe0 	ldr	x0, [sp, #88]
   115b8:	97ffecd8 	bl	c918 <var_desc>
   115bc:	aa0003f7 	mov	x23, x0
   115c0:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   115c4:	913a8000 	add	x0, x0, #0xea0
   115c8:	aa0003e1 	mov	x1, x0
   115cc:	f9402fe0 	ldr	x0, [sp, #88]
   115d0:	97ffecd2 	bl	c918 <var_desc>
   115d4:	aa0003f8 	mov	x24, x0
   115d8:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   115dc:	913a6000 	add	x0, x0, #0xe98
   115e0:	aa0003e1 	mov	x1, x0
   115e4:	f9402fe0 	ldr	x0, [sp, #88]
   115e8:	97ffecda 	bl	c950 <var_page>
   115ec:	aa0003f9 	mov	x25, x0
   115f0:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   115f4:	913a8000 	add	x0, x0, #0xea0
   115f8:	aa0003e1 	mov	x1, x0
   115fc:	f9402fe0 	ldr	x0, [sp, #88]
   11600:	97ffecd4 	bl	c950 <var_page>
   11604:	aa0003fa 	mov	x26, x0
   11608:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   1160c:	913aa000 	add	x0, x0, #0xea8
   11610:	aa0003e1 	mov	x1, x0
   11614:	f9402fe0 	ldr	x0, [sp, #88]
   11618:	97ffecde 	bl	c990 <out_reg>
   1161c:	aa0003fb 	mov	x27, x0
   11620:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11624:	913ac000 	add	x0, x0, #0xeb0
   11628:	aa0003e1 	mov	x1, x0
   1162c:	f9402fe0 	ldr	x0, [sp, #88]
   11630:	97ffecd8 	bl	c990 <out_reg>
   11634:	aa0003e4 	mov	x4, x0
   11638:	aa1403e1 	mov	x1, x20
   1163c:	d2800022 	mov	x2, #0x1                   	// #1
   11640:	aa1303e3 	mov	x3, x19
   11644:	f9400020 	ldr	x0, [x1]
   11648:	f9000062 	str	x2, [x3]
   1164c:	f9000080 	str	x0, [x4]
   11650:	d503201f 	nop
   11654:	a9415bf5 	ldp	x21, x22, [sp, #16]
   11658:	a94263f7 	ldp	x23, x24, [sp, #32]
   1165c:	a9436bf9 	ldp	x25, x26, [sp, #48]
   11660:	a9447bfb 	ldp	x27, x30, [sp, #64]
   11664:	a8c653f3 	ldp	x19, x20, [sp], #96
   11668:	d65f03c0 	ret

000000000001166c <P0>:
   1166c:	a9ba53f3 	stp	x19, x20, [sp, #-96]!
   11670:	a9015bf5 	stp	x21, x22, [sp, #16]
   11674:	a90263f7 	stp	x23, x24, [sp, #32]
   11678:	a9036bf9 	stp	x25, x26, [sp, #48]
   1167c:	a9047bfb 	stp	x27, x30, [sp, #64]
   11680:	f9002fe0 	str	x0, [sp, #88]
   11684:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11688:	913b0000 	add	x0, x0, #0xec0
   1168c:	aa0003e1 	mov	x1, x0
   11690:	f9402fe0 	ldr	x0, [sp, #88]
   11694:	97ffec3e 	bl	c78c <var_va>
   11698:	aa0003f3 	mov	x19, x0
   1169c:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   116a0:	913b2000 	add	x0, x0, #0xec8
   116a4:	aa0003e1 	mov	x1, x0
   116a8:	f9402fe0 	ldr	x0, [sp, #88]
   116ac:	97ffec38 	bl	c78c <var_va>
   116b0:	aa0003f4 	mov	x20, x0
   116b4:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   116b8:	913b0000 	add	x0, x0, #0xec0
   116bc:	aa0003e1 	mov	x1, x0
   116c0:	f9402fe0 	ldr	x0, [sp, #88]
   116c4:	97ffec4e 	bl	c7fc <var_pte>
   116c8:	aa0003f5 	mov	x21, x0
   116cc:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   116d0:	913b2000 	add	x0, x0, #0xec8
   116d4:	aa0003e1 	mov	x1, x0
   116d8:	f9402fe0 	ldr	x0, [sp, #88]
   116dc:	97ffec48 	bl	c7fc <var_pte>
   116e0:	aa0003f6 	mov	x22, x0
   116e4:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   116e8:	913b0000 	add	x0, x0, #0xec0
   116ec:	aa0003e1 	mov	x1, x0
   116f0:	f9402fe0 	ldr	x0, [sp, #88]
   116f4:	97ffec89 	bl	c918 <var_desc>
   116f8:	aa0003f7 	mov	x23, x0
   116fc:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11700:	913b2000 	add	x0, x0, #0xec8
   11704:	aa0003e1 	mov	x1, x0
   11708:	f9402fe0 	ldr	x0, [sp, #88]
   1170c:	97ffec83 	bl	c918 <var_desc>
   11710:	aa0003f8 	mov	x24, x0
   11714:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11718:	913b0000 	add	x0, x0, #0xec0
   1171c:	aa0003e1 	mov	x1, x0
   11720:	f9402fe0 	ldr	x0, [sp, #88]
   11724:	97ffec8b 	bl	c950 <var_page>
   11728:	aa0003f9 	mov	x25, x0
   1172c:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11730:	913b2000 	add	x0, x0, #0xec8
   11734:	aa0003e1 	mov	x1, x0
   11738:	f9402fe0 	ldr	x0, [sp, #88]
   1173c:	97ffec85 	bl	c950 <var_page>
   11740:	aa0003fa 	mov	x26, x0
   11744:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11748:	913b4000 	add	x0, x0, #0xed0
   1174c:	aa0003e1 	mov	x1, x0
   11750:	f9402fe0 	ldr	x0, [sp, #88]
   11754:	97ffec8f 	bl	c990 <out_reg>
   11758:	aa0003fb 	mov	x27, x0
   1175c:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11760:	913b6000 	add	x0, x0, #0xed8
   11764:	aa0003e1 	mov	x1, x0
   11768:	f9402fe0 	ldr	x0, [sp, #88]
   1176c:	97ffec89 	bl	c990 <out_reg>
   11770:	aa0003e1 	mov	x1, x0
   11774:	d2800020 	mov	x0, #0x1                   	// #1
   11778:	f9000260 	str	x0, [x19]
   1177c:	d5033fbf 	dmb	sy
   11780:	d2800022 	mov	x2, #0x1                   	// #1
   11784:	f9000282 	str	x2, [x20]
   11788:	d503201f 	nop
   1178c:	a9415bf5 	ldp	x21, x22, [sp, #16]
   11790:	a94263f7 	ldp	x23, x24, [sp, #32]
   11794:	a9436bf9 	ldp	x25, x26, [sp, #48]
   11798:	a9447bfb 	ldp	x27, x30, [sp, #64]
   1179c:	a8c653f3 	ldp	x19, x20, [sp], #96
   117a0:	d65f03c0 	ret

00000000000117a4 <P1>:
   117a4:	a9b953f3 	stp	x19, x20, [sp, #-112]!
   117a8:	a9015bf5 	stp	x21, x22, [sp, #16]
   117ac:	a90263f7 	stp	x23, x24, [sp, #32]
   117b0:	a9036bf9 	stp	x25, x26, [sp, #48]
   117b4:	a90473fb 	stp	x27, x28, [sp, #64]
   117b8:	f9002bfe 	str	x30, [sp, #80]
   117bc:	f90037e0 	str	x0, [sp, #104]
   117c0:	f94037e0 	ldr	x0, [sp, #104]
   117c4:	f9400c00 	ldr	x0, [x0, #24]
   117c8:	f9400014 	ldr	x20, [x0]
   117cc:	f94037e0 	ldr	x0, [sp, #104]
   117d0:	f9400c00 	ldr	x0, [x0, #24]
   117d4:	91002000 	add	x0, x0, #0x8
   117d8:	f9400013 	ldr	x19, [x0]
   117dc:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   117e0:	913b0000 	add	x0, x0, #0xec0
   117e4:	aa0003e1 	mov	x1, x0
   117e8:	f94037e0 	ldr	x0, [sp, #104]
   117ec:	97ffebe8 	bl	c78c <var_va>
   117f0:	aa0003f5 	mov	x21, x0
   117f4:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   117f8:	913b2000 	add	x0, x0, #0xec8
   117fc:	aa0003e1 	mov	x1, x0
   11800:	f94037e0 	ldr	x0, [sp, #104]
   11804:	97ffebe2 	bl	c78c <var_va>
   11808:	aa0003f6 	mov	x22, x0
   1180c:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11810:	913b0000 	add	x0, x0, #0xec0
   11814:	aa0003e1 	mov	x1, x0
   11818:	f94037e0 	ldr	x0, [sp, #104]
   1181c:	97ffebf8 	bl	c7fc <var_pte>
   11820:	aa0003f7 	mov	x23, x0
   11824:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11828:	913b2000 	add	x0, x0, #0xec8
   1182c:	aa0003e1 	mov	x1, x0
   11830:	f94037e0 	ldr	x0, [sp, #104]
   11834:	97ffebf2 	bl	c7fc <var_pte>
   11838:	aa0003f8 	mov	x24, x0
   1183c:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11840:	913b0000 	add	x0, x0, #0xec0
   11844:	aa0003e1 	mov	x1, x0
   11848:	f94037e0 	ldr	x0, [sp, #104]
   1184c:	97ffec33 	bl	c918 <var_desc>
   11850:	aa0003f9 	mov	x25, x0
   11854:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11858:	913b2000 	add	x0, x0, #0xec8
   1185c:	aa0003e1 	mov	x1, x0
   11860:	f94037e0 	ldr	x0, [sp, #104]
   11864:	97ffec2d 	bl	c918 <var_desc>
   11868:	aa0003fa 	mov	x26, x0
   1186c:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11870:	913b0000 	add	x0, x0, #0xec0
   11874:	aa0003e1 	mov	x1, x0
   11878:	f94037e0 	ldr	x0, [sp, #104]
   1187c:	97ffec35 	bl	c950 <var_page>
   11880:	aa0003fb 	mov	x27, x0
   11884:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11888:	913b2000 	add	x0, x0, #0xec8
   1188c:	aa0003e1 	mov	x1, x0
   11890:	f94037e0 	ldr	x0, [sp, #104]
   11894:	97ffec2f 	bl	c950 <var_page>
   11898:	aa0003fc 	mov	x28, x0
   1189c:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   118a0:	913b4000 	add	x0, x0, #0xed0
   118a4:	aa0003e1 	mov	x1, x0
   118a8:	f94037e0 	ldr	x0, [sp, #104]
   118ac:	97ffec39 	bl	c990 <out_reg>
   118b0:	f90033e0 	str	x0, [sp, #96]
   118b4:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   118b8:	913b6000 	add	x0, x0, #0xed8
   118bc:	aa0003e1 	mov	x1, x0
   118c0:	f94037e0 	ldr	x0, [sp, #104]
   118c4:	97ffec33 	bl	c990 <out_reg>
   118c8:	aa0003e2 	mov	x2, x0
   118cc:	f94033e3 	ldr	x3, [sp, #96]
   118d0:	f94002c1 	ldr	x1, [x22]
   118d4:	f94002a0 	ldr	x0, [x21]
   118d8:	f9000281 	str	x1, [x20]
   118dc:	f9000260 	str	x0, [x19]
   118e0:	d503201f 	nop
   118e4:	a9415bf5 	ldp	x21, x22, [sp, #16]
   118e8:	a94263f7 	ldp	x23, x24, [sp, #32]
   118ec:	a9436bf9 	ldp	x25, x26, [sp, #48]
   118f0:	a94473fb 	ldp	x27, x28, [sp, #64]
   118f4:	f9402bfe 	ldr	x30, [sp, #80]
   118f8:	a8c753f3 	ldp	x19, x20, [sp], #112
   118fc:	d65f03c0 	ret

0000000000011900 <P0>:
   11900:	a9b953f3 	stp	x19, x20, [sp, #-112]!
   11904:	a9015bf5 	stp	x21, x22, [sp, #16]
   11908:	a90263f7 	stp	x23, x24, [sp, #32]
   1190c:	a9036bf9 	stp	x25, x26, [sp, #48]
   11910:	a90473fb 	stp	x27, x28, [sp, #64]
   11914:	f9002bfe 	str	x30, [sp, #80]
   11918:	f90037e0 	str	x0, [sp, #104]
   1191c:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11920:	913bc000 	add	x0, x0, #0xef0
   11924:	aa0003e1 	mov	x1, x0
   11928:	f94037e0 	ldr	x0, [sp, #104]
   1192c:	97ffeb98 	bl	c78c <var_va>
   11930:	aa0003f3 	mov	x19, x0
   11934:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11938:	913be000 	add	x0, x0, #0xef8
   1193c:	aa0003e1 	mov	x1, x0
   11940:	f94037e0 	ldr	x0, [sp, #104]
   11944:	97ffeb92 	bl	c78c <var_va>
   11948:	aa0003f4 	mov	x20, x0
   1194c:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11950:	913bc000 	add	x0, x0, #0xef0
   11954:	aa0003e1 	mov	x1, x0
   11958:	f94037e0 	ldr	x0, [sp, #104]
   1195c:	97ffeba8 	bl	c7fc <var_pte>
   11960:	aa0003f5 	mov	x21, x0
   11964:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11968:	913be000 	add	x0, x0, #0xef8
   1196c:	aa0003e1 	mov	x1, x0
   11970:	f94037e0 	ldr	x0, [sp, #104]
   11974:	97ffeba2 	bl	c7fc <var_pte>
   11978:	aa0003f6 	mov	x22, x0
   1197c:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11980:	913bc000 	add	x0, x0, #0xef0
   11984:	aa0003e1 	mov	x1, x0
   11988:	f94037e0 	ldr	x0, [sp, #104]
   1198c:	97ffebe3 	bl	c918 <var_desc>
   11990:	aa0003f7 	mov	x23, x0
   11994:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11998:	913be000 	add	x0, x0, #0xef8
   1199c:	aa0003e1 	mov	x1, x0
   119a0:	f94037e0 	ldr	x0, [sp, #104]
   119a4:	97ffebdd 	bl	c918 <var_desc>
   119a8:	aa0003f8 	mov	x24, x0
   119ac:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   119b0:	913bc000 	add	x0, x0, #0xef0
   119b4:	aa0003e1 	mov	x1, x0
   119b8:	f94037e0 	ldr	x0, [sp, #104]
   119bc:	97ffebe5 	bl	c950 <var_page>
   119c0:	aa0003f9 	mov	x25, x0
   119c4:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   119c8:	913be000 	add	x0, x0, #0xef8
   119cc:	aa0003e1 	mov	x1, x0
   119d0:	f94037e0 	ldr	x0, [sp, #104]
   119d4:	97ffebdf 	bl	c950 <var_page>
   119d8:	aa0003fa 	mov	x26, x0
   119dc:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   119e0:	913c0000 	add	x0, x0, #0xf00
   119e4:	aa0003e1 	mov	x1, x0
   119e8:	f94037e0 	ldr	x0, [sp, #104]
   119ec:	97ffebe9 	bl	c990 <out_reg>
   119f0:	aa0003fb 	mov	x27, x0
   119f4:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   119f8:	913c2000 	add	x0, x0, #0xf08
   119fc:	aa0003e1 	mov	x1, x0
   11a00:	f94037e0 	ldr	x0, [sp, #104]
   11a04:	97ffebe3 	bl	c990 <out_reg>
   11a08:	aa0003fc 	mov	x28, x0
   11a0c:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11a10:	913c4000 	add	x0, x0, #0xf10
   11a14:	aa0003e1 	mov	x1, x0
   11a18:	f94037e0 	ldr	x0, [sp, #104]
   11a1c:	97ffebdd 	bl	c990 <out_reg>
   11a20:	aa0003e6 	mov	x6, x0
   11a24:	d2800020 	mov	x0, #0x1                   	// #1
   11a28:	aa1303e1 	mov	x1, x19
   11a2c:	aa1303e3 	mov	x3, x19
   11a30:	aa1403e5 	mov	x5, x20
   11a34:	f9000020 	str	x0, [x1]
   11a38:	f9400062 	ldr	x2, [x3]
   11a3c:	aa0203e4 	mov	x4, x2
   11a40:	f90000a4 	str	x4, [x5]
   11a44:	f9000362 	str	x2, [x27]
   11a48:	d503201f 	nop
   11a4c:	a9415bf5 	ldp	x21, x22, [sp, #16]
   11a50:	a94263f7 	ldp	x23, x24, [sp, #32]
   11a54:	a9436bf9 	ldp	x25, x26, [sp, #48]
   11a58:	a94473fb 	ldp	x27, x28, [sp, #64]
   11a5c:	f9402bfe 	ldr	x30, [sp, #80]
   11a60:	a8c753f3 	ldp	x19, x20, [sp], #112
   11a64:	d65f03c0 	ret

0000000000011a68 <P1>:
   11a68:	a9b953f3 	stp	x19, x20, [sp, #-112]!
   11a6c:	a9015bf5 	stp	x21, x22, [sp, #16]
   11a70:	a90263f7 	stp	x23, x24, [sp, #32]
   11a74:	a9036bf9 	stp	x25, x26, [sp, #48]
   11a78:	a90473fb 	stp	x27, x28, [sp, #64]
   11a7c:	f9002bfe 	str	x30, [sp, #80]
   11a80:	f90037e0 	str	x0, [sp, #104]
   11a84:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11a88:	913bc000 	add	x0, x0, #0xef0
   11a8c:	aa0003e1 	mov	x1, x0
   11a90:	f94037e0 	ldr	x0, [sp, #104]
   11a94:	97ffeb3e 	bl	c78c <var_va>
   11a98:	aa0003f3 	mov	x19, x0
   11a9c:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11aa0:	913be000 	add	x0, x0, #0xef8
   11aa4:	aa0003e1 	mov	x1, x0
   11aa8:	f94037e0 	ldr	x0, [sp, #104]
   11aac:	97ffeb38 	bl	c78c <var_va>
   11ab0:	aa0003f4 	mov	x20, x0
   11ab4:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11ab8:	913bc000 	add	x0, x0, #0xef0
   11abc:	aa0003e1 	mov	x1, x0
   11ac0:	f94037e0 	ldr	x0, [sp, #104]
   11ac4:	97ffeb4e 	bl	c7fc <var_pte>
   11ac8:	aa0003f5 	mov	x21, x0
   11acc:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11ad0:	913be000 	add	x0, x0, #0xef8
   11ad4:	aa0003e1 	mov	x1, x0
   11ad8:	f94037e0 	ldr	x0, [sp, #104]
   11adc:	97ffeb48 	bl	c7fc <var_pte>
   11ae0:	aa0003f6 	mov	x22, x0
   11ae4:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11ae8:	913bc000 	add	x0, x0, #0xef0
   11aec:	aa0003e1 	mov	x1, x0
   11af0:	f94037e0 	ldr	x0, [sp, #104]
   11af4:	97ffeb89 	bl	c918 <var_desc>
   11af8:	aa0003f7 	mov	x23, x0
   11afc:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11b00:	913be000 	add	x0, x0, #0xef8
   11b04:	aa0003e1 	mov	x1, x0
   11b08:	f94037e0 	ldr	x0, [sp, #104]
   11b0c:	97ffeb83 	bl	c918 <var_desc>
   11b10:	aa0003f8 	mov	x24, x0
   11b14:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11b18:	913bc000 	add	x0, x0, #0xef0
   11b1c:	aa0003e1 	mov	x1, x0
   11b20:	f94037e0 	ldr	x0, [sp, #104]
   11b24:	97ffeb8b 	bl	c950 <var_page>
   11b28:	aa0003f9 	mov	x25, x0
   11b2c:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11b30:	913be000 	add	x0, x0, #0xef8
   11b34:	aa0003e1 	mov	x1, x0
   11b38:	f94037e0 	ldr	x0, [sp, #104]
   11b3c:	97ffeb85 	bl	c950 <var_page>
   11b40:	aa0003fa 	mov	x26, x0
   11b44:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11b48:	913c0000 	add	x0, x0, #0xf00
   11b4c:	aa0003e1 	mov	x1, x0
   11b50:	f94037e0 	ldr	x0, [sp, #104]
   11b54:	97ffeb8f 	bl	c990 <out_reg>
   11b58:	aa0003fb 	mov	x27, x0
   11b5c:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11b60:	913c2000 	add	x0, x0, #0xf08
   11b64:	aa0003e1 	mov	x1, x0
   11b68:	f94037e0 	ldr	x0, [sp, #104]
   11b6c:	97ffeb89 	bl	c990 <out_reg>
   11b70:	aa0003fc 	mov	x28, x0
   11b74:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11b78:	913c4000 	add	x0, x0, #0xf10
   11b7c:	aa0003e1 	mov	x1, x0
   11b80:	f94037e0 	ldr	x0, [sp, #104]
   11b84:	97ffeb83 	bl	c990 <out_reg>
   11b88:	aa0003e4 	mov	x4, x0
   11b8c:	aa1403e1 	mov	x1, x20
   11b90:	aa1303e3 	mov	x3, x19
   11b94:	f9400020 	ldr	x0, [x1]
   11b98:	d5033fbf 	dmb	sy
   11b9c:	f9400062 	ldr	x2, [x3]
   11ba0:	f9000380 	str	x0, [x28]
   11ba4:	f9000082 	str	x2, [x4]
   11ba8:	d503201f 	nop
   11bac:	a9415bf5 	ldp	x21, x22, [sp, #16]
   11bb0:	a94263f7 	ldp	x23, x24, [sp, #32]
   11bb4:	a9436bf9 	ldp	x25, x26, [sp, #48]
   11bb8:	a94473fb 	ldp	x27, x28, [sp, #64]
   11bbc:	f9402bfe 	ldr	x30, [sp, #80]
   11bc0:	a8c753f3 	ldp	x19, x20, [sp], #112
   11bc4:	d65f03c0 	ret

0000000000011bc8 <P0>:
   11bc8:	a9ba53f3 	stp	x19, x20, [sp, #-96]!
   11bcc:	a9015bf5 	stp	x21, x22, [sp, #16]
   11bd0:	a90263f7 	stp	x23, x24, [sp, #32]
   11bd4:	a9036bf9 	stp	x25, x26, [sp, #48]
   11bd8:	a9047bfb 	stp	x27, x30, [sp, #64]
   11bdc:	f9002fe0 	str	x0, [sp, #88]
   11be0:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11be4:	913ca000 	add	x0, x0, #0xf28
   11be8:	aa0003e1 	mov	x1, x0
   11bec:	f9402fe0 	ldr	x0, [sp, #88]
   11bf0:	97ffeae7 	bl	c78c <var_va>
   11bf4:	aa0003f3 	mov	x19, x0
   11bf8:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11bfc:	913cc000 	add	x0, x0, #0xf30
   11c00:	aa0003e1 	mov	x1, x0
   11c04:	f9402fe0 	ldr	x0, [sp, #88]
   11c08:	97ffeae1 	bl	c78c <var_va>
   11c0c:	aa0003f4 	mov	x20, x0
   11c10:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11c14:	913ca000 	add	x0, x0, #0xf28
   11c18:	aa0003e1 	mov	x1, x0
   11c1c:	f9402fe0 	ldr	x0, [sp, #88]
   11c20:	97ffeaf7 	bl	c7fc <var_pte>
   11c24:	aa0003f5 	mov	x21, x0
   11c28:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11c2c:	913cc000 	add	x0, x0, #0xf30
   11c30:	aa0003e1 	mov	x1, x0
   11c34:	f9402fe0 	ldr	x0, [sp, #88]
   11c38:	97ffeaf1 	bl	c7fc <var_pte>
   11c3c:	aa0003f6 	mov	x22, x0
   11c40:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11c44:	913ca000 	add	x0, x0, #0xf28
   11c48:	aa0003e1 	mov	x1, x0
   11c4c:	f9402fe0 	ldr	x0, [sp, #88]
   11c50:	97ffeb32 	bl	c918 <var_desc>
   11c54:	aa0003f7 	mov	x23, x0
   11c58:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11c5c:	913cc000 	add	x0, x0, #0xf30
   11c60:	aa0003e1 	mov	x1, x0
   11c64:	f9402fe0 	ldr	x0, [sp, #88]
   11c68:	97ffeb2c 	bl	c918 <var_desc>
   11c6c:	aa0003f8 	mov	x24, x0
   11c70:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11c74:	913ca000 	add	x0, x0, #0xf28
   11c78:	aa0003e1 	mov	x1, x0
   11c7c:	f9402fe0 	ldr	x0, [sp, #88]
   11c80:	97ffeb34 	bl	c950 <var_page>
   11c84:	aa0003f9 	mov	x25, x0
   11c88:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11c8c:	913cc000 	add	x0, x0, #0xf30
   11c90:	aa0003e1 	mov	x1, x0
   11c94:	f9402fe0 	ldr	x0, [sp, #88]
   11c98:	97ffeb2e 	bl	c950 <var_page>
   11c9c:	aa0003fa 	mov	x26, x0
   11ca0:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11ca4:	913ce000 	add	x0, x0, #0xf38
   11ca8:	aa0003e1 	mov	x1, x0
   11cac:	f9402fe0 	ldr	x0, [sp, #88]
   11cb0:	97ffeb38 	bl	c990 <out_reg>
   11cb4:	aa0003fb 	mov	x27, x0
   11cb8:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11cbc:	913d0000 	add	x0, x0, #0xf40
   11cc0:	aa0003e1 	mov	x1, x0
   11cc4:	f9402fe0 	ldr	x0, [sp, #88]
   11cc8:	97ffeb32 	bl	c990 <out_reg>
   11ccc:	aa0003e6 	mov	x6, x0
   11cd0:	d2800020 	mov	x0, #0x1                   	// #1
   11cd4:	aa1303e1 	mov	x1, x19
   11cd8:	aa1303e3 	mov	x3, x19
   11cdc:	aa1403e5 	mov	x5, x20
   11ce0:	f9000020 	str	x0, [x1]
   11ce4:	f9400062 	ldr	x2, [x3]
   11ce8:	aa0203e4 	mov	x4, x2
   11cec:	f90000a4 	str	x4, [x5]
   11cf0:	d503201f 	nop
   11cf4:	a9415bf5 	ldp	x21, x22, [sp, #16]
   11cf8:	a94263f7 	ldp	x23, x24, [sp, #32]
   11cfc:	a9436bf9 	ldp	x25, x26, [sp, #48]
   11d00:	a9447bfb 	ldp	x27, x30, [sp, #64]
   11d04:	a8c653f3 	ldp	x19, x20, [sp], #96
   11d08:	d65f03c0 	ret

0000000000011d0c <P1>:
   11d0c:	a9ba53f3 	stp	x19, x20, [sp, #-96]!
   11d10:	a9015bf5 	stp	x21, x22, [sp, #16]
   11d14:	a90263f7 	stp	x23, x24, [sp, #32]
   11d18:	a9036bf9 	stp	x25, x26, [sp, #48]
   11d1c:	a9047bfb 	stp	x27, x30, [sp, #64]
   11d20:	f9002fe0 	str	x0, [sp, #88]
   11d24:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11d28:	913ca000 	add	x0, x0, #0xf28
   11d2c:	aa0003e1 	mov	x1, x0
   11d30:	f9402fe0 	ldr	x0, [sp, #88]
   11d34:	97ffea96 	bl	c78c <var_va>
   11d38:	aa0003f3 	mov	x19, x0
   11d3c:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11d40:	913cc000 	add	x0, x0, #0xf30
   11d44:	aa0003e1 	mov	x1, x0
   11d48:	f9402fe0 	ldr	x0, [sp, #88]
   11d4c:	97ffea90 	bl	c78c <var_va>
   11d50:	aa0003f4 	mov	x20, x0
   11d54:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11d58:	913ca000 	add	x0, x0, #0xf28
   11d5c:	aa0003e1 	mov	x1, x0
   11d60:	f9402fe0 	ldr	x0, [sp, #88]
   11d64:	97ffeaa6 	bl	c7fc <var_pte>
   11d68:	aa0003f5 	mov	x21, x0
   11d6c:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11d70:	913cc000 	add	x0, x0, #0xf30
   11d74:	aa0003e1 	mov	x1, x0
   11d78:	f9402fe0 	ldr	x0, [sp, #88]
   11d7c:	97ffeaa0 	bl	c7fc <var_pte>
   11d80:	aa0003f6 	mov	x22, x0
   11d84:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11d88:	913ca000 	add	x0, x0, #0xf28
   11d8c:	aa0003e1 	mov	x1, x0
   11d90:	f9402fe0 	ldr	x0, [sp, #88]
   11d94:	97ffeae1 	bl	c918 <var_desc>
   11d98:	aa0003f7 	mov	x23, x0
   11d9c:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11da0:	913cc000 	add	x0, x0, #0xf30
   11da4:	aa0003e1 	mov	x1, x0
   11da8:	f9402fe0 	ldr	x0, [sp, #88]
   11dac:	97ffeadb 	bl	c918 <var_desc>
   11db0:	aa0003f8 	mov	x24, x0
   11db4:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11db8:	913ca000 	add	x0, x0, #0xf28
   11dbc:	aa0003e1 	mov	x1, x0
   11dc0:	f9402fe0 	ldr	x0, [sp, #88]
   11dc4:	97ffeae3 	bl	c950 <var_page>
   11dc8:	aa0003f9 	mov	x25, x0
   11dcc:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11dd0:	913cc000 	add	x0, x0, #0xf30
   11dd4:	aa0003e1 	mov	x1, x0
   11dd8:	f9402fe0 	ldr	x0, [sp, #88]
   11ddc:	97ffeadd 	bl	c950 <var_page>
   11de0:	aa0003fa 	mov	x26, x0
   11de4:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11de8:	913ce000 	add	x0, x0, #0xf38
   11dec:	aa0003e1 	mov	x1, x0
   11df0:	f9402fe0 	ldr	x0, [sp, #88]
   11df4:	97ffeae7 	bl	c990 <out_reg>
   11df8:	aa0003fb 	mov	x27, x0
   11dfc:	b0000040 	adrp	x0, 1a000 <__FUNCTION__.3648+0x1a0>
   11e00:	913d0000 	add	x0, x0, #0xf40
   11e04:	aa0003e1 	mov	x1, x0
   11e08:	f9402fe0 	ldr	x0, [sp, #88]
   11e0c:	97ffeae1 	bl	c990 <out_reg>
   11e10:	aa0003e4 	mov	x4, x0
   11e14:	aa1403e1 	mov	x1, x20
   11e18:	aa1303e3 	mov	x3, x19
   11e1c:	f9400020 	ldr	x0, [x1]
   11e20:	d5033fbf 	dmb	sy
   11e24:	f9400062 	ldr	x2, [x3]
   11e28:	f9000360 	str	x0, [x27]
   11e2c:	f9000082 	str	x2, [x4]
   11e30:	d503201f 	nop
   11e34:	a9415bf5 	ldp	x21, x22, [sp, #16]
   11e38:	a94263f7 	ldp	x23, x24, [sp, #32]
   11e3c:	a9436bf9 	ldp	x25, x26, [sp, #48]
   11e40:	a9447bfb 	ldp	x27, x30, [sp, #64]
   11e44:	a8c653f3 	ldp	x19, x20, [sp], #96
   11e48:	d65f03c0 	ret
	...

0000000000012000 <asmprintchar>:
   12000:	90000009 	adrp	x9, 12000 <asmprintchar>
   12004:	91006129 	add	x9, x9, #0x18
   12008:	d280020a 	mov	x10, #0x10                  	// #16
   1200c:	9b007d40 	mul	x0, x10, x0
   12010:	8b000129 	add	x9, x9, x0
   12014:	d61f0120 	br	x9

0000000000012018 <asmprintchar_table>:
   12018:	d2a12000 	mov	x0, #0x9000000             	// #150994944
   1201c:	d2800601 	mov	x1, #0x30                  	// #48
   12020:	f9000001 	str	x1, [x0]
   12024:	d65f03c0 	ret
   12028:	d2a12000 	mov	x0, #0x9000000             	// #150994944
   1202c:	d2800621 	mov	x1, #0x31                  	// #49
   12030:	f9000001 	str	x1, [x0]
   12034:	d65f03c0 	ret
   12038:	d2a12000 	mov	x0, #0x9000000             	// #150994944
   1203c:	d2800641 	mov	x1, #0x32                  	// #50
   12040:	f9000001 	str	x1, [x0]
   12044:	d65f03c0 	ret
   12048:	d2a12000 	mov	x0, #0x9000000             	// #150994944
   1204c:	d2800661 	mov	x1, #0x33                  	// #51
   12050:	f9000001 	str	x1, [x0]
   12054:	d65f03c0 	ret
   12058:	d2a12000 	mov	x0, #0x9000000             	// #150994944
   1205c:	d2800681 	mov	x1, #0x34                  	// #52
   12060:	f9000001 	str	x1, [x0]
   12064:	d65f03c0 	ret
   12068:	d2a12000 	mov	x0, #0x9000000             	// #150994944
   1206c:	d28006a1 	mov	x1, #0x35                  	// #53
   12070:	f9000001 	str	x1, [x0]
   12074:	d65f03c0 	ret
   12078:	d2a12000 	mov	x0, #0x9000000             	// #150994944
   1207c:	d28006c1 	mov	x1, #0x36                  	// #54
   12080:	f9000001 	str	x1, [x0]
   12084:	d65f03c0 	ret
   12088:	d2a12000 	mov	x0, #0x9000000             	// #150994944
   1208c:	d28006e1 	mov	x1, #0x37                  	// #55
   12090:	f9000001 	str	x1, [x0]
   12094:	d65f03c0 	ret
   12098:	d2a12000 	mov	x0, #0x9000000             	// #150994944
   1209c:	d2800701 	mov	x1, #0x38                  	// #56
   120a0:	f9000001 	str	x1, [x0]
   120a4:	d65f03c0 	ret
   120a8:	d2a12000 	mov	x0, #0x9000000             	// #150994944
   120ac:	d2800721 	mov	x1, #0x39                  	// #57
   120b0:	f9000001 	str	x1, [x0]
   120b4:	d65f03c0 	ret
   120b8:	d2a12000 	mov	x0, #0x9000000             	// #150994944
   120bc:	d2800821 	mov	x1, #0x41                  	// #65
   120c0:	f9000001 	str	x1, [x0]
   120c4:	d65f03c0 	ret
   120c8:	d2a12000 	mov	x0, #0x9000000             	// #150994944
   120cc:	d2800841 	mov	x1, #0x42                  	// #66
   120d0:	f9000001 	str	x1, [x0]
   120d4:	d65f03c0 	ret
   120d8:	d2a12000 	mov	x0, #0x9000000             	// #150994944
   120dc:	d2800861 	mov	x1, #0x43                  	// #67
   120e0:	f9000001 	str	x1, [x0]
   120e4:	d65f03c0 	ret
   120e8:	d2a12000 	mov	x0, #0x9000000             	// #150994944
   120ec:	d2800881 	mov	x1, #0x44                  	// #68
   120f0:	f9000001 	str	x1, [x0]
   120f4:	d65f03c0 	ret
   120f8:	d2a12000 	mov	x0, #0x9000000             	// #150994944
   120fc:	d28008a1 	mov	x1, #0x45                  	// #69
   12100:	f9000001 	str	x1, [x0]
   12104:	d65f03c0 	ret
   12108:	d2a12000 	mov	x0, #0x9000000             	// #150994944
   1210c:	d28008c1 	mov	x1, #0x46                  	// #70
   12110:	f9000001 	str	x1, [x0]
   12114:	d65f03c0 	ret

0000000000012118 <asmphex_step>:
   12118:	aa1e03fd 	mov	x29, x30
   1211c:	aa0203e0 	mov	x0, x2
   12120:	d37cfc00 	lsr	x0, x0, #60
   12124:	d37cec42 	lsl	x2, x2, #4
   12128:	97ffffb6 	bl	12000 <asmprintchar>
   1212c:	aa1d03fe 	mov	x30, x29
   12130:	d65f03c0 	ret

0000000000012134 <asmputhex>:
   12134:	aa1e03fc 	mov	x28, x30
   12138:	aa0003e2 	mov	x2, x0
   1213c:	97fffff7 	bl	12118 <asmphex_step>
   12140:	97fffff6 	bl	12118 <asmphex_step>
   12144:	97fffff5 	bl	12118 <asmphex_step>
   12148:	97fffff4 	bl	12118 <asmphex_step>
   1214c:	97fffff3 	bl	12118 <asmphex_step>
   12150:	97fffff2 	bl	12118 <asmphex_step>
   12154:	97fffff1 	bl	12118 <asmphex_step>
   12158:	97fffff0 	bl	12118 <asmphex_step>
   1215c:	97ffffef 	bl	12118 <asmphex_step>
   12160:	97ffffee 	bl	12118 <asmphex_step>
   12164:	97ffffed 	bl	12118 <asmphex_step>
   12168:	97ffffec 	bl	12118 <asmphex_step>
   1216c:	97ffffeb 	bl	12118 <asmphex_step>
   12170:	97ffffea 	bl	12118 <asmphex_step>
   12174:	97ffffe9 	bl	12118 <asmphex_step>
   12178:	97ffffe8 	bl	12118 <asmphex_step>
   1217c:	aa1c03fe 	mov	x30, x28
   12180:	d65f03c0 	ret

0000000000012184 <el1_sp0_sync>:
   12184:	d50040bf 	msr	spsel, #0x0
   12188:	d503379f 	dsb	nsh
   1218c:	d5033fdf 	isb
   12190:	a9ae07e0 	stp	x0, x1, [sp, #-288]!
   12194:	a9010fe2 	stp	x2, x3, [sp, #16]
   12198:	a90217e4 	stp	x4, x5, [sp, #32]
   1219c:	a9031fe6 	stp	x6, x7, [sp, #48]
   121a0:	a90427e8 	stp	x8, x9, [sp, #64]
   121a4:	a9052fea 	stp	x10, x11, [sp, #80]
   121a8:	a90637ec 	stp	x12, x13, [sp, #96]
   121ac:	a9073fee 	stp	x14, x15, [sp, #112]
   121b0:	a90847f0 	stp	x16, x17, [sp, #128]
   121b4:	a9094ff2 	stp	x18, x19, [sp, #144]
   121b8:	a90a57f4 	stp	x20, x21, [sp, #160]
   121bc:	a90b5ff6 	stp	x22, x23, [sp, #176]
   121c0:	a90c67f8 	stp	x24, x25, [sp, #192]
   121c4:	a90d6ffa 	stp	x26, x27, [sp, #208]
   121c8:	a90e77fc 	stp	x28, x29, [sp, #224]
   121cc:	f9007bfe 	str	x30, [sp, #240]
   121d0:	d2800000 	mov	x0, #0x0                   	// #0
   121d4:	d5385201 	mrs	x1, esr_el1
   121d8:	910003e2 	mov	x2, sp
   121dc:	97ffcf4f 	bl	5f18 <handle_exception>
   121e0:	a9410fe2 	ldp	x2, x3, [sp, #16]
   121e4:	a94217e4 	ldp	x4, x5, [sp, #32]
   121e8:	a9431fe6 	ldp	x6, x7, [sp, #48]
   121ec:	a94427e8 	ldp	x8, x9, [sp, #64]
   121f0:	a9452fea 	ldp	x10, x11, [sp, #80]
   121f4:	a94637ec 	ldp	x12, x13, [sp, #96]
   121f8:	a9473fee 	ldp	x14, x15, [sp, #112]
   121fc:	a94847f0 	ldp	x16, x17, [sp, #128]
   12200:	a9494ff2 	ldp	x18, x19, [sp, #144]
   12204:	a94a57f4 	ldp	x20, x21, [sp, #160]
   12208:	a94b5ff6 	ldp	x22, x23, [sp, #176]
   1220c:	a94c67f8 	ldp	x24, x25, [sp, #192]
   12210:	a94d6ffa 	ldp	x26, x27, [sp, #208]
   12214:	a94e77fc 	ldp	x28, x29, [sp, #224]
   12218:	f9407bfe 	ldr	x30, [sp, #240]
   1221c:	a8d207e0 	ldp	x0, x1, [sp], #288
   12220:	d69f03e0 	eret

0000000000012224 <el1_sp0_irq>:
   12224:	d50040bf 	msr	spsel, #0x0
   12228:	d503379f 	dsb	nsh
   1222c:	d5033fdf 	isb
   12230:	a9ae07e0 	stp	x0, x1, [sp, #-288]!
   12234:	a9010fe2 	stp	x2, x3, [sp, #16]
   12238:	a90217e4 	stp	x4, x5, [sp, #32]
   1223c:	a9031fe6 	stp	x6, x7, [sp, #48]
   12240:	a90427e8 	stp	x8, x9, [sp, #64]
   12244:	a9052fea 	stp	x10, x11, [sp, #80]
   12248:	a90637ec 	stp	x12, x13, [sp, #96]
   1224c:	a9073fee 	stp	x14, x15, [sp, #112]
   12250:	a90847f0 	stp	x16, x17, [sp, #128]
   12254:	a9094ff2 	stp	x18, x19, [sp, #144]
   12258:	a90a57f4 	stp	x20, x21, [sp, #160]
   1225c:	a90b5ff6 	stp	x22, x23, [sp, #176]
   12260:	a90c67f8 	stp	x24, x25, [sp, #192]
   12264:	a90d6ffa 	stp	x26, x27, [sp, #208]
   12268:	a90e77fc 	stp	x28, x29, [sp, #224]
   1226c:	f9007bfe 	str	x30, [sp, #240]
   12270:	d2800020 	mov	x0, #0x1                   	// #1
   12274:	d5385201 	mrs	x1, esr_el1
   12278:	910003e2 	mov	x2, sp
   1227c:	97ffcf27 	bl	5f18 <handle_exception>
   12280:	a9410fe2 	ldp	x2, x3, [sp, #16]
   12284:	a94217e4 	ldp	x4, x5, [sp, #32]
   12288:	a9431fe6 	ldp	x6, x7, [sp, #48]
   1228c:	a94427e8 	ldp	x8, x9, [sp, #64]
   12290:	a9452fea 	ldp	x10, x11, [sp, #80]
   12294:	a94637ec 	ldp	x12, x13, [sp, #96]
   12298:	a9473fee 	ldp	x14, x15, [sp, #112]
   1229c:	a94847f0 	ldp	x16, x17, [sp, #128]
   122a0:	a9494ff2 	ldp	x18, x19, [sp, #144]
   122a4:	a94a57f4 	ldp	x20, x21, [sp, #160]
   122a8:	a94b5ff6 	ldp	x22, x23, [sp, #176]
   122ac:	a94c67f8 	ldp	x24, x25, [sp, #192]
   122b0:	a94d6ffa 	ldp	x26, x27, [sp, #208]
   122b4:	a94e77fc 	ldp	x28, x29, [sp, #224]
   122b8:	f9407bfe 	ldr	x30, [sp, #240]
   122bc:	a8d207e0 	ldp	x0, x1, [sp], #288
   122c0:	d69f03e0 	eret

00000000000122c4 <el1_sp0_fiq>:
   122c4:	d50040bf 	msr	spsel, #0x0
   122c8:	d503379f 	dsb	nsh
   122cc:	d5033fdf 	isb
   122d0:	a9ae07e0 	stp	x0, x1, [sp, #-288]!
   122d4:	a9010fe2 	stp	x2, x3, [sp, #16]
   122d8:	a90217e4 	stp	x4, x5, [sp, #32]
   122dc:	a9031fe6 	stp	x6, x7, [sp, #48]
   122e0:	a90427e8 	stp	x8, x9, [sp, #64]
   122e4:	a9052fea 	stp	x10, x11, [sp, #80]
   122e8:	a90637ec 	stp	x12, x13, [sp, #96]
   122ec:	a9073fee 	stp	x14, x15, [sp, #112]
   122f0:	a90847f0 	stp	x16, x17, [sp, #128]
   122f4:	a9094ff2 	stp	x18, x19, [sp, #144]
   122f8:	a90a57f4 	stp	x20, x21, [sp, #160]
   122fc:	a90b5ff6 	stp	x22, x23, [sp, #176]
   12300:	a90c67f8 	stp	x24, x25, [sp, #192]
   12304:	a90d6ffa 	stp	x26, x27, [sp, #208]
   12308:	a90e77fc 	stp	x28, x29, [sp, #224]
   1230c:	f9007bfe 	str	x30, [sp, #240]
   12310:	d2800040 	mov	x0, #0x2                   	// #2
   12314:	d5385201 	mrs	x1, esr_el1
   12318:	910003e2 	mov	x2, sp
   1231c:	97ffceff 	bl	5f18 <handle_exception>
   12320:	a9410fe2 	ldp	x2, x3, [sp, #16]
   12324:	a94217e4 	ldp	x4, x5, [sp, #32]
   12328:	a9431fe6 	ldp	x6, x7, [sp, #48]
   1232c:	a94427e8 	ldp	x8, x9, [sp, #64]
   12330:	a9452fea 	ldp	x10, x11, [sp, #80]
   12334:	a94637ec 	ldp	x12, x13, [sp, #96]
   12338:	a9473fee 	ldp	x14, x15, [sp, #112]
   1233c:	a94847f0 	ldp	x16, x17, [sp, #128]
   12340:	a9494ff2 	ldp	x18, x19, [sp, #144]
   12344:	a94a57f4 	ldp	x20, x21, [sp, #160]
   12348:	a94b5ff6 	ldp	x22, x23, [sp, #176]
   1234c:	a94c67f8 	ldp	x24, x25, [sp, #192]
   12350:	a94d6ffa 	ldp	x26, x27, [sp, #208]
   12354:	a94e77fc 	ldp	x28, x29, [sp, #224]
   12358:	f9407bfe 	ldr	x30, [sp, #240]
   1235c:	a8d207e0 	ldp	x0, x1, [sp], #288
   12360:	d69f03e0 	eret

0000000000012364 <el1_sp0_serror>:
   12364:	d50040bf 	msr	spsel, #0x0
   12368:	d503379f 	dsb	nsh
   1236c:	d5033fdf 	isb
   12370:	a9ae07e0 	stp	x0, x1, [sp, #-288]!
   12374:	a9010fe2 	stp	x2, x3, [sp, #16]
   12378:	a90217e4 	stp	x4, x5, [sp, #32]
   1237c:	a9031fe6 	stp	x6, x7, [sp, #48]
   12380:	a90427e8 	stp	x8, x9, [sp, #64]
   12384:	a9052fea 	stp	x10, x11, [sp, #80]
   12388:	a90637ec 	stp	x12, x13, [sp, #96]
   1238c:	a9073fee 	stp	x14, x15, [sp, #112]
   12390:	a90847f0 	stp	x16, x17, [sp, #128]
   12394:	a9094ff2 	stp	x18, x19, [sp, #144]
   12398:	a90a57f4 	stp	x20, x21, [sp, #160]
   1239c:	a90b5ff6 	stp	x22, x23, [sp, #176]
   123a0:	a90c67f8 	stp	x24, x25, [sp, #192]
   123a4:	a90d6ffa 	stp	x26, x27, [sp, #208]
   123a8:	a90e77fc 	stp	x28, x29, [sp, #224]
   123ac:	f9007bfe 	str	x30, [sp, #240]
   123b0:	d2800060 	mov	x0, #0x3                   	// #3
   123b4:	d5385201 	mrs	x1, esr_el1
   123b8:	910003e2 	mov	x2, sp
   123bc:	97ffced7 	bl	5f18 <handle_exception>
   123c0:	a9410fe2 	ldp	x2, x3, [sp, #16]
   123c4:	a94217e4 	ldp	x4, x5, [sp, #32]
   123c8:	a9431fe6 	ldp	x6, x7, [sp, #48]
   123cc:	a94427e8 	ldp	x8, x9, [sp, #64]
   123d0:	a9452fea 	ldp	x10, x11, [sp, #80]
   123d4:	a94637ec 	ldp	x12, x13, [sp, #96]
   123d8:	a9473fee 	ldp	x14, x15, [sp, #112]
   123dc:	a94847f0 	ldp	x16, x17, [sp, #128]
   123e0:	a9494ff2 	ldp	x18, x19, [sp, #144]
   123e4:	a94a57f4 	ldp	x20, x21, [sp, #160]
   123e8:	a94b5ff6 	ldp	x22, x23, [sp, #176]
   123ec:	a94c67f8 	ldp	x24, x25, [sp, #192]
   123f0:	a94d6ffa 	ldp	x26, x27, [sp, #208]
   123f4:	a94e77fc 	ldp	x28, x29, [sp, #224]
   123f8:	f9407bfe 	ldr	x30, [sp, #240]
   123fc:	a8d207e0 	ldp	x0, x1, [sp], #288
   12400:	d69f03e0 	eret

0000000000012404 <el1_spx_sync>:
   12404:	d50040bf 	msr	spsel, #0x0
   12408:	d503379f 	dsb	nsh
   1240c:	d5033fdf 	isb
   12410:	a9ae07e0 	stp	x0, x1, [sp, #-288]!
   12414:	a9010fe2 	stp	x2, x3, [sp, #16]
   12418:	a90217e4 	stp	x4, x5, [sp, #32]
   1241c:	a9031fe6 	stp	x6, x7, [sp, #48]
   12420:	a90427e8 	stp	x8, x9, [sp, #64]
   12424:	a9052fea 	stp	x10, x11, [sp, #80]
   12428:	a90637ec 	stp	x12, x13, [sp, #96]
   1242c:	a9073fee 	stp	x14, x15, [sp, #112]
   12430:	a90847f0 	stp	x16, x17, [sp, #128]
   12434:	a9094ff2 	stp	x18, x19, [sp, #144]
   12438:	a90a57f4 	stp	x20, x21, [sp, #160]
   1243c:	a90b5ff6 	stp	x22, x23, [sp, #176]
   12440:	a90c67f8 	stp	x24, x25, [sp, #192]
   12444:	a90d6ffa 	stp	x26, x27, [sp, #208]
   12448:	a90e77fc 	stp	x28, x29, [sp, #224]
   1244c:	f9007bfe 	str	x30, [sp, #240]
   12450:	d2800080 	mov	x0, #0x4                   	// #4
   12454:	d5385201 	mrs	x1, esr_el1
   12458:	910003e2 	mov	x2, sp
   1245c:	97ffceaf 	bl	5f18 <handle_exception>
   12460:	a9410fe2 	ldp	x2, x3, [sp, #16]
   12464:	a94217e4 	ldp	x4, x5, [sp, #32]
   12468:	a9431fe6 	ldp	x6, x7, [sp, #48]
   1246c:	a94427e8 	ldp	x8, x9, [sp, #64]
   12470:	a9452fea 	ldp	x10, x11, [sp, #80]
   12474:	a94637ec 	ldp	x12, x13, [sp, #96]
   12478:	a9473fee 	ldp	x14, x15, [sp, #112]
   1247c:	a94847f0 	ldp	x16, x17, [sp, #128]
   12480:	a9494ff2 	ldp	x18, x19, [sp, #144]
   12484:	a94a57f4 	ldp	x20, x21, [sp, #160]
   12488:	a94b5ff6 	ldp	x22, x23, [sp, #176]
   1248c:	a94c67f8 	ldp	x24, x25, [sp, #192]
   12490:	a94d6ffa 	ldp	x26, x27, [sp, #208]
   12494:	a94e77fc 	ldp	x28, x29, [sp, #224]
   12498:	f9407bfe 	ldr	x30, [sp, #240]
   1249c:	a8d207e0 	ldp	x0, x1, [sp], #288
   124a0:	d69f03e0 	eret

00000000000124a4 <el1_spx_irq>:
   124a4:	d50040bf 	msr	spsel, #0x0
   124a8:	d503379f 	dsb	nsh
   124ac:	d5033fdf 	isb
   124b0:	a9ae07e0 	stp	x0, x1, [sp, #-288]!
   124b4:	a9010fe2 	stp	x2, x3, [sp, #16]
   124b8:	a90217e4 	stp	x4, x5, [sp, #32]
   124bc:	a9031fe6 	stp	x6, x7, [sp, #48]
   124c0:	a90427e8 	stp	x8, x9, [sp, #64]
   124c4:	a9052fea 	stp	x10, x11, [sp, #80]
   124c8:	a90637ec 	stp	x12, x13, [sp, #96]
   124cc:	a9073fee 	stp	x14, x15, [sp, #112]
   124d0:	a90847f0 	stp	x16, x17, [sp, #128]
   124d4:	a9094ff2 	stp	x18, x19, [sp, #144]
   124d8:	a90a57f4 	stp	x20, x21, [sp, #160]
   124dc:	a90b5ff6 	stp	x22, x23, [sp, #176]
   124e0:	a90c67f8 	stp	x24, x25, [sp, #192]
   124e4:	a90d6ffa 	stp	x26, x27, [sp, #208]
   124e8:	a90e77fc 	stp	x28, x29, [sp, #224]
   124ec:	f9007bfe 	str	x30, [sp, #240]
   124f0:	d28000a0 	mov	x0, #0x5                   	// #5
   124f4:	d5385201 	mrs	x1, esr_el1
   124f8:	910003e2 	mov	x2, sp
   124fc:	97ffce87 	bl	5f18 <handle_exception>
   12500:	a9410fe2 	ldp	x2, x3, [sp, #16]
   12504:	a94217e4 	ldp	x4, x5, [sp, #32]
   12508:	a9431fe6 	ldp	x6, x7, [sp, #48]
   1250c:	a94427e8 	ldp	x8, x9, [sp, #64]
   12510:	a9452fea 	ldp	x10, x11, [sp, #80]
   12514:	a94637ec 	ldp	x12, x13, [sp, #96]
   12518:	a9473fee 	ldp	x14, x15, [sp, #112]
   1251c:	a94847f0 	ldp	x16, x17, [sp, #128]
   12520:	a9494ff2 	ldp	x18, x19, [sp, #144]
   12524:	a94a57f4 	ldp	x20, x21, [sp, #160]
   12528:	a94b5ff6 	ldp	x22, x23, [sp, #176]
   1252c:	a94c67f8 	ldp	x24, x25, [sp, #192]
   12530:	a94d6ffa 	ldp	x26, x27, [sp, #208]
   12534:	a94e77fc 	ldp	x28, x29, [sp, #224]
   12538:	f9407bfe 	ldr	x30, [sp, #240]
   1253c:	a8d207e0 	ldp	x0, x1, [sp], #288
   12540:	d69f03e0 	eret

0000000000012544 <el1_spx_fiq>:
   12544:	d50040bf 	msr	spsel, #0x0
   12548:	d503379f 	dsb	nsh
   1254c:	d5033fdf 	isb
   12550:	a9ae07e0 	stp	x0, x1, [sp, #-288]!
   12554:	a9010fe2 	stp	x2, x3, [sp, #16]
   12558:	a90217e4 	stp	x4, x5, [sp, #32]
   1255c:	a9031fe6 	stp	x6, x7, [sp, #48]
   12560:	a90427e8 	stp	x8, x9, [sp, #64]
   12564:	a9052fea 	stp	x10, x11, [sp, #80]
   12568:	a90637ec 	stp	x12, x13, [sp, #96]
   1256c:	a9073fee 	stp	x14, x15, [sp, #112]
   12570:	a90847f0 	stp	x16, x17, [sp, #128]
   12574:	a9094ff2 	stp	x18, x19, [sp, #144]
   12578:	a90a57f4 	stp	x20, x21, [sp, #160]
   1257c:	a90b5ff6 	stp	x22, x23, [sp, #176]
   12580:	a90c67f8 	stp	x24, x25, [sp, #192]
   12584:	a90d6ffa 	stp	x26, x27, [sp, #208]
   12588:	a90e77fc 	stp	x28, x29, [sp, #224]
   1258c:	f9007bfe 	str	x30, [sp, #240]
   12590:	d28000c0 	mov	x0, #0x6                   	// #6
   12594:	d5385201 	mrs	x1, esr_el1
   12598:	910003e2 	mov	x2, sp
   1259c:	97ffce5f 	bl	5f18 <handle_exception>
   125a0:	a9410fe2 	ldp	x2, x3, [sp, #16]
   125a4:	a94217e4 	ldp	x4, x5, [sp, #32]
   125a8:	a9431fe6 	ldp	x6, x7, [sp, #48]
   125ac:	a94427e8 	ldp	x8, x9, [sp, #64]
   125b0:	a9452fea 	ldp	x10, x11, [sp, #80]
   125b4:	a94637ec 	ldp	x12, x13, [sp, #96]
   125b8:	a9473fee 	ldp	x14, x15, [sp, #112]
   125bc:	a94847f0 	ldp	x16, x17, [sp, #128]
   125c0:	a9494ff2 	ldp	x18, x19, [sp, #144]
   125c4:	a94a57f4 	ldp	x20, x21, [sp, #160]
   125c8:	a94b5ff6 	ldp	x22, x23, [sp, #176]
   125cc:	a94c67f8 	ldp	x24, x25, [sp, #192]
   125d0:	a94d6ffa 	ldp	x26, x27, [sp, #208]
   125d4:	a94e77fc 	ldp	x28, x29, [sp, #224]
   125d8:	f9407bfe 	ldr	x30, [sp, #240]
   125dc:	a8d207e0 	ldp	x0, x1, [sp], #288
   125e0:	d69f03e0 	eret

00000000000125e4 <el1_spx_serror>:
   125e4:	d50040bf 	msr	spsel, #0x0
   125e8:	d503379f 	dsb	nsh
   125ec:	d5033fdf 	isb
   125f0:	a9ae07e0 	stp	x0, x1, [sp, #-288]!
   125f4:	a9010fe2 	stp	x2, x3, [sp, #16]
   125f8:	a90217e4 	stp	x4, x5, [sp, #32]
   125fc:	a9031fe6 	stp	x6, x7, [sp, #48]
   12600:	a90427e8 	stp	x8, x9, [sp, #64]
   12604:	a9052fea 	stp	x10, x11, [sp, #80]
   12608:	a90637ec 	stp	x12, x13, [sp, #96]
   1260c:	a9073fee 	stp	x14, x15, [sp, #112]
   12610:	a90847f0 	stp	x16, x17, [sp, #128]
   12614:	a9094ff2 	stp	x18, x19, [sp, #144]
   12618:	a90a57f4 	stp	x20, x21, [sp, #160]
   1261c:	a90b5ff6 	stp	x22, x23, [sp, #176]
   12620:	a90c67f8 	stp	x24, x25, [sp, #192]
   12624:	a90d6ffa 	stp	x26, x27, [sp, #208]
   12628:	a90e77fc 	stp	x28, x29, [sp, #224]
   1262c:	f9007bfe 	str	x30, [sp, #240]
   12630:	d28000e0 	mov	x0, #0x7                   	// #7
   12634:	d5385201 	mrs	x1, esr_el1
   12638:	910003e2 	mov	x2, sp
   1263c:	97ffce37 	bl	5f18 <handle_exception>
   12640:	a9410fe2 	ldp	x2, x3, [sp, #16]
   12644:	a94217e4 	ldp	x4, x5, [sp, #32]
   12648:	a9431fe6 	ldp	x6, x7, [sp, #48]
   1264c:	a94427e8 	ldp	x8, x9, [sp, #64]
   12650:	a9452fea 	ldp	x10, x11, [sp, #80]
   12654:	a94637ec 	ldp	x12, x13, [sp, #96]
   12658:	a9473fee 	ldp	x14, x15, [sp, #112]
   1265c:	a94847f0 	ldp	x16, x17, [sp, #128]
   12660:	a9494ff2 	ldp	x18, x19, [sp, #144]
   12664:	a94a57f4 	ldp	x20, x21, [sp, #160]
   12668:	a94b5ff6 	ldp	x22, x23, [sp, #176]
   1266c:	a94c67f8 	ldp	x24, x25, [sp, #192]
   12670:	a94d6ffa 	ldp	x26, x27, [sp, #208]
   12674:	a94e77fc 	ldp	x28, x29, [sp, #224]
   12678:	f9407bfe 	ldr	x30, [sp, #240]
   1267c:	a8d207e0 	ldp	x0, x1, [sp], #288
   12680:	d69f03e0 	eret

0000000000012684 <el0_64_sync>:
   12684:	d50040bf 	msr	spsel, #0x0
   12688:	d503379f 	dsb	nsh
   1268c:	d5033fdf 	isb
   12690:	a9ae07e0 	stp	x0, x1, [sp, #-288]!
   12694:	a9010fe2 	stp	x2, x3, [sp, #16]
   12698:	a90217e4 	stp	x4, x5, [sp, #32]
   1269c:	a9031fe6 	stp	x6, x7, [sp, #48]
   126a0:	a90427e8 	stp	x8, x9, [sp, #64]
   126a4:	a9052fea 	stp	x10, x11, [sp, #80]
   126a8:	a90637ec 	stp	x12, x13, [sp, #96]
   126ac:	a9073fee 	stp	x14, x15, [sp, #112]
   126b0:	a90847f0 	stp	x16, x17, [sp, #128]
   126b4:	a9094ff2 	stp	x18, x19, [sp, #144]
   126b8:	a90a57f4 	stp	x20, x21, [sp, #160]
   126bc:	a90b5ff6 	stp	x22, x23, [sp, #176]
   126c0:	a90c67f8 	stp	x24, x25, [sp, #192]
   126c4:	a90d6ffa 	stp	x26, x27, [sp, #208]
   126c8:	a90e77fc 	stp	x28, x29, [sp, #224]
   126cc:	f9007bfe 	str	x30, [sp, #240]
   126d0:	d2800100 	mov	x0, #0x8                   	// #8
   126d4:	d5385201 	mrs	x1, esr_el1
   126d8:	910003e2 	mov	x2, sp
   126dc:	97ffce0f 	bl	5f18 <handle_exception>
   126e0:	a9410fe2 	ldp	x2, x3, [sp, #16]
   126e4:	a94217e4 	ldp	x4, x5, [sp, #32]
   126e8:	a9431fe6 	ldp	x6, x7, [sp, #48]
   126ec:	a94427e8 	ldp	x8, x9, [sp, #64]
   126f0:	a9452fea 	ldp	x10, x11, [sp, #80]
   126f4:	a94637ec 	ldp	x12, x13, [sp, #96]
   126f8:	a9473fee 	ldp	x14, x15, [sp, #112]
   126fc:	a94847f0 	ldp	x16, x17, [sp, #128]
   12700:	a9494ff2 	ldp	x18, x19, [sp, #144]
   12704:	a94a57f4 	ldp	x20, x21, [sp, #160]
   12708:	a94b5ff6 	ldp	x22, x23, [sp, #176]
   1270c:	a94c67f8 	ldp	x24, x25, [sp, #192]
   12710:	a94d6ffa 	ldp	x26, x27, [sp, #208]
   12714:	a94e77fc 	ldp	x28, x29, [sp, #224]
   12718:	f9407bfe 	ldr	x30, [sp, #240]
   1271c:	a8d207e0 	ldp	x0, x1, [sp], #288
   12720:	d69f03e0 	eret

0000000000012724 <el0_64_irq>:
   12724:	d50040bf 	msr	spsel, #0x0
   12728:	d503379f 	dsb	nsh
   1272c:	d5033fdf 	isb
   12730:	a9ae07e0 	stp	x0, x1, [sp, #-288]!
   12734:	a9010fe2 	stp	x2, x3, [sp, #16]
   12738:	a90217e4 	stp	x4, x5, [sp, #32]
   1273c:	a9031fe6 	stp	x6, x7, [sp, #48]
   12740:	a90427e8 	stp	x8, x9, [sp, #64]
   12744:	a9052fea 	stp	x10, x11, [sp, #80]
   12748:	a90637ec 	stp	x12, x13, [sp, #96]
   1274c:	a9073fee 	stp	x14, x15, [sp, #112]
   12750:	a90847f0 	stp	x16, x17, [sp, #128]
   12754:	a9094ff2 	stp	x18, x19, [sp, #144]
   12758:	a90a57f4 	stp	x20, x21, [sp, #160]
   1275c:	a90b5ff6 	stp	x22, x23, [sp, #176]
   12760:	a90c67f8 	stp	x24, x25, [sp, #192]
   12764:	a90d6ffa 	stp	x26, x27, [sp, #208]
   12768:	a90e77fc 	stp	x28, x29, [sp, #224]
   1276c:	f9007bfe 	str	x30, [sp, #240]
   12770:	d2800120 	mov	x0, #0x9                   	// #9
   12774:	d5385201 	mrs	x1, esr_el1
   12778:	910003e2 	mov	x2, sp
   1277c:	97ffcde7 	bl	5f18 <handle_exception>
   12780:	a9410fe2 	ldp	x2, x3, [sp, #16]
   12784:	a94217e4 	ldp	x4, x5, [sp, #32]
   12788:	a9431fe6 	ldp	x6, x7, [sp, #48]
   1278c:	a94427e8 	ldp	x8, x9, [sp, #64]
   12790:	a9452fea 	ldp	x10, x11, [sp, #80]
   12794:	a94637ec 	ldp	x12, x13, [sp, #96]
   12798:	a9473fee 	ldp	x14, x15, [sp, #112]
   1279c:	a94847f0 	ldp	x16, x17, [sp, #128]
   127a0:	a9494ff2 	ldp	x18, x19, [sp, #144]
   127a4:	a94a57f4 	ldp	x20, x21, [sp, #160]
   127a8:	a94b5ff6 	ldp	x22, x23, [sp, #176]
   127ac:	a94c67f8 	ldp	x24, x25, [sp, #192]
   127b0:	a94d6ffa 	ldp	x26, x27, [sp, #208]
   127b4:	a94e77fc 	ldp	x28, x29, [sp, #224]
   127b8:	f9407bfe 	ldr	x30, [sp, #240]
   127bc:	a8d207e0 	ldp	x0, x1, [sp], #288
   127c0:	d69f03e0 	eret

00000000000127c4 <el0_64_fiq>:
   127c4:	d50040bf 	msr	spsel, #0x0
   127c8:	d503379f 	dsb	nsh
   127cc:	d5033fdf 	isb
   127d0:	a9ae07e0 	stp	x0, x1, [sp, #-288]!
   127d4:	a9010fe2 	stp	x2, x3, [sp, #16]
   127d8:	a90217e4 	stp	x4, x5, [sp, #32]
   127dc:	a9031fe6 	stp	x6, x7, [sp, #48]
   127e0:	a90427e8 	stp	x8, x9, [sp, #64]
   127e4:	a9052fea 	stp	x10, x11, [sp, #80]
   127e8:	a90637ec 	stp	x12, x13, [sp, #96]
   127ec:	a9073fee 	stp	x14, x15, [sp, #112]
   127f0:	a90847f0 	stp	x16, x17, [sp, #128]
   127f4:	a9094ff2 	stp	x18, x19, [sp, #144]
   127f8:	a90a57f4 	stp	x20, x21, [sp, #160]
   127fc:	a90b5ff6 	stp	x22, x23, [sp, #176]
   12800:	a90c67f8 	stp	x24, x25, [sp, #192]
   12804:	a90d6ffa 	stp	x26, x27, [sp, #208]
   12808:	a90e77fc 	stp	x28, x29, [sp, #224]
   1280c:	f9007bfe 	str	x30, [sp, #240]
   12810:	d2800140 	mov	x0, #0xa                   	// #10
   12814:	d5385201 	mrs	x1, esr_el1
   12818:	910003e2 	mov	x2, sp
   1281c:	97ffcdbf 	bl	5f18 <handle_exception>
   12820:	a9410fe2 	ldp	x2, x3, [sp, #16]
   12824:	a94217e4 	ldp	x4, x5, [sp, #32]
   12828:	a9431fe6 	ldp	x6, x7, [sp, #48]
   1282c:	a94427e8 	ldp	x8, x9, [sp, #64]
   12830:	a9452fea 	ldp	x10, x11, [sp, #80]
   12834:	a94637ec 	ldp	x12, x13, [sp, #96]
   12838:	a9473fee 	ldp	x14, x15, [sp, #112]
   1283c:	a94847f0 	ldp	x16, x17, [sp, #128]
   12840:	a9494ff2 	ldp	x18, x19, [sp, #144]
   12844:	a94a57f4 	ldp	x20, x21, [sp, #160]
   12848:	a94b5ff6 	ldp	x22, x23, [sp, #176]
   1284c:	a94c67f8 	ldp	x24, x25, [sp, #192]
   12850:	a94d6ffa 	ldp	x26, x27, [sp, #208]
   12854:	a94e77fc 	ldp	x28, x29, [sp, #224]
   12858:	f9407bfe 	ldr	x30, [sp, #240]
   1285c:	a8d207e0 	ldp	x0, x1, [sp], #288
   12860:	d69f03e0 	eret

0000000000012864 <el0_64_serror>:
   12864:	d50040bf 	msr	spsel, #0x0
   12868:	d503379f 	dsb	nsh
   1286c:	d5033fdf 	isb
   12870:	a9ae07e0 	stp	x0, x1, [sp, #-288]!
   12874:	a9010fe2 	stp	x2, x3, [sp, #16]
   12878:	a90217e4 	stp	x4, x5, [sp, #32]
   1287c:	a9031fe6 	stp	x6, x7, [sp, #48]
   12880:	a90427e8 	stp	x8, x9, [sp, #64]
   12884:	a9052fea 	stp	x10, x11, [sp, #80]
   12888:	a90637ec 	stp	x12, x13, [sp, #96]
   1288c:	a9073fee 	stp	x14, x15, [sp, #112]
   12890:	a90847f0 	stp	x16, x17, [sp, #128]
   12894:	a9094ff2 	stp	x18, x19, [sp, #144]
   12898:	a90a57f4 	stp	x20, x21, [sp, #160]
   1289c:	a90b5ff6 	stp	x22, x23, [sp, #176]
   128a0:	a90c67f8 	stp	x24, x25, [sp, #192]
   128a4:	a90d6ffa 	stp	x26, x27, [sp, #208]
   128a8:	a90e77fc 	stp	x28, x29, [sp, #224]
   128ac:	f9007bfe 	str	x30, [sp, #240]
   128b0:	d2800160 	mov	x0, #0xb                   	// #11
   128b4:	d5385201 	mrs	x1, esr_el1
   128b8:	910003e2 	mov	x2, sp
   128bc:	97ffcd97 	bl	5f18 <handle_exception>
   128c0:	a9410fe2 	ldp	x2, x3, [sp, #16]
   128c4:	a94217e4 	ldp	x4, x5, [sp, #32]
   128c8:	a9431fe6 	ldp	x6, x7, [sp, #48]
   128cc:	a94427e8 	ldp	x8, x9, [sp, #64]
   128d0:	a9452fea 	ldp	x10, x11, [sp, #80]
   128d4:	a94637ec 	ldp	x12, x13, [sp, #96]
   128d8:	a9473fee 	ldp	x14, x15, [sp, #112]
   128dc:	a94847f0 	ldp	x16, x17, [sp, #128]
   128e0:	a9494ff2 	ldp	x18, x19, [sp, #144]
   128e4:	a94a57f4 	ldp	x20, x21, [sp, #160]
   128e8:	a94b5ff6 	ldp	x22, x23, [sp, #176]
   128ec:	a94c67f8 	ldp	x24, x25, [sp, #192]
   128f0:	a94d6ffa 	ldp	x26, x27, [sp, #208]
   128f4:	a94e77fc 	ldp	x28, x29, [sp, #224]
   128f8:	f9407bfe 	ldr	x30, [sp, #240]
   128fc:	a8d207e0 	ldp	x0, x1, [sp], #288
   12900:	d69f03e0 	eret

0000000000012904 <el0_32_sync>:
   12904:	d50040bf 	msr	spsel, #0x0
   12908:	d503379f 	dsb	nsh
   1290c:	d5033fdf 	isb
   12910:	a9ae07e0 	stp	x0, x1, [sp, #-288]!
   12914:	a9010fe2 	stp	x2, x3, [sp, #16]
   12918:	a90217e4 	stp	x4, x5, [sp, #32]
   1291c:	a9031fe6 	stp	x6, x7, [sp, #48]
   12920:	a90427e8 	stp	x8, x9, [sp, #64]
   12924:	a9052fea 	stp	x10, x11, [sp, #80]
   12928:	a90637ec 	stp	x12, x13, [sp, #96]
   1292c:	a9073fee 	stp	x14, x15, [sp, #112]
   12930:	a90847f0 	stp	x16, x17, [sp, #128]
   12934:	a9094ff2 	stp	x18, x19, [sp, #144]
   12938:	a90a57f4 	stp	x20, x21, [sp, #160]
   1293c:	a90b5ff6 	stp	x22, x23, [sp, #176]
   12940:	a90c67f8 	stp	x24, x25, [sp, #192]
   12944:	a90d6ffa 	stp	x26, x27, [sp, #208]
   12948:	a90e77fc 	stp	x28, x29, [sp, #224]
   1294c:	f9007bfe 	str	x30, [sp, #240]
   12950:	d2800180 	mov	x0, #0xc                   	// #12
   12954:	d5385201 	mrs	x1, esr_el1
   12958:	910003e2 	mov	x2, sp
   1295c:	97ffcd6f 	bl	5f18 <handle_exception>
   12960:	a9410fe2 	ldp	x2, x3, [sp, #16]
   12964:	a94217e4 	ldp	x4, x5, [sp, #32]
   12968:	a9431fe6 	ldp	x6, x7, [sp, #48]
   1296c:	a94427e8 	ldp	x8, x9, [sp, #64]
   12970:	a9452fea 	ldp	x10, x11, [sp, #80]
   12974:	a94637ec 	ldp	x12, x13, [sp, #96]
   12978:	a9473fee 	ldp	x14, x15, [sp, #112]
   1297c:	a94847f0 	ldp	x16, x17, [sp, #128]
   12980:	a9494ff2 	ldp	x18, x19, [sp, #144]
   12984:	a94a57f4 	ldp	x20, x21, [sp, #160]
   12988:	a94b5ff6 	ldp	x22, x23, [sp, #176]
   1298c:	a94c67f8 	ldp	x24, x25, [sp, #192]
   12990:	a94d6ffa 	ldp	x26, x27, [sp, #208]
   12994:	a94e77fc 	ldp	x28, x29, [sp, #224]
   12998:	f9407bfe 	ldr	x30, [sp, #240]
   1299c:	a8d207e0 	ldp	x0, x1, [sp], #288
   129a0:	d69f03e0 	eret

00000000000129a4 <el0_32_irq>:
   129a4:	d50040bf 	msr	spsel, #0x0
   129a8:	d503379f 	dsb	nsh
   129ac:	d5033fdf 	isb
   129b0:	a9ae07e0 	stp	x0, x1, [sp, #-288]!
   129b4:	a9010fe2 	stp	x2, x3, [sp, #16]
   129b8:	a90217e4 	stp	x4, x5, [sp, #32]
   129bc:	a9031fe6 	stp	x6, x7, [sp, #48]
   129c0:	a90427e8 	stp	x8, x9, [sp, #64]
   129c4:	a9052fea 	stp	x10, x11, [sp, #80]
   129c8:	a90637ec 	stp	x12, x13, [sp, #96]
   129cc:	a9073fee 	stp	x14, x15, [sp, #112]
   129d0:	a90847f0 	stp	x16, x17, [sp, #128]
   129d4:	a9094ff2 	stp	x18, x19, [sp, #144]
   129d8:	a90a57f4 	stp	x20, x21, [sp, #160]
   129dc:	a90b5ff6 	stp	x22, x23, [sp, #176]
   129e0:	a90c67f8 	stp	x24, x25, [sp, #192]
   129e4:	a90d6ffa 	stp	x26, x27, [sp, #208]
   129e8:	a90e77fc 	stp	x28, x29, [sp, #224]
   129ec:	f9007bfe 	str	x30, [sp, #240]
   129f0:	d28001a0 	mov	x0, #0xd                   	// #13
   129f4:	d5385201 	mrs	x1, esr_el1
   129f8:	910003e2 	mov	x2, sp
   129fc:	97ffcd47 	bl	5f18 <handle_exception>
   12a00:	a9410fe2 	ldp	x2, x3, [sp, #16]
   12a04:	a94217e4 	ldp	x4, x5, [sp, #32]
   12a08:	a9431fe6 	ldp	x6, x7, [sp, #48]
   12a0c:	a94427e8 	ldp	x8, x9, [sp, #64]
   12a10:	a9452fea 	ldp	x10, x11, [sp, #80]
   12a14:	a94637ec 	ldp	x12, x13, [sp, #96]
   12a18:	a9473fee 	ldp	x14, x15, [sp, #112]
   12a1c:	a94847f0 	ldp	x16, x17, [sp, #128]
   12a20:	a9494ff2 	ldp	x18, x19, [sp, #144]
   12a24:	a94a57f4 	ldp	x20, x21, [sp, #160]
   12a28:	a94b5ff6 	ldp	x22, x23, [sp, #176]
   12a2c:	a94c67f8 	ldp	x24, x25, [sp, #192]
   12a30:	a94d6ffa 	ldp	x26, x27, [sp, #208]
   12a34:	a94e77fc 	ldp	x28, x29, [sp, #224]
   12a38:	f9407bfe 	ldr	x30, [sp, #240]
   12a3c:	a8d207e0 	ldp	x0, x1, [sp], #288
   12a40:	d69f03e0 	eret

0000000000012a44 <el0_32_fiq>:
   12a44:	d50040bf 	msr	spsel, #0x0
   12a48:	d503379f 	dsb	nsh
   12a4c:	d5033fdf 	isb
   12a50:	a9ae07e0 	stp	x0, x1, [sp, #-288]!
   12a54:	a9010fe2 	stp	x2, x3, [sp, #16]
   12a58:	a90217e4 	stp	x4, x5, [sp, #32]
   12a5c:	a9031fe6 	stp	x6, x7, [sp, #48]
   12a60:	a90427e8 	stp	x8, x9, [sp, #64]
   12a64:	a9052fea 	stp	x10, x11, [sp, #80]
   12a68:	a90637ec 	stp	x12, x13, [sp, #96]
   12a6c:	a9073fee 	stp	x14, x15, [sp, #112]
   12a70:	a90847f0 	stp	x16, x17, [sp, #128]
   12a74:	a9094ff2 	stp	x18, x19, [sp, #144]
   12a78:	a90a57f4 	stp	x20, x21, [sp, #160]
   12a7c:	a90b5ff6 	stp	x22, x23, [sp, #176]
   12a80:	a90c67f8 	stp	x24, x25, [sp, #192]
   12a84:	a90d6ffa 	stp	x26, x27, [sp, #208]
   12a88:	a90e77fc 	stp	x28, x29, [sp, #224]
   12a8c:	f9007bfe 	str	x30, [sp, #240]
   12a90:	d28001c0 	mov	x0, #0xe                   	// #14
   12a94:	d5385201 	mrs	x1, esr_el1
   12a98:	910003e2 	mov	x2, sp
   12a9c:	97ffcd1f 	bl	5f18 <handle_exception>
   12aa0:	a9410fe2 	ldp	x2, x3, [sp, #16]
   12aa4:	a94217e4 	ldp	x4, x5, [sp, #32]
   12aa8:	a9431fe6 	ldp	x6, x7, [sp, #48]
   12aac:	a94427e8 	ldp	x8, x9, [sp, #64]
   12ab0:	a9452fea 	ldp	x10, x11, [sp, #80]
   12ab4:	a94637ec 	ldp	x12, x13, [sp, #96]
   12ab8:	a9473fee 	ldp	x14, x15, [sp, #112]
   12abc:	a94847f0 	ldp	x16, x17, [sp, #128]
   12ac0:	a9494ff2 	ldp	x18, x19, [sp, #144]
   12ac4:	a94a57f4 	ldp	x20, x21, [sp, #160]
   12ac8:	a94b5ff6 	ldp	x22, x23, [sp, #176]
   12acc:	a94c67f8 	ldp	x24, x25, [sp, #192]
   12ad0:	a94d6ffa 	ldp	x26, x27, [sp, #208]
   12ad4:	a94e77fc 	ldp	x28, x29, [sp, #224]
   12ad8:	f9407bfe 	ldr	x30, [sp, #240]
   12adc:	a8d207e0 	ldp	x0, x1, [sp], #288
   12ae0:	d69f03e0 	eret

0000000000012ae4 <el0_32_serror>:
   12ae4:	d50040bf 	msr	spsel, #0x0
   12ae8:	d503379f 	dsb	nsh
   12aec:	d5033fdf 	isb
   12af0:	a9ae07e0 	stp	x0, x1, [sp, #-288]!
   12af4:	a9010fe2 	stp	x2, x3, [sp, #16]
   12af8:	a90217e4 	stp	x4, x5, [sp, #32]
   12afc:	a9031fe6 	stp	x6, x7, [sp, #48]
   12b00:	a90427e8 	stp	x8, x9, [sp, #64]
   12b04:	a9052fea 	stp	x10, x11, [sp, #80]
   12b08:	a90637ec 	stp	x12, x13, [sp, #96]
   12b0c:	a9073fee 	stp	x14, x15, [sp, #112]
   12b10:	a90847f0 	stp	x16, x17, [sp, #128]
   12b14:	a9094ff2 	stp	x18, x19, [sp, #144]
   12b18:	a90a57f4 	stp	x20, x21, [sp, #160]
   12b1c:	a90b5ff6 	stp	x22, x23, [sp, #176]
   12b20:	a90c67f8 	stp	x24, x25, [sp, #192]
   12b24:	a90d6ffa 	stp	x26, x27, [sp, #208]
   12b28:	a90e77fc 	stp	x28, x29, [sp, #224]
   12b2c:	f9007bfe 	str	x30, [sp, #240]
   12b30:	d28001e0 	mov	x0, #0xf                   	// #15
   12b34:	d5385201 	mrs	x1, esr_el1
   12b38:	910003e2 	mov	x2, sp
   12b3c:	97ffccf7 	bl	5f18 <handle_exception>
   12b40:	a9410fe2 	ldp	x2, x3, [sp, #16]
   12b44:	a94217e4 	ldp	x4, x5, [sp, #32]
   12b48:	a9431fe6 	ldp	x6, x7, [sp, #48]
   12b4c:	a94427e8 	ldp	x8, x9, [sp, #64]
   12b50:	a9452fea 	ldp	x10, x11, [sp, #80]
   12b54:	a94637ec 	ldp	x12, x13, [sp, #96]
   12b58:	a9473fee 	ldp	x14, x15, [sp, #112]
   12b5c:	a94847f0 	ldp	x16, x17, [sp, #128]
   12b60:	a9494ff2 	ldp	x18, x19, [sp, #144]
   12b64:	a94a57f4 	ldp	x20, x21, [sp, #160]
   12b68:	a94b5ff6 	ldp	x22, x23, [sp, #176]
   12b6c:	a94c67f8 	ldp	x24, x25, [sp, #192]
   12b70:	a94d6ffa 	ldp	x26, x27, [sp, #208]
   12b74:	a94e77fc 	ldp	x28, x29, [sp, #224]
   12b78:	f9407bfe 	ldr	x30, [sp, #240]
   12b7c:	a8d207e0 	ldp	x0, x1, [sp], #288
   12b80:	d69f03e0 	eret
	...

0000000000013000 <el1_exception_vector_table_p0>:
   13000:	17fffc61 	b	12184 <el1_sp0_sync>
	...
   13080:	17fffc69 	b	12224 <el1_sp0_irq>
	...
   13100:	17fffc71 	b	122c4 <el1_sp0_fiq>
	...
   13180:	17fffc79 	b	12364 <el1_sp0_serror>
	...
   13200:	17fffc81 	b	12404 <el1_spx_sync>
	...
   13280:	17fffc89 	b	124a4 <el1_spx_irq>
	...
   13300:	17fffc91 	b	12544 <el1_spx_fiq>
	...
   13380:	17fffc99 	b	125e4 <el1_spx_serror>
	...
   13400:	17fffca1 	b	12684 <el0_64_sync>
	...
   13480:	17fffca9 	b	12724 <el0_64_irq>
	...
   13500:	17fffcb1 	b	127c4 <el0_64_fiq>
	...
   13580:	17fffcb9 	b	12864 <el0_64_serror>
	...
   13600:	17fffcc1 	b	12904 <el0_32_sync>
	...
   13680:	17fffcc9 	b	129a4 <el0_32_irq>
	...
   13700:	17fffcd1 	b	12a44 <el0_32_fiq>
	...
   13780:	17fffcd9 	b	12ae4 <el0_32_serror>
	...

0000000000014000 <el1_exception_vector_table_p1>:
   14000:	17fff861 	b	12184 <el1_sp0_sync>
	...
   14080:	17fff869 	b	12224 <el1_sp0_irq>
	...
   14100:	17fff871 	b	122c4 <el1_sp0_fiq>
	...
   14180:	17fff879 	b	12364 <el1_sp0_serror>
	...
   14200:	17fff881 	b	12404 <el1_spx_sync>
	...
   14280:	17fff889 	b	124a4 <el1_spx_irq>
	...
   14300:	17fff891 	b	12544 <el1_spx_fiq>
	...
   14380:	17fff899 	b	125e4 <el1_spx_serror>
	...
   14400:	17fff8a1 	b	12684 <el0_64_sync>
	...
   14480:	17fff8a9 	b	12724 <el0_64_irq>
	...
   14500:	17fff8b1 	b	127c4 <el0_64_fiq>
	...
   14580:	17fff8b9 	b	12864 <el0_64_serror>
	...
   14600:	17fff8c1 	b	12904 <el0_32_sync>
	...
   14680:	17fff8c9 	b	129a4 <el0_32_irq>
	...
   14700:	17fff8d1 	b	12a44 <el0_32_fiq>
	...
   14780:	17fff8d9 	b	12ae4 <el0_32_serror>
	...

0000000000015000 <el1_exception_vector_table_p2>:
   15000:	17fff461 	b	12184 <el1_sp0_sync>
	...
   15080:	17fff469 	b	12224 <el1_sp0_irq>
	...
   15100:	17fff471 	b	122c4 <el1_sp0_fiq>
	...
   15180:	17fff479 	b	12364 <el1_sp0_serror>
	...
   15200:	17fff481 	b	12404 <el1_spx_sync>
	...
   15280:	17fff489 	b	124a4 <el1_spx_irq>
	...
   15300:	17fff491 	b	12544 <el1_spx_fiq>
	...
   15380:	17fff499 	b	125e4 <el1_spx_serror>
	...
   15400:	17fff4a1 	b	12684 <el0_64_sync>
	...
   15480:	17fff4a9 	b	12724 <el0_64_irq>
	...
   15500:	17fff4b1 	b	127c4 <el0_64_fiq>
	...
   15580:	17fff4b9 	b	12864 <el0_64_serror>
	...
   15600:	17fff4c1 	b	12904 <el0_32_sync>
	...
   15680:	17fff4c9 	b	129a4 <el0_32_irq>
	...
   15700:	17fff4d1 	b	12a44 <el0_32_fiq>
	...
   15780:	17fff4d9 	b	12ae4 <el0_32_serror>
	...

0000000000016000 <el1_exception_vector_table_p3>:
   16000:	17fff061 	b	12184 <el1_sp0_sync>
	...
   16080:	17fff069 	b	12224 <el1_sp0_irq>
	...
   16100:	17fff071 	b	122c4 <el1_sp0_fiq>
	...
   16180:	17fff079 	b	12364 <el1_sp0_serror>
	...
   16200:	17fff081 	b	12404 <el1_spx_sync>
	...
   16280:	17fff089 	b	124a4 <el1_spx_irq>
	...
   16300:	17fff091 	b	12544 <el1_spx_fiq>
	...
   16380:	17fff099 	b	125e4 <el1_spx_serror>
	...
   16400:	17fff0a1 	b	12684 <el0_64_sync>
	...
   16480:	17fff0a9 	b	12724 <el0_64_irq>
	...
   16500:	17fff0b1 	b	127c4 <el0_64_fiq>
	...
   16580:	17fff0b9 	b	12864 <el0_64_serror>
	...
   16600:	17fff0c1 	b	12904 <el0_32_sync>
	...
   16680:	17fff0c9 	b	129a4 <el0_32_irq>
	...
   16700:	17fff0d1 	b	12a44 <el0_32_fiq>
	...
   16780:	17fff0d9 	b	12ae4 <el0_32_serror>
