/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  reg [3:0] _01_;
  wire celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire [13:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire [7:0] celloutsig_1_18z;
  wire [14:0] celloutsig_1_19z;
  wire [17:0] celloutsig_1_1z;
  wire [19:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [26:0] celloutsig_1_4z;
  wire [23:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[72] | in_data[91]);
  assign celloutsig_1_3z = ~(in_data[115] | celloutsig_1_1z[9]);
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _00_ <= 7'h00;
    else _00_ <= { in_data[12:11], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z };
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _01_ <= 4'h0;
    else _01_ <= { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_8z = { _00_[5:4], celloutsig_0_6z } / { 1'h1, _00_[1:0] };
  assign celloutsig_0_10z = { in_data[77:75], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z } / { 1'h1, _00_[5:0], celloutsig_0_6z };
  assign celloutsig_1_8z = celloutsig_1_1z[17:6] == { celloutsig_1_5z[14:11], celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_1_6z = celloutsig_1_4z[15:4] >= { celloutsig_1_2z[11:1], celloutsig_1_3z };
  assign celloutsig_0_6z = in_data[63:42] > { in_data[91:71], celloutsig_0_4z };
  assign celloutsig_0_13z = { celloutsig_0_11z[4:0], celloutsig_0_0z, celloutsig_0_2z } > { in_data[86:79], celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_3z = { in_data[23:10], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z } > { in_data[92:73], celloutsig_0_1z };
  assign celloutsig_1_2z = celloutsig_1_1z[14] ? { 1'h1, celloutsig_1_1z[13:11], celloutsig_1_0z, celloutsig_1_0z } : in_data[120:101];
  assign celloutsig_1_12z = celloutsig_1_0z[6] ? celloutsig_1_4z[21:18] : celloutsig_1_5z[19:16];
  assign celloutsig_1_18z = ~ { celloutsig_1_13z[3:1], celloutsig_1_6z, celloutsig_1_12z };
  assign celloutsig_1_19z = ~ celloutsig_1_5z[20:6];
  assign celloutsig_1_7z = ~ celloutsig_1_4z[20:14];
  assign celloutsig_0_9z = { _01_, celloutsig_0_8z, celloutsig_0_6z } | { _00_[1:0], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_10z[7:2], celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_13z } | { in_data[75:65], celloutsig_0_8z };
  assign celloutsig_0_16z = { celloutsig_0_11z[1:0], celloutsig_0_13z, celloutsig_0_8z } | { celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_1_1z = in_data[138:121] | { celloutsig_1_0z[2:1], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_2z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } | { in_data[37:36], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_5z = { in_data[126:124], celloutsig_1_3z, celloutsig_1_2z } | { celloutsig_1_2z[7:4], celloutsig_1_2z };
  assign celloutsig_0_4z = ^ { in_data[71:59], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_1z = ^ in_data[23:16];
  assign celloutsig_1_4z = in_data[131:105] >> { celloutsig_1_2z[11:7], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_0z = in_data[189:182] <<< in_data[126:119];
  assign celloutsig_0_11z = { _00_[5:1], celloutsig_0_1z, celloutsig_0_4z } - celloutsig_0_9z[7:1];
  assign celloutsig_0_12z = celloutsig_0_11z - in_data[69:63];
  assign celloutsig_0_14z = { celloutsig_0_12z[5:1], celloutsig_0_0z } - celloutsig_0_12z[6:1];
  assign celloutsig_1_13z = { celloutsig_1_2z[17:14], celloutsig_1_8z } - { celloutsig_1_12z, celloutsig_1_6z };
  assign { out_data[135:128], out_data[110:96], out_data[45:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
