<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p846" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_846{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_846{left:500px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t3_846{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_846{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_846{left:96px;bottom:1035px;letter-spacing:0.14px;}
#t6_846{left:168px;bottom:1035px;letter-spacing:0.19px;word-spacing:0.02px;}
#t7_846{left:96px;bottom:999px;letter-spacing:0.13px;word-spacing:-0.49px;}
#t8_846{left:96px;bottom:977px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t9_846{left:96px;bottom:956px;letter-spacing:0.12px;word-spacing:-0.46px;}
#ta_846{left:96px;bottom:934px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tb_846{left:96px;bottom:913px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tc_846{left:96px;bottom:878px;letter-spacing:0.13px;word-spacing:-0.47px;}
#td_846{left:96px;bottom:856px;letter-spacing:0.12px;word-spacing:-0.51px;}
#te_846{left:96px;bottom:835px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tf_846{left:96px;bottom:800px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tg_846{left:96px;bottom:779px;letter-spacing:0.13px;word-spacing:-0.42px;}
#th_846{left:96px;bottom:757px;letter-spacing:0.13px;word-spacing:-0.47px;}
#ti_846{left:96px;bottom:736px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tj_846{left:670px;bottom:736px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tk_846{left:96px;bottom:714px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tl_846{left:305px;bottom:714px;letter-spacing:0.09px;}
#tm_846{left:324px;bottom:714px;letter-spacing:0.09px;word-spacing:-0.4px;}
#tn_846{left:700px;bottom:714px;letter-spacing:0.13px;word-spacing:-0.51px;}
#to_846{left:96px;bottom:693px;letter-spacing:0.12px;}
#tp_846{left:96px;bottom:653px;letter-spacing:0.13px;}
#tq_846{left:173px;bottom:653px;letter-spacing:0.17px;word-spacing:-0.01px;}
#tr_846{left:96px;bottom:621px;letter-spacing:0.14px;word-spacing:0.01px;}
#ts_846{left:167px;bottom:621px;}
#tt_846{left:173px;bottom:621px;letter-spacing:0.13px;word-spacing:-0.72px;}
#tu_846{left:96px;bottom:600px;letter-spacing:0.12px;word-spacing:-0.81px;}
#tv_846{left:96px;bottom:578px;letter-spacing:0.13px;word-spacing:-0.49px;}
#tw_846{left:500px;bottom:578px;}
#tx_846{left:513px;bottom:578px;letter-spacing:0.12px;}
#ty_846{left:602px;bottom:578px;letter-spacing:0.14px;word-spacing:-0.46px;}
#tz_846{left:652px;bottom:578px;letter-spacing:0.11px;word-spacing:-0.45px;}
#t10_846{left:96px;bottom:557px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t11_846{left:96px;bottom:536px;letter-spacing:0.12px;word-spacing:-0.39px;}
#t12_846{left:225px;bottom:170px;letter-spacing:0.16px;word-spacing:0.49px;}
#t13_846{left:306px;bottom:170px;}
#t14_846{left:312px;bottom:170px;letter-spacing:0.12px;}
#t15_846{left:346px;bottom:170px;letter-spacing:0.17px;}
#t16_846{left:102px;bottom:491px;letter-spacing:-0.13px;}
#t17_846{left:825px;bottom:491px;}
#t18_846{left:348px;bottom:456px;letter-spacing:-0.13px;word-spacing:-0.16px;}
#t19_846{left:102px;bottom:414px;letter-spacing:-0.13px;}
#t1a_846{left:825px;bottom:414px;}
#t1b_846{left:348px;bottom:379px;letter-spacing:-0.13px;word-spacing:-0.16px;}
#t1c_846{left:102px;bottom:337px;letter-spacing:-0.13px;}
#t1d_846{left:825px;bottom:337px;}
#t1e_846{left:348px;bottom:302px;letter-spacing:-0.13px;word-spacing:-0.16px;}
#t1f_846{left:102px;bottom:260px;letter-spacing:-0.13px;}
#t1g_846{left:825px;bottom:260px;}
#t1h_846{left:348px;bottom:225px;letter-spacing:-0.13px;word-spacing:-0.16px;}
#t1i_846{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_846{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_846{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_846{font-size:21px;font-family:Arial-Bold_61q;color:#000;}
.s4_846{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_846{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s6_846{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s7_846{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s8_846{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s9_846{font-size:14px;font-family:TimesNewRoman_61y;color:#000;}
.sa_846{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts846" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg846Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg846" style="-webkit-user-select: none;"><object width="935" height="1210" data="846/846.svg" type="image/svg+xml" id="pdf846" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_846" class="t s1_846">391 </span><span id="t2_846" class="t s2_846">Software Debug and Performance Resources </span>
<span id="t3_846" class="t s1_846">AMD64 Technology </span><span id="t4_846" class="t s1_846">24593—Rev. 3.41—June 2023 </span>
<span id="t5_846" class="t s3_846">13.1.1 </span><span id="t6_846" class="t s3_846">Debug Registers </span>
<span id="t7_846" class="t s4_846">The AMD64 architecture supports the legacy debug registers, DR0–DR7. These registers are </span>
<span id="t8_846" class="t s4_846">expanded to 64 bits by the AMD64 architecture. In legacy mode and in compatibility mode, only the </span>
<span id="t9_846" class="t s4_846">lower 32 bits are used. In these modes, writes to a debug register fill the upper 32 bits with zeros, and </span>
<span id="ta_846" class="t s4_846">reads from a debug register return only the lower 32 bits. In 64-bit mode, all 64 bits of the debug </span>
<span id="tb_846" class="t s4_846">registers are read and written. Operand-size prefixes are ignored. </span>
<span id="tc_846" class="t s4_846">The debug registers can be read and written only when the current-protection level (CPL) is 0 (most </span>
<span id="td_846" class="t s4_846">privileged). Attempts to read or write the registers at a lower-privilege level (CPL&gt;0) cause a general- </span>
<span id="te_846" class="t s4_846">protection exception (#GP). </span>
<span id="tf_846" class="t s4_846">Several debug registers described below are model-specific registers (MSRs). See “Software-Debug </span>
<span id="tg_846" class="t s4_846">MSRs” on page 723 for a listing of the debug-MSR numbers and their reset values. Some processor </span>
<span id="th_846" class="t s4_846">implementations include additional MSRs used to support implementation-specific software debug </span>
<span id="ti_846" class="t s4_846">features. For more information on these registers and their capabilities, see the </span><span id="tj_846" class="t s5_846">BIOS and Kernel </span>
<span id="tk_846" class="t s5_846">Developer’s Guide (BKDG) </span><span id="tl_846" class="t s4_846">or </span><span id="tm_846" class="t s5_846">Processor Programming Reference Manual (PPR) </span><span id="tn_846" class="t s4_846">applicable to your </span>
<span id="to_846" class="t s4_846">product. </span>
<span id="tp_846" class="t s6_846">13.1.1.1 </span><span id="tq_846" class="t s6_846">Address-Breakpoint Registers (DR0-DR3) </span>
<span id="tr_846" class="t s4_846">Figure 13</span><span id="ts_846" class="t s7_846">-</span><span id="tt_846" class="t s4_846">1 shows the format of the four address-breakpoint registers, DR0-DR3. Software can load a </span>
<span id="tu_846" class="t s4_846">virtual (linear) address into any of the four registers, and enable breakpoints to occur when the address </span>
<span id="tv_846" class="t s4_846">matches an instruction or data reference. The MOV DR</span><span id="tw_846" class="t s5_846">n </span><span id="tx_846" class="t s4_846">instructions </span><span id="ty_846" class="t s5_846">do not </span><span id="tz_846" class="t s4_846">check that the virtual </span>
<span id="t10_846" class="t s4_846">addresses loaded into DR0–DR3 are in canonical form. Breakpoint conditions are enabled using the </span>
<span id="t11_846" class="t s4_846">debug-control register, DR7 (see “Debug-Control Register (DR7)” on page 393). </span>
<span id="t12_846" class="t s6_846">Figure 13</span><span id="t13_846" class="t s8_846">-</span><span id="t14_846" class="t s6_846">1. </span><span id="t15_846" class="t s6_846">Address-Breakpoint Registers (DR0–DR3) </span>
<span id="t16_846" class="t s9_846">63 </span><span id="t17_846" class="t s9_846">0 </span>
<span id="t18_846" class="t s9_846">Breakpoint 0 64-bit Virtual (linear) Address </span>
<span id="t19_846" class="t s9_846">63 </span><span id="t1a_846" class="t s9_846">0 </span>
<span id="t1b_846" class="t s9_846">Breakpoint 1 64-bit Virtual (linear) Address </span>
<span id="t1c_846" class="t s9_846">63 </span><span id="t1d_846" class="t s9_846">0 </span>
<span id="t1e_846" class="t s9_846">Breakpoint 2 64-bit Virtual (linear) Address </span>
<span id="t1f_846" class="t s9_846">63 </span><span id="t1g_846" class="t s9_846">0 </span>
<span id="t1h_846" class="t s9_846">Breakpoint 3 64-bit Virtual (linear) Address </span>
<span id="t1i_846" class="t sa_846">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
