{"sha": "3fdce4b1ef47f305cd90e62905b4adc8a13a73c5", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6M2ZkY2U0YjFlZjQ3ZjMwNWNkOTBlNjI5MDViNGFkYzhhMTNhNzNjNQ==", "commit": {"author": {"name": "H.J. Lu", "email": "hongjiu.lu@intel.com", "date": "2019-05-15T15:07:04Z"}, "committer": {"name": "H.J. Lu", "email": "hjl@gcc.gnu.org", "date": "2019-05-15T15:07:04Z"}, "message": "i386: Emulate MMX smulv4hi3_highpart with SSE\n\nEmulate MMX mulv4hi3 with SSE.  Only SSE register source operand is\nallowed.\n\n\tPR target/89021\n\t* config/i386/mmx.md (mmx_smulv4hi3_highpart): Also allow\n\tTARGET_MMX_WITH_SSE.\n\t(*mmx_smulv4hi3_highpart): Also allow TARGET_MMX_WITH_SSE. Add\n\tSSE support.\n\nFrom-SVN: r271219", "tree": {"sha": "23a0b96d6f4cbed6e46cc2c64e7c818a13bc1d64", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/23a0b96d6f4cbed6e46cc2c64e7c818a13bc1d64"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/3fdce4b1ef47f305cd90e62905b4adc8a13a73c5", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3fdce4b1ef47f305cd90e62905b4adc8a13a73c5", "html_url": "https://github.com/Rust-GCC/gccrs/commit/3fdce4b1ef47f305cd90e62905b4adc8a13a73c5", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3fdce4b1ef47f305cd90e62905b4adc8a13a73c5/comments", "author": {"login": "hjl-tools", "id": 1072356, "node_id": "MDQ6VXNlcjEwNzIzNTY=", "avatar_url": "https://avatars.githubusercontent.com/u/1072356?v=4", "gravatar_id": "", "url": "https://api.github.com/users/hjl-tools", "html_url": "https://github.com/hjl-tools", "followers_url": "https://api.github.com/users/hjl-tools/followers", "following_url": "https://api.github.com/users/hjl-tools/following{/other_user}", "gists_url": "https://api.github.com/users/hjl-tools/gists{/gist_id}", "starred_url": "https://api.github.com/users/hjl-tools/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/hjl-tools/subscriptions", "organizations_url": "https://api.github.com/users/hjl-tools/orgs", "repos_url": "https://api.github.com/users/hjl-tools/repos", "events_url": "https://api.github.com/users/hjl-tools/events{/privacy}", "received_events_url": "https://api.github.com/users/hjl-tools/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "08266db93f51f2bf4fe3a211c2f9f4bf1875f725", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/08266db93f51f2bf4fe3a211c2f9f4bf1875f725", "html_url": "https://github.com/Rust-GCC/gccrs/commit/08266db93f51f2bf4fe3a211c2f9f4bf1875f725"}], "stats": {"total": 33, "additions": 23, "deletions": 10}, "files": [{"sha": "7b2a9bb2e5e15c7b7f84303a806435e042483b37", "filename": "gcc/ChangeLog", "status": "modified", "additions": 8, "deletions": 0, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/3fdce4b1ef47f305cd90e62905b4adc8a13a73c5/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/3fdce4b1ef47f305cd90e62905b4adc8a13a73c5/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=3fdce4b1ef47f305cd90e62905b4adc8a13a73c5", "patch": "@@ -1,3 +1,11 @@\n+2019-05-15  H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\tPR target/89021\n+\t* config/i386/mmx.md (mmx_smulv4hi3_highpart): Also allow\n+\tTARGET_MMX_WITH_SSE.\n+\t(*mmx_smulv4hi3_highpart): Also allow TARGET_MMX_WITH_SSE. Add\n+\tSSE support.\n+\n 2019-05-15  H.J. Lu  <hongjiu.lu@intel.com>\n \n \tPR target/89021"}, {"sha": "d7c3bd45df6a871e6516cf2f788b150d7e1b7c7f", "filename": "gcc/config/i386/mmx.md", "status": "modified", "additions": 15, "deletions": 10, "changes": 25, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/3fdce4b1ef47f305cd90e62905b4adc8a13a73c5/gcc%2Fconfig%2Fi386%2Fmmx.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/3fdce4b1ef47f305cd90e62905b4adc8a13a73c5/gcc%2Fconfig%2Fi386%2Fmmx.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fmmx.md?ref=3fdce4b1ef47f305cd90e62905b4adc8a13a73c5", "patch": "@@ -773,27 +773,32 @@\n \t  (lshiftrt:V4SI\n \t    (mult:V4SI\n \t      (sign_extend:V4SI\n-\t\t(match_operand:V4HI 1 \"nonimmediate_operand\"))\n+\t\t(match_operand:V4HI 1 \"register_mmxmem_operand\"))\n \t      (sign_extend:V4SI\n-\t\t(match_operand:V4HI 2 \"nonimmediate_operand\")))\n+\t\t(match_operand:V4HI 2 \"register_mmxmem_operand\")))\n \t    (const_int 16))))]\n-  \"TARGET_MMX\"\n+  \"TARGET_MMX || TARGET_MMX_WITH_SSE\"\n   \"ix86_fixup_binary_operands_no_copy (MULT, V4HImode, operands);\")\n \n (define_insn \"*mmx_smulv4hi3_highpart\"\n-  [(set (match_operand:V4HI 0 \"register_operand\" \"=y\")\n+  [(set (match_operand:V4HI 0 \"register_operand\" \"=y,x,Yv\")\n \t(truncate:V4HI\n \t  (lshiftrt:V4SI\n \t    (mult:V4SI\n \t      (sign_extend:V4SI\n-\t\t(match_operand:V4HI 1 \"nonimmediate_operand\" \"%0\"))\n+\t\t(match_operand:V4HI 1 \"register_mmxmem_operand\" \"%0,0,Yv\"))\n \t      (sign_extend:V4SI\n-\t\t(match_operand:V4HI 2 \"nonimmediate_operand\" \"ym\")))\n+\t\t(match_operand:V4HI 2 \"register_mmxmem_operand\" \"ym,x,Yv\")))\n \t    (const_int 16))))]\n-  \"TARGET_MMX && ix86_binary_operator_ok (MULT, V4HImode, operands)\"\n-  \"pmulhw\\t{%2, %0|%0, %2}\"\n-  [(set_attr \"type\" \"mmxmul\")\n-   (set_attr \"mode\" \"DI\")])\n+  \"(TARGET_MMX || TARGET_MMX_WITH_SSE)\n+   && ix86_binary_operator_ok (MULT, V4HImode, operands)\"\n+  \"@\n+   pmulhw\\t{%2, %0|%0, %2}\n+   pmulhw\\t{%2, %0|%0, %2}\n+   vpmulhw\\t{%2, %1, %0|%0, %1, %2}\"\n+  [(set_attr \"mmx_isa\" \"native,x64_noavx,x64_avx\")\n+   (set_attr \"type\" \"mmxmul,ssemul,ssemul\")\n+   (set_attr \"mode\" \"DI,TI,TI\")])\n \n (define_expand \"mmx_umulv4hi3_highpart\"\n   [(set (match_operand:V4HI 0 \"register_operand\")"}]}