{
  "creator": "Yosys 0.9 (git sha1 1979e0b)",
  "modules": {
    "ALU": {
      "attributes": {
        "src": "ALU.v:1"
      },
      "ports": {
        "ALU_control": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5 ]
        },
        "A1": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ]
        },
        "A2": {
          "direction": "input",
          "bits": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197 ]
        },
        "zero": {
          "direction": "output",
          "bits": [ 198 ]
        },
        "s_less": {
          "direction": "output",
          "bits": [ 199 ]
        },
        "u_less": {
          "direction": "output",
          "bits": [ 200 ]
        }
      },
      "cells": {
        "$add$ALU.v:12$11": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 64,
            "B_SIGNED": 0,
            "B_WIDTH": 64,
            "Y_WIDTH": 64
          },
          "attributes": {
            "src": "ALU.v:12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
            "B": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133 ],
            "Y": [ 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264 ]
          }
        },
        "$add$ALU.v:21$20": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 64,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 64
          },
          "attributes": {
            "src": "ALU.v:21"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392 ]
          }
        },
        "$add$ALU.v:21$22": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 64,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 64
          },
          "attributes": {
            "src": "ALU.v:21"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520 ]
          }
        },
        "$and$ALU.v:16$15": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 64,
            "B_SIGNED": 0,
            "B_WIDTH": 64,
            "Y_WIDTH": 64
          },
          "attributes": {
            "src": "ALU.v:16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
            "B": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133 ],
            "Y": [ 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584 ]
          }
        },
        "$eq$ALU.v:31$25": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 64,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "ALU.v:31"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197 ],
            "Y": [ 585 ]
          }
        },
        "$lt$ALU.v:21$23": {
          "hide_name": 1,
          "type": "$lt",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 64,
            "B_SIGNED": 0,
            "B_WIDTH": 64,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "ALU.v:21"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392 ],
            "B": [ 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520 ],
            "Y": [ 586 ]
          }
        },
        "$lt$ALU.v:33$28": {
          "hide_name": 1,
          "type": "$lt",
          "parameters": {
            "A_SIGNED": 1,
            "A_WIDTH": 64,
            "B_SIGNED": 1,
            "B_WIDTH": 64,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "ALU.v:33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
            "B": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133 ],
            "Y": [ 587 ]
          }
        },
        "$lt$ALU.v:34$30": {
          "hide_name": 1,
          "type": "$lt",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 64,
            "B_SIGNED": 0,
            "B_WIDTH": 64,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "ALU.v:34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
            "B": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133 ],
            "Y": [ 588 ]
          }
        },
        "$not$ALU.v:21$19": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 64,
            "Y_WIDTH": 64
          },
          "attributes": {
            "src": "ALU.v:21"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
            "Y": [ 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328 ]
          }
        },
        "$not$ALU.v:21$21": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 64,
            "Y_WIDTH": 64
          },
          "attributes": {
            "src": "ALU.v:21"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133 ],
            "Y": [ 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456 ]
          }
        },
        "$or$ALU.v:15$14": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 64,
            "B_SIGNED": 0,
            "B_WIDTH": 64,
            "Y_WIDTH": 64
          },
          "attributes": {
            "src": "ALU.v:15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
            "B": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133 ],
            "Y": [ 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652 ]
          }
        },
        "$procmux$323": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 64
          },
          "attributes": {
            "full_case": 1,
            "src": "ALU.v:25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 588 ],
            "Y": [ 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716 ]
          }
        },
        "$procmux$330": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 64
          },
          "attributes": {
            "full_case": 1,
            "src": "ALU.v:21"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 586 ],
            "Y": [ 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780 ]
          }
        },
        "$procmux$335": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": 10,
            "WIDTH": 64
          },
          "attributes": {
            "full_case": 1,
            "src": "ALU.v:24|ALU.v:11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264 ],
            "S": [ 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110 ],
            "Y": [ 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197 ]
          }
        },
        "$procmux$336_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALU.v:24|ALU.v:11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5 ],
            "B": [ "1", "0", "1", "0" ],
            "Y": [ 1101 ]
          }
        },
        "$procmux$337_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALU.v:20|ALU.v:11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5 ],
            "B": [ "0", "0", "1", "0" ],
            "Y": [ 1102 ]
          }
        },
        "$procmux$338_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALU.v:19|ALU.v:11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5 ],
            "B": [ "0", "1", "0", "1" ],
            "Y": [ 1103 ]
          }
        },
        "$procmux$339_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALU.v:18|ALU.v:11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5 ],
            "B": [ "0", "0", "0", "1" ],
            "Y": [ 1104 ]
          }
        },
        "$procmux$340_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALU.v:17|ALU.v:11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5 ],
            "B": [ "1", "1", "0", "0" ],
            "Y": [ 1105 ]
          }
        },
        "$procmux$341_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALU.v:16|ALU.v:11"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5 ],
            "Y": [ 1106 ]
          }
        },
        "$procmux$342_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALU.v:15|ALU.v:11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5 ],
            "B": [ "1", "0", "0", "0" ],
            "Y": [ 1107 ]
          }
        },
        "$procmux$343_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALU.v:14|ALU.v:11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5 ],
            "B": [ "1", "1", "1", "0" ],
            "Y": [ 1108 ]
          }
        },
        "$procmux$344_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALU.v:13|ALU.v:11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5 ],
            "B": [ "0", "1", "1", "0" ],
            "Y": [ 1109 ]
          }
        },
        "$procmux$345_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALU.v:12|ALU.v:11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5 ],
            "B": [ "0", "1", "0", "0" ],
            "Y": [ 1110 ]
          }
        },
        "$shl$ALU.v:17$16": {
          "hide_name": 1,
          "type": "$shl",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 64,
            "B_SIGNED": 0,
            "B_WIDTH": 64,
            "Y_WIDTH": 64
          },
          "attributes": {
            "src": "ALU.v:17"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
            "B": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133 ],
            "Y": [ 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972 ]
          }
        },
        "$shr$ALU.v:18$17": {
          "hide_name": 1,
          "type": "$shr",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 64,
            "B_SIGNED": 0,
            "B_WIDTH": 64,
            "Y_WIDTH": 64
          },
          "attributes": {
            "src": "ALU.v:18"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
            "B": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133 ],
            "Y": [ 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908 ]
          }
        },
        "$sshr$ALU.v:19$18": {
          "hide_name": 1,
          "type": "$sshr",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 64,
            "B_SIGNED": 0,
            "B_WIDTH": 64,
            "Y_WIDTH": 64
          },
          "attributes": {
            "src": "ALU.v:19"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
            "B": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133 ],
            "Y": [ 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844 ]
          }
        },
        "$sub$ALU.v:13$12": {
          "hide_name": 1,
          "type": "$sub",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 64,
            "B_SIGNED": 0,
            "B_WIDTH": 64,
            "Y_WIDTH": 64
          },
          "attributes": {
            "src": "ALU.v:13"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
            "B": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133 ],
            "Y": [ 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100 ]
          }
        },
        "$ternary$ALU.v:31$26": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "src": "ALU.v:31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 585 ],
            "Y": [ 198 ]
          }
        },
        "$ternary$ALU.v:33$29": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "src": "ALU.v:33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 587 ],
            "Y": [ 199, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141 ]
          }
        },
        "$ternary$ALU.v:34$31": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 32
          },
          "attributes": {
            "src": "ALU.v:34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 588 ],
            "Y": [ 200, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172 ]
          }
        },
        "$xor$ALU.v:14$13": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 64,
            "B_SIGNED": 0,
            "B_WIDTH": 64,
            "Y_WIDTH": 64
          },
          "attributes": {
            "src": "ALU.v:14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
            "B": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133 ],
            "Y": [ 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036 ]
          }
        }
      },
      "netnames": {
        "$2\\Y[63:0]": {
          "hide_name": 1,
          "bits": [ 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780 ],
          "attributes": {
            "src": "ALU.v:10"
          }
        },
        "$3\\Y[63:0]": {
          "hide_name": 1,
          "bits": [ 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716 ],
          "attributes": {
            "src": "ALU.v:10"
          }
        },
        "$add$ALU.v:12$11_Y": {
          "hide_name": 1,
          "bits": [ 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264 ],
          "attributes": {
            "src": "ALU.v:12"
          }
        },
        "$add$ALU.v:21$20_Y": {
          "hide_name": 1,
          "bits": [ 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392 ],
          "attributes": {
            "src": "ALU.v:21"
          }
        },
        "$add$ALU.v:21$22_Y": {
          "hide_name": 1,
          "bits": [ 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520 ],
          "attributes": {
            "src": "ALU.v:21"
          }
        },
        "$and$ALU.v:16$15_Y": {
          "hide_name": 1,
          "bits": [ 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584 ],
          "attributes": {
            "src": "ALU.v:16"
          }
        },
        "$eq$ALU.v:31$25_Y": {
          "hide_name": 1,
          "bits": [ 585 ],
          "attributes": {
            "src": "ALU.v:31"
          }
        },
        "$lt$ALU.v:21$23_Y": {
          "hide_name": 1,
          "bits": [ 586 ],
          "attributes": {
            "src": "ALU.v:21"
          }
        },
        "$lt$ALU.v:25$24_Y": {
          "hide_name": 1,
          "bits": [ 588 ],
          "attributes": {
            "src": "ALU.v:25"
          }
        },
        "$lt$ALU.v:33$28_Y": {
          "hide_name": 1,
          "bits": [ 587 ],
          "attributes": {
            "src": "ALU.v:33"
          }
        },
        "$not$ALU.v:21$19_Y": {
          "hide_name": 1,
          "bits": [ 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328 ],
          "attributes": {
            "src": "ALU.v:21"
          }
        },
        "$not$ALU.v:21$21_Y": {
          "hide_name": 1,
          "bits": [ 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456 ],
          "attributes": {
            "src": "ALU.v:21"
          }
        },
        "$or$ALU.v:15$14_Y": {
          "hide_name": 1,
          "bits": [ 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652 ],
          "attributes": {
            "src": "ALU.v:15"
          }
        },
        "$procmux$326_CMP": {
          "hide_name": 1,
          "bits": [ 1101 ],
          "attributes": {
          }
        },
        "$procmux$333_CMP": {
          "hide_name": 1,
          "bits": [ 1102 ],
          "attributes": {
          }
        },
        "$procmux$338_CMP": {
          "hide_name": 1,
          "bits": [ 1103 ],
          "attributes": {
          }
        },
        "$procmux$339_CMP": {
          "hide_name": 1,
          "bits": [ 1104 ],
          "attributes": {
          }
        },
        "$procmux$340_CMP": {
          "hide_name": 1,
          "bits": [ 1105 ],
          "attributes": {
          }
        },
        "$procmux$341_CMP": {
          "hide_name": 1,
          "bits": [ 1106 ],
          "attributes": {
          }
        },
        "$procmux$342_CMP": {
          "hide_name": 1,
          "bits": [ 1107 ],
          "attributes": {
          }
        },
        "$procmux$343_CMP": {
          "hide_name": 1,
          "bits": [ 1108 ],
          "attributes": {
          }
        },
        "$procmux$344_CMP": {
          "hide_name": 1,
          "bits": [ 1109 ],
          "attributes": {
          }
        },
        "$procmux$345_CMP": {
          "hide_name": 1,
          "bits": [ 1110 ],
          "attributes": {
          }
        },
        "$shl$ALU.v:17$16_Y": {
          "hide_name": 1,
          "bits": [ 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972 ],
          "attributes": {
            "src": "ALU.v:17"
          }
        },
        "$shr$ALU.v:18$17_Y": {
          "hide_name": 1,
          "bits": [ 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908 ],
          "attributes": {
            "src": "ALU.v:18"
          }
        },
        "$sshr$ALU.v:19$18_Y": {
          "hide_name": 1,
          "bits": [ 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844 ],
          "attributes": {
            "src": "ALU.v:19"
          }
        },
        "$sub$ALU.v:13$12_Y": {
          "hide_name": 1,
          "bits": [ 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100 ],
          "attributes": {
            "src": "ALU.v:13"
          }
        },
        "$ternary$ALU.v:33$29_Y": {
          "hide_name": 1,
          "bits": [ 199, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141 ],
          "attributes": {
            "src": "ALU.v:33",
            "unused_bits": "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$ternary$ALU.v:34$31_Y": {
          "hide_name": 1,
          "bits": [ 200, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172 ],
          "attributes": {
            "src": "ALU.v:34",
            "unused_bits": "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$xor$ALU.v:14$13_Y": {
          "hide_name": 1,
          "bits": [ 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036 ],
          "attributes": {
            "src": "ALU.v:14"
          }
        },
        "A1": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
          "attributes": {
            "src": "ALU.v:3"
          }
        },
        "A2": {
          "hide_name": 0,
          "bits": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133 ],
          "attributes": {
            "src": "ALU.v:4"
          }
        },
        "ALU_control": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "ALU.v:2"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197 ],
          "attributes": {
            "src": "ALU.v:5"
          }
        },
        "s_less": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
            "src": "ALU.v:7"
          }
        },
        "u_less": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
            "src": "ALU.v:8"
          }
        },
        "zero": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
            "src": "ALU.v:6"
          }
        }
      }
    },
    "ALUControl": {
      "attributes": {
        "src": "ALUControl.v:1"
      },
      "ports": {
        "ALUOp": {
          "direction": "input",
          "bits": [ 2, 3 ]
        },
        "funct7": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "funct3": {
          "direction": "input",
          "bits": [ 5, 6, 7 ]
        },
        "ALU_control": {
          "direction": "output",
          "bits": [ 8, 9, 10, 11 ]
        }
      },
      "cells": {
        "$procmux$294": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": 9,
            "WIDTH": 4
          },
          "attributes": {
            "full_case": 1,
            "src": "ALUControl.v:39|ALUControl.v:30"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x" ],
            "B": [ "1", "0", "1", "0", "0", "0", "1", "0", "0", "1", "0", "1", "0", "0", "0", "1", "1", "1", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "1", "1", "1", "0", "0", "1", "0", "0" ],
            "S": [ 12, 13, 14, 15, 16, 17, 18, 19, 20 ],
            "Y": [ 21, 22, 23, 24 ]
          }
        },
        "$procmux$295_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 3,
            "B_SIGNED": 0,
            "B_WIDTH": 3,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALUControl.v:39|ALUControl.v:30"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7 ],
            "B": [ "1", "1", "0" ],
            "Y": [ 12 ]
          }
        },
        "$procmux$296_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 3,
            "B_SIGNED": 0,
            "B_WIDTH": 3,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALUControl.v:38|ALUControl.v:30"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7 ],
            "B": [ "0", "1", "0" ],
            "Y": [ 13 ]
          }
        },
        "$procmux$300_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 3,
            "B_SIGNED": 0,
            "B_WIDTH": 3,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALUControl.v:34|ALUControl.v:30"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7 ],
            "B": [ "1", "1", "1" ],
            "Y": [ 17 ]
          }
        },
        "$procmux$301_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 3,
            "B_SIGNED": 0,
            "B_WIDTH": 3,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALUControl.v:33|ALUControl.v:30"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7 ],
            "B": [ "0", "1", "1" ],
            "Y": [ 18 ]
          }
        },
        "$procmux$302_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 3,
            "B_SIGNED": 0,
            "B_WIDTH": 3,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALUControl.v:32|ALUControl.v:30"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 19 ]
          }
        },
        "$procmux$303_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 3,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALUControl.v:31|ALUControl.v:30"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7 ],
            "Y": [ 20 ]
          }
        },
        "$procmux$304": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": 4,
            "WIDTH": 4
          },
          "attributes": {
            "full_case": 1,
            "src": "ALUControl.v:27|ALUControl.v:8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x" ],
            "B": [ 21, 22, 23, 24, 25, 26, 27, 28, "0", "1", "1", "0", "0", "1", "0", "0" ],
            "S": [ 29, 30, 31, 32 ],
            "Y": [ 8, 9, 10, 11 ]
          }
        },
        "$procmux$305_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "B_SIGNED": 0,
            "B_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALUControl.v:27|ALUControl.v:8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3 ],
            "B": [ "1", "1" ],
            "Y": [ 29 ]
          }
        },
        "$procmux$307": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": 10,
            "WIDTH": 4
          },
          "attributes": {
            "full_case": 1,
            "src": "ALUControl.v:24|ALUControl.v:14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x" ],
            "B": [ "1", "0", "1", "0", "0", "0", "1", "0", "0", "1", "0", "1", "0", "0", "0", "1", "1", "1", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "1", "1", "1", "0", "0", "1", "1", "0", "0", "1", "0", "0" ],
            "S": [ 33, 34, 14, 15, 16, 35, 36, 37, 38, 39 ],
            "Y": [ 25, 26, 27, 28 ]
          }
        },
        "$procmux$308_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALUControl.v:24|ALUControl.v:14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 4 ],
            "B": [ "1", "1", "0", "0" ],
            "Y": [ 33 ]
          }
        },
        "$procmux$309_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALUControl.v:23|ALUControl.v:14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 4 ],
            "B": [ "0", "1", "0", "0" ],
            "Y": [ 34 ]
          }
        },
        "$procmux$310_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALUControl.v:22|ALUControl.v:14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 4 ],
            "B": [ "1", "0", "1", "1" ],
            "Y": [ 14 ]
          }
        },
        "$procmux$311_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALUControl.v:21|ALUControl.v:14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 4 ],
            "B": [ "1", "0", "1", "0" ],
            "Y": [ 15 ]
          }
        },
        "$procmux$312_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALUControl.v:20|ALUControl.v:14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 4 ],
            "B": [ "1", "0", "0", "0" ],
            "Y": [ 16 ]
          }
        },
        "$procmux$313_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALUControl.v:19|ALUControl.v:14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 4 ],
            "B": [ "1", "1", "1", "0" ],
            "Y": [ 35 ]
          }
        },
        "$procmux$314_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALUControl.v:18|ALUControl.v:14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 4 ],
            "B": [ "0", "1", "1", "0" ],
            "Y": [ 36 ]
          }
        },
        "$procmux$315_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALUControl.v:17|ALUControl.v:14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 4 ],
            "B": [ "0", "0", "1", "0" ],
            "Y": [ 37 ]
          }
        },
        "$procmux$316_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "B_SIGNED": 0,
            "B_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALUControl.v:16|ALUControl.v:14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 4 ],
            "B": [ "0", "0", "0", "1" ],
            "Y": [ 38 ]
          }
        },
        "$procmux$317_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 4,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALUControl.v:15|ALUControl.v:14"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 4 ],
            "Y": [ 39 ]
          }
        },
        "$procmux$318_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "B_SIGNED": 0,
            "B_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALUControl.v:11|ALUControl.v:8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3 ],
            "B": [ "0", "1" ],
            "Y": [ 30 ]
          }
        },
        "$procmux$319_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "B_SIGNED": 0,
            "B_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALUControl.v:10|ALUControl.v:8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3 ],
            "B": [ "1", "0" ],
            "Y": [ 31 ]
          }
        },
        "$procmux$320_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ALUControl.v:9|ALUControl.v:8"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3 ],
            "Y": [ 32 ]
          }
        }
      },
      "netnames": {
        "$procmux$294_Y": {
          "hide_name": 1,
          "bits": [ 21, 22, 23, 24 ],
          "attributes": {
          }
        },
        "$procmux$295_CMP": {
          "hide_name": 1,
          "bits": [ 12 ],
          "attributes": {
          }
        },
        "$procmux$296_CMP": {
          "hide_name": 1,
          "bits": [ 13 ],
          "attributes": {
          }
        },
        "$procmux$297_CMP": {
          "hide_name": 1,
          "bits": [ 14 ],
          "attributes": {
          }
        },
        "$procmux$298_CMP": {
          "hide_name": 1,
          "bits": [ 15 ],
          "attributes": {
          }
        },
        "$procmux$299_CMP": {
          "hide_name": 1,
          "bits": [ 16 ],
          "attributes": {
          }
        },
        "$procmux$300_CMP": {
          "hide_name": 1,
          "bits": [ 17 ],
          "attributes": {
          }
        },
        "$procmux$301_CMP": {
          "hide_name": 1,
          "bits": [ 18 ],
          "attributes": {
          }
        },
        "$procmux$302_CMP": {
          "hide_name": 1,
          "bits": [ 19 ],
          "attributes": {
          }
        },
        "$procmux$303_CMP": {
          "hide_name": 1,
          "bits": [ 20 ],
          "attributes": {
          }
        },
        "$procmux$305_CMP": {
          "hide_name": 1,
          "bits": [ 29 ],
          "attributes": {
          }
        },
        "$procmux$307_Y": {
          "hide_name": 1,
          "bits": [ 25, 26, 27, 28 ],
          "attributes": {
          }
        },
        "$procmux$308_CMP": {
          "hide_name": 1,
          "bits": [ 33 ],
          "attributes": {
          }
        },
        "$procmux$309_CMP": {
          "hide_name": 1,
          "bits": [ 34 ],
          "attributes": {
          }
        },
        "$procmux$313_CMP": {
          "hide_name": 1,
          "bits": [ 35 ],
          "attributes": {
          }
        },
        "$procmux$314_CMP": {
          "hide_name": 1,
          "bits": [ 36 ],
          "attributes": {
          }
        },
        "$procmux$315_CMP": {
          "hide_name": 1,
          "bits": [ 37 ],
          "attributes": {
          }
        },
        "$procmux$316_CMP": {
          "hide_name": 1,
          "bits": [ 38 ],
          "attributes": {
          }
        },
        "$procmux$317_CMP": {
          "hide_name": 1,
          "bits": [ 39 ],
          "attributes": {
          }
        },
        "$procmux$318_CMP": {
          "hide_name": 1,
          "bits": [ 30 ],
          "attributes": {
          }
        },
        "$procmux$319_CMP": {
          "hide_name": 1,
          "bits": [ 31 ],
          "attributes": {
          }
        },
        "$procmux$320_CMP": {
          "hide_name": 1,
          "bits": [ 32 ],
          "attributes": {
          }
        },
        "ALUOp": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "attributes": {
            "src": "ALUControl.v:2"
          }
        },
        "ALU_control": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11 ],
          "attributes": {
            "src": "ALUControl.v:5"
          }
        },
        "funct3": {
          "hide_name": 0,
          "bits": [ 5, 6, 7 ],
          "attributes": {
            "src": "ALUControl.v:4"
          }
        },
        "funct7": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "ALUControl.v:3"
          }
        }
      }
    },
    "BranchJudge": {
      "attributes": {
        "src": "BranchJudge.v:1"
      },
      "ports": {
        "zero": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "s_less": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "u_less": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Branch": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "funct3": {
          "direction": "input",
          "bits": [ 6, 7, 8 ]
        },
        "Branch_jump": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
        "$procmux$283": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": 3,
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "BranchJudge.v:14|BranchJudge.v:11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 10, 11, 12 ],
            "S": [ 13, 14, 15 ],
            "Y": [ 16 ]
          }
        },
        "$procmux$284_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "B_SIGNED": 0,
            "B_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "BranchJudge.v:14|BranchJudge.v:11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7, 8 ],
            "B": [ "1", "1" ],
            "Y": [ 13 ]
          }
        },
        "$procmux$285_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "B_SIGNED": 0,
            "B_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "BranchJudge.v:13|BranchJudge.v:11"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7, 8 ],
            "B": [ "0", "1" ],
            "Y": [ 14 ]
          }
        },
        "$procmux$286_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "BranchJudge.v:12|BranchJudge.v:11"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7, 8 ],
            "Y": [ 15 ]
          }
        },
        "$procmux$291": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "BranchJudge.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 16 ],
            "S": [ 5 ],
            "Y": [ 9 ]
          }
        },
        "$ternary$BranchJudge.v:12$37": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "src": "BranchJudge.v:12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 17 ],
            "Y": [ 12 ]
          }
        },
        "$ternary$BranchJudge.v:13$40": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "src": "BranchJudge.v:13"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 18 ],
            "Y": [ 11 ]
          }
        },
        "$ternary$BranchJudge.v:14$43": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "src": "BranchJudge.v:14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 19 ],
            "Y": [ 10 ]
          }
        },
        "$xor$BranchJudge.v:12$35": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "BranchJudge.v:12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ 2 ],
            "Y": [ 17 ]
          }
        },
        "$xor$BranchJudge.v:13$38": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "BranchJudge.v:13"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ 3 ],
            "Y": [ 18 ]
          }
        },
        "$xor$BranchJudge.v:14$41": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "BranchJudge.v:14"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ 4 ],
            "Y": [ 19 ]
          }
        }
      },
      "netnames": {
        "$2\\Branch_jump[0:0]": {
          "hide_name": 1,
          "bits": [ 16 ],
          "attributes": {
            "src": "BranchJudge.v:9"
          }
        },
        "$eq$BranchJudge.v:12$36_Y": {
          "hide_name": 1,
          "bits": [ 17 ],
          "attributes": {
            "src": "BranchJudge.v:12"
          }
        },
        "$eq$BranchJudge.v:13$39_Y": {
          "hide_name": 1,
          "bits": [ 18 ],
          "attributes": {
            "src": "BranchJudge.v:13"
          }
        },
        "$eq$BranchJudge.v:14$42_Y": {
          "hide_name": 1,
          "bits": [ 19 ],
          "attributes": {
            "src": "BranchJudge.v:14"
          }
        },
        "$procmux$284_CMP": {
          "hide_name": 1,
          "bits": [ 13 ],
          "attributes": {
          }
        },
        "$procmux$285_CMP": {
          "hide_name": 1,
          "bits": [ 14 ],
          "attributes": {
          }
        },
        "$procmux$286_CMP": {
          "hide_name": 1,
          "bits": [ 15 ],
          "attributes": {
          }
        },
        "$ternary$BranchJudge.v:12$37_Y": {
          "hide_name": 1,
          "bits": [ 12 ],
          "attributes": {
            "src": "BranchJudge.v:12"
          }
        },
        "$ternary$BranchJudge.v:13$40_Y": {
          "hide_name": 1,
          "bits": [ 11 ],
          "attributes": {
            "src": "BranchJudge.v:13"
          }
        },
        "$ternary$BranchJudge.v:14$43_Y": {
          "hide_name": 1,
          "bits": [ 10 ],
          "attributes": {
            "src": "BranchJudge.v:14"
          }
        },
        "Branch": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "BranchJudge.v:5"
          }
        },
        "Branch_jump": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "BranchJudge.v:7"
          }
        },
        "funct3": {
          "hide_name": 0,
          "bits": [ 6, 7, 8 ],
          "attributes": {
            "src": "BranchJudge.v:6"
          }
        },
        "s_less": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "BranchJudge.v:3"
          }
        },
        "u_less": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "BranchJudge.v:4"
          }
        },
        "zero": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "BranchJudge.v:2"
          }
        }
      }
    },
    "Control": {
      "attributes": {
        "src": "Control.v:1"
      },
      "ports": {
        "Opcode": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8 ]
        },
        "ALUSrc": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "MemtoReg": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "RegWrite": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "MemRead": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "MemWrite": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "Branch": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "Jump": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "ALUOp": {
          "direction": "output",
          "bits": [ 16, 17 ]
        }
      },
      "cells": {
        "$auto$opt_reduce.cc:126:opt_mux$656": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 18, 19 ],
            "Y": [ 20 ]
          }
        },
        "$procmux$274": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": 6,
            "WIDTH": 9
          },
          "attributes": {
            "full_case": 1,
            "src": "Control.v:22|Control.v:15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ "0", "0", "1", "0", "x", "x", "1", "1", "1", "1", "1", "0", "0", "0", "0", "1", "0", "1", "1", "0", "0", "1", "0", "0", "0", "x", "0", "0", "0", "0", "0", "1", "0", "0", "x", "1", "0", "0", "0", "0", "0", "1", "1", "1", "1", "0", "1", "0", "0", "0", "0", "1", "0", "0" ],
            "S": [ 20, 21, 22, 23, 24, 25 ],
            "Y": [ 16, 17, 15, 14, 13, 12, 11, 10, 9 ]
          }
        },
        "$procmux$275_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 7,
            "B_SIGNED": 0,
            "B_WIDTH": 7,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "Control.v:22|Control.v:15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8 ],
            "B": [ "1", "1", "1", "1", "0", "1", "1" ],
            "Y": [ 19 ]
          }
        },
        "$procmux$276_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 7,
            "B_SIGNED": 0,
            "B_WIDTH": 7,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "Control.v:21|Control.v:15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8 ],
            "B": [ "1", "1", "1", "0", "0", "1", "1" ],
            "Y": [ 18 ]
          }
        },
        "$procmux$277_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 7,
            "B_SIGNED": 0,
            "B_WIDTH": 7,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "Control.v:20|Control.v:15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8 ],
            "B": [ "1", "1", "0", "0", "1", "0", "0" ],
            "Y": [ 21 ]
          }
        },
        "$procmux$278_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 7,
            "B_SIGNED": 0,
            "B_WIDTH": 7,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "Control.v:19|Control.v:15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8 ],
            "B": [ "1", "1", "0", "0", "0", "1", "1" ],
            "Y": [ 22 ]
          }
        },
        "$procmux$279_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 7,
            "B_SIGNED": 0,
            "B_WIDTH": 7,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "Control.v:18|Control.v:15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8 ],
            "B": [ "1", "1", "0", "0", "0", "1", "0" ],
            "Y": [ 23 ]
          }
        },
        "$procmux$280_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 7,
            "B_SIGNED": 0,
            "B_WIDTH": 7,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "Control.v:17|Control.v:15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8 ],
            "B": [ "1", "1", "0", "0", "0", "0", "0" ],
            "Y": [ 24 ]
          }
        },
        "$procmux$281_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 7,
            "B_SIGNED": 0,
            "B_WIDTH": 7,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "Control.v:16|Control.v:15"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8 ],
            "B": [ "1", "1", "0", "0", "1", "1", "0" ],
            "Y": [ 25 ]
          }
        }
      },
      "netnames": {
        "$auto$opt_reduce.cc:132:opt_mux$657": {
          "hide_name": 1,
          "bits": [ 20 ],
          "attributes": {
          }
        },
        "$procmux$275_CMP": {
          "hide_name": 1,
          "bits": [ 19 ],
          "attributes": {
          }
        },
        "$procmux$276_CMP": {
          "hide_name": 1,
          "bits": [ 18 ],
          "attributes": {
          }
        },
        "$procmux$277_CMP": {
          "hide_name": 1,
          "bits": [ 21 ],
          "attributes": {
          }
        },
        "$procmux$278_CMP": {
          "hide_name": 1,
          "bits": [ 22 ],
          "attributes": {
          }
        },
        "$procmux$279_CMP": {
          "hide_name": 1,
          "bits": [ 23 ],
          "attributes": {
          }
        },
        "$procmux$280_CMP": {
          "hide_name": 1,
          "bits": [ 24 ],
          "attributes": {
          }
        },
        "$procmux$281_CMP": {
          "hide_name": 1,
          "bits": [ 25 ],
          "attributes": {
          }
        },
        "ALUOp": {
          "hide_name": 0,
          "bits": [ 16, 17 ],
          "attributes": {
            "src": "Control.v:10"
          }
        },
        "ALUSrc": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "Control.v:3"
          }
        },
        "Branch": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "Control.v:8"
          }
        },
        "Jump": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "Control.v:9"
          }
        },
        "MemRead": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "Control.v:6"
          }
        },
        "MemWrite": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "Control.v:7"
          }
        },
        "MemtoReg": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "Control.v:4"
          }
        },
        "Opcode": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8 ],
          "attributes": {
            "src": "Control.v:2"
          }
        },
        "RegWrite": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "Control.v:5"
          }
        },
        "control": {
          "hide_name": 0,
          "bits": [ 16, 17, 15, 14, 13, 12, 11, 10, 9 ],
          "attributes": {
            "src": "Control.v:12"
          }
        }
      }
    },
    "DataMemory": {
      "attributes": {
        "src": "DataMemory.v:1"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "MemWrite": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "MemRead": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "address": {
          "direction": "input",
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ]
        },
        "WriteData": {
          "direction": "input",
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132 ]
        },
        "ReadData": {
          "direction": "output",
          "bits": [ 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196 ]
        }
      },
      "cells": {
        "$auto$proc_dlatch.cc:238:make_hold$361": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "Y": [ 197 ]
          }
        },
        "$auto$proc_dlatch.cc:238:make_hold$369": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 198 ],
            "Y": [ 199 ]
          }
        },
        "$auto$proc_dlatch.cc:238:make_hold$418": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 200 ]
          }
        },
        "$auto$proc_dlatch.cc:238:make_hold$420": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 201 ],
            "Y": [ 202 ]
          }
        },
        "$auto$proc_dlatch.cc:238:make_hold$467": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 203 ],
            "Y": [ 204 ]
          }
        },
        "$auto$proc_dlatch.cc:238:make_hold$514": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 205 ],
            "Y": [ 206 ]
          }
        },
        "$auto$proc_dlatch.cc:238:make_hold$561": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 207 ],
            "Y": [ 208 ]
          }
        },
        "$auto$proc_dlatch.cc:238:make_hold$608": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 209 ],
            "Y": [ 210 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$393": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 211, 197 ],
            "Y": [ 212 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$409": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 213, 4 ],
            "Y": [ 214 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$444": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 215, 197 ],
            "Y": [ 216 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$456": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 217, 4 ],
            "Y": [ 218 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$491": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 219, 197 ],
            "Y": [ 220 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$503": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 221, 4 ],
            "Y": [ 222 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$538": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 223, 197 ],
            "Y": [ 224 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$550": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 225, 4 ],
            "Y": [ 226 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$585": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 227, 197 ],
            "Y": [ 228 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$597": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 229, 4 ],
            "Y": [ 230 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$632": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 231, 197 ],
            "Y": [ 232 ]
          }
        },
        "$auto$proc_dlatch.cc:247:make_hold$644": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 2,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 233, 4 ],
            "Y": [ 234 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$379": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 199 ],
            "Y": [ 235 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$385": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 200 ],
            "B": [ 235 ],
            "Y": [ 236 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$391": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 236 ],
            "Y": [ 211 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$397": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 200 ],
            "B": [ 212 ],
            "Y": [ 237 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$403": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 200 ],
            "B": [ 237 ],
            "Y": [ 213 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$430": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 202 ],
            "Y": [ 238 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$436": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 200 ],
            "B": [ 238 ],
            "Y": [ 239 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$442": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 239 ],
            "Y": [ 215 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$448": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 200 ],
            "B": [ 216 ],
            "Y": [ 240 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$454": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 200 ],
            "B": [ 240 ],
            "Y": [ 217 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$477": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 204 ],
            "Y": [ 241 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$483": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 200 ],
            "B": [ 241 ],
            "Y": [ 242 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$489": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 242 ],
            "Y": [ 219 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$495": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 200 ],
            "B": [ 220 ],
            "Y": [ 243 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$501": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 200 ],
            "B": [ 243 ],
            "Y": [ 221 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$524": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 206 ],
            "Y": [ 244 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$530": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 200 ],
            "B": [ 244 ],
            "Y": [ 245 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$536": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 245 ],
            "Y": [ 223 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$542": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 200 ],
            "B": [ 224 ],
            "Y": [ 246 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$548": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 200 ],
            "B": [ 246 ],
            "Y": [ 225 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$571": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 208 ],
            "Y": [ 247 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$577": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 200 ],
            "B": [ 247 ],
            "Y": [ 248 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$583": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 248 ],
            "Y": [ 227 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$589": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 200 ],
            "B": [ 228 ],
            "Y": [ 249 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$595": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 200 ],
            "B": [ 249 ],
            "Y": [ 229 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$618": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 210 ],
            "Y": [ 250 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$624": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 200 ],
            "B": [ 250 ],
            "Y": [ 251 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$630": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 251 ],
            "Y": [ 231 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$636": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 200 ],
            "B": [ 232 ],
            "Y": [ 252 ]
          }
        },
        "$auto$proc_dlatch.cc:251:make_hold$642": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 200 ],
            "B": [ 252 ],
            "Y": [ 233 ]
          }
        },
        "$auto$proc_dlatch.cc:409:proc_dlatch$356": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": 1,
            "WIDTH": 64
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316 ],
            "EN": [ 4 ],
            "Q": [ 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196 ]
          }
        },
        "$auto$proc_dlatch.cc:409:proc_dlatch$411": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 214 ],
            "Y": [ 317 ]
          }
        },
        "$auto$proc_dlatch.cc:409:proc_dlatch$413": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": 1,
            "WIDTH": 64
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132 ],
            "EN": [ 317 ],
            "Q": [ 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381 ]
          }
        },
        "$auto$proc_dlatch.cc:409:proc_dlatch$458": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 218 ],
            "Y": [ 382 ]
          }
        },
        "$auto$proc_dlatch.cc:409:proc_dlatch$460": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": 1,
            "WIDTH": 64
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132 ],
            "EN": [ 382 ],
            "Q": [ 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446 ]
          }
        },
        "$auto$proc_dlatch.cc:409:proc_dlatch$505": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 222 ],
            "Y": [ 447 ]
          }
        },
        "$auto$proc_dlatch.cc:409:proc_dlatch$507": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": 1,
            "WIDTH": 64
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132 ],
            "EN": [ 447 ],
            "Q": [ 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511 ]
          }
        },
        "$auto$proc_dlatch.cc:409:proc_dlatch$552": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 226 ],
            "Y": [ 512 ]
          }
        },
        "$auto$proc_dlatch.cc:409:proc_dlatch$554": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": 1,
            "WIDTH": 64
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132 ],
            "EN": [ 512 ],
            "Q": [ 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576 ]
          }
        },
        "$auto$proc_dlatch.cc:409:proc_dlatch$599": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 230 ],
            "Y": [ 577 ]
          }
        },
        "$auto$proc_dlatch.cc:409:proc_dlatch$601": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": 1,
            "WIDTH": 64
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132 ],
            "EN": [ 577 ],
            "Q": [ 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641 ]
          }
        },
        "$auto$proc_dlatch.cc:409:proc_dlatch$646": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 234 ],
            "Y": [ 642 ]
          }
        },
        "$auto$proc_dlatch.cc:409:proc_dlatch$648": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": 1,
            "WIDTH": 64
          },
          "attributes": {
            "src": "DataMemory.v:12"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132 ],
            "EN": [ 642 ],
            "Q": [ 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706 ]
          }
        },
        "$procmux$230": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": 5,
            "WIDTH": 64
          },
          "attributes": {
            "full_case": 1,
            "src": "DataMemory.v:1"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446 ],
            "B": [ 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381 ],
            "S": [ 209, 207, 203, 205, 198 ],
            "Y": [ 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316 ]
          }
        },
        "$procmux$231_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 3,
            "B_SIGNED": 0,
            "B_WIDTH": 3,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "DataMemory.v:1"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7 ],
            "B": [ "1", "0", "1" ],
            "Y": [ 209 ]
          }
        },
        "$procmux$232_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 3,
            "B_SIGNED": 0,
            "B_WIDTH": 3,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "DataMemory.v:1"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 207 ]
          }
        },
        "$procmux$233_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 3,
            "B_SIGNED": 0,
            "B_WIDTH": 3,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "DataMemory.v:1"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7 ],
            "B": [ "1", "1", "0" ],
            "Y": [ 203 ]
          }
        },
        "$procmux$234_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 3,
            "B_SIGNED": 0,
            "B_WIDTH": 3,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "DataMemory.v:1"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7 ],
            "B": [ "0", "1", "0" ],
            "Y": [ 205 ]
          }
        },
        "$procmux$235_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 3,
            "B_SIGNED": 0,
            "B_WIDTH": 3,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "DataMemory.v:1"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7 ],
            "B": [ "1", "0", "0" ],
            "Y": [ 198 ]
          }
        },
        "$procmux$236_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 3,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "DataMemory.v:1"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7 ],
            "Y": [ 201 ]
          }
        }
      },
      "netnames": {
        "$0\\ReadData[63:0]": {
          "hide_name": 1,
          "bits": [ 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316 ],
          "attributes": {
            "src": "DataMemory.v:12"
          }
        },
        "$auto$rtlil.cc:1832:Not$347": {
          "hide_name": 1,
          "bits": [ 200 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1832:Not$362": {
          "hide_name": 1,
          "bits": [ 197 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1832:Not$370": {
          "hide_name": 1,
          "bits": [ 199 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1832:Not$412": {
          "hide_name": 1,
          "bits": [ 317 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1832:Not$421": {
          "hide_name": 1,
          "bits": [ 202 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1832:Not$459": {
          "hide_name": 1,
          "bits": [ 382 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1832:Not$468": {
          "hide_name": 1,
          "bits": [ 204 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1832:Not$506": {
          "hide_name": 1,
          "bits": [ 447 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1832:Not$515": {
          "hide_name": 1,
          "bits": [ 206 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1832:Not$553": {
          "hide_name": 1,
          "bits": [ 512 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1832:Not$562": {
          "hide_name": 1,
          "bits": [ 208 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1832:Not$600": {
          "hide_name": 1,
          "bits": [ 577 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1832:Not$609": {
          "hide_name": 1,
          "bits": [ 210 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1832:Not$647": {
          "hide_name": 1,
          "bits": [ 642 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$382": {
          "hide_name": 1,
          "bits": [ 235 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$388": {
          "hide_name": 1,
          "bits": [ 236 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$394": {
          "hide_name": 1,
          "bits": [ 212 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$400": {
          "hide_name": 1,
          "bits": [ 237 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$410": {
          "hide_name": 1,
          "bits": [ 214 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$433": {
          "hide_name": 1,
          "bits": [ 238 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$439": {
          "hide_name": 1,
          "bits": [ 239 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$445": {
          "hide_name": 1,
          "bits": [ 216 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$451": {
          "hide_name": 1,
          "bits": [ 240 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$457": {
          "hide_name": 1,
          "bits": [ 218 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$480": {
          "hide_name": 1,
          "bits": [ 241 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$486": {
          "hide_name": 1,
          "bits": [ 242 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$492": {
          "hide_name": 1,
          "bits": [ 220 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$498": {
          "hide_name": 1,
          "bits": [ 243 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$504": {
          "hide_name": 1,
          "bits": [ 222 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$527": {
          "hide_name": 1,
          "bits": [ 244 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$533": {
          "hide_name": 1,
          "bits": [ 245 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$539": {
          "hide_name": 1,
          "bits": [ 224 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$545": {
          "hide_name": 1,
          "bits": [ 246 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$551": {
          "hide_name": 1,
          "bits": [ 226 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$574": {
          "hide_name": 1,
          "bits": [ 247 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$580": {
          "hide_name": 1,
          "bits": [ 248 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$586": {
          "hide_name": 1,
          "bits": [ 228 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$592": {
          "hide_name": 1,
          "bits": [ 249 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$598": {
          "hide_name": 1,
          "bits": [ 230 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$621": {
          "hide_name": 1,
          "bits": [ 250 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$627": {
          "hide_name": 1,
          "bits": [ 251 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$633": {
          "hide_name": 1,
          "bits": [ 232 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$639": {
          "hide_name": 1,
          "bits": [ 252 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1836:ReduceOr$645": {
          "hide_name": 1,
          "bits": [ 234 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$392": {
          "hide_name": 1,
          "bits": [ 211 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$404": {
          "hide_name": 1,
          "bits": [ 213 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$443": {
          "hide_name": 1,
          "bits": [ 215 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$455": {
          "hide_name": 1,
          "bits": [ 217 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$490": {
          "hide_name": 1,
          "bits": [ 219 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$502": {
          "hide_name": 1,
          "bits": [ 221 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$537": {
          "hide_name": 1,
          "bits": [ 223 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$549": {
          "hide_name": 1,
          "bits": [ 225 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$584": {
          "hide_name": 1,
          "bits": [ 227 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$596": {
          "hide_name": 1,
          "bits": [ 229 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$631": {
          "hide_name": 1,
          "bits": [ 231 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:1862:And$643": {
          "hide_name": 1,
          "bits": [ 233 ],
          "attributes": {
          }
        },
        "$procmux$119_CMP": {
          "hide_name": 1,
          "bits": [ 201 ],
          "attributes": {
          }
        },
        "$procmux$128_CMP": {
          "hide_name": 1,
          "bits": [ 209 ],
          "attributes": {
          }
        },
        "$procmux$138_CMP": {
          "hide_name": 1,
          "bits": [ 207 ],
          "attributes": {
          }
        },
        "$procmux$150_CMP": {
          "hide_name": 1,
          "bits": [ 205 ],
          "attributes": {
          }
        },
        "$procmux$161_CMP": {
          "hide_name": 1,
          "bits": [ 203 ],
          "attributes": {
          }
        },
        "$procmux$174_CMP": {
          "hide_name": 1,
          "bits": [ 198 ],
          "attributes": {
          }
        },
        "MemRead": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "DataMemory.v:4"
          }
        },
        "MemWrite": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "DataMemory.v:3"
          }
        },
        "ReadData": {
          "hide_name": 0,
          "bits": [ 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196 ],
          "attributes": {
            "src": "DataMemory.v:7"
          }
        },
        "WriteData": {
          "hide_name": 0,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132 ],
          "attributes": {
            "src": "DataMemory.v:6"
          }
        },
        "address": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ],
          "attributes": {
            "src": "DataMemory.v:5"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "DataMemory.v:2"
          }
        },
        "mem[0]": {
          "hide_name": 0,
          "bits": [ 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446 ],
          "attributes": {
            "src": "DataMemory.v:1"
          }
        },
        "mem[1]": {
          "hide_name": 0,
          "bits": [ 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381 ],
          "attributes": {
            "src": "DataMemory.v:1"
          }
        },
        "mem[2]": {
          "hide_name": 0,
          "bits": [ 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576 ],
          "attributes": {
            "src": "DataMemory.v:1"
          }
        },
        "mem[3]": {
          "hide_name": 0,
          "bits": [ 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511 ],
          "attributes": {
            "src": "DataMemory.v:1"
          }
        },
        "mem[4]": {
          "hide_name": 0,
          "bits": [ 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641 ],
          "attributes": {
            "src": "DataMemory.v:1"
          }
        },
        "mem[5]": {
          "hide_name": 0,
          "bits": [ 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706 ],
          "attributes": {
            "src": "DataMemory.v:1"
          }
        }
      }
    },
    "ImmGen": {
      "attributes": {
        "src": "ImmGen.v:1"
      },
      "ports": {
        "In": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "Out": {
          "direction": "output",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ]
        }
      },
      "cells": {
        "$auto$opt_reduce.cc:126:opt_mux$654": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 3,
            "Y_WIDTH": 1
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 98, 99, 100 ],
            "Y": [ 101 ]
          }
        },
        "$procmux$104": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": 4,
            "WIDTH": 64
          },
          "attributes": {
            "full_case": 1,
            "src": "ImmGen.v:12|ImmGen.v:6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 22, 14, 15, 16, 17, 18, 19, 20, 21, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 10, 11, 12, 13, 27, 28, 29, 30, 31, 32, 9, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 9, 10, 11, 12, 13, 27, 28, 29, 30, 31, 32, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33 ],
            "S": [ 102, 103, 104, 101 ],
            "Y": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ]
          }
        },
        "$procmux$105_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 7,
            "B_SIGNED": 0,
            "B_WIDTH": 7,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ImmGen.v:12|ImmGen.v:6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8 ],
            "B": [ "1", "1", "1", "1", "0", "1", "1" ],
            "Y": [ 102 ]
          }
        },
        "$procmux$106_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 7,
            "B_SIGNED": 0,
            "B_WIDTH": 7,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ImmGen.v:11|ImmGen.v:6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8 ],
            "B": [ "1", "1", "0", "0", "0", "1", "1" ],
            "Y": [ 103 ]
          }
        },
        "$procmux$107_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 7,
            "B_SIGNED": 0,
            "B_WIDTH": 7,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ImmGen.v:10|ImmGen.v:6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8 ],
            "B": [ "1", "1", "0", "0", "0", "1", "0" ],
            "Y": [ 104 ]
          }
        },
        "$procmux$108_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 7,
            "B_SIGNED": 0,
            "B_WIDTH": 7,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ImmGen.v:9|ImmGen.v:6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8 ],
            "B": [ "1", "1", "0", "0", "1", "0", "0" ],
            "Y": [ 100 ]
          }
        },
        "$procmux$109_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 7,
            "B_SIGNED": 0,
            "B_WIDTH": 7,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ImmGen.v:8|ImmGen.v:6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8 ],
            "B": [ "1", "1", "1", "0", "0", "1", "1" ],
            "Y": [ 99 ]
          }
        },
        "$procmux$110_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 7,
            "B_SIGNED": 0,
            "B_WIDTH": 7,
            "Y_WIDTH": 1
          },
          "attributes": {
            "full_case": 1,
            "src": "ImmGen.v:7|ImmGen.v:6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8 ],
            "B": [ "1", "1", "0", "0", "0", "0", "0" ],
            "Y": [ 98 ]
          }
        }
      },
      "netnames": {
        "$auto$opt_reduce.cc:132:opt_mux$655": {
          "hide_name": 1,
          "bits": [ 101 ],
          "attributes": {
          }
        },
        "$procmux$105_CMP": {
          "hide_name": 1,
          "bits": [ 102 ],
          "attributes": {
          }
        },
        "$procmux$106_CMP": {
          "hide_name": 1,
          "bits": [ 103 ],
          "attributes": {
          }
        },
        "$procmux$107_CMP": {
          "hide_name": 1,
          "bits": [ 104 ],
          "attributes": {
          }
        },
        "$procmux$108_CMP": {
          "hide_name": 1,
          "bits": [ 100 ],
          "attributes": {
          }
        },
        "$procmux$109_CMP": {
          "hide_name": 1,
          "bits": [ 99 ],
          "attributes": {
          }
        },
        "$procmux$110_CMP": {
          "hide_name": 1,
          "bits": [ 98 ],
          "attributes": {
          }
        },
        "In": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "ImmGen.v:2"
          }
        },
        "Out": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
          "attributes": {
            "src": "ImmGen.v:3"
          }
        }
      }
    },
    "InstructionMemory": {
      "attributes": {
        "src": "InstructionMemory.v:1"
      },
      "ports": {
        "pc_address": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "instruction": {
          "direction": "output",
          "bits": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ]
        }
      },
      "cells": {
        "$meminit$\\inst_mem$InstructionMemory.v:8$64": {
          "hide_name": 1,
          "type": "$meminit",
          "parameters": {
            "ABITS": 32,
            "MEMID": "\\inst_mem",
            "PRIORITY": 64,
            "WIDTH": 32,
            "WORDS": 6
          },
          "attributes": {
            "src": "InstructionMemory.v:8"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input"
          },
          "connections": {
            "ADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "1", "1", "0", "0", "1", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "0", "1", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "1", "1", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "0", "1", "1", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "0", "0", "1", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "0", "0", "0", "1", "1", "1", "0", "0", "1", "1", "1", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1", "1", "1", "1", "1", "1" ]
          }
        },
        "$memrd$\\inst_mem$InstructionMemory.v:10$63": {
          "hide_name": 1,
          "type": "$memrd",
          "parameters": {
            "ABITS": 62,
            "CLK_ENABLE": 0,
            "CLK_POLARITY": 0,
            "MEMID": "\\inst_mem",
            "TRANSPARENT": 0,
            "WIDTH": 32
          },
          "attributes": {
            "src": "InstructionMemory.v:10"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "output",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "CLK": [ "x" ],
            "DATA": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
            "EN": [ "x" ]
          }
        }
      },
      "netnames": {
        "instruction": {
          "hide_name": 0,
          "bits": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
          "attributes": {
            "src": "InstructionMemory.v:3"
          }
        },
        "pc_address": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "InstructionMemory.v:2"
          }
        }
      }
    },
    "PC": {
      "attributes": {
        "src": "PC.v:1"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PCrst": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "PCnext": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
        },
        "PCaddress": {
          "direction": "output",
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ]
        }
      },
      "cells": {
      },
      "netnames": {
        "PCaddress": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "PC.v:5"
          }
        },
        "PCnext": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "PC.v:4"
          }
        },
        "PCrst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "PC.v:3"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "PC.v:2"
          }
        }
      }
    },
    "PC4Add": {
      "attributes": {
        "src": "PC4Add.v:1"
      },
      "ports": {
        "PC": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "PCPlus4": {
          "direction": "output",
          "bits": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ]
        }
      },
      "cells": {
        "$add$PC4Add.v:5$69": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 64,
            "B_SIGNED": 0,
            "B_WIDTH": 32,
            "Y_WIDTH": 64
          },
          "attributes": {
            "src": "PC4Add.v:5"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "B": [ "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ]
          }
        }
      },
      "netnames": {
        "PC": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "PC4Add.v:2"
          }
        },
        "PCPlus4": {
          "hide_name": 0,
          "bits": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ],
          "attributes": {
            "src": "PC4Add.v:3"
          }
        }
      }
    },
    "PCAdd": {
      "attributes": {
        "src": "PCAdd.v:1"
      },
      "ports": {
        "PCaddress": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "ShiftImm": {
          "direction": "input",
          "bits": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ]
        },
        "PCSum": {
          "direction": "output",
          "bits": [ 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193 ]
        }
      },
      "cells": {
        "$add$PCAdd.v:6$70": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 64,
            "B_SIGNED": 0,
            "B_WIDTH": 64,
            "Y_WIDTH": 64
          },
          "attributes": {
            "src": "PCAdd.v:6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "B": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ],
            "Y": [ 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193 ]
          }
        }
      },
      "netnames": {
        "PCSum": {
          "hide_name": 0,
          "bits": [ 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193 ],
          "attributes": {
            "src": "PCAdd.v:4"
          }
        },
        "PCaddress": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "PCAdd.v:2"
          }
        },
        "ShiftImm": {
          "hide_name": 0,
          "bits": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ],
          "attributes": {
            "src": "PCAdd.v:3"
          }
        }
      }
    },
    "Registers": {
      "attributes": {
        "src": "Registers.v:1"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RegWrite": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ReadReg1": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8 ]
        },
        "ReadReg2": {
          "direction": "input",
          "bits": [ 9, 10, 11, 12, 13 ]
        },
        "WriteReg": {
          "direction": "input",
          "bits": [ 14, 15, 16, 17, 18 ]
        },
        "WriteData": {
          "direction": "input",
          "bits": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ]
        },
        "ReadData1": {
          "direction": "output",
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146 ]
        },
        "ReadData2": {
          "direction": "output",
          "bits": [ 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210 ]
        },
        "x0": {
          "direction": "output",
          "bits": [ 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274 ]
        },
        "x1": {
          "direction": "output",
          "bits": [ 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338 ]
        },
        "x2": {
          "direction": "output",
          "bits": [ 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402 ]
        },
        "x3": {
          "direction": "output",
          "bits": [ 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466 ]
        },
        "x4": {
          "direction": "output",
          "bits": [ 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530 ]
        },
        "x5": {
          "direction": "output",
          "bits": [ 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594 ]
        },
        "x6": {
          "direction": "output",
          "bits": [ 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658 ]
        }
      },
      "cells": {
        "$logic_and$Registers.v:23$78": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "Registers.v:23"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 659 ],
            "Y": [ 660 ]
          }
        },
        "$meminit$\\Register$Registers.v:20$89": {
          "hide_name": 1,
          "type": "$meminit",
          "parameters": {
            "ABITS": 32,
            "MEMID": "\\Register",
            "PRIORITY": 89,
            "WIDTH": 64,
            "WORDS": 1
          },
          "attributes": {
            "src": "Registers.v:20"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input"
          },
          "connections": {
            "ADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ]
          }
        },
        "$memrd$\\Register$Registers.v:26$80": {
          "hide_name": 1,
          "type": "$memrd",
          "parameters": {
            "ABITS": 5,
            "CLK_ENABLE": 0,
            "CLK_POLARITY": 0,
            "MEMID": "\\Register",
            "TRANSPARENT": 0,
            "WIDTH": 64
          },
          "attributes": {
            "src": "Registers.v:26"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "output",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ 4, 5, 6, 7, 8 ],
            "CLK": [ "x" ],
            "DATA": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146 ],
            "EN": [ "x" ]
          }
        },
        "$memrd$\\Register$Registers.v:27$81": {
          "hide_name": 1,
          "type": "$memrd",
          "parameters": {
            "ABITS": 5,
            "CLK_ENABLE": 0,
            "CLK_POLARITY": 0,
            "MEMID": "\\Register",
            "TRANSPARENT": 0,
            "WIDTH": 64
          },
          "attributes": {
            "src": "Registers.v:27"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "output",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ 9, 10, 11, 12, 13 ],
            "CLK": [ "x" ],
            "DATA": [ 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210 ],
            "EN": [ "x" ]
          }
        },
        "$memrd$\\Register$Registers.v:31$82": {
          "hide_name": 1,
          "type": "$memrd",
          "parameters": {
            "ABITS": 32,
            "CLK_ENABLE": 0,
            "CLK_POLARITY": 0,
            "MEMID": "\\Register",
            "TRANSPARENT": 0,
            "WIDTH": 64
          },
          "attributes": {
            "src": "Registers.v:31"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "output",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CLK": [ "x" ],
            "DATA": [ 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274 ],
            "EN": [ "x" ]
          }
        },
        "$memrd$\\Register$Registers.v:32$83": {
          "hide_name": 1,
          "type": "$memrd",
          "parameters": {
            "ABITS": 32,
            "CLK_ENABLE": 0,
            "CLK_POLARITY": 0,
            "MEMID": "\\Register",
            "TRANSPARENT": 0,
            "WIDTH": 64
          },
          "attributes": {
            "src": "Registers.v:32"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "output",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CLK": [ "x" ],
            "DATA": [ 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338 ],
            "EN": [ "x" ]
          }
        },
        "$memrd$\\Register$Registers.v:33$84": {
          "hide_name": 1,
          "type": "$memrd",
          "parameters": {
            "ABITS": 32,
            "CLK_ENABLE": 0,
            "CLK_POLARITY": 0,
            "MEMID": "\\Register",
            "TRANSPARENT": 0,
            "WIDTH": 64
          },
          "attributes": {
            "src": "Registers.v:33"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "output",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CLK": [ "x" ],
            "DATA": [ 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402 ],
            "EN": [ "x" ]
          }
        },
        "$memrd$\\Register$Registers.v:34$85": {
          "hide_name": 1,
          "type": "$memrd",
          "parameters": {
            "ABITS": 32,
            "CLK_ENABLE": 0,
            "CLK_POLARITY": 0,
            "MEMID": "\\Register",
            "TRANSPARENT": 0,
            "WIDTH": 64
          },
          "attributes": {
            "src": "Registers.v:34"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "output",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CLK": [ "x" ],
            "DATA": [ 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466 ],
            "EN": [ "x" ]
          }
        },
        "$memrd$\\Register$Registers.v:35$86": {
          "hide_name": 1,
          "type": "$memrd",
          "parameters": {
            "ABITS": 32,
            "CLK_ENABLE": 0,
            "CLK_POLARITY": 0,
            "MEMID": "\\Register",
            "TRANSPARENT": 0,
            "WIDTH": 64
          },
          "attributes": {
            "src": "Registers.v:35"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "output",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CLK": [ "x" ],
            "DATA": [ 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530 ],
            "EN": [ "x" ]
          }
        },
        "$memrd$\\Register$Registers.v:36$87": {
          "hide_name": 1,
          "type": "$memrd",
          "parameters": {
            "ABITS": 32,
            "CLK_ENABLE": 0,
            "CLK_POLARITY": 0,
            "MEMID": "\\Register",
            "TRANSPARENT": 0,
            "WIDTH": 64
          },
          "attributes": {
            "src": "Registers.v:36"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "output",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CLK": [ "x" ],
            "DATA": [ 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594 ],
            "EN": [ "x" ]
          }
        },
        "$memrd$\\Register$Registers.v:37$88": {
          "hide_name": 1,
          "type": "$memrd",
          "parameters": {
            "ABITS": 32,
            "CLK_ENABLE": 0,
            "CLK_POLARITY": 0,
            "MEMID": "\\Register",
            "TRANSPARENT": 0,
            "WIDTH": 64
          },
          "attributes": {
            "src": "Registers.v:37"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "output",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CLK": [ "x" ],
            "DATA": [ 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658 ],
            "EN": [ "x" ]
          }
        },
        "$memwr$\\Register$Registers.v:23$90": {
          "hide_name": 1,
          "type": "$memwr",
          "parameters": {
            "ABITS": 5,
            "CLK_ENABLE": 0,
            "CLK_POLARITY": 0,
            "MEMID": "\\Register",
            "PRIORITY": 90,
            "WIDTH": 64
          },
          "attributes": {
            "src": "Registers.v:23"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ 661, 662, 663, 664, 665 ],
            "CLK": [ "x" ],
            "DATA": [ 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729 ],
            "EN": [ 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793 ]
          }
        },
        "$ne$Registers.v:23$77": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 5,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "Registers.v:23"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 14, 15, 16, 17, 18 ],
            "Y": [ 659 ]
          }
        },
        "$procdff$649": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 5
          },
          "attributes": {
            "src": "Registers.v:22"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 794, 795, 796, 797, 798 ],
            "Q": [ 661, 662, 663, 664, 665 ]
          }
        },
        "$procdff$650": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 64
          },
          "attributes": {
            "src": "Registers.v:22"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862 ],
            "Q": [ 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729 ]
          }
        },
        "$procdff$651": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 64
          },
          "attributes": {
            "src": "Registers.v:22"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863 ],
            "Q": [ 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793 ]
          }
        },
        "$procmux$95": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "src": "Registers.v:23"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 660 ],
            "Y": [ 863 ]
          }
        },
        "$procmux$97": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 64
          },
          "attributes": {
            "src": "Registers.v:23"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
            "S": [ 660 ],
            "Y": [ 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862 ]
          }
        },
        "$procmux$99": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 5
          },
          "attributes": {
            "src": "Registers.v:23"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x" ],
            "B": [ 14, 15, 16, 17, 18 ],
            "S": [ 660 ],
            "Y": [ 794, 795, 796, 797, 798 ]
          }
        }
      },
      "netnames": {
        "$0$memwr$\\Register$Registers.v:23$72_ADDR[4:0]$74": {
          "hide_name": 1,
          "bits": [ 794, 795, 796, 797, 798 ],
          "attributes": {
            "src": "Registers.v:22"
          }
        },
        "$0$memwr$\\Register$Registers.v:23$72_DATA[63:0]$75": {
          "hide_name": 1,
          "bits": [ 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862 ],
          "attributes": {
            "src": "Registers.v:22"
          }
        },
        "$0$memwr$\\Register$Registers.v:23$72_EN[63:0]$76": {
          "hide_name": 1,
          "bits": [ 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863, 863 ],
          "attributes": {
            "src": "Registers.v:22"
          }
        },
        "$logic_and$Registers.v:23$78_Y": {
          "hide_name": 1,
          "bits": [ 660 ],
          "attributes": {
            "src": "Registers.v:23"
          }
        },
        "$memwr$\\Register$Registers.v:23$72_ADDR": {
          "hide_name": 1,
          "bits": [ 661, 662, 663, 664, 665 ],
          "attributes": {
            "src": "Registers.v:23"
          }
        },
        "$memwr$\\Register$Registers.v:23$72_DATA": {
          "hide_name": 1,
          "bits": [ 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729 ],
          "attributes": {
            "src": "Registers.v:23"
          }
        },
        "$memwr$\\Register$Registers.v:23$72_EN": {
          "hide_name": 1,
          "bits": [ 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793 ],
          "attributes": {
            "src": "Registers.v:23"
          }
        },
        "$ne$Registers.v:23$77_Y": {
          "hide_name": 1,
          "bits": [ 659 ],
          "attributes": {
            "src": "Registers.v:23"
          }
        },
        "ReadData1": {
          "hide_name": 0,
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146 ],
          "attributes": {
            "src": "Registers.v:8"
          }
        },
        "ReadData2": {
          "hide_name": 0,
          "bits": [ 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210 ],
          "attributes": {
            "src": "Registers.v:9"
          }
        },
        "ReadReg1": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8 ],
          "attributes": {
            "src": "Registers.v:4"
          }
        },
        "ReadReg2": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "Registers.v:5"
          }
        },
        "RegWrite": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "Registers.v:3"
          }
        },
        "WriteData": {
          "hide_name": 0,
          "bits": [ 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
          "attributes": {
            "src": "Registers.v:7"
          }
        },
        "WriteReg": {
          "hide_name": 0,
          "bits": [ 14, 15, 16, 17, 18 ],
          "attributes": {
            "src": "Registers.v:6"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "Registers.v:2"
          }
        },
        "x0": {
          "hide_name": 0,
          "bits": [ 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274 ],
          "attributes": {
            "src": "Registers.v:10"
          }
        },
        "x1": {
          "hide_name": 0,
          "bits": [ 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338 ],
          "attributes": {
            "src": "Registers.v:11"
          }
        },
        "x2": {
          "hide_name": 0,
          "bits": [ 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402 ],
          "attributes": {
            "src": "Registers.v:12"
          }
        },
        "x3": {
          "hide_name": 0,
          "bits": [ 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466 ],
          "attributes": {
            "src": "Registers.v:13"
          }
        },
        "x4": {
          "hide_name": 0,
          "bits": [ 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530 ],
          "attributes": {
            "src": "Registers.v:14"
          }
        },
        "x5": {
          "hide_name": 0,
          "bits": [ 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594 ],
          "attributes": {
            "src": "Registers.v:15"
          }
        },
        "x6": {
          "hide_name": 0,
          "bits": [ 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658 ],
          "attributes": {
            "src": "Registers.v:16"
          }
        }
      }
    },
    "ShiftLeft1": {
      "attributes": {
        "src": "ShiftLeft1.v:1"
      },
      "ports": {
        "In": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "out": {
          "direction": "output",
          "bits": [ "0", 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "In": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "ShiftLeft1.v:2"
          }
        },
        "out": {
          "hide_name": 0,
          "bits": [ "0", 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64 ],
          "attributes": {
            "src": "ShiftLeft1.v:3"
          }
        }
      }
    },
    "arch": {
      "attributes": {
        "top": 1,
        "src": "arch.v:1"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PCrst": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$eq$arch.v:56$2": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "arch.v:56"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 5 ]
          }
        },
        "$eq$arch.v:56$3": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "arch.v:56"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "Y": [ 7 ]
          }
        },
        "$logic_and$arch.v:56$4": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "arch.v:56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "B": [ 7 ],
            "Y": [ 8 ]
          }
        },
        "$ternary$arch.v:113$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 64
          },
          "attributes": {
            "src": "arch.v:113"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72 ],
            "B": [ 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136 ],
            "S": [ 137 ],
            "Y": [ 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201 ]
          }
        },
        "$ternary$arch.v:138$9": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 64
          },
          "attributes": {
            "src": "arch.v:138"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265 ],
            "B": [ 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329 ],
            "S": [ 330 ],
            "Y": [ 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394 ]
          }
        },
        "$ternary$arch.v:56$5": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 64
          },
          "attributes": {
            "src": "arch.v:56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458 ],
            "B": [ 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522 ],
            "S": [ 8 ],
            "Y": [ 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586 ]
          }
        },
        "u_ALU": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "arch.v:118"
          },
          "port_directions": {
            "A1": "input",
            "A2": "input",
            "ALU_control": "input",
            "Y": "output",
            "s_less": "output",
            "u_less": "output",
            "zero": "output"
          },
          "connections": {
            "A1": [ 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650 ],
            "A2": [ 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201 ],
            "ALU_control": [ 651, 652, 653, 654 ],
            "Y": [ 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265 ],
            "s_less": [ 655 ],
            "u_less": [ 656 ],
            "zero": [ 657 ]
          }
        },
        "u_ALUControl": {
          "hide_name": 0,
          "type": "ALUControl",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "arch.v:102"
          },
          "port_directions": {
            "ALUOp": "input",
            "ALU_control": "output",
            "funct3": "input",
            "funct7": "input"
          },
          "connections": {
            "ALUOp": [ 658, 659 ],
            "ALU_control": [ 651, 652, 653, 654 ],
            "funct3": [ 660, 661, 662 ],
            "funct7": [ 663 ]
          }
        },
        "u_BranchJudge": {
          "hide_name": 0,
          "type": "BranchJudge",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "arch.v:47"
          },
          "port_directions": {
            "Branch": "input",
            "Branch_jump": "output",
            "funct3": "input",
            "s_less": "input",
            "u_less": "input",
            "zero": "input"
          },
          "connections": {
            "Branch": [ 664 ],
            "Branch_jump": [ 4 ],
            "funct3": [ 660, 661, 662 ],
            "s_less": [ 655 ],
            "u_less": [ 656 ],
            "zero": [ 657 ]
          }
        },
        "u_Control": {
          "hide_name": 0,
          "type": "Control",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "arch.v:67"
          },
          "port_directions": {
            "ALUOp": "output",
            "ALUSrc": "output",
            "Branch": "output",
            "Jump": "output",
            "MemRead": "output",
            "MemWrite": "output",
            "MemtoReg": "output",
            "Opcode": "input",
            "RegWrite": "output"
          },
          "connections": {
            "ALUOp": [ 658, 659 ],
            "ALUSrc": [ 137 ],
            "Branch": [ 664 ],
            "Jump": [ 6 ],
            "MemRead": [ 665 ],
            "MemWrite": [ 666 ],
            "MemtoReg": [ 330 ],
            "Opcode": [ 667, 668, 669, 670, 671, 672, 673 ],
            "RegWrite": [ 674 ]
          }
        },
        "u_DataMemory": {
          "hide_name": 0,
          "type": "DataMemory",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "arch.v:130"
          },
          "port_directions": {
            "MemRead": "input",
            "MemWrite": "input",
            "ReadData": "output",
            "WriteData": "input",
            "address": "input",
            "clk": "input"
          },
          "connections": {
            "MemRead": [ 665 ],
            "MemWrite": [ 666 ],
            "ReadData": [ 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329 ],
            "WriteData": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72 ],
            "address": [ 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265 ],
            "clk": [ 2 ]
          }
        },
        "u_ImmGen": {
          "hide_name": 0,
          "type": "ImmGen",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "arch.v:95"
          },
          "port_directions": {
            "In": "input",
            "Out": "output"
          },
          "connections": {
            "In": [ 667, 668, 669, 670, 671, 672, 673, 675, 676, 677, 678, 679, 660, 661, 662, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 663, 695 ],
            "Out": [ 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136 ]
          }
        },
        "u_InstructionMemory": {
          "hide_name": 0,
          "type": "InstructionMemory",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "arch.v:13"
          },
          "port_directions": {
            "instruction": "output",
            "pc_address": "input"
          },
          "connections": {
            "instruction": [ 667, 668, 669, 670, 671, 672, 673, 675, 676, 677, 678, 679, 660, 661, 662, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 663, 695 ],
            "pc_address": [ 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759 ]
          }
        },
        "u_PC": {
          "hide_name": 0,
          "type": "PC",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "arch.v:4"
          },
          "port_directions": {
            "PCaddress": "output",
            "PCnext": "input",
            "PCrst": "input",
            "clk": "input"
          },
          "connections": {
            "PCaddress": [ 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759 ],
            "PCnext": [ 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586 ],
            "PCrst": [ 3 ],
            "clk": [ 2 ]
          }
        },
        "u_PC4Add": {
          "hide_name": 0,
          "type": "PC4Add",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "arch.v:20"
          },
          "port_directions": {
            "PC": "input",
            "PCPlus4": "output"
          },
          "connections": {
            "PC": [ 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759 ],
            "PCPlus4": [ 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522 ]
          }
        },
        "u_PCAdd": {
          "hide_name": 0,
          "type": "PCAdd",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "arch.v:35"
          },
          "port_directions": {
            "PCSum": "output",
            "PCaddress": "input",
            "ShiftImm": "input"
          },
          "connections": {
            "PCSum": [ 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458 ],
            "PCaddress": [ 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759 ],
            "ShiftImm": [ 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823 ]
          }
        },
        "u_Registers": {
          "hide_name": 0,
          "type": "Registers",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "arch.v:83"
          },
          "port_directions": {
            "ReadData1": "output",
            "ReadData2": "output",
            "ReadReg1": "input",
            "ReadReg2": "input",
            "RegWrite": "input",
            "WriteData": "input",
            "WriteReg": "input",
            "clk": "input"
          },
          "connections": {
            "ReadData1": [ 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650 ],
            "ReadData2": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72 ],
            "ReadReg1": [ 680, 681, 682, 683, 684 ],
            "ReadReg2": [ 685, 686, 687, 688, 689 ],
            "RegWrite": [ 674 ],
            "WriteData": [ 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394 ],
            "WriteReg": [ 675, 676, 677, 678, 679 ],
            "clk": [ 2 ]
          }
        },
        "u_ShiftLeft1": {
          "hide_name": 0,
          "type": "ShiftLeft1",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "arch.v:29"
          },
          "port_directions": {
            "In": "input",
            "out": "output"
          },
          "connections": {
            "In": [ 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136 ],
            "out": [ 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823 ]
          }
        }
      },
      "netnames": {
        "$eq$arch.v:56$2_Y": {
          "hide_name": 1,
          "bits": [ 5 ],
          "attributes": {
            "src": "arch.v:56"
          }
        },
        "$eq$arch.v:56$3_Y": {
          "hide_name": 1,
          "bits": [ 7 ],
          "attributes": {
            "src": "arch.v:56"
          }
        },
        "$logic_and$arch.v:56$4_Y": {
          "hide_name": 1,
          "bits": [ 8 ],
          "attributes": {
            "src": "arch.v:56"
          }
        },
        "ALU1": {
          "hide_name": 0,
          "bits": [ 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650 ],
          "attributes": {
            "src": "arch.v:110"
          }
        },
        "ALU2": {
          "hide_name": 0,
          "bits": [ 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201 ],
          "attributes": {
            "src": "arch.v:111"
          }
        },
        "ALUOp": {
          "hide_name": 0,
          "bits": [ 658, 659 ],
          "attributes": {
            "src": "arch.v:66"
          }
        },
        "ALUSrc": {
          "hide_name": 0,
          "bits": [ 137 ],
          "attributes": {
            "src": "arch.v:61"
          }
        },
        "ALU_control": {
          "hide_name": 0,
          "bits": [ 651, 652, 653, 654 ],
          "attributes": {
            "src": "arch.v:101"
          }
        },
        "ALU_result": {
          "hide_name": 0,
          "bits": [ 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265 ],
          "attributes": {
            "src": "arch.v:117"
          }
        },
        "Branch": {
          "hide_name": 0,
          "bits": [ 664 ],
          "attributes": {
            "src": "arch.v:45"
          }
        },
        "Branch_jump": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "arch.v:46"
          }
        },
        "ExImm": {
          "hide_name": 0,
          "bits": [ 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136 ],
          "attributes": {
            "src": "arch.v:28"
          }
        },
        "Instruction": {
          "hide_name": 0,
          "bits": [ 667, 668, 669, 670, 671, 672, 673, 675, 676, 677, 678, 679, 660, 661, 662, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 663, 695 ],
          "attributes": {
            "src": "arch.v:12"
          }
        },
        "Jump": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "arch.v:44"
          }
        },
        "MemData": {
          "hide_name": 0,
          "bits": [ 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329 ],
          "attributes": {
            "src": "arch.v:129"
          }
        },
        "MemRead": {
          "hide_name": 0,
          "bits": [ 665 ],
          "attributes": {
            "src": "arch.v:64"
          }
        },
        "MemWrite": {
          "hide_name": 0,
          "bits": [ 666 ],
          "attributes": {
            "src": "arch.v:65"
          }
        },
        "MemtoReg": {
          "hide_name": 0,
          "bits": [ 330 ],
          "attributes": {
            "src": "arch.v:62"
          }
        },
        "PCPlus4": {
          "hide_name": 0,
          "bits": [ 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522 ],
          "attributes": {
            "src": "arch.v:19"
          }
        },
        "PCSum": {
          "hide_name": 0,
          "bits": [ 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458 ],
          "attributes": {
            "src": "arch.v:27"
          }
        },
        "PCaddress": {
          "hide_name": 0,
          "bits": [ 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759 ],
          "attributes": {
            "src": "arch.v:3"
          }
        },
        "PCnext": {
          "hide_name": 0,
          "bits": [ 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586 ],
          "attributes": {
            "src": "arch.v:2"
          }
        },
        "PCrst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "arch.v:1"
          }
        },
        "ReadData1": {
          "hide_name": 0,
          "bits": [ 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650 ],
          "attributes": {
            "src": "arch.v:80"
          }
        },
        "ReadData2": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72 ],
          "attributes": {
            "src": "arch.v:81"
          }
        },
        "RegWrite": {
          "hide_name": 0,
          "bits": [ 674 ],
          "attributes": {
            "src": "arch.v:63"
          }
        },
        "ShiftImm": {
          "hide_name": 0,
          "bits": [ 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823 ],
          "attributes": {
            "src": "arch.v:26"
          }
        },
        "WriteData": {
          "hide_name": 0,
          "bits": [ 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394 ],
          "attributes": {
            "src": "arch.v:82"
          }
        },
        "Zero": {
          "hide_name": 0,
          "bits": [ 657 ],
          "attributes": {
            "src": "arch.v:41"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "arch.v:1"
          }
        },
        "s_Less": {
          "hide_name": 0,
          "bits": [ 655 ],
          "attributes": {
            "src": "arch.v:42"
          }
        },
        "u_Less": {
          "hide_name": 0,
          "bits": [ 656 ],
          "attributes": {
            "src": "arch.v:43"
          }
        }
      }
    }
  }
}
