<stg><name>PE_Pipeline_VITIS_LOOP_378_5</name>


<trans_list>

<trans id="810" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="6" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="8" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %rep = alloca i32 1

]]></Node>
<StgValue><ssdm name="rep"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %out = alloca i32 1

]]></Node>
<StgValue><ssdm name="out"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %flag = alloca i32 1

]]></Node>
<StgValue><ssdm name="flag"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %p_0_0_0262_2244252 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0262_2244252"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %p_0_0_0262_2244254256 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0262_2244254256"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %p_0_0_0262_2244254258262 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0262_2244254258262"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %data_A_tmp = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_A_tmp"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %data_A_tmp_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_A_tmp_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %conv_i_161284 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_i_161284"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %data_A_tmp_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_A_tmp_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %conv_i_2111286 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_i_2111286"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %data_A_tmp_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_A_tmp_3"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:13 %conv_i_3161288 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_i_3161288"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:14 %empty_348 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_348"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:15 %conv_i_1_1301 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_i_1_1301"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:16 %conv_i_1_2303 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_i_1_2303"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:17 %conv_i_1_3305 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_i_1_3305"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:18 %empty_349 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_349"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:19 %conv_i_2_1320 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_i_2_1320"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:20 %conv_i_2_2323 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_i_2_2323"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:21 %conv_i_2_3326 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_i_2_3326"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:22 %empty_350 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_350"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:23 %conv_i_3_1337 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_i_3_1337"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:24 %conv_i_3_2338 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_i_3_2338"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:25 %conv_i_3_3339 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_i_3_3339"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:26 %data_W_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_W_reg"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:27 %data_W_reg_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_W_reg_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:28 %data_W_reg_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_W_reg_2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:29 %data_W_reg_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_W_reg_3"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:30 %data_W_reg_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_W_reg_4"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:31 %data_W_reg_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_W_reg_5"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:32 %data_W_reg_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_W_reg_6"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:33 %data_W_reg_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_W_reg_7"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:34 %data_W_reg_12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_W_reg_12"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:35 %data_W_reg_13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_W_reg_13"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:36 %data_W_reg_14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_W_reg_14"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:37 %data_W_reg_15 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_W_reg_15"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:38 %p_0_0_0261_2250264 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0261_2250264"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:39 %p_0_0_0261_2250266267 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0261_2250266267"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:40 %p_0_0_0261_2250266269272 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0261_2250266269272"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:41 %p_0_0238_3274 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0238_3274"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:42 %p_0_0238_2299 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0238_2299"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:43 %p_0_0238_1317 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0238_1317"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:44 %p_0_0238336 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0238336"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:45 %p_0_0_0261_2249 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0261_2249"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:46 %data_A_tmp_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_A_tmp_4"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:47 %data_A_tmp_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_A_tmp_5"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:48 %data_A_tmp_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_A_tmp_6"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:49 %data_A_tmp_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_A_tmp_7"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:50 %data_A_tmp_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_A_tmp_8"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:51 %data_A_tmp_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_A_tmp_9"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:52 %data_A_tmp_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_A_tmp_10"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:53 %data_A_tmp_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_A_tmp_11"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:54 %data_W_reg_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_W_reg_8"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:55 %data_W_reg_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_W_reg_9"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:56 %data_W_reg_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_W_reg_10"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:57 %data_W_reg_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_W_reg_11"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:58 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_0_0_3, i64 666, i64 204, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:59 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_0_0_2, i64 666, i64 204, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:60 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_0_0_1, i64 666, i64 204, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:61 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_SA_O_0_0_0, i64 666, i64 204, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:62 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_A_0_0, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:63 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_W_0_0, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:64 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_0_0_0, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:65 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_0_0_1, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:66 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_0_0_2, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:67 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_SA_O_0_0_3, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:68 %add308_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add308_1

]]></Node>
<StgValue><ssdm name="add308_1_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:69 %add308_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add308_2

]]></Node>
<StgValue><ssdm name="add308_2_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:70 %add308_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add308_3

]]></Node>
<StgValue><ssdm name="add308_3_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:71 %num_a_sa_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_a_sa

]]></Node>
<StgValue><ssdm name="num_a_sa_read"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:72 %num_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num

]]></Node>
<StgValue><ssdm name="num_read"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:73 %sub270_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub270

]]></Node>
<StgValue><ssdm name="sub270_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:74 %mode_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mode

]]></Node>
<StgValue><ssdm name="mode_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:75 %sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub

]]></Node>
<StgValue><ssdm name="sub_read"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:76 %store_ln338 = store i8 0, i8 %data_W_reg_11

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:77 %store_ln338 = store i8 0, i8 %data_W_reg_10

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:78 %store_ln338 = store i8 0, i8 %data_W_reg_9

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:79 %store_ln338 = store i8 0, i8 %data_W_reg_8

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:80 %store_ln466 = store i8 0, i8 %data_A_tmp_11

]]></Node>
<StgValue><ssdm name="store_ln466"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:81 %store_ln466 = store i8 0, i8 %data_A_tmp_10

]]></Node>
<StgValue><ssdm name="store_ln466"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:82 %store_ln466 = store i8 0, i8 %data_A_tmp_9

]]></Node>
<StgValue><ssdm name="store_ln466"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:83 %store_ln466 = store i8 0, i8 %data_A_tmp_8

]]></Node>
<StgValue><ssdm name="store_ln466"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:84 %store_ln466 = store i8 0, i8 %data_A_tmp_7

]]></Node>
<StgValue><ssdm name="store_ln466"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:85 %store_ln466 = store i8 0, i8 %data_A_tmp_6

]]></Node>
<StgValue><ssdm name="store_ln466"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:86 %store_ln466 = store i8 0, i8 %data_A_tmp_5

]]></Node>
<StgValue><ssdm name="store_ln466"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:87 %store_ln466 = store i8 0, i8 %data_A_tmp_4

]]></Node>
<StgValue><ssdm name="store_ln466"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:88 %store_ln0 = store i32 0, i32 %p_0_0_0261_2249

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:89 %store_ln0 = store i32 0, i32 %p_0_0_0261_2250266269272

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:90 %store_ln0 = store i32 0, i32 %p_0_0_0261_2250266267

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:91 %store_ln0 = store i32 0, i32 %p_0_0_0261_2250264

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:92 %store_ln338 = store i8 0, i8 %data_W_reg_15

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:93 %store_ln338 = store i8 0, i8 %data_W_reg_14

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:94 %store_ln338 = store i8 0, i8 %data_W_reg_13

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:95 %store_ln338 = store i8 0, i8 %data_W_reg_12

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:96 %store_ln338 = store i8 0, i8 %data_W_reg_7

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:97 %store_ln338 = store i8 0, i8 %data_W_reg_6

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:98 %store_ln338 = store i8 0, i8 %data_W_reg_5

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:99 %store_ln338 = store i8 0, i8 %data_W_reg_4

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:100 %store_ln338 = store i8 0, i8 %data_W_reg_3

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:101 %store_ln338 = store i8 0, i8 %data_W_reg_2

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:102 %store_ln338 = store i8 0, i8 %data_W_reg_1

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:103 %store_ln338 = store i8 0, i8 %data_W_reg

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:104 %store_ln0 = store i32 0, i32 %conv_i_3_3339

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:105 %store_ln0 = store i32 0, i32 %conv_i_3_2338

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:106 %store_ln0 = store i32 0, i32 %conv_i_3_1337

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:107 %store_ln0 = store i32 0, i32 %empty_350

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:108 %store_ln0 = store i32 0, i32 %conv_i_2_3326

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:109 %store_ln0 = store i32 0, i32 %conv_i_2_2323

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:110 %store_ln0 = store i32 0, i32 %conv_i_2_1320

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:111 %store_ln0 = store i32 0, i32 %empty_349

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:112 %store_ln0 = store i32 0, i32 %conv_i_1_3305

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:113 %store_ln0 = store i32 0, i32 %conv_i_1_2303

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:114 %store_ln0 = store i32 0, i32 %conv_i_1_1301

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:115 %store_ln0 = store i32 0, i32 %empty_348

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:116 %store_ln0 = store i32 0, i32 %conv_i_3161288

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:117 %store_ln466 = store i8 0, i8 %data_A_tmp_3

]]></Node>
<StgValue><ssdm name="store_ln466"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:118 %store_ln0 = store i32 0, i32 %conv_i_2111286

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:119 %store_ln466 = store i8 0, i8 %data_A_tmp_2

]]></Node>
<StgValue><ssdm name="store_ln466"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:120 %store_ln0 = store i32 0, i32 %conv_i_161284

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:121 %store_ln466 = store i8 0, i8 %data_A_tmp_1

]]></Node>
<StgValue><ssdm name="store_ln466"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:122 %store_ln0 = store i32 0, i32 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:123 %store_ln466 = store i8 0, i8 %data_A_tmp

]]></Node>
<StgValue><ssdm name="store_ln466"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:124 %store_ln0 = store i32 0, i32 %p_0_0_0262_2244254258262

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:125 %store_ln0 = store i32 0, i32 %p_0_0_0262_2244254256

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:126 %store_ln0 = store i32 0, i32 %p_0_0_0262_2244252

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:127 %store_ln353 = store i32 0, i32 %flag

]]></Node>
<StgValue><ssdm name="store_ln353"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:128 %store_ln354 = store i32 0, i32 %out

]]></Node>
<StgValue><ssdm name="store_ln354"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:129 %store_ln378 = store i32 0, i32 %rep

]]></Node>
<StgValue><ssdm name="store_ln378"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:130 %br_ln0 = br void %for.body46

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body46:0 %rep_6 = load i32 %rep

]]></Node>
<StgValue><ssdm name="rep_6"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body46:1 %flag_3 = load i32 %flag

]]></Node>
<StgValue><ssdm name="flag_3"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body46:18 %icmp_ln378 = icmp_eq  i32 %rep_6, i32 %sub_read

]]></Node>
<StgValue><ssdm name="icmp_ln378"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body46:19 %rep_7 = add i32 %rep_6, i32 1

]]></Node>
<StgValue><ssdm name="rep_7"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body46:20 %br_ln378 = br i1 %icmp_ln378, void %for.body46.split, void %for.end364.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body46.split:0 %specpipeline_ln381 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln381"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body46.split:1 %speclooptripcount_ln380 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9222, i64 9222, i64 9222

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln380"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body46.split:2 %specloopname_ln378 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25

]]></Node>
<StgValue><ssdm name="specloopname_ln378"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="2" op_0_bw="32">
<![CDATA[
for.body46.split:3 %trunc_ln378 = trunc i32 %flag_3

]]></Node>
<StgValue><ssdm name="trunc_ln378"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body46.split:4 %icmp_ln384 = icmp_ult  i32 %rep_6, i32 %num_a_sa_read

]]></Node>
<StgValue><ssdm name="icmp_ln384"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body46.split:5 %br_ln384 = br i1 %icmp_ln384, void %for.body72_ifconv, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln384"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="icmp_ln384" val="1"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else:0 %tmp_2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %flag_3, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="icmp_ln384" val="1"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
if.else:1 %icmp_ln391 = icmp_slt  i30 %tmp_2, i30 1

]]></Node>
<StgValue><ssdm name="icmp_ln391"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body72_ifconv:25 %ult62 = icmp_ult  i32 %rep_6, i32 %num_read

]]></Node>
<StgValue><ssdm name="ult62"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body72_ifconv:27 %cmp271 = icmp_eq  i32 %flag_3, i32 %sub270_read

]]></Node>
<StgValue><ssdm name="cmp271"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body72_ifconv:28 %flag_4 = add i32 %flag_3, i32 1

]]></Node>
<StgValue><ssdm name="flag_4"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body72_ifconv:29 %icmp_ln518 = icmp_eq  i32 %flag_4, i32 %num_read

]]></Node>
<StgValue><ssdm name="icmp_ln518"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body72_ifconv:31 %flag_5 = select i1 %icmp_ln518, i32 0, i32 %flag_4

]]></Node>
<StgValue><ssdm name="flag_5"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body72_ifconv:33 %br_ln421 = br i1 %mode_read, void %if.else326, void %VITIS_LOOP_434_8_ifconv

]]></Node>
<StgValue><ssdm name="br_ln421"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else326:43 %icmp_ln487 = icmp_eq  i32 %flag_3, i32 6

]]></Node>
<StgValue><ssdm name="icmp_ln487"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else326:48 %icmp_ln487_1 = icmp_eq  i32 %flag_3, i32 5

]]></Node>
<StgValue><ssdm name="icmp_ln487_1"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else326:53 %icmp_ln487_2 = icmp_eq  i32 %flag_3, i32 4

]]></Node>
<StgValue><ssdm name="icmp_ln487_2"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else326:58 %icmp_ln487_3 = icmp_eq  i32 %flag_3, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln487_3"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else326:75 %icmp_ln487_4 = icmp_eq  i32 %flag_3, i32 2

]]></Node>
<StgValue><ssdm name="icmp_ln487_4"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else326:88 %icmp_ln487_5 = icmp_eq  i32 %flag_3, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln487_5"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else326:101 %icmp_ln487_6 = icmp_eq  i32 %flag_3, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln487_6"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else326:183 %icmp_ln539 = icmp_ult  i32 %rep_6, i32 %sub270_read

]]></Node>
<StgValue><ssdm name="icmp_ln539"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_434_8_ifconv:15 %tmp_3 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %flag_3, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_434_8_ifconv:16 %icmp8 = icmp_slt  i30 %tmp_3, i30 1

]]></Node>
<StgValue><ssdm name="icmp8"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_434_8_ifconv:140 %ult64 = icmp_ult  i32 %rep_6, i32 %num_a_sa_read

]]></Node>
<StgValue><ssdm name="ult64"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_434_8_ifconv:141 %rev65 = xor i1 %ult64, i1 1

]]></Node>
<StgValue><ssdm name="rev65"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc323:2 %icmp_ln529 = icmp_ult  i32 %rep_6, i32 %add308_1_read

]]></Node>
<StgValue><ssdm name="icmp_ln529"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc323:3 %icmp_ln529_1 = icmp_ne  i32 %rep_6, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln529_1"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc323:4 %and_ln529 = and i1 %icmp_ln384, i1 %icmp_ln529_1

]]></Node>
<StgValue><ssdm name="and_ln529"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc323:5 %and_ln529_1 = and i1 %rev65, i1 %icmp_ln529

]]></Node>
<StgValue><ssdm name="and_ln529_1"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc323:6 %or_ln529 = or i1 %and_ln529_1, i1 %and_ln529

]]></Node>
<StgValue><ssdm name="or_ln529"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc323.1:2 %icmp_ln529_2 = icmp_ult  i32 %rep_6, i32 %add308_2_read

]]></Node>
<StgValue><ssdm name="icmp_ln529_2"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc323.1:3 %tmp_21 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %rep_6, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc323.1:4 %icmp_ln529_3 = icmp_ne  i31 %tmp_21, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln529_3"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc323.1:5 %and_ln529_2 = and i1 %icmp_ln384, i1 %icmp_ln529_3

]]></Node>
<StgValue><ssdm name="and_ln529_2"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc323.1:6 %and_ln529_3 = and i1 %rev65, i1 %icmp_ln529_2

]]></Node>
<StgValue><ssdm name="and_ln529_3"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc323.1:7 %or_ln529_1 = or i1 %and_ln529_3, i1 %and_ln529_2

]]></Node>
<StgValue><ssdm name="or_ln529_1"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc323.2:2 %icmp_ln529_4 = icmp_ult  i32 %rep_6, i32 %add308_3_read

]]></Node>
<StgValue><ssdm name="icmp_ln529_4"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc323.2:3 %icmp_ln529_5 = icmp_ugt  i32 %rep_6, i32 2

]]></Node>
<StgValue><ssdm name="icmp_ln529_5"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc323.2:4 %and_ln529_4 = and i1 %icmp_ln384, i1 %icmp_ln529_5

]]></Node>
<StgValue><ssdm name="and_ln529_4"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc323.2:5 %and_ln529_5 = and i1 %rev65, i1 %icmp_ln529_4

]]></Node>
<StgValue><ssdm name="and_ln529_5"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc323.2:6 %or_ln529_2 = or i1 %and_ln529_5, i1 %and_ln529_4

]]></Node>
<StgValue><ssdm name="or_ln529_2"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc323.2:38 %br_ln529 = br i1 %or_ln529_2, void %for.inc323.2.if.end357_crit_edge, void %if.then310.3

]]></Node>
<StgValue><ssdm name="br_ln529"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end357:29 %store_ln353 = store i32 %flag_5, i32 %flag

]]></Node>
<StgValue><ssdm name="store_ln353"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end357:31 %store_ln378 = store i32 %rep_7, i32 %rep

]]></Node>
<StgValue><ssdm name="store_ln378"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body46:2 %p_0_0_0261_2250264_load = load i32 %p_0_0_0261_2250264

]]></Node>
<StgValue><ssdm name="p_0_0_0261_2250264_load"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body46:3 %p_0_0_0261_2250266267_load = load i32 %p_0_0_0261_2250266267

]]></Node>
<StgValue><ssdm name="p_0_0_0261_2250266267_load"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body46:4 %p_0_0_0261_2250266269272_load = load i32 %p_0_0_0261_2250266269272

]]></Node>
<StgValue><ssdm name="p_0_0_0261_2250266269272_load"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body46:5 %p_0_0_0261_2249_load = load i32 %p_0_0_0261_2249

]]></Node>
<StgValue><ssdm name="p_0_0_0261_2249_load"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body46:6 %data_A_tmp_12 = load i8 %data_A_tmp_4

]]></Node>
<StgValue><ssdm name="data_A_tmp_12"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body46:7 %data_A_tmp_13 = load i8 %data_A_tmp_5

]]></Node>
<StgValue><ssdm name="data_A_tmp_13"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body46:8 %data_A_tmp_14 = load i8 %data_A_tmp_6

]]></Node>
<StgValue><ssdm name="data_A_tmp_14"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body46:9 %data_A_tmp_15 = load i8 %data_A_tmp_7

]]></Node>
<StgValue><ssdm name="data_A_tmp_15"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body46:10 %data_A_tmp_16 = load i8 %data_A_tmp_8

]]></Node>
<StgValue><ssdm name="data_A_tmp_16"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body46:11 %data_A_tmp_17 = load i8 %data_A_tmp_9

]]></Node>
<StgValue><ssdm name="data_A_tmp_17"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body46:12 %data_A_tmp_18 = load i8 %data_A_tmp_10

]]></Node>
<StgValue><ssdm name="data_A_tmp_18"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body46:13 %data_A_tmp_19 = load i8 %data_A_tmp_11

]]></Node>
<StgValue><ssdm name="data_A_tmp_19"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body46:14 %data_W_reg_16 = load i8 %data_W_reg_8

]]></Node>
<StgValue><ssdm name="data_W_reg_16"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body46:15 %data_W_reg_17 = load i8 %data_W_reg_9

]]></Node>
<StgValue><ssdm name="data_W_reg_17"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body46:16 %data_W_reg_18 = load i8 %data_W_reg_10

]]></Node>
<StgValue><ssdm name="data_W_reg_18"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body46:17 %data_W_reg_19 = load i8 %data_W_reg_11

]]></Node>
<StgValue><ssdm name="data_W_reg_19"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="icmp_ln384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:0 %fifo_SA_A_0_0_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_A_0_0

]]></Node>
<StgValue><ssdm name="fifo_SA_A_0_0_read"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="icmp_ln384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then:1 %br_ln387 = br i1 %mode_read, void %if.then52, void %if.else

]]></Node>
<StgValue><ssdm name="br_ln387"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="icmp_ln384" val="1"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then52:0 %fifo_SA_W_0_0_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_W_0_0

]]></Node>
<StgValue><ssdm name="fifo_SA_W_0_0_read"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="icmp_ln384" val="1"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
if.then52:1 %br_ln390 = br void %for.body72_ifconv

]]></Node>
<StgValue><ssdm name="br_ln390"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="icmp_ln384" val="1"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else:2 %br_ln391 = br i1 %icmp_ln391, void %for.body72_ifconv, void %if.then57

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="icmp_ln384" val="1"/>
<literal name="mode_read" val="1"/>
<literal name="icmp_ln391" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then57:0 %fifo_SA_W_0_0_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_SA_W_0_0

]]></Node>
<StgValue><ssdm name="fifo_SA_W_0_0_read_1"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="icmp_ln384" val="1"/>
<literal name="mode_read" val="1"/>
<literal name="icmp_ln391" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
if.then57:1 %br_ln394 = br void %for.body72_ifconv

]]></Node>
<StgValue><ssdm name="br_ln394"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
for.body72_ifconv:0 %p_0_0_0261_2246 = phi i32 %fifo_SA_W_0_0_read, void %if.then52, i32 %fifo_SA_W_0_0_read_1, void %if.then57, i32 0, void %for.body46.split, i32 %p_0_0_0261_2249_load, void %if.else

]]></Node>
<StgValue><ssdm name="p_0_0_0261_2246"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
for.body72_ifconv:1 %p_0_0_0262_2245 = phi i32 %fifo_SA_A_0_0_read, void %if.then52, i32 %fifo_SA_A_0_0_read, void %if.then57, i32 0, void %for.body46.split, i32 %fifo_SA_A_0_0_read, void %if.else

]]></Node>
<StgValue><ssdm name="p_0_0_0262_2245"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body72_ifconv:3 %p_0_0_0262_2244252_load = load i32 %p_0_0_0262_2244252

]]></Node>
<StgValue><ssdm name="p_0_0_0262_2244252_load"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body72_ifconv:4 %p_0_0_0262_2244254256_load = load i32 %p_0_0_0262_2244254256

]]></Node>
<StgValue><ssdm name="p_0_0_0262_2244254256_load"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body72_ifconv:5 %p_0_0_0262_2244254258262_load = load i32 %p_0_0_0262_2244254258262

]]></Node>
<StgValue><ssdm name="p_0_0_0262_2244254258262_load"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="32">
<![CDATA[
for.body72_ifconv:6 %data_A_tmp_23 = trunc i32 %p_0_0_0262_2245

]]></Node>
<StgValue><ssdm name="data_A_tmp_23"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body72_ifconv:7 %temp_a = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_0_0_0262_2245, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="temp_a"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body72_ifconv:8 %temp_a_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_0_0_0262_2245, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="temp_a_1"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body72_ifconv:9 %temp_a_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_0_0_0262_2245, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="temp_a_2"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body72_ifconv:10 %trunc_ln8 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %p_0_0_0262_2245, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="24">
<![CDATA[
for.body72_ifconv:11 %sext_ln416 = sext i24 %trunc_ln8

]]></Node>
<StgValue><ssdm name="sext_ln416"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="32">
<![CDATA[
for.body72_ifconv:12 %data_A_tmp_22 = trunc i32 %p_0_0_0262_2244252_load

]]></Node>
<StgValue><ssdm name="data_A_tmp_22"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body72_ifconv:13 %trunc_ln416_1 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %p_0_0_0262_2244252_load, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln416_1"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="24">
<![CDATA[
for.body72_ifconv:14 %sext_ln416_1 = sext i24 %trunc_ln416_1

]]></Node>
<StgValue><ssdm name="sext_ln416_1"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="32">
<![CDATA[
for.body72_ifconv:15 %data_A_tmp_21 = trunc i32 %p_0_0_0262_2244254256_load

]]></Node>
<StgValue><ssdm name="data_A_tmp_21"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body72_ifconv:16 %trunc_ln416_2 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %p_0_0_0262_2244254256_load, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln416_2"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="24">
<![CDATA[
for.body72_ifconv:17 %sext_ln416_2 = sext i24 %trunc_ln416_2

]]></Node>
<StgValue><ssdm name="sext_ln416_2"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="32">
<![CDATA[
for.body72_ifconv:18 %temp_a_6 = trunc i32 %p_0_0_0262_2244254258262_load

]]></Node>
<StgValue><ssdm name="temp_a_6"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body72_ifconv:19 %temp_a_7 = select i1 %mode_read, i8 %temp_a_1, i8 %data_A_tmp_21

]]></Node>
<StgValue><ssdm name="temp_a_7"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body72_ifconv:20 %temp_a_8 = select i1 %mode_read, i8 %temp_a, i8 %data_A_tmp_22

]]></Node>
<StgValue><ssdm name="temp_a_8"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body72_ifconv:21 %data_A_tmp_20 = select i1 %mode_read, i8 %temp_a_2, i8 %temp_a_6

]]></Node>
<StgValue><ssdm name="data_A_tmp_20"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body72_ifconv:22 %select_ln446 = select i1 %mode_read, i32 %p_0_0_0262_2244254258262_load, i32 %sext_ln416_2

]]></Node>
<StgValue><ssdm name="select_ln446"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body72_ifconv:23 %select_ln446_1 = select i1 %mode_read, i32 %p_0_0_0262_2244254256_load, i32 %sext_ln416_1

]]></Node>
<StgValue><ssdm name="select_ln446_1"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body72_ifconv:24 %select_ln446_2 = select i1 %mode_read, i32 %p_0_0_0262_2244252_load, i32 %sext_ln416

]]></Node>
<StgValue><ssdm name="select_ln446_2"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body72_ifconv:32 %data_A_tmp_load = load i8 %data_A_tmp

]]></Node>
<StgValue><ssdm name="data_A_tmp_load"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.else326:1 %data_A_tmp_1_load = load i8 %data_A_tmp_1

]]></Node>
<StgValue><ssdm name="data_A_tmp_1_load"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.else326:3 %data_A_tmp_2_load = load i8 %data_A_tmp_2

]]></Node>
<StgValue><ssdm name="data_A_tmp_2_load"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.else326:5 %data_A_tmp_3_load = load i8 %data_A_tmp_3

]]></Node>
<StgValue><ssdm name="data_A_tmp_3_load"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.else326:19 %data_W_reg_4_load_2 = load i8 %data_W_reg_4

]]></Node>
<StgValue><ssdm name="data_W_reg_4_load_2"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.else326:20 %data_W_reg_5_load_2 = load i8 %data_W_reg_5

]]></Node>
<StgValue><ssdm name="data_W_reg_5_load_2"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.else326:21 %data_W_reg_6_load_2 = load i8 %data_W_reg_6

]]></Node>
<StgValue><ssdm name="data_W_reg_6_load_2"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.else326:22 %data_W_reg_7_load_2 = load i8 %data_W_reg_7

]]></Node>
<StgValue><ssdm name="data_W_reg_7_load_2"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.else326:23 %data_W_reg_12_load = load i8 %data_W_reg_12

]]></Node>
<StgValue><ssdm name="data_W_reg_12_load"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.else326:24 %data_W_reg_13_load = load i8 %data_W_reg_13

]]></Node>
<StgValue><ssdm name="data_W_reg_13_load"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.else326:25 %data_W_reg_14_load = load i8 %data_W_reg_14

]]></Node>
<StgValue><ssdm name="data_W_reg_14_load"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.else326:26 %data_W_reg_15_load = load i8 %data_W_reg_15

]]></Node>
<StgValue><ssdm name="data_W_reg_15_load"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="32">
<![CDATA[
if.else326:31 %temp_w = trunc i32 %p_0_0_0261_2246

]]></Node>
<StgValue><ssdm name="temp_w"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else326:32 %trunc_ln9 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %p_0_0_0261_2246, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="24">
<![CDATA[
if.else326:33 %sext_ln429 = sext i24 %trunc_ln9

]]></Node>
<StgValue><ssdm name="sext_ln429"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="32">
<![CDATA[
if.else326:34 %temp_w_7 = trunc i32 %p_0_0_0261_2250264_load

]]></Node>
<StgValue><ssdm name="temp_w_7"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else326:35 %trunc_ln429_1 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %p_0_0_0261_2250264_load, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln429_1"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="24">
<![CDATA[
if.else326:36 %sext_ln429_1 = sext i24 %trunc_ln429_1

]]></Node>
<StgValue><ssdm name="sext_ln429_1"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="32">
<![CDATA[
if.else326:37 %temp_w_8 = trunc i32 %p_0_0_0261_2250266267_load

]]></Node>
<StgValue><ssdm name="temp_w_8"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else326:38 %trunc_ln429_2 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %p_0_0_0261_2250266267_load, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln429_2"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="24">
<![CDATA[
if.else326:39 %sext_ln429_2 = sext i24 %trunc_ln429_2

]]></Node>
<StgValue><ssdm name="sext_ln429_2"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="32">
<![CDATA[
if.else326:40 %temp_w_9 = trunc i32 %p_0_0_0261_2250266269272_load

]]></Node>
<StgValue><ssdm name="temp_w_9"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp></or_exp>
</condition>

<Node id="265" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else326:41 %trunc_ln429_3 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %p_0_0_0261_2250266269272_load, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln429_3"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="24">
<![CDATA[
if.else326:42 %sext_ln429_3 = sext i24 %trunc_ln429_3

]]></Node>
<StgValue><ssdm name="sext_ln429_3"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="8">
<![CDATA[
if.else326:61 %sext_ln496 = sext i8 %data_A_tmp_3_load

]]></Node>
<StgValue><ssdm name="sext_ln496"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="8">
<![CDATA[
if.else326:62 %sext_ln496_1 = sext i8 %temp_w_9

]]></Node>
<StgValue><ssdm name="sext_ln496_1"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else326:63 %mul_ln496 = mul i16 %sext_ln496_1, i16 %sext_ln496

]]></Node>
<StgValue><ssdm name="mul_ln496"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="8">
<![CDATA[
if.else326:69 %sext_ln496_3 = sext i8 %data_A_tmp_15

]]></Node>
<StgValue><ssdm name="sext_ln496_3"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="8">
<![CDATA[
if.else326:70 %sext_ln496_4 = sext i8 %temp_w_8

]]></Node>
<StgValue><ssdm name="sext_ln496_4"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else326:71 %mul_ln496_1 = mul i16 %sext_ln496_4, i16 %sext_ln496_3

]]></Node>
<StgValue><ssdm name="mul_ln496_1"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="8">
<![CDATA[
if.else326:82 %sext_ln496_6 = sext i8 %data_A_tmp_19

]]></Node>
<StgValue><ssdm name="sext_ln496_6"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="8">
<![CDATA[
if.else326:83 %sext_ln496_7 = sext i8 %temp_w_7

]]></Node>
<StgValue><ssdm name="sext_ln496_7"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else326:84 %mul_ln496_2 = mul i16 %sext_ln496_7, i16 %sext_ln496_6

]]></Node>
<StgValue><ssdm name="mul_ln496_2"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="8">
<![CDATA[
if.else326:95 %sext_ln496_9 = sext i8 %data_A_tmp_23

]]></Node>
<StgValue><ssdm name="sext_ln496_9"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="8">
<![CDATA[
if.else326:96 %sext_ln496_10 = sext i8 %temp_w

]]></Node>
<StgValue><ssdm name="sext_ln496_10"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else326:97 %mul_ln496_3 = mul i16 %sext_ln496_9, i16 %sext_ln496_10

]]></Node>
<StgValue><ssdm name="mul_ln496_3"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="8">
<![CDATA[
if.else326:105 %sext_ln496_12 = sext i8 %data_A_tmp_load

]]></Node>
<StgValue><ssdm name="sext_ln496_12"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="8">
<![CDATA[
if.else326:106 %sext_ln496_13 = sext i8 %data_W_reg_15_load

]]></Node>
<StgValue><ssdm name="sext_ln496_13"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else326:107 %mul_ln496_4 = mul i16 %sext_ln496_12, i16 %sext_ln496_13

]]></Node>
<StgValue><ssdm name="mul_ln496_4"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="8">
<![CDATA[
if.else326:111 %sext_ln496_15 = sext i8 %data_A_tmp_1_load

]]></Node>
<StgValue><ssdm name="sext_ln496_15"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="8">
<![CDATA[
if.else326:112 %sext_ln496_16 = sext i8 %data_W_reg_19

]]></Node>
<StgValue><ssdm name="sext_ln496_16"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else326:113 %mul_ln496_5 = mul i16 %sext_ln496_15, i16 %sext_ln496_16

]]></Node>
<StgValue><ssdm name="mul_ln496_5"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="8">
<![CDATA[
if.else326:117 %sext_ln496_18 = sext i8 %data_A_tmp_2_load

]]></Node>
<StgValue><ssdm name="sext_ln496_18"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="8">
<![CDATA[
if.else326:118 %sext_ln496_19 = sext i8 %data_W_reg_7_load_2

]]></Node>
<StgValue><ssdm name="sext_ln496_19"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else326:119 %mul_ln496_6 = mul i16 %sext_ln496_18, i16 %sext_ln496_19

]]></Node>
<StgValue><ssdm name="mul_ln496_6"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="8">
<![CDATA[
if.else326:124 %sext_ln496_21 = sext i8 %data_A_tmp_12

]]></Node>
<StgValue><ssdm name="sext_ln496_21"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="8">
<![CDATA[
if.else326:125 %sext_ln496_22 = sext i8 %data_W_reg_14_load

]]></Node>
<StgValue><ssdm name="sext_ln496_22"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else326:126 %mul_ln496_7 = mul i16 %sext_ln496_21, i16 %sext_ln496_22

]]></Node>
<StgValue><ssdm name="mul_ln496_7"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="8">
<![CDATA[
if.else326:130 %sext_ln496_24 = sext i8 %data_A_tmp_13

]]></Node>
<StgValue><ssdm name="sext_ln496_24"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="8">
<![CDATA[
if.else326:131 %sext_ln496_25 = sext i8 %data_W_reg_18

]]></Node>
<StgValue><ssdm name="sext_ln496_25"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else326:132 %mul_ln496_8 = mul i16 %sext_ln496_24, i16 %sext_ln496_25

]]></Node>
<StgValue><ssdm name="mul_ln496_8"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="8">
<![CDATA[
if.else326:136 %sext_ln496_27 = sext i8 %data_A_tmp_14

]]></Node>
<StgValue><ssdm name="sext_ln496_27"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="8">
<![CDATA[
if.else326:137 %sext_ln496_28 = sext i8 %data_W_reg_6_load_2

]]></Node>
<StgValue><ssdm name="sext_ln496_28"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else326:138 %mul_ln496_9 = mul i16 %sext_ln496_27, i16 %sext_ln496_28

]]></Node>
<StgValue><ssdm name="mul_ln496_9"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="8">
<![CDATA[
if.else326:143 %sext_ln496_30 = sext i8 %data_A_tmp_16

]]></Node>
<StgValue><ssdm name="sext_ln496_30"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="8">
<![CDATA[
if.else326:144 %sext_ln496_31 = sext i8 %data_W_reg_13_load

]]></Node>
<StgValue><ssdm name="sext_ln496_31"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else326:145 %mul_ln496_10 = mul i16 %sext_ln496_30, i16 %sext_ln496_31

]]></Node>
<StgValue><ssdm name="mul_ln496_10"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="8">
<![CDATA[
if.else326:149 %sext_ln496_33 = sext i8 %data_A_tmp_17

]]></Node>
<StgValue><ssdm name="sext_ln496_33"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="8">
<![CDATA[
if.else326:150 %sext_ln496_34 = sext i8 %data_W_reg_17

]]></Node>
<StgValue><ssdm name="sext_ln496_34"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else326:151 %mul_ln496_11 = mul i16 %sext_ln496_33, i16 %sext_ln496_34

]]></Node>
<StgValue><ssdm name="mul_ln496_11"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="8">
<![CDATA[
if.else326:155 %sext_ln496_36 = sext i8 %data_A_tmp_18

]]></Node>
<StgValue><ssdm name="sext_ln496_36"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="8">
<![CDATA[
if.else326:156 %sext_ln496_37 = sext i8 %data_W_reg_5_load_2

]]></Node>
<StgValue><ssdm name="sext_ln496_37"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else326:157 %mul_ln496_12 = mul i16 %sext_ln496_36, i16 %sext_ln496_37

]]></Node>
<StgValue><ssdm name="mul_ln496_12"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="8">
<![CDATA[
if.else326:162 %sext_ln496_39 = sext i8 %data_A_tmp_20

]]></Node>
<StgValue><ssdm name="sext_ln496_39"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="8">
<![CDATA[
if.else326:163 %sext_ln496_40 = sext i8 %data_W_reg_12_load

]]></Node>
<StgValue><ssdm name="sext_ln496_40"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else326:164 %mul_ln496_13 = mul i16 %sext_ln496_39, i16 %sext_ln496_40

]]></Node>
<StgValue><ssdm name="mul_ln496_13"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="8">
<![CDATA[
if.else326:168 %sext_ln496_42 = sext i8 %temp_a_7

]]></Node>
<StgValue><ssdm name="sext_ln496_42"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="8">
<![CDATA[
if.else326:169 %sext_ln496_43 = sext i8 %data_W_reg_16

]]></Node>
<StgValue><ssdm name="sext_ln496_43"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else326:170 %mul_ln496_14 = mul i16 %sext_ln496_42, i16 %sext_ln496_43

]]></Node>
<StgValue><ssdm name="mul_ln496_14"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="8">
<![CDATA[
if.else326:174 %sext_ln496_45 = sext i8 %temp_a_8

]]></Node>
<StgValue><ssdm name="sext_ln496_45"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="8">
<![CDATA[
if.else326:175 %sext_ln496_46 = sext i8 %data_W_reg_4_load_2

]]></Node>
<StgValue><ssdm name="sext_ln496_46"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else326:176 %mul_ln496_15 = mul i16 %sext_ln496_45, i16 %sext_ln496_46

]]></Node>
<StgValue><ssdm name="mul_ln496_15"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end356:0 %data_W_reg_4_load = load i8 %data_W_reg_4

]]></Node>
<StgValue><ssdm name="data_W_reg_4_load"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end356:1 %data_W_reg_5_load = load i8 %data_W_reg_5

]]></Node>
<StgValue><ssdm name="data_W_reg_5_load"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end356:2 %data_W_reg_6_load = load i8 %data_W_reg_6

]]></Node>
<StgValue><ssdm name="data_W_reg_6_load"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end356:3 %data_W_reg_7_load = load i8 %data_W_reg_7

]]></Node>
<StgValue><ssdm name="data_W_reg_7_load"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end356:4 %store_ln338 = store i8 %data_W_reg_7_load, i8 %data_W_reg_11

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end356:5 %store_ln338 = store i8 %data_W_reg_6_load, i8 %data_W_reg_10

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end356:6 %store_ln338 = store i8 %data_W_reg_5_load, i8 %data_W_reg_9

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end356:7 %store_ln338 = store i8 %data_W_reg_4_load, i8 %data_W_reg_8

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end356:12 %store_ln338 = store i8 %data_W_reg_19, i8 %data_W_reg_15

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end356:13 %store_ln338 = store i8 %data_W_reg_18, i8 %data_W_reg_14

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end356:14 %store_ln338 = store i8 %data_W_reg_17, i8 %data_W_reg_13

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end356:15 %store_ln338 = store i8 %data_W_reg_16, i8 %data_W_reg_12

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.end356:16 %store_ln338 = store i8 %temp_w_9, i8 %data_W_reg_7

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.end356:17 %store_ln338 = store i8 %temp_w_8, i8 %data_W_reg_6

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.end356:18 %store_ln338 = store i8 %temp_w_7, i8 %data_W_reg_5

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.end356:19 %store_ln338 = store i8 %temp_w, i8 %data_W_reg_4

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.end356:20 %store_ln338 = store i8 %temp_w_9, i8 %data_W_reg_3

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.end356:21 %store_ln338 = store i8 %temp_w_8, i8 %data_W_reg_2

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.end356:22 %store_ln338 = store i8 %temp_w_7, i8 %data_W_reg_1

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.end356:23 %store_ln338 = store i8 %temp_w, i8 %data_W_reg

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0">
<![CDATA[
if.end356:40 %br_ln0 = br void %if.end357

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_434_8_ifconv:0 %data_A_tmp_1_load_1 = load i8 %data_A_tmp_1

]]></Node>
<StgValue><ssdm name="data_A_tmp_1_load_1"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_434_8_ifconv:1 %data_A_tmp_2_load_1 = load i8 %data_A_tmp_2

]]></Node>
<StgValue><ssdm name="data_A_tmp_2_load_1"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_434_8_ifconv:2 %data_A_tmp_3_load_1 = load i8 %data_A_tmp_3

]]></Node>
<StgValue><ssdm name="data_A_tmp_3_load_1"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_434_8_ifconv:17 %temp_w_10 = trunc i32 %p_0_0_0261_2246

]]></Node>
<StgValue><ssdm name="temp_w_10"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_434_8_ifconv:18 %temp_w_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_0_0_0261_2246, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="temp_w_11"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_434_8_ifconv:19 %temp_w_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_0_0_0261_2246, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="temp_w_12"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_434_8_ifconv:20 %temp_w_13 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_0_0_0261_2246, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="temp_w_13"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_434_8_ifconv:21 %icmp_ln441 = icmp_eq  i2 %trunc_ln378, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln441"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_434_8_ifconv:22 %icmp_ln441_1 = icmp_eq  i2 %trunc_ln378, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln441_1"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_434_8_ifconv:23 %icmp_ln441_2 = icmp_eq  i2 %trunc_ln378, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln441_2"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_434_8_ifconv:24 %sel_tmp3 = xor i1 %icmp8, i1 1

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_434_8_ifconv:25 %or_ln441 = or i1 %icmp_ln441_1, i1 %sel_tmp3

]]></Node>
<StgValue><ssdm name="or_ln441"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_434_8_ifconv:26 %or_ln441_1 = or i1 %icmp_ln441, i1 %icmp_ln441_2

]]></Node>
<StgValue><ssdm name="or_ln441_1"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_434_8_ifconv:27 %or_ln441_2 = or i1 %or_ln441_1, i1 %or_ln441

]]></Node>
<StgValue><ssdm name="or_ln441_2"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_434_8_ifconv:29 %and_ln441 = and i1 %icmp8, i1 %icmp_ln441_2

]]></Node>
<StgValue><ssdm name="and_ln441"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_434_8_ifconv:31 %and_ln441_1 = and i1 %icmp8, i1 %icmp_ln441_1

]]></Node>
<StgValue><ssdm name="and_ln441_1"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_434_8_ifconv:33 %and_ln441_2 = and i1 %icmp8, i1 %icmp_ln441

]]></Node>
<StgValue><ssdm name="and_ln441_2"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_434_8_ifconv:35 %data_W_tmp_1 = select i1 %or_ln441_2, i8 %data_W_reg_19, i8 %temp_w_12

]]></Node>
<StgValue><ssdm name="data_W_tmp_1"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_434_8_ifconv:36 %data_W_tmp_5 = select i1 %and_ln441, i8 %temp_w_12, i8 %data_W_reg_18

]]></Node>
<StgValue><ssdm name="data_W_tmp_5"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_434_8_ifconv:37 %data_W_tmp_9 = select i1 %and_ln441_1, i8 %temp_w_12, i8 %data_W_reg_17

]]></Node>
<StgValue><ssdm name="data_W_tmp_9"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_434_8_ifconv:38 %data_W_tmp_13 = select i1 %and_ln441_2, i8 %temp_w_12, i8 %data_W_reg_16

]]></Node>
<StgValue><ssdm name="data_W_tmp_13"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_434_8_ifconv:52 %sext_ln496_51 = sext i8 %data_A_tmp_1_load_1

]]></Node>
<StgValue><ssdm name="sext_ln496_51"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_434_8_ifconv:53 %sext_ln496_52 = sext i8 %data_W_tmp_1

]]></Node>
<StgValue><ssdm name="sext_ln496_52"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:54 %tmp_4 = mul i16 %sext_ln496_52, i16 %sext_ln496_51

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_434_8_ifconv:75 %sext_ln496_63 = sext i8 %data_A_tmp_13

]]></Node>
<StgValue><ssdm name="sext_ln496_63"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_434_8_ifconv:76 %sext_ln496_64 = sext i8 %data_W_tmp_5

]]></Node>
<StgValue><ssdm name="sext_ln496_64"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:77 %tmp_8 = mul i16 %sext_ln496_64, i16 %sext_ln496_63

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_434_8_ifconv:98 %sext_ln496_75 = sext i8 %data_A_tmp_17

]]></Node>
<StgValue><ssdm name="sext_ln496_75"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_434_8_ifconv:99 %sext_ln496_76 = sext i8 %data_W_tmp_9

]]></Node>
<StgValue><ssdm name="sext_ln496_76"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:100 %tmp_12 = mul i16 %sext_ln496_76, i16 %sext_ln496_75

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_434_8_ifconv:121 %sext_ln496_86 = sext i8 %temp_a_7

]]></Node>
<StgValue><ssdm name="sext_ln496_86"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_434_8_ifconv:122 %sext_ln496_87 = sext i8 %data_W_tmp_13

]]></Node>
<StgValue><ssdm name="sext_ln496_87"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:123 %tmp_16 = mul i16 %sext_ln496_87, i16 %sext_ln496_86

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc323.2:7 %store_ln338 = store i8 %data_W_tmp_1, i8 %data_W_reg_11

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="365" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc323.2:8 %store_ln338 = store i8 %data_W_tmp_5, i8 %data_W_reg_10

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="366" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc323.2:9 %store_ln338 = store i8 %data_W_tmp_9, i8 %data_W_reg_9

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="367" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc323.2:10 %store_ln338 = store i8 %data_W_tmp_13, i8 %data_W_reg_8

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="368" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
<literal name="or_ln529_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="0">
<![CDATA[
for.inc323.2.if.end357_crit_edge:1 %br_ln529 = br void %if.end357

]]></Node>
<StgValue><ssdm name="br_ln529"/></StgValue>
</operation>

<operation id="369" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
<literal name="or_ln529_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="0">
<![CDATA[
if.then310.3:2 %br_ln534 = br void %if.end357

]]></Node>
<StgValue><ssdm name="br_ln534"/></StgValue>
</operation>

<operation id="370" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
if.end357:0 %p_0_0_0261_2250266269271401421426572581603615637653697756829 = phi i32 %sext_ln429_3, void %if.end356, i32 %p_0_0_0261_2250266269272_load, void %if.then310.3, i32 %p_0_0_0261_2250266269272_load, void %for.inc323.2.if.end357_crit_edge

]]></Node>
<StgValue><ssdm name="p_0_0_0261_2250266269271401421426572581603615637653697756829"/></StgValue>
</operation>

<operation id="371" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
if.end357:1 %p_0_0_0261_2250266269402419427570582601616635654695758827 = phi i32 %sext_ln429_2, void %if.end356, i32 %p_0_0_0261_2250266267_load, void %if.then310.3, i32 %p_0_0_0261_2250266267_load, void %for.inc323.2.if.end357_crit_edge

]]></Node>
<StgValue><ssdm name="p_0_0_0261_2250266269402419427570582601616635654695758827"/></StgValue>
</operation>

<operation id="372" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
if.end357:2 %p_0_0_0261_2250266403417428568583599617633655693760825 = phi i32 %sext_ln429_1, void %if.end356, i32 %p_0_0_0261_2250264_load, void %if.then310.3, i32 %p_0_0_0261_2250264_load, void %for.inc323.2.if.end357_crit_edge

]]></Node>
<StgValue><ssdm name="p_0_0_0261_2250266403417428568583599617633655693760825"/></StgValue>
</operation>

<operation id="373" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
if.end357:3 %p_0_0_0261_2250404415429566584597618631656691762823 = phi i32 %sext_ln429, void %if.end356, i32 %p_0_0_0261_2246, void %if.then310.3, i32 %p_0_0_0261_2246, void %for.inc323.2.if.end357_crit_edge

]]></Node>
<StgValue><ssdm name="p_0_0_0261_2250404415429566584597618631656691762823"/></StgValue>
</operation>

<operation id="374" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end357:4 %select_ln446_3 = select i1 %mode_read, i32 %p_0_0_0261_2250266269271401421426572581603615637653697756829, i32 %p_0_0_0261_2250266269402419427570582601616635654695758827

]]></Node>
<StgValue><ssdm name="select_ln446_3"/></StgValue>
</operation>

<operation id="375" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end357:5 %select_ln446_4 = select i1 %mode_read, i32 %p_0_0_0261_2250266269402419427570582601616635654695758827, i32 %p_0_0_0261_2250266403417428568583599617633655693760825

]]></Node>
<StgValue><ssdm name="select_ln446_4"/></StgValue>
</operation>

<operation id="376" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end357:6 %select_ln446_5 = select i1 %mode_read, i32 %p_0_0_0261_2250266403417428568583599617633655693760825, i32 %p_0_0_0261_2250404415429566584597618631656691762823

]]></Node>
<StgValue><ssdm name="select_ln446_5"/></StgValue>
</operation>

<operation id="377" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end357:10 %store_ln466 = store i8 %data_A_tmp_23, i8 %data_A_tmp_11

]]></Node>
<StgValue><ssdm name="store_ln466"/></StgValue>
</operation>

<operation id="378" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end357:11 %store_ln466 = store i8 %temp_a_8, i8 %data_A_tmp_10

]]></Node>
<StgValue><ssdm name="store_ln466"/></StgValue>
</operation>

<operation id="379" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end357:12 %store_ln466 = store i8 %temp_a_7, i8 %data_A_tmp_9

]]></Node>
<StgValue><ssdm name="store_ln466"/></StgValue>
</operation>

<operation id="380" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end357:13 %store_ln466 = store i8 %data_A_tmp_20, i8 %data_A_tmp_8

]]></Node>
<StgValue><ssdm name="store_ln466"/></StgValue>
</operation>

<operation id="381" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end357:14 %store_ln466 = store i8 %data_A_tmp_19, i8 %data_A_tmp_7

]]></Node>
<StgValue><ssdm name="store_ln466"/></StgValue>
</operation>

<operation id="382" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end357:15 %store_ln466 = store i8 %data_A_tmp_18, i8 %data_A_tmp_6

]]></Node>
<StgValue><ssdm name="store_ln466"/></StgValue>
</operation>

<operation id="383" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end357:16 %store_ln466 = store i8 %data_A_tmp_17, i8 %data_A_tmp_5

]]></Node>
<StgValue><ssdm name="store_ln466"/></StgValue>
</operation>

<operation id="384" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end357:17 %store_ln466 = store i8 %data_A_tmp_16, i8 %data_A_tmp_4

]]></Node>
<StgValue><ssdm name="store_ln466"/></StgValue>
</operation>

<operation id="385" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end357:18 %store_ln429 = store i32 %p_0_0_0261_2250404415429566584597618631656691762823, i32 %p_0_0_0261_2249

]]></Node>
<StgValue><ssdm name="store_ln429"/></StgValue>
</operation>

<operation id="386" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end357:19 %store_ln446 = store i32 %select_ln446_3, i32 %p_0_0_0261_2250266269272

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="387" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end357:20 %store_ln446 = store i32 %select_ln446_4, i32 %p_0_0_0261_2250266267

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="388" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end357:21 %store_ln446 = store i32 %select_ln446_5, i32 %p_0_0_0261_2250264

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="389" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.end357:22 %store_ln466 = store i8 %data_A_tmp_15, i8 %data_A_tmp_3

]]></Node>
<StgValue><ssdm name="store_ln466"/></StgValue>
</operation>

<operation id="390" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.end357:23 %store_ln466 = store i8 %data_A_tmp_14, i8 %data_A_tmp_2

]]></Node>
<StgValue><ssdm name="store_ln466"/></StgValue>
</operation>

<operation id="391" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.end357:24 %store_ln466 = store i8 %data_A_tmp_13, i8 %data_A_tmp_1

]]></Node>
<StgValue><ssdm name="store_ln466"/></StgValue>
</operation>

<operation id="392" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end357:25 %store_ln466 = store i8 %data_A_tmp_12, i8 %data_A_tmp

]]></Node>
<StgValue><ssdm name="store_ln466"/></StgValue>
</operation>

<operation id="393" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end357:26 %store_ln446 = store i32 %select_ln446, i32 %p_0_0_0262_2244254258262

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="394" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end357:27 %store_ln446 = store i32 %select_ln446_1, i32 %p_0_0_0262_2244254256

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>

<operation id="395" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end357:28 %store_ln446 = store i32 %select_ln446_2, i32 %p_0_0_0262_2244252

]]></Node>
<StgValue><ssdm name="store_ln446"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="396" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else326:63 %mul_ln496 = mul i16 %sext_ln496_1, i16 %sext_ln496

]]></Node>
<StgValue><ssdm name="mul_ln496"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else326:71 %mul_ln496_1 = mul i16 %sext_ln496_4, i16 %sext_ln496_3

]]></Node>
<StgValue><ssdm name="mul_ln496_1"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else326:84 %mul_ln496_2 = mul i16 %sext_ln496_7, i16 %sext_ln496_6

]]></Node>
<StgValue><ssdm name="mul_ln496_2"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else326:97 %mul_ln496_3 = mul i16 %sext_ln496_9, i16 %sext_ln496_10

]]></Node>
<StgValue><ssdm name="mul_ln496_3"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else326:107 %mul_ln496_4 = mul i16 %sext_ln496_12, i16 %sext_ln496_13

]]></Node>
<StgValue><ssdm name="mul_ln496_4"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else326:113 %mul_ln496_5 = mul i16 %sext_ln496_15, i16 %sext_ln496_16

]]></Node>
<StgValue><ssdm name="mul_ln496_5"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else326:119 %mul_ln496_6 = mul i16 %sext_ln496_18, i16 %sext_ln496_19

]]></Node>
<StgValue><ssdm name="mul_ln496_6"/></StgValue>
</operation>

<operation id="403" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else326:126 %mul_ln496_7 = mul i16 %sext_ln496_21, i16 %sext_ln496_22

]]></Node>
<StgValue><ssdm name="mul_ln496_7"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else326:132 %mul_ln496_8 = mul i16 %sext_ln496_24, i16 %sext_ln496_25

]]></Node>
<StgValue><ssdm name="mul_ln496_8"/></StgValue>
</operation>

<operation id="405" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else326:138 %mul_ln496_9 = mul i16 %sext_ln496_27, i16 %sext_ln496_28

]]></Node>
<StgValue><ssdm name="mul_ln496_9"/></StgValue>
</operation>

<operation id="406" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else326:145 %mul_ln496_10 = mul i16 %sext_ln496_30, i16 %sext_ln496_31

]]></Node>
<StgValue><ssdm name="mul_ln496_10"/></StgValue>
</operation>

<operation id="407" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else326:151 %mul_ln496_11 = mul i16 %sext_ln496_33, i16 %sext_ln496_34

]]></Node>
<StgValue><ssdm name="mul_ln496_11"/></StgValue>
</operation>

<operation id="408" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else326:157 %mul_ln496_12 = mul i16 %sext_ln496_36, i16 %sext_ln496_37

]]></Node>
<StgValue><ssdm name="mul_ln496_12"/></StgValue>
</operation>

<operation id="409" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else326:164 %mul_ln496_13 = mul i16 %sext_ln496_39, i16 %sext_ln496_40

]]></Node>
<StgValue><ssdm name="mul_ln496_13"/></StgValue>
</operation>

<operation id="410" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else326:170 %mul_ln496_14 = mul i16 %sext_ln496_42, i16 %sext_ln496_43

]]></Node>
<StgValue><ssdm name="mul_ln496_14"/></StgValue>
</operation>

<operation id="411" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else326:176 %mul_ln496_15 = mul i16 %sext_ln496_45, i16 %sext_ln496_46

]]></Node>
<StgValue><ssdm name="mul_ln496_15"/></StgValue>
</operation>

<operation id="412" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
<literal name="and_ln441_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_434_8_ifconv:7 %data_W_reg_4_load_1 = load i8 %data_W_reg_4

]]></Node>
<StgValue><ssdm name="data_W_reg_4_load_1"/></StgValue>
</operation>

<operation id="413" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
<literal name="and_ln441_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_434_8_ifconv:8 %data_W_reg_5_load_1 = load i8 %data_W_reg_5

]]></Node>
<StgValue><ssdm name="data_W_reg_5_load_1"/></StgValue>
</operation>

<operation id="414" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
<literal name="and_ln441" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_434_8_ifconv:9 %data_W_reg_6_load_1 = load i8 %data_W_reg_6

]]></Node>
<StgValue><ssdm name="data_W_reg_6_load_1"/></StgValue>
</operation>

<operation id="415" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
<literal name="or_ln441_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_434_8_ifconv:10 %data_W_reg_7_load_1 = load i8 %data_W_reg_7

]]></Node>
<StgValue><ssdm name="data_W_reg_7_load_1"/></StgValue>
</operation>

<operation id="416" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
<literal name="and_ln441_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_434_8_ifconv:11 %data_W_reg_12_load_1 = load i8 %data_W_reg_12

]]></Node>
<StgValue><ssdm name="data_W_reg_12_load_1"/></StgValue>
</operation>

<operation id="417" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
<literal name="and_ln441_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_434_8_ifconv:12 %data_W_reg_13_load_1 = load i8 %data_W_reg_13

]]></Node>
<StgValue><ssdm name="data_W_reg_13_load_1"/></StgValue>
</operation>

<operation id="418" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
<literal name="and_ln441" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_434_8_ifconv:13 %data_W_reg_14_load_1 = load i8 %data_W_reg_14

]]></Node>
<StgValue><ssdm name="data_W_reg_14_load_1"/></StgValue>
</operation>

<operation id="419" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_434_8_ifconv:30 %data_W_tmp_4 = select i1 %and_ln441, i8 %temp_w_13, i8 %data_W_reg_14_load_1

]]></Node>
<StgValue><ssdm name="data_W_tmp_4"/></StgValue>
</operation>

<operation id="420" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_434_8_ifconv:32 %data_W_tmp_8 = select i1 %and_ln441_1, i8 %temp_w_13, i8 %data_W_reg_13_load_1

]]></Node>
<StgValue><ssdm name="data_W_tmp_8"/></StgValue>
</operation>

<operation id="421" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_434_8_ifconv:34 %data_W_tmp_12 = select i1 %and_ln441_2, i8 %temp_w_13, i8 %data_W_reg_12_load_1

]]></Node>
<StgValue><ssdm name="data_W_tmp_12"/></StgValue>
</operation>

<operation id="422" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_434_8_ifconv:39 %data_W_tmp_2 = select i1 %or_ln441_2, i8 %data_W_reg_7_load_1, i8 %temp_w_11

]]></Node>
<StgValue><ssdm name="data_W_tmp_2"/></StgValue>
</operation>

<operation id="423" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_434_8_ifconv:40 %data_W_tmp_6 = select i1 %and_ln441, i8 %temp_w_11, i8 %data_W_reg_6_load_1

]]></Node>
<StgValue><ssdm name="data_W_tmp_6"/></StgValue>
</operation>

<operation id="424" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_434_8_ifconv:41 %data_W_tmp_10 = select i1 %and_ln441_1, i8 %temp_w_11, i8 %data_W_reg_5_load_1

]]></Node>
<StgValue><ssdm name="data_W_tmp_10"/></StgValue>
</operation>

<operation id="425" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_434_8_ifconv:42 %data_W_tmp_14 = select i1 %and_ln441_2, i8 %temp_w_11, i8 %data_W_reg_4_load_1

]]></Node>
<StgValue><ssdm name="data_W_tmp_14"/></StgValue>
</operation>

<operation id="426" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:54 %tmp_4 = mul i16 %sext_ln496_52, i16 %sext_ln496_51

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="427" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_434_8_ifconv:58 %sext_ln496_54 = sext i8 %data_A_tmp_2_load_1

]]></Node>
<StgValue><ssdm name="sext_ln496_54"/></StgValue>
</operation>

<operation id="428" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_434_8_ifconv:59 %sext_ln496_55 = sext i8 %data_W_tmp_2

]]></Node>
<StgValue><ssdm name="sext_ln496_55"/></StgValue>
</operation>

<operation id="429" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:60 %tmp_5 = mul i16 %sext_ln496_55, i16 %sext_ln496_54

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="430" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_434_8_ifconv:71 %sext_ln496_60 = sext i8 %data_A_tmp_12

]]></Node>
<StgValue><ssdm name="sext_ln496_60"/></StgValue>
</operation>

<operation id="431" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_434_8_ifconv:72 %sext_ln496_61 = sext i8 %data_W_tmp_4

]]></Node>
<StgValue><ssdm name="sext_ln496_61"/></StgValue>
</operation>

<operation id="432" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:73 %tmp_7 = mul i16 %sext_ln496_61, i16 %sext_ln496_60

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="433" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:77 %tmp_8 = mul i16 %sext_ln496_64, i16 %sext_ln496_63

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="434" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_434_8_ifconv:79 %sext_ln496_66 = sext i8 %data_A_tmp_14

]]></Node>
<StgValue><ssdm name="sext_ln496_66"/></StgValue>
</operation>

<operation id="435" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_434_8_ifconv:80 %sext_ln496_67 = sext i8 %data_W_tmp_6

]]></Node>
<StgValue><ssdm name="sext_ln496_67"/></StgValue>
</operation>

<operation id="436" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:81 %tmp_9 = mul i16 %sext_ln496_67, i16 %sext_ln496_66

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="437" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_434_8_ifconv:94 %sext_ln496_72 = sext i8 %data_A_tmp_16

]]></Node>
<StgValue><ssdm name="sext_ln496_72"/></StgValue>
</operation>

<operation id="438" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_434_8_ifconv:95 %sext_ln496_73 = sext i8 %data_W_tmp_8

]]></Node>
<StgValue><ssdm name="sext_ln496_73"/></StgValue>
</operation>

<operation id="439" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:96 %tmp_11 = mul i16 %sext_ln496_73, i16 %sext_ln496_72

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="440" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:100 %tmp_12 = mul i16 %sext_ln496_76, i16 %sext_ln496_75

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="441" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_434_8_ifconv:102 %sext_ln496_78 = sext i8 %data_A_tmp_18

]]></Node>
<StgValue><ssdm name="sext_ln496_78"/></StgValue>
</operation>

<operation id="442" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_434_8_ifconv:103 %sext_ln496_79 = sext i8 %data_W_tmp_10

]]></Node>
<StgValue><ssdm name="sext_ln496_79"/></StgValue>
</operation>

<operation id="443" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:104 %tmp_13 = mul i16 %sext_ln496_79, i16 %sext_ln496_78

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="444" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_434_8_ifconv:117 %sext_ln496_83 = sext i8 %data_A_tmp_20

]]></Node>
<StgValue><ssdm name="sext_ln496_83"/></StgValue>
</operation>

<operation id="445" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_434_8_ifconv:118 %sext_ln496_84 = sext i8 %data_W_tmp_12

]]></Node>
<StgValue><ssdm name="sext_ln496_84"/></StgValue>
</operation>

<operation id="446" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:119 %tmp_15 = mul i16 %sext_ln496_84, i16 %sext_ln496_83

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="447" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:123 %tmp_16 = mul i16 %sext_ln496_87, i16 %sext_ln496_86

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="448" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_434_8_ifconv:125 %sext_ln496_89 = sext i8 %temp_a_8

]]></Node>
<StgValue><ssdm name="sext_ln496_89"/></StgValue>
</operation>

<operation id="449" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_434_8_ifconv:126 %sext_ln496_90 = sext i8 %data_W_tmp_14

]]></Node>
<StgValue><ssdm name="sext_ln496_90"/></StgValue>
</operation>

<operation id="450" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:127 %tmp_17 = mul i16 %sext_ln496_90, i16 %sext_ln496_89

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="451" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_434_8_ifconv:142 %br_ln529 = br i1 %icmp_ln384, void %for.inc323, void %if.then310

]]></Node>
<StgValue><ssdm name="br_ln529"/></StgValue>
</operation>

<operation id="452" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="icmp_ln384" val="1"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0">
<![CDATA[
if.then310:1 %br_ln534 = br void %for.inc323

]]></Node>
<StgValue><ssdm name="br_ln534"/></StgValue>
</operation>

<operation id="453" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc323:7 %br_ln529 = br i1 %or_ln529, void %for.inc323.1, void %if.then310.1

]]></Node>
<StgValue><ssdm name="br_ln529"/></StgValue>
</operation>

<operation id="454" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
<literal name="or_ln529" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0">
<![CDATA[
if.then310.1:1 %br_ln534 = br void %for.inc323.1

]]></Node>
<StgValue><ssdm name="br_ln534"/></StgValue>
</operation>

<operation id="455" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc323.1:8 %br_ln529 = br i1 %or_ln529_1, void %for.inc323.2, void %if.then310.2

]]></Node>
<StgValue><ssdm name="br_ln529"/></StgValue>
</operation>

<operation id="456" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
<literal name="or_ln529_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0">
<![CDATA[
if.then310.2:1 %br_ln534 = br void %for.inc323.2

]]></Node>
<StgValue><ssdm name="br_ln534"/></StgValue>
</operation>

<operation id="457" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc323.2:12 %store_ln338 = store i8 %data_W_tmp_4, i8 %data_W_reg_14

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="458" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc323.2:13 %store_ln338 = store i8 %data_W_tmp_8, i8 %data_W_reg_13

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="459" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc323.2:14 %store_ln338 = store i8 %data_W_tmp_12, i8 %data_W_reg_12

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="460" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc323.2:15 %store_ln338 = store i8 %data_W_tmp_2, i8 %data_W_reg_7

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="461" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc323.2:16 %store_ln338 = store i8 %data_W_tmp_6, i8 %data_W_reg_6

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="462" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc323.2:17 %store_ln338 = store i8 %data_W_tmp_10, i8 %data_W_reg_5

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="463" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc323.2:18 %store_ln338 = store i8 %data_W_tmp_14, i8 %data_W_reg_4

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="464" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body72_ifconv:26 %rev63 = xor i1 %ult62, i1 1

]]></Node>
<StgValue><ssdm name="rev63"/></StgValue>
</operation>

<operation id="465" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.else326:0 %p_load59 = load i32 %empty

]]></Node>
<StgValue><ssdm name="p_load59"/></StgValue>
</operation>

<operation id="466" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.else326:2 %conv_i_161284_load = load i32 %conv_i_161284

]]></Node>
<StgValue><ssdm name="conv_i_161284_load"/></StgValue>
</operation>

<operation id="467" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.else326:4 %conv_i_2111286_load = load i32 %conv_i_2111286

]]></Node>
<StgValue><ssdm name="conv_i_2111286_load"/></StgValue>
</operation>

<operation id="468" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.else326:6 %conv_i_3161288_load = load i32 %conv_i_3161288

]]></Node>
<StgValue><ssdm name="conv_i_3161288_load"/></StgValue>
</operation>

<operation id="469" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.else326:7 %p_load55 = load i32 %empty_348

]]></Node>
<StgValue><ssdm name="p_load55"/></StgValue>
</operation>

<operation id="470" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.else326:8 %conv_i_1_1301_load = load i32 %conv_i_1_1301

]]></Node>
<StgValue><ssdm name="conv_i_1_1301_load"/></StgValue>
</operation>

<operation id="471" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.else326:9 %conv_i_1_2303_load = load i32 %conv_i_1_2303

]]></Node>
<StgValue><ssdm name="conv_i_1_2303_load"/></StgValue>
</operation>

<operation id="472" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.else326:10 %conv_i_1_3305_load = load i32 %conv_i_1_3305

]]></Node>
<StgValue><ssdm name="conv_i_1_3305_load"/></StgValue>
</operation>

<operation id="473" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.else326:11 %p_load54 = load i32 %empty_349

]]></Node>
<StgValue><ssdm name="p_load54"/></StgValue>
</operation>

<operation id="474" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.else326:12 %conv_i_2_1320_load = load i32 %conv_i_2_1320

]]></Node>
<StgValue><ssdm name="conv_i_2_1320_load"/></StgValue>
</operation>

<operation id="475" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.else326:13 %conv_i_2_2323_load = load i32 %conv_i_2_2323

]]></Node>
<StgValue><ssdm name="conv_i_2_2323_load"/></StgValue>
</operation>

<operation id="476" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.else326:14 %conv_i_2_3326_load = load i32 %conv_i_2_3326

]]></Node>
<StgValue><ssdm name="conv_i_2_3326_load"/></StgValue>
</operation>

<operation id="477" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.else326:15 %p_load = load i32 %empty_350

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="478" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.else326:16 %conv_i_3_1337_load = load i32 %conv_i_3_1337

]]></Node>
<StgValue><ssdm name="conv_i_3_1337_load"/></StgValue>
</operation>

<operation id="479" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.else326:17 %conv_i_3_2338_load = load i32 %conv_i_3_2338

]]></Node>
<StgValue><ssdm name="conv_i_3_2338_load"/></StgValue>
</operation>

<operation id="480" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.else326:18 %conv_i_3_3339_load = load i32 %conv_i_3_3339

]]></Node>
<StgValue><ssdm name="conv_i_3_3339_load"/></StgValue>
</operation>

<operation id="481" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else326:44 %and_ln487 = and i1 %rev63, i1 %icmp_ln487

]]></Node>
<StgValue><ssdm name="and_ln487"/></StgValue>
</operation>

<operation id="482" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else326:45 %select_ln487 = select i1 %and_ln487, i32 0, i32 %p_load59

]]></Node>
<StgValue><ssdm name="select_ln487"/></StgValue>
</operation>

<operation id="483" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else326:49 %and_ln487_1 = and i1 %rev63, i1 %icmp_ln487_1

]]></Node>
<StgValue><ssdm name="and_ln487_1"/></StgValue>
</operation>

<operation id="484" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else326:50 %select_ln487_1 = select i1 %and_ln487_1, i32 0, i32 %conv_i_161284_load

]]></Node>
<StgValue><ssdm name="select_ln487_1"/></StgValue>
</operation>

<operation id="485" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else326:54 %and_ln487_2 = and i1 %rev63, i1 %icmp_ln487_2

]]></Node>
<StgValue><ssdm name="and_ln487_2"/></StgValue>
</operation>

<operation id="486" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else326:55 %select_ln487_2 = select i1 %and_ln487_2, i32 0, i32 %conv_i_2111286_load

]]></Node>
<StgValue><ssdm name="select_ln487_2"/></StgValue>
</operation>

<operation id="487" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else326:59 %and_ln487_3 = and i1 %rev63, i1 %icmp_ln487_3

]]></Node>
<StgValue><ssdm name="and_ln487_3"/></StgValue>
</operation>

<operation id="488" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else326:60 %select_ln487_3 = select i1 %and_ln487_3, i32 0, i32 %conv_i_3161288_load

]]></Node>
<StgValue><ssdm name="select_ln487_3"/></StgValue>
</operation>

<operation id="489" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else326:63 %mul_ln496 = mul i16 %sext_ln496_1, i16 %sext_ln496

]]></Node>
<StgValue><ssdm name="mul_ln496"/></StgValue>
</operation>

<operation id="490" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="16">
<![CDATA[
if.else326:64 %sext_ln496_2 = sext i16 %mul_ln496

]]></Node>
<StgValue><ssdm name="sext_ln496_2"/></StgValue>
</operation>

<operation id="491" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else326:65 %add_ln497 = add i32 %select_ln487_3, i32 %sext_ln496_2

]]></Node>
<StgValue><ssdm name="add_ln497"/></StgValue>
</operation>

<operation id="492" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else326:68 %select_ln487_4 = select i1 %and_ln487_1, i32 0, i32 %p_load55

]]></Node>
<StgValue><ssdm name="select_ln487_4"/></StgValue>
</operation>

<operation id="493" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else326:71 %mul_ln496_1 = mul i16 %sext_ln496_4, i16 %sext_ln496_3

]]></Node>
<StgValue><ssdm name="mul_ln496_1"/></StgValue>
</operation>

<operation id="494" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="16">
<![CDATA[
if.else326:72 %sext_ln496_5 = sext i16 %mul_ln496_1

]]></Node>
<StgValue><ssdm name="sext_ln496_5"/></StgValue>
</operation>

<operation id="495" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else326:73 %select_ln487_5 = select i1 %and_ln487_2, i32 0, i32 %conv_i_1_1301_load

]]></Node>
<StgValue><ssdm name="select_ln487_5"/></StgValue>
</operation>

<operation id="496" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else326:74 %select_ln487_6 = select i1 %and_ln487_3, i32 0, i32 %conv_i_1_2303_load

]]></Node>
<StgValue><ssdm name="select_ln487_6"/></StgValue>
</operation>

<operation id="497" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else326:76 %and_ln487_4 = and i1 %rev63, i1 %icmp_ln487_4

]]></Node>
<StgValue><ssdm name="and_ln487_4"/></StgValue>
</operation>

<operation id="498" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else326:77 %select_ln487_7 = select i1 %and_ln487_4, i32 0, i32 %conv_i_1_3305_load

]]></Node>
<StgValue><ssdm name="select_ln487_7"/></StgValue>
</operation>

<operation id="499" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else326:78 %add_ln497_1 = add i32 %select_ln487_7, i32 %sext_ln496_5

]]></Node>
<StgValue><ssdm name="add_ln497_1"/></StgValue>
</operation>

<operation id="500" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else326:81 %select_ln487_8 = select i1 %and_ln487_2, i32 0, i32 %p_load54

]]></Node>
<StgValue><ssdm name="select_ln487_8"/></StgValue>
</operation>

<operation id="501" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else326:84 %mul_ln496_2 = mul i16 %sext_ln496_7, i16 %sext_ln496_6

]]></Node>
<StgValue><ssdm name="mul_ln496_2"/></StgValue>
</operation>

<operation id="502" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="16">
<![CDATA[
if.else326:85 %sext_ln496_8 = sext i16 %mul_ln496_2

]]></Node>
<StgValue><ssdm name="sext_ln496_8"/></StgValue>
</operation>

<operation id="503" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else326:86 %select_ln487_9 = select i1 %and_ln487_3, i32 0, i32 %conv_i_2_1320_load

]]></Node>
<StgValue><ssdm name="select_ln487_9"/></StgValue>
</operation>

<operation id="504" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else326:87 %select_ln487_10 = select i1 %and_ln487_4, i32 0, i32 %conv_i_2_2323_load

]]></Node>
<StgValue><ssdm name="select_ln487_10"/></StgValue>
</operation>

<operation id="505" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else326:89 %and_ln487_5 = and i1 %rev63, i1 %icmp_ln487_5

]]></Node>
<StgValue><ssdm name="and_ln487_5"/></StgValue>
</operation>

<operation id="506" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else326:90 %select_ln487_11 = select i1 %and_ln487_5, i32 0, i32 %conv_i_2_3326_load

]]></Node>
<StgValue><ssdm name="select_ln487_11"/></StgValue>
</operation>

<operation id="507" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else326:91 %add_ln497_2 = add i32 %select_ln487_11, i32 %sext_ln496_8

]]></Node>
<StgValue><ssdm name="add_ln497_2"/></StgValue>
</operation>

<operation id="508" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else326:94 %select_ln487_12 = select i1 %and_ln487_3, i32 0, i32 %p_load

]]></Node>
<StgValue><ssdm name="select_ln487_12"/></StgValue>
</operation>

<operation id="509" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else326:97 %mul_ln496_3 = mul i16 %sext_ln496_9, i16 %sext_ln496_10

]]></Node>
<StgValue><ssdm name="mul_ln496_3"/></StgValue>
</operation>

<operation id="510" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="16">
<![CDATA[
if.else326:98 %sext_ln496_11 = sext i16 %mul_ln496_3

]]></Node>
<StgValue><ssdm name="sext_ln496_11"/></StgValue>
</operation>

<operation id="511" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else326:99 %select_ln487_13 = select i1 %and_ln487_4, i32 0, i32 %conv_i_3_1337_load

]]></Node>
<StgValue><ssdm name="select_ln487_13"/></StgValue>
</operation>

<operation id="512" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else326:100 %select_ln487_14 = select i1 %and_ln487_5, i32 0, i32 %conv_i_3_2338_load

]]></Node>
<StgValue><ssdm name="select_ln487_14"/></StgValue>
</operation>

<operation id="513" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else326:102 %and_ln487_6 = and i1 %rev63, i1 %icmp_ln487_6

]]></Node>
<StgValue><ssdm name="and_ln487_6"/></StgValue>
</operation>

<operation id="514" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else326:103 %select_ln487_15 = select i1 %and_ln487_6, i32 0, i32 %conv_i_3_3339_load

]]></Node>
<StgValue><ssdm name="select_ln487_15"/></StgValue>
</operation>

<operation id="515" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else326:104 %add_ln497_3 = add i32 %select_ln487_15, i32 %sext_ln496_11

]]></Node>
<StgValue><ssdm name="add_ln497_3"/></StgValue>
</operation>

<operation id="516" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else326:107 %mul_ln496_4 = mul i16 %sext_ln496_12, i16 %sext_ln496_13

]]></Node>
<StgValue><ssdm name="mul_ln496_4"/></StgValue>
</operation>

<operation id="517" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="16">
<![CDATA[
if.else326:108 %sext_ln496_14 = sext i16 %mul_ln496_4

]]></Node>
<StgValue><ssdm name="sext_ln496_14"/></StgValue>
</operation>

<operation id="518" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else326:109 %add_ln497_4 = add i32 %select_ln487, i32 %sext_ln496_14

]]></Node>
<StgValue><ssdm name="add_ln497_4"/></StgValue>
</operation>

<operation id="519" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else326:113 %mul_ln496_5 = mul i16 %sext_ln496_15, i16 %sext_ln496_16

]]></Node>
<StgValue><ssdm name="mul_ln496_5"/></StgValue>
</operation>

<operation id="520" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="16">
<![CDATA[
if.else326:114 %sext_ln496_17 = sext i16 %mul_ln496_5

]]></Node>
<StgValue><ssdm name="sext_ln496_17"/></StgValue>
</operation>

<operation id="521" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else326:115 %add_ln497_5 = add i32 %select_ln487_1, i32 %sext_ln496_17

]]></Node>
<StgValue><ssdm name="add_ln497_5"/></StgValue>
</operation>

<operation id="522" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else326:119 %mul_ln496_6 = mul i16 %sext_ln496_18, i16 %sext_ln496_19

]]></Node>
<StgValue><ssdm name="mul_ln496_6"/></StgValue>
</operation>

<operation id="523" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="16">
<![CDATA[
if.else326:120 %sext_ln496_20 = sext i16 %mul_ln496_6

]]></Node>
<StgValue><ssdm name="sext_ln496_20"/></StgValue>
</operation>

<operation id="524" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else326:121 %add_ln497_6 = add i32 %select_ln487_2, i32 %sext_ln496_20

]]></Node>
<StgValue><ssdm name="add_ln497_6"/></StgValue>
</operation>

<operation id="525" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else326:126 %mul_ln496_7 = mul i16 %sext_ln496_21, i16 %sext_ln496_22

]]></Node>
<StgValue><ssdm name="mul_ln496_7"/></StgValue>
</operation>

<operation id="526" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="16">
<![CDATA[
if.else326:127 %sext_ln496_23 = sext i16 %mul_ln496_7

]]></Node>
<StgValue><ssdm name="sext_ln496_23"/></StgValue>
</operation>

<operation id="527" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else326:128 %add_ln497_7 = add i32 %select_ln487_4, i32 %sext_ln496_23

]]></Node>
<StgValue><ssdm name="add_ln497_7"/></StgValue>
</operation>

<operation id="528" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else326:132 %mul_ln496_8 = mul i16 %sext_ln496_24, i16 %sext_ln496_25

]]></Node>
<StgValue><ssdm name="mul_ln496_8"/></StgValue>
</operation>

<operation id="529" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="16">
<![CDATA[
if.else326:133 %sext_ln496_26 = sext i16 %mul_ln496_8

]]></Node>
<StgValue><ssdm name="sext_ln496_26"/></StgValue>
</operation>

<operation id="530" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else326:134 %add_ln497_8 = add i32 %select_ln487_5, i32 %sext_ln496_26

]]></Node>
<StgValue><ssdm name="add_ln497_8"/></StgValue>
</operation>

<operation id="531" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else326:138 %mul_ln496_9 = mul i16 %sext_ln496_27, i16 %sext_ln496_28

]]></Node>
<StgValue><ssdm name="mul_ln496_9"/></StgValue>
</operation>

<operation id="532" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="16">
<![CDATA[
if.else326:139 %sext_ln496_29 = sext i16 %mul_ln496_9

]]></Node>
<StgValue><ssdm name="sext_ln496_29"/></StgValue>
</operation>

<operation id="533" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else326:140 %add_ln497_9 = add i32 %select_ln487_6, i32 %sext_ln496_29

]]></Node>
<StgValue><ssdm name="add_ln497_9"/></StgValue>
</operation>

<operation id="534" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else326:145 %mul_ln496_10 = mul i16 %sext_ln496_30, i16 %sext_ln496_31

]]></Node>
<StgValue><ssdm name="mul_ln496_10"/></StgValue>
</operation>

<operation id="535" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="16">
<![CDATA[
if.else326:146 %sext_ln496_32 = sext i16 %mul_ln496_10

]]></Node>
<StgValue><ssdm name="sext_ln496_32"/></StgValue>
</operation>

<operation id="536" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else326:147 %add_ln497_10 = add i32 %select_ln487_8, i32 %sext_ln496_32

]]></Node>
<StgValue><ssdm name="add_ln497_10"/></StgValue>
</operation>

<operation id="537" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else326:151 %mul_ln496_11 = mul i16 %sext_ln496_33, i16 %sext_ln496_34

]]></Node>
<StgValue><ssdm name="mul_ln496_11"/></StgValue>
</operation>

<operation id="538" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="16">
<![CDATA[
if.else326:152 %sext_ln496_35 = sext i16 %mul_ln496_11

]]></Node>
<StgValue><ssdm name="sext_ln496_35"/></StgValue>
</operation>

<operation id="539" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else326:153 %add_ln497_11 = add i32 %select_ln487_9, i32 %sext_ln496_35

]]></Node>
<StgValue><ssdm name="add_ln497_11"/></StgValue>
</operation>

<operation id="540" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else326:157 %mul_ln496_12 = mul i16 %sext_ln496_36, i16 %sext_ln496_37

]]></Node>
<StgValue><ssdm name="mul_ln496_12"/></StgValue>
</operation>

<operation id="541" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="16">
<![CDATA[
if.else326:158 %sext_ln496_38 = sext i16 %mul_ln496_12

]]></Node>
<StgValue><ssdm name="sext_ln496_38"/></StgValue>
</operation>

<operation id="542" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else326:159 %add_ln497_12 = add i32 %select_ln487_10, i32 %sext_ln496_38

]]></Node>
<StgValue><ssdm name="add_ln497_12"/></StgValue>
</operation>

<operation id="543" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else326:164 %mul_ln496_13 = mul i16 %sext_ln496_39, i16 %sext_ln496_40

]]></Node>
<StgValue><ssdm name="mul_ln496_13"/></StgValue>
</operation>

<operation id="544" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="16">
<![CDATA[
if.else326:165 %sext_ln496_41 = sext i16 %mul_ln496_13

]]></Node>
<StgValue><ssdm name="sext_ln496_41"/></StgValue>
</operation>

<operation id="545" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else326:166 %add_ln497_13 = add i32 %select_ln487_12, i32 %sext_ln496_41

]]></Node>
<StgValue><ssdm name="add_ln497_13"/></StgValue>
</operation>

<operation id="546" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else326:170 %mul_ln496_14 = mul i16 %sext_ln496_42, i16 %sext_ln496_43

]]></Node>
<StgValue><ssdm name="mul_ln496_14"/></StgValue>
</operation>

<operation id="547" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="16">
<![CDATA[
if.else326:171 %sext_ln496_44 = sext i16 %mul_ln496_14

]]></Node>
<StgValue><ssdm name="sext_ln496_44"/></StgValue>
</operation>

<operation id="548" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else326:172 %add_ln497_14 = add i32 %select_ln487_13, i32 %sext_ln496_44

]]></Node>
<StgValue><ssdm name="add_ln497_14"/></StgValue>
</operation>

<operation id="549" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else326:176 %mul_ln496_15 = mul i16 %sext_ln496_45, i16 %sext_ln496_46

]]></Node>
<StgValue><ssdm name="mul_ln496_15"/></StgValue>
</operation>

<operation id="550" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="16">
<![CDATA[
if.else326:177 %sext_ln496_47 = sext i16 %mul_ln496_15

]]></Node>
<StgValue><ssdm name="sext_ln496_47"/></StgValue>
</operation>

<operation id="551" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else326:178 %add_ln497_15 = add i32 %select_ln487_14, i32 %sext_ln496_47

]]></Node>
<StgValue><ssdm name="add_ln497_15"/></StgValue>
</operation>

<operation id="552" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
<literal name="and_ln441_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_434_8_ifconv:3 %data_W_reg_load = load i8 %data_W_reg

]]></Node>
<StgValue><ssdm name="data_W_reg_load"/></StgValue>
</operation>

<operation id="553" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
<literal name="and_ln441_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_434_8_ifconv:4 %data_W_reg_1_load = load i8 %data_W_reg_1

]]></Node>
<StgValue><ssdm name="data_W_reg_1_load"/></StgValue>
</operation>

<operation id="554" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
<literal name="and_ln441" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_434_8_ifconv:5 %data_W_reg_2_load = load i8 %data_W_reg_2

]]></Node>
<StgValue><ssdm name="data_W_reg_2_load"/></StgValue>
</operation>

<operation id="555" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
<literal name="or_ln441_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_434_8_ifconv:6 %data_W_reg_3_load = load i8 %data_W_reg_3

]]></Node>
<StgValue><ssdm name="data_W_reg_3_load"/></StgValue>
</operation>

<operation id="556" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
<literal name="or_ln441_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_434_8_ifconv:14 %data_W_reg_15_load_1 = load i8 %data_W_reg_15

]]></Node>
<StgValue><ssdm name="data_W_reg_15_load_1"/></StgValue>
</operation>

<operation id="557" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_434_8_ifconv:28 %data_W_tmp = select i1 %or_ln441_2, i8 %data_W_reg_15_load_1, i8 %temp_w_13

]]></Node>
<StgValue><ssdm name="data_W_tmp"/></StgValue>
</operation>

<operation id="558" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_434_8_ifconv:43 %data_W_tmp_3 = select i1 %or_ln441_2, i8 %data_W_reg_3_load, i8 %temp_w_10

]]></Node>
<StgValue><ssdm name="data_W_tmp_3"/></StgValue>
</operation>

<operation id="559" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_434_8_ifconv:44 %data_W_tmp_7 = select i1 %and_ln441, i8 %temp_w_10, i8 %data_W_reg_2_load

]]></Node>
<StgValue><ssdm name="data_W_tmp_7"/></StgValue>
</operation>

<operation id="560" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_434_8_ifconv:45 %data_W_tmp_11 = select i1 %and_ln441_1, i8 %temp_w_10, i8 %data_W_reg_1_load

]]></Node>
<StgValue><ssdm name="data_W_tmp_11"/></StgValue>
</operation>

<operation id="561" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_434_8_ifconv:46 %data_W_tmp_15 = select i1 %and_ln441_2, i8 %temp_w_10, i8 %data_W_reg_load

]]></Node>
<StgValue><ssdm name="data_W_tmp_15"/></StgValue>
</operation>

<operation id="562" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_434_8_ifconv:47 %sext_ln496_48 = sext i8 %data_A_tmp_load

]]></Node>
<StgValue><ssdm name="sext_ln496_48"/></StgValue>
</operation>

<operation id="563" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_434_8_ifconv:48 %sext_ln496_49 = sext i8 %data_W_tmp

]]></Node>
<StgValue><ssdm name="sext_ln496_49"/></StgValue>
</operation>

<operation id="564" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:49 %tmp = mul i16 %sext_ln496_49, i16 %sext_ln496_48

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="565" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:50 %sext_ln496_50 = sext i16 %tmp

]]></Node>
<StgValue><ssdm name="sext_ln496_50"/></StgValue>
</operation>

<operation id="566" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:51 %sext_ln496_53 = sext i16 %tmp

]]></Node>
<StgValue><ssdm name="sext_ln496_53"/></StgValue>
</operation>

<operation id="567" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:54 %tmp_4 = mul i16 %sext_ln496_52, i16 %sext_ln496_51

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="568" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:55 %sext_ln496_56 = sext i16 %tmp_4

]]></Node>
<StgValue><ssdm name="sext_ln496_56"/></StgValue>
</operation>

<operation id="569" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_434_8_ifconv:56 %add_ln497_16 = add i17 %sext_ln496_56, i17 %sext_ln496_53

]]></Node>
<StgValue><ssdm name="add_ln497_16"/></StgValue>
</operation>

<operation id="570" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:60 %tmp_5 = mul i16 %sext_ln496_55, i16 %sext_ln496_54

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="571" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_434_8_ifconv:65 %sext_ln496_57 = sext i8 %data_A_tmp_3_load_1

]]></Node>
<StgValue><ssdm name="sext_ln496_57"/></StgValue>
</operation>

<operation id="572" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_434_8_ifconv:66 %sext_ln496_58 = sext i8 %data_W_tmp_3

]]></Node>
<StgValue><ssdm name="sext_ln496_58"/></StgValue>
</operation>

<operation id="573" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:67 %tmp_6 = mul i16 %sext_ln496_58, i16 %sext_ln496_57

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="574" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:74 %sext_ln496_65 = sext i16 %tmp_7

]]></Node>
<StgValue><ssdm name="sext_ln496_65"/></StgValue>
</operation>

<operation id="575" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:77 %tmp_8 = mul i16 %sext_ln496_64, i16 %sext_ln496_63

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="576" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:78 %sext_ln496_68 = sext i16 %tmp_8

]]></Node>
<StgValue><ssdm name="sext_ln496_68"/></StgValue>
</operation>

<operation id="577" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:81 %tmp_9 = mul i16 %sext_ln496_67, i16 %sext_ln496_66

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="578" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_434_8_ifconv:83 %sext_ln496_69 = sext i8 %data_A_tmp_15

]]></Node>
<StgValue><ssdm name="sext_ln496_69"/></StgValue>
</operation>

<operation id="579" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_434_8_ifconv:84 %sext_ln496_70 = sext i8 %data_W_tmp_7

]]></Node>
<StgValue><ssdm name="sext_ln496_70"/></StgValue>
</operation>

<operation id="580" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:85 %tmp_10 = mul i16 %sext_ln496_70, i16 %sext_ln496_69

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="581" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_434_8_ifconv:87 %add_ln497_19 = add i17 %sext_ln496_68, i17 %sext_ln496_65

]]></Node>
<StgValue><ssdm name="add_ln497_19"/></StgValue>
</operation>

<operation id="582" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:97 %sext_ln496_74 = sext i16 %tmp_11

]]></Node>
<StgValue><ssdm name="sext_ln496_74"/></StgValue>
</operation>

<operation id="583" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:100 %tmp_12 = mul i16 %sext_ln496_76, i16 %sext_ln496_75

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="584" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:101 %sext_ln496_77 = sext i16 %tmp_12

]]></Node>
<StgValue><ssdm name="sext_ln496_77"/></StgValue>
</operation>

<operation id="585" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:104 %tmp_13 = mul i16 %sext_ln496_79, i16 %sext_ln496_78

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="586" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_434_8_ifconv:106 %sext_ln496_81 = sext i8 %data_A_tmp_19

]]></Node>
<StgValue><ssdm name="sext_ln496_81"/></StgValue>
</operation>

<operation id="587" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_434_8_ifconv:107 %sext_ln496_82 = sext i8 %data_W_tmp_11

]]></Node>
<StgValue><ssdm name="sext_ln496_82"/></StgValue>
</operation>

<operation id="588" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:108 %tmp_14 = mul i16 %sext_ln496_82, i16 %sext_ln496_81

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="589" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_434_8_ifconv:110 %add_ln497_22 = add i17 %sext_ln496_77, i17 %sext_ln496_74

]]></Node>
<StgValue><ssdm name="add_ln497_22"/></StgValue>
</operation>

<operation id="590" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:120 %sext_ln496_85 = sext i16 %tmp_15

]]></Node>
<StgValue><ssdm name="sext_ln496_85"/></StgValue>
</operation>

<operation id="591" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:123 %tmp_16 = mul i16 %sext_ln496_87, i16 %sext_ln496_86

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="592" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:124 %sext_ln496_88 = sext i16 %tmp_16

]]></Node>
<StgValue><ssdm name="sext_ln496_88"/></StgValue>
</operation>

<operation id="593" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:127 %tmp_17 = mul i16 %sext_ln496_90, i16 %sext_ln496_89

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="594" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_434_8_ifconv:129 %sext_ln496_92 = sext i8 %data_A_tmp_23

]]></Node>
<StgValue><ssdm name="sext_ln496_92"/></StgValue>
</operation>

<operation id="595" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_434_8_ifconv:130 %sext_ln496_93 = sext i8 %data_W_tmp_15

]]></Node>
<StgValue><ssdm name="sext_ln496_93"/></StgValue>
</operation>

<operation id="596" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:131 %tmp_18 = mul i16 %sext_ln496_93, i16 %sext_ln496_92

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="597" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_434_8_ifconv:133 %add_ln497_25 = add i17 %sext_ln496_88, i17 %sext_ln496_85

]]></Node>
<StgValue><ssdm name="add_ln497_25"/></StgValue>
</operation>

<operation id="598" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
for.inc323:0 %empty_353 = phi i16 0, void %if.then310, i16 %tmp_15, void %VITIS_LOOP_434_8_ifconv

]]></Node>
<StgValue><ssdm name="empty_353"/></StgValue>
</operation>

<operation id="599" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="16">
<![CDATA[
for.inc323:1 %sext_ln529 = sext i16 %empty_353

]]></Node>
<StgValue><ssdm name="sext_ln529"/></StgValue>
</operation>

<operation id="600" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
for.inc323.1:0 %empty_352 = phi i16 0, void %if.then310.1, i16 %tmp_11, void %for.inc323

]]></Node>
<StgValue><ssdm name="empty_352"/></StgValue>
</operation>

<operation id="601" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="16">
<![CDATA[
for.inc323.1:1 %sext_ln529_1 = sext i16 %empty_352

]]></Node>
<StgValue><ssdm name="sext_ln529_1"/></StgValue>
</operation>

<operation id="602" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
for.inc323.2:0 %empty_351 = phi i16 0, void %if.then310.2, i16 %tmp_7, void %for.inc323.1

]]></Node>
<StgValue><ssdm name="empty_351"/></StgValue>
</operation>

<operation id="603" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="16">
<![CDATA[
for.inc323.2:1 %sext_ln529_2 = sext i16 %empty_351

]]></Node>
<StgValue><ssdm name="sext_ln529_2"/></StgValue>
</operation>

<operation id="604" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc323.2:11 %store_ln338 = store i8 %data_W_tmp, i8 %data_W_reg_15

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="605" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc323.2:19 %store_ln338 = store i8 %data_W_tmp_3, i8 %data_W_reg_3

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="606" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc323.2:20 %store_ln338 = store i8 %data_W_tmp_7, i8 %data_W_reg_2

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="607" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc323.2:21 %store_ln338 = store i8 %data_W_tmp_11, i8 %data_W_reg_1

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="608" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc323.2:22 %store_ln338 = store i8 %data_W_tmp_15, i8 %data_W_reg

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="609" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc323.2:26 %store_ln529 = store i32 %sext_ln529, i32 %empty_350

]]></Node>
<StgValue><ssdm name="store_ln529"/></StgValue>
</operation>

<operation id="610" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc323.2:30 %store_ln529 = store i32 %sext_ln529_1, i32 %empty_349

]]></Node>
<StgValue><ssdm name="store_ln529"/></StgValue>
</operation>

<operation id="611" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc323.2:34 %store_ln529 = store i32 %sext_ln529_2, i32 %empty_348

]]></Node>
<StgValue><ssdm name="store_ln529"/></StgValue>
</operation>

<operation id="612" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
<literal name="or_ln529_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc323.2.if.end357_crit_edge:0 %store_ln496 = store i32 %sext_ln496_50, i32 %empty

]]></Node>
<StgValue><ssdm name="store_ln496"/></StgValue>
</operation>

<operation id="613" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
<literal name="or_ln529_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then310.3:1 %store_ln0 = store i32 0, i32 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="614" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body72_ifconv:2 %out_load = load i32 %out

]]></Node>
<StgValue><ssdm name="out_load"/></StgValue>
</operation>

<operation id="615" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body72_ifconv:30 %out_17 = select i1 %icmp_ln518, i32 0, i32 %out_load

]]></Node>
<StgValue><ssdm name="out_17"/></StgValue>
</operation>

<operation id="616" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32">
<![CDATA[
if.else326:27 %p_0_0238_3274_load = load i32 %p_0_0238_3274

]]></Node>
<StgValue><ssdm name="p_0_0238_3274_load"/></StgValue>
</operation>

<operation id="617" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32">
<![CDATA[
if.else326:28 %p_0_0238_2299_load = load i32 %p_0_0238_2299

]]></Node>
<StgValue><ssdm name="p_0_0238_2299_load"/></StgValue>
</operation>

<operation id="618" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32">
<![CDATA[
if.else326:29 %p_0_0238_1317_load = load i32 %p_0_0238_1317

]]></Node>
<StgValue><ssdm name="p_0_0238_1317_load"/></StgValue>
</operation>

<operation id="619" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32">
<![CDATA[
if.else326:30 %p_0_0238336_load = load i32 %p_0_0238336

]]></Node>
<StgValue><ssdm name="p_0_0238336_load"/></StgValue>
</operation>

<operation id="620" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else326:46 %icmp_ln509 = icmp_eq  i32 %out_load, i32 6

]]></Node>
<StgValue><ssdm name="icmp_ln509"/></StgValue>
</operation>

<operation id="621" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else326:47 %or_ln509 = or i1 %cmp271, i1 %icmp_ln509

]]></Node>
<StgValue><ssdm name="or_ln509"/></StgValue>
</operation>

<operation id="622" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else326:51 %icmp_ln509_1 = icmp_eq  i32 %out_load, i32 5

]]></Node>
<StgValue><ssdm name="icmp_ln509_1"/></StgValue>
</operation>

<operation id="623" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else326:52 %or_ln509_1 = or i1 %cmp271, i1 %icmp_ln509_1

]]></Node>
<StgValue><ssdm name="or_ln509_1"/></StgValue>
</operation>

<operation id="624" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else326:56 %icmp_ln509_2 = icmp_eq  i32 %out_load, i32 4

]]></Node>
<StgValue><ssdm name="icmp_ln509_2"/></StgValue>
</operation>

<operation id="625" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else326:57 %or_ln509_2 = or i1 %cmp271, i1 %icmp_ln509_2

]]></Node>
<StgValue><ssdm name="or_ln509_2"/></StgValue>
</operation>

<operation id="626" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else326:65 %add_ln497 = add i32 %select_ln487_3, i32 %sext_ln496_2

]]></Node>
<StgValue><ssdm name="add_ln497"/></StgValue>
</operation>

<operation id="627" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else326:66 %icmp_ln509_3 = icmp_eq  i32 %out_load, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln509_3"/></StgValue>
</operation>

<operation id="628" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else326:67 %or_ln509_3 = or i1 %cmp271, i1 %icmp_ln509_3

]]></Node>
<StgValue><ssdm name="or_ln509_3"/></StgValue>
</operation>

<operation id="629" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else326:78 %add_ln497_1 = add i32 %select_ln487_7, i32 %sext_ln496_5

]]></Node>
<StgValue><ssdm name="add_ln497_1"/></StgValue>
</operation>

<operation id="630" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else326:79 %icmp_ln509_4 = icmp_eq  i32 %out_load, i32 2

]]></Node>
<StgValue><ssdm name="icmp_ln509_4"/></StgValue>
</operation>

<operation id="631" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else326:80 %or_ln509_4 = or i1 %cmp271, i1 %icmp_ln509_4

]]></Node>
<StgValue><ssdm name="or_ln509_4"/></StgValue>
</operation>

<operation id="632" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else326:91 %add_ln497_2 = add i32 %select_ln487_11, i32 %sext_ln496_8

]]></Node>
<StgValue><ssdm name="add_ln497_2"/></StgValue>
</operation>

<operation id="633" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else326:92 %icmp_ln509_5 = icmp_eq  i32 %out_load, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln509_5"/></StgValue>
</operation>

<operation id="634" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else326:93 %or_ln509_5 = or i1 %cmp271, i1 %icmp_ln509_5

]]></Node>
<StgValue><ssdm name="or_ln509_5"/></StgValue>
</operation>

<operation id="635" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else326:104 %add_ln497_3 = add i32 %select_ln487_15, i32 %sext_ln496_11

]]></Node>
<StgValue><ssdm name="add_ln497_3"/></StgValue>
</operation>

<operation id="636" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else326:109 %add_ln497_4 = add i32 %select_ln487, i32 %sext_ln496_14

]]></Node>
<StgValue><ssdm name="add_ln497_4"/></StgValue>
</operation>

<operation id="637" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else326:110 %select_ln509 = select i1 %or_ln509, i32 %add_ln497_4, i32 %p_0_0238_3274_load

]]></Node>
<StgValue><ssdm name="select_ln509"/></StgValue>
</operation>

<operation id="638" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else326:115 %add_ln497_5 = add i32 %select_ln487_1, i32 %sext_ln496_17

]]></Node>
<StgValue><ssdm name="add_ln497_5"/></StgValue>
</operation>

<operation id="639" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else326:116 %select_ln509_1 = select i1 %or_ln509_1, i32 %add_ln497_5, i32 %select_ln509

]]></Node>
<StgValue><ssdm name="select_ln509_1"/></StgValue>
</operation>

<operation id="640" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else326:121 %add_ln497_6 = add i32 %select_ln487_2, i32 %sext_ln496_20

]]></Node>
<StgValue><ssdm name="add_ln497_6"/></StgValue>
</operation>

<operation id="641" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else326:122 %select_ln509_2 = select i1 %or_ln509_2, i32 %add_ln497_6, i32 %select_ln509_1

]]></Node>
<StgValue><ssdm name="select_ln509_2"/></StgValue>
</operation>

<operation id="642" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else326:123 %select_ln509_3 = select i1 %or_ln509_3, i32 %add_ln497, i32 %select_ln509_2

]]></Node>
<StgValue><ssdm name="select_ln509_3"/></StgValue>
</operation>

<operation id="643" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else326:128 %add_ln497_7 = add i32 %select_ln487_4, i32 %sext_ln496_23

]]></Node>
<StgValue><ssdm name="add_ln497_7"/></StgValue>
</operation>

<operation id="644" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else326:129 %select_ln509_4 = select i1 %or_ln509_1, i32 %add_ln497_7, i32 %p_0_0238_2299_load

]]></Node>
<StgValue><ssdm name="select_ln509_4"/></StgValue>
</operation>

<operation id="645" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else326:134 %add_ln497_8 = add i32 %select_ln487_5, i32 %sext_ln496_26

]]></Node>
<StgValue><ssdm name="add_ln497_8"/></StgValue>
</operation>

<operation id="646" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else326:135 %select_ln509_5 = select i1 %or_ln509_2, i32 %add_ln497_8, i32 %select_ln509_4

]]></Node>
<StgValue><ssdm name="select_ln509_5"/></StgValue>
</operation>

<operation id="647" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else326:140 %add_ln497_9 = add i32 %select_ln487_6, i32 %sext_ln496_29

]]></Node>
<StgValue><ssdm name="add_ln497_9"/></StgValue>
</operation>

<operation id="648" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else326:141 %select_ln509_6 = select i1 %or_ln509_3, i32 %add_ln497_9, i32 %select_ln509_5

]]></Node>
<StgValue><ssdm name="select_ln509_6"/></StgValue>
</operation>

<operation id="649" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else326:142 %select_ln509_7 = select i1 %or_ln509_4, i32 %add_ln497_1, i32 %select_ln509_6

]]></Node>
<StgValue><ssdm name="select_ln509_7"/></StgValue>
</operation>

<operation id="650" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else326:147 %add_ln497_10 = add i32 %select_ln487_8, i32 %sext_ln496_32

]]></Node>
<StgValue><ssdm name="add_ln497_10"/></StgValue>
</operation>

<operation id="651" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else326:148 %select_ln509_8 = select i1 %or_ln509_2, i32 %add_ln497_10, i32 %p_0_0238_1317_load

]]></Node>
<StgValue><ssdm name="select_ln509_8"/></StgValue>
</operation>

<operation id="652" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else326:153 %add_ln497_11 = add i32 %select_ln487_9, i32 %sext_ln496_35

]]></Node>
<StgValue><ssdm name="add_ln497_11"/></StgValue>
</operation>

<operation id="653" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else326:154 %select_ln509_9 = select i1 %or_ln509_3, i32 %add_ln497_11, i32 %select_ln509_8

]]></Node>
<StgValue><ssdm name="select_ln509_9"/></StgValue>
</operation>

<operation id="654" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else326:159 %add_ln497_12 = add i32 %select_ln487_10, i32 %sext_ln496_38

]]></Node>
<StgValue><ssdm name="add_ln497_12"/></StgValue>
</operation>

<operation id="655" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else326:160 %select_ln509_10 = select i1 %or_ln509_4, i32 %add_ln497_12, i32 %select_ln509_9

]]></Node>
<StgValue><ssdm name="select_ln509_10"/></StgValue>
</operation>

<operation id="656" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else326:161 %select_ln509_11 = select i1 %or_ln509_5, i32 %add_ln497_2, i32 %select_ln509_10

]]></Node>
<StgValue><ssdm name="select_ln509_11"/></StgValue>
</operation>

<operation id="657" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else326:166 %add_ln497_13 = add i32 %select_ln487_12, i32 %sext_ln496_41

]]></Node>
<StgValue><ssdm name="add_ln497_13"/></StgValue>
</operation>

<operation id="658" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else326:167 %select_ln509_12 = select i1 %or_ln509_3, i32 %add_ln497_13, i32 %p_0_0238336_load

]]></Node>
<StgValue><ssdm name="select_ln509_12"/></StgValue>
</operation>

<operation id="659" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else326:172 %add_ln497_14 = add i32 %select_ln487_13, i32 %sext_ln496_44

]]></Node>
<StgValue><ssdm name="add_ln497_14"/></StgValue>
</operation>

<operation id="660" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else326:173 %select_ln509_13 = select i1 %or_ln509_4, i32 %add_ln497_14, i32 %select_ln509_12

]]></Node>
<StgValue><ssdm name="select_ln509_13"/></StgValue>
</operation>

<operation id="661" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else326:178 %add_ln497_15 = add i32 %select_ln487_14, i32 %sext_ln496_47

]]></Node>
<StgValue><ssdm name="add_ln497_15"/></StgValue>
</operation>

<operation id="662" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else326:179 %select_ln509_14 = select i1 %or_ln509_5, i32 %add_ln497_15, i32 %select_ln509_13

]]></Node>
<StgValue><ssdm name="select_ln509_14"/></StgValue>
</operation>

<operation id="663" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else326:180 %icmp_ln509_6 = icmp_eq  i32 %out_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln509_6"/></StgValue>
</operation>

<operation id="664" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else326:181 %or_ln509_6 = or i1 %cmp271, i1 %icmp_ln509_6

]]></Node>
<StgValue><ssdm name="or_ln509_6"/></StgValue>
</operation>

<operation id="665" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else326:182 %select_ln509_15 = select i1 %or_ln509_6, i32 %add_ln497_3, i32 %select_ln509_14

]]></Node>
<StgValue><ssdm name="select_ln509_15"/></StgValue>
</operation>

<operation id="666" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else326:184 %xor_ln539 = xor i1 %icmp_ln539, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln539"/></StgValue>
</operation>

<operation id="667" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else326:185 %icmp_ln539_1 = icmp_slt  i32 %out_17, i32 7

]]></Node>
<StgValue><ssdm name="icmp_ln539_1"/></StgValue>
</operation>

<operation id="668" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else326:186 %and_ln539 = and i1 %xor_ln539, i1 %icmp_ln539_1

]]></Node>
<StgValue><ssdm name="and_ln539"/></StgValue>
</operation>

<operation id="669" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else326:187 %br_ln539 = br i1 %and_ln539, void %if.end356, void %VITIS_LOOP_541_14

]]></Node>
<StgValue><ssdm name="br_ln539"/></StgValue>
</operation>

<operation id="670" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_541_14:0 %add342 = add i32 %out_17, i32 4294967293

]]></Node>
<StgValue><ssdm name="add342"/></StgValue>
</operation>

<operation id="671" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_541_14:1 %tmp_19 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %out_17, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="672" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_541_14:2 %icmp18 = icmp_sgt  i30 %tmp_19, i30 0

]]></Node>
<StgValue><ssdm name="icmp18"/></StgValue>
</operation>

<operation id="673" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_541_14:3 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %out_17, i32 31

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="674" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_541_14:4 %or_ln544 = or i1 %tmp_20, i1 %icmp18

]]></Node>
<StgValue><ssdm name="or_ln544"/></StgValue>
</operation>

<operation id="675" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_541_14:5 %br_ln544 = br i1 %or_ln544, void %if.then346, void %lor.lhs.false340

]]></Node>
<StgValue><ssdm name="br_ln544"/></StgValue>
</operation>

<operation id="676" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
<literal name="or_ln544" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
lor.lhs.false340:0 %icmp_ln544 = icmp_sgt  i32 %add342, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln544"/></StgValue>
</operation>

<operation id="677" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
<literal name="or_ln544" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
lor.lhs.false340:1 %xor_ln544 = xor i1 %icmp18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln544"/></StgValue>
</operation>

<operation id="678" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
<literal name="or_ln544" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
lor.lhs.false340:2 %or_ln544_1 = or i1 %icmp_ln544, i1 %xor_ln544

]]></Node>
<StgValue><ssdm name="or_ln544_1"/></StgValue>
</operation>

<operation id="679" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
<literal name="or_ln544" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
lor.lhs.false340:3 %br_ln544 = br i1 %or_ln544_1, void %if.then346, void %for.inc353

]]></Node>
<StgValue><ssdm name="br_ln544"/></StgValue>
</operation>

<operation id="680" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc353:0 %icmp_ln544_1 = icmp_slt  i32 %out_17, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln544_1"/></StgValue>
</operation>

<operation id="681" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc353:1 %or_ln544_2 = or i1 %icmp_ln544_1, i1 %icmp18

]]></Node>
<StgValue><ssdm name="or_ln544_2"/></StgValue>
</operation>

<operation id="682" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc353:2 %br_ln544 = br i1 %or_ln544_2, void %if.then346.1, void %lor.lhs.false340.1

]]></Node>
<StgValue><ssdm name="br_ln544"/></StgValue>
</operation>

<operation id="683" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
<literal name="or_ln544_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
lor.lhs.false340.1:0 %tmp_22 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add342, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="684" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
<literal name="or_ln544_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
lor.lhs.false340.1:1 %icmp_ln544_2 = icmp_sgt  i31 %tmp_22, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln544_2"/></StgValue>
</operation>

<operation id="685" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
<literal name="or_ln544_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
lor.lhs.false340.1:2 %xor_ln544_1 = xor i1 %icmp18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln544_1"/></StgValue>
</operation>

<operation id="686" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
<literal name="or_ln544_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
lor.lhs.false340.1:3 %or_ln544_3 = or i1 %icmp_ln544_2, i1 %xor_ln544_1

]]></Node>
<StgValue><ssdm name="or_ln544_3"/></StgValue>
</operation>

<operation id="687" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
<literal name="or_ln544_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
lor.lhs.false340.1:4 %br_ln544 = br i1 %or_ln544_3, void %if.then346.1, void %for.inc353.1

]]></Node>
<StgValue><ssdm name="br_ln544"/></StgValue>
</operation>

<operation id="688" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc353.1:0 %tmp_23 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %out_17, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="689" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc353.1:1 %icmp_ln544_3 = icmp_slt  i31 %tmp_23, i31 1

]]></Node>
<StgValue><ssdm name="icmp_ln544_3"/></StgValue>
</operation>

<operation id="690" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc353.1:2 %or_ln544_4 = or i1 %icmp_ln544_3, i1 %icmp18

]]></Node>
<StgValue><ssdm name="or_ln544_4"/></StgValue>
</operation>

<operation id="691" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc353.1:3 %br_ln544 = br i1 %or_ln544_4, void %if.then346.2, void %lor.lhs.false340.2

]]></Node>
<StgValue><ssdm name="br_ln544"/></StgValue>
</operation>

<operation id="692" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
<literal name="or_ln544_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
lor.lhs.false340.2:0 %icmp_ln544_4 = icmp_sgt  i32 %add342, i32 2

]]></Node>
<StgValue><ssdm name="icmp_ln544_4"/></StgValue>
</operation>

<operation id="693" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
<literal name="or_ln544_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
lor.lhs.false340.2:1 %xor_ln544_2 = xor i1 %icmp18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln544_2"/></StgValue>
</operation>

<operation id="694" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
<literal name="or_ln544_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
lor.lhs.false340.2:2 %or_ln544_5 = or i1 %icmp_ln544_4, i1 %xor_ln544_2

]]></Node>
<StgValue><ssdm name="or_ln544_5"/></StgValue>
</operation>

<operation id="695" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
<literal name="or_ln544_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
lor.lhs.false340.2:3 %br_ln544 = br i1 %or_ln544_5, void %if.then346.2, void %for.inc353.2

]]></Node>
<StgValue><ssdm name="br_ln544"/></StgValue>
</operation>

<operation id="696" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc353.2:0 %icmp_ln544_5 = icmp_eq  i32 %out_17, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln544_5"/></StgValue>
</operation>

<operation id="697" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc353.2:1 %br_ln544 = br i1 %icmp_ln544_5, void %lor.lhs.false340.3, void %if.then346.3

]]></Node>
<StgValue><ssdm name="br_ln544"/></StgValue>
</operation>

<operation id="698" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
<literal name="icmp_ln544_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
lor.lhs.false340.3:0 %tmp_24 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add342, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="699" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
<literal name="icmp_ln544_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
lor.lhs.false340.3:1 %icmp_ln544_6 = icmp_sgt  i30 %tmp_24, i30 0

]]></Node>
<StgValue><ssdm name="icmp_ln544_6"/></StgValue>
</operation>

<operation id="700" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
<literal name="icmp_ln544_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
lor.lhs.false340.3:2 %xor_ln544_3 = xor i1 %icmp18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln544_3"/></StgValue>
</operation>

<operation id="701" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
<literal name="icmp_ln544_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
lor.lhs.false340.3:3 %or_ln544_6 = or i1 %icmp_ln544_6, i1 %xor_ln544_3

]]></Node>
<StgValue><ssdm name="or_ln544_6"/></StgValue>
</operation>

<operation id="702" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
<literal name="icmp_ln544_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
lor.lhs.false340.3:4 %br_ln544 = br i1 %or_ln544_6, void %if.then346.3, void %for.inc353.3

]]></Node>
<StgValue><ssdm name="br_ln544"/></StgValue>
</operation>

<operation id="703" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0">
<![CDATA[
for.inc353.3:0 %br_ln549 = br void %if.end356

]]></Node>
<StgValue><ssdm name="br_ln549"/></StgValue>
</operation>

<operation id="704" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.end356:8 %store_ln509 = store i32 %select_ln509_15, i32 %p_0_0238336

]]></Node>
<StgValue><ssdm name="store_ln509"/></StgValue>
</operation>

<operation id="705" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.end356:9 %store_ln509 = store i32 %select_ln509_11, i32 %p_0_0238_1317

]]></Node>
<StgValue><ssdm name="store_ln509"/></StgValue>
</operation>

<operation id="706" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.end356:10 %store_ln509 = store i32 %select_ln509_7, i32 %p_0_0238_2299

]]></Node>
<StgValue><ssdm name="store_ln509"/></StgValue>
</operation>

<operation id="707" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.end356:11 %store_ln509 = store i32 %select_ln509_3, i32 %p_0_0238_3274

]]></Node>
<StgValue><ssdm name="store_ln509"/></StgValue>
</operation>

<operation id="708" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end356:24 %store_ln497 = store i32 %add_ln497_3, i32 %conv_i_3_3339

]]></Node>
<StgValue><ssdm name="store_ln497"/></StgValue>
</operation>

<operation id="709" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end356:25 %store_ln497 = store i32 %add_ln497_15, i32 %conv_i_3_2338

]]></Node>
<StgValue><ssdm name="store_ln497"/></StgValue>
</operation>

<operation id="710" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end356:26 %store_ln497 = store i32 %add_ln497_14, i32 %conv_i_3_1337

]]></Node>
<StgValue><ssdm name="store_ln497"/></StgValue>
</operation>

<operation id="711" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end356:27 %store_ln497 = store i32 %add_ln497_13, i32 %empty_350

]]></Node>
<StgValue><ssdm name="store_ln497"/></StgValue>
</operation>

<operation id="712" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end356:28 %store_ln497 = store i32 %add_ln497_2, i32 %conv_i_2_3326

]]></Node>
<StgValue><ssdm name="store_ln497"/></StgValue>
</operation>

<operation id="713" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end356:29 %store_ln497 = store i32 %add_ln497_12, i32 %conv_i_2_2323

]]></Node>
<StgValue><ssdm name="store_ln497"/></StgValue>
</operation>

<operation id="714" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end356:30 %store_ln497 = store i32 %add_ln497_11, i32 %conv_i_2_1320

]]></Node>
<StgValue><ssdm name="store_ln497"/></StgValue>
</operation>

<operation id="715" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end356:31 %store_ln497 = store i32 %add_ln497_10, i32 %empty_349

]]></Node>
<StgValue><ssdm name="store_ln497"/></StgValue>
</operation>

<operation id="716" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end356:32 %store_ln497 = store i32 %add_ln497_1, i32 %conv_i_1_3305

]]></Node>
<StgValue><ssdm name="store_ln497"/></StgValue>
</operation>

<operation id="717" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end356:33 %store_ln497 = store i32 %add_ln497_9, i32 %conv_i_1_2303

]]></Node>
<StgValue><ssdm name="store_ln497"/></StgValue>
</operation>

<operation id="718" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end356:34 %store_ln497 = store i32 %add_ln497_8, i32 %conv_i_1_1301

]]></Node>
<StgValue><ssdm name="store_ln497"/></StgValue>
</operation>

<operation id="719" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end356:35 %store_ln497 = store i32 %add_ln497_7, i32 %empty_348

]]></Node>
<StgValue><ssdm name="store_ln497"/></StgValue>
</operation>

<operation id="720" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end356:36 %store_ln497 = store i32 %add_ln497, i32 %conv_i_3161288

]]></Node>
<StgValue><ssdm name="store_ln497"/></StgValue>
</operation>

<operation id="721" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end356:37 %store_ln497 = store i32 %add_ln497_6, i32 %conv_i_2111286

]]></Node>
<StgValue><ssdm name="store_ln497"/></StgValue>
</operation>

<operation id="722" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end356:38 %store_ln497 = store i32 %add_ln497_5, i32 %conv_i_161284

]]></Node>
<StgValue><ssdm name="store_ln497"/></StgValue>
</operation>

<operation id="723" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end356:39 %store_ln497 = store i32 %add_ln497_4, i32 %empty

]]></Node>
<StgValue><ssdm name="store_ln497"/></StgValue>
</operation>

<operation id="724" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_434_8_ifconv:56 %add_ln497_16 = add i17 %sext_ln496_56, i17 %sext_ln496_53

]]></Node>
<StgValue><ssdm name="add_ln497_16"/></StgValue>
</operation>

<operation id="725" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_434_8_ifconv:57 %sext_ln466 = sext i17 %add_ln497_16

]]></Node>
<StgValue><ssdm name="sext_ln466"/></StgValue>
</operation>

<operation id="726" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:60 %tmp_5 = mul i16 %sext_ln496_55, i16 %sext_ln496_54

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="727" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:61 %sext_ln496_59 = sext i16 %tmp_5

]]></Node>
<StgValue><ssdm name="sext_ln496_59"/></StgValue>
</operation>

<operation id="728" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_434_8_ifconv:62 %add_ln497_17 = add i17 %add_ln497_16, i17 %sext_ln496_59

]]></Node>
<StgValue><ssdm name="add_ln497_17"/></StgValue>
</operation>

<operation id="729" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:67 %tmp_6 = mul i16 %sext_ln496_58, i16 %sext_ln496_57

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="730" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:81 %tmp_9 = mul i16 %sext_ln496_67, i16 %sext_ln496_66

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="731" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:82 %sext_ln496_71 = sext i16 %tmp_9

]]></Node>
<StgValue><ssdm name="sext_ln496_71"/></StgValue>
</operation>

<operation id="732" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:85 %tmp_10 = mul i16 %sext_ln496_70, i16 %sext_ln496_69

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="733" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_434_8_ifconv:87 %add_ln497_19 = add i17 %sext_ln496_68, i17 %sext_ln496_65

]]></Node>
<StgValue><ssdm name="add_ln497_19"/></StgValue>
</operation>

<operation id="734" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_434_8_ifconv:88 %sext_ln466_5 = sext i17 %add_ln497_19

]]></Node>
<StgValue><ssdm name="sext_ln466_5"/></StgValue>
</operation>

<operation id="735" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_434_8_ifconv:89 %add_ln497_20 = add i17 %add_ln497_19, i17 %sext_ln496_71

]]></Node>
<StgValue><ssdm name="add_ln497_20"/></StgValue>
</operation>

<operation id="736" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:104 %tmp_13 = mul i16 %sext_ln496_79, i16 %sext_ln496_78

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="737" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:105 %sext_ln496_80 = sext i16 %tmp_13

]]></Node>
<StgValue><ssdm name="sext_ln496_80"/></StgValue>
</operation>

<operation id="738" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:108 %tmp_14 = mul i16 %sext_ln496_82, i16 %sext_ln496_81

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="739" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_434_8_ifconv:110 %add_ln497_22 = add i17 %sext_ln496_77, i17 %sext_ln496_74

]]></Node>
<StgValue><ssdm name="add_ln497_22"/></StgValue>
</operation>

<operation id="740" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_434_8_ifconv:111 %sext_ln466_10 = sext i17 %add_ln497_22

]]></Node>
<StgValue><ssdm name="sext_ln466_10"/></StgValue>
</operation>

<operation id="741" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_434_8_ifconv:112 %add_ln497_23 = add i17 %add_ln497_22, i17 %sext_ln496_80

]]></Node>
<StgValue><ssdm name="add_ln497_23"/></StgValue>
</operation>

<operation id="742" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:127 %tmp_17 = mul i16 %sext_ln496_90, i16 %sext_ln496_89

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="743" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:128 %sext_ln496_91 = sext i16 %tmp_17

]]></Node>
<StgValue><ssdm name="sext_ln496_91"/></StgValue>
</operation>

<operation id="744" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:131 %tmp_18 = mul i16 %sext_ln496_93, i16 %sext_ln496_92

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="745" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_434_8_ifconv:133 %add_ln497_25 = add i17 %sext_ln496_88, i17 %sext_ln496_85

]]></Node>
<StgValue><ssdm name="add_ln497_25"/></StgValue>
</operation>

<operation id="746" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_434_8_ifconv:134 %sext_ln466_15 = sext i17 %add_ln497_25

]]></Node>
<StgValue><ssdm name="sext_ln466_15"/></StgValue>
</operation>

<operation id="747" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_434_8_ifconv:135 %add_ln497_26 = add i17 %add_ln497_25, i17 %sext_ln496_91

]]></Node>
<StgValue><ssdm name="add_ln497_26"/></StgValue>
</operation>

<operation id="748" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc323.2:25 %store_ln466 = store i32 %sext_ln466_15, i32 %conv_i_3_1337

]]></Node>
<StgValue><ssdm name="store_ln466"/></StgValue>
</operation>

<operation id="749" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc323.2:29 %store_ln466 = store i32 %sext_ln466_10, i32 %conv_i_2_1320

]]></Node>
<StgValue><ssdm name="store_ln466"/></StgValue>
</operation>

<operation id="750" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc323.2:33 %store_ln466 = store i32 %sext_ln466_5, i32 %conv_i_1_1301

]]></Node>
<StgValue><ssdm name="store_ln466"/></StgValue>
</operation>

<operation id="751" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc323.2:37 %store_ln466 = store i32 %sext_ln466, i32 %conv_i_161284

]]></Node>
<StgValue><ssdm name="store_ln466"/></StgValue>
</operation>

<operation id="752" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end357:7 %icmp_ln551 = icmp_ne  i32 %out_17, i32 7

]]></Node>
<StgValue><ssdm name="icmp_ln551"/></StgValue>
</operation>

<operation id="753" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end357:8 %add_ln553 = add i32 %out_17, i32 1

]]></Node>
<StgValue><ssdm name="add_ln553"/></StgValue>
</operation>

<operation id="754" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end357:9 %out_18 = select i1 %icmp_ln551, i32 %add_ln553, i32 7

]]></Node>
<StgValue><ssdm name="out_18"/></StgValue>
</operation>

<operation id="755" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end357:30 %store_ln354 = store i32 %out_18, i32 %out

]]></Node>
<StgValue><ssdm name="store_ln354"/></StgValue>
</operation>

<operation id="756" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="0">
<![CDATA[
if.end357:32 %br_ln378 = br void %for.body46

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="757" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
<literal name="or_ln544_1" val="0"/>
</and_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
<literal name="or_ln544" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then346:0 %write_ln546 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_0_0_0, i32 %select_ln509_15

]]></Node>
<StgValue><ssdm name="write_ln546"/></StgValue>
</operation>

<operation id="758" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
<literal name="or_ln544_1" val="0"/>
</and_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
<literal name="or_ln544" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
if.then346:1 %br_ln547 = br void %for.inc353

]]></Node>
<StgValue><ssdm name="br_ln547"/></StgValue>
</operation>

<operation id="759" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
<literal name="or_ln544_3" val="0"/>
</and_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
<literal name="or_ln544_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then346.1:0 %write_ln546 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_0_0_1, i32 %select_ln509_11

]]></Node>
<StgValue><ssdm name="write_ln546"/></StgValue>
</operation>

<operation id="760" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
<literal name="or_ln544_3" val="0"/>
</and_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
<literal name="or_ln544_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0">
<![CDATA[
if.then346.1:1 %br_ln547 = br void %for.inc353.1

]]></Node>
<StgValue><ssdm name="br_ln547"/></StgValue>
</operation>

<operation id="761" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
<literal name="or_ln544_5" val="0"/>
</and_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
<literal name="or_ln544_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then346.2:0 %write_ln546 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_0_0_2, i32 %select_ln509_7

]]></Node>
<StgValue><ssdm name="write_ln546"/></StgValue>
</operation>

<operation id="762" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
<literal name="or_ln544_5" val="0"/>
</and_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
<literal name="or_ln544_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0">
<![CDATA[
if.then346.2:1 %br_ln547 = br void %for.inc353.2

]]></Node>
<StgValue><ssdm name="br_ln547"/></StgValue>
</operation>

<operation id="763" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
<literal name="or_ln544_6" val="0"/>
</and_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
<literal name="icmp_ln544_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then346.3:0 %write_ln546 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_0_0_3, i32 %select_ln509_3

]]></Node>
<StgValue><ssdm name="write_ln546"/></StgValue>
</operation>

<operation id="764" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
<literal name="or_ln544_6" val="0"/>
</and_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="and_ln539" val="1"/>
<literal name="icmp_ln544_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0">
<![CDATA[
if.then346.3:1 %br_ln547 = br void %for.inc353.3

]]></Node>
<StgValue><ssdm name="br_ln547"/></StgValue>
</operation>

<operation id="765" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_434_8_ifconv:69 %out_tmp_3 = add i18 %sext_ln466_2, i18 %sext_ln496_62

]]></Node>
<StgValue><ssdm name="out_tmp_3"/></StgValue>
</operation>

<operation id="766" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="18">
<![CDATA[
VITIS_LOOP_434_8_ifconv:70 %sext_ln466_3 = sext i18 %out_tmp_3

]]></Node>
<StgValue><ssdm name="sext_ln466_3"/></StgValue>
</operation>

<operation id="767" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_434_8_ifconv:92 %out_tmp_2 = add i18 %sext_ln466_7, i18 %sext_ln466_4

]]></Node>
<StgValue><ssdm name="out_tmp_2"/></StgValue>
</operation>

<operation id="768" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="18">
<![CDATA[
VITIS_LOOP_434_8_ifconv:93 %sext_ln466_8 = sext i18 %out_tmp_2

]]></Node>
<StgValue><ssdm name="sext_ln466_8"/></StgValue>
</operation>

<operation id="769" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_434_8_ifconv:115 %out_tmp_1 = add i18 %sext_ln466_12, i18 %sext_ln466_9

]]></Node>
<StgValue><ssdm name="out_tmp_1"/></StgValue>
</operation>

<operation id="770" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="18">
<![CDATA[
VITIS_LOOP_434_8_ifconv:116 %sext_ln466_13 = sext i18 %out_tmp_1

]]></Node>
<StgValue><ssdm name="sext_ln466_13"/></StgValue>
</operation>

<operation id="771" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_434_8_ifconv:138 %out_tmp = add i18 %sext_ln466_17, i18 %sext_ln466_14

]]></Node>
<StgValue><ssdm name="out_tmp"/></StgValue>
</operation>

<operation id="772" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="18">
<![CDATA[
VITIS_LOOP_434_8_ifconv:139 %sext_ln353 = sext i18 %out_tmp

]]></Node>
<StgValue><ssdm name="sext_ln353"/></StgValue>
</operation>

<operation id="773" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="icmp_ln384" val="1"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then310:0 %write_ln533 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_0_0_0, i32 %sext_ln353

]]></Node>
<StgValue><ssdm name="write_ln533"/></StgValue>
</operation>

<operation id="774" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
<literal name="or_ln529" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then310.1:0 %write_ln533 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_0_0_1, i32 %sext_ln466_13

]]></Node>
<StgValue><ssdm name="write_ln533"/></StgValue>
</operation>

<operation id="775" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
<literal name="or_ln529_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then310.2:0 %write_ln533 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_0_0_2, i32 %sext_ln466_8

]]></Node>
<StgValue><ssdm name="write_ln533"/></StgValue>
</operation>

<operation id="776" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc323.2:23 %store_ln353 = store i32 %sext_ln353, i32 %conv_i_3_3339

]]></Node>
<StgValue><ssdm name="store_ln353"/></StgValue>
</operation>

<operation id="777" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc323.2:27 %store_ln466 = store i32 %sext_ln466_13, i32 %conv_i_2_3326

]]></Node>
<StgValue><ssdm name="store_ln466"/></StgValue>
</operation>

<operation id="778" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc323.2:31 %store_ln466 = store i32 %sext_ln466_8, i32 %conv_i_1_3305

]]></Node>
<StgValue><ssdm name="store_ln466"/></StgValue>
</operation>

<operation id="779" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc323.2:35 %store_ln466 = store i32 %sext_ln466_3, i32 %conv_i_3161288

]]></Node>
<StgValue><ssdm name="store_ln466"/></StgValue>
</operation>

<operation id="780" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
<literal name="or_ln529_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then310.3:0 %write_ln533 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_SA_O_0_0_3, i32 %sext_ln466_3

]]></Node>
<StgValue><ssdm name="write_ln533"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="781" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_434_8_ifconv:62 %add_ln497_17 = add i17 %add_ln497_16, i17 %sext_ln496_59

]]></Node>
<StgValue><ssdm name="add_ln497_17"/></StgValue>
</operation>

<operation id="782" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_434_8_ifconv:63 %sext_ln466_1 = sext i17 %add_ln497_17

]]></Node>
<StgValue><ssdm name="sext_ln466_1"/></StgValue>
</operation>

<operation id="783" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="18" op_0_bw="17">
<![CDATA[
VITIS_LOOP_434_8_ifconv:64 %sext_ln466_2 = sext i17 %add_ln497_17

]]></Node>
<StgValue><ssdm name="sext_ln466_2"/></StgValue>
</operation>

<operation id="784" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:67 %tmp_6 = mul i16 %sext_ln496_58, i16 %sext_ln496_57

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="785" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="18" op_0_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:68 %sext_ln496_62 = sext i16 %tmp_6

]]></Node>
<StgValue><ssdm name="sext_ln496_62"/></StgValue>
</operation>

<operation id="786" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_434_8_ifconv:69 %out_tmp_3 = add i18 %sext_ln466_2, i18 %sext_ln496_62

]]></Node>
<StgValue><ssdm name="out_tmp_3"/></StgValue>
</operation>

<operation id="787" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:85 %tmp_10 = mul i16 %sext_ln496_70, i16 %sext_ln496_69

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="788" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="18" op_0_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:86 %sext_ln466_4 = sext i16 %tmp_10

]]></Node>
<StgValue><ssdm name="sext_ln466_4"/></StgValue>
</operation>

<operation id="789" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_434_8_ifconv:89 %add_ln497_20 = add i17 %add_ln497_19, i17 %sext_ln496_71

]]></Node>
<StgValue><ssdm name="add_ln497_20"/></StgValue>
</operation>

<operation id="790" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_434_8_ifconv:90 %sext_ln466_6 = sext i17 %add_ln497_20

]]></Node>
<StgValue><ssdm name="sext_ln466_6"/></StgValue>
</operation>

<operation id="791" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="18" op_0_bw="17">
<![CDATA[
VITIS_LOOP_434_8_ifconv:91 %sext_ln466_7 = sext i17 %add_ln497_20

]]></Node>
<StgValue><ssdm name="sext_ln466_7"/></StgValue>
</operation>

<operation id="792" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_434_8_ifconv:92 %out_tmp_2 = add i18 %sext_ln466_7, i18 %sext_ln466_4

]]></Node>
<StgValue><ssdm name="out_tmp_2"/></StgValue>
</operation>

<operation id="793" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:108 %tmp_14 = mul i16 %sext_ln496_82, i16 %sext_ln496_81

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="794" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="18" op_0_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:109 %sext_ln466_9 = sext i16 %tmp_14

]]></Node>
<StgValue><ssdm name="sext_ln466_9"/></StgValue>
</operation>

<operation id="795" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_434_8_ifconv:112 %add_ln497_23 = add i17 %add_ln497_22, i17 %sext_ln496_80

]]></Node>
<StgValue><ssdm name="add_ln497_23"/></StgValue>
</operation>

<operation id="796" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_434_8_ifconv:113 %sext_ln466_11 = sext i17 %add_ln497_23

]]></Node>
<StgValue><ssdm name="sext_ln466_11"/></StgValue>
</operation>

<operation id="797" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="18" op_0_bw="17">
<![CDATA[
VITIS_LOOP_434_8_ifconv:114 %sext_ln466_12 = sext i17 %add_ln497_23

]]></Node>
<StgValue><ssdm name="sext_ln466_12"/></StgValue>
</operation>

<operation id="798" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_434_8_ifconv:115 %out_tmp_1 = add i18 %sext_ln466_12, i18 %sext_ln466_9

]]></Node>
<StgValue><ssdm name="out_tmp_1"/></StgValue>
</operation>

<operation id="799" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:131 %tmp_18 = mul i16 %sext_ln496_93, i16 %sext_ln496_92

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="800" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="18" op_0_bw="16">
<![CDATA[
VITIS_LOOP_434_8_ifconv:132 %sext_ln466_14 = sext i16 %tmp_18

]]></Node>
<StgValue><ssdm name="sext_ln466_14"/></StgValue>
</operation>

<operation id="801" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_434_8_ifconv:135 %add_ln497_26 = add i17 %add_ln497_25, i17 %sext_ln496_91

]]></Node>
<StgValue><ssdm name="add_ln497_26"/></StgValue>
</operation>

<operation id="802" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_434_8_ifconv:136 %sext_ln466_16 = sext i17 %add_ln497_26

]]></Node>
<StgValue><ssdm name="sext_ln466_16"/></StgValue>
</operation>

<operation id="803" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="18" op_0_bw="17">
<![CDATA[
VITIS_LOOP_434_8_ifconv:137 %sext_ln466_17 = sext i17 %add_ln497_26

]]></Node>
<StgValue><ssdm name="sext_ln466_17"/></StgValue>
</operation>

<operation id="804" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
<literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_434_8_ifconv:138 %out_tmp = add i18 %sext_ln466_17, i18 %sext_ln466_14

]]></Node>
<StgValue><ssdm name="out_tmp"/></StgValue>
</operation>

<operation id="805" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc323.2:24 %store_ln466 = store i32 %sext_ln466_16, i32 %conv_i_3_2338

]]></Node>
<StgValue><ssdm name="store_ln466"/></StgValue>
</operation>

<operation id="806" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc323.2:28 %store_ln466 = store i32 %sext_ln466_11, i32 %conv_i_2_2323

]]></Node>
<StgValue><ssdm name="store_ln466"/></StgValue>
</operation>

<operation id="807" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc323.2:32 %store_ln466 = store i32 %sext_ln466_6, i32 %conv_i_1_2303

]]></Node>
<StgValue><ssdm name="store_ln466"/></StgValue>
</operation>

<operation id="808" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc323.2:36 %store_ln466 = store i32 %sext_ln466_1, i32 %conv_i_2111286

]]></Node>
<StgValue><ssdm name="store_ln466"/></StgValue>
</operation>

<operation id="809" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="0">
<![CDATA[
for.end364.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
