#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Apr  2 16:45:15 2020
# Process ID: 4956
# Current directory: C:/Users/liqingyan/vivado_test/DClab_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15612 C:\Users\liqingyan\vivado_test\DClab_1\DClab_1.xpr
# Log file: C:/Users/liqingyan/vivado_test/DClab_1/vivado.log
# Journal file: C:/Users/liqingyan/vivado_test/DClab_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 897.027 ; gain = 169.570
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274592913A
set_property PROGRAM.FILE {C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210274592913A
close_hw
close [ open C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v w ]
add_files C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_2.v w ]
add_files -fileset sim_1 C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_2.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Anode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Anode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Binary_to_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_to_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Cathode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cathode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/counter_10k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_10k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/seven_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0e9c15752cab4a4296825dad30086503 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_1_behav xil_defaultlib.tb_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Binary_to_BCD
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.counter_10k
Compiling module xil_defaultlib.seven_controller
Compiling module xil_defaultlib.Cathode
Compiling module xil_defaultlib.Anode
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_1
Compiling module xil_defaultlib.glbl
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1622.891 ; gain = 0.555
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0e9c15752cab4a4296825dad30086503 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_1_behav xil_defaultlib.tb_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Binary_to_BCD
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.counter_10k
Compiling module xil_defaultlib.seven_controller
Compiling module xil_defaultlib.Cathode
Compiling module xil_defaultlib.Anode
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_1_behav -key {Behavioral:sim_1:Functional:tb_1} -tclbatch {tb_1.tcl} -view {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg
source tb_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1642.242 ; gain = 16.688
run 80 us
set_property top tb_2 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random_number
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0e9c15752cab4a4296825dad30086503 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.random_number
Compiling module xil_defaultlib.tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim/xsim.dir/tb_2_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Apr  2 18:36:15 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2_behav -key {Behavioral:sim_1:Functional:tb_2} -tclbatch {tb_2.tcl} -view {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg
WARNING: Simulation object /tb_1/clk was not found in the design.
WARNING: Simulation object /tb_1/m1/counter_1/clk_10m was not found in the design.
WARNING: Simulation object /tb_1/reset was not found in the design.
WARNING: Simulation object /tb_1/m1/counter_1/clk_cnt was not found in the design.
WARNING: Simulation object /tb_1/m1/counter_1/clk_10k was not found in the design.
WARNING: Simulation object /tb_1/m1/counter was not found in the design.
WARNING: Simulation object /tb_1/number was not found in the design.
WARNING: Simulation object /tb_1/cathode was not found in the design.
WARNING: Simulation object /tb_1/anode was not found in the design.
source tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1653.766 ; gain = 6.906
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 80 us
save_wave_config {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random_number
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v:12]
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0e9c15752cab4a4296825dad30086503 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.random_number
Compiling module xil_defaultlib.tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2_behav -key {Behavioral:sim_1:Functional:tb_2} -tclbatch {tb_2.tcl} -view {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg
source tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1664.582 ; gain = 4.375
restart
INFO: [Simtcl 6-17] Simulation restarted
run 80 us
run 80 us
run 80 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random_number
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0e9c15752cab4a4296825dad30086503 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.random_number
Compiling module xil_defaultlib.tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2_behav -key {Behavioral:sim_1:Functional:tb_2} -tclbatch {tb_2.tcl} -view {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg
source tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 80 us
run 80 us
save_wave_config {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random_number
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0e9c15752cab4a4296825dad30086503 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.random_number
Compiling module xil_defaultlib.tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2_behav -key {Behavioral:sim_1:Functional:tb_2} -tclbatch {tb_2.tcl} -view {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg
source tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 80 us
run 80 us
run 80 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random_number
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0e9c15752cab4a4296825dad30086503 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.random_number
Compiling module xil_defaultlib.tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2_behav -key {Behavioral:sim_1:Functional:tb_2} -tclbatch {tb_2.tcl} -view {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg
source tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1667.027 ; gain = 1.004
restart
INFO: [Simtcl 6-17] Simulation restarted
run 80 us
run 80 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 80 us
run 80 us
save_wave_config {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random_number
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0e9c15752cab4a4296825dad30086503 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.random_number
Compiling module xil_defaultlib.tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2_behav -key {Behavioral:sim_1:Functional:tb_2} -tclbatch {tb_2.tcl} -view {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg
source tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 80 us
run 80 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random_number
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0e9c15752cab4a4296825dad30086503 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.random_number
Compiling module xil_defaultlib.tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2_behav -key {Behavioral:sim_1:Functional:tb_2} -tclbatch {tb_2.tcl} -view {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg
source tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1667.027 ; gain = 0.000
run 80 us
run 80 us
run 80 us
restart
INFO: [Simtcl 6-17] Simulation restarted
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0e9c15752cab4a4296825dad30086503 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2_behav -key {Behavioral:sim_1:Functional:tb_2} -tclbatch {tb_2.tcl} -view {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg
source tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 80 us
run 80 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random_number
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0e9c15752cab4a4296825dad30086503 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.random_number
Compiling module xil_defaultlib.tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2_behav -key {Behavioral:sim_1:Functional:tb_2} -tclbatch {tb_2.tcl} -view {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg
source tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1670.988 ; gain = 0.406
run 80 us
run 80 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random_number
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0e9c15752cab4a4296825dad30086503 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.random_number
Compiling module xil_defaultlib.tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2_behav -key {Behavioral:sim_1:Functional:tb_2} -tclbatch {tb_2.tcl} -view {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg
source tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1672.762 ; gain = 1.727
run 80 us
run 80 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 80 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random_number
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0e9c15752cab4a4296825dad30086503 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.random_number
Compiling module xil_defaultlib.tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2_behav -key {Behavioral:sim_1:Functional:tb_2} -tclbatch {tb_2.tcl} -view {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg
source tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1673.996 ; gain = 0.000
run 80 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random_number
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0e9c15752cab4a4296825dad30086503 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.random_number
Compiling module xil_defaultlib.tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2_behav -key {Behavioral:sim_1:Functional:tb_2} -tclbatch {tb_2.tcl} -view {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg
source tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1674.043 ; gain = 0.000
run 80 us
run 80 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random_number
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0e9c15752cab4a4296825dad30086503 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.random_number
Compiling module xil_defaultlib.tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2_behav -key {Behavioral:sim_1:Functional:tb_2} -tclbatch {tb_2.tcl} -view {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg
source tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1675.977 ; gain = 0.641
run 80 us
run 80 us
save_wave_config {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random_number
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0e9c15752cab4a4296825dad30086503 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.random_number
Compiling module xil_defaultlib.tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2_behav -key {Behavioral:sim_1:Functional:tb_2} -tclbatch {tb_2.tcl} -view {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg
source tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1679.316 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random_number
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0e9c15752cab4a4296825dad30086503 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.random_number
Compiling module xil_defaultlib.tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2_behav -key {Behavioral:sim_1:Functional:tb_2} -tclbatch {tb_2.tcl} -view {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg
source tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1679.746 ; gain = 0.430
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random_number
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0e9c15752cab4a4296825dad30086503 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.random_number
Compiling module xil_defaultlib.tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2_behav -key {Behavioral:sim_1:Functional:tb_2} -tclbatch {tb_2.tcl} -view {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg
WARNING: Simulation object /tb_2/random1/seed was not found in the design.
source tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random_number
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0e9c15752cab4a4296825dad30086503 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.random_number
Compiling module xil_defaultlib.tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2_behav -key {Behavioral:sim_1:Functional:tb_2} -tclbatch {tb_2.tcl} -view {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg
source tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1682.152 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random_number
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0e9c15752cab4a4296825dad30086503 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.random_number
Compiling module xil_defaultlib.tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2_behav -key {Behavioral:sim_1:Functional:tb_2} -tclbatch {tb_2.tcl} -view {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg
source tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1683.039 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random_number
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0e9c15752cab4a4296825dad30086503 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.random_number
Compiling module xil_defaultlib.tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_2_behav -key {Behavioral:sim_1:Functional:tb_2} -tclbatch {tb_2.tcl} -view {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg
source tb_2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1683.152 ; gain = 0.113
close [ open C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/state.v w ]
add_files C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/state.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_3.v w ]
add_files -fileset sim_1 C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_3.v
update_compile_order -fileset sim_1
set_property top tb_3 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_3' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_3_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_3
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0e9c15752cab4a4296825dad30086503 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_3_behav xil_defaultlib.tb_3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.state
Compiling module xil_defaultlib.tb_3
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_3_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim/xsim.dir/tb_3_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Apr  2 21:46:52 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1692.121 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_3_behav -key {Behavioral:sim_1:Functional:tb_3} -tclbatch {tb_3.tcl} -view {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg
WARNING: Simulation object /tb_2/clk was not found in the design.
WARNING: Simulation object /tb_2/reset was not found in the design.
WARNING: Simulation object /tb_2/random1/seed was not found in the design.
WARNING: Simulation object /tb_2/number was not found in the design.
source tb_3.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_3_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1700.582 ; gain = 10.164
run 80 us
run 80 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 80 us
run 80 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 80 us
run 80 us
run 1 s
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1704.273 ; gain = 1.836
restart
INFO: [Simtcl 6-17] Simulation restarted
save_wave_config {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_3' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_3_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_3
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0e9c15752cab4a4296825dad30086503 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_3_behav xil_defaultlib.tb_3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.state
Compiling module xil_defaultlib.tb_3
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_3_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_3_behav -key {Behavioral:sim_1:Functional:tb_3} -tclbatch {tb_3.tcl} -view {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg
source tb_3.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_3_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1704.742 ; gain = 0.469
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_3' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_3_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_3
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0e9c15752cab4a4296825dad30086503 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_3_behav xil_defaultlib.tb_3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.state
Compiling module xil_defaultlib.tb_3
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_3_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_3_behav -key {Behavioral:sim_1:Functional:tb_3} -tclbatch {tb_3.tcl} -view {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg
source tb_3.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_3_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1705.262 ; gain = 0.520
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
run 1 us
run 1 us
save_wave_config {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_3' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_3_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random_number
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_3
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0e9c15752cab4a4296825dad30086503 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_3_behav xil_defaultlib.tb_3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.random_number
Compiling module xil_defaultlib.state
Compiling module xil_defaultlib.tb_3
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_3_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_3_behav -key {Behavioral:sim_1:Functional:tb_3} -tclbatch {tb_3.tcl} -view {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg
WARNING: Simulation object /tb_3/number was not found in the design.
source tb_3.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_3_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1719.805 ; gain = 0.000
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_3' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_3_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random_number
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_3
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0e9c15752cab4a4296825dad30086503 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_3_behav xil_defaultlib.tb_3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.random_number
Compiling module xil_defaultlib.state
Compiling module xil_defaultlib.tb_3
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_3_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_3_behav -key {Behavioral:sim_1:Functional:tb_3} -tclbatch {tb_3.tcl} -view {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg
WARNING: Simulation object /tb_3/number was not found in the design.
source tb_3.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_3_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1719.805 ; gain = 0.000
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_3' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_3_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random_number
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_3
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0e9c15752cab4a4296825dad30086503 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_3_behav xil_defaultlib.tb_3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.random_number
Compiling module xil_defaultlib.state
Compiling module xil_defaultlib.tb_3
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_3_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_3_behav -key {Behavioral:sim_1:Functional:tb_3} -tclbatch {tb_3.tcl} -view {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg
WARNING: Simulation object /tb_3/number was not found in the design.
source tb_3.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_3_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1719.805 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_3' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_3_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random_number
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_3
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0e9c15752cab4a4296825dad30086503 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_3_behav xil_defaultlib.tb_3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.random_number
Compiling module xil_defaultlib.state
Compiling module xil_defaultlib.tb_3
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_3_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_3_behav -key {Behavioral:sim_1:Functional:tb_3} -tclbatch {tb_3.tcl} -view {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg
WARNING: Simulation object /tb_3/number was not found in the design.
source tb_3.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_3_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1719.805 ; gain = 0.000
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 80 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_3' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_3_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random_number
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_3
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0e9c15752cab4a4296825dad30086503 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_3_behav xil_defaultlib.tb_3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.random_number
Compiling module xil_defaultlib.state
Compiling module xil_defaultlib.tb_3
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_3_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_3_behav -key {Behavioral:sim_1:Functional:tb_3} -tclbatch {tb_3.tcl} -view {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg
WARNING: Simulation object /tb_3/number was not found in the design.
source tb_3.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_3_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1719.805 ; gain = 0.000
run 80 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_3' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_3_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random_number
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_3
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0e9c15752cab4a4296825dad30086503 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_3_behav xil_defaultlib.tb_3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.random_number
Compiling module xil_defaultlib.state
Compiling module xil_defaultlib.tb_3
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_3_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_3_behav -key {Behavioral:sim_1:Functional:tb_3} -tclbatch {tb_3.tcl} -view {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg
WARNING: Simulation object /tb_3/number was not found in the design.
source tb_3.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_3_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1719.805 ; gain = 0.000
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Apr  2 22:59:40 2020] Launched synth_1...
Run output will be captured here: C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.runs/synth_1/runme.log
[Thu Apr  2 22:59:40 2020] Launched impl_1...
Run output will be captured here: C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274592913A
set_property PROGRAM.FILE {C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210274592913A
set_property top tb_1 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Anode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Anode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Binary_to_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_to_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Cathode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cathode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/counter_10k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_10k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random_number
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/seven_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0e9c15752cab4a4296825dad30086503 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_1_behav xil_defaultlib.tb_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net number is not permitted [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/top.v:36]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1733.020 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Anode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Anode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Binary_to_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_to_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Cathode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cathode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/counter_10k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_10k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random_number
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/seven_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0e9c15752cab4a4296825dad30086503 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_1_behav xil_defaultlib.tb_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Binary_to_BCD
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.counter_10k
Compiling module xil_defaultlib.seven_controller
Compiling module xil_defaultlib.Cathode
Compiling module xil_defaultlib.Anode
Compiling module xil_defaultlib.random_number
Compiling module xil_defaultlib.state
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_1_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1733.020 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_1_behav -key {Behavioral:sim_1:Functional:tb_1} -tclbatch {tb_1.tcl} -view {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg
WARNING: Simulation object /tb_3/reset was not found in the design.
WARNING: Simulation object /tb_3/clk was not found in the design.
WARNING: Simulation object /tb_3/button was not found in the design.
WARNING: Simulation object /tb_3/state1/next_cnt was not found in the design.
WARNING: Simulation object /tb_3/state1/state was not found in the design.
WARNING: Simulation object /tb_3/state1/next_state was not found in the design.
WARNING: Simulation object /tb_3/number was not found in the design.
WARNING: Simulation object /tb_3/o_number was not found in the design.
source tb_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1733.020 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
run 1 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 80 us
run 80 us
save_wave_config {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Apr  2 23:20:01 2020] Launched synth_1...
Run output will be captured here: C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.runs/synth_1/runme.log
[Thu Apr  2 23:20:01 2020] Launched impl_1...
Run output will be captured here: C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274592913A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210274592913A
close_hw
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Anode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Anode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Binary_to_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_to_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Cathode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cathode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/counter_10k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_10k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/seven_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0e9c15752cab4a4296825dad30086503 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_1_behav xil_defaultlib.tb_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Binary_to_BCD
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.counter_10k
Compiling module xil_defaultlib.seven_controller
Compiling module xil_defaultlib.Cathode
Compiling module xil_defaultlib.Anode
Compiling module xil_defaultlib.state
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_1_behav -key {Behavioral:sim_1:Functional:tb_1} -tclbatch {tb_1.tcl} -view {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg
source tb_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1733.020 ; gain = 0.000
run 80 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Anode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Anode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Binary_to_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_to_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Cathode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cathode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/counter_10k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_10k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/seven_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0e9c15752cab4a4296825dad30086503 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_1_behav xil_defaultlib.tb_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Binary_to_BCD
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.counter_10k
Compiling module xil_defaultlib.seven_controller
Compiling module xil_defaultlib.Cathode
Compiling module xil_defaultlib.Anode
Compiling module xil_defaultlib.state
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_1_behav -key {Behavioral:sim_1:Functional:tb_1} -tclbatch {tb_1.tcl} -view {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg
source tb_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1733.020 ; gain = 0.000
run 80 us
run 80 us
run 80 us
run 80 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Anode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Anode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Binary_to_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_to_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Cathode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cathode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/counter_10k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_10k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/seven_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0e9c15752cab4a4296825dad30086503 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_1_behav xil_defaultlib.tb_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Binary_to_BCD
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.counter_10k
Compiling module xil_defaultlib.seven_controller
Compiling module xil_defaultlib.Cathode
Compiling module xil_defaultlib.Anode
Compiling module xil_defaultlib.state
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_1_behav -key {Behavioral:sim_1:Functional:tb_1} -tclbatch {tb_1.tcl} -view {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg
source tb_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1733.020 ; gain = 0.000
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Apr  3 01:19:51 2020] Launched synth_1...
Run output will be captured here: C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.runs/synth_1/runme.log
[Fri Apr  3 01:19:51 2020] Launched impl_1...
Run output will be captured here: C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274592913A
set_property PROGRAM.FILE {C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210274592913A
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Anode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Anode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Binary_to_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_to_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Cathode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cathode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/counter_10k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_10k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/seven_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0e9c15752cab4a4296825dad30086503 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_1_behav xil_defaultlib.tb_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Binary_to_BCD
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.counter_10k
Compiling module xil_defaultlib.seven_controller
Compiling module xil_defaultlib.Cathode
Compiling module xil_defaultlib.Anode
Compiling module xil_defaultlib.state
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_1
Compiling module xil_defaultlib.glbl
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1733.020 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Apr  3 01:24:32 2020] Launched synth_1...
Run output will be captured here: C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.runs/synth_1/runme.log
[Fri Apr  3 01:24:32 2020] Launched impl_1...
Run output will be captured here: C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274592913A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210274592913A
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Anode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Anode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Binary_to_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_to_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Cathode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cathode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/counter_10k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_10k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/seven_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0e9c15752cab4a4296825dad30086503 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_1_behav xil_defaultlib.tb_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Binary_to_BCD
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.counter_10k
Compiling module xil_defaultlib.seven_controller
Compiling module xil_defaultlib.Cathode
Compiling module xil_defaultlib.Anode
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_1_behav -key {Behavioral:sim_1:Functional:tb_1} -tclbatch {tb_1.tcl} -view {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg
WARNING: Simulation object /tb_1/m1/state_1/state was not found in the design.
WARNING: Simulation object /tb_1/m1/state_1/o_number was not found in the design.
source tb_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1733.020 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
save_wave_config {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Anode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Anode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Binary_to_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_to_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Cathode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cathode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/counter_10k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_10k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/seven_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0e9c15752cab4a4296825dad30086503 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_1_behav xil_defaultlib.tb_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Binary_to_BCD
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.counter_10k
Compiling module xil_defaultlib.seven_controller
Compiling module xil_defaultlib.Cathode
Compiling module xil_defaultlib.Anode
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_1_behav -key {Behavioral:sim_1:Functional:tb_1} -tclbatch {tb_1.tcl} -view {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg
source tb_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1733.020 ; gain = 0.000
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Anode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Anode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Binary_to_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_to_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Cathode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cathode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/counter_10k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_10k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/seven_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0e9c15752cab4a4296825dad30086503 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_1_behav xil_defaultlib.tb_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Binary_to_BCD
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.counter_10k
Compiling module xil_defaultlib.seven_controller
Compiling module xil_defaultlib.Cathode
Compiling module xil_defaultlib.Anode
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_1_behav -key {Behavioral:sim_1:Functional:tb_1} -tclbatch {tb_1.tcl} -view {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg
source tb_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1733.020 ; gain = 0.000
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Anode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Anode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Binary_to_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_to_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Cathode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cathode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/counter_10k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_10k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/seven_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0e9c15752cab4a4296825dad30086503 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_1_behav xil_defaultlib.tb_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Binary_to_BCD
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.counter_10k
Compiling module xil_defaultlib.seven_controller
Compiling module xil_defaultlib.Cathode
Compiling module xil_defaultlib.Anode
Compiling module xil_defaultlib.state
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_1_behav -key {Behavioral:sim_1:Functional:tb_1} -tclbatch {tb_1.tcl} -view {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg
source tb_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1733.020 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Anode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Anode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Binary_to_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_to_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Cathode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cathode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/counter_10k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_10k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/seven_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0e9c15752cab4a4296825dad30086503 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_1_behav xil_defaultlib.tb_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Binary_to_BCD
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.counter_10k
Compiling module xil_defaultlib.seven_controller
Compiling module xil_defaultlib.Cathode
Compiling module xil_defaultlib.Anode
Compiling module xil_defaultlib.state
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_1_behav -key {Behavioral:sim_1:Functional:tb_1} -tclbatch {tb_1.tcl} -view {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg
source tb_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1733.215 ; gain = 0.195
restart
INFO: [Simtcl 6-17] Simulation restarted
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
run 80 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 us
run 800 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 us
save_wave_config {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Anode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Anode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Binary_to_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_to_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Cathode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cathode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/counter_10k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_10k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/seven_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0e9c15752cab4a4296825dad30086503 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_1_behav xil_defaultlib.tb_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Binary_to_BCD
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.counter_10k
Compiling module xil_defaultlib.seven_controller
Compiling module xil_defaultlib.Cathode
Compiling module xil_defaultlib.Anode
Compiling module xil_defaultlib.state
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_1_behav -key {Behavioral:sim_1:Functional:tb_1} -tclbatch {tb_1.tcl} -view {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg
source tb_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1736.891 ; gain = 1.313
run 800 us
save_wave_config {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Anode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Anode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Binary_to_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_to_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Cathode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cathode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/counter_10k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_10k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/seven_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0e9c15752cab4a4296825dad30086503 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_1_behav xil_defaultlib.tb_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Binary_to_BCD
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.counter_10k
Compiling module xil_defaultlib.seven_controller
Compiling module xil_defaultlib.Cathode
Compiling module xil_defaultlib.Anode
Compiling module xil_defaultlib.state
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_1_behav -key {Behavioral:sim_1:Functional:tb_1} -tclbatch {tb_1.tcl} -view {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg
source tb_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1738.473 ; gain = 0.480
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 us
run 800 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1738.871 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 us
save_wave_config {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Anode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Anode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Binary_to_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Binary_to_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Cathode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cathode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/counter_10k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_10k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/seven_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sim_1/new/tb_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0e9c15752cab4a4296825dad30086503 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_1_behav xil_defaultlib.tb_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.Binary_to_BCD
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.counter_10k
Compiling module xil_defaultlib.seven_controller
Compiling module xil_defaultlib.Cathode
Compiling module xil_defaultlib.Anode
Compiling module xil_defaultlib.state
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_1_behav -key {Behavioral:sim_1:Functional:tb_1} -tclbatch {tb_1.tcl} -view {C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/liqingyan/vivado_test/DClab_1/tb_1_behav.wcfg
source tb_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1741.469 ; gain = 0.883
run 800 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1741.520 ; gain = 0.051
run 800 us
run 800 us
run 800 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1741.520 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:31 ; elapsed = 00:01:37 . Memory (MB): peak = 1741.520 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Apr  3 02:19:02 2020] Launched synth_1...
Run output will be captured here: C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.runs/synth_1/runme.log
[Fri Apr  3 02:19:03 2020] Launched impl_1...
Run output will be captured here: C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274592913A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210274592913A
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Fri Apr  3 02:24:37 2020] Launched impl_1...
Run output will be captured here: C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.runs/impl_1/runme.log
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274592913A
set_property PROGRAM.FILE {C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210274592913A
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Apr  3 02:26:55 2020] Launched synth_1...
Run output will be captured here: C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.runs/synth_1/runme.log
[Fri Apr  3 02:26:55 2020] Launched impl_1...
Run output will be captured here: C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'counter_1/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for c:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf but preserved for implementation. [c:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0.edf:297]
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 2599.109 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 2599.109 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 2686.750 ; gain = 936.625
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274592913A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_design
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Apr  3 02:32:42 2020] Launched synth_1...
Run output will be captured here: C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.runs/synth_1/runme.log
[Fri Apr  3 02:32:42 2020] Launched impl_1...
Run output will be captured here: C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210274592913A
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274592913A
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210274592913A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274592913A
set_property PROGRAM.FILE {C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210274592913A
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Fri Apr  3 02:37:37 2020] Launched impl_1...
Run output will be captured here: C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.runs/impl_1/runme.log
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274592913A
set_property PROGRAM.FILE {C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210274592913A
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Apr  3 02:41:34 2020] Launched synth_1...
Run output will be captured here: C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.runs/synth_1/runme.log
[Fri Apr  3 02:41:34 2020] Launched impl_1...
Run output will be captured here: C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274592913A
set_property PROGRAM.FILE {C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210274592913A
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr  3 02:45:16 2020...
