[Inputs]
resetn
ex_wreg
mem_wreg
is_in_delayslot_i
=pc_i[31:0]=
=inst_i[31:0]=
=reg1_data[31:0]=
=reg2_data[31:0]=
=ex_wdata[31:0]=
=ex_wd[4:0]=
=mem_wdata[31:0]=
=mem_wd[4:0]=
=ex_aluop_i[7:0]=
[Outputs]
wreg_o
stallreq
is_in_delayslot_o
next_inst_in_delayslot_o
branch_flag_o
=aluop_o[7:0]=
=alusel_o[2:0]=
=reg1_o[31:0]=
=reg2_o[31:0]=
=wd_o[4:0]=
=reg1_read_o[4:0]=
=reg2_read_o[4:0]=
=link_addr_o[31:0]=
=branch_target_address_o[31:0]=
=inst_o[31:0]=
[BiDir]
[ATTRIBUTES]
VeriModel ID

