{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1747302035155 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1747302035156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 15 12:40:35 2025 " "Processing started: Thu May 15 12:40:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1747302035156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1747302035156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1747302035156 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1747302035380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_tube_decoder " "Found entity 1: digital_tube_decoder" {  } { { "Top_module.v" "" { Text "C:/Users/AhmedSol/Desktop/Everything/College/Junior/Semeter 2/Digital Circuits/Project/project/Digital-Tube-Decoder/Top_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747302035407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747302035407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/AhmedSol/Desktop/Everything/College/Junior/Semeter 2/Digital Circuits/Project/project/Digital-Tube-Decoder/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747302035409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747302035409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file display_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_ctrl " "Found entity 1: display_ctrl" {  } { { "display_ctrl.v" "" { Text "C:/Users/AhmedSol/Desktop/Everything/College/Junior/Semeter 2/Digital Circuits/Project/project/Digital-Tube-Decoder/display_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747302035410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747302035410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file binary_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_BCD " "Found entity 1: binary_to_BCD" {  } { { "binary_to_BCD.v" "" { Text "C:/Users/AhmedSol/Desktop/Everything/College/Junior/Semeter 2/Digital Circuits/Project/project/Digital-Tube-Decoder/binary_to_BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747302035412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747302035412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmeticlogicunit.v 1 1 " "Found 1 design units, including 1 entities, in source file arithmeticlogicunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ArithmeticLogicUnit " "Found entity 1: ArithmeticLogicUnit" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/AhmedSol/Desktop/Everything/College/Junior/Semeter 2/Digital Circuits/Project/project/Digital-Tube-Decoder/ArithmeticLogicUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747302035413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747302035413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add3.v 1 1 " "Found 1 design units, including 1 entities, in source file add3.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3 " "Found entity 1: add3" {  } { { "add3.v" "" { Text "C:/Users/AhmedSol/Desktop/Everything/College/Junior/Semeter 2/Digital Circuits/Project/project/Digital-Tube-Decoder/add3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747302035415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747302035415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "abs.v 1 1 " "Found 1 design units, including 1 entities, in source file abs.v" { { "Info" "ISGN_ENTITY_NAME" "1 abs " "Found entity 1: abs" {  } { { "abs.v" "" { Text "C:/Users/AhmedSol/Desktop/Everything/College/Junior/Semeter 2/Digital Circuits/Project/project/Digital-Tube-Decoder/abs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747302035416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747302035416 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(22) " "Verilog HDL Instantiation warning at top.v(22): instance has no name" {  } { { "top.v" "" { Text "C:/Users/AhmedSol/Desktop/Everything/College/Junior/Semeter 2/Digital Circuits/Project/project/Digital-Tube-Decoder/top.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1747302035417 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(31) " "Verilog HDL Instantiation warning at top.v(31): instance has no name" {  } { { "top.v" "" { Text "C:/Users/AhmedSol/Desktop/Everything/College/Junior/Semeter 2/Digital Circuits/Project/project/Digital-Tube-Decoder/top.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1747302035417 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1747302035433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArithmeticLogicUnit ArithmeticLogicUnit:comb_15 " "Elaborating entity \"ArithmeticLogicUnit\" for hierarchy \"ArithmeticLogicUnit:comb_15\"" {  } { { "top.v" "comb_15" { Text "C:/Users/AhmedSol/Desktop/Everything/College/Junior/Semeter 2/Digital Circuits/Project/project/Digital-Tube-Decoder/top.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747302035442 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ArithmeticLogicUnit.v(21) " "Verilog HDL assignment warning at ArithmeticLogicUnit.v(21): truncated value with size 32 to match size of target (4)" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/AhmedSol/Desktop/Everything/College/Junior/Semeter 2/Digital Circuits/Project/project/Digital-Tube-Decoder/ArithmeticLogicUnit.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747302035443 "|top|ArithmeticLogicUnit:comb_15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ArithmeticLogicUnit.v(22) " "Verilog HDL assignment warning at ArithmeticLogicUnit.v(22): truncated value with size 32 to match size of target (4)" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/AhmedSol/Desktop/Everything/College/Junior/Semeter 2/Digital Circuits/Project/project/Digital-Tube-Decoder/ArithmeticLogicUnit.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747302035443 "|top|ArithmeticLogicUnit:comb_15"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ArithmeticLogicUnit.v(25) " "Verilog HDL assignment warning at ArithmeticLogicUnit.v(25): truncated value with size 32 to match size of target (4)" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/AhmedSol/Desktop/Everything/College/Junior/Semeter 2/Digital Circuits/Project/project/Digital-Tube-Decoder/ArithmeticLogicUnit.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747302035443 "|top|ArithmeticLogicUnit:comb_15"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s3 ArithmeticLogicUnit.v(17) " "Verilog HDL Always Construct warning at ArithmeticLogicUnit.v(17): inferring latch(es) for variable \"s3\", which holds its previous value in one or more paths through the always construct" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/AhmedSol/Desktop/Everything/College/Junior/Semeter 2/Digital Circuits/Project/project/Digital-Tube-Decoder/ArithmeticLogicUnit.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1747302035443 "|top|ArithmeticLogicUnit:comb_15"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s5 ArithmeticLogicUnit.v(17) " "Verilog HDL Always Construct warning at ArithmeticLogicUnit.v(17): inferring latch(es) for variable \"s5\", which holds its previous value in one or more paths through the always construct" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/AhmedSol/Desktop/Everything/College/Junior/Semeter 2/Digital Circuits/Project/project/Digital-Tube-Decoder/ArithmeticLogicUnit.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1747302035443 "|top|ArithmeticLogicUnit:comb_15"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s1 ArithmeticLogicUnit.v(17) " "Verilog HDL Always Construct warning at ArithmeticLogicUnit.v(17): inferring latch(es) for variable \"s1\", which holds its previous value in one or more paths through the always construct" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/AhmedSol/Desktop/Everything/College/Junior/Semeter 2/Digital Circuits/Project/project/Digital-Tube-Decoder/ArithmeticLogicUnit.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1747302035443 "|top|ArithmeticLogicUnit:comb_15"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s2 ArithmeticLogicUnit.v(17) " "Verilog HDL Always Construct warning at ArithmeticLogicUnit.v(17): inferring latch(es) for variable \"s2\", which holds its previous value in one or more paths through the always construct" {  } { { "ArithmeticLogicUnit.v" "" { Text "C:/Users/AhmedSol/Desktop/Everything/College/Junior/Semeter 2/Digital Circuits/Project/project/Digital-Tube-Decoder/ArithmeticLogicUnit.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1747302035443 "|top|ArithmeticLogicUnit:comb_15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digital_tube_decoder digital_tube_decoder:comb_16 " "Elaborating entity \"digital_tube_decoder\" for hierarchy \"digital_tube_decoder:comb_16\"" {  } { { "top.v" "comb_16" { Text "C:/Users/AhmedSol/Desktop/Everything/College/Junior/Semeter 2/Digital Circuits/Project/project/Digital-Tube-Decoder/top.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747302035445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "abs digital_tube_decoder:comb_16\|abs:abs " "Elaborating entity \"abs\" for hierarchy \"digital_tube_decoder:comb_16\|abs:abs\"" {  } { { "Top_module.v" "abs" { Text "C:/Users/AhmedSol/Desktop/Everything/College/Junior/Semeter 2/Digital Circuits/Project/project/Digital-Tube-Decoder/Top_module.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747302035446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_BCD digital_tube_decoder:comb_16\|binary_to_BCD:binary_to_BCD " "Elaborating entity \"binary_to_BCD\" for hierarchy \"digital_tube_decoder:comb_16\|binary_to_BCD:binary_to_BCD\"" {  } { { "Top_module.v" "binary_to_BCD" { Text "C:/Users/AhmedSol/Desktop/Everything/College/Junior/Semeter 2/Digital Circuits/Project/project/Digital-Tube-Decoder/Top_module.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747302035448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3 digital_tube_decoder:comb_16\|binary_to_BCD:binary_to_BCD\|add3:m1 " "Elaborating entity \"add3\" for hierarchy \"digital_tube_decoder:comb_16\|binary_to_BCD:binary_to_BCD\|add3:m1\"" {  } { { "binary_to_BCD.v" "m1" { Text "C:/Users/AhmedSol/Desktop/Everything/College/Junior/Semeter 2/Digital Circuits/Project/project/Digital-Tube-Decoder/binary_to_BCD.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747302035449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_ctrl digital_tube_decoder:comb_16\|display_ctrl:seven_seg_ctrl " "Elaborating entity \"display_ctrl\" for hierarchy \"digital_tube_decoder:comb_16\|display_ctrl:seven_seg_ctrl\"" {  } { { "Top_module.v" "seven_seg_ctrl" { Text "C:/Users/AhmedSol/Desktop/Everything/College/Junior/Semeter 2/Digital Circuits/Project/project/Digital-Tube-Decoder/Top_module.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747302035455 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 display_ctrl.v(31) " "Verilog HDL assignment warning at display_ctrl.v(31): truncated value with size 32 to match size of target (18)" {  } { { "display_ctrl.v" "" { Text "C:/Users/AhmedSol/Desktop/Everything/College/Junior/Semeter 2/Digital Circuits/Project/project/Digital-Tube-Decoder/display_ctrl.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747302035456 "|top|digital_tube_decoder:comb_6|display_ctrl:seven_seg_ctrl"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[6\] VCC " "Pin \"seg\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/AhmedSol/Desktop/Everything/College/Junior/Semeter 2/Digital Circuits/Project/project/Digital-Tube-Decoder/top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1747302035626 "|top|seg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[2\] GND " "Pin \"seg\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/AhmedSol/Desktop/Everything/College/Junior/Semeter 2/Digital Circuits/Project/project/Digital-Tube-Decoder/top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1747302035626 "|top|seg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[1\] GND " "Pin \"seg\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/AhmedSol/Desktop/Everything/College/Junior/Semeter 2/Digital Circuits/Project/project/Digital-Tube-Decoder/top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1747302035626 "|top|seg[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1747302035626 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1747302035736 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747302035736 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1747302035761 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1747302035761 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22 " "Implemented 22 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1747302035761 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1747302035761 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4606 " "Peak virtual memory: 4606 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1747302035782 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 15 12:40:35 2025 " "Processing ended: Thu May 15 12:40:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1747302035782 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1747302035782 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1747302035782 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1747302035782 ""}
