
*** Running vivado
    with args -log finn_design_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source finn_design_wrapper.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source finn_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ug_lab/finn/finn-rtllib/memstream'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_0_nwarn1of'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_0_m4tsajpn'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_1_ce0phr1n'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_xb56_y14'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_2_md_geplu'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_0__m9uugb_'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_3_d7gay76z'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_fegyvytd'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_4_z2phmwkt'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_0_4ucdkcbi/project_MVAU_hls_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_5_v0u59d5q'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_2eop8rfu'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_6_08mvw34m'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingMaxPool_hls_0_9fxgdm82/project_StreamingMaxPool_hls_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_7_cc_qe40p'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_1_zfv65kux'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_8_i8h3cc93'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_3_exbgsvmw'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_9_g39pvxnr'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_93_d4s_i'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_10_v_an4hwg'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_4_uq_dcmmv'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_11_n9hqx_9q'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_1_4z9tob4g/project_MVAU_hls_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_12_3bg1zlmb'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_5_gxxih1y7'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_13_ysxez98f'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingMaxPool_hls_1_5u5657md/project_StreamingMaxPool_hls_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_14_v1tc3b4o'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_2_l3u0ieyj'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_15_n066kz74'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_6_rmh661_y'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_16_tq29gxt1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_zj9rsa76'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_17_0r5o755y'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_7_v8az255t'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_18_0p7kylb4'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_2_f4g_g298/project_MVAU_hls_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_19_3mz5jxq9'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_8_arjoxkaz'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_20_sjken06n'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingMaxPool_hls_2_ma79cjy7/project_StreamingMaxPool_hls_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_21_fk_wu8kg'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_3_awquvonm'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_22_s1qyqruq'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_9_1ak4tvi0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_23_sar4u60w'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_3_kgxam4t7'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_24_t5ax6bpu'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_10_q6chrc9m'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_25_9iwrc41r'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_3_3x5e4_l0/project_MVAU_hls_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_26_i1thacc5'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_11_5g7eb0n5'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_27_a4j1sl04'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingMaxPool_hls_3_t0395dtr/project_StreamingMaxPool_hls_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_28_68ew_70i'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_4_qwowe7as'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_29_movoptca'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_12_emcgwqz8'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_30_mbzs867v'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_4_bj9ztzhu'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_31_do5uzo8p'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_13_rcbhwr8r'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_32_9simff0k'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_4_bf8hvydk/project_MVAU_hls_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_33_wzqr9_0f'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_14_ujar58mh'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_34_v4q_8w0b'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingMaxPool_hls_4_wjfji4l7/project_StreamingMaxPool_hls_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_35_rm7qjnsx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_5_fe9ourd6'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_36_xnwbg58o'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_15_fh06umud'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_37_b9s3au7x'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_5_ojizvlo5'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_38_exe95kjt'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_16_jlddzc49'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_39_iobks8ch'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_5_z_abwm0r/project_MVAU_hls_5/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_40_o2rinf8o'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_17_uwet2jtm'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_41_bg5j4_on'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_6_0n5o4tx5'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_42_aei_pg0x'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_18_kdka0bt_'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_43_3nonuy78'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_6_ipt78yet'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_44_yw00fymr'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_19_cel8waiz'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_45_lh8rqd51'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_6_4xmley2e/project_MVAU_hls_6/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_46_j235m_9j'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_7_qsx_7bko/project_MVAU_hls_7/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_47__66qt0z7'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_20_liukhrfo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_48_fbubumj8'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_7_kvaz2c7r'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_49_e1jambqq'.
INFO: [Common 17-14] Message 'IP_Flow 19-1700' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
add_files: Time (s): cpu = 00:01:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2172.137 ; gain = 856.418 ; free physical = 15195 ; free virtual = 20223
Command: synth_design -top finn_design_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 791640
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2172.137 ; gain = 0.000 ; free physical = 14524 ; free virtual = 19610
Synthesis current peak Physical Memory [PSS] (MB): peak = 1566.573; parent = 1318.586; children = 247.987
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3022.156; parent = 2019.066; children = 1003.090
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'finn_design_wrapper' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hdl/finn_design_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'finn_design' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:702]
INFO: [Synth 8-6157] synthesizing module 'finn_design_ConvolutionInputGenerator_rtl_0_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_ConvolutionInputGenerator_rtl_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_ConvolutionInputGenerator_rtl_0_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_ConvolutionInputGenerator_rtl_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'finn_design_ConvolutionInputGenerator_rtl_1_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_ConvolutionInputGenerator_rtl_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_ConvolutionInputGenerator_rtl_1_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_ConvolutionInputGenerator_rtl_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'finn_design_ConvolutionInputGenerator_rtl_2_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_ConvolutionInputGenerator_rtl_2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_ConvolutionInputGenerator_rtl_2_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_ConvolutionInputGenerator_rtl_2_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'finn_design_ConvolutionInputGenerator_rtl_3_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_ConvolutionInputGenerator_rtl_3_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_ConvolutionInputGenerator_rtl_3_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_ConvolutionInputGenerator_rtl_3_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'finn_design_ConvolutionInputGenerator_rtl_4_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_ConvolutionInputGenerator_rtl_4_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_ConvolutionInputGenerator_rtl_4_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_ConvolutionInputGenerator_rtl_4_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'finn_design_ConvolutionInputGenerator_rtl_5_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_ConvolutionInputGenerator_rtl_5_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_ConvolutionInputGenerator_rtl_5_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_ConvolutionInputGenerator_rtl_5_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'finn_design_ConvolutionInputGenerator_rtl_6_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_ConvolutionInputGenerator_rtl_6_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_ConvolutionInputGenerator_rtl_6_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_ConvolutionInputGenerator_rtl_6_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'finn_design_ConvolutionInputGenerator_rtl_7_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_ConvolutionInputGenerator_rtl_7_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_ConvolutionInputGenerator_rtl_7_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_ConvolutionInputGenerator_rtl_7_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'finn_design_ConvolutionInputGenerator_rtl_8_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_ConvolutionInputGenerator_rtl_8_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_ConvolutionInputGenerator_rtl_8_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_ConvolutionInputGenerator_rtl_8_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'finn_design_FMPadding_rtl_0_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_FMPadding_rtl_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_FMPadding_rtl_0_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_FMPadding_rtl_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 's_axilite_AWREADY' of module 'finn_design_FMPadding_rtl_0_0' is unconnected for instance 'FMPadding_rtl_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1167]
WARNING: [Synth 8-7071] port 's_axilite_WREADY' of module 'finn_design_FMPadding_rtl_0_0' is unconnected for instance 'FMPadding_rtl_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1167]
WARNING: [Synth 8-7071] port 's_axilite_BVALID' of module 'finn_design_FMPadding_rtl_0_0' is unconnected for instance 'FMPadding_rtl_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1167]
WARNING: [Synth 8-7071] port 's_axilite_BRESP' of module 'finn_design_FMPadding_rtl_0_0' is unconnected for instance 'FMPadding_rtl_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1167]
WARNING: [Synth 8-7071] port 's_axilite_ARREADY' of module 'finn_design_FMPadding_rtl_0_0' is unconnected for instance 'FMPadding_rtl_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1167]
WARNING: [Synth 8-7071] port 's_axilite_RVALID' of module 'finn_design_FMPadding_rtl_0_0' is unconnected for instance 'FMPadding_rtl_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1167]
WARNING: [Synth 8-7071] port 's_axilite_RDATA' of module 'finn_design_FMPadding_rtl_0_0' is unconnected for instance 'FMPadding_rtl_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1167]
WARNING: [Synth 8-7071] port 's_axilite_RRESP' of module 'finn_design_FMPadding_rtl_0_0' is unconnected for instance 'FMPadding_rtl_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1167]
WARNING: [Synth 8-7023] instance 'FMPadding_rtl_0' of module 'finn_design_FMPadding_rtl_0_0' has 25 connections declared, but only 17 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1167]
INFO: [Synth 8-6157] synthesizing module 'finn_design_FMPadding_rtl_1_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_FMPadding_rtl_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_FMPadding_rtl_1_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_FMPadding_rtl_1_0_stub.v:5]
WARNING: [Synth 8-7071] port 's_axilite_AWREADY' of module 'finn_design_FMPadding_rtl_1_0' is unconnected for instance 'FMPadding_rtl_1' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1185]
WARNING: [Synth 8-7071] port 's_axilite_WREADY' of module 'finn_design_FMPadding_rtl_1_0' is unconnected for instance 'FMPadding_rtl_1' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1185]
WARNING: [Synth 8-7071] port 's_axilite_BVALID' of module 'finn_design_FMPadding_rtl_1_0' is unconnected for instance 'FMPadding_rtl_1' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1185]
WARNING: [Synth 8-7071] port 's_axilite_BRESP' of module 'finn_design_FMPadding_rtl_1_0' is unconnected for instance 'FMPadding_rtl_1' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1185]
WARNING: [Synth 8-7071] port 's_axilite_ARREADY' of module 'finn_design_FMPadding_rtl_1_0' is unconnected for instance 'FMPadding_rtl_1' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1185]
WARNING: [Synth 8-7071] port 's_axilite_RVALID' of module 'finn_design_FMPadding_rtl_1_0' is unconnected for instance 'FMPadding_rtl_1' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1185]
WARNING: [Synth 8-7071] port 's_axilite_RDATA' of module 'finn_design_FMPadding_rtl_1_0' is unconnected for instance 'FMPadding_rtl_1' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1185]
WARNING: [Synth 8-7071] port 's_axilite_RRESP' of module 'finn_design_FMPadding_rtl_1_0' is unconnected for instance 'FMPadding_rtl_1' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1185]
WARNING: [Synth 8-7023] instance 'FMPadding_rtl_1' of module 'finn_design_FMPadding_rtl_1_0' has 25 connections declared, but only 17 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1185]
INFO: [Synth 8-6157] synthesizing module 'finn_design_FMPadding_rtl_2_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_FMPadding_rtl_2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_FMPadding_rtl_2_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_FMPadding_rtl_2_0_stub.v:5]
WARNING: [Synth 8-7071] port 's_axilite_AWREADY' of module 'finn_design_FMPadding_rtl_2_0' is unconnected for instance 'FMPadding_rtl_2' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1203]
WARNING: [Synth 8-7071] port 's_axilite_WREADY' of module 'finn_design_FMPadding_rtl_2_0' is unconnected for instance 'FMPadding_rtl_2' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1203]
WARNING: [Synth 8-7071] port 's_axilite_BVALID' of module 'finn_design_FMPadding_rtl_2_0' is unconnected for instance 'FMPadding_rtl_2' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1203]
WARNING: [Synth 8-7071] port 's_axilite_BRESP' of module 'finn_design_FMPadding_rtl_2_0' is unconnected for instance 'FMPadding_rtl_2' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1203]
WARNING: [Synth 8-7071] port 's_axilite_ARREADY' of module 'finn_design_FMPadding_rtl_2_0' is unconnected for instance 'FMPadding_rtl_2' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1203]
WARNING: [Synth 8-7071] port 's_axilite_RVALID' of module 'finn_design_FMPadding_rtl_2_0' is unconnected for instance 'FMPadding_rtl_2' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1203]
WARNING: [Synth 8-7071] port 's_axilite_RDATA' of module 'finn_design_FMPadding_rtl_2_0' is unconnected for instance 'FMPadding_rtl_2' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1203]
WARNING: [Synth 8-7071] port 's_axilite_RRESP' of module 'finn_design_FMPadding_rtl_2_0' is unconnected for instance 'FMPadding_rtl_2' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1203]
WARNING: [Synth 8-7023] instance 'FMPadding_rtl_2' of module 'finn_design_FMPadding_rtl_2_0' has 25 connections declared, but only 17 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1203]
INFO: [Synth 8-6157] synthesizing module 'finn_design_FMPadding_rtl_3_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_FMPadding_rtl_3_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_FMPadding_rtl_3_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_FMPadding_rtl_3_0_stub.v:5]
WARNING: [Synth 8-7071] port 's_axilite_AWREADY' of module 'finn_design_FMPadding_rtl_3_0' is unconnected for instance 'FMPadding_rtl_3' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1221]
WARNING: [Synth 8-7071] port 's_axilite_WREADY' of module 'finn_design_FMPadding_rtl_3_0' is unconnected for instance 'FMPadding_rtl_3' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1221]
WARNING: [Synth 8-7071] port 's_axilite_BVALID' of module 'finn_design_FMPadding_rtl_3_0' is unconnected for instance 'FMPadding_rtl_3' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1221]
WARNING: [Synth 8-7071] port 's_axilite_BRESP' of module 'finn_design_FMPadding_rtl_3_0' is unconnected for instance 'FMPadding_rtl_3' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1221]
WARNING: [Synth 8-7071] port 's_axilite_ARREADY' of module 'finn_design_FMPadding_rtl_3_0' is unconnected for instance 'FMPadding_rtl_3' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1221]
WARNING: [Synth 8-7071] port 's_axilite_RVALID' of module 'finn_design_FMPadding_rtl_3_0' is unconnected for instance 'FMPadding_rtl_3' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1221]
WARNING: [Synth 8-7071] port 's_axilite_RDATA' of module 'finn_design_FMPadding_rtl_3_0' is unconnected for instance 'FMPadding_rtl_3' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1221]
WARNING: [Synth 8-7071] port 's_axilite_RRESP' of module 'finn_design_FMPadding_rtl_3_0' is unconnected for instance 'FMPadding_rtl_3' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1221]
WARNING: [Synth 8-7023] instance 'FMPadding_rtl_3' of module 'finn_design_FMPadding_rtl_3_0' has 25 connections declared, but only 17 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1221]
INFO: [Synth 8-6157] synthesizing module 'finn_design_FMPadding_rtl_4_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_FMPadding_rtl_4_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_FMPadding_rtl_4_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_FMPadding_rtl_4_0_stub.v:5]
WARNING: [Synth 8-7071] port 's_axilite_AWREADY' of module 'finn_design_FMPadding_rtl_4_0' is unconnected for instance 'FMPadding_rtl_4' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1239]
WARNING: [Synth 8-7071] port 's_axilite_WREADY' of module 'finn_design_FMPadding_rtl_4_0' is unconnected for instance 'FMPadding_rtl_4' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1239]
WARNING: [Synth 8-7071] port 's_axilite_BVALID' of module 'finn_design_FMPadding_rtl_4_0' is unconnected for instance 'FMPadding_rtl_4' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1239]
WARNING: [Synth 8-7071] port 's_axilite_BRESP' of module 'finn_design_FMPadding_rtl_4_0' is unconnected for instance 'FMPadding_rtl_4' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1239]
WARNING: [Synth 8-7071] port 's_axilite_ARREADY' of module 'finn_design_FMPadding_rtl_4_0' is unconnected for instance 'FMPadding_rtl_4' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1239]
WARNING: [Synth 8-7071] port 's_axilite_RVALID' of module 'finn_design_FMPadding_rtl_4_0' is unconnected for instance 'FMPadding_rtl_4' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1239]
WARNING: [Synth 8-7071] port 's_axilite_RDATA' of module 'finn_design_FMPadding_rtl_4_0' is unconnected for instance 'FMPadding_rtl_4' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1239]
WARNING: [Synth 8-7071] port 's_axilite_RRESP' of module 'finn_design_FMPadding_rtl_4_0' is unconnected for instance 'FMPadding_rtl_4' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1239]
WARNING: [Synth 8-7023] instance 'FMPadding_rtl_4' of module 'finn_design_FMPadding_rtl_4_0' has 25 connections declared, but only 17 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1239]
INFO: [Synth 8-6157] synthesizing module 'finn_design_FMPadding_rtl_5_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_FMPadding_rtl_5_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_FMPadding_rtl_5_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_FMPadding_rtl_5_0_stub.v:5]
WARNING: [Synth 8-7071] port 's_axilite_AWREADY' of module 'finn_design_FMPadding_rtl_5_0' is unconnected for instance 'FMPadding_rtl_5' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1257]
WARNING: [Synth 8-7071] port 's_axilite_WREADY' of module 'finn_design_FMPadding_rtl_5_0' is unconnected for instance 'FMPadding_rtl_5' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1257]
WARNING: [Synth 8-7071] port 's_axilite_BVALID' of module 'finn_design_FMPadding_rtl_5_0' is unconnected for instance 'FMPadding_rtl_5' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1257]
WARNING: [Synth 8-7071] port 's_axilite_BRESP' of module 'finn_design_FMPadding_rtl_5_0' is unconnected for instance 'FMPadding_rtl_5' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1257]
WARNING: [Synth 8-7071] port 's_axilite_ARREADY' of module 'finn_design_FMPadding_rtl_5_0' is unconnected for instance 'FMPadding_rtl_5' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1257]
WARNING: [Synth 8-7071] port 's_axilite_RVALID' of module 'finn_design_FMPadding_rtl_5_0' is unconnected for instance 'FMPadding_rtl_5' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1257]
WARNING: [Synth 8-7071] port 's_axilite_RDATA' of module 'finn_design_FMPadding_rtl_5_0' is unconnected for instance 'FMPadding_rtl_5' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1257]
WARNING: [Synth 8-7071] port 's_axilite_RRESP' of module 'finn_design_FMPadding_rtl_5_0' is unconnected for instance 'FMPadding_rtl_5' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1257]
WARNING: [Synth 8-7023] instance 'FMPadding_rtl_5' of module 'finn_design_FMPadding_rtl_5_0' has 25 connections declared, but only 17 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1257]
INFO: [Synth 8-6157] synthesizing module 'finn_design_FMPadding_rtl_6_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_FMPadding_rtl_6_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_FMPadding_rtl_6_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_FMPadding_rtl_6_0_stub.v:5]
WARNING: [Synth 8-7071] port 's_axilite_AWREADY' of module 'finn_design_FMPadding_rtl_6_0' is unconnected for instance 'FMPadding_rtl_6' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1275]
WARNING: [Synth 8-7071] port 's_axilite_WREADY' of module 'finn_design_FMPadding_rtl_6_0' is unconnected for instance 'FMPadding_rtl_6' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1275]
WARNING: [Synth 8-7071] port 's_axilite_BVALID' of module 'finn_design_FMPadding_rtl_6_0' is unconnected for instance 'FMPadding_rtl_6' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1275]
WARNING: [Synth 8-7071] port 's_axilite_BRESP' of module 'finn_design_FMPadding_rtl_6_0' is unconnected for instance 'FMPadding_rtl_6' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1275]
WARNING: [Synth 8-7071] port 's_axilite_ARREADY' of module 'finn_design_FMPadding_rtl_6_0' is unconnected for instance 'FMPadding_rtl_6' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1275]
WARNING: [Synth 8-7071] port 's_axilite_RVALID' of module 'finn_design_FMPadding_rtl_6_0' is unconnected for instance 'FMPadding_rtl_6' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1275]
WARNING: [Synth 8-7071] port 's_axilite_RDATA' of module 'finn_design_FMPadding_rtl_6_0' is unconnected for instance 'FMPadding_rtl_6' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1275]
WARNING: [Synth 8-7071] port 's_axilite_RRESP' of module 'finn_design_FMPadding_rtl_6_0' is unconnected for instance 'FMPadding_rtl_6' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1275]
WARNING: [Synth 8-7023] instance 'FMPadding_rtl_6' of module 'finn_design_FMPadding_rtl_6_0' has 25 connections declared, but only 17 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1275]
INFO: [Synth 8-6157] synthesizing module 'finn_design_FMPadding_rtl_7_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_FMPadding_rtl_7_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_FMPadding_rtl_7_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_FMPadding_rtl_7_0_stub.v:5]
WARNING: [Synth 8-7071] port 's_axilite_AWREADY' of module 'finn_design_FMPadding_rtl_7_0' is unconnected for instance 'FMPadding_rtl_7' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1293]
WARNING: [Synth 8-7071] port 's_axilite_WREADY' of module 'finn_design_FMPadding_rtl_7_0' is unconnected for instance 'FMPadding_rtl_7' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1293]
WARNING: [Synth 8-7071] port 's_axilite_BVALID' of module 'finn_design_FMPadding_rtl_7_0' is unconnected for instance 'FMPadding_rtl_7' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1293]
WARNING: [Synth 8-7071] port 's_axilite_BRESP' of module 'finn_design_FMPadding_rtl_7_0' is unconnected for instance 'FMPadding_rtl_7' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1293]
WARNING: [Synth 8-7071] port 's_axilite_ARREADY' of module 'finn_design_FMPadding_rtl_7_0' is unconnected for instance 'FMPadding_rtl_7' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1293]
WARNING: [Synth 8-7071] port 's_axilite_RVALID' of module 'finn_design_FMPadding_rtl_7_0' is unconnected for instance 'FMPadding_rtl_7' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1293]
WARNING: [Synth 8-7071] port 's_axilite_RDATA' of module 'finn_design_FMPadding_rtl_7_0' is unconnected for instance 'FMPadding_rtl_7' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1293]
WARNING: [Synth 8-7071] port 's_axilite_RRESP' of module 'finn_design_FMPadding_rtl_7_0' is unconnected for instance 'FMPadding_rtl_7' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1293]
WARNING: [Synth 8-7023] instance 'FMPadding_rtl_7' of module 'finn_design_FMPadding_rtl_7_0' has 25 connections declared, but only 17 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1293]
INFO: [Synth 8-6157] synthesizing module 'finn_design_FMPadding_rtl_8_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_FMPadding_rtl_8_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_FMPadding_rtl_8_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_FMPadding_rtl_8_0_stub.v:5]
WARNING: [Synth 8-7071] port 's_axilite_AWREADY' of module 'finn_design_FMPadding_rtl_8_0' is unconnected for instance 'FMPadding_rtl_8' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1311]
WARNING: [Synth 8-7071] port 's_axilite_WREADY' of module 'finn_design_FMPadding_rtl_8_0' is unconnected for instance 'FMPadding_rtl_8' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1311]
WARNING: [Synth 8-7071] port 's_axilite_BVALID' of module 'finn_design_FMPadding_rtl_8_0' is unconnected for instance 'FMPadding_rtl_8' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1311]
WARNING: [Synth 8-7071] port 's_axilite_BRESP' of module 'finn_design_FMPadding_rtl_8_0' is unconnected for instance 'FMPadding_rtl_8' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1311]
WARNING: [Synth 8-7071] port 's_axilite_ARREADY' of module 'finn_design_FMPadding_rtl_8_0' is unconnected for instance 'FMPadding_rtl_8' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1311]
WARNING: [Synth 8-7071] port 's_axilite_RVALID' of module 'finn_design_FMPadding_rtl_8_0' is unconnected for instance 'FMPadding_rtl_8' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1311]
WARNING: [Synth 8-7071] port 's_axilite_RDATA' of module 'finn_design_FMPadding_rtl_8_0' is unconnected for instance 'FMPadding_rtl_8' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1311]
WARNING: [Synth 8-7071] port 's_axilite_RRESP' of module 'finn_design_FMPadding_rtl_8_0' is unconnected for instance 'FMPadding_rtl_8' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1311]
WARNING: [Synth 8-7023] instance 'FMPadding_rtl_8' of module 'finn_design_FMPadding_rtl_8_0' has 25 connections declared, but only 17 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1311]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_0_imp_7OH4JA' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:12]
INFO: [Synth 8-6157] synthesizing module 'finn_design_MVAU_hls_0_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_MVAU_hls_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_MVAU_hls_0_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_MVAU_hls_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'finn_design_MVAU_hls_0_wstrm_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_MVAU_hls_0_wstrm_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_MVAU_hls_0_wstrm_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_MVAU_hls_0_wstrm_0_stub.v:5]
WARNING: [Synth 8-7071] port 'awready' of module 'finn_design_MVAU_hls_0_wstrm_0' is unconnected for instance 'MVAU_hls_0_wstrm' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:62]
WARNING: [Synth 8-7071] port 'wready' of module 'finn_design_MVAU_hls_0_wstrm_0' is unconnected for instance 'MVAU_hls_0_wstrm' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:62]
WARNING: [Synth 8-7071] port 'bvalid' of module 'finn_design_MVAU_hls_0_wstrm_0' is unconnected for instance 'MVAU_hls_0_wstrm' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:62]
WARNING: [Synth 8-7071] port 'bresp' of module 'finn_design_MVAU_hls_0_wstrm_0' is unconnected for instance 'MVAU_hls_0_wstrm' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:62]
WARNING: [Synth 8-7071] port 'arready' of module 'finn_design_MVAU_hls_0_wstrm_0' is unconnected for instance 'MVAU_hls_0_wstrm' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:62]
WARNING: [Synth 8-7071] port 'rvalid' of module 'finn_design_MVAU_hls_0_wstrm_0' is unconnected for instance 'MVAU_hls_0_wstrm' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:62]
WARNING: [Synth 8-7071] port 'rresp' of module 'finn_design_MVAU_hls_0_wstrm_0' is unconnected for instance 'MVAU_hls_0_wstrm' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:62]
WARNING: [Synth 8-7071] port 'rdata' of module 'finn_design_MVAU_hls_0_wstrm_0' is unconnected for instance 'MVAU_hls_0_wstrm' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:62]
WARNING: [Synth 8-7023] instance 'MVAU_hls_0_wstrm' of module 'finn_design_MVAU_hls_0_wstrm_0' has 24 connections declared, but only 16 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:62]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_0_imp_7OH4JA' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:12]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_1_imp_ZIW0NT' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:81]
INFO: [Synth 8-6157] synthesizing module 'finn_design_MVAU_hls_1_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_MVAU_hls_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_MVAU_hls_1_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_MVAU_hls_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'finn_design_MVAU_hls_1_wstrm_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_MVAU_hls_1_wstrm_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_MVAU_hls_1_wstrm_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_MVAU_hls_1_wstrm_0_stub.v:5]
WARNING: [Synth 8-7071] port 'awready' of module 'finn_design_MVAU_hls_1_wstrm_0' is unconnected for instance 'MVAU_hls_1_wstrm' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:131]
WARNING: [Synth 8-7071] port 'wready' of module 'finn_design_MVAU_hls_1_wstrm_0' is unconnected for instance 'MVAU_hls_1_wstrm' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:131]
WARNING: [Synth 8-7071] port 'bvalid' of module 'finn_design_MVAU_hls_1_wstrm_0' is unconnected for instance 'MVAU_hls_1_wstrm' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:131]
WARNING: [Synth 8-7071] port 'bresp' of module 'finn_design_MVAU_hls_1_wstrm_0' is unconnected for instance 'MVAU_hls_1_wstrm' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:131]
WARNING: [Synth 8-7071] port 'arready' of module 'finn_design_MVAU_hls_1_wstrm_0' is unconnected for instance 'MVAU_hls_1_wstrm' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:131]
WARNING: [Synth 8-7071] port 'rvalid' of module 'finn_design_MVAU_hls_1_wstrm_0' is unconnected for instance 'MVAU_hls_1_wstrm' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:131]
WARNING: [Synth 8-7071] port 'rresp' of module 'finn_design_MVAU_hls_1_wstrm_0' is unconnected for instance 'MVAU_hls_1_wstrm' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:131]
WARNING: [Synth 8-7071] port 'rdata' of module 'finn_design_MVAU_hls_1_wstrm_0' is unconnected for instance 'MVAU_hls_1_wstrm' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:131]
WARNING: [Synth 8-7023] instance 'MVAU_hls_1_wstrm' of module 'finn_design_MVAU_hls_1_wstrm_0' has 24 connections declared, but only 16 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:131]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_1_imp_ZIW0NT' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:81]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_2_imp_1WP2WTL' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:150]
INFO: [Synth 8-6157] synthesizing module 'finn_design_MVAU_hls_2_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_MVAU_hls_2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_MVAU_hls_2_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_MVAU_hls_2_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'finn_design_MVAU_hls_2_wstrm_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_MVAU_hls_2_wstrm_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_MVAU_hls_2_wstrm_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_MVAU_hls_2_wstrm_0_stub.v:5]
WARNING: [Synth 8-7071] port 'awready' of module 'finn_design_MVAU_hls_2_wstrm_0' is unconnected for instance 'MVAU_hls_2_wstrm' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:200]
WARNING: [Synth 8-7071] port 'wready' of module 'finn_design_MVAU_hls_2_wstrm_0' is unconnected for instance 'MVAU_hls_2_wstrm' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:200]
WARNING: [Synth 8-7071] port 'bvalid' of module 'finn_design_MVAU_hls_2_wstrm_0' is unconnected for instance 'MVAU_hls_2_wstrm' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:200]
WARNING: [Synth 8-7071] port 'bresp' of module 'finn_design_MVAU_hls_2_wstrm_0' is unconnected for instance 'MVAU_hls_2_wstrm' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:200]
WARNING: [Synth 8-7071] port 'arready' of module 'finn_design_MVAU_hls_2_wstrm_0' is unconnected for instance 'MVAU_hls_2_wstrm' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:200]
WARNING: [Synth 8-7071] port 'rvalid' of module 'finn_design_MVAU_hls_2_wstrm_0' is unconnected for instance 'MVAU_hls_2_wstrm' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:200]
WARNING: [Synth 8-7071] port 'rresp' of module 'finn_design_MVAU_hls_2_wstrm_0' is unconnected for instance 'MVAU_hls_2_wstrm' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:200]
WARNING: [Synth 8-7071] port 'rdata' of module 'finn_design_MVAU_hls_2_wstrm_0' is unconnected for instance 'MVAU_hls_2_wstrm' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:200]
WARNING: [Synth 8-7023] instance 'MVAU_hls_2_wstrm' of module 'finn_design_MVAU_hls_2_wstrm_0' has 24 connections declared, but only 16 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:200]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_2_imp_1WP2WTL' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:150]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_3_imp_U0RWZQ' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:219]
INFO: [Synth 8-6157] synthesizing module 'finn_design_MVAU_hls_3_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_MVAU_hls_3_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_MVAU_hls_3_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_MVAU_hls_3_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'finn_design_MVAU_hls_3_wstrm_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_MVAU_hls_3_wstrm_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_MVAU_hls_3_wstrm_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_MVAU_hls_3_wstrm_0_stub.v:5]
WARNING: [Synth 8-7071] port 'awready' of module 'finn_design_MVAU_hls_3_wstrm_0' is unconnected for instance 'MVAU_hls_3_wstrm' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:269]
WARNING: [Synth 8-7071] port 'wready' of module 'finn_design_MVAU_hls_3_wstrm_0' is unconnected for instance 'MVAU_hls_3_wstrm' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:269]
WARNING: [Synth 8-7071] port 'bvalid' of module 'finn_design_MVAU_hls_3_wstrm_0' is unconnected for instance 'MVAU_hls_3_wstrm' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:269]
WARNING: [Synth 8-7071] port 'bresp' of module 'finn_design_MVAU_hls_3_wstrm_0' is unconnected for instance 'MVAU_hls_3_wstrm' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:269]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'MVAU_hls_3_wstrm' of module 'finn_design_MVAU_hls_3_wstrm_0' has 24 connections declared, but only 16 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:269]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_3_imp_U0RWZQ' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:219]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_4_imp_6UFUIX' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:288]
INFO: [Synth 8-6157] synthesizing module 'finn_design_MVAU_hls_4_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_MVAU_hls_4_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_MVAU_hls_4_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_MVAU_hls_4_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'finn_design_MVAU_hls_4_wstrm_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_MVAU_hls_4_wstrm_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_MVAU_hls_4_wstrm_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_MVAU_hls_4_wstrm_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'MVAU_hls_4_wstrm' of module 'finn_design_MVAU_hls_4_wstrm_0' has 24 connections declared, but only 16 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:338]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_4_imp_6UFUIX' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:288]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_5_imp_10D3G9Y' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:357]
INFO: [Synth 8-6157] synthesizing module 'finn_design_MVAU_hls_5_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_MVAU_hls_5_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_MVAU_hls_5_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_MVAU_hls_5_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'finn_design_MVAU_hls_5_wstrm_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_MVAU_hls_5_wstrm_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_MVAU_hls_5_wstrm_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_MVAU_hls_5_wstrm_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'MVAU_hls_5_wstrm' of module 'finn_design_MVAU_hls_5_wstrm_0' has 24 connections declared, but only 16 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:407]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_5_imp_10D3G9Y' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:357]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_6_imp_1VUVQAE' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:426]
INFO: [Synth 8-6157] synthesizing module 'finn_design_MVAU_hls_6_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_MVAU_hls_6_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_MVAU_hls_6_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_MVAU_hls_6_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'finn_design_MVAU_hls_6_wstrm_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_MVAU_hls_6_wstrm_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_MVAU_hls_6_wstrm_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_MVAU_hls_6_wstrm_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'MVAU_hls_6_wstrm' of module 'finn_design_MVAU_hls_6_wstrm_0' has 24 connections declared, but only 16 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:476]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_6_imp_1VUVQAE' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:426]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_7_imp_UUTMEX' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:495]
INFO: [Synth 8-6157] synthesizing module 'finn_design_MVAU_hls_7_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_MVAU_hls_7_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_MVAU_hls_7_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_MVAU_hls_7_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'finn_design_MVAU_hls_7_wstrm_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_MVAU_hls_7_wstrm_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_MVAU_hls_7_wstrm_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_MVAU_hls_7_wstrm_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'MVAU_hls_7_wstrm' of module 'finn_design_MVAU_hls_7_wstrm_0' has 24 connections declared, but only 16 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:545]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_7_imp_UUTMEX' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:495]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_8_imp_87ZD1K' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:564]
INFO: [Synth 8-6157] synthesizing module 'finn_design_MVAU_hls_8_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_MVAU_hls_8_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_MVAU_hls_8_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_MVAU_hls_8_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'finn_design_MVAU_hls_8_wstrm_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_MVAU_hls_8_wstrm_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_MVAU_hls_8_wstrm_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_MVAU_hls_8_wstrm_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'MVAU_hls_8_wstrm' of module 'finn_design_MVAU_hls_8_wstrm_0' has 24 connections declared, but only 16 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:614]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_8_imp_87ZD1K' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:564]
INFO: [Synth 8-6157] synthesizing module 'MVAU_hls_9_imp_116OM1Z' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:633]
INFO: [Synth 8-6157] synthesizing module 'finn_design_MVAU_hls_9_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_MVAU_hls_9_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_MVAU_hls_9_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_MVAU_hls_9_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'finn_design_MVAU_hls_9_wstrm_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_MVAU_hls_9_wstrm_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_MVAU_hls_9_wstrm_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_MVAU_hls_9_wstrm_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'MVAU_hls_9_wstrm' of module 'finn_design_MVAU_hls_9_wstrm_0' has 24 connections declared, but only 16 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:683]
INFO: [Synth 8-6155] done synthesizing module 'MVAU_hls_9_imp_116OM1Z' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:633]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_0_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_0_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_1_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_1_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_10_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_10_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_10_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_11_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_11_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_11_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_11_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_12_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_12_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_12_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_12_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_13_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_13_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_13_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_13_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_14_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_14_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_14_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_14_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_15_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_15_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_15_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_15_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_16_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_16_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_16_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_16_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_17_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_17_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_17_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_17_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_18_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_18_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_18_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_18_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_19_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_19_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_19_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_19_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_2_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_2_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_2_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_20_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_20_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_20_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_20_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_21_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_21_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_21_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_21_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_22_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_22_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_22_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_22_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_23_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_23_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_23_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_23_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_24_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_24_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_24_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_24_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_3_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_3_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_3_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_3_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_4_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_4_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_4_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_4_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_5_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_5_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_5_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_5_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_6_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_6_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_6_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_6_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_7_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_7_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_7_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_7_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_8_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_8_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_8_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_8_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_9_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_9_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingDataWidthConverter_rtl_9_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingDataWidthConverter_rtl_9_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingFIFO_rtl_0_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingFIFO_rtl_0_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_0_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_0' of module 'finn_design_StreamingFIFO_rtl_0_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1644]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingFIFO_rtl_1_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingFIFO_rtl_1_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_1_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_1' of module 'finn_design_StreamingFIFO_rtl_1_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1653]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingFIFO_rtl_10_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingFIFO_rtl_10_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_10_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_10' of module 'finn_design_StreamingFIFO_rtl_10_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1662]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingFIFO_rtl_11_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_11_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingFIFO_rtl_11_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_11_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_11' of module 'finn_design_StreamingFIFO_rtl_11_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1671]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingFIFO_rtl_12_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_12_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingFIFO_rtl_12_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_12_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_12' of module 'finn_design_StreamingFIFO_rtl_12_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1680]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingFIFO_rtl_13_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_13_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingFIFO_rtl_13_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_13_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_13' of module 'finn_design_StreamingFIFO_rtl_13_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1689]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingFIFO_rtl_14_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_14_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingFIFO_rtl_14_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_14_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_14' of module 'finn_design_StreamingFIFO_rtl_14_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1698]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingFIFO_rtl_15_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_15_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingFIFO_rtl_15_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_15_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_15' of module 'finn_design_StreamingFIFO_rtl_15_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1707]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingFIFO_rtl_16_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_16_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingFIFO_rtl_16_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_16_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_16' of module 'finn_design_StreamingFIFO_rtl_16_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1716]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingFIFO_rtl_17_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_17_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingFIFO_rtl_17_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_17_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_17' of module 'finn_design_StreamingFIFO_rtl_17_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1725]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingFIFO_rtl_18_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_18_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingFIFO_rtl_18_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_18_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_18' of module 'finn_design_StreamingFIFO_rtl_18_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1734]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingFIFO_rtl_19_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_19_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingFIFO_rtl_19_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_19_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_19' of module 'finn_design_StreamingFIFO_rtl_19_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1743]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingFIFO_rtl_2_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingFIFO_rtl_2_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_2_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_2' of module 'finn_design_StreamingFIFO_rtl_2_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1752]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingFIFO_rtl_20_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_20_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingFIFO_rtl_20_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_20_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_20' of module 'finn_design_StreamingFIFO_rtl_20_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1761]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingFIFO_rtl_21_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_21_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingFIFO_rtl_21_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_21_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_21' of module 'finn_design_StreamingFIFO_rtl_21_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1770]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingFIFO_rtl_22_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_22_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingFIFO_rtl_22_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_22_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_22' of module 'finn_design_StreamingFIFO_rtl_22_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1779]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingFIFO_rtl_23_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_23_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingFIFO_rtl_23_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_23_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_23' of module 'finn_design_StreamingFIFO_rtl_23_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1788]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingFIFO_rtl_24_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_24_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingFIFO_rtl_24_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_24_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_24' of module 'finn_design_StreamingFIFO_rtl_24_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1797]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingFIFO_rtl_25_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_25_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingFIFO_rtl_25_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_25_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_25' of module 'finn_design_StreamingFIFO_rtl_25_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1806]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingFIFO_rtl_26_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_26_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingFIFO_rtl_26_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_26_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_26' of module 'finn_design_StreamingFIFO_rtl_26_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1815]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingFIFO_rtl_27_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_27_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingFIFO_rtl_27_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_27_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_27' of module 'finn_design_StreamingFIFO_rtl_27_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1824]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingFIFO_rtl_28_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_28_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingFIFO_rtl_28_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_28_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_28' of module 'finn_design_StreamingFIFO_rtl_28_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1833]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingFIFO_rtl_29_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_29_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingFIFO_rtl_29_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_29_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_29' of module 'finn_design_StreamingFIFO_rtl_29_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1842]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingFIFO_rtl_3_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_3_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingFIFO_rtl_3_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_3_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_3' of module 'finn_design_StreamingFIFO_rtl_3_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1851]
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingFIFO_rtl_30_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_30_0_stub.v:5]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingFIFO_rtl_30_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_30_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_30' of module 'finn_design_StreamingFIFO_rtl_30_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1860]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingFIFO_rtl_31_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_31_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_31' of module 'finn_design_StreamingFIFO_rtl_31_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1869]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingFIFO_rtl_32_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-790933-patanjali-slpsk/realtime/finn_design_StreamingFIFO_rtl_32_0_stub.v:5]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_32' of module 'finn_design_StreamingFIFO_rtl_32_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1878]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_33' of module 'finn_design_StreamingFIFO_rtl_33_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1887]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_34' of module 'finn_design_StreamingFIFO_rtl_34_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1896]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_35' of module 'finn_design_StreamingFIFO_rtl_35_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1905]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_36' of module 'finn_design_StreamingFIFO_rtl_36_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1914]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_37' of module 'finn_design_StreamingFIFO_rtl_37_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1923]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_38' of module 'finn_design_StreamingFIFO_rtl_38_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1932]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_39' of module 'finn_design_StreamingFIFO_rtl_39_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1941]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_4' of module 'finn_design_StreamingFIFO_rtl_4_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1950]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_40' of module 'finn_design_StreamingFIFO_rtl_40_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1959]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_41' of module 'finn_design_StreamingFIFO_rtl_41_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1968]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_42' of module 'finn_design_StreamingFIFO_rtl_42_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1977]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_43' of module 'finn_design_StreamingFIFO_rtl_43_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1986]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_44' of module 'finn_design_StreamingFIFO_rtl_44_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:1995]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_45' of module 'finn_design_StreamingFIFO_rtl_45_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:2004]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_46' of module 'finn_design_StreamingFIFO_rtl_46_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:2013]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_47' of module 'finn_design_StreamingFIFO_rtl_47_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:2022]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_48' of module 'finn_design_StreamingFIFO_rtl_48_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:2031]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_49' of module 'finn_design_StreamingFIFO_rtl_49_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:2040]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_5' of module 'finn_design_StreamingFIFO_rtl_5_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:2049]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_50' of module 'finn_design_StreamingFIFO_rtl_50_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:2058]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_51' of module 'finn_design_StreamingFIFO_rtl_51_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:2067]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_52' of module 'finn_design_StreamingFIFO_rtl_52_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:2076]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_53' of module 'finn_design_StreamingFIFO_rtl_53_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:2085]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_54' of module 'finn_design_StreamingFIFO_rtl_54_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:2094]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_55' of module 'finn_design_StreamingFIFO_rtl_55_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:2103]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_56' of module 'finn_design_StreamingFIFO_rtl_56_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:2112]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_57' of module 'finn_design_StreamingFIFO_rtl_57_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:2121]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_58' of module 'finn_design_StreamingFIFO_rtl_58_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:2130]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_6' of module 'finn_design_StreamingFIFO_rtl_6_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:2139]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_7' of module 'finn_design_StreamingFIFO_rtl_7_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:2148]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_8' of module 'finn_design_StreamingFIFO_rtl_8_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:2157]
WARNING: [Synth 8-7023] instance 'StreamingFIFO_rtl_9' of module 'finn_design_StreamingFIFO_rtl_9_0' has 10 connections declared, but only 8 given [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v:2166]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2172.137 ; gain = 0.000 ; free physical = 14792 ; free virtual = 19877
Synthesis current peak Physical Memory [PSS] (MB): peak = 1566.573; parent = 1318.586; children = 247.987
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3095.125; parent = 2092.035; children = 1003.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2172.137 ; gain = 0.000 ; free physical = 14807 ; free virtual = 19894
Synthesis current peak Physical Memory [PSS] (MB): peak = 1566.573; parent = 1318.586; children = 247.987
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3112.938; parent = 2109.848; children = 1003.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2172.137 ; gain = 0.000 ; free physical = 14794 ; free virtual = 19881
Synthesis current peak Physical Memory [PSS] (MB): peak = 1566.573; parent = 1318.586; children = 247.987
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3112.938; parent = 2109.848; children = 1003.090
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2172.137 ; gain = 0.000 ; free physical = 14792 ; free virtual = 19867
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/finn_design_StreamingFIFO_rtl_0_0/finn_design_StreamingFIFO_rtl_0_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_0'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/finn_design_StreamingFIFO_rtl_0_0/finn_design_StreamingFIFO_rtl_0_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_0'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_0_0/finn_design_FMPadding_rtl_0_0/finn_design_FMPadding_rtl_0_0_in_context.xdc] for cell 'finn_design_i/FMPadding_rtl_0'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_0_0/finn_design_FMPadding_rtl_0_0/finn_design_FMPadding_rtl_0_0_in_context.xdc] for cell 'finn_design_i/FMPadding_rtl_0'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/finn_design_StreamingFIFO_rtl_1_0/finn_design_StreamingFIFO_rtl_1_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_1'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/finn_design_StreamingFIFO_rtl_1_0/finn_design_StreamingFIFO_rtl_1_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_1'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/finn_design_StreamingDataWidthConverter_rtl_0_0/finn_design_StreamingDataWidthConverter_rtl_0_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_0'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/finn_design_StreamingDataWidthConverter_rtl_0_0/finn_design_StreamingDataWidthConverter_rtl_0_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_0'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/finn_design_StreamingFIFO_rtl_2_0/finn_design_StreamingFIFO_rtl_2_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_2'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/finn_design_StreamingFIFO_rtl_2_0/finn_design_StreamingFIFO_rtl_2_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_2'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/finn_design_StreamingFIFO_rtl_3_0/finn_design_StreamingFIFO_rtl_3_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_3'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/finn_design_StreamingFIFO_rtl_3_0/finn_design_StreamingFIFO_rtl_3_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_3'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/finn_design_StreamingDataWidthConverter_rtl_1_0/finn_design_StreamingDataWidthConverter_rtl_1_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_1'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/finn_design_StreamingDataWidthConverter_rtl_1_0/finn_design_StreamingDataWidthConverter_rtl_1_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_1'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/finn_design_StreamingFIFO_rtl_4_0/finn_design_StreamingFIFO_rtl_4_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_4'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/finn_design_StreamingFIFO_rtl_4_0/finn_design_StreamingFIFO_rtl_4_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_4'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/finn_design_MVAU_hls_0_0/finn_design_MVAU_hls_0_0_in_context.xdc] for cell 'finn_design_i/MVAU_hls_0/MVAU_hls_0'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/finn_design_MVAU_hls_0_0/finn_design_MVAU_hls_0_0_in_context.xdc] for cell 'finn_design_i/MVAU_hls_0/MVAU_hls_0'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/finn_design_MVAU_hls_0_wstrm_0/finn_design_MVAU_hls_0_wstrm_0_in_context.xdc] for cell 'finn_design_i/MVAU_hls_0/MVAU_hls_0_wstrm'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/finn_design_MVAU_hls_0_wstrm_0/finn_design_MVAU_hls_0_wstrm_0_in_context.xdc] for cell 'finn_design_i/MVAU_hls_0/MVAU_hls_0_wstrm'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/finn_design_StreamingFIFO_rtl_5_0/finn_design_StreamingFIFO_rtl_5_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_5'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/finn_design_StreamingFIFO_rtl_5_0/finn_design_StreamingFIFO_rtl_5_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_5'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/finn_design_StreamingDataWidthConverter_rtl_2_0/finn_design_StreamingDataWidthConverter_rtl_2_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_2'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/finn_design_StreamingDataWidthConverter_rtl_2_0/finn_design_StreamingDataWidthConverter_rtl_2_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_2'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/finn_design_StreamingFIFO_rtl_6_0/finn_design_StreamingFIFO_rtl_6_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_6'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/finn_design_StreamingFIFO_rtl_6_0/finn_design_StreamingFIFO_rtl_6_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_6'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_0_0/finn_design_StreamingMaxPool_hls_0_0/finn_design_StreamingMaxPool_hls_0_0_in_context.xdc] for cell 'finn_design_i/StreamingMaxPool_hls_0'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_0_0/finn_design_StreamingMaxPool_hls_0_0/finn_design_StreamingMaxPool_hls_0_0_in_context.xdc] for cell 'finn_design_i/StreamingMaxPool_hls_0'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/finn_design_StreamingFIFO_rtl_7_0/finn_design_StreamingFIFO_rtl_7_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_7'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/finn_design_StreamingFIFO_rtl_7_0/finn_design_StreamingFIFO_rtl_7_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_7'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_1_0/finn_design_FMPadding_rtl_1_0/finn_design_FMPadding_rtl_1_0_in_context.xdc] for cell 'finn_design_i/FMPadding_rtl_1'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_1_0/finn_design_FMPadding_rtl_1_0/finn_design_FMPadding_rtl_1_0_in_context.xdc] for cell 'finn_design_i/FMPadding_rtl_1'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0/finn_design_StreamingFIFO_rtl_8_0/finn_design_StreamingFIFO_rtl_8_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_8'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0/finn_design_StreamingFIFO_rtl_8_0/finn_design_StreamingFIFO_rtl_8_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_8'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_3_0/finn_design_StreamingDataWidthConverter_rtl_3_0/finn_design_StreamingDataWidthConverter_rtl_3_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_3'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_3_0/finn_design_StreamingDataWidthConverter_rtl_3_0/finn_design_StreamingDataWidthConverter_rtl_3_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_3'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_9_0/finn_design_StreamingFIFO_rtl_9_0/finn_design_StreamingFIFO_rtl_9_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_9'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_9_0/finn_design_StreamingFIFO_rtl_9_0/finn_design_StreamingFIFO_rtl_9_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_9'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_0/finn_design_StreamingFIFO_rtl_10_0/finn_design_StreamingFIFO_rtl_10_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_10'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_0/finn_design_StreamingFIFO_rtl_10_0/finn_design_StreamingFIFO_rtl_10_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_10'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_4_0/finn_design_StreamingDataWidthConverter_rtl_4_0/finn_design_StreamingDataWidthConverter_rtl_4_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_4'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_4_0/finn_design_StreamingDataWidthConverter_rtl_4_0/finn_design_StreamingDataWidthConverter_rtl_4_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_4'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_11_0/finn_design_StreamingFIFO_rtl_11_0/finn_design_StreamingFIFO_rtl_11_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_11'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_11_0/finn_design_StreamingFIFO_rtl_11_0/finn_design_StreamingFIFO_rtl_11_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_11'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/finn_design_MVAU_hls_1_0/finn_design_MVAU_hls_1_0_in_context.xdc] for cell 'finn_design_i/MVAU_hls_1/MVAU_hls_1'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/finn_design_MVAU_hls_1_0/finn_design_MVAU_hls_1_0_in_context.xdc] for cell 'finn_design_i/MVAU_hls_1/MVAU_hls_1'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/finn_design_MVAU_hls_1_wstrm_0/finn_design_MVAU_hls_1_wstrm_0_in_context.xdc] for cell 'finn_design_i/MVAU_hls_1/MVAU_hls_1_wstrm'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/finn_design_MVAU_hls_1_wstrm_0/finn_design_MVAU_hls_1_wstrm_0_in_context.xdc] for cell 'finn_design_i/MVAU_hls_1/MVAU_hls_1_wstrm'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_0/finn_design_StreamingFIFO_rtl_12_0/finn_design_StreamingFIFO_rtl_12_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_12'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_0/finn_design_StreamingFIFO_rtl_12_0/finn_design_StreamingFIFO_rtl_12_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_12'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_5_0/finn_design_StreamingDataWidthConverter_rtl_5_0/finn_design_StreamingDataWidthConverter_rtl_5_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_5'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_5_0/finn_design_StreamingDataWidthConverter_rtl_5_0/finn_design_StreamingDataWidthConverter_rtl_5_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_5'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_13_0/finn_design_StreamingFIFO_rtl_13_0/finn_design_StreamingFIFO_rtl_13_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_13'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_13_0/finn_design_StreamingFIFO_rtl_13_0/finn_design_StreamingFIFO_rtl_13_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_13'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_1_0/finn_design_StreamingMaxPool_hls_1_0/finn_design_StreamingMaxPool_hls_1_0_in_context.xdc] for cell 'finn_design_i/StreamingMaxPool_hls_1'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_1_0/finn_design_StreamingMaxPool_hls_1_0/finn_design_StreamingMaxPool_hls_1_0_in_context.xdc] for cell 'finn_design_i/StreamingMaxPool_hls_1'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_14_0/finn_design_StreamingFIFO_rtl_14_0/finn_design_StreamingFIFO_rtl_14_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_14'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_14_0/finn_design_StreamingFIFO_rtl_14_0/finn_design_StreamingFIFO_rtl_14_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_14'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_2_0/finn_design_FMPadding_rtl_2_0/finn_design_FMPadding_rtl_2_0_in_context.xdc] for cell 'finn_design_i/FMPadding_rtl_2'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_2_0/finn_design_FMPadding_rtl_2_0/finn_design_FMPadding_rtl_2_0_in_context.xdc] for cell 'finn_design_i/FMPadding_rtl_2'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_15_0/finn_design_StreamingFIFO_rtl_15_0/finn_design_StreamingFIFO_rtl_15_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_15'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_15_0/finn_design_StreamingFIFO_rtl_15_0/finn_design_StreamingFIFO_rtl_15_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_15'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_6_0/finn_design_StreamingDataWidthConverter_rtl_6_0/finn_design_StreamingDataWidthConverter_rtl_6_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_6'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_6_0/finn_design_StreamingDataWidthConverter_rtl_6_0/finn_design_StreamingDataWidthConverter_rtl_6_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_6'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_16_0/finn_design_StreamingFIFO_rtl_16_0/finn_design_StreamingFIFO_rtl_16_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_16'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_16_0/finn_design_StreamingFIFO_rtl_16_0/finn_design_StreamingFIFO_rtl_16_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_16'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_17_0/finn_design_StreamingFIFO_rtl_17_0/finn_design_StreamingFIFO_rtl_17_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_17'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_17_0/finn_design_StreamingFIFO_rtl_17_0/finn_design_StreamingFIFO_rtl_17_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_17'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_7_0/finn_design_StreamingDataWidthConverter_rtl_7_0/finn_design_StreamingDataWidthConverter_rtl_7_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_7'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_7_0/finn_design_StreamingDataWidthConverter_rtl_7_0/finn_design_StreamingDataWidthConverter_rtl_7_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_7'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_18_0/finn_design_StreamingFIFO_rtl_18_0/finn_design_StreamingFIFO_rtl_18_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_18'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_18_0/finn_design_StreamingFIFO_rtl_18_0/finn_design_StreamingFIFO_rtl_18_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_18'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/finn_design_MVAU_hls_2_0/finn_design_MVAU_hls_2_0_in_context.xdc] for cell 'finn_design_i/MVAU_hls_2/MVAU_hls_2'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/finn_design_MVAU_hls_2_0/finn_design_MVAU_hls_2_0_in_context.xdc] for cell 'finn_design_i/MVAU_hls_2/MVAU_hls_2'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/finn_design_MVAU_hls_2_wstrm_0/finn_design_MVAU_hls_2_wstrm_0_in_context.xdc] for cell 'finn_design_i/MVAU_hls_2/MVAU_hls_2_wstrm'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/finn_design_MVAU_hls_2_wstrm_0/finn_design_MVAU_hls_2_wstrm_0_in_context.xdc] for cell 'finn_design_i/MVAU_hls_2/MVAU_hls_2_wstrm'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_19_0/finn_design_StreamingFIFO_rtl_19_0/finn_design_StreamingFIFO_rtl_19_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_19'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_19_0/finn_design_StreamingFIFO_rtl_19_0/finn_design_StreamingFIFO_rtl_19_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_19'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_8_0/finn_design_StreamingDataWidthConverter_rtl_8_0/finn_design_StreamingDataWidthConverter_rtl_8_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_8'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_8_0/finn_design_StreamingDataWidthConverter_rtl_8_0/finn_design_StreamingDataWidthConverter_rtl_8_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_8'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_20_0/finn_design_StreamingFIFO_rtl_20_0/finn_design_StreamingFIFO_rtl_20_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_20'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_20_0/finn_design_StreamingFIFO_rtl_20_0/finn_design_StreamingFIFO_rtl_20_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_20'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_2_0/finn_design_StreamingMaxPool_hls_2_0/finn_design_StreamingMaxPool_hls_2_0_in_context.xdc] for cell 'finn_design_i/StreamingMaxPool_hls_2'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_2_0/finn_design_StreamingMaxPool_hls_2_0/finn_design_StreamingMaxPool_hls_2_0_in_context.xdc] for cell 'finn_design_i/StreamingMaxPool_hls_2'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_21_0/finn_design_StreamingFIFO_rtl_21_0/finn_design_StreamingFIFO_rtl_21_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_21'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_21_0/finn_design_StreamingFIFO_rtl_21_0/finn_design_StreamingFIFO_rtl_21_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_21'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_3_0/finn_design_FMPadding_rtl_3_0/finn_design_FMPadding_rtl_3_0_in_context.xdc] for cell 'finn_design_i/FMPadding_rtl_3'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_3_0/finn_design_FMPadding_rtl_3_0/finn_design_FMPadding_rtl_3_0_in_context.xdc] for cell 'finn_design_i/FMPadding_rtl_3'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_22_0/finn_design_StreamingFIFO_rtl_22_0/finn_design_StreamingFIFO_rtl_22_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_22'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_22_0/finn_design_StreamingFIFO_rtl_22_0/finn_design_StreamingFIFO_rtl_22_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_22'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_9_0/finn_design_StreamingDataWidthConverter_rtl_9_0/finn_design_StreamingDataWidthConverter_rtl_9_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_9'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_9_0/finn_design_StreamingDataWidthConverter_rtl_9_0/finn_design_StreamingDataWidthConverter_rtl_9_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_9'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_23_0/finn_design_StreamingFIFO_rtl_23_0/finn_design_StreamingFIFO_rtl_23_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_23'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_23_0/finn_design_StreamingFIFO_rtl_23_0/finn_design_StreamingFIFO_rtl_23_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_23'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_24_0/finn_design_StreamingFIFO_rtl_24_0/finn_design_StreamingFIFO_rtl_24_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_24'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_24_0/finn_design_StreamingFIFO_rtl_24_0/finn_design_StreamingFIFO_rtl_24_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_24'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_10_0/finn_design_StreamingDataWidthConverter_rtl_10_0/finn_design_StreamingDataWidthConverter_rtl_10_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_10'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_10_0/finn_design_StreamingDataWidthConverter_rtl_10_0/finn_design_StreamingDataWidthConverter_rtl_10_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_10'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_25_0/finn_design_StreamingFIFO_rtl_25_0/finn_design_StreamingFIFO_rtl_25_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_25'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_25_0/finn_design_StreamingFIFO_rtl_25_0/finn_design_StreamingFIFO_rtl_25_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_25'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/finn_design_MVAU_hls_3_0/finn_design_MVAU_hls_3_0_in_context.xdc] for cell 'finn_design_i/MVAU_hls_3/MVAU_hls_3'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/finn_design_MVAU_hls_3_0/finn_design_MVAU_hls_3_0_in_context.xdc] for cell 'finn_design_i/MVAU_hls_3/MVAU_hls_3'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/finn_design_MVAU_hls_3_wstrm_0/finn_design_MVAU_hls_3_wstrm_0_in_context.xdc] for cell 'finn_design_i/MVAU_hls_3/MVAU_hls_3_wstrm'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/finn_design_MVAU_hls_3_wstrm_0/finn_design_MVAU_hls_3_wstrm_0_in_context.xdc] for cell 'finn_design_i/MVAU_hls_3/MVAU_hls_3_wstrm'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_26_0/finn_design_StreamingFIFO_rtl_26_0/finn_design_StreamingFIFO_rtl_26_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_26'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_26_0/finn_design_StreamingFIFO_rtl_26_0/finn_design_StreamingFIFO_rtl_26_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_26'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_11_0/finn_design_StreamingDataWidthConverter_rtl_11_0/finn_design_StreamingDataWidthConverter_rtl_11_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_11'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_11_0/finn_design_StreamingDataWidthConverter_rtl_11_0/finn_design_StreamingDataWidthConverter_rtl_11_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_11'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_27_0/finn_design_StreamingFIFO_rtl_27_0/finn_design_StreamingFIFO_rtl_27_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_27'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_27_0/finn_design_StreamingFIFO_rtl_27_0/finn_design_StreamingFIFO_rtl_27_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_27'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_3_0/finn_design_StreamingMaxPool_hls_3_0/finn_design_StreamingMaxPool_hls_3_0_in_context.xdc] for cell 'finn_design_i/StreamingMaxPool_hls_3'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_3_0/finn_design_StreamingMaxPool_hls_3_0/finn_design_StreamingMaxPool_hls_3_0_in_context.xdc] for cell 'finn_design_i/StreamingMaxPool_hls_3'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_28_0/finn_design_StreamingFIFO_rtl_28_0/finn_design_StreamingFIFO_rtl_28_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_28'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_28_0/finn_design_StreamingFIFO_rtl_28_0/finn_design_StreamingFIFO_rtl_28_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_28'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_4_0/finn_design_FMPadding_rtl_4_0/finn_design_FMPadding_rtl_4_0_in_context.xdc] for cell 'finn_design_i/FMPadding_rtl_4'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_4_0/finn_design_FMPadding_rtl_4_0/finn_design_FMPadding_rtl_4_0_in_context.xdc] for cell 'finn_design_i/FMPadding_rtl_4'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_29_0/finn_design_StreamingFIFO_rtl_29_0/finn_design_StreamingFIFO_rtl_29_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_29'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_29_0/finn_design_StreamingFIFO_rtl_29_0/finn_design_StreamingFIFO_rtl_29_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_29'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_12_0/finn_design_StreamingDataWidthConverter_rtl_12_0/finn_design_StreamingDataWidthConverter_rtl_12_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_12'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_12_0/finn_design_StreamingDataWidthConverter_rtl_12_0/finn_design_StreamingDataWidthConverter_rtl_12_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_12'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_30_0/finn_design_StreamingFIFO_rtl_30_0/finn_design_StreamingFIFO_rtl_30_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_30'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_30_0/finn_design_StreamingFIFO_rtl_30_0/finn_design_StreamingFIFO_rtl_30_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_30'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_31_0/finn_design_StreamingFIFO_rtl_31_0/finn_design_StreamingFIFO_rtl_31_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_31'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_31_0/finn_design_StreamingFIFO_rtl_31_0/finn_design_StreamingFIFO_rtl_31_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_31'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_13_0/finn_design_StreamingDataWidthConverter_rtl_13_0/finn_design_StreamingDataWidthConverter_rtl_13_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_13'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_13_0/finn_design_StreamingDataWidthConverter_rtl_13_0/finn_design_StreamingDataWidthConverter_rtl_13_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_13'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_32_0/finn_design_StreamingFIFO_rtl_32_0/finn_design_StreamingFIFO_rtl_32_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_32'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_32_0/finn_design_StreamingFIFO_rtl_32_0/finn_design_StreamingFIFO_rtl_32_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_32'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_4_0/finn_design_MVAU_hls_4_0/finn_design_MVAU_hls_4_0_in_context.xdc] for cell 'finn_design_i/MVAU_hls_4/MVAU_hls_4'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_4_0/finn_design_MVAU_hls_4_0/finn_design_MVAU_hls_4_0_in_context.xdc] for cell 'finn_design_i/MVAU_hls_4/MVAU_hls_4'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_4_wstrm_0/finn_design_MVAU_hls_4_wstrm_0/finn_design_MVAU_hls_4_wstrm_0_in_context.xdc] for cell 'finn_design_i/MVAU_hls_4/MVAU_hls_4_wstrm'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_4_wstrm_0/finn_design_MVAU_hls_4_wstrm_0/finn_design_MVAU_hls_4_wstrm_0_in_context.xdc] for cell 'finn_design_i/MVAU_hls_4/MVAU_hls_4_wstrm'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_33_0/finn_design_StreamingFIFO_rtl_33_0/finn_design_StreamingFIFO_rtl_33_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_33'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_33_0/finn_design_StreamingFIFO_rtl_33_0/finn_design_StreamingFIFO_rtl_33_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_33'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_14_0/finn_design_StreamingDataWidthConverter_rtl_14_0/finn_design_StreamingDataWidthConverter_rtl_14_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_14'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_14_0/finn_design_StreamingDataWidthConverter_rtl_14_0/finn_design_StreamingDataWidthConverter_rtl_14_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_14'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_34_0/finn_design_StreamingFIFO_rtl_34_0/finn_design_StreamingFIFO_rtl_34_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_34'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_34_0/finn_design_StreamingFIFO_rtl_34_0/finn_design_StreamingFIFO_rtl_34_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_34'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_4_0/finn_design_StreamingMaxPool_hls_4_0/finn_design_StreamingMaxPool_hls_4_0_in_context.xdc] for cell 'finn_design_i/StreamingMaxPool_hls_4'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_4_0/finn_design_StreamingMaxPool_hls_4_0/finn_design_StreamingMaxPool_hls_4_0_in_context.xdc] for cell 'finn_design_i/StreamingMaxPool_hls_4'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_35_0/finn_design_StreamingFIFO_rtl_35_0/finn_design_StreamingFIFO_rtl_35_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_35'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_35_0/finn_design_StreamingFIFO_rtl_35_0/finn_design_StreamingFIFO_rtl_35_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_35'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_5_0/finn_design_FMPadding_rtl_5_0/finn_design_FMPadding_rtl_5_0_in_context.xdc] for cell 'finn_design_i/FMPadding_rtl_5'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_5_0/finn_design_FMPadding_rtl_5_0/finn_design_FMPadding_rtl_5_0_in_context.xdc] for cell 'finn_design_i/FMPadding_rtl_5'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_36_0/finn_design_StreamingFIFO_rtl_36_0/finn_design_StreamingFIFO_rtl_36_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_36'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_36_0/finn_design_StreamingFIFO_rtl_36_0/finn_design_StreamingFIFO_rtl_36_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_36'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_15_0/finn_design_StreamingDataWidthConverter_rtl_15_0/finn_design_StreamingDataWidthConverter_rtl_15_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_15'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_15_0/finn_design_StreamingDataWidthConverter_rtl_15_0/finn_design_StreamingDataWidthConverter_rtl_15_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_15'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_37_0/finn_design_StreamingFIFO_rtl_37_0/finn_design_StreamingFIFO_rtl_37_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_37'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_37_0/finn_design_StreamingFIFO_rtl_37_0/finn_design_StreamingFIFO_rtl_37_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_37'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_38_0/finn_design_StreamingFIFO_rtl_38_0/finn_design_StreamingFIFO_rtl_38_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_38'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_38_0/finn_design_StreamingFIFO_rtl_38_0/finn_design_StreamingFIFO_rtl_38_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_38'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_16_0/finn_design_StreamingDataWidthConverter_rtl_16_0/finn_design_StreamingDataWidthConverter_rtl_16_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_16'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_16_0/finn_design_StreamingDataWidthConverter_rtl_16_0/finn_design_StreamingDataWidthConverter_rtl_16_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_16'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_39_0/finn_design_StreamingFIFO_rtl_39_0/finn_design_StreamingFIFO_rtl_39_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_39'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_39_0/finn_design_StreamingFIFO_rtl_39_0/finn_design_StreamingFIFO_rtl_39_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_39'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_5_0/finn_design_MVAU_hls_5_0/finn_design_MVAU_hls_5_0_in_context.xdc] for cell 'finn_design_i/MVAU_hls_5/MVAU_hls_5'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_5_0/finn_design_MVAU_hls_5_0/finn_design_MVAU_hls_5_0_in_context.xdc] for cell 'finn_design_i/MVAU_hls_5/MVAU_hls_5'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_5_wstrm_0/finn_design_MVAU_hls_5_wstrm_0/finn_design_MVAU_hls_5_wstrm_0_in_context.xdc] for cell 'finn_design_i/MVAU_hls_5/MVAU_hls_5_wstrm'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_5_wstrm_0/finn_design_MVAU_hls_5_wstrm_0/finn_design_MVAU_hls_5_wstrm_0_in_context.xdc] for cell 'finn_design_i/MVAU_hls_5/MVAU_hls_5_wstrm'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_40_0/finn_design_StreamingFIFO_rtl_40_0/finn_design_StreamingFIFO_rtl_40_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_40'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_40_0/finn_design_StreamingFIFO_rtl_40_0/finn_design_StreamingFIFO_rtl_40_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_40'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_17_0/finn_design_StreamingDataWidthConverter_rtl_17_0/finn_design_StreamingDataWidthConverter_rtl_17_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_17'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_17_0/finn_design_StreamingDataWidthConverter_rtl_17_0/finn_design_StreamingDataWidthConverter_rtl_17_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_17'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_41_0/finn_design_StreamingFIFO_rtl_41_0/finn_design_StreamingFIFO_rtl_41_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_41'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_41_0/finn_design_StreamingFIFO_rtl_41_0/finn_design_StreamingFIFO_rtl_41_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_41'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_6_0/finn_design_FMPadding_rtl_6_0/finn_design_FMPadding_rtl_6_0_in_context.xdc] for cell 'finn_design_i/FMPadding_rtl_6'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_6_0/finn_design_FMPadding_rtl_6_0/finn_design_FMPadding_rtl_6_0_in_context.xdc] for cell 'finn_design_i/FMPadding_rtl_6'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_42_0/finn_design_StreamingFIFO_rtl_42_0/finn_design_StreamingFIFO_rtl_42_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_42'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_42_0/finn_design_StreamingFIFO_rtl_42_0/finn_design_StreamingFIFO_rtl_42_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_42'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_18_0/finn_design_StreamingDataWidthConverter_rtl_18_0/finn_design_StreamingDataWidthConverter_rtl_18_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_18'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_18_0/finn_design_StreamingDataWidthConverter_rtl_18_0/finn_design_StreamingDataWidthConverter_rtl_18_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_18'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_43_0/finn_design_StreamingFIFO_rtl_43_0/finn_design_StreamingFIFO_rtl_43_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_43'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_43_0/finn_design_StreamingFIFO_rtl_43_0/finn_design_StreamingFIFO_rtl_43_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_43'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_44_0/finn_design_StreamingFIFO_rtl_44_0/finn_design_StreamingFIFO_rtl_44_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_44'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_44_0/finn_design_StreamingFIFO_rtl_44_0/finn_design_StreamingFIFO_rtl_44_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_44'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_19_0/finn_design_StreamingDataWidthConverter_rtl_19_0/finn_design_StreamingDataWidthConverter_rtl_19_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_19'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_19_0/finn_design_StreamingDataWidthConverter_rtl_19_0/finn_design_StreamingDataWidthConverter_rtl_19_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_19'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_45_0/finn_design_StreamingFIFO_rtl_45_0/finn_design_StreamingFIFO_rtl_45_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_45'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_45_0/finn_design_StreamingFIFO_rtl_45_0/finn_design_StreamingFIFO_rtl_45_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_45'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_6_0/finn_design_MVAU_hls_6_0/finn_design_MVAU_hls_6_0_in_context.xdc] for cell 'finn_design_i/MVAU_hls_6/MVAU_hls_6'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_6_0/finn_design_MVAU_hls_6_0/finn_design_MVAU_hls_6_0_in_context.xdc] for cell 'finn_design_i/MVAU_hls_6/MVAU_hls_6'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_6_wstrm_0/finn_design_MVAU_hls_6_wstrm_0/finn_design_MVAU_hls_6_wstrm_0_in_context.xdc] for cell 'finn_design_i/MVAU_hls_6/MVAU_hls_6_wstrm'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_6_wstrm_0/finn_design_MVAU_hls_6_wstrm_0/finn_design_MVAU_hls_6_wstrm_0_in_context.xdc] for cell 'finn_design_i/MVAU_hls_6/MVAU_hls_6_wstrm'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_46_0/finn_design_StreamingFIFO_rtl_46_0/finn_design_StreamingFIFO_rtl_46_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_46'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_46_0/finn_design_StreamingFIFO_rtl_46_0/finn_design_StreamingFIFO_rtl_46_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_46'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_7_0/finn_design_MVAU_hls_7_0/finn_design_MVAU_hls_7_0_in_context.xdc] for cell 'finn_design_i/MVAU_hls_7/MVAU_hls_7'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_7_0/finn_design_MVAU_hls_7_0/finn_design_MVAU_hls_7_0_in_context.xdc] for cell 'finn_design_i/MVAU_hls_7/MVAU_hls_7'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_7_wstrm_0/finn_design_MVAU_hls_7_wstrm_0/finn_design_MVAU_hls_7_wstrm_0_in_context.xdc] for cell 'finn_design_i/MVAU_hls_7/MVAU_hls_7_wstrm'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_7_wstrm_0/finn_design_MVAU_hls_7_wstrm_0/finn_design_MVAU_hls_7_wstrm_0_in_context.xdc] for cell 'finn_design_i/MVAU_hls_7/MVAU_hls_7_wstrm'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_47_0/finn_design_StreamingFIFO_rtl_47_0/finn_design_StreamingFIFO_rtl_47_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_47'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_47_0/finn_design_StreamingFIFO_rtl_47_0/finn_design_StreamingFIFO_rtl_47_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_47'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_20_0/finn_design_StreamingDataWidthConverter_rtl_20_0/finn_design_StreamingDataWidthConverter_rtl_20_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_20'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_20_0/finn_design_StreamingDataWidthConverter_rtl_20_0/finn_design_StreamingDataWidthConverter_rtl_20_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_20'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_48_0/finn_design_StreamingFIFO_rtl_48_0/finn_design_StreamingFIFO_rtl_48_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_48'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_48_0/finn_design_StreamingFIFO_rtl_48_0/finn_design_StreamingFIFO_rtl_48_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_48'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_7_0/finn_design_FMPadding_rtl_7_0/finn_design_FMPadding_rtl_7_0_in_context.xdc] for cell 'finn_design_i/FMPadding_rtl_7'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_7_0/finn_design_FMPadding_rtl_7_0/finn_design_FMPadding_rtl_7_0_in_context.xdc] for cell 'finn_design_i/FMPadding_rtl_7'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_49_0/finn_design_StreamingFIFO_rtl_49_0/finn_design_StreamingFIFO_rtl_49_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_49'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_49_0/finn_design_StreamingFIFO_rtl_49_0/finn_design_StreamingFIFO_rtl_49_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_49'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_21_0/finn_design_StreamingDataWidthConverter_rtl_21_0/finn_design_StreamingDataWidthConverter_rtl_21_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_21'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_21_0/finn_design_StreamingDataWidthConverter_rtl_21_0/finn_design_StreamingDataWidthConverter_rtl_21_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_21'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_50_0/finn_design_StreamingFIFO_rtl_50_0/finn_design_StreamingFIFO_rtl_50_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_50'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_50_0/finn_design_StreamingFIFO_rtl_50_0/finn_design_StreamingFIFO_rtl_50_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_50'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_51_0/finn_design_StreamingFIFO_rtl_51_0/finn_design_StreamingFIFO_rtl_51_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_51'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_51_0/finn_design_StreamingFIFO_rtl_51_0/finn_design_StreamingFIFO_rtl_51_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_51'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_22_0/finn_design_StreamingDataWidthConverter_rtl_22_0/finn_design_StreamingDataWidthConverter_rtl_22_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_22'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_22_0/finn_design_StreamingDataWidthConverter_rtl_22_0/finn_design_StreamingDataWidthConverter_rtl_22_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_22'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_52_0/finn_design_StreamingFIFO_rtl_52_0/finn_design_StreamingFIFO_rtl_52_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_52'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_52_0/finn_design_StreamingFIFO_rtl_52_0/finn_design_StreamingFIFO_rtl_52_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_52'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_8_0/finn_design_MVAU_hls_8_0/finn_design_MVAU_hls_8_0_in_context.xdc] for cell 'finn_design_i/MVAU_hls_8/MVAU_hls_8'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_8_0/finn_design_MVAU_hls_8_0/finn_design_MVAU_hls_8_0_in_context.xdc] for cell 'finn_design_i/MVAU_hls_8/MVAU_hls_8'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_8_wstrm_0/finn_design_MVAU_hls_8_wstrm_0/finn_design_MVAU_hls_8_wstrm_0_in_context.xdc] for cell 'finn_design_i/MVAU_hls_8/MVAU_hls_8_wstrm'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_8_wstrm_0/finn_design_MVAU_hls_8_wstrm_0/finn_design_MVAU_hls_8_wstrm_0_in_context.xdc] for cell 'finn_design_i/MVAU_hls_8/MVAU_hls_8_wstrm'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_53_0/finn_design_StreamingFIFO_rtl_53_0/finn_design_StreamingFIFO_rtl_53_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_53'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_53_0/finn_design_StreamingFIFO_rtl_53_0/finn_design_StreamingFIFO_rtl_53_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_53'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_23_0/finn_design_StreamingDataWidthConverter_rtl_23_0/finn_design_StreamingDataWidthConverter_rtl_23_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_23'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_23_0/finn_design_StreamingDataWidthConverter_rtl_23_0/finn_design_StreamingDataWidthConverter_rtl_23_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_23'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_54_0/finn_design_StreamingFIFO_rtl_54_0/finn_design_StreamingFIFO_rtl_54_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_54'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_54_0/finn_design_StreamingFIFO_rtl_54_0/finn_design_StreamingFIFO_rtl_54_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_54'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_8_0/finn_design_FMPadding_rtl_8_0/finn_design_FMPadding_rtl_8_0_in_context.xdc] for cell 'finn_design_i/FMPadding_rtl_8'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_8_0/finn_design_FMPadding_rtl_8_0/finn_design_FMPadding_rtl_8_0_in_context.xdc] for cell 'finn_design_i/FMPadding_rtl_8'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_55_0/finn_design_StreamingFIFO_rtl_55_0/finn_design_StreamingFIFO_rtl_55_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_55'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_55_0/finn_design_StreamingFIFO_rtl_55_0/finn_design_StreamingFIFO_rtl_55_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_55'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_24_0/finn_design_StreamingDataWidthConverter_rtl_24_0/finn_design_StreamingDataWidthConverter_rtl_24_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_24'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_24_0/finn_design_StreamingDataWidthConverter_rtl_24_0/finn_design_StreamingDataWidthConverter_rtl_24_0_in_context.xdc] for cell 'finn_design_i/StreamingDataWidthConverter_rtl_24'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_56_0/finn_design_StreamingFIFO_rtl_56_0/finn_design_StreamingFIFO_rtl_56_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_56'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_56_0/finn_design_StreamingFIFO_rtl_56_0/finn_design_StreamingFIFO_rtl_56_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_56'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_8_0/finn_design_ConvolutionInputGenerator_rtl_8_0/finn_design_ConvolutionInputGenerator_rtl_8_0_in_context.xdc] for cell 'finn_design_i/ConvolutionInputGenerator_rtl_8'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_8_0/finn_design_ConvolutionInputGenerator_rtl_8_0/finn_design_ConvolutionInputGenerator_rtl_8_0_in_context.xdc] for cell 'finn_design_i/ConvolutionInputGenerator_rtl_8'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_57_0/finn_design_StreamingFIFO_rtl_57_0/finn_design_StreamingFIFO_rtl_57_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_57'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_57_0/finn_design_StreamingFIFO_rtl_57_0/finn_design_StreamingFIFO_rtl_57_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_57'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_9_0/finn_design_MVAU_hls_9_0/finn_design_MVAU_hls_9_0_in_context.xdc] for cell 'finn_design_i/MVAU_hls_9/MVAU_hls_9'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_9_0/finn_design_MVAU_hls_9_0/finn_design_MVAU_hls_9_0_in_context.xdc] for cell 'finn_design_i/MVAU_hls_9/MVAU_hls_9'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_9_wstrm_0/finn_design_MVAU_hls_9_wstrm_0/finn_design_MVAU_hls_9_wstrm_0_in_context.xdc] for cell 'finn_design_i/MVAU_hls_9/MVAU_hls_9_wstrm'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_9_wstrm_0/finn_design_MVAU_hls_9_wstrm_0/finn_design_MVAU_hls_9_wstrm_0_in_context.xdc] for cell 'finn_design_i/MVAU_hls_9/MVAU_hls_9_wstrm'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_58_0/finn_design_StreamingFIFO_rtl_58_0/finn_design_StreamingFIFO_rtl_58_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_58'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_58_0/finn_design_StreamingFIFO_rtl_58_0/finn_design_StreamingFIFO_rtl_58_0_in_context.xdc] for cell 'finn_design_i/StreamingFIFO_rtl_58'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0/finn_design_ConvolutionInputGenerator_rtl_0_0/finn_design_ConvolutionInputGenerator_rtl_0_0_in_context.xdc] for cell 'finn_design_i/ConvolutionInputGenerator_rtl_0'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0/finn_design_ConvolutionInputGenerator_rtl_0_0/finn_design_ConvolutionInputGenerator_rtl_0_0_in_context.xdc] for cell 'finn_design_i/ConvolutionInputGenerator_rtl_0'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0/finn_design_ConvolutionInputGenerator_rtl_1_0/finn_design_ConvolutionInputGenerator_rtl_1_0_in_context.xdc] for cell 'finn_design_i/ConvolutionInputGenerator_rtl_1'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0/finn_design_ConvolutionInputGenerator_rtl_1_0/finn_design_ConvolutionInputGenerator_rtl_1_0_in_context.xdc] for cell 'finn_design_i/ConvolutionInputGenerator_rtl_1'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_2_0/finn_design_ConvolutionInputGenerator_rtl_2_0/finn_design_ConvolutionInputGenerator_rtl_2_0_in_context.xdc] for cell 'finn_design_i/ConvolutionInputGenerator_rtl_2'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_2_0/finn_design_ConvolutionInputGenerator_rtl_2_0/finn_design_ConvolutionInputGenerator_rtl_2_0_in_context.xdc] for cell 'finn_design_i/ConvolutionInputGenerator_rtl_2'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_3_0/finn_design_ConvolutionInputGenerator_rtl_3_0/finn_design_ConvolutionInputGenerator_rtl_3_0_in_context.xdc] for cell 'finn_design_i/ConvolutionInputGenerator_rtl_3'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_3_0/finn_design_ConvolutionInputGenerator_rtl_3_0/finn_design_ConvolutionInputGenerator_rtl_3_0_in_context.xdc] for cell 'finn_design_i/ConvolutionInputGenerator_rtl_3'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_4_0/finn_design_ConvolutionInputGenerator_rtl_4_0/finn_design_ConvolutionInputGenerator_rtl_4_0_in_context.xdc] for cell 'finn_design_i/ConvolutionInputGenerator_rtl_4'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_4_0/finn_design_ConvolutionInputGenerator_rtl_4_0/finn_design_ConvolutionInputGenerator_rtl_4_0_in_context.xdc] for cell 'finn_design_i/ConvolutionInputGenerator_rtl_4'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_5_0/finn_design_ConvolutionInputGenerator_rtl_5_0/finn_design_ConvolutionInputGenerator_rtl_5_0_in_context.xdc] for cell 'finn_design_i/ConvolutionInputGenerator_rtl_5'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_5_0/finn_design_ConvolutionInputGenerator_rtl_5_0/finn_design_ConvolutionInputGenerator_rtl_5_0_in_context.xdc] for cell 'finn_design_i/ConvolutionInputGenerator_rtl_5'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_6_0/finn_design_ConvolutionInputGenerator_rtl_6_0/finn_design_ConvolutionInputGenerator_rtl_6_0_in_context.xdc] for cell 'finn_design_i/ConvolutionInputGenerator_rtl_6'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_6_0/finn_design_ConvolutionInputGenerator_rtl_6_0/finn_design_ConvolutionInputGenerator_rtl_6_0_in_context.xdc] for cell 'finn_design_i/ConvolutionInputGenerator_rtl_6'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_7_0/finn_design_ConvolutionInputGenerator_rtl_7_0/finn_design_ConvolutionInputGenerator_rtl_7_0_in_context.xdc] for cell 'finn_design_i/ConvolutionInputGenerator_rtl_7'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_7_0/finn_design_ConvolutionInputGenerator_rtl_7_0/finn_design_ConvolutionInputGenerator_rtl_7_0_in_context.xdc] for cell 'finn_design_i/ConvolutionInputGenerator_rtl_7'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2172.137 ; gain = 0.000 ; free physical = 14761 ; free virtual = 19843
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2172.137 ; gain = 0.000 ; free physical = 14761 ; free virtual = 19842
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2172.137 ; gain = 0.000 ; free physical = 14729 ; free virtual = 19847
Synthesis current peak Physical Memory [PSS] (MB): peak = 1571.793; parent = 1323.837; children = 247.987
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3129.848; parent = 2126.758; children = 1003.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2172.137 ; gain = 0.000 ; free physical = 14672 ; free virtual = 19792
Synthesis current peak Physical Memory [PSS] (MB): peak = 1571.793; parent = 1323.837; children = 247.987
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3129.848; parent = 2126.758; children = 1003.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/FMPadding_rtl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingDataWidthConverter_rtl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingDataWidthConverter_rtl_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/MVAU_hls_0/MVAU_hls_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/MVAU_hls_0/MVAU_hls_0_wstrm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingDataWidthConverter_rtl_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingMaxPool_hls_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_7. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/FMPadding_rtl_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_8. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingDataWidthConverter_rtl_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_9. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingDataWidthConverter_rtl_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_11. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/MVAU_hls_1/MVAU_hls_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/MVAU_hls_1/MVAU_hls_1_wstrm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_12. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingDataWidthConverter_rtl_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_13. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingMaxPool_hls_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_14. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/FMPadding_rtl_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_15. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingDataWidthConverter_rtl_6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_16. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_17. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingDataWidthConverter_rtl_7. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_18. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/MVAU_hls_2/MVAU_hls_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/MVAU_hls_2/MVAU_hls_2_wstrm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_19. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingDataWidthConverter_rtl_8. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_20. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingMaxPool_hls_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_21. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/FMPadding_rtl_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_22. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingDataWidthConverter_rtl_9. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_23. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_24. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingDataWidthConverter_rtl_10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_25. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/MVAU_hls_3/MVAU_hls_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/MVAU_hls_3/MVAU_hls_3_wstrm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_26. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingDataWidthConverter_rtl_11. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_27. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingMaxPool_hls_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_28. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/FMPadding_rtl_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_29. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingDataWidthConverter_rtl_12. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_30. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_31. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingDataWidthConverter_rtl_13. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_32. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/MVAU_hls_4/MVAU_hls_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/MVAU_hls_4/MVAU_hls_4_wstrm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_33. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingDataWidthConverter_rtl_14. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_34. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingMaxPool_hls_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_35. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/FMPadding_rtl_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_36. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingDataWidthConverter_rtl_15. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_37. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_38. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingDataWidthConverter_rtl_16. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_39. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/MVAU_hls_5/MVAU_hls_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/MVAU_hls_5/MVAU_hls_5_wstrm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_40. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingDataWidthConverter_rtl_17. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_41. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/FMPadding_rtl_6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_42. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingDataWidthConverter_rtl_18. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_43. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_44. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingDataWidthConverter_rtl_19. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_45. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/MVAU_hls_6/MVAU_hls_6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/MVAU_hls_6/MVAU_hls_6_wstrm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_46. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/MVAU_hls_7/MVAU_hls_7. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/MVAU_hls_7/MVAU_hls_7_wstrm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_47. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingDataWidthConverter_rtl_20. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_48. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/FMPadding_rtl_7. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_49. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingDataWidthConverter_rtl_21. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_50. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_51. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingDataWidthConverter_rtl_22. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_52. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/MVAU_hls_8/MVAU_hls_8. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/MVAU_hls_8/MVAU_hls_8_wstrm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_53. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingDataWidthConverter_rtl_23. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_54. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/FMPadding_rtl_8. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_55. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingDataWidthConverter_rtl_24. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_56. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/ConvolutionInputGenerator_rtl_8. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_57. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/MVAU_hls_9/MVAU_hls_9. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/MVAU_hls_9/MVAU_hls_9_wstrm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/StreamingFIFO_rtl_58. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/ConvolutionInputGenerator_rtl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/ConvolutionInputGenerator_rtl_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/ConvolutionInputGenerator_rtl_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/ConvolutionInputGenerator_rtl_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/ConvolutionInputGenerator_rtl_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/ConvolutionInputGenerator_rtl_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/ConvolutionInputGenerator_rtl_6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for finn_design_i/ConvolutionInputGenerator_rtl_7. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2172.137 ; gain = 0.000 ; free physical = 14696 ; free virtual = 19817
Synthesis current peak Physical Memory [PSS] (MB): peak = 1571.793; parent = 1323.837; children = 247.987
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3129.848; parent = 2126.758; children = 1003.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2172.137 ; gain = 0.000 ; free physical = 14746 ; free virtual = 19866
Synthesis current peak Physical Memory [PSS] (MB): peak = 1571.793; parent = 1323.837; children = 247.987
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3129.848; parent = 2126.758; children = 1003.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2172.137 ; gain = 0.000 ; free physical = 14602 ; free virtual = 19746
Synthesis current peak Physical Memory [PSS] (MB): peak = 1571.793; parent = 1323.837; children = 247.987
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3129.848; parent = 2126.758; children = 1003.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2172.137 ; gain = 0.000 ; free physical = 14721 ; free virtual = 19892
Synthesis current peak Physical Memory [PSS] (MB): peak = 1657.131; parent = 1409.207; children = 247.987
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3129.848; parent = 2126.758; children = 1003.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2172.137 ; gain = 0.000 ; free physical = 14725 ; free virtual = 19896
Synthesis current peak Physical Memory [PSS] (MB): peak = 1657.268; parent = 1409.344; children = 247.987
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3129.848; parent = 2126.758; children = 1003.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2172.137 ; gain = 0.000 ; free physical = 14609 ; free virtual = 19789
Synthesis current peak Physical Memory [PSS] (MB): peak = 1657.631; parent = 1409.707; children = 247.987
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3129.848; parent = 2126.758; children = 1003.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2172.137 ; gain = 0.000 ; free physical = 14668 ; free virtual = 19837
Synthesis current peak Physical Memory [PSS] (MB): peak = 1657.779; parent = 1409.855; children = 247.987
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3129.848; parent = 2126.758; children = 1003.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2172.137 ; gain = 0.000 ; free physical = 14671 ; free virtual = 19839
Synthesis current peak Physical Memory [PSS] (MB): peak = 1657.803; parent = 1409.879; children = 247.987
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3129.848; parent = 2126.758; children = 1003.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 2172.137 ; gain = 0.000 ; free physical = 14670 ; free virtual = 19842
Synthesis current peak Physical Memory [PSS] (MB): peak = 1658.037; parent = 1410.113; children = 247.987
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3129.848; parent = 2126.758; children = 1003.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 2172.137 ; gain = 0.000 ; free physical = 14668 ; free virtual = 19839
Synthesis current peak Physical Memory [PSS] (MB): peak = 1658.100; parent = 1410.176; children = 247.987
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3129.848; parent = 2126.758; children = 1003.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 2172.137 ; gain = 0.000 ; free physical = 14665 ; free virtual = 19835
Synthesis current peak Physical Memory [PSS] (MB): peak = 1658.100; parent = 1410.176; children = 247.987
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3129.848; parent = 2126.758; children = 1003.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 2172.137 ; gain = 0.000 ; free physical = 14664 ; free virtual = 19833
Synthesis current peak Physical Memory [PSS] (MB): peak = 1658.100; parent = 1410.176; children = 247.987
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3129.848; parent = 2126.758; children = 1003.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------------------------+----------+
|      |BlackBox name                                    |Instances |
+------+-------------------------------------------------+----------+
|1     |finn_design_ConvolutionInputGenerator_rtl_0_0    |         1|
|2     |finn_design_ConvolutionInputGenerator_rtl_1_0    |         1|
|3     |finn_design_ConvolutionInputGenerator_rtl_2_0    |         1|
|4     |finn_design_ConvolutionInputGenerator_rtl_3_0    |         1|
|5     |finn_design_ConvolutionInputGenerator_rtl_4_0    |         1|
|6     |finn_design_ConvolutionInputGenerator_rtl_5_0    |         1|
|7     |finn_design_ConvolutionInputGenerator_rtl_6_0    |         1|
|8     |finn_design_ConvolutionInputGenerator_rtl_7_0    |         1|
|9     |finn_design_ConvolutionInputGenerator_rtl_8_0    |         1|
|10    |finn_design_FMPadding_rtl_0_0                    |         1|
|11    |finn_design_FMPadding_rtl_1_0                    |         1|
|12    |finn_design_FMPadding_rtl_2_0                    |         1|
|13    |finn_design_FMPadding_rtl_3_0                    |         1|
|14    |finn_design_FMPadding_rtl_4_0                    |         1|
|15    |finn_design_FMPadding_rtl_5_0                    |         1|
|16    |finn_design_FMPadding_rtl_6_0                    |         1|
|17    |finn_design_FMPadding_rtl_7_0                    |         1|
|18    |finn_design_FMPadding_rtl_8_0                    |         1|
|19    |finn_design_StreamingDataWidthConverter_rtl_0_0  |         1|
|20    |finn_design_StreamingDataWidthConverter_rtl_1_0  |         1|
|21    |finn_design_StreamingDataWidthConverter_rtl_10_0 |         1|
|22    |finn_design_StreamingDataWidthConverter_rtl_11_0 |         1|
|23    |finn_design_StreamingDataWidthConverter_rtl_12_0 |         1|
|24    |finn_design_StreamingDataWidthConverter_rtl_13_0 |         1|
|25    |finn_design_StreamingDataWidthConverter_rtl_14_0 |         1|
|26    |finn_design_StreamingDataWidthConverter_rtl_15_0 |         1|
|27    |finn_design_StreamingDataWidthConverter_rtl_16_0 |         1|
|28    |finn_design_StreamingDataWidthConverter_rtl_17_0 |         1|
|29    |finn_design_StreamingDataWidthConverter_rtl_18_0 |         1|
|30    |finn_design_StreamingDataWidthConverter_rtl_19_0 |         1|
|31    |finn_design_StreamingDataWidthConverter_rtl_2_0  |         1|
|32    |finn_design_StreamingDataWidthConverter_rtl_20_0 |         1|
|33    |finn_design_StreamingDataWidthConverter_rtl_21_0 |         1|
|34    |finn_design_StreamingDataWidthConverter_rtl_22_0 |         1|
|35    |finn_design_StreamingDataWidthConverter_rtl_23_0 |         1|
|36    |finn_design_StreamingDataWidthConverter_rtl_24_0 |         1|
|37    |finn_design_StreamingDataWidthConverter_rtl_3_0  |         1|
|38    |finn_design_StreamingDataWidthConverter_rtl_4_0  |         1|
|39    |finn_design_StreamingDataWidthConverter_rtl_5_0  |         1|
|40    |finn_design_StreamingDataWidthConverter_rtl_6_0  |         1|
|41    |finn_design_StreamingDataWidthConverter_rtl_7_0  |         1|
|42    |finn_design_StreamingDataWidthConverter_rtl_8_0  |         1|
|43    |finn_design_StreamingDataWidthConverter_rtl_9_0  |         1|
|44    |finn_design_StreamingFIFO_rtl_0_0                |         1|
|45    |finn_design_StreamingFIFO_rtl_1_0                |         1|
|46    |finn_design_StreamingFIFO_rtl_10_0               |         1|
|47    |finn_design_StreamingFIFO_rtl_11_0               |         1|
|48    |finn_design_StreamingFIFO_rtl_12_0               |         1|
|49    |finn_design_StreamingFIFO_rtl_13_0               |         1|
|50    |finn_design_StreamingFIFO_rtl_14_0               |         1|
|51    |finn_design_StreamingFIFO_rtl_15_0               |         1|
|52    |finn_design_StreamingFIFO_rtl_16_0               |         1|
|53    |finn_design_StreamingFIFO_rtl_17_0               |         1|
|54    |finn_design_StreamingFIFO_rtl_18_0               |         1|
|55    |finn_design_StreamingFIFO_rtl_19_0               |         1|
|56    |finn_design_StreamingFIFO_rtl_2_0                |         1|
|57    |finn_design_StreamingFIFO_rtl_20_0               |         1|
|58    |finn_design_StreamingFIFO_rtl_21_0               |         1|
|59    |finn_design_StreamingFIFO_rtl_22_0               |         1|
|60    |finn_design_StreamingFIFO_rtl_23_0               |         1|
|61    |finn_design_StreamingFIFO_rtl_24_0               |         1|
|62    |finn_design_StreamingFIFO_rtl_25_0               |         1|
|63    |finn_design_StreamingFIFO_rtl_26_0               |         1|
|64    |finn_design_StreamingFIFO_rtl_27_0               |         1|
|65    |finn_design_StreamingFIFO_rtl_28_0               |         1|
|66    |finn_design_StreamingFIFO_rtl_29_0               |         1|
|67    |finn_design_StreamingFIFO_rtl_3_0                |         1|
|68    |finn_design_StreamingFIFO_rtl_30_0               |         1|
|69    |finn_design_StreamingFIFO_rtl_31_0               |         1|
|70    |finn_design_StreamingFIFO_rtl_32_0               |         1|
|71    |finn_design_StreamingFIFO_rtl_33_0               |         1|
|72    |finn_design_StreamingFIFO_rtl_34_0               |         1|
|73    |finn_design_StreamingFIFO_rtl_35_0               |         1|
|74    |finn_design_StreamingFIFO_rtl_36_0               |         1|
|75    |finn_design_StreamingFIFO_rtl_37_0               |         1|
|76    |finn_design_StreamingFIFO_rtl_38_0               |         1|
|77    |finn_design_StreamingFIFO_rtl_39_0               |         1|
|78    |finn_design_StreamingFIFO_rtl_4_0                |         1|
|79    |finn_design_StreamingFIFO_rtl_40_0               |         1|
|80    |finn_design_StreamingFIFO_rtl_41_0               |         1|
|81    |finn_design_StreamingFIFO_rtl_42_0               |         1|
|82    |finn_design_StreamingFIFO_rtl_43_0               |         1|
|83    |finn_design_StreamingFIFO_rtl_44_0               |         1|
|84    |finn_design_StreamingFIFO_rtl_45_0               |         1|
|85    |finn_design_StreamingFIFO_rtl_46_0               |         1|
|86    |finn_design_StreamingFIFO_rtl_47_0               |         1|
|87    |finn_design_StreamingFIFO_rtl_48_0               |         1|
|88    |finn_design_StreamingFIFO_rtl_49_0               |         1|
|89    |finn_design_StreamingFIFO_rtl_5_0                |         1|
|90    |finn_design_StreamingFIFO_rtl_50_0               |         1|
|91    |finn_design_StreamingFIFO_rtl_51_0               |         1|
|92    |finn_design_StreamingFIFO_rtl_52_0               |         1|
|93    |finn_design_StreamingFIFO_rtl_53_0               |         1|
|94    |finn_design_StreamingFIFO_rtl_54_0               |         1|
|95    |finn_design_StreamingFIFO_rtl_55_0               |         1|
|96    |finn_design_StreamingFIFO_rtl_56_0               |         1|
|97    |finn_design_StreamingFIFO_rtl_57_0               |         1|
|98    |finn_design_StreamingFIFO_rtl_58_0               |         1|
|99    |finn_design_StreamingFIFO_rtl_6_0                |         1|
|100   |finn_design_StreamingFIFO_rtl_7_0                |         1|
|101   |finn_design_StreamingFIFO_rtl_8_0                |         1|
|102   |finn_design_StreamingFIFO_rtl_9_0                |         1|
|103   |finn_design_StreamingMaxPool_hls_0_0             |         1|
|104   |finn_design_StreamingMaxPool_hls_1_0             |         1|
|105   |finn_design_StreamingMaxPool_hls_2_0             |         1|
|106   |finn_design_StreamingMaxPool_hls_3_0             |         1|
|107   |finn_design_StreamingMaxPool_hls_4_0             |         1|
|108   |finn_design_MVAU_hls_0_0                         |         1|
|109   |finn_design_MVAU_hls_0_wstrm_0                   |         1|
|110   |finn_design_MVAU_hls_1_0                         |         1|
|111   |finn_design_MVAU_hls_1_wstrm_0                   |         1|
|112   |finn_design_MVAU_hls_2_0                         |         1|
|113   |finn_design_MVAU_hls_2_wstrm_0                   |         1|
|114   |finn_design_MVAU_hls_3_0                         |         1|
|115   |finn_design_MVAU_hls_3_wstrm_0                   |         1|
|116   |finn_design_MVAU_hls_4_0                         |         1|
|117   |finn_design_MVAU_hls_4_wstrm_0                   |         1|
|118   |finn_design_MVAU_hls_5_0                         |         1|
|119   |finn_design_MVAU_hls_5_wstrm_0                   |         1|
|120   |finn_design_MVAU_hls_6_0                         |         1|
|121   |finn_design_MVAU_hls_6_wstrm_0                   |         1|
|122   |finn_design_MVAU_hls_7_0                         |         1|
|123   |finn_design_MVAU_hls_7_wstrm_0                   |         1|
|124   |finn_design_MVAU_hls_8_0                         |         1|
|125   |finn_design_MVAU_hls_8_wstrm_0                   |         1|
|126   |finn_design_MVAU_hls_9_0                         |         1|
|127   |finn_design_MVAU_hls_9_wstrm_0                   |         1|
+------+-------------------------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------------------+------+
|      |Cell                                           |Count |
+------+-----------------------------------------------+------+
|1     |finn_design_ConvolutionInputGenerator_rtl_0    |     1|
|2     |finn_design_ConvolutionInputGenerator_rtl_1    |     1|
|3     |finn_design_ConvolutionInputGenerator_rtl_2    |     1|
|4     |finn_design_ConvolutionInputGenerator_rtl_3    |     1|
|5     |finn_design_ConvolutionInputGenerator_rtl_4    |     1|
|6     |finn_design_ConvolutionInputGenerator_rtl_5    |     1|
|7     |finn_design_ConvolutionInputGenerator_rtl_6    |     1|
|8     |finn_design_ConvolutionInputGenerator_rtl_7    |     1|
|9     |finn_design_ConvolutionInputGenerator_rtl_8    |     1|
|10    |finn_design_FMPadding_rtl_0                    |     1|
|11    |finn_design_FMPadding_rtl_1                    |     1|
|12    |finn_design_FMPadding_rtl_2                    |     1|
|13    |finn_design_FMPadding_rtl_3                    |     1|
|14    |finn_design_FMPadding_rtl_4                    |     1|
|15    |finn_design_FMPadding_rtl_5                    |     1|
|16    |finn_design_FMPadding_rtl_6                    |     1|
|17    |finn_design_FMPadding_rtl_7                    |     1|
|18    |finn_design_FMPadding_rtl_8                    |     1|
|19    |finn_design_MVAU_hls_0                         |     1|
|20    |finn_design_MVAU_hls_0_wstrm                   |     1|
|21    |finn_design_MVAU_hls_1                         |     1|
|22    |finn_design_MVAU_hls_1_wstrm                   |     1|
|23    |finn_design_MVAU_hls_2                         |     1|
|24    |finn_design_MVAU_hls_2_wstrm                   |     1|
|25    |finn_design_MVAU_hls_3                         |     1|
|26    |finn_design_MVAU_hls_3_wstrm                   |     1|
|27    |finn_design_MVAU_hls_4                         |     1|
|28    |finn_design_MVAU_hls_4_wstrm                   |     1|
|29    |finn_design_MVAU_hls_5                         |     1|
|30    |finn_design_MVAU_hls_5_wstrm                   |     1|
|31    |finn_design_MVAU_hls_6                         |     1|
|32    |finn_design_MVAU_hls_6_wstrm                   |     1|
|33    |finn_design_MVAU_hls_7                         |     1|
|34    |finn_design_MVAU_hls_7_wstrm                   |     1|
|35    |finn_design_MVAU_hls_8                         |     1|
|36    |finn_design_MVAU_hls_8_wstrm                   |     1|
|37    |finn_design_MVAU_hls_9                         |     1|
|38    |finn_design_MVAU_hls_9_wstrm                   |     1|
|39    |finn_design_StreamingDataWidthConverter_rtl_0  |     1|
|40    |finn_design_StreamingDataWidthConverter_rtl_10 |     1|
|41    |finn_design_StreamingDataWidthConverter_rtl_11 |     1|
|42    |finn_design_StreamingDataWidthConverter_rtl_12 |     1|
|43    |finn_design_StreamingDataWidthConverter_rtl_13 |     1|
|44    |finn_design_StreamingDataWidthConverter_rtl_14 |     1|
|45    |finn_design_StreamingDataWidthConverter_rtl_15 |     1|
|46    |finn_design_StreamingDataWidthConverter_rtl_16 |     1|
|47    |finn_design_StreamingDataWidthConverter_rtl_17 |     1|
|48    |finn_design_StreamingDataWidthConverter_rtl_18 |     1|
|49    |finn_design_StreamingDataWidthConverter_rtl_19 |     1|
|50    |finn_design_StreamingDataWidthConverter_rtl_1  |     1|
|51    |finn_design_StreamingDataWidthConverter_rtl_20 |     1|
|52    |finn_design_StreamingDataWidthConverter_rtl_21 |     1|
|53    |finn_design_StreamingDataWidthConverter_rtl_22 |     1|
|54    |finn_design_StreamingDataWidthConverter_rtl_23 |     1|
|55    |finn_design_StreamingDataWidthConverter_rtl_24 |     1|
|56    |finn_design_StreamingDataWidthConverter_rtl_2  |     1|
|57    |finn_design_StreamingDataWidthConverter_rtl_3  |     1|
|58    |finn_design_StreamingDataWidthConverter_rtl_4  |     1|
|59    |finn_design_StreamingDataWidthConverter_rtl_5  |     1|
|60    |finn_design_StreamingDataWidthConverter_rtl_6  |     1|
|61    |finn_design_StreamingDataWidthConverter_rtl_7  |     1|
|62    |finn_design_StreamingDataWidthConverter_rtl_8  |     1|
|63    |finn_design_StreamingDataWidthConverter_rtl_9  |     1|
|64    |finn_design_StreamingFIFO_rtl_0                |     1|
|65    |finn_design_StreamingFIFO_rtl_10               |     1|
|66    |finn_design_StreamingFIFO_rtl_11               |     1|
|67    |finn_design_StreamingFIFO_rtl_12               |     1|
|68    |finn_design_StreamingFIFO_rtl_13               |     1|
|69    |finn_design_StreamingFIFO_rtl_14               |     1|
|70    |finn_design_StreamingFIFO_rtl_15               |     1|
|71    |finn_design_StreamingFIFO_rtl_16               |     1|
|72    |finn_design_StreamingFIFO_rtl_17               |     1|
|73    |finn_design_StreamingFIFO_rtl_18               |     1|
|74    |finn_design_StreamingFIFO_rtl_19               |     1|
|75    |finn_design_StreamingFIFO_rtl_1                |     1|
|76    |finn_design_StreamingFIFO_rtl_20               |     1|
|77    |finn_design_StreamingFIFO_rtl_21               |     1|
|78    |finn_design_StreamingFIFO_rtl_22               |     1|
|79    |finn_design_StreamingFIFO_rtl_23               |     1|
|80    |finn_design_StreamingFIFO_rtl_24               |     1|
|81    |finn_design_StreamingFIFO_rtl_25               |     1|
|82    |finn_design_StreamingFIFO_rtl_26               |     1|
|83    |finn_design_StreamingFIFO_rtl_27               |     1|
|84    |finn_design_StreamingFIFO_rtl_28               |     1|
|85    |finn_design_StreamingFIFO_rtl_29               |     1|
|86    |finn_design_StreamingFIFO_rtl_2                |     1|
|87    |finn_design_StreamingFIFO_rtl_30               |     1|
|88    |finn_design_StreamingFIFO_rtl_31               |     1|
|89    |finn_design_StreamingFIFO_rtl_32               |     1|
|90    |finn_design_StreamingFIFO_rtl_33               |     1|
|91    |finn_design_StreamingFIFO_rtl_34               |     1|
|92    |finn_design_StreamingFIFO_rtl_35               |     1|
|93    |finn_design_StreamingFIFO_rtl_36               |     1|
|94    |finn_design_StreamingFIFO_rtl_37               |     1|
|95    |finn_design_StreamingFIFO_rtl_38               |     1|
|96    |finn_design_StreamingFIFO_rtl_39               |     1|
|97    |finn_design_StreamingFIFO_rtl_3                |     1|
|98    |finn_design_StreamingFIFO_rtl_40               |     1|
|99    |finn_design_StreamingFIFO_rtl_41               |     1|
|100   |finn_design_StreamingFIFO_rtl_42               |     1|
|101   |finn_design_StreamingFIFO_rtl_43               |     1|
|102   |finn_design_StreamingFIFO_rtl_44               |     1|
|103   |finn_design_StreamingFIFO_rtl_45               |     1|
|104   |finn_design_StreamingFIFO_rtl_46               |     1|
|105   |finn_design_StreamingFIFO_rtl_47               |     1|
|106   |finn_design_StreamingFIFO_rtl_48               |     1|
|107   |finn_design_StreamingFIFO_rtl_49               |     1|
|108   |finn_design_StreamingFIFO_rtl_4                |     1|
|109   |finn_design_StreamingFIFO_rtl_50               |     1|
|110   |finn_design_StreamingFIFO_rtl_51               |     1|
|111   |finn_design_StreamingFIFO_rtl_52               |     1|
|112   |finn_design_StreamingFIFO_rtl_53               |     1|
|113   |finn_design_StreamingFIFO_rtl_54               |     1|
|114   |finn_design_StreamingFIFO_rtl_55               |     1|
|115   |finn_design_StreamingFIFO_rtl_56               |     1|
|116   |finn_design_StreamingFIFO_rtl_57               |     1|
|117   |finn_design_StreamingFIFO_rtl_58               |     1|
|118   |finn_design_StreamingFIFO_rtl_5                |     1|
|119   |finn_design_StreamingFIFO_rtl_6                |     1|
|120   |finn_design_StreamingFIFO_rtl_7                |     1|
|121   |finn_design_StreamingFIFO_rtl_8                |     1|
|122   |finn_design_StreamingFIFO_rtl_9                |     1|
|123   |finn_design_StreamingMaxPool_hls_0             |     1|
|124   |finn_design_StreamingMaxPool_hls_1             |     1|
|125   |finn_design_StreamingMaxPool_hls_2             |     1|
|126   |finn_design_StreamingMaxPool_hls_3             |     1|
|127   |finn_design_StreamingMaxPool_hls_4             |     1|
|128   |IBUF                                           |    28|
|129   |OBUF                                           |    10|
+------+-----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 2172.137 ; gain = 0.000 ; free physical = 14662 ; free virtual = 19834
Synthesis current peak Physical Memory [PSS] (MB): peak = 1658.131; parent = 1410.207; children = 247.987
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3129.848; parent = 2126.758; children = 1003.090
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2172.137 ; gain = 0.000 ; free physical = 14625 ; free virtual = 19798
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 2172.137 ; gain = 0.000 ; free physical = 14693 ; free virtual = 19864
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2172.137 ; gain = 0.000 ; free physical = 14763 ; free virtual = 19950
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2172.137 ; gain = 0.000 ; free physical = 14533 ; free virtual = 19726
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 5accfb02
INFO: [Common 17-83] Releasing license: Synthesis
320 Infos, 179 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2172.137 ; gain = 0.000 ; free physical = 14692 ; free virtual = 19884
INFO: [Common 17-1381] The checkpoint '/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/synth_1/finn_design_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file finn_design_wrapper_utilization_synth.rpt -pb finn_design_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 16 18:46:33 2026...
