CAPI=2:
name: hasunosora:unit:sync_areset:0.1a0
description: Synchronized Asynchronous Reset (Asynchronous Reset w/ Synchronized Release)

filesets:
  rtl:
    depend:
      - ">=hasunosora:infra:include:0.1a0"
    files:
      - rtl/unit/hs_unit_sync_areset.sv
    file_type: systemVerilogSource

targets:
  default:
    filesets:
      - rtl

