{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711592836257 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711592836259 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711592836259 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711592836259 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711592836259 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711592836259 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711592836259 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711592836259 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711592836259 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711592836259 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711592836259 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711592836259 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711592836259 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711592836259 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711592836259 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711592836259 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 27 21:27:16 2024 " "Processing started: Wed Mar 27 21:27:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711592836259 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592836259 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592836259 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711592836826 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711592836826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/MIPS_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/MIPS_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_types " "Found design unit 1: MIPS_types" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/MIPS_types.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845766 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MIPS_types-body " "Found design unit 2: MIPS_types-body" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/MIPS_types.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592845766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-structural " "Found design unit 1: ALU-structural" {  } { { "../../proj/src/TopLevel/ALU.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845770 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../proj/src/TopLevel/ALU.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592845770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/AddSub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/AddSub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddSub-structural " "Found design unit 1: AddSub-structural" {  } { { "../../proj/src/TopLevel/AddSub.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/AddSub.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845770 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddSub " "Found entity 1: AddSub" {  } { { "../../proj/src/TopLevel/AddSub.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/AddSub.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592845770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-structure " "Found design unit 1: Adder-structure" {  } { { "../../proj/src/TopLevel/Adder.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Adder.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845770 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "../../proj/src/TopLevel/Adder.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Adder.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592845770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/BarrelDecoder5_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/BarrelDecoder5_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BarrelDecoder5_32-structural " "Found design unit 1: BarrelDecoder5_32-structural" {  } { { "../../proj/src/TopLevel/BarrelDecoder5_32.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/BarrelDecoder5_32.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845771 ""} { "Info" "ISGN_ENTITY_NAME" "1 BarrelDecoder5_32 " "Found entity 1: BarrelDecoder5_32" {  } { { "../../proj/src/TopLevel/BarrelDecoder5_32.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/BarrelDecoder5_32.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592845771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/BarrelShifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/BarrelShifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BarrelShifter-structural " "Found design unit 1: BarrelShifter-structural" {  } { { "../../proj/src/TopLevel/BarrelShifter.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/BarrelShifter.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845771 ""} { "Info" "ISGN_ENTITY_NAME" "1 BarrelShifter " "Found entity 1: BarrelShifter" {  } { { "../../proj/src/TopLevel/BarrelShifter.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/BarrelShifter.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592845771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Complementor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Complementor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complementor-structural " "Found design unit 1: Complementor-structural" {  } { { "../../proj/src/TopLevel/Complementor.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Complementor.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845771 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complementor " "Found entity 1: Complementor" {  } { { "../../proj/src/TopLevel/Complementor.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Complementor.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592845771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlLogic-structural " "Found design unit 1: ControlLogic-structural" {  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845772 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlLogic " "Found entity 1: ControlLogic" {  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592845772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Dataflow_Mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Dataflow_Mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dataflow_Mux2_1-dataflow " "Found design unit 1: Dataflow_Mux2_1-dataflow" {  } { { "../../proj/src/TopLevel/Dataflow_Mux2_1.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Dataflow_Mux2_1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845772 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dataflow_Mux2_1 " "Found entity 1: Dataflow_Mux2_1" {  } { { "../../proj/src/TopLevel/Dataflow_Mux2_1.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Dataflow_Mux2_1.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592845772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Decoder5_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Decoder5_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder5_32-structural " "Found design unit 1: Decoder5_32-structural" {  } { { "../../proj/src/TopLevel/Decoder5_32.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Decoder5_32.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845773 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder5_32 " "Found entity 1: Decoder5_32" {  } { { "../../proj/src/TopLevel/Decoder5_32.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Decoder5_32.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592845773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/FetchLogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/FetchLogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FetchLogic-structural " "Found design unit 1: FetchLogic-structural" {  } { { "../../proj/src/TopLevel/FetchLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/FetchLogic.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845773 ""} { "Info" "ISGN_ENTITY_NAME" "1 FetchLogic " "Found entity 1: FetchLogic" {  } { { "../../proj/src/TopLevel/FetchLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/FetchLogic.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592845773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/LeftShifter16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/LeftShifter16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LeftShifter16-Behavioral " "Found design unit 1: LeftShifter16-Behavioral" {  } { { "../../proj/src/TopLevel/LeftShifter16.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/LeftShifter16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845774 ""} { "Info" "ISGN_ENTITY_NAME" "1 LeftShifter16 " "Found entity 1: LeftShifter16" {  } { { "../../proj/src/TopLevel/LeftShifter16.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/LeftShifter16.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592845774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_Processor-structure " "Found design unit 1: MIPS_Processor-structure" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845774 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592845774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Nbit_8t1Mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Nbit_8t1Mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nbit_8t1Mux-Structural " "Found design unit 1: Nbit_8t1Mux-Structural" {  } { { "../../proj/src/TopLevel/Nbit_8t1Mux.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Nbit_8t1Mux.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845775 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nbit_8t1Mux " "Found entity 1: Nbit_8t1Mux" {  } { { "../../proj/src/TopLevel/Nbit_8t1Mux.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Nbit_8t1Mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592845775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Nbit_AddSub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Nbit_AddSub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nbit_AddSub-structural " "Found design unit 1: Nbit_AddSub-structural" {  } { { "../../proj/src/TopLevel/Nbit_AddSub.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Nbit_AddSub.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845775 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nbit_AddSub " "Found entity 1: Nbit_AddSub" {  } { { "../../proj/src/TopLevel/Nbit_AddSub.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Nbit_AddSub.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592845775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Nbit_andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Nbit_andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nbit_andg2-structural " "Found design unit 1: Nbit_andg2-structural" {  } { { "../../proj/src/TopLevel/Nbit_andg2.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Nbit_andg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845775 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nbit_andg2 " "Found entity 1: Nbit_andg2" {  } { { "../../proj/src/TopLevel/Nbit_andg2.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Nbit_andg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592845775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Nbit_full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Nbit_full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nbit_full_adder-structural " "Found design unit 1: Nbit_full_adder-structural" {  } { { "../../proj/src/TopLevel/Nbit_full_adder.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Nbit_full_adder.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845775 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nbit_full_adder " "Found entity 1: Nbit_full_adder" {  } { { "../../proj/src/TopLevel/Nbit_full_adder.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Nbit_full_adder.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592845775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Nbit_org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Nbit_org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nbit_org2-structural " "Found design unit 1: Nbit_org2-structural" {  } { { "../../proj/src/TopLevel/Nbit_org2.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Nbit_org2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845776 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nbit_org2 " "Found entity 1: Nbit_org2" {  } { { "../../proj/src/TopLevel/Nbit_org2.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Nbit_org2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592845776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Nbit_xorg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Nbit_xorg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nbit_xorg2-structural " "Found design unit 1: Nbit_xorg2-structural" {  } { { "../../proj/src/TopLevel/Nbit_xorg2.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Nbit_xorg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845776 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nbit_xorg2 " "Found entity 1: Nbit_xorg2" {  } { { "../../proj/src/TopLevel/Nbit_xorg2.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Nbit_xorg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592845776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/NegativeChecker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/NegativeChecker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NegativeChecker-Behavioral " "Found design unit 1: NegativeChecker-Behavioral" {  } { { "../../proj/src/TopLevel/NegativeChecker.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/NegativeChecker.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845776 ""} { "Info" "ISGN_ENTITY_NAME" "1 NegativeChecker " "Found entity 1: NegativeChecker" {  } { { "../../proj/src/TopLevel/NegativeChecker.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/NegativeChecker.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592845776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/PC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-structural " "Found design unit 1: PC-structural" {  } { { "../../proj/src/TopLevel/PC.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/PC.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845776 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../../proj/src/TopLevel/PC.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/PC.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592845776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Reg32File.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Reg32File.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg32File-structural " "Found design unit 1: Reg32File-structural" {  } { { "../../proj/src/TopLevel/Reg32File.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Reg32File.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845777 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg32File " "Found entity 1: Reg32File" {  } { { "../../proj/src/TopLevel/Reg32File.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Reg32File.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592845777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/RegFile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/RegFile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-structural " "Found design unit 1: RegFile-structural" {  } { { "../../proj/src/TopLevel/RegFile.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/RegFile.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845777 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "../../proj/src/TopLevel/RegFile.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/RegFile.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592845777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Structual_full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Structual_full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Structual_full_adder-structure " "Found design unit 1: Structual_full_adder-structure" {  } { { "../../proj/src/TopLevel/Structual_full_adder.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Structual_full_adder.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845777 ""} { "Info" "ISGN_ENTITY_NAME" "1 Structual_full_adder " "Found entity 1: Structual_full_adder" {  } { { "../../proj/src/TopLevel/Structual_full_adder.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Structual_full_adder.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592845777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ZeroChecker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ZeroChecker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ZeroChecker-structural " "Found design unit 1: ZeroChecker-structural" {  } { { "../../proj/src/TopLevel/ZeroChecker.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ZeroChecker.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845778 ""} { "Info" "ISGN_ENTITY_NAME" "1 ZeroChecker " "Found entity 1: ZeroChecker" {  } { { "../../proj/src/TopLevel/ZeroChecker.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ZeroChecker.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592845778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2-dataflow " "Found design unit 1: andg2-dataflow" {  } { { "../../proj/src/TopLevel/andg2.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/andg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845778 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2 " "Found entity 1: andg2" {  } { { "../../proj/src/TopLevel/andg2.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/andg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592845778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg-mixed " "Found design unit 1: dffg-mixed" {  } { { "../../proj/src/TopLevel/dffg.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845778 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg " "Found entity 1: dffg" {  } { { "../../proj/src/TopLevel/dffg.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592845778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/dffg1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/dffg1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg1-mixed " "Found design unit 1: dffg1-mixed" {  } { { "../../proj/src/TopLevel/dffg1.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/dffg1.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845778 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg1 " "Found entity 1: dffg1" {  } { { "../../proj/src/TopLevel/dffg1.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/dffg1.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592845778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/extender16_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/extender16_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extender16_32-structural " "Found design unit 1: extender16_32-structural" {  } { { "../../proj/src/TopLevel/extender16_32.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/extender16_32.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845779 ""} { "Info" "ISGN_ENTITY_NAME" "1 extender16_32 " "Found entity 1: extender16_32" {  } { { "../../proj/src/TopLevel/extender16_32.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/extender16_32.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592845779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/invg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/invg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg-dataflow " "Found design unit 1: invg-dataflow" {  } { { "../../proj/src/TopLevel/invg.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/invg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845779 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg " "Found entity 1: invg" {  } { { "../../proj/src/TopLevel/invg.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/invg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592845779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845779 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592845779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/mux2t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/mux2t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_N-structural " "Found design unit 1: mux2t1_N-structural" {  } { { "../../proj/src/TopLevel/mux2t1_N.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/mux2t1_N.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845780 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_N " "Found entity 1: mux2t1_N" {  } { { "../../proj/src/TopLevel/mux2t1_N.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/mux2t1_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592845780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/mux2to1DF.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/mux2to1DF.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1DF-dataflow " "Found design unit 1: mux2to1DF-dataflow" {  } { { "../../proj/src/TopLevel/mux2to1DF.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/mux2to1DF.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845780 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1DF " "Found entity 1: mux2to1DF" {  } { { "../../proj/src/TopLevel/mux2to1DF.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/mux2to1DF.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592845780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/mux32_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/mux32_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32_1-structural " "Found design unit 1: mux32_1-structural" {  } { { "../../proj/src/TopLevel/mux32_1.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/mux32_1.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845780 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32_1 " "Found entity 1: mux32_1" {  } { { "../../proj/src/TopLevel/mux32_1.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/mux32_1.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592845780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/mux4to1DF.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/mux4to1DF.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1DF-dataflow " "Found design unit 1: mux4to1DF-dataflow" {  } { { "../../proj/src/TopLevel/mux4to1DF.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/mux4to1DF.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845781 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1DF " "Found entity 1: mux4to1DF" {  } { { "../../proj/src/TopLevel/mux4to1DF.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/mux4to1DF.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592845781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2-dataflow " "Found design unit 1: org2-dataflow" {  } { { "../../proj/src/TopLevel/org2.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/org2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845781 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2 " "Found entity 1: org2" {  } { { "../../proj/src/TopLevel/org2.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/org2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592845781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/xorg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/xorg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg2-dataflow " "Found design unit 1: xorg2-dataflow" {  } { { "../../proj/src/TopLevel/xorg2.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/xorg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845781 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg2 " "Found entity 1: xorg2" {  } { { "../../proj/src/TopLevel/xorg2.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/xorg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711592845781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592845781 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711592846010 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt MIPS_Processor.vhd(54) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(54): object \"s_Halt\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711592846010 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Ovfl MIPS_Processor.vhd(57) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(57): object \"s_Ovfl\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711592846010 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_MemRead MIPS_Processor.vhd(68) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(68): object \"s_MemRead\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711592846011 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_carryOut MIPS_Processor.vhd(99) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(99): object \"s_carryOut\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711592846011 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_negative MIPS_Processor.vhd(100) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(100): object \"s_negative\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711592846011 "|MIPS_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "IMem" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711592846074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlLogic ControlLogic:CL " "Elaborating entity \"ControlLogic\" for hierarchy \"ControlLogic:CL\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "CL" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711592846083 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_RegDst ControlLogic.vhd(64) " "VHDL Process Statement warning at ControlLogic.vhd(64): inferring latch(es) for signal or variable \"o_RegDst\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1711592846084 "|MIPS_Processor|ControlLogic:CL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_RegWrite ControlLogic.vhd(64) " "VHDL Process Statement warning at ControlLogic.vhd(64): inferring latch(es) for signal or variable \"o_RegWrite\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1711592846084 "|MIPS_Processor|ControlLogic:CL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_MemWrite ControlLogic.vhd(64) " "VHDL Process Statement warning at ControlLogic.vhd(64): inferring latch(es) for signal or variable \"o_MemWrite\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1711592846084 "|MIPS_Processor|ControlLogic:CL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_MemRead ControlLogic.vhd(64) " "VHDL Process Statement warning at ControlLogic.vhd(64): inferring latch(es) for signal or variable \"o_MemRead\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1711592846084 "|MIPS_Processor|ControlLogic:CL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_MemToReg ControlLogic.vhd(64) " "VHDL Process Statement warning at ControlLogic.vhd(64): inferring latch(es) for signal or variable \"o_MemToReg\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1711592846084 "|MIPS_Processor|ControlLogic:CL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_ALUsrc ControlLogic.vhd(64) " "VHDL Process Statement warning at ControlLogic.vhd(64): inferring latch(es) for signal or variable \"o_ALUsrc\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1711592846084 "|MIPS_Processor|ControlLogic:CL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_lw ControlLogic.vhd(64) " "VHDL Process Statement warning at ControlLogic.vhd(64): inferring latch(es) for signal or variable \"o_lw\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1711592846084 "|MIPS_Processor|ControlLogic:CL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_HoB ControlLogic.vhd(64) " "VHDL Process Statement warning at ControlLogic.vhd(64): inferring latch(es) for signal or variable \"o_HoB\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1711592846084 "|MIPS_Processor|ControlLogic:CL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_sign ControlLogic.vhd(64) " "VHDL Process Statement warning at ControlLogic.vhd(64): inferring latch(es) for signal or variable \"o_sign\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1711592846084 "|MIPS_Processor|ControlLogic:CL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Branch ControlLogic.vhd(64) " "VHDL Process Statement warning at ControlLogic.vhd(64): inferring latch(es) for signal or variable \"o_Branch\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1711592846084 "|MIPS_Processor|ControlLogic:CL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Branchne ControlLogic.vhd(64) " "VHDL Process Statement warning at ControlLogic.vhd(64): inferring latch(es) for signal or variable \"o_Branchne\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1711592846084 "|MIPS_Processor|ControlLogic:CL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Return ControlLogic.vhd(64) " "VHDL Process Statement warning at ControlLogic.vhd(64): inferring latch(es) for signal or variable \"o_Return\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1711592846084 "|MIPS_Processor|ControlLogic:CL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Link ControlLogic.vhd(64) " "VHDL Process Statement warning at ControlLogic.vhd(64): inferring latch(es) for signal or variable \"o_Link\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1711592846084 "|MIPS_Processor|ControlLogic:CL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Jump ControlLogic.vhd(64) " "VHDL Process Statement warning at ControlLogic.vhd(64): inferring latch(es) for signal or variable \"o_Jump\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1711592846084 "|MIPS_Processor|ControlLogic:CL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_ALUnAddSub ControlLogic.vhd(64) " "VHDL Process Statement warning at ControlLogic.vhd(64): inferring latch(es) for signal or variable \"o_ALUnAddSub\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1711592846084 "|MIPS_Processor|ControlLogic:CL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_ALUout ControlLogic.vhd(64) " "VHDL Process Statement warning at ControlLogic.vhd(64): inferring latch(es) for signal or variable \"o_ALUout\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1711592846084 "|MIPS_Processor|ControlLogic:CL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_ShiftLorR ControlLogic.vhd(64) " "VHDL Process Statement warning at ControlLogic.vhd(64): inferring latch(es) for signal or variable \"o_ShiftLorR\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1711592846084 "|MIPS_Processor|ControlLogic:CL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_ShiftArithemtic ControlLogic.vhd(64) " "VHDL Process Statement warning at ControlLogic.vhd(64): inferring latch(es) for signal or variable \"o_ShiftArithemtic\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1711592846084 "|MIPS_Processor|ControlLogic:CL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Unsigned ControlLogic.vhd(64) " "VHDL Process Statement warning at ControlLogic.vhd(64): inferring latch(es) for signal or variable \"o_Unsigned\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1711592846084 "|MIPS_Processor|ControlLogic:CL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_SHAMT ControlLogic.vhd(64) " "VHDL Process Statement warning at ControlLogic.vhd(64): inferring latch(es) for signal or variable \"o_SHAMT\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1711592846084 "|MIPS_Processor|ControlLogic:CL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Lui ControlLogic.vhd(64) " "VHDL Process Statement warning at ControlLogic.vhd(64): inferring latch(es) for signal or variable \"o_Lui\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1711592846084 "|MIPS_Processor|ControlLogic:CL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_Halt ControlLogic.vhd(64) " "VHDL Process Statement warning at ControlLogic.vhd(64): inferring latch(es) for signal or variable \"o_Halt\", which holds its previous value in one or more paths through the process" {  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1711592846084 "|MIPS_Processor|ControlLogic:CL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Halt ControlLogic.vhd(64) " "Inferred latch for \"o_Halt\" at ControlLogic.vhd(64)" {  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592846086 "|MIPS_Processor|ControlLogic:CL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Lui ControlLogic.vhd(64) " "Inferred latch for \"o_Lui\" at ControlLogic.vhd(64)" {  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592846086 "|MIPS_Processor|ControlLogic:CL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_SHAMT ControlLogic.vhd(64) " "Inferred latch for \"o_SHAMT\" at ControlLogic.vhd(64)" {  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592846086 "|MIPS_Processor|ControlLogic:CL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Unsigned ControlLogic.vhd(64) " "Inferred latch for \"o_Unsigned\" at ControlLogic.vhd(64)" {  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592846086 "|MIPS_Processor|ControlLogic:CL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ShiftArithemtic ControlLogic.vhd(64) " "Inferred latch for \"o_ShiftArithemtic\" at ControlLogic.vhd(64)" {  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592846086 "|MIPS_Processor|ControlLogic:CL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ShiftLorR ControlLogic.vhd(64) " "Inferred latch for \"o_ShiftLorR\" at ControlLogic.vhd(64)" {  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592846086 "|MIPS_Processor|ControlLogic:CL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ALUout\[0\] ControlLogic.vhd(64) " "Inferred latch for \"o_ALUout\[0\]\" at ControlLogic.vhd(64)" {  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592846086 "|MIPS_Processor|ControlLogic:CL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ALUout\[1\] ControlLogic.vhd(64) " "Inferred latch for \"o_ALUout\[1\]\" at ControlLogic.vhd(64)" {  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592846086 "|MIPS_Processor|ControlLogic:CL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ALUout\[2\] ControlLogic.vhd(64) " "Inferred latch for \"o_ALUout\[2\]\" at ControlLogic.vhd(64)" {  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592846086 "|MIPS_Processor|ControlLogic:CL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ALUnAddSub ControlLogic.vhd(64) " "Inferred latch for \"o_ALUnAddSub\" at ControlLogic.vhd(64)" {  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592846086 "|MIPS_Processor|ControlLogic:CL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Jump ControlLogic.vhd(64) " "Inferred latch for \"o_Jump\" at ControlLogic.vhd(64)" {  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592846086 "|MIPS_Processor|ControlLogic:CL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Link ControlLogic.vhd(64) " "Inferred latch for \"o_Link\" at ControlLogic.vhd(64)" {  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592846086 "|MIPS_Processor|ControlLogic:CL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Return ControlLogic.vhd(64) " "Inferred latch for \"o_Return\" at ControlLogic.vhd(64)" {  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592846086 "|MIPS_Processor|ControlLogic:CL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Branchne ControlLogic.vhd(64) " "Inferred latch for \"o_Branchne\" at ControlLogic.vhd(64)" {  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592846087 "|MIPS_Processor|ControlLogic:CL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Branch ControlLogic.vhd(64) " "Inferred latch for \"o_Branch\" at ControlLogic.vhd(64)" {  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592846087 "|MIPS_Processor|ControlLogic:CL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_sign ControlLogic.vhd(64) " "Inferred latch for \"o_sign\" at ControlLogic.vhd(64)" {  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592846087 "|MIPS_Processor|ControlLogic:CL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_HoB ControlLogic.vhd(64) " "Inferred latch for \"o_HoB\" at ControlLogic.vhd(64)" {  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592846087 "|MIPS_Processor|ControlLogic:CL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_lw ControlLogic.vhd(64) " "Inferred latch for \"o_lw\" at ControlLogic.vhd(64)" {  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592846087 "|MIPS_Processor|ControlLogic:CL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ALUsrc ControlLogic.vhd(64) " "Inferred latch for \"o_ALUsrc\" at ControlLogic.vhd(64)" {  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592846087 "|MIPS_Processor|ControlLogic:CL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_MemToReg ControlLogic.vhd(64) " "Inferred latch for \"o_MemToReg\" at ControlLogic.vhd(64)" {  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592846087 "|MIPS_Processor|ControlLogic:CL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_MemRead ControlLogic.vhd(64) " "Inferred latch for \"o_MemRead\" at ControlLogic.vhd(64)" {  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592846087 "|MIPS_Processor|ControlLogic:CL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_MemWrite ControlLogic.vhd(64) " "Inferred latch for \"o_MemWrite\" at ControlLogic.vhd(64)" {  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592846087 "|MIPS_Processor|ControlLogic:CL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RegWrite ControlLogic.vhd(64) " "Inferred latch for \"o_RegWrite\" at ControlLogic.vhd(64)" {  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592846087 "|MIPS_Processor|ControlLogic:CL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RegDst ControlLogic.vhd(64) " "Inferred latch for \"o_RegDst\" at ControlLogic.vhd(64)" {  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592846087 "|MIPS_Processor|ControlLogic:CL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FetchLogic FetchLogic:FETCH " "Elaborating entity \"FetchLogic\" for hierarchy \"FetchLogic:FETCH\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "FETCH" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711592846098 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_null FetchLogic.vhd(103) " "Verilog HDL or VHDL warning at FetchLogic.vhd(103): object \"s_null\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/FetchLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/FetchLogic.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711592846099 "|MIPS_Processor|FetchLogic:FETCH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSub FetchLogic:FETCH\|AddSub:ALU1 " "Elaborating entity \"AddSub\" for hierarchy \"FetchLogic:FETCH\|AddSub:ALU1\"" {  } { { "../../proj/src/TopLevel/FetchLogic.vhd" "ALU1" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/FetchLogic.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711592846114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1DF FetchLogic:FETCH\|AddSub:ALU1\|mux2to1DF:MUX1 " "Elaborating entity \"mux2to1DF\" for hierarchy \"FetchLogic:FETCH\|AddSub:ALU1\|mux2to1DF:MUX1\"" {  } { { "../../proj/src/TopLevel/AddSub.vhd" "MUX1" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/AddSub.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711592846128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invg FetchLogic:FETCH\|AddSub:ALU1\|invg:invert " "Elaborating entity \"invg\" for hierarchy \"FetchLogic:FETCH\|AddSub:ALU1\|invg:invert\"" {  } { { "../../proj/src/TopLevel/AddSub.vhd" "invert" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/AddSub.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711592846133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder FetchLogic:FETCH\|AddSub:ALU1\|Adder:fullAdd " "Elaborating entity \"Adder\" for hierarchy \"FetchLogic:FETCH\|AddSub:ALU1\|Adder:fullAdd\"" {  } { { "../../proj/src/TopLevel/AddSub.vhd" "fullAdd" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/AddSub.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711592846138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorg2 FetchLogic:FETCH\|AddSub:ALU1\|Adder:fullAdd\|xorg2:xor1 " "Elaborating entity \"xorg2\" for hierarchy \"FetchLogic:FETCH\|AddSub:ALU1\|Adder:fullAdd\|xorg2:xor1\"" {  } { { "../../proj/src/TopLevel/Adder.vhd" "xor1" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Adder.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711592846144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg2 FetchLogic:FETCH\|AddSub:ALU1\|Adder:fullAdd\|andg2:notD1orD0andD2 " "Elaborating entity \"andg2\" for hierarchy \"FetchLogic:FETCH\|AddSub:ALU1\|Adder:fullAdd\|andg2:notD1orD0andD2\"" {  } { { "../../proj/src/TopLevel/Adder.vhd" "notD1orD0andD2" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Adder.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711592846149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org2 FetchLogic:FETCH\|AddSub:ALU1\|Adder:fullAdd\|org2:orS " "Elaborating entity \"org2\" for hierarchy \"FetchLogic:FETCH\|AddSub:ALU1\|Adder:fullAdd\|org2:orS\"" {  } { { "../../proj/src/TopLevel/Adder.vhd" "orS" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Adder.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711592846154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC FetchLogic:FETCH\|PC:PC4 " "Elaborating entity \"PC\" for hierarchy \"FetchLogic:FETCH\|PC:PC4\"" {  } { { "../../proj/src/TopLevel/FetchLogic.vhd" "PC4" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/FetchLogic.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711592846351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:0:DFF " "Elaborating entity \"dffg\" for hierarchy \"FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:0:DFF\"" {  } { { "../../proj/src/TopLevel/PC.vhd" "\\G_NBit_REG:0:DFF" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/PC.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711592846359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg1 FetchLogic:FETCH\|PC:PC4\|dffg1:DFF1 " "Elaborating entity \"dffg1\" for hierarchy \"FetchLogic:FETCH\|PC:PC4\|dffg1:DFF1\"" {  } { { "../../proj/src/TopLevel/PC.vhd" "DFF1" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/PC.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711592846368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg32File Reg32File:REG " "Elaborating entity \"Reg32File\" for hierarchy \"Reg32File:REG\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "REG" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711592846375 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_ZERO Reg32File.vhd(97) " "VHDL Signal Declaration warning at Reg32File.vhd(97): used explicit default value for signal \"s_ZERO\" because signal was never assigned a value" {  } { { "../../proj/src/TopLevel/Reg32File.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Reg32File.vhd" 97 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1711592846376 "|MIPS_Processor|Reg32File:REG"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_ONE Reg32File.vhd(98) " "VHDL Signal Declaration warning at Reg32File.vhd(98): used explicit default value for signal \"s_ONE\" because signal was never assigned a value" {  } { { "../../proj/src/TopLevel/Reg32File.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Reg32File.vhd" 98 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1711592846376 "|MIPS_Processor|Reg32File:REG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder5_32 Reg32File:REG\|Decoder5_32:decode5_32 " "Elaborating entity \"Decoder5_32\" for hierarchy \"Reg32File:REG\|Decoder5_32:decode5_32\"" {  } { { "../../proj/src/TopLevel/Reg32File.vhd" "decode5_32" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Reg32File.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711592846413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile Reg32File:REG\|RegFile:REG0 " "Elaborating entity \"RegFile\" for hierarchy \"Reg32File:REG\|RegFile:REG0\"" {  } { { "../../proj/src/TopLevel/Reg32File.vhd" "REG0" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Reg32File.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711592846420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32_1 Reg32File:REG\|mux32_1:mux32_1_0 " "Elaborating entity \"mux32_1\" for hierarchy \"Reg32File:REG\|mux32_1:mux32_1_0\"" {  } { { "../../proj/src/TopLevel/Reg32File.vhd" "mux32_1_0" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Reg32File.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711592846603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:A " "Elaborating entity \"ALU\" for hierarchy \"ALU:A\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "A" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711592846618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nbit_8t1Mux ALU:A\|Nbit_8t1Mux:muxxx " "Elaborating entity \"Nbit_8t1Mux\" for hierarchy \"ALU:A\|Nbit_8t1Mux:muxxx\"" {  } { { "../../proj/src/TopLevel/ALU.vhd" "muxxx" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711592846630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N ALU:A\|Nbit_8t1Mux:muxxx\|mux2t1_N:Mux0 " "Elaborating entity \"mux2t1_N\" for hierarchy \"ALU:A\|Nbit_8t1Mux:muxxx\|mux2t1_N:Mux0\"" {  } { { "../../proj/src/TopLevel/Nbit_8t1Mux.vhd" "Mux0" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Nbit_8t1Mux.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711592846641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dataflow_Mux2_1 ALU:A\|Nbit_8t1Mux:muxxx\|mux2t1_N:Mux0\|Dataflow_Mux2_1:\\G_NBit_MUX:0:MUXI " "Elaborating entity \"Dataflow_Mux2_1\" for hierarchy \"ALU:A\|Nbit_8t1Mux:muxxx\|mux2t1_N:Mux0\|Dataflow_Mux2_1:\\G_NBit_MUX:0:MUXI\"" {  } { { "../../proj/src/TopLevel/mux2t1_N.vhd" "\\G_NBit_MUX:0:MUXI" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/mux2t1_N.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711592846649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nbit_andg2 ALU:A\|Nbit_andg2:andgateoperation " "Elaborating entity \"Nbit_andg2\" for hierarchy \"ALU:A\|Nbit_andg2:andgateoperation\"" {  } { { "../../proj/src/TopLevel/ALU.vhd" "andgateoperation" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711592846695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nbit_org2 ALU:A\|Nbit_org2:orgateoperation " "Elaborating entity \"Nbit_org2\" for hierarchy \"ALU:A\|Nbit_org2:orgateoperation\"" {  } { { "../../proj/src/TopLevel/ALU.vhd" "orgateoperation" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711592846709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nbit_AddSub ALU:A\|Nbit_AddSub:adder_subtractor " "Elaborating entity \"Nbit_AddSub\" for hierarchy \"ALU:A\|Nbit_AddSub:adder_subtractor\"" {  } { { "../../proj/src/TopLevel/ALU.vhd" "adder_subtractor" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711592846724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Complementor ALU:A\|Nbit_AddSub:adder_subtractor\|Complementor:Nbit_Inverter " "Elaborating entity \"Complementor\" for hierarchy \"ALU:A\|Nbit_AddSub:adder_subtractor\|Complementor:Nbit_Inverter\"" {  } { { "../../proj/src/TopLevel/Nbit_AddSub.vhd" "Nbit_Inverter" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Nbit_AddSub.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711592846732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nbit_full_adder ALU:A\|Nbit_AddSub:adder_subtractor\|Nbit_full_adder:Nbit_Adder " "Elaborating entity \"Nbit_full_adder\" for hierarchy \"ALU:A\|Nbit_AddSub:adder_subtractor\|Nbit_full_adder:Nbit_Adder\"" {  } { { "../../proj/src/TopLevel/Nbit_AddSub.vhd" "Nbit_Adder" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Nbit_AddSub.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711592846751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Structual_full_adder ALU:A\|Nbit_AddSub:adder_subtractor\|Nbit_full_adder:Nbit_Adder\|Structual_full_adder:full_adder_0 " "Elaborating entity \"Structual_full_adder\" for hierarchy \"ALU:A\|Nbit_AddSub:adder_subtractor\|Nbit_full_adder:Nbit_Adder\|Structual_full_adder:full_adder_0\"" {  } { { "../../proj/src/TopLevel/Nbit_full_adder.vhd" "full_adder_0" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/Nbit_full_adder.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711592846761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nbit_xorg2 ALU:A\|Nbit_xorg2:xorgate " "Elaborating entity \"Nbit_xorg2\" for hierarchy \"ALU:A\|Nbit_xorg2:xorgate\"" {  } { { "../../proj/src/TopLevel/ALU.vhd" "xorgate" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711592846812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BarrelShifter ALU:A\|BarrelShifter:Shifter " "Elaborating entity \"BarrelShifter\" for hierarchy \"ALU:A\|BarrelShifter:Shifter\"" {  } { { "../../proj/src/TopLevel/ALU.vhd" "Shifter" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711592846838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1DF ALU:A\|BarrelShifter:Shifter\|mux4to1DF:\\MUX16_32:0:MUX16 " "Elaborating entity \"mux4to1DF\" for hierarchy \"ALU:A\|BarrelShifter:Shifter\|mux4to1DF:\\MUX16_32:0:MUX16\"" {  } { { "../../proj/src/TopLevel/BarrelShifter.vhd" "\\MUX16_32:0:MUX16" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/BarrelShifter.vhd" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711592846991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NegativeChecker ALU:A\|NegativeChecker:sltchecker " "Elaborating entity \"NegativeChecker\" for hierarchy \"ALU:A\|NegativeChecker:sltchecker\"" {  } { { "../../proj/src/TopLevel/ALU.vhd" "sltchecker" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711592847003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZeroChecker ALU:A\|ZeroChecker:branchchecker " "Elaborating entity \"ZeroChecker\" for hierarchy \"ALU:A\|ZeroChecker:branchchecker\"" {  } { { "../../proj/src/TopLevel/ALU.vhd" "branchchecker" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711592847008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeftShifter16 ALU:A\|LeftShifter16:luioperation " "Elaborating entity \"LeftShifter16\" for hierarchy \"ALU:A\|LeftShifter16:luioperation\"" {  } { { "../../proj/src/TopLevel/ALU.vhd" "luioperation" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711592847013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extender16_32 extender16_32:EXTEND " "Elaborating entity \"extender16_32\" for hierarchy \"extender16_32:EXTEND\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "EXTEND" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711592847024 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_data extender16_32.vhd(50) " "VHDL Signal Declaration warning at extender16_32.vhd(50): used explicit default value for signal \"s_data\" because signal was never assigned a value" {  } { { "../../proj/src/TopLevel/extender16_32.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/extender16_32.vhd" 50 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1711592847025 "|MIPS_Processor|extender16_32:EXTEND"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_mask extender16_32.vhd(52) " "VHDL Signal Declaration warning at extender16_32.vhd(52): used explicit default value for signal \"s_mask\" because signal was never assigned a value" {  } { { "../../proj/src/TopLevel/extender16_32.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/extender16_32.vhd" 52 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1711592847025 "|MIPS_Processor|extender16_32:EXTEND"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:IMem\|ram " "RAM logic \"mem:IMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../proj/src/TopLevel/mem.vhd" "ram" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1711592848103 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:DMem\|ram " "RAM logic \"mem:DMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../proj/src/TopLevel/mem.vhd" "ram" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1711592848103 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1711592848103 ""}
{ "Warning" "WINFER_UNCONVERTED_LARGE_RAM" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276002 "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1711592848546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlLogic:CL\|o_Lui " "Latch ControlLogic:CL\|o_Lui has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:11:DFF\|s_Q " "Ports D and ENA on the latch are fed by the same signal FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:11:DFF\|s_Q" {  } { { "../../proj/src/TopLevel/dffg.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711592879187 ""}  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711592879187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlLogic:CL\|o_SHAMT " "Latch ControlLogic:CL\|o_SHAMT has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:11:DFF\|s_Q " "Ports D and ENA on the latch are fed by the same signal FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:11:DFF\|s_Q" {  } { { "../../proj/src/TopLevel/dffg.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711592879187 ""}  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711592879187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlLogic:CL\|o_ALUsrc " "Latch ControlLogic:CL\|o_ALUsrc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:11:DFF\|s_Q " "Ports D and ENA on the latch are fed by the same signal FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:11:DFF\|s_Q" {  } { { "../../proj/src/TopLevel/dffg.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711592879187 ""}  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711592879187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlLogic:CL\|o_ALUout\[0\] " "Latch ControlLogic:CL\|o_ALUout\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:10:DFF\|s_Q " "Ports D and ENA on the latch are fed by the same signal FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:10:DFF\|s_Q" {  } { { "../../proj/src/TopLevel/dffg.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711592879188 ""}  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711592879188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlLogic:CL\|o_ALUout\[1\] " "Latch ControlLogic:CL\|o_ALUout\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:11:DFF\|s_Q " "Ports D and ENA on the latch are fed by the same signal FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:11:DFF\|s_Q" {  } { { "../../proj/src/TopLevel/dffg.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711592879188 ""}  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711592879188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlLogic:CL\|o_ShiftArithemtic " "Latch ControlLogic:CL\|o_ShiftArithemtic has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:11:DFF\|s_Q " "Ports D and ENA on the latch are fed by the same signal FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:11:DFF\|s_Q" {  } { { "../../proj/src/TopLevel/dffg.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711592879188 ""}  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711592879188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlLogic:CL\|o_ShiftLorR " "Latch ControlLogic:CL\|o_ShiftLorR has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:10:DFF\|s_Q " "Ports D and ENA on the latch are fed by the same signal FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:10:DFF\|s_Q" {  } { { "../../proj/src/TopLevel/dffg.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711592879188 ""}  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711592879188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlLogic:CL\|o_ALUnAddSub " "Latch ControlLogic:CL\|o_ALUnAddSub has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:10:DFF\|s_Q " "Ports D and ENA on the latch are fed by the same signal FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:10:DFF\|s_Q" {  } { { "../../proj/src/TopLevel/dffg.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711592879188 ""}  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711592879188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlLogic:CL\|o_sign " "Latch ControlLogic:CL\|o_sign has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:11:DFF\|s_Q " "Ports D and ENA on the latch are fed by the same signal FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:11:DFF\|s_Q" {  } { { "../../proj/src/TopLevel/dffg.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711592879189 ""}  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711592879189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlLogic:CL\|o_ALUout\[2\] " "Latch ControlLogic:CL\|o_ALUout\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:10:DFF\|s_Q " "Ports D and ENA on the latch are fed by the same signal FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:10:DFF\|s_Q" {  } { { "../../proj/src/TopLevel/dffg.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711592879189 ""}  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711592879189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlLogic:CL\|o_MemToReg " "Latch ControlLogic:CL\|o_MemToReg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:10:DFF\|s_Q " "Ports D and ENA on the latch are fed by the same signal FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:10:DFF\|s_Q" {  } { { "../../proj/src/TopLevel/dffg.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711592879189 ""}  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711592879189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlLogic:CL\|o_Link " "Latch ControlLogic:CL\|o_Link has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:11:DFF\|s_Q " "Ports D and ENA on the latch are fed by the same signal FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:11:DFF\|s_Q" {  } { { "../../proj/src/TopLevel/dffg.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711592879189 ""}  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711592879189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlLogic:CL\|o_RegWrite " "Latch ControlLogic:CL\|o_RegWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:10:DFF\|s_Q " "Ports D and ENA on the latch are fed by the same signal FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:10:DFF\|s_Q" {  } { { "../../proj/src/TopLevel/dffg.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711592879189 ""}  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711592879189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlLogic:CL\|o_RegDst " "Latch ControlLogic:CL\|o_RegDst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:11:DFF\|s_Q " "Ports D and ENA on the latch are fed by the same signal FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:11:DFF\|s_Q" {  } { { "../../proj/src/TopLevel/dffg.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711592879189 ""}  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711592879189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlLogic:CL\|o_Return " "Latch ControlLogic:CL\|o_Return has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:11:DFF\|s_Q " "Ports D and ENA on the latch are fed by the same signal FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:11:DFF\|s_Q" {  } { { "../../proj/src/TopLevel/dffg.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711592879190 ""}  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711592879190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlLogic:CL\|o_Jump " "Latch ControlLogic:CL\|o_Jump has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:11:DFF\|s_Q " "Ports D and ENA on the latch are fed by the same signal FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:11:DFF\|s_Q" {  } { { "../../proj/src/TopLevel/dffg.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711592879190 ""}  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711592879190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlLogic:CL\|o_Branchne " "Latch ControlLogic:CL\|o_Branchne has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:10:DFF\|s_Q " "Ports D and ENA on the latch are fed by the same signal FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:10:DFF\|s_Q" {  } { { "../../proj/src/TopLevel/dffg.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711592879190 ""}  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711592879190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlLogic:CL\|o_Branch " "Latch ControlLogic:CL\|o_Branch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:10:DFF\|s_Q " "Ports D and ENA on the latch are fed by the same signal FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:10:DFF\|s_Q" {  } { { "../../proj/src/TopLevel/dffg.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711592879190 ""}  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711592879190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlLogic:CL\|o_HoB " "Latch ControlLogic:CL\|o_HoB has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:10:DFF\|s_Q " "Ports D and ENA on the latch are fed by the same signal FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:10:DFF\|s_Q" {  } { { "../../proj/src/TopLevel/dffg.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711592879190 ""}  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711592879190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlLogic:CL\|o_lw " "Latch ControlLogic:CL\|o_lw has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:11:DFF\|s_Q " "Ports D and ENA on the latch are fed by the same signal FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:11:DFF\|s_Q" {  } { { "../../proj/src/TopLevel/dffg.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711592879190 ""}  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711592879190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlLogic:CL\|o_MemWrite " "Latch ControlLogic:CL\|o_MemWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:11:DFF\|s_Q " "Ports D and ENA on the latch are fed by the same signal FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:11:DFF\|s_Q" {  } { { "../../proj/src/TopLevel/dffg.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711592879191 ""}  } { { "../../proj/src/TopLevel/ControlLogic.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/ControlLogic.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711592879191 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../proj/src/TopLevel/dffg1.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/dffg1.vhd" 53 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1711592879465 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1711592879465 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711592913160 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711592952924 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711592952924 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[0\] " "No output dependent on input pin \"iInstAddr\[0\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711592956223 "|MIPS_Processor|iInstAddr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[1\] " "No output dependent on input pin \"iInstAddr\[1\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711592956223 "|MIPS_Processor|iInstAddr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[12\] " "No output dependent on input pin \"iInstAddr\[12\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711592956223 "|MIPS_Processor|iInstAddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[13\] " "No output dependent on input pin \"iInstAddr\[13\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711592956223 "|MIPS_Processor|iInstAddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[14\] " "No output dependent on input pin \"iInstAddr\[14\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711592956223 "|MIPS_Processor|iInstAddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[15\] " "No output dependent on input pin \"iInstAddr\[15\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711592956223 "|MIPS_Processor|iInstAddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[16\] " "No output dependent on input pin \"iInstAddr\[16\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711592956223 "|MIPS_Processor|iInstAddr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[17\] " "No output dependent on input pin \"iInstAddr\[17\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711592956223 "|MIPS_Processor|iInstAddr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[18\] " "No output dependent on input pin \"iInstAddr\[18\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711592956223 "|MIPS_Processor|iInstAddr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[19\] " "No output dependent on input pin \"iInstAddr\[19\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711592956223 "|MIPS_Processor|iInstAddr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[20\] " "No output dependent on input pin \"iInstAddr\[20\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711592956223 "|MIPS_Processor|iInstAddr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[21\] " "No output dependent on input pin \"iInstAddr\[21\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711592956223 "|MIPS_Processor|iInstAddr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[22\] " "No output dependent on input pin \"iInstAddr\[22\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711592956223 "|MIPS_Processor|iInstAddr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[23\] " "No output dependent on input pin \"iInstAddr\[23\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711592956223 "|MIPS_Processor|iInstAddr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[24\] " "No output dependent on input pin \"iInstAddr\[24\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711592956223 "|MIPS_Processor|iInstAddr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[25\] " "No output dependent on input pin \"iInstAddr\[25\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711592956223 "|MIPS_Processor|iInstAddr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[26\] " "No output dependent on input pin \"iInstAddr\[26\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711592956223 "|MIPS_Processor|iInstAddr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[27\] " "No output dependent on input pin \"iInstAddr\[27\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711592956223 "|MIPS_Processor|iInstAddr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[28\] " "No output dependent on input pin \"iInstAddr\[28\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711592956223 "|MIPS_Processor|iInstAddr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[29\] " "No output dependent on input pin \"iInstAddr\[29\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711592956223 "|MIPS_Processor|iInstAddr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[30\] " "No output dependent on input pin \"iInstAddr\[30\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711592956223 "|MIPS_Processor|iInstAddr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[31\] " "No output dependent on input pin \"iInstAddr\[31\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/mkotlarz/cpre381/proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711592956223 "|MIPS_Processor|iInstAddr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1711592956223 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "114906 " "Implemented 114906 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711592956225 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711592956225 ""} { "Info" "ICUT_CUT_TM_LCELLS" "114807 " "Implemented 114807 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711592956225 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711592956225 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 99 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1266 " "Peak virtual memory: 1266 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711592956309 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 27 21:29:16 2024 " "Processing ended: Wed Mar 27 21:29:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711592956309 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:00 " "Elapsed time: 00:02:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711592956309 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:01 " "Total CPU time (on all processors): 00:02:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711592956309 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711592956309 ""}
