<stg><name>load_graph_Pipeline_VITIS_LOOP_122_3</name>


<trans_list>

<trans id="488" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %reuse_addr_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %reuse_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %i_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %mem, void @empty_30, i32 0, i32 0, void @empty_8, i32 64, i32 1, void @empty_13, void @empty_12, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:4 %trunc_ln127_2_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %trunc_ln127_2

]]></Node>
<StgValue><ssdm name="trunc_ln127_2_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %edge_list_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %edge_list_in

]]></Node>
<StgValue><ssdm name="edge_list_in_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %num_of_edges_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_edges

]]></Node>
<StgValue><ssdm name="num_of_edges_read"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i32 0, i32 %i_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i32 0, i32 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %._crit_edge68.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge68.loopexit:0 %i = load i32 %i_2

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge68.loopexit:1 %icmp_ln122 = icmp_eq  i32 %i, i32 %num_of_edges_read

]]></Node>
<StgValue><ssdm name="icmp_ln122"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge68.loopexit:2 %add_ln122 = add i32 %i, i32 1

]]></Node>
<StgValue><ssdm name="add_ln122"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge68.loopexit:3 %br_ln122 = br i1 %icmp_ln122, void %.split8, void %._crit_edge62.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="35" op_0_bw="35" op_1_bw="32" op_2_bw="3">
<![CDATA[
.split8:3 %shl_ln = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %i, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="35">
<![CDATA[
.split8:4 %zext_ln127 = zext i35 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln127"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="32">
<![CDATA[
.split8:5 %trunc_ln127 = trunc i32 %i

]]></Node>
<StgValue><ssdm name="trunc_ln127"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.split8:6 %trunc_ln127_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln127, i3 0

]]></Node>
<StgValue><ssdm name="trunc_ln127_3"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:7 %add_ln127 = add i64 %zext_ln127, i64 %edge_list_in_read

]]></Node>
<StgValue><ssdm name="add_ln127"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split8:8 %add_ln127_1 = add i7 %trunc_ln127_3, i7 %trunc_ln127_2_read

]]></Node>
<StgValue><ssdm name="add_ln127_1"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split8:9 %icmp_ln127 = icmp_ugt  i7 %add_ln127_1, i7 120

]]></Node>
<StgValue><ssdm name="icmp_ln127"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="57" op_0_bw="57" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8:10 %trunc_ln = partselect i57 @_ssdm_op_PartSelect.i57.i64.i32.i32, i64 %add_ln127, i32 7, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split8:13 %select_ln127 = select i1 %icmp_ln127, i32 2, i32 1

]]></Node>
<StgValue><ssdm name="select_ln127"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split8:16 %br_ln127 = br i1 %icmp_ln127, void %.split8._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8._crit_edge:72 %store_ln122 = store i32 %add_ln122, i32 %i_2

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="57">
<![CDATA[
.split8:11 %sext_ln127 = sext i57 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln127"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1024" op_0_bw="1024" op_1_bw="64">
<![CDATA[
.split8:12 %mem_addr = getelementptr i1024 %mem, i64 %sext_ln127

]]></Node>
<StgValue><ssdm name="mem_addr"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="70" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="108" st_id="3" stage="69" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="109" st_id="4" stage="68" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="110" st_id="5" stage="67" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="111" st_id="6" stage="66" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="112" st_id="7" stage="65" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="113" st_id="8" stage="64" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="114" st_id="9" stage="63" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="115" st_id="10" stage="62" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="116" st_id="11" stage="61" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="117" st_id="12" stage="60" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="118" st_id="13" stage="59" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="119" st_id="14" stage="58" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="120" st_id="15" stage="57" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="121" st_id="16" stage="56" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="122" st_id="17" stage="55" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="123" st_id="18" stage="54" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="124" st_id="19" stage="53" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="125" st_id="20" stage="52" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="126" st_id="21" stage="51" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="127" st_id="22" stage="50" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="128" st_id="23" stage="49" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="129" st_id="24" stage="48" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="130" st_id="25" stage="47" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="131" st_id="26" stage="46" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="132" st_id="27" stage="45" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="133" st_id="28" stage="44" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="134" st_id="29" stage="43" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="135" st_id="30" stage="42" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="136" st_id="31" stage="41" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="137" st_id="32" stage="40" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="138" st_id="33" stage="39" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="139" st_id="34" stage="38" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="140" st_id="35" stage="37" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="141" st_id="36" stage="36" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="142" st_id="37" stage="35" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="143" st_id="38" stage="34" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="144" st_id="39" stage="33" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="145" st_id="40" stage="32" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="146" st_id="41" stage="31" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="147" st_id="42" stage="30" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="148" st_id="43" stage="29" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="149" st_id="44" stage="28" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="150" st_id="45" stage="27" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="151" st_id="46" stage="26" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="152" st_id="47" stage="25" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="153" st_id="48" stage="24" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="154" st_id="49" stage="23" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="155" st_id="50" stage="22" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="156" st_id="51" stage="21" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="157" st_id="52" stage="20" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="158" st_id="53" stage="19" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="159" st_id="54" stage="18" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="160" st_id="55" stage="17" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="161" st_id="56" stage="16" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="162" st_id="57" stage="15" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="163" st_id="58" stage="14" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="164" st_id="59" stage="13" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="165" st_id="60" stage="12" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="166" st_id="61" stage="11" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="167" st_id="62" stage="10" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="168" st_id="63" stage="9" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="169" st_id="64" stage="8" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="170" st_id="65" stage="7" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="171" st_id="66" stage="6" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="172" st_id="67" stage="5" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="173" st_id="68" stage="4" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="174" st_id="69" stage="3" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="175" st_id="70" stage="2" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="176" st_id="71" stage="1" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
.split8:14 %empty_366 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i1024, i1024 %mem_addr, i32 %select_ln127

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="177" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split8:0 %specpipeline_ln122 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_8

]]></Node>
<StgValue><ssdm name="specpipeline_ln122"/></StgValue>
</operation>

<operation id="178" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split8:1 %speclooptripcount_ln122 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 40, i64 40, i64 40

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln122"/></StgValue>
</operation>

<operation id="179" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split8:2 %specloopname_ln122 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25

]]></Node>
<StgValue><ssdm name="specloopname_ln122"/></StgValue>
</operation>

<operation id="180" st_id="72" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="0">
<![CDATA[
.split8:15 %mem_addr_read = read i1024 @_ssdm_op_Read.m_axi.p1i1024, i1024 %mem_addr

]]></Node>
<StgValue><ssdm name="mem_addr_read"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="181" st_id="73" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %mem_addr_read_2 = read i1024 @_ssdm_op_Read.m_axi.p1i1024, i1024 %mem_addr

]]></Node>
<StgValue><ssdm name="mem_addr_read_2"/></StgValue>
</operation>

<operation id="182" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
<literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln127 = br void %.split8._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="258" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0">
<![CDATA[
._crit_edge62.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="183" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1024" op_0_bw="1024" op_1_bw="0" op_2_bw="1024" op_3_bw="0">
<![CDATA[
.split8._crit_edge:0 %empty = phi i1024 %mem_addr_read_2, void, i1024 0, void %.split8

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="184" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="2048" op_0_bw="2048" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
.split8._crit_edge:1 %tmp = bitconcatenate i2048 @_ssdm_op_BitConcatenate.i2048.i1024.i1024, i1024 %empty, i1024 %mem_addr_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="185" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.split8._crit_edge:2 %shl_ln127_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %add_ln127_1, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln127_1"/></StgValue>
</operation>

<operation id="186" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="2048" op_0_bw="10">
<![CDATA[
.split8._crit_edge:3 %zext_ln127_1 = zext i10 %shl_ln127_1

]]></Node>
<StgValue><ssdm name="zext_ln127_1"/></StgValue>
</operation>

<operation id="187" st_id="74" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="2048" op_0_bw="2048" op_1_bw="2048">
<![CDATA[
.split8._crit_edge:4 %lshr_ln127 = lshr i2048 %tmp, i2048 %zext_ln127_1

]]></Node>
<StgValue><ssdm name="lshr_ln127"/></StgValue>
</operation>

<operation id="188" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="2048">
<![CDATA[
.split8._crit_edge:5 %edge_u = trunc i2048 %lshr_ln127

]]></Node>
<StgValue><ssdm name="edge_u"/></StgValue>
</operation>

<operation id="189" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="2" op_0_bw="2" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8._crit_edge:6 %edge_v_cast = partselect i2 @_ssdm_op_PartSelect.i2.i2048.i32.i32, i2048 %lshr_ln127, i32 32, i32 33

]]></Node>
<StgValue><ssdm name="edge_v_cast"/></StgValue>
</operation>

<operation id="190" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="2048" op_2_bw="32">
<![CDATA[
.split8._crit_edge:7 %tmp_1294 = bitselect i1 @_ssdm_op_BitSelect.i1.i2048.i32, i2048 %lshr_ln127, i32 63

]]></Node>
<StgValue><ssdm name="tmp_1294"/></StgValue>
</operation>

<operation id="191" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split8._crit_edge:8 %sub_ln130 = sub i2 0, i2 %edge_v_cast

]]></Node>
<StgValue><ssdm name="sub_ln130"/></StgValue>
</operation>

<operation id="192" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split8._crit_edge:9 %p_and_t_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 0, i2 %sub_ln130

]]></Node>
<StgValue><ssdm name="p_and_t_cast"/></StgValue>
</operation>

<operation id="193" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split8._crit_edge:10 %sub_ln130_1 = sub i4 0, i4 %p_and_t_cast

]]></Node>
<StgValue><ssdm name="sub_ln130_1"/></StgValue>
</operation>

<operation id="194" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="9">
<![CDATA[
.split8._crit_edge:11 %zext_ln131 = zext i9 %edge_u

]]></Node>
<StgValue><ssdm name="zext_ln131"/></StgValue>
</operation>

<operation id="195" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:12 %degree_table_1_addr = getelementptr i32 %degree_table_1, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="degree_table_1_addr"/></StgValue>
</operation>

<operation id="196" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="9">
<![CDATA[
.split8._crit_edge:15 %degree_table_1_load = load i9 %degree_table_1_addr

]]></Node>
<StgValue><ssdm name="degree_table_1_load"/></StgValue>
</operation>

<operation id="197" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8._crit_edge:22 %full_pe_degree_tables_addr = getelementptr i128 %full_pe_degree_tables, i64 0, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="full_pe_degree_tables_addr"/></StgValue>
</operation>

<operation id="198" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="128" op_0_bw="9">
<![CDATA[
.split8._crit_edge:23 %full_pe_degree_tables_load = load i9 %full_pe_degree_tables_addr

]]></Node>
<StgValue><ssdm name="full_pe_degree_tables_load"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="199" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split8._crit_edge:13 %reuse_reg_load = load i32 %reuse_reg

]]></Node>
<StgValue><ssdm name="reuse_reg_load"/></StgValue>
</operation>

<operation id="200" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split8._crit_edge:14 %reuse_addr_reg_load = load i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="reuse_addr_reg_load"/></StgValue>
</operation>

<operation id="201" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="9">
<![CDATA[
.split8._crit_edge:15 %degree_table_1_load = load i9 %degree_table_1_addr

]]></Node>
<StgValue><ssdm name="degree_table_1_load"/></StgValue>
</operation>

<operation id="202" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8._crit_edge:16 %addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln131

]]></Node>
<StgValue><ssdm name="addr_cmp"/></StgValue>
</operation>

<operation id="203" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split8._crit_edge:17 %tmp_1299 = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %degree_table_1_load

]]></Node>
<StgValue><ssdm name="tmp_1299"/></StgValue>
</operation>

<operation id="204" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8._crit_edge:18 %add_ln131 = add i32 %tmp_1299, i32 1

]]></Node>
<StgValue><ssdm name="add_ln131"/></StgValue>
</operation>

<operation id="205" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8._crit_edge:21 %store_ln131 = store i64 %zext_ln131, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="206" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="128" op_0_bw="9">
<![CDATA[
.split8._crit_edge:23 %full_pe_degree_tables_load = load i9 %full_pe_degree_tables_addr

]]></Node>
<StgValue><ssdm name="full_pe_degree_tables_load"/></StgValue>
</operation>

<operation id="207" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split8._crit_edge:24 %tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 0, i2 %edge_v_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="208" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split8._crit_edge:25 %select_ln130 = select i1 %tmp_1294, i4 %sub_ln130_1, i4 %tmp_s

]]></Node>
<StgValue><ssdm name="select_ln130"/></StgValue>
</operation>

<operation id="209" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="4">
<![CDATA[
.split8._crit_edge:26 %empty_363 = trunc i4 %select_ln130

]]></Node>
<StgValue><ssdm name="empty_363"/></StgValue>
</operation>

<operation id="210" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="3" op_0_bw="4">
<![CDATA[
.split8._crit_edge:27 %empty_364 = trunc i4 %select_ln130

]]></Node>
<StgValue><ssdm name="empty_364"/></StgValue>
</operation>

<operation id="211" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
.split8._crit_edge:28 %tmp_837 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %select_ln130, i5 0

]]></Node>
<StgValue><ssdm name="tmp_837"/></StgValue>
</operation>

<operation id="212" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8._crit_edge:29 %empty_365 = or i9 %tmp_837, i9 31

]]></Node>
<StgValue><ssdm name="empty_365"/></StgValue>
</operation>

<operation id="213" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8._crit_edge:30 %icmp_ln132 = icmp_ugt  i9 %tmp_837, i9 %empty_365

]]></Node>
<StgValue><ssdm name="icmp_ln132"/></StgValue>
</operation>

<operation id="214" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
.split8._crit_edge:31 %tmp_1295 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %empty_364, i5 0

]]></Node>
<StgValue><ssdm name="tmp_1295"/></StgValue>
</operation>

<operation id="215" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="9">
<![CDATA[
.split8._crit_edge:32 %trunc_ln132 = trunc i9 %empty_365

]]></Node>
<StgValue><ssdm name="trunc_ln132"/></StgValue>
</operation>

<operation id="216" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8._crit_edge:33 %tmp_1296 = partselect i128 @llvm.part.select.i128, i128 %full_pe_degree_tables_load, i32 127, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1296"/></StgValue>
</operation>

<operation id="217" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split8._crit_edge:34 %sub_ln132 = sub i8 %tmp_1295, i8 %trunc_ln132

]]></Node>
<StgValue><ssdm name="sub_ln132"/></StgValue>
</operation>

<operation id="218" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split8._crit_edge:35 %sub_ln132_1 = sub i8 127, i8 %tmp_1295

]]></Node>
<StgValue><ssdm name="sub_ln132_1"/></StgValue>
</operation>

<operation id="219" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split8._crit_edge:36 %sub_ln132_2 = sub i8 %trunc_ln132, i8 %tmp_1295

]]></Node>
<StgValue><ssdm name="sub_ln132_2"/></StgValue>
</operation>

<operation id="220" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split8._crit_edge:37 %select_ln132 = select i1 %icmp_ln132, i8 %sub_ln132, i8 %sub_ln132_2

]]></Node>
<StgValue><ssdm name="select_ln132"/></StgValue>
</operation>

<operation id="221" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
.split8._crit_edge:38 %select_ln132_1 = select i1 %icmp_ln132, i128 %tmp_1296, i128 %full_pe_degree_tables_load

]]></Node>
<StgValue><ssdm name="select_ln132_1"/></StgValue>
</operation>

<operation id="222" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split8._crit_edge:39 %select_ln132_2 = select i1 %icmp_ln132, i8 %sub_ln132_1, i8 %tmp_1295

]]></Node>
<StgValue><ssdm name="select_ln132_2"/></StgValue>
</operation>

<operation id="223" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split8._crit_edge:40 %sub_ln132_3 = sub i8 127, i8 %select_ln132

]]></Node>
<StgValue><ssdm name="sub_ln132_3"/></StgValue>
</operation>

<operation id="224" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="128" op_0_bw="8">
<![CDATA[
.split8._crit_edge:41 %zext_ln132 = zext i8 %select_ln132_2

]]></Node>
<StgValue><ssdm name="zext_ln132"/></StgValue>
</operation>

<operation id="225" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="128" op_0_bw="8">
<![CDATA[
.split8._crit_edge:42 %zext_ln132_1 = zext i8 %sub_ln132_3

]]></Node>
<StgValue><ssdm name="zext_ln132_1"/></StgValue>
</operation>

<operation id="226" st_id="75" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split8._crit_edge:43 %lshr_ln132 = lshr i128 %select_ln132_1, i128 %zext_ln132

]]></Node>
<StgValue><ssdm name="lshr_ln132"/></StgValue>
</operation>

<operation id="227" st_id="75" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split8._crit_edge:44 %lshr_ln132_1 = lshr i128 340282366920938463463374607431768211455, i128 %zext_ln132_1

]]></Node>
<StgValue><ssdm name="lshr_ln132_1"/></StgValue>
</operation>

<operation id="228" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split8._crit_edge:45 %and_ln132 = and i128 %lshr_ln132, i128 %lshr_ln132_1

]]></Node>
<StgValue><ssdm name="and_ln132"/></StgValue>
</operation>

<operation id="229" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="128">
<![CDATA[
.split8._crit_edge:46 %trunc_ln132_1 = trunc i128 %and_ln132

]]></Node>
<StgValue><ssdm name="trunc_ln132_1"/></StgValue>
</operation>

<operation id="230" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split8._crit_edge:47 %add_ln132 = add i32 %trunc_ln132_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln132"/></StgValue>
</operation>

<operation id="231" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split8._crit_edge:48 %icmp_ln132_1 = icmp_ugt  i9 %tmp_837, i9 %empty_365

]]></Node>
<StgValue><ssdm name="icmp_ln132_1"/></StgValue>
</operation>

<operation id="232" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
.split8._crit_edge:49 %tmp_1297 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %empty_363, i5 0

]]></Node>
<StgValue><ssdm name="tmp_1297"/></StgValue>
</operation>

<operation id="233" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="9">
<![CDATA[
.split8._crit_edge:50 %trunc_ln132_2 = trunc i9 %empty_365

]]></Node>
<StgValue><ssdm name="trunc_ln132_2"/></StgValue>
</operation>

<operation id="234" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split8._crit_edge:52 %sub_ln132_4 = sub i8 127, i8 %tmp_1297

]]></Node>
<StgValue><ssdm name="sub_ln132_4"/></StgValue>
</operation>

<operation id="235" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split8._crit_edge:53 %select_ln132_3 = select i1 %icmp_ln132_1, i8 %tmp_1297, i8 %trunc_ln132_2

]]></Node>
<StgValue><ssdm name="select_ln132_3"/></StgValue>
</operation>

<operation id="236" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split8._crit_edge:54 %select_ln132_4 = select i1 %icmp_ln132_1, i8 %trunc_ln132_2, i8 %tmp_1297

]]></Node>
<StgValue><ssdm name="select_ln132_4"/></StgValue>
</operation>

<operation id="237" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split8._crit_edge:56 %sub_ln132_5 = sub i8 127, i8 %select_ln132_3

]]></Node>
<StgValue><ssdm name="sub_ln132_5"/></StgValue>
</operation>

<operation id="238" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="128" op_0_bw="8">
<![CDATA[
.split8._crit_edge:58 %zext_ln132_4 = zext i8 %select_ln132_4

]]></Node>
<StgValue><ssdm name="zext_ln132_4"/></StgValue>
</operation>

<operation id="239" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="128" op_0_bw="8">
<![CDATA[
.split8._crit_edge:59 %zext_ln132_5 = zext i8 %sub_ln132_5

]]></Node>
<StgValue><ssdm name="zext_ln132_5"/></StgValue>
</operation>

<operation id="240" st_id="75" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split8._crit_edge:63 %shl_ln132_1 = shl i128 340282366920938463463374607431768211455, i128 %zext_ln132_4

]]></Node>
<StgValue><ssdm name="shl_ln132_1"/></StgValue>
</operation>

<operation id="241" st_id="75" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split8._crit_edge:64 %lshr_ln132_2 = lshr i128 340282366920938463463374607431768211455, i128 %zext_ln132_5

]]></Node>
<StgValue><ssdm name="lshr_ln132_2"/></StgValue>
</operation>

<operation id="242" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split8._crit_edge:65 %and_ln132_1 = and i128 %shl_ln132_1, i128 %lshr_ln132_2

]]></Node>
<StgValue><ssdm name="and_ln132_1"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="243" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0">
<![CDATA[
.split8._crit_edge:19 %store_ln131 = store i32 %add_ln131, i9 %degree_table_1_addr

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="244" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8._crit_edge:20 %store_ln131 = store i32 %add_ln131, i32 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="245" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="128" op_0_bw="32">
<![CDATA[
.split8._crit_edge:51 %zext_ln132_2 = zext i32 %add_ln132

]]></Node>
<StgValue><ssdm name="zext_ln132_2"/></StgValue>
</operation>

<operation id="246" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split8._crit_edge:55 %select_ln132_5 = select i1 %icmp_ln132_1, i8 %sub_ln132_4, i8 %tmp_1297

]]></Node>
<StgValue><ssdm name="select_ln132_5"/></StgValue>
</operation>

<operation id="247" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="128" op_0_bw="8">
<![CDATA[
.split8._crit_edge:57 %zext_ln132_3 = zext i8 %select_ln132_5

]]></Node>
<StgValue><ssdm name="zext_ln132_3"/></StgValue>
</operation>

<operation id="248" st_id="76" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split8._crit_edge:60 %shl_ln132 = shl i128 %zext_ln132_2, i128 %zext_ln132_3

]]></Node>
<StgValue><ssdm name="shl_ln132"/></StgValue>
</operation>

<operation id="249" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split8._crit_edge:61 %tmp_1298 = partselect i128 @llvm.part.select.i128, i128 %shl_ln132, i32 127, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1298"/></StgValue>
</operation>

<operation id="250" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
.split8._crit_edge:62 %select_ln132_6 = select i1 %icmp_ln132_1, i128 %tmp_1298, i128 %shl_ln132

]]></Node>
<StgValue><ssdm name="select_ln132_6"/></StgValue>
</operation>

<operation id="251" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split8._crit_edge:66 %and_ln132_2 = and i128 %select_ln132_6, i128 %and_ln132_1

]]></Node>
<StgValue><ssdm name="and_ln132_2"/></StgValue>
</operation>

<operation id="252" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
.split8._crit_edge:67 %specbramwithbyteenable_ln132 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i128 %full_pe_degree_tables

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln132"/></StgValue>
</operation>

<operation id="253" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.split8._crit_edge:68 %udiv = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %select_ln130, i2 0

]]></Node>
<StgValue><ssdm name="udiv"/></StgValue>
</operation>

<operation id="254" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="6">
<![CDATA[
.split8._crit_edge:69 %zext_ln132_6 = zext i6 %udiv

]]></Node>
<StgValue><ssdm name="zext_ln132_6"/></StgValue>
</operation>

<operation id="255" st_id="76" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8._crit_edge:70 %shl_ln132_2 = shl i16 15, i16 %zext_ln132_6

]]></Node>
<StgValue><ssdm name="shl_ln132_2"/></StgValue>
</operation>

<operation id="256" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
.split8._crit_edge:71 %store_ln132 = store void @_ssdm_op_Write.bram.i128, i9 %full_pe_degree_tables_addr, i128 %and_ln132_2, i16 %shl_ln132_2

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="257" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
.split8._crit_edge:73 %br_ln0 = br void %._crit_edge68.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
