// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module master_fix_dense1_fix_Pipeline_Dense1_Loop2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_0_address0,
        m_0_ce0,
        m_0_q0,
        m_0_address1,
        m_0_ce1,
        m_0_q1,
        num_V_544_out,
        num_V_544_out_ap_vld,
        grp_fu_1868_p_din0,
        grp_fu_1868_p_din1,
        grp_fu_1868_p_dout0,
        grp_fu_1868_p_ce,
        grp_fu_1872_p_din0,
        grp_fu_1872_p_din1,
        grp_fu_1872_p_dout0,
        grp_fu_1872_p_ce,
        grp_fu_1876_p_din0,
        grp_fu_1876_p_din1,
        grp_fu_1876_p_dout0,
        grp_fu_1876_p_ce,
        grp_fu_1880_p_din0,
        grp_fu_1880_p_din1,
        grp_fu_1880_p_dout0,
        grp_fu_1880_p_ce,
        grp_fu_1884_p_din0,
        grp_fu_1884_p_din1,
        grp_fu_1884_p_dout0,
        grp_fu_1884_p_ce,
        grp_fu_1888_p_din0,
        grp_fu_1888_p_din1,
        grp_fu_1888_p_dout0,
        grp_fu_1888_p_ce,
        grp_fu_1892_p_din0,
        grp_fu_1892_p_din1,
        grp_fu_1892_p_dout0,
        grp_fu_1892_p_ce,
        grp_fu_1896_p_din0,
        grp_fu_1896_p_din1,
        grp_fu_1896_p_dout0,
        grp_fu_1896_p_ce,
        grp_fu_1900_p_din0,
        grp_fu_1900_p_din1,
        grp_fu_1900_p_dout0,
        grp_fu_1900_p_ce,
        grp_fu_1904_p_din0,
        grp_fu_1904_p_din1,
        grp_fu_1904_p_dout0,
        grp_fu_1904_p_ce,
        grp_fu_1908_p_din0,
        grp_fu_1908_p_din1,
        grp_fu_1908_p_dout0,
        grp_fu_1908_p_ce,
        grp_fu_1912_p_din0,
        grp_fu_1912_p_din1,
        grp_fu_1912_p_dout0,
        grp_fu_1912_p_ce,
        grp_fu_1916_p_din0,
        grp_fu_1916_p_din1,
        grp_fu_1916_p_dout0,
        grp_fu_1916_p_ce,
        grp_fu_1920_p_din0,
        grp_fu_1920_p_din1,
        grp_fu_1920_p_dout0,
        grp_fu_1920_p_ce,
        grp_fu_1924_p_din0,
        grp_fu_1924_p_din1,
        grp_fu_1924_p_dout0,
        grp_fu_1924_p_ce,
        grp_fu_1928_p_din0,
        grp_fu_1928_p_din1,
        grp_fu_1928_p_dout0,
        grp_fu_1928_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 15'd1;
parameter    ap_ST_fsm_pp0_stage1 = 15'd2;
parameter    ap_ST_fsm_pp0_stage2 = 15'd4;
parameter    ap_ST_fsm_pp0_stage3 = 15'd8;
parameter    ap_ST_fsm_pp0_stage4 = 15'd16;
parameter    ap_ST_fsm_pp0_stage5 = 15'd32;
parameter    ap_ST_fsm_pp0_stage6 = 15'd64;
parameter    ap_ST_fsm_pp0_stage7 = 15'd128;
parameter    ap_ST_fsm_pp0_stage8 = 15'd256;
parameter    ap_ST_fsm_pp0_stage9 = 15'd512;
parameter    ap_ST_fsm_pp0_stage10 = 15'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 15'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 15'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 15'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 15'd16384;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] m_0_address0;
output   m_0_ce0;
input  [34:0] m_0_q0;
output  [7:0] m_0_address1;
output   m_0_ce1;
input  [34:0] m_0_q1;
output  [35:0] num_V_544_out;
output   num_V_544_out_ap_vld;
output  [18:0] grp_fu_1868_p_din0;
output  [34:0] grp_fu_1868_p_din1;
input  [53:0] grp_fu_1868_p_dout0;
output   grp_fu_1868_p_ce;
output  [17:0] grp_fu_1872_p_din0;
output  [34:0] grp_fu_1872_p_din1;
input  [52:0] grp_fu_1872_p_dout0;
output   grp_fu_1872_p_ce;
output  [18:0] grp_fu_1876_p_din0;
output  [34:0] grp_fu_1876_p_din1;
input  [53:0] grp_fu_1876_p_dout0;
output   grp_fu_1876_p_ce;
output  [18:0] grp_fu_1880_p_din0;
output  [34:0] grp_fu_1880_p_din1;
input  [53:0] grp_fu_1880_p_dout0;
output   grp_fu_1880_p_ce;
output  [18:0] grp_fu_1884_p_din0;
output  [34:0] grp_fu_1884_p_din1;
input  [53:0] grp_fu_1884_p_dout0;
output   grp_fu_1884_p_ce;
output  [18:0] grp_fu_1888_p_din0;
output  [34:0] grp_fu_1888_p_din1;
input  [53:0] grp_fu_1888_p_dout0;
output   grp_fu_1888_p_ce;
output  [17:0] grp_fu_1892_p_din0;
output  [34:0] grp_fu_1892_p_din1;
input  [52:0] grp_fu_1892_p_dout0;
output   grp_fu_1892_p_ce;
output  [19:0] grp_fu_1896_p_din0;
output  [34:0] grp_fu_1896_p_din1;
input  [54:0] grp_fu_1896_p_dout0;
output   grp_fu_1896_p_ce;
output  [17:0] grp_fu_1900_p_din0;
output  [34:0] grp_fu_1900_p_din1;
input  [52:0] grp_fu_1900_p_dout0;
output   grp_fu_1900_p_ce;
output  [19:0] grp_fu_1904_p_din0;
output  [34:0] grp_fu_1904_p_din1;
input  [54:0] grp_fu_1904_p_dout0;
output   grp_fu_1904_p_ce;
output  [17:0] grp_fu_1908_p_din0;
output  [34:0] grp_fu_1908_p_din1;
input  [52:0] grp_fu_1908_p_dout0;
output   grp_fu_1908_p_ce;
output  [19:0] grp_fu_1912_p_din0;
output  [34:0] grp_fu_1912_p_din1;
input  [54:0] grp_fu_1912_p_dout0;
output   grp_fu_1912_p_ce;
output  [18:0] grp_fu_1916_p_din0;
output  [34:0] grp_fu_1916_p_din1;
input  [53:0] grp_fu_1916_p_dout0;
output   grp_fu_1916_p_ce;
output  [17:0] grp_fu_1920_p_din0;
output  [34:0] grp_fu_1920_p_din1;
input  [52:0] grp_fu_1920_p_dout0;
output   grp_fu_1920_p_ce;
output  [17:0] grp_fu_1924_p_din0;
output  [34:0] grp_fu_1924_p_din1;
input  [52:0] grp_fu_1924_p_dout0;
output   grp_fu_1924_p_ce;
output  [17:0] grp_fu_1928_p_din0;
output  [34:0] grp_fu_1928_p_din1;
input  [52:0] grp_fu_1928_p_dout0;
output   grp_fu_1928_p_ce;

reg ap_idle;
reg[7:0] m_0_address0;
reg m_0_ce0;
reg[7:0] m_0_address1;
reg m_0_ce1;
reg num_V_544_out_ap_vld;

(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state20_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_subdone;
reg   [0:0] icmp_ln285_reg_2128;
reg    ap_condition_exit_pp0_iter0_stage4;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_subdone;
wire   [3:0] firstDense_f_V_0_0_address0;
reg    firstDense_f_V_0_0_ce0;
wire   [18:0] firstDense_f_V_0_0_q0;
wire   [3:0] firstDense_f_V_0_1_address0;
reg    firstDense_f_V_0_1_ce0;
wire   [17:0] firstDense_f_V_0_1_q0;
wire   [3:0] firstDense_f_V_0_2_address0;
reg    firstDense_f_V_0_2_ce0;
wire   [18:0] firstDense_f_V_0_2_q0;
wire   [3:0] firstDense_f_V_0_3_address0;
reg    firstDense_f_V_0_3_ce0;
wire   [18:0] firstDense_f_V_0_3_q0;
wire   [3:0] firstDense_f_V_0_4_address0;
reg    firstDense_f_V_0_4_ce0;
wire   [18:0] firstDense_f_V_0_4_q0;
wire   [3:0] firstDense_f_V_0_5_address0;
reg    firstDense_f_V_0_5_ce0;
wire   [18:0] firstDense_f_V_0_5_q0;
wire   [3:0] firstDense_f_V_0_6_address0;
reg    firstDense_f_V_0_6_ce0;
wire   [17:0] firstDense_f_V_0_6_q0;
wire   [3:0] firstDense_f_V_0_7_address0;
reg    firstDense_f_V_0_7_ce0;
wire   [19:0] firstDense_f_V_0_7_q0;
wire   [3:0] firstDense_f_V_0_8_address0;
reg    firstDense_f_V_0_8_ce0;
wire   [17:0] firstDense_f_V_0_8_q0;
wire   [3:0] firstDense_f_V_0_9_address0;
reg    firstDense_f_V_0_9_ce0;
wire   [19:0] firstDense_f_V_0_9_q0;
wire   [3:0] firstDense_f_V_0_10_address0;
reg    firstDense_f_V_0_10_ce0;
wire   [17:0] firstDense_f_V_0_10_q0;
wire   [3:0] firstDense_f_V_0_11_address0;
reg    firstDense_f_V_0_11_ce0;
wire   [19:0] firstDense_f_V_0_11_q0;
wire   [3:0] firstDense_f_V_0_12_address0;
reg    firstDense_f_V_0_12_ce0;
wire   [18:0] firstDense_f_V_0_12_q0;
wire   [3:0] firstDense_f_V_0_13_address0;
reg    firstDense_f_V_0_13_ce0;
wire   [17:0] firstDense_f_V_0_13_q0;
wire   [3:0] firstDense_f_V_0_14_address0;
reg    firstDense_f_V_0_14_ce0;
wire   [17:0] firstDense_f_V_0_14_q0;
wire   [3:0] firstDense_f_V_0_15_address0;
reg    firstDense_f_V_0_15_ce0;
wire   [17:0] firstDense_f_V_0_15_q0;
reg   [34:0] reg_482;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state17_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state18_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state19_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_pp0_stage8_11001;
reg   [34:0] reg_486;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state16_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln285_fu_503_p2;
wire   [7:0] tmp_fu_535_p3;
reg   [7:0] tmp_reg_2132;
reg   [18:0] aux2_V_reg_2250;
reg   [17:0] aux2_V_228_reg_2255;
reg   [18:0] aux2_V_229_reg_2260;
reg   [18:0] aux2_V_230_reg_2265;
reg   [18:0] aux2_V_231_reg_2270;
reg   [18:0] aux2_V_232_reg_2275;
reg   [17:0] aux2_V_233_reg_2280;
reg   [19:0] aux2_V_234_reg_2285;
reg   [17:0] aux2_V_235_reg_2290;
reg   [19:0] aux2_V_236_reg_2295;
reg   [17:0] aux2_V_237_reg_2300;
reg   [19:0] aux2_V_238_reg_2305;
reg   [18:0] aux2_V_239_reg_2310;
reg   [17:0] aux2_V_240_reg_2315;
reg   [17:0] aux2_V_241_reg_2320;
reg   [17:0] aux2_V_242_reg_2325;
wire   [53:0] zext_ln1168_fu_624_p1;
wire  signed [53:0] sext_ln1171_fu_628_p1;
wire   [52:0] zext_ln1168_1_fu_637_p1;
wire  signed [52:0] sext_ln1171_16_fu_641_p1;
reg  signed [53:0] r_V_721_reg_2370;
wire   [17:0] trunc_ln727_fu_678_p1;
reg   [17:0] trunc_ln727_reg_2376;
reg  signed [52:0] r_V_722_reg_2381;
wire   [17:0] trunc_ln727_239_fu_682_p1;
reg   [17:0] trunc_ln727_239_reg_2387;
wire   [53:0] zext_ln1168_2_fu_686_p1;
wire  signed [53:0] sext_ln1171_17_fu_690_p1;
wire   [53:0] zext_ln1168_3_fu_699_p1;
wire  signed [53:0] sext_ln1171_18_fu_703_p1;
wire   [35:0] num_V_467_fu_806_p2;
reg   [35:0] num_V_467_reg_2422;
wire   [0:0] r_228_fu_812_p2;
reg   [0:0] r_228_reg_2427;
reg  signed [53:0] r_V_reg_2432;
wire   [17:0] trunc_ln727_240_fu_817_p1;
reg   [17:0] trunc_ln727_240_reg_2438;
reg  signed [53:0] r_V_723_reg_2443;
wire   [17:0] trunc_ln727_241_fu_821_p1;
reg   [17:0] trunc_ln727_241_reg_2449;
wire   [53:0] zext_ln1168_4_fu_825_p1;
wire  signed [53:0] sext_ln1171_19_fu_829_p1;
wire   [53:0] zext_ln1168_5_fu_838_p1;
wire  signed [53:0] sext_ln1171_20_fu_842_p1;
wire   [35:0] num_V_469_fu_935_p2;
reg   [35:0] num_V_469_reg_2484;
wire   [0:0] r_229_fu_941_p2;
reg   [0:0] r_229_reg_2489;
wire   [0:0] r_230_fu_946_p2;
reg   [0:0] r_230_reg_2494;
reg  signed [53:0] r_V_724_reg_2499;
wire   [17:0] trunc_ln727_242_fu_951_p1;
reg   [17:0] trunc_ln727_242_reg_2505;
reg  signed [53:0] r_V_725_reg_2510;
wire   [17:0] trunc_ln727_243_fu_955_p1;
reg   [17:0] trunc_ln727_243_reg_2516;
wire   [52:0] zext_ln1168_6_fu_959_p1;
wire  signed [52:0] sext_ln1171_21_fu_963_p1;
wire   [54:0] zext_ln1168_7_fu_972_p1;
wire  signed [54:0] sext_ln1171_22_fu_976_p1;
wire   [35:0] num_V_471_fu_1069_p2;
reg   [35:0] num_V_471_reg_2551;
wire   [0:0] r_231_fu_1075_p2;
reg   [0:0] r_231_reg_2556;
wire   [0:0] r_232_fu_1080_p2;
reg   [0:0] r_232_reg_2561;
reg  signed [52:0] r_V_726_reg_2566;
wire   [17:0] trunc_ln727_244_fu_1085_p1;
reg   [17:0] trunc_ln727_244_reg_2572;
reg   [54:0] r_V_727_reg_2577;
wire   [17:0] trunc_ln727_245_fu_1089_p1;
reg   [17:0] trunc_ln727_245_reg_2582;
wire   [52:0] zext_ln1168_8_fu_1093_p1;
wire  signed [52:0] sext_ln1171_23_fu_1097_p1;
wire   [54:0] zext_ln1168_9_fu_1106_p1;
wire  signed [54:0] sext_ln1171_24_fu_1110_p1;
wire   [35:0] num_V_473_fu_1203_p2;
reg   [35:0] num_V_473_reg_2617;
wire   [0:0] r_233_fu_1209_p2;
reg   [0:0] r_233_reg_2622;
wire   [0:0] r_234_fu_1214_p2;
reg   [0:0] r_234_reg_2627;
reg  signed [52:0] r_V_728_reg_2632;
wire   [17:0] trunc_ln727_246_fu_1219_p1;
reg   [17:0] trunc_ln727_246_reg_2638;
reg   [54:0] r_V_729_reg_2643;
wire   [17:0] trunc_ln727_247_fu_1223_p1;
reg   [17:0] trunc_ln727_247_reg_2648;
wire   [52:0] zext_ln1168_10_fu_1227_p1;
wire  signed [52:0] sext_ln1171_25_fu_1231_p1;
wire   [54:0] zext_ln1168_11_fu_1240_p1;
wire  signed [54:0] sext_ln1171_26_fu_1244_p1;
wire   [35:0] num_V_475_fu_1309_p2;
reg   [35:0] num_V_475_reg_2673;
wire   [0:0] r_235_fu_1315_p2;
reg   [0:0] r_235_reg_2678;
wire   [0:0] r_236_fu_1320_p2;
reg   [0:0] r_236_reg_2683;
reg  signed [52:0] r_V_730_reg_2688;
wire   [17:0] trunc_ln727_248_fu_1325_p1;
reg   [17:0] trunc_ln727_248_reg_2694;
reg   [54:0] r_V_731_reg_2699;
wire   [17:0] trunc_ln727_249_fu_1329_p1;
reg   [17:0] trunc_ln727_249_reg_2704;
wire   [53:0] zext_ln1168_12_fu_1333_p1;
wire  signed [53:0] sext_ln1171_27_fu_1337_p1;
wire   [52:0] zext_ln1168_13_fu_1346_p1;
wire  signed [52:0] sext_ln1171_28_fu_1350_p1;
wire   [35:0] num_V_477_fu_1415_p2;
reg   [35:0] num_V_477_reg_2729;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_pp0_stage9_11001;
wire   [0:0] r_237_fu_1421_p2;
reg   [0:0] r_237_reg_2734;
wire   [0:0] r_238_fu_1426_p2;
reg   [0:0] r_238_reg_2739;
reg  signed [53:0] r_V_732_reg_2744;
wire   [17:0] trunc_ln727_250_fu_1431_p1;
reg   [17:0] trunc_ln727_250_reg_2750;
reg  signed [52:0] r_V_733_reg_2755;
wire   [17:0] trunc_ln727_251_fu_1435_p1;
reg   [17:0] trunc_ln727_251_reg_2761;
wire   [52:0] zext_ln1168_14_fu_1439_p1;
wire  signed [52:0] sext_ln1171_29_fu_1443_p1;
wire   [52:0] zext_ln1168_15_fu_1452_p1;
wire  signed [52:0] sext_ln1171_30_fu_1456_p1;
wire   [35:0] num_V_479_fu_1521_p2;
reg   [35:0] num_V_479_reg_2786;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_pp0_stage10_11001;
wire   [0:0] r_239_fu_1527_p2;
reg   [0:0] r_239_reg_2791;
wire   [0:0] r_240_fu_1532_p2;
reg   [0:0] r_240_reg_2796;
reg  signed [52:0] r_V_734_reg_2801;
wire   [17:0] trunc_ln727_252_fu_1537_p1;
reg   [17:0] trunc_ln727_252_reg_2807;
reg  signed [52:0] r_V_735_reg_2812;
wire   [17:0] trunc_ln727_253_fu_1541_p1;
reg   [17:0] trunc_ln727_253_reg_2818;
wire   [35:0] num_V_481_fu_1598_p2;
reg   [35:0] num_V_481_reg_2823;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_pp0_stage11_11001;
wire   [0:0] r_241_fu_1604_p2;
reg   [0:0] r_241_reg_2828;
wire   [0:0] r_242_fu_1609_p2;
reg   [0:0] r_242_reg_2833;
wire   [35:0] num_V_483_fu_1670_p2;
reg   [35:0] num_V_483_reg_2838;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_11001;
wire   [35:0] num_V_485_fu_1729_p2;
reg   [35:0] num_V_485_reg_2843;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_11001;
wire   [35:0] num_V_487_fu_1791_p2;
reg   [35:0] num_V_487_reg_2848;
wire    ap_block_pp0_stage14_11001;
wire   [35:0] num_V_489_fu_1850_p2;
reg   [35:0] num_V_489_reg_2853;
wire   [35:0] num_V_491_fu_1912_p2;
reg   [35:0] num_V_491_reg_2858;
wire   [35:0] num_V_493_fu_1974_p2;
reg   [35:0] num_V_493_reg_2863;
wire   [35:0] num_V_495_fu_2036_p2;
reg   [35:0] num_V_495_reg_2868;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln289_fu_543_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] tmp_28_fu_554_p3;
wire   [63:0] i_cast_fu_515_p1;
wire   [63:0] tmp_29_fu_573_p3;
wire    ap_block_pp0_stage1;
wire   [63:0] tmp_30_fu_587_p3;
wire   [63:0] tmp_31_fu_601_p3;
wire    ap_block_pp0_stage2;
wire   [63:0] tmp_32_fu_615_p3;
wire   [63:0] tmp_33_fu_655_p3;
wire    ap_block_pp0_stage3;
wire   [63:0] tmp_34_fu_669_p3;
wire   [63:0] tmp_35_fu_720_p3;
wire    ap_block_pp0_stage4;
wire   [63:0] tmp_36_fu_734_p3;
wire   [63:0] tmp_37_fu_856_p3;
wire    ap_block_pp0_stage5;
wire   [63:0] tmp_38_fu_870_p3;
wire   [63:0] tmp_39_fu_990_p3;
wire    ap_block_pp0_stage6;
wire   [63:0] tmp_40_fu_1004_p3;
wire   [63:0] tmp_41_fu_1124_p3;
wire    ap_block_pp0_stage7;
wire   [63:0] tmp_42_fu_1138_p3;
reg   [35:0] lhs_fu_122;
wire   [35:0] num_V_fu_2098_p2;
reg   [35:0] ap_sig_allocacmp_lhs_load_16;
wire    ap_loop_init;
reg   [3:0] i_fu_126;
reg   [3:0] ap_sig_allocacmp_i_14;
wire   [3:0] add_ln285_fu_509_p2;
wire    ap_block_pp0_stage4_01001;
wire   [7:0] or_ln289_fu_548_p2;
wire   [7:0] or_ln289_1_fu_568_p2;
wire   [7:0] or_ln289_2_fu_582_p2;
wire   [7:0] or_ln289_3_fu_596_p2;
wire   [7:0] or_ln289_4_fu_610_p2;
wire   [7:0] or_ln289_5_fu_650_p2;
wire   [7:0] or_ln289_6_fu_664_p2;
wire   [7:0] or_ln289_7_fu_715_p2;
wire   [7:0] or_ln289_8_fu_729_p2;
wire   [54:0] lhs_1_fu_743_p3;
wire  signed [54:0] sext_ln1245_fu_751_p1;
wire   [54:0] ret_V_fu_754_p2;
wire   [0:0] p_Result_s_fu_770_p3;
wire   [0:0] r_fu_785_p2;
wire   [0:0] or_ln412_fu_790_p2;
wire   [0:0] p_Result_729_fu_778_p3;
wire   [0:0] and_ln412_fu_796_p2;
wire   [35:0] num_V_466_fu_760_p4;
wire   [35:0] zext_ln415_fu_802_p1;
wire   [7:0] or_ln289_9_fu_851_p2;
wire   [7:0] or_ln289_10_fu_865_p2;
wire   [54:0] lhs_3_fu_879_p3;
wire  signed [54:0] sext_ln1245_1_fu_886_p1;
wire   [54:0] ret_V_226_fu_889_p2;
wire   [0:0] p_Result_700_fu_905_p3;
wire   [0:0] or_ln412_1_fu_920_p2;
wire   [0:0] p_Result_730_fu_913_p3;
wire   [0:0] and_ln412_16_fu_925_p2;
wire   [35:0] num_V_468_fu_895_p4;
wire   [35:0] zext_ln415_1_fu_931_p1;
wire   [7:0] or_ln289_11_fu_985_p2;
wire   [7:0] or_ln289_12_fu_999_p2;
wire   [54:0] lhs_5_fu_1013_p3;
wire  signed [54:0] sext_ln1245_2_fu_1020_p1;
wire   [54:0] ret_V_227_fu_1023_p2;
wire   [0:0] p_Result_702_fu_1039_p3;
wire   [0:0] or_ln412_2_fu_1054_p2;
wire   [0:0] p_Result_731_fu_1047_p3;
wire   [0:0] and_ln412_17_fu_1059_p2;
wire   [35:0] num_V_470_fu_1029_p4;
wire   [35:0] zext_ln415_2_fu_1065_p1;
wire   [7:0] or_ln289_13_fu_1119_p2;
wire   [7:0] or_ln289_14_fu_1133_p2;
wire   [54:0] lhs_7_fu_1147_p3;
wire  signed [54:0] sext_ln1245_3_fu_1154_p1;
wire   [54:0] ret_V_228_fu_1157_p2;
wire   [0:0] p_Result_704_fu_1173_p3;
wire   [0:0] or_ln412_3_fu_1188_p2;
wire   [0:0] p_Result_732_fu_1181_p3;
wire   [0:0] and_ln412_18_fu_1193_p2;
wire   [35:0] num_V_472_fu_1163_p4;
wire   [35:0] zext_ln415_3_fu_1199_p1;
wire    ap_block_pp0_stage8;
wire   [54:0] lhs_9_fu_1253_p3;
wire  signed [54:0] sext_ln1245_4_fu_1260_p1;
wire   [54:0] ret_V_229_fu_1263_p2;
wire   [0:0] p_Result_706_fu_1279_p3;
wire   [0:0] or_ln412_4_fu_1294_p2;
wire   [0:0] p_Result_733_fu_1287_p3;
wire   [0:0] and_ln412_19_fu_1299_p2;
wire   [35:0] num_V_474_fu_1269_p4;
wire   [35:0] zext_ln415_4_fu_1305_p1;
wire    ap_block_pp0_stage9;
wire   [54:0] lhs_472_fu_1359_p3;
wire  signed [54:0] sext_ln1245_5_fu_1366_p1;
wire   [54:0] ret_V_230_fu_1369_p2;
wire   [0:0] p_Result_708_fu_1385_p3;
wire   [0:0] or_ln412_5_fu_1400_p2;
wire   [0:0] p_Result_734_fu_1393_p3;
wire   [0:0] and_ln412_20_fu_1405_p2;
wire   [35:0] num_V_476_fu_1375_p4;
wire   [35:0] zext_ln415_5_fu_1411_p1;
wire    ap_block_pp0_stage10;
wire   [54:0] lhs_474_fu_1465_p3;
wire  signed [54:0] sext_ln1245_6_fu_1472_p1;
wire   [54:0] ret_V_231_fu_1475_p2;
wire   [0:0] p_Result_710_fu_1491_p3;
wire   [0:0] or_ln412_6_fu_1506_p2;
wire   [0:0] p_Result_735_fu_1499_p3;
wire   [0:0] and_ln412_21_fu_1511_p2;
wire   [35:0] num_V_478_fu_1481_p4;
wire   [35:0] zext_ln415_6_fu_1517_p1;
wire    ap_block_pp0_stage11;
wire   [54:0] lhs_476_fu_1545_p3;
wire   [54:0] ret_V_232_fu_1552_p2;
wire   [0:0] p_Result_712_fu_1567_p3;
wire   [0:0] or_ln412_7_fu_1583_p2;
wire   [0:0] p_Result_736_fu_1575_p3;
wire   [0:0] and_ln412_22_fu_1588_p2;
wire   [35:0] num_V_480_fu_1557_p4;
wire   [35:0] zext_ln415_7_fu_1594_p1;
wire    ap_block_pp0_stage12;
wire   [54:0] lhs_478_fu_1614_p3;
wire  signed [54:0] sext_ln1245_7_fu_1621_p1;
wire   [54:0] ret_V_233_fu_1624_p2;
wire   [0:0] p_Result_714_fu_1640_p3;
wire   [0:0] or_ln412_8_fu_1655_p2;
wire   [0:0] p_Result_737_fu_1648_p3;
wire   [0:0] and_ln412_23_fu_1660_p2;
wire   [35:0] num_V_482_fu_1630_p4;
wire   [35:0] zext_ln415_8_fu_1666_p1;
wire    ap_block_pp0_stage13;
wire   [54:0] lhs_480_fu_1676_p3;
wire   [54:0] ret_V_234_fu_1683_p2;
wire   [0:0] p_Result_716_fu_1698_p3;
wire   [0:0] or_ln412_9_fu_1714_p2;
wire   [0:0] p_Result_738_fu_1706_p3;
wire   [0:0] and_ln412_24_fu_1719_p2;
wire   [35:0] num_V_484_fu_1688_p4;
wire   [35:0] zext_ln415_9_fu_1725_p1;
wire    ap_block_pp0_stage14;
wire   [54:0] lhs_482_fu_1735_p3;
wire  signed [54:0] sext_ln1245_8_fu_1742_p1;
wire   [54:0] ret_V_235_fu_1745_p2;
wire   [0:0] p_Result_718_fu_1761_p3;
wire   [0:0] or_ln412_10_fu_1776_p2;
wire   [0:0] p_Result_739_fu_1769_p3;
wire   [0:0] and_ln412_25_fu_1781_p2;
wire   [35:0] num_V_486_fu_1751_p4;
wire   [35:0] zext_ln415_10_fu_1787_p1;
wire   [54:0] lhs_484_fu_1797_p3;
wire   [54:0] ret_V_236_fu_1804_p2;
wire   [0:0] p_Result_720_fu_1819_p3;
wire   [0:0] or_ln412_11_fu_1835_p2;
wire   [0:0] p_Result_740_fu_1827_p3;
wire   [0:0] and_ln412_26_fu_1840_p2;
wire   [35:0] num_V_488_fu_1809_p4;
wire   [35:0] zext_ln415_11_fu_1846_p1;
wire   [54:0] lhs_486_fu_1856_p3;
wire  signed [54:0] sext_ln1245_9_fu_1863_p1;
wire   [54:0] ret_V_237_fu_1866_p2;
wire   [0:0] p_Result_722_fu_1882_p3;
wire   [0:0] or_ln412_12_fu_1897_p2;
wire   [0:0] p_Result_741_fu_1890_p3;
wire   [0:0] and_ln412_27_fu_1902_p2;
wire   [35:0] num_V_490_fu_1872_p4;
wire   [35:0] zext_ln415_12_fu_1908_p1;
wire   [54:0] lhs_488_fu_1918_p3;
wire  signed [54:0] sext_ln1245_10_fu_1925_p1;
wire   [54:0] ret_V_238_fu_1928_p2;
wire   [0:0] p_Result_724_fu_1944_p3;
wire   [0:0] or_ln412_13_fu_1959_p2;
wire   [0:0] p_Result_742_fu_1952_p3;
wire   [0:0] and_ln412_28_fu_1964_p2;
wire   [35:0] num_V_492_fu_1934_p4;
wire   [35:0] zext_ln415_13_fu_1970_p1;
wire   [54:0] lhs_490_fu_1980_p3;
wire  signed [54:0] sext_ln1245_11_fu_1987_p1;
wire   [54:0] ret_V_239_fu_1990_p2;
wire   [0:0] p_Result_726_fu_2006_p3;
wire   [0:0] or_ln412_14_fu_2021_p2;
wire   [0:0] p_Result_743_fu_2014_p3;
wire   [0:0] and_ln412_29_fu_2026_p2;
wire   [35:0] num_V_494_fu_1996_p4;
wire   [35:0] zext_ln415_14_fu_2032_p1;
wire   [54:0] lhs_492_fu_2042_p3;
wire  signed [54:0] sext_ln1245_12_fu_2049_p1;
wire   [54:0] ret_V_240_fu_2052_p2;
wire   [0:0] p_Result_728_fu_2068_p3;
wire   [0:0] or_ln412_15_fu_2083_p2;
wire   [0:0] p_Result_744_fu_2076_p3;
wire   [0:0] and_ln412_30_fu_2088_p2;
wire   [35:0] num_V_496_fu_2058_p4;
wire   [35:0] zext_ln415_15_fu_2094_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [14:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 15'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

master_fix_dense1_fix_Pipeline_Dense1_Loop2_firstDense_f_V_0_0 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_0_0_address0),
    .ce0(firstDense_f_V_0_0_ce0),
    .q0(firstDense_f_V_0_0_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop2_firstDense_f_V_0_1 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_0_1_address0),
    .ce0(firstDense_f_V_0_1_ce0),
    .q0(firstDense_f_V_0_1_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop2_firstDense_f_V_0_2 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_0_2_address0),
    .ce0(firstDense_f_V_0_2_ce0),
    .q0(firstDense_f_V_0_2_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop2_firstDense_f_V_0_3 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_0_3_address0),
    .ce0(firstDense_f_V_0_3_ce0),
    .q0(firstDense_f_V_0_3_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop2_firstDense_f_V_0_4 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_0_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_0_4_address0),
    .ce0(firstDense_f_V_0_4_ce0),
    .q0(firstDense_f_V_0_4_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop2_firstDense_f_V_0_5 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_0_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_0_5_address0),
    .ce0(firstDense_f_V_0_5_ce0),
    .q0(firstDense_f_V_0_5_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop2_firstDense_f_V_0_6 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_0_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_0_6_address0),
    .ce0(firstDense_f_V_0_6_ce0),
    .q0(firstDense_f_V_0_6_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop2_firstDense_f_V_0_7 #(
    .DataWidth( 20 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_0_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_0_7_address0),
    .ce0(firstDense_f_V_0_7_ce0),
    .q0(firstDense_f_V_0_7_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop2_firstDense_f_V_0_8 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_0_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_0_8_address0),
    .ce0(firstDense_f_V_0_8_ce0),
    .q0(firstDense_f_V_0_8_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop2_firstDense_f_V_0_9 #(
    .DataWidth( 20 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_0_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_0_9_address0),
    .ce0(firstDense_f_V_0_9_ce0),
    .q0(firstDense_f_V_0_9_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop2_firstDense_f_V_0_10 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_0_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_0_10_address0),
    .ce0(firstDense_f_V_0_10_ce0),
    .q0(firstDense_f_V_0_10_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop2_firstDense_f_V_0_11 #(
    .DataWidth( 20 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_0_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_0_11_address0),
    .ce0(firstDense_f_V_0_11_ce0),
    .q0(firstDense_f_V_0_11_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop2_firstDense_f_V_0_12 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_0_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_0_12_address0),
    .ce0(firstDense_f_V_0_12_ce0),
    .q0(firstDense_f_V_0_12_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop2_firstDense_f_V_0_13 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_0_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_0_13_address0),
    .ce0(firstDense_f_V_0_13_ce0),
    .q0(firstDense_f_V_0_13_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop2_firstDense_f_V_0_14 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_0_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_0_14_address0),
    .ce0(firstDense_f_V_0_14_ce0),
    .q0(firstDense_f_V_0_14_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop2_firstDense_f_V_0_15 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_0_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_0_15_address0),
    .ce0(firstDense_f_V_0_15_ce0),
    .q0(firstDense_f_V_0_15_q0)
);

master_fix_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage4),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage4)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage14_subdone) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln285_fu_503_p2 == 1'd0))) begin
            i_fu_126 <= add_ln285_fu_509_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_126 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lhs_fu_122 <= 36'd604827;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        lhs_fu_122 <= num_V_fu_2098_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2128 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        aux2_V_228_reg_2255 <= firstDense_f_V_0_1_q0;
        aux2_V_229_reg_2260 <= firstDense_f_V_0_2_q0;
        aux2_V_230_reg_2265 <= firstDense_f_V_0_3_q0;
        aux2_V_231_reg_2270 <= firstDense_f_V_0_4_q0;
        aux2_V_232_reg_2275 <= firstDense_f_V_0_5_q0;
        aux2_V_233_reg_2280 <= firstDense_f_V_0_6_q0;
        aux2_V_234_reg_2285 <= firstDense_f_V_0_7_q0;
        aux2_V_235_reg_2290 <= firstDense_f_V_0_8_q0;
        aux2_V_236_reg_2295 <= firstDense_f_V_0_9_q0;
        aux2_V_237_reg_2300 <= firstDense_f_V_0_10_q0;
        aux2_V_238_reg_2305 <= firstDense_f_V_0_11_q0;
        aux2_V_239_reg_2310 <= firstDense_f_V_0_12_q0;
        aux2_V_240_reg_2315 <= firstDense_f_V_0_13_q0;
        aux2_V_241_reg_2320 <= firstDense_f_V_0_14_q0;
        aux2_V_242_reg_2325 <= firstDense_f_V_0_15_q0;
        aux2_V_reg_2250 <= firstDense_f_V_0_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln285_reg_2128 <= icmp_ln285_fu_503_p2;
        num_V_489_reg_2853 <= num_V_489_fu_1850_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2128 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        num_V_467_reg_2422 <= num_V_467_fu_806_p2;
        r_228_reg_2427 <= r_228_fu_812_p2;
        r_V_723_reg_2443 <= grp_fu_1880_p_dout0;
        r_V_reg_2432 <= grp_fu_1876_p_dout0;
        trunc_ln727_240_reg_2438 <= trunc_ln727_240_fu_817_p1;
        trunc_ln727_241_reg_2449 <= trunc_ln727_241_fu_821_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2128 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        num_V_469_reg_2484 <= num_V_469_fu_935_p2;
        r_229_reg_2489 <= r_229_fu_941_p2;
        r_230_reg_2494 <= r_230_fu_946_p2;
        r_V_724_reg_2499 <= grp_fu_1884_p_dout0;
        r_V_725_reg_2510 <= grp_fu_1888_p_dout0;
        trunc_ln727_242_reg_2505 <= trunc_ln727_242_fu_951_p1;
        trunc_ln727_243_reg_2516 <= trunc_ln727_243_fu_955_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2128 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        num_V_471_reg_2551 <= num_V_471_fu_1069_p2;
        r_231_reg_2556 <= r_231_fu_1075_p2;
        r_232_reg_2561 <= r_232_fu_1080_p2;
        r_V_726_reg_2566 <= grp_fu_1892_p_dout0;
        r_V_727_reg_2577 <= grp_fu_1896_p_dout0;
        trunc_ln727_244_reg_2572 <= trunc_ln727_244_fu_1085_p1;
        trunc_ln727_245_reg_2582 <= trunc_ln727_245_fu_1089_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2128 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        num_V_473_reg_2617 <= num_V_473_fu_1203_p2;
        r_233_reg_2622 <= r_233_fu_1209_p2;
        r_234_reg_2627 <= r_234_fu_1214_p2;
        r_V_728_reg_2632 <= grp_fu_1900_p_dout0;
        r_V_729_reg_2643 <= grp_fu_1904_p_dout0;
        trunc_ln727_246_reg_2638 <= trunc_ln727_246_fu_1219_p1;
        trunc_ln727_247_reg_2648 <= trunc_ln727_247_fu_1223_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2128 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        num_V_475_reg_2673 <= num_V_475_fu_1309_p2;
        r_235_reg_2678 <= r_235_fu_1315_p2;
        r_236_reg_2683 <= r_236_fu_1320_p2;
        r_V_730_reg_2688 <= grp_fu_1908_p_dout0;
        r_V_731_reg_2699 <= grp_fu_1912_p_dout0;
        trunc_ln727_248_reg_2694 <= trunc_ln727_248_fu_1325_p1;
        trunc_ln727_249_reg_2704 <= trunc_ln727_249_fu_1329_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2128 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        num_V_477_reg_2729 <= num_V_477_fu_1415_p2;
        r_237_reg_2734 <= r_237_fu_1421_p2;
        r_238_reg_2739 <= r_238_fu_1426_p2;
        r_V_732_reg_2744 <= grp_fu_1916_p_dout0;
        r_V_733_reg_2755 <= grp_fu_1920_p_dout0;
        trunc_ln727_250_reg_2750 <= trunc_ln727_250_fu_1431_p1;
        trunc_ln727_251_reg_2761 <= trunc_ln727_251_fu_1435_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2128 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        num_V_479_reg_2786 <= num_V_479_fu_1521_p2;
        r_239_reg_2791 <= r_239_fu_1527_p2;
        r_240_reg_2796 <= r_240_fu_1532_p2;
        r_V_734_reg_2801 <= grp_fu_1924_p_dout0;
        r_V_735_reg_2812 <= grp_fu_1928_p_dout0;
        trunc_ln727_252_reg_2807 <= trunc_ln727_252_fu_1537_p1;
        trunc_ln727_253_reg_2818 <= trunc_ln727_253_fu_1541_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2128 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        num_V_481_reg_2823 <= num_V_481_fu_1598_p2;
        r_241_reg_2828 <= r_241_fu_1604_p2;
        r_242_reg_2833 <= r_242_fu_1609_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2128 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        num_V_483_reg_2838 <= num_V_483_fu_1670_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2128 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        num_V_485_reg_2843 <= num_V_485_fu_1729_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2128 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        num_V_487_reg_2848 <= num_V_487_fu_1791_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        num_V_491_reg_2858 <= num_V_491_fu_1912_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        num_V_493_reg_2863 <= num_V_493_fu_1974_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        num_V_495_reg_2868 <= num_V_495_fu_2036_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2128 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        r_V_721_reg_2370 <= grp_fu_1868_p_dout0;
        r_V_722_reg_2381 <= grp_fu_1872_p_dout0;
        trunc_ln727_239_reg_2387 <= trunc_ln727_239_fu_682_p1;
        trunc_ln727_reg_2376 <= trunc_ln727_fu_678_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln285_reg_2128 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln285_reg_2128 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln285_reg_2128 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln285_reg_2128 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln285_reg_2128 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln285_reg_2128 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln285_reg_2128 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln285_reg_2128 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_482 <= m_0_q1;
        reg_486 <= m_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln285_fu_503_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_reg_2132[7 : 4] <= tmp_fu_535_p3[7 : 4];
    end
end

always @ (*) begin
    if (((icmp_ln285_reg_2128 == 1'd1) & (1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_condition_exit_pp0_iter0_stage4 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_14 = 4'd0;
    end else begin
        ap_sig_allocacmp_i_14 = i_fu_126;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_sig_allocacmp_lhs_load_16 = num_V_fu_2098_p2;
    end else begin
        ap_sig_allocacmp_lhs_load_16 = lhs_fu_122;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_0_0_ce0 = 1'b1;
    end else begin
        firstDense_f_V_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_0_10_ce0 = 1'b1;
    end else begin
        firstDense_f_V_0_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_0_11_ce0 = 1'b1;
    end else begin
        firstDense_f_V_0_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_0_12_ce0 = 1'b1;
    end else begin
        firstDense_f_V_0_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_0_13_ce0 = 1'b1;
    end else begin
        firstDense_f_V_0_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_0_14_ce0 = 1'b1;
    end else begin
        firstDense_f_V_0_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_0_15_ce0 = 1'b1;
    end else begin
        firstDense_f_V_0_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_0_1_ce0 = 1'b1;
    end else begin
        firstDense_f_V_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_0_2_ce0 = 1'b1;
    end else begin
        firstDense_f_V_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_0_3_ce0 = 1'b1;
    end else begin
        firstDense_f_V_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_0_4_ce0 = 1'b1;
    end else begin
        firstDense_f_V_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_0_5_ce0 = 1'b1;
    end else begin
        firstDense_f_V_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_0_6_ce0 = 1'b1;
    end else begin
        firstDense_f_V_0_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_0_7_ce0 = 1'b1;
    end else begin
        firstDense_f_V_0_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_0_8_ce0 = 1'b1;
    end else begin
        firstDense_f_V_0_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_0_9_ce0 = 1'b1;
    end else begin
        firstDense_f_V_0_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            m_0_address0 = tmp_42_fu_1138_p3;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            m_0_address0 = tmp_40_fu_1004_p3;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            m_0_address0 = tmp_38_fu_870_p3;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            m_0_address0 = tmp_36_fu_734_p3;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            m_0_address0 = tmp_34_fu_669_p3;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            m_0_address0 = tmp_32_fu_615_p3;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            m_0_address0 = tmp_30_fu_587_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            m_0_address0 = tmp_28_fu_554_p3;
        end else begin
            m_0_address0 = 'bx;
        end
    end else begin
        m_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            m_0_address1 = tmp_41_fu_1124_p3;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            m_0_address1 = tmp_39_fu_990_p3;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            m_0_address1 = tmp_37_fu_856_p3;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            m_0_address1 = tmp_35_fu_720_p3;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            m_0_address1 = tmp_33_fu_655_p3;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            m_0_address1 = tmp_31_fu_601_p3;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            m_0_address1 = tmp_29_fu_573_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            m_0_address1 = zext_ln289_fu_543_p1;
        end else begin
            m_0_address1 = 'bx;
        end
    end else begin
        m_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        m_0_ce0 = 1'b1;
    end else begin
        m_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        m_0_ce1 = 1'b1;
    end else begin
        m_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln285_reg_2128 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        num_V_544_out_ap_vld = 1'b1;
    end else begin
        num_V_544_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage4)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln285_fu_509_p2 = (ap_sig_allocacmp_i_14 + 4'd1);

assign and_ln412_16_fu_925_p2 = (p_Result_730_fu_913_p3 & or_ln412_1_fu_920_p2);

assign and_ln412_17_fu_1059_p2 = (p_Result_731_fu_1047_p3 & or_ln412_2_fu_1054_p2);

assign and_ln412_18_fu_1193_p2 = (p_Result_732_fu_1181_p3 & or_ln412_3_fu_1188_p2);

assign and_ln412_19_fu_1299_p2 = (p_Result_733_fu_1287_p3 & or_ln412_4_fu_1294_p2);

assign and_ln412_20_fu_1405_p2 = (p_Result_734_fu_1393_p3 & or_ln412_5_fu_1400_p2);

assign and_ln412_21_fu_1511_p2 = (p_Result_735_fu_1499_p3 & or_ln412_6_fu_1506_p2);

assign and_ln412_22_fu_1588_p2 = (p_Result_736_fu_1575_p3 & or_ln412_7_fu_1583_p2);

assign and_ln412_23_fu_1660_p2 = (p_Result_737_fu_1648_p3 & or_ln412_8_fu_1655_p2);

assign and_ln412_24_fu_1719_p2 = (p_Result_738_fu_1706_p3 & or_ln412_9_fu_1714_p2);

assign and_ln412_25_fu_1781_p2 = (p_Result_739_fu_1769_p3 & or_ln412_10_fu_1776_p2);

assign and_ln412_26_fu_1840_p2 = (p_Result_740_fu_1827_p3 & or_ln412_11_fu_1835_p2);

assign and_ln412_27_fu_1902_p2 = (p_Result_741_fu_1890_p3 & or_ln412_12_fu_1897_p2);

assign and_ln412_28_fu_1964_p2 = (p_Result_742_fu_1952_p3 & or_ln412_13_fu_1959_p2);

assign and_ln412_29_fu_2026_p2 = (p_Result_743_fu_2014_p3 & or_ln412_14_fu_2021_p2);

assign and_ln412_30_fu_2088_p2 = (p_Result_744_fu_2076_p3 & or_ln412_15_fu_2083_p2);

assign and_ln412_fu_796_p2 = (p_Result_729_fu_778_p3 & or_ln412_fu_790_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage4;

assign firstDense_f_V_0_0_address0 = i_cast_fu_515_p1;

assign firstDense_f_V_0_10_address0 = i_cast_fu_515_p1;

assign firstDense_f_V_0_11_address0 = i_cast_fu_515_p1;

assign firstDense_f_V_0_12_address0 = i_cast_fu_515_p1;

assign firstDense_f_V_0_13_address0 = i_cast_fu_515_p1;

assign firstDense_f_V_0_14_address0 = i_cast_fu_515_p1;

assign firstDense_f_V_0_15_address0 = i_cast_fu_515_p1;

assign firstDense_f_V_0_1_address0 = i_cast_fu_515_p1;

assign firstDense_f_V_0_2_address0 = i_cast_fu_515_p1;

assign firstDense_f_V_0_3_address0 = i_cast_fu_515_p1;

assign firstDense_f_V_0_4_address0 = i_cast_fu_515_p1;

assign firstDense_f_V_0_5_address0 = i_cast_fu_515_p1;

assign firstDense_f_V_0_6_address0 = i_cast_fu_515_p1;

assign firstDense_f_V_0_7_address0 = i_cast_fu_515_p1;

assign firstDense_f_V_0_8_address0 = i_cast_fu_515_p1;

assign firstDense_f_V_0_9_address0 = i_cast_fu_515_p1;

assign grp_fu_1868_p_ce = 1'b1;

assign grp_fu_1868_p_din0 = sext_ln1171_fu_628_p1;

assign grp_fu_1868_p_din1 = zext_ln1168_fu_624_p1;

assign grp_fu_1872_p_ce = 1'b1;

assign grp_fu_1872_p_din0 = sext_ln1171_16_fu_641_p1;

assign grp_fu_1872_p_din1 = zext_ln1168_1_fu_637_p1;

assign grp_fu_1876_p_ce = 1'b1;

assign grp_fu_1876_p_din0 = sext_ln1171_17_fu_690_p1;

assign grp_fu_1876_p_din1 = zext_ln1168_2_fu_686_p1;

assign grp_fu_1880_p_ce = 1'b1;

assign grp_fu_1880_p_din0 = sext_ln1171_18_fu_703_p1;

assign grp_fu_1880_p_din1 = zext_ln1168_3_fu_699_p1;

assign grp_fu_1884_p_ce = 1'b1;

assign grp_fu_1884_p_din0 = sext_ln1171_19_fu_829_p1;

assign grp_fu_1884_p_din1 = zext_ln1168_4_fu_825_p1;

assign grp_fu_1888_p_ce = 1'b1;

assign grp_fu_1888_p_din0 = sext_ln1171_20_fu_842_p1;

assign grp_fu_1888_p_din1 = zext_ln1168_5_fu_838_p1;

assign grp_fu_1892_p_ce = 1'b1;

assign grp_fu_1892_p_din0 = sext_ln1171_21_fu_963_p1;

assign grp_fu_1892_p_din1 = zext_ln1168_6_fu_959_p1;

assign grp_fu_1896_p_ce = 1'b1;

assign grp_fu_1896_p_din0 = sext_ln1171_22_fu_976_p1;

assign grp_fu_1896_p_din1 = zext_ln1168_7_fu_972_p1;

assign grp_fu_1900_p_ce = 1'b1;

assign grp_fu_1900_p_din0 = sext_ln1171_23_fu_1097_p1;

assign grp_fu_1900_p_din1 = zext_ln1168_8_fu_1093_p1;

assign grp_fu_1904_p_ce = 1'b1;

assign grp_fu_1904_p_din0 = sext_ln1171_24_fu_1110_p1;

assign grp_fu_1904_p_din1 = zext_ln1168_9_fu_1106_p1;

assign grp_fu_1908_p_ce = 1'b1;

assign grp_fu_1908_p_din0 = sext_ln1171_25_fu_1231_p1;

assign grp_fu_1908_p_din1 = zext_ln1168_10_fu_1227_p1;

assign grp_fu_1912_p_ce = 1'b1;

assign grp_fu_1912_p_din0 = sext_ln1171_26_fu_1244_p1;

assign grp_fu_1912_p_din1 = zext_ln1168_11_fu_1240_p1;

assign grp_fu_1916_p_ce = 1'b1;

assign grp_fu_1916_p_din0 = sext_ln1171_27_fu_1337_p1;

assign grp_fu_1916_p_din1 = zext_ln1168_12_fu_1333_p1;

assign grp_fu_1920_p_ce = 1'b1;

assign grp_fu_1920_p_din0 = sext_ln1171_28_fu_1350_p1;

assign grp_fu_1920_p_din1 = zext_ln1168_13_fu_1346_p1;

assign grp_fu_1924_p_ce = 1'b1;

assign grp_fu_1924_p_din0 = sext_ln1171_29_fu_1443_p1;

assign grp_fu_1924_p_din1 = zext_ln1168_14_fu_1439_p1;

assign grp_fu_1928_p_ce = 1'b1;

assign grp_fu_1928_p_din0 = sext_ln1171_30_fu_1456_p1;

assign grp_fu_1928_p_din1 = zext_ln1168_15_fu_1452_p1;

assign i_cast_fu_515_p1 = ap_sig_allocacmp_i_14;

assign icmp_ln285_fu_503_p2 = ((ap_sig_allocacmp_i_14 == 4'd14) ? 1'b1 : 1'b0);

assign lhs_1_fu_743_p3 = {{ap_sig_allocacmp_lhs_load_16}, {19'd0}};

assign lhs_3_fu_879_p3 = {{num_V_467_reg_2422}, {19'd0}};

assign lhs_472_fu_1359_p3 = {{num_V_475_reg_2673}, {19'd0}};

assign lhs_474_fu_1465_p3 = {{num_V_477_reg_2729}, {19'd0}};

assign lhs_476_fu_1545_p3 = {{num_V_479_reg_2786}, {19'd0}};

assign lhs_478_fu_1614_p3 = {{num_V_481_reg_2823}, {19'd0}};

assign lhs_480_fu_1676_p3 = {{num_V_483_reg_2838}, {19'd0}};

assign lhs_482_fu_1735_p3 = {{num_V_485_reg_2843}, {19'd0}};

assign lhs_484_fu_1797_p3 = {{num_V_487_reg_2848}, {19'd0}};

assign lhs_486_fu_1856_p3 = {{num_V_489_reg_2853}, {19'd0}};

assign lhs_488_fu_1918_p3 = {{num_V_491_reg_2858}, {19'd0}};

assign lhs_490_fu_1980_p3 = {{num_V_493_reg_2863}, {19'd0}};

assign lhs_492_fu_2042_p3 = {{num_V_495_reg_2868}, {19'd0}};

assign lhs_5_fu_1013_p3 = {{num_V_469_reg_2484}, {19'd0}};

assign lhs_7_fu_1147_p3 = {{num_V_471_reg_2551}, {19'd0}};

assign lhs_9_fu_1253_p3 = {{num_V_473_reg_2617}, {19'd0}};

assign num_V_466_fu_760_p4 = {{ret_V_fu_754_p2[54:19]}};

assign num_V_467_fu_806_p2 = (num_V_466_fu_760_p4 + zext_ln415_fu_802_p1);

assign num_V_468_fu_895_p4 = {{ret_V_226_fu_889_p2[54:19]}};

assign num_V_469_fu_935_p2 = (num_V_468_fu_895_p4 + zext_ln415_1_fu_931_p1);

assign num_V_470_fu_1029_p4 = {{ret_V_227_fu_1023_p2[54:19]}};

assign num_V_471_fu_1069_p2 = (num_V_470_fu_1029_p4 + zext_ln415_2_fu_1065_p1);

assign num_V_472_fu_1163_p4 = {{ret_V_228_fu_1157_p2[54:19]}};

assign num_V_473_fu_1203_p2 = (num_V_472_fu_1163_p4 + zext_ln415_3_fu_1199_p1);

assign num_V_474_fu_1269_p4 = {{ret_V_229_fu_1263_p2[54:19]}};

assign num_V_475_fu_1309_p2 = (num_V_474_fu_1269_p4 + zext_ln415_4_fu_1305_p1);

assign num_V_476_fu_1375_p4 = {{ret_V_230_fu_1369_p2[54:19]}};

assign num_V_477_fu_1415_p2 = (num_V_476_fu_1375_p4 + zext_ln415_5_fu_1411_p1);

assign num_V_478_fu_1481_p4 = {{ret_V_231_fu_1475_p2[54:19]}};

assign num_V_479_fu_1521_p2 = (num_V_478_fu_1481_p4 + zext_ln415_6_fu_1517_p1);

assign num_V_480_fu_1557_p4 = {{ret_V_232_fu_1552_p2[54:19]}};

assign num_V_481_fu_1598_p2 = (num_V_480_fu_1557_p4 + zext_ln415_7_fu_1594_p1);

assign num_V_482_fu_1630_p4 = {{ret_V_233_fu_1624_p2[54:19]}};

assign num_V_483_fu_1670_p2 = (num_V_482_fu_1630_p4 + zext_ln415_8_fu_1666_p1);

assign num_V_484_fu_1688_p4 = {{ret_V_234_fu_1683_p2[54:19]}};

assign num_V_485_fu_1729_p2 = (num_V_484_fu_1688_p4 + zext_ln415_9_fu_1725_p1);

assign num_V_486_fu_1751_p4 = {{ret_V_235_fu_1745_p2[54:19]}};

assign num_V_487_fu_1791_p2 = (num_V_486_fu_1751_p4 + zext_ln415_10_fu_1787_p1);

assign num_V_488_fu_1809_p4 = {{ret_V_236_fu_1804_p2[54:19]}};

assign num_V_489_fu_1850_p2 = (num_V_488_fu_1809_p4 + zext_ln415_11_fu_1846_p1);

assign num_V_490_fu_1872_p4 = {{ret_V_237_fu_1866_p2[54:19]}};

assign num_V_491_fu_1912_p2 = (num_V_490_fu_1872_p4 + zext_ln415_12_fu_1908_p1);

assign num_V_492_fu_1934_p4 = {{ret_V_238_fu_1928_p2[54:19]}};

assign num_V_493_fu_1974_p2 = (num_V_492_fu_1934_p4 + zext_ln415_13_fu_1970_p1);

assign num_V_494_fu_1996_p4 = {{ret_V_239_fu_1990_p2[54:19]}};

assign num_V_495_fu_2036_p2 = (num_V_494_fu_1996_p4 + zext_ln415_14_fu_2032_p1);

assign num_V_496_fu_2058_p4 = {{ret_V_240_fu_2052_p2[54:19]}};

assign num_V_544_out = lhs_fu_122;

assign num_V_fu_2098_p2 = (num_V_496_fu_2058_p4 + zext_ln415_15_fu_2094_p1);

assign or_ln289_10_fu_865_p2 = (tmp_reg_2132 | 8'd11);

assign or_ln289_11_fu_985_p2 = (tmp_reg_2132 | 8'd12);

assign or_ln289_12_fu_999_p2 = (tmp_reg_2132 | 8'd13);

assign or_ln289_13_fu_1119_p2 = (tmp_reg_2132 | 8'd14);

assign or_ln289_14_fu_1133_p2 = (tmp_reg_2132 | 8'd15);

assign or_ln289_1_fu_568_p2 = (tmp_reg_2132 | 8'd2);

assign or_ln289_2_fu_582_p2 = (tmp_reg_2132 | 8'd3);

assign or_ln289_3_fu_596_p2 = (tmp_reg_2132 | 8'd4);

assign or_ln289_4_fu_610_p2 = (tmp_reg_2132 | 8'd5);

assign or_ln289_5_fu_650_p2 = (tmp_reg_2132 | 8'd6);

assign or_ln289_6_fu_664_p2 = (tmp_reg_2132 | 8'd7);

assign or_ln289_7_fu_715_p2 = (tmp_reg_2132 | 8'd8);

assign or_ln289_8_fu_729_p2 = (tmp_reg_2132 | 8'd9);

assign or_ln289_9_fu_851_p2 = (tmp_reg_2132 | 8'd10);

assign or_ln289_fu_548_p2 = (tmp_fu_535_p3 | 8'd1);

assign or_ln412_10_fu_1776_p2 = (r_237_reg_2734 | p_Result_718_fu_1761_p3);

assign or_ln412_11_fu_1835_p2 = (r_238_reg_2739 | p_Result_720_fu_1819_p3);

assign or_ln412_12_fu_1897_p2 = (r_239_reg_2791 | p_Result_722_fu_1882_p3);

assign or_ln412_13_fu_1959_p2 = (r_240_reg_2796 | p_Result_724_fu_1944_p3);

assign or_ln412_14_fu_2021_p2 = (r_241_reg_2828 | p_Result_726_fu_2006_p3);

assign or_ln412_15_fu_2083_p2 = (r_242_reg_2833 | p_Result_728_fu_2068_p3);

assign or_ln412_1_fu_920_p2 = (r_228_reg_2427 | p_Result_700_fu_905_p3);

assign or_ln412_2_fu_1054_p2 = (r_229_reg_2489 | p_Result_702_fu_1039_p3);

assign or_ln412_3_fu_1188_p2 = (r_230_reg_2494 | p_Result_704_fu_1173_p3);

assign or_ln412_4_fu_1294_p2 = (r_231_reg_2556 | p_Result_706_fu_1279_p3);

assign or_ln412_5_fu_1400_p2 = (r_232_reg_2561 | p_Result_708_fu_1385_p3);

assign or_ln412_6_fu_1506_p2 = (r_233_reg_2622 | p_Result_710_fu_1491_p3);

assign or_ln412_7_fu_1583_p2 = (r_234_reg_2627 | p_Result_712_fu_1567_p3);

assign or_ln412_8_fu_1655_p2 = (r_235_reg_2678 | p_Result_714_fu_1640_p3);

assign or_ln412_9_fu_1714_p2 = (r_236_reg_2683 | p_Result_716_fu_1698_p3);

assign or_ln412_fu_790_p2 = (r_fu_785_p2 | p_Result_s_fu_770_p3);

assign p_Result_700_fu_905_p3 = ret_V_226_fu_889_p2[32'd19];

assign p_Result_702_fu_1039_p3 = ret_V_227_fu_1023_p2[32'd19];

assign p_Result_704_fu_1173_p3 = ret_V_228_fu_1157_p2[32'd19];

assign p_Result_706_fu_1279_p3 = ret_V_229_fu_1263_p2[32'd19];

assign p_Result_708_fu_1385_p3 = ret_V_230_fu_1369_p2[32'd19];

assign p_Result_710_fu_1491_p3 = ret_V_231_fu_1475_p2[32'd19];

assign p_Result_712_fu_1567_p3 = ret_V_232_fu_1552_p2[32'd19];

assign p_Result_714_fu_1640_p3 = ret_V_233_fu_1624_p2[32'd19];

assign p_Result_716_fu_1698_p3 = ret_V_234_fu_1683_p2[32'd19];

assign p_Result_718_fu_1761_p3 = ret_V_235_fu_1745_p2[32'd19];

assign p_Result_720_fu_1819_p3 = ret_V_236_fu_1804_p2[32'd19];

assign p_Result_722_fu_1882_p3 = ret_V_237_fu_1866_p2[32'd19];

assign p_Result_724_fu_1944_p3 = ret_V_238_fu_1928_p2[32'd19];

assign p_Result_726_fu_2006_p3 = ret_V_239_fu_1990_p2[32'd19];

assign p_Result_728_fu_2068_p3 = ret_V_240_fu_2052_p2[32'd19];

assign p_Result_729_fu_778_p3 = r_V_721_reg_2370[32'd18];

assign p_Result_730_fu_913_p3 = r_V_722_reg_2381[32'd18];

assign p_Result_731_fu_1047_p3 = r_V_reg_2432[32'd18];

assign p_Result_732_fu_1181_p3 = r_V_723_reg_2443[32'd18];

assign p_Result_733_fu_1287_p3 = r_V_724_reg_2499[32'd18];

assign p_Result_734_fu_1393_p3 = r_V_725_reg_2510[32'd18];

assign p_Result_735_fu_1499_p3 = r_V_726_reg_2566[32'd18];

assign p_Result_736_fu_1575_p3 = ret_V_232_fu_1552_p2[32'd18];

assign p_Result_737_fu_1648_p3 = r_V_728_reg_2632[32'd18];

assign p_Result_738_fu_1706_p3 = ret_V_234_fu_1683_p2[32'd18];

assign p_Result_739_fu_1769_p3 = r_V_730_reg_2688[32'd18];

assign p_Result_740_fu_1827_p3 = ret_V_236_fu_1804_p2[32'd18];

assign p_Result_741_fu_1890_p3 = r_V_732_reg_2744[32'd18];

assign p_Result_742_fu_1952_p3 = r_V_733_reg_2755[32'd18];

assign p_Result_743_fu_2014_p3 = r_V_734_reg_2801[32'd18];

assign p_Result_744_fu_2076_p3 = r_V_735_reg_2812[32'd18];

assign p_Result_s_fu_770_p3 = ret_V_fu_754_p2[32'd19];

assign r_228_fu_812_p2 = ((trunc_ln727_239_reg_2387 != 18'd0) ? 1'b1 : 1'b0);

assign r_229_fu_941_p2 = ((trunc_ln727_240_reg_2438 != 18'd0) ? 1'b1 : 1'b0);

assign r_230_fu_946_p2 = ((trunc_ln727_241_reg_2449 != 18'd0) ? 1'b1 : 1'b0);

assign r_231_fu_1075_p2 = ((trunc_ln727_242_reg_2505 != 18'd0) ? 1'b1 : 1'b0);

assign r_232_fu_1080_p2 = ((trunc_ln727_243_reg_2516 != 18'd0) ? 1'b1 : 1'b0);

assign r_233_fu_1209_p2 = ((trunc_ln727_244_reg_2572 != 18'd0) ? 1'b1 : 1'b0);

assign r_234_fu_1214_p2 = ((trunc_ln727_245_reg_2582 != 18'd0) ? 1'b1 : 1'b0);

assign r_235_fu_1315_p2 = ((trunc_ln727_246_reg_2638 != 18'd0) ? 1'b1 : 1'b0);

assign r_236_fu_1320_p2 = ((trunc_ln727_247_reg_2648 != 18'd0) ? 1'b1 : 1'b0);

assign r_237_fu_1421_p2 = ((trunc_ln727_248_reg_2694 != 18'd0) ? 1'b1 : 1'b0);

assign r_238_fu_1426_p2 = ((trunc_ln727_249_reg_2704 != 18'd0) ? 1'b1 : 1'b0);

assign r_239_fu_1527_p2 = ((trunc_ln727_250_reg_2750 != 18'd0) ? 1'b1 : 1'b0);

assign r_240_fu_1532_p2 = ((trunc_ln727_251_reg_2761 != 18'd0) ? 1'b1 : 1'b0);

assign r_241_fu_1604_p2 = ((trunc_ln727_252_reg_2807 != 18'd0) ? 1'b1 : 1'b0);

assign r_242_fu_1609_p2 = ((trunc_ln727_253_reg_2818 != 18'd0) ? 1'b1 : 1'b0);

assign r_fu_785_p2 = ((trunc_ln727_reg_2376 != 18'd0) ? 1'b1 : 1'b0);

assign ret_V_226_fu_889_p2 = ($signed(lhs_3_fu_879_p3) + $signed(sext_ln1245_1_fu_886_p1));

assign ret_V_227_fu_1023_p2 = ($signed(lhs_5_fu_1013_p3) + $signed(sext_ln1245_2_fu_1020_p1));

assign ret_V_228_fu_1157_p2 = ($signed(lhs_7_fu_1147_p3) + $signed(sext_ln1245_3_fu_1154_p1));

assign ret_V_229_fu_1263_p2 = ($signed(lhs_9_fu_1253_p3) + $signed(sext_ln1245_4_fu_1260_p1));

assign ret_V_230_fu_1369_p2 = ($signed(lhs_472_fu_1359_p3) + $signed(sext_ln1245_5_fu_1366_p1));

assign ret_V_231_fu_1475_p2 = ($signed(lhs_474_fu_1465_p3) + $signed(sext_ln1245_6_fu_1472_p1));

assign ret_V_232_fu_1552_p2 = (lhs_476_fu_1545_p3 + r_V_727_reg_2577);

assign ret_V_233_fu_1624_p2 = ($signed(lhs_478_fu_1614_p3) + $signed(sext_ln1245_7_fu_1621_p1));

assign ret_V_234_fu_1683_p2 = (lhs_480_fu_1676_p3 + r_V_729_reg_2643);

assign ret_V_235_fu_1745_p2 = ($signed(lhs_482_fu_1735_p3) + $signed(sext_ln1245_8_fu_1742_p1));

assign ret_V_236_fu_1804_p2 = (lhs_484_fu_1797_p3 + r_V_731_reg_2699);

assign ret_V_237_fu_1866_p2 = ($signed(lhs_486_fu_1856_p3) + $signed(sext_ln1245_9_fu_1863_p1));

assign ret_V_238_fu_1928_p2 = ($signed(lhs_488_fu_1918_p3) + $signed(sext_ln1245_10_fu_1925_p1));

assign ret_V_239_fu_1990_p2 = ($signed(lhs_490_fu_1980_p3) + $signed(sext_ln1245_11_fu_1987_p1));

assign ret_V_240_fu_2052_p2 = ($signed(lhs_492_fu_2042_p3) + $signed(sext_ln1245_12_fu_2049_p1));

assign ret_V_fu_754_p2 = ($signed(lhs_1_fu_743_p3) + $signed(sext_ln1245_fu_751_p1));

assign sext_ln1171_16_fu_641_p1 = $signed(aux2_V_228_reg_2255);

assign sext_ln1171_17_fu_690_p1 = $signed(aux2_V_229_reg_2260);

assign sext_ln1171_18_fu_703_p1 = $signed(aux2_V_230_reg_2265);

assign sext_ln1171_19_fu_829_p1 = $signed(aux2_V_231_reg_2270);

assign sext_ln1171_20_fu_842_p1 = $signed(aux2_V_232_reg_2275);

assign sext_ln1171_21_fu_963_p1 = $signed(aux2_V_233_reg_2280);

assign sext_ln1171_22_fu_976_p1 = $signed(aux2_V_234_reg_2285);

assign sext_ln1171_23_fu_1097_p1 = $signed(aux2_V_235_reg_2290);

assign sext_ln1171_24_fu_1110_p1 = $signed(aux2_V_236_reg_2295);

assign sext_ln1171_25_fu_1231_p1 = $signed(aux2_V_237_reg_2300);

assign sext_ln1171_26_fu_1244_p1 = $signed(aux2_V_238_reg_2305);

assign sext_ln1171_27_fu_1337_p1 = $signed(aux2_V_239_reg_2310);

assign sext_ln1171_28_fu_1350_p1 = $signed(aux2_V_240_reg_2315);

assign sext_ln1171_29_fu_1443_p1 = $signed(aux2_V_241_reg_2320);

assign sext_ln1171_30_fu_1456_p1 = $signed(aux2_V_242_reg_2325);

assign sext_ln1171_fu_628_p1 = $signed(aux2_V_reg_2250);

assign sext_ln1245_10_fu_1925_p1 = r_V_733_reg_2755;

assign sext_ln1245_11_fu_1987_p1 = r_V_734_reg_2801;

assign sext_ln1245_12_fu_2049_p1 = r_V_735_reg_2812;

assign sext_ln1245_1_fu_886_p1 = r_V_722_reg_2381;

assign sext_ln1245_2_fu_1020_p1 = r_V_reg_2432;

assign sext_ln1245_3_fu_1154_p1 = r_V_723_reg_2443;

assign sext_ln1245_4_fu_1260_p1 = r_V_724_reg_2499;

assign sext_ln1245_5_fu_1366_p1 = r_V_725_reg_2510;

assign sext_ln1245_6_fu_1472_p1 = r_V_726_reg_2566;

assign sext_ln1245_7_fu_1621_p1 = r_V_728_reg_2632;

assign sext_ln1245_8_fu_1742_p1 = r_V_730_reg_2688;

assign sext_ln1245_9_fu_1863_p1 = r_V_732_reg_2744;

assign sext_ln1245_fu_751_p1 = r_V_721_reg_2370;

assign tmp_28_fu_554_p3 = {{56'd0}, {or_ln289_fu_548_p2}};

assign tmp_29_fu_573_p3 = {{56'd0}, {or_ln289_1_fu_568_p2}};

assign tmp_30_fu_587_p3 = {{56'd0}, {or_ln289_2_fu_582_p2}};

assign tmp_31_fu_601_p3 = {{56'd0}, {or_ln289_3_fu_596_p2}};

assign tmp_32_fu_615_p3 = {{56'd0}, {or_ln289_4_fu_610_p2}};

assign tmp_33_fu_655_p3 = {{56'd0}, {or_ln289_5_fu_650_p2}};

assign tmp_34_fu_669_p3 = {{56'd0}, {or_ln289_6_fu_664_p2}};

assign tmp_35_fu_720_p3 = {{56'd0}, {or_ln289_7_fu_715_p2}};

assign tmp_36_fu_734_p3 = {{56'd0}, {or_ln289_8_fu_729_p2}};

assign tmp_37_fu_856_p3 = {{56'd0}, {or_ln289_9_fu_851_p2}};

assign tmp_38_fu_870_p3 = {{56'd0}, {or_ln289_10_fu_865_p2}};

assign tmp_39_fu_990_p3 = {{56'd0}, {or_ln289_11_fu_985_p2}};

assign tmp_40_fu_1004_p3 = {{56'd0}, {or_ln289_12_fu_999_p2}};

assign tmp_41_fu_1124_p3 = {{56'd0}, {or_ln289_13_fu_1119_p2}};

assign tmp_42_fu_1138_p3 = {{56'd0}, {or_ln289_14_fu_1133_p2}};

assign tmp_fu_535_p3 = {{ap_sig_allocacmp_i_14}, {4'd0}};

assign trunc_ln727_239_fu_682_p1 = grp_fu_1872_p_dout0[17:0];

assign trunc_ln727_240_fu_817_p1 = grp_fu_1876_p_dout0[17:0];

assign trunc_ln727_241_fu_821_p1 = grp_fu_1880_p_dout0[17:0];

assign trunc_ln727_242_fu_951_p1 = grp_fu_1884_p_dout0[17:0];

assign trunc_ln727_243_fu_955_p1 = grp_fu_1888_p_dout0[17:0];

assign trunc_ln727_244_fu_1085_p1 = grp_fu_1892_p_dout0[17:0];

assign trunc_ln727_245_fu_1089_p1 = grp_fu_1896_p_dout0[17:0];

assign trunc_ln727_246_fu_1219_p1 = grp_fu_1900_p_dout0[17:0];

assign trunc_ln727_247_fu_1223_p1 = grp_fu_1904_p_dout0[17:0];

assign trunc_ln727_248_fu_1325_p1 = grp_fu_1908_p_dout0[17:0];

assign trunc_ln727_249_fu_1329_p1 = grp_fu_1912_p_dout0[17:0];

assign trunc_ln727_250_fu_1431_p1 = grp_fu_1916_p_dout0[17:0];

assign trunc_ln727_251_fu_1435_p1 = grp_fu_1920_p_dout0[17:0];

assign trunc_ln727_252_fu_1537_p1 = grp_fu_1924_p_dout0[17:0];

assign trunc_ln727_253_fu_1541_p1 = grp_fu_1928_p_dout0[17:0];

assign trunc_ln727_fu_678_p1 = grp_fu_1868_p_dout0[17:0];

assign zext_ln1168_10_fu_1227_p1 = reg_482;

assign zext_ln1168_11_fu_1240_p1 = reg_486;

assign zext_ln1168_12_fu_1333_p1 = reg_482;

assign zext_ln1168_13_fu_1346_p1 = reg_486;

assign zext_ln1168_14_fu_1439_p1 = reg_482;

assign zext_ln1168_15_fu_1452_p1 = reg_486;

assign zext_ln1168_1_fu_637_p1 = reg_486;

assign zext_ln1168_2_fu_686_p1 = reg_482;

assign zext_ln1168_3_fu_699_p1 = reg_486;

assign zext_ln1168_4_fu_825_p1 = reg_482;

assign zext_ln1168_5_fu_838_p1 = reg_486;

assign zext_ln1168_6_fu_959_p1 = reg_482;

assign zext_ln1168_7_fu_972_p1 = reg_486;

assign zext_ln1168_8_fu_1093_p1 = reg_482;

assign zext_ln1168_9_fu_1106_p1 = reg_486;

assign zext_ln1168_fu_624_p1 = reg_482;

assign zext_ln289_fu_543_p1 = tmp_fu_535_p3;

assign zext_ln415_10_fu_1787_p1 = and_ln412_25_fu_1781_p2;

assign zext_ln415_11_fu_1846_p1 = and_ln412_26_fu_1840_p2;

assign zext_ln415_12_fu_1908_p1 = and_ln412_27_fu_1902_p2;

assign zext_ln415_13_fu_1970_p1 = and_ln412_28_fu_1964_p2;

assign zext_ln415_14_fu_2032_p1 = and_ln412_29_fu_2026_p2;

assign zext_ln415_15_fu_2094_p1 = and_ln412_30_fu_2088_p2;

assign zext_ln415_1_fu_931_p1 = and_ln412_16_fu_925_p2;

assign zext_ln415_2_fu_1065_p1 = and_ln412_17_fu_1059_p2;

assign zext_ln415_3_fu_1199_p1 = and_ln412_18_fu_1193_p2;

assign zext_ln415_4_fu_1305_p1 = and_ln412_19_fu_1299_p2;

assign zext_ln415_5_fu_1411_p1 = and_ln412_20_fu_1405_p2;

assign zext_ln415_6_fu_1517_p1 = and_ln412_21_fu_1511_p2;

assign zext_ln415_7_fu_1594_p1 = and_ln412_22_fu_1588_p2;

assign zext_ln415_8_fu_1666_p1 = and_ln412_23_fu_1660_p2;

assign zext_ln415_9_fu_1725_p1 = and_ln412_24_fu_1719_p2;

assign zext_ln415_fu_802_p1 = and_ln412_fu_796_p2;

always @ (posedge ap_clk) begin
    tmp_reg_2132[3:0] <= 4'b0000;
end

endmodule //master_fix_dense1_fix_Pipeline_Dense1_Loop2
