{'COLLCONFOut': {'CDeps': [[]],
                 'CLines': [[]],
                 'Clocked': False,
                 'DDeps': [[], []],
                 'DLines': ['1110:D', '1111:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd149e90>,
                                 <pyverilog.vparser.ast.Assign object at 0x7fbdccc48150>]},
 'COLLCONF_Sel': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['Address']],
                  'DLines': ['853:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd0cd210>]},
 'COLLCONF_Wr': {'CDeps': [[], []],
                 'CLines': [[], []],
                 'Clocked': False,
                 'DDeps': [['Write', 'COLLCONF_Sel'],
                           [],
                           ['Write', 'COLLCONF_Sel']],
                 'DLines': ['908:D', '909:D', '910:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd3d16d0>,
                                 <pyverilog.vparser.ast.Assign object at 0x7fbdcd3d1890>,
                                 <pyverilog.vparser.ast.Assign object at 0x7fbdcd3d1b90>]},
 'CTRLMODEROut': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [[]],
                  'DLines': ['1135:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdccc34710>]},
 'CTRLMODER_Sel': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['Address']],
                   'DLines': ['855:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd0cd490>]},
 'CTRLMODER_Wr': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['Write', 'CTRLMODER_Sel']],
                  'DLines': ['912:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd3d1ed0>]},
 'DBG_REG_Sel': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['Address']],
                 'DLines': ['868:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd0c1450>]},
 'DMAC_ADDR0_Sel': {'CDeps': [],
                    'CLines': [],
                    'Clocked': False,
                    'DDeps': [['Address']],
                    'DLines': ['862:D'],
                    'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd0c4650>]},
 'DMAC_ADDR0_Wr': {'CDeps': [[], [], []],
                   'CLines': [[], [], []],
                   'Clocked': False,
                   'DDeps': [['Write', 'DMAC_ADDR0_Sel'],
                             ['Write', 'DMAC_ADDR0_Sel'],
                             ['Write', 'DMAC_ADDR0_Sel'],
                             ['Write', 'DMAC_ADDR0_Sel']],
                   'DLines': ['927:D', '928:D', '929:D', '930:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd3e9e50>,
                                   <pyverilog.vparser.ast.Assign object at 0x7fbdcd3ec1d0>,
                                   <pyverilog.vparser.ast.Assign object at 0x7fbdcd3ec510>,
                                   <pyverilog.vparser.ast.Assign object at 0x7fbdcd3ec850>]},
 'DMAC_ADDR1Out': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [[]],
                   'DLines': ['1359:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdee6b8650>]},
 'DMAC_ADDR1_Sel': {'CDeps': [],
                    'CLines': [],
                    'Clocked': False,
                    'DDeps': [['Address']],
                    'DLines': ['863:D'],
                    'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd0c48d0>]},
 'DMAC_ADDR1_Wr': {'CDeps': [[]],
                   'CLines': [[]],
                   'Clocked': False,
                   'DDeps': [['Write', 'DMAC_ADDR1_Sel'],
                             ['Write', 'DMAC_ADDR1_Sel']],
                   'DLines': ['931:D', '932:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd3ecb90>,
                                   <pyverilog.vparser.ast.Assign object at 0x7fbdcd3eced0>]},
 'DataOut': {'CDeps': [[[], [], ['Read']],
                       [[], [], ['Read'], [], ['Address'], []],
                       [[], [], ['Read'], [], ['Address'], []],
                       [[], [], ['Read'], [], ['Address'], []],
                       [[], [], ['Read'], [], ['Address'], []],
                       [[], [], ['Read'], [], ['Address'], []],
                       [[], [], ['Read'], [], ['Address'], []],
                       [[], [], ['Read'], [], ['Address'], []],
                       [[], [], ['Read'], [], ['Address'], []],
                       [[], [], ['Read'], [], ['Address'], []],
                       [[], [], ['Read'], [], ['Address'], []],
                       [[], [], ['Read'], [], ['Address'], []],
                       [[], [], ['Read'], [], ['Address'], []],
                       [[], [], ['Read'], [], ['Address'], []],
                       [[], [], ['Read'], [], ['Address'], []],
                       [[], [], ['Read'], [], ['Address'], []],
                       [[], [], ['Read'], [], ['Address'], []],
                       [[], [], ['Read'], [], ['Address'], []],
                       [[], [], ['Read'], [], ['Address'], []],
                       [[], [], ['Read'], [], ['Address'], []],
                       [[], [], ['Read'], [], ['Address'], []],
                       [[], [], ['Read'], [], ['Address'], []],
                       [[], [], ['Read'], [], ['Address'], []],
                       [[], [], ['Read'], [], ['Address'], []],
                       [[], [], ['Read'], [], ['Address'], []]],
             'CLines': [[None, None, '1516:C'],
                        [None, None, '1516:C', None, '1518:C', None],
                        [None, None, '1516:C', None, '1518:C', None],
                        [None, None, '1516:C', None, '1518:C', None],
                        [None, None, '1516:C', None, '1518:C', None],
                        [None, None, '1516:C', None, '1518:C', None],
                        [None, None, '1516:C', None, '1518:C', None],
                        [None, None, '1516:C', None, '1518:C', None],
                        [None, None, '1516:C', None, '1518:C', None],
                        [None, None, '1516:C', None, '1518:C', None],
                        [None, None, '1516:C', None, '1518:C', None],
                        [None, None, '1516:C', None, '1518:C', None],
                        [None, None, '1516:C', None, '1518:C', None],
                        [None, None, '1516:C', None, '1518:C', None],
                        [None, None, '1516:C', None, '1518:C', None],
                        [None, None, '1516:C', None, '1518:C', None],
                        [None, None, '1516:C', None, '1518:C', None],
                        [None, None, '1516:C', None, '1518:C', None],
                        [None, None, '1516:C', None, '1518:C', None],
                        [None, None, '1516:C', None, '1518:C', None],
                        [None, None, '1516:C', None, '1518:C', None],
                        [None, None, '1516:C', None, '1518:C', None],
                        [None, None, '1516:C', None, '1518:C', None],
                        [None, None, '1516:C', None, '1518:C', None],
                        [None, None, '1516:C', None, '1518:C', None]],
             'Clocked': False,
             'DDeps': [[],
                       ['TX_BD_NUMOut'],
                       ['dbg_dat'],
                       ['MIITX_DATAOut'],
                       ['IPGR2Out'],
                       ['MIICOMMANDOut'],
                       ['CTRLMODEROut'],
                       ['HASH1Out'],
                       ['COLLCONFOut'],
                       ['MIIRX_DATAOut'],
                       ['MODEROut'],
                       ['INT_SOURCEOut'],
                       ['IPGR1Out'],
                       ['TXCTRLOut'],
                       ['PACKETLENOut'],
                       ['IPGTOut'],
                       ['HASH0Out'],
                       ['MIIMODEROut'],
                       ['MAC_ADDR0Out'],
                       [],
                       ['MAC_ADDR1Out'],
                       ['IPv4_L1_out'],
                       ['INT_MASKOut'],
                       ['MIISTATUSOut'],
                       ['MIIADDRESSOut']],
             'DLines': ['1546:D',
                        '1536:D',
                        '1540:D',
                        '1531:D',
                        '1524:D',
                        '1529:D',
                        '1527:D',
                        '1538:D',
                        '1526:D',
                        '1532:D',
                        '1519:D',
                        '1520:D',
                        '1523:D',
                        '1539:D',
                        '1525:D',
                        '1522:D',
                        '1537:D',
                        '1528:D',
                        '1534:D',
                        '1542:D',
                        '1535:D',
                        '1541:D',
                        '1521:D',
                        '1533:D',
                        '1530:D'],
             'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee6778d0>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee672bd0>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee677410>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee672090>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee6ee110>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee6eebd0>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee6ee790>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee672fd0>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee6ee550>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee6722d0>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee6e7690>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee6e7910>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee6e7ed0>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee677210>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee6ee350>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee6e7cd0>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee672dd0>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee6ee990>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee672750>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee6777d0>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee672990>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee677610>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee6e7ad0>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee672510>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbdee6eee10>]},
 'HASH0_Sel': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['Address']],
               'DLines': ['864:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd0c4b10>]},
 'HASH0_Wr': {'CDeps': [[], [], []],
              'CLines': [[], [], []],
              'Clocked': False,
              'DDeps': [['Write', 'HASH0_Sel'],
                        ['Write', 'HASH0_Sel'],
                        ['Write', 'HASH0_Sel'],
                        ['Write', 'HASH0_Sel']],
              'DLines': ['933:D', '934:D', '935:D', '936:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd3dd1d0>,
                              <pyverilog.vparser.ast.Assign object at 0x7fbdcd3dd490>,
                              <pyverilog.vparser.ast.Assign object at 0x7fbdcd3dd750>,
                              <pyverilog.vparser.ast.Assign object at 0x7fbdcd3dda10>]},
 'HASH1_Sel': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['Address']],
               'DLines': ['865:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd0c4d50>]},
 'HASH1_Wr': {'CDeps': [[], [], []],
              'CLines': [[], [], []],
              'Clocked': False,
              'DDeps': [['Write', 'HASH1_Sel'],
                        ['Write', 'HASH1_Sel'],
                        ['Write', 'HASH1_Sel'],
                        ['Write', 'HASH1_Sel']],
              'DLines': ['937:D', '938:D', '939:D', '940:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd3ddcd0>,
                              <pyverilog.vparser.ast.Assign object at 0x7fbdcd3ddf90>,
                              <pyverilog.vparser.ast.Assign object at 0x7fbdcd155290>,
                              <pyverilog.vparser.ast.Assign object at 0x7fbdcd155550>]},
 'INT_MASKOut': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [[]],
                 'DLines': ['1015:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd15cb50>]},
 'INT_MASK_Sel': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['Address']],
                  'DLines': ['848:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd0ce610>]},
 'INT_MASK_Wr': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['Write', 'INT_MASK_Sel']],
                 'DLines': ['900:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd0ebe10>]},
 'INT_SOURCEOut': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['irq_rxc',
                              'irq_txc',
                              'irq_busy',
                              'irq_rxe',
                              'irq_rxb',
                              'irq_txe',
                              'irq_txb']],
                   'DLines': ['1845:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdee656790>]},
 'INT_SOURCE_Sel': {'CDeps': [],
                    'CLines': [],
                    'Clocked': False,
                    'DDeps': [['Address']],
                    'DLines': ['847:D'],
                    'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd0ce390>]},
 'INT_SOURCE_Wr': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['Write', 'INT_SOURCE_Sel']],
                   'DLines': ['899:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd0ebb10>]},
 'IPGR1Out': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [[]],
              'DLines': ['1039:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd13cf90>]},
 'IPGR1_Sel': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['Address']],
               'DLines': ['850:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd0cea90>]},
 'IPGR1_Wr': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['Write', 'IPGR1_Sel']],
              'DLines': ['902:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd3d03d0>]},
 'IPGR2Out': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [[]],
              'DLines': ['1051:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd1399d0>]},
 'IPGR2_Sel': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['Address']],
               'DLines': ['851:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd0cecd0>]},
 'IPGR2_Wr': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['Write', 'IPGR2_Sel']],
              'DLines': ['903:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd3d0690>]},
 'IPGTOut': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [[]],
             'DLines': ['1027:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd13c590>]},
 'IPGT_Sel': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['Address']],
              'DLines': ['849:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd0ce850>]},
 'IPGT_Wr': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['Write', 'IPGT_Sel']],
             'DLines': ['901:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd3d0110>]},
 'IPv4_L1_Sel': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['Address']],
                 'DLines': ['870:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd0c1910>]},
 'IPv4_L1_Wr': {'CDeps': [[], [], []],
                'CLines': [[], [], []],
                'Clocked': False,
                'DDeps': [['Write', 'IPv4_L1_Sel'],
                          ['Write', 'IPv4_L1_Sel'],
                          ['Write', 'IPv4_L1_Sel'],
                          ['Write', 'IPv4_L1_Sel']],
                'DLines': ['945:D', '946:D', '947:D', '948:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd1364d0>,
                                <pyverilog.vparser.ast.Assign object at 0x7fbdcd136790>,
                                <pyverilog.vparser.ast.Assign object at 0x7fbdcd136a50>,
                                <pyverilog.vparser.ast.Assign object at 0x7fbdcd136d10>]},
 'MAC_ADDR0_Sel': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['Address']],
                   'DLines': ['860:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd0c4150>]},
 'MAC_ADDR0_Wr': {'CDeps': [[], [], []],
                  'CLines': [[], [], []],
                  'Clocked': False,
                  'DDeps': [['Write', 'MAC_ADDR0_Sel'],
                            ['Write', 'MAC_ADDR0_Sel'],
                            ['Write', 'MAC_ADDR0_Sel'],
                            ['Write', 'MAC_ADDR0_Sel']],
                  'DLines': ['921:D', '922:D', '923:D', '924:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd3e4a90>,
                                  <pyverilog.vparser.ast.Assign object at 0x7fbdcd3e4dd0>,
                                  <pyverilog.vparser.ast.Assign object at 0x7fbdcd3e9150>,
                                  <pyverilog.vparser.ast.Assign object at 0x7fbdcd3e9490>]},
 'MAC_ADDR1Out': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [[]],
                  'DLines': ['1300:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdccc60e10>]},
 'MAC_ADDR1_Sel': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['Address']],
                   'DLines': ['861:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd0c43d0>]},
 'MAC_ADDR1_Wr': {'CDeps': [[]],
                  'CLines': [[]],
                  'Clocked': False,
                  'DDeps': [['Write', 'MAC_ADDR1_Sel'],
                            ['Write', 'MAC_ADDR1_Sel']],
                  'DLines': ['925:D', '926:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd3e97d0>,
                                  <pyverilog.vparser.ast.Assign object at 0x7fbdcd3e9b10>]},
 'MIIADDRESSOut': {'CDeps': [[]],
                   'CLines': [[]],
                   'Clocked': False,
                   'DDeps': [[], []],
                   'DLines': ['1207:D', '1208:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdccc325d0>,
                                   <pyverilog.vparser.ast.Assign object at 0x7fbdccc32890>]},
 'MIIADDRESS_Sel': {'CDeps': [],
                    'CLines': [],
                    'Clocked': False,
                    'DDeps': [['Address']],
                    'DLines': ['858:D'],
                    'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd0cdc10>]},
 'MIIADDRESS_Wr': {'CDeps': [[]],
                   'CLines': [[]],
                   'Clocked': False,
                   'DDeps': [['Write', 'MIIADDRESS_Sel'],
                             ['Write', 'MIIADDRESS_Sel']],
                   'DLines': ['916:D', '917:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd3e1b90>,
                                   <pyverilog.vparser.ast.Assign object at 0x7fbdcd3e1ed0>]},
 'MIICOMMANDOut': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [[]],
                   'DLines': ['1186:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdccc631d0>]},
 'MIICOMMAND_Sel': {'CDeps': [],
                    'CLines': [],
                    'Clocked': False,
                    'DDeps': [['Address']],
                    'DLines': ['857:D'],
                    'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd0cd990>]},
 'MIICOMMAND_Wr': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['Write', 'MIICOMMAND_Sel']],
                   'DLines': ['915:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd3e1850>]},
 'MIIMODEROut': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [[]],
                 'DLines': ['1156:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdccc449d0>]},
 'MIIMODER_Sel': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['Address']],
                  'DLines': ['856:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd0cd710>]},
 'MIIMODER_Wr': {'CDeps': [[]],
                 'CLines': [[]],
                 'Clocked': False,
                 'DDeps': [['Write', 'MIIMODER_Sel'],
                           ['Write', 'MIIMODER_Sel']],
                 'DLines': ['913:D', '914:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd3e1210>,
                                 <pyverilog.vparser.ast.Assign object at 0x7fbdcd3e1510>]},
 'MIIRX_DATAOut': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [[]],
                   'DLines': ['1241:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdccc3c790>]},
 'MIIRX_DATA_Wr': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['UpdateMIIRX_DATAReg']],
                   'DLines': ['920:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd3e4750>]},
 'MIISTATUSOut': {'CDeps': [[], [], []],
                  'CLines': [[], [], []],
                  'Clocked': False,
                  'DDeps': [[], ['NValid_stat'], ['Busy_stat'], ['LinkFail']],
                  'DLines': ['1596:D', '1597:D', '1598:D', '1599:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdee6937d0>,
                                  <pyverilog.vparser.ast.Assign object at 0x7fbdee6939d0>,
                                  <pyverilog.vparser.ast.Assign object at 0x7fbdee693bd0>,
                                  <pyverilog.vparser.ast.Assign object at 0x7fbdee693dd0>]},
 'MIITX_DATAOut': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [[]],
                   'DLines': ['1229:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdccc54d10>]},
 'MIITX_DATA_Sel': {'CDeps': [],
                    'CLines': [],
                    'Clocked': False,
                    'DDeps': [['Address']],
                    'DLines': ['859:D'],
                    'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd0cde90>]},
 'MIITX_DATA_Wr': {'CDeps': [[]],
                   'CLines': [[]],
                   'Clocked': False,
                   'DDeps': [['Write', 'MIITX_DATA_Sel'],
                             ['Write', 'MIITX_DATA_Sel']],
                   'DLines': ['918:D', '919:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd3e4250>,
                                   <pyverilog.vparser.ast.Assign object at 0x7fbdcd3e4590>]},
 'MODEROut': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [[]],
              'DLines': ['1003:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd15c150>]},
 'MODER_Sel': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['Address']],
               'DLines': ['846:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd0ce110>]},
 'MODER_Wr': {'CDeps': [[], []],
              'CLines': [[], []],
              'Clocked': False,
              'DDeps': [['Write', 'MODER_Sel'],
                        ['Write', 'MODER_Sel'],
                        ['Write', 'MODER_Sel']],
              'DLines': ['896:D', '897:D', '898:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd0eb250>,
                              <pyverilog.vparser.ast.Assign object at 0x7fbdcd0eb510>,
                              <pyverilog.vparser.ast.Assign object at 0x7fbdcd0eb7d0>]},
 'PACKETLEN_Sel': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['Address']],
                   'DLines': ['852:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd0cef50>]},
 'PACKETLEN_Wr': {'CDeps': [[], [], []],
                  'CLines': [[], [], []],
                  'Clocked': False,
                  'DDeps': [['Write', 'PACKETLEN_Sel'],
                            ['Write', 'PACKETLEN_Sel'],
                            ['Write', 'PACKETLEN_Sel'],
                            ['Write', 'PACKETLEN_Sel']],
                  'DLines': ['904:D', '905:D', '906:D', '907:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd3d09d0>,
                                  <pyverilog.vparser.ast.Assign object at 0x7fbdcd3d0d10>,
                                  <pyverilog.vparser.ast.Assign object at 0x7fbdcd3d1090>,
                                  <pyverilog.vparser.ast.Assign object at 0x7fbdcd3d13d0>]},
 'RXCTRL_Sel': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['Address']],
                'DLines': ['867:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd0c1210>]},
 'Read': {'CDeps': [],
          'CLines': [],
          'Clocked': False,
          'DDeps': [['Cs', 'Rw']],
          'DLines': ['844:D'],
          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd503ed0>]},
 'ResetRxCIrq_sync1': {'CDeps': [[[], [], ['Reset']], [[], [], ['Reset']]],
                       'CLines': [[None, None, '1726:C'],
                                  [None, None, '1726:C']],
                       'Clocked': False,
                       'DDeps': [['SetRxCIrq_sync2'], []],
                       'DLines': ['1729:D', '1727:D'],
                       'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee637b50>,
                                       <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee637950>]},
 'ResetRxCIrq_sync2': {'CDeps': [[[], [], ['Reset']], [[], [], ['Reset']]],
                       'CLines': [[None, None, '1734:C'],
                                  [None, None, '1734:C']],
                       'Clocked': False,
                       'DDeps': [['ResetRxCIrq_sync1'], []],
                       'DLines': ['1737:D', '1735:D'],
                       'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee63b150>,
                                       <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee637f10>]},
 'ResetRxCIrq_sync3': {'CDeps': [[[], [], ['Reset']], [[], [], ['Reset']]],
                       'CLines': [[None, None, '1742:C'],
                                  [None, None, '1742:C']],
                       'Clocked': False,
                       'DDeps': [[], ['ResetRxCIrq_sync2']],
                       'DLines': ['1743:D', '1745:D'],
                       'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee63b510>,
                                       <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee63b710>]},
 'ResetTxCIrq_sync1': {'CDeps': [[[], [], ['Reset']], [[], [], ['Reset']]],
                       'CLines': [[None, None, '1663:C'],
                                  [None, None, '1663:C']],
                       'Clocked': False,
                       'DDeps': [[], ['SetTxCIrq_sync2']],
                       'DLines': ['1664:D', '1666:D'],
                       'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6a7b90>,
                                       <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6a7d90>]},
 'ResetTxCIrq_sync2': {'CDeps': [[[], [], ['Reset']], [[], [], ['Reset']]],
                       'CLines': [[None, None, '1671:C'],
                                  [None, None, '1671:C']],
                       'Clocked': False,
                       'DDeps': [['SetTxCIrq_sync1'], []],
                       'DLines': ['1674:D', '1672:D'],
                       'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6ac390>,
                                       <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6ac190>]},
 'SetRxCIrq': {'CDeps': [[[], [], ['Reset']], [[], [], ['Reset']]],
               'CLines': [[None, None, '1718:C'], [None, None, '1718:C']],
               'Clocked': True,
               'DDeps': [['SetRxCIrq_sync2', 'SetRxCIrq_sync3'], []],
               'DLines': ['1721:D', '1719:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee637590>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6372d0>]},
 'SetRxCIrq_rxclk': {'CDeps': [[[], [], ['Reset']],
                               [[],
                                [],
                                ['Reset'],
                                ['SetPauseTimer', 'r_RxFlow']],
                               [[],
                                [],
                                ['Reset'],
                                ['SetPauseTimer', 'r_RxFlow'],
                                ['ResetRxCIrq_sync2', 'ResetRxCIrq_sync3']]],
                     'CLines': [[None, None, '1681:C'],
                                [None, None, '1681:C', '1684:C'],
                                [None, None, '1681:C', '1684:C', '1687:C']],
                     'Clocked': False,
                     'DDeps': [[], [], []],
                     'DLines': ['1682:D', '1685:D', '1688:D'],
                     'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6ac750>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6acad0>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6aced0>]},
 'SetRxCIrq_sync1': {'CDeps': [[[], [], ['Reset']], [[], [], ['Reset']]],
                     'CLines': [[None, None, '1694:C'],
                                [None, None, '1694:C']],
                     'Clocked': True,
                     'DDeps': [[], ['SetRxCIrq_rxclk']],
                     'DLines': ['1695:D', '1697:D'],
                     'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee632190>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee632390>]},
 'SetRxCIrq_sync2': {'CDeps': [[[], [], ['Reset']], [[], [], ['Reset']]],
                     'CLines': [[None, None, '1702:C'],
                                [None, None, '1702:C']],
                     'Clocked': True,
                     'DDeps': [['SetRxCIrq_sync1'], []],
                     'DLines': ['1705:D', '1703:D'],
                     'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee632950>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee632750>]},
 'SetRxCIrq_sync3': {'CDeps': [[[], [], ['Reset']], [[], [], ['Reset']]],
                     'CLines': [[None, None, '1710:C'],
                                [None, None, '1710:C']],
                     'Clocked': True,
                     'DDeps': [['SetRxCIrq_sync2'], []],
                     'DLines': ['1713:D', '1711:D'],
                     'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee632f10>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee632d10>]},
 'SetTxCIrq': {'CDeps': [[[], [], ['Reset']], [[], [], ['Reset']]],
               'CLines': [[None, None, '1655:C'], [None, None, '1655:C']],
               'Clocked': True,
               'DDeps': [[], ['SetTxCIrq_sync2', 'SetTxCIrq_sync3']],
               'DLines': ['1656:D', '1658:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6a7510>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6a77d0>]},
 'SetTxCIrq_sync1': {'CDeps': [[[], [], ['Reset']], [[], [], ['Reset']]],
                     'CLines': [[None, None, '1631:C'],
                                [None, None, '1631:C']],
                     'Clocked': True,
                     'DDeps': [['SetTxCIrq_txclk'], []],
                     'DLines': ['1634:D', '1632:D'],
                     'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6a35d0>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6a33d0>]},
 'SetTxCIrq_sync2': {'CDeps': [[[], [], ['Reset']], [[], [], ['Reset']]],
                     'CLines': [[None, None, '1639:C'],
                                [None, None, '1639:C']],
                     'Clocked': True,
                     'DDeps': [['SetTxCIrq_sync1'], []],
                     'DLines': ['1642:D', '1640:D'],
                     'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6a3b90>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6a3990>]},
 'SetTxCIrq_sync3': {'CDeps': [[[], [], ['Reset']], [[], [], ['Reset']]],
                     'CLines': [[None, None, '1647:C'],
                                [None, None, '1647:C']],
                     'Clocked': True,
                     'DDeps': [[], ['SetTxCIrq_sync2']],
                     'DLines': ['1648:D', '1650:D'],
                     'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6a3f50>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6a7190>]},
 'SetTxCIrq_txclk': {'CDeps': [[[], [], ['Reset']],
                               [[],
                                [],
                                ['Reset'],
                                ['TxCtrlEndFrm', 'StartTxDone', 'r_TxFlow'],
                                ['ResetTxCIrq_sync2']],
                               [[],
                                [],
                                ['Reset'],
                                ['TxCtrlEndFrm', 'StartTxDone', 'r_TxFlow']]],
                     'CLines': [[None, None, '1618:C'],
                                [None, None, '1618:C', '1621:C', '1624:C'],
                                [None, None, '1618:C', '1621:C']],
                     'Clocked': False,
                     'DDeps': [[], [], []],
                     'DLines': ['1619:D', '1625:D', '1622:D'],
                     'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee69da10>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6a3150>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee69de10>]},
 'TXCTRLOut': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [[]],
               'DLines': ['1467:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdee6d7290>]},
 'TXCTRL_Sel': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['Address']],
                'DLines': ['866:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd0c4f90>]},
 'TXCTRL_Wr': {'CDeps': [[], []],
               'CLines': [[], []],
               'Clocked': False,
               'DDeps': [['Write', 'TXCTRL_Sel'],
                         ['Write', 'TXCTRL_Sel'],
                         ['Write', 'TXCTRL_Sel']],
               'DLines': ['941:D', '942:D', '943:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd155810>,
                               <pyverilog.vparser.ast.Assign object at 0x7fbdcd155ad0>,
                               <pyverilog.vparser.ast.Assign object at 0x7fbdcd155d90>]},
 'TX_BD_NUMOut': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [[]],
                  'DLines': ['1123:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdccc48c10>]},
 'TX_BD_NUM_Sel': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['Address']],
                   'DLines': ['869:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd0c16d0>]},
 'TX_BD_NUM_Wr': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['Write', 'TX_BD_NUM_Sel', 'DataIn']],
                  'DLines': ['944:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd136210>]},
 'Write': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['Cs', 'Rw']],
           'DLines': ['843:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdcd503bd0>]},
 'int_o': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['irq_txb',
                      'INT_MASKOut',
                      'irq_txe',
                      'INT_MASKOut',
                      'irq_rxb',
                      'INT_MASKOut',
                      'irq_rxe',
                      'INT_MASKOut',
                      'irq_busy',
                      'INT_MASKOut',
                      'irq_txc',
                      'INT_MASKOut',
                      'irq_rxc',
                      'INT_MASKOut']],
           'DLines': ['1836:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdee656210>]},
 'irq_busy': {'CDeps': [[[], [], ['Reset']],
                        [[],
                         [],
                         ['Reset'],
                         ['Busy_IRQ'],
                         ['INT_SOURCE_Wr', 'DataIn']],
                        [[], [], ['Reset'], ['Busy_IRQ']]],
              'CLines': [[None, None, '1801:C'],
                         [None, None, '1801:C', '1804:C', '1807:C'],
                         [None, None, '1801:C', '1804:C']],
              'Clocked': True,
              'DDeps': [[], [], []],
              'DLines': ['1802:D', '1808:D', '1805:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee646f10>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee64c610>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee64c1d0>]},
 'irq_rxb': {'CDeps': [[[],
                        [],
                        ['Reset'],
                        ['RxB_IRQ'],
                        ['INT_SOURCE_Wr', 'DataIn']],
                       [[], [], ['Reset'], ['RxB_IRQ']],
                       [[], [], ['Reset']]],
             'CLines': [[None, None, '1777:C', '1780:C', '1783:C'],
                        [None, None, '1777:C', '1780:C'],
                        [None, None, '1777:C']],
             'Clocked': True,
             'DDeps': [[], [], []],
             'DLines': ['1784:D', '1781:D', '1778:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6463d0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee640f50>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee640cd0>]},
 'irq_rxc': {'CDeps': [[[], [], ['Reset']],
                       [[], [], ['Reset'], ['SetRxCIrq']],
                       [[],
                        [],
                        ['Reset'],
                        ['SetRxCIrq'],
                        ['INT_SOURCE_Wr', 'DataIn']]],
             'CLines': [[None, None, '1825:C'],
                        [None, None, '1825:C', '1828:C'],
                        [None, None, '1825:C', '1828:C', '1831:C']],
             'Clocked': True,
             'DDeps': [[], [], []],
             'DLines': ['1826:D', '1829:D', '1832:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee651190>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee651410>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee651850>]},
 'irq_rxe': {'CDeps': [[[], [], ['Reset'], ['RxE_IRQ']],
                       [[],
                        [],
                        ['Reset'],
                        ['RxE_IRQ'],
                        ['INT_SOURCE_Wr', 'DataIn']],
                       [[], [], ['Reset']]],
             'CLines': [[None, None, '1789:C', '1792:C'],
                        [None, None, '1789:C', '1792:C', '1795:C'],
                        [None, None, '1789:C']],
             'Clocked': True,
             'DDeps': [[], [], []],
             'DLines': ['1793:D', '1796:D', '1790:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee646890>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee646cd0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee646610>]},
 'irq_txb': {'CDeps': [[[], [], ['Reset'], ['TxB_IRQ']],
                       [[],
                        [],
                        ['Reset'],
                        ['TxB_IRQ'],
                        ['INT_SOURCE_Wr', 'DataIn']],
                       [[], [], ['Reset']]],
             'CLines': [[None, None, '1753:C', '1756:C'],
                        [None, None, '1753:C', '1756:C', '1759:C'],
                        [None, None, '1753:C']],
             'Clocked': True,
             'DDeps': [[], [], []],
             'DLines': ['1757:D', '1760:D', '1754:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee63bd10>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee640190>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee63ba90>]},
 'irq_txc': {'CDeps': [[[], [], ['Reset']],
                       [[], [], ['Reset'], ['SetTxCIrq']],
                       [[],
                        [],
                        ['Reset'],
                        ['SetTxCIrq'],
                        ['INT_SOURCE_Wr', 'DataIn']]],
             'CLines': [[None, None, '1813:C'],
                        [None, None, '1813:C', '1816:C'],
                        [None, None, '1813:C', '1816:C', '1819:C']],
             'Clocked': True,
             'DDeps': [[], [], []],
             'DLines': ['1814:D', '1817:D', '1820:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee64c850>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee64cad0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee64cf10>]},
 'irq_txe': {'CDeps': [[[],
                        [],
                        ['Reset'],
                        ['TxE_IRQ'],
                        ['INT_SOURCE_Wr', 'DataIn']],
                       [[], [], ['Reset'], ['TxE_IRQ']],
                       [[], [], ['Reset']]],
             'CLines': [[None, None, '1765:C', '1768:C', '1771:C'],
                        [None, None, '1765:C', '1768:C'],
                        [None, None, '1765:C']],
             'Clocked': True,
             'DDeps': [[], [], []],
             'DLines': ['1772:D', '1769:D', '1766:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee640a90>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee640650>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee6403d0>]},
 'r_Bro': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['MODEROut']],
           'DLines': ['1563:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdee67df90>]},
 'r_ClkDiv': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['MIIMODEROut']],
              'DLines': ['1585:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdee68d610>]},
 'r_CollValid': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['COLLCONFOut']],
                 'DLines': ['1578:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdee688b50>]},
 'r_CrcEn': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['MODEROut']],
             'DLines': ['1553:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdee677f90>]},
 'r_CtrlData': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['MIITX_DATAOut']],
                'DLines': ['1594:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdee693550>]},
 'r_DMAC': {'CDeps': [[]],
            'CLines': [[]],
            'Clocked': False,
            'DDeps': [['DMAC_ADDR0Out'], ['DMAC_ADDR1Out']],
            'DLines': ['1603:D', '1604:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdee6986d0>,
                            <pyverilog.vparser.ast.Assign object at 0x7fbdee6989d0>]},
 'r_DlyCrcEn': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['MODEROut']],
                'DLines': ['1554:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdee67d190>]},
 'r_ExDfrEn': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['MODEROut']],
               'DLines': ['1557:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdee67d510>]},
 'r_FIAD': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['MIIADDRESSOut']],
            'DLines': ['1592:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdee693250>]},
 'r_FullD': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['MODEROut']],
             'DLines': ['1556:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdee67d350>]},
 'r_HASH0': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['HASH0Out']],
             'DLines': ['1607:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdee698e10>]},
 'r_HASH1': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['HASH1Out']],
             'DLines': ['1606:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdee698c10>]},
 'r_HugEn': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['MODEROut']],
             'DLines': ['1552:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdee677dd0>]},
 'r_IFG': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['MODEROut']],
           'DLines': ['1560:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdee67da50>]},
 'r_IPGR1': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['IPGR1Out']],
             'DLines': ['1570:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdee682cd0>]},
 'r_IPGR2': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['IPGR2Out']],
             'DLines': ['1572:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdee682f90>]},
 'r_IPGT': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['IPGTOut']],
            'DLines': ['1568:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdee682a10>]},
 'r_Iam': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['MODEROut']],
           'DLines': ['1562:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdee67ddd0>]},
 'r_LoopBck': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['MODEROut']],
               'DLines': ['1559:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdee67d890>]},
 'r_MAC': {'CDeps': [[]],
           'CLines': [[]],
           'Clocked': False,
           'DDeps': [['MAC_ADDR0Out'], ['MAC_ADDR1Out']],
           'DLines': ['1601:D', '1602:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdee6980d0>,
                           <pyverilog.vparser.ast.Assign object at 0x7fbdee6983d0>]},
 'r_MaxFL': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['PACKETLENOut']],
             'DLines': ['1575:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdee6885d0>]},
 'r_MaxRet': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['COLLCONFOut']],
              'DLines': ['1577:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdee688890>]},
 'r_MiiNoPre': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['MIIMODEROut']],
                'DLines': ['1584:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdee68d390>]},
 'r_MinFL': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['PACKETLENOut']],
             'DLines': ['1574:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdee6882d0>]},
 'r_NoBckof': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['MODEROut']],
               'DLines': ['1558:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdee67d6d0>]},
 'r_NoPre': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['MODEROut']],
             'DLines': ['1564:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdee682190>]},
 'r_Pad': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['MODEROut']],
           'DLines': ['1551:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdee677c10>]},
 'r_PassAll': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['CTRLMODEROut']],
               'DLines': ['1582:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdee68d1d0>]},
 'r_Pro': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['MODEROut']],
           'DLines': ['1561:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdee67dc10>]},
 'r_RGAD': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['MIIADDRESSOut']],
            'DLines': ['1591:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdee68df10>]},
 'r_RStat': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['MIICOMMANDOut']],
             'DLines': ['1588:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdee68da50>]},
 'r_RecSmall': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['MODEROut']],
                'DLines': ['1550:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdee677a50>]},
 'r_RxEn': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['MODEROut', 'TX_BD_NUMOut']],
            'DLines': ['1566:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdee682790>]},
 'r_RxFlow': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['CTRLMODEROut']],
              'DLines': ['1581:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdee688f90>]},
 'r_ScanStat': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['MIICOMMANDOut']],
                'DLines': ['1589:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdee68dc50>]},
 'r_TxBDNum': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['TX_BD_NUMOut']],
               'DLines': ['1609:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdee69d110>]},
 'r_TxEn': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['MODEROut', 'TX_BD_NUMOut']],
            'DLines': ['1565:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdee682490>]},
 'r_TxFlow': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['CTRLMODEROut']],
              'DLines': ['1580:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdee688d90>]},
 'r_TxPauseRq': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['TXCTRLOut']],
                 'DLines': ['1612:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdee69d5d0>]},
 'r_TxPauseTV': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['TXCTRLOut']],
                 'DLines': ['1611:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdee69d3d0>]},
 'r_WCtrlData': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['MIICOMMANDOut']],
                 'DLines': ['1587:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fbdee68d850>]}}
