Release 13.3 - xst O.76xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: Coin_Mach_A1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Coin_Mach_A1.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Coin_Mach_A1"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : Coin_Mach_A1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Ed\Documents\UTSA\UTSA_classes_Summer_2016\homework\Assignment_4\Problem_A\Coin_machine_A\Coin_Mach_A1.v" into library work
Parsing module <Coin_Mach_A1>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Coin_Mach_A1>.
WARNING:HDLCompiler:91 - "C:\Users\Ed\Documents\UTSA\UTSA_classes_Summer_2016\homework\Assignment_4\Problem_A\Coin_machine_A\Coin_Mach_A1.v" Line 51: Signal <count> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Ed\Documents\UTSA\UTSA_classes_Summer_2016\homework\Assignment_4\Problem_A\Coin_machine_A\Coin_Mach_A1.v" Line 52: Signal <count> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "C:\Users\Ed\Documents\UTSA\UTSA_classes_Summer_2016\homework\Assignment_4\Problem_A\Coin_machine_A\Coin_Mach_A1.v" Line 52: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:91 - "C:\Users\Ed\Documents\UTSA\UTSA_classes_Summer_2016\homework\Assignment_4\Problem_A\Coin_machine_A\Coin_Mach_A1.v" Line 56: Signal <slow_clk> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Ed\Documents\UTSA\UTSA_classes_Summer_2016\homework\Assignment_4\Problem_A\Coin_machine_A\Coin_Mach_A1.v" Line 76: Signal <dep_val> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Ed\Documents\UTSA\UTSA_classes_Summer_2016\homework\Assignment_4\Problem_A\Coin_machine_A\Coin_Mach_A1.v" Line 83: Signal <balance> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Ed\Documents\UTSA\UTSA_classes_Summer_2016\homework\Assignment_4\Problem_A\Coin_machine_A\Coin_Mach_A1.v" Line 86: Signal <balance> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Ed\Documents\UTSA\UTSA_classes_Summer_2016\homework\Assignment_4\Problem_A\Coin_machine_A\Coin_Mach_A1.v" Line 90: Signal <balance> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Ed\Documents\UTSA\UTSA_classes_Summer_2016\homework\Assignment_4\Problem_A\Coin_machine_A\Coin_Mach_A1.v" Line 91: Signal <balance> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Coin_Mach_A1>.
    Related source file is "c:/users/ed/documents/utsa/utsa_classes_summer_2016/homework/assignment_4/problem_a/coin_machine_a/coin_mach_a1.v".
WARNING:Xst:647 - Input <CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | slow_clk (rising_edge)                         |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <balance[5]_GND_1_o_sub_17_OUT> created at line 90.
    Found 7-bit adder for signal <count[6]_GND_1_o_add_2_OUT> created at line 52.
    Found 6-bit adder for signal <balance[5]_dep_val[5]_add_13_OUT> created at line 83.
WARNING:Xst:737 - Found 1-bit latch for signal <balance<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <balance<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <balance<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <balance<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <balance<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <balance<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Disp_W>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Disp_Wo>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <slow_clk>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 7-bit comparator greater for signal <count[6]_INV_2_o> created at line 51
    Found 6-bit comparator greater for signal <balance[5]_GND_1_o_LessThan_15_o> created at line 86
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   9 Latch(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Coin_Mach_A1> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 6-bit addsub                                          : 1
 7-bit adder                                           : 1
# Latches                                              : 9
 1-bit latch                                           : 9
# Comparators                                          : 2
 6-bit comparator greater                              : 1
 7-bit comparator greater                              : 1
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 6-bit addsub                                          : 1
 7-bit adder                                           : 1
# Comparators                                          : 2
 6-bit comparator greater                              : 1
 7-bit comparator greater                              : 1
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
WARNING:Xst:2170 - Unit Coin_Mach_A1 : the following signal(s) form a combinatorial loop: count[6]_INV_2_o, Madd_count[6]_GND_1_o_add_2_OUT_lut<1>, count[6]_INV_2_o1.
WARNING:Xst:2016 - Found a loop when searching source clock on port 'state__n0085<0>:O'
Last warning will be issued only once.

Optimizing unit <Coin_Mach_A1> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Coin_Mach_A1, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2
 Flip-Flops                                            : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Coin_Mach_A1.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 30
#      INV                         : 4
#      LUT2                        : 6
#      LUT4                        : 9
#      LUT5                        : 3
#      LUT6                        : 8
# FlipFlops/Latches                : 11
#      FD                          : 2
#      LD                          : 9
# IO Buffers                       : 5
#      IBUF                        : 3
#      OBUF                        : 2

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:               9  out of  18224     0%  
 Number of Slice LUTs:                   30  out of   9112     0%  
    Number used as Logic:                30  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     30
   Number with an unused Flip Flop:      21  out of     30    70%  
   Number with an unused LUT:             0  out of     30     0%  
   Number of fully used LUT-FF pairs:     9  out of     30    30%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                           6
 Number of bonded IOBs:                   5  out of    232     2%  
    IOB Flip Flops/Latches:               2

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------+------------------------+-------+
Clock Signal                                 | Clock buffer(FF name)  | Load  |
---------------------------------------------+------------------------+-------+
state[1]_PWR_3_o_Mux_22_o(state__n0085<0>1:O)| NONE(*)(balance_5)     | 6     |
count[6]_INV_2_o(count[6]_INV_2_o11:O)       | NONE(*)(slow_clk)      | 1     |
state_FSM_FFd2                               | NONE(Disp_Wo)          | 2     |
slow_clk                                     | NONE(state_FSM_FFd2)   | 2     |
---------------------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.892ns (Maximum Frequency: 345.781MHz)
   Minimum input arrival time before clock: 5.279ns
   Maximum output required time after clock: 4.174ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'state[1]_PWR_3_o_Mux_22_o'
  Clock period: 2.892ns (frequency: 345.781MHz)
  Total number of paths / destination ports: 24 / 6
-------------------------------------------------------------------------
Delay:               2.892ns (Levels of Logic = 2)
  Source:            balance_1 (LATCH)
  Destination:       balance_5 (LATCH)
  Source Clock:      state[1]_PWR_3_o_Mux_22_o falling
  Destination Clock: state[1]_PWR_3_o_Mux_22_o falling

  Data Path: balance_1 to balance_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               6   0.581   1.104  balance_1 (balance_1)
     LUT6:I3->O            1   0.235   0.682  Mmux_state[1]_balance[5]_wide_mux_18_OUT_rs_xor<4>112 (Mmux_state[1]_balance[5]_wide_mux_18_OUT_rs_xor<4>11)
     LUT6:I5->O            1   0.254   0.000  Mmux_state[1]_balance[5]_wide_mux_18_OUT_rs_xor<5>11 (state[1]_balance[5]_wide_mux_18_OUT<5>)
     LD:D                      0.036          balance_5
    ----------------------------------------
    Total                      2.892ns (1.106ns logic, 1.786ns route)
                                       (38.2% logic, 61.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'count[6]_INV_2_o'
  Clock period: 2.318ns (frequency: 431.406MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.318ns (Levels of Logic = 1)
  Source:            slow_clk (LATCH)
  Destination:       slow_clk (LATCH)
  Source Clock:      count[6]_INV_2_o falling
  Destination Clock: count[6]_INV_2_o falling

  Data Path: slow_clk to slow_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.581   0.765  slow_clk (slow_clk)
     INV:I->O              1   0.255   0.681  slow_clk_INV_1_o1_INV_0 (slow_clk_INV_1_o)
     LD:D                      0.036          slow_clk
    ----------------------------------------
    Total                      2.318ns (0.872ns logic, 1.446ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'slow_clk'
  Clock period: 2.743ns (frequency: 364.564MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.743ns (Levels of Logic = 1)
  Source:            state_FSM_FFd1 (FF)
  Destination:       state_FSM_FFd2 (FF)
  Source Clock:      slow_clk rising
  Destination Clock: slow_clk rising

  Data Path: state_FSM_FFd1 to state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              17   0.525   1.208  state_FSM_FFd1 (state_FSM_FFd1)
     INV:I->O              1   0.255   0.681  state_FSM_FFd2-In1_INV_0 (state_FSM_FFd2-In)
     FD:D                      0.074          state_FSM_FFd2
    ----------------------------------------
    Total                      2.743ns (0.854ns logic, 1.889ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'state[1]_PWR_3_o_Mux_22_o'
  Total number of paths / destination ports: 51 / 6
-------------------------------------------------------------------------
Offset:              5.279ns (Levels of Logic = 4)
  Source:            coin_25 (PAD)
  Destination:       balance_5 (LATCH)
  Destination Clock: state[1]_PWR_3_o_Mux_22_o falling

  Data Path: coin_25 to balance_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.328   1.315  coin_25_IBUF (coin_25_IBUF)
     LUT4:I0->O            2   0.254   1.156  Mmux_state[1]_balance[5]_wide_mux_18_OUT_rs_xor<4>111_SW1 (N9)
     LUT6:I1->O            1   0.254   0.682  Mmux_state[1]_balance[5]_wide_mux_18_OUT_rs_xor<4>112 (Mmux_state[1]_balance[5]_wide_mux_18_OUT_rs_xor<4>11)
     LUT6:I5->O            1   0.254   0.000  Mmux_state[1]_balance[5]_wide_mux_18_OUT_rs_xor<5>11 (state[1]_balance[5]_wide_mux_18_OUT<5>)
     LD:D                      0.036          balance_5
    ----------------------------------------
    Total                      5.279ns (2.126ns logic, 3.153ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'state_FSM_FFd2'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.174ns (Levels of Logic = 1)
  Source:            Disp_W (LATCH)
  Destination:       Disp_W (PAD)
  Source Clock:      state_FSM_FFd2 rising

  Data Path: Disp_W to Disp_W
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.581   0.681  Disp_W (Disp_W_OBUF)
     OBUF:I->O                 2.912          Disp_W_OBUF (Disp_W)
    ----------------------------------------
    Total                      4.174ns (3.493ns logic, 0.681ns route)
                                       (83.7% logic, 16.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock count[6]_INV_2_o
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
count[6]_INV_2_o|         |         |    2.318|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock slow_clk
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
slow_clk                 |    2.743|         |         |         |
state[1]_PWR_3_o_Mux_22_o|         |    3.178|         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock state[1]_PWR_3_o_Mux_22_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
slow_clk                 |         |         |    4.627|         |
state[1]_PWR_3_o_Mux_22_o|         |         |    2.892|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock state_FSM_FFd2
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
slow_clk                 |    2.479|         |         |         |
state[1]_PWR_3_o_Mux_22_o|         |    2.931|         |         |
-------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.08 secs
 
--> 

Total memory usage is 245120 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   20 (   0 filtered)
Number of infos    :    2 (   0 filtered)

