<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Bin2BCD_Converter.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Bin2BCD_Converter.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Bin2BCD_Converter.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Bin2BCD_Converter.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Bin2BCD_Converter.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Bin2BCD_Converter.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Bin2BCD_Converter.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Bin2BCD_Converter.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Bin2BCD_Converter.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Bin2BCD_Converter.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Bin2BCD_Converter.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Bin2BCD_Converter.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Bin2BCD_Converter.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Bin2BCD_Converter.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Bin2BCD_Converter.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Bin2BCD_Converter.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Bin2BCD_Converter.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Bin2BCD_Converter.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Bin2BCD_Converter.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Bin2BCD_Converter.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Bin2BCD_Converter_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Bin2BCD_Converter_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Bin2BCD_Converter_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Bin2BCD_Converter_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Bin2BCD_Converter_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Bin2BCD_Converter_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Bin2BCD_Converter_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Bin2BCD_Converter_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Bin2BCD_Converter_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Bin2BCD_Converter_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Bin2BCD_Converter_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Bin2BCD_Converter_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Bin2BCD_Converter_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Bin2BCD_Converter_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Bin2BCD_Converter_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Bin2BCD_Converter_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Bin2BCD_Converter_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Bin2BCD_Converter_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Bin2BCD_Converter_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="bin2bcd_converter.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="bin2bcd_converter.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="bin2bcd_converter.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1330995870" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1330995870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1330995870" xil_pn:in_ck="1238863811795142075" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1330995870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Bin2BCD_Converter.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1330995870" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2501096858107450194" xil_pn:start_ts="1330995870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1330995870" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5367991757477288496" xil_pn:start_ts="1330995870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1330995870" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4967001064124423254" xil_pn:start_ts="1330995870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1330995870" xil_pn:in_ck="1238863811795142075" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1330995870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Bin2BCD_Converter.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1330995878" xil_pn:in_ck="1238863811795142075" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1977501640294101327" xil_pn:start_ts="1330995870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Bin2BCD_Converter_beh.prj"/>
      <outfile xil_pn:name="Bin2BCD_Converter_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1330995878" xil_pn:in_ck="-7019294658621510406" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="473976989040107998" xil_pn:start_ts="1330995878">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Bin2BCD_Converter_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1330390854" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1330390853">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1330390854" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7267285663248512592" xil_pn:start_ts="1330390854">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1330390854" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4967001064124423254" xil_pn:start_ts="1330390854">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1330390854" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1330390854">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1330390854" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2501096858107450194" xil_pn:start_ts="1330390854">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1330390854" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1330390854">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1330390854" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1244319614305287712" xil_pn:start_ts="1330390854">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1330995230" xil_pn:in_ck="1238863811795142075" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="2459008616889693863" xil_pn:start_ts="1330995219">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Bin2BCD_Converter.lso"/>
      <outfile xil_pn:name="Bin2BCD_Converter.ngc"/>
      <outfile xil_pn:name="Bin2BCD_Converter.ngr"/>
      <outfile xil_pn:name="Bin2BCD_Converter.prj"/>
      <outfile xil_pn:name="Bin2BCD_Converter.stx"/>
      <outfile xil_pn:name="Bin2BCD_Converter.syr"/>
      <outfile xil_pn:name="Bin2BCD_Converter.xst"/>
      <outfile xil_pn:name="Bin2BCD_Converter_vhdl.prj"/>
      <outfile xil_pn:name="Bin2BCD_Converter_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1330995457" xil_pn:in_ck="1238863811795140823" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="370224742644520227" xil_pn:start_ts="1330995456">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1330995464" xil_pn:in_ck="3087512178624792840" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="913438192536422307" xil_pn:start_ts="1330995457">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Bin2BCD_Converter.bld"/>
      <outfile xil_pn:name="Bin2BCD_Converter.ngd"/>
      <outfile xil_pn:name="Bin2BCD_Converter_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1330995475" xil_pn:in_ck="-3839435959480626263" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1330995464">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Bin2BCD_Converter.pcf"/>
      <outfile xil_pn:name="Bin2BCD_Converter_map.map"/>
      <outfile xil_pn:name="Bin2BCD_Converter_map.mrp"/>
      <outfile xil_pn:name="Bin2BCD_Converter_map.ncd"/>
      <outfile xil_pn:name="Bin2BCD_Converter_map.ngm"/>
      <outfile xil_pn:name="Bin2BCD_Converter_map.xrpt"/>
      <outfile xil_pn:name="Bin2BCD_Converter_summary.xml"/>
      <outfile xil_pn:name="Bin2BCD_Converter_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1330995499" xil_pn:in_ck="8784646553664101474" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1330995475">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Bin2BCD_Converter.ncd"/>
      <outfile xil_pn:name="Bin2BCD_Converter.pad"/>
      <outfile xil_pn:name="Bin2BCD_Converter.par"/>
      <outfile xil_pn:name="Bin2BCD_Converter.ptwx"/>
      <outfile xil_pn:name="Bin2BCD_Converter.unroutes"/>
      <outfile xil_pn:name="Bin2BCD_Converter.xpi"/>
      <outfile xil_pn:name="Bin2BCD_Converter_pad.csv"/>
      <outfile xil_pn:name="Bin2BCD_Converter_pad.txt"/>
      <outfile xil_pn:name="Bin2BCD_Converter_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1330995518" xil_pn:in_ck="1238863811795133198" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1330995499">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Bin2BCD_Converter.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="bin2bcd_converter.bgn"/>
      <outfile xil_pn:name="bin2bcd_converter.bit"/>
      <outfile xil_pn:name="bin2bcd_converter.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1330995518" xil_pn:in_ck="-9192413023334980232" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="1890673188639090495" xil_pn:start_ts="1330995518">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1330390969" xil_pn:in_ck="-9192413023334980232" xil_pn:name="TRAN_genImpactFile" xil_pn:prop_ck="7121392639749839438" xil_pn:start_ts="1330390954">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1330995499" xil_pn:in_ck="6627258658666666149" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1330995494">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Bin2BCD_Converter.twr"/>
      <outfile xil_pn:name="Bin2BCD_Converter.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
