// Generated by CIRCT firtool-1.128.0

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_
module AXI4ReadBridge_Verification();	// src/main/scala/mycpu/utils/Debug.scala:13:13
  `ifndef SYNTHESIS	// src/main/scala/mycpu/utils/Debug.scala:13:13
    always @(posedge AXI4ReadBridge.clock) begin	// src/main/scala/mycpu/utils/AXI4Bridges.scala:12:7, src/main/scala/mycpu/utils/Debug.scala:13:13
      if ((`PRINTF_COND_) & AXI4ReadBridge.io_axi_ar_ready
          & AXI4ReadBridge.io_axi_ar_valid_0 & ~AXI4ReadBridge.reset)	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/utils/AXI4Bridges.scala:12:7, :13:14, src/main/scala/mycpu/utils/Debug.scala:13:13
        $fwrite(32'h80000002,
                "[DEBUG] [ReadBridge] AR Sent: ID=%x Addr=%x Size = %x Len=%x\n",
                AXI4ReadBridge.io_axi_ar_bits_id_0, AXI4ReadBridge.io_axi_ar_bits_addr_0,
                AXI4ReadBridge.io_axi_ar_bits_size_0,
                AXI4ReadBridge.io_axi_ar_bits_len_0);	// src/main/scala/mycpu/utils/AXI4Bridges.scala:12:7, src/main/scala/mycpu/utils/Debug.scala:13:13
      if ((`PRINTF_COND_) & AXI4ReadBridge.io_axi_r_ready_0
          & AXI4ReadBridge.io_axi_r_valid & ~AXI4ReadBridge.reset)	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/utils/AXI4Bridges.scala:12:7, :13:14, src/main/scala/mycpu/utils/Debug.scala:13:13
        $fwrite(32'h80000002, "[DEBUG] [ReadBridge] R Recv: ID=%x Data=%x Last=%d\n",
                AXI4ReadBridge.io_axi_r_bits_id, AXI4ReadBridge.io_axi_r_bits_data,
                AXI4ReadBridge.io_axi_r_bits_last);	// src/main/scala/mycpu/utils/AXI4Bridges.scala:13:14, src/main/scala/mycpu/utils/Debug.scala:13:13
    end // always @(posedge)
  `endif // not def SYNTHESIS
endmodule

