module counter_tb();
reg clk,rst;
wire [3:0]q;
counter DUT(.rst(rst),.clk(clk),.q(q));
initial 
begin 
clk=0;
forever #10 clk=~clk;
end 
initial
begin
rst=0;
#10;
rst=1;
#100;
$finish;
end 
endmodule
