/*
 *	Platform features
 *
 *	Z180 at 18.432Hz
 *	512K Flash, 1MB RAM
 *
 *	0x80		8255 PPIDE
 *	0x84		8255 Printer/keyboard/mouse
 *	0x84		- printer data
 *	0x85		- printer status/key and mouse in
 *	0x86		- print control, key and mouse out
 *	0x87		(control) - used for keyboard pull down
 *	0x88		RTC latch and buffer
 *			7: rtc data out
 *			6: rtc clock	/	SD data in
 *			5: rc read
 *			4: rtc reset
 *			3: SD select
 *			2: SD clock
 *			1: SD data to card
 *	0x8C		FDC (37C65)
 *	0x8C		- Status
 *	0x8D		- Data
 *	0x90		- DACK
 *	0x91		- DCR
 *	0x92		- DOR
 *	0x93		- TC
 *	0x94		Auxiliary control
 *	0x96		ROM page register
 *	0x98/9		TMS9918A
 *	0x9C/D		AY-3-8910
 *
 *	TODO
 *	- Floppy
 *	- Most of the ACR
 *	- External access
 *
 */

#include <stdio.h>
#include <stdint.h>
#include <stdbool.h>
#include <stdlib.h>
#include <string.h>
#include <fcntl.h>
#include <signal.h>
#include <termios.h>
#include <time.h>
#include <unistd.h>
#include <errno.h>

#include "system.h"
#include "event.h"
#include "libz180/z180.h"
#include "lib765/include/765.h"
#include "serialdevice.h"
#include "z180_io.h"

#include "ttycon.h"
#include "ide.h"
#include "ps2.h"
#include "ppide.h"
#include "rtc_bitbang.h"
#include "sdcard.h"
#include "tms9918a.h"
#include "tms9918a_render.h"
#include "z80dis.h"

static uint8_t ram[1024 * 1024];
static uint8_t rom[512 * 1024];

static uint8_t fast = 0;
static uint8_t int_recalc = 0;

static struct ppide *ppide;
static struct sdcard *sdcard;
static FDC_PTR fdc;
static FDRV_PTR drive_a, drive_b;
static struct tms9918a *vdp;
static struct tms9918a_renderer *vdprend;
static struct z180_io *io;
struct ps2 *ps2;

static uint8_t kbd_conf, kbd_last;

static uint8_t acr;
static uint8_t rmap;

static uint16_t tstate_steps = 737;	/* 18.432MHz */

/* IRQ source that is live in IM2 */
static uint8_t live_irq;

static Z180Context cpu_z180;

volatile int emulator_done;

#define TRACE_MEM	0x000001
#define TRACE_IO	0x000002
#define TRACE_UNK	0x000004
#define TRACE_RTC	0x000008
#define TRACE_CPU	0x000010
#define TRACE_CPU_IO	0x000020
#define TRACE_IRQ	0x000040
#define TRACE_SD	0x008080
#define TRACE_PPIDE	0x000100
#define TRACE_TMS9918A  0x000200
#define TRACE_FDC	0x000400
#define TRACE_IDE	0x000800
#define TRACE_SPI	0x001000
#define TRACE_PS2	0x002000

static int trace = 0;

static void reti_event(void);

uint8_t z180_phys_read(int unused, uint32_t addr)
{
	if (addr >= 0x8000  || (acr & 0x80))
		return ram[addr & 0xFFFFF];
	return rom[addr + ((rmap & 0x1F) << 15)];
}

void z180_phys_write(int unused, uint32_t addr, uint8_t val)
{
	addr &= 0xFFFFF;
	if (addr >= 0x8000 || (acr & 0x80))
		ram[addr] = val;
}

static uint8_t do_mem_read(uint16_t addr, int quiet)
{
	uint32_t pa = z180_mmu_translate(io, addr);
	uint8_t r = z180_phys_read(0, pa);
	if (!quiet && (trace & TRACE_MEM))
		fprintf(stderr, "R %04X[%06X] -> %02X\n", addr, pa, r);
	return r;
}

void mem_write(int unused, uint16_t addr, uint8_t val)
{
	uint32_t pa = z180_mmu_translate(io, addr);
	if (!(acr & 0x80) && pa < 0x8000) {
		if (trace & TRACE_MEM)
			fprintf(stderr, "W %04X[%06X] *ROM*\n",
				addr, pa);
		return;
	}
	if (trace & TRACE_MEM)
		fprintf(stderr, "W: %04X[%06X] <- %02X\n", addr, pa, val);
	ram[pa] = val;
}

uint8_t mem_read(int unused, uint16_t addr)
{
	static uint8_t rstate = 0;
	uint8_t r = do_mem_read(addr, 0);
	if (cpu_z180.M1) {
		/* DD FD CB see the Z80 interrupt manual */
		if (r == 0xDD || r == 0xFD || r == 0xCB) {
			rstate = 2;
			return r;
		}
		/* Look for ED with M1, followed directly by 4D and if so trigger
		   the interrupt chain */
		if (r == 0xED && rstate == 0) {
			rstate = 1;
			return r;
		}
	}
	if (r == 0x4D && rstate == 1)
		reti_event();
	rstate = 0;
	return r;
}

static unsigned int nbytes;

uint8_t z80dis_byte(uint16_t addr)
{
	uint8_t r = do_mem_read(addr, 1);
	fprintf(stderr, "%02X ", r);
	nbytes++;
	return r;
}

uint8_t z80dis_byte_quiet(uint16_t addr)
{
	return do_mem_read(addr, 1);
}

static void n8_trace(unsigned unused)
{
	static uint32_t lastpc = -1;
	char buf[256];

	if ((trace & TRACE_CPU) == 0)
		return;
	nbytes = 0;
	/* Spot XXXR repeating instructions and squash the trace */
	if (cpu_z180.M1PC == lastpc && z80dis_byte_quiet(lastpc) == 0xED &&
		(z80dis_byte_quiet(lastpc + 1) & 0xF4) == 0xB0) {
		return;
	}
	lastpc = cpu_z180.M1PC;
	fprintf(stderr, "%04X: ", lastpc);
	z80_disasm(buf, lastpc);
	while(nbytes++ < 6)
		fprintf(stderr, "   ");
	fprintf(stderr, "%-16s ", buf);
	fprintf(stderr, "[ %02X:%02X %04X %04X %04X %04X %04X %04X ]\n",
		cpu_z180.R1.br.A, cpu_z180.R1.br.F,
		cpu_z180.R1.wr.BC, cpu_z180.R1.wr.DE, cpu_z180.R1.wr.HL,
		cpu_z180.R1.wr.IX, cpu_z180.R1.wr.IY, cpu_z180.R1.wr.SP);
}

unsigned int check_chario(void)
{
	fd_set i, o;
	struct timeval tv;
	unsigned int r = 0;

	FD_ZERO(&i);
	FD_SET(0, &i);
	FD_ZERO(&o);
	FD_SET(1, &o);
	tv.tv_sec = 0;
	tv.tv_usec = 0;

	if (select(2, &i, &o, NULL, &tv) == -1) {
		if (errno == EINTR)
			return 0;
		perror("select");
		exit(1);
	}
	if (FD_ISSET(0, &i))
		r |= 1;
	if (FD_ISSET(1, &o))
		r |= 2;
	return r;
}

unsigned int next_char(void)
{
	char c;
	if (read(0, &c, 1) != 1) {
		printf("(tty read without ready byte)\n");
		return 0xFF;
	}
	if (c == 0x0A)
		c = '\r';
	return c;
}

void recalc_interrupts(void)
{
	int_recalc = 1;
}

static struct rtc *rtc;

/* Software SPI test: one device for now */

#include "bitrev.h"

uint8_t z180_csio_write(struct z180_io *io, uint8_t bits)
{
	uint8_t r;

	if (sdcard == NULL)
		return 0xFF;

	r = bitrev[sd_spi_in(sdcard, bitrev[bits])];
	if (trace & TRACE_SPI)
		fprintf(stderr,	"[SPI %02X:%02X]\n", bitrev[bits], bitrev[r]);
	return r;
}


static void fdc_log(int debuglevel, char *fmt, va_list ap)
{
	if (((trace & TRACE_FDC) || debuglevel == 0) && *fmt)
		vfprintf(stderr, "fdc: ", ap);
}

static void fdc_write(uint8_t addr, uint8_t val)
{
	switch(addr) {
	case 0x8D:	/* Data */
		if (trace & TRACE_FDC)
			fprintf(stderr, "FDC Data: %02X\n", val);
		fdc_write_data(fdc, val);
		break;
	case 0x92:	/* DOR */
		if (trace & TRACE_FDC) {
			fprintf(stderr, "FDC DOR %02X [", val);
			if (val & 0x80)
				fprintf(stderr, "SPECIAL ");
			else
				fprintf(stderr, "AT/EISA ");
			if (val & 0x20)
				fprintf(stderr, "MOEN2 ");
			if (val & 0x10)
				fprintf(stderr, "MOEN1 ");
			if (val & 0x08)
				fprintf(stderr, "DMA ");
			if (!(val & 0x04))
				fprintf(stderr, "SRST ");
			if (!(val & 0x02))
				fprintf(stderr, "DSEN ");
			if (val & 0x01)
				fprintf(stderr, "DSEL1");
			else
				fprintf(stderr, "DSEL0");
			fprintf(stderr, "]\n");
		}
		fdc_write_dor(fdc, val);
#if 0
		if ((val & 0x21) == 0x21)
			fdc_set_motor(fdc, 2);
		else if ((val & 0x11) == 0x10)
			fdc_set_motor(fdc, 1);
		else
			fdc_set_motor(fdc, 0);
#endif
		break;
	case 0x91:	/* DCR */
		if (trace & TRACE_FDC) {
			fprintf(stderr, "FDC DCR %02X [", val);
			if (!(val & 4))
				fprintf(stderr, "WCOMP");
			switch(val & 3) {
			case 0:
				fprintf(stderr, "500K MFM RPM");
				break;
			case 1:
				fprintf(stderr, "250K MFM");
				break;
			case 2:
				fprintf(stderr, "250K MFM RPM");
				break;
			case 3:
				fprintf(stderr, "INVALID");
			}
			fprintf(stderr, "]\n");
		}
		fdc_write_drr(fdc, val & 3);	/* TODO: review */
		break;
	case 0x93:	/* TC */
		fdc_set_terminal_count(fdc, 0);
		fdc_set_terminal_count(fdc, 1);
		if (trace & TRACE_FDC)
			fprintf(stderr, "FDC TC\n");
		break;
	case 0x90:	/* DAC */
		if (trace & TRACE_FDC)
			fprintf(stderr, "FDC DAC\n");
		break;
	default:
		fprintf(stderr, "FDC bogus %02X->%02X\n", addr, val);
	}
}

static uint8_t fdc_read(uint8_t addr)
{
	uint8_t val = 0x78;
	switch(addr) {
	case 0x8C:	/* Status*/
		if (trace & TRACE_FDC)
			fprintf(stderr, "FDC Read Status: ");
		val = fdc_read_ctrl(fdc);
		break;
	case 0x8D:	/* Data */
		if (trace & TRACE_FDC)
			fprintf(stderr, "FDC Read Data: ");
		val = fdc_read_data(fdc);
		break;
	case 0x93:	/* TC */
		if (trace & TRACE_FDC)
			fprintf(stderr, "FDC TC: ");
		break;
	default:
		fprintf(stderr, "FDC bogus read %02X: ", addr);
	}
	if (trace & TRACE_FDC)
		fprintf(stderr, "%02X\n", val);
	return val;
}


/* The RTC is on this port but the other bits also do magic
	7: RTC DOUT
	6: RTC SCLK
	5: RTC \WE
	4: RTC \CE
	3: SD CS2
	2: SD CS1
	1: Flash select (not used)
	0: SCL (I2C) */

static void sysio_write(uint8_t val)
{
	static uint8_t sysio = 0xFF;
	uint8_t delta = val ^ sysio;
	if (sdcard && (delta & 4)) {
		if (trace & TRACE_SPI)
			fprintf(stderr, "[SPI CS %sed]\n",
				(val & 4) ? "lower" : "rais");
		if (val & 4)
			sd_spi_lower_cs(sdcard);
		else
			sd_spi_raise_cs(sdcard);
	}
	sysio = val;
}

static uint8_t kbd_in(void)
{
	uint8_t r = 0x00;
	if (ps2_get_data(ps2))
		r |= 0x01;
	if (ps2_get_clock(ps2))
		r |= 0x02;
	return r;
}

static void kbd_out(uint8_t r)
{
	unsigned int clock = !!(r & 0x20);
	unsigned int data = !!(r & 0x10);
	ps2_set_lines(ps2, clock, data);
}

static void kbd_ppi_conf(uint8_t r)
{
	/* The 82C55 has some bit control functions on the control port */
	if ((r & 0xF0) == 0x70) {
		uint8_t mask = 1 << ((r >> 1) & 0x07);
		kbd_last &= ~mask;
		if (r & 1)
			kbd_last |= mask;
		kbd_out(kbd_last);
	}
}

uint8_t io_read(int unused, uint16_t addr)
{
	if (trace & TRACE_IO)
		fprintf(stderr, "read %02x\n", addr);
	if (z180_iospace(io, addr))
		return z180_read(io, addr);

	addr &= 0xFF;
	if (addr >= 0x80 && addr <= 0x83)
		return ppide_read(ppide, addr & 3);
	if (addr == 0x88 && rtc)
		return rtc_read(rtc);
	if (addr == 0x85)
		return kbd_in();
	if (addr == 0x86)
		return kbd_last;
	if (addr == 0x87)
		return kbd_conf;
	if (addr >= 0x8C && addr < 0x94)
		return fdc_read(addr);
	if ((addr == 0x98 || addr == 0x99) && vdp)
		return tms9918a_read(vdp, addr & 1);
	if (trace & TRACE_UNK)
		fprintf(stderr, "Unknown read from port %04X\n", addr);
	return 0xFF;
}

void io_write(int unused, uint16_t addr, uint8_t val)
{
	uint8_t known = 0;

	if (trace & TRACE_IO)
		fprintf(stderr, "write %02x <- %02x\n", addr, val);

	if (z180_iospace(io, addr)) {
		z180_write(io, addr, val);
		known = 1;
	}
	addr &= 0xFF;
	if (addr >= 0x80 && addr <= 0x83)
		ppide_write(ppide, addr & 3, val);
	else if (addr == 0x86) {
		kbd_out(val);
		kbd_last = val;
	} else if (addr == 0x87)
		kbd_ppi_conf(val);
	else if (addr == 0x88) {
		rtc_write(rtc, val);
		sysio_write(val);
	} else if (addr == 0x94)
		acr = val;
	else if (addr == 0x96)
		rmap = val;
	else if ((addr == 0x98 || addr == 0x99) && vdp)
		tms9918a_write(vdp, addr & 1, val);
	else if (addr >= 0x8C && addr < 0x94)
		fdc_write(addr, val);
	else if (addr == 0xFD) {
		trace &= 0xFF00;
		trace |= val;
		printf("trace set to %04X\n", trace);
	} else if (addr == 0xFE) {
		trace &= 0xFF;
		trace |= val << 8;
		printf("trace set to %d\n", trace);
	} else if (!known && (trace & TRACE_UNK))
		fprintf(stderr, "Unknown write to port %04X of %02X\n", addr, val);
}

static void poll_irq_event(void)
{
	/* Only one external interrupting device is present */
	if (vdp && tms9918a_irq_pending(vdp))
		z180_interrupt(io, 0, 0xFF, 1);
	else
		z180_interrupt(io, 0, 0, 0);
}

static void reti_event(void)
{
	if (live_irq && (trace & TRACE_IRQ))
		fprintf(stderr, "RETI\n");
	live_irq = 0;
	poll_irq_event();
}

static struct termios saved_term, term;

static void cleanup(int sig)
{
	tcsetattr(0, TCSADRAIN, &saved_term);
	emulator_done = 1;
}

static void exit_cleanup(void)
{
	tcsetattr(0, TCSADRAIN, &saved_term);
}

static void usage(void)
{
	fprintf(stderr, "n8: [-f] [-i idepath] [-S sdpath] [-F fdpath] [-R] [-r rompath] [-d debug]\n");
	exit(EXIT_FAILURE);
}

int main(int argc, char *argv[])
{
	static struct timespec tc;
	int opt;
	int fd;
	char *rompath = "n8.rom";
	char *sdpath = NULL;
	char *idepath = NULL;
	char *patha = NULL, *pathb = NULL;

	uint8_t *p = ram;
	while (p < ram + sizeof(ram))
		*p++= rand();

	while ((opt = getopt(argc, argv, "r:S:i:d:fF:")) != -1) {
		switch (opt) {
		case 'r':
			rompath = optarg;
			break;
		case 'S':
			sdpath = optarg;
			break;
		case 'i':
			idepath = optarg;
			break;
		case 'd':
			trace = atoi(optarg);
			break;
			break;
		case 'f':
			fast = 1;
			break;
			break;
		case 'F':
			if (pathb) {
				fprintf(stderr, "n8: too many floppy disks specified.\n");
				exit(1);
			}
			if (patha)
				pathb = optarg;
			else
				patha = optarg;
			break;
		default:
			usage();
		}
	}
	if (optind < argc)
		usage();

	rtc = rtc_create();

	fd = open(rompath, O_RDONLY);
	if (fd == -1) {
		perror(rompath);
		exit(EXIT_FAILURE);
	}
	if (read(fd, rom, 524288) != 524288) {
		fprintf(stderr, "n8: ROM image should be 512K.\n");
		exit(EXIT_FAILURE);
	}
	close(fd);

	ppide = ppide_create("ppide");
	if (idepath) {
		fd = open(idepath, O_RDWR);
		if (fd == -1)
			perror(idepath);
		else
			ppide_attach(ppide, 0, fd);
	}
	ppide_trace(ppide, trace & TRACE_PPIDE);
	ppide_reset(ppide);

	sdcard = sd_create("sd0");
	if (sdpath) {
		fd = open(sdpath, O_RDWR);
		if (fd == -1) {
			perror(sdpath);
			exit(1);
		}
		sd_attach(sdcard, fd);
		if (trace & TRACE_SD)
			sd_trace(sdcard, 1);
	}

	io = z180_create(&cpu_z180);
	z180_ser_attach(io, 0, &console);
	z180_ser_attach(io, 1, &console_wo);
	z180_trace(io, trace & TRACE_CPU_IO);

	rtc_trace(rtc, trace & TRACE_RTC);

	ui_init();

	vdp = tms9918a_create();
	tms9918a_trace(vdp, !!(trace & TRACE_TMS9918A));
	vdprend = tms9918a_renderer_create(vdp);

	/* Divider for a microsecond clock */
	ps2 = ps2_create(18);
	ps2_trace(ps2, trace & TRACE_PS2);
	ps2_add_events(ps2, 0);

	fdc = fdc_new();

	lib765_register_error_function(fdc_log);

	if (patha) {
		drive_a = fd_newdsk();
		fd_settype(drive_a, FD_35);
		fd_setheads(drive_a, 2);
		fd_setcyls(drive_a, 80);
		fdd_setfilename(drive_a, patha);
	} else
		drive_a = fd_new();

	if (pathb) {
		drive_b = fd_newdsk();
		fd_settype(drive_a, FD_35);
		fd_setheads(drive_a, 2);
		fd_setcyls(drive_a, 80);
		fdd_setfilename(drive_a, pathb);
	} else
		drive_b = fd_new();

	fdc_reset(fdc);
	fdc_setisr(fdc, NULL);

	fdc_setdrive(fdc, 0, drive_a);
	fdc_setdrive(fdc, 1, drive_b);

	/* 20ms - it's a balance between nice behaviour and simulation
	   smoothness */
	tc.tv_sec = 0;
	tc.tv_nsec = 20000000L;

	if (tcgetattr(0, &term) == 0) {
		saved_term = term;
		atexit(exit_cleanup);
		signal(SIGINT, cleanup);
		signal(SIGQUIT, cleanup);
		signal(SIGPIPE, cleanup);
		term.c_lflag &= ~(ICANON | ECHO);
		term.c_cc[VMIN] = 0;
		term.c_cc[VTIME] = 1;
		term.c_cc[VINTR] = 0;
		term.c_cc[VSUSP] = 0;
		term.c_cc[VSTOP] = 0;
		tcsetattr(0, TCSADRAIN, &term);
	}

	Z180RESET(&cpu_z180);
	cpu_z180.ioRead = io_read;
	cpu_z180.ioWrite = io_write;
	cpu_z180.memRead = mem_read;
	cpu_z180.memWrite = mem_write;
	cpu_z180.trace = n8_trace;

	/* This is the wrong way to do it but it's easier for the moment. We
	   should track how much real time has occurred and try to keep cycle
	   matched with that. The scheme here works fine except when the host
	   is loaded though */

	while (!emulator_done) {
		int states = 0;
		unsigned int i, j;
		/* We have to run the DMA engine and Z180 in step per
		   instruction otherwise we will mess up on stalling DMA */

		/* Do an emulated 20ms of work (368640 clocks) */
		for (i = 0; i < 50; i++) {
			for (j = 0; j < 10; j++) {
				while (states < tstate_steps) {
					unsigned int used;
					used = z180_dma(io);
					if (used == 0)
						used = Z180Execute(&cpu_z180);
					ps2_event(ps2, used);
					states += used;
				}
				z180_event(io, states);
				states -= tstate_steps;
			}
			/* We want to run UI events regularly it seems */
			if (ui_event())
				emulator_done = 1;
		}

		/* 50Hz which is near enough */
		tms9918a_rasterize(vdp);
		tms9918a_render(vdprend);

		/* Do 20ms of I/O and delays */
		if (!fast)
			nanosleep(&tc, NULL);
		if (int_recalc) {
			/* If there is no pending Z180 vector IRQ but we think
			   there now might be one we use the same logic as for
			   reti */
			if (!live_irq)
				poll_irq_event();
			/* Clear this after because reti_event may set the
			   flags to indicate there is more happening. We will
			   pick up the next state changes on the reti if so */
			if (!(cpu_z180.IFF1|cpu_z180.IFF2))
				int_recalc = 0;
		}
	}
	fd_eject(drive_a);
	fd_eject(drive_b);
	fdc_destroy(&fdc);
	fd_destroy(&drive_a);
	fd_destroy(&drive_b);
	exit(0);
}
