Classic Timing Analyzer report for Gcpu
Mon Dec 18 10:36:04 2023
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                            ;
+------------------------------+-------+---------------+----------------------------------+----------------+------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From           ; To                                                                                                               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------+------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 11.894 ns                        ; input[0]       ; reg_group:inst15|R1[0]                                                                                           ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 17.622 ns                        ; ir:inst10|x[7] ; output[0]                                                                                                        ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 17.131 ns                        ; input[0]       ; output[0]                                                                                                        ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.046 ns                        ; input[1]       ; ir:inst10|x[1]                                                                                                   ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; 46.31 MHz ( period = 21.594 ns ) ; ir:inst10|x[0] ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                ;                                                                                                                  ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------+------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 10     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                              ; To                                                                                                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 46.31 MHz ( period = 21.594 ns )                    ; ir:inst10|x[0]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 10.547 ns               ;
; N/A                                     ; 47.12 MHz ( period = 21.222 ns )                    ; ir:inst10|x[6]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 10.377 ns               ;
; N/A                                     ; 47.13 MHz ( period = 21.216 ns )                    ; ir:inst10|x[6]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 10.374 ns               ;
; N/A                                     ; 47.47 MHz ( period = 21.066 ns )                    ; ir:inst10|x[6]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 10.299 ns               ;
; N/A                                     ; 47.53 MHz ( period = 21.038 ns )                    ; ir:inst10|x[0]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 10.269 ns               ;
; N/A                                     ; 47.83 MHz ( period = 20.906 ns )                    ; ir:inst10|x[1]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 10.203 ns               ;
; N/A                                     ; 47.84 MHz ( period = 20.904 ns )                    ; ir:inst10|x[1]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 10.202 ns               ;
; N/A                                     ; 48.19 MHz ( period = 20.750 ns )                    ; ir:inst10|x[1]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 10.125 ns               ;
; N/A                                     ; 48.26 MHz ( period = 20.722 ns )                    ; ir:inst10|x[0]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 10.111 ns               ;
; N/A                                     ; 48.28 MHz ( period = 20.712 ns )                    ; ir:inst10|x[0]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 10.106 ns               ;
; N/A                                     ; 48.32 MHz ( period = 20.694 ns )                    ; reg_group:inst15|R1[4]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 10.113 ns               ;
; N/A                                     ; 48.39 MHz ( period = 20.664 ns )                    ; ir:inst10|x[0]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 10.082 ns               ;
; N/A                                     ; 48.40 MHz ( period = 20.662 ns )                    ; ir:inst10|x[7]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 10.097 ns               ;
; N/A                                     ; 48.40 MHz ( period = 20.660 ns )                    ; ir:inst10|x[6]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 10.096 ns               ;
; N/A                                     ; 48.41 MHz ( period = 20.656 ns )                    ; ir:inst10|x[7]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 10.094 ns               ;
; N/A                                     ; 48.71 MHz ( period = 20.528 ns )                    ; ir:inst10|x[3]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 10.027 ns               ;
; N/A                                     ; 48.77 MHz ( period = 20.506 ns )                    ; ir:inst10|x[7]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 10.019 ns               ;
; N/A                                     ; 49.14 MHz ( period = 20.348 ns )                    ; ir:inst10|x[1]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 9.924 ns                ;
; N/A                                     ; 49.15 MHz ( period = 20.344 ns )                    ; ir:inst10|x[6]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 9.938 ns                ;
; N/A                                     ; 49.17 MHz ( period = 20.336 ns )                    ; ir:inst10|x[6]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 9.934 ns                ;
; N/A                                     ; 49.46 MHz ( period = 20.218 ns )                    ; reg_group:inst15|R0[1]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 9.857 ns                ;
; N/A                                     ; 49.48 MHz ( period = 20.212 ns )                    ; reg_group:inst15|R0[1]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 9.854 ns                ;
; N/A                                     ; 49.49 MHz ( period = 20.208 ns )                    ; ir:inst10|x[4]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 9.867 ns                ;
; N/A                                     ; 49.50 MHz ( period = 20.202 ns )                    ; ir:inst10|x[4]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 9.864 ns                ;
; N/A                                     ; 49.66 MHz ( period = 20.138 ns )                    ; reg_group:inst15|R1[4]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 9.835 ns                ;
; N/A                                     ; 49.75 MHz ( period = 20.100 ns )                    ; ir:inst10|x[7]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 9.816 ns                ;
; N/A                                     ; 49.81 MHz ( period = 20.078 ns )                    ; reg_group:inst15|R2[1]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 9.788 ns                ;
; N/A                                     ; 49.82 MHz ( period = 20.072 ns )                    ; reg_group:inst15|R2[1]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 9.785 ns                ;
; N/A                                     ; 49.85 MHz ( period = 20.062 ns )                    ; reg_group:inst15|R0[1]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 9.779 ns                ;
; N/A                                     ; 49.87 MHz ( period = 20.052 ns )                    ; ir:inst10|x[4]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 9.789 ns                ;
; N/A                                     ; 49.89 MHz ( period = 20.044 ns )                    ; reg_group:inst15|R0[4]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 9.775 ns                ;
; N/A                                     ; 49.92 MHz ( period = 20.032 ns )                    ; ir:inst10|x[1]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 9.766 ns                ;
; N/A                                     ; 49.95 MHz ( period = 20.020 ns )                    ; ir:inst10|x[1]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 9.760 ns                ;
; N/A                                     ; 50.07 MHz ( period = 19.972 ns )                    ; ir:inst10|x[3]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 9.749 ns                ;
; N/A                                     ; 50.13 MHz ( period = 19.950 ns )                    ; ir:inst10|x[6]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 9.741 ns                ;
; N/A                                     ; 50.20 MHz ( period = 19.922 ns )                    ; reg_group:inst15|R2[1]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 9.710 ns                ;
; N/A                                     ; 50.21 MHz ( period = 19.916 ns )                    ; reg_group:inst15|R0[2]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 9.706 ns                ;
; N/A                                     ; 50.23 MHz ( period = 19.910 ns )                    ; reg_group:inst15|R0[2]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 9.703 ns                ;
; N/A                                     ; 50.31 MHz ( period = 19.876 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg       ; reg_group:inst15|R1[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 50.31 MHz ( period = 19.876 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 ; reg_group:inst15|R1[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 50.31 MHz ( period = 19.876 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg1 ; reg_group:inst15|R1[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 50.31 MHz ( period = 19.876 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg2 ; reg_group:inst15|R1[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 50.31 MHz ( period = 19.876 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg3 ; reg_group:inst15|R1[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 50.31 MHz ( period = 19.876 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg4 ; reg_group:inst15|R1[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 50.31 MHz ( period = 19.876 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg5 ; reg_group:inst15|R1[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 50.31 MHz ( period = 19.876 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg6 ; reg_group:inst15|R1[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 50.31 MHz ( period = 19.876 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg7 ; reg_group:inst15|R1[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.617 ns                ;
; N/A                                     ; 50.31 MHz ( period = 19.876 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg       ; reg_group:inst15|R2[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.618 ns                ;
; N/A                                     ; 50.31 MHz ( period = 19.876 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 ; reg_group:inst15|R2[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.618 ns                ;
; N/A                                     ; 50.31 MHz ( period = 19.876 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg1 ; reg_group:inst15|R2[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.618 ns                ;
; N/A                                     ; 50.31 MHz ( period = 19.876 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg2 ; reg_group:inst15|R2[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.618 ns                ;
; N/A                                     ; 50.31 MHz ( period = 19.876 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg3 ; reg_group:inst15|R2[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.618 ns                ;
; N/A                                     ; 50.31 MHz ( period = 19.876 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg4 ; reg_group:inst15|R2[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.618 ns                ;
; N/A                                     ; 50.31 MHz ( period = 19.876 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg5 ; reg_group:inst15|R2[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.618 ns                ;
; N/A                                     ; 50.31 MHz ( period = 19.876 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg6 ; reg_group:inst15|R2[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.618 ns                ;
; N/A                                     ; 50.31 MHz ( period = 19.876 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg7 ; reg_group:inst15|R2[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.618 ns                ;
; N/A                                     ; 50.32 MHz ( period = 19.872 ns )                    ; reg_group:inst15|R2[4]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 9.702 ns                ;
; N/A                                     ; 50.38 MHz ( period = 19.848 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg       ; reg_group:inst15|R1[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.587 ns                ;
; N/A                                     ; 50.38 MHz ( period = 19.848 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 ; reg_group:inst15|R1[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.587 ns                ;
; N/A                                     ; 50.38 MHz ( period = 19.848 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg1 ; reg_group:inst15|R1[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.587 ns                ;
; N/A                                     ; 50.38 MHz ( period = 19.848 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg2 ; reg_group:inst15|R1[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.587 ns                ;
; N/A                                     ; 50.38 MHz ( period = 19.848 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg3 ; reg_group:inst15|R1[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.587 ns                ;
; N/A                                     ; 50.38 MHz ( period = 19.848 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg4 ; reg_group:inst15|R1[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.587 ns                ;
; N/A                                     ; 50.38 MHz ( period = 19.848 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg5 ; reg_group:inst15|R1[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.587 ns                ;
; N/A                                     ; 50.38 MHz ( period = 19.848 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg6 ; reg_group:inst15|R1[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.587 ns                ;
; N/A                                     ; 50.38 MHz ( period = 19.848 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg7 ; reg_group:inst15|R1[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.587 ns                ;
; N/A                                     ; 50.39 MHz ( period = 19.844 ns )                    ; ir:inst10|x[3]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 9.685 ns                ;
; N/A                                     ; 50.40 MHz ( period = 19.842 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg       ; reg_group:inst15|R2[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.584 ns                ;
; N/A                                     ; 50.40 MHz ( period = 19.842 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 ; reg_group:inst15|R2[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.584 ns                ;
; N/A                                     ; 50.40 MHz ( period = 19.842 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg1 ; reg_group:inst15|R2[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.584 ns                ;
; N/A                                     ; 50.40 MHz ( period = 19.842 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg2 ; reg_group:inst15|R2[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.584 ns                ;
; N/A                                     ; 50.40 MHz ( period = 19.842 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg3 ; reg_group:inst15|R2[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.584 ns                ;
; N/A                                     ; 50.40 MHz ( period = 19.842 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg4 ; reg_group:inst15|R2[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.584 ns                ;
; N/A                                     ; 50.40 MHz ( period = 19.842 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg5 ; reg_group:inst15|R2[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.584 ns                ;
; N/A                                     ; 50.40 MHz ( period = 19.842 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg6 ; reg_group:inst15|R2[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.584 ns                ;
; N/A                                     ; 50.40 MHz ( period = 19.842 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg7 ; reg_group:inst15|R2[7]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.584 ns                ;
; N/A                                     ; 50.41 MHz ( period = 19.836 ns )                    ; reg_group:inst15|R2[3]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 9.684 ns                ;
; N/A                                     ; 50.44 MHz ( period = 19.826 ns )                    ; ir:inst10|x[0]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 9.663 ns                ;
; N/A                                     ; 50.45 MHz ( period = 19.822 ns )                    ; reg_group:inst15|R1[4]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 9.677 ns                ;
; N/A                                     ; 50.54 MHz ( period = 19.786 ns )                    ; ir:inst10|x[5]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 9.656 ns                ;
; N/A                                     ; 50.55 MHz ( period = 19.784 ns )                    ; ir:inst10|x[7]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 9.658 ns                ;
; N/A                                     ; 50.56 MHz ( period = 19.780 ns )                    ; ir:inst10|x[5]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 9.653 ns                ;
; N/A                                     ; 50.57 MHz ( period = 19.776 ns )                    ; ir:inst10|x[7]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 9.654 ns                ;
; N/A                                     ; 50.60 MHz ( period = 19.764 ns )                    ; reg_group:inst15|R1[4]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 9.648 ns                ;
; N/A                                     ; 50.61 MHz ( period = 19.760 ns )                    ; reg_group:inst15|R0[2]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 9.628 ns                ;
; N/A                                     ; 50.79 MHz ( period = 19.688 ns )                    ; ir:inst10|x[3]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 9.607 ns                ;
; N/A                                     ; 50.80 MHz ( period = 19.686 ns )                    ; reg_group:inst15|R2[3]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 9.609 ns                ;
; N/A                                     ; 50.84 MHz ( period = 19.670 ns )                    ; ir:inst10|x[2]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 9.585 ns                ;
; N/A                                     ; 50.85 MHz ( period = 19.664 ns )                    ; ir:inst10|x[2]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 9.582 ns                ;
; N/A                                     ; 50.88 MHz ( period = 19.656 ns )                    ; reg_group:inst15|R0[1]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 9.576 ns                ;
; N/A                                     ; 50.88 MHz ( period = 19.656 ns )                    ; ir:inst10|x[3]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 9.591 ns                ;
; N/A                                     ; 50.90 MHz ( period = 19.646 ns )                    ; ir:inst10|x[4]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 9.586 ns                ;
; N/A                                     ; 50.94 MHz ( period = 19.630 ns )                    ; ir:inst10|x[5]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 9.578 ns                ;
; N/A                                     ; 51.24 MHz ( period = 19.516 ns )                    ; reg_group:inst15|R2[1]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 9.507 ns                ;
; N/A                                     ; 51.25 MHz ( period = 19.514 ns )                    ; ir:inst10|x[2]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 9.507 ns                ;
; N/A                                     ; 51.26 MHz ( period = 19.508 ns )                    ; reg_group:inst15|R1[2]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 9.504 ns                ;
; N/A                                     ; 51.28 MHz ( period = 19.502 ns )                    ; reg_group:inst15|R1[2]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 9.501 ns                ;
; N/A                                     ; 51.31 MHz ( period = 19.488 ns )                    ; reg_group:inst15|R0[4]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 9.497 ns                ;
; N/A                                     ; 51.57 MHz ( period = 19.390 ns )                    ; ir:inst10|x[7]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 9.461 ns                ;
; N/A                                     ; 51.67 MHz ( period = 19.354 ns )                    ; reg_group:inst15|R0[2]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 9.425 ns                ;
; N/A                                     ; 51.67 MHz ( period = 19.352 ns )                    ; reg_group:inst15|R1[2]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 9.426 ns                ;
; N/A                                     ; 51.71 MHz ( period = 19.340 ns )                    ; reg_group:inst15|R0[1]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 9.418 ns                ;
; N/A                                     ; 51.73 MHz ( period = 19.332 ns )                    ; reg_group:inst15|R0[1]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 9.414 ns                ;
; N/A                                     ; 51.73 MHz ( period = 19.330 ns )                    ; ir:inst10|x[4]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 9.428 ns                ;
; N/A                                     ; 51.75 MHz ( period = 19.322 ns )                    ; ir:inst10|x[4]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 9.424 ns                ;
; N/A                                     ; 51.77 MHz ( period = 19.316 ns )                    ; reg_group:inst15|R2[4]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 9.424 ns                ;
; N/A                                     ; 51.79 MHz ( period = 19.308 ns )                    ; reg_group:inst15|R0[3]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 9.419 ns                ;
; N/A                                     ; 51.87 MHz ( period = 19.280 ns )                    ; reg_group:inst15|R2[3]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 9.406 ns                ;
; N/A                                     ; 52.02 MHz ( period = 19.224 ns )                    ; ir:inst10|x[5]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 9.375 ns                ;
; N/A                                     ; 52.08 MHz ( period = 19.200 ns )                    ; reg_group:inst15|R2[1]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 9.349 ns                ;
; N/A                                     ; 52.11 MHz ( period = 19.192 ns )                    ; reg_group:inst15|R2[1]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 9.345 ns                ;
; N/A                                     ; 52.14 MHz ( period = 19.180 ns )                    ; ir:inst10|x[6]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 9.356 ns                ;
; N/A                                     ; 52.16 MHz ( period = 19.172 ns )                    ; reg_group:inst15|R0[4]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 9.339 ns                ;
; N/A                                     ; 52.20 MHz ( period = 19.158 ns )                    ; reg_group:inst15|R0[3]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 9.344 ns                ;
; N/A                                     ; 52.33 MHz ( period = 19.108 ns )                    ; reg_group:inst15|R0[4]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 9.307 ns                ;
; N/A                                     ; 52.33 MHz ( period = 19.108 ns )                    ; ir:inst10|x[2]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 9.304 ns                ;
; N/A                                     ; 52.43 MHz ( period = 19.074 ns )                    ; ir:inst10|x[7]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 9.303 ns                ;
; N/A                                     ; 52.48 MHz ( period = 19.056 ns )                    ; reg_group:inst15|R2[3]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 9.294 ns                ;
; N/A                                     ; 52.53 MHz ( period = 19.038 ns )                    ; reg_group:inst15|R0[0]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 9.267 ns                ;
; N/A                                     ; 52.53 MHz ( period = 19.038 ns )                    ; reg_group:inst15|R0[2]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 9.267 ns                ;
; N/A                                     ; 52.54 MHz ( period = 19.032 ns )                    ; reg_group:inst15|R0[0]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 9.264 ns                ;
; N/A                                     ; 52.63 MHz ( period = 19.000 ns )                    ; reg_group:inst15|R2[4]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 9.266 ns                ;
; N/A                                     ; 52.71 MHz ( period = 18.970 ns )                    ; reg_group:inst15|R1[6]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 9.251 ns                ;
; N/A                                     ; 52.73 MHz ( period = 18.964 ns )                    ; reg_group:inst15|R2[3]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 9.248 ns                ;
; N/A                                     ; 52.75 MHz ( period = 18.956 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg       ; reg_group:inst15|R1[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.141 ns                ;
; N/A                                     ; 52.75 MHz ( period = 18.956 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 ; reg_group:inst15|R1[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.141 ns                ;
; N/A                                     ; 52.75 MHz ( period = 18.956 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg1 ; reg_group:inst15|R1[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.141 ns                ;
; N/A                                     ; 52.75 MHz ( period = 18.956 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg2 ; reg_group:inst15|R1[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.141 ns                ;
; N/A                                     ; 52.75 MHz ( period = 18.956 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg3 ; reg_group:inst15|R1[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.141 ns                ;
; N/A                                     ; 52.75 MHz ( period = 18.956 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg4 ; reg_group:inst15|R1[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.141 ns                ;
; N/A                                     ; 52.75 MHz ( period = 18.956 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg5 ; reg_group:inst15|R1[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.141 ns                ;
; N/A                                     ; 52.75 MHz ( period = 18.956 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg6 ; reg_group:inst15|R1[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.141 ns                ;
; N/A                                     ; 52.75 MHz ( period = 18.956 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg7 ; reg_group:inst15|R1[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.141 ns                ;
; N/A                                     ; 52.78 MHz ( period = 18.946 ns )                    ; reg_group:inst15|R1[2]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 9.223 ns                ;
; N/A                                     ; 52.79 MHz ( period = 18.942 ns )                    ; reg_group:inst15|R2[4]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 9.237 ns                ;
; N/A                                     ; 52.81 MHz ( period = 18.936 ns )                    ; ir:inst10|x[4]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 9.231 ns                ;
; N/A                                     ; 52.82 MHz ( period = 18.934 ns )                    ; reg_group:inst15|R2[2]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 9.216 ns                ;
; N/A                                     ; 52.83 MHz ( period = 18.928 ns )                    ; reg_group:inst15|R2[2]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 9.213 ns                ;
; N/A                                     ; 52.87 MHz ( period = 18.914 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg       ; reg_group:inst15|R0[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.133 ns                ;
; N/A                                     ; 52.87 MHz ( period = 18.914 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 ; reg_group:inst15|R0[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.133 ns                ;
; N/A                                     ; 52.87 MHz ( period = 18.914 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg1 ; reg_group:inst15|R0[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.133 ns                ;
; N/A                                     ; 52.87 MHz ( period = 18.914 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg2 ; reg_group:inst15|R0[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.133 ns                ;
; N/A                                     ; 52.87 MHz ( period = 18.914 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg3 ; reg_group:inst15|R0[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.133 ns                ;
; N/A                                     ; 52.87 MHz ( period = 18.914 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg4 ; reg_group:inst15|R0[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.133 ns                ;
; N/A                                     ; 52.87 MHz ( period = 18.914 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg5 ; reg_group:inst15|R0[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.133 ns                ;
; N/A                                     ; 52.87 MHz ( period = 18.914 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg6 ; reg_group:inst15|R0[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.133 ns                ;
; N/A                                     ; 52.87 MHz ( period = 18.914 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg7 ; reg_group:inst15|R0[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.133 ns                ;
; N/A                                     ; 52.88 MHz ( period = 18.910 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg       ; reg_group:inst15|R3[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.131 ns                ;
; N/A                                     ; 52.88 MHz ( period = 18.910 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 ; reg_group:inst15|R3[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.131 ns                ;
; N/A                                     ; 52.88 MHz ( period = 18.910 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg1 ; reg_group:inst15|R3[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.131 ns                ;
; N/A                                     ; 52.88 MHz ( period = 18.910 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg2 ; reg_group:inst15|R3[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.131 ns                ;
; N/A                                     ; 52.88 MHz ( period = 18.910 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg3 ; reg_group:inst15|R3[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.131 ns                ;
; N/A                                     ; 52.88 MHz ( period = 18.910 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg4 ; reg_group:inst15|R3[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.131 ns                ;
; N/A                                     ; 52.88 MHz ( period = 18.910 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg5 ; reg_group:inst15|R3[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.131 ns                ;
; N/A                                     ; 52.88 MHz ( period = 18.910 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg6 ; reg_group:inst15|R3[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.131 ns                ;
; N/A                                     ; 52.88 MHz ( period = 18.910 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg7 ; reg_group:inst15|R3[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.131 ns                ;
; N/A                                     ; 52.89 MHz ( period = 18.908 ns )                    ; ir:inst10|x[5]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 9.217 ns                ;
; N/A                                     ; 52.91 MHz ( period = 18.900 ns )                    ; ir:inst10|x[5]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 9.213 ns                ;
; N/A                                     ; 52.92 MHz ( period = 18.896 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg       ; reg_group:inst15|R2[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.128 ns                ;
; N/A                                     ; 52.92 MHz ( period = 18.896 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 ; reg_group:inst15|R2[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.128 ns                ;
; N/A                                     ; 52.92 MHz ( period = 18.896 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg1 ; reg_group:inst15|R2[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.128 ns                ;
; N/A                                     ; 52.92 MHz ( period = 18.896 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg2 ; reg_group:inst15|R2[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.128 ns                ;
; N/A                                     ; 52.92 MHz ( period = 18.896 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg3 ; reg_group:inst15|R2[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.128 ns                ;
; N/A                                     ; 52.92 MHz ( period = 18.896 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg4 ; reg_group:inst15|R2[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.128 ns                ;
; N/A                                     ; 52.92 MHz ( period = 18.896 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg5 ; reg_group:inst15|R2[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.128 ns                ;
; N/A                                     ; 52.92 MHz ( period = 18.896 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg6 ; reg_group:inst15|R2[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.128 ns                ;
; N/A                                     ; 52.92 MHz ( period = 18.896 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg7 ; reg_group:inst15|R2[6]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.128 ns                ;
; N/A                                     ; 52.94 MHz ( period = 18.890 ns )                    ; reg_group:inst15|R2[0]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 9.211 ns                ;
; N/A                                     ; 52.95 MHz ( period = 18.884 ns )                    ; reg_group:inst15|R2[0]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 9.208 ns                ;
; N/A                                     ; 52.96 MHz ( period = 18.882 ns )                    ; reg_group:inst15|R0[0]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 9.189 ns                ;
; N/A                                     ; 53.02 MHz ( period = 18.862 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg       ; reg_group:inst15|R1[0]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.110 ns                ;
; N/A                                     ; 53.02 MHz ( period = 18.862 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 ; reg_group:inst15|R1[0]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.110 ns                ;
; N/A                                     ; 53.02 MHz ( period = 18.862 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg1 ; reg_group:inst15|R1[0]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.110 ns                ;
; N/A                                     ; 53.02 MHz ( period = 18.862 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg2 ; reg_group:inst15|R1[0]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.110 ns                ;
; N/A                                     ; 53.02 MHz ( period = 18.862 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg3 ; reg_group:inst15|R1[0]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.110 ns                ;
; N/A                                     ; 53.02 MHz ( period = 18.862 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg4 ; reg_group:inst15|R1[0]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.110 ns                ;
; N/A                                     ; 53.02 MHz ( period = 18.862 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg5 ; reg_group:inst15|R1[0]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.110 ns                ;
; N/A                                     ; 53.02 MHz ( period = 18.862 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg6 ; reg_group:inst15|R1[0]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.110 ns                ;
; N/A                                     ; 53.02 MHz ( period = 18.862 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg7 ; reg_group:inst15|R1[0]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 9.110 ns                ;
; N/A                                     ; 53.12 MHz ( period = 18.824 ns )                    ; ir:inst10|x[1]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 9.162 ns                ;
; N/A                                     ; 53.21 MHz ( period = 18.794 ns )                    ; reg_group:inst15|R1[3]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 9.163 ns                ;
; N/A                                     ; 53.21 MHz ( period = 18.792 ns )                    ; ir:inst10|x[2]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 9.146 ns                ;
; N/A                                     ; 53.24 MHz ( period = 18.784 ns )                    ; ir:inst10|x[2]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 9.142 ns                ;
; N/A                                     ; 53.25 MHz ( period = 18.778 ns )                    ; reg_group:inst15|R2[2]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 9.138 ns                ;
; N/A                                     ; 53.33 MHz ( period = 18.752 ns )                    ; reg_group:inst15|R0[3]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 9.141 ns                ;
; N/A                                     ; 53.38 MHz ( period = 18.734 ns )                    ; reg_group:inst15|R2[0]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 9.133 ns                ;
; N/A                                     ; 53.64 MHz ( period = 18.644 ns )                    ; reg_group:inst15|R1[3]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 9.088 ns                ;
; N/A                                     ; 53.68 MHz ( period = 18.630 ns )                    ; ir:inst10|x[0]                                                                                                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 9.065 ns                ;
; N/A                                     ; 53.68 MHz ( period = 18.630 ns )                    ; reg_group:inst15|R1[2]                                                                                            ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 9.065 ns                ;
; N/A                                     ; 53.72 MHz ( period = 18.616 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg       ; reg_group:inst15|R3[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.989 ns                ;
; N/A                                     ; 53.72 MHz ( period = 18.616 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 ; reg_group:inst15|R3[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.989 ns                ;
; N/A                                     ; 53.72 MHz ( period = 18.616 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg1 ; reg_group:inst15|R3[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.989 ns                ;
; N/A                                     ; 53.72 MHz ( period = 18.616 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg2 ; reg_group:inst15|R3[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.989 ns                ;
; N/A                                     ; 53.72 MHz ( period = 18.616 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg3 ; reg_group:inst15|R3[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.989 ns                ;
; N/A                                     ; 53.72 MHz ( period = 18.616 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg4 ; reg_group:inst15|R3[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.989 ns                ;
; N/A                                     ; 53.72 MHz ( period = 18.616 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg5 ; reg_group:inst15|R3[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.989 ns                ;
; N/A                                     ; 53.72 MHz ( period = 18.616 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg6 ; reg_group:inst15|R3[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.989 ns                ;
; N/A                                     ; 53.72 MHz ( period = 18.616 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg7 ; reg_group:inst15|R3[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.989 ns                ;
; N/A                                     ; 53.83 MHz ( period = 18.578 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg5 ; reg_group:inst15|R0[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.970 ns                ;
; N/A                                     ; 53.83 MHz ( period = 18.578 ns )                    ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg6 ; reg_group:inst15|R0[2]                                                                                           ; CLK        ; CLK      ; None                        ; None                      ; 8.970 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                   ;                                                                                                                  ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                        ;
+-------+--------------+------------+----------+------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To                                                                                                               ; To Clock ;
+-------+--------------+------------+----------+------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 11.894 ns  ; input[0] ; reg_group:inst15|R1[0]                                                                                           ; CLK      ;
; N/A   ; None         ; 11.750 ns  ; input[0] ; reg_group:inst15|R0[0]                                                                                           ; CLK      ;
; N/A   ; None         ; 11.748 ns  ; input[0] ; reg_group:inst15|R3[0]                                                                                           ; CLK      ;
; N/A   ; None         ; 11.148 ns  ; input[0] ; reg_group:inst15|R2[0]                                                                                           ; CLK      ;
; N/A   ; None         ; 10.500 ns  ; input[6] ; reg_group:inst15|R1[6]                                                                                           ; CLK      ;
; N/A   ; None         ; 10.479 ns  ; input[6] ; reg_group:inst15|R0[6]                                                                                           ; CLK      ;
; N/A   ; None         ; 10.477 ns  ; input[6] ; reg_group:inst15|R3[6]                                                                                           ; CLK      ;
; N/A   ; None         ; 10.470 ns  ; input[6] ; reg_group:inst15|R2[6]                                                                                           ; CLK      ;
; N/A   ; None         ; 10.388 ns  ; input[7] ; reg_group:inst15|R1[7]                                                                                           ; CLK      ;
; N/A   ; None         ; 10.385 ns  ; input[7] ; reg_group:inst15|R2[7]                                                                                           ; CLK      ;
; N/A   ; None         ; 10.002 ns  ; input[0] ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK      ;
; N/A   ; None         ; 9.879 ns   ; input[5] ; reg_group:inst15|R0[5]                                                                                           ; CLK      ;
; N/A   ; None         ; 9.676 ns   ; input[7] ; reg_group:inst15|R3[7]                                                                                           ; CLK      ;
; N/A   ; None         ; 9.676 ns   ; input[7] ; reg_group:inst15|R0[7]                                                                                           ; CLK      ;
; N/A   ; None         ; 9.542 ns   ; input[5] ; reg_group:inst15|R1[5]                                                                                           ; CLK      ;
; N/A   ; None         ; 9.542 ns   ; input[5] ; reg_group:inst15|R2[5]                                                                                           ; CLK      ;
; N/A   ; None         ; 9.436 ns   ; input[4] ; reg_group:inst15|R3[4]                                                                                           ; CLK      ;
; N/A   ; None         ; 9.436 ns   ; input[4] ; reg_group:inst15|R0[4]                                                                                           ; CLK      ;
; N/A   ; None         ; 9.102 ns   ; input[4] ; reg_group:inst15|R1[4]                                                                                           ; CLK      ;
; N/A   ; None         ; 9.100 ns   ; input[4] ; reg_group:inst15|R2[4]                                                                                           ; CLK      ;
; N/A   ; None         ; 9.094 ns   ; input[6] ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK      ;
; N/A   ; None         ; 8.915 ns   ; input[5] ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK      ;
; N/A   ; None         ; 8.810 ns   ; input[5] ; reg_group:inst15|R3[5]                                                                                           ; CLK      ;
; N/A   ; None         ; 8.776 ns   ; input[7] ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK      ;
; N/A   ; None         ; 8.771 ns   ; input[0] ; ir:inst10|x[0]                                                                                                   ; CLK      ;
; N/A   ; None         ; 8.412 ns   ; input[4] ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK      ;
; N/A   ; None         ; 8.048 ns   ; input[5] ; ir:inst10|x[5]                                                                                                   ; CLK      ;
; N/A   ; None         ; 7.839 ns   ; input[4] ; ir:inst10|x[4]                                                                                                   ; CLK      ;
; N/A   ; None         ; 7.446 ns   ; input[6] ; ir:inst10|x[6]                                                                                                   ; CLK      ;
; N/A   ; None         ; 7.169 ns   ; input[7] ; ir:inst10|x[7]                                                                                                   ; CLK      ;
; N/A   ; None         ; 5.943 ns   ; input[2] ; reg_group:inst15|R1[2]                                                                                           ; CLK      ;
; N/A   ; None         ; 5.943 ns   ; input[2] ; reg_group:inst15|R2[2]                                                                                           ; CLK      ;
; N/A   ; None         ; 5.693 ns   ; input[1] ; reg_group:inst15|R2[1]                                                                                           ; CLK      ;
; N/A   ; None         ; 5.692 ns   ; input[1] ; reg_group:inst15|R1[1]                                                                                           ; CLK      ;
; N/A   ; None         ; 5.484 ns   ; input[1] ; reg_group:inst15|R3[1]                                                                                           ; CLK      ;
; N/A   ; None         ; 5.465 ns   ; input[1] ; reg_group:inst15|R0[1]                                                                                           ; CLK      ;
; N/A   ; None         ; 5.313 ns   ; input[2] ; reg_group:inst15|R3[2]                                                                                           ; CLK      ;
; N/A   ; None         ; 5.294 ns   ; input[2] ; reg_group:inst15|R0[2]                                                                                           ; CLK      ;
; N/A   ; None         ; 4.876 ns   ; input[3] ; reg_group:inst15|R3[3]                                                                                           ; CLK      ;
; N/A   ; None         ; 4.876 ns   ; input[3] ; reg_group:inst15|R0[3]                                                                                           ; CLK      ;
; N/A   ; None         ; 4.555 ns   ; input[3] ; reg_group:inst15|R2[3]                                                                                           ; CLK      ;
; N/A   ; None         ; 4.552 ns   ; input[3] ; reg_group:inst15|R1[3]                                                                                           ; CLK      ;
; N/A   ; None         ; 4.543 ns   ; input[1] ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK      ;
; N/A   ; None         ; 4.537 ns   ; input[2] ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK      ;
; N/A   ; None         ; 4.209 ns   ; input[3] ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK      ;
; N/A   ; None         ; 4.013 ns   ; input[2] ; ir:inst10|x[2]                                                                                                   ; CLK      ;
; N/A   ; None         ; 3.330 ns   ; input[3] ; ir:inst10|x[3]                                                                                                   ; CLK      ;
; N/A   ; None         ; 3.312 ns   ; input[1] ; ir:inst10|x[1]                                                                                                   ; CLK      ;
+-------+--------------+------------+----------+------------------------------------------------------------------------------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                              ; To         ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+------------+------------+
; N/A                                     ; None                                                ; 17.622 ns  ; ir:inst10|x[7]                                                                                                    ; output[0]  ; CLK        ;
; N/A                                     ; None                                                ; 17.292 ns  ; ir:inst10|x[7]                                                                                                    ; output[5]  ; CLK        ;
; N/A                                     ; None                                                ; 17.017 ns  ; ir:inst10|x[6]                                                                                                    ; output[2]  ; CLK        ;
; N/A                                     ; None                                                ; 16.946 ns  ; ir:inst10|x[7]                                                                                                    ; output[4]  ; CLK        ;
; N/A                                     ; None                                                ; 16.878 ns  ; ir:inst10|x[5]                                                                                                    ; output[0]  ; CLK        ;
; N/A                                     ; None                                                ; 16.864 ns  ; ir:inst10|x[0]                                                                                                    ; output[5]  ; CLK        ;
; N/A                                     ; None                                                ; 16.859 ns  ; ir:inst10|x[1]                                                                                                    ; output[2]  ; CLK        ;
; N/A                                     ; None                                                ; 16.810 ns  ; ir:inst10|x[6]                                                                                                    ; ram_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 16.762 ns  ; ir:inst10|x[0]                                                                                                    ; output[2]  ; CLK        ;
; N/A                                     ; None                                                ; 16.737 ns  ; ir:inst10|x[7]                                                                                                    ; output[2]  ; CLK        ;
; N/A                                     ; None                                                ; 16.719 ns  ; ir:inst10|x[6]                                                                                                    ; output[0]  ; CLK        ;
; N/A                                     ; None                                                ; 16.687 ns  ; ir:inst10|x[4]                                                                                                    ; output[0]  ; CLK        ;
; N/A                                     ; None                                                ; 16.675 ns  ; ir:inst10|x[6]                                                                                                    ; output[5]  ; CLK        ;
; N/A                                     ; None                                                ; 16.652 ns  ; ir:inst10|x[1]                                                                                                    ; ram_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 16.555 ns  ; ir:inst10|x[0]                                                                                                    ; ram_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 16.548 ns  ; ir:inst10|x[5]                                                                                                    ; output[5]  ; CLK        ;
; N/A                                     ; None                                                ; 16.543 ns  ; ir:inst10|x[6]                                                                                                    ; ram_out[1] ; CLK        ;
; N/A                                     ; None                                                ; 16.530 ns  ; ir:inst10|x[7]                                                                                                    ; ram_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 16.519 ns  ; ir:inst10|x[1]                                                                                                    ; output[5]  ; CLK        ;
; N/A                                     ; None                                                ; 16.515 ns  ; reg_group:inst15|R0[1]                                                                                            ; output[2]  ; CLK        ;
; N/A                                     ; None                                                ; 16.510 ns  ; ir:inst10|x[4]                                                                                                    ; output[2]  ; CLK        ;
; N/A                                     ; None                                                ; 16.473 ns  ; ir:inst10|x[6]                                                                                                    ; output[3]  ; CLK        ;
; N/A                                     ; None                                                ; 16.445 ns  ; reg_group:inst15|R2[1]                                                                                            ; output[2]  ; CLK        ;
; N/A                                     ; None                                                ; 16.414 ns  ; reg_group:inst15|R1[4]                                                                                            ; output[5]  ; CLK        ;
; N/A                                     ; None                                                ; 16.357 ns  ; ir:inst10|x[4]                                                                                                    ; output[5]  ; CLK        ;
; N/A                                     ; None                                                ; 16.331 ns  ; ir:inst10|x[3]                                                                                                    ; output[5]  ; CLK        ;
; N/A                                     ; None                                                ; 16.326 ns  ; ir:inst10|x[6]                                                                                                    ; ram_out[2] ; CLK        ;
; N/A                                     ; None                                                ; 16.315 ns  ; ir:inst10|x[1]                                                                                                    ; output[3]  ; CLK        ;
; N/A                                     ; None                                                ; 16.308 ns  ; reg_group:inst15|R0[1]                                                                                            ; ram_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 16.308 ns  ; ir:inst10|x[6]                                                                                                    ; output[4]  ; CLK        ;
; N/A                                     ; None                                                ; 16.303 ns  ; ir:inst10|x[4]                                                                                                    ; ram_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 16.300 ns  ; ir:inst10|x[6]                                                                                                    ; ram_out[4] ; CLK        ;
; N/A                                     ; None                                                ; 16.299 ns  ; ir:inst10|x[5]                                                                                                    ; output[2]  ; CLK        ;
; N/A                                     ; None                                                ; 16.284 ns  ; ir:inst10|x[0]                                                                                                    ; output[6]  ; CLK        ;
; N/A                                     ; None                                                ; 16.264 ns  ; ir:inst10|x[0]                                                                                                    ; output[7]  ; CLK        ;
; N/A                                     ; None                                                ; 16.263 ns  ; ir:inst10|x[7]                                                                                                    ; ram_out[1] ; CLK        ;
; N/A                                     ; None                                                ; 16.241 ns  ; ir:inst10|x[2]                                                                                                    ; output[2]  ; CLK        ;
; N/A                                     ; None                                                ; 16.238 ns  ; reg_group:inst15|R2[1]                                                                                            ; ram_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 16.218 ns  ; ir:inst10|x[0]                                                                                                    ; output[3]  ; CLK        ;
; N/A                                     ; None                                                ; 16.202 ns  ; ir:inst10|x[5]                                                                                                    ; output[4]  ; CLK        ;
; N/A                                     ; None                                                ; 16.193 ns  ; ir:inst10|x[7]                                                                                                    ; output[3]  ; CLK        ;
; N/A                                     ; None                                                ; 16.173 ns  ; reg_group:inst15|R0[1]                                                                                            ; output[5]  ; CLK        ;
; N/A                                     ; None                                                ; 16.168 ns  ; ir:inst10|x[1]                                                                                                    ; ram_out[2] ; CLK        ;
; N/A                                     ; None                                                ; 16.157 ns  ; reg_group:inst15|R0[2]                                                                                            ; ram_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 16.150 ns  ; ir:inst10|x[1]                                                                                                    ; output[4]  ; CLK        ;
; N/A                                     ; None                                                ; 16.142 ns  ; ir:inst10|x[1]                                                                                                    ; ram_out[4] ; CLK        ;
; N/A                                     ; None                                                ; 16.121 ns  ; ir:inst10|x[3]                                                                                                    ; ram_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 16.107 ns  ; ir:inst10|x[0]                                                                                                    ; output[4]  ; CLK        ;
; N/A                                     ; None                                                ; 16.103 ns  ; reg_group:inst15|R2[1]                                                                                            ; output[5]  ; CLK        ;
; N/A                                     ; None                                                ; 16.099 ns  ; ir:inst10|x[0]                                                                                                    ; ram_out[4] ; CLK        ;
; N/A                                     ; None                                                ; 16.095 ns  ; ir:inst10|x[6]                                                                                                    ; output[6]  ; CLK        ;
; N/A                                     ; None                                                ; 16.092 ns  ; ir:inst10|x[5]                                                                                                    ; ram_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 16.089 ns  ; reg_group:inst15|R0[4]                                                                                            ; output[5]  ; CLK        ;
; N/A                                     ; None                                                ; 16.083 ns  ; ir:inst10|x[6]                                                                                                    ; ram_out[0] ; CLK        ;
; N/A                                     ; None                                                ; 16.078 ns  ; ir:inst10|x[7]                                                                                                    ; output[7]  ; CLK        ;
; N/A                                     ; None                                                ; 16.075 ns  ; ir:inst10|x[6]                                                                                                    ; output[7]  ; CLK        ;
; N/A                                     ; None                                                ; 16.071 ns  ; ir:inst10|x[0]                                                                                                    ; ram_out[2] ; CLK        ;
; N/A                                     ; None                                                ; 16.046 ns  ; ir:inst10|x[7]                                                                                                    ; ram_out[2] ; CLK        ;
; N/A                                     ; None                                                ; 16.036 ns  ; ir:inst10|x[4]                                                                                                    ; ram_out[1] ; CLK        ;
; N/A                                     ; None                                                ; 16.034 ns  ; ir:inst10|x[2]                                                                                                    ; ram_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 16.030 ns  ; ir:inst10|x[7]                                                                                                    ; ram_out[0] ; CLK        ;
; N/A                                     ; None                                                ; 16.022 ns  ; reg_group:inst15|R0[2]                                                                                            ; output[5]  ; CLK        ;
; N/A                                     ; None                                                ; 16.020 ns  ; ir:inst10|x[7]                                                                                                    ; ram_out[4] ; CLK        ;
; N/A                                     ; None                                                ; 16.011 ns  ; ir:inst10|x[4]                                                                                                    ; output[4]  ; CLK        ;
; N/A                                     ; None                                                ; 16.003 ns  ; reg_group:inst15|R2[4]                                                                                            ; output[5]  ; CLK        ;
; N/A                                     ; None                                                ; 15.985 ns  ; reg_group:inst15|R2[3]                                                                                            ; output[5]  ; CLK        ;
; N/A                                     ; None                                                ; 15.980 ns  ; ir:inst10|x[1]                                                                                                    ; ram_out[1] ; CLK        ;
; N/A                                     ; None                                                ; 15.971 ns  ; reg_group:inst15|R0[1]                                                                                            ; output[3]  ; CLK        ;
; N/A                                     ; None                                                ; 15.969 ns  ; reg_group:inst15|R0[2]                                                                                            ; output[2]  ; CLK        ;
; N/A                                     ; None                                                ; 15.966 ns  ; ir:inst10|x[4]                                                                                                    ; output[3]  ; CLK        ;
; N/A                                     ; None                                                ; 15.953 ns  ; reg_group:inst15|R1[2]                                                                                            ; ram_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 15.939 ns  ; ir:inst10|x[1]                                                                                                    ; output[6]  ; CLK        ;
; N/A                                     ; None                                                ; 15.933 ns  ; ir:inst10|x[3]                                                                                                    ; output[2]  ; CLK        ;
; N/A                                     ; None                                                ; 15.925 ns  ; reg_group:inst15|R0[0]                                                                                            ; output[2]  ; CLK        ;
; N/A                                     ; None                                                ; 15.919 ns  ; ir:inst10|x[1]                                                                                                    ; output[7]  ; CLK        ;
; N/A                                     ; None                                                ; 15.916 ns  ; ir:inst10|x[0]                                                                                                    ; ram_out[5] ; CLK        ;
; N/A                                     ; None                                                ; 15.901 ns  ; reg_group:inst15|R2[1]                                                                                            ; output[3]  ; CLK        ;
; N/A                                     ; None                                                ; 15.899 ns  ; ir:inst10|x[2]                                                                                                    ; output[5]  ; CLK        ;
; N/A                                     ; None                                                ; 15.883 ns  ; ir:inst10|x[0]                                                                                                    ; ram_out[1] ; CLK        ;
; N/A                                     ; None                                                ; 15.864 ns  ; ir:inst10|x[7]                                                                                                    ; output[6]  ; CLK        ;
; N/A                                     ; None                                                ; 15.851 ns  ; reg_group:inst15|R2[0]                                                                                            ; output[2]  ; CLK        ;
; N/A                                     ; None                                                ; 15.834 ns  ; reg_group:inst15|R1[4]                                                                                            ; output[6]  ; CLK        ;
; N/A                                     ; None                                                ; 15.825 ns  ; ir:inst10|x[5]                                                                                                    ; ram_out[1] ; CLK        ;
; N/A                                     ; None                                                ; 15.824 ns  ; reg_group:inst15|R0[1]                                                                                            ; ram_out[2] ; CLK        ;
; N/A                                     ; None                                                ; 15.820 ns  ; reg_group:inst15|R0[2]                                                                                            ; output[3]  ; CLK        ;
; N/A                                     ; None                                                ; 15.819 ns  ; ir:inst10|x[4]                                                                                                    ; ram_out[2] ; CLK        ;
; N/A                                     ; None                                                ; 15.818 ns  ; reg_group:inst15|R1[2]                                                                                            ; output[5]  ; CLK        ;
; N/A                                     ; None                                                ; 15.814 ns  ; reg_group:inst15|R1[4]                                                                                            ; output[7]  ; CLK        ;
; N/A                                     ; None                                                ; 15.806 ns  ; reg_group:inst15|R0[1]                                                                                            ; output[4]  ; CLK        ;
; N/A                                     ; None                                                ; 15.798 ns  ; reg_group:inst15|R0[1]                                                                                            ; ram_out[4] ; CLK        ;
; N/A                                     ; None                                                ; 15.793 ns  ; ir:inst10|x[4]                                                                                                    ; ram_out[4] ; CLK        ;
; N/A                                     ; None                                                ; 15.784 ns  ; ir:inst10|x[3]                                                                                                    ; output[3]  ; CLK        ;
; N/A                                     ; None                                                ; 15.777 ns  ; ir:inst10|x[7]                                                                                                    ; output[1]  ; CLK        ;
; N/A                                     ; None                                                ; 15.767 ns  ; reg_group:inst15|R1[2]                                                                                            ; output[2]  ; CLK        ;
; N/A                                     ; None                                                ; 15.763 ns  ; ir:inst10|x[0]                                                                                                    ; output[0]  ; CLK        ;
; N/A                                     ; None                                                ; 15.755 ns  ; ir:inst10|x[5]                                                                                                    ; output[3]  ; CLK        ;
; N/A                                     ; None                                                ; 15.754 ns  ; reg_group:inst15|R2[1]                                                                                            ; ram_out[2] ; CLK        ;
; N/A                                     ; None                                                ; 15.751 ns  ; ir:inst10|x[3]                                                                                                    ; output[6]  ; CLK        ;
; N/A                                     ; None                                                ; 15.736 ns  ; reg_group:inst15|R2[1]                                                                                            ; output[4]  ; CLK        ;
; N/A                                     ; None                                                ; 15.731 ns  ; ir:inst10|x[3]                                                                                                    ; output[7]  ; CLK        ;
; N/A                                     ; None                                                ; 15.728 ns  ; reg_group:inst15|R2[1]                                                                                            ; ram_out[4] ; CLK        ;
; N/A                                     ; None                                                ; 15.727 ns  ; reg_group:inst15|R2[3]                                                                                            ; ram_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 15.727 ns  ; ir:inst10|x[6]                                                                                                    ; ram_out[5] ; CLK        ;
; N/A                                     ; None                                                ; 15.721 ns  ; reg_group:inst15|R0[3]                                                                                            ; output[5]  ; CLK        ;
; N/A                                     ; None                                                ; 15.718 ns  ; reg_group:inst15|R0[0]                                                                                            ; ram_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 15.697 ns  ; ir:inst10|x[2]                                                                                                    ; output[3]  ; CLK        ;
; N/A                                     ; None                                                ; 15.685 ns  ; reg_group:inst15|R3[1]                                                                                            ; output[2]  ; CLK        ;
; N/A                                     ; None                                                ; 15.666 ns  ; reg_group:inst15|R2[2]                                                                                            ; ram_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 15.657 ns  ; reg_group:inst15|R1[4]                                                                                            ; output[4]  ; CLK        ;
; N/A                                     ; None                                                ; 15.655 ns  ; reg_group:inst15|R0[2]                                                                                            ; output[4]  ; CLK        ;
; N/A                                     ; None                                                ; 15.649 ns  ; reg_group:inst15|R1[4]                                                                                            ; ram_out[4] ; CLK        ;
; N/A                                     ; None                                                ; 15.647 ns  ; reg_group:inst15|R0[2]                                                                                            ; ram_out[4] ; CLK        ;
; N/A                                     ; None                                                ; 15.644 ns  ; reg_group:inst15|R2[0]                                                                                            ; ram_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 15.636 ns  ; reg_group:inst15|R0[1]                                                                                            ; ram_out[1] ; CLK        ;
; N/A                                     ; None                                                ; 15.627 ns  ; reg_group:inst15|R0[0]                                                                                            ; output[0]  ; CLK        ;
; N/A                                     ; None                                                ; 15.619 ns  ; ir:inst10|x[3]                                                                                                    ; output[4]  ; CLK        ;
; N/A                                     ; None                                                ; 15.618 ns  ; reg_group:inst15|R2[3]                                                                                            ; output[4]  ; CLK        ;
; N/A                                     ; None                                                ; 15.616 ns  ; reg_group:inst15|R1[2]                                                                                            ; output[3]  ; CLK        ;
; N/A                                     ; None                                                ; 15.611 ns  ; ir:inst10|x[3]                                                                                                    ; ram_out[4] ; CLK        ;
; N/A                                     ; None                                                ; 15.610 ns  ; reg_group:inst15|R2[3]                                                                                            ; ram_out[4] ; CLK        ;
; N/A                                     ; None                                                ; 15.608 ns  ; ir:inst10|x[5]                                                                                                    ; ram_out[2] ; CLK        ;
; N/A                                     ; None                                                ; 15.593 ns  ; reg_group:inst15|R0[1]                                                                                            ; output[6]  ; CLK        ;
; N/A                                     ; None                                                ; 15.588 ns  ; ir:inst10|x[4]                                                                                                    ; output[6]  ; CLK        ;
; N/A                                     ; None                                                ; 15.583 ns  ; reg_group:inst15|R0[0]                                                                                            ; output[5]  ; CLK        ;
; N/A                                     ; None                                                ; 15.582 ns  ; ir:inst10|x[5]                                                                                                    ; ram_out[4] ; CLK        ;
; N/A                                     ; None                                                ; 15.576 ns  ; ir:inst10|x[4]                                                                                                    ; ram_out[0] ; CLK        ;
; N/A                                     ; None                                                ; 15.573 ns  ; reg_group:inst15|R0[1]                                                                                            ; output[7]  ; CLK        ;
; N/A                                     ; None                                                ; 15.571 ns  ; ir:inst10|x[1]                                                                                                    ; ram_out[5] ; CLK        ;
; N/A                                     ; None                                                ; 15.568 ns  ; ir:inst10|x[4]                                                                                                    ; output[7]  ; CLK        ;
; N/A                                     ; None                                                ; 15.566 ns  ; reg_group:inst15|R2[1]                                                                                            ; ram_out[1] ; CLK        ;
; N/A                                     ; None                                                ; 15.558 ns  ; ir:inst10|x[0]                                                                                                    ; ram_out[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.553 ns  ; reg_group:inst15|R2[0]                                                                                            ; output[0]  ; CLK        ;
; N/A                                     ; None                                                ; 15.550 ns  ; ir:inst10|x[2]                                                                                                    ; ram_out[2] ; CLK        ;
; N/A                                     ; None                                                ; 15.532 ns  ; ir:inst10|x[2]                                                                                                    ; output[4]  ; CLK        ;
; N/A                                     ; None                                                ; 15.531 ns  ; reg_group:inst15|R2[2]                                                                                            ; output[5]  ; CLK        ;
; N/A                                     ; None                                                ; 15.529 ns  ; reg_group:inst15|R3[0]                                                                                            ; output[2]  ; CLK        ;
; N/A                                     ; None                                                ; 15.524 ns  ; ir:inst10|x[2]                                                                                                    ; ram_out[4] ; CLK        ;
; N/A                                     ; None                                                ; 15.523 ns  ; reg_group:inst15|R2[1]                                                                                            ; output[6]  ; CLK        ;
; N/A                                     ; None                                                ; 15.509 ns  ; reg_group:inst15|R2[0]                                                                                            ; output[5]  ; CLK        ;
; N/A                                     ; None                                                ; 15.509 ns  ; reg_group:inst15|R0[4]                                                                                            ; output[6]  ; CLK        ;
; N/A                                     ; None                                                ; 15.503 ns  ; reg_group:inst15|R2[1]                                                                                            ; output[7]  ; CLK        ;
; N/A                                     ; None                                                ; 15.489 ns  ; reg_group:inst15|R0[4]                                                                                            ; output[7]  ; CLK        ;
; N/A                                     ; None                                                ; 15.484 ns  ; reg_group:inst15|R1[1]                                                                                            ; output[2]  ; CLK        ;
; N/A                                     ; None                                                ; 15.478 ns  ; reg_group:inst15|R3[1]                                                                                            ; ram_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 15.478 ns  ; reg_group:inst15|R2[2]                                                                                            ; output[2]  ; CLK        ;
; N/A                                     ; None                                                ; 15.466 ns  ; reg_group:inst15|R1[4]                                                                                            ; ram_out[5] ; CLK        ;
; N/A                                     ; None                                                ; 15.464 ns  ; reg_group:inst15|R1[3]                                                                                            ; output[5]  ; CLK        ;
; N/A                                     ; None                                                ; 15.463 ns  ; reg_group:inst15|R0[3]                                                                                            ; ram_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 15.451 ns  ; reg_group:inst15|R0[0]                                                                                            ; ram_out[1] ; CLK        ;
; N/A                                     ; None                                                ; 15.451 ns  ; reg_group:inst15|R1[2]                                                                                            ; output[4]  ; CLK        ;
; N/A                                     ; None                                                ; 15.447 ns  ; ir:inst10|x[7]                                                                                                    ; ram_out[5] ; CLK        ;
; N/A                                     ; None                                                ; 15.443 ns  ; reg_group:inst15|R1[2]                                                                                            ; ram_out[4] ; CLK        ;
; N/A                                     ; None                                                ; 15.442 ns  ; reg_group:inst15|R0[2]                                                                                            ; output[6]  ; CLK        ;
; N/A                                     ; None                                                ; 15.423 ns  ; reg_group:inst15|R2[4]                                                                                            ; output[6]  ; CLK        ;
; N/A                                     ; None                                                ; 15.422 ns  ; reg_group:inst15|R0[2]                                                                                            ; output[7]  ; CLK        ;
; N/A                                     ; None                                                ; 15.405 ns  ; ir:inst10|x[1]                                                                                                    ; output[0]  ; CLK        ;
; N/A                                     ; None                                                ; 15.405 ns  ; reg_group:inst15|R2[3]                                                                                            ; output[6]  ; CLK        ;
; N/A                                     ; None                                                ; 15.403 ns  ; reg_group:inst15|R2[4]                                                                                            ; output[7]  ; CLK        ;
; N/A                                     ; None                                                ; 15.401 ns  ; ir:inst10|x[6]                                                                                                    ; output[1]  ; CLK        ;
; N/A                                     ; None                                                ; 15.390 ns  ; reg_group:inst15|R2[3]                                                                                            ; output[3]  ; CLK        ;
; N/A                                     ; None                                                ; 15.388 ns  ; reg_group:inst15|R1[6]                                                                                            ; output[7]  ; CLK        ;
; N/A                                     ; None                                                ; 15.385 ns  ; reg_group:inst15|R2[3]                                                                                            ; output[7]  ; CLK        ;
; N/A                                     ; None                                                ; 15.383 ns  ; ir:inst10|x[3]                                                                                                    ; ram_out[5] ; CLK        ;
; N/A                                     ; None                                                ; 15.381 ns  ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_we_reg       ; output[2]  ; CLK        ;
; N/A                                     ; None                                                ; 15.381 ns  ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg0 ; output[2]  ; CLK        ;
; N/A                                     ; None                                                ; 15.381 ns  ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg1 ; output[2]  ; CLK        ;
; N/A                                     ; None                                                ; 15.381 ns  ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg2 ; output[2]  ; CLK        ;
; N/A                                     ; None                                                ; 15.381 ns  ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg3 ; output[2]  ; CLK        ;
; N/A                                     ; None                                                ; 15.381 ns  ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg4 ; output[2]  ; CLK        ;
; N/A                                     ; None                                                ; 15.381 ns  ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg5 ; output[2]  ; CLK        ;
; N/A                                     ; None                                                ; 15.381 ns  ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg6 ; output[2]  ; CLK        ;
; N/A                                     ; None                                                ; 15.381 ns  ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_address_reg7 ; output[2]  ; CLK        ;
; N/A                                     ; None                                                ; 15.381 ns  ; reg_group:inst15|R0[0]                                                                                            ; output[3]  ; CLK        ;
; N/A                                     ; None                                                ; 15.377 ns  ; reg_group:inst15|R2[0]                                                                                            ; ram_out[1] ; CLK        ;
; N/A                                     ; None                                                ; 15.377 ns  ; ir:inst10|x[5]                                                                                                    ; output[6]  ; CLK        ;
; N/A                                     ; None                                                ; 15.369 ns  ; ir:inst10|x[6]                                                                                                    ; ram_out[6] ; CLK        ;
; N/A                                     ; None                                                ; 15.368 ns  ; ir:inst10|x[2]                                                                                                    ; ram_out[1] ; CLK        ;
; N/A                                     ; None                                                ; 15.365 ns  ; ir:inst10|x[5]                                                                                                    ; ram_out[0] ; CLK        ;
; N/A                                     ; None                                                ; 15.357 ns  ; ir:inst10|x[5]                                                                                                    ; output[7]  ; CLK        ;
; N/A                                     ; None                                                ; 15.354 ns  ; reg_group:inst15|R0[3]                                                                                            ; output[4]  ; CLK        ;
; N/A                                     ; None                                                ; 15.346 ns  ; reg_group:inst15|R0[3]                                                                                            ; ram_out[4] ; CLK        ;
; N/A                                     ; None                                                ; 15.343 ns  ; reg_group:inst15|R3[1]                                                                                            ; output[5]  ; CLK        ;
; N/A                                     ; None                                                ; 15.333 ns  ; ir:inst10|x[3]                                                                                                    ; output[0]  ; CLK        ;
; N/A                                     ; None                                                ; 15.329 ns  ; reg_group:inst15|R2[2]                                                                                            ; output[3]  ; CLK        ;
; N/A                                     ; None                                                ; 15.329 ns  ; reg_group:inst15|R0[4]                                                                                            ; output[4]  ; CLK        ;
; N/A                                     ; None                                                ; 15.322 ns  ; reg_group:inst15|R3[0]                                                                                            ; ram_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 15.321 ns  ; reg_group:inst15|R0[4]                                                                                            ; ram_out[4] ; CLK        ;
; N/A                                     ; None                                                ; 15.319 ns  ; ir:inst10|x[2]                                                                                                    ; output[6]  ; CLK        ;
; N/A                                     ; None                                                ; 15.307 ns  ; reg_group:inst15|R2[0]                                                                                            ; output[3]  ; CLK        ;
; N/A                                     ; None                                                ; 15.299 ns  ; ir:inst10|x[2]                                                                                                    ; output[7]  ; CLK        ;
; N/A                                     ; None                                                ; 15.278 ns  ; reg_group:inst15|R0[2]                                                                                            ; ram_out[2] ; CLK        ;
; N/A                                     ; None                                                ; 15.277 ns  ; reg_group:inst15|R1[1]                                                                                            ; ram_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 15.253 ns  ; reg_group:inst15|R3[2]                                                                                            ; ram_out[3] ; CLK        ;
; N/A                                     ; None                                                ; 15.246 ns  ; reg_group:inst15|R2[4]                                                                                            ; output[4]  ; CLK        ;
; N/A                                     ; None                                                ; 15.242 ns  ; ir:inst10|x[3]                                                                                                    ; ram_out[2] ; CLK        ;
; N/A                                     ; None                                                ; 15.238 ns  ; reg_group:inst15|R2[4]                                                                                            ; ram_out[4] ; CLK        ;
; N/A                                     ; None                                                ; 15.238 ns  ; reg_group:inst15|R1[2]                                                                                            ; output[6]  ; CLK        ;
; N/A                                     ; None                                                ; 15.234 ns  ; reg_group:inst15|R0[0]                                                                                            ; ram_out[2] ; CLK        ;
; N/A                                     ; None                                                ; 15.231 ns  ; reg_group:inst15|R3[0]                                                                                            ; output[0]  ; CLK        ;
; N/A                                     ; None                                                ; 15.225 ns  ; reg_group:inst15|R0[1]                                                                                            ; ram_out[5] ; CLK        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                   ;            ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+------------+------------+


+---------------------------------------------------------------------+
; tpd                                                                 ;
+-------+-------------------+-----------------+----------+------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To         ;
+-------+-------------------+-----------------+----------+------------+
; N/A   ; None              ; 17.131 ns       ; input[0] ; output[0]  ;
; N/A   ; None              ; 16.495 ns       ; input[0] ; ram_out[0] ;
; N/A   ; None              ; 14.982 ns       ; input[5] ; output[5]  ;
; N/A   ; None              ; 14.859 ns       ; input[6] ; output[6]  ;
; N/A   ; None              ; 14.679 ns       ; input[7] ; output[7]  ;
; N/A   ; None              ; 14.187 ns       ; input[4] ; output[4]  ;
; N/A   ; None              ; 14.179 ns       ; input[4] ; ram_out[4] ;
; N/A   ; None              ; 14.133 ns       ; input[6] ; ram_out[6] ;
; N/A   ; None              ; 14.034 ns       ; input[5] ; ram_out[5] ;
; N/A   ; None              ; 13.569 ns       ; input[7] ; ram_out[7] ;
; N/A   ; None              ; 11.386 ns       ; input[2] ; output[2]  ;
; N/A   ; None              ; 11.111 ns       ; input[1] ; ram_out[1] ;
; N/A   ; None              ; 10.695 ns       ; input[2] ; ram_out[2] ;
; N/A   ; None              ; 10.408 ns       ; input[3] ; ram_out[3] ;
; N/A   ; None              ; 10.071 ns       ; input[3] ; output[3]  ;
; N/A   ; None              ; 9.969 ns        ; input[1] ; output[1]  ;
+-------+-------------------+-----------------+----------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                ;
+---------------+-------------+------------+----------+------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th  ; From     ; To                                                                                                               ; To Clock ;
+---------------+-------------+------------+----------+------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -3.046 ns  ; input[1] ; ir:inst10|x[1]                                                                                                   ; CLK      ;
; N/A           ; None        ; -3.064 ns  ; input[3] ; ir:inst10|x[3]                                                                                                   ; CLK      ;
; N/A           ; None        ; -3.747 ns  ; input[2] ; ir:inst10|x[2]                                                                                                   ; CLK      ;
; N/A           ; None        ; -3.896 ns  ; input[3] ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK      ;
; N/A           ; None        ; -4.224 ns  ; input[2] ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK      ;
; N/A           ; None        ; -4.230 ns  ; input[1] ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK      ;
; N/A           ; None        ; -4.286 ns  ; input[3] ; reg_group:inst15|R1[3]                                                                                           ; CLK      ;
; N/A           ; None        ; -4.289 ns  ; input[3] ; reg_group:inst15|R2[3]                                                                                           ; CLK      ;
; N/A           ; None        ; -4.610 ns  ; input[3] ; reg_group:inst15|R3[3]                                                                                           ; CLK      ;
; N/A           ; None        ; -4.610 ns  ; input[3] ; reg_group:inst15|R0[3]                                                                                           ; CLK      ;
; N/A           ; None        ; -5.028 ns  ; input[2] ; reg_group:inst15|R0[2]                                                                                           ; CLK      ;
; N/A           ; None        ; -5.047 ns  ; input[2] ; reg_group:inst15|R3[2]                                                                                           ; CLK      ;
; N/A           ; None        ; -5.199 ns  ; input[1] ; reg_group:inst15|R0[1]                                                                                           ; CLK      ;
; N/A           ; None        ; -5.218 ns  ; input[1] ; reg_group:inst15|R3[1]                                                                                           ; CLK      ;
; N/A           ; None        ; -5.426 ns  ; input[1] ; reg_group:inst15|R1[1]                                                                                           ; CLK      ;
; N/A           ; None        ; -5.427 ns  ; input[1] ; reg_group:inst15|R2[1]                                                                                           ; CLK      ;
; N/A           ; None        ; -5.677 ns  ; input[2] ; reg_group:inst15|R1[2]                                                                                           ; CLK      ;
; N/A           ; None        ; -5.677 ns  ; input[2] ; reg_group:inst15|R2[2]                                                                                           ; CLK      ;
; N/A           ; None        ; -6.903 ns  ; input[7] ; ir:inst10|x[7]                                                                                                   ; CLK      ;
; N/A           ; None        ; -7.180 ns  ; input[6] ; ir:inst10|x[6]                                                                                                   ; CLK      ;
; N/A           ; None        ; -7.573 ns  ; input[4] ; ir:inst10|x[4]                                                                                                   ; CLK      ;
; N/A           ; None        ; -7.782 ns  ; input[5] ; ir:inst10|x[5]                                                                                                   ; CLK      ;
; N/A           ; None        ; -8.099 ns  ; input[4] ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK      ;
; N/A           ; None        ; -8.463 ns  ; input[7] ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK      ;
; N/A           ; None        ; -8.505 ns  ; input[0] ; ir:inst10|x[0]                                                                                                   ; CLK      ;
; N/A           ; None        ; -8.544 ns  ; input[5] ; reg_group:inst15|R3[5]                                                                                           ; CLK      ;
; N/A           ; None        ; -8.602 ns  ; input[5] ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK      ;
; N/A           ; None        ; -8.781 ns  ; input[6] ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK      ;
; N/A           ; None        ; -8.834 ns  ; input[4] ; reg_group:inst15|R2[4]                                                                                           ; CLK      ;
; N/A           ; None        ; -8.836 ns  ; input[4] ; reg_group:inst15|R1[4]                                                                                           ; CLK      ;
; N/A           ; None        ; -9.170 ns  ; input[4] ; reg_group:inst15|R3[4]                                                                                           ; CLK      ;
; N/A           ; None        ; -9.170 ns  ; input[4] ; reg_group:inst15|R0[4]                                                                                           ; CLK      ;
; N/A           ; None        ; -9.276 ns  ; input[5] ; reg_group:inst15|R1[5]                                                                                           ; CLK      ;
; N/A           ; None        ; -9.276 ns  ; input[5] ; reg_group:inst15|R2[5]                                                                                           ; CLK      ;
; N/A           ; None        ; -9.410 ns  ; input[7] ; reg_group:inst15|R3[7]                                                                                           ; CLK      ;
; N/A           ; None        ; -9.410 ns  ; input[7] ; reg_group:inst15|R0[7]                                                                                           ; CLK      ;
; N/A           ; None        ; -9.613 ns  ; input[5] ; reg_group:inst15|R0[5]                                                                                           ; CLK      ;
; N/A           ; None        ; -9.689 ns  ; input[0] ; lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK      ;
; N/A           ; None        ; -10.119 ns ; input[7] ; reg_group:inst15|R2[7]                                                                                           ; CLK      ;
; N/A           ; None        ; -10.122 ns ; input[7] ; reg_group:inst15|R1[7]                                                                                           ; CLK      ;
; N/A           ; None        ; -10.204 ns ; input[6] ; reg_group:inst15|R2[6]                                                                                           ; CLK      ;
; N/A           ; None        ; -10.211 ns ; input[6] ; reg_group:inst15|R3[6]                                                                                           ; CLK      ;
; N/A           ; None        ; -10.213 ns ; input[6] ; reg_group:inst15|R0[6]                                                                                           ; CLK      ;
; N/A           ; None        ; -10.234 ns ; input[6] ; reg_group:inst15|R1[6]                                                                                           ; CLK      ;
; N/A           ; None        ; -10.882 ns ; input[0] ; reg_group:inst15|R2[0]                                                                                           ; CLK      ;
; N/A           ; None        ; -11.482 ns ; input[0] ; reg_group:inst15|R3[0]                                                                                           ; CLK      ;
; N/A           ; None        ; -11.484 ns ; input[0] ; reg_group:inst15|R0[0]                                                                                           ; CLK      ;
; N/A           ; None        ; -11.628 ns ; input[0] ; reg_group:inst15|R1[0]                                                                                           ; CLK      ;
+---------------+-------------+------------+----------+------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Dec 18 10:36:03 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Gcpu -c Gcpu --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "au:inst5|gf" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" has Internal fmax of 46.31 MHz between source register "ir:inst10|x[0]" and destination memory "lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5" (period= 21.594 ns)
    Info: + Longest register to memory delay is 10.547 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y8_N9; Fanout = 12; REG Node = 'ir:inst10|x[0]'
        Info: 2: + IC(1.520 ns) + CELL(0.624 ns) = 2.144 ns; Loc. = LCCOMB_X18_Y8_N30; Fanout = 1; COMB Node = 'reg_group:inst15|Mux3~0'
        Info: 3: + IC(0.365 ns) + CELL(0.206 ns) = 2.715 ns; Loc. = LCCOMB_X18_Y8_N0; Fanout = 5; COMB Node = 'reg_group:inst15|Mux3~1'
        Info: 4: + IC(1.028 ns) + CELL(0.370 ns) = 4.113 ns; Loc. = LCCOMB_X21_Y8_N6; Fanout = 2; COMB Node = 'au:inst5|Add0~4'
        Info: 5: + IC(1.120 ns) + CELL(0.621 ns) = 5.854 ns; Loc. = LCCOMB_X21_Y6_N20; Fanout = 2; COMB Node = 'au:inst5|Add0~20'
        Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 6.360 ns; Loc. = LCCOMB_X21_Y6_N22; Fanout = 1; COMB Node = 'au:inst5|Add0~21'
        Info: 7: + IC(1.077 ns) + CELL(0.206 ns) = 7.643 ns; Loc. = LCCOMB_X21_Y7_N2; Fanout = 1; COMB Node = 'au:inst5|t[5]~37'
        Info: 8: + IC(0.367 ns) + CELL(0.206 ns) = 8.216 ns; Loc. = LCCOMB_X21_Y7_N28; Fanout = 3; COMB Node = 'inst12[5]~16'
        Info: 9: + IC(0.372 ns) + CELL(0.206 ns) = 8.794 ns; Loc. = LCCOMB_X21_Y7_N24; Fanout = 3; COMB Node = 'inst12[5]~29'
        Info: 10: + IC(1.625 ns) + CELL(0.128 ns) = 10.547 ns; Loc. = M4K_X23_Y8; Fanout = 1; MEM Node = 'lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5'
        Info: Total cell delay = 3.073 ns ( 29.14 % )
        Info: Total interconnect delay = 7.474 ns ( 70.86 % )
    Info: - Smallest clock skew is 0.100 ns
        Info: + Shortest clock path from clock "CLK" to destination memory is 2.847 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'
            Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 75; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.770 ns) + CELL(0.834 ns) = 2.847 ns; Loc. = M4K_X23_Y8; Fanout = 1; MEM Node = 'lpm_ram_io:inst11|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a0~porta_datain_reg5'
            Info: Total cell delay = 1.934 ns ( 67.93 % )
            Info: Total interconnect delay = 0.913 ns ( 32.07 % )
        Info: - Longest clock path from clock "CLK" to source register is 2.747 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'
            Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 75; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.838 ns) + CELL(0.666 ns) = 2.747 ns; Loc. = LCFF_X20_Y8_N9; Fanout = 12; REG Node = 'ir:inst10|x[0]'
            Info: Total cell delay = 1.766 ns ( 64.29 % )
            Info: Total interconnect delay = 0.981 ns ( 35.71 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is 0.046 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "reg_group:inst15|R1[0]" (data pin = "input[0]", clock pin = "CLK") is 11.894 ns
    Info: + Longest pin to register delay is 14.681 ns
        Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_26; Fanout = 1; PIN Node = 'input[0]'
        Info: 2: + IC(6.739 ns) + CELL(0.651 ns) = 8.345 ns; Loc. = LCCOMB_X22_Y8_N2; Fanout = 1; COMB Node = 'inst12[0]~25'
        Info: 3: + IC(1.815 ns) + CELL(0.589 ns) = 10.749 ns; Loc. = LCCOMB_X20_Y8_N4; Fanout = 3; COMB Node = 'inst12[0]~26'
        Info: 4: + IC(0.382 ns) + CELL(0.319 ns) = 11.450 ns; Loc. = LCCOMB_X20_Y8_N8; Fanout = 3; COMB Node = 'inst12[0]~31'
        Info: 5: + IC(1.093 ns) + CELL(0.206 ns) = 12.749 ns; Loc. = LCCOMB_X19_Y7_N6; Fanout = 4; COMB Node = 'mux2_1:inst7|y[0]~15'
        Info: 6: + IC(1.472 ns) + CELL(0.460 ns) = 14.681 ns; Loc. = LCFF_X20_Y8_N19; Fanout = 2; REG Node = 'reg_group:inst15|R1[0]'
        Info: Total cell delay = 3.180 ns ( 21.66 % )
        Info: Total interconnect delay = 11.501 ns ( 78.34 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.747 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 75; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.838 ns) + CELL(0.666 ns) = 2.747 ns; Loc. = LCFF_X20_Y8_N19; Fanout = 2; REG Node = 'reg_group:inst15|R1[0]'
        Info: Total cell delay = 1.766 ns ( 64.29 % )
        Info: Total interconnect delay = 0.981 ns ( 35.71 % )
Info: tco from clock "CLK" to destination pin "output[0]" through register "ir:inst10|x[7]" is 17.622 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.731 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 75; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.822 ns) + CELL(0.666 ns) = 2.731 ns; Loc. = LCFF_X21_Y6_N1; Fanout = 13; REG Node = 'ir:inst10|x[7]'
        Info: Total cell delay = 1.766 ns ( 64.66 % )
        Info: Total interconnect delay = 0.965 ns ( 35.34 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 14.587 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y6_N1; Fanout = 13; REG Node = 'ir:inst10|x[7]'
        Info: 2: + IC(1.976 ns) + CELL(0.604 ns) = 2.580 ns; Loc. = LCCOMB_X22_Y6_N10; Fanout = 3; COMB Node = 'au:inst5|Equal0~1'
        Info: 3: + IC(1.457 ns) + CELL(0.651 ns) = 4.688 ns; Loc. = LCCOMB_X21_Y7_N20; Fanout = 9; COMB Node = 'con_signal:inst2|ram_re'
        Info: 4: + IC(0.427 ns) + CELL(0.651 ns) = 5.766 ns; Loc. = LCCOMB_X21_Y7_N8; Fanout = 17; COMB Node = 'inst12[7]~11'
        Info: 5: + IC(1.892 ns) + CELL(0.206 ns) = 7.864 ns; Loc. = LCCOMB_X22_Y8_N24; Fanout = 8; COMB Node = 'inst12[7]~12'
        Info: 6: + IC(3.405 ns) + CELL(3.318 ns) = 14.587 ns; Loc. = PIN_139; Fanout = 0; PIN Node = 'output[0]'
        Info: Total cell delay = 5.430 ns ( 37.22 % )
        Info: Total interconnect delay = 9.157 ns ( 62.78 % )
Info: Longest tpd from source pin "input[0]" to destination pin "output[0]" is 17.131 ns
    Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_26; Fanout = 1; PIN Node = 'input[0]'
    Info: 2: + IC(6.739 ns) + CELL(0.651 ns) = 8.345 ns; Loc. = LCCOMB_X22_Y8_N2; Fanout = 1; COMB Node = 'inst12[0]~25'
    Info: 3: + IC(1.815 ns) + CELL(0.589 ns) = 10.749 ns; Loc. = LCCOMB_X20_Y8_N4; Fanout = 3; COMB Node = 'inst12[0]~26'
    Info: 4: + IC(3.146 ns) + CELL(3.236 ns) = 17.131 ns; Loc. = PIN_139; Fanout = 0; PIN Node = 'output[0]'
    Info: Total cell delay = 5.431 ns ( 31.70 % )
    Info: Total interconnect delay = 11.700 ns ( 68.30 % )
Info: th for register "ir:inst10|x[1]" (data pin = "input[1]", clock pin = "CLK") is -3.046 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.747 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 75; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.838 ns) + CELL(0.666 ns) = 2.747 ns; Loc. = LCFF_X20_Y8_N3; Fanout = 12; REG Node = 'ir:inst10|x[1]'
        Info: Total cell delay = 1.766 ns ( 64.29 % )
        Info: Total interconnect delay = 0.981 ns ( 35.71 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 6.099 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_22; Fanout = 1; PIN Node = 'input[1]'
        Info: 2: + IC(2.064 ns) + CELL(0.651 ns) = 3.815 ns; Loc. = LCCOMB_X22_Y8_N4; Fanout = 1; COMB Node = 'inst12[1]~23'
        Info: 3: + IC(1.015 ns) + CELL(0.589 ns) = 5.419 ns; Loc. = LCCOMB_X20_Y8_N0; Fanout = 3; COMB Node = 'inst12[1]~24'
        Info: 4: + IC(0.366 ns) + CELL(0.206 ns) = 5.991 ns; Loc. = LCCOMB_X20_Y8_N2; Fanout = 3; COMB Node = 'inst12[1]~32'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 6.099 ns; Loc. = LCFF_X20_Y8_N3; Fanout = 12; REG Node = 'ir:inst10|x[1]'
        Info: Total cell delay = 2.654 ns ( 43.52 % )
        Info: Total interconnect delay = 3.445 ns ( 56.48 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Mon Dec 18 10:36:04 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


