// Seed: 285184734
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    input supply0 id_3,
    input supply1 id_4,
    output wor id_5,
    input tri1 id_6
);
endmodule
module module_1 (
    input  wor   id_0,
    output uwire id_1,
    output wire  id_2
);
  logic [7:0] id_4;
  id_5(
      .id_0(1), .id_1(1'h0), .id_2(id_1), .id_3(1)
  );
  tri1 id_6;
  module_0(
      id_0, id_0, id_0, id_0, id_0, id_2, id_0
  );
  always @(1 or id_6) force id_4 = id_4[1];
endmodule
