--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml brainwars_secondary.twx brainwars_secondary.ncd -o
brainwars_secondary.twr brainwars_secondary.pcf -ucf brainwars_secondary.ucf

Design file:              brainwars_secondary.ncd
Physical constraint file: brainwars_secondary.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst_n       |    9.958(R)|      SLOW  |   -2.713(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
rst_n_in    |   10.495(R)|      SLOW  |   -3.067(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LCD_cs<0>   |        10.301(R)|      SLOW  |         5.621(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_cs<1>   |         9.725(R)|      SLOW  |         5.328(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<0> |        11.993(R)|      SLOW  |         6.807(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<1> |        12.062(R)|      SLOW  |         6.837(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<2> |        11.708(R)|      SLOW  |         6.564(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<3> |        11.452(R)|      SLOW  |         6.394(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<4> |        12.239(R)|      SLOW  |         6.917(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<5> |        11.970(R)|      SLOW  |         6.720(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<6> |        12.037(R)|      SLOW  |         6.829(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<7> |        11.944(R)|      SLOW  |         6.767(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_di      |        11.319(R)|      SLOW  |         6.294(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_en      |        11.220(R)|      SLOW  |         6.220(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
audio_bck   |         6.601(R)|      SLOW  |         3.375(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
audio_data  |         9.081(R)|      SLOW  |         3.901(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
audio_ws    |         6.792(R)|      SLOW  |         3.487(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.489|         |         |         |
note_in<0>     |         |    7.291|         |         |
note_in<1>     |         |    7.291|         |         |
note_in<2>     |         |    7.291|         |         |
note_in<3>     |         |    7.291|         |         |
note_in<4>     |         |    7.291|         |         |
note_in<5>     |         |    7.291|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock note_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
note_in<0>     |         |         |   -0.322|   -0.322|
note_in<1>     |         |         |   -0.339|   -0.339|
note_in<2>     |         |         |   -0.325|   -0.325|
note_in<3>     |         |         |   -0.507|   -0.507|
note_in<4>     |         |         |   -0.491|   -0.491|
note_in<5>     |         |         |   -0.797|   -0.797|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock note_in<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
note_in<0>     |         |         |   -0.439|   -0.439|
note_in<1>     |         |         |   -0.456|   -0.456|
note_in<2>     |         |         |   -0.442|   -0.442|
note_in<3>     |         |         |   -0.624|   -0.624|
note_in<4>     |         |         |   -0.608|   -0.608|
note_in<5>     |         |         |   -0.914|   -0.914|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock note_in<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
note_in<0>     |         |         |   -0.269|   -0.269|
note_in<1>     |         |         |   -0.286|   -0.286|
note_in<2>     |         |         |   -0.272|   -0.272|
note_in<3>     |         |         |   -0.454|   -0.454|
note_in<4>     |         |         |   -0.438|   -0.438|
note_in<5>     |         |         |   -0.744|   -0.744|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock note_in<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
note_in<0>     |         |         |   -0.034|   -0.034|
note_in<1>     |         |         |   -0.051|   -0.051|
note_in<2>     |         |         |   -0.034|   -0.034|
note_in<3>     |         |         |   -0.219|   -0.219|
note_in<4>     |         |         |   -0.203|   -0.203|
note_in<5>     |         |         |   -0.509|   -0.509|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock note_in<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
note_in<0>     |         |         |    0.117|    0.117|
note_in<1>     |         |         |    0.092|    0.092|
note_in<2>     |         |         |    0.141|    0.141|
note_in<3>     |         |         |   -0.076|   -0.076|
note_in<4>     |         |         |   -0.060|   -0.060|
note_in<5>     |         |         |   -0.366|   -0.366|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock note_in<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
note_in<0>     |         |         |    0.589|    0.589|
note_in<1>     |         |         |    0.543|    0.543|
note_in<2>     |         |         |    0.613|    0.613|
note_in<3>     |         |         |    0.213|    0.213|
note_in<4>     |         |         |    0.250|    0.250|
note_in<5>     |         |         |   -0.077|   -0.077|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clk            |audio_sysclk   |    7.915|
rst_n          |LCD_rst        |   12.447|
rst_n          |rst_n_out      |    9.164|
rst_n_in       |LCD_rst        |   12.984|
---------------+---------------+---------+


Analysis completed Fri Jun 19 19:37:40 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 344 MB



