

================================================================
== Vitis HLS Report for 'aes_encrypt'
================================================================
* Date:           Sat Apr 17 15:33:50 2021

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        aes_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.140 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_16_1   |       16|       32|         2|          1|          1|  16 ~ 32|       yes|
        |- VITIS_LOOP_16_1   |       16|       32|         2|          1|          1|  16 ~ 32|       yes|
        |- VITIS_LOOP_25_1   |       16|       32|         4|          4|          1|    4 ~ 8|       yes|
        |- VITIS_LOOP_167_1  |      234|      923|   26 ~ 71|          -|          -|   9 ~ 13|        no|
        |- VITIS_LOOP_25_1   |       16|       32|         4|          4|          1|    4 ~ 8|       yes|
        |- VITIS_LOOP_36_1   |       16|       32|         2|          1|          1|  16 ~ 32|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 4, depth = 4
  * Pipeline-3: initiation interval (II) = 4, depth = 4
  * Pipeline-4: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 5
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
  Pipeline-1 : II = 1, D = 2, States = { 6 7 }
  Pipeline-2 : II = 4, D = 4, States = { 10 11 12 13 }
  Pipeline-3 : II = 4, D = 4, States = { 20 21 22 23 }
  Pipeline-4 : II = 1, D = 2, States = { 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 6 
6 --> 8 7 
7 --> 6 
8 --> 9 
9 --> 10 
10 --> 14 11 
11 --> 12 
12 --> 13 
13 --> 10 
14 --> 15 
15 --> 16 19 
16 --> 17 
17 --> 18 
18 --> 15 
19 --> 20 
20 --> 24 21 
21 --> 22 
22 --> 23 
23 --> 20 
24 --> 25 
25 --> 27 26 
26 --> 25 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.45>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%type_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %type_r"   --->   Operation 28 'read' 'type_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%word = alloca i64 1" [aes_hls/src/encrypt/aes_enc.cpp:74]   --->   Operation 29 'alloca' 'word' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%statemt = alloca i64 1" [aes_hls/src/encrypt/aes_enc.cpp:78]   --->   Operation 30 'alloca' 'statemt' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%key = alloca i64 1" [aes_hls/src/encrypt/aes_enc.cpp:79]   --->   Operation 31 'alloca' 'key' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 32 [1/1] (2.47ns)   --->   "%icmp_ln82 = icmp_eq  i32 %type_read, i32 256256" [aes_hls/src/encrypt/aes_enc.cpp:82]   --->   Operation 32 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.47ns)   --->   "%icmp_ln82_1 = icmp_eq  i32 %type_read, i32 128256" [aes_hls/src/encrypt/aes_enc.cpp:82]   --->   Operation 33 'icmp' 'icmp_ln82_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.47ns)   --->   "%icmp_ln82_4 = icmp_eq  i32 %type_read, i32 192256" [aes_hls/src/encrypt/aes_enc.cpp:82]   --->   Operation 34 'icmp' 'icmp_ln82_4' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_3)   --->   "%or_ln82_2 = or i1 %icmp_ln82_1, i1 %icmp_ln82_4" [aes_hls/src/encrypt/aes_enc.cpp:82]   --->   Operation 35 'or' 'or_ln82_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln82_3 = or i1 %or_ln82_2, i1 %icmp_ln82" [aes_hls/src/encrypt/aes_enc.cpp:82]   --->   Operation 36 'or' 'or_ln82_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.41>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3"   --->   Operation 37 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %statemt256"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %statemt256, void @empty_6, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %key256"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %key256, void @empty_6, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %type_r"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %type_r, void @empty_6, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%key256_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %key256"   --->   Operation 44 'read' 'key256_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%data256_V = read i256 @_ssdm_op_Read.ap_auto.i256P0A, i256 %statemt256" [aes_hls/src/encrypt/aes_enc.cpp:122]   --->   Operation 45 'read' 'data256_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_7)   --->   "%select_ln82 = select i1 %icmp_ln82_1, i9 128, i9 256" [aes_hls/src/encrypt/aes_enc.cpp:82]   --->   Operation 46 'select' 'select_ln82' <Predicate = (or_ln82_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_7)   --->   "%or_ln82 = or i1 %icmp_ln82_1, i1 %icmp_ln82" [aes_hls/src/encrypt/aes_enc.cpp:82]   --->   Operation 47 'or' 'or_ln82' <Predicate = (or_ln82_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_7)   --->   "%select_ln82_1 = select i1 %or_ln82, i9 %select_ln82, i9 192" [aes_hls/src/encrypt/aes_enc.cpp:82]   --->   Operation 48 'select' 'select_ln82_1' <Predicate = (or_ln82_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (2.47ns)   --->   "%icmp_ln82_2 = icmp_eq  i32 %type_read, i32 256128" [aes_hls/src/encrypt/aes_enc.cpp:82]   --->   Operation 49 'icmp' 'icmp_ln82_2' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (2.47ns)   --->   "%icmp_ln82_3 = icmp_eq  i32 %type_read, i32 192128" [aes_hls/src/encrypt/aes_enc.cpp:82]   --->   Operation 50 'icmp' 'icmp_ln82_3' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_7)   --->   "%select_ln82_2 = select i1 %icmp_ln82_3, i9 192, i9 256" [aes_hls/src/encrypt/aes_enc.cpp:82]   --->   Operation 51 'select' 'select_ln82_2' <Predicate = (!or_ln82_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.97ns)   --->   "%or_ln82_1 = or i1 %icmp_ln82_3, i1 %icmp_ln82_2" [aes_hls/src/encrypt/aes_enc.cpp:82]   --->   Operation 52 'or' 'or_ln82_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_7)   --->   "%select_ln82_3 = select i1 %or_ln82_1, i9 %select_ln82_2, i9 128" [aes_hls/src/encrypt/aes_enc.cpp:82]   --->   Operation 53 'select' 'select_ln82_3' <Predicate = (!or_ln82_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (2.47ns)   --->   "%icmp_ln82_5 = icmp_eq  i32 %type_read, i32 256192" [aes_hls/src/encrypt/aes_enc.cpp:82]   --->   Operation 54 'icmp' 'icmp_ln82_5' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_6)   --->   "%select_ln82_4 = select i1 %icmp_ln82_5, i9 192, i9 256" [aes_hls/src/encrypt/aes_enc.cpp:82]   --->   Operation 55 'select' 'select_ln82_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.97ns)   --->   "%or_ln82_4 = or i1 %icmp_ln82_5, i1 %or_ln82_3" [aes_hls/src/encrypt/aes_enc.cpp:82]   --->   Operation 56 'or' 'or_ln82_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_6)   --->   "%select_ln82_5 = select i1 %or_ln82_4, i9 %select_ln82_4, i9 128" [aes_hls/src/encrypt/aes_enc.cpp:82]   --->   Operation 57 'select' 'select_ln82_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (2.47ns)   --->   "%icmp_ln82_6 = icmp_eq  i32 %type_read, i32 192192" [aes_hls/src/encrypt/aes_enc.cpp:82]   --->   Operation 58 'icmp' 'icmp_ln82_6' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (2.47ns)   --->   "%icmp_ln82_7 = icmp_eq  i32 %type_read, i32 128192" [aes_hls/src/encrypt/aes_enc.cpp:82]   --->   Operation 59 'icmp' 'icmp_ln82_7' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.97ns)   --->   "%or_ln82_5 = or i1 %icmp_ln82_7, i1 %icmp_ln82_6" [aes_hls/src/encrypt/aes_enc.cpp:82]   --->   Operation 60 'or' 'or_ln82_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln82_6 = select i1 %or_ln82_5, i9 192, i9 %select_ln82_5" [aes_hls/src/encrypt/aes_enc.cpp:82]   --->   Operation 61 'select' 'select_ln82_6' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln82_7 = select i1 %or_ln82_3, i9 %select_ln82_1, i9 %select_ln82_3" [aes_hls/src/encrypt/aes_enc.cpp:82]   --->   Operation 62 'select' 'select_ln82_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_10)   --->   "%select_ln82_8 = select i1 %icmp_ln82_5, i9 256, i9 %select_ln82_7" [aes_hls/src/encrypt/aes_enc.cpp:82]   --->   Operation 63 'select' 'select_ln82_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_10)   --->   "%select_ln82_9 = select i1 %icmp_ln82_7, i9 128, i9 192" [aes_hls/src/encrypt/aes_enc.cpp:82]   --->   Operation 64 'select' 'select_ln82_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln82_10 = select i1 %or_ln82_5, i9 %select_ln82_9, i9 %select_ln82_8" [aes_hls/src/encrypt/aes_enc.cpp:82]   --->   Operation 65 'select' 'select_ln82_10' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node round)   --->   "%select_ln82_11 = select i1 %icmp_ln82_5, i6 24, i6 32" [aes_hls/src/encrypt/aes_enc.cpp:82]   --->   Operation 66 'select' 'select_ln82_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node round)   --->   "%select_ln82_12 = select i1 %or_ln82_4, i6 %select_ln82_11, i6 16" [aes_hls/src/encrypt/aes_enc.cpp:82]   --->   Operation 67 'select' 'select_ln82_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (1.18ns) (out node of the LUT)   --->   "%round = select i1 %or_ln82_5, i6 24, i6 %select_ln82_12" [aes_hls/src/encrypt/aes_enc.cpp:82]   --->   Operation 68 'select' 'round' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%empty = trunc i6 %round" [aes_hls/src/encrypt/aes_enc.cpp:82]   --->   Operation 69 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.78ns)   --->   "%sub_i = add i5 %empty, i5 31" [aes_hls/src/encrypt/aes_enc.cpp:82]   --->   Operation 70 'add' 'sub_i' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.58ns)   --->   "%br_ln16 = br void" [aes_hls/src/common/aes_TypeConvert.cpp:16]   --->   Operation 71 'br' 'br_ln16' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.49>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%i = phi i6 %i_1, void %.split27, i6 0, void %_ifconv"   --->   Operation 72 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.82ns)   --->   "%i_1 = add i6 %i, i6 1" [aes_hls/src/common/aes_TypeConvert.cpp:16]   --->   Operation 73 'add' 'i_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 74 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.42ns)   --->   "%icmp_ln16 = icmp_eq  i6 %i, i6 %round" [aes_hls/src/common/aes_TypeConvert.cpp:16]   --->   Operation 75 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%empty_21 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 32, i64 0"   --->   Operation 76 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %.split27, void %_Z8U256toU87ap_uintILi256EEPhi.exit" [aes_hls/src/common/aes_TypeConvert.cpp:16]   --->   Operation 77 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%empty_22 = trunc i6 %i" [aes_hls/src/common/aes_TypeConvert.cpp:16]   --->   Operation 78 'trunc' 'empty_22' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty_22, i3 0" [aes_hls/src/common/aes_TypeConvert.cpp:17]   --->   Operation 79 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%or_ln17 = or i8 %shl_ln, i8 7" [aes_hls/src/common/aes_TypeConvert.cpp:17]   --->   Operation 80 'or' 'or_ln17' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.55ns)   --->   "%icmp_ln708 = icmp_ugt  i8 %shl_ln, i8 %or_ln17"   --->   Operation 81 'icmp' 'icmp_ln708' <Predicate = (!icmp_ln16)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln708 = zext i8 %shl_ln"   --->   Operation 82 'zext' 'zext_ln708' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln708_1 = zext i8 %or_ln17"   --->   Operation 83 'zext' 'zext_ln708_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln708)   --->   "%tmp = partselect i256 @llvm.part.select.i256, i256 %data256_V, i32 255, i32 0"   --->   Operation 84 'partselect' 'tmp' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.91ns)   --->   "%sub_ln708 = sub i9 %zext_ln708, i9 %zext_ln708_1"   --->   Operation 85 'sub' 'sub_ln708' <Predicate = (!icmp_ln16)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln708)   --->   "%xor_ln708 = xor i9 %zext_ln708, i9 255"   --->   Operation 86 'xor' 'xor_ln708' <Predicate = (!icmp_ln16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (1.91ns)   --->   "%sub_ln708_1 = sub i9 %zext_ln708_1, i9 %zext_ln708"   --->   Operation 87 'sub' 'sub_ln708_1' <Predicate = (!icmp_ln16)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node sub_ln708_2)   --->   "%select_ln708 = select i1 %icmp_ln708, i9 %sub_ln708, i9 %sub_ln708_1"   --->   Operation 88 'select' 'select_ln708' <Predicate = (!icmp_ln16)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln708)   --->   "%select_ln708_1 = select i1 %icmp_ln708, i256 %tmp, i256 %data256_V"   --->   Operation 89 'select' 'select_ln708_1' <Predicate = (!icmp_ln16)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln708)   --->   "%select_ln708_2 = select i1 %icmp_ln708, i9 %xor_ln708, i9 %zext_ln708"   --->   Operation 90 'select' 'select_ln708_2' <Predicate = (!icmp_ln16)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln708_2 = sub i9 255, i9 %select_ln708"   --->   Operation 91 'sub' 'sub_ln708_2' <Predicate = (!icmp_ln16)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln708)   --->   "%zext_ln708_2 = zext i9 %select_ln708_2"   --->   Operation 92 'zext' 'zext_ln708_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (4.94ns) (out node of the LUT)   --->   "%lshr_ln708 = lshr i256 %select_ln708_1, i256 %zext_ln708_2"   --->   Operation 93 'lshr' 'lshr_ln708' <Predicate = (!icmp_ln16)> <Delay = 4.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (1.78ns)   --->   "%sub_ln17 = sub i5 %sub_i, i5 %empty_22" [aes_hls/src/common/aes_TypeConvert.cpp:17]   --->   Operation 94 'sub' 'sub_ln17' <Predicate = (!icmp_ln16)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.57>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [aes_hls/src/common/aes_TypeConvert.cpp:16]   --->   Operation 95 'specloopname' 'specloopname_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%zext_ln708_3 = zext i9 %sub_ln708_2"   --->   Operation 96 'zext' 'zext_ln708_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%lshr_ln708_1 = lshr i256 115792089237316195423570985008687907853269984665640564039457584007913129639935, i256 %zext_ln708_3"   --->   Operation 97 'lshr' 'lshr_ln708_1' <Predicate = (!icmp_ln16)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (3.25ns) (out node of the LUT)   --->   "%p_Result_s = and i256 %lshr_ln708, i256 %lshr_ln708_1"   --->   Operation 98 'and' 'p_Result_s' <Predicate = (!icmp_ln16)> <Delay = 3.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i256 %p_Result_s" [aes_hls/src/common/aes_TypeConvert.cpp:17]   --->   Operation 99 'trunc' 'trunc_ln17' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i5 %sub_ln17" [aes_hls/src/common/aes_TypeConvert.cpp:17]   --->   Operation 100 'zext' 'zext_ln17' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%statemt_addr = getelementptr i8 %statemt, i64 0, i64 %zext_ln17" [aes_hls/src/common/aes_TypeConvert.cpp:17]   --->   Operation 101 'getelementptr' 'statemt_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (2.32ns)   --->   "%store_ln17 = store i8 %trunc_ln17, i5 %statemt_addr" [aes_hls/src/common/aes_TypeConvert.cpp:17]   --->   Operation 102 'store' 'store_ln17' <Predicate = (!icmp_ln16)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 103 'br' 'br_ln0' <Predicate = (!icmp_ln16)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 4.62>
ST_5 : Operation 104 [1/1] (1.66ns)   --->   "%icmp_ln5 = icmp_eq  i9 %select_ln82_10, i9 192" [aes_hls/src/common/aes_TypeConvert.cpp:5]   --->   Operation 104 'icmp' 'icmp_ln5' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (1.66ns)   --->   "%icmp_ln5_1 = icmp_eq  i9 %select_ln82_10, i9 128" [aes_hls/src/common/aes_TypeConvert.cpp:5]   --->   Operation 105 'icmp' 'icmp_ln5_1' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node round_1)   --->   "%select_ln5 = select i1 %icmp_ln5_1, i6 16, i6 24" [aes_hls/src/common/aes_TypeConvert.cpp:5]   --->   Operation 106 'select' 'select_ln5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node round_1)   --->   "%or_ln5 = or i1 %icmp_ln5_1, i1 %icmp_ln5" [aes_hls/src/common/aes_TypeConvert.cpp:5]   --->   Operation 107 'or' 'or_ln5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (1.18ns) (out node of the LUT)   --->   "%round_1 = select i1 %or_ln5, i6 %select_ln5, i6 32" [aes_hls/src/common/aes_TypeConvert.cpp:5]   --->   Operation 108 'select' 'round_1' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%empty_23 = trunc i6 %round_1" [aes_hls/src/common/aes_TypeConvert.cpp:5]   --->   Operation 109 'trunc' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (1.78ns)   --->   "%sub_i16 = add i5 %empty_23, i5 31" [aes_hls/src/common/aes_TypeConvert.cpp:5]   --->   Operation 110 'add' 'sub_i16' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (1.58ns)   --->   "%br_ln16 = br void" [aes_hls/src/common/aes_TypeConvert.cpp:16]   --->   Operation 111 'br' 'br_ln16' <Predicate = true> <Delay = 1.58>

State 6 <SV = 4> <Delay = 6.49>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%i_2 = phi i6 %i_3, void %.split23, i6 0, void %_Z8U256toU87ap_uintILi256EEPhi.exit"   --->   Operation 112 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (1.82ns)   --->   "%i_3 = add i6 %i_2, i6 1" [aes_hls/src/common/aes_TypeConvert.cpp:16]   --->   Operation 113 'add' 'i_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 114 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (1.42ns)   --->   "%icmp_ln16_1 = icmp_eq  i6 %i_2, i6 %round_1" [aes_hls/src/common/aes_TypeConvert.cpp:16]   --->   Operation 115 'icmp' 'icmp_ln16_1' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 32, i64 0"   --->   Operation 116 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16_1, void %.split23, void %_Z8U256toU87ap_uintILi256EEPhi.exit28_ifconv" [aes_hls/src/common/aes_TypeConvert.cpp:16]   --->   Operation 117 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%empty_25 = trunc i6 %i_2" [aes_hls/src/common/aes_TypeConvert.cpp:16]   --->   Operation 118 'trunc' 'empty_25' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%shl_ln17_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty_25, i3 0" [aes_hls/src/common/aes_TypeConvert.cpp:17]   --->   Operation 119 'bitconcatenate' 'shl_ln17_1' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%or_ln17_1 = or i8 %shl_ln17_1, i8 7" [aes_hls/src/common/aes_TypeConvert.cpp:17]   --->   Operation 120 'or' 'or_ln17_1' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (1.55ns)   --->   "%icmp_ln708_1 = icmp_ugt  i8 %shl_ln17_1, i8 %or_ln17_1"   --->   Operation 121 'icmp' 'icmp_ln708_1' <Predicate = (!icmp_ln16_1)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln708_4 = zext i8 %shl_ln17_1"   --->   Operation 122 'zext' 'zext_ln708_4' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln708_5 = zext i8 %or_ln17_1"   --->   Operation 123 'zext' 'zext_ln708_5' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln708_2)   --->   "%tmp_1 = partselect i256 @llvm.part.select.i256, i256 %key256_read, i32 255, i32 0"   --->   Operation 124 'partselect' 'tmp_1' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (1.91ns)   --->   "%sub_ln708_3 = sub i9 %zext_ln708_4, i9 %zext_ln708_5"   --->   Operation 125 'sub' 'sub_ln708_3' <Predicate = (!icmp_ln16_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln708_2)   --->   "%xor_ln708_1 = xor i9 %zext_ln708_4, i9 255"   --->   Operation 126 'xor' 'xor_ln708_1' <Predicate = (!icmp_ln16_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (1.91ns)   --->   "%sub_ln708_4 = sub i9 %zext_ln708_5, i9 %zext_ln708_4"   --->   Operation 127 'sub' 'sub_ln708_4' <Predicate = (!icmp_ln16_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node sub_ln708_5)   --->   "%select_ln708_3 = select i1 %icmp_ln708_1, i9 %sub_ln708_3, i9 %sub_ln708_4"   --->   Operation 128 'select' 'select_ln708_3' <Predicate = (!icmp_ln16_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln708_2)   --->   "%select_ln708_4 = select i1 %icmp_ln708_1, i256 %tmp_1, i256 %key256_read"   --->   Operation 129 'select' 'select_ln708_4' <Predicate = (!icmp_ln16_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln708_2)   --->   "%select_ln708_5 = select i1 %icmp_ln708_1, i9 %xor_ln708_1, i9 %zext_ln708_4"   --->   Operation 130 'select' 'select_ln708_5' <Predicate = (!icmp_ln16_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln708_5 = sub i9 255, i9 %select_ln708_3"   --->   Operation 131 'sub' 'sub_ln708_5' <Predicate = (!icmp_ln16_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln708_2)   --->   "%zext_ln708_6 = zext i9 %select_ln708_5"   --->   Operation 132 'zext' 'zext_ln708_6' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (4.94ns) (out node of the LUT)   --->   "%lshr_ln708_2 = lshr i256 %select_ln708_4, i256 %zext_ln708_6"   --->   Operation 133 'lshr' 'lshr_ln708_2' <Predicate = (!icmp_ln16_1)> <Delay = 4.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (1.78ns)   --->   "%sub_ln17_1 = sub i5 %sub_i16, i5 %empty_25" [aes_hls/src/common/aes_TypeConvert.cpp:17]   --->   Operation 134 'sub' 'sub_ln17_1' <Predicate = (!icmp_ln16_1)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 5> <Delay = 5.57>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [aes_hls/src/common/aes_TypeConvert.cpp:16]   --->   Operation 135 'specloopname' 'specloopname_ln16' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node p_Result_1)   --->   "%zext_ln708_7 = zext i9 %sub_ln708_5"   --->   Operation 136 'zext' 'zext_ln708_7' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node p_Result_1)   --->   "%lshr_ln708_3 = lshr i256 115792089237316195423570985008687907853269984665640564039457584007913129639935, i256 %zext_ln708_7"   --->   Operation 137 'lshr' 'lshr_ln708_3' <Predicate = (!icmp_ln16_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (3.25ns) (out node of the LUT)   --->   "%p_Result_1 = and i256 %lshr_ln708_2, i256 %lshr_ln708_3"   --->   Operation 138 'and' 'p_Result_1' <Predicate = (!icmp_ln16_1)> <Delay = 3.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln17_1 = trunc i256 %p_Result_1" [aes_hls/src/common/aes_TypeConvert.cpp:17]   --->   Operation 139 'trunc' 'trunc_ln17_1' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i5 %sub_ln17_1" [aes_hls/src/common/aes_TypeConvert.cpp:17]   --->   Operation 140 'zext' 'zext_ln17_1' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%key_addr = getelementptr i8 %key, i64 0, i64 %zext_ln17_1" [aes_hls/src/common/aes_TypeConvert.cpp:17]   --->   Operation 141 'getelementptr' 'key_addr' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (2.32ns)   --->   "%store_ln17 = store i8 %trunc_ln17_1, i5 %key_addr" [aes_hls/src/common/aes_TypeConvert.cpp:17]   --->   Operation 142 'store' 'store_ln17' <Predicate = (!icmp_ln16_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 143 'br' 'br_ln0' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 1.70>
ST_8 : Operation 144 [2/2] (1.70ns)   --->   "%call_ln135 = call void @KeySchedule, i32 %type_read, i8 %key, i8 %word, i8 %Sbox, i8 %Rcon0" [aes_hls/src/encrypt/aes_enc.cpp:135]   --->   Operation 144 'call' 'call_ln135' <Predicate = true> <Delay = 1.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 2.98>
ST_9 : Operation 145 [1/2] (0.00ns)   --->   "%call_ln135 = call void @KeySchedule, i32 %type_read, i8 %key, i8 %word, i8 %Sbox, i8 %Rcon0" [aes_hls/src/encrypt/aes_enc.cpp:135]   --->   Operation 145 'call' 'call_ln135' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 146 [1/1] (1.02ns)   --->   "%select_ln136 = select i1 %or_ln82_3, i4 8, i4 4" [aes_hls/src/encrypt/aes_enc.cpp:136]   --->   Operation 146 'select' 'select_ln136' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln136_6)   --->   "%nb = select i1 %or_ln82_5, i4 6, i4 %select_ln136" [aes_hls/src/encrypt/aes_enc.cpp:136]   --->   Operation 147 'select' 'nb' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 148 [1/1] (0.98ns)   --->   "%select_ln136_2 = select i1 %or_ln82_5, i3 2, i3 4" [aes_hls/src/encrypt/aes_enc.cpp:136]   --->   Operation 148 'select' 'select_ln136_2' <Predicate = (!or_ln82_1)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln8)   --->   "%or_ln136 = or i1 %or_ln82_5, i1 %or_ln82_3" [aes_hls/src/encrypt/aes_enc.cpp:136]   --->   Operation 149 'or' 'or_ln136' <Predicate = (!or_ln82_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln8)   --->   "%round_val = select i1 %or_ln136, i3 %select_ln136_2, i3 0" [aes_hls/src/encrypt/aes_enc.cpp:136]   --->   Operation 150 'select' 'round_val' <Predicate = (!or_ln82_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 151 [1/1] (0.97ns)   --->   "%or_ln8 = or i1 %or_ln82_5, i1 %icmp_ln82_5" [aes_hls/src/common/aes_AddRoundKey.cpp:8]   --->   Operation 151 'or' 'or_ln8' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 152 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln8 = select i1 %or_ln8, i3 %select_ln136_2, i3 %round_val" [aes_hls/src/common/aes_AddRoundKey.cpp:8]   --->   Operation 152 'select' 'select_ln8' <Predicate = (!or_ln82_1)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln136_5)   --->   "%select_ln136_4 = select i1 %icmp_ln82_3, i3 2, i3 4" [aes_hls/src/encrypt/aes_enc.cpp:136]   --->   Operation 153 'select' 'select_ln136_4' <Predicate = (or_ln82_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 154 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln136_5 = select i1 %or_ln82_1, i3 %select_ln136_4, i3 %select_ln8" [aes_hls/src/encrypt/aes_enc.cpp:136]   --->   Operation 154 'select' 'select_ln136_5' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i3 %select_ln136_5" [aes_hls/src/common/aes_AddRoundKey.cpp:8]   --->   Operation 155 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (1.02ns)   --->   "%select_ln136_7 = select i1 %or_ln82_1, i4 4, i4 6" [aes_hls/src/encrypt/aes_enc.cpp:136]   --->   Operation 156 'select' 'select_ln136_7' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 157 [1/1] (0.97ns)   --->   "%or_ln136_1 = or i1 %or_ln82_1, i1 %or_ln8" [aes_hls/src/encrypt/aes_enc.cpp:136]   --->   Operation 157 'or' 'or_ln136_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 158 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln136_6 = select i1 %or_ln136_1, i4 %select_ln136_7, i4 %nb" [aes_hls/src/encrypt/aes_enc.cpp:136]   --->   Operation 158 'select' 'select_ln136_6' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 159 [1/1] (1.02ns)   --->   "%nb_1 = select i1 %or_ln136_1, i4 %select_ln136_7, i4 %select_ln136" [aes_hls/src/encrypt/aes_enc.cpp:136]   --->   Operation 159 'select' 'nb_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 160 [1/1] (1.58ns)   --->   "%br_ln25 = br void" [aes_hls/src/common/aes_AddRoundKey.cpp:25]   --->   Operation 160 'br' 'br_ln25' <Predicate = true> <Delay = 1.58>

State 10 <SV = 7> <Delay = 4.22>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%j = phi i4 0, void %_Z8U256toU87ap_uintILi256EEPhi.exit28_ifconv, i4 %j_1, void %.split16"   --->   Operation 161 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (1.73ns)   --->   "%j_1 = add i4 %j, i4 1" [aes_hls/src/common/aes_AddRoundKey.cpp:25]   --->   Operation 162 'add' 'j_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 163 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (1.30ns)   --->   "%icmp_ln25 = icmp_eq  i4 %j, i4 %nb_1" [aes_hls/src/common/aes_AddRoundKey.cpp:25]   --->   Operation 164 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%empty_26 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 8, i64 0"   --->   Operation 165 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %.split16, void %_Z11AddRoundKeyPhihPA120_h.exit" [aes_hls/src/common/aes_AddRoundKey.cpp:25]   --->   Operation 166 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i4 %j" [aes_hls/src/common/aes_AddRoundKey.cpp:26]   --->   Operation 167 'zext' 'zext_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%word_addr = getelementptr i8 %word, i64 0, i64 %zext_ln26" [aes_hls/src/common/aes_AddRoundKey.cpp:26]   --->   Operation 168 'getelementptr' 'word_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (0.97ns)   --->   "%xor_ln27_2 = xor i4 %j, i4 8" [aes_hls/src/common/aes_AddRoundKey.cpp:27]   --->   Operation 169 'xor' 'xor_ln27_2' <Predicate = (!icmp_ln25)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i4 %xor_ln27_2" [aes_hls/src/common/aes_AddRoundKey.cpp:27]   --->   Operation 170 'sext' 'sext_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i7 %sext_ln27" [aes_hls/src/common/aes_AddRoundKey.cpp:27]   --->   Operation 171 'zext' 'zext_ln27_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%word_addr_1 = getelementptr i8 %word, i64 0, i64 %zext_ln27_2" [aes_hls/src/common/aes_AddRoundKey.cpp:27]   --->   Operation 172 'getelementptr' 'word_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 173 [2/2] (3.25ns)   --->   "%word_load = load i9 %word_addr" [aes_hls/src/common/aes_AddRoundKey.cpp:26]   --->   Operation 173 'load' 'word_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i4 %j" [aes_hls/src/common/aes_AddRoundKey.cpp:26]   --->   Operation 174 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln26, i2 0" [aes_hls/src/common/aes_AddRoundKey.cpp:26]   --->   Operation 175 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i5 %shl_ln2" [aes_hls/src/common/aes_AddRoundKey.cpp:26]   --->   Operation 176 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%statemt_addr_1 = getelementptr i8 %statemt, i64 0, i64 %zext_ln26_1" [aes_hls/src/common/aes_AddRoundKey.cpp:26]   --->   Operation 177 'getelementptr' 'statemt_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 178 [2/2] (2.32ns)   --->   "%statemt_load = load i5 %statemt_addr_1" [aes_hls/src/common/aes_AddRoundKey.cpp:26]   --->   Operation 178 'load' 'statemt_load' <Predicate = (!icmp_ln25)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_10 : Operation 179 [2/2] (3.25ns)   --->   "%word_load_1 = load i9 %word_addr_1" [aes_hls/src/common/aes_AddRoundKey.cpp:27]   --->   Operation 179 'load' 'word_load_1' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%or_ln27 = or i5 %shl_ln2, i5 1" [aes_hls/src/common/aes_AddRoundKey.cpp:27]   --->   Operation 180 'or' 'or_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i5 %or_ln27" [aes_hls/src/common/aes_AddRoundKey.cpp:27]   --->   Operation 181 'zext' 'zext_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%statemt_addr_2 = getelementptr i8 %statemt, i64 0, i64 %zext_ln27" [aes_hls/src/common/aes_AddRoundKey.cpp:27]   --->   Operation 182 'getelementptr' 'statemt_addr_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 183 [2/2] (2.32ns)   --->   "%statemt_load_1 = load i5 %statemt_addr_2" [aes_hls/src/common/aes_AddRoundKey.cpp:27]   --->   Operation 183 'load' 'statemt_load_1' <Predicate = (!icmp_ln25)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 11 <SV = 8> <Delay = 5.07>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i4 %j" [aes_hls/src/common/aes_AddRoundKey.cpp:26]   --->   Operation 184 'zext' 'zext_ln26_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 15, i4 %j" [aes_hls/src/common/aes_AddRoundKey.cpp:28]   --->   Operation 185 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "%word_addr_2 = getelementptr i8 %word, i64 0, i64 %tmp_4" [aes_hls/src/common/aes_AddRoundKey.cpp:28]   --->   Operation 186 'getelementptr' 'word_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 187 [1/1] (1.82ns)   --->   "%add_ln29 = add i9 %zext_ln26_4, i9 360" [aes_hls/src/common/aes_AddRoundKey.cpp:29]   --->   Operation 187 'add' 'add_ln29' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln29_2 = zext i9 %add_ln29" [aes_hls/src/common/aes_AddRoundKey.cpp:29]   --->   Operation 188 'zext' 'zext_ln29_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%word_addr_3 = getelementptr i8 %word, i64 0, i64 %zext_ln29_2" [aes_hls/src/common/aes_AddRoundKey.cpp:29]   --->   Operation 189 'getelementptr' 'word_addr_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 190 [1/2] (3.25ns)   --->   "%word_load = load i9 %word_addr" [aes_hls/src/common/aes_AddRoundKey.cpp:26]   --->   Operation 190 'load' 'word_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_11 : Operation 191 [1/2] (2.32ns)   --->   "%statemt_load = load i5 %statemt_addr_1" [aes_hls/src/common/aes_AddRoundKey.cpp:26]   --->   Operation 191 'load' 'statemt_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_11 : Operation 192 [1/1] (0.99ns)   --->   "%xor_ln26 = xor i8 %statemt_load, i8 %word_load" [aes_hls/src/common/aes_AddRoundKey.cpp:26]   --->   Operation 192 'xor' 'xor_ln26' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 193 [1/2] (3.25ns)   --->   "%word_load_1 = load i9 %word_addr_1" [aes_hls/src/common/aes_AddRoundKey.cpp:27]   --->   Operation 193 'load' 'word_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_11 : Operation 194 [1/2] (2.32ns)   --->   "%statemt_load_1 = load i5 %statemt_addr_2" [aes_hls/src/common/aes_AddRoundKey.cpp:27]   --->   Operation 194 'load' 'statemt_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_11 : Operation 195 [1/1] (0.99ns)   --->   "%xor_ln27 = xor i8 %statemt_load_1, i8 %word_load_1" [aes_hls/src/common/aes_AddRoundKey.cpp:27]   --->   Operation 195 'xor' 'xor_ln27' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 196 [2/2] (3.25ns)   --->   "%word_load_2 = load i9 %word_addr_2" [aes_hls/src/common/aes_AddRoundKey.cpp:28]   --->   Operation 196 'load' 'word_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%or_ln28 = or i5 %shl_ln2, i5 2" [aes_hls/src/common/aes_AddRoundKey.cpp:28]   --->   Operation 197 'or' 'or_ln28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i5 %or_ln28" [aes_hls/src/common/aes_AddRoundKey.cpp:28]   --->   Operation 198 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%statemt_addr_3 = getelementptr i8 %statemt, i64 0, i64 %zext_ln28" [aes_hls/src/common/aes_AddRoundKey.cpp:28]   --->   Operation 199 'getelementptr' 'statemt_addr_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 200 [2/2] (2.32ns)   --->   "%statemt_load_2 = load i5 %statemt_addr_3" [aes_hls/src/common/aes_AddRoundKey.cpp:28]   --->   Operation 200 'load' 'statemt_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_11 : Operation 201 [2/2] (3.25ns)   --->   "%word_load_3 = load i9 %word_addr_3" [aes_hls/src/common/aes_AddRoundKey.cpp:29]   --->   Operation 201 'load' 'word_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_11 : Operation 202 [1/1] (0.00ns)   --->   "%or_ln29 = or i5 %shl_ln2, i5 3" [aes_hls/src/common/aes_AddRoundKey.cpp:29]   --->   Operation 202 'or' 'or_ln29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i5 %or_ln29" [aes_hls/src/common/aes_AddRoundKey.cpp:29]   --->   Operation 203 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 204 [1/1] (0.00ns)   --->   "%statemt_addr_4 = getelementptr i8 %statemt, i64 0, i64 %zext_ln29" [aes_hls/src/common/aes_AddRoundKey.cpp:29]   --->   Operation 204 'getelementptr' 'statemt_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 205 [2/2] (2.32ns)   --->   "%statemt_load_3 = load i5 %statemt_addr_4" [aes_hls/src/common/aes_AddRoundKey.cpp:29]   --->   Operation 205 'load' 'statemt_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 12 <SV = 9> <Delay = 4.24>
ST_12 : Operation 206 [1/1] (2.32ns)   --->   "%store_ln26 = store i8 %xor_ln26, i5 %statemt_addr_1" [aes_hls/src/common/aes_AddRoundKey.cpp:26]   --->   Operation 206 'store' 'store_ln26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_12 : Operation 207 [1/1] (2.32ns)   --->   "%store_ln27 = store i8 %xor_ln27, i5 %statemt_addr_2" [aes_hls/src/common/aes_AddRoundKey.cpp:27]   --->   Operation 207 'store' 'store_ln27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_12 : Operation 208 [1/2] (3.25ns)   --->   "%word_load_2 = load i9 %word_addr_2" [aes_hls/src/common/aes_AddRoundKey.cpp:28]   --->   Operation 208 'load' 'word_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_12 : Operation 209 [1/2] (2.32ns)   --->   "%statemt_load_2 = load i5 %statemt_addr_3" [aes_hls/src/common/aes_AddRoundKey.cpp:28]   --->   Operation 209 'load' 'statemt_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_12 : Operation 210 [1/1] (0.99ns)   --->   "%xor_ln28 = xor i8 %statemt_load_2, i8 %word_load_2" [aes_hls/src/common/aes_AddRoundKey.cpp:28]   --->   Operation 210 'xor' 'xor_ln28' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 211 [1/2] (3.25ns)   --->   "%word_load_3 = load i9 %word_addr_3" [aes_hls/src/common/aes_AddRoundKey.cpp:29]   --->   Operation 211 'load' 'word_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_12 : Operation 212 [1/2] (2.32ns)   --->   "%statemt_load_3 = load i5 %statemt_addr_4" [aes_hls/src/common/aes_AddRoundKey.cpp:29]   --->   Operation 212 'load' 'statemt_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_12 : Operation 213 [1/1] (0.99ns)   --->   "%xor_ln29 = xor i8 %statemt_load_3, i8 %word_load_3" [aes_hls/src/common/aes_AddRoundKey.cpp:29]   --->   Operation 213 'xor' 'xor_ln29' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 2.32>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [aes_hls/src/common/aes_AddRoundKey.cpp:6]   --->   Operation 214 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 215 [1/1] (2.32ns)   --->   "%store_ln28 = store i8 %xor_ln28, i5 %statemt_addr_3" [aes_hls/src/common/aes_AddRoundKey.cpp:28]   --->   Operation 215 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_13 : Operation 216 [1/1] (2.32ns)   --->   "%store_ln29 = store i8 %xor_ln29, i5 %statemt_addr_4" [aes_hls/src/common/aes_AddRoundKey.cpp:29]   --->   Operation 216 'store' 'store_ln29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 217 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 14 <SV = 8> <Delay = 1.73>
ST_14 : Operation 218 [1/1] (0.00ns)   --->   "%empty_27 = or i3 %select_ln136_5, i3 1" [aes_hls/src/encrypt/aes_enc.cpp:136]   --->   Operation 218 'or' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 219 [1/1] (0.00ns)   --->   "%add = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %empty_27" [aes_hls/src/encrypt/aes_enc.cpp:136]   --->   Operation 219 'bitconcatenate' 'add' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 220 [1/1] (1.73ns)   --->   "%add_ln167 = add i4 %zext_ln8, i4 10" [aes_hls/src/encrypt/aes_enc.cpp:167]   --->   Operation 220 'add' 'add_ln167' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i4 %add_ln167" [aes_hls/src/common/aes_AddRoundKey.cpp:25]   --->   Operation 221 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 222 [1/1] (1.58ns)   --->   "%br_ln167 = br void" [aes_hls/src/encrypt/aes_enc.cpp:167]   --->   Operation 222 'br' 'br_ln167' <Predicate = true> <Delay = 1.58>

State 15 <SV = 9> <Delay = 4.19>
ST_15 : Operation 223 [1/1] (0.00ns)   --->   "%i_4 = phi i4 1, void %_Z11AddRoundKeyPhihPA120_h.exit, i4 %i_5, void %.split13"   --->   Operation 223 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 224 [1/1] (1.30ns)   --->   "%icmp_ln167 = icmp_ugt  i4 %i_4, i4 %add" [aes_hls/src/encrypt/aes_enc.cpp:167]   --->   Operation 224 'icmp' 'icmp_ln167' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 225 [1/1] (0.00ns)   --->   "%empty_28 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 13, i64 0"   --->   Operation 225 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %icmp_ln167, void %.split13, void %._crit_edge.loopexit_ifconv" [aes_hls/src/encrypt/aes_enc.cpp:167]   --->   Operation 226 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 227 [1/1] (1.73ns)   --->   "%i_5 = add i4 %i_4, i4 1" [aes_hls/src/encrypt/aes_enc.cpp:167]   --->   Operation 227 'add' 'i_5' <Predicate = (!icmp_ln167)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 228 [2/2] (2.89ns)   --->   "%call_ln169 = call void @ByteSub_ShiftRow, i8 %statemt, i4 %select_ln136_6, i8 %Sbox" [aes_hls/src/encrypt/aes_enc.cpp:169]   --->   Operation 228 'call' 'call_ln169' <Predicate = (!icmp_ln167)> <Delay = 2.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 229 [2/2] (2.89ns)   --->   "%call_ln174 = call void @ByteSub_ShiftRow, i8 %statemt, i4 %select_ln136_6, i8 %Sbox" [aes_hls/src/encrypt/aes_enc.cpp:174]   --->   Operation 229 'call' 'call_ln174' <Predicate = (icmp_ln167)> <Delay = 2.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 10> <Delay = 0.00>
ST_16 : Operation 230 [1/2] (0.00ns)   --->   "%call_ln169 = call void @ByteSub_ShiftRow, i8 %statemt, i4 %select_ln136_6, i8 %Sbox" [aes_hls/src/encrypt/aes_enc.cpp:169]   --->   Operation 230 'call' 'call_ln169' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 11> <Delay = 2.34>
ST_17 : Operation 231 [2/2] (2.34ns)   --->   "%call_ln171 = call void @MixColumn_AddRoundKey, i8 %statemt, i4 %select_ln136_6, i4 %i_4, i8 %word" [aes_hls/src/encrypt/aes_enc.cpp:171]   --->   Operation 231 'call' 'call_ln171' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 12> <Delay = 0.00>
ST_18 : Operation 232 [1/1] (0.00ns)   --->   "%specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [aes_hls/src/encrypt/aes_enc.cpp:73]   --->   Operation 232 'specloopname' 'specloopname_ln73' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 233 [1/2] (0.00ns)   --->   "%call_ln171 = call void @MixColumn_AddRoundKey, i8 %statemt, i4 %select_ln136_6, i4 %i_4, i8 %word" [aes_hls/src/encrypt/aes_enc.cpp:171]   --->   Operation 233 'call' 'call_ln171' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 234 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 19 <SV = 10> <Delay = 3.36>
ST_19 : Operation 235 [1/2] (0.00ns)   --->   "%call_ln174 = call void @ByteSub_ShiftRow, i8 %statemt, i4 %select_ln136_6, i8 %Sbox" [aes_hls/src/encrypt/aes_enc.cpp:174]   --->   Operation 235 'call' 'call_ln174' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node nb_2)   --->   "%select_ln8_1 = select i1 %or_ln8, i4 6, i4 8" [aes_hls/src/common/aes_AddRoundKey.cpp:8]   --->   Operation 236 'select' 'select_ln8_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node nb_2)   --->   "%or_ln8_1 = or i1 %or_ln8, i1 %or_ln82_3" [aes_hls/src/common/aes_AddRoundKey.cpp:8]   --->   Operation 237 'or' 'or_ln8_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 238 [1/1] (1.02ns) (out node of the LUT)   --->   "%nb_2 = select i1 %or_ln8_1, i4 %select_ln8_1, i4 4" [aes_hls/src/common/aes_AddRoundKey.cpp:8]   --->   Operation 238 'select' 'nb_2' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i4 %nb_2" [aes_hls/src/common/aes_AddRoundKey.cpp:25]   --->   Operation 239 'zext' 'zext_ln25_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 240 [1/1] (2.34ns)   --->   "%mul_ln25 = mul i7 %zext_ln25_1, i7 %zext_ln25" [aes_hls/src/common/aes_AddRoundKey.cpp:25]   --->   Operation 240 'mul' 'mul_ln25' <Predicate = true> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 241 [1/1] (1.58ns)   --->   "%br_ln25 = br void" [aes_hls/src/common/aes_AddRoundKey.cpp:25]   --->   Operation 241 'br' 'br_ln25' <Predicate = true> <Delay = 1.58>

State 20 <SV = 11> <Delay = 7.03>
ST_20 : Operation 242 [1/1] (0.00ns)   --->   "%j_2 = phi i4 0, void %._crit_edge.loopexit_ifconv, i4 %j_3, void %.split6"   --->   Operation 242 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 243 [1/1] (1.73ns)   --->   "%j_3 = add i4 %j_2, i4 1" [aes_hls/src/common/aes_AddRoundKey.cpp:25]   --->   Operation 243 'add' 'j_3' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 244 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 244 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 245 [1/1] (1.30ns)   --->   "%icmp_ln25_1 = icmp_eq  i4 %j_2, i4 %nb_2" [aes_hls/src/common/aes_AddRoundKey.cpp:25]   --->   Operation 245 'icmp' 'icmp_ln25_1' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 246 [1/1] (0.00ns)   --->   "%empty_29 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 8, i64 0"   --->   Operation 246 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25_1, void %.split6, void %_Z11AddRoundKeyPhihPA120_h.exit77_ifconv" [aes_hls/src/common/aes_AddRoundKey.cpp:25]   --->   Operation 247 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln25_2 = zext i4 %j_2" [aes_hls/src/common/aes_AddRoundKey.cpp:25]   --->   Operation 248 'zext' 'zext_ln25_2' <Predicate = (!icmp_ln25_1)> <Delay = 0.00>
ST_20 : Operation 249 [1/1] (1.87ns)   --->   "%add_ln26 = add i7 %mul_ln25, i7 %zext_ln25_2" [aes_hls/src/common/aes_AddRoundKey.cpp:26]   --->   Operation 249 'add' 'add_ln26' <Predicate = (!icmp_ln25_1)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i7 %add_ln26" [aes_hls/src/common/aes_AddRoundKey.cpp:26]   --->   Operation 250 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln25_1)> <Delay = 0.00>
ST_20 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i7 %add_ln26" [aes_hls/src/common/aes_AddRoundKey.cpp:26]   --->   Operation 251 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln25_1)> <Delay = 0.00>
ST_20 : Operation 252 [1/1] (0.00ns)   --->   "%word_addr_4 = getelementptr i8 %word, i64 0, i64 %zext_ln26_3" [aes_hls/src/common/aes_AddRoundKey.cpp:26]   --->   Operation 252 'getelementptr' 'word_addr_4' <Predicate = (!icmp_ln25_1)> <Delay = 0.00>
ST_20 : Operation 253 [1/1] (1.91ns)   --->   "%add_ln27 = add i8 %zext_ln26_6, i8 120" [aes_hls/src/common/aes_AddRoundKey.cpp:27]   --->   Operation 253 'add' 'add_ln27' <Predicate = (!icmp_ln25_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln27_3 = zext i8 %add_ln27" [aes_hls/src/common/aes_AddRoundKey.cpp:27]   --->   Operation 254 'zext' 'zext_ln27_3' <Predicate = (!icmp_ln25_1)> <Delay = 0.00>
ST_20 : Operation 255 [1/1] (0.00ns)   --->   "%word_addr_5 = getelementptr i8 %word, i64 0, i64 %zext_ln27_3" [aes_hls/src/common/aes_AddRoundKey.cpp:27]   --->   Operation 255 'getelementptr' 'word_addr_5' <Predicate = (!icmp_ln25_1)> <Delay = 0.00>
ST_20 : Operation 256 [2/2] (3.25ns)   --->   "%word_load_4 = load i9 %word_addr_4" [aes_hls/src/common/aes_AddRoundKey.cpp:26]   --->   Operation 256 'load' 'word_load_4' <Predicate = (!icmp_ln25_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_20 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = trunc i4 %j_2" [aes_hls/src/common/aes_AddRoundKey.cpp:26]   --->   Operation 257 'trunc' 'trunc_ln26_1' <Predicate = (!icmp_ln25_1)> <Delay = 0.00>
ST_20 : Operation 258 [1/1] (0.00ns)   --->   "%shl_ln26_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln26_1, i2 0" [aes_hls/src/common/aes_AddRoundKey.cpp:26]   --->   Operation 258 'bitconcatenate' 'shl_ln26_1' <Predicate = (!icmp_ln25_1)> <Delay = 0.00>
ST_20 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i5 %shl_ln26_1" [aes_hls/src/common/aes_AddRoundKey.cpp:26]   --->   Operation 259 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln25_1)> <Delay = 0.00>
ST_20 : Operation 260 [1/1] (0.00ns)   --->   "%statemt_addr_5 = getelementptr i8 %statemt, i64 0, i64 %zext_ln26_2" [aes_hls/src/common/aes_AddRoundKey.cpp:26]   --->   Operation 260 'getelementptr' 'statemt_addr_5' <Predicate = (!icmp_ln25_1)> <Delay = 0.00>
ST_20 : Operation 261 [2/2] (2.32ns)   --->   "%statemt_load_4 = load i5 %statemt_addr_5" [aes_hls/src/common/aes_AddRoundKey.cpp:26]   --->   Operation 261 'load' 'statemt_load_4' <Predicate = (!icmp_ln25_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_20 : Operation 262 [2/2] (3.25ns)   --->   "%word_load_5 = load i9 %word_addr_5" [aes_hls/src/common/aes_AddRoundKey.cpp:27]   --->   Operation 262 'load' 'word_load_5' <Predicate = (!icmp_ln25_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_20 : Operation 263 [1/1] (0.00ns)   --->   "%or_ln27_1 = or i5 %shl_ln26_1, i5 1" [aes_hls/src/common/aes_AddRoundKey.cpp:27]   --->   Operation 263 'or' 'or_ln27_1' <Predicate = (!icmp_ln25_1)> <Delay = 0.00>
ST_20 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i5 %or_ln27_1" [aes_hls/src/common/aes_AddRoundKey.cpp:27]   --->   Operation 264 'zext' 'zext_ln27_1' <Predicate = (!icmp_ln25_1)> <Delay = 0.00>
ST_20 : Operation 265 [1/1] (0.00ns)   --->   "%statemt_addr_6 = getelementptr i8 %statemt, i64 0, i64 %zext_ln27_1" [aes_hls/src/common/aes_AddRoundKey.cpp:27]   --->   Operation 265 'getelementptr' 'statemt_addr_6' <Predicate = (!icmp_ln25_1)> <Delay = 0.00>
ST_20 : Operation 266 [2/2] (2.32ns)   --->   "%statemt_load_5 = load i5 %statemt_addr_6" [aes_hls/src/common/aes_AddRoundKey.cpp:27]   --->   Operation 266 'load' 'statemt_load_5' <Predicate = (!icmp_ln25_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 21 <SV = 12> <Delay = 5.07>
ST_21 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i7 %add_ln26" [aes_hls/src/common/aes_AddRoundKey.cpp:26]   --->   Operation 267 'zext' 'zext_ln26_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 268 [1/1] (1.82ns)   --->   "%add_ln28 = add i9 %zext_ln26_5, i9 240" [aes_hls/src/common/aes_AddRoundKey.cpp:28]   --->   Operation 268 'add' 'add_ln28' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i9 %add_ln28" [aes_hls/src/common/aes_AddRoundKey.cpp:28]   --->   Operation 269 'zext' 'zext_ln28_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 270 [1/1] (0.00ns)   --->   "%word_addr_6 = getelementptr i8 %word, i64 0, i64 %zext_ln28_2" [aes_hls/src/common/aes_AddRoundKey.cpp:28]   --->   Operation 270 'getelementptr' 'word_addr_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 271 [1/1] (1.82ns)   --->   "%add_ln29_1 = add i9 %zext_ln26_5, i9 360" [aes_hls/src/common/aes_AddRoundKey.cpp:29]   --->   Operation 271 'add' 'add_ln29_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln29_3 = zext i9 %add_ln29_1" [aes_hls/src/common/aes_AddRoundKey.cpp:29]   --->   Operation 272 'zext' 'zext_ln29_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 273 [1/1] (0.00ns)   --->   "%word_addr_7 = getelementptr i8 %word, i64 0, i64 %zext_ln29_3" [aes_hls/src/common/aes_AddRoundKey.cpp:29]   --->   Operation 273 'getelementptr' 'word_addr_7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 274 [1/2] (3.25ns)   --->   "%word_load_4 = load i9 %word_addr_4" [aes_hls/src/common/aes_AddRoundKey.cpp:26]   --->   Operation 274 'load' 'word_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_21 : Operation 275 [1/2] (2.32ns)   --->   "%statemt_load_4 = load i5 %statemt_addr_5" [aes_hls/src/common/aes_AddRoundKey.cpp:26]   --->   Operation 275 'load' 'statemt_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_21 : Operation 276 [1/1] (0.99ns)   --->   "%xor_ln26_1 = xor i8 %statemt_load_4, i8 %word_load_4" [aes_hls/src/common/aes_AddRoundKey.cpp:26]   --->   Operation 276 'xor' 'xor_ln26_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 277 [1/2] (3.25ns)   --->   "%word_load_5 = load i9 %word_addr_5" [aes_hls/src/common/aes_AddRoundKey.cpp:27]   --->   Operation 277 'load' 'word_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_21 : Operation 278 [1/2] (2.32ns)   --->   "%statemt_load_5 = load i5 %statemt_addr_6" [aes_hls/src/common/aes_AddRoundKey.cpp:27]   --->   Operation 278 'load' 'statemt_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_21 : Operation 279 [1/1] (0.99ns)   --->   "%xor_ln27_1 = xor i8 %statemt_load_5, i8 %word_load_5" [aes_hls/src/common/aes_AddRoundKey.cpp:27]   --->   Operation 279 'xor' 'xor_ln27_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 280 [2/2] (3.25ns)   --->   "%word_load_6 = load i9 %word_addr_6" [aes_hls/src/common/aes_AddRoundKey.cpp:28]   --->   Operation 280 'load' 'word_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_21 : Operation 281 [1/1] (0.00ns)   --->   "%or_ln28_1 = or i5 %shl_ln26_1, i5 2" [aes_hls/src/common/aes_AddRoundKey.cpp:28]   --->   Operation 281 'or' 'or_ln28_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i5 %or_ln28_1" [aes_hls/src/common/aes_AddRoundKey.cpp:28]   --->   Operation 282 'zext' 'zext_ln28_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 283 [1/1] (0.00ns)   --->   "%statemt_addr_7 = getelementptr i8 %statemt, i64 0, i64 %zext_ln28_1" [aes_hls/src/common/aes_AddRoundKey.cpp:28]   --->   Operation 283 'getelementptr' 'statemt_addr_7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 284 [2/2] (2.32ns)   --->   "%statemt_load_6 = load i5 %statemt_addr_7" [aes_hls/src/common/aes_AddRoundKey.cpp:28]   --->   Operation 284 'load' 'statemt_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_21 : Operation 285 [2/2] (3.25ns)   --->   "%word_load_7 = load i9 %word_addr_7" [aes_hls/src/common/aes_AddRoundKey.cpp:29]   --->   Operation 285 'load' 'word_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_21 : Operation 286 [1/1] (0.00ns)   --->   "%or_ln29_1 = or i5 %shl_ln26_1, i5 3" [aes_hls/src/common/aes_AddRoundKey.cpp:29]   --->   Operation 286 'or' 'or_ln29_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i5 %or_ln29_1" [aes_hls/src/common/aes_AddRoundKey.cpp:29]   --->   Operation 287 'zext' 'zext_ln29_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 288 [1/1] (0.00ns)   --->   "%statemt_addr_8 = getelementptr i8 %statemt, i64 0, i64 %zext_ln29_1" [aes_hls/src/common/aes_AddRoundKey.cpp:29]   --->   Operation 288 'getelementptr' 'statemt_addr_8' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 289 [2/2] (2.32ns)   --->   "%statemt_load_7 = load i5 %statemt_addr_8" [aes_hls/src/common/aes_AddRoundKey.cpp:29]   --->   Operation 289 'load' 'statemt_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 22 <SV = 13> <Delay = 4.24>
ST_22 : Operation 290 [1/1] (2.32ns)   --->   "%store_ln26 = store i8 %xor_ln26_1, i5 %statemt_addr_5" [aes_hls/src/common/aes_AddRoundKey.cpp:26]   --->   Operation 290 'store' 'store_ln26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_22 : Operation 291 [1/1] (2.32ns)   --->   "%store_ln27 = store i8 %xor_ln27_1, i5 %statemt_addr_6" [aes_hls/src/common/aes_AddRoundKey.cpp:27]   --->   Operation 291 'store' 'store_ln27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_22 : Operation 292 [1/2] (3.25ns)   --->   "%word_load_6 = load i9 %word_addr_6" [aes_hls/src/common/aes_AddRoundKey.cpp:28]   --->   Operation 292 'load' 'word_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_22 : Operation 293 [1/2] (2.32ns)   --->   "%statemt_load_6 = load i5 %statemt_addr_7" [aes_hls/src/common/aes_AddRoundKey.cpp:28]   --->   Operation 293 'load' 'statemt_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_22 : Operation 294 [1/1] (0.99ns)   --->   "%xor_ln28_1 = xor i8 %statemt_load_6, i8 %word_load_6" [aes_hls/src/common/aes_AddRoundKey.cpp:28]   --->   Operation 294 'xor' 'xor_ln28_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 295 [1/2] (3.25ns)   --->   "%word_load_7 = load i9 %word_addr_7" [aes_hls/src/common/aes_AddRoundKey.cpp:29]   --->   Operation 295 'load' 'word_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 480> <RAM>
ST_22 : Operation 296 [1/2] (2.32ns)   --->   "%statemt_load_7 = load i5 %statemt_addr_8" [aes_hls/src/common/aes_AddRoundKey.cpp:29]   --->   Operation 296 'load' 'statemt_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_22 : Operation 297 [1/1] (0.99ns)   --->   "%xor_ln29_1 = xor i8 %statemt_load_7, i8 %word_load_7" [aes_hls/src/common/aes_AddRoundKey.cpp:29]   --->   Operation 297 'xor' 'xor_ln29_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 14> <Delay = 2.32>
ST_23 : Operation 298 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [aes_hls/src/common/aes_AddRoundKey.cpp:6]   --->   Operation 298 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 299 [1/1] (2.32ns)   --->   "%store_ln28 = store i8 %xor_ln28_1, i5 %statemt_addr_7" [aes_hls/src/common/aes_AddRoundKey.cpp:28]   --->   Operation 299 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_23 : Operation 300 [1/1] (2.32ns)   --->   "%store_ln29 = store i8 %xor_ln29_1, i5 %statemt_addr_8" [aes_hls/src/common/aes_AddRoundKey.cpp:29]   --->   Operation 300 'store' 'store_ln29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_23 : Operation 301 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 301 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 24 <SV = 12> <Delay = 4.62>
ST_24 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node select_ln23_1)   --->   "%p_Result_2 = partset i256 @llvm.part.set.i256.i128, i256 %data256_V, i128 0, i32 128, i32 255"   --->   Operation 302 'partset' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node select_ln23_1)   --->   "%p_Result_3 = partset i256 @llvm.part.set.i256.i64, i256 %data256_V, i64 0, i32 192, i32 255"   --->   Operation 303 'partset' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 304 [1/1] (1.66ns)   --->   "%icmp_ln23 = icmp_eq  i9 %select_ln82_6, i9 192" [aes_hls/src/common/aes_TypeConvert.cpp:23]   --->   Operation 304 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node select_ln23_1)   --->   "%select_ln23 = select i1 %icmp_ln23, i256 %p_Result_3, i256 %data256_V" [aes_hls/src/common/aes_TypeConvert.cpp:23]   --->   Operation 305 'select' 'select_ln23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 306 [1/1] (1.66ns)   --->   "%icmp_ln23_1 = icmp_eq  i9 %select_ln82_6, i9 128" [aes_hls/src/common/aes_TypeConvert.cpp:23]   --->   Operation 306 'icmp' 'icmp_ln23_1' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 307 [1/1] (1.55ns) (out node of the LUT)   --->   "%select_ln23_1 = select i1 %icmp_ln23_1, i256 %p_Result_2, i256 %select_ln23" [aes_hls/src/common/aes_TypeConvert.cpp:23]   --->   Operation 307 'select' 'select_ln23_1' <Predicate = true> <Delay = 1.55> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node round_2)   --->   "%select_ln23_2 = select i1 %icmp_ln23_1, i6 16, i6 24" [aes_hls/src/common/aes_TypeConvert.cpp:23]   --->   Operation 308 'select' 'select_ln23_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node round_2)   --->   "%or_ln23 = or i1 %icmp_ln23_1, i1 %icmp_ln23" [aes_hls/src/common/aes_TypeConvert.cpp:23]   --->   Operation 309 'or' 'or_ln23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 310 [1/1] (1.18ns) (out node of the LUT)   --->   "%round_2 = select i1 %or_ln23, i6 %select_ln23_2, i6 32" [aes_hls/src/common/aes_TypeConvert.cpp:23]   --->   Operation 310 'select' 'round_2' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 311 [1/1] (0.00ns)   --->   "%empty_30 = trunc i6 %round_2" [aes_hls/src/common/aes_TypeConvert.cpp:23]   --->   Operation 311 'trunc' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 312 [1/1] (1.78ns)   --->   "%sub_i79 = add i5 %empty_30, i5 31" [aes_hls/src/common/aes_TypeConvert.cpp:23]   --->   Operation 312 'add' 'sub_i79' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 313 [1/1] (1.58ns)   --->   "%br_ln36 = br void" [aes_hls/src/common/aes_TypeConvert.cpp:36]   --->   Operation 313 'br' 'br_ln36' <Predicate = true> <Delay = 1.58>

State 25 <SV = 13> <Delay = 4.10>
ST_25 : Operation 314 [1/1] (0.00ns)   --->   "%i_6 = phi i6 %i_7, void %.split, i6 0, void %_Z11AddRoundKeyPhihPA120_h.exit77_ifconv"   --->   Operation 314 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 315 [1/1] (0.00ns)   --->   "%p_Val2_1 = phi i256 %p_Result_4, void %.split, i256 %select_ln23_1, void %_Z11AddRoundKeyPhihPA120_h.exit77_ifconv"   --->   Operation 315 'phi' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 316 [1/1] (1.82ns)   --->   "%i_7 = add i6 %i_6, i6 1" [aes_hls/src/common/aes_TypeConvert.cpp:36]   --->   Operation 316 'add' 'i_7' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 317 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 317 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 318 [1/1] (1.42ns)   --->   "%icmp_ln36 = icmp_eq  i6 %i_6, i6 %round_2" [aes_hls/src/common/aes_TypeConvert.cpp:36]   --->   Operation 318 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 319 [1/1] (0.00ns)   --->   "%empty_31 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 32, i64 0"   --->   Operation 319 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %.split, void %_Z8U8toU256P7ap_uintILi256EEPhi.exit" [aes_hls/src/common/aes_TypeConvert.cpp:36]   --->   Operation 320 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 321 [1/1] (0.00ns)   --->   "%empty_32 = trunc i6 %i_6" [aes_hls/src/common/aes_TypeConvert.cpp:36]   --->   Operation 321 'trunc' 'empty_32' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_25 : Operation 322 [1/1] (1.78ns)   --->   "%sub_ln37 = sub i5 %sub_i79, i5 %empty_32" [aes_hls/src/common/aes_TypeConvert.cpp:37]   --->   Operation 322 'sub' 'sub_ln37' <Predicate = (!icmp_ln36)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i5 %sub_ln37" [aes_hls/src/common/aes_TypeConvert.cpp:37]   --->   Operation 323 'zext' 'zext_ln37' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_25 : Operation 324 [1/1] (0.00ns)   --->   "%statemt_addr_9 = getelementptr i8 %statemt, i64 0, i64 %zext_ln37" [aes_hls/src/common/aes_TypeConvert.cpp:37]   --->   Operation 324 'getelementptr' 'statemt_addr_9' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_25 : Operation 325 [2/2] (2.32ns)   --->   "%p_Repl2_s = load i5 %statemt_addr_9" [aes_hls/src/common/aes_TypeConvert.cpp:37]   --->   Operation 325 'load' 'p_Repl2_s' <Predicate = (!icmp_ln36)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 26 <SV = 14> <Delay = 7.13>
ST_26 : Operation 326 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [aes_hls/src/common/aes_TypeConvert.cpp:36]   --->   Operation 326 'specloopname' 'specloopname_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 327 [1/2] (2.32ns)   --->   "%p_Repl2_s = load i5 %statemt_addr_9" [aes_hls/src/common/aes_TypeConvert.cpp:37]   --->   Operation 327 'load' 'p_Repl2_s' <Predicate = (!icmp_ln36)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_26 : Operation 328 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty_32, i3 0" [aes_hls/src/common/aes_TypeConvert.cpp:37]   --->   Operation 328 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 329 [1/1] (0.00ns)   --->   "%or_ln37 = or i8 %shl_ln3, i8 7" [aes_hls/src/common/aes_TypeConvert.cpp:37]   --->   Operation 329 'or' 'or_ln37' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node shl_ln388)   --->   "%zext_ln240 = zext i8 %p_Repl2_s"   --->   Operation 330 'zext' 'zext_ln240' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 331 [1/1] (1.55ns)   --->   "%icmp_ln388 = icmp_ugt  i8 %shl_ln3, i8 %or_ln37"   --->   Operation 331 'icmp' 'icmp_ln388' <Predicate = (!icmp_ln36)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln388 = zext i8 %shl_ln3"   --->   Operation 332 'zext' 'zext_ln388' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln388_1 = zext i8 %or_ln37"   --->   Operation 333 'zext' 'zext_ln388_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node shl_ln388)   --->   "%xor_ln388 = xor i9 %zext_ln388, i9 255"   --->   Operation 334 'xor' 'xor_ln388' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node and_ln388)   --->   "%select_ln388 = select i1 %icmp_ln388, i9 %zext_ln388, i9 %zext_ln388_1"   --->   Operation 335 'select' 'select_ln388' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node and_ln388)   --->   "%select_ln388_1 = select i1 %icmp_ln388, i9 %zext_ln388_1, i9 %zext_ln388"   --->   Operation 336 'select' 'select_ln388_1' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node shl_ln388)   --->   "%select_ln388_2 = select i1 %icmp_ln388, i9 %xor_ln388, i9 %zext_ln388"   --->   Operation 337 'select' 'select_ln388_2' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node and_ln388)   --->   "%xor_ln388_1 = xor i9 %select_ln388, i9 255"   --->   Operation 338 'xor' 'xor_ln388_1' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node shl_ln388)   --->   "%zext_ln388_2 = zext i9 %select_ln388_2"   --->   Operation 339 'zext' 'zext_ln388_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node and_ln388)   --->   "%zext_ln388_3 = zext i9 %select_ln388_1"   --->   Operation 340 'zext' 'zext_ln388_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node and_ln388)   --->   "%zext_ln388_4 = zext i9 %xor_ln388_1"   --->   Operation 341 'zext' 'zext_ln388_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 342 [1/1] (3.25ns) (out node of the LUT)   --->   "%shl_ln388 = shl i256 %zext_ln240, i256 %zext_ln388_2"   --->   Operation 342 'shl' 'shl_ln388' <Predicate = (!icmp_ln36)> <Delay = 3.25> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node p_Result_4)   --->   "%tmp_3 = partselect i256 @llvm.part.select.i256, i256 %shl_ln388, i32 255, i32 0"   --->   Operation 343 'partselect' 'tmp_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node p_Result_4)   --->   "%select_ln388_3 = select i1 %icmp_ln388, i256 %tmp_3, i256 %shl_ln388"   --->   Operation 344 'select' 'select_ln388_3' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node and_ln388)   --->   "%shl_ln388_1 = shl i256 115792089237316195423570985008687907853269984665640564039457584007913129639935, i256 %zext_ln388_3"   --->   Operation 345 'shl' 'shl_ln388_1' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node and_ln388)   --->   "%lshr_ln388 = lshr i256 115792089237316195423570985008687907853269984665640564039457584007913129639935, i256 %zext_ln388_4"   --->   Operation 346 'lshr' 'lshr_ln388' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 347 [1/1] (3.25ns) (out node of the LUT)   --->   "%and_ln388 = and i256 %shl_ln388_1, i256 %lshr_ln388"   --->   Operation 347 'and' 'and_ln388' <Predicate = (!icmp_ln36)> <Delay = 3.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node p_Result_4)   --->   "%xor_ln388_2 = xor i256 %and_ln388, i256 115792089237316195423570985008687907853269984665640564039457584007913129639935"   --->   Operation 348 'xor' 'xor_ln388_2' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node p_Result_4)   --->   "%and_ln388_1 = and i256 %p_Val2_1, i256 %xor_ln388_2"   --->   Operation 349 'and' 'and_ln388_1' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node p_Result_4)   --->   "%and_ln388_2 = and i256 %select_ln388_3, i256 %and_ln388"   --->   Operation 350 'and' 'and_ln388_2' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 351 [1/1] (1.55ns) (out node of the LUT)   --->   "%p_Result_4 = or i256 %and_ln388_1, i256 %and_ln388_2"   --->   Operation 351 'or' 'p_Result_4' <Predicate = (!icmp_ln36)> <Delay = 1.55> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 352 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 352 'br' 'br_ln0' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 27 <SV = 14> <Delay = 0.00>
ST_27 : Operation 353 [1/1] (0.00ns)   --->   "%write_ln388 = write void @_ssdm_op_Write.ap_auto.i256P0A, i256 %statemt256, i256 %p_Val2_1"   --->   Operation 353 'write' 'write_ln388' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 354 [1/1] (0.00ns)   --->   "%ret_ln178 = ret" [aes_hls/src/encrypt/aes_enc.cpp:178]   --->   Operation 354 'ret' 'ret_ln178' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.45ns
The critical path consists of the following:
	wire read on port 'type_r' [15]  (0 ns)
	'icmp' operation ('icmp_ln82', aes_hls/src/encrypt/aes_enc.cpp:82) [21]  (2.47 ns)
	'or' operation ('or_ln82_3', aes_hls/src/encrypt/aes_enc.cpp:82) [33]  (0.978 ns)

 <State 2>: 6.42ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln82_5', aes_hls/src/encrypt/aes_enc.cpp:82) [34]  (2.47 ns)
	'or' operation ('or_ln82_4', aes_hls/src/encrypt/aes_enc.cpp:82) [36]  (0.978 ns)
	'select' operation ('select_ln82_12', aes_hls/src/encrypt/aes_enc.cpp:82) [47]  (0 ns)
	'select' operation ('round', aes_hls/src/encrypt/aes_enc.cpp:82) [48]  (1.19 ns)
	'add' operation ('sub_i', aes_hls/src/encrypt/aes_enc.cpp:82) [50]  (1.78 ns)

 <State 3>: 6.49ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', aes_hls/src/common/aes_TypeConvert.cpp:16) [53]  (0 ns)
	'icmp' operation ('icmp_ln708') [64]  (1.55 ns)
	'select' operation ('select_ln708_1') [72]  (0 ns)
	'lshr' operation ('lshr_ln708') [77]  (4.94 ns)

 <State 4>: 5.58ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln708_1') [78]  (0 ns)
	'and' operation ('__Result__') [79]  (3.25 ns)
	'store' operation ('store_ln17', aes_hls/src/common/aes_TypeConvert.cpp:17) of variable 'trunc_ln17', aes_hls/src/common/aes_TypeConvert.cpp:17 on array 'statemt', aes_hls/src/encrypt/aes_enc.cpp:78 [84]  (2.32 ns)

 <State 5>: 4.63ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln5', aes_hls/src/common/aes_TypeConvert.cpp:5) [87]  (1.66 ns)
	'or' operation ('or_ln5', aes_hls/src/common/aes_TypeConvert.cpp:5) [90]  (0 ns)
	'select' operation ('round', aes_hls/src/common/aes_TypeConvert.cpp:5) [91]  (1.19 ns)
	'add' operation ('sub_i16', aes_hls/src/common/aes_TypeConvert.cpp:5) [93]  (1.78 ns)

 <State 6>: 6.49ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', aes_hls/src/common/aes_TypeConvert.cpp:16) [96]  (0 ns)
	'icmp' operation ('icmp_ln708_1') [107]  (1.55 ns)
	'select' operation ('select_ln708_4') [115]  (0 ns)
	'lshr' operation ('lshr_ln708_2') [120]  (4.94 ns)

 <State 7>: 5.58ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln708_3') [121]  (0 ns)
	'and' operation ('__Result__') [122]  (3.25 ns)
	'store' operation ('store_ln17', aes_hls/src/common/aes_TypeConvert.cpp:17) of variable 'trunc_ln17_1', aes_hls/src/common/aes_TypeConvert.cpp:17 on array 'key', aes_hls/src/encrypt/aes_enc.cpp:79 [127]  (2.32 ns)

 <State 8>: 1.71ns
The critical path consists of the following:
	'call' operation ('call_ln135', aes_hls/src/encrypt/aes_enc.cpp:135) to 'KeySchedule' [130]  (1.71 ns)

 <State 9>: 2.98ns
The critical path consists of the following:
	'or' operation ('or_ln8', aes_hls/src/common/aes_AddRoundKey.cpp:8) [136]  (0.978 ns)
	'or' operation ('or_ln136_1', aes_hls/src/encrypt/aes_enc.cpp:136) [142]  (0.978 ns)
	'select' operation ('select_ln136_6', aes_hls/src/encrypt/aes_enc.cpp:136) [143]  (1.02 ns)

 <State 10>: 4.23ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', aes_hls/src/common/aes_AddRoundKey.cpp:25) [147]  (0 ns)
	'xor' operation ('xor_ln27_2', aes_hls/src/common/aes_AddRoundKey.cpp:27) [158]  (0.975 ns)
	'getelementptr' operation ('word_addr_1', aes_hls/src/common/aes_AddRoundKey.cpp:27) [161]  (0 ns)
	'load' operation ('word_load_1', aes_hls/src/common/aes_AddRoundKey.cpp:27) on array 'word', aes_hls/src/encrypt/aes_enc.cpp:74 [175]  (3.25 ns)

 <State 11>: 5.08ns
The critical path consists of the following:
	'add' operation ('add_ln29', aes_hls/src/common/aes_AddRoundKey.cpp:29) [164]  (1.82 ns)
	'getelementptr' operation ('word_addr_3', aes_hls/src/common/aes_AddRoundKey.cpp:29) [166]  (0 ns)
	'load' operation ('word_load_3', aes_hls/src/common/aes_AddRoundKey.cpp:29) on array 'word', aes_hls/src/encrypt/aes_enc.cpp:74 [189]  (3.25 ns)

 <State 12>: 4.24ns
The critical path consists of the following:
	'load' operation ('word_load_2', aes_hls/src/common/aes_AddRoundKey.cpp:28) on array 'word', aes_hls/src/encrypt/aes_enc.cpp:74 [182]  (3.25 ns)
	'xor' operation ('xor_ln28', aes_hls/src/common/aes_AddRoundKey.cpp:28) [187]  (0.99 ns)

 <State 13>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln28', aes_hls/src/common/aes_AddRoundKey.cpp:28) of variable 'xor_ln28', aes_hls/src/common/aes_AddRoundKey.cpp:28 on array 'statemt', aes_hls/src/encrypt/aes_enc.cpp:78 [188]  (2.32 ns)

 <State 14>: 1.74ns
The critical path consists of the following:
	'add' operation ('add_ln167', aes_hls/src/encrypt/aes_enc.cpp:167) [200]  (1.74 ns)

 <State 15>: 4.19ns
The critical path consists of the following:
	'call' operation ('call_ln174', aes_hls/src/encrypt/aes_enc.cpp:174) to 'ByteSub_ShiftRow' [215]  (2.89 ns)
	blocking operation 1.3 ns on control path)

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 2.34ns
The critical path consists of the following:
	'call' operation ('call_ln171', aes_hls/src/encrypt/aes_enc.cpp:171) to 'MixColumn_AddRoundKey' [212]  (2.34 ns)

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 3.36ns
The critical path consists of the following:
	'select' operation ('select_ln8_1', aes_hls/src/common/aes_AddRoundKey.cpp:8) [216]  (0 ns)
	'select' operation ('nb', aes_hls/src/common/aes_AddRoundKey.cpp:8) [218]  (1.02 ns)
	'mul' operation ('mul_ln25', aes_hls/src/common/aes_AddRoundKey.cpp:25) [220]  (2.34 ns)

 <State 20>: 7.04ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', aes_hls/src/common/aes_AddRoundKey.cpp:25) [223]  (0 ns)
	'add' operation ('add_ln26', aes_hls/src/common/aes_AddRoundKey.cpp:26) [232]  (1.87 ns)
	'add' operation ('add_ln27', aes_hls/src/common/aes_AddRoundKey.cpp:27) [237]  (1.92 ns)
	'getelementptr' operation ('word_addr_5', aes_hls/src/common/aes_AddRoundKey.cpp:27) [239]  (0 ns)
	'load' operation ('word_load_5', aes_hls/src/common/aes_AddRoundKey.cpp:27) on array 'word', aes_hls/src/encrypt/aes_enc.cpp:74 [254]  (3.25 ns)

 <State 21>: 5.08ns
The critical path consists of the following:
	'add' operation ('add_ln28', aes_hls/src/common/aes_AddRoundKey.cpp:28) [240]  (1.82 ns)
	'getelementptr' operation ('word_addr_6', aes_hls/src/common/aes_AddRoundKey.cpp:28) [242]  (0 ns)
	'load' operation ('word_load_6', aes_hls/src/common/aes_AddRoundKey.cpp:28) on array 'word', aes_hls/src/encrypt/aes_enc.cpp:74 [261]  (3.25 ns)

 <State 22>: 4.24ns
The critical path consists of the following:
	'load' operation ('word_load_6', aes_hls/src/common/aes_AddRoundKey.cpp:28) on array 'word', aes_hls/src/encrypt/aes_enc.cpp:74 [261]  (3.25 ns)
	'xor' operation ('xor_ln28_1', aes_hls/src/common/aes_AddRoundKey.cpp:28) [266]  (0.99 ns)

 <State 23>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln28', aes_hls/src/common/aes_AddRoundKey.cpp:28) of variable 'xor_ln28_1', aes_hls/src/common/aes_AddRoundKey.cpp:28 on array 'statemt', aes_hls/src/encrypt/aes_enc.cpp:78 [267]  (2.32 ns)

 <State 24>: 4.63ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln23', aes_hls/src/common/aes_TypeConvert.cpp:23) [279]  (1.66 ns)
	'or' operation ('or_ln23', aes_hls/src/common/aes_TypeConvert.cpp:23) [284]  (0 ns)
	'select' operation ('round', aes_hls/src/common/aes_TypeConvert.cpp:23) [285]  (1.19 ns)
	'add' operation ('sub_i79', aes_hls/src/common/aes_TypeConvert.cpp:23) [287]  (1.78 ns)

 <State 25>: 4.1ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', aes_hls/src/common/aes_TypeConvert.cpp:36) [290]  (0 ns)
	'sub' operation ('sub_ln37', aes_hls/src/common/aes_TypeConvert.cpp:37) [300]  (1.78 ns)
	'getelementptr' operation ('statemt_addr_9', aes_hls/src/common/aes_TypeConvert.cpp:37) [302]  (0 ns)
	'load' operation ('op', aes_hls/src/common/aes_TypeConvert.cpp:37) on array 'statemt', aes_hls/src/encrypt/aes_enc.cpp:78 [303]  (2.32 ns)

 <State 26>: 7.13ns
The critical path consists of the following:
	'load' operation ('op', aes_hls/src/common/aes_TypeConvert.cpp:37) on array 'statemt', aes_hls/src/encrypt/aes_enc.cpp:78 [303]  (2.32 ns)
	'shl' operation ('shl_ln388') [318]  (3.25 ns)
	'select' operation ('select_ln388_3') [320]  (0 ns)
	'and' operation ('and_ln388_2') [326]  (0 ns)
	'or' operation ('__Result__') [327]  (1.55 ns)

 <State 27>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
