============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.21 - 15.20-s010_1
  Generated on:           Apr 07 2016  04:54:10 pm
  Module:                 DSP
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (73 ps) Setup Check with Pin regFile/mem_reg[9][9]/CKN->SI
          Group: C2C
     Startpoint: (R) ALUFF/q_reg[66]/CK
          Clock: (R) clk
       Endpoint: (F) regFile/mem_reg[9][9]/SI
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     283                  
       Uncertainty:-     200                  
     Required Time:=    2017                  
      Launch Clock:-       0                  
         Data Path:-    1944                  
             Slack:=      73                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ALUFF/q_reg[66]/CK       -       -     R     (arrival)    202    -     0     -       0 
  ALUFF/q_reg[66]/Q        -       CK->Q F     DFFHQX1        4 10.1   262   327     327 
  regFile/g17899/Y         -       A->Y  R     INVX1          1  1.8    88   177     504 
  regFile/g17836/Y         -       B->Y  R     OR2X2          3  6.0    80   152     656 
  regFile/g17822/Y         -       B->Y  R     OR2X4          4  8.0    61   135     791 
  regFile/g17683/Y         -       A->Y  F     NOR2X4         3  4.3    54    65     856 
  regFile/g17633/Y         -       A->Y  R     INVX2          2  5.6    72    68     924 
  regFile/g17337/Y         -       B->Y  F     NOR2X4         1  2.3    44    56     980 
  regFile/drc_bufs11287/Y  -       A->Y  R     INVX2          1  2.4    38    44    1025 
  regFile/drc_bufs11285/Y  -       A->Y  F     INVX2          2  3.8    62    56    1081 
  regFile/g10867_dup/Y     -       A->Y  F     BUFX6          8 12.7    73   112    1194 
  regFile/g10509/Y         -       A1->Y R     AOI21X2        1  1.8    77    94    1288 
  regFile/g10271/Y         -       A->Y  R     AND2X1         1  2.4    65   167    1455 
  regFile/g10179/Y         -       A->Y  F     NAND2X2        1  1.8    88    98    1553 
  regFile/g10107/Y         -       B->Y  F     OR2X1          1  1.8    61   147    1700 
  regFile/g10076/Y         -       C->Y  F     OR3X2          2  4.4    99   244    1944 
  regFile/mem_reg[9][9]/SI -       -     F     SDFFNSRX4      2    -     -     0    1944 
#----------------------------------------------------------------------------------------

