-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s is
port (
    ap_ready : OUT STD_LOGIC;
    data_0_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_1_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_2_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_3_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_4_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_5_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_6_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_7_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_8_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_9_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_10_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_11_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_12_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_13_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_14_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_15_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_16_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_17_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_18_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_19_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_20_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_21_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_22_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_23_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    data_24_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_20 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_21 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_23 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_24 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal tmp_s_fu_218_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_224_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal res_0_V_write_assign_fu_228_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_16_1_fu_240_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_62_fu_246_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal res_1_V_write_assign_fu_250_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_16_2_fu_262_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_fu_268_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal res_2_V_write_assign_fu_272_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_16_3_fu_284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_fu_290_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal res_3_V_write_assign_fu_294_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_16_4_fu_306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_65_fu_312_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal res_4_V_write_assign_fu_316_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_16_5_fu_328_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_66_fu_334_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal res_5_V_write_assign_fu_338_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_16_6_fu_350_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_67_fu_356_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal res_6_V_write_assign_fu_360_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_16_7_fu_372_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_68_fu_378_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal res_7_V_write_assign_fu_382_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_16_8_fu_394_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_69_fu_400_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal res_8_V_write_assign_fu_404_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_16_9_fu_416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_70_fu_422_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal res_9_V_write_assign_fu_426_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_16_s_fu_438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_71_fu_444_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal res_10_V_write_assign_fu_448_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_16_10_fu_460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_72_fu_466_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal res_11_V_write_assign_fu_470_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_16_11_fu_482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_fu_488_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal res_12_V_write_assign_fu_492_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_16_12_fu_504_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_74_fu_510_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal res_13_V_write_assign_fu_514_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_16_13_fu_526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_75_fu_532_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal res_14_V_write_assign_fu_536_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_16_14_fu_548_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_fu_554_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal res_15_V_write_assign_fu_558_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_16_15_fu_570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_fu_576_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal res_16_V_write_assign_fu_580_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_16_16_fu_592_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_78_fu_598_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal res_17_V_write_assign_fu_602_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_16_17_fu_614_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_79_fu_620_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal res_18_V_write_assign_fu_624_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_16_18_fu_636_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_80_fu_642_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal res_19_V_write_assign_fu_646_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_16_19_fu_658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_81_fu_664_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal res_20_V_write_assign_fu_668_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_16_20_fu_680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_82_fu_686_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal res_21_V_write_assign_fu_690_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_16_21_fu_702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_83_fu_708_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal res_22_V_write_assign_fu_712_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_16_22_fu_724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_84_fu_730_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal res_23_V_write_assign_fu_734_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_16_23_fu_746_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_85_fu_752_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal res_24_V_write_assign_fu_756_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal res_0_V_write_assign_cast_fu_236_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_1_V_write_assign_cast_fu_258_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_2_V_write_assign_cast_fu_280_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_3_V_write_assign_cast_fu_302_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_4_V_write_assign_cast_fu_324_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_5_V_write_assign_cast_fu_346_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_6_V_write_assign_cast_fu_368_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_7_V_write_assign_cast_fu_390_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_8_V_write_assign_cast_fu_412_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_9_V_write_assign_cast_fu_434_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_10_V_write_assign_cast_fu_456_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_11_V_write_assign_cast_fu_478_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_12_V_write_assign_cast_fu_500_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_13_V_write_assign_cast_fu_522_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_14_V_write_assign_cast_fu_544_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_15_V_write_assign_cast_fu_566_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_16_V_write_assign_cast_fu_588_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_17_V_write_assign_cast_fu_610_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_18_V_write_assign_cast_fu_632_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_19_V_write_assign_cast_fu_654_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_20_V_write_assign_cast_fu_676_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_21_V_write_assign_cast_fu_698_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_22_V_write_assign_cast_fu_720_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_23_V_write_assign_cast_fu_742_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_24_V_write_assign_cast_fu_764_p1 : STD_LOGIC_VECTOR (15 downto 0);


begin



    ap_ready <= ap_const_logic_1;
    ap_return_0 <= res_0_V_write_assign_cast_fu_236_p1;
    ap_return_1 <= res_1_V_write_assign_cast_fu_258_p1;
    ap_return_10 <= res_10_V_write_assign_cast_fu_456_p1;
    ap_return_11 <= res_11_V_write_assign_cast_fu_478_p1;
    ap_return_12 <= res_12_V_write_assign_cast_fu_500_p1;
    ap_return_13 <= res_13_V_write_assign_cast_fu_522_p1;
    ap_return_14 <= res_14_V_write_assign_cast_fu_544_p1;
    ap_return_15 <= res_15_V_write_assign_cast_fu_566_p1;
    ap_return_16 <= res_16_V_write_assign_cast_fu_588_p1;
    ap_return_17 <= res_17_V_write_assign_cast_fu_610_p1;
    ap_return_18 <= res_18_V_write_assign_cast_fu_632_p1;
    ap_return_19 <= res_19_V_write_assign_cast_fu_654_p1;
    ap_return_2 <= res_2_V_write_assign_cast_fu_280_p1;
    ap_return_20 <= res_20_V_write_assign_cast_fu_676_p1;
    ap_return_21 <= res_21_V_write_assign_cast_fu_698_p1;
    ap_return_22 <= res_22_V_write_assign_cast_fu_720_p1;
    ap_return_23 <= res_23_V_write_assign_cast_fu_742_p1;
    ap_return_24 <= res_24_V_write_assign_cast_fu_764_p1;
    ap_return_3 <= res_3_V_write_assign_cast_fu_302_p1;
    ap_return_4 <= res_4_V_write_assign_cast_fu_324_p1;
    ap_return_5 <= res_5_V_write_assign_cast_fu_346_p1;
    ap_return_6 <= res_6_V_write_assign_cast_fu_368_p1;
    ap_return_7 <= res_7_V_write_assign_cast_fu_390_p1;
    ap_return_8 <= res_8_V_write_assign_cast_fu_412_p1;
    ap_return_9 <= res_9_V_write_assign_cast_fu_434_p1;
    res_0_V_write_assign_cast_fu_236_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_0_V_write_assign_fu_228_p3),16));
    res_0_V_write_assign_fu_228_p3 <= 
        tmp_fu_224_p1 when (tmp_s_fu_218_p2(0) = '1') else 
        ap_const_lv15_0;
    res_10_V_write_assign_cast_fu_456_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_10_V_write_assign_fu_448_p3),16));
    res_10_V_write_assign_fu_448_p3 <= 
        tmp_71_fu_444_p1 when (tmp_16_s_fu_438_p2(0) = '1') else 
        ap_const_lv15_0;
    res_11_V_write_assign_cast_fu_478_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_11_V_write_assign_fu_470_p3),16));
    res_11_V_write_assign_fu_470_p3 <= 
        tmp_72_fu_466_p1 when (tmp_16_10_fu_460_p2(0) = '1') else 
        ap_const_lv15_0;
    res_12_V_write_assign_cast_fu_500_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_12_V_write_assign_fu_492_p3),16));
    res_12_V_write_assign_fu_492_p3 <= 
        tmp_73_fu_488_p1 when (tmp_16_11_fu_482_p2(0) = '1') else 
        ap_const_lv15_0;
    res_13_V_write_assign_cast_fu_522_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_13_V_write_assign_fu_514_p3),16));
    res_13_V_write_assign_fu_514_p3 <= 
        tmp_74_fu_510_p1 when (tmp_16_12_fu_504_p2(0) = '1') else 
        ap_const_lv15_0;
    res_14_V_write_assign_cast_fu_544_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_14_V_write_assign_fu_536_p3),16));
    res_14_V_write_assign_fu_536_p3 <= 
        tmp_75_fu_532_p1 when (tmp_16_13_fu_526_p2(0) = '1') else 
        ap_const_lv15_0;
    res_15_V_write_assign_cast_fu_566_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_15_V_write_assign_fu_558_p3),16));
    res_15_V_write_assign_fu_558_p3 <= 
        tmp_76_fu_554_p1 when (tmp_16_14_fu_548_p2(0) = '1') else 
        ap_const_lv15_0;
    res_16_V_write_assign_cast_fu_588_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_16_V_write_assign_fu_580_p3),16));
    res_16_V_write_assign_fu_580_p3 <= 
        tmp_77_fu_576_p1 when (tmp_16_15_fu_570_p2(0) = '1') else 
        ap_const_lv15_0;
    res_17_V_write_assign_cast_fu_610_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_17_V_write_assign_fu_602_p3),16));
    res_17_V_write_assign_fu_602_p3 <= 
        tmp_78_fu_598_p1 when (tmp_16_16_fu_592_p2(0) = '1') else 
        ap_const_lv15_0;
    res_18_V_write_assign_cast_fu_632_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_18_V_write_assign_fu_624_p3),16));
    res_18_V_write_assign_fu_624_p3 <= 
        tmp_79_fu_620_p1 when (tmp_16_17_fu_614_p2(0) = '1') else 
        ap_const_lv15_0;
    res_19_V_write_assign_cast_fu_654_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_19_V_write_assign_fu_646_p3),16));
    res_19_V_write_assign_fu_646_p3 <= 
        tmp_80_fu_642_p1 when (tmp_16_18_fu_636_p2(0) = '1') else 
        ap_const_lv15_0;
    res_1_V_write_assign_cast_fu_258_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_1_V_write_assign_fu_250_p3),16));
    res_1_V_write_assign_fu_250_p3 <= 
        tmp_62_fu_246_p1 when (tmp_16_1_fu_240_p2(0) = '1') else 
        ap_const_lv15_0;
    res_20_V_write_assign_cast_fu_676_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_20_V_write_assign_fu_668_p3),16));
    res_20_V_write_assign_fu_668_p3 <= 
        tmp_81_fu_664_p1 when (tmp_16_19_fu_658_p2(0) = '1') else 
        ap_const_lv15_0;
    res_21_V_write_assign_cast_fu_698_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_21_V_write_assign_fu_690_p3),16));
    res_21_V_write_assign_fu_690_p3 <= 
        tmp_82_fu_686_p1 when (tmp_16_20_fu_680_p2(0) = '1') else 
        ap_const_lv15_0;
    res_22_V_write_assign_cast_fu_720_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_22_V_write_assign_fu_712_p3),16));
    res_22_V_write_assign_fu_712_p3 <= 
        tmp_83_fu_708_p1 when (tmp_16_21_fu_702_p2(0) = '1') else 
        ap_const_lv15_0;
    res_23_V_write_assign_cast_fu_742_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_23_V_write_assign_fu_734_p3),16));
    res_23_V_write_assign_fu_734_p3 <= 
        tmp_84_fu_730_p1 when (tmp_16_22_fu_724_p2(0) = '1') else 
        ap_const_lv15_0;
    res_24_V_write_assign_cast_fu_764_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_24_V_write_assign_fu_756_p3),16));
    res_24_V_write_assign_fu_756_p3 <= 
        tmp_85_fu_752_p1 when (tmp_16_23_fu_746_p2(0) = '1') else 
        ap_const_lv15_0;
    res_2_V_write_assign_cast_fu_280_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_2_V_write_assign_fu_272_p3),16));
    res_2_V_write_assign_fu_272_p3 <= 
        tmp_63_fu_268_p1 when (tmp_16_2_fu_262_p2(0) = '1') else 
        ap_const_lv15_0;
    res_3_V_write_assign_cast_fu_302_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_3_V_write_assign_fu_294_p3),16));
    res_3_V_write_assign_fu_294_p3 <= 
        tmp_64_fu_290_p1 when (tmp_16_3_fu_284_p2(0) = '1') else 
        ap_const_lv15_0;
    res_4_V_write_assign_cast_fu_324_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_4_V_write_assign_fu_316_p3),16));
    res_4_V_write_assign_fu_316_p3 <= 
        tmp_65_fu_312_p1 when (tmp_16_4_fu_306_p2(0) = '1') else 
        ap_const_lv15_0;
    res_5_V_write_assign_cast_fu_346_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_5_V_write_assign_fu_338_p3),16));
    res_5_V_write_assign_fu_338_p3 <= 
        tmp_66_fu_334_p1 when (tmp_16_5_fu_328_p2(0) = '1') else 
        ap_const_lv15_0;
    res_6_V_write_assign_cast_fu_368_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_6_V_write_assign_fu_360_p3),16));
    res_6_V_write_assign_fu_360_p3 <= 
        tmp_67_fu_356_p1 when (tmp_16_6_fu_350_p2(0) = '1') else 
        ap_const_lv15_0;
    res_7_V_write_assign_cast_fu_390_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_7_V_write_assign_fu_382_p3),16));
    res_7_V_write_assign_fu_382_p3 <= 
        tmp_68_fu_378_p1 when (tmp_16_7_fu_372_p2(0) = '1') else 
        ap_const_lv15_0;
    res_8_V_write_assign_cast_fu_412_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_8_V_write_assign_fu_404_p3),16));
    res_8_V_write_assign_fu_404_p3 <= 
        tmp_69_fu_400_p1 when (tmp_16_8_fu_394_p2(0) = '1') else 
        ap_const_lv15_0;
    res_9_V_write_assign_cast_fu_434_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_9_V_write_assign_fu_426_p3),16));
    res_9_V_write_assign_fu_426_p3 <= 
        tmp_70_fu_422_p1 when (tmp_16_9_fu_416_p2(0) = '1') else 
        ap_const_lv15_0;
    tmp_16_10_fu_460_p2 <= "1" when (signed(data_11_V_read) > signed(ap_const_lv16_0)) else "0";
    tmp_16_11_fu_482_p2 <= "1" when (signed(data_12_V_read) > signed(ap_const_lv16_0)) else "0";
    tmp_16_12_fu_504_p2 <= "1" when (signed(data_13_V_read) > signed(ap_const_lv16_0)) else "0";
    tmp_16_13_fu_526_p2 <= "1" when (signed(data_14_V_read) > signed(ap_const_lv16_0)) else "0";
    tmp_16_14_fu_548_p2 <= "1" when (signed(data_15_V_read) > signed(ap_const_lv16_0)) else "0";
    tmp_16_15_fu_570_p2 <= "1" when (signed(data_16_V_read) > signed(ap_const_lv16_0)) else "0";
    tmp_16_16_fu_592_p2 <= "1" when (signed(data_17_V_read) > signed(ap_const_lv16_0)) else "0";
    tmp_16_17_fu_614_p2 <= "1" when (signed(data_18_V_read) > signed(ap_const_lv16_0)) else "0";
    tmp_16_18_fu_636_p2 <= "1" when (signed(data_19_V_read) > signed(ap_const_lv16_0)) else "0";
    tmp_16_19_fu_658_p2 <= "1" when (signed(data_20_V_read) > signed(ap_const_lv16_0)) else "0";
    tmp_16_1_fu_240_p2 <= "1" when (signed(data_1_V_read) > signed(ap_const_lv16_0)) else "0";
    tmp_16_20_fu_680_p2 <= "1" when (signed(data_21_V_read) > signed(ap_const_lv16_0)) else "0";
    tmp_16_21_fu_702_p2 <= "1" when (signed(data_22_V_read) > signed(ap_const_lv16_0)) else "0";
    tmp_16_22_fu_724_p2 <= "1" when (signed(data_23_V_read) > signed(ap_const_lv16_0)) else "0";
    tmp_16_23_fu_746_p2 <= "1" when (signed(data_24_V_read) > signed(ap_const_lv16_0)) else "0";
    tmp_16_2_fu_262_p2 <= "1" when (signed(data_2_V_read) > signed(ap_const_lv16_0)) else "0";
    tmp_16_3_fu_284_p2 <= "1" when (signed(data_3_V_read) > signed(ap_const_lv16_0)) else "0";
    tmp_16_4_fu_306_p2 <= "1" when (signed(data_4_V_read) > signed(ap_const_lv16_0)) else "0";
    tmp_16_5_fu_328_p2 <= "1" when (signed(data_5_V_read) > signed(ap_const_lv16_0)) else "0";
    tmp_16_6_fu_350_p2 <= "1" when (signed(data_6_V_read) > signed(ap_const_lv16_0)) else "0";
    tmp_16_7_fu_372_p2 <= "1" when (signed(data_7_V_read) > signed(ap_const_lv16_0)) else "0";
    tmp_16_8_fu_394_p2 <= "1" when (signed(data_8_V_read) > signed(ap_const_lv16_0)) else "0";
    tmp_16_9_fu_416_p2 <= "1" when (signed(data_9_V_read) > signed(ap_const_lv16_0)) else "0";
    tmp_16_s_fu_438_p2 <= "1" when (signed(data_10_V_read) > signed(ap_const_lv16_0)) else "0";
    tmp_62_fu_246_p1 <= data_1_V_read(15 - 1 downto 0);
    tmp_63_fu_268_p1 <= data_2_V_read(15 - 1 downto 0);
    tmp_64_fu_290_p1 <= data_3_V_read(15 - 1 downto 0);
    tmp_65_fu_312_p1 <= data_4_V_read(15 - 1 downto 0);
    tmp_66_fu_334_p1 <= data_5_V_read(15 - 1 downto 0);
    tmp_67_fu_356_p1 <= data_6_V_read(15 - 1 downto 0);
    tmp_68_fu_378_p1 <= data_7_V_read(15 - 1 downto 0);
    tmp_69_fu_400_p1 <= data_8_V_read(15 - 1 downto 0);
    tmp_70_fu_422_p1 <= data_9_V_read(15 - 1 downto 0);
    tmp_71_fu_444_p1 <= data_10_V_read(15 - 1 downto 0);
    tmp_72_fu_466_p1 <= data_11_V_read(15 - 1 downto 0);
    tmp_73_fu_488_p1 <= data_12_V_read(15 - 1 downto 0);
    tmp_74_fu_510_p1 <= data_13_V_read(15 - 1 downto 0);
    tmp_75_fu_532_p1 <= data_14_V_read(15 - 1 downto 0);
    tmp_76_fu_554_p1 <= data_15_V_read(15 - 1 downto 0);
    tmp_77_fu_576_p1 <= data_16_V_read(15 - 1 downto 0);
    tmp_78_fu_598_p1 <= data_17_V_read(15 - 1 downto 0);
    tmp_79_fu_620_p1 <= data_18_V_read(15 - 1 downto 0);
    tmp_80_fu_642_p1 <= data_19_V_read(15 - 1 downto 0);
    tmp_81_fu_664_p1 <= data_20_V_read(15 - 1 downto 0);
    tmp_82_fu_686_p1 <= data_21_V_read(15 - 1 downto 0);
    tmp_83_fu_708_p1 <= data_22_V_read(15 - 1 downto 0);
    tmp_84_fu_730_p1 <= data_23_V_read(15 - 1 downto 0);
    tmp_85_fu_752_p1 <= data_24_V_read(15 - 1 downto 0);
    tmp_fu_224_p1 <= data_0_V_read(15 - 1 downto 0);
    tmp_s_fu_218_p2 <= "1" when (signed(data_0_V_read) > signed(ap_const_lv16_0)) else "0";
end behav;
