## K14.4 Alphabetical index of AArch32 registers and System instructions

This section is an index of AArch32 registers and System instructions in alphabetical order.

Table K14-27 Alphabetical index of AArch32 Registers

| Register    | Description, see                                                    |
|-------------|---------------------------------------------------------------------|
| ACTLR       | Auxiliary Control Register                                          |
| ACTLR2      | Auxiliary Control Register 2                                        |
| ADFSR       | Auxiliary Data Fault Status Register                                |
| AIDR        | Auxiliary ID Register                                               |
| AIFSR       | Auxiliary Instruction Fault Status Register                         |
| AMAIR0      | Auxiliary Memory Attribute Indirection Register 0                   |
| AMAIR1      | Auxiliary Memory Attribute Indirection Register 1                   |
| AMCFGR      | Activity Monitors Configuration Register                            |
| AMCGCR      | Activity Monitors Counter Group Configuration Register              |
| AMCNTENCLR0 | Activity Monitors Count Enable Clear Register 0                     |
| AMCNTENCLR1 | Activity Monitors Count Enable Clear Register 1                     |
| AMCNTENSET0 | Activity Monitors Count Enable Set Register 0                       |
| AMCNTENSET1 | Activity Monitors Count Enable Set Register 1                       |
| AMCR        | Activity Monitors Control Register                                  |
| AMUSERENR   | Activity Monitors User Enable Register                              |
| APSR        | Application Program Status Register                                 |
| ATS12NSOPR  | Address Translate Stages 1 and 2 Non-secure Only PL1 Read           |
| ATS12NSOPW  | Address Translate Stages 1 and 2 Non-secure Only PL1 Write          |
| ATS12NSOUR  | Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read  |
| ATS12NSOUW  | Address Translate Stages 1 and 2 Non-secure Only Unprivileged Write |
| ATS1CPR     | Address Translate Stage 1 Current state PL1 Read                    |
| ATS1CPRP    | Address Translate Stage 1 Current state PL1 Read PAN                |
| ATS1CPW     | Address Translate Stage 1 Current state PL1 Write                   |
| ATS1CPWP    | Address Translate Stage 1 Current state PL1 Write PAN               |
| ATS1CUR     | Address Translate Stage 1 Current state Unprivileged Read           |
| ATS1CUW     | Address Translate Stage 1 Current state Unprivileged Write          |
| ATS1HR      | Address Translate Stage 1 Hyp mode Read                             |
| ATS1HW      | Address Translate Stage 1 Hyp mode Write                            |
| BPIALL      | Branch Predictor Invalidate All                                     |
| BPIALLIS    | Branch Predictor Invalidate All, Inner Shareable                    |
| BPIMVA      | Branch Predictor Invalidate by VA                                   |
| CCSIDR      | Current Cache Size ID Register                                      |
| CCSIDR2     | Current Cache Size ID Register 2                                    |
| CFPRCTX     | Control Flow Prediction Restriction by Context                      |

| Register      | Description, see                                                |
|---------------|-----------------------------------------------------------------|
| CLIDR         | Cache Level ID Register                                         |
| CNTFRQ        | Counter-timer Frequency register                                |
| CNTHCTL       | Counter-timer Hyp Control register                              |
| CNTHP_CTL     | Counter-timer Hyp Physical Timer Control register               |
| CNTHP_CVAL    | Counter-timer Hyp Physical CompareValue register                |
| CNTHP_TVAL    | Counter-timer Hyp Physical Timer TimerValue register            |
| CNTHPS_CTL    | Counter-timer Secure Physical Timer Control Register (EL2)      |
| CNTHPS_CVAL   | Counter-timer Secure Physical Timer CompareValue Register (EL2) |
| CNTHPS_TVAL   | Counter-timer Secure Physical Timer TimerValue Register (EL2)   |
| CNTHV_CTL     | Counter-timer Virtual Timer Control register (EL2)              |
| CNTHV_CVAL    | Counter-timer Virtual Timer CompareValue register (EL2)         |
| CNTHV_TVAL    | Counter-timer Virtual Timer TimerValue register (EL2)           |
| CNTHVS_CTL    | Counter-timer Secure Virtual Timer Control Register (EL2)       |
| CNTHVS_CVAL   | Counter-timer Secure Virtual Timer CompareValue Register (EL2)  |
| CNTHVS_TVAL   | Counter-timer Secure Virtual Timer TimerValue Register (EL2)    |
| CNTKCTL       | Counter-timer Kernel Control register                           |
| CNTP_CTL      | Counter-timer Physical Timer Control register                   |
| CNTP_CVAL     | Counter-timer Physical Timer CompareValue register              |
| CNTP_TVAL     | Counter-timer Physical Timer TimerValue register                |
| CNTPCT        | Counter-timer Physical Count register                           |
| CNTPCTSS      | Counter-timer Self-Synchronized Physical Count register         |
| CNTV_CTL      | Counter-timer Virtual Timer Control register                    |
| CNTV_CVAL     | Counter-timer Virtual Timer CompareValue register               |
| CNTV_TVAL     | Counter-timer Virtual Timer TimerValue register                 |
| CNTVCT        | Counter-timer Virtual Count register                            |
| CNTVCTSS      | Counter-timer Self-Synchronized Virtual Count register          |
| CNTVOFF       | Counter-timer Virtual Offset register                           |
| CONTEXTIDR    | Context ID Register                                             |
| COSPRCTX      | Clear Other Speculative Prediction Restriction by Context       |
| CP15DMB       | Data Memory Barrier System instruction                          |
| CP15DSB       | Data Synchronization Barrier System instruction                 |
| CP15ISB       | Instruction Synchronization Barrier System instruction          |
| CPACR         | Architectural Feature Access Control Register                   |
| CPPRCTX       | Cache Prefetch Prediction Restriction by Context                |
| CPSR          | Current Program Status Register                                 |
| CSSELR        | Cache Size Selection Register                                   |
| CTR           | Cache Type Register                                             |
| DACR          | Domain Access Control Register                                  |
| DBGAUTHSTATUS | Debug Authentication Status register                            |
| DBGCLAIMCLR   | Debug CLAIM Tag Clear register                                  |

| Register    | Description, see                                             |
|-------------|--------------------------------------------------------------|
| DBGCLAIMSET | Debug CLAIM Tag Set register                                 |
| DBGDCCINT   | DCCInterrupt Enable Register                                 |
| DBGDEVID    | Debug Device ID register 0                                   |
| DBGDEVID1   | Debug Device ID register 1                                   |
| DBGDEVID2   | Debug Device ID register 2                                   |
| DBGDIDR     | Debug ID Register                                            |
| DBGDRAR     | Debug ROMAddress Register                                    |
| DBGDSAR     | Debug Self Address Register                                  |
| DBGDSCRext  | Debug Status and Control Register, External View             |
| DBGDSCRint  | Debug Status and Control Register, Internal View             |
| DBGDTRRXext | Debug OS Lock Data Transfer Register, Receive, External View |
| DBGDTRRXint | Debug Data Transfer Register, Receive                        |
| DBGDTRTXext | Debug OS Lock Data Transfer Register, Transmit               |
| DBGDTRTXint | Debug Data Transfer Register, Transmit                       |
| DBGOSDLR    | Debug OS Double Lock Register                                |
| DBGOSECCR   | Debug OS Lock Exception Catch Control Register               |
| DBGOSLAR    | Debug OS Lock Access Register                                |
| DBGOSLSR    | Debug OS Lock Status Register                                |
| DBGPRCR     | Debug Power Control Register                                 |
| DBGVCR      | Debug Vector Catch Register                                  |
| DBGWFAR     | Debug Watchpoint Fault Address Register                      |
| DCCIMVAC    | Data Cache line Clean and Invalidate by VA to PoC            |
| DCCISW      | Data Cache line Clean and Invalidate by Set-Way              |
| DCCMVAC     | Data Cache line Clean by VA to PoC                           |
| DCCMVAU     | Data Cache line Clean by VA to PoU                           |
| DCCSW       | Data Cache line Clean by Set-Way                             |
| DCIMVAC     | Data Cache line Invalidate by VA to PoC                      |
| DCISW       | Data Cache line Invalidate by Set-Way                        |
| DFAR        | Data Fault Address Register                                  |
| DFSR        | Data Fault Status Register                                   |
| DISR        | Deferred Interrupt Status Register                           |
| DLR         | Debug Link Register                                          |
| DSPSR       | Debug Saved Program Status Register                          |
| DSPSR2      | Debug Saved Process State Register 2                         |
| DTLBIALL    | Data TLB Invalidate All                                      |
| DTLBIASID   | Data TLB Invalidate by ASID match                            |
| DTLBIMVA    | Data TLB Invalidate by VA                                    |
| DVPRCTX     | Data Value Prediction Restriction by Context                 |
| ELR_hyp     | Exception Link Register (Hyp mode)                           |
| ERRIDR      | Error Record ID Register                                     |

| Register   | Description, see                                      |
|------------|-------------------------------------------------------|
| ERRSELR    | Error Record Select Register                          |
| ERXADDR    | Selected Error Record Address Register                |
| ERXADDR2   | Selected Error Record Address Register 2              |
| ERXCTLR    | Selected Error Record Control Register                |
| ERXCTLR2   | Selected Error Record Control Register 2              |
| ERXFR      | Selected Error Record Feature Register                |
| ERXFR2     | Selected Error Record Feature Register 2              |
| ERXMISC0   | Selected Error Record Miscellaneous Register 0        |
| ERXMISC1   | Selected Error Record Miscellaneous Register 1        |
| ERXMISC2   | Selected Error Record Miscellaneous Register 2        |
| ERXMISC3   | Selected Error Record Miscellaneous Register 3        |
| ERXMISC4   | Selected Error Record Miscellaneous Register 4        |
| ERXMISC5   | Selected Error Record Miscellaneous Register 5        |
| ERXMISC6   | Selected Error Record Miscellaneous Register 6        |
| ERXMISC7   | Selected Error Record Miscellaneous Register 7        |
| ERXSTATUS  | Selected Error Record Primary Status Register         |
| FCSEIDR    | FCSE Process ID register                              |
| FPEXC      | Floating-Point Exception Control register             |
| FPSCR      | Floating-Point Status and Control Register            |
| FPSID      | Floating-Point System ID register                     |
| HACR       | Hyp Auxiliary Configuration Register                  |
| HACTLR     | Hyp Auxiliary Control Register                        |
| HACTLR2    | Hyp Auxiliary Control Register 2                      |
| HADFSR     | Hyp Auxiliary Data Fault Status Register              |
| HAIFSR     | Hyp Auxiliary Instruction Fault Status Register       |
| HAMAIR0    | Hyp Auxiliary Memory Attribute Indirection Register 0 |
| HAMAIR1    | Hyp Auxiliary Memory Attribute Indirection Register 1 |
| HCPTR      | Hyp Architectural Feature Trap Register               |
| HCR        | Hyp Configuration Register                            |
| HCR2       | Hyp Configuration Register 2                          |
| HDCR       | Hyp Debug Control Register                            |
| HDFAR      | Hyp Data Fault Address Register                       |
| HIFAR      | Hyp Instruction Fault Address Register                |
| HMAIR0     | Hyp Memory Attribute Indirection Register 0           |
| HMAIR1     | Hyp Memory Attribute Indirection Register 1           |
| HPFAR      | Hyp IPA Fault Address Register                        |
| HRMR       | Hyp Reset Management Register                         |
| HSCTLR     | Hyp System Control Register                           |
| HSR        | Hyp Syndrome Register                                 |
| HSTR       | Hyp System Trap Register                              |

| Register    | Description, see                                                         |
|-------------|--------------------------------------------------------------------------|
| HTCR        | Hyp Translation Control Register                                         |
| HTPIDR      | Hyp Software Thread ID Register                                          |
| HTRFCR      | Hyp Trace Filter Control Register                                        |
| HTTBR       | Hyp Translation Table Base Register                                      |
| HVBAR       | Hyp Vector Base Address Register                                         |
| ICC_ASGI1R  | Interrupt Controller Alias Software Generated Interrupt Group 1 Register |
| ICC_BPR0    | Interrupt Controller Binary Point Register 0                             |
| ICC_BPR1    | Interrupt Controller Binary Point Register 1                             |
| ICC_CTLR    | Interrupt Controller Control Register                                    |
| ICC_DIR     | Interrupt Controller Deactivate Interrupt Register                       |
| ICC_EOIR0   | Interrupt Controller End Of Interrupt Register 0                         |
| ICC_EOIR1   | Interrupt Controller End Of Interrupt Register 1                         |
| ICC_HPPIR0  | Interrupt Controller Highest Priority Pending Interrupt Register 0       |
| ICC_HPPIR1  | Interrupt Controller Highest Priority Pending Interrupt Register 1       |
| ICC_HSRE    | Interrupt Controller Hyp System Register Enable register                 |
| ICC_IAR0    | Interrupt Controller Interrupt Acknowledge Register 0                    |
| ICC_IAR1    | Interrupt Controller Interrupt Acknowledge Register 1                    |
| ICC_IGRPEN0 | Interrupt Controller Interrupt Group 0 Enable register                   |
| ICC_IGRPEN1 | Interrupt Controller Interrupt Group 1 Enable register                   |
| ICC_MCTLR   | Interrupt Controller Monitor Control Register                            |
| ICC_MGRPEN1 | Interrupt Controller Monitor Interrupt Group 1 Enable register           |
| ICC_MSRE    | Interrupt Controller Monitor System Register Enable register             |
| ICC_PMR     | Interrupt Controller Interrupt Priority Mask Register                    |
| ICC_RPR     | Interrupt Controller Running Priority Register                           |
| ICC_SGI0R   | Interrupt Controller Software Generated Interrupt Group 0 Register       |
| ICC_SGI1R   | Interrupt Controller Software Generated Interrupt Group 1 Register       |
| ICC_SRE     | Interrupt Controller System Register Enable register                     |
| ICH_EISR    | Interrupt Controller End of Interrupt Status Register                    |
| ICH_ELRSR   | Interrupt Controller Empty List Register Status Register                 |
| ICH_HCR     | Interrupt Controller Hyp Control Register                                |
| ICH_MISR    | Interrupt Controller Maintenance Interrupt State Register                |
| ICH_VMCR    | Interrupt Controller Virtual Machine Control Register                    |
| ICH_VTR     | Interrupt Controller VGIC Type Register                                  |
| ICIALLU     | Instruction Cache Invalidate All to PoU                                  |
| ICIALLUIS   | Instruction Cache Invalidate All to PoU, Inner Shareable                 |
| ICIMVAU     | Instruction Cache line Invalidate by VA to PoU                           |
| ICV_BPR0    | Interrupt Controller Virtual Binary Point Register 0                     |
| ICV_BPR1    | Interrupt Controller Virtual Binary Point Register 1                     |
| ICV_CTLR    | Interrupt Controller Virtual Control Register                            |
| ICV_DIR     | Interrupt Controller Deactivate Virtual Interrupt Register               |

| Register    | Description, see                                                           |
|-------------|----------------------------------------------------------------------------|
| ICV_EOIR0   | Interrupt Controller Virtual End Of Interrupt Register 0                   |
| ICV_EOIR1   | Interrupt Controller Virtual End Of Interrupt Register 1                   |
| ICV_HPPIR0  | Interrupt Controller Virtual Highest Priority Pending Interrupt Register 0 |
| ICV_HPPIR1  | Interrupt Controller Virtual Highest Priority Pending Interrupt Register 1 |
| ICV_IAR0    | Interrupt Controller Virtual Interrupt Acknowledge Register 0              |
| ICV_IAR1    | Interrupt Controller Virtual Interrupt Acknowledge Register 1              |
| ICV_IGRPEN0 | Interrupt Controller Virtual Interrupt Group 0 Enable register             |
| ICV_IGRPEN1 | Interrupt Controller Virtual Interrupt Group 1 Enable register             |
| ICV_PMR     | Interrupt Controller Virtual Interrupt Priority Mask Register              |
| ICV_RPR     | Interrupt Controller Virtual Running Priority Register                     |
| ID_AFR0     | Auxiliary Feature Register 0                                               |
| ID_DFR0     | Debug Feature Register 0                                                   |
| ID_DFR1     | Debug Feature Register 1                                                   |
| ID_ISAR0    | Instruction Set Attribute Register 0                                       |
| ID_ISAR1    | Instruction Set Attribute Register 1                                       |
| ID_ISAR2    | Instruction Set Attribute Register 2                                       |
| ID_ISAR3    | Instruction Set Attribute Register 3                                       |
| ID_ISAR4    | Instruction Set Attribute Register 4                                       |
| ID_ISAR5    | Instruction Set Attribute Register 5                                       |
| ID_ISAR6    | Instruction Set Attribute Register 6                                       |
| ID_MMFR0    | Memory Model Feature Register 0                                            |
| ID_MMFR1    | Memory Model Feature Register 1                                            |
| ID_MMFR2    | Memory Model Feature Register 2                                            |
| ID_MMFR3    | Memory Model Feature Register 3                                            |
| ID_MMFR4    | Memory Model Feature Register 4                                            |
| ID_MMFR5    | Memory Model Feature Register 5                                            |
| ID_PFR0     | Processor Feature Register 0                                               |
| ID_PFR1     | Processor Feature Register 1                                               |
| ID_PFR2     | Processor Feature Register 2                                               |
| IFAR        | Instruction Fault Address Register                                         |
| IFSR        | Instruction Fault Status Register                                          |
| ISR         | Interrupt Status Register                                                  |
| ITLBIALL    | Instruction TLB Invalidate All                                             |
| ITLBIASID   | Instruction TLB Invalidate by ASID match                                   |
| ITLBIMVA    | Instruction TLB Invalidate by VA                                           |
| JIDR        | Jazelle ID Register                                                        |
| JMCR        | Jazelle Main Configuration Register                                        |
| JOSCR       | Jazelle OS Control Register                                                |
| MAIR0       | Memory Attribute Indirection Register 0                                    |

| Register   | Description, see                                            |
|------------|-------------------------------------------------------------|
| MIDR       | Main ID Register                                            |
| MPIDR      | Multiprocessor Affinity Register                            |
| MVBAR      | Monitor Vector Base Address Register                        |
| MVFR0      | Media and VFP Feature Register 0                            |
| MVFR1      | Media and VFP Feature Register 1                            |
| MVFR2      | Media and VFP Feature Register 2                            |
| NMRR       | Normal Memory Remap Register                                |
| NSACR      | Non-Secure Access Control Register                          |
| PAR        | Physical Address Register                                   |
| PMCCFILTR  | Performance Monitors Cycle Count Filter Register            |
| PMCCNTR    | Performance Monitors Cycle Count Register                   |
| PMCEID0    | Performance Monitors Common Event Identification register 0 |
| PMCEID1    | Performance Monitors Common Event Identification register 1 |
| PMCEID2    | Performance Monitors Common Event Identification register 2 |
| PMCEID3    | Performance Monitors Common Event Identification register 3 |
| PMCNTENCLR | Performance Monitors Count Enable Clear register            |
| PMCNTENSET | Performance Monitors Count Enable Set register              |
| PMCR       | Performance Monitors Control Register                       |
| PMINTENCLR | Performance Monitors Interrupt Enable Clear register        |
| PMINTENSET | Performance Monitors Interrupt Enable Set register          |
| PMMIR      | Performance Monitors Machine Identification Register        |
| PMOVSR     | Performance Monitors Overflow Flag Status Register          |
| PMOVSSET   | Performance Monitors Overflow Flag Status Set register      |
| PMSELR     | Performance Monitors Event Counter Selection Register       |
| PMSWINC    | Performance Monitors Software Increment register            |
| PMUSERENR  | Performance Monitors User Enable Register                   |
| PMXEVCNTR  | Performance Monitors Selected Event Count Register          |
| PMXEVTYPER | Performance Monitors Selected Event Type Register           |
| PRRR       | Primary Region Remap Register                               |
| REVIDR     | Revision ID Register                                        |
| RMR        | Reset Management Register                                   |
| RVBAR      | Reset Vector Base Address Register                          |
| SCR        | Secure Configuration Register                               |
| SCTLR      | System Control Register                                     |
| SDCR       | Secure Debug Control Register                               |
| SDER       | Secure Debug Enable Register                                |
| SPSR       | Saved Program Status Register                               |
| SPSR_abt   | Saved Program Status Register (Abort mode)                  |
| SPSR_fiq   | Saved Program Status Register (FIQ mode)                    |
| SPSR_hyp   | Saved Program Status Register (Hyp mode)                    |

| Register      | Description, see                                                                      |
|---------------|---------------------------------------------------------------------------------------|
| SPSR_irq      | Saved Program Status Register (IRQ mode)                                              |
| SPSR_mon      | Saved Program Status Register (Monitor mode)                                          |
| SPSR_svc      | Saved Program Status Register (Supervisor mode)                                       |
| SPSR_und      | Saved Program Status Register (Undefined mode)                                        |
| TCMTR         | TCMType Register                                                                      |
| TLBIALL       | TLB Invalidate All                                                                    |
| TLBIALLH      | TLB Invalidate All, Hyp mode                                                          |
| TLBIALLHIS    | TLB Invalidate All, Hyp mode, Inner Shareable                                         |
| TLBIALLIS     | TLB Invalidate All, Inner Shareable                                                   |
| TLBIALLNSNH   | TLB Invalidate All, Non-Secure Non-Hyp                                                |
| TLBIALLNSNHIS | TLB Invalidate All, Non-Secure Non-Hyp, Inner Shareable                               |
| TLBIASID      | TLB Invalidate by ASID match                                                          |
| TLBIASIDIS    | TLB Invalidate by ASID match, Inner Shareable                                         |
| TLBIIPAS2     | TLB Invalidate by Intermediate Physical Address, Stage 2                              |
| TLBIIPAS2IS   | TLB Invalidate by Intermediate Physical Address, Stage 2, Inner Shareable             |
| TLBIIPAS2L    | TLB Invalidate by Intermediate Physical Address, Stage 2, Last level                  |
| TLBIIPAS2LIS  | TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, Inner Shareable |
| TLBIMVA       | TLB Invalidate by VA                                                                  |
| TLBIMVAA      | TLB Invalidate by VA, All ASID                                                        |
| TLBIMVAAIS    | TLB Invalidate by VA, All ASID, Inner Shareable                                       |
| TLBIMVAAL     | TLB Invalidate by VA, All ASID, Last level                                            |
| TLBIMVAALIS   | TLB Invalidate by VA, All ASID, Last level, Inner Shareable                           |
| TLBIMVAH      | TLB Invalidate by VA, Hyp mode                                                        |
| TLBIMVAHIS    | TLB Invalidate by VA, Hyp mode, Inner Shareable                                       |
| TLBIMVAIS     | TLB Invalidate by VA, Inner Shareable                                                 |
| TLBIMVAL      | TLB Invalidate by VA, Last level                                                      |
| TLBIMVALH     | TLB Invalidate by VA, Last level, Hyp mode                                            |
| TLBIMVALHIS   | TLB Invalidate by VA, Last level, Hyp mode, Inner Shareable                           |
| TLBIMVALIS    | TLB Invalidate by VA, Last level, Inner Shareable                                     |
| TLBTR         | TLB Type Register                                                                     |
| TPIDRPRW      | PL1 Software Thread ID Register                                                       |
| TPIDRURO      | PL0 Read-Only Software Thread ID Register                                             |
| TPIDRURW      | PL0 Read-Write Software Thread ID Register                                            |
| TRFCR         | Trace Filter Control Register                                                         |
| TTBCR         | Translation Table Base Control Register                                               |
| TTBCR2        | Translation Table Base Control Register 2                                             |
| TTBR0         | Translation Table Base Register 0                                                     |
| TTBR1         | Translation Table Base Register 1                                                     |
| VBAR          | Vector Base Address Register                                                          |

| Register   | Description, see                               |
|------------|------------------------------------------------|
| VDFSR      | Virtual SError Exception Syndrome Register     |
| VDISR      | Virtual Deferred Interrupt Status Register     |
| VMPIDR     | Virtualization Multiprocessor ID Register      |
| VPIDR      | Virtualization Processor ID Register           |
| VTCR       | Virtualization Translation Control Register    |
| VTTBR      | Virtualization Translation Table Base Register |