// Seed: 2826058795
`timescale 1 ps / 1ps
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    input id_3,
    input logic id_4,
    input logic id_5,
    input id_6
    , id_7
);
  logic id_8;
  always @(posedge id_3[1])
    if (1)
      if (1) begin
        SystemTFIdentifier(1);
      end else begin
        id_8 = 1'h0 * id_5;
      end
endmodule
