DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "work"
unitName "busdef"
)
]
libraryRefs [
"ieee"
"work"
]
)
version "25.1"
appVersion "2012.2b (Build 5)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 198,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 53,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "M00_AXI_ACLK"
t "std_logic"
prec "-- Global Clock Signal."
preAdd 0
posAdd 0
o 1
suid 5,0
)
)
uid 586,0
)
*15 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARADDR"
t "std_logic_vector"
b "(C_M00_AXI_ADDR_WIDTH-1 downto 0)"
prec "-- Read address. This signal indicates the initial
  -- address of a read burst transaction."
preAdd 0
posAdd 0
o 55
suid 6,0
)
)
uid 588,0
)
*16 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARBURST"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Burst type. The burst type and the size information,
  -- determine how the address for each transfer within the burst is calculated."
preAdd 0
posAdd 0
o 56
suid 7,0
)
)
uid 590,0
)
*17 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARCACHE"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Memory type. This signal indicates how transactions
  -- are required to progress through a system."
preAdd 0
posAdd 0
o 57
suid 8,0
)
)
uid 592,0
)
*18 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "M00_AXI_ARESETN"
t "std_logic"
prec "-- Global Reset Singal. This Signal is Active Low"
preAdd 0
posAdd 0
o 2
suid 9,0
)
)
uid 594,0
)
*19 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Master Interface Read Address."
preAdd 0
posAdd 0
o 58
suid 10,0
)
)
uid 596,0
)
*20 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARLEN"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Burst length. The burst length gives the exact number of transfers in a burst"
preAdd 0
posAdd 0
o 59
suid 11,0
)
)
uid 598,0
)
*21 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARLOCK"
t "std_logic"
prec "-- Lock type. Provides additional information about the
  -- atomic characteristics of the transfer."
preAdd 0
posAdd 0
o 60
suid 12,0
)
)
uid 600,0
)
*22 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARPROT"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Protection type. This signal indicates the privilege
  -- and security level of the transaction, and whether
  -- the transaction is a data access or an instruction access."
preAdd 0
posAdd 0
o 61
suid 13,0
)
)
uid 602,0
)
*23 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARQOS"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Quality of Service, QoS identifier sent for each read transaction"
preAdd 0
posAdd 0
o 62
suid 14,0
)
)
uid 604,0
)
*24 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "M00_AXI_ARREADY"
t "std_logic"
prec "-- Read address ready. This signal indicates that
  -- the slave is ready to accept an address and associated control signals"
preAdd 0
posAdd 0
o 3
suid 15,0
)
)
uid 606,0
)
*25 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARSIZE"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Burst size. This signal indicates the size of each transfer in the burst"
preAdd 0
posAdd 0
o 63
suid 16,0
)
)
uid 608,0
)
*26 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARUSER"
t "std_logic_vector"
b "(C_M00_AXI_ARUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the read address channel."
preAdd 0
posAdd 0
o 64
suid 17,0
)
)
uid 610,0
)
*27 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARVALID"
t "std_logic"
prec "-- Write address valid. This signal indicates that
  -- the channel is signaling valid read address and control information"
preAdd 0
posAdd 0
o 65
suid 18,0
)
)
uid 612,0
)
*28 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWADDR"
t "std_logic_vector"
b "(C_M00_AXI_ADDR_WIDTH-1 downto 0)"
prec "-- Master Interface Write Address"
preAdd 0
posAdd 0
o 66
suid 19,0
)
)
uid 614,0
)
*29 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWBURST"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Burst type. The burst type and the size information,
  -- determine how the address for each transfer within the burst is calculated."
preAdd 0
posAdd 0
o 67
suid 20,0
)
)
uid 616,0
)
*30 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWCACHE"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Memory type. This signal indicates how transactions
  -- are required to progress through a system."
preAdd 0
posAdd 0
o 68
suid 21,0
)
)
uid 618,0
)
*31 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Master Interface Write Address ID"
preAdd 0
posAdd 0
o 69
suid 22,0
)
)
uid 620,0
)
*32 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWLEN"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Burst length. The burst length gives the exact number of transfers in a burst"
preAdd 0
posAdd 0
o 70
suid 23,0
)
)
uid 622,0
)
*33 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWLOCK"
t "std_logic"
prec "-- Lock type. Provides additional information about the
  -- atomic characteristics of the transfer."
preAdd 0
posAdd 0
o 71
suid 24,0
)
)
uid 624,0
)
*34 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWPROT"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Protection type. This signal indicates the privilege
  -- and security level of the transaction, and whether
  -- the transaction is a data access or an instruction access."
preAdd 0
posAdd 0
o 72
suid 25,0
)
)
uid 626,0
)
*35 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWQOS"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Quality of Service, QoS identifier sent for each write transaction."
preAdd 0
posAdd 0
o 73
suid 26,0
)
)
uid 628,0
)
*36 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "M00_AXI_AWREADY"
t "std_logic"
prec "-- Write address ready. This signal indicates that
  -- the slave is ready to accept an address and associated control signals"
preAdd 0
posAdd 0
o 4
suid 27,0
)
)
uid 630,0
)
*37 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWSIZE"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Burst size. This signal indicates the size of each transfer in the burst"
preAdd 0
posAdd 0
o 74
suid 28,0
)
)
uid 632,0
)
*38 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWUSER"
t "std_logic_vector"
b "(C_M00_AXI_AWUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write address channel."
preAdd 0
posAdd 0
o 75
suid 29,0
)
)
uid 634,0
)
*39 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWVALID"
t "std_logic"
prec "-- Write address valid. This signal indicates that
  -- the channel is signaling valid write address and control information."
preAdd 0
posAdd 0
o 76
suid 30,0
)
)
uid 636,0
)
*40 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "M00_AXI_BID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Master Interface Write Response."
preAdd 0
posAdd 0
o 5
suid 31,0
)
)
uid 638,0
)
*41 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_BREADY"
t "std_logic"
prec "-- Response ready. This signal indicates that the master
  -- can accept a write response."
preAdd 0
posAdd 0
o 77
suid 32,0
)
)
uid 640,0
)
*42 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "M00_AXI_BRESP"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Write response. This signal indicates the status of the write transaction."
preAdd 0
posAdd 0
o 6
suid 33,0
)
)
uid 642,0
)
*43 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "M00_AXI_BUSER"
t "std_logic_vector"
b "(C_M00_AXI_BUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write response channel"
preAdd 0
posAdd 0
o 7
suid 34,0
)
)
uid 644,0
)
*44 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "M00_AXI_BVALID"
t "std_logic"
prec "-- Write response valid. This signal indicates that the
  -- channel is signaling a valid write response."
preAdd 0
posAdd 0
o 8
suid 35,0
)
)
uid 646,0
)
*45 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "M00_AXI_RDATA"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH-1 downto 0)"
prec "-- Master Read Data"
preAdd 0
posAdd 0
o 9
suid 36,0
)
)
uid 648,0
)
*46 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "M00_AXI_RID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Read ID tag. This signal is the identification tag
  -- for the read data group of signals generated by the slave."
preAdd 0
posAdd 0
o 10
suid 37,0
)
)
uid 650,0
)
*47 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "M00_AXI_RLAST"
t "std_logic"
prec "-- Read last. This signal indicates the last transfer in a read burst"
preAdd 0
posAdd 0
o 11
suid 38,0
)
)
uid 652,0
)
*48 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_RREADY"
t "std_logic"
prec "-- Read ready. This signal indicates that the master can
  -- accept the read data and response information."
preAdd 0
posAdd 0
o 78
suid 39,0
)
)
uid 654,0
)
*49 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "M00_AXI_RRESP"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Read response. This signal indicates the status of the read transfer"
preAdd 0
posAdd 0
o 12
suid 40,0
)
)
uid 656,0
)
*50 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "M00_AXI_RUSER"
t "std_logic_vector"
b "(C_M00_AXI_RUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the read address channel."
preAdd 0
posAdd 0
o 13
suid 41,0
)
)
uid 658,0
)
*51 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "M00_AXI_RVALID"
t "std_logic"
prec "-- Read valid. This signal indicates that the channel
  -- is signaling the required read data."
preAdd 0
posAdd 0
o 14
suid 42,0
)
)
uid 660,0
)
*52 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_WDATA"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH-1 downto 0)"
prec "-- Master Interface Write Data."
preAdd 0
posAdd 0
o 79
suid 43,0
)
)
uid 662,0
)
*53 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_WLAST"
t "std_logic"
prec "-- Write last. This signal indicates the last transfer in a write burst."
preAdd 0
posAdd 0
o 80
suid 44,0
)
)
uid 664,0
)
*54 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "M00_AXI_WREADY"
t "std_logic"
prec "-- Write ready. This signal indicates that the slave
  -- can accept the write data."
preAdd 0
posAdd 0
o 15
suid 45,0
)
)
uid 666,0
)
*55 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_WSTRB"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH/8-1 downto 0)"
prec "-- Write strobes. This signal indicates which byte
  -- lanes hold valid data. There is one write strobe
  -- bit for each eight bits of the write data bus."
preAdd 0
posAdd 0
o 81
suid 46,0
)
)
uid 668,0
)
*56 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_WUSER"
t "std_logic_vector"
b "(C_M00_AXI_WUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write data channel."
preAdd 0
posAdd 0
o 82
suid 47,0
)
)
uid 670,0
)
*57 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_WVALID"
t "std_logic"
prec "-- Write valid. This signal indicates that valid write
  -- data and strobes are available"
preAdd 0
posAdd 0
o 83
suid 48,0
)
)
uid 672,0
)
*58 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_aclk"
t "std_logic"
prec "-- Users to add ports here

-- User ports ends
-- Do not modify the ports beyond this line


-- Ports of Axi Slave Bus Interface S00_AXI"
preAdd 0
posAdd 0
o 19
suid 49,0
)
)
uid 674,0
)
*59 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_araddr"
t "std_logic_vector"
b "(C_S00_AXI_ADDR_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 20
suid 50,0
)
)
uid 676,0
)
*60 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_arburst"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 21
suid 51,0
)
)
uid 678,0
)
*61 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_arcache"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 22
suid 52,0
)
)
uid 680,0
)
*62 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_aresetn"
t "std_logic"
preAdd 0
posAdd 0
o 23
suid 53,0
)
)
uid 682,0
)
*63 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_arid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 24
suid 54,0
)
)
uid 684,0
)
*64 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_arlen"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 25
suid 55,0
)
)
uid 686,0
)
*65 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_arlock"
t "std_logic"
preAdd 0
posAdd 0
o 26
suid 56,0
)
)
uid 688,0
)
*66 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_arprot"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 27
suid 57,0
)
)
uid 690,0
)
*67 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_arqos"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 28
suid 58,0
)
)
uid 692,0
)
*68 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_arready"
t "std_logic"
preAdd 0
posAdd 0
o 90
suid 59,0
)
)
uid 694,0
)
*69 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_arregion"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 29
suid 60,0
)
)
uid 696,0
)
*70 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_arsize"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 30
suid 61,0
)
)
uid 698,0
)
*71 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_aruser"
t "std_logic_vector"
b "(C_S00_AXI_ARUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 31
suid 62,0
)
)
uid 700,0
)
*72 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_arvalid"
t "std_logic"
preAdd 0
posAdd 0
o 32
suid 63,0
)
)
uid 702,0
)
*73 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awaddr"
t "std_logic_vector"
b "(C_S00_AXI_ADDR_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 33
suid 64,0
)
)
uid 704,0
)
*74 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awburst"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 34
suid 65,0
)
)
uid 706,0
)
*75 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awcache"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 35
suid 66,0
)
)
uid 708,0
)
*76 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 36
suid 67,0
)
)
uid 710,0
)
*77 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awlen"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 37
suid 68,0
)
)
uid 712,0
)
*78 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awlock"
t "std_logic"
preAdd 0
posAdd 0
o 38
suid 69,0
)
)
uid 714,0
)
*79 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awprot"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 39
suid 70,0
)
)
uid 716,0
)
*80 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awqos"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 40
suid 71,0
)
)
uid 718,0
)
*81 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_awready"
t "std_logic"
preAdd 0
posAdd 0
o 91
suid 72,0
)
)
uid 720,0
)
*82 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awregion"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 41
suid 73,0
)
)
uid 722,0
)
*83 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awsize"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 42
suid 74,0
)
)
uid 724,0
)
*84 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awuser"
t "std_logic_vector"
b "(C_S00_AXI_AWUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 43
suid 75,0
)
)
uid 726,0
)
*85 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_awvalid"
t "std_logic"
preAdd 0
posAdd 0
o 44
suid 76,0
)
)
uid 728,0
)
*86 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_bid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 92
suid 77,0
)
)
uid 730,0
)
*87 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_bready"
t "std_logic"
preAdd 0
posAdd 0
o 45
suid 78,0
)
)
uid 732,0
)
*88 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_bresp"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 93
suid 79,0
)
)
uid 734,0
)
*89 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_buser"
t "std_logic_vector"
b "(C_S00_AXI_BUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 94
suid 80,0
)
)
uid 736,0
)
*90 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_bvalid"
t "std_logic"
preAdd 0
posAdd 0
o 95
suid 81,0
)
)
uid 738,0
)
*91 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_rdata"
t "std_logic_vector"
b "(C_S00_AXI_DATA_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 96
suid 82,0
)
)
uid 740,0
)
*92 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_rid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 97
suid 83,0
)
)
uid 742,0
)
*93 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_rlast"
t "std_logic"
preAdd 0
posAdd 0
o 98
suid 84,0
)
)
uid 744,0
)
*94 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_rready"
t "std_logic"
preAdd 0
posAdd 0
o 46
suid 85,0
)
)
uid 746,0
)
*95 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_rresp"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 99
suid 86,0
)
)
uid 748,0
)
*96 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_ruser"
t "std_logic_vector"
b "(C_S00_AXI_RUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 100
suid 87,0
)
)
uid 750,0
)
*97 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_rvalid"
t "std_logic"
preAdd 0
posAdd 0
o 101
suid 88,0
)
)
uid 752,0
)
*98 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_wdata"
t "std_logic_vector"
b "(C_S00_AXI_DATA_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 47
suid 89,0
)
)
uid 754,0
)
*99 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_wlast"
t "std_logic"
preAdd 0
posAdd 0
o 48
suid 90,0
)
)
uid 756,0
)
*100 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_wready"
t "std_logic"
preAdd 0
posAdd 0
o 102
suid 91,0
)
)
uid 758,0
)
*101 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_wstrb"
t "std_logic_vector"
b "((C_S00_AXI_DATA_WIDTH/8)-1 downto 0)"
preAdd 0
posAdd 0
o 49
suid 92,0
)
)
uid 760,0
)
*102 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_wuser"
t "std_logic_vector"
b "(C_S00_AXI_WUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 50
suid 93,0
)
)
uid 762,0
)
*103 (LogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_wvalid"
t "std_logic"
preAdd 0
posAdd 0
o 51
suid 94,0
)
)
uid 764,0
)
*104 (LogPort
port (LogicalPort
decl (Decl
n "hdl_enable_o"
t "std_logic"
o 16
suid 153,0
)
)
uid 2116,0
)
*105 (LogPort
port (LogicalPort
m 1
decl (Decl
n "hdl_enable_i"
t "std_logic"
o 85
suid 154,0
)
)
uid 2118,0
)
*106 (LogPort
port (LogicalPort
decl (Decl
n "source_rdy"
t "std_logic"
o 54
suid 156,0
)
)
uid 2122,0
)
*107 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "reset"
t "std_logic"
posAdd 0
o 89
suid 175,0
)
)
uid 2321,0
)
*108 (LogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "clk"
t "std_logic"
prec "-- Users to add ports here"
preAdd 0
o 84
suid 176,0
)
)
uid 2323,0
)
*109 (LogPort
port (LogicalPort
decl (Decl
n "port_signals_source"
t "std_logic_vector"
b "(C_SLOT_NUM*16-1 DOWNTO 0)"
o 18
suid 177,0
)
)
uid 2335,0
)
*110 (LogPort
port (LogicalPort
m 1
decl (Decl
n "port_signals_sink"
t "std_logic_vector"
b "(C_SLOT_NUM*16-1  DOWNTO 0)"
o 88
suid 178,0
)
)
uid 2337,0
)
*111 (LogPort
port (LogicalPort
m 1
decl (Decl
n "sbus_addr"
t "std_logic_vector"
b "(15 downto 0)"
o 103
suid 179,0
)
)
uid 2349,0
)
*112 (LogPort
port (LogicalPort
m 1
decl (Decl
n "sbus_wdata"
t "std_logic_vector"
b "(31 downto 0)"
o 105
suid 180,0
)
)
uid 2351,0
)
*113 (LogPort
port (LogicalPort
m 1
decl (Decl
n "sbus_we"
t "std_logic"
o 106
suid 181,0
)
)
uid 2353,0
)
*114 (LogPort
port (LogicalPort
m 1
decl (Decl
n "sbus_rd"
t "std_logic"
o 104
suid 182,0
)
)
uid 2355,0
)
*115 (LogPort
port (LogicalPort
decl (Decl
n "sbus_rdata"
t "std_logic_vector"
b "(31 downto 0)"
o 53
suid 183,0
)
)
uid 2357,0
)
*116 (LogPort
port (LogicalPort
decl (Decl
n "sbus_ack"
t "std_logic"
o 52
suid 184,0
)
)
uid 2359,0
)
*117 (LogPort
port (LogicalPort
m 1
decl (Decl
n "irq"
t "std_logic"
o 87
suid 186,0
)
)
uid 2538,0
)
*118 (LogPort
port (LogicalPort
decl (Decl
n "hdl_signals_sink"
t "std_logic_vector"
b "(479 DOWNTO 0)"
o 17
suid 196,0
)
)
uid 3004,0
)
*119 (LogPort
port (LogicalPort
m 1
decl (Decl
n "hdl_signals_source"
t "std_logic_vector"
b "(479 downto 0)"
o 86
suid 197,0
)
)
uid 3006,0
)
*120 (LogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "sync_mst"
t "std_logic_vector"
b "(C_SYNC_WIDTH-1 downto 0)"
o 107
suid 198,0
)
)
uid 3422,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 66,0
optionalChildren [
*121 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *122 (MRCItem
litem &1
pos 107
dimension 20
)
uid 68,0
optionalChildren [
*123 (MRCItem
litem &2
pos 0
dimension 20
uid 69,0
)
*124 (MRCItem
litem &3
pos 1
dimension 23
uid 70,0
)
*125 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 71,0
)
*126 (MRCItem
litem &14
pos 0
dimension 20
uid 587,0
)
*127 (MRCItem
litem &15
pos 19
dimension 20
uid 589,0
)
*128 (MRCItem
litem &16
pos 33
dimension 20
uid 591,0
)
*129 (MRCItem
litem &17
pos 37
dimension 20
uid 593,0
)
*130 (MRCItem
litem &18
pos 1
dimension 20
uid 595,0
)
*131 (MRCItem
litem &19
pos 15
dimension 20
uid 597,0
)
*132 (MRCItem
litem &20
pos 10
dimension 20
uid 599,0
)
*133 (MRCItem
litem &21
pos 4
dimension 20
uid 601,0
)
*134 (MRCItem
litem &22
pos 41
dimension 20
uid 603,0
)
*135 (MRCItem
litem &23
pos 42
dimension 20
uid 605,0
)
*136 (MRCItem
litem &24
pos 18
dimension 20
uid 607,0
)
*137 (MRCItem
litem &25
pos 34
dimension 20
uid 609,0
)
*138 (MRCItem
litem &26
pos 40
dimension 20
uid 611,0
)
*139 (MRCItem
litem &27
pos 8
dimension 20
uid 613,0
)
*140 (MRCItem
litem &28
pos 16
dimension 20
uid 615,0
)
*141 (MRCItem
litem &29
pos 26
dimension 20
uid 617,0
)
*142 (MRCItem
litem &30
pos 28
dimension 20
uid 619,0
)
*143 (MRCItem
litem &31
pos 22
dimension 20
uid 621,0
)
*144 (MRCItem
litem &32
pos 25
dimension 20
uid 623,0
)
*145 (MRCItem
litem &33
pos 43
dimension 20
uid 625,0
)
*146 (MRCItem
litem &34
pos 17
dimension 20
uid 627,0
)
*147 (MRCItem
litem &35
pos 20
dimension 20
uid 629,0
)
*148 (MRCItem
litem &36
pos 32
dimension 20
uid 631,0
)
*149 (MRCItem
litem &37
pos 24
dimension 20
uid 633,0
)
*150 (MRCItem
litem &38
pos 21
dimension 20
uid 635,0
)
*151 (MRCItem
litem &39
pos 7
dimension 20
uid 637,0
)
*152 (MRCItem
litem &40
pos 6
dimension 20
uid 639,0
)
*153 (MRCItem
litem &41
pos 9
dimension 20
uid 641,0
)
*154 (MRCItem
litem &42
pos 36
dimension 20
uid 643,0
)
*155 (MRCItem
litem &43
pos 2
dimension 20
uid 645,0
)
*156 (MRCItem
litem &44
pos 12
dimension 20
uid 647,0
)
*157 (MRCItem
litem &45
pos 30
dimension 20
uid 649,0
)
*158 (MRCItem
litem &46
pos 27
dimension 20
uid 651,0
)
*159 (MRCItem
litem &47
pos 38
dimension 20
uid 653,0
)
*160 (MRCItem
litem &48
pos 5
dimension 20
uid 655,0
)
*161 (MRCItem
litem &49
pos 23
dimension 20
uid 657,0
)
*162 (MRCItem
litem &50
pos 29
dimension 20
uid 659,0
)
*163 (MRCItem
litem &51
pos 39
dimension 20
uid 661,0
)
*164 (MRCItem
litem &52
pos 14
dimension 20
uid 663,0
)
*165 (MRCItem
litem &53
pos 3
dimension 20
uid 665,0
)
*166 (MRCItem
litem &54
pos 31
dimension 20
uid 667,0
)
*167 (MRCItem
litem &55
pos 13
dimension 20
uid 669,0
)
*168 (MRCItem
litem &56
pos 11
dimension 20
uid 671,0
)
*169 (MRCItem
litem &57
pos 35
dimension 20
uid 673,0
)
*170 (MRCItem
litem &58
pos 77
dimension 20
uid 675,0
)
*171 (MRCItem
litem &59
pos 49
dimension 20
uid 677,0
)
*172 (MRCItem
litem &60
pos 52
dimension 20
uid 679,0
)
*173 (MRCItem
litem &61
pos 54
dimension 20
uid 681,0
)
*174 (MRCItem
litem &62
pos 76
dimension 20
uid 683,0
)
*175 (MRCItem
litem &63
pos 48
dimension 20
uid 685,0
)
*176 (MRCItem
litem &64
pos 50
dimension 20
uid 687,0
)
*177 (MRCItem
litem &65
pos 53
dimension 20
uid 689,0
)
*178 (MRCItem
litem &66
pos 55
dimension 20
uid 691,0
)
*179 (MRCItem
litem &67
pos 56
dimension 20
uid 693,0
)
*180 (MRCItem
litem &68
pos 67
dimension 20
uid 695,0
)
*181 (MRCItem
litem &69
pos 57
dimension 20
uid 697,0
)
*182 (MRCItem
litem &70
pos 51
dimension 20
uid 699,0
)
*183 (MRCItem
litem &71
pos 58
dimension 20
uid 701,0
)
*184 (MRCItem
litem &72
pos 59
dimension 20
uid 703,0
)
*185 (MRCItem
litem &73
pos 75
dimension 20
uid 705,0
)
*186 (MRCItem
litem &74
pos 88
dimension 20
uid 707,0
)
*187 (MRCItem
litem &75
pos 86
dimension 20
uid 709,0
)
*188 (MRCItem
litem &76
pos 78
dimension 20
uid 711,0
)
*189 (MRCItem
litem &77
pos 74
dimension 20
uid 713,0
)
*190 (MRCItem
litem &78
pos 87
dimension 20
uid 715,0
)
*191 (MRCItem
litem &79
pos 85
dimension 20
uid 717,0
)
*192 (MRCItem
litem &80
pos 84
dimension 20
uid 719,0
)
*193 (MRCItem
litem &81
pos 61
dimension 20
uid 721,0
)
*194 (MRCItem
litem &82
pos 83
dimension 20
uid 723,0
)
*195 (MRCItem
litem &83
pos 89
dimension 20
uid 725,0
)
*196 (MRCItem
litem &84
pos 82
dimension 20
uid 727,0
)
*197 (MRCItem
litem &85
pos 81
dimension 20
uid 729,0
)
*198 (MRCItem
litem &86
pos 63
dimension 20
uid 731,0
)
*199 (MRCItem
litem &87
pos 47
dimension 20
uid 733,0
)
*200 (MRCItem
litem &88
pos 64
dimension 20
uid 735,0
)
*201 (MRCItem
litem &89
pos 65
dimension 20
uid 737,0
)
*202 (MRCItem
litem &90
pos 66
dimension 20
uid 739,0
)
*203 (MRCItem
litem &91
pos 69
dimension 20
uid 741,0
)
*204 (MRCItem
litem &92
pos 68
dimension 20
uid 743,0
)
*205 (MRCItem
litem &93
pos 71
dimension 20
uid 745,0
)
*206 (MRCItem
litem &94
pos 60
dimension 20
uid 747,0
)
*207 (MRCItem
litem &95
pos 70
dimension 20
uid 749,0
)
*208 (MRCItem
litem &96
pos 72
dimension 20
uid 751,0
)
*209 (MRCItem
litem &97
pos 73
dimension 20
uid 753,0
)
*210 (MRCItem
litem &98
pos 80
dimension 20
uid 755,0
)
*211 (MRCItem
litem &99
pos 44
dimension 20
uid 757,0
)
*212 (MRCItem
litem &100
pos 62
dimension 20
uid 759,0
)
*213 (MRCItem
litem &101
pos 79
dimension 20
uid 761,0
)
*214 (MRCItem
litem &102
pos 45
dimension 20
uid 763,0
)
*215 (MRCItem
litem &103
pos 46
dimension 20
uid 765,0
)
*216 (MRCItem
litem &104
pos 90
dimension 20
uid 2115,0
)
*217 (MRCItem
litem &105
pos 91
dimension 20
uid 2117,0
)
*218 (MRCItem
litem &106
pos 92
dimension 20
uid 2121,0
)
*219 (MRCItem
litem &107
pos 93
dimension 20
uid 2320,0
)
*220 (MRCItem
litem &108
pos 94
dimension 20
uid 2322,0
)
*221 (MRCItem
litem &109
pos 95
dimension 20
uid 2334,0
)
*222 (MRCItem
litem &110
pos 96
dimension 20
uid 2336,0
)
*223 (MRCItem
litem &111
pos 97
dimension 20
uid 2348,0
)
*224 (MRCItem
litem &112
pos 98
dimension 20
uid 2350,0
)
*225 (MRCItem
litem &113
pos 99
dimension 20
uid 2352,0
)
*226 (MRCItem
litem &114
pos 100
dimension 20
uid 2354,0
)
*227 (MRCItem
litem &115
pos 101
dimension 20
uid 2356,0
)
*228 (MRCItem
litem &116
pos 102
dimension 20
uid 2358,0
)
*229 (MRCItem
litem &117
pos 103
dimension 20
uid 2537,0
)
*230 (MRCItem
litem &118
pos 104
dimension 20
uid 3003,0
)
*231 (MRCItem
litem &119
pos 105
dimension 20
uid 3005,0
)
*232 (MRCItem
litem &120
pos 106
dimension 20
uid 3421,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 72,0
optionalChildren [
*233 (MRCItem
litem &5
pos 0
dimension 20
uid 73,0
)
*234 (MRCItem
litem &7
pos 1
dimension 50
uid 74,0
)
*235 (MRCItem
litem &8
pos 2
dimension 100
uid 75,0
)
*236 (MRCItem
litem &9
pos 3
dimension 50
uid 76,0
)
*237 (MRCItem
litem &10
pos 4
dimension 100
uid 77,0
)
*238 (MRCItem
litem &11
pos 5
dimension 100
uid 78,0
)
*239 (MRCItem
litem &12
pos 6
dimension 50
uid 79,0
)
*240 (MRCItem
litem &13
pos 7
dimension 80
uid 80,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 67,0
vaOverrides [
]
)
]
)
uid 52,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *241 (LEmptyRow
)
uid 82,0
optionalChildren [
*242 (RefLabelRowHdr
)
*243 (TitleRowHdr
)
*244 (FilterRowHdr
)
*245 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*246 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*247 (GroupColHdr
tm "GroupColHdrMgr"
)
*248 (NameColHdr
tm "GenericNameColHdrMgr"
)
*249 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*250 (InitColHdr
tm "GenericValueColHdrMgr"
)
*251 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*252 (EolColHdr
tm "GenericEolColHdrMgr"
)
*253 (LogGeneric
generic (GiElement
name "C_M00_AXI_ADDR_WIDTH"
type "integer"
value "64"
)
uid 1081,0
)
*254 (LogGeneric
generic (GiElement
name "C_M00_AXI_ARUSER_WIDTH"
type "integer"
value "0"
)
uid 1083,0
)
*255 (LogGeneric
generic (GiElement
name "C_M00_AXI_AWUSER_WIDTH"
type "integer"
value "0"
)
uid 1085,0
)
*256 (LogGeneric
generic (GiElement
name "C_M00_AXI_BURST_LEN"
type "integer"
value "16"
)
uid 1087,0
)
*257 (LogGeneric
generic (GiElement
name "C_M00_AXI_BUSER_WIDTH"
type "integer"
value "0"
)
uid 1089,0
)
*258 (LogGeneric
generic (GiElement
name "C_M00_AXI_DATA_WIDTH"
type "integer"
value "64"
)
uid 1091,0
)
*259 (LogGeneric
generic (GiElement
name "C_M00_AXI_ID_WIDTH"
type "integer"
value "1"
)
uid 1093,0
)
*260 (LogGeneric
generic (GiElement
name "C_M00_AXI_RUSER_WIDTH"
type "integer"
value "0"
)
uid 1095,0
)
*261 (LogGeneric
generic (GiElement
name "C_M00_AXI_TARGET_SLAVE_BASE_ADDR"
type "std_logic_vector"
value "x\"40000000\""
pr "-- Parameters of Axi Master Bus Interface M00_AXI"
apr 0
)
uid 1097,0
)
*262 (LogGeneric
generic (GiElement
name "C_M00_AXI_WUSER_WIDTH"
type "integer"
value "0"
)
uid 1099,0
)
*263 (LogGeneric
generic (GiElement
name "C_S00_AXI_ADDR_WIDTH"
type "integer"
value "18"
)
uid 1101,0
)
*264 (LogGeneric
generic (GiElement
name "C_S00_AXI_ARUSER_WIDTH"
type "integer"
value "0"
)
uid 1103,0
)
*265 (LogGeneric
generic (GiElement
name "C_S00_AXI_AWUSER_WIDTH"
type "integer"
value "0"
)
uid 1105,0
)
*266 (LogGeneric
generic (GiElement
name "C_S00_AXI_BUSER_WIDTH"
type "integer"
value "0"
)
uid 1107,0
)
*267 (LogGeneric
generic (GiElement
name "C_S00_AXI_DATA_WIDTH"
type "integer"
value "32"
)
uid 1109,0
)
*268 (LogGeneric
generic (GiElement
name "C_S00_AXI_ID_WIDTH"
type "integer"
value "1"
pr "-- Users to add parameters here

-- User parameters ends
-- Do not modify the parameters beyond this line


-- Parameters of Axi Slave Bus Interface S00_AXI"
apr 0
)
uid 1111,0
)
*269 (LogGeneric
generic (GiElement
name "C_S00_AXI_RUSER_WIDTH"
type "integer"
value "0"
)
uid 1113,0
)
*270 (LogGeneric
generic (GiElement
name "C_S00_AXI_WUSER_WIDTH"
type "integer"
value "0"
)
uid 1115,0
)
*271 (LogGeneric
generic (GiElement
name "C_SLV_ADDR_WIDTH"
type "integer"
value "16"
)
uid 1260,0
)
*272 (LogGeneric
generic (GiElement
name "C_SLV_DATA_WIDTH"
type "integer"
value "32"
)
uid 1262,0
)
*273 (LogGeneric
generic (GiElement
name "C_SLOT_NUM"
type "integer"
value "30"
)
uid 3386,0
)
*274 (LogGeneric
generic (GiElement
name "C_SYNC_WIDTH"
type "integer"
value "8"
)
uid 3396,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 94,0
optionalChildren [
*275 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *276 (MRCItem
litem &241
pos 22
dimension 20
)
uid 96,0
optionalChildren [
*277 (MRCItem
litem &242
pos 0
dimension 20
uid 97,0
)
*278 (MRCItem
litem &243
pos 1
dimension 23
uid 98,0
)
*279 (MRCItem
litem &244
pos 2
hidden 1
dimension 20
uid 99,0
)
*280 (MRCItem
litem &253
pos 0
dimension 20
uid 1082,0
)
*281 (MRCItem
litem &254
pos 1
dimension 20
uid 1084,0
)
*282 (MRCItem
litem &255
pos 2
dimension 20
uid 1086,0
)
*283 (MRCItem
litem &256
pos 3
dimension 20
uid 1088,0
)
*284 (MRCItem
litem &257
pos 4
dimension 20
uid 1090,0
)
*285 (MRCItem
litem &258
pos 5
dimension 20
uid 1092,0
)
*286 (MRCItem
litem &259
pos 6
dimension 20
uid 1094,0
)
*287 (MRCItem
litem &260
pos 7
dimension 20
uid 1096,0
)
*288 (MRCItem
litem &261
pos 8
dimension 20
uid 1098,0
)
*289 (MRCItem
litem &262
pos 9
dimension 20
uid 1100,0
)
*290 (MRCItem
litem &263
pos 10
dimension 20
uid 1102,0
)
*291 (MRCItem
litem &264
pos 11
dimension 20
uid 1104,0
)
*292 (MRCItem
litem &265
pos 12
dimension 20
uid 1106,0
)
*293 (MRCItem
litem &266
pos 13
dimension 20
uid 1108,0
)
*294 (MRCItem
litem &267
pos 14
dimension 20
uid 1110,0
)
*295 (MRCItem
litem &268
pos 15
dimension 20
uid 1112,0
)
*296 (MRCItem
litem &269
pos 16
dimension 20
uid 1114,0
)
*297 (MRCItem
litem &270
pos 17
dimension 20
uid 1116,0
)
*298 (MRCItem
litem &271
pos 18
dimension 20
uid 1261,0
)
*299 (MRCItem
litem &272
pos 19
dimension 20
uid 1263,0
)
*300 (MRCItem
litem &273
pos 20
dimension 20
uid 3387,0
)
*301 (MRCItem
litem &274
pos 21
dimension 20
uid 3397,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 100,0
optionalChildren [
*302 (MRCItem
litem &245
pos 0
dimension 20
uid 101,0
)
*303 (MRCItem
litem &247
pos 1
dimension 50
uid 102,0
)
*304 (MRCItem
litem &248
pos 2
dimension 251
uid 103,0
)
*305 (MRCItem
litem &249
pos 3
dimension 100
uid 104,0
)
*306 (MRCItem
litem &250
pos 4
dimension 50
uid 105,0
)
*307 (MRCItem
litem &251
pos 5
dimension 50
uid 106,0
)
*308 (MRCItem
litem &252
pos 6
dimension 330
uid 107,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 95,0
vaOverrides [
]
)
]
)
uid 81,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "E:\\vivado\\ip_repo\\signal_connector_1.0\\hdl"
)
(vvPair
variable "HDSDir"
value "E:\\vivado\\ip_repo\\signal_connector_1.0\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "E:\\vivado\\ip_repo\\signal_connector_1.0\\hds\\signal_connector_v1_0\\symbol.sb.info"
)
(vvPair
variable "SideDataUserDir"
value "E:\\vivado\\ip_repo\\signal_connector_1.0\\hds\\signal_connector_v1_0\\symbol.sb.user"
)
(vvPair
variable "SourceDir"
value "E:\\vivado\\ip_repo\\signal_connector_1.0\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "symbol"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "E:\\vivado\\ip_repo\\signal_connector_1.0\\hds\\signal_connector_v1_0"
)
(vvPair
variable "d_logical"
value "E:\\vivado\\ip_repo\\signal_connector_1.0\\hds\\signal_connector_v1_0"
)
(vvPair
variable "date"
value "05.12.2015"
)
(vvPair
variable "day"
value "Sa"
)
(vvPair
variable "day_long"
value "Samstag"
)
(vvPair
variable "dd"
value "05"
)
(vvPair
variable "entity_name"
value "signal_connector_v1_0"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "symbol.sb"
)
(vvPair
variable "f_logical"
value "symbol.sb"
)
(vvPair
variable "f_noext"
value "symbol"
)
(vvPair
variable "graphical_source_author"
value "Administratoren"
)
(vvPair
variable "graphical_source_date"
value "12/05/15"
)
(vvPair
variable "graphical_source_group"
value "Personal AEE"
)
(vvPair
variable "graphical_source_time"
value "20:15:28"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "KPERSM7467"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "signal_connector"
)
(vvPair
variable "library_downstream_ISEPARInvoke"
value "E:/vivado/ip_repo/signal_connector/ise"
)
(vvPair
variable "library_downstream_ImpactInvoke"
value "E:/vivado/ip_repo/signal_connector/ise"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "E:/vivado/ip_repo/signal_connector_1.0/work"
)
(vvPair
variable "library_downstream_ModelSimSimulator"
value "E:/vivado/ip_repo/jpec_an4_1.0/work"
)
(vvPair
variable "library_downstream_XSTDataPrep"
value "E:/vivado/ip_repo/signal_connector/ise"
)
(vvPair
variable "mm"
value "12"
)
(vvPair
variable "module_name"
value "signal_connector_v1_0"
)
(vvPair
variable "month"
value "Dez"
)
(vvPair
variable "month_long"
value "Dezember"
)
(vvPair
variable "p"
value "E:\\vivado\\ip_repo\\signal_connector_1.0\\hds\\signal_connector_v1_0\\symbol.sb"
)
(vvPair
variable "p_logical"
value "E:\\vivado\\ip_repo\\signal_connector_1.0\\hds\\signal_connector_v1_0\\symbol.sb"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "HDL"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\MentorGraphics\\modeltech64_10.2c\\win64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "sb"
)
(vvPair
variable "this_file"
value "symbol"
)
(vvPair
variable "this_file_logical"
value "symbol"
)
(vvPair
variable "time"
value "20:15:28"
)
(vvPair
variable "unit"
value "signal_connector_v1_0"
)
(vvPair
variable "user"
value "net"
)
(vvPair
variable "version"
value "2012.2b (Build 5)"
)
(vvPair
variable "view"
value "symbol"
)
(vvPair
variable "year"
value "2015"
)
(vvPair
variable "yy"
value "15"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 51,0
optionalChildren [
*309 (SymbolBody
uid 8,0
optionalChildren [
*310 (CptPort
uid 128,0
ps "OnEdgeStrategy"
shape (Triangle
uid 129,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,23625,15000,24375"
)
tg (CPTG
uid 130,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 131,0
va (VaSet
font "arial,8,0"
)
xt "16000,23500,22300,24500"
st "M00_AXI_ACLK"
blo "16000,24300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 132,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,2000,66500,3600"
st "-- Global Clock Signal.
M00_AXI_ACLK        : in     std_logic  ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "M00_AXI_ACLK"
t "std_logic"
prec "-- Global Clock Signal."
preAdd 0
posAdd 0
o 1
suid 5,0
)
)
)
*311 (CptPort
uid 133,0
ps "OnEdgeStrategy"
shape (Triangle
uid 134,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,56625,15000,57375"
)
tg (CPTG
uid 135,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 136,0
va (VaSet
font "arial,8,0"
)
xt "16000,56500,36800,57500"
st "M00_AXI_ARADDR : (C_M00_AXI_ADDR_WIDTH-1:0)"
blo "16000,57300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 137,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,67600,86500,70000"
st "-- Read address. This signal indicates the initial
  -- address of a read burst transaction.
M00_AXI_ARADDR      : out    std_logic_vector (C_M00_AXI_ADDR_WIDTH-1 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARADDR"
t "std_logic_vector"
b "(C_M00_AXI_ADDR_WIDTH-1 downto 0)"
prec "-- Read address. This signal indicates the initial
  -- address of a read burst transaction."
preAdd 0
posAdd 0
o 55
suid 6,0
)
)
)
*312 (CptPort
uid 138,0
ps "OnEdgeStrategy"
shape (Triangle
uid 139,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,59625,15000,60375"
)
tg (CPTG
uid 140,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 141,0
va (VaSet
font "arial,8,0"
)
xt "16000,59500,26700,60500"
st "M00_AXI_ARBURST : (1:0)"
blo "16000,60300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 142,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,70000,86000,72400"
st "-- Burst type. The burst type and the size information,
  -- determine how the address for each transfer within the burst is calculated.
M00_AXI_ARBURST     : out    std_logic_vector (1 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARBURST"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Burst type. The burst type and the size information,
  -- determine how the address for each transfer within the burst is calculated."
preAdd 0
posAdd 0
o 56
suid 7,0
)
)
)
*313 (CptPort
uid 143,0
ps "OnEdgeStrategy"
shape (Triangle
uid 144,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,61625,15000,62375"
)
tg (CPTG
uid 145,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 146,0
va (VaSet
font "arial,8,0"
)
xt "16000,61500,26800,62500"
st "M00_AXI_ARCACHE : (3:0)"
blo "16000,62300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 147,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,72400,76000,74800"
st "-- Memory type. This signal indicates how transactions
  -- are required to progress through a system.
M00_AXI_ARCACHE     : out    std_logic_vector (3 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARCACHE"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Memory type. This signal indicates how transactions
  -- are required to progress through a system."
preAdd 0
posAdd 0
o 57
suid 8,0
)
)
)
*314 (CptPort
uid 148,0
ps "OnEdgeStrategy"
shape (Triangle
uid 149,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,24625,15000,25375"
)
tg (CPTG
uid 150,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 151,0
va (VaSet
font "arial,8,0"
)
xt "16000,24500,24000,25500"
st "M00_AXI_ARESETN"
blo "16000,25300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 152,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,3600,70500,5200"
st "-- Global Reset Singal. This Signal is Active Low
M00_AXI_ARESETN     : in     std_logic  ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "M00_AXI_ARESETN"
t "std_logic"
prec "-- Global Reset Singal. This Signal is Active Low"
preAdd 0
posAdd 0
o 2
suid 9,0
)
)
)
*315 (CptPort
uid 153,0
ps "OnEdgeStrategy"
shape (Triangle
uid 154,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,55625,15000,56375"
)
tg (CPTG
uid 155,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 156,0
va (VaSet
font "arial,8,0"
)
xt "16000,55500,33400,56500"
st "M00_AXI_ARID : (C_M00_AXI_ID_WIDTH-1:0)"
blo "16000,56300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 157,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,74800,85500,76400"
st "-- Master Interface Read Address.
M00_AXI_ARID        : out    std_logic_vector (C_M00_AXI_ID_WIDTH-1 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Master Interface Read Address."
preAdd 0
posAdd 0
o 58
suid 10,0
)
)
)
*316 (CptPort
uid 158,0
ps "OnEdgeStrategy"
shape (Triangle
uid 159,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,57625,15000,58375"
)
tg (CPTG
uid 160,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 161,0
va (VaSet
font "arial,8,0"
)
xt "16000,57500,25500,58500"
st "M00_AXI_ARLEN : (7:0)"
blo "16000,58300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 162,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,76400,86000,78000"
st "-- Burst length. The burst length gives the exact number of transfers in a burst
M00_AXI_ARLEN       : out    std_logic_vector (7 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARLEN"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Burst length. The burst length gives the exact number of transfers in a burst"
preAdd 0
posAdd 0
o 59
suid 11,0
)
)
)
*317 (CptPort
uid 163,0
ps "OnEdgeStrategy"
shape (Triangle
uid 164,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,60625,15000,61375"
)
tg (CPTG
uid 165,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 166,0
va (VaSet
font "arial,8,0"
)
xt "16000,60500,23500,61500"
st "M00_AXI_ARLOCK"
blo "16000,61300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 167,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,78000,73500,80400"
st "-- Lock type. Provides additional information about the
  -- atomic characteristics of the transfer.
M00_AXI_ARLOCK      : out    std_logic  ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARLOCK"
t "std_logic"
prec "-- Lock type. Provides additional information about the
  -- atomic characteristics of the transfer."
preAdd 0
posAdd 0
o 60
suid 12,0
)
)
)
*318 (CptPort
uid 168,0
ps "OnEdgeStrategy"
shape (Triangle
uid 169,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,62625,15000,63375"
)
tg (CPTG
uid 170,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 171,0
va (VaSet
font "arial,8,0"
)
xt "16000,62500,26200,63500"
st "M00_AXI_ARPROT : (2:0)"
blo "16000,63300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 172,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,80400,77500,83600"
st "-- Protection type. This signal indicates the privilege
  -- and security level of the transaction, and whether
  -- the transaction is a data access or an instruction access.
M00_AXI_ARPROT      : out    std_logic_vector (2 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARPROT"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Protection type. This signal indicates the privilege
  -- and security level of the transaction, and whether
  -- the transaction is a data access or an instruction access."
preAdd 0
posAdd 0
o 61
suid 13,0
)
)
)
*319 (CptPort
uid 173,0
ps "OnEdgeStrategy"
shape (Triangle
uid 174,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,63625,15000,64375"
)
tg (CPTG
uid 175,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 176,0
va (VaSet
font "arial,8,0"
)
xt "16000,63500,25700,64500"
st "M00_AXI_ARQOS : (3:0)"
blo "16000,64300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 177,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,83600,80000,85200"
st "-- Quality of Service, QoS identifier sent for each read transaction
M00_AXI_ARQOS       : out    std_logic_vector (3 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARQOS"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Quality of Service, QoS identifier sent for each read transaction"
preAdd 0
posAdd 0
o 62
suid 14,0
)
)
)
*320 (CptPort
uid 178,0
ps "OnEdgeStrategy"
shape (Triangle
uid 179,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,67625,15000,68375"
)
tg (CPTG
uid 180,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 181,0
va (VaSet
font "arial,8,0"
)
xt "16000,67500,24100,68500"
st "M00_AXI_ARREADY"
blo "16000,68300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 182,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,5200,83500,7600"
st "-- Read address ready. This signal indicates that
  -- the slave is ready to accept an address and associated control signals
M00_AXI_ARREADY     : in     std_logic  ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "M00_AXI_ARREADY"
t "std_logic"
prec "-- Read address ready. This signal indicates that
  -- the slave is ready to accept an address and associated control signals"
preAdd 0
posAdd 0
o 3
suid 15,0
)
)
)
*321 (CptPort
uid 183,0
ps "OnEdgeStrategy"
shape (Triangle
uid 184,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,58625,15000,59375"
)
tg (CPTG
uid 185,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 186,0
va (VaSet
font "arial,8,0"
)
xt "16000,58500,25700,59500"
st "M00_AXI_ARSIZE : (2:0)"
blo "16000,59300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 187,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,85200,83500,86800"
st "-- Burst size. This signal indicates the size of each transfer in the burst
M00_AXI_ARSIZE      : out    std_logic_vector (2 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARSIZE"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Burst size. This signal indicates the size of each transfer in the burst"
preAdd 0
posAdd 0
o 63
suid 16,0
)
)
)
*322 (CptPort
uid 188,0
ps "OnEdgeStrategy"
shape (Triangle
uid 189,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,65625,15000,66375"
)
tg (CPTG
uid 190,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 191,0
va (VaSet
font "arial,8,0"
)
xt "16000,65500,37700,66500"
st "M00_AXI_ARUSER : (C_M00_AXI_ARUSER_WIDTH-1:0)"
blo "16000,66300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 192,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,86800,87500,88400"
st "-- Optional User-defined signal in the read address channel.
M00_AXI_ARUSER      : out    std_logic_vector (C_M00_AXI_ARUSER_WIDTH-1 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARUSER"
t "std_logic_vector"
b "(C_M00_AXI_ARUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the read address channel."
preAdd 0
posAdd 0
o 64
suid 17,0
)
)
)
*323 (CptPort
uid 193,0
ps "OnEdgeStrategy"
shape (Triangle
uid 194,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,66625,15000,67375"
)
tg (CPTG
uid 195,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 196,0
va (VaSet
font "arial,8,0"
)
xt "16000,66500,23600,67500"
st "M00_AXI_ARVALID"
blo "16000,67300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 197,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,88400,82000,90800"
st "-- Write address valid. This signal indicates that
  -- the channel is signaling valid read address and control information
M00_AXI_ARVALID     : out    std_logic  ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARVALID"
t "std_logic"
prec "-- Write address valid. This signal indicates that
  -- the channel is signaling valid read address and control information"
preAdd 0
posAdd 0
o 65
suid 18,0
)
)
)
*324 (CptPort
uid 198,0
ps "OnEdgeStrategy"
shape (Triangle
uid 199,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,27625,15000,28375"
)
tg (CPTG
uid 200,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 201,0
va (VaSet
font "arial,8,0"
)
xt "16000,27500,36900,28500"
st "M00_AXI_AWADDR : (C_M00_AXI_ADDR_WIDTH-1:0)"
blo "16000,28300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 202,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,90800,86500,92400"
st "-- Master Interface Write Address
M00_AXI_AWADDR      : out    std_logic_vector (C_M00_AXI_ADDR_WIDTH-1 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWADDR"
t "std_logic_vector"
b "(C_M00_AXI_ADDR_WIDTH-1 downto 0)"
prec "-- Master Interface Write Address"
preAdd 0
posAdd 0
o 66
suid 19,0
)
)
)
*325 (CptPort
uid 203,0
ps "OnEdgeStrategy"
shape (Triangle
uid 204,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,30625,15000,31375"
)
tg (CPTG
uid 205,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 206,0
va (VaSet
font "arial,8,0"
)
xt "16000,30500,26800,31500"
st "M00_AXI_AWBURST : (1:0)"
blo "16000,31300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 207,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,92400,86000,94800"
st "-- Burst type. The burst type and the size information,
  -- determine how the address for each transfer within the burst is calculated.
M00_AXI_AWBURST     : out    std_logic_vector (1 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWBURST"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Burst type. The burst type and the size information,
  -- determine how the address for each transfer within the burst is calculated."
preAdd 0
posAdd 0
o 67
suid 20,0
)
)
)
*326 (CptPort
uid 208,0
ps "OnEdgeStrategy"
shape (Triangle
uid 209,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,32625,15000,33375"
)
tg (CPTG
uid 210,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 211,0
va (VaSet
font "arial,8,0"
)
xt "16000,32500,26900,33500"
st "M00_AXI_AWCACHE : (3:0)"
blo "16000,33300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 212,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,94800,76000,97200"
st "-- Memory type. This signal indicates how transactions
  -- are required to progress through a system.
M00_AXI_AWCACHE     : out    std_logic_vector (3 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWCACHE"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Memory type. This signal indicates how transactions
  -- are required to progress through a system."
preAdd 0
posAdd 0
o 68
suid 21,0
)
)
)
*327 (CptPort
uid 213,0
ps "OnEdgeStrategy"
shape (Triangle
uid 214,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,26625,15000,27375"
)
tg (CPTG
uid 215,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 216,0
va (VaSet
font "arial,8,0"
)
xt "16000,26500,33500,27500"
st "M00_AXI_AWID : (C_M00_AXI_ID_WIDTH-1:0)"
blo "16000,27300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 217,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,97200,85500,98800"
st "-- Master Interface Write Address ID
M00_AXI_AWID        : out    std_logic_vector (C_M00_AXI_ID_WIDTH-1 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Master Interface Write Address ID"
preAdd 0
posAdd 0
o 69
suid 22,0
)
)
)
*328 (CptPort
uid 218,0
ps "OnEdgeStrategy"
shape (Triangle
uid 219,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,28625,15000,29375"
)
tg (CPTG
uid 220,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 221,0
va (VaSet
font "arial,8,0"
)
xt "16000,28500,25600,29500"
st "M00_AXI_AWLEN : (7:0)"
blo "16000,29300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 222,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,98800,86000,100400"
st "-- Burst length. The burst length gives the exact number of transfers in a burst
M00_AXI_AWLEN       : out    std_logic_vector (7 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWLEN"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Burst length. The burst length gives the exact number of transfers in a burst"
preAdd 0
posAdd 0
o 70
suid 23,0
)
)
)
*329 (CptPort
uid 223,0
ps "OnEdgeStrategy"
shape (Triangle
uid 224,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,31625,15000,32375"
)
tg (CPTG
uid 225,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 226,0
va (VaSet
font "arial,8,0"
)
xt "16000,31500,23600,32500"
st "M00_AXI_AWLOCK"
blo "16000,32300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 227,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,100400,73500,102800"
st "-- Lock type. Provides additional information about the
  -- atomic characteristics of the transfer.
M00_AXI_AWLOCK      : out    std_logic  ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWLOCK"
t "std_logic"
prec "-- Lock type. Provides additional information about the
  -- atomic characteristics of the transfer."
preAdd 0
posAdd 0
o 71
suid 24,0
)
)
)
*330 (CptPort
uid 228,0
ps "OnEdgeStrategy"
shape (Triangle
uid 229,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,33625,15000,34375"
)
tg (CPTG
uid 230,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 231,0
va (VaSet
font "arial,8,0"
)
xt "16000,33500,26300,34500"
st "M00_AXI_AWPROT : (2:0)"
blo "16000,34300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 232,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,102800,77500,106000"
st "-- Protection type. This signal indicates the privilege
  -- and security level of the transaction, and whether
  -- the transaction is a data access or an instruction access.
M00_AXI_AWPROT      : out    std_logic_vector (2 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWPROT"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Protection type. This signal indicates the privilege
  -- and security level of the transaction, and whether
  -- the transaction is a data access or an instruction access."
preAdd 0
posAdd 0
o 72
suid 25,0
)
)
)
*331 (CptPort
uid 233,0
ps "OnEdgeStrategy"
shape (Triangle
uid 234,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,34625,15000,35375"
)
tg (CPTG
uid 235,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 236,0
va (VaSet
font "arial,8,0"
)
xt "16000,34500,25800,35500"
st "M00_AXI_AWQOS : (3:0)"
blo "16000,35300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 237,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,106000,81000,107600"
st "-- Quality of Service, QoS identifier sent for each write transaction.
M00_AXI_AWQOS       : out    std_logic_vector (3 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWQOS"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Quality of Service, QoS identifier sent for each write transaction."
preAdd 0
posAdd 0
o 73
suid 26,0
)
)
)
*332 (CptPort
uid 238,0
ps "OnEdgeStrategy"
shape (Triangle
uid 239,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,38625,15000,39375"
)
tg (CPTG
uid 240,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 241,0
va (VaSet
font "arial,8,0"
)
xt "16000,38500,24200,39500"
st "M00_AXI_AWREADY"
blo "16000,39300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 242,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,7600,83500,10000"
st "-- Write address ready. This signal indicates that
  -- the slave is ready to accept an address and associated control signals
M00_AXI_AWREADY     : in     std_logic  ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "M00_AXI_AWREADY"
t "std_logic"
prec "-- Write address ready. This signal indicates that
  -- the slave is ready to accept an address and associated control signals"
preAdd 0
posAdd 0
o 4
suid 27,0
)
)
)
*333 (CptPort
uid 243,0
ps "OnEdgeStrategy"
shape (Triangle
uid 244,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,29625,15000,30375"
)
tg (CPTG
uid 245,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 246,0
va (VaSet
font "arial,8,0"
)
xt "16000,29500,25800,30500"
st "M00_AXI_AWSIZE : (2:0)"
blo "16000,30300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 247,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,107600,83500,109200"
st "-- Burst size. This signal indicates the size of each transfer in the burst
M00_AXI_AWSIZE      : out    std_logic_vector (2 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWSIZE"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Burst size. This signal indicates the size of each transfer in the burst"
preAdd 0
posAdd 0
o 74
suid 28,0
)
)
)
*334 (CptPort
uid 248,0
ps "OnEdgeStrategy"
shape (Triangle
uid 249,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,36625,15000,37375"
)
tg (CPTG
uid 250,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 251,0
va (VaSet
font "arial,8,0"
)
xt "16000,36500,37900,37500"
st "M00_AXI_AWUSER : (C_M00_AXI_AWUSER_WIDTH-1:0)"
blo "16000,37300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 252,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,109200,87500,110800"
st "-- Optional User-defined signal in the write address channel.
M00_AXI_AWUSER      : out    std_logic_vector (C_M00_AXI_AWUSER_WIDTH-1 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWUSER"
t "std_logic_vector"
b "(C_M00_AXI_AWUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write address channel."
preAdd 0
posAdd 0
o 75
suid 29,0
)
)
)
*335 (CptPort
uid 253,0
ps "OnEdgeStrategy"
shape (Triangle
uid 254,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,37625,15000,38375"
)
tg (CPTG
uid 255,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 256,0
va (VaSet
font "arial,8,0"
)
xt "16000,37500,23700,38500"
st "M00_AXI_AWVALID"
blo "16000,38300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 257,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,110800,83000,113200"
st "-- Write address valid. This signal indicates that
  -- the channel is signaling valid write address and control information.
M00_AXI_AWVALID     : out    std_logic  ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWVALID"
t "std_logic"
prec "-- Write address valid. This signal indicates that
  -- the channel is signaling valid write address and control information."
preAdd 0
posAdd 0
o 76
suid 30,0
)
)
)
*336 (CptPort
uid 258,0
ps "OnEdgeStrategy"
shape (Triangle
uid 259,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,48625,15000,49375"
)
tg (CPTG
uid 260,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 261,0
va (VaSet
font "arial,8,0"
)
xt "16000,48500,32800,49500"
st "M00_AXI_BID : (C_M00_AXI_ID_WIDTH-1:0)"
blo "16000,49300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 262,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,10000,85500,11600"
st "-- Master Interface Write Response.
M00_AXI_BID         : in     std_logic_vector (C_M00_AXI_ID_WIDTH-1 downto 0) ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "M00_AXI_BID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Master Interface Write Response."
preAdd 0
posAdd 0
o 5
suid 31,0
)
)
)
*337 (CptPort
uid 263,0
ps "OnEdgeStrategy"
shape (Triangle
uid 264,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,52625,15000,53375"
)
tg (CPTG
uid 265,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 266,0
va (VaSet
font "arial,8,0"
)
xt "16000,52500,23500,53500"
st "M00_AXI_BREADY"
blo "16000,53300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 267,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,113200,74000,115600"
st "-- Response ready. This signal indicates that the master
  -- can accept a write response.
M00_AXI_BREADY      : out    std_logic  ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_BREADY"
t "std_logic"
prec "-- Response ready. This signal indicates that the master
  -- can accept a write response."
preAdd 0
posAdd 0
o 77
suid 32,0
)
)
)
*338 (CptPort
uid 268,0
ps "OnEdgeStrategy"
shape (Triangle
uid 269,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,49625,15000,50375"
)
tg (CPTG
uid 270,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 271,0
va (VaSet
font "arial,8,0"
)
xt "16000,49500,25500,50500"
st "M00_AXI_BRESP : (1:0)"
blo "16000,50300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 272,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,11600,84500,13200"
st "-- Write response. This signal indicates the status of the write transaction.
M00_AXI_BRESP       : in     std_logic_vector (1 downto 0) ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "M00_AXI_BRESP"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Write response. This signal indicates the status of the write transaction."
preAdd 0
posAdd 0
o 6
suid 33,0
)
)
)
*339 (CptPort
uid 273,0
ps "OnEdgeStrategy"
shape (Triangle
uid 274,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,50625,15000,51375"
)
tg (CPTG
uid 275,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 276,0
va (VaSet
font "arial,8,0"
)
xt "16000,50500,36500,51500"
st "M00_AXI_BUSER : (C_M00_AXI_BUSER_WIDTH-1:0)"
blo "16000,51300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 277,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,13200,87000,14800"
st "-- Optional User-defined signal in the write response channel
M00_AXI_BUSER       : in     std_logic_vector (C_M00_AXI_BUSER_WIDTH-1 downto 0) ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "M00_AXI_BUSER"
t "std_logic_vector"
b "(C_M00_AXI_BUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write response channel"
preAdd 0
posAdd 0
o 7
suid 34,0
)
)
)
*340 (CptPort
uid 278,0
ps "OnEdgeStrategy"
shape (Triangle
uid 279,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,51625,15000,52375"
)
tg (CPTG
uid 280,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 281,0
va (VaSet
font "arial,8,0"
)
xt "16000,51500,23000,52500"
st "M00_AXI_BVALID"
blo "16000,52300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 282,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,14800,73500,17200"
st "-- Write response valid. This signal indicates that the
  -- channel is signaling a valid write response.
M00_AXI_BVALID      : in     std_logic  ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "M00_AXI_BVALID"
t "std_logic"
prec "-- Write response valid. This signal indicates that the
  -- channel is signaling a valid write response."
preAdd 0
posAdd 0
o 8
suid 35,0
)
)
)
*341 (CptPort
uid 283,0
ps "OnEdgeStrategy"
shape (Triangle
uid 284,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,71625,15000,72375"
)
tg (CPTG
uid 285,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 286,0
va (VaSet
font "arial,8,0"
)
xt "16000,71500,35900,72500"
st "M00_AXI_RDATA : (C_M00_AXI_DATA_WIDTH-1:0)"
blo "16000,72300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 287,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,17200,86500,18800"
st "-- Master Read Data
M00_AXI_RDATA       : in     std_logic_vector (C_M00_AXI_DATA_WIDTH-1 downto 0) ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "M00_AXI_RDATA"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH-1 downto 0)"
prec "-- Master Read Data"
preAdd 0
posAdd 0
o 9
suid 36,0
)
)
)
*342 (CptPort
uid 288,0
ps "OnEdgeStrategy"
shape (Triangle
uid 289,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,70625,15000,71375"
)
tg (CPTG
uid 290,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 291,0
va (VaSet
font "arial,8,0"
)
xt "16000,70500,32900,71500"
st "M00_AXI_RID : (C_M00_AXI_ID_WIDTH-1:0)"
blo "16000,71300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 292,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,18800,85500,21200"
st "-- Read ID tag. This signal is the identification tag
  -- for the read data group of signals generated by the slave.
M00_AXI_RID         : in     std_logic_vector (C_M00_AXI_ID_WIDTH-1 downto 0) ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "M00_AXI_RID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Read ID tag. This signal is the identification tag
  -- for the read data group of signals generated by the slave."
preAdd 0
posAdd 0
o 10
suid 37,0
)
)
)
*343 (CptPort
uid 293,0
ps "OnEdgeStrategy"
shape (Triangle
uid 294,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,73625,15000,74375"
)
tg (CPTG
uid 295,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 296,0
va (VaSet
font "arial,8,0"
)
xt "16000,73500,22800,74500"
st "M00_AXI_RLAST"
blo "16000,74300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 297,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,21200,80500,22800"
st "-- Read last. This signal indicates the last transfer in a read burst
M00_AXI_RLAST       : in     std_logic  ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "M00_AXI_RLAST"
t "std_logic"
prec "-- Read last. This signal indicates the last transfer in a read burst"
preAdd 0
posAdd 0
o 11
suid 38,0
)
)
)
*344 (CptPort
uid 298,0
ps "OnEdgeStrategy"
shape (Triangle
uid 299,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,76625,15000,77375"
)
tg (CPTG
uid 300,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 301,0
va (VaSet
font "arial,8,0"
)
xt "16000,76500,23600,77500"
st "M00_AXI_RREADY"
blo "16000,77300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 302,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,115600,74000,118000"
st "-- Read ready. This signal indicates that the master can
  -- accept the read data and response information.
M00_AXI_RREADY      : out    std_logic  ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_RREADY"
t "std_logic"
prec "-- Read ready. This signal indicates that the master can
  -- accept the read data and response information."
preAdd 0
posAdd 0
o 78
suid 39,0
)
)
)
*345 (CptPort
uid 303,0
ps "OnEdgeStrategy"
shape (Triangle
uid 304,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,72625,15000,73375"
)
tg (CPTG
uid 305,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 306,0
va (VaSet
font "arial,8,0"
)
xt "16000,72500,25600,73500"
st "M00_AXI_RRESP : (1:0)"
blo "16000,73300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 307,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,22800,81500,24400"
st "-- Read response. This signal indicates the status of the read transfer
M00_AXI_RRESP       : in     std_logic_vector (1 downto 0) ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "M00_AXI_RRESP"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Read response. This signal indicates the status of the read transfer"
preAdd 0
posAdd 0
o 12
suid 40,0
)
)
)
*346 (CptPort
uid 308,0
ps "OnEdgeStrategy"
shape (Triangle
uid 309,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,74625,15000,75375"
)
tg (CPTG
uid 310,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 311,0
va (VaSet
font "arial,8,0"
)
xt "16000,74500,36700,75500"
st "M00_AXI_RUSER : (C_M00_AXI_RUSER_WIDTH-1:0)"
blo "16000,75300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 312,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,24400,87000,26000"
st "-- Optional User-defined signal in the read address channel.
M00_AXI_RUSER       : in     std_logic_vector (C_M00_AXI_RUSER_WIDTH-1 downto 0) ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "M00_AXI_RUSER"
t "std_logic_vector"
b "(C_M00_AXI_RUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the read address channel."
preAdd 0
posAdd 0
o 13
suid 41,0
)
)
)
*347 (CptPort
uid 313,0
ps "OnEdgeStrategy"
shape (Triangle
uid 314,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,75625,15000,76375"
)
tg (CPTG
uid 315,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 316,0
va (VaSet
font "arial,8,0"
)
xt "16000,75500,23100,76500"
st "M00_AXI_RVALID"
blo "16000,76300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 317,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,26000,72500,28400"
st "-- Read valid. This signal indicates that the channel
  -- is signaling the required read data.
M00_AXI_RVALID      : in     std_logic  ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "M00_AXI_RVALID"
t "std_logic"
prec "-- Read valid. This signal indicates that the channel
  -- is signaling the required read data."
preAdd 0
posAdd 0
o 14
suid 42,0
)
)
)
*348 (CptPort
uid 318,0
ps "OnEdgeStrategy"
shape (Triangle
uid 319,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,40625,15000,41375"
)
tg (CPTG
uid 320,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 321,0
va (VaSet
font "arial,8,0"
)
xt "16000,40500,36000,41500"
st "M00_AXI_WDATA : (C_M00_AXI_DATA_WIDTH-1:0)"
blo "16000,41300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 322,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,118000,86500,119600"
st "-- Master Interface Write Data.
M00_AXI_WDATA       : out    std_logic_vector (C_M00_AXI_DATA_WIDTH-1 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_WDATA"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH-1 downto 0)"
prec "-- Master Interface Write Data."
preAdd 0
posAdd 0
o 79
suid 43,0
)
)
)
*349 (CptPort
uid 323,0
ps "OnEdgeStrategy"
shape (Triangle
uid 324,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,42625,15000,43375"
)
tg (CPTG
uid 325,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 326,0
va (VaSet
font "arial,8,0"
)
xt "16000,42500,22900,43500"
st "M00_AXI_WLAST"
blo "16000,43300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 327,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,119600,82000,121200"
st "-- Write last. This signal indicates the last transfer in a write burst.
M00_AXI_WLAST       : out    std_logic  ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_WLAST"
t "std_logic"
prec "-- Write last. This signal indicates the last transfer in a write burst."
preAdd 0
posAdd 0
o 80
suid 44,0
)
)
)
*350 (CptPort
uid 328,0
ps "OnEdgeStrategy"
shape (Triangle
uid 329,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,45625,15000,46375"
)
tg (CPTG
uid 330,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 331,0
va (VaSet
font "arial,8,0"
)
xt "16000,45500,23700,46500"
st "M00_AXI_WREADY"
blo "16000,46300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 332,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,28400,72000,30800"
st "-- Write ready. This signal indicates that the slave
  -- can accept the write data.
M00_AXI_WREADY      : in     std_logic  ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "M00_AXI_WREADY"
t "std_logic"
prec "-- Write ready. This signal indicates that the slave
  -- can accept the write data."
preAdd 0
posAdd 0
o 15
suid 45,0
)
)
)
*351 (CptPort
uid 333,0
ps "OnEdgeStrategy"
shape (Triangle
uid 334,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,41625,15000,42375"
)
tg (CPTG
uid 335,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 336,0
va (VaSet
font "arial,8,0"
)
xt "16000,41500,36600,42500"
st "M00_AXI_WSTRB : (C_M00_AXI_DATA_WIDTH/8-1:0)"
blo "16000,42300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 337,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,121200,87500,124400"
st "-- Write strobes. This signal indicates which byte
  -- lanes hold valid data. There is one write strobe
  -- bit for each eight bits of the write data bus.
M00_AXI_WSTRB       : out    std_logic_vector (C_M00_AXI_DATA_WIDTH/8-1 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_WSTRB"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH/8-1 downto 0)"
prec "-- Write strobes. This signal indicates which byte
  -- lanes hold valid data. There is one write strobe
  -- bit for each eight bits of the write data bus."
preAdd 0
posAdd 0
o 81
suid 46,0
)
)
)
*352 (CptPort
uid 338,0
ps "OnEdgeStrategy"
shape (Triangle
uid 339,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,43625,15000,44375"
)
tg (CPTG
uid 340,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 341,0
va (VaSet
font "arial,8,0"
)
xt "16000,43500,36900,44500"
st "M00_AXI_WUSER : (C_M00_AXI_WUSER_WIDTH-1:0)"
blo "16000,44300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 342,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,124400,87000,126000"
st "-- Optional User-defined signal in the write data channel.
M00_AXI_WUSER       : out    std_logic_vector (C_M00_AXI_WUSER_WIDTH-1 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_WUSER"
t "std_logic_vector"
b "(C_M00_AXI_WUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write data channel."
preAdd 0
posAdd 0
o 82
suid 47,0
)
)
)
*353 (CptPort
uid 343,0
ps "OnEdgeStrategy"
shape (Triangle
uid 344,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,44625,15000,45375"
)
tg (CPTG
uid 345,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 346,0
va (VaSet
font "arial,8,0"
)
xt "16000,44500,23200,45500"
st "M00_AXI_WVALID"
blo "16000,45300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 347,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,126000,73000,128400"
st "-- Write valid. This signal indicates that valid write
  -- data and strobes are available
M00_AXI_WVALID      : out    std_logic  ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_WVALID"
t "std_logic"
prec "-- Write valid. This signal indicates that valid write
  -- data and strobes are available"
preAdd 0
posAdd 0
o 83
suid 48,0
)
)
)
*354 (CptPort
uid 348,0
ps "OnEdgeStrategy"
shape (Triangle
uid 349,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-13375,15000,-12625"
)
tg (CPTG
uid 350,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 351,0
va (VaSet
font "arial,8,0"
)
xt "16000,-13500,21000,-12500"
st "s00_axi_aclk"
blo "16000,-12700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 352,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,33200,67500,39600"
st "-- Users to add ports here

-- User ports ends
-- Do not modify the ports beyond this line


-- Ports of Axi Slave Bus Interface S00_AXI
s00_axi_aclk        : in     std_logic  ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_aclk"
t "std_logic"
prec "-- Users to add ports here

-- User ports ends
-- Do not modify the ports beyond this line


-- Ports of Axi Slave Bus Interface S00_AXI"
preAdd 0
posAdd 0
o 19
suid 49,0
)
)
)
*355 (CptPort
uid 353,0
ps "OnEdgeStrategy"
shape (Triangle
uid 354,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,7625,15000,8375"
)
tg (CPTG
uid 355,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 356,0
va (VaSet
font "arial,8,0"
)
xt "16000,7500,34800,8500"
st "s00_axi_araddr : (C_S00_AXI_ADDR_WIDTH-1:0)"
blo "16000,8300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 357,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,39600,86500,40400"
st "s00_axi_araddr      : in     std_logic_vector (C_S00_AXI_ADDR_WIDTH-1 downto 0) ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_araddr"
t "std_logic_vector"
b "(C_S00_AXI_ADDR_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 20
suid 50,0
)
)
)
*356 (CptPort
uid 358,0
ps "OnEdgeStrategy"
shape (Triangle
uid 359,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,10625,15000,11375"
)
tg (CPTG
uid 360,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 361,0
va (VaSet
font "arial,8,0"
)
xt "16000,10500,24700,11500"
st "s00_axi_arburst : (1:0)"
blo "16000,11300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 362,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,40400,76000,41200"
st "s00_axi_arburst     : in     std_logic_vector (1 downto 0) ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_arburst"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 21
suid 51,0
)
)
)
*357 (CptPort
uid 363,0
ps "OnEdgeStrategy"
shape (Triangle
uid 364,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,12625,15000,13375"
)
tg (CPTG
uid 365,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 366,0
va (VaSet
font "arial,8,0"
)
xt "16000,12500,25000,13500"
st "s00_axi_arcache : (3:0)"
blo "16000,13300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 367,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,41200,76000,42000"
st "s00_axi_arcache     : in     std_logic_vector (3 downto 0) ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_arcache"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 22
suid 52,0
)
)
)
*358 (CptPort
uid 368,0
ps "OnEdgeStrategy"
shape (Triangle
uid 369,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-12375,15000,-11625"
)
tg (CPTG
uid 370,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 371,0
va (VaSet
font "arial,8,0"
)
xt "16000,-12500,22200,-11500"
st "s00_axi_aresetn"
blo "16000,-11700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 372,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,42000,66500,42800"
st "s00_axi_aresetn     : in     std_logic  ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_aresetn"
t "std_logic"
preAdd 0
posAdd 0
o 23
suid 53,0
)
)
)
*359 (CptPort
uid 373,0
ps "OnEdgeStrategy"
shape (Triangle
uid 374,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,6625,15000,7375"
)
tg (CPTG
uid 375,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 376,0
va (VaSet
font "arial,8,0"
)
xt "16000,6500,32000,7500"
st "s00_axi_arid : (C_S00_AXI_ID_WIDTH-1:0)"
blo "16000,7300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 377,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,42800,85500,43600"
st "s00_axi_arid        : in     std_logic_vector (C_S00_AXI_ID_WIDTH-1 downto 0) ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_arid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 24
suid 54,0
)
)
)
*360 (CptPort
uid 378,0
ps "OnEdgeStrategy"
shape (Triangle
uid 379,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,8625,15000,9375"
)
tg (CPTG
uid 380,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 381,0
va (VaSet
font "arial,8,0"
)
xt "16000,8500,24000,9500"
st "s00_axi_arlen : (7:0)"
blo "16000,9300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 382,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,43600,76000,44400"
st "s00_axi_arlen       : in     std_logic_vector (7 downto 0) ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_arlen"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 25
suid 55,0
)
)
)
*361 (CptPort
uid 383,0
ps "OnEdgeStrategy"
shape (Triangle
uid 384,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,11625,15000,12375"
)
tg (CPTG
uid 385,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 386,0
va (VaSet
font "arial,8,0"
)
xt "16000,11500,21700,12500"
st "s00_axi_arlock"
blo "16000,12300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 387,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,44400,66500,45200"
st "s00_axi_arlock      : in     std_logic  ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_arlock"
t "std_logic"
preAdd 0
posAdd 0
o 26
suid 56,0
)
)
)
*362 (CptPort
uid 388,0
ps "OnEdgeStrategy"
shape (Triangle
uid 389,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,13625,15000,14375"
)
tg (CPTG
uid 390,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 391,0
va (VaSet
font "arial,8,0"
)
xt "16000,13500,24300,14500"
st "s00_axi_arprot : (2:0)"
blo "16000,14300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 392,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,45200,76000,46000"
st "s00_axi_arprot      : in     std_logic_vector (2 downto 0) ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_arprot"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 27
suid 57,0
)
)
)
*363 (CptPort
uid 393,0
ps "OnEdgeStrategy"
shape (Triangle
uid 394,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,14625,15000,15375"
)
tg (CPTG
uid 395,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 396,0
va (VaSet
font "arial,8,0"
)
xt "16000,14500,24300,15500"
st "s00_axi_arqos : (3:0)"
blo "16000,15300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 397,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,46000,76000,46800"
st "s00_axi_arqos       : in     std_logic_vector (3 downto 0) ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_arqos"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 28
suid 58,0
)
)
)
*364 (CptPort
uid 398,0
ps "OnEdgeStrategy"
shape (Triangle
uid 399,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-22375,15000,-21625"
)
tg (CPTG
uid 400,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 401,0
va (VaSet
font "arial,8,0"
)
xt "16000,-22500,22200,-21500"
st "s00_axi_arready"
blo "16000,-21700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 402,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,134000,66500,134800"
st "s00_axi_arready     : out    std_logic  ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_arready"
t "std_logic"
preAdd 0
posAdd 0
o 90
suid 59,0
)
)
)
*365 (CptPort
uid 403,0
ps "OnEdgeStrategy"
shape (Triangle
uid 404,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,15625,15000,16375"
)
tg (CPTG
uid 405,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 406,0
va (VaSet
font "arial,8,0"
)
xt "16000,15500,25200,16500"
st "s00_axi_arregion : (3:0)"
blo "16000,16300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 407,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,46800,76000,47600"
st "s00_axi_arregion    : in     std_logic_vector (3 downto 0) ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_arregion"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 29
suid 60,0
)
)
)
*366 (CptPort
uid 408,0
ps "OnEdgeStrategy"
shape (Triangle
uid 409,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,9625,15000,10375"
)
tg (CPTG
uid 410,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 411,0
va (VaSet
font "arial,8,0"
)
xt "16000,9500,24400,10500"
st "s00_axi_arsize : (2:0)"
blo "16000,10300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 412,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,47600,76000,48400"
st "s00_axi_arsize      : in     std_logic_vector (2 downto 0) ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_arsize"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 30
suid 61,0
)
)
)
*367 (CptPort
uid 413,0
ps "OnEdgeStrategy"
shape (Triangle
uid 414,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,16625,15000,17375"
)
tg (CPTG
uid 415,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 416,0
va (VaSet
font "arial,8,0"
)
xt "16000,16500,35800,17500"
st "s00_axi_aruser : (C_S00_AXI_ARUSER_WIDTH-1:0)"
blo "16000,17300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 417,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,48400,87500,49200"
st "s00_axi_aruser      : in     std_logic_vector (C_S00_AXI_ARUSER_WIDTH-1 downto 0) ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_aruser"
t "std_logic_vector"
b "(C_S00_AXI_ARUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 31
suid 62,0
)
)
)
*368 (CptPort
uid 418,0
ps "OnEdgeStrategy"
shape (Triangle
uid 419,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,17625,15000,18375"
)
tg (CPTG
uid 420,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 421,0
va (VaSet
font "arial,8,0"
)
xt "16000,17500,21900,18500"
st "s00_axi_arvalid"
blo "16000,18300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 422,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,49200,66500,50000"
st "s00_axi_arvalid     : in     std_logic  ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_arvalid"
t "std_logic"
preAdd 0
posAdd 0
o 32
suid 63,0
)
)
)
*369 (CptPort
uid 423,0
ps "OnEdgeStrategy"
shape (Triangle
uid 424,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-10375,15000,-9625"
)
tg (CPTG
uid 425,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 426,0
va (VaSet
font "arial,8,0"
)
xt "16000,-10500,35000,-9500"
st "s00_axi_awaddr : (C_S00_AXI_ADDR_WIDTH-1:0)"
blo "16000,-9700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 427,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,50000,86500,50800"
st "s00_axi_awaddr      : in     std_logic_vector (C_S00_AXI_ADDR_WIDTH-1 downto 0) ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_awaddr"
t "std_logic_vector"
b "(C_S00_AXI_ADDR_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 33
suid 64,0
)
)
)
*370 (CptPort
uid 428,0
ps "OnEdgeStrategy"
shape (Triangle
uid 429,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-7375,15000,-6625"
)
tg (CPTG
uid 430,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 431,0
va (VaSet
font "arial,8,0"
)
xt "16000,-7500,24900,-6500"
st "s00_axi_awburst : (1:0)"
blo "16000,-6700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 432,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,50800,76000,51600"
st "s00_axi_awburst     : in     std_logic_vector (1 downto 0) ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_awburst"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 34
suid 65,0
)
)
)
*371 (CptPort
uid 433,0
ps "OnEdgeStrategy"
shape (Triangle
uid 434,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-5375,15000,-4625"
)
tg (CPTG
uid 435,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 436,0
va (VaSet
font "arial,8,0"
)
xt "16000,-5500,25200,-4500"
st "s00_axi_awcache : (3:0)"
blo "16000,-4700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 437,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,51600,76000,52400"
st "s00_axi_awcache     : in     std_logic_vector (3 downto 0) ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_awcache"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 35
suid 66,0
)
)
)
*372 (CptPort
uid 438,0
ps "OnEdgeStrategy"
shape (Triangle
uid 439,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-11375,15000,-10625"
)
tg (CPTG
uid 440,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 441,0
va (VaSet
font "arial,8,0"
)
xt "16000,-11500,32200,-10500"
st "s00_axi_awid : (C_S00_AXI_ID_WIDTH-1:0)"
blo "16000,-10700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 442,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,52400,85500,53200"
st "s00_axi_awid        : in     std_logic_vector (C_S00_AXI_ID_WIDTH-1 downto 0) ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_awid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 36
suid 67,0
)
)
)
*373 (CptPort
uid 443,0
ps "OnEdgeStrategy"
shape (Triangle
uid 444,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-9375,15000,-8625"
)
tg (CPTG
uid 445,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 446,0
va (VaSet
font "arial,8,0"
)
xt "16000,-9500,24200,-8500"
st "s00_axi_awlen : (7:0)"
blo "16000,-8700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 447,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,53200,76000,54000"
st "s00_axi_awlen       : in     std_logic_vector (7 downto 0) ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_awlen"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 37
suid 68,0
)
)
)
*374 (CptPort
uid 448,0
ps "OnEdgeStrategy"
shape (Triangle
uid 449,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-6375,15000,-5625"
)
tg (CPTG
uid 450,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 451,0
va (VaSet
font "arial,8,0"
)
xt "16000,-6500,21900,-5500"
st "s00_axi_awlock"
blo "16000,-5700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 452,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,54000,66500,54800"
st "s00_axi_awlock      : in     std_logic  ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_awlock"
t "std_logic"
preAdd 0
posAdd 0
o 38
suid 69,0
)
)
)
*375 (CptPort
uid 453,0
ps "OnEdgeStrategy"
shape (Triangle
uid 454,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-4375,15000,-3625"
)
tg (CPTG
uid 455,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 456,0
va (VaSet
font "arial,8,0"
)
xt "16000,-4500,24500,-3500"
st "s00_axi_awprot : (2:0)"
blo "16000,-3700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 457,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,54800,76000,55600"
st "s00_axi_awprot      : in     std_logic_vector (2 downto 0) ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_awprot"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 39
suid 70,0
)
)
)
*376 (CptPort
uid 458,0
ps "OnEdgeStrategy"
shape (Triangle
uid 459,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-3375,15000,-2625"
)
tg (CPTG
uid 460,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 461,0
va (VaSet
font "arial,8,0"
)
xt "16000,-3500,24500,-2500"
st "s00_axi_awqos : (3:0)"
blo "16000,-2700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 462,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,55600,76000,56400"
st "s00_axi_awqos       : in     std_logic_vector (3 downto 0) ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_awqos"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 40
suid 71,0
)
)
)
*377 (CptPort
uid 463,0
ps "OnEdgeStrategy"
shape (Triangle
uid 464,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-27375,15000,-26625"
)
tg (CPTG
uid 465,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 466,0
va (VaSet
font "arial,8,0"
)
xt "16000,-27500,22400,-26500"
st "s00_axi_awready"
blo "16000,-26700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 467,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,134800,66500,135600"
st "s00_axi_awready     : out    std_logic  ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_awready"
t "std_logic"
preAdd 0
posAdd 0
o 91
suid 72,0
)
)
)
*378 (CptPort
uid 468,0
ps "OnEdgeStrategy"
shape (Triangle
uid 469,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-2375,15000,-1625"
)
tg (CPTG
uid 470,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 471,0
va (VaSet
font "arial,8,0"
)
xt "16000,-2500,25400,-1500"
st "s00_axi_awregion : (3:0)"
blo "16000,-1700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 472,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,56400,76000,57200"
st "s00_axi_awregion    : in     std_logic_vector (3 downto 0) ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_awregion"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 41
suid 73,0
)
)
)
*379 (CptPort
uid 473,0
ps "OnEdgeStrategy"
shape (Triangle
uid 474,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-8375,15000,-7625"
)
tg (CPTG
uid 475,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 476,0
va (VaSet
font "arial,8,0"
)
xt "16000,-8500,24600,-7500"
st "s00_axi_awsize : (2:0)"
blo "16000,-7700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 477,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,57200,76000,58000"
st "s00_axi_awsize      : in     std_logic_vector (2 downto 0) ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_awsize"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 42
suid 74,0
)
)
)
*380 (CptPort
uid 478,0
ps "OnEdgeStrategy"
shape (Triangle
uid 479,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-1375,15000,-625"
)
tg (CPTG
uid 480,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 481,0
va (VaSet
font "arial,8,0"
)
xt "16000,-1500,36100,-500"
st "s00_axi_awuser : (C_S00_AXI_AWUSER_WIDTH-1:0)"
blo "16000,-700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 482,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,58000,87500,58800"
st "s00_axi_awuser      : in     std_logic_vector (C_S00_AXI_AWUSER_WIDTH-1 downto 0) ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_awuser"
t "std_logic_vector"
b "(C_S00_AXI_AWUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 43
suid 75,0
)
)
)
*381 (CptPort
uid 483,0
ps "OnEdgeStrategy"
shape (Triangle
uid 484,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-375,15000,375"
)
tg (CPTG
uid 485,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 486,0
va (VaSet
font "arial,8,0"
)
xt "16000,-500,22100,500"
st "s00_axi_awvalid"
blo "16000,300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 487,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,58800,66500,59600"
st "s00_axi_awvalid     : in     std_logic  ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_awvalid"
t "std_logic"
preAdd 0
posAdd 0
o 44
suid 76,0
)
)
)
*382 (CptPort
uid 488,0
ps "OnEdgeStrategy"
shape (Triangle
uid 489,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-26375,15000,-25625"
)
tg (CPTG
uid 490,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 491,0
va (VaSet
font "arial,8,0"
)
xt "16000,-26500,31700,-25500"
st "s00_axi_bid : (C_S00_AXI_ID_WIDTH-1:0)"
blo "16000,-25700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 492,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,135600,85500,136400"
st "s00_axi_bid         : out    std_logic_vector (C_S00_AXI_ID_WIDTH-1 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_bid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 92
suid 77,0
)
)
)
*383 (CptPort
uid 493,0
ps "OnEdgeStrategy"
shape (Triangle
uid 494,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,5625,15000,6375"
)
tg (CPTG
uid 495,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 496,0
va (VaSet
font "arial,8,0"
)
xt "16000,5500,21900,6500"
st "s00_axi_bready"
blo "16000,6300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 497,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,59600,66500,60400"
st "s00_axi_bready      : in     std_logic  ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_bready"
t "std_logic"
preAdd 0
posAdd 0
o 45
suid 78,0
)
)
)
*384 (CptPort
uid 498,0
ps "OnEdgeStrategy"
shape (Triangle
uid 499,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-25375,15000,-24625"
)
tg (CPTG
uid 500,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 501,0
va (VaSet
font "arial,8,0"
)
xt "16000,-25500,24200,-24500"
st "s00_axi_bresp : (1:0)"
blo "16000,-24700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 502,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,136400,76000,137200"
st "s00_axi_bresp       : out    std_logic_vector (1 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_bresp"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 93
suid 79,0
)
)
)
*385 (CptPort
uid 503,0
ps "OnEdgeStrategy"
shape (Triangle
uid 504,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-24375,15000,-23625"
)
tg (CPTG
uid 505,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 506,0
va (VaSet
font "arial,8,0"
)
xt "16000,-24500,34900,-23500"
st "s00_axi_buser : (C_S00_AXI_BUSER_WIDTH-1:0)"
blo "16000,-23700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 507,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,137200,87000,138000"
st "s00_axi_buser       : out    std_logic_vector (C_S00_AXI_BUSER_WIDTH-1 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_buser"
t "std_logic_vector"
b "(C_S00_AXI_BUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 94
suid 80,0
)
)
)
*386 (CptPort
uid 508,0
ps "OnEdgeStrategy"
shape (Triangle
uid 509,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-23375,15000,-22625"
)
tg (CPTG
uid 510,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 511,0
va (VaSet
font "arial,8,0"
)
xt "16000,-23500,21600,-22500"
st "s00_axi_bvalid"
blo "16000,-22700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 512,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,138000,66500,138800"
st "s00_axi_bvalid      : out    std_logic  ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_bvalid"
t "std_logic"
preAdd 0
posAdd 0
o 95
suid 81,0
)
)
)
*387 (CptPort
uid 513,0
ps "OnEdgeStrategy"
shape (Triangle
uid 514,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-20375,15000,-19625"
)
tg (CPTG
uid 515,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 516,0
va (VaSet
font "arial,8,0"
)
xt "16000,-20500,34100,-19500"
st "s00_axi_rdata : (C_S00_AXI_DATA_WIDTH-1:0)"
blo "16000,-19700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 517,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,138800,86500,139600"
st "s00_axi_rdata       : out    std_logic_vector (C_S00_AXI_DATA_WIDTH-1 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_rdata"
t "std_logic_vector"
b "(C_S00_AXI_DATA_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 96
suid 82,0
)
)
)
*388 (CptPort
uid 518,0
ps "OnEdgeStrategy"
shape (Triangle
uid 519,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-21375,15000,-20625"
)
tg (CPTG
uid 520,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 521,0
va (VaSet
font "arial,8,0"
)
xt "16000,-21500,31600,-20500"
st "s00_axi_rid : (C_S00_AXI_ID_WIDTH-1:0)"
blo "16000,-20700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 522,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,139600,85500,140400"
st "s00_axi_rid         : out    std_logic_vector (C_S00_AXI_ID_WIDTH-1 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_rid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 97
suid 83,0
)
)
)
*389 (CptPort
uid 523,0
ps "OnEdgeStrategy"
shape (Triangle
uid 524,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-18375,15000,-17625"
)
tg (CPTG
uid 525,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 526,0
va (VaSet
font "arial,8,0"
)
xt "16000,-18500,21200,-17500"
st "s00_axi_rlast"
blo "16000,-17700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 527,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,140400,66500,141200"
st "s00_axi_rlast       : out    std_logic  ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_rlast"
t "std_logic"
preAdd 0
posAdd 0
o 98
suid 84,0
)
)
)
*390 (CptPort
uid 528,0
ps "OnEdgeStrategy"
shape (Triangle
uid 529,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,18625,15000,19375"
)
tg (CPTG
uid 530,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 531,0
va (VaSet
font "arial,8,0"
)
xt "16000,18500,21800,19500"
st "s00_axi_rready"
blo "16000,19300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 532,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,60400,66500,61200"
st "s00_axi_rready      : in     std_logic  ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_rready"
t "std_logic"
preAdd 0
posAdd 0
o 46
suid 85,0
)
)
)
*391 (CptPort
uid 533,0
ps "OnEdgeStrategy"
shape (Triangle
uid 534,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-19375,15000,-18625"
)
tg (CPTG
uid 535,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 536,0
va (VaSet
font "arial,8,0"
)
xt "16000,-19500,24100,-18500"
st "s00_axi_rresp : (1:0)"
blo "16000,-18700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 537,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,141200,76000,142000"
st "s00_axi_rresp       : out    std_logic_vector (1 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_rresp"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 99
suid 86,0
)
)
)
*392 (CptPort
uid 538,0
ps "OnEdgeStrategy"
shape (Triangle
uid 539,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-17375,15000,-16625"
)
tg (CPTG
uid 540,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 541,0
va (VaSet
font "arial,8,0"
)
xt "16000,-17500,34900,-16500"
st "s00_axi_ruser : (C_S00_AXI_RUSER_WIDTH-1:0)"
blo "16000,-16700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 542,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,142000,87000,142800"
st "s00_axi_ruser       : out    std_logic_vector (C_S00_AXI_RUSER_WIDTH-1 downto 0) ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_ruser"
t "std_logic_vector"
b "(C_S00_AXI_RUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 100
suid 87,0
)
)
)
*393 (CptPort
uid 543,0
ps "OnEdgeStrategy"
shape (Triangle
uid 544,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-16375,15000,-15625"
)
tg (CPTG
uid 545,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 546,0
va (VaSet
font "arial,8,0"
)
xt "16000,-16500,21500,-15500"
st "s00_axi_rvalid"
blo "16000,-15700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 547,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,142800,66500,143600"
st "s00_axi_rvalid      : out    std_logic  ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_rvalid"
t "std_logic"
preAdd 0
posAdd 0
o 101
suid 88,0
)
)
)
*394 (CptPort
uid 548,0
ps "OnEdgeStrategy"
shape (Triangle
uid 549,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,625,15000,1375"
)
tg (CPTG
uid 550,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 551,0
va (VaSet
font "arial,8,0"
)
xt "16000,500,34300,1500"
st "s00_axi_wdata : (C_S00_AXI_DATA_WIDTH-1:0)"
blo "16000,1300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 552,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,61200,86500,62000"
st "s00_axi_wdata       : in     std_logic_vector (C_S00_AXI_DATA_WIDTH-1 downto 0) ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_wdata"
t "std_logic_vector"
b "(C_S00_AXI_DATA_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 47
suid 89,0
)
)
)
*395 (CptPort
uid 553,0
ps "OnEdgeStrategy"
shape (Triangle
uid 554,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,2625,15000,3375"
)
tg (CPTG
uid 555,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 556,0
va (VaSet
font "arial,8,0"
)
xt "16000,2500,21400,3500"
st "s00_axi_wlast"
blo "16000,3300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 557,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,62000,66500,62800"
st "s00_axi_wlast       : in     std_logic  ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_wlast"
t "std_logic"
preAdd 0
posAdd 0
o 48
suid 90,0
)
)
)
*396 (CptPort
uid 558,0
ps "OnEdgeStrategy"
shape (Triangle
uid 559,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-28375,15000,-27625"
)
tg (CPTG
uid 560,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 561,0
va (VaSet
font "arial,8,0"
)
xt "16000,-28500,22000,-27500"
st "s00_axi_wready"
blo "16000,-27700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 562,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,143600,66500,144400"
st "s00_axi_wready      : out    std_logic  ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_wready"
t "std_logic"
preAdd 0
posAdd 0
o 102
suid 91,0
)
)
)
*397 (CptPort
uid 563,0
ps "OnEdgeStrategy"
shape (Triangle
uid 564,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,1625,15000,2375"
)
tg (CPTG
uid 565,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 566,0
va (VaSet
font "arial,8,0"
)
xt "16000,1500,35400,2500"
st "s00_axi_wstrb : ((C_S00_AXI_DATA_WIDTH/8)-1:0)"
blo "16000,2300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 567,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,62800,88500,63600"
st "s00_axi_wstrb       : in     std_logic_vector ((C_S00_AXI_DATA_WIDTH/8)-1 downto 0) ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_wstrb"
t "std_logic_vector"
b "((C_S00_AXI_DATA_WIDTH/8)-1 downto 0)"
preAdd 0
posAdd 0
o 49
suid 92,0
)
)
)
*398 (CptPort
uid 568,0
ps "OnEdgeStrategy"
shape (Triangle
uid 569,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,3625,15000,4375"
)
tg (CPTG
uid 570,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 571,0
va (VaSet
font "arial,8,0"
)
xt "16000,3500,35200,4500"
st "s00_axi_wuser : (C_S00_AXI_WUSER_WIDTH-1:0)"
blo "16000,4300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 572,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,63600,87000,64400"
st "s00_axi_wuser       : in     std_logic_vector (C_S00_AXI_WUSER_WIDTH-1 downto 0) ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_wuser"
t "std_logic_vector"
b "(C_S00_AXI_WUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 50
suid 93,0
)
)
)
*399 (CptPort
uid 573,0
ps "OnEdgeStrategy"
shape (Triangle
uid 574,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,4625,15000,5375"
)
tg (CPTG
uid 575,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 576,0
va (VaSet
font "arial,8,0"
)
xt "16000,4500,21700,5500"
st "s00_axi_wvalid"
blo "16000,5300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 577,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,64400,66500,65200"
st "s00_axi_wvalid      : in     std_logic  ;"
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_wvalid"
t "std_logic"
preAdd 0
posAdd 0
o 51
suid 94,0
)
)
)
*400 (CptPort
uid 2164,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2165,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,70625,62750,71375"
)
tg (CPTG
uid 2166,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2167,0
va (VaSet
font "arial,8,0"
)
xt "55800,70500,61000,71500"
st "hdl_enable_o"
ju 2
blo "61000,71300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2168,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,30800,66500,31600"
st "hdl_enable_o        : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "hdl_enable_o"
t "std_logic"
o 16
suid 153,0
)
)
)
*401 (CptPort
uid 2169,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2170,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,69625,62750,70375"
)
tg (CPTG
uid 2171,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2172,0
va (VaSet
font "arial,8,0"
)
xt "56000,69500,61000,70500"
st "hdl_enable_i"
ju 2
blo "61000,70300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2173,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,130000,66500,130800"
st "hdl_enable_i        : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "hdl_enable_i"
t "std_logic"
o 85
suid 154,0
)
)
)
*402 (CptPort
uid 2179,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2414,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,-8375,62750,-7625"
)
tg (CPTG
uid 2181,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2182,0
va (VaSet
font "arial,8,0"
)
xt "56500,-8500,61000,-7500"
st "source_rdy"
ju 2
blo "61000,-7700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2183,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,66800,66500,67600"
st "source_rdy          : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "source_rdy"
t "std_logic"
o 54
suid 156,0
)
)
)
*403 (CptPort
uid 2324,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2325,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,74625,62750,75375"
)
tg (CPTG
uid 2326,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2327,0
va (VaSet
font "arial,8,0"
)
xt "58900,74500,61000,75500"
st "reset"
ju 2
blo "61000,75300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2328,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,133200,66500,134000"
st "reset               : out    std_logic  ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "reset"
t "std_logic"
posAdd 0
o 89
suid 175,0
)
)
)
*404 (CptPort
uid 2329,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2330,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,75625,62750,76375"
)
tg (CPTG
uid 2331,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2332,0
va (VaSet
font "arial,8,0"
)
xt "59700,75500,61000,76500"
st "clk"
ju 2
blo "61000,76300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2333,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,128400,66500,130000"
st "-- Users to add ports here
clk                 : out    std_logic  ;"
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "clk"
t "std_logic"
prec "-- Users to add ports here"
preAdd 0
o 84
suid 176,0
)
)
)
*405 (CptPort
uid 2338,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2339,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,2625,62750,3375"
)
tg (CPTG
uid 2340,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2341,0
va (VaSet
font "arial,8,0"
)
xt "43600,2500,61000,3500"
st "port_signals_source : (C_SLOT_NUM*16-1:0)"
ju 2
blo "61000,3300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2342,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,32400,83000,33200"
st "port_signals_source : in     std_logic_vector (C_SLOT_NUM*16-1 DOWNTO 0) ;"
)
thePort (LogicalPort
decl (Decl
n "port_signals_source"
t "std_logic_vector"
b "(C_SLOT_NUM*16-1 DOWNTO 0)"
o 18
suid 177,0
)
)
)
*406 (CptPort
uid 2343,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2344,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,1625,62750,2375"
)
tg (CPTG
uid 2345,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2346,0
va (VaSet
font "arial,8,0"
)
xt "45000,1500,61000,2500"
st "port_signals_sink : (C_SLOT_NUM*16-1:0)"
ju 2
blo "61000,2300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2347,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,132400,83500,133200"
st "port_signals_sink   : out    std_logic_vector (C_SLOT_NUM*16-1  DOWNTO 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "port_signals_sink"
t "std_logic_vector"
b "(C_SLOT_NUM*16-1  DOWNTO 0)"
o 88
suid 178,0
)
)
)
*407 (CptPort
uid 2360,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2361,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,-24375,62750,-23625"
)
tg (CPTG
uid 2362,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2363,0
va (VaSet
font "arial,8,0"
)
xt "54100,-24500,61000,-23500"
st "sbus_addr : (15:0)"
ju 2
blo "61000,-23700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2364,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,144400,76500,145200"
st "sbus_addr           : out    std_logic_vector (15 downto 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "sbus_addr"
t "std_logic_vector"
b "(15 downto 0)"
o 103
suid 179,0
)
)
)
*408 (CptPort
uid 2365,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2366,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,-23375,62750,-22625"
)
tg (CPTG
uid 2367,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2368,0
va (VaSet
font "arial,8,0"
)
xt "53700,-23500,61000,-22500"
st "sbus_wdata : (31:0)"
ju 2
blo "61000,-22700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2369,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,146000,76500,146800"
st "sbus_wdata          : out    std_logic_vector (31 downto 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "sbus_wdata"
t "std_logic_vector"
b "(31 downto 0)"
o 105
suid 180,0
)
)
)
*409 (CptPort
uid 2370,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2371,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,-21375,62750,-20625"
)
tg (CPTG
uid 2372,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2373,0
va (VaSet
font "arial,8,0"
)
xt "57700,-21500,61000,-20500"
st "sbus_we"
ju 2
blo "61000,-20700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2374,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,146800,66500,147600"
st "sbus_we             : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "sbus_we"
t "std_logic"
o 106
suid 181,0
)
)
)
*410 (CptPort
uid 2375,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2376,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,-20375,62750,-19625"
)
tg (CPTG
uid 2377,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2378,0
va (VaSet
font "arial,8,0"
)
xt "57900,-20500,61000,-19500"
st "sbus_rd"
ju 2
blo "61000,-19700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2379,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,145200,66500,146000"
st "sbus_rd             : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "sbus_rd"
t "std_logic"
o 104
suid 182,0
)
)
)
*411 (CptPort
uid 2380,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2381,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,-22375,62750,-21625"
)
tg (CPTG
uid 2382,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2383,0
va (VaSet
font "arial,8,0"
)
xt "53900,-22500,61000,-21500"
st "sbus_rdata : (31:0)"
ju 2
blo "61000,-21700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2384,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,66000,76500,66800"
st "sbus_rdata          : in     std_logic_vector (31 downto 0) ;"
)
thePort (LogicalPort
decl (Decl
n "sbus_rdata"
t "std_logic_vector"
b "(31 downto 0)"
o 53
suid 183,0
)
)
)
*412 (CptPort
uid 2385,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2386,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,-19375,62750,-18625"
)
tg (CPTG
uid 2387,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2388,0
va (VaSet
font "arial,8,0"
)
xt "57500,-19500,61000,-18500"
st "sbus_ack"
ju 2
blo "61000,-18700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2389,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,65200,66500,66000"
st "sbus_ack            : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "sbus_ack"
t "std_logic"
o 52
suid 184,0
)
)
)
*413 (CptPort
uid 2539,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2540,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,48625,62750,49375"
)
tg (CPTG
uid 2541,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2542,0
va (VaSet
font "arial,8,0"
)
xt "59600,48500,61000,49500"
st "irq"
ju 2
blo "61000,49300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2543,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,131600,66500,132400"
st "irq                 : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "irq"
t "std_logic"
o 87
suid 186,0
)
)
)
*414 (CptPort
uid 3007,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3008,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,77625,15000,78375"
)
tg (CPTG
uid 3009,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3010,0
va (VaSet
font "arial,8,0"
)
xt "16000,77500,25800,78500"
st "hdl_signals_sink : (479:0)"
blo "16000,78300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3011,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,31600,77000,32400"
st "hdl_signals_sink    : in     std_logic_vector (479 DOWNTO 0) ;"
)
thePort (LogicalPort
decl (Decl
n "hdl_signals_sink"
t "std_logic_vector"
b "(479 DOWNTO 0)"
o 17
suid 196,0
)
)
)
*415 (CptPort
uid 3012,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3013,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,56625,62750,57375"
)
tg (CPTG
uid 3014,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3015,0
va (VaSet
font "arial,8,0"
)
xt "50200,56500,61000,57500"
st "hdl_signals_source : (479:0)"
ju 2
blo "61000,57300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3016,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,130800,77000,131600"
st "hdl_signals_source  : out    std_logic_vector (479 downto 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "hdl_signals_source"
t "std_logic_vector"
b "(479 downto 0)"
o 86
suid 197,0
)
)
)
*416 (CptPort
uid 3423,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3424,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,-9375,62750,-8625"
)
tg (CPTG
uid 3425,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3426,0
va (VaSet
font "arial,8,0"
)
xt "48000,-9500,61000,-8500"
st "sync_mst : (C_SYNC_WIDTH-1:0)"
ju 2
blo "61000,-8700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3427,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,147600,81500,148400"
st "sync_mst            : out    std_logic_vector (C_SYNC_WIDTH-1 downto 0)"
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "sync_mst"
t "std_logic_vector"
b "(C_SYNC_WIDTH-1 downto 0)"
o 107
suid 198,0
)
)
)
]
shape (Rectangle
uid 3520,0
va (VaSet
vasetType 1
fg "52224,65280,52224"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,-30000,62000,82000"
)
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "arial,8,1"
)
xt "39200,-28000,46400,-27000"
st "signal_connector"
blo "39200,-27200"
)
second (Text
uid 12,0
va (VaSet
font "arial,8,1"
)
xt "39200,-27000,48900,-26000"
st "signal_connector_v1_0"
blo "39200,-26200"
)
)
gi *417 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
font "Courier New,8,0"
)
xt "0,12000,33500,37600"
st "Generic Declarations

C_M00_AXI_ADDR_WIDTH             integer          64           
C_M00_AXI_ARUSER_WIDTH           integer          0            
C_M00_AXI_AWUSER_WIDTH           integer          0            
C_M00_AXI_BURST_LEN              integer          16           
C_M00_AXI_BUSER_WIDTH            integer          0            
C_M00_AXI_DATA_WIDTH             integer          64           
C_M00_AXI_ID_WIDTH               integer          1            
C_M00_AXI_RUSER_WIDTH            integer          0            
-- Parameters of Axi Master Bus Interface M00_AXI
C_M00_AXI_TARGET_SLAVE_BASE_ADDR std_logic_vector x\"40000000\"  
C_M00_AXI_WUSER_WIDTH            integer          0            
C_S00_AXI_ADDR_WIDTH             integer          18           
C_S00_AXI_ARUSER_WIDTH           integer          0            
C_S00_AXI_AWUSER_WIDTH           integer          0            
C_S00_AXI_BUSER_WIDTH            integer          0            
C_S00_AXI_DATA_WIDTH             integer          32           
-- Users to add parameters here

-- User parameters ends
-- Do not modify the parameters beyond this line


-- Parameters of Axi Slave Bus Interface S00_AXI
C_S00_AXI_ID_WIDTH               integer          1            
C_S00_AXI_RUSER_WIDTH            integer          0            
C_S00_AXI_WUSER_WIDTH            integer          0            
C_SLV_ADDR_WIDTH                 integer          16           
C_SLV_DATA_WIDTH                 integer          32           
C_SLOT_NUM                       integer          30           
C_SYNC_WIDTH                     integer          8            
"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
(GiElement
name "C_M00_AXI_ADDR_WIDTH"
type "integer"
value "64"
)
(GiElement
name "C_M00_AXI_ARUSER_WIDTH"
type "integer"
value "0"
)
(GiElement
name "C_M00_AXI_AWUSER_WIDTH"
type "integer"
value "0"
)
(GiElement
name "C_M00_AXI_BURST_LEN"
type "integer"
value "16"
)
(GiElement
name "C_M00_AXI_BUSER_WIDTH"
type "integer"
value "0"
)
(GiElement
name "C_M00_AXI_DATA_WIDTH"
type "integer"
value "64"
)
(GiElement
name "C_M00_AXI_ID_WIDTH"
type "integer"
value "1"
)
(GiElement
name "C_M00_AXI_RUSER_WIDTH"
type "integer"
value "0"
)
(GiElement
name "C_M00_AXI_TARGET_SLAVE_BASE_ADDR"
type "std_logic_vector"
value "x\"40000000\""
pr "-- Parameters of Axi Master Bus Interface M00_AXI"
apr 0
)
(GiElement
name "C_M00_AXI_WUSER_WIDTH"
type "integer"
value "0"
)
(GiElement
name "C_S00_AXI_ADDR_WIDTH"
type "integer"
value "18"
)
(GiElement
name "C_S00_AXI_ARUSER_WIDTH"
type "integer"
value "0"
)
(GiElement
name "C_S00_AXI_AWUSER_WIDTH"
type "integer"
value "0"
)
(GiElement
name "C_S00_AXI_BUSER_WIDTH"
type "integer"
value "0"
)
(GiElement
name "C_S00_AXI_DATA_WIDTH"
type "integer"
value "32"
)
(GiElement
name "C_S00_AXI_ID_WIDTH"
type "integer"
value "1"
pr "-- Users to add parameters here

-- User parameters ends
-- Do not modify the parameters beyond this line


-- Parameters of Axi Slave Bus Interface S00_AXI"
apr 0
)
(GiElement
name "C_S00_AXI_RUSER_WIDTH"
type "integer"
value "0"
)
(GiElement
name "C_S00_AXI_WUSER_WIDTH"
type "integer"
value "0"
)
(GiElement
name "C_SLV_ADDR_WIDTH"
type "integer"
value "16"
)
(GiElement
name "C_SLV_DATA_WIDTH"
type "integer"
value "32"
)
(GiElement
name "C_SLOT_NUM"
type "integer"
value "30"
)
(GiElement
name "C_SYNC_WIDTH"
type "integer"
value "8"
)
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
*418 (Grouping
uid 16,0
optionalChildren [
*419 (CommentText
uid 18,0
shape (Rectangle
uid 19,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,48000,53000,49000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 20,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,48000,44700,49000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*420 (CommentText
uid 21,0
shape (Rectangle
uid 22,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,44000,57000,45000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 23,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,44000,56200,45000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*421 (CommentText
uid 24,0
shape (Rectangle
uid 25,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,46000,53000,47000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 26,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,46000,46200,47000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*422 (CommentText
uid 27,0
shape (Rectangle
uid 28,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,46000,36000,47000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 29,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,46000,34300,47000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*423 (CommentText
uid 30,0
shape (Rectangle
uid 31,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,45000,73000,49000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 32,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,45200,62400,46200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*424 (CommentText
uid 33,0
shape (Rectangle
uid 34,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,44000,73000,45000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 35,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,44000,59200,45000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*425 (CommentText
uid 36,0
shape (Rectangle
uid 37,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,44000,53000,46000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 38,0
va (VaSet
fg "32768,0,0"
)
xt "39150,44500,45850,45500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*426 (CommentText
uid 39,0
shape (Rectangle
uid 40,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,47000,36000,48000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 41,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,47000,34300,48000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*427 (CommentText
uid 42,0
shape (Rectangle
uid 43,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,48000,36000,49000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 44,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,48000,34900,49000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*428 (CommentText
uid 45,0
shape (Rectangle
uid 46,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,47000,53000,48000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 47,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,47000,51300,48000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 17,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "32000,44000,73000,49000"
)
oxt "14000,66000,55000,71000"
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *429 (PackageList
uid 48,0
stg "VerticalLayoutStrategy"
textVec [
*430 (Text
uid 49,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*431 (MLText
uid 50,0
va (VaSet
font "arial,8,0"
)
xt "0,1000,10900,6000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
library work;
use work.busdef.all;"
tm "PackageList"
)
]
)
windowSize "255,197,1600,887"
viewArea "-2676,-32776,659325,153412"
cachedDiagramExtent "0,-30000,88500,149400"
hasePageBreakOrigin 1
pageBreakOrigin "0,-49000"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName ""
entityName ""
viewName ""
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,33000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,1"
)
xt "22200,15000,25800,16000"
st "<library>"
blo "22200,15800"
)
second (Text
va (VaSet
font "arial,8,1"
)
xt "22200,16000,24800,17000"
st "<cell>"
blo "22200,16800"
)
)
gi *432 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "0,12000,11500,12800"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1400,1750"
st "In0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Courier New,8,0"
)
)
thePort (LogicalPort
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,2800,1750"
st "Buffer0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Courier New,8,0"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *433 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "42000,0,47400,1000"
st "Declarations"
blo "42000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "42000,1000,44700,2000"
st "Ports:"
blo "42000,1800"
)
externalLabel (Text
uid 4,0
va (VaSet
font "arial,8,1"
)
xt "42000,148400,44400,149400"
st "User:"
blo "42000,149200"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "42000,0,47800,1000"
st "Internal User:"
blo "42000,800"
)
externalText (MLText
uid 5,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,149400,44000,149400"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 3520,0
okToSyncOnLoad 1
OkToSyncGenericsOnLoad 1
activeModelName "Symbol:CDM"
)
