/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [26:0] _05_;
  wire [28:0] _06_;
  wire [5:0] _07_;
  wire [27:0] _08_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [20:0] celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [3:0] celloutsig_0_27z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [23:0] celloutsig_0_42z;
  wire [3:0] celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire [11:0] celloutsig_0_6z;
  wire celloutsig_0_75z;
  wire [5:0] celloutsig_0_76z;
  wire celloutsig_0_7z;
  wire [22:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire [24:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [10:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = celloutsig_0_0z ? in_data[76] : celloutsig_0_0z;
  assign celloutsig_1_18z = ~(celloutsig_1_1z & celloutsig_1_5z);
  assign celloutsig_0_0z = ~((in_data[20] | in_data[48]) & in_data[29]);
  assign celloutsig_1_3z = ~((_01_ | celloutsig_1_0z[0]) & in_data[119]);
  assign celloutsig_0_22z = ~((celloutsig_0_20z | celloutsig_0_11z) & celloutsig_0_15z);
  assign celloutsig_0_25z = ~((celloutsig_0_2z[2] | celloutsig_0_20z) & celloutsig_0_24z);
  assign celloutsig_0_41z = ~((celloutsig_0_15z | celloutsig_0_6z[1]) & (celloutsig_0_7z | celloutsig_0_21z));
  assign celloutsig_1_15z = ~((celloutsig_1_4z[16] | celloutsig_1_3z) & (celloutsig_1_13z | celloutsig_1_3z));
  assign celloutsig_0_15z = celloutsig_0_11z | ~(_04_);
  assign celloutsig_0_4z = celloutsig_0_2z[2] | celloutsig_0_1z;
  assign celloutsig_0_75z = celloutsig_0_47z | celloutsig_0_7z;
  assign celloutsig_1_16z = in_data[132] | celloutsig_1_15z;
  reg [28:0] _21_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _21_ <= 29'h00000000;
    else _21_ <= { in_data[170:148], celloutsig_1_0z };
  assign { _06_[28:21], _02_, _06_[19:18], _01_, _06_[16:0] } = _21_;
  reg [5:0] _22_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _22_ <= 6'h00;
    else _22_ <= { celloutsig_0_6z[2:0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z };
  assign { _03_, _04_, _07_[3:0] } = _22_;
  reg [27:0] _23_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _23_ <= 28'h0000000;
    else _23_ <= { celloutsig_0_6z[11:10], celloutsig_0_7z, celloutsig_0_8z[22:6], celloutsig_0_8z[10:8], celloutsig_0_8z[10:8], celloutsig_0_0z, celloutsig_0_5z };
  assign { _08_[27:22], _05_[26:12], _00_, _05_[10:8], _08_[2:0] } = _23_;
  assign celloutsig_0_12z = { celloutsig_0_6z[9:3], celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_3z } & { in_data[59:42], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_9z = { celloutsig_0_6z[8:7], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z } / { 1'h1, celloutsig_0_8z[21:18], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_27z = { celloutsig_0_19z, celloutsig_0_23z, celloutsig_0_5z, celloutsig_0_1z } / { 1'h1, celloutsig_0_12z[9], celloutsig_0_24z, celloutsig_0_25z };
  assign celloutsig_0_45z = { in_data[37:34], celloutsig_0_4z, celloutsig_0_21z } == { celloutsig_0_7z, celloutsig_0_43z[3], celloutsig_0_43z[3], celloutsig_0_43z[1], celloutsig_0_43z[1], celloutsig_0_20z };
  assign celloutsig_0_16z = { _03_, _04_, _07_[3:1], celloutsig_0_2z, celloutsig_0_0z } == celloutsig_0_12z[16:8];
  assign celloutsig_1_5z = celloutsig_1_4z[4:0] === celloutsig_1_0z[5:1];
  assign celloutsig_1_6z = { celloutsig_1_4z[24:15], celloutsig_1_5z, celloutsig_1_1z } === celloutsig_1_4z[14:3];
  assign celloutsig_0_11z = { celloutsig_0_8z[9:8], celloutsig_0_8z[10], celloutsig_0_0z, celloutsig_0_4z } === { celloutsig_0_9z[3:1], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_5z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } >= { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_19z = { _08_[22], _05_[26:22] } && celloutsig_0_12z[11:6];
  assign celloutsig_0_42z = { _03_, _04_, _07_[3:0], celloutsig_0_38z, celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_15z } % { 1'h1, _07_[2:0], celloutsig_0_23z, celloutsig_0_16z, celloutsig_0_25z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_38z };
  assign celloutsig_0_6z = { in_data[8:3], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[92:83], in_data[0] };
  assign celloutsig_0_76z = { celloutsig_0_43z[3], celloutsig_0_43z[3], celloutsig_0_43z[1], celloutsig_0_15z, celloutsig_0_55z, celloutsig_0_0z } % { 1'h1, celloutsig_0_6z[6:3], celloutsig_0_45z };
  assign celloutsig_1_9z = in_data[162:152] * { celloutsig_1_4z[19:18], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_19z = { celloutsig_1_9z[4:3], celloutsig_1_13z, celloutsig_1_16z, celloutsig_1_5z } * celloutsig_1_9z[9:5];
  assign celloutsig_1_0z = in_data[111] ? in_data[142:137] : in_data[118:113];
  assign celloutsig_0_30z = { celloutsig_0_11z, celloutsig_0_22z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_25z } != { celloutsig_0_24z, celloutsig_0_7z, celloutsig_0_23z, celloutsig_0_3z, celloutsig_0_23z, celloutsig_0_24z };
  assign celloutsig_0_38z = - celloutsig_0_12z[11:9];
  assign celloutsig_0_47z = { celloutsig_0_38z[2], celloutsig_0_25z, celloutsig_0_43z[3], celloutsig_0_43z[3], celloutsig_0_43z[1], celloutsig_0_43z[1] } !== { _08_[24:22], celloutsig_0_2z };
  assign celloutsig_0_3z = | { celloutsig_0_2z[1:0], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_13z = | { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_0_18z = | _07_[3:1];
  assign celloutsig_0_20z = | { celloutsig_0_9z[6:2], celloutsig_0_9z, _03_, _04_, _07_[3:0], celloutsig_0_11z, celloutsig_0_18z };
  assign celloutsig_0_23z = | { _05_[19:18], celloutsig_0_7z, celloutsig_0_16z };
  assign celloutsig_0_2z = in_data[26:24] >> { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_13z = { celloutsig_0_8z[8:6], celloutsig_0_8z[10:8], celloutsig_0_8z[10] } >>> celloutsig_0_6z[10:4];
  assign celloutsig_1_4z = { in_data[187:167], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z } - { _06_[26:21], _02_, _06_[19:18], _01_, _06_[16:4], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_55z = ~((celloutsig_0_27z[1] & celloutsig_0_42z[15]) | (celloutsig_0_8z[18] & celloutsig_0_43z[3]));
  assign celloutsig_0_7z = ~((in_data[67] & in_data[70]) | (celloutsig_0_0z & celloutsig_0_5z));
  assign celloutsig_1_1z = ~((celloutsig_1_0z[3] & in_data[114]) | (in_data[126] & in_data[114]));
  assign celloutsig_1_7z = ~((in_data[167] & celloutsig_1_0z[4]) | (celloutsig_1_4z[23] & celloutsig_1_1z));
  assign celloutsig_0_21z = ~((celloutsig_0_19z & celloutsig_0_6z[1]) | (in_data[69] & celloutsig_0_6z[10]));
  assign celloutsig_0_24z = ~((celloutsig_0_18z & celloutsig_0_13z[2]) | (celloutsig_0_22z & celloutsig_0_16z));
  assign { celloutsig_0_8z[22:11], celloutsig_0_8z[7:6], celloutsig_0_8z[10:8] } = ~ { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z };
  assign { celloutsig_0_43z[1], celloutsig_0_43z[3] } = ~ { celloutsig_0_41z, celloutsig_0_30z };
  assign { _05_[11], _05_[7:6], _05_[4:0] } = { _00_, celloutsig_0_11z, celloutsig_0_21z, celloutsig_0_47z, celloutsig_0_2z, celloutsig_0_47z };
  assign { _06_[20], _06_[17] } = { _02_, _01_ };
  assign _07_[5:4] = { _03_, _04_ };
  assign _08_[21:3] = { _05_[26:12], _00_, _05_[10:8] };
  assign { celloutsig_0_43z[2], celloutsig_0_43z[0] } = { celloutsig_0_43z[3], celloutsig_0_43z[1] };
  assign celloutsig_0_8z[5:0] = { celloutsig_0_8z[10:8], celloutsig_0_8z[10:8] };
  assign { out_data[128], out_data[100:96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_75z, celloutsig_0_76z };
endmodule
