$date
	Tue Jun 13 20:09:35 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module logicorReg $end
$var wire 1 ! a $end
$var wire 3 " b [2:0] $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 1 % when_logicorReg_l21 $end
$var reg 3 & output_1 [2:0] $end
$var reg 3 ' reg1 [2:0] $end
$var reg 1 ( reg3 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
bx '
b0 &
x%
z$
z#
bz "
z!
$end
#10000000
