Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Nov 26 21:35:58 2024
| Host         : DESKTOP-B69ULGN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_fft_xadc_timing_summary_routed.rpt -pb top_fft_xadc_timing_summary_routed.pb -rpx top_fft_xadc_timing_summary_routed.rpx -warn_on_violation
| Design       : top_fft_xadc
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1578)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3741)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1578)
---------------------------
 There are 1578 register/latch pins with no clock driven by root clock pin: CLK100MHZ (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3741)
---------------------------------------------------
 There are 3741 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 3742          inf        0.000                      0                 3742           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3742 Endpoints
Min Delay          3742 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_inst/T1/TxD_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            TxD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.247ns  (logic 4.022ns (48.771%)  route 4.225ns (51.229%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDSE                         0.000     0.000 r  UART_inst/T1/TxD_reg/C
    SLICE_X38Y61         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  UART_inst/T1/TxD_reg/Q
                         net (fo=1, routed)           4.225     4.743    TxD_OBUF
    V13                  OBUF (Prop_obuf_I_O)         3.504     8.247 r  TxD_OBUF_inst/O
                         net (fo=0)                   0.000     8.247    TxD
    V13                                                               r  TxD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.086ns  (logic 2.317ns (45.557%)  route 2.769ns (54.443%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE                         0.000     0.000 r  FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[16]/C
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[16]/Q
                         net (fo=15, routed)          1.009     1.487    FFT_inst/fft_out_data[15]
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.326     1.813 r  FFT_inst/uart_data[3]_i_6/O
                         net (fo=2, routed)           0.863     2.676    FFT_inst/uart_data[3]_i_6_n_0
    SLICE_X40Y64         LUT5 (Prop_lut5_I4_O)        0.326     3.002 r  FFT_inst/uart_data[3]_i_9/O
                         net (fo=1, routed)           0.000     3.002    FFT_inst/uart_data[3]_i_9_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.552 r  FFT_inst/uart_data_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.552    FFT_inst/uart_data_reg[3]_i_2_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.886 r  FFT_inst/uart_data_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.897     4.783    FFT_inst/in2[5]
    SLICE_X42Y64         LUT4 (Prop_lut4_I0_O)        0.303     5.086 r  FFT_inst/uart_data[5]_i_1/O
                         net (fo=1, routed)           0.000     5.086    FFT_inst_n_6
    SLICE_X42Y64         FDRE                                         r  uart_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.899ns  (logic 2.221ns (45.332%)  route 2.678ns (54.668%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE                         0.000     0.000 r  FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[16]/C
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[16]/Q
                         net (fo=15, routed)          1.009     1.487    FFT_inst/fft_out_data[15]
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.326     1.813 r  FFT_inst/uart_data[3]_i_6/O
                         net (fo=2, routed)           0.863     2.676    FFT_inst/uart_data[3]_i_6_n_0
    SLICE_X40Y64         LUT5 (Prop_lut5_I4_O)        0.326     3.002 r  FFT_inst/uart_data[3]_i_9/O
                         net (fo=1, routed)           0.000     3.002    FFT_inst/uart_data[3]_i_9_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.552 r  FFT_inst/uart_data_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.552    FFT_inst/uart_data_reg[3]_i_2_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.791 r  FFT_inst/uart_data_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.807     4.597    FFT_inst/in2[6]
    SLICE_X42Y64         LUT4 (Prop_lut4_I0_O)        0.302     4.899 r  FFT_inst/uart_data[6]_i_1/O
                         net (fo=1, routed)           0.000     4.899    FFT_inst_n_5
    SLICE_X42Y64         FDRE                                         r  uart_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.892ns  (logic 2.202ns (45.017%)  route 2.690ns (54.983%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE                         0.000     0.000 r  FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[16]/C
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[16]/Q
                         net (fo=15, routed)          1.009     1.487    FFT_inst/fft_out_data[15]
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.326     1.813 r  FFT_inst/uart_data[3]_i_6/O
                         net (fo=2, routed)           0.863     2.676    FFT_inst/uart_data[3]_i_6_n_0
    SLICE_X40Y64         LUT5 (Prop_lut5_I4_O)        0.326     3.002 r  FFT_inst/uart_data[3]_i_9/O
                         net (fo=1, routed)           0.000     3.002    FFT_inst/uart_data[3]_i_9_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.552 r  FFT_inst/uart_data_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.552    FFT_inst/uart_data_reg[3]_i_2_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.775 r  FFT_inst/uart_data_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.818     4.593    FFT_inst/in2[4]
    SLICE_X40Y63         LUT4 (Prop_lut4_I0_O)        0.299     4.892 r  FFT_inst/uart_data[4]_i_1/O
                         net (fo=1, routed)           0.000     4.892    FFT_inst_n_7
    SLICE_X40Y63         FDRE                                         r  uart_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.759ns  (logic 2.076ns (43.624%)  route 2.683ns (56.376%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE                         0.000     0.000 r  FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[16]/C
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[16]/Q
                         net (fo=15, routed)          1.009     1.487    FFT_inst/fft_out_data[15]
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.326     1.813 r  FFT_inst/uart_data[3]_i_6/O
                         net (fo=2, routed)           0.863     2.676    FFT_inst/uart_data[3]_i_6_n_0
    SLICE_X40Y64         LUT5 (Prop_lut5_I4_O)        0.326     3.002 r  FFT_inst/uart_data[3]_i_9/O
                         net (fo=1, routed)           0.000     3.002    FFT_inst/uart_data[3]_i_9_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     3.642 r  FFT_inst/uart_data_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.811     4.453    FFT_inst/in2[3]
    SLICE_X40Y63         LUT4 (Prop_lut4_I0_O)        0.306     4.759 r  FFT_inst/uart_data[3]_i_1/O
                         net (fo=1, routed)           0.000     4.759    FFT_inst_n_8
    SLICE_X40Y63         FDRE                                         r  uart_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.711ns  (logic 0.704ns (14.944%)  route 4.007ns (85.056%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE                         0.000     0.000 r  FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1373, routed)        2.432     2.888    FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/E[0]
    SLICE_X32Y71         LUT5 (Prop_lut5_I4_O)        0.124     3.012 r  FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/current_state[1]_i_3/O
                         net (fo=5, routed)           0.943     3.956    FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/gen_ce_non_real_time.ce_predicted_reg
    SLICE_X37Y70         LUT6 (Prop_lut6_I1_O)        0.124     4.080 r  FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/gen_ce_non_real_time.ce_predicted_i_1/O
                         net (fo=1, routed)           0.631     4.711    FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_10
    SLICE_X37Y70         FDRE                                         r  FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/i_tc_compare_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.663ns  (logic 0.580ns (12.439%)  route 4.083ns (87.561%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE                         0.000     0.000 r  FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1373, routed)        3.232     3.688    FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/ce_w2c
    SLICE_X33Y68         LUT2 (Prop_lut2_I1_O)        0.124     3.812 r  FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/cnt_addsub_i_6__5/O
                         net (fo=7, routed)           0.851     4.663    FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/load_cnt_ce
    SLICE_X34Y68         FDRE                                         r  FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/i_tc_compare_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.597ns  (logic 2.299ns (50.011%)  route 2.298ns (49.989%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE                         0.000     0.000 r  FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[16]/C
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[16]/Q
                         net (fo=15, routed)          1.009     1.487    FFT_inst/fft_out_data[15]
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.326     1.813 r  FFT_inst/uart_data[3]_i_6/O
                         net (fo=2, routed)           0.863     2.676    FFT_inst/uart_data[3]_i_6_n_0
    SLICE_X40Y64         LUT5 (Prop_lut5_I4_O)        0.326     3.002 r  FFT_inst/uart_data[3]_i_9/O
                         net (fo=1, routed)           0.000     3.002    FFT_inst/uart_data[3]_i_9_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.552 r  FFT_inst/uart_data_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.552    FFT_inst/uart_data_reg[3]_i_2_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.865 r  FFT_inst/uart_data_reg[7]_i_3/O[3]
                         net (fo=1, routed)           0.426     4.291    FFT_inst/in2[7]
    SLICE_X42Y64         LUT4 (Prop_lut4_I0_O)        0.306     4.597 r  FFT_inst/uart_data[7]_i_2/O
                         net (fo=1, routed)           0.000     4.597    FFT_inst_n_4
    SLICE_X42Y64         FDRE                                         r  uart_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.415ns  (logic 0.580ns (13.138%)  route 3.835ns (86.862%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE                         0.000     0.000 r  FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1373, routed)        3.232     3.688    FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/ce_w2c
    SLICE_X33Y68         LUT2 (Prop_lut2_I1_O)        0.124     3.812 r  FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/cnt_addsub_i_6__5/O
                         net (fo=7, routed)           0.603     4.415    FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X33Y68         FDRE                                         r  FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.415ns  (logic 0.580ns (13.138%)  route 3.835ns (86.862%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE                         0.000     0.000 r  FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=1373, routed)        3.232     3.688    FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/ce_w2c
    SLICE_X33Y68         LUT2 (Prop_lut2_I1_O)        0.124     3.812 r  FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/cnt_addsub_i_6__5/O
                         net (fo=7, routed)           0.603     4.415    FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X33Y68         FDRE                                         r  FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/cnt_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE                         0.000     0.000 r  FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][0]/C
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][0]/Q
                         net (fo=1, routed)           0.053     0.181    FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp/dsp_preadder_3.reg_mult3_preadd_d/Q[0]
    SLICE_X55Y63         FDRE                                         r  FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp/dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][1]_srl16/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE                         0.000     0.000 r  FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[8]/C
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[8]/Q
                         net (fo=1, routed)           0.059     0.187    FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[1]
    SLICE_X42Y65         SRL16E                                       r  FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][1]_srl16/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][2]_srl16/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE                         0.000     0.000 r  FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[9]/C
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[9]/Q
                         net (fo=1, routed)           0.059     0.187    FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[2]
    SLICE_X42Y65         SRL16E                                       r  FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][2]_srl16/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][11]_srl16/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE                         0.000     0.000 r  FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[2]/C
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[2]/Q
                         net (fo=1, routed)           0.059     0.187    FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[11]
    SLICE_X42Y66         SRL16E                                       r  FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][11]_srl16/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][12]_srl16/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE                         0.000     0.000 r  FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[3]/C
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[3]/Q
                         net (fo=1, routed)           0.059     0.187    FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[12]
    SLICE_X42Y66         SRL16E                                       r  FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][12]_srl16/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling1bit.scaler_re/scale_mux/use_lut6_2.latency1.Q_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_rev_out_re_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.195ns  (logic 0.141ns (72.334%)  route 0.054ns (27.666%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE                         0.000     0.000 r  FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling1bit.scaler_re/scale_mux/use_lut6_2.latency1.Q_reg[8]/C
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/scaling1bit.scaler_re/scale_mux/use_lut6_2.latency1.Q_reg[8]/Q
                         net (fo=1, routed)           0.054     0.195    FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/DOUT_RE[7]
    SLICE_X45Y63         FDRE                                         r  FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_rev_out_re_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][8]_srl16/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE                         0.000     0.000 r  FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[15]/C
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[15]/Q
                         net (fo=1, routed)           0.056     0.197    FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[8]
    SLICE_X42Y65         SRL16E                                       r  FFT_inst/FFT_IP/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][8]_srl16/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[1].ff_bi/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDRE                         0.000     0.000 r  FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[1].ff_bi/C
    SLICE_X53Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[1].ff_bi/Q
                         net (fo=1, routed)           0.056     0.197    FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp/dsp_preadder_1.reg_mult1_preadd_d/D[5]
    SLICE_X53Y73         FDRE                                         r  FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[2].ff_bi/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDRE                         0.000     0.000 r  FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[2].ff_bi/C
    SLICE_X53Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[2].ff_bi/Q
                         net (fo=1, routed)           0.056     0.197    FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp/dsp_preadder_1.reg_mult1_preadd_d/D[6]
    SLICE_X53Y73         FDRE                                         r  FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE                         0.000     0.000 r  FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[0]/C
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/mux_in_A/use_lut6_2.latency1.Q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.197    FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/D[0]
    SLICE_X42Y74         SRL16E                                       r  FFT_inst/FFT_IP/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
  -------------------------------------------------------------------    -------------------





