xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../../eda/xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../FPGA.srcs/sources_1/ip/ila_0/hdl/verilog"
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../../eda/xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../FPGA.srcs/sources_1/ip/ila_0/hdl/verilog"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../eda/xilinx/Vivado/2018.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../FPGA.srcs/sources_1/ip/ila_0/hdl/verilog"
ila_0.vhd,vhdl,xil_defaultlib,../../../../FPGA.srcs/sources_1/ip/ila_0/sim/ila_0.vhd,incdir="../../../../FPGA.srcs/sources_1/ip/ila_0/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
