vendor_name = ModelSim
source_file = 1, /home/student2/ised/Downloads/Lab6forsureforsure/Lab6/ALU1.vhd
source_file = 1, /home/student2/ised/Downloads/Lab6forsureforsure/Lab6/latch1.vhd
source_file = 1, /home/student2/ised/Downloads/Lab6forsureforsure/Lab6/latch0.vhd
source_file = 1, /home/student2/ised/Downloads/Lab6forsureforsure/Lab6/FSM.vhd
source_file = 1, /home/student2/ised/Downloads/Lab6forsureforsure/Lab6/mod_dec3to8.vhd
source_file = 1, /home/student2/ised/Downloads/Lab6forsureforsure/Lab6/sseg.vhd
source_file = 1, /home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob1.bdf
source_file = 1, /home/student2/ised/Downloads/Lab6forsureforsure/Lab6/modALU1.bsf
source_file = 1, /home/student2/ised/Downloads/Lab6forsureforsure/Lab6/output_files/fsmtest.vwf
source_file = 1, /home/student2/ised/Downloads/Lab6forsureforsure/Lab6/output_files/prob1tester.vwf
source_file = 1, /home/student2/ised/Downloads/Lab6forsureforsure/Lab6/ALU2.vhd
source_file = 1, /home/student2/ised/Downloads/Lab6forsureforsure/Lab6/output_files/prob2tester.vwf
source_file = 1, /home/student2/ised/Downloads/Lab6forsureforsure/Lab6/ALU3.vhd
source_file = 1, /home/student2/ised/Downloads/Lab6forsureforsure/Lab6/ssegmod.vhd
source_file = 1, /home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob3.bdf
source_file = 1, /home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob3tester.vwf
source_file = 1, /home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob3tester1.vwf
source_file = 1, /home/student2/ised/Downloads/Lab6forsureforsure/Lab6/prob2tester1.vwf
source_file = 1, /home/student2/ised/Downloads/Lab6forsureforsure/Lab6/output_files/ALU2-Functionb.vhd
source_file = 1, /home/student2/ised/Downloads/Lab6forsureforsure/Lab6/output_files/ALU_FunctionH.vhd
source_file = 1, /home/student2/ised/Downloads/Lab6forsureforsure/Lab6/output_files/Chain2.cdf
source_file = 1, /home/student2/ised/Downloads/Lab6forsureforsure/Lab6/output_files/ALU2_FunctionA.vhd
source_file = 1, /home/student2/ised/Downloads/Lab6forsureforsure/Lab6/output_files/Chain4.cdf
source_file = 1, /home/student2/ised/Downloads/Lab6forsureforsure/Lab6/ALU3_imran.vhd
source_file = 1, /home/student2/ised/Downloads/Lab6forsureforsure/Lab6/output_files/prob2.bdf
source_file = 1, /home/student2/ised/Downloads/Lab6forsureforsure/Lab6/output_files/FuncA.vhd
source_file = 1, /home/student2/ised/Downloads/Lab6forsureforsure/Lab6/output_files/functionaprob2.vhd
source_file = 1, /home/student2/ised/Downloads/Lab6forsureforsure/Lab6/db/Lab6.cbx.xml
source_file = 1, /CMC/tools/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /CMC/tools/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /CMC/tools/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /CMC/tools/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = prob3
instance = comp, \inst8|student_id[1] , inst8|student_id[1], prob3, 1
instance = comp, \inst7|Q[4] , inst7|Q[4], prob3, 1
instance = comp, \inst7|Q[5] , inst7|Q[5], prob3, 1
instance = comp, \inst|Selector0~0 , inst|Selector0~0, prob3, 1
instance = comp, \Clock~I , Clock, prob3, 1
instance = comp, \reset~I , reset, prob3, 1
instance = comp, \InputB[4]~I , InputB[4], prob3, 1
instance = comp, \InputB[5]~I , InputB[5], prob3, 1
instance = comp, \Clock~clk_delay_ctrl , Clock~clk_delay_ctrl, prob3, 1
instance = comp, \Clock~clkctrl , Clock~clkctrl, prob3, 1
instance = comp, \inst7|Q[4]~feeder , inst7|Q[4]~feeder, prob3, 1
instance = comp, \reset~clk_delay_ctrl , reset~clk_delay_ctrl, prob3, 1
instance = comp, \reset~clkctrl , reset~clkctrl, prob3, 1
instance = comp, \data_in~I , data_in, prob3, 1
instance = comp, \inst8|yfsm.s2 , inst8|yfsm.s2, prob3, 1
instance = comp, \inst8|yfsm.s3 , inst8|yfsm.s3, prob3, 1
instance = comp, \inst8|yfsm.s4 , inst8|yfsm.s4, prob3, 1
instance = comp, \inst8|yfsm.s5~feeder , inst8|yfsm.s5~feeder, prob3, 1
instance = comp, \inst8|yfsm.s5 , inst8|yfsm.s5, prob3, 1
instance = comp, \inst8|yfsm.s6 , inst8|yfsm.s6, prob3, 1
instance = comp, \inst8|yfsm.s7 , inst8|yfsm.s7, prob3, 1
instance = comp, \inst8|yfsm.s0~0 , inst8|yfsm.s0~0, prob3, 1
instance = comp, \inst8|yfsm.s0 , inst8|yfsm.s0, prob3, 1
instance = comp, \inst8|yfsm.s1~0 , inst8|yfsm.s1~0, prob3, 1
instance = comp, \inst8|yfsm.s1 , inst8|yfsm.s1, prob3, 1
instance = comp, \inst8|WideOr13 , inst8|WideOr13, prob3, 1
instance = comp, \inst8|WideOr10 , inst8|WideOr10, prob3, 1
instance = comp, \InputB[2]~I , InputB[2], prob3, 1
instance = comp, \inst7|Q[2]~feeder , inst7|Q[2]~feeder, prob3, 1
instance = comp, \inst7|Q[2] , inst7|Q[2], prob3, 1
instance = comp, \inst8|WideOr11 , inst8|WideOr11, prob3, 1
instance = comp, \InputB[0]~I , InputB[0], prob3, 1
instance = comp, \inst7|Q[0] , inst7|Q[0], prob3, 1
instance = comp, \InputB[1]~I , InputB[1], prob3, 1
instance = comp, \inst7|Q[1]~feeder , inst7|Q[1]~feeder, prob3, 1
instance = comp, \inst7|Q[1] , inst7|Q[1], prob3, 1
instance = comp, \inst|Selector0~2 , inst|Selector0~2, prob3, 1
instance = comp, \inst|Selector0~3 , inst|Selector0~3, prob3, 1
instance = comp, \InputB[3]~I , InputB[3], prob3, 1
instance = comp, \inst7|Q[3] , inst7|Q[3], prob3, 1
instance = comp, \InputB[7]~I , InputB[7], prob3, 1
instance = comp, \inst7|Q[7] , inst7|Q[7], prob3, 1
instance = comp, \InputB[6]~I , InputB[6], prob3, 1
instance = comp, \inst7|Q[6] , inst7|Q[6], prob3, 1
instance = comp, \inst|Selector0~1 , inst|Selector0~1, prob3, 1
instance = comp, \inst|Selector0~4 , inst|Selector0~4, prob3, 1
instance = comp, \inst8|WideOr12~0 , inst8|WideOr12~0, prob3, 1
instance = comp, \inst9|Mux0~2 , inst9|Mux0~2, prob3, 1
instance = comp, \inst9|Mux2~0 , inst9|Mux2~0, prob3, 1
instance = comp, \inst9|Mux5~0 , inst9|Mux5~0, prob3, 1
instance = comp, \inst5|Mux0~2 , inst5|Mux0~2, prob3, 1
instance = comp, \inst5|Mux1~2 , inst5|Mux1~2, prob3, 1
instance = comp, \inst5|Mux2~0 , inst5|Mux2~0, prob3, 1
instance = comp, \inst5|Mux3~2 , inst5|Mux3~2, prob3, 1
instance = comp, \inst5|Mux4~2 , inst5|Mux4~2, prob3, 1
instance = comp, \inst5|Mux5~2 , inst5|Mux5~2, prob3, 1
instance = comp, \inst5|Mux6~2 , inst5|Mux6~2, prob3, 1
instance = comp, \inst12|Mux0~2 , inst12|Mux0~2, prob3, 1
instance = comp, \inst8|WideOr13~0 , inst8|WideOr13~0, prob3, 1
instance = comp, \inst8|WideOr11~0 , inst8|WideOr11~0, prob3, 1
instance = comp, \inst12|Mux2~2 , inst12|Mux2~2, prob3, 1
instance = comp, \inst12|Mux5~2 , inst12|Mux5~2, prob3, 1
instance = comp, \inst12|Mux6~0 , inst12|Mux6~0, prob3, 1
instance = comp, \3-0[0]~I , 3-0[0], prob3, 1
instance = comp, \3-0[1]~I , 3-0[1], prob3, 1
instance = comp, \3-0[2]~I , 3-0[2], prob3, 1
instance = comp, \3-0[3]~I , 3-0[3], prob3, 1
instance = comp, \3-0[4]~I , 3-0[4], prob3, 1
instance = comp, \3-0[5]~I , 3-0[5], prob3, 1
instance = comp, \3-0[6]~I , 3-0[6], prob3, 1
instance = comp, \InputA[7]~I , InputA[7], prob3, 1
instance = comp, \InputA[6]~I , InputA[6], prob3, 1
instance = comp, \InputA[5]~I , InputA[5], prob3, 1
instance = comp, \InputA[4]~I , InputA[4], prob3, 1
instance = comp, \InputA[3]~I , InputA[3], prob3, 1
instance = comp, \InputA[2]~I , InputA[2], prob3, 1
instance = comp, \InputA[1]~I , InputA[1], prob3, 1
instance = comp, \InputA[0]~I , InputA[0], prob3, 1
instance = comp, \7-4[0]~I , 7-4[0], prob3, 1
instance = comp, \7-4[1]~I , 7-4[1], prob3, 1
instance = comp, \7-4[2]~I , 7-4[2], prob3, 1
instance = comp, \7-4[3]~I , 7-4[3], prob3, 1
instance = comp, \7-4[4]~I , 7-4[4], prob3, 1
instance = comp, \7-4[5]~I , 7-4[5], prob3, 1
instance = comp, \7-4[6]~I , 7-4[6], prob3, 1
instance = comp, \7-5[0]~I , 7-5[0], prob3, 1
instance = comp, \7-5[1]~I , 7-5[1], prob3, 1
instance = comp, \7-5[2]~I , 7-5[2], prob3, 1
instance = comp, \7-5[3]~I , 7-5[3], prob3, 1
instance = comp, \7-5[4]~I , 7-5[4], prob3, 1
instance = comp, \7-5[5]~I , 7-5[5], prob3, 1
instance = comp, \7-5[6]~I , 7-5[6], prob3, 1
instance = comp, \current_stale[0]~I , current_stale[0], prob3, 1
instance = comp, \current_stale[1]~I , current_stale[1], prob3, 1
instance = comp, \current_stale[2]~I , current_stale[2], prob3, 1
instance = comp, \current_stale[3]~I , current_stale[3], prob3, 1
instance = comp, \current_stale[4]~I , current_stale[4], prob3, 1
instance = comp, \current_stale[5]~I , current_stale[5], prob3, 1
instance = comp, \current_stale[6]~I , current_stale[6], prob3, 1
instance = comp, \current_state[0]~I , current_state[0], prob3, 1
instance = comp, \current_state[1]~I , current_state[1], prob3, 1
instance = comp, \current_state[2]~I , current_state[2], prob3, 1
instance = comp, \current_state[3]~I , current_state[3], prob3, 1
instance = comp, \current_state[4]~I , current_state[4], prob3, 1
instance = comp, \current_state[5]~I , current_state[5], prob3, 1
instance = comp, \current_state[6]~I , current_state[6], prob3, 1
instance = comp, \current_state13[0]~I , current_state13[0], prob3, 1
instance = comp, \current_state13[1]~I , current_state13[1], prob3, 1
instance = comp, \current_state13[2]~I , current_state13[2], prob3, 1
instance = comp, \current_state13[3]~I , current_state13[3], prob3, 1
instance = comp, \current_state13[4]~I , current_state13[4], prob3, 1
instance = comp, \current_state13[5]~I , current_state13[5], prob3, 1
instance = comp, \current_state13[6]~I , current_state13[6], prob3, 1
