Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon May 18 17:48:15 2020
| Host         : DESKTOP-KJ93V1M running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Clock_control_sets_placed.rpt
| Design       : Clock
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    48 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              39 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              33 |            9 |
| Yes          | No                    | No                     |              12 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              52 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-------------------------------------+-------------------------+------------------+----------------+
|     Clock Signal     |            Enable Signal            |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------------+-------------------------------------+-------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG | DebounceH/previous_state_i_2__0_n_0 | DebounceH/Flag0         |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG | DebounceM/count_reg[11]             |                         |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG | DebounceM/previous_state_i_2_n_0    | DebounceM/Flag0         |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG | SS_Driver1/p_0_in                   | Delay_Reset1/Reset      |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG | DebounceM/count_reg[11]             | DebounceM/SR[0]         |                2 |              5 |
|  CLK100MHZ_IBUF_BUFG | DebounceM/Flag_reg_0[0]             |                         |                1 |              5 |
|  CLK100MHZ_IBUF_BUFG | DebounceM/E[0]                      |                         |                3 |              6 |
|  CLK100MHZ_IBUF_BUFG | Delay_Reset1/sel                    | Delay_Reset1/LocalReset |                3 |             11 |
|  CLK100MHZ_IBUF_BUFG | DebounceH/p_1_in                    | DebounceH/Flag0         |                4 |             15 |
|  CLK100MHZ_IBUF_BUFG | DebounceM/p_1_in                    | DebounceM/Flag0         |                4 |             15 |
|  CLK100MHZ_IBUF_BUFG |                                     | DebounceM/count_reg[11] |                9 |             33 |
|  CLK100MHZ_IBUF_BUFG |                                     |                         |               15 |             39 |
+----------------------+-------------------------------------+-------------------------+------------------+----------------+


