
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//grolbp_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401640 <.init>:
  401640:	stp	x29, x30, [sp, #-16]!
  401644:	mov	x29, sp
  401648:	bl	401aa0 <sqrt@plt+0x60>
  40164c:	ldp	x29, x30, [sp], #16
  401650:	ret

Disassembly of section .plt:

0000000000401660 <_Znam@plt-0x20>:
  401660:	stp	x16, x30, [sp, #-16]!
  401664:	adrp	x16, 42c000 <_ZdlPvm@@Base+0x18254>
  401668:	ldr	x17, [x16, #4088]
  40166c:	add	x16, x16, #0xff8
  401670:	br	x17
  401674:	nop
  401678:	nop
  40167c:	nop

0000000000401680 <_Znam@plt>:
  401680:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401684:	ldr	x17, [x16]
  401688:	add	x16, x16, #0x0
  40168c:	br	x17

0000000000401690 <fputs@plt>:
  401690:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401694:	ldr	x17, [x16, #8]
  401698:	add	x16, x16, #0x8
  40169c:	br	x17

00000000004016a0 <memcpy@plt>:
  4016a0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4016a4:	ldr	x17, [x16, #16]
  4016a8:	add	x16, x16, #0x10
  4016ac:	br	x17

00000000004016b0 <fread@plt>:
  4016b0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4016b4:	ldr	x17, [x16, #24]
  4016b8:	add	x16, x16, #0x18
  4016bc:	br	x17

00000000004016c0 <ungetc@plt>:
  4016c0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4016c4:	ldr	x17, [x16, #32]
  4016c8:	add	x16, x16, #0x20
  4016cc:	br	x17

00000000004016d0 <isalnum@plt>:
  4016d0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4016d4:	ldr	x17, [x16, #40]
  4016d8:	add	x16, x16, #0x28
  4016dc:	br	x17

00000000004016e0 <strlen@plt>:
  4016e0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4016e4:	ldr	x17, [x16, #48]
  4016e8:	add	x16, x16, #0x30
  4016ec:	br	x17

00000000004016f0 <fprintf@plt>:
  4016f0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4016f4:	ldr	x17, [x16, #56]
  4016f8:	add	x16, x16, #0x38
  4016fc:	br	x17

0000000000401700 <perror@plt>:
  401700:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401704:	ldr	x17, [x16, #64]
  401708:	add	x16, x16, #0x40
  40170c:	br	x17

0000000000401710 <putc@plt>:
  401710:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401714:	ldr	x17, [x16, #72]
  401718:	add	x16, x16, #0x48
  40171c:	br	x17

0000000000401720 <islower@plt>:
  401720:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401724:	ldr	x17, [x16, #80]
  401728:	add	x16, x16, #0x50
  40172c:	br	x17

0000000000401730 <fclose@plt>:
  401730:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401734:	ldr	x17, [x16, #88]
  401738:	add	x16, x16, #0x58
  40173c:	br	x17

0000000000401740 <isspace@plt>:
  401740:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401744:	ldr	x17, [x16, #96]
  401748:	add	x16, x16, #0x60
  40174c:	br	x17

0000000000401750 <strtol@plt>:
  401750:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401754:	ldr	x17, [x16, #104]
  401758:	add	x16, x16, #0x68
  40175c:	br	x17

0000000000401760 <free@plt>:
  401760:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401764:	ldr	x17, [x16, #112]
  401768:	add	x16, x16, #0x70
  40176c:	br	x17

0000000000401770 <strchr@plt>:
  401770:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401774:	ldr	x17, [x16, #120]
  401778:	add	x16, x16, #0x78
  40177c:	br	x17

0000000000401780 <_exit@plt>:
  401780:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401784:	ldr	x17, [x16, #128]
  401788:	add	x16, x16, #0x80
  40178c:	br	x17

0000000000401790 <strcpy@plt>:
  401790:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401794:	ldr	x17, [x16, #136]
  401798:	add	x16, x16, #0x88
  40179c:	br	x17

00000000004017a0 <strtok@plt>:
  4017a0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4017a4:	ldr	x17, [x16, #144]
  4017a8:	add	x16, x16, #0x90
  4017ac:	br	x17

00000000004017b0 <sprintf@plt>:
  4017b0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4017b4:	ldr	x17, [x16, #152]
  4017b8:	add	x16, x16, #0x98
  4017bc:	br	x17

00000000004017c0 <isxdigit@plt>:
  4017c0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4017c4:	ldr	x17, [x16, #160]
  4017c8:	add	x16, x16, #0xa0
  4017cc:	br	x17

00000000004017d0 <__libc_start_main@plt>:
  4017d0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4017d4:	ldr	x17, [x16, #168]
  4017d8:	add	x16, x16, #0xa8
  4017dc:	br	x17

00000000004017e0 <isgraph@plt>:
  4017e0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4017e4:	ldr	x17, [x16, #176]
  4017e8:	add	x16, x16, #0xb0
  4017ec:	br	x17

00000000004017f0 <getc@plt>:
  4017f0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4017f4:	ldr	x17, [x16, #184]
  4017f8:	add	x16, x16, #0xb8
  4017fc:	br	x17

0000000000401800 <strncmp@plt>:
  401800:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401804:	ldr	x17, [x16, #192]
  401808:	add	x16, x16, #0xc0
  40180c:	br	x17

0000000000401810 <isprint@plt>:
  401810:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401814:	ldr	x17, [x16, #200]
  401818:	add	x16, x16, #0xc8
  40181c:	br	x17

0000000000401820 <strncpy@plt>:
  401820:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401824:	ldr	x17, [x16, #208]
  401828:	add	x16, x16, #0xd0
  40182c:	br	x17

0000000000401830 <isupper@plt>:
  401830:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401834:	ldr	x17, [x16, #216]
  401838:	add	x16, x16, #0xd8
  40183c:	br	x17

0000000000401840 <fputc@plt>:
  401840:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401844:	ldr	x17, [x16, #224]
  401848:	add	x16, x16, #0xe0
  40184c:	br	x17

0000000000401850 <__isoc99_sscanf@plt>:
  401850:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401854:	ldr	x17, [x16, #232]
  401858:	add	x16, x16, #0xe8
  40185c:	br	x17

0000000000401860 <__cxa_atexit@plt>:
  401860:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401864:	ldr	x17, [x16, #240]
  401868:	add	x16, x16, #0xf0
  40186c:	br	x17

0000000000401870 <fflush@plt>:
  401870:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401874:	ldr	x17, [x16, #248]
  401878:	add	x16, x16, #0xf8
  40187c:	br	x17

0000000000401880 <tmpfile@plt>:
  401880:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401884:	ldr	x17, [x16, #256]
  401888:	add	x16, x16, #0x100
  40188c:	br	x17

0000000000401890 <rewind@plt>:
  401890:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401894:	ldr	x17, [x16, #264]
  401898:	add	x16, x16, #0x108
  40189c:	br	x17

00000000004018a0 <isalpha@plt>:
  4018a0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4018a4:	ldr	x17, [x16, #272]
  4018a8:	add	x16, x16, #0x110
  4018ac:	br	x17

00000000004018b0 <_ZdaPv@plt>:
  4018b0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4018b4:	ldr	x17, [x16, #280]
  4018b8:	add	x16, x16, #0x118
  4018bc:	br	x17

00000000004018c0 <__errno_location@plt>:
  4018c0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4018c4:	ldr	x17, [x16, #288]
  4018c8:	add	x16, x16, #0x120
  4018cc:	br	x17

00000000004018d0 <wcwidth@plt>:
  4018d0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4018d4:	ldr	x17, [x16, #296]
  4018d8:	add	x16, x16, #0x128
  4018dc:	br	x17

00000000004018e0 <fopen@plt>:
  4018e0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4018e4:	ldr	x17, [x16, #304]
  4018e8:	add	x16, x16, #0x130
  4018ec:	br	x17

00000000004018f0 <__cxa_throw_bad_array_new_length@plt>:
  4018f0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4018f4:	ldr	x17, [x16, #312]
  4018f8:	add	x16, x16, #0x138
  4018fc:	br	x17

0000000000401900 <strcmp@plt>:
  401900:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401904:	ldr	x17, [x16, #320]
  401908:	add	x16, x16, #0x140
  40190c:	br	x17

0000000000401910 <fgets@plt>:
  401910:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401914:	ldr	x17, [x16, #328]
  401918:	add	x16, x16, #0x148
  40191c:	br	x17

0000000000401920 <write@plt>:
  401920:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401924:	ldr	x17, [x16, #336]
  401928:	add	x16, x16, #0x150
  40192c:	br	x17

0000000000401930 <malloc@plt>:
  401930:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401934:	ldr	x17, [x16, #344]
  401938:	add	x16, x16, #0x158
  40193c:	br	x17

0000000000401940 <ispunct@plt>:
  401940:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401944:	ldr	x17, [x16, #352]
  401948:	add	x16, x16, #0x160
  40194c:	br	x17

0000000000401950 <iscntrl@plt>:
  401950:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401954:	ldr	x17, [x16, #360]
  401958:	add	x16, x16, #0x168
  40195c:	br	x17

0000000000401960 <abort@plt>:
  401960:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401964:	ldr	x17, [x16, #368]
  401968:	add	x16, x16, #0x170
  40196c:	br	x17

0000000000401970 <getenv@plt>:
  401970:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401974:	ldr	x17, [x16, #376]
  401978:	add	x16, x16, #0x178
  40197c:	br	x17

0000000000401980 <strcasecmp@plt>:
  401980:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401984:	ldr	x17, [x16, #384]
  401988:	add	x16, x16, #0x180
  40198c:	br	x17

0000000000401990 <__gxx_personality_v0@plt>:
  401990:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401994:	ldr	x17, [x16, #392]
  401998:	add	x16, x16, #0x188
  40199c:	br	x17

00000000004019a0 <tan@plt>:
  4019a0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4019a4:	ldr	x17, [x16, #400]
  4019a8:	add	x16, x16, #0x190
  4019ac:	br	x17

00000000004019b0 <exit@plt>:
  4019b0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4019b4:	ldr	x17, [x16, #408]
  4019b8:	add	x16, x16, #0x198
  4019bc:	br	x17

00000000004019c0 <fwrite@plt>:
  4019c0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4019c4:	ldr	x17, [x16, #416]
  4019c8:	add	x16, x16, #0x1a0
  4019cc:	br	x17

00000000004019d0 <_Unwind_Resume@plt>:
  4019d0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4019d4:	ldr	x17, [x16, #424]
  4019d8:	add	x16, x16, #0x1a8
  4019dc:	br	x17

00000000004019e0 <ferror@plt>:
  4019e0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4019e4:	ldr	x17, [x16, #432]
  4019e8:	add	x16, x16, #0x1b0
  4019ec:	br	x17

00000000004019f0 <__gmon_start__@plt>:
  4019f0:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  4019f4:	ldr	x17, [x16, #440]
  4019f8:	add	x16, x16, #0x1b8
  4019fc:	br	x17

0000000000401a00 <__cxa_pure_virtual@plt>:
  401a00:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401a04:	ldr	x17, [x16, #448]
  401a08:	add	x16, x16, #0x1c0
  401a0c:	br	x17

0000000000401a10 <strcat@plt>:
  401a10:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401a14:	ldr	x17, [x16, #456]
  401a18:	add	x16, x16, #0x1c8
  401a1c:	br	x17

0000000000401a20 <printf@plt>:
  401a20:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401a24:	ldr	x17, [x16, #464]
  401a28:	add	x16, x16, #0x1d0
  401a2c:	br	x17

0000000000401a30 <vfprintf@plt>:
  401a30:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401a34:	ldr	x17, [x16, #472]
  401a38:	add	x16, x16, #0x1d8
  401a3c:	br	x17

0000000000401a40 <sqrt@plt>:
  401a40:	adrp	x16, 42d000 <_Znam@GLIBCXX_3.4>
  401a44:	ldr	x17, [x16, #480]
  401a48:	add	x16, x16, #0x1e0
  401a4c:	br	x17

Disassembly of section .text:

0000000000401a50 <_Znwm@@Base-0x122a0>:
  401a50:	mov	x29, #0x0                   	// #0
  401a54:	mov	x30, #0x0                   	// #0
  401a58:	mov	x5, x0
  401a5c:	ldr	x1, [sp]
  401a60:	add	x2, sp, #0x8
  401a64:	mov	x6, sp
  401a68:	movz	x0, #0x0, lsl #48
  401a6c:	movk	x0, #0x0, lsl #32
  401a70:	movk	x0, #0x40, lsl #16
  401a74:	movk	x0, #0x484c
  401a78:	movz	x3, #0x0, lsl #48
  401a7c:	movk	x3, #0x0, lsl #32
  401a80:	movk	x3, #0x41, lsl #16
  401a84:	movk	x3, #0x5848
  401a88:	movz	x4, #0x0, lsl #48
  401a8c:	movk	x4, #0x0, lsl #32
  401a90:	movk	x4, #0x41, lsl #16
  401a94:	movk	x4, #0x58c8
  401a98:	bl	4017d0 <__libc_start_main@plt>
  401a9c:	bl	401960 <abort@plt>
  401aa0:	adrp	x0, 42c000 <_ZdlPvm@@Base+0x18254>
  401aa4:	ldr	x0, [x0, #4064]
  401aa8:	cbz	x0, 401ab0 <sqrt@plt+0x70>
  401aac:	b	4019f0 <__gmon_start__@plt>
  401ab0:	ret
  401ab4:	stp	x29, x30, [sp, #-32]!
  401ab8:	mov	x29, sp
  401abc:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401ac0:	add	x0, x0, #0x310
  401ac4:	str	x0, [sp, #24]
  401ac8:	ldr	x0, [sp, #24]
  401acc:	str	x0, [sp, #24]
  401ad0:	ldr	x1, [sp, #24]
  401ad4:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401ad8:	add	x0, x0, #0x310
  401adc:	cmp	x1, x0
  401ae0:	b.eq	401b1c <sqrt@plt+0xdc>  // b.none
  401ae4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  401ae8:	add	x0, x0, #0x8e8
  401aec:	ldr	x0, [x0]
  401af0:	str	x0, [sp, #16]
  401af4:	ldr	x0, [sp, #16]
  401af8:	str	x0, [sp, #16]
  401afc:	ldr	x0, [sp, #16]
  401b00:	cmp	x0, #0x0
  401b04:	b.eq	401b20 <sqrt@plt+0xe0>  // b.none
  401b08:	ldr	x1, [sp, #16]
  401b0c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401b10:	add	x0, x0, #0x310
  401b14:	blr	x1
  401b18:	b	401b20 <sqrt@plt+0xe0>
  401b1c:	nop
  401b20:	ldp	x29, x30, [sp], #32
  401b24:	ret
  401b28:	stp	x29, x30, [sp, #-48]!
  401b2c:	mov	x29, sp
  401b30:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401b34:	add	x0, x0, #0x310
  401b38:	str	x0, [sp, #40]
  401b3c:	ldr	x0, [sp, #40]
  401b40:	str	x0, [sp, #40]
  401b44:	ldr	x1, [sp, #40]
  401b48:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401b4c:	add	x0, x0, #0x310
  401b50:	sub	x0, x1, x0
  401b54:	asr	x0, x0, #3
  401b58:	lsr	x1, x0, #63
  401b5c:	add	x0, x1, x0
  401b60:	asr	x0, x0, #1
  401b64:	str	x0, [sp, #32]
  401b68:	ldr	x0, [sp, #32]
  401b6c:	cmp	x0, #0x0
  401b70:	b.eq	401bb0 <sqrt@plt+0x170>  // b.none
  401b74:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  401b78:	add	x0, x0, #0x8f0
  401b7c:	ldr	x0, [x0]
  401b80:	str	x0, [sp, #24]
  401b84:	ldr	x0, [sp, #24]
  401b88:	str	x0, [sp, #24]
  401b8c:	ldr	x0, [sp, #24]
  401b90:	cmp	x0, #0x0
  401b94:	b.eq	401bb4 <sqrt@plt+0x174>  // b.none
  401b98:	ldr	x2, [sp, #24]
  401b9c:	ldr	x1, [sp, #32]
  401ba0:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401ba4:	add	x0, x0, #0x310
  401ba8:	blr	x2
  401bac:	b	401bb4 <sqrt@plt+0x174>
  401bb0:	nop
  401bb4:	ldp	x29, x30, [sp], #48
  401bb8:	ret
  401bbc:	stp	x29, x30, [sp, #-16]!
  401bc0:	mov	x29, sp
  401bc4:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401bc8:	add	x0, x0, #0x328
  401bcc:	ldrb	w0, [x0]
  401bd0:	and	x0, x0, #0xff
  401bd4:	cmp	x0, #0x0
  401bd8:	b.ne	401bf4 <sqrt@plt+0x1b4>  // b.any
  401bdc:	bl	401ab4 <sqrt@plt+0x74>
  401be0:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401be4:	add	x0, x0, #0x328
  401be8:	mov	w1, #0x1                   	// #1
  401bec:	strb	w1, [x0]
  401bf0:	b	401bf8 <sqrt@plt+0x1b8>
  401bf4:	nop
  401bf8:	ldp	x29, x30, [sp], #16
  401bfc:	ret
  401c00:	stp	x29, x30, [sp, #-16]!
  401c04:	mov	x29, sp
  401c08:	bl	401b28 <sqrt@plt+0xe8>
  401c0c:	nop
  401c10:	ldp	x29, x30, [sp], #16
  401c14:	ret
  401c18:	sub	sp, sp, #0x10
  401c1c:	str	x0, [sp, #8]
  401c20:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401c24:	add	x0, x0, #0x330
  401c28:	ldr	x1, [sp, #8]
  401c2c:	str	x1, [x0]
  401c30:	nop
  401c34:	add	sp, sp, #0x10
  401c38:	ret
  401c3c:	stp	x29, x30, [sp, #-288]!
  401c40:	mov	x29, sp
  401c44:	str	x0, [sp, #56]
  401c48:	str	x1, [sp, #232]
  401c4c:	str	x2, [sp, #240]
  401c50:	str	x3, [sp, #248]
  401c54:	str	x4, [sp, #256]
  401c58:	str	x5, [sp, #264]
  401c5c:	str	x6, [sp, #272]
  401c60:	str	x7, [sp, #280]
  401c64:	str	q0, [sp, #96]
  401c68:	str	q1, [sp, #112]
  401c6c:	str	q2, [sp, #128]
  401c70:	str	q3, [sp, #144]
  401c74:	str	q4, [sp, #160]
  401c78:	str	q5, [sp, #176]
  401c7c:	str	q6, [sp, #192]
  401c80:	str	q7, [sp, #208]
  401c84:	add	x0, sp, #0x120
  401c88:	str	x0, [sp, #64]
  401c8c:	add	x0, sp, #0x120
  401c90:	str	x0, [sp, #72]
  401c94:	add	x0, sp, #0xe0
  401c98:	str	x0, [sp, #80]
  401c9c:	mov	w0, #0xffffffc8            	// #-56
  401ca0:	str	w0, [sp, #88]
  401ca4:	mov	w0, #0xffffff80            	// #-128
  401ca8:	str	w0, [sp, #92]
  401cac:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401cb0:	add	x0, x0, #0x330
  401cb4:	ldr	x4, [x0]
  401cb8:	add	x2, sp, #0x10
  401cbc:	add	x3, sp, #0x40
  401cc0:	ldp	x0, x1, [x3]
  401cc4:	stp	x0, x1, [x2]
  401cc8:	ldp	x0, x1, [x3, #16]
  401ccc:	stp	x0, x1, [x2, #16]
  401cd0:	add	x0, sp, #0x10
  401cd4:	mov	x2, x0
  401cd8:	ldr	x1, [sp, #56]
  401cdc:	mov	x0, x4
  401ce0:	bl	401a30 <vfprintf@plt>
  401ce4:	nop
  401ce8:	ldp	x29, x30, [sp], #288
  401cec:	ret
  401cf0:	stp	x29, x30, [sp, #-32]!
  401cf4:	mov	x29, sp
  401cf8:	str	x0, [sp, #24]
  401cfc:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401d00:	add	x0, x0, #0x330
  401d04:	ldr	x0, [x0]
  401d08:	mov	x1, x0
  401d0c:	ldr	x0, [sp, #24]
  401d10:	bl	401690 <fputs@plt>
  401d14:	nop
  401d18:	ldp	x29, x30, [sp], #32
  401d1c:	ret
  401d20:	stp	x29, x30, [sp, #-32]!
  401d24:	mov	x29, sp
  401d28:	strb	w0, [sp, #31]
  401d2c:	ldrb	w2, [sp, #31]
  401d30:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401d34:	add	x0, x0, #0x330
  401d38:	ldr	x0, [x0]
  401d3c:	mov	x1, x0
  401d40:	mov	w0, w2
  401d44:	bl	401840 <fputc@plt>
  401d48:	nop
  401d4c:	ldp	x29, x30, [sp], #32
  401d50:	ret
  401d54:	stp	x29, x30, [sp, #-32]!
  401d58:	mov	x29, sp
  401d5c:	str	w0, [sp, #28]
  401d60:	str	w1, [sp, #24]
  401d64:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401d68:	add	x0, x0, #0x330
  401d6c:	ldr	x4, [x0]
  401d70:	ldr	w3, [sp, #28]
  401d74:	ldr	w2, [sp, #24]
  401d78:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  401d7c:	add	x1, x0, #0x900
  401d80:	mov	x0, x4
  401d84:	bl	4016f0 <fprintf@plt>
  401d88:	nop
  401d8c:	ldp	x29, x30, [sp], #32
  401d90:	ret
  401d94:	stp	x29, x30, [sp, #-32]!
  401d98:	mov	x29, sp
  401d9c:	str	w0, [sp, #28]
  401da0:	str	w1, [sp, #24]
  401da4:	str	w2, [sp, #20]
  401da8:	str	w3, [sp, #16]
  401dac:	ldr	w1, [sp, #24]
  401db0:	ldr	w0, [sp, #28]
  401db4:	bl	401d54 <sqrt@plt+0x314>
  401db8:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401dbc:	add	x0, x0, #0x330
  401dc0:	ldr	x0, [x0]
  401dc4:	mov	x3, x0
  401dc8:	mov	x2, #0xa                   	// #10
  401dcc:	mov	x1, #0x1                   	// #1
  401dd0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  401dd4:	add	x0, x0, #0x910
  401dd8:	bl	4019c0 <fwrite@plt>
  401ddc:	ldr	w1, [sp, #28]
  401de0:	ldr	w0, [sp, #20]
  401de4:	add	w2, w1, w0
  401de8:	ldr	w1, [sp, #24]
  401dec:	ldr	w0, [sp, #16]
  401df0:	add	w0, w1, w0
  401df4:	mov	w1, w0
  401df8:	mov	w0, w2
  401dfc:	bl	401d54 <sqrt@plt+0x314>
  401e00:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401e04:	add	x0, x0, #0x330
  401e08:	ldr	x0, [x0]
  401e0c:	mov	x3, x0
  401e10:	mov	x2, #0x4                   	// #4
  401e14:	mov	x1, #0x1                   	// #1
  401e18:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  401e1c:	add	x0, x0, #0x920
  401e20:	bl	4019c0 <fwrite@plt>
  401e24:	nop
  401e28:	ldp	x29, x30, [sp], #32
  401e2c:	ret
  401e30:	sub	sp, sp, #0x30
  401e34:	str	w0, [sp, #12]
  401e38:	str	x1, [sp]
  401e3c:	ldr	x0, [sp]
  401e40:	str	x0, [sp, #32]
  401e44:	ldr	w0, [sp, #12]
  401e48:	cmp	w0, #0x0
  401e4c:	cneg	w0, w0, lt  // lt = tstop
  401e50:	str	w0, [sp, #28]
  401e54:	ldr	w0, [sp, #28]
  401e58:	asr	w0, w0, #10
  401e5c:	and	w0, w0, #0xff
  401e60:	and	w0, w0, #0x3f
  401e64:	strb	w0, [sp, #27]
  401e68:	ldrb	w0, [sp, #27]
  401e6c:	cmp	w0, #0x0
  401e70:	b.eq	401e90 <sqrt@plt+0x450>  // b.none
  401e74:	ldr	x0, [sp, #32]
  401e78:	add	x1, x0, #0x1
  401e7c:	str	x1, [sp, #32]
  401e80:	ldrb	w1, [sp, #27]
  401e84:	orr	w1, w1, #0x40
  401e88:	and	w1, w1, #0xff
  401e8c:	strb	w1, [x0]
  401e90:	ldr	w0, [sp, #28]
  401e94:	asr	w0, w0, #4
  401e98:	and	w0, w0, #0xff
  401e9c:	and	w0, w0, #0x3f
  401ea0:	strb	w0, [sp, #26]
  401ea4:	ldrb	w0, [sp, #27]
  401ea8:	cmp	w0, #0x0
  401eac:	b.ne	401ebc <sqrt@plt+0x47c>  // b.any
  401eb0:	ldrb	w0, [sp, #26]
  401eb4:	cmp	w0, #0x0
  401eb8:	b.eq	401ed8 <sqrt@plt+0x498>  // b.none
  401ebc:	ldr	x0, [sp, #32]
  401ec0:	add	x1, x0, #0x1
  401ec4:	str	x1, [sp, #32]
  401ec8:	ldrb	w1, [sp, #26]
  401ecc:	orr	w1, w1, #0x40
  401ed0:	and	w1, w1, #0xff
  401ed4:	strb	w1, [x0]
  401ed8:	ldr	w0, [sp, #28]
  401edc:	sxtb	w0, w0
  401ee0:	and	w0, w0, #0xf
  401ee4:	sxtb	w0, w0
  401ee8:	orr	w0, w0, #0x20
  401eec:	sxtb	w0, w0
  401ef0:	strb	w0, [sp, #47]
  401ef4:	ldr	w0, [sp, #12]
  401ef8:	cmp	w0, #0x0
  401efc:	b.lt	401f0c <sqrt@plt+0x4cc>  // b.tstop
  401f00:	ldrb	w0, [sp, #47]
  401f04:	orr	w0, w0, #0x10
  401f08:	strb	w0, [sp, #47]
  401f0c:	ldr	x0, [sp, #32]
  401f10:	add	x1, x0, #0x1
  401f14:	str	x1, [sp, #32]
  401f18:	ldrb	w1, [sp, #47]
  401f1c:	strb	w1, [x0]
  401f20:	ldr	x0, [sp, #32]
  401f24:	strb	wzr, [x0]
  401f28:	ldr	x0, [sp]
  401f2c:	add	sp, sp, #0x30
  401f30:	ret
  401f34:	stp	x29, x30, [sp, #-64]!
  401f38:	mov	x29, sp
  401f3c:	str	x19, [sp, #16]
  401f40:	str	w0, [sp, #44]
  401f44:	str	w1, [sp, #40]
  401f48:	add	x0, sp, #0x38
  401f4c:	mov	x1, x0
  401f50:	ldr	w0, [sp, #44]
  401f54:	bl	401e30 <sqrt@plt+0x3f0>
  401f58:	mov	x19, x0
  401f5c:	add	x0, sp, #0x30
  401f60:	mov	x1, x0
  401f64:	ldr	w0, [sp, #40]
  401f68:	bl	401e30 <sqrt@plt+0x3f0>
  401f6c:	mov	x2, x0
  401f70:	mov	x1, x19
  401f74:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  401f78:	add	x0, x0, #0x928
  401f7c:	bl	402038 <sqrt@plt+0x5f8>
  401f80:	nop
  401f84:	ldr	x19, [sp, #16]
  401f88:	ldp	x29, x30, [sp], #64
  401f8c:	ret
  401f90:	stp	x29, x30, [sp, #-80]!
  401f94:	mov	x29, sp
  401f98:	stp	x19, x20, [sp, #16]
  401f9c:	str	x0, [sp, #40]
  401fa0:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401fa4:	add	x0, x0, #0x338
  401fa8:	ldr	x1, [sp, #40]
  401fac:	str	x1, [x0]
  401fb0:	add	x0, sp, #0x48
  401fb4:	mov	x1, x0
  401fb8:	mov	w0, #0xfffffffd            	// #-3
  401fbc:	bl	401e30 <sqrt@plt+0x3f0>
  401fc0:	mov	x19, x0
  401fc4:	add	x0, sp, #0x40
  401fc8:	mov	x1, x0
  401fcc:	mov	w0, #0x1                   	// #1
  401fd0:	bl	401e30 <sqrt@plt+0x3f0>
  401fd4:	mov	x20, x0
  401fd8:	add	x0, sp, #0x38
  401fdc:	mov	x1, x0
  401fe0:	mov	w0, #0x1                   	// #1
  401fe4:	bl	401e30 <sqrt@plt+0x3f0>
  401fe8:	mov	x3, x0
  401fec:	mov	x2, x20
  401ff0:	mov	x1, x19
  401ff4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  401ff8:	add	x0, x0, #0x930
  401ffc:	bl	402038 <sqrt@plt+0x5f8>
  402000:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402004:	add	x0, x0, #0x338
  402008:	ldr	x0, [x0]
  40200c:	ldp	x19, x20, [sp, #16]
  402010:	ldp	x29, x30, [sp], #80
  402014:	ret
  402018:	stp	x29, x30, [sp, #-16]!
  40201c:	mov	x29, sp
  402020:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  402024:	add	x0, x0, #0x950
  402028:	bl	402038 <sqrt@plt+0x5f8>
  40202c:	nop
  402030:	ldp	x29, x30, [sp], #16
  402034:	ret
  402038:	stp	x29, x30, [sp, #-288]!
  40203c:	mov	x29, sp
  402040:	str	x0, [sp, #56]
  402044:	str	x1, [sp, #232]
  402048:	str	x2, [sp, #240]
  40204c:	str	x3, [sp, #248]
  402050:	str	x4, [sp, #256]
  402054:	str	x5, [sp, #264]
  402058:	str	x6, [sp, #272]
  40205c:	str	x7, [sp, #280]
  402060:	str	q0, [sp, #96]
  402064:	str	q1, [sp, #112]
  402068:	str	q2, [sp, #128]
  40206c:	str	q3, [sp, #144]
  402070:	str	q4, [sp, #160]
  402074:	str	q5, [sp, #176]
  402078:	str	q6, [sp, #192]
  40207c:	str	q7, [sp, #208]
  402080:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402084:	add	x0, x0, #0x338
  402088:	ldr	x0, [x0]
  40208c:	cmp	x0, #0x0
  402090:	b.ne	40209c <sqrt@plt+0x65c>  // b.any
  402094:	bl	401880 <tmpfile@plt>
  402098:	bl	401f90 <sqrt@plt+0x550>
  40209c:	add	x0, sp, #0x120
  4020a0:	str	x0, [sp, #64]
  4020a4:	add	x0, sp, #0x120
  4020a8:	str	x0, [sp, #72]
  4020ac:	add	x0, sp, #0xe0
  4020b0:	str	x0, [sp, #80]
  4020b4:	mov	w0, #0xffffffc8            	// #-56
  4020b8:	str	w0, [sp, #88]
  4020bc:	mov	w0, #0xffffff80            	// #-128
  4020c0:	str	w0, [sp, #92]
  4020c4:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4020c8:	add	x0, x0, #0x338
  4020cc:	ldr	x4, [x0]
  4020d0:	add	x2, sp, #0x10
  4020d4:	add	x3, sp, #0x40
  4020d8:	ldp	x0, x1, [x3]
  4020dc:	stp	x0, x1, [x2]
  4020e0:	ldp	x0, x1, [x3, #16]
  4020e4:	stp	x0, x1, [x2, #16]
  4020e8:	add	x0, sp, #0x10
  4020ec:	mov	x2, x0
  4020f0:	ldr	x1, [sp, #56]
  4020f4:	mov	x0, x4
  4020f8:	bl	401a30 <vfprintf@plt>
  4020fc:	nop
  402100:	ldp	x29, x30, [sp], #288
  402104:	ret
  402108:	stp	x29, x30, [sp, #-80]!
  40210c:	mov	x29, sp
  402110:	stp	x19, x20, [sp, #16]
  402114:	str	w0, [sp, #44]
  402118:	str	w1, [sp, #40]
  40211c:	str	w2, [sp, #36]
  402120:	add	x0, sp, #0x48
  402124:	mov	x1, x0
  402128:	ldr	w0, [sp, #44]
  40212c:	bl	401e30 <sqrt@plt+0x3f0>
  402130:	mov	x19, x0
  402134:	add	x0, sp, #0x40
  402138:	mov	x1, x0
  40213c:	ldr	w0, [sp, #40]
  402140:	bl	401e30 <sqrt@plt+0x3f0>
  402144:	mov	x20, x0
  402148:	add	x0, sp, #0x38
  40214c:	mov	x1, x0
  402150:	ldr	w0, [sp, #36]
  402154:	bl	401e30 <sqrt@plt+0x3f0>
  402158:	mov	x3, x0
  40215c:	mov	x2, x20
  402160:	mov	x1, x19
  402164:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  402168:	add	x0, x0, #0x968
  40216c:	bl	402038 <sqrt@plt+0x5f8>
  402170:	nop
  402174:	ldp	x19, x20, [sp, #16]
  402178:	ldp	x29, x30, [sp], #80
  40217c:	ret
  402180:	sub	sp, sp, #0xd0
  402184:	stp	x29, x30, [sp, #16]
  402188:	add	x29, sp, #0x10
  40218c:	stp	x19, x20, [sp, #32]
  402190:	stp	x21, x22, [sp, #48]
  402194:	stp	x23, x24, [sp, #64]
  402198:	stp	x25, x26, [sp, #80]
  40219c:	str	w0, [sp, #124]
  4021a0:	str	w1, [sp, #120]
  4021a4:	str	w2, [sp, #116]
  4021a8:	str	w3, [sp, #112]
  4021ac:	str	w4, [sp, #108]
  4021b0:	str	w5, [sp, #104]
  4021b4:	str	w6, [sp, #100]
  4021b8:	str	w7, [sp, #96]
  4021bc:	add	x0, sp, #0x88
  4021c0:	mov	x1, x0
  4021c4:	ldr	w0, [sp, #208]
  4021c8:	bl	401e30 <sqrt@plt+0x3f0>
  4021cc:	mov	x20, x0
  4021d0:	add	x0, sp, #0xc8
  4021d4:	mov	x1, x0
  4021d8:	ldr	w0, [sp, #124]
  4021dc:	bl	401e30 <sqrt@plt+0x3f0>
  4021e0:	mov	x21, x0
  4021e4:	add	x0, sp, #0xc0
  4021e8:	mov	x1, x0
  4021ec:	ldr	w0, [sp, #120]
  4021f0:	bl	401e30 <sqrt@plt+0x3f0>
  4021f4:	mov	x22, x0
  4021f8:	add	x0, sp, #0xb8
  4021fc:	mov	x1, x0
  402200:	ldr	w0, [sp, #116]
  402204:	bl	401e30 <sqrt@plt+0x3f0>
  402208:	mov	x23, x0
  40220c:	add	x0, sp, #0xb0
  402210:	mov	x1, x0
  402214:	ldr	w0, [sp, #112]
  402218:	bl	401e30 <sqrt@plt+0x3f0>
  40221c:	mov	x24, x0
  402220:	add	x0, sp, #0xa8
  402224:	mov	x1, x0
  402228:	ldr	w0, [sp, #108]
  40222c:	bl	401e30 <sqrt@plt+0x3f0>
  402230:	mov	x25, x0
  402234:	add	x0, sp, #0xa0
  402238:	mov	x1, x0
  40223c:	ldr	w0, [sp, #104]
  402240:	bl	401e30 <sqrt@plt+0x3f0>
  402244:	mov	x26, x0
  402248:	add	x0, sp, #0x98
  40224c:	mov	x1, x0
  402250:	ldr	w0, [sp, #100]
  402254:	bl	401e30 <sqrt@plt+0x3f0>
  402258:	mov	x19, x0
  40225c:	add	x0, sp, #0x90
  402260:	mov	x1, x0
  402264:	ldr	w0, [sp, #96]
  402268:	bl	401e30 <sqrt@plt+0x3f0>
  40226c:	str	x0, [sp, #8]
  402270:	str	x19, [sp]
  402274:	mov	x7, x26
  402278:	mov	x6, x25
  40227c:	mov	x5, x24
  402280:	mov	x4, x23
  402284:	mov	x3, x22
  402288:	mov	x2, x21
  40228c:	mov	x1, x20
  402290:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  402294:	add	x0, x0, #0x978
  402298:	bl	402038 <sqrt@plt+0x5f8>
  40229c:	nop
  4022a0:	ldp	x19, x20, [sp, #32]
  4022a4:	ldp	x21, x22, [sp, #48]
  4022a8:	ldp	x23, x24, [sp, #64]
  4022ac:	ldp	x25, x26, [sp, #80]
  4022b0:	ldp	x29, x30, [sp, #16]
  4022b4:	add	sp, sp, #0xd0
  4022b8:	ret
  4022bc:	stp	x29, x30, [sp, #-128]!
  4022c0:	mov	x29, sp
  4022c4:	stp	x19, x20, [sp, #16]
  4022c8:	stp	x21, x22, [sp, #32]
  4022cc:	str	w0, [sp, #76]
  4022d0:	str	w1, [sp, #72]
  4022d4:	str	w2, [sp, #68]
  4022d8:	str	w3, [sp, #64]
  4022dc:	str	w4, [sp, #60]
  4022e0:	add	x0, sp, #0x78
  4022e4:	mov	x1, x0
  4022e8:	ldr	w0, [sp, #76]
  4022ec:	bl	401e30 <sqrt@plt+0x3f0>
  4022f0:	mov	x19, x0
  4022f4:	add	x0, sp, #0x70
  4022f8:	mov	x1, x0
  4022fc:	ldr	w0, [sp, #72]
  402300:	bl	401e30 <sqrt@plt+0x3f0>
  402304:	mov	x20, x0
  402308:	add	x0, sp, #0x68
  40230c:	mov	x1, x0
  402310:	ldr	w0, [sp, #68]
  402314:	bl	401e30 <sqrt@plt+0x3f0>
  402318:	mov	x21, x0
  40231c:	add	x0, sp, #0x60
  402320:	mov	x1, x0
  402324:	ldr	w0, [sp, #64]
  402328:	bl	401e30 <sqrt@plt+0x3f0>
  40232c:	mov	x22, x0
  402330:	add	x0, sp, #0x58
  402334:	mov	x1, x0
  402338:	ldr	w0, [sp, #60]
  40233c:	bl	401e30 <sqrt@plt+0x3f0>
  402340:	mov	x5, x0
  402344:	mov	x4, x22
  402348:	mov	x3, x21
  40234c:	mov	x2, x20
  402350:	mov	x1, x19
  402354:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  402358:	add	x0, x0, #0x990
  40235c:	bl	402038 <sqrt@plt+0x5f8>
  402360:	nop
  402364:	ldp	x19, x20, [sp, #16]
  402368:	ldp	x21, x22, [sp, #32]
  40236c:	ldp	x29, x30, [sp], #128
  402370:	ret
  402374:	stp	x29, x30, [sp, #-48]!
  402378:	mov	x29, sp
  40237c:	str	w0, [sp, #28]
  402380:	add	x0, sp, #0x28
  402384:	mov	x1, x0
  402388:	ldr	w0, [sp, #28]
  40238c:	bl	401e30 <sqrt@plt+0x3f0>
  402390:	mov	x1, x0
  402394:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  402398:	add	x0, x0, #0x9a0
  40239c:	bl	402038 <sqrt@plt+0x5f8>
  4023a0:	nop
  4023a4:	ldp	x29, x30, [sp], #48
  4023a8:	ret
  4023ac:	stp	x29, x30, [sp, #-96]!
  4023b0:	mov	x29, sp
  4023b4:	stp	x19, x20, [sp, #16]
  4023b8:	str	x21, [sp, #32]
  4023bc:	str	w0, [sp, #60]
  4023c0:	str	w1, [sp, #56]
  4023c4:	str	w2, [sp, #52]
  4023c8:	str	w3, [sp, #48]
  4023cc:	add	x0, sp, #0x58
  4023d0:	mov	x1, x0
  4023d4:	ldr	w0, [sp, #60]
  4023d8:	bl	401e30 <sqrt@plt+0x3f0>
  4023dc:	mov	x19, x0
  4023e0:	add	x0, sp, #0x48
  4023e4:	mov	x1, x0
  4023e8:	ldr	w0, [sp, #52]
  4023ec:	bl	401e30 <sqrt@plt+0x3f0>
  4023f0:	mov	x20, x0
  4023f4:	add	x0, sp, #0x50
  4023f8:	mov	x1, x0
  4023fc:	ldr	w0, [sp, #56]
  402400:	bl	401e30 <sqrt@plt+0x3f0>
  402404:	mov	x21, x0
  402408:	add	x0, sp, #0x40
  40240c:	mov	x1, x0
  402410:	ldr	w0, [sp, #48]
  402414:	bl	401e30 <sqrt@plt+0x3f0>
  402418:	mov	x4, x0
  40241c:	mov	x3, x21
  402420:	mov	x2, x20
  402424:	mov	x1, x19
  402428:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  40242c:	add	x0, x0, #0x9a8
  402430:	bl	402038 <sqrt@plt+0x5f8>
  402434:	nop
  402438:	ldp	x19, x20, [sp, #16]
  40243c:	ldr	x21, [sp, #32]
  402440:	ldp	x29, x30, [sp], #96
  402444:	ret
  402448:	stp	x29, x30, [sp, #-80]!
  40244c:	mov	x29, sp
  402450:	str	x19, [sp, #16]
  402454:	str	w0, [sp, #44]
  402458:	str	x1, [sp, #32]
  40245c:	ldr	x0, [sp, #32]
  402460:	str	x0, [sp, #64]
  402464:	ldr	w0, [sp, #44]
  402468:	cmp	w0, #0x1
  40246c:	b.le	402538 <sqrt@plt+0xaf8>
  402470:	ldr	x0, [sp, #64]
  402474:	ldr	w0, [x0]
  402478:	add	x1, sp, #0x38
  40247c:	bl	401e30 <sqrt@plt+0x3f0>
  402480:	mov	x19, x0
  402484:	ldr	x0, [sp, #64]
  402488:	add	x0, x0, #0x4
  40248c:	ldr	w0, [x0]
  402490:	add	x1, sp, #0x30
  402494:	bl	401e30 <sqrt@plt+0x3f0>
  402498:	mov	x2, x0
  40249c:	mov	x1, x19
  4024a0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  4024a4:	add	x0, x0, #0x9b8
  4024a8:	bl	402038 <sqrt@plt+0x5f8>
  4024ac:	ldr	x0, [sp, #64]
  4024b0:	add	x0, x0, #0x8
  4024b4:	str	x0, [sp, #64]
  4024b8:	mov	w0, #0x1                   	// #1
  4024bc:	str	w0, [sp, #76]
  4024c0:	ldr	w1, [sp, #76]
  4024c4:	ldr	w0, [sp, #44]
  4024c8:	cmp	w1, w0
  4024cc:	b.ge	402528 <sqrt@plt+0xae8>  // b.tcont
  4024d0:	ldr	x0, [sp, #64]
  4024d4:	ldr	w0, [x0]
  4024d8:	add	x1, sp, #0x38
  4024dc:	bl	401e30 <sqrt@plt+0x3f0>
  4024e0:	mov	x19, x0
  4024e4:	ldr	x0, [sp, #64]
  4024e8:	add	x0, x0, #0x4
  4024ec:	ldr	w0, [x0]
  4024f0:	add	x1, sp, #0x30
  4024f4:	bl	401e30 <sqrt@plt+0x3f0>
  4024f8:	mov	x2, x0
  4024fc:	mov	x1, x19
  402500:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  402504:	add	x0, x0, #0x9c0
  402508:	bl	402038 <sqrt@plt+0x5f8>
  40250c:	ldr	x0, [sp, #64]
  402510:	add	x0, x0, #0x8
  402514:	str	x0, [sp, #64]
  402518:	ldr	w0, [sp, #76]
  40251c:	add	w0, w0, #0x1
  402520:	str	w0, [sp, #76]
  402524:	b	4024c0 <sqrt@plt+0xa80>
  402528:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  40252c:	add	x0, x0, #0x9c8
  402530:	bl	402038 <sqrt@plt+0x5f8>
  402534:	b	40253c <sqrt@plt+0xafc>
  402538:	nop
  40253c:	ldr	x19, [sp, #16]
  402540:	ldp	x29, x30, [sp], #80
  402544:	ret
  402548:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40254c:	add	x0, x0, #0x338
  402550:	ldr	x0, [x0]
  402554:	cmp	x0, #0x0
  402558:	cset	w0, ne  // ne = any
  40255c:	and	w0, w0, #0xff
  402560:	ret
  402564:	stp	x29, x30, [sp, #-48]!
  402568:	mov	x29, sp
  40256c:	str	w0, [sp, #28]
  402570:	str	w1, [sp, #24]
  402574:	str	w2, [sp, #20]
  402578:	str	w3, [sp, #16]
  40257c:	ldr	w0, [sp, #28]
  402580:	str	w0, [sp, #32]
  402584:	ldr	w0, [sp, #24]
  402588:	str	w0, [sp, #36]
  40258c:	ldr	w0, [sp, #20]
  402590:	str	w0, [sp, #40]
  402594:	ldr	w0, [sp, #16]
  402598:	str	w0, [sp, #44]
  40259c:	add	x0, sp, #0x20
  4025a0:	mov	x1, x0
  4025a4:	mov	w0, #0x2                   	// #2
  4025a8:	bl	402448 <sqrt@plt+0xa08>
  4025ac:	nop
  4025b0:	ldp	x29, x30, [sp], #48
  4025b4:	ret
  4025b8:	stp	x29, x30, [sp, #-112]!
  4025bc:	mov	x29, sp
  4025c0:	str	x19, [sp, #16]
  4025c4:	str	d0, [sp, #56]
  4025c8:	str	d1, [sp, #48]
  4025cc:	str	w0, [sp, #44]
  4025d0:	str	wzr, [sp, #108]
  4025d4:	str	wzr, [sp, #104]
  4025d8:	ldr	w0, [sp, #44]
  4025dc:	cmn	w0, #0x1
  4025e0:	b.ne	402610 <sqrt@plt+0xbd0>  // b.any
  4025e4:	ldr	d0, [sp, #56]
  4025e8:	fcvtzs	w1, d0
  4025ec:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4025f0:	add	x0, x0, #0x340
  4025f4:	str	w1, [x0]
  4025f8:	ldr	d0, [sp, #48]
  4025fc:	fcvtzs	w1, d0
  402600:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402604:	add	x0, x0, #0x344
  402608:	str	w1, [x0]
  40260c:	b	402944 <sqrt@plt+0xf04>
  402610:	ldr	w0, [sp, #44]
  402614:	cmp	w0, #0x0
  402618:	b.ne	40277c <sqrt@plt+0xd3c>  // b.any
  40261c:	ldr	d0, [sp, #56]
  402620:	fcvtzs	w1, d0
  402624:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402628:	add	x0, x0, #0x340
  40262c:	ldr	w0, [x0]
  402630:	sub	w0, w1, w0
  402634:	str	w0, [sp, #108]
  402638:	ldr	d0, [sp, #48]
  40263c:	fcvtzs	w1, d0
  402640:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402644:	add	x0, x0, #0x344
  402648:	ldr	w0, [x0]
  40264c:	sub	w0, w1, w0
  402650:	str	w0, [sp, #104]
  402654:	ldr	w0, [sp, #108]
  402658:	cmp	w0, #0x0
  40265c:	b.ne	40266c <sqrt@plt+0xc2c>  // b.any
  402660:	ldr	w0, [sp, #104]
  402664:	cmp	w0, #0x0
  402668:	b.eq	402938 <sqrt@plt+0xef8>  // b.none
  40266c:	ldr	w0, [sp, #108]
  402670:	cmp	w0, #0x0
  402674:	b.ge	402680 <sqrt@plt+0xc40>  // b.tcont
  402678:	mov	w0, #0xffffffff            	// #-1
  40267c:	b	402684 <sqrt@plt+0xc44>
  402680:	mov	w0, #0x0                   	// #0
  402684:	str	w0, [sp, #100]
  402688:	ldr	w0, [sp, #104]
  40268c:	cmp	w0, #0x0
  402690:	b.ne	4026e0 <sqrt@plt+0xca0>  // b.any
  402694:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402698:	add	x0, x0, #0x354
  40269c:	ldr	w1, [sp, #108]
  4026a0:	str	w1, [x0]
  4026a4:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4026a8:	add	x0, x0, #0x35c
  4026ac:	ldr	w0, [x0]
  4026b0:	ldr	w1, [sp, #100]
  4026b4:	cmp	w1, w0
  4026b8:	b.ne	4026d0 <sqrt@plt+0xc90>  // b.any
  4026bc:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4026c0:	add	x0, x0, #0x350
  4026c4:	ldr	w0, [x0]
  4026c8:	cmp	w0, #0x0
  4026cc:	b.eq	402940 <sqrt@plt+0xf00>  // b.none
  4026d0:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4026d4:	add	x0, x0, #0x350
  4026d8:	str	wzr, [x0]
  4026dc:	b	40277c <sqrt@plt+0xd3c>
  4026e0:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4026e4:	add	x0, x0, #0x350
  4026e8:	mov	w1, #0x1                   	// #1
  4026ec:	str	w1, [x0]
  4026f0:	ldr	w0, [sp, #108]
  4026f4:	scvtf	d1, w0
  4026f8:	ldr	w0, [sp, #104]
  4026fc:	scvtf	d0, w0
  402700:	fdiv	d0, d1, d0
  402704:	str	d0, [sp, #88]
  402708:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40270c:	add	x0, x0, #0x348
  402710:	ldr	d0, [x0]
  402714:	ldr	d1, [sp, #88]
  402718:	fcmp	d1, d0
  40271c:	b.ne	40275c <sqrt@plt+0xd1c>  // b.any
  402720:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402724:	add	x0, x0, #0x35c
  402728:	ldr	w0, [x0]
  40272c:	ldr	w1, [sp, #100]
  402730:	cmp	w1, w0
  402734:	b.ne	40275c <sqrt@plt+0xd1c>  // b.any
  402738:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40273c:	add	x0, x0, #0x358
  402740:	ldr	w1, [sp, #104]
  402744:	str	w1, [x0]
  402748:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40274c:	add	x0, x0, #0x354
  402750:	ldr	w1, [sp, #108]
  402754:	str	w1, [x0]
  402758:	b	402944 <sqrt@plt+0xf04>
  40275c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402760:	add	x0, x0, #0x35c
  402764:	ldr	w1, [sp, #100]
  402768:	str	w1, [x0]
  40276c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402770:	add	x0, x0, #0x348
  402774:	ldr	d0, [sp, #88]
  402778:	str	d0, [x0]
  40277c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402780:	add	x0, x0, #0x354
  402784:	ldr	w0, [x0]
  402788:	cmp	w0, #0x0
  40278c:	b.ne	4027a4 <sqrt@plt+0xd64>  // b.any
  402790:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402794:	add	x0, x0, #0x358
  402798:	ldr	w0, [x0]
  40279c:	cmp	w0, #0x0
  4027a0:	b.eq	4027e4 <sqrt@plt+0xda4>  // b.none
  4027a4:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4027a8:	add	x0, x0, #0x354
  4027ac:	ldr	w0, [x0]
  4027b0:	add	x1, sp, #0x50
  4027b4:	bl	401e30 <sqrt@plt+0x3f0>
  4027b8:	mov	x19, x0
  4027bc:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4027c0:	add	x0, x0, #0x358
  4027c4:	ldr	w0, [x0]
  4027c8:	add	x1, sp, #0x48
  4027cc:	bl	401e30 <sqrt@plt+0x3f0>
  4027d0:	mov	x2, x0
  4027d4:	mov	x1, x19
  4027d8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  4027dc:	add	x0, x0, #0x9c0
  4027e0:	bl	402038 <sqrt@plt+0x5f8>
  4027e4:	ldr	w0, [sp, #44]
  4027e8:	cmp	w0, #0x0
  4027ec:	b.eq	402840 <sqrt@plt+0xe00>  // b.none
  4027f0:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4027f4:	add	x0, x0, #0x358
  4027f8:	str	wzr, [x0]
  4027fc:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402800:	add	x0, x0, #0x358
  402804:	ldr	w1, [x0]
  402808:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40280c:	add	x0, x0, #0x354
  402810:	str	w1, [x0]
  402814:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402818:	add	x0, x0, #0x354
  40281c:	ldr	w1, [x0]
  402820:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402824:	add	x0, x0, #0x350
  402828:	str	w1, [x0]
  40282c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402830:	add	x0, x0, #0x350
  402834:	ldr	w0, [x0]
  402838:	str	w0, [sp, #108]
  40283c:	b	402944 <sqrt@plt+0xf04>
  402840:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402844:	add	x0, x0, #0x354
  402848:	ldr	w0, [x0]
  40284c:	ldr	w1, [sp, #108]
  402850:	sub	w0, w1, w0
  402854:	str	w0, [sp, #108]
  402858:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40285c:	add	x0, x0, #0x358
  402860:	ldr	w0, [x0]
  402864:	ldr	w1, [sp, #104]
  402868:	sub	w0, w1, w0
  40286c:	str	w0, [sp, #104]
  402870:	ldr	w0, [sp, #108]
  402874:	cmp	w0, #0x0
  402878:	b.ne	402888 <sqrt@plt+0xe48>  // b.any
  40287c:	ldr	w0, [sp, #104]
  402880:	cmp	w0, #0x0
  402884:	b.eq	4028c0 <sqrt@plt+0xe80>  // b.none
  402888:	add	x0, sp, #0x50
  40288c:	mov	x1, x0
  402890:	ldr	w0, [sp, #108]
  402894:	bl	401e30 <sqrt@plt+0x3f0>
  402898:	mov	x19, x0
  40289c:	add	x0, sp, #0x48
  4028a0:	mov	x1, x0
  4028a4:	ldr	w0, [sp, #104]
  4028a8:	bl	401e30 <sqrt@plt+0x3f0>
  4028ac:	mov	x2, x0
  4028b0:	mov	x1, x19
  4028b4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  4028b8:	add	x0, x0, #0x9c0
  4028bc:	bl	402038 <sqrt@plt+0x5f8>
  4028c0:	ldr	d0, [sp, #56]
  4028c4:	fcvtzs	w1, d0
  4028c8:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4028cc:	add	x0, x0, #0x340
  4028d0:	str	w1, [x0]
  4028d4:	ldr	d0, [sp, #48]
  4028d8:	fcvtzs	w1, d0
  4028dc:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4028e0:	add	x0, x0, #0x344
  4028e4:	str	w1, [x0]
  4028e8:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4028ec:	add	x0, x0, #0x358
  4028f0:	str	wzr, [x0]
  4028f4:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4028f8:	add	x0, x0, #0x358
  4028fc:	ldr	w1, [x0]
  402900:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402904:	add	x0, x0, #0x354
  402908:	str	w1, [x0]
  40290c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402910:	add	x0, x0, #0x354
  402914:	ldr	w1, [x0]
  402918:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40291c:	add	x0, x0, #0x350
  402920:	str	w1, [x0]
  402924:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402928:	add	x0, x0, #0x350
  40292c:	ldr	w0, [x0]
  402930:	str	w0, [sp, #108]
  402934:	b	402944 <sqrt@plt+0xf04>
  402938:	nop
  40293c:	b	402944 <sqrt@plt+0xf04>
  402940:	nop
  402944:	ldr	x19, [sp, #16]
  402948:	ldp	x29, x30, [sp], #112
  40294c:	ret
  402950:	stp	x29, x30, [sp, #-128]!
  402954:	mov	x29, sp
  402958:	str	d0, [sp, #72]
  40295c:	str	d1, [sp, #64]
  402960:	str	d2, [sp, #56]
  402964:	str	d3, [sp, #48]
  402968:	str	d4, [sp, #40]
  40296c:	str	d5, [sp, #32]
  402970:	str	d6, [sp, #24]
  402974:	str	d7, [sp, #16]
  402978:	ldr	d0, [sp, #72]
  40297c:	str	d0, [sp, #120]
  402980:	ldr	d0, [sp, #64]
  402984:	str	d0, [sp, #112]
  402988:	ldr	d0, [sp, #24]
  40298c:	str	d0, [sp, #104]
  402990:	ldr	d0, [sp, #16]
  402994:	str	d0, [sp, #96]
  402998:	ldr	d1, [sp, #56]
  40299c:	ldr	d0, [sp, #40]
  4029a0:	fadd	d1, d1, d0
  4029a4:	fmov	d0, #2.000000000000000000e+00
  4029a8:	fdiv	d0, d1, d0
  4029ac:	str	d0, [sp, #88]
  4029b0:	ldr	d1, [sp, #48]
  4029b4:	ldr	d0, [sp, #32]
  4029b8:	fadd	d1, d1, d0
  4029bc:	fmov	d0, #2.000000000000000000e+00
  4029c0:	fdiv	d0, d1, d0
  4029c4:	str	d0, [sp, #80]
  4029c8:	ldr	d1, [sp, #120]
  4029cc:	ldr	d0, [sp, #88]
  4029d0:	fsub	d0, d1, d0
  4029d4:	fabs	d1, d0
  4029d8:	fmov	d0, #1.000000000000000000e+00
  4029dc:	fcmpe	d1, d0
  4029e0:	b.pl	402a14 <sqrt@plt+0xfd4>  // b.nfrst
  4029e4:	ldr	d1, [sp, #112]
  4029e8:	ldr	d0, [sp, #80]
  4029ec:	fsub	d0, d1, d0
  4029f0:	fabs	d1, d0
  4029f4:	fmov	d0, #1.000000000000000000e+00
  4029f8:	fcmpe	d1, d0
  4029fc:	b.pl	402a14 <sqrt@plt+0xfd4>  // b.nfrst
  402a00:	mov	w0, #0x0                   	// #0
  402a04:	ldr	d1, [sp, #80]
  402a08:	ldr	d0, [sp, #88]
  402a0c:	bl	4025b8 <sqrt@plt+0xb78>
  402a10:	b	402a8c <sqrt@plt+0x104c>
  402a14:	ldr	d1, [sp, #120]
  402a18:	ldr	d0, [sp, #56]
  402a1c:	fadd	d1, d1, d0
  402a20:	fmov	d0, #2.000000000000000000e+00
  402a24:	fdiv	d2, d1, d0
  402a28:	ldr	d1, [sp, #112]
  402a2c:	ldr	d0, [sp, #48]
  402a30:	fadd	d1, d1, d0
  402a34:	fmov	d0, #2.000000000000000000e+00
  402a38:	fdiv	d3, d1, d0
  402a3c:	ldr	d1, [sp, #56]
  402a40:	fmov	d0, #3.000000000000000000e+00
  402a44:	fmul	d1, d1, d0
  402a48:	ldr	d0, [sp, #40]
  402a4c:	fadd	d1, d1, d0
  402a50:	fmov	d0, #4.000000000000000000e+00
  402a54:	fdiv	d4, d1, d0
  402a58:	ldr	d1, [sp, #48]
  402a5c:	fmov	d0, #3.000000000000000000e+00
  402a60:	fmul	d1, d1, d0
  402a64:	ldr	d0, [sp, #32]
  402a68:	fadd	d1, d1, d0
  402a6c:	fmov	d0, #4.000000000000000000e+00
  402a70:	fdiv	d0, d1, d0
  402a74:	ldr	d7, [sp, #80]
  402a78:	ldr	d6, [sp, #88]
  402a7c:	fmov	d5, d0
  402a80:	ldr	d1, [sp, #112]
  402a84:	ldr	d0, [sp, #120]
  402a88:	bl	402950 <sqrt@plt+0xf10>
  402a8c:	ldr	d1, [sp, #88]
  402a90:	ldr	d0, [sp, #104]
  402a94:	fsub	d0, d1, d0
  402a98:	fabs	d1, d0
  402a9c:	fmov	d0, #1.000000000000000000e+00
  402aa0:	fcmpe	d1, d0
  402aa4:	b.pl	402ad8 <sqrt@plt+0x1098>  // b.nfrst
  402aa8:	ldr	d1, [sp, #80]
  402aac:	ldr	d0, [sp, #96]
  402ab0:	fsub	d0, d1, d0
  402ab4:	fabs	d1, d0
  402ab8:	fmov	d0, #1.000000000000000000e+00
  402abc:	fcmpe	d1, d0
  402ac0:	b.pl	402ad8 <sqrt@plt+0x1098>  // b.nfrst
  402ac4:	mov	w0, #0x0                   	// #0
  402ac8:	ldr	d1, [sp, #96]
  402acc:	ldr	d0, [sp, #104]
  402ad0:	bl	4025b8 <sqrt@plt+0xb78>
  402ad4:	b	402b54 <sqrt@plt+0x1114>
  402ad8:	ldr	d1, [sp, #40]
  402adc:	fmov	d0, #3.000000000000000000e+00
  402ae0:	fmul	d1, d1, d0
  402ae4:	ldr	d0, [sp, #56]
  402ae8:	fadd	d1, d1, d0
  402aec:	fmov	d0, #4.000000000000000000e+00
  402af0:	fdiv	d2, d1, d0
  402af4:	ldr	d1, [sp, #32]
  402af8:	fmov	d0, #3.000000000000000000e+00
  402afc:	fmul	d1, d1, d0
  402b00:	ldr	d0, [sp, #48]
  402b04:	fadd	d1, d1, d0
  402b08:	fmov	d0, #4.000000000000000000e+00
  402b0c:	fdiv	d3, d1, d0
  402b10:	ldr	d1, [sp, #40]
  402b14:	ldr	d0, [sp, #104]
  402b18:	fadd	d1, d1, d0
  402b1c:	fmov	d0, #2.000000000000000000e+00
  402b20:	fdiv	d4, d1, d0
  402b24:	ldr	d1, [sp, #32]
  402b28:	ldr	d0, [sp, #96]
  402b2c:	fadd	d1, d1, d0
  402b30:	fmov	d0, #2.000000000000000000e+00
  402b34:	fdiv	d0, d1, d0
  402b38:	ldr	d7, [sp, #96]
  402b3c:	ldr	d6, [sp, #104]
  402b40:	fmov	d5, d0
  402b44:	ldr	d1, [sp, #80]
  402b48:	ldr	d0, [sp, #88]
  402b4c:	bl	402950 <sqrt@plt+0xf10>
  402b50:	nop
  402b54:	nop
  402b58:	ldp	x29, x30, [sp], #128
  402b5c:	ret
  402b60:	stp	x29, x30, [sp, #-192]!
  402b64:	mov	x29, sp
  402b68:	str	x19, [sp, #16]
  402b6c:	str	w0, [sp, #60]
  402b70:	str	w1, [sp, #56]
  402b74:	str	w2, [sp, #52]
  402b78:	str	x3, [sp, #40]
  402b7c:	ldr	w0, [sp, #56]
  402b80:	scvtf	d0, w0
  402b84:	str	d0, [sp, #128]
  402b88:	ldr	w0, [sp, #52]
  402b8c:	scvtf	d0, w0
  402b90:	str	d0, [sp, #120]
  402b94:	ldr	x0, [sp, #40]
  402b98:	ldr	w1, [x0]
  402b9c:	ldr	w0, [sp, #56]
  402ba0:	add	w0, w1, w0
  402ba4:	scvtf	d0, w0
  402ba8:	str	d0, [sp, #152]
  402bac:	ldr	x0, [sp, #40]
  402bb0:	add	x0, x0, #0x4
  402bb4:	ldr	w1, [x0]
  402bb8:	ldr	w0, [sp, #52]
  402bbc:	add	w0, w1, w0
  402bc0:	scvtf	d0, w0
  402bc4:	str	d0, [sp, #144]
  402bc8:	ldr	d1, [sp, #128]
  402bcc:	ldr	d0, [sp, #152]
  402bd0:	fadd	d1, d1, d0
  402bd4:	fmov	d0, #2.000000000000000000e+00
  402bd8:	fdiv	d0, d1, d0
  402bdc:	str	d0, [sp, #184]
  402be0:	ldr	d1, [sp, #120]
  402be4:	ldr	d0, [sp, #144]
  402be8:	fadd	d1, d1, d0
  402bec:	fmov	d0, #2.000000000000000000e+00
  402bf0:	fdiv	d0, d1, d0
  402bf4:	str	d0, [sp, #176]
  402bf8:	ldr	d1, [sp, #152]
  402bfc:	fmov	d0, #3.000000000000000000e+00
  402c00:	fmul	d1, d1, d0
  402c04:	ldr	d0, [sp, #128]
  402c08:	fadd	d1, d1, d0
  402c0c:	fmov	d0, #4.000000000000000000e+00
  402c10:	fdiv	d0, d1, d0
  402c14:	str	d0, [sp, #168]
  402c18:	ldr	d1, [sp, #144]
  402c1c:	fmov	d0, #3.000000000000000000e+00
  402c20:	fmul	d1, d1, d0
  402c24:	ldr	d0, [sp, #120]
  402c28:	fadd	d1, d1, d0
  402c2c:	fmov	d0, #4.000000000000000000e+00
  402c30:	fdiv	d0, d1, d0
  402c34:	str	d0, [sp, #160]
  402c38:	ldr	d0, [sp, #128]
  402c3c:	fcvtzs	w0, d0
  402c40:	add	x1, sp, #0x50
  402c44:	bl	401e30 <sqrt@plt+0x3f0>
  402c48:	mov	x19, x0
  402c4c:	ldr	d0, [sp, #120]
  402c50:	fcvtzs	w0, d0
  402c54:	add	x1, sp, #0x48
  402c58:	bl	401e30 <sqrt@plt+0x3f0>
  402c5c:	mov	x2, x0
  402c60:	mov	x1, x19
  402c64:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  402c68:	add	x0, x0, #0x9b8
  402c6c:	bl	402038 <sqrt@plt+0x5f8>
  402c70:	mov	w0, #0xffffffff            	// #-1
  402c74:	ldr	d1, [sp, #120]
  402c78:	ldr	d0, [sp, #128]
  402c7c:	bl	4025b8 <sqrt@plt+0xb78>
  402c80:	mov	w0, #0x0                   	// #0
  402c84:	ldr	d1, [sp, #176]
  402c88:	ldr	d0, [sp, #184]
  402c8c:	bl	4025b8 <sqrt@plt+0xb78>
  402c90:	mov	w0, #0x1                   	// #1
  402c94:	str	w0, [sp, #140]
  402c98:	ldr	w1, [sp, #140]
  402c9c:	ldr	w0, [sp, #60]
  402ca0:	cmp	w1, w0
  402ca4:	b.ge	402e08 <sqrt@plt+0x13c8>  // b.tcont
  402ca8:	ldr	d0, [sp, #152]
  402cac:	str	d0, [sp, #128]
  402cb0:	ldr	d0, [sp, #144]
  402cb4:	str	d0, [sp, #120]
  402cb8:	ldr	w0, [sp, #140]
  402cbc:	lsl	w0, w0, #1
  402cc0:	sxtw	x0, w0
  402cc4:	lsl	x0, x0, #2
  402cc8:	ldr	x1, [sp, #40]
  402ccc:	add	x0, x1, x0
  402cd0:	ldr	w0, [x0]
  402cd4:	scvtf	d0, w0
  402cd8:	ldr	d1, [sp, #128]
  402cdc:	fadd	d0, d1, d0
  402ce0:	str	d0, [sp, #152]
  402ce4:	ldr	w0, [sp, #140]
  402ce8:	lsl	w0, w0, #1
  402cec:	sxtw	x0, w0
  402cf0:	add	x0, x0, #0x1
  402cf4:	lsl	x0, x0, #2
  402cf8:	ldr	x1, [sp, #40]
  402cfc:	add	x0, x1, x0
  402d00:	ldr	w0, [x0]
  402d04:	scvtf	d0, w0
  402d08:	ldr	d1, [sp, #120]
  402d0c:	fadd	d0, d1, d0
  402d10:	str	d0, [sp, #144]
  402d14:	ldr	d1, [sp, #128]
  402d18:	fmov	d0, #3.000000000000000000e+00
  402d1c:	fmul	d1, d1, d0
  402d20:	ldr	d0, [sp, #152]
  402d24:	fadd	d1, d1, d0
  402d28:	fmov	d0, #4.000000000000000000e+00
  402d2c:	fdiv	d0, d1, d0
  402d30:	str	d0, [sp, #112]
  402d34:	ldr	d1, [sp, #120]
  402d38:	fmov	d0, #3.000000000000000000e+00
  402d3c:	fmul	d1, d1, d0
  402d40:	ldr	d0, [sp, #144]
  402d44:	fadd	d1, d1, d0
  402d48:	fmov	d0, #4.000000000000000000e+00
  402d4c:	fdiv	d0, d1, d0
  402d50:	str	d0, [sp, #104]
  402d54:	ldr	d1, [sp, #128]
  402d58:	ldr	d0, [sp, #152]
  402d5c:	fadd	d1, d1, d0
  402d60:	fmov	d0, #2.000000000000000000e+00
  402d64:	fdiv	d0, d1, d0
  402d68:	str	d0, [sp, #96]
  402d6c:	ldr	d1, [sp, #120]
  402d70:	ldr	d0, [sp, #144]
  402d74:	fadd	d1, d1, d0
  402d78:	fmov	d0, #2.000000000000000000e+00
  402d7c:	fdiv	d0, d1, d0
  402d80:	str	d0, [sp, #88]
  402d84:	ldr	d7, [sp, #88]
  402d88:	ldr	d6, [sp, #96]
  402d8c:	ldr	d5, [sp, #104]
  402d90:	ldr	d4, [sp, #112]
  402d94:	ldr	d3, [sp, #160]
  402d98:	ldr	d2, [sp, #168]
  402d9c:	ldr	d1, [sp, #176]
  402da0:	ldr	d0, [sp, #184]
  402da4:	bl	402950 <sqrt@plt+0xf10>
  402da8:	ldr	d0, [sp, #96]
  402dac:	str	d0, [sp, #184]
  402db0:	ldr	d0, [sp, #88]
  402db4:	str	d0, [sp, #176]
  402db8:	ldr	d1, [sp, #152]
  402dbc:	fmov	d0, #3.000000000000000000e+00
  402dc0:	fmul	d1, d1, d0
  402dc4:	ldr	d0, [sp, #128]
  402dc8:	fadd	d1, d1, d0
  402dcc:	fmov	d0, #4.000000000000000000e+00
  402dd0:	fdiv	d0, d1, d0
  402dd4:	str	d0, [sp, #168]
  402dd8:	ldr	d1, [sp, #144]
  402ddc:	fmov	d0, #3.000000000000000000e+00
  402de0:	fmul	d1, d1, d0
  402de4:	ldr	d0, [sp, #120]
  402de8:	fadd	d1, d1, d0
  402dec:	fmov	d0, #4.000000000000000000e+00
  402df0:	fdiv	d0, d1, d0
  402df4:	str	d0, [sp, #160]
  402df8:	ldr	w0, [sp, #140]
  402dfc:	add	w0, w0, #0x1
  402e00:	str	w0, [sp, #140]
  402e04:	b	402c98 <sqrt@plt+0x1258>
  402e08:	ldr	d0, [sp, #152]
  402e0c:	str	d0, [sp, #128]
  402e10:	ldr	d0, [sp, #144]
  402e14:	str	d0, [sp, #120]
  402e18:	ldr	x0, [sp, #40]
  402e1c:	ldr	w1, [x0]
  402e20:	ldr	w0, [sp, #56]
  402e24:	add	w0, w1, w0
  402e28:	scvtf	d0, w0
  402e2c:	str	d0, [sp, #152]
  402e30:	ldr	x0, [sp, #40]
  402e34:	add	x0, x0, #0x4
  402e38:	ldr	w1, [x0]
  402e3c:	ldr	w0, [sp, #52]
  402e40:	add	w0, w1, w0
  402e44:	scvtf	d0, w0
  402e48:	str	d0, [sp, #144]
  402e4c:	ldr	d1, [sp, #128]
  402e50:	fmov	d0, #3.000000000000000000e+00
  402e54:	fmul	d1, d1, d0
  402e58:	ldr	d0, [sp, #152]
  402e5c:	fadd	d1, d1, d0
  402e60:	fmov	d0, #4.000000000000000000e+00
  402e64:	fdiv	d0, d1, d0
  402e68:	str	d0, [sp, #112]
  402e6c:	ldr	d1, [sp, #120]
  402e70:	fmov	d0, #3.000000000000000000e+00
  402e74:	fmul	d1, d1, d0
  402e78:	ldr	d0, [sp, #144]
  402e7c:	fadd	d1, d1, d0
  402e80:	fmov	d0, #4.000000000000000000e+00
  402e84:	fdiv	d0, d1, d0
  402e88:	str	d0, [sp, #104]
  402e8c:	ldr	d1, [sp, #128]
  402e90:	ldr	d0, [sp, #152]
  402e94:	fadd	d1, d1, d0
  402e98:	fmov	d0, #2.000000000000000000e+00
  402e9c:	fdiv	d0, d1, d0
  402ea0:	str	d0, [sp, #96]
  402ea4:	ldr	d1, [sp, #120]
  402ea8:	ldr	d0, [sp, #144]
  402eac:	fadd	d1, d1, d0
  402eb0:	fmov	d0, #2.000000000000000000e+00
  402eb4:	fdiv	d0, d1, d0
  402eb8:	str	d0, [sp, #88]
  402ebc:	mov	w0, #0x0                   	// #0
  402ec0:	ldr	d1, [sp, #120]
  402ec4:	ldr	d0, [sp, #128]
  402ec8:	bl	4025b8 <sqrt@plt+0xb78>
  402ecc:	mov	w0, #0x1                   	// #1
  402ed0:	ldr	d1, [sp, #120]
  402ed4:	ldr	d0, [sp, #128]
  402ed8:	bl	4025b8 <sqrt@plt+0xb78>
  402edc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  402ee0:	add	x0, x0, #0x9c8
  402ee4:	bl	402038 <sqrt@plt+0x5f8>
  402ee8:	nop
  402eec:	ldr	x19, [sp, #16]
  402ef0:	ldp	x29, x30, [sp], #192
  402ef4:	ret
  402ef8:	stp	x29, x30, [sp, #-32]!
  402efc:	mov	x29, sp
  402f00:	str	x0, [sp, #24]
  402f04:	str	x1, [sp, #16]
  402f08:	ldr	x0, [sp, #24]
  402f0c:	ldr	x1, [sp, #16]
  402f10:	bl	40bd64 <sqrt@plt+0xa324>
  402f14:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  402f18:	add	x1, x0, #0x0
  402f1c:	ldr	x0, [sp, #24]
  402f20:	str	x1, [x0]
  402f24:	nop
  402f28:	ldp	x29, x30, [sp], #32
  402f2c:	ret
  402f30:	stp	x29, x30, [sp, #-32]!
  402f34:	mov	x29, sp
  402f38:	str	x0, [sp, #24]
  402f3c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  402f40:	add	x1, x0, #0x0
  402f44:	ldr	x0, [sp, #24]
  402f48:	str	x1, [x0]
  402f4c:	ldr	x0, [sp, #24]
  402f50:	bl	40be24 <sqrt@plt+0xa3e4>
  402f54:	nop
  402f58:	ldp	x29, x30, [sp], #32
  402f5c:	ret
  402f60:	stp	x29, x30, [sp, #-32]!
  402f64:	mov	x29, sp
  402f68:	str	x0, [sp, #24]
  402f6c:	ldr	x0, [sp, #24]
  402f70:	bl	402f30 <sqrt@plt+0x14f0>
  402f74:	mov	x1, #0x78                  	// #120
  402f78:	ldr	x0, [sp, #24]
  402f7c:	bl	413dac <_ZdlPvm@@Base>
  402f80:	ldp	x29, x30, [sp], #32
  402f84:	ret
  402f88:	stp	x29, x30, [sp, #-64]!
  402f8c:	mov	x29, sp
  402f90:	stp	x19, x20, [sp, #16]
  402f94:	str	x0, [sp, #40]
  402f98:	mov	x0, #0x78                  	// #120
  402f9c:	bl	413cf0 <_Znwm@@Base>
  402fa0:	mov	x19, x0
  402fa4:	ldr	x1, [sp, #40]
  402fa8:	mov	x0, x19
  402fac:	bl	402ef8 <sqrt@plt+0x14b8>
  402fb0:	str	x19, [sp, #56]
  402fb4:	ldr	x0, [sp, #56]
  402fb8:	str	xzr, [x0, #104]
  402fbc:	ldr	x0, [sp, #56]
  402fc0:	mov	w1, #0x1                   	// #1
  402fc4:	strb	w1, [x0, #112]
  402fc8:	ldr	x0, [sp, #56]
  402fcc:	mov	w2, #0x0                   	// #0
  402fd0:	mov	x1, #0x0                   	// #0
  402fd4:	bl	40e064 <sqrt@plt+0xc624>
  402fd8:	cmp	w0, #0x0
  402fdc:	cset	w0, eq  // eq = none
  402fe0:	and	w0, w0, #0xff
  402fe4:	cmp	w0, #0x0
  402fe8:	b.eq	403010 <sqrt@plt+0x15d0>  // b.none
  402fec:	ldr	x0, [sp, #56]
  402ff0:	cmp	x0, #0x0
  402ff4:	b.eq	403008 <sqrt@plt+0x15c8>  // b.none
  402ff8:	ldr	x1, [x0]
  402ffc:	add	x1, x1, #0x8
  403000:	ldr	x1, [x1]
  403004:	blr	x1
  403008:	mov	x0, #0x0                   	// #0
  40300c:	b	403030 <sqrt@plt+0x15f0>
  403010:	ldr	x0, [sp, #56]
  403014:	b	403030 <sqrt@plt+0x15f0>
  403018:	mov	x20, x0
  40301c:	mov	x1, #0x78                  	// #120
  403020:	mov	x0, x19
  403024:	bl	413dac <_ZdlPvm@@Base>
  403028:	mov	x0, x20
  40302c:	bl	4019d0 <_Unwind_Resume@plt>
  403030:	ldp	x19, x20, [sp, #16]
  403034:	ldp	x29, x30, [sp], #64
  403038:	ret
  40303c:	stp	x29, x30, [sp, #-80]!
  403040:	mov	x29, sp
  403044:	str	x0, [sp, #56]
  403048:	str	x1, [sp, #48]
  40304c:	str	x2, [sp, #40]
  403050:	str	x3, [sp, #32]
  403054:	str	w4, [sp, #28]
  403058:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  40305c:	add	x1, x0, #0x9d8
  403060:	ldr	x0, [sp, #48]
  403064:	bl	401900 <strcmp@plt>
  403068:	cmp	w0, #0x0
  40306c:	b.ne	4030f8 <sqrt@plt+0x16b8>  // b.any
  403070:	ldr	x0, [sp, #40]
  403074:	cmp	x0, #0x0
  403078:	b.ne	4030b4 <sqrt@plt+0x1674>  // b.any
  40307c:	add	x0, sp, #0x40
  403080:	ldr	x1, [sp, #48]
  403084:	bl	40ae10 <sqrt@plt+0x93d0>
  403088:	add	x1, sp, #0x40
  40308c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  403090:	add	x5, x0, #0x0
  403094:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  403098:	add	x4, x0, #0x0
  40309c:	mov	x3, x1
  4030a0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  4030a4:	add	x2, x0, #0x9e0
  4030a8:	ldr	w1, [sp, #28]
  4030ac:	ldr	x0, [sp, #32]
  4030b0:	bl	40b6f4 <sqrt@plt+0x9cb4>
  4030b4:	ldr	x0, [sp, #40]
  4030b8:	bl	4016e0 <strlen@plt>
  4030bc:	add	x0, x0, #0x1
  4030c0:	bl	401680 <_Znam@plt>
  4030c4:	mov	x1, x0
  4030c8:	ldr	x0, [sp, #56]
  4030cc:	str	x1, [x0, #104]
  4030d0:	ldr	x0, [sp, #56]
  4030d4:	ldr	x0, [x0, #104]
  4030d8:	ldr	x1, [sp, #40]
  4030dc:	bl	401790 <strcpy@plt>
  4030e0:	ldr	x0, [sp, #40]
  4030e4:	ldrb	w0, [x0]
  4030e8:	cmp	w0, #0x4e
  4030ec:	b.ne	4030f8 <sqrt@plt+0x16b8>  // b.any
  4030f0:	ldr	x0, [sp, #56]
  4030f4:	strb	wzr, [x0, #112]
  4030f8:	nop
  4030fc:	ldp	x29, x30, [sp], #80
  403100:	ret
  403104:	stp	x29, x30, [sp, #-32]!
  403108:	mov	x29, sp
  40310c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  403110:	add	x0, x0, #0xa08
  403114:	bl	401cf0 <sqrt@plt+0x2b0>
  403118:	str	wzr, [sp, #28]
  40311c:	ldr	w0, [sp, #28]
  403120:	cmp	w0, #0x2c9
  403124:	b.hi	40314c <sqrt@plt+0x170c>  // b.pmore
  403128:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40312c:	add	x1, x0, #0x1f8
  403130:	ldr	w0, [sp, #28]
  403134:	ldrb	w0, [x1, x0]
  403138:	bl	401d20 <sqrt@plt+0x2e0>
  40313c:	ldr	w0, [sp, #28]
  403140:	add	w0, w0, #0x1
  403144:	str	w0, [sp, #28]
  403148:	b	40311c <sqrt@plt+0x16dc>
  40314c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  403150:	add	x0, x0, #0xa20
  403154:	bl	401cf0 <sqrt@plt+0x2b0>
  403158:	nop
  40315c:	ldp	x29, x30, [sp], #32
  403160:	ret
  403164:	stp	x29, x30, [sp, #-64]!
  403168:	mov	x29, sp
  40316c:	str	x19, [sp, #16]
  403170:	str	x0, [sp, #56]
  403174:	str	w1, [sp, #52]
  403178:	str	d0, [sp, #40]
  40317c:	str	d1, [sp, #32]
  403180:	ldr	x0, [sp, #56]
  403184:	bl	408778 <sqrt@plt+0x6d38>
  403188:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  40318c:	add	x1, x0, #0xf88
  403190:	ldr	x0, [sp, #56]
  403194:	str	x1, [x0]
  403198:	ldr	x0, [sp, #56]
  40319c:	mov	w1, #0x1                   	// #1
  4031a0:	str	w1, [x0, #52]
  4031a4:	ldr	x0, [sp, #56]
  4031a8:	str	wzr, [x0, #56]
  4031ac:	ldr	x0, [sp, #56]
  4031b0:	mov	w1, #0xffffffff            	// #-1
  4031b4:	str	w1, [x0, #60]
  4031b8:	ldr	x0, [sp, #56]
  4031bc:	str	xzr, [x0, #72]
  4031c0:	ldr	x0, [sp, #56]
  4031c4:	str	wzr, [x0, #80]
  4031c8:	ldr	x0, [sp, #56]
  4031cc:	strh	wzr, [x0, #84]
  4031d0:	ldr	x0, [sp, #56]
  4031d4:	mov	w1, #0xffffffff            	// #-1
  4031d8:	str	w1, [x0, #92]
  4031dc:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4031e0:	add	x0, x0, #0x318
  4031e4:	ldr	x0, [x0]
  4031e8:	bl	401c18 <sqrt@plt+0x1d8>
  4031ec:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  4031f0:	add	x0, x0, #0xa30
  4031f4:	bl	401cf0 <sqrt@plt+0x2b0>
  4031f8:	bl	403104 <sqrt@plt+0x16c4>
  4031fc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  403200:	add	x0, x0, #0xa50
  403204:	bl	401cf0 <sqrt@plt+0x2b0>
  403208:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40320c:	add	x0, x0, #0x4c8
  403210:	ldr	w0, [x0]
  403214:	cmp	w0, #0x0
  403218:	b.ge	403228 <sqrt@plt+0x17e8>  // b.tcont
  40321c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  403220:	add	x0, x0, #0x4c8
  403224:	str	wzr, [x0]
  403228:	ldr	x0, [sp, #56]
  40322c:	mov	w1, #0xe                   	// #14
  403230:	str	w1, [x0, #96]
  403234:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  403238:	add	x0, x0, #0x30
  40323c:	ldr	x0, [x0]
  403240:	cmp	x0, #0x0
  403244:	b.eq	40328c <sqrt@plt+0x184c>  // b.none
  403248:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40324c:	add	x0, x0, #0x30
  403250:	ldr	x0, [x0]
  403254:	bl	404688 <sqrt@plt+0x2c48>
  403258:	mov	w1, w0
  40325c:	ldr	x0, [sp, #56]
  403260:	str	w1, [x0, #96]
  403264:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  403268:	add	x0, x0, #0x2c
  40326c:	ldr	w1, [x0]
  403270:	ldr	x0, [sp, #56]
  403274:	str	w1, [x0, #100]
  403278:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40327c:	add	x0, x0, #0x28
  403280:	ldr	w1, [x0]
  403284:	ldr	x0, [sp, #56]
  403288:	str	w1, [x0, #104]
  40328c:	ldr	w0, [sp, #52]
  403290:	cmp	w0, #0x0
  403294:	b.lt	4032fc <sqrt@plt+0x18bc>  // b.tstop
  403298:	ldr	x0, [sp, #56]
  40329c:	ldr	w1, [sp, #52]
  4032a0:	str	w1, [x0, #96]
  4032a4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4032a8:	add	x0, x0, #0x20
  4032ac:	ldr	w0, [x0]
  4032b0:	scvtf	d1, w0
  4032b4:	ldr	d0, [sp, #32]
  4032b8:	fmul	d1, d1, d0
  4032bc:	fmov	d0, #5.000000000000000000e-01
  4032c0:	fadd	d0, d1, d0
  4032c4:	fcvtzs	w1, d0
  4032c8:	ldr	x0, [sp, #56]
  4032cc:	str	w1, [x0, #100]
  4032d0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4032d4:	add	x0, x0, #0x20
  4032d8:	ldr	w0, [x0]
  4032dc:	scvtf	d1, w0
  4032e0:	ldr	d0, [sp, #40]
  4032e4:	fmul	d1, d1, d0
  4032e8:	fmov	d0, #5.000000000000000000e-01
  4032ec:	fadd	d0, d1, d0
  4032f0:	fcvtzs	w1, d0
  4032f4:	ldr	x0, [sp, #56]
  4032f8:	str	w1, [x0, #104]
  4032fc:	ldr	x0, [sp, #56]
  403300:	ldr	w0, [x0, #96]
  403304:	cmp	w0, #0x4f
  403308:	b.gt	403338 <sqrt@plt+0x18f8>
  40330c:	ldr	x0, [sp, #56]
  403310:	ldr	w1, [x0, #96]
  403314:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  403318:	add	x0, x0, #0x4c8
  40331c:	ldr	w0, [x0]
  403320:	orr	w0, w1, w0
  403324:	mov	w1, w0
  403328:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  40332c:	add	x0, x0, #0xa68
  403330:	bl	401c3c <sqrt@plt+0x1fc>
  403334:	b	403370 <sqrt@plt+0x1930>
  403338:	ldr	x0, [sp, #56]
  40333c:	ldr	w1, [x0, #96]
  403340:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  403344:	add	x0, x0, #0x4c8
  403348:	ldr	w0, [x0]
  40334c:	orr	w1, w1, w0
  403350:	ldr	x0, [sp, #56]
  403354:	ldr	w2, [x0, #100]
  403358:	ldr	x0, [sp, #56]
  40335c:	ldr	w0, [x0, #104]
  403360:	mov	w3, w0
  403364:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  403368:	add	x0, x0, #0xa70
  40336c:	bl	401c3c <sqrt@plt+0x1fc>
  403370:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  403374:	add	x0, x0, #0x4cc
  403378:	ldr	w0, [x0]
  40337c:	mov	w1, w0
  403380:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  403384:	add	x0, x0, #0xa80
  403388:	bl	401c3c <sqrt@plt+0x1fc>
  40338c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  403390:	add	x0, x0, #0xa88
  403394:	bl	401cf0 <sqrt@plt+0x2b0>
  403398:	mov	w1, #0x0                   	// #0
  40339c:	mov	w0, #0x0                   	// #0
  4033a0:	bl	401d54 <sqrt@plt+0x314>
  4033a4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  4033a8:	add	x0, x0, #0xaa0
  4033ac:	bl	401cf0 <sqrt@plt+0x2b0>
  4033b0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  4033b4:	add	x0, x0, #0xab0
  4033b8:	bl	401cf0 <sqrt@plt+0x2b0>
  4033bc:	ldr	x0, [sp, #56]
  4033c0:	strh	wzr, [x0, #84]
  4033c4:	b	4033dc <sqrt@plt+0x199c>
  4033c8:	mov	x19, x0
  4033cc:	ldr	x0, [sp, #56]
  4033d0:	bl	4087b4 <sqrt@plt+0x6d74>
  4033d4:	mov	x0, x19
  4033d8:	bl	4019d0 <_Unwind_Resume@plt>
  4033dc:	ldr	x19, [sp, #16]
  4033e0:	ldp	x29, x30, [sp], #64
  4033e4:	ret
  4033e8:	stp	x29, x30, [sp, #-32]!
  4033ec:	mov	x29, sp
  4033f0:	str	x0, [sp, #24]
  4033f4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  4033f8:	add	x1, x0, #0xf88
  4033fc:	ldr	x0, [sp, #24]
  403400:	str	x1, [x0]
  403404:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  403408:	add	x0, x0, #0xac0
  40340c:	bl	401cf0 <sqrt@plt+0x2b0>
  403410:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  403414:	add	x0, x0, #0xac8
  403418:	bl	401cf0 <sqrt@plt+0x2b0>
  40341c:	ldr	x0, [sp, #24]
  403420:	bl	4087b4 <sqrt@plt+0x6d74>
  403424:	nop
  403428:	ldp	x29, x30, [sp], #32
  40342c:	ret
  403430:	stp	x29, x30, [sp, #-32]!
  403434:	mov	x29, sp
  403438:	str	x0, [sp, #24]
  40343c:	ldr	x0, [sp, #24]
  403440:	bl	4033e8 <sqrt@plt+0x19a8>
  403444:	mov	x1, #0x70                  	// #112
  403448:	ldr	x0, [sp, #24]
  40344c:	bl	413dac <_ZdlPvm@@Base>
  403450:	ldp	x29, x30, [sp], #32
  403454:	ret
  403458:	sub	sp, sp, #0x10
  40345c:	str	x0, [sp, #8]
  403460:	str	w1, [sp, #4]
  403464:	nop
  403468:	add	sp, sp, #0x10
  40346c:	ret
  403470:	stp	x29, x30, [sp, #-32]!
  403474:	mov	x29, sp
  403478:	str	x0, [sp, #24]
  40347c:	str	w1, [sp, #20]
  403480:	bl	402548 <sqrt@plt+0xb08>
  403484:	cmp	w0, #0x0
  403488:	cset	w0, ne  // ne = any
  40348c:	and	w0, w0, #0xff
  403490:	cmp	w0, #0x0
  403494:	b.eq	4034a0 <sqrt@plt+0x1a60>  // b.none
  403498:	ldr	x0, [sp, #24]
  40349c:	bl	403b7c <sqrt@plt+0x213c>
  4034a0:	mov	w0, #0xc                   	// #12
  4034a4:	bl	401d20 <sqrt@plt+0x2e0>
  4034a8:	ldr	x0, [sp, #24]
  4034ac:	mov	w1, #0xffffffff            	// #-1
  4034b0:	str	w1, [x0, #60]
  4034b4:	nop
  4034b8:	ldp	x29, x30, [sp], #32
  4034bc:	ret
  4034c0:	sub	sp, sp, #0x10
  4034c4:	str	x0, [sp, #8]
  4034c8:	ldr	x0, [sp, #8]
  4034cc:	mov	w1, #0xffffffff            	// #-1
  4034d0:	str	w1, [x0, #60]
  4034d4:	nop
  4034d8:	add	sp, sp, #0x10
  4034dc:	ret
  4034e0:	stp	x29, x30, [sp, #-96]!
  4034e4:	mov	x29, sp
  4034e8:	str	x19, [sp, #16]
  4034ec:	str	x0, [sp, #56]
  4034f0:	str	x1, [sp, #48]
  4034f4:	str	w2, [sp, #44]
  4034f8:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4034fc:	add	x0, x0, #0x378
  403500:	strb	wzr, [x0]
  403504:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  403508:	add	x0, x0, #0x4c8
  40350c:	ldr	w0, [x0]
  403510:	cmp	w0, #0x0
  403514:	b.eq	403524 <sqrt@plt+0x1ae4>  // b.none
  403518:	mov	w0, #0x52                  	// #82
  40351c:	strb	w0, [sp, #95]
  403520:	b	40352c <sqrt@plt+0x1aec>
  403524:	mov	w0, #0x4e                  	// #78
  403528:	strb	w0, [sp, #95]
  40352c:	ldr	x0, [sp, #48]
  403530:	ldr	x19, [x0, #104]
  403534:	ldr	x0, [sp, #48]
  403538:	ldr	x0, [x0, #104]
  40353c:	bl	4016e0 <strlen@plt>
  403540:	sub	x0, x0, #0x1
  403544:	add	x0, x19, x0
  403548:	ldrb	w0, [x0]
  40354c:	strb	w0, [sp, #87]
  403550:	ldr	x0, [sp, #48]
  403554:	ldr	x0, [x0, #104]
  403558:	bl	4016e0 <strlen@plt>
  40355c:	sub	x0, x0, #0x2
  403560:	bl	401680 <_Znam@plt>
  403564:	str	x0, [sp, #72]
  403568:	ldr	x0, [sp, #48]
  40356c:	ldr	x0, [x0, #104]
  403570:	add	x19, x0, #0x1
  403574:	ldr	x0, [sp, #48]
  403578:	ldr	x0, [x0, #104]
  40357c:	bl	4016e0 <strlen@plt>
  403580:	sub	x0, x0, #0x2
  403584:	mov	x2, x0
  403588:	mov	x1, x19
  40358c:	ldr	x0, [sp, #72]
  403590:	bl	401820 <strncpy@plt>
  403594:	ldr	x0, [sp, #48]
  403598:	ldr	x0, [x0, #104]
  40359c:	bl	4016e0 <strlen@plt>
  4035a0:	sub	x0, x0, #0x2
  4035a4:	ldr	x1, [sp, #72]
  4035a8:	add	x0, x1, x0
  4035ac:	strb	wzr, [x0]
  4035b0:	mov	w0, #0x11                  	// #17
  4035b4:	str	w0, [sp, #88]
  4035b8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  4035bc:	add	x1, x0, #0xad0
  4035c0:	ldr	x0, [sp, #72]
  4035c4:	bl	401980 <strcasecmp@plt>
  4035c8:	cmp	w0, #0x0
  4035cc:	b.ne	4035f0 <sqrt@plt+0x1bb0>  // b.any
  4035d0:	ldr	w0, [sp, #44]
  4035d4:	cmp	w0, #0xb
  4035d8:	b.le	4035e8 <sqrt@plt+0x1ba8>
  4035dc:	mov	w0, #0xa                   	// #10
  4035e0:	str	w0, [sp, #88]
  4035e4:	b	4035f0 <sqrt@plt+0x1bb0>
  4035e8:	mov	w0, #0x11                  	// #17
  4035ec:	str	w0, [sp, #88]
  4035f0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  4035f4:	add	x1, x0, #0xad8
  4035f8:	ldr	x0, [sp, #72]
  4035fc:	bl	401980 <strcasecmp@plt>
  403600:	cmp	w0, #0x0
  403604:	b.ne	403628 <sqrt@plt+0x1be8>  // b.any
  403608:	ldr	w0, [sp, #44]
  40360c:	cmp	w0, #0x9
  403610:	b.le	403620 <sqrt@plt+0x1be0>
  403614:	mov	w0, #0xc                   	// #12
  403618:	str	w0, [sp, #88]
  40361c:	b	403628 <sqrt@plt+0x1be8>
  403620:	mov	w0, #0x11                  	// #17
  403624:	str	w0, [sp, #88]
  403628:	ldrb	w0, [sp, #87]
  40362c:	cmp	w0, #0x42
  403630:	b.eq	403668 <sqrt@plt+0x1c28>  // b.none
  403634:	ldrb	w0, [sp, #87]
  403638:	cmp	w0, #0x49
  40363c:	b.eq	403668 <sqrt@plt+0x1c28>  // b.none
  403640:	ldrb	w0, [sp, #95]
  403644:	ldr	w4, [sp, #88]
  403648:	ldr	x3, [sp, #72]
  40364c:	mov	w2, w0
  403650:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  403654:	add	x1, x0, #0xae0
  403658:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40365c:	add	x0, x0, #0x378
  403660:	bl	4017b0 <sprintf@plt>
  403664:	b	403694 <sqrt@plt+0x1c54>
  403668:	ldrb	w0, [sp, #95]
  40366c:	ldrb	w1, [sp, #87]
  403670:	mov	w5, w1
  403674:	ldr	w4, [sp, #88]
  403678:	ldr	x3, [sp, #72]
  40367c:	mov	w2, w0
  403680:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  403684:	add	x1, x0, #0xae8
  403688:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40368c:	add	x0, x0, #0x378
  403690:	bl	4017b0 <sprintf@plt>
  403694:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403698:	add	x0, x0, #0x378
  40369c:	ldr	x19, [sp, #16]
  4036a0:	ldp	x29, x30, [sp], #96
  4036a4:	ret
  4036a8:	stp	x29, x30, [sp, #-80]!
  4036ac:	mov	x29, sp
  4036b0:	str	x0, [sp, #56]
  4036b4:	str	x1, [sp, #48]
  4036b8:	str	x2, [sp, #40]
  4036bc:	str	x3, [sp, #32]
  4036c0:	str	w4, [sp, #28]
  4036c4:	str	x5, [sp, #16]
  4036c8:	ldr	x1, [sp, #48]
  4036cc:	ldr	x0, [sp, #40]
  4036d0:	bl	40d2cc <sqrt@plt+0xb88c>
  4036d4:	str	w0, [sp, #76]
  4036d8:	ldr	w0, [sp, #76]
  4036dc:	strb	w0, [sp, #75]
  4036e0:	ldr	w0, [sp, #76]
  4036e4:	asr	w0, w0, #8
  4036e8:	strh	w0, [sp, #72]
  4036ec:	ldr	x0, [sp, #56]
  4036f0:	ldr	x0, [x0, #72]
  4036f4:	ldr	x1, [sp, #40]
  4036f8:	cmp	x1, x0
  4036fc:	b.eq	403804 <sqrt@plt+0x1dc4>  // b.none
  403700:	ldr	x0, [sp, #40]
  403704:	str	x0, [sp, #64]
  403708:	ldr	x0, [sp, #64]
  40370c:	ldrb	w0, [x0, #112]
  403710:	cmp	w0, #0x0
  403714:	b.eq	40376c <sqrt@plt+0x1d2c>  // b.none
  403718:	ldr	x0, [sp, #64]
  40371c:	ldr	x3, [x0, #104]
  403720:	ldr	x0, [sp, #32]
  403724:	ldr	w1, [x0, #4]
  403728:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40372c:	add	x0, x0, #0x20
  403730:	ldr	w0, [x0]
  403734:	mul	w0, w1, w0
  403738:	mov	w1, #0x8e39                	// #36409
  40373c:	movk	w1, #0x38e3, lsl #16
  403740:	smull	x1, w0, w1
  403744:	lsr	x1, x1, #32
  403748:	asr	w1, w1, #4
  40374c:	asr	w0, w0, #31
  403750:	sub	w0, w1, w0
  403754:	mov	w2, w0
  403758:	mov	x1, x3
  40375c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  403760:	add	x0, x0, #0xaf8
  403764:	bl	401c3c <sqrt@plt+0x1fc>
  403768:	b	403794 <sqrt@plt+0x1d54>
  40376c:	ldr	x0, [sp, #32]
  403770:	ldr	w0, [x0, #4]
  403774:	mov	w2, w0
  403778:	ldr	x1, [sp, #64]
  40377c:	ldr	x0, [sp, #56]
  403780:	bl	4034e0 <sqrt@plt+0x1aa0>
  403784:	mov	x1, x0
  403788:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  40378c:	add	x0, x0, #0xb10
  403790:	bl	401c3c <sqrt@plt+0x1fc>
  403794:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  403798:	add	x0, x0, #0xb20
  40379c:	bl	401cf0 <sqrt@plt+0x2b0>
  4037a0:	ldr	x0, [sp, #56]
  4037a4:	ldr	x1, [sp, #64]
  4037a8:	str	x1, [x0, #72]
  4037ac:	ldr	x0, [sp, #56]
  4037b0:	strh	wzr, [x0, #84]
  4037b4:	ldr	x0, [sp, #56]
  4037b8:	ldr	w0, [x0, #92]
  4037bc:	cmp	w0, #0x0
  4037c0:	b.ge	4037f4 <sqrt@plt+0x1db4>  // b.tcont
  4037c4:	ldr	x0, [sp, #32]
  4037c8:	ldr	w1, [x0, #4]
  4037cc:	ldr	x0, [sp, #56]
  4037d0:	ldr	w0, [x0, #80]
  4037d4:	cmp	w1, w0
  4037d8:	b.eq	4037f4 <sqrt@plt+0x1db4>  // b.none
  4037dc:	ldr	x0, [sp, #56]
  4037e0:	ldr	w0, [x0, #92]
  4037e4:	ldr	x2, [sp, #32]
  4037e8:	mov	w1, w0
  4037ec:	ldr	x0, [sp, #56]
  4037f0:	bl	404fa4 <sqrt@plt+0x3564>
  4037f4:	ldr	x0, [sp, #32]
  4037f8:	ldr	w1, [x0, #4]
  4037fc:	ldr	x0, [sp, #56]
  403800:	str	w1, [x0, #80]
  403804:	ldr	x0, [sp, #56]
  403808:	ldrh	w0, [x0, #84]
  40380c:	ldrh	w1, [sp, #72]
  403810:	cmp	w1, w0
  403814:	b.eq	403964 <sqrt@plt+0x1f24>  // b.none
  403818:	ldr	x0, [sp, #56]
  40381c:	ldrh	w0, [x0, #84]
  403820:	cmp	w0, #0x3
  403824:	b.ne	40387c <sqrt@plt+0x1e3c>  // b.any
  403828:	ldr	x0, [sp, #56]
  40382c:	ldr	x0, [x0, #72]
  403830:	ldr	x3, [x0, #104]
  403834:	ldr	x0, [sp, #32]
  403838:	ldr	w1, [x0, #4]
  40383c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  403840:	add	x0, x0, #0x20
  403844:	ldr	w0, [x0]
  403848:	mul	w0, w1, w0
  40384c:	mov	w1, #0x8e39                	// #36409
  403850:	movk	w1, #0x38e3, lsl #16
  403854:	smull	x1, w0, w1
  403858:	lsr	x1, x1, #32
  40385c:	asr	w1, w1, #4
  403860:	asr	w0, w0, #31
  403864:	sub	w0, w1, w0
  403868:	mov	w2, w0
  40386c:	mov	x1, x3
  403870:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  403874:	add	x0, x0, #0xaf8
  403878:	bl	401c3c <sqrt@plt+0x1fc>
  40387c:	ldrh	w0, [sp, #72]
  403880:	cmp	w0, #0x4
  403884:	b.eq	403948 <sqrt@plt+0x1f08>  // b.none
  403888:	cmp	w0, #0x4
  40388c:	b.gt	403958 <sqrt@plt+0x1f18>
  403890:	cmp	w0, #0x3
  403894:	b.eq	4038f4 <sqrt@plt+0x1eb4>  // b.none
  403898:	cmp	w0, #0x3
  40389c:	b.gt	403958 <sqrt@plt+0x1f18>
  4038a0:	cmp	w0, #0x2
  4038a4:	b.eq	4038e4 <sqrt@plt+0x1ea4>  // b.none
  4038a8:	cmp	w0, #0x2
  4038ac:	b.gt	403958 <sqrt@plt+0x1f18>
  4038b0:	cmp	w0, #0x0
  4038b4:	b.eq	4038c4 <sqrt@plt+0x1e84>  // b.none
  4038b8:	cmp	w0, #0x1
  4038bc:	b.eq	4038d4 <sqrt@plt+0x1e94>  // b.none
  4038c0:	b	403958 <sqrt@plt+0x1f18>
  4038c4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  4038c8:	add	x0, x0, #0xab0
  4038cc:	bl	401cf0 <sqrt@plt+0x2b0>
  4038d0:	b	403958 <sqrt@plt+0x1f18>
  4038d4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  4038d8:	add	x0, x0, #0xb28
  4038dc:	bl	401cf0 <sqrt@plt+0x2b0>
  4038e0:	b	403958 <sqrt@plt+0x1f18>
  4038e4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  4038e8:	add	x0, x0, #0xb38
  4038ec:	bl	401cf0 <sqrt@plt+0x2b0>
  4038f0:	b	403958 <sqrt@plt+0x1f18>
  4038f4:	ldr	x0, [sp, #32]
  4038f8:	ldr	w1, [x0, #4]
  4038fc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  403900:	add	x0, x0, #0x20
  403904:	ldr	w0, [x0]
  403908:	mul	w0, w1, w0
  40390c:	mov	w1, #0x8e39                	// #36409
  403910:	movk	w1, #0x38e3, lsl #16
  403914:	smull	x1, w0, w1
  403918:	lsr	x1, x1, #32
  40391c:	asr	w1, w1, #4
  403920:	asr	w0, w0, #31
  403924:	sub	w0, w1, w0
  403928:	mov	w1, w0
  40392c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  403930:	add	x0, x0, #0xb48
  403934:	bl	401c3c <sqrt@plt+0x1fc>
  403938:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  40393c:	add	x0, x0, #0xb60
  403940:	bl	401cf0 <sqrt@plt+0x2b0>
  403944:	b	403958 <sqrt@plt+0x1f18>
  403948:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  40394c:	add	x0, x0, #0xb70
  403950:	bl	401cf0 <sqrt@plt+0x2b0>
  403954:	nop
  403958:	ldr	x0, [sp, #56]
  40395c:	ldrh	w1, [sp, #72]
  403960:	strh	w1, [x0, #84]
  403964:	ldr	x0, [sp, #32]
  403968:	ldr	w1, [x0, #4]
  40396c:	ldr	x0, [sp, #56]
  403970:	ldr	w0, [x0, #80]
  403974:	cmp	w1, w0
  403978:	b.eq	403a3c <sqrt@plt+0x1ffc>  // b.none
  40397c:	ldr	x0, [sp, #56]
  403980:	ldr	x0, [x0, #72]
  403984:	ldrb	w0, [x0, #112]
  403988:	cmp	w0, #0x0
  40398c:	b.ne	4039c0 <sqrt@plt+0x1f80>  // b.any
  403990:	ldr	x0, [sp, #56]
  403994:	ldr	x1, [x0, #72]
  403998:	ldr	x0, [sp, #32]
  40399c:	ldr	w0, [x0, #4]
  4039a0:	mov	w2, w0
  4039a4:	ldr	x0, [sp, #56]
  4039a8:	bl	4034e0 <sqrt@plt+0x1aa0>
  4039ac:	mov	x1, x0
  4039b0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  4039b4:	add	x0, x0, #0xb10
  4039b8:	bl	401c3c <sqrt@plt+0x1fc>
  4039bc:	b	403a04 <sqrt@plt+0x1fc4>
  4039c0:	ldr	x0, [sp, #32]
  4039c4:	ldr	w1, [x0, #4]
  4039c8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4039cc:	add	x0, x0, #0x20
  4039d0:	ldr	w0, [x0]
  4039d4:	mul	w0, w1, w0
  4039d8:	mov	w1, #0x8e39                	// #36409
  4039dc:	movk	w1, #0x38e3, lsl #16
  4039e0:	smull	x1, w0, w1
  4039e4:	lsr	x1, x1, #32
  4039e8:	asr	w1, w1, #4
  4039ec:	asr	w0, w0, #31
  4039f0:	sub	w0, w1, w0
  4039f4:	mov	w1, w0
  4039f8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  4039fc:	add	x0, x0, #0xb80
  403a00:	bl	401c3c <sqrt@plt+0x1fc>
  403a04:	ldr	x0, [sp, #32]
  403a08:	ldr	w1, [x0, #4]
  403a0c:	ldr	x0, [sp, #56]
  403a10:	str	w1, [x0, #80]
  403a14:	ldr	x0, [sp, #56]
  403a18:	ldr	w0, [x0, #92]
  403a1c:	cmp	w0, #0x0
  403a20:	b.ge	403a3c <sqrt@plt+0x1ffc>  // b.tcont
  403a24:	ldr	x0, [sp, #56]
  403a28:	ldr	w0, [x0, #92]
  403a2c:	ldr	x2, [sp, #32]
  403a30:	mov	w1, w0
  403a34:	ldr	x0, [sp, #56]
  403a38:	bl	404fa4 <sqrt@plt+0x3564>
  403a3c:	ldr	x0, [sp, #32]
  403a40:	ldr	w1, [x0, #8]
  403a44:	ldr	x0, [sp, #56]
  403a48:	ldr	w0, [x0, #60]
  403a4c:	cmp	w1, w0
  403a50:	b.ne	403a6c <sqrt@plt+0x202c>  // b.any
  403a54:	ldr	x0, [sp, #32]
  403a58:	ldr	w1, [x0, #12]
  403a5c:	ldr	x0, [sp, #56]
  403a60:	ldr	w0, [x0, #64]
  403a64:	cmp	w1, w0
  403a68:	b.eq	403ab0 <sqrt@plt+0x2070>  // b.none
  403a6c:	ldr	x0, [sp, #32]
  403a70:	ldr	w0, [x0, #8]
  403a74:	sub	w2, w0, #0x40
  403a78:	ldr	x0, [sp, #32]
  403a7c:	ldr	w0, [x0, #12]
  403a80:	sub	w0, w0, #0x40
  403a84:	mov	w1, w0
  403a88:	mov	w0, w2
  403a8c:	bl	401d54 <sqrt@plt+0x314>
  403a90:	ldr	x0, [sp, #32]
  403a94:	ldr	w1, [x0, #12]
  403a98:	ldr	x0, [sp, #56]
  403a9c:	str	w1, [x0, #64]
  403aa0:	ldr	x0, [sp, #32]
  403aa4:	ldr	w1, [x0, #8]
  403aa8:	ldr	x0, [sp, #56]
  403aac:	str	w1, [x0, #60]
  403ab0:	ldrb	w0, [sp, #75]
  403ab4:	and	w0, w0, #0x60
  403ab8:	cmp	w0, #0x0
  403abc:	b.ne	403acc <sqrt@plt+0x208c>  // b.any
  403ac0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  403ac4:	add	x0, x0, #0xb88
  403ac8:	bl	401cf0 <sqrt@plt+0x2b0>
  403acc:	ldrb	w0, [sp, #75]
  403ad0:	bl	401d20 <sqrt@plt+0x2e0>
  403ad4:	ldr	x0, [sp, #56]
  403ad8:	ldr	w1, [x0, #60]
  403adc:	ldr	w0, [sp, #28]
  403ae0:	add	w1, w1, w0
  403ae4:	ldr	x0, [sp, #56]
  403ae8:	str	w1, [x0, #60]
  403aec:	nop
  403af0:	ldp	x29, x30, [sp], #80
  403af4:	ret
  403af8:	stp	x29, x30, [sp, #-48]!
  403afc:	mov	x29, sp
  403b00:	str	x0, [sp, #24]
  403b04:	bl	4018c0 <__errno_location@plt>
  403b08:	str	wzr, [x0]
  403b0c:	bl	401880 <tmpfile@plt>
  403b10:	str	x0, [sp, #40]
  403b14:	ldr	x0, [sp, #40]
  403b18:	cmp	x0, #0x0
  403b1c:	b.ne	403b2c <sqrt@plt+0x20ec>  // b.any
  403b20:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  403b24:	add	x0, x0, #0xb90
  403b28:	bl	401700 <perror@plt>
  403b2c:	ldr	x0, [sp, #40]
  403b30:	bl	401f90 <sqrt@plt+0x550>
  403b34:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403b38:	add	x0, x0, #0x478
  403b3c:	ldr	w0, [x0]
  403b40:	cmp	w0, #0x0
  403b44:	b.ne	403b64 <sqrt@plt+0x2124>  // b.any
  403b48:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403b4c:	add	x0, x0, #0x478
  403b50:	mov	w1, #0x1                   	// #1
  403b54:	str	w1, [x0]
  403b58:	mov	w1, #0x0                   	// #0
  403b5c:	mov	w0, #0xffffffc1            	// #-63
  403b60:	bl	401f34 <sqrt@plt+0x4f4>
  403b64:	ldr	x0, [sp, #24]
  403b68:	ldr	w0, [x0, #88]
  403b6c:	bl	402374 <sqrt@plt+0x934>
  403b70:	nop
  403b74:	ldp	x29, x30, [sp], #48
  403b78:	ret
  403b7c:	sub	sp, sp, #0x430
  403b80:	stp	x29, x30, [sp]
  403b84:	mov	x29, sp
  403b88:	str	x0, [sp, #24]
  403b8c:	mov	w0, #0x1                   	// #1
  403b90:	str	w0, [sp, #1068]
  403b94:	bl	402018 <sqrt@plt+0x5d8>
  403b98:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403b9c:	add	x0, x0, #0x330
  403ba0:	ldr	x0, [x0]
  403ba4:	bl	401870 <fflush@plt>
  403ba8:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403bac:	add	x0, x0, #0x338
  403bb0:	ldr	x0, [x0]
  403bb4:	bl	401890 <rewind@plt>
  403bb8:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403bbc:	add	x0, x0, #0x338
  403bc0:	ldr	x1, [x0]
  403bc4:	add	x0, sp, #0x28
  403bc8:	mov	x3, x1
  403bcc:	mov	x2, #0x400                 	// #1024
  403bd0:	mov	x1, #0x1                   	// #1
  403bd4:	bl	4016b0 <fread@plt>
  403bd8:	str	w0, [sp, #1068]
  403bdc:	ldrsw	x1, [sp, #1068]
  403be0:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403be4:	add	x0, x0, #0x330
  403be8:	ldr	x2, [x0]
  403bec:	add	x0, sp, #0x28
  403bf0:	mov	x3, x2
  403bf4:	mov	x2, x1
  403bf8:	mov	x1, #0x1                   	// #1
  403bfc:	bl	4019c0 <fwrite@plt>
  403c00:	str	w0, [sp, #1068]
  403c04:	ldr	w0, [sp, #1068]
  403c08:	cmp	w0, #0x400
  403c0c:	b.ne	403c14 <sqrt@plt+0x21d4>  // b.any
  403c10:	b	403bb8 <sqrt@plt+0x2178>
  403c14:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403c18:	add	x0, x0, #0x338
  403c1c:	ldr	x0, [x0]
  403c20:	bl	401730 <fclose@plt>
  403c24:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403c28:	add	x0, x0, #0x338
  403c2c:	str	xzr, [x0]
  403c30:	nop
  403c34:	ldp	x29, x30, [sp]
  403c38:	add	sp, sp, #0x430
  403c3c:	ret
  403c40:	sub	sp, sp, #0x60
  403c44:	stp	x29, x30, [sp, #16]
  403c48:	add	x29, sp, #0x10
  403c4c:	stp	x19, x20, [sp, #32]
  403c50:	str	x0, [sp, #72]
  403c54:	str	w1, [sp, #68]
  403c58:	str	x2, [sp, #56]
  403c5c:	str	w3, [sp, #64]
  403c60:	str	x4, [sp, #48]
  403c64:	ldr	x0, [sp, #72]
  403c68:	ldr	w0, [x0, #92]
  403c6c:	cmp	w0, #0x0
  403c70:	b.ge	403ca4 <sqrt@plt+0x2264>  // b.tcont
  403c74:	ldr	x0, [sp, #48]
  403c78:	ldr	w1, [x0, #4]
  403c7c:	ldr	x0, [sp, #72]
  403c80:	ldr	w0, [x0, #80]
  403c84:	cmp	w1, w0
  403c88:	b.eq	403ca4 <sqrt@plt+0x2264>  // b.none
  403c8c:	ldr	x0, [sp, #72]
  403c90:	ldr	w0, [x0, #92]
  403c94:	ldr	x2, [sp, #48]
  403c98:	mov	w1, w0
  403c9c:	ldr	x0, [sp, #72]
  403ca0:	bl	404fa4 <sqrt@plt+0x3564>
  403ca4:	ldr	w0, [sp, #68]
  403ca8:	cmp	w0, #0x7e
  403cac:	b.eq	4043a4 <sqrt@plt+0x2964>  // b.none
  403cb0:	ldr	w0, [sp, #68]
  403cb4:	cmp	w0, #0x7e
  403cb8:	b.gt	4045a4 <sqrt@plt+0x2b64>
  403cbc:	ldr	w0, [sp, #68]
  403cc0:	cmp	w0, #0x74
  403cc4:	b.eq	403dc8 <sqrt@plt+0x2388>  // b.none
  403cc8:	ldr	w0, [sp, #68]
  403ccc:	cmp	w0, #0x74
  403cd0:	b.gt	4045a4 <sqrt@plt+0x2b64>
  403cd4:	ldr	w0, [sp, #68]
  403cd8:	cmp	w0, #0x70
  403cdc:	b.eq	404014 <sqrt@plt+0x25d4>  // b.none
  403ce0:	ldr	w0, [sp, #68]
  403ce4:	cmp	w0, #0x70
  403ce8:	b.gt	4045a4 <sqrt@plt+0x2b64>
  403cec:	ldr	w0, [sp, #68]
  403cf0:	cmp	w0, #0x6c
  403cf4:	b.eq	403e40 <sqrt@plt+0x2400>  // b.none
  403cf8:	ldr	w0, [sp, #68]
  403cfc:	cmp	w0, #0x6c
  403d00:	b.gt	4045a4 <sqrt@plt+0x2b64>
  403d04:	ldr	w0, [sp, #68]
  403d08:	cmp	w0, #0x66
  403d0c:	b.eq	404408 <sqrt@plt+0x29c8>  // b.none
  403d10:	ldr	w0, [sp, #68]
  403d14:	cmp	w0, #0x66
  403d18:	b.gt	4045a4 <sqrt@plt+0x2b64>
  403d1c:	ldr	w0, [sp, #68]
  403d20:	cmp	w0, #0x65
  403d24:	b.eq	40420c <sqrt@plt+0x27cc>  // b.none
  403d28:	ldr	w0, [sp, #68]
  403d2c:	cmp	w0, #0x65
  403d30:	b.gt	4045a4 <sqrt@plt+0x2b64>
  403d34:	ldr	w0, [sp, #68]
  403d38:	cmp	w0, #0x63
  403d3c:	b.eq	4040ec <sqrt@plt+0x26ac>  // b.none
  403d40:	ldr	w0, [sp, #68]
  403d44:	cmp	w0, #0x63
  403d48:	b.gt	4045a4 <sqrt@plt+0x2b64>
  403d4c:	ldr	w0, [sp, #68]
  403d50:	cmp	w0, #0x61
  403d54:	b.eq	4042a8 <sqrt@plt+0x2868>  // b.none
  403d58:	ldr	w0, [sp, #68]
  403d5c:	cmp	w0, #0x61
  403d60:	b.gt	4045a4 <sqrt@plt+0x2b64>
  403d64:	ldr	w0, [sp, #68]
  403d68:	cmp	w0, #0x52
  403d6c:	b.eq	403ec8 <sqrt@plt+0x2488>  // b.none
  403d70:	ldr	w0, [sp, #68]
  403d74:	cmp	w0, #0x52
  403d78:	b.gt	4045a4 <sqrt@plt+0x2b64>
  403d7c:	ldr	w0, [sp, #68]
  403d80:	cmp	w0, #0x50
  403d84:	b.eq	403fb8 <sqrt@plt+0x2578>  // b.none
  403d88:	ldr	w0, [sp, #68]
  403d8c:	cmp	w0, #0x50
  403d90:	b.gt	4045a4 <sqrt@plt+0x2b64>
  403d94:	ldr	w0, [sp, #68]
  403d98:	cmp	w0, #0x46
  403d9c:	b.eq	4045d8 <sqrt@plt+0x2b98>  // b.none
  403da0:	ldr	w0, [sp, #68]
  403da4:	cmp	w0, #0x46
  403da8:	b.gt	4045a4 <sqrt@plt+0x2b64>
  403dac:	ldr	w0, [sp, #68]
  403db0:	cmp	w0, #0x43
  403db4:	b.eq	404068 <sqrt@plt+0x2628>  // b.none
  403db8:	ldr	w0, [sp, #68]
  403dbc:	cmp	w0, #0x45
  403dc0:	b.eq	404168 <sqrt@plt+0x2728>  // b.none
  403dc4:	b	4045a4 <sqrt@plt+0x2b64>
  403dc8:	ldr	w0, [sp, #64]
  403dcc:	cmp	w0, #0x0
  403dd0:	b.ne	403de4 <sqrt@plt+0x23a4>  // b.any
  403dd4:	ldr	x0, [sp, #72]
  403dd8:	mov	w1, #0x1                   	// #1
  403ddc:	str	w1, [x0, #88]
  403de0:	b	4045e4 <sqrt@plt+0x2ba4>
  403de4:	ldr	w0, [sp, #64]
  403de8:	cmp	w0, #0x1
  403dec:	b.eq	403e24 <sqrt@plt+0x23e4>  // b.none
  403df0:	ldr	w0, [sp, #64]
  403df4:	cmp	w0, #0x2
  403df8:	b.eq	403e24 <sqrt@plt+0x23e4>  // b.none
  403dfc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  403e00:	add	x3, x0, #0x0
  403e04:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  403e08:	add	x2, x0, #0x0
  403e0c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  403e10:	add	x1, x0, #0x0
  403e14:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  403e18:	add	x0, x0, #0xba8
  403e1c:	bl	40b5a0 <sqrt@plt+0x9b60>
  403e20:	b	4045e4 <sqrt@plt+0x2ba4>
  403e24:	ldr	x0, [sp, #56]
  403e28:	ldr	w0, [x0]
  403e2c:	ldr	x2, [sp, #48]
  403e30:	mov	w1, w0
  403e34:	ldr	x0, [sp, #72]
  403e38:	bl	404fa4 <sqrt@plt+0x3564>
  403e3c:	b	4045e4 <sqrt@plt+0x2ba4>
  403e40:	ldr	w0, [sp, #64]
  403e44:	cmp	w0, #0x2
  403e48:	b.eq	403e74 <sqrt@plt+0x2434>  // b.none
  403e4c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  403e50:	add	x3, x0, #0x0
  403e54:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  403e58:	add	x2, x0, #0x0
  403e5c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  403e60:	add	x1, x0, #0x0
  403e64:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  403e68:	add	x0, x0, #0xbd0
  403e6c:	bl	40b5a0 <sqrt@plt+0x9b60>
  403e70:	b	4045e4 <sqrt@plt+0x2ba4>
  403e74:	bl	402548 <sqrt@plt+0xb08>
  403e78:	cmp	w0, #0x0
  403e7c:	cset	w0, eq  // eq = none
  403e80:	and	w0, w0, #0xff
  403e84:	cmp	w0, #0x0
  403e88:	b.eq	403e94 <sqrt@plt+0x2454>  // b.none
  403e8c:	ldr	x0, [sp, #72]
  403e90:	bl	403af8 <sqrt@plt+0x20b8>
  403e94:	ldr	x0, [sp, #48]
  403e98:	ldr	w4, [x0, #8]
  403e9c:	ldr	x0, [sp, #48]
  403ea0:	ldr	w1, [x0, #12]
  403ea4:	ldr	x0, [sp, #56]
  403ea8:	ldr	w2, [x0]
  403eac:	ldr	x0, [sp, #56]
  403eb0:	add	x0, x0, #0x4
  403eb4:	ldr	w0, [x0]
  403eb8:	mov	w3, w0
  403ebc:	mov	w0, w4
  403ec0:	bl	402564 <sqrt@plt+0xb24>
  403ec4:	b	4045e4 <sqrt@plt+0x2ba4>
  403ec8:	ldr	w0, [sp, #64]
  403ecc:	cmp	w0, #0x2
  403ed0:	b.eq	403efc <sqrt@plt+0x24bc>  // b.none
  403ed4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  403ed8:	add	x3, x0, #0x0
  403edc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  403ee0:	add	x2, x0, #0x0
  403ee4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  403ee8:	add	x1, x0, #0x0
  403eec:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  403ef0:	add	x0, x0, #0xbf0
  403ef4:	bl	40b5a0 <sqrt@plt+0x9b60>
  403ef8:	b	4045e4 <sqrt@plt+0x2ba4>
  403efc:	bl	402548 <sqrt@plt+0xb08>
  403f00:	cmp	w0, #0x0
  403f04:	cset	w0, ne  // ne = any
  403f08:	and	w0, w0, #0xff
  403f0c:	cmp	w0, #0x0
  403f10:	b.eq	403f5c <sqrt@plt+0x251c>  // b.none
  403f14:	ldr	x0, [sp, #72]
  403f18:	ldr	w0, [x0, #52]
  403f1c:	mov	w1, w0
  403f20:	ldr	x0, [sp, #72]
  403f24:	bl	405094 <sqrt@plt+0x3654>
  403f28:	ldr	x0, [sp, #48]
  403f2c:	ldr	w4, [x0, #8]
  403f30:	ldr	x0, [sp, #48]
  403f34:	ldr	w1, [x0, #12]
  403f38:	ldr	x0, [sp, #56]
  403f3c:	ldr	w2, [x0]
  403f40:	ldr	x0, [sp, #56]
  403f44:	add	x0, x0, #0x4
  403f48:	ldr	w0, [x0]
  403f4c:	mov	w3, w0
  403f50:	mov	w0, w4
  403f54:	bl	4023ac <sqrt@plt+0x96c>
  403f58:	b	4045e4 <sqrt@plt+0x2ba4>
  403f5c:	ldr	x0, [sp, #48]
  403f60:	ldr	w0, [x0, #8]
  403f64:	sub	w4, w0, #0x40
  403f68:	ldr	x0, [sp, #48]
  403f6c:	ldr	w0, [x0, #12]
  403f70:	sub	w1, w0, #0x40
  403f74:	ldr	x0, [sp, #56]
  403f78:	ldr	w2, [x0]
  403f7c:	ldr	x0, [sp, #56]
  403f80:	add	x0, x0, #0x4
  403f84:	ldr	w0, [x0]
  403f88:	mov	w3, w0
  403f8c:	mov	w0, w4
  403f90:	bl	401d94 <sqrt@plt+0x354>
  403f94:	ldr	x0, [sp, #56]
  403f98:	ldr	w1, [x0, #4]
  403f9c:	ldr	x0, [sp, #72]
  403fa0:	str	w1, [x0, #64]
  403fa4:	ldr	x0, [sp, #56]
  403fa8:	ldr	w1, [x0]
  403fac:	ldr	x0, [sp, #72]
  403fb0:	str	w1, [x0, #60]
  403fb4:	b	4045e4 <sqrt@plt+0x2ba4>
  403fb8:	bl	402548 <sqrt@plt+0xb08>
  403fbc:	cmp	w0, #0x0
  403fc0:	cset	w0, eq  // eq = none
  403fc4:	and	w0, w0, #0xff
  403fc8:	cmp	w0, #0x0
  403fcc:	b.eq	403fd8 <sqrt@plt+0x2598>  // b.none
  403fd0:	ldr	x0, [sp, #72]
  403fd4:	bl	403af8 <sqrt@plt+0x20b8>
  403fd8:	ldr	x0, [sp, #72]
  403fdc:	ldr	w0, [x0, #52]
  403fe0:	mov	w1, w0
  403fe4:	ldr	x0, [sp, #72]
  403fe8:	bl	405094 <sqrt@plt+0x3654>
  403fec:	ldr	x0, [sp, #48]
  403ff0:	ldr	w1, [x0, #8]
  403ff4:	ldr	x0, [sp, #48]
  403ff8:	ldr	w0, [x0, #12]
  403ffc:	ldr	x4, [sp, #56]
  404000:	ldr	w3, [sp, #64]
  404004:	mov	w2, w0
  404008:	ldr	x0, [sp, #72]
  40400c:	bl	405100 <sqrt@plt+0x36c0>
  404010:	b	4045e4 <sqrt@plt+0x2ba4>
  404014:	bl	402548 <sqrt@plt+0xb08>
  404018:	cmp	w0, #0x0
  40401c:	cset	w0, eq  // eq = none
  404020:	and	w0, w0, #0xff
  404024:	cmp	w0, #0x0
  404028:	b.eq	404034 <sqrt@plt+0x25f4>  // b.none
  40402c:	ldr	x0, [sp, #72]
  404030:	bl	403af8 <sqrt@plt+0x20b8>
  404034:	mov	w1, #0x0                   	// #0
  404038:	ldr	x0, [sp, #72]
  40403c:	bl	405094 <sqrt@plt+0x3654>
  404040:	ldr	x0, [sp, #48]
  404044:	ldr	w1, [x0, #8]
  404048:	ldr	x0, [sp, #48]
  40404c:	ldr	w0, [x0, #12]
  404050:	ldr	x4, [sp, #56]
  404054:	ldr	w3, [sp, #64]
  404058:	mov	w2, w0
  40405c:	ldr	x0, [sp, #72]
  404060:	bl	405100 <sqrt@plt+0x36c0>
  404064:	b	4045e4 <sqrt@plt+0x2ba4>
  404068:	bl	402548 <sqrt@plt+0xb08>
  40406c:	cmp	w0, #0x0
  404070:	cset	w0, eq  // eq = none
  404074:	and	w0, w0, #0xff
  404078:	cmp	w0, #0x0
  40407c:	b.eq	404088 <sqrt@plt+0x2648>  // b.none
  404080:	ldr	x0, [sp, #72]
  404084:	bl	403af8 <sqrt@plt+0x20b8>
  404088:	ldr	x0, [sp, #72]
  40408c:	ldr	w0, [x0, #52]
  404090:	mov	w1, w0
  404094:	ldr	x0, [sp, #72]
  404098:	bl	405094 <sqrt@plt+0x3654>
  40409c:	ldr	x0, [sp, #48]
  4040a0:	ldr	w1, [x0, #8]
  4040a4:	ldr	x0, [sp, #56]
  4040a8:	ldr	w0, [x0]
  4040ac:	lsr	w2, w0, #31
  4040b0:	add	w0, w2, w0
  4040b4:	asr	w0, w0, #1
  4040b8:	add	w3, w1, w0
  4040bc:	ldr	x0, [sp, #48]
  4040c0:	ldr	w4, [x0, #12]
  4040c4:	ldr	x0, [sp, #56]
  4040c8:	ldr	w0, [x0]
  4040cc:	lsr	w1, w0, #31
  4040d0:	add	w0, w1, w0
  4040d4:	asr	w0, w0, #1
  4040d8:	mov	w2, w0
  4040dc:	mov	w1, w4
  4040e0:	mov	w0, w3
  4040e4:	bl	402108 <sqrt@plt+0x6c8>
  4040e8:	b	4045e4 <sqrt@plt+0x2ba4>
  4040ec:	bl	402548 <sqrt@plt+0xb08>
  4040f0:	cmp	w0, #0x0
  4040f4:	cset	w0, eq  // eq = none
  4040f8:	and	w0, w0, #0xff
  4040fc:	cmp	w0, #0x0
  404100:	b.eq	40410c <sqrt@plt+0x26cc>  // b.none
  404104:	ldr	x0, [sp, #72]
  404108:	bl	403af8 <sqrt@plt+0x20b8>
  40410c:	mov	w1, #0x0                   	// #0
  404110:	ldr	x0, [sp, #72]
  404114:	bl	405094 <sqrt@plt+0x3654>
  404118:	ldr	x0, [sp, #48]
  40411c:	ldr	w1, [x0, #8]
  404120:	ldr	x0, [sp, #56]
  404124:	ldr	w0, [x0]
  404128:	lsr	w2, w0, #31
  40412c:	add	w0, w2, w0
  404130:	asr	w0, w0, #1
  404134:	add	w3, w1, w0
  404138:	ldr	x0, [sp, #48]
  40413c:	ldr	w4, [x0, #12]
  404140:	ldr	x0, [sp, #56]
  404144:	ldr	w0, [x0]
  404148:	lsr	w1, w0, #31
  40414c:	add	w0, w1, w0
  404150:	asr	w0, w0, #1
  404154:	mov	w2, w0
  404158:	mov	w1, w4
  40415c:	mov	w0, w3
  404160:	bl	402108 <sqrt@plt+0x6c8>
  404164:	b	4045e4 <sqrt@plt+0x2ba4>
  404168:	bl	402548 <sqrt@plt+0xb08>
  40416c:	cmp	w0, #0x0
  404170:	cset	w0, eq  // eq = none
  404174:	and	w0, w0, #0xff
  404178:	cmp	w0, #0x0
  40417c:	b.eq	404188 <sqrt@plt+0x2748>  // b.none
  404180:	ldr	x0, [sp, #72]
  404184:	bl	403af8 <sqrt@plt+0x20b8>
  404188:	ldr	x0, [sp, #72]
  40418c:	ldr	w0, [x0, #52]
  404190:	mov	w1, w0
  404194:	ldr	x0, [sp, #72]
  404198:	bl	405094 <sqrt@plt+0x3654>
  40419c:	ldr	x0, [sp, #48]
  4041a0:	ldr	w1, [x0, #8]
  4041a4:	ldr	x0, [sp, #56]
  4041a8:	ldr	w0, [x0]
  4041ac:	lsr	w2, w0, #31
  4041b0:	add	w0, w2, w0
  4041b4:	asr	w0, w0, #1
  4041b8:	add	w5, w1, w0
  4041bc:	ldr	x0, [sp, #48]
  4041c0:	ldr	w6, [x0, #12]
  4041c4:	ldr	x0, [sp, #56]
  4041c8:	ldr	w0, [x0]
  4041cc:	lsr	w1, w0, #31
  4041d0:	add	w0, w1, w0
  4041d4:	asr	w0, w0, #1
  4041d8:	mov	w2, w0
  4041dc:	ldr	x0, [sp, #56]
  4041e0:	add	x0, x0, #0x4
  4041e4:	ldr	w0, [x0]
  4041e8:	lsr	w1, w0, #31
  4041ec:	add	w0, w1, w0
  4041f0:	asr	w0, w0, #1
  4041f4:	mov	w4, #0x0                   	// #0
  4041f8:	mov	w3, w0
  4041fc:	mov	w1, w6
  404200:	mov	w0, w5
  404204:	bl	4022bc <sqrt@plt+0x87c>
  404208:	b	4045e4 <sqrt@plt+0x2ba4>
  40420c:	bl	402548 <sqrt@plt+0xb08>
  404210:	cmp	w0, #0x0
  404214:	cset	w0, eq  // eq = none
  404218:	and	w0, w0, #0xff
  40421c:	cmp	w0, #0x0
  404220:	b.eq	40422c <sqrt@plt+0x27ec>  // b.none
  404224:	ldr	x0, [sp, #72]
  404228:	bl	403af8 <sqrt@plt+0x20b8>
  40422c:	mov	w1, #0x0                   	// #0
  404230:	ldr	x0, [sp, #72]
  404234:	bl	405094 <sqrt@plt+0x3654>
  404238:	ldr	x0, [sp, #48]
  40423c:	ldr	w1, [x0, #8]
  404240:	ldr	x0, [sp, #56]
  404244:	ldr	w0, [x0]
  404248:	lsr	w2, w0, #31
  40424c:	add	w0, w2, w0
  404250:	asr	w0, w0, #1
  404254:	add	w5, w1, w0
  404258:	ldr	x0, [sp, #48]
  40425c:	ldr	w6, [x0, #12]
  404260:	ldr	x0, [sp, #56]
  404264:	ldr	w0, [x0]
  404268:	lsr	w1, w0, #31
  40426c:	add	w0, w1, w0
  404270:	asr	w0, w0, #1
  404274:	mov	w2, w0
  404278:	ldr	x0, [sp, #56]
  40427c:	add	x0, x0, #0x4
  404280:	ldr	w0, [x0]
  404284:	lsr	w1, w0, #31
  404288:	add	w0, w1, w0
  40428c:	asr	w0, w0, #1
  404290:	mov	w4, #0x0                   	// #0
  404294:	mov	w3, w0
  404298:	mov	w1, w6
  40429c:	mov	w0, w5
  4042a0:	bl	4022bc <sqrt@plt+0x87c>
  4042a4:	b	4045e4 <sqrt@plt+0x2ba4>
  4042a8:	bl	402548 <sqrt@plt+0xb08>
  4042ac:	cmp	w0, #0x0
  4042b0:	cset	w0, eq  // eq = none
  4042b4:	and	w0, w0, #0xff
  4042b8:	cmp	w0, #0x0
  4042bc:	b.eq	4042c8 <sqrt@plt+0x2888>  // b.none
  4042c0:	ldr	x0, [sp, #72]
  4042c4:	bl	403af8 <sqrt@plt+0x20b8>
  4042c8:	mov	w1, #0x0                   	// #0
  4042cc:	ldr	x0, [sp, #72]
  4042d0:	bl	405094 <sqrt@plt+0x3654>
  4042d4:	ldr	x0, [sp, #48]
  4042d8:	ldr	w1, [x0, #8]
  4042dc:	ldr	x0, [sp, #56]
  4042e0:	ldr	w0, [x0]
  4042e4:	add	w19, w1, w0
  4042e8:	ldr	x0, [sp, #48]
  4042ec:	ldr	w1, [x0, #12]
  4042f0:	ldr	x0, [sp, #56]
  4042f4:	add	x0, x0, #0x4
  4042f8:	ldr	w0, [x0]
  4042fc:	add	w20, w1, w0
  404300:	ldr	x0, [sp, #56]
  404304:	ldr	w1, [x0]
  404308:	ldr	x0, [sp, #56]
  40430c:	ldr	w0, [x0]
  404310:	mul	w1, w1, w0
  404314:	ldr	x0, [sp, #56]
  404318:	add	x0, x0, #0x4
  40431c:	ldr	w2, [x0]
  404320:	ldr	x0, [sp, #56]
  404324:	add	x0, x0, #0x4
  404328:	ldr	w0, [x0]
  40432c:	mul	w0, w2, w0
  404330:	add	w0, w1, w0
  404334:	scvtf	d0, w0
  404338:	bl	401a40 <sqrt@plt>
  40433c:	fcvtzs	w1, d0
  404340:	ldr	x0, [sp, #56]
  404344:	add	x0, x0, #0x8
  404348:	ldr	w2, [x0]
  40434c:	ldr	x0, [sp, #56]
  404350:	add	x0, x0, #0xc
  404354:	ldr	w3, [x0]
  404358:	ldr	x0, [sp, #56]
  40435c:	ldr	w0, [x0]
  404360:	neg	w4, w0
  404364:	ldr	x0, [sp, #56]
  404368:	add	x0, x0, #0x4
  40436c:	ldr	w0, [x0]
  404370:	neg	w5, w0
  404374:	mov	w0, #0x2                   	// #2
  404378:	str	w0, [sp]
  40437c:	mov	w7, #0x1                   	// #1
  404380:	mov	w6, w5
  404384:	mov	w5, w4
  404388:	mov	w4, w3
  40438c:	mov	w3, w2
  404390:	mov	w2, w1
  404394:	mov	w1, w20
  404398:	mov	w0, w19
  40439c:	bl	402180 <sqrt@plt+0x740>
  4043a0:	b	4045e4 <sqrt@plt+0x2ba4>
  4043a4:	bl	402548 <sqrt@plt+0xb08>
  4043a8:	cmp	w0, #0x0
  4043ac:	cset	w0, eq  // eq = none
  4043b0:	and	w0, w0, #0xff
  4043b4:	cmp	w0, #0x0
  4043b8:	b.eq	4043c4 <sqrt@plt+0x2984>  // b.none
  4043bc:	ldr	x0, [sp, #72]
  4043c0:	bl	403af8 <sqrt@plt+0x20b8>
  4043c4:	mov	w1, #0x0                   	// #0
  4043c8:	ldr	x0, [sp, #72]
  4043cc:	bl	405094 <sqrt@plt+0x3654>
  4043d0:	ldr	w0, [sp, #64]
  4043d4:	lsr	w1, w0, #31
  4043d8:	add	w0, w1, w0
  4043dc:	asr	w0, w0, #1
  4043e0:	mov	w4, w0
  4043e4:	ldr	x0, [sp, #48]
  4043e8:	ldr	w1, [x0, #8]
  4043ec:	ldr	x0, [sp, #48]
  4043f0:	ldr	w0, [x0, #12]
  4043f4:	ldr	x3, [sp, #56]
  4043f8:	mov	w2, w0
  4043fc:	mov	w0, w4
  404400:	bl	402b60 <sqrt@plt+0x1120>
  404404:	b	4045e4 <sqrt@plt+0x2ba4>
  404408:	ldr	w0, [sp, #64]
  40440c:	cmp	w0, #0x1
  404410:	b.eq	404448 <sqrt@plt+0x2a08>  // b.none
  404414:	ldr	w0, [sp, #64]
  404418:	cmp	w0, #0x2
  40441c:	b.eq	404448 <sqrt@plt+0x2a08>  // b.none
  404420:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  404424:	add	x3, x0, #0x0
  404428:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40442c:	add	x2, x0, #0x0
  404430:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  404434:	add	x1, x0, #0x0
  404438:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  40443c:	add	x0, x0, #0xc10
  404440:	bl	40b5a0 <sqrt@plt+0x9b60>
  404444:	b	4045e4 <sqrt@plt+0x2ba4>
  404448:	ldr	x0, [sp, #56]
  40444c:	ldr	w0, [x0]
  404450:	cmp	w0, #0x1
  404454:	b.eq	404468 <sqrt@plt+0x2a28>  // b.none
  404458:	ldr	x0, [sp, #56]
  40445c:	ldr	w0, [x0]
  404460:	cmp	w0, #0x3e7
  404464:	b.le	404478 <sqrt@plt+0x2a38>
  404468:	ldr	x0, [sp, #72]
  40446c:	mov	w1, #0x1                   	// #1
  404470:	str	w1, [x0, #52]
  404474:	b	4045e4 <sqrt@plt+0x2ba4>
  404478:	ldr	x0, [sp, #56]
  40447c:	ldr	w0, [x0]
  404480:	cmp	w0, #0x0
  404484:	b.ne	404494 <sqrt@plt+0x2a54>  // b.any
  404488:	ldr	x0, [sp, #72]
  40448c:	str	wzr, [x0, #52]
  404490:	b	4045e4 <sqrt@plt+0x2ba4>
  404494:	ldr	x0, [sp, #56]
  404498:	ldr	w0, [x0]
  40449c:	cmp	w0, #0x1
  4044a0:	b.le	4045e0 <sqrt@plt+0x2ba0>
  4044a4:	ldr	x0, [sp, #56]
  4044a8:	ldr	w0, [x0]
  4044ac:	cmp	w0, #0x3e7
  4044b0:	b.gt	4045e0 <sqrt@plt+0x2ba0>
  4044b4:	ldr	x0, [sp, #56]
  4044b8:	ldr	w0, [x0]
  4044bc:	cmp	w0, #0x3dd
  4044c0:	b.le	4044d4 <sqrt@plt+0x2a94>
  4044c4:	ldr	x0, [sp, #72]
  4044c8:	mov	w1, #0xffffffe9            	// #-23
  4044cc:	str	w1, [x0, #52]
  4044d0:	b	4045e0 <sqrt@plt+0x2ba0>
  4044d4:	ldr	x0, [sp, #56]
  4044d8:	ldr	w0, [x0]
  4044dc:	cmp	w0, #0x2bb
  4044e0:	b.le	4044f4 <sqrt@plt+0x2ab4>
  4044e4:	ldr	x0, [sp, #72]
  4044e8:	mov	w1, #0xffffffe4            	// #-28
  4044ec:	str	w1, [x0, #52]
  4044f0:	b	4045e0 <sqrt@plt+0x2ba0>
  4044f4:	ldr	x0, [sp, #56]
  4044f8:	ldr	w0, [x0]
  4044fc:	cmp	w0, #0x1f3
  404500:	b.le	404514 <sqrt@plt+0x2ad4>
  404504:	ldr	x0, [sp, #72]
  404508:	mov	w1, #0xffffffe5            	// #-27
  40450c:	str	w1, [x0, #52]
  404510:	b	4045e0 <sqrt@plt+0x2ba0>
  404514:	ldr	x0, [sp, #56]
  404518:	ldr	w0, [x0]
  40451c:	cmp	w0, #0x18f
  404520:	b.le	404534 <sqrt@plt+0x2af4>
  404524:	ldr	x0, [sp, #72]
  404528:	mov	w1, #0xffffffe6            	// #-26
  40452c:	str	w1, [x0, #52]
  404530:	b	4045e0 <sqrt@plt+0x2ba0>
  404534:	ldr	x0, [sp, #56]
  404538:	ldr	w0, [x0]
  40453c:	cmp	w0, #0x12b
  404540:	b.le	404554 <sqrt@plt+0x2b14>
  404544:	ldr	x0, [sp, #72]
  404548:	mov	w1, #0xffffffe7            	// #-25
  40454c:	str	w1, [x0, #52]
  404550:	b	4045e0 <sqrt@plt+0x2ba0>
  404554:	ldr	x0, [sp, #56]
  404558:	ldr	w0, [x0]
  40455c:	cmp	w0, #0xc7
  404560:	b.le	404574 <sqrt@plt+0x2b34>
  404564:	ldr	x0, [sp, #72]
  404568:	mov	w1, #0xffffffea            	// #-22
  40456c:	str	w1, [x0, #52]
  404570:	b	4045e0 <sqrt@plt+0x2ba0>
  404574:	ldr	x0, [sp, #56]
  404578:	ldr	w0, [x0]
  40457c:	cmp	w0, #0x63
  404580:	b.le	404594 <sqrt@plt+0x2b54>
  404584:	ldr	x0, [sp, #72]
  404588:	mov	w1, #0xffffffe8            	// #-24
  40458c:	str	w1, [x0, #52]
  404590:	b	4045e0 <sqrt@plt+0x2ba0>
  404594:	ldr	x0, [sp, #72]
  404598:	mov	w1, #0xffffffeb            	// #-21
  40459c:	str	w1, [x0, #52]
  4045a0:	b	4045e0 <sqrt@plt+0x2ba0>
  4045a4:	ldr	w0, [sp, #68]
  4045a8:	and	w1, w0, #0xff
  4045ac:	add	x0, sp, #0x50
  4045b0:	bl	40aed4 <sqrt@plt+0x9494>
  4045b4:	add	x1, sp, #0x50
  4045b8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4045bc:	add	x3, x0, #0x0
  4045c0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4045c4:	add	x2, x0, #0x0
  4045c8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  4045cc:	add	x0, x0, #0xc30
  4045d0:	bl	40b5a0 <sqrt@plt+0x9b60>
  4045d4:	b	4045e4 <sqrt@plt+0x2ba4>
  4045d8:	nop
  4045dc:	b	4045e4 <sqrt@plt+0x2ba4>
  4045e0:	nop
  4045e4:	nop
  4045e8:	ldp	x19, x20, [sp, #32]
  4045ec:	ldp	x29, x30, [sp, #16]
  4045f0:	add	sp, sp, #0x60
  4045f4:	ret
  4045f8:	stp	x29, x30, [sp, #-32]!
  4045fc:	mov	x29, sp
  404600:	str	x0, [sp, #24]
  404604:	str	x1, [sp, #16]
  404608:	ldr	x0, [sp, #16]
  40460c:	bl	402f88 <sqrt@plt+0x1548>
  404610:	ldp	x29, x30, [sp], #32
  404614:	ret
  404618:	stp	x29, x30, [sp, #-32]!
  40461c:	mov	x29, sp
  404620:	stp	x19, x20, [sp, #16]
  404624:	mov	x0, #0x70                  	// #112
  404628:	bl	413cf0 <_Znwm@@Base>
  40462c:	mov	x19, x0
  404630:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  404634:	add	x0, x0, #0x4c4
  404638:	ldr	w1, [x0]
  40463c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404640:	add	x0, x0, #0x370
  404644:	ldr	d0, [x0]
  404648:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40464c:	add	x0, x0, #0x368
  404650:	ldr	d1, [x0]
  404654:	mov	x0, x19
  404658:	bl	403164 <sqrt@plt+0x1724>
  40465c:	mov	x0, x19
  404660:	b	40467c <sqrt@plt+0x2c3c>
  404664:	mov	x20, x0
  404668:	mov	x1, #0x70                  	// #112
  40466c:	mov	x0, x19
  404670:	bl	413dac <_ZdlPvm@@Base>
  404674:	mov	x0, x20
  404678:	bl	4019d0 <_Unwind_Resume@plt>
  40467c:	ldp	x19, x20, [sp, #16]
  404680:	ldp	x29, x30, [sp], #32
  404684:	ret
  404688:	stp	x29, x30, [sp, #-48]!
  40468c:	mov	x29, sp
  404690:	str	x0, [sp, #24]
  404694:	str	wzr, [sp, #44]
  404698:	ldr	w0, [sp, #44]
  40469c:	cmp	w0, #0x3
  4046a0:	b.hi	4046f8 <sqrt@plt+0x2cb8>  // b.pmore
  4046a4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4046a8:	add	x1, x0, #0x4d8
  4046ac:	ldr	w0, [sp, #44]
  4046b0:	lsl	x0, x0, #4
  4046b4:	add	x0, x1, x0
  4046b8:	ldr	x0, [x0]
  4046bc:	ldr	x1, [sp, #24]
  4046c0:	bl	401980 <strcasecmp@plt>
  4046c4:	cmp	w0, #0x0
  4046c8:	b.ne	4046e8 <sqrt@plt+0x2ca8>  // b.any
  4046cc:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4046d0:	add	x1, x0, #0x4d8
  4046d4:	ldr	w0, [sp, #44]
  4046d8:	lsl	x0, x0, #4
  4046dc:	add	x0, x1, x0
  4046e0:	ldr	w0, [x0, #8]
  4046e4:	b	4046fc <sqrt@plt+0x2cbc>
  4046e8:	ldr	w0, [sp, #44]
  4046ec:	add	w0, w0, #0x1
  4046f0:	str	w0, [sp, #44]
  4046f4:	b	404698 <sqrt@plt+0x2c58>
  4046f8:	mov	w0, #0x52                  	// #82
  4046fc:	ldp	x29, x30, [sp], #48
  404700:	ret
  404704:	stp	x29, x30, [sp, #-48]!
  404708:	mov	x29, sp
  40470c:	str	x0, [sp, #40]
  404710:	str	x1, [sp, #32]
  404714:	str	x2, [sp, #24]
  404718:	str	w3, [sp, #20]
  40471c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  404720:	add	x1, x0, #0xc80
  404724:	ldr	x0, [sp, #40]
  404728:	bl	401980 <strcasecmp@plt>
  40472c:	cmp	w0, #0x0
  404730:	b.ne	40480c <sqrt@plt+0x2dcc>  // b.any
  404734:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  404738:	add	x0, x0, #0x4c8
  40473c:	ldr	w0, [x0]
  404740:	cmp	w0, #0x0
  404744:	b.gt	404808 <sqrt@plt+0x2dc8>
  404748:	ldr	x0, [sp, #32]
  40474c:	cmp	x0, #0x0
  404750:	b.ne	404784 <sqrt@plt+0x2d44>  // b.any
  404754:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  404758:	add	x5, x0, #0x0
  40475c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  404760:	add	x4, x0, #0x0
  404764:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  404768:	add	x3, x0, #0x0
  40476c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  404770:	add	x2, x0, #0xc90
  404774:	ldr	w1, [sp, #20]
  404778:	ldr	x0, [sp, #24]
  40477c:	bl	40b654 <sqrt@plt+0x9c14>
  404780:	b	40480c <sqrt@plt+0x2dcc>
  404784:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  404788:	add	x1, x0, #0xcc0
  40478c:	ldr	x0, [sp, #32]
  404790:	bl	401980 <strcasecmp@plt>
  404794:	cmp	w0, #0x0
  404798:	b.ne	4047ac <sqrt@plt+0x2d6c>  // b.any
  40479c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4047a0:	add	x0, x0, #0x4c8
  4047a4:	str	wzr, [x0]
  4047a8:	b	40480c <sqrt@plt+0x2dcc>
  4047ac:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  4047b0:	add	x1, x0, #0xcd0
  4047b4:	ldr	x0, [sp, #32]
  4047b8:	bl	401980 <strcasecmp@plt>
  4047bc:	cmp	w0, #0x0
  4047c0:	b.ne	4047d8 <sqrt@plt+0x2d98>  // b.any
  4047c4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4047c8:	add	x0, x0, #0x4c8
  4047cc:	mov	w1, #0x1                   	// #1
  4047d0:	str	w1, [x0]
  4047d4:	b	40480c <sqrt@plt+0x2dcc>
  4047d8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4047dc:	add	x5, x0, #0x0
  4047e0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4047e4:	add	x4, x0, #0x0
  4047e8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4047ec:	add	x3, x0, #0x0
  4047f0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  4047f4:	add	x2, x0, #0xce0
  4047f8:	ldr	w1, [sp, #20]
  4047fc:	ldr	x0, [sp, #24]
  404800:	bl	40b654 <sqrt@plt+0x9c14>
  404804:	b	40480c <sqrt@plt+0x2dcc>
  404808:	nop
  40480c:	ldp	x29, x30, [sp], #48
  404810:	ret
  404814:	stp	x29, x30, [sp, #-32]!
  404818:	mov	x29, sp
  40481c:	str	x0, [sp, #24]
  404820:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  404824:	add	x0, x0, #0x528
  404828:	ldr	x0, [x0]
  40482c:	mov	x2, x0
  404830:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  404834:	add	x1, x0, #0xd50
  404838:	ldr	x0, [sp, #24]
  40483c:	bl	4016f0 <fprintf@plt>
  404840:	nop
  404844:	ldp	x29, x30, [sp], #32
  404848:	ret
  40484c:	stp	x29, x30, [sp, #-128]!
  404850:	mov	x29, sp
  404854:	str	w0, [sp, #28]
  404858:	str	x1, [sp, #16]
  40485c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  404860:	add	x0, x0, #0x528
  404864:	ldr	x0, [x0]
  404868:	cmp	x0, #0x0
  40486c:	b.ne	40488c <sqrt@plt+0x2e4c>  // b.any
  404870:	ldr	x0, [sp, #16]
  404874:	ldr	x0, [x0]
  404878:	bl	414d24 <_ZdlPvm@@Base+0xf78>
  40487c:	mov	x1, x0
  404880:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  404884:	add	x0, x0, #0x528
  404888:	str	x1, [x0]
  40488c:	adrp	x0, 404000 <sqrt@plt+0x25c0>
  404890:	add	x0, x0, #0x704
  404894:	bl	40ff24 <sqrt@plt+0xe4e4>
  404898:	str	wzr, [sp, #124]
  40489c:	str	wzr, [sp, #68]
  4048a0:	ldr	w0, [sp, #124]
  4048a4:	cmp	w0, #0x0
  4048a8:	b.lt	404cf4 <sqrt@plt+0x32b4>  // b.tstop
  4048ac:	add	x0, sp, #0x44
  4048b0:	mov	x4, x0
  4048b4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4048b8:	add	x3, x0, #0x518
  4048bc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  4048c0:	add	x2, x0, #0xe60
  4048c4:	ldr	x1, [sp, #16]
  4048c8:	ldr	w0, [sp, #28]
  4048cc:	bl	4119f0 <sqrt@plt+0xffb0>
  4048d0:	str	w0, [sp, #124]
  4048d4:	ldr	w0, [sp, #124]
  4048d8:	cmp	w0, #0x77
  4048dc:	b.eq	404bf4 <sqrt@plt+0x31b4>  // b.none
  4048e0:	ldr	w0, [sp, #124]
  4048e4:	cmp	w0, #0x77
  4048e8:	b.gt	4048a0 <sqrt@plt+0x2e60>
  4048ec:	ldr	w0, [sp, #124]
  4048f0:	cmp	w0, #0x76
  4048f4:	b.eq	404a64 <sqrt@plt+0x3024>  // b.none
  4048f8:	ldr	w0, [sp, #124]
  4048fc:	cmp	w0, #0x76
  404900:	b.gt	4048a0 <sqrt@plt+0x2e60>
  404904:	ldr	w0, [sp, #124]
  404908:	cmp	w0, #0x70
  40490c:	b.eq	4049c0 <sqrt@plt+0x2f80>  // b.none
  404910:	ldr	w0, [sp, #124]
  404914:	cmp	w0, #0x70
  404918:	b.gt	4048a0 <sqrt@plt+0x2e60>
  40491c:	ldr	w0, [sp, #124]
  404920:	cmp	w0, #0x6f
  404924:	b.eq	404a88 <sqrt@plt+0x3048>  // b.none
  404928:	ldr	w0, [sp, #124]
  40492c:	cmp	w0, #0x6f
  404930:	b.gt	4048a0 <sqrt@plt+0x2e60>
  404934:	ldr	w0, [sp, #124]
  404938:	cmp	w0, #0x6c
  40493c:	b.eq	404a50 <sqrt@plt+0x3010>  // b.none
  404940:	ldr	w0, [sp, #124]
  404944:	cmp	w0, #0x6c
  404948:	b.gt	4048a0 <sqrt@plt+0x2e60>
  40494c:	ldr	w0, [sp, #124]
  404950:	cmp	w0, #0x68
  404954:	b.eq	404cbc <sqrt@plt+0x327c>  // b.none
  404958:	ldr	w0, [sp, #124]
  40495c:	cmp	w0, #0x68
  404960:	b.gt	4048a0 <sqrt@plt+0x2e60>
  404964:	ldr	w0, [sp, #124]
  404968:	cmp	w0, #0x63
  40496c:	b.eq	404b2c <sqrt@plt+0x30ec>  // b.none
  404970:	ldr	w0, [sp, #124]
  404974:	cmp	w0, #0x63
  404978:	b.gt	4048a0 <sqrt@plt+0x2e60>
  40497c:	ldr	w0, [sp, #124]
  404980:	cmp	w0, #0x49
  404984:	b.eq	404cec <sqrt@plt+0x32ac>  // b.none
  404988:	ldr	w0, [sp, #124]
  40498c:	cmp	w0, #0x49
  404990:	b.gt	4048a0 <sqrt@plt+0x2e60>
  404994:	ldr	w0, [sp, #124]
  404998:	cmp	w0, #0x3f
  40499c:	b.eq	404cd4 <sqrt@plt+0x3294>  // b.none
  4049a0:	ldr	w0, [sp, #124]
  4049a4:	cmp	w0, #0x46
  4049a8:	b.ne	4048a0 <sqrt@plt+0x2e60>  // b.any
  4049ac:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  4049b0:	add	x0, x0, #0x570
  4049b4:	ldr	x0, [x0]
  4049b8:	bl	410140 <sqrt@plt+0xe700>
  4049bc:	b	404cf0 <sqrt@plt+0x32b0>
  4049c0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  4049c4:	add	x0, x0, #0x570
  4049c8:	ldr	x4, [x0]
  4049cc:	add	x1, sp, #0x38
  4049d0:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4049d4:	add	x3, x0, #0x370
  4049d8:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4049dc:	add	x2, x0, #0x368
  4049e0:	mov	x0, x4
  4049e4:	bl	40dd8c <sqrt@plt+0xc34c>
  4049e8:	cmp	w0, #0x0
  4049ec:	cset	w0, eq  // eq = none
  4049f0:	and	w0, w0, #0xff
  4049f4:	cmp	w0, #0x0
  4049f8:	b.eq	404a34 <sqrt@plt+0x2ff4>  // b.none
  4049fc:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  404a00:	add	x0, x0, #0x570
  404a04:	ldr	x1, [x0]
  404a08:	add	x0, sp, #0x48
  404a0c:	bl	40ae10 <sqrt@plt+0x93d0>
  404a10:	add	x1, sp, #0x48
  404a14:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  404a18:	add	x3, x0, #0x0
  404a1c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  404a20:	add	x2, x0, #0x0
  404a24:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  404a28:	add	x0, x0, #0xe70
  404a2c:	bl	40b5a0 <sqrt@plt+0x9b60>
  404a30:	b	404cf0 <sqrt@plt+0x32b0>
  404a34:	ldr	x0, [sp, #56]
  404a38:	bl	404688 <sqrt@plt+0x2c48>
  404a3c:	mov	w1, w0
  404a40:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  404a44:	add	x0, x0, #0x4c4
  404a48:	str	w1, [x0]
  404a4c:	b	404cf0 <sqrt@plt+0x32b0>
  404a50:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  404a54:	add	x0, x0, #0x4c8
  404a58:	mov	w1, #0x1                   	// #1
  404a5c:	str	w1, [x0]
  404a60:	b	404cf0 <sqrt@plt+0x32b0>
  404a64:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404a68:	add	x0, x0, #0x308
  404a6c:	ldr	x0, [x0]
  404a70:	mov	x1, x0
  404a74:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  404a78:	add	x0, x0, #0xe90
  404a7c:	bl	401a20 <printf@plt>
  404a80:	mov	w0, #0x0                   	// #0
  404a84:	bl	4019b0 <exit@plt>
  404a88:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  404a8c:	add	x0, x0, #0x570
  404a90:	ldr	x2, [x0]
  404a94:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  404a98:	add	x1, x0, #0xcc0
  404a9c:	mov	x0, x2
  404aa0:	bl	401980 <strcasecmp@plt>
  404aa4:	cmp	w0, #0x0
  404aa8:	b.ne	404abc <sqrt@plt+0x307c>  // b.any
  404aac:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  404ab0:	add	x0, x0, #0x4c8
  404ab4:	str	wzr, [x0]
  404ab8:	b	404cf0 <sqrt@plt+0x32b0>
  404abc:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  404ac0:	add	x0, x0, #0x570
  404ac4:	ldr	x2, [x0]
  404ac8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  404acc:	add	x1, x0, #0xcd0
  404ad0:	mov	x0, x2
  404ad4:	bl	401980 <strcasecmp@plt>
  404ad8:	cmp	w0, #0x0
  404adc:	b.ne	404af4 <sqrt@plt+0x30b4>  // b.any
  404ae0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  404ae4:	add	x0, x0, #0x4c8
  404ae8:	mov	w1, #0x1                   	// #1
  404aec:	str	w1, [x0]
  404af0:	b	404cf0 <sqrt@plt+0x32b0>
  404af4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  404af8:	add	x0, x0, #0x570
  404afc:	ldr	x1, [x0]
  404b00:	add	x0, sp, #0x58
  404b04:	bl	40ae10 <sqrt@plt+0x93d0>
  404b08:	add	x1, sp, #0x58
  404b0c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  404b10:	add	x3, x0, #0x0
  404b14:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  404b18:	add	x2, x0, #0x0
  404b1c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  404b20:	add	x0, x0, #0xeb0
  404b24:	bl	40b5a0 <sqrt@plt+0x9b60>
  404b28:	b	404cf0 <sqrt@plt+0x32b0>
  404b2c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  404b30:	add	x0, x0, #0x570
  404b34:	ldr	x0, [x0]
  404b38:	add	x1, sp, #0x30
  404b3c:	mov	w2, #0xa                   	// #10
  404b40:	bl	401750 <strtol@plt>
  404b44:	str	x0, [sp, #104]
  404b48:	ldr	x0, [sp, #104]
  404b4c:	cmp	x0, #0x0
  404b50:	b.gt	404b94 <sqrt@plt+0x3154>
  404b54:	ldr	x1, [sp, #48]
  404b58:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  404b5c:	add	x0, x0, #0x570
  404b60:	ldr	x0, [x0]
  404b64:	cmp	x1, x0
  404b68:	b.ne	404b94 <sqrt@plt+0x3154>  // b.any
  404b6c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  404b70:	add	x3, x0, #0x0
  404b74:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  404b78:	add	x2, x0, #0x0
  404b7c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  404b80:	add	x1, x0, #0x0
  404b84:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  404b88:	add	x0, x0, #0xed0
  404b8c:	bl	40b5a0 <sqrt@plt+0x9b60>
  404b90:	b	404bf0 <sqrt@plt+0x31b0>
  404b94:	ldr	x0, [sp, #104]
  404b98:	cmp	x0, #0x0
  404b9c:	b.le	404bb0 <sqrt@plt+0x3170>
  404ba0:	ldr	x1, [sp, #104]
  404ba4:	mov	x0, #0x7fff                	// #32767
  404ba8:	cmp	x1, x0
  404bac:	b.le	404bd8 <sqrt@plt+0x3198>
  404bb0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  404bb4:	add	x3, x0, #0x0
  404bb8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  404bbc:	add	x2, x0, #0x0
  404bc0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  404bc4:	add	x1, x0, #0x0
  404bc8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  404bcc:	add	x0, x0, #0xf00
  404bd0:	bl	40b5a0 <sqrt@plt+0x9b60>
  404bd4:	b	404bf0 <sqrt@plt+0x31b0>
  404bd8:	ldr	x0, [sp, #104]
  404bdc:	mov	w1, w0
  404be0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  404be4:	add	x0, x0, #0x4cc
  404be8:	str	w1, [x0]
  404bec:	b	404cf0 <sqrt@plt+0x32b0>
  404bf0:	b	404cf0 <sqrt@plt+0x32b0>
  404bf4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  404bf8:	add	x0, x0, #0x570
  404bfc:	ldr	x0, [x0]
  404c00:	add	x1, sp, #0x28
  404c04:	mov	w2, #0xa                   	// #10
  404c08:	bl	401750 <strtol@plt>
  404c0c:	str	x0, [sp, #112]
  404c10:	ldr	x0, [sp, #112]
  404c14:	cmp	x0, #0x0
  404c18:	b.ne	404c5c <sqrt@plt+0x321c>  // b.any
  404c1c:	ldr	x1, [sp, #40]
  404c20:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  404c24:	add	x0, x0, #0x570
  404c28:	ldr	x0, [x0]
  404c2c:	cmp	x1, x0
  404c30:	b.ne	404c5c <sqrt@plt+0x321c>  // b.any
  404c34:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  404c38:	add	x3, x0, #0x0
  404c3c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  404c40:	add	x2, x0, #0x0
  404c44:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  404c48:	add	x1, x0, #0x0
  404c4c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  404c50:	add	x0, x0, #0xf20
  404c54:	bl	40b5a0 <sqrt@plt+0x9b60>
  404c58:	b	404cb8 <sqrt@plt+0x3278>
  404c5c:	ldr	x0, [sp, #112]
  404c60:	cmp	x0, #0x0
  404c64:	b.lt	404c78 <sqrt@plt+0x3238>  // b.tstop
  404c68:	ldr	x1, [sp, #112]
  404c6c:	mov	x0, #0x7fffffff            	// #2147483647
  404c70:	cmp	x1, x0
  404c74:	b.le	404ca0 <sqrt@plt+0x3260>
  404c78:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  404c7c:	add	x3, x0, #0x0
  404c80:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  404c84:	add	x2, x0, #0x0
  404c88:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  404c8c:	add	x1, x0, #0x0
  404c90:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  404c94:	add	x0, x0, #0xf50
  404c98:	bl	40b5a0 <sqrt@plt+0x9b60>
  404c9c:	b	404cb8 <sqrt@plt+0x3278>
  404ca0:	ldr	x0, [sp, #112]
  404ca4:	mov	w1, w0
  404ca8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  404cac:	add	x0, x0, #0x4d0
  404cb0:	str	w1, [x0]
  404cb4:	b	404cf0 <sqrt@plt+0x32b0>
  404cb8:	b	404cf0 <sqrt@plt+0x32b0>
  404cbc:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404cc0:	add	x0, x0, #0x318
  404cc4:	ldr	x0, [x0]
  404cc8:	bl	404814 <sqrt@plt+0x2dd4>
  404ccc:	mov	w0, #0x0                   	// #0
  404cd0:	bl	4019b0 <exit@plt>
  404cd4:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404cd8:	add	x0, x0, #0x320
  404cdc:	ldr	x0, [x0]
  404ce0:	bl	404814 <sqrt@plt+0x2dd4>
  404ce4:	mov	w0, #0x1                   	// #1
  404ce8:	bl	4019b0 <exit@plt>
  404cec:	nop
  404cf0:	b	4048a0 <sqrt@plt+0x2e60>
  404cf4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  404cf8:	add	x0, x0, #0x6ec
  404cfc:	ldr	w0, [x0]
  404d00:	ldr	w1, [sp, #28]
  404d04:	cmp	w1, w0
  404d08:	b.gt	404d18 <sqrt@plt+0x32d8>
  404d0c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  404d10:	add	x0, x0, #0xf70
  404d14:	bl	4073dc <sqrt@plt+0x599c>
  404d18:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  404d1c:	add	x0, x0, #0x6ec
  404d20:	ldr	w0, [x0]
  404d24:	ldr	w1, [sp, #28]
  404d28:	cmp	w1, w0
  404d2c:	b.le	404d68 <sqrt@plt+0x3328>
  404d30:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  404d34:	add	x0, x0, #0x6ec
  404d38:	ldr	w0, [x0]
  404d3c:	add	w2, w0, #0x1
  404d40:	adrp	x1, 42d000 <_Znam@GLIBCXX_3.4>
  404d44:	add	x1, x1, #0x6ec
  404d48:	str	w2, [x1]
  404d4c:	sxtw	x0, w0
  404d50:	lsl	x0, x0, #3
  404d54:	ldr	x1, [sp, #16]
  404d58:	add	x0, x1, x0
  404d5c:	ldr	x0, [x0]
  404d60:	bl	4073dc <sqrt@plt+0x599c>
  404d64:	b	404d18 <sqrt@plt+0x32d8>
  404d68:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404d6c:	add	x0, x0, #0x330
  404d70:	ldr	x0, [x0]
  404d74:	cmp	x0, #0x0
  404d78:	b.eq	404d88 <sqrt@plt+0x3348>  // b.none
  404d7c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  404d80:	add	x0, x0, #0xac8
  404d84:	bl	401cf0 <sqrt@plt+0x2b0>
  404d88:	mov	w0, #0x0                   	// #0
  404d8c:	ldp	x29, x30, [sp], #128
  404d90:	ret
  404d94:	stp	x29, x30, [sp, #-32]!
  404d98:	mov	x29, sp
  404d9c:	str	w0, [sp, #28]
  404da0:	str	w1, [sp, #24]
  404da4:	ldr	w0, [sp, #28]
  404da8:	cmp	w0, #0x1
  404dac:	b.ne	404dcc <sqrt@plt+0x338c>  // b.any
  404db0:	ldr	w1, [sp, #24]
  404db4:	mov	w0, #0xffff                	// #65535
  404db8:	cmp	w1, w0
  404dbc:	b.ne	404dcc <sqrt@plt+0x338c>  // b.any
  404dc0:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404dc4:	add	x0, x0, #0x360
  404dc8:	bl	414014 <_ZdlPvm@@Base+0x268>
  404dcc:	nop
  404dd0:	ldp	x29, x30, [sp], #32
  404dd4:	ret
  404dd8:	stp	x29, x30, [sp, #-16]!
  404ddc:	mov	x29, sp
  404de0:	mov	w1, #0xffff                	// #65535
  404de4:	mov	w0, #0x1                   	// #1
  404de8:	bl	404d94 <sqrt@plt+0x3354>
  404dec:	ldp	x29, x30, [sp], #16
  404df0:	ret
  404df4:	stp	x29, x30, [sp, #-112]!
  404df8:	mov	x29, sp
  404dfc:	stp	x19, x20, [sp, #16]
  404e00:	stp	x21, x22, [sp, #32]
  404e04:	str	w0, [sp, #60]
  404e08:	str	w1, [sp, #56]
  404e0c:	str	w2, [sp, #52]
  404e10:	add	x0, sp, #0x68
  404e14:	mov	x1, x0
  404e18:	ldr	w0, [sp, #60]
  404e1c:	bl	401e30 <sqrt@plt+0x3f0>
  404e20:	mov	x19, x0
  404e24:	add	x0, sp, #0x60
  404e28:	mov	x1, x0
  404e2c:	ldr	w0, [sp, #56]
  404e30:	bl	401e30 <sqrt@plt+0x3f0>
  404e34:	mov	x20, x0
  404e38:	add	x0, sp, #0x58
  404e3c:	mov	x1, x0
  404e40:	mov	w0, #0x0                   	// #0
  404e44:	bl	401e30 <sqrt@plt+0x3f0>
  404e48:	mov	x21, x0
  404e4c:	add	x0, sp, #0x50
  404e50:	mov	x1, x0
  404e54:	mov	w0, #0x0                   	// #0
  404e58:	bl	401e30 <sqrt@plt+0x3f0>
  404e5c:	mov	x22, x0
  404e60:	add	x0, sp, #0x48
  404e64:	mov	x1, x0
  404e68:	ldr	w0, [sp, #52]
  404e6c:	bl	401e30 <sqrt@plt+0x3f0>
  404e70:	mov	x5, x0
  404e74:	mov	x4, x22
  404e78:	mov	x3, x21
  404e7c:	mov	x2, x20
  404e80:	mov	x1, x19
  404e84:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  404e88:	add	x0, x0, #0x958
  404e8c:	bl	402038 <sqrt@plt+0x5f8>
  404e90:	nop
  404e94:	ldp	x19, x20, [sp, #16]
  404e98:	ldp	x21, x22, [sp, #32]
  404e9c:	ldp	x29, x30, [sp], #112
  404ea0:	ret
  404ea4:	stp	x29, x30, [sp, #-80]!
  404ea8:	mov	x29, sp
  404eac:	str	x19, [sp, #16]
  404eb0:	str	w0, [sp, #44]
  404eb4:	str	x1, [sp, #32]
  404eb8:	ldr	x0, [sp, #32]
  404ebc:	str	x0, [sp, #64]
  404ec0:	ldr	w0, [sp, #44]
  404ec4:	cmp	w0, #0x1
  404ec8:	b.le	404f94 <sqrt@plt+0x3554>
  404ecc:	ldr	x0, [sp, #64]
  404ed0:	ldr	w0, [x0]
  404ed4:	add	x1, sp, #0x38
  404ed8:	bl	401e30 <sqrt@plt+0x3f0>
  404edc:	mov	x19, x0
  404ee0:	ldr	x0, [sp, #64]
  404ee4:	add	x0, x0, #0x4
  404ee8:	ldr	w0, [x0]
  404eec:	add	x1, sp, #0x30
  404ef0:	bl	401e30 <sqrt@plt+0x3f0>
  404ef4:	mov	x2, x0
  404ef8:	mov	x1, x19
  404efc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  404f00:	add	x0, x0, #0x9d0
  404f04:	bl	402038 <sqrt@plt+0x5f8>
  404f08:	ldr	x0, [sp, #64]
  404f0c:	add	x0, x0, #0x8
  404f10:	str	x0, [sp, #64]
  404f14:	mov	w0, #0x1                   	// #1
  404f18:	str	w0, [sp, #76]
  404f1c:	ldr	w1, [sp, #76]
  404f20:	ldr	w0, [sp, #44]
  404f24:	cmp	w1, w0
  404f28:	b.ge	404f84 <sqrt@plt+0x3544>  // b.tcont
  404f2c:	ldr	x0, [sp, #64]
  404f30:	ldr	w0, [x0]
  404f34:	add	x1, sp, #0x38
  404f38:	bl	401e30 <sqrt@plt+0x3f0>
  404f3c:	mov	x19, x0
  404f40:	ldr	x0, [sp, #64]
  404f44:	add	x0, x0, #0x4
  404f48:	ldr	w0, [x0]
  404f4c:	add	x1, sp, #0x30
  404f50:	bl	401e30 <sqrt@plt+0x3f0>
  404f54:	mov	x2, x0
  404f58:	mov	x1, x19
  404f5c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  404f60:	add	x0, x0, #0x9c0
  404f64:	bl	402038 <sqrt@plt+0x5f8>
  404f68:	ldr	x0, [sp, #64]
  404f6c:	add	x0, x0, #0x8
  404f70:	str	x0, [sp, #64]
  404f74:	ldr	w0, [sp, #76]
  404f78:	add	w0, w0, #0x1
  404f7c:	str	w0, [sp, #76]
  404f80:	b	404f1c <sqrt@plt+0x34dc>
  404f84:	adrp	x0, 415000 <_ZdlPvm@@Base+0x1254>
  404f88:	add	x0, x0, #0x9c8
  404f8c:	bl	402038 <sqrt@plt+0x5f8>
  404f90:	b	404f98 <sqrt@plt+0x3558>
  404f94:	nop
  404f98:	ldr	x19, [sp, #16]
  404f9c:	ldp	x29, x30, [sp], #80
  404fa0:	ret
  404fa4:	stp	x29, x30, [sp, #-48]!
  404fa8:	mov	x29, sp
  404fac:	str	x0, [sp, #40]
  404fb0:	str	w1, [sp, #36]
  404fb4:	str	x2, [sp, #24]
  404fb8:	ldr	w0, [sp, #36]
  404fbc:	cmp	w0, #0x0
  404fc0:	b.ne	404fd4 <sqrt@plt+0x3594>  // b.any
  404fc4:	ldr	x0, [sp, #40]
  404fc8:	mov	w1, #0x1                   	// #1
  404fcc:	str	w1, [x0, #88]
  404fd0:	b	40503c <sqrt@plt+0x35fc>
  404fd4:	ldr	w0, [sp, #36]
  404fd8:	cmp	w0, #0x0
  404fdc:	b.ge	405030 <sqrt@plt+0x35f0>  // b.tcont
  404fe0:	ldr	x0, [sp, #24]
  404fe4:	ldr	w1, [x0, #4]
  404fe8:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  404fec:	add	x0, x0, #0x4d0
  404ff0:	ldr	w0, [x0]
  404ff4:	mul	w1, w1, w0
  404ff8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  404ffc:	add	x0, x0, #0x20
  405000:	ldr	w0, [x0]
  405004:	mul	w0, w1, w0
  405008:	mov	w1, #0x296b                	// #10603
  40500c:	movk	w1, #0x7482, lsl #16
  405010:	smull	x1, w0, w1
  405014:	lsr	x1, x1, #32
  405018:	asr	w1, w1, #15
  40501c:	asr	w0, w0, #31
  405020:	sub	w1, w1, w0
  405024:	ldr	x0, [sp, #40]
  405028:	str	w1, [x0, #88]
  40502c:	b	40503c <sqrt@plt+0x35fc>
  405030:	ldr	x0, [sp, #40]
  405034:	ldr	w1, [sp, #36]
  405038:	str	w1, [x0, #88]
  40503c:	ldr	x0, [sp, #40]
  405040:	ldr	w0, [x0, #88]
  405044:	cmp	w0, #0x0
  405048:	b.gt	405058 <sqrt@plt+0x3618>
  40504c:	ldr	x0, [sp, #40]
  405050:	mov	w1, #0x1                   	// #1
  405054:	str	w1, [x0, #88]
  405058:	bl	402548 <sqrt@plt+0xb08>
  40505c:	cmp	w0, #0x0
  405060:	cset	w0, ne  // ne = any
  405064:	and	w0, w0, #0xff
  405068:	cmp	w0, #0x0
  40506c:	b.eq	40507c <sqrt@plt+0x363c>  // b.none
  405070:	ldr	x0, [sp, #40]
  405074:	ldr	w0, [x0, #88]
  405078:	bl	402374 <sqrt@plt+0x934>
  40507c:	ldr	x0, [sp, #40]
  405080:	ldr	w1, [sp, #36]
  405084:	str	w1, [x0, #92]
  405088:	nop
  40508c:	ldp	x29, x30, [sp], #48
  405090:	ret
  405094:	stp	x29, x30, [sp, #-32]!
  405098:	mov	x29, sp
  40509c:	str	x0, [sp, #24]
  4050a0:	str	w1, [sp, #20]
  4050a4:	ldr	x0, [sp, #24]
  4050a8:	ldr	w0, [x0, #56]
  4050ac:	ldr	w1, [sp, #20]
  4050b0:	cmp	w1, w0
  4050b4:	b.eq	4050f4 <sqrt@plt+0x36b4>  // b.none
  4050b8:	ldr	w0, [sp, #20]
  4050bc:	cmp	w0, #0x1
  4050c0:	b.eq	4050d8 <sqrt@plt+0x3698>  // b.none
  4050c4:	mov	w2, #0x0                   	// #0
  4050c8:	mov	w1, #0x1                   	// #1
  4050cc:	ldr	w0, [sp, #20]
  4050d0:	bl	404df4 <sqrt@plt+0x33b4>
  4050d4:	b	4050e8 <sqrt@plt+0x36a8>
  4050d8:	mov	w2, #0x1                   	// #1
  4050dc:	mov	w1, #0x1                   	// #1
  4050e0:	ldr	w0, [sp, #20]
  4050e4:	bl	404df4 <sqrt@plt+0x33b4>
  4050e8:	ldr	x0, [sp, #24]
  4050ec:	ldr	w1, [sp, #20]
  4050f0:	str	w1, [x0, #56]
  4050f4:	nop
  4050f8:	ldp	x29, x30, [sp], #32
  4050fc:	ret
  405100:	stp	x29, x30, [sp, #-64]!
  405104:	mov	x29, sp
  405108:	str	x0, [sp, #40]
  40510c:	str	w1, [sp, #36]
  405110:	str	w2, [sp, #32]
  405114:	str	w3, [sp, #28]
  405118:	str	x4, [sp, #16]
  40511c:	ldr	w0, [sp, #28]
  405120:	add	w0, w0, #0x2
  405124:	sxtw	x0, w0
  405128:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  40512c:	cmp	x0, x1
  405130:	b.hi	405164 <sqrt@plt+0x3724>  // b.pmore
  405134:	lsl	x0, x0, #2
  405138:	bl	401680 <_Znam@plt>
  40513c:	str	x0, [sp, #48]
  405140:	ldr	x0, [sp, #48]
  405144:	ldr	w1, [sp, #36]
  405148:	str	w1, [x0]
  40514c:	ldr	x0, [sp, #48]
  405150:	add	x0, x0, #0x4
  405154:	ldr	w1, [sp, #32]
  405158:	str	w1, [x0]
  40515c:	str	wzr, [sp, #60]
  405160:	b	405168 <sqrt@plt+0x3728>
  405164:	bl	4018f0 <__cxa_throw_bad_array_new_length@plt>
  405168:	ldr	w1, [sp, #60]
  40516c:	ldr	w0, [sp, #28]
  405170:	cmp	w1, w0
  405174:	b.ge	4051b4 <sqrt@plt+0x3774>  // b.tcont
  405178:	ldrsw	x0, [sp, #60]
  40517c:	lsl	x0, x0, #2
  405180:	ldr	x1, [sp, #16]
  405184:	add	x1, x1, x0
  405188:	ldrsw	x0, [sp, #60]
  40518c:	add	x0, x0, #0x2
  405190:	lsl	x0, x0, #2
  405194:	ldr	x2, [sp, #48]
  405198:	add	x0, x2, x0
  40519c:	ldr	w1, [x1]
  4051a0:	str	w1, [x0]
  4051a4:	ldr	w0, [sp, #60]
  4051a8:	add	w0, w0, #0x1
  4051ac:	str	w0, [sp, #60]
  4051b0:	b	405168 <sqrt@plt+0x3728>
  4051b4:	ldr	w0, [sp, #28]
  4051b8:	lsr	w1, w0, #31
  4051bc:	add	w0, w1, w0
  4051c0:	asr	w0, w0, #1
  4051c4:	add	w0, w0, #0x1
  4051c8:	ldr	x1, [sp, #48]
  4051cc:	bl	404ea4 <sqrt@plt+0x3464>
  4051d0:	nop
  4051d4:	ldp	x29, x30, [sp], #64
  4051d8:	ret
  4051dc:	stp	x29, x30, [sp, #-32]!
  4051e0:	mov	x29, sp
  4051e4:	str	x0, [sp, #24]
  4051e8:	ldr	x0, [sp, #24]
  4051ec:	mov	x1, #0x4                   	// #4
  4051f0:	str	x1, [x0]
  4051f4:	ldr	x0, [sp, #24]
  4051f8:	ldr	x0, [x0]
  4051fc:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  405200:	cmp	x0, x1
  405204:	b.hi	405210 <sqrt@plt+0x37d0>  // b.pmore
  405208:	lsl	x0, x0, #2
  40520c:	b	405214 <sqrt@plt+0x37d4>
  405210:	bl	4018f0 <__cxa_throw_bad_array_new_length@plt>
  405214:	bl	401680 <_Znam@plt>
  405218:	mov	x1, x0
  40521c:	ldr	x0, [sp, #24]
  405220:	str	x1, [x0, #16]
  405224:	ldr	x0, [sp, #24]
  405228:	str	xzr, [x0, #8]
  40522c:	nop
  405230:	ldp	x29, x30, [sp], #32
  405234:	ret
  405238:	stp	x29, x30, [sp, #-32]!
  40523c:	mov	x29, sp
  405240:	str	x0, [sp, #24]
  405244:	str	x1, [sp, #16]
  405248:	ldr	x0, [sp, #16]
  40524c:	cmp	x0, #0x0
  405250:	b.ne	405278 <sqrt@plt+0x3838>  // b.any
  405254:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  405258:	add	x3, x0, #0x0
  40525c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  405260:	add	x2, x0, #0x0
  405264:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  405268:	add	x1, x0, #0x0
  40526c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  405270:	add	x0, x0, #0x90
  405274:	bl	40b618 <sqrt@plt+0x9bd8>
  405278:	ldr	x0, [sp, #24]
  40527c:	ldr	x1, [sp, #16]
  405280:	str	x1, [x0]
  405284:	ldr	x0, [sp, #24]
  405288:	ldr	x0, [x0]
  40528c:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  405290:	cmp	x0, x1
  405294:	b.hi	4052a0 <sqrt@plt+0x3860>  // b.pmore
  405298:	lsl	x0, x0, #2
  40529c:	b	4052a4 <sqrt@plt+0x3864>
  4052a0:	bl	4018f0 <__cxa_throw_bad_array_new_length@plt>
  4052a4:	bl	401680 <_Znam@plt>
  4052a8:	mov	x1, x0
  4052ac:	ldr	x0, [sp, #24]
  4052b0:	str	x1, [x0, #16]
  4052b4:	ldr	x0, [sp, #24]
  4052b8:	str	xzr, [x0, #8]
  4052bc:	nop
  4052c0:	ldp	x29, x30, [sp], #32
  4052c4:	ret
  4052c8:	stp	x29, x30, [sp, #-32]!
  4052cc:	mov	x29, sp
  4052d0:	str	x0, [sp, #24]
  4052d4:	ldr	x0, [sp, #24]
  4052d8:	ldr	x0, [x0, #16]
  4052dc:	cmp	x0, #0x0
  4052e0:	b.eq	4052f0 <sqrt@plt+0x38b0>  // b.none
  4052e4:	ldr	x0, [sp, #24]
  4052e8:	ldr	x0, [x0, #16]
  4052ec:	bl	4018b0 <_ZdaPv@plt>
  4052f0:	nop
  4052f4:	ldp	x29, x30, [sp], #32
  4052f8:	ret
  4052fc:	stp	x29, x30, [sp, #-48]!
  405300:	mov	x29, sp
  405304:	str	x0, [sp, #24]
  405308:	str	w1, [sp, #20]
  40530c:	ldr	x0, [sp, #24]
  405310:	ldr	x1, [x0, #8]
  405314:	ldr	x0, [sp, #24]
  405318:	ldr	x0, [x0]
  40531c:	cmp	x1, x0
  405320:	b.cc	4053dc <sqrt@plt+0x399c>  // b.lo, b.ul, b.last
  405324:	ldr	x0, [sp, #24]
  405328:	ldr	x0, [x0, #16]
  40532c:	str	x0, [sp, #32]
  405330:	ldr	x0, [sp, #24]
  405334:	ldr	x0, [x0]
  405338:	lsl	x1, x0, #1
  40533c:	ldr	x0, [sp, #24]
  405340:	str	x1, [x0]
  405344:	ldr	x0, [sp, #24]
  405348:	ldr	x0, [x0]
  40534c:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  405350:	cmp	x0, x1
  405354:	b.hi	405374 <sqrt@plt+0x3934>  // b.pmore
  405358:	lsl	x0, x0, #2
  40535c:	bl	401680 <_Znam@plt>
  405360:	mov	x1, x0
  405364:	ldr	x0, [sp, #24]
  405368:	str	x1, [x0, #16]
  40536c:	str	xzr, [sp, #40]
  405370:	b	405378 <sqrt@plt+0x3938>
  405374:	bl	4018f0 <__cxa_throw_bad_array_new_length@plt>
  405378:	ldr	x0, [sp, #24]
  40537c:	ldr	x0, [x0, #8]
  405380:	ldr	x1, [sp, #40]
  405384:	cmp	x1, x0
  405388:	b.cs	4053c8 <sqrt@plt+0x3988>  // b.hs, b.nlast
  40538c:	ldr	x0, [sp, #40]
  405390:	lsl	x0, x0, #2
  405394:	ldr	x1, [sp, #32]
  405398:	add	x1, x1, x0
  40539c:	ldr	x0, [sp, #24]
  4053a0:	ldr	x2, [x0, #16]
  4053a4:	ldr	x0, [sp, #40]
  4053a8:	lsl	x0, x0, #2
  4053ac:	add	x0, x2, x0
  4053b0:	ldr	w1, [x1]
  4053b4:	str	w1, [x0]
  4053b8:	ldr	x0, [sp, #40]
  4053bc:	add	x0, x0, #0x1
  4053c0:	str	x0, [sp, #40]
  4053c4:	b	405378 <sqrt@plt+0x3938>
  4053c8:	ldr	x0, [sp, #32]
  4053cc:	cmp	x0, #0x0
  4053d0:	b.eq	4053dc <sqrt@plt+0x399c>  // b.none
  4053d4:	ldr	x0, [sp, #32]
  4053d8:	bl	4018b0 <_ZdaPv@plt>
  4053dc:	ldr	x0, [sp, #24]
  4053e0:	ldr	x1, [x0, #16]
  4053e4:	ldr	x0, [sp, #24]
  4053e8:	ldr	x0, [x0, #8]
  4053ec:	lsl	x0, x0, #2
  4053f0:	add	x0, x1, x0
  4053f4:	ldr	w1, [sp, #20]
  4053f8:	str	w1, [x0]
  4053fc:	ldr	x0, [sp, #24]
  405400:	ldr	x0, [x0, #8]
  405404:	add	x1, x0, #0x1
  405408:	ldr	x0, [sp, #24]
  40540c:	str	x1, [x0, #8]
  405410:	nop
  405414:	ldp	x29, x30, [sp], #48
  405418:	ret
  40541c:	stp	x29, x30, [sp, #-64]!
  405420:	mov	x29, sp
  405424:	stp	x19, x20, [sp, #16]
  405428:	str	x21, [sp, #32]
  40542c:	str	x0, [sp, #56]
  405430:	ldr	x0, [sp, #56]
  405434:	str	xzr, [x0, #8]
  405438:	ldr	x0, [sp, #56]
  40543c:	mov	x1, #0x80                  	// #128
  405440:	str	x1, [x0]
  405444:	ldr	x0, [sp, #56]
  405448:	ldr	x19, [x0]
  40544c:	mov	x0, #0x1ffffffffffffffe    	// #2305843009213693950
  405450:	cmp	x19, x0
  405454:	b.hi	405474 <sqrt@plt+0x3a34>  // b.pmore
  405458:	lsl	x0, x19, #2
  40545c:	bl	401680 <_Znam@plt>
  405460:	mov	x21, x0
  405464:	mov	x20, x21
  405468:	sub	x0, x19, #0x1
  40546c:	mov	x19, x0
  405470:	b	405478 <sqrt@plt+0x3a38>
  405474:	bl	4018f0 <__cxa_throw_bad_array_new_length@plt>
  405478:	cmp	x19, #0x0
  40547c:	b.lt	405494 <sqrt@plt+0x3a54>  // b.tstop
  405480:	mov	x0, x20
  405484:	bl	40843c <sqrt@plt+0x69fc>
  405488:	add	x20, x20, #0x4
  40548c:	sub	x19, x19, #0x1
  405490:	b	405478 <sqrt@plt+0x3a38>
  405494:	ldr	x0, [sp, #56]
  405498:	str	x21, [x0, #16]
  40549c:	nop
  4054a0:	ldp	x19, x20, [sp, #16]
  4054a4:	ldr	x21, [sp, #32]
  4054a8:	ldp	x29, x30, [sp], #64
  4054ac:	ret
  4054b0:	stp	x29, x30, [sp, #-32]!
  4054b4:	mov	x29, sp
  4054b8:	str	x0, [sp, #24]
  4054bc:	ldr	x0, [sp, #24]
  4054c0:	ldr	x0, [x0, #16]
  4054c4:	cmp	x0, #0x0
  4054c8:	b.eq	4054d8 <sqrt@plt+0x3a98>  // b.none
  4054cc:	ldr	x0, [sp, #24]
  4054d0:	ldr	x0, [x0, #16]
  4054d4:	bl	4018b0 <_ZdaPv@plt>
  4054d8:	nop
  4054dc:	ldp	x29, x30, [sp], #32
  4054e0:	ret
  4054e4:	stp	x29, x30, [sp, #-80]!
  4054e8:	mov	x29, sp
  4054ec:	stp	x19, x20, [sp, #16]
  4054f0:	str	x21, [sp, #32]
  4054f4:	str	x0, [sp, #56]
  4054f8:	str	w1, [sp, #48]
  4054fc:	ldr	x0, [sp, #56]
  405500:	ldr	x1, [x0, #8]
  405504:	ldr	x0, [sp, #56]
  405508:	ldr	x0, [x0]
  40550c:	cmp	x1, x0
  405510:	b.cc	4055f4 <sqrt@plt+0x3bb4>  // b.lo, b.ul, b.last
  405514:	ldr	x0, [sp, #56]
  405518:	ldr	x0, [x0, #16]
  40551c:	str	x0, [sp, #64]
  405520:	ldr	x0, [sp, #56]
  405524:	ldr	x0, [x0]
  405528:	lsl	x1, x0, #1
  40552c:	ldr	x0, [sp, #56]
  405530:	str	x1, [x0]
  405534:	ldr	x0, [sp, #56]
  405538:	ldr	x19, [x0]
  40553c:	mov	x0, #0x1ffffffffffffffe    	// #2305843009213693950
  405540:	cmp	x19, x0
  405544:	b.hi	405564 <sqrt@plt+0x3b24>  // b.pmore
  405548:	lsl	x0, x19, #2
  40554c:	bl	401680 <_Znam@plt>
  405550:	mov	x21, x0
  405554:	mov	x20, x21
  405558:	sub	x0, x19, #0x1
  40555c:	mov	x19, x0
  405560:	b	405568 <sqrt@plt+0x3b28>
  405564:	bl	4018f0 <__cxa_throw_bad_array_new_length@plt>
  405568:	cmp	x19, #0x0
  40556c:	b.lt	405584 <sqrt@plt+0x3b44>  // b.tstop
  405570:	mov	x0, x20
  405574:	bl	40843c <sqrt@plt+0x69fc>
  405578:	add	x20, x20, #0x4
  40557c:	sub	x19, x19, #0x1
  405580:	b	405568 <sqrt@plt+0x3b28>
  405584:	ldr	x0, [sp, #56]
  405588:	str	x21, [x0, #16]
  40558c:	str	xzr, [sp, #72]
  405590:	ldr	x0, [sp, #56]
  405594:	ldr	x0, [x0, #8]
  405598:	ldr	x1, [sp, #72]
  40559c:	cmp	x1, x0
  4055a0:	b.cs	4055e0 <sqrt@plt+0x3ba0>  // b.hs, b.nlast
  4055a4:	ldr	x0, [sp, #72]
  4055a8:	lsl	x0, x0, #2
  4055ac:	ldr	x1, [sp, #64]
  4055b0:	add	x1, x1, x0
  4055b4:	ldr	x0, [sp, #56]
  4055b8:	ldr	x2, [x0, #16]
  4055bc:	ldr	x0, [sp, #72]
  4055c0:	lsl	x0, x0, #2
  4055c4:	add	x0, x2, x0
  4055c8:	ldr	w1, [x1]
  4055cc:	str	w1, [x0]
  4055d0:	ldr	x0, [sp, #72]
  4055d4:	add	x0, x0, #0x1
  4055d8:	str	x0, [sp, #72]
  4055dc:	b	405590 <sqrt@plt+0x3b50>
  4055e0:	ldr	x0, [sp, #64]
  4055e4:	cmp	x0, #0x0
  4055e8:	b.eq	4055f4 <sqrt@plt+0x3bb4>  // b.none
  4055ec:	ldr	x0, [sp, #64]
  4055f0:	bl	4018b0 <_ZdaPv@plt>
  4055f4:	ldr	x0, [sp, #56]
  4055f8:	ldr	x1, [x0, #16]
  4055fc:	ldr	x0, [sp, #56]
  405600:	ldr	x0, [x0, #8]
  405604:	lsl	x0, x0, #2
  405608:	add	x0, x1, x0
  40560c:	ldr	w1, [sp, #48]
  405610:	str	w1, [x0]
  405614:	ldr	x0, [sp, #56]
  405618:	ldr	x0, [x0, #8]
  40561c:	add	x1, x0, #0x1
  405620:	ldr	x0, [sp, #56]
  405624:	str	x1, [x0, #8]
  405628:	nop
  40562c:	ldp	x19, x20, [sp, #16]
  405630:	ldr	x21, [sp, #32]
  405634:	ldp	x29, x30, [sp], #80
  405638:	ret
  40563c:	stp	x29, x30, [sp, #-64]!
  405640:	mov	x29, sp
  405644:	str	x19, [sp, #16]
  405648:	str	x0, [sp, #40]
  40564c:	ldr	x0, [sp, #40]
  405650:	ldr	x0, [x0, #8]
  405654:	add	x0, x0, #0x1
  405658:	bl	401680 <_Znam@plt>
  40565c:	str	x0, [sp, #48]
  405660:	str	xzr, [sp, #56]
  405664:	ldr	x0, [sp, #40]
  405668:	ldr	x0, [x0, #8]
  40566c:	ldr	x1, [sp, #56]
  405670:	cmp	x1, x0
  405674:	b.cs	4056b8 <sqrt@plt+0x3c78>  // b.hs, b.nlast
  405678:	ldr	x0, [sp, #40]
  40567c:	ldr	x1, [x0, #16]
  405680:	ldr	x0, [sp, #56]
  405684:	lsl	x0, x0, #2
  405688:	add	x2, x1, x0
  40568c:	ldr	x1, [sp, #48]
  405690:	ldr	x0, [sp, #56]
  405694:	add	x19, x1, x0
  405698:	mov	x0, x2
  40569c:	bl	4085c4 <sqrt@plt+0x6b84>
  4056a0:	and	w0, w0, #0xff
  4056a4:	strb	w0, [x19]
  4056a8:	ldr	x0, [sp, #56]
  4056ac:	add	x0, x0, #0x1
  4056b0:	str	x0, [sp, #56]
  4056b4:	b	405664 <sqrt@plt+0x3c24>
  4056b8:	ldr	x0, [sp, #40]
  4056bc:	ldr	x0, [x0, #8]
  4056c0:	ldr	x1, [sp, #48]
  4056c4:	add	x0, x1, x0
  4056c8:	strb	wzr, [x0]
  4056cc:	ldr	x0, [sp, #48]
  4056d0:	ldr	x19, [sp, #16]
  4056d4:	ldp	x29, x30, [sp], #64
  4056d8:	ret
  4056dc:	sub	sp, sp, #0x10
  4056e0:	str	x0, [sp, #8]
  4056e4:	ldr	x0, [sp, #8]
  4056e8:	str	xzr, [x0, #8]
  4056ec:	nop
  4056f0:	add	sp, sp, #0x10
  4056f4:	ret
  4056f8:	sub	sp, sp, #0x10
  4056fc:	str	w0, [sp, #12]
  405700:	mov	w1, #0x3e8                 	// #1000
  405704:	ldr	w0, [sp, #12]
  405708:	sub	w0, w1, w0
  40570c:	lsl	w1, w0, #16
  405710:	mov	w0, #0x4dd3                	// #19923
  405714:	movk	w0, #0x1062, lsl #16
  405718:	umull	x0, w1, w0
  40571c:	lsr	x0, x0, #32
  405720:	lsr	w0, w0, #6
  405724:	add	sp, sp, #0x10
  405728:	ret
  40572c:	stp	x29, x30, [sp, #-32]!
  405730:	mov	x29, sp
  405734:	str	x19, [sp, #16]
  405738:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40573c:	add	x0, x0, #0x4b8
  405740:	ldr	x0, [x0]
  405744:	ldr	x19, [x0, #24]
  405748:	cmp	x19, #0x0
  40574c:	b.eq	405764 <sqrt@plt+0x3d24>  // b.none
  405750:	mov	x0, x19
  405754:	bl	4093e0 <sqrt@plt+0x79a0>
  405758:	mov	x1, #0x28                  	// #40
  40575c:	mov	x0, x19
  405760:	bl	413dac <_ZdlPvm@@Base>
  405764:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405768:	add	x0, x0, #0x4b8
  40576c:	ldr	x0, [x0]
  405770:	ldr	x19, [x0, #32]
  405774:	cmp	x19, #0x0
  405778:	b.eq	405790 <sqrt@plt+0x3d50>  // b.none
  40577c:	mov	x0, x19
  405780:	bl	4093e0 <sqrt@plt+0x79a0>
  405784:	mov	x1, #0x28                  	// #40
  405788:	mov	x0, x19
  40578c:	bl	413dac <_ZdlPvm@@Base>
  405790:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405794:	add	x0, x0, #0x4b8
  405798:	ldr	x0, [x0]
  40579c:	cmp	x0, #0x0
  4057a0:	b.eq	4057ac <sqrt@plt+0x3d6c>  // b.none
  4057a4:	mov	x1, #0x28                  	// #40
  4057a8:	bl	413dac <_ZdlPvm@@Base>
  4057ac:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4057b0:	add	x0, x0, #0x4b8
  4057b4:	str	xzr, [x0]
  4057b8:	nop
  4057bc:	ldr	x19, [sp, #16]
  4057c0:	ldp	x29, x30, [sp], #32
  4057c4:	ret
  4057c8:	stp	x29, x30, [sp, #-48]!
  4057cc:	mov	x29, sp
  4057d0:	strb	w0, [sp, #31]
  4057d4:	add	x0, sp, #0x20
  4057d8:	ldrb	w1, [sp, #31]
  4057dc:	bl	40aed4 <sqrt@plt+0x9494>
  4057e0:	add	x1, sp, #0x20
  4057e4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4057e8:	add	x3, x0, #0x0
  4057ec:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4057f0:	add	x2, x0, #0x0
  4057f4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  4057f8:	add	x0, x0, #0xc0
  4057fc:	bl	40b618 <sqrt@plt+0x9bd8>
  405800:	nop
  405804:	ldp	x29, x30, [sp], #48
  405808:	ret
  40580c:	stp	x29, x30, [sp, #-32]!
  405810:	mov	x29, sp
  405814:	bl	405c0c <sqrt@plt+0x41cc>
  405818:	str	w0, [sp, #28]
  40581c:	ldr	w0, [sp, #28]
  405820:	cmp	w0, #0x0
  405824:	b.lt	405834 <sqrt@plt+0x3df4>  // b.tstop
  405828:	ldr	w0, [sp, #28]
  40582c:	cmp	w0, #0x10, lsl #12
  405830:	b.le	40585c <sqrt@plt+0x3e1c>
  405834:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  405838:	add	x3, x0, #0x0
  40583c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  405840:	add	x2, x0, #0x0
  405844:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  405848:	add	x1, x0, #0x0
  40584c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  405850:	add	x0, x0, #0xf0
  405854:	bl	40b5a0 <sqrt@plt+0x9b60>
  405858:	str	wzr, [sp, #28]
  40585c:	ldr	w0, [sp, #28]
  405860:	ldp	x29, x30, [sp], #32
  405864:	ret
  405868:	stp	x29, x30, [sp, #-64]!
  40586c:	mov	x29, sp
  405870:	stp	x19, x20, [sp, #16]
  405874:	str	x0, [sp, #40]
  405878:	ldr	x0, [sp, #40]
  40587c:	cmp	x0, #0x0
  405880:	b.ne	4058a8 <sqrt@plt+0x3e68>  // b.any
  405884:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  405888:	add	x3, x0, #0x0
  40588c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  405890:	add	x2, x0, #0x0
  405894:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  405898:	add	x1, x0, #0x0
  40589c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  4058a0:	add	x0, x0, #0x118
  4058a4:	bl	40b618 <sqrt@plt+0x9bd8>
  4058a8:	mov	x0, #0x18                  	// #24
  4058ac:	bl	413cf0 <_Znwm@@Base>
  4058b0:	mov	x19, x0
  4058b4:	ldr	x1, [sp, #40]
  4058b8:	mov	x0, x19
  4058bc:	bl	405238 <sqrt@plt+0x37f8>
  4058c0:	str	x19, [sp, #48]
  4058c4:	str	xzr, [sp, #56]
  4058c8:	ldr	x1, [sp, #56]
  4058cc:	ldr	x0, [sp, #40]
  4058d0:	cmp	x1, x0
  4058d4:	b.cs	4058f8 <sqrt@plt+0x3eb8>  // b.hs, b.nlast
  4058d8:	bl	405c0c <sqrt@plt+0x41cc>
  4058dc:	mov	w1, w0
  4058e0:	ldr	x0, [sp, #48]
  4058e4:	bl	4052fc <sqrt@plt+0x38bc>
  4058e8:	ldr	x0, [sp, #56]
  4058ec:	add	x0, x0, #0x1
  4058f0:	str	x0, [sp, #56]
  4058f4:	b	4058c8 <sqrt@plt+0x3e88>
  4058f8:	bl	406828 <sqrt@plt+0x4de8>
  4058fc:	ldr	x0, [sp, #48]
  405900:	b	40591c <sqrt@plt+0x3edc>
  405904:	mov	x20, x0
  405908:	mov	x1, #0x18                  	// #24
  40590c:	mov	x0, x19
  405910:	bl	413dac <_ZdlPvm@@Base>
  405914:	mov	x0, x20
  405918:	bl	4019d0 <_Unwind_Resume@plt>
  40591c:	ldp	x19, x20, [sp, #16]
  405920:	ldp	x29, x30, [sp], #64
  405924:	ret
  405928:	stp	x29, x30, [sp, #-80]!
  40592c:	mov	x29, sp
  405930:	stp	x19, x20, [sp, #16]
  405934:	str	x0, [sp, #40]
  405938:	ldr	x0, [sp, #40]
  40593c:	cmp	x0, #0x0
  405940:	b.ne	405968 <sqrt@plt+0x3f28>  // b.any
  405944:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  405948:	add	x3, x0, #0x0
  40594c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  405950:	add	x2, x0, #0x0
  405954:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  405958:	add	x1, x0, #0x0
  40595c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  405960:	add	x0, x0, #0x118
  405964:	bl	40b618 <sqrt@plt+0x9bd8>
  405968:	mov	x0, #0x18                  	// #24
  40596c:	bl	413cf0 <_Znwm@@Base>
  405970:	mov	x19, x0
  405974:	ldr	x1, [sp, #40]
  405978:	mov	x0, x19
  40597c:	bl	405238 <sqrt@plt+0x37f8>
  405980:	str	x19, [sp, #64]
  405984:	str	xzr, [sp, #72]
  405988:	ldr	x1, [sp, #72]
  40598c:	ldr	x0, [sp, #40]
  405990:	cmp	x1, x0
  405994:	b.cs	4059b8 <sqrt@plt+0x3f78>  // b.hs, b.nlast
  405998:	bl	405c0c <sqrt@plt+0x41cc>
  40599c:	mov	w1, w0
  4059a0:	ldr	x0, [sp, #64]
  4059a4:	bl	4052fc <sqrt@plt+0x38bc>
  4059a8:	ldr	x0, [sp, #72]
  4059ac:	add	x0, x0, #0x1
  4059b0:	str	x0, [sp, #72]
  4059b4:	b	405988 <sqrt@plt+0x3f48>
  4059b8:	ldr	x0, [sp, #40]
  4059bc:	bl	40869c <sqrt@plt+0x6c5c>
  4059c0:	and	w0, w0, #0xff
  4059c4:	cmp	w0, #0x0
  4059c8:	b.eq	405a34 <sqrt@plt+0x3ff4>  // b.none
  4059cc:	bl	405db4 <sqrt@plt+0x4374>
  4059d0:	str	x0, [sp, #56]
  4059d4:	ldr	x0, [sp, #56]
  4059d8:	bl	408424 <sqrt@plt+0x69e4>
  4059dc:	cmp	x0, #0x1
  4059e0:	cset	w0, hi  // hi = pmore
  4059e4:	and	w0, w0, #0xff
  4059e8:	cmp	w0, #0x0
  4059ec:	b.eq	405a14 <sqrt@plt+0x3fd4>  // b.none
  4059f0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4059f4:	add	x3, x0, #0x0
  4059f8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4059fc:	add	x2, x0, #0x0
  405a00:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  405a04:	add	x1, x0, #0x0
  405a08:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  405a0c:	add	x0, x0, #0x148
  405a10:	bl	40b5a0 <sqrt@plt+0x9b60>
  405a14:	ldr	x19, [sp, #56]
  405a18:	cmp	x19, #0x0
  405a1c:	b.eq	405a34 <sqrt@plt+0x3ff4>  // b.none
  405a20:	mov	x0, x19
  405a24:	bl	4052c8 <sqrt@plt+0x3888>
  405a28:	mov	x1, #0x18                  	// #24
  405a2c:	mov	x0, x19
  405a30:	bl	413dac <_ZdlPvm@@Base>
  405a34:	bl	406828 <sqrt@plt+0x4de8>
  405a38:	ldr	x0, [sp, #64]
  405a3c:	b	405a58 <sqrt@plt+0x4018>
  405a40:	mov	x20, x0
  405a44:	mov	x1, #0x18                  	// #24
  405a48:	mov	x0, x19
  405a4c:	bl	413dac <_ZdlPvm@@Base>
  405a50:	mov	x0, x20
  405a54:	bl	4019d0 <_Unwind_Resume@plt>
  405a58:	ldp	x19, x20, [sp, #16]
  405a5c:	ldp	x29, x30, [sp], #80
  405a60:	ret
  405a64:	stp	x29, x30, [sp, #-32]!
  405a68:	mov	x29, sp
  405a6c:	bl	405db4 <sqrt@plt+0x4374>
  405a70:	str	x0, [sp, #24]
  405a74:	ldr	x0, [sp, #24]
  405a78:	bl	408424 <sqrt@plt+0x69e4>
  405a7c:	str	x0, [sp, #16]
  405a80:	ldr	x0, [sp, #16]
  405a84:	cmp	x0, #0x0
  405a88:	b.ne	405ab0 <sqrt@plt+0x4070>  // b.any
  405a8c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  405a90:	add	x3, x0, #0x0
  405a94:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  405a98:	add	x2, x0, #0x0
  405a9c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  405aa0:	add	x1, x0, #0x0
  405aa4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  405aa8:	add	x0, x0, #0x160
  405aac:	bl	40b5a0 <sqrt@plt+0x9b60>
  405ab0:	ldr	x0, [sp, #16]
  405ab4:	bl	40869c <sqrt@plt+0x6c5c>
  405ab8:	and	w0, w0, #0xff
  405abc:	cmp	w0, #0x0
  405ac0:	b.eq	405ae8 <sqrt@plt+0x40a8>  // b.none
  405ac4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  405ac8:	add	x3, x0, #0x0
  405acc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  405ad0:	add	x2, x0, #0x0
  405ad4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  405ad8:	add	x1, x0, #0x0
  405adc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  405ae0:	add	x0, x0, #0x178
  405ae4:	bl	40b5a0 <sqrt@plt+0x9b60>
  405ae8:	bl	406828 <sqrt@plt+0x4de8>
  405aec:	ldr	x0, [sp, #24]
  405af0:	ldp	x29, x30, [sp], #32
  405af4:	ret
  405af8:	stp	x29, x30, [sp, #-80]!
  405afc:	mov	x29, sp
  405b00:	str	x19, [sp, #16]
  405b04:	add	x0, sp, #0x30
  405b08:	bl	40541c <sqrt@plt+0x39dc>
  405b0c:	bl	406184 <sqrt@plt+0x4744>
  405b10:	str	w0, [sp, #40]
  405b14:	add	x0, sp, #0x28
  405b18:	bl	408590 <sqrt@plt+0x6b50>
  405b1c:	cmn	w0, #0x1
  405b20:	cset	w0, ne  // ne = any
  405b24:	and	w0, w0, #0xff
  405b28:	cmp	w0, #0x0
  405b2c:	b.eq	405bcc <sqrt@plt+0x418c>  // b.none
  405b30:	add	x0, sp, #0x28
  405b34:	bl	408590 <sqrt@plt+0x6b50>
  405b38:	cmp	w0, #0xa
  405b3c:	cset	w0, eq  // eq = none
  405b40:	and	w0, w0, #0xff
  405b44:	cmp	w0, #0x0
  405b48:	b.eq	405bb4 <sqrt@plt+0x4174>  // b.none
  405b4c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405b50:	add	x0, x0, #0x490
  405b54:	ldr	w0, [x0]
  405b58:	add	w1, w0, #0x1
  405b5c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405b60:	add	x0, x0, #0x490
  405b64:	str	w1, [x0]
  405b68:	bl	408604 <sqrt@plt+0x6bc4>
  405b6c:	str	w0, [sp, #40]
  405b70:	add	x0, sp, #0x28
  405b74:	bl	408590 <sqrt@plt+0x6b50>
  405b78:	cmp	w0, #0x2b
  405b7c:	cset	w0, eq  // eq = none
  405b80:	and	w0, w0, #0xff
  405b84:	cmp	w0, #0x0
  405b88:	b.eq	405ba8 <sqrt@plt+0x4168>  // b.none
  405b8c:	add	x0, sp, #0x48
  405b90:	mov	w1, #0xa                   	// #10
  405b94:	bl	408458 <sqrt@plt+0x6a18>
  405b98:	add	x0, sp, #0x30
  405b9c:	ldr	w1, [sp, #72]
  405ba0:	bl	4054e4 <sqrt@plt+0x3aa4>
  405ba4:	b	405bc0 <sqrt@plt+0x4180>
  405ba8:	ldr	w0, [sp, #40]
  405bac:	bl	4086b8 <sqrt@plt+0x6c78>
  405bb0:	b	405bcc <sqrt@plt+0x418c>
  405bb4:	add	x0, sp, #0x30
  405bb8:	ldr	w1, [sp, #40]
  405bbc:	bl	4054e4 <sqrt@plt+0x3aa4>
  405bc0:	bl	408604 <sqrt@plt+0x6bc4>
  405bc4:	str	w0, [sp, #40]
  405bc8:	b	405b14 <sqrt@plt+0x40d4>
  405bcc:	add	x0, sp, #0x30
  405bd0:	bl	40563c <sqrt@plt+0x3bfc>
  405bd4:	mov	x19, x0
  405bd8:	nop
  405bdc:	add	x0, sp, #0x30
  405be0:	bl	4054b0 <sqrt@plt+0x3a70>
  405be4:	mov	x0, x19
  405be8:	b	405c00 <sqrt@plt+0x41c0>
  405bec:	mov	x19, x0
  405bf0:	add	x0, sp, #0x30
  405bf4:	bl	4054b0 <sqrt@plt+0x3a70>
  405bf8:	mov	x0, x19
  405bfc:	bl	4019d0 <_Unwind_Resume@plt>
  405c00:	ldr	x19, [sp, #16]
  405c04:	ldp	x29, x30, [sp], #80
  405c08:	ret
  405c0c:	stp	x29, x30, [sp, #-80]!
  405c10:	mov	x29, sp
  405c14:	str	x19, [sp, #16]
  405c18:	add	x0, sp, #0x28
  405c1c:	bl	40541c <sqrt@plt+0x39dc>
  405c20:	bl	406184 <sqrt@plt+0x4744>
  405c24:	str	w0, [sp, #32]
  405c28:	add	x0, sp, #0x20
  405c2c:	bl	408590 <sqrt@plt+0x6b50>
  405c30:	cmp	w0, #0x2d
  405c34:	cset	w0, eq  // eq = none
  405c38:	and	w0, w0, #0xff
  405c3c:	cmp	w0, #0x0
  405c40:	b.eq	405c58 <sqrt@plt+0x4218>  // b.none
  405c44:	add	x0, sp, #0x28
  405c48:	ldr	w1, [sp, #32]
  405c4c:	bl	4054e4 <sqrt@plt+0x3aa4>
  405c50:	bl	408604 <sqrt@plt+0x6bc4>
  405c54:	str	w0, [sp, #32]
  405c58:	add	x0, sp, #0x20
  405c5c:	bl	408590 <sqrt@plt+0x6b50>
  405c60:	sub	w0, w0, #0x30
  405c64:	cmp	w0, #0x9
  405c68:	cset	w0, hi  // hi = pmore
  405c6c:	and	w0, w0, #0xff
  405c70:	cmp	w0, #0x0
  405c74:	b.eq	405c9c <sqrt@plt+0x425c>  // b.none
  405c78:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  405c7c:	add	x3, x0, #0x0
  405c80:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  405c84:	add	x2, x0, #0x0
  405c88:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  405c8c:	add	x1, x0, #0x0
  405c90:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  405c94:	add	x0, x0, #0x1a0
  405c98:	bl	40b618 <sqrt@plt+0x9bd8>
  405c9c:	add	x0, sp, #0x20
  405ca0:	bl	408590 <sqrt@plt+0x6b50>
  405ca4:	sub	w0, w0, #0x30
  405ca8:	cmp	w0, #0x9
  405cac:	cset	w0, ls  // ls = plast
  405cb0:	and	w0, w0, #0xff
  405cb4:	cmp	w0, #0x0
  405cb8:	cset	w0, ne  // ne = any
  405cbc:	and	w0, w0, #0xff
  405cc0:	cmp	w0, #0x0
  405cc4:	b.eq	405ce0 <sqrt@plt+0x42a0>  // b.none
  405cc8:	add	x0, sp, #0x28
  405ccc:	ldr	w1, [sp, #32]
  405cd0:	bl	4054e4 <sqrt@plt+0x3aa4>
  405cd4:	bl	408604 <sqrt@plt+0x6bc4>
  405cd8:	str	w0, [sp, #32]
  405cdc:	b	405c9c <sqrt@plt+0x425c>
  405ce0:	ldr	w0, [sp, #32]
  405ce4:	bl	4086b8 <sqrt@plt+0x6c78>
  405ce8:	add	x0, sp, #0x28
  405cec:	bl	40563c <sqrt@plt+0x3bfc>
  405cf0:	str	x0, [sp, #64]
  405cf4:	bl	4018c0 <__errno_location@plt>
  405cf8:	str	wzr, [x0]
  405cfc:	mov	w2, #0xa                   	// #10
  405d00:	mov	x1, #0x0                   	// #0
  405d04:	ldr	x0, [sp, #64]
  405d08:	bl	401750 <strtol@plt>
  405d0c:	str	x0, [sp, #72]
  405d10:	bl	4018c0 <__errno_location@plt>
  405d14:	ldr	w0, [x0]
  405d18:	cmp	w0, #0x0
  405d1c:	b.ne	405d40 <sqrt@plt+0x4300>  // b.any
  405d20:	ldr	x1, [sp, #72]
  405d24:	mov	x0, #0x7fffffff            	// #2147483647
  405d28:	cmp	x1, x0
  405d2c:	b.gt	405d40 <sqrt@plt+0x4300>
  405d30:	ldr	x1, [sp, #72]
  405d34:	mov	x0, #0xffffffff80000001    	// #-2147483647
  405d38:	cmp	x1, x0
  405d3c:	b.ge	405d68 <sqrt@plt+0x4328>  // b.tcont
  405d40:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  405d44:	add	x3, x0, #0x0
  405d48:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  405d4c:	add	x2, x0, #0x0
  405d50:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  405d54:	add	x1, x0, #0x0
  405d58:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  405d5c:	add	x0, x0, #0x1c0
  405d60:	bl	40b5a0 <sqrt@plt+0x9b60>
  405d64:	str	xzr, [sp, #72]
  405d68:	ldr	x0, [sp, #64]
  405d6c:	cmp	x0, #0x0
  405d70:	b.eq	405d7c <sqrt@plt+0x433c>  // b.none
  405d74:	ldr	x0, [sp, #64]
  405d78:	bl	4018b0 <_ZdaPv@plt>
  405d7c:	ldr	x0, [sp, #72]
  405d80:	mov	w19, w0
  405d84:	add	x0, sp, #0x28
  405d88:	bl	4054b0 <sqrt@plt+0x3a70>
  405d8c:	mov	w0, w19
  405d90:	b	405da8 <sqrt@plt+0x4368>
  405d94:	mov	x19, x0
  405d98:	add	x0, sp, #0x28
  405d9c:	bl	4054b0 <sqrt@plt+0x3a70>
  405da0:	mov	x0, x19
  405da4:	bl	4019d0 <_Unwind_Resume@plt>
  405da8:	ldr	x19, [sp, #16]
  405dac:	ldp	x29, x30, [sp], #80
  405db0:	ret
  405db4:	stp	x29, x30, [sp, #-112]!
  405db8:	mov	x29, sp
  405dbc:	stp	x19, x20, [sp, #16]
  405dc0:	strb	wzr, [sp, #111]
  405dc4:	add	x0, sp, #0x38
  405dc8:	bl	40541c <sqrt@plt+0x39dc>
  405dcc:	bl	408604 <sqrt@plt+0x6bc4>
  405dd0:	str	w0, [sp, #48]
  405dd4:	mov	x0, #0x18                  	// #24
  405dd8:	bl	413cf0 <_Znwm@@Base>
  405ddc:	mov	x19, x0
  405de0:	mov	x0, x19
  405de4:	bl	4051dc <sqrt@plt+0x379c>
  405de8:	str	x19, [sp, #88]
  405dec:	ldrb	w0, [sp, #111]
  405df0:	cmp	w0, #0x0
  405df4:	b.ne	406044 <sqrt@plt+0x4604>  // b.any
  405df8:	add	x0, sp, #0x38
  405dfc:	bl	4056dc <sqrt@plt+0x3c9c>
  405e00:	ldr	w0, [sp, #48]
  405e04:	bl	408634 <sqrt@plt+0x6bf4>
  405e08:	and	w0, w0, #0xff
  405e0c:	cmp	w0, #0x0
  405e10:	b.eq	405e20 <sqrt@plt+0x43e0>  // b.none
  405e14:	bl	408604 <sqrt@plt+0x6bc4>
  405e18:	str	w0, [sp, #48]
  405e1c:	b	405e00 <sqrt@plt+0x43c0>
  405e20:	add	x0, sp, #0x30
  405e24:	mov	w1, #0x2d                  	// #45
  405e28:	bl	40847c <sqrt@plt+0x6a3c>
  405e2c:	and	w0, w0, #0xff
  405e30:	cmp	w0, #0x0
  405e34:	b.eq	405e8c <sqrt@plt+0x444c>  // b.none
  405e38:	bl	408604 <sqrt@plt+0x6bc4>
  405e3c:	str	w0, [sp, #40]
  405e40:	add	x0, sp, #0x28
  405e44:	bl	408590 <sqrt@plt+0x6b50>
  405e48:	sub	w0, w0, #0x30
  405e4c:	cmp	w0, #0x9
  405e50:	cset	w0, ls  // ls = plast
  405e54:	and	w0, w0, #0xff
  405e58:	cmp	w0, #0x0
  405e5c:	cset	w0, ne  // ne = any
  405e60:	and	w0, w0, #0xff
  405e64:	cmp	w0, #0x0
  405e68:	b.eq	405e84 <sqrt@plt+0x4444>  // b.none
  405e6c:	add	x0, sp, #0x38
  405e70:	ldr	w1, [sp, #48]
  405e74:	bl	4054e4 <sqrt@plt+0x3aa4>
  405e78:	ldr	w0, [sp, #40]
  405e7c:	str	w0, [sp, #48]
  405e80:	b	405e8c <sqrt@plt+0x444c>
  405e84:	ldr	w0, [sp, #40]
  405e88:	bl	4086b8 <sqrt@plt+0x6c78>
  405e8c:	add	x0, sp, #0x30
  405e90:	bl	408590 <sqrt@plt+0x6b50>
  405e94:	sub	w0, w0, #0x30
  405e98:	cmp	w0, #0x9
  405e9c:	cset	w0, ls  // ls = plast
  405ea0:	and	w0, w0, #0xff
  405ea4:	cmp	w0, #0x0
  405ea8:	cset	w0, ne  // ne = any
  405eac:	and	w0, w0, #0xff
  405eb0:	cmp	w0, #0x0
  405eb4:	b.eq	405ed0 <sqrt@plt+0x4490>  // b.none
  405eb8:	add	x0, sp, #0x38
  405ebc:	ldr	w1, [sp, #48]
  405ec0:	bl	4054e4 <sqrt@plt+0x3aa4>
  405ec4:	bl	408604 <sqrt@plt+0x6bc4>
  405ec8:	str	w0, [sp, #48]
  405ecc:	b	405e8c <sqrt@plt+0x444c>
  405ed0:	add	x0, sp, #0x38
  405ed4:	bl	4085e0 <sqrt@plt+0x6ba0>
  405ed8:	and	w0, w0, #0xff
  405edc:	eor	w0, w0, #0x1
  405ee0:	and	w0, w0, #0xff
  405ee4:	cmp	w0, #0x0
  405ee8:	b.eq	405f90 <sqrt@plt+0x4550>  // b.none
  405eec:	add	x0, sp, #0x38
  405ef0:	bl	40563c <sqrt@plt+0x3bfc>
  405ef4:	str	x0, [sp, #80]
  405ef8:	bl	4018c0 <__errno_location@plt>
  405efc:	str	wzr, [x0]
  405f00:	mov	w2, #0xa                   	// #10
  405f04:	mov	x1, #0x0                   	// #0
  405f08:	ldr	x0, [sp, #80]
  405f0c:	bl	401750 <strtol@plt>
  405f10:	str	x0, [sp, #96]
  405f14:	bl	4018c0 <__errno_location@plt>
  405f18:	ldr	w0, [x0]
  405f1c:	cmp	w0, #0x0
  405f20:	b.ne	405f44 <sqrt@plt+0x4504>  // b.any
  405f24:	ldr	x1, [sp, #96]
  405f28:	mov	x0, #0x7fffffff            	// #2147483647
  405f2c:	cmp	x1, x0
  405f30:	b.gt	405f44 <sqrt@plt+0x4504>
  405f34:	ldr	x1, [sp, #96]
  405f38:	mov	x0, #0xffffffff80000001    	// #-2147483647
  405f3c:	cmp	x1, x0
  405f40:	b.ge	405f6c <sqrt@plt+0x452c>  // b.tcont
  405f44:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  405f48:	add	x3, x0, #0x0
  405f4c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  405f50:	add	x2, x0, #0x0
  405f54:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  405f58:	add	x1, x0, #0x0
  405f5c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  405f60:	add	x0, x0, #0x1e0
  405f64:	bl	40b5a0 <sqrt@plt+0x9b60>
  405f68:	str	xzr, [sp, #96]
  405f6c:	ldr	x0, [sp, #96]
  405f70:	mov	w1, w0
  405f74:	ldr	x0, [sp, #88]
  405f78:	bl	4052fc <sqrt@plt+0x38bc>
  405f7c:	ldr	x0, [sp, #80]
  405f80:	cmp	x0, #0x0
  405f84:	b.eq	405f90 <sqrt@plt+0x4550>  // b.none
  405f88:	ldr	x0, [sp, #80]
  405f8c:	bl	4018b0 <_ZdaPv@plt>
  405f90:	add	x0, sp, #0x30
  405f94:	bl	408590 <sqrt@plt+0x6b50>
  405f98:	cmp	w0, #0x23
  405f9c:	b.eq	405fdc <sqrt@plt+0x459c>  // b.none
  405fa0:	cmp	w0, #0x23
  405fa4:	b.gt	40600c <sqrt@plt+0x45cc>
  405fa8:	cmp	w0, #0x20
  405fac:	b.eq	40603c <sqrt@plt+0x45fc>  // b.none
  405fb0:	cmp	w0, #0x20
  405fb4:	b.gt	40600c <sqrt@plt+0x45cc>
  405fb8:	cmp	w0, #0xa
  405fbc:	b.eq	405fec <sqrt@plt+0x45ac>  // b.none
  405fc0:	cmp	w0, #0xa
  405fc4:	b.gt	40600c <sqrt@plt+0x45cc>
  405fc8:	cmn	w0, #0x1
  405fcc:	b.eq	406000 <sqrt@plt+0x45c0>  // b.none
  405fd0:	cmp	w0, #0x9
  405fd4:	b.eq	40603c <sqrt@plt+0x45fc>  // b.none
  405fd8:	b	40600c <sqrt@plt+0x45cc>
  405fdc:	bl	406858 <sqrt@plt+0x4e18>
  405fe0:	mov	w0, #0x1                   	// #1
  405fe4:	strb	w0, [sp, #111]
  405fe8:	b	406040 <sqrt@plt+0x4600>
  405fec:	mov	w0, #0x1                   	// #1
  405ff0:	strb	w0, [sp, #111]
  405ff4:	ldr	w0, [sp, #48]
  405ff8:	bl	4086b8 <sqrt@plt+0x6c78>
  405ffc:	b	406040 <sqrt@plt+0x4600>
  406000:	mov	w0, #0x1                   	// #1
  406004:	strb	w0, [sp, #111]
  406008:	b	406040 <sqrt@plt+0x4600>
  40600c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  406010:	add	x3, x0, #0x0
  406014:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  406018:	add	x2, x0, #0x0
  40601c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  406020:	add	x1, x0, #0x0
  406024:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  406028:	add	x0, x0, #0x1a0
  40602c:	bl	40b5a0 <sqrt@plt+0x9b60>
  406030:	mov	w0, #0x1                   	// #1
  406034:	strb	w0, [sp, #111]
  406038:	b	406040 <sqrt@plt+0x4600>
  40603c:	nop
  406040:	b	405dec <sqrt@plt+0x43ac>
  406044:	ldr	x19, [sp, #88]
  406048:	add	x0, sp, #0x38
  40604c:	bl	4054b0 <sqrt@plt+0x3a70>
  406050:	mov	x0, x19
  406054:	b	406084 <sqrt@plt+0x4644>
  406058:	mov	x20, x0
  40605c:	mov	x1, #0x18                  	// #24
  406060:	mov	x0, x19
  406064:	bl	413dac <_ZdlPvm@@Base>
  406068:	mov	x19, x20
  40606c:	b	406074 <sqrt@plt+0x4634>
  406070:	mov	x19, x0
  406074:	add	x0, sp, #0x38
  406078:	bl	4054b0 <sqrt@plt+0x3a70>
  40607c:	mov	x0, x19
  406080:	bl	4019d0 <_Unwind_Resume@plt>
  406084:	ldp	x19, x20, [sp, #16]
  406088:	ldp	x29, x30, [sp], #112
  40608c:	ret
  406090:	stp	x29, x30, [sp, #-80]!
  406094:	mov	x29, sp
  406098:	str	x19, [sp, #16]
  40609c:	add	x0, sp, #0x28
  4060a0:	bl	40541c <sqrt@plt+0x39dc>
  4060a4:	bl	406184 <sqrt@plt+0x4744>
  4060a8:	str	w0, [sp, #32]
  4060ac:	ldr	w0, [sp, #32]
  4060b0:	bl	408634 <sqrt@plt+0x6bf4>
  4060b4:	and	w0, w0, #0xff
  4060b8:	eor	w0, w0, #0x1
  4060bc:	and	w0, w0, #0xff
  4060c0:	cmp	w0, #0x0
  4060c4:	b.eq	406118 <sqrt@plt+0x46d8>  // b.none
  4060c8:	add	x0, sp, #0x40
  4060cc:	mov	w1, #0xa                   	// #10
  4060d0:	bl	408458 <sqrt@plt+0x6a18>
  4060d4:	add	x0, sp, #0x20
  4060d8:	ldr	w1, [sp, #64]
  4060dc:	bl	408560 <sqrt@plt+0x6b20>
  4060e0:	and	w0, w0, #0xff
  4060e4:	cmp	w0, #0x0
  4060e8:	b.eq	406118 <sqrt@plt+0x46d8>  // b.none
  4060ec:	add	x0, sp, #0x48
  4060f0:	mov	w1, #0xffffffff            	// #-1
  4060f4:	bl	408458 <sqrt@plt+0x6a18>
  4060f8:	add	x0, sp, #0x20
  4060fc:	ldr	w1, [sp, #72]
  406100:	bl	408560 <sqrt@plt+0x6b20>
  406104:	and	w0, w0, #0xff
  406108:	cmp	w0, #0x0
  40610c:	b.eq	406118 <sqrt@plt+0x46d8>  // b.none
  406110:	mov	w0, #0x1                   	// #1
  406114:	b	40611c <sqrt@plt+0x46dc>
  406118:	mov	w0, #0x0                   	// #0
  40611c:	cmp	w0, #0x0
  406120:	b.eq	40613c <sqrt@plt+0x46fc>  // b.none
  406124:	add	x0, sp, #0x28
  406128:	ldr	w1, [sp, #32]
  40612c:	bl	4054e4 <sqrt@plt+0x3aa4>
  406130:	bl	408604 <sqrt@plt+0x6bc4>
  406134:	str	w0, [sp, #32]
  406138:	b	4060ac <sqrt@plt+0x466c>
  40613c:	ldr	w0, [sp, #32]
  406140:	bl	4086b8 <sqrt@plt+0x6c78>
  406144:	add	x0, sp, #0x28
  406148:	bl	40563c <sqrt@plt+0x3bfc>
  40614c:	mov	x19, x0
  406150:	nop
  406154:	add	x0, sp, #0x28
  406158:	bl	4054b0 <sqrt@plt+0x3a70>
  40615c:	mov	x0, x19
  406160:	b	406178 <sqrt@plt+0x4738>
  406164:	mov	x19, x0
  406168:	add	x0, sp, #0x28
  40616c:	bl	4054b0 <sqrt@plt+0x3a70>
  406170:	mov	x0, x19
  406174:	bl	4019d0 <_Unwind_Resume@plt>
  406178:	ldr	x19, [sp, #16]
  40617c:	ldp	x29, x30, [sp], #80
  406180:	ret
  406184:	stp	x29, x30, [sp, #-32]!
  406188:	mov	x29, sp
  40618c:	add	x0, sp, #0x18
  406190:	bl	40843c <sqrt@plt+0x69fc>
  406194:	bl	408604 <sqrt@plt+0x6bc4>
  406198:	str	w0, [sp, #24]
  40619c:	add	x0, sp, #0x18
  4061a0:	bl	408590 <sqrt@plt+0x6b50>
  4061a4:	cmp	w0, #0x20
  4061a8:	b.eq	40620c <sqrt@plt+0x47cc>  // b.none
  4061ac:	cmp	w0, #0x20
  4061b0:	b.gt	406204 <sqrt@plt+0x47c4>
  4061b4:	cmp	w0, #0xa
  4061b8:	b.eq	4061d8 <sqrt@plt+0x4798>  // b.none
  4061bc:	cmp	w0, #0xa
  4061c0:	b.gt	406204 <sqrt@plt+0x47c4>
  4061c4:	cmn	w0, #0x1
  4061c8:	b.eq	4061d8 <sqrt@plt+0x4798>  // b.none
  4061cc:	cmp	w0, #0x9
  4061d0:	b.ne	406204 <sqrt@plt+0x47c4>  // b.any
  4061d4:	b	40620c <sqrt@plt+0x47cc>
  4061d8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4061dc:	add	x3, x0, #0x0
  4061e0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4061e4:	add	x2, x0, #0x0
  4061e8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4061ec:	add	x1, x0, #0x0
  4061f0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  4061f4:	add	x0, x0, #0x208
  4061f8:	bl	40b5a0 <sqrt@plt+0x9b60>
  4061fc:	ldr	w0, [sp, #24]
  406200:	b	406214 <sqrt@plt+0x47d4>
  406204:	ldr	w0, [sp, #24]
  406208:	b	406214 <sqrt@plt+0x47d4>
  40620c:	nop
  406210:	b	406194 <sqrt@plt+0x4754>
  406214:	ldp	x29, x30, [sp], #32
  406218:	ret
  40621c:	stp	x29, x30, [sp, #-32]!
  406220:	mov	x29, sp
  406224:	add	x0, sp, #0x18
  406228:	bl	40843c <sqrt@plt+0x69fc>
  40622c:	bl	408604 <sqrt@plt+0x6bc4>
  406230:	str	w0, [sp, #24]
  406234:	add	x0, sp, #0x18
  406238:	bl	408590 <sqrt@plt+0x6b50>
  40623c:	cmp	w0, #0x23
  406240:	b.eq	40628c <sqrt@plt+0x484c>  // b.none
  406244:	cmp	w0, #0x23
  406248:	b.gt	406294 <sqrt@plt+0x4854>
  40624c:	cmp	w0, #0x20
  406250:	b.eq	40629c <sqrt@plt+0x485c>  // b.none
  406254:	cmp	w0, #0x20
  406258:	b.gt	406294 <sqrt@plt+0x4854>
  40625c:	cmp	w0, #0x9
  406260:	b.eq	40629c <sqrt@plt+0x485c>  // b.none
  406264:	cmp	w0, #0xa
  406268:	b.ne	406294 <sqrt@plt+0x4854>  // b.any
  40626c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406270:	add	x0, x0, #0x490
  406274:	ldr	w0, [x0]
  406278:	add	w1, w0, #0x1
  40627c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406280:	add	x0, x0, #0x490
  406284:	str	w1, [x0]
  406288:	b	4062a0 <sqrt@plt+0x4860>
  40628c:	bl	4065e4 <sqrt@plt+0x4ba4>
  406290:	b	4062a0 <sqrt@plt+0x4860>
  406294:	ldr	w0, [sp, #24]
  406298:	b	4062a4 <sqrt@plt+0x4864>
  40629c:	nop
  4062a0:	b	40622c <sqrt@plt+0x47ec>
  4062a4:	ldp	x29, x30, [sp], #32
  4062a8:	ret
  4062ac:	stp	x29, x30, [sp, #-48]!
  4062b0:	mov	x29, sp
  4062b4:	str	x0, [sp, #24]
  4062b8:	ldr	x0, [sp, #24]
  4062bc:	bl	408424 <sqrt@plt+0x69e4>
  4062c0:	str	x0, [sp, #32]
  4062c4:	str	xzr, [sp, #40]
  4062c8:	ldr	x1, [sp, #40]
  4062cc:	ldr	x0, [sp, #32]
  4062d0:	cmp	x1, x0
  4062d4:	b.cs	40631c <sqrt@plt+0x48dc>  // b.hs, b.nlast
  4062d8:	ldr	x1, [sp, #40]
  4062dc:	ldr	x0, [sp, #24]
  4062e0:	bl	4083a4 <sqrt@plt+0x6964>
  4062e4:	mov	w2, w0
  4062e8:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4062ec:	add	x0, x0, #0x4b8
  4062f0:	ldr	x0, [x0]
  4062f4:	ldr	w1, [x0, #8]
  4062f8:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4062fc:	add	x0, x0, #0x4b8
  406300:	ldr	x0, [x0]
  406304:	add	w1, w2, w1
  406308:	str	w1, [x0, #8]
  40630c:	ldr	x0, [sp, #40]
  406310:	add	x0, x0, #0x2
  406314:	str	x0, [sp, #40]
  406318:	b	4062c8 <sqrt@plt+0x4888>
  40631c:	mov	x0, #0x1                   	// #1
  406320:	str	x0, [sp, #40]
  406324:	ldr	x1, [sp, #40]
  406328:	ldr	x0, [sp, #32]
  40632c:	cmp	x1, x0
  406330:	b.cs	406378 <sqrt@plt+0x4938>  // b.hs, b.nlast
  406334:	ldr	x1, [sp, #40]
  406338:	ldr	x0, [sp, #24]
  40633c:	bl	4083a4 <sqrt@plt+0x6964>
  406340:	mov	w2, w0
  406344:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406348:	add	x0, x0, #0x4b8
  40634c:	ldr	x0, [x0]
  406350:	ldr	w1, [x0, #12]
  406354:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406358:	add	x0, x0, #0x4b8
  40635c:	ldr	x0, [x0]
  406360:	add	w1, w2, w1
  406364:	str	w1, [x0, #12]
  406368:	ldr	x0, [sp, #40]
  40636c:	add	x0, x0, #0x2
  406370:	str	x0, [sp, #40]
  406374:	b	406324 <sqrt@plt+0x48e4>
  406378:	nop
  40637c:	ldp	x29, x30, [sp], #48
  406380:	ret
  406384:	stp	x29, x30, [sp, #-48]!
  406388:	mov	x29, sp
  40638c:	str	x0, [sp, #24]
  406390:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  406394:	add	x1, x0, #0x220
  406398:	ldr	x0, [sp, #24]
  40639c:	bl	401900 <strcmp@plt>
  4063a0:	cmp	w0, #0x0
  4063a4:	b.ne	4063b8 <sqrt@plt+0x4978>  // b.any
  4063a8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  4063ac:	add	x0, x0, #0x228
  4063b0:	str	x0, [sp, #40]
  4063b4:	b	4063c0 <sqrt@plt+0x4980>
  4063b8:	ldr	x0, [sp, #24]
  4063bc:	str	x0, [sp, #40]
  4063c0:	ldr	x0, [sp, #40]
  4063c4:	bl	4016e0 <strlen@plt>
  4063c8:	add	x0, x0, #0x1
  4063cc:	str	x0, [sp, #32]
  4063d0:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4063d4:	add	x0, x0, #0x480
  4063d8:	ldr	x0, [x0]
  4063dc:	cmp	x0, #0x0
  4063e0:	b.eq	4063f4 <sqrt@plt+0x49b4>  // b.none
  4063e4:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4063e8:	add	x0, x0, #0x480
  4063ec:	ldr	x0, [x0]
  4063f0:	bl	401760 <free@plt>
  4063f4:	ldr	x0, [sp, #32]
  4063f8:	bl	401930 <malloc@plt>
  4063fc:	mov	x1, x0
  406400:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406404:	add	x0, x0, #0x480
  406408:	str	x1, [x0]
  40640c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406410:	add	x0, x0, #0x480
  406414:	ldr	x0, [x0]
  406418:	cmp	x0, #0x0
  40641c:	b.ne	406444 <sqrt@plt+0x4a04>  // b.any
  406420:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  406424:	add	x3, x0, #0x0
  406428:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40642c:	add	x2, x0, #0x0
  406430:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  406434:	add	x1, x0, #0x0
  406438:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40643c:	add	x0, x0, #0x240
  406440:	bl	40b618 <sqrt@plt+0x9bd8>
  406444:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406448:	add	x0, x0, #0x480
  40644c:	ldr	x0, [x0]
  406450:	ldr	x2, [sp, #32]
  406454:	ldr	x1, [sp, #40]
  406458:	bl	401820 <strncpy@plt>
  40645c:	nop
  406460:	ldp	x29, x30, [sp], #48
  406464:	ret
  406468:	stp	x29, x30, [sp, #-48]!
  40646c:	mov	x29, sp
  406470:	str	x0, [sp, #24]
  406474:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  406478:	add	x1, x0, #0x220
  40647c:	ldr	x0, [sp, #24]
  406480:	bl	401900 <strcmp@plt>
  406484:	cmp	w0, #0x0
  406488:	b.ne	40649c <sqrt@plt+0x4a5c>  // b.any
  40648c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  406490:	add	x0, x0, #0x228
  406494:	str	x0, [sp, #40]
  406498:	b	4064a4 <sqrt@plt+0x4a64>
  40649c:	ldr	x0, [sp, #24]
  4064a0:	str	x0, [sp, #40]
  4064a4:	ldr	x0, [sp, #40]
  4064a8:	bl	4016e0 <strlen@plt>
  4064ac:	add	x0, x0, #0x1
  4064b0:	str	x0, [sp, #32]
  4064b4:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4064b8:	add	x0, x0, #0x488
  4064bc:	ldr	x0, [x0]
  4064c0:	cmp	x0, #0x0
  4064c4:	b.eq	4064d8 <sqrt@plt+0x4a98>  // b.none
  4064c8:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4064cc:	add	x0, x0, #0x488
  4064d0:	ldr	x0, [x0]
  4064d4:	bl	401760 <free@plt>
  4064d8:	ldr	x0, [sp, #32]
  4064dc:	bl	401930 <malloc@plt>
  4064e0:	mov	x1, x0
  4064e4:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4064e8:	add	x0, x0, #0x488
  4064ec:	str	x1, [x0]
  4064f0:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4064f4:	add	x0, x0, #0x488
  4064f8:	ldr	x0, [x0]
  4064fc:	cmp	x0, #0x0
  406500:	b.ne	406528 <sqrt@plt+0x4ae8>  // b.any
  406504:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  406508:	add	x3, x0, #0x0
  40650c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  406510:	add	x2, x0, #0x0
  406514:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  406518:	add	x1, x0, #0x0
  40651c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  406520:	add	x0, x0, #0x240
  406524:	bl	40b618 <sqrt@plt+0x9bd8>
  406528:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40652c:	add	x0, x0, #0x488
  406530:	ldr	x0, [x0]
  406534:	ldr	x2, [sp, #32]
  406538:	ldr	x1, [sp, #40]
  40653c:	bl	401820 <strncpy@plt>
  406540:	nop
  406544:	ldp	x29, x30, [sp], #48
  406548:	ret
  40654c:	stp	x29, x30, [sp, #-80]!
  406550:	mov	x29, sp
  406554:	stp	x19, x20, [sp, #16]
  406558:	str	x21, [sp, #32]
  40655c:	str	w0, [sp, #56]
  406560:	str	x1, [sp, #48]
  406564:	ldr	x0, [sp, #48]
  406568:	bl	408424 <sqrt@plt+0x69e4>
  40656c:	str	w0, [sp, #76]
  406570:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406574:	add	x0, x0, #0x4a0
  406578:	ldr	x20, [x0]
  40657c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406580:	add	x0, x0, #0x4a0
  406584:	ldr	x0, [x0]
  406588:	ldr	x0, [x0]
  40658c:	add	x0, x0, #0x18
  406590:	ldr	x19, [x0]
  406594:	add	x0, sp, #0x38
  406598:	bl	408590 <sqrt@plt+0x6b50>
  40659c:	mov	w21, w0
  4065a0:	ldr	x0, [sp, #48]
  4065a4:	bl	40840c <sqrt@plt+0x69cc>
  4065a8:	mov	x1, x0
  4065ac:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4065b0:	add	x0, x0, #0x4b8
  4065b4:	ldr	x0, [x0]
  4065b8:	mov	x4, x0
  4065bc:	ldr	w3, [sp, #76]
  4065c0:	mov	x2, x1
  4065c4:	mov	w1, w21
  4065c8:	mov	x0, x20
  4065cc:	blr	x19
  4065d0:	nop
  4065d4:	ldp	x19, x20, [sp, #16]
  4065d8:	ldr	x21, [sp, #32]
  4065dc:	ldp	x29, x30, [sp], #80
  4065e0:	ret
  4065e4:	stp	x29, x30, [sp, #-32]!
  4065e8:	mov	x29, sp
  4065ec:	bl	408604 <sqrt@plt+0x6bc4>
  4065f0:	str	w0, [sp, #24]
  4065f4:	add	x0, sp, #0x18
  4065f8:	mov	w1, #0xa                   	// #10
  4065fc:	bl	40847c <sqrt@plt+0x6a3c>
  406600:	and	w0, w0, #0xff
  406604:	cmp	w0, #0x0
  406608:	b.eq	40662c <sqrt@plt+0x4bec>  // b.none
  40660c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406610:	add	x0, x0, #0x490
  406614:	ldr	w0, [x0]
  406618:	add	w1, w0, #0x1
  40661c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406620:	add	x0, x0, #0x490
  406624:	str	w1, [x0]
  406628:	b	406654 <sqrt@plt+0x4c14>
  40662c:	add	x0, sp, #0x18
  406630:	mov	w1, #0xffffffff            	// #-1
  406634:	bl	4084a8 <sqrt@plt+0x6a68>
  406638:	and	w0, w0, #0xff
  40663c:	cmp	w0, #0x0
  406640:	b.ne	406650 <sqrt@plt+0x4c10>  // b.any
  406644:	bl	408604 <sqrt@plt+0x6bc4>
  406648:	str	w0, [sp, #24]
  40664c:	b	4065f4 <sqrt@plt+0x4bb4>
  406650:	nop
  406654:	nop
  406658:	ldp	x29, x30, [sp], #32
  40665c:	ret
  406660:	stp	x29, x30, [sp, #-32]!
  406664:	mov	x29, sp
  406668:	mov	w0, #0x1                   	// #1
  40666c:	strb	w0, [sp, #31]
  406670:	bl	408604 <sqrt@plt+0x6bc4>
  406674:	str	w0, [sp, #24]
  406678:	ldr	w0, [sp, #24]
  40667c:	bl	408634 <sqrt@plt+0x6bf4>
  406680:	and	w0, w0, #0xff
  406684:	cmp	w0, #0x0
  406688:	b.eq	406698 <sqrt@plt+0x4c58>  // b.none
  40668c:	bl	408604 <sqrt@plt+0x6bc4>
  406690:	str	w0, [sp, #24]
  406694:	b	406678 <sqrt@plt+0x4c38>
  406698:	add	x0, sp, #0x18
  40669c:	bl	408590 <sqrt@plt+0x6b50>
  4066a0:	cmp	w0, #0x23
  4066a4:	b.eq	4066c4 <sqrt@plt+0x4c84>  // b.none
  4066a8:	cmp	w0, #0x23
  4066ac:	b.gt	4066ec <sqrt@plt+0x4cac>
  4066b0:	cmn	w0, #0x1
  4066b4:	b.eq	4066f8 <sqrt@plt+0x4cb8>  // b.none
  4066b8:	cmp	w0, #0xa
  4066bc:	b.eq	4066cc <sqrt@plt+0x4c8c>  // b.none
  4066c0:	b	4066ec <sqrt@plt+0x4cac>
  4066c4:	bl	4065e4 <sqrt@plt+0x4ba4>
  4066c8:	b	4066fc <sqrt@plt+0x4cbc>
  4066cc:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4066d0:	add	x0, x0, #0x490
  4066d4:	ldr	w0, [x0]
  4066d8:	add	w1, w0, #0x1
  4066dc:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4066e0:	add	x0, x0, #0x490
  4066e4:	str	w1, [x0]
  4066e8:	b	4066fc <sqrt@plt+0x4cbc>
  4066ec:	strb	wzr, [sp, #31]
  4066f0:	bl	4065e4 <sqrt@plt+0x4ba4>
  4066f4:	b	4066fc <sqrt@plt+0x4cbc>
  4066f8:	nop
  4066fc:	ldrb	w0, [sp, #31]
  406700:	ldp	x29, x30, [sp], #32
  406704:	ret
  406708:	stp	x29, x30, [sp, #-32]!
  40670c:	mov	x29, sp
  406710:	bl	406660 <sqrt@plt+0x4c20>
  406714:	and	w0, w0, #0xff
  406718:	strb	w0, [sp, #31]
  40671c:	ldrb	w0, [sp, #31]
  406720:	eor	w0, w0, #0x1
  406724:	and	w0, w0, #0xff
  406728:	cmp	w0, #0x0
  40672c:	b.eq	40678c <sqrt@plt+0x4d4c>  // b.none
  406730:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406734:	add	x0, x0, #0x490
  406738:	ldr	w0, [x0]
  40673c:	sub	w1, w0, #0x1
  406740:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406744:	add	x0, x0, #0x490
  406748:	str	w1, [x0]
  40674c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  406750:	add	x3, x0, #0x0
  406754:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  406758:	add	x2, x0, #0x0
  40675c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  406760:	add	x1, x0, #0x0
  406764:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  406768:	add	x0, x0, #0x148
  40676c:	bl	40b5a0 <sqrt@plt+0x9b60>
  406770:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406774:	add	x0, x0, #0x490
  406778:	ldr	w0, [x0]
  40677c:	add	w1, w0, #0x1
  406780:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406784:	add	x0, x0, #0x490
  406788:	str	w1, [x0]
  40678c:	nop
  406790:	ldp	x29, x30, [sp], #32
  406794:	ret
  406798:	stp	x29, x30, [sp, #-32]!
  40679c:	mov	x29, sp
  4067a0:	bl	406660 <sqrt@plt+0x4c20>
  4067a4:	and	w0, w0, #0xff
  4067a8:	strb	w0, [sp, #31]
  4067ac:	ldrb	w0, [sp, #31]
  4067b0:	eor	w0, w0, #0x1
  4067b4:	and	w0, w0, #0xff
  4067b8:	cmp	w0, #0x0
  4067bc:	b.eq	40681c <sqrt@plt+0x4ddc>  // b.none
  4067c0:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4067c4:	add	x0, x0, #0x490
  4067c8:	ldr	w0, [x0]
  4067cc:	sub	w1, w0, #0x1
  4067d0:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4067d4:	add	x0, x0, #0x490
  4067d8:	str	w1, [x0]
  4067dc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4067e0:	add	x3, x0, #0x0
  4067e4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4067e8:	add	x2, x0, #0x0
  4067ec:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4067f0:	add	x1, x0, #0x0
  4067f4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  4067f8:	add	x0, x0, #0x260
  4067fc:	bl	40b5dc <sqrt@plt+0x9b9c>
  406800:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406804:	add	x0, x0, #0x490
  406808:	ldr	w0, [x0]
  40680c:	add	w1, w0, #0x1
  406810:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406814:	add	x0, x0, #0x490
  406818:	str	w1, [x0]
  40681c:	nop
  406820:	ldp	x29, x30, [sp], #32
  406824:	ret
  406828:	stp	x29, x30, [sp, #-16]!
  40682c:	mov	x29, sp
  406830:	bl	406798 <sqrt@plt+0x4d58>
  406834:	nop
  406838:	ldp	x29, x30, [sp], #16
  40683c:	ret
  406840:	stp	x29, x30, [sp, #-16]!
  406844:	mov	x29, sp
  406848:	bl	406798 <sqrt@plt+0x4d58>
  40684c:	nop
  406850:	ldp	x29, x30, [sp], #16
  406854:	ret
  406858:	stp	x29, x30, [sp, #-32]!
  40685c:	mov	x29, sp
  406860:	bl	408604 <sqrt@plt+0x6bc4>
  406864:	str	w0, [sp, #24]
  406868:	add	x0, sp, #0x18
  40686c:	mov	w1, #0xa                   	// #10
  406870:	bl	40847c <sqrt@plt+0x6a3c>
  406874:	and	w0, w0, #0xff
  406878:	cmp	w0, #0x0
  40687c:	b.eq	40688c <sqrt@plt+0x4e4c>  // b.none
  406880:	ldr	w0, [sp, #24]
  406884:	bl	4086b8 <sqrt@plt+0x6c78>
  406888:	b	4068b4 <sqrt@plt+0x4e74>
  40688c:	add	x0, sp, #0x18
  406890:	mov	w1, #0xffffffff            	// #-1
  406894:	bl	4084a8 <sqrt@plt+0x6a68>
  406898:	and	w0, w0, #0xff
  40689c:	cmp	w0, #0x0
  4068a0:	b.ne	4068b0 <sqrt@plt+0x4e70>  // b.any
  4068a4:	bl	408604 <sqrt@plt+0x6bc4>
  4068a8:	str	w0, [sp, #24]
  4068ac:	b	406868 <sqrt@plt+0x4e28>
  4068b0:	nop
  4068b4:	ldp	x29, x30, [sp], #32
  4068b8:	ret
  4068bc:	stp	x29, x30, [sp, #-96]!
  4068c0:	mov	x29, sp
  4068c4:	str	x0, [sp, #24]
  4068c8:	str	wzr, [sp, #92]
  4068cc:	str	wzr, [sp, #88]
  4068d0:	str	wzr, [sp, #84]
  4068d4:	str	wzr, [sp, #80]
  4068d8:	str	wzr, [sp, #76]
  4068dc:	str	wzr, [sp, #72]
  4068e0:	str	wzr, [sp, #68]
  4068e4:	str	wzr, [sp, #64]
  4068e8:	bl	406184 <sqrt@plt+0x4744>
  4068ec:	str	w0, [sp, #40]
  4068f0:	add	x0, sp, #0x28
  4068f4:	bl	408590 <sqrt@plt+0x6b50>
  4068f8:	cmp	w0, #0x72
  4068fc:	b.eq	4069cc <sqrt@plt+0x4f8c>  // b.none
  406900:	cmp	w0, #0x72
  406904:	b.gt	4069fc <sqrt@plt+0x4fbc>
  406908:	cmp	w0, #0x6b
  40690c:	b.eq	406990 <sqrt@plt+0x4f50>  // b.none
  406910:	cmp	w0, #0x6b
  406914:	b.gt	4069fc <sqrt@plt+0x4fbc>
  406918:	cmp	w0, #0x67
  40691c:	b.eq	406978 <sqrt@plt+0x4f38>  // b.none
  406920:	cmp	w0, #0x67
  406924:	b.gt	4069fc <sqrt@plt+0x4fbc>
  406928:	cmp	w0, #0x63
  40692c:	b.eq	40693c <sqrt@plt+0x4efc>  // b.none
  406930:	cmp	w0, #0x64
  406934:	b.eq	40696c <sqrt@plt+0x4f2c>  // b.none
  406938:	b	4069fc <sqrt@plt+0x4fbc>
  40693c:	bl	40580c <sqrt@plt+0x3dcc>
  406940:	str	w0, [sp, #76]
  406944:	bl	40580c <sqrt@plt+0x3dcc>
  406948:	str	w0, [sp, #72]
  40694c:	bl	40580c <sqrt@plt+0x3dcc>
  406950:	str	w0, [sp, #68]
  406954:	ldr	w3, [sp, #68]
  406958:	ldr	w2, [sp, #72]
  40695c:	ldr	w1, [sp, #76]
  406960:	ldr	x0, [sp, #24]
  406964:	bl	4096f0 <sqrt@plt+0x7cb0>
  406968:	b	406a34 <sqrt@plt+0x4ff4>
  40696c:	ldr	x0, [sp, #24]
  406970:	bl	40965c <sqrt@plt+0x7c1c>
  406974:	b	406a34 <sqrt@plt+0x4ff4>
  406978:	bl	40580c <sqrt@plt+0x3dcc>
  40697c:	str	w0, [sp, #92]
  406980:	ldr	w1, [sp, #92]
  406984:	ldr	x0, [sp, #24]
  406988:	bl	4097fc <sqrt@plt+0x7dbc>
  40698c:	b	406a34 <sqrt@plt+0x4ff4>
  406990:	bl	40580c <sqrt@plt+0x3dcc>
  406994:	str	w0, [sp, #76]
  406998:	bl	40580c <sqrt@plt+0x3dcc>
  40699c:	str	w0, [sp, #72]
  4069a0:	bl	40580c <sqrt@plt+0x3dcc>
  4069a4:	str	w0, [sp, #68]
  4069a8:	bl	40580c <sqrt@plt+0x3dcc>
  4069ac:	str	w0, [sp, #64]
  4069b0:	ldr	w4, [sp, #64]
  4069b4:	ldr	w3, [sp, #68]
  4069b8:	ldr	w2, [sp, #72]
  4069bc:	ldr	w1, [sp, #76]
  4069c0:	ldr	x0, [sp, #24]
  4069c4:	bl	409768 <sqrt@plt+0x7d28>
  4069c8:	b	406a34 <sqrt@plt+0x4ff4>
  4069cc:	bl	40580c <sqrt@plt+0x3dcc>
  4069d0:	str	w0, [sp, #88]
  4069d4:	bl	40580c <sqrt@plt+0x3dcc>
  4069d8:	str	w0, [sp, #84]
  4069dc:	bl	40580c <sqrt@plt+0x3dcc>
  4069e0:	str	w0, [sp, #80]
  4069e4:	ldr	w3, [sp, #80]
  4069e8:	ldr	w2, [sp, #84]
  4069ec:	ldr	w1, [sp, #88]
  4069f0:	ldr	x0, [sp, #24]
  4069f4:	bl	409678 <sqrt@plt+0x7c38>
  4069f8:	b	406a34 <sqrt@plt+0x4ff4>
  4069fc:	add	x0, sp, #0x28
  406a00:	bl	408590 <sqrt@plt+0x6b50>
  406a04:	mov	w1, w0
  406a08:	add	x0, sp, #0x30
  406a0c:	bl	40ae74 <sqrt@plt+0x9434>
  406a10:	add	x1, sp, #0x30
  406a14:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  406a18:	add	x3, x0, #0x0
  406a1c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  406a20:	add	x2, x0, #0x0
  406a24:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  406a28:	add	x0, x0, #0x2a8
  406a2c:	bl	40b5a0 <sqrt@plt+0x9b60>
  406a30:	nop
  406a34:	nop
  406a38:	ldp	x29, x30, [sp], #96
  406a3c:	ret
  406a40:	stp	x29, x30, [sp, #-112]!
  406a44:	mov	x29, sp
  406a48:	stp	x19, x20, [sp, #16]
  406a4c:	bl	406184 <sqrt@plt+0x4744>
  406a50:	str	w0, [sp, #32]
  406a54:	add	x0, sp, #0x20
  406a58:	bl	408590 <sqrt@plt+0x6b50>
  406a5c:	cmp	w0, #0x74
  406a60:	b.eq	406ec8 <sqrt@plt+0x5488>  // b.none
  406a64:	cmp	w0, #0x74
  406a68:	b.gt	406afc <sqrt@plt+0x50bc>
  406a6c:	cmp	w0, #0x70
  406a70:	b.eq	406e88 <sqrt@plt+0x5448>  // b.none
  406a74:	cmp	w0, #0x70
  406a78:	b.gt	406afc <sqrt@plt+0x50bc>
  406a7c:	cmp	w0, #0x6c
  406a80:	b.eq	406e44 <sqrt@plt+0x5404>  // b.none
  406a84:	cmp	w0, #0x6c
  406a88:	b.gt	406afc <sqrt@plt+0x50bc>
  406a8c:	cmp	w0, #0x66
  406a90:	b.eq	406cd0 <sqrt@plt+0x5290>  // b.none
  406a94:	cmp	w0, #0x66
  406a98:	b.gt	406afc <sqrt@plt+0x50bc>
  406a9c:	cmp	w0, #0x65
  406aa0:	b.eq	406c60 <sqrt@plt+0x5220>  // b.none
  406aa4:	cmp	w0, #0x65
  406aa8:	b.gt	406afc <sqrt@plt+0x50bc>
  406aac:	cmp	w0, #0x63
  406ab0:	b.eq	406b80 <sqrt@plt+0x5140>  // b.none
  406ab4:	cmp	w0, #0x63
  406ab8:	b.gt	406afc <sqrt@plt+0x50bc>
  406abc:	cmp	w0, #0x61
  406ac0:	b.eq	406b3c <sqrt@plt+0x50fc>  // b.none
  406ac4:	cmp	w0, #0x61
  406ac8:	b.gt	406afc <sqrt@plt+0x50bc>
  406acc:	cmp	w0, #0x50
  406ad0:	b.eq	406e88 <sqrt@plt+0x5448>  // b.none
  406ad4:	cmp	w0, #0x50
  406ad8:	b.gt	406afc <sqrt@plt+0x50bc>
  406adc:	cmp	w0, #0x46
  406ae0:	b.eq	406dec <sqrt@plt+0x53ac>  // b.none
  406ae4:	cmp	w0, #0x46
  406ae8:	b.gt	406afc <sqrt@plt+0x50bc>
  406aec:	cmp	w0, #0x43
  406af0:	b.eq	406bf0 <sqrt@plt+0x51b0>  // b.none
  406af4:	cmp	w0, #0x45
  406af8:	b.eq	406c60 <sqrt@plt+0x5220>  // b.none
  406afc:	bl	405a64 <sqrt@plt+0x4024>
  406b00:	str	x0, [sp, #40]
  406b04:	ldr	x1, [sp, #40]
  406b08:	ldr	w0, [sp, #32]
  406b0c:	bl	40654c <sqrt@plt+0x4b0c>
  406b10:	ldr	x0, [sp, #40]
  406b14:	bl	4062ac <sqrt@plt+0x486c>
  406b18:	ldr	x19, [sp, #40]
  406b1c:	cmp	x19, #0x0
  406b20:	b.eq	406f0c <sqrt@plt+0x54cc>  // b.none
  406b24:	mov	x0, x19
  406b28:	bl	4052c8 <sqrt@plt+0x3888>
  406b2c:	mov	x1, #0x18                  	// #24
  406b30:	mov	x0, x19
  406b34:	bl	413dac <_ZdlPvm@@Base>
  406b38:	b	406f0c <sqrt@plt+0x54cc>
  406b3c:	mov	x0, #0x4                   	// #4
  406b40:	bl	405868 <sqrt@plt+0x3e28>
  406b44:	str	x0, [sp, #72]
  406b48:	ldr	x1, [sp, #72]
  406b4c:	ldr	w0, [sp, #32]
  406b50:	bl	40654c <sqrt@plt+0x4b0c>
  406b54:	ldr	x0, [sp, #72]
  406b58:	bl	4062ac <sqrt@plt+0x486c>
  406b5c:	ldr	x19, [sp, #72]
  406b60:	cmp	x19, #0x0
  406b64:	b.eq	406f14 <sqrt@plt+0x54d4>  // b.none
  406b68:	mov	x0, x19
  406b6c:	bl	4052c8 <sqrt@plt+0x3888>
  406b70:	mov	x1, #0x18                  	// #24
  406b74:	mov	x0, x19
  406b78:	bl	413dac <_ZdlPvm@@Base>
  406b7c:	b	406f14 <sqrt@plt+0x54d4>
  406b80:	mov	x0, #0x1                   	// #1
  406b84:	bl	405868 <sqrt@plt+0x3e28>
  406b88:	str	x0, [sp, #80]
  406b8c:	ldr	x1, [sp, #80]
  406b90:	ldr	w0, [sp, #32]
  406b94:	bl	40654c <sqrt@plt+0x4b0c>
  406b98:	mov	x1, #0x0                   	// #0
  406b9c:	ldr	x0, [sp, #80]
  406ba0:	bl	4083a4 <sqrt@plt+0x6964>
  406ba4:	mov	w2, w0
  406ba8:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406bac:	add	x0, x0, #0x4b8
  406bb0:	ldr	x0, [x0]
  406bb4:	ldr	w1, [x0, #8]
  406bb8:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406bbc:	add	x0, x0, #0x4b8
  406bc0:	ldr	x0, [x0]
  406bc4:	add	w1, w2, w1
  406bc8:	str	w1, [x0, #8]
  406bcc:	ldr	x19, [sp, #80]
  406bd0:	cmp	x19, #0x0
  406bd4:	b.eq	406f1c <sqrt@plt+0x54dc>  // b.none
  406bd8:	mov	x0, x19
  406bdc:	bl	4052c8 <sqrt@plt+0x3888>
  406be0:	mov	x1, #0x18                  	// #24
  406be4:	mov	x0, x19
  406be8:	bl	413dac <_ZdlPvm@@Base>
  406bec:	b	406f1c <sqrt@plt+0x54dc>
  406bf0:	mov	x0, #0x1                   	// #1
  406bf4:	bl	405928 <sqrt@plt+0x3ee8>
  406bf8:	str	x0, [sp, #48]
  406bfc:	ldr	x1, [sp, #48]
  406c00:	ldr	w0, [sp, #32]
  406c04:	bl	40654c <sqrt@plt+0x4b0c>
  406c08:	mov	x1, #0x0                   	// #0
  406c0c:	ldr	x0, [sp, #48]
  406c10:	bl	4083a4 <sqrt@plt+0x6964>
  406c14:	mov	w2, w0
  406c18:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406c1c:	add	x0, x0, #0x4b8
  406c20:	ldr	x0, [x0]
  406c24:	ldr	w1, [x0, #8]
  406c28:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406c2c:	add	x0, x0, #0x4b8
  406c30:	ldr	x0, [x0]
  406c34:	add	w1, w2, w1
  406c38:	str	w1, [x0, #8]
  406c3c:	ldr	x19, [sp, #48]
  406c40:	cmp	x19, #0x0
  406c44:	b.eq	406f24 <sqrt@plt+0x54e4>  // b.none
  406c48:	mov	x0, x19
  406c4c:	bl	4052c8 <sqrt@plt+0x3888>
  406c50:	mov	x1, #0x18                  	// #24
  406c54:	mov	x0, x19
  406c58:	bl	413dac <_ZdlPvm@@Base>
  406c5c:	b	406f24 <sqrt@plt+0x54e4>
  406c60:	mov	x0, #0x2                   	// #2
  406c64:	bl	405868 <sqrt@plt+0x3e28>
  406c68:	str	x0, [sp, #56]
  406c6c:	ldr	x1, [sp, #56]
  406c70:	ldr	w0, [sp, #32]
  406c74:	bl	40654c <sqrt@plt+0x4b0c>
  406c78:	mov	x1, #0x0                   	// #0
  406c7c:	ldr	x0, [sp, #56]
  406c80:	bl	4083a4 <sqrt@plt+0x6964>
  406c84:	mov	w2, w0
  406c88:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406c8c:	add	x0, x0, #0x4b8
  406c90:	ldr	x0, [x0]
  406c94:	ldr	w1, [x0, #8]
  406c98:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406c9c:	add	x0, x0, #0x4b8
  406ca0:	ldr	x0, [x0]
  406ca4:	add	w1, w2, w1
  406ca8:	str	w1, [x0, #8]
  406cac:	ldr	x19, [sp, #56]
  406cb0:	cmp	x19, #0x0
  406cb4:	b.eq	406f2c <sqrt@plt+0x54ec>  // b.none
  406cb8:	mov	x0, x19
  406cbc:	bl	4052c8 <sqrt@plt+0x3888>
  406cc0:	mov	x1, #0x18                  	// #24
  406cc4:	mov	x0, x19
  406cc8:	bl	413dac <_ZdlPvm@@Base>
  406ccc:	b	406f2c <sqrt@plt+0x54ec>
  406cd0:	bl	405c0c <sqrt@plt+0x41cc>
  406cd4:	str	w0, [sp, #92]
  406cd8:	ldr	w0, [sp, #92]
  406cdc:	cmp	w0, #0x0
  406ce0:	b.lt	406d18 <sqrt@plt+0x52d8>  // b.tstop
  406ce4:	ldr	w0, [sp, #92]
  406ce8:	cmp	w0, #0x3e8
  406cec:	b.gt	406d18 <sqrt@plt+0x52d8>
  406cf0:	ldr	w0, [sp, #92]
  406cf4:	bl	4056f8 <sqrt@plt+0x3cb8>
  406cf8:	str	w0, [sp, #88]
  406cfc:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406d00:	add	x0, x0, #0x4b8
  406d04:	ldr	x0, [x0]
  406d08:	ldr	x0, [x0, #32]
  406d0c:	ldr	w1, [sp, #88]
  406d10:	bl	4097fc <sqrt@plt+0x7dbc>
  406d14:	b	406d7c <sqrt@plt+0x533c>
  406d18:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406d1c:	add	x0, x0, #0x4b8
  406d20:	ldr	x0, [x0]
  406d24:	ldr	x19, [x0, #32]
  406d28:	cmp	x19, #0x0
  406d2c:	b.eq	406d44 <sqrt@plt+0x5304>  // b.none
  406d30:	mov	x0, x19
  406d34:	bl	4093e0 <sqrt@plt+0x79a0>
  406d38:	mov	x1, #0x28                  	// #40
  406d3c:	mov	x0, x19
  406d40:	bl	413dac <_ZdlPvm@@Base>
  406d44:	mov	x0, #0x28                  	// #40
  406d48:	bl	413cf0 <_Znwm@@Base>
  406d4c:	mov	x19, x0
  406d50:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406d54:	add	x0, x0, #0x4b8
  406d58:	ldr	x0, [x0]
  406d5c:	ldr	x0, [x0, #24]
  406d60:	mov	x1, x0
  406d64:	mov	x0, x19
  406d68:	bl	409358 <sqrt@plt+0x7918>
  406d6c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406d70:	add	x0, x0, #0x4b8
  406d74:	ldr	x0, [x0]
  406d78:	str	x19, [x0, #32]
  406d7c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406d80:	add	x0, x0, #0x4a0
  406d84:	ldr	x3, [x0]
  406d88:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406d8c:	add	x0, x0, #0x4a0
  406d90:	ldr	x0, [x0]
  406d94:	ldr	x0, [x0]
  406d98:	add	x0, x0, #0x28
  406d9c:	ldr	x2, [x0]
  406da0:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406da4:	add	x0, x0, #0x4b8
  406da8:	ldr	x0, [x0]
  406dac:	mov	x1, x0
  406db0:	mov	x0, x3
  406db4:	blr	x2
  406db8:	bl	405c0c <sqrt@plt+0x41cc>
  406dbc:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406dc0:	add	x0, x0, #0x4b8
  406dc4:	ldr	x0, [x0]
  406dc8:	ldr	w2, [x0, #8]
  406dcc:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406dd0:	add	x0, x0, #0x4b8
  406dd4:	ldr	x0, [x0]
  406dd8:	ldr	w1, [sp, #92]
  406ddc:	add	w1, w2, w1
  406de0:	str	w1, [x0, #8]
  406de4:	bl	406840 <sqrt@plt+0x4e00>
  406de8:	b	406f48 <sqrt@plt+0x5508>
  406dec:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406df0:	add	x0, x0, #0x4b8
  406df4:	ldr	x0, [x0]
  406df8:	ldr	x0, [x0, #32]
  406dfc:	bl	4068bc <sqrt@plt+0x4e7c>
  406e00:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406e04:	add	x0, x0, #0x4a0
  406e08:	ldr	x3, [x0]
  406e0c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406e10:	add	x0, x0, #0x4a0
  406e14:	ldr	x0, [x0]
  406e18:	ldr	x0, [x0]
  406e1c:	add	x0, x0, #0x28
  406e20:	ldr	x2, [x0]
  406e24:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406e28:	add	x0, x0, #0x4b8
  406e2c:	ldr	x0, [x0]
  406e30:	mov	x1, x0
  406e34:	mov	x0, x3
  406e38:	blr	x2
  406e3c:	bl	406840 <sqrt@plt+0x4e00>
  406e40:	b	406f48 <sqrt@plt+0x5508>
  406e44:	mov	x0, #0x2                   	// #2
  406e48:	bl	405868 <sqrt@plt+0x3e28>
  406e4c:	str	x0, [sp, #96]
  406e50:	ldr	x1, [sp, #96]
  406e54:	ldr	w0, [sp, #32]
  406e58:	bl	40654c <sqrt@plt+0x4b0c>
  406e5c:	ldr	x0, [sp, #96]
  406e60:	bl	4062ac <sqrt@plt+0x486c>
  406e64:	ldr	x19, [sp, #96]
  406e68:	cmp	x19, #0x0
  406e6c:	b.eq	406f34 <sqrt@plt+0x54f4>  // b.none
  406e70:	mov	x0, x19
  406e74:	bl	4052c8 <sqrt@plt+0x3888>
  406e78:	mov	x1, #0x18                  	// #24
  406e7c:	mov	x0, x19
  406e80:	bl	413dac <_ZdlPvm@@Base>
  406e84:	b	406f34 <sqrt@plt+0x54f4>
  406e88:	bl	405a64 <sqrt@plt+0x4024>
  406e8c:	str	x0, [sp, #64]
  406e90:	ldr	x1, [sp, #64]
  406e94:	ldr	w0, [sp, #32]
  406e98:	bl	40654c <sqrt@plt+0x4b0c>
  406e9c:	ldr	x0, [sp, #64]
  406ea0:	bl	4062ac <sqrt@plt+0x486c>
  406ea4:	ldr	x19, [sp, #64]
  406ea8:	cmp	x19, #0x0
  406eac:	b.eq	406f3c <sqrt@plt+0x54fc>  // b.none
  406eb0:	mov	x0, x19
  406eb4:	bl	4052c8 <sqrt@plt+0x3888>
  406eb8:	mov	x1, #0x18                  	// #24
  406ebc:	mov	x0, x19
  406ec0:	bl	413dac <_ZdlPvm@@Base>
  406ec4:	b	406f3c <sqrt@plt+0x54fc>
  406ec8:	mov	x0, #0x1                   	// #1
  406ecc:	bl	405928 <sqrt@plt+0x3ee8>
  406ed0:	str	x0, [sp, #104]
  406ed4:	ldr	x1, [sp, #104]
  406ed8:	ldr	w0, [sp, #32]
  406edc:	bl	40654c <sqrt@plt+0x4b0c>
  406ee0:	ldr	x0, [sp, #104]
  406ee4:	bl	4062ac <sqrt@plt+0x486c>
  406ee8:	ldr	x19, [sp, #104]
  406eec:	cmp	x19, #0x0
  406ef0:	b.eq	406f44 <sqrt@plt+0x5504>  // b.none
  406ef4:	mov	x0, x19
  406ef8:	bl	4052c8 <sqrt@plt+0x3888>
  406efc:	mov	x1, #0x18                  	// #24
  406f00:	mov	x0, x19
  406f04:	bl	413dac <_ZdlPvm@@Base>
  406f08:	b	406f44 <sqrt@plt+0x5504>
  406f0c:	nop
  406f10:	b	406f64 <sqrt@plt+0x5524>
  406f14:	nop
  406f18:	b	406f64 <sqrt@plt+0x5524>
  406f1c:	nop
  406f20:	b	406f64 <sqrt@plt+0x5524>
  406f24:	nop
  406f28:	b	406f64 <sqrt@plt+0x5524>
  406f2c:	nop
  406f30:	b	406f64 <sqrt@plt+0x5524>
  406f34:	nop
  406f38:	b	406f64 <sqrt@plt+0x5524>
  406f3c:	nop
  406f40:	b	406f64 <sqrt@plt+0x5524>
  406f44:	nop
  406f48:	b	406f64 <sqrt@plt+0x5524>
  406f4c:	mov	x20, x0
  406f50:	mov	x1, #0x28                  	// #40
  406f54:	mov	x0, x19
  406f58:	bl	413dac <_ZdlPvm@@Base>
  406f5c:	mov	x0, x20
  406f60:	bl	4019d0 <_Unwind_Resume@plt>
  406f64:	ldp	x19, x20, [sp, #16]
  406f68:	ldp	x29, x30, [sp], #112
  406f6c:	ret
  406f70:	stp	x29, x30, [sp, #-112]!
  406f74:	mov	x29, sp
  406f78:	str	x19, [sp, #16]
  406f7c:	strb	wzr, [sp, #111]
  406f80:	bl	406090 <sqrt@plt+0x4650>
  406f84:	str	x0, [sp, #96]
  406f88:	ldr	x0, [sp, #96]
  406f8c:	ldrb	w0, [x0]
  406f90:	strb	w0, [sp, #95]
  406f94:	ldrb	w0, [sp, #95]
  406f98:	cmp	w0, #0x75
  406f9c:	b.eq	407200 <sqrt@plt+0x57c0>  // b.none
  406fa0:	cmp	w0, #0x75
  406fa4:	b.gt	407378 <sqrt@plt+0x5938>
  406fa8:	cmp	w0, #0x74
  406fac:	b.eq	4071cc <sqrt@plt+0x578c>  // b.none
  406fb0:	cmp	w0, #0x74
  406fb4:	b.gt	407378 <sqrt@plt+0x5938>
  406fb8:	cmp	w0, #0x73
  406fbc:	b.eq	4071a0 <sqrt@plt+0x5760>  // b.none
  406fc0:	cmp	w0, #0x73
  406fc4:	b.gt	407378 <sqrt@plt+0x5938>
  406fc8:	cmp	w0, #0x72
  406fcc:	b.eq	407174 <sqrt@plt+0x5734>  // b.none
  406fd0:	cmp	w0, #0x72
  406fd4:	b.gt	407378 <sqrt@plt+0x5938>
  406fd8:	cmp	w0, #0x70
  406fdc:	b.eq	40716c <sqrt@plt+0x572c>  // b.none
  406fe0:	cmp	w0, #0x70
  406fe4:	b.gt	407378 <sqrt@plt+0x5938>
  406fe8:	cmp	w0, #0x69
  406fec:	b.eq	407140 <sqrt@plt+0x5700>  // b.none
  406ff0:	cmp	w0, #0x69
  406ff4:	b.gt	407378 <sqrt@plt+0x5938>
  406ff8:	cmp	w0, #0x66
  406ffc:	b.eq	40704c <sqrt@plt+0x560c>  // b.none
  407000:	cmp	w0, #0x66
  407004:	b.gt	407378 <sqrt@plt+0x5938>
  407008:	cmp	w0, #0x58
  40700c:	b.eq	407268 <sqrt@plt+0x5828>  // b.none
  407010:	cmp	w0, #0x58
  407014:	b.gt	407378 <sqrt@plt+0x5938>
  407018:	cmp	w0, #0x54
  40701c:	b.eq	4071d4 <sqrt@plt+0x5794>  // b.none
  407020:	cmp	w0, #0x54
  407024:	b.gt	407378 <sqrt@plt+0x5938>
  407028:	cmp	w0, #0x53
  40702c:	b.eq	4071b0 <sqrt@plt+0x5770>  // b.none
  407030:	cmp	w0, #0x53
  407034:	b.gt	407378 <sqrt@plt+0x5938>
  407038:	cmp	w0, #0x46
  40703c:	b.eq	407090 <sqrt@plt+0x5650>  // b.none
  407040:	cmp	w0, #0x48
  407044:	b.eq	4070ec <sqrt@plt+0x56ac>  // b.none
  407048:	b	407378 <sqrt@plt+0x5938>
  40704c:	bl	405c0c <sqrt@plt+0x41cc>
  407050:	str	w0, [sp, #76]
  407054:	bl	406090 <sqrt@plt+0x4650>
  407058:	str	x0, [sp, #64]
  40705c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407060:	add	x0, x0, #0x4a0
  407064:	ldr	x0, [x0]
  407068:	ldr	x2, [sp, #64]
  40706c:	ldr	w1, [sp, #76]
  407070:	bl	4088f0 <sqrt@plt+0x6eb0>
  407074:	ldr	x0, [sp, #64]
  407078:	cmp	x0, #0x0
  40707c:	b.eq	407088 <sqrt@plt+0x5648>  // b.none
  407080:	ldr	x0, [sp, #64]
  407084:	bl	4018b0 <_ZdaPv@plt>
  407088:	bl	406840 <sqrt@plt+0x4e00>
  40708c:	b	4073b8 <sqrt@plt+0x5978>
  407090:	bl	405af8 <sqrt@plt+0x40b8>
  407094:	str	x0, [sp, #48]
  407098:	ldr	x0, [sp, #48]
  40709c:	cmp	x0, #0x0
  4070a0:	b.ne	4070cc <sqrt@plt+0x568c>  // b.any
  4070a4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4070a8:	add	x3, x0, #0x0
  4070ac:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4070b0:	add	x2, x0, #0x0
  4070b4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4070b8:	add	x1, x0, #0x0
  4070bc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  4070c0:	add	x0, x0, #0x2c8
  4070c4:	bl	40b5dc <sqrt@plt+0x9b9c>
  4070c8:	b	4073ac <sqrt@plt+0x596c>
  4070cc:	ldr	x0, [sp, #48]
  4070d0:	bl	406468 <sqrt@plt+0x4a28>
  4070d4:	ldr	x0, [sp, #48]
  4070d8:	cmp	x0, #0x0
  4070dc:	b.eq	4073ac <sqrt@plt+0x596c>  // b.none
  4070e0:	ldr	x0, [sp, #48]
  4070e4:	bl	4018b0 <_ZdaPv@plt>
  4070e8:	b	4073ac <sqrt@plt+0x596c>
  4070ec:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4070f0:	add	x0, x0, #0x4b8
  4070f4:	ldr	x19, [x0]
  4070f8:	bl	405c0c <sqrt@plt+0x41cc>
  4070fc:	str	w0, [x19, #16]
  407100:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407104:	add	x0, x0, #0x4b8
  407108:	ldr	x0, [x0]
  40710c:	ldr	w1, [x0, #16]
  407110:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407114:	add	x0, x0, #0x4b8
  407118:	ldr	x0, [x0]
  40711c:	ldr	w0, [x0, #4]
  407120:	cmp	w1, w0
  407124:	b.ne	407138 <sqrt@plt+0x56f8>  // b.any
  407128:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40712c:	add	x0, x0, #0x4b8
  407130:	ldr	x0, [x0]
  407134:	str	wzr, [x0, #16]
  407138:	bl	406840 <sqrt@plt+0x4e00>
  40713c:	b	4073b8 <sqrt@plt+0x5978>
  407140:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  407144:	add	x3, x0, #0x0
  407148:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40714c:	add	x2, x0, #0x0
  407150:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  407154:	add	x1, x0, #0x0
  407158:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40715c:	add	x0, x0, #0x2f0
  407160:	bl	40b5a0 <sqrt@plt+0x9b60>
  407164:	bl	406840 <sqrt@plt+0x4e00>
  407168:	b	4073b8 <sqrt@plt+0x5978>
  40716c:	bl	406840 <sqrt@plt+0x4e00>
  407170:	b	4073b8 <sqrt@plt+0x5978>
  407174:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  407178:	add	x3, x0, #0x0
  40717c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  407180:	add	x2, x0, #0x0
  407184:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  407188:	add	x1, x0, #0x0
  40718c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  407190:	add	x0, x0, #0x310
  407194:	bl	40b5a0 <sqrt@plt+0x9b60>
  407198:	bl	406840 <sqrt@plt+0x4e00>
  40719c:	b	4073b8 <sqrt@plt+0x5978>
  4071a0:	mov	w0, #0x1                   	// #1
  4071a4:	strb	w0, [sp, #111]
  4071a8:	bl	406840 <sqrt@plt+0x4e00>
  4071ac:	b	4073b8 <sqrt@plt+0x5978>
  4071b0:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4071b4:	add	x0, x0, #0x4b8
  4071b8:	ldr	x19, [x0]
  4071bc:	bl	405c0c <sqrt@plt+0x41cc>
  4071c0:	str	w0, [x19, #20]
  4071c4:	bl	406840 <sqrt@plt+0x4e00>
  4071c8:	b	4073b8 <sqrt@plt+0x5978>
  4071cc:	bl	406840 <sqrt@plt+0x4e00>
  4071d0:	b	4073b8 <sqrt@plt+0x5978>
  4071d4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4071d8:	add	x3, x0, #0x0
  4071dc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4071e0:	add	x2, x0, #0x0
  4071e4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4071e8:	add	x1, x0, #0x0
  4071ec:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  4071f0:	add	x0, x0, #0x330
  4071f4:	bl	40b5a0 <sqrt@plt+0x9b60>
  4071f8:	bl	4065e4 <sqrt@plt+0x4ba4>
  4071fc:	b	4073b8 <sqrt@plt+0x5978>
  407200:	bl	406090 <sqrt@plt+0x4650>
  407204:	str	x0, [sp, #80]
  407208:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40720c:	add	x0, x0, #0x4a0
  407210:	ldr	x5, [x0]
  407214:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407218:	add	x0, x0, #0x4a0
  40721c:	ldr	x0, [x0]
  407220:	ldr	x0, [x0]
  407224:	add	x0, x0, #0x50
  407228:	ldr	x4, [x0]
  40722c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407230:	add	x0, x0, #0x4b8
  407234:	ldr	x0, [x0]
  407238:	mov	w3, #0x75                  	// #117
  40723c:	mov	x2, x0
  407240:	ldr	x1, [sp, #80]
  407244:	mov	x0, x5
  407248:	blr	x4
  40724c:	ldr	x0, [sp, #80]
  407250:	cmp	x0, #0x0
  407254:	b.eq	407260 <sqrt@plt+0x5820>  // b.none
  407258:	ldr	x0, [sp, #80]
  40725c:	bl	4018b0 <_ZdaPv@plt>
  407260:	bl	406840 <sqrt@plt+0x4e00>
  407264:	b	4073b8 <sqrt@plt+0x5978>
  407268:	bl	405af8 <sqrt@plt+0x40b8>
  40726c:	str	x0, [sp, #56]
  407270:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407274:	add	x0, x0, #0x4b0
  407278:	ldr	w0, [x0]
  40727c:	cmp	w0, #0x0
  407280:	b.gt	4072ac <sqrt@plt+0x586c>
  407284:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  407288:	add	x3, x0, #0x0
  40728c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  407290:	add	x2, x0, #0x0
  407294:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  407298:	add	x1, x0, #0x0
  40729c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  4072a0:	add	x0, x0, #0x348
  4072a4:	bl	40b5a0 <sqrt@plt+0x9b60>
  4072a8:	b	407360 <sqrt@plt+0x5920>
  4072ac:	ldr	x0, [sp, #56]
  4072b0:	cmp	x0, #0x0
  4072b4:	b.eq	40731c <sqrt@plt+0x58dc>  // b.none
  4072b8:	mov	x2, #0x7                   	// #7
  4072bc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  4072c0:	add	x1, x0, #0x378
  4072c4:	ldr	x0, [sp, #56]
  4072c8:	bl	401800 <strncmp@plt>
  4072cc:	cmp	w0, #0x0
  4072d0:	b.ne	40731c <sqrt@plt+0x58dc>  // b.any
  4072d4:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4072d8:	add	x0, x0, #0x4a0
  4072dc:	ldr	x5, [x0]
  4072e0:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4072e4:	add	x0, x0, #0x4a0
  4072e8:	ldr	x0, [x0]
  4072ec:	ldr	x0, [x0]
  4072f0:	add	x0, x0, #0x58
  4072f4:	ldr	x4, [x0]
  4072f8:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4072fc:	add	x0, x0, #0x4b8
  407300:	ldr	x0, [x0]
  407304:	mov	w3, #0x70                  	// #112
  407308:	mov	x2, x0
  40730c:	ldr	x1, [sp, #56]
  407310:	mov	x0, x5
  407314:	blr	x4
  407318:	b	407360 <sqrt@plt+0x5920>
  40731c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407320:	add	x0, x0, #0x4a0
  407324:	ldr	x5, [x0]
  407328:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40732c:	add	x0, x0, #0x4a0
  407330:	ldr	x0, [x0]
  407334:	ldr	x0, [x0]
  407338:	add	x0, x0, #0x50
  40733c:	ldr	x4, [x0]
  407340:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407344:	add	x0, x0, #0x4b8
  407348:	ldr	x0, [x0]
  40734c:	mov	w3, #0x70                  	// #112
  407350:	mov	x2, x0
  407354:	ldr	x1, [sp, #56]
  407358:	mov	x0, x5
  40735c:	blr	x4
  407360:	ldr	x0, [sp, #56]
  407364:	cmp	x0, #0x0
  407368:	b.eq	4073b4 <sqrt@plt+0x5974>  // b.none
  40736c:	ldr	x0, [sp, #56]
  407370:	bl	4018b0 <_ZdaPv@plt>
  407374:	b	4073b4 <sqrt@plt+0x5974>
  407378:	add	x0, sp, #0x20
  40737c:	ldrb	w1, [sp, #95]
  407380:	bl	40aed4 <sqrt@plt+0x9494>
  407384:	add	x1, sp, #0x20
  407388:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40738c:	add	x3, x0, #0x0
  407390:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  407394:	add	x2, x0, #0x0
  407398:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40739c:	add	x0, x0, #0x380
  4073a0:	bl	40b5dc <sqrt@plt+0x9b9c>
  4073a4:	bl	4065e4 <sqrt@plt+0x4ba4>
  4073a8:	b	4073b8 <sqrt@plt+0x5978>
  4073ac:	nop
  4073b0:	b	4073b8 <sqrt@plt+0x5978>
  4073b4:	nop
  4073b8:	ldr	x0, [sp, #96]
  4073bc:	cmp	x0, #0x0
  4073c0:	b.eq	4073cc <sqrt@plt+0x598c>  // b.none
  4073c4:	ldr	x0, [sp, #96]
  4073c8:	bl	4018b0 <_ZdaPv@plt>
  4073cc:	ldrb	w0, [sp, #111]
  4073d0:	ldr	x19, [sp, #16]
  4073d4:	ldp	x29, x30, [sp], #112
  4073d8:	ret
  4073dc:	stp	x29, x30, [sp, #-272]!
  4073e0:	mov	x29, sp
  4073e4:	stp	x19, x20, [sp, #16]
  4073e8:	str	x0, [sp, #40]
  4073ec:	add	x0, sp, #0x58
  4073f0:	bl	40843c <sqrt@plt+0x69fc>
  4073f4:	strb	wzr, [sp, #271]
  4073f8:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4073fc:	add	x0, x0, #0x4b0
  407400:	str	wzr, [x0]
  407404:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407408:	add	x0, x0, #0x490
  40740c:	mov	w1, #0x1                   	// #1
  407410:	str	w1, [x0]
  407414:	ldr	x0, [sp, #40]
  407418:	ldrb	w0, [x0]
  40741c:	cmp	w0, #0x2d
  407420:	b.ne	407454 <sqrt@plt+0x5a14>  // b.any
  407424:	ldr	x0, [sp, #40]
  407428:	add	x0, x0, #0x1
  40742c:	ldrb	w0, [x0]
  407430:	cmp	w0, #0x0
  407434:	b.ne	407454 <sqrt@plt+0x5a14>  // b.any
  407438:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40743c:	add	x0, x0, #0x310
  407440:	ldr	x1, [x0]
  407444:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407448:	add	x0, x0, #0x4a8
  40744c:	str	x1, [x0]
  407450:	b	4074d0 <sqrt@plt+0x5a90>
  407454:	bl	4018c0 <__errno_location@plt>
  407458:	str	wzr, [x0]
  40745c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  407460:	add	x1, x0, #0x398
  407464:	ldr	x0, [sp, #40]
  407468:	bl	4018e0 <fopen@plt>
  40746c:	mov	x1, x0
  407470:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407474:	add	x0, x0, #0x4a8
  407478:	str	x1, [x0]
  40747c:	bl	4018c0 <__errno_location@plt>
  407480:	ldr	w0, [x0]
  407484:	cmp	w0, #0x0
  407488:	b.ne	4074a0 <sqrt@plt+0x5a60>  // b.any
  40748c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407490:	add	x0, x0, #0x4a8
  407494:	ldr	x0, [x0]
  407498:	cmp	x0, #0x0
  40749c:	b.ne	4074d0 <sqrt@plt+0x5a90>  // b.any
  4074a0:	add	x0, sp, #0x60
  4074a4:	ldr	x1, [sp, #40]
  4074a8:	bl	40ae10 <sqrt@plt+0x93d0>
  4074ac:	add	x1, sp, #0x60
  4074b0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4074b4:	add	x3, x0, #0x0
  4074b8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4074bc:	add	x2, x0, #0x0
  4074c0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  4074c4:	add	x0, x0, #0x3a0
  4074c8:	bl	40b5a0 <sqrt@plt+0x9b60>
  4074cc:	b	40836c <sqrt@plt+0x692c>
  4074d0:	ldr	x0, [sp, #40]
  4074d4:	bl	406384 <sqrt@plt+0x4944>
  4074d8:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4074dc:	add	x0, x0, #0x4b8
  4074e0:	ldr	x0, [x0]
  4074e4:	cmp	x0, #0x0
  4074e8:	b.eq	4074f0 <sqrt@plt+0x5ab0>  // b.none
  4074ec:	bl	40572c <sqrt@plt+0x3cec>
  4074f0:	mov	x0, #0x28                  	// #40
  4074f4:	bl	413cf0 <_Znwm@@Base>
  4074f8:	mov	x1, x0
  4074fc:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407500:	add	x0, x0, #0x4b8
  407504:	str	x1, [x0]
  407508:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  40750c:	add	x0, x0, #0x560
  407510:	ldr	x0, [x0]
  407514:	str	x0, [sp, #112]
  407518:	mov	x0, #0x28                  	// #40
  40751c:	bl	413cf0 <_Znwm@@Base>
  407520:	mov	x19, x0
  407524:	ldr	x1, [sp, #112]
  407528:	mov	x0, x19
  40752c:	bl	408378 <sqrt@plt+0x6938>
  407530:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407534:	add	x0, x0, #0x4b8
  407538:	ldr	x0, [x0]
  40753c:	str	x19, [x0, #24]
  407540:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  407544:	add	x0, x0, #0x560
  407548:	ldr	x0, [x0]
  40754c:	str	x0, [sp, #120]
  407550:	mov	x0, #0x28                  	// #40
  407554:	bl	413cf0 <_Znwm@@Base>
  407558:	mov	x19, x0
  40755c:	ldr	x1, [sp, #120]
  407560:	mov	x0, x19
  407564:	bl	408378 <sqrt@plt+0x6938>
  407568:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40756c:	add	x0, x0, #0x4b8
  407570:	ldr	x0, [x0]
  407574:	str	x19, [x0, #32]
  407578:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40757c:	add	x0, x0, #0x4b8
  407580:	ldr	x0, [x0]
  407584:	mov	w1, #0xffffffff            	// #-1
  407588:	str	w1, [x0]
  40758c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407590:	add	x0, x0, #0x4b8
  407594:	ldr	x0, [x0]
  407598:	str	wzr, [x0, #16]
  40759c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4075a0:	add	x0, x0, #0x4b8
  4075a4:	ldr	x0, [x0]
  4075a8:	mov	w1, #0xffffffff            	// #-1
  4075ac:	str	w1, [x0, #8]
  4075b0:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4075b4:	add	x0, x0, #0x4b8
  4075b8:	ldr	x0, [x0]
  4075bc:	str	wzr, [x0, #20]
  4075c0:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4075c4:	add	x0, x0, #0x4b8
  4075c8:	ldr	x0, [x0]
  4075cc:	str	wzr, [x0, #4]
  4075d0:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4075d4:	add	x0, x0, #0x4b8
  4075d8:	ldr	x0, [x0]
  4075dc:	mov	w1, #0xffffffff            	// #-1
  4075e0:	str	w1, [x0, #12]
  4075e4:	bl	40621c <sqrt@plt+0x47dc>
  4075e8:	str	w0, [sp, #88]
  4075ec:	add	x0, sp, #0x58
  4075f0:	bl	408590 <sqrt@plt+0x6b50>
  4075f4:	cmn	w0, #0x1
  4075f8:	cset	w0, eq  // eq = none
  4075fc:	and	w0, w0, #0xff
  407600:	cmp	w0, #0x0
  407604:	b.ne	408368 <sqrt@plt+0x6928>  // b.any
  407608:	add	x0, sp, #0x58
  40760c:	bl	408590 <sqrt@plt+0x6b50>
  407610:	cmp	w0, #0x78
  407614:	cset	w0, ne  // ne = any
  407618:	and	w0, w0, #0xff
  40761c:	cmp	w0, #0x0
  407620:	b.eq	407648 <sqrt@plt+0x5c08>  // b.none
  407624:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  407628:	add	x3, x0, #0x0
  40762c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  407630:	add	x2, x0, #0x0
  407634:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  407638:	add	x1, x0, #0x0
  40763c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  407640:	add	x0, x0, #0x3b8
  407644:	bl	40b618 <sqrt@plt+0x9bd8>
  407648:	bl	406090 <sqrt@plt+0x4650>
  40764c:	str	x0, [sp, #240]
  407650:	ldr	x0, [sp, #240]
  407654:	ldrb	w0, [x0]
  407658:	cmp	w0, #0x54
  40765c:	b.eq	407684 <sqrt@plt+0x5c44>  // b.none
  407660:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  407664:	add	x3, x0, #0x0
  407668:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40766c:	add	x2, x0, #0x0
  407670:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  407674:	add	x1, x0, #0x0
  407678:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40767c:	add	x0, x0, #0x3b8
  407680:	bl	40b618 <sqrt@plt+0x9bd8>
  407684:	ldr	x0, [sp, #240]
  407688:	cmp	x0, #0x0
  40768c:	b.eq	407698 <sqrt@plt+0x5c58>  // b.none
  407690:	ldr	x0, [sp, #240]
  407694:	bl	4018b0 <_ZdaPv@plt>
  407698:	bl	406090 <sqrt@plt+0x4650>
  40769c:	str	x0, [sp, #232]
  4076a0:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4076a4:	add	x0, x0, #0x4a0
  4076a8:	ldr	x0, [x0]
  4076ac:	cmp	x0, #0x0
  4076b0:	b.ne	407704 <sqrt@plt+0x5cc4>  // b.any
  4076b4:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4076b8:	add	x0, x0, #0x498
  4076bc:	ldr	x1, [sp, #232]
  4076c0:	str	x1, [x0]
  4076c4:	bl	40ef88 <sqrt@plt+0xd548>
  4076c8:	cmp	w0, #0x0
  4076cc:	cset	w0, eq  // eq = none
  4076d0:	and	w0, w0, #0xff
  4076d4:	cmp	w0, #0x0
  4076d8:	b.eq	40776c <sqrt@plt+0x5d2c>  // b.none
  4076dc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4076e0:	add	x3, x0, #0x0
  4076e4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4076e8:	add	x2, x0, #0x0
  4076ec:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4076f0:	add	x1, x0, #0x0
  4076f4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  4076f8:	add	x0, x0, #0x3d8
  4076fc:	bl	40b618 <sqrt@plt+0x9bd8>
  407700:	b	40776c <sqrt@plt+0x5d2c>
  407704:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407708:	add	x0, x0, #0x498
  40770c:	ldr	x0, [x0]
  407710:	cmp	x0, #0x0
  407714:	b.eq	407734 <sqrt@plt+0x5cf4>  // b.none
  407718:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40771c:	add	x0, x0, #0x498
  407720:	ldr	x0, [x0]
  407724:	ldr	x1, [sp, #232]
  407728:	bl	401900 <strcmp@plt>
  40772c:	cmp	w0, #0x0
  407730:	b.eq	407758 <sqrt@plt+0x5d18>  // b.none
  407734:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  407738:	add	x3, x0, #0x0
  40773c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  407740:	add	x2, x0, #0x0
  407744:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  407748:	add	x1, x0, #0x0
  40774c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  407750:	add	x0, x0, #0x400
  407754:	bl	40b618 <sqrt@plt+0x9bd8>
  407758:	ldr	x0, [sp, #232]
  40775c:	cmp	x0, #0x0
  407760:	b.eq	40776c <sqrt@plt+0x5d2c>  // b.none
  407764:	ldr	x0, [sp, #232]
  407768:	bl	4018b0 <_ZdaPv@plt>
  40776c:	bl	406840 <sqrt@plt+0x4e00>
  407770:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  407774:	add	x0, x0, #0x6e8
  407778:	ldr	w1, [x0]
  40777c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407780:	add	x0, x0, #0x4b8
  407784:	ldr	x2, [x0]
  407788:	mov	w0, w1
  40778c:	lsl	w0, w0, #2
  407790:	add	w0, w0, w1
  407794:	lsl	w0, w0, #1
  407798:	str	w0, [x2, #4]
  40779c:	bl	40621c <sqrt@plt+0x47dc>
  4077a0:	str	w0, [sp, #88]
  4077a4:	add	x0, sp, #0x58
  4077a8:	bl	408590 <sqrt@plt+0x6b50>
  4077ac:	cmp	w0, #0x78
  4077b0:	cset	w0, ne  // ne = any
  4077b4:	and	w0, w0, #0xff
  4077b8:	cmp	w0, #0x0
  4077bc:	b.eq	4077e4 <sqrt@plt+0x5da4>  // b.none
  4077c0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4077c4:	add	x3, x0, #0x0
  4077c8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4077cc:	add	x2, x0, #0x0
  4077d0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4077d4:	add	x1, x0, #0x0
  4077d8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  4077dc:	add	x0, x0, #0x428
  4077e0:	bl	40b618 <sqrt@plt+0x9bd8>
  4077e4:	bl	406090 <sqrt@plt+0x4650>
  4077e8:	str	x0, [sp, #240]
  4077ec:	ldr	x0, [sp, #240]
  4077f0:	ldrb	w0, [x0]
  4077f4:	cmp	w0, #0x72
  4077f8:	b.eq	407820 <sqrt@plt+0x5de0>  // b.none
  4077fc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  407800:	add	x3, x0, #0x0
  407804:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  407808:	add	x2, x0, #0x0
  40780c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  407810:	add	x1, x0, #0x0
  407814:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  407818:	add	x0, x0, #0x428
  40781c:	bl	40b618 <sqrt@plt+0x9bd8>
  407820:	ldr	x0, [sp, #240]
  407824:	cmp	x0, #0x0
  407828:	b.eq	407834 <sqrt@plt+0x5df4>  // b.none
  40782c:	ldr	x0, [sp, #240]
  407830:	bl	4018b0 <_ZdaPv@plt>
  407834:	bl	405c0c <sqrt@plt+0x41cc>
  407838:	str	w0, [sp, #228]
  40783c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  407840:	add	x0, x0, #0x20
  407844:	ldr	w0, [x0]
  407848:	str	w0, [sp, #224]
  40784c:	ldr	w1, [sp, #228]
  407850:	ldr	w0, [sp, #224]
  407854:	cmp	w1, w0
  407858:	b.eq	407880 <sqrt@plt+0x5e40>  // b.none
  40785c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  407860:	add	x3, x0, #0x0
  407864:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  407868:	add	x2, x0, #0x0
  40786c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  407870:	add	x1, x0, #0x0
  407874:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  407878:	add	x0, x0, #0x450
  40787c:	bl	40b618 <sqrt@plt+0x9bd8>
  407880:	bl	405c0c <sqrt@plt+0x41cc>
  407884:	str	w0, [sp, #228]
  407888:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40788c:	add	x0, x0, #0x6e0
  407890:	ldr	w0, [x0]
  407894:	ldr	w1, [sp, #228]
  407898:	cmp	w1, w0
  40789c:	b.eq	4078c4 <sqrt@plt+0x5e84>  // b.none
  4078a0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4078a4:	add	x3, x0, #0x0
  4078a8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4078ac:	add	x2, x0, #0x0
  4078b0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4078b4:	add	x1, x0, #0x0
  4078b8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  4078bc:	add	x0, x0, #0x470
  4078c0:	bl	40b618 <sqrt@plt+0x9bd8>
  4078c4:	bl	405c0c <sqrt@plt+0x41cc>
  4078c8:	str	w0, [sp, #228]
  4078cc:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4078d0:	add	x0, x0, #0x6e4
  4078d4:	ldr	w0, [x0]
  4078d8:	ldr	w1, [sp, #228]
  4078dc:	cmp	w1, w0
  4078e0:	b.eq	407908 <sqrt@plt+0x5ec8>  // b.none
  4078e4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4078e8:	add	x3, x0, #0x0
  4078ec:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4078f0:	add	x2, x0, #0x0
  4078f4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4078f8:	add	x1, x0, #0x0
  4078fc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  407900:	add	x0, x0, #0x4a0
  407904:	bl	40b618 <sqrt@plt+0x9bd8>
  407908:	bl	406840 <sqrt@plt+0x4e00>
  40790c:	bl	40621c <sqrt@plt+0x47dc>
  407910:	str	w0, [sp, #88]
  407914:	add	x0, sp, #0x58
  407918:	mov	w1, #0x78                  	// #120
  40791c:	bl	408500 <sqrt@plt+0x6ac0>
  407920:	and	w0, w0, #0xff
  407924:	cmp	w0, #0x0
  407928:	b.eq	407950 <sqrt@plt+0x5f10>  // b.none
  40792c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  407930:	add	x3, x0, #0x0
  407934:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  407938:	add	x2, x0, #0x0
  40793c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  407940:	add	x1, x0, #0x0
  407944:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  407948:	add	x0, x0, #0x4c8
  40794c:	bl	40b618 <sqrt@plt+0x9bd8>
  407950:	bl	406090 <sqrt@plt+0x4650>
  407954:	str	x0, [sp, #240]
  407958:	ldr	x0, [sp, #240]
  40795c:	ldrb	w0, [x0]
  407960:	cmp	w0, #0x69
  407964:	b.eq	40798c <sqrt@plt+0x5f4c>  // b.none
  407968:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40796c:	add	x3, x0, #0x0
  407970:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  407974:	add	x2, x0, #0x0
  407978:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40797c:	add	x1, x0, #0x0
  407980:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  407984:	add	x0, x0, #0x4c8
  407988:	bl	40b618 <sqrt@plt+0x9bd8>
  40798c:	ldr	x0, [sp, #240]
  407990:	cmp	x0, #0x0
  407994:	b.eq	4079a0 <sqrt@plt+0x5f60>  // b.none
  407998:	ldr	x0, [sp, #240]
  40799c:	bl	4018b0 <_ZdaPv@plt>
  4079a0:	bl	406840 <sqrt@plt+0x4e00>
  4079a4:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4079a8:	add	x0, x0, #0x4a0
  4079ac:	ldr	x0, [x0]
  4079b0:	cmp	x0, #0x0
  4079b4:	b.ne	4079cc <sqrt@plt+0x5f8c>  // b.any
  4079b8:	bl	404618 <sqrt@plt+0x2bd8>
  4079bc:	mov	x1, x0
  4079c0:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4079c4:	add	x0, x0, #0x4a0
  4079c8:	str	x1, [x0]
  4079cc:	ldrb	w0, [sp, #271]
  4079d0:	cmp	w0, #0x0
  4079d4:	b.ne	408294 <sqrt@plt+0x6854>  // b.any
  4079d8:	bl	40621c <sqrt@plt+0x47dc>
  4079dc:	str	w0, [sp, #88]
  4079e0:	add	x0, sp, #0x58
  4079e4:	mov	w1, #0xffffffff            	// #-1
  4079e8:	bl	4084a8 <sqrt@plt+0x6a68>
  4079ec:	and	w0, w0, #0xff
  4079f0:	cmp	w0, #0x0
  4079f4:	b.ne	408290 <sqrt@plt+0x6850>  // b.any
  4079f8:	add	x0, sp, #0x58
  4079fc:	bl	408590 <sqrt@plt+0x6b50>
  407a00:	sub	w0, w0, #0x23
  407a04:	cmp	w0, #0x55
  407a08:	b.hi	408224 <sqrt@plt+0x67e4>  // b.pmore
  407a0c:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2254>
  407a10:	add	x1, x1, #0x59c
  407a14:	ldr	w0, [x1, w0, uxtw #2]
  407a18:	adr	x1, 407a24 <sqrt@plt+0x5fe4>
  407a1c:	add	x0, x1, w0, sxtw #2
  407a20:	br	x0
  407a24:	bl	4065e4 <sqrt@plt+0x4ba4>
  407a28:	b	40828c <sqrt@plt+0x684c>
  407a2c:	bl	406184 <sqrt@plt+0x4744>
  407a30:	str	w0, [sp, #72]
  407a34:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407a38:	add	x0, x0, #0x4b0
  407a3c:	ldr	w0, [x0]
  407a40:	cmp	w0, #0x0
  407a44:	b.gt	407a58 <sqrt@plt+0x6018>
  407a48:	add	x0, sp, #0x58
  407a4c:	bl	4085c4 <sqrt@plt+0x6b84>
  407a50:	and	w0, w0, #0xff
  407a54:	bl	4057c8 <sqrt@plt+0x3d88>
  407a58:	add	x0, sp, #0x48
  407a5c:	bl	408590 <sqrt@plt+0x6b50>
  407a60:	sub	w0, w0, #0x30
  407a64:	cmp	w0, #0x9
  407a68:	cset	w0, hi  // hi = pmore
  407a6c:	and	w0, w0, #0xff
  407a70:	cmp	w0, #0x0
  407a74:	b.eq	407ab0 <sqrt@plt+0x6070>  // b.none
  407a78:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  407a7c:	add	x3, x0, #0x0
  407a80:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  407a84:	add	x2, x0, #0x0
  407a88:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  407a8c:	add	x1, x0, #0x0
  407a90:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  407a94:	add	x0, x0, #0x4f0
  407a98:	bl	40b5a0 <sqrt@plt+0x9b60>
  407a9c:	add	x0, sp, #0x80
  407aa0:	mov	w1, #0x0                   	// #0
  407aa4:	bl	408458 <sqrt@plt+0x6a18>
  407aa8:	ldr	w0, [sp, #128]
  407aac:	str	w0, [sp, #72]
  407ab0:	add	x0, sp, #0x58
  407ab4:	bl	4085c4 <sqrt@plt+0x6b84>
  407ab8:	and	w0, w0, #0xff
  407abc:	strb	w0, [sp, #80]
  407ac0:	add	x0, sp, #0x48
  407ac4:	bl	4085c4 <sqrt@plt+0x6b84>
  407ac8:	and	w0, w0, #0xff
  407acc:	strb	w0, [sp, #81]
  407ad0:	strb	wzr, [sp, #82]
  407ad4:	bl	4018c0 <__errno_location@plt>
  407ad8:	str	wzr, [x0]
  407adc:	add	x0, sp, #0x50
  407ae0:	mov	w2, #0xa                   	// #10
  407ae4:	mov	x1, #0x0                   	// #0
  407ae8:	bl	401750 <strtol@plt>
  407aec:	str	x0, [sp, #160]
  407af0:	bl	4018c0 <__errno_location@plt>
  407af4:	ldr	w0, [x0]
  407af8:	cmp	w0, #0x0
  407afc:	b.eq	407b24 <sqrt@plt+0x60e4>  // b.none
  407b00:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  407b04:	add	x3, x0, #0x0
  407b08:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  407b0c:	add	x2, x0, #0x0
  407b10:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  407b14:	add	x1, x0, #0x0
  407b18:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  407b1c:	add	x0, x0, #0x500
  407b20:	bl	40b5a0 <sqrt@plt+0x9b60>
  407b24:	ldr	x0, [sp, #160]
  407b28:	str	w0, [sp, #156]
  407b2c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407b30:	add	x0, x0, #0x4b8
  407b34:	ldr	x0, [x0]
  407b38:	ldr	w2, [x0, #8]
  407b3c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407b40:	add	x0, x0, #0x4b8
  407b44:	ldr	x0, [x0]
  407b48:	ldr	w1, [sp, #156]
  407b4c:	add	w1, w2, w1
  407b50:	str	w1, [x0, #8]
  407b54:	bl	406184 <sqrt@plt+0x4744>
  407b58:	str	w0, [sp, #72]
  407b5c:	add	x0, sp, #0x48
  407b60:	bl	408590 <sqrt@plt+0x6b50>
  407b64:	cmp	w0, #0xa
  407b68:	b.eq	407b7c <sqrt@plt+0x613c>  // b.none
  407b6c:	add	x0, sp, #0x48
  407b70:	bl	408590 <sqrt@plt+0x6b50>
  407b74:	cmn	w0, #0x1
  407b78:	b.ne	407b84 <sqrt@plt+0x6144>  // b.any
  407b7c:	mov	w0, #0x1                   	// #1
  407b80:	b	407b88 <sqrt@plt+0x6148>
  407b84:	mov	w0, #0x0                   	// #0
  407b88:	cmp	w0, #0x0
  407b8c:	b.eq	407bb8 <sqrt@plt+0x6178>  // b.none
  407b90:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  407b94:	add	x3, x0, #0x0
  407b98:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  407b9c:	add	x2, x0, #0x0
  407ba0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  407ba4:	add	x1, x0, #0x0
  407ba8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  407bac:	add	x0, x0, #0x520
  407bb0:	bl	40b5a0 <sqrt@plt+0x9b60>
  407bb4:	b	40828c <sqrt@plt+0x684c>
  407bb8:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407bbc:	add	x0, x0, #0x4a0
  407bc0:	ldr	x19, [x0]
  407bc4:	add	x0, sp, #0x48
  407bc8:	bl	4085a8 <sqrt@plt+0x6b68>
  407bcc:	and	w1, w0, #0xff
  407bd0:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407bd4:	add	x0, x0, #0x4b8
  407bd8:	ldr	x0, [x0]
  407bdc:	mov	x3, #0x0                   	// #0
  407be0:	mov	x2, x0
  407be4:	mov	x0, x19
  407be8:	bl	408d24 <sqrt@plt+0x72e4>
  407bec:	b	40828c <sqrt@plt+0x684c>
  407bf0:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407bf4:	add	x0, x0, #0x4b0
  407bf8:	ldr	w0, [x0]
  407bfc:	cmp	w0, #0x0
  407c00:	b.gt	407c14 <sqrt@plt+0x61d4>
  407c04:	add	x0, sp, #0x58
  407c08:	bl	4085c4 <sqrt@plt+0x6b84>
  407c0c:	and	w0, w0, #0xff
  407c10:	bl	4057c8 <sqrt@plt+0x3d88>
  407c14:	bl	406184 <sqrt@plt+0x4744>
  407c18:	str	w0, [sp, #64]
  407c1c:	add	x0, sp, #0x40
  407c20:	mov	w1, #0xa                   	// #10
  407c24:	bl	40847c <sqrt@plt+0x6a3c>
  407c28:	and	w0, w0, #0xff
  407c2c:	cmp	w0, #0x0
  407c30:	b.ne	407c4c <sqrt@plt+0x620c>  // b.any
  407c34:	add	x0, sp, #0x40
  407c38:	mov	w1, #0xffffffff            	// #-1
  407c3c:	bl	4084a8 <sqrt@plt+0x6a68>
  407c40:	and	w0, w0, #0xff
  407c44:	cmp	w0, #0x0
  407c48:	b.eq	407c54 <sqrt@plt+0x6214>  // b.none
  407c4c:	mov	w0, #0x1                   	// #1
  407c50:	b	407c58 <sqrt@plt+0x6218>
  407c54:	mov	w0, #0x0                   	// #0
  407c58:	cmp	w0, #0x0
  407c5c:	b.eq	407c88 <sqrt@plt+0x6248>  // b.none
  407c60:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  407c64:	add	x3, x0, #0x0
  407c68:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  407c6c:	add	x2, x0, #0x0
  407c70:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  407c74:	add	x1, x0, #0x0
  407c78:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  407c7c:	add	x0, x0, #0x540
  407c80:	bl	40b5a0 <sqrt@plt+0x9b60>
  407c84:	b	40828c <sqrt@plt+0x684c>
  407c88:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407c8c:	add	x0, x0, #0x4a0
  407c90:	ldr	x19, [x0]
  407c94:	add	x0, sp, #0x40
  407c98:	bl	4085a8 <sqrt@plt+0x6b68>
  407c9c:	and	w1, w0, #0xff
  407ca0:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407ca4:	add	x0, x0, #0x4b8
  407ca8:	ldr	x0, [x0]
  407cac:	mov	x3, #0x0                   	// #0
  407cb0:	mov	x2, x0
  407cb4:	mov	x0, x19
  407cb8:	bl	408d24 <sqrt@plt+0x72e4>
  407cbc:	b	40828c <sqrt@plt+0x684c>
  407cc0:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407cc4:	add	x0, x0, #0x4b0
  407cc8:	ldr	w0, [x0]
  407ccc:	cmp	w0, #0x0
  407cd0:	b.gt	407ce4 <sqrt@plt+0x62a4>
  407cd4:	add	x0, sp, #0x58
  407cd8:	bl	4085c4 <sqrt@plt+0x6b84>
  407cdc:	and	w0, w0, #0xff
  407ce0:	bl	4057c8 <sqrt@plt+0x3d88>
  407ce4:	bl	406090 <sqrt@plt+0x4650>
  407ce8:	str	x0, [sp, #168]
  407cec:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407cf0:	add	x0, x0, #0x4a0
  407cf4:	ldr	x4, [x0]
  407cf8:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407cfc:	add	x0, x0, #0x4b8
  407d00:	ldr	x0, [x0]
  407d04:	mov	x3, #0x0                   	// #0
  407d08:	mov	x2, x0
  407d0c:	ldr	x1, [sp, #168]
  407d10:	mov	x0, x4
  407d14:	bl	408dc8 <sqrt@plt+0x7388>
  407d18:	ldr	x0, [sp, #168]
  407d1c:	cmp	x0, #0x0
  407d20:	b.eq	408268 <sqrt@plt+0x6828>  // b.none
  407d24:	ldr	x0, [sp, #168]
  407d28:	bl	4018b0 <_ZdaPv@plt>
  407d2c:	b	408268 <sqrt@plt+0x6828>
  407d30:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407d34:	add	x0, x0, #0x4b0
  407d38:	ldr	w0, [x0]
  407d3c:	cmp	w0, #0x0
  407d40:	b.gt	407d54 <sqrt@plt+0x6314>
  407d44:	add	x0, sp, #0x58
  407d48:	bl	4085c4 <sqrt@plt+0x6b84>
  407d4c:	and	w0, w0, #0xff
  407d50:	bl	4057c8 <sqrt@plt+0x3d88>
  407d54:	bl	406a40 <sqrt@plt+0x5000>
  407d58:	b	40828c <sqrt@plt+0x684c>
  407d5c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407d60:	add	x0, x0, #0x4b8
  407d64:	ldr	x19, [x0]
  407d68:	bl	405c0c <sqrt@plt+0x41cc>
  407d6c:	str	w0, [x19]
  407d70:	b	40828c <sqrt@plt+0x684c>
  407d74:	bl	405af8 <sqrt@plt+0x40b8>
  407d78:	str	x0, [sp, #176]
  407d7c:	ldr	x0, [sp, #176]
  407d80:	bl	406468 <sqrt@plt+0x4a28>
  407d84:	ldr	x0, [sp, #176]
  407d88:	cmp	x0, #0x0
  407d8c:	b.eq	408270 <sqrt@plt+0x6830>  // b.none
  407d90:	ldr	x0, [sp, #176]
  407d94:	bl	4018b0 <_ZdaPv@plt>
  407d98:	b	408270 <sqrt@plt+0x6830>
  407d9c:	bl	405c0c <sqrt@plt+0x41cc>
  407da0:	mov	w2, w0
  407da4:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407da8:	add	x0, x0, #0x4b8
  407dac:	ldr	x0, [x0]
  407db0:	ldr	w1, [x0, #8]
  407db4:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407db8:	add	x0, x0, #0x4b8
  407dbc:	ldr	x0, [x0]
  407dc0:	add	w1, w2, w1
  407dc4:	str	w1, [x0, #8]
  407dc8:	b	40828c <sqrt@plt+0x684c>
  407dcc:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407dd0:	add	x0, x0, #0x4b8
  407dd4:	ldr	x19, [x0]
  407dd8:	bl	405c0c <sqrt@plt+0x41cc>
  407ddc:	str	w0, [x19, #8]
  407de0:	b	40828c <sqrt@plt+0x684c>
  407de4:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407de8:	add	x0, x0, #0x4b8
  407dec:	ldr	x0, [x0]
  407df0:	ldr	x0, [x0, #24]
  407df4:	bl	4068bc <sqrt@plt+0x4e7c>
  407df8:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407dfc:	add	x0, x0, #0x4a0
  407e00:	ldr	x3, [x0]
  407e04:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407e08:	add	x0, x0, #0x4a0
  407e0c:	ldr	x0, [x0]
  407e10:	ldr	x0, [x0]
  407e14:	add	x0, x0, #0x20
  407e18:	ldr	x2, [x0]
  407e1c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407e20:	add	x0, x0, #0x4b8
  407e24:	ldr	x0, [x0]
  407e28:	mov	x1, x0
  407e2c:	mov	x0, x3
  407e30:	blr	x2
  407e34:	b	40828c <sqrt@plt+0x684c>
  407e38:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407e3c:	add	x0, x0, #0x4b0
  407e40:	ldr	w0, [x0]
  407e44:	cmp	w0, #0x0
  407e48:	b.gt	407e5c <sqrt@plt+0x641c>
  407e4c:	add	x0, sp, #0x58
  407e50:	bl	4085c4 <sqrt@plt+0x6b84>
  407e54:	and	w0, w0, #0xff
  407e58:	bl	4057c8 <sqrt@plt+0x3d88>
  407e5c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407e60:	add	x0, x0, #0x4a0
  407e64:	ldr	x2, [x0]
  407e68:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407e6c:	add	x0, x0, #0x4a0
  407e70:	ldr	x0, [x0]
  407e74:	ldr	x0, [x0]
  407e78:	add	x0, x0, #0x48
  407e7c:	ldr	x1, [x0]
  407e80:	mov	x0, x2
  407e84:	blr	x1
  407e88:	bl	405c0c <sqrt@plt+0x41cc>
  407e8c:	bl	405c0c <sqrt@plt+0x41cc>
  407e90:	b	40828c <sqrt@plt+0x684c>
  407e94:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407e98:	add	x0, x0, #0x4b0
  407e9c:	ldr	w0, [x0]
  407ea0:	cmp	w0, #0x0
  407ea4:	b.gt	407eb8 <sqrt@plt+0x6478>
  407ea8:	add	x0, sp, #0x58
  407eac:	bl	4085c4 <sqrt@plt+0x6b84>
  407eb0:	and	w0, w0, #0xff
  407eb4:	bl	4057c8 <sqrt@plt+0x3d88>
  407eb8:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407ebc:	add	x0, x0, #0x4a0
  407ec0:	ldr	x20, [x0]
  407ec4:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407ec8:	add	x0, x0, #0x4a0
  407ecc:	ldr	x0, [x0]
  407ed0:	ldr	x0, [x0]
  407ed4:	add	x0, x0, #0x10
  407ed8:	ldr	x19, [x0]
  407edc:	bl	405c0c <sqrt@plt+0x41cc>
  407ee0:	mov	w1, w0
  407ee4:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407ee8:	add	x0, x0, #0x4b8
  407eec:	ldr	x0, [x0]
  407ef0:	mov	x3, #0x0                   	// #0
  407ef4:	mov	x2, x0
  407ef8:	mov	x0, x20
  407efc:	blr	x19
  407f00:	b	40828c <sqrt@plt+0x684c>
  407f04:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407f08:	add	x0, x0, #0x4b0
  407f0c:	ldr	w0, [x0]
  407f10:	cmp	w0, #0x0
  407f14:	b.le	407f58 <sqrt@plt+0x6518>
  407f18:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407f1c:	add	x0, x0, #0x4a0
  407f20:	ldr	x3, [x0]
  407f24:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407f28:	add	x0, x0, #0x4a0
  407f2c:	ldr	x0, [x0]
  407f30:	ldr	x0, [x0]
  407f34:	add	x0, x0, #0x38
  407f38:	ldr	x2, [x0]
  407f3c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407f40:	add	x0, x0, #0x4b8
  407f44:	ldr	x0, [x0]
  407f48:	ldr	w0, [x0, #12]
  407f4c:	mov	w1, w0
  407f50:	mov	x0, x3
  407f54:	blr	x2
  407f58:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407f5c:	add	x0, x0, #0x4b0
  407f60:	ldr	w0, [x0]
  407f64:	add	w1, w0, #0x1
  407f68:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407f6c:	add	x0, x0, #0x4b0
  407f70:	str	w1, [x0]
  407f74:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407f78:	add	x0, x0, #0x4a0
  407f7c:	ldr	x20, [x0]
  407f80:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407f84:	add	x0, x0, #0x4a0
  407f88:	ldr	x0, [x0]
  407f8c:	ldr	x0, [x0]
  407f90:	add	x0, x0, #0x30
  407f94:	ldr	x19, [x0]
  407f98:	bl	405c0c <sqrt@plt+0x41cc>
  407f9c:	mov	w1, w0
  407fa0:	mov	x0, x20
  407fa4:	blr	x19
  407fa8:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407fac:	add	x0, x0, #0x4b8
  407fb0:	ldr	x0, [x0]
  407fb4:	str	wzr, [x0, #12]
  407fb8:	b	40828c <sqrt@plt+0x684c>
  407fbc:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407fc0:	add	x0, x0, #0x4b8
  407fc4:	ldr	x19, [x0]
  407fc8:	bl	405c0c <sqrt@plt+0x41cc>
  407fcc:	str	w0, [x19, #4]
  407fd0:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407fd4:	add	x0, x0, #0x4b8
  407fd8:	ldr	x0, [x0]
  407fdc:	ldr	w1, [x0, #16]
  407fe0:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407fe4:	add	x0, x0, #0x4b8
  407fe8:	ldr	x0, [x0]
  407fec:	ldr	w0, [x0, #4]
  407ff0:	cmp	w1, w0
  407ff4:	b.ne	408278 <sqrt@plt+0x6838>  // b.any
  407ff8:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407ffc:	add	x0, x0, #0x4b8
  408000:	ldr	x0, [x0]
  408004:	str	wzr, [x0, #16]
  408008:	b	408278 <sqrt@plt+0x6838>
  40800c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408010:	add	x0, x0, #0x4b0
  408014:	ldr	w0, [x0]
  408018:	cmp	w0, #0x0
  40801c:	b.gt	408030 <sqrt@plt+0x65f0>
  408020:	add	x0, sp, #0x58
  408024:	bl	4085c4 <sqrt@plt+0x6b84>
  408028:	and	w0, w0, #0xff
  40802c:	bl	4057c8 <sqrt@plt+0x3d88>
  408030:	bl	406090 <sqrt@plt+0x4650>
  408034:	str	x0, [sp, #192]
  408038:	str	xzr, [sp, #256]
  40803c:	ldr	x0, [sp, #256]
  408040:	add	x1, x0, #0x1
  408044:	str	x1, [sp, #256]
  408048:	ldr	x1, [sp, #192]
  40804c:	add	x0, x1, x0
  408050:	ldrb	w0, [x0]
  408054:	strb	w0, [sp, #191]
  408058:	ldrb	w0, [sp, #191]
  40805c:	cmp	w0, #0x0
  408060:	cset	w0, ne  // ne = any
  408064:	and	w0, w0, #0xff
  408068:	cmp	w0, #0x0
  40806c:	b.eq	4080cc <sqrt@plt+0x668c>  // b.none
  408070:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408074:	add	x0, x0, #0x4a0
  408078:	ldr	x4, [x0]
  40807c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408080:	add	x0, x0, #0x4b8
  408084:	ldr	x0, [x0]
  408088:	add	x1, sp, #0x3c
  40808c:	mov	x3, x1
  408090:	mov	x2, x0
  408094:	ldrb	w1, [sp, #191]
  408098:	mov	x0, x4
  40809c:	bl	408d24 <sqrt@plt+0x72e4>
  4080a0:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4080a4:	add	x0, x0, #0x4b8
  4080a8:	ldr	x0, [x0]
  4080ac:	ldr	w2, [x0, #8]
  4080b0:	ldr	w1, [sp, #60]
  4080b4:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4080b8:	add	x0, x0, #0x4b8
  4080bc:	ldr	x0, [x0]
  4080c0:	add	w1, w2, w1
  4080c4:	str	w1, [x0, #8]
  4080c8:	b	40803c <sqrt@plt+0x65fc>
  4080cc:	ldr	x0, [sp, #192]
  4080d0:	cmp	x0, #0x0
  4080d4:	b.eq	408280 <sqrt@plt+0x6840>  // b.none
  4080d8:	ldr	x0, [sp, #192]
  4080dc:	bl	4018b0 <_ZdaPv@plt>
  4080e0:	b	408280 <sqrt@plt+0x6840>
  4080e4:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4080e8:	add	x0, x0, #0x4b0
  4080ec:	ldr	w0, [x0]
  4080f0:	cmp	w0, #0x0
  4080f4:	b.gt	408108 <sqrt@plt+0x66c8>
  4080f8:	add	x0, sp, #0x58
  4080fc:	bl	4085c4 <sqrt@plt+0x6b84>
  408100:	and	w0, w0, #0xff
  408104:	bl	4057c8 <sqrt@plt+0x3d88>
  408108:	bl	405c0c <sqrt@plt+0x41cc>
  40810c:	str	w0, [sp, #220]
  408110:	bl	406090 <sqrt@plt+0x4650>
  408114:	str	x0, [sp, #208]
  408118:	str	xzr, [sp, #248]
  40811c:	ldr	x0, [sp, #248]
  408120:	add	x1, x0, #0x1
  408124:	str	x1, [sp, #248]
  408128:	ldr	x1, [sp, #208]
  40812c:	add	x0, x1, x0
  408130:	ldrb	w0, [x0]
  408134:	strb	w0, [sp, #207]
  408138:	ldrb	w0, [sp, #207]
  40813c:	cmp	w0, #0x0
  408140:	cset	w0, ne  // ne = any
  408144:	and	w0, w0, #0xff
  408148:	cmp	w0, #0x0
  40814c:	b.eq	4081b4 <sqrt@plt+0x6774>  // b.none
  408150:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408154:	add	x0, x0, #0x4a0
  408158:	ldr	x4, [x0]
  40815c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408160:	add	x0, x0, #0x4b8
  408164:	ldr	x0, [x0]
  408168:	add	x1, sp, #0x38
  40816c:	mov	x3, x1
  408170:	mov	x2, x0
  408174:	ldrb	w1, [sp, #207]
  408178:	mov	x0, x4
  40817c:	bl	408d24 <sqrt@plt+0x72e4>
  408180:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408184:	add	x0, x0, #0x4b8
  408188:	ldr	x0, [x0]
  40818c:	ldr	w2, [x0, #8]
  408190:	ldr	w1, [sp, #56]
  408194:	ldr	w0, [sp, #220]
  408198:	add	w1, w1, w0
  40819c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4081a0:	add	x0, x0, #0x4b8
  4081a4:	ldr	x0, [x0]
  4081a8:	add	w1, w2, w1
  4081ac:	str	w1, [x0, #8]
  4081b0:	b	40811c <sqrt@plt+0x66dc>
  4081b4:	ldr	x0, [sp, #208]
  4081b8:	cmp	x0, #0x0
  4081bc:	b.eq	408288 <sqrt@plt+0x6848>  // b.none
  4081c0:	ldr	x0, [sp, #208]
  4081c4:	bl	4018b0 <_ZdaPv@plt>
  4081c8:	b	408288 <sqrt@plt+0x6848>
  4081cc:	bl	405c0c <sqrt@plt+0x41cc>
  4081d0:	mov	w2, w0
  4081d4:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4081d8:	add	x0, x0, #0x4b8
  4081dc:	ldr	x0, [x0]
  4081e0:	ldr	w1, [x0, #12]
  4081e4:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4081e8:	add	x0, x0, #0x4b8
  4081ec:	ldr	x0, [x0]
  4081f0:	add	w1, w2, w1
  4081f4:	str	w1, [x0, #12]
  4081f8:	b	40828c <sqrt@plt+0x684c>
  4081fc:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408200:	add	x0, x0, #0x4b8
  408204:	ldr	x19, [x0]
  408208:	bl	405c0c <sqrt@plt+0x41cc>
  40820c:	str	w0, [x19, #12]
  408210:	b	40828c <sqrt@plt+0x684c>
  408214:	bl	406f70 <sqrt@plt+0x5530>
  408218:	and	w0, w0, #0xff
  40821c:	strb	w0, [sp, #271]
  408220:	b	40828c <sqrt@plt+0x684c>
  408224:	add	x0, sp, #0x58
  408228:	bl	4085a8 <sqrt@plt+0x6b68>
  40822c:	and	w1, w0, #0xff
  408230:	add	x0, sp, #0x88
  408234:	bl	40af04 <sqrt@plt+0x94c4>
  408238:	add	x1, sp, #0x88
  40823c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  408240:	add	x3, x0, #0x0
  408244:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  408248:	add	x2, x0, #0x0
  40824c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  408250:	add	x0, x0, #0x560
  408254:	bl	40b5dc <sqrt@plt+0x9b9c>
  408258:	bl	4065e4 <sqrt@plt+0x4ba4>
  40825c:	b	40828c <sqrt@plt+0x684c>
  408260:	nop
  408264:	b	4079cc <sqrt@plt+0x5f8c>
  408268:	nop
  40826c:	b	4079cc <sqrt@plt+0x5f8c>
  408270:	nop
  408274:	b	4079cc <sqrt@plt+0x5f8c>
  408278:	nop
  40827c:	b	4079cc <sqrt@plt+0x5f8c>
  408280:	nop
  408284:	b	4079cc <sqrt@plt+0x5f8c>
  408288:	nop
  40828c:	b	4079cc <sqrt@plt+0x5f8c>
  408290:	nop
  408294:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408298:	add	x0, x0, #0x4b0
  40829c:	ldr	w0, [x0]
  4082a0:	cmp	w0, #0x0
  4082a4:	b.le	4082e8 <sqrt@plt+0x68a8>
  4082a8:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4082ac:	add	x0, x0, #0x4a0
  4082b0:	ldr	x3, [x0]
  4082b4:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4082b8:	add	x0, x0, #0x4a0
  4082bc:	ldr	x0, [x0]
  4082c0:	ldr	x0, [x0]
  4082c4:	add	x0, x0, #0x38
  4082c8:	ldr	x2, [x0]
  4082cc:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4082d0:	add	x0, x0, #0x4b8
  4082d4:	ldr	x0, [x0]
  4082d8:	ldr	w0, [x0, #12]
  4082dc:	mov	w1, w0
  4082e0:	mov	x0, x3
  4082e4:	blr	x2
  4082e8:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4082ec:	add	x0, x0, #0x4a0
  4082f0:	ldr	x0, [x0]
  4082f4:	cmp	x0, #0x0
  4082f8:	b.eq	40830c <sqrt@plt+0x68cc>  // b.none
  4082fc:	ldr	x1, [x0]
  408300:	add	x1, x1, #0x8
  408304:	ldr	x1, [x1]
  408308:	blr	x1
  40830c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408310:	add	x0, x0, #0x4a0
  408314:	str	xzr, [x0]
  408318:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40831c:	add	x0, x0, #0x4a8
  408320:	ldr	x0, [x0]
  408324:	bl	401730 <fclose@plt>
  408328:	ldrb	w0, [sp, #271]
  40832c:	eor	w0, w0, #0x1
  408330:	and	w0, w0, #0xff
  408334:	cmp	w0, #0x0
  408338:	b.eq	408360 <sqrt@plt+0x6920>  // b.none
  40833c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  408340:	add	x3, x0, #0x0
  408344:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  408348:	add	x2, x0, #0x0
  40834c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  408350:	add	x1, x0, #0x0
  408354:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  408358:	add	x0, x0, #0x580
  40835c:	bl	40b5dc <sqrt@plt+0x9b9c>
  408360:	bl	40572c <sqrt@plt+0x3cec>
  408364:	b	40836c <sqrt@plt+0x692c>
  408368:	nop
  40836c:	ldp	x19, x20, [sp, #16]
  408370:	ldp	x29, x30, [sp], #272
  408374:	ret
  408378:	sub	sp, sp, #0x10
  40837c:	str	x0, [sp, #8]
  408380:	str	x1, [sp]
  408384:	ldr	x0, [sp, #8]
  408388:	str	wzr, [x0]
  40838c:	ldr	x0, [sp, #8]
  408390:	ldr	x1, [sp]
  408394:	str	x1, [x0, #32]
  408398:	nop
  40839c:	add	sp, sp, #0x10
  4083a0:	ret
  4083a4:	stp	x29, x30, [sp, #-32]!
  4083a8:	mov	x29, sp
  4083ac:	str	x0, [sp, #24]
  4083b0:	str	x1, [sp, #16]
  4083b4:	ldr	x0, [sp, #24]
  4083b8:	ldr	x0, [x0, #8]
  4083bc:	ldr	x1, [sp, #16]
  4083c0:	cmp	x1, x0
  4083c4:	b.cc	4083ec <sqrt@plt+0x69ac>  // b.lo, b.ul, b.last
  4083c8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4083cc:	add	x3, x0, #0x0
  4083d0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4083d4:	add	x2, x0, #0x0
  4083d8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4083dc:	add	x1, x0, #0x0
  4083e0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  4083e4:	add	x0, x0, #0x70
  4083e8:	bl	40b618 <sqrt@plt+0x9bd8>
  4083ec:	ldr	x0, [sp, #24]
  4083f0:	ldr	x1, [x0, #16]
  4083f4:	ldr	x0, [sp, #16]
  4083f8:	lsl	x0, x0, #2
  4083fc:	add	x0, x1, x0
  408400:	ldr	w0, [x0]
  408404:	ldp	x29, x30, [sp], #32
  408408:	ret
  40840c:	sub	sp, sp, #0x10
  408410:	str	x0, [sp, #8]
  408414:	ldr	x0, [sp, #8]
  408418:	ldr	x0, [x0, #16]
  40841c:	add	sp, sp, #0x10
  408420:	ret
  408424:	sub	sp, sp, #0x10
  408428:	str	x0, [sp, #8]
  40842c:	ldr	x0, [sp, #8]
  408430:	ldr	x0, [x0, #8]
  408434:	add	sp, sp, #0x10
  408438:	ret
  40843c:	sub	sp, sp, #0x10
  408440:	str	x0, [sp, #8]
  408444:	ldr	x0, [sp, #8]
  408448:	str	wzr, [x0]
  40844c:	nop
  408450:	add	sp, sp, #0x10
  408454:	ret
  408458:	sub	sp, sp, #0x10
  40845c:	str	x0, [sp, #8]
  408460:	str	w1, [sp, #4]
  408464:	ldr	x0, [sp, #8]
  408468:	ldr	w1, [sp, #4]
  40846c:	str	w1, [x0]
  408470:	nop
  408474:	add	sp, sp, #0x10
  408478:	ret
  40847c:	sub	sp, sp, #0x10
  408480:	str	x0, [sp, #8]
  408484:	strb	w1, [sp, #7]
  408488:	ldr	x0, [sp, #8]
  40848c:	ldr	w1, [x0]
  408490:	ldrb	w0, [sp, #7]
  408494:	cmp	w1, w0
  408498:	cset	w0, eq  // eq = none
  40849c:	and	w0, w0, #0xff
  4084a0:	add	sp, sp, #0x10
  4084a4:	ret
  4084a8:	sub	sp, sp, #0x10
  4084ac:	str	x0, [sp, #8]
  4084b0:	str	w1, [sp, #4]
  4084b4:	ldr	x0, [sp, #8]
  4084b8:	ldr	w0, [x0]
  4084bc:	ldr	w1, [sp, #4]
  4084c0:	cmp	w1, w0
  4084c4:	cset	w0, eq  // eq = none
  4084c8:	and	w0, w0, #0xff
  4084cc:	add	sp, sp, #0x10
  4084d0:	ret
  4084d4:	sub	sp, sp, #0x10
  4084d8:	str	x0, [sp, #8]
  4084dc:	str	w1, [sp]
  4084e0:	ldr	x0, [sp, #8]
  4084e4:	ldr	w1, [x0]
  4084e8:	ldr	w0, [sp]
  4084ec:	cmp	w1, w0
  4084f0:	cset	w0, eq  // eq = none
  4084f4:	and	w0, w0, #0xff
  4084f8:	add	sp, sp, #0x10
  4084fc:	ret
  408500:	stp	x29, x30, [sp, #-32]!
  408504:	mov	x29, sp
  408508:	str	x0, [sp, #24]
  40850c:	strb	w1, [sp, #23]
  408510:	ldrb	w1, [sp, #23]
  408514:	ldr	x0, [sp, #24]
  408518:	bl	40847c <sqrt@plt+0x6a3c>
  40851c:	and	w0, w0, #0xff
  408520:	eor	w0, w0, #0x1
  408524:	and	w0, w0, #0xff
  408528:	ldp	x29, x30, [sp], #32
  40852c:	ret
  408530:	stp	x29, x30, [sp, #-32]!
  408534:	mov	x29, sp
  408538:	str	x0, [sp, #24]
  40853c:	str	w1, [sp, #20]
  408540:	ldr	w1, [sp, #20]
  408544:	ldr	x0, [sp, #24]
  408548:	bl	4084a8 <sqrt@plt+0x6a68>
  40854c:	and	w0, w0, #0xff
  408550:	eor	w0, w0, #0x1
  408554:	and	w0, w0, #0xff
  408558:	ldp	x29, x30, [sp], #32
  40855c:	ret
  408560:	stp	x29, x30, [sp, #-32]!
  408564:	mov	x29, sp
  408568:	str	x0, [sp, #24]
  40856c:	str	w1, [sp, #16]
  408570:	ldr	w1, [sp, #16]
  408574:	ldr	x0, [sp, #24]
  408578:	bl	4084d4 <sqrt@plt+0x6a94>
  40857c:	and	w0, w0, #0xff
  408580:	eor	w0, w0, #0x1
  408584:	and	w0, w0, #0xff
  408588:	ldp	x29, x30, [sp], #32
  40858c:	ret
  408590:	sub	sp, sp, #0x10
  408594:	str	x0, [sp, #8]
  408598:	ldr	x0, [sp, #8]
  40859c:	ldr	w0, [x0]
  4085a0:	add	sp, sp, #0x10
  4085a4:	ret
  4085a8:	sub	sp, sp, #0x10
  4085ac:	str	x0, [sp, #8]
  4085b0:	ldr	x0, [sp, #8]
  4085b4:	ldr	w0, [x0]
  4085b8:	and	w0, w0, #0xff
  4085bc:	add	sp, sp, #0x10
  4085c0:	ret
  4085c4:	sub	sp, sp, #0x10
  4085c8:	str	x0, [sp, #8]
  4085cc:	ldr	x0, [sp, #8]
  4085d0:	ldr	w0, [x0]
  4085d4:	and	w0, w0, #0xff
  4085d8:	add	sp, sp, #0x10
  4085dc:	ret
  4085e0:	sub	sp, sp, #0x10
  4085e4:	str	x0, [sp, #8]
  4085e8:	ldr	x0, [sp, #8]
  4085ec:	ldr	x0, [x0, #8]
  4085f0:	cmp	x0, #0x0
  4085f4:	cset	w0, eq  // eq = none
  4085f8:	and	w0, w0, #0xff
  4085fc:	add	sp, sp, #0x10
  408600:	ret
  408604:	stp	x29, x30, [sp, #-32]!
  408608:	mov	x29, sp
  40860c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408610:	add	x0, x0, #0x4a8
  408614:	ldr	x0, [x0]
  408618:	bl	4017f0 <getc@plt>
  40861c:	mov	w1, w0
  408620:	add	x0, sp, #0x18
  408624:	bl	408458 <sqrt@plt+0x6a18>
  408628:	ldr	w0, [sp, #24]
  40862c:	ldp	x29, x30, [sp], #32
  408630:	ret
  408634:	stp	x29, x30, [sp, #-48]!
  408638:	mov	x29, sp
  40863c:	str	w0, [sp, #24]
  408640:	add	x0, sp, #0x20
  408644:	mov	w1, #0x20                  	// #32
  408648:	bl	408458 <sqrt@plt+0x6a18>
  40864c:	add	x0, sp, #0x18
  408650:	ldr	w1, [sp, #32]
  408654:	bl	4084d4 <sqrt@plt+0x6a94>
  408658:	and	w0, w0, #0xff
  40865c:	cmp	w0, #0x0
  408660:	b.ne	408688 <sqrt@plt+0x6c48>  // b.any
  408664:	add	x0, sp, #0x28
  408668:	mov	w1, #0x9                   	// #9
  40866c:	bl	408458 <sqrt@plt+0x6a18>
  408670:	add	x0, sp, #0x18
  408674:	ldr	w1, [sp, #40]
  408678:	bl	4084d4 <sqrt@plt+0x6a94>
  40867c:	and	w0, w0, #0xff
  408680:	cmp	w0, #0x0
  408684:	b.eq	408690 <sqrt@plt+0x6c50>  // b.none
  408688:	mov	w0, #0x1                   	// #1
  40868c:	b	408694 <sqrt@plt+0x6c54>
  408690:	mov	w0, #0x0                   	// #0
  408694:	ldp	x29, x30, [sp], #48
  408698:	ret
  40869c:	sub	sp, sp, #0x10
  4086a0:	str	w0, [sp, #12]
  4086a4:	ldr	w0, [sp, #12]
  4086a8:	and	w0, w0, #0x1
  4086ac:	and	w0, w0, #0xff
  4086b0:	add	sp, sp, #0x10
  4086b4:	ret
  4086b8:	stp	x29, x30, [sp, #-48]!
  4086bc:	mov	x29, sp
  4086c0:	str	w0, [sp, #24]
  4086c4:	add	x0, sp, #0x18
  4086c8:	mov	w1, #0xffffffff            	// #-1
  4086cc:	bl	408530 <sqrt@plt+0x6af0>
  4086d0:	and	w0, w0, #0xff
  4086d4:	cmp	w0, #0x0
  4086d8:	b.eq	408738 <sqrt@plt+0x6cf8>  // b.none
  4086dc:	add	x0, sp, #0x18
  4086e0:	bl	408590 <sqrt@plt+0x6b50>
  4086e4:	str	w0, [sp, #44]
  4086e8:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4086ec:	add	x0, x0, #0x4a8
  4086f0:	ldr	x0, [x0]
  4086f4:	mov	x1, x0
  4086f8:	ldr	w0, [sp, #44]
  4086fc:	bl	4016c0 <ungetc@plt>
  408700:	cmn	w0, #0x1
  408704:	cset	w0, eq  // eq = none
  408708:	and	w0, w0, #0xff
  40870c:	cmp	w0, #0x0
  408710:	b.eq	408738 <sqrt@plt+0x6cf8>  // b.none
  408714:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  408718:	add	x3, x0, #0x0
  40871c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  408720:	add	x2, x0, #0x0
  408724:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  408728:	add	x1, x0, #0x0
  40872c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  408730:	add	x0, x0, #0x288
  408734:	bl	40b618 <sqrt@plt+0x9bd8>
  408738:	nop
  40873c:	ldp	x29, x30, [sp], #48
  408740:	ret
  408744:	sub	sp, sp, #0x20
  408748:	str	x0, [sp, #24]
  40874c:	str	x1, [sp, #16]
  408750:	str	x2, [sp, #8]
  408754:	ldr	x0, [sp, #24]
  408758:	ldr	x1, [sp, #16]
  40875c:	str	x1, [x0]
  408760:	ldr	x0, [sp, #24]
  408764:	ldr	x1, [sp, #8]
  408768:	str	x1, [x0, #8]
  40876c:	nop
  408770:	add	sp, sp, #0x20
  408774:	ret
  408778:	sub	sp, sp, #0x10
  40877c:	str	x0, [sp, #8]
  408780:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  408784:	add	x1, x0, #0x828
  408788:	ldr	x0, [sp, #8]
  40878c:	str	x1, [x0]
  408790:	ldr	x0, [sp, #8]
  408794:	str	xzr, [x0, #8]
  408798:	ldr	x0, [sp, #8]
  40879c:	str	xzr, [x0, #16]
  4087a0:	ldr	x0, [sp, #8]
  4087a4:	str	wzr, [x0, #24]
  4087a8:	nop
  4087ac:	add	sp, sp, #0x10
  4087b0:	ret
  4087b4:	stp	x29, x30, [sp, #-48]!
  4087b8:	mov	x29, sp
  4087bc:	str	x0, [sp, #24]
  4087c0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  4087c4:	add	x1, x0, #0x828
  4087c8:	ldr	x0, [sp, #24]
  4087cc:	str	x1, [x0]
  4087d0:	ldr	x0, [sp, #24]
  4087d4:	ldr	x0, [x0, #16]
  4087d8:	cmp	x0, #0x0
  4087dc:	b.eq	4087ec <sqrt@plt+0x6dac>  // b.none
  4087e0:	ldr	x0, [sp, #24]
  4087e4:	ldr	x0, [x0, #16]
  4087e8:	bl	4018b0 <_ZdaPv@plt>
  4087ec:	ldr	x0, [sp, #24]
  4087f0:	ldr	x0, [x0, #8]
  4087f4:	cmp	x0, #0x0
  4087f8:	b.eq	408854 <sqrt@plt+0x6e14>  // b.none
  4087fc:	ldr	x0, [sp, #24]
  408800:	ldr	x0, [x0, #8]
  408804:	str	x0, [sp, #40]
  408808:	ldr	x0, [sp, #24]
  40880c:	ldr	x0, [x0, #8]
  408810:	ldr	x1, [x0, #8]
  408814:	ldr	x0, [sp, #24]
  408818:	str	x1, [x0, #8]
  40881c:	ldr	x0, [sp, #40]
  408820:	ldr	x0, [x0]
  408824:	cmp	x0, #0x0
  408828:	b.eq	40883c <sqrt@plt+0x6dfc>  // b.none
  40882c:	ldr	x1, [x0]
  408830:	add	x1, x1, #0x8
  408834:	ldr	x1, [x1]
  408838:	blr	x1
  40883c:	ldr	x0, [sp, #40]
  408840:	cmp	x0, #0x0
  408844:	b.eq	4087ec <sqrt@plt+0x6dac>  // b.none
  408848:	mov	x1, #0x10                  	// #16
  40884c:	bl	413dac <_ZdlPvm@@Base>
  408850:	b	4087ec <sqrt@plt+0x6dac>
  408854:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408858:	add	x0, x0, #0x318
  40885c:	ldr	x0, [x0]
  408860:	bl	4019e0 <ferror@plt>
  408864:	cmp	w0, #0x0
  408868:	b.ne	408884 <sqrt@plt+0x6e44>  // b.any
  40886c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408870:	add	x0, x0, #0x318
  408874:	ldr	x0, [x0]
  408878:	bl	401870 <fflush@plt>
  40887c:	cmp	w0, #0x0
  408880:	b.ge	40888c <sqrt@plt+0x6e4c>  // b.tcont
  408884:	mov	w0, #0x1                   	// #1
  408888:	b	408890 <sqrt@plt+0x6e50>
  40888c:	mov	w0, #0x0                   	// #0
  408890:	cmp	w0, #0x0
  408894:	b.eq	4088bc <sqrt@plt+0x6e7c>  // b.none
  408898:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40889c:	add	x3, x0, #0x0
  4088a0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4088a4:	add	x2, x0, #0x0
  4088a8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4088ac:	add	x1, x0, #0x0
  4088b0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  4088b4:	add	x0, x0, #0x700
  4088b8:	bl	40b618 <sqrt@plt+0x9bd8>
  4088bc:	nop
  4088c0:	ldp	x29, x30, [sp], #48
  4088c4:	ret
  4088c8:	stp	x29, x30, [sp, #-32]!
  4088cc:	mov	x29, sp
  4088d0:	str	x0, [sp, #24]
  4088d4:	ldr	x0, [sp, #24]
  4088d8:	bl	4087b4 <sqrt@plt+0x6d74>
  4088dc:	mov	x1, #0x38                  	// #56
  4088e0:	ldr	x0, [sp, #24]
  4088e4:	bl	413dac <_ZdlPvm@@Base>
  4088e8:	ldp	x29, x30, [sp], #32
  4088ec:	ret
  4088f0:	stp	x29, x30, [sp, #-80]!
  4088f4:	mov	x29, sp
  4088f8:	str	x0, [sp, #40]
  4088fc:	str	w1, [sp, #36]
  408900:	str	x2, [sp, #24]
  408904:	ldr	w0, [sp, #36]
  408908:	mvn	w0, w0
  40890c:	lsr	w0, w0, #31
  408910:	and	w0, w0, #0xff
  408914:	mov	w3, w0
  408918:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40891c:	add	x2, x0, #0x710
  408920:	mov	w1, #0x64                  	// #100
  408924:	mov	w0, w3
  408928:	bl	409268 <sqrt@plt+0x7828>
  40892c:	ldr	x0, [sp, #40]
  408930:	ldr	w0, [x0, #24]
  408934:	ldr	w1, [sp, #36]
  408938:	cmp	w1, w0
  40893c:	b.lt	408b20 <sqrt@plt+0x70e0>  // b.tstop
  408940:	ldr	x0, [sp, #40]
  408944:	ldr	w0, [x0, #24]
  408948:	cmp	w0, #0x0
  40894c:	b.ne	4089f4 <sqrt@plt+0x6fb4>  // b.any
  408950:	ldr	x0, [sp, #40]
  408954:	mov	w1, #0xa                   	// #10
  408958:	str	w1, [x0, #24]
  40895c:	ldr	x0, [sp, #40]
  408960:	ldr	w0, [x0, #24]
  408964:	ldr	w1, [sp, #36]
  408968:	cmp	w1, w0
  40896c:	b.lt	408980 <sqrt@plt+0x6f40>  // b.tstop
  408970:	ldr	w0, [sp, #36]
  408974:	add	w1, w0, #0x1
  408978:	ldr	x0, [sp, #40]
  40897c:	str	w1, [x0, #24]
  408980:	ldr	x0, [sp, #40]
  408984:	ldr	w0, [x0, #24]
  408988:	sxtw	x0, w0
  40898c:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  408990:	cmp	x0, x1
  408994:	b.hi	4089b4 <sqrt@plt+0x6f74>  // b.pmore
  408998:	lsl	x0, x0, #3
  40899c:	bl	401680 <_Znam@plt>
  4089a0:	mov	x1, x0
  4089a4:	ldr	x0, [sp, #40]
  4089a8:	str	x1, [x0, #16]
  4089ac:	str	wzr, [sp, #76]
  4089b0:	b	4089b8 <sqrt@plt+0x6f78>
  4089b4:	bl	4018f0 <__cxa_throw_bad_array_new_length@plt>
  4089b8:	ldr	x0, [sp, #40]
  4089bc:	ldr	w0, [x0, #24]
  4089c0:	ldr	w1, [sp, #76]
  4089c4:	cmp	w1, w0
  4089c8:	b.ge	408b20 <sqrt@plt+0x70e0>  // b.tcont
  4089cc:	ldr	x0, [sp, #40]
  4089d0:	ldr	x1, [x0, #16]
  4089d4:	ldrsw	x0, [sp, #76]
  4089d8:	lsl	x0, x0, #3
  4089dc:	add	x0, x1, x0
  4089e0:	str	xzr, [x0]
  4089e4:	ldr	w0, [sp, #76]
  4089e8:	add	w0, w0, #0x1
  4089ec:	str	w0, [sp, #76]
  4089f0:	b	4089b8 <sqrt@plt+0x6f78>
  4089f4:	ldr	x0, [sp, #40]
  4089f8:	ldr	x0, [x0, #16]
  4089fc:	str	x0, [sp, #64]
  408a00:	ldr	x0, [sp, #40]
  408a04:	ldr	w0, [x0, #24]
  408a08:	str	w0, [sp, #60]
  408a0c:	ldr	x0, [sp, #40]
  408a10:	ldr	w0, [x0, #24]
  408a14:	lsl	w1, w0, #1
  408a18:	ldr	x0, [sp, #40]
  408a1c:	str	w1, [x0, #24]
  408a20:	ldr	x0, [sp, #40]
  408a24:	ldr	w0, [x0, #24]
  408a28:	ldr	w1, [sp, #36]
  408a2c:	cmp	w1, w0
  408a30:	b.lt	408a44 <sqrt@plt+0x7004>  // b.tstop
  408a34:	ldr	w0, [sp, #36]
  408a38:	add	w1, w0, #0x1
  408a3c:	ldr	x0, [sp, #40]
  408a40:	str	w1, [x0, #24]
  408a44:	ldr	x0, [sp, #40]
  408a48:	ldr	w0, [x0, #24]
  408a4c:	sxtw	x0, w0
  408a50:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  408a54:	cmp	x0, x1
  408a58:	b.hi	408a78 <sqrt@plt+0x7038>  // b.pmore
  408a5c:	lsl	x0, x0, #3
  408a60:	bl	401680 <_Znam@plt>
  408a64:	mov	x1, x0
  408a68:	ldr	x0, [sp, #40]
  408a6c:	str	x1, [x0, #16]
  408a70:	str	wzr, [sp, #72]
  408a74:	b	408a7c <sqrt@plt+0x703c>
  408a78:	bl	4018f0 <__cxa_throw_bad_array_new_length@plt>
  408a7c:	ldr	w1, [sp, #72]
  408a80:	ldr	w0, [sp, #60]
  408a84:	cmp	w1, w0
  408a88:	b.ge	408ac8 <sqrt@plt+0x7088>  // b.tcont
  408a8c:	ldrsw	x0, [sp, #72]
  408a90:	lsl	x0, x0, #3
  408a94:	ldr	x1, [sp, #64]
  408a98:	add	x1, x1, x0
  408a9c:	ldr	x0, [sp, #40]
  408aa0:	ldr	x2, [x0, #16]
  408aa4:	ldrsw	x0, [sp, #72]
  408aa8:	lsl	x0, x0, #3
  408aac:	add	x0, x2, x0
  408ab0:	ldr	x1, [x1]
  408ab4:	str	x1, [x0]
  408ab8:	ldr	w0, [sp, #72]
  408abc:	add	w0, w0, #0x1
  408ac0:	str	w0, [sp, #72]
  408ac4:	b	408a7c <sqrt@plt+0x703c>
  408ac8:	ldr	w0, [sp, #60]
  408acc:	str	w0, [sp, #72]
  408ad0:	ldr	x0, [sp, #40]
  408ad4:	ldr	w0, [x0, #24]
  408ad8:	ldr	w1, [sp, #72]
  408adc:	cmp	w1, w0
  408ae0:	b.ge	408b0c <sqrt@plt+0x70cc>  // b.tcont
  408ae4:	ldr	x0, [sp, #40]
  408ae8:	ldr	x1, [x0, #16]
  408aec:	ldrsw	x0, [sp, #72]
  408af0:	lsl	x0, x0, #3
  408af4:	add	x0, x1, x0
  408af8:	str	xzr, [x0]
  408afc:	ldr	w0, [sp, #72]
  408b00:	add	w0, w0, #0x1
  408b04:	str	w0, [sp, #72]
  408b08:	b	408ad0 <sqrt@plt+0x7090>
  408b0c:	ldr	x0, [sp, #64]
  408b10:	cmp	x0, #0x0
  408b14:	b.eq	408b20 <sqrt@plt+0x70e0>  // b.none
  408b18:	ldr	x0, [sp, #64]
  408b1c:	bl	4018b0 <_ZdaPv@plt>
  408b20:	ldr	x1, [sp, #24]
  408b24:	ldr	x0, [sp, #40]
  408b28:	bl	408b58 <sqrt@plt+0x7118>
  408b2c:	str	x0, [sp, #48]
  408b30:	ldr	x0, [sp, #40]
  408b34:	ldr	x1, [x0, #16]
  408b38:	ldrsw	x0, [sp, #36]
  408b3c:	lsl	x0, x0, #3
  408b40:	add	x0, x1, x0
  408b44:	ldr	x1, [sp, #48]
  408b48:	str	x1, [x0]
  408b4c:	nop
  408b50:	ldp	x29, x30, [sp], #80
  408b54:	ret
  408b58:	stp	x29, x30, [sp, #-64]!
  408b5c:	mov	x29, sp
  408b60:	str	x19, [sp, #16]
  408b64:	str	x0, [sp, #40]
  408b68:	str	x1, [sp, #32]
  408b6c:	ldr	x0, [sp, #40]
  408b70:	ldr	x0, [x0, #8]
  408b74:	str	x0, [sp, #56]
  408b78:	ldr	x0, [sp, #56]
  408b7c:	cmp	x0, #0x0
  408b80:	b.eq	408bc8 <sqrt@plt+0x7188>  // b.none
  408b84:	ldr	x0, [sp, #56]
  408b88:	ldr	x0, [x0]
  408b8c:	bl	40d3e4 <sqrt@plt+0xb9a4>
  408b90:	ldr	x1, [sp, #32]
  408b94:	bl	401900 <strcmp@plt>
  408b98:	cmp	w0, #0x0
  408b9c:	cset	w0, eq  // eq = none
  408ba0:	and	w0, w0, #0xff
  408ba4:	cmp	w0, #0x0
  408ba8:	b.eq	408bb8 <sqrt@plt+0x7178>  // b.none
  408bac:	ldr	x0, [sp, #56]
  408bb0:	ldr	x0, [x0]
  408bb4:	b	408c48 <sqrt@plt+0x7208>
  408bb8:	ldr	x0, [sp, #56]
  408bbc:	ldr	x0, [x0, #8]
  408bc0:	str	x0, [sp, #56]
  408bc4:	b	408b78 <sqrt@plt+0x7138>
  408bc8:	ldr	x0, [sp, #40]
  408bcc:	ldr	x0, [x0]
  408bd0:	add	x0, x0, #0x40
  408bd4:	ldr	x2, [x0]
  408bd8:	ldr	x1, [sp, #32]
  408bdc:	ldr	x0, [sp, #40]
  408be0:	blr	x2
  408be4:	str	x0, [sp, #48]
  408be8:	ldr	x0, [sp, #48]
  408bec:	cmp	x0, #0x0
  408bf0:	b.ne	408c18 <sqrt@plt+0x71d8>  // b.any
  408bf4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  408bf8:	add	x3, x0, #0x0
  408bfc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  408c00:	add	x2, x0, #0x0
  408c04:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  408c08:	add	x1, x0, #0x0
  408c0c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  408c10:	add	x0, x0, #0x730
  408c14:	bl	40b618 <sqrt@plt+0x9bd8>
  408c18:	mov	x0, #0x10                  	// #16
  408c1c:	bl	413cf0 <_Znwm@@Base>
  408c20:	mov	x19, x0
  408c24:	ldr	x0, [sp, #40]
  408c28:	ldr	x0, [x0, #8]
  408c2c:	mov	x2, x0
  408c30:	ldr	x1, [sp, #48]
  408c34:	mov	x0, x19
  408c38:	bl	408744 <sqrt@plt+0x6d04>
  408c3c:	ldr	x0, [sp, #40]
  408c40:	str	x19, [x0, #8]
  408c44:	ldr	x0, [sp, #48]
  408c48:	ldr	x19, [sp, #16]
  408c4c:	ldp	x29, x30, [sp], #64
  408c50:	ret
  408c54:	stp	x29, x30, [sp, #-32]!
  408c58:	mov	x29, sp
  408c5c:	str	x0, [sp, #24]
  408c60:	str	x1, [sp, #16]
  408c64:	mov	w2, #0x0                   	// #0
  408c68:	mov	x1, #0x0                   	// #0
  408c6c:	ldr	x0, [sp, #16]
  408c70:	bl	40dc0c <sqrt@plt+0xc1cc>
  408c74:	ldp	x29, x30, [sp], #32
  408c78:	ret
  408c7c:	sub	sp, sp, #0x10
  408c80:	str	x0, [sp, #8]
  408c84:	nop
  408c88:	add	sp, sp, #0x10
  408c8c:	ret
  408c90:	sub	sp, sp, #0x20
  408c94:	str	x0, [sp, #24]
  408c98:	str	x1, [sp, #16]
  408c9c:	str	x2, [sp, #8]
  408ca0:	strb	w3, [sp, #7]
  408ca4:	nop
  408ca8:	add	sp, sp, #0x20
  408cac:	ret
  408cb0:	sub	sp, sp, #0x20
  408cb4:	str	x0, [sp, #24]
  408cb8:	str	x1, [sp, #16]
  408cbc:	str	x2, [sp, #8]
  408cc0:	strb	w3, [sp, #7]
  408cc4:	nop
  408cc8:	add	sp, sp, #0x20
  408ccc:	ret
  408cd0:	sub	sp, sp, #0x20
  408cd4:	str	x0, [sp, #24]
  408cd8:	str	w1, [sp, #20]
  408cdc:	str	x2, [sp, #8]
  408ce0:	str	w3, [sp, #16]
  408ce4:	str	x4, [sp]
  408ce8:	nop
  408cec:	add	sp, sp, #0x20
  408cf0:	ret
  408cf4:	sub	sp, sp, #0x10
  408cf8:	str	x0, [sp, #8]
  408cfc:	str	x1, [sp]
  408d00:	nop
  408d04:	add	sp, sp, #0x10
  408d08:	ret
  408d0c:	sub	sp, sp, #0x10
  408d10:	str	x0, [sp, #8]
  408d14:	str	x1, [sp]
  408d18:	nop
  408d1c:	add	sp, sp, #0x10
  408d20:	ret
  408d24:	stp	x29, x30, [sp, #-80]!
  408d28:	mov	x29, sp
  408d2c:	str	x0, [sp, #40]
  408d30:	strb	w1, [sp, #39]
  408d34:	str	x2, [sp, #24]
  408d38:	str	x3, [sp, #16]
  408d3c:	ldrb	w0, [sp, #39]
  408d40:	strb	w0, [sp, #64]
  408d44:	strb	wzr, [sp, #65]
  408d48:	add	x2, sp, #0x30
  408d4c:	add	x1, sp, #0x3c
  408d50:	add	x0, sp, #0x40
  408d54:	mov	x4, x2
  408d58:	mov	x3, x1
  408d5c:	ldr	x2, [sp, #24]
  408d60:	mov	x1, x0
  408d64:	ldr	x0, [sp, #40]
  408d68:	bl	408e68 <sqrt@plt+0x7428>
  408d6c:	str	x0, [sp, #72]
  408d70:	ldr	x0, [sp, #40]
  408d74:	ldr	x0, [x0]
  408d78:	add	x0, x0, #0x60
  408d7c:	ldr	x6, [x0]
  408d80:	ldr	x0, [sp, #48]
  408d84:	ldr	w1, [sp, #60]
  408d88:	mov	x5, #0x0                   	// #0
  408d8c:	mov	w4, w1
  408d90:	ldr	x3, [sp, #24]
  408d94:	mov	x2, x0
  408d98:	ldr	x1, [sp, #72]
  408d9c:	ldr	x0, [sp, #40]
  408da0:	blr	x6
  408da4:	ldr	x0, [sp, #16]
  408da8:	cmp	x0, #0x0
  408dac:	b.eq	408dbc <sqrt@plt+0x737c>  // b.none
  408db0:	ldr	w1, [sp, #60]
  408db4:	ldr	x0, [sp, #16]
  408db8:	str	w1, [x0]
  408dbc:	nop
  408dc0:	ldp	x29, x30, [sp], #80
  408dc4:	ret
  408dc8:	stp	x29, x30, [sp, #-80]!
  408dcc:	mov	x29, sp
  408dd0:	str	x0, [sp, #40]
  408dd4:	str	x1, [sp, #32]
  408dd8:	str	x2, [sp, #24]
  408ddc:	str	x3, [sp, #16]
  408de0:	add	x1, sp, #0x40
  408de4:	add	x0, sp, #0x3c
  408de8:	mov	x4, x1
  408dec:	mov	x3, x0
  408df0:	ldr	x2, [sp, #24]
  408df4:	ldr	x1, [sp, #32]
  408df8:	ldr	x0, [sp, #40]
  408dfc:	bl	408e68 <sqrt@plt+0x7428>
  408e00:	str	x0, [sp, #72]
  408e04:	ldr	x0, [sp, #72]
  408e08:	cmp	x0, #0x0
  408e0c:	b.eq	408e5c <sqrt@plt+0x741c>  // b.none
  408e10:	ldr	x0, [sp, #40]
  408e14:	ldr	x0, [x0]
  408e18:	add	x0, x0, #0x60
  408e1c:	ldr	x6, [x0]
  408e20:	ldr	x0, [sp, #64]
  408e24:	ldr	w1, [sp, #60]
  408e28:	ldr	x5, [sp, #32]
  408e2c:	mov	w4, w1
  408e30:	ldr	x3, [sp, #24]
  408e34:	mov	x2, x0
  408e38:	ldr	x1, [sp, #72]
  408e3c:	ldr	x0, [sp, #40]
  408e40:	blr	x6
  408e44:	ldr	x0, [sp, #16]
  408e48:	cmp	x0, #0x0
  408e4c:	b.eq	408e5c <sqrt@plt+0x741c>  // b.none
  408e50:	ldr	w1, [sp, #60]
  408e54:	ldr	x0, [sp, #16]
  408e58:	str	w1, [x0]
  408e5c:	nop
  408e60:	ldp	x29, x30, [sp], #80
  408e64:	ret
  408e68:	stp	x29, x30, [sp, #-176]!
  408e6c:	mov	x29, sp
  408e70:	str	x0, [sp, #56]
  408e74:	str	x1, [sp, #48]
  408e78:	str	x2, [sp, #40]
  408e7c:	str	x3, [sp, #32]
  408e80:	str	x4, [sp, #24]
  408e84:	ldr	x0, [sp, #48]
  408e88:	bl	4138fc <sqrt@plt+0x11ebc>
  408e8c:	str	x0, [sp, #168]
  408e90:	ldr	x0, [sp, #40]
  408e94:	ldr	w0, [x0]
  408e98:	str	w0, [sp, #164]
  408e9c:	ldr	w0, [sp, #164]
  408ea0:	cmp	w0, #0x0
  408ea4:	b.lt	408ebc <sqrt@plt+0x747c>  // b.tstop
  408ea8:	ldr	x0, [sp, #56]
  408eac:	ldr	w0, [x0, #24]
  408eb0:	ldr	w1, [sp, #164]
  408eb4:	cmp	w1, w0
  408eb8:	b.lt	408ef0 <sqrt@plt+0x74b0>  // b.tstop
  408ebc:	add	x0, sp, #0x40
  408ec0:	ldr	w1, [sp, #164]
  408ec4:	bl	40ae74 <sqrt@plt+0x9434>
  408ec8:	add	x1, sp, #0x40
  408ecc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  408ed0:	add	x3, x0, #0x0
  408ed4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  408ed8:	add	x2, x0, #0x0
  408edc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  408ee0:	add	x0, x0, #0x748
  408ee4:	bl	40b5a0 <sqrt@plt+0x9b60>
  408ee8:	mov	x0, #0x0                   	// #0
  408eec:	b	40906c <sqrt@plt+0x762c>
  408ef0:	ldr	x0, [sp, #56]
  408ef4:	ldr	x1, [x0, #16]
  408ef8:	ldrsw	x0, [sp, #164]
  408efc:	lsl	x0, x0, #3
  408f00:	add	x0, x1, x0
  408f04:	ldr	x1, [x0]
  408f08:	ldr	x0, [sp, #24]
  408f0c:	str	x1, [x0]
  408f10:	ldr	x0, [sp, #24]
  408f14:	ldr	x0, [x0]
  408f18:	cmp	x0, #0x0
  408f1c:	b.ne	408f54 <sqrt@plt+0x7514>  // b.any
  408f20:	add	x0, sp, #0x50
  408f24:	ldr	w1, [sp, #164]
  408f28:	bl	40ae74 <sqrt@plt+0x9434>
  408f2c:	add	x1, sp, #0x50
  408f30:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  408f34:	add	x3, x0, #0x0
  408f38:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  408f3c:	add	x2, x0, #0x0
  408f40:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  408f44:	add	x0, x0, #0x760
  408f48:	bl	40b5a0 <sqrt@plt+0x9b60>
  408f4c:	mov	x0, #0x0                   	// #0
  408f50:	b	40906c <sqrt@plt+0x762c>
  408f54:	ldr	x0, [sp, #24]
  408f58:	ldr	x0, [x0]
  408f5c:	ldr	x1, [sp, #168]
  408f60:	bl	40c46c <sqrt@plt+0xaa2c>
  408f64:	cmp	w0, #0x0
  408f68:	cset	w0, eq  // eq = none
  408f6c:	and	w0, w0, #0xff
  408f70:	cmp	w0, #0x0
  408f74:	b.eq	40902c <sqrt@plt+0x75ec>  // b.none
  408f78:	ldr	x0, [sp, #48]
  408f7c:	ldrb	w0, [x0]
  408f80:	cmp	w0, #0x0
  408f84:	b.eq	408fe4 <sqrt@plt+0x75a4>  // b.none
  408f88:	ldr	x0, [sp, #48]
  408f8c:	add	x0, x0, #0x1
  408f90:	ldrb	w0, [x0]
  408f94:	cmp	w0, #0x0
  408f98:	b.ne	408fe4 <sqrt@plt+0x75a4>  // b.any
  408f9c:	ldr	x0, [sp, #24]
  408fa0:	ldr	x0, [x0]
  408fa4:	bl	40d3e4 <sqrt@plt+0xb9a4>
  408fa8:	mov	x1, x0
  408fac:	add	x0, sp, #0x60
  408fb0:	bl	40ae10 <sqrt@plt+0x93d0>
  408fb4:	ldr	x0, [sp, #48]
  408fb8:	ldrb	w1, [x0]
  408fbc:	add	x0, sp, #0x70
  408fc0:	bl	40aed4 <sqrt@plt+0x9494>
  408fc4:	add	x2, sp, #0x70
  408fc8:	add	x1, sp, #0x60
  408fcc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  408fd0:	add	x3, x0, #0x0
  408fd4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  408fd8:	add	x0, x0, #0x778
  408fdc:	bl	40b5a0 <sqrt@plt+0x9b60>
  408fe0:	b	409024 <sqrt@plt+0x75e4>
  408fe4:	ldr	x0, [sp, #24]
  408fe8:	ldr	x0, [x0]
  408fec:	bl	40d3e4 <sqrt@plt+0xb9a4>
  408ff0:	mov	x1, x0
  408ff4:	add	x0, sp, #0x80
  408ff8:	bl	40ae10 <sqrt@plt+0x93d0>
  408ffc:	add	x0, sp, #0x90
  409000:	ldr	x1, [sp, #48]
  409004:	bl	40ae10 <sqrt@plt+0x93d0>
  409008:	add	x2, sp, #0x90
  40900c:	add	x1, sp, #0x80
  409010:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  409014:	add	x3, x0, #0x0
  409018:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40901c:	add	x0, x0, #0x7a8
  409020:	bl	40b5a0 <sqrt@plt+0x9b60>
  409024:	mov	x0, #0x0                   	// #0
  409028:	b	40906c <sqrt@plt+0x762c>
  40902c:	ldr	x0, [sp, #24]
  409030:	ldr	x3, [x0]
  409034:	ldr	x0, [sp, #40]
  409038:	ldr	w0, [x0, #4]
  40903c:	mov	w2, w0
  409040:	ldr	x1, [sp, #168]
  409044:	mov	x0, x3
  409048:	bl	40c648 <sqrt@plt+0xac08>
  40904c:	str	w0, [sp, #160]
  409050:	ldr	x0, [sp, #32]
  409054:	cmp	x0, #0x0
  409058:	b.eq	409068 <sqrt@plt+0x7628>  // b.none
  40905c:	ldr	x0, [sp, #32]
  409060:	ldr	w1, [sp, #160]
  409064:	str	w1, [x0]
  409068:	ldr	x0, [sp, #168]
  40906c:	ldp	x29, x30, [sp], #176
  409070:	ret
  409074:	stp	x29, x30, [sp, #-144]!
  409078:	mov	x29, sp
  40907c:	str	x0, [sp, #40]
  409080:	str	w1, [sp, #36]
  409084:	str	x2, [sp, #24]
  409088:	str	x3, [sp, #16]
  40908c:	ldr	w0, [sp, #36]
  409090:	bl	4138d8 <sqrt@plt+0x11e98>
  409094:	str	x0, [sp, #136]
  409098:	ldr	x0, [sp, #24]
  40909c:	ldr	w0, [x0]
  4090a0:	str	w0, [sp, #132]
  4090a4:	ldr	w0, [sp, #132]
  4090a8:	cmp	w0, #0x0
  4090ac:	b.lt	4090c4 <sqrt@plt+0x7684>  // b.tstop
  4090b0:	ldr	x0, [sp, #40]
  4090b4:	ldr	w0, [x0, #24]
  4090b8:	ldr	w1, [sp, #132]
  4090bc:	cmp	w1, w0
  4090c0:	b.lt	4090f4 <sqrt@plt+0x76b4>  // b.tstop
  4090c4:	add	x0, sp, #0x30
  4090c8:	ldr	w1, [sp, #132]
  4090cc:	bl	40ae74 <sqrt@plt+0x9434>
  4090d0:	add	x1, sp, #0x30
  4090d4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4090d8:	add	x3, x0, #0x0
  4090dc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4090e0:	add	x2, x0, #0x0
  4090e4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  4090e8:	add	x0, x0, #0x748
  4090ec:	bl	40b5a0 <sqrt@plt+0x9b60>
  4090f0:	b	40920c <sqrt@plt+0x77cc>
  4090f4:	ldr	x0, [sp, #40]
  4090f8:	ldr	x1, [x0, #16]
  4090fc:	ldrsw	x0, [sp, #132]
  409100:	lsl	x0, x0, #3
  409104:	add	x0, x1, x0
  409108:	ldr	x0, [x0]
  40910c:	str	x0, [sp, #120]
  409110:	ldr	x0, [sp, #120]
  409114:	cmp	x0, #0x0
  409118:	b.ne	40914c <sqrt@plt+0x770c>  // b.any
  40911c:	add	x0, sp, #0x40
  409120:	ldr	w1, [sp, #132]
  409124:	bl	40ae74 <sqrt@plt+0x9434>
  409128:	add	x1, sp, #0x40
  40912c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  409130:	add	x3, x0, #0x0
  409134:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  409138:	add	x2, x0, #0x0
  40913c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  409140:	add	x0, x0, #0x760
  409144:	bl	40b5a0 <sqrt@plt+0x9b60>
  409148:	b	40920c <sqrt@plt+0x77cc>
  40914c:	ldr	x1, [sp, #136]
  409150:	ldr	x0, [sp, #120]
  409154:	bl	40c46c <sqrt@plt+0xaa2c>
  409158:	cmp	w0, #0x0
  40915c:	cset	w0, eq  // eq = none
  409160:	and	w0, w0, #0xff
  409164:	cmp	w0, #0x0
  409168:	b.eq	4091ac <sqrt@plt+0x776c>  // b.none
  40916c:	ldr	x0, [sp, #120]
  409170:	bl	40d3e4 <sqrt@plt+0xb9a4>
  409174:	mov	x1, x0
  409178:	add	x0, sp, #0x50
  40917c:	bl	40ae10 <sqrt@plt+0x93d0>
  409180:	add	x0, sp, #0x60
  409184:	ldr	w1, [sp, #36]
  409188:	bl	40ae74 <sqrt@plt+0x9434>
  40918c:	add	x2, sp, #0x60
  409190:	add	x1, sp, #0x50
  409194:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  409198:	add	x3, x0, #0x0
  40919c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  4091a0:	add	x0, x0, #0x7e0
  4091a4:	bl	40b5a0 <sqrt@plt+0x9b60>
  4091a8:	b	40920c <sqrt@plt+0x77cc>
  4091ac:	ldr	x0, [sp, #24]
  4091b0:	ldr	w0, [x0, #4]
  4091b4:	mov	w2, w0
  4091b8:	ldr	x1, [sp, #136]
  4091bc:	ldr	x0, [sp, #120]
  4091c0:	bl	40c648 <sqrt@plt+0xac08>
  4091c4:	str	w0, [sp, #116]
  4091c8:	ldr	x0, [sp, #16]
  4091cc:	cmp	x0, #0x0
  4091d0:	b.eq	4091e0 <sqrt@plt+0x77a0>  // b.none
  4091d4:	ldr	x0, [sp, #16]
  4091d8:	ldr	w1, [sp, #116]
  4091dc:	str	w1, [x0]
  4091e0:	ldr	x0, [sp, #40]
  4091e4:	ldr	x0, [x0]
  4091e8:	add	x0, x0, #0x60
  4091ec:	ldr	x6, [x0]
  4091f0:	mov	x5, #0x0                   	// #0
  4091f4:	ldr	w4, [sp, #116]
  4091f8:	ldr	x3, [sp, #24]
  4091fc:	ldr	x2, [sp, #120]
  409200:	ldr	x1, [sp, #136]
  409204:	ldr	x0, [sp, #40]
  409208:	blr	x6
  40920c:	ldp	x29, x30, [sp], #144
  409210:	ret
  409214:	sub	sp, sp, #0x10
  409218:	str	x0, [sp, #8]
  40921c:	str	w1, [sp, #4]
  409220:	ldr	w0, [sp, #4]
  409224:	cmp	w0, #0x0
  409228:	b.lt	40925c <sqrt@plt+0x781c>  // b.tstop
  40922c:	ldr	x0, [sp, #8]
  409230:	ldr	w0, [x0, #24]
  409234:	ldr	w1, [sp, #4]
  409238:	cmp	w1, w0
  40923c:	b.ge	40925c <sqrt@plt+0x781c>  // b.tcont
  409240:	ldr	x0, [sp, #8]
  409244:	ldr	x1, [x0, #16]
  409248:	ldrsw	x0, [sp, #4]
  40924c:	lsl	x0, x0, #3
  409250:	add	x0, x1, x0
  409254:	ldr	x0, [x0]
  409258:	b	409260 <sqrt@plt+0x7820>
  40925c:	mov	x0, #0x0                   	// #0
  409260:	add	sp, sp, #0x10
  409264:	ret
  409268:	stp	x29, x30, [sp, #-32]!
  40926c:	mov	x29, sp
  409270:	str	w0, [sp, #28]
  409274:	str	w1, [sp, #24]
  409278:	str	x2, [sp, #16]
  40927c:	ldr	w0, [sp, #28]
  409280:	cmp	w0, #0x0
  409284:	b.ne	409294 <sqrt@plt+0x7854>  // b.any
  409288:	ldr	x1, [sp, #16]
  40928c:	ldr	w0, [sp, #24]
  409290:	bl	4092a0 <sqrt@plt+0x7860>
  409294:	nop
  409298:	ldp	x29, x30, [sp], #32
  40929c:	ret
  4092a0:	stp	x29, x30, [sp, #-32]!
  4092a4:	mov	x29, sp
  4092a8:	str	w0, [sp, #28]
  4092ac:	str	x1, [sp, #16]
  4092b0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  4092b4:	add	x0, x0, #0x528
  4092b8:	ldr	x0, [x0]
  4092bc:	cmp	x0, #0x0
  4092c0:	b.eq	4092f0 <sqrt@plt+0x78b0>  // b.none
  4092c4:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4092c8:	add	x0, x0, #0x320
  4092cc:	ldr	x3, [x0]
  4092d0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  4092d4:	add	x0, x0, #0x528
  4092d8:	ldr	x0, [x0]
  4092dc:	mov	x2, x0
  4092e0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  4092e4:	add	x1, x0, #0x8b0
  4092e8:	mov	x0, x3
  4092ec:	bl	4016f0 <fprintf@plt>
  4092f0:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4092f4:	add	x0, x0, #0x320
  4092f8:	ldr	x4, [x0]
  4092fc:	ldr	x3, [sp, #16]
  409300:	ldr	w2, [sp, #28]
  409304:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  409308:	add	x1, x0, #0x8b8
  40930c:	mov	x0, x4
  409310:	bl	4016f0 <fprintf@plt>
  409314:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409318:	add	x0, x0, #0x320
  40931c:	ldr	x0, [x0]
  409320:	bl	401870 <fflush@plt>
  409324:	bl	401960 <abort@plt>
  409328:	sub	sp, sp, #0x10
  40932c:	str	w0, [sp, #12]
  409330:	str	w1, [sp, #8]
  409334:	ldr	w1, [sp, #12]
  409338:	ldr	w0, [sp, #8]
  40933c:	cmp	w1, w0
  409340:	b.cs	40934c <sqrt@plt+0x790c>  // b.hs, b.nlast
  409344:	ldr	w0, [sp, #12]
  409348:	b	409350 <sqrt@plt+0x7910>
  40934c:	ldr	w0, [sp, #8]
  409350:	add	sp, sp, #0x10
  409354:	ret
  409358:	stp	x29, x30, [sp, #-32]!
  40935c:	mov	x29, sp
  409360:	str	x0, [sp, #24]
  409364:	str	x1, [sp, #16]
  409368:	ldr	x0, [sp, #24]
  40936c:	add	x0, x0, #0x20
  409370:	bl	40a808 <sqrt@plt+0x8dc8>
  409374:	ldr	x0, [sp, #24]
  409378:	ldr	x1, [sp, #16]
  40937c:	ldr	x1, [x1, #32]
  409380:	str	x1, [x0, #32]
  409384:	ldr	x0, [sp, #16]
  409388:	ldr	w1, [x0]
  40938c:	ldr	x0, [sp, #24]
  409390:	str	w1, [x0]
  409394:	ldr	x0, [sp, #16]
  409398:	ldr	w1, [x0, #4]
  40939c:	ldr	x0, [sp, #24]
  4093a0:	str	w1, [x0, #4]
  4093a4:	ldr	x0, [sp, #16]
  4093a8:	ldr	w1, [x0, #8]
  4093ac:	ldr	x0, [sp, #24]
  4093b0:	str	w1, [x0, #8]
  4093b4:	ldr	x0, [sp, #16]
  4093b8:	ldr	w1, [x0, #12]
  4093bc:	ldr	x0, [sp, #24]
  4093c0:	str	w1, [x0, #12]
  4093c4:	ldr	x0, [sp, #16]
  4093c8:	ldr	w1, [x0, #16]
  4093cc:	ldr	x0, [sp, #24]
  4093d0:	str	w1, [x0, #16]
  4093d4:	nop
  4093d8:	ldp	x29, x30, [sp], #32
  4093dc:	ret
  4093e0:	sub	sp, sp, #0x10
  4093e4:	str	x0, [sp, #8]
  4093e8:	nop
  4093ec:	add	sp, sp, #0x10
  4093f0:	ret
  4093f4:	sub	sp, sp, #0x10
  4093f8:	str	x0, [sp, #8]
  4093fc:	str	x1, [sp]
  409400:	ldr	x0, [sp, #8]
  409404:	ldr	w1, [x0]
  409408:	ldr	x0, [sp]
  40940c:	ldr	w0, [x0]
  409410:	cmp	w1, w0
  409414:	b.eq	409420 <sqrt@plt+0x79e0>  // b.none
  409418:	mov	w0, #0x0                   	// #0
  40941c:	b	4095bc <sqrt@plt+0x7b7c>
  409420:	ldr	x0, [sp, #8]
  409424:	ldr	w0, [x0]
  409428:	cmp	w0, #0x4
  40942c:	b.eq	409524 <sqrt@plt+0x7ae4>  // b.none
  409430:	cmp	w0, #0x4
  409434:	b.gt	4095b8 <sqrt@plt+0x7b78>
  409438:	cmp	w0, #0x3
  40943c:	b.eq	40946c <sqrt@plt+0x7a2c>  // b.none
  409440:	cmp	w0, #0x3
  409444:	b.gt	4095b8 <sqrt@plt+0x7b78>
  409448:	cmp	w0, #0x2
  40944c:	b.eq	4094bc <sqrt@plt+0x7a7c>  // b.none
  409450:	cmp	w0, #0x2
  409454:	b.gt	4095b8 <sqrt@plt+0x7b78>
  409458:	cmp	w0, #0x0
  40945c:	b.eq	409594 <sqrt@plt+0x7b54>  // b.none
  409460:	cmp	w0, #0x1
  409464:	b.eq	409544 <sqrt@plt+0x7b04>  // b.none
  409468:	b	4095b8 <sqrt@plt+0x7b78>
  40946c:	ldr	x0, [sp, #8]
  409470:	ldr	w1, [x0, #4]
  409474:	ldr	x0, [sp]
  409478:	ldr	w0, [x0, #4]
  40947c:	cmp	w1, w0
  409480:	b.ne	4094b4 <sqrt@plt+0x7a74>  // b.any
  409484:	ldr	x0, [sp, #8]
  409488:	ldr	w1, [x0, #8]
  40948c:	ldr	x0, [sp]
  409490:	ldr	w0, [x0, #8]
  409494:	cmp	w1, w0
  409498:	b.ne	4094b4 <sqrt@plt+0x7a74>  // b.any
  40949c:	ldr	x0, [sp, #8]
  4094a0:	ldr	w1, [x0, #12]
  4094a4:	ldr	x0, [sp]
  4094a8:	ldr	w0, [x0, #12]
  4094ac:	cmp	w1, w0
  4094b0:	b.eq	40959c <sqrt@plt+0x7b5c>  // b.none
  4094b4:	mov	w0, #0x0                   	// #0
  4094b8:	b	4095bc <sqrt@plt+0x7b7c>
  4094bc:	ldr	x0, [sp, #8]
  4094c0:	ldr	w1, [x0, #4]
  4094c4:	ldr	x0, [sp]
  4094c8:	ldr	w0, [x0, #4]
  4094cc:	cmp	w1, w0
  4094d0:	b.ne	40951c <sqrt@plt+0x7adc>  // b.any
  4094d4:	ldr	x0, [sp, #8]
  4094d8:	ldr	w1, [x0, #8]
  4094dc:	ldr	x0, [sp]
  4094e0:	ldr	w0, [x0, #8]
  4094e4:	cmp	w1, w0
  4094e8:	b.ne	40951c <sqrt@plt+0x7adc>  // b.any
  4094ec:	ldr	x0, [sp, #8]
  4094f0:	ldr	w1, [x0, #12]
  4094f4:	ldr	x0, [sp]
  4094f8:	ldr	w0, [x0, #12]
  4094fc:	cmp	w1, w0
  409500:	b.ne	40951c <sqrt@plt+0x7adc>  // b.any
  409504:	ldr	x0, [sp, #8]
  409508:	ldr	w1, [x0, #16]
  40950c:	ldr	x0, [sp]
  409510:	ldr	w0, [x0, #16]
  409514:	cmp	w1, w0
  409518:	b.eq	4095a4 <sqrt@plt+0x7b64>  // b.none
  40951c:	mov	w0, #0x0                   	// #0
  409520:	b	4095bc <sqrt@plt+0x7b7c>
  409524:	ldr	x0, [sp, #8]
  409528:	ldr	w1, [x0, #4]
  40952c:	ldr	x0, [sp]
  409530:	ldr	w0, [x0, #4]
  409534:	cmp	w1, w0
  409538:	b.eq	4095ac <sqrt@plt+0x7b6c>  // b.none
  40953c:	mov	w0, #0x0                   	// #0
  409540:	b	4095bc <sqrt@plt+0x7b7c>
  409544:	ldr	x0, [sp, #8]
  409548:	ldr	w1, [x0, #4]
  40954c:	ldr	x0, [sp]
  409550:	ldr	w0, [x0, #4]
  409554:	cmp	w1, w0
  409558:	b.ne	40958c <sqrt@plt+0x7b4c>  // b.any
  40955c:	ldr	x0, [sp, #8]
  409560:	ldr	w1, [x0, #8]
  409564:	ldr	x0, [sp]
  409568:	ldr	w0, [x0, #8]
  40956c:	cmp	w1, w0
  409570:	b.ne	40958c <sqrt@plt+0x7b4c>  // b.any
  409574:	ldr	x0, [sp, #8]
  409578:	ldr	w1, [x0, #12]
  40957c:	ldr	x0, [sp]
  409580:	ldr	w0, [x0, #12]
  409584:	cmp	w1, w0
  409588:	b.eq	4095b4 <sqrt@plt+0x7b74>  // b.none
  40958c:	mov	w0, #0x0                   	// #0
  409590:	b	4095bc <sqrt@plt+0x7b7c>
  409594:	nop
  409598:	b	4095b8 <sqrt@plt+0x7b78>
  40959c:	nop
  4095a0:	b	4095b8 <sqrt@plt+0x7b78>
  4095a4:	nop
  4095a8:	b	4095b8 <sqrt@plt+0x7b78>
  4095ac:	nop
  4095b0:	b	4095b8 <sqrt@plt+0x7b78>
  4095b4:	nop
  4095b8:	mov	w0, #0x1                   	// #1
  4095bc:	add	sp, sp, #0x10
  4095c0:	ret
  4095c4:	stp	x29, x30, [sp, #-32]!
  4095c8:	mov	x29, sp
  4095cc:	str	x0, [sp, #24]
  4095d0:	str	x1, [sp, #16]
  4095d4:	ldr	x1, [sp, #16]
  4095d8:	ldr	x0, [sp, #24]
  4095dc:	bl	4093f4 <sqrt@plt+0x79b4>
  4095e0:	cmp	w0, #0x0
  4095e4:	cset	w0, eq  // eq = none
  4095e8:	and	w0, w0, #0xff
  4095ec:	ldp	x29, x30, [sp], #32
  4095f0:	ret
  4095f4:	sub	sp, sp, #0x10
  4095f8:	str	x0, [sp, #8]
  4095fc:	str	x1, [sp]
  409600:	ldr	x0, [sp, #8]
  409604:	ldr	w1, [x0, #4]
  409608:	ldr	x0, [sp]
  40960c:	str	w1, [x0]
  409610:	ldr	x0, [sp]
  409614:	add	x0, x0, #0x4
  409618:	ldr	x1, [sp, #8]
  40961c:	ldr	w1, [x1, #8]
  409620:	str	w1, [x0]
  409624:	ldr	x0, [sp]
  409628:	add	x0, x0, #0x8
  40962c:	ldr	x1, [sp, #8]
  409630:	ldr	w1, [x1, #12]
  409634:	str	w1, [x0]
  409638:	ldr	x0, [sp]
  40963c:	add	x0, x0, #0xc
  409640:	ldr	x1, [sp, #8]
  409644:	ldr	w1, [x1, #16]
  409648:	str	w1, [x0]
  40964c:	ldr	x0, [sp, #8]
  409650:	ldr	w0, [x0]
  409654:	add	sp, sp, #0x10
  409658:	ret
  40965c:	sub	sp, sp, #0x10
  409660:	str	x0, [sp, #8]
  409664:	ldr	x0, [sp, #8]
  409668:	str	wzr, [x0]
  40966c:	nop
  409670:	add	sp, sp, #0x10
  409674:	ret
  409678:	stp	x29, x30, [sp, #-48]!
  40967c:	mov	x29, sp
  409680:	str	x0, [sp, #40]
  409684:	str	w1, [sp, #36]
  409688:	str	w2, [sp, #32]
  40968c:	str	w3, [sp, #28]
  409690:	ldr	x0, [sp, #40]
  409694:	mov	w1, #0x3                   	// #3
  409698:	str	w1, [x0]
  40969c:	ldr	w1, [sp, #36]
  4096a0:	mov	w0, #0xffff                	// #65535
  4096a4:	bl	409328 <sqrt@plt+0x78e8>
  4096a8:	mov	w1, w0
  4096ac:	ldr	x0, [sp, #40]
  4096b0:	str	w1, [x0, #4]
  4096b4:	ldr	w1, [sp, #32]
  4096b8:	mov	w0, #0xffff                	// #65535
  4096bc:	bl	409328 <sqrt@plt+0x78e8>
  4096c0:	mov	w1, w0
  4096c4:	ldr	x0, [sp, #40]
  4096c8:	str	w1, [x0, #8]
  4096cc:	ldr	w1, [sp, #28]
  4096d0:	mov	w0, #0xffff                	// #65535
  4096d4:	bl	409328 <sqrt@plt+0x78e8>
  4096d8:	mov	w1, w0
  4096dc:	ldr	x0, [sp, #40]
  4096e0:	str	w1, [x0, #12]
  4096e4:	nop
  4096e8:	ldp	x29, x30, [sp], #48
  4096ec:	ret
  4096f0:	stp	x29, x30, [sp, #-48]!
  4096f4:	mov	x29, sp
  4096f8:	str	x0, [sp, #40]
  4096fc:	str	w1, [sp, #36]
  409700:	str	w2, [sp, #32]
  409704:	str	w3, [sp, #28]
  409708:	ldr	x0, [sp, #40]
  40970c:	mov	w1, #0x1                   	// #1
  409710:	str	w1, [x0]
  409714:	ldr	w1, [sp, #36]
  409718:	mov	w0, #0xffff                	// #65535
  40971c:	bl	409328 <sqrt@plt+0x78e8>
  409720:	mov	w1, w0
  409724:	ldr	x0, [sp, #40]
  409728:	str	w1, [x0, #4]
  40972c:	ldr	w1, [sp, #32]
  409730:	mov	w0, #0xffff                	// #65535
  409734:	bl	409328 <sqrt@plt+0x78e8>
  409738:	mov	w1, w0
  40973c:	ldr	x0, [sp, #40]
  409740:	str	w1, [x0, #8]
  409744:	ldr	w1, [sp, #28]
  409748:	mov	w0, #0xffff                	// #65535
  40974c:	bl	409328 <sqrt@plt+0x78e8>
  409750:	mov	w1, w0
  409754:	ldr	x0, [sp, #40]
  409758:	str	w1, [x0, #12]
  40975c:	nop
  409760:	ldp	x29, x30, [sp], #48
  409764:	ret
  409768:	stp	x29, x30, [sp, #-48]!
  40976c:	mov	x29, sp
  409770:	str	x0, [sp, #40]
  409774:	str	w1, [sp, #36]
  409778:	str	w2, [sp, #32]
  40977c:	str	w3, [sp, #28]
  409780:	str	w4, [sp, #24]
  409784:	ldr	x0, [sp, #40]
  409788:	mov	w1, #0x2                   	// #2
  40978c:	str	w1, [x0]
  409790:	ldr	w1, [sp, #36]
  409794:	mov	w0, #0xffff                	// #65535
  409798:	bl	409328 <sqrt@plt+0x78e8>
  40979c:	mov	w1, w0
  4097a0:	ldr	x0, [sp, #40]
  4097a4:	str	w1, [x0, #4]
  4097a8:	ldr	w1, [sp, #32]
  4097ac:	mov	w0, #0xffff                	// #65535
  4097b0:	bl	409328 <sqrt@plt+0x78e8>
  4097b4:	mov	w1, w0
  4097b8:	ldr	x0, [sp, #40]
  4097bc:	str	w1, [x0, #8]
  4097c0:	ldr	w1, [sp, #28]
  4097c4:	mov	w0, #0xffff                	// #65535
  4097c8:	bl	409328 <sqrt@plt+0x78e8>
  4097cc:	mov	w1, w0
  4097d0:	ldr	x0, [sp, #40]
  4097d4:	str	w1, [x0, #12]
  4097d8:	ldr	w1, [sp, #24]
  4097dc:	mov	w0, #0xffff                	// #65535
  4097e0:	bl	409328 <sqrt@plt+0x78e8>
  4097e4:	mov	w1, w0
  4097e8:	ldr	x0, [sp, #40]
  4097ec:	str	w1, [x0, #16]
  4097f0:	nop
  4097f4:	ldp	x29, x30, [sp], #48
  4097f8:	ret
  4097fc:	stp	x29, x30, [sp, #-32]!
  409800:	mov	x29, sp
  409804:	str	x0, [sp, #24]
  409808:	str	w1, [sp, #20]
  40980c:	ldr	x0, [sp, #24]
  409810:	mov	w1, #0x4                   	// #4
  409814:	str	w1, [x0]
  409818:	ldr	w1, [sp, #20]
  40981c:	mov	w0, #0xffff                	// #65535
  409820:	bl	409328 <sqrt@plt+0x78e8>
  409824:	mov	w1, w0
  409828:	ldr	x0, [sp, #24]
  40982c:	str	w1, [x0, #4]
  409830:	nop
  409834:	ldp	x29, x30, [sp], #32
  409838:	ret
  40983c:	stp	x29, x30, [sp, #-64]!
  409840:	mov	x29, sp
  409844:	str	x0, [sp, #40]
  409848:	str	x1, [sp, #32]
  40984c:	str	x2, [sp, #24]
  409850:	str	xzr, [sp, #56]
  409854:	str	wzr, [sp, #52]
  409858:	ldr	x1, [sp, #56]
  40985c:	ldr	x0, [sp, #24]
  409860:	cmp	x1, x0
  409864:	b.cs	409898 <sqrt@plt+0x7e58>  // b.hs, b.nlast
  409868:	ldr	x1, [sp, #32]
  40986c:	ldr	x0, [sp, #56]
  409870:	add	x0, x1, x0
  409874:	ldrb	w0, [x0]
  409878:	mov	w1, w0
  40987c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409880:	add	x0, x0, #0x8f0
  409884:	bl	40a824 <sqrt@plt+0x8de4>
  409888:	cmp	w0, #0x0
  40988c:	b.eq	409898 <sqrt@plt+0x7e58>  // b.none
  409890:	mov	w0, #0x1                   	// #1
  409894:	b	40989c <sqrt@plt+0x7e5c>
  409898:	mov	w0, #0x0                   	// #0
  40989c:	cmp	w0, #0x0
  4098a0:	b.eq	409990 <sqrt@plt+0x7f50>  // b.none
  4098a4:	ldr	x1, [sp, #32]
  4098a8:	ldr	x0, [sp, #56]
  4098ac:	add	x0, x1, x0
  4098b0:	ldrb	w0, [x0]
  4098b4:	mov	w1, w0
  4098b8:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4098bc:	add	x0, x0, #0x7f0
  4098c0:	bl	40a824 <sqrt@plt+0x8de4>
  4098c4:	cmp	w0, #0x0
  4098c8:	cset	w0, ne  // ne = any
  4098cc:	and	w0, w0, #0xff
  4098d0:	cmp	w0, #0x0
  4098d4:	b.eq	409900 <sqrt@plt+0x7ec0>  // b.none
  4098d8:	ldr	w0, [sp, #52]
  4098dc:	lsl	w0, w0, #4
  4098e0:	ldr	x2, [sp, #32]
  4098e4:	ldr	x1, [sp, #56]
  4098e8:	add	x1, x2, x1
  4098ec:	ldrb	w1, [x1]
  4098f0:	add	w0, w0, w1
  4098f4:	sub	w0, w0, #0x30
  4098f8:	str	w0, [sp, #52]
  4098fc:	b	409980 <sqrt@plt+0x7f40>
  409900:	ldr	x1, [sp, #32]
  409904:	ldr	x0, [sp, #56]
  409908:	add	x0, x1, x0
  40990c:	ldrb	w0, [x0]
  409910:	mov	w1, w0
  409914:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409918:	add	x0, x0, #0x5f0
  40991c:	bl	40a824 <sqrt@plt+0x8de4>
  409920:	cmp	w0, #0x0
  409924:	cset	w0, ne  // ne = any
  409928:	and	w0, w0, #0xff
  40992c:	cmp	w0, #0x0
  409930:	b.eq	40995c <sqrt@plt+0x7f1c>  // b.none
  409934:	ldr	w0, [sp, #52]
  409938:	lsl	w0, w0, #4
  40993c:	ldr	x2, [sp, #32]
  409940:	ldr	x1, [sp, #56]
  409944:	add	x1, x2, x1
  409948:	ldrb	w1, [x1]
  40994c:	add	w0, w0, w1
  409950:	sub	w0, w0, #0x37
  409954:	str	w0, [sp, #52]
  409958:	b	409980 <sqrt@plt+0x7f40>
  40995c:	ldr	w0, [sp, #52]
  409960:	lsl	w0, w0, #4
  409964:	ldr	x2, [sp, #32]
  409968:	ldr	x1, [sp, #56]
  40996c:	add	x1, x2, x1
  409970:	ldrb	w1, [x1]
  409974:	add	w0, w0, w1
  409978:	sub	w0, w0, #0x57
  40997c:	str	w0, [sp, #52]
  409980:	ldr	x0, [sp, #56]
  409984:	add	x0, x0, #0x1
  409988:	str	x0, [sp, #56]
  40998c:	b	409858 <sqrt@plt+0x7e18>
  409990:	ldr	x1, [sp, #56]
  409994:	ldr	x0, [sp, #24]
  409998:	cmp	x1, x0
  40999c:	b.eq	4099a8 <sqrt@plt+0x7f68>  // b.none
  4099a0:	mov	w0, #0x0                   	// #0
  4099a4:	b	4099b8 <sqrt@plt+0x7f78>
  4099a8:	ldr	x0, [sp, #40]
  4099ac:	ldr	w1, [sp, #52]
  4099b0:	str	w1, [x0]
  4099b4:	mov	w0, #0x1                   	// #1
  4099b8:	ldp	x29, x30, [sp], #64
  4099bc:	ret
  4099c0:	stp	x29, x30, [sp, #-80]!
  4099c4:	mov	x29, sp
  4099c8:	str	x0, [sp, #40]
  4099cc:	str	w1, [sp, #36]
  4099d0:	str	x2, [sp, #24]
  4099d4:	str	x3, [sp, #16]
  4099d8:	mov	x0, #0x2                   	// #2
  4099dc:	str	x0, [sp, #72]
  4099e0:	ldr	x0, [sp, #40]
  4099e4:	ldr	w1, [sp, #36]
  4099e8:	str	w1, [x0]
  4099ec:	ldr	x0, [sp, #24]
  4099f0:	str	x0, [sp, #64]
  4099f4:	ldr	x0, [sp, #64]
  4099f8:	add	x0, x0, #0x1
  4099fc:	str	x0, [sp, #64]
  409a00:	ldr	x0, [sp, #64]
  409a04:	ldrb	w0, [x0]
  409a08:	cmp	w0, #0x23
  409a0c:	b.ne	409a24 <sqrt@plt+0x7fe4>  // b.any
  409a10:	mov	x0, #0x4                   	// #4
  409a14:	str	x0, [sp, #72]
  409a18:	ldr	x0, [sp, #64]
  409a1c:	add	x0, x0, #0x1
  409a20:	str	x0, [sp, #64]
  409a24:	str	xzr, [sp, #56]
  409a28:	ldr	x1, [sp, #56]
  409a2c:	ldr	x0, [sp, #16]
  409a30:	cmp	x1, x0
  409a34:	b.cs	409ad4 <sqrt@plt+0x8094>  // b.hs, b.nlast
  409a38:	ldr	x0, [sp, #56]
  409a3c:	lsl	x0, x0, #2
  409a40:	ldr	x1, [sp, #40]
  409a44:	add	x0, x1, x0
  409a48:	add	x0, x0, #0x4
  409a4c:	ldr	x2, [sp, #72]
  409a50:	ldr	x1, [sp, #64]
  409a54:	bl	40983c <sqrt@plt+0x7dfc>
  409a58:	cmp	w0, #0x0
  409a5c:	cset	w0, eq  // eq = none
  409a60:	and	w0, w0, #0xff
  409a64:	cmp	w0, #0x0
  409a68:	b.eq	409a74 <sqrt@plt+0x8034>  // b.none
  409a6c:	mov	w0, #0x0                   	// #0
  409a70:	b	409ad8 <sqrt@plt+0x8098>
  409a74:	ldr	x0, [sp, #72]
  409a78:	cmp	x0, #0x2
  409a7c:	b.ne	409ab4 <sqrt@plt+0x8074>  // b.any
  409a80:	ldr	x1, [sp, #40]
  409a84:	ldr	x0, [sp, #56]
  409a88:	lsl	x0, x0, #2
  409a8c:	add	x0, x1, x0
  409a90:	ldr	w1, [x0, #4]
  409a94:	mov	w0, w1
  409a98:	lsl	w0, w0, #8
  409a9c:	add	w1, w0, w1
  409aa0:	ldr	x2, [sp, #40]
  409aa4:	ldr	x0, [sp, #56]
  409aa8:	lsl	x0, x0, #2
  409aac:	add	x0, x2, x0
  409ab0:	str	w1, [x0, #4]
  409ab4:	ldr	x1, [sp, #64]
  409ab8:	ldr	x0, [sp, #72]
  409abc:	add	x0, x1, x0
  409ac0:	str	x0, [sp, #64]
  409ac4:	ldr	x0, [sp, #56]
  409ac8:	add	x0, x0, #0x1
  409acc:	str	x0, [sp, #56]
  409ad0:	b	409a28 <sqrt@plt+0x7fe8>
  409ad4:	mov	w0, #0x1                   	// #1
  409ad8:	ldp	x29, x30, [sp], #80
  409adc:	ret
  409ae0:	stp	x29, x30, [sp, #-32]!
  409ae4:	mov	x29, sp
  409ae8:	str	x0, [sp, #24]
  409aec:	str	x1, [sp, #16]
  409af0:	mov	x3, #0x3                   	// #3
  409af4:	ldr	x2, [sp, #16]
  409af8:	mov	w1, #0x3                   	// #3
  409afc:	ldr	x0, [sp, #24]
  409b00:	bl	4099c0 <sqrt@plt+0x7f80>
  409b04:	ldp	x29, x30, [sp], #32
  409b08:	ret
  409b0c:	stp	x29, x30, [sp, #-32]!
  409b10:	mov	x29, sp
  409b14:	str	x0, [sp, #24]
  409b18:	str	x1, [sp, #16]
  409b1c:	mov	x3, #0x3                   	// #3
  409b20:	ldr	x2, [sp, #16]
  409b24:	mov	w1, #0x1                   	// #1
  409b28:	ldr	x0, [sp, #24]
  409b2c:	bl	4099c0 <sqrt@plt+0x7f80>
  409b30:	ldp	x29, x30, [sp], #32
  409b34:	ret
  409b38:	stp	x29, x30, [sp, #-32]!
  409b3c:	mov	x29, sp
  409b40:	str	x0, [sp, #24]
  409b44:	str	x1, [sp, #16]
  409b48:	mov	x3, #0x4                   	// #4
  409b4c:	ldr	x2, [sp, #16]
  409b50:	mov	w1, #0x2                   	// #2
  409b54:	ldr	x0, [sp, #24]
  409b58:	bl	4099c0 <sqrt@plt+0x7f80>
  409b5c:	ldp	x29, x30, [sp], #32
  409b60:	ret
  409b64:	stp	x29, x30, [sp, #-32]!
  409b68:	mov	x29, sp
  409b6c:	str	x0, [sp, #24]
  409b70:	str	x1, [sp, #16]
  409b74:	mov	x3, #0x1                   	// #1
  409b78:	ldr	x2, [sp, #16]
  409b7c:	mov	w1, #0x4                   	// #4
  409b80:	ldr	x0, [sp, #24]
  409b84:	bl	4099c0 <sqrt@plt+0x7f80>
  409b88:	ldp	x29, x30, [sp], #32
  409b8c:	ret
  409b90:	stp	x29, x30, [sp, #-48]!
  409b94:	mov	x29, sp
  409b98:	str	x0, [sp, #40]
  409b9c:	str	x1, [sp, #32]
  409ba0:	str	x2, [sp, #24]
  409ba4:	str	x3, [sp, #16]
  409ba8:	ldr	x0, [sp, #40]
  409bac:	ldr	w0, [x0]
  409bb0:	cmp	w0, #0x4
  409bb4:	b.eq	409d7c <sqrt@plt+0x833c>  // b.none
  409bb8:	cmp	w0, #0x4
  409bbc:	b.gt	409db0 <sqrt@plt+0x8370>
  409bc0:	cmp	w0, #0x3
  409bc4:	b.eq	409be4 <sqrt@plt+0x81a4>  // b.none
  409bc8:	cmp	w0, #0x3
  409bcc:	b.gt	409db0 <sqrt@plt+0x8370>
  409bd0:	cmp	w0, #0x1
  409bd4:	b.eq	409c18 <sqrt@plt+0x81d8>  // b.none
  409bd8:	cmp	w0, #0x2
  409bdc:	b.eq	409c64 <sqrt@plt+0x8224>  // b.none
  409be0:	b	409db0 <sqrt@plt+0x8370>
  409be4:	ldr	x0, [sp, #40]
  409be8:	ldr	w1, [x0, #4]
  409bec:	ldr	x0, [sp, #32]
  409bf0:	str	w1, [x0]
  409bf4:	ldr	x0, [sp, #40]
  409bf8:	ldr	w1, [x0, #8]
  409bfc:	ldr	x0, [sp, #24]
  409c00:	str	w1, [x0]
  409c04:	ldr	x0, [sp, #40]
  409c08:	ldr	w1, [x0, #12]
  409c0c:	ldr	x0, [sp, #16]
  409c10:	str	w1, [x0]
  409c14:	b	409dc8 <sqrt@plt+0x8388>
  409c18:	ldr	x0, [sp, #40]
  409c1c:	ldr	w0, [x0, #4]
  409c20:	mov	w1, #0xffff                	// #65535
  409c24:	sub	w1, w1, w0
  409c28:	ldr	x0, [sp, #32]
  409c2c:	str	w1, [x0]
  409c30:	ldr	x0, [sp, #40]
  409c34:	ldr	w0, [x0, #8]
  409c38:	mov	w1, #0xffff                	// #65535
  409c3c:	sub	w1, w1, w0
  409c40:	ldr	x0, [sp, #24]
  409c44:	str	w1, [x0]
  409c48:	ldr	x0, [sp, #40]
  409c4c:	ldr	w0, [x0, #12]
  409c50:	mov	w1, #0xffff                	// #65535
  409c54:	sub	w1, w1, w0
  409c58:	ldr	x0, [sp, #16]
  409c5c:	str	w1, [x0]
  409c60:	b	409dc8 <sqrt@plt+0x8388>
  409c64:	ldr	x0, [sp, #40]
  409c68:	ldr	w1, [x0, #4]
  409c6c:	ldr	x0, [sp, #40]
  409c70:	ldr	w0, [x0, #16]
  409c74:	mov	w2, #0xffff                	// #65535
  409c78:	sub	w0, w2, w0
  409c7c:	mul	w1, w1, w0
  409c80:	mov	w0, #0x8001                	// #32769
  409c84:	movk	w0, #0x8000, lsl #16
  409c88:	umull	x0, w1, w0
  409c8c:	lsr	x0, x0, #32
  409c90:	lsr	w1, w0, #15
  409c94:	ldr	x0, [sp, #40]
  409c98:	ldr	w0, [x0, #16]
  409c9c:	add	w0, w1, w0
  409ca0:	mov	w1, w0
  409ca4:	mov	w0, #0xffff                	// #65535
  409ca8:	bl	409328 <sqrt@plt+0x78e8>
  409cac:	mov	w1, w0
  409cb0:	mov	w0, #0xffff                	// #65535
  409cb4:	sub	w1, w0, w1
  409cb8:	ldr	x0, [sp, #32]
  409cbc:	str	w1, [x0]
  409cc0:	ldr	x0, [sp, #40]
  409cc4:	ldr	w1, [x0, #8]
  409cc8:	ldr	x0, [sp, #40]
  409ccc:	ldr	w0, [x0, #16]
  409cd0:	mov	w2, #0xffff                	// #65535
  409cd4:	sub	w0, w2, w0
  409cd8:	mul	w1, w1, w0
  409cdc:	mov	w0, #0x8001                	// #32769
  409ce0:	movk	w0, #0x8000, lsl #16
  409ce4:	umull	x0, w1, w0
  409ce8:	lsr	x0, x0, #32
  409cec:	lsr	w1, w0, #15
  409cf0:	ldr	x0, [sp, #40]
  409cf4:	ldr	w0, [x0, #16]
  409cf8:	add	w0, w1, w0
  409cfc:	mov	w1, w0
  409d00:	mov	w0, #0xffff                	// #65535
  409d04:	bl	409328 <sqrt@plt+0x78e8>
  409d08:	mov	w1, w0
  409d0c:	mov	w0, #0xffff                	// #65535
  409d10:	sub	w1, w0, w1
  409d14:	ldr	x0, [sp, #24]
  409d18:	str	w1, [x0]
  409d1c:	ldr	x0, [sp, #40]
  409d20:	ldr	w1, [x0, #12]
  409d24:	ldr	x0, [sp, #40]
  409d28:	ldr	w0, [x0, #16]
  409d2c:	mov	w2, #0xffff                	// #65535
  409d30:	sub	w0, w2, w0
  409d34:	mul	w1, w1, w0
  409d38:	mov	w0, #0x8001                	// #32769
  409d3c:	movk	w0, #0x8000, lsl #16
  409d40:	umull	x0, w1, w0
  409d44:	lsr	x0, x0, #32
  409d48:	lsr	w1, w0, #15
  409d4c:	ldr	x0, [sp, #40]
  409d50:	ldr	w0, [x0, #16]
  409d54:	add	w0, w1, w0
  409d58:	mov	w1, w0
  409d5c:	mov	w0, #0xffff                	// #65535
  409d60:	bl	409328 <sqrt@plt+0x78e8>
  409d64:	mov	w1, w0
  409d68:	mov	w0, #0xffff                	// #65535
  409d6c:	sub	w1, w0, w1
  409d70:	ldr	x0, [sp, #16]
  409d74:	str	w1, [x0]
  409d78:	b	409dc8 <sqrt@plt+0x8388>
  409d7c:	ldr	x0, [sp, #40]
  409d80:	ldr	w1, [x0, #4]
  409d84:	ldr	x0, [sp, #16]
  409d88:	str	w1, [x0]
  409d8c:	ldr	x0, [sp, #16]
  409d90:	ldr	w1, [x0]
  409d94:	ldr	x0, [sp, #24]
  409d98:	str	w1, [x0]
  409d9c:	ldr	x0, [sp, #24]
  409da0:	ldr	w1, [x0]
  409da4:	ldr	x0, [sp, #32]
  409da8:	str	w1, [x0]
  409dac:	b	409dc8 <sqrt@plt+0x8388>
  409db0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  409db4:	add	x2, x0, #0x8f0
  409db8:	mov	w1, #0x100                 	// #256
  409dbc:	mov	w0, #0x0                   	// #0
  409dc0:	bl	409268 <sqrt@plt+0x7828>
  409dc4:	nop
  409dc8:	nop
  409dcc:	ldp	x29, x30, [sp], #48
  409dd0:	ret
  409dd4:	stp	x29, x30, [sp, #-48]!
  409dd8:	mov	x29, sp
  409ddc:	str	x0, [sp, #40]
  409de0:	str	x1, [sp, #32]
  409de4:	str	x2, [sp, #24]
  409de8:	str	x3, [sp, #16]
  409dec:	ldr	x0, [sp, #40]
  409df0:	ldr	w0, [x0]
  409df4:	cmp	w0, #0x4
  409df8:	b.eq	409fa8 <sqrt@plt+0x8568>  // b.none
  409dfc:	cmp	w0, #0x4
  409e00:	b.gt	409fe4 <sqrt@plt+0x85a4>
  409e04:	cmp	w0, #0x3
  409e08:	b.eq	409e28 <sqrt@plt+0x83e8>  // b.none
  409e0c:	cmp	w0, #0x3
  409e10:	b.gt	409fe4 <sqrt@plt+0x85a4>
  409e14:	cmp	w0, #0x1
  409e18:	b.eq	409e74 <sqrt@plt+0x8434>  // b.none
  409e1c:	cmp	w0, #0x2
  409e20:	b.eq	409ea8 <sqrt@plt+0x8468>  // b.none
  409e24:	b	409fe4 <sqrt@plt+0x85a4>
  409e28:	ldr	x0, [sp, #40]
  409e2c:	ldr	w0, [x0, #4]
  409e30:	mov	w1, #0xffff                	// #65535
  409e34:	sub	w1, w1, w0
  409e38:	ldr	x0, [sp, #32]
  409e3c:	str	w1, [x0]
  409e40:	ldr	x0, [sp, #40]
  409e44:	ldr	w0, [x0, #8]
  409e48:	mov	w1, #0xffff                	// #65535
  409e4c:	sub	w1, w1, w0
  409e50:	ldr	x0, [sp, #24]
  409e54:	str	w1, [x0]
  409e58:	ldr	x0, [sp, #40]
  409e5c:	ldr	w0, [x0, #12]
  409e60:	mov	w1, #0xffff                	// #65535
  409e64:	sub	w1, w1, w0
  409e68:	ldr	x0, [sp, #16]
  409e6c:	str	w1, [x0]
  409e70:	b	409ffc <sqrt@plt+0x85bc>
  409e74:	ldr	x0, [sp, #40]
  409e78:	ldr	w1, [x0, #4]
  409e7c:	ldr	x0, [sp, #32]
  409e80:	str	w1, [x0]
  409e84:	ldr	x0, [sp, #40]
  409e88:	ldr	w1, [x0, #8]
  409e8c:	ldr	x0, [sp, #24]
  409e90:	str	w1, [x0]
  409e94:	ldr	x0, [sp, #40]
  409e98:	ldr	w1, [x0, #12]
  409e9c:	ldr	x0, [sp, #16]
  409ea0:	str	w1, [x0]
  409ea4:	b	409ffc <sqrt@plt+0x85bc>
  409ea8:	ldr	x0, [sp, #40]
  409eac:	ldr	w1, [x0, #4]
  409eb0:	ldr	x0, [sp, #40]
  409eb4:	ldr	w0, [x0, #16]
  409eb8:	mov	w2, #0xffff                	// #65535
  409ebc:	sub	w0, w2, w0
  409ec0:	mul	w1, w1, w0
  409ec4:	mov	w0, #0x8001                	// #32769
  409ec8:	movk	w0, #0x8000, lsl #16
  409ecc:	umull	x0, w1, w0
  409ed0:	lsr	x0, x0, #32
  409ed4:	lsr	w1, w0, #15
  409ed8:	ldr	x0, [sp, #40]
  409edc:	ldr	w0, [x0, #16]
  409ee0:	add	w0, w1, w0
  409ee4:	mov	w1, w0
  409ee8:	mov	w0, #0xffff                	// #65535
  409eec:	bl	409328 <sqrt@plt+0x78e8>
  409ef0:	mov	w1, w0
  409ef4:	ldr	x0, [sp, #32]
  409ef8:	str	w1, [x0]
  409efc:	ldr	x0, [sp, #40]
  409f00:	ldr	w1, [x0, #8]
  409f04:	ldr	x0, [sp, #40]
  409f08:	ldr	w0, [x0, #16]
  409f0c:	mov	w2, #0xffff                	// #65535
  409f10:	sub	w0, w2, w0
  409f14:	mul	w1, w1, w0
  409f18:	mov	w0, #0x8001                	// #32769
  409f1c:	movk	w0, #0x8000, lsl #16
  409f20:	umull	x0, w1, w0
  409f24:	lsr	x0, x0, #32
  409f28:	lsr	w1, w0, #15
  409f2c:	ldr	x0, [sp, #40]
  409f30:	ldr	w0, [x0, #16]
  409f34:	add	w0, w1, w0
  409f38:	mov	w1, w0
  409f3c:	mov	w0, #0xffff                	// #65535
  409f40:	bl	409328 <sqrt@plt+0x78e8>
  409f44:	mov	w1, w0
  409f48:	ldr	x0, [sp, #24]
  409f4c:	str	w1, [x0]
  409f50:	ldr	x0, [sp, #40]
  409f54:	ldr	w1, [x0, #12]
  409f58:	ldr	x0, [sp, #40]
  409f5c:	ldr	w0, [x0, #16]
  409f60:	mov	w2, #0xffff                	// #65535
  409f64:	sub	w0, w2, w0
  409f68:	mul	w1, w1, w0
  409f6c:	mov	w0, #0x8001                	// #32769
  409f70:	movk	w0, #0x8000, lsl #16
  409f74:	umull	x0, w1, w0
  409f78:	lsr	x0, x0, #32
  409f7c:	lsr	w1, w0, #15
  409f80:	ldr	x0, [sp, #40]
  409f84:	ldr	w0, [x0, #16]
  409f88:	add	w0, w1, w0
  409f8c:	mov	w1, w0
  409f90:	mov	w0, #0xffff                	// #65535
  409f94:	bl	409328 <sqrt@plt+0x78e8>
  409f98:	mov	w1, w0
  409f9c:	ldr	x0, [sp, #16]
  409fa0:	str	w1, [x0]
  409fa4:	b	409ffc <sqrt@plt+0x85bc>
  409fa8:	ldr	x0, [sp, #40]
  409fac:	ldr	w0, [x0, #4]
  409fb0:	mov	w1, #0xffff                	// #65535
  409fb4:	sub	w1, w1, w0
  409fb8:	ldr	x0, [sp, #16]
  409fbc:	str	w1, [x0]
  409fc0:	ldr	x0, [sp, #16]
  409fc4:	ldr	w1, [x0]
  409fc8:	ldr	x0, [sp, #24]
  409fcc:	str	w1, [x0]
  409fd0:	ldr	x0, [sp, #24]
  409fd4:	ldr	w1, [x0]
  409fd8:	ldr	x0, [sp, #32]
  409fdc:	str	w1, [x0]
  409fe0:	b	409ffc <sqrt@plt+0x85bc>
  409fe4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  409fe8:	add	x2, x0, #0x8f0
  409fec:	mov	w1, #0x11f                 	// #287
  409ff0:	mov	w0, #0x0                   	// #0
  409ff4:	bl	409268 <sqrt@plt+0x7828>
  409ff8:	nop
  409ffc:	nop
  40a000:	ldp	x29, x30, [sp], #48
  40a004:	ret
  40a008:	stp	x29, x30, [sp, #-80]!
  40a00c:	mov	x29, sp
  40a010:	str	x19, [sp, #16]
  40a014:	str	x0, [sp, #72]
  40a018:	str	x1, [sp, #64]
  40a01c:	str	x2, [sp, #56]
  40a020:	str	x3, [sp, #48]
  40a024:	str	x4, [sp, #40]
  40a028:	ldr	x0, [sp, #72]
  40a02c:	ldr	w0, [x0]
  40a030:	cmp	w0, #0x4
  40a034:	b.eq	40a338 <sqrt@plt+0x88f8>  // b.none
  40a038:	cmp	w0, #0x4
  40a03c:	b.gt	40a37c <sqrt@plt+0x893c>
  40a040:	cmp	w0, #0x3
  40a044:	b.eq	40a064 <sqrt@plt+0x8624>  // b.none
  40a048:	cmp	w0, #0x3
  40a04c:	b.gt	40a37c <sqrt@plt+0x893c>
  40a050:	cmp	w0, #0x1
  40a054:	b.eq	40a1c4 <sqrt@plt+0x8784>  // b.none
  40a058:	cmp	w0, #0x2
  40a05c:	b.eq	40a2f4 <sqrt@plt+0x88b4>  // b.none
  40a060:	b	40a37c <sqrt@plt+0x893c>
  40a064:	ldr	x0, [sp, #72]
  40a068:	ldr	w0, [x0, #4]
  40a06c:	mov	w1, #0xffff                	// #65535
  40a070:	sub	w19, w1, w0
  40a074:	ldr	x0, [sp, #72]
  40a078:	ldr	w0, [x0, #8]
  40a07c:	mov	w1, #0xffff                	// #65535
  40a080:	sub	w2, w1, w0
  40a084:	ldr	x0, [sp, #72]
  40a088:	ldr	w0, [x0, #12]
  40a08c:	mov	w1, #0xffff                	// #65535
  40a090:	sub	w0, w1, w0
  40a094:	mov	w1, w0
  40a098:	mov	w0, w2
  40a09c:	bl	409328 <sqrt@plt+0x78e8>
  40a0a0:	mov	w1, w0
  40a0a4:	mov	w0, w19
  40a0a8:	bl	409328 <sqrt@plt+0x78e8>
  40a0ac:	mov	w1, w0
  40a0b0:	ldr	x0, [sp, #40]
  40a0b4:	str	w1, [x0]
  40a0b8:	ldr	x0, [sp, #40]
  40a0bc:	ldr	w1, [x0]
  40a0c0:	mov	w0, #0xffff                	// #65535
  40a0c4:	cmp	w1, w0
  40a0c8:	b.ne	40a0f4 <sqrt@plt+0x86b4>  // b.any
  40a0cc:	ldr	x0, [sp, #64]
  40a0d0:	mov	w1, #0xffff                	// #65535
  40a0d4:	str	w1, [x0]
  40a0d8:	ldr	x0, [sp, #56]
  40a0dc:	mov	w1, #0xffff                	// #65535
  40a0e0:	str	w1, [x0]
  40a0e4:	ldr	x0, [sp, #48]
  40a0e8:	mov	w1, #0xffff                	// #65535
  40a0ec:	str	w1, [x0]
  40a0f0:	b	40a394 <sqrt@plt+0x8954>
  40a0f4:	ldr	x0, [sp, #72]
  40a0f8:	ldr	w1, [x0, #4]
  40a0fc:	ldr	x0, [sp, #40]
  40a100:	ldr	w0, [x0]
  40a104:	add	w0, w1, w0
  40a108:	mov	w1, w0
  40a10c:	lsl	w0, w0, #16
  40a110:	sub	w1, w1, w0
  40a114:	mov	w0, #0xfffe0001            	// #-131071
  40a118:	add	w1, w1, w0
  40a11c:	ldr	x0, [sp, #40]
  40a120:	ldr	w0, [x0]
  40a124:	mov	w2, #0xffff                	// #65535
  40a128:	sub	w0, w2, w0
  40a12c:	udiv	w1, w1, w0
  40a130:	ldr	x0, [sp, #64]
  40a134:	str	w1, [x0]
  40a138:	ldr	x0, [sp, #72]
  40a13c:	ldr	w1, [x0, #8]
  40a140:	ldr	x0, [sp, #40]
  40a144:	ldr	w0, [x0]
  40a148:	add	w0, w1, w0
  40a14c:	mov	w1, w0
  40a150:	lsl	w0, w0, #16
  40a154:	sub	w1, w1, w0
  40a158:	mov	w0, #0xfffe0001            	// #-131071
  40a15c:	add	w1, w1, w0
  40a160:	ldr	x0, [sp, #40]
  40a164:	ldr	w0, [x0]
  40a168:	mov	w2, #0xffff                	// #65535
  40a16c:	sub	w0, w2, w0
  40a170:	udiv	w1, w1, w0
  40a174:	ldr	x0, [sp, #56]
  40a178:	str	w1, [x0]
  40a17c:	ldr	x0, [sp, #72]
  40a180:	ldr	w1, [x0, #12]
  40a184:	ldr	x0, [sp, #40]
  40a188:	ldr	w0, [x0]
  40a18c:	add	w0, w1, w0
  40a190:	mov	w1, w0
  40a194:	lsl	w0, w0, #16
  40a198:	sub	w1, w1, w0
  40a19c:	mov	w0, #0xfffe0001            	// #-131071
  40a1a0:	add	w1, w1, w0
  40a1a4:	ldr	x0, [sp, #40]
  40a1a8:	ldr	w0, [x0]
  40a1ac:	mov	w2, #0xffff                	// #65535
  40a1b0:	sub	w0, w2, w0
  40a1b4:	udiv	w1, w1, w0
  40a1b8:	ldr	x0, [sp, #48]
  40a1bc:	str	w1, [x0]
  40a1c0:	b	40a394 <sqrt@plt+0x8954>
  40a1c4:	ldr	x0, [sp, #72]
  40a1c8:	ldr	w19, [x0, #4]
  40a1cc:	ldr	x0, [sp, #72]
  40a1d0:	ldr	w2, [x0, #8]
  40a1d4:	ldr	x0, [sp, #72]
  40a1d8:	ldr	w0, [x0, #12]
  40a1dc:	mov	w1, w0
  40a1e0:	mov	w0, w2
  40a1e4:	bl	409328 <sqrt@plt+0x78e8>
  40a1e8:	mov	w1, w0
  40a1ec:	mov	w0, w19
  40a1f0:	bl	409328 <sqrt@plt+0x78e8>
  40a1f4:	mov	w1, w0
  40a1f8:	ldr	x0, [sp, #40]
  40a1fc:	str	w1, [x0]
  40a200:	ldr	x0, [sp, #40]
  40a204:	ldr	w1, [x0]
  40a208:	mov	w0, #0xffff                	// #65535
  40a20c:	cmp	w1, w0
  40a210:	b.ne	40a23c <sqrt@plt+0x87fc>  // b.any
  40a214:	ldr	x0, [sp, #64]
  40a218:	mov	w1, #0xffff                	// #65535
  40a21c:	str	w1, [x0]
  40a220:	ldr	x0, [sp, #56]
  40a224:	mov	w1, #0xffff                	// #65535
  40a228:	str	w1, [x0]
  40a22c:	ldr	x0, [sp, #48]
  40a230:	mov	w1, #0xffff                	// #65535
  40a234:	str	w1, [x0]
  40a238:	b	40a394 <sqrt@plt+0x8954>
  40a23c:	ldr	x0, [sp, #72]
  40a240:	ldr	w1, [x0, #4]
  40a244:	ldr	x0, [sp, #40]
  40a248:	ldr	w0, [x0]
  40a24c:	sub	w1, w1, w0
  40a250:	mov	w0, w1
  40a254:	lsl	w0, w0, #16
  40a258:	sub	w1, w0, w1
  40a25c:	ldr	x0, [sp, #40]
  40a260:	ldr	w0, [x0]
  40a264:	mov	w2, #0xffff                	// #65535
  40a268:	sub	w0, w2, w0
  40a26c:	udiv	w1, w1, w0
  40a270:	ldr	x0, [sp, #64]
  40a274:	str	w1, [x0]
  40a278:	ldr	x0, [sp, #72]
  40a27c:	ldr	w1, [x0, #8]
  40a280:	ldr	x0, [sp, #40]
  40a284:	ldr	w0, [x0]
  40a288:	sub	w1, w1, w0
  40a28c:	mov	w0, w1
  40a290:	lsl	w0, w0, #16
  40a294:	sub	w1, w0, w1
  40a298:	ldr	x0, [sp, #40]
  40a29c:	ldr	w0, [x0]
  40a2a0:	mov	w2, #0xffff                	// #65535
  40a2a4:	sub	w0, w2, w0
  40a2a8:	udiv	w1, w1, w0
  40a2ac:	ldr	x0, [sp, #56]
  40a2b0:	str	w1, [x0]
  40a2b4:	ldr	x0, [sp, #72]
  40a2b8:	ldr	w1, [x0, #12]
  40a2bc:	ldr	x0, [sp, #40]
  40a2c0:	ldr	w0, [x0]
  40a2c4:	sub	w1, w1, w0
  40a2c8:	mov	w0, w1
  40a2cc:	lsl	w0, w0, #16
  40a2d0:	sub	w1, w0, w1
  40a2d4:	ldr	x0, [sp, #40]
  40a2d8:	ldr	w0, [x0]
  40a2dc:	mov	w2, #0xffff                	// #65535
  40a2e0:	sub	w0, w2, w0
  40a2e4:	udiv	w1, w1, w0
  40a2e8:	ldr	x0, [sp, #48]
  40a2ec:	str	w1, [x0]
  40a2f0:	b	40a394 <sqrt@plt+0x8954>
  40a2f4:	ldr	x0, [sp, #72]
  40a2f8:	ldr	w1, [x0, #4]
  40a2fc:	ldr	x0, [sp, #64]
  40a300:	str	w1, [x0]
  40a304:	ldr	x0, [sp, #72]
  40a308:	ldr	w1, [x0, #8]
  40a30c:	ldr	x0, [sp, #56]
  40a310:	str	w1, [x0]
  40a314:	ldr	x0, [sp, #72]
  40a318:	ldr	w1, [x0, #12]
  40a31c:	ldr	x0, [sp, #48]
  40a320:	str	w1, [x0]
  40a324:	ldr	x0, [sp, #72]
  40a328:	ldr	w1, [x0, #16]
  40a32c:	ldr	x0, [sp, #40]
  40a330:	str	w1, [x0]
  40a334:	b	40a394 <sqrt@plt+0x8954>
  40a338:	ldr	x0, [sp, #48]
  40a33c:	str	wzr, [x0]
  40a340:	ldr	x0, [sp, #48]
  40a344:	ldr	w1, [x0]
  40a348:	ldr	x0, [sp, #56]
  40a34c:	str	w1, [x0]
  40a350:	ldr	x0, [sp, #56]
  40a354:	ldr	w1, [x0]
  40a358:	ldr	x0, [sp, #64]
  40a35c:	str	w1, [x0]
  40a360:	ldr	x0, [sp, #72]
  40a364:	ldr	w0, [x0, #4]
  40a368:	mov	w1, #0xffff                	// #65535
  40a36c:	sub	w1, w1, w0
  40a370:	ldr	x0, [sp, #40]
  40a374:	str	w1, [x0]
  40a378:	b	40a394 <sqrt@plt+0x8954>
  40a37c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40a380:	add	x2, x0, #0x8f0
  40a384:	mov	w1, #0x151                 	// #337
  40a388:	mov	w0, #0x0                   	// #0
  40a38c:	bl	409268 <sqrt@plt+0x7828>
  40a390:	nop
  40a394:	nop
  40a398:	ldr	x19, [sp, #16]
  40a39c:	ldp	x29, x30, [sp], #80
  40a3a0:	ret
  40a3a4:	stp	x29, x30, [sp, #-32]!
  40a3a8:	mov	x29, sp
  40a3ac:	str	x0, [sp, #24]
  40a3b0:	str	x1, [sp, #16]
  40a3b4:	ldr	x0, [sp, #24]
  40a3b8:	ldr	w0, [x0]
  40a3bc:	cmp	w0, #0x4
  40a3c0:	b.eq	40a51c <sqrt@plt+0x8adc>  // b.none
  40a3c4:	cmp	w0, #0x4
  40a3c8:	b.gt	40a530 <sqrt@plt+0x8af0>
  40a3cc:	cmp	w0, #0x3
  40a3d0:	b.eq	40a3f0 <sqrt@plt+0x89b0>  // b.none
  40a3d4:	cmp	w0, #0x3
  40a3d8:	b.gt	40a530 <sqrt@plt+0x8af0>
  40a3dc:	cmp	w0, #0x1
  40a3e0:	b.eq	40a448 <sqrt@plt+0x8a08>  // b.none
  40a3e4:	cmp	w0, #0x2
  40a3e8:	b.eq	40a4a8 <sqrt@plt+0x8a68>  // b.none
  40a3ec:	b	40a530 <sqrt@plt+0x8af0>
  40a3f0:	ldr	x0, [sp, #24]
  40a3f4:	ldr	w1, [x0, #4]
  40a3f8:	mov	w0, #0xde                  	// #222
  40a3fc:	mul	w1, w1, w0
  40a400:	ldr	x0, [sp, #24]
  40a404:	ldr	w2, [x0, #8]
  40a408:	mov	w0, #0x2c3                 	// #707
  40a40c:	mul	w0, w2, w0
  40a410:	add	w1, w1, w0
  40a414:	ldr	x0, [sp, #24]
  40a418:	ldr	w2, [x0, #12]
  40a41c:	mov	w0, #0x47                  	// #71
  40a420:	mul	w0, w2, w0
  40a424:	add	w1, w1, w0
  40a428:	mov	w0, #0x4dd3                	// #19923
  40a42c:	movk	w0, #0x1062, lsl #16
  40a430:	umull	x0, w1, w0
  40a434:	lsr	x0, x0, #32
  40a438:	lsr	w1, w0, #6
  40a43c:	ldr	x0, [sp, #16]
  40a440:	str	w1, [x0]
  40a444:	b	40a548 <sqrt@plt+0x8b08>
  40a448:	ldr	x0, [sp, #24]
  40a44c:	ldr	w1, [x0, #4]
  40a450:	mov	w0, #0xde                  	// #222
  40a454:	mul	w1, w1, w0
  40a458:	ldr	x0, [sp, #24]
  40a45c:	ldr	w2, [x0, #8]
  40a460:	mov	w0, #0x2c3                 	// #707
  40a464:	mul	w0, w2, w0
  40a468:	add	w1, w1, w0
  40a46c:	ldr	x0, [sp, #24]
  40a470:	ldr	w2, [x0, #12]
  40a474:	mov	w0, #0x47                  	// #71
  40a478:	mul	w0, w2, w0
  40a47c:	add	w1, w1, w0
  40a480:	mov	w0, #0x4dd3                	// #19923
  40a484:	movk	w0, #0x1062, lsl #16
  40a488:	umull	x0, w1, w0
  40a48c:	lsr	x0, x0, #32
  40a490:	lsr	w0, w0, #6
  40a494:	mov	w1, #0xffff                	// #65535
  40a498:	sub	w1, w1, w0
  40a49c:	ldr	x0, [sp, #16]
  40a4a0:	str	w1, [x0]
  40a4a4:	b	40a548 <sqrt@plt+0x8b08>
  40a4a8:	ldr	x0, [sp, #24]
  40a4ac:	ldr	w1, [x0, #4]
  40a4b0:	mov	w0, #0xde                  	// #222
  40a4b4:	mul	w1, w1, w0
  40a4b8:	ldr	x0, [sp, #24]
  40a4bc:	ldr	w2, [x0, #8]
  40a4c0:	mov	w0, #0x2c3                 	// #707
  40a4c4:	mul	w0, w2, w0
  40a4c8:	add	w1, w1, w0
  40a4cc:	ldr	x0, [sp, #24]
  40a4d0:	ldr	w2, [x0, #12]
  40a4d4:	mov	w0, #0x47                  	// #71
  40a4d8:	mul	w0, w2, w0
  40a4dc:	add	w1, w1, w0
  40a4e0:	mov	w0, #0x4dd3                	// #19923
  40a4e4:	movk	w0, #0x1062, lsl #16
  40a4e8:	umull	x0, w1, w0
  40a4ec:	lsr	x0, x0, #32
  40a4f0:	lsr	w0, w0, #6
  40a4f4:	mov	w1, #0xffff                	// #65535
  40a4f8:	sub	w1, w1, w0
  40a4fc:	ldr	x0, [sp, #24]
  40a500:	ldr	w0, [x0, #16]
  40a504:	mov	w2, #0xffff                	// #65535
  40a508:	sub	w0, w2, w0
  40a50c:	mul	w1, w1, w0
  40a510:	ldr	x0, [sp, #16]
  40a514:	str	w1, [x0]
  40a518:	b	40a548 <sqrt@plt+0x8b08>
  40a51c:	ldr	x0, [sp, #24]
  40a520:	ldr	w1, [x0, #4]
  40a524:	ldr	x0, [sp, #16]
  40a528:	str	w1, [x0]
  40a52c:	b	40a548 <sqrt@plt+0x8b08>
  40a530:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40a534:	add	x2, x0, #0x8f0
  40a538:	mov	w1, #0x16a                 	// #362
  40a53c:	mov	w0, #0x0                   	// #0
  40a540:	bl	409268 <sqrt@plt+0x7828>
  40a544:	nop
  40a548:	nop
  40a54c:	ldp	x29, x30, [sp], #32
  40a550:	ret
  40a554:	stp	x29, x30, [sp, #-48]!
  40a558:	mov	x29, sp
  40a55c:	str	x0, [sp, #24]
  40a560:	mov	x0, #0x1e                  	// #30
  40a564:	bl	401680 <_Znam@plt>
  40a568:	str	x0, [sp, #40]
  40a56c:	ldr	x0, [sp, #24]
  40a570:	ldr	w0, [x0]
  40a574:	cmp	w0, #0x4
  40a578:	b.eq	40a738 <sqrt@plt+0x8cf8>  // b.none
  40a57c:	cmp	w0, #0x4
  40a580:	b.gt	40a768 <sqrt@plt+0x8d28>
  40a584:	cmp	w0, #0x3
  40a588:	b.eq	40a5cc <sqrt@plt+0x8b8c>  // b.none
  40a58c:	cmp	w0, #0x3
  40a590:	b.gt	40a768 <sqrt@plt+0x8d28>
  40a594:	cmp	w0, #0x2
  40a598:	b.eq	40a6ac <sqrt@plt+0x8c6c>  // b.none
  40a59c:	cmp	w0, #0x2
  40a5a0:	b.gt	40a768 <sqrt@plt+0x8d28>
  40a5a4:	cmp	w0, #0x0
  40a5a8:	b.eq	40a5b8 <sqrt@plt+0x8b78>  // b.none
  40a5ac:	cmp	w0, #0x1
  40a5b0:	b.eq	40a63c <sqrt@plt+0x8bfc>  // b.none
  40a5b4:	b	40a768 <sqrt@plt+0x8d28>
  40a5b8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40a5bc:	add	x1, x0, #0x910
  40a5c0:	ldr	x0, [sp, #40]
  40a5c4:	bl	4017b0 <sprintf@plt>
  40a5c8:	b	40a768 <sqrt@plt+0x8d28>
  40a5cc:	ldr	x0, [sp, #24]
  40a5d0:	ldr	w0, [x0, #4]
  40a5d4:	ucvtf	d0, w0
  40a5d8:	mov	x0, #0xffe000000000        	// #281337537757184
  40a5dc:	movk	x0, #0x40ef, lsl #48
  40a5e0:	fmov	d1, x0
  40a5e4:	fdiv	d3, d0, d1
  40a5e8:	ldr	x0, [sp, #24]
  40a5ec:	ldr	w0, [x0, #8]
  40a5f0:	ucvtf	d0, w0
  40a5f4:	mov	x0, #0xffe000000000        	// #281337537757184
  40a5f8:	movk	x0, #0x40ef, lsl #48
  40a5fc:	fmov	d1, x0
  40a600:	fdiv	d1, d0, d1
  40a604:	ldr	x0, [sp, #24]
  40a608:	ldr	w0, [x0, #12]
  40a60c:	ucvtf	d0, w0
  40a610:	mov	x0, #0xffe000000000        	// #281337537757184
  40a614:	movk	x0, #0x40ef, lsl #48
  40a618:	fmov	d2, x0
  40a61c:	fdiv	d0, d0, d2
  40a620:	fmov	d2, d0
  40a624:	fmov	d0, d3
  40a628:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40a62c:	add	x1, x0, #0x918
  40a630:	ldr	x0, [sp, #40]
  40a634:	bl	4017b0 <sprintf@plt>
  40a638:	b	40a768 <sqrt@plt+0x8d28>
  40a63c:	ldr	x0, [sp, #24]
  40a640:	ldr	w0, [x0, #4]
  40a644:	ucvtf	d0, w0
  40a648:	mov	x0, #0xffe000000000        	// #281337537757184
  40a64c:	movk	x0, #0x40ef, lsl #48
  40a650:	fmov	d1, x0
  40a654:	fdiv	d3, d0, d1
  40a658:	ldr	x0, [sp, #24]
  40a65c:	ldr	w0, [x0, #8]
  40a660:	ucvtf	d0, w0
  40a664:	mov	x0, #0xffe000000000        	// #281337537757184
  40a668:	movk	x0, #0x40ef, lsl #48
  40a66c:	fmov	d1, x0
  40a670:	fdiv	d1, d0, d1
  40a674:	ldr	x0, [sp, #24]
  40a678:	ldr	w0, [x0, #12]
  40a67c:	ucvtf	d0, w0
  40a680:	mov	x0, #0xffe000000000        	// #281337537757184
  40a684:	movk	x0, #0x40ef, lsl #48
  40a688:	fmov	d2, x0
  40a68c:	fdiv	d0, d0, d2
  40a690:	fmov	d2, d0
  40a694:	fmov	d0, d3
  40a698:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40a69c:	add	x1, x0, #0x930
  40a6a0:	ldr	x0, [sp, #40]
  40a6a4:	bl	4017b0 <sprintf@plt>
  40a6a8:	b	40a768 <sqrt@plt+0x8d28>
  40a6ac:	ldr	x0, [sp, #24]
  40a6b0:	ldr	w0, [x0, #4]
  40a6b4:	ucvtf	d0, w0
  40a6b8:	mov	x0, #0xffe000000000        	// #281337537757184
  40a6bc:	movk	x0, #0x40ef, lsl #48
  40a6c0:	fmov	d1, x0
  40a6c4:	fdiv	d4, d0, d1
  40a6c8:	ldr	x0, [sp, #24]
  40a6cc:	ldr	w0, [x0, #8]
  40a6d0:	ucvtf	d0, w0
  40a6d4:	mov	x0, #0xffe000000000        	// #281337537757184
  40a6d8:	movk	x0, #0x40ef, lsl #48
  40a6dc:	fmov	d1, x0
  40a6e0:	fdiv	d1, d0, d1
  40a6e4:	ldr	x0, [sp, #24]
  40a6e8:	ldr	w0, [x0, #12]
  40a6ec:	ucvtf	d0, w0
  40a6f0:	mov	x0, #0xffe000000000        	// #281337537757184
  40a6f4:	movk	x0, #0x40ef, lsl #48
  40a6f8:	fmov	d2, x0
  40a6fc:	fdiv	d2, d0, d2
  40a700:	ldr	x0, [sp, #24]
  40a704:	ldr	w0, [x0, #16]
  40a708:	ucvtf	d0, w0
  40a70c:	mov	x0, #0xffe000000000        	// #281337537757184
  40a710:	movk	x0, #0x40ef, lsl #48
  40a714:	fmov	d3, x0
  40a718:	fdiv	d0, d0, d3
  40a71c:	fmov	d3, d0
  40a720:	fmov	d0, d4
  40a724:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40a728:	add	x1, x0, #0x948
  40a72c:	ldr	x0, [sp, #40]
  40a730:	bl	4017b0 <sprintf@plt>
  40a734:	b	40a768 <sqrt@plt+0x8d28>
  40a738:	ldr	x0, [sp, #24]
  40a73c:	ldr	w0, [x0, #4]
  40a740:	ucvtf	d0, w0
  40a744:	mov	x0, #0xffe000000000        	// #281337537757184
  40a748:	movk	x0, #0x40ef, lsl #48
  40a74c:	fmov	d1, x0
  40a750:	fdiv	d0, d0, d1
  40a754:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40a758:	add	x1, x0, #0x968
  40a75c:	ldr	x0, [sp, #40]
  40a760:	bl	4017b0 <sprintf@plt>
  40a764:	nop
  40a768:	ldr	x0, [sp, #40]
  40a76c:	ldp	x29, x30, [sp], #48
  40a770:	ret
  40a774:	stp	x29, x30, [sp, #-32]!
  40a778:	mov	x29, sp
  40a77c:	str	w0, [sp, #28]
  40a780:	str	w1, [sp, #24]
  40a784:	ldr	w0, [sp, #28]
  40a788:	cmp	w0, #0x1
  40a78c:	b.ne	40a7e0 <sqrt@plt+0x8da0>  // b.any
  40a790:	ldr	w1, [sp, #24]
  40a794:	mov	w0, #0xffff                	// #65535
  40a798:	cmp	w1, w0
  40a79c:	b.ne	40a7e0 <sqrt@plt+0x8da0>  // b.any
  40a7a0:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a7a4:	add	x0, x0, #0x4e8
  40a7a8:	bl	40a9d8 <sqrt@plt+0x8f98>
  40a7ac:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  40a7b0:	add	x0, x0, #0x560
  40a7b4:	ldr	x1, [x0]
  40a7b8:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a7bc:	add	x0, x0, #0x4c0
  40a7c0:	bl	408378 <sqrt@plt+0x6938>
  40a7c4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40a7c8:	add	x2, x0, #0x1f0
  40a7cc:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a7d0:	add	x1, x0, #0x4c0
  40a7d4:	adrp	x0, 409000 <sqrt@plt+0x75c0>
  40a7d8:	add	x0, x0, #0x3e0
  40a7dc:	bl	401860 <__cxa_atexit@plt>
  40a7e0:	nop
  40a7e4:	ldp	x29, x30, [sp], #32
  40a7e8:	ret
  40a7ec:	stp	x29, x30, [sp, #-16]!
  40a7f0:	mov	x29, sp
  40a7f4:	mov	w1, #0xffff                	// #65535
  40a7f8:	mov	w0, #0x1                   	// #1
  40a7fc:	bl	40a774 <sqrt@plt+0x8d34>
  40a800:	ldp	x29, x30, [sp], #16
  40a804:	ret
  40a808:	sub	sp, sp, #0x10
  40a80c:	str	x0, [sp, #8]
  40a810:	ldr	x0, [sp, #8]
  40a814:	str	xzr, [x0]
  40a818:	nop
  40a81c:	add	sp, sp, #0x10
  40a820:	ret
  40a824:	sub	sp, sp, #0x10
  40a828:	str	x0, [sp, #8]
  40a82c:	strb	w1, [sp, #7]
  40a830:	ldrb	w0, [sp, #7]
  40a834:	ldr	x1, [sp, #8]
  40a838:	sxtw	x0, w0
  40a83c:	ldrb	w0, [x1, x0]
  40a840:	add	sp, sp, #0x10
  40a844:	ret
  40a848:	sub	sp, sp, #0x20
  40a84c:	str	x0, [sp, #8]
  40a850:	ldr	x0, [sp, #8]
  40a854:	str	x0, [sp, #16]
  40a858:	str	wzr, [sp, #28]
  40a85c:	ldr	w0, [sp, #28]
  40a860:	cmp	w0, #0xff
  40a864:	b.gt	40a888 <sqrt@plt+0x8e48>
  40a868:	ldrsw	x0, [sp, #28]
  40a86c:	ldr	x1, [sp, #16]
  40a870:	add	x0, x1, x0
  40a874:	strb	wzr, [x0]
  40a878:	ldr	w0, [sp, #28]
  40a87c:	add	w0, w0, #0x1
  40a880:	str	w0, [sp, #28]
  40a884:	b	40a85c <sqrt@plt+0x8e1c>
  40a888:	nop
  40a88c:	add	sp, sp, #0x20
  40a890:	ret
  40a894:	stp	x29, x30, [sp, #-32]!
  40a898:	mov	x29, sp
  40a89c:	str	x0, [sp, #24]
  40a8a0:	ldr	x0, [sp, #24]
  40a8a4:	bl	40a848 <sqrt@plt+0x8e08>
  40a8a8:	nop
  40a8ac:	ldp	x29, x30, [sp], #32
  40a8b0:	ret
  40a8b4:	stp	x29, x30, [sp, #-32]!
  40a8b8:	mov	x29, sp
  40a8bc:	str	x0, [sp, #24]
  40a8c0:	str	x1, [sp, #16]
  40a8c4:	ldr	x0, [sp, #24]
  40a8c8:	bl	40a848 <sqrt@plt+0x8e08>
  40a8cc:	ldr	x0, [sp, #16]
  40a8d0:	ldrb	w0, [x0]
  40a8d4:	cmp	w0, #0x0
  40a8d8:	b.eq	40a900 <sqrt@plt+0x8ec0>  // b.none
  40a8dc:	ldr	x0, [sp, #16]
  40a8e0:	add	x1, x0, #0x1
  40a8e4:	str	x1, [sp, #16]
  40a8e8:	ldrb	w0, [x0]
  40a8ec:	ldr	x1, [sp, #24]
  40a8f0:	sxtw	x0, w0
  40a8f4:	mov	w2, #0x1                   	// #1
  40a8f8:	strb	w2, [x1, x0]
  40a8fc:	b	40a8cc <sqrt@plt+0x8e8c>
  40a900:	nop
  40a904:	ldp	x29, x30, [sp], #32
  40a908:	ret
  40a90c:	stp	x29, x30, [sp, #-32]!
  40a910:	mov	x29, sp
  40a914:	str	x0, [sp, #24]
  40a918:	str	x1, [sp, #16]
  40a91c:	ldr	x0, [sp, #24]
  40a920:	bl	40a848 <sqrt@plt+0x8e08>
  40a924:	ldr	x0, [sp, #16]
  40a928:	ldrb	w0, [x0]
  40a92c:	cmp	w0, #0x0
  40a930:	b.eq	40a958 <sqrt@plt+0x8f18>  // b.none
  40a934:	ldr	x0, [sp, #16]
  40a938:	add	x1, x0, #0x1
  40a93c:	str	x1, [sp, #16]
  40a940:	ldrb	w0, [x0]
  40a944:	ldr	x1, [sp, #24]
  40a948:	sxtw	x0, w0
  40a94c:	mov	w2, #0x1                   	// #1
  40a950:	strb	w2, [x1, x0]
  40a954:	b	40a924 <sqrt@plt+0x8ee4>
  40a958:	nop
  40a95c:	ldp	x29, x30, [sp], #32
  40a960:	ret
  40a964:	sub	sp, sp, #0x10
  40a968:	str	x0, [sp, #8]
  40a96c:	str	w1, [sp, #4]
  40a970:	nop
  40a974:	add	sp, sp, #0x10
  40a978:	ret
  40a97c:	sub	sp, sp, #0x20
  40a980:	str	x0, [sp, #8]
  40a984:	str	x1, [sp]
  40a988:	str	wzr, [sp, #28]
  40a98c:	ldr	w0, [sp, #28]
  40a990:	cmp	w0, #0xff
  40a994:	b.gt	40a9cc <sqrt@plt+0x8f8c>
  40a998:	ldr	x1, [sp]
  40a99c:	ldrsw	x0, [sp, #28]
  40a9a0:	ldrb	w0, [x1, x0]
  40a9a4:	cmp	w0, #0x0
  40a9a8:	b.eq	40a9bc <sqrt@plt+0x8f7c>  // b.none
  40a9ac:	ldr	x1, [sp, #8]
  40a9b0:	ldrsw	x0, [sp, #28]
  40a9b4:	mov	w2, #0x1                   	// #1
  40a9b8:	strb	w2, [x1, x0]
  40a9bc:	ldr	w0, [sp, #28]
  40a9c0:	add	w0, w0, #0x1
  40a9c4:	str	w0, [sp, #28]
  40a9c8:	b	40a98c <sqrt@plt+0x8f4c>
  40a9cc:	ldr	x0, [sp, #8]
  40a9d0:	add	sp, sp, #0x20
  40a9d4:	ret
  40a9d8:	stp	x29, x30, [sp, #-48]!
  40a9dc:	mov	x29, sp
  40a9e0:	str	x0, [sp, #24]
  40a9e4:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a9e8:	add	x0, x0, #0xff0
  40a9ec:	ldr	w0, [x0]
  40a9f0:	cmp	w0, #0x0
  40a9f4:	b.ne	40acf4 <sqrt@plt+0x92b4>  // b.any
  40a9f8:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a9fc:	add	x0, x0, #0xff0
  40aa00:	mov	w1, #0x1                   	// #1
  40aa04:	str	w1, [x0]
  40aa08:	str	wzr, [sp, #44]
  40aa0c:	ldr	w0, [sp, #44]
  40aa10:	cmp	w0, #0xff
  40aa14:	b.gt	40acf8 <sqrt@plt+0x92b8>
  40aa18:	ldr	w0, [sp, #44]
  40aa1c:	and	w0, w0, #0xffffff80
  40aa20:	cmp	w0, #0x0
  40aa24:	b.ne	40aa40 <sqrt@plt+0x9000>  // b.any
  40aa28:	ldr	w0, [sp, #44]
  40aa2c:	bl	4018a0 <isalpha@plt>
  40aa30:	cmp	w0, #0x0
  40aa34:	b.eq	40aa40 <sqrt@plt+0x9000>  // b.none
  40aa38:	mov	w0, #0x1                   	// #1
  40aa3c:	b	40aa44 <sqrt@plt+0x9004>
  40aa40:	mov	w0, #0x0                   	// #0
  40aa44:	mov	w2, w0
  40aa48:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40aa4c:	add	x1, x0, #0x4f0
  40aa50:	ldrsw	x0, [sp, #44]
  40aa54:	strb	w2, [x1, x0]
  40aa58:	ldr	w0, [sp, #44]
  40aa5c:	and	w0, w0, #0xffffff80
  40aa60:	cmp	w0, #0x0
  40aa64:	b.ne	40aa80 <sqrt@plt+0x9040>  // b.any
  40aa68:	ldr	w0, [sp, #44]
  40aa6c:	bl	401830 <isupper@plt>
  40aa70:	cmp	w0, #0x0
  40aa74:	b.eq	40aa80 <sqrt@plt+0x9040>  // b.none
  40aa78:	mov	w0, #0x1                   	// #1
  40aa7c:	b	40aa84 <sqrt@plt+0x9044>
  40aa80:	mov	w0, #0x0                   	// #0
  40aa84:	mov	w2, w0
  40aa88:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40aa8c:	add	x1, x0, #0x5f0
  40aa90:	ldrsw	x0, [sp, #44]
  40aa94:	strb	w2, [x1, x0]
  40aa98:	ldr	w0, [sp, #44]
  40aa9c:	and	w0, w0, #0xffffff80
  40aaa0:	cmp	w0, #0x0
  40aaa4:	b.ne	40aac0 <sqrt@plt+0x9080>  // b.any
  40aaa8:	ldr	w0, [sp, #44]
  40aaac:	bl	401720 <islower@plt>
  40aab0:	cmp	w0, #0x0
  40aab4:	b.eq	40aac0 <sqrt@plt+0x9080>  // b.none
  40aab8:	mov	w0, #0x1                   	// #1
  40aabc:	b	40aac4 <sqrt@plt+0x9084>
  40aac0:	mov	w0, #0x0                   	// #0
  40aac4:	mov	w2, w0
  40aac8:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40aacc:	add	x1, x0, #0x6f0
  40aad0:	ldrsw	x0, [sp, #44]
  40aad4:	strb	w2, [x1, x0]
  40aad8:	ldr	w0, [sp, #44]
  40aadc:	and	w0, w0, #0xffffff80
  40aae0:	cmp	w0, #0x0
  40aae4:	b.ne	40ab0c <sqrt@plt+0x90cc>  // b.any
  40aae8:	ldr	w0, [sp, #44]
  40aaec:	sub	w0, w0, #0x30
  40aaf0:	cmp	w0, #0x9
  40aaf4:	cset	w0, ls  // ls = plast
  40aaf8:	and	w0, w0, #0xff
  40aafc:	cmp	w0, #0x0
  40ab00:	b.eq	40ab0c <sqrt@plt+0x90cc>  // b.none
  40ab04:	mov	w0, #0x1                   	// #1
  40ab08:	b	40ab10 <sqrt@plt+0x90d0>
  40ab0c:	mov	w0, #0x0                   	// #0
  40ab10:	mov	w2, w0
  40ab14:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ab18:	add	x1, x0, #0x7f0
  40ab1c:	ldrsw	x0, [sp, #44]
  40ab20:	strb	w2, [x1, x0]
  40ab24:	ldr	w0, [sp, #44]
  40ab28:	and	w0, w0, #0xffffff80
  40ab2c:	cmp	w0, #0x0
  40ab30:	b.ne	40ab4c <sqrt@plt+0x910c>  // b.any
  40ab34:	ldr	w0, [sp, #44]
  40ab38:	bl	4017c0 <isxdigit@plt>
  40ab3c:	cmp	w0, #0x0
  40ab40:	b.eq	40ab4c <sqrt@plt+0x910c>  // b.none
  40ab44:	mov	w0, #0x1                   	// #1
  40ab48:	b	40ab50 <sqrt@plt+0x9110>
  40ab4c:	mov	w0, #0x0                   	// #0
  40ab50:	mov	w2, w0
  40ab54:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ab58:	add	x1, x0, #0x8f0
  40ab5c:	ldrsw	x0, [sp, #44]
  40ab60:	strb	w2, [x1, x0]
  40ab64:	ldr	w0, [sp, #44]
  40ab68:	and	w0, w0, #0xffffff80
  40ab6c:	cmp	w0, #0x0
  40ab70:	b.ne	40ab8c <sqrt@plt+0x914c>  // b.any
  40ab74:	ldr	w0, [sp, #44]
  40ab78:	bl	401740 <isspace@plt>
  40ab7c:	cmp	w0, #0x0
  40ab80:	b.eq	40ab8c <sqrt@plt+0x914c>  // b.none
  40ab84:	mov	w0, #0x1                   	// #1
  40ab88:	b	40ab90 <sqrt@plt+0x9150>
  40ab8c:	mov	w0, #0x0                   	// #0
  40ab90:	mov	w2, w0
  40ab94:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ab98:	add	x1, x0, #0x9f0
  40ab9c:	ldrsw	x0, [sp, #44]
  40aba0:	strb	w2, [x1, x0]
  40aba4:	ldr	w0, [sp, #44]
  40aba8:	and	w0, w0, #0xffffff80
  40abac:	cmp	w0, #0x0
  40abb0:	b.ne	40abcc <sqrt@plt+0x918c>  // b.any
  40abb4:	ldr	w0, [sp, #44]
  40abb8:	bl	401940 <ispunct@plt>
  40abbc:	cmp	w0, #0x0
  40abc0:	b.eq	40abcc <sqrt@plt+0x918c>  // b.none
  40abc4:	mov	w0, #0x1                   	// #1
  40abc8:	b	40abd0 <sqrt@plt+0x9190>
  40abcc:	mov	w0, #0x0                   	// #0
  40abd0:	mov	w2, w0
  40abd4:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40abd8:	add	x1, x0, #0xaf0
  40abdc:	ldrsw	x0, [sp, #44]
  40abe0:	strb	w2, [x1, x0]
  40abe4:	ldr	w0, [sp, #44]
  40abe8:	and	w0, w0, #0xffffff80
  40abec:	cmp	w0, #0x0
  40abf0:	b.ne	40ac0c <sqrt@plt+0x91cc>  // b.any
  40abf4:	ldr	w0, [sp, #44]
  40abf8:	bl	4016d0 <isalnum@plt>
  40abfc:	cmp	w0, #0x0
  40ac00:	b.eq	40ac0c <sqrt@plt+0x91cc>  // b.none
  40ac04:	mov	w0, #0x1                   	// #1
  40ac08:	b	40ac10 <sqrt@plt+0x91d0>
  40ac0c:	mov	w0, #0x0                   	// #0
  40ac10:	mov	w2, w0
  40ac14:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ac18:	add	x1, x0, #0xbf0
  40ac1c:	ldrsw	x0, [sp, #44]
  40ac20:	strb	w2, [x1, x0]
  40ac24:	ldr	w0, [sp, #44]
  40ac28:	and	w0, w0, #0xffffff80
  40ac2c:	cmp	w0, #0x0
  40ac30:	b.ne	40ac4c <sqrt@plt+0x920c>  // b.any
  40ac34:	ldr	w0, [sp, #44]
  40ac38:	bl	401810 <isprint@plt>
  40ac3c:	cmp	w0, #0x0
  40ac40:	b.eq	40ac4c <sqrt@plt+0x920c>  // b.none
  40ac44:	mov	w0, #0x1                   	// #1
  40ac48:	b	40ac50 <sqrt@plt+0x9210>
  40ac4c:	mov	w0, #0x0                   	// #0
  40ac50:	mov	w2, w0
  40ac54:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ac58:	add	x1, x0, #0xcf0
  40ac5c:	ldrsw	x0, [sp, #44]
  40ac60:	strb	w2, [x1, x0]
  40ac64:	ldr	w0, [sp, #44]
  40ac68:	and	w0, w0, #0xffffff80
  40ac6c:	cmp	w0, #0x0
  40ac70:	b.ne	40ac8c <sqrt@plt+0x924c>  // b.any
  40ac74:	ldr	w0, [sp, #44]
  40ac78:	bl	4017e0 <isgraph@plt>
  40ac7c:	cmp	w0, #0x0
  40ac80:	b.eq	40ac8c <sqrt@plt+0x924c>  // b.none
  40ac84:	mov	w0, #0x1                   	// #1
  40ac88:	b	40ac90 <sqrt@plt+0x9250>
  40ac8c:	mov	w0, #0x0                   	// #0
  40ac90:	mov	w2, w0
  40ac94:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ac98:	add	x1, x0, #0xdf0
  40ac9c:	ldrsw	x0, [sp, #44]
  40aca0:	strb	w2, [x1, x0]
  40aca4:	ldr	w0, [sp, #44]
  40aca8:	and	w0, w0, #0xffffff80
  40acac:	cmp	w0, #0x0
  40acb0:	b.ne	40accc <sqrt@plt+0x928c>  // b.any
  40acb4:	ldr	w0, [sp, #44]
  40acb8:	bl	401950 <iscntrl@plt>
  40acbc:	cmp	w0, #0x0
  40acc0:	b.eq	40accc <sqrt@plt+0x928c>  // b.none
  40acc4:	mov	w0, #0x1                   	// #1
  40acc8:	b	40acd0 <sqrt@plt+0x9290>
  40accc:	mov	w0, #0x0                   	// #0
  40acd0:	mov	w2, w0
  40acd4:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40acd8:	add	x1, x0, #0xef0
  40acdc:	ldrsw	x0, [sp, #44]
  40ace0:	strb	w2, [x1, x0]
  40ace4:	ldr	w0, [sp, #44]
  40ace8:	add	w0, w0, #0x1
  40acec:	str	w0, [sp, #44]
  40acf0:	b	40aa0c <sqrt@plt+0x8fcc>
  40acf4:	nop
  40acf8:	ldp	x29, x30, [sp], #48
  40acfc:	ret
  40ad00:	stp	x29, x30, [sp, #-32]!
  40ad04:	mov	x29, sp
  40ad08:	str	w0, [sp, #28]
  40ad0c:	str	w1, [sp, #24]
  40ad10:	ldr	w0, [sp, #28]
  40ad14:	cmp	w0, #0x1
  40ad18:	b.ne	40ade8 <sqrt@plt+0x93a8>  // b.any
  40ad1c:	ldr	w1, [sp, #24]
  40ad20:	mov	w0, #0xffff                	// #65535
  40ad24:	cmp	w1, w0
  40ad28:	b.ne	40ade8 <sqrt@plt+0x93a8>  // b.any
  40ad2c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ad30:	add	x0, x0, #0xff8
  40ad34:	bl	40a9d8 <sqrt@plt+0x8f98>
  40ad38:	mov	w1, #0x0                   	// #0
  40ad3c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ad40:	add	x0, x0, #0x4f0
  40ad44:	bl	40a964 <sqrt@plt+0x8f24>
  40ad48:	mov	w1, #0x0                   	// #0
  40ad4c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ad50:	add	x0, x0, #0x5f0
  40ad54:	bl	40a964 <sqrt@plt+0x8f24>
  40ad58:	mov	w1, #0x0                   	// #0
  40ad5c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ad60:	add	x0, x0, #0x6f0
  40ad64:	bl	40a964 <sqrt@plt+0x8f24>
  40ad68:	mov	w1, #0x0                   	// #0
  40ad6c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ad70:	add	x0, x0, #0x7f0
  40ad74:	bl	40a964 <sqrt@plt+0x8f24>
  40ad78:	mov	w1, #0x0                   	// #0
  40ad7c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ad80:	add	x0, x0, #0x8f0
  40ad84:	bl	40a964 <sqrt@plt+0x8f24>
  40ad88:	mov	w1, #0x0                   	// #0
  40ad8c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ad90:	add	x0, x0, #0x9f0
  40ad94:	bl	40a964 <sqrt@plt+0x8f24>
  40ad98:	mov	w1, #0x0                   	// #0
  40ad9c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ada0:	add	x0, x0, #0xaf0
  40ada4:	bl	40a964 <sqrt@plt+0x8f24>
  40ada8:	mov	w1, #0x0                   	// #0
  40adac:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40adb0:	add	x0, x0, #0xbf0
  40adb4:	bl	40a964 <sqrt@plt+0x8f24>
  40adb8:	mov	w1, #0x0                   	// #0
  40adbc:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40adc0:	add	x0, x0, #0xcf0
  40adc4:	bl	40a964 <sqrt@plt+0x8f24>
  40adc8:	mov	w1, #0x0                   	// #0
  40adcc:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40add0:	add	x0, x0, #0xdf0
  40add4:	bl	40a964 <sqrt@plt+0x8f24>
  40add8:	mov	w1, #0x0                   	// #0
  40addc:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ade0:	add	x0, x0, #0xef0
  40ade4:	bl	40a964 <sqrt@plt+0x8f24>
  40ade8:	nop
  40adec:	ldp	x29, x30, [sp], #32
  40adf0:	ret
  40adf4:	stp	x29, x30, [sp, #-16]!
  40adf8:	mov	x29, sp
  40adfc:	mov	w1, #0xffff                	// #65535
  40ae00:	mov	w0, #0x1                   	// #1
  40ae04:	bl	40ad00 <sqrt@plt+0x92c0>
  40ae08:	ldp	x29, x30, [sp], #16
  40ae0c:	ret
  40ae10:	sub	sp, sp, #0x10
  40ae14:	str	x0, [sp, #8]
  40ae18:	str	x1, [sp]
  40ae1c:	ldr	x0, [sp, #8]
  40ae20:	mov	w1, #0x1                   	// #1
  40ae24:	str	w1, [x0]
  40ae28:	ldr	x0, [sp]
  40ae2c:	cmp	x0, #0x0
  40ae30:	b.eq	40ae3c <sqrt@plt+0x93fc>  // b.none
  40ae34:	ldr	x0, [sp]
  40ae38:	b	40ae44 <sqrt@plt+0x9404>
  40ae3c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40ae40:	add	x0, x0, #0x980
  40ae44:	ldr	x1, [sp, #8]
  40ae48:	str	x0, [x1, #8]
  40ae4c:	nop
  40ae50:	add	sp, sp, #0x10
  40ae54:	ret
  40ae58:	sub	sp, sp, #0x10
  40ae5c:	str	x0, [sp, #8]
  40ae60:	ldr	x0, [sp, #8]
  40ae64:	str	wzr, [x0]
  40ae68:	nop
  40ae6c:	add	sp, sp, #0x10
  40ae70:	ret
  40ae74:	sub	sp, sp, #0x10
  40ae78:	str	x0, [sp, #8]
  40ae7c:	str	w1, [sp, #4]
  40ae80:	ldr	x0, [sp, #8]
  40ae84:	mov	w1, #0x3                   	// #3
  40ae88:	str	w1, [x0]
  40ae8c:	ldr	x0, [sp, #8]
  40ae90:	ldr	w1, [sp, #4]
  40ae94:	str	w1, [x0, #8]
  40ae98:	nop
  40ae9c:	add	sp, sp, #0x10
  40aea0:	ret
  40aea4:	sub	sp, sp, #0x10
  40aea8:	str	x0, [sp, #8]
  40aeac:	str	w1, [sp, #4]
  40aeb0:	ldr	x0, [sp, #8]
  40aeb4:	mov	w1, #0x4                   	// #4
  40aeb8:	str	w1, [x0]
  40aebc:	ldr	x0, [sp, #8]
  40aec0:	ldr	w1, [sp, #4]
  40aec4:	str	w1, [x0, #8]
  40aec8:	nop
  40aecc:	add	sp, sp, #0x10
  40aed0:	ret
  40aed4:	sub	sp, sp, #0x10
  40aed8:	str	x0, [sp, #8]
  40aedc:	strb	w1, [sp, #7]
  40aee0:	ldr	x0, [sp, #8]
  40aee4:	mov	w1, #0x2                   	// #2
  40aee8:	str	w1, [x0]
  40aeec:	ldr	x0, [sp, #8]
  40aef0:	ldrb	w1, [sp, #7]
  40aef4:	strb	w1, [x0, #8]
  40aef8:	nop
  40aefc:	add	sp, sp, #0x10
  40af00:	ret
  40af04:	sub	sp, sp, #0x10
  40af08:	str	x0, [sp, #8]
  40af0c:	strb	w1, [sp, #7]
  40af10:	ldr	x0, [sp, #8]
  40af14:	mov	w1, #0x2                   	// #2
  40af18:	str	w1, [x0]
  40af1c:	ldr	x0, [sp, #8]
  40af20:	ldrb	w1, [sp, #7]
  40af24:	strb	w1, [x0, #8]
  40af28:	nop
  40af2c:	add	sp, sp, #0x10
  40af30:	ret
  40af34:	sub	sp, sp, #0x10
  40af38:	str	x0, [sp, #8]
  40af3c:	str	d0, [sp]
  40af40:	ldr	x0, [sp, #8]
  40af44:	mov	w1, #0x5                   	// #5
  40af48:	str	w1, [x0]
  40af4c:	ldr	x0, [sp, #8]
  40af50:	ldr	d0, [sp]
  40af54:	str	d0, [x0, #8]
  40af58:	nop
  40af5c:	add	sp, sp, #0x10
  40af60:	ret
  40af64:	sub	sp, sp, #0x10
  40af68:	str	x0, [sp, #8]
  40af6c:	ldr	x0, [sp, #8]
  40af70:	ldr	w0, [x0]
  40af74:	cmp	w0, #0x0
  40af78:	cset	w0, eq  // eq = none
  40af7c:	and	w0, w0, #0xff
  40af80:	add	sp, sp, #0x10
  40af84:	ret
  40af88:	stp	x29, x30, [sp, #-32]!
  40af8c:	mov	x29, sp
  40af90:	str	x0, [sp, #24]
  40af94:	ldr	x0, [sp, #24]
  40af98:	ldr	w0, [x0]
  40af9c:	cmp	w0, #0x5
  40afa0:	b.eq	40b094 <sqrt@plt+0x9654>  // b.none
  40afa4:	cmp	w0, #0x5
  40afa8:	b.gt	40b0c0 <sqrt@plt+0x9680>
  40afac:	cmp	w0, #0x4
  40afb0:	b.eq	40b01c <sqrt@plt+0x95dc>  // b.none
  40afb4:	cmp	w0, #0x4
  40afb8:	b.gt	40b0c0 <sqrt@plt+0x9680>
  40afbc:	cmp	w0, #0x3
  40afc0:	b.eq	40aff0 <sqrt@plt+0x95b0>  // b.none
  40afc4:	cmp	w0, #0x3
  40afc8:	b.gt	40b0c0 <sqrt@plt+0x9680>
  40afcc:	cmp	w0, #0x2
  40afd0:	b.eq	40b048 <sqrt@plt+0x9608>  // b.none
  40afd4:	cmp	w0, #0x2
  40afd8:	b.gt	40b0c0 <sqrt@plt+0x9680>
  40afdc:	cmp	w0, #0x0
  40afe0:	b.eq	40b0bc <sqrt@plt+0x967c>  // b.none
  40afe4:	cmp	w0, #0x1
  40afe8:	b.eq	40b070 <sqrt@plt+0x9630>  // b.none
  40afec:	b	40b0c0 <sqrt@plt+0x9680>
  40aff0:	ldr	x0, [sp, #24]
  40aff4:	ldr	w0, [x0, #8]
  40aff8:	bl	412504 <sqrt@plt+0x10ac4>
  40affc:	mov	x2, x0
  40b000:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b004:	add	x0, x0, #0x320
  40b008:	ldr	x0, [x0]
  40b00c:	mov	x1, x0
  40b010:	mov	x0, x2
  40b014:	bl	401690 <fputs@plt>
  40b018:	b	40b0c0 <sqrt@plt+0x9680>
  40b01c:	ldr	x0, [sp, #24]
  40b020:	ldr	w0, [x0, #8]
  40b024:	bl	41265c <sqrt@plt+0x10c1c>
  40b028:	mov	x2, x0
  40b02c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b030:	add	x0, x0, #0x320
  40b034:	ldr	x0, [x0]
  40b038:	mov	x1, x0
  40b03c:	mov	x0, x2
  40b040:	bl	401690 <fputs@plt>
  40b044:	b	40b0c0 <sqrt@plt+0x9680>
  40b048:	ldr	x0, [sp, #24]
  40b04c:	ldrb	w0, [x0, #8]
  40b050:	mov	w2, w0
  40b054:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b058:	add	x0, x0, #0x320
  40b05c:	ldr	x0, [x0]
  40b060:	mov	x1, x0
  40b064:	mov	w0, w2
  40b068:	bl	401710 <putc@plt>
  40b06c:	b	40b0c0 <sqrt@plt+0x9680>
  40b070:	ldr	x0, [sp, #24]
  40b074:	ldr	x2, [x0, #8]
  40b078:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b07c:	add	x0, x0, #0x320
  40b080:	ldr	x0, [x0]
  40b084:	mov	x1, x0
  40b088:	mov	x0, x2
  40b08c:	bl	401690 <fputs@plt>
  40b090:	b	40b0c0 <sqrt@plt+0x9680>
  40b094:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b098:	add	x0, x0, #0x320
  40b09c:	ldr	x2, [x0]
  40b0a0:	ldr	x0, [sp, #24]
  40b0a4:	ldr	d0, [x0, #8]
  40b0a8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40b0ac:	add	x1, x0, #0x988
  40b0b0:	mov	x0, x2
  40b0b4:	bl	4016f0 <fprintf@plt>
  40b0b8:	b	40b0c0 <sqrt@plt+0x9680>
  40b0bc:	nop
  40b0c0:	nop
  40b0c4:	ldp	x29, x30, [sp], #32
  40b0c8:	ret
  40b0cc:	stp	x29, x30, [sp, #-64]!
  40b0d0:	mov	x29, sp
  40b0d4:	str	x0, [sp, #40]
  40b0d8:	str	x1, [sp, #32]
  40b0dc:	str	x2, [sp, #24]
  40b0e0:	str	x3, [sp, #16]
  40b0e4:	ldr	x0, [sp, #40]
  40b0e8:	cmp	x0, #0x0
  40b0ec:	cset	w0, ne  // ne = any
  40b0f0:	and	w0, w0, #0xff
  40b0f4:	mov	w3, w0
  40b0f8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40b0fc:	add	x2, x0, #0x990
  40b100:	mov	w1, #0x62                  	// #98
  40b104:	mov	w0, w3
  40b108:	bl	409268 <sqrt@plt+0x7828>
  40b10c:	ldr	x0, [sp, #40]
  40b110:	add	x1, x0, #0x1
  40b114:	str	x1, [sp, #40]
  40b118:	ldrb	w0, [x0]
  40b11c:	strb	w0, [sp, #63]
  40b120:	ldrb	w0, [sp, #63]
  40b124:	cmp	w0, #0x0
  40b128:	cset	w0, ne  // ne = any
  40b12c:	and	w0, w0, #0xff
  40b130:	cmp	w0, #0x0
  40b134:	b.eq	40b28c <sqrt@plt+0x984c>  // b.none
  40b138:	ldrb	w0, [sp, #63]
  40b13c:	cmp	w0, #0x25
  40b140:	b.ne	40b26c <sqrt@plt+0x982c>  // b.any
  40b144:	ldr	x0, [sp, #40]
  40b148:	add	x1, x0, #0x1
  40b14c:	str	x1, [sp, #40]
  40b150:	ldrb	w0, [x0]
  40b154:	strb	w0, [sp, #63]
  40b158:	ldrb	w0, [sp, #63]
  40b15c:	cmp	w0, #0x33
  40b160:	b.eq	40b21c <sqrt@plt+0x97dc>  // b.none
  40b164:	cmp	w0, #0x33
  40b168:	b.gt	40b254 <sqrt@plt+0x9814>
  40b16c:	cmp	w0, #0x32
  40b170:	b.eq	40b1e4 <sqrt@plt+0x97a4>  // b.none
  40b174:	cmp	w0, #0x32
  40b178:	b.gt	40b254 <sqrt@plt+0x9814>
  40b17c:	cmp	w0, #0x25
  40b180:	b.eq	40b190 <sqrt@plt+0x9750>  // b.none
  40b184:	cmp	w0, #0x31
  40b188:	b.eq	40b1ac <sqrt@plt+0x976c>  // b.none
  40b18c:	b	40b254 <sqrt@plt+0x9814>
  40b190:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b194:	add	x0, x0, #0x320
  40b198:	ldr	x0, [x0]
  40b19c:	mov	x1, x0
  40b1a0:	mov	w0, #0x25                  	// #37
  40b1a4:	bl	401840 <fputc@plt>
  40b1a8:	b	40b288 <sqrt@plt+0x9848>
  40b1ac:	ldr	x0, [sp, #32]
  40b1b0:	bl	40af64 <sqrt@plt+0x9524>
  40b1b4:	cmp	w0, #0x0
  40b1b8:	cset	w0, eq  // eq = none
  40b1bc:	and	w0, w0, #0xff
  40b1c0:	mov	w3, w0
  40b1c4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40b1c8:	add	x2, x0, #0x990
  40b1cc:	mov	w1, #0x6c                  	// #108
  40b1d0:	mov	w0, w3
  40b1d4:	bl	409268 <sqrt@plt+0x7828>
  40b1d8:	ldr	x0, [sp, #32]
  40b1dc:	bl	40af88 <sqrt@plt+0x9548>
  40b1e0:	b	40b288 <sqrt@plt+0x9848>
  40b1e4:	ldr	x0, [sp, #24]
  40b1e8:	bl	40af64 <sqrt@plt+0x9524>
  40b1ec:	cmp	w0, #0x0
  40b1f0:	cset	w0, eq  // eq = none
  40b1f4:	and	w0, w0, #0xff
  40b1f8:	mov	w3, w0
  40b1fc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40b200:	add	x2, x0, #0x990
  40b204:	mov	w1, #0x70                  	// #112
  40b208:	mov	w0, w3
  40b20c:	bl	409268 <sqrt@plt+0x7828>
  40b210:	ldr	x0, [sp, #24]
  40b214:	bl	40af88 <sqrt@plt+0x9548>
  40b218:	b	40b288 <sqrt@plt+0x9848>
  40b21c:	ldr	x0, [sp, #16]
  40b220:	bl	40af64 <sqrt@plt+0x9524>
  40b224:	cmp	w0, #0x0
  40b228:	cset	w0, eq  // eq = none
  40b22c:	and	w0, w0, #0xff
  40b230:	mov	w3, w0
  40b234:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40b238:	add	x2, x0, #0x990
  40b23c:	mov	w1, #0x74                  	// #116
  40b240:	mov	w0, w3
  40b244:	bl	409268 <sqrt@plt+0x7828>
  40b248:	ldr	x0, [sp, #16]
  40b24c:	bl	40af88 <sqrt@plt+0x9548>
  40b250:	b	40b288 <sqrt@plt+0x9848>
  40b254:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40b258:	add	x2, x0, #0x990
  40b25c:	mov	w1, #0x78                  	// #120
  40b260:	mov	w0, #0x0                   	// #0
  40b264:	bl	409268 <sqrt@plt+0x7828>
  40b268:	b	40b10c <sqrt@plt+0x96cc>
  40b26c:	ldrb	w2, [sp, #63]
  40b270:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b274:	add	x0, x0, #0x320
  40b278:	ldr	x0, [x0]
  40b27c:	mov	x1, x0
  40b280:	mov	w0, w2
  40b284:	bl	401710 <putc@plt>
  40b288:	b	40b10c <sqrt@plt+0x96cc>
  40b28c:	nop
  40b290:	ldp	x29, x30, [sp], #64
  40b294:	ret
  40b298:	stp	x29, x30, [sp, #-32]!
  40b29c:	mov	x29, sp
  40b2a0:	str	w0, [sp, #28]
  40b2a4:	str	w1, [sp, #24]
  40b2a8:	ldr	w0, [sp, #28]
  40b2ac:	cmp	w0, #0x1
  40b2b0:	b.ne	40b2d0 <sqrt@plt+0x9890>  // b.any
  40b2b4:	ldr	w1, [sp, #24]
  40b2b8:	mov	w0, #0xffff                	// #65535
  40b2bc:	cmp	w1, w0
  40b2c0:	b.ne	40b2d0 <sqrt@plt+0x9890>  // b.any
  40b2c4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40b2c8:	add	x0, x0, #0x0
  40b2cc:	bl	40ae58 <sqrt@plt+0x9418>
  40b2d0:	nop
  40b2d4:	ldp	x29, x30, [sp], #32
  40b2d8:	ret
  40b2dc:	stp	x29, x30, [sp, #-16]!
  40b2e0:	mov	x29, sp
  40b2e4:	mov	w1, #0xffff                	// #65535
  40b2e8:	mov	w0, #0x1                   	// #1
  40b2ec:	bl	40b298 <sqrt@plt+0x9858>
  40b2f0:	ldp	x29, x30, [sp], #16
  40b2f4:	ret
  40b2f8:	stp	x29, x30, [sp, #-96]!
  40b2fc:	mov	x29, sp
  40b300:	str	x0, [sp, #72]
  40b304:	str	x1, [sp, #64]
  40b308:	str	w2, [sp, #60]
  40b30c:	str	w3, [sp, #56]
  40b310:	str	x4, [sp, #48]
  40b314:	str	x5, [sp, #40]
  40b318:	str	x6, [sp, #32]
  40b31c:	str	x7, [sp, #24]
  40b320:	str	wzr, [sp, #92]
  40b324:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  40b328:	add	x0, x0, #0x528
  40b32c:	ldr	x0, [x0]
  40b330:	cmp	x0, #0x0
  40b334:	b.eq	40b36c <sqrt@plt+0x992c>  // b.none
  40b338:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b33c:	add	x0, x0, #0x320
  40b340:	ldr	x3, [x0]
  40b344:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  40b348:	add	x0, x0, #0x528
  40b34c:	ldr	x0, [x0]
  40b350:	mov	x2, x0
  40b354:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40b358:	add	x1, x0, #0x9b0
  40b35c:	mov	x0, x3
  40b360:	bl	4016f0 <fprintf@plt>
  40b364:	mov	w0, #0x1                   	// #1
  40b368:	str	w0, [sp, #92]
  40b36c:	ldr	w0, [sp, #60]
  40b370:	cmp	w0, #0x0
  40b374:	b.lt	40b40c <sqrt@plt+0x99cc>  // b.tstop
  40b378:	ldr	x0, [sp, #72]
  40b37c:	cmp	x0, #0x0
  40b380:	b.eq	40b40c <sqrt@plt+0x99cc>  // b.none
  40b384:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40b388:	add	x1, x0, #0x9b8
  40b38c:	ldr	x0, [sp, #72]
  40b390:	bl	401900 <strcmp@plt>
  40b394:	cmp	w0, #0x0
  40b398:	b.ne	40b3a8 <sqrt@plt+0x9968>  // b.any
  40b39c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40b3a0:	add	x0, x0, #0x9c0
  40b3a4:	str	x0, [sp, #72]
  40b3a8:	ldr	x0, [sp, #64]
  40b3ac:	cmp	x0, #0x0
  40b3b0:	b.eq	40b3e0 <sqrt@plt+0x99a0>  // b.none
  40b3b4:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b3b8:	add	x0, x0, #0x320
  40b3bc:	ldr	x5, [x0]
  40b3c0:	ldr	w4, [sp, #60]
  40b3c4:	ldr	x3, [sp, #64]
  40b3c8:	ldr	x2, [sp, #72]
  40b3cc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40b3d0:	add	x1, x0, #0x9d8
  40b3d4:	mov	x0, x5
  40b3d8:	bl	4016f0 <fprintf@plt>
  40b3dc:	b	40b404 <sqrt@plt+0x99c4>
  40b3e0:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b3e4:	add	x0, x0, #0x320
  40b3e8:	ldr	x4, [x0]
  40b3ec:	ldr	w3, [sp, #60]
  40b3f0:	ldr	x2, [sp, #72]
  40b3f4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40b3f8:	add	x1, x0, #0x9e8
  40b3fc:	mov	x0, x4
  40b400:	bl	4016f0 <fprintf@plt>
  40b404:	mov	w0, #0x1                   	// #1
  40b408:	str	w0, [sp, #92]
  40b40c:	ldr	w0, [sp, #92]
  40b410:	cmp	w0, #0x0
  40b414:	b.eq	40b434 <sqrt@plt+0x99f4>  // b.none
  40b418:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b41c:	add	x0, x0, #0x320
  40b420:	ldr	x0, [x0]
  40b424:	mov	x1, x0
  40b428:	mov	w0, #0x20                  	// #32
  40b42c:	bl	401840 <fputc@plt>
  40b430:	str	wzr, [sp, #92]
  40b434:	ldr	w0, [sp, #56]
  40b438:	cmp	w0, #0x2
  40b43c:	b.eq	40b458 <sqrt@plt+0x9a18>  // b.none
  40b440:	cmp	w0, #0x2
  40b444:	b.gt	40b4b8 <sqrt@plt+0x9a78>
  40b448:	cmp	w0, #0x0
  40b44c:	b.eq	40b488 <sqrt@plt+0x9a48>  // b.none
  40b450:	cmp	w0, #0x1
  40b454:	b	40b4b8 <sqrt@plt+0x9a78>
  40b458:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b45c:	add	x0, x0, #0x320
  40b460:	ldr	x0, [x0]
  40b464:	mov	x3, x0
  40b468:	mov	x2, #0xc                   	// #12
  40b46c:	mov	x1, #0x1                   	// #1
  40b470:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40b474:	add	x0, x0, #0x9f0
  40b478:	bl	4019c0 <fwrite@plt>
  40b47c:	mov	w0, #0x1                   	// #1
  40b480:	str	w0, [sp, #92]
  40b484:	b	40b4b8 <sqrt@plt+0x9a78>
  40b488:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b48c:	add	x0, x0, #0x320
  40b490:	ldr	x0, [x0]
  40b494:	mov	x3, x0
  40b498:	mov	x2, #0x8                   	// #8
  40b49c:	mov	x1, #0x1                   	// #1
  40b4a0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40b4a4:	add	x0, x0, #0xa00
  40b4a8:	bl	4019c0 <fwrite@plt>
  40b4ac:	mov	w0, #0x1                   	// #1
  40b4b0:	str	w0, [sp, #92]
  40b4b4:	nop
  40b4b8:	ldr	w0, [sp, #92]
  40b4bc:	cmp	w0, #0x0
  40b4c0:	b.eq	40b4dc <sqrt@plt+0x9a9c>  // b.none
  40b4c4:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b4c8:	add	x0, x0, #0x320
  40b4cc:	ldr	x0, [x0]
  40b4d0:	mov	x1, x0
  40b4d4:	mov	w0, #0x20                  	// #32
  40b4d8:	bl	401840 <fputc@plt>
  40b4dc:	ldr	x3, [sp, #24]
  40b4e0:	ldr	x2, [sp, #32]
  40b4e4:	ldr	x1, [sp, #40]
  40b4e8:	ldr	x0, [sp, #48]
  40b4ec:	bl	40b0cc <sqrt@plt+0x968c>
  40b4f0:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b4f4:	add	x0, x0, #0x320
  40b4f8:	ldr	x0, [x0]
  40b4fc:	mov	x1, x0
  40b500:	mov	w0, #0xa                   	// #10
  40b504:	bl	401840 <fputc@plt>
  40b508:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b50c:	add	x0, x0, #0x320
  40b510:	ldr	x0, [x0]
  40b514:	bl	401870 <fflush@plt>
  40b518:	ldr	w0, [sp, #56]
  40b51c:	cmp	w0, #0x2
  40b520:	b.ne	40b528 <sqrt@plt+0x9ae8>  // b.any
  40b524:	bl	40b744 <sqrt@plt+0x9d04>
  40b528:	nop
  40b52c:	ldp	x29, x30, [sp], #96
  40b530:	ret
  40b534:	stp	x29, x30, [sp, #-64]!
  40b538:	mov	x29, sp
  40b53c:	str	w0, [sp, #60]
  40b540:	str	x1, [sp, #48]
  40b544:	str	x2, [sp, #40]
  40b548:	str	x3, [sp, #32]
  40b54c:	str	x4, [sp, #24]
  40b550:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b554:	add	x0, x0, #0x480
  40b558:	ldr	x8, [x0]
  40b55c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b560:	add	x0, x0, #0x488
  40b564:	ldr	x1, [x0]
  40b568:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b56c:	add	x0, x0, #0x490
  40b570:	ldr	w0, [x0]
  40b574:	ldr	x7, [sp, #24]
  40b578:	ldr	x6, [sp, #32]
  40b57c:	ldr	x5, [sp, #40]
  40b580:	ldr	x4, [sp, #48]
  40b584:	ldr	w3, [sp, #60]
  40b588:	mov	w2, w0
  40b58c:	mov	x0, x8
  40b590:	bl	40b2f8 <sqrt@plt+0x98b8>
  40b594:	nop
  40b598:	ldp	x29, x30, [sp], #64
  40b59c:	ret
  40b5a0:	stp	x29, x30, [sp, #-48]!
  40b5a4:	mov	x29, sp
  40b5a8:	str	x0, [sp, #40]
  40b5ac:	str	x1, [sp, #32]
  40b5b0:	str	x2, [sp, #24]
  40b5b4:	str	x3, [sp, #16]
  40b5b8:	ldr	x4, [sp, #16]
  40b5bc:	ldr	x3, [sp, #24]
  40b5c0:	ldr	x2, [sp, #32]
  40b5c4:	ldr	x1, [sp, #40]
  40b5c8:	mov	w0, #0x1                   	// #1
  40b5cc:	bl	40b534 <sqrt@plt+0x9af4>
  40b5d0:	nop
  40b5d4:	ldp	x29, x30, [sp], #48
  40b5d8:	ret
  40b5dc:	stp	x29, x30, [sp, #-48]!
  40b5e0:	mov	x29, sp
  40b5e4:	str	x0, [sp, #40]
  40b5e8:	str	x1, [sp, #32]
  40b5ec:	str	x2, [sp, #24]
  40b5f0:	str	x3, [sp, #16]
  40b5f4:	ldr	x4, [sp, #16]
  40b5f8:	ldr	x3, [sp, #24]
  40b5fc:	ldr	x2, [sp, #32]
  40b600:	ldr	x1, [sp, #40]
  40b604:	mov	w0, #0x0                   	// #0
  40b608:	bl	40b534 <sqrt@plt+0x9af4>
  40b60c:	nop
  40b610:	ldp	x29, x30, [sp], #48
  40b614:	ret
  40b618:	stp	x29, x30, [sp, #-48]!
  40b61c:	mov	x29, sp
  40b620:	str	x0, [sp, #40]
  40b624:	str	x1, [sp, #32]
  40b628:	str	x2, [sp, #24]
  40b62c:	str	x3, [sp, #16]
  40b630:	ldr	x4, [sp, #16]
  40b634:	ldr	x3, [sp, #24]
  40b638:	ldr	x2, [sp, #32]
  40b63c:	ldr	x1, [sp, #40]
  40b640:	mov	w0, #0x2                   	// #2
  40b644:	bl	40b534 <sqrt@plt+0x9af4>
  40b648:	nop
  40b64c:	ldp	x29, x30, [sp], #48
  40b650:	ret
  40b654:	stp	x29, x30, [sp, #-64]!
  40b658:	mov	x29, sp
  40b65c:	str	x0, [sp, #56]
  40b660:	str	w1, [sp, #52]
  40b664:	str	x2, [sp, #40]
  40b668:	str	x3, [sp, #32]
  40b66c:	str	x4, [sp, #24]
  40b670:	str	x5, [sp, #16]
  40b674:	ldr	x7, [sp, #16]
  40b678:	ldr	x6, [sp, #24]
  40b67c:	ldr	x5, [sp, #32]
  40b680:	ldr	x4, [sp, #40]
  40b684:	mov	w3, #0x1                   	// #1
  40b688:	ldr	w2, [sp, #52]
  40b68c:	mov	x1, #0x0                   	// #0
  40b690:	ldr	x0, [sp, #56]
  40b694:	bl	40b2f8 <sqrt@plt+0x98b8>
  40b698:	nop
  40b69c:	ldp	x29, x30, [sp], #64
  40b6a0:	ret
  40b6a4:	stp	x29, x30, [sp, #-64]!
  40b6a8:	mov	x29, sp
  40b6ac:	str	x0, [sp, #56]
  40b6b0:	str	w1, [sp, #52]
  40b6b4:	str	x2, [sp, #40]
  40b6b8:	str	x3, [sp, #32]
  40b6bc:	str	x4, [sp, #24]
  40b6c0:	str	x5, [sp, #16]
  40b6c4:	ldr	x7, [sp, #16]
  40b6c8:	ldr	x6, [sp, #24]
  40b6cc:	ldr	x5, [sp, #32]
  40b6d0:	ldr	x4, [sp, #40]
  40b6d4:	mov	w3, #0x0                   	// #0
  40b6d8:	ldr	w2, [sp, #52]
  40b6dc:	mov	x1, #0x0                   	// #0
  40b6e0:	ldr	x0, [sp, #56]
  40b6e4:	bl	40b2f8 <sqrt@plt+0x98b8>
  40b6e8:	nop
  40b6ec:	ldp	x29, x30, [sp], #64
  40b6f0:	ret
  40b6f4:	stp	x29, x30, [sp, #-64]!
  40b6f8:	mov	x29, sp
  40b6fc:	str	x0, [sp, #56]
  40b700:	str	w1, [sp, #52]
  40b704:	str	x2, [sp, #40]
  40b708:	str	x3, [sp, #32]
  40b70c:	str	x4, [sp, #24]
  40b710:	str	x5, [sp, #16]
  40b714:	ldr	x7, [sp, #16]
  40b718:	ldr	x6, [sp, #24]
  40b71c:	ldr	x5, [sp, #32]
  40b720:	ldr	x4, [sp, #40]
  40b724:	mov	w3, #0x2                   	// #2
  40b728:	ldr	w2, [sp, #52]
  40b72c:	mov	x1, #0x0                   	// #0
  40b730:	ldr	x0, [sp, #56]
  40b734:	bl	40b2f8 <sqrt@plt+0x98b8>
  40b738:	nop
  40b73c:	ldp	x29, x30, [sp], #64
  40b740:	ret
  40b744:	stp	x29, x30, [sp, #-16]!
  40b748:	mov	x29, sp
  40b74c:	mov	w0, #0x3                   	// #3
  40b750:	bl	4019b0 <exit@plt>
  40b754:	sub	sp, sp, #0x20
  40b758:	str	x0, [sp, #24]
  40b75c:	str	x1, [sp, #16]
  40b760:	str	x2, [sp, #8]
  40b764:	ldr	x0, [sp, #24]
  40b768:	ldr	x1, [sp, #16]
  40b76c:	str	x1, [x0]
  40b770:	ldr	x0, [sp, #24]
  40b774:	ldr	x1, [sp, #8]
  40b778:	str	x1, [x0, #8]
  40b77c:	ldr	x0, [sp, #24]
  40b780:	str	wzr, [x0, #16]
  40b784:	ldr	x0, [sp, #24]
  40b788:	str	wzr, [x0, #20]
  40b78c:	ldr	x0, [sp, #24]
  40b790:	mov	w1, #0x1                   	// #1
  40b794:	str	w1, [x0, #24]
  40b798:	ldr	x0, [sp, #24]
  40b79c:	str	wzr, [x0, #28]
  40b7a0:	ldr	x0, [sp, #24]
  40b7a4:	str	xzr, [x0, #32]
  40b7a8:	nop
  40b7ac:	add	sp, sp, #0x20
  40b7b0:	ret
  40b7b4:	stp	x29, x30, [sp, #-32]!
  40b7b8:	mov	x29, sp
  40b7bc:	str	x0, [sp, #24]
  40b7c0:	ldr	x0, [sp, #24]
  40b7c4:	ldr	x0, [x0, #32]
  40b7c8:	cmp	x0, #0x0
  40b7cc:	b.eq	40b7dc <sqrt@plt+0x9d9c>  // b.none
  40b7d0:	ldr	x0, [sp, #24]
  40b7d4:	ldr	x0, [x0, #32]
  40b7d8:	bl	4018b0 <_ZdaPv@plt>
  40b7dc:	ldr	x0, [sp, #24]
  40b7e0:	ldr	x0, [x0, #8]
  40b7e4:	bl	401760 <free@plt>
  40b7e8:	ldr	x0, [sp, #24]
  40b7ec:	ldr	x0, [x0]
  40b7f0:	cmp	x0, #0x0
  40b7f4:	b.eq	40b804 <sqrt@plt+0x9dc4>  // b.none
  40b7f8:	ldr	x0, [sp, #24]
  40b7fc:	ldr	x0, [x0]
  40b800:	bl	401730 <fclose@plt>
  40b804:	nop
  40b808:	ldp	x29, x30, [sp], #32
  40b80c:	ret
  40b810:	stp	x29, x30, [sp, #-80]!
  40b814:	mov	x29, sp
  40b818:	str	x0, [sp, #24]
  40b81c:	ldr	x0, [sp, #24]
  40b820:	ldr	x0, [x0]
  40b824:	cmp	x0, #0x0
  40b828:	b.ne	40b834 <sqrt@plt+0x9df4>  // b.any
  40b82c:	mov	w0, #0x0                   	// #0
  40b830:	b	40ba68 <sqrt@plt+0xa028>
  40b834:	ldr	x0, [sp, #24]
  40b838:	ldr	x0, [x0, #32]
  40b83c:	cmp	x0, #0x0
  40b840:	b.ne	40b864 <sqrt@plt+0x9e24>  // b.any
  40b844:	mov	x0, #0x80                  	// #128
  40b848:	bl	401680 <_Znam@plt>
  40b84c:	mov	x1, x0
  40b850:	ldr	x0, [sp, #24]
  40b854:	str	x1, [x0, #32]
  40b858:	ldr	x0, [sp, #24]
  40b85c:	mov	w1, #0x80                  	// #128
  40b860:	str	w1, [x0, #20]
  40b864:	str	wzr, [sp, #76]
  40b868:	ldr	x0, [sp, #24]
  40b86c:	ldr	x0, [x0]
  40b870:	bl	4017f0 <getc@plt>
  40b874:	str	w0, [sp, #60]
  40b878:	ldr	w0, [sp, #60]
  40b87c:	cmn	w0, #0x1
  40b880:	b.eq	40b9a0 <sqrt@plt+0x9f60>  // b.none
  40b884:	ldr	w0, [sp, #60]
  40b888:	bl	40ffc4 <sqrt@plt+0xe584>
  40b88c:	cmp	w0, #0x0
  40b890:	cset	w0, ne  // ne = any
  40b894:	and	w0, w0, #0xff
  40b898:	cmp	w0, #0x0
  40b89c:	b.eq	40b8d8 <sqrt@plt+0x9e98>  // b.none
  40b8a0:	add	x0, sp, #0x20
  40b8a4:	ldr	w1, [sp, #60]
  40b8a8:	bl	40ae74 <sqrt@plt+0x9434>
  40b8ac:	add	x1, sp, #0x20
  40b8b0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40b8b4:	add	x4, x0, #0x0
  40b8b8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40b8bc:	add	x3, x0, #0x0
  40b8c0:	mov	x2, x1
  40b8c4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40b8c8:	add	x1, x0, #0xa28
  40b8cc:	ldr	x0, [sp, #24]
  40b8d0:	bl	40ba70 <sqrt@plt+0xa030>
  40b8d4:	b	40b868 <sqrt@plt+0x9e28>
  40b8d8:	ldr	w0, [sp, #76]
  40b8dc:	add	w1, w0, #0x1
  40b8e0:	ldr	x0, [sp, #24]
  40b8e4:	ldr	w0, [x0, #20]
  40b8e8:	cmp	w1, w0
  40b8ec:	b.lt	40b968 <sqrt@plt+0x9f28>  // b.tstop
  40b8f0:	ldr	x0, [sp, #24]
  40b8f4:	ldr	x0, [x0, #32]
  40b8f8:	str	x0, [sp, #48]
  40b8fc:	ldr	x0, [sp, #24]
  40b900:	ldr	w0, [x0, #20]
  40b904:	lsl	w0, w0, #1
  40b908:	sxtw	x0, w0
  40b90c:	bl	401680 <_Znam@plt>
  40b910:	mov	x1, x0
  40b914:	ldr	x0, [sp, #24]
  40b918:	str	x1, [x0, #32]
  40b91c:	ldr	x0, [sp, #24]
  40b920:	ldr	x3, [x0, #32]
  40b924:	ldr	x0, [sp, #24]
  40b928:	ldr	w0, [x0, #20]
  40b92c:	sxtw	x0, w0
  40b930:	mov	x2, x0
  40b934:	ldr	x1, [sp, #48]
  40b938:	mov	x0, x3
  40b93c:	bl	4016a0 <memcpy@plt>
  40b940:	ldr	x0, [sp, #48]
  40b944:	cmp	x0, #0x0
  40b948:	b.eq	40b954 <sqrt@plt+0x9f14>  // b.none
  40b94c:	ldr	x0, [sp, #48]
  40b950:	bl	4018b0 <_ZdaPv@plt>
  40b954:	ldr	x0, [sp, #24]
  40b958:	ldr	w0, [x0, #20]
  40b95c:	lsl	w1, w0, #1
  40b960:	ldr	x0, [sp, #24]
  40b964:	str	w1, [x0, #20]
  40b968:	ldr	x0, [sp, #24]
  40b96c:	ldr	x1, [x0, #32]
  40b970:	ldr	w0, [sp, #76]
  40b974:	add	w2, w0, #0x1
  40b978:	str	w2, [sp, #76]
  40b97c:	sxtw	x0, w0
  40b980:	add	x0, x1, x0
  40b984:	ldr	w1, [sp, #60]
  40b988:	and	w1, w1, #0xff
  40b98c:	strb	w1, [x0]
  40b990:	ldr	w0, [sp, #60]
  40b994:	cmp	w0, #0xa
  40b998:	b.eq	40b9a8 <sqrt@plt+0x9f68>  // b.none
  40b99c:	b	40b868 <sqrt@plt+0x9e28>
  40b9a0:	nop
  40b9a4:	b	40b9ac <sqrt@plt+0x9f6c>
  40b9a8:	nop
  40b9ac:	ldr	w0, [sp, #76]
  40b9b0:	cmp	w0, #0x0
  40b9b4:	b.eq	40ba60 <sqrt@plt+0xa020>  // b.none
  40b9b8:	ldr	x0, [sp, #24]
  40b9bc:	ldr	x1, [x0, #32]
  40b9c0:	ldrsw	x0, [sp, #76]
  40b9c4:	add	x0, x1, x0
  40b9c8:	strb	wzr, [x0]
  40b9cc:	ldr	x0, [sp, #24]
  40b9d0:	ldr	w0, [x0, #16]
  40b9d4:	add	w1, w0, #0x1
  40b9d8:	ldr	x0, [sp, #24]
  40b9dc:	str	w1, [x0, #16]
  40b9e0:	ldr	x0, [sp, #24]
  40b9e4:	ldr	x0, [x0, #32]
  40b9e8:	str	x0, [sp, #64]
  40b9ec:	ldr	x0, [sp, #64]
  40b9f0:	ldrb	w0, [x0]
  40b9f4:	mov	w1, w0
  40b9f8:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b9fc:	add	x0, x0, #0x9f0
  40ba00:	bl	40a824 <sqrt@plt+0x8de4>
  40ba04:	cmp	w0, #0x0
  40ba08:	cset	w0, ne  // ne = any
  40ba0c:	and	w0, w0, #0xff
  40ba10:	cmp	w0, #0x0
  40ba14:	b.eq	40ba28 <sqrt@plt+0x9fe8>  // b.none
  40ba18:	ldr	x0, [sp, #64]
  40ba1c:	add	x0, x0, #0x1
  40ba20:	str	x0, [sp, #64]
  40ba24:	b	40b9ec <sqrt@plt+0x9fac>
  40ba28:	ldr	x0, [sp, #64]
  40ba2c:	ldrb	w0, [x0]
  40ba30:	cmp	w0, #0x0
  40ba34:	b.eq	40b864 <sqrt@plt+0x9e24>  // b.none
  40ba38:	ldr	x0, [sp, #24]
  40ba3c:	ldr	w0, [x0, #24]
  40ba40:	cmp	w0, #0x0
  40ba44:	b.eq	40ba58 <sqrt@plt+0xa018>  // b.none
  40ba48:	ldr	x0, [sp, #64]
  40ba4c:	ldrb	w0, [x0]
  40ba50:	cmp	w0, #0x23
  40ba54:	b.eq	40b864 <sqrt@plt+0x9e24>  // b.none
  40ba58:	mov	w0, #0x1                   	// #1
  40ba5c:	b	40ba68 <sqrt@plt+0xa028>
  40ba60:	nop
  40ba64:	mov	w0, #0x0                   	// #0
  40ba68:	ldp	x29, x30, [sp], #80
  40ba6c:	ret
  40ba70:	stp	x29, x30, [sp, #-64]!
  40ba74:	mov	x29, sp
  40ba78:	str	x0, [sp, #56]
  40ba7c:	str	x1, [sp, #48]
  40ba80:	str	x2, [sp, #40]
  40ba84:	str	x3, [sp, #32]
  40ba88:	str	x4, [sp, #24]
  40ba8c:	ldr	x0, [sp, #56]
  40ba90:	ldr	w0, [x0, #28]
  40ba94:	cmp	w0, #0x0
  40ba98:	b.ne	40bac8 <sqrt@plt+0xa088>  // b.any
  40ba9c:	ldr	x0, [sp, #56]
  40baa0:	ldr	x6, [x0, #8]
  40baa4:	ldr	x0, [sp, #56]
  40baa8:	ldr	w0, [x0, #16]
  40baac:	ldr	x5, [sp, #24]
  40bab0:	ldr	x4, [sp, #32]
  40bab4:	ldr	x3, [sp, #40]
  40bab8:	ldr	x2, [sp, #48]
  40babc:	mov	w1, w0
  40bac0:	mov	x0, x6
  40bac4:	bl	40b654 <sqrt@plt+0x9c14>
  40bac8:	nop
  40bacc:	ldp	x29, x30, [sp], #64
  40bad0:	ret
  40bad4:	stp	x29, x30, [sp, #-80]!
  40bad8:	mov	x29, sp
  40badc:	str	x0, [sp, #24]
  40bae0:	ldr	x0, [sp, #24]
  40bae4:	bl	4139a4 <sqrt@plt+0x11f64>
  40bae8:	str	x0, [sp, #72]
  40baec:	ldr	x0, [sp, #72]
  40baf0:	cmp	x0, #0x0
  40baf4:	b.eq	40bd58 <sqrt@plt+0xa318>  // b.none
  40baf8:	ldr	x0, [sp, #72]
  40bafc:	ldrb	w0, [x0]
  40bb00:	cmp	w0, #0x63
  40bb04:	b.ne	40bc9c <sqrt@plt+0xa25c>  // b.any
  40bb08:	ldr	x0, [sp, #72]
  40bb0c:	add	x0, x0, #0x1
  40bb10:	ldrb	w0, [x0]
  40bb14:	cmp	w0, #0x68
  40bb18:	b.ne	40bc9c <sqrt@plt+0xa25c>  // b.any
  40bb1c:	ldr	x0, [sp, #72]
  40bb20:	add	x0, x0, #0x2
  40bb24:	ldrb	w0, [x0]
  40bb28:	cmp	w0, #0x61
  40bb2c:	b.ne	40bc9c <sqrt@plt+0xa25c>  // b.any
  40bb30:	ldr	x0, [sp, #72]
  40bb34:	add	x0, x0, #0x3
  40bb38:	ldrb	w0, [x0]
  40bb3c:	cmp	w0, #0x72
  40bb40:	b.ne	40bc9c <sqrt@plt+0xa25c>  // b.any
  40bb44:	ldr	x0, [sp, #72]
  40bb48:	add	x0, x0, #0x4
  40bb4c:	ldrb	w0, [x0]
  40bb50:	cmp	w0, #0x2f
  40bb54:	b.ls	40bc9c <sqrt@plt+0xa25c>  // b.plast
  40bb58:	ldr	x0, [sp, #72]
  40bb5c:	add	x0, x0, #0x4
  40bb60:	ldrb	w0, [x0]
  40bb64:	cmp	w0, #0x39
  40bb68:	b.hi	40bc9c <sqrt@plt+0xa25c>  // b.pmore
  40bb6c:	ldr	x0, [sp, #72]
  40bb70:	add	x0, x0, #0x4
  40bb74:	ldrb	w0, [x0]
  40bb78:	sub	w0, w0, #0x30
  40bb7c:	str	w0, [sp, #68]
  40bb80:	ldr	x0, [sp, #72]
  40bb84:	add	x0, x0, #0x5
  40bb88:	ldrb	w0, [x0]
  40bb8c:	cmp	w0, #0x0
  40bb90:	b.ne	40bb9c <sqrt@plt+0xa15c>  // b.any
  40bb94:	ldr	w0, [sp, #68]
  40bb98:	b	40bd5c <sqrt@plt+0xa31c>
  40bb9c:	ldr	w0, [sp, #68]
  40bba0:	cmp	w0, #0x0
  40bba4:	b.le	40bc9c <sqrt@plt+0xa25c>
  40bba8:	ldr	x0, [sp, #72]
  40bbac:	add	x0, x0, #0x5
  40bbb0:	ldrb	w0, [x0]
  40bbb4:	cmp	w0, #0x2f
  40bbb8:	b.ls	40bc9c <sqrt@plt+0xa25c>  // b.plast
  40bbbc:	ldr	x0, [sp, #72]
  40bbc0:	add	x0, x0, #0x5
  40bbc4:	ldrb	w0, [x0]
  40bbc8:	cmp	w0, #0x39
  40bbcc:	b.hi	40bc9c <sqrt@plt+0xa25c>  // b.pmore
  40bbd0:	ldr	w1, [sp, #68]
  40bbd4:	mov	w0, w1
  40bbd8:	lsl	w0, w0, #2
  40bbdc:	add	w0, w0, w1
  40bbe0:	lsl	w0, w0, #1
  40bbe4:	mov	w1, w0
  40bbe8:	ldr	x0, [sp, #72]
  40bbec:	add	x0, x0, #0x5
  40bbf0:	ldrb	w0, [x0]
  40bbf4:	sub	w0, w0, #0x30
  40bbf8:	add	w0, w1, w0
  40bbfc:	str	w0, [sp, #68]
  40bc00:	ldr	x0, [sp, #72]
  40bc04:	add	x0, x0, #0x6
  40bc08:	ldrb	w0, [x0]
  40bc0c:	cmp	w0, #0x0
  40bc10:	b.ne	40bc1c <sqrt@plt+0xa1dc>  // b.any
  40bc14:	ldr	w0, [sp, #68]
  40bc18:	b	40bd5c <sqrt@plt+0xa31c>
  40bc1c:	ldr	x0, [sp, #72]
  40bc20:	add	x0, x0, #0x6
  40bc24:	ldrb	w0, [x0]
  40bc28:	cmp	w0, #0x2f
  40bc2c:	b.ls	40bc9c <sqrt@plt+0xa25c>  // b.plast
  40bc30:	ldr	x0, [sp, #72]
  40bc34:	add	x0, x0, #0x6
  40bc38:	ldrb	w0, [x0]
  40bc3c:	cmp	w0, #0x39
  40bc40:	b.hi	40bc9c <sqrt@plt+0xa25c>  // b.pmore
  40bc44:	ldr	w1, [sp, #68]
  40bc48:	mov	w0, w1
  40bc4c:	lsl	w0, w0, #2
  40bc50:	add	w0, w0, w1
  40bc54:	lsl	w0, w0, #1
  40bc58:	mov	w1, w0
  40bc5c:	ldr	x0, [sp, #72]
  40bc60:	add	x0, x0, #0x6
  40bc64:	ldrb	w0, [x0]
  40bc68:	sub	w0, w0, #0x30
  40bc6c:	add	w0, w1, w0
  40bc70:	str	w0, [sp, #68]
  40bc74:	ldr	x0, [sp, #72]
  40bc78:	add	x0, x0, #0x7
  40bc7c:	ldrb	w0, [x0]
  40bc80:	cmp	w0, #0x0
  40bc84:	b.ne	40bc9c <sqrt@plt+0xa25c>  // b.any
  40bc88:	ldr	w0, [sp, #68]
  40bc8c:	cmp	w0, #0x7f
  40bc90:	b.gt	40bc9c <sqrt@plt+0xa25c>
  40bc94:	ldr	w0, [sp, #68]
  40bc98:	b	40bd5c <sqrt@plt+0xa31c>
  40bc9c:	ldr	x0, [sp, #72]
  40bca0:	bl	4155c8 <_ZdlPvm@@Base+0x181c>
  40bca4:	cmp	x0, #0x0
  40bca8:	cset	w0, ne  // ne = any
  40bcac:	and	w0, w0, #0xff
  40bcb0:	cmp	w0, #0x0
  40bcb4:	b.eq	40bcd0 <sqrt@plt+0xa290>  // b.none
  40bcb8:	ldr	x0, [sp, #72]
  40bcbc:	add	x0, x0, #0x1
  40bcc0:	add	x1, sp, #0x28
  40bcc4:	mov	w2, #0x10                  	// #16
  40bcc8:	bl	401750 <strtol@plt>
  40bccc:	b	40bd5c <sqrt@plt+0xa31c>
  40bcd0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40bcd4:	add	x1, x0, #0xa50
  40bcd8:	add	x0, sp, #0x30
  40bcdc:	ldrh	w2, [x1]
  40bce0:	strh	w2, [x0]
  40bce4:	ldrb	w1, [x1, #2]
  40bce8:	strb	w1, [x0, #2]
  40bcec:	ldr	x0, [sp, #72]
  40bcf0:	add	x0, x0, #0x1
  40bcf4:	ldrb	w0, [x0]
  40bcf8:	cmp	w0, #0x0
  40bcfc:	b.ne	40bd14 <sqrt@plt+0xa2d4>  // b.any
  40bd00:	ldr	x0, [sp, #72]
  40bd04:	ldrb	w0, [x0]
  40bd08:	strb	w0, [sp, #49]
  40bd0c:	add	x0, sp, #0x30
  40bd10:	str	x0, [sp, #72]
  40bd14:	ldr	x0, [sp, #72]
  40bd18:	bl	412438 <sqrt@plt+0x109f8>
  40bd1c:	str	x0, [sp, #56]
  40bd20:	ldr	x0, [sp, #56]
  40bd24:	cmp	x0, #0x0
  40bd28:	b.eq	40bd58 <sqrt@plt+0xa318>  // b.none
  40bd2c:	mov	w1, #0x5f                  	// #95
  40bd30:	ldr	x0, [sp, #56]
  40bd34:	bl	401770 <strchr@plt>
  40bd38:	cmp	x0, #0x0
  40bd3c:	b.ne	40bd58 <sqrt@plt+0xa318>  // b.any
  40bd40:	add	x0, sp, #0x20
  40bd44:	mov	w2, #0x10                  	// #16
  40bd48:	mov	x1, x0
  40bd4c:	ldr	x0, [sp, #56]
  40bd50:	bl	401750 <strtol@plt>
  40bd54:	b	40bd5c <sqrt@plt+0xa31c>
  40bd58:	mov	w0, #0xffffffff            	// #-1
  40bd5c:	ldp	x29, x30, [sp], #80
  40bd60:	ret
  40bd64:	stp	x29, x30, [sp, #-32]!
  40bd68:	mov	x29, sp
  40bd6c:	str	x0, [sp, #24]
  40bd70:	str	x1, [sp, #16]
  40bd74:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3254>
  40bd78:	add	x1, x0, #0x1d8
  40bd7c:	ldr	x0, [sp, #24]
  40bd80:	str	x1, [x0]
  40bd84:	ldr	x0, [sp, #24]
  40bd88:	str	wzr, [x0, #8]
  40bd8c:	ldr	x0, [sp, #24]
  40bd90:	str	xzr, [x0, #16]
  40bd94:	ldr	x0, [sp, #24]
  40bd98:	str	wzr, [x0, #24]
  40bd9c:	ldr	x0, [sp, #24]
  40bda0:	str	wzr, [x0, #28]
  40bda4:	ldr	x0, [sp, #24]
  40bda8:	str	xzr, [x0, #64]
  40bdac:	ldr	x0, [sp, #24]
  40bdb0:	str	wzr, [x0, #72]
  40bdb4:	ldr	x0, [sp, #24]
  40bdb8:	str	xzr, [x0, #80]
  40bdbc:	ldr	x0, [sp, #24]
  40bdc0:	str	wzr, [x0, #88]
  40bdc4:	ldr	x0, [sp, #24]
  40bdc8:	str	wzr, [x0, #92]
  40bdcc:	ldr	x0, [sp, #24]
  40bdd0:	str	xzr, [x0, #96]
  40bdd4:	ldr	x0, [sp, #16]
  40bdd8:	bl	4016e0 <strlen@plt>
  40bddc:	add	x0, x0, #0x1
  40bde0:	bl	401680 <_Znam@plt>
  40bde4:	mov	x1, x0
  40bde8:	ldr	x0, [sp, #24]
  40bdec:	str	x1, [x0, #32]
  40bdf0:	ldr	x0, [sp, #24]
  40bdf4:	ldr	x0, [x0, #32]
  40bdf8:	ldr	x1, [sp, #16]
  40bdfc:	bl	401790 <strcpy@plt>
  40be00:	ldr	x0, [sp, #24]
  40be04:	str	xzr, [x0, #40]
  40be08:	ldr	x0, [sp, #24]
  40be0c:	str	xzr, [x0, #48]
  40be10:	ldr	x0, [sp, #24]
  40be14:	str	wzr, [x0, #56]
  40be18:	nop
  40be1c:	ldp	x29, x30, [sp], #32
  40be20:	ret
  40be24:	stp	x29, x30, [sp, #-80]!
  40be28:	mov	x29, sp
  40be2c:	str	x19, [sp, #16]
  40be30:	str	x0, [sp, #40]
  40be34:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3254>
  40be38:	add	x1, x0, #0x1d8
  40be3c:	ldr	x0, [sp, #40]
  40be40:	str	x1, [x0]
  40be44:	str	wzr, [sp, #76]
  40be48:	ldr	x0, [sp, #40]
  40be4c:	ldr	w0, [x0, #88]
  40be50:	ldr	w1, [sp, #76]
  40be54:	cmp	w1, w0
  40be58:	b.ge	40beec <sqrt@plt+0xa4ac>  // b.tcont
  40be5c:	ldr	x0, [sp, #40]
  40be60:	ldr	x2, [x0, #80]
  40be64:	ldrsw	x1, [sp, #76]
  40be68:	mov	x0, x1
  40be6c:	lsl	x0, x0, #2
  40be70:	add	x0, x0, x1
  40be74:	lsl	x0, x0, #3
  40be78:	add	x0, x2, x0
  40be7c:	ldr	x0, [x0, #32]
  40be80:	cmp	x0, #0x0
  40be84:	b.eq	40bedc <sqrt@plt+0xa49c>  // b.none
  40be88:	ldr	x0, [sp, #40]
  40be8c:	ldr	x2, [x0, #80]
  40be90:	ldrsw	x1, [sp, #76]
  40be94:	mov	x0, x1
  40be98:	lsl	x0, x0, #2
  40be9c:	add	x0, x0, x1
  40bea0:	lsl	x0, x0, #3
  40bea4:	add	x0, x2, x0
  40bea8:	ldr	x0, [x0, #32]
  40beac:	cmp	x0, #0x0
  40beb0:	b.eq	40bedc <sqrt@plt+0xa49c>  // b.none
  40beb4:	ldr	x0, [sp, #40]
  40beb8:	ldr	x2, [x0, #80]
  40bebc:	ldrsw	x1, [sp, #76]
  40bec0:	mov	x0, x1
  40bec4:	lsl	x0, x0, #2
  40bec8:	add	x0, x0, x1
  40becc:	lsl	x0, x0, #3
  40bed0:	add	x0, x2, x0
  40bed4:	ldr	x0, [x0, #32]
  40bed8:	bl	4018b0 <_ZdaPv@plt>
  40bedc:	ldr	w0, [sp, #76]
  40bee0:	add	w0, w0, #0x1
  40bee4:	str	w0, [sp, #76]
  40bee8:	b	40be48 <sqrt@plt+0xa408>
  40beec:	ldr	x0, [sp, #40]
  40bef0:	ldr	x0, [x0, #80]
  40bef4:	cmp	x0, #0x0
  40bef8:	b.eq	40bf08 <sqrt@plt+0xa4c8>  // b.none
  40befc:	ldr	x0, [sp, #40]
  40bf00:	ldr	x0, [x0, #80]
  40bf04:	bl	4018b0 <_ZdaPv@plt>
  40bf08:	ldr	x0, [sp, #40]
  40bf0c:	ldr	x0, [x0, #64]
  40bf10:	cmp	x0, #0x0
  40bf14:	b.eq	40bf24 <sqrt@plt+0xa4e4>  // b.none
  40bf18:	ldr	x0, [sp, #40]
  40bf1c:	ldr	x0, [x0, #64]
  40bf20:	bl	4018b0 <_ZdaPv@plt>
  40bf24:	ldr	x0, [sp, #40]
  40bf28:	ldr	x0, [x0, #16]
  40bf2c:	cmp	x0, #0x0
  40bf30:	b.eq	40bfc4 <sqrt@plt+0xa584>  // b.none
  40bf34:	str	wzr, [sp, #72]
  40bf38:	ldr	w0, [sp, #72]
  40bf3c:	cmp	w0, #0x1f6
  40bf40:	b.gt	40bfa8 <sqrt@plt+0xa568>
  40bf44:	ldr	x0, [sp, #40]
  40bf48:	ldr	x1, [x0, #16]
  40bf4c:	ldrsw	x0, [sp, #72]
  40bf50:	lsl	x0, x0, #3
  40bf54:	add	x0, x1, x0
  40bf58:	ldr	x0, [x0]
  40bf5c:	str	x0, [sp, #64]
  40bf60:	ldr	x0, [sp, #64]
  40bf64:	cmp	x0, #0x0
  40bf68:	b.eq	40bf98 <sqrt@plt+0xa558>  // b.none
  40bf6c:	ldr	x0, [sp, #64]
  40bf70:	str	x0, [sp, #56]
  40bf74:	ldr	x0, [sp, #64]
  40bf78:	ldr	x0, [x0, #24]
  40bf7c:	str	x0, [sp, #64]
  40bf80:	ldr	x0, [sp, #56]
  40bf84:	cmp	x0, #0x0
  40bf88:	b.eq	40bf60 <sqrt@plt+0xa520>  // b.none
  40bf8c:	mov	x1, #0x20                  	// #32
  40bf90:	bl	413dac <_ZdlPvm@@Base>
  40bf94:	b	40bf60 <sqrt@plt+0xa520>
  40bf98:	ldr	w0, [sp, #72]
  40bf9c:	add	w0, w0, #0x1
  40bfa0:	str	w0, [sp, #72]
  40bfa4:	b	40bf38 <sqrt@plt+0xa4f8>
  40bfa8:	ldr	x0, [sp, #40]
  40bfac:	ldr	x0, [x0, #16]
  40bfb0:	cmp	x0, #0x0
  40bfb4:	b.eq	40bfc4 <sqrt@plt+0xa584>  // b.none
  40bfb8:	ldr	x0, [sp, #40]
  40bfbc:	ldr	x0, [x0, #16]
  40bfc0:	bl	4018b0 <_ZdaPv@plt>
  40bfc4:	ldr	x0, [sp, #40]
  40bfc8:	ldr	x0, [x0, #32]
  40bfcc:	cmp	x0, #0x0
  40bfd0:	b.eq	40bfe0 <sqrt@plt+0xa5a0>  // b.none
  40bfd4:	ldr	x0, [sp, #40]
  40bfd8:	ldr	x0, [x0, #32]
  40bfdc:	bl	4018b0 <_ZdaPv@plt>
  40bfe0:	ldr	x0, [sp, #40]
  40bfe4:	ldr	x0, [x0, #40]
  40bfe8:	cmp	x0, #0x0
  40bfec:	b.eq	40bffc <sqrt@plt+0xa5bc>  // b.none
  40bff0:	ldr	x0, [sp, #40]
  40bff4:	ldr	x0, [x0, #40]
  40bff8:	bl	4018b0 <_ZdaPv@plt>
  40bffc:	ldr	x0, [sp, #40]
  40c000:	ldr	x0, [x0, #96]
  40c004:	cmp	x0, #0x0
  40c008:	b.eq	40c050 <sqrt@plt+0xa610>  // b.none
  40c00c:	ldr	x0, [sp, #40]
  40c010:	ldr	x0, [x0, #96]
  40c014:	str	x0, [sp, #48]
  40c018:	ldr	x0, [sp, #40]
  40c01c:	ldr	x0, [x0, #96]
  40c020:	ldr	x1, [x0]
  40c024:	ldr	x0, [sp, #40]
  40c028:	str	x1, [x0, #96]
  40c02c:	ldr	x19, [sp, #48]
  40c030:	cmp	x19, #0x0
  40c034:	b.eq	40bffc <sqrt@plt+0xa5bc>  // b.none
  40c038:	mov	x0, x19
  40c03c:	bl	40c614 <sqrt@plt+0xabd4>
  40c040:	mov	x1, #0x18                  	// #24
  40c044:	mov	x0, x19
  40c048:	bl	413dac <_ZdlPvm@@Base>
  40c04c:	b	40bffc <sqrt@plt+0xa5bc>
  40c050:	nop
  40c054:	ldr	x19, [sp, #16]
  40c058:	ldp	x29, x30, [sp], #80
  40c05c:	ret
  40c060:	stp	x29, x30, [sp, #-32]!
  40c064:	mov	x29, sp
  40c068:	str	x0, [sp, #24]
  40c06c:	ldr	x0, [sp, #24]
  40c070:	bl	40be24 <sqrt@plt+0xa3e4>
  40c074:	mov	x1, #0x68                  	// #104
  40c078:	ldr	x0, [sp, #24]
  40c07c:	bl	413dac <_ZdlPvm@@Base>
  40c080:	ldp	x29, x30, [sp], #32
  40c084:	ret
  40c088:	stp	x29, x30, [sp, #-48]!
  40c08c:	mov	x29, sp
  40c090:	str	w0, [sp, #28]
  40c094:	str	w1, [sp, #24]
  40c098:	str	w2, [sp, #20]
  40c09c:	ldr	w0, [sp, #24]
  40c0a0:	cmp	w0, #0x0
  40c0a4:	b.lt	40c0bc <sqrt@plt+0xa67c>  // b.tstop
  40c0a8:	ldr	w0, [sp, #20]
  40c0ac:	cmp	w0, #0x0
  40c0b0:	b.le	40c0bc <sqrt@plt+0xa67c>
  40c0b4:	mov	w0, #0x1                   	// #1
  40c0b8:	b	40c0c0 <sqrt@plt+0xa680>
  40c0bc:	mov	w0, #0x0                   	// #0
  40c0c0:	mov	w3, w0
  40c0c4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40c0c8:	add	x2, x0, #0xa58
  40c0cc:	mov	w1, #0xea                  	// #234
  40c0d0:	mov	w0, w3
  40c0d4:	bl	409268 <sqrt@plt+0x7828>
  40c0d8:	ldr	w0, [sp, #20]
  40c0dc:	lsr	w1, w0, #31
  40c0e0:	add	w0, w1, w0
  40c0e4:	asr	w0, w0, #1
  40c0e8:	str	w0, [sp, #44]
  40c0ec:	ldr	w0, [sp, #24]
  40c0f0:	cmp	w0, #0x0
  40c0f4:	b.ne	40c100 <sqrt@plt+0xa6c0>  // b.any
  40c0f8:	mov	w0, #0x0                   	// #0
  40c0fc:	b	40c1ec <sqrt@plt+0xa7ac>
  40c100:	ldr	w0, [sp, #28]
  40c104:	cmp	w0, #0x0
  40c108:	b.lt	40c17c <sqrt@plt+0xa73c>  // b.tstop
  40c10c:	mov	w1, #0x7fffffff            	// #2147483647
  40c110:	ldr	w0, [sp, #44]
  40c114:	sub	w1, w1, w0
  40c118:	ldr	w0, [sp, #24]
  40c11c:	sdiv	w0, w1, w0
  40c120:	ldr	w1, [sp, #28]
  40c124:	cmp	w1, w0
  40c128:	b.gt	40c14c <sqrt@plt+0xa70c>
  40c12c:	ldr	w1, [sp, #28]
  40c130:	ldr	w0, [sp, #24]
  40c134:	mul	w1, w1, w0
  40c138:	ldr	w0, [sp, #44]
  40c13c:	add	w1, w1, w0
  40c140:	ldr	w0, [sp, #20]
  40c144:	sdiv	w0, w1, w0
  40c148:	b	40c1ec <sqrt@plt+0xa7ac>
  40c14c:	ldr	w0, [sp, #28]
  40c150:	scvtf	d1, w0
  40c154:	ldr	w0, [sp, #24]
  40c158:	scvtf	d0, w0
  40c15c:	fmul	d1, d1, d0
  40c160:	ldr	w0, [sp, #20]
  40c164:	scvtf	d0, w0
  40c168:	fdiv	d1, d1, d0
  40c16c:	fmov	d0, #5.000000000000000000e-01
  40c170:	fadd	d0, d1, d0
  40c174:	fcvtzs	w0, d0
  40c178:	b	40c1ec <sqrt@plt+0xa7ac>
  40c17c:	ldr	w0, [sp, #28]
  40c180:	neg	w1, w0
  40c184:	ldr	w0, [sp, #44]
  40c188:	mov	w2, #0x80000000            	// #-2147483648
  40c18c:	sub	w2, w2, w0
  40c190:	ldr	w0, [sp, #24]
  40c194:	udiv	w0, w2, w0
  40c198:	cmp	w1, w0
  40c19c:	b.hi	40c1c0 <sqrt@plt+0xa780>  // b.pmore
  40c1a0:	ldr	w1, [sp, #28]
  40c1a4:	ldr	w0, [sp, #24]
  40c1a8:	mul	w1, w1, w0
  40c1ac:	ldr	w0, [sp, #44]
  40c1b0:	sub	w1, w1, w0
  40c1b4:	ldr	w0, [sp, #20]
  40c1b8:	sdiv	w0, w1, w0
  40c1bc:	b	40c1ec <sqrt@plt+0xa7ac>
  40c1c0:	ldr	w0, [sp, #28]
  40c1c4:	scvtf	d1, w0
  40c1c8:	ldr	w0, [sp, #24]
  40c1cc:	scvtf	d0, w0
  40c1d0:	fmul	d1, d1, d0
  40c1d4:	ldr	w0, [sp, #20]
  40c1d8:	scvtf	d0, w0
  40c1dc:	fdiv	d1, d1, d0
  40c1e0:	fmov	d0, #5.000000000000000000e-01
  40c1e4:	fsub	d0, d1, d0
  40c1e8:	fcvtzs	w0, d0
  40c1ec:	ldp	x29, x30, [sp], #48
  40c1f0:	ret
  40c1f4:	stp	x29, x30, [sp, #-32]!
  40c1f8:	mov	x29, sp
  40c1fc:	str	w0, [sp, #28]
  40c200:	str	w1, [sp, #24]
  40c204:	str	w2, [sp, #20]
  40c208:	str	w3, [sp, #16]
  40c20c:	ldr	w0, [sp, #24]
  40c210:	cmp	w0, #0x0
  40c214:	b.lt	40c238 <sqrt@plt+0xa7f8>  // b.tstop
  40c218:	ldr	w0, [sp, #20]
  40c21c:	cmp	w0, #0x0
  40c220:	b.le	40c238 <sqrt@plt+0xa7f8>
  40c224:	ldr	w0, [sp, #16]
  40c228:	cmp	w0, #0x0
  40c22c:	b.le	40c238 <sqrt@plt+0xa7f8>
  40c230:	mov	w0, #0x1                   	// #1
  40c234:	b	40c23c <sqrt@plt+0xa7fc>
  40c238:	mov	w0, #0x0                   	// #0
  40c23c:	mov	w3, w0
  40c240:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40c244:	add	x2, x0, #0xa58
  40c248:	mov	w1, #0xfc                  	// #252
  40c24c:	mov	w0, w3
  40c250:	bl	409268 <sqrt@plt+0x7828>
  40c254:	ldr	w0, [sp, #24]
  40c258:	cmp	w0, #0x0
  40c25c:	b.ne	40c268 <sqrt@plt+0xa828>  // b.any
  40c260:	mov	w0, #0x0                   	// #0
  40c264:	b	40c308 <sqrt@plt+0xa8c8>
  40c268:	ldr	w0, [sp, #28]
  40c26c:	cmp	w0, #0x0
  40c270:	b.lt	40c2c0 <sqrt@plt+0xa880>  // b.tstop
  40c274:	ldr	w0, [sp, #28]
  40c278:	scvtf	d1, w0
  40c27c:	ldr	w0, [sp, #24]
  40c280:	scvtf	d0, w0
  40c284:	fmul	d1, d1, d0
  40c288:	ldr	w0, [sp, #20]
  40c28c:	scvtf	d0, w0
  40c290:	fdiv	d1, d1, d0
  40c294:	ldr	w0, [sp, #16]
  40c298:	scvtf	d0, w0
  40c29c:	mov	x0, #0x400000000000        	// #70368744177664
  40c2a0:	movk	x0, #0x408f, lsl #48
  40c2a4:	fmov	d2, x0
  40c2a8:	fdiv	d0, d0, d2
  40c2ac:	fmul	d1, d1, d0
  40c2b0:	fmov	d0, #5.000000000000000000e-01
  40c2b4:	fadd	d0, d1, d0
  40c2b8:	fcvtzs	w0, d0
  40c2bc:	b	40c308 <sqrt@plt+0xa8c8>
  40c2c0:	ldr	w0, [sp, #28]
  40c2c4:	scvtf	d1, w0
  40c2c8:	ldr	w0, [sp, #24]
  40c2cc:	scvtf	d0, w0
  40c2d0:	fmul	d1, d1, d0
  40c2d4:	ldr	w0, [sp, #20]
  40c2d8:	scvtf	d0, w0
  40c2dc:	fdiv	d1, d1, d0
  40c2e0:	ldr	w0, [sp, #16]
  40c2e4:	scvtf	d0, w0
  40c2e8:	mov	x0, #0x400000000000        	// #70368744177664
  40c2ec:	movk	x0, #0x408f, lsl #48
  40c2f0:	fmov	d2, x0
  40c2f4:	fdiv	d0, d0, d2
  40c2f8:	fmul	d1, d1, d0
  40c2fc:	fmov	d0, #5.000000000000000000e-01
  40c300:	fsub	d0, d1, d0
  40c304:	fcvtzs	w0, d0
  40c308:	ldp	x29, x30, [sp], #32
  40c30c:	ret
  40c310:	stp	x29, x30, [sp, #-48]!
  40c314:	mov	x29, sp
  40c318:	str	x0, [sp, #24]
  40c31c:	strb	w1, [sp, #23]
  40c320:	str	xzr, [sp, #40]
  40c324:	ldrb	w0, [sp, #23]
  40c328:	cmp	w0, #0x70
  40c32c:	b.eq	40c368 <sqrt@plt+0xa928>  // b.none
  40c330:	cmp	w0, #0x70
  40c334:	b.gt	40c394 <sqrt@plt+0xa954>
  40c338:	cmp	w0, #0x69
  40c33c:	b.eq	40c35c <sqrt@plt+0xa91c>  // b.none
  40c340:	cmp	w0, #0x69
  40c344:	b.gt	40c394 <sqrt@plt+0xa954>
  40c348:	cmp	w0, #0x50
  40c34c:	b.eq	40c378 <sqrt@plt+0xa938>  // b.none
  40c350:	cmp	w0, #0x63
  40c354:	b.eq	40c384 <sqrt@plt+0xa944>  // b.none
  40c358:	b	40c394 <sqrt@plt+0xa954>
  40c35c:	fmov	d0, #1.000000000000000000e+00
  40c360:	str	d0, [sp, #40]
  40c364:	b	40c3ac <sqrt@plt+0xa96c>
  40c368:	mov	x0, #0x4052000000000000    	// #4634766966517661696
  40c36c:	fmov	d0, x0
  40c370:	str	d0, [sp, #40]
  40c374:	b	40c3ac <sqrt@plt+0xa96c>
  40c378:	fmov	d0, #6.000000000000000000e+00
  40c37c:	str	d0, [sp, #40]
  40c380:	b	40c3ac <sqrt@plt+0xa96c>
  40c384:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3254>
  40c388:	ldr	d0, [x0, #440]
  40c38c:	str	d0, [sp, #40]
  40c390:	b	40c3ac <sqrt@plt+0xa96c>
  40c394:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40c398:	add	x2, x0, #0xa58
  40c39c:	mov	w1, #0x11f                 	// #287
  40c3a0:	mov	w0, #0x0                   	// #0
  40c3a4:	bl	409268 <sqrt@plt+0x7828>
  40c3a8:	nop
  40c3ac:	ldr	d0, [sp, #40]
  40c3b0:	fcmp	d0, #0.0
  40c3b4:	b.eq	40c3d8 <sqrt@plt+0xa998>  // b.none
  40c3b8:	ldr	x0, [sp, #24]
  40c3bc:	ldr	d1, [x0]
  40c3c0:	ldr	d0, [sp, #40]
  40c3c4:	fdiv	d0, d1, d0
  40c3c8:	ldr	x0, [sp, #24]
  40c3cc:	str	d0, [x0]
  40c3d0:	mov	w0, #0x1                   	// #1
  40c3d4:	b	40c3dc <sqrt@plt+0xa99c>
  40c3d8:	mov	w0, #0x0                   	// #0
  40c3dc:	ldp	x29, x30, [sp], #48
  40c3e0:	ret
  40c3e4:	stp	x29, x30, [sp, #-80]!
  40c3e8:	mov	x29, sp
  40c3ec:	str	d8, [sp, #16]
  40c3f0:	str	x0, [sp, #56]
  40c3f4:	str	x1, [sp, #48]
  40c3f8:	str	w2, [sp, #44]
  40c3fc:	str	w3, [sp, #40]
  40c400:	ldr	w2, [sp, #44]
  40c404:	ldr	x1, [sp, #48]
  40c408:	ldr	x0, [sp, #56]
  40c40c:	bl	40ca5c <sqrt@plt+0xb01c>
  40c410:	str	w0, [sp, #76]
  40c414:	ldr	w0, [sp, #76]
  40c418:	scvtf	d8, w0
  40c41c:	ldr	x0, [sp, #56]
  40c420:	ldr	d1, [x0, #48]
  40c424:	ldr	w0, [sp, #40]
  40c428:	scvtf	d0, w0
  40c42c:	fadd	d0, d1, d0
  40c430:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3254>
  40c434:	ldr	d1, [x0, #448]
  40c438:	fmul	d0, d0, d1
  40c43c:	mov	x0, #0x800000000000        	// #140737488355328
  40c440:	movk	x0, #0x4066, lsl #48
  40c444:	fmov	d1, x0
  40c448:	fdiv	d0, d0, d1
  40c44c:	bl	4019a0 <tan@plt>
  40c450:	fmul	d1, d8, d0
  40c454:	fmov	d0, #5.000000000000000000e-01
  40c458:	fadd	d0, d1, d0
  40c45c:	fcvtzs	w0, d0
  40c460:	ldr	d8, [sp, #16]
  40c464:	ldp	x29, x30, [sp], #80
  40c468:	ret
  40c46c:	stp	x29, x30, [sp, #-48]!
  40c470:	mov	x29, sp
  40c474:	str	x0, [sp, #24]
  40c478:	str	x1, [sp, #16]
  40c47c:	ldr	x0, [sp, #16]
  40c480:	bl	41001c <sqrt@plt+0xe5dc>
  40c484:	str	w0, [sp, #44]
  40c488:	ldr	w0, [sp, #44]
  40c48c:	mvn	w0, w0
  40c490:	lsr	w0, w0, #31
  40c494:	and	w0, w0, #0xff
  40c498:	mov	w3, w0
  40c49c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40c4a0:	add	x2, x0, #0xa58
  40c4a4:	mov	w1, #0x132                 	// #306
  40c4a8:	mov	w0, w3
  40c4ac:	bl	409268 <sqrt@plt+0x7828>
  40c4b0:	ldr	x0, [sp, #24]
  40c4b4:	ldr	w0, [x0, #72]
  40c4b8:	ldr	w1, [sp, #44]
  40c4bc:	cmp	w1, w0
  40c4c0:	b.ge	40c4ec <sqrt@plt+0xaaac>  // b.tcont
  40c4c4:	ldr	x0, [sp, #24]
  40c4c8:	ldr	x1, [x0, #64]
  40c4cc:	ldrsw	x0, [sp, #44]
  40c4d0:	lsl	x0, x0, #2
  40c4d4:	add	x0, x1, x0
  40c4d8:	ldr	w0, [x0]
  40c4dc:	cmp	w0, #0x0
  40c4e0:	b.lt	40c4ec <sqrt@plt+0xaaac>  // b.tstop
  40c4e4:	mov	w0, #0x1                   	// #1
  40c4e8:	b	40c54c <sqrt@plt+0xab0c>
  40c4ec:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40c4f0:	add	x0, x0, #0x50
  40c4f4:	ldr	w0, [x0]
  40c4f8:	cmp	w0, #0x0
  40c4fc:	b.eq	40c548 <sqrt@plt+0xab08>  // b.none
  40c500:	ldr	x0, [sp, #16]
  40c504:	bl	40bad4 <sqrt@plt+0xa094>
  40c508:	mvn	w0, w0
  40c50c:	lsr	w0, w0, #31
  40c510:	and	w0, w0, #0xff
  40c514:	cmp	w0, #0x0
  40c518:	b.eq	40c524 <sqrt@plt+0xaae4>  // b.none
  40c51c:	mov	w0, #0x1                   	// #1
  40c520:	b	40c54c <sqrt@plt+0xab0c>
  40c524:	ldr	x0, [sp, #16]
  40c528:	bl	410004 <sqrt@plt+0xe5c4>
  40c52c:	mvn	w0, w0
  40c530:	lsr	w0, w0, #31
  40c534:	and	w0, w0, #0xff
  40c538:	cmp	w0, #0x0
  40c53c:	b.eq	40c548 <sqrt@plt+0xab08>  // b.none
  40c540:	mov	w0, #0x1                   	// #1
  40c544:	b	40c54c <sqrt@plt+0xab0c>
  40c548:	mov	w0, #0x0                   	// #0
  40c54c:	ldp	x29, x30, [sp], #48
  40c550:	ret
  40c554:	sub	sp, sp, #0x10
  40c558:	str	x0, [sp, #8]
  40c55c:	ldr	x0, [sp, #8]
  40c560:	ldr	w0, [x0, #28]
  40c564:	add	sp, sp, #0x10
  40c568:	ret
  40c56c:	stp	x29, x30, [sp, #-64]!
  40c570:	mov	x29, sp
  40c574:	str	x0, [sp, #40]
  40c578:	str	w1, [sp, #36]
  40c57c:	str	w2, [sp, #32]
  40c580:	str	x3, [sp, #24]
  40c584:	ldr	x0, [sp, #40]
  40c588:	ldr	x1, [sp, #24]
  40c58c:	str	x1, [x0]
  40c590:	ldr	x0, [sp, #40]
  40c594:	ldr	w1, [sp, #36]
  40c598:	str	w1, [x0, #8]
  40c59c:	ldrsw	x0, [sp, #32]
  40c5a0:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  40c5a4:	cmp	x0, x1
  40c5a8:	b.hi	40c5c8 <sqrt@plt+0xab88>  // b.pmore
  40c5ac:	lsl	x0, x0, #2
  40c5b0:	bl	401680 <_Znam@plt>
  40c5b4:	mov	x1, x0
  40c5b8:	ldr	x0, [sp, #40]
  40c5bc:	str	x1, [x0, #16]
  40c5c0:	str	wzr, [sp, #60]
  40c5c4:	b	40c5cc <sqrt@plt+0xab8c>
  40c5c8:	bl	4018f0 <__cxa_throw_bad_array_new_length@plt>
  40c5cc:	ldr	w1, [sp, #60]
  40c5d0:	ldr	w0, [sp, #32]
  40c5d4:	cmp	w1, w0
  40c5d8:	b.ge	40c608 <sqrt@plt+0xabc8>  // b.tcont
  40c5dc:	ldr	x0, [sp, #40]
  40c5e0:	ldr	x1, [x0, #16]
  40c5e4:	ldrsw	x0, [sp, #60]
  40c5e8:	lsl	x0, x0, #2
  40c5ec:	add	x0, x1, x0
  40c5f0:	mov	w1, #0xffffffff            	// #-1
  40c5f4:	str	w1, [x0]
  40c5f8:	ldr	w0, [sp, #60]
  40c5fc:	add	w0, w0, #0x1
  40c600:	str	w0, [sp, #60]
  40c604:	b	40c5cc <sqrt@plt+0xab8c>
  40c608:	nop
  40c60c:	ldp	x29, x30, [sp], #64
  40c610:	ret
  40c614:	stp	x29, x30, [sp, #-32]!
  40c618:	mov	x29, sp
  40c61c:	str	x0, [sp, #24]
  40c620:	ldr	x0, [sp, #24]
  40c624:	ldr	x0, [x0, #16]
  40c628:	cmp	x0, #0x0
  40c62c:	b.eq	40c63c <sqrt@plt+0xabfc>  // b.none
  40c630:	ldr	x0, [sp, #24]
  40c634:	ldr	x0, [x0, #16]
  40c638:	bl	4018b0 <_ZdaPv@plt>
  40c63c:	nop
  40c640:	ldp	x29, x30, [sp], #32
  40c644:	ret
  40c648:	stp	x29, x30, [sp, #-128]!
  40c64c:	mov	x29, sp
  40c650:	stp	x19, x20, [sp, #16]
  40c654:	str	x0, [sp, #56]
  40c658:	str	x1, [sp, #48]
  40c65c:	str	w2, [sp, #44]
  40c660:	ldr	x0, [sp, #48]
  40c664:	bl	41001c <sqrt@plt+0xe5dc>
  40c668:	str	w0, [sp, #104]
  40c66c:	ldr	w0, [sp, #104]
  40c670:	mvn	w0, w0
  40c674:	lsr	w0, w0, #31
  40c678:	and	w0, w0, #0xff
  40c67c:	mov	w3, w0
  40c680:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40c684:	add	x2, x0, #0xa58
  40c688:	mov	w1, #0x158                 	// #344
  40c68c:	mov	w0, w3
  40c690:	bl	409268 <sqrt@plt+0x7828>
  40c694:	ldr	x0, [sp, #56]
  40c698:	ldr	w0, [x0, #56]
  40c69c:	cmp	w0, #0x0
  40c6a0:	b.ne	40c6b0 <sqrt@plt+0xac70>  // b.any
  40c6a4:	ldr	w0, [sp, #44]
  40c6a8:	str	w0, [sp, #124]
  40c6ac:	b	40c740 <sqrt@plt+0xad00>
  40c6b0:	ldr	x0, [sp, #56]
  40c6b4:	ldr	w0, [x0, #56]
  40c6b8:	mov	w1, #0xfe0b                	// #65035
  40c6bc:	movk	w1, #0x7fff, lsl #16
  40c6c0:	sdiv	w0, w1, w0
  40c6c4:	ldr	w1, [sp, #44]
  40c6c8:	cmp	w1, w0
  40c6cc:	b.gt	40c708 <sqrt@plt+0xacc8>
  40c6d0:	ldr	x0, [sp, #56]
  40c6d4:	ldr	w1, [x0, #56]
  40c6d8:	ldr	w0, [sp, #44]
  40c6dc:	mul	w0, w1, w0
  40c6e0:	add	w0, w0, #0x1f4
  40c6e4:	mov	w1, #0x4dd3                	// #19923
  40c6e8:	movk	w1, #0x1062, lsl #16
  40c6ec:	smull	x1, w0, w1
  40c6f0:	lsr	x1, x1, #32
  40c6f4:	asr	w1, w1, #6
  40c6f8:	asr	w0, w0, #31
  40c6fc:	sub	w0, w1, w0
  40c700:	str	w0, [sp, #124]
  40c704:	b	40c740 <sqrt@plt+0xad00>
  40c708:	ldr	w0, [sp, #44]
  40c70c:	scvtf	d1, w0
  40c710:	ldr	x0, [sp, #56]
  40c714:	ldr	w0, [x0, #56]
  40c718:	scvtf	d0, w0
  40c71c:	fmul	d0, d1, d0
  40c720:	mov	x0, #0x400000000000        	// #70368744177664
  40c724:	movk	x0, #0x408f, lsl #48
  40c728:	fmov	d1, x0
  40c72c:	fdiv	d1, d0, d1
  40c730:	fmov	d0, #5.000000000000000000e-01
  40c734:	fadd	d0, d1, d0
  40c738:	fcvtzs	w0, d0
  40c73c:	str	w0, [sp, #124]
  40c740:	ldr	x0, [sp, #56]
  40c744:	ldr	w0, [x0, #72]
  40c748:	ldr	w1, [sp, #104]
  40c74c:	cmp	w1, w0
  40c750:	b.ge	40c988 <sqrt@plt+0xaf48>  // b.tcont
  40c754:	ldr	x0, [sp, #56]
  40c758:	ldr	x1, [x0, #64]
  40c75c:	ldrsw	x0, [sp, #104]
  40c760:	lsl	x0, x0, #2
  40c764:	add	x0, x1, x0
  40c768:	ldr	w0, [x0]
  40c76c:	cmp	w0, #0x0
  40c770:	b.lt	40c988 <sqrt@plt+0xaf48>  // b.tstop
  40c774:	ldr	x0, [sp, #56]
  40c778:	ldr	x1, [x0, #64]
  40c77c:	ldrsw	x0, [sp, #104]
  40c780:	lsl	x0, x0, #2
  40c784:	add	x0, x1, x0
  40c788:	ldr	w0, [x0]
  40c78c:	str	w0, [sp, #100]
  40c790:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40c794:	add	x0, x0, #0x24
  40c798:	ldr	w0, [x0]
  40c79c:	ldr	w1, [sp, #124]
  40c7a0:	cmp	w1, w0
  40c7a4:	b.eq	40c7bc <sqrt@plt+0xad7c>  // b.none
  40c7a8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40c7ac:	add	x0, x0, #0x48
  40c7b0:	ldr	w0, [x0]
  40c7b4:	cmp	w0, #0x0
  40c7b8:	b.eq	40c7e4 <sqrt@plt+0xada4>  // b.none
  40c7bc:	ldr	x0, [sp, #56]
  40c7c0:	ldr	x2, [x0, #80]
  40c7c4:	ldrsw	x1, [sp, #100]
  40c7c8:	mov	x0, x1
  40c7cc:	lsl	x0, x0, #2
  40c7d0:	add	x0, x0, x1
  40c7d4:	lsl	x0, x0, #3
  40c7d8:	add	x0, x2, x0
  40c7dc:	ldr	w0, [x0, #8]
  40c7e0:	b	40ca50 <sqrt@plt+0xb010>
  40c7e4:	ldr	x0, [sp, #56]
  40c7e8:	ldr	x0, [x0, #96]
  40c7ec:	cmp	x0, #0x0
  40c7f0:	b.ne	40c828 <sqrt@plt+0xade8>  // b.any
  40c7f4:	mov	x0, #0x18                  	// #24
  40c7f8:	bl	413cf0 <_Znwm@@Base>
  40c7fc:	mov	x19, x0
  40c800:	ldr	x0, [sp, #56]
  40c804:	ldr	w0, [x0, #92]
  40c808:	mov	x3, #0x0                   	// #0
  40c80c:	mov	w2, w0
  40c810:	ldr	w1, [sp, #124]
  40c814:	mov	x0, x19
  40c818:	bl	40c56c <sqrt@plt+0xab2c>
  40c81c:	ldr	x0, [sp, #56]
  40c820:	str	x19, [x0, #96]
  40c824:	b	40c910 <sqrt@plt+0xaed0>
  40c828:	ldr	x0, [sp, #56]
  40c82c:	ldr	x0, [x0, #96]
  40c830:	ldr	w0, [x0, #8]
  40c834:	ldr	w1, [sp, #124]
  40c838:	cmp	w1, w0
  40c83c:	b.eq	40c910 <sqrt@plt+0xaed0>  // b.none
  40c840:	ldr	x0, [sp, #56]
  40c844:	add	x0, x0, #0x60
  40c848:	str	x0, [sp, #112]
  40c84c:	ldr	x0, [sp, #112]
  40c850:	ldr	x0, [x0]
  40c854:	cmp	x0, #0x0
  40c858:	b.eq	40c888 <sqrt@plt+0xae48>  // b.none
  40c85c:	ldr	x0, [sp, #112]
  40c860:	ldr	x0, [x0]
  40c864:	ldr	w0, [x0, #8]
  40c868:	ldr	w1, [sp, #124]
  40c86c:	cmp	w1, w0
  40c870:	b.eq	40c884 <sqrt@plt+0xae44>  // b.none
  40c874:	ldr	x0, [sp, #112]
  40c878:	ldr	x0, [x0]
  40c87c:	str	x0, [sp, #112]
  40c880:	b	40c84c <sqrt@plt+0xae0c>
  40c884:	nop
  40c888:	ldr	x0, [sp, #112]
  40c88c:	ldr	x0, [x0]
  40c890:	cmp	x0, #0x0
  40c894:	b.eq	40c8d8 <sqrt@plt+0xae98>  // b.none
  40c898:	ldr	x0, [sp, #112]
  40c89c:	ldr	x0, [x0]
  40c8a0:	str	x0, [sp, #88]
  40c8a4:	ldr	x0, [sp, #112]
  40c8a8:	ldr	x0, [x0]
  40c8ac:	ldr	x1, [x0]
  40c8b0:	ldr	x0, [sp, #112]
  40c8b4:	str	x1, [x0]
  40c8b8:	ldr	x0, [sp, #56]
  40c8bc:	ldr	x1, [x0, #96]
  40c8c0:	ldr	x0, [sp, #88]
  40c8c4:	str	x1, [x0]
  40c8c8:	ldr	x0, [sp, #56]
  40c8cc:	ldr	x1, [sp, #88]
  40c8d0:	str	x1, [x0, #96]
  40c8d4:	b	40c910 <sqrt@plt+0xaed0>
  40c8d8:	mov	x0, #0x18                  	// #24
  40c8dc:	bl	413cf0 <_Znwm@@Base>
  40c8e0:	mov	x19, x0
  40c8e4:	ldr	x0, [sp, #56]
  40c8e8:	ldr	w1, [x0, #92]
  40c8ec:	ldr	x0, [sp, #56]
  40c8f0:	ldr	x0, [x0, #96]
  40c8f4:	mov	x3, x0
  40c8f8:	mov	w2, w1
  40c8fc:	ldr	w1, [sp, #124]
  40c900:	mov	x0, x19
  40c904:	bl	40c56c <sqrt@plt+0xab2c>
  40c908:	ldr	x0, [sp, #56]
  40c90c:	str	x19, [x0, #96]
  40c910:	ldr	x0, [sp, #56]
  40c914:	ldr	x0, [x0, #96]
  40c918:	ldr	x1, [x0, #16]
  40c91c:	ldrsw	x0, [sp, #100]
  40c920:	lsl	x0, x0, #2
  40c924:	add	x0, x1, x0
  40c928:	str	x0, [sp, #80]
  40c92c:	ldr	x0, [sp, #80]
  40c930:	ldr	w0, [x0]
  40c934:	cmp	w0, #0x0
  40c938:	b.ge	40c97c <sqrt@plt+0xaf3c>  // b.tcont
  40c93c:	ldr	x0, [sp, #56]
  40c940:	ldr	x2, [x0, #80]
  40c944:	ldrsw	x1, [sp, #100]
  40c948:	mov	x0, x1
  40c94c:	lsl	x0, x0, #2
  40c950:	add	x0, x0, x1
  40c954:	lsl	x0, x0, #3
  40c958:	add	x0, x2, x0
  40c95c:	ldr	w0, [x0, #8]
  40c960:	ldr	w2, [sp, #44]
  40c964:	mov	w1, w0
  40c968:	ldr	x0, [sp, #56]
  40c96c:	bl	410034 <sqrt@plt+0xe5f4>
  40c970:	mov	w1, w0
  40c974:	ldr	x0, [sp, #80]
  40c978:	str	w1, [x0]
  40c97c:	ldr	x0, [sp, #80]
  40c980:	ldr	w0, [x0]
  40c984:	b	40ca50 <sqrt@plt+0xb010>
  40c988:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40c98c:	add	x0, x0, #0x50
  40c990:	ldr	w0, [x0]
  40c994:	cmp	w0, #0x0
  40c998:	b.eq	40ca1c <sqrt@plt+0xafdc>  // b.none
  40c99c:	mov	w0, #0x18                  	// #24
  40c9a0:	str	w0, [sp, #108]
  40c9a4:	ldr	x1, [sp, #48]
  40c9a8:	ldr	x0, [sp, #56]
  40c9ac:	bl	40d2cc <sqrt@plt+0xb88c>
  40c9b0:	bl	4018d0 <wcwidth@plt>
  40c9b4:	str	w0, [sp, #76]
  40c9b8:	ldr	w0, [sp, #76]
  40c9bc:	cmp	w0, #0x1
  40c9c0:	b.le	40c9d4 <sqrt@plt+0xaf94>
  40c9c4:	ldr	w1, [sp, #108]
  40c9c8:	ldr	w0, [sp, #76]
  40c9cc:	mul	w0, w1, w0
  40c9d0:	str	w0, [sp, #108]
  40c9d4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40c9d8:	add	x0, x0, #0x24
  40c9dc:	ldr	w0, [x0]
  40c9e0:	ldr	w1, [sp, #124]
  40c9e4:	cmp	w1, w0
  40c9e8:	b.eq	40ca00 <sqrt@plt+0xafc0>  // b.none
  40c9ec:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40c9f0:	add	x0, x0, #0x48
  40c9f4:	ldr	w0, [x0]
  40c9f8:	cmp	w0, #0x0
  40c9fc:	b.eq	40ca08 <sqrt@plt+0xafc8>  // b.none
  40ca00:	ldr	w0, [sp, #108]
  40ca04:	b	40ca50 <sqrt@plt+0xb010>
  40ca08:	ldr	w2, [sp, #44]
  40ca0c:	ldr	w1, [sp, #108]
  40ca10:	ldr	x0, [sp, #56]
  40ca14:	bl	410034 <sqrt@plt+0xe5f4>
  40ca18:	b	40ca50 <sqrt@plt+0xb010>
  40ca1c:	bl	401960 <abort@plt>
  40ca20:	mov	x20, x0
  40ca24:	mov	x1, #0x18                  	// #24
  40ca28:	mov	x0, x19
  40ca2c:	bl	413dac <_ZdlPvm@@Base>
  40ca30:	mov	x0, x20
  40ca34:	bl	4019d0 <_Unwind_Resume@plt>
  40ca38:	mov	x20, x0
  40ca3c:	mov	x1, #0x18                  	// #24
  40ca40:	mov	x0, x19
  40ca44:	bl	413dac <_ZdlPvm@@Base>
  40ca48:	mov	x0, x20
  40ca4c:	bl	4019d0 <_Unwind_Resume@plt>
  40ca50:	ldp	x19, x20, [sp, #16]
  40ca54:	ldp	x29, x30, [sp], #128
  40ca58:	ret
  40ca5c:	stp	x29, x30, [sp, #-64]!
  40ca60:	mov	x29, sp
  40ca64:	str	x0, [sp, #40]
  40ca68:	str	x1, [sp, #32]
  40ca6c:	str	w2, [sp, #28]
  40ca70:	ldr	x0, [sp, #32]
  40ca74:	bl	41001c <sqrt@plt+0xe5dc>
  40ca78:	str	w0, [sp, #60]
  40ca7c:	ldr	w0, [sp, #60]
  40ca80:	mvn	w0, w0
  40ca84:	lsr	w0, w0, #31
  40ca88:	and	w0, w0, #0xff
  40ca8c:	mov	w3, w0
  40ca90:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40ca94:	add	x2, x0, #0xa58
  40ca98:	mov	w1, #0x190                 	// #400
  40ca9c:	mov	w0, w3
  40caa0:	bl	409268 <sqrt@plt+0x7828>
  40caa4:	ldr	x0, [sp, #40]
  40caa8:	ldr	w0, [x0, #72]
  40caac:	ldr	w1, [sp, #60]
  40cab0:	cmp	w1, w0
  40cab4:	b.ge	40cb28 <sqrt@plt+0xb0e8>  // b.tcont
  40cab8:	ldr	x0, [sp, #40]
  40cabc:	ldr	x1, [x0, #64]
  40cac0:	ldrsw	x0, [sp, #60]
  40cac4:	lsl	x0, x0, #2
  40cac8:	add	x0, x1, x0
  40cacc:	ldr	w0, [x0]
  40cad0:	cmp	w0, #0x0
  40cad4:	b.lt	40cb28 <sqrt@plt+0xb0e8>  // b.tstop
  40cad8:	ldr	x0, [sp, #40]
  40cadc:	ldr	x2, [x0, #80]
  40cae0:	ldr	x0, [sp, #40]
  40cae4:	ldr	x1, [x0, #64]
  40cae8:	ldrsw	x0, [sp, #60]
  40caec:	lsl	x0, x0, #2
  40caf0:	add	x0, x1, x0
  40caf4:	ldr	w0, [x0]
  40caf8:	sxtw	x1, w0
  40cafc:	mov	x0, x1
  40cb00:	lsl	x0, x0, #2
  40cb04:	add	x0, x0, x1
  40cb08:	lsl	x0, x0, #3
  40cb0c:	add	x0, x2, x0
  40cb10:	ldr	w0, [x0, #12]
  40cb14:	ldr	w2, [sp, #28]
  40cb18:	mov	w1, w0
  40cb1c:	ldr	x0, [sp, #40]
  40cb20:	bl	410034 <sqrt@plt+0xe5f4>
  40cb24:	b	40cb48 <sqrt@plt+0xb108>
  40cb28:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40cb2c:	add	x0, x0, #0x50
  40cb30:	ldr	w0, [x0]
  40cb34:	cmp	w0, #0x0
  40cb38:	b.eq	40cb44 <sqrt@plt+0xb104>  // b.none
  40cb3c:	mov	w0, #0x0                   	// #0
  40cb40:	b	40cb48 <sqrt@plt+0xb108>
  40cb44:	bl	401960 <abort@plt>
  40cb48:	ldp	x29, x30, [sp], #64
  40cb4c:	ret
  40cb50:	stp	x29, x30, [sp, #-64]!
  40cb54:	mov	x29, sp
  40cb58:	str	x0, [sp, #40]
  40cb5c:	str	x1, [sp, #32]
  40cb60:	str	w2, [sp, #28]
  40cb64:	ldr	x0, [sp, #32]
  40cb68:	bl	41001c <sqrt@plt+0xe5dc>
  40cb6c:	str	w0, [sp, #60]
  40cb70:	ldr	w0, [sp, #60]
  40cb74:	mvn	w0, w0
  40cb78:	lsr	w0, w0, #31
  40cb7c:	and	w0, w0, #0xff
  40cb80:	mov	w3, w0
  40cb84:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40cb88:	add	x2, x0, #0xa58
  40cb8c:	mov	w1, #0x19f                 	// #415
  40cb90:	mov	w0, w3
  40cb94:	bl	409268 <sqrt@plt+0x7828>
  40cb98:	ldr	x0, [sp, #40]
  40cb9c:	ldr	w0, [x0, #72]
  40cba0:	ldr	w1, [sp, #60]
  40cba4:	cmp	w1, w0
  40cba8:	b.ge	40cc1c <sqrt@plt+0xb1dc>  // b.tcont
  40cbac:	ldr	x0, [sp, #40]
  40cbb0:	ldr	x1, [x0, #64]
  40cbb4:	ldrsw	x0, [sp, #60]
  40cbb8:	lsl	x0, x0, #2
  40cbbc:	add	x0, x1, x0
  40cbc0:	ldr	w0, [x0]
  40cbc4:	cmp	w0, #0x0
  40cbc8:	b.lt	40cc1c <sqrt@plt+0xb1dc>  // b.tstop
  40cbcc:	ldr	x0, [sp, #40]
  40cbd0:	ldr	x2, [x0, #80]
  40cbd4:	ldr	x0, [sp, #40]
  40cbd8:	ldr	x1, [x0, #64]
  40cbdc:	ldrsw	x0, [sp, #60]
  40cbe0:	lsl	x0, x0, #2
  40cbe4:	add	x0, x1, x0
  40cbe8:	ldr	w0, [x0]
  40cbec:	sxtw	x1, w0
  40cbf0:	mov	x0, x1
  40cbf4:	lsl	x0, x0, #2
  40cbf8:	add	x0, x0, x1
  40cbfc:	lsl	x0, x0, #3
  40cc00:	add	x0, x2, x0
  40cc04:	ldr	w0, [x0, #16]
  40cc08:	ldr	w2, [sp, #28]
  40cc0c:	mov	w1, w0
  40cc10:	ldr	x0, [sp, #40]
  40cc14:	bl	410034 <sqrt@plt+0xe5f4>
  40cc18:	b	40cc3c <sqrt@plt+0xb1fc>
  40cc1c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40cc20:	add	x0, x0, #0x50
  40cc24:	ldr	w0, [x0]
  40cc28:	cmp	w0, #0x0
  40cc2c:	b.eq	40cc38 <sqrt@plt+0xb1f8>  // b.none
  40cc30:	mov	w0, #0x0                   	// #0
  40cc34:	b	40cc3c <sqrt@plt+0xb1fc>
  40cc38:	bl	401960 <abort@plt>
  40cc3c:	ldp	x29, x30, [sp], #64
  40cc40:	ret
  40cc44:	stp	x29, x30, [sp, #-64]!
  40cc48:	mov	x29, sp
  40cc4c:	str	x0, [sp, #40]
  40cc50:	str	x1, [sp, #32]
  40cc54:	str	w2, [sp, #28]
  40cc58:	ldr	x0, [sp, #32]
  40cc5c:	bl	41001c <sqrt@plt+0xe5dc>
  40cc60:	str	w0, [sp, #60]
  40cc64:	ldr	w0, [sp, #60]
  40cc68:	mvn	w0, w0
  40cc6c:	lsr	w0, w0, #31
  40cc70:	and	w0, w0, #0xff
  40cc74:	mov	w3, w0
  40cc78:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40cc7c:	add	x2, x0, #0xa58
  40cc80:	mov	w1, #0x1ae                 	// #430
  40cc84:	mov	w0, w3
  40cc88:	bl	409268 <sqrt@plt+0x7828>
  40cc8c:	ldr	x0, [sp, #40]
  40cc90:	ldr	w0, [x0, #72]
  40cc94:	ldr	w1, [sp, #60]
  40cc98:	cmp	w1, w0
  40cc9c:	b.ge	40cd10 <sqrt@plt+0xb2d0>  // b.tcont
  40cca0:	ldr	x0, [sp, #40]
  40cca4:	ldr	x1, [x0, #64]
  40cca8:	ldrsw	x0, [sp, #60]
  40ccac:	lsl	x0, x0, #2
  40ccb0:	add	x0, x1, x0
  40ccb4:	ldr	w0, [x0]
  40ccb8:	cmp	w0, #0x0
  40ccbc:	b.lt	40cd10 <sqrt@plt+0xb2d0>  // b.tstop
  40ccc0:	ldr	x0, [sp, #40]
  40ccc4:	ldr	x2, [x0, #80]
  40ccc8:	ldr	x0, [sp, #40]
  40cccc:	ldr	x1, [x0, #64]
  40ccd0:	ldrsw	x0, [sp, #60]
  40ccd4:	lsl	x0, x0, #2
  40ccd8:	add	x0, x1, x0
  40ccdc:	ldr	w0, [x0]
  40cce0:	sxtw	x1, w0
  40cce4:	mov	x0, x1
  40cce8:	lsl	x0, x0, #2
  40ccec:	add	x0, x0, x1
  40ccf0:	lsl	x0, x0, #3
  40ccf4:	add	x0, x2, x0
  40ccf8:	ldr	w0, [x0, #24]
  40ccfc:	ldr	w2, [sp, #28]
  40cd00:	mov	w1, w0
  40cd04:	ldr	x0, [sp, #40]
  40cd08:	bl	410034 <sqrt@plt+0xe5f4>
  40cd0c:	b	40cd30 <sqrt@plt+0xb2f0>
  40cd10:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40cd14:	add	x0, x0, #0x50
  40cd18:	ldr	w0, [x0]
  40cd1c:	cmp	w0, #0x0
  40cd20:	b.eq	40cd2c <sqrt@plt+0xb2ec>  // b.none
  40cd24:	mov	w0, #0x0                   	// #0
  40cd28:	b	40cd30 <sqrt@plt+0xb2f0>
  40cd2c:	bl	401960 <abort@plt>
  40cd30:	ldp	x29, x30, [sp], #64
  40cd34:	ret
  40cd38:	stp	x29, x30, [sp, #-64]!
  40cd3c:	mov	x29, sp
  40cd40:	str	x0, [sp, #40]
  40cd44:	str	x1, [sp, #32]
  40cd48:	str	w2, [sp, #28]
  40cd4c:	ldr	x0, [sp, #32]
  40cd50:	bl	41001c <sqrt@plt+0xe5dc>
  40cd54:	str	w0, [sp, #60]
  40cd58:	ldr	w0, [sp, #60]
  40cd5c:	mvn	w0, w0
  40cd60:	lsr	w0, w0, #31
  40cd64:	and	w0, w0, #0xff
  40cd68:	mov	w3, w0
  40cd6c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40cd70:	add	x2, x0, #0xa58
  40cd74:	mov	w1, #0x1bd                 	// #445
  40cd78:	mov	w0, w3
  40cd7c:	bl	409268 <sqrt@plt+0x7828>
  40cd80:	ldr	x0, [sp, #40]
  40cd84:	ldr	w0, [x0, #72]
  40cd88:	ldr	w1, [sp, #60]
  40cd8c:	cmp	w1, w0
  40cd90:	b.ge	40ce04 <sqrt@plt+0xb3c4>  // b.tcont
  40cd94:	ldr	x0, [sp, #40]
  40cd98:	ldr	x1, [x0, #64]
  40cd9c:	ldrsw	x0, [sp, #60]
  40cda0:	lsl	x0, x0, #2
  40cda4:	add	x0, x1, x0
  40cda8:	ldr	w0, [x0]
  40cdac:	cmp	w0, #0x0
  40cdb0:	b.lt	40ce04 <sqrt@plt+0xb3c4>  // b.tstop
  40cdb4:	ldr	x0, [sp, #40]
  40cdb8:	ldr	x2, [x0, #80]
  40cdbc:	ldr	x0, [sp, #40]
  40cdc0:	ldr	x1, [x0, #64]
  40cdc4:	ldrsw	x0, [sp, #60]
  40cdc8:	lsl	x0, x0, #2
  40cdcc:	add	x0, x1, x0
  40cdd0:	ldr	w0, [x0]
  40cdd4:	sxtw	x1, w0
  40cdd8:	mov	x0, x1
  40cddc:	lsl	x0, x0, #2
  40cde0:	add	x0, x0, x1
  40cde4:	lsl	x0, x0, #3
  40cde8:	add	x0, x2, x0
  40cdec:	ldr	w0, [x0, #20]
  40cdf0:	ldr	w2, [sp, #28]
  40cdf4:	mov	w1, w0
  40cdf8:	ldr	x0, [sp, #40]
  40cdfc:	bl	410034 <sqrt@plt+0xe5f4>
  40ce00:	b	40ce24 <sqrt@plt+0xb3e4>
  40ce04:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40ce08:	add	x0, x0, #0x50
  40ce0c:	ldr	w0, [x0]
  40ce10:	cmp	w0, #0x0
  40ce14:	b.eq	40ce20 <sqrt@plt+0xb3e0>  // b.none
  40ce18:	mov	w0, #0x0                   	// #0
  40ce1c:	b	40ce24 <sqrt@plt+0xb3e4>
  40ce20:	bl	401960 <abort@plt>
  40ce24:	ldp	x29, x30, [sp], #64
  40ce28:	ret
  40ce2c:	stp	x29, x30, [sp, #-64]!
  40ce30:	mov	x29, sp
  40ce34:	str	x0, [sp, #40]
  40ce38:	str	x1, [sp, #32]
  40ce3c:	str	w2, [sp, #28]
  40ce40:	ldr	x0, [sp, #32]
  40ce44:	bl	41001c <sqrt@plt+0xe5dc>
  40ce48:	str	w0, [sp, #60]
  40ce4c:	ldr	w0, [sp, #60]
  40ce50:	mvn	w0, w0
  40ce54:	lsr	w0, w0, #31
  40ce58:	and	w0, w0, #0xff
  40ce5c:	mov	w3, w0
  40ce60:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40ce64:	add	x2, x0, #0xa58
  40ce68:	mov	w1, #0x1cc                 	// #460
  40ce6c:	mov	w0, w3
  40ce70:	bl	409268 <sqrt@plt+0x7828>
  40ce74:	ldr	x0, [sp, #40]
  40ce78:	ldr	w0, [x0, #72]
  40ce7c:	ldr	w1, [sp, #60]
  40ce80:	cmp	w1, w0
  40ce84:	b.ge	40cef8 <sqrt@plt+0xb4b8>  // b.tcont
  40ce88:	ldr	x0, [sp, #40]
  40ce8c:	ldr	x1, [x0, #64]
  40ce90:	ldrsw	x0, [sp, #60]
  40ce94:	lsl	x0, x0, #2
  40ce98:	add	x0, x1, x0
  40ce9c:	ldr	w0, [x0]
  40cea0:	cmp	w0, #0x0
  40cea4:	b.lt	40cef8 <sqrt@plt+0xb4b8>  // b.tstop
  40cea8:	ldr	x0, [sp, #40]
  40ceac:	ldr	x2, [x0, #80]
  40ceb0:	ldr	x0, [sp, #40]
  40ceb4:	ldr	x1, [x0, #64]
  40ceb8:	ldrsw	x0, [sp, #60]
  40cebc:	lsl	x0, x0, #2
  40cec0:	add	x0, x1, x0
  40cec4:	ldr	w0, [x0]
  40cec8:	sxtw	x1, w0
  40cecc:	mov	x0, x1
  40ced0:	lsl	x0, x0, #2
  40ced4:	add	x0, x0, x1
  40ced8:	lsl	x0, x0, #3
  40cedc:	add	x0, x2, x0
  40cee0:	ldr	w0, [x0, #28]
  40cee4:	ldr	w2, [sp, #28]
  40cee8:	mov	w1, w0
  40ceec:	ldr	x0, [sp, #40]
  40cef0:	bl	410034 <sqrt@plt+0xe5f4>
  40cef4:	b	40cf18 <sqrt@plt+0xb4d8>
  40cef8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40cefc:	add	x0, x0, #0x50
  40cf00:	ldr	w0, [x0]
  40cf04:	cmp	w0, #0x0
  40cf08:	b.eq	40cf14 <sqrt@plt+0xb4d4>  // b.none
  40cf0c:	mov	w0, #0x0                   	// #0
  40cf10:	b	40cf18 <sqrt@plt+0xb4d8>
  40cf14:	bl	401960 <abort@plt>
  40cf18:	ldp	x29, x30, [sp], #64
  40cf1c:	ret
  40cf20:	stp	x29, x30, [sp, #-32]!
  40cf24:	mov	x29, sp
  40cf28:	str	x0, [sp, #24]
  40cf2c:	str	w1, [sp, #20]
  40cf30:	ldr	w0, [sp, #20]
  40cf34:	mvn	w0, w0
  40cf38:	lsr	w0, w0, #31
  40cf3c:	and	w0, w0, #0xff
  40cf40:	mov	w3, w0
  40cf44:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40cf48:	add	x2, x0, #0xa58
  40cf4c:	mov	w1, #0x1da                 	// #474
  40cf50:	mov	w0, w3
  40cf54:	bl	409268 <sqrt@plt+0x7828>
  40cf58:	ldr	w0, [sp, #20]
  40cf5c:	cmp	w0, #0x3e8
  40cf60:	b.ne	40cf70 <sqrt@plt+0xb530>  // b.any
  40cf64:	ldr	x0, [sp, #24]
  40cf68:	str	wzr, [x0, #56]
  40cf6c:	b	40cf7c <sqrt@plt+0xb53c>
  40cf70:	ldr	x0, [sp, #24]
  40cf74:	ldr	w1, [sp, #20]
  40cf78:	str	w1, [x0, #56]
  40cf7c:	nop
  40cf80:	ldp	x29, x30, [sp], #32
  40cf84:	ret
  40cf88:	sub	sp, sp, #0x10
  40cf8c:	str	x0, [sp, #8]
  40cf90:	ldr	x0, [sp, #8]
  40cf94:	ldr	w0, [x0, #56]
  40cf98:	add	sp, sp, #0x10
  40cf9c:	ret
  40cfa0:	stp	x29, x30, [sp, #-32]!
  40cfa4:	mov	x29, sp
  40cfa8:	str	x0, [sp, #24]
  40cfac:	str	w1, [sp, #20]
  40cfb0:	ldr	x0, [sp, #24]
  40cfb4:	ldr	w0, [x0, #24]
  40cfb8:	ldr	w2, [sp, #20]
  40cfbc:	mov	w1, w0
  40cfc0:	ldr	x0, [sp, #24]
  40cfc4:	bl	410034 <sqrt@plt+0xe5f4>
  40cfc8:	ldp	x29, x30, [sp], #32
  40cfcc:	ret
  40cfd0:	sub	sp, sp, #0x30
  40cfd4:	str	x0, [sp, #40]
  40cfd8:	str	x1, [sp, #32]
  40cfdc:	str	x2, [sp, #24]
  40cfe0:	str	w3, [sp, #20]
  40cfe4:	str	x4, [sp, #8]
  40cfe8:	ldr	x0, [sp, #40]
  40cfec:	ldr	x1, [sp, #32]
  40cff0:	str	x1, [x0]
  40cff4:	ldr	x0, [sp, #40]
  40cff8:	ldr	x1, [sp, #24]
  40cffc:	str	x1, [x0, #8]
  40d000:	ldr	x0, [sp, #40]
  40d004:	ldr	w1, [sp, #20]
  40d008:	str	w1, [x0, #16]
  40d00c:	ldr	x0, [sp, #40]
  40d010:	ldr	x1, [sp, #8]
  40d014:	str	x1, [x0, #24]
  40d018:	nop
  40d01c:	add	sp, sp, #0x30
  40d020:	ret
  40d024:	stp	x29, x30, [sp, #-80]!
  40d028:	mov	x29, sp
  40d02c:	str	x19, [sp, #16]
  40d030:	str	x0, [sp, #56]
  40d034:	str	x1, [sp, #48]
  40d038:	str	x2, [sp, #40]
  40d03c:	str	w3, [sp, #36]
  40d040:	ldr	x0, [sp, #56]
  40d044:	ldr	x0, [x0, #16]
  40d048:	cmp	x0, #0x0
  40d04c:	b.ne	40d09c <sqrt@plt+0xb65c>  // b.any
  40d050:	mov	x0, #0xfb8                 	// #4024
  40d054:	bl	401680 <_Znam@plt>
  40d058:	mov	x1, x0
  40d05c:	ldr	x0, [sp, #56]
  40d060:	str	x1, [x0, #16]
  40d064:	str	wzr, [sp, #76]
  40d068:	ldr	w0, [sp, #76]
  40d06c:	cmp	w0, #0x1f6
  40d070:	b.gt	40d09c <sqrt@plt+0xb65c>
  40d074:	ldr	x0, [sp, #56]
  40d078:	ldr	x1, [x0, #16]
  40d07c:	ldrsw	x0, [sp, #76]
  40d080:	lsl	x0, x0, #3
  40d084:	add	x0, x1, x0
  40d088:	str	xzr, [x0]
  40d08c:	ldr	w0, [sp, #76]
  40d090:	add	w0, w0, #0x1
  40d094:	str	w0, [sp, #76]
  40d098:	b	40d068 <sqrt@plt+0xb628>
  40d09c:	ldr	x0, [sp, #56]
  40d0a0:	ldr	x19, [x0, #16]
  40d0a4:	ldr	x1, [sp, #40]
  40d0a8:	ldr	x0, [sp, #48]
  40d0ac:	bl	4100cc <sqrt@plt+0xe68c>
  40d0b0:	sxtw	x0, w0
  40d0b4:	lsl	x0, x0, #3
  40d0b8:	add	x0, x19, x0
  40d0bc:	str	x0, [sp, #64]
  40d0c0:	mov	x0, #0x20                  	// #32
  40d0c4:	bl	413cf0 <_Znwm@@Base>
  40d0c8:	mov	x19, x0
  40d0cc:	ldr	x0, [sp, #64]
  40d0d0:	ldr	x0, [x0]
  40d0d4:	mov	x4, x0
  40d0d8:	ldr	w3, [sp, #36]
  40d0dc:	ldr	x2, [sp, #40]
  40d0e0:	ldr	x1, [sp, #48]
  40d0e4:	mov	x0, x19
  40d0e8:	bl	40cfd0 <sqrt@plt+0xb590>
  40d0ec:	ldr	x0, [sp, #64]
  40d0f0:	str	x19, [x0]
  40d0f4:	nop
  40d0f8:	ldr	x19, [sp, #16]
  40d0fc:	ldp	x29, x30, [sp], #80
  40d100:	ret
  40d104:	stp	x29, x30, [sp, #-80]!
  40d108:	mov	x29, sp
  40d10c:	str	x19, [sp, #16]
  40d110:	str	x0, [sp, #56]
  40d114:	str	x1, [sp, #48]
  40d118:	str	x2, [sp, #40]
  40d11c:	str	w3, [sp, #36]
  40d120:	ldr	x0, [sp, #56]
  40d124:	ldr	x0, [x0, #16]
  40d128:	cmp	x0, #0x0
  40d12c:	b.eq	40d1b8 <sqrt@plt+0xb778>  // b.none
  40d130:	ldr	x0, [sp, #56]
  40d134:	ldr	x19, [x0, #16]
  40d138:	ldr	x1, [sp, #40]
  40d13c:	ldr	x0, [sp, #48]
  40d140:	bl	4100cc <sqrt@plt+0xe68c>
  40d144:	sxtw	x0, w0
  40d148:	lsl	x0, x0, #3
  40d14c:	add	x0, x19, x0
  40d150:	ldr	x0, [x0]
  40d154:	str	x0, [sp, #72]
  40d158:	ldr	x0, [sp, #72]
  40d15c:	cmp	x0, #0x0
  40d160:	b.eq	40d1b8 <sqrt@plt+0xb778>  // b.none
  40d164:	ldr	x0, [sp, #72]
  40d168:	ldr	x0, [x0]
  40d16c:	ldr	x1, [sp, #48]
  40d170:	cmp	x1, x0
  40d174:	b.ne	40d1a8 <sqrt@plt+0xb768>  // b.any
  40d178:	ldr	x0, [sp, #72]
  40d17c:	ldr	x0, [x0, #8]
  40d180:	ldr	x1, [sp, #40]
  40d184:	cmp	x1, x0
  40d188:	b.ne	40d1a8 <sqrt@plt+0xb768>  // b.any
  40d18c:	ldr	x0, [sp, #72]
  40d190:	ldr	w0, [x0, #16]
  40d194:	ldr	w2, [sp, #36]
  40d198:	mov	w1, w0
  40d19c:	ldr	x0, [sp, #56]
  40d1a0:	bl	410034 <sqrt@plt+0xe5f4>
  40d1a4:	b	40d1bc <sqrt@plt+0xb77c>
  40d1a8:	ldr	x0, [sp, #72]
  40d1ac:	ldr	x0, [x0, #24]
  40d1b0:	str	x0, [sp, #72]
  40d1b4:	b	40d158 <sqrt@plt+0xb718>
  40d1b8:	mov	w0, #0x0                   	// #0
  40d1bc:	ldr	x19, [sp, #16]
  40d1c0:	ldp	x29, x30, [sp], #80
  40d1c4:	ret
  40d1c8:	sub	sp, sp, #0x10
  40d1cc:	str	x0, [sp, #8]
  40d1d0:	str	w1, [sp, #4]
  40d1d4:	ldr	x0, [sp, #8]
  40d1d8:	ldr	w1, [x0, #8]
  40d1dc:	ldr	w0, [sp, #4]
  40d1e0:	and	w0, w1, w0
  40d1e4:	add	sp, sp, #0x10
  40d1e8:	ret
  40d1ec:	stp	x29, x30, [sp, #-48]!
  40d1f0:	mov	x29, sp
  40d1f4:	str	x0, [sp, #24]
  40d1f8:	str	x1, [sp, #16]
  40d1fc:	ldr	x0, [sp, #16]
  40d200:	bl	41001c <sqrt@plt+0xe5dc>
  40d204:	str	w0, [sp, #44]
  40d208:	ldr	w0, [sp, #44]
  40d20c:	mvn	w0, w0
  40d210:	lsr	w0, w0, #31
  40d214:	and	w0, w0, #0xff
  40d218:	mov	w3, w0
  40d21c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40d220:	add	x2, x0, #0xa58
  40d224:	mov	w1, #0x215                 	// #533
  40d228:	mov	w0, w3
  40d22c:	bl	409268 <sqrt@plt+0x7828>
  40d230:	ldr	x0, [sp, #24]
  40d234:	ldr	w0, [x0, #72]
  40d238:	ldr	w1, [sp, #44]
  40d23c:	cmp	w1, w0
  40d240:	b.ge	40d2a4 <sqrt@plt+0xb864>  // b.tcont
  40d244:	ldr	x0, [sp, #24]
  40d248:	ldr	x1, [x0, #64]
  40d24c:	ldrsw	x0, [sp, #44]
  40d250:	lsl	x0, x0, #2
  40d254:	add	x0, x1, x0
  40d258:	ldr	w0, [x0]
  40d25c:	cmp	w0, #0x0
  40d260:	b.lt	40d2a4 <sqrt@plt+0xb864>  // b.tstop
  40d264:	ldr	x0, [sp, #24]
  40d268:	ldr	x2, [x0, #80]
  40d26c:	ldr	x0, [sp, #24]
  40d270:	ldr	x1, [x0, #64]
  40d274:	ldrsw	x0, [sp, #44]
  40d278:	lsl	x0, x0, #2
  40d27c:	add	x0, x1, x0
  40d280:	ldr	w0, [x0]
  40d284:	sxtw	x1, w0
  40d288:	mov	x0, x1
  40d28c:	lsl	x0, x0, #2
  40d290:	add	x0, x0, x1
  40d294:	lsl	x0, x0, #3
  40d298:	add	x0, x2, x0
  40d29c:	ldrb	w0, [x0]
  40d2a0:	b	40d2c4 <sqrt@plt+0xb884>
  40d2a4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40d2a8:	add	x0, x0, #0x50
  40d2ac:	ldr	w0, [x0]
  40d2b0:	cmp	w0, #0x0
  40d2b4:	b.eq	40d2c0 <sqrt@plt+0xb880>  // b.none
  40d2b8:	mov	w0, #0x0                   	// #0
  40d2bc:	b	40d2c4 <sqrt@plt+0xb884>
  40d2c0:	bl	401960 <abort@plt>
  40d2c4:	ldp	x29, x30, [sp], #48
  40d2c8:	ret
  40d2cc:	stp	x29, x30, [sp, #-48]!
  40d2d0:	mov	x29, sp
  40d2d4:	str	x0, [sp, #24]
  40d2d8:	str	x1, [sp, #16]
  40d2dc:	ldr	x0, [sp, #16]
  40d2e0:	bl	41001c <sqrt@plt+0xe5dc>
  40d2e4:	str	w0, [sp, #44]
  40d2e8:	ldr	w0, [sp, #44]
  40d2ec:	mvn	w0, w0
  40d2f0:	lsr	w0, w0, #31
  40d2f4:	and	w0, w0, #0xff
  40d2f8:	mov	w3, w0
  40d2fc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40d300:	add	x2, x0, #0xa58
  40d304:	mov	w1, #0x224                 	// #548
  40d308:	mov	w0, w3
  40d30c:	bl	409268 <sqrt@plt+0x7828>
  40d310:	ldr	x0, [sp, #24]
  40d314:	ldr	w0, [x0, #72]
  40d318:	ldr	w1, [sp, #44]
  40d31c:	cmp	w1, w0
  40d320:	b.ge	40d384 <sqrt@plt+0xb944>  // b.tcont
  40d324:	ldr	x0, [sp, #24]
  40d328:	ldr	x1, [x0, #64]
  40d32c:	ldrsw	x0, [sp, #44]
  40d330:	lsl	x0, x0, #2
  40d334:	add	x0, x1, x0
  40d338:	ldr	w0, [x0]
  40d33c:	cmp	w0, #0x0
  40d340:	b.lt	40d384 <sqrt@plt+0xb944>  // b.tstop
  40d344:	ldr	x0, [sp, #24]
  40d348:	ldr	x2, [x0, #80]
  40d34c:	ldr	x0, [sp, #24]
  40d350:	ldr	x1, [x0, #64]
  40d354:	ldrsw	x0, [sp, #44]
  40d358:	lsl	x0, x0, #2
  40d35c:	add	x0, x1, x0
  40d360:	ldr	w0, [x0]
  40d364:	sxtw	x1, w0
  40d368:	mov	x0, x1
  40d36c:	lsl	x0, x0, #2
  40d370:	add	x0, x0, x1
  40d374:	lsl	x0, x0, #3
  40d378:	add	x0, x2, x0
  40d37c:	ldr	w0, [x0, #4]
  40d380:	b	40d3dc <sqrt@plt+0xb99c>
  40d384:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40d388:	add	x0, x0, #0x50
  40d38c:	ldr	w0, [x0]
  40d390:	cmp	w0, #0x0
  40d394:	b.eq	40d3d8 <sqrt@plt+0xb998>  // b.none
  40d398:	ldr	x0, [sp, #16]
  40d39c:	bl	40bad4 <sqrt@plt+0xa094>
  40d3a0:	str	w0, [sp, #40]
  40d3a4:	ldr	w0, [sp, #40]
  40d3a8:	cmp	w0, #0x0
  40d3ac:	b.lt	40d3b8 <sqrt@plt+0xb978>  // b.tstop
  40d3b0:	ldr	w0, [sp, #40]
  40d3b4:	b	40d3dc <sqrt@plt+0xb99c>
  40d3b8:	ldr	x0, [sp, #16]
  40d3bc:	bl	410004 <sqrt@plt+0xe5c4>
  40d3c0:	str	w0, [sp, #36]
  40d3c4:	ldr	w0, [sp, #36]
  40d3c8:	cmp	w0, #0x0
  40d3cc:	b.lt	40d3d8 <sqrt@plt+0xb998>  // b.tstop
  40d3d0:	ldr	w0, [sp, #36]
  40d3d4:	b	40d3dc <sqrt@plt+0xb99c>
  40d3d8:	bl	401960 <abort@plt>
  40d3dc:	ldp	x29, x30, [sp], #48
  40d3e0:	ret
  40d3e4:	sub	sp, sp, #0x10
  40d3e8:	str	x0, [sp, #8]
  40d3ec:	ldr	x0, [sp, #8]
  40d3f0:	ldr	x0, [x0, #32]
  40d3f4:	add	sp, sp, #0x10
  40d3f8:	ret
  40d3fc:	sub	sp, sp, #0x10
  40d400:	str	x0, [sp, #8]
  40d404:	ldr	x0, [sp, #8]
  40d408:	ldr	x0, [x0, #40]
  40d40c:	add	sp, sp, #0x10
  40d410:	ret
  40d414:	stp	x29, x30, [sp, #-48]!
  40d418:	mov	x29, sp
  40d41c:	str	x0, [sp, #24]
  40d420:	str	x1, [sp, #16]
  40d424:	ldr	x0, [sp, #16]
  40d428:	bl	41001c <sqrt@plt+0xe5dc>
  40d42c:	str	w0, [sp, #44]
  40d430:	ldr	w0, [sp, #44]
  40d434:	mvn	w0, w0
  40d438:	lsr	w0, w0, #31
  40d43c:	and	w0, w0, #0xff
  40d440:	mov	w3, w0
  40d444:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40d448:	add	x2, x0, #0xa58
  40d44c:	mov	w1, #0x245                 	// #581
  40d450:	mov	w0, w3
  40d454:	bl	409268 <sqrt@plt+0x7828>
  40d458:	ldr	x0, [sp, #24]
  40d45c:	ldr	w0, [x0, #72]
  40d460:	ldr	w1, [sp, #44]
  40d464:	cmp	w1, w0
  40d468:	b.ge	40d4cc <sqrt@plt+0xba8c>  // b.tcont
  40d46c:	ldr	x0, [sp, #24]
  40d470:	ldr	x1, [x0, #64]
  40d474:	ldrsw	x0, [sp, #44]
  40d478:	lsl	x0, x0, #2
  40d47c:	add	x0, x1, x0
  40d480:	ldr	w0, [x0]
  40d484:	cmp	w0, #0x0
  40d488:	b.lt	40d4cc <sqrt@plt+0xba8c>  // b.tstop
  40d48c:	ldr	x0, [sp, #24]
  40d490:	ldr	x2, [x0, #80]
  40d494:	ldr	x0, [sp, #24]
  40d498:	ldr	x1, [x0, #64]
  40d49c:	ldrsw	x0, [sp, #44]
  40d4a0:	lsl	x0, x0, #2
  40d4a4:	add	x0, x1, x0
  40d4a8:	ldr	w0, [x0]
  40d4ac:	sxtw	x1, w0
  40d4b0:	mov	x0, x1
  40d4b4:	lsl	x0, x0, #2
  40d4b8:	add	x0, x0, x1
  40d4bc:	lsl	x0, x0, #3
  40d4c0:	add	x0, x2, x0
  40d4c4:	ldr	x0, [x0, #32]
  40d4c8:	b	40d4ec <sqrt@plt+0xbaac>
  40d4cc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40d4d0:	add	x0, x0, #0x50
  40d4d4:	ldr	w0, [x0]
  40d4d8:	cmp	w0, #0x0
  40d4dc:	b.eq	40d4e8 <sqrt@plt+0xbaa8>  // b.none
  40d4e0:	mov	x0, #0x0                   	// #0
  40d4e4:	b	40d4ec <sqrt@plt+0xbaac>
  40d4e8:	bl	401960 <abort@plt>
  40d4ec:	ldp	x29, x30, [sp], #48
  40d4f0:	ret
  40d4f4:	sub	sp, sp, #0x10
  40d4f8:	str	x0, [sp, #8]
  40d4fc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40d500:	add	x0, x0, #0x58
  40d504:	ldr	x0, [x0]
  40d508:	add	sp, sp, #0x10
  40d50c:	ret
  40d510:	stp	x29, x30, [sp, #-64]!
  40d514:	mov	x29, sp
  40d518:	str	x0, [sp, #24]
  40d51c:	str	w1, [sp, #20]
  40d520:	ldr	x0, [sp, #24]
  40d524:	ldr	w0, [x0, #72]
  40d528:	cmp	w0, #0x0
  40d52c:	b.ne	40d5d8 <sqrt@plt+0xbb98>  // b.any
  40d530:	ldr	x0, [sp, #24]
  40d534:	mov	w1, #0x80                  	// #128
  40d538:	str	w1, [x0, #72]
  40d53c:	ldr	x0, [sp, #24]
  40d540:	ldr	w0, [x0, #72]
  40d544:	ldr	w1, [sp, #20]
  40d548:	cmp	w1, w0
  40d54c:	b.lt	40d560 <sqrt@plt+0xbb20>  // b.tstop
  40d550:	ldr	w0, [sp, #20]
  40d554:	add	w1, w0, #0xa
  40d558:	ldr	x0, [sp, #24]
  40d55c:	str	w1, [x0, #72]
  40d560:	ldr	x0, [sp, #24]
  40d564:	ldr	w0, [x0, #72]
  40d568:	sxtw	x0, w0
  40d56c:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  40d570:	cmp	x0, x1
  40d574:	b.hi	40d594 <sqrt@plt+0xbb54>  // b.pmore
  40d578:	lsl	x0, x0, #2
  40d57c:	bl	401680 <_Znam@plt>
  40d580:	mov	x1, x0
  40d584:	ldr	x0, [sp, #24]
  40d588:	str	x1, [x0, #64]
  40d58c:	str	wzr, [sp, #60]
  40d590:	b	40d598 <sqrt@plt+0xbb58>
  40d594:	bl	4018f0 <__cxa_throw_bad_array_new_length@plt>
  40d598:	ldr	x0, [sp, #24]
  40d59c:	ldr	w0, [x0, #72]
  40d5a0:	ldr	w1, [sp, #60]
  40d5a4:	cmp	w1, w0
  40d5a8:	b.ge	40d6d8 <sqrt@plt+0xbc98>  // b.tcont
  40d5ac:	ldr	x0, [sp, #24]
  40d5b0:	ldr	x1, [x0, #64]
  40d5b4:	ldrsw	x0, [sp, #60]
  40d5b8:	lsl	x0, x0, #2
  40d5bc:	add	x0, x1, x0
  40d5c0:	mov	w1, #0xffffffff            	// #-1
  40d5c4:	str	w1, [x0]
  40d5c8:	ldr	w0, [sp, #60]
  40d5cc:	add	w0, w0, #0x1
  40d5d0:	str	w0, [sp, #60]
  40d5d4:	b	40d598 <sqrt@plt+0xbb58>
  40d5d8:	ldr	x0, [sp, #24]
  40d5dc:	ldr	w0, [x0, #72]
  40d5e0:	str	w0, [sp, #52]
  40d5e4:	ldr	x0, [sp, #24]
  40d5e8:	ldr	w0, [x0, #72]
  40d5ec:	lsl	w1, w0, #1
  40d5f0:	ldr	x0, [sp, #24]
  40d5f4:	str	w1, [x0, #72]
  40d5f8:	ldr	x0, [sp, #24]
  40d5fc:	ldr	w0, [x0, #72]
  40d600:	ldr	w1, [sp, #20]
  40d604:	cmp	w1, w0
  40d608:	b.lt	40d61c <sqrt@plt+0xbbdc>  // b.tstop
  40d60c:	ldr	w0, [sp, #20]
  40d610:	add	w1, w0, #0xa
  40d614:	ldr	x0, [sp, #24]
  40d618:	str	w1, [x0, #72]
  40d61c:	ldr	x0, [sp, #24]
  40d620:	ldr	x0, [x0, #64]
  40d624:	str	x0, [sp, #40]
  40d628:	ldr	x0, [sp, #24]
  40d62c:	ldr	w0, [x0, #72]
  40d630:	sxtw	x0, w0
  40d634:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  40d638:	cmp	x0, x1
  40d63c:	b.hi	40d680 <sqrt@plt+0xbc40>  // b.pmore
  40d640:	lsl	x0, x0, #2
  40d644:	bl	401680 <_Znam@plt>
  40d648:	mov	x1, x0
  40d64c:	ldr	x0, [sp, #24]
  40d650:	str	x1, [x0, #64]
  40d654:	ldr	x0, [sp, #24]
  40d658:	ldr	x3, [x0, #64]
  40d65c:	ldrsw	x0, [sp, #52]
  40d660:	lsl	x0, x0, #2
  40d664:	mov	x2, x0
  40d668:	ldr	x1, [sp, #40]
  40d66c:	mov	x0, x3
  40d670:	bl	4016a0 <memcpy@plt>
  40d674:	ldr	w0, [sp, #52]
  40d678:	str	w0, [sp, #56]
  40d67c:	b	40d684 <sqrt@plt+0xbc44>
  40d680:	bl	4018f0 <__cxa_throw_bad_array_new_length@plt>
  40d684:	ldr	x0, [sp, #24]
  40d688:	ldr	w0, [x0, #72]
  40d68c:	ldr	w1, [sp, #56]
  40d690:	cmp	w1, w0
  40d694:	b.ge	40d6c4 <sqrt@plt+0xbc84>  // b.tcont
  40d698:	ldr	x0, [sp, #24]
  40d69c:	ldr	x1, [x0, #64]
  40d6a0:	ldrsw	x0, [sp, #56]
  40d6a4:	lsl	x0, x0, #2
  40d6a8:	add	x0, x1, x0
  40d6ac:	mov	w1, #0xffffffff            	// #-1
  40d6b0:	str	w1, [x0]
  40d6b4:	ldr	w0, [sp, #56]
  40d6b8:	add	w0, w0, #0x1
  40d6bc:	str	w0, [sp, #56]
  40d6c0:	b	40d684 <sqrt@plt+0xbc44>
  40d6c4:	ldr	x0, [sp, #40]
  40d6c8:	cmp	x0, #0x0
  40d6cc:	b.eq	40d6d8 <sqrt@plt+0xbc98>  // b.none
  40d6d0:	ldr	x0, [sp, #40]
  40d6d4:	bl	4018b0 <_ZdaPv@plt>
  40d6d8:	nop
  40d6dc:	ldp	x29, x30, [sp], #64
  40d6e0:	ret
  40d6e4:	stp	x29, x30, [sp, #-48]!
  40d6e8:	mov	x29, sp
  40d6ec:	str	x0, [sp, #24]
  40d6f0:	ldr	x0, [sp, #24]
  40d6f4:	ldr	x0, [x0, #80]
  40d6f8:	cmp	x0, #0x0
  40d6fc:	b.ne	40d748 <sqrt@plt+0xbd08>  // b.any
  40d700:	ldr	x0, [sp, #24]
  40d704:	mov	w1, #0x10                  	// #16
  40d708:	str	w1, [x0, #92]
  40d70c:	mov	x1, #0x10                  	// #16
  40d710:	mov	x0, #0x3333333333333333    	// #3689348814741910323
  40d714:	movk	x0, #0x333, lsl #48
  40d718:	cmp	x1, x0
  40d71c:	b.hi	40d744 <sqrt@plt+0xbd04>  // b.pmore
  40d720:	mov	x0, x1
  40d724:	lsl	x0, x0, #2
  40d728:	add	x0, x0, x1
  40d72c:	lsl	x0, x0, #3
  40d730:	bl	401680 <_Znam@plt>
  40d734:	mov	x1, x0
  40d738:	ldr	x0, [sp, #24]
  40d73c:	str	x1, [x0, #80]
  40d740:	b	40d7f8 <sqrt@plt+0xbdb8>
  40d744:	bl	4018f0 <__cxa_throw_bad_array_new_length@plt>
  40d748:	ldr	x0, [sp, #24]
  40d74c:	ldr	w0, [x0, #92]
  40d750:	str	w0, [sp, #44]
  40d754:	ldr	x0, [sp, #24]
  40d758:	ldr	w0, [x0, #92]
  40d75c:	lsl	w1, w0, #1
  40d760:	ldr	x0, [sp, #24]
  40d764:	str	w1, [x0, #92]
  40d768:	ldr	x0, [sp, #24]
  40d76c:	ldr	x0, [x0, #80]
  40d770:	str	x0, [sp, #32]
  40d774:	ldr	x0, [sp, #24]
  40d778:	ldr	w0, [x0, #92]
  40d77c:	sxtw	x1, w0
  40d780:	mov	x0, #0x3333333333333333    	// #3689348814741910323
  40d784:	movk	x0, #0x333, lsl #48
  40d788:	cmp	x1, x0
  40d78c:	b.hi	40d7ec <sqrt@plt+0xbdac>  // b.pmore
  40d790:	mov	x0, x1
  40d794:	lsl	x0, x0, #2
  40d798:	add	x0, x0, x1
  40d79c:	lsl	x0, x0, #3
  40d7a0:	bl	401680 <_Znam@plt>
  40d7a4:	mov	x1, x0
  40d7a8:	ldr	x0, [sp, #24]
  40d7ac:	str	x1, [x0, #80]
  40d7b0:	ldr	x0, [sp, #24]
  40d7b4:	ldr	x3, [x0, #80]
  40d7b8:	ldrsw	x1, [sp, #44]
  40d7bc:	mov	x0, x1
  40d7c0:	lsl	x0, x0, #2
  40d7c4:	add	x0, x0, x1
  40d7c8:	lsl	x0, x0, #3
  40d7cc:	mov	x2, x0
  40d7d0:	ldr	x1, [sp, #32]
  40d7d4:	mov	x0, x3
  40d7d8:	bl	4016a0 <memcpy@plt>
  40d7dc:	ldr	x0, [sp, #32]
  40d7e0:	cmp	x0, #0x0
  40d7e4:	b.eq	40d7f8 <sqrt@plt+0xbdb8>  // b.none
  40d7e8:	b	40d7f0 <sqrt@plt+0xbdb0>
  40d7ec:	bl	4018f0 <__cxa_throw_bad_array_new_length@plt>
  40d7f0:	ldr	x0, [sp, #32]
  40d7f4:	bl	4018b0 <_ZdaPv@plt>
  40d7f8:	nop
  40d7fc:	ldp	x29, x30, [sp], #48
  40d800:	ret
  40d804:	stp	x29, x30, [sp, #-64]!
  40d808:	mov	x29, sp
  40d80c:	str	x0, [sp, #24]
  40d810:	ldr	x0, [sp, #24]
  40d814:	ldr	w0, [x0, #72]
  40d818:	sub	w0, w0, #0x1
  40d81c:	str	w0, [sp, #60]
  40d820:	ldr	w0, [sp, #60]
  40d824:	cmp	w0, #0x0
  40d828:	b.lt	40d860 <sqrt@plt+0xbe20>  // b.tstop
  40d82c:	ldr	x0, [sp, #24]
  40d830:	ldr	x1, [x0, #64]
  40d834:	ldrsw	x0, [sp, #60]
  40d838:	lsl	x0, x0, #2
  40d83c:	add	x0, x1, x0
  40d840:	ldr	w0, [x0]
  40d844:	cmp	w0, #0x0
  40d848:	b.ge	40d85c <sqrt@plt+0xbe1c>  // b.tcont
  40d84c:	ldr	w0, [sp, #60]
  40d850:	sub	w0, w0, #0x1
  40d854:	str	w0, [sp, #60]
  40d858:	b	40d820 <sqrt@plt+0xbde0>
  40d85c:	nop
  40d860:	ldr	w0, [sp, #60]
  40d864:	add	w0, w0, #0x1
  40d868:	str	w0, [sp, #60]
  40d86c:	ldr	x0, [sp, #24]
  40d870:	ldr	w0, [x0, #72]
  40d874:	ldr	w1, [sp, #60]
  40d878:	cmp	w1, w0
  40d87c:	b.ge	40d8f8 <sqrt@plt+0xbeb8>  // b.tcont
  40d880:	ldr	x0, [sp, #24]
  40d884:	ldr	x0, [x0, #64]
  40d888:	str	x0, [sp, #48]
  40d88c:	ldrsw	x0, [sp, #60]
  40d890:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  40d894:	cmp	x0, x1
  40d898:	b.hi	40d8e0 <sqrt@plt+0xbea0>  // b.pmore
  40d89c:	lsl	x0, x0, #2
  40d8a0:	bl	401680 <_Znam@plt>
  40d8a4:	mov	x1, x0
  40d8a8:	ldr	x0, [sp, #24]
  40d8ac:	str	x1, [x0, #64]
  40d8b0:	ldr	x0, [sp, #24]
  40d8b4:	ldr	x3, [x0, #64]
  40d8b8:	ldrsw	x0, [sp, #60]
  40d8bc:	lsl	x0, x0, #2
  40d8c0:	mov	x2, x0
  40d8c4:	ldr	x1, [sp, #48]
  40d8c8:	mov	x0, x3
  40d8cc:	bl	4016a0 <memcpy@plt>
  40d8d0:	ldr	x0, [sp, #48]
  40d8d4:	cmp	x0, #0x0
  40d8d8:	b.eq	40d8ec <sqrt@plt+0xbeac>  // b.none
  40d8dc:	b	40d8e4 <sqrt@plt+0xbea4>
  40d8e0:	bl	4018f0 <__cxa_throw_bad_array_new_length@plt>
  40d8e4:	ldr	x0, [sp, #48]
  40d8e8:	bl	4018b0 <_ZdaPv@plt>
  40d8ec:	ldr	x0, [sp, #24]
  40d8f0:	ldr	w1, [sp, #60]
  40d8f4:	str	w1, [x0, #72]
  40d8f8:	ldr	x0, [sp, #24]
  40d8fc:	ldr	w1, [x0, #88]
  40d900:	ldr	x0, [sp, #24]
  40d904:	ldr	w0, [x0, #92]
  40d908:	cmp	w1, w0
  40d90c:	b.ge	40d9b8 <sqrt@plt+0xbf78>  // b.tcont
  40d910:	ldr	x0, [sp, #24]
  40d914:	ldr	x0, [x0, #80]
  40d918:	str	x0, [sp, #40]
  40d91c:	ldr	x0, [sp, #24]
  40d920:	ldr	w0, [x0, #88]
  40d924:	sxtw	x1, w0
  40d928:	mov	x0, #0x3333333333333333    	// #3689348814741910323
  40d92c:	movk	x0, #0x333, lsl #48
  40d930:	cmp	x1, x0
  40d934:	b.hi	40d99c <sqrt@plt+0xbf5c>  // b.pmore
  40d938:	mov	x0, x1
  40d93c:	lsl	x0, x0, #2
  40d940:	add	x0, x0, x1
  40d944:	lsl	x0, x0, #3
  40d948:	bl	401680 <_Znam@plt>
  40d94c:	mov	x1, x0
  40d950:	ldr	x0, [sp, #24]
  40d954:	str	x1, [x0, #80]
  40d958:	ldr	x0, [sp, #24]
  40d95c:	ldr	x3, [x0, #80]
  40d960:	ldr	x0, [sp, #24]
  40d964:	ldr	w0, [x0, #88]
  40d968:	sxtw	x1, w0
  40d96c:	mov	x0, x1
  40d970:	lsl	x0, x0, #2
  40d974:	add	x0, x0, x1
  40d978:	lsl	x0, x0, #3
  40d97c:	mov	x2, x0
  40d980:	ldr	x1, [sp, #40]
  40d984:	mov	x0, x3
  40d988:	bl	4016a0 <memcpy@plt>
  40d98c:	ldr	x0, [sp, #40]
  40d990:	cmp	x0, #0x0
  40d994:	b.eq	40d9a8 <sqrt@plt+0xbf68>  // b.none
  40d998:	b	40d9a0 <sqrt@plt+0xbf60>
  40d99c:	bl	4018f0 <__cxa_throw_bad_array_new_length@plt>
  40d9a0:	ldr	x0, [sp, #40]
  40d9a4:	bl	4018b0 <_ZdaPv@plt>
  40d9a8:	ldr	x0, [sp, #24]
  40d9ac:	ldr	w1, [x0, #88]
  40d9b0:	ldr	x0, [sp, #24]
  40d9b4:	str	w1, [x0, #92]
  40d9b8:	nop
  40d9bc:	ldp	x29, x30, [sp], #64
  40d9c0:	ret
  40d9c4:	stp	x29, x30, [sp, #-64]!
  40d9c8:	mov	x29, sp
  40d9cc:	str	x0, [sp, #40]
  40d9d0:	str	x1, [sp, #32]
  40d9d4:	str	x2, [sp, #24]
  40d9d8:	ldr	x0, [sp, #32]
  40d9dc:	bl	41001c <sqrt@plt+0xe5dc>
  40d9e0:	str	w0, [sp, #60]
  40d9e4:	ldr	w0, [sp, #60]
  40d9e8:	mvn	w0, w0
  40d9ec:	lsr	w0, w0, #31
  40d9f0:	and	w0, w0, #0xff
  40d9f4:	mov	w3, w0
  40d9f8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40d9fc:	add	x2, x0, #0xa58
  40da00:	mov	w1, #0x296                 	// #662
  40da04:	mov	w0, w3
  40da08:	bl	409268 <sqrt@plt+0x7828>
  40da0c:	ldr	x0, [sp, #40]
  40da10:	ldr	w0, [x0, #72]
  40da14:	ldr	w1, [sp, #60]
  40da18:	cmp	w1, w0
  40da1c:	b.lt	40da2c <sqrt@plt+0xbfec>  // b.tstop
  40da20:	ldr	w1, [sp, #60]
  40da24:	ldr	x0, [sp, #40]
  40da28:	bl	40d510 <sqrt@plt+0xbad0>
  40da2c:	ldr	x0, [sp, #40]
  40da30:	ldr	w0, [x0, #72]
  40da34:	ldr	w1, [sp, #60]
  40da38:	cmp	w1, w0
  40da3c:	cset	w0, lt  // lt = tstop
  40da40:	and	w0, w0, #0xff
  40da44:	mov	w3, w0
  40da48:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40da4c:	add	x2, x0, #0xa58
  40da50:	mov	w1, #0x299                 	// #665
  40da54:	mov	w0, w3
  40da58:	bl	409268 <sqrt@plt+0x7828>
  40da5c:	ldr	x0, [sp, #40]
  40da60:	ldr	w0, [x0, #88]
  40da64:	add	w1, w0, #0x1
  40da68:	ldr	x0, [sp, #40]
  40da6c:	ldr	w0, [x0, #92]
  40da70:	cmp	w1, w0
  40da74:	b.lt	40da80 <sqrt@plt+0xc040>  // b.tstop
  40da78:	ldr	x0, [sp, #40]
  40da7c:	bl	40d6e4 <sqrt@plt+0xbca4>
  40da80:	ldr	x0, [sp, #40]
  40da84:	ldr	w0, [x0, #88]
  40da88:	add	w1, w0, #0x1
  40da8c:	ldr	x0, [sp, #40]
  40da90:	ldr	w0, [x0, #92]
  40da94:	cmp	w1, w0
  40da98:	cset	w0, lt  // lt = tstop
  40da9c:	and	w0, w0, #0xff
  40daa0:	mov	w3, w0
  40daa4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40daa8:	add	x2, x0, #0xa58
  40daac:	mov	w1, #0x29c                 	// #668
  40dab0:	mov	w0, w3
  40dab4:	bl	409268 <sqrt@plt+0x7828>
  40dab8:	ldr	x0, [sp, #40]
  40dabc:	ldr	x1, [x0, #64]
  40dac0:	ldrsw	x0, [sp, #60]
  40dac4:	lsl	x0, x0, #2
  40dac8:	add	x0, x1, x0
  40dacc:	ldr	x1, [sp, #40]
  40dad0:	ldr	w1, [x1, #88]
  40dad4:	str	w1, [x0]
  40dad8:	ldr	x0, [sp, #40]
  40dadc:	ldr	x2, [x0, #80]
  40dae0:	ldr	x0, [sp, #40]
  40dae4:	ldr	w0, [x0, #88]
  40dae8:	add	w3, w0, #0x1
  40daec:	ldr	x1, [sp, #40]
  40daf0:	str	w3, [x1, #88]
  40daf4:	sxtw	x1, w0
  40daf8:	mov	x0, x1
  40dafc:	lsl	x0, x0, #2
  40db00:	add	x0, x0, x1
  40db04:	lsl	x0, x0, #3
  40db08:	add	x0, x2, x0
  40db0c:	ldr	x1, [sp, #24]
  40db10:	ldp	x2, x3, [x1]
  40db14:	stp	x2, x3, [x0]
  40db18:	ldp	x2, x3, [x1, #16]
  40db1c:	stp	x2, x3, [x0, #16]
  40db20:	ldr	x1, [x1, #32]
  40db24:	str	x1, [x0, #32]
  40db28:	nop
  40db2c:	ldp	x29, x30, [sp], #64
  40db30:	ret
  40db34:	stp	x29, x30, [sp, #-64]!
  40db38:	mov	x29, sp
  40db3c:	str	x0, [sp, #40]
  40db40:	str	x1, [sp, #32]
  40db44:	str	x2, [sp, #24]
  40db48:	ldr	x0, [sp, #32]
  40db4c:	bl	41001c <sqrt@plt+0xe5dc>
  40db50:	str	w0, [sp, #60]
  40db54:	ldr	x0, [sp, #24]
  40db58:	bl	41001c <sqrt@plt+0xe5dc>
  40db5c:	str	w0, [sp, #56]
  40db60:	ldr	w0, [sp, #60]
  40db64:	cmp	w0, #0x0
  40db68:	b.lt	40db94 <sqrt@plt+0xc154>  // b.tstop
  40db6c:	ldr	w0, [sp, #56]
  40db70:	cmp	w0, #0x0
  40db74:	b.lt	40db94 <sqrt@plt+0xc154>  // b.tstop
  40db78:	ldr	x0, [sp, #40]
  40db7c:	ldr	w0, [x0, #72]
  40db80:	ldr	w1, [sp, #56]
  40db84:	cmp	w1, w0
  40db88:	b.ge	40db94 <sqrt@plt+0xc154>  // b.tcont
  40db8c:	mov	w0, #0x1                   	// #1
  40db90:	b	40db98 <sqrt@plt+0xc158>
  40db94:	mov	w0, #0x0                   	// #0
  40db98:	mov	w3, w0
  40db9c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40dba0:	add	x2, x0, #0xa58
  40dba4:	mov	w1, #0x2a5                 	// #677
  40dba8:	mov	w0, w3
  40dbac:	bl	409268 <sqrt@plt+0x7828>
  40dbb0:	ldr	x0, [sp, #40]
  40dbb4:	ldr	w0, [x0, #72]
  40dbb8:	ldr	w1, [sp, #60]
  40dbbc:	cmp	w1, w0
  40dbc0:	b.lt	40dbd0 <sqrt@plt+0xc190>  // b.tstop
  40dbc4:	ldr	w1, [sp, #60]
  40dbc8:	ldr	x0, [sp, #40]
  40dbcc:	bl	40d510 <sqrt@plt+0xbad0>
  40dbd0:	ldr	x0, [sp, #40]
  40dbd4:	ldr	x1, [x0, #64]
  40dbd8:	ldrsw	x0, [sp, #56]
  40dbdc:	lsl	x0, x0, #2
  40dbe0:	add	x1, x1, x0
  40dbe4:	ldr	x0, [sp, #40]
  40dbe8:	ldr	x2, [x0, #64]
  40dbec:	ldrsw	x0, [sp, #60]
  40dbf0:	lsl	x0, x0, #2
  40dbf4:	add	x0, x2, x0
  40dbf8:	ldr	w1, [x1]
  40dbfc:	str	w1, [x0]
  40dc00:	nop
  40dc04:	ldp	x29, x30, [sp], #64
  40dc08:	ret
  40dc0c:	stp	x29, x30, [sp, #-80]!
  40dc10:	mov	x29, sp
  40dc14:	stp	x19, x20, [sp, #16]
  40dc18:	str	x0, [sp, #56]
  40dc1c:	str	x1, [sp, #48]
  40dc20:	str	w2, [sp, #44]
  40dc24:	mov	x0, #0x68                  	// #104
  40dc28:	bl	413cf0 <_Znwm@@Base>
  40dc2c:	mov	x19, x0
  40dc30:	ldr	x1, [sp, #56]
  40dc34:	mov	x0, x19
  40dc38:	bl	40bd64 <sqrt@plt+0xa324>
  40dc3c:	str	x19, [sp, #72]
  40dc40:	ldr	w2, [sp, #44]
  40dc44:	ldr	x1, [sp, #48]
  40dc48:	ldr	x0, [sp, #72]
  40dc4c:	bl	40e064 <sqrt@plt+0xc624>
  40dc50:	cmp	w0, #0x0
  40dc54:	cset	w0, eq  // eq = none
  40dc58:	and	w0, w0, #0xff
  40dc5c:	cmp	w0, #0x0
  40dc60:	b.eq	40dc88 <sqrt@plt+0xc248>  // b.none
  40dc64:	ldr	x0, [sp, #72]
  40dc68:	cmp	x0, #0x0
  40dc6c:	b.eq	40dc80 <sqrt@plt+0xc240>  // b.none
  40dc70:	ldr	x1, [x0]
  40dc74:	add	x1, x1, #0x8
  40dc78:	ldr	x1, [x1]
  40dc7c:	blr	x1
  40dc80:	mov	x0, #0x0                   	// #0
  40dc84:	b	40dca8 <sqrt@plt+0xc268>
  40dc88:	ldr	x0, [sp, #72]
  40dc8c:	b	40dca8 <sqrt@plt+0xc268>
  40dc90:	mov	x20, x0
  40dc94:	mov	x1, #0x68                  	// #104
  40dc98:	mov	x0, x19
  40dc9c:	bl	413dac <_ZdlPvm@@Base>
  40dca0:	mov	x0, x20
  40dca4:	bl	4019d0 <_Unwind_Resume@plt>
  40dca8:	ldp	x19, x20, [sp, #16]
  40dcac:	ldp	x29, x30, [sp], #80
  40dcb0:	ret
  40dcb4:	stp	x29, x30, [sp, #-48]!
  40dcb8:	mov	x29, sp
  40dcbc:	str	x0, [sp, #24]
  40dcc0:	ldr	x0, [sp, #24]
  40dcc4:	cmp	x0, #0x0
  40dcc8:	b.ne	40dcd4 <sqrt@plt+0xc294>  // b.any
  40dccc:	mov	x0, #0x0                   	// #0
  40dcd0:	b	40dd84 <sqrt@plt+0xc344>
  40dcd4:	ldr	x0, [sp, #24]
  40dcd8:	ldrb	w0, [x0]
  40dcdc:	mov	w1, w0
  40dce0:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40dce4:	add	x0, x0, #0x9f0
  40dce8:	bl	40a824 <sqrt@plt+0x8de4>
  40dcec:	cmp	w0, #0x0
  40dcf0:	cset	w0, ne  // ne = any
  40dcf4:	and	w0, w0, #0xff
  40dcf8:	cmp	w0, #0x0
  40dcfc:	b.eq	40dd10 <sqrt@plt+0xc2d0>  // b.none
  40dd00:	ldr	x0, [sp, #24]
  40dd04:	add	x0, x0, #0x1
  40dd08:	str	x0, [sp, #24]
  40dd0c:	b	40dcd4 <sqrt@plt+0xc294>
  40dd10:	mov	w1, #0x0                   	// #0
  40dd14:	ldr	x0, [sp, #24]
  40dd18:	bl	401770 <strchr@plt>
  40dd1c:	str	x0, [sp, #40]
  40dd20:	ldr	x1, [sp, #40]
  40dd24:	ldr	x0, [sp, #24]
  40dd28:	cmp	x1, x0
  40dd2c:	b.ls	40dd5c <sqrt@plt+0xc31c>  // b.plast
  40dd30:	ldr	x0, [sp, #40]
  40dd34:	sub	x0, x0, #0x1
  40dd38:	ldrb	w0, [x0]
  40dd3c:	mov	w1, w0
  40dd40:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40dd44:	add	x0, x0, #0x9f0
  40dd48:	bl	40a824 <sqrt@plt+0x8de4>
  40dd4c:	cmp	w0, #0x0
  40dd50:	b.eq	40dd5c <sqrt@plt+0xc31c>  // b.none
  40dd54:	mov	w0, #0x1                   	// #1
  40dd58:	b	40dd60 <sqrt@plt+0xc320>
  40dd5c:	mov	w0, #0x0                   	// #0
  40dd60:	cmp	w0, #0x0
  40dd64:	b.eq	40dd78 <sqrt@plt+0xc338>  // b.none
  40dd68:	ldr	x0, [sp, #40]
  40dd6c:	sub	x0, x0, #0x1
  40dd70:	str	x0, [sp, #40]
  40dd74:	b	40dd20 <sqrt@plt+0xc2e0>
  40dd78:	ldr	x0, [sp, #40]
  40dd7c:	strb	wzr, [x0]
  40dd80:	ldr	x0, [sp, #24]
  40dd84:	ldp	x29, x30, [sp], #48
  40dd88:	ret
  40dd8c:	stp	x29, x30, [sp, #-368]!
  40dd90:	mov	x29, sp
  40dd94:	str	x0, [sp, #40]
  40dd98:	str	x1, [sp, #32]
  40dd9c:	str	x2, [sp, #24]
  40dda0:	str	x3, [sp, #16]
  40dda4:	ldr	x0, [sp, #40]
  40dda8:	str	x0, [sp, #360]
  40ddac:	mov	w0, #0x1                   	// #1
  40ddb0:	str	w0, [sp, #356]
  40ddb4:	ldr	x0, [sp, #360]
  40ddb8:	ldrb	w0, [x0]
  40ddbc:	mov	w1, w0
  40ddc0:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ddc4:	add	x0, x0, #0x7f0
  40ddc8:	bl	40a824 <sqrt@plt+0x8de4>
  40ddcc:	cmp	w0, #0x0
  40ddd0:	cset	w0, ne  // ne = any
  40ddd4:	and	w0, w0, #0xff
  40ddd8:	cmp	w0, #0x0
  40dddc:	b.eq	40dec0 <sqrt@plt+0xc480>  // b.none
  40dde0:	add	x3, sp, #0x130
  40dde4:	add	x2, sp, #0x140
  40dde8:	add	x1, sp, #0x138
  40ddec:	add	x0, sp, #0x148
  40ddf0:	mov	x5, x3
  40ddf4:	mov	x4, x2
  40ddf8:	mov	x3, x1
  40ddfc:	mov	x2, x0
  40de00:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40de04:	add	x1, x0, #0xa78
  40de08:	ldr	x0, [sp, #360]
  40de0c:	bl	401850 <__isoc99_sscanf@plt>
  40de10:	cmp	w0, #0x4
  40de14:	b.ne	40de60 <sqrt@plt+0xc420>  // b.any
  40de18:	ldr	d0, [sp, #328]
  40de1c:	fcmpe	d0, #0.0
  40de20:	b.le	40de60 <sqrt@plt+0xc420>
  40de24:	ldr	d0, [sp, #320]
  40de28:	fcmpe	d0, #0.0
  40de2c:	b.le	40de60 <sqrt@plt+0xc420>
  40de30:	ldrb	w1, [sp, #312]
  40de34:	add	x0, sp, #0x148
  40de38:	bl	40c310 <sqrt@plt+0xa8d0>
  40de3c:	cmp	w0, #0x0
  40de40:	b.eq	40de60 <sqrt@plt+0xc420>  // b.none
  40de44:	ldrb	w1, [sp, #304]
  40de48:	add	x0, sp, #0x140
  40de4c:	bl	40c310 <sqrt@plt+0xa8d0>
  40de50:	cmp	w0, #0x0
  40de54:	b.eq	40de60 <sqrt@plt+0xc420>  // b.none
  40de58:	mov	w0, #0x1                   	// #1
  40de5c:	b	40de64 <sqrt@plt+0xc424>
  40de60:	mov	w0, #0x0                   	// #0
  40de64:	cmp	w0, #0x0
  40de68:	b.eq	40e058 <sqrt@plt+0xc618>  // b.none
  40de6c:	ldr	x0, [sp, #24]
  40de70:	cmp	x0, #0x0
  40de74:	b.eq	40de84 <sqrt@plt+0xc444>  // b.none
  40de78:	ldr	d0, [sp, #328]
  40de7c:	ldr	x0, [sp, #24]
  40de80:	str	d0, [x0]
  40de84:	ldr	x0, [sp, #16]
  40de88:	cmp	x0, #0x0
  40de8c:	b.eq	40de9c <sqrt@plt+0xc45c>  // b.none
  40de90:	ldr	d0, [sp, #320]
  40de94:	ldr	x0, [sp, #16]
  40de98:	str	d0, [x0]
  40de9c:	ldr	x0, [sp, #32]
  40dea0:	cmp	x0, #0x0
  40dea4:	b.eq	40deb8 <sqrt@plt+0xc478>  // b.none
  40dea8:	ldr	x0, [sp, #32]
  40deac:	adrp	x1, 416000 <_ZdlPvm@@Base+0x2254>
  40deb0:	add	x1, x1, #0xa90
  40deb4:	str	x1, [x0]
  40deb8:	mov	w0, #0x1                   	// #1
  40debc:	b	40e05c <sqrt@plt+0xc61c>
  40dec0:	str	wzr, [sp, #352]
  40dec4:	ldr	w0, [sp, #352]
  40dec8:	cmp	w0, #0x28
  40decc:	b.gt	40dfc4 <sqrt@plt+0xc584>
  40ded0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  40ded4:	add	x2, x0, #0x140
  40ded8:	ldrsw	x1, [sp, #352]
  40dedc:	mov	x0, x1
  40dee0:	lsl	x0, x0, #1
  40dee4:	add	x0, x0, x1
  40dee8:	lsl	x0, x0, #3
  40deec:	add	x0, x2, x0
  40def0:	ldr	x0, [x0]
  40def4:	ldr	x1, [sp, #360]
  40def8:	bl	401980 <strcasecmp@plt>
  40defc:	cmp	w0, #0x0
  40df00:	b.ne	40dfb4 <sqrt@plt+0xc574>  // b.any
  40df04:	ldr	x0, [sp, #24]
  40df08:	cmp	x0, #0x0
  40df0c:	b.eq	40df3c <sqrt@plt+0xc4fc>  // b.none
  40df10:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  40df14:	add	x2, x0, #0x140
  40df18:	ldrsw	x1, [sp, #352]
  40df1c:	mov	x0, x1
  40df20:	lsl	x0, x0, #1
  40df24:	add	x0, x0, x1
  40df28:	lsl	x0, x0, #3
  40df2c:	add	x0, x2, x0
  40df30:	ldr	d0, [x0, #8]
  40df34:	ldr	x0, [sp, #24]
  40df38:	str	d0, [x0]
  40df3c:	ldr	x0, [sp, #16]
  40df40:	cmp	x0, #0x0
  40df44:	b.eq	40df74 <sqrt@plt+0xc534>  // b.none
  40df48:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  40df4c:	add	x2, x0, #0x140
  40df50:	ldrsw	x1, [sp, #352]
  40df54:	mov	x0, x1
  40df58:	lsl	x0, x0, #1
  40df5c:	add	x0, x0, x1
  40df60:	lsl	x0, x0, #3
  40df64:	add	x0, x2, x0
  40df68:	ldr	d0, [x0, #16]
  40df6c:	ldr	x0, [sp, #16]
  40df70:	str	d0, [x0]
  40df74:	ldr	x0, [sp, #32]
  40df78:	cmp	x0, #0x0
  40df7c:	b.eq	40dfac <sqrt@plt+0xc56c>  // b.none
  40df80:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  40df84:	add	x2, x0, #0x140
  40df88:	ldrsw	x1, [sp, #352]
  40df8c:	mov	x0, x1
  40df90:	lsl	x0, x0, #1
  40df94:	add	x0, x0, x1
  40df98:	lsl	x0, x0, #3
  40df9c:	add	x0, x2, x0
  40dfa0:	ldr	x1, [x0]
  40dfa4:	ldr	x0, [sp, #32]
  40dfa8:	str	x1, [x0]
  40dfac:	mov	w0, #0x1                   	// #1
  40dfb0:	b	40e05c <sqrt@plt+0xc61c>
  40dfb4:	ldr	w0, [sp, #352]
  40dfb8:	add	w0, w0, #0x1
  40dfbc:	str	w0, [sp, #352]
  40dfc0:	b	40dec4 <sqrt@plt+0xc484>
  40dfc4:	ldr	w0, [sp, #356]
  40dfc8:	cmp	w0, #0x0
  40dfcc:	b.eq	40e058 <sqrt@plt+0xc618>  // b.none
  40dfd0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40dfd4:	add	x1, x0, #0xa98
  40dfd8:	ldr	x0, [sp, #40]
  40dfdc:	bl	4018e0 <fopen@plt>
  40dfe0:	str	x0, [sp, #344]
  40dfe4:	ldr	x0, [sp, #344]
  40dfe8:	cmp	x0, #0x0
  40dfec:	b.eq	40e058 <sqrt@plt+0xc618>  // b.none
  40dff0:	add	x0, sp, #0x30
  40dff4:	ldr	x2, [sp, #344]
  40dff8:	mov	w1, #0xfe                  	// #254
  40dffc:	bl	401910 <fgets@plt>
  40e000:	ldr	x0, [sp, #344]
  40e004:	bl	401730 <fclose@plt>
  40e008:	str	wzr, [sp, #356]
  40e00c:	add	x0, sp, #0x30
  40e010:	mov	w1, #0x0                   	// #0
  40e014:	bl	401770 <strchr@plt>
  40e018:	str	x0, [sp, #336]
  40e01c:	ldr	x0, [sp, #336]
  40e020:	sub	x0, x0, #0x1
  40e024:	str	x0, [sp, #336]
  40e028:	ldr	x0, [sp, #336]
  40e02c:	ldrb	w0, [x0]
  40e030:	cmp	w0, #0xa
  40e034:	cset	w0, eq  // eq = none
  40e038:	and	w0, w0, #0xff
  40e03c:	cmp	w0, #0x0
  40e040:	b.eq	40e04c <sqrt@plt+0xc60c>  // b.none
  40e044:	ldr	x0, [sp, #336]
  40e048:	strb	wzr, [x0]
  40e04c:	add	x0, sp, #0x30
  40e050:	str	x0, [sp, #360]
  40e054:	b	40ddb4 <sqrt@plt+0xc374>
  40e058:	mov	w0, #0x0                   	// #0
  40e05c:	ldp	x29, x30, [sp], #368
  40e060:	ret
  40e064:	stp	x29, x30, [sp, #-496]!
  40e068:	mov	x29, sp
  40e06c:	str	x19, [sp, #16]
  40e070:	str	x0, [sp, #56]
  40e074:	str	x1, [sp, #48]
  40e078:	str	w2, [sp, #44]
  40e07c:	ldr	x0, [sp, #56]
  40e080:	ldr	x2, [x0, #32]
  40e084:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40e088:	add	x1, x0, #0xaa0
  40e08c:	mov	x0, x2
  40e090:	bl	401900 <strcmp@plt>
  40e094:	cmp	w0, #0x0
  40e098:	b.ne	40e0e4 <sqrt@plt+0xc6a4>  // b.any
  40e09c:	ldr	x0, [sp, #48]
  40e0a0:	cmp	x0, #0x0
  40e0a4:	b.eq	40e0b8 <sqrt@plt+0xc678>  // b.none
  40e0a8:	ldr	x0, [sp, #48]
  40e0ac:	mov	w1, #0x1                   	// #1
  40e0b0:	str	w1, [x0]
  40e0b4:	b	40e0dc <sqrt@plt+0xc69c>
  40e0b8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40e0bc:	add	x3, x0, #0x0
  40e0c0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40e0c4:	add	x2, x0, #0x0
  40e0c8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40e0cc:	add	x1, x0, #0x0
  40e0d0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40e0d4:	add	x0, x0, #0xaa8
  40e0d8:	bl	40b5a0 <sqrt@plt+0x9b60>
  40e0dc:	mov	w19, #0x0                   	// #0
  40e0e0:	b	40ef60 <sqrt@plt+0xd520>
  40e0e4:	ldr	x0, [sp, #56]
  40e0e8:	ldr	x0, [x0, #32]
  40e0ec:	add	x1, sp, #0xb8
  40e0f0:	bl	410168 <sqrt@plt+0xe728>
  40e0f4:	str	x0, [sp, #456]
  40e0f8:	ldr	x0, [sp, #456]
  40e0fc:	cmp	x0, #0x0
  40e100:	cset	w0, eq  // eq = none
  40e104:	and	w0, w0, #0xff
  40e108:	cmp	w0, #0x0
  40e10c:	b.eq	40e164 <sqrt@plt+0xc724>  // b.none
  40e110:	ldr	x0, [sp, #48]
  40e114:	cmp	x0, #0x0
  40e118:	b.eq	40e12c <sqrt@plt+0xc6ec>  // b.none
  40e11c:	ldr	x0, [sp, #48]
  40e120:	mov	w1, #0x1                   	// #1
  40e124:	str	w1, [x0]
  40e128:	b	40e15c <sqrt@plt+0xc71c>
  40e12c:	ldr	x0, [sp, #56]
  40e130:	ldr	x1, [x0, #32]
  40e134:	add	x0, sp, #0xc0
  40e138:	bl	40ae10 <sqrt@plt+0x93d0>
  40e13c:	add	x1, sp, #0xc0
  40e140:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40e144:	add	x3, x0, #0x0
  40e148:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40e14c:	add	x2, x0, #0x0
  40e150:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40e154:	add	x0, x0, #0xad0
  40e158:	bl	40b5a0 <sqrt@plt+0x9b60>
  40e15c:	mov	w19, #0x0                   	// #0
  40e160:	b	40ef60 <sqrt@plt+0xd520>
  40e164:	ldr	x1, [sp, #184]
  40e168:	add	x0, sp, #0x90
  40e16c:	mov	x2, x1
  40e170:	ldr	x1, [sp, #456]
  40e174:	bl	40b754 <sqrt@plt+0x9d14>
  40e178:	mov	w0, #0x1                   	// #1
  40e17c:	str	w0, [sp, #168]
  40e180:	ldr	w0, [sp, #44]
  40e184:	str	w0, [sp, #172]
  40e188:	add	x0, sp, #0x90
  40e18c:	bl	40b810 <sqrt@plt+0x9dd0>
  40e190:	cmp	w0, #0x0
  40e194:	cset	w0, eq  // eq = none
  40e198:	and	w0, w0, #0xff
  40e19c:	cmp	w0, #0x0
  40e1a0:	b.eq	40e1ac <sqrt@plt+0xc76c>  // b.none
  40e1a4:	str	xzr, [sp, #488]
  40e1a8:	b	40e650 <sqrt@plt+0xcc10>
  40e1ac:	ldr	x2, [sp, #176]
  40e1b0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40e1b4:	add	x1, x0, #0xa18
  40e1b8:	mov	x0, x2
  40e1bc:	bl	4017a0 <strtok@plt>
  40e1c0:	str	x0, [sp, #488]
  40e1c4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40e1c8:	add	x1, x0, #0xaf0
  40e1cc:	ldr	x0, [sp, #488]
  40e1d0:	bl	401900 <strcmp@plt>
  40e1d4:	cmp	w0, #0x0
  40e1d8:	b.eq	40e188 <sqrt@plt+0xc748>  // b.none
  40e1dc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40e1e0:	add	x1, x0, #0xaf8
  40e1e4:	ldr	x0, [sp, #488]
  40e1e8:	bl	401900 <strcmp@plt>
  40e1ec:	cmp	w0, #0x0
  40e1f0:	b.ne	40e298 <sqrt@plt+0xc858>  // b.any
  40e1f4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40e1f8:	add	x1, x0, #0xa18
  40e1fc:	mov	x0, #0x0                   	// #0
  40e200:	bl	4017a0 <strtok@plt>
  40e204:	str	x0, [sp, #488]
  40e208:	ldr	x0, [sp, #488]
  40e20c:	cmp	x0, #0x0
  40e210:	b.eq	40e240 <sqrt@plt+0xc800>  // b.none
  40e214:	add	x0, sp, #0x8c
  40e218:	mov	x2, x0
  40e21c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40e220:	add	x1, x0, #0xb08
  40e224:	ldr	x0, [sp, #488]
  40e228:	bl	401850 <__isoc99_sscanf@plt>
  40e22c:	cmp	w0, #0x1
  40e230:	b.ne	40e240 <sqrt@plt+0xc800>  // b.any
  40e234:	ldr	w0, [sp, #140]
  40e238:	cmp	w0, #0x0
  40e23c:	b.gt	40e248 <sqrt@plt+0xc808>
  40e240:	mov	w0, #0x1                   	// #1
  40e244:	b	40e24c <sqrt@plt+0xc80c>
  40e248:	mov	w0, #0x0                   	// #0
  40e24c:	cmp	w0, #0x0
  40e250:	b.eq	40e288 <sqrt@plt+0xc848>  // b.none
  40e254:	add	x5, sp, #0x90
  40e258:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40e25c:	add	x4, x0, #0x0
  40e260:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40e264:	add	x3, x0, #0x0
  40e268:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40e26c:	add	x2, x0, #0x0
  40e270:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40e274:	add	x1, x0, #0xb10
  40e278:	mov	x0, x5
  40e27c:	bl	40ba70 <sqrt@plt+0xa030>
  40e280:	mov	w19, #0x0                   	// #0
  40e284:	b	40ef58 <sqrt@plt+0xd518>
  40e288:	ldr	w1, [sp, #140]
  40e28c:	ldr	x0, [sp, #56]
  40e290:	str	w1, [x0, #24]
  40e294:	b	40e188 <sqrt@plt+0xc748>
  40e298:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40e29c:	add	x1, x0, #0xb38
  40e2a0:	ldr	x0, [sp, #488]
  40e2a4:	bl	401900 <strcmp@plt>
  40e2a8:	cmp	w0, #0x0
  40e2ac:	b.ne	40e384 <sqrt@plt+0xc944>  // b.any
  40e2b0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40e2b4:	add	x1, x0, #0xa18
  40e2b8:	mov	x0, #0x0                   	// #0
  40e2bc:	bl	4017a0 <strtok@plt>
  40e2c0:	str	x0, [sp, #488]
  40e2c4:	ldr	x0, [sp, #488]
  40e2c8:	cmp	x0, #0x0
  40e2cc:	b.eq	40e320 <sqrt@plt+0xc8e0>  // b.none
  40e2d0:	add	x0, sp, #0x80
  40e2d4:	mov	x2, x0
  40e2d8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40e2dc:	add	x1, x0, #0xb40
  40e2e0:	ldr	x0, [sp, #488]
  40e2e4:	bl	401850 <__isoc99_sscanf@plt>
  40e2e8:	cmp	w0, #0x1
  40e2ec:	b.ne	40e320 <sqrt@plt+0xc8e0>  // b.any
  40e2f0:	ldr	d0, [sp, #128]
  40e2f4:	mov	x0, #0x800000000000        	// #140737488355328
  40e2f8:	movk	x0, #0x4056, lsl #48
  40e2fc:	fmov	d1, x0
  40e300:	fcmpe	d0, d1
  40e304:	b.ge	40e320 <sqrt@plt+0xc8e0>  // b.tcont
  40e308:	ldr	d0, [sp, #128]
  40e30c:	mov	x0, #0x800000000000        	// #140737488355328
  40e310:	movk	x0, #0xc056, lsl #48
  40e314:	fmov	d1, x0
  40e318:	fcmpe	d0, d1
  40e31c:	b.hi	40e328 <sqrt@plt+0xc8e8>  // b.pmore
  40e320:	mov	w0, #0x1                   	// #1
  40e324:	b	40e32c <sqrt@plt+0xc8ec>
  40e328:	mov	w0, #0x0                   	// #0
  40e32c:	cmp	w0, #0x0
  40e330:	b.eq	40e374 <sqrt@plt+0xc934>  // b.none
  40e334:	add	x0, sp, #0xd0
  40e338:	ldr	x1, [sp, #488]
  40e33c:	bl	40ae10 <sqrt@plt+0x93d0>
  40e340:	add	x1, sp, #0xd0
  40e344:	add	x5, sp, #0x90
  40e348:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40e34c:	add	x4, x0, #0x0
  40e350:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40e354:	add	x3, x0, #0x0
  40e358:	mov	x2, x1
  40e35c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40e360:	add	x1, x0, #0xb48
  40e364:	mov	x0, x5
  40e368:	bl	40ba70 <sqrt@plt+0xa030>
  40e36c:	mov	w19, #0x0                   	// #0
  40e370:	b	40ef58 <sqrt@plt+0xd518>
  40e374:	ldr	d0, [sp, #128]
  40e378:	ldr	x0, [sp, #56]
  40e37c:	str	d0, [x0, #48]
  40e380:	b	40e188 <sqrt@plt+0xc748>
  40e384:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40e388:	add	x1, x0, #0xb70
  40e38c:	ldr	x0, [sp, #488]
  40e390:	bl	401900 <strcmp@plt>
  40e394:	cmp	w0, #0x0
  40e398:	b.ne	40e504 <sqrt@plt+0xcac4>  // b.any
  40e39c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40e3a0:	add	x1, x0, #0xa18
  40e3a4:	mov	x0, #0x0                   	// #0
  40e3a8:	bl	4017a0 <strtok@plt>
  40e3ac:	str	x0, [sp, #488]
  40e3b0:	ldr	x0, [sp, #488]
  40e3b4:	cmp	x0, #0x0
  40e3b8:	b.eq	40e188 <sqrt@plt+0xc748>  // b.none
  40e3bc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40e3c0:	add	x1, x0, #0xb80
  40e3c4:	ldr	x0, [sp, #488]
  40e3c8:	bl	401900 <strcmp@plt>
  40e3cc:	cmp	w0, #0x0
  40e3d0:	b.eq	40e188 <sqrt@plt+0xc748>  // b.none
  40e3d4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40e3d8:	add	x1, x0, #0xb88
  40e3dc:	ldr	x0, [sp, #488]
  40e3e0:	bl	401900 <strcmp@plt>
  40e3e4:	cmp	w0, #0x0
  40e3e8:	b.ne	40e404 <sqrt@plt+0xc9c4>  // b.any
  40e3ec:	ldr	x0, [sp, #56]
  40e3f0:	ldr	w0, [x0, #8]
  40e3f4:	orr	w1, w0, #0x1
  40e3f8:	ldr	x0, [sp, #56]
  40e3fc:	str	w1, [x0, #8]
  40e400:	b	40e39c <sqrt@plt+0xc95c>
  40e404:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40e408:	add	x1, x0, #0xb90
  40e40c:	ldr	x0, [sp, #488]
  40e410:	bl	401900 <strcmp@plt>
  40e414:	cmp	w0, #0x0
  40e418:	b.ne	40e434 <sqrt@plt+0xc9f4>  // b.any
  40e41c:	ldr	x0, [sp, #56]
  40e420:	ldr	w0, [x0, #8]
  40e424:	orr	w1, w0, #0x2
  40e428:	ldr	x0, [sp, #56]
  40e42c:	str	w1, [x0, #8]
  40e430:	b	40e39c <sqrt@plt+0xc95c>
  40e434:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40e438:	add	x1, x0, #0xb98
  40e43c:	ldr	x0, [sp, #488]
  40e440:	bl	401900 <strcmp@plt>
  40e444:	cmp	w0, #0x0
  40e448:	b.ne	40e464 <sqrt@plt+0xca24>  // b.any
  40e44c:	ldr	x0, [sp, #56]
  40e450:	ldr	w0, [x0, #8]
  40e454:	orr	w1, w0, #0x4
  40e458:	ldr	x0, [sp, #56]
  40e45c:	str	w1, [x0, #8]
  40e460:	b	40e39c <sqrt@plt+0xc95c>
  40e464:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40e468:	add	x1, x0, #0xba0
  40e46c:	ldr	x0, [sp, #488]
  40e470:	bl	401900 <strcmp@plt>
  40e474:	cmp	w0, #0x0
  40e478:	b.ne	40e494 <sqrt@plt+0xca54>  // b.any
  40e47c:	ldr	x0, [sp, #56]
  40e480:	ldr	w0, [x0, #8]
  40e484:	orr	w1, w0, #0x8
  40e488:	ldr	x0, [sp, #56]
  40e48c:	str	w1, [x0, #8]
  40e490:	b	40e39c <sqrt@plt+0xc95c>
  40e494:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40e498:	add	x1, x0, #0xba8
  40e49c:	ldr	x0, [sp, #488]
  40e4a0:	bl	401900 <strcmp@plt>
  40e4a4:	cmp	w0, #0x0
  40e4a8:	b.ne	40e4c4 <sqrt@plt+0xca84>  // b.any
  40e4ac:	ldr	x0, [sp, #56]
  40e4b0:	ldr	w0, [x0, #8]
  40e4b4:	orr	w1, w0, #0x10
  40e4b8:	ldr	x0, [sp, #56]
  40e4bc:	str	w1, [x0, #8]
  40e4c0:	b	40e39c <sqrt@plt+0xc95c>
  40e4c4:	add	x0, sp, #0xe0
  40e4c8:	ldr	x1, [sp, #488]
  40e4cc:	bl	40ae10 <sqrt@plt+0x93d0>
  40e4d0:	add	x1, sp, #0xe0
  40e4d4:	add	x5, sp, #0x90
  40e4d8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40e4dc:	add	x4, x0, #0x0
  40e4e0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40e4e4:	add	x3, x0, #0x0
  40e4e8:	mov	x2, x1
  40e4ec:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40e4f0:	add	x1, x0, #0xbb0
  40e4f4:	mov	x0, x5
  40e4f8:	bl	40ba70 <sqrt@plt+0xa030>
  40e4fc:	mov	w19, #0x0                   	// #0
  40e500:	b	40ef58 <sqrt@plt+0xd518>
  40e504:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40e508:	add	x1, x0, #0xbd0
  40e50c:	ldr	x0, [sp, #488]
  40e510:	bl	401900 <strcmp@plt>
  40e514:	cmp	w0, #0x0
  40e518:	b.ne	40e5a0 <sqrt@plt+0xcb60>  // b.any
  40e51c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40e520:	add	x1, x0, #0xa18
  40e524:	mov	x0, #0x0                   	// #0
  40e528:	bl	4017a0 <strtok@plt>
  40e52c:	str	x0, [sp, #488]
  40e530:	ldr	x0, [sp, #488]
  40e534:	cmp	x0, #0x0
  40e538:	b.ne	40e570 <sqrt@plt+0xcb30>  // b.any
  40e53c:	add	x5, sp, #0x90
  40e540:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40e544:	add	x4, x0, #0x0
  40e548:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40e54c:	add	x3, x0, #0x0
  40e550:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40e554:	add	x2, x0, #0x0
  40e558:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40e55c:	add	x1, x0, #0xbe0
  40e560:	mov	x0, x5
  40e564:	bl	40ba70 <sqrt@plt+0xa030>
  40e568:	mov	w19, #0x0                   	// #0
  40e56c:	b	40ef58 <sqrt@plt+0xd518>
  40e570:	ldr	x0, [sp, #488]
  40e574:	bl	4016e0 <strlen@plt>
  40e578:	add	x0, x0, #0x1
  40e57c:	bl	401680 <_Znam@plt>
  40e580:	mov	x1, x0
  40e584:	ldr	x0, [sp, #56]
  40e588:	str	x1, [x0, #40]
  40e58c:	ldr	x0, [sp, #56]
  40e590:	ldr	x0, [x0, #40]
  40e594:	ldr	x1, [sp, #488]
  40e598:	bl	401790 <strcpy@plt>
  40e59c:	b	40e188 <sqrt@plt+0xc748>
  40e5a0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40e5a4:	add	x1, x0, #0xc10
  40e5a8:	ldr	x0, [sp, #488]
  40e5ac:	bl	401900 <strcmp@plt>
  40e5b0:	cmp	w0, #0x0
  40e5b4:	b.ne	40e5c8 <sqrt@plt+0xcb88>  // b.any
  40e5b8:	ldr	x0, [sp, #56]
  40e5bc:	mov	w1, #0x1                   	// #1
  40e5c0:	str	w1, [x0, #28]
  40e5c4:	b	40e188 <sqrt@plt+0xc748>
  40e5c8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40e5cc:	add	x1, x0, #0xc18
  40e5d0:	ldr	x0, [sp, #488]
  40e5d4:	bl	401900 <strcmp@plt>
  40e5d8:	cmp	w0, #0x0
  40e5dc:	b.eq	40e650 <sqrt@plt+0xcc10>  // b.none
  40e5e0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40e5e4:	add	x1, x0, #0xc28
  40e5e8:	ldr	x0, [sp, #488]
  40e5ec:	bl	401900 <strcmp@plt>
  40e5f0:	cmp	w0, #0x0
  40e5f4:	b.eq	40e650 <sqrt@plt+0xcc10>  // b.none
  40e5f8:	ldr	x0, [sp, #488]
  40e5fc:	str	x0, [sp, #448]
  40e600:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40e604:	add	x1, x0, #0xc30
  40e608:	mov	x0, #0x0                   	// #0
  40e60c:	bl	4017a0 <strtok@plt>
  40e610:	str	x0, [sp, #488]
  40e614:	ldr	x0, [sp, #56]
  40e618:	ldr	x0, [x0]
  40e61c:	add	x0, x0, #0x10
  40e620:	ldr	x19, [x0]
  40e624:	ldr	x0, [sp, #488]
  40e628:	bl	40dcb4 <sqrt@plt+0xc274>
  40e62c:	mov	x2, x0
  40e630:	ldr	x0, [sp, #152]
  40e634:	ldr	w1, [sp, #160]
  40e638:	mov	w4, w1
  40e63c:	mov	x3, x0
  40e640:	ldr	x1, [sp, #448]
  40e644:	ldr	x0, [sp, #56]
  40e648:	blr	x19
  40e64c:	b	40e188 <sqrt@plt+0xc748>
  40e650:	str	wzr, [sp, #484]
  40e654:	ldr	x0, [sp, #488]
  40e658:	cmp	x0, #0x0
  40e65c:	b.ne	40e6a8 <sqrt@plt+0xcc68>  // b.any
  40e660:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40e664:	add	x0, x0, #0x50
  40e668:	ldr	w0, [x0]
  40e66c:	cmp	w0, #0x0
  40e670:	b.ne	40ee40 <sqrt@plt+0xd400>  // b.any
  40e674:	add	x5, sp, #0x90
  40e678:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40e67c:	add	x4, x0, #0x0
  40e680:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40e684:	add	x3, x0, #0x0
  40e688:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40e68c:	add	x2, x0, #0x0
  40e690:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40e694:	add	x1, x0, #0xc38
  40e698:	mov	x0, x5
  40e69c:	bl	40ba70 <sqrt@plt+0xa030>
  40e6a0:	mov	w19, #0x0                   	// #0
  40e6a4:	b	40ef58 <sqrt@plt+0xd518>
  40e6a8:	ldr	x0, [sp, #488]
  40e6ac:	str	x0, [sp, #472]
  40e6b0:	str	wzr, [sp, #168]
  40e6b4:	ldr	x0, [sp, #472]
  40e6b8:	cmp	x0, #0x0
  40e6bc:	b.eq	40ee38 <sqrt@plt+0xd3f8>  // b.none
  40e6c0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40e6c4:	add	x1, x0, #0xc18
  40e6c8:	ldr	x0, [sp, #472]
  40e6cc:	bl	401900 <strcmp@plt>
  40e6d0:	cmp	w0, #0x0
  40e6d4:	b.ne	40e85c <sqrt@plt+0xce1c>  // b.any
  40e6d8:	ldr	w0, [sp, #44]
  40e6dc:	cmp	w0, #0x0
  40e6e0:	b.eq	40e6ec <sqrt@plt+0xccac>  // b.none
  40e6e4:	mov	w19, #0x1                   	// #1
  40e6e8:	b	40ef58 <sqrt@plt+0xd518>
  40e6ec:	add	x0, sp, #0x90
  40e6f0:	bl	40b810 <sqrt@plt+0x9dd0>
  40e6f4:	cmp	w0, #0x0
  40e6f8:	cset	w0, eq  // eq = none
  40e6fc:	and	w0, w0, #0xff
  40e700:	cmp	w0, #0x0
  40e704:	b.eq	40e710 <sqrt@plt+0xccd0>  // b.none
  40e708:	str	xzr, [sp, #472]
  40e70c:	b	40ee34 <sqrt@plt+0xd3f4>
  40e710:	ldr	x2, [sp, #176]
  40e714:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40e718:	add	x1, x0, #0xa18
  40e71c:	mov	x0, x2
  40e720:	bl	4017a0 <strtok@plt>
  40e724:	str	x0, [sp, #408]
  40e728:	ldr	x0, [sp, #408]
  40e72c:	cmp	x0, #0x0
  40e730:	b.eq	40e854 <sqrt@plt+0xce14>  // b.none
  40e734:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40e738:	add	x1, x0, #0xa18
  40e73c:	mov	x0, #0x0                   	// #0
  40e740:	bl	4017a0 <strtok@plt>
  40e744:	str	x0, [sp, #400]
  40e748:	ldr	x0, [sp, #400]
  40e74c:	cmp	x0, #0x0
  40e750:	b.ne	40e760 <sqrt@plt+0xcd20>  // b.any
  40e754:	ldr	x0, [sp, #408]
  40e758:	str	x0, [sp, #472]
  40e75c:	b	40ee34 <sqrt@plt+0xd3f4>
  40e760:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40e764:	add	x1, x0, #0xa18
  40e768:	mov	x0, #0x0                   	// #0
  40e76c:	bl	4017a0 <strtok@plt>
  40e770:	str	x0, [sp, #488]
  40e774:	ldr	x0, [sp, #488]
  40e778:	cmp	x0, #0x0
  40e77c:	b.ne	40e7b4 <sqrt@plt+0xcd74>  // b.any
  40e780:	add	x5, sp, #0x90
  40e784:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40e788:	add	x4, x0, #0x0
  40e78c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40e790:	add	x3, x0, #0x0
  40e794:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40e798:	add	x2, x0, #0x0
  40e79c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40e7a0:	add	x1, x0, #0xc50
  40e7a4:	mov	x0, x5
  40e7a8:	bl	40ba70 <sqrt@plt+0xa030>
  40e7ac:	mov	w19, #0x0                   	// #0
  40e7b0:	b	40ef58 <sqrt@plt+0xd518>
  40e7b4:	add	x0, sp, #0x7c
  40e7b8:	mov	x2, x0
  40e7bc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40e7c0:	add	x1, x0, #0xb08
  40e7c4:	ldr	x0, [sp, #488]
  40e7c8:	bl	401850 <__isoc99_sscanf@plt>
  40e7cc:	cmp	w0, #0x1
  40e7d0:	cset	w0, ne  // ne = any
  40e7d4:	and	w0, w0, #0xff
  40e7d8:	cmp	w0, #0x0
  40e7dc:	b.eq	40e820 <sqrt@plt+0xcde0>  // b.none
  40e7e0:	add	x0, sp, #0xf0
  40e7e4:	ldr	x1, [sp, #488]
  40e7e8:	bl	40ae10 <sqrt@plt+0x93d0>
  40e7ec:	add	x1, sp, #0xf0
  40e7f0:	add	x5, sp, #0x90
  40e7f4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40e7f8:	add	x4, x0, #0x0
  40e7fc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40e800:	add	x3, x0, #0x0
  40e804:	mov	x2, x1
  40e808:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40e80c:	add	x1, x0, #0xc68
  40e810:	mov	x0, x5
  40e814:	bl	40ba70 <sqrt@plt+0xa030>
  40e818:	mov	w19, #0x0                   	// #0
  40e81c:	b	40ef58 <sqrt@plt+0xd518>
  40e820:	ldr	x0, [sp, #408]
  40e824:	bl	4138fc <sqrt@plt+0x11ebc>
  40e828:	str	x0, [sp, #392]
  40e82c:	ldr	x0, [sp, #400]
  40e830:	bl	4138fc <sqrt@plt+0x11ebc>
  40e834:	str	x0, [sp, #384]
  40e838:	ldr	w0, [sp, #124]
  40e83c:	mov	w3, w0
  40e840:	ldr	x2, [sp, #384]
  40e844:	ldr	x1, [sp, #392]
  40e848:	ldr	x0, [sp, #56]
  40e84c:	bl	40d024 <sqrt@plt+0xb5e4>
  40e850:	b	40e6ec <sqrt@plt+0xccac>
  40e854:	nop
  40e858:	b	40e6ec <sqrt@plt+0xccac>
  40e85c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40e860:	add	x1, x0, #0xc28
  40e864:	ldr	x0, [sp, #472]
  40e868:	bl	401900 <strcmp@plt>
  40e86c:	cmp	w0, #0x0
  40e870:	b.ne	40edf4 <sqrt@plt+0xd3b4>  // b.any
  40e874:	ldr	w0, [sp, #44]
  40e878:	cmp	w0, #0x0
  40e87c:	b.eq	40e888 <sqrt@plt+0xce48>  // b.none
  40e880:	mov	w19, #0x1                   	// #1
  40e884:	b	40ef58 <sqrt@plt+0xd518>
  40e888:	mov	w0, #0x1                   	// #1
  40e88c:	str	w0, [sp, #484]
  40e890:	str	xzr, [sp, #464]
  40e894:	add	x0, sp, #0x90
  40e898:	bl	40b810 <sqrt@plt+0x9dd0>
  40e89c:	cmp	w0, #0x0
  40e8a0:	cset	w0, eq  // eq = none
  40e8a4:	and	w0, w0, #0xff
  40e8a8:	cmp	w0, #0x0
  40e8ac:	b.eq	40e8b8 <sqrt@plt+0xce78>  // b.none
  40e8b0:	str	xzr, [sp, #472]
  40e8b4:	b	40edb4 <sqrt@plt+0xd374>
  40e8b8:	ldr	x2, [sp, #176]
  40e8bc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40e8c0:	add	x1, x0, #0xa18
  40e8c4:	mov	x0, x2
  40e8c8:	bl	4017a0 <strtok@plt>
  40e8cc:	str	x0, [sp, #440]
  40e8d0:	ldr	x0, [sp, #440]
  40e8d4:	cmp	x0, #0x0
  40e8d8:	b.eq	40edac <sqrt@plt+0xd36c>  // b.none
  40e8dc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40e8e0:	add	x1, x0, #0xa18
  40e8e4:	mov	x0, #0x0                   	// #0
  40e8e8:	bl	4017a0 <strtok@plt>
  40e8ec:	str	x0, [sp, #488]
  40e8f0:	ldr	x0, [sp, #488]
  40e8f4:	cmp	x0, #0x0
  40e8f8:	b.ne	40e908 <sqrt@plt+0xcec8>  // b.any
  40e8fc:	ldr	x0, [sp, #440]
  40e900:	str	x0, [sp, #472]
  40e904:	b	40edb4 <sqrt@plt+0xd374>
  40e908:	ldr	x0, [sp, #488]
  40e90c:	ldrb	w0, [x0]
  40e910:	cmp	w0, #0x22
  40e914:	b.ne	40e9c4 <sqrt@plt+0xcf84>  // b.any
  40e918:	ldr	x0, [sp, #464]
  40e91c:	cmp	x0, #0x0
  40e920:	b.ne	40e958 <sqrt@plt+0xcf18>  // b.any
  40e924:	add	x5, sp, #0x90
  40e928:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40e92c:	add	x4, x0, #0x0
  40e930:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40e934:	add	x3, x0, #0x0
  40e938:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40e93c:	add	x2, x0, #0x0
  40e940:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40e944:	add	x1, x0, #0xc80
  40e948:	mov	x0, x5
  40e94c:	bl	40ba70 <sqrt@plt+0xa030>
  40e950:	mov	w19, #0x0                   	// #0
  40e954:	b	40ef58 <sqrt@plt+0xd518>
  40e958:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40e95c:	add	x1, x0, #0xca8
  40e960:	ldr	x0, [sp, #440]
  40e964:	bl	401900 <strcmp@plt>
  40e968:	cmp	w0, #0x0
  40e96c:	b.ne	40e9a4 <sqrt@plt+0xcf64>  // b.any
  40e970:	add	x5, sp, #0x90
  40e974:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40e978:	add	x4, x0, #0x0
  40e97c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40e980:	add	x3, x0, #0x0
  40e984:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40e988:	add	x2, x0, #0x0
  40e98c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40e990:	add	x1, x0, #0xcb0
  40e994:	mov	x0, x5
  40e998:	bl	40ba70 <sqrt@plt+0xa030>
  40e99c:	mov	w19, #0x0                   	// #0
  40e9a0:	b	40ef58 <sqrt@plt+0xd518>
  40e9a4:	ldr	x0, [sp, #440]
  40e9a8:	bl	4138fc <sqrt@plt+0x11ebc>
  40e9ac:	str	x0, [sp, #416]
  40e9b0:	ldr	x2, [sp, #464]
  40e9b4:	ldr	x1, [sp, #416]
  40e9b8:	ldr	x0, [sp, #56]
  40e9bc:	bl	40db34 <sqrt@plt+0xc0f4>
  40e9c0:	b	40edb0 <sqrt@plt+0xd370>
  40e9c4:	str	wzr, [sp, #84]
  40e9c8:	str	wzr, [sp, #88]
  40e9cc:	str	wzr, [sp, #92]
  40e9d0:	str	wzr, [sp, #96]
  40e9d4:	str	wzr, [sp, #100]
  40e9d8:	add	x0, sp, #0x48
  40e9dc:	add	x5, x0, #0x1c
  40e9e0:	add	x0, sp, #0x48
  40e9e4:	add	x4, x0, #0x14
  40e9e8:	add	x0, sp, #0x48
  40e9ec:	add	x3, x0, #0x18
  40e9f0:	add	x0, sp, #0x48
  40e9f4:	add	x2, x0, #0x10
  40e9f8:	add	x0, sp, #0x48
  40e9fc:	add	x1, x0, #0xc
  40ea00:	add	x0, sp, #0x48
  40ea04:	add	x0, x0, #0x8
  40ea08:	mov	x7, x5
  40ea0c:	mov	x6, x4
  40ea10:	mov	x5, x3
  40ea14:	mov	x4, x2
  40ea18:	mov	x3, x1
  40ea1c:	mov	x2, x0
  40ea20:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40ea24:	add	x1, x0, #0xcd8
  40ea28:	ldr	x0, [sp, #488]
  40ea2c:	bl	401850 <__isoc99_sscanf@plt>
  40ea30:	str	w0, [sp, #436]
  40ea34:	ldr	w0, [sp, #436]
  40ea38:	cmp	w0, #0x0
  40ea3c:	b.gt	40ea80 <sqrt@plt+0xd040>
  40ea40:	add	x0, sp, #0x100
  40ea44:	ldr	x1, [sp, #440]
  40ea48:	bl	40ae10 <sqrt@plt+0x93d0>
  40ea4c:	add	x1, sp, #0x100
  40ea50:	add	x5, sp, #0x90
  40ea54:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40ea58:	add	x4, x0, #0x0
  40ea5c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40ea60:	add	x3, x0, #0x0
  40ea64:	mov	x2, x1
  40ea68:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40ea6c:	add	x1, x0, #0xcf0
  40ea70:	mov	x0, x5
  40ea74:	bl	40ba70 <sqrt@plt+0xa030>
  40ea78:	mov	w19, #0x0                   	// #0
  40ea7c:	b	40ef58 <sqrt@plt+0xd518>
  40ea80:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40ea84:	add	x1, x0, #0xa18
  40ea88:	mov	x0, #0x0                   	// #0
  40ea8c:	bl	4017a0 <strtok@plt>
  40ea90:	str	x0, [sp, #488]
  40ea94:	ldr	x0, [sp, #488]
  40ea98:	cmp	x0, #0x0
  40ea9c:	b.ne	40eae0 <sqrt@plt+0xd0a0>  // b.any
  40eaa0:	add	x0, sp, #0x110
  40eaa4:	ldr	x1, [sp, #440]
  40eaa8:	bl	40ae10 <sqrt@plt+0x93d0>
  40eaac:	add	x1, sp, #0x110
  40eab0:	add	x5, sp, #0x90
  40eab4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40eab8:	add	x4, x0, #0x0
  40eabc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40eac0:	add	x3, x0, #0x0
  40eac4:	mov	x2, x1
  40eac8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40eacc:	add	x1, x0, #0xd08
  40ead0:	mov	x0, x5
  40ead4:	bl	40ba70 <sqrt@plt+0xa030>
  40ead8:	mov	w19, #0x0                   	// #0
  40eadc:	b	40ef58 <sqrt@plt+0xd518>
  40eae0:	add	x0, sp, #0x78
  40eae4:	mov	x2, x0
  40eae8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40eaec:	add	x1, x0, #0xb08
  40eaf0:	ldr	x0, [sp, #488]
  40eaf4:	bl	401850 <__isoc99_sscanf@plt>
  40eaf8:	cmp	w0, #0x1
  40eafc:	cset	w0, ne  // ne = any
  40eb00:	and	w0, w0, #0xff
  40eb04:	cmp	w0, #0x0
  40eb08:	b.eq	40eb4c <sqrt@plt+0xd10c>  // b.none
  40eb0c:	add	x0, sp, #0x120
  40eb10:	ldr	x1, [sp, #440]
  40eb14:	bl	40ae10 <sqrt@plt+0x93d0>
  40eb18:	add	x1, sp, #0x120
  40eb1c:	add	x5, sp, #0x90
  40eb20:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40eb24:	add	x4, x0, #0x0
  40eb28:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40eb2c:	add	x3, x0, #0x0
  40eb30:	mov	x2, x1
  40eb34:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40eb38:	add	x1, x0, #0xd28
  40eb3c:	mov	x0, x5
  40eb40:	bl	40ba70 <sqrt@plt+0xa030>
  40eb44:	mov	w19, #0x0                   	// #0
  40eb48:	b	40ef58 <sqrt@plt+0xd518>
  40eb4c:	ldr	w0, [sp, #120]
  40eb50:	cmp	w0, #0x0
  40eb54:	b.lt	40eb64 <sqrt@plt+0xd124>  // b.tstop
  40eb58:	ldr	w0, [sp, #120]
  40eb5c:	cmp	w0, #0xff
  40eb60:	b.le	40eba4 <sqrt@plt+0xd164>
  40eb64:	ldr	w1, [sp, #120]
  40eb68:	add	x0, sp, #0x130
  40eb6c:	bl	40ae74 <sqrt@plt+0x9434>
  40eb70:	add	x1, sp, #0x130
  40eb74:	add	x5, sp, #0x90
  40eb78:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40eb7c:	add	x4, x0, #0x0
  40eb80:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40eb84:	add	x3, x0, #0x0
  40eb88:	mov	x2, x1
  40eb8c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40eb90:	add	x1, x0, #0xd48
  40eb94:	mov	x0, x5
  40eb98:	bl	40ba70 <sqrt@plt+0xa030>
  40eb9c:	mov	w19, #0x0                   	// #0
  40eba0:	b	40ef58 <sqrt@plt+0xd518>
  40eba4:	ldr	w0, [sp, #120]
  40eba8:	and	w0, w0, #0xff
  40ebac:	strb	w0, [sp, #72]
  40ebb0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40ebb4:	add	x1, x0, #0xa18
  40ebb8:	mov	x0, #0x0                   	// #0
  40ebbc:	bl	4017a0 <strtok@plt>
  40ebc0:	str	x0, [sp, #488]
  40ebc4:	ldr	x0, [sp, #488]
  40ebc8:	cmp	x0, #0x0
  40ebcc:	b.ne	40ec10 <sqrt@plt+0xd1d0>  // b.any
  40ebd0:	add	x0, sp, #0x140
  40ebd4:	ldr	x1, [sp, #440]
  40ebd8:	bl	40ae10 <sqrt@plt+0x93d0>
  40ebdc:	add	x1, sp, #0x140
  40ebe0:	add	x5, sp, #0x90
  40ebe4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40ebe8:	add	x4, x0, #0x0
  40ebec:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40ebf0:	add	x3, x0, #0x0
  40ebf4:	mov	x2, x1
  40ebf8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40ebfc:	add	x1, x0, #0xd70
  40ec00:	mov	x0, x5
  40ec04:	bl	40ba70 <sqrt@plt+0xa030>
  40ec08:	mov	w19, #0x0                   	// #0
  40ec0c:	b	40ef58 <sqrt@plt+0xd518>
  40ec10:	add	x0, sp, #0x70
  40ec14:	mov	w2, #0x0                   	// #0
  40ec18:	mov	x1, x0
  40ec1c:	ldr	x0, [sp, #488]
  40ec20:	bl	401750 <strtol@plt>
  40ec24:	str	w0, [sp, #76]
  40ec28:	ldr	w0, [sp, #76]
  40ec2c:	cmp	w0, #0x0
  40ec30:	b.ne	40ec90 <sqrt@plt+0xd250>  // b.any
  40ec34:	ldr	x0, [sp, #112]
  40ec38:	ldr	x1, [sp, #488]
  40ec3c:	cmp	x1, x0
  40ec40:	b.ne	40ec90 <sqrt@plt+0xd250>  // b.any
  40ec44:	add	x0, sp, #0x150
  40ec48:	ldr	x1, [sp, #488]
  40ec4c:	bl	40ae10 <sqrt@plt+0x93d0>
  40ec50:	add	x0, sp, #0x160
  40ec54:	ldr	x1, [sp, #440]
  40ec58:	bl	40ae10 <sqrt@plt+0x93d0>
  40ec5c:	add	x2, sp, #0x160
  40ec60:	add	x1, sp, #0x150
  40ec64:	add	x5, sp, #0x90
  40ec68:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40ec6c:	add	x4, x0, #0x0
  40ec70:	mov	x3, x2
  40ec74:	mov	x2, x1
  40ec78:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40ec7c:	add	x1, x0, #0xd88
  40ec80:	mov	x0, x5
  40ec84:	bl	40ba70 <sqrt@plt+0xa030>
  40ec88:	mov	w19, #0x0                   	// #0
  40ec8c:	b	40ef58 <sqrt@plt+0xd518>
  40ec90:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40ec94:	add	x0, x0, #0x50
  40ec98:	ldr	w0, [x0]
  40ec9c:	cmp	w0, #0x0
  40eca0:	b.eq	40eccc <sqrt@plt+0xd28c>  // b.none
  40eca4:	ldr	w0, [sp, #76]
  40eca8:	bl	4018d0 <wcwidth@plt>
  40ecac:	str	w0, [sp, #432]
  40ecb0:	ldr	w0, [sp, #432]
  40ecb4:	cmp	w0, #0x1
  40ecb8:	b.le	40eccc <sqrt@plt+0xd28c>
  40ecbc:	ldr	w1, [sp, #80]
  40ecc0:	ldr	w0, [sp, #432]
  40ecc4:	mul	w0, w1, w0
  40ecc8:	str	w0, [sp, #80]
  40eccc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40ecd0:	add	x1, x0, #0xa18
  40ecd4:	mov	x0, #0x0                   	// #0
  40ecd8:	bl	4017a0 <strtok@plt>
  40ecdc:	str	x0, [sp, #488]
  40ece0:	ldr	x0, [sp, #488]
  40ece4:	cmp	x0, #0x0
  40ece8:	b.eq	40ed04 <sqrt@plt+0xd2c4>  // b.none
  40ecec:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40ecf0:	add	x1, x0, #0xdb0
  40ecf4:	ldr	x0, [sp, #488]
  40ecf8:	bl	401900 <strcmp@plt>
  40ecfc:	cmp	w0, #0x0
  40ed00:	b.ne	40ed0c <sqrt@plt+0xd2cc>  // b.any
  40ed04:	str	xzr, [sp, #104]
  40ed08:	b	40ed34 <sqrt@plt+0xd2f4>
  40ed0c:	ldr	x0, [sp, #488]
  40ed10:	bl	4016e0 <strlen@plt>
  40ed14:	add	x0, x0, #0x1
  40ed18:	bl	401680 <_Znam@plt>
  40ed1c:	str	x0, [sp, #424]
  40ed20:	ldr	x1, [sp, #488]
  40ed24:	ldr	x0, [sp, #424]
  40ed28:	bl	401790 <strcpy@plt>
  40ed2c:	ldr	x0, [sp, #424]
  40ed30:	str	x0, [sp, #104]
  40ed34:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40ed38:	add	x1, x0, #0xca8
  40ed3c:	ldr	x0, [sp, #440]
  40ed40:	bl	401900 <strcmp@plt>
  40ed44:	cmp	w0, #0x0
  40ed48:	b.ne	40ed70 <sqrt@plt+0xd330>  // b.any
  40ed4c:	ldr	w0, [sp, #76]
  40ed50:	bl	4138d8 <sqrt@plt+0x11e98>
  40ed54:	str	x0, [sp, #464]
  40ed58:	add	x0, sp, #0x48
  40ed5c:	mov	x2, x0
  40ed60:	ldr	x1, [sp, #464]
  40ed64:	ldr	x0, [sp, #56]
  40ed68:	bl	40d9c4 <sqrt@plt+0xbf84>
  40ed6c:	b	40edb0 <sqrt@plt+0xd370>
  40ed70:	ldr	x0, [sp, #440]
  40ed74:	bl	4138fc <sqrt@plt+0x11ebc>
  40ed78:	str	x0, [sp, #464]
  40ed7c:	add	x0, sp, #0x48
  40ed80:	mov	x2, x0
  40ed84:	ldr	x1, [sp, #464]
  40ed88:	ldr	x0, [sp, #56]
  40ed8c:	bl	40d9c4 <sqrt@plt+0xbf84>
  40ed90:	ldr	w0, [sp, #76]
  40ed94:	bl	4138d8 <sqrt@plt+0x11e98>
  40ed98:	ldr	x2, [sp, #464]
  40ed9c:	mov	x1, x0
  40eda0:	ldr	x0, [sp, #56]
  40eda4:	bl	40db34 <sqrt@plt+0xc0f4>
  40eda8:	b	40e894 <sqrt@plt+0xce54>
  40edac:	nop
  40edb0:	b	40e894 <sqrt@plt+0xce54>
  40edb4:	ldr	x0, [sp, #464]
  40edb8:	cmp	x0, #0x0
  40edbc:	b.ne	40e6b4 <sqrt@plt+0xcc74>  // b.any
  40edc0:	add	x5, sp, #0x90
  40edc4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40edc8:	add	x4, x0, #0x0
  40edcc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40edd0:	add	x3, x0, #0x0
  40edd4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40edd8:	add	x2, x0, #0x0
  40eddc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40ede0:	add	x1, x0, #0xdb8
  40ede4:	mov	x0, x5
  40ede8:	bl	40ba70 <sqrt@plt+0xa030>
  40edec:	mov	w19, #0x0                   	// #0
  40edf0:	b	40ef58 <sqrt@plt+0xd518>
  40edf4:	add	x0, sp, #0x170
  40edf8:	ldr	x1, [sp, #472]
  40edfc:	bl	40ae10 <sqrt@plt+0x93d0>
  40ee00:	add	x1, sp, #0x170
  40ee04:	add	x5, sp, #0x90
  40ee08:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40ee0c:	add	x4, x0, #0x0
  40ee10:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40ee14:	add	x3, x0, #0x0
  40ee18:	mov	x2, x1
  40ee1c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40ee20:	add	x1, x0, #0xde0
  40ee24:	mov	x0, x5
  40ee28:	bl	40ba70 <sqrt@plt+0xa030>
  40ee2c:	mov	w19, #0x0                   	// #0
  40ee30:	b	40ef58 <sqrt@plt+0xd518>
  40ee34:	b	40e6b4 <sqrt@plt+0xcc74>
  40ee38:	ldr	x0, [sp, #56]
  40ee3c:	bl	40d804 <sqrt@plt+0xbdc4>
  40ee40:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40ee44:	add	x0, x0, #0x50
  40ee48:	ldr	w0, [x0]
  40ee4c:	cmp	w0, #0x0
  40ee50:	b.ne	40ee94 <sqrt@plt+0xd454>  // b.any
  40ee54:	ldr	w0, [sp, #484]
  40ee58:	cmp	w0, #0x0
  40ee5c:	b.ne	40ee94 <sqrt@plt+0xd454>  // b.any
  40ee60:	add	x5, sp, #0x90
  40ee64:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40ee68:	add	x4, x0, #0x0
  40ee6c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40ee70:	add	x3, x0, #0x0
  40ee74:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40ee78:	add	x2, x0, #0x0
  40ee7c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40ee80:	add	x1, x0, #0xe28
  40ee84:	mov	x0, x5
  40ee88:	bl	40ba70 <sqrt@plt+0xa030>
  40ee8c:	mov	w19, #0x0                   	// #0
  40ee90:	b	40ef58 <sqrt@plt+0xd518>
  40ee94:	ldr	x0, [sp, #56]
  40ee98:	ldr	w0, [x0, #24]
  40ee9c:	cmp	w0, #0x0
  40eea0:	b.ne	40ef54 <sqrt@plt+0xd514>  // b.any
  40eea4:	ldr	x0, [sp, #56]
  40eea8:	ldr	w0, [x0, #56]
  40eeac:	cmp	w0, #0x0
  40eeb0:	b.eq	40ef0c <sqrt@plt+0xd4cc>  // b.none
  40eeb4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40eeb8:	add	x0, x0, #0x24
  40eebc:	ldr	w4, [x0]
  40eec0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40eec4:	add	x0, x0, #0x20
  40eec8:	ldr	w5, [x0]
  40eecc:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40eed0:	add	x0, x0, #0x6e8
  40eed4:	ldr	w1, [x0]
  40eed8:	mov	w0, #0xd8                  	// #216
  40eedc:	mul	w1, w1, w0
  40eee0:	ldr	x0, [sp, #56]
  40eee4:	ldr	w0, [x0, #56]
  40eee8:	mov	w3, w0
  40eeec:	mov	w2, w1
  40eef0:	mov	w1, w5
  40eef4:	mov	w0, w4
  40eef8:	bl	40c1f4 <sqrt@plt+0xa7b4>
  40eefc:	mov	w1, w0
  40ef00:	ldr	x0, [sp, #56]
  40ef04:	str	w1, [x0, #24]
  40ef08:	b	40ef54 <sqrt@plt+0xd514>
  40ef0c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40ef10:	add	x0, x0, #0x24
  40ef14:	ldr	w3, [x0]
  40ef18:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40ef1c:	add	x0, x0, #0x20
  40ef20:	ldr	w4, [x0]
  40ef24:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40ef28:	add	x0, x0, #0x6e8
  40ef2c:	ldr	w1, [x0]
  40ef30:	mov	w0, #0xd8                  	// #216
  40ef34:	mul	w0, w1, w0
  40ef38:	mov	w2, w0
  40ef3c:	mov	w1, w4
  40ef40:	mov	w0, w3
  40ef44:	bl	40c088 <sqrt@plt+0xa648>
  40ef48:	mov	w1, w0
  40ef4c:	ldr	x0, [sp, #56]
  40ef50:	str	w1, [x0, #24]
  40ef54:	mov	w19, #0x1                   	// #1
  40ef58:	add	x0, sp, #0x90
  40ef5c:	bl	40b7b4 <sqrt@plt+0x9d74>
  40ef60:	mov	w0, w19
  40ef64:	b	40ef7c <sqrt@plt+0xd53c>
  40ef68:	mov	x19, x0
  40ef6c:	add	x0, sp, #0x90
  40ef70:	bl	40b7b4 <sqrt@plt+0x9d74>
  40ef74:	mov	x0, x19
  40ef78:	bl	4019d0 <_Unwind_Resume@plt>
  40ef7c:	ldr	x19, [sp, #16]
  40ef80:	ldp	x29, x30, [sp], #496
  40ef84:	ret
  40ef88:	stp	x29, x30, [sp, #-304]!
  40ef8c:	mov	x29, sp
  40ef90:	str	x19, [sp, #16]
  40ef94:	str	wzr, [sp, #116]
  40ef98:	add	x0, sp, #0x68
  40ef9c:	mov	x1, x0
  40efa0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40efa4:	add	x0, x0, #0xaa0
  40efa8:	bl	410168 <sqrt@plt+0xe728>
  40efac:	str	x0, [sp, #248]
  40efb0:	ldr	x0, [sp, #248]
  40efb4:	cmp	x0, #0x0
  40efb8:	cset	w0, eq  // eq = none
  40efbc:	and	w0, w0, #0xff
  40efc0:	cmp	w0, #0x0
  40efc4:	b.eq	40eff4 <sqrt@plt+0xd5b4>  // b.none
  40efc8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40efcc:	add	x3, x0, #0x0
  40efd0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40efd4:	add	x2, x0, #0x0
  40efd8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40efdc:	add	x1, x0, #0x0
  40efe0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40efe4:	add	x0, x0, #0xec0
  40efe8:	bl	40b5a0 <sqrt@plt+0x9b60>
  40efec:	mov	w19, #0x0                   	// #0
  40eff0:	b	40fed8 <sqrt@plt+0xe498>
  40eff4:	ldr	x1, [sp, #104]
  40eff8:	add	x0, sp, #0x40
  40effc:	mov	x2, x1
  40f000:	ldr	x1, [sp, #248]
  40f004:	bl	40b754 <sqrt@plt+0x9d14>
  40f008:	mov	w0, #0x1                   	// #1
  40f00c:	str	w0, [sp, #88]
  40f010:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f014:	add	x0, x0, #0x20
  40f018:	str	wzr, [x0]
  40f01c:	add	x0, sp, #0x40
  40f020:	bl	40b810 <sqrt@plt+0x9dd0>
  40f024:	cmp	w0, #0x0
  40f028:	cset	w0, ne  // ne = any
  40f02c:	and	w0, w0, #0xff
  40f030:	cmp	w0, #0x0
  40f034:	b.eq	40fcd4 <sqrt@plt+0xe294>  // b.none
  40f038:	ldr	x2, [sp, #96]
  40f03c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40f040:	add	x1, x0, #0xa18
  40f044:	mov	x0, x2
  40f048:	bl	4017a0 <strtok@plt>
  40f04c:	str	x0, [sp, #296]
  40f050:	str	wzr, [sp, #292]
  40f054:	str	wzr, [sp, #288]
  40f058:	ldr	w0, [sp, #292]
  40f05c:	cmp	w0, #0x0
  40f060:	b.ne	40f0b0 <sqrt@plt+0xd670>  // b.any
  40f064:	ldr	w0, [sp, #288]
  40f068:	cmp	w0, #0x9
  40f06c:	b.hi	40f0b0 <sqrt@plt+0xd670>  // b.pmore
  40f070:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40f074:	add	x1, x0, #0x640
  40f078:	ldr	w0, [sp, #288]
  40f07c:	lsl	x0, x0, #4
  40f080:	add	x0, x1, x0
  40f084:	ldr	x0, [x0]
  40f088:	ldr	x1, [sp, #296]
  40f08c:	bl	401900 <strcmp@plt>
  40f090:	cmp	w0, #0x0
  40f094:	b.ne	40f0a0 <sqrt@plt+0xd660>  // b.any
  40f098:	mov	w0, #0x1                   	// #1
  40f09c:	str	w0, [sp, #292]
  40f0a0:	ldr	w0, [sp, #288]
  40f0a4:	add	w0, w0, #0x1
  40f0a8:	str	w0, [sp, #288]
  40f0ac:	b	40f058 <sqrt@plt+0xd618>
  40f0b0:	ldr	w0, [sp, #292]
  40f0b4:	cmp	w0, #0x0
  40f0b8:	b.eq	40f1a8 <sqrt@plt+0xd768>  // b.none
  40f0bc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40f0c0:	add	x1, x0, #0xa18
  40f0c4:	mov	x0, #0x0                   	// #0
  40f0c8:	bl	4017a0 <strtok@plt>
  40f0cc:	str	x0, [sp, #192]
  40f0d0:	ldr	x0, [sp, #192]
  40f0d4:	cmp	x0, #0x0
  40f0d8:	b.ne	40f11c <sqrt@plt+0xd6dc>  // b.any
  40f0dc:	add	x0, sp, #0x78
  40f0e0:	ldr	x1, [sp, #296]
  40f0e4:	bl	40ae10 <sqrt@plt+0x93d0>
  40f0e8:	add	x1, sp, #0x78
  40f0ec:	add	x5, sp, #0x40
  40f0f0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f0f4:	add	x4, x0, #0x0
  40f0f8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f0fc:	add	x3, x0, #0x0
  40f100:	mov	x2, x1
  40f104:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40f108:	add	x1, x0, #0xed8
  40f10c:	mov	x0, x5
  40f110:	bl	40ba70 <sqrt@plt+0xa030>
  40f114:	mov	w19, #0x0                   	// #0
  40f118:	b	40fed0 <sqrt@plt+0xe490>
  40f11c:	ldr	w0, [sp, #288]
  40f120:	sub	w2, w0, #0x1
  40f124:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40f128:	add	x1, x0, #0x640
  40f12c:	mov	w0, w2
  40f130:	lsl	x0, x0, #4
  40f134:	add	x0, x1, x0
  40f138:	ldr	x0, [x0, #8]
  40f13c:	str	x0, [sp, #184]
  40f140:	ldr	x2, [sp, #184]
  40f144:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40f148:	add	x1, x0, #0xb08
  40f14c:	ldr	x0, [sp, #192]
  40f150:	bl	401850 <__isoc99_sscanf@plt>
  40f154:	cmp	w0, #0x1
  40f158:	cset	w0, ne  // ne = any
  40f15c:	and	w0, w0, #0xff
  40f160:	cmp	w0, #0x0
  40f164:	b.eq	40f01c <sqrt@plt+0xd5dc>  // b.none
  40f168:	add	x0, sp, #0x88
  40f16c:	ldr	x1, [sp, #192]
  40f170:	bl	40ae10 <sqrt@plt+0x93d0>
  40f174:	add	x1, sp, #0x88
  40f178:	add	x5, sp, #0x40
  40f17c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f180:	add	x4, x0, #0x0
  40f184:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f188:	add	x3, x0, #0x0
  40f18c:	mov	x2, x1
  40f190:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40f194:	add	x1, x0, #0xef8
  40f198:	mov	x0, x5
  40f19c:	bl	40ba70 <sqrt@plt+0xa030>
  40f1a0:	mov	w19, #0x0                   	// #0
  40f1a4:	b	40fed0 <sqrt@plt+0xe490>
  40f1a8:	ldr	x1, [sp, #296]
  40f1ac:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40f1b0:	add	x0, x0, #0xf08
  40f1b4:	bl	401900 <strcmp@plt>
  40f1b8:	cmp	w0, #0x0
  40f1bc:	b.ne	40f248 <sqrt@plt+0xd808>  // b.any
  40f1c0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40f1c4:	add	x1, x0, #0xa18
  40f1c8:	mov	x0, #0x0                   	// #0
  40f1cc:	bl	4017a0 <strtok@plt>
  40f1d0:	str	x0, [sp, #296]
  40f1d4:	ldr	x0, [sp, #296]
  40f1d8:	cmp	x0, #0x0
  40f1dc:	b.ne	40f214 <sqrt@plt+0xd7d4>  // b.any
  40f1e0:	add	x5, sp, #0x40
  40f1e4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f1e8:	add	x4, x0, #0x0
  40f1ec:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f1f0:	add	x3, x0, #0x0
  40f1f4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f1f8:	add	x2, x0, #0x0
  40f1fc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40f200:	add	x1, x0, #0xf10
  40f204:	mov	x0, x5
  40f208:	bl	40ba70 <sqrt@plt+0xa030>
  40f20c:	mov	w19, #0x0                   	// #0
  40f210:	b	40fed0 <sqrt@plt+0xe490>
  40f214:	ldr	x0, [sp, #296]
  40f218:	bl	4016e0 <strlen@plt>
  40f21c:	add	x0, x0, #0x1
  40f220:	bl	401680 <_Znam@plt>
  40f224:	str	x0, [sp, #200]
  40f228:	ldr	x1, [sp, #296]
  40f22c:	ldr	x0, [sp, #200]
  40f230:	bl	401790 <strcpy@plt>
  40f234:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f238:	add	x0, x0, #0x70
  40f23c:	ldr	x1, [sp, #200]
  40f240:	str	x1, [x0]
  40f244:	b	40f01c <sqrt@plt+0xd5dc>
  40f248:	ldr	x1, [sp, #296]
  40f24c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40f250:	add	x0, x0, #0xf38
  40f254:	bl	401900 <strcmp@plt>
  40f258:	cmp	w0, #0x0
  40f25c:	b.ne	40f4a0 <sqrt@plt+0xda60>  // b.any
  40f260:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40f264:	add	x1, x0, #0xa18
  40f268:	mov	x0, #0x0                   	// #0
  40f26c:	bl	4017a0 <strtok@plt>
  40f270:	str	x0, [sp, #296]
  40f274:	ldr	x0, [sp, #296]
  40f278:	cmp	x0, #0x0
  40f27c:	b.eq	40f2ac <sqrt@plt+0xd86c>  // b.none
  40f280:	add	x0, sp, #0x74
  40f284:	mov	x2, x0
  40f288:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40f28c:	add	x1, x0, #0xb08
  40f290:	ldr	x0, [sp, #296]
  40f294:	bl	401850 <__isoc99_sscanf@plt>
  40f298:	cmp	w0, #0x1
  40f29c:	b.ne	40f2ac <sqrt@plt+0xd86c>  // b.any
  40f2a0:	ldr	w0, [sp, #116]
  40f2a4:	cmp	w0, #0x0
  40f2a8:	b.gt	40f2b4 <sqrt@plt+0xd874>
  40f2ac:	mov	w0, #0x1                   	// #1
  40f2b0:	b	40f2b8 <sqrt@plt+0xd878>
  40f2b4:	mov	w0, #0x0                   	// #0
  40f2b8:	cmp	w0, #0x0
  40f2bc:	b.eq	40f300 <sqrt@plt+0xd8c0>  // b.none
  40f2c0:	add	x0, sp, #0x98
  40f2c4:	ldr	x1, [sp, #296]
  40f2c8:	bl	40ae10 <sqrt@plt+0x93d0>
  40f2cc:	add	x1, sp, #0x98
  40f2d0:	add	x5, sp, #0x40
  40f2d4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f2d8:	add	x4, x0, #0x0
  40f2dc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f2e0:	add	x3, x0, #0x0
  40f2e4:	mov	x2, x1
  40f2e8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40f2ec:	add	x1, x0, #0xf40
  40f2f0:	mov	x0, x5
  40f2f4:	bl	40ba70 <sqrt@plt+0xa030>
  40f2f8:	mov	w19, #0x0                   	// #0
  40f2fc:	b	40fed0 <sqrt@plt+0xe490>
  40f300:	ldr	w0, [sp, #116]
  40f304:	add	w0, w0, #0x1
  40f308:	sxtw	x0, w0
  40f30c:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  40f310:	cmp	x0, x1
  40f314:	b.hi	40f324 <sqrt@plt+0xd8e4>  // b.pmore
  40f318:	lsl	x0, x0, #3
  40f31c:	bl	401680 <_Znam@plt>
  40f320:	b	40f328 <sqrt@plt+0xd8e8>
  40f324:	bl	4018f0 <__cxa_throw_bad_array_new_length@plt>
  40f328:	mov	x1, x0
  40f32c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f330:	add	x0, x0, #0x60
  40f334:	str	x1, [x0]
  40f338:	str	wzr, [sp, #284]
  40f33c:	ldr	w0, [sp, #116]
  40f340:	ldr	w1, [sp, #284]
  40f344:	cmp	w1, w0
  40f348:	b.ge	40f428 <sqrt@plt+0xd9e8>  // b.tcont
  40f34c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40f350:	add	x1, x0, #0xa18
  40f354:	mov	x0, #0x0                   	// #0
  40f358:	bl	4017a0 <strtok@plt>
  40f35c:	str	x0, [sp, #296]
  40f360:	ldr	x0, [sp, #296]
  40f364:	cmp	x0, #0x0
  40f368:	b.ne	40f3d8 <sqrt@plt+0xd998>  // b.any
  40f36c:	add	x0, sp, #0x40
  40f370:	bl	40b810 <sqrt@plt+0x9dd0>
  40f374:	cmp	w0, #0x0
  40f378:	cset	w0, eq  // eq = none
  40f37c:	and	w0, w0, #0xff
  40f380:	cmp	w0, #0x0
  40f384:	b.eq	40f3bc <sqrt@plt+0xd97c>  // b.none
  40f388:	add	x5, sp, #0x40
  40f38c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f390:	add	x4, x0, #0x0
  40f394:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f398:	add	x3, x0, #0x0
  40f39c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f3a0:	add	x2, x0, #0x0
  40f3a4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40f3a8:	add	x1, x0, #0xf60
  40f3ac:	mov	x0, x5
  40f3b0:	bl	40ba70 <sqrt@plt+0xa030>
  40f3b4:	mov	w19, #0x0                   	// #0
  40f3b8:	b	40fed0 <sqrt@plt+0xe490>
  40f3bc:	ldr	x2, [sp, #96]
  40f3c0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40f3c4:	add	x1, x0, #0xa18
  40f3c8:	mov	x0, x2
  40f3cc:	bl	4017a0 <strtok@plt>
  40f3d0:	str	x0, [sp, #296]
  40f3d4:	b	40f360 <sqrt@plt+0xd920>
  40f3d8:	ldr	x0, [sp, #296]
  40f3dc:	bl	4016e0 <strlen@plt>
  40f3e0:	add	x0, x0, #0x1
  40f3e4:	bl	401680 <_Znam@plt>
  40f3e8:	str	x0, [sp, #208]
  40f3ec:	ldr	x1, [sp, #296]
  40f3f0:	ldr	x0, [sp, #208]
  40f3f4:	bl	401790 <strcpy@plt>
  40f3f8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f3fc:	add	x0, x0, #0x60
  40f400:	ldr	x1, [x0]
  40f404:	ldrsw	x0, [sp, #284]
  40f408:	lsl	x0, x0, #3
  40f40c:	add	x0, x1, x0
  40f410:	ldr	x1, [sp, #208]
  40f414:	str	x1, [x0]
  40f418:	ldr	w0, [sp, #284]
  40f41c:	add	w0, w0, #0x1
  40f420:	str	w0, [sp, #284]
  40f424:	b	40f33c <sqrt@plt+0xd8fc>
  40f428:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40f42c:	add	x1, x0, #0xa18
  40f430:	mov	x0, #0x0                   	// #0
  40f434:	bl	4017a0 <strtok@plt>
  40f438:	str	x0, [sp, #296]
  40f43c:	ldr	x0, [sp, #296]
  40f440:	cmp	x0, #0x0
  40f444:	b.eq	40f47c <sqrt@plt+0xda3c>  // b.none
  40f448:	add	x5, sp, #0x40
  40f44c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f450:	add	x4, x0, #0x0
  40f454:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f458:	add	x3, x0, #0x0
  40f45c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f460:	add	x2, x0, #0x0
  40f464:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40f468:	add	x1, x0, #0xf88
  40f46c:	mov	x0, x5
  40f470:	bl	40ba70 <sqrt@plt+0xa030>
  40f474:	mov	w19, #0x0                   	// #0
  40f478:	b	40fed0 <sqrt@plt+0xe490>
  40f47c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f480:	add	x0, x0, #0x60
  40f484:	ldr	x1, [x0]
  40f488:	ldr	w0, [sp, #116]
  40f48c:	sxtw	x0, w0
  40f490:	lsl	x0, x0, #3
  40f494:	add	x0, x1, x0
  40f498:	str	xzr, [x0]
  40f49c:	b	40f01c <sqrt@plt+0xd5dc>
  40f4a0:	ldr	x1, [sp, #296]
  40f4a4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40f4a8:	add	x0, x0, #0xfb8
  40f4ac:	bl	401900 <strcmp@plt>
  40f4b0:	cmp	w0, #0x0
  40f4b4:	b.ne	40f614 <sqrt@plt+0xdbd4>  // b.any
  40f4b8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40f4bc:	add	x1, x0, #0xa18
  40f4c0:	mov	x0, #0x0                   	// #0
  40f4c4:	bl	4017a0 <strtok@plt>
  40f4c8:	str	x0, [sp, #296]
  40f4cc:	ldr	x0, [sp, #296]
  40f4d0:	cmp	x0, #0x0
  40f4d4:	b.ne	40f50c <sqrt@plt+0xdacc>  // b.any
  40f4d8:	add	x5, sp, #0x40
  40f4dc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f4e0:	add	x4, x0, #0x0
  40f4e4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f4e8:	add	x3, x0, #0x0
  40f4ec:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f4f0:	add	x2, x0, #0x0
  40f4f4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40f4f8:	add	x1, x0, #0xfc8
  40f4fc:	mov	x0, x5
  40f500:	bl	40ba70 <sqrt@plt+0xa030>
  40f504:	mov	w19, #0x0                   	// #0
  40f508:	b	40fed0 <sqrt@plt+0xe490>
  40f50c:	str	wzr, [sp, #280]
  40f510:	ldr	x0, [sp, #296]
  40f514:	cmp	x0, #0x0
  40f518:	b.eq	40f5d4 <sqrt@plt+0xdb94>  // b.none
  40f51c:	add	x1, sp, #0x38
  40f520:	add	x0, sp, #0x30
  40f524:	mov	x3, x1
  40f528:	mov	x2, x0
  40f52c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f530:	add	x1, x0, #0x30
  40f534:	ldr	x0, [sp, #296]
  40f538:	bl	40dd8c <sqrt@plt+0xc34c>
  40f53c:	cmp	w0, #0x0
  40f540:	cset	w0, ne  // ne = any
  40f544:	and	w0, w0, #0xff
  40f548:	cmp	w0, #0x0
  40f54c:	b.eq	40f5bc <sqrt@plt+0xdb7c>  // b.none
  40f550:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f554:	add	x0, x0, #0x20
  40f558:	ldr	w0, [x0]
  40f55c:	scvtf	d1, w0
  40f560:	ldr	d0, [sp, #56]
  40f564:	fmul	d1, d1, d0
  40f568:	fmov	d0, #5.000000000000000000e-01
  40f56c:	fadd	d0, d1, d0
  40f570:	fcvtzs	w1, d0
  40f574:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f578:	add	x0, x0, #0x28
  40f57c:	str	w1, [x0]
  40f580:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f584:	add	x0, x0, #0x20
  40f588:	ldr	w0, [x0]
  40f58c:	scvtf	d1, w0
  40f590:	ldr	d0, [sp, #48]
  40f594:	fmul	d1, d1, d0
  40f598:	fmov	d0, #5.000000000000000000e-01
  40f59c:	fadd	d0, d1, d0
  40f5a0:	fcvtzs	w1, d0
  40f5a4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f5a8:	add	x0, x0, #0x2c
  40f5ac:	str	w1, [x0]
  40f5b0:	mov	w0, #0x1                   	// #1
  40f5b4:	str	w0, [sp, #280]
  40f5b8:	b	40f5d4 <sqrt@plt+0xdb94>
  40f5bc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40f5c0:	add	x1, x0, #0xa18
  40f5c4:	mov	x0, #0x0                   	// #0
  40f5c8:	bl	4017a0 <strtok@plt>
  40f5cc:	str	x0, [sp, #296]
  40f5d0:	b	40f510 <sqrt@plt+0xdad0>
  40f5d4:	ldr	w0, [sp, #280]
  40f5d8:	cmp	w0, #0x0
  40f5dc:	b.ne	40f01c <sqrt@plt+0xd5dc>  // b.any
  40f5e0:	add	x5, sp, #0x40
  40f5e4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f5e8:	add	x4, x0, #0x0
  40f5ec:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f5f0:	add	x3, x0, #0x0
  40f5f4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f5f8:	add	x2, x0, #0x0
  40f5fc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40f600:	add	x1, x0, #0xff0
  40f604:	mov	x0, x5
  40f608:	bl	40ba70 <sqrt@plt+0xa030>
  40f60c:	mov	w19, #0x0                   	// #0
  40f610:	b	40fed0 <sqrt@plt+0xe490>
  40f614:	ldr	x1, [sp, #296]
  40f618:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3254>
  40f61c:	add	x0, x0, #0x0
  40f620:	bl	401900 <strcmp@plt>
  40f624:	cmp	w0, #0x0
  40f628:	b.ne	40f640 <sqrt@plt+0xdc00>  // b.any
  40f62c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f630:	add	x0, x0, #0x48
  40f634:	mov	w1, #0x1                   	// #1
  40f638:	str	w1, [x0]
  40f63c:	b	40f01c <sqrt@plt+0xd5dc>
  40f640:	ldr	x1, [sp, #296]
  40f644:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3254>
  40f648:	add	x0, x0, #0x18
  40f64c:	bl	401900 <strcmp@plt>
  40f650:	cmp	w0, #0x0
  40f654:	b.ne	40f66c <sqrt@plt+0xdc2c>  // b.any
  40f658:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f65c:	add	x0, x0, #0x44
  40f660:	mov	w1, #0x1                   	// #1
  40f664:	str	w1, [x0]
  40f668:	b	40f01c <sqrt@plt+0xd5dc>
  40f66c:	ldr	x1, [sp, #296]
  40f670:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3254>
  40f674:	add	x0, x0, #0x28
  40f678:	bl	401900 <strcmp@plt>
  40f67c:	cmp	w0, #0x0
  40f680:	b.ne	40f934 <sqrt@plt+0xdef4>  // b.any
  40f684:	mov	w0, #0x10                  	// #16
  40f688:	str	w0, [sp, #276]
  40f68c:	ldrsw	x0, [sp, #276]
  40f690:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  40f694:	cmp	x0, x1
  40f698:	b.hi	40f6a8 <sqrt@plt+0xdc68>  // b.pmore
  40f69c:	lsl	x0, x0, #2
  40f6a0:	bl	401680 <_Znam@plt>
  40f6a4:	b	40f6ac <sqrt@plt+0xdc6c>
  40f6a8:	bl	4018f0 <__cxa_throw_bad_array_new_length@plt>
  40f6ac:	mov	x1, x0
  40f6b0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f6b4:	add	x0, x0, #0x68
  40f6b8:	str	x1, [x0]
  40f6bc:	str	wzr, [sp, #272]
  40f6c0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40f6c4:	add	x1, x0, #0xa18
  40f6c8:	mov	x0, #0x0                   	// #0
  40f6cc:	bl	4017a0 <strtok@plt>
  40f6d0:	str	x0, [sp, #296]
  40f6d4:	ldr	x0, [sp, #296]
  40f6d8:	cmp	x0, #0x0
  40f6dc:	b.ne	40f74c <sqrt@plt+0xdd0c>  // b.any
  40f6e0:	add	x0, sp, #0x40
  40f6e4:	bl	40b810 <sqrt@plt+0x9dd0>
  40f6e8:	cmp	w0, #0x0
  40f6ec:	cset	w0, eq  // eq = none
  40f6f0:	and	w0, w0, #0xff
  40f6f4:	cmp	w0, #0x0
  40f6f8:	b.eq	40f730 <sqrt@plt+0xdcf0>  // b.none
  40f6fc:	add	x5, sp, #0x40
  40f700:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f704:	add	x4, x0, #0x0
  40f708:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f70c:	add	x3, x0, #0x0
  40f710:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f714:	add	x2, x0, #0x0
  40f718:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3254>
  40f71c:	add	x1, x0, #0x30
  40f720:	mov	x0, x5
  40f724:	bl	40ba70 <sqrt@plt+0xa030>
  40f728:	mov	w19, #0x0                   	// #0
  40f72c:	b	40fed0 <sqrt@plt+0xe490>
  40f730:	ldr	x2, [sp, #96]
  40f734:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40f738:	add	x1, x0, #0xa18
  40f73c:	mov	x0, x2
  40f740:	bl	4017a0 <strtok@plt>
  40f744:	str	x0, [sp, #296]
  40f748:	b	40f6d4 <sqrt@plt+0xdc94>
  40f74c:	add	x1, sp, #0x28
  40f750:	add	x0, sp, #0x2c
  40f754:	mov	x3, x1
  40f758:	mov	x2, x0
  40f75c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3254>
  40f760:	add	x1, x0, #0x58
  40f764:	ldr	x0, [sp, #296]
  40f768:	bl	401850 <__isoc99_sscanf@plt>
  40f76c:	cmp	w0, #0x1
  40f770:	b.eq	40f780 <sqrt@plt+0xdd40>  // b.none
  40f774:	cmp	w0, #0x2
  40f778:	b.eq	40f788 <sqrt@plt+0xdd48>  // b.none
  40f77c:	b	40f7a4 <sqrt@plt+0xdd64>
  40f780:	ldr	w0, [sp, #44]
  40f784:	str	w0, [sp, #40]
  40f788:	ldr	w1, [sp, #44]
  40f78c:	ldr	w0, [sp, #40]
  40f790:	cmp	w1, w0
  40f794:	b.gt	40f7a4 <sqrt@plt+0xdd64>
  40f798:	ldr	w0, [sp, #44]
  40f79c:	cmp	w0, #0x0
  40f7a0:	b.ge	40f7e4 <sqrt@plt+0xdda4>  // b.tcont
  40f7a4:	add	x0, sp, #0xa8
  40f7a8:	ldr	x1, [sp, #296]
  40f7ac:	bl	40ae10 <sqrt@plt+0x93d0>
  40f7b0:	add	x1, sp, #0xa8
  40f7b4:	add	x5, sp, #0x40
  40f7b8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f7bc:	add	x4, x0, #0x0
  40f7c0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f7c4:	add	x3, x0, #0x0
  40f7c8:	mov	x2, x1
  40f7cc:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3254>
  40f7d0:	add	x1, x0, #0x60
  40f7d4:	mov	x0, x5
  40f7d8:	bl	40ba70 <sqrt@plt+0xa030>
  40f7dc:	mov	w19, #0x0                   	// #0
  40f7e0:	b	40fed0 <sqrt@plt+0xe490>
  40f7e4:	nop
  40f7e8:	ldr	w0, [sp, #272]
  40f7ec:	add	w0, w0, #0x1
  40f7f0:	ldr	w1, [sp, #276]
  40f7f4:	cmp	w1, w0
  40f7f8:	b.gt	40f888 <sqrt@plt+0xde48>
  40f7fc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f800:	add	x0, x0, #0x68
  40f804:	ldr	x0, [x0]
  40f808:	str	x0, [sp, #216]
  40f80c:	ldr	w0, [sp, #276]
  40f810:	lsl	w0, w0, #1
  40f814:	sxtw	x0, w0
  40f818:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  40f81c:	cmp	x0, x1
  40f820:	b.hi	40f830 <sqrt@plt+0xddf0>  // b.pmore
  40f824:	lsl	x0, x0, #2
  40f828:	bl	401680 <_Znam@plt>
  40f82c:	b	40f834 <sqrt@plt+0xddf4>
  40f830:	bl	4018f0 <__cxa_throw_bad_array_new_length@plt>
  40f834:	mov	x1, x0
  40f838:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f83c:	add	x0, x0, #0x68
  40f840:	str	x1, [x0]
  40f844:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f848:	add	x0, x0, #0x68
  40f84c:	ldr	x3, [x0]
  40f850:	ldrsw	x0, [sp, #276]
  40f854:	lsl	x0, x0, #2
  40f858:	mov	x2, x0
  40f85c:	ldr	x1, [sp, #216]
  40f860:	mov	x0, x3
  40f864:	bl	4016a0 <memcpy@plt>
  40f868:	ldr	w0, [sp, #276]
  40f86c:	lsl	w0, w0, #1
  40f870:	str	w0, [sp, #276]
  40f874:	ldr	x0, [sp, #216]
  40f878:	cmp	x0, #0x0
  40f87c:	b.eq	40f888 <sqrt@plt+0xde48>  // b.none
  40f880:	ldr	x0, [sp, #216]
  40f884:	bl	4018b0 <_ZdaPv@plt>
  40f888:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f88c:	add	x0, x0, #0x68
  40f890:	ldr	x1, [x0]
  40f894:	ldr	w0, [sp, #272]
  40f898:	add	w2, w0, #0x1
  40f89c:	str	w2, [sp, #272]
  40f8a0:	sxtw	x0, w0
  40f8a4:	lsl	x0, x0, #2
  40f8a8:	add	x0, x1, x0
  40f8ac:	ldr	w1, [sp, #44]
  40f8b0:	str	w1, [x0]
  40f8b4:	ldr	w0, [sp, #44]
  40f8b8:	cmp	w0, #0x0
  40f8bc:	b.ne	40f8d0 <sqrt@plt+0xde90>  // b.any
  40f8c0:	ldr	w0, [sp, #272]
  40f8c4:	cmp	w0, #0x1
  40f8c8:	b.eq	40f900 <sqrt@plt+0xdec0>  // b.none
  40f8cc:	b	40f01c <sqrt@plt+0xd5dc>
  40f8d0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f8d4:	add	x0, x0, #0x68
  40f8d8:	ldr	x1, [x0]
  40f8dc:	ldr	w0, [sp, #272]
  40f8e0:	add	w2, w0, #0x1
  40f8e4:	str	w2, [sp, #272]
  40f8e8:	sxtw	x0, w0
  40f8ec:	lsl	x0, x0, #2
  40f8f0:	add	x0, x1, x0
  40f8f4:	ldr	w1, [sp, #40]
  40f8f8:	str	w1, [x0]
  40f8fc:	b	40f6c0 <sqrt@plt+0xdc80>
  40f900:	add	x5, sp, #0x40
  40f904:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f908:	add	x4, x0, #0x0
  40f90c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f910:	add	x3, x0, #0x0
  40f914:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f918:	add	x2, x0, #0x0
  40f91c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3254>
  40f920:	add	x1, x0, #0x78
  40f924:	mov	x0, x5
  40f928:	bl	40ba70 <sqrt@plt+0xa030>
  40f92c:	mov	w19, #0x0                   	// #0
  40f930:	b	40fed0 <sqrt@plt+0xe490>
  40f934:	ldr	x1, [sp, #296]
  40f938:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3254>
  40f93c:	add	x0, x0, #0x90
  40f940:	bl	401900 <strcmp@plt>
  40f944:	cmp	w0, #0x0
  40f948:	b.ne	40fb3c <sqrt@plt+0xe0fc>  // b.any
  40f94c:	mov	w0, #0x5                   	// #5
  40f950:	str	w0, [sp, #268]
  40f954:	ldrsw	x0, [sp, #268]
  40f958:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  40f95c:	cmp	x0, x1
  40f960:	b.hi	40f970 <sqrt@plt+0xdf30>  // b.pmore
  40f964:	lsl	x0, x0, #3
  40f968:	bl	401680 <_Znam@plt>
  40f96c:	b	40f974 <sqrt@plt+0xdf34>
  40f970:	bl	4018f0 <__cxa_throw_bad_array_new_length@plt>
  40f974:	mov	x1, x0
  40f978:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f97c:	add	x0, x0, #0x78
  40f980:	str	x1, [x0]
  40f984:	str	wzr, [sp, #264]
  40f988:	ldr	w1, [sp, #264]
  40f98c:	ldr	w0, [sp, #268]
  40f990:	cmp	w1, w0
  40f994:	b.ge	40f9c4 <sqrt@plt+0xdf84>  // b.tcont
  40f998:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40f99c:	add	x0, x0, #0x78
  40f9a0:	ldr	x1, [x0]
  40f9a4:	ldrsw	x0, [sp, #264]
  40f9a8:	lsl	x0, x0, #3
  40f9ac:	add	x0, x1, x0
  40f9b0:	str	xzr, [x0]
  40f9b4:	ldr	w0, [sp, #264]
  40f9b8:	add	w0, w0, #0x1
  40f9bc:	str	w0, [sp, #264]
  40f9c0:	b	40f988 <sqrt@plt+0xdf48>
  40f9c4:	str	wzr, [sp, #260]
  40f9c8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40f9cc:	add	x1, x0, #0xa18
  40f9d0:	mov	x0, #0x0                   	// #0
  40f9d4:	bl	4017a0 <strtok@plt>
  40f9d8:	str	x0, [sp, #296]
  40f9dc:	ldr	x0, [sp, #296]
  40f9e0:	cmp	x0, #0x0
  40f9e4:	b.eq	40fcc8 <sqrt@plt+0xe288>  // b.none
  40f9e8:	ldr	w0, [sp, #260]
  40f9ec:	add	w0, w0, #0x1
  40f9f0:	ldr	w1, [sp, #268]
  40f9f4:	cmp	w1, w0
  40f9f8:	b.gt	40faec <sqrt@plt+0xe0ac>
  40f9fc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40fa00:	add	x0, x0, #0x78
  40fa04:	ldr	x0, [x0]
  40fa08:	str	x0, [sp, #232]
  40fa0c:	ldr	w0, [sp, #268]
  40fa10:	lsl	w0, w0, #1
  40fa14:	str	w0, [sp, #268]
  40fa18:	ldrsw	x0, [sp, #268]
  40fa1c:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  40fa20:	cmp	x0, x1
  40fa24:	b.hi	40fa34 <sqrt@plt+0xdff4>  // b.pmore
  40fa28:	lsl	x0, x0, #3
  40fa2c:	bl	401680 <_Znam@plt>
  40fa30:	b	40fa38 <sqrt@plt+0xdff8>
  40fa34:	bl	4018f0 <__cxa_throw_bad_array_new_length@plt>
  40fa38:	mov	x1, x0
  40fa3c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40fa40:	add	x0, x0, #0x78
  40fa44:	str	x1, [x0]
  40fa48:	str	wzr, [sp, #264]
  40fa4c:	ldr	w1, [sp, #264]
  40fa50:	ldr	w0, [sp, #260]
  40fa54:	cmp	w1, w0
  40fa58:	b.ge	40fa9c <sqrt@plt+0xe05c>  // b.tcont
  40fa5c:	ldrsw	x0, [sp, #264]
  40fa60:	lsl	x0, x0, #3
  40fa64:	ldr	x1, [sp, #232]
  40fa68:	add	x1, x1, x0
  40fa6c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40fa70:	add	x0, x0, #0x78
  40fa74:	ldr	x2, [x0]
  40fa78:	ldrsw	x0, [sp, #264]
  40fa7c:	lsl	x0, x0, #3
  40fa80:	add	x0, x2, x0
  40fa84:	ldr	x1, [x1]
  40fa88:	str	x1, [x0]
  40fa8c:	ldr	w0, [sp, #264]
  40fa90:	add	w0, w0, #0x1
  40fa94:	str	w0, [sp, #264]
  40fa98:	b	40fa4c <sqrt@plt+0xe00c>
  40fa9c:	ldr	w1, [sp, #264]
  40faa0:	ldr	w0, [sp, #268]
  40faa4:	cmp	w1, w0
  40faa8:	b.ge	40fad8 <sqrt@plt+0xe098>  // b.tcont
  40faac:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40fab0:	add	x0, x0, #0x78
  40fab4:	ldr	x1, [x0]
  40fab8:	ldrsw	x0, [sp, #264]
  40fabc:	lsl	x0, x0, #3
  40fac0:	add	x0, x1, x0
  40fac4:	str	xzr, [x0]
  40fac8:	ldr	w0, [sp, #264]
  40facc:	add	w0, w0, #0x1
  40fad0:	str	w0, [sp, #264]
  40fad4:	b	40fa9c <sqrt@plt+0xe05c>
  40fad8:	ldr	x0, [sp, #232]
  40fadc:	cmp	x0, #0x0
  40fae0:	b.eq	40faec <sqrt@plt+0xe0ac>  // b.none
  40fae4:	ldr	x0, [sp, #232]
  40fae8:	bl	4018b0 <_ZdaPv@plt>
  40faec:	ldr	x0, [sp, #296]
  40faf0:	bl	4016e0 <strlen@plt>
  40faf4:	add	x0, x0, #0x1
  40faf8:	bl	401680 <_Znam@plt>
  40fafc:	str	x0, [sp, #224]
  40fb00:	ldr	x1, [sp, #296]
  40fb04:	ldr	x0, [sp, #224]
  40fb08:	bl	401790 <strcpy@plt>
  40fb0c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40fb10:	add	x0, x0, #0x78
  40fb14:	ldr	x1, [x0]
  40fb18:	ldr	w0, [sp, #260]
  40fb1c:	add	w2, w0, #0x1
  40fb20:	str	w2, [sp, #260]
  40fb24:	sxtw	x0, w0
  40fb28:	lsl	x0, x0, #3
  40fb2c:	add	x0, x1, x0
  40fb30:	ldr	x1, [sp, #224]
  40fb34:	str	x1, [x0]
  40fb38:	b	40f9c8 <sqrt@plt+0xdf88>
  40fb3c:	ldr	x1, [sp, #296]
  40fb40:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3254>
  40fb44:	add	x0, x0, #0x98
  40fb48:	bl	401900 <strcmp@plt>
  40fb4c:	cmp	w0, #0x0
  40fb50:	b.ne	40fb68 <sqrt@plt+0xe128>  // b.any
  40fb54:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40fb58:	add	x0, x0, #0x40
  40fb5c:	mov	w1, #0x1                   	// #1
  40fb60:	str	w1, [x0]
  40fb64:	b	40f01c <sqrt@plt+0xd5dc>
  40fb68:	ldr	x1, [sp, #296]
  40fb6c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3254>
  40fb70:	add	x0, x0, #0xa8
  40fb74:	bl	401900 <strcmp@plt>
  40fb78:	cmp	w0, #0x0
  40fb7c:	b.ne	40fb94 <sqrt@plt+0xe154>  // b.any
  40fb80:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40fb84:	add	x0, x0, #0x4c
  40fb88:	mov	w1, #0x1                   	// #1
  40fb8c:	str	w1, [x0]
  40fb90:	b	40f01c <sqrt@plt+0xd5dc>
  40fb94:	ldr	x1, [sp, #296]
  40fb98:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3254>
  40fb9c:	add	x0, x0, #0xc8
  40fba0:	bl	401900 <strcmp@plt>
  40fba4:	cmp	w0, #0x0
  40fba8:	b.ne	40fbc0 <sqrt@plt+0xe180>  // b.any
  40fbac:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40fbb0:	add	x0, x0, #0x50
  40fbb4:	mov	w1, #0x1                   	// #1
  40fbb8:	str	w1, [x0]
  40fbbc:	b	40f01c <sqrt@plt+0xd5dc>
  40fbc0:	ldr	x1, [sp, #296]
  40fbc4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3254>
  40fbc8:	add	x0, x0, #0xd0
  40fbcc:	bl	401900 <strcmp@plt>
  40fbd0:	cmp	w0, #0x0
  40fbd4:	b.ne	40fc48 <sqrt@plt+0xe208>  // b.any
  40fbd8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40fbdc:	add	x1, x0, #0xa18
  40fbe0:	mov	x0, #0x0                   	// #0
  40fbe4:	bl	4017a0 <strtok@plt>
  40fbe8:	str	x0, [sp, #296]
  40fbec:	ldr	x0, [sp, #296]
  40fbf0:	cmp	x0, #0x0
  40fbf4:	b.ne	40fc2c <sqrt@plt+0xe1ec>  // b.any
  40fbf8:	add	x5, sp, #0x40
  40fbfc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40fc00:	add	x4, x0, #0x0
  40fc04:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40fc08:	add	x3, x0, #0x0
  40fc0c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40fc10:	add	x2, x0, #0x0
  40fc14:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3254>
  40fc18:	add	x1, x0, #0xe0
  40fc1c:	mov	x0, x5
  40fc20:	bl	40ba70 <sqrt@plt+0xa030>
  40fc24:	mov	w19, #0x0                   	// #0
  40fc28:	b	40fed0 <sqrt@plt+0xe490>
  40fc2c:	ldr	x0, [sp, #296]
  40fc30:	bl	414d24 <_ZdlPvm@@Base+0xf78>
  40fc34:	mov	x1, x0
  40fc38:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40fc3c:	add	x0, x0, #0x58
  40fc40:	str	x1, [x0]
  40fc44:	b	40f01c <sqrt@plt+0xd5dc>
  40fc48:	ldr	x1, [sp, #296]
  40fc4c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40fc50:	add	x0, x0, #0xc28
  40fc54:	bl	401900 <strcmp@plt>
  40fc58:	cmp	w0, #0x0
  40fc5c:	b.eq	40fcd0 <sqrt@plt+0xe290>  // b.none
  40fc60:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40fc64:	add	x0, x0, #0x80
  40fc68:	ldr	x0, [x0]
  40fc6c:	cmp	x0, #0x0
  40fc70:	b.eq	40f01c <sqrt@plt+0xd5dc>  // b.none
  40fc74:	ldr	x0, [sp, #296]
  40fc78:	str	x0, [sp, #240]
  40fc7c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x2254>
  40fc80:	add	x1, x0, #0xc30
  40fc84:	mov	x0, #0x0                   	// #0
  40fc88:	bl	4017a0 <strtok@plt>
  40fc8c:	str	x0, [sp, #296]
  40fc90:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40fc94:	add	x0, x0, #0x80
  40fc98:	ldr	x19, [x0]
  40fc9c:	ldr	x0, [sp, #296]
  40fca0:	bl	40dcb4 <sqrt@plt+0xc274>
  40fca4:	mov	x4, x0
  40fca8:	ldr	x0, [sp, #72]
  40fcac:	ldr	w1, [sp, #80]
  40fcb0:	mov	w3, w1
  40fcb4:	mov	x2, x0
  40fcb8:	mov	x1, x4
  40fcbc:	ldr	x0, [sp, #240]
  40fcc0:	blr	x19
  40fcc4:	b	40f01c <sqrt@plt+0xd5dc>
  40fcc8:	nop
  40fccc:	b	40f01c <sqrt@plt+0xd5dc>
  40fcd0:	nop
  40fcd4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40fcd8:	add	x0, x0, #0x20
  40fcdc:	ldr	w0, [x0]
  40fce0:	cmp	w0, #0x0
  40fce4:	b.ne	40fd1c <sqrt@plt+0xe2dc>  // b.any
  40fce8:	add	x5, sp, #0x40
  40fcec:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40fcf0:	add	x4, x0, #0x0
  40fcf4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40fcf8:	add	x3, x0, #0x0
  40fcfc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40fd00:	add	x2, x0, #0x0
  40fd04:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3254>
  40fd08:	add	x1, x0, #0x110
  40fd0c:	mov	x0, x5
  40fd10:	bl	40ba70 <sqrt@plt+0xa030>
  40fd14:	mov	w19, #0x0                   	// #0
  40fd18:	b	40fed0 <sqrt@plt+0xe490>
  40fd1c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40fd20:	add	x0, x0, #0x24
  40fd24:	ldr	w0, [x0]
  40fd28:	cmp	w0, #0x0
  40fd2c:	b.ne	40fd64 <sqrt@plt+0xe324>  // b.any
  40fd30:	add	x5, sp, #0x40
  40fd34:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40fd38:	add	x4, x0, #0x0
  40fd3c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40fd40:	add	x3, x0, #0x0
  40fd44:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40fd48:	add	x2, x0, #0x0
  40fd4c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3254>
  40fd50:	add	x1, x0, #0x128
  40fd54:	mov	x0, x5
  40fd58:	bl	40ba70 <sqrt@plt+0xa030>
  40fd5c:	mov	w19, #0x0                   	// #0
  40fd60:	b	40fed0 <sqrt@plt+0xe490>
  40fd64:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40fd68:	add	x0, x0, #0x60
  40fd6c:	ldr	x0, [x0]
  40fd70:	cmp	x0, #0x0
  40fd74:	b.ne	40fdac <sqrt@plt+0xe36c>  // b.any
  40fd78:	add	x5, sp, #0x40
  40fd7c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40fd80:	add	x4, x0, #0x0
  40fd84:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40fd88:	add	x3, x0, #0x0
  40fd8c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40fd90:	add	x2, x0, #0x0
  40fd94:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3254>
  40fd98:	add	x1, x0, #0x148
  40fd9c:	mov	x0, x5
  40fda0:	bl	40ba70 <sqrt@plt+0xa030>
  40fda4:	mov	w19, #0x0                   	// #0
  40fda8:	b	40fed0 <sqrt@plt+0xe490>
  40fdac:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40fdb0:	add	x0, x0, #0x68
  40fdb4:	ldr	x0, [x0]
  40fdb8:	cmp	x0, #0x0
  40fdbc:	b.ne	40fdf4 <sqrt@plt+0xe3b4>  // b.any
  40fdc0:	add	x5, sp, #0x40
  40fdc4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40fdc8:	add	x4, x0, #0x0
  40fdcc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40fdd0:	add	x3, x0, #0x0
  40fdd4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40fdd8:	add	x2, x0, #0x0
  40fddc:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3254>
  40fde0:	add	x1, x0, #0x160
  40fde4:	mov	x0, x5
  40fde8:	bl	40ba70 <sqrt@plt+0xa030>
  40fdec:	mov	w19, #0x0                   	// #0
  40fdf0:	b	40fed0 <sqrt@plt+0xe490>
  40fdf4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40fdf8:	add	x0, x0, #0x6e8
  40fdfc:	ldr	w0, [x0]
  40fe00:	cmp	w0, #0x0
  40fe04:	b.gt	40fe3c <sqrt@plt+0xe3fc>
  40fe08:	add	x5, sp, #0x40
  40fe0c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40fe10:	add	x4, x0, #0x0
  40fe14:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40fe18:	add	x3, x0, #0x0
  40fe1c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40fe20:	add	x2, x0, #0x0
  40fe24:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3254>
  40fe28:	add	x1, x0, #0x178
  40fe2c:	mov	x0, x5
  40fe30:	bl	40ba70 <sqrt@plt+0xa030>
  40fe34:	mov	w19, #0x0                   	// #0
  40fe38:	b	40fed0 <sqrt@plt+0xe490>
  40fe3c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40fe40:	add	x0, x0, #0x6e0
  40fe44:	ldr	w0, [x0]
  40fe48:	cmp	w0, #0x0
  40fe4c:	b.gt	40fe84 <sqrt@plt+0xe444>
  40fe50:	add	x5, sp, #0x40
  40fe54:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40fe58:	add	x4, x0, #0x0
  40fe5c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40fe60:	add	x3, x0, #0x0
  40fe64:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40fe68:	add	x2, x0, #0x0
  40fe6c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3254>
  40fe70:	add	x1, x0, #0x190
  40fe74:	mov	x0, x5
  40fe78:	bl	40ba70 <sqrt@plt+0xa030>
  40fe7c:	mov	w19, #0x0                   	// #0
  40fe80:	b	40fed0 <sqrt@plt+0xe490>
  40fe84:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  40fe88:	add	x0, x0, #0x6e4
  40fe8c:	ldr	w0, [x0]
  40fe90:	cmp	w0, #0x0
  40fe94:	b.gt	40fecc <sqrt@plt+0xe48c>
  40fe98:	add	x5, sp, #0x40
  40fe9c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40fea0:	add	x4, x0, #0x0
  40fea4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40fea8:	add	x3, x0, #0x0
  40feac:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40feb0:	add	x2, x0, #0x0
  40feb4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3254>
  40feb8:	add	x1, x0, #0x1a0
  40febc:	mov	x0, x5
  40fec0:	bl	40ba70 <sqrt@plt+0xa030>
  40fec4:	mov	w19, #0x0                   	// #0
  40fec8:	b	40fed0 <sqrt@plt+0xe490>
  40fecc:	mov	w19, #0x1                   	// #1
  40fed0:	add	x0, sp, #0x40
  40fed4:	bl	40b7b4 <sqrt@plt+0x9d74>
  40fed8:	mov	w0, w19
  40fedc:	b	40fef4 <sqrt@plt+0xe4b4>
  40fee0:	mov	x19, x0
  40fee4:	add	x0, sp, #0x40
  40fee8:	bl	40b7b4 <sqrt@plt+0x9d74>
  40feec:	mov	x0, x19
  40fef0:	bl	4019d0 <_Unwind_Resume@plt>
  40fef4:	ldr	x19, [sp, #16]
  40fef8:	ldp	x29, x30, [sp], #304
  40fefc:	ret
  40ff00:	sub	sp, sp, #0x30
  40ff04:	str	x0, [sp, #40]
  40ff08:	str	x1, [sp, #32]
  40ff0c:	str	x2, [sp, #24]
  40ff10:	str	x3, [sp, #16]
  40ff14:	str	w4, [sp, #12]
  40ff18:	nop
  40ff1c:	add	sp, sp, #0x30
  40ff20:	ret
  40ff24:	sub	sp, sp, #0x20
  40ff28:	str	x0, [sp, #8]
  40ff2c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40ff30:	add	x0, x0, #0x80
  40ff34:	ldr	x0, [x0]
  40ff38:	str	x0, [sp, #24]
  40ff3c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40ff40:	add	x0, x0, #0x80
  40ff44:	ldr	x1, [sp, #8]
  40ff48:	str	x1, [x0]
  40ff4c:	ldr	x0, [sp, #24]
  40ff50:	add	sp, sp, #0x20
  40ff54:	ret
  40ff58:	stp	x29, x30, [sp, #-32]!
  40ff5c:	mov	x29, sp
  40ff60:	str	w0, [sp, #28]
  40ff64:	str	w1, [sp, #24]
  40ff68:	ldr	w0, [sp, #28]
  40ff6c:	cmp	w0, #0x1
  40ff70:	b.ne	40ff9c <sqrt@plt+0xe55c>  // b.any
  40ff74:	ldr	w1, [sp, #24]
  40ff78:	mov	w0, #0xffff                	// #65535
  40ff7c:	cmp	w1, w0
  40ff80:	b.ne	40ff9c <sqrt@plt+0xe55c>  // b.any
  40ff84:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40ff88:	add	x0, x0, #0x10
  40ff8c:	bl	40a9d8 <sqrt@plt+0x8f98>
  40ff90:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  40ff94:	add	x0, x0, #0x18
  40ff98:	bl	414014 <_ZdlPvm@@Base+0x268>
  40ff9c:	nop
  40ffa0:	ldp	x29, x30, [sp], #32
  40ffa4:	ret
  40ffa8:	stp	x29, x30, [sp, #-16]!
  40ffac:	mov	x29, sp
  40ffb0:	mov	w1, #0xffff                	// #65535
  40ffb4:	mov	w0, #0x1                   	// #1
  40ffb8:	bl	40ff58 <sqrt@plt+0xe518>
  40ffbc:	ldp	x29, x30, [sp], #16
  40ffc0:	ret
  40ffc4:	sub	sp, sp, #0x10
  40ffc8:	str	w0, [sp, #12]
  40ffcc:	ldr	w0, [sp, #12]
  40ffd0:	cmp	w0, #0x0
  40ffd4:	b.lt	40fff8 <sqrt@plt+0xe5b8>  // b.tstop
  40ffd8:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ffdc:	add	x1, x0, #0x1f8
  40ffe0:	ldrsw	x0, [sp, #12]
  40ffe4:	ldrb	w0, [x1, x0]
  40ffe8:	cmp	w0, #0x0
  40ffec:	b.eq	40fff8 <sqrt@plt+0xe5b8>  // b.none
  40fff0:	mov	w0, #0x1                   	// #1
  40fff4:	b	40fffc <sqrt@plt+0xe5bc>
  40fff8:	mov	w0, #0x0                   	// #0
  40fffc:	add	sp, sp, #0x10
  410000:	ret
  410004:	sub	sp, sp, #0x10
  410008:	str	x0, [sp, #8]
  41000c:	ldr	x0, [sp, #8]
  410010:	ldr	w0, [x0, #4]
  410014:	add	sp, sp, #0x10
  410018:	ret
  41001c:	sub	sp, sp, #0x10
  410020:	str	x0, [sp, #8]
  410024:	ldr	x0, [sp, #8]
  410028:	ldr	w0, [x0]
  41002c:	add	sp, sp, #0x10
  410030:	ret
  410034:	stp	x29, x30, [sp, #-32]!
  410038:	mov	x29, sp
  41003c:	str	x0, [sp, #24]
  410040:	str	w1, [sp, #20]
  410044:	str	w2, [sp, #16]
  410048:	ldr	x0, [sp, #24]
  41004c:	ldr	w0, [x0, #56]
  410050:	cmp	w0, #0x0
  410054:	b.eq	410084 <sqrt@plt+0xe644>  // b.none
  410058:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  41005c:	add	x0, x0, #0x24
  410060:	ldr	w1, [x0]
  410064:	ldr	x0, [sp, #24]
  410068:	ldr	w0, [x0, #56]
  41006c:	mov	w3, w0
  410070:	mov	w2, w1
  410074:	ldr	w1, [sp, #16]
  410078:	ldr	w0, [sp, #20]
  41007c:	bl	40c1f4 <sqrt@plt+0xa7b4>
  410080:	b	4100c4 <sqrt@plt+0xe684>
  410084:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  410088:	add	x0, x0, #0x24
  41008c:	ldr	w0, [x0]
  410090:	ldr	w1, [sp, #16]
  410094:	cmp	w1, w0
  410098:	b.eq	4100bc <sqrt@plt+0xe67c>  // b.none
  41009c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4100a0:	add	x0, x0, #0x24
  4100a4:	ldr	w0, [x0]
  4100a8:	mov	w2, w0
  4100ac:	ldr	w1, [sp, #16]
  4100b0:	ldr	w0, [sp, #20]
  4100b4:	bl	40c088 <sqrt@plt+0xa648>
  4100b8:	b	4100c0 <sqrt@plt+0xe680>
  4100bc:	ldr	w0, [sp, #20]
  4100c0:	nop
  4100c4:	ldp	x29, x30, [sp], #32
  4100c8:	ret
  4100cc:	stp	x29, x30, [sp, #-64]!
  4100d0:	mov	x29, sp
  4100d4:	str	x19, [sp, #16]
  4100d8:	str	x0, [sp, #40]
  4100dc:	str	x1, [sp, #32]
  4100e0:	ldr	x0, [sp, #40]
  4100e4:	bl	41001c <sqrt@plt+0xe5dc>
  4100e8:	lsl	w19, w0, #10
  4100ec:	ldr	x0, [sp, #32]
  4100f0:	bl	41001c <sqrt@plt+0xe5dc>
  4100f4:	add	w0, w19, w0
  4100f8:	mov	w1, #0x4e61                	// #20065
  4100fc:	movk	w1, #0x824a, lsl #16
  410100:	smull	x1, w0, w1
  410104:	lsr	x1, x1, #32
  410108:	add	w1, w0, w1
  41010c:	asr	w2, w1, #8
  410110:	asr	w1, w0, #31
  410114:	sub	w2, w2, w1
  410118:	mov	w1, #0x1f7                 	// #503
  41011c:	mul	w1, w2, w1
  410120:	sub	w0, w0, w1
  410124:	str	w0, [sp, #60]
  410128:	ldr	w0, [sp, #60]
  41012c:	cmp	w0, #0x0
  410130:	cneg	w0, w0, lt  // lt = tstop
  410134:	ldr	x19, [sp, #16]
  410138:	ldp	x29, x30, [sp], #64
  41013c:	ret
  410140:	stp	x29, x30, [sp, #-32]!
  410144:	mov	x29, sp
  410148:	str	x0, [sp, #24]
  41014c:	ldr	x1, [sp, #24]
  410150:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  410154:	add	x0, x0, #0x88
  410158:	bl	4145c0 <_ZdlPvm@@Base+0x814>
  41015c:	nop
  410160:	ldp	x29, x30, [sp], #32
  410164:	ret
  410168:	stp	x29, x30, [sp, #-64]!
  41016c:	mov	x29, sp
  410170:	str	x19, [sp, #16]
  410174:	str	x0, [sp, #40]
  410178:	str	x1, [sp, #32]
  41017c:	ldr	x0, [sp, #40]
  410180:	bl	4016e0 <strlen@plt>
  410184:	mov	x19, x0
  410188:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  41018c:	add	x0, x0, #0x498
  410190:	ldr	x0, [x0]
  410194:	bl	4016e0 <strlen@plt>
  410198:	add	x0, x19, x0
  41019c:	add	x0, x0, #0x5
  4101a0:	bl	401680 <_Znam@plt>
  4101a4:	str	x0, [sp, #56]
  4101a8:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4101ac:	add	x0, x0, #0x498
  4101b0:	ldr	x0, [x0]
  4101b4:	ldr	x3, [sp, #40]
  4101b8:	mov	x2, x0
  4101bc:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3254>
  4101c0:	add	x1, x0, #0x228
  4101c4:	ldr	x0, [sp, #56]
  4101c8:	bl	4017b0 <sprintf@plt>
  4101cc:	ldr	x2, [sp, #32]
  4101d0:	ldr	x1, [sp, #56]
  4101d4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4101d8:	add	x0, x0, #0x88
  4101dc:	bl	414758 <_ZdlPvm@@Base+0x9ac>
  4101e0:	str	x0, [sp, #48]
  4101e4:	ldr	x0, [sp, #56]
  4101e8:	cmp	x0, #0x0
  4101ec:	b.eq	4101f8 <sqrt@plt+0xe7b8>  // b.none
  4101f0:	ldr	x0, [sp, #56]
  4101f4:	bl	4018b0 <_ZdaPv@plt>
  4101f8:	ldr	x0, [sp, #48]
  4101fc:	ldr	x19, [sp, #16]
  410200:	ldp	x29, x30, [sp], #64
  410204:	ret
  410208:	stp	x29, x30, [sp, #-32]!
  41020c:	mov	x29, sp
  410210:	str	w0, [sp, #28]
  410214:	str	w1, [sp, #24]
  410218:	ldr	w0, [sp, #28]
  41021c:	cmp	w0, #0x1
  410220:	b.ne	410274 <sqrt@plt+0xe834>  // b.any
  410224:	ldr	w1, [sp, #24]
  410228:	mov	w0, #0xffff                	// #65535
  41022c:	cmp	w1, w0
  410230:	b.ne	410274 <sqrt@plt+0xe834>  // b.any
  410234:	mov	w4, #0x0                   	// #0
  410238:	mov	w3, #0x0                   	// #0
  41023c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3254>
  410240:	add	x2, x0, #0x238
  410244:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3254>
  410248:	add	x1, x0, #0x210
  41024c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  410250:	add	x0, x0, #0x88
  410254:	bl	414338 <_ZdlPvm@@Base+0x58c>
  410258:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  41025c:	add	x2, x0, #0x1f0
  410260:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  410264:	add	x1, x0, #0x88
  410268:	adrp	x0, 414000 <_ZdlPvm@@Base+0x254>
  41026c:	add	x0, x0, #0x58c
  410270:	bl	401860 <__cxa_atexit@plt>
  410274:	nop
  410278:	ldp	x29, x30, [sp], #32
  41027c:	ret
  410280:	stp	x29, x30, [sp, #-16]!
  410284:	mov	x29, sp
  410288:	mov	w1, #0xffff                	// #65535
  41028c:	mov	w0, #0x1                   	// #1
  410290:	bl	410208 <sqrt@plt+0xe7c8>
  410294:	ldp	x29, x30, [sp], #16
  410298:	ret
  41029c:	str	x19, [sp, #-64]!
  4102a0:	str	x0, [sp, #24]
  4102a4:	str	x1, [sp, #16]
  4102a8:	ldr	x0, [sp, #16]
  4102ac:	ldr	w0, [x0, #48]
  4102b0:	str	w0, [sp, #60]
  4102b4:	ldr	x0, [sp, #16]
  4102b8:	ldr	w0, [x0, #52]
  4102bc:	str	w0, [sp, #52]
  4102c0:	ldr	x0, [sp, #16]
  4102c4:	ldr	w0, [x0]
  4102c8:	str	w0, [sp, #56]
  4102cc:	b	410474 <sqrt@plt+0xea34>
  4102d0:	ldr	w1, [sp, #56]
  4102d4:	ldr	w0, [sp, #52]
  4102d8:	sub	w1, w1, w0
  4102dc:	ldr	w2, [sp, #52]
  4102e0:	ldr	w0, [sp, #60]
  4102e4:	sub	w0, w2, w0
  4102e8:	cmp	w1, w0
  4102ec:	b.le	4103c4 <sqrt@plt+0xe984>
  4102f0:	ldr	w1, [sp, #52]
  4102f4:	ldr	w0, [sp, #60]
  4102f8:	sub	w0, w1, w0
  4102fc:	str	w0, [sp, #36]
  410300:	mov	w19, #0x0                   	// #0
  410304:	b	4103a4 <sqrt@plt+0xe964>
  410308:	ldr	w0, [sp, #60]
  41030c:	add	w0, w19, w0
  410310:	sxtw	x0, w0
  410314:	lsl	x0, x0, #3
  410318:	ldr	x1, [sp, #24]
  41031c:	add	x0, x1, x0
  410320:	ldr	x0, [x0]
  410324:	str	x0, [sp, #40]
  410328:	ldr	w1, [sp, #52]
  41032c:	ldr	w0, [sp, #60]
  410330:	sub	w0, w1, w0
  410334:	ldr	w1, [sp, #56]
  410338:	sub	w0, w1, w0
  41033c:	add	w0, w19, w0
  410340:	sxtw	x0, w0
  410344:	lsl	x0, x0, #3
  410348:	ldr	x1, [sp, #24]
  41034c:	add	x1, x1, x0
  410350:	ldr	w0, [sp, #60]
  410354:	add	w0, w19, w0
  410358:	sxtw	x0, w0
  41035c:	lsl	x0, x0, #3
  410360:	ldr	x2, [sp, #24]
  410364:	add	x0, x2, x0
  410368:	ldr	x1, [x1]
  41036c:	str	x1, [x0]
  410370:	ldr	w1, [sp, #52]
  410374:	ldr	w0, [sp, #60]
  410378:	sub	w0, w1, w0
  41037c:	ldr	w1, [sp, #56]
  410380:	sub	w0, w1, w0
  410384:	add	w0, w19, w0
  410388:	sxtw	x0, w0
  41038c:	lsl	x0, x0, #3
  410390:	ldr	x1, [sp, #24]
  410394:	add	x0, x1, x0
  410398:	ldr	x1, [sp, #40]
  41039c:	str	x1, [x0]
  4103a0:	add	w19, w19, #0x1
  4103a4:	ldr	w0, [sp, #36]
  4103a8:	cmp	w19, w0
  4103ac:	b.lt	410308 <sqrt@plt+0xe8c8>  // b.tstop
  4103b0:	ldr	w1, [sp, #56]
  4103b4:	ldr	w0, [sp, #36]
  4103b8:	sub	w0, w1, w0
  4103bc:	str	w0, [sp, #56]
  4103c0:	b	410474 <sqrt@plt+0xea34>
  4103c4:	ldr	w1, [sp, #56]
  4103c8:	ldr	w0, [sp, #52]
  4103cc:	sub	w0, w1, w0
  4103d0:	str	w0, [sp, #48]
  4103d4:	mov	w19, #0x0                   	// #0
  4103d8:	b	410458 <sqrt@plt+0xea18>
  4103dc:	ldr	w0, [sp, #60]
  4103e0:	add	w0, w19, w0
  4103e4:	sxtw	x0, w0
  4103e8:	lsl	x0, x0, #3
  4103ec:	ldr	x1, [sp, #24]
  4103f0:	add	x0, x1, x0
  4103f4:	ldr	x0, [x0]
  4103f8:	str	x0, [sp, #40]
  4103fc:	ldr	w0, [sp, #52]
  410400:	add	w0, w19, w0
  410404:	sxtw	x0, w0
  410408:	lsl	x0, x0, #3
  41040c:	ldr	x1, [sp, #24]
  410410:	add	x1, x1, x0
  410414:	ldr	w0, [sp, #60]
  410418:	add	w0, w19, w0
  41041c:	sxtw	x0, w0
  410420:	lsl	x0, x0, #3
  410424:	ldr	x2, [sp, #24]
  410428:	add	x0, x2, x0
  41042c:	ldr	x1, [x1]
  410430:	str	x1, [x0]
  410434:	ldr	w0, [sp, #52]
  410438:	add	w0, w19, w0
  41043c:	sxtw	x0, w0
  410440:	lsl	x0, x0, #3
  410444:	ldr	x1, [sp, #24]
  410448:	add	x0, x1, x0
  41044c:	ldr	x1, [sp, #40]
  410450:	str	x1, [x0]
  410454:	add	w19, w19, #0x1
  410458:	ldr	w0, [sp, #48]
  41045c:	cmp	w19, w0
  410460:	b.lt	4103dc <sqrt@plt+0xe99c>  // b.tstop
  410464:	ldr	w1, [sp, #60]
  410468:	ldr	w0, [sp, #48]
  41046c:	add	w0, w1, w0
  410470:	str	w0, [sp, #60]
  410474:	ldr	w1, [sp, #56]
  410478:	ldr	w0, [sp, #52]
  41047c:	cmp	w1, w0
  410480:	b.le	410494 <sqrt@plt+0xea54>
  410484:	ldr	w1, [sp, #52]
  410488:	ldr	w0, [sp, #60]
  41048c:	cmp	w1, w0
  410490:	b.gt	4102d0 <sqrt@plt+0xe890>
  410494:	ldr	x0, [sp, #16]
  410498:	ldr	w1, [x0, #48]
  41049c:	ldr	x0, [sp, #16]
  4104a0:	ldr	w2, [x0]
  4104a4:	ldr	x0, [sp, #16]
  4104a8:	ldr	w0, [x0, #52]
  4104ac:	sub	w0, w2, w0
  4104b0:	add	w1, w1, w0
  4104b4:	ldr	x0, [sp, #16]
  4104b8:	str	w1, [x0, #48]
  4104bc:	ldr	x0, [sp, #16]
  4104c0:	ldr	w1, [x0]
  4104c4:	ldr	x0, [sp, #16]
  4104c8:	str	w1, [x0, #52]
  4104cc:	nop
  4104d0:	ldr	x19, [sp], #64
  4104d4:	ret
  4104d8:	stp	x29, x30, [sp, #-48]!
  4104dc:	mov	x29, sp
  4104e0:	str	w0, [sp, #44]
  4104e4:	str	x1, [sp, #32]
  4104e8:	str	x2, [sp, #24]
  4104ec:	str	w3, [sp, #40]
  4104f0:	str	x4, [sp, #16]
  4104f4:	ldr	x0, [sp, #16]
  4104f8:	ldr	w1, [x0]
  4104fc:	ldr	x0, [sp, #16]
  410500:	str	w1, [x0, #52]
  410504:	ldr	x0, [sp, #16]
  410508:	ldr	w1, [x0, #52]
  41050c:	ldr	x0, [sp, #16]
  410510:	str	w1, [x0, #48]
  410514:	ldr	x0, [sp, #16]
  410518:	str	xzr, [x0, #32]
  41051c:	ldr	w0, [sp, #40]
  410520:	cmp	w0, #0x0
  410524:	b.ne	41053c <sqrt@plt+0xeafc>  // b.any
  410528:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3254>
  41052c:	add	x0, x0, #0x280
  410530:	bl	401970 <getenv@plt>
  410534:	cmp	x0, #0x0
  410538:	b.eq	410544 <sqrt@plt+0xeb04>  // b.none
  41053c:	mov	w0, #0x1                   	// #1
  410540:	b	410548 <sqrt@plt+0xeb08>
  410544:	mov	w0, #0x0                   	// #0
  410548:	ldr	x1, [sp, #16]
  41054c:	str	w0, [x1, #44]
  410550:	ldr	x0, [sp, #24]
  410554:	ldrb	w0, [x0]
  410558:	cmp	w0, #0x2d
  41055c:	b.ne	41057c <sqrt@plt+0xeb3c>  // b.any
  410560:	ldr	x0, [sp, #16]
  410564:	mov	w1, #0x2                   	// #2
  410568:	str	w1, [x0, #40]
  41056c:	ldr	x0, [sp, #24]
  410570:	add	x0, x0, #0x1
  410574:	str	x0, [sp, #24]
  410578:	b	4105cc <sqrt@plt+0xeb8c>
  41057c:	ldr	x0, [sp, #24]
  410580:	ldrb	w0, [x0]
  410584:	cmp	w0, #0x2b
  410588:	b.ne	4105a4 <sqrt@plt+0xeb64>  // b.any
  41058c:	ldr	x0, [sp, #16]
  410590:	str	wzr, [x0, #40]
  410594:	ldr	x0, [sp, #24]
  410598:	add	x0, x0, #0x1
  41059c:	str	x0, [sp, #24]
  4105a0:	b	4105cc <sqrt@plt+0xeb8c>
  4105a4:	ldr	x0, [sp, #16]
  4105a8:	ldr	w0, [x0, #44]
  4105ac:	cmp	w0, #0x0
  4105b0:	b.eq	4105c0 <sqrt@plt+0xeb80>  // b.none
  4105b4:	ldr	x0, [sp, #16]
  4105b8:	str	wzr, [x0, #40]
  4105bc:	b	4105cc <sqrt@plt+0xeb8c>
  4105c0:	ldr	x0, [sp, #16]
  4105c4:	mov	w1, #0x1                   	// #1
  4105c8:	str	w1, [x0, #40]
  4105cc:	ldr	x0, [sp, #24]
  4105d0:	ldp	x29, x30, [sp], #48
  4105d4:	ret
  4105d8:	stp	x29, x30, [sp, #-208]!
  4105dc:	mov	x29, sp
  4105e0:	str	x19, [sp, #16]
  4105e4:	str	w0, [sp, #92]
  4105e8:	str	x1, [sp, #80]
  4105ec:	str	x2, [sp, #72]
  4105f0:	str	x3, [sp, #64]
  4105f4:	str	x4, [sp, #56]
  4105f8:	str	w5, [sp, #88]
  4105fc:	str	w6, [sp, #52]
  410600:	str	x7, [sp, #40]
  410604:	ldr	x0, [sp, #40]
  410608:	ldr	w0, [x0, #4]
  41060c:	str	w0, [sp, #204]
  410610:	ldr	x0, [sp, #72]
  410614:	ldrb	w0, [x0]
  410618:	cmp	w0, #0x3a
  41061c:	b.ne	410624 <sqrt@plt+0xebe4>  // b.any
  410620:	str	wzr, [sp, #204]
  410624:	ldr	w0, [sp, #92]
  410628:	cmp	w0, #0x0
  41062c:	b.gt	410638 <sqrt@plt+0xebf8>
  410630:	mov	w0, #0xffffffff            	// #-1
  410634:	b	4118d4 <sqrt@plt+0xfe94>
  410638:	ldr	x0, [sp, #40]
  41063c:	str	xzr, [x0, #16]
  410640:	ldr	x0, [sp, #40]
  410644:	ldr	w0, [x0]
  410648:	cmp	w0, #0x0
  41064c:	b.eq	410660 <sqrt@plt+0xec20>  // b.none
  410650:	ldr	x0, [sp, #40]
  410654:	ldr	w0, [x0, #24]
  410658:	cmp	w0, #0x0
  41065c:	b.ne	4106a4 <sqrt@plt+0xec64>  // b.any
  410660:	ldr	x0, [sp, #40]
  410664:	ldr	w0, [x0]
  410668:	cmp	w0, #0x0
  41066c:	b.ne	41067c <sqrt@plt+0xec3c>  // b.any
  410670:	ldr	x0, [sp, #40]
  410674:	mov	w1, #0x1                   	// #1
  410678:	str	w1, [x0]
  41067c:	ldr	x4, [sp, #40]
  410680:	ldr	w3, [sp, #52]
  410684:	ldr	x2, [sp, #72]
  410688:	ldr	x1, [sp, #80]
  41068c:	ldr	w0, [sp, #92]
  410690:	bl	4104d8 <sqrt@plt+0xea98>
  410694:	str	x0, [sp, #72]
  410698:	ldr	x0, [sp, #40]
  41069c:	mov	w1, #0x1                   	// #1
  4106a0:	str	w1, [x0, #24]
  4106a4:	ldr	x0, [sp, #40]
  4106a8:	ldr	x0, [x0, #32]
  4106ac:	cmp	x0, #0x0
  4106b0:	b.eq	4106c8 <sqrt@plt+0xec88>  // b.none
  4106b4:	ldr	x0, [sp, #40]
  4106b8:	ldr	x0, [x0, #32]
  4106bc:	ldrb	w0, [x0]
  4106c0:	cmp	w0, #0x0
  4106c4:	b.ne	410a58 <sqrt@plt+0xf018>  // b.any
  4106c8:	ldr	x0, [sp, #40]
  4106cc:	ldr	w1, [x0, #52]
  4106d0:	ldr	x0, [sp, #40]
  4106d4:	ldr	w0, [x0]
  4106d8:	cmp	w1, w0
  4106dc:	b.le	4106f0 <sqrt@plt+0xecb0>
  4106e0:	ldr	x0, [sp, #40]
  4106e4:	ldr	w1, [x0]
  4106e8:	ldr	x0, [sp, #40]
  4106ec:	str	w1, [x0, #52]
  4106f0:	ldr	x0, [sp, #40]
  4106f4:	ldr	w1, [x0, #48]
  4106f8:	ldr	x0, [sp, #40]
  4106fc:	ldr	w0, [x0]
  410700:	cmp	w1, w0
  410704:	b.le	410718 <sqrt@plt+0xecd8>
  410708:	ldr	x0, [sp, #40]
  41070c:	ldr	w1, [x0]
  410710:	ldr	x0, [sp, #40]
  410714:	str	w1, [x0, #48]
  410718:	ldr	x0, [sp, #40]
  41071c:	ldr	w0, [x0, #40]
  410720:	cmp	w0, #0x1
  410724:	b.ne	410820 <sqrt@plt+0xede0>  // b.any
  410728:	ldr	x0, [sp, #40]
  41072c:	ldr	w1, [x0, #48]
  410730:	ldr	x0, [sp, #40]
  410734:	ldr	w0, [x0, #52]
  410738:	cmp	w1, w0
  41073c:	b.eq	410768 <sqrt@plt+0xed28>  // b.none
  410740:	ldr	x0, [sp, #40]
  410744:	ldr	w1, [x0, #52]
  410748:	ldr	x0, [sp, #40]
  41074c:	ldr	w0, [x0]
  410750:	cmp	w1, w0
  410754:	b.eq	410768 <sqrt@plt+0xed28>  // b.none
  410758:	ldr	x1, [sp, #40]
  41075c:	ldr	x0, [sp, #80]
  410760:	bl	41029c <sqrt@plt+0xe85c>
  410764:	b	410790 <sqrt@plt+0xed50>
  410768:	ldr	x0, [sp, #40]
  41076c:	ldr	w1, [x0, #52]
  410770:	ldr	x0, [sp, #40]
  410774:	ldr	w0, [x0]
  410778:	cmp	w1, w0
  41077c:	b.eq	4107a8 <sqrt@plt+0xed68>  // b.none
  410780:	ldr	x0, [sp, #40]
  410784:	ldr	w1, [x0]
  410788:	ldr	x0, [sp, #40]
  41078c:	str	w1, [x0, #48]
  410790:	b	4107a8 <sqrt@plt+0xed68>
  410794:	ldr	x0, [sp, #40]
  410798:	ldr	w0, [x0]
  41079c:	add	w1, w0, #0x1
  4107a0:	ldr	x0, [sp, #40]
  4107a4:	str	w1, [x0]
  4107a8:	ldr	x0, [sp, #40]
  4107ac:	ldr	w0, [x0]
  4107b0:	ldr	w1, [sp, #92]
  4107b4:	cmp	w1, w0
  4107b8:	b.le	410810 <sqrt@plt+0xedd0>
  4107bc:	ldr	x0, [sp, #40]
  4107c0:	ldr	w0, [x0]
  4107c4:	sxtw	x0, w0
  4107c8:	lsl	x0, x0, #3
  4107cc:	ldr	x1, [sp, #80]
  4107d0:	add	x0, x1, x0
  4107d4:	ldr	x0, [x0]
  4107d8:	ldrb	w0, [x0]
  4107dc:	cmp	w0, #0x2d
  4107e0:	b.ne	410794 <sqrt@plt+0xed54>  // b.any
  4107e4:	ldr	x0, [sp, #40]
  4107e8:	ldr	w0, [x0]
  4107ec:	sxtw	x0, w0
  4107f0:	lsl	x0, x0, #3
  4107f4:	ldr	x1, [sp, #80]
  4107f8:	add	x0, x1, x0
  4107fc:	ldr	x0, [x0]
  410800:	add	x0, x0, #0x1
  410804:	ldrb	w0, [x0]
  410808:	cmp	w0, #0x0
  41080c:	b.eq	410794 <sqrt@plt+0xed54>  // b.none
  410810:	ldr	x0, [sp, #40]
  410814:	ldr	w1, [x0]
  410818:	ldr	x0, [sp, #40]
  41081c:	str	w1, [x0, #52]
  410820:	ldr	x0, [sp, #40]
  410824:	ldr	w0, [x0]
  410828:	ldr	w1, [sp, #92]
  41082c:	cmp	w1, w0
  410830:	b.eq	4108fc <sqrt@plt+0xeebc>  // b.none
  410834:	ldr	x0, [sp, #40]
  410838:	ldr	w0, [x0]
  41083c:	sxtw	x0, w0
  410840:	lsl	x0, x0, #3
  410844:	ldr	x1, [sp, #80]
  410848:	add	x0, x1, x0
  41084c:	ldr	x2, [x0]
  410850:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3254>
  410854:	add	x1, x0, #0x290
  410858:	mov	x0, x2
  41085c:	bl	401900 <strcmp@plt>
  410860:	cmp	w0, #0x0
  410864:	b.ne	4108fc <sqrt@plt+0xeebc>  // b.any
  410868:	ldr	x0, [sp, #40]
  41086c:	ldr	w0, [x0]
  410870:	add	w1, w0, #0x1
  410874:	ldr	x0, [sp, #40]
  410878:	str	w1, [x0]
  41087c:	ldr	x0, [sp, #40]
  410880:	ldr	w1, [x0, #48]
  410884:	ldr	x0, [sp, #40]
  410888:	ldr	w0, [x0, #52]
  41088c:	cmp	w1, w0
  410890:	b.eq	4108bc <sqrt@plt+0xee7c>  // b.none
  410894:	ldr	x0, [sp, #40]
  410898:	ldr	w1, [x0, #52]
  41089c:	ldr	x0, [sp, #40]
  4108a0:	ldr	w0, [x0]
  4108a4:	cmp	w1, w0
  4108a8:	b.eq	4108bc <sqrt@plt+0xee7c>  // b.none
  4108ac:	ldr	x1, [sp, #40]
  4108b0:	ldr	x0, [sp, #80]
  4108b4:	bl	41029c <sqrt@plt+0xe85c>
  4108b8:	b	4108e4 <sqrt@plt+0xeea4>
  4108bc:	ldr	x0, [sp, #40]
  4108c0:	ldr	w1, [x0, #48]
  4108c4:	ldr	x0, [sp, #40]
  4108c8:	ldr	w0, [x0, #52]
  4108cc:	cmp	w1, w0
  4108d0:	b.ne	4108e4 <sqrt@plt+0xeea4>  // b.any
  4108d4:	ldr	x0, [sp, #40]
  4108d8:	ldr	w1, [x0]
  4108dc:	ldr	x0, [sp, #40]
  4108e0:	str	w1, [x0, #48]
  4108e4:	ldr	x0, [sp, #40]
  4108e8:	ldr	w1, [sp, #92]
  4108ec:	str	w1, [x0, #52]
  4108f0:	ldr	x0, [sp, #40]
  4108f4:	ldr	w1, [sp, #92]
  4108f8:	str	w1, [x0]
  4108fc:	ldr	x0, [sp, #40]
  410900:	ldr	w0, [x0]
  410904:	ldr	w1, [sp, #92]
  410908:	cmp	w1, w0
  41090c:	b.ne	410940 <sqrt@plt+0xef00>  // b.any
  410910:	ldr	x0, [sp, #40]
  410914:	ldr	w1, [x0, #48]
  410918:	ldr	x0, [sp, #40]
  41091c:	ldr	w0, [x0, #52]
  410920:	cmp	w1, w0
  410924:	b.eq	410938 <sqrt@plt+0xeef8>  // b.none
  410928:	ldr	x0, [sp, #40]
  41092c:	ldr	w1, [x0, #48]
  410930:	ldr	x0, [sp, #40]
  410934:	str	w1, [x0]
  410938:	mov	w0, #0xffffffff            	// #-1
  41093c:	b	4118d4 <sqrt@plt+0xfe94>
  410940:	ldr	x0, [sp, #40]
  410944:	ldr	w0, [x0]
  410948:	sxtw	x0, w0
  41094c:	lsl	x0, x0, #3
  410950:	ldr	x1, [sp, #80]
  410954:	add	x0, x1, x0
  410958:	ldr	x0, [x0]
  41095c:	ldrb	w0, [x0]
  410960:	cmp	w0, #0x2d
  410964:	b.ne	410994 <sqrt@plt+0xef54>  // b.any
  410968:	ldr	x0, [sp, #40]
  41096c:	ldr	w0, [x0]
  410970:	sxtw	x0, w0
  410974:	lsl	x0, x0, #3
  410978:	ldr	x1, [sp, #80]
  41097c:	add	x0, x1, x0
  410980:	ldr	x0, [x0]
  410984:	add	x0, x0, #0x1
  410988:	ldrb	w0, [x0]
  41098c:	cmp	w0, #0x0
  410990:	b.ne	4109e4 <sqrt@plt+0xefa4>  // b.any
  410994:	ldr	x0, [sp, #40]
  410998:	ldr	w0, [x0, #40]
  41099c:	cmp	w0, #0x0
  4109a0:	b.ne	4109ac <sqrt@plt+0xef6c>  // b.any
  4109a4:	mov	w0, #0xffffffff            	// #-1
  4109a8:	b	4118d4 <sqrt@plt+0xfe94>
  4109ac:	ldr	x0, [sp, #40]
  4109b0:	ldr	w0, [x0]
  4109b4:	add	w2, w0, #0x1
  4109b8:	ldr	x1, [sp, #40]
  4109bc:	str	w2, [x1]
  4109c0:	sxtw	x0, w0
  4109c4:	lsl	x0, x0, #3
  4109c8:	ldr	x1, [sp, #80]
  4109cc:	add	x0, x1, x0
  4109d0:	ldr	x1, [x0]
  4109d4:	ldr	x0, [sp, #40]
  4109d8:	str	x1, [x0, #16]
  4109dc:	mov	w0, #0x1                   	// #1
  4109e0:	b	4118d4 <sqrt@plt+0xfe94>
  4109e4:	ldr	x0, [sp, #40]
  4109e8:	ldr	w0, [x0]
  4109ec:	sxtw	x0, w0
  4109f0:	lsl	x0, x0, #3
  4109f4:	ldr	x1, [sp, #80]
  4109f8:	add	x0, x1, x0
  4109fc:	ldr	x1, [x0]
  410a00:	ldr	x0, [sp, #64]
  410a04:	cmp	x0, #0x0
  410a08:	b.eq	410a40 <sqrt@plt+0xf000>  // b.none
  410a0c:	ldr	x0, [sp, #40]
  410a10:	ldr	w0, [x0]
  410a14:	sxtw	x0, w0
  410a18:	lsl	x0, x0, #3
  410a1c:	ldr	x2, [sp, #80]
  410a20:	add	x0, x2, x0
  410a24:	ldr	x0, [x0]
  410a28:	add	x0, x0, #0x1
  410a2c:	ldrb	w0, [x0]
  410a30:	cmp	w0, #0x2d
  410a34:	b.ne	410a40 <sqrt@plt+0xf000>  // b.any
  410a38:	mov	w0, #0x1                   	// #1
  410a3c:	b	410a44 <sqrt@plt+0xf004>
  410a40:	mov	w0, #0x0                   	// #0
  410a44:	sxtw	x0, w0
  410a48:	add	x0, x0, #0x1
  410a4c:	add	x1, x1, x0
  410a50:	ldr	x0, [sp, #40]
  410a54:	str	x1, [x0, #32]
  410a58:	ldr	x0, [sp, #64]
  410a5c:	cmp	x0, #0x0
  410a60:	b.eq	411150 <sqrt@plt+0xf710>  // b.none
  410a64:	ldr	x0, [sp, #40]
  410a68:	ldr	w0, [x0]
  410a6c:	sxtw	x0, w0
  410a70:	lsl	x0, x0, #3
  410a74:	ldr	x1, [sp, #80]
  410a78:	add	x0, x1, x0
  410a7c:	ldr	x0, [x0]
  410a80:	add	x0, x0, #0x1
  410a84:	ldrb	w0, [x0]
  410a88:	cmp	w0, #0x2d
  410a8c:	b.eq	410b00 <sqrt@plt+0xf0c0>  // b.none
  410a90:	ldr	w0, [sp, #88]
  410a94:	cmp	w0, #0x0
  410a98:	b.eq	411150 <sqrt@plt+0xf710>  // b.none
  410a9c:	ldr	x0, [sp, #40]
  410aa0:	ldr	w0, [x0]
  410aa4:	sxtw	x0, w0
  410aa8:	lsl	x0, x0, #3
  410aac:	ldr	x1, [sp, #80]
  410ab0:	add	x0, x1, x0
  410ab4:	ldr	x0, [x0]
  410ab8:	add	x0, x0, #0x2
  410abc:	ldrb	w0, [x0]
  410ac0:	cmp	w0, #0x0
  410ac4:	b.ne	410b00 <sqrt@plt+0xf0c0>  // b.any
  410ac8:	ldr	x0, [sp, #40]
  410acc:	ldr	w0, [x0]
  410ad0:	sxtw	x0, w0
  410ad4:	lsl	x0, x0, #3
  410ad8:	ldr	x1, [sp, #80]
  410adc:	add	x0, x1, x0
  410ae0:	ldr	x0, [x0]
  410ae4:	add	x0, x0, #0x1
  410ae8:	ldrb	w0, [x0]
  410aec:	mov	w1, w0
  410af0:	ldr	x0, [sp, #72]
  410af4:	bl	401770 <strchr@plt>
  410af8:	cmp	x0, #0x0
  410afc:	b.ne	411150 <sqrt@plt+0xf710>  // b.any
  410b00:	str	xzr, [sp, #176]
  410b04:	str	wzr, [sp, #172]
  410b08:	str	wzr, [sp, #168]
  410b0c:	mov	w0, #0xffffffff            	// #-1
  410b10:	str	w0, [sp, #164]
  410b14:	ldr	x0, [sp, #40]
  410b18:	ldr	x0, [x0, #32]
  410b1c:	str	x0, [sp, #192]
  410b20:	b	410b30 <sqrt@plt+0xf0f0>
  410b24:	ldr	x0, [sp, #192]
  410b28:	add	x0, x0, #0x1
  410b2c:	str	x0, [sp, #192]
  410b30:	ldr	x0, [sp, #192]
  410b34:	ldrb	w0, [x0]
  410b38:	cmp	w0, #0x0
  410b3c:	b.eq	410b50 <sqrt@plt+0xf110>  // b.none
  410b40:	ldr	x0, [sp, #192]
  410b44:	ldrb	w0, [x0]
  410b48:	cmp	w0, #0x3d
  410b4c:	b.ne	410b24 <sqrt@plt+0xf0e4>  // b.any
  410b50:	ldr	x0, [sp, #64]
  410b54:	str	x0, [sp, #184]
  410b58:	str	wzr, [sp, #160]
  410b5c:	b	410c70 <sqrt@plt+0xf230>
  410b60:	ldr	x0, [sp, #184]
  410b64:	ldr	x3, [x0]
  410b68:	ldr	x0, [sp, #40]
  410b6c:	ldr	x4, [x0, #32]
  410b70:	ldr	x0, [sp, #40]
  410b74:	ldr	x0, [x0, #32]
  410b78:	ldr	x1, [sp, #192]
  410b7c:	sub	x0, x1, x0
  410b80:	mov	x2, x0
  410b84:	mov	x1, x4
  410b88:	mov	x0, x3
  410b8c:	bl	401800 <strncmp@plt>
  410b90:	cmp	w0, #0x0
  410b94:	b.ne	410c58 <sqrt@plt+0xf218>  // b.any
  410b98:	ldr	x0, [sp, #40]
  410b9c:	ldr	x0, [x0, #32]
  410ba0:	ldr	x1, [sp, #192]
  410ba4:	sub	x0, x1, x0
  410ba8:	mov	w19, w0
  410bac:	ldr	x0, [sp, #184]
  410bb0:	ldr	x0, [x0]
  410bb4:	bl	4016e0 <strlen@plt>
  410bb8:	cmp	w19, w0
  410bbc:	b.ne	410bdc <sqrt@plt+0xf19c>  // b.any
  410bc0:	ldr	x0, [sp, #184]
  410bc4:	str	x0, [sp, #176]
  410bc8:	ldr	w0, [sp, #160]
  410bcc:	str	w0, [sp, #164]
  410bd0:	mov	w0, #0x1                   	// #1
  410bd4:	str	w0, [sp, #172]
  410bd8:	b	410c80 <sqrt@plt+0xf240>
  410bdc:	ldr	x0, [sp, #176]
  410be0:	cmp	x0, #0x0
  410be4:	b.ne	410bfc <sqrt@plt+0xf1bc>  // b.any
  410be8:	ldr	x0, [sp, #184]
  410bec:	str	x0, [sp, #176]
  410bf0:	ldr	w0, [sp, #160]
  410bf4:	str	w0, [sp, #164]
  410bf8:	b	410c58 <sqrt@plt+0xf218>
  410bfc:	ldr	w0, [sp, #88]
  410c00:	cmp	w0, #0x0
  410c04:	b.ne	410c50 <sqrt@plt+0xf210>  // b.any
  410c08:	ldr	x0, [sp, #176]
  410c0c:	ldr	w1, [x0, #8]
  410c10:	ldr	x0, [sp, #184]
  410c14:	ldr	w0, [x0, #8]
  410c18:	cmp	w1, w0
  410c1c:	b.ne	410c50 <sqrt@plt+0xf210>  // b.any
  410c20:	ldr	x0, [sp, #176]
  410c24:	ldr	x1, [x0, #16]
  410c28:	ldr	x0, [sp, #184]
  410c2c:	ldr	x0, [x0, #16]
  410c30:	cmp	x1, x0
  410c34:	b.ne	410c50 <sqrt@plt+0xf210>  // b.any
  410c38:	ldr	x0, [sp, #176]
  410c3c:	ldr	w1, [x0, #24]
  410c40:	ldr	x0, [sp, #184]
  410c44:	ldr	w0, [x0, #24]
  410c48:	cmp	w1, w0
  410c4c:	b.eq	410c58 <sqrt@plt+0xf218>  // b.none
  410c50:	mov	w0, #0x1                   	// #1
  410c54:	str	w0, [sp, #168]
  410c58:	ldr	x0, [sp, #184]
  410c5c:	add	x0, x0, #0x20
  410c60:	str	x0, [sp, #184]
  410c64:	ldr	w0, [sp, #160]
  410c68:	add	w0, w0, #0x1
  410c6c:	str	w0, [sp, #160]
  410c70:	ldr	x0, [sp, #184]
  410c74:	ldr	x0, [x0]
  410c78:	cmp	x0, #0x0
  410c7c:	b.ne	410b60 <sqrt@plt+0xf120>  // b.any
  410c80:	ldr	w0, [sp, #168]
  410c84:	cmp	w0, #0x0
  410c88:	b.eq	410d2c <sqrt@plt+0xf2ec>  // b.none
  410c8c:	ldr	w0, [sp, #172]
  410c90:	cmp	w0, #0x0
  410c94:	b.ne	410d2c <sqrt@plt+0xf2ec>  // b.any
  410c98:	ldr	w0, [sp, #204]
  410c9c:	cmp	w0, #0x0
  410ca0:	b.eq	410ce8 <sqrt@plt+0xf2a8>  // b.none
  410ca4:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410ca8:	add	x0, x0, #0x320
  410cac:	ldr	x4, [x0]
  410cb0:	ldr	x0, [sp, #80]
  410cb4:	ldr	x2, [x0]
  410cb8:	ldr	x0, [sp, #40]
  410cbc:	ldr	w0, [x0]
  410cc0:	sxtw	x0, w0
  410cc4:	lsl	x0, x0, #3
  410cc8:	ldr	x1, [sp, #80]
  410ccc:	add	x0, x1, x0
  410cd0:	ldr	x0, [x0]
  410cd4:	mov	x3, x0
  410cd8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3254>
  410cdc:	add	x1, x0, #0x298
  410ce0:	mov	x0, x4
  410ce4:	bl	4016f0 <fprintf@plt>
  410ce8:	ldr	x0, [sp, #40]
  410cec:	ldr	x19, [x0, #32]
  410cf0:	ldr	x0, [sp, #40]
  410cf4:	ldr	x0, [x0, #32]
  410cf8:	bl	4016e0 <strlen@plt>
  410cfc:	add	x1, x19, x0
  410d00:	ldr	x0, [sp, #40]
  410d04:	str	x1, [x0, #32]
  410d08:	ldr	x0, [sp, #40]
  410d0c:	ldr	w0, [x0]
  410d10:	add	w1, w0, #0x1
  410d14:	ldr	x0, [sp, #40]
  410d18:	str	w1, [x0]
  410d1c:	ldr	x0, [sp, #40]
  410d20:	str	wzr, [x0, #8]
  410d24:	mov	w0, #0x3f                  	// #63
  410d28:	b	4118d4 <sqrt@plt+0xfe94>
  410d2c:	ldr	x0, [sp, #176]
  410d30:	cmp	x0, #0x0
  410d34:	b.eq	410ffc <sqrt@plt+0xf5bc>  // b.none
  410d38:	ldr	w0, [sp, #164]
  410d3c:	str	w0, [sp, #160]
  410d40:	ldr	x0, [sp, #40]
  410d44:	ldr	w0, [x0]
  410d48:	add	w1, w0, #0x1
  410d4c:	ldr	x0, [sp, #40]
  410d50:	str	w1, [x0]
  410d54:	ldr	x0, [sp, #192]
  410d58:	ldrb	w0, [x0]
  410d5c:	cmp	w0, #0x0
  410d60:	b.eq	410e90 <sqrt@plt+0xf450>  // b.none
  410d64:	ldr	x0, [sp, #176]
  410d68:	ldr	w0, [x0, #8]
  410d6c:	cmp	w0, #0x0
  410d70:	b.eq	410d88 <sqrt@plt+0xf348>  // b.none
  410d74:	ldr	x0, [sp, #192]
  410d78:	add	x1, x0, #0x1
  410d7c:	ldr	x0, [sp, #40]
  410d80:	str	x1, [x0, #16]
  410d84:	b	410f8c <sqrt@plt+0xf54c>
  410d88:	ldr	w0, [sp, #204]
  410d8c:	cmp	w0, #0x0
  410d90:	b.eq	410e58 <sqrt@plt+0xf418>  // b.none
  410d94:	ldr	x0, [sp, #40]
  410d98:	ldr	w0, [x0]
  410d9c:	sxtw	x0, w0
  410da0:	lsl	x0, x0, #3
  410da4:	sub	x0, x0, #0x8
  410da8:	ldr	x1, [sp, #80]
  410dac:	add	x0, x1, x0
  410db0:	ldr	x0, [x0]
  410db4:	add	x0, x0, #0x1
  410db8:	ldrb	w0, [x0]
  410dbc:	cmp	w0, #0x2d
  410dc0:	b.ne	410dfc <sqrt@plt+0xf3bc>  // b.any
  410dc4:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410dc8:	add	x0, x0, #0x320
  410dcc:	ldr	x4, [x0]
  410dd0:	ldr	x0, [sp, #80]
  410dd4:	ldr	x1, [x0]
  410dd8:	ldr	x0, [sp, #176]
  410ddc:	ldr	x0, [x0]
  410de0:	mov	x3, x0
  410de4:	mov	x2, x1
  410de8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3254>
  410dec:	add	x1, x0, #0x2b8
  410df0:	mov	x0, x4
  410df4:	bl	4016f0 <fprintf@plt>
  410df8:	b	410e58 <sqrt@plt+0xf418>
  410dfc:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410e00:	add	x0, x0, #0x320
  410e04:	ldr	x5, [x0]
  410e08:	ldr	x0, [sp, #80]
  410e0c:	ldr	x2, [x0]
  410e10:	ldr	x0, [sp, #40]
  410e14:	ldr	w0, [x0]
  410e18:	sxtw	x0, w0
  410e1c:	lsl	x0, x0, #3
  410e20:	sub	x0, x0, #0x8
  410e24:	ldr	x1, [sp, #80]
  410e28:	add	x0, x1, x0
  410e2c:	ldr	x0, [x0]
  410e30:	ldrb	w0, [x0]
  410e34:	mov	w1, w0
  410e38:	ldr	x0, [sp, #176]
  410e3c:	ldr	x0, [x0]
  410e40:	mov	x4, x0
  410e44:	mov	w3, w1
  410e48:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3254>
  410e4c:	add	x1, x0, #0x2e8
  410e50:	mov	x0, x5
  410e54:	bl	4016f0 <fprintf@plt>
  410e58:	ldr	x0, [sp, #40]
  410e5c:	ldr	x19, [x0, #32]
  410e60:	ldr	x0, [sp, #40]
  410e64:	ldr	x0, [x0, #32]
  410e68:	bl	4016e0 <strlen@plt>
  410e6c:	add	x1, x19, x0
  410e70:	ldr	x0, [sp, #40]
  410e74:	str	x1, [x0, #32]
  410e78:	ldr	x0, [sp, #176]
  410e7c:	ldr	w1, [x0, #24]
  410e80:	ldr	x0, [sp, #40]
  410e84:	str	w1, [x0, #8]
  410e88:	mov	w0, #0x3f                  	// #63
  410e8c:	b	4118d4 <sqrt@plt+0xfe94>
  410e90:	ldr	x0, [sp, #176]
  410e94:	ldr	w0, [x0, #8]
  410e98:	cmp	w0, #0x1
  410e9c:	b.ne	410f8c <sqrt@plt+0xf54c>  // b.any
  410ea0:	ldr	x0, [sp, #40]
  410ea4:	ldr	w0, [x0]
  410ea8:	ldr	w1, [sp, #92]
  410eac:	cmp	w1, w0
  410eb0:	b.le	410ee8 <sqrt@plt+0xf4a8>
  410eb4:	ldr	x0, [sp, #40]
  410eb8:	ldr	w0, [x0]
  410ebc:	add	w2, w0, #0x1
  410ec0:	ldr	x1, [sp, #40]
  410ec4:	str	w2, [x1]
  410ec8:	sxtw	x0, w0
  410ecc:	lsl	x0, x0, #3
  410ed0:	ldr	x1, [sp, #80]
  410ed4:	add	x0, x1, x0
  410ed8:	ldr	x1, [x0]
  410edc:	ldr	x0, [sp, #40]
  410ee0:	str	x1, [x0, #16]
  410ee4:	b	410f8c <sqrt@plt+0xf54c>
  410ee8:	ldr	w0, [sp, #204]
  410eec:	cmp	w0, #0x0
  410ef0:	b.eq	410f3c <sqrt@plt+0xf4fc>  // b.none
  410ef4:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410ef8:	add	x0, x0, #0x320
  410efc:	ldr	x4, [x0]
  410f00:	ldr	x0, [sp, #80]
  410f04:	ldr	x2, [x0]
  410f08:	ldr	x0, [sp, #40]
  410f0c:	ldr	w0, [x0]
  410f10:	sxtw	x0, w0
  410f14:	lsl	x0, x0, #3
  410f18:	sub	x0, x0, #0x8
  410f1c:	ldr	x1, [sp, #80]
  410f20:	add	x0, x1, x0
  410f24:	ldr	x0, [x0]
  410f28:	mov	x3, x0
  410f2c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3254>
  410f30:	add	x1, x0, #0x318
  410f34:	mov	x0, x4
  410f38:	bl	4016f0 <fprintf@plt>
  410f3c:	ldr	x0, [sp, #40]
  410f40:	ldr	x19, [x0, #32]
  410f44:	ldr	x0, [sp, #40]
  410f48:	ldr	x0, [x0, #32]
  410f4c:	bl	4016e0 <strlen@plt>
  410f50:	add	x1, x19, x0
  410f54:	ldr	x0, [sp, #40]
  410f58:	str	x1, [x0, #32]
  410f5c:	ldr	x0, [sp, #176]
  410f60:	ldr	w1, [x0, #24]
  410f64:	ldr	x0, [sp, #40]
  410f68:	str	w1, [x0, #8]
  410f6c:	ldr	x0, [sp, #72]
  410f70:	ldrb	w0, [x0]
  410f74:	cmp	w0, #0x3a
  410f78:	b.ne	410f84 <sqrt@plt+0xf544>  // b.any
  410f7c:	mov	w0, #0x3a                  	// #58
  410f80:	b	4118d4 <sqrt@plt+0xfe94>
  410f84:	mov	w0, #0x3f                  	// #63
  410f88:	b	4118d4 <sqrt@plt+0xfe94>
  410f8c:	ldr	x0, [sp, #40]
  410f90:	ldr	x19, [x0, #32]
  410f94:	ldr	x0, [sp, #40]
  410f98:	ldr	x0, [x0, #32]
  410f9c:	bl	4016e0 <strlen@plt>
  410fa0:	add	x1, x19, x0
  410fa4:	ldr	x0, [sp, #40]
  410fa8:	str	x1, [x0, #32]
  410fac:	ldr	x0, [sp, #56]
  410fb0:	cmp	x0, #0x0
  410fb4:	b.eq	410fc4 <sqrt@plt+0xf584>  // b.none
  410fb8:	ldr	x0, [sp, #56]
  410fbc:	ldr	w1, [sp, #160]
  410fc0:	str	w1, [x0]
  410fc4:	ldr	x0, [sp, #176]
  410fc8:	ldr	x0, [x0, #16]
  410fcc:	cmp	x0, #0x0
  410fd0:	b.eq	410ff0 <sqrt@plt+0xf5b0>  // b.none
  410fd4:	ldr	x0, [sp, #176]
  410fd8:	ldr	x0, [x0, #16]
  410fdc:	ldr	x1, [sp, #176]
  410fe0:	ldr	w1, [x1, #24]
  410fe4:	str	w1, [x0]
  410fe8:	mov	w0, #0x0                   	// #0
  410fec:	b	4118d4 <sqrt@plt+0xfe94>
  410ff0:	ldr	x0, [sp, #176]
  410ff4:	ldr	w0, [x0, #24]
  410ff8:	b	4118d4 <sqrt@plt+0xfe94>
  410ffc:	ldr	w0, [sp, #88]
  411000:	cmp	w0, #0x0
  411004:	b.eq	411054 <sqrt@plt+0xf614>  // b.none
  411008:	ldr	x0, [sp, #40]
  41100c:	ldr	w0, [x0]
  411010:	sxtw	x0, w0
  411014:	lsl	x0, x0, #3
  411018:	ldr	x1, [sp, #80]
  41101c:	add	x0, x1, x0
  411020:	ldr	x0, [x0]
  411024:	add	x0, x0, #0x1
  411028:	ldrb	w0, [x0]
  41102c:	cmp	w0, #0x2d
  411030:	b.eq	411054 <sqrt@plt+0xf614>  // b.none
  411034:	ldr	x0, [sp, #40]
  411038:	ldr	x0, [x0, #32]
  41103c:	ldrb	w0, [x0]
  411040:	mov	w1, w0
  411044:	ldr	x0, [sp, #72]
  411048:	bl	401770 <strchr@plt>
  41104c:	cmp	x0, #0x0
  411050:	b.ne	411150 <sqrt@plt+0xf710>  // b.any
  411054:	ldr	w0, [sp, #204]
  411058:	cmp	w0, #0x0
  41105c:	b.eq	41111c <sqrt@plt+0xf6dc>  // b.none
  411060:	ldr	x0, [sp, #40]
  411064:	ldr	w0, [x0]
  411068:	sxtw	x0, w0
  41106c:	lsl	x0, x0, #3
  411070:	ldr	x1, [sp, #80]
  411074:	add	x0, x1, x0
  411078:	ldr	x0, [x0]
  41107c:	add	x0, x0, #0x1
  411080:	ldrb	w0, [x0]
  411084:	cmp	w0, #0x2d
  411088:	b.ne	4110c4 <sqrt@plt+0xf684>  // b.any
  41108c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  411090:	add	x0, x0, #0x320
  411094:	ldr	x4, [x0]
  411098:	ldr	x0, [sp, #80]
  41109c:	ldr	x1, [x0]
  4110a0:	ldr	x0, [sp, #40]
  4110a4:	ldr	x0, [x0, #32]
  4110a8:	mov	x3, x0
  4110ac:	mov	x2, x1
  4110b0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3254>
  4110b4:	add	x1, x0, #0x340
  4110b8:	mov	x0, x4
  4110bc:	bl	4016f0 <fprintf@plt>
  4110c0:	b	41111c <sqrt@plt+0xf6dc>
  4110c4:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4110c8:	add	x0, x0, #0x320
  4110cc:	ldr	x5, [x0]
  4110d0:	ldr	x0, [sp, #80]
  4110d4:	ldr	x2, [x0]
  4110d8:	ldr	x0, [sp, #40]
  4110dc:	ldr	w0, [x0]
  4110e0:	sxtw	x0, w0
  4110e4:	lsl	x0, x0, #3
  4110e8:	ldr	x1, [sp, #80]
  4110ec:	add	x0, x1, x0
  4110f0:	ldr	x0, [x0]
  4110f4:	ldrb	w0, [x0]
  4110f8:	mov	w1, w0
  4110fc:	ldr	x0, [sp, #40]
  411100:	ldr	x0, [x0, #32]
  411104:	mov	x4, x0
  411108:	mov	w3, w1
  41110c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3254>
  411110:	add	x1, x0, #0x360
  411114:	mov	x0, x5
  411118:	bl	4016f0 <fprintf@plt>
  41111c:	ldr	x0, [sp, #40]
  411120:	adrp	x1, 417000 <_ZdlPvm@@Base+0x3254>
  411124:	add	x1, x1, #0x380
  411128:	str	x1, [x0, #32]
  41112c:	ldr	x0, [sp, #40]
  411130:	ldr	w0, [x0]
  411134:	add	w1, w0, #0x1
  411138:	ldr	x0, [sp, #40]
  41113c:	str	w1, [x0]
  411140:	ldr	x0, [sp, #40]
  411144:	str	wzr, [x0, #8]
  411148:	mov	w0, #0x3f                  	// #63
  41114c:	b	4118d4 <sqrt@plt+0xfe94>
  411150:	ldr	x0, [sp, #40]
  411154:	ldr	x0, [x0, #32]
  411158:	add	x2, x0, #0x1
  41115c:	ldr	x1, [sp, #40]
  411160:	str	x2, [x1, #32]
  411164:	ldrb	w0, [x0]
  411168:	strb	w0, [sp, #159]
  41116c:	ldrb	w0, [sp, #159]
  411170:	mov	w1, w0
  411174:	ldr	x0, [sp, #72]
  411178:	bl	401770 <strchr@plt>
  41117c:	str	x0, [sp, #104]
  411180:	ldr	x0, [sp, #40]
  411184:	ldr	x0, [x0, #32]
  411188:	ldrb	w0, [x0]
  41118c:	cmp	w0, #0x0
  411190:	b.ne	4111a8 <sqrt@plt+0xf768>  // b.any
  411194:	ldr	x0, [sp, #40]
  411198:	ldr	w0, [x0]
  41119c:	add	w1, w0, #0x1
  4111a0:	ldr	x0, [sp, #40]
  4111a4:	str	w1, [x0]
  4111a8:	ldr	x0, [sp, #104]
  4111ac:	cmp	x0, #0x0
  4111b0:	b.eq	4111c0 <sqrt@plt+0xf780>  // b.none
  4111b4:	ldrb	w0, [sp, #159]
  4111b8:	cmp	w0, #0x3a
  4111bc:	b.ne	411254 <sqrt@plt+0xf814>  // b.any
  4111c0:	ldr	w0, [sp, #204]
  4111c4:	cmp	w0, #0x0
  4111c8:	b.eq	411240 <sqrt@plt+0xf800>  // b.none
  4111cc:	ldr	x0, [sp, #40]
  4111d0:	ldr	w0, [x0, #44]
  4111d4:	cmp	w0, #0x0
  4111d8:	b.eq	411210 <sqrt@plt+0xf7d0>  // b.none
  4111dc:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4111e0:	add	x0, x0, #0x320
  4111e4:	ldr	x4, [x0]
  4111e8:	ldr	x0, [sp, #80]
  4111ec:	ldr	x0, [x0]
  4111f0:	ldrb	w1, [sp, #159]
  4111f4:	mov	w3, w1
  4111f8:	mov	x2, x0
  4111fc:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3254>
  411200:	add	x1, x0, #0x388
  411204:	mov	x0, x4
  411208:	bl	4016f0 <fprintf@plt>
  41120c:	b	411240 <sqrt@plt+0xf800>
  411210:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  411214:	add	x0, x0, #0x320
  411218:	ldr	x4, [x0]
  41121c:	ldr	x0, [sp, #80]
  411220:	ldr	x0, [x0]
  411224:	ldrb	w1, [sp, #159]
  411228:	mov	w3, w1
  41122c:	mov	x2, x0
  411230:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3254>
  411234:	add	x1, x0, #0x3a8
  411238:	mov	x0, x4
  41123c:	bl	4016f0 <fprintf@plt>
  411240:	ldrb	w1, [sp, #159]
  411244:	ldr	x0, [sp, #40]
  411248:	str	w1, [x0, #8]
  41124c:	mov	w0, #0x3f                  	// #63
  411250:	b	4118d4 <sqrt@plt+0xfe94>
  411254:	ldr	x0, [sp, #104]
  411258:	ldrb	w0, [x0]
  41125c:	cmp	w0, #0x57
  411260:	b.ne	411760 <sqrt@plt+0xfd20>  // b.any
  411264:	ldr	x0, [sp, #104]
  411268:	add	x0, x0, #0x1
  41126c:	ldrb	w0, [x0]
  411270:	cmp	w0, #0x3b
  411274:	b.ne	411760 <sqrt@plt+0xfd20>  // b.any
  411278:	str	xzr, [sp, #128]
  41127c:	str	wzr, [sp, #124]
  411280:	str	wzr, [sp, #120]
  411284:	str	wzr, [sp, #116]
  411288:	ldr	x0, [sp, #40]
  41128c:	ldr	x0, [x0, #32]
  411290:	ldrb	w0, [x0]
  411294:	cmp	w0, #0x0
  411298:	b.eq	4112c4 <sqrt@plt+0xf884>  // b.none
  41129c:	ldr	x0, [sp, #40]
  4112a0:	ldr	x1, [x0, #32]
  4112a4:	ldr	x0, [sp, #40]
  4112a8:	str	x1, [x0, #16]
  4112ac:	ldr	x0, [sp, #40]
  4112b0:	ldr	w0, [x0]
  4112b4:	add	w1, w0, #0x1
  4112b8:	ldr	x0, [sp, #40]
  4112bc:	str	w1, [x0]
  4112c0:	b	41137c <sqrt@plt+0xf93c>
  4112c4:	ldr	x0, [sp, #40]
  4112c8:	ldr	w0, [x0]
  4112cc:	ldr	w1, [sp, #92]
  4112d0:	cmp	w1, w0
  4112d4:	b.ne	41134c <sqrt@plt+0xf90c>  // b.any
  4112d8:	ldr	w0, [sp, #204]
  4112dc:	cmp	w0, #0x0
  4112e0:	b.eq	411314 <sqrt@plt+0xf8d4>  // b.none
  4112e4:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4112e8:	add	x0, x0, #0x320
  4112ec:	ldr	x4, [x0]
  4112f0:	ldr	x0, [sp, #80]
  4112f4:	ldr	x0, [x0]
  4112f8:	ldrb	w1, [sp, #159]
  4112fc:	mov	w3, w1
  411300:	mov	x2, x0
  411304:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3254>
  411308:	add	x1, x0, #0x3c8
  41130c:	mov	x0, x4
  411310:	bl	4016f0 <fprintf@plt>
  411314:	ldrb	w1, [sp, #159]
  411318:	ldr	x0, [sp, #40]
  41131c:	str	w1, [x0, #8]
  411320:	ldr	x0, [sp, #72]
  411324:	ldrb	w0, [x0]
  411328:	cmp	w0, #0x3a
  41132c:	b.ne	41133c <sqrt@plt+0xf8fc>  // b.any
  411330:	mov	w0, #0x3a                  	// #58
  411334:	strb	w0, [sp, #159]
  411338:	b	411344 <sqrt@plt+0xf904>
  41133c:	mov	w0, #0x3f                  	// #63
  411340:	strb	w0, [sp, #159]
  411344:	ldrb	w0, [sp, #159]
  411348:	b	4118d4 <sqrt@plt+0xfe94>
  41134c:	ldr	x0, [sp, #40]
  411350:	ldr	w0, [x0]
  411354:	add	w2, w0, #0x1
  411358:	ldr	x1, [sp, #40]
  41135c:	str	w2, [x1]
  411360:	sxtw	x0, w0
  411364:	lsl	x0, x0, #3
  411368:	ldr	x1, [sp, #80]
  41136c:	add	x0, x1, x0
  411370:	ldr	x1, [x0]
  411374:	ldr	x0, [sp, #40]
  411378:	str	x1, [x0, #16]
  41137c:	ldr	x0, [sp, #40]
  411380:	ldr	x0, [x0, #16]
  411384:	str	x0, [sp, #144]
  411388:	ldr	x0, [sp, #40]
  41138c:	ldr	x1, [sp, #144]
  411390:	str	x1, [x0, #32]
  411394:	b	4113a4 <sqrt@plt+0xf964>
  411398:	ldr	x0, [sp, #144]
  41139c:	add	x0, x0, #0x1
  4113a0:	str	x0, [sp, #144]
  4113a4:	ldr	x0, [sp, #144]
  4113a8:	ldrb	w0, [x0]
  4113ac:	cmp	w0, #0x0
  4113b0:	b.eq	4113c4 <sqrt@plt+0xf984>  // b.none
  4113b4:	ldr	x0, [sp, #144]
  4113b8:	ldrb	w0, [x0]
  4113bc:	cmp	w0, #0x3d
  4113c0:	b.ne	411398 <sqrt@plt+0xf958>  // b.any
  4113c4:	ldr	x0, [sp, #64]
  4113c8:	str	x0, [sp, #136]
  4113cc:	str	wzr, [sp, #112]
  4113d0:	b	411490 <sqrt@plt+0xfa50>
  4113d4:	ldr	x0, [sp, #136]
  4113d8:	ldr	x3, [x0]
  4113dc:	ldr	x0, [sp, #40]
  4113e0:	ldr	x4, [x0, #32]
  4113e4:	ldr	x0, [sp, #40]
  4113e8:	ldr	x0, [x0, #32]
  4113ec:	ldr	x1, [sp, #144]
  4113f0:	sub	x0, x1, x0
  4113f4:	mov	x2, x0
  4113f8:	mov	x1, x4
  4113fc:	mov	x0, x3
  411400:	bl	401800 <strncmp@plt>
  411404:	cmp	w0, #0x0
  411408:	b.ne	411478 <sqrt@plt+0xfa38>  // b.any
  41140c:	ldr	x0, [sp, #40]
  411410:	ldr	x0, [x0, #32]
  411414:	ldr	x1, [sp, #144]
  411418:	sub	x0, x1, x0
  41141c:	mov	w19, w0
  411420:	ldr	x0, [sp, #136]
  411424:	ldr	x0, [x0]
  411428:	bl	4016e0 <strlen@plt>
  41142c:	cmp	x19, x0
  411430:	b.ne	411450 <sqrt@plt+0xfa10>  // b.any
  411434:	ldr	x0, [sp, #136]
  411438:	str	x0, [sp, #128]
  41143c:	ldr	w0, [sp, #112]
  411440:	str	w0, [sp, #116]
  411444:	mov	w0, #0x1                   	// #1
  411448:	str	w0, [sp, #124]
  41144c:	b	4114a0 <sqrt@plt+0xfa60>
  411450:	ldr	x0, [sp, #128]
  411454:	cmp	x0, #0x0
  411458:	b.ne	411470 <sqrt@plt+0xfa30>  // b.any
  41145c:	ldr	x0, [sp, #136]
  411460:	str	x0, [sp, #128]
  411464:	ldr	w0, [sp, #112]
  411468:	str	w0, [sp, #116]
  41146c:	b	411478 <sqrt@plt+0xfa38>
  411470:	mov	w0, #0x1                   	// #1
  411474:	str	w0, [sp, #120]
  411478:	ldr	x0, [sp, #136]
  41147c:	add	x0, x0, #0x20
  411480:	str	x0, [sp, #136]
  411484:	ldr	w0, [sp, #112]
  411488:	add	w0, w0, #0x1
  41148c:	str	w0, [sp, #112]
  411490:	ldr	x0, [sp, #136]
  411494:	ldr	x0, [x0]
  411498:	cmp	x0, #0x0
  41149c:	b.ne	4113d4 <sqrt@plt+0xf994>  // b.any
  4114a0:	ldr	w0, [sp, #120]
  4114a4:	cmp	w0, #0x0
  4114a8:	b.eq	411544 <sqrt@plt+0xfb04>  // b.none
  4114ac:	ldr	w0, [sp, #124]
  4114b0:	cmp	w0, #0x0
  4114b4:	b.ne	411544 <sqrt@plt+0xfb04>  // b.any
  4114b8:	ldr	w0, [sp, #204]
  4114bc:	cmp	w0, #0x0
  4114c0:	b.eq	411508 <sqrt@plt+0xfac8>  // b.none
  4114c4:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4114c8:	add	x0, x0, #0x320
  4114cc:	ldr	x4, [x0]
  4114d0:	ldr	x0, [sp, #80]
  4114d4:	ldr	x2, [x0]
  4114d8:	ldr	x0, [sp, #40]
  4114dc:	ldr	w0, [x0]
  4114e0:	sxtw	x0, w0
  4114e4:	lsl	x0, x0, #3
  4114e8:	ldr	x1, [sp, #80]
  4114ec:	add	x0, x1, x0
  4114f0:	ldr	x0, [x0]
  4114f4:	mov	x3, x0
  4114f8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3254>
  4114fc:	add	x1, x0, #0x3f0
  411500:	mov	x0, x4
  411504:	bl	4016f0 <fprintf@plt>
  411508:	ldr	x0, [sp, #40]
  41150c:	ldr	x19, [x0, #32]
  411510:	ldr	x0, [sp, #40]
  411514:	ldr	x0, [x0, #32]
  411518:	bl	4016e0 <strlen@plt>
  41151c:	add	x1, x19, x0
  411520:	ldr	x0, [sp, #40]
  411524:	str	x1, [x0, #32]
  411528:	ldr	x0, [sp, #40]
  41152c:	ldr	w0, [x0]
  411530:	add	w1, w0, #0x1
  411534:	ldr	x0, [sp, #40]
  411538:	str	w1, [x0]
  41153c:	mov	w0, #0x3f                  	// #63
  411540:	b	4118d4 <sqrt@plt+0xfe94>
  411544:	ldr	x0, [sp, #128]
  411548:	cmp	x0, #0x0
  41154c:	b.eq	411750 <sqrt@plt+0xfd10>  // b.none
  411550:	ldr	w0, [sp, #116]
  411554:	str	w0, [sp, #112]
  411558:	ldr	x0, [sp, #144]
  41155c:	ldrb	w0, [x0]
  411560:	cmp	w0, #0x0
  411564:	b.eq	4115f4 <sqrt@plt+0xfbb4>  // b.none
  411568:	ldr	x0, [sp, #128]
  41156c:	ldr	w0, [x0, #8]
  411570:	cmp	w0, #0x0
  411574:	b.eq	41158c <sqrt@plt+0xfb4c>  // b.none
  411578:	ldr	x0, [sp, #144]
  41157c:	add	x1, x0, #0x1
  411580:	ldr	x0, [sp, #40]
  411584:	str	x1, [x0, #16]
  411588:	b	4116e0 <sqrt@plt+0xfca0>
  41158c:	ldr	w0, [sp, #204]
  411590:	cmp	w0, #0x0
  411594:	b.eq	4115cc <sqrt@plt+0xfb8c>  // b.none
  411598:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  41159c:	add	x0, x0, #0x320
  4115a0:	ldr	x4, [x0]
  4115a4:	ldr	x0, [sp, #80]
  4115a8:	ldr	x1, [x0]
  4115ac:	ldr	x0, [sp, #128]
  4115b0:	ldr	x0, [x0]
  4115b4:	mov	x3, x0
  4115b8:	mov	x2, x1
  4115bc:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3254>
  4115c0:	add	x1, x0, #0x418
  4115c4:	mov	x0, x4
  4115c8:	bl	4016f0 <fprintf@plt>
  4115cc:	ldr	x0, [sp, #40]
  4115d0:	ldr	x19, [x0, #32]
  4115d4:	ldr	x0, [sp, #40]
  4115d8:	ldr	x0, [x0, #32]
  4115dc:	bl	4016e0 <strlen@plt>
  4115e0:	add	x1, x19, x0
  4115e4:	ldr	x0, [sp, #40]
  4115e8:	str	x1, [x0, #32]
  4115ec:	mov	w0, #0x3f                  	// #63
  4115f0:	b	4118d4 <sqrt@plt+0xfe94>
  4115f4:	ldr	x0, [sp, #128]
  4115f8:	ldr	w0, [x0, #8]
  4115fc:	cmp	w0, #0x1
  411600:	b.ne	4116e0 <sqrt@plt+0xfca0>  // b.any
  411604:	ldr	x0, [sp, #40]
  411608:	ldr	w0, [x0]
  41160c:	ldr	w1, [sp, #92]
  411610:	cmp	w1, w0
  411614:	b.le	41164c <sqrt@plt+0xfc0c>
  411618:	ldr	x0, [sp, #40]
  41161c:	ldr	w0, [x0]
  411620:	add	w2, w0, #0x1
  411624:	ldr	x1, [sp, #40]
  411628:	str	w2, [x1]
  41162c:	sxtw	x0, w0
  411630:	lsl	x0, x0, #3
  411634:	ldr	x1, [sp, #80]
  411638:	add	x0, x1, x0
  41163c:	ldr	x1, [x0]
  411640:	ldr	x0, [sp, #40]
  411644:	str	x1, [x0, #16]
  411648:	b	4116e0 <sqrt@plt+0xfca0>
  41164c:	ldr	w0, [sp, #204]
  411650:	cmp	w0, #0x0
  411654:	b.eq	4116a0 <sqrt@plt+0xfc60>  // b.none
  411658:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  41165c:	add	x0, x0, #0x320
  411660:	ldr	x4, [x0]
  411664:	ldr	x0, [sp, #80]
  411668:	ldr	x2, [x0]
  41166c:	ldr	x0, [sp, #40]
  411670:	ldr	w0, [x0]
  411674:	sxtw	x0, w0
  411678:	lsl	x0, x0, #3
  41167c:	sub	x0, x0, #0x8
  411680:	ldr	x1, [sp, #80]
  411684:	add	x0, x1, x0
  411688:	ldr	x0, [x0]
  41168c:	mov	x3, x0
  411690:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3254>
  411694:	add	x1, x0, #0x318
  411698:	mov	x0, x4
  41169c:	bl	4016f0 <fprintf@plt>
  4116a0:	ldr	x0, [sp, #40]
  4116a4:	ldr	x19, [x0, #32]
  4116a8:	ldr	x0, [sp, #40]
  4116ac:	ldr	x0, [x0, #32]
  4116b0:	bl	4016e0 <strlen@plt>
  4116b4:	add	x1, x19, x0
  4116b8:	ldr	x0, [sp, #40]
  4116bc:	str	x1, [x0, #32]
  4116c0:	ldr	x0, [sp, #72]
  4116c4:	ldrb	w0, [x0]
  4116c8:	cmp	w0, #0x3a
  4116cc:	b.ne	4116d8 <sqrt@plt+0xfc98>  // b.any
  4116d0:	mov	w0, #0x3a                  	// #58
  4116d4:	b	4118d4 <sqrt@plt+0xfe94>
  4116d8:	mov	w0, #0x3f                  	// #63
  4116dc:	b	4118d4 <sqrt@plt+0xfe94>
  4116e0:	ldr	x0, [sp, #40]
  4116e4:	ldr	x19, [x0, #32]
  4116e8:	ldr	x0, [sp, #40]
  4116ec:	ldr	x0, [x0, #32]
  4116f0:	bl	4016e0 <strlen@plt>
  4116f4:	add	x1, x19, x0
  4116f8:	ldr	x0, [sp, #40]
  4116fc:	str	x1, [x0, #32]
  411700:	ldr	x0, [sp, #56]
  411704:	cmp	x0, #0x0
  411708:	b.eq	411718 <sqrt@plt+0xfcd8>  // b.none
  41170c:	ldr	x0, [sp, #56]
  411710:	ldr	w1, [sp, #112]
  411714:	str	w1, [x0]
  411718:	ldr	x0, [sp, #128]
  41171c:	ldr	x0, [x0, #16]
  411720:	cmp	x0, #0x0
  411724:	b.eq	411744 <sqrt@plt+0xfd04>  // b.none
  411728:	ldr	x0, [sp, #128]
  41172c:	ldr	x0, [x0, #16]
  411730:	ldr	x1, [sp, #128]
  411734:	ldr	w1, [x1, #24]
  411738:	str	w1, [x0]
  41173c:	mov	w0, #0x0                   	// #0
  411740:	b	4118d4 <sqrt@plt+0xfe94>
  411744:	ldr	x0, [sp, #128]
  411748:	ldr	w0, [x0, #24]
  41174c:	b	4118d4 <sqrt@plt+0xfe94>
  411750:	ldr	x0, [sp, #40]
  411754:	str	xzr, [x0, #32]
  411758:	mov	w0, #0x57                  	// #87
  41175c:	b	4118d4 <sqrt@plt+0xfe94>
  411760:	ldr	x0, [sp, #104]
  411764:	add	x0, x0, #0x1
  411768:	ldrb	w0, [x0]
  41176c:	cmp	w0, #0x3a
  411770:	b.ne	4118d0 <sqrt@plt+0xfe90>  // b.any
  411774:	ldr	x0, [sp, #104]
  411778:	add	x0, x0, #0x2
  41177c:	ldrb	w0, [x0]
  411780:	cmp	w0, #0x3a
  411784:	b.ne	4117d8 <sqrt@plt+0xfd98>  // b.any
  411788:	ldr	x0, [sp, #40]
  41178c:	ldr	x0, [x0, #32]
  411790:	ldrb	w0, [x0]
  411794:	cmp	w0, #0x0
  411798:	b.eq	4117c4 <sqrt@plt+0xfd84>  // b.none
  41179c:	ldr	x0, [sp, #40]
  4117a0:	ldr	x1, [x0, #32]
  4117a4:	ldr	x0, [sp, #40]
  4117a8:	str	x1, [x0, #16]
  4117ac:	ldr	x0, [sp, #40]
  4117b0:	ldr	w0, [x0]
  4117b4:	add	w1, w0, #0x1
  4117b8:	ldr	x0, [sp, #40]
  4117bc:	str	w1, [x0]
  4117c0:	b	4117cc <sqrt@plt+0xfd8c>
  4117c4:	ldr	x0, [sp, #40]
  4117c8:	str	xzr, [x0, #16]
  4117cc:	ldr	x0, [sp, #40]
  4117d0:	str	xzr, [x0, #32]
  4117d4:	b	4118d0 <sqrt@plt+0xfe90>
  4117d8:	ldr	x0, [sp, #40]
  4117dc:	ldr	x0, [x0, #32]
  4117e0:	ldrb	w0, [x0]
  4117e4:	cmp	w0, #0x0
  4117e8:	b.eq	411814 <sqrt@plt+0xfdd4>  // b.none
  4117ec:	ldr	x0, [sp, #40]
  4117f0:	ldr	x1, [x0, #32]
  4117f4:	ldr	x0, [sp, #40]
  4117f8:	str	x1, [x0, #16]
  4117fc:	ldr	x0, [sp, #40]
  411800:	ldr	w0, [x0]
  411804:	add	w1, w0, #0x1
  411808:	ldr	x0, [sp, #40]
  41180c:	str	w1, [x0]
  411810:	b	4118c8 <sqrt@plt+0xfe88>
  411814:	ldr	x0, [sp, #40]
  411818:	ldr	w0, [x0]
  41181c:	ldr	w1, [sp, #92]
  411820:	cmp	w1, w0
  411824:	b.ne	411898 <sqrt@plt+0xfe58>  // b.any
  411828:	ldr	w0, [sp, #204]
  41182c:	cmp	w0, #0x0
  411830:	b.eq	411864 <sqrt@plt+0xfe24>  // b.none
  411834:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  411838:	add	x0, x0, #0x320
  41183c:	ldr	x4, [x0]
  411840:	ldr	x0, [sp, #80]
  411844:	ldr	x0, [x0]
  411848:	ldrb	w1, [sp, #159]
  41184c:	mov	w3, w1
  411850:	mov	x2, x0
  411854:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3254>
  411858:	add	x1, x0, #0x3c8
  41185c:	mov	x0, x4
  411860:	bl	4016f0 <fprintf@plt>
  411864:	ldrb	w1, [sp, #159]
  411868:	ldr	x0, [sp, #40]
  41186c:	str	w1, [x0, #8]
  411870:	ldr	x0, [sp, #72]
  411874:	ldrb	w0, [x0]
  411878:	cmp	w0, #0x3a
  41187c:	b.ne	41188c <sqrt@plt+0xfe4c>  // b.any
  411880:	mov	w0, #0x3a                  	// #58
  411884:	strb	w0, [sp, #159]
  411888:	b	4118c8 <sqrt@plt+0xfe88>
  41188c:	mov	w0, #0x3f                  	// #63
  411890:	strb	w0, [sp, #159]
  411894:	b	4118c8 <sqrt@plt+0xfe88>
  411898:	ldr	x0, [sp, #40]
  41189c:	ldr	w0, [x0]
  4118a0:	add	w2, w0, #0x1
  4118a4:	ldr	x1, [sp, #40]
  4118a8:	str	w2, [x1]
  4118ac:	sxtw	x0, w0
  4118b0:	lsl	x0, x0, #3
  4118b4:	ldr	x1, [sp, #80]
  4118b8:	add	x0, x1, x0
  4118bc:	ldr	x1, [x0]
  4118c0:	ldr	x0, [sp, #40]
  4118c4:	str	x1, [x0, #16]
  4118c8:	ldr	x0, [sp, #40]
  4118cc:	str	xzr, [x0, #32]
  4118d0:	ldrb	w0, [sp, #159]
  4118d4:	ldr	x19, [sp, #16]
  4118d8:	ldp	x29, x30, [sp], #208
  4118dc:	ret
  4118e0:	stp	x29, x30, [sp, #-80]!
  4118e4:	mov	x29, sp
  4118e8:	str	w0, [sp, #60]
  4118ec:	str	x1, [sp, #48]
  4118f0:	str	x2, [sp, #40]
  4118f4:	str	x3, [sp, #32]
  4118f8:	str	x4, [sp, #24]
  4118fc:	str	w5, [sp, #56]
  411900:	str	w6, [sp, #20]
  411904:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411908:	add	x0, x0, #0x6ec
  41190c:	ldr	w1, [x0]
  411910:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  411914:	add	x0, x0, #0x98
  411918:	str	w1, [x0]
  41191c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411920:	add	x0, x0, #0x6f0
  411924:	ldr	w1, [x0]
  411928:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  41192c:	add	x0, x0, #0x98
  411930:	str	w1, [x0, #4]
  411934:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  411938:	add	x7, x0, #0x98
  41193c:	ldr	w6, [sp, #20]
  411940:	ldr	w5, [sp, #56]
  411944:	ldr	x4, [sp, #24]
  411948:	ldr	x3, [sp, #32]
  41194c:	ldr	x2, [sp, #40]
  411950:	ldr	x1, [sp, #48]
  411954:	ldr	w0, [sp, #60]
  411958:	bl	4105d8 <sqrt@plt+0xeb98>
  41195c:	str	w0, [sp, #76]
  411960:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  411964:	add	x0, x0, #0x98
  411968:	ldr	w1, [x0]
  41196c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  411970:	add	x0, x0, #0x6ec
  411974:	str	w1, [x0]
  411978:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  41197c:	add	x0, x0, #0x98
  411980:	ldr	x1, [x0, #16]
  411984:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  411988:	add	x0, x0, #0x570
  41198c:	str	x1, [x0]
  411990:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  411994:	add	x0, x0, #0x98
  411998:	ldr	w1, [x0, #8]
  41199c:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4119a0:	add	x0, x0, #0x6f4
  4119a4:	str	w1, [x0]
  4119a8:	ldr	w0, [sp, #76]
  4119ac:	ldp	x29, x30, [sp], #80
  4119b0:	ret
  4119b4:	stp	x29, x30, [sp, #-48]!
  4119b8:	mov	x29, sp
  4119bc:	str	w0, [sp, #44]
  4119c0:	str	x1, [sp, #32]
  4119c4:	str	x2, [sp, #24]
  4119c8:	mov	w6, #0x1                   	// #1
  4119cc:	mov	w5, #0x0                   	// #0
  4119d0:	mov	x4, #0x0                   	// #0
  4119d4:	mov	x3, #0x0                   	// #0
  4119d8:	ldr	x2, [sp, #24]
  4119dc:	ldr	x1, [sp, #32]
  4119e0:	ldr	w0, [sp, #44]
  4119e4:	bl	4118e0 <sqrt@plt+0xfea0>
  4119e8:	ldp	x29, x30, [sp], #48
  4119ec:	ret
  4119f0:	stp	x29, x30, [sp, #-64]!
  4119f4:	mov	x29, sp
  4119f8:	str	w0, [sp, #60]
  4119fc:	str	x1, [sp, #48]
  411a00:	str	x2, [sp, #40]
  411a04:	str	x3, [sp, #32]
  411a08:	str	x4, [sp, #24]
  411a0c:	mov	w6, #0x0                   	// #0
  411a10:	mov	w5, #0x0                   	// #0
  411a14:	ldr	x4, [sp, #24]
  411a18:	ldr	x3, [sp, #32]
  411a1c:	ldr	x2, [sp, #40]
  411a20:	ldr	x1, [sp, #48]
  411a24:	ldr	w0, [sp, #60]
  411a28:	bl	4118e0 <sqrt@plt+0xfea0>
  411a2c:	ldp	x29, x30, [sp], #64
  411a30:	ret
  411a34:	stp	x29, x30, [sp, #-64]!
  411a38:	mov	x29, sp
  411a3c:	str	w0, [sp, #60]
  411a40:	str	x1, [sp, #48]
  411a44:	str	x2, [sp, #40]
  411a48:	str	x3, [sp, #32]
  411a4c:	str	x4, [sp, #24]
  411a50:	str	x5, [sp, #16]
  411a54:	ldr	x7, [sp, #16]
  411a58:	mov	w6, #0x0                   	// #0
  411a5c:	mov	w5, #0x0                   	// #0
  411a60:	ldr	x4, [sp, #24]
  411a64:	ldr	x3, [sp, #32]
  411a68:	ldr	x2, [sp, #40]
  411a6c:	ldr	x1, [sp, #48]
  411a70:	ldr	w0, [sp, #60]
  411a74:	bl	4105d8 <sqrt@plt+0xeb98>
  411a78:	ldp	x29, x30, [sp], #64
  411a7c:	ret
  411a80:	stp	x29, x30, [sp, #-64]!
  411a84:	mov	x29, sp
  411a88:	str	w0, [sp, #60]
  411a8c:	str	x1, [sp, #48]
  411a90:	str	x2, [sp, #40]
  411a94:	str	x3, [sp, #32]
  411a98:	str	x4, [sp, #24]
  411a9c:	mov	w6, #0x0                   	// #0
  411aa0:	mov	w5, #0x1                   	// #1
  411aa4:	ldr	x4, [sp, #24]
  411aa8:	ldr	x3, [sp, #32]
  411aac:	ldr	x2, [sp, #40]
  411ab0:	ldr	x1, [sp, #48]
  411ab4:	ldr	w0, [sp, #60]
  411ab8:	bl	4118e0 <sqrt@plt+0xfea0>
  411abc:	ldp	x29, x30, [sp], #64
  411ac0:	ret
  411ac4:	stp	x29, x30, [sp, #-64]!
  411ac8:	mov	x29, sp
  411acc:	str	w0, [sp, #60]
  411ad0:	str	x1, [sp, #48]
  411ad4:	str	x2, [sp, #40]
  411ad8:	str	x3, [sp, #32]
  411adc:	str	x4, [sp, #24]
  411ae0:	str	x5, [sp, #16]
  411ae4:	ldr	x7, [sp, #16]
  411ae8:	mov	w6, #0x0                   	// #0
  411aec:	mov	w5, #0x1                   	// #1
  411af0:	ldr	x4, [sp, #24]
  411af4:	ldr	x3, [sp, #32]
  411af8:	ldr	x2, [sp, #40]
  411afc:	ldr	x1, [sp, #48]
  411b00:	ldr	w0, [sp, #60]
  411b04:	bl	4105d8 <sqrt@plt+0xeb98>
  411b08:	ldp	x29, x30, [sp], #64
  411b0c:	ret
  411b10:	sub	sp, sp, #0x10
  411b14:	str	x0, [sp, #8]
  411b18:	ldr	x0, [sp, #8]
  411b1c:	str	xzr, [x0]
  411b20:	ldr	x0, [sp, #8]
  411b24:	str	xzr, [x0, #8]
  411b28:	nop
  411b2c:	add	sp, sp, #0x10
  411b30:	ret
  411b34:	stp	x29, x30, [sp, #-64]!
  411b38:	mov	x29, sp
  411b3c:	stp	x19, x20, [sp, #16]
  411b40:	str	x21, [sp, #32]
  411b44:	str	x0, [sp, #56]
  411b48:	ldr	x0, [sp, #56]
  411b4c:	mov	w1, #0x11                  	// #17
  411b50:	str	w1, [x0, #8]
  411b54:	mov	x19, #0x11                  	// #17
  411b58:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  411b5c:	cmp	x19, x0
  411b60:	b.hi	411b80 <sqrt@plt+0x10140>  // b.pmore
  411b64:	lsl	x0, x19, #4
  411b68:	bl	401680 <_Znam@plt>
  411b6c:	mov	x21, x0
  411b70:	mov	x20, x21
  411b74:	sub	x0, x19, #0x1
  411b78:	mov	x19, x0
  411b7c:	b	411b84 <sqrt@plt+0x10144>
  411b80:	bl	4018f0 <__cxa_throw_bad_array_new_length@plt>
  411b84:	cmp	x19, #0x0
  411b88:	b.lt	411ba0 <sqrt@plt+0x10160>  // b.tstop
  411b8c:	mov	x0, x20
  411b90:	bl	411b10 <sqrt@plt+0x100d0>
  411b94:	add	x20, x20, #0x10
  411b98:	sub	x19, x19, #0x1
  411b9c:	b	411b84 <sqrt@plt+0x10144>
  411ba0:	ldr	x0, [sp, #56]
  411ba4:	str	x21, [x0]
  411ba8:	ldr	x0, [sp, #56]
  411bac:	str	wzr, [x0, #12]
  411bb0:	nop
  411bb4:	ldp	x19, x20, [sp, #16]
  411bb8:	ldr	x21, [sp, #32]
  411bbc:	ldp	x29, x30, [sp], #64
  411bc0:	ret
  411bc4:	stp	x29, x30, [sp, #-48]!
  411bc8:	mov	x29, sp
  411bcc:	str	x0, [sp, #24]
  411bd0:	str	wzr, [sp, #44]
  411bd4:	ldr	x0, [sp, #24]
  411bd8:	ldr	w0, [x0, #8]
  411bdc:	ldr	w1, [sp, #44]
  411be0:	cmp	w1, w0
  411be4:	b.cs	411c14 <sqrt@plt+0x101d4>  // b.hs, b.nlast
  411be8:	ldr	x0, [sp, #24]
  411bec:	ldr	x1, [x0]
  411bf0:	ldr	w0, [sp, #44]
  411bf4:	lsl	x0, x0, #4
  411bf8:	add	x0, x1, x0
  411bfc:	ldr	x0, [x0]
  411c00:	bl	401760 <free@plt>
  411c04:	ldr	w0, [sp, #44]
  411c08:	add	w0, w0, #0x1
  411c0c:	str	w0, [sp, #44]
  411c10:	b	411bd4 <sqrt@plt+0x10194>
  411c14:	ldr	x0, [sp, #24]
  411c18:	ldr	x0, [x0]
  411c1c:	cmp	x0, #0x0
  411c20:	b.eq	411c30 <sqrt@plt+0x101f0>  // b.none
  411c24:	ldr	x0, [sp, #24]
  411c28:	ldr	x0, [x0]
  411c2c:	bl	4018b0 <_ZdaPv@plt>
  411c30:	nop
  411c34:	ldp	x29, x30, [sp], #48
  411c38:	ret
  411c3c:	stp	x29, x30, [sp, #-128]!
  411c40:	mov	x29, sp
  411c44:	stp	x19, x20, [sp, #16]
  411c48:	str	x21, [sp, #32]
  411c4c:	str	x0, [sp, #72]
  411c50:	str	x1, [sp, #64]
  411c54:	str	x2, [sp, #56]
  411c58:	ldr	x0, [sp, #64]
  411c5c:	cmp	x0, #0x0
  411c60:	cset	w0, ne  // ne = any
  411c64:	and	w0, w0, #0xff
  411c68:	mov	w3, w0
  411c6c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3254>
  411c70:	add	x2, x0, #0x450
  411c74:	mov	w1, #0x1f                  	// #31
  411c78:	mov	w0, w3
  411c7c:	bl	409268 <sqrt@plt+0x7828>
  411c80:	ldr	x0, [sp, #64]
  411c84:	bl	4141ec <_ZdlPvm@@Base+0x440>
  411c88:	str	x0, [sp, #104]
  411c8c:	ldr	x0, [sp, #72]
  411c90:	ldr	w0, [x0, #8]
  411c94:	mov	w1, w0
  411c98:	ldr	x0, [sp, #104]
  411c9c:	udiv	x2, x0, x1
  411ca0:	mul	x1, x2, x1
  411ca4:	sub	x0, x0, x1
  411ca8:	str	w0, [sp, #124]
  411cac:	ldr	x0, [sp, #72]
  411cb0:	ldr	x1, [x0]
  411cb4:	ldr	w0, [sp, #124]
  411cb8:	lsl	x0, x0, #4
  411cbc:	add	x0, x1, x0
  411cc0:	ldr	x0, [x0]
  411cc4:	cmp	x0, #0x0
  411cc8:	b.eq	411d58 <sqrt@plt+0x10318>  // b.none
  411ccc:	ldr	x0, [sp, #72]
  411cd0:	ldr	x1, [x0]
  411cd4:	ldr	w0, [sp, #124]
  411cd8:	lsl	x0, x0, #4
  411cdc:	add	x0, x1, x0
  411ce0:	ldr	x0, [x0]
  411ce4:	ldr	x1, [sp, #64]
  411ce8:	bl	401900 <strcmp@plt>
  411cec:	cmp	w0, #0x0
  411cf0:	b.ne	411d2c <sqrt@plt+0x102ec>  // b.any
  411cf4:	ldr	x0, [sp, #72]
  411cf8:	ldr	x1, [x0]
  411cfc:	ldr	w0, [sp, #124]
  411d00:	lsl	x0, x0, #4
  411d04:	add	x0, x1, x0
  411d08:	ldr	x1, [sp, #56]
  411d0c:	str	x1, [x0, #8]
  411d10:	ldr	x0, [sp, #72]
  411d14:	ldr	x1, [x0]
  411d18:	ldr	w0, [sp, #124]
  411d1c:	lsl	x0, x0, #4
  411d20:	add	x0, x1, x0
  411d24:	ldr	x0, [x0]
  411d28:	b	412058 <sqrt@plt+0x10618>
  411d2c:	ldr	w0, [sp, #124]
  411d30:	cmp	w0, #0x0
  411d34:	b.ne	411d48 <sqrt@plt+0x10308>  // b.any
  411d38:	ldr	x0, [sp, #72]
  411d3c:	ldr	w0, [x0, #8]
  411d40:	sub	w0, w0, #0x1
  411d44:	b	411d50 <sqrt@plt+0x10310>
  411d48:	ldr	w0, [sp, #124]
  411d4c:	sub	w0, w0, #0x1
  411d50:	str	w0, [sp, #124]
  411d54:	b	411cac <sqrt@plt+0x1026c>
  411d58:	ldr	x0, [sp, #56]
  411d5c:	cmp	x0, #0x0
  411d60:	b.ne	411d6c <sqrt@plt+0x1032c>  // b.any
  411d64:	mov	x0, #0x0                   	// #0
  411d68:	b	412058 <sqrt@plt+0x10618>
  411d6c:	ldr	x0, [sp, #72]
  411d70:	ldr	w0, [x0, #12]
  411d74:	lsl	w1, w0, #2
  411d78:	ldr	x0, [sp, #72]
  411d7c:	ldr	w0, [x0, #8]
  411d80:	cmp	w1, w0
  411d84:	b.cc	411fe8 <sqrt@plt+0x105a8>  // b.lo, b.ul, b.last
  411d88:	ldr	x0, [sp, #72]
  411d8c:	ldr	x0, [x0]
  411d90:	str	x0, [sp, #96]
  411d94:	ldr	x0, [sp, #72]
  411d98:	ldr	w0, [x0, #8]
  411d9c:	str	w0, [sp, #92]
  411da0:	ldr	x0, [sp, #72]
  411da4:	ldr	w0, [x0, #8]
  411da8:	bl	4142b8 <_ZdlPvm@@Base+0x50c>
  411dac:	mov	w1, w0
  411db0:	ldr	x0, [sp, #72]
  411db4:	str	w1, [x0, #8]
  411db8:	ldr	x0, [sp, #72]
  411dbc:	ldr	w0, [x0, #8]
  411dc0:	mov	w19, w0
  411dc4:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  411dc8:	cmp	x19, x0
  411dcc:	b.hi	411dec <sqrt@plt+0x103ac>  // b.pmore
  411dd0:	lsl	x0, x19, #4
  411dd4:	bl	401680 <_Znam@plt>
  411dd8:	mov	x21, x0
  411ddc:	mov	x20, x21
  411de0:	sub	x0, x19, #0x1
  411de4:	mov	x19, x0
  411de8:	b	411df0 <sqrt@plt+0x103b0>
  411dec:	bl	4018f0 <__cxa_throw_bad_array_new_length@plt>
  411df0:	cmp	x19, #0x0
  411df4:	b.lt	411e0c <sqrt@plt+0x103cc>  // b.tstop
  411df8:	mov	x0, x20
  411dfc:	bl	411b10 <sqrt@plt+0x100d0>
  411e00:	add	x20, x20, #0x10
  411e04:	sub	x19, x19, #0x1
  411e08:	b	411df0 <sqrt@plt+0x103b0>
  411e0c:	ldr	x0, [sp, #72]
  411e10:	str	x21, [x0]
  411e14:	str	wzr, [sp, #120]
  411e18:	ldr	w1, [sp, #120]
  411e1c:	ldr	w0, [sp, #92]
  411e20:	cmp	w1, w0
  411e24:	b.cs	411f68 <sqrt@plt+0x10528>  // b.hs, b.nlast
  411e28:	ldr	w0, [sp, #120]
  411e2c:	lsl	x0, x0, #4
  411e30:	ldr	x1, [sp, #96]
  411e34:	add	x0, x1, x0
  411e38:	ldr	x0, [x0]
  411e3c:	cmp	x0, #0x0
  411e40:	b.eq	411f58 <sqrt@plt+0x10518>  // b.none
  411e44:	ldr	w0, [sp, #120]
  411e48:	lsl	x0, x0, #4
  411e4c:	ldr	x1, [sp, #96]
  411e50:	add	x0, x1, x0
  411e54:	ldr	x0, [x0, #8]
  411e58:	cmp	x0, #0x0
  411e5c:	b.ne	411e7c <sqrt@plt+0x1043c>  // b.any
  411e60:	ldr	w0, [sp, #120]
  411e64:	lsl	x0, x0, #4
  411e68:	ldr	x1, [sp, #96]
  411e6c:	add	x0, x1, x0
  411e70:	ldr	x0, [x0]
  411e74:	bl	401760 <free@plt>
  411e78:	b	411f58 <sqrt@plt+0x10518>
  411e7c:	ldr	w0, [sp, #120]
  411e80:	lsl	x0, x0, #4
  411e84:	ldr	x1, [sp, #96]
  411e88:	add	x0, x1, x0
  411e8c:	ldr	x0, [x0]
  411e90:	bl	4141ec <_ZdlPvm@@Base+0x440>
  411e94:	mov	x1, x0
  411e98:	ldr	x0, [sp, #72]
  411e9c:	ldr	w0, [x0, #8]
  411ea0:	mov	w0, w0
  411ea4:	udiv	x2, x1, x0
  411ea8:	mul	x0, x2, x0
  411eac:	sub	x0, x1, x0
  411eb0:	str	w0, [sp, #116]
  411eb4:	ldr	x0, [sp, #72]
  411eb8:	ldr	x1, [x0]
  411ebc:	ldr	w0, [sp, #116]
  411ec0:	lsl	x0, x0, #4
  411ec4:	add	x0, x1, x0
  411ec8:	ldr	x0, [x0]
  411ecc:	cmp	x0, #0x0
  411ed0:	b.eq	411f00 <sqrt@plt+0x104c0>  // b.none
  411ed4:	ldr	w0, [sp, #116]
  411ed8:	cmp	w0, #0x0
  411edc:	b.ne	411ef0 <sqrt@plt+0x104b0>  // b.any
  411ee0:	ldr	x0, [sp, #72]
  411ee4:	ldr	w0, [x0, #8]
  411ee8:	sub	w0, w0, #0x1
  411eec:	b	411ef8 <sqrt@plt+0x104b8>
  411ef0:	ldr	w0, [sp, #116]
  411ef4:	sub	w0, w0, #0x1
  411ef8:	str	w0, [sp, #116]
  411efc:	b	411eb4 <sqrt@plt+0x10474>
  411f00:	ldr	w0, [sp, #120]
  411f04:	lsl	x0, x0, #4
  411f08:	ldr	x1, [sp, #96]
  411f0c:	add	x1, x1, x0
  411f10:	ldr	x0, [sp, #72]
  411f14:	ldr	x2, [x0]
  411f18:	ldr	w0, [sp, #116]
  411f1c:	lsl	x0, x0, #4
  411f20:	add	x0, x2, x0
  411f24:	ldr	x1, [x1]
  411f28:	str	x1, [x0]
  411f2c:	ldr	w0, [sp, #120]
  411f30:	lsl	x0, x0, #4
  411f34:	ldr	x1, [sp, #96]
  411f38:	add	x1, x1, x0
  411f3c:	ldr	x0, [sp, #72]
  411f40:	ldr	x2, [x0]
  411f44:	ldr	w0, [sp, #116]
  411f48:	lsl	x0, x0, #4
  411f4c:	add	x0, x2, x0
  411f50:	ldr	x1, [x1, #8]
  411f54:	str	x1, [x0, #8]
  411f58:	ldr	w0, [sp, #120]
  411f5c:	add	w0, w0, #0x1
  411f60:	str	w0, [sp, #120]
  411f64:	b	411e18 <sqrt@plt+0x103d8>
  411f68:	ldr	x0, [sp, #72]
  411f6c:	ldr	w0, [x0, #8]
  411f70:	mov	w1, w0
  411f74:	ldr	x0, [sp, #104]
  411f78:	udiv	x2, x0, x1
  411f7c:	mul	x1, x2, x1
  411f80:	sub	x0, x0, x1
  411f84:	str	w0, [sp, #124]
  411f88:	ldr	x0, [sp, #72]
  411f8c:	ldr	x1, [x0]
  411f90:	ldr	w0, [sp, #124]
  411f94:	lsl	x0, x0, #4
  411f98:	add	x0, x1, x0
  411f9c:	ldr	x0, [x0]
  411fa0:	cmp	x0, #0x0
  411fa4:	b.eq	411fd4 <sqrt@plt+0x10594>  // b.none
  411fa8:	ldr	w0, [sp, #124]
  411fac:	cmp	w0, #0x0
  411fb0:	b.ne	411fc4 <sqrt@plt+0x10584>  // b.any
  411fb4:	ldr	x0, [sp, #72]
  411fb8:	ldr	w0, [x0, #8]
  411fbc:	sub	w0, w0, #0x1
  411fc0:	b	411fcc <sqrt@plt+0x1058c>
  411fc4:	ldr	w0, [sp, #124]
  411fc8:	sub	w0, w0, #0x1
  411fcc:	str	w0, [sp, #124]
  411fd0:	b	411f88 <sqrt@plt+0x10548>
  411fd4:	ldr	x0, [sp, #96]
  411fd8:	cmp	x0, #0x0
  411fdc:	b.eq	411fe8 <sqrt@plt+0x105a8>  // b.none
  411fe0:	ldr	x0, [sp, #96]
  411fe4:	bl	4018b0 <_ZdaPv@plt>
  411fe8:	ldr	x0, [sp, #64]
  411fec:	bl	4016e0 <strlen@plt>
  411ff0:	add	x0, x0, #0x1
  411ff4:	bl	401930 <malloc@plt>
  411ff8:	str	x0, [sp, #80]
  411ffc:	ldr	x1, [sp, #64]
  412000:	ldr	x0, [sp, #80]
  412004:	bl	401790 <strcpy@plt>
  412008:	ldr	x0, [sp, #72]
  41200c:	ldr	x1, [x0]
  412010:	ldr	w0, [sp, #124]
  412014:	lsl	x0, x0, #4
  412018:	add	x0, x1, x0
  41201c:	ldr	x1, [sp, #80]
  412020:	str	x1, [x0]
  412024:	ldr	x0, [sp, #72]
  412028:	ldr	x1, [x0]
  41202c:	ldr	w0, [sp, #124]
  412030:	lsl	x0, x0, #4
  412034:	add	x0, x1, x0
  412038:	ldr	x1, [sp, #56]
  41203c:	str	x1, [x0, #8]
  412040:	ldr	x0, [sp, #72]
  412044:	ldr	w0, [x0, #12]
  412048:	add	w1, w0, #0x1
  41204c:	ldr	x0, [sp, #72]
  412050:	str	w1, [x0, #12]
  412054:	ldr	x0, [sp, #80]
  412058:	ldp	x19, x20, [sp, #16]
  41205c:	ldr	x21, [sp, #32]
  412060:	ldp	x29, x30, [sp], #128
  412064:	ret
  412068:	stp	x29, x30, [sp, #-48]!
  41206c:	mov	x29, sp
  412070:	str	x0, [sp, #24]
  412074:	str	x1, [sp, #16]
  412078:	ldr	x0, [sp, #16]
  41207c:	cmp	x0, #0x0
  412080:	cset	w0, ne  // ne = any
  412084:	and	w0, w0, #0xff
  412088:	mov	w3, w0
  41208c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3254>
  412090:	add	x2, x0, #0x450
  412094:	mov	w1, #0x1f                  	// #31
  412098:	mov	w0, w3
  41209c:	bl	409268 <sqrt@plt+0x7828>
  4120a0:	ldr	x0, [sp, #16]
  4120a4:	bl	4141ec <_ZdlPvm@@Base+0x440>
  4120a8:	mov	x1, x0
  4120ac:	ldr	x0, [sp, #24]
  4120b0:	ldr	w0, [x0, #8]
  4120b4:	mov	w0, w0
  4120b8:	udiv	x2, x1, x0
  4120bc:	mul	x0, x2, x0
  4120c0:	sub	x0, x1, x0
  4120c4:	str	w0, [sp, #44]
  4120c8:	ldr	x0, [sp, #24]
  4120cc:	ldr	x1, [x0]
  4120d0:	ldr	w0, [sp, #44]
  4120d4:	lsl	x0, x0, #4
  4120d8:	add	x0, x1, x0
  4120dc:	ldr	x0, [x0]
  4120e0:	cmp	x0, #0x0
  4120e4:	b.eq	412158 <sqrt@plt+0x10718>  // b.none
  4120e8:	ldr	x0, [sp, #24]
  4120ec:	ldr	x1, [x0]
  4120f0:	ldr	w0, [sp, #44]
  4120f4:	lsl	x0, x0, #4
  4120f8:	add	x0, x1, x0
  4120fc:	ldr	x0, [x0]
  412100:	ldr	x1, [sp, #16]
  412104:	bl	401900 <strcmp@plt>
  412108:	cmp	w0, #0x0
  41210c:	b.ne	41212c <sqrt@plt+0x106ec>  // b.any
  412110:	ldr	x0, [sp, #24]
  412114:	ldr	x1, [x0]
  412118:	ldr	w0, [sp, #44]
  41211c:	lsl	x0, x0, #4
  412120:	add	x0, x1, x0
  412124:	ldr	x0, [x0, #8]
  412128:	b	41215c <sqrt@plt+0x1071c>
  41212c:	ldr	w0, [sp, #44]
  412130:	cmp	w0, #0x0
  412134:	b.ne	412148 <sqrt@plt+0x10708>  // b.any
  412138:	ldr	x0, [sp, #24]
  41213c:	ldr	w0, [x0, #8]
  412140:	sub	w0, w0, #0x1
  412144:	b	412150 <sqrt@plt+0x10710>
  412148:	ldr	w0, [sp, #44]
  41214c:	sub	w0, w0, #0x1
  412150:	str	w0, [sp, #44]
  412154:	b	4120c8 <sqrt@plt+0x10688>
  412158:	mov	x0, #0x0                   	// #0
  41215c:	ldp	x29, x30, [sp], #48
  412160:	ret
  412164:	stp	x29, x30, [sp, #-48]!
  412168:	mov	x29, sp
  41216c:	str	x0, [sp, #24]
  412170:	str	x1, [sp, #16]
  412174:	ldr	x0, [sp, #16]
  412178:	ldr	x0, [x0]
  41217c:	str	x0, [sp, #32]
  412180:	ldr	x0, [sp, #32]
  412184:	cmp	x0, #0x0
  412188:	cset	w0, ne  // ne = any
  41218c:	and	w0, w0, #0xff
  412190:	mov	w3, w0
  412194:	adrp	x0, 417000 <_ZdlPvm@@Base+0x3254>
  412198:	add	x2, x0, #0x450
  41219c:	mov	w1, #0x1f                  	// #31
  4121a0:	mov	w0, w3
  4121a4:	bl	409268 <sqrt@plt+0x7828>
  4121a8:	ldr	x0, [sp, #32]
  4121ac:	bl	4141ec <_ZdlPvm@@Base+0x440>
  4121b0:	mov	x1, x0
  4121b4:	ldr	x0, [sp, #24]
  4121b8:	ldr	w0, [x0, #8]
  4121bc:	mov	w0, w0
  4121c0:	udiv	x2, x1, x0
  4121c4:	mul	x0, x2, x0
  4121c8:	sub	x0, x1, x0
  4121cc:	str	w0, [sp, #44]
  4121d0:	ldr	x0, [sp, #24]
  4121d4:	ldr	x1, [x0]
  4121d8:	ldr	w0, [sp, #44]
  4121dc:	lsl	x0, x0, #4
  4121e0:	add	x0, x1, x0
  4121e4:	ldr	x0, [x0]
  4121e8:	cmp	x0, #0x0
  4121ec:	b.eq	412280 <sqrt@plt+0x10840>  // b.none
  4121f0:	ldr	x0, [sp, #24]
  4121f4:	ldr	x1, [x0]
  4121f8:	ldr	w0, [sp, #44]
  4121fc:	lsl	x0, x0, #4
  412200:	add	x0, x1, x0
  412204:	ldr	x0, [x0]
  412208:	ldr	x1, [sp, #32]
  41220c:	bl	401900 <strcmp@plt>
  412210:	cmp	w0, #0x0
  412214:	b.ne	412254 <sqrt@plt+0x10814>  // b.any
  412218:	ldr	x0, [sp, #24]
  41221c:	ldr	x1, [x0]
  412220:	ldr	w0, [sp, #44]
  412224:	lsl	x0, x0, #4
  412228:	add	x0, x1, x0
  41222c:	ldr	x1, [x0]
  412230:	ldr	x0, [sp, #16]
  412234:	str	x1, [x0]
  412238:	ldr	x0, [sp, #24]
  41223c:	ldr	x1, [x0]
  412240:	ldr	w0, [sp, #44]
  412244:	lsl	x0, x0, #4
  412248:	add	x0, x1, x0
  41224c:	ldr	x0, [x0, #8]
  412250:	b	412284 <sqrt@plt+0x10844>
  412254:	ldr	w0, [sp, #44]
  412258:	cmp	w0, #0x0
  41225c:	b.ne	412270 <sqrt@plt+0x10830>  // b.any
  412260:	ldr	x0, [sp, #24]
  412264:	ldr	w0, [x0, #8]
  412268:	sub	w0, w0, #0x1
  41226c:	b	412278 <sqrt@plt+0x10838>
  412270:	ldr	w0, [sp, #44]
  412274:	sub	w0, w0, #0x1
  412278:	str	w0, [sp, #44]
  41227c:	b	4121d0 <sqrt@plt+0x10790>
  412280:	mov	x0, #0x0                   	// #0
  412284:	ldp	x29, x30, [sp], #48
  412288:	ret
  41228c:	sub	sp, sp, #0x10
  412290:	str	x0, [sp, #8]
  412294:	str	x1, [sp]
  412298:	ldr	x0, [sp, #8]
  41229c:	ldr	x1, [sp]
  4122a0:	str	x1, [x0]
  4122a4:	ldr	x0, [sp, #8]
  4122a8:	str	wzr, [x0, #8]
  4122ac:	nop
  4122b0:	add	sp, sp, #0x10
  4122b4:	ret
  4122b8:	sub	sp, sp, #0x30
  4122bc:	str	x0, [sp, #24]
  4122c0:	str	x1, [sp, #16]
  4122c4:	str	x2, [sp, #8]
  4122c8:	ldr	x0, [sp, #24]
  4122cc:	ldr	x0, [x0]
  4122d0:	ldr	w0, [x0, #8]
  4122d4:	str	w0, [sp, #44]
  4122d8:	ldr	x0, [sp, #24]
  4122dc:	ldr	x0, [x0]
  4122e0:	ldr	x0, [x0]
  4122e4:	str	x0, [sp, #32]
  4122e8:	ldr	x0, [sp, #24]
  4122ec:	ldr	w0, [x0, #8]
  4122f0:	ldr	w1, [sp, #44]
  4122f4:	cmp	w1, w0
  4122f8:	b.ls	41239c <sqrt@plt+0x1095c>  // b.plast
  4122fc:	ldr	x0, [sp, #24]
  412300:	ldr	w0, [x0, #8]
  412304:	mov	w0, w0
  412308:	lsl	x0, x0, #4
  41230c:	ldr	x1, [sp, #32]
  412310:	add	x0, x1, x0
  412314:	ldr	x0, [x0]
  412318:	cmp	x0, #0x0
  41231c:	b.eq	412384 <sqrt@plt+0x10944>  // b.none
  412320:	ldr	x0, [sp, #24]
  412324:	ldr	w0, [x0, #8]
  412328:	mov	w0, w0
  41232c:	lsl	x0, x0, #4
  412330:	ldr	x1, [sp, #32]
  412334:	add	x0, x1, x0
  412338:	ldr	x1, [x0]
  41233c:	ldr	x0, [sp, #16]
  412340:	str	x1, [x0]
  412344:	ldr	x0, [sp, #24]
  412348:	ldr	w0, [x0, #8]
  41234c:	mov	w0, w0
  412350:	lsl	x0, x0, #4
  412354:	ldr	x1, [sp, #32]
  412358:	add	x0, x1, x0
  41235c:	ldr	x1, [x0, #8]
  412360:	ldr	x0, [sp, #8]
  412364:	str	x1, [x0]
  412368:	ldr	x0, [sp, #24]
  41236c:	ldr	w0, [x0, #8]
  412370:	add	w1, w0, #0x1
  412374:	ldr	x0, [sp, #24]
  412378:	str	w1, [x0, #8]
  41237c:	mov	w0, #0x1                   	// #1
  412380:	b	4123a0 <sqrt@plt+0x10960>
  412384:	ldr	x0, [sp, #24]
  412388:	ldr	w0, [x0, #8]
  41238c:	add	w1, w0, #0x1
  412390:	ldr	x0, [sp, #24]
  412394:	str	w1, [x0, #8]
  412398:	b	4122e8 <sqrt@plt+0x108a8>
  41239c:	mov	w0, #0x0                   	// #0
  4123a0:	add	sp, sp, #0x30
  4123a4:	ret
  4123a8:	stp	x29, x30, [sp, #-48]!
  4123ac:	mov	x29, sp
  4123b0:	str	x0, [sp, #24]
  4123b4:	str	wzr, [sp, #44]
  4123b8:	ldr	w0, [sp, #44]
  4123bc:	cmp	w0, #0x1af
  4123c0:	b.hi	41242c <sqrt@plt+0x109ec>  // b.pmore
  4123c4:	mov	x0, #0x8                   	// #8
  4123c8:	bl	401680 <_Znam@plt>
  4123cc:	str	x0, [sp, #32]
  4123d0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4123d4:	add	x1, x0, #0x6f8
  4123d8:	ldr	w0, [sp, #44]
  4123dc:	lsl	x0, x0, #4
  4123e0:	add	x0, x1, x0
  4123e4:	ldr	x1, [x0, #8]
  4123e8:	ldr	x0, [sp, #32]
  4123ec:	str	x1, [x0]
  4123f0:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4123f4:	add	x1, x0, #0x6f8
  4123f8:	ldr	w0, [sp, #44]
  4123fc:	lsl	x0, x0, #4
  412400:	add	x0, x1, x0
  412404:	ldr	x0, [x0]
  412408:	ldr	x2, [sp, #32]
  41240c:	mov	x1, x0
  412410:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  412414:	add	x0, x0, #0xd0
  412418:	bl	411c3c <sqrt@plt+0x101fc>
  41241c:	ldr	w0, [sp, #44]
  412420:	add	w0, w0, #0x1
  412424:	str	w0, [sp, #44]
  412428:	b	4123b8 <sqrt@plt+0x10978>
  41242c:	nop
  412430:	ldp	x29, x30, [sp], #48
  412434:	ret
  412438:	stp	x29, x30, [sp, #-48]!
  41243c:	mov	x29, sp
  412440:	str	x0, [sp, #24]
  412444:	ldr	x1, [sp, #24]
  412448:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  41244c:	add	x0, x0, #0xd0
  412450:	bl	412068 <sqrt@plt+0x10628>
  412454:	str	x0, [sp, #40]
  412458:	ldr	x0, [sp, #40]
  41245c:	cmp	x0, #0x0
  412460:	b.eq	412470 <sqrt@plt+0x10a30>  // b.none
  412464:	ldr	x0, [sp, #40]
  412468:	ldr	x0, [x0]
  41246c:	b	412474 <sqrt@plt+0x10a34>
  412470:	mov	x0, #0x0                   	// #0
  412474:	ldp	x29, x30, [sp], #48
  412478:	ret
  41247c:	stp	x29, x30, [sp, #-32]!
  412480:	mov	x29, sp
  412484:	str	w0, [sp, #28]
  412488:	str	w1, [sp, #24]
  41248c:	ldr	w0, [sp, #28]
  412490:	cmp	w0, #0x1
  412494:	b.ne	4124dc <sqrt@plt+0x10a9c>  // b.any
  412498:	ldr	w1, [sp, #24]
  41249c:	mov	w0, #0xffff                	// #65535
  4124a0:	cmp	w1, w0
  4124a4:	b.ne	4124dc <sqrt@plt+0x10a9c>  // b.any
  4124a8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4124ac:	add	x0, x0, #0xd0
  4124b0:	bl	411b34 <sqrt@plt+0x100f4>
  4124b4:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  4124b8:	add	x2, x0, #0x1f0
  4124bc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4124c0:	add	x1, x0, #0xd0
  4124c4:	adrp	x0, 411000 <sqrt@plt+0xf5c0>
  4124c8:	add	x0, x0, #0xbc4
  4124cc:	bl	401860 <__cxa_atexit@plt>
  4124d0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4124d4:	add	x0, x0, #0xe0
  4124d8:	bl	4123a8 <sqrt@plt+0x10968>
  4124dc:	nop
  4124e0:	ldp	x29, x30, [sp], #32
  4124e4:	ret
  4124e8:	stp	x29, x30, [sp, #-16]!
  4124ec:	mov	x29, sp
  4124f0:	mov	w1, #0xffff                	// #65535
  4124f4:	mov	w0, #0x1                   	// #1
  4124f8:	bl	41247c <sqrt@plt+0x10a3c>
  4124fc:	ldp	x29, x30, [sp], #16
  412500:	ret
  412504:	sub	sp, sp, #0x20
  412508:	str	w0, [sp, #12]
  41250c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  412510:	add	x0, x0, #0xfc
  412514:	str	x0, [sp, #24]
  412518:	ldr	w0, [sp, #12]
  41251c:	cmp	w0, #0x0
  412520:	b.lt	4125b0 <sqrt@plt+0x10b70>  // b.tstop
  412524:	ldr	w1, [sp, #12]
  412528:	mov	w0, #0x6667                	// #26215
  41252c:	movk	w0, #0x6666, lsl #16
  412530:	smull	x0, w1, w0
  412534:	lsr	x0, x0, #32
  412538:	asr	w2, w0, #2
  41253c:	asr	w0, w1, #31
  412540:	sub	w2, w2, w0
  412544:	mov	w0, w2
  412548:	lsl	w0, w0, #2
  41254c:	add	w0, w0, w2
  412550:	lsl	w0, w0, #1
  412554:	sub	w2, w1, w0
  412558:	and	w0, w2, #0xff
  41255c:	ldr	x1, [sp, #24]
  412560:	sub	x1, x1, #0x1
  412564:	str	x1, [sp, #24]
  412568:	add	w0, w0, #0x30
  41256c:	and	w1, w0, #0xff
  412570:	ldr	x0, [sp, #24]
  412574:	strb	w1, [x0]
  412578:	ldr	w0, [sp, #12]
  41257c:	mov	w1, #0x6667                	// #26215
  412580:	movk	w1, #0x6666, lsl #16
  412584:	smull	x1, w0, w1
  412588:	lsr	x1, x1, #32
  41258c:	asr	w1, w1, #2
  412590:	asr	w0, w0, #31
  412594:	sub	w0, w1, w0
  412598:	str	w0, [sp, #12]
  41259c:	ldr	w0, [sp, #12]
  4125a0:	cmp	w0, #0x0
  4125a4:	b.ne	412524 <sqrt@plt+0x10ae4>  // b.any
  4125a8:	ldr	x0, [sp, #24]
  4125ac:	b	412654 <sqrt@plt+0x10c14>
  4125b0:	ldr	w1, [sp, #12]
  4125b4:	mov	w0, #0x6667                	// #26215
  4125b8:	movk	w0, #0x6666, lsl #16
  4125bc:	smull	x0, w1, w0
  4125c0:	lsr	x0, x0, #32
  4125c4:	asr	w2, w0, #2
  4125c8:	asr	w0, w1, #31
  4125cc:	sub	w2, w2, w0
  4125d0:	mov	w0, w2
  4125d4:	lsl	w0, w0, #2
  4125d8:	add	w0, w0, w2
  4125dc:	lsl	w0, w0, #1
  4125e0:	sub	w2, w1, w0
  4125e4:	and	w0, w2, #0xff
  4125e8:	ldr	x1, [sp, #24]
  4125ec:	sub	x1, x1, #0x1
  4125f0:	str	x1, [sp, #24]
  4125f4:	mov	w1, #0x30                  	// #48
  4125f8:	sub	w0, w1, w0
  4125fc:	and	w1, w0, #0xff
  412600:	ldr	x0, [sp, #24]
  412604:	strb	w1, [x0]
  412608:	ldr	w0, [sp, #12]
  41260c:	mov	w1, #0x6667                	// #26215
  412610:	movk	w1, #0x6666, lsl #16
  412614:	smull	x1, w0, w1
  412618:	lsr	x1, x1, #32
  41261c:	asr	w1, w1, #2
  412620:	asr	w0, w0, #31
  412624:	sub	w0, w1, w0
  412628:	str	w0, [sp, #12]
  41262c:	ldr	w0, [sp, #12]
  412630:	cmp	w0, #0x0
  412634:	b.ne	4125b0 <sqrt@plt+0x10b70>  // b.any
  412638:	ldr	x0, [sp, #24]
  41263c:	sub	x0, x0, #0x1
  412640:	str	x0, [sp, #24]
  412644:	ldr	x0, [sp, #24]
  412648:	mov	w1, #0x2d                  	// #45
  41264c:	strb	w1, [x0]
  412650:	ldr	x0, [sp, #24]
  412654:	add	sp, sp, #0x20
  412658:	ret
  41265c:	sub	sp, sp, #0x20
  412660:	str	w0, [sp, #12]
  412664:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  412668:	add	x0, x0, #0x114
  41266c:	str	x0, [sp, #24]
  412670:	ldr	w2, [sp, #12]
  412674:	mov	w0, #0xcccd                	// #52429
  412678:	movk	w0, #0xcccc, lsl #16
  41267c:	umull	x0, w2, w0
  412680:	lsr	x0, x0, #32
  412684:	lsr	w1, w0, #3
  412688:	mov	w0, w1
  41268c:	lsl	w0, w0, #2
  412690:	add	w0, w0, w1
  412694:	lsl	w0, w0, #1
  412698:	sub	w1, w2, w0
  41269c:	and	w0, w1, #0xff
  4126a0:	ldr	x1, [sp, #24]
  4126a4:	sub	x1, x1, #0x1
  4126a8:	str	x1, [sp, #24]
  4126ac:	add	w0, w0, #0x30
  4126b0:	and	w1, w0, #0xff
  4126b4:	ldr	x0, [sp, #24]
  4126b8:	strb	w1, [x0]
  4126bc:	ldr	w1, [sp, #12]
  4126c0:	mov	w0, #0xcccd                	// #52429
  4126c4:	movk	w0, #0xcccc, lsl #16
  4126c8:	umull	x0, w1, w0
  4126cc:	lsr	x0, x0, #32
  4126d0:	lsr	w0, w0, #3
  4126d4:	str	w0, [sp, #12]
  4126d8:	ldr	w0, [sp, #12]
  4126dc:	cmp	w0, #0x0
  4126e0:	b.ne	412670 <sqrt@plt+0x10c30>  // b.any
  4126e4:	ldr	x0, [sp, #24]
  4126e8:	add	sp, sp, #0x20
  4126ec:	ret
  4126f0:	sub	sp, sp, #0x10
  4126f4:	str	x0, [sp, #8]
  4126f8:	ldr	x0, [sp, #8]
  4126fc:	str	xzr, [x0]
  412700:	ldr	x0, [sp, #8]
  412704:	str	xzr, [x0, #8]
  412708:	nop
  41270c:	add	sp, sp, #0x10
  412710:	ret
  412714:	stp	x29, x30, [sp, #-64]!
  412718:	mov	x29, sp
  41271c:	stp	x19, x20, [sp, #16]
  412720:	str	x21, [sp, #32]
  412724:	str	x0, [sp, #56]
  412728:	ldr	x0, [sp, #56]
  41272c:	mov	w1, #0x11                  	// #17
  412730:	str	w1, [x0, #8]
  412734:	mov	x19, #0x11                  	// #17
  412738:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  41273c:	cmp	x19, x0
  412740:	b.hi	412760 <sqrt@plt+0x10d20>  // b.pmore
  412744:	lsl	x0, x19, #4
  412748:	bl	401680 <_Znam@plt>
  41274c:	mov	x21, x0
  412750:	mov	x20, x21
  412754:	sub	x0, x19, #0x1
  412758:	mov	x19, x0
  41275c:	b	412764 <sqrt@plt+0x10d24>
  412760:	bl	4018f0 <__cxa_throw_bad_array_new_length@plt>
  412764:	cmp	x19, #0x0
  412768:	b.lt	412780 <sqrt@plt+0x10d40>  // b.tstop
  41276c:	mov	x0, x20
  412770:	bl	4126f0 <sqrt@plt+0x10cb0>
  412774:	add	x20, x20, #0x10
  412778:	sub	x19, x19, #0x1
  41277c:	b	412764 <sqrt@plt+0x10d24>
  412780:	ldr	x0, [sp, #56]
  412784:	str	x21, [x0]
  412788:	ldr	x0, [sp, #56]
  41278c:	str	wzr, [x0, #12]
  412790:	nop
  412794:	ldp	x19, x20, [sp, #16]
  412798:	ldr	x21, [sp, #32]
  41279c:	ldp	x29, x30, [sp], #64
  4127a0:	ret
  4127a4:	stp	x29, x30, [sp, #-48]!
  4127a8:	mov	x29, sp
  4127ac:	str	x0, [sp, #24]
  4127b0:	str	wzr, [sp, #44]
  4127b4:	ldr	x0, [sp, #24]
  4127b8:	ldr	w0, [x0, #8]
  4127bc:	ldr	w1, [sp, #44]
  4127c0:	cmp	w1, w0
  4127c4:	b.cs	4127f4 <sqrt@plt+0x10db4>  // b.hs, b.nlast
  4127c8:	ldr	x0, [sp, #24]
  4127cc:	ldr	x1, [x0]
  4127d0:	ldr	w0, [sp, #44]
  4127d4:	lsl	x0, x0, #4
  4127d8:	add	x0, x1, x0
  4127dc:	ldr	x0, [x0]
  4127e0:	bl	401760 <free@plt>
  4127e4:	ldr	w0, [sp, #44]
  4127e8:	add	w0, w0, #0x1
  4127ec:	str	w0, [sp, #44]
  4127f0:	b	4127b4 <sqrt@plt+0x10d74>
  4127f4:	ldr	x0, [sp, #24]
  4127f8:	ldr	x0, [x0]
  4127fc:	cmp	x0, #0x0
  412800:	b.eq	412810 <sqrt@plt+0x10dd0>  // b.none
  412804:	ldr	x0, [sp, #24]
  412808:	ldr	x0, [x0]
  41280c:	bl	4018b0 <_ZdaPv@plt>
  412810:	nop
  412814:	ldp	x29, x30, [sp], #48
  412818:	ret
  41281c:	stp	x29, x30, [sp, #-128]!
  412820:	mov	x29, sp
  412824:	stp	x19, x20, [sp, #16]
  412828:	str	x21, [sp, #32]
  41282c:	str	x0, [sp, #72]
  412830:	str	x1, [sp, #64]
  412834:	str	x2, [sp, #56]
  412838:	ldr	x0, [sp, #64]
  41283c:	cmp	x0, #0x0
  412840:	cset	w0, ne  // ne = any
  412844:	and	w0, w0, #0xff
  412848:	mov	w3, w0
  41284c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4254>
  412850:	add	x2, x0, #0xf18
  412854:	mov	w1, #0x28                  	// #40
  412858:	mov	w0, w3
  41285c:	bl	409268 <sqrt@plt+0x7828>
  412860:	ldr	x0, [sp, #64]
  412864:	bl	4141ec <_ZdlPvm@@Base+0x440>
  412868:	str	x0, [sp, #104]
  41286c:	ldr	x0, [sp, #72]
  412870:	ldr	w0, [x0, #8]
  412874:	mov	w1, w0
  412878:	ldr	x0, [sp, #104]
  41287c:	udiv	x2, x0, x1
  412880:	mul	x1, x2, x1
  412884:	sub	x0, x0, x1
  412888:	str	w0, [sp, #124]
  41288c:	ldr	x0, [sp, #72]
  412890:	ldr	x1, [x0]
  412894:	ldr	w0, [sp, #124]
  412898:	lsl	x0, x0, #4
  41289c:	add	x0, x1, x0
  4128a0:	ldr	x0, [x0]
  4128a4:	cmp	x0, #0x0
  4128a8:	b.eq	412938 <sqrt@plt+0x10ef8>  // b.none
  4128ac:	ldr	x0, [sp, #72]
  4128b0:	ldr	x1, [x0]
  4128b4:	ldr	w0, [sp, #124]
  4128b8:	lsl	x0, x0, #4
  4128bc:	add	x0, x1, x0
  4128c0:	ldr	x0, [x0]
  4128c4:	ldr	x1, [sp, #64]
  4128c8:	bl	401900 <strcmp@plt>
  4128cc:	cmp	w0, #0x0
  4128d0:	b.ne	41290c <sqrt@plt+0x10ecc>  // b.any
  4128d4:	ldr	x0, [sp, #72]
  4128d8:	ldr	x1, [x0]
  4128dc:	ldr	w0, [sp, #124]
  4128e0:	lsl	x0, x0, #4
  4128e4:	add	x0, x1, x0
  4128e8:	ldr	x1, [sp, #56]
  4128ec:	str	x1, [x0, #8]
  4128f0:	ldr	x0, [sp, #72]
  4128f4:	ldr	x1, [x0]
  4128f8:	ldr	w0, [sp, #124]
  4128fc:	lsl	x0, x0, #4
  412900:	add	x0, x1, x0
  412904:	ldr	x0, [x0]
  412908:	b	412c38 <sqrt@plt+0x111f8>
  41290c:	ldr	w0, [sp, #124]
  412910:	cmp	w0, #0x0
  412914:	b.ne	412928 <sqrt@plt+0x10ee8>  // b.any
  412918:	ldr	x0, [sp, #72]
  41291c:	ldr	w0, [x0, #8]
  412920:	sub	w0, w0, #0x1
  412924:	b	412930 <sqrt@plt+0x10ef0>
  412928:	ldr	w0, [sp, #124]
  41292c:	sub	w0, w0, #0x1
  412930:	str	w0, [sp, #124]
  412934:	b	41288c <sqrt@plt+0x10e4c>
  412938:	ldr	x0, [sp, #56]
  41293c:	cmp	x0, #0x0
  412940:	b.ne	41294c <sqrt@plt+0x10f0c>  // b.any
  412944:	mov	x0, #0x0                   	// #0
  412948:	b	412c38 <sqrt@plt+0x111f8>
  41294c:	ldr	x0, [sp, #72]
  412950:	ldr	w0, [x0, #12]
  412954:	lsl	w1, w0, #2
  412958:	ldr	x0, [sp, #72]
  41295c:	ldr	w0, [x0, #8]
  412960:	cmp	w1, w0
  412964:	b.cc	412bc8 <sqrt@plt+0x11188>  // b.lo, b.ul, b.last
  412968:	ldr	x0, [sp, #72]
  41296c:	ldr	x0, [x0]
  412970:	str	x0, [sp, #96]
  412974:	ldr	x0, [sp, #72]
  412978:	ldr	w0, [x0, #8]
  41297c:	str	w0, [sp, #92]
  412980:	ldr	x0, [sp, #72]
  412984:	ldr	w0, [x0, #8]
  412988:	bl	4142b8 <_ZdlPvm@@Base+0x50c>
  41298c:	mov	w1, w0
  412990:	ldr	x0, [sp, #72]
  412994:	str	w1, [x0, #8]
  412998:	ldr	x0, [sp, #72]
  41299c:	ldr	w0, [x0, #8]
  4129a0:	mov	w19, w0
  4129a4:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  4129a8:	cmp	x19, x0
  4129ac:	b.hi	4129cc <sqrt@plt+0x10f8c>  // b.pmore
  4129b0:	lsl	x0, x19, #4
  4129b4:	bl	401680 <_Znam@plt>
  4129b8:	mov	x21, x0
  4129bc:	mov	x20, x21
  4129c0:	sub	x0, x19, #0x1
  4129c4:	mov	x19, x0
  4129c8:	b	4129d0 <sqrt@plt+0x10f90>
  4129cc:	bl	4018f0 <__cxa_throw_bad_array_new_length@plt>
  4129d0:	cmp	x19, #0x0
  4129d4:	b.lt	4129ec <sqrt@plt+0x10fac>  // b.tstop
  4129d8:	mov	x0, x20
  4129dc:	bl	4126f0 <sqrt@plt+0x10cb0>
  4129e0:	add	x20, x20, #0x10
  4129e4:	sub	x19, x19, #0x1
  4129e8:	b	4129d0 <sqrt@plt+0x10f90>
  4129ec:	ldr	x0, [sp, #72]
  4129f0:	str	x21, [x0]
  4129f4:	str	wzr, [sp, #120]
  4129f8:	ldr	w1, [sp, #120]
  4129fc:	ldr	w0, [sp, #92]
  412a00:	cmp	w1, w0
  412a04:	b.cs	412b48 <sqrt@plt+0x11108>  // b.hs, b.nlast
  412a08:	ldr	w0, [sp, #120]
  412a0c:	lsl	x0, x0, #4
  412a10:	ldr	x1, [sp, #96]
  412a14:	add	x0, x1, x0
  412a18:	ldr	x0, [x0]
  412a1c:	cmp	x0, #0x0
  412a20:	b.eq	412b38 <sqrt@plt+0x110f8>  // b.none
  412a24:	ldr	w0, [sp, #120]
  412a28:	lsl	x0, x0, #4
  412a2c:	ldr	x1, [sp, #96]
  412a30:	add	x0, x1, x0
  412a34:	ldr	x0, [x0, #8]
  412a38:	cmp	x0, #0x0
  412a3c:	b.ne	412a5c <sqrt@plt+0x1101c>  // b.any
  412a40:	ldr	w0, [sp, #120]
  412a44:	lsl	x0, x0, #4
  412a48:	ldr	x1, [sp, #96]
  412a4c:	add	x0, x1, x0
  412a50:	ldr	x0, [x0]
  412a54:	bl	401760 <free@plt>
  412a58:	b	412b38 <sqrt@plt+0x110f8>
  412a5c:	ldr	w0, [sp, #120]
  412a60:	lsl	x0, x0, #4
  412a64:	ldr	x1, [sp, #96]
  412a68:	add	x0, x1, x0
  412a6c:	ldr	x0, [x0]
  412a70:	bl	4141ec <_ZdlPvm@@Base+0x440>
  412a74:	mov	x1, x0
  412a78:	ldr	x0, [sp, #72]
  412a7c:	ldr	w0, [x0, #8]
  412a80:	mov	w0, w0
  412a84:	udiv	x2, x1, x0
  412a88:	mul	x0, x2, x0
  412a8c:	sub	x0, x1, x0
  412a90:	str	w0, [sp, #116]
  412a94:	ldr	x0, [sp, #72]
  412a98:	ldr	x1, [x0]
  412a9c:	ldr	w0, [sp, #116]
  412aa0:	lsl	x0, x0, #4
  412aa4:	add	x0, x1, x0
  412aa8:	ldr	x0, [x0]
  412aac:	cmp	x0, #0x0
  412ab0:	b.eq	412ae0 <sqrt@plt+0x110a0>  // b.none
  412ab4:	ldr	w0, [sp, #116]
  412ab8:	cmp	w0, #0x0
  412abc:	b.ne	412ad0 <sqrt@plt+0x11090>  // b.any
  412ac0:	ldr	x0, [sp, #72]
  412ac4:	ldr	w0, [x0, #8]
  412ac8:	sub	w0, w0, #0x1
  412acc:	b	412ad8 <sqrt@plt+0x11098>
  412ad0:	ldr	w0, [sp, #116]
  412ad4:	sub	w0, w0, #0x1
  412ad8:	str	w0, [sp, #116]
  412adc:	b	412a94 <sqrt@plt+0x11054>
  412ae0:	ldr	w0, [sp, #120]
  412ae4:	lsl	x0, x0, #4
  412ae8:	ldr	x1, [sp, #96]
  412aec:	add	x1, x1, x0
  412af0:	ldr	x0, [sp, #72]
  412af4:	ldr	x2, [x0]
  412af8:	ldr	w0, [sp, #116]
  412afc:	lsl	x0, x0, #4
  412b00:	add	x0, x2, x0
  412b04:	ldr	x1, [x1]
  412b08:	str	x1, [x0]
  412b0c:	ldr	w0, [sp, #120]
  412b10:	lsl	x0, x0, #4
  412b14:	ldr	x1, [sp, #96]
  412b18:	add	x1, x1, x0
  412b1c:	ldr	x0, [sp, #72]
  412b20:	ldr	x2, [x0]
  412b24:	ldr	w0, [sp, #116]
  412b28:	lsl	x0, x0, #4
  412b2c:	add	x0, x2, x0
  412b30:	ldr	x1, [x1, #8]
  412b34:	str	x1, [x0, #8]
  412b38:	ldr	w0, [sp, #120]
  412b3c:	add	w0, w0, #0x1
  412b40:	str	w0, [sp, #120]
  412b44:	b	4129f8 <sqrt@plt+0x10fb8>
  412b48:	ldr	x0, [sp, #72]
  412b4c:	ldr	w0, [x0, #8]
  412b50:	mov	w1, w0
  412b54:	ldr	x0, [sp, #104]
  412b58:	udiv	x2, x0, x1
  412b5c:	mul	x1, x2, x1
  412b60:	sub	x0, x0, x1
  412b64:	str	w0, [sp, #124]
  412b68:	ldr	x0, [sp, #72]
  412b6c:	ldr	x1, [x0]
  412b70:	ldr	w0, [sp, #124]
  412b74:	lsl	x0, x0, #4
  412b78:	add	x0, x1, x0
  412b7c:	ldr	x0, [x0]
  412b80:	cmp	x0, #0x0
  412b84:	b.eq	412bb4 <sqrt@plt+0x11174>  // b.none
  412b88:	ldr	w0, [sp, #124]
  412b8c:	cmp	w0, #0x0
  412b90:	b.ne	412ba4 <sqrt@plt+0x11164>  // b.any
  412b94:	ldr	x0, [sp, #72]
  412b98:	ldr	w0, [x0, #8]
  412b9c:	sub	w0, w0, #0x1
  412ba0:	b	412bac <sqrt@plt+0x1116c>
  412ba4:	ldr	w0, [sp, #124]
  412ba8:	sub	w0, w0, #0x1
  412bac:	str	w0, [sp, #124]
  412bb0:	b	412b68 <sqrt@plt+0x11128>
  412bb4:	ldr	x0, [sp, #96]
  412bb8:	cmp	x0, #0x0
  412bbc:	b.eq	412bc8 <sqrt@plt+0x11188>  // b.none
  412bc0:	ldr	x0, [sp, #96]
  412bc4:	bl	4018b0 <_ZdaPv@plt>
  412bc8:	ldr	x0, [sp, #64]
  412bcc:	bl	4016e0 <strlen@plt>
  412bd0:	add	x0, x0, #0x1
  412bd4:	bl	401930 <malloc@plt>
  412bd8:	str	x0, [sp, #80]
  412bdc:	ldr	x1, [sp, #64]
  412be0:	ldr	x0, [sp, #80]
  412be4:	bl	401790 <strcpy@plt>
  412be8:	ldr	x0, [sp, #72]
  412bec:	ldr	x1, [x0]
  412bf0:	ldr	w0, [sp, #124]
  412bf4:	lsl	x0, x0, #4
  412bf8:	add	x0, x1, x0
  412bfc:	ldr	x1, [sp, #80]
  412c00:	str	x1, [x0]
  412c04:	ldr	x0, [sp, #72]
  412c08:	ldr	x1, [x0]
  412c0c:	ldr	w0, [sp, #124]
  412c10:	lsl	x0, x0, #4
  412c14:	add	x0, x1, x0
  412c18:	ldr	x1, [sp, #56]
  412c1c:	str	x1, [x0, #8]
  412c20:	ldr	x0, [sp, #72]
  412c24:	ldr	w0, [x0, #12]
  412c28:	add	w1, w0, #0x1
  412c2c:	ldr	x0, [sp, #72]
  412c30:	str	w1, [x0, #12]
  412c34:	ldr	x0, [sp, #80]
  412c38:	ldp	x19, x20, [sp, #16]
  412c3c:	ldr	x21, [sp, #32]
  412c40:	ldp	x29, x30, [sp], #128
  412c44:	ret
  412c48:	stp	x29, x30, [sp, #-48]!
  412c4c:	mov	x29, sp
  412c50:	str	x0, [sp, #24]
  412c54:	str	x1, [sp, #16]
  412c58:	ldr	x0, [sp, #16]
  412c5c:	cmp	x0, #0x0
  412c60:	cset	w0, ne  // ne = any
  412c64:	and	w0, w0, #0xff
  412c68:	mov	w3, w0
  412c6c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4254>
  412c70:	add	x2, x0, #0xf18
  412c74:	mov	w1, #0x28                  	// #40
  412c78:	mov	w0, w3
  412c7c:	bl	409268 <sqrt@plt+0x7828>
  412c80:	ldr	x0, [sp, #16]
  412c84:	bl	4141ec <_ZdlPvm@@Base+0x440>
  412c88:	mov	x1, x0
  412c8c:	ldr	x0, [sp, #24]
  412c90:	ldr	w0, [x0, #8]
  412c94:	mov	w0, w0
  412c98:	udiv	x2, x1, x0
  412c9c:	mul	x0, x2, x0
  412ca0:	sub	x0, x1, x0
  412ca4:	str	w0, [sp, #44]
  412ca8:	ldr	x0, [sp, #24]
  412cac:	ldr	x1, [x0]
  412cb0:	ldr	w0, [sp, #44]
  412cb4:	lsl	x0, x0, #4
  412cb8:	add	x0, x1, x0
  412cbc:	ldr	x0, [x0]
  412cc0:	cmp	x0, #0x0
  412cc4:	b.eq	412d38 <sqrt@plt+0x112f8>  // b.none
  412cc8:	ldr	x0, [sp, #24]
  412ccc:	ldr	x1, [x0]
  412cd0:	ldr	w0, [sp, #44]
  412cd4:	lsl	x0, x0, #4
  412cd8:	add	x0, x1, x0
  412cdc:	ldr	x0, [x0]
  412ce0:	ldr	x1, [sp, #16]
  412ce4:	bl	401900 <strcmp@plt>
  412ce8:	cmp	w0, #0x0
  412cec:	b.ne	412d0c <sqrt@plt+0x112cc>  // b.any
  412cf0:	ldr	x0, [sp, #24]
  412cf4:	ldr	x1, [x0]
  412cf8:	ldr	w0, [sp, #44]
  412cfc:	lsl	x0, x0, #4
  412d00:	add	x0, x1, x0
  412d04:	ldr	x0, [x0, #8]
  412d08:	b	412d3c <sqrt@plt+0x112fc>
  412d0c:	ldr	w0, [sp, #44]
  412d10:	cmp	w0, #0x0
  412d14:	b.ne	412d28 <sqrt@plt+0x112e8>  // b.any
  412d18:	ldr	x0, [sp, #24]
  412d1c:	ldr	w0, [x0, #8]
  412d20:	sub	w0, w0, #0x1
  412d24:	b	412d30 <sqrt@plt+0x112f0>
  412d28:	ldr	w0, [sp, #44]
  412d2c:	sub	w0, w0, #0x1
  412d30:	str	w0, [sp, #44]
  412d34:	b	412ca8 <sqrt@plt+0x11268>
  412d38:	mov	x0, #0x0                   	// #0
  412d3c:	ldp	x29, x30, [sp], #48
  412d40:	ret
  412d44:	stp	x29, x30, [sp, #-48]!
  412d48:	mov	x29, sp
  412d4c:	str	x0, [sp, #24]
  412d50:	str	x1, [sp, #16]
  412d54:	ldr	x0, [sp, #16]
  412d58:	ldr	x0, [x0]
  412d5c:	str	x0, [sp, #32]
  412d60:	ldr	x0, [sp, #32]
  412d64:	cmp	x0, #0x0
  412d68:	cset	w0, ne  // ne = any
  412d6c:	and	w0, w0, #0xff
  412d70:	mov	w3, w0
  412d74:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4254>
  412d78:	add	x2, x0, #0xf18
  412d7c:	mov	w1, #0x28                  	// #40
  412d80:	mov	w0, w3
  412d84:	bl	409268 <sqrt@plt+0x7828>
  412d88:	ldr	x0, [sp, #32]
  412d8c:	bl	4141ec <_ZdlPvm@@Base+0x440>
  412d90:	mov	x1, x0
  412d94:	ldr	x0, [sp, #24]
  412d98:	ldr	w0, [x0, #8]
  412d9c:	mov	w0, w0
  412da0:	udiv	x2, x1, x0
  412da4:	mul	x0, x2, x0
  412da8:	sub	x0, x1, x0
  412dac:	str	w0, [sp, #44]
  412db0:	ldr	x0, [sp, #24]
  412db4:	ldr	x1, [x0]
  412db8:	ldr	w0, [sp, #44]
  412dbc:	lsl	x0, x0, #4
  412dc0:	add	x0, x1, x0
  412dc4:	ldr	x0, [x0]
  412dc8:	cmp	x0, #0x0
  412dcc:	b.eq	412e60 <sqrt@plt+0x11420>  // b.none
  412dd0:	ldr	x0, [sp, #24]
  412dd4:	ldr	x1, [x0]
  412dd8:	ldr	w0, [sp, #44]
  412ddc:	lsl	x0, x0, #4
  412de0:	add	x0, x1, x0
  412de4:	ldr	x0, [x0]
  412de8:	ldr	x1, [sp, #32]
  412dec:	bl	401900 <strcmp@plt>
  412df0:	cmp	w0, #0x0
  412df4:	b.ne	412e34 <sqrt@plt+0x113f4>  // b.any
  412df8:	ldr	x0, [sp, #24]
  412dfc:	ldr	x1, [x0]
  412e00:	ldr	w0, [sp, #44]
  412e04:	lsl	x0, x0, #4
  412e08:	add	x0, x1, x0
  412e0c:	ldr	x1, [x0]
  412e10:	ldr	x0, [sp, #16]
  412e14:	str	x1, [x0]
  412e18:	ldr	x0, [sp, #24]
  412e1c:	ldr	x1, [x0]
  412e20:	ldr	w0, [sp, #44]
  412e24:	lsl	x0, x0, #4
  412e28:	add	x0, x1, x0
  412e2c:	ldr	x0, [x0, #8]
  412e30:	b	412e64 <sqrt@plt+0x11424>
  412e34:	ldr	w0, [sp, #44]
  412e38:	cmp	w0, #0x0
  412e3c:	b.ne	412e50 <sqrt@plt+0x11410>  // b.any
  412e40:	ldr	x0, [sp, #24]
  412e44:	ldr	w0, [x0, #8]
  412e48:	sub	w0, w0, #0x1
  412e4c:	b	412e58 <sqrt@plt+0x11418>
  412e50:	ldr	w0, [sp, #44]
  412e54:	sub	w0, w0, #0x1
  412e58:	str	w0, [sp, #44]
  412e5c:	b	412db0 <sqrt@plt+0x11370>
  412e60:	mov	x0, #0x0                   	// #0
  412e64:	ldp	x29, x30, [sp], #48
  412e68:	ret
  412e6c:	sub	sp, sp, #0x10
  412e70:	str	x0, [sp, #8]
  412e74:	str	x1, [sp]
  412e78:	ldr	x0, [sp, #8]
  412e7c:	ldr	x1, [sp]
  412e80:	str	x1, [x0]
  412e84:	ldr	x0, [sp, #8]
  412e88:	str	wzr, [x0, #8]
  412e8c:	nop
  412e90:	add	sp, sp, #0x10
  412e94:	ret
  412e98:	sub	sp, sp, #0x30
  412e9c:	str	x0, [sp, #24]
  412ea0:	str	x1, [sp, #16]
  412ea4:	str	x2, [sp, #8]
  412ea8:	ldr	x0, [sp, #24]
  412eac:	ldr	x0, [x0]
  412eb0:	ldr	w0, [x0, #8]
  412eb4:	str	w0, [sp, #44]
  412eb8:	ldr	x0, [sp, #24]
  412ebc:	ldr	x0, [x0]
  412ec0:	ldr	x0, [x0]
  412ec4:	str	x0, [sp, #32]
  412ec8:	ldr	x0, [sp, #24]
  412ecc:	ldr	w0, [x0, #8]
  412ed0:	ldr	w1, [sp, #44]
  412ed4:	cmp	w1, w0
  412ed8:	b.ls	412f7c <sqrt@plt+0x1153c>  // b.plast
  412edc:	ldr	x0, [sp, #24]
  412ee0:	ldr	w0, [x0, #8]
  412ee4:	mov	w0, w0
  412ee8:	lsl	x0, x0, #4
  412eec:	ldr	x1, [sp, #32]
  412ef0:	add	x0, x1, x0
  412ef4:	ldr	x0, [x0]
  412ef8:	cmp	x0, #0x0
  412efc:	b.eq	412f64 <sqrt@plt+0x11524>  // b.none
  412f00:	ldr	x0, [sp, #24]
  412f04:	ldr	w0, [x0, #8]
  412f08:	mov	w0, w0
  412f0c:	lsl	x0, x0, #4
  412f10:	ldr	x1, [sp, #32]
  412f14:	add	x0, x1, x0
  412f18:	ldr	x1, [x0]
  412f1c:	ldr	x0, [sp, #16]
  412f20:	str	x1, [x0]
  412f24:	ldr	x0, [sp, #24]
  412f28:	ldr	w0, [x0, #8]
  412f2c:	mov	w0, w0
  412f30:	lsl	x0, x0, #4
  412f34:	ldr	x1, [sp, #32]
  412f38:	add	x0, x1, x0
  412f3c:	ldr	x1, [x0, #8]
  412f40:	ldr	x0, [sp, #8]
  412f44:	str	x1, [x0]
  412f48:	ldr	x0, [sp, #24]
  412f4c:	ldr	w0, [x0, #8]
  412f50:	add	w1, w0, #0x1
  412f54:	ldr	x0, [sp, #24]
  412f58:	str	w1, [x0, #8]
  412f5c:	mov	w0, #0x1                   	// #1
  412f60:	b	412f80 <sqrt@plt+0x11540>
  412f64:	ldr	x0, [sp, #24]
  412f68:	ldr	w0, [x0, #8]
  412f6c:	add	w1, w0, #0x1
  412f70:	ldr	x0, [sp, #24]
  412f74:	str	w1, [x0, #8]
  412f78:	b	412ec8 <sqrt@plt+0x11488>
  412f7c:	mov	w0, #0x0                   	// #0
  412f80:	add	sp, sp, #0x30
  412f84:	ret
  412f88:	sub	sp, sp, #0x10
  412f8c:	str	x0, [sp, #8]
  412f90:	ldr	x0, [sp, #8]
  412f94:	mov	w1, #0xffffffff            	// #-1
  412f98:	str	w1, [x0]
  412f9c:	ldr	x0, [sp, #8]
  412fa0:	str	xzr, [x0, #8]
  412fa4:	nop
  412fa8:	add	sp, sp, #0x10
  412fac:	ret
  412fb0:	stp	x29, x30, [sp, #-64]!
  412fb4:	mov	x29, sp
  412fb8:	stp	x19, x20, [sp, #16]
  412fbc:	str	x21, [sp, #32]
  412fc0:	str	x0, [sp, #56]
  412fc4:	ldr	x0, [sp, #56]
  412fc8:	mov	w1, #0x11                  	// #17
  412fcc:	str	w1, [x0, #8]
  412fd0:	mov	x19, #0x11                  	// #17
  412fd4:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  412fd8:	cmp	x19, x0
  412fdc:	b.hi	412ffc <sqrt@plt+0x115bc>  // b.pmore
  412fe0:	lsl	x0, x19, #4
  412fe4:	bl	401680 <_Znam@plt>
  412fe8:	mov	x21, x0
  412fec:	mov	x20, x21
  412ff0:	sub	x0, x19, #0x1
  412ff4:	mov	x19, x0
  412ff8:	b	413000 <sqrt@plt+0x115c0>
  412ffc:	bl	4018f0 <__cxa_throw_bad_array_new_length@plt>
  413000:	cmp	x19, #0x0
  413004:	b.lt	41301c <sqrt@plt+0x115dc>  // b.tstop
  413008:	mov	x0, x20
  41300c:	bl	412f88 <sqrt@plt+0x11548>
  413010:	add	x20, x20, #0x10
  413014:	sub	x19, x19, #0x1
  413018:	b	413000 <sqrt@plt+0x115c0>
  41301c:	ldr	x0, [sp, #56]
  413020:	str	x21, [x0]
  413024:	ldr	x0, [sp, #56]
  413028:	str	wzr, [x0, #12]
  41302c:	nop
  413030:	ldp	x19, x20, [sp, #16]
  413034:	ldr	x21, [sp, #32]
  413038:	ldp	x29, x30, [sp], #64
  41303c:	ret
  413040:	stp	x29, x30, [sp, #-48]!
  413044:	mov	x29, sp
  413048:	str	x0, [sp, #24]
  41304c:	str	wzr, [sp, #44]
  413050:	ldr	x0, [sp, #24]
  413054:	ldr	w0, [x0, #8]
  413058:	ldr	w1, [sp, #44]
  41305c:	cmp	w1, w0
  413060:	b.cs	4130b0 <sqrt@plt+0x11670>  // b.hs, b.nlast
  413064:	ldr	x0, [sp, #24]
  413068:	ldr	x1, [x0]
  41306c:	ldr	w0, [sp, #44]
  413070:	lsl	x0, x0, #4
  413074:	add	x0, x1, x0
  413078:	ldr	x0, [x0, #8]
  41307c:	cmp	x0, #0x0
  413080:	b.eq	4130a0 <sqrt@plt+0x11660>  // b.none
  413084:	ldr	x0, [sp, #24]
  413088:	ldr	x1, [x0]
  41308c:	ldr	w0, [sp, #44]
  413090:	lsl	x0, x0, #4
  413094:	add	x0, x1, x0
  413098:	ldr	x0, [x0, #8]
  41309c:	bl	4018b0 <_ZdaPv@plt>
  4130a0:	ldr	w0, [sp, #44]
  4130a4:	add	w0, w0, #0x1
  4130a8:	str	w0, [sp, #44]
  4130ac:	b	413050 <sqrt@plt+0x11610>
  4130b0:	ldr	x0, [sp, #24]
  4130b4:	ldr	x0, [x0]
  4130b8:	cmp	x0, #0x0
  4130bc:	b.eq	4130cc <sqrt@plt+0x1168c>  // b.none
  4130c0:	ldr	x0, [sp, #24]
  4130c4:	ldr	x0, [x0]
  4130c8:	bl	4018b0 <_ZdaPv@plt>
  4130cc:	nop
  4130d0:	ldp	x29, x30, [sp], #48
  4130d4:	ret
  4130d8:	stp	x29, x30, [sp, #-112]!
  4130dc:	mov	x29, sp
  4130e0:	stp	x19, x20, [sp, #16]
  4130e4:	str	x21, [sp, #32]
  4130e8:	str	x0, [sp, #72]
  4130ec:	str	w1, [sp, #68]
  4130f0:	str	x2, [sp, #56]
  4130f4:	ldr	w0, [sp, #68]
  4130f8:	mvn	w0, w0
  4130fc:	lsr	w0, w0, #31
  413100:	and	w0, w0, #0xff
  413104:	mov	w3, w0
  413108:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4254>
  41310c:	add	x2, x0, #0xf18
  413110:	mov	w1, #0x2c                  	// #44
  413114:	mov	w0, w3
  413118:	bl	409268 <sqrt@plt+0x7828>
  41311c:	ldr	w0, [sp, #68]
  413120:	str	w0, [sp, #96]
  413124:	ldr	x0, [sp, #72]
  413128:	ldr	w1, [x0, #8]
  41312c:	ldr	w0, [sp, #96]
  413130:	udiv	w2, w0, w1
  413134:	mul	w1, w2, w1
  413138:	sub	w0, w0, w1
  41313c:	str	w0, [sp, #108]
  413140:	ldr	x0, [sp, #72]
  413144:	ldr	x1, [x0]
  413148:	ldr	w0, [sp, #108]
  41314c:	lsl	x0, x0, #4
  413150:	add	x0, x1, x0
  413154:	ldr	w0, [x0]
  413158:	cmp	w0, #0x0
  41315c:	b.lt	41320c <sqrt@plt+0x117cc>  // b.tstop
  413160:	ldr	x0, [sp, #72]
  413164:	ldr	x1, [x0]
  413168:	ldr	w0, [sp, #108]
  41316c:	lsl	x0, x0, #4
  413170:	add	x0, x1, x0
  413174:	ldr	w0, [x0]
  413178:	ldr	w1, [sp, #68]
  41317c:	cmp	w1, w0
  413180:	b.ne	4131e0 <sqrt@plt+0x117a0>  // b.any
  413184:	ldr	x0, [sp, #72]
  413188:	ldr	x1, [x0]
  41318c:	ldr	w0, [sp, #108]
  413190:	lsl	x0, x0, #4
  413194:	add	x0, x1, x0
  413198:	ldr	x0, [x0, #8]
  41319c:	cmp	x0, #0x0
  4131a0:	b.eq	4131c0 <sqrt@plt+0x11780>  // b.none
  4131a4:	ldr	x0, [sp, #72]
  4131a8:	ldr	x1, [x0]
  4131ac:	ldr	w0, [sp, #108]
  4131b0:	lsl	x0, x0, #4
  4131b4:	add	x0, x1, x0
  4131b8:	ldr	x0, [x0, #8]
  4131bc:	bl	4018b0 <_ZdaPv@plt>
  4131c0:	ldr	x0, [sp, #72]
  4131c4:	ldr	x1, [x0]
  4131c8:	ldr	w0, [sp, #108]
  4131cc:	lsl	x0, x0, #4
  4131d0:	add	x0, x1, x0
  4131d4:	ldr	x1, [sp, #56]
  4131d8:	str	x1, [x0, #8]
  4131dc:	b	4134cc <sqrt@plt+0x11a8c>
  4131e0:	ldr	w0, [sp, #108]
  4131e4:	cmp	w0, #0x0
  4131e8:	b.ne	4131fc <sqrt@plt+0x117bc>  // b.any
  4131ec:	ldr	x0, [sp, #72]
  4131f0:	ldr	w0, [x0, #8]
  4131f4:	sub	w0, w0, #0x1
  4131f8:	b	413204 <sqrt@plt+0x117c4>
  4131fc:	ldr	w0, [sp, #108]
  413200:	sub	w0, w0, #0x1
  413204:	str	w0, [sp, #108]
  413208:	b	413140 <sqrt@plt+0x11700>
  41320c:	ldr	x0, [sp, #56]
  413210:	cmp	x0, #0x0
  413214:	b.eq	4134c8 <sqrt@plt+0x11a88>  // b.none
  413218:	ldr	x0, [sp, #72]
  41321c:	ldr	w1, [x0, #12]
  413220:	mov	w0, w1
  413224:	lsl	w0, w0, #1
  413228:	add	w1, w0, w1
  41322c:	ldr	x0, [sp, #72]
  413230:	ldr	w0, [x0, #8]
  413234:	lsl	w0, w0, #1
  413238:	cmp	w1, w0
  41323c:	b.cc	413478 <sqrt@plt+0x11a38>  // b.lo, b.ul, b.last
  413240:	ldr	x0, [sp, #72]
  413244:	ldr	x0, [x0]
  413248:	str	x0, [sp, #88]
  41324c:	ldr	x0, [sp, #72]
  413250:	ldr	w0, [x0, #8]
  413254:	str	w0, [sp, #84]
  413258:	ldr	x0, [sp, #72]
  41325c:	ldr	w0, [x0, #8]
  413260:	bl	4142b8 <_ZdlPvm@@Base+0x50c>
  413264:	mov	w1, w0
  413268:	ldr	x0, [sp, #72]
  41326c:	str	w1, [x0, #8]
  413270:	ldr	x0, [sp, #72]
  413274:	ldr	w0, [x0, #8]
  413278:	mov	w19, w0
  41327c:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  413280:	cmp	x19, x0
  413284:	b.hi	4132a4 <sqrt@plt+0x11864>  // b.pmore
  413288:	lsl	x0, x19, #4
  41328c:	bl	401680 <_Znam@plt>
  413290:	mov	x21, x0
  413294:	mov	x20, x21
  413298:	sub	x0, x19, #0x1
  41329c:	mov	x19, x0
  4132a0:	b	4132a8 <sqrt@plt+0x11868>
  4132a4:	bl	4018f0 <__cxa_throw_bad_array_new_length@plt>
  4132a8:	cmp	x19, #0x0
  4132ac:	b.lt	4132c4 <sqrt@plt+0x11884>  // b.tstop
  4132b0:	mov	x0, x20
  4132b4:	bl	412f88 <sqrt@plt+0x11548>
  4132b8:	add	x20, x20, #0x10
  4132bc:	sub	x19, x19, #0x1
  4132c0:	b	4132a8 <sqrt@plt+0x11868>
  4132c4:	ldr	x0, [sp, #72]
  4132c8:	str	x21, [x0]
  4132cc:	str	wzr, [sp, #104]
  4132d0:	ldr	w1, [sp, #104]
  4132d4:	ldr	w0, [sp, #84]
  4132d8:	cmp	w1, w0
  4132dc:	b.cs	4133fc <sqrt@plt+0x119bc>  // b.hs, b.nlast
  4132e0:	ldr	w0, [sp, #104]
  4132e4:	lsl	x0, x0, #4
  4132e8:	ldr	x1, [sp, #88]
  4132ec:	add	x0, x1, x0
  4132f0:	ldr	w0, [x0]
  4132f4:	cmp	w0, #0x0
  4132f8:	b.lt	4133ec <sqrt@plt+0x119ac>  // b.tstop
  4132fc:	ldr	w0, [sp, #104]
  413300:	lsl	x0, x0, #4
  413304:	ldr	x1, [sp, #88]
  413308:	add	x0, x1, x0
  41330c:	ldr	x0, [x0, #8]
  413310:	cmp	x0, #0x0
  413314:	b.eq	4133ec <sqrt@plt+0x119ac>  // b.none
  413318:	ldr	w0, [sp, #104]
  41331c:	lsl	x0, x0, #4
  413320:	ldr	x1, [sp, #88]
  413324:	add	x0, x1, x0
  413328:	ldr	w0, [x0]
  41332c:	mov	w1, w0
  413330:	ldr	x0, [sp, #72]
  413334:	ldr	w0, [x0, #8]
  413338:	udiv	w2, w1, w0
  41333c:	mul	w0, w2, w0
  413340:	sub	w0, w1, w0
  413344:	str	w0, [sp, #100]
  413348:	ldr	x0, [sp, #72]
  41334c:	ldr	x1, [x0]
  413350:	ldr	w0, [sp, #100]
  413354:	lsl	x0, x0, #4
  413358:	add	x0, x1, x0
  41335c:	ldr	w0, [x0]
  413360:	cmp	w0, #0x0
  413364:	b.lt	413394 <sqrt@plt+0x11954>  // b.tstop
  413368:	ldr	w0, [sp, #100]
  41336c:	cmp	w0, #0x0
  413370:	b.ne	413384 <sqrt@plt+0x11944>  // b.any
  413374:	ldr	x0, [sp, #72]
  413378:	ldr	w0, [x0, #8]
  41337c:	sub	w0, w0, #0x1
  413380:	b	41338c <sqrt@plt+0x1194c>
  413384:	ldr	w0, [sp, #100]
  413388:	sub	w0, w0, #0x1
  41338c:	str	w0, [sp, #100]
  413390:	b	413348 <sqrt@plt+0x11908>
  413394:	ldr	w0, [sp, #104]
  413398:	lsl	x0, x0, #4
  41339c:	ldr	x1, [sp, #88]
  4133a0:	add	x1, x1, x0
  4133a4:	ldr	x0, [sp, #72]
  4133a8:	ldr	x2, [x0]
  4133ac:	ldr	w0, [sp, #100]
  4133b0:	lsl	x0, x0, #4
  4133b4:	add	x0, x2, x0
  4133b8:	ldr	w1, [x1]
  4133bc:	str	w1, [x0]
  4133c0:	ldr	w0, [sp, #104]
  4133c4:	lsl	x0, x0, #4
  4133c8:	ldr	x1, [sp, #88]
  4133cc:	add	x1, x1, x0
  4133d0:	ldr	x0, [sp, #72]
  4133d4:	ldr	x2, [x0]
  4133d8:	ldr	w0, [sp, #100]
  4133dc:	lsl	x0, x0, #4
  4133e0:	add	x0, x2, x0
  4133e4:	ldr	x1, [x1, #8]
  4133e8:	str	x1, [x0, #8]
  4133ec:	ldr	w0, [sp, #104]
  4133f0:	add	w0, w0, #0x1
  4133f4:	str	w0, [sp, #104]
  4133f8:	b	4132d0 <sqrt@plt+0x11890>
  4133fc:	ldr	x0, [sp, #72]
  413400:	ldr	w1, [x0, #8]
  413404:	ldr	w0, [sp, #96]
  413408:	udiv	w2, w0, w1
  41340c:	mul	w1, w2, w1
  413410:	sub	w0, w0, w1
  413414:	str	w0, [sp, #108]
  413418:	ldr	x0, [sp, #72]
  41341c:	ldr	x1, [x0]
  413420:	ldr	w0, [sp, #108]
  413424:	lsl	x0, x0, #4
  413428:	add	x0, x1, x0
  41342c:	ldr	w0, [x0]
  413430:	cmp	w0, #0x0
  413434:	b.lt	413464 <sqrt@plt+0x11a24>  // b.tstop
  413438:	ldr	w0, [sp, #108]
  41343c:	cmp	w0, #0x0
  413440:	b.ne	413454 <sqrt@plt+0x11a14>  // b.any
  413444:	ldr	x0, [sp, #72]
  413448:	ldr	w0, [x0, #8]
  41344c:	sub	w0, w0, #0x1
  413450:	b	41345c <sqrt@plt+0x11a1c>
  413454:	ldr	w0, [sp, #108]
  413458:	sub	w0, w0, #0x1
  41345c:	str	w0, [sp, #108]
  413460:	b	413418 <sqrt@plt+0x119d8>
  413464:	ldr	x0, [sp, #88]
  413468:	cmp	x0, #0x0
  41346c:	b.eq	413478 <sqrt@plt+0x11a38>  // b.none
  413470:	ldr	x0, [sp, #88]
  413474:	bl	4018b0 <_ZdaPv@plt>
  413478:	ldr	x0, [sp, #72]
  41347c:	ldr	x1, [x0]
  413480:	ldr	w0, [sp, #108]
  413484:	lsl	x0, x0, #4
  413488:	add	x0, x1, x0
  41348c:	ldr	w1, [sp, #68]
  413490:	str	w1, [x0]
  413494:	ldr	x0, [sp, #72]
  413498:	ldr	x1, [x0]
  41349c:	ldr	w0, [sp, #108]
  4134a0:	lsl	x0, x0, #4
  4134a4:	add	x0, x1, x0
  4134a8:	ldr	x1, [sp, #56]
  4134ac:	str	x1, [x0, #8]
  4134b0:	ldr	x0, [sp, #72]
  4134b4:	ldr	w0, [x0, #12]
  4134b8:	add	w1, w0, #0x1
  4134bc:	ldr	x0, [sp, #72]
  4134c0:	str	w1, [x0, #12]
  4134c4:	b	4134cc <sqrt@plt+0x11a8c>
  4134c8:	nop
  4134cc:	ldp	x19, x20, [sp, #16]
  4134d0:	ldr	x21, [sp, #32]
  4134d4:	ldp	x29, x30, [sp], #112
  4134d8:	ret
  4134dc:	stp	x29, x30, [sp, #-48]!
  4134e0:	mov	x29, sp
  4134e4:	str	x0, [sp, #24]
  4134e8:	str	w1, [sp, #20]
  4134ec:	ldr	w0, [sp, #20]
  4134f0:	mvn	w0, w0
  4134f4:	lsr	w0, w0, #31
  4134f8:	and	w0, w0, #0xff
  4134fc:	mov	w3, w0
  413500:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4254>
  413504:	add	x2, x0, #0xf18
  413508:	mov	w1, #0x2c                  	// #44
  41350c:	mov	w0, w3
  413510:	bl	409268 <sqrt@plt+0x7828>
  413514:	ldr	w0, [sp, #20]
  413518:	ldr	x1, [sp, #24]
  41351c:	ldr	w1, [x1, #8]
  413520:	udiv	w2, w0, w1
  413524:	mul	w1, w2, w1
  413528:	sub	w0, w0, w1
  41352c:	str	w0, [sp, #44]
  413530:	ldr	x0, [sp, #24]
  413534:	ldr	x1, [x0]
  413538:	ldr	w0, [sp, #44]
  41353c:	lsl	x0, x0, #4
  413540:	add	x0, x1, x0
  413544:	ldr	w0, [x0]
  413548:	cmp	w0, #0x0
  41354c:	b.lt	4135bc <sqrt@plt+0x11b7c>  // b.tstop
  413550:	ldr	x0, [sp, #24]
  413554:	ldr	x1, [x0]
  413558:	ldr	w0, [sp, #44]
  41355c:	lsl	x0, x0, #4
  413560:	add	x0, x1, x0
  413564:	ldr	w0, [x0]
  413568:	ldr	w1, [sp, #20]
  41356c:	cmp	w1, w0
  413570:	b.ne	413590 <sqrt@plt+0x11b50>  // b.any
  413574:	ldr	x0, [sp, #24]
  413578:	ldr	x1, [x0]
  41357c:	ldr	w0, [sp, #44]
  413580:	lsl	x0, x0, #4
  413584:	add	x0, x1, x0
  413588:	ldr	x0, [x0, #8]
  41358c:	b	4135c0 <sqrt@plt+0x11b80>
  413590:	ldr	w0, [sp, #44]
  413594:	cmp	w0, #0x0
  413598:	b.ne	4135ac <sqrt@plt+0x11b6c>  // b.any
  41359c:	ldr	x0, [sp, #24]
  4135a0:	ldr	w0, [x0, #8]
  4135a4:	sub	w0, w0, #0x1
  4135a8:	b	4135b4 <sqrt@plt+0x11b74>
  4135ac:	ldr	w0, [sp, #44]
  4135b0:	sub	w0, w0, #0x1
  4135b4:	str	w0, [sp, #44]
  4135b8:	b	413530 <sqrt@plt+0x11af0>
  4135bc:	mov	x0, #0x0                   	// #0
  4135c0:	ldp	x29, x30, [sp], #48
  4135c4:	ret
  4135c8:	sub	sp, sp, #0x10
  4135cc:	str	x0, [sp, #8]
  4135d0:	str	x1, [sp]
  4135d4:	ldr	x0, [sp, #8]
  4135d8:	ldr	x1, [sp]
  4135dc:	str	x1, [x0]
  4135e0:	ldr	x0, [sp, #8]
  4135e4:	str	wzr, [x0, #8]
  4135e8:	nop
  4135ec:	add	sp, sp, #0x10
  4135f0:	ret
  4135f4:	sub	sp, sp, #0x30
  4135f8:	str	x0, [sp, #24]
  4135fc:	str	x1, [sp, #16]
  413600:	str	x2, [sp, #8]
  413604:	ldr	x0, [sp, #24]
  413608:	ldr	x0, [x0]
  41360c:	ldr	w0, [x0, #8]
  413610:	str	w0, [sp, #44]
  413614:	ldr	x0, [sp, #24]
  413618:	ldr	x0, [x0]
  41361c:	ldr	x0, [x0]
  413620:	str	x0, [sp, #32]
  413624:	ldr	x0, [sp, #24]
  413628:	ldr	w0, [x0, #8]
  41362c:	ldr	w1, [sp, #44]
  413630:	cmp	w1, w0
  413634:	b.ls	4136d8 <sqrt@plt+0x11c98>  // b.plast
  413638:	ldr	x0, [sp, #24]
  41363c:	ldr	w0, [x0, #8]
  413640:	mov	w0, w0
  413644:	lsl	x0, x0, #4
  413648:	ldr	x1, [sp, #32]
  41364c:	add	x0, x1, x0
  413650:	ldr	w0, [x0]
  413654:	cmp	w0, #0x0
  413658:	b.lt	4136c0 <sqrt@plt+0x11c80>  // b.tstop
  41365c:	ldr	x0, [sp, #24]
  413660:	ldr	w0, [x0, #8]
  413664:	mov	w0, w0
  413668:	lsl	x0, x0, #4
  41366c:	ldr	x1, [sp, #32]
  413670:	add	x0, x1, x0
  413674:	ldr	w1, [x0]
  413678:	ldr	x0, [sp, #16]
  41367c:	str	w1, [x0]
  413680:	ldr	x0, [sp, #24]
  413684:	ldr	w0, [x0, #8]
  413688:	mov	w0, w0
  41368c:	lsl	x0, x0, #4
  413690:	ldr	x1, [sp, #32]
  413694:	add	x0, x1, x0
  413698:	ldr	x1, [x0, #8]
  41369c:	ldr	x0, [sp, #8]
  4136a0:	str	x1, [x0]
  4136a4:	ldr	x0, [sp, #24]
  4136a8:	ldr	w0, [x0, #8]
  4136ac:	add	w1, w0, #0x1
  4136b0:	ldr	x0, [sp, #24]
  4136b4:	str	w1, [x0, #8]
  4136b8:	mov	w0, #0x1                   	// #1
  4136bc:	b	4136dc <sqrt@plt+0x11c9c>
  4136c0:	ldr	x0, [sp, #24]
  4136c4:	ldr	w0, [x0, #8]
  4136c8:	add	w1, w0, #0x1
  4136cc:	ldr	x0, [sp, #24]
  4136d0:	str	w1, [x0, #8]
  4136d4:	b	413624 <sqrt@plt+0x11be4>
  4136d8:	mov	w0, #0x0                   	// #0
  4136dc:	add	sp, sp, #0x30
  4136e0:	ret
  4136e4:	stp	x29, x30, [sp, #-64]!
  4136e8:	mov	x29, sp
  4136ec:	str	x19, [sp, #16]
  4136f0:	str	x0, [sp, #40]
  4136f4:	ldr	x0, [sp, #40]
  4136f8:	str	wzr, [x0]
  4136fc:	ldr	x0, [sp, #40]
  413700:	add	x0, x0, #0x8
  413704:	bl	412714 <sqrt@plt+0x10cd4>
  413708:	ldr	x0, [sp, #40]
  41370c:	add	x0, x0, #0x818
  413710:	bl	412fb0 <sqrt@plt+0x11570>
  413714:	str	wzr, [sp, #60]
  413718:	ldr	w0, [sp, #60]
  41371c:	cmp	w0, #0xff
  413720:	b.gt	41374c <sqrt@plt+0x11d0c>
  413724:	ldr	x1, [sp, #40]
  413728:	ldrsw	x0, [sp, #60]
  41372c:	add	x0, x0, #0x2
  413730:	lsl	x0, x0, #3
  413734:	add	x0, x1, x0
  413738:	str	xzr, [x0, #8]
  41373c:	ldr	w0, [sp, #60]
  413740:	add	w0, w0, #0x1
  413744:	str	w0, [sp, #60]
  413748:	b	413718 <sqrt@plt+0x11cd8>
  41374c:	str	wzr, [sp, #60]
  413750:	ldr	w0, [sp, #60]
  413754:	cmp	w0, #0xff
  413758:	b.gt	41379c <sqrt@plt+0x11d5c>
  41375c:	ldr	x1, [sp, #40]
  413760:	ldrsw	x0, [sp, #60]
  413764:	add	x0, x0, #0x104
  413768:	lsl	x0, x0, #3
  41376c:	add	x0, x1, x0
  413770:	str	xzr, [x0, #8]
  413774:	ldr	w0, [sp, #60]
  413778:	add	w0, w0, #0x1
  41377c:	str	w0, [sp, #60]
  413780:	b	413750 <sqrt@plt+0x11d10>
  413784:	mov	x19, x0
  413788:	ldr	x0, [sp, #40]
  41378c:	add	x0, x0, #0x8
  413790:	bl	4127a4 <sqrt@plt+0x10d64>
  413794:	mov	x0, x19
  413798:	bl	4019d0 <_Unwind_Resume@plt>
  41379c:	nop
  4137a0:	ldr	x19, [sp, #16]
  4137a4:	ldp	x29, x30, [sp], #64
  4137a8:	ret
  4137ac:	stp	x29, x30, [sp, #-32]!
  4137b0:	mov	x29, sp
  4137b4:	str	x0, [sp, #24]
  4137b8:	ldr	x0, [sp, #24]
  4137bc:	add	x0, x0, #0x818
  4137c0:	bl	413040 <sqrt@plt+0x11600>
  4137c4:	ldr	x0, [sp, #24]
  4137c8:	add	x0, x0, #0x8
  4137cc:	bl	4127a4 <sqrt@plt+0x10d64>
  4137d0:	nop
  4137d4:	ldp	x29, x30, [sp], #32
  4137d8:	ret
  4137dc:	stp	x29, x30, [sp, #-64]!
  4137e0:	mov	x29, sp
  4137e4:	str	x19, [sp, #16]
  4137e8:	str	x0, [sp, #40]
  4137ec:	strb	w1, [sp, #39]
  4137f0:	ldrb	w0, [sp, #39]
  4137f4:	ldr	x1, [sp, #40]
  4137f8:	sxtw	x0, w0
  4137fc:	add	x0, x0, #0x2
  413800:	lsl	x0, x0, #3
  413804:	add	x0, x1, x0
  413808:	ldr	x0, [x0, #8]
  41380c:	cmp	x0, #0x0
  413810:	b.ne	4138b0 <sqrt@plt+0x11e70>  // b.any
  413814:	add	x3, sp, #0x30
  413818:	mov	x2, #0x4                   	// #4
  41381c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4254>
  413820:	add	x1, x0, #0xf40
  413824:	mov	x0, x3
  413828:	bl	4016a0 <memcpy@plt>
  41382c:	add	x19, sp, #0x30
  413830:	add	x19, x19, #0x4
  413834:	ldrb	w0, [sp, #39]
  413838:	bl	412504 <sqrt@plt+0x10ac4>
  41383c:	mov	x1, x0
  413840:	mov	x0, x19
  413844:	bl	401790 <strcpy@plt>
  413848:	mov	x0, #0x10                  	// #16
  41384c:	bl	413cf0 <_Znwm@@Base>
  413850:	str	x0, [sp, #56]
  413854:	ldr	x0, [sp, #40]
  413858:	ldr	w0, [x0]
  41385c:	add	w2, w0, #0x1
  413860:	ldr	x1, [sp, #40]
  413864:	str	w2, [x1]
  413868:	ldr	x1, [sp, #56]
  41386c:	str	w0, [x1]
  413870:	ldr	x0, [sp, #56]
  413874:	mov	w1, #0xffffffff            	// #-1
  413878:	str	w1, [x0, #4]
  41387c:	add	x0, sp, #0x30
  413880:	bl	414d24 <_ZdlPvm@@Base+0xf78>
  413884:	mov	x1, x0
  413888:	ldr	x0, [sp, #56]
  41388c:	str	x1, [x0, #8]
  413890:	ldrb	w0, [sp, #39]
  413894:	ldr	x1, [sp, #40]
  413898:	sxtw	x0, w0
  41389c:	add	x0, x0, #0x2
  4138a0:	lsl	x0, x0, #3
  4138a4:	add	x0, x1, x0
  4138a8:	ldr	x1, [sp, #56]
  4138ac:	str	x1, [x0, #8]
  4138b0:	ldrb	w0, [sp, #39]
  4138b4:	ldr	x1, [sp, #40]
  4138b8:	sxtw	x0, w0
  4138bc:	add	x0, x0, #0x2
  4138c0:	lsl	x0, x0, #3
  4138c4:	add	x0, x1, x0
  4138c8:	ldr	x0, [x0, #8]
  4138cc:	ldr	x19, [sp, #16]
  4138d0:	ldp	x29, x30, [sp], #64
  4138d4:	ret
  4138d8:	stp	x29, x30, [sp, #-32]!
  4138dc:	mov	x29, sp
  4138e0:	str	w0, [sp, #28]
  4138e4:	ldr	w1, [sp, #28]
  4138e8:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4138ec:	add	x0, x0, #0x118
  4138f0:	bl	413b88 <sqrt@plt+0x12148>
  4138f4:	ldp	x29, x30, [sp], #32
  4138f8:	ret
  4138fc:	stp	x29, x30, [sp, #-32]!
  413900:	mov	x29, sp
  413904:	str	x0, [sp, #24]
  413908:	ldr	x0, [sp, #24]
  41390c:	cmp	x0, #0x0
  413910:	b.eq	41393c <sqrt@plt+0x11efc>  // b.none
  413914:	ldr	x0, [sp, #24]
  413918:	ldrb	w0, [x0]
  41391c:	cmp	w0, #0x0
  413920:	b.eq	41393c <sqrt@plt+0x11efc>  // b.none
  413924:	ldr	x0, [sp, #24]
  413928:	ldrb	w0, [x0]
  41392c:	cmp	w0, #0x20
  413930:	b.eq	41393c <sqrt@plt+0x11efc>  // b.none
  413934:	mov	w0, #0x1                   	// #1
  413938:	b	413940 <sqrt@plt+0x11f00>
  41393c:	mov	w0, #0x0                   	// #0
  413940:	mov	w3, w0
  413944:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4254>
  413948:	add	x2, x0, #0xf18
  41394c:	mov	w1, #0x96                  	// #150
  413950:	mov	w0, w3
  413954:	bl	409268 <sqrt@plt+0x7828>
  413958:	ldr	x0, [sp, #24]
  41395c:	add	x0, x0, #0x1
  413960:	ldrb	w0, [x0]
  413964:	cmp	w0, #0x0
  413968:	b.ne	413988 <sqrt@plt+0x11f48>  // b.any
  41396c:	ldr	x0, [sp, #24]
  413970:	ldrb	w0, [x0]
  413974:	mov	w1, w0
  413978:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  41397c:	add	x0, x0, #0x118
  413980:	bl	4137dc <sqrt@plt+0x11d9c>
  413984:	b	41399c <sqrt@plt+0x11f5c>
  413988:	ldr	x1, [sp, #24]
  41398c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  413990:	add	x0, x0, #0x118
  413994:	bl	413a40 <sqrt@plt+0x12000>
  413998:	nop
  41399c:	ldp	x29, x30, [sp], #32
  4139a0:	ret
  4139a4:	sub	sp, sp, #0x20
  4139a8:	str	x0, [sp, #8]
  4139ac:	ldr	x0, [sp, #8]
  4139b0:	str	x0, [sp, #24]
  4139b4:	ldr	x0, [sp, #24]
  4139b8:	ldr	x0, [x0, #8]
  4139bc:	add	sp, sp, #0x20
  4139c0:	ret
  4139c4:	stp	x29, x30, [sp, #-32]!
  4139c8:	mov	x29, sp
  4139cc:	str	w0, [sp, #28]
  4139d0:	str	w1, [sp, #24]
  4139d4:	ldr	w0, [sp, #28]
  4139d8:	cmp	w0, #0x1
  4139dc:	b.ne	413a18 <sqrt@plt+0x11fd8>  // b.any
  4139e0:	ldr	w1, [sp, #24]
  4139e4:	mov	w0, #0xffff                	// #65535
  4139e8:	cmp	w1, w0
  4139ec:	b.ne	413a18 <sqrt@plt+0x11fd8>  // b.any
  4139f0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4139f4:	add	x0, x0, #0x118
  4139f8:	bl	4136e4 <sqrt@plt+0x11ca4>
  4139fc:	adrp	x0, 42d000 <_Znam@GLIBCXX_3.4>
  413a00:	add	x2, x0, #0x1f0
  413a04:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  413a08:	add	x1, x0, #0x118
  413a0c:	adrp	x0, 413000 <sqrt@plt+0x115c0>
  413a10:	add	x0, x0, #0x7ac
  413a14:	bl	401860 <__cxa_atexit@plt>
  413a18:	nop
  413a1c:	ldp	x29, x30, [sp], #32
  413a20:	ret
  413a24:	stp	x29, x30, [sp, #-16]!
  413a28:	mov	x29, sp
  413a2c:	mov	w1, #0xffff                	// #65535
  413a30:	mov	w0, #0x1                   	// #1
  413a34:	bl	4139c4 <sqrt@plt+0x11f84>
  413a38:	ldp	x29, x30, [sp], #16
  413a3c:	ret
  413a40:	stp	x29, x30, [sp, #-64]!
  413a44:	mov	x29, sp
  413a48:	str	x0, [sp, #24]
  413a4c:	str	x1, [sp, #16]
  413a50:	ldr	x0, [sp, #16]
  413a54:	ldrb	w0, [x0]
  413a58:	cmp	w0, #0x63
  413a5c:	b.ne	413b08 <sqrt@plt+0x120c8>  // b.any
  413a60:	ldr	x0, [sp, #16]
  413a64:	add	x0, x0, #0x1
  413a68:	ldrb	w0, [x0]
  413a6c:	cmp	w0, #0x68
  413a70:	b.ne	413b08 <sqrt@plt+0x120c8>  // b.any
  413a74:	ldr	x0, [sp, #16]
  413a78:	add	x0, x0, #0x2
  413a7c:	ldrb	w0, [x0]
  413a80:	cmp	w0, #0x61
  413a84:	b.ne	413b08 <sqrt@plt+0x120c8>  // b.any
  413a88:	ldr	x0, [sp, #16]
  413a8c:	add	x0, x0, #0x3
  413a90:	ldrb	w0, [x0]
  413a94:	cmp	w0, #0x72
  413a98:	b.ne	413b08 <sqrt@plt+0x120c8>  // b.any
  413a9c:	ldr	x0, [sp, #16]
  413aa0:	add	x0, x0, #0x4
  413aa4:	add	x1, sp, #0x28
  413aa8:	mov	w2, #0xa                   	// #10
  413aac:	bl	401750 <strtol@plt>
  413ab0:	str	x0, [sp, #48]
  413ab4:	ldr	x0, [sp, #16]
  413ab8:	add	x1, x0, #0x4
  413abc:	ldr	x0, [sp, #40]
  413ac0:	cmp	x1, x0
  413ac4:	b.eq	413b08 <sqrt@plt+0x120c8>  // b.none
  413ac8:	ldr	x0, [sp, #40]
  413acc:	ldrb	w0, [x0]
  413ad0:	cmp	w0, #0x0
  413ad4:	b.ne	413b08 <sqrt@plt+0x120c8>  // b.any
  413ad8:	ldr	x0, [sp, #48]
  413adc:	cmp	x0, #0x0
  413ae0:	b.lt	413b08 <sqrt@plt+0x120c8>  // b.tstop
  413ae4:	ldr	x0, [sp, #48]
  413ae8:	cmp	x0, #0xff
  413aec:	b.gt	413b08 <sqrt@plt+0x120c8>
  413af0:	ldr	x0, [sp, #48]
  413af4:	and	w0, w0, #0xff
  413af8:	mov	w1, w0
  413afc:	ldr	x0, [sp, #24]
  413b00:	bl	4137dc <sqrt@plt+0x11d9c>
  413b04:	b	413b80 <sqrt@plt+0x12140>
  413b08:	ldr	x0, [sp, #24]
  413b0c:	add	x0, x0, #0x8
  413b10:	add	x1, sp, #0x10
  413b14:	bl	412d44 <sqrt@plt+0x11304>
  413b18:	str	x0, [sp, #56]
  413b1c:	ldr	x0, [sp, #56]
  413b20:	cmp	x0, #0x0
  413b24:	b.ne	413b7c <sqrt@plt+0x1213c>  // b.any
  413b28:	mov	x0, #0x10                  	// #16
  413b2c:	bl	401680 <_Znam@plt>
  413b30:	str	x0, [sp, #56]
  413b34:	ldr	x0, [sp, #24]
  413b38:	ldr	w0, [x0]
  413b3c:	add	w2, w0, #0x1
  413b40:	ldr	x1, [sp, #24]
  413b44:	str	w2, [x1]
  413b48:	ldr	x1, [sp, #56]
  413b4c:	str	w0, [x1]
  413b50:	ldr	x0, [sp, #56]
  413b54:	mov	w1, #0xffffffff            	// #-1
  413b58:	str	w1, [x0, #4]
  413b5c:	ldr	x0, [sp, #24]
  413b60:	add	x0, x0, #0x8
  413b64:	ldr	x1, [sp, #16]
  413b68:	ldr	x2, [sp, #56]
  413b6c:	bl	41281c <sqrt@plt+0x10ddc>
  413b70:	mov	x1, x0
  413b74:	ldr	x0, [sp, #56]
  413b78:	str	x1, [x0, #8]
  413b7c:	ldr	x0, [sp, #56]
  413b80:	ldp	x29, x30, [sp], #64
  413b84:	ret
  413b88:	stp	x29, x30, [sp, #-48]!
  413b8c:	mov	x29, sp
  413b90:	str	x0, [sp, #24]
  413b94:	str	w1, [sp, #20]
  413b98:	ldr	w0, [sp, #20]
  413b9c:	cmp	w0, #0x0
  413ba0:	b.lt	413c44 <sqrt@plt+0x12204>  // b.tstop
  413ba4:	ldr	w0, [sp, #20]
  413ba8:	cmp	w0, #0xff
  413bac:	b.gt	413c44 <sqrt@plt+0x12204>
  413bb0:	ldr	x1, [sp, #24]
  413bb4:	ldrsw	x0, [sp, #20]
  413bb8:	add	x0, x0, #0x104
  413bbc:	lsl	x0, x0, #3
  413bc0:	add	x0, x1, x0
  413bc4:	ldr	x0, [x0, #8]
  413bc8:	cmp	x0, #0x0
  413bcc:	b.ne	413c28 <sqrt@plt+0x121e8>  // b.any
  413bd0:	mov	x0, #0x10                  	// #16
  413bd4:	bl	413cf0 <_Znwm@@Base>
  413bd8:	str	x0, [sp, #32]
  413bdc:	ldr	x0, [sp, #24]
  413be0:	ldr	w0, [x0]
  413be4:	add	w2, w0, #0x1
  413be8:	ldr	x1, [sp, #24]
  413bec:	str	w2, [x1]
  413bf0:	ldr	x1, [sp, #32]
  413bf4:	str	w0, [x1]
  413bf8:	ldr	x0, [sp, #32]
  413bfc:	ldr	w1, [sp, #20]
  413c00:	str	w1, [x0, #4]
  413c04:	ldr	x0, [sp, #32]
  413c08:	str	xzr, [x0, #8]
  413c0c:	ldr	x1, [sp, #24]
  413c10:	ldrsw	x0, [sp, #20]
  413c14:	add	x0, x0, #0x104
  413c18:	lsl	x0, x0, #3
  413c1c:	add	x0, x1, x0
  413c20:	ldr	x1, [sp, #32]
  413c24:	str	x1, [x0, #8]
  413c28:	ldr	x1, [sp, #24]
  413c2c:	ldrsw	x0, [sp, #20]
  413c30:	add	x0, x0, #0x104
  413c34:	lsl	x0, x0, #3
  413c38:	add	x0, x1, x0
  413c3c:	ldr	x0, [x0, #8]
  413c40:	b	413cb8 <sqrt@plt+0x12278>
  413c44:	ldr	x0, [sp, #24]
  413c48:	add	x0, x0, #0x818
  413c4c:	ldr	w1, [sp, #20]
  413c50:	bl	4134dc <sqrt@plt+0x11a9c>
  413c54:	str	x0, [sp, #40]
  413c58:	ldr	x0, [sp, #40]
  413c5c:	cmp	x0, #0x0
  413c60:	b.ne	413cb4 <sqrt@plt+0x12274>  // b.any
  413c64:	mov	x0, #0x10                  	// #16
  413c68:	bl	401680 <_Znam@plt>
  413c6c:	str	x0, [sp, #40]
  413c70:	ldr	x0, [sp, #24]
  413c74:	ldr	w0, [x0]
  413c78:	add	w2, w0, #0x1
  413c7c:	ldr	x1, [sp, #24]
  413c80:	str	w2, [x1]
  413c84:	ldr	x1, [sp, #40]
  413c88:	str	w0, [x1]
  413c8c:	ldr	x0, [sp, #40]
  413c90:	ldr	w1, [sp, #20]
  413c94:	str	w1, [x0, #4]
  413c98:	ldr	x0, [sp, #40]
  413c9c:	str	xzr, [x0, #8]
  413ca0:	ldr	x0, [sp, #24]
  413ca4:	add	x0, x0, #0x818
  413ca8:	ldr	x2, [sp, #40]
  413cac:	ldr	w1, [sp, #20]
  413cb0:	bl	4130d8 <sqrt@plt+0x11698>
  413cb4:	ldr	x0, [sp, #40]
  413cb8:	ldp	x29, x30, [sp], #48
  413cbc:	ret
  413cc0:	stp	x29, x30, [sp, #-32]!
  413cc4:	mov	x29, sp
  413cc8:	str	x0, [sp, #24]
  413ccc:	ldr	x0, [sp, #24]
  413cd0:	bl	4016e0 <strlen@plt>
  413cd4:	mov	x2, x0
  413cd8:	ldr	x1, [sp, #24]
  413cdc:	mov	w0, #0x2                   	// #2
  413ce0:	bl	401920 <write@plt>
  413ce4:	nop
  413ce8:	ldp	x29, x30, [sp], #32
  413cec:	ret

0000000000413cf0 <_Znwm@@Base>:
  413cf0:	stp	x29, x30, [sp, #-48]!
  413cf4:	mov	x29, sp
  413cf8:	str	x0, [sp, #24]
  413cfc:	ldr	x0, [sp, #24]
  413d00:	cmp	x0, #0x0
  413d04:	b.ne	413d14 <_Znwm@@Base+0x24>  // b.any
  413d08:	ldr	x0, [sp, #24]
  413d0c:	add	x0, x0, #0x1
  413d10:	str	x0, [sp, #24]
  413d14:	ldr	x0, [sp, #24]
  413d18:	mov	w0, w0
  413d1c:	bl	401930 <malloc@plt>
  413d20:	str	x0, [sp, #40]
  413d24:	ldr	x0, [sp, #40]
  413d28:	cmp	x0, #0x0
  413d2c:	b.ne	413d74 <_Znwm@@Base+0x84>  // b.any
  413d30:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  413d34:	add	x0, x0, #0x528
  413d38:	ldr	x0, [x0]
  413d3c:	cmp	x0, #0x0
  413d40:	b.eq	413d60 <_Znwm@@Base+0x70>  // b.none
  413d44:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  413d48:	add	x0, x0, #0x528
  413d4c:	ldr	x0, [x0]
  413d50:	bl	413cc0 <sqrt@plt+0x12280>
  413d54:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4254>
  413d58:	add	x0, x0, #0xf50
  413d5c:	bl	413cc0 <sqrt@plt+0x12280>
  413d60:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4254>
  413d64:	add	x0, x0, #0xf58
  413d68:	bl	413cc0 <sqrt@plt+0x12280>
  413d6c:	mov	w0, #0xffffffff            	// #-1
  413d70:	bl	401780 <_exit@plt>
  413d74:	ldr	x0, [sp, #40]
  413d78:	ldp	x29, x30, [sp], #48
  413d7c:	ret

0000000000413d80 <_ZdlPv@@Base>:
  413d80:	stp	x29, x30, [sp, #-32]!
  413d84:	mov	x29, sp
  413d88:	str	x0, [sp, #24]
  413d8c:	ldr	x0, [sp, #24]
  413d90:	cmp	x0, #0x0
  413d94:	b.eq	413da0 <_ZdlPv@@Base+0x20>  // b.none
  413d98:	ldr	x0, [sp, #24]
  413d9c:	bl	401760 <free@plt>
  413da0:	nop
  413da4:	ldp	x29, x30, [sp], #32
  413da8:	ret

0000000000413dac <_ZdlPvm@@Base>:
  413dac:	stp	x29, x30, [sp, #-32]!
  413db0:	mov	x29, sp
  413db4:	str	x0, [sp, #24]
  413db8:	str	x1, [sp, #16]
  413dbc:	ldr	x0, [sp, #24]
  413dc0:	cmp	x0, #0x0
  413dc4:	b.eq	413dd0 <_ZdlPvm@@Base+0x24>  // b.none
  413dc8:	ldr	x0, [sp, #24]
  413dcc:	bl	401760 <free@plt>
  413dd0:	nop
  413dd4:	ldp	x29, x30, [sp], #32
  413dd8:	ret
  413ddc:	stp	x29, x30, [sp, #-64]!
  413de0:	mov	x29, sp
  413de4:	strb	w0, [sp, #31]
  413de8:	str	w1, [sp, #24]
  413dec:	str	w2, [sp, #20]
  413df0:	str	w3, [sp, #16]
  413df4:	ldr	w0, [sp, #20]
  413df8:	str	w0, [sp, #60]
  413dfc:	ldr	w0, [sp, #16]
  413e00:	str	w0, [sp, #56]
  413e04:	str	wzr, [sp, #52]
  413e08:	ldr	w0, [sp, #52]
  413e0c:	cmp	w0, #0x7
  413e10:	b.gt	413f4c <_ZdlPvm@@Base+0x1a0>
  413e14:	mov	x0, #0x3                   	// #3
  413e18:	bl	401680 <_Znam@plt>
  413e1c:	str	x0, [sp, #40]
  413e20:	ldr	x0, [sp, #40]
  413e24:	ldrb	w1, [sp, #31]
  413e28:	strb	w1, [x0]
  413e2c:	ldr	w0, [sp, #52]
  413e30:	and	w1, w0, #0xff
  413e34:	ldr	x0, [sp, #40]
  413e38:	add	x0, x0, #0x1
  413e3c:	add	w1, w1, #0x30
  413e40:	and	w1, w1, #0xff
  413e44:	strb	w1, [x0]
  413e48:	ldr	x0, [sp, #40]
  413e4c:	add	x0, x0, #0x2
  413e50:	strb	wzr, [x0]
  413e54:	ldr	w1, [sp, #24]
  413e58:	ldr	w0, [sp, #52]
  413e5c:	add	w1, w1, w0
  413e60:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  413e64:	add	x2, x0, #0x140
  413e68:	sxtw	x1, w1
  413e6c:	mov	x0, x1
  413e70:	lsl	x0, x0, #1
  413e74:	add	x0, x0, x1
  413e78:	lsl	x0, x0, #3
  413e7c:	add	x0, x2, x0
  413e80:	ldr	x1, [sp, #40]
  413e84:	str	x1, [x0]
  413e88:	ldr	w0, [sp, #60]
  413e8c:	scvtf	d0, w0
  413e90:	ldr	w1, [sp, #24]
  413e94:	ldr	w0, [sp, #52]
  413e98:	add	w1, w1, w0
  413e9c:	mov	x0, #0x6666666666666666    	// #7378697629483820646
  413ea0:	movk	x0, #0x4039, lsl #48
  413ea4:	fmov	d1, x0
  413ea8:	fdiv	d0, d0, d1
  413eac:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  413eb0:	add	x2, x0, #0x140
  413eb4:	sxtw	x1, w1
  413eb8:	mov	x0, x1
  413ebc:	lsl	x0, x0, #1
  413ec0:	add	x0, x0, x1
  413ec4:	lsl	x0, x0, #3
  413ec8:	add	x0, x2, x0
  413ecc:	str	d0, [x0, #8]
  413ed0:	ldr	w0, [sp, #56]
  413ed4:	scvtf	d0, w0
  413ed8:	ldr	w1, [sp, #24]
  413edc:	ldr	w0, [sp, #52]
  413ee0:	add	w1, w1, w0
  413ee4:	mov	x0, #0x6666666666666666    	// #7378697629483820646
  413ee8:	movk	x0, #0x4039, lsl #48
  413eec:	fmov	d1, x0
  413ef0:	fdiv	d0, d0, d1
  413ef4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  413ef8:	add	x2, x0, #0x140
  413efc:	sxtw	x1, w1
  413f00:	mov	x0, x1
  413f04:	lsl	x0, x0, #1
  413f08:	add	x0, x0, x1
  413f0c:	lsl	x0, x0, #3
  413f10:	add	x0, x2, x0
  413f14:	str	d0, [x0, #16]
  413f18:	ldr	w0, [sp, #60]
  413f1c:	str	w0, [sp, #36]
  413f20:	ldr	w0, [sp, #56]
  413f24:	str	w0, [sp, #60]
  413f28:	ldr	w0, [sp, #36]
  413f2c:	lsr	w1, w0, #31
  413f30:	add	w0, w1, w0
  413f34:	asr	w0, w0, #1
  413f38:	str	w0, [sp, #56]
  413f3c:	ldr	w0, [sp, #52]
  413f40:	add	w0, w0, #0x1
  413f44:	str	w0, [sp, #52]
  413f48:	b	413e08 <_ZdlPvm@@Base+0x5c>
  413f4c:	nop
  413f50:	ldp	x29, x30, [sp], #64
  413f54:	ret
  413f58:	stp	x29, x30, [sp, #-64]!
  413f5c:	mov	x29, sp
  413f60:	str	x0, [sp, #40]
  413f64:	str	w1, [sp, #36]
  413f68:	str	d0, [sp, #24]
  413f6c:	str	d1, [sp, #16]
  413f70:	ldr	x0, [sp, #40]
  413f74:	bl	4016e0 <strlen@plt>
  413f78:	add	x0, x0, #0x1
  413f7c:	bl	401680 <_Znam@plt>
  413f80:	str	x0, [sp, #56]
  413f84:	ldr	x1, [sp, #40]
  413f88:	ldr	x0, [sp, #56]
  413f8c:	bl	401790 <strcpy@plt>
  413f90:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  413f94:	add	x2, x0, #0x140
  413f98:	ldrsw	x1, [sp, #36]
  413f9c:	mov	x0, x1
  413fa0:	lsl	x0, x0, #1
  413fa4:	add	x0, x0, x1
  413fa8:	lsl	x0, x0, #3
  413fac:	add	x0, x2, x0
  413fb0:	ldr	x1, [sp, #56]
  413fb4:	str	x1, [x0]
  413fb8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  413fbc:	add	x2, x0, #0x140
  413fc0:	ldrsw	x1, [sp, #36]
  413fc4:	mov	x0, x1
  413fc8:	lsl	x0, x0, #1
  413fcc:	add	x0, x0, x1
  413fd0:	lsl	x0, x0, #3
  413fd4:	add	x0, x2, x0
  413fd8:	ldr	d0, [sp, #24]
  413fdc:	str	d0, [x0, #8]
  413fe0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  413fe4:	add	x2, x0, #0x140
  413fe8:	ldrsw	x1, [sp, #36]
  413fec:	mov	x0, x1
  413ff0:	lsl	x0, x0, #1
  413ff4:	add	x0, x0, x1
  413ff8:	lsl	x0, x0, #3
  413ffc:	add	x0, x2, x0
  414000:	ldr	d0, [sp, #16]
  414004:	str	d0, [x0, #16]
  414008:	nop
  41400c:	ldp	x29, x30, [sp], #64
  414010:	ret
  414014:	stp	x29, x30, [sp, #-32]!
  414018:	mov	x29, sp
  41401c:	str	x0, [sp, #24]
  414020:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  414024:	add	x0, x0, #0x518
  414028:	ldr	w0, [x0]
  41402c:	cmp	w0, #0x0
  414030:	b.ne	414180 <_ZdlPvm@@Base+0x3d4>  // b.any
  414034:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  414038:	add	x0, x0, #0x518
  41403c:	mov	w1, #0x1                   	// #1
  414040:	str	w1, [x0]
  414044:	mov	w3, #0x349                 	// #841
  414048:	mov	w2, #0x4a5                 	// #1189
  41404c:	mov	w1, #0x0                   	// #0
  414050:	mov	w0, #0x61                  	// #97
  414054:	bl	413ddc <_ZdlPvm@@Base+0x30>
  414058:	mov	w3, #0x3e8                 	// #1000
  41405c:	mov	w2, #0x586                 	// #1414
  414060:	mov	w1, #0x8                   	// #8
  414064:	mov	w0, #0x62                  	// #98
  414068:	bl	413ddc <_ZdlPvm@@Base+0x30>
  41406c:	mov	w3, #0x395                 	// #917
  414070:	mov	w2, #0x511                 	// #1297
  414074:	mov	w1, #0x10                  	// #16
  414078:	mov	w0, #0x63                  	// #99
  41407c:	bl	413ddc <_ZdlPvm@@Base+0x30>
  414080:	mov	w3, #0x303                 	// #771
  414084:	mov	w2, #0x442                 	// #1090
  414088:	mov	w1, #0x18                  	// #24
  41408c:	mov	w0, #0x64                  	// #100
  414090:	bl	413ddc <_ZdlPvm@@Base+0x30>
  414094:	fmov	d1, #8.500000000000000000e+00
  414098:	fmov	d0, #1.100000000000000000e+01
  41409c:	mov	w1, #0x20                  	// #32
  4140a0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4254>
  4140a4:	add	x0, x0, #0xf70
  4140a8:	bl	413f58 <_ZdlPvm@@Base+0x1ac>
  4140ac:	fmov	d1, #8.500000000000000000e+00
  4140b0:	fmov	d0, #1.400000000000000000e+01
  4140b4:	mov	w1, #0x21                  	// #33
  4140b8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4254>
  4140bc:	add	x0, x0, #0xf78
  4140c0:	bl	413f58 <_ZdlPvm@@Base+0x1ac>
  4140c4:	fmov	d1, #1.100000000000000000e+01
  4140c8:	fmov	d0, #1.700000000000000000e+01
  4140cc:	mov	w1, #0x22                  	// #34
  4140d0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4254>
  4140d4:	add	x0, x0, #0xf80
  4140d8:	bl	413f58 <_ZdlPvm@@Base+0x1ac>
  4140dc:	fmov	d1, #1.700000000000000000e+01
  4140e0:	fmov	d0, #1.100000000000000000e+01
  4140e4:	mov	w1, #0x23                  	// #35
  4140e8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4254>
  4140ec:	add	x0, x0, #0xf88
  4140f0:	bl	413f58 <_ZdlPvm@@Base+0x1ac>
  4140f4:	fmov	d1, #5.500000000000000000e+00
  4140f8:	fmov	d0, #8.500000000000000000e+00
  4140fc:	mov	w1, #0x24                  	// #36
  414100:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4254>
  414104:	add	x0, x0, #0xf90
  414108:	bl	413f58 <_ZdlPvm@@Base+0x1ac>
  41410c:	fmov	d1, #7.500000000000000000e+00
  414110:	fmov	d0, #1.000000000000000000e+01
  414114:	mov	w1, #0x25                  	// #37
  414118:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4254>
  41411c:	add	x0, x0, #0xfa0
  414120:	bl	413f58 <_ZdlPvm@@Base+0x1ac>
  414124:	mov	x0, #0x800000000000        	// #140737488355328
  414128:	movk	x0, #0x4010, lsl #48
  41412c:	fmov	d1, x0
  414130:	fmov	d0, #9.500000000000000000e+00
  414134:	mov	w1, #0x26                  	// #38
  414138:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4254>
  41413c:	add	x0, x0, #0xfb0
  414140:	bl	413f58 <_ZdlPvm@@Base+0x1ac>
  414144:	fmov	d1, #3.875000000000000000e+00
  414148:	fmov	d0, #7.500000000000000000e+00
  41414c:	mov	w1, #0x27                  	// #39
  414150:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4254>
  414154:	add	x0, x0, #0xfb8
  414158:	bl	413f58 <_ZdlPvm@@Base+0x1ac>
  41415c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4254>
  414160:	ldr	d1, [x0, #4040]
  414164:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4254>
  414168:	ldr	d0, [x0, #4048]
  41416c:	mov	w1, #0x28                  	// #40
  414170:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4254>
  414174:	add	x0, x0, #0xfc0
  414178:	bl	413f58 <_ZdlPvm@@Base+0x1ac>
  41417c:	b	414184 <_ZdlPvm@@Base+0x3d8>
  414180:	nop
  414184:	ldp	x29, x30, [sp], #32
  414188:	ret
  41418c:	stp	x29, x30, [sp, #-32]!
  414190:	mov	x29, sp
  414194:	str	w0, [sp, #28]
  414198:	str	w1, [sp, #24]
  41419c:	ldr	w0, [sp, #28]
  4141a0:	cmp	w0, #0x1
  4141a4:	b.ne	4141c4 <_ZdlPvm@@Base+0x418>  // b.any
  4141a8:	ldr	w1, [sp, #24]
  4141ac:	mov	w0, #0xffff                	// #65535
  4141b0:	cmp	w1, w0
  4141b4:	b.ne	4141c4 <_ZdlPvm@@Base+0x418>  // b.any
  4141b8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  4141bc:	add	x0, x0, #0x520
  4141c0:	bl	414014 <_ZdlPvm@@Base+0x268>
  4141c4:	nop
  4141c8:	ldp	x29, x30, [sp], #32
  4141cc:	ret
  4141d0:	stp	x29, x30, [sp, #-16]!
  4141d4:	mov	x29, sp
  4141d8:	mov	w1, #0xffff                	// #65535
  4141dc:	mov	w0, #0x1                   	// #1
  4141e0:	bl	41418c <_ZdlPvm@@Base+0x3e0>
  4141e4:	ldp	x29, x30, [sp], #16
  4141e8:	ret
  4141ec:	stp	x29, x30, [sp, #-48]!
  4141f0:	mov	x29, sp
  4141f4:	str	x0, [sp, #24]
  4141f8:	ldr	x0, [sp, #24]
  4141fc:	cmp	x0, #0x0
  414200:	cset	w0, ne  // ne = any
  414204:	and	w0, w0, #0xff
  414208:	mov	w3, w0
  41420c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4254>
  414210:	add	x2, x0, #0xfd8
  414214:	mov	w1, #0x1b                  	// #27
  414218:	mov	w0, w3
  41421c:	bl	409268 <sqrt@plt+0x7828>
  414220:	str	xzr, [sp, #40]
  414224:	ldr	x0, [sp, #24]
  414228:	ldrb	w0, [x0]
  41422c:	cmp	w0, #0x0
  414230:	b.eq	4142ac <_ZdlPvm@@Base+0x500>  // b.none
  414234:	ldr	x0, [sp, #40]
  414238:	lsl	x0, x0, #4
  41423c:	str	x0, [sp, #40]
  414240:	ldr	x0, [sp, #24]
  414244:	add	x1, x0, #0x1
  414248:	str	x1, [sp, #24]
  41424c:	ldrb	w0, [x0]
  414250:	and	x0, x0, #0xff
  414254:	ldr	x1, [sp, #40]
  414258:	add	x0, x1, x0
  41425c:	str	x0, [sp, #40]
  414260:	ldr	x0, [sp, #40]
  414264:	and	x0, x0, #0xf0000000
  414268:	str	x0, [sp, #32]
  41426c:	ldr	x0, [sp, #32]
  414270:	cmp	x0, #0x0
  414274:	cset	w0, ne  // ne = any
  414278:	and	w0, w0, #0xff
  41427c:	cmp	w0, #0x0
  414280:	b.eq	414224 <_ZdlPvm@@Base+0x478>  // b.none
  414284:	ldr	x0, [sp, #32]
  414288:	lsr	x0, x0, #24
  41428c:	ldr	x1, [sp, #40]
  414290:	eor	x0, x1, x0
  414294:	str	x0, [sp, #40]
  414298:	ldr	x1, [sp, #40]
  41429c:	ldr	x0, [sp, #32]
  4142a0:	eor	x0, x1, x0
  4142a4:	str	x0, [sp, #40]
  4142a8:	b	414224 <_ZdlPvm@@Base+0x478>
  4142ac:	ldr	x0, [sp, #40]
  4142b0:	ldp	x29, x30, [sp], #48
  4142b4:	ret
  4142b8:	stp	x29, x30, [sp, #-48]!
  4142bc:	mov	x29, sp
  4142c0:	str	w0, [sp, #28]
  4142c4:	adrp	x0, 418000 <_ZdlPvm@@Base+0x4254>
  4142c8:	add	x0, x0, #0xff8
  4142cc:	str	x0, [sp, #40]
  4142d0:	ldr	x0, [sp, #40]
  4142d4:	ldr	w0, [x0]
  4142d8:	ldr	w1, [sp, #28]
  4142dc:	cmp	w1, w0
  4142e0:	b.cc	414328 <_ZdlPvm@@Base+0x57c>  // b.lo, b.ul, b.last
  4142e4:	ldr	x0, [sp, #40]
  4142e8:	ldr	w0, [x0]
  4142ec:	cmp	w0, #0x0
  4142f0:	b.ne	414318 <_ZdlPvm@@Base+0x56c>  // b.any
  4142f4:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  4142f8:	add	x3, x0, #0x0
  4142fc:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  414300:	add	x2, x0, #0x0
  414304:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  414308:	add	x1, x0, #0x0
  41430c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x5254>
  414310:	add	x0, x0, #0x50
  414314:	bl	40b618 <sqrt@plt+0x9bd8>
  414318:	ldr	x0, [sp, #40]
  41431c:	add	x0, x0, #0x4
  414320:	str	x0, [sp, #40]
  414324:	b	4142d0 <_ZdlPvm@@Base+0x524>
  414328:	ldr	x0, [sp, #40]
  41432c:	ldr	w0, [x0]
  414330:	ldp	x29, x30, [sp], #48
  414334:	ret
  414338:	stp	x29, x30, [sp, #-80]!
  41433c:	mov	x29, sp
  414340:	str	x19, [sp, #16]
  414344:	str	x0, [sp, #56]
  414348:	str	x1, [sp, #48]
  41434c:	str	x2, [sp, #40]
  414350:	str	w3, [sp, #36]
  414354:	str	w4, [sp, #32]
  414358:	str	xzr, [sp, #72]
  41435c:	ldr	w0, [sp, #36]
  414360:	cmp	w0, #0x0
  414364:	b.eq	414378 <_ZdlPvm@@Base+0x5cc>  // b.none
  414368:	adrp	x0, 419000 <_ZdlPvm@@Base+0x5254>
  41436c:	add	x0, x0, #0x70
  414370:	bl	401970 <getenv@plt>
  414374:	str	x0, [sp, #72]
  414378:	str	xzr, [sp, #64]
  41437c:	ldr	x0, [sp, #48]
  414380:	cmp	x0, #0x0
  414384:	b.eq	414394 <_ZdlPvm@@Base+0x5e8>  // b.none
  414388:	ldr	x0, [sp, #48]
  41438c:	bl	401970 <getenv@plt>
  414390:	str	x0, [sp, #64]
  414394:	ldr	x0, [sp, #64]
  414398:	cmp	x0, #0x0
  41439c:	b.eq	4143c0 <_ZdlPvm@@Base+0x614>  // b.none
  4143a0:	ldr	x0, [sp, #64]
  4143a4:	ldrb	w0, [x0]
  4143a8:	cmp	w0, #0x0
  4143ac:	b.eq	4143c0 <_ZdlPvm@@Base+0x614>  // b.none
  4143b0:	ldr	x0, [sp, #64]
  4143b4:	bl	4016e0 <strlen@plt>
  4143b8:	add	x1, x0, #0x1
  4143bc:	b	4143c4 <_ZdlPvm@@Base+0x618>
  4143c0:	mov	x1, #0x0                   	// #0
  4143c4:	ldr	w0, [sp, #32]
  4143c8:	cmp	w0, #0x0
  4143cc:	b.eq	4143d8 <_ZdlPvm@@Base+0x62c>  // b.none
  4143d0:	mov	x0, #0x2                   	// #2
  4143d4:	b	4143dc <_ZdlPvm@@Base+0x630>
  4143d8:	mov	x0, #0x0                   	// #0
  4143dc:	add	x19, x1, x0
  4143e0:	ldr	x0, [sp, #72]
  4143e4:	cmp	x0, #0x0
  4143e8:	b.eq	41440c <_ZdlPvm@@Base+0x660>  // b.none
  4143ec:	ldr	x0, [sp, #72]
  4143f0:	ldrb	w0, [x0]
  4143f4:	cmp	w0, #0x0
  4143f8:	b.eq	41440c <_ZdlPvm@@Base+0x660>  // b.none
  4143fc:	ldr	x0, [sp, #72]
  414400:	bl	4016e0 <strlen@plt>
  414404:	add	x0, x0, #0x1
  414408:	b	414410 <_ZdlPvm@@Base+0x664>
  41440c:	mov	x0, #0x0                   	// #0
  414410:	add	x19, x0, x19
  414414:	ldr	x0, [sp, #40]
  414418:	cmp	x0, #0x0
  41441c:	b.eq	41443c <_ZdlPvm@@Base+0x690>  // b.none
  414420:	ldr	x0, [sp, #40]
  414424:	ldrb	w0, [x0]
  414428:	cmp	w0, #0x0
  41442c:	b.eq	41443c <_ZdlPvm@@Base+0x690>  // b.none
  414430:	ldr	x0, [sp, #40]
  414434:	bl	4016e0 <strlen@plt>
  414438:	b	414440 <_ZdlPvm@@Base+0x694>
  41443c:	mov	x0, #0x0                   	// #0
  414440:	add	x0, x0, x19
  414444:	add	x0, x0, #0x1
  414448:	bl	401680 <_Znam@plt>
  41444c:	mov	x1, x0
  414450:	ldr	x0, [sp, #56]
  414454:	str	x1, [x0]
  414458:	ldr	x0, [sp, #56]
  41445c:	ldr	x0, [x0]
  414460:	strb	wzr, [x0]
  414464:	ldr	x0, [sp, #64]
  414468:	cmp	x0, #0x0
  41446c:	b.eq	4144ac <_ZdlPvm@@Base+0x700>  // b.none
  414470:	ldr	x0, [sp, #64]
  414474:	ldrb	w0, [x0]
  414478:	cmp	w0, #0x0
  41447c:	b.eq	4144ac <_ZdlPvm@@Base+0x700>  // b.none
  414480:	ldr	x0, [sp, #56]
  414484:	ldr	x0, [x0]
  414488:	ldr	x1, [sp, #64]
  41448c:	bl	401a10 <strcat@plt>
  414490:	ldr	x0, [sp, #56]
  414494:	ldr	x19, [x0]
  414498:	mov	x0, x19
  41449c:	bl	4016e0 <strlen@plt>
  4144a0:	add	x0, x19, x0
  4144a4:	mov	w1, #0x3a                  	// #58
  4144a8:	strh	w1, [x0]
  4144ac:	ldr	w0, [sp, #32]
  4144b0:	cmp	w0, #0x0
  4144b4:	b.eq	4144f0 <_ZdlPvm@@Base+0x744>  // b.none
  4144b8:	ldr	x0, [sp, #56]
  4144bc:	ldr	x19, [x0]
  4144c0:	mov	x0, x19
  4144c4:	bl	4016e0 <strlen@plt>
  4144c8:	add	x0, x19, x0
  4144cc:	mov	w1, #0x2e                  	// #46
  4144d0:	strh	w1, [x0]
  4144d4:	ldr	x0, [sp, #56]
  4144d8:	ldr	x19, [x0]
  4144dc:	mov	x0, x19
  4144e0:	bl	4016e0 <strlen@plt>
  4144e4:	add	x0, x19, x0
  4144e8:	mov	w1, #0x3a                  	// #58
  4144ec:	strh	w1, [x0]
  4144f0:	ldr	x0, [sp, #72]
  4144f4:	cmp	x0, #0x0
  4144f8:	b.eq	414538 <_ZdlPvm@@Base+0x78c>  // b.none
  4144fc:	ldr	x0, [sp, #72]
  414500:	ldrb	w0, [x0]
  414504:	cmp	w0, #0x0
  414508:	b.eq	414538 <_ZdlPvm@@Base+0x78c>  // b.none
  41450c:	ldr	x0, [sp, #56]
  414510:	ldr	x0, [x0]
  414514:	ldr	x1, [sp, #72]
  414518:	bl	401a10 <strcat@plt>
  41451c:	ldr	x0, [sp, #56]
  414520:	ldr	x19, [x0]
  414524:	mov	x0, x19
  414528:	bl	4016e0 <strlen@plt>
  41452c:	add	x0, x19, x0
  414530:	mov	w1, #0x3a                  	// #58
  414534:	strh	w1, [x0]
  414538:	ldr	x0, [sp, #40]
  41453c:	cmp	x0, #0x0
  414540:	b.eq	414564 <_ZdlPvm@@Base+0x7b8>  // b.none
  414544:	ldr	x0, [sp, #40]
  414548:	ldrb	w0, [x0]
  41454c:	cmp	w0, #0x0
  414550:	b.eq	414564 <_ZdlPvm@@Base+0x7b8>  // b.none
  414554:	ldr	x0, [sp, #56]
  414558:	ldr	x0, [x0]
  41455c:	ldr	x1, [sp, #40]
  414560:	bl	401a10 <strcat@plt>
  414564:	ldr	x0, [sp, #56]
  414568:	ldr	x0, [x0]
  41456c:	bl	4016e0 <strlen@plt>
  414570:	mov	w1, w0
  414574:	ldr	x0, [sp, #56]
  414578:	str	w1, [x0, #8]
  41457c:	nop
  414580:	ldr	x19, [sp, #16]
  414584:	ldp	x29, x30, [sp], #80
  414588:	ret
  41458c:	stp	x29, x30, [sp, #-32]!
  414590:	mov	x29, sp
  414594:	str	x0, [sp, #24]
  414598:	ldr	x0, [sp, #24]
  41459c:	ldr	x0, [x0]
  4145a0:	cmp	x0, #0x0
  4145a4:	b.eq	4145b4 <_ZdlPvm@@Base+0x808>  // b.none
  4145a8:	ldr	x0, [sp, #24]
  4145ac:	ldr	x0, [x0]
  4145b0:	bl	4018b0 <_ZdaPv@plt>
  4145b4:	nop
  4145b8:	ldp	x29, x30, [sp], #32
  4145bc:	ret
  4145c0:	stp	x29, x30, [sp, #-64]!
  4145c4:	mov	x29, sp
  4145c8:	str	x0, [sp, #24]
  4145cc:	str	x1, [sp, #16]
  4145d0:	ldr	x0, [sp, #24]
  4145d4:	ldr	x0, [x0]
  4145d8:	str	x0, [sp, #48]
  4145dc:	ldr	x0, [sp, #48]
  4145e0:	bl	4016e0 <strlen@plt>
  4145e4:	str	w0, [sp, #44]
  4145e8:	ldr	x0, [sp, #16]
  4145ec:	bl	4016e0 <strlen@plt>
  4145f0:	str	w0, [sp, #40]
  4145f4:	ldr	w1, [sp, #44]
  4145f8:	ldr	w0, [sp, #40]
  4145fc:	add	w0, w1, w0
  414600:	add	w0, w0, #0x2
  414604:	mov	w0, w0
  414608:	bl	401680 <_Znam@plt>
  41460c:	mov	x1, x0
  414610:	ldr	x0, [sp, #24]
  414614:	str	x1, [x0]
  414618:	ldr	x0, [sp, #24]
  41461c:	ldr	x3, [x0]
  414620:	ldr	x0, [sp, #24]
  414624:	ldr	w0, [x0, #8]
  414628:	ldr	w1, [sp, #44]
  41462c:	sub	w0, w1, w0
  414630:	mov	w0, w0
  414634:	mov	x2, x0
  414638:	ldr	x1, [sp, #48]
  41463c:	mov	x0, x3
  414640:	bl	4016a0 <memcpy@plt>
  414644:	ldr	x0, [sp, #24]
  414648:	ldr	x0, [x0]
  41464c:	str	x0, [sp, #56]
  414650:	ldr	x0, [sp, #24]
  414654:	ldr	w0, [x0, #8]
  414658:	ldr	w1, [sp, #44]
  41465c:	sub	w0, w1, w0
  414660:	mov	w0, w0
  414664:	ldr	x1, [sp, #56]
  414668:	add	x0, x1, x0
  41466c:	str	x0, [sp, #56]
  414670:	ldr	x0, [sp, #24]
  414674:	ldr	w0, [x0, #8]
  414678:	cmp	w0, #0x0
  41467c:	b.ne	414694 <_ZdlPvm@@Base+0x8e8>  // b.any
  414680:	ldr	x0, [sp, #56]
  414684:	add	x1, x0, #0x1
  414688:	str	x1, [sp, #56]
  41468c:	mov	w1, #0x3a                  	// #58
  414690:	strb	w1, [x0]
  414694:	ldr	w0, [sp, #40]
  414698:	mov	x2, x0
  41469c:	ldr	x1, [sp, #16]
  4146a0:	ldr	x0, [sp, #56]
  4146a4:	bl	4016a0 <memcpy@plt>
  4146a8:	ldr	w0, [sp, #40]
  4146ac:	ldr	x1, [sp, #56]
  4146b0:	add	x0, x1, x0
  4146b4:	str	x0, [sp, #56]
  4146b8:	ldr	x0, [sp, #24]
  4146bc:	ldr	w0, [x0, #8]
  4146c0:	cmp	w0, #0x0
  4146c4:	b.eq	414728 <_ZdlPvm@@Base+0x97c>  // b.none
  4146c8:	ldr	x0, [sp, #56]
  4146cc:	add	x1, x0, #0x1
  4146d0:	str	x1, [sp, #56]
  4146d4:	mov	w1, #0x3a                  	// #58
  4146d8:	strb	w1, [x0]
  4146dc:	ldr	w1, [sp, #44]
  4146e0:	ldr	x0, [sp, #24]
  4146e4:	ldr	w0, [x0, #8]
  4146e8:	mov	w0, w0
  4146ec:	sub	x0, x1, x0
  4146f0:	ldr	x1, [sp, #48]
  4146f4:	add	x1, x1, x0
  4146f8:	ldr	x0, [sp, #24]
  4146fc:	ldr	w0, [x0, #8]
  414700:	mov	w0, w0
  414704:	mov	x2, x0
  414708:	ldr	x0, [sp, #56]
  41470c:	bl	4016a0 <memcpy@plt>
  414710:	ldr	x0, [sp, #24]
  414714:	ldr	w0, [x0, #8]
  414718:	mov	w0, w0
  41471c:	ldr	x1, [sp, #56]
  414720:	add	x0, x1, x0
  414724:	str	x0, [sp, #56]
  414728:	ldr	x0, [sp, #56]
  41472c:	add	x1, x0, #0x1
  414730:	str	x1, [sp, #56]
  414734:	strb	wzr, [x0]
  414738:	ldr	x0, [sp, #48]
  41473c:	cmp	x0, #0x0
  414740:	b.eq	41474c <_ZdlPvm@@Base+0x9a0>  // b.none
  414744:	ldr	x0, [sp, #48]
  414748:	bl	4018b0 <_ZdaPv@plt>
  41474c:	nop
  414750:	ldp	x29, x30, [sp], #64
  414754:	ret
  414758:	stp	x29, x30, [sp, #-112]!
  41475c:	mov	x29, sp
  414760:	str	x0, [sp, #40]
  414764:	str	x1, [sp, #32]
  414768:	str	x2, [sp, #24]
  41476c:	ldr	x0, [sp, #32]
  414770:	cmp	x0, #0x0
  414774:	cset	w0, ne  // ne = any
  414778:	and	w0, w0, #0xff
  41477c:	mov	w3, w0
  414780:	adrp	x0, 419000 <_ZdlPvm@@Base+0x5254>
  414784:	add	x2, x0, #0x78
  414788:	mov	w1, #0x61                  	// #97
  41478c:	mov	w0, w3
  414790:	bl	409268 <sqrt@plt+0x7828>
  414794:	ldr	x0, [sp, #32]
  414798:	ldrb	w0, [x0]
  41479c:	cmp	w0, #0x2f
  4147a0:	b.eq	4147b8 <_ZdlPvm@@Base+0xa0c>  // b.none
  4147a4:	ldr	x0, [sp, #40]
  4147a8:	ldr	x0, [x0]
  4147ac:	ldrb	w0, [x0]
  4147b0:	cmp	w0, #0x0
  4147b4:	b.ne	414808 <_ZdlPvm@@Base+0xa5c>  // b.any
  4147b8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x5254>
  4147bc:	add	x1, x0, #0xa0
  4147c0:	ldr	x0, [sp, #32]
  4147c4:	bl	4018e0 <fopen@plt>
  4147c8:	str	x0, [sp, #56]
  4147cc:	ldr	x0, [sp, #56]
  4147d0:	cmp	x0, #0x0
  4147d4:	b.eq	414800 <_ZdlPvm@@Base+0xa54>  // b.none
  4147d8:	ldr	x0, [sp, #24]
  4147dc:	cmp	x0, #0x0
  4147e0:	b.eq	4147f8 <_ZdlPvm@@Base+0xa4c>  // b.none
  4147e4:	ldr	x0, [sp, #32]
  4147e8:	bl	414d24 <_ZdlPvm@@Base+0xf78>
  4147ec:	mov	x1, x0
  4147f0:	ldr	x0, [sp, #24]
  4147f4:	str	x1, [x0]
  4147f8:	ldr	x0, [sp, #56]
  4147fc:	b	4149c4 <_ZdlPvm@@Base+0xc18>
  414800:	mov	x0, #0x0                   	// #0
  414804:	b	4149c4 <_ZdlPvm@@Base+0xc18>
  414808:	ldr	x0, [sp, #32]
  41480c:	bl	4016e0 <strlen@plt>
  414810:	str	w0, [sp, #92]
  414814:	ldr	x0, [sp, #40]
  414818:	ldr	x0, [x0]
  41481c:	str	x0, [sp, #104]
  414820:	mov	w1, #0x3a                  	// #58
  414824:	ldr	x0, [sp, #104]
  414828:	bl	401770 <strchr@plt>
  41482c:	str	x0, [sp, #96]
  414830:	ldr	x0, [sp, #96]
  414834:	cmp	x0, #0x0
  414838:	b.ne	41484c <_ZdlPvm@@Base+0xaa0>  // b.any
  41483c:	mov	w1, #0x0                   	// #0
  414840:	ldr	x0, [sp, #104]
  414844:	bl	401770 <strchr@plt>
  414848:	str	x0, [sp, #96]
  41484c:	ldr	x1, [sp, #96]
  414850:	ldr	x0, [sp, #104]
  414854:	cmp	x1, x0
  414858:	b.ls	414888 <_ZdlPvm@@Base+0xadc>  // b.plast
  41485c:	ldr	x0, [sp, #96]
  414860:	sub	x0, x0, #0x1
  414864:	ldrb	w0, [x0]
  414868:	mov	w1, w0
  41486c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x5254>
  414870:	add	x0, x0, #0xa8
  414874:	bl	401770 <strchr@plt>
  414878:	cmp	x0, #0x0
  41487c:	b.ne	414888 <_ZdlPvm@@Base+0xadc>  // b.any
  414880:	mov	w0, #0x1                   	// #1
  414884:	b	41488c <_ZdlPvm@@Base+0xae0>
  414888:	mov	w0, #0x0                   	// #0
  41488c:	str	w0, [sp, #88]
  414890:	ldr	x1, [sp, #96]
  414894:	ldr	x0, [sp, #104]
  414898:	sub	x1, x1, x0
  41489c:	ldrsw	x0, [sp, #88]
  4148a0:	add	x1, x1, x0
  4148a4:	ldr	w0, [sp, #92]
  4148a8:	add	x0, x1, x0
  4148ac:	add	x0, x0, #0x1
  4148b0:	bl	401680 <_Znam@plt>
  4148b4:	str	x0, [sp, #80]
  4148b8:	ldr	x1, [sp, #96]
  4148bc:	ldr	x0, [sp, #104]
  4148c0:	sub	x0, x1, x0
  4148c4:	mov	x2, x0
  4148c8:	ldr	x1, [sp, #104]
  4148cc:	ldr	x0, [sp, #80]
  4148d0:	bl	4016a0 <memcpy@plt>
  4148d4:	ldr	w0, [sp, #88]
  4148d8:	cmp	w0, #0x0
  4148dc:	b.eq	414900 <_ZdlPvm@@Base+0xb54>  // b.none
  4148e0:	ldr	x1, [sp, #96]
  4148e4:	ldr	x0, [sp, #104]
  4148e8:	sub	x0, x1, x0
  4148ec:	mov	x1, x0
  4148f0:	ldr	x0, [sp, #80]
  4148f4:	add	x0, x0, x1
  4148f8:	mov	w1, #0x2f                  	// #47
  4148fc:	strb	w1, [x0]
  414900:	ldr	x1, [sp, #96]
  414904:	ldr	x0, [sp, #104]
  414908:	sub	x0, x1, x0
  41490c:	mov	x1, x0
  414910:	ldrsw	x0, [sp, #88]
  414914:	add	x0, x1, x0
  414918:	ldr	x1, [sp, #80]
  41491c:	add	x0, x1, x0
  414920:	ldr	x1, [sp, #32]
  414924:	bl	401790 <strcpy@plt>
  414928:	ldr	x0, [sp, #80]
  41492c:	bl	414d24 <_ZdlPvm@@Base+0xf78>
  414930:	str	x0, [sp, #72]
  414934:	ldr	x0, [sp, #80]
  414938:	cmp	x0, #0x0
  41493c:	b.eq	414948 <_ZdlPvm@@Base+0xb9c>  // b.none
  414940:	ldr	x0, [sp, #80]
  414944:	bl	4018b0 <_ZdaPv@plt>
  414948:	adrp	x0, 419000 <_ZdlPvm@@Base+0x5254>
  41494c:	add	x1, x0, #0xa0
  414950:	ldr	x0, [sp, #72]
  414954:	bl	4018e0 <fopen@plt>
  414958:	str	x0, [sp, #64]
  41495c:	ldr	x0, [sp, #64]
  414960:	cmp	x0, #0x0
  414964:	b.eq	414994 <_ZdlPvm@@Base+0xbe8>  // b.none
  414968:	ldr	x0, [sp, #24]
  41496c:	cmp	x0, #0x0
  414970:	b.eq	414984 <_ZdlPvm@@Base+0xbd8>  // b.none
  414974:	ldr	x0, [sp, #24]
  414978:	ldr	x1, [sp, #72]
  41497c:	str	x1, [x0]
  414980:	b	41498c <_ZdlPvm@@Base+0xbe0>
  414984:	ldr	x0, [sp, #72]
  414988:	bl	401760 <free@plt>
  41498c:	ldr	x0, [sp, #64]
  414990:	b	4149c4 <_ZdlPvm@@Base+0xc18>
  414994:	ldr	x0, [sp, #72]
  414998:	bl	401760 <free@plt>
  41499c:	ldr	x0, [sp, #96]
  4149a0:	ldrb	w0, [x0]
  4149a4:	cmp	w0, #0x0
  4149a8:	b.eq	4149bc <_ZdlPvm@@Base+0xc10>  // b.none
  4149ac:	ldr	x0, [sp, #96]
  4149b0:	add	x0, x0, #0x1
  4149b4:	str	x0, [sp, #104]
  4149b8:	b	414820 <_ZdlPvm@@Base+0xa74>
  4149bc:	nop
  4149c0:	mov	x0, #0x0                   	// #0
  4149c4:	ldp	x29, x30, [sp], #112
  4149c8:	ret
  4149cc:	stp	x29, x30, [sp, #-128]!
  4149d0:	mov	x29, sp
  4149d4:	str	x0, [sp, #40]
  4149d8:	str	x1, [sp, #32]
  4149dc:	str	x2, [sp, #24]
  4149e0:	str	x3, [sp, #16]
  4149e4:	ldr	x0, [sp, #16]
  4149e8:	cmp	x0, #0x0
  4149ec:	b.ne	4149fc <_ZdlPvm@@Base+0xc50>  // b.any
  4149f0:	adrp	x0, 419000 <_ZdlPvm@@Base+0x5254>
  4149f4:	add	x0, x0, #0xa0
  4149f8:	str	x0, [sp, #16]
  4149fc:	mov	w1, #0x72                  	// #114
  414a00:	ldr	x0, [sp, #16]
  414a04:	bl	401770 <strchr@plt>
  414a08:	cmp	x0, #0x0
  414a0c:	cset	w0, ne  // ne = any
  414a10:	strb	w0, [sp, #111]
  414a14:	ldr	x0, [sp, #32]
  414a18:	cmp	x0, #0x0
  414a1c:	b.eq	414a38 <_ZdlPvm@@Base+0xc8c>  // b.none
  414a20:	adrp	x0, 419000 <_ZdlPvm@@Base+0x5254>
  414a24:	add	x1, x0, #0xb0
  414a28:	ldr	x0, [sp, #32]
  414a2c:	bl	401900 <strcmp@plt>
  414a30:	cmp	w0, #0x0
  414a34:	b.ne	414aa0 <_ZdlPvm@@Base+0xcf4>  // b.any
  414a38:	ldr	x0, [sp, #24]
  414a3c:	cmp	x0, #0x0
  414a40:	b.eq	414a74 <_ZdlPvm@@Base+0xcc8>  // b.none
  414a44:	ldrb	w0, [sp, #111]
  414a48:	cmp	w0, #0x0
  414a4c:	b.eq	414a5c <_ZdlPvm@@Base+0xcb0>  // b.none
  414a50:	adrp	x0, 419000 <_ZdlPvm@@Base+0x5254>
  414a54:	add	x0, x0, #0xb8
  414a58:	b	414a64 <_ZdlPvm@@Base+0xcb8>
  414a5c:	adrp	x0, 419000 <_ZdlPvm@@Base+0x5254>
  414a60:	add	x0, x0, #0xc0
  414a64:	bl	414d24 <_ZdlPvm@@Base+0xf78>
  414a68:	mov	x1, x0
  414a6c:	ldr	x0, [sp, #24]
  414a70:	str	x1, [x0]
  414a74:	ldrb	w0, [sp, #111]
  414a78:	cmp	w0, #0x0
  414a7c:	b.eq	414a90 <_ZdlPvm@@Base+0xce4>  // b.none
  414a80:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  414a84:	add	x0, x0, #0x310
  414a88:	ldr	x0, [x0]
  414a8c:	b	414d1c <_ZdlPvm@@Base+0xf70>
  414a90:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  414a94:	add	x0, x0, #0x318
  414a98:	ldr	x0, [x0]
  414a9c:	b	414d1c <_ZdlPvm@@Base+0xf70>
  414aa0:	ldrb	w0, [sp, #111]
  414aa4:	eor	w0, w0, #0x1
  414aa8:	and	w0, w0, #0xff
  414aac:	cmp	w0, #0x0
  414ab0:	b.ne	414ad8 <_ZdlPvm@@Base+0xd2c>  // b.any
  414ab4:	ldr	x0, [sp, #32]
  414ab8:	ldrb	w0, [x0]
  414abc:	cmp	w0, #0x2f
  414ac0:	b.eq	414ad8 <_ZdlPvm@@Base+0xd2c>  // b.none
  414ac4:	ldr	x0, [sp, #40]
  414ac8:	ldr	x0, [x0]
  414acc:	ldrb	w0, [x0]
  414ad0:	cmp	w0, #0x0
  414ad4:	b.ne	414b24 <_ZdlPvm@@Base+0xd78>  // b.any
  414ad8:	ldr	x1, [sp, #16]
  414adc:	ldr	x0, [sp, #32]
  414ae0:	bl	4018e0 <fopen@plt>
  414ae4:	str	x0, [sp, #56]
  414ae8:	ldr	x0, [sp, #56]
  414aec:	cmp	x0, #0x0
  414af0:	b.eq	414b1c <_ZdlPvm@@Base+0xd70>  // b.none
  414af4:	ldr	x0, [sp, #24]
  414af8:	cmp	x0, #0x0
  414afc:	b.eq	414b14 <_ZdlPvm@@Base+0xd68>  // b.none
  414b00:	ldr	x0, [sp, #32]
  414b04:	bl	414d24 <_ZdlPvm@@Base+0xf78>
  414b08:	mov	x1, x0
  414b0c:	ldr	x0, [sp, #24]
  414b10:	str	x1, [x0]
  414b14:	ldr	x0, [sp, #56]
  414b18:	b	414d1c <_ZdlPvm@@Base+0xf70>
  414b1c:	mov	x0, #0x0                   	// #0
  414b20:	b	414d1c <_ZdlPvm@@Base+0xf70>
  414b24:	ldr	x0, [sp, #32]
  414b28:	bl	4016e0 <strlen@plt>
  414b2c:	str	w0, [sp, #104]
  414b30:	ldr	x0, [sp, #40]
  414b34:	ldr	x0, [x0]
  414b38:	str	x0, [sp, #120]
  414b3c:	mov	w1, #0x3a                  	// #58
  414b40:	ldr	x0, [sp, #120]
  414b44:	bl	401770 <strchr@plt>
  414b48:	str	x0, [sp, #112]
  414b4c:	ldr	x0, [sp, #112]
  414b50:	cmp	x0, #0x0
  414b54:	b.ne	414b68 <_ZdlPvm@@Base+0xdbc>  // b.any
  414b58:	mov	w1, #0x0                   	// #0
  414b5c:	ldr	x0, [sp, #120]
  414b60:	bl	401770 <strchr@plt>
  414b64:	str	x0, [sp, #112]
  414b68:	ldr	x1, [sp, #112]
  414b6c:	ldr	x0, [sp, #120]
  414b70:	cmp	x1, x0
  414b74:	b.ls	414ba4 <_ZdlPvm@@Base+0xdf8>  // b.plast
  414b78:	ldr	x0, [sp, #112]
  414b7c:	sub	x0, x0, #0x1
  414b80:	ldrb	w0, [x0]
  414b84:	mov	w1, w0
  414b88:	adrp	x0, 419000 <_ZdlPvm@@Base+0x5254>
  414b8c:	add	x0, x0, #0xa8
  414b90:	bl	401770 <strchr@plt>
  414b94:	cmp	x0, #0x0
  414b98:	b.ne	414ba4 <_ZdlPvm@@Base+0xdf8>  // b.any
  414b9c:	mov	w0, #0x1                   	// #1
  414ba0:	b	414ba8 <_ZdlPvm@@Base+0xdfc>
  414ba4:	mov	w0, #0x0                   	// #0
  414ba8:	str	w0, [sp, #100]
  414bac:	ldr	x1, [sp, #112]
  414bb0:	ldr	x0, [sp, #120]
  414bb4:	sub	x1, x1, x0
  414bb8:	ldrsw	x0, [sp, #100]
  414bbc:	add	x1, x1, x0
  414bc0:	ldr	w0, [sp, #104]
  414bc4:	add	x0, x1, x0
  414bc8:	add	x0, x0, #0x1
  414bcc:	bl	401680 <_Znam@plt>
  414bd0:	str	x0, [sp, #88]
  414bd4:	ldr	x1, [sp, #112]
  414bd8:	ldr	x0, [sp, #120]
  414bdc:	sub	x0, x1, x0
  414be0:	mov	x2, x0
  414be4:	ldr	x1, [sp, #120]
  414be8:	ldr	x0, [sp, #88]
  414bec:	bl	4016a0 <memcpy@plt>
  414bf0:	ldr	w0, [sp, #100]
  414bf4:	cmp	w0, #0x0
  414bf8:	b.eq	414c1c <_ZdlPvm@@Base+0xe70>  // b.none
  414bfc:	ldr	x1, [sp, #112]
  414c00:	ldr	x0, [sp, #120]
  414c04:	sub	x0, x1, x0
  414c08:	mov	x1, x0
  414c0c:	ldr	x0, [sp, #88]
  414c10:	add	x0, x0, x1
  414c14:	mov	w1, #0x2f                  	// #47
  414c18:	strb	w1, [x0]
  414c1c:	ldr	x1, [sp, #112]
  414c20:	ldr	x0, [sp, #120]
  414c24:	sub	x0, x1, x0
  414c28:	mov	x1, x0
  414c2c:	ldrsw	x0, [sp, #100]
  414c30:	add	x0, x1, x0
  414c34:	ldr	x1, [sp, #88]
  414c38:	add	x0, x1, x0
  414c3c:	ldr	x1, [sp, #32]
  414c40:	bl	401790 <strcpy@plt>
  414c44:	ldr	x0, [sp, #88]
  414c48:	bl	414d24 <_ZdlPvm@@Base+0xf78>
  414c4c:	str	x0, [sp, #80]
  414c50:	ldr	x0, [sp, #88]
  414c54:	cmp	x0, #0x0
  414c58:	b.eq	414c64 <_ZdlPvm@@Base+0xeb8>  // b.none
  414c5c:	ldr	x0, [sp, #88]
  414c60:	bl	4018b0 <_ZdaPv@plt>
  414c64:	ldr	x1, [sp, #16]
  414c68:	ldr	x0, [sp, #80]
  414c6c:	bl	4018e0 <fopen@plt>
  414c70:	str	x0, [sp, #72]
  414c74:	ldr	x0, [sp, #72]
  414c78:	cmp	x0, #0x0
  414c7c:	b.eq	414cac <_ZdlPvm@@Base+0xf00>  // b.none
  414c80:	ldr	x0, [sp, #24]
  414c84:	cmp	x0, #0x0
  414c88:	b.eq	414c9c <_ZdlPvm@@Base+0xef0>  // b.none
  414c8c:	ldr	x0, [sp, #24]
  414c90:	ldr	x1, [sp, #80]
  414c94:	str	x1, [x0]
  414c98:	b	414ca4 <_ZdlPvm@@Base+0xef8>
  414c9c:	ldr	x0, [sp, #80]
  414ca0:	bl	401760 <free@plt>
  414ca4:	ldr	x0, [sp, #72]
  414ca8:	b	414d1c <_ZdlPvm@@Base+0xf70>
  414cac:	bl	4018c0 <__errno_location@plt>
  414cb0:	ldr	w0, [x0]
  414cb4:	str	w0, [sp, #68]
  414cb8:	ldr	x0, [sp, #80]
  414cbc:	bl	401760 <free@plt>
  414cc0:	ldr	w0, [sp, #68]
  414cc4:	cmp	w0, #0x2
  414cc8:	b.eq	414ce4 <_ZdlPvm@@Base+0xf38>  // b.none
  414ccc:	bl	4018c0 <__errno_location@plt>
  414cd0:	mov	x1, x0
  414cd4:	ldr	w0, [sp, #68]
  414cd8:	str	w0, [x1]
  414cdc:	mov	x0, #0x0                   	// #0
  414ce0:	b	414d1c <_ZdlPvm@@Base+0xf70>
  414ce4:	ldr	x0, [sp, #112]
  414ce8:	ldrb	w0, [x0]
  414cec:	cmp	w0, #0x0
  414cf0:	b.eq	414d04 <_ZdlPvm@@Base+0xf58>  // b.none
  414cf4:	ldr	x0, [sp, #112]
  414cf8:	add	x0, x0, #0x1
  414cfc:	str	x0, [sp, #120]
  414d00:	b	414b3c <_ZdlPvm@@Base+0xd90>
  414d04:	nop
  414d08:	bl	4018c0 <__errno_location@plt>
  414d0c:	mov	x1, x0
  414d10:	mov	w0, #0x2                   	// #2
  414d14:	str	w0, [x1]
  414d18:	mov	x0, #0x0                   	// #0
  414d1c:	ldp	x29, x30, [sp], #128
  414d20:	ret
  414d24:	stp	x29, x30, [sp, #-48]!
  414d28:	mov	x29, sp
  414d2c:	str	x0, [sp, #24]
  414d30:	ldr	x0, [sp, #24]
  414d34:	cmp	x0, #0x0
  414d38:	b.ne	414d44 <_ZdlPvm@@Base+0xf98>  // b.any
  414d3c:	mov	x0, #0x0                   	// #0
  414d40:	b	414d68 <_ZdlPvm@@Base+0xfbc>
  414d44:	ldr	x0, [sp, #24]
  414d48:	bl	4016e0 <strlen@plt>
  414d4c:	add	x0, x0, #0x1
  414d50:	bl	401930 <malloc@plt>
  414d54:	str	x0, [sp, #40]
  414d58:	ldr	x1, [sp, #24]
  414d5c:	ldr	x0, [sp, #40]
  414d60:	bl	401790 <strcpy@plt>
  414d64:	ldr	x0, [sp, #40]
  414d68:	ldp	x29, x30, [sp], #48
  414d6c:	ret
  414d70:	sub	sp, sp, #0x20
  414d74:	str	x0, [sp, #8]
  414d78:	str	wzr, [sp, #28]
  414d7c:	ldr	x0, [sp, #8]
  414d80:	ldrb	w0, [x0]
  414d84:	cmp	w0, #0x0
  414d88:	b.eq	414e68 <_ZdlPvm@@Base+0x10bc>  // b.none
  414d8c:	ldr	x0, [sp, #8]
  414d90:	add	x1, x0, #0x1
  414d94:	str	x1, [sp, #8]
  414d98:	ldrb	w0, [x0]
  414d9c:	str	w0, [sp, #28]
  414da0:	ldr	x0, [sp, #8]
  414da4:	ldrb	w0, [x0]
  414da8:	cmp	w0, #0x0
  414dac:	b.eq	414e68 <_ZdlPvm@@Base+0x10bc>  // b.none
  414db0:	ldr	w0, [sp, #28]
  414db4:	lsl	w0, w0, #7
  414db8:	str	w0, [sp, #28]
  414dbc:	ldr	x0, [sp, #8]
  414dc0:	add	x1, x0, #0x1
  414dc4:	str	x1, [sp, #8]
  414dc8:	ldrb	w0, [x0]
  414dcc:	mov	w1, w0
  414dd0:	ldr	w0, [sp, #28]
  414dd4:	add	w0, w0, w1
  414dd8:	str	w0, [sp, #28]
  414ddc:	ldr	x0, [sp, #8]
  414de0:	ldrb	w0, [x0]
  414de4:	cmp	w0, #0x0
  414de8:	b.eq	414e68 <_ZdlPvm@@Base+0x10bc>  // b.none
  414dec:	ldr	w0, [sp, #28]
  414df0:	lsl	w0, w0, #4
  414df4:	str	w0, [sp, #28]
  414df8:	ldr	x0, [sp, #8]
  414dfc:	ldrb	w0, [x0]
  414e00:	mov	w1, w0
  414e04:	ldr	w0, [sp, #28]
  414e08:	add	w0, w0, w1
  414e0c:	str	w0, [sp, #28]
  414e10:	ldr	w0, [sp, #28]
  414e14:	and	w0, w0, #0xf0000000
  414e18:	str	w0, [sp, #24]
  414e1c:	ldr	w0, [sp, #24]
  414e20:	cmp	w0, #0x0
  414e24:	cset	w0, eq  // eq = none
  414e28:	and	w0, w0, #0xff
  414e2c:	cmp	w0, #0x0
  414e30:	b.eq	414e58 <_ZdlPvm@@Base+0x10ac>  // b.none
  414e34:	ldr	w0, [sp, #24]
  414e38:	lsr	w0, w0, #24
  414e3c:	ldr	w1, [sp, #28]
  414e40:	eor	w0, w1, w0
  414e44:	str	w0, [sp, #28]
  414e48:	ldr	w1, [sp, #28]
  414e4c:	ldr	w0, [sp, #24]
  414e50:	eor	w0, w1, w0
  414e54:	str	w0, [sp, #28]
  414e58:	ldr	x0, [sp, #8]
  414e5c:	add	x0, x0, #0x1
  414e60:	str	x0, [sp, #8]
  414e64:	b	414ddc <_ZdlPvm@@Base+0x1030>
  414e68:	ldr	w0, [sp, #28]
  414e6c:	add	sp, sp, #0x20
  414e70:	ret
  414e74:	stp	x29, x30, [sp, #-112]!
  414e78:	mov	x29, sp
  414e7c:	str	x0, [sp, #40]
  414e80:	str	x1, [sp, #32]
  414e84:	str	w2, [sp, #28]
  414e88:	ldr	x0, [sp, #32]
  414e8c:	cmp	x0, #0x0
  414e90:	b.ne	414ea0 <_ZdlPvm@@Base+0x10f4>  // b.any
  414e94:	ldr	x0, [sp, #40]
  414e98:	str	xzr, [x0]
  414e9c:	b	415468 <_ZdlPvm@@Base+0x16bc>
  414ea0:	ldr	x0, [sp, #32]
  414ea4:	ldrb	w0, [x0]
  414ea8:	cmp	w0, #0x0
  414eac:	b.ne	414ec4 <_ZdlPvm@@Base+0x1118>  // b.any
  414eb0:	ldr	x0, [sp, #40]
  414eb4:	adrp	x1, 419000 <_ZdlPvm@@Base+0x5254>
  414eb8:	add	x1, x1, #0x128
  414ebc:	str	x1, [x0]
  414ec0:	b	415468 <_ZdlPvm@@Base+0x16bc>
  414ec4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  414ec8:	add	x0, x0, #0x530
  414ecc:	ldr	x0, [x0]
  414ed0:	cmp	x0, #0x0
  414ed4:	b.ne	414f7c <_ZdlPvm@@Base+0x11d0>  // b.any
  414ed8:	mov	w0, #0x65                  	// #101
  414edc:	mov	w1, w0
  414ee0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  414ee4:	add	x0, x0, #0x53c
  414ee8:	str	w1, [x0]
  414eec:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  414ef0:	add	x0, x0, #0x53c
  414ef4:	ldr	w0, [x0]
  414ef8:	sxtw	x0, w0
  414efc:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  414f00:	cmp	x0, x1
  414f04:	b.hi	414f28 <_ZdlPvm@@Base+0x117c>  // b.pmore
  414f08:	lsl	x0, x0, #3
  414f0c:	bl	401680 <_Znam@plt>
  414f10:	mov	x1, x0
  414f14:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  414f18:	add	x0, x0, #0x530
  414f1c:	str	x1, [x0]
  414f20:	str	wzr, [sp, #100]
  414f24:	b	414f2c <_ZdlPvm@@Base+0x1180>
  414f28:	bl	4018f0 <__cxa_throw_bad_array_new_length@plt>
  414f2c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  414f30:	add	x0, x0, #0x53c
  414f34:	ldr	w0, [x0]
  414f38:	ldr	w1, [sp, #100]
  414f3c:	cmp	w1, w0
  414f40:	b.ge	414f70 <_ZdlPvm@@Base+0x11c4>  // b.tcont
  414f44:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  414f48:	add	x0, x0, #0x530
  414f4c:	ldr	x1, [x0]
  414f50:	ldrsw	x0, [sp, #100]
  414f54:	lsl	x0, x0, #3
  414f58:	add	x0, x1, x0
  414f5c:	str	xzr, [x0]
  414f60:	ldr	w0, [sp, #100]
  414f64:	add	w0, w0, #0x1
  414f68:	str	w0, [sp, #100]
  414f6c:	b	414f2c <_ZdlPvm@@Base+0x1180>
  414f70:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  414f74:	add	x0, x0, #0x538
  414f78:	str	wzr, [x0]
  414f7c:	ldr	x0, [sp, #32]
  414f80:	bl	414d70 <_ZdlPvm@@Base+0xfc4>
  414f84:	str	w0, [sp, #92]
  414f88:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  414f8c:	add	x0, x0, #0x530
  414f90:	ldr	x2, [x0]
  414f94:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  414f98:	add	x0, x0, #0x53c
  414f9c:	ldr	w0, [x0]
  414fa0:	mov	w1, w0
  414fa4:	ldr	w0, [sp, #92]
  414fa8:	udiv	w3, w0, w1
  414fac:	mul	w1, w3, w1
  414fb0:	sub	w0, w0, w1
  414fb4:	mov	w0, w0
  414fb8:	lsl	x0, x0, #3
  414fbc:	add	x0, x2, x0
  414fc0:	str	x0, [sp, #104]
  414fc4:	ldr	x0, [sp, #104]
  414fc8:	ldr	x0, [x0]
  414fcc:	cmp	x0, #0x0
  414fd0:	b.eq	41505c <_ZdlPvm@@Base+0x12b0>  // b.none
  414fd4:	ldr	x0, [sp, #104]
  414fd8:	ldr	x0, [x0]
  414fdc:	mov	x1, x0
  414fe0:	ldr	x0, [sp, #32]
  414fe4:	bl	401900 <strcmp@plt>
  414fe8:	cmp	w0, #0x0
  414fec:	b.ne	415004 <_ZdlPvm@@Base+0x1258>  // b.any
  414ff0:	ldr	x0, [sp, #104]
  414ff4:	ldr	x1, [x0]
  414ff8:	ldr	x0, [sp, #40]
  414ffc:	str	x1, [x0]
  415000:	b	415468 <_ZdlPvm@@Base+0x16bc>
  415004:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  415008:	add	x0, x0, #0x530
  41500c:	ldr	x0, [x0]
  415010:	ldr	x1, [sp, #104]
  415014:	cmp	x1, x0
  415018:	b.ne	41504c <_ZdlPvm@@Base+0x12a0>  // b.any
  41501c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  415020:	add	x0, x0, #0x530
  415024:	ldr	x1, [x0]
  415028:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  41502c:	add	x0, x0, #0x53c
  415030:	ldr	w0, [x0]
  415034:	sxtw	x0, w0
  415038:	lsl	x0, x0, #3
  41503c:	sub	x0, x0, #0x8
  415040:	add	x0, x1, x0
  415044:	str	x0, [sp, #104]
  415048:	b	414fc4 <_ZdlPvm@@Base+0x1218>
  41504c:	ldr	x0, [sp, #104]
  415050:	sub	x0, x0, #0x8
  415054:	str	x0, [sp, #104]
  415058:	b	414fc4 <_ZdlPvm@@Base+0x1218>
  41505c:	ldr	w0, [sp, #28]
  415060:	cmp	w0, #0x2
  415064:	b.ne	415074 <_ZdlPvm@@Base+0x12c8>  // b.any
  415068:	ldr	x0, [sp, #40]
  41506c:	str	xzr, [x0]
  415070:	b	415468 <_ZdlPvm@@Base+0x16bc>
  415074:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  415078:	add	x0, x0, #0x53c
  41507c:	ldr	w0, [x0]
  415080:	sub	w1, w0, #0x1
  415084:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  415088:	add	x0, x0, #0x538
  41508c:	ldr	w0, [x0]
  415090:	cmp	w1, w0
  415094:	b.le	4150d0 <_ZdlPvm@@Base+0x1324>
  415098:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  41509c:	add	x0, x0, #0x538
  4150a0:	ldr	w0, [x0]
  4150a4:	scvtf	d1, w0
  4150a8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  4150ac:	add	x0, x0, #0x53c
  4150b0:	ldr	w0, [x0]
  4150b4:	scvtf	d0, w0
  4150b8:	mov	x0, #0x3333333333333333    	// #3689348814741910323
  4150bc:	movk	x0, #0x3fd3, lsl #48
  4150c0:	fmov	d2, x0
  4150c4:	fmul	d0, d0, d2
  4150c8:	fcmpe	d1, d0
  4150cc:	b.lt	41531c <_ZdlPvm@@Base+0x1570>  // b.tstop
  4150d0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  4150d4:	add	x0, x0, #0x530
  4150d8:	ldr	x0, [x0]
  4150dc:	str	x0, [sp, #80]
  4150e0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  4150e4:	add	x0, x0, #0x53c
  4150e8:	ldr	w0, [x0]
  4150ec:	str	w0, [sp, #76]
  4150f0:	mov	w0, #0x1                   	// #1
  4150f4:	str	w0, [sp, #96]
  4150f8:	adrp	x0, 419000 <_ZdlPvm@@Base+0x5254>
  4150fc:	add	x0, x0, #0xd8
  415100:	ldrsw	x1, [sp, #96]
  415104:	ldr	w0, [x0, x1, lsl #2]
  415108:	ldr	w1, [sp, #76]
  41510c:	cmp	w1, w0
  415110:	b.cc	415160 <_ZdlPvm@@Base+0x13b4>  // b.lo, b.ul, b.last
  415114:	adrp	x0, 419000 <_ZdlPvm@@Base+0x5254>
  415118:	add	x0, x0, #0xd8
  41511c:	ldrsw	x1, [sp, #96]
  415120:	ldr	w0, [x0, x1, lsl #2]
  415124:	cmp	w0, #0x0
  415128:	b.ne	415150 <_ZdlPvm@@Base+0x13a4>  // b.any
  41512c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  415130:	add	x3, x0, #0x0
  415134:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  415138:	add	x2, x0, #0x0
  41513c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0xce0>
  415140:	add	x1, x0, #0x0
  415144:	adrp	x0, 419000 <_ZdlPvm@@Base+0x5254>
  415148:	add	x0, x0, #0x130
  41514c:	bl	40b618 <sqrt@plt+0x9bd8>
  415150:	ldr	w0, [sp, #96]
  415154:	add	w0, w0, #0x1
  415158:	str	w0, [sp, #96]
  41515c:	b	4150f8 <_ZdlPvm@@Base+0x134c>
  415160:	adrp	x0, 419000 <_ZdlPvm@@Base+0x5254>
  415164:	add	x0, x0, #0xd8
  415168:	ldrsw	x1, [sp, #96]
  41516c:	ldr	w0, [x0, x1, lsl #2]
  415170:	mov	w1, w0
  415174:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  415178:	add	x0, x0, #0x53c
  41517c:	str	w1, [x0]
  415180:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  415184:	add	x0, x0, #0x538
  415188:	str	wzr, [x0]
  41518c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  415190:	add	x0, x0, #0x53c
  415194:	ldr	w0, [x0]
  415198:	sxtw	x0, w0
  41519c:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  4151a0:	cmp	x0, x1
  4151a4:	b.hi	4151c8 <_ZdlPvm@@Base+0x141c>  // b.pmore
  4151a8:	lsl	x0, x0, #3
  4151ac:	bl	401680 <_Znam@plt>
  4151b0:	mov	x1, x0
  4151b4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  4151b8:	add	x0, x0, #0x530
  4151bc:	str	x1, [x0]
  4151c0:	str	wzr, [sp, #96]
  4151c4:	b	4151cc <_ZdlPvm@@Base+0x1420>
  4151c8:	bl	4018f0 <__cxa_throw_bad_array_new_length@plt>
  4151cc:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  4151d0:	add	x0, x0, #0x53c
  4151d4:	ldr	w0, [x0]
  4151d8:	ldr	w1, [sp, #96]
  4151dc:	cmp	w1, w0
  4151e0:	b.ge	415210 <_ZdlPvm@@Base+0x1464>  // b.tcont
  4151e4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  4151e8:	add	x0, x0, #0x530
  4151ec:	ldr	x1, [x0]
  4151f0:	ldrsw	x0, [sp, #96]
  4151f4:	lsl	x0, x0, #3
  4151f8:	add	x0, x1, x0
  4151fc:	str	xzr, [x0]
  415200:	ldr	w0, [sp, #96]
  415204:	add	w0, w0, #0x1
  415208:	str	w0, [sp, #96]
  41520c:	b	4151cc <_ZdlPvm@@Base+0x1420>
  415210:	ldr	w0, [sp, #76]
  415214:	lsl	x0, x0, #3
  415218:	sub	x0, x0, #0x8
  41521c:	ldr	x1, [sp, #80]
  415220:	add	x0, x1, x0
  415224:	str	x0, [sp, #104]
  415228:	ldr	x1, [sp, #104]
  41522c:	ldr	x0, [sp, #80]
  415230:	cmp	x1, x0
  415234:	b.cc	415264 <_ZdlPvm@@Base+0x14b8>  // b.lo, b.ul, b.last
  415238:	ldr	x0, [sp, #104]
  41523c:	ldr	x1, [x0]
  415240:	add	x0, sp, #0x40
  415244:	mov	w2, #0x1                   	// #1
  415248:	bl	414e74 <_ZdlPvm@@Base+0x10c8>
  41524c:	add	x0, sp, #0x40
  415250:	bl	4155b4 <_ZdlPvm@@Base+0x1808>
  415254:	ldr	x0, [sp, #104]
  415258:	sub	x0, x0, #0x8
  41525c:	str	x0, [sp, #104]
  415260:	b	415228 <_ZdlPvm@@Base+0x147c>
  415264:	ldr	x0, [sp, #80]
  415268:	cmp	x0, #0x0
  41526c:	b.eq	415278 <_ZdlPvm@@Base+0x14cc>  // b.none
  415270:	ldr	x0, [sp, #80]
  415274:	bl	4018b0 <_ZdaPv@plt>
  415278:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  41527c:	add	x0, x0, #0x530
  415280:	ldr	x2, [x0]
  415284:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  415288:	add	x0, x0, #0x53c
  41528c:	ldr	w0, [x0]
  415290:	mov	w1, w0
  415294:	ldr	w0, [sp, #92]
  415298:	udiv	w3, w0, w1
  41529c:	mul	w1, w3, w1
  4152a0:	sub	w0, w0, w1
  4152a4:	mov	w0, w0
  4152a8:	lsl	x0, x0, #3
  4152ac:	add	x0, x2, x0
  4152b0:	str	x0, [sp, #104]
  4152b4:	ldr	x0, [sp, #104]
  4152b8:	ldr	x0, [x0]
  4152bc:	cmp	x0, #0x0
  4152c0:	b.eq	41531c <_ZdlPvm@@Base+0x1570>  // b.none
  4152c4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  4152c8:	add	x0, x0, #0x530
  4152cc:	ldr	x0, [x0]
  4152d0:	ldr	x1, [sp, #104]
  4152d4:	cmp	x1, x0
  4152d8:	b.ne	41530c <_ZdlPvm@@Base+0x1560>  // b.any
  4152dc:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  4152e0:	add	x0, x0, #0x530
  4152e4:	ldr	x1, [x0]
  4152e8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  4152ec:	add	x0, x0, #0x53c
  4152f0:	ldr	w0, [x0]
  4152f4:	sxtw	x0, w0
  4152f8:	lsl	x0, x0, #3
  4152fc:	sub	x0, x0, #0x8
  415300:	add	x0, x1, x0
  415304:	str	x0, [sp, #104]
  415308:	b	4152b4 <_ZdlPvm@@Base+0x1508>
  41530c:	ldr	x0, [sp, #104]
  415310:	sub	x0, x0, #0x8
  415314:	str	x0, [sp, #104]
  415318:	b	4152b4 <_ZdlPvm@@Base+0x1508>
  41531c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  415320:	add	x0, x0, #0x538
  415324:	ldr	w0, [x0]
  415328:	add	w1, w0, #0x1
  41532c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  415330:	add	x0, x0, #0x538
  415334:	str	w1, [x0]
  415338:	ldr	w0, [sp, #28]
  41533c:	cmp	w0, #0x1
  415340:	b.ne	415364 <_ZdlPvm@@Base+0x15b8>  // b.any
  415344:	ldr	x0, [sp, #104]
  415348:	ldr	x1, [sp, #32]
  41534c:	str	x1, [x0]
  415350:	ldr	x0, [sp, #104]
  415354:	ldr	x1, [x0]
  415358:	ldr	x0, [sp, #40]
  41535c:	str	x1, [x0]
  415360:	b	415468 <_ZdlPvm@@Base+0x16bc>
  415364:	ldr	x0, [sp, #32]
  415368:	bl	4016e0 <strlen@plt>
  41536c:	add	w0, w0, #0x1
  415370:	str	w0, [sp, #60]
  415374:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  415378:	add	x0, x0, #0x540
  41537c:	ldr	x0, [x0]
  415380:	cmp	x0, #0x0
  415384:	b.eq	4153a0 <_ZdlPvm@@Base+0x15f4>  // b.none
  415388:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  41538c:	add	x0, x0, #0x548
  415390:	ldr	w1, [x0]
  415394:	ldr	w0, [sp, #60]
  415398:	cmp	w1, w0
  41539c:	b.ge	4153ec <_ZdlPvm@@Base+0x1640>  // b.tcont
  4153a0:	ldr	w0, [sp, #60]
  4153a4:	cmp	w0, #0x400
  4153a8:	b.le	4153b8 <_ZdlPvm@@Base+0x160c>
  4153ac:	add	x0, sp, #0x3c
  4153b0:	ldr	w0, [x0]
  4153b4:	b	4153bc <_ZdlPvm@@Base+0x1610>
  4153b8:	mov	w0, #0x400                 	// #1024
  4153bc:	adrp	x1, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  4153c0:	add	x1, x1, #0x548
  4153c4:	str	w0, [x1]
  4153c8:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  4153cc:	add	x0, x0, #0x548
  4153d0:	ldr	w0, [x0]
  4153d4:	sxtw	x0, w0
  4153d8:	bl	401680 <_Znam@plt>
  4153dc:	mov	x1, x0
  4153e0:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  4153e4:	add	x0, x0, #0x540
  4153e8:	str	x1, [x0]
  4153ec:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  4153f0:	add	x0, x0, #0x540
  4153f4:	ldr	x0, [x0]
  4153f8:	ldr	x1, [sp, #32]
  4153fc:	bl	401790 <strcpy@plt>
  415400:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  415404:	add	x0, x0, #0x540
  415408:	ldr	x1, [x0]
  41540c:	ldr	x0, [sp, #104]
  415410:	str	x1, [x0]
  415414:	ldr	x0, [sp, #104]
  415418:	ldr	x1, [x0]
  41541c:	ldr	x0, [sp, #40]
  415420:	str	x1, [x0]
  415424:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  415428:	add	x0, x0, #0x540
  41542c:	ldr	x1, [x0]
  415430:	ldr	w0, [sp, #60]
  415434:	sxtw	x0, w0
  415438:	add	x1, x1, x0
  41543c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  415440:	add	x0, x0, #0x540
  415444:	str	x1, [x0]
  415448:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  41544c:	add	x0, x0, #0x548
  415450:	ldr	w1, [x0]
  415454:	ldr	w0, [sp, #60]
  415458:	sub	w1, w1, w0
  41545c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  415460:	add	x0, x0, #0x548
  415464:	str	w1, [x0]
  415468:	ldp	x29, x30, [sp], #112
  41546c:	ret
  415470:	stp	x29, x30, [sp, #-64]!
  415474:	mov	x29, sp
  415478:	str	x19, [sp, #16]
  41547c:	str	x0, [sp, #40]
  415480:	str	x1, [sp, #32]
  415484:	add	x0, sp, #0x28
  415488:	bl	41559c <_ZdlPvm@@Base+0x17f0>
  41548c:	bl	4016e0 <strlen@plt>
  415490:	mov	x19, x0
  415494:	add	x0, sp, #0x20
  415498:	bl	41559c <_ZdlPvm@@Base+0x17f0>
  41549c:	bl	4016e0 <strlen@plt>
  4154a0:	add	x0, x19, x0
  4154a4:	add	x0, x0, #0x1
  4154a8:	bl	401680 <_Znam@plt>
  4154ac:	str	x0, [sp, #56]
  4154b0:	add	x0, sp, #0x28
  4154b4:	bl	41559c <_ZdlPvm@@Base+0x17f0>
  4154b8:	mov	x1, x0
  4154bc:	ldr	x0, [sp, #56]
  4154c0:	bl	401790 <strcpy@plt>
  4154c4:	add	x0, sp, #0x20
  4154c8:	bl	41559c <_ZdlPvm@@Base+0x17f0>
  4154cc:	mov	x1, x0
  4154d0:	ldr	x0, [sp, #56]
  4154d4:	bl	401a10 <strcat@plt>
  4154d8:	add	x0, sp, #0x30
  4154dc:	mov	w2, #0x0                   	// #0
  4154e0:	ldr	x1, [sp, #56]
  4154e4:	bl	414e74 <_ZdlPvm@@Base+0x10c8>
  4154e8:	ldr	x0, [sp, #56]
  4154ec:	cmp	x0, #0x0
  4154f0:	b.eq	4154fc <_ZdlPvm@@Base+0x1750>  // b.none
  4154f4:	ldr	x0, [sp, #56]
  4154f8:	bl	4018b0 <_ZdaPv@plt>
  4154fc:	ldr	x0, [sp, #48]
  415500:	ldr	x19, [sp, #16]
  415504:	ldp	x29, x30, [sp], #64
  415508:	ret
  41550c:	stp	x29, x30, [sp, #-32]!
  415510:	mov	x29, sp
  415514:	str	w0, [sp, #28]
  415518:	str	w1, [sp, #24]
  41551c:	ldr	w0, [sp, #28]
  415520:	cmp	w0, #0x1
  415524:	b.ne	415574 <_ZdlPvm@@Base+0x17c8>  // b.any
  415528:	ldr	w1, [sp, #24]
  41552c:	mov	w0, #0xffff                	// #65535
  415530:	cmp	w1, w0
  415534:	b.ne	415574 <_ZdlPvm@@Base+0x17c8>  // b.any
  415538:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  41553c:	add	x0, x0, #0x550
  415540:	bl	40a808 <sqrt@plt+0x8dc8>
  415544:	mov	w2, #0x0                   	// #0
  415548:	adrp	x0, 419000 <_ZdlPvm@@Base+0x5254>
  41554c:	add	x1, x0, #0x128
  415550:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  415554:	add	x0, x0, #0x558
  415558:	bl	414e74 <_ZdlPvm@@Base+0x10c8>
  41555c:	mov	w2, #0x0                   	// #0
  415560:	adrp	x0, 419000 <_ZdlPvm@@Base+0x5254>
  415564:	add	x1, x0, #0x148
  415568:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  41556c:	add	x0, x0, #0x560
  415570:	bl	414e74 <_ZdlPvm@@Base+0x10c8>
  415574:	nop
  415578:	ldp	x29, x30, [sp], #32
  41557c:	ret
  415580:	stp	x29, x30, [sp, #-16]!
  415584:	mov	x29, sp
  415588:	mov	w1, #0xffff                	// #65535
  41558c:	mov	w0, #0x1                   	// #1
  415590:	bl	41550c <_ZdlPvm@@Base+0x1760>
  415594:	ldp	x29, x30, [sp], #16
  415598:	ret
  41559c:	sub	sp, sp, #0x10
  4155a0:	str	x0, [sp, #8]
  4155a4:	ldr	x0, [sp, #8]
  4155a8:	ldr	x0, [x0]
  4155ac:	add	sp, sp, #0x10
  4155b0:	ret
  4155b4:	sub	sp, sp, #0x10
  4155b8:	str	x0, [sp, #8]
  4155bc:	nop
  4155c0:	add	sp, sp, #0x10
  4155c4:	ret
  4155c8:	stp	x29, x30, [sp, #-64]!
  4155cc:	mov	x29, sp
  4155d0:	str	x0, [sp, #24]
  4155d4:	ldr	x0, [sp, #24]
  4155d8:	ldrb	w0, [x0]
  4155dc:	cmp	w0, #0x75
  4155e0:	b.eq	4155ec <_ZdlPvm@@Base+0x1840>  // b.none
  4155e4:	mov	x0, #0x0                   	// #0
  4155e8:	b	4157dc <_ZdlPvm@@Base+0x1a30>
  4155ec:	ldr	x0, [sp, #24]
  4155f0:	add	x0, x0, #0x1
  4155f4:	str	x0, [sp, #24]
  4155f8:	ldr	x0, [sp, #24]
  4155fc:	str	x0, [sp, #56]
  415600:	str	wzr, [sp, #52]
  415604:	ldr	x0, [sp, #56]
  415608:	str	x0, [sp, #40]
  41560c:	ldr	x0, [sp, #56]
  415610:	ldrb	w0, [x0]
  415614:	mov	w1, w0
  415618:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  41561c:	add	x0, x0, #0x8f0
  415620:	bl	40a824 <sqrt@plt+0x8de4>
  415624:	cmp	w0, #0x0
  415628:	cset	w0, eq  // eq = none
  41562c:	and	w0, w0, #0xff
  415630:	cmp	w0, #0x0
  415634:	b.eq	415640 <_ZdlPvm@@Base+0x1894>  // b.none
  415638:	mov	x0, #0x0                   	// #0
  41563c:	b	4157dc <_ZdlPvm@@Base+0x1a30>
  415640:	ldr	x0, [sp, #56]
  415644:	ldrb	w0, [x0]
  415648:	mov	w1, w0
  41564c:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  415650:	add	x0, x0, #0x7f0
  415654:	bl	40a824 <sqrt@plt+0x8de4>
  415658:	cmp	w0, #0x0
  41565c:	cset	w0, ne  // ne = any
  415660:	and	w0, w0, #0xff
  415664:	cmp	w0, #0x0
  415668:	b.eq	41568c <_ZdlPvm@@Base+0x18e0>  // b.none
  41566c:	ldr	w0, [sp, #52]
  415670:	lsl	w1, w0, #4
  415674:	ldr	x0, [sp, #56]
  415678:	ldrb	w0, [x0]
  41567c:	sub	w0, w0, #0x30
  415680:	add	w0, w1, w0
  415684:	str	w0, [sp, #52]
  415688:	b	4156e0 <_ZdlPvm@@Base+0x1934>
  41568c:	ldr	x0, [sp, #56]
  415690:	ldrb	w0, [x0]
  415694:	mov	w1, w0
  415698:	adrp	x0, 42f000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  41569c:	add	x0, x0, #0x5f0
  4156a0:	bl	40a824 <sqrt@plt+0x8de4>
  4156a4:	cmp	w0, #0x0
  4156a8:	cset	w0, ne  // ne = any
  4156ac:	and	w0, w0, #0xff
  4156b0:	cmp	w0, #0x0
  4156b4:	b.eq	4156d8 <_ZdlPvm@@Base+0x192c>  // b.none
  4156b8:	ldr	w0, [sp, #52]
  4156bc:	lsl	w1, w0, #4
  4156c0:	ldr	x0, [sp, #56]
  4156c4:	ldrb	w0, [x0]
  4156c8:	sub	w0, w0, #0x37
  4156cc:	add	w0, w1, w0
  4156d0:	str	w0, [sp, #52]
  4156d4:	b	4156e0 <_ZdlPvm@@Base+0x1934>
  4156d8:	mov	x0, #0x0                   	// #0
  4156dc:	b	4157dc <_ZdlPvm@@Base+0x1a30>
  4156e0:	ldr	w1, [sp, #52]
  4156e4:	mov	w0, #0x10ffff              	// #1114111
  4156e8:	cmp	w1, w0
  4156ec:	b.le	4156f8 <_ZdlPvm@@Base+0x194c>
  4156f0:	mov	x0, #0x0                   	// #0
  4156f4:	b	4157dc <_ZdlPvm@@Base+0x1a30>
  4156f8:	ldr	x0, [sp, #56]
  4156fc:	add	x0, x0, #0x1
  415700:	str	x0, [sp, #56]
  415704:	ldr	x0, [sp, #56]
  415708:	ldrb	w0, [x0]
  41570c:	cmp	w0, #0x0
  415710:	b.eq	415728 <_ZdlPvm@@Base+0x197c>  // b.none
  415714:	ldr	x0, [sp, #56]
  415718:	ldrb	w0, [x0]
  41571c:	cmp	w0, #0x5f
  415720:	b.eq	415728 <_ZdlPvm@@Base+0x197c>  // b.none
  415724:	b	41560c <_ZdlPvm@@Base+0x1860>
  415728:	ldr	w1, [sp, #52]
  41572c:	mov	w0, #0xd7ff                	// #55295
  415730:	cmp	w1, w0
  415734:	b.le	415748 <_ZdlPvm@@Base+0x199c>
  415738:	ldr	w1, [sp, #52]
  41573c:	mov	w0, #0xdbff                	// #56319
  415740:	cmp	w1, w0
  415744:	b.le	415768 <_ZdlPvm@@Base+0x19bc>
  415748:	ldr	w1, [sp, #52]
  41574c:	mov	w0, #0xdbff                	// #56319
  415750:	cmp	w1, w0
  415754:	b.le	415770 <_ZdlPvm@@Base+0x19c4>
  415758:	ldr	w1, [sp, #52]
  41575c:	mov	w0, #0xdfff                	// #57343
  415760:	cmp	w1, w0
  415764:	b.gt	415770 <_ZdlPvm@@Base+0x19c4>
  415768:	mov	x0, #0x0                   	// #0
  41576c:	b	4157dc <_ZdlPvm@@Base+0x1a30>
  415770:	ldr	w1, [sp, #52]
  415774:	mov	w0, #0xffff                	// #65535
  415778:	cmp	w1, w0
  41577c:	b.le	415798 <_ZdlPvm@@Base+0x19ec>
  415780:	ldr	x0, [sp, #40]
  415784:	ldrb	w0, [x0]
  415788:	cmp	w0, #0x30
  41578c:	b.ne	4157b4 <_ZdlPvm@@Base+0x1a08>  // b.any
  415790:	mov	x0, #0x0                   	// #0
  415794:	b	4157dc <_ZdlPvm@@Base+0x1a30>
  415798:	ldr	x1, [sp, #56]
  41579c:	ldr	x0, [sp, #40]
  4157a0:	sub	x0, x1, x0
  4157a4:	cmp	x0, #0x4
  4157a8:	b.eq	4157b4 <_ZdlPvm@@Base+0x1a08>  // b.none
  4157ac:	mov	x0, #0x0                   	// #0
  4157b0:	b	4157dc <_ZdlPvm@@Base+0x1a30>
  4157b4:	ldr	x0, [sp, #56]
  4157b8:	ldrb	w0, [x0]
  4157bc:	cmp	w0, #0x0
  4157c0:	b.eq	4157d4 <_ZdlPvm@@Base+0x1a28>  // b.none
  4157c4:	ldr	x0, [sp, #56]
  4157c8:	add	x0, x0, #0x1
  4157cc:	str	x0, [sp, #56]
  4157d0:	b	415600 <_ZdlPvm@@Base+0x1854>
  4157d4:	nop
  4157d8:	ldr	x0, [sp, #24]
  4157dc:	ldp	x29, x30, [sp], #64
  4157e0:	ret
  4157e4:	stp	x29, x30, [sp, #-32]!
  4157e8:	mov	x29, sp
  4157ec:	str	w0, [sp, #28]
  4157f0:	str	w1, [sp, #24]
  4157f4:	ldr	w0, [sp, #28]
  4157f8:	cmp	w0, #0x1
  4157fc:	b.ne	41581c <_ZdlPvm@@Base+0x1a70>  // b.any
  415800:	ldr	w1, [sp, #24]
  415804:	mov	w0, #0xffff                	// #65535
  415808:	cmp	w1, w0
  41580c:	b.ne	41581c <_ZdlPvm@@Base+0x1a70>  // b.any
  415810:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x1ce0>
  415814:	add	x0, x0, #0x568
  415818:	bl	40a9d8 <sqrt@plt+0x8f98>
  41581c:	nop
  415820:	ldp	x29, x30, [sp], #32
  415824:	ret
  415828:	stp	x29, x30, [sp, #-16]!
  41582c:	mov	x29, sp
  415830:	mov	w1, #0xffff                	// #65535
  415834:	mov	w0, #0x1                   	// #1
  415838:	bl	4157e4 <_ZdlPvm@@Base+0x1a38>
  41583c:	ldp	x29, x30, [sp], #16
  415840:	ret
  415844:	nop
  415848:	stp	x29, x30, [sp, #-64]!
  41584c:	mov	x29, sp
  415850:	stp	x19, x20, [sp, #16]
  415854:	adrp	x20, 42c000 <_ZdlPvm@@Base+0x18254>
  415858:	add	x20, x20, #0xd10
  41585c:	stp	x21, x22, [sp, #32]
  415860:	adrp	x21, 42c000 <_ZdlPvm@@Base+0x18254>
  415864:	add	x21, x21, #0xcb0
  415868:	sub	x20, x20, x21
  41586c:	mov	w22, w0
  415870:	stp	x23, x24, [sp, #48]
  415874:	mov	x23, x1
  415878:	mov	x24, x2
  41587c:	bl	401640 <_Znam@plt-0x40>
  415880:	cmp	xzr, x20, asr #3
  415884:	b.eq	4158b0 <_ZdlPvm@@Base+0x1b04>  // b.none
  415888:	asr	x20, x20, #3
  41588c:	mov	x19, #0x0                   	// #0
  415890:	ldr	x3, [x21, x19, lsl #3]
  415894:	mov	x2, x24
  415898:	add	x19, x19, #0x1
  41589c:	mov	x1, x23
  4158a0:	mov	w0, w22
  4158a4:	blr	x3
  4158a8:	cmp	x20, x19
  4158ac:	b.ne	415890 <_ZdlPvm@@Base+0x1ae4>  // b.any
  4158b0:	ldp	x19, x20, [sp, #16]
  4158b4:	ldp	x21, x22, [sp, #32]
  4158b8:	ldp	x23, x24, [sp, #48]
  4158bc:	ldp	x29, x30, [sp], #64
  4158c0:	ret
  4158c4:	nop
  4158c8:	ret

Disassembly of section .fini:

00000000004158cc <.fini>:
  4158cc:	stp	x29, x30, [sp, #-16]!
  4158d0:	mov	x29, sp
  4158d4:	ldp	x29, x30, [sp], #16
  4158d8:	ret
