

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Sun Feb 26 11:10:36 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.368 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       14|       14| 70.000 ns | 70.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                  |                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |             Instance             |         Module        |   min   |   max   |    min    |    max    | min | max |   Type   |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_generic_sincos_12_6_s_fu_227  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_12_6_s_fu_232  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_12_6_s_fu_237  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_12_6_s_fu_242  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_12_6_s_fu_247  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_12_6_s_fu_252  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_12_6_s_fu_257  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_12_6_s_fu_262  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_12_6_s_fu_267  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_12_6_s_fu_272  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_12_6_s_fu_277  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_12_6_s_fu_282  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_12_6_s_fu_287  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_12_6_s_fu_292  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_12_6_s_fu_297  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_12_6_s_fu_302  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_12_6_s_fu_307  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     20|        -|        -|    -|
|Expression           |        -|     24|        0|     1707|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        0|     34|     7820|    36822|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        0|      -|     2264|      352|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|     78|    10084|    38917|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      3|        1|        9|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      1|    ~0   |        3|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------+---------+-------+-----+------+-----+
    |             Instance             |         Module        | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +----------------------------------+-----------------------+---------+-------+-----+------+-----+
    |grp_generic_sincos_12_6_s_fu_227  |generic_sincos_12_6_s  |        0|      2|  460|  2166|    0|
    |grp_generic_sincos_12_6_s_fu_232  |generic_sincos_12_6_s  |        0|      2|  460|  2166|    0|
    |grp_generic_sincos_12_6_s_fu_237  |generic_sincos_12_6_s  |        0|      2|  460|  2166|    0|
    |grp_generic_sincos_12_6_s_fu_242  |generic_sincos_12_6_s  |        0|      2|  460|  2166|    0|
    |grp_generic_sincos_12_6_s_fu_247  |generic_sincos_12_6_s  |        0|      2|  460|  2166|    0|
    |grp_generic_sincos_12_6_s_fu_252  |generic_sincos_12_6_s  |        0|      2|  460|  2166|    0|
    |grp_generic_sincos_12_6_s_fu_257  |generic_sincos_12_6_s  |        0|      2|  460|  2166|    0|
    |grp_generic_sincos_12_6_s_fu_262  |generic_sincos_12_6_s  |        0|      2|  460|  2166|    0|
    |grp_generic_sincos_12_6_s_fu_267  |generic_sincos_12_6_s  |        0|      2|  460|  2166|    0|
    |grp_generic_sincos_12_6_s_fu_272  |generic_sincos_12_6_s  |        0|      2|  460|  2166|    0|
    |grp_generic_sincos_12_6_s_fu_277  |generic_sincos_12_6_s  |        0|      2|  460|  2166|    0|
    |grp_generic_sincos_12_6_s_fu_282  |generic_sincos_12_6_s  |        0|      2|  460|  2166|    0|
    |grp_generic_sincos_12_6_s_fu_287  |generic_sincos_12_6_s  |        0|      2|  460|  2166|    0|
    |grp_generic_sincos_12_6_s_fu_292  |generic_sincos_12_6_s  |        0|      2|  460|  2166|    0|
    |grp_generic_sincos_12_6_s_fu_297  |generic_sincos_12_6_s  |        0|      2|  460|  2166|    0|
    |grp_generic_sincos_12_6_s_fu_302  |generic_sincos_12_6_s  |        0|      2|  460|  2166|    0|
    |grp_generic_sincos_12_6_s_fu_307  |generic_sincos_12_6_s  |        0|      2|  460|  2166|    0|
    +----------------------------------+-----------------------+---------+-------+-----+------+-----+
    |Total                             |                       |        0|     34| 7820| 36822|    0|
    +----------------------------------+-----------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    +---------------------------------------------------+-----------------------------------------------+---------------------+
    |                      Instance                     |                     Module                    |      Expression     |
    +---------------------------------------------------+-----------------------------------------------+---------------------+
    |myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1_U26  |myproject_ama_addmuladd_15s_14s_8s_23s_24_1_1  | i0 * (i1 + i2) + i3 |
    |myproject_mac_mul_sub_8s_13s_14s_20_1_1_U18        |myproject_mac_mul_sub_8s_13s_14s_20_1_1        |     i0 * i1 - i2    |
    |myproject_mac_muladd_12s_10ns_18ns_18_1_1_U8       |myproject_mac_muladd_12s_10ns_18ns_18_1_1      |     i0 * i1 + i2    |
    |myproject_mac_muladd_12s_20s_24ns_24_1_1_U14       |myproject_mac_muladd_12s_20s_24ns_24_1_1       |     i0 * i1 + i2    |
    |myproject_mac_muladd_12s_7s_18s_18_1_1_U9          |myproject_mac_muladd_12s_7s_18s_18_1_1         |     i0 + i1 * i2    |
    |myproject_mac_muladd_12s_9ns_11ns_18_1_1_U12       |myproject_mac_muladd_12s_9ns_11ns_18_1_1       |     i0 * i1 + i2    |
    |myproject_mac_muladd_12s_9ns_13ns_18_1_1_U10       |myproject_mac_muladd_12s_9ns_13ns_18_1_1       |     i0 * i1 + i2    |
    |myproject_mac_muladd_12s_9ns_16ns_20_1_1_U11       |myproject_mac_muladd_12s_9ns_16ns_20_1_1       |     i0 * i1 + i2    |
    |myproject_mac_muladd_18s_7s_24ns_24_1_1_U22        |myproject_mac_muladd_18s_7s_24ns_24_1_1        |     i0 * i1 + i2    |
    |myproject_mac_muladd_8s_12s_18s_20_1_1_U21         |myproject_mac_muladd_8s_12s_18s_20_1_1         |     i0 * i1 + i2    |
    |myproject_mac_mulsub_14s_14s_18ns_18_1_1_U13       |myproject_mac_mulsub_14s_14s_18ns_18_1_1       |     i0 - i1 * i1    |
    |myproject_mul_mul_12s_12s_24_1_1_U15               |myproject_mul_mul_12s_12s_24_1_1               |       i0 * i0       |
    |myproject_mul_mul_12s_12s_24_1_1_U19               |myproject_mul_mul_12s_12s_24_1_1               |       i0 * i0       |
    |myproject_mul_mul_12s_12s_24_1_1_U20               |myproject_mul_mul_12s_12s_24_1_1               |       i0 * i0       |
    |myproject_mul_mul_12s_7ns_18_1_1_U7                |myproject_mul_mul_12s_7ns_18_1_1               |       i0 * i1       |
    |myproject_mul_mul_12s_7s_18_1_1_U17                |myproject_mul_mul_12s_7s_18_1_1                |       i0 * i1       |
    |myproject_mul_mul_14s_14s_28_1_1_U16               |myproject_mul_mul_14s_14s_28_1_1               |       i0 * i0       |
    |myproject_mul_mul_16s_18s_34_1_1_U25               |myproject_mul_mul_16s_18s_34_1_1               |       i0 * i1       |
    |myproject_mul_mul_16s_20s_36_1_1_U23               |myproject_mul_mul_16s_20s_36_1_1               |       i0 * i1       |
    |myproject_mul_mul_16s_24s_40_1_1_U24               |myproject_mul_mul_16s_24s_40_1_1               |       i0 * i1       |
    +---------------------------------------------------+-----------------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1192_2_fu_1338_p2                |     *    |      3|  0|  21|           8|          48|
    |mul_ln1192_4_fu_1317_p2                |     *    |      3|  0|  29|          16|          52|
    |mul_ln1192_6_fu_1329_p2                |     *    |      3|  0|  21|          16|          50|
    |mul_ln700_1_fu_1041_p2                 |     *    |      2|  0|  50|          20|          26|
    |mul_ln700_2_fu_943_p2                  |     *    |      2|  0|  40|          28|          26|
    |mul_ln700_3_fu_1063_p2                 |     *    |      3|  0|  21|          16|          48|
    |r_V_13_fu_1193_p2                      |     *    |      2|  0|  24|           8|          36|
    |r_V_14_fu_1305_p2                      |     *    |      2|  0|  20|           8|          44|
    |r_V_29_fu_952_p2                       |     *    |      0|  0|  40|           8|           8|
    |r_V_30_fu_961_p2                       |     *    |      0|  0|  49|           9|           9|
    |r_V_33_fu_1088_p2                      |     *    |      0|  0|  40|           8|           8|
    |r_V_34_fu_1253_p2                      |     *    |      2|  0|  28|          16|          40|
    |r_V_36_fu_1267_p2                      |     *    |      0|  0|  40|           8|           8|
    |r_V_37_fu_1097_p2                      |     *    |      0|  0|  49|           9|           9|
    |r_V_39_fu_1106_p2                      |     *    |      0|  0|  40|           8|           8|
    |r_V_42_fu_1128_p2                      |     *    |      0|  0|  40|           8|           8|
    |r_V_43_fu_1279_p2                      |     *    |      2|  0|  22|          16|          34|
    |r_V_47_fu_1293_p2                      |     *    |      0|  0|  40|           8|           8|
    |r_V_51_fu_1154_p2                      |     *    |      0|  0|  40|           8|           8|
    |r_V_55_fu_847_p2                       |     *    |      0|  0|  40|           8|           8|
    |ret_V_30_fu_994_p2                     |     *    |      0|  0|   8|          13|           4|
    |add_ln1192_20_fu_613_p2                |     +    |      0|  0|  18|          18|          18|
    |add_ln700_1_fu_914_p2                  |     +    |      0|  0|  18|          24|          24|
    |grp_generic_sincos_12_6_s_fu_242_in_V  |     +    |      0|  0|  19|          12|           6|
    |grp_generic_sincos_12_6_s_fu_252_in_V  |     +    |      0|  0|  19|          12|          12|
    |grp_generic_sincos_12_6_s_fu_272_in_V  |     +    |      0|  0|  18|          12|           5|
    |grp_generic_sincos_12_6_s_fu_292_in_V  |     +    |      0|  0|  19|          12|           4|
    |r_V_48_fu_713_p2                       |     +    |      0|  0|  22|          15|          15|
    |r_V_49_fu_733_p2                       |     +    |      0|  0|  18|          11|          11|
    |r_V_50_fu_769_p2                       |     +    |      0|  0|  18|          11|          11|
    |ret_V_13_fu_680_p2                     |     +    |      0|  0|  21|          14|           6|
    |ret_V_15_fu_532_p2                     |     +    |      0|  0|  21|          14|           6|
    |ret_V_18_fu_698_p2                     |     +    |      0|  0|  16|           9|           5|
    |ret_V_20_fu_1068_p2                    |     +    |      0|  0|  31|          24|          19|
    |ret_V_25_fu_981_p2                     |     +    |      0|  0|  16|           9|           5|
    |ret_V_31_fu_743_p2                     |     +    |      0|  0|  18|          15|          15|
    |ret_V_33_fu_419_p2                     |     +    |      0|  0|  25|          18|          12|
    |ret_V_34_fu_1172_p2                    |     +    |      0|  0|  31|          24|          24|
    |ret_V_36_fu_1373_p2                    |     +    |      0|  0|  55|          48|          43|
    |ret_V_40_fu_1231_p2                    |     +    |      0|  0|  18|          48|          48|
    |ret_V_44_fu_1343_p2                    |     +    |      0|  0|  67|          60|          55|
    |ret_V_47_fu_619_p2                     |     +    |      0|  0|  18|          18|          11|
    |ret_V_48_fu_1358_p2                    |     +    |      0|  0|  61|          54|          49|
    |ret_V_9_fu_1019_p2                     |     +    |      0|  0|  23|          16|          16|
    |ret_V_fu_806_p2                        |     +    |      0|  0|  18|          13|           8|
    |grp_generic_sincos_12_6_s_fu_237_in_V  |     -    |      0|  0|  19|          12|          12|
    |r_V_20_fu_891_p2                       |     -    |      0|  0|  33|          26|          26|
    |r_V_25_fu_930_p2                       |     -    |      0|  0|  33|          26|          26|
    |r_V_52_fu_791_p2                       |     -    |      0|  0|  20|           1|          13|
    |r_V_53_fu_456_p2                       |     -    |      0|  0|  25|          18|          18|
    |r_V_54_fu_838_p2                       |     -    |      0|  0|  16|           1|           9|
    |r_V_56_fu_858_p2                       |     -    |      0|  0|  22|          15|          15|
    |r_V_58_fu_580_p2                       |     -    |      0|  0|  25|          18|          18|
    |r_V_59_fu_607_p2                       |     -    |      0|  0|  25|          18|          18|
    |ret_V_32_fu_779_p2                     |     -    |      0|  0|  18|          15|          15|
    |ret_V_35_fu_800_p2                     |     -    |      0|  0|  18|          13|          13|
    |ret_V_37_fu_644_p2                     |     -    |      0|  0|  20|          13|          13|
    |ret_V_38_fu_522_p2                     |     -    |      0|  0|  20|          13|          13|
    |sub_ln1192_fu_872_p2                   |     -    |      0|  0|  18|          24|          24|
    |sub_ln700_1_fu_1210_p2                 |     -    |      0|  0|  18|          48|          48|
    |sub_ln700_fu_1054_p2                   |     -    |      0|  0|  43|          36|          36|
    |sub_ln703_fu_508_p2                    |     -    |      0|  0|  18|          12|          12|
    |ap_block_pp0_stage0_01001              |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0       |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                          |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |     24|  0|1707|        1070|        1251|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  192|        384|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  195|        390|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |add_ln700_1_reg_1782              |   24|   0|   24|          0|
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |    1|   0|    1|          0|
    |lhs_V_3_reg_1656                  |   13|   0|   13|          0|
    |mul_ln1192_2_reg_1922             |   48|   0|   48|          0|
    |mul_ln1192_4_reg_1912             |   60|   0|   60|          0|
    |mul_ln1192_6_reg_1917             |   54|   0|   54|          0|
    |mul_ln1192_reg_1579               |   18|   0|   18|          0|
    |mul_ln700_2_reg_1787              |   48|   0|   48|          0|
    |mul_ln700_3_reg_1842              |   48|   0|   48|          0|
    |mul_ln728_reg_1741                |   18|   0|   18|          0|
    |outcos_V_10_reg_1718              |    8|   0|    8|          0|
    |outcos_V_2_reg_1708               |    8|   0|    8|          0|
    |outcos_V_4_reg_1724               |    8|   0|    8|          0|
    |outcos_V_9_reg_1703               |    8|   0|    8|          0|
    |outsin_V_10_reg_1713              |    8|   0|    8|          0|
    |outsin_V_1_reg_1817               |    8|   0|    8|          0|
    |outsin_V_2_reg_1822               |    8|   0|    8|          0|
    |outsin_V_5_reg_1832               |    8|   0|    8|          0|
    |outsin_V_6_reg_1877               |    8|   0|    8|          0|
    |outsin_V_9_reg_1807               |    8|   0|    8|          0|
    |outsin_V_reg_1696                 |    8|   0|    8|          0|
    |p_Val2_10_reg_1542                |   12|   0|   12|          0|
    |p_Val2_21_reg_1599                |   12|   0|   12|          0|
    |p_Val2_2_reg_1571                 |   12|   0|   12|          0|
    |p_Val2_3_reg_1558                 |   12|   0|   12|          0|
    |p_Val2_4_reg_1551                 |   12|   0|   12|          0|
    |r_V_12_reg_1827                   |   36|   0|   36|          0|
    |r_V_13_reg_1872                   |   44|   0|   44|          0|
    |r_V_14_reg_1907                   |   48|   0|   48|          0|
    |r_V_20_reg_1772                   |   26|   0|   26|          0|
    |r_V_24_reg_1730                   |   24|   0|   24|          0|
    |r_V_27_reg_1736                   |   28|   0|   28|          0|
    |r_V_29_reg_1792                   |   16|   0|   16|          0|
    |r_V_31_reg_1847                   |   40|   0|   40|          0|
    |r_V_33_reg_1852                   |   16|   0|   16|          0|
    |r_V_34_reg_1887                   |   52|   0|   52|          0|
    |r_V_36_reg_1892                   |   16|   0|   16|          0|
    |r_V_40_reg_1857                   |   34|   0|   34|          0|
    |r_V_42_reg_1862                   |   16|   0|   16|          0|
    |r_V_43_reg_1897                   |   50|   0|   50|          0|
    |r_V_47_reg_1902                   |   16|   0|   16|          0|
    |r_V_54_reg_1761                   |    9|   0|    9|          0|
    |r_V_55_reg_1766                   |   16|   0|   16|          0|
    |ret_V_11_reg_1777                 |   20|   0|   20|          0|
    |ret_V_18_reg_1746                 |    9|   0|    9|          0|
    |ret_V_22_reg_1646                 |   20|   0|   20|          0|
    |ret_V_25_reg_1802                 |    9|   0|    9|          0|
    |ret_V_30_reg_1812                 |   17|   0|   17|          0|
    |ret_V_32_reg_1751                 |   15|   0|   15|          0|
    |ret_V_32_reg_1751_pp0_iter10_reg  |   15|   0|   15|          0|
    |ret_V_37_reg_1691                 |   13|   0|   13|          0|
    |ret_V_37_reg_1691_pp0_iter9_reg   |   13|   0|   13|          0|
    |ret_V_41_reg_1797                 |   24|   0|   24|          0|
    |ret_V_8_reg_1756                  |   20|   0|   20|          0|
    |sext_ln1118_9_reg_1631            |   13|   0|   18|          5|
    |sext_ln728_reg_1621               |   18|   0|   18|          0|
    |shl_ln_reg_1661                   |   12|   0|   14|          2|
    |sub_ln700_reg_1837                |   36|   0|   36|          0|
    |trunc_ln708_10_reg_1681           |   12|   0|   12|          0|
    |trunc_ln708_11_reg_1932           |   12|   0|   12|          0|
    |trunc_ln708_1_reg_1867            |   12|   0|   12|          0|
    |trunc_ln708_4_reg_1671            |   12|   0|   12|          0|
    |trunc_ln708_5_reg_1882            |   12|   0|   12|          0|
    |trunc_ln708_6_reg_1641            |   12|   0|   12|          0|
    |trunc_ln708_7_reg_1676            |   12|   0|   12|          0|
    |trunc_ln708_8_reg_1927            |   12|   0|   12|          0|
    |trunc_ln708_9_reg_1611            |   12|   0|   12|          0|
    |trunc_ln708_s_reg_1651            |   12|   0|   12|          0|
    |trunc_ln_reg_1626                 |   12|   0|   12|          0|
    |x_V_ap_vld_preg                   |    1|   0|    1|          0|
    |x_V_preg                          |  192|   0|  192|          0|
    |lhs_V_3_reg_1656                  |   64|  32|   13|          0|
    |outcos_V_4_reg_1724               |   64|  32|    8|          0|
    |p_Val2_10_reg_1542                |   64|  32|   12|          0|
    |p_Val2_21_reg_1599                |   64|  32|   12|          0|
    |p_Val2_2_reg_1571                 |   64|  32|   12|          0|
    |p_Val2_3_reg_1558                 |   64|  32|   12|          0|
    |p_Val2_4_reg_1551                 |   64|  32|   12|          0|
    |sext_ln728_reg_1621               |   64|  32|   18|          0|
    |shl_ln_reg_1661                   |   64|  32|   14|          2|
    |trunc_ln708_1_reg_1867            |   64|  32|   12|          0|
    |trunc_ln708_5_reg_1882            |   64|  32|   12|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 2264| 352| 1704|          9|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  192|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |   12|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |   12|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |   12|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |   12|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |   12|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

