 
****************************************
Report : qor
Design : fpu
Version: L-2016.03-SP5-1
Date   : Mon Mar  6 10:26:13 2017
****************************************


  Timing Path Group 'gclk'
  -----------------------------------
  Levels of Logic:              94.00
  Critical Path Length:          5.85
  Critical Path Slack:           0.01
  Critical Path Clk Period:      6.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:       3567
  Hierarchical Port Count:      65908
  Leaf Cell Count:              41899
  Buf/Inv Cell Count:            8049
  Buf Cell Count:                2661
  Inv Cell Count:                5388
  CT Buf/Inv Cell Count:          249
  Combinational Cell Count:     34345
  Sequential Cell Count:         7554
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   353913.754231
  Noncombinational Area:
                        181087.948811
  Buf/Inv Area:          51723.879395
  Total Buffer Area:         21839.16
  Total Inverter Area:       29884.72
  Macro/Black Box Area:      0.000000
  Net Area:              72391.518649
  Net XLength        :      815165.25
  Net YLength        :      992780.56
  -----------------------------------
  Cell Area:            535001.703042
  Design Area:          607393.221691
  Net Length        :      1807945.75


  Design Rules
  -----------------------------------
  Total Number of Nets:         47014
  Nets With Violations:            18
  Max Trans Violations:             1
  Max Cap Violations:              18
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   25.95
  Logic Optimization:                 46.52
  Mapping Optimization:              132.67
  -----------------------------------------
  Overall Compile Time:              237.94
  Overall Compile Wall Clock Time:   240.53

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
