#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000024d02426cf0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000024d0246aa70_0 .net "PC", 31 0, v0000024d02464d60_0;  1 drivers
v0000024d0246ab10_0 .var "clk", 0 0;
v0000024d0246b3d0_0 .net "clkout", 0 0, L_0000024d0246ca20;  1 drivers
v0000024d0246b5b0_0 .net "cycles_consumed", 31 0, v0000024d0246b290_0;  1 drivers
v0000024d0246ac50_0 .var "rst", 0 0;
S_0000024d02427010 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000024d02426cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000024d0243f3d0 .param/l "RType" 0 4 2, C4<000000>;
P_0000024d0243f408 .param/l "add" 0 4 5, C4<100000>;
P_0000024d0243f440 .param/l "addi" 0 4 8, C4<001000>;
P_0000024d0243f478 .param/l "addu" 0 4 5, C4<100001>;
P_0000024d0243f4b0 .param/l "and_" 0 4 5, C4<100100>;
P_0000024d0243f4e8 .param/l "andi" 0 4 8, C4<001100>;
P_0000024d0243f520 .param/l "beq" 0 4 10, C4<000100>;
P_0000024d0243f558 .param/l "bne" 0 4 10, C4<000101>;
P_0000024d0243f590 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000024d0243f5c8 .param/l "j" 0 4 12, C4<000010>;
P_0000024d0243f600 .param/l "jal" 0 4 12, C4<000011>;
P_0000024d0243f638 .param/l "jr" 0 4 6, C4<001000>;
P_0000024d0243f670 .param/l "lw" 0 4 8, C4<100011>;
P_0000024d0243f6a8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000024d0243f6e0 .param/l "or_" 0 4 5, C4<100101>;
P_0000024d0243f718 .param/l "ori" 0 4 8, C4<001101>;
P_0000024d0243f750 .param/l "sgt" 0 4 6, C4<101011>;
P_0000024d0243f788 .param/l "sll" 0 4 6, C4<000000>;
P_0000024d0243f7c0 .param/l "slt" 0 4 5, C4<101010>;
P_0000024d0243f7f8 .param/l "slti" 0 4 8, C4<101010>;
P_0000024d0243f830 .param/l "srl" 0 4 6, C4<000010>;
P_0000024d0243f868 .param/l "sub" 0 4 5, C4<100010>;
P_0000024d0243f8a0 .param/l "subu" 0 4 5, C4<100011>;
P_0000024d0243f8d8 .param/l "sw" 0 4 8, C4<101011>;
P_0000024d0243f910 .param/l "xor_" 0 4 5, C4<100110>;
P_0000024d0243f948 .param/l "xori" 0 4 8, C4<001110>;
L_0000024d0246c5c0 .functor NOT 1, v0000024d0246ac50_0, C4<0>, C4<0>, C4<0>;
L_0000024d0246c710 .functor NOT 1, v0000024d0246ac50_0, C4<0>, C4<0>, C4<0>;
L_0000024d0246c9b0 .functor NOT 1, v0000024d0246ac50_0, C4<0>, C4<0>, C4<0>;
L_0000024d0246c320 .functor NOT 1, v0000024d0246ac50_0, C4<0>, C4<0>, C4<0>;
L_0000024d0246c240 .functor NOT 1, v0000024d0246ac50_0, C4<0>, C4<0>, C4<0>;
L_0000024d0246c8d0 .functor NOT 1, v0000024d0246ac50_0, C4<0>, C4<0>, C4<0>;
L_0000024d0246c940 .functor NOT 1, v0000024d0246ac50_0, C4<0>, C4<0>, C4<0>;
L_0000024d0246cbe0 .functor NOT 1, v0000024d0246ac50_0, C4<0>, C4<0>, C4<0>;
L_0000024d0246ca20 .functor OR 1, v0000024d0246ab10_0, v0000024d02432ef0_0, C4<0>, C4<0>;
L_0000024d0246ca90 .functor OR 1, L_0000024d024eed40, L_0000024d024ef7e0, C4<0>, C4<0>;
L_0000024d0246c080 .functor AND 1, L_0000024d024ee840, L_0000024d024ef600, C4<1>, C4<1>;
L_0000024d0246c2b0 .functor NOT 1, v0000024d0246ac50_0, C4<0>, C4<0>, C4<0>;
L_0000024d0246ce10 .functor OR 1, L_0000024d024efa60, L_0000024d024ef420, C4<0>, C4<0>;
L_0000024d0246cb00 .functor OR 1, L_0000024d0246ce10, L_0000024d024eefc0, C4<0>, C4<0>;
L_0000024d0246ce80 .functor OR 1, L_0000024d024eeac0, L_0000024d02501a80, C4<0>, C4<0>;
L_0000024d0246cf60 .functor AND 1, L_0000024d024eea20, L_0000024d0246ce80, C4<1>, C4<1>;
L_0000024d0246c1d0 .functor OR 1, L_0000024d025014e0, L_0000024d02500ae0, C4<0>, C4<0>;
L_0000024d0246c7f0 .functor AND 1, L_0000024d02500a40, L_0000024d0246c1d0, C4<1>, C4<1>;
L_0000024d0246c630 .functor NOT 1, L_0000024d0246ca20, C4<0>, C4<0>, C4<0>;
v0000024d02465080_0 .net "ALUOp", 3 0, v0000024d024337b0_0;  1 drivers
v0000024d02465120_0 .net "ALUResult", 31 0, v0000024d024656c0_0;  1 drivers
v0000024d024651c0_0 .net "ALUSrc", 0 0, v0000024d024338f0_0;  1 drivers
v0000024d02466550_0 .net "ALUin2", 31 0, L_0000024d02501260;  1 drivers
v0000024d02466eb0_0 .net "MemReadEn", 0 0, v0000024d02433990_0;  1 drivers
v0000024d02467bd0_0 .net "MemWriteEn", 0 0, v0000024d02434430_0;  1 drivers
v0000024d02467310_0 .net "MemtoReg", 0 0, v0000024d02432e50_0;  1 drivers
v0000024d024662d0_0 .net "PC", 31 0, v0000024d02464d60_0;  alias, 1 drivers
v0000024d02466e10_0 .net "PCPlus1", 31 0, L_0000024d024ef380;  1 drivers
v0000024d02466ff0_0 .net "PCsrc", 0 0, v0000024d02465620_0;  1 drivers
v0000024d02467450_0 .net "RegDst", 0 0, v0000024d02432c70_0;  1 drivers
v0000024d024676d0_0 .net "RegWriteEn", 0 0, v0000024d02432d10_0;  1 drivers
v0000024d02466d70_0 .net "WriteRegister", 4 0, L_0000024d024ef9c0;  1 drivers
v0000024d02467590_0 .net *"_ivl_0", 0 0, L_0000024d0246c5c0;  1 drivers
L_0000024d024a1ec0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024d02466190_0 .net/2u *"_ivl_10", 4 0, L_0000024d024a1ec0;  1 drivers
L_0000024d024a22b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d02466050_0 .net *"_ivl_101", 15 0, L_0000024d024a22b0;  1 drivers
v0000024d02466f50_0 .net *"_ivl_102", 31 0, L_0000024d024efc40;  1 drivers
L_0000024d024a22f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d02466870_0 .net *"_ivl_105", 25 0, L_0000024d024a22f8;  1 drivers
L_0000024d024a2340 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d02467c70_0 .net/2u *"_ivl_106", 31 0, L_0000024d024a2340;  1 drivers
v0000024d024678b0_0 .net *"_ivl_108", 0 0, L_0000024d024ee840;  1 drivers
L_0000024d024a2388 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000024d024660f0_0 .net/2u *"_ivl_110", 5 0, L_0000024d024a2388;  1 drivers
v0000024d02467090_0 .net *"_ivl_112", 0 0, L_0000024d024ef600;  1 drivers
v0000024d02467d10_0 .net *"_ivl_115", 0 0, L_0000024d0246c080;  1 drivers
v0000024d02467b30_0 .net *"_ivl_116", 47 0, L_0000024d024ef560;  1 drivers
L_0000024d024a23d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d024667d0_0 .net *"_ivl_119", 15 0, L_0000024d024a23d0;  1 drivers
L_0000024d024a1f08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000024d02467270_0 .net/2u *"_ivl_12", 5 0, L_0000024d024a1f08;  1 drivers
v0000024d02466370_0 .net *"_ivl_120", 47 0, L_0000024d024ef060;  1 drivers
L_0000024d024a2418 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d024673b0_0 .net *"_ivl_123", 15 0, L_0000024d024a2418;  1 drivers
v0000024d02466af0_0 .net *"_ivl_125", 0 0, L_0000024d024ef740;  1 drivers
v0000024d02466910_0 .net *"_ivl_126", 31 0, L_0000024d024efb00;  1 drivers
v0000024d02467130_0 .net *"_ivl_128", 47 0, L_0000024d024edee0;  1 drivers
v0000024d024674f0_0 .net *"_ivl_130", 47 0, L_0000024d024efd80;  1 drivers
v0000024d024671d0_0 .net *"_ivl_132", 47 0, L_0000024d024eeb60;  1 drivers
v0000024d02467630_0 .net *"_ivl_134", 47 0, L_0000024d024ef1a0;  1 drivers
v0000024d02466410_0 .net *"_ivl_14", 0 0, L_0000024d0246b970;  1 drivers
v0000024d02467770_0 .net *"_ivl_140", 0 0, L_0000024d0246c2b0;  1 drivers
L_0000024d024a24a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d024669b0_0 .net/2u *"_ivl_142", 31 0, L_0000024d024a24a8;  1 drivers
L_0000024d024a2580 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000024d02467810_0 .net/2u *"_ivl_146", 5 0, L_0000024d024a2580;  1 drivers
v0000024d02466a50_0 .net *"_ivl_148", 0 0, L_0000024d024efa60;  1 drivers
L_0000024d024a25c8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000024d02467950_0 .net/2u *"_ivl_150", 5 0, L_0000024d024a25c8;  1 drivers
v0000024d024665f0_0 .net *"_ivl_152", 0 0, L_0000024d024ef420;  1 drivers
v0000024d02466690_0 .net *"_ivl_155", 0 0, L_0000024d0246ce10;  1 drivers
L_0000024d024a2610 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000024d024679f0_0 .net/2u *"_ivl_156", 5 0, L_0000024d024a2610;  1 drivers
v0000024d02467a90_0 .net *"_ivl_158", 0 0, L_0000024d024eefc0;  1 drivers
L_0000024d024a1f50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000024d02466730_0 .net/2u *"_ivl_16", 4 0, L_0000024d024a1f50;  1 drivers
v0000024d02466b90_0 .net *"_ivl_161", 0 0, L_0000024d0246cb00;  1 drivers
L_0000024d024a2658 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d02467db0_0 .net/2u *"_ivl_162", 15 0, L_0000024d024a2658;  1 drivers
v0000024d02467e50_0 .net *"_ivl_164", 31 0, L_0000024d024ef2e0;  1 drivers
v0000024d02467ef0_0 .net *"_ivl_167", 0 0, L_0000024d024ee520;  1 drivers
v0000024d02466230_0 .net *"_ivl_168", 15 0, L_0000024d024efce0;  1 drivers
v0000024d02466c30_0 .net *"_ivl_170", 31 0, L_0000024d024ee2a0;  1 drivers
v0000024d024664b0_0 .net *"_ivl_174", 31 0, L_0000024d024ee700;  1 drivers
L_0000024d024a26a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d02466cd0_0 .net *"_ivl_177", 25 0, L_0000024d024a26a0;  1 drivers
L_0000024d024a26e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d02468560_0 .net/2u *"_ivl_178", 31 0, L_0000024d024a26e8;  1 drivers
v0000024d024684c0_0 .net *"_ivl_180", 0 0, L_0000024d024eea20;  1 drivers
L_0000024d024a2730 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000024d02468c40_0 .net/2u *"_ivl_182", 5 0, L_0000024d024a2730;  1 drivers
v0000024d02468420_0 .net *"_ivl_184", 0 0, L_0000024d024eeac0;  1 drivers
L_0000024d024a2778 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000024d02469140_0 .net/2u *"_ivl_186", 5 0, L_0000024d024a2778;  1 drivers
v0000024d024696e0_0 .net *"_ivl_188", 0 0, L_0000024d02501a80;  1 drivers
v0000024d02468ec0_0 .net *"_ivl_19", 4 0, L_0000024d0246bb50;  1 drivers
v0000024d02468880_0 .net *"_ivl_191", 0 0, L_0000024d0246ce80;  1 drivers
v0000024d02469280_0 .net *"_ivl_193", 0 0, L_0000024d0246cf60;  1 drivers
L_0000024d024a27c0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000024d024686a0_0 .net/2u *"_ivl_194", 5 0, L_0000024d024a27c0;  1 drivers
v0000024d02468600_0 .net *"_ivl_196", 0 0, L_0000024d02501b20;  1 drivers
L_0000024d024a2808 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000024d02469780_0 .net/2u *"_ivl_198", 31 0, L_0000024d024a2808;  1 drivers
L_0000024d024a1e78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000024d02468740_0 .net/2u *"_ivl_2", 5 0, L_0000024d024a1e78;  1 drivers
v0000024d024687e0_0 .net *"_ivl_20", 4 0, L_0000024d0246bd30;  1 drivers
v0000024d02468100_0 .net *"_ivl_200", 31 0, L_0000024d025013a0;  1 drivers
v0000024d02469500_0 .net *"_ivl_204", 31 0, L_0000024d02500040;  1 drivers
L_0000024d024a2850 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d02469460_0 .net *"_ivl_207", 25 0, L_0000024d024a2850;  1 drivers
L_0000024d024a2898 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d02468f60_0 .net/2u *"_ivl_208", 31 0, L_0000024d024a2898;  1 drivers
v0000024d02468920_0 .net *"_ivl_210", 0 0, L_0000024d02500a40;  1 drivers
L_0000024d024a28e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000024d02469820_0 .net/2u *"_ivl_212", 5 0, L_0000024d024a28e0;  1 drivers
v0000024d024689c0_0 .net *"_ivl_214", 0 0, L_0000024d025014e0;  1 drivers
L_0000024d024a2928 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000024d024698c0_0 .net/2u *"_ivl_216", 5 0, L_0000024d024a2928;  1 drivers
v0000024d02469320_0 .net *"_ivl_218", 0 0, L_0000024d02500ae0;  1 drivers
v0000024d024695a0_0 .net *"_ivl_221", 0 0, L_0000024d0246c1d0;  1 drivers
v0000024d02468a60_0 .net *"_ivl_223", 0 0, L_0000024d0246c7f0;  1 drivers
L_0000024d024a2970 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000024d02468060_0 .net/2u *"_ivl_224", 5 0, L_0000024d024a2970;  1 drivers
v0000024d024690a0_0 .net *"_ivl_226", 0 0, L_0000024d02500540;  1 drivers
v0000024d02469640_0 .net *"_ivl_228", 31 0, L_0000024d02500400;  1 drivers
v0000024d02468b00_0 .net *"_ivl_24", 0 0, L_0000024d0246c9b0;  1 drivers
L_0000024d024a1f98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024d02469960_0 .net/2u *"_ivl_26", 4 0, L_0000024d024a1f98;  1 drivers
v0000024d02469aa0_0 .net *"_ivl_29", 4 0, L_0000024d0246a430;  1 drivers
v0000024d02469a00_0 .net *"_ivl_32", 0 0, L_0000024d0246c320;  1 drivers
L_0000024d024a1fe0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024d02469000_0 .net/2u *"_ivl_34", 4 0, L_0000024d024a1fe0;  1 drivers
v0000024d02468ba0_0 .net *"_ivl_37", 4 0, L_0000024d0246bf10;  1 drivers
v0000024d02469b40_0 .net *"_ivl_40", 0 0, L_0000024d0246c240;  1 drivers
L_0000024d024a2028 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d02469e60_0 .net/2u *"_ivl_42", 15 0, L_0000024d024a2028;  1 drivers
v0000024d02469d20_0 .net *"_ivl_45", 15 0, L_0000024d024ef920;  1 drivers
v0000024d02468ce0_0 .net *"_ivl_48", 0 0, L_0000024d0246c8d0;  1 drivers
v0000024d02469be0_0 .net *"_ivl_5", 5 0, L_0000024d0246b650;  1 drivers
L_0000024d024a2070 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d02469c80_0 .net/2u *"_ivl_50", 36 0, L_0000024d024a2070;  1 drivers
L_0000024d024a20b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d02469dc0_0 .net/2u *"_ivl_52", 31 0, L_0000024d024a20b8;  1 drivers
v0000024d024681a0_0 .net *"_ivl_55", 4 0, L_0000024d024ee3e0;  1 drivers
v0000024d02468d80_0 .net *"_ivl_56", 36 0, L_0000024d024ee340;  1 drivers
v0000024d02468e20_0 .net *"_ivl_58", 36 0, L_0000024d024ee0c0;  1 drivers
v0000024d02469f00_0 .net *"_ivl_62", 0 0, L_0000024d0246c940;  1 drivers
L_0000024d024a2100 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000024d024691e0_0 .net/2u *"_ivl_64", 5 0, L_0000024d024a2100;  1 drivers
v0000024d024693c0_0 .net *"_ivl_67", 5 0, L_0000024d024ee480;  1 drivers
v0000024d02468240_0 .net *"_ivl_70", 0 0, L_0000024d0246cbe0;  1 drivers
L_0000024d024a2148 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d024682e0_0 .net/2u *"_ivl_72", 57 0, L_0000024d024a2148;  1 drivers
L_0000024d024a2190 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d02468380_0 .net/2u *"_ivl_74", 31 0, L_0000024d024a2190;  1 drivers
v0000024d0246a7f0_0 .net *"_ivl_77", 25 0, L_0000024d024ef6a0;  1 drivers
v0000024d0246abb0_0 .net *"_ivl_78", 57 0, L_0000024d024eede0;  1 drivers
v0000024d0246ba10_0 .net *"_ivl_8", 0 0, L_0000024d0246c710;  1 drivers
v0000024d0246a9d0_0 .net *"_ivl_80", 57 0, L_0000024d024efba0;  1 drivers
L_0000024d024a21d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000024d0246a4d0_0 .net/2u *"_ivl_84", 31 0, L_0000024d024a21d8;  1 drivers
L_0000024d024a2220 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000024d0246b010_0 .net/2u *"_ivl_88", 5 0, L_0000024d024a2220;  1 drivers
v0000024d0246a750_0 .net *"_ivl_90", 0 0, L_0000024d024eed40;  1 drivers
L_0000024d024a2268 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000024d0246b0b0_0 .net/2u *"_ivl_92", 5 0, L_0000024d024a2268;  1 drivers
v0000024d0246aed0_0 .net *"_ivl_94", 0 0, L_0000024d024ef7e0;  1 drivers
v0000024d0246a570_0 .net *"_ivl_97", 0 0, L_0000024d0246ca90;  1 drivers
v0000024d0246ae30_0 .net *"_ivl_98", 47 0, L_0000024d024ee7a0;  1 drivers
v0000024d0246a2f0_0 .net "adderResult", 31 0, L_0000024d024edf80;  1 drivers
v0000024d0246af70_0 .net "address", 31 0, L_0000024d024ef100;  1 drivers
v0000024d0246bbf0_0 .net "clk", 0 0, L_0000024d0246ca20;  alias, 1 drivers
v0000024d0246b290_0 .var "cycles_consumed", 31 0;
v0000024d0246b6f0_0 .net "extImm", 31 0, L_0000024d024eec00;  1 drivers
v0000024d0246a610_0 .net "funct", 5 0, L_0000024d024ee660;  1 drivers
v0000024d0246b470_0 .net "hlt", 0 0, v0000024d02432ef0_0;  1 drivers
v0000024d0246a1b0_0 .net "imm", 15 0, L_0000024d024ef240;  1 drivers
v0000024d0246a070_0 .net "immediate", 31 0, L_0000024d02501580;  1 drivers
v0000024d0246ad90_0 .net "input_clk", 0 0, v0000024d0246ab10_0;  1 drivers
v0000024d0246a930_0 .net "instruction", 31 0, L_0000024d024ee020;  1 drivers
v0000024d0246b330_0 .net "memoryReadData", 31 0, v0000024d02464ae0_0;  1 drivers
v0000024d0246b150_0 .net "nextPC", 31 0, L_0000024d024eef20;  1 drivers
v0000024d0246b790_0 .net "opcode", 5 0, L_0000024d0246acf0;  1 drivers
v0000024d0246bc90_0 .net "rd", 4 0, L_0000024d0246a390;  1 drivers
v0000024d0246bab0_0 .net "readData1", 31 0, L_0000024d0246ccc0;  1 drivers
v0000024d0246be70_0 .net "readData1_w", 31 0, L_0000024d02501080;  1 drivers
v0000024d0246b830_0 .net "readData2", 31 0, L_0000024d0246cb70;  1 drivers
v0000024d0246b1f0_0 .net "rs", 4 0, L_0000024d0246bdd0;  1 drivers
v0000024d0246a250_0 .net "rst", 0 0, v0000024d0246ac50_0;  1 drivers
v0000024d0246b510_0 .net "rt", 4 0, L_0000024d024ee5c0;  1 drivers
v0000024d0246a110_0 .net "shamt", 31 0, L_0000024d024eeca0;  1 drivers
v0000024d0246b8d0_0 .net "wire_instruction", 31 0, L_0000024d0246c550;  1 drivers
v0000024d0246a890_0 .net "writeData", 31 0, L_0000024d02500c20;  1 drivers
v0000024d0246a6b0_0 .net "zero", 0 0, L_0000024d02500b80;  1 drivers
L_0000024d0246b650 .part L_0000024d024ee020, 26, 6;
L_0000024d0246acf0 .functor MUXZ 6, L_0000024d0246b650, L_0000024d024a1e78, L_0000024d0246c5c0, C4<>;
L_0000024d0246b970 .cmp/eq 6, L_0000024d0246acf0, L_0000024d024a1f08;
L_0000024d0246bb50 .part L_0000024d024ee020, 11, 5;
L_0000024d0246bd30 .functor MUXZ 5, L_0000024d0246bb50, L_0000024d024a1f50, L_0000024d0246b970, C4<>;
L_0000024d0246a390 .functor MUXZ 5, L_0000024d0246bd30, L_0000024d024a1ec0, L_0000024d0246c710, C4<>;
L_0000024d0246a430 .part L_0000024d024ee020, 21, 5;
L_0000024d0246bdd0 .functor MUXZ 5, L_0000024d0246a430, L_0000024d024a1f98, L_0000024d0246c9b0, C4<>;
L_0000024d0246bf10 .part L_0000024d024ee020, 16, 5;
L_0000024d024ee5c0 .functor MUXZ 5, L_0000024d0246bf10, L_0000024d024a1fe0, L_0000024d0246c320, C4<>;
L_0000024d024ef920 .part L_0000024d024ee020, 0, 16;
L_0000024d024ef240 .functor MUXZ 16, L_0000024d024ef920, L_0000024d024a2028, L_0000024d0246c240, C4<>;
L_0000024d024ee3e0 .part L_0000024d024ee020, 6, 5;
L_0000024d024ee340 .concat [ 5 32 0 0], L_0000024d024ee3e0, L_0000024d024a20b8;
L_0000024d024ee0c0 .functor MUXZ 37, L_0000024d024ee340, L_0000024d024a2070, L_0000024d0246c8d0, C4<>;
L_0000024d024eeca0 .part L_0000024d024ee0c0, 0, 32;
L_0000024d024ee480 .part L_0000024d024ee020, 0, 6;
L_0000024d024ee660 .functor MUXZ 6, L_0000024d024ee480, L_0000024d024a2100, L_0000024d0246c940, C4<>;
L_0000024d024ef6a0 .part L_0000024d024ee020, 0, 26;
L_0000024d024eede0 .concat [ 26 32 0 0], L_0000024d024ef6a0, L_0000024d024a2190;
L_0000024d024efba0 .functor MUXZ 58, L_0000024d024eede0, L_0000024d024a2148, L_0000024d0246cbe0, C4<>;
L_0000024d024ef100 .part L_0000024d024efba0, 0, 32;
L_0000024d024ef380 .arith/sum 32, v0000024d02464d60_0, L_0000024d024a21d8;
L_0000024d024eed40 .cmp/eq 6, L_0000024d0246acf0, L_0000024d024a2220;
L_0000024d024ef7e0 .cmp/eq 6, L_0000024d0246acf0, L_0000024d024a2268;
L_0000024d024ee7a0 .concat [ 32 16 0 0], L_0000024d024ef100, L_0000024d024a22b0;
L_0000024d024efc40 .concat [ 6 26 0 0], L_0000024d0246acf0, L_0000024d024a22f8;
L_0000024d024ee840 .cmp/eq 32, L_0000024d024efc40, L_0000024d024a2340;
L_0000024d024ef600 .cmp/eq 6, L_0000024d024ee660, L_0000024d024a2388;
L_0000024d024ef560 .concat [ 32 16 0 0], L_0000024d0246ccc0, L_0000024d024a23d0;
L_0000024d024ef060 .concat [ 32 16 0 0], v0000024d02464d60_0, L_0000024d024a2418;
L_0000024d024ef740 .part L_0000024d024ef240, 15, 1;
LS_0000024d024efb00_0_0 .concat [ 1 1 1 1], L_0000024d024ef740, L_0000024d024ef740, L_0000024d024ef740, L_0000024d024ef740;
LS_0000024d024efb00_0_4 .concat [ 1 1 1 1], L_0000024d024ef740, L_0000024d024ef740, L_0000024d024ef740, L_0000024d024ef740;
LS_0000024d024efb00_0_8 .concat [ 1 1 1 1], L_0000024d024ef740, L_0000024d024ef740, L_0000024d024ef740, L_0000024d024ef740;
LS_0000024d024efb00_0_12 .concat [ 1 1 1 1], L_0000024d024ef740, L_0000024d024ef740, L_0000024d024ef740, L_0000024d024ef740;
LS_0000024d024efb00_0_16 .concat [ 1 1 1 1], L_0000024d024ef740, L_0000024d024ef740, L_0000024d024ef740, L_0000024d024ef740;
LS_0000024d024efb00_0_20 .concat [ 1 1 1 1], L_0000024d024ef740, L_0000024d024ef740, L_0000024d024ef740, L_0000024d024ef740;
LS_0000024d024efb00_0_24 .concat [ 1 1 1 1], L_0000024d024ef740, L_0000024d024ef740, L_0000024d024ef740, L_0000024d024ef740;
LS_0000024d024efb00_0_28 .concat [ 1 1 1 1], L_0000024d024ef740, L_0000024d024ef740, L_0000024d024ef740, L_0000024d024ef740;
LS_0000024d024efb00_1_0 .concat [ 4 4 4 4], LS_0000024d024efb00_0_0, LS_0000024d024efb00_0_4, LS_0000024d024efb00_0_8, LS_0000024d024efb00_0_12;
LS_0000024d024efb00_1_4 .concat [ 4 4 4 4], LS_0000024d024efb00_0_16, LS_0000024d024efb00_0_20, LS_0000024d024efb00_0_24, LS_0000024d024efb00_0_28;
L_0000024d024efb00 .concat [ 16 16 0 0], LS_0000024d024efb00_1_0, LS_0000024d024efb00_1_4;
L_0000024d024edee0 .concat [ 16 32 0 0], L_0000024d024ef240, L_0000024d024efb00;
L_0000024d024efd80 .arith/sum 48, L_0000024d024ef060, L_0000024d024edee0;
L_0000024d024eeb60 .functor MUXZ 48, L_0000024d024efd80, L_0000024d024ef560, L_0000024d0246c080, C4<>;
L_0000024d024ef1a0 .functor MUXZ 48, L_0000024d024eeb60, L_0000024d024ee7a0, L_0000024d0246ca90, C4<>;
L_0000024d024edf80 .part L_0000024d024ef1a0, 0, 32;
L_0000024d024eef20 .functor MUXZ 32, L_0000024d024ef380, L_0000024d024edf80, v0000024d02465620_0, C4<>;
L_0000024d024ee020 .functor MUXZ 32, L_0000024d0246c550, L_0000024d024a24a8, L_0000024d0246c2b0, C4<>;
L_0000024d024efa60 .cmp/eq 6, L_0000024d0246acf0, L_0000024d024a2580;
L_0000024d024ef420 .cmp/eq 6, L_0000024d0246acf0, L_0000024d024a25c8;
L_0000024d024eefc0 .cmp/eq 6, L_0000024d0246acf0, L_0000024d024a2610;
L_0000024d024ef2e0 .concat [ 16 16 0 0], L_0000024d024ef240, L_0000024d024a2658;
L_0000024d024ee520 .part L_0000024d024ef240, 15, 1;
LS_0000024d024efce0_0_0 .concat [ 1 1 1 1], L_0000024d024ee520, L_0000024d024ee520, L_0000024d024ee520, L_0000024d024ee520;
LS_0000024d024efce0_0_4 .concat [ 1 1 1 1], L_0000024d024ee520, L_0000024d024ee520, L_0000024d024ee520, L_0000024d024ee520;
LS_0000024d024efce0_0_8 .concat [ 1 1 1 1], L_0000024d024ee520, L_0000024d024ee520, L_0000024d024ee520, L_0000024d024ee520;
LS_0000024d024efce0_0_12 .concat [ 1 1 1 1], L_0000024d024ee520, L_0000024d024ee520, L_0000024d024ee520, L_0000024d024ee520;
L_0000024d024efce0 .concat [ 4 4 4 4], LS_0000024d024efce0_0_0, LS_0000024d024efce0_0_4, LS_0000024d024efce0_0_8, LS_0000024d024efce0_0_12;
L_0000024d024ee2a0 .concat [ 16 16 0 0], L_0000024d024ef240, L_0000024d024efce0;
L_0000024d024eec00 .functor MUXZ 32, L_0000024d024ee2a0, L_0000024d024ef2e0, L_0000024d0246cb00, C4<>;
L_0000024d024ee700 .concat [ 6 26 0 0], L_0000024d0246acf0, L_0000024d024a26a0;
L_0000024d024eea20 .cmp/eq 32, L_0000024d024ee700, L_0000024d024a26e8;
L_0000024d024eeac0 .cmp/eq 6, L_0000024d024ee660, L_0000024d024a2730;
L_0000024d02501a80 .cmp/eq 6, L_0000024d024ee660, L_0000024d024a2778;
L_0000024d02501b20 .cmp/eq 6, L_0000024d0246acf0, L_0000024d024a27c0;
L_0000024d025013a0 .functor MUXZ 32, L_0000024d024eec00, L_0000024d024a2808, L_0000024d02501b20, C4<>;
L_0000024d02501580 .functor MUXZ 32, L_0000024d025013a0, L_0000024d024eeca0, L_0000024d0246cf60, C4<>;
L_0000024d02500040 .concat [ 6 26 0 0], L_0000024d0246acf0, L_0000024d024a2850;
L_0000024d02500a40 .cmp/eq 32, L_0000024d02500040, L_0000024d024a2898;
L_0000024d025014e0 .cmp/eq 6, L_0000024d024ee660, L_0000024d024a28e0;
L_0000024d02500ae0 .cmp/eq 6, L_0000024d024ee660, L_0000024d024a2928;
L_0000024d02500540 .cmp/eq 6, L_0000024d0246acf0, L_0000024d024a2970;
L_0000024d02500400 .functor MUXZ 32, L_0000024d0246ccc0, v0000024d02464d60_0, L_0000024d02500540, C4<>;
L_0000024d02501080 .functor MUXZ 32, L_0000024d02500400, L_0000024d0246cb70, L_0000024d0246c7f0, C4<>;
S_0000024d024271a0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000024d02427010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000024d0242c150 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000024d0246cd30 .functor NOT 1, v0000024d024338f0_0, C4<0>, C4<0>, C4<0>;
v0000024d02433b70_0 .net *"_ivl_0", 0 0, L_0000024d0246cd30;  1 drivers
v0000024d024332b0_0 .net "in1", 31 0, L_0000024d0246cb70;  alias, 1 drivers
v0000024d02433670_0 .net "in2", 31 0, L_0000024d02501580;  alias, 1 drivers
v0000024d02433710_0 .net "out", 31 0, L_0000024d02501260;  alias, 1 drivers
v0000024d024341b0_0 .net "s", 0 0, v0000024d024338f0_0;  alias, 1 drivers
L_0000024d02501260 .functor MUXZ 32, L_0000024d02501580, L_0000024d0246cb70, L_0000024d0246cd30, C4<>;
S_0000024d023669c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000024d02427010;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000024d02461a20 .param/l "RType" 0 4 2, C4<000000>;
P_0000024d02461a58 .param/l "add" 0 4 5, C4<100000>;
P_0000024d02461a90 .param/l "addi" 0 4 8, C4<001000>;
P_0000024d02461ac8 .param/l "addu" 0 4 5, C4<100001>;
P_0000024d02461b00 .param/l "and_" 0 4 5, C4<100100>;
P_0000024d02461b38 .param/l "andi" 0 4 8, C4<001100>;
P_0000024d02461b70 .param/l "beq" 0 4 10, C4<000100>;
P_0000024d02461ba8 .param/l "bne" 0 4 10, C4<000101>;
P_0000024d02461be0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000024d02461c18 .param/l "j" 0 4 12, C4<000010>;
P_0000024d02461c50 .param/l "jal" 0 4 12, C4<000011>;
P_0000024d02461c88 .param/l "jr" 0 4 6, C4<001000>;
P_0000024d02461cc0 .param/l "lw" 0 4 8, C4<100011>;
P_0000024d02461cf8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000024d02461d30 .param/l "or_" 0 4 5, C4<100101>;
P_0000024d02461d68 .param/l "ori" 0 4 8, C4<001101>;
P_0000024d02461da0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000024d02461dd8 .param/l "sll" 0 4 6, C4<000000>;
P_0000024d02461e10 .param/l "slt" 0 4 5, C4<101010>;
P_0000024d02461e48 .param/l "slti" 0 4 8, C4<101010>;
P_0000024d02461e80 .param/l "srl" 0 4 6, C4<000010>;
P_0000024d02461eb8 .param/l "sub" 0 4 5, C4<100010>;
P_0000024d02461ef0 .param/l "subu" 0 4 5, C4<100011>;
P_0000024d02461f28 .param/l "sw" 0 4 8, C4<101011>;
P_0000024d02461f60 .param/l "xor_" 0 4 5, C4<100110>;
P_0000024d02461f98 .param/l "xori" 0 4 8, C4<001110>;
v0000024d024337b0_0 .var "ALUOp", 3 0;
v0000024d024338f0_0 .var "ALUSrc", 0 0;
v0000024d02433990_0 .var "MemReadEn", 0 0;
v0000024d02434430_0 .var "MemWriteEn", 0 0;
v0000024d02432e50_0 .var "MemtoReg", 0 0;
v0000024d02432c70_0 .var "RegDst", 0 0;
v0000024d02432d10_0 .var "RegWriteEn", 0 0;
v0000024d02432db0_0 .net "funct", 5 0, L_0000024d024ee660;  alias, 1 drivers
v0000024d02432ef0_0 .var "hlt", 0 0;
v0000024d02434390_0 .net "opcode", 5 0, L_0000024d0246acf0;  alias, 1 drivers
v0000024d024326d0_0 .net "rst", 0 0, v0000024d0246ac50_0;  alias, 1 drivers
E_0000024d0242c710 .event anyedge, v0000024d024326d0_0, v0000024d02434390_0, v0000024d02432db0_0;
S_0000024d02366c10 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000024d02427010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000024d0242c4d0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000024d0246c550 .functor BUFZ 32, L_0000024d024ef880, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024d02432770_0 .net "Data_Out", 31 0, L_0000024d0246c550;  alias, 1 drivers
v0000024d02432810 .array "InstMem", 0 1023, 31 0;
v0000024d024328b0_0 .net *"_ivl_0", 31 0, L_0000024d024ef880;  1 drivers
v0000024d02432950_0 .net *"_ivl_3", 9 0, L_0000024d024ee8e0;  1 drivers
v0000024d02432a90_0 .net *"_ivl_4", 11 0, L_0000024d024ee160;  1 drivers
L_0000024d024a2460 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024d02432f90_0 .net *"_ivl_7", 1 0, L_0000024d024a2460;  1 drivers
v0000024d02432b30_0 .net "addr", 31 0, v0000024d02464d60_0;  alias, 1 drivers
v0000024d02433030_0 .var/i "i", 31 0;
L_0000024d024ef880 .array/port v0000024d02432810, L_0000024d024ee160;
L_0000024d024ee8e0 .part v0000024d02464d60_0, 0, 10;
L_0000024d024ee160 .concat [ 10 2 0 0], L_0000024d024ee8e0, L_0000024d024a2460;
S_0000024d023d1320 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000024d02427010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000024d0246ccc0 .functor BUFZ 32, L_0000024d024ee200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024d0246cb70 .functor BUFZ 32, L_0000024d024ee980, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024d02433170_0 .net *"_ivl_0", 31 0, L_0000024d024ee200;  1 drivers
v0000024d02433350_0 .net *"_ivl_10", 6 0, L_0000024d024ef4c0;  1 drivers
L_0000024d024a2538 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024d02413b40_0 .net *"_ivl_13", 1 0, L_0000024d024a2538;  1 drivers
v0000024d024131e0_0 .net *"_ivl_2", 6 0, L_0000024d024eee80;  1 drivers
L_0000024d024a24f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024d02464040_0 .net *"_ivl_5", 1 0, L_0000024d024a24f0;  1 drivers
v0000024d02465580_0 .net *"_ivl_8", 31 0, L_0000024d024ee980;  1 drivers
v0000024d02464860_0 .net "clk", 0 0, L_0000024d0246ca20;  alias, 1 drivers
v0000024d02464b80_0 .var/i "i", 31 0;
v0000024d024659e0_0 .net "readData1", 31 0, L_0000024d0246ccc0;  alias, 1 drivers
v0000024d02465da0_0 .net "readData2", 31 0, L_0000024d0246cb70;  alias, 1 drivers
v0000024d02464ea0_0 .net "readRegister1", 4 0, L_0000024d0246bdd0;  alias, 1 drivers
v0000024d02465a80_0 .net "readRegister2", 4 0, L_0000024d024ee5c0;  alias, 1 drivers
v0000024d02464680 .array "registers", 31 0, 31 0;
v0000024d02464360_0 .net "rst", 0 0, v0000024d0246ac50_0;  alias, 1 drivers
v0000024d024653a0_0 .net "we", 0 0, v0000024d02432d10_0;  alias, 1 drivers
v0000024d02464220_0 .net "writeData", 31 0, L_0000024d02500c20;  alias, 1 drivers
v0000024d02465260_0 .net "writeRegister", 4 0, L_0000024d024ef9c0;  alias, 1 drivers
E_0000024d0242bf50/0 .event negedge, v0000024d024326d0_0;
E_0000024d0242bf50/1 .event posedge, v0000024d02464860_0;
E_0000024d0242bf50 .event/or E_0000024d0242bf50/0, E_0000024d0242bf50/1;
L_0000024d024ee200 .array/port v0000024d02464680, L_0000024d024eee80;
L_0000024d024eee80 .concat [ 5 2 0 0], L_0000024d0246bdd0, L_0000024d024a24f0;
L_0000024d024ee980 .array/port v0000024d02464680, L_0000024d024ef4c0;
L_0000024d024ef4c0 .concat [ 5 2 0 0], L_0000024d024ee5c0, L_0000024d024a2538;
S_0000024d023d14b0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000024d023d1320;
 .timescale 0 0;
v0000024d024333f0_0 .var/i "i", 31 0;
S_0000024d023baf60 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000024d02427010;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000024d0242c750 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000024d0246cc50 .functor NOT 1, v0000024d02432c70_0, C4<0>, C4<0>, C4<0>;
v0000024d02465ee0_0 .net *"_ivl_0", 0 0, L_0000024d0246cc50;  1 drivers
v0000024d02464720_0 .net "in1", 4 0, L_0000024d024ee5c0;  alias, 1 drivers
v0000024d02465b20_0 .net "in2", 4 0, L_0000024d0246a390;  alias, 1 drivers
v0000024d02465800_0 .net "out", 4 0, L_0000024d024ef9c0;  alias, 1 drivers
v0000024d024644a0_0 .net "s", 0 0, v0000024d02432c70_0;  alias, 1 drivers
L_0000024d024ef9c0 .functor MUXZ 5, L_0000024d0246a390, L_0000024d024ee5c0, L_0000024d0246cc50, C4<>;
S_0000024d023bb0f0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000024d02427010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000024d0242c190 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000024d0246cef0 .functor NOT 1, v0000024d02432e50_0, C4<0>, C4<0>, C4<0>;
v0000024d02465bc0_0 .net *"_ivl_0", 0 0, L_0000024d0246cef0;  1 drivers
v0000024d024645e0_0 .net "in1", 31 0, v0000024d024656c0_0;  alias, 1 drivers
v0000024d02465300_0 .net "in2", 31 0, v0000024d02464ae0_0;  alias, 1 drivers
v0000024d024647c0_0 .net "out", 31 0, L_0000024d02500c20;  alias, 1 drivers
v0000024d02464180_0 .net "s", 0 0, v0000024d02432e50_0;  alias, 1 drivers
L_0000024d02500c20 .functor MUXZ 32, v0000024d02464ae0_0, v0000024d024656c0_0, L_0000024d0246cef0, C4<>;
S_0000024d02400980 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000024d02427010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000024d02400b10 .param/l "ADD" 0 9 12, C4<0000>;
P_0000024d02400b48 .param/l "AND" 0 9 12, C4<0010>;
P_0000024d02400b80 .param/l "NOR" 0 9 12, C4<0101>;
P_0000024d02400bb8 .param/l "OR" 0 9 12, C4<0011>;
P_0000024d02400bf0 .param/l "SGT" 0 9 12, C4<0111>;
P_0000024d02400c28 .param/l "SLL" 0 9 12, C4<1000>;
P_0000024d02400c60 .param/l "SLT" 0 9 12, C4<0110>;
P_0000024d02400c98 .param/l "SRL" 0 9 12, C4<1001>;
P_0000024d02400cd0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000024d02400d08 .param/l "XOR" 0 9 12, C4<0100>;
P_0000024d02400d40 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000024d02400d78 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000024d024a29b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d02464900_0 .net/2u *"_ivl_0", 31 0, L_0000024d024a29b8;  1 drivers
v0000024d02465440_0 .net "opSel", 3 0, v0000024d024337b0_0;  alias, 1 drivers
v0000024d02464540_0 .net "operand1", 31 0, L_0000024d02501080;  alias, 1 drivers
v0000024d024649a0_0 .net "operand2", 31 0, L_0000024d02501260;  alias, 1 drivers
v0000024d024656c0_0 .var "result", 31 0;
v0000024d024658a0_0 .net "zero", 0 0, L_0000024d02500b80;  alias, 1 drivers
E_0000024d0242c790 .event anyedge, v0000024d024337b0_0, v0000024d02464540_0, v0000024d02433710_0;
L_0000024d02500b80 .cmp/eq 32, v0000024d024656c0_0, L_0000024d024a29b8;
S_0000024d023ea800 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000024d02427010;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000024d024a10a0 .param/l "RType" 0 4 2, C4<000000>;
P_0000024d024a10d8 .param/l "add" 0 4 5, C4<100000>;
P_0000024d024a1110 .param/l "addi" 0 4 8, C4<001000>;
P_0000024d024a1148 .param/l "addu" 0 4 5, C4<100001>;
P_0000024d024a1180 .param/l "and_" 0 4 5, C4<100100>;
P_0000024d024a11b8 .param/l "andi" 0 4 8, C4<001100>;
P_0000024d024a11f0 .param/l "beq" 0 4 10, C4<000100>;
P_0000024d024a1228 .param/l "bne" 0 4 10, C4<000101>;
P_0000024d024a1260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000024d024a1298 .param/l "j" 0 4 12, C4<000010>;
P_0000024d024a12d0 .param/l "jal" 0 4 12, C4<000011>;
P_0000024d024a1308 .param/l "jr" 0 4 6, C4<001000>;
P_0000024d024a1340 .param/l "lw" 0 4 8, C4<100011>;
P_0000024d024a1378 .param/l "nor_" 0 4 5, C4<100111>;
P_0000024d024a13b0 .param/l "or_" 0 4 5, C4<100101>;
P_0000024d024a13e8 .param/l "ori" 0 4 8, C4<001101>;
P_0000024d024a1420 .param/l "sgt" 0 4 6, C4<101011>;
P_0000024d024a1458 .param/l "sll" 0 4 6, C4<000000>;
P_0000024d024a1490 .param/l "slt" 0 4 5, C4<101010>;
P_0000024d024a14c8 .param/l "slti" 0 4 8, C4<101010>;
P_0000024d024a1500 .param/l "srl" 0 4 6, C4<000010>;
P_0000024d024a1538 .param/l "sub" 0 4 5, C4<100010>;
P_0000024d024a1570 .param/l "subu" 0 4 5, C4<100011>;
P_0000024d024a15a8 .param/l "sw" 0 4 8, C4<101011>;
P_0000024d024a15e0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000024d024a1618 .param/l "xori" 0 4 8, C4<001110>;
v0000024d02465620_0 .var "PCsrc", 0 0;
v0000024d02464400_0 .net "funct", 5 0, L_0000024d024ee660;  alias, 1 drivers
v0000024d02464fe0_0 .net "opcode", 5 0, L_0000024d0246acf0;  alias, 1 drivers
v0000024d02465940_0 .net "operand1", 31 0, L_0000024d0246ccc0;  alias, 1 drivers
v0000024d02464f40_0 .net "operand2", 31 0, L_0000024d02501260;  alias, 1 drivers
v0000024d02465c60_0 .net "rst", 0 0, v0000024d0246ac50_0;  alias, 1 drivers
E_0000024d0242c850/0 .event anyedge, v0000024d024326d0_0, v0000024d02434390_0, v0000024d024659e0_0, v0000024d02433710_0;
E_0000024d0242c850/1 .event anyedge, v0000024d02432db0_0;
E_0000024d0242c850 .event/or E_0000024d0242c850/0, E_0000024d0242c850/1;
S_0000024d023ea990 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000024d02427010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000024d02464a40 .array "DataMem", 0 1023, 31 0;
v0000024d024640e0_0 .net "address", 31 0, v0000024d024656c0_0;  alias, 1 drivers
v0000024d02465d00_0 .net "clock", 0 0, L_0000024d0246c630;  1 drivers
v0000024d024642c0_0 .net "data", 31 0, L_0000024d0246cb70;  alias, 1 drivers
v0000024d02465760_0 .var/i "i", 31 0;
v0000024d02464ae0_0 .var "q", 31 0;
v0000024d02465e40_0 .net "rden", 0 0, v0000024d02433990_0;  alias, 1 drivers
v0000024d02464c20_0 .net "wren", 0 0, v0000024d02434430_0;  alias, 1 drivers
E_0000024d0242bbd0 .event posedge, v0000024d02465d00_0;
S_0000024d023b6a80 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000024d02427010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000024d0242bd50 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000024d02464cc0_0 .net "PCin", 31 0, L_0000024d024eef20;  alias, 1 drivers
v0000024d02464d60_0 .var "PCout", 31 0;
v0000024d02464e00_0 .net "clk", 0 0, L_0000024d0246ca20;  alias, 1 drivers
v0000024d024654e0_0 .net "rst", 0 0, v0000024d0246ac50_0;  alias, 1 drivers
    .scope S_0000024d023ea800;
T_0 ;
    %wait E_0000024d0242c850;
    %load/vec4 v0000024d02465c60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d02465620_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000024d02464fe0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000024d02465940_0;
    %load/vec4 v0000024d02464f40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000024d02464fe0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000024d02465940_0;
    %load/vec4 v0000024d02464f40_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000024d02464fe0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000024d02464fe0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000024d02464fe0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000024d02464400_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000024d02465620_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000024d023b6a80;
T_1 ;
    %wait E_0000024d0242bf50;
    %load/vec4 v0000024d024654e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000024d02464d60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000024d02464cc0_0;
    %assign/vec4 v0000024d02464d60_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000024d02366c10;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d02433030_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000024d02433030_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000024d02433030_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d02432810, 0, 4;
    %load/vec4 v0000024d02433030_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d02433030_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d02432810, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d02432810, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d02432810, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d02432810, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d02432810, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d02432810, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d02432810, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d02432810, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d02432810, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d02432810, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d02432810, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d02432810, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d02432810, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000024d023669c0;
T_3 ;
    %wait E_0000024d0242c710;
    %load/vec4 v0000024d024326d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000024d02432ef0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000024d024337b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024d024338f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024d02432d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024d02434430_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024d02432e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024d02433990_0, 0;
    %assign/vec4 v0000024d02432c70_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000024d02432ef0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000024d024337b0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000024d024338f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024d02432d10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024d02434430_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024d02432e50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024d02433990_0, 0, 1;
    %store/vec4 v0000024d02432c70_0, 0, 1;
    %load/vec4 v0000024d02434390_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d02432ef0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d02432c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d02432d10_0, 0;
    %load/vec4 v0000024d02432db0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024d024337b0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024d024337b0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000024d024337b0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000024d024337b0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000024d024337b0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000024d024337b0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000024d024337b0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000024d024337b0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000024d024337b0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000024d024337b0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d024338f0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000024d024337b0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d024338f0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000024d024337b0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024d024337b0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d02432d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d02432c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d024338f0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d02432d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d02432c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d024338f0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000024d024337b0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d02432d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d024338f0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000024d024337b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d02432d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d024338f0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000024d024337b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d02432d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d024338f0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000024d024337b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d02432d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d024338f0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d02433990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d02432d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d024338f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d02432e50_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d02434430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d024338f0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000024d024337b0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000024d024337b0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000024d023d1320;
T_4 ;
    %wait E_0000024d0242bf50;
    %fork t_1, S_0000024d023d14b0;
    %jmp t_0;
    .scope S_0000024d023d14b0;
t_1 ;
    %load/vec4 v0000024d02464360_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d024333f0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000024d024333f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000024d024333f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d02464680, 0, 4;
    %load/vec4 v0000024d024333f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d024333f0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000024d024653a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000024d02464220_0;
    %load/vec4 v0000024d02465260_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d02464680, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d02464680, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000024d023d1320;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000024d023d1320;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d02464b80_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000024d02464b80_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000024d02464b80_0;
    %ix/getv/s 4, v0000024d02464b80_0;
    %load/vec4a v0000024d02464680, 4;
    %ix/getv/s 4, v0000024d02464b80_0;
    %load/vec4a v0000024d02464680, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000024d02464b80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d02464b80_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000024d02400980;
T_6 ;
    %wait E_0000024d0242c790;
    %load/vec4 v0000024d02465440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000024d024656c0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000024d02464540_0;
    %load/vec4 v0000024d024649a0_0;
    %add;
    %assign/vec4 v0000024d024656c0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000024d02464540_0;
    %load/vec4 v0000024d024649a0_0;
    %sub;
    %assign/vec4 v0000024d024656c0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000024d02464540_0;
    %load/vec4 v0000024d024649a0_0;
    %and;
    %assign/vec4 v0000024d024656c0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000024d02464540_0;
    %load/vec4 v0000024d024649a0_0;
    %or;
    %assign/vec4 v0000024d024656c0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000024d02464540_0;
    %load/vec4 v0000024d024649a0_0;
    %xor;
    %assign/vec4 v0000024d024656c0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000024d02464540_0;
    %load/vec4 v0000024d024649a0_0;
    %or;
    %inv;
    %assign/vec4 v0000024d024656c0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000024d02464540_0;
    %load/vec4 v0000024d024649a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000024d024656c0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000024d024649a0_0;
    %load/vec4 v0000024d02464540_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000024d024656c0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000024d02464540_0;
    %ix/getv 4, v0000024d024649a0_0;
    %shiftl 4;
    %assign/vec4 v0000024d024656c0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000024d02464540_0;
    %ix/getv 4, v0000024d024649a0_0;
    %shiftr 4;
    %assign/vec4 v0000024d024656c0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000024d023ea990;
T_7 ;
    %wait E_0000024d0242bbd0;
    %load/vec4 v0000024d02465e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000024d024640e0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000024d02464a40, 4;
    %assign/vec4 v0000024d02464ae0_0, 0;
T_7.0 ;
    %load/vec4 v0000024d02464c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000024d024642c0_0;
    %ix/getv 3, v0000024d024640e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d02464a40, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000024d023ea990;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d02465760_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000024d02465760_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000024d02465760_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d02464a40, 0, 4;
    %load/vec4 v0000024d02465760_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d02465760_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0000024d023ea990;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d02465760_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000024d02465760_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000024d02465760_0;
    %load/vec4a v0000024d02464a40, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000024d02465760_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000024d02465760_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d02465760_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000024d02427010;
T_10 ;
    %wait E_0000024d0242bf50;
    %load/vec4 v0000024d0246a250_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d0246b290_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000024d0246b290_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000024d0246b290_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000024d02426cf0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024d0246ab10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024d0246ac50_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000024d02426cf0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000024d0246ab10_0;
    %inv;
    %assign/vec4 v0000024d0246ab10_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000024d02426cf0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SumOfNumbers/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024d0246ac50_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024d0246ac50_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000024d0246b5b0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
