
ubuntu-preinstalled/mesg:     file format elf32-littlearm


Disassembly of section .init:

0000093c <.init>:
 93c:	push	{r3, lr}
 940:	bl	f58 <fchmod@plt+0x43c>
 944:	pop	{r3, pc}

Disassembly of section .plt:

00000948 <__cxa_finalize@plt-0x14>:
 948:	push	{lr}		; (str lr, [sp, #-4]!)
 94c:	ldr	lr, [pc, #4]	; 958 <__cxa_finalize@plt-0x4>
 950:	add	lr, pc, lr
 954:	ldr	pc, [lr, #8]!
 958:	ldrdeq	r1, [r1], -r4

0000095c <__cxa_finalize@plt>:
 95c:	add	ip, pc, #0, 12
 960:	add	ip, ip, #69632	; 0x11000
 964:	ldr	pc, [ip, #1492]!	; 0x5d4

00000968 <strtol@plt>:
 968:	add	ip, pc, #0, 12
 96c:	add	ip, ip, #69632	; 0x11000
 970:	ldr	pc, [ip, #1484]!	; 0x5cc

00000974 <ferror@plt>:
 974:	add	ip, pc, #0, 12
 978:	add	ip, ip, #69632	; 0x11000
 97c:	ldr	pc, [ip, #1476]!	; 0x5c4

00000980 <_exit@plt>:
 980:	add	ip, pc, #0, 12
 984:	add	ip, ip, #69632	; 0x11000
 988:	ldr	pc, [ip, #1468]!	; 0x5bc

0000098c <dcgettext@plt>:
 98c:	add	ip, pc, #0, 12
 990:	add	ip, ip, #69632	; 0x11000
 994:	ldr	pc, [ip, #1460]!	; 0x5b4

00000998 <__stack_chk_fail@plt>:
 998:	add	ip, pc, #0, 12
 99c:	add	ip, ip, #69632	; 0x11000
 9a0:	ldr	pc, [ip, #1452]!	; 0x5ac

000009a4 <textdomain@plt>:
 9a4:	add	ip, pc, #0, 12
 9a8:	add	ip, ip, #69632	; 0x11000
 9ac:	ldr	pc, [ip, #1444]!	; 0x5a4

000009b0 <err@plt>:
 9b0:	add	ip, pc, #0, 12
 9b4:	add	ip, ip, #69632	; 0x11000
 9b8:	ldr	pc, [ip, #1436]!	; 0x59c

000009bc <__fxstat64@plt>:
 9bc:	add	ip, pc, #0, 12
 9c0:	add	ip, ip, #69632	; 0x11000
 9c4:	ldr	pc, [ip, #1428]!	; 0x594

000009c8 <ioctl@plt>:
 9c8:	add	ip, pc, #0, 12
 9cc:	add	ip, ip, #69632	; 0x11000
 9d0:	ldr	pc, [ip, #1420]!	; 0x58c

000009d4 <__fpending@plt>:
 9d4:	add	ip, pc, #0, 12
 9d8:	add	ip, ip, #69632	; 0x11000
 9dc:	ldr	pc, [ip, #1412]!	; 0x584

000009e0 <open64@plt>:
 9e0:	add	ip, pc, #0, 12
 9e4:	add	ip, ip, #69632	; 0x11000
 9e8:	ldr	pc, [ip, #1404]!	; 0x57c

000009ec <getenv@plt>:
 9ec:	add	ip, pc, #0, 12
 9f0:	add	ip, ip, #69632	; 0x11000
 9f4:	ldr	pc, [ip, #1396]!	; 0x574

000009f8 <puts@plt>:
 9f8:	add	ip, pc, #0, 12
 9fc:	add	ip, ip, #69632	; 0x11000
 a00:	ldr	pc, [ip, #1388]!	; 0x56c

00000a04 <__libc_start_main@plt>:
 a04:	add	ip, pc, #0, 12
 a08:	add	ip, ip, #69632	; 0x11000
 a0c:	ldr	pc, [ip, #1380]!	; 0x564

00000a10 <__gmon_start__@plt>:
 a10:	add	ip, pc, #0, 12
 a14:	add	ip, ip, #69632	; 0x11000
 a18:	ldr	pc, [ip, #1372]!	; 0x55c

00000a1c <getopt_long@plt>:
 a1c:	add	ip, pc, #0, 12
 a20:	add	ip, ip, #69632	; 0x11000
 a24:	ldr	pc, [ip, #1364]!	; 0x554

00000a28 <__ctype_b_loc@plt>:
 a28:	add	ip, pc, #0, 12
 a2c:	add	ip, ip, #69632	; 0x11000
 a30:	ldr	pc, [ip, #1356]!	; 0x54c

00000a34 <exit@plt>:
 a34:	add	ip, pc, #0, 12
 a38:	add	ip, ip, #69632	; 0x11000
 a3c:	ldr	pc, [ip, #1348]!	; 0x544

00000a40 <ttyname@plt>:
 a40:	add	ip, pc, #0, 12
 a44:	add	ip, ip, #69632	; 0x11000
 a48:	ldr	pc, [ip, #1340]!	; 0x53c

00000a4c <warnx@plt>:
 a4c:	add	ip, pc, #0, 12
 a50:	add	ip, ip, #69632	; 0x11000
 a54:	ldr	pc, [ip, #1332]!	; 0x534

00000a58 <__errno_location@plt>:
 a58:	add	ip, pc, #0, 12
 a5c:	add	ip, ip, #69632	; 0x11000
 a60:	ldr	pc, [ip, #1324]!	; 0x52c

00000a64 <__cxa_atexit@plt>:
 a64:			; <UNDEFINED> instruction: 0xe7fd4778
 a68:	add	ip, pc, #0, 12
 a6c:	add	ip, ip, #69632	; 0x11000
 a70:	ldr	pc, [ip, #1312]!	; 0x520

00000a74 <__printf_chk@plt>:
 a74:	add	ip, pc, #0, 12
 a78:	add	ip, ip, #69632	; 0x11000
 a7c:	ldr	pc, [ip, #1304]!	; 0x518

00000a80 <__fprintf_chk@plt>:
 a80:	add	ip, pc, #0, 12
 a84:	add	ip, ip, #69632	; 0x11000
 a88:	ldr	pc, [ip, #1296]!	; 0x510

00000a8c <fclose@plt>:
 a8c:	add	ip, pc, #0, 12
 a90:	add	ip, ip, #69632	; 0x11000
 a94:	ldr	pc, [ip, #1288]!	; 0x508

00000a98 <rpmatch@plt>:
 a98:	add	ip, pc, #0, 12
 a9c:	add	ip, ip, #69632	; 0x11000
 aa0:	ldr	pc, [ip, #1280]!	; 0x500

00000aa4 <setlocale@plt>:
 aa4:	add	ip, pc, #0, 12
 aa8:	add	ip, ip, #69632	; 0x11000
 aac:	ldr	pc, [ip, #1272]!	; 0x4f8

00000ab0 <warn@plt>:
 ab0:	add	ip, pc, #0, 12
 ab4:	add	ip, ip, #69632	; 0x11000
 ab8:	ldr	pc, [ip, #1264]!	; 0x4f0

00000abc <fputc@plt>:
 abc:	add	ip, pc, #0, 12
 ac0:	add	ip, ip, #69632	; 0x11000
 ac4:	ldr	pc, [ip, #1256]!	; 0x4e8

00000ac8 <bindtextdomain@plt>:
 ac8:	add	ip, pc, #0, 12
 acc:	add	ip, ip, #69632	; 0x11000
 ad0:	ldr	pc, [ip, #1248]!	; 0x4e0

00000ad4 <isatty@plt>:
 ad4:	add	ip, pc, #0, 12
 ad8:	add	ip, ip, #69632	; 0x11000
 adc:	ldr	pc, [ip, #1240]!	; 0x4d8

00000ae0 <fputs@plt>:
 ae0:	add	ip, pc, #0, 12
 ae4:	add	ip, ip, #69632	; 0x11000
 ae8:	ldr	pc, [ip, #1232]!	; 0x4d0

00000aec <strncmp@plt>:
 aec:	add	ip, pc, #0, 12
 af0:	add	ip, ip, #69632	; 0x11000
 af4:	ldr	pc, [ip, #1224]!	; 0x4c8

00000af8 <abort@plt>:
 af8:	add	ip, pc, #0, 12
 afc:	add	ip, ip, #69632	; 0x11000
 b00:	ldr	pc, [ip, #1216]!	; 0x4c0

00000b04 <close@plt>:
 b04:	add	ip, pc, #0, 12
 b08:	add	ip, ip, #69632	; 0x11000
 b0c:	ldr	pc, [ip, #1208]!	; 0x4b8

00000b10 <__snprintf_chk@plt>:
 b10:	add	ip, pc, #0, 12
 b14:	add	ip, ip, #69632	; 0x11000
 b18:	ldr	pc, [ip, #1200]!	; 0x4b0

00000b1c <fchmod@plt>:
 b1c:	add	ip, pc, #0, 12
 b20:	add	ip, ip, #69632	; 0x11000
 b24:	ldr	pc, [ip, #1192]!	; 0x4a8

Disassembly of section .text:

00000b28 <.text>:
     b28:	blmi	ff3d3668 <fchmod@plt+0xff3d2b4c>
     b2c:	push	{r1, r3, r4, r5, r6, sl, lr}
     b30:			; <UNDEFINED> instruction: 0x460c4ff0
     b34:	adclt	r4, r9, sp, asr #19
     b38:			; <UNDEFINED> instruction: 0x460658d3
     b3c:	ldrbtmi	r4, [r9], #-3532	; 0xfffff234
     b40:	ldmdavs	fp, {r1, r2, sp}
     b44:			; <UNDEFINED> instruction: 0xf04f9327
     b48:	ldrbtmi	r0, [sp], #-768	; 0xfffffd00
     b4c:	svc	0x00aaf7ff
     b50:	strcs	r4, [r0, -r8, asr #19]
     b54:			; <UNDEFINED> instruction: 0xf8df4628
     b58:	ldrbtmi	sl, [r9], #-800	; 0xfffffce0
     b5c:	tsthi	ip, #14614528	; 0xdf0000	; <UNPREDICTABLE>
     b60:	svc	0x00b2f7ff
     b64:			; <UNDEFINED> instruction: 0xf7ff4628
     b68:	stmiami	r5, {r1, r2, r3, r4, r8, r9, sl, fp, sp, lr, pc}^
     b6c:	ldrbtmi	r4, [sl], #3525	; 0xdc5
     b70:	ldrbtmi	r4, [r8], #1144	; 0x478
     b74:	stc2	0, cr15, [ip], {-0}
     b78:	ldrbtmi	r4, [sp], #-1721	; 0xfffff947
     b7c:			; <UNDEFINED> instruction: 0x46424653
     b80:	ldrtmi	r4, [r0], -r1, lsr #12
     b84:	andls	pc, r0, sp, asr #17
     b88:	svc	0x0048f7ff
     b8c:	eorle	r1, lr, r3, asr #24
     b90:			; <UNDEFINED> instruction: 0xf0002868
     b94:	ldmdacs	r6!, {r0, r2, r3, r6, r7, pc}^
     b98:	streq	pc, [r1, -pc, asr #32]
     b9c:	ldmdacs	r6, {r1, r2, r3, r5, r6, r7, ip, lr, pc}^
     ba0:	ldmibmi	r9!, {r0, r1, r4, ip, lr, pc}
     ba4:	blmi	fee493c0 <fchmod@plt+0xfee488a4>
     ba8:	ldrbtmi	r2, [r9], #-0
     bac:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
     bb0:	mcr	7, 7, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     bb4:			; <UNDEFINED> instruction: 0x21014bb6
     bb8:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
     bbc:	strtmi	r4, [r0], -r2, lsl #12
     bc0:	svc	0x005ef7ff
     bc4:			; <UNDEFINED> instruction: 0xf7ff2001
     bc8:	ldmibmi	r2!, {r1, r2, r4, r5, r8, r9, sl, fp, sp, lr, pc}
     bcc:	andcs	r2, r0, r5, lsl #4
     bd0:			; <UNDEFINED> instruction: 0xf7ff4479
     bd4:	bmi	febbc74c <fchmod@plt+0xfebbbc30>
     bd8:	stmiapl	sl!, {r0, r1, r2, r3, r5, r7, r8, r9, fp, lr}
     bdc:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
     be0:	ldrtmi	r4, [r8], -r1, lsl #12
     be4:	svc	0x0046f7ff
     be8:			; <UNDEFINED> instruction: 0xf7ff2000
     bec:	blmi	feafc884 <fchmod@plt+0xfeafbd68>
     bf0:			; <UNDEFINED> instruction: 0xf8d358eb
     bf4:			; <UNDEFINED> instruction: 0xf000b000
     bf8:	vmlsne.f64	d15, d6, d1
     bfc:	rscshi	pc, ip, r0, asr #5
     c00:	svc	0x001ef7ff
     c04:	stmdacs	r0, {r0, r7, r9, sl, lr}
     c08:	tstcs	r0, r4, asr #32
     c0c:			; <UNDEFINED> instruction: 0xf7ff4648
     c10:	cdpne	14, 0, cr14, cr6, cr8, {7}
     c14:	smlawthi	r2, r0, r2, pc	; <UNPREDICTABLE>
     c18:	ldrtmi	sl, [r1], -r6, lsl #20
     c1c:			; <UNDEFINED> instruction: 0xf7ff2003
     c20:	strmi	lr, [r0], lr, asr #29
     c24:			; <UNDEFINED> instruction: 0xf0402800
     c28:			; <UNDEFINED> instruction: 0xf8548114
     c2c:	movwlt	r0, #32811	; 0x802b
     c30:	svc	0x0032f7ff
     c34:	stmdacs	r0, {r1, r7, r9, sl, lr}
     c38:	stmdbls	sl, {r1, r2, r3, r4, r5, r8, ip, lr, pc}
     c3c:			; <UNDEFINED> instruction: 0xf0214630
     c40:			; <UNDEFINED> instruction: 0xf7ff0112
     c44:	stmdacs	r0, {r2, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
     c48:	rscshi	pc, r3, r0, asr #5
     c4c:	cmple	fp, r0, lsl #30
     c50:	ldrtmi	r2, [r0], -r1, lsl #14
     c54:			; <UNDEFINED> instruction: 0xf7ff46b8
     c58:	bmi	fe47c9b8 <fchmod@plt+0xfe47be9c>
     c5c:	ldrbtmi	r4, [sl], #-2946	; 0xfffff47e
     c60:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
     c64:	subsmi	r9, sl, r7, lsr #22
     c68:	sbchi	pc, r4, r0, asr #32
     c6c:	eorlt	r4, r9, r0, asr #12
     c70:	svchi	0x00f0e8bd
     c74:			; <UNDEFINED> instruction: 0xf7ff4630
     c78:	blls	2bc998 <fchmod@plt+0x2bbe7c>
     c7c:	svceq	0x0012f013
     c80:	stmibmi	r8, {r0, r1, r2, r4, r5, ip, lr, pc}
     c84:	strbmi	r2, [r0], -r5, lsl #4
     c88:			; <UNDEFINED> instruction: 0xf7ff4479
     c8c:			; <UNDEFINED> instruction: 0xf7ffee80
     c90:			; <UNDEFINED> instruction: 0xe7e2eeb4
     c94:			; <UNDEFINED> instruction: 0xf10d4984
     c98:	bmi	fe102ea0 <fchmod@plt+0xfe102384>
     c9c:	ldrbtmi	r2, [r9], #-793	; 0xfffffce7
     ca0:	ldrbtmi	r4, [sl], #-1600	; 0xfffff9c0
     ca4:	andls	r9, r0, #1073741824	; 0x40000000
     ca8:	andcs	r4, r1, #26214400	; 0x1900000
     cac:			; <UNDEFINED> instruction: 0xf7ff9602
     cb0:	bllt	fe5fc978 <fchmod@plt+0xfe5fbe5c>
     cb4:	str	r4, [r8, r1, asr #13]!
     cb8:	tstle	r4, r1, lsl #16
     cbc:	ldrtmi	r9, [r0], -sl, lsl #18
     cc0:	tsteq	r0, r1, asr #32	; <UNPREDICTABLE>
     cc4:	svc	0x002af7ff
     cc8:	vmlal.s8	q9, d0, d0
     ccc:	svccs	0x000080bd
     cd0:	ldmdbmi	r7!, {r0, r1, r2, r3, r4, r5, r7, ip, lr, pc}^
     cd4:	strbmi	r2, [r0], -r5, lsl #4
     cd8:	ldrbtmi	r4, [r9], #-1607	; 0xfffff9b9
     cdc:	mrc	7, 2, APSR_nzcv, cr6, cr15, {7}
     ce0:	mcr	7, 4, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     ce4:			; <UNDEFINED> instruction: 0xf1b0e7b5
     ce8:			; <UNDEFINED> instruction: 0xf0003fff
     cec:			; <UNDEFINED> instruction: 0xf7ff8089
     cf0:	ldmdbmi	r0!, {r2, r8, r9, sl, fp, sp, lr, pc}^
     cf4:	strbmi	r2, [r0], -r5, lsl #4
     cf8:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     cfc:			; <UNDEFINED> instruction: 0xf7ff4479
     d00:			; <UNDEFINED> instruction: 0xf7ffee46
     d04:			; <UNDEFINED> instruction: 0xe7a8ee7a
     d08:	andcs	r4, r5, #1753088	; 0x1ac000
     d0c:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
     d10:	mrc	7, 1, APSR_nzcv, cr12, cr15, {7}
     d14:	mrc	7, 3, APSR_nzcv, cr0, cr15, {7}
     d18:	stmdbmi	r8!, {r0, r1, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
     d1c:	andcs	r4, r5, #72, 12	; 0x4800000
     d20:	ldrbtmi	r4, [r9], #-1729	; 0xfffff93f
     d24:	mrc	7, 1, APSR_nzcv, cr2, cr15, {7}
     d28:			; <UNDEFINED> instruction: 0xf7ff4641
     d2c:			; <UNDEFINED> instruction: 0xe76cee90
     d30:	andcs	r4, r5, #101376	; 0x18c00
     d34:	andcs	r4, r0, r3, ror #18
     d38:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
     d3c:			; <UNDEFINED> instruction: 0xf7ff681c
     d40:	strtmi	lr, [r1], -r6, lsr #28
     d44:	mcr	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     d48:	andcs	r4, r5, #1556480	; 0x17c000
     d4c:	ldrbtmi	r2, [r9], #-0
     d50:	mrc	7, 0, APSR_nzcv, cr12, cr15, {7}
     d54:	tstcs	r1, lr, asr #22
     d58:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
     d5c:	strtmi	r4, [r0], -r2, lsl #12
     d60:	mcr	7, 4, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     d64:	andcs	r4, sl, r1, lsr #12
     d68:	mcr	7, 5, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     d6c:	andcs	r4, r5, #1425408	; 0x15c000
     d70:	ldrbtmi	r2, [r9], #-0
     d74:	mcr	7, 0, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     d78:			; <UNDEFINED> instruction: 0xf7ff4621
     d7c:	ldmdbmi	r4, {r1, r4, r5, r7, r9, sl, fp, sp, lr, pc}^
     d80:	andcs	r2, r0, r5, lsl #4
     d84:			; <UNDEFINED> instruction: 0xf7ff4479
     d88:	strtmi	lr, [r1], -r2, lsl #28
     d8c:	mcr	7, 5, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     d90:	andcs	r4, r5, #80, 18	; 0x140000
     d94:	ldrbtmi	r2, [r9], #-0
     d98:	ldcl	7, cr15, [r8, #1020]!	; 0x3fc
     d9c:			; <UNDEFINED> instruction: 0xf7ff4621
     da0:	stmdbmi	sp, {r5, r7, r9, sl, fp, sp, lr, pc}^
     da4:	andcs	r2, r0, r5, lsl #4
     da8:			; <UNDEFINED> instruction: 0xf7ff4479
     dac:	stmdbmi	fp, {r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
     db0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
     db4:	andcs	r4, r0, r3, lsl #12
     db8:			; <UNDEFINED> instruction: 0xf7ff9305
     dbc:	stmdbmi	r8, {r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
     dc0:	ldrbtmi	r4, [r9], #-2632	; 0xfffff5b8
     dc4:	stmdbmi	r8, {r8, ip, pc}^
     dc8:	blls	151fb8 <fchmod@plt+0x15149c>
     dcc:	andls	r4, r1, r9, ror r4
     dd0:			; <UNDEFINED> instruction: 0xf7ff2001
     dd4:	stmdbmi	r5, {r4, r6, r9, sl, fp, sp, lr, pc}^
     dd8:	andcs	r2, r0, r5, lsl #4
     ddc:			; <UNDEFINED> instruction: 0xf7ff4479
     de0:	bmi	10fc540 <fchmod@plt+0x10fba24>
     de4:			; <UNDEFINED> instruction: 0x4601447a
     de8:			; <UNDEFINED> instruction: 0xf7ff2001
     dec:	andcs	lr, r0, r4, asr #28
     df0:	mcr	7, 1, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     df4:	ldcl	7, cr15, [r0, #1020]	; 0x3fc
     df8:	mulcs	r2, r7, r9
     dfc:	mrc	7, 0, APSR_nzcv, cr10, cr15, {7}
     e00:	andcs	r4, r5, #60, 18	; 0xf0000
     e04:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
     e08:	stcl	7, cr15, [r0, #1020]	; 0x3fc
     e0c:	eorne	pc, fp, r4, asr r8	; <UNPREDICTABLE>
     e10:	mrc	7, 0, APSR_nzcv, cr12, cr15, {7}
     e14:	blmi	7532fc <fchmod@plt+0x7527e0>
     e18:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
     e1c:	strb	r2, [r5], r5, lsl #4
     e20:	andcs	r4, r5, #884736	; 0xd8000
     e24:	ldrbtmi	r2, [r9], #-0
     e28:	ldc	7, cr15, [r0, #1020]!	; 0x3fc
     e2c:	mcr	7, 0, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     e30:	ldmdbmi	r3!, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
     e34:	andcs	r4, r5, #80, 12	; 0x5000000
     e38:			; <UNDEFINED> instruction: 0xf7ff4479
     e3c:	strbmi	lr, [sl], -r8, lsr #27
     e40:	andcs	r4, r2, r1, lsl #12
     e44:	ldc	7, cr15, [r4, #1020]!	; 0x3fc
     e48:	strbmi	r4, [r0], -lr, lsr #18
     e4c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
     e50:	pushmi	{r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
     e54:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
     e58:	strb	r2, [lr, r0]!
     e5c:	andcs	r4, r5, #704512	; 0xac000
     e60:			; <UNDEFINED> instruction: 0xe7f94479
     e64:	strdeq	r1, [r1], -ip
     e68:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
     e6c:			; <UNDEFINED> instruction: 0x000008ba
     e70:	andeq	r0, r0, lr, ror r8
     e74:	andeq	r0, r0, sl, asr r8
     e78:	andeq	r1, r1, sl, ror r2
     e7c:			; <UNDEFINED> instruction: 0x000009b2
     e80:	andeq	r0, r0, sp, lsr #9
     e84:	andeq	r1, r1, lr, lsr #7
     e88:	andeq	r0, r0, r2, asr r9
     e8c:	strheq	r0, [r0], -r8
     e90:	andeq	r0, r0, ip, asr #1
     e94:	andeq	r0, r0, r4, lsl #16
     e98:	andeq	r0, r0, r4, lsl #16
     e9c:	strheq	r0, [r0], -r4
     ea0:	andeq	r1, r1, sl, asr #5
     ea4:	andeq	r0, r0, r8, lsl r9
     ea8:	muleq	r0, r2, r8
     eac:	muleq	r0, lr, r8
     eb0:	andeq	r0, r0, lr, ror #17
     eb4:	andeq	r0, r0, ip, lsr #17
     eb8:	andeq	r0, r0, r6, ror #17
     ebc:	andeq	r0, r0, r6, lsr #16
     ec0:	andeq	r0, r0, r4, asr #1
     ec4:			; <UNDEFINED> instruction: 0x000006b6
     ec8:	andeq	r0, r0, lr, lsr #13
     ecc:	andeq	r0, r0, r2, lsr #13
     ed0:	andeq	r0, r0, r8, asr #13
     ed4:	andeq	r0, r0, r2, asr #13
     ed8:	ldrdeq	r0, [r0], -ip
     edc:	andeq	r0, r0, r6, ror #13
     ee0:	andeq	r0, r0, r6, lsl #14
     ee4:	andeq	r0, r0, r0, ror #13
     ee8:	andeq	r0, r0, r8, ror #13
     eec:	strdeq	r0, [r0], -ip
     ef0:	andeq	r0, r0, r0, lsl r7
     ef4:	andeq	r0, r0, r6, lsl r8
     ef8:	andeq	r0, r0, r2, ror #13
     efc:	andeq	r0, r0, r2, lsl #14
     f00:	andeq	r0, r0, r8, ror r7
     f04:	andeq	r0, r0, r2, ror #14
     f08:	andeq	r0, r0, r6, lsr r7
     f0c:	andeq	r0, r0, ip, lsl r7
     f10:	bleq	3d054 <fchmod@plt+0x3c538>
     f14:	cdpeq	0, 0, cr15, cr0, cr15, {2}
     f18:	strbtmi	fp, [sl], -r2, lsl #24
     f1c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
     f20:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
     f24:	ldrmi	sl, [sl], #776	; 0x308
     f28:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
     f2c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
     f30:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
     f34:			; <UNDEFINED> instruction: 0xf85a4b06
     f38:	stmdami	r6, {r0, r1, ip, sp}
     f3c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
     f40:	stcl	7, cr15, [r0, #-1020]!	; 0xfffffc04
     f44:	ldcl	7, cr15, [r8, #1020]	; 0x3fc
     f48:	andeq	r0, r1, r4, ror #31
     f4c:	andeq	r0, r0, r4, lsr #1
     f50:	andeq	r0, r0, r0, asr #1
     f54:	andeq	r0, r0, r8, asr #1
     f58:	ldr	r3, [pc, #20]	; f74 <fchmod@plt+0x458>
     f5c:	ldr	r2, [pc, #20]	; f78 <fchmod@plt+0x45c>
     f60:	add	r3, pc, r3
     f64:	ldr	r2, [r3, r2]
     f68:	cmp	r2, #0
     f6c:	bxeq	lr
     f70:	b	a10 <__gmon_start__@plt>
     f74:	andeq	r0, r1, r4, asr #31
     f78:	strheq	r0, [r0], -ip
     f7c:	blmi	1d2f9c <fchmod@plt+0x1d2480>
     f80:	bmi	1d2168 <fchmod@plt+0x1d164c>
     f84:	addmi	r4, r3, #2063597568	; 0x7b000000
     f88:	andle	r4, r3, sl, ror r4
     f8c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     f90:	ldrmi	fp, [r8, -r3, lsl #2]
     f94:	svclt	0x00004770
     f98:	andeq	r1, r1, r4, lsl #1
     f9c:	andeq	r1, r1, r0, lsl #1
     fa0:	andeq	r0, r1, r0, lsr #31
     fa4:	andeq	r0, r0, ip, lsr #1
     fa8:	stmdbmi	r9, {r3, fp, lr}
     fac:	bmi	252194 <fchmod@plt+0x251678>
     fb0:	bne	25219c <fchmod@plt+0x251680>
     fb4:	svceq	0x00cb447a
     fb8:			; <UNDEFINED> instruction: 0x01a1eb03
     fbc:	andle	r1, r3, r9, asr #32
     fc0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     fc4:	ldrmi	fp, [r8, -r3, lsl #2]
     fc8:	svclt	0x00004770
     fcc:	andeq	r1, r1, r8, asr r0
     fd0:	andeq	r1, r1, r4, asr r0
     fd4:	andeq	r0, r1, r4, ror pc
     fd8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     fdc:	blmi	2ae404 <fchmod@plt+0x2ad8e8>
     fe0:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
     fe4:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
     fe8:	blmi	26f59c <fchmod@plt+0x26ea80>
     fec:	ldrdlt	r5, [r3, -r3]!
     ff0:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
     ff4:			; <UNDEFINED> instruction: 0xf7ff6818
     ff8:			; <UNDEFINED> instruction: 0xf7ffecb2
     ffc:	blmi	1c0f00 <fchmod@plt+0x1c03e4>
    1000:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1004:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1008:	andeq	r1, r1, r2, lsr #32
    100c:	andeq	r0, r1, r4, asr #30
    1010:	andeq	r0, r0, r8, lsr #1
    1014:	andeq	r1, r1, lr
    1018:	andeq	r1, r1, r2
    101c:	svclt	0x0000e7c4
    1020:	cfstr32mi	mvfx11, [sp, #-992]!	; 0xfffffc20
    1024:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
    1028:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    102c:			; <UNDEFINED> instruction: 0xf7ff4620
    1030:			; <UNDEFINED> instruction: 0x4607ecd2
    1034:			; <UNDEFINED> instruction: 0xf7ff4620
    1038:			; <UNDEFINED> instruction: 0x4606ec9e
    103c:			; <UNDEFINED> instruction: 0xf7ff4620
    1040:	strmi	lr, [r4], -r6, lsr #26
    1044:			; <UNDEFINED> instruction: 0xb128bb66
    1048:	stc	7, cr15, [r6, #-1020]	; 0xfffffc04
    104c:	stmiblt	pc, {r0, r1, fp, sp, lr}^	; <UNPREDICTABLE>
    1050:	tstle	r7, r9, lsl #22
    1054:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
    1058:			; <UNDEFINED> instruction: 0x4620681c
    105c:	ldc	7, cr15, [sl], #1020	; 0x3fc
    1060:	strtmi	r4, [r0], -r6, lsl #12
    1064:	stc	7, cr15, [r6], {255}	; 0xff
    1068:	strtmi	r4, [r0], -r5, lsl #12
    106c:	stc	7, cr15, [lr, #-1020]	; 0xfffffc04
    1070:	bllt	f52888 <fchmod@plt+0xf51d6c>
    1074:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}
    1078:	stcl	7, cr15, [lr], #1020	; 0x3fc
    107c:	blcs	25b090 <fchmod@plt+0x25a574>
    1080:	ldfltp	f5, [r8, #44]!	; 0x2c
    1084:	rscle	r2, r5, r0, lsr #22
    1088:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    108c:	andcs	r2, r0, r5, lsl #4
    1090:			; <UNDEFINED> instruction: 0xf7ff4479
    1094:			; <UNDEFINED> instruction: 0xf7ffec7c
    1098:	andcs	lr, r1, ip, lsl #26
    109c:	ldcl	7, cr15, [r0], #-1020	; 0xfffffc04
    10a0:	ldcl	7, cr15, [sl], {255}	; 0xff
    10a4:	stccs	8, cr6, [r0], {3}
    10a8:	blcs	835860 <fchmod@plt+0x834d44>
    10ac:	andvs	fp, r4, r8, lsl pc
    10b0:	stmdbmi	sp, {r4, r6, r7, ip, lr, pc}
    10b4:	andcs	r2, r0, r5, lsl #4
    10b8:			; <UNDEFINED> instruction: 0xf7ff4479
    10bc:			; <UNDEFINED> instruction: 0xf7ffec68
    10c0:	strb	lr, [sl, r6, asr #25]!
    10c4:	mvnle	r2, r0, lsl #16
    10c8:	stcl	7, cr15, [r6], {255}	; 0xff
    10cc:	blcs	81b0e0 <fchmod@plt+0x81a5c4>
    10d0:	andvs	fp, r4, r8, lsl pc
    10d4:	svclt	0x0000e7e1
    10d8:	andeq	r0, r1, r2, lsl #30
    10dc:	andeq	r0, r0, r4, asr #1
    10e0:	strheq	r0, [r0], -r8
    10e4:	andeq	r0, r0, r8, lsl r3
    10e8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    10ec:	blmi	793968 <fchmod@plt+0x792e4c>
    10f0:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    10f4:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    10f8:	movwls	r6, #6171	; 0x181b
    10fc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1100:	ldcl	7, cr15, [r4], #-1020	; 0xfffffc04
    1104:	strmi	fp, [r4], -r0, asr #6
    1108:	strls	r2, [r0], -r0, lsl #12
    110c:	stc	7, cr15, [r4], #1020	; 0x3fc
    1110:	strbtmi	r2, [r9], -sl, lsl #4
    1114:	andvs	r4, r6, r5, lsl #12
    1118:			; <UNDEFINED> instruction: 0xf7ff4620
    111c:	stmdavs	fp!, {r1, r2, r5, sl, fp, sp, lr, pc}
    1120:	blls	2f874 <fchmod@plt+0x2ed58>
    1124:	adcmi	fp, r3, #-1073741776	; 0xc0000030
    1128:	mulcs	r0, r3, r9
    112c:	movwcs	fp, #3988	; 0xf94
    1130:	adcsmi	r2, r2, #67108864	; 0x4000000
    1134:	shadd16mi	fp, r3, r8
    1138:	svclt	0x00d442b0
    113c:			; <UNDEFINED> instruction: 0xf0032300
    1140:	cmplt	fp, r1, lsl #6
    1144:	blmi	213970 <fchmod@plt+0x212e54>
    1148:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    114c:	blls	5b1bc <fchmod@plt+0x5a6a0>
    1150:	qaddle	r4, sl, r4
    1154:	ldcllt	0, cr11, [r0, #-8]!
    1158:	rscscc	pc, pc, pc, asr #32
    115c:			; <UNDEFINED> instruction: 0xf7ffe7f2
    1160:	svclt	0x0000ec1c
    1164:	andeq	r0, r1, r8, lsr lr
    1168:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    116c:	andeq	r0, r1, r0, ror #27
    1170:	mvnsmi	lr, sp, lsr #18
    1174:	stcmi	0, cr11, [r8, #-528]!	; 0xfffffdf0
    1178:	blmi	a12998 <fchmod@plt+0xa11e7c>
    117c:	ldrbtmi	r4, [sp], #-1548	; 0xfffff9f4
    1180:	vpmax.s8	d26, d5, d1
    1184:	andcs	r4, r1, r3, lsl r1
    1188:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    118c:			; <UNDEFINED> instruction: 0xf04f9303
    1190:			; <UNDEFINED> instruction: 0xf7ff0300
    1194:	bllt	63c204 <fchmod@plt+0x63b6e8>
    1198:			; <UNDEFINED> instruction: 0x8006f8bd
    119c:			; <UNDEFINED> instruction: 0x7004f8bd
    11a0:			; <UNDEFINED> instruction: 0xf288fab8
    11a4:			; <UNDEFINED> instruction: 0xf387fab7
    11a8:	ldmdbeq	fp, {r1, r4, r6, r8, fp}^
    11ac:	svclt	0x00082e00
    11b0:	sfmcs	f2, 4, [r0], {-0}
    11b4:	sadd16mi	fp, sp, r4
    11b8:	ldmiblt	r2!, {r8, sl, sp}^
    11bc:	smlatblt	lr, sp, r9, fp
    11c0:	andhi	pc, r0, r6, asr #17
    11c4:	eorvs	fp, r7, r4, lsl #2
    11c8:	blmi	513a24 <fchmod@plt+0x512f08>
    11cc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    11d0:	blls	db240 <fchmod@plt+0xda724>
    11d4:	tstle	sp, sl, asr r0
    11d8:	andlt	r2, r4, r0
    11dc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    11e0:	strcs	r2, [r0, -r1, lsl #6]
    11e4:	ssatmi	r4, #25, sl, lsl #12
    11e8:	stmdami	lr, {r5, r6, r7, r8, r9, sl, sp, lr, pc}
    11ec:			; <UNDEFINED> instruction: 0xf7ff4478
    11f0:			; <UNDEFINED> instruction: 0x4607ff7d
    11f4:	mvnle	r2, r0, lsl #28
    11f8:	stmdami	fp, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    11fc:			; <UNDEFINED> instruction: 0xf7ff4478
    1200:			; <UNDEFINED> instruction: 0x4680ff75
    1204:	sbcsle	r2, fp, r0, lsl #26
    1208:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    120c:			; <UNDEFINED> instruction: 0xff6ef7ff
    1210:	ldrb	r4, [r5, r7, lsl #12]
    1214:	bl	ff03f218 <fchmod@plt+0xff03e6fc>
    1218:	andeq	r0, r1, sl, lsr #27
    121c:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    1220:	andeq	r0, r1, ip, asr sp
    1224:	andeq	r0, r0, r0, ror #8
    1228:	andeq	r0, r0, r8, asr #8
    122c:	andeq	r0, r0, r2, asr #8
    1230:	tstcs	r0, pc, lsl #20
    1234:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
    1238:	addlt	fp, r2, r0, lsl r5
    123c:			; <UNDEFINED> instruction: 0x460458d3
    1240:	ldmdavs	fp, {r3, r5, r6, r9, sl, lr}
    1244:			; <UNDEFINED> instruction: 0xf04f9301
    1248:	mrsls	r0, LR_irq
    124c:			; <UNDEFINED> instruction: 0xff90f7ff
    1250:	blmi	213a7c <fchmod@plt+0x212f60>
    1254:	stmdals	r0, {r1, r3, r4, r5, r6, sl, lr}
    1258:	stmdacs	r0, {r0, r1, r4, r6, r7, fp, ip, lr}
    125c:			; <UNDEFINED> instruction: 0x4620bfd8
    1260:	blls	5b2d0 <fchmod@plt+0x5a7b4>
    1264:	qaddle	r4, sl, r1
    1268:	ldclt	0, cr11, [r0, #-8]
    126c:	bl	fe53f270 <fchmod@plt+0xfe53e754>
    1270:	strdeq	r0, [r1], -r2
    1274:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    1278:	ldrdeq	r0, [r1], -r4
    127c:	andcs	fp, r0, r8, lsl #10
    1280:	stc	7, cr15, [r8], #-1020	; 0xfffffc04
    1284:	andcs	fp, r0, r8, lsl #2
    1288:	andcs	fp, r1, r8, lsl #26
    128c:	stc	7, cr15, [r2], #-1020	; 0xfffffc04
    1290:	andcs	fp, r2, r0, asr #18
    1294:	ldc	7, cr15, [lr], {255}	; 0xff
    1298:	svclt	0x000c2800
    129c:	andseq	pc, r5, pc, rrx
    12a0:	stclt	0, cr2, [r8, #-8]
    12a4:	stclt	0, cr2, [r8, #-4]
    12a8:			; <UNDEFINED> instruction: 0x4607b5f8
    12ac:			; <UNDEFINED> instruction: 0x460c4616
    12b0:	movwcs	fp, #265	; 0x109
    12b4:	tstlt	pc, fp
    12b8:	eorsvs	r2, fp, r0, lsl #6
    12bc:	movwcs	fp, #270	; 0x10e
    12c0:			; <UNDEFINED> instruction: 0xf7ff6033
    12c4:	mcrne	15, 0, pc, cr3, cr11, {6}	; <UNPREDICTABLE>
    12c8:			; <UNDEFINED> instruction: 0xf7ffdb09
    12cc:			; <UNDEFINED> instruction: 0x4605ebba
    12d0:	tstlt	r7, r0, lsr r3
    12d4:	b	15193bc <fchmod@plt+0x15188a0>
    12d8:	tstle	r2, r6, lsl #6
    12dc:	ldrmi	r2, [r8], -r0, lsl #6
    12e0:	ldmdbmi	r1, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    12e4:	strtmi	r2, [r8], -r5, lsl #4
    12e8:			; <UNDEFINED> instruction: 0xf7ff4479
    12ec:			; <UNDEFINED> instruction: 0xb1a8ec00
    12f0:	eorvs	fp, r5, r4, lsl r1
    12f4:	rscsle	r2, r1, r0, lsl #28
    12f8:	mulmi	r0, r5, r9
    12fc:	rscle	r2, sp, r0, lsl #24
    1300:	bl	fe4bf304 <fchmod@plt+0xfe4be7e8>
    1304:	and	r6, r3, r2, lsl #16
    1308:	svcmi	0x0001f915
    130c:	rscle	r2, r5, r0, lsl #24
    1310:	andscc	pc, r4, r2, lsr r8	; <UNPREDICTABLE>
    1314:	ldrble	r0, [r7, #1307]!	; 0x51b
    1318:			; <UNDEFINED> instruction: 0xe7df6035
    131c:	strb	r3, [r7, r5, lsl #10]!
    1320:	mvnscc	pc, #79	; 0x4f
    1324:	svclt	0x0000e7db
    1328:	andeq	r0, r0, ip, ror #6
    132c:			; <UNDEFINED> instruction: 0x4604b510
    1330:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
    1334:	bl	16bf338 <fchmod@plt+0x16be81c>
    1338:	eorvs	r2, r0, r0, lsl #16
    133c:			; <UNDEFINED> instruction: 0xf06fbf14
    1340:	andcs	r0, r0, r5, lsl r0
    1344:	svclt	0x0000bd10
    1348:	andeq	r0, r0, sl, lsr #6
    134c:	mvnsmi	lr, #737280	; 0xb4000
    1350:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1354:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1358:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    135c:	b	ffbbf360 <fchmod@plt+0xffbbe844>
    1360:	blne	1d9255c <fchmod@plt+0x1d91a40>
    1364:	strhle	r1, [sl], -r6
    1368:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    136c:	svccc	0x0004f855
    1370:	strbmi	r3, [sl], -r1, lsl #8
    1374:	ldrtmi	r4, [r8], -r1, asr #12
    1378:	adcmi	r4, r6, #152, 14	; 0x2600000
    137c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1380:	svclt	0x000083f8
    1384:	andeq	r0, r1, sl, lsl #21
    1388:	andeq	r0, r1, r0, lsl #21
    138c:	svclt	0x00004770
    1390:	tstcs	r0, r2, lsl #22
    1394:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    1398:	bllt	193f39c <fchmod@plt+0x193e880>
    139c:	andeq	r0, r1, ip, ror #24

Disassembly of section .fini:

000013a0 <.fini>:
    13a0:	push	{r3, lr}
    13a4:	pop	{r3, pc}
