#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Nov 11 14:05:10 2019
# Process ID: 85564
# Current directory: C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_syn_test/conv_syn_test.runs/synth_1
# Command line: vivado.exe -log conv_layer.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source conv_layer.tcl
# Log file: C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_syn_test/conv_syn_test.runs/synth_1/conv_layer.vds
# Journal file: C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_syn_test/conv_syn_test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source conv_layer.tcl -notrace
Command: synth_design -top conv_layer -part xc7z045ffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 84772 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 409.586 ; gain = 97.465
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'conv_layer' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:13]
WARNING: [Synth 8-3848] Net weight_read[0][0] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[0][1] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[0][2] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[0][3] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[0][4] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[0][5] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[0][6] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[0][7] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[0][8] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[0][9] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[0][10] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[0][11] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[0][12] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[0][13] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[0][14] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[0][15] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[0][16] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[0][17] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[0][18] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[0][19] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[0][20] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[0][21] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[0][22] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[0][23] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[0][24] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][0] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][1] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][2] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][3] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][4] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][5] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][6] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][7] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][8] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][9] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][10] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][11] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][12] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][13] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][14] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][15] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][16] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][17] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][18] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][19] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][20] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][21] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][22] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][23] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[1][24] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][0] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][1] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][2] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][3] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][4] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][5] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][6] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][7] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][8] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][9] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][10] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][11] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][12] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][13] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][14] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][15] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][16] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][17] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][18] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][19] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][20] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][21] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][22] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][23] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[2][24] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][0] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][1] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][2] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][3] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][4] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][5] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][6] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][7] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][8] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][9] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][10] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][11] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][12] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][13] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][14] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][15] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][16] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][17] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][18] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][19] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][20] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][21] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][22] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][23] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
WARNING: [Synth 8-3848] Net weight_read[3][24] in module/entity conv_layer does not have driver. [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:52]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'conv_layer' (1#1) [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 473.289 ; gain = 161.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 473.289 ; gain = 161.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 473.289 ; gain = 161.168
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_syn_test/conv_syn_test.srcs/constrs_1/new/run1.xdc]
Finished Parsing XDC File [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_syn_test/conv_syn_test.srcs/constrs_1/new/run1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_syn_test/conv_syn_test.srcs/constrs_1/new/run1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/conv_layer_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/conv_layer_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 910.711 ; gain = 1.289
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 910.711 ; gain = 598.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 910.711 ; gain = 598.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 910.711 ; gain = 598.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 910.711 ; gain = 598.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |conv_layer__GB0 |           1|     26388|
|2     |conv_layer__GB1 |           1|     25836|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  25 Input     69 Bit       Adders := 8     
+---Registers : 
	               69 Bit    Registers := 8     
+---Multipliers : 
	                32x33  Multipliers := 200   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module conv_layer 
Detailed RTL Component Info : 
+---Adders : 
	  25 Input     69 Bit       Adders := 8     
+---Registers : 
	               69 Bit    Registers := 8     
+---Multipliers : 
	                32x33  Multipliers := 200   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'conv_result_2_reg[68:0]' into 'conv_result_1_reg[68:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:134]
INFO: [Synth 8-4471] merging register 'conv_result_8_reg[68:0]' into 'conv_result_1_reg[68:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:140]
INFO: [Synth 8-4471] merging register 'conv_result_7_reg[68:0]' into 'conv_result_1_reg[68:0]' [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:139]
WARNING: [Synth 8-6014] Unused sequential element conv_result_2_reg was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:134]
WARNING: [Synth 8-6014] Unused sequential element conv_result_8_reg was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:140]
WARNING: [Synth 8-6014] Unused sequential element conv_result_7_reg was removed.  [C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_layer.v:139]
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[0]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[1]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[2]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[3]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[4]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[5]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[6]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[7]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[8]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[9]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[10]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[11]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[12]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[13]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[14]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[15]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[16]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[17]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[18]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[19]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[20]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[21]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[22]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[23]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[24]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[25]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[26]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[27]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[28]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[29]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[30]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[31]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[32]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[33]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[34]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[35]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[36]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[37]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[38]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[39]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[40]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[41]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[42]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[43]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[44]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[45]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[46]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[47]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[48]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[49]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[50]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[51]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[52]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[53]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[54]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[55]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[56]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[57]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[58]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[59]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[60]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[61]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[62]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[63]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[64]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[65]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[66]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_1_reg[67]' (FDR) to 'i_0/conv_result_1_reg[68]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\conv_result_1_reg[68] )
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_5_reg[0]' (FDR) to 'i_0/conv_result_6_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_5_reg[1]' (FDR) to 'i_0/conv_result_6_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_5_reg[2]' (FDR) to 'i_0/conv_result_6_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_5_reg[3]' (FDR) to 'i_0/conv_result_6_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_5_reg[4]' (FDR) to 'i_0/conv_result_6_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_5_reg[5]' (FDR) to 'i_0/conv_result_6_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_5_reg[6]' (FDR) to 'i_0/conv_result_6_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_5_reg[7]' (FDR) to 'i_0/conv_result_6_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_5_reg[8]' (FDR) to 'i_0/conv_result_6_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_5_reg[9]' (FDR) to 'i_0/conv_result_6_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_5_reg[10]' (FDR) to 'i_0/conv_result_6_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_5_reg[11]' (FDR) to 'i_0/conv_result_6_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_5_reg[12]' (FDR) to 'i_0/conv_result_6_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_5_reg[13]' (FDR) to 'i_0/conv_result_6_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_5_reg[14]' (FDR) to 'i_0/conv_result_6_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_5_reg[15]' (FDR) to 'i_0/conv_result_6_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_5_reg[16]' (FDR) to 'i_0/conv_result_6_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_5_reg[17]' (FDR) to 'i_0/conv_result_6_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_5_reg[18]' (FDR) to 'i_0/conv_result_6_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_5_reg[19]' (FDR) to 'i_0/conv_result_6_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_5_reg[20]' (FDR) to 'i_0/conv_result_6_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_5_reg[21]' (FDR) to 'i_0/conv_result_6_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_5_reg[22]' (FDR) to 'i_0/conv_result_6_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_5_reg[23]' (FDR) to 'i_0/conv_result_6_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_5_reg[24]' (FDR) to 'i_0/conv_result_6_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_5_reg[25]' (FDR) to 'i_0/conv_result_6_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_5_reg[26]' (FDR) to 'i_0/conv_result_6_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_5_reg[27]' (FDR) to 'i_0/conv_result_6_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_5_reg[28]' (FDR) to 'i_0/conv_result_6_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_5_reg[29]' (FDR) to 'i_0/conv_result_6_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_5_reg[30]' (FDR) to 'i_0/conv_result_6_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/conv_result_5_reg[31]' (FDR) to 'i_0/conv_result_6_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\conv_result_3_reg[68] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 910.711 ; gain = 598.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 910.711 ; gain = 598.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 910.711 ; gain = 598.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 910.711 ; gain = 598.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 910.711 ; gain = 598.590
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 910.711 ; gain = 598.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 910.711 ; gain = 598.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 910.711 ; gain = 598.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 910.711 ; gain = 598.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 910.711 ; gain = 598.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |   552|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   552|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 910.711 ; gain = 598.590
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 910.711 ; gain = 161.168
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 910.711 ; gain = 598.590
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
119 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 910.711 ; gain = 611.223
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Hannah/Desktop/MDP_CNN_Verilog/SimpleCNN/conv_syn_test/conv_syn_test.runs/synth_1/conv_layer.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file conv_layer_utilization_synth.rpt -pb conv_layer_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.555 . Memory (MB): peak = 910.711 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov 11 14:06:13 2019...
