Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id A5C41A7FC78
	for <lists+qemu-devel@lfdr.de>; Tue,  8 Apr 2025 12:42:30 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1u26Nl-0005I6-UL; Tue, 08 Apr 2025 06:40:41 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <max.chou@sifive.com>)
 id 1u26NB-000566-9B
 for qemu-devel@nongnu.org; Tue, 08 Apr 2025 06:40:11 -0400
Received: from mail-pf1-x42c.google.com ([2607:f8b0:4864:20::42c])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <max.chou@sifive.com>)
 id 1u26N7-00088z-Hv
 for qemu-devel@nongnu.org; Tue, 08 Apr 2025 06:40:03 -0400
Received: by mail-pf1-x42c.google.com with SMTP id
 d2e1a72fcca58-730517040a9so6233615b3a.0
 for <qemu-devel@nongnu.org>; Tue, 08 Apr 2025 03:40:01 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=sifive.com; s=google; t=1744108800; x=1744713600; darn=nongnu.org;
 h=content-transfer-encoding:mime-version:references:in-reply-to
 :message-id:date:subject:cc:to:from:from:to:cc:subject:date
 :message-id:reply-to;
 bh=tuCSkAVlyRfO0GUKzpryx736tOWCITpgLMeGl17+N2Y=;
 b=e5AGbvAYGFCTBRaTh9TAyVsLXE12otQWdEs7goUvotyXivV9blHb2h5lbheCxVoMUX
 jbdJDC4RtSNBXZPD9tUP7hcNkvwv2chwyTJlwcLLoFjBplIN0aF753NG5w5AnnAQ9auA
 +czhpECSs2vrrRtaJo91bI12cJPEQ0lNg+brYT1uQ2n/phGBnA3LPpxYz2hYnoPVGb7R
 vqKL6vFe+LA4AfkmnAL7DJJy3AIQ55UakCffdgxEssbbeBriujV3hVXp6tQ8F4yL+YMX
 cGpuHVB8mkZ6Ay7RGHstPBnij2VO3cfR7Dv+E1NTzMbNAPet+H0YlLaqGdAPh/Gs8lhY
 Trkw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1744108800; x=1744713600;
 h=content-transfer-encoding:mime-version:references:in-reply-to
 :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc
 :subject:date:message-id:reply-to;
 bh=tuCSkAVlyRfO0GUKzpryx736tOWCITpgLMeGl17+N2Y=;
 b=k7ql8idySrwO4J6yMkBi/8uAHzDKYQE66UMAlFh4nhV8giqY5EQsAk667vpj68LSi1
 CvYzC3ib8/x5zuZiQgmXFaS9WdxwuGNqyPTeSVuqwvQJ/AL87su7bTVVJ2LMq/sB3PVr
 RNhuDOGyWmgbCyAEcMerlRRD2nT6EFEg300Uc3MUIT/4OMxcRzsZpEU2CRIn5+Ejh/Dn
 ie2+pShAO8Kdn3RRlBpR0oWGmpIIw5p9e7ZwXv+JdlOCJyYWGeeg/dZcQUcw8p3pNQxf
 Ef7aqScDHMs7rrSlf3k/xqsjz+NXZi0APPuTPRANtAmmF6ZJC4NwVdn8lKeTP4Ey0wb1
 x9Tg==
X-Gm-Message-State: AOJu0YxREOFzB1zqBRuEy6pinqOxvUP9iw55WED6U3Mpc5sy1/OmkUFS
 8H3EqxF3vFD+8a4aF4TmETsRgtsw75kP5GedGGB0yMCsdMj/OytvN27qFD0t8qVwK68O+UnHtTj
 M6jNmgRHq7Dpchz7QR43VKPpyayQIhjjiXNW0Pvd+eikH7iKw9mFqtkQYDgoN4PINVSa3FRCUQf
 2vyv1vkaGpnjb2xVXMjJeoLYSKZetlBsKZCaqpcbPx
X-Gm-Gg: ASbGncvZ4WBLLaxzbXaWtzZDUopER4EcbLpVnCZFLIgCoP0B8WjmcyTfZBq7PCsjO50
 3LvBELh9SZU88diaK9at/gPVdGwbGwbu0BDlWU9VNCoWl/NjnqPwx2IkEyI3s0ZjXLNkRzmCQmu
 MlWmi3yo5d3jZw0oegqD+gHED7ZcaOR86v7QmwThxFtkUdxs/rLhaFhiNE4QL/2e/7aHt0cW4Kl
 E2d9Muss4chRKbNSrojAkI0MotvzUct4edi1rtpOCk9h3qhfm8JOn+uRDyVjeaYiQHBZuli0YLS
 +4xB6pT9r/xSClIkUcZE9xYgk9vHyP8rT7afJIQKWpi61yvrxBHF92fOc0bj3dOa8oWMgQ9VGxW
 Jlq7vxy3HP4VFaw==
X-Google-Smtp-Source: AGHT+IE5cZ5VoB4K2ygbunq1G6DXE9+3RfIGKooDLs5OFNOTefKBLYrHAkQnsIzq44+dfnNUJILVZg==
X-Received: by 2002:a05:6a00:3e15:b0:736:5f75:4a44 with SMTP id
 d2e1a72fcca58-739e4b7aee2mr17015942b3a.22.1744108799501; 
 Tue, 08 Apr 2025 03:39:59 -0700 (PDT)
Received: from duncan.localdomain (114-35-142-126.hinet-ip.hinet.net.
 [114.35.142.126]) by smtp.gmail.com with ESMTPSA id
 d2e1a72fcca58-739da0e3734sm10532380b3a.179.2025.04.08.03.39.57
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Tue, 08 Apr 2025 03:39:59 -0700 (PDT)
From: Max Chou <max.chou@sifive.com>
To: qemu-devel@nongnu.org,
	qemu-riscv@nongnu.org
Cc: Palmer Dabbelt <palmer@dabbelt.com>,
 Alistair Francis <alistair.francis@wdc.com>,
 Weiwei Li <liwei1518@gmail.com>,
 Daniel Henrique Barboza <dbarboza@ventanamicro.com>,
 Liu Zhiwei <zhiwei_liu@linux.alibaba.com>, antonb@tenstorrent.com,
 Max Chou <max.chou@sifive.com>
Subject: [PATCH v3 03/10] target/riscv: rvv: Apply vext_check_input_eew to
 vrgather instructions to check mismatched input EEWs encoding constraint
Date: Tue,  8 Apr 2025 18:39:31 +0800
Message-ID: <20250408103938.3623486-4-max.chou@sifive.com>
X-Mailer: git-send-email 2.43.0
In-Reply-To: <20250408103938.3623486-1-max.chou@sifive.com>
References: <20250408103938.3623486-1-max.chou@sifive.com>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2607:f8b0:4864:20::42c;
 envelope-from=max.chou@sifive.com; helo=mail-pf1-x42c.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

According to the v spec, a vector register cannot be used to provide source
operands with more than one EEW for a single instruction.
The vs1 EEW of vrgatherei16.vv is 16.

Co-authored-by: Anton Blanchard <antonb@tenstorrent.com>
Reviewed-by: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
Signed-off-by: Max Chou <max.chou@sifive.com>
---
 target/riscv/insn_trans/trans_rvv.c.inc | 32 +++++++++++++++++++++++++
 1 file changed, 32 insertions(+)

diff --git a/target/riscv/insn_trans/trans_rvv.c.inc b/target/riscv/insn_trans/trans_rvv.c.inc
index e630f8661e1..4a0c9fbeff3 100644
--- a/target/riscv/insn_trans/trans_rvv.c.inc
+++ b/target/riscv/insn_trans/trans_rvv.c.inc
@@ -379,6 +379,35 @@ static bool vext_check_ld_index(DisasContext *s, int vd, int vs2,
     return ret;
 }
 
+/*
+ * Check whether a vector register is used to provide source operands with
+ * more than one EEW for the vector instruction.
+ * Returns true if the instruction has valid encoding
+ * Returns false if encoding violates the mismatched input EEWs constraint
+ */
+static bool vext_check_input_eew(DisasContext *s, int vs1, uint8_t eew_vs1,
+                                 int vs2, uint8_t eew_vs2, int vm)
+{
+    bool is_valid = true;
+    int8_t emul_vs1 = eew_vs1 - s->sew + s->lmul;
+    int8_t emul_vs2 = eew_vs2 - s->sew + s->lmul;
+
+    /* When vm is 0, vs1 & vs2(EEW!=1) group can't overlap v0 (EEW=1) */
+    if ((vs1 != -1 && !require_vm(vm, vs1)) ||
+        (vs2 != -1 && !require_vm(vm, vs2))) {
+        is_valid = false;
+    }
+
+    /* When eew_vs1 != eew_vs2, check whether vs1 and vs2 are overlapped */
+    if ((vs1 != -1 && vs2 != -1) && (eew_vs1 != eew_vs2) &&
+        is_overlapped(vs1, 1 << MAX(emul_vs1, 0),
+                      vs2, 1 << MAX(emul_vs2, 0))) {
+        is_valid = false;
+    }
+
+    return is_valid;
+}
+
 static bool vext_check_ss(DisasContext *s, int vd, int vs, int vm)
 {
     return require_vm(vm, vd) &&
@@ -3449,6 +3478,7 @@ static bool vrgather_vv_check(DisasContext *s, arg_rmrr *a)
 {
     return require_rvv(s) &&
            vext_check_isa_ill(s) &&
+           vext_check_input_eew(s, a->rs1, s->sew, a->rs2, s->sew, a->vm) &&
            require_align(a->rd, s->lmul) &&
            require_align(a->rs1, s->lmul) &&
            require_align(a->rs2, s->lmul) &&
@@ -3461,6 +3491,7 @@ static bool vrgatherei16_vv_check(DisasContext *s, arg_rmrr *a)
     int8_t emul = MO_16 - s->sew + s->lmul;
     return require_rvv(s) &&
            vext_check_isa_ill(s) &&
+           vext_check_input_eew(s, a->rs1, MO_16, a->rs2, s->sew, a->vm) &&
            (emul >= -3 && emul <= 3) &&
            require_align(a->rd, s->lmul) &&
            require_align(a->rs1, emul) &&
@@ -3480,6 +3511,7 @@ static bool vrgather_vx_check(DisasContext *s, arg_rmrr *a)
 {
     return require_rvv(s) &&
            vext_check_isa_ill(s) &&
+           vext_check_input_eew(s, -1, MO_64, a->rs2, s->sew, a->vm) &&
            require_align(a->rd, s->lmul) &&
            require_align(a->rs2, s->lmul) &&
            (a->rd != a->rs2) &&
-- 
2.43.0


