
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xa7a75tcsg324-1I
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a75t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a75t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17508 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 334.031 ; gain = 99.992
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/Karina/Desktop/NIR/BM/BM.srcs/sources_1/new/main.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Control' [C:/Users/Karina/Desktop/NIR/BM/BM.srcs/sources_1/new/Control.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'Control' (1#1) [C:/Users/Karina/Desktop/NIR/BM/BM.srcs/sources_1/new/Control.sv:2]
INFO: [Synth 8-6157] synthesizing module 'rDC_combinational' [C:/Users/Karina/Desktop/NIR/BM/BM.srcs/sources_1/new/rDC.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'rDC_combinational' (2#1) [C:/Users/Karina/Desktop/NIR/BM/BM.srcs/sources_1/new/rDC.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'main' (3#1) [C:/Users/Karina/Desktop/NIR/BM/BM.srcs/sources_1/new/main.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 492.277 ; gain = 258.238
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 492.277 ; gain = 258.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 492.277 ; gain = 258.238
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7a75tcsg324-1I
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Karina/Desktop/NIR/BM/BM.srcs/constrs_1/new/RiBM.xdc]
Finished Parsing XDC File [C:/Users/Karina/Desktop/NIR/BM/BM.srcs/constrs_1/new/RiBM.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 813.098 ; gain = 1.422
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 813.098 ; gain = 579.059
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a75tcsg324-1I
INFO: [Synth 8-5544] ROM "processing" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 813.098 ; gain = 579.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    128 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input    128 Bit         XORs := 19    
	   2 Input     20 Bit         XORs := 342   
	   3 Input      1 Bit         XORs := 608   
	   2 Input      1 Bit         XORs := 836   
+---Registers : 
	              128 Bit    Registers := 41    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 46    
	   2 Input     20 Bit        Muxes := 342   
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 41    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 24    
	   2 Input      1 Bit        Muxes := 2     
Module Control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    128 Bit       Adders := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
Module rDC_combinational 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 19    
	   2 Input     20 Bit         XORs := 342   
	   3 Input      1 Bit         XORs := 608   
	   2 Input      1 Bit         XORs := 836   
+---Muxes : 
	   2 Input    128 Bit        Muxes := 20    
	   2 Input     20 Bit        Muxes := 342   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 180 (col length:80)
BRAMs: 210 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[19][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[19][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[19][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[19][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[19][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[19][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[19][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[19][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[19][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[19][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\delta_reg[12][99] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][127]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][126]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][125]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][124]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][123]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][122]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][121]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][120]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][119]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][118]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][117]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][116]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][115]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][114]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][113]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][112]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][111]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][110]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][109]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][108]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][107]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][106]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][105]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][104]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][103]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][102]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][101]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][100]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][99]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][98]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][97]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][96]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][95]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][94]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][93]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][92]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][91]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][90]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][89]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][88]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][87]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][86]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][85]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][84]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][83]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][82]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][81]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][80]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][79]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][78]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][77]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][76]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][75]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][74]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][73]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][72]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][71]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][70]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][69]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][68]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][67]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][66]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][65]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][64]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][63]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][62]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][61]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][60]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][59]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][58]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][57]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][56]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][55]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][54]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][53]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][52]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][51]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][50]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][49]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][48]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][47]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][46]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][45]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][44]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][43]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][42]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][41]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][40]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][39]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][38]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][37]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][36]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][35]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][34]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][33]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][32]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][31]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][30]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][29]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (delta_reg[12][28]) is unused and will be removed from module main.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:28 . Memory (MB): peak = 982.258 ; gain = 748.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:31 ; elapsed = 00:01:42 . Memory (MB): peak = 982.258 ; gain = 748.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:01:42 . Memory (MB): peak = 982.258 ; gain = 748.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:33 ; elapsed = 00:01:44 . Memory (MB): peak = 982.258 ; gain = 748.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:35 ; elapsed = 00:01:46 . Memory (MB): peak = 982.258 ; gain = 748.219
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:35 ; elapsed = 00:01:46 . Memory (MB): peak = 982.258 ; gain = 748.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:35 ; elapsed = 00:01:46 . Memory (MB): peak = 982.258 ; gain = 748.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:35 ; elapsed = 00:01:46 . Memory (MB): peak = 982.258 ; gain = 748.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:37 ; elapsed = 00:01:48 . Memory (MB): peak = 982.258 ; gain = 748.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:37 ; elapsed = 00:01:48 . Memory (MB): peak = 982.258 ; gain = 748.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    59|
|3     |LUT1   |     2|
|4     |LUT2   |   983|
|5     |LUT3   |   313|
|6     |LUT4   |  1119|
|7     |LUT5   |   480|
|8     |LUT6   |   618|
|9     |FDRE   |  1338|
|10    |FDSE   |     3|
|11    |IBUF   |   948|
|12    |OBUF   |   896|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  6760|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:37 ; elapsed = 00:01:48 . Memory (MB): peak = 982.258 ; gain = 748.219
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3913 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:09 ; elapsed = 00:01:33 . Memory (MB): peak = 982.258 ; gain = 427.398
Synthesis Optimization Complete : Time (s): cpu = 00:01:37 ; elapsed = 00:01:48 . Memory (MB): peak = 982.258 ; gain = 748.219
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1007 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'main' is not ideal for floorplanning, since the cellview 'main' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
122 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:40 ; elapsed = 00:01:53 . Memory (MB): peak = 982.258 ; gain = 761.074
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Karina/Desktop/NIR/BM/BM.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.198 . Memory (MB): peak = 982.258 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jan  6 21:07:05 2026...
