Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Dec 22 15:12:28 2021
| Host         : DESKTOP-A6N5RC6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_control_sets_placed.rpt
| Design       : uart
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            1 |
|      5 |            1 |
|      8 |            1 |
|      9 |            2 |
|     12 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              23 |            8 |
| Yes          | No                    | No                     |              25 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------+-------------------------+------------------+----------------+
|  Clock Signal  |    Enable Signal    |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+---------------------+-------------------------+------------------+----------------+
|  clk_IBUF_BUFG | t/uart_tx_i_1_n_0   |                         |                1 |              1 |
|  clk_IBUF_BUFG | r/count_read_0      |                         |                1 |              4 |
|  clk_IBUF_BUFG |                     | r/count[8]_i_1__0_n_0   |                2 |              5 |
|  clk_IBUF_BUFG | r/out_rx[7]_i_1_n_0 |                         |                2 |              8 |
|  clk_IBUF_BUFG |                     | r/b/count[9]_i_1_n_0    |                3 |              9 |
|  clk_IBUF_BUFG |                     | t/b/count[9]_i_1__0_n_0 |                3 |              9 |
|  clk_IBUF_BUFG | t/b/E[0]            |                         |                2 |             12 |
|  clk_IBUF_BUFG |                     |                         |                9 |             23 |
+----------------+---------------------+-------------------------+------------------+----------------+


