#include "cpu6502.h"
#include <string.h>

//This is the CPU we will be using.
extern CPU6502 cpu6502;

static const struct INSTRUCTION INSTRUCTIONS[] = {
        { "BRK", BRK, IMM, 7 },{ "ORA", ORA, IZX, 6 },{ "???", XXX, IMP, 2 },{ "???", XXX, IMP, 8 },{ "???", NOP, IMP, 3 },{ "ORA", ORA, ZP0, 3 },{ "ASL", ASL, ZP0, 5 },{ "???", XXX, IMP, 5 },{ "PHP", PHP, IMP, 3 },{ "ORA", ORA, IMM, 2 },{ "ASL", ASL, IMP, 2 },{ "???", XXX, IMP, 2 },{ "???", NOP, IMP, 4 },{ "ORA", ORA, ABS, 4 },{ "ASL", ASL, ABS, 6 },{ "???", XXX, IMP, 6 },
        { "BPL", BPL, REL, 2 },{ "ORA", ORA, IZY, 5 },{ "???", XXX, IMP, 2 },{ "???", XXX, IMP, 8 },{ "???", NOP, IMP, 4 },{ "ORA", ORA, ZPX, 4 },{ "ASL", ASL, ZPX, 6 },{ "???", XXX, IMP, 6 },{ "CLC", CLC, IMP, 2 },{ "ORA", ORA, ABY, 4 },{ "???", NOP, IMP, 2 },{ "???", XXX, IMP, 7 },{ "???", NOP, IMP, 4 },{ "ORA", ORA, ABX, 4 },{ "ASL", ASL, ABX, 7 },{ "???", XXX, IMP, 7 },
        { "JSR", JSR, ABS, 6 },{ "AND", AND, IZX, 6 },{ "???", XXX, IMP, 2 },{ "???", XXX, IMP, 8 },{ "BIT", BIT, ZP0, 3 },{ "AND", AND, ZP0, 3 },{ "ROL", ROL, ZP0, 5 },{ "???", XXX, IMP, 5 },{ "PLP", PLP, IMP, 4 },{ "AND", AND, IMM, 2 },{ "ROL", ROL, IMP, 2 },{ "???", XXX, IMP, 2 },{ "BIT", BIT, ABS, 4 },{ "AND", AND, ABS, 4 },{ "ROL", ROL, ABS, 6 },{ "???", XXX, IMP, 6 },
        { "BMI", BMI, REL, 2 },{ "AND", AND, IZY, 5 },{ "???", XXX, IMP, 2 },{ "???", XXX, IMP, 8 },{ "???", NOP, IMP, 4 },{ "AND", AND, ZPX, 4 },{ "ROL", ROL, ZPX, 6 },{ "???", XXX, IMP, 6 },{ "SEC", SEC, IMP, 2 },{ "AND", AND, ABY, 4 },{ "???", NOP, IMP, 2 },{ "???", XXX, IMP, 7 },{ "???", NOP, IMP, 4 },{ "AND", AND, ABX, 4 },{ "ROL", ROL, ABX, 7 },{ "???", XXX, IMP, 7 },
        { "RTI", RTI, IMP, 6 },{ "EOR", EOR, IZX, 6 },{ "???", XXX, IMP, 2 },{ "???", XXX, IMP, 8 },{ "???", NOP, IMP, 3 },{ "EOR", EOR, ZP0, 3 },{ "LSR", LSR, ZP0, 5 },{ "???", XXX, IMP, 5 },{ "PHA", PHA, IMP, 3 },{ "EOR", EOR, IMM, 2 },{ "LSR", LSR, IMP, 2 },{ "???", XXX, IMP, 2 },{ "JMP", JMP, ABS, 3 },{ "EOR", EOR, ABS, 4 },{ "LSR", LSR, ABS, 6 },{ "???", XXX, IMP, 6 },
        { "BVC", BVC, REL, 2 },{ "EOR", EOR, IZY, 5 },{ "???", XXX, IMP, 2 },{ "???", XXX, IMP, 8 },{ "???", NOP, IMP, 4 },{ "EOR", EOR, ZPX, 4 },{ "LSR", LSR, ZPX, 6 },{ "???", XXX, IMP, 6 },{ "CLI", CLI, IMP, 2 },{ "EOR", EOR, ABY, 4 },{ "???", NOP, IMP, 2 },{ "???", XXX, IMP, 7 },{ "???", NOP, IMP, 4 },{ "EOR", EOR, ABX, 4 },{ "LSR", LSR, ABX, 7 },{ "???", XXX, IMP, 7 },
        { "RTS", RTS, IMP, 6 },{ "ADC", ADC, IZX, 6 },{ "???", XXX, IMP, 2 },{ "???", XXX, IMP, 8 },{ "???", NOP, IMP, 3 },{ "ADC", ADC, ZP0, 3 },{ "ROR", ROR, ZP0, 5 },{ "???", XXX, IMP, 5 },{ "PLA", PLA, IMP, 4 },{ "ADC", ADC, IMM, 2 },{ "ROR", ROR, IMP, 2 },{ "???", XXX, IMP, 2 },{ "JMP", JMP, IND, 5 },{ "ADC", ADC, ABS, 4 },{ "ROR", ROR, ABS, 6 },{ "???", XXX, IMP, 6 },
        { "BVS", BVS, REL, 2 },{ "ADC", ADC, IZY, 5 },{ "???", XXX, IMP, 2 },{ "???", XXX, IMP, 8 },{ "???", NOP, IMP, 4 },{ "ADC", ADC, ZPX, 4 },{ "ROR", ROR, ZPX, 6 },{ "???", XXX, IMP, 6 },{ "SEI", SEI, IMP, 2 },{ "ADC", ADC, ABY, 4 },{ "???", NOP, IMP, 2 },{ "???", XXX, IMP, 7 },{ "???", NOP, IMP, 4 },{ "ADC", ADC, ABX, 4 },{ "ROR", ROR, ABX, 7 },{ "???", XXX, IMP, 7 },
        { "???", NOP, IMP, 2 },{ "STA", STA, IZX, 6 },{ "???", NOP, IMP, 2 },{ "???", XXX, IMP, 6 },{ "STY", STY, ZP0, 3 },{ "STA", STA, ZP0, 3 },{ "STX", STX, ZP0, 3 },{ "???", XXX, IMP, 3 },{ "DEY", DEY, IMP, 2 },{ "???", NOP, IMP, 2 },{ "TXA", TXA, IMP, 2 },{ "???", XXX, IMP, 2 },{ "STY", STY, ABS, 4 },{ "STA", STA, ABS, 4 },{ "STX", STX, ABS, 4 },{ "???", XXX, IMP, 4 },
        { "BCC", BCC, REL, 2 },{ "STA", STA, IZY, 6 },{ "???", XXX, IMP, 2 },{ "???", XXX, IMP, 6 },{ "STY", STY, ZPX, 4 },{ "STA", STA, ZPX, 4 },{ "STX", STX, ZPY, 4 },{ "???", XXX, IMP, 4 },{ "TYA", TYA, IMP, 2 },{ "STA", STA, ABY, 5 },{ "TXS", TXS, IMP, 2 },{ "???", XXX, IMP, 5 },{ "???", NOP, IMP, 5 },{ "STA", STA, ABX, 5 },{ "???", XXX, IMP, 5 },{ "???", XXX, IMP, 5 },
        { "LDY", LDY, IMM, 2 },{ "LDA", LDA, IZX, 6 },{ "LDX", LDX, IMM, 2 },{ "???", XXX, IMP, 6 },{ "LDY", LDY, ZP0, 3 },{ "LDA", LDA, ZP0, 3 },{ "LDX", LDX, ZP0, 3 },{ "???", XXX, IMP, 3 },{ "TAY", TAY, IMP, 2 },{ "LDA", LDA, IMM, 2 },{ "TAX", TAX, IMP, 2 },{ "???", XXX, IMP, 2 },{ "LDY", LDY, ABS, 4 },{ "LDA", LDA, ABS, 4 },{ "LDX", LDX, ABS, 4 },{ "???", XXX, IMP, 4 },
        { "BCS", BCS, REL, 2 },{ "LDA", LDA, IZY, 5 },{ "???", XXX, IMP, 2 },{ "???", XXX, IMP, 5 },{ "LDY", LDY, ZPX, 4 },{ "LDA", LDA, ZPX, 4 },{ "LDX", LDX, ZPY, 4 },{ "???", XXX, IMP, 4 },{ "CLV", CLV, IMP, 2 },{ "LDA", LDA, ABY, 4 },{ "TSX", TSX, IMP, 2 },{ "???", XXX, IMP, 4 },{ "LDY", LDY, ABX, 4 },{ "LDA", LDA, ABX, 4 },{ "LDX", LDX, ABY, 4 },{ "???", XXX, IMP, 4 },
        { "CPY", CPY, IMM, 2 },{ "CMP", CMP, IZX, 6 },{ "???", NOP, IMP, 2 },{ "???", XXX, IMP, 8 },{ "CPY", CPY, ZP0, 3 },{ "CMP", CMP, ZP0, 3 },{ "DEC", DEC, ZP0, 5 },{ "???", XXX, IMP, 5 },{ "INY", INY, IMP, 2 },{ "CMP", CMP, IMM, 2 },{ "DEX", DEX, IMP, 2 },{ "???", XXX, IMP, 2 },{ "CPY", CPY, ABS, 4 },{ "CMP", CMP, ABS, 4 },{ "DEC", DEC, ABS, 6 },{ "???", XXX, IMP, 6 },
        { "BNE", BNE, REL, 2 },{ "CMP", CMP, IZY, 5 },{ "???", XXX, IMP, 2 },{ "???", XXX, IMP, 8 },{ "???", NOP, IMP, 4 },{ "CMP", CMP, ZPX, 4 },{ "DEC", DEC, ZPX, 6 },{ "???", XXX, IMP, 6 },{ "CLD", CLD, IMP, 2 },{ "CMP", CMP, ABY, 4 },{ "NOP", NOP, IMP, 2 },{ "???", XXX, IMP, 7 },{ "???", NOP, IMP, 4 },{ "CMP", CMP, ABX, 4 },{ "DEC", DEC, ABX, 7 },{ "???", XXX, IMP, 7 },
        { "CPX", CPX, IMM, 2 },{ "SBC", SBC, IZX, 6 },{ "???", NOP, IMP, 2 },{ "???", XXX, IMP, 8 },{ "CPX", CPX, ZP0, 3 },{ "SBC", SBC, ZP0, 3 },{ "INC", INC, ZP0, 5 },{ "???", XXX, IMP, 5 },{ "INX", INX, IMP, 2 },{ "SBC", SBC, IMM, 2 },{ "NOP", NOP, IMP, 2 },{ "???", SBC, IMP, 2 },{ "CPX", CPX, ABS, 4 },{ "SBC", SBC, ABS, 4 },{ "INC", INC, ABS, 6 },{ "???", XXX, IMP, 6 },
        { "BEQ", BEQ, REL, 2 },{ "SBC", SBC, IZY, 5 },{ "???", XXX, IMP, 2 },{ "???", XXX, IMP, 8 },{ "???", NOP, IMP, 4 },{ "SBC", SBC, ZPX, 4 },{ "INC", INC, ZPX, 6 },{ "???", XXX, IMP, 6 },{ "SED", SED, IMP, 2 },{ "SBC", SBC, ABY, 4 },{ "NOP", NOP, IMP, 2 },{ "???", XXX, IMP, 7 },{ "???", NOP, IMP, 4 },{ "SBC", SBC, ABX, 4 },{ "INC", INC, ABX, 7 },{ "???", XXX, IMP, 7 }
};

void initialize(CPU6502* cpu) {
    memcpy(cpu->lookup, INSTRUCTIONS, sizeof(INSTRUCTION) * OPCODES);
    //Initialize CPU
    *cpu = (CPU6502){
        .a = UNITIALIZED,
        .x = UNITIALIZED,
        .y = UNITIALIZED,
        .stkp = UNITIALIZED,
        .pc = UNITIALIZED,
        .status = UNITIALIZED,
        .bus = NULL,

        .fetched = UNITIALIZED,
        .temp = UNITIALIZED,
        .addr_abs = UNITIALIZED,
        .addr_rel = UNITIALIZED,
        .opcode = UNITIALIZED,
        .cycles = UNITIALIZED,
        .clock_count = UNITIALIZED
    };
}

u_int8_t get_flag(CPU6502* cpu, enum FLAGS6502 f) {
    return ((cpu->status & f) > 0) ? 1 : 0;
}

void set_flag(CPU6502* cpu, enum FLAGS6502 f, bool v) {
    if (v)
        cpu->status |= f;
    else
        cpu->status &= ~f;
}

void write(CPU6502* cpu, u_int16_t addr, u_int8_t data){
    b_write(cpu->bus, addr, data);
}

u_int8_t read(CPU6502* cpu, u_int16_t addr){
    return b_read(cpu->bus, addr, false);
}

void reset(CPU6502* cpu){
    // Get the new address for PC
    cpu->addr_abs = 0xFFFC;
    u_int16_t low = read(cpu, cpu->addr_abs + 0);
    u_int16_t high = read(cpu, cpu->addr_abs + 1);

    //Set it!
    cpu->pc = (high << 8) | low;

    //Reset registers
    cpu->a = UNITIALIZED;
    cpu->x = UNITIALIZED;
    cpu->y = UNITIALIZED;
    cpu->stkp = 0xFD;
    cpu->status = UNITIALIZED | U;

    //Clear helper variables
    cpu->addr_rel = UNITIALIZED;
    cpu->addr_rel = UNITIALIZED;
    cpu->fetched = UNITIALIZED;

    cpu->cycles = 0;
}

void irq(CPU6502* cpu){
    if(get_flag(cpu, I) == 0){
        //We are now activating an interrupt, so we need to push PC to the stack
        //it takes 2 pushes as the PC is a 16 bit value.
        write(cpu, 0x0100 + cpu->stkp, (cpu->pc >> 8) & 0x00FF);
        cpu->stkp--;
        write(cpu, 0x0100 + cpu->stkp, cpu->pc & 0x00FF);
        cpu->stkp--;

        //Now save all the status values to the stack
        set_flag(cpu, B, 0);
        set_flag(cpu, U, 1);
        set_flag(cpu, I, 1);
        write(cpu, 0x0100 + cpu->stkp, cpu->status);

        // Grab the new PC from a fixed addr for interrupts
        cpu->addr_abs = 0xFFFE;
        u_int16_t low = read(cpu, cpu->addr_abs);
        u_int16_t high = read(cpu, cpu->addr_abs + 1);

        cpu->pc = (high << 8) | low;
        cpu->cycles = 7;
    }
}

void nmi(CPU6502 *cpu) {
    //Similar affair to above, but this interrupt can't be ignored.
    write(cpu, 0x0100 + cpu->stkp, (cpu->pc >> 8) & 0xFF);
    cpu->stkp--;
    write(cpu, 0x0100 + cpu->stkp, cpu->pc & 0xFF);
    cpu->stkp--;

    //Write status to stack
    set_flag(cpu, B, 0);
    set_flag(cpu, U, 1);
    set_flag(cpu, I, 1);
    write(cpu, 0x0100 + cpu->stkp, cpu->status);
    cpu->stkp--;

    //Update PC
    cpu->addr_abs = 0xFFFA;
    u_int16_t low = read(cpu, cpu->addr_abs + 0);
    u_int16_t high = read(cpu, cpu->addr_abs + 1);
    cpu->pc = (high << 8) | low;

    cpu->cycles = 8;
}

void clock(CPU6502* cpu){
    //This is not a microcode accurate emulation of the hardware. All we're doing is effectively delaying the code
    //By some amount of clock cycles to emulate the microcode at a high level.

    if(cpu->cycles == 0){
        //Read the next instruction byte
        cpu->opcode = read(cpu, cpu->pc);

        //Always set this to 1 (Not sure why)
        set_flag(cpu, U, 1);

        //Increment PC
        cpu->pc++;

        //Get the number of cycles for the next instruction
        cpu->cycles = cpu->lookup[cpu->opcode].cycles;

        //Grab the immediate data using the requisite addressing mode
        u_int8_t cycle1 = (*cpu->lookup[cpu->opcode].addr_mode)(cpu);

        //Perform Operation
        u_int8_t cycle2 = (*cpu->lookup[cpu->opcode].operation)(cpu);

        //Number of cycles might have been altered by the instruction (page swapping for example)
        cpu->cycles += cycle1 + cycle2;
        set_flag(cpu, U, 1);
    }

    //Increment global clock count and decrement cycles.
    cpu->clock_count++;
    cpu->cycles--;
}





