###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx17.ecn.purdue.edu)
#  Generated on:      Wed Mar  9 18:25:03 2016
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.829
+ Hold                          0.075
+ Phase Shift                   0.000
= Required Time                 0.905
  Arrival Time                  1.358
  Slack Time                    0.454
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.354 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |   -0.200 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.070 | 
     | nclk__L2_I0                                   | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    0.358 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[2] | CLK ^ -> Q v   | DFFSR  | 0.089 | 0.546 |   1.358 |    0.904 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2]    | D v            | DFFSR  | 0.089 | 0.000 |   1.358 |    0.905 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.554 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.707 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.977 | 
     | nclk__L2_I0                                | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    1.266 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] | CLK ^          | DFFSR  | 0.300 | 0.017 |   0.829 |    1.283 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[1] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.837
+ Hold                          0.075
+ Phase Shift                   0.000
= Required Time                 0.912
  Arrival Time                  1.369
  Slack Time                    0.457
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.357 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |   -0.204 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.066 | 
     | nclk__L2_I3                                   | A v -> Y ^     | INVX8  | 0.301 | 0.298 |   0.822 |    0.364 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[1] | CLK ^ -> Q v   | DFFSR  | 0.093 | 0.547 |   1.369 |    0.912 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1]    | D v            | DFFSR  | 0.093 | 0.000 |   1.369 |    0.912 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.557 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.711 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.981 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.301 | 0.298 |   0.822 |    1.279 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] | CLK ^          | DFFSR  | 0.306 | 0.015 |   0.837 |    1.294 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[3] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.839
+ Hold                          0.075
+ Phase Shift                   0.000
= Required Time                 0.914
  Arrival Time                  1.376
  Slack Time                    0.462
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.362 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |   -0.208 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.062 | 
     | nclk__L2_I0                                   | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    0.350 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[3] | CLK ^ -> Q v   | DFFSR  | 0.090 | 0.564 |   1.376 |    0.914 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3]    | D v            | DFFSR  | 0.090 | 0.000 |   1.376 |    0.914 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.562 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.715 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.985 | 
     | nclk__L2_I0                                | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    1.274 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] | CLK ^          | DFFSR  | 0.299 | 0.027 |   0.839 |    1.301 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.841
+ Hold                          0.075
+ Phase Shift                   0.000
= Required Time                 0.916
  Arrival Time                  1.378
  Slack Time                    0.462
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.362 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |   -0.209 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.061 | 
     | nclk__L2_I0                                | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    0.350 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] | CLK ^ -> Q v   | DFFSR  | 0.090 | 0.566 |   1.378 |    0.915 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] | D v            | DFFSR  | 0.090 | 0.000 |   1.378 |    0.916 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.562 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.716 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.986 | 
     | nclk__L2_I0                                | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    1.274 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] | CLK ^          | DFFSR  | 0.299 | 0.029 |   0.841 |    1.303 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.844
+ Hold                          0.074
+ Phase Shift                   0.000
= Required Time                 0.918
  Arrival Time                  1.381
  Slack Time                    0.463
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.363 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |   -0.210 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.060 | 
     | nclk__L2_I0                                   | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    0.349 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[0] | CLK ^ -> Q v   | DFFSR  | 0.095 | 0.569 |   1.381 |    0.917 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0]    | D v            | DFFSR  | 0.095 | 0.000 |   1.381 |    0.918 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.563 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.717 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.987 | 
     | nclk__L2_I0                                | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    1.275 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] | CLK ^          | DFFSR  | 0.298 | 0.032 |   0.844 |    1.307 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.835
+ Hold                          0.075
+ Phase Shift                   0.000
= Required Time                 0.910
  Arrival Time                  1.374
  Slack Time                    0.464
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.364 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |   -0.211 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.059 | 
     | nclk__L2_I0                                | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    0.348 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] | CLK ^ -> Q v   | DFFSR  | 0.090 | 0.562 |   1.374 |    0.909 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] | D v            | DFFSR  | 0.090 | 0.000 |   1.374 |    0.910 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.564 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.718 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.988 | 
     | nclk__L2_I0                                | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    1.276 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] | CLK ^          | DFFSR  | 0.300 | 0.023 |   0.835 |    1.299 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[3] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.844
+ Hold                          0.073
+ Phase Shift                   0.000
= Required Time                 0.916
  Arrival Time                  1.383
  Slack Time                    0.467
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.367 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |   -0.213 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.057 | 
     | nclk__L2_I0                                   | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    0.345 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[3] | CLK ^ -> Q v   | DFFSR  | 0.101 | 0.571 |   1.383 |    0.916 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3]    | D v            | DFFSR  | 0.101 | 0.000 |   1.383 |    0.916 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.567 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.721 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.991 | 
     | nclk__L2_I0                                | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    1.279 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] | CLK ^          | DFFSR  | 0.298 | 0.032 |   0.844 |    1.311 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[1] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.830
+ Hold                          0.074
+ Phase Shift                   0.000
= Required Time                 0.904
  Arrival Time                  1.376
  Slack Time                    0.471
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.371 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |   -0.217 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.053 | 
     | nclk__L2_I3                                   | A v -> Y ^     | INVX8  | 0.301 | 0.298 |   0.822 |    0.350 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[1] | CLK ^ -> Q v   | DFFSR  | 0.098 | 0.553 |   1.375 |    0.904 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1]    | D v            | DFFSR  | 0.098 | 0.000 |   1.376 |    0.904 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.571 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.725 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.995 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.301 | 0.298 |   0.822 |    1.293 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] | CLK ^          | DFFSR  | 0.305 | 0.009 |   0.830 |    1.301 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.832
+ Hold                          0.072
+ Phase Shift                   0.000
= Required Time                 0.904
  Arrival Time                  1.377
  Slack Time                    0.474
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.374 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |   -0.220 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.050 | 
     | nclk__L2_I0                                | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    0.338 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] | CLK ^ -> Q v   | DFFSR  | 0.104 | 0.565 |   1.377 |    0.903 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] | D v            | DFFSR  | 0.104 | 0.000 |   1.377 |    0.904 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.574 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.727 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.997 | 
     | nclk__L2_I0                                | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    1.286 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] | CLK ^          | DFFSR  | 0.300 | 0.020 |   0.831 |    1.305 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.830
+ Hold                          0.073
+ Phase Shift                   0.000
= Required Time                 0.903
  Arrival Time                  1.378
  Slack Time                    0.475
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.375 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |   -0.221 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.049 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.301 | 0.298 |   0.822 |    0.347 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] | CLK ^ -> Q v   | DFFSR  | 0.105 | 0.555 |   1.377 |    0.902 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] | D v            | DFFSR  | 0.105 | 0.000 |   1.378 |    0.903 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.575 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.729 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.999 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.301 | 0.298 |   0.822 |    1.297 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] | CLK ^          | DFFSR  | 0.305 | 0.009 |   0.830 |    1.305 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.837
+ Hold                          0.071
+ Phase Shift                   0.000
= Required Time                 0.908
  Arrival Time                  1.388
  Slack Time                    0.481
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.381 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |   -0.227 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.043 | 
     | nclk__L2_I0                                | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    0.331 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] | CLK ^ -> Q v   | DFFSR  | 0.109 | 0.576 |   1.388 |    0.907 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] | D v            | DFFSR  | 0.109 | 0.000 |   1.388 |    0.908 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.581 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.735 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    1.005 | 
     | nclk__L2_I0                                | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    1.293 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] | CLK ^          | DFFSR  | 0.299 | 0.024 |   0.837 |    1.317 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.838
+ Hold                          0.069
+ Phase Shift                   0.000
= Required Time                 0.907
  Arrival Time                  1.398
  Slack Time                    0.491
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.391 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |   -0.237 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.033 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.301 | 0.298 |   0.822 |    0.331 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] | CLK ^ -> Q v   | DFFSR  | 0.123 | 0.576 |   1.397 |    0.906 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] | D v            | DFFSR  | 0.123 | 0.001 |   1.398 |    0.907 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.591 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.745 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    1.015 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.301 | 0.298 |   0.822 |    1.312 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] | CLK ^          | DFFSR  | 0.306 | 0.016 |   0.838 |    1.329 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.839
+ Hold                          0.068
+ Phase Shift                   0.000
= Required Time                 0.907
  Arrival Time                  1.400
  Slack Time                    0.493
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.393 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |   -0.239 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.031 | 
     | nclk__L2_I0                                   | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    0.319 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[2] | CLK ^ -> Q v   | DFFSR  | 0.125 | 0.587 |   1.399 |    0.906 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2]    | D v            | DFFSR  | 0.125 | 0.000 |   1.400 |    0.907 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.593 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.747 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    1.017 | 
     | nclk__L2_I0                                | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    1.305 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] | CLK ^          | DFFSR  | 0.299 | 0.027 |   0.839 |    1.332 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.834
+ Hold                          0.066
+ Phase Shift                   0.000
= Required Time                 0.900
  Arrival Time                  1.397
  Slack Time                    0.497
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.397 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |   -0.243 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    0.027 | 
     | nclk__L2_I0                                | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    0.315 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] | CLK ^ -> Q v   | DFFSR  | 0.133 | 0.584 |   1.396 |    0.900 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] | D v            | DFFSR  | 0.133 | 0.001 |   1.397 |    0.900 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.597 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.751 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    1.021 | 
     | nclk__L2_I0                                | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    1.309 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] | CLK ^          | DFFSR  | 0.300 | 0.022 |   0.834 |    1.331 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.832
+ Hold                          0.060
+ Phase Shift                   0.000
= Required Time                 0.892
  Arrival Time                  1.401
  Slack Time                    0.510
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.410 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |   -0.256 | 
     | nclk__L1_I1                                   | A ^ -> Y v     | INVX8  | 0.289 | 0.253 |   0.507 |   -0.003 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.300 | 0.291 |   0.798 |    0.288 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[0] | CLK ^ -> Q v   | DFFSR  | 0.164 | 0.603 |   1.401 |    0.891 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0]    | D v            | DFFSR  | 0.164 | 0.001 |   1.401 |    0.892 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.610 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.763 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    1.033 | 
     | nclk__L2_I0                                | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    1.322 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] | CLK ^          | DFFSR  | 0.300 | 0.020 |   0.832 |    1.342 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.839
+ Hold                          0.062
+ Phase Shift                   0.000
= Required Time                 0.901
  Arrival Time                  1.426
  Slack Time                    0.524
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.424 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |   -0.270 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |   -0.000 | 
     | nclk__L2_I0                                | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    0.288 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] | CLK ^ -> Q v   | DFFSR  | 0.152 | 0.613 |   1.425 |    0.901 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] | D v            | DFFSR  | 0.152 | 0.001 |   1.426 |    0.901 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.624 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    0.778 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    1.048 | 
     | nclk__L2_I0                                | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    1.336 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] | CLK ^          | DFFSR  | 0.299 | 0.027 |   0.839 |    1.364 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.801
+ Hold                         -0.103
+ Phase Shift                   0.000
= Required Time                 0.698
  Arrival Time                  1.355
  Slack Time                    0.657
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.557 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -0.403 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |   -0.150 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.296 | 0.280 |   0.787 |    0.130 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.198 | 0.347 |   1.134 |    0.477 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1605_0       | A ^ -> Y v     | INVX2    | 0.105 | 0.101 |   1.235 |    0.578 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1604_0       | B v -> Y ^     | MUX2X1   | 0.126 | 0.119 |   1.355 |    0.698 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | D ^            | DFFPOSX1 | 0.126 | 0.000 |   1.355 |    0.698 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.757 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    0.911 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    1.164 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.296 | 0.280 |   0.787 |    1.444 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | CLK ^          | DFFPOSX1 | 0.299 | 0.014 |   0.801 |    1.458 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.802
+ Hold                         -0.103
+ Phase Shift                   0.000
= Required Time                 0.700
  Arrival Time                  1.358
  Slack Time                    0.658
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.558 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -0.404 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |   -0.151 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.296 | 0.280 |   0.787 |    0.129 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.196 | 0.348 |   1.134 |    0.476 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1603_0       | A ^ -> Y v     | INVX2    | 0.104 | 0.102 |   1.236 |    0.578 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1602_0       | B v -> Y ^     | MUX2X1   | 0.129 | 0.121 |   1.357 |    0.699 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | D ^            | DFFPOSX1 | 0.129 | 0.000 |   1.358 |    0.700 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.758 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    0.912 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    1.165 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.296 | 0.280 |   0.787 |    1.445 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^          | DFFPOSX1 | 0.299 | 0.016 |   0.802 |    1.460 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.834
+ Hold                         -0.102
+ Phase Shift                   0.000
= Required Time                 0.732
  Arrival Time                  1.398
  Slack Time                    0.666
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.566 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -0.412 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -0.142 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |    0.156 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | CLK ^ -> Q ^   | DFFPOSX1 | 0.210 | 0.355 |   1.177 |    0.511 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_614_0        | A ^ -> Y v     | INVX2    | 0.101 | 0.096 |   1.272 |    0.607 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_612_0        | B v -> Y ^     | MUX2X1   | 0.135 | 0.125 |   1.398 |    0.732 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | D ^            | DFFPOSX1 | 0.135 | 0.000 |   1.398 |    0.732 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.766 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    0.919 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |    1.189 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |    1.487 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | CLK ^          | DFFPOSX1 | 0.305 | 0.012 |   0.834 |    1.500 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.804
+ Hold                         -0.102
+ Phase Shift                   0.000
= Required Time                 0.702
  Arrival Time                  1.368
  Slack Time                    0.666
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.566 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -0.412 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |   -0.159 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.297 | 0.284 |   0.791 |    0.125 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^ -> Q ^   | DFFPOSX1 | 0.212 | 0.357 |   1.148 |    0.482 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1636_0       | A ^ -> Y v     | INVX2    | 0.098 | 0.092 |   1.240 |    0.574 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1635_0       | B v -> Y ^     | MUX2X1   | 0.138 | 0.127 |   1.367 |    0.702 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | D ^            | DFFPOSX1 | 0.138 | 0.000 |   1.368 |    0.702 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.766 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    0.920 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    1.173 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.297 | 0.284 |   0.791 |    1.457 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^          | DFFPOSX1 | 0.301 | 0.013 |   0.804 |    1.470 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.835
+ Hold                         -0.102
+ Phase Shift                   0.000
= Required Time                 0.733
  Arrival Time                  1.400
  Slack Time                    0.666
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.566 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -0.413 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -0.143 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |    0.155 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | CLK ^ -> Q ^   | DFFPOSX1 | 0.215 | 0.360 |   1.182 |    0.515 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_602_0        | A ^ -> Y v     | INVX2    | 0.102 | 0.096 |   1.278 |    0.611 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_600_0        | B v -> Y ^     | MUX2X1   | 0.130 | 0.122 |   1.399 |    0.733 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | D ^            | DFFPOSX1 | 0.130 | 0.000 |   1.400 |    0.733 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.766 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    0.920 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |    1.190 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |    1.488 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | CLK ^          | DFFPOSX1 | 0.305 | 0.013 |   0.835 |    1.502 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.810
+ Hold                         -0.102
+ Phase Shift                   0.000
= Required Time                 0.707
  Arrival Time                  1.374
  Slack Time                    0.667
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.567 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -0.413 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |   -0.160 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.297 | 0.284 |   0.791 |    0.124 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | CLK ^ -> Q ^   | DFFPOSX1 | 0.216 | 0.365 |   1.157 |    0.490 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1547_0       | A ^ -> Y v     | INVX2    | 0.102 | 0.095 |   1.252 |    0.585 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1545_0       | B v -> Y ^     | MUX2X1   | 0.131 | 0.122 |   1.374 |    0.707 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | D ^            | DFFPOSX1 | 0.131 | 0.000 |   1.374 |    0.707 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.767 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    0.921 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    1.174 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.297 | 0.284 |   0.791 |    1.458 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | CLK ^          | DFFPOSX1 | 0.301 | 0.019 |   0.810 |    1.477 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.802
+ Hold                         -0.102
+ Phase Shift                   0.000
= Required Time                 0.700
  Arrival Time                  1.368
  Slack Time                    0.668
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.568 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -0.414 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |   -0.161 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.297 | 0.284 |   0.791 |    0.123 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | CLK ^ -> Q ^   | DFFPOSX1 | 0.215 | 0.358 |   1.149 |    0.481 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1656_0       | A ^ -> Y v     | INVX2    | 0.099 | 0.092 |   1.241 |    0.573 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1655_0       | B v -> Y ^     | MUX2X1   | 0.137 | 0.127 |   1.368 |    0.700 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | D ^            | DFFPOSX1 | 0.137 | 0.000 |   1.368 |    0.700 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.768 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    0.922 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    1.175 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.297 | 0.284 |   0.791 |    1.459 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | CLK ^          | DFFPOSX1 | 0.300 | 0.011 |   0.802 |    1.470 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.803
+ Hold                         -0.102
+ Phase Shift                   0.000
= Required Time                 0.701
  Arrival Time                  1.370
  Slack Time                    0.669
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.569 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -0.415 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |   -0.162 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.296 | 0.280 |   0.787 |    0.118 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^ -> Q ^   | DFFPOSX1 | 0.221 | 0.367 |   1.154 |    0.485 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1515_0       | A ^ -> Y v     | INVX2    | 0.097 | 0.089 |   1.243 |    0.574 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1514_0       | B v -> Y ^     | MUX2X1   | 0.138 | 0.127 |   1.370 |    0.701 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | D ^            | DFFPOSX1 | 0.138 | 0.000 |   1.370 |    0.701 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.769 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    0.923 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    1.176 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.296 | 0.280 |   0.787 |    1.456 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.299 | 0.017 |   0.803 |    1.472 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.804
+ Hold                         -0.102
+ Phase Shift                   0.000
= Required Time                 0.702
  Arrival Time                  1.371
  Slack Time                    0.669
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.569 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -0.415 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |   -0.162 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.296 | 0.280 |   0.787 |    0.118 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^ -> Q ^   | DFFPOSX1 | 0.205 | 0.356 |   1.143 |    0.474 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1589_0       | A ^ -> Y v     | INVX2    | 0.103 | 0.099 |   1.242 |    0.573 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1588_0       | B v -> Y ^     | MUX2X1   | 0.140 | 0.129 |   1.371 |    0.702 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | D ^            | DFFPOSX1 | 0.140 | 0.000 |   1.371 |    0.702 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.769 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    0.923 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    1.176 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.296 | 0.280 |   0.787 |    1.456 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^          | DFFPOSX1 | 0.299 | 0.018 |   0.804 |    1.473 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.814
+ Hold                         -0.102
+ Phase Shift                   0.000
= Required Time                 0.712
  Arrival Time                  1.381
  Slack Time                    0.669
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.569 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -0.416 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |   -0.162 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.303 | 0.293 |   0.800 |    0.130 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | CLK ^ -> Q ^   | DFFPOSX1 | 0.217 | 0.362 |   1.162 |    0.492 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1585_0       | A ^ -> Y v     | INVX2    | 0.102 | 0.095 |   1.257 |    0.587 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1584_0       | B v -> Y ^     | MUX2X1   | 0.134 | 0.124 |   1.381 |    0.712 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | D ^            | DFFPOSX1 | 0.134 | 0.000 |   1.381 |    0.712 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.769 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    0.923 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    1.177 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.303 | 0.293 |   0.800 |    1.469 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | CLK ^          | DFFPOSX1 | 0.307 | 0.014 |   0.814 |    1.483 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.830
+ Hold                         -0.098
+ Phase Shift                   0.000
= Required Time                 0.732
  Arrival Time                  1.403
  Slack Time                    0.671
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.571 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -0.417 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -0.147 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.331 | 0.292 |   0.816 |    0.145 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.211 | 0.361 |   1.176 |    0.505 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1607_0       | A ^ -> Y v     | INVX2    | 0.107 | 0.102 |   1.278 |    0.607 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1606_0       | B v -> Y ^     | MUX2X1   | 0.133 | 0.125 |   1.402 |    0.732 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | D ^            | DFFPOSX1 | 0.133 | 0.000 |   1.403 |    0.732 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.771 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    0.924 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |    1.194 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.331 | 0.292 |   0.816 |    1.486 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | CLK ^          | DFFPOSX1 | 0.340 | 0.015 |   0.830 |    1.501 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.836
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                 0.736
  Arrival Time                  1.410
  Slack Time                    0.674
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.574 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -0.420 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -0.150 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.311 | 0.291 |   0.815 |    0.141 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^ -> Q ^   | DFFPOSX1 | 0.223 | 0.375 |   1.190 |    0.516 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1517_0       | A ^ -> Y v     | INVX2    | 0.106 | 0.098 |   1.288 |    0.614 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1516_0       | B v -> Y ^     | MUX2X1   | 0.130 | 0.122 |   1.410 |    0.736 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | D ^            | DFFPOSX1 | 0.130 | 0.000 |   1.410 |    0.736 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.774 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    0.928 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |    1.198 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.311 | 0.291 |   0.815 |    1.489 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^          | DFFPOSX1 | 0.321 | 0.021 |   0.836 |    1.510 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.809
+ Hold                         -0.103
+ Phase Shift                   0.000
= Required Time                 0.706
  Arrival Time                  1.380
  Slack Time                    0.674
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.574 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -0.420 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |   -0.167 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.297 | 0.284 |   0.791 |    0.117 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | CLK ^ -> Q ^   | DFFPOSX1 | 0.232 | 0.377 |   1.168 |    0.494 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1583_0       | A ^ -> Y v     | INVX2    | 0.102 | 0.092 |   1.260 |    0.586 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1582_0       | B v -> Y ^     | MUX2X1   | 0.127 | 0.120 |   1.380 |    0.706 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | D ^            | DFFPOSX1 | 0.127 | 0.000 |   1.380 |    0.706 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.774 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    0.928 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    1.181 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.297 | 0.284 |   0.791 |    1.465 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | CLK ^          | DFFPOSX1 | 0.301 | 0.018 |   0.809 |    1.483 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.800
+ Hold                         -0.104
+ Phase Shift                   0.000
= Required Time                 0.696
  Arrival Time                  1.373
  Slack Time                    0.676
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.576 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -0.423 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |   -0.169 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.296 | 0.280 |   0.787 |    0.110 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^ -> Q ^   | DFFPOSX1 | 0.207 | 0.353 |   1.140 |    0.463 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1610_0       | A ^ -> Y v     | INVX2    | 0.103 | 0.098 |   1.238 |    0.561 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1608_0       | A v -> Y ^     | AOI22X1  | 0.112 | 0.135 |   1.373 |    0.696 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | D ^            | DFFPOSX1 | 0.112 | 0.000 |   1.373 |    0.696 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.776 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    0.930 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    1.183 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.296 | 0.280 |   0.787 |    1.463 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^          | DFFPOSX1 | 0.299 | 0.013 |   0.800 |    1.476 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.837
+ Hold                         -0.098
+ Phase Shift                   0.000
= Required Time                 0.739
  Arrival Time                  1.416
  Slack Time                    0.678
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.577 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -0.424 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -0.154 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.331 | 0.292 |   0.816 |    0.138 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.221 | 0.375 |   1.190 |    0.513 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1595_0       | A ^ -> Y v     | INVX2    | 0.107 | 0.101 |   1.291 |    0.613 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1594_0       | B v -> Y ^     | MUX2X1   | 0.134 | 0.125 |   1.416 |    0.738 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | D ^            | DFFPOSX1 | 0.134 | 0.000 |   1.416 |    0.739 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.778 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    0.931 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |    1.201 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.331 | 0.292 |   0.816 |    1.493 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | CLK ^          | DFFPOSX1 | 0.342 | 0.021 |   0.837 |    1.514 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.809
+ Hold                         -0.102
+ Phase Shift                   0.000
= Required Time                 0.708
  Arrival Time                  1.385
  Slack Time                    0.678
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.578 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -0.424 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |   -0.170 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.303 | 0.293 |   0.800 |    0.122 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^ -> Q ^   | DFFPOSX1 | 0.225 | 0.364 |   1.164 |    0.486 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1581_0       | A ^ -> Y v     | INVX2    | 0.103 | 0.094 |   1.258 |    0.581 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1580_0       | B v -> Y ^     | MUX2X1   | 0.137 | 0.127 |   1.385 |    0.707 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | D ^            | DFFPOSX1 | 0.137 | 0.000 |   1.385 |    0.708 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.778 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    0.931 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    1.185 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.303 | 0.293 |   0.800 |    1.477 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.306 | 0.009 |   0.809 |    1.487 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.798
+ Hold                         -0.102
+ Phase Shift                   0.000
= Required Time                 0.696
  Arrival Time                  1.374
  Slack Time                    0.678
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.578 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -0.424 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |   -0.171 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.296 | 0.280 |   0.787 |    0.109 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | CLK ^ -> Q ^   | DFFPOSX1 | 0.219 | 0.361 |   1.147 |    0.470 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1591_0       | A ^ -> Y v     | INVX2    | 0.106 | 0.099 |   1.246 |    0.568 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1590_0       | B v -> Y ^     | MUX2X1   | 0.137 | 0.127 |   1.374 |    0.696 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | D ^            | DFFPOSX1 | 0.137 | 0.000 |   1.374 |    0.696 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.778 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    0.932 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    1.185 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.296 | 0.280 |   0.787 |    1.465 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | CLK ^          | DFFPOSX1 | 0.299 | 0.012 |   0.798 |    1.476 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.833
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                 0.732
  Arrival Time                  1.412
  Slack Time                    0.680
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.580 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -0.427 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -0.157 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.311 | 0.291 |   0.815 |    0.135 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^ -> Q ^   | DFFPOSX1 | 0.235 | 0.380 |   1.195 |    0.515 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1577_0       | A ^ -> Y v     | INVX2    | 0.107 | 0.097 |   1.292 |    0.612 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1575_0       | B v -> Y ^     | MUX2X1   | 0.127 | 0.120 |   1.412 |    0.732 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | D ^            | DFFPOSX1 | 0.127 | 0.000 |   1.412 |    0.732 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.780 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    0.934 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |    1.204 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.311 | 0.291 |   0.815 |    1.496 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^          | DFFPOSX1 | 0.320 | 0.017 |   0.833 |    1.513 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.800
+ Hold                         -0.103
+ Phase Shift                   0.000
= Required Time                 0.697
  Arrival Time                  1.378
  Slack Time                    0.681
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.581 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -0.427 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |   -0.174 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.296 | 0.280 |   0.787 |    0.106 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | CLK ^ -> Q ^   | DFFPOSX1 | 0.224 | 0.366 |   1.153 |    0.472 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1587_0       | A ^ -> Y v     | INVX2    | 0.112 | 0.105 |   1.258 |    0.577 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1586_0       | B v -> Y ^     | MUX2X1   | 0.126 | 0.120 |   1.377 |    0.697 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | D ^            | DFFPOSX1 | 0.126 | 0.000 |   1.378 |    0.697 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.781 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    0.934 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    1.188 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.296 | 0.280 |   0.787 |    1.467 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | CLK ^          | DFFPOSX1 | 0.299 | 0.013 |   0.800 |    1.480 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.798
+ Hold                         -0.102
+ Phase Shift                   0.000
= Required Time                 0.695
  Arrival Time                  1.377
  Slack Time                    0.682
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.582 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -0.428 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |   -0.175 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.296 | 0.280 |   0.787 |    0.105 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | CLK ^ -> Q ^   | DFFPOSX1 | 0.233 | 0.370 |   1.157 |    0.475 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1593_0       | A ^ -> Y v     | INVX2    | 0.106 | 0.097 |   1.254 |    0.572 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1592_0       | B v -> Y ^     | MUX2X1   | 0.132 | 0.123 |   1.377 |    0.695 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | D ^            | DFFPOSX1 | 0.132 | 0.000 |   1.377 |    0.695 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.782 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    0.936 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    1.189 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.296 | 0.280 |   0.787 |    1.469 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | CLK ^          | DFFPOSX1 | 0.299 | 0.011 |   0.798 |    1.480 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.810
+ Hold                         -0.102
+ Phase Shift                   0.000
= Required Time                 0.708
  Arrival Time                  1.391
  Slack Time                    0.683
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.583 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -0.429 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |   -0.176 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.303 | 0.293 |   0.800 |    0.117 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | CLK ^ -> Q ^   | DFFPOSX1 | 0.231 | 0.369 |   1.169 |    0.486 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_617_0        | A ^ -> Y v     | INVX2    | 0.108 | 0.100 |   1.268 |    0.586 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_615_0        | B v -> Y ^     | MUX2X1   | 0.131 | 0.122 |   1.391 |    0.708 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | D ^            | DFFPOSX1 | 0.131 | 0.000 |   1.391 |    0.708 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.783 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    0.937 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    1.190 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.303 | 0.293 |   0.800 |    1.483 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | CLK ^          | DFFPOSX1 | 0.306 | 0.010 |   0.810 |    1.493 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.811
+ Hold                         -0.102
+ Phase Shift                   0.000
= Required Time                 0.709
  Arrival Time                  1.393
  Slack Time                    0.684
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.584 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -0.431 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |   -0.177 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.300 | 0.291 |   0.798 |    0.113 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^ -> Q ^   | DFFPOSX1 | 0.241 | 0.380 |   1.177 |    0.493 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1660_0       | A ^ -> Y v     | INVX2    | 0.108 | 0.097 |   1.275 |    0.590 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1659_0       | B v -> Y ^     | MUX2X1   | 0.126 | 0.118 |   1.393 |    0.709 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | D ^            | DFFPOSX1 | 0.126 | 0.000 |   1.393 |    0.709 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.784 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    0.938 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    1.191 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.300 | 0.291 |   0.798 |    1.482 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^          | DFFPOSX1 | 0.304 | 0.014 |   0.811 |    1.496 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.797
+ Hold                         -0.102
+ Phase Shift                   0.000
= Required Time                 0.696
  Arrival Time                  1.381
  Slack Time                    0.685
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.585 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -0.431 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |   -0.178 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.297 | 0.284 |   0.791 |    0.106 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | CLK ^ -> Q ^   | DFFPOSX1 | 0.211 | 0.349 |   1.140 |    0.455 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_590_0        | A ^ -> Y v     | INVX2    | 0.110 | 0.105 |   1.245 |    0.560 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_588_0        | B v -> Y ^     | MUX2X1   | 0.147 | 0.135 |   1.380 |    0.695 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | D ^            | DFFPOSX1 | 0.147 | 0.000 |   1.381 |    0.696 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.785 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    0.939 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    1.192 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.297 | 0.284 |   0.791 |    1.476 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | CLK ^          | DFFPOSX1 | 0.299 | 0.006 |   0.797 |    1.482 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.808
+ Hold                         -0.102
+ Phase Shift                   0.000
= Required Time                 0.706
  Arrival Time                  1.392
  Slack Time                    0.686
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.586 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -0.432 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |   -0.179 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.303 | 0.293 |   0.800 |    0.114 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | CLK ^ -> Q ^   | DFFPOSX1 | 0.236 | 0.371 |   1.171 |    0.485 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_569_0        | A ^ -> Y v     | INVX2    | 0.106 | 0.096 |   1.267 |    0.582 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_567_0        | B v -> Y ^     | MUX2X1   | 0.134 | 0.124 |   1.392 |    0.706 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | D ^            | DFFPOSX1 | 0.134 | 0.000 |   1.392 |    0.706 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.786 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    0.939 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    1.193 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.303 | 0.293 |   0.800 |    1.486 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | CLK ^          | DFFPOSX1 | 0.306 | 0.008 |   0.808 |    1.494 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.837
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                 0.736
  Arrival Time                  1.425
  Slack Time                    0.689
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.589 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -0.435 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -0.165 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.311 | 0.291 |   0.815 |    0.126 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^ -> Q ^   | DFFPOSX1 | 0.247 | 0.393 |   1.208 |    0.519 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1503_0       | A ^ -> Y v     | INVX2    | 0.107 | 0.097 |   1.305 |    0.616 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1502_0       | B v -> Y ^     | MUX2X1   | 0.127 | 0.120 |   1.425 |    0.736 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | D ^            | DFFPOSX1 | 0.127 | 0.000 |   1.425 |    0.736 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.789 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    0.943 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |    1.213 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.311 | 0.291 |   0.815 |    1.504 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.321 | 0.021 |   0.837 |    1.526 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.837
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                 0.737
  Arrival Time                  1.426
  Slack Time                    0.690
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.590 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -0.436 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -0.166 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.311 | 0.291 |   0.815 |    0.126 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^ -> Q ^   | DFFPOSX1 | 0.239 | 0.387 |   1.203 |    0.513 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1521_0       | A ^ -> Y v     | INVX2    | 0.108 | 0.099 |   1.301 |    0.612 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1520_0       | B v -> Y ^     | MUX2X1   | 0.134 | 0.125 |   1.426 |    0.736 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | D ^            | DFFPOSX1 | 0.134 | 0.000 |   1.426 |    0.737 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.790 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    0.943 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |    1.213 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.311 | 0.291 |   0.815 |    1.505 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.321 | 0.022 |   0.837 |    1.526 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.813
+ Hold                         -0.103
+ Phase Shift                   0.000
= Required Time                 0.711
  Arrival Time                  1.404
  Slack Time                    0.693
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.593 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -0.440 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |   -0.186 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.303 | 0.293 |   0.800 |    0.107 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^ -> Q ^   | DFFPOSX1 | 0.220 | 0.364 |   1.164 |    0.470 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1613_0       | A ^ -> Y v     | INVX2    | 0.108 | 0.102 |   1.265 |    0.572 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1611_0       | A v -> Y ^     | AOI22X1  | 0.117 | 0.138 |   1.404 |    0.711 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | D ^            | DFFPOSX1 | 0.117 | 0.000 |   1.404 |    0.711 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.793 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    0.947 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    1.200 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.303 | 0.293 |   0.800 |    1.493 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^          | DFFPOSX1 | 0.307 | 0.014 |   0.813 |    1.507 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.812
+ Hold                         -0.102
+ Phase Shift                   0.000
= Required Time                 0.710
  Arrival Time                  1.404
  Slack Time                    0.694
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.594 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -0.440 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |   -0.187 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.303 | 0.293 |   0.800 |    0.106 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^ -> Q ^   | DFFPOSX1 | 0.241 | 0.379 |   1.178 |    0.485 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_611_0        | A ^ -> Y v     | INVX2    | 0.110 | 0.101 |   1.279 |    0.585 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_609_0        | B v -> Y ^     | MUX2X1   | 0.134 | 0.124 |   1.404 |    0.710 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | D ^            | DFFPOSX1 | 0.134 | 0.000 |   1.404 |    0.710 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.794 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    0.947 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    1.201 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.303 | 0.293 |   0.800 |    1.494 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^          | DFFPOSX1 | 0.306 | 0.012 |   0.812 |    1.506 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.841
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                 0.740
  Arrival Time                  1.438
  Slack Time                    0.698
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.598 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -0.444 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -0.174 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |    0.124 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | CLK ^ -> Q ^   | DFFPOSX1 | 0.239 | 0.384 |   1.206 |    0.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_596_0        | A ^ -> Y v     | INVX2    | 0.108 | 0.098 |   1.305 |    0.607 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_594_0        | B v -> Y ^     | MUX2X1   | 0.145 | 0.133 |   1.437 |    0.740 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | D ^            | DFFPOSX1 | 0.145 | 0.000 |   1.438 |    0.740 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.798 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    0.952 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |    1.222 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |    1.519 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | CLK ^          | DFFPOSX1 | 0.306 | 0.020 |   0.841 |    1.539 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.804
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                 0.704
  Arrival Time                  1.403
  Slack Time                    0.699
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.599 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -0.445 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |   -0.192 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.296 | 0.280 |   0.787 |    0.087 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^ -> Q ^   | DFFPOSX1 | 0.216 | 0.365 |   1.151 |    0.452 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1519_0       | A ^ -> Y v     | INVX2    | 0.106 | 0.099 |   1.251 |    0.551 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1518_0       | B v -> Y ^     | MUX2X1   | 0.170 | 0.152 |   1.403 |    0.703 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | D ^            | DFFPOSX1 | 0.170 | 0.001 |   1.403 |    0.704 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.799 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    0.953 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    1.206 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.296 | 0.280 |   0.787 |    1.486 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.299 | 0.018 |   0.804 |    1.504 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.800
+ Hold                         -0.102
+ Phase Shift                   0.000
= Required Time                 0.698
  Arrival Time                  1.398
  Slack Time                    0.699
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.599 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -0.446 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |   -0.192 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.296 | 0.280 |   0.787 |    0.087 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.233 | 0.373 |   1.160 |    0.460 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1599_0       | A ^ -> Y v     | INVX2    | 0.116 | 0.108 |   1.268 |    0.568 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1598_0       | B v -> Y ^     | MUX2X1   | 0.140 | 0.130 |   1.397 |    0.698 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | D ^            | DFFPOSX1 | 0.140 | 0.000 |   1.398 |    0.698 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.799 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    0.953 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    1.207 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.296 | 0.280 |   0.787 |    1.486 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | CLK ^          | DFFPOSX1 | 0.299 | 0.014 |   0.800 |    1.500 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.812
+ Hold                         -0.102
+ Phase Shift                   0.000
= Required Time                 0.710
  Arrival Time                  1.409
  Slack Time                    0.700
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.600 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -0.446 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |   -0.193 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.300 | 0.291 |   0.798 |    0.098 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^ -> Q ^   | DFFPOSX1 | 0.255 | 0.391 |   1.188 |    0.489 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1658_0       | A ^ -> Y v     | INVX2    | 0.108 | 0.095 |   1.283 |    0.583 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1657_0       | B v -> Y ^     | MUX2X1   | 0.136 | 0.126 |   1.409 |    0.709 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | D ^            | DFFPOSX1 | 0.136 | 0.000 |   1.409 |    0.710 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.800 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    0.954 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    1.207 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.300 | 0.291 |   0.798 |    1.497 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^          | DFFPOSX1 | 0.304 | 0.014 |   0.812 |    1.511 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.808
+ Hold                         -0.102
+ Phase Shift                   0.000
= Required Time                 0.706
  Arrival Time                  1.410
  Slack Time                    0.703
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.603 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -0.449 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |   -0.196 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.300 | 0.291 |   0.798 |    0.094 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^ -> Q ^   | DFFPOSX1 | 0.264 | 0.394 |   1.192 |    0.489 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233               | A ^ -> Y v     | INVX4    | 0.096 | 0.079 |   1.271 |    0.568 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U232               | A v -> Y ^     | MUX2X1   | 0.140 | 0.138 |   1.409 |    0.706 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | D ^            | DFFPOSX1 | 0.140 | 0.000 |   1.410 |    0.706 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.803 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    0.957 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    1.210 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.300 | 0.291 |   0.798 |    1.501 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^          | DFFPOSX1 | 0.303 | 0.011 |   0.808 |    1.511 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.836
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                 0.736
  Arrival Time                  1.441
  Slack Time                    0.705
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.605 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -0.451 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -0.181 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.311 | 0.291 |   0.815 |    0.110 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^ -> Q ^   | DFFPOSX1 | 0.254 | 0.398 |   1.213 |    0.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1505_0       | A ^ -> Y v     | INVX2    | 0.118 | 0.107 |   1.320 |    0.615 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1504_0       | B v -> Y ^     | MUX2X1   | 0.126 | 0.120 |   1.441 |    0.735 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | D ^            | DFFPOSX1 | 0.126 | 0.000 |   1.441 |    0.736 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.805 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    0.959 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |    1.229 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.311 | 0.291 |   0.815 |    1.520 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.321 | 0.021 |   0.836 |    1.542 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

