TimeQuest Timing Analyzer report for LVDS_echo_FPGA2.qsf
Fri Jun 22 16:32:26 2018
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK'
 13. Slow 1200mV 85C Model Setup: 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
 16. Slow 1200mV 85C Model Setup: 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
 17. Slow 1200mV 85C Model Hold: 'CLK'
 18. Slow 1200mV 85C Model Hold: 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
 19. Slow 1200mV 85C Model Hold: 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
 20. Slow 1200mV 85C Model Hold: 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'
 21. Slow 1200mV 85C Model Hold: 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
 22. Slow 1200mV 85C Model Metastability Summary
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'CLK'
 30. Slow 1200mV 0C Model Setup: 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
 31. Slow 1200mV 0C Model Setup: 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'
 32. Slow 1200mV 0C Model Setup: 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
 33. Slow 1200mV 0C Model Setup: 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
 34. Slow 1200mV 0C Model Hold: 'CLK'
 35. Slow 1200mV 0C Model Hold: 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
 36. Slow 1200mV 0C Model Hold: 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
 37. Slow 1200mV 0C Model Hold: 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'
 38. Slow 1200mV 0C Model Hold: 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
 39. Slow 1200mV 0C Model Metastability Summary
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'CLK'
 46. Fast 1200mV 0C Model Setup: 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
 47. Fast 1200mV 0C Model Setup: 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'
 48. Fast 1200mV 0C Model Setup: 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
 49. Fast 1200mV 0C Model Setup: 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
 50. Fast 1200mV 0C Model Hold: 'CLK'
 51. Fast 1200mV 0C Model Hold: 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
 52. Fast 1200mV 0C Model Hold: 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
 53. Fast 1200mV 0C Model Hold: 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'
 54. Fast 1200mV 0C Model Hold: 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'
 55. Fast 1200mV 0C Model Metastability Summary
 56. Multicorner Timing Analysis Summary
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv 0c Model)
 60. Signal Integrity Metrics (Slow 1200mv 85c Model)
 61. Signal Integrity Metrics (Fast 1200mv 0c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Report TCCS
 65. Report RSKM
 66. Unconstrained Paths Summary
 67. Clock Status Summary
 68. Unconstrained Input Ports
 69. Unconstrained Output Ports
 70. Unconstrained Input Ports
 71. Unconstrained Output Ports
 72. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; LVDS_echo_FPGA2                                     ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------+--------------------------------------------------------------------+----------------------------------------------------------------------+
; Clock Name                                                       ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master           ; Source                                                             ; Targets                                                              ;
+------------------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------+--------------------------------------------------------------------+----------------------------------------------------------------------+
; CLK                                                              ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                  ;                                                                    ; { CLK }                                                              ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; -2.500 ; 2.500  ; 50.00      ; 1         ; 2           ; -90.0 ;        ;           ;            ; false    ; rx_inclock_fpga2 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|inclk[0] ; { fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] } ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Generated ; 20.000 ; 50.0 MHz  ; -2.500 ; 7.500  ; 50.00      ; 1         ; 1           ; -45.0 ;        ;           ;            ; false    ; rx_inclock_fpga2 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|inclk[0] ; { fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] } ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; -2.500 ; 2.500  ; 50.00      ; 1         ; 2           ; -90.0 ;        ;           ;            ; false    ; CLK              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|inclk[0] ; { fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] } ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; Generated ; 20.000 ; 50.0 MHz  ; -2.500 ; 7.500  ; 50.00      ; 1         ; 1           ; -45.0 ;        ;           ;            ; false    ; CLK              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|inclk[0] ; { fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] } ;
; rx_inclock_fpga2                                                 ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                  ;                                                                    ; { rx_inclock_fpga2 }                                                 ;
+------------------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------+--------------------------------------------------------------------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                ;
+-------------+-----------------+------------------------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                       ; Note                                           ;
+-------------+-----------------+------------------------------------------------------------------+------------------------------------------------+
; 54.9 MHz    ; 54.9 MHz        ; CLK                                                              ;                                                ;
; 275.71 MHz  ; 275.71 MHz      ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ;                                                ;
; 486.62 MHz  ; 486.62 MHz      ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;                                                ;
; 520.02 MHz  ; 500.0 MHz       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; limit due to minimum period restriction (tmin) ;
; 1377.41 MHz ; 500.0 MHz       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                       ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; CLK                                                              ; 0.637  ; 0.000         ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 4.249  ; 0.000         ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.077  ; 0.000         ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 8.348  ; 0.000         ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 12.958 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                       ;
+------------------------------------------------------------------+-------+---------------+
; Clock                                                            ; Slack ; End Point TNS ;
+------------------------------------------------------------------+-------+---------------+
; CLK                                                              ; 0.357 ; 0.000         ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.357 ; 0.000         ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.361 ; 0.000         ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.370 ; 0.000         ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.373 ; 0.000         ;
+------------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                        ;
+------------------------------------------------------------------+-------+---------------+
; Clock                                                            ; Slack ; End Point TNS ;
+------------------------------------------------------------------+-------+---------------+
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.746 ; 0.000         ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 4.748 ; 0.000         ;
; CLK                                                              ; 9.678 ; 0.000         ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 9.746 ; 0.000         ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 9.747 ; 0.000         ;
; rx_inclock_fpga2                                                 ; 9.831 ; 0.000         ;
+------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                             ; Launch Clock                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.637 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~241 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[17] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.982      ; 2.750      ;
; 0.666 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~164 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[4]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.982      ; 2.721      ;
; 0.695 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~63  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[31] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.993      ; 2.703      ;
; 0.741 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~175 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[15] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.984      ; 2.648      ;
; 0.813 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~160 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[0]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.984      ; 2.576      ;
; 0.848 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~128 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[0]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.984      ; 2.541      ;
; 0.857 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~59  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[27] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.991      ; 2.539      ;
; 0.871 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~72  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[8]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.989      ; 2.523      ;
; 0.876 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~243 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[19] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.981      ; 2.510      ;
; 0.876 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~88  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[24] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.987      ; 2.516      ;
; 0.877 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~127 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[31] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.983      ; 2.511      ;
; 0.889 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~66  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[2]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.986      ; 2.502      ;
; 0.903 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~93  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[29] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.991      ; 2.493      ;
; 0.923 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~8   ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[8]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.989      ; 2.471      ;
; 0.949 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~182 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[22] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.981      ; 2.437      ;
; 0.954 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~84  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[20] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.984      ; 2.435      ;
; 0.958 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~174 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[14] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.981      ; 2.428      ;
; 0.959 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~79  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[15] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.989      ; 2.435      ;
; 0.986 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~76  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[12] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.984      ; 2.403      ;
; 0.997 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~150 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[22] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.981      ; 2.389      ;
; 1.004 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~143 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[15] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.984      ; 2.385      ;
; 1.009 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~142 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[14] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.981      ; 2.377      ;
; 1.011 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~132 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[4]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.982      ; 2.376      ;
; 1.027 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~181 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[21] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.982      ; 2.360      ;
; 1.044 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~31  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[31] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.993      ; 2.354      ;
; 1.052 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~83  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[19] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.987      ; 2.340      ;
; 1.066 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~85  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[21] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.984      ; 2.323      ;
; 1.070 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~90  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[26] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.991      ; 2.326      ;
; 1.070 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~189 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[29] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.987      ; 2.322      ;
; 1.075 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~149 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[21] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.982      ; 2.312      ;
; 1.081 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~65  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[1]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.989      ; 2.313      ;
; 1.094 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~68  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[4]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.984      ; 2.295      ;
; 1.096 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~77  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[13] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.984      ; 2.293      ;
; 1.102 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~19  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[19] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.987      ; 2.290      ;
; 1.112 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~71  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[7]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.989      ; 2.282      ;
; 1.114 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~176 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[16] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.984      ; 2.275      ;
; 1.116 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~21  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[21] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.984      ; 2.273      ;
; 1.117 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~178 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[18] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.980      ; 2.268      ;
; 1.132 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~24  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[24] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.987      ; 2.260      ;
; 1.134 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~177 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[17] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.991      ; 2.262      ;
; 1.137 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~4   ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[4]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.984      ; 2.252      ;
; 1.138 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~20  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[20] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.984      ; 2.251      ;
; 1.144 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~13  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[13] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.984      ; 2.245      ;
; 1.151 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~2   ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[2]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.986      ; 2.240      ;
; 1.162 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~12  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[12] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.984      ; 2.227      ;
; 1.164 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~166 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[6]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.988      ; 2.229      ;
; 1.166 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~144 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[16] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.984      ; 2.223      ;
; 1.178 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~87  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[23] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.986      ; 2.213      ;
; 1.191 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~185 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[25] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.987      ; 2.201      ;
; 1.193 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~184 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[24] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.989      ; 2.201      ;
; 1.204 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~27  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[27] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.991      ; 2.192      ;
; 1.211 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~165 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[5]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.982      ; 2.176      ;
; 1.213 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~134 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[6]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.988      ; 2.180      ;
; 1.220 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~23  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[23] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.986      ; 2.171      ;
; 1.233 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~94  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[30] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.991      ; 2.163      ;
; 1.234 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~169 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[9]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.982      ; 2.153      ;
; 1.234 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~168 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[8]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.984      ; 2.155      ;
; 1.237 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~153 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[25] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.987      ; 2.155      ;
; 1.241 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~86  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[22] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.986      ; 2.150      ;
; 1.242 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~152 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[24] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.989      ; 2.152      ;
; 1.244 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~209 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[17] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.982      ; 2.143      ;
; 1.247 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~102 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[6]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.983      ; 2.141      ;
; 1.249 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~73  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[9]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.984      ; 2.140      ;
; 1.253 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~92  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[28] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.991      ; 2.143      ;
; 1.259 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~167 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[7]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.984      ; 2.130      ;
; 1.261 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~133 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[5]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.982      ; 2.126      ;
; 1.283 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~136 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[8]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.984      ; 2.106      ;
; 1.287 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~161 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[1]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.982      ; 2.100      ;
; 1.292 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~22  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[22] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.986      ; 2.099      ;
; 1.295 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~9   ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[9]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.984      ; 2.094      ;
; 1.307 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~15  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[15] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.989      ; 2.087      ;
; 1.309 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~135 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[7]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.984      ; 2.080      ;
; 1.317 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~173 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[13] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.982      ; 2.070      ;
; 1.327 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~29  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[29] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.991      ; 2.069      ;
; 1.327 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~183 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[23] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.981      ; 2.059      ;
; 1.329 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~172 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[12] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.982      ; 2.058      ;
; 1.335 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~75  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[11] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.978      ; 2.048      ;
; 1.336 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~163 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[3]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.980      ; 2.049      ;
; 1.336 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~129 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[1]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.982      ; 2.051      ;
; 1.337 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~228 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[4]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.982      ; 2.050      ;
; 1.338 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~180 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[20] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.982      ; 2.049      ;
; 1.340 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~74  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[10] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.991      ; 2.056      ;
; 1.344 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~122 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[26] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.991      ; 2.052      ;
; 1.357 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~80  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[16] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.989      ; 2.037      ;
; 1.364 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~64  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[0]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.989      ; 2.030      ;
; 1.365 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~141 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[13] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.982      ; 2.022      ;
; 1.378 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~140 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[12] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.982      ; 2.009      ;
; 1.379 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~78  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[14] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.986      ; 2.012      ;
; 1.381 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~179 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[19] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.990      ; 2.014      ;
; 1.381 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~146 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[18] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.980      ; 2.004      ;
; 1.386 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~131 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[3]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.980      ; 1.999      ;
; 1.387 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~11  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[11] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.978      ; 1.996      ;
; 1.388 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~148 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[20] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.982      ; 1.999      ;
; 1.394 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~69  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[5]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.984      ; 1.995      ;
; 1.395 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~187 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[27] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.987      ; 1.997      ;
; 1.398 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~188 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[28] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.987      ; 1.994      ;
; 1.414 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~114 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[18] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.975      ; 1.966      ;
; 1.427 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~98  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[2]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.983      ; 1.961      ;
; 1.427 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~1   ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[1]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.989      ; 1.967      ;
; 1.427 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~14  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[14] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.986      ; 1.964      ;
+-------+--------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                                                                                                     ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 4.249 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 5.000        ; -0.056     ; 0.690      ;
; 4.252 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 5.000        ; -0.056     ; 0.687      ;
; 7.149 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_data_align_reg                          ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.149     ; 2.697      ;
; 7.149 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_data_align_reg                          ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.149     ; 2.697      ;
; 7.945 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|ddio_h_reg[0]      ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; 0.076      ; 2.126      ;
; 7.997 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_data_align_reg                          ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|int_bitslip_reg                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.149     ; 1.849      ;
; 8.032 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; 0.107      ; 2.070      ;
; 8.111 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe13a[0]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.063     ; 1.821      ;
; 8.113 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe13a[1]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.063     ; 1.819      ;
; 8.125 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|ddio_h_reg[1]      ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_h_reg[1]   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; 0.078      ; 1.948      ;
; 8.135 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; 0.112      ; 1.972      ;
; 8.152 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe13a[0]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.063     ; 1.780      ;
; 8.168 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe13a[1]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.063     ; 1.764      ;
; 8.367 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.063     ; 1.565      ;
; 8.372 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.063     ; 1.560      ;
; 8.414 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.063     ; 1.518      ;
; 8.419 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.063     ; 1.513      ;
; 8.447 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.063     ; 1.485      ;
; 8.447 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.063     ; 1.485      ;
; 8.448 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.063     ; 1.484      ;
; 8.448 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.063     ; 1.484      ;
; 8.473 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.063     ; 1.459      ;
; 8.475 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg9a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.063     ; 1.457      ;
; 8.485 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe13a[0]            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.068     ; 1.442      ;
; 8.514 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.063     ; 1.418      ;
; 8.530 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg9a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.063     ; 1.402      ;
; 8.533 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.062     ; 1.400      ;
; 8.582 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|int_bitslip_reg                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.062     ; 1.351      ;
; 8.582 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|int_bitslip_reg                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.062     ; 1.351      ;
; 8.612 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe13a[1]            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.068     ; 1.315      ;
; 8.930 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.062     ; 1.003      ;
; 8.941 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.062     ; 0.992      ;
; 8.942 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg10a[1]                       ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.062     ; 0.991      ;
; 8.954 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe13a[0]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.062     ; 0.979      ;
; 8.955 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe13a[1]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.062     ; 0.978      ;
; 9.055 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg10a[0]                       ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg10a[1]                       ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.062     ; 0.878      ;
; 9.058 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg10a[0]                       ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.062     ; 0.875      ;
; 9.065 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.062     ; 0.868      ;
; 9.067 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.062     ; 0.866      ;
; 9.090 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe13a[1]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg9a[0]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.062     ; 0.843      ;
; 9.090 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe13a[0]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.062     ; 0.843      ;
; 9.104 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.062     ; 0.829      ;
; 9.107 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_h_reg[1]   ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe13a[1]            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.062     ; 0.826      ;
; 9.205 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.062     ; 0.728      ;
; 9.223 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[0]                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[1]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.062     ; 0.710      ;
; 9.223 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg10a[0]                       ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.062     ; 0.710      ;
; 9.226 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[1]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.062     ; 0.707      ;
; 9.232 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[0]                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[1]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.062     ; 0.701      ;
; 9.235 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[1]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.062     ; 0.698      ;
; 9.235 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe13a[0]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.062     ; 0.698      ;
; 9.236 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe13a[1]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg10a[0]                       ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.062     ; 0.697      ;
; 9.245 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe13a[0]            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.062     ; 0.688      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                       ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 8.077 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg25|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.074     ; 1.844      ;
; 8.079 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.074     ; 1.842      ;
; 8.079 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.074     ; 1.842      ;
; 8.100 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg26|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.074     ; 1.821      ;
; 8.135 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.074     ; 1.786      ;
; 8.143 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg26|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.074     ; 1.778      ;
; 8.250 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:ddio_out|ddio_outa_0~DFFHI       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.091     ; 1.211      ;
; 8.261 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out1:outclock_ddio|ddio_outa_0~DFFHI ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.092     ; 1.199      ;
; 8.262 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.155     ; 1.578      ;
; 8.295 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe7a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.156     ; 1.544      ;
; 8.313 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe18a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.155     ; 1.527      ;
; 8.313 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe6a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.155     ; 1.527      ;
; 8.313 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe4a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.155     ; 1.527      ;
; 8.334 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe14a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.156     ; 1.505      ;
; 8.334 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe16a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.156     ; 1.505      ;
; 8.334 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe8a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.156     ; 1.505      ;
; 8.334 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe3a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.156     ; 1.505      ;
; 8.334 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe5a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.156     ; 1.505      ;
; 8.378 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.074     ; 1.543      ;
; 8.384 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg25|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.074     ; 1.537      ;
; 8.520 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe3a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.062     ; 1.413      ;
; 8.532 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg25|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:ddio_out|ddio_outa_1~DFFHI       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.093     ; 0.927      ;
; 8.569 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out1:outclock_ddio|ddio_outa_0~DFFLO ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.092     ; 1.239      ;
; 8.584 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.155     ; 1.256      ;
; 8.595 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:ddio_out|ddio_outa_0~DFFLO       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.091     ; 1.214      ;
; 8.719 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[2]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.154     ; 1.122      ;
; 8.720 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[7]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg25|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.154     ; 1.121      ;
; 8.720 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[3]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.154     ; 1.121      ;
; 8.776 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe6a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe8a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.063     ; 1.156      ;
; 8.783 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[5]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg25|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.154     ; 1.058      ;
; 8.783 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[1]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.154     ; 1.058      ;
; 8.793 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe8a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.062     ; 1.140      ;
; 8.817 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe7a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.062     ; 1.116      ;
; 8.826 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe14a[0]                             ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.062     ; 1.107      ;
; 8.839 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.154     ; 1.002      ;
; 8.842 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg26|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:ddio_out|ddio_outa_1~DFFLO       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.093     ; 0.965      ;
; 8.883 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[6]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg26|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.154     ; 0.958      ;
; 8.889 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[4]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg26|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.154     ; 0.952      ;
; 8.937 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe4a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.062     ; 0.996      ;
; 9.065 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr13|counter_reg_bit[0]      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe14a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.063     ; 0.867      ;
; 9.067 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2|counter_reg_bit[0]       ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe3a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.063     ; 0.865      ;
; 9.078 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe14a[0]                             ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe16a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.063     ; 0.854      ;
; 9.080 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[2]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.062     ; 0.853      ;
; 9.083 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.062     ; 0.850      ;
; 9.101 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe5a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe7a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.063     ; 0.831      ;
; 9.102 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe16a[0]                             ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe18a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.062     ; 0.831      ;
; 9.106 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg25|shift_reg[1] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg25|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.062     ; 0.827      ;
; 9.106 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg26|shift_reg[1] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg26|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.062     ; 0.827      ;
; 9.120 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.062     ; 0.813      ;
; 9.213 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2|counter_reg_bit[0]       ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe4a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.062     ; 0.720      ;
; 9.214 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2|counter_reg_bit[0]       ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2|counter_reg_bit[0]             ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.062     ; 0.719      ;
; 9.222 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr13|counter_reg_bit[0]      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr13|counter_reg_bit[0]            ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.062     ; 0.711      ;
; 9.233 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe3a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe5a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.063     ; 0.699      ;
; 9.235 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe4a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe6a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.062     ; 0.698      ;
; 9.244 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[1] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.062     ; 0.689      ;
; 9.244 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe18a[0]                             ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.062     ; 0.689      ;
; 9.245 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[1] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.062     ; 0.688      ;
; 9.246 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[1] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.062     ; 0.687      ;
; 9.246 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[2] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.062     ; 0.687      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                    ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 8.348  ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[1] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[6] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 10.000       ; -0.154     ; 1.493      ;
; 8.349  ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 10.000       ; -0.154     ; 1.492      ;
; 8.399  ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[1] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[3] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 10.000       ; -0.154     ; 1.442      ;
; 8.497  ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[0] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[4] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 10.000       ; -0.154     ; 1.344      ;
; 8.844  ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 10.000       ; -0.154     ; 0.997      ;
; 8.846  ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[0] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[5] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 10.000       ; -0.154     ; 0.995      ;
; 8.851  ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[1] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[7] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 10.000       ; -0.154     ; 0.990      ;
; 8.853  ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[1] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[2] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 10.000       ; -0.154     ; 0.988      ;
; 14.809 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dGDeqPtr[1]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sSyncReg1[0]                        ; CLK                                                              ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 17.500       ; -1.451     ; 1.175      ;
; 14.944 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dGDeqPtr[4]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sSyncReg1[3]                        ; CLK                                                              ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 17.500       ; -1.451     ; 1.040      ;
; 15.115 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dGDeqPtr[2]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sSyncReg1[1]                        ; CLK                                                              ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 17.500       ; -1.450     ; 0.870      ;
; 15.140 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dGDeqPtr[3]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sSyncReg1[2]                        ; CLK                                                              ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 17.500       ; -1.450     ; 0.845      ;
; 16.373 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[5]       ; LVDS_fpga:fpga2|led_rx_state[1]                                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 3.566      ;
; 16.421 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[0]       ; LVDS_fpga:fpga2|led_rx_state[1]                                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 3.518      ;
; 16.484 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[5]       ; LVDS_fpga:fpga2|led_rx_state[0]                                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.061     ; 3.450      ;
; 16.532 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[0]       ; LVDS_fpga:fpga2|led_rx_state[0]                                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.061     ; 3.402      ;
; 16.545 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[5]       ; LVDS_fpga:fpga2|rx_data_align                                                              ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.061     ; 3.389      ;
; 16.593 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[0]       ; LVDS_fpga:fpga2|rx_data_align                                                              ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.061     ; 3.341      ;
; 16.599 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[7]       ; LVDS_fpga:fpga2|led_rx_state[1]                                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 3.340      ;
; 16.618 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[7]       ; LVDS_fpga:fpga2|led_rx_state[0]                                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.061     ; 3.316      ;
; 16.728 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~112                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.064     ; 3.203      ;
; 16.728 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~107                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.064     ; 3.203      ;
; 16.728 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[2]       ; LVDS_fpga:fpga2|led_rx_state[1]                                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 3.211      ;
; 16.738 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[5]       ; LVDS_fpga:fpga2|state_rx.t1                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.061     ; 3.196      ;
; 16.739 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[7]       ; LVDS_fpga:fpga2|rx_data_align                                                              ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.061     ; 3.195      ;
; 16.786 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[0]       ; LVDS_fpga:fpga2|state_rx.t1                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.061     ; 3.148      ;
; 16.795 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~39                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.065     ; 3.135      ;
; 16.795 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~47                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.065     ; 3.135      ;
; 16.795 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~48                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.065     ; 3.135      ;
; 16.795 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~32                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.065     ; 3.135      ;
; 16.795 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~33                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.065     ; 3.135      ;
; 16.795 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~49                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.065     ; 3.135      ;
; 16.839 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[2]       ; LVDS_fpga:fpga2|led_rx_state[0]                                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.061     ; 3.095      ;
; 16.848 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~7                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.068     ; 3.079      ;
; 16.848 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~15                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.068     ; 3.079      ;
; 16.848 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~16                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.068     ; 3.079      ;
; 16.848 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~8                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.068     ; 3.079      ;
; 16.848 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~0                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.068     ; 3.079      ;
; 16.848 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~1                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.068     ; 3.079      ;
; 16.848 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~23                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.068     ; 3.079      ;
; 16.848 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~22                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.068     ; 3.079      ;
; 16.856 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~132                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.062     ; 3.077      ;
; 16.856 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~140                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.062     ; 3.077      ;
; 16.856 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~148                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.062     ; 3.077      ;
; 16.856 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~133                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.062     ; 3.077      ;
; 16.856 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~141                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.062     ; 3.077      ;
; 16.856 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~129                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.062     ; 3.077      ;
; 16.856 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~137                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.062     ; 3.077      ;
; 16.856 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~149                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.062     ; 3.077      ;
; 16.868 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~116                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.065     ; 3.062      ;
; 16.868 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~97                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.065     ; 3.062      ;
; 16.868 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~105                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.065     ; 3.062      ;
; 16.868 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~118                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.065     ; 3.062      ;
; 16.875 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~46                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.071     ; 3.049      ;
; 16.875 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~38                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.071     ; 3.049      ;
; 16.875 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~34                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.071     ; 3.049      ;
; 16.875 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~55                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.071     ; 3.049      ;
; 16.900 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[2]       ; LVDS_fpga:fpga2|rx_data_align                                                              ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.061     ; 3.034      ;
; 16.906 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~68                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.064     ; 3.025      ;
; 16.906 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~76                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.064     ; 3.025      ;
; 16.906 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~84                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.064     ; 3.025      ;
; 16.906 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~69                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.064     ; 3.025      ;
; 16.906 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~77                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.064     ; 3.025      ;
; 16.906 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~73                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.064     ; 3.025      ;
; 16.906 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~81                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.064     ; 3.025      ;
; 16.906 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~85                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.064     ; 3.025      ;
; 16.909 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[1]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~112                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.061     ; 3.025      ;
; 16.909 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[1]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~107                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.061     ; 3.025      ;
; 16.932 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[2]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~112                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.061     ; 3.002      ;
; 16.932 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[2]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~107                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.061     ; 3.002      ;
; 16.935 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~110                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.063     ; 2.997      ;
; 16.935 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~119                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.063     ; 2.997      ;
; 16.942 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~166                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.070     ; 2.983      ;
; 16.942 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~170                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.070     ; 2.983      ;
; 16.942 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~178                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.070     ; 2.983      ;
; 16.942 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~162                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.070     ; 2.983      ;
; 16.942 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~163                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.070     ; 2.983      ;
; 16.942 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~171                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.070     ; 2.983      ;
; 16.942 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~177                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.070     ; 2.983      ;
; 16.942 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~184                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.070     ; 2.983      ;
; 16.949 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~115                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.070     ; 2.976      ;
; 16.949 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~120                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.070     ; 2.976      ;
; 16.957 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~51                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.070     ; 2.968      ;
; 16.957 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~56                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.070     ; 2.968      ;
; 16.961 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~42                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.075     ; 2.959      ;
; 16.961 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~62                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.075     ; 2.959      ;
; 16.961 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~58                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.075     ; 2.959      ;
; 16.961 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~60                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.075     ; 2.959      ;
; 16.961 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~61                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.075     ; 2.959      ;
; 16.961 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~59                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.075     ; 2.959      ;
; 16.961 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~57                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.075     ; 2.959      ;
; 16.961 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~63                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.075     ; 2.959      ;
; 16.964 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[7]       ; LVDS_fpga:fpga2|state_rx.t1                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.061     ; 2.970      ;
; 16.969 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[1]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~39                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.062     ; 2.964      ;
; 16.969 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[1]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~47                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.062     ; 2.964      ;
; 16.969 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[1]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~48                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.062     ; 2.964      ;
; 16.969 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[1]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~32                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.062     ; 2.964      ;
; 16.969 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[1]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~33                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.062     ; 2.964      ;
; 16.969 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[1]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~49                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.062     ; 2.964      ;
; 16.978 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[2]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~39                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.062     ; 2.955      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                     ; To Node                                                                                       ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 12.958 ; LVDS_fpga:fpga2|tx_in[7]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[7]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 17.500       ; -2.270     ; 2.217      ;
; 13.090 ; LVDS_fpga:fpga2|tx_in[3]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[3]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 17.500       ; -2.270     ; 2.085      ;
; 13.217 ; LVDS_fpga:fpga2|tx_in[4]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[4]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 17.500       ; -2.274     ; 1.954      ;
; 13.240 ; LVDS_fpga:fpga2|tx_in[6]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[6]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 17.500       ; -2.269     ; 1.936      ;
; 13.246 ; LVDS_fpga:fpga2|tx_in[2]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[2]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 17.500       ; -2.277     ; 1.922      ;
; 13.249 ; LVDS_fpga:fpga2|tx_in[0]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[0]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 17.500       ; -2.274     ; 1.922      ;
; 13.273 ; LVDS_fpga:fpga2|tx_in[1]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[1]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 17.500       ; -2.273     ; 1.899      ;
; 13.300 ; LVDS_fpga:fpga2|tx_in[5]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[5]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 17.500       ; -2.274     ; 1.871      ;
; 19.274 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 20.000       ; -0.062     ; 0.659      ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.357 ; LVDS_fpga:fpga2|sub_3_tx[4]                                                                                                                   ; LVDS_fpga:fpga2|sub_3_tx[4]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[8]                                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[8]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[4]                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[4]                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; LVDS_fpga:fpga2|sub_2_tx[4]                                                                                                                   ; LVDS_fpga:fpga2|sub_2_tx[4]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[16]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[16]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[16]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[16]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[12]                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[12]                                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[12]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[12]                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; LVDS_fpga:fpga2|sub_1_tx[4]                                                                                                                   ; LVDS_fpga:fpga2|sub_1_tx[4]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[24]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[24]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[24]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[24]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[20]                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[20]                                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[20]                                                 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[20]                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[14]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[14]                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[14]                                                    ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[14]                                                    ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[14]                                                 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[14]                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[6]                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[6]                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[6]                                                     ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[6]                                                     ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[7]                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[7]                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[11]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[11]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[7]                                                     ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[7]                                                     ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[15]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[15]                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[15]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[15]                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[31]                                               ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[31]                                               ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; LVDS_fpga:fpga2|sub_3_tx[5]                                                                                                                   ; LVDS_fpga:fpga2|sub_3_tx[5]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[9]                                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[9]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[5]                                                                    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[5]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[5]                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[5]                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[9]                                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[9]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[5]                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[5]                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; LVDS_fpga:fpga2|sub_1_tx[5]                                                                                                                   ; LVDS_fpga:fpga2|sub_1_tx[5]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; LVDS_fpga:fpga2|sub_2_tx[5]                                                                                                                   ; LVDS_fpga:fpga2|sub_2_tx[5]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[13]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[13]                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[13]                                                    ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[13]                                                    ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[10]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[10]                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[14]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[14]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[10]                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[10]                                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[10]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[10]                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[18]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[18]                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[22]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[22]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[18]                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[18]                                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[18]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[18]                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[2]                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[2]                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[6]                                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[6]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[2]                                                                    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[2]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[2]                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[2]                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[2]                                                     ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[2]                                                     ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[20]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[20]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[16]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[16]                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[20]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[20]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[16]                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[16]                                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[16]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[16]                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[16]                                                    ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[16]                                                    ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[8]                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[8]                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[8]                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[8]                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[8]                                                     ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[8]                                                     ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; LVDS_fpga:fpga2|sub_3_tx[0]                                                                                                                   ; LVDS_fpga:fpga2|sub_3_tx[0]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[4]                                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[4]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[0]                                                                    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[0]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[0]                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[0]                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[4]                                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[4]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[0]                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[0]                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[19]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[19]                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[23]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[23]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[19]                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[19]                                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[19]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[19]                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[7]                                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[7]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[3]                                                                    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[3]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[3]                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[3]                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[3]                                                     ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[3]                                                     ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[11]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[11]                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[5]                                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[5]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[5]                                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[5]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[1]                                                                    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[1]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[1]                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[1]                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[1]                                                     ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[1]                                                     ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[9]                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[9]                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[13]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[13]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[9]                                                                    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[9]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[25]                                               ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[25]                                               ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[21]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[21]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[17]                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[17]                                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|empty_reg                                                   ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|empty_reg                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[22]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[22]                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[30]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[30]                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[30]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[30]                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[23]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[23]                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[24]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[24]                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|empty_reg                                                     ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|empty_reg                                                     ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|full_reg                                                      ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|full_reg                                                      ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|empty_reg                                                     ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|empty_reg                                                     ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_not_empty ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_not_empty ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[31]                                                 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[31]                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[25]                                                    ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[25]                                                    ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[27]                                                    ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[27]                                                    ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[28]                                                    ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[28]                                                    ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[30]                                                    ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[30]                                                    ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[25]                                                 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[25]                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[29]                                                 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[29]                                                 ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[30]                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[30]                                                                   ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.577      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                    ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.357 ; LVDS_fpga:fpga2|led_rx_state[2]                                                                  ; LVDS_fpga:fpga2|led_rx_state[2]                                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; LVDS_fpga:fpga2|led_rx_state[1]                                                                  ; LVDS_fpga:fpga2|led_rx_state[1]                                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; LVDS_fpga:fpga2|deq_rx[12]                                                                       ; LVDS_fpga:fpga2|deq_rx[12]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; LVDS_fpga:fpga2|deq_rx[14]                                                                       ; LVDS_fpga:fpga2|deq_rx[14]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; LVDS_fpga:fpga2|deq_rx[8]                                                                        ; LVDS_fpga:fpga2|deq_rx[8]                                                                  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; LVDS_fpga:fpga2|deq_rx[9]                                                                        ; LVDS_fpga:fpga2|deq_rx[9]                                                                  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; LVDS_fpga:fpga2|deq_rx[31]                                                                       ; LVDS_fpga:fpga2|deq_rx[31]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|led_rx_state[0]                                                                  ; LVDS_fpga:fpga2|led_rx_state[0]                                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[4]                                                                        ; LVDS_fpga:fpga2|deq_rx[4]                                                                  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_2_rx[4]                                                                      ; LVDS_fpga:fpga2|sub_2_rx[4]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[20]                                                                       ; LVDS_fpga:fpga2|deq_rx[20]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_1_rx[4]                                                                      ; LVDS_fpga:fpga2|sub_1_rx[4]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_2_rx[6]                                                                      ; LVDS_fpga:fpga2|sub_2_rx[6]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[6]                                                                        ; LVDS_fpga:fpga2|deq_rx[6]                                                                  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[7]                                                                        ; LVDS_fpga:fpga2|deq_rx[7]                                                                  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[15]                                                                       ; LVDS_fpga:fpga2|deq_rx[15]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_2_rx[7]                                                                      ; LVDS_fpga:fpga2|sub_2_rx[7]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[5]                                                                        ; LVDS_fpga:fpga2|deq_rx[5]                                                                  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[13]                                                                       ; LVDS_fpga:fpga2|deq_rx[13]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_2_rx[5]                                                                      ; LVDS_fpga:fpga2|sub_2_rx[5]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[10]                                                                       ; LVDS_fpga:fpga2|deq_rx[10]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_2_rx[2]                                                                      ; LVDS_fpga:fpga2|sub_2_rx[2]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[18]                                                                       ; LVDS_fpga:fpga2|deq_rx[18]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_1_rx[2]                                                                      ; LVDS_fpga:fpga2|sub_1_rx[2]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[2]                                                                        ; LVDS_fpga:fpga2|deq_rx[2]                                                                  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[16]                                                                       ; LVDS_fpga:fpga2|deq_rx[16]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_1_rx[0]                                                                      ; LVDS_fpga:fpga2|sub_1_rx[0]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_2_rx[0]                                                                      ; LVDS_fpga:fpga2|sub_2_rx[0]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[0]                                                                        ; LVDS_fpga:fpga2|deq_rx[0]                                                                  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[19]                                                                       ; LVDS_fpga:fpga2|deq_rx[19]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_1_rx[3]                                                                      ; LVDS_fpga:fpga2|sub_1_rx[3]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[3]                                                                        ; LVDS_fpga:fpga2|deq_rx[3]                                                                  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[11]                                                                       ; LVDS_fpga:fpga2|deq_rx[11]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_2_rx[3]                                                                      ; LVDS_fpga:fpga2|sub_2_rx[3]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[1]                                                                        ; LVDS_fpga:fpga2|deq_rx[1]                                                                  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_2_rx[1]                                                                      ; LVDS_fpga:fpga2|sub_2_rx[1]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[17]                                                                       ; LVDS_fpga:fpga2|deq_rx[17]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_1_rx[1]                                                                      ; LVDS_fpga:fpga2|sub_1_rx[1]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[21]                                                                       ; LVDS_fpga:fpga2|deq_rx[21]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_1_rx[5]                                                                      ; LVDS_fpga:fpga2|sub_1_rx[5]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[24]                                                                       ; LVDS_fpga:fpga2|deq_rx[24]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_0_rx[0]                                                                      ; LVDS_fpga:fpga2|sub_0_rx[0]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[23]                                                                       ; LVDS_fpga:fpga2|deq_rx[23]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_1_rx[7]                                                                      ; LVDS_fpga:fpga2|sub_1_rx[7]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[30]                                                                       ; LVDS_fpga:fpga2|deq_rx[30]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_0_rx[6]                                                                      ; LVDS_fpga:fpga2|sub_0_rx[6]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[22]                                                                       ; LVDS_fpga:fpga2|deq_rx[22]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_1_rx[6]                                                                      ; LVDS_fpga:fpga2|sub_1_rx[6]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[26]                                                                       ; LVDS_fpga:fpga2|deq_rx[26]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_0_rx[2]                                                                      ; LVDS_fpga:fpga2|sub_0_rx[2]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[28]                                                                       ; LVDS_fpga:fpga2|deq_rx[28]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_0_rx[4]                                                                      ; LVDS_fpga:fpga2|sub_0_rx[4]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[29]                                                                       ; LVDS_fpga:fpga2|deq_rx[29]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_0_rx[5]                                                                      ; LVDS_fpga:fpga2|sub_0_rx[5]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[27]                                                                       ; LVDS_fpga:fpga2|deq_rx[27]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_0_rx[3]                                                                      ; LVDS_fpga:fpga2|sub_0_rx[3]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|deq_rx[25]                                                                       ; LVDS_fpga:fpga2|deq_rx[25]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_0_rx[1]                                                                      ; LVDS_fpga:fpga2|sub_0_rx[1]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[3]                              ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[3]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[4]                              ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[4]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[2]                              ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[2]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[1]                              ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[1]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|sub_0_rx[7]                                                                      ; LVDS_fpga:fpga2|sub_0_rx[7]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|count[0]                                                                         ; LVDS_fpga:fpga2|count[0]                                                                   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|count[1]                                                                         ; LVDS_fpga:fpga2|count[1]                                                                   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|count[2]                                                                         ; LVDS_fpga:fpga2|count[2]                                                                   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|rx_data_align                                                                    ; LVDS_fpga:fpga2|rx_data_align                                                              ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|state_rx.t3                                                                      ; LVDS_fpga:fpga2|state_rx.t3                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LVDS_fpga:fpga2|state_rx.t1                                                                      ; LVDS_fpga:fpga2|state_rx.t1                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[0]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[0]                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.580      ;
; 0.373 ; LVDS_fpga:fpga2|sub_2_rx[7]                                                                      ; LVDS_fpga:fpga2|deq_rx[15]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; LVDS_fpga:fpga2|sub_2_rx[2]                                                                      ; LVDS_fpga:fpga2|deq_rx[10]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sSyncReg1[1]                              ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sDeqPtr[1]                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; LVDS_fpga:fpga2|sub_1_rx[2]                                                                      ; LVDS_fpga:fpga2|deq_rx[18]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; LVDS_fpga:fpga2|sub_1_rx[3]                                                                      ; LVDS_fpga:fpga2|deq_rx[19]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; LVDS_fpga:fpga2|sub_1_rx[6]                                                                      ; LVDS_fpga:fpga2|deq_rx[22]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.594      ;
; 0.379 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[3]                              ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[3]                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.598      ;
; 0.400 ; LVDS_fpga:fpga2|state_rx.t2                                                                      ; LVDS_fpga:fpga2|RDY_for_trans                                                              ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.619      ;
; 0.410 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[6]       ; LVDS_fpga:fpga2|deq_rx[6]                                                                  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.629      ;
; 0.442 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[1] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[2] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.154      ; 0.773      ;
; 0.444 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[1] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[7] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.154      ; 0.775      ;
; 0.449 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.154      ; 0.780      ;
; 0.449 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[0] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[5] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.154      ; 0.780      ;
; 0.452 ; LVDS_fpga:fpga2|state_rx.t6                                                                      ; LVDS_fpga:fpga2|sub_2_rx[1]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.671      ;
; 0.453 ; LVDS_fpga:fpga2|state_rx.t6                                                                      ; LVDS_fpga:fpga2|sub_2_rx[7]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.672      ;
; 0.454 ; LVDS_fpga:fpga2|state_rx.t6                                                                      ; LVDS_fpga:fpga2|state_rx.t7                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.673      ;
; 0.456 ; LVDS_fpga:fpga2|state_rx.t6                                                                      ; LVDS_fpga:fpga2|sub_2_rx[2]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.675      ;
; 0.456 ; LVDS_fpga:fpga2|state_rx.t6                                                                      ; LVDS_fpga:fpga2|sub_2_rx[0]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.675      ;
; 0.456 ; LVDS_fpga:fpga2|state_rx.t6                                                                      ; LVDS_fpga:fpga2|sub_2_rx[3]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.675      ;
; 0.457 ; LVDS_fpga:fpga2|state_rx.t6                                                                      ; LVDS_fpga:fpga2|sub_2_rx[4]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.676      ;
; 0.457 ; LVDS_fpga:fpga2|state_rx.t6                                                                      ; LVDS_fpga:fpga2|sub_2_rx[5]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.676      ;
; 0.516 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sSyncReg1[0]                              ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sDeqPtr[0]                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.735      ;
; 0.516 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sSyncReg1[3]                              ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sDeqPtr[3]                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.735      ;
; 0.534 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[1]                              ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[2]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.753      ;
; 0.539 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[1]                              ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[1]                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.758      ;
; 0.539 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[1]                              ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[3]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.758      ;
; 0.539 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[1]                              ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[4]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.758      ;
; 0.551 ; LVDS_fpga:fpga2|sub_2_rx[3]                                                                      ; LVDS_fpga:fpga2|deq_rx[11]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; LVDS_fpga:fpga2|sub_0_rx[2]                                                                      ; LVDS_fpga:fpga2|deq_rx[26]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.770      ;
; 0.552 ; LVDS_fpga:fpga2|sub_2_rx[5]                                                                      ; LVDS_fpga:fpga2|deq_rx[13]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.062      ; 0.771      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                       ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.361 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.062      ; 0.580      ;
; 5.809 ; LVDS_fpga:fpga2|tx_in[5]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[5]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.500       ; -1.787     ; 1.779      ;
; 5.814 ; LVDS_fpga:fpga2|tx_in[1]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[1]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.500       ; -1.787     ; 1.784      ;
; 5.833 ; LVDS_fpga:fpga2|tx_in[0]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[0]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.500       ; -1.787     ; 1.803      ;
; 5.853 ; LVDS_fpga:fpga2|tx_in[4]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[4]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.500       ; -1.787     ; 1.823      ;
; 5.863 ; LVDS_fpga:fpga2|tx_in[6]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[6]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.500       ; -1.783     ; 1.837      ;
; 5.864 ; LVDS_fpga:fpga2|tx_in[2]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[2]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.500       ; -1.790     ; 1.831      ;
; 6.010 ; LVDS_fpga:fpga2|tx_in[3]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[3]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.500       ; -1.784     ; 1.983      ;
; 6.151 ; LVDS_fpga:fpga2|tx_in[7]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[7]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.500       ; -1.784     ; 2.124      ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                       ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.370 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe18a[0]                             ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.062      ; 0.589      ;
; 0.373 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[2] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[1] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[1] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[1] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.381 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe4a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe6a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe3a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe5a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.063      ; 0.601      ;
; 0.391 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr13|counter_reg_bit[0]      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr13|counter_reg_bit[0]            ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.062      ; 0.610      ;
; 0.397 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2|counter_reg_bit[0]       ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2|counter_reg_bit[0]             ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.062      ; 0.616      ;
; 0.401 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2|counter_reg_bit[0]       ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe4a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.062      ; 0.620      ;
; 0.479 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg26|shift_reg[1] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg26|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.062      ; 0.698      ;
; 0.479 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg25|shift_reg[1] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg25|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.062      ; 0.698      ;
; 0.492 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.062      ; 0.711      ;
; 0.496 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.062      ; 0.715      ;
; 0.515 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe5a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe7a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.063      ; 0.735      ;
; 0.522 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe16a[0]                             ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe18a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.063      ; 0.742      ;
; 0.532 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[2]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.062      ; 0.751      ;
; 0.536 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe14a[0]                             ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe16a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.063      ; 0.756      ;
; 0.536 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[4]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg26|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.154      ; 0.867      ;
; 0.541 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[6]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg26|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.154      ; 0.872      ;
; 0.551 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2|counter_reg_bit[0]       ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe3a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.062      ; 0.770      ;
; 0.552 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr13|counter_reg_bit[0]      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe14a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.574 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[5]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg25|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.154      ; 0.905      ;
; 0.578 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[7]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg25|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.154      ; 0.909      ;
; 0.580 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[3]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.154      ; 0.911      ;
; 0.581 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[2]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.154      ; 0.912      ;
; 0.584 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[1]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.154      ; 0.915      ;
; 0.587 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.154      ; 0.918      ;
; 0.611 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe4a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.062      ; 0.830      ;
; 0.708 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe14a[0]                             ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.063      ; 0.928      ;
; 0.724 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg25|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:ddio_out|ddio_outa_1~DFFHI       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.011      ; 0.835      ;
; 0.762 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg26|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:ddio_out|ddio_outa_1~DFFLO       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.011      ; 0.874      ;
; 0.767 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe8a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.063      ; 0.987      ;
; 0.795 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.153      ; 1.125      ;
; 0.796 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe7a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.063      ; 1.016      ;
; 0.799 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.153      ; 1.129      ;
; 0.855 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe6a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe8a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.062      ; 1.074      ;
; 0.992 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out1:outclock_ddio|ddio_outa_0~DFFHI ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.013      ; 1.105      ;
; 1.001 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe3a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.063      ; 1.221      ;
; 1.002 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:ddio_out|ddio_outa_0~DFFHI       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.014      ; 1.116      ;
; 1.006 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:ddio_out|ddio_outa_0~DFFLO       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.014      ; 1.121      ;
; 1.031 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out1:outclock_ddio|ddio_outa_0~DFFLO ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.013      ; 1.145      ;
; 1.153 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg25|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.050      ; 1.360      ;
; 1.159 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.050      ; 1.366      ;
; 1.204 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe14a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.153      ; 1.534      ;
; 1.204 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe16a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.153      ; 1.534      ;
; 1.204 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe8a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.153      ; 1.534      ;
; 1.204 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe3a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.153      ; 1.534      ;
; 1.204 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe5a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.153      ; 1.534      ;
; 1.208 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe18a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.153      ; 1.538      ;
; 1.208 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe6a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.153      ; 1.538      ;
; 1.208 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe4a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.153      ; 1.538      ;
; 1.209 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe7a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.153      ; 1.539      ;
; 1.346 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg26|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.050      ; 1.553      ;
; 1.349 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.050      ; 1.556      ;
; 1.350 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg25|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.050      ; 1.557      ;
; 1.352 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg26|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.050      ; 1.559      ;
; 1.371 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.050      ; 1.578      ;
; 1.373 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.050      ; 1.580      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                                                                                                     ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.373 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe13a[0]            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.381 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[1]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe13a[1]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg10a[0]                       ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe13a[0]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.062      ; 0.600      ;
; 0.383 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[0]                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[1]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.062      ; 0.602      ;
; 0.393 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[1]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.062      ; 0.612      ;
; 0.395 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[0]                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[1]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.062      ; 0.614      ;
; 0.395 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg10a[0]                       ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.062      ; 0.614      ;
; 0.401 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.062      ; 0.620      ;
; 0.478 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_h_reg[1]   ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe13a[1]            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.062      ; 0.697      ;
; 0.516 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.062      ; 0.735      ;
; 0.523 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe13a[1]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg9a[0]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.062      ; 0.742      ;
; 0.523 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe13a[0]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.062      ; 0.742      ;
; 0.547 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.062      ; 0.766      ;
; 0.548 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.062      ; 0.767      ;
; 0.552 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg10a[1]                       ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.557 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg10a[0]                       ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.062      ; 0.776      ;
; 0.560 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg10a[0]                       ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg10a[1]                       ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.062      ; 0.779      ;
; 0.573 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe13a[1]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.574 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe13a[0]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.592 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.062      ; 0.811      ;
; 0.859 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.062      ; 1.078      ;
; 0.927 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.061      ; 1.145      ;
; 0.929 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.061      ; 1.147      ;
; 0.945 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.061      ; 1.163      ;
; 0.947 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.061      ; 1.165      ;
; 0.988 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe13a[1]            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.056      ; 1.201      ;
; 1.111 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.061      ; 1.329      ;
; 1.111 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.061      ; 1.329      ;
; 1.113 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.061      ; 1.331      ;
; 1.113 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.061      ; 1.331      ;
; 1.115 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg9a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.061      ; 1.333      ;
; 1.123 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.061      ; 1.341      ;
; 1.134 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe13a[0]            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.056      ; 1.347      ;
; 1.165 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg9a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.061      ; 1.383      ;
; 1.169 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.061      ; 1.387      ;
; 1.170 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|int_bitslip_reg                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.062      ; 1.389      ;
; 1.170 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|int_bitslip_reg                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.062      ; 1.389      ;
; 1.358 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe13a[1]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.061      ; 1.576      ;
; 1.361 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe13a[0]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.061      ; 1.579      ;
; 1.403 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe13a[1]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.061      ; 1.621      ;
; 1.407 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe13a[0]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.061      ; 1.625      ;
; 1.417 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_data_align_reg                          ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|int_bitslip_reg                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.159      ; 1.753      ;
; 1.441 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.244      ; 1.842      ;
; 1.477 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|ddio_h_reg[1]      ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_h_reg[1]   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.211      ; 1.845      ;
; 1.560 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.239      ; 1.956      ;
; 1.632 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|ddio_h_reg[0]      ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.208      ; 1.997      ;
; 2.261 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_data_align_reg                          ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.159      ; 2.597      ;
; 2.261 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_data_align_reg                          ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.159      ; 2.597      ;
; 5.346 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -5.000       ; 0.070      ; 0.593      ;
; 5.347 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -5.000       ; 0.070      ; 0.594      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 35.641 ns




+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                ;
+------------+-----------------+------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                       ; Note                                           ;
+------------+-----------------+------------------------------------------------------------------+------------------------------------------------+
; 60.89 MHz  ; 60.89 MHz       ; CLK                                                              ;                                                ;
; 311.33 MHz ; 311.33 MHz      ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ;                                                ;
; 533.05 MHz ; 500.0 MHz       ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; limit due to minimum period restriction (tmin) ;
; 588.93 MHz ; 500.0 MHz       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; limit due to minimum period restriction (tmin) ;
; 1552.8 MHz ; 500.0 MHz       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                        ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; CLK                                                              ; 0.819  ; 0.000         ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 4.345  ; 0.000         ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.302  ; 0.000         ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 8.517  ; 0.000         ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 13.429 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                        ;
+------------------------------------------------------------------+-------+---------------+
; Clock                                                            ; Slack ; End Point TNS ;
+------------------------------------------------------------------+-------+---------------+
; CLK                                                              ; 0.311 ; 0.000         ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.311 ; 0.000         ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.319 ; 0.000         ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.329 ; 0.000         ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.339 ; 0.000         ;
+------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                         ;
+------------------------------------------------------------------+-------+---------------+
; Clock                                                            ; Slack ; End Point TNS ;
+------------------------------------------------------------------+-------+---------------+
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 4.744 ; 0.000         ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.744 ; 0.000         ;
; CLK                                                              ; 9.696 ; 0.000         ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 9.743 ; 0.000         ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 9.744 ; 0.000         ;
; rx_inclock_fpga2                                                 ; 9.824 ; 0.000         ;
+------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                             ; Launch Clock                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.819 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~241 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[17] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.859      ; 2.445      ;
; 0.837 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~164 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[4]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.860      ; 2.428      ;
; 0.871 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~63  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[31] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.868      ; 2.402      ;
; 0.872 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~175 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[15] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.861      ; 2.394      ;
; 0.958 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~160 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[0]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.861      ; 2.308      ;
; 0.967 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~128 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[0]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.861      ; 2.299      ;
; 1.006 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~127 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[31] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.859      ; 2.258      ;
; 1.011 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~88  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[24] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.862      ; 2.256      ;
; 1.012 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~243 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[19] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.856      ; 2.249      ;
; 1.018 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~72  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[8]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.865      ; 2.252      ;
; 1.018 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~59  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[27] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.867      ; 2.254      ;
; 1.030 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~93  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[29] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.867      ; 2.242      ;
; 1.047 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~66  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[2]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.861      ; 2.219      ;
; 1.049 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~174 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[14] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.856      ; 2.212      ;
; 1.067 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~8   ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[8]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.865      ; 2.203      ;
; 1.077 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~182 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[22] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.856      ; 2.184      ;
; 1.095 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~142 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[14] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.856      ; 2.166      ;
; 1.098 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~79  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[15] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.865      ; 2.172      ;
; 1.106 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~84  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[20] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.861      ; 2.160      ;
; 1.109 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~143 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[15] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.861      ; 2.157      ;
; 1.120 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~150 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[22] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.856      ; 2.141      ;
; 1.122 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~76  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[12] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.861      ; 2.144      ;
; 1.137 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~181 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[21] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.860      ; 2.128      ;
; 1.144 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~132 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[4]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.860      ; 2.121      ;
; 1.172 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~149 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[21] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.860      ; 2.093      ;
; 1.183 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~31  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[31] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.868      ; 2.090      ;
; 1.189 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~83  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[19] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.862      ; 2.078      ;
; 1.198 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~90  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[26] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.867      ; 2.074      ;
; 1.204 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~178 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[18] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.857      ; 2.058      ;
; 1.206 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~85  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[21] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.861      ; 2.060      ;
; 1.211 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~176 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[16] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.861      ; 2.055      ;
; 1.212 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~19  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[19] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.862      ; 2.055      ;
; 1.214 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~189 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[29] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.863      ; 2.054      ;
; 1.216 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~65  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[1]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.865      ; 2.054      ;
; 1.222 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~24  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[24] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.862      ; 2.045      ;
; 1.225 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~68  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[4]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.861      ; 2.041      ;
; 1.232 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~77  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[13] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.861      ; 2.034      ;
; 1.233 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~4   ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[4]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.861      ; 2.033      ;
; 1.245 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~71  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[7]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.865      ; 2.025      ;
; 1.251 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~144 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[16] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.861      ; 2.015      ;
; 1.253 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~21  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[21] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.861      ; 2.013      ;
; 1.256 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~177 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[17] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.868      ; 2.017      ;
; 1.264 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~12  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[12] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.861      ; 2.002      ;
; 1.271 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~20  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[20] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.861      ; 1.995      ;
; 1.274 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~166 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[6]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.863      ; 1.994      ;
; 1.277 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~13  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[13] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.861      ; 1.989      ;
; 1.282 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~2   ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[2]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.861      ; 1.984      ;
; 1.293 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~184 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[24] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.864      ; 1.976      ;
; 1.297 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~87  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[23] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.860      ; 1.968      ;
; 1.299 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~134 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[6]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.863      ; 1.969      ;
; 1.304 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~23  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[23] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.860      ; 1.961      ;
; 1.308 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~165 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[5]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.860      ; 1.957      ;
; 1.311 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~168 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[8]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.861      ; 1.955      ;
; 1.312 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~169 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[9]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.860      ; 1.953      ;
; 1.322 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~185 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[25] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.863      ; 1.946      ;
; 1.329 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~27  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[27] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.867      ; 1.943      ;
; 1.329 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~153 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[25] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.863      ; 1.939      ;
; 1.330 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~94  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[30] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.867      ; 1.942      ;
; 1.330 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~86  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[22] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.860      ; 1.935      ;
; 1.335 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~167 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[7]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.861      ; 1.931      ;
; 1.335 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~152 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[24] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.864      ; 1.934      ;
; 1.348 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~92  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[28] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.867      ; 1.924      ;
; 1.350 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~133 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[5]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.860      ; 1.915      ;
; 1.350 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~136 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[8]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.861      ; 1.916      ;
; 1.356 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~22  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[22] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.860      ; 1.909      ;
; 1.357 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~161 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[1]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.860      ; 1.908      ;
; 1.362 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~209 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[17] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.859      ; 1.902      ;
; 1.362 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~73  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[9]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.861      ; 1.904      ;
; 1.372 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~102 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[6]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.859      ; 1.892      ;
; 1.374 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~135 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[7]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.861      ; 1.892      ;
; 1.380 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~173 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[13] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.860      ; 1.885      ;
; 1.382 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~9   ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[9]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.861      ; 1.884      ;
; 1.385 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~29  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[29] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.867      ; 1.887      ;
; 1.392 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~172 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[12] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.860      ; 1.873      ;
; 1.392 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~15  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[15] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.865      ; 1.878      ;
; 1.398 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~180 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[20] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.860      ; 1.867      ;
; 1.403 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~129 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[1]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.860      ; 1.862      ;
; 1.407 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~163 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[3]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.857      ; 1.855      ;
; 1.413 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~183 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[23] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.856      ; 1.848      ;
; 1.421 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~141 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[13] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.860      ; 1.844      ;
; 1.425 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~74  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[10] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.867      ; 1.847      ;
; 1.430 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~148 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[20] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.860      ; 1.835      ;
; 1.432 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~140 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[12] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.860      ; 1.833      ;
; 1.433 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~146 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[18] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.857      ; 1.829      ;
; 1.437 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~131 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[3]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.857      ; 1.825      ;
; 1.441 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~228 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[4]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.859      ; 1.823      ;
; 1.442 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~75  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[11] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.855      ; 1.818      ;
; 1.448 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~80  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[16] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.865      ; 1.822      ;
; 1.450 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~64  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[0]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.865      ; 1.820      ;
; 1.454 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~179 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[19] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.865      ; 1.816      ;
; 1.455 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~11  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[11] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.855      ; 1.805      ;
; 1.460 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~122 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[26] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.867      ; 1.812      ;
; 1.478 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~78  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[14] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.861      ; 1.788      ;
; 1.495 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~69  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[5]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.861      ; 1.771      ;
; 1.496 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~1   ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[1]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.865      ; 1.774      ;
; 1.498 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~14  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[14] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.861      ; 1.768      ;
; 1.503 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~187 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[27] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.863      ; 1.765      ;
; 1.503 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~188 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[28] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.863      ; 1.765      ;
; 1.511 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~98  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[2]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.859      ; 1.753      ;
; 1.511 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~114 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[18] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.853      ; 1.747      ;
+-------+--------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                                                                                                     ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 4.345 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 5.000        ; -0.039     ; 0.611      ;
; 4.348 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 5.000        ; -0.039     ; 0.608      ;
; 7.442 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_data_align_reg                          ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.132     ; 2.421      ;
; 7.442 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_data_align_reg                          ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.132     ; 2.421      ;
; 8.124 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|ddio_h_reg[0]      ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; 0.075      ; 1.946      ;
; 8.194 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_data_align_reg                          ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|int_bitslip_reg                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.132     ; 1.669      ;
; 8.227 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; 0.093      ; 1.861      ;
; 8.295 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|ddio_h_reg[1]      ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_h_reg[1]   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; 0.080      ; 1.780      ;
; 8.296 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; 0.099      ; 1.798      ;
; 8.312 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe13a[0]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.056     ; 1.627      ;
; 8.315 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe13a[1]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.056     ; 1.624      ;
; 8.353 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe13a[0]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.056     ; 1.586      ;
; 8.363 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe13a[1]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.056     ; 1.576      ;
; 8.508 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.056     ; 1.431      ;
; 8.514 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.056     ; 1.425      ;
; 8.553 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.056     ; 1.386      ;
; 8.556 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.056     ; 1.383      ;
; 8.604 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.056     ; 1.335      ;
; 8.604 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.056     ; 1.335      ;
; 8.604 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.056     ; 1.335      ;
; 8.604 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.056     ; 1.335      ;
; 8.609 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.056     ; 1.330      ;
; 8.615 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg9a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.056     ; 1.324      ;
; 8.631 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe13a[0]            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.061     ; 1.303      ;
; 8.654 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg9a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.056     ; 1.285      ;
; 8.657 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.056     ; 1.282      ;
; 8.693 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 1.247      ;
; 8.721 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|int_bitslip_reg                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 1.219      ;
; 8.721 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|int_bitslip_reg                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 1.219      ;
; 8.774 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe13a[1]            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.061     ; 1.160      ;
; 9.051 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 0.889      ;
; 9.061 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg10a[1]                       ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 0.879      ;
; 9.061 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 0.879      ;
; 9.071 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe13a[0]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 0.869      ;
; 9.072 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe13a[1]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 0.868      ;
; 9.166 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg10a[0]                       ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg10a[1]                       ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 0.774      ;
; 9.169 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg10a[0]                       ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 0.771      ;
; 9.175 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 0.765      ;
; 9.177 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 0.763      ;
; 9.182 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe13a[1]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg9a[0]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 0.758      ;
; 9.182 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe13a[0]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 0.758      ;
; 9.202 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_h_reg[1]   ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe13a[1]            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 0.738      ;
; 9.207 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 0.733      ;
; 9.287 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 0.653      ;
; 9.310 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[0]                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[1]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 0.630      ;
; 9.310 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg10a[0]                       ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 0.630      ;
; 9.313 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[1]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 0.627      ;
; 9.318 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[0]                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[1]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 0.622      ;
; 9.321 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[1]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 0.619      ;
; 9.322 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe13a[1]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg10a[0]                       ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 0.618      ;
; 9.322 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe13a[0]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 0.618      ;
; 9.330 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe13a[0]            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.055     ; 0.610      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                       ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 8.302 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg25|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.066     ; 1.627      ;
; 8.303 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.066     ; 1.626      ;
; 8.304 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.066     ; 1.625      ;
; 8.313 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg26|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.066     ; 1.616      ;
; 8.354 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.066     ; 1.575      ;
; 8.362 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg26|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.066     ; 1.567      ;
; 8.417 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:ddio_out|ddio_outa_0~DFFHI       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.080     ; 1.099      ;
; 8.436 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out1:outclock_ddio|ddio_outa_0~DFFHI ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.081     ; 1.079      ;
; 8.447 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.140     ; 1.408      ;
; 8.468 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe7a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.140     ; 1.387      ;
; 8.482 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe18a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.140     ; 1.373      ;
; 8.482 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe6a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.140     ; 1.373      ;
; 8.482 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe4a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.140     ; 1.373      ;
; 8.499 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe14a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.140     ; 1.356      ;
; 8.499 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe16a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.140     ; 1.356      ;
; 8.499 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe8a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.140     ; 1.356      ;
; 8.499 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe3a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.140     ; 1.356      ;
; 8.499 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe5a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.140     ; 1.356      ;
; 8.568 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.066     ; 1.361      ;
; 8.573 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg25|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.066     ; 1.356      ;
; 8.669 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe3a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.056     ; 1.270      ;
; 8.677 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg25|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:ddio_out|ddio_outa_1~DFFHI       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.082     ; 0.837      ;
; 8.706 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out1:outclock_ddio|ddio_outa_0~DFFLO ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.081     ; 1.118      ;
; 8.721 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:ddio_out|ddio_outa_0~DFFLO       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.080     ; 1.104      ;
; 8.736 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.140     ; 1.119      ;
; 8.868 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[7]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg25|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.137     ; 0.990      ;
; 8.868 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[2]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.137     ; 0.990      ;
; 8.868 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[3]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.137     ; 0.990      ;
; 8.905 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe6a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe8a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.056     ; 1.034      ;
; 8.924 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[5]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg25|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.137     ; 0.934      ;
; 8.926 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe8a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.056     ; 1.013      ;
; 8.926 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[1]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.137     ; 0.932      ;
; 8.940 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe7a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.056     ; 0.999      ;
; 8.948 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe14a[0]                             ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.056     ; 0.991      ;
; 8.949 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg26|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:ddio_out|ddio_outa_1~DFFLO       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.082     ; 0.874      ;
; 8.971 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.137     ; 0.887      ;
; 9.014 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[6]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg26|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.137     ; 0.844      ;
; 9.018 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[4]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg26|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.137     ; 0.840      ;
; 9.057 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe4a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.056     ; 0.882      ;
; 9.172 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe14a[0]                             ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe16a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.056     ; 0.767      ;
; 9.174 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[2]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.056     ; 0.765      ;
; 9.175 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr13|counter_reg_bit[0]      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe14a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.056     ; 0.764      ;
; 9.177 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2|counter_reg_bit[0]       ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe3a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.056     ; 0.762      ;
; 9.182 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.056     ; 0.757      ;
; 9.192 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe5a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe7a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.056     ; 0.747      ;
; 9.201 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe16a[0]                             ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe18a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.056     ; 0.738      ;
; 9.201 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg26|shift_reg[1] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg26|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.055     ; 0.739      ;
; 9.202 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg25|shift_reg[1] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg25|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.055     ; 0.738      ;
; 9.208 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.056     ; 0.731      ;
; 9.293 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2|counter_reg_bit[0]       ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2|counter_reg_bit[0]             ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.056     ; 0.646      ;
; 9.300 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr13|counter_reg_bit[0]      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr13|counter_reg_bit[0]            ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.056     ; 0.639      ;
; 9.301 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2|counter_reg_bit[0]       ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe4a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.056     ; 0.638      ;
; 9.319 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe3a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe5a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.056     ; 0.620      ;
; 9.320 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe4a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe6a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.056     ; 0.619      ;
; 9.320 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe18a[0]                             ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.056     ; 0.619      ;
; 9.329 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[1] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.055     ; 0.611      ;
; 9.329 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[1] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.056     ; 0.610      ;
; 9.330 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[2] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.056     ; 0.609      ;
; 9.331 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[1] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.055     ; 0.609      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                    ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 8.517  ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[1] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[6] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 10.000       ; -0.137     ; 1.341      ;
; 8.527  ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 10.000       ; -0.137     ; 1.331      ;
; 8.545  ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[1] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[3] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 10.000       ; -0.137     ; 1.313      ;
; 8.638  ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[0] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[4] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 10.000       ; -0.137     ; 1.220      ;
; 8.974  ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 10.000       ; -0.137     ; 0.884      ;
; 8.977  ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[0] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[5] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 10.000       ; -0.137     ; 0.881      ;
; 8.981  ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[1] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[7] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 10.000       ; -0.137     ; 0.877      ;
; 8.983  ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[1] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[2] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 10.000       ; -0.137     ; 0.875      ;
; 15.111 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dGDeqPtr[1]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sSyncReg1[0]                        ; CLK                                                              ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 17.500       ; -1.273     ; 1.051      ;
; 15.241 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dGDeqPtr[4]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sSyncReg1[3]                        ; CLK                                                              ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 17.500       ; -1.273     ; 0.921      ;
; 15.397 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dGDeqPtr[2]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sSyncReg1[1]                        ; CLK                                                              ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 17.500       ; -1.272     ; 0.766      ;
; 15.419 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dGDeqPtr[3]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sSyncReg1[2]                        ; CLK                                                              ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 17.500       ; -1.272     ; 0.744      ;
; 16.788 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[5]       ; LVDS_fpga:fpga2|led_rx_state[1]                                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.049     ; 3.158      ;
; 16.828 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[0]       ; LVDS_fpga:fpga2|led_rx_state[1]                                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.049     ; 3.118      ;
; 16.856 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[5]       ; LVDS_fpga:fpga2|led_rx_state[0]                                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.054     ; 3.085      ;
; 16.879 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[5]       ; LVDS_fpga:fpga2|rx_data_align                                                              ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.054     ; 3.062      ;
; 16.896 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[0]       ; LVDS_fpga:fpga2|led_rx_state[0]                                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.054     ; 3.045      ;
; 16.919 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[0]       ; LVDS_fpga:fpga2|rx_data_align                                                              ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.054     ; 3.022      ;
; 16.944 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[7]       ; LVDS_fpga:fpga2|led_rx_state[0]                                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.054     ; 2.997      ;
; 16.951 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[7]       ; LVDS_fpga:fpga2|led_rx_state[1]                                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.049     ; 2.995      ;
; 17.039 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~112                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.057     ; 2.899      ;
; 17.039 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~107                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.057     ; 2.899      ;
; 17.042 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[7]       ; LVDS_fpga:fpga2|rx_data_align                                                              ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.054     ; 2.899      ;
; 17.096 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~39                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.057     ; 2.842      ;
; 17.096 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~47                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.057     ; 2.842      ;
; 17.096 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~48                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.057     ; 2.842      ;
; 17.096 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~32                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.057     ; 2.842      ;
; 17.096 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~33                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.057     ; 2.842      ;
; 17.096 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~49                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.057     ; 2.842      ;
; 17.099 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[5]       ; LVDS_fpga:fpga2|state_rx.t1                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.054     ; 2.842      ;
; 17.113 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[2]       ; LVDS_fpga:fpga2|led_rx_state[1]                                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.049     ; 2.833      ;
; 17.139 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[0]       ; LVDS_fpga:fpga2|state_rx.t1                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.054     ; 2.802      ;
; 17.171 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[2]       ; LVDS_fpga:fpga2|led_rx_state[0]                                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.054     ; 2.770      ;
; 17.177 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~7                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.059     ; 2.759      ;
; 17.177 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~15                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.059     ; 2.759      ;
; 17.177 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~16                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.059     ; 2.759      ;
; 17.177 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~8                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.059     ; 2.759      ;
; 17.177 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~0                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.059     ; 2.759      ;
; 17.177 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~1                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.059     ; 2.759      ;
; 17.177 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~23                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.059     ; 2.759      ;
; 17.177 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~22                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.059     ; 2.759      ;
; 17.191 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~132                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.054     ; 2.750      ;
; 17.191 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~140                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.054     ; 2.750      ;
; 17.191 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~148                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.054     ; 2.750      ;
; 17.191 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~133                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.054     ; 2.750      ;
; 17.191 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~141                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.054     ; 2.750      ;
; 17.191 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~129                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.054     ; 2.750      ;
; 17.191 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~137                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.054     ; 2.750      ;
; 17.191 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~149                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.054     ; 2.750      ;
; 17.194 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~116                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.057     ; 2.744      ;
; 17.194 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~97                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.057     ; 2.744      ;
; 17.194 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~105                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.057     ; 2.744      ;
; 17.194 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~118                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.057     ; 2.744      ;
; 17.199 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~46                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.062     ; 2.734      ;
; 17.199 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~38                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.062     ; 2.734      ;
; 17.199 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~34                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.062     ; 2.734      ;
; 17.199 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~55                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.062     ; 2.734      ;
; 17.204 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[2]       ; LVDS_fpga:fpga2|rx_data_align                                                              ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.054     ; 2.737      ;
; 17.210 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[1]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~112                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 2.729      ;
; 17.210 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[1]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~107                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 2.729      ;
; 17.212 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~68                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.055     ; 2.728      ;
; 17.212 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~76                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.055     ; 2.728      ;
; 17.212 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~84                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.055     ; 2.728      ;
; 17.212 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~69                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.055     ; 2.728      ;
; 17.212 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~77                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.055     ; 2.728      ;
; 17.212 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~73                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.055     ; 2.728      ;
; 17.212 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~81                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.055     ; 2.728      ;
; 17.212 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~85                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.055     ; 2.728      ;
; 17.212 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[2]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~112                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 2.727      ;
; 17.212 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[2]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~107                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 2.727      ;
; 17.246 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[6]       ; LVDS_fpga:fpga2|led_rx_state[0]                                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.055     ; 2.694      ;
; 17.247 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[1]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~39                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 2.692      ;
; 17.247 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[1]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~47                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 2.692      ;
; 17.247 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[1]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~48                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 2.692      ;
; 17.247 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[1]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~32                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 2.692      ;
; 17.247 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[1]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~33                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 2.692      ;
; 17.247 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[1]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~49                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 2.692      ;
; 17.248 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~51                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.061     ; 2.686      ;
; 17.248 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~56                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.061     ; 2.686      ;
; 17.256 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[2]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~39                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 2.683      ;
; 17.256 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[2]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~47                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 2.683      ;
; 17.256 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[2]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~48                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 2.683      ;
; 17.256 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[2]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~32                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 2.683      ;
; 17.256 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[2]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~33                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 2.683      ;
; 17.256 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[2]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~49                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.056     ; 2.683      ;
; 17.259 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~166                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.062     ; 2.674      ;
; 17.259 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~170                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.062     ; 2.674      ;
; 17.259 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~178                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.062     ; 2.674      ;
; 17.259 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~162                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.062     ; 2.674      ;
; 17.259 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~115                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.061     ; 2.675      ;
; 17.259 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~163                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.062     ; 2.674      ;
; 17.259 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~171                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.062     ; 2.674      ;
; 17.259 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~177                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.062     ; 2.674      ;
; 17.259 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~184                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.062     ; 2.674      ;
; 17.259 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~120                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.061     ; 2.675      ;
; 17.260 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~110                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.055     ; 2.680      ;
; 17.260 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~119                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.055     ; 2.680      ;
; 17.262 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~42                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.067     ; 2.666      ;
; 17.262 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~62                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.067     ; 2.666      ;
; 17.262 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~58                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.067     ; 2.666      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                     ; To Node                                                                                       ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 13.429 ; LVDS_fpga:fpga2|tx_in[7]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[7]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 17.500       ; -1.983     ; 2.033      ;
; 13.553 ; LVDS_fpga:fpga2|tx_in[3]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[3]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 17.500       ; -1.983     ; 1.909      ;
; 13.692 ; LVDS_fpga:fpga2|tx_in[2]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[2]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 17.500       ; -1.989     ; 1.764      ;
; 13.697 ; LVDS_fpga:fpga2|tx_in[6]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[6]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 17.500       ; -1.982     ; 1.766      ;
; 13.704 ; LVDS_fpga:fpga2|tx_in[4]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[4]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 17.500       ; -1.985     ; 1.756      ;
; 13.722 ; LVDS_fpga:fpga2|tx_in[0]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[0]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 17.500       ; -1.985     ; 1.738      ;
; 13.737 ; LVDS_fpga:fpga2|tx_in[1]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[1]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 17.500       ; -1.984     ; 1.724      ;
; 13.745 ; LVDS_fpga:fpga2|tx_in[5]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[5]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 17.500       ; -1.985     ; 1.715      ;
; 19.356 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 20.000       ; -0.056     ; 0.583      ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.311 ; LVDS_fpga:fpga2|led_tx_state[1]                                                                                                               ; LVDS_fpga:fpga2|led_tx_state[1]                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[8]                                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[8]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[8]                                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[8]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[4]                                                                    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[4]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[4]                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[4]                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[4]                                                  ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[4]                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[16]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[16]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[12]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[12]                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[24]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[24]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[18]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[18]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[14]                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[14]                                                                   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[6]                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[6]                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[10]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[10]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[6]                                                                    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[6]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[6]                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[6]                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; LVDS_fpga:fpga2|sub_1_tx[7]                                                                                                                   ; LVDS_fpga:fpga2|sub_1_tx[7]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; LVDS_fpga:fpga2|sub_3_tx[7]                                                                                                                   ; LVDS_fpga:fpga2|sub_3_tx[7]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[11]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[11]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[7]                                                                    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[7]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[7]                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[7]                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[11]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[11]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[7]                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[7]                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[7]                                                  ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[7]                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; LVDS_fpga:fpga2|sub_2_tx[7]                                                                                                                   ; LVDS_fpga:fpga2|sub_2_tx[7]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[15]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[15]                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[19]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[19]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[15]                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[15]                                                                   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[15]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[15]                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[31]                                               ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[31]                                               ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[9]                                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[9]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[17]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[17]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[13]                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[13]                                                                   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[13]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[13]                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[13]                                                 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[13]                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[2]                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[2]                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[2]                                                  ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[2]                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[20]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[20]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[16]                                                 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[16]                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[12]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[12]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[8]                                                                    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[8]                                                                    ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[8]                                                  ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[8]                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[4]                                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[4]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[0]                                                     ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[0]                                                     ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; LVDS_fpga:fpga2|sub_1_tx[3]                                                                                                                   ; LVDS_fpga:fpga2|sub_1_tx[3]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[19]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[19]                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[19]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[19]                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[19]                                                    ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[19]                                                    ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; LVDS_fpga:fpga2|sub_3_tx[3]                                                                                                                   ; LVDS_fpga:fpga2|sub_3_tx[3]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; LVDS_fpga:fpga2|sub_2_tx[3]                                                                                                                   ; LVDS_fpga:fpga2|sub_2_tx[3]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[15]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[15]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[11]                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[11]                                                                   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[11]                                                    ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[11]                                                    ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[5]                                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[5]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[1]                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[1]                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[9]                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[9]                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[9]                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[9]                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[25]                                               ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[25]                                               ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|FIFO2:inout_|full_reg                                                                                  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|FIFO2:inout_|full_reg                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|empty_reg                                                   ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|empty_reg                                                   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|full_reg                                                    ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|full_reg                                                    ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[22]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[22]                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[30]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[30]                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[23]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[23]                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[21]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[21]                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[21]                                                 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[21]                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|empty_reg                                                     ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|empty_reg                                                     ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_not_empty ; mkTop_fpga2:T1|mkNetworkSimple2:noc|mkIQRouterCoreSimple:net_routers_router_core_3|mkInputQueue:flitBuffers_1|inputQueue_ifc_mf_ifc_not_empty ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[31]                                                    ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[31]                                                    ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|full_reg                                                         ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|full_reg                                                         ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|empty_reg                                                        ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|empty_reg                                                        ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[29]                                                    ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[29]                                                    ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[26]                                                    ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[26]                                                    ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[22]                                                    ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[22]                                                    ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[23]                                                    ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[23]                                                    ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[24]                                                    ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[24]                                                    ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[27]                                                 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[27]                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[28]                                                 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[28]                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[26]                                                 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[26]                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[22]                                                 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[22]                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[23]                                                 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[23]                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[24]                                                 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[24]                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|full_reg                                                      ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|full_reg                                                      ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|empty_reg                                                     ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|empty_reg                                                     ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[26]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[26]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[27]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[27]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|full_reg                                                                        ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|full_reg                                                                        ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|empty_reg                                                                       ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|empty_reg                                                                       ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[22]                                                                   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[22]                                                                   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_1|empty_reg                                                                       ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_1|empty_reg                                                                       ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[26]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[26]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[27]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[27]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[28]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[28]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[25]                                                                                  ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[25]                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dNotEmptyReg                                                                           ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dNotEmptyReg                                                                           ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dGDeqPtr1[2]                                                                           ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dGDeqPtr1[2]                                                                           ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dGDeqPtr1[1]                                                                           ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dGDeqPtr1[1]                                                                           ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dGDeqPtr1[4]                                                                           ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dGDeqPtr1[4]                                                                           ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dGDeqPtr1[3]                                                                           ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dGDeqPtr1[3]                                                                           ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; LVDS_fpga:fpga2|state_tx.t1                                                                                                                   ; LVDS_fpga:fpga2|state_tx.t1                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; LVDS_fpga:fpga2|state_tx.t0                                                                                                                   ; LVDS_fpga:fpga2|state_tx.t0                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                    ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.311 ; LVDS_fpga:fpga2|deq_rx[4]                                                                        ; LVDS_fpga:fpga2|deq_rx[4]                                                                  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; LVDS_fpga:fpga2|deq_rx[6]                                                                        ; LVDS_fpga:fpga2|deq_rx[6]                                                                  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; LVDS_fpga:fpga2|deq_rx[7]                                                                        ; LVDS_fpga:fpga2|deq_rx[7]                                                                  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; LVDS_fpga:fpga2|deq_rx[5]                                                                        ; LVDS_fpga:fpga2|deq_rx[5]                                                                  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; LVDS_fpga:fpga2|deq_rx[2]                                                                        ; LVDS_fpga:fpga2|deq_rx[2]                                                                  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; LVDS_fpga:fpga2|deq_rx[0]                                                                        ; LVDS_fpga:fpga2|deq_rx[0]                                                                  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; LVDS_fpga:fpga2|deq_rx[3]                                                                        ; LVDS_fpga:fpga2|deq_rx[3]                                                                  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; LVDS_fpga:fpga2|deq_rx[1]                                                                        ; LVDS_fpga:fpga2|deq_rx[1]                                                                  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; LVDS_fpga:fpga2|deq_rx[28]                                                                       ; LVDS_fpga:fpga2|deq_rx[28]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[3]                              ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[3]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[4]                              ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[4]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[2]                              ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[2]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[1]                              ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[1]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|led_rx_state[2]                                                                  ; LVDS_fpga:fpga2|led_rx_state[2]                                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|led_rx_state[1]                                                                  ; LVDS_fpga:fpga2|led_rx_state[1]                                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|led_rx_state[0]                                                                  ; LVDS_fpga:fpga2|led_rx_state[0]                                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[12]                                                                       ; LVDS_fpga:fpga2|deq_rx[12]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_2_rx[4]                                                                      ; LVDS_fpga:fpga2|sub_2_rx[4]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[20]                                                                       ; LVDS_fpga:fpga2|deq_rx[20]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_1_rx[4]                                                                      ; LVDS_fpga:fpga2|sub_1_rx[4]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[14]                                                                       ; LVDS_fpga:fpga2|deq_rx[14]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_2_rx[6]                                                                      ; LVDS_fpga:fpga2|sub_2_rx[6]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[15]                                                                       ; LVDS_fpga:fpga2|deq_rx[15]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_2_rx[7]                                                                      ; LVDS_fpga:fpga2|sub_2_rx[7]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[13]                                                                       ; LVDS_fpga:fpga2|deq_rx[13]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_2_rx[5]                                                                      ; LVDS_fpga:fpga2|sub_2_rx[5]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[10]                                                                       ; LVDS_fpga:fpga2|deq_rx[10]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_2_rx[2]                                                                      ; LVDS_fpga:fpga2|sub_2_rx[2]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[18]                                                                       ; LVDS_fpga:fpga2|deq_rx[18]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_1_rx[2]                                                                      ; LVDS_fpga:fpga2|sub_1_rx[2]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[16]                                                                       ; LVDS_fpga:fpga2|deq_rx[16]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_1_rx[0]                                                                      ; LVDS_fpga:fpga2|sub_1_rx[0]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[8]                                                                        ; LVDS_fpga:fpga2|deq_rx[8]                                                                  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_2_rx[0]                                                                      ; LVDS_fpga:fpga2|sub_2_rx[0]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[19]                                                                       ; LVDS_fpga:fpga2|deq_rx[19]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_1_rx[3]                                                                      ; LVDS_fpga:fpga2|sub_1_rx[3]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[11]                                                                       ; LVDS_fpga:fpga2|deq_rx[11]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_2_rx[3]                                                                      ; LVDS_fpga:fpga2|sub_2_rx[3]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[9]                                                                        ; LVDS_fpga:fpga2|deq_rx[9]                                                                  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_2_rx[1]                                                                      ; LVDS_fpga:fpga2|sub_2_rx[1]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[17]                                                                       ; LVDS_fpga:fpga2|deq_rx[17]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_1_rx[1]                                                                      ; LVDS_fpga:fpga2|sub_1_rx[1]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[21]                                                                       ; LVDS_fpga:fpga2|deq_rx[21]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_1_rx[5]                                                                      ; LVDS_fpga:fpga2|sub_1_rx[5]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[24]                                                                       ; LVDS_fpga:fpga2|deq_rx[24]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_0_rx[0]                                                                      ; LVDS_fpga:fpga2|sub_0_rx[0]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[23]                                                                       ; LVDS_fpga:fpga2|deq_rx[23]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_1_rx[7]                                                                      ; LVDS_fpga:fpga2|sub_1_rx[7]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[30]                                                                       ; LVDS_fpga:fpga2|deq_rx[30]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_0_rx[6]                                                                      ; LVDS_fpga:fpga2|sub_0_rx[6]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[22]                                                                       ; LVDS_fpga:fpga2|deq_rx[22]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_1_rx[6]                                                                      ; LVDS_fpga:fpga2|sub_1_rx[6]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[26]                                                                       ; LVDS_fpga:fpga2|deq_rx[26]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_0_rx[2]                                                                      ; LVDS_fpga:fpga2|sub_0_rx[2]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_0_rx[4]                                                                      ; LVDS_fpga:fpga2|sub_0_rx[4]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[29]                                                                       ; LVDS_fpga:fpga2|deq_rx[29]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_0_rx[5]                                                                      ; LVDS_fpga:fpga2|sub_0_rx[5]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[27]                                                                       ; LVDS_fpga:fpga2|deq_rx[27]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_0_rx[3]                                                                      ; LVDS_fpga:fpga2|sub_0_rx[3]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[25]                                                                       ; LVDS_fpga:fpga2|deq_rx[25]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_0_rx[1]                                                                      ; LVDS_fpga:fpga2|sub_0_rx[1]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|deq_rx[31]                                                                       ; LVDS_fpga:fpga2|deq_rx[31]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|sub_0_rx[7]                                                                      ; LVDS_fpga:fpga2|sub_0_rx[7]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|count[0]                                                                         ; LVDS_fpga:fpga2|count[0]                                                                   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|count[1]                                                                         ; LVDS_fpga:fpga2|count[1]                                                                   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|count[2]                                                                         ; LVDS_fpga:fpga2|count[2]                                                                   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|rx_data_align                                                                    ; LVDS_fpga:fpga2|rx_data_align                                                              ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|state_rx.t3                                                                      ; LVDS_fpga:fpga2|state_rx.t3                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LVDS_fpga:fpga2|state_rx.t1                                                                      ; LVDS_fpga:fpga2|state_rx.t1                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[0]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[0]                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.056      ; 0.519      ;
; 0.338 ; LVDS_fpga:fpga2|sub_2_rx[7]                                                                      ; LVDS_fpga:fpga2|deq_rx[15]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; LVDS_fpga:fpga2|sub_2_rx[2]                                                                      ; LVDS_fpga:fpga2|deq_rx[10]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.537      ;
; 0.340 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sSyncReg1[1]                              ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sDeqPtr[1]                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; LVDS_fpga:fpga2|sub_1_rx[2]                                                                      ; LVDS_fpga:fpga2|deq_rx[18]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; LVDS_fpga:fpga2|sub_1_rx[3]                                                                      ; LVDS_fpga:fpga2|deq_rx[19]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; LVDS_fpga:fpga2|sub_1_rx[6]                                                                      ; LVDS_fpga:fpga2|deq_rx[22]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.343 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[3]                              ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[3]                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.056      ; 0.543      ;
; 0.355 ; LVDS_fpga:fpga2|state_rx.t2                                                                      ; LVDS_fpga:fpga2|RDY_for_trans                                                              ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.554      ;
; 0.372 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[6]       ; LVDS_fpga:fpga2|deq_rx[6]                                                                  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.056      ; 0.572      ;
; 0.397 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[1] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[2] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.137      ; 0.698      ;
; 0.398 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[1] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[7] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.137      ; 0.699      ;
; 0.402 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[0] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[5] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.137      ; 0.703      ;
; 0.403 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.137      ; 0.704      ;
; 0.408 ; LVDS_fpga:fpga2|state_rx.t6                                                                      ; LVDS_fpga:fpga2|sub_2_rx[1]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.607      ;
; 0.412 ; LVDS_fpga:fpga2|state_rx.t6                                                                      ; LVDS_fpga:fpga2|sub_2_rx[7]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.611      ;
; 0.414 ; LVDS_fpga:fpga2|state_rx.t6                                                                      ; LVDS_fpga:fpga2|state_rx.t7                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.613      ;
; 0.414 ; LVDS_fpga:fpga2|state_rx.t6                                                                      ; LVDS_fpga:fpga2|sub_2_rx[3]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.613      ;
; 0.415 ; LVDS_fpga:fpga2|state_rx.t6                                                                      ; LVDS_fpga:fpga2|sub_2_rx[4]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.614      ;
; 0.415 ; LVDS_fpga:fpga2|state_rx.t6                                                                      ; LVDS_fpga:fpga2|sub_2_rx[0]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.614      ;
; 0.417 ; LVDS_fpga:fpga2|state_rx.t6                                                                      ; LVDS_fpga:fpga2|sub_2_rx[2]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.616      ;
; 0.419 ; LVDS_fpga:fpga2|state_rx.t6                                                                      ; LVDS_fpga:fpga2|sub_2_rx[5]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.618      ;
; 0.464 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sSyncReg1[0]                              ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sDeqPtr[0]                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.056      ; 0.664      ;
; 0.465 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sSyncReg1[3]                              ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sDeqPtr[3]                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.056      ; 0.665      ;
; 0.490 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[1]                              ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[2]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.056      ; 0.690      ;
; 0.494 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[1]                              ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[1]                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.056      ; 0.694      ;
; 0.494 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[1]                              ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[4]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.056      ; 0.694      ;
; 0.495 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[1]                              ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[3]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.056      ; 0.695      ;
; 0.495 ; LVDS_fpga:fpga2|sub_2_rx[5]                                                                      ; LVDS_fpga:fpga2|deq_rx[13]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; LVDS_fpga:fpga2|sub_2_rx[3]                                                                      ; LVDS_fpga:fpga2|deq_rx[11]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; LVDS_fpga:fpga2|sub_0_rx[2]                                                                      ; LVDS_fpga:fpga2|deq_rx[26]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.055      ; 0.694      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                       ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.319 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.056      ; 0.519      ;
; 5.429 ; LVDS_fpga:fpga2|tx_in[5]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[5]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.500       ; -1.555     ; 1.618      ;
; 5.431 ; LVDS_fpga:fpga2|tx_in[1]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[1]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.500       ; -1.554     ; 1.621      ;
; 5.445 ; LVDS_fpga:fpga2|tx_in[0]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[0]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.500       ; -1.555     ; 1.634      ;
; 5.464 ; LVDS_fpga:fpga2|tx_in[6]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[6]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.500       ; -1.552     ; 1.656      ;
; 5.465 ; LVDS_fpga:fpga2|tx_in[4]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[4]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.500       ; -1.555     ; 1.654      ;
; 5.474 ; LVDS_fpga:fpga2|tx_in[2]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[2]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.500       ; -1.558     ; 1.660      ;
; 5.571 ; LVDS_fpga:fpga2|tx_in[3]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[3]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.500       ; -1.552     ; 1.763      ;
; 5.707 ; LVDS_fpga:fpga2|tx_in[7]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[7]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.500       ; -1.552     ; 1.899      ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                       ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.329 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe18a[0]                             ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.056      ; 0.529      ;
; 0.338 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[1] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[2] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[1] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[1] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.343 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe4a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe6a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.056      ; 0.543      ;
; 0.345 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe3a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe5a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.056      ; 0.545      ;
; 0.347 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr13|counter_reg_bit[0]      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr13|counter_reg_bit[0]            ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.056      ; 0.547      ;
; 0.353 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2|counter_reg_bit[0]       ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2|counter_reg_bit[0]             ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.056      ; 0.553      ;
; 0.363 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2|counter_reg_bit[0]       ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe4a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.056      ; 0.563      ;
; 0.432 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg26|shift_reg[1] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg26|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.055      ; 0.631      ;
; 0.432 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg25|shift_reg[1] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg25|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.055      ; 0.631      ;
; 0.434 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.056      ; 0.634      ;
; 0.445 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.056      ; 0.645      ;
; 0.464 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe5a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe7a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.056      ; 0.664      ;
; 0.477 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[2]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.056      ; 0.677      ;
; 0.478 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe16a[0]                             ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe18a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.056      ; 0.678      ;
; 0.483 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe14a[0]                             ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe16a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.056      ; 0.683      ;
; 0.494 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[4]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg26|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.137      ; 0.795      ;
; 0.498 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[6]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg26|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.137      ; 0.799      ;
; 0.507 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2|counter_reg_bit[0]       ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe3a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.056      ; 0.707      ;
; 0.508 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr13|counter_reg_bit[0]      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe14a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.056      ; 0.708      ;
; 0.519 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[5]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg25|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.137      ; 0.820      ;
; 0.526 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[7]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg25|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.137      ; 0.827      ;
; 0.528 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[2]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.137      ; 0.829      ;
; 0.528 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[3]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.137      ; 0.829      ;
; 0.531 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[1]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.137      ; 0.832      ;
; 0.540 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.137      ; 0.841      ;
; 0.547 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe4a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.056      ; 0.747      ;
; 0.648 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe14a[0]                             ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.056      ; 0.848      ;
; 0.655 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg25|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:ddio_out|ddio_outa_1~DFFHI       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.010      ; 0.754      ;
; 0.689 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg26|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:ddio_out|ddio_outa_1~DFFLO       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.011      ; 0.789      ;
; 0.699 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe8a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.056      ; 0.899      ;
; 0.716 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe7a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.056      ; 0.916      ;
; 0.725 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.136      ; 1.025      ;
; 0.729 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.136      ; 1.029      ;
; 0.789 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe6a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe8a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.056      ; 0.989      ;
; 0.902 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out1:outclock_ddio|ddio_outa_0~DFFHI ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.013      ; 1.004      ;
; 0.905 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe3a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.056      ; 1.105      ;
; 0.912 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:ddio_out|ddio_outa_0~DFFHI       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.013      ; 1.014      ;
; 0.914 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:ddio_out|ddio_outa_0~DFFLO       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.014      ; 1.017      ;
; 0.937 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out1:outclock_ddio|ddio_outa_0~DFFLO ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.014      ; 1.040      ;
; 1.056 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg25|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.045      ; 1.245      ;
; 1.060 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.045      ; 1.249      ;
; 1.098 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe18a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.136      ; 1.398      ;
; 1.098 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe6a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.136      ; 1.398      ;
; 1.098 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe4a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.136      ; 1.398      ;
; 1.099 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe14a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.136      ; 1.399      ;
; 1.099 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe16a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.136      ; 1.399      ;
; 1.099 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe8a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.136      ; 1.399      ;
; 1.099 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe3a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.136      ; 1.399      ;
; 1.099 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe5a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.136      ; 1.399      ;
; 1.111 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe7a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.136      ; 1.411      ;
; 1.229 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg26|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.045      ; 1.418      ;
; 1.231 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.045      ; 1.420      ;
; 1.232 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg25|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.045      ; 1.421      ;
; 1.234 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg26|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.045      ; 1.423      ;
; 1.250 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.045      ; 1.439      ;
; 1.251 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.045      ; 1.440      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                                                                                                     ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.339 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe13a[0]            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.344 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[1]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe13a[1]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg10a[0]                       ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe13a[0]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 0.543      ;
; 0.347 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[0]                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[1]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 0.546      ;
; 0.356 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[1]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 0.555      ;
; 0.358 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[0]                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[1]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg10a[0]                       ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 0.557      ;
; 0.431 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_h_reg[1]   ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe13a[1]            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 0.630      ;
; 0.471 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe13a[0]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 0.670      ;
; 0.472 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe13a[1]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg9a[0]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 0.671      ;
; 0.472 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 0.671      ;
; 0.495 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 0.694      ;
; 0.496 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg10a[1]                       ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 0.695      ;
; 0.504 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 0.703      ;
; 0.505 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 0.704      ;
; 0.515 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg10a[0]                       ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.517 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg10a[0]                       ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg10a[1]                       ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.518 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe13a[1]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 0.717      ;
; 0.518 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe13a[0]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 0.717      ;
; 0.531 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 0.730      ;
; 0.764 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 0.963      ;
; 0.852 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.054      ; 1.050      ;
; 0.855 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.054      ; 1.053      ;
; 0.868 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.054      ; 1.066      ;
; 0.870 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.054      ; 1.068      ;
; 0.911 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe13a[1]            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.049      ; 1.104      ;
; 0.993 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg9a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.054      ; 1.191      ;
; 1.003 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.054      ; 1.201      ;
; 1.019 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.054      ; 1.217      ;
; 1.019 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.054      ; 1.217      ;
; 1.026 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.054      ; 1.224      ;
; 1.026 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.054      ; 1.224      ;
; 1.039 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg9a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.054      ; 1.237      ;
; 1.042 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.054      ; 1.240      ;
; 1.051 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|int_bitslip_reg                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 1.250      ;
; 1.051 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|int_bitslip_reg                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.055      ; 1.250      ;
; 1.059 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe13a[0]            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.049      ; 1.252      ;
; 1.240 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe13a[0]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.054      ; 1.438      ;
; 1.243 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe13a[1]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.054      ; 1.441      ;
; 1.280 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe13a[1]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.054      ; 1.478      ;
; 1.286 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe13a[0]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.054      ; 1.484      ;
; 1.289 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_data_align_reg                          ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|int_bitslip_reg                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.141      ; 1.594      ;
; 1.301 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|ddio_h_reg[1]      ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_h_reg[1]   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.197      ; 1.642      ;
; 1.305 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.215      ; 1.664      ;
; 1.403 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.210      ; 1.757      ;
; 1.445 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|ddio_h_reg[0]      ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.193      ; 1.782      ;
; 2.048 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_data_align_reg                          ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.141      ; 2.353      ;
; 2.048 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_data_align_reg                          ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.141      ; 2.353      ;
; 5.302 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -5.000       ; 0.072      ; 0.538      ;
; 5.304 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -5.000       ; 0.072      ; 0.540      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 36.065 ns




+-------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                        ;
+------------------------------------------------------------------+--------+---------------+
; Clock                                                            ; Slack  ; End Point TNS ;
+------------------------------------------------------------------+--------+---------------+
; CLK                                                              ; 1.400  ; 0.000         ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 4.558  ; 0.000         ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.858  ; 0.000         ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 9.034  ; 0.000         ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 14.787 ; 0.000         ;
+------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                        ;
+------------------------------------------------------------------+-------+---------------+
; Clock                                                            ; Slack ; End Point TNS ;
+------------------------------------------------------------------+-------+---------------+
; CLK                                                              ; 0.186 ; 0.000         ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.186 ; 0.000         ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.193 ; 0.000         ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.193 ; 0.000         ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.193 ; 0.000         ;
+------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                         ;
+------------------------------------------------------------------+-------+---------------+
; Clock                                                            ; Slack ; End Point TNS ;
+------------------------------------------------------------------+-------+---------------+
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 4.775 ; 0.000         ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 4.781 ; 0.000         ;
; CLK                                                              ; 9.442 ; 0.000         ;
; rx_inclock_fpga2                                                 ; 9.596 ; 0.000         ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 9.780 ; 0.000         ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 9.781 ; 0.000         ;
+------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                             ; Launch Clock                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.400 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~241 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[17] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.589      ; 1.586      ;
; 1.435 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~164 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[4]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.589      ; 1.551      ;
; 1.458 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~175 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[15] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.590      ; 1.529      ;
; 1.467 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~63  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[31] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.597      ; 1.527      ;
; 1.497 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~160 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[0]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.590      ; 1.490      ;
; 1.518 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~127 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[31] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.589      ; 1.468      ;
; 1.518 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~128 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[0]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.590      ; 1.469      ;
; 1.544 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~72  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[8]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.594      ; 1.447      ;
; 1.553 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~88  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[24] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.591      ; 1.435      ;
; 1.554 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~243 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[19] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.586      ; 1.429      ;
; 1.559 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~182 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[22] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.585      ; 1.423      ;
; 1.565 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~59  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[27] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.596      ; 1.428      ;
; 1.569 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~174 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[14] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.585      ; 1.413      ;
; 1.570 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~8   ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[8]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.594      ; 1.421      ;
; 1.573 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~66  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[2]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.590      ; 1.414      ;
; 1.582 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~150 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[22] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.585      ; 1.400      ;
; 1.583 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~93  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[29] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.595      ; 1.409      ;
; 1.593 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~142 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[14] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.585      ; 1.389      ;
; 1.600 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~143 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[15] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.590      ; 1.387      ;
; 1.601 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~84  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[20] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.591      ; 1.387      ;
; 1.616 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~79  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[15] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.594      ; 1.375      ;
; 1.619 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~181 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[21] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.589      ; 1.367      ;
; 1.623 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~76  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[12] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.591      ; 1.365      ;
; 1.625 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~132 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[4]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.589      ; 1.361      ;
; 1.641 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~149 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[21] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.589      ; 1.345      ;
; 1.660 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~31  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[31] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.597      ; 1.334      ;
; 1.665 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~176 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[16] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.590      ; 1.322      ;
; 1.675 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~85  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[21] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.591      ; 1.313      ;
; 1.676 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~83  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[19] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.591      ; 1.312      ;
; 1.680 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~90  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[26] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.595      ; 1.312      ;
; 1.681 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~65  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[1]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.594      ; 1.310      ;
; 1.686 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~77  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[13] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.591      ; 1.302      ;
; 1.691 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~144 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[16] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.590      ; 1.296      ;
; 1.693 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~68  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[4]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.591      ; 1.295      ;
; 1.694 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~24  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[24] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.591      ; 1.294      ;
; 1.695 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~189 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[29] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.593      ; 1.295      ;
; 1.697 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~71  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[7]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.594      ; 1.294      ;
; 1.697 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~178 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[18] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.588      ; 1.288      ;
; 1.698 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~21  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[21] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.591      ; 1.290      ;
; 1.700 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~19  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[19] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.591      ; 1.288      ;
; 1.701 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~166 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[6]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.592      ; 1.288      ;
; 1.704 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~177 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[17] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.597      ; 1.290      ;
; 1.705 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~20  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[20] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.591      ; 1.283      ;
; 1.707 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~13  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[13] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.591      ; 1.281      ;
; 1.714 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~2   ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[2]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.590      ; 1.273      ;
; 1.717 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~4   ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[4]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.591      ; 1.271      ;
; 1.723 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~12  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[12] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.591      ; 1.265      ;
; 1.724 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~165 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[5]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.589      ; 1.262      ;
; 1.724 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~134 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[6]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.592      ; 1.265      ;
; 1.733 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~168 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[8]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.590      ; 1.254      ;
; 1.738 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~209 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[17] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.589      ; 1.248      ;
; 1.738 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~86  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[22] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.589      ; 1.248      ;
; 1.745 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~102 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[6]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.589      ; 1.241      ;
; 1.747 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~87  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[23] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.589      ; 1.239      ;
; 1.749 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~133 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[5]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.589      ; 1.237      ;
; 1.750 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~167 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[7]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.590      ; 1.237      ;
; 1.755 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~169 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[9]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.589      ; 1.231      ;
; 1.756 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~27  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[27] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.596      ; 1.237      ;
; 1.757 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~136 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[8]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.590      ; 1.230      ;
; 1.759 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~184 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[24] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.593      ; 1.231      ;
; 1.762 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~22  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[22] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.589      ; 1.224      ;
; 1.763 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~185 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[25] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.593      ; 1.227      ;
; 1.767 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~73  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[9]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.591      ; 1.221      ;
; 1.771 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~23  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[23] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.589      ; 1.215      ;
; 1.773 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~135 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[7]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.590      ; 1.214      ;
; 1.778 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~94  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[30] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.595      ; 1.214      ;
; 1.782 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~152 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[24] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.593      ; 1.208      ;
; 1.786 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~153 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[25] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.593      ; 1.204      ;
; 1.787 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~92  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[28] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.595      ; 1.205      ;
; 1.788 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~161 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[1]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.589      ; 1.198      ;
; 1.789 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~9   ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[9]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.591      ; 1.199      ;
; 1.798 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~173 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[13] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.589      ; 1.188      ;
; 1.800 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~228 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[4]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.589      ; 1.186      ;
; 1.803 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~172 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[12] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.589      ; 1.183      ;
; 1.803 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~183 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[23] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.585      ; 1.179      ;
; 1.807 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~15  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[15] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.594      ; 1.184      ;
; 1.809 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~163 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[3]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.588      ; 1.176      ;
; 1.810 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~129 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[1]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.589      ; 1.176      ;
; 1.812 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~180 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[20] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.589      ; 1.174      ;
; 1.819 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~141 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[13] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.589      ; 1.167      ;
; 1.821 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~29  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[29] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.596      ; 1.172      ;
; 1.826 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~140 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[12] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.589      ; 1.160      ;
; 1.828 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~122 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[26] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.595      ; 1.164      ;
; 1.832 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~74  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[10] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.595      ; 1.160      ;
; 1.834 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~131 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[3]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.588      ; 1.151      ;
; 1.834 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~148 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[20] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.589      ; 1.152      ;
; 1.835 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~80  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[16] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.594      ; 1.156      ;
; 1.836 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~64  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[0]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.594      ; 1.155      ;
; 1.841 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~146 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[18] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.588      ; 1.144      ;
; 1.846 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~78  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[14] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.590      ; 1.141      ;
; 1.847 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~75  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[11] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.586      ; 1.136      ;
; 1.853 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~69  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[5]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.591      ; 1.135      ;
; 1.861 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~114 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[18] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.585      ; 1.121      ;
; 1.863 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~179 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[19] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.595      ; 1.129      ;
; 1.865 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~98  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[2]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.589      ; 1.121      ;
; 1.868 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~242 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[18] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.588      ; 1.117      ;
; 1.870 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~14  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[14] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.590      ; 1.117      ;
; 1.871 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~1   ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[1]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.594      ; 1.120      ;
; 1.873 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~11  ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[11] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.586      ; 1.110      ;
; 1.878 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~5   ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dDoutReg[5]  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK         ; 2.500        ; 0.591      ; 1.110      ;
+-------+--------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                                                                                                     ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 4.558 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 5.000        ; -0.054     ; 0.375      ;
; 4.561 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 5.000        ; -0.054     ; 0.372      ;
; 8.347 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_data_align_reg                          ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.088     ; 1.552      ;
; 8.347 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_data_align_reg                          ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.088     ; 1.552      ;
; 8.774 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|ddio_h_reg[0]      ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; 0.046      ; 1.259      ;
; 8.827 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_data_align_reg                          ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|int_bitslip_reg                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.088     ; 1.072      ;
; 8.845 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; 0.069      ; 1.211      ;
; 8.888 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; 0.073      ; 1.172      ;
; 8.900 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|ddio_h_reg[1]      ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_h_reg[1]   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; 0.049      ; 1.136      ;
; 8.937 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe13a[0]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 1.013      ;
; 8.942 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe13a[1]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 1.008      ;
; 8.969 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe13a[0]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.981      ;
; 8.973 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe13a[1]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.977      ;
; 9.084 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.866      ;
; 9.090 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.860      ;
; 9.116 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.834      ;
; 9.118 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe13a[0]            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.041     ; 0.828      ;
; 9.121 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.829      ;
; 9.131 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.819      ;
; 9.131 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.819      ;
; 9.134 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.816      ;
; 9.134 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.816      ;
; 9.134 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.816      ;
; 9.140 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg9a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.810      ;
; 9.166 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.784      ;
; 9.171 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg9a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.779      ;
; 9.180 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe13a[1]            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.041     ; 0.766      ;
; 9.194 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.036     ; 0.757      ;
; 9.214 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|int_bitslip_reg                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.036     ; 0.737      ;
; 9.214 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|int_bitslip_reg                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.036     ; 0.737      ;
; 9.400 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.036     ; 0.551      ;
; 9.408 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg10a[1]                       ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.036     ; 0.543      ;
; 9.410 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.036     ; 0.541      ;
; 9.416 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe13a[0]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.534      ;
; 9.418 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe13a[1]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.532      ;
; 9.465 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg10a[0]                       ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg10a[1]                       ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.485      ;
; 9.467 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg10a[0]                       ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.483      ;
; 9.468 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.482      ;
; 9.468 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.482      ;
; 9.491 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.459      ;
; 9.503 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_h_reg[1]   ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe13a[1]            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.447      ;
; 9.506 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe13a[1]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg9a[0]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.036     ; 0.445      ;
; 9.507 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe13a[0]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.036     ; 0.444      ;
; 9.557 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.036     ; 0.394      ;
; 9.564 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[0]                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[1]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.386      ;
; 9.564 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg10a[0]                       ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.386      ;
; 9.567 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[1]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.036     ; 0.384      ;
; 9.569 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[0]                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[1]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.036     ; 0.382      ;
; 9.570 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[1]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.380      ;
; 9.572 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe13a[1]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg10a[0]                       ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.378      ;
; 9.572 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe13a[0]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.378      ;
; 9.577 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe13a[0]            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10.000       ; -0.037     ; 0.373      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                       ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 8.858 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.047     ; 1.082      ;
; 8.859 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg25|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.047     ; 1.081      ;
; 8.861 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.047     ; 1.079      ;
; 8.866 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg26|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.047     ; 1.074      ;
; 8.889 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.047     ; 1.051      ;
; 8.894 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg26|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.047     ; 1.046      ;
; 8.989 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.094     ; 0.904      ;
; 9.006 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:ddio_out|ddio_outa_0~DFFHI       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.056     ; 0.687      ;
; 9.014 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe7a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.094     ; 0.879      ;
; 9.016 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out1:outclock_ddio|ddio_outa_0~DFFHI ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.057     ; 0.676      ;
; 9.022 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe18a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.094     ; 0.871      ;
; 9.022 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe6a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.094     ; 0.871      ;
; 9.022 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe4a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.094     ; 0.871      ;
; 9.029 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.047     ; 0.911      ;
; 9.035 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe14a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.094     ; 0.858      ;
; 9.035 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe16a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.094     ; 0.858      ;
; 9.035 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe8a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.094     ; 0.858      ;
; 9.035 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe3a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.094     ; 0.858      ;
; 9.035 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe5a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.094     ; 0.858      ;
; 9.036 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg25|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.047     ; 0.904      ;
; 9.174 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe3a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.037     ; 0.776      ;
; 9.174 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.094     ; 0.719      ;
; 9.190 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out1:outclock_ddio|ddio_outa_0~DFFLO ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.057     ; 0.693      ;
; 9.190 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg25|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:ddio_out|ddio_outa_1~DFFHI       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.058     ; 0.501      ;
; 9.205 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:ddio_out|ddio_outa_0~DFFLO       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.056     ; 0.679      ;
; 9.275 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[2]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.092     ; 0.620      ;
; 9.276 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[7]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg25|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.092     ; 0.619      ;
; 9.276 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[3]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.092     ; 0.619      ;
; 9.307 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[5]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg25|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.092     ; 0.588      ;
; 9.308 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[1]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.092     ; 0.587      ;
; 9.316 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe6a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe8a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.037     ; 0.634      ;
; 9.317 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe8a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.037     ; 0.633      ;
; 9.334 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe14a[0]                             ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.037     ; 0.616      ;
; 9.335 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe7a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.037     ; 0.615      ;
; 9.339 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.092     ; 0.556      ;
; 9.363 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[6]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg26|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.092     ; 0.532      ;
; 9.365 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg26|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:ddio_out|ddio_outa_1~DFFLO       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.058     ; 0.517      ;
; 9.365 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[4]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg26|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.092     ; 0.530      ;
; 9.404 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe4a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.037     ; 0.546      ;
; 9.472 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr13|counter_reg_bit[0]      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe14a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.037     ; 0.478      ;
; 9.473 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2|counter_reg_bit[0]       ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe3a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.037     ; 0.477      ;
; 9.490 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe16a[0]                             ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe18a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.037     ; 0.460      ;
; 9.491 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.037     ; 0.459      ;
; 9.499 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[2]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.037     ; 0.451      ;
; 9.501 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe14a[0]                             ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe16a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.037     ; 0.449      ;
; 9.502 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg26|shift_reg[1] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg26|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.036     ; 0.449      ;
; 9.503 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg25|shift_reg[1] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg25|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.036     ; 0.448      ;
; 9.513 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe5a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe7a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.037     ; 0.437      ;
; 9.518 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.037     ; 0.432      ;
; 9.560 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2|counter_reg_bit[0]       ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe4a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.037     ; 0.390      ;
; 9.564 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2|counter_reg_bit[0]       ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2|counter_reg_bit[0]             ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.037     ; 0.386      ;
; 9.568 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe3a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe5a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.037     ; 0.382      ;
; 9.570 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr13|counter_reg_bit[0]      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr13|counter_reg_bit[0]            ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.037     ; 0.380      ;
; 9.571 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe4a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe6a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.037     ; 0.379      ;
; 9.577 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[1] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.036     ; 0.374      ;
; 9.577 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[2] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.037     ; 0.373      ;
; 9.578 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe18a[0]                             ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.037     ; 0.372      ;
; 9.578 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[1] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.037     ; 0.372      ;
; 9.579 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[1] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 10.000       ; -0.036     ; 0.372      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                    ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 9.034  ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[1] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[6] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 10.000       ; -0.094     ; 0.859      ;
; 9.041  ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 10.000       ; -0.093     ; 0.853      ;
; 9.062  ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[1] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[3] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 10.000       ; -0.093     ; 0.832      ;
; 9.099  ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[0] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[4] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 10.000       ; -0.094     ; 0.794      ;
; 9.346  ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 10.000       ; -0.093     ; 0.548      ;
; 9.350  ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[0] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[5] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 10.000       ; -0.092     ; 0.545      ;
; 9.351  ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[1] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[7] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 10.000       ; -0.092     ; 0.544      ;
; 9.352  ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[1] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[2] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 10.000       ; -0.093     ; 0.542      ;
; 15.907 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dGDeqPtr[1]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sSyncReg1[0]                        ; CLK                                                              ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 17.500       ; -0.872     ; 0.648      ;
; 15.973 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dGDeqPtr[4]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sSyncReg1[3]                        ; CLK                                                              ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 17.500       ; -0.872     ; 0.582      ;
; 16.073 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dGDeqPtr[2]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sSyncReg1[1]                        ; CLK                                                              ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 17.500       ; -0.872     ; 0.482      ;
; 16.090 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|dGDeqPtr[3]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sSyncReg1[2]                        ; CLK                                                              ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 17.500       ; -0.872     ; 0.465      ;
; 17.893 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[5]       ; LVDS_fpga:fpga2|led_rx_state[1]                                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.031     ; 2.063      ;
; 17.925 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[0]       ; LVDS_fpga:fpga2|led_rx_state[1]                                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.032     ; 2.030      ;
; 17.956 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[5]       ; LVDS_fpga:fpga2|led_rx_state[0]                                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.036     ; 1.995      ;
; 17.988 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[0]       ; LVDS_fpga:fpga2|led_rx_state[0]                                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.037     ; 1.962      ;
; 18.032 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[5]       ; LVDS_fpga:fpga2|rx_data_align                                                              ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.036     ; 1.919      ;
; 18.057 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~112                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.037     ; 1.893      ;
; 18.057 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~107                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.037     ; 1.893      ;
; 18.064 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[0]       ; LVDS_fpga:fpga2|rx_data_align                                                              ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.037     ; 1.886      ;
; 18.079 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[7]       ; LVDS_fpga:fpga2|led_rx_state[1]                                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.031     ; 1.877      ;
; 18.082 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[5]       ; LVDS_fpga:fpga2|state_rx.t1                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.036     ; 1.869      ;
; 18.094 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[7]       ; LVDS_fpga:fpga2|led_rx_state[0]                                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.036     ; 1.857      ;
; 18.094 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[2]       ; LVDS_fpga:fpga2|led_rx_state[1]                                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.032     ; 1.861      ;
; 18.112 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[7]       ; LVDS_fpga:fpga2|rx_data_align                                                              ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.036     ; 1.839      ;
; 18.114 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[0]       ; LVDS_fpga:fpga2|state_rx.t1                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.037     ; 1.836      ;
; 18.121 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~39                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.037     ; 1.829      ;
; 18.121 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~47                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.037     ; 1.829      ;
; 18.121 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~48                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.037     ; 1.829      ;
; 18.121 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~32                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.037     ; 1.829      ;
; 18.121 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~33                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.037     ; 1.829      ;
; 18.121 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~49                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.037     ; 1.829      ;
; 18.144 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~116                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.038     ; 1.805      ;
; 18.144 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~7                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.040     ; 1.803      ;
; 18.144 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~15                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.040     ; 1.803      ;
; 18.144 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~16                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.040     ; 1.803      ;
; 18.144 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~8                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.040     ; 1.803      ;
; 18.144 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~0                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.040     ; 1.803      ;
; 18.144 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~97                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.038     ; 1.805      ;
; 18.144 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~1                           ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.040     ; 1.803      ;
; 18.144 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~105                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.038     ; 1.805      ;
; 18.144 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~23                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.040     ; 1.803      ;
; 18.144 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~118                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.038     ; 1.805      ;
; 18.144 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~22                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.040     ; 1.803      ;
; 18.151 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~46                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.043     ; 1.793      ;
; 18.151 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~38                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.043     ; 1.793      ;
; 18.151 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~34                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.043     ; 1.793      ;
; 18.151 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~55                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.043     ; 1.793      ;
; 18.157 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[2]       ; LVDS_fpga:fpga2|led_rx_state[0]                                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.037     ; 1.793      ;
; 18.166 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~132                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.035     ; 1.786      ;
; 18.166 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~140                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.035     ; 1.786      ;
; 18.166 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~148                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.035     ; 1.786      ;
; 18.166 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~133                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.035     ; 1.786      ;
; 18.166 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~141                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.035     ; 1.786      ;
; 18.166 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~129                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.035     ; 1.786      ;
; 18.166 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~137                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.035     ; 1.786      ;
; 18.166 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~149                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.035     ; 1.786      ;
; 18.171 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~68                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.036     ; 1.780      ;
; 18.171 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~76                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.036     ; 1.780      ;
; 18.171 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~84                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.036     ; 1.780      ;
; 18.171 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~69                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.036     ; 1.780      ;
; 18.171 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~77                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.036     ; 1.780      ;
; 18.171 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~73                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.036     ; 1.780      ;
; 18.171 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~81                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.036     ; 1.780      ;
; 18.171 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~85                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.036     ; 1.780      ;
; 18.184 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[1]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~112                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.035     ; 1.768      ;
; 18.184 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[1]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~107                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.035     ; 1.768      ;
; 18.192 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~110                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.036     ; 1.759      ;
; 18.192 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~119                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.036     ; 1.759      ;
; 18.198 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~166                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.042     ; 1.747      ;
; 18.198 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~170                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.042     ; 1.747      ;
; 18.198 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~178                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.042     ; 1.747      ;
; 18.198 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~162                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.042     ; 1.747      ;
; 18.198 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~163                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.042     ; 1.747      ;
; 18.198 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~171                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.042     ; 1.747      ;
; 18.198 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~177                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.042     ; 1.747      ;
; 18.198 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~184                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.042     ; 1.747      ;
; 18.211 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~42                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.047     ; 1.729      ;
; 18.211 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~62                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.047     ; 1.729      ;
; 18.211 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~58                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.047     ; 1.729      ;
; 18.211 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~60                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.047     ; 1.729      ;
; 18.211 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~61                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.047     ; 1.729      ;
; 18.211 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~59                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.047     ; 1.729      ;
; 18.211 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~57                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.047     ; 1.729      ;
; 18.211 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~63                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.047     ; 1.729      ;
; 18.212 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~115                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.042     ; 1.733      ;
; 18.212 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~120                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.042     ; 1.733      ;
; 18.214 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~51                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.042     ; 1.731      ;
; 18.214 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~56                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.042     ; 1.731      ;
; 18.233 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[2]       ; LVDS_fpga:fpga2|rx_data_align                                                              ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.037     ; 1.717      ;
; 18.239 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~228                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.034     ; 1.714      ;
; 18.239 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~236                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.034     ; 1.714      ;
; 18.239 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~244                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.034     ; 1.714      ;
; 18.239 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~237                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.034     ; 1.714      ;
; 18.239 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~224                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.034     ; 1.714      ;
; 18.239 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~225                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.034     ; 1.714      ;
; 18.239 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~233                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.034     ; 1.714      ;
; 18.239 ; LVDS_fpga:fpga2|EN_deq_rx                                                                        ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|fifoMem~241                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.034     ; 1.714      ;
; 18.250 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[5]       ; LVDS_fpga:fpga2|state_rx.t2                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.036     ; 1.701      ;
; 18.251 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[5]       ; LVDS_fpga:fpga2|state_rx.t4                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 20.000       ; -0.036     ; 1.700      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                     ; To Node                                                                                       ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 14.787 ; LVDS_fpga:fpga2|tx_in[7]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[7]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 17.500       ; -1.349     ; 1.301      ;
; 14.849 ; LVDS_fpga:fpga2|tx_in[3]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[3]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 17.500       ; -1.349     ; 1.239      ;
; 14.927 ; LVDS_fpga:fpga2|tx_in[6]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[6]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 17.500       ; -1.348     ; 1.162      ;
; 14.927 ; LVDS_fpga:fpga2|tx_in[2]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[2]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 17.500       ; -1.355     ; 1.155      ;
; 14.929 ; LVDS_fpga:fpga2|tx_in[4]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[4]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 17.500       ; -1.352     ; 1.156      ;
; 14.941 ; LVDS_fpga:fpga2|tx_in[0]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[0]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 17.500       ; -1.352     ; 1.144      ;
; 14.950 ; LVDS_fpga:fpga2|tx_in[1]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[1]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 17.500       ; -1.351     ; 1.136      ;
; 14.959 ; LVDS_fpga:fpga2|tx_in[5]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[5]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 17.500       ; -1.352     ; 1.126      ;
; 19.591 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 20.000       ; -0.037     ; 0.359      ;
+--------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; LVDS_fpga:fpga2|led_tx_state[1]                                                                 ; LVDS_fpga:fpga2|led_tx_state[1]                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[8]                                     ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[8]                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[4]                      ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[4]                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[4]    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[4]    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[4]       ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[4]       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[12]   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[12]   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[16]                                    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[16]                                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[12]                     ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[12]                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[12]   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[12]   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[12]      ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[12]      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[12]   ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[12]   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[20]   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[20]   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[24]                                    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[24]                                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[20]                     ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[20]                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[20]   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[20]   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[20]      ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[20]      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[20]   ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[20]   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[18]                                    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[18]                                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[14]   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[14]   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[18]                                    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[18]                                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[14]                     ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[14]                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[14]   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[14]   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[14]   ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[14]   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[6]    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[6]    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[6]    ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[6]    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|sub_1_tx[7]                                                                     ; LVDS_fpga:fpga2|sub_1_tx[7]                                                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|sub_3_tx[7]                                                                     ; LVDS_fpga:fpga2|sub_3_tx[7]                                                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[7]    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[7]    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[7]       ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[7]       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|sub_2_tx[7]                                                                     ; LVDS_fpga:fpga2|sub_2_tx[7]                                                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[19]                                    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[19]                                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[15]   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[15]   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[19]                                    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[19]                                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[15]                     ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[15]                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[31] ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[31] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[9]                                     ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[9]                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[5]                      ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[5]                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[5]       ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[5]       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[5]    ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[5]    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[17]                                    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[17]                                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[13]                     ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[13]                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[13]   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[13]   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[13]      ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[13]      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|sub_2_tx[2]                                                                     ; LVDS_fpga:fpga2|sub_2_tx[2]                                                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[10]   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[10]   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[14]                                    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[14]                                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[10]                     ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[10]                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[10]   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[10]   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[10]      ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[10]      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[10]   ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[10]   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|sub_1_tx[2]                                                                     ; LVDS_fpga:fpga2|sub_1_tx[2]                                                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[18]   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[18]   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[22]                                    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[22]                                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[18]                     ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[18]                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[18]   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[18]   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[18]      ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[18]      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[18]   ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[18]   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|sub_3_tx[2]                                                                     ; LVDS_fpga:fpga2|sub_3_tx[2]                                                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[2]    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[2]    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[6]                                     ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[6]                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[2]                      ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[2]                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[2]       ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[2]       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[2]    ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[2]    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[20]                                    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[20]                                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[16]                     ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[16]                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[16]      ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[16]      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[8]    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[8]    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[8]    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[8]    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[8]       ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[8]       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[4]                                     ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[4]                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[0]                      ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[0]                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[0]    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[0]    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[0]    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[0]    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[0]       ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[0]       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[0]    ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[0]    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|sub_1_tx[3]                                                                     ; LVDS_fpga:fpga2|sub_1_tx[3]                                                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[23]                                    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[23]                                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[19]   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[19]   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[23]                                    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[23]                                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[19]                     ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[19]                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[19]      ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[19]      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|sub_3_tx[3]                                                                     ; LVDS_fpga:fpga2|sub_3_tx[3]                                                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[7]                                     ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[7]                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[3]    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[3]    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[7]                                     ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[7]                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[3]                      ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[3]                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[3]    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[3]    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[3]    ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[3]    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|sub_2_tx[3]                                                                     ; LVDS_fpga:fpga2|sub_2_tx[3]                                                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[15]                                    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_1[15]                                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[11]   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[11]   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[15]                                    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[15]                                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[11]                     ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[11]                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[11]   ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_0|data0_reg[11]   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[11]      ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[11]      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[11]   ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:flitsToNw_0|data0_reg[11]   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[1]    ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|mkCnctBridge:bridge|FIFO2:flitsFromNw_1|data0_reg[1]    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[5]                                     ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|toCore_staging_0[5]                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[1]                      ; mkTop_fpga2:T1|mkNodeTask_echo2:nodes_6|FIFO2:toCore_inFifo_0|data0_reg[1]                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[1]       ; mkTop_fpga2:T1|mkNodeTask_fpga2_5:nodes_5|mkCnctBridge:bridge|FIFO2:sendFlit|data0_reg[1]       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                    ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.186 ; LVDS_fpga:fpga2|led_rx_state[0]                                                                  ; LVDS_fpga:fpga2|led_rx_state[0]                                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|deq_rx[4]                                                                        ; LVDS_fpga:fpga2|deq_rx[4]                                                                  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|deq_rx[20]                                                                       ; LVDS_fpga:fpga2|deq_rx[20]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|sub_1_rx[4]                                                                      ; LVDS_fpga:fpga2|sub_1_rx[4]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|deq_rx[6]                                                                        ; LVDS_fpga:fpga2|deq_rx[6]                                                                  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|deq_rx[7]                                                                        ; LVDS_fpga:fpga2|deq_rx[7]                                                                  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|deq_rx[5]                                                                        ; LVDS_fpga:fpga2|deq_rx[5]                                                                  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|deq_rx[18]                                                                       ; LVDS_fpga:fpga2|deq_rx[18]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|sub_1_rx[2]                                                                      ; LVDS_fpga:fpga2|sub_1_rx[2]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|deq_rx[2]                                                                        ; LVDS_fpga:fpga2|deq_rx[2]                                                                  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|deq_rx[16]                                                                       ; LVDS_fpga:fpga2|deq_rx[16]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|sub_1_rx[0]                                                                      ; LVDS_fpga:fpga2|sub_1_rx[0]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|deq_rx[0]                                                                        ; LVDS_fpga:fpga2|deq_rx[0]                                                                  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|deq_rx[19]                                                                       ; LVDS_fpga:fpga2|deq_rx[19]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|sub_1_rx[3]                                                                      ; LVDS_fpga:fpga2|sub_1_rx[3]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|deq_rx[3]                                                                        ; LVDS_fpga:fpga2|deq_rx[3]                                                                  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|deq_rx[1]                                                                        ; LVDS_fpga:fpga2|deq_rx[1]                                                                  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|deq_rx[17]                                                                       ; LVDS_fpga:fpga2|deq_rx[17]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|sub_1_rx[1]                                                                      ; LVDS_fpga:fpga2|sub_1_rx[1]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|deq_rx[21]                                                                       ; LVDS_fpga:fpga2|deq_rx[21]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|sub_1_rx[5]                                                                      ; LVDS_fpga:fpga2|sub_1_rx[5]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|deq_rx[23]                                                                       ; LVDS_fpga:fpga2|deq_rx[23]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|sub_1_rx[7]                                                                      ; LVDS_fpga:fpga2|sub_1_rx[7]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|deq_rx[22]                                                                       ; LVDS_fpga:fpga2|deq_rx[22]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|sub_1_rx[6]                                                                      ; LVDS_fpga:fpga2|sub_1_rx[6]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|deq_rx[28]                                                                       ; LVDS_fpga:fpga2|deq_rx[28]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|count[0]                                                                         ; LVDS_fpga:fpga2|count[0]                                                                   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|count[1]                                                                         ; LVDS_fpga:fpga2|count[1]                                                                   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|count[2]                                                                         ; LVDS_fpga:fpga2|count[2]                                                                   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|rx_data_align                                                                    ; LVDS_fpga:fpga2|rx_data_align                                                              ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|state_rx.t3                                                                      ; LVDS_fpga:fpga2|state_rx.t3                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; LVDS_fpga:fpga2|state_rx.t1                                                                      ; LVDS_fpga:fpga2|state_rx.t1                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|led_rx_state[2]                                                                  ; LVDS_fpga:fpga2|led_rx_state[2]                                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|led_rx_state[1]                                                                  ; LVDS_fpga:fpga2|led_rx_state[1]                                                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|deq_rx[12]                                                                       ; LVDS_fpga:fpga2|deq_rx[12]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|sub_2_rx[4]                                                                      ; LVDS_fpga:fpga2|sub_2_rx[4]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|deq_rx[14]                                                                       ; LVDS_fpga:fpga2|deq_rx[14]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|sub_2_rx[6]                                                                      ; LVDS_fpga:fpga2|sub_2_rx[6]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|deq_rx[15]                                                                       ; LVDS_fpga:fpga2|deq_rx[15]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|sub_2_rx[7]                                                                      ; LVDS_fpga:fpga2|sub_2_rx[7]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|deq_rx[13]                                                                       ; LVDS_fpga:fpga2|deq_rx[13]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|sub_2_rx[5]                                                                      ; LVDS_fpga:fpga2|sub_2_rx[5]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|deq_rx[10]                                                                       ; LVDS_fpga:fpga2|deq_rx[10]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|sub_2_rx[2]                                                                      ; LVDS_fpga:fpga2|sub_2_rx[2]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|deq_rx[8]                                                                        ; LVDS_fpga:fpga2|deq_rx[8]                                                                  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|sub_2_rx[0]                                                                      ; LVDS_fpga:fpga2|sub_2_rx[0]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|deq_rx[11]                                                                       ; LVDS_fpga:fpga2|deq_rx[11]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|sub_2_rx[3]                                                                      ; LVDS_fpga:fpga2|sub_2_rx[3]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|deq_rx[9]                                                                        ; LVDS_fpga:fpga2|deq_rx[9]                                                                  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|sub_2_rx[1]                                                                      ; LVDS_fpga:fpga2|sub_2_rx[1]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|deq_rx[24]                                                                       ; LVDS_fpga:fpga2|deq_rx[24]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|sub_0_rx[0]                                                                      ; LVDS_fpga:fpga2|sub_0_rx[0]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|deq_rx[30]                                                                       ; LVDS_fpga:fpga2|deq_rx[30]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|sub_0_rx[6]                                                                      ; LVDS_fpga:fpga2|sub_0_rx[6]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|deq_rx[26]                                                                       ; LVDS_fpga:fpga2|deq_rx[26]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|sub_0_rx[2]                                                                      ; LVDS_fpga:fpga2|sub_0_rx[2]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|sub_0_rx[4]                                                                      ; LVDS_fpga:fpga2|sub_0_rx[4]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|deq_rx[29]                                                                       ; LVDS_fpga:fpga2|deq_rx[29]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|sub_0_rx[5]                                                                      ; LVDS_fpga:fpga2|sub_0_rx[5]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|deq_rx[27]                                                                       ; LVDS_fpga:fpga2|deq_rx[27]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|sub_0_rx[3]                                                                      ; LVDS_fpga:fpga2|sub_0_rx[3]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|deq_rx[25]                                                                       ; LVDS_fpga:fpga2|deq_rx[25]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|sub_0_rx[1]                                                                      ; LVDS_fpga:fpga2|sub_0_rx[1]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|deq_rx[31]                                                                       ; LVDS_fpga:fpga2|deq_rx[31]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[3]                              ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[3]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[4]                              ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[4]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[2]                              ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[2]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[1]                              ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[1]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; LVDS_fpga:fpga2|sub_0_rx[7]                                                                      ; LVDS_fpga:fpga2|sub_0_rx[7]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; LVDS_fpga:fpga2|sub_1_rx[2]                                                                      ; LVDS_fpga:fpga2|deq_rx[18]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; LVDS_fpga:fpga2|sub_1_rx[3]                                                                      ; LVDS_fpga:fpga2|deq_rx[19]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; LVDS_fpga:fpga2|sub_2_rx[7]                                                                      ; LVDS_fpga:fpga2|deq_rx[15]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; LVDS_fpga:fpga2|sub_2_rx[2]                                                                      ; LVDS_fpga:fpga2|deq_rx[10]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[0]                               ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[0]                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sSyncReg1[1]                              ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sDeqPtr[1]                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; LVDS_fpga:fpga2|sub_1_rx[6]                                                                      ; LVDS_fpga:fpga2|deq_rx[22]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.197 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[3]                              ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[3]                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.317      ;
; 0.214 ; LVDS_fpga:fpga2|state_rx.t2                                                                      ; LVDS_fpga:fpga2|RDY_for_trans                                                              ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.335      ;
; 0.217 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[6]       ; LVDS_fpga:fpga2|deq_rx[6]                                                                  ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.338      ;
; 0.219 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[1] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[2] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.093      ; 0.416      ;
; 0.222 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[1] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[7] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.092      ; 0.418      ;
; 0.222 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[0] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[5] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.092      ; 0.418      ;
; 0.223 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_reg[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.093      ; 0.420      ;
; 0.240 ; LVDS_fpga:fpga2|state_rx.t6                                                                      ; LVDS_fpga:fpga2|sub_2_rx[1]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.360      ;
; 0.241 ; LVDS_fpga:fpga2|state_rx.t6                                                                      ; LVDS_fpga:fpga2|state_rx.t7                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.361      ;
; 0.241 ; LVDS_fpga:fpga2|state_rx.t6                                                                      ; LVDS_fpga:fpga2|sub_2_rx[7]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.361      ;
; 0.242 ; LVDS_fpga:fpga2|state_rx.t6                                                                      ; LVDS_fpga:fpga2|sub_2_rx[0]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.362      ;
; 0.243 ; LVDS_fpga:fpga2|state_rx.t6                                                                      ; LVDS_fpga:fpga2|sub_2_rx[4]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.363      ;
; 0.243 ; LVDS_fpga:fpga2|state_rx.t6                                                                      ; LVDS_fpga:fpga2|sub_2_rx[5]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.363      ;
; 0.244 ; LVDS_fpga:fpga2|state_rx.t6                                                                      ; LVDS_fpga:fpga2|sub_2_rx[2]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.364      ;
; 0.244 ; LVDS_fpga:fpga2|state_rx.t6                                                                      ; LVDS_fpga:fpga2|sub_2_rx[3]                                                                ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.364      ;
; 0.267 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sSyncReg1[0]                              ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sDeqPtr[0]                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sSyncReg1[3]                              ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sDeqPtr[3]                          ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.387      ;
; 0.274 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[1]                              ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[2]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.394      ;
; 0.278 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[1]                              ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[4]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.398      ;
; 0.281 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[1]                              ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[3]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.401      ;
; 0.284 ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr1[1]                              ; mkTop_fpga2:T1|mkInterFPGA_LVDS:xfpga5|SyncFIFO:outin_|sGEnqPtr[1]                         ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.404      ;
; 0.293 ; LVDS_fpga:fpga2|sub_2_rx[3]                                                                      ; LVDS_fpga:fpga2|deq_rx[11]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; LVDS_fpga:fpga2|sub_1_rx[0]                                                                      ; LVDS_fpga:fpga2|deq_rx[16]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; LVDS_fpga:fpga2|sub_2_rx[5]                                                                      ; LVDS_fpga:fpga2|deq_rx[13]                                                                 ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.036      ; 0.414      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                                                                                                     ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.193 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe13a[0]            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.197 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[1]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe13a[1]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg10a[0]                       ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe13a[0]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.201 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[0]                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[1]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.036      ; 0.321      ;
; 0.205 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg10a[0]                       ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[1]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[0]                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[1]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.211 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.036      ; 0.331      ;
; 0.253 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_h_reg[1]   ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe13a[1]            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.374      ;
; 0.266 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.271 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe13a[0]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.036      ; 0.391      ;
; 0.272 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe13a[1]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg9a[0]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.281 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.036      ; 0.401      ;
; 0.282 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                        ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.036      ; 0.402      ;
; 0.286 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg10a[0]                       ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.036      ; 0.406      ;
; 0.288 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg10a[0]                       ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg10a[1]                       ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.036      ; 0.408      ;
; 0.294 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg4a[1]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_l_shiftreg10a[1]                       ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.305 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe13a[1]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.307 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:l_dffpipe|dffe13a[0]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.317 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.464 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.491 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.035      ; 0.610      ;
; 0.493 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.035      ; 0.612      ;
; 0.496 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.036      ; 0.616      ;
; 0.498 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.036      ; 0.618      ;
; 0.532 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe13a[1]            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.031      ; 0.647      ;
; 0.581 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg9a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.036      ; 0.701      ;
; 0.585 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.035      ; 0.704      ;
; 0.588 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.588 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.590 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.035      ; 0.709      ;
; 0.590 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.035      ; 0.709      ;
; 0.601 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg9a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.035      ; 0.720      ;
; 0.605 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe13a[0]            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.031      ; 0.720      ;
; 0.606 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|cda_h_shiftreg3a[0]                        ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.036      ; 0.726      ;
; 0.632 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|int_bitslip_reg                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.036      ; 0.752      ;
; 0.632 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|int_bitslip_reg                            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.036      ; 0.752      ;
; 0.715 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe13a[1]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg8a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.036      ; 0.835      ;
; 0.718 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe13a[0]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg1a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.035      ; 0.837      ;
; 0.735 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe13a[1]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|l_shiftreg7a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.035      ; 0.854      ;
; 0.737 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_data_align_reg                          ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|int_bitslip_reg                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.097      ; 0.938      ;
; 0.739 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_dffpipe:h_dffpipe|dffe13a[0]            ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|h_shiftreg2a[0]                            ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.036      ; 0.859      ;
; 0.809 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.155      ; 1.048      ;
; 0.813 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|ddio_h_reg[1]      ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_h_reg[1]   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.128      ; 1.025      ;
; 0.874 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.150      ; 1.108      ;
; 0.909 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|ddio_h_reg[0]      ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_h_reg[0]   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.125      ; 1.118      ;
; 1.202 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_data_align_reg                          ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[0]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.097      ; 1.403      ;
; 1.202 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_data_align_reg                          ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_cntr:bitslip_cntr|counter_reg_bit[1]    ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.097      ; 1.403      ;
; 5.189 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -5.000       ; 0.021      ; 0.314      ;
; 5.191 ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; LVDS_fpga:fpga2|rx:rx1|altlvds_rx:ALTLVDS_RX_component|rx_lvds_rx:auto_generated|rx_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -5.000       ; 0.021      ; 0.316      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                       ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.193 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[1] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[2] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe18a[0]                             ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[1] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[1] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.197 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe4a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe6a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.199 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe3a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe5a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.208 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr13|counter_reg_bit[0]      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr13|counter_reg_bit[0]            ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2|counter_reg_bit[0]       ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe4a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.212 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2|counter_reg_bit[0]       ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2|counter_reg_bit[0]             ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.333      ;
; 0.255 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg26|shift_reg[1] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg26|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg25|shift_reg[1] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg25|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[4]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg26|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.092      ; 0.451      ;
; 0.258 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[6]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg26|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.092      ; 0.454      ;
; 0.261 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.382      ;
; 0.261 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.382      ;
; 0.266 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe16a[0]                             ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe18a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe5a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe7a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.275 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[2]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.396      ;
; 0.276 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.092      ; 0.472      ;
; 0.277 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe14a[0]                             ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe16a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.398      ;
; 0.281 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr2|counter_reg_bit[0]       ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe3a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.402      ;
; 0.282 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_cntr:cntr13|counter_reg_bit[0]      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe14a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.403      ;
; 0.286 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[7]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg25|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.092      ; 0.482      ;
; 0.286 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[5]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg25|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.092      ; 0.482      ;
; 0.287 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[3]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.092      ; 0.483      ;
; 0.288 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[2]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.092      ; 0.484      ;
; 0.288 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[1]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.092      ; 0.484      ;
; 0.328 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe4a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.449      ;
; 0.373 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe14a[0]                             ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.494      ;
; 0.391 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg25|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:ddio_out|ddio_outa_1~DFFHI       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.002      ; 0.451      ;
; 0.403 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe22                                       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.092      ; 0.599      ;
; 0.405 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe8a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.526      ;
; 0.406 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.092      ; 0.602      ;
; 0.410 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg26|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:ddio_out|ddio_outa_1~DFFLO       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.002      ; 0.470      ;
; 0.417 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe7a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.538      ;
; 0.437 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe6a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe8a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.558      ;
; 0.532 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe3a[0]                              ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.037      ; 0.653      ;
; 0.539 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out1:outclock_ddio|ddio_outa_0~DFFHI ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.005      ; 0.602      ;
; 0.549 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:ddio_out|ddio_outa_0~DFFLO       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.005      ; 0.612      ;
; 0.550 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out:ddio_out|ddio_outa_0~DFFHI       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.005      ; 0.613      ;
; 0.558 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg:outclk_shift|shift_reg[0] ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_ddio_out1:outclock_ddio|ddio_outa_0~DFFLO ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.005      ; 0.621      ;
; 0.631 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe18a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.092      ; 0.827      ;
; 0.631 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe6a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.092      ; 0.827      ;
; 0.631 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe4a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.092      ; 0.827      ;
; 0.633 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe14a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.092      ; 0.829      ;
; 0.633 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe16a[0]                                   ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.092      ; 0.829      ;
; 0.633 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe8a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.092      ; 0.829      ;
; 0.633 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe3a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.092      ; 0.829      ;
; 0.633 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe5a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.092      ; 0.829      ;
; 0.635 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a                           ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe7a[0]                                    ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.092      ; 0.831      ;
; 0.642 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg25|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.026      ; 0.752      ;
; 0.648 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.026      ; 0.758      ;
; 0.752 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg26|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.026      ; 0.862      ;
; 0.755 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[1]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.026      ; 0.865      ;
; 0.755 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg25|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.026      ; 0.865      ;
; 0.757 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg26|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.026      ; 0.867      ;
; 0.765 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg23|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.026      ; 0.875      ;
; 0.768 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|dffe11                                 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_shift_reg1:shift_reg24|shift_reg[0]       ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000        ; 0.026      ; 0.878      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]'                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                       ; Launch Clock                                                     ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.193 ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|sync_dffe12a ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 4.345 ; LVDS_fpga:fpga2|tx_in[5]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[5]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.500       ; -1.059     ; 0.970      ;
; 4.353 ; LVDS_fpga:fpga2|tx_in[1]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[1]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.500       ; -1.058     ; 0.979      ;
; 4.361 ; LVDS_fpga:fpga2|tx_in[0]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[0]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.500       ; -1.059     ; 0.986      ;
; 4.367 ; LVDS_fpga:fpga2|tx_in[6]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[6]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.500       ; -1.055     ; 0.996      ;
; 4.372 ; LVDS_fpga:fpga2|tx_in[4]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[4]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.500       ; -1.059     ; 0.997      ;
; 4.374 ; LVDS_fpga:fpga2|tx_in[2]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[2]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.500       ; -1.061     ; 0.997      ;
; 4.441 ; LVDS_fpga:fpga2|tx_in[3]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[3]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.500       ; -1.055     ; 1.070      ;
; 4.515 ; LVDS_fpga:fpga2|tx_in[7]                                                                      ; LVDS_fpga:fpga2|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated|tx_reg[7]    ; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; -2.500       ; -1.055     ; 1.144      ;
+-------+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 37.556 ns




+-------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                           ;
+-------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                             ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                  ; 0.637  ; 0.186 ; N/A      ; N/A     ; 4.744               ;
;  CLK                                                              ; 0.637  ; 0.186 ; N/A      ; N/A     ; 9.442               ;
;  fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 4.249  ; 0.193 ; N/A      ; N/A     ; 4.744               ;
;  fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 8.348  ; 0.186 ; N/A      ; N/A     ; 9.744               ;
;  fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 8.077  ; 0.193 ; N/A      ; N/A     ; 4.744               ;
;  fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 12.958 ; 0.193 ; N/A      ; N/A     ; 9.743               ;
;  rx_inclock_fpga2                                                 ; N/A    ; N/A   ; N/A      ; N/A     ; 9.596               ;
; Design-wide TNS                                                   ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK                                                              ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  rx_inclock_fpga2                                                 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; tx_out_fpga2[0]     ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; tx_out_fpga2[1]     ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; tx_outclock_fpga2   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_align_done_fpga2 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[3]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[4]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[5]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[6]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[7]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_out_fpga2[0](n)  ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; tx_out_fpga2[1](n)  ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rx_in_fpga2[0]          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; rx_in_fpga2[1]          ; LVDS         ; 2000 ps         ; 2000 ps         ;
; RST_N_key               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RST_N_gpio              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; tx_align_done_fpga2     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rx_inclock_fpga2        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rx_in_fpga2[0](n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; rx_in_fpga2[1](n)       ; LVDS         ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx_out_fpga2[0]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.432 V                      ; -0.432 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.432 V                     ; -0.432 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; tx_out_fpga2[1]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.432 V                      ; -0.432 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.432 V                     ; -0.432 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; tx_outclock_fpga2   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; rx_align_done_fpga2 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; led[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; led[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; led[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; led[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; led[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; led[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; led[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; led[7]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; tx_out_fpga2[0](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.432 V                      ; -0.432 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.432 V                     ; -0.432 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; tx_out_fpga2[1](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.432 V                      ; -0.432 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.432 V                     ; -0.432 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx_out_fpga2[0]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.376 V                      ; -0.376 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.85e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 0.376 V                     ; -0.376 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.85e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
; tx_out_fpga2[1]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.376 V                      ; -0.376 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.85e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 0.376 V                     ; -0.376 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.85e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
; tx_outclock_fpga2   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; rx_align_done_fpga2 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; led[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; led[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; led[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; led[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; led[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; led[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; led[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; led[7]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; tx_out_fpga2[0](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.376 V                      ; -0.376 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.85e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 0.376 V                     ; -0.376 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.85e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
; tx_out_fpga2[1](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.376 V                      ; -0.376 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.85e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 0.376 V                     ; -0.376 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.85e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx_out_fpga2[0]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; tx_out_fpga2[1]     ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; tx_outclock_fpga2   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rx_align_done_fpga2 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; led[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; led[7]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; tx_out_fpga2[0](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; tx_out_fpga2[1](n)  ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                     ;
+------------------------------------------------------------------+------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                       ; To Clock                                                         ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------+------------------------------------------------------------------+--------------+----------+----------+----------+
; CLK                                                              ; CLK                                                              ; > 2147483647 ; 0        ; 0        ; 0        ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK                                                              ; 260          ; 0        ; 0        ; 0        ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 49           ; 2        ; 0        ; 2        ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 3            ; 0        ; 0        ; 0        ;
; CLK                                                              ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 4            ; 0        ; 0        ; 0        ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 8            ; 0        ; 0        ; 0        ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 1796         ; 0        ; 0        ; 0        ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 40           ; 0        ; 0        ; 0        ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 20           ; 0        ; 0        ; 0        ;
; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8            ; 0        ; 0        ; 0        ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 1            ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------+------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                      ;
+------------------------------------------------------------------+------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                       ; To Clock                                                         ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------+------------------------------------------------------------------+--------------+----------+----------+----------+
; CLK                                                              ; CLK                                                              ; > 2147483647 ; 0        ; 0        ; 0        ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; CLK                                                              ; 260          ; 0        ; 0        ; 0        ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 49           ; 2        ; 0        ; 2        ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 3            ; 0        ; 0        ; 0        ;
; CLK                                                              ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 4            ; 0        ; 0        ; 0        ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 8            ; 0        ; 0        ; 0        ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 1796         ; 0        ; 0        ; 0        ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 40           ; 0        ; 0        ; 0        ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; 20           ; 0        ; 0        ; 0        ;
; CLK                                                              ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 8            ; 0        ; 0        ; 0        ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; 1            ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------+------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 1163  ; 1163 ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 11    ; 11   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                          ;
+------------------------------------------------------------------+------------------------------------------------------------------+-----------+-------------+
; Target                                                           ; Clock                                                            ; Type      ; Status      ;
+------------------------------------------------------------------+------------------------------------------------------------------+-----------+-------------+
; CLK                                                              ; CLK                                                              ; Base      ; Constrained ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Generated ; Constrained ;
; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Generated ; Constrained ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] ; Generated ; Constrained ;
; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] ; Generated ; Constrained ;
; rx_inclock_fpga2                                                 ; rx_inclock_fpga2                                                 ; Base      ; Constrained ;
+------------------------------------------------------------------+------------------------------------------------------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; RST_N_gpio          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST_N_key           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_in_fpga2[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_in_fpga2[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_align_done_fpga2 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; led[0]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[4]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_align_done_fpga2 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_out_fpga2[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_out_fpga2[0](n)  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_out_fpga2[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_out_fpga2[1](n)  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_outclock_fpga2   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; RST_N_gpio          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST_N_key           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_in_fpga2[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_in_fpga2[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_align_done_fpga2 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; led[0]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[4]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_align_done_fpga2 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_out_fpga2[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_out_fpga2[0](n)  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_out_fpga2[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_out_fpga2[1](n)  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_outclock_fpga2   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Fri Jun 22 16:32:21 2018
Info: Command: quartus_sta LVDS_echo_FPGA2.qsf -c LVDS_echo_FPGA2.qsf
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'LVDS_echo_FPGA2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name rx_inclock_fpga2 rx_inclock_fpga2
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLK CLK
    Info (332110): create_generated_clock -source {fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|inclk[0]} -multiply_by 2 -phase -90.00 -duty_cycle 50.00 -name {fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]} {fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0]}
    Info (332110): create_generated_clock -source {fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|inclk[0]} -phase -45.00 -duty_cycle 50.00 -name {fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]} {fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1]}
    Info (332110): create_generated_clock -source {fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|inclk[0]} -multiply_by 2 -phase -90.00 -duty_cycle 50.00 -name {fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]} {fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}
    Info (332110): create_generated_clock -source {fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|inclk[0]} -phase -45.00 -duty_cycle 50.00 -name {fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]} {fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.637
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.637               0.000 CLK 
    Info (332119):     4.249               0.000 fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):     8.077               0.000 fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
    Info (332119):     8.348               0.000 fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
    Info (332119):    12.958               0.000 fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
Info (332146): Worst-case hold slack is 0.357
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.357               0.000 CLK 
    Info (332119):     0.357               0.000 fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
    Info (332119):     0.361               0.000 fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
    Info (332119):     0.370               0.000 fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
    Info (332119):     0.373               0.000 fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.746
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.746               0.000 fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
    Info (332119):     4.748               0.000 fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):     9.678               0.000 CLK 
    Info (332119):     9.746               0.000 fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
    Info (332119):     9.747               0.000 fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
    Info (332119):     9.831               0.000 rx_inclock_fpga2 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 35.641 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.819
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.819               0.000 CLK 
    Info (332119):     4.345               0.000 fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):     8.302               0.000 fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
    Info (332119):     8.517               0.000 fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
    Info (332119):    13.429               0.000 fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.311               0.000 CLK 
    Info (332119):     0.311               0.000 fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
    Info (332119):     0.319               0.000 fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
    Info (332119):     0.329               0.000 fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
    Info (332119):     0.339               0.000 fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.744
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.744               0.000 fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):     4.744               0.000 fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
    Info (332119):     9.696               0.000 CLK 
    Info (332119):     9.743               0.000 fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
    Info (332119):     9.744               0.000 fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
    Info (332119):     9.824               0.000 rx_inclock_fpga2 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 36.065 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.400               0.000 CLK 
    Info (332119):     4.558               0.000 fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):     8.858               0.000 fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
    Info (332119):     9.034               0.000 fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
    Info (332119):    14.787               0.000 fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 CLK 
    Info (332119):     0.186               0.000 fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
    Info (332119):     0.193               0.000 fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):     0.193               0.000 fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
    Info (332119):     0.193               0.000 fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.775
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.775               0.000 fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):     4.781               0.000 fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[0] 
    Info (332119):     9.442               0.000 CLK 
    Info (332119):     9.596               0.000 rx_inclock_fpga2 
    Info (332119):     9.780               0.000 fpga2|rx1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
    Info (332119):     9.781               0.000 fpga2|tx1|ALTLVDS_TX_component|auto_generated|lvds_tx_pll|clk[1] 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 37.556 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 1183 megabytes
    Info: Processing ended: Fri Jun 22 16:32:26 2018
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


