// Seed: 3801104606
module module_0 (
    output tri1 id_0,
    input  tri  id_1
);
  assign id_0 = id_1;
  assign module_2.id_1 = 0;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd48
) (
    input supply1 _id_0,
    output tri1 id_1,
    input tri1 id_2,
    output uwire id_3,
    input supply1 id_4
);
  assign id_1 = id_4;
  assign id_3 = id_0;
  module_0 modCall_1 (
      id_3,
      id_4
  );
  final $clog2(84);
  ;
  logic [7:0][id_0  !=?  -1 'h0 : 1] id_6 = id_6[-1];
endmodule
macromodule module_2 (
    inout  tri  id_0,
    output tri0 id_1
);
  supply0 id_3 = -1'b0 + id_3;
  module_0 modCall_1 (
      id_0,
      id_0
  );
  logic id_4;
  ;
endmodule
