 ** Message System Log
 ** Database: 
 ** Date:   Thu Mar 06 02:09:51 2025


****************
Macro Parameters
****************

Name                            : SweepTable
Family                          : PA3LC
Output Format                   : VHDL
Type                            : RAM
Write Enable                    : Active High
Read Enable                     : Active High
Reset                           : Active High
LP                              : None
FF                              : None
Read Clock                      : Rising
Write Clock                     : Rising
Write Depth                     : 256
Write Width                     : 16
Read Depth                      : 256
Read Width                      : 16
RAM Type                        : Two Port
Clocks                          : Single Read/Write Clock
Write Mode A                    : Hold Data
Write Mode B                    : Hold Data
Read Pipeline A                 : No
Read Pipeline B                 : Yes
Optimized for                   : Speed
Portname DataIn                 : WD
Portname DataOut                : RD
Portname Write En               : WEN
Portname Read En                : REN
Portname WClock                 :
Portname RClock                 :
Portname WAddress               : WADDR
Portname RAddress               : RADDR
Portname Reset                  : RESET
Portname Clock                  : RWCLK
Portname DataAIn                :
Portname DataBIn                :
Portname DataAOut               :
Portname DataBOut               :
Portname AddressA               :
Portname AddressB               :
Portname CLKA                   :
Portname CLKB                   :
Portname RWA                    :
Portname RWB                    :
Portname BLKA                   :
Portname BLKB                   :
Portname LP                     :
Portname FF                     :
Initialize RAM                  : True

Cascade Configuration:
     Write Port configuration   : 256x18
     Read Port configuration    : 256x18
     Number of blocks depth wise: 1
     Number of blocks width wise: 1

**************
Compile Report
**************


Netlist Resource Report
=======================

    CORE                       Used:      3  Total:   6144   (0.05%)
    IO (W/ clocks)             Used:      0  Total:     68   (0.00%)
    Differential IO            Used:      0  Total:     13   (0.00%)
    GLOBAL (Chip+Quadrant)     Used:      0  Total:     18   (0.00%)
    PLL                        Used:      0  Total:      1   (0.00%)
    RAM/FIFO                   Used:      1  Total:      8   (12.50%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Wrote VHDL netlist to C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/smartgen\SweepTable\SweepTable.vhd.

 ** Log Ended:   Thu Mar 06 02:09:52 2025

