{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1569274639918 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569274639926 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 23 23:37:19 2019 " "Processing started: Mon Sep 23 23:37:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569274639926 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569274639926 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PROGETTO -c CII_Starter_Board " "Command: quartus_map --read_settings_files=on --write_settings_files=off PROGETTO -c CII_Starter_Board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569274639926 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1569274640539 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1569274640539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marco/onedrive/documents/università/triennale/sistemi dig/progetto_2.0/digit_to_7_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marco/onedrive/documents/università/triennale/sistemi dig/progetto_2.0/digit_to_7_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digit_to_7seg-A " "Found design unit 1: digit_to_7seg-A" {  } { { "../digit_to_7_seg.vhd" "" { Text "C:/Users/marco/OneDrive/Documents/Università/Triennale/Sistemi dig/PROGETTO_2.0/digit_to_7_seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569274652170 ""} { "Info" "ISGN_ENTITY_NAME" "1 digit_to_7seg " "Found entity 1: digit_to_7seg" {  } { { "../digit_to_7_seg.vhd" "" { Text "C:/Users/marco/OneDrive/Documents/Università/Triennale/Sistemi dig/PROGETTO_2.0/digit_to_7_seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569274652170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569274652170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marco/onedrive/documents/università/triennale/sistemi dig/progetto_2.0/dec_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marco/onedrive/documents/università/triennale/sistemi dig/progetto_2.0/dec_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unsigned2digits-A " "Found design unit 1: unsigned2digits-A" {  } { { "../dec_BCD.vhd" "" { Text "C:/Users/marco/OneDrive/Documents/Università/Triennale/Sistemi dig/PROGETTO_2.0/dec_BCD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569274652182 ""} { "Info" "ISGN_ENTITY_NAME" "1 unsigned2digits " "Found entity 1: unsigned2digits" {  } { { "../dec_BCD.vhd" "" { Text "C:/Users/marco/OneDrive/Documents/Università/Triennale/Sistemi dig/PROGETTO_2.0/dec_BCD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569274652182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569274652182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marco/onedrive/documents/università/triennale/sistemi dig/progetto_2.0/fsm_position_apple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marco/onedrive/documents/università/triennale/sistemi dig/progetto_2.0/fsm_position_apple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_position_apple-A " "Found design unit 1: FSM_position_apple-A" {  } { { "../FSM_position_apple.vhd" "" { Text "C:/Users/marco/OneDrive/Documents/Università/Triennale/Sistemi dig/PROGETTO_2.0/FSM_position_apple.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569274652194 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_position_apple " "Found entity 1: FSM_position_apple" {  } { { "../FSM_position_apple.vhd" "" { Text "C:/Users/marco/OneDrive/Documents/Università/Triennale/Sistemi dig/PROGETTO_2.0/FSM_position_apple.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569274652194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569274652194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marco/onedrive/documents/università/triennale/sistemi dig/progetto_2.0/adjust_button.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marco/onedrive/documents/università/triennale/sistemi dig/progetto_2.0/adjust_button.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adjust_button-A " "Found design unit 1: adjust_button-A" {  } { { "../adjust_button.vhd" "" { Text "C:/Users/marco/OneDrive/Documents/Università/Triennale/Sistemi dig/PROGETTO_2.0/adjust_button.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569274652206 ""} { "Info" "ISGN_ENTITY_NAME" "1 adjust_button " "Found entity 1: adjust_button" {  } { { "../adjust_button.vhd" "" { Text "C:/Users/marco/OneDrive/Documents/Università/Triennale/Sistemi dig/PROGETTO_2.0/adjust_button.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569274652206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569274652206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marco/onedrive/documents/università/triennale/sistemi dig/progetto_2.0/ps2_port_reciver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marco/onedrive/documents/università/triennale/sistemi dig/progetto_2.0/ps2_port_reciver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PS2_port_reciver-A " "Found design unit 1: PS2_port_reciver-A" {  } { { "../PS2_port_reciver.vhd" "" { Text "C:/Users/marco/OneDrive/Documents/Università/Triennale/Sistemi dig/PROGETTO_2.0/PS2_port_reciver.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569274652222 ""} { "Info" "ISGN_ENTITY_NAME" "1 PS2_port_reciver " "Found entity 1: PS2_port_reciver" {  } { { "../PS2_port_reciver.vhd" "" { Text "C:/Users/marco/OneDrive/Documents/Università/Triennale/Sistemi dig/PROGETTO_2.0/PS2_port_reciver.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569274652222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569274652222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marco/onedrive/documents/università/triennale/sistemi dig/progetto_2.0/fsm_position_per_snake.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marco/onedrive/documents/università/triennale/sistemi dig/progetto_2.0/fsm_position_per_snake.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_position_per_snake-A " "Found design unit 1: FSM_position_per_snake-A" {  } { { "../FSM_position_per_snake.vhd" "" { Text "C:/Users/marco/OneDrive/Documents/Università/Triennale/Sistemi dig/PROGETTO_2.0/FSM_position_per_snake.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569274652233 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_position_per_snake " "Found entity 1: FSM_position_per_snake" {  } { { "../FSM_position_per_snake.vhd" "" { Text "C:/Users/marco/OneDrive/Documents/Università/Triennale/Sistemi dig/PROGETTO_2.0/FSM_position_per_snake.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569274652233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569274652233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marco/onedrive/documents/università/triennale/sistemi dig/progetto_2.0/cii_starter_board.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marco/onedrive/documents/università/triennale/sistemi dig/progetto_2.0/cii_starter_board.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CII_Starter_Board-A " "Found design unit 1: CII_Starter_Board-A" {  } { { "../CII_Starter_Board.vhd" "" { Text "C:/Users/marco/OneDrive/Documents/Università/Triennale/Sistemi dig/PROGETTO_2.0/CII_Starter_Board.vhd" 110 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569274652236 ""} { "Info" "ISGN_ENTITY_NAME" "1 CII_Starter_Board " "Found entity 1: CII_Starter_Board" {  } { { "../CII_Starter_Board.vhd" "" { Text "C:/Users/marco/OneDrive/Documents/Università/Triennale/Sistemi dig/PROGETTO_2.0/CII_Starter_Board.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569274652236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569274652236 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CII_Starter_Board " "Elaborating entity \"CII_Starter_Board\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1569274652304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adjust_button adjust_button:tick_vel_2_pulse " "Elaborating entity \"adjust_button\" for hierarchy \"adjust_button:tick_vel_2_pulse\"" {  } { { "../CII_Starter_Board.vhd" "tick_vel_2_pulse" { Text "C:/Users/marco/OneDrive/Documents/Università/Triennale/Sistemi dig/PROGETTO_2.0/CII_Starter_Board.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569274652377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_port_reciver PS2_port_reciver:d1_keyboard " "Elaborating entity \"PS2_port_reciver\" for hierarchy \"PS2_port_reciver:d1_keyboard\"" {  } { { "../CII_Starter_Board.vhd" "d1_keyboard" { Text "C:/Users/marco/OneDrive/Documents/Università/Triennale/Sistemi dig/PROGETTO_2.0/CII_Starter_Board.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569274652401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_position_per_snake FSM_position_per_snake:d0_snake " "Elaborating entity \"FSM_position_per_snake\" for hierarchy \"FSM_position_per_snake:d0_snake\"" {  } { { "../CII_Starter_Board.vhd" "d0_snake" { Text "C:/Users/marco/OneDrive/Documents/Università/Triennale/Sistemi dig/PROGETTO_2.0/CII_Starter_Board.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569274652429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_position_apple FSM_position_apple:d2_apple " "Elaborating entity \"FSM_position_apple\" for hierarchy \"FSM_position_apple:d2_apple\"" {  } { { "../CII_Starter_Board.vhd" "d2_apple" { Text "C:/Users/marco/OneDrive/Documents/Università/Triennale/Sistemi dig/PROGETTO_2.0/CII_Starter_Board.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569274652461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsigned2digits unsigned2digits:d3 " "Elaborating entity \"unsigned2digits\" for hierarchy \"unsigned2digits:d3\"" {  } { { "../CII_Starter_Board.vhd" "d3" { Text "C:/Users/marco/OneDrive/Documents/Università/Triennale/Sistemi dig/PROGETTO_2.0/CII_Starter_Board.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569274652481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digit_to_7seg digit_to_7seg:d4 " "Elaborating entity \"digit_to_7seg\" for hierarchy \"digit_to_7seg:d4\"" {  } { { "../CII_Starter_Board.vhd" "d4" { Text "C:/Users/marco/OneDrive/Documents/Università/Triennale/Sistemi dig/PROGETTO_2.0/CII_Starter_Board.vhd" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569274652497 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../FSM_position_per_snake.vhd" "" { Text "C:/Users/marco/OneDrive/Documents/Università/Triennale/Sistemi dig/PROGETTO_2.0/FSM_position_per_snake.vhd" 30 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1569274653361 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1569274653361 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "../CII_Starter_Board.vhd" "" { Text "C:/Users/marco/OneDrive/Documents/Università/Triennale/Sistemi dig/PROGETTO_2.0/CII_Starter_Board.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569274653599 "|CII_Starter_Board|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "../CII_Starter_Board.vhd" "" { Text "C:/Users/marco/OneDrive/Documents/Università/Triennale/Sistemi dig/PROGETTO_2.0/CII_Starter_Board.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569274653599 "|CII_Starter_Board|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "../CII_Starter_Board.vhd" "" { Text "C:/Users/marco/OneDrive/Documents/Università/Triennale/Sistemi dig/PROGETTO_2.0/CII_Starter_Board.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569274653599 "|CII_Starter_Board|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "../CII_Starter_Board.vhd" "" { Text "C:/Users/marco/OneDrive/Documents/Università/Triennale/Sistemi dig/PROGETTO_2.0/CII_Starter_Board.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569274653599 "|CII_Starter_Board|VGA_B[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1569274653599 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1569274653699 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1569274654615 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569274654615 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../CII_Starter_Board.vhd" "" { Text "C:/Users/marco/OneDrive/Documents/Università/Triennale/Sistemi dig/PROGETTO_2.0/CII_Starter_Board.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569274654835 "|CII_Starter_Board|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../CII_Starter_Board.vhd" "" { Text "C:/Users/marco/OneDrive/Documents/Università/Triennale/Sistemi dig/PROGETTO_2.0/CII_Starter_Board.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569274654835 "|CII_Starter_Board|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../CII_Starter_Board.vhd" "" { Text "C:/Users/marco/OneDrive/Documents/Università/Triennale/Sistemi dig/PROGETTO_2.0/CII_Starter_Board.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569274654835 "|CII_Starter_Board|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1569274654835 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "860 " "Implemented 860 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1569274654835 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1569274654835 ""} { "Info" "ICUT_CUT_TM_LCELLS" "825 " "Implemented 825 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1569274654835 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1569274654835 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1569274654879 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 23 23:37:34 2019 " "Processing ended: Mon Sep 23 23:37:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1569274654879 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1569274654879 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1569274654879 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1569274654879 ""}
