//////////////////////////////////////////////
//-----The locations of all .root files-----//
//////////////////////////////////////////////

//-----Location of input trees for EleReg-----//
const TString baseInputsEle = "/home/hep/wrtabb/input_trees/";
const TString idealIC = "DoubleElectron_FlatPt-1To300_2017ConditionsFlatPU0to70ECALGT_105X_mc2017_realistic_IdealEcalIC_v5-v2_AODSIM_EgRegTreeV5Refined.root";
const TString realIC = "DoubleElectron_FlatPt-1To300_2017ConditionsFlatPU0to70_105X_mc2017_realistic_v5-v2_AODSIM_EgRegTreeV5Refined.root";

//-----Location of results from EleReg-----//
const TString baseResultsEle = "/home/hep/wrtabb/EgRegresTrainerLegacy/resultsEleV5/";
const TString step1 = "regEle2017UL_IdealIC_IdealTraining_stdVar_stdCuts_ntrees1500_applied.root";
const TString step2 = "regEleEcal2017UL_RealIC_IdealTraining_stdVar_stdCuts_ntrees1500_applied.root";
const TString step3 = "regEleEcal2017UL_RealIC_RealTraining_stdVar_stdCuts_ntrees1500_applied.root";
const TString step4 = "regEleEcalTrk2017UL_RealIC_stdVar_stdCuts_ntrees1500_applied.root";


