--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml mode0.twx mode0.ncd -o mode0.twr mode0.pcf

Design file:              mode0.ncd
Physical constraint file: mode0.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 11 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Paths for end point AN_1 (SLICE_X36Y14.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AN_determine_1 (FF)
  Destination:          AN_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.369ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AN_determine_1 to AN_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y14.BQ      Tcko                  0.391   AN_determine<1>
                                                       AN_determine_1
    SLICE_X36Y14.B1      net (fanout=5)        0.637   AN_determine<1>
    SLICE_X36Y14.CLK     Tas                   0.341   AN_3
                                                       Mram_AN_determine[1]_GND_1_o_wide_mux_24_OUT111
                                                       AN_1
    -------------------------------------------------  ---------------------------
    Total                                      1.369ns (0.732ns logic, 0.637ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Paths for end point AN_0 (SLICE_X36Y14.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AN_determine_0 (FF)
  Destination:          AN_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.330ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AN_determine_0 to AN_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y14.AQ      Tcko                  0.391   AN_determine<1>
                                                       AN_determine_0
    SLICE_X36Y14.A2      net (fanout=6)        0.598   AN_determine<0>
    SLICE_X36Y14.CLK     Tas                   0.341   AN_3
                                                       Mram_AN_determine[1]_GND_1_o_wide_mux_24_OUT12
                                                       AN_0
    -------------------------------------------------  ---------------------------
    Total                                      1.330ns (0.732ns logic, 0.598ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------

Paths for end point AN_2 (SLICE_X36Y14.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AN_determine_0 (FF)
  Destination:          AN_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.204ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: AN_determine_0 to AN_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y14.AQ      Tcko                  0.391   AN_determine<1>
                                                       AN_determine_0
    SLICE_X36Y14.C1      net (fanout=6)        0.472   AN_determine<0>
    SLICE_X36Y14.CLK     Tas                   0.341   AN_3
                                                       Mram_AN_determine[1]_GND_1_o_wide_mux_24_OUT21
                                                       AN_2
    -------------------------------------------------  ---------------------------
    Total                                      1.204ns (0.732ns logic, 0.472ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point AN_1 (SLICE_X36Y14.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               AN_determine_0 (FF)
  Destination:          AN_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: AN_determine_0 to AN_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y14.AQ      Tcko                  0.198   AN_determine<1>
                                                       AN_determine_0
    SLICE_X36Y14.B6      net (fanout=6)        0.047   AN_determine<0>
    SLICE_X36Y14.CLK     Tah         (-Th)    -0.190   AN_3
                                                       Mram_AN_determine[1]_GND_1_o_wide_mux_24_OUT111
                                                       AN_1
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.388ns logic, 0.047ns route)
                                                       (89.2% logic, 10.8% route)

--------------------------------------------------------------------------------

Paths for end point AN_0 (SLICE_X36Y14.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.457ns (requirement - (clock path skew + uncertainty - data path))
  Source:               AN_determine_1 (FF)
  Destination:          AN_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: AN_determine_1 to AN_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y14.BQ      Tcko                  0.198   AN_determine<1>
                                                       AN_determine_1
    SLICE_X36Y14.A5      net (fanout=5)        0.071   AN_determine<1>
    SLICE_X36Y14.CLK     Tah         (-Th)    -0.190   AN_3
                                                       Mram_AN_determine[1]_GND_1_o_wide_mux_24_OUT12
                                                       AN_0
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.388ns logic, 0.071ns route)
                                                       (84.5% logic, 15.5% route)

--------------------------------------------------------------------------------

Paths for end point AN_determine_0 (SLICE_X37Y14.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.460ns (requirement - (clock path skew + uncertainty - data path))
  Source:               AN_determine_0 (FF)
  Destination:          AN_determine_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.460ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: AN_determine_0 to AN_determine_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y14.AQ      Tcko                  0.198   AN_determine<1>
                                                       AN_determine_0
    SLICE_X37Y14.A6      net (fanout=6)        0.047   AN_determine<0>
    SLICE_X37Y14.CLK     Tah         (-Th)    -0.215   AN_determine<1>
                                                       Mcount_AN_determine_xor<0>11_INV_0
                                                       AN_determine_0
    -------------------------------------------------  ---------------------------
    Total                                      0.460ns (0.413ns logic, 0.047ns route)
                                                       (89.8% logic, 10.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: AN_3/CLK
  Logical resource: AN_0/CK
  Location pin: SLICE_X36Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: AN_3/CLK
  Logical resource: AN_1/CK
  Location pin: SLICE_X36Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.413|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 11 paths, 0 nets, and 14 connections

Design statistics:
   Minimum period:   1.730ns{1}   (Maximum frequency: 578.035MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Feb 06 13:48:30 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 219 MB



