library IEEE;
use IEEE.std_logic_1164.all;

entity oneBitFullSubstractor is
    port (
        sub, carryOut : out std_logic;
        a, b, carryIn : in std_logic
    );
end entity;

architecture arch of oneBitFullSubstractor is
begin

    sub <= (carryIn and (not a) and (not b))
        or ((not carryIn) and (not a) and b)
        or (carryIn and a and b)
        or ((not carryIn) and a and (not b));

    carryOut <= (carryIn and (not a))
        or (carryIn and b)
        or ((not a) and b);

end architecture;