

================================================================
== Vivado HLS Report for 'matrix_vector'
================================================================
* Date:           Wed Jun 21 11:54:14 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        matrix_vector_proj
* Solution:       pipeline_dot_product
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 8.00 ns | 6.663 ns |   1.00 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67| 0.536 us | 0.536 us |   67|   67|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- data_loop_dot_product_loop  |       65|       65|         3|          1|          1|    64|    yes   |
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      3|       0|     190|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      93|    -|
|Register         |        -|      -|     106|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      3|     106|     283|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln11_fu_231_p2       |     *    |      3|  0|  20|          32|          32|
    |V_Out_d0                 |     +    |      0|  0|  39|          32|          32|
    |add_ln11_fu_194_p2       |     +    |      0|  0|  15|           8|           8|
    |add_ln7_fu_144_p2        |     +    |      0|  0|  15|           7|           1|
    |i_fu_150_p2              |     +    |      0|  0|  12|           4|           1|
    |j_fu_205_p2              |     +    |      0|  0|  12|           4|           1|
    |icmp_ln10_1_fu_215_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln10_fu_156_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln7_fu_138_p2       |   icmp   |      0|  0|  11|           7|           8|
    |select_ln11_1_fu_220_p3  |  select  |      0|  0|  32|           1|           1|
    |select_ln11_2_fu_170_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln11_fu_162_p3    |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      3|  0| 190|         108|         102|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_108_p4  |   9|          2|    4|          8|
    |ap_phi_mux_j_0_phi_fu_119_p4  |   9|          2|    4|          8|
    |i_0_reg_104                   |   9|          2|    4|          8|
    |indvar_flatten_reg_93         |   9|          2|    7|         14|
    |j_0_reg_115                   |   9|          2|    4|          8|
    |sum_0_reg_126                 |   9|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  93|         20|   58|        118|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |M_load_reg_284                       |  32|   0|   32|          0|
    |ap_CS_fsm                            |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |i_0_reg_104                          |   4|   0|    4|          0|
    |icmp_ln10_1_reg_289                  |   1|   0|    1|          0|
    |icmp_ln10_reg_252                    |   1|   0|    1|          0|
    |icmp_ln10_reg_252_pp0_iter1_reg      |   1|   0|    1|          0|
    |icmp_ln7_reg_243                     |   1|   0|    1|          0|
    |icmp_ln7_reg_243_pp0_iter1_reg       |   1|   0|    1|          0|
    |indvar_flatten_reg_93                |   7|   0|    7|          0|
    |j_0_reg_115                          |   4|   0|    4|          0|
    |j_reg_273                            |   4|   0|    4|          0|
    |select_ln11_2_reg_262                |   4|   0|    4|          0|
    |select_ln11_2_reg_262_pp0_iter1_reg  |   4|   0|    4|          0|
    |select_ln11_reg_257                  |   4|   0|    4|          0|
    |sum_0_reg_126                        |  32|   0|   32|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 106|   0|  106|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------+-----+-----+------------+---------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_start        |  in |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_done         | out |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_idle         | out |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_ready        | out |    1| ap_ctrl_hs | matrix_vector | return value |
|M_address0      | out |    6|  ap_memory |       M       |     array    |
|M_ce0           | out |    1|  ap_memory |       M       |     array    |
|M_q0            |  in |   32|  ap_memory |       M       |     array    |
|V_In_address0   | out |    3|  ap_memory |      V_In     |     array    |
|V_In_ce0        | out |    1|  ap_memory |      V_In     |     array    |
|V_In_q0         |  in |   32|  ap_memory |      V_In     |     array    |
|V_Out_address0  | out |    3|  ap_memory |     V_Out     |     array    |
|V_Out_ce0       | out |    1|  ap_memory |     V_Out     |     array    |
|V_Out_we0       | out |    1|  ap_memory |     V_Out     |     array    |
|V_Out_d0        | out |   32|  ap_memory |     V_Out     |     array    |
+----------------+-----+-----+------------+---------------+--------------+

