[2021-09-09 10:07:56,842]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-09-09 10:07:56,843]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:09:56,107]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; ".

Peak memory: 63315968 bytes

[2021-09-09 10:09:56,108]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:09:58,215]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.18 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.19 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.19 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.17 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.29 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.29 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.47 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 54370304 bytes

[2021-09-09 10:09:58,336]mapper_test.py:156:[INFO]: area: 24156 level: 18
[2021-09-09 10:09:58,336]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:10:07,596]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	current map manager:
		current min nodes:67467
		current min depth:49
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :33462
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :33462
score:100
	Report mapping result:
		klut_size()     :36299
		klut.num_gates():33491
		max delay       :18
		max area        :33462
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :568
		LUT fanins:3	 numbers :616
		LUT fanins:4	 numbers :32306
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 268402688 bytes

[2021-09-09 10:10:07,596]mapper_test.py:220:[INFO]: area: 33491 level: 18
[2021-09-09 12:10:47,927]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-09-09 12:10:47,927]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:12:53,483]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; ".

Peak memory: 63819776 bytes

[2021-09-09 12:12:53,484]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:12:55,707]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.19 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.19 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.20 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.05 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.17 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.30 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.30 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.53 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 54042624 bytes

[2021-09-09 12:12:55,833]mapper_test.py:156:[INFO]: area: 24156 level: 18
[2021-09-09 12:12:55,834]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:13:45,342]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	current map manager:
		current min nodes:67467
		current min depth:49
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:41
	current map manager:
		current min nodes:67467
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :33462
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :52252
score:100
	Report mapping result:
		klut_size()     :36299
		klut.num_gates():33491
		max delay       :18
		max area        :33462
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :568
		LUT fanins:3	 numbers :616
		LUT fanins:4	 numbers :32306
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 556429312 bytes

[2021-09-09 12:13:45,343]mapper_test.py:220:[INFO]: area: 33491 level: 18
[2021-09-09 13:40:21,144]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-09-09 13:40:21,144]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:42:20,683]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; ".

Peak memory: 63688704 bytes

[2021-09-09 13:42:20,684]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:42:22,800]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.18 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.18 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.19 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.05 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.17 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.29 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.29 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.46 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 54042624 bytes

[2021-09-09 13:42:22,932]mapper_test.py:156:[INFO]: area: 24156 level: 18
[2021-09-09 13:42:22,932]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:43:10,130]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	current map manager:
		current min nodes:67467
		current min depth:49
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:41
	current map manager:
		current min nodes:67467
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:21
area :33071
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :51584
score:100
	Report mapping result:
		klut_size()     :54358
		klut.num_gates():51550
		max delay       :17
		max area        :51584
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2093
		LUT fanins:3	 numbers :1476
		LUT fanins:4	 numbers :47980
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 556855296 bytes

[2021-09-09 13:43:10,131]mapper_test.py:220:[INFO]: area: 51550 level: 17
[2021-09-09 15:11:23,083]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-09-09 15:11:23,084]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:11:23,084]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:11:25,387]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.20 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.20 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.20 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.05 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.18 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.05 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.31 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.31 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.59 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 54042624 bytes

[2021-09-09 15:11:25,514]mapper_test.py:156:[INFO]: area: 24156 level: 18
[2021-09-09 15:11:25,514]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:12:16,526]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	current map manager:
		current min nodes:67467
		current min depth:49
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:41
	current map manager:
		current min nodes:67467
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :34845
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :52527
score:100
	Report mapping result:
		klut_size()     :37661
		klut.num_gates():34853
		max delay       :18
		max area        :34845
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8244
		LUT fanins:3	 numbers :10449
		LUT fanins:4	 numbers :16159
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 556924928 bytes

[2021-09-09 15:12:16,527]mapper_test.py:220:[INFO]: area: 34853 level: 18
[2021-09-09 15:40:27,403]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-09-09 15:40:27,403]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:40:27,404]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:40:29,710]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.20 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.20 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.21 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.05 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.18 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.05 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.32 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.31 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.60 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 54067200 bytes

[2021-09-09 15:40:29,840]mapper_test.py:156:[INFO]: area: 24156 level: 18
[2021-09-09 15:40:29,840]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:41:20,678]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	current map manager:
		current min nodes:67467
		current min depth:49
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:41
	current map manager:
		current min nodes:67467
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :34845
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :52527
score:100
	Report mapping result:
		klut_size()     :37661
		klut.num_gates():34853
		max delay       :18
		max area        :34845
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8244
		LUT fanins:3	 numbers :10449
		LUT fanins:4	 numbers :16159
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 556781568 bytes

[2021-09-09 15:41:20,678]mapper_test.py:220:[INFO]: area: 34853 level: 18
[2021-09-09 16:18:30,841]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-09-09 16:18:30,842]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:18:30,842]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:18:33,134]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.20 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.20 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.20 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.05 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.18 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.05 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.31 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.31 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.59 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53866496 bytes

[2021-09-09 16:18:33,262]mapper_test.py:156:[INFO]: area: 24156 level: 18
[2021-09-09 16:18:33,262]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:19:24,380]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	current map manager:
		current min nodes:67467
		current min depth:49
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:41
	current map manager:
		current min nodes:67467
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :34845
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :52519
score:100
	Report mapping result:
		klut_size()     :37661
		klut.num_gates():34853
		max delay       :18
		max area        :34845
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8244
		LUT fanins:3	 numbers :10449
		LUT fanins:4	 numbers :16159
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 556797952 bytes

[2021-09-09 16:19:24,381]mapper_test.py:220:[INFO]: area: 34853 level: 18
[2021-09-09 16:53:16,965]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-09-09 16:53:16,966]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:53:16,966]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:53:19,276]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.19 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.20 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.20 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.05 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.19 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.05 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.32 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.05 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.32 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.61 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 54501376 bytes

[2021-09-09 16:53:19,438]mapper_test.py:156:[INFO]: area: 24156 level: 18
[2021-09-09 16:53:19,438]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:54:09,180]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	current map manager:
		current min nodes:67467
		current min depth:49
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:41
	current map manager:
		current min nodes:67467
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :34845
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :52519
score:100
	Report mapping result:
		klut_size()     :37661
		klut.num_gates():34853
		max delay       :18
		max area        :34845
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8244
		LUT fanins:3	 numbers :10449
		LUT fanins:4	 numbers :16159
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 556789760 bytes

[2021-09-09 16:54:09,181]mapper_test.py:220:[INFO]: area: 34853 level: 18
[2021-09-09 17:29:35,635]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-09-09 17:29:35,635]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:29:35,635]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:29:37,985]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.20 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.20 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.21 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.05 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.18 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.05 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.32 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.31 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.60 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53927936 bytes

[2021-09-09 17:29:38,123]mapper_test.py:156:[INFO]: area: 24156 level: 18
[2021-09-09 17:29:38,123]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:30:29,798]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	current map manager:
		current min nodes:67467
		current min depth:49
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:41
	current map manager:
		current min nodes:67467
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :34846
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :52765
score:100
	Report mapping result:
		klut_size()     :37662
		klut.num_gates():34854
		max delay       :18
		max area        :34846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8242
		LUT fanins:3	 numbers :10450
		LUT fanins:4	 numbers :16161
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 556933120 bytes

[2021-09-09 17:30:29,799]mapper_test.py:220:[INFO]: area: 34854 level: 18
[2021-09-13 23:33:49,484]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-09-13 23:33:49,485]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:33:49,485]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:33:51,615]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.18 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.17 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.05 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.32 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.05 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.29 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.48 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53522432 bytes

[2021-09-13 23:33:51,708]mapper_test.py:156:[INFO]: area: 24156 level: 18
[2021-09-13 23:33:51,709]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:34:30,059]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	current map manager:
		current min nodes:67467
		current min depth:49
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:40
	current map manager:
		current min nodes:67467
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :34846
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :58494
score:100
	Report mapping result:
		klut_size()     :37662
		klut.num_gates():34854
		max delay       :18
		max area        :34846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8242
		LUT fanins:3	 numbers :10450
		LUT fanins:4	 numbers :16161
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 489611264 bytes

[2021-09-13 23:34:30,059]mapper_test.py:220:[INFO]: area: 34854 level: 18
[2021-09-13 23:43:02,953]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-09-13 23:43:02,954]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:43:02,954]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:43:04,985]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.18 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.16 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.39 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53493760 bytes

[2021-09-13 23:43:05,115]mapper_test.py:156:[INFO]: area: 24156 level: 18
[2021-09-13 23:43:05,115]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:43:13,092]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	current map manager:
		current min nodes:67467
		current min depth:49
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :34846
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :34846
score:100
	Report mapping result:
		klut_size()     :37662
		klut.num_gates():34854
		max delay       :18
		max area        :34846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8242
		LUT fanins:3	 numbers :10450
		LUT fanins:4	 numbers :16161
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 262291456 bytes

[2021-09-13 23:43:13,092]mapper_test.py:220:[INFO]: area: 34854 level: 18
[2021-09-14 09:03:52,984]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-09-14 09:03:52,984]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:03:52,984]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:03:55,061]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.18 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.16 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.28 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.39 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53665792 bytes

[2021-09-14 09:03:55,194]mapper_test.py:156:[INFO]: area: 24156 level: 18
[2021-09-14 09:03:55,194]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:04:39,379]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	current map manager:
		current min nodes:67467
		current min depth:49
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:41
	current map manager:
		current min nodes:67467
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :34846
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :52765
score:100
	Report mapping result:
		klut_size()     :37662
		klut.num_gates():34854
		max delay       :18
		max area        :34846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8242
		LUT fanins:3	 numbers :10450
		LUT fanins:4	 numbers :16161
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 556732416 bytes

[2021-09-14 09:04:39,380]mapper_test.py:220:[INFO]: area: 34854 level: 18
[2021-09-14 09:22:00,792]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-09-14 09:22:00,792]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:22:00,793]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:22:02,924]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.18 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.18 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.18 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.16 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.31 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.28 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.45 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53690368 bytes

[2021-09-14 09:22:03,053]mapper_test.py:156:[INFO]: area: 24156 level: 18
[2021-09-14 09:22:03,053]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:22:11,057]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	current map manager:
		current min nodes:67467
		current min depth:49
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :34846
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :34846
score:100
	Report mapping result:
		klut_size()     :37662
		klut.num_gates():34854
		max delay       :18
		max area        :34846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8242
		LUT fanins:3	 numbers :10450
		LUT fanins:4	 numbers :16161
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 267649024 bytes

[2021-09-14 09:22:11,057]mapper_test.py:220:[INFO]: area: 34854 level: 18
[2021-09-15 15:36:48,991]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-09-15 15:36:48,992]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:36:48,992]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:36:50,838]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.16 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.16 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.16 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.14 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.03 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.03 sec
Total time =     1.27 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53768192 bytes

[2021-09-15 15:36:50,965]mapper_test.py:156:[INFO]: area: 24156 level: 18
[2021-09-15 15:36:50,965]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:37:27,252]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	current map manager:
		current min nodes:67467
		current min depth:49
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :34846
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :47074
score:100
	Report mapping result:
		klut_size()     :37662
		klut.num_gates():34854
		max delay       :18
		max area        :34846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8242
		LUT fanins:3	 numbers :10450
		LUT fanins:4	 numbers :16161
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 485330944 bytes

[2021-09-15 15:37:27,253]mapper_test.py:220:[INFO]: area: 34854 level: 18
[2021-09-15 15:55:17,453]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-09-15 15:55:17,454]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:55:17,454]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:55:19,311]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.16 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.16 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.29 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53694464 bytes

[2021-09-15 15:55:19,443]mapper_test.py:156:[INFO]: area: 24156 level: 18
[2021-09-15 15:55:19,443]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:55:26,372]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	current map manager:
		current min nodes:67467
		current min depth:49
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :34846
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :34846
score:100
	Report mapping result:
		klut_size()     :37662
		klut.num_gates():34854
		max delay       :18
		max area        :34846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8242
		LUT fanins:3	 numbers :10450
		LUT fanins:4	 numbers :16161
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 88408064 bytes

[2021-09-15 15:55:26,372]mapper_test.py:220:[INFO]: area: 34854 level: 18
[2021-09-18 14:07:14,939]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-09-18 14:07:14,940]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:07:14,941]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:07:16,815]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.16 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.16 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.16 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.14 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.30 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53633024 bytes

[2021-09-18 14:07:16,942]mapper_test.py:156:[INFO]: area: 24156 level: 18
[2021-09-18 14:07:16,942]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:07:51,352]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	current map manager:
		current min nodes:67467
		current min depth:49
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:41
	current map manager:
		current min nodes:67467
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :34846
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :53726
score:100
	Report mapping result:
		klut_size()     :37662
		klut.num_gates():34854
		max delay       :18
		max area        :34846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8242
		LUT fanins:3	 numbers :10450
		LUT fanins:4	 numbers :16161
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 447451136 bytes

[2021-09-18 14:07:51,353]mapper_test.py:220:[INFO]: area: 34854 level: 18
[2021-09-18 16:31:47,107]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-09-18 16:31:47,107]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:31:47,107]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:31:49,137]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.18 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.18 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.18 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.28 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.39 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53534720 bytes

[2021-09-18 16:31:49,265]mapper_test.py:156:[INFO]: area: 24156 level: 18
[2021-09-18 16:31:49,265]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:32:22,848]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	current map manager:
		current min nodes:67467
		current min depth:49
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:41
	current map manager:
		current min nodes:67467
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :34846
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :53482
score:100
	Report mapping result:
		klut_size()     :37662
		klut.num_gates():34854
		max delay       :18
		max area        :34846
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8242
		LUT fanins:3	 numbers :10450
		LUT fanins:4	 numbers :16161
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 358264832 bytes

[2021-09-18 16:32:22,849]mapper_test.py:220:[INFO]: area: 34854 level: 18
[2021-09-22 09:00:48,424]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-09-22 09:00:48,425]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 09:00:48,426]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 09:00:50,292]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.16 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.16 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.16 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.14 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.28 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53612544 bytes

[2021-09-22 09:00:50,421]mapper_test.py:156:[INFO]: area: 24156 level: 18
[2021-09-22 09:00:50,421]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 09:01:09,802]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	current map manager:
		current min nodes:67467
		current min depth:49
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
	Report mapping result:
		klut_size()     :37661
		klut.num_gates():34853
		max delay       :19
		max area        :34845
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8242
		LUT fanins:3	 numbers :10450
		LUT fanins:4	 numbers :16160
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 225558528 bytes

[2021-09-22 09:01:09,803]mapper_test.py:220:[INFO]: area: 34853 level: 19
[2021-09-22 11:30:26,459]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-09-22 11:30:26,459]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:30:26,459]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:30:28,350]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.16 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.16 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.30 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53821440 bytes

[2021-09-22 11:30:28,477]mapper_test.py:156:[INFO]: area: 24156 level: 18
[2021-09-22 11:30:28,477]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:31:01,403]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	current map manager:
		current min nodes:67467
		current min depth:49
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :34848
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :47208
score:100
	Report mapping result:
		klut_size()     :37664
		klut.num_gates():34856
		max delay       :18
		max area        :34848
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8240
		LUT fanins:3	 numbers :10455
		LUT fanins:4	 numbers :16160
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 272871424 bytes

[2021-09-22 11:31:01,404]mapper_test.py:220:[INFO]: area: 34856 level: 18
[2021-09-23 16:49:42,710]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-09-23 16:49:42,711]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:49:42,711]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:49:44,588]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.16 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.16 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.16 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.03 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.29 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53792768 bytes

[2021-09-23 16:49:44,717]mapper_test.py:156:[INFO]: area: 24156 level: 18
[2021-09-23 16:49:44,717]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:50:22,665]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	current map manager:
		current min nodes:67467
		current min depth:49
balancing!
	current map manager:
		current min nodes:67467
		current min depth:42
rewriting!
	current map manager:
		current min nodes:67467
		current min depth:42
balancing!
	current map manager:
		current min nodes:67467
		current min depth:42
rewriting!
	current map manager:
		current min nodes:67467
		current min depth:42
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :34848
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :47208
score:100
	Report mapping result:
		klut_size()     :37664
		klut.num_gates():34856
		max delay       :18
		max area        :34848
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8240
		LUT fanins:3	 numbers :10455
		LUT fanins:4	 numbers :16160
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 280543232 bytes

[2021-09-23 16:50:22,666]mapper_test.py:220:[INFO]: area: 34856 level: 18
[2021-09-23 17:12:31,874]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-09-23 17:12:31,874]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:12:31,874]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:12:33,798]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.16 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.03 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.29 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53739520 bytes

[2021-09-23 17:12:33,883]mapper_test.py:156:[INFO]: area: 24156 level: 18
[2021-09-23 17:12:33,883]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:13:06,968]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	current map manager:
		current min nodes:67467
		current min depth:49
balancing!
	current map manager:
		current min nodes:67467
		current min depth:42
rewriting!
	current map manager:
		current min nodes:67467
		current min depth:42
balancing!
	current map manager:
		current min nodes:67467
		current min depth:42
rewriting!
	current map manager:
		current min nodes:67467
		current min depth:42
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :34848
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :47208
score:100
	Report mapping result:
		klut_size()     :37664
		klut.num_gates():34856
		max delay       :18
		max area        :34848
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8240
		LUT fanins:3	 numbers :10455
		LUT fanins:4	 numbers :16160
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 272855040 bytes

[2021-09-23 17:13:06,968]mapper_test.py:220:[INFO]: area: 34856 level: 18
[2021-09-23 18:14:13,768]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-09-23 18:14:13,769]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:14:13,769]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:14:15,608]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.16 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.16 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.16 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.14 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.03 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.03 sec
Total time =     1.27 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 54083584 bytes

[2021-09-23 18:14:15,737]mapper_test.py:156:[INFO]: area: 24156 level: 18
[2021-09-23 18:14:15,737]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:14:53,144]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	current map manager:
		current min nodes:67467
		current min depth:49
balancing!
	current map manager:
		current min nodes:67467
		current min depth:42
rewriting!
	current map manager:
		current min nodes:67467
		current min depth:42
balancing!
	current map manager:
		current min nodes:67467
		current min depth:42
rewriting!
	current map manager:
		current min nodes:67467
		current min depth:42
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :34848
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :47208
score:100
	Report mapping result:
		klut_size()     :37664
		klut.num_gates():34856
		max delay       :18
		max area        :34848
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8240
		LUT fanins:3	 numbers :10455
		LUT fanins:4	 numbers :16160
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 280485888 bytes

[2021-09-23 18:14:53,144]mapper_test.py:220:[INFO]: area: 34856 level: 18
[2021-09-27 16:41:19,698]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-09-27 16:41:19,699]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:41:19,700]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:41:21,666]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.18 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.33 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53497856 bytes

[2021-09-27 16:41:21,793]mapper_test.py:156:[INFO]: area: 24156 level: 18
[2021-09-27 16:41:21,793]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:41:57,508]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	current map manager:
		current min nodes:67467
		current min depth:49
balancing!
	current map manager:
		current min nodes:67467
		current min depth:42
rewriting!
	current map manager:
		current min nodes:67467
		current min depth:42
balancing!
	current map manager:
		current min nodes:67467
		current min depth:42
rewriting!
	current map manager:
		current min nodes:67467
		current min depth:42
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :34848
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :47208
score:100
	Report mapping result:
		klut_size()     :37664
		klut.num_gates():34856
		max delay       :18
		max area        :34848
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8240
		LUT fanins:3	 numbers :10455
		LUT fanins:4	 numbers :16160
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 279457792 bytes

[2021-09-27 16:41:57,509]mapper_test.py:220:[INFO]: area: 34856 level: 18
[2021-09-27 17:48:02,630]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-09-27 17:48:02,632]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:48:02,632]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:48:04,519]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.16 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.29 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53698560 bytes

[2021-09-27 17:48:04,646]mapper_test.py:156:[INFO]: area: 24156 level: 18
[2021-09-27 17:48:04,646]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:48:40,071]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	current map manager:
		current min nodes:67467
		current min depth:49
balancing!
	current map manager:
		current min nodes:67467
		current min depth:42
rewriting!
	current map manager:
		current min nodes:67467
		current min depth:42
balancing!
	current map manager:
		current min nodes:67467
		current min depth:42
rewriting!
	current map manager:
		current min nodes:67467
		current min depth:42
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :34848
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :47217
score:100
	Report mapping result:
		klut_size()     :37664
		klut.num_gates():34856
		max delay       :18
		max area        :34848
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8240
		LUT fanins:3	 numbers :10455
		LUT fanins:4	 numbers :16160
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 278298624 bytes

[2021-09-27 17:48:40,071]mapper_test.py:220:[INFO]: area: 34856 level: 18
[2021-09-28 02:14:16,180]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-09-28 02:14:16,180]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:14:16,180]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:14:18,049]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.16 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.16 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.16 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.03 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.29 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53587968 bytes

[2021-09-28 02:14:18,177]mapper_test.py:156:[INFO]: area: 24156 level: 18
[2021-09-28 02:14:18,177]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:14:53,691]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	current map manager:
		current min nodes:67467
		current min depth:49
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :34848
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :47208
score:100
	Report mapping result:
		klut_size()     :37664
		klut.num_gates():34856
		max delay       :18
		max area        :34848
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8240
		LUT fanins:3	 numbers :10455
		LUT fanins:4	 numbers :16160
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 284143616 bytes

[2021-09-28 02:14:53,691]mapper_test.py:220:[INFO]: area: 34856 level: 18
[2021-09-28 16:53:33,541]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-09-28 16:53:33,543]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:53:33,543]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:53:35,456]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.32 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53673984 bytes

[2021-09-28 16:53:35,586]mapper_test.py:156:[INFO]: area: 24156 level: 18
[2021-09-28 16:53:35,586]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:54:08,420]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	current map manager:
		current min nodes:67467
		current min depth:49
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :34848
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :47208
score:100
	Report mapping result:
		klut_size()     :37664
		klut.num_gates():34856
		max delay       :18
		max area        :34848
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8240
		LUT fanins:3	 numbers :10455
		LUT fanins:4	 numbers :16160
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 272891904 bytes

[2021-09-28 16:54:08,420]mapper_test.py:220:[INFO]: area: 34856 level: 18
[2021-09-28 17:32:36,957]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-09-28 17:32:36,958]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:32:36,958]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:32:38,956]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.16 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.16 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.18 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.16 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.33 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53743616 bytes

[2021-09-28 17:32:39,086]mapper_test.py:156:[INFO]: area: 24156 level: 18
[2021-09-28 17:32:39,086]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:33:12,746]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	current map manager:
		current min nodes:67467
		current min depth:49
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :34848
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :47208
score:100
	Report mapping result:
		klut_size()     :37664
		klut.num_gates():34856
		max delay       :18
		max area        :34848
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8240
		LUT fanins:3	 numbers :10455
		LUT fanins:4	 numbers :16160
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 413794304 bytes

[2021-09-28 17:33:12,746]mapper_test.py:220:[INFO]: area: 34856 level: 18
[2021-10-09 10:43:44,076]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-10-09 10:43:44,078]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:43:44,078]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:43:45,974]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.16 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.16 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.30 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53612544 bytes

[2021-10-09 10:43:46,101]mapper_test.py:160:[INFO]: area: 24156 level: 18
[2021-10-09 10:43:46,101]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:44:06,446]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	current map manager:
		current min nodes:67467
		current min depth:49
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :34848
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :58032
score:100
	Report mapping result:
		klut_size()     :37664
		klut.num_gates():34856
		max delay       :18
		max area        :34848
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8240
		LUT fanins:3	 numbers :10455
		LUT fanins:4	 numbers :16160
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 149164032 bytes

[2021-10-09 10:44:06,447]mapper_test.py:224:[INFO]: area: 34856 level: 18
[2021-10-09 11:26:15,727]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-10-09 11:26:15,727]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:26:15,727]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:26:17,619]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.16 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.16 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.31 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53678080 bytes

[2021-10-09 11:26:17,745]mapper_test.py:160:[INFO]: area: 24156 level: 18
[2021-10-09 11:26:17,745]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:26:37,020]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	current map manager:
		current min nodes:67467
		current min depth:49
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :34848
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :58019
score:100
	Report mapping result:
		klut_size()     :37664
		klut.num_gates():34856
		max delay       :18
		max area        :34848
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8240
		LUT fanins:3	 numbers :10455
		LUT fanins:4	 numbers :16160
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 178065408 bytes

[2021-10-09 11:26:37,020]mapper_test.py:224:[INFO]: area: 34856 level: 18
[2021-10-09 16:34:31,376]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-10-09 16:34:31,376]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:34:31,376]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:34:33,305]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.16 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.16 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.30 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53542912 bytes

[2021-10-09 16:34:33,434]mapper_test.py:160:[INFO]: area: 24156 level: 18
[2021-10-09 16:34:33,434]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:34:45,640]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	current map manager:
		current min nodes:67467
		current min depth:49
	current map manager:
		current min nodes:67467
		current min depth:49
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :34848
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :34848
score:100
	Report mapping result:
		klut_size()     :37664
		klut.num_gates():34856
		max delay       :18
		max area        :34848
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8240
		LUT fanins:3	 numbers :10455
		LUT fanins:4	 numbers :16160
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 121638912 bytes

[2021-10-09 16:34:45,641]mapper_test.py:224:[INFO]: area: 34856 level: 18
[2021-10-09 16:51:34,628]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-10-09 16:51:34,629]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:51:34,629]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:51:36,604]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.18 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.18 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.16 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.38 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53661696 bytes

[2021-10-09 16:51:36,730]mapper_test.py:160:[INFO]: area: 24156 level: 18
[2021-10-09 16:51:36,730]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:51:48,951]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	current map manager:
		current min nodes:67467
		current min depth:49
	current map manager:
		current min nodes:67467
		current min depth:49
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :34848
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :34848
score:100
	Report mapping result:
		klut_size()     :37664
		klut.num_gates():34856
		max delay       :18
		max area        :34848
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8240
		LUT fanins:3	 numbers :10455
		LUT fanins:4	 numbers :16160
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 121958400 bytes

[2021-10-09 16:51:48,952]mapper_test.py:224:[INFO]: area: 34856 level: 18
[2021-10-12 11:04:06,531]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-10-12 11:04:06,533]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:04:06,533]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:04:08,501]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.35 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53854208 bytes

[2021-10-12 11:04:08,634]mapper_test.py:160:[INFO]: area: 24156 level: 18
[2021-10-12 11:04:08,634]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:04:43,917]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	current map manager:
		current min nodes:67467
		current min depth:49
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :34848
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :47214
score:100
	Report mapping result:
		klut_size()     :37664
		klut.num_gates():34856
		max delay       :18
		max area        :34848
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8240
		LUT fanins:3	 numbers :10455
		LUT fanins:4	 numbers :16160
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 204394496 bytes

[2021-10-12 11:04:43,918]mapper_test.py:224:[INFO]: area: 34856 level: 18
[2021-10-12 11:20:35,781]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-10-12 11:20:35,781]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:20:35,781]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:20:37,727]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.35 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53854208 bytes

[2021-10-12 11:20:37,856]mapper_test.py:160:[INFO]: area: 24156 level: 18
[2021-10-12 11:20:37,857]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:20:58,990]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	current map manager:
		current min nodes:67467
		current min depth:49
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :34848
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :58032
score:100
	Report mapping result:
		klut_size()     :37664
		klut.num_gates():34856
		max delay       :18
		max area        :34848
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8240
		LUT fanins:3	 numbers :10455
		LUT fanins:4	 numbers :16160
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 148602880 bytes

[2021-10-12 11:20:58,991]mapper_test.py:224:[INFO]: area: 34856 level: 18
[2021-10-12 13:39:36,051]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-10-12 13:39:36,052]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:39:36,052]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:39:38,003]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.35 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53710848 bytes

[2021-10-12 13:39:38,114]mapper_test.py:160:[INFO]: area: 24156 level: 18
[2021-10-12 13:39:38,114]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:40:13,347]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	current map manager:
		current min nodes:67467
		current min depth:49
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :34848
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :47214
score:100
	Report mapping result:
		klut_size()     :37664
		klut.num_gates():34856
		max delay       :18
		max area        :34848
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8240
		LUT fanins:3	 numbers :10455
		LUT fanins:4	 numbers :16160
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 204365824 bytes

[2021-10-12 13:40:13,348]mapper_test.py:224:[INFO]: area: 34856 level: 18
[2021-10-12 15:10:13,637]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-10-12 15:10:13,637]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:10:13,638]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:10:15,585]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.35 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53698560 bytes

[2021-10-12 15:10:15,714]mapper_test.py:160:[INFO]: area: 24156 level: 18
[2021-10-12 15:10:15,714]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:10:51,251]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	current map manager:
		current min nodes:67467
		current min depth:49
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :34848
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :47214
score:100
	Report mapping result:
		klut_size()     :37664
		klut.num_gates():34856
		max delay       :18
		max area        :34848
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8240
		LUT fanins:3	 numbers :10455
		LUT fanins:4	 numbers :16160
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 204619776 bytes

[2021-10-12 15:10:51,252]mapper_test.py:224:[INFO]: area: 34856 level: 18
[2021-10-12 18:55:16,261]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-10-12 18:55:16,262]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:55:16,262]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:55:18,289]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.36 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53735424 bytes

[2021-10-12 18:55:18,416]mapper_test.py:160:[INFO]: area: 24156 level: 18
[2021-10-12 18:55:18,417]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:55:55,817]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	current map manager:
		current min nodes:67467
		current min depth:49
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :34848
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :47214
score:100
	Report mapping result:
		klut_size()     :37664
		klut.num_gates():34856
		max delay       :18
		max area        :34848
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8240
		LUT fanins:3	 numbers :10455
		LUT fanins:4	 numbers :16160
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 170328064 bytes

[2021-10-12 18:55:55,818]mapper_test.py:224:[INFO]: area: 34856 level: 18
[2021-10-18 11:48:47,280]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-10-18 11:48:47,281]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:48:47,281]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:48:49,238]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.35 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53608448 bytes

[2021-10-18 11:48:49,368]mapper_test.py:160:[INFO]: area: 24156 level: 18
[2021-10-18 11:48:49,369]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:49:26,407]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	current map manager:
		current min nodes:67467
		current min depth:49
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :34848
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :47214
score:100
	Report mapping result:
		klut_size()     :37664
		klut.num_gates():34856
		max delay       :18
		max area        :34848
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8240
		LUT fanins:3	 numbers :10455
		LUT fanins:4	 numbers :16160
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 170291200 bytes

[2021-10-18 11:49:26,408]mapper_test.py:224:[INFO]: area: 34856 level: 18
[2021-10-18 12:04:45,787]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-10-18 12:04:45,788]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:45,788]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:47,756]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.36 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53825536 bytes

[2021-10-18 12:04:47,884]mapper_test.py:160:[INFO]: area: 24156 level: 18
[2021-10-18 12:04:47,885]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:52,744]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	current map manager:
		current min nodes:67467
		current min depth:49
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :34848
score:100
	Report mapping result:
		klut_size()     :37664
		klut.num_gates():34856
		max delay       :18
		max area        :34848
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8240
		LUT fanins:3	 numbers :10455
		LUT fanins:4	 numbers :16160
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 83087360 bytes

[2021-10-18 12:04:52,745]mapper_test.py:224:[INFO]: area: 34856 level: 18
[2021-10-19 14:12:41,557]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-10-19 14:12:41,559]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:41,559]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:43,503]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.34 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53874688 bytes

[2021-10-19 14:12:43,621]mapper_test.py:160:[INFO]: area: 24156 level: 18
[2021-10-19 14:12:43,621]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:48,468]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	current map manager:
		current min nodes:67467
		current min depth:49
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :34848
score:100
	Report mapping result:
		klut_size()     :37664
		klut.num_gates():34856
		max delay       :18
		max area        :34848
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8240
		LUT fanins:3	 numbers :10455
		LUT fanins:4	 numbers :16160
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 83222528 bytes

[2021-10-19 14:12:48,469]mapper_test.py:224:[INFO]: area: 34856 level: 18
[2021-10-22 13:35:41,895]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-10-22 13:35:41,895]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:35:41,895]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:35:43,834]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.34 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53719040 bytes

[2021-10-22 13:35:43,965]mapper_test.py:160:[INFO]: area: 24156 level: 18
[2021-10-22 13:35:43,965]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:36:06,325]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	current map manager:
		current min nodes:67467
		current min depth:49
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :34848
score:100
	Report mapping result:
		klut_size()     :37664
		klut.num_gates():34856
		max delay       :18
		max area        :34848
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8240
		LUT fanins:3	 numbers :10455
		LUT fanins:4	 numbers :16160
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 86073344 bytes

[2021-10-22 13:36:06,326]mapper_test.py:224:[INFO]: area: 34856 level: 18
[2021-10-22 13:56:34,818]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-10-22 13:56:34,818]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:56:34,818]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:56:36,757]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.34 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53727232 bytes

[2021-10-22 13:56:36,869]mapper_test.py:160:[INFO]: area: 24156 level: 18
[2021-10-22 13:56:36,869]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:56:59,192]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	current map manager:
		current min nodes:67467
		current min depth:49
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :34848
score:100
	Report mapping result:
		klut_size()     :37664
		klut.num_gates():34856
		max delay       :18
		max area        :34848
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8240
		LUT fanins:3	 numbers :10455
		LUT fanins:4	 numbers :16160
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 86085632 bytes

[2021-10-22 13:56:59,193]mapper_test.py:224:[INFO]: area: 34856 level: 18
[2021-10-22 14:03:02,829]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-10-22 14:03:02,829]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:03:02,829]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:03:04,818]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.34 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53682176 bytes

[2021-10-22 14:03:04,948]mapper_test.py:160:[INFO]: area: 24156 level: 18
[2021-10-22 14:03:04,948]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:03:09,808]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	current map manager:
		current min nodes:67467
		current min depth:49
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :34848
score:100
	Report mapping result:
		klut_size()     :37664
		klut.num_gates():34856
		max delay       :18
		max area        :34848
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8240
		LUT fanins:3	 numbers :10455
		LUT fanins:4	 numbers :16160
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 83103744 bytes

[2021-10-22 14:03:09,809]mapper_test.py:224:[INFO]: area: 34856 level: 18
[2021-10-22 14:06:23,917]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-10-22 14:06:23,917]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:23,918]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:25,855]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.34 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53559296 bytes

[2021-10-22 14:06:25,984]mapper_test.py:160:[INFO]: area: 24156 level: 18
[2021-10-22 14:06:25,984]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:30,791]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	current map manager:
		current min nodes:67467
		current min depth:49
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :34848
score:100
	Report mapping result:
		klut_size()     :37664
		klut.num_gates():34856
		max delay       :18
		max area        :34848
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8240
		LUT fanins:3	 numbers :10455
		LUT fanins:4	 numbers :16160
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 83169280 bytes

[2021-10-22 14:06:30,791]mapper_test.py:224:[INFO]: area: 34856 level: 18
[2021-10-23 13:38:08,425]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-10-23 13:38:08,425]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:38:08,425]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:38:10,386]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.36 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53653504 bytes

[2021-10-23 13:38:10,516]mapper_test.py:160:[INFO]: area: 24156 level: 18
[2021-10-23 13:38:10,516]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:38:46,391]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	current map manager:
		current min nodes:67467
		current min depth:49
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :49999
score:100
	Report mapping result:
		klut_size()     :52685
		klut.num_gates():49877
		max delay       :18
		max area        :49999
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :12945
		LUT fanins:3	 numbers :14081
		LUT fanins:4	 numbers :22850
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 170250240 bytes

[2021-10-23 13:38:46,392]mapper_test.py:224:[INFO]: area: 49877 level: 18
[2021-10-24 17:49:51,292]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-10-24 17:49:51,292]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:49:51,293]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:49:53,239]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.34 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53575680 bytes

[2021-10-24 17:49:53,369]mapper_test.py:160:[INFO]: area: 24156 level: 18
[2021-10-24 17:49:53,369]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:50:30,598]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	current map manager:
		current min nodes:67467
		current min depth:49
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :34848
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :49999
score:100
	Report mapping result:
		klut_size()     :37664
		klut.num_gates():34856
		max delay       :18
		max area        :34848
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8240
		LUT fanins:3	 numbers :10455
		LUT fanins:4	 numbers :16160
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 170385408 bytes

[2021-10-24 17:50:30,598]mapper_test.py:224:[INFO]: area: 34856 level: 18
[2021-10-24 18:10:16,908]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-10-24 18:10:16,908]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:10:16,909]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:10:18,846]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.34 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53698560 bytes

[2021-10-24 18:10:18,977]mapper_test.py:160:[INFO]: area: 24156 level: 18
[2021-10-24 18:10:18,977]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:10:55,708]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	current map manager:
		current min nodes:67467
		current min depth:49
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
	current map manager:
		current min nodes:67467
		current min depth:42
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :34848
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :47214
score:100
	Report mapping result:
		klut_size()     :37664
		klut.num_gates():34856
		max delay       :18
		max area        :34848
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8240
		LUT fanins:3	 numbers :10455
		LUT fanins:4	 numbers :16160
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 170414080 bytes

[2021-10-24 18:10:55,709]mapper_test.py:224:[INFO]: area: 34856 level: 18
[2021-10-26 10:26:18,232]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-10-26 10:26:18,232]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:26:18,233]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:26:20,201]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.34 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53555200 bytes

[2021-10-26 10:26:20,334]mapper_test.py:160:[INFO]: area: 24156 level: 18
[2021-10-26 10:26:20,335]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:26:25,283]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	current map manager:
		current min nodes:67467
		current min depth:49
	Report mapping result:
		klut_size()     :36271
		klut.num_gates():33463
		max delay       :18
		max area        :34848
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :698
		LUT fanins:3	 numbers :13017
		LUT fanins:4	 numbers :19747
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 83099648 bytes

[2021-10-26 10:26:25,284]mapper_test.py:224:[INFO]: area: 33463 level: 18
[2021-10-26 11:08:18,071]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-10-26 11:08:18,072]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:08:18,072]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:08:20,006]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.34 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53608448 bytes

[2021-10-26 11:08:20,127]mapper_test.py:160:[INFO]: area: 24156 level: 18
[2021-10-26 11:08:20,127]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:08:59,560]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	Report mapping result:
		klut_size()     :47332
		klut.num_gates():44524
		max delay       :16
		max area        :47214
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1982
		LUT fanins:3	 numbers :18241
		LUT fanins:4	 numbers :24300
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 170094592 bytes

[2021-10-26 11:08:59,561]mapper_test.py:224:[INFO]: area: 44524 level: 16
[2021-10-26 11:28:50,080]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-10-26 11:28:50,081]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:28:50,081]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:28:52,212]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.18 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.18 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.19 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.16 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.28 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.28 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.43 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53506048 bytes

[2021-10-26 11:28:52,338]mapper_test.py:160:[INFO]: area: 24156 level: 18
[2021-10-26 11:28:52,338]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:29:28,437]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	Report mapping result:
		klut_size()     :49098
		klut.num_gates():46290
		max delay       :18
		max area        :49999
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2075
		LUT fanins:3	 numbers :18577
		LUT fanins:4	 numbers :25637
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 170065920 bytes

[2021-10-26 11:29:28,437]mapper_test.py:224:[INFO]: area: 46290 level: 18
[2021-10-26 12:26:53,136]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-10-26 12:26:53,137]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:26:53,137]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:26:55,080]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.34 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53886976 bytes

[2021-10-26 12:26:55,208]mapper_test.py:160:[INFO]: area: 24156 level: 18
[2021-10-26 12:26:55,208]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:27:30,582]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	Report mapping result:
		klut_size()     :37664
		klut.num_gates():34856
		max delay       :18
		max area        :34848
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8240
		LUT fanins:3	 numbers :10455
		LUT fanins:4	 numbers :16160
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 170221568 bytes

[2021-10-26 12:27:30,583]mapper_test.py:224:[INFO]: area: 34856 level: 18
[2021-10-26 14:13:43,574]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-10-26 14:13:43,574]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:43,575]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:45,530]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.35 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53641216 bytes

[2021-10-26 14:13:45,660]mapper_test.py:160:[INFO]: area: 24156 level: 18
[2021-10-26 14:13:45,661]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:49,787]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	Report mapping result:
		klut_size()     :36271
		klut.num_gates():33463
		max delay       :18
		max area        :34848
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :698
		LUT fanins:3	 numbers :13017
		LUT fanins:4	 numbers :19747
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 83402752 bytes

[2021-10-26 14:13:49,788]mapper_test.py:224:[INFO]: area: 33463 level: 18
[2021-10-29 16:10:48,667]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-10-29 16:10:48,668]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:48,668]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:50,626]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.35 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53731328 bytes

[2021-10-29 16:10:50,741]mapper_test.py:160:[INFO]: area: 24156 level: 18
[2021-10-29 16:10:50,741]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:55,023]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	Report mapping result:
		klut_size()     :48999
		klut.num_gates():46191
		max delay       :19
		max area        :46139
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1193
		LUT fanins:3	 numbers :19717
		LUT fanins:4	 numbers :25280
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
Peak memory: 84705280 bytes

[2021-10-29 16:10:55,023]mapper_test.py:224:[INFO]: area: 46191 level: 19
[2021-11-03 09:52:52,195]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-11-03 09:52:52,196]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:52,196]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:54,179]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.18 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.16 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.38 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53510144 bytes

[2021-11-03 09:52:54,308]mapper_test.py:160:[INFO]: area: 24156 level: 18
[2021-11-03 09:52:54,308]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:53:02,636]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	Report mapping result:
		klut_size()     :48999
		klut.num_gates():46191
		max delay       :18
		max area        :34848
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1193
		LUT fanins:3	 numbers :19717
		LUT fanins:4	 numbers :25280
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig_output.v
	Peak memory: 96374784 bytes

[2021-11-03 09:53:02,636]mapper_test.py:226:[INFO]: area: 46191 level: 18
[2021-11-03 10:05:03,826]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-11-03 10:05:03,827]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:05:03,827]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:05:05,812]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.18 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.16 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.37 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53739520 bytes

[2021-11-03 10:05:05,940]mapper_test.py:160:[INFO]: area: 24156 level: 18
[2021-11-03 10:05:05,940]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:05:14,863]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	Report mapping result:
		klut_size()     :51527
		klut.num_gates():48719
		max delay       :18
		max area        :34845
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1243
		LUT fanins:3	 numbers :16713
		LUT fanins:4	 numbers :30762
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig_output.v
	Peak memory: 96956416 bytes

[2021-11-03 10:05:14,864]mapper_test.py:226:[INFO]: area: 48719 level: 18
[2021-11-03 13:45:03,853]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-11-03 13:45:03,854]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:45:03,855]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:45:05,886]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.18 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.16 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.37 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53690368 bytes

[2021-11-03 13:45:06,017]mapper_test.py:160:[INFO]: area: 24156 level: 18
[2021-11-03 13:45:06,017]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:45:14,888]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	Report mapping result:
		klut_size()     :51527
		klut.num_gates():48719
		max delay       :18
		max area        :34845
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1243
		LUT fanins:3	 numbers :16713
		LUT fanins:4	 numbers :30762
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig_output.v
	Peak memory: 96878592 bytes

[2021-11-03 13:45:14,889]mapper_test.py:226:[INFO]: area: 48719 level: 18
[2021-11-03 13:51:19,151]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-11-03 13:51:19,151]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:51:19,151]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:51:21,188]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.18 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.16 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.37 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53690368 bytes

[2021-11-03 13:51:21,324]mapper_test.py:160:[INFO]: area: 24156 level: 18
[2021-11-03 13:51:21,324]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:51:30,223]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	Report mapping result:
		klut_size()     :51527
		klut.num_gates():48719
		max delay       :18
		max area        :34845
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1243
		LUT fanins:3	 numbers :16713
		LUT fanins:4	 numbers :30762
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig_output.v
	Peak memory: 97062912 bytes

[2021-11-03 13:51:30,224]mapper_test.py:226:[INFO]: area: 48719 level: 18
[2021-11-04 15:58:18,360]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-11-04 15:58:18,361]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:58:18,361]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:58:20,374]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.18 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.16 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.38 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53706752 bytes

[2021-11-04 15:58:20,489]mapper_test.py:160:[INFO]: area: 24156 level: 18
[2021-11-04 15:58:20,489]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:58:29,602]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
	Report mapping result:
		klut_size()     :36995
		klut.num_gates():34187
		max delay       :18
		max area        :34845
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :782
		LUT fanins:3	 numbers :10802
		LUT fanins:4	 numbers :22602
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig_output.v
	Peak memory: 93179904 bytes

[2021-11-04 15:58:29,603]mapper_test.py:226:[INFO]: area: 34187 level: 18
[2021-11-16 12:28:55,425]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-11-16 12:28:55,427]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:55,427]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:57,391]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.35 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53751808 bytes

[2021-11-16 12:28:57,520]mapper_test.py:160:[INFO]: area: 24156 level: 18
[2021-11-16 12:28:57,521]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:29:02,113]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
Mapping time: 1.56983 secs
	Report mapping result:
		klut_size()     :36995
		klut.num_gates():34187
		max delay       :18
		max area        :34845
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :782
		LUT fanins:3	 numbers :10802
		LUT fanins:4	 numbers :22602
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
	Peak memory: 83439616 bytes

[2021-11-16 12:29:02,114]mapper_test.py:228:[INFO]: area: 34187 level: 18
[2021-11-16 14:17:53,089]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-11-16 14:17:53,090]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:53,090]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:55,019]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.34 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53653504 bytes

[2021-11-16 14:17:55,149]mapper_test.py:160:[INFO]: area: 24156 level: 18
[2021-11-16 14:17:55,149]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:59,686]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
Mapping time: 1.54983 secs
	Report mapping result:
		klut_size()     :36995
		klut.num_gates():34187
		max delay       :18
		max area        :34845
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :782
		LUT fanins:3	 numbers :10802
		LUT fanins:4	 numbers :22602
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
	Peak memory: 83341312 bytes

[2021-11-16 14:17:59,687]mapper_test.py:228:[INFO]: area: 34187 level: 18
[2021-11-16 14:24:14,900]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-11-16 14:24:14,901]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:24:14,901]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:24:16,836]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.34 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53587968 bytes

[2021-11-16 14:24:16,964]mapper_test.py:160:[INFO]: area: 24156 level: 18
[2021-11-16 14:24:16,965]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:24:21,509]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
Mapping time: 1.55126 secs
	Report mapping result:
		klut_size()     :36995
		klut.num_gates():34187
		max delay       :18
		max area        :34845
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :782
		LUT fanins:3	 numbers :10802
		LUT fanins:4	 numbers :22602
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
	Peak memory: 83308544 bytes

[2021-11-16 14:24:21,510]mapper_test.py:228:[INFO]: area: 34187 level: 18
[2021-11-17 16:36:52,355]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-11-17 16:36:52,356]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:52,357]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:54,321]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.36 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53620736 bytes

[2021-11-17 16:36:54,449]mapper_test.py:160:[INFO]: area: 24156 level: 18
[2021-11-17 16:36:54,449]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:59,018]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
Mapping time: 1.56749 secs
	Report mapping result:
		klut_size()     :37661
		klut.num_gates():34853
		max delay       :18
		max area        :34845
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8242
		LUT fanins:3	 numbers :10450
		LUT fanins:4	 numbers :16160
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
	Peak memory: 86069248 bytes

[2021-11-17 16:36:59,018]mapper_test.py:228:[INFO]: area: 34853 level: 18
[2021-11-18 10:19:32,280]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-11-18 10:19:32,281]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:32,281]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:34,251]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.36 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53579776 bytes

[2021-11-18 10:19:34,380]mapper_test.py:160:[INFO]: area: 24156 level: 18
[2021-11-18 10:19:34,380]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:40,171]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
Mapping time: 2.73983 secs
	Report mapping result:
		klut_size()     :37661
		klut.num_gates():34853
		max delay       :18
		max area        :34853
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8242
		LUT fanins:3	 numbers :10450
		LUT fanins:4	 numbers :16160
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
	Peak memory: 98996224 bytes

[2021-11-18 10:19:40,171]mapper_test.py:228:[INFO]: area: 34853 level: 18
[2021-11-23 16:12:22,812]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-11-23 16:12:22,814]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:12:22,814]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:12:24,775]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.18 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.16 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.36 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53862400 bytes

[2021-11-23 16:12:24,906]mapper_test.py:160:[INFO]: area: 24156 level: 18
[2021-11-23 16:12:24,907]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:12:30,681]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
Mapping time: 2.73711 secs
	Report mapping result:
		klut_size()     :37661
		klut.num_gates():34853
		max delay       :18
		max area        :34853
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8242
		LUT fanins:3	 numbers :10450
		LUT fanins:4	 numbers :16160
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
	Peak memory: 98828288 bytes

[2021-11-23 16:12:30,682]mapper_test.py:228:[INFO]: area: 34853 level: 18
[2021-11-23 16:43:21,526]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-11-23 16:43:21,527]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:43:21,527]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:43:23,515]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.36 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53710848 bytes

[2021-11-23 16:43:23,645]mapper_test.py:160:[INFO]: area: 24156 level: 18
[2021-11-23 16:43:23,646]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:43:29,601]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
Mapping time: 2.85846 secs
	Report mapping result:
		klut_size()     :37661
		klut.num_gates():34853
		max delay       :18
		max area        :34853
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8242
		LUT fanins:3	 numbers :10450
		LUT fanins:4	 numbers :16160
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
	Peak memory: 97878016 bytes

[2021-11-23 16:43:29,601]mapper_test.py:228:[INFO]: area: 34853 level: 18
[2021-11-24 11:39:27,760]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-11-24 11:39:27,760]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:27,761]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:29,717]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.36 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53669888 bytes

[2021-11-24 11:39:29,844]mapper_test.py:160:[INFO]: area: 24156 level: 18
[2021-11-24 11:39:29,844]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:32,897]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
Mapping time: 0.068421 secs
	Report mapping result:
		klut_size()     :37661
		klut.num_gates():34853
		max delay       :18
		max area        :34845
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8242
		LUT fanins:3	 numbers :10450
		LUT fanins:4	 numbers :16160
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
	Peak memory: 83533824 bytes

[2021-11-24 11:39:32,898]mapper_test.py:228:[INFO]: area: 34853 level: 18
[2021-11-24 12:02:41,467]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-11-24 12:02:41,467]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:41,467]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:43,429]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.16 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.36 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53837824 bytes

[2021-11-24 12:02:43,542]mapper_test.py:160:[INFO]: area: 24156 level: 18
[2021-11-24 12:02:43,542]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:46,638]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
Mapping time: 0.06884 secs
	Report mapping result:
		klut_size()     :37661
		klut.num_gates():34853
		max delay       :18
		max area        :34845
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8242
		LUT fanins:3	 numbers :10450
		LUT fanins:4	 numbers :16160
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
	Peak memory: 83652608 bytes

[2021-11-24 12:02:46,638]mapper_test.py:228:[INFO]: area: 34853 level: 18
[2021-11-24 12:06:32,022]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-11-24 12:06:32,022]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:32,022]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:33,990]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.18 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.37 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53682176 bytes

[2021-11-24 12:06:34,119]mapper_test.py:160:[INFO]: area: 24156 level: 18
[2021-11-24 12:06:34,120]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:38,716]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
Mapping time: 1.56398 secs
	Report mapping result:
		klut_size()     :37661
		klut.num_gates():34853
		max delay       :18
		max area        :34845
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8242
		LUT fanins:3	 numbers :10450
		LUT fanins:4	 numbers :16160
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
	Peak memory: 86085632 bytes

[2021-11-24 12:06:38,717]mapper_test.py:228:[INFO]: area: 34853 level: 18
[2021-11-24 12:12:04,429]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-11-24 12:12:04,429]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:12:04,429]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:12:06,523]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.18 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.18 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.17 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.28 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.28 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.43 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53936128 bytes

[2021-11-24 12:12:06,653]mapper_test.py:160:[INFO]: area: 24156 level: 18
[2021-11-24 12:12:06,654]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:12:10,095]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
[i] total time =  0.53 secs
Mapping time: 0.53273 secs
	Report mapping result:
		klut_size()     :26502
		klut.num_gates():23694
		max delay       :34
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2136
		LUT fanins:3	 numbers :4359
		LUT fanins:4	 numbers :17198
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
	Peak memory: 229441536 bytes

[2021-11-24 12:12:10,096]mapper_test.py:228:[INFO]: area: 23694 level: 34
[2021-11-24 12:58:30,114]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-11-24 12:58:30,115]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:30,115]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:32,070]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.34 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53587968 bytes

[2021-11-24 12:58:32,201]mapper_test.py:160:[INFO]: area: 24156 level: 18
[2021-11-24 12:58:32,201]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:36,746]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
Mapping time: 1.55397 secs
	Report mapping result:
		klut_size()     :37661
		klut.num_gates():34853
		max delay       :18
		max area        :34845
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8242
		LUT fanins:3	 numbers :10450
		LUT fanins:4	 numbers :16160
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
	Peak memory: 86151168 bytes

[2021-11-24 12:58:36,747]mapper_test.py:228:[INFO]: area: 34853 level: 18
[2021-11-24 13:15:17,849]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-11-24 13:15:17,849]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:15:17,849]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:15:19,807]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.35 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53821440 bytes

[2021-11-24 13:15:19,937]mapper_test.py:160:[INFO]: area: 24156 level: 18
[2021-11-24 13:15:19,937]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:15:58,070]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
Mapping time: 1.59272 secs
Mapping time: 2.11568 secs
	Report mapping result:
		klut_size()     :49745
		klut.num_gates():46937
		max delay       :16
		max area        :47007
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :11142
		LUT fanins:3	 numbers :13386
		LUT fanins:4	 numbers :22408
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
	Peak memory: 169897984 bytes

[2021-11-24 13:15:58,071]mapper_test.py:228:[INFO]: area: 46937 level: 16
[2021-11-24 13:37:58,851]mapper_test.py:79:[INFO]: run case "b18_1_comb"
[2021-11-24 13:37:58,852]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:37:58,852]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:38:00,813]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   64660.  Ch =     0.  Total mem =    9.64 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34458.0.  Edge =   110972.  Cut =   459187.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27620.0.  Edge =   101215.  Cut =   435658.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25199.0.  Edge =    89763.  Cut =   446560.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25029.0.  Edge =    89435.  Cut =   446560.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24438.0.  Edge =    88374.  Cut =   398635.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24364.0.  Edge =    88239.  Cut =   398635.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24186.0.  Edge =    84355.  Cut =   399856.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24167.0.  Edge =    84327.  Cut =   399856.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24154.0.  Edge =    84279.  Cut =   397948.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24152.0.  Edge =    84277.  Cut =   397948.  T =     0.04 sec
Total time =     1.35 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4680     19.37 %
Or           =        0      0.00 %
Other        =    19472     80.60 %
TOTAL        =    24158    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   52.     2.0 %
Level =    2.  COs =   82.     5.0 %
Level =    3.  COs =   28.     6.0 %
Level =    4.  COs =   42.     7.5 %
Level =    5.  COs =   27.     8.5 %
Level =    6.  COs =   39.     9.9 %
Level =    7.  COs =  148.    15.3 %
Level =    8.  COs =  210.    23.0 %
Level =    9.  COs =  266.    32.7 %
Level =   10.  COs =   49.    34.5 %
Level =   11.  COs =   77.    37.3 %
Level =   12.  COs =  183.    44.0 %
Level =   13.  COs =  247.    53.0 %
Level =   14.  COs =  202.    60.3 %
Level =   15.  COs =  170.    66.5 %
Level =   16.  COs =  146.    71.9 %
Level =   17.  COs =  354.    84.8 %
Level =   18.  COs =  417.   100.0 %
Peak memory: 53559296 bytes

[2021-11-24 13:38:00,939]mapper_test.py:160:[INFO]: area: 24156 level: 18
[2021-11-24 13:38:00,939]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:38:35,306]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.opt.aig
Mapping time: 0.069603 secs
Mapping time: 0.09234 secs
	Report mapping result:
		klut_size()     :49745
		klut.num_gates():46937
		max delay       :16
		max area        :47007
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :11142
		LUT fanins:3	 numbers :13386
		LUT fanins:4	 numbers :22408
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_1_comb/b18_1_comb.ifpga.v
	Peak memory: 169914368 bytes

[2021-11-24 13:38:35,307]mapper_test.py:228:[INFO]: area: 46937 level: 16
