--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11469 paths analyzed, 955 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.232ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_7 (SLICE_X75Y61.A4), 133 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.454ns (Levels of Logic = 6)
  Clock Path Skew:      -0.127ns (0.551 - 0.678)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y10.DOADO30 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X77Y56.D6      net (fanout=1)        0.561   RAMB<30>
    SLICE_X77Y56.D       Tilo                  0.043   U1/MEM_WB/readdata_out<30>
                                                       U4/Mmux_Cpu_data4bus241
    SLICE_X77Y60.C5      net (fanout=1)        0.337   Data_in<30>
    SLICE_X77Y60.CMUX    Tilo                  0.244   ROMD<30>
                                                       U5/MUX1_DispData/Mmux_o_323
                                                       U5/MUX1_DispData/Mmux_o_2_f7_22
    SLICE_X76Y60.A3      net (fanout=13)       0.298   Disp_num<30>
    SLICE_X76Y60.A       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_26
                                                       U6/SM1/HTS0/MSEG/XLXI_8
    SLICE_X77Y61.B3      net (fanout=1)        0.621   U6/SM1/HTS0/MSEG/XLXN_28
    SLICE_X77Y61.B       Tilo                  0.043   U5/disp_data<31>
                                                       U6/SM1/HTS0/MSEG/XLXI_47
    SLICE_X75Y61.B6      net (fanout=1)        0.180   U6/XLXN_390<7>
    SLICE_X75Y61.B       Tilo                  0.043   U6/M2/buffer<6>
                                                       U6/M2/mux12511
    SLICE_X75Y61.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<7>
    SLICE_X75Y61.CLK     Tas                   0.009   U6/M2/buffer<6>
                                                       U6/M2/buffer_7_rstpot
                                                       U6/M2/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      4.454ns (2.225ns logic, 2.229ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.437ns (Levels of Logic = 6)
  Clock Path Skew:      -0.127ns (0.551 - 0.678)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y10.DOADO31 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X77Y54.D6      net (fanout=1)        0.453   RAMB<31>
    SLICE_X77Y54.D       Tilo                  0.043   U1/MEM_WB/readdata_out<31>
                                                       U4/Mmux_Cpu_data4bus251
    SLICE_X76Y62.C6      net (fanout=1)        0.410   Data_in<31>
    SLICE_X76Y62.CMUX    Tilo                  0.239   ROMD<31>
                                                       U5/MUX1_DispData/Mmux_o_324
                                                       U5/MUX1_DispData/Mmux_o_2_f7_23
    SLICE_X76Y60.A6      net (fanout=13)       0.321   Disp_num<31>
    SLICE_X76Y60.A       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_26
                                                       U6/SM1/HTS0/MSEG/XLXI_8
    SLICE_X77Y61.B3      net (fanout=1)        0.621   U6/SM1/HTS0/MSEG/XLXN_28
    SLICE_X77Y61.B       Tilo                  0.043   U5/disp_data<31>
                                                       U6/SM1/HTS0/MSEG/XLXI_47
    SLICE_X75Y61.B6      net (fanout=1)        0.180   U6/XLXN_390<7>
    SLICE_X75Y61.B       Tilo                  0.043   U6/M2/buffer<6>
                                                       U6/M2/mux12511
    SLICE_X75Y61.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<7>
    SLICE_X75Y61.CLK     Tas                   0.009   U6/M2/buffer<6>
                                                       U6/M2/buffer_7_rstpot
                                                       U6/M2/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      4.437ns (2.220ns logic, 2.217ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.267ns (Levels of Logic = 6)
  Clock Path Skew:      -0.127ns (0.551 - 0.678)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y10.DOADO30 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X77Y56.D6      net (fanout=1)        0.561   RAMB<30>
    SLICE_X77Y56.D       Tilo                  0.043   U1/MEM_WB/readdata_out<30>
                                                       U4/Mmux_Cpu_data4bus241
    SLICE_X77Y60.C5      net (fanout=1)        0.337   Data_in<30>
    SLICE_X77Y60.CMUX    Tilo                  0.244   ROMD<30>
                                                       U5/MUX1_DispData/Mmux_o_323
                                                       U5/MUX1_DispData/Mmux_o_2_f7_22
    SLICE_X76Y61.A5      net (fanout=13)       0.290   Disp_num<30>
    SLICE_X76Y61.A       Tilo                  0.043   U6/M2/buffer<2>
                                                       U6/SM1/HTS0/MSEG/XLXI_7
    SLICE_X77Y61.B4      net (fanout=2)        0.442   U6/SM1/HTS0/MSEG/XLXN_27
    SLICE_X77Y61.B       Tilo                  0.043   U5/disp_data<31>
                                                       U6/SM1/HTS0/MSEG/XLXI_47
    SLICE_X75Y61.B6      net (fanout=1)        0.180   U6/XLXN_390<7>
    SLICE_X75Y61.B       Tilo                  0.043   U6/M2/buffer<6>
                                                       U6/M2/mux12511
    SLICE_X75Y61.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<7>
    SLICE_X75Y61.CLK     Tas                   0.009   U6/M2/buffer<6>
                                                       U6/M2/buffer_7_rstpot
                                                       U6/M2/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      4.267ns (2.225ns logic, 2.042ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_5 (SLICE_X75Y62.A4), 68 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.440ns (Levels of Logic = 5)
  Clock Path Skew:      -0.127ns (0.551 - 0.678)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y10.DOADO30 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X77Y56.D6      net (fanout=1)        0.561   RAMB<30>
    SLICE_X77Y56.D       Tilo                  0.043   U1/MEM_WB/readdata_out<30>
                                                       U4/Mmux_Cpu_data4bus241
    SLICE_X77Y60.C5      net (fanout=1)        0.337   Data_in<30>
    SLICE_X77Y60.CMUX    Tilo                  0.244   ROMD<30>
                                                       U5/MUX1_DispData/Mmux_o_323
                                                       U5/MUX1_DispData/Mmux_o_2_f7_22
    SLICE_X76Y62.A1      net (fanout=13)       0.788   Disp_num<30>
    SLICE_X76Y62.A       Tilo                  0.043   ROMD<31>
                                                       U6/SM1/HTS0/MSEG/XLXI_49
    SLICE_X75Y62.B5      net (fanout=1)        0.340   U6/XLXN_390<5>
    SLICE_X75Y62.B       Tilo                  0.043   U6/M2/buffer<4>
                                                       U6/M2/mux11911
    SLICE_X75Y62.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<5>
    SLICE_X75Y62.CLK     Tas                   0.009   U6/M2/buffer<4>
                                                       U6/M2/buffer_5_rstpot
                                                       U6/M2/buffer_5
    -------------------------------------------------  ---------------------------
    Total                                      4.440ns (2.182ns logic, 2.258ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.315ns (Levels of Logic = 6)
  Clock Path Skew:      -0.127ns (0.551 - 0.678)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y10.DOADO30 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X77Y56.D6      net (fanout=1)        0.561   RAMB<30>
    SLICE_X77Y56.D       Tilo                  0.043   U1/MEM_WB/readdata_out<30>
                                                       U4/Mmux_Cpu_data4bus241
    SLICE_X77Y60.C5      net (fanout=1)        0.337   Data_in<30>
    SLICE_X77Y60.CMUX    Tilo                  0.244   ROMD<30>
                                                       U5/MUX1_DispData/Mmux_o_323
                                                       U5/MUX1_DispData/Mmux_o_2_f7_22
    SLICE_X76Y60.B3      net (fanout=13)       0.299   Disp_num<30>
    SLICE_X76Y60.B       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_26
                                                       U6/SM1/HTS0/MSEG/XLXI_20
    SLICE_X76Y62.A6      net (fanout=2)        0.321   U6/SM1/HTS0/MSEG/XLXN_74
    SLICE_X76Y62.A       Tilo                  0.043   ROMD<31>
                                                       U6/SM1/HTS0/MSEG/XLXI_49
    SLICE_X75Y62.B5      net (fanout=1)        0.340   U6/XLXN_390<5>
    SLICE_X75Y62.B       Tilo                  0.043   U6/M2/buffer<4>
                                                       U6/M2/mux11911
    SLICE_X75Y62.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<5>
    SLICE_X75Y62.CLK     Tas                   0.009   U6/M2/buffer<4>
                                                       U6/M2/buffer_5_rstpot
                                                       U6/M2/buffer_5
    -------------------------------------------------  ---------------------------
    Total                                      4.315ns (2.225ns logic, 2.090ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.295ns (Levels of Logic = 6)
  Clock Path Skew:      -0.127ns (0.551 - 0.678)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y10.DOADO31 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X77Y54.D6      net (fanout=1)        0.453   RAMB<31>
    SLICE_X77Y54.D       Tilo                  0.043   U1/MEM_WB/readdata_out<31>
                                                       U4/Mmux_Cpu_data4bus251
    SLICE_X76Y62.C6      net (fanout=1)        0.410   Data_in<31>
    SLICE_X76Y62.CMUX    Tilo                  0.239   ROMD<31>
                                                       U5/MUX1_DispData/Mmux_o_324
                                                       U5/MUX1_DispData/Mmux_o_2_f7_23
    SLICE_X76Y60.B6      net (fanout=13)       0.319   Disp_num<31>
    SLICE_X76Y60.B       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_26
                                                       U6/SM1/HTS0/MSEG/XLXI_20
    SLICE_X76Y62.A6      net (fanout=2)        0.321   U6/SM1/HTS0/MSEG/XLXN_74
    SLICE_X76Y62.A       Tilo                  0.043   ROMD<31>
                                                       U6/SM1/HTS0/MSEG/XLXI_49
    SLICE_X75Y62.B5      net (fanout=1)        0.340   U6/XLXN_390<5>
    SLICE_X75Y62.B       Tilo                  0.043   U6/M2/buffer<4>
                                                       U6/M2/mux11911
    SLICE_X75Y62.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<5>
    SLICE_X75Y62.CLK     Tas                   0.009   U6/M2/buffer<4>
                                                       U6/M2/buffer_5_rstpot
                                                       U6/M2/buffer_5
    -------------------------------------------------  ---------------------------
    Total                                      4.295ns (2.220ns logic, 2.075ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_31 (SLICE_X77Y49.A4), 145 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_31 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.476ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (1.164 - 1.190)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y10.DOADO18 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X77Y50.B6      net (fanout=1)        0.365   RAMB<18>
    SLICE_X77Y50.B       Tilo                  0.043   U1/MEM_WB/readdata_out<18>
                                                       U4/Mmux_Cpu_data4bus101
    SLICE_X77Y50.C6      net (fanout=1)        0.098   Data_in<18>
    SLICE_X77Y50.CMUX    Tilo                  0.244   U1/MEM_WB/readdata_out<18>
                                                       U5/MUX1_DispData/Mmux_o_39
                                                       U5/MUX1_DispData/Mmux_o_2_f7_8
    SLICE_X74Y50.C3      net (fanout=13)       0.532   Disp_num<18>
    SLICE_X74Y50.C       Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_28
                                                       U6/SM1/HTS3/MSEG/XLXI_8
    SLICE_X76Y50.D3      net (fanout=1)        0.672   U6/SM1/HTS3/MSEG/XLXN_28
    SLICE_X76Y50.D       Tilo                  0.043   U6/XLXN_390<31>
                                                       U6/SM1/HTS3/MSEG/XLXI_47
    SLICE_X77Y49.B5      net (fanout=1)        0.352   U6/XLXN_390<31>
    SLICE_X77Y49.B       Tilo                  0.043   U6/M2/buffer<32>
                                                       U6/M2/mux8811
    SLICE_X77Y49.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<31>
    SLICE_X77Y49.CLK     Tas                   0.009   U6/M2/buffer<32>
                                                       U6/M2/buffer_31_rstpot
                                                       U6/M2/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      4.476ns (2.225ns logic, 2.251ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_31 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.466ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (1.164 - 1.190)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y10.DOADO19 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X75Y53.D6      net (fanout=1)        0.371   RAMB<19>
    SLICE_X75Y53.D       Tilo                  0.043   U1/MEM_WB/readdata_out<19>
                                                       U4/Mmux_Cpu_data4bus111
    SLICE_X75Y51.C5      net (fanout=1)        0.242   Data_in<19>
    SLICE_X75Y51.CMUX    Tilo                  0.244   ROMD<19>
                                                       U5/MUX1_DispData/Mmux_o_310
                                                       U5/MUX1_DispData/Mmux_o_2_f7_9
    SLICE_X74Y50.C4      net (fanout=13)       0.372   Disp_num<19>
    SLICE_X74Y50.C       Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_28
                                                       U6/SM1/HTS3/MSEG/XLXI_8
    SLICE_X76Y50.D3      net (fanout=1)        0.672   U6/SM1/HTS3/MSEG/XLXN_28
    SLICE_X76Y50.D       Tilo                  0.043   U6/XLXN_390<31>
                                                       U6/SM1/HTS3/MSEG/XLXI_47
    SLICE_X77Y49.B5      net (fanout=1)        0.352   U6/XLXN_390<31>
    SLICE_X77Y49.B       Tilo                  0.043   U6/M2/buffer<32>
                                                       U6/M2/mux8811
    SLICE_X77Y49.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<31>
    SLICE_X77Y49.CLK     Tas                   0.009   U6/M2/buffer<32>
                                                       U6/M2/buffer_31_rstpot
                                                       U6/M2/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      4.466ns (2.225ns logic, 2.241ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_31 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.371ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (1.164 - 1.190)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y10.DOADO17 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X77Y50.A6      net (fanout=1)        0.458   RAMB<17>
    SLICE_X77Y50.A       Tilo                  0.043   U1/MEM_WB/readdata_out<18>
                                                       U4/Mmux_Cpu_data4bus91
    SLICE_X75Y50.C6      net (fanout=1)        0.182   Data_in<17>
    SLICE_X75Y50.CMUX    Tilo                  0.244   ROMD<17>
                                                       U5/MUX1_DispData/Mmux_o_38
                                                       U5/MUX1_DispData/Mmux_o_2_f7_7
    SLICE_X74Y50.C6      net (fanout=12)       0.250   Disp_num<17>
    SLICE_X74Y50.C       Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_28
                                                       U6/SM1/HTS3/MSEG/XLXI_8
    SLICE_X76Y50.D3      net (fanout=1)        0.672   U6/SM1/HTS3/MSEG/XLXN_28
    SLICE_X76Y50.D       Tilo                  0.043   U6/XLXN_390<31>
                                                       U6/SM1/HTS3/MSEG/XLXI_47
    SLICE_X77Y49.B5      net (fanout=1)        0.352   U6/XLXN_390<31>
    SLICE_X77Y49.B       Tilo                  0.043   U6/M2/buffer<32>
                                                       U6/M2/mux8811
    SLICE_X77Y49.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<31>
    SLICE_X77Y49.CLK     Tas                   0.009   U6/M2/buffer<32>
                                                       U6/M2/buffer_31_rstpot
                                                       U6/M2/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      4.371ns (2.225ns logic, 2.146ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U7/P2S_led/buffer_12 (SLICE_X73Y53.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.145ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U7/P2S_led/buffer_13 (FF)
  Destination:          U7/P2S_led/buffer_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.282ns (Levels of Logic = 1)
  Clock Path Skew:      0.137ns (0.679 - 0.542)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U7/P2S_led/buffer_13 to U7/P2S_led/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y49.BQ      Tcko                  0.118   U7/P2S_led/buffer<14>
                                                       U7/P2S_led/buffer_13
    SLICE_X73Y53.D6      net (fanout=1)        0.197   U7/P2S_led/buffer<13>
    SLICE_X73Y53.CLK     Tah         (-Th)     0.033   U7/P2S_led/buffer<12>
                                                       U7/P2S_led/mux1911
                                                       U7/P2S_led/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      0.282ns (0.085ns logic, 0.197ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Paths for end point U7/P2S_led/s_clk (SLICE_X40Y71.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.152ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U7/P2S_led/state_FSM_FFd1 (FF)
  Destination:          U7/P2S_led/s_clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.163ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U7/P2S_led/state_FSM_FFd1 to U7/P2S_led/s_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y71.AQ      Tcko                  0.100   U7/P2S_led/state_FSM_FFd2
                                                       U7/P2S_led/state_FSM_FFd1
    SLICE_X40Y71.A5      net (fanout=21)       0.122   U7/P2S_led/state_FSM_FFd1
    SLICE_X40Y71.CLK     Tah         (-Th)     0.059   led_clk_OBUF
                                                       U7/P2S_led/s_clk_rstpot
                                                       U7/P2S_led/s_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.163ns (0.041ns logic, 0.122ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_7 (SLICE_X75Y61.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.167ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_7 (FF)
  Destination:          U6/M2/buffer_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.167ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_7 to U6/M2/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y61.AQ      Tcko                  0.100   U6/M2/buffer<6>
                                                       U6/M2/buffer_7
    SLICE_X75Y61.A6      net (fanout=2)        0.099   U6/M2/buffer<7>
    SLICE_X75Y61.CLK     Tah         (-Th)     0.032   U6/M2/buffer<6>
                                                       U6/M2/buffer_7_rstpot
                                                       U6/M2/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      0.167ns (0.068ns logic, 0.099ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y10.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X4Y10.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X4Y10.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    5.689|    4.616|    2.382|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 11469 paths, 0 nets, and 2435 connections

Design statistics:
   Minimum period:   9.232ns{1}   (Maximum frequency: 108.319MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jul 02 09:59:35 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5118 MB



