{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 11 23:32:29 2019 " "Info: Processing started: Sat May 11 23:32:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CourseWork -c CourseWork " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CourseWork -c CourseWork" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "CourseWork EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design CourseWork" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoryBlock:inst1\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_g3b1:auto_generated\|ram_block1a26 " "Info: Atom \"MemoryBlock:inst1\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_g3b1:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoryBlock:inst1\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_g3b1:auto_generated\|ram_block1a25 " "Info: Atom \"MemoryBlock:inst1\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_g3b1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoryBlock:inst1\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_g3b1:auto_generated\|ram_block1a24 " "Info: Atom \"MemoryBlock:inst1\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_g3b1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoryBlock:inst1\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_g3b1:auto_generated\|ram_block1a23 " "Info: Atom \"MemoryBlock:inst1\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_g3b1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoryBlock:inst1\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_g3b1:auto_generated\|ram_block1a22 " "Info: Atom \"MemoryBlock:inst1\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_g3b1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoryBlock:inst1\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_g3b1:auto_generated\|ram_block1a21 " "Info: Atom \"MemoryBlock:inst1\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_g3b1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoryBlock:inst1\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_g3b1:auto_generated\|ram_block1a20 " "Info: Atom \"MemoryBlock:inst1\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_g3b1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoryBlock:inst1\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_g3b1:auto_generated\|ram_block1a19 " "Info: Atom \"MemoryBlock:inst1\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_g3b1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "MemoryBlock:inst1\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_g3b1:auto_generated\|ram_block1a18 " "Info: Atom \"MemoryBlock:inst1\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_g3b1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 3000 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "63 63 " "Critical Warning: No exact pin location assignment(s) for 63 pins of 63 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPUData\[8\] " "Info: Pin CPUData\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { CPUData[8] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 136 728 904 152 "CPUData\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPUData[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 601 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPUData\[7\] " "Info: Pin CPUData\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { CPUData[7] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 136 728 904 152 "CPUData\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPUData[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 602 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPUData\[6\] " "Info: Pin CPUData\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { CPUData[6] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 136 728 904 152 "CPUData\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPUData[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 603 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPUData\[5\] " "Info: Pin CPUData\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { CPUData[5] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 136 728 904 152 "CPUData\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPUData[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 604 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPUData\[4\] " "Info: Pin CPUData\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { CPUData[4] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 136 728 904 152 "CPUData\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPUData[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 605 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPUData\[3\] " "Info: Pin CPUData\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { CPUData[3] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 136 728 904 152 "CPUData\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPUData[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 606 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPUData\[2\] " "Info: Pin CPUData\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { CPUData[2] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 136 728 904 152 "CPUData\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPUData[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 607 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPUData\[1\] " "Info: Pin CPUData\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { CPUData[1] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 136 728 904 152 "CPUData\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPUData[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 608 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPUData\[0\] " "Info: Pin CPUData\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { CPUData[0] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 136 728 904 152 "CPUData\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPUData[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 609 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[8\] " "Info: Pin Data\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Data[8] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 152 952 1128 168 "Data\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 610 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[7\] " "Info: Pin Data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Data[7] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 152 952 1128 168 "Data\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 611 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[6\] " "Info: Pin Data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Data[6] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 152 952 1128 168 "Data\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 612 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[5\] " "Info: Pin Data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Data[5] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 152 952 1128 168 "Data\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 613 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[4\] " "Info: Pin Data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Data[4] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 152 952 1128 168 "Data\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 614 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[3\] " "Info: Pin Data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Data[3] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 152 952 1128 168 "Data\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 615 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[2\] " "Info: Pin Data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Data[2] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 152 952 1128 168 "Data\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 616 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[1\] " "Info: Pin Data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Data[1] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 152 952 1128 168 "Data\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 617 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data\[0\] " "Info: Pin Data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Data[0] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 152 952 1128 168 "Data\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 618 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemoryAddress\[13\] " "Info: Pin MemoryAddress\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { MemoryAddress[13] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 296 728 935 312 "MemoryAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryAddress[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 619 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemoryAddress\[12\] " "Info: Pin MemoryAddress\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { MemoryAddress[12] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 296 728 935 312 "MemoryAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryAddress[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 620 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemoryAddress\[11\] " "Info: Pin MemoryAddress\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { MemoryAddress[11] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 296 728 935 312 "MemoryAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryAddress[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 621 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemoryAddress\[10\] " "Info: Pin MemoryAddress\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { MemoryAddress[10] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 296 728 935 312 "MemoryAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryAddress[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 622 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemoryAddress\[9\] " "Info: Pin MemoryAddress\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { MemoryAddress[9] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 296 728 935 312 "MemoryAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryAddress[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 623 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemoryAddress\[8\] " "Info: Pin MemoryAddress\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { MemoryAddress[8] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 296 728 935 312 "MemoryAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryAddress[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 624 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemoryAddress\[7\] " "Info: Pin MemoryAddress\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { MemoryAddress[7] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 296 728 935 312 "MemoryAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryAddress[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 625 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemoryAddress\[6\] " "Info: Pin MemoryAddress\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { MemoryAddress[6] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 296 728 935 312 "MemoryAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryAddress[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 626 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemoryAddress\[5\] " "Info: Pin MemoryAddress\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { MemoryAddress[5] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 296 728 935 312 "MemoryAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryAddress[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 627 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemoryAddress\[4\] " "Info: Pin MemoryAddress\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { MemoryAddress[4] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 296 728 935 312 "MemoryAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryAddress[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 628 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemoryAddress\[3\] " "Info: Pin MemoryAddress\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { MemoryAddress[3] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 296 728 935 312 "MemoryAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryAddress[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 629 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemoryAddress\[2\] " "Info: Pin MemoryAddress\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { MemoryAddress[2] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 296 728 935 312 "MemoryAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryAddress[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 630 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemoryAddress\[1\] " "Info: Pin MemoryAddress\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { MemoryAddress[1] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 296 728 935 312 "MemoryAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryAddress[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 631 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemoryAddress\[0\] " "Info: Pin MemoryAddress\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { MemoryAddress[0] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 296 728 935 312 "MemoryAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryAddress[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 632 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteResultCPU " "Info: Pin WriteResultCPU not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { WriteResultCPU } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 168 728 904 184 "WriteResultCPU" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteResultCPU } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 633 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hit " "Info: Pin Hit not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Hit } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 280 728 904 296 "Hit" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hit } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 637 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control\[2\] " "Info: Pin Control\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Control[2] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 312 728 904 328 "Control\[2..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 598 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control\[1\] " "Info: Pin Control\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Control[1] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 312 728 904 328 "Control\[2..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 599 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control\[0\] " "Info: Pin Control\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Control[0] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 312 728 904 328 "Control\[2..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 600 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read " "Info: Pin Read not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Read } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 176 168 336 192 "Read" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Read } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 635 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clock " "Info: Pin Clock not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Clock } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 160 168 336 176 "Clock" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 634 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataFromCPU\[8\] " "Info: Pin DataFromCPU\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { DataFromCPU[8] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 224 152 336 240 "DataFromCPU\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataFromCPU[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 589 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataFromCPU\[7\] " "Info: Pin DataFromCPU\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { DataFromCPU[7] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 224 152 336 240 "DataFromCPU\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataFromCPU[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 590 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataFromCPU\[6\] " "Info: Pin DataFromCPU\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { DataFromCPU[6] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 224 152 336 240 "DataFromCPU\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataFromCPU[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 591 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataFromCPU\[5\] " "Info: Pin DataFromCPU\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { DataFromCPU[5] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 224 152 336 240 "DataFromCPU\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataFromCPU[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 592 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataFromCPU\[4\] " "Info: Pin DataFromCPU\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { DataFromCPU[4] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 224 152 336 240 "DataFromCPU\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataFromCPU[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 593 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataFromCPU\[3\] " "Info: Pin DataFromCPU\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { DataFromCPU[3] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 224 152 336 240 "DataFromCPU\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataFromCPU[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 594 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataFromCPU\[2\] " "Info: Pin DataFromCPU\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { DataFromCPU[2] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 224 152 336 240 "DataFromCPU\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataFromCPU[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 595 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataFromCPU\[1\] " "Info: Pin DataFromCPU\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { DataFromCPU[1] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 224 152 336 240 "DataFromCPU\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataFromCPU[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 596 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataFromCPU\[0\] " "Info: Pin DataFromCPU\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { DataFromCPU[0] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 224 152 336 240 "DataFromCPU\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataFromCPU[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 597 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Write " "Info: Pin Write not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Write } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 192 168 336 208 "Write" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Write } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 636 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[3\] " "Info: Pin Address\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Address[3] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 208 168 336 224 "Address\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 585 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[2\] " "Info: Pin Address\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Address[2] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 208 168 336 224 "Address\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 586 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[1\] " "Info: Pin Address\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Address[1] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 208 168 336 224 "Address\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 587 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[0\] " "Info: Pin Address\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Address[0] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 208 168 336 224 "Address\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 588 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[13\] " "Info: Pin Address\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Address[13] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 208 168 336 224 "Address\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 575 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[12\] " "Info: Pin Address\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Address[12] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 208 168 336 224 "Address\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 576 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[11\] " "Info: Pin Address\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Address[11] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 208 168 336 224 "Address\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 577 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[10\] " "Info: Pin Address\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Address[10] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 208 168 336 224 "Address\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 578 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[9\] " "Info: Pin Address\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Address[9] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 208 168 336 224 "Address\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 579 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[8\] " "Info: Pin Address\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Address[8] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 208 168 336 224 "Address\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 580 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[7\] " "Info: Pin Address\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Address[7] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 208 168 336 224 "Address\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 581 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[6\] " "Info: Pin Address\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Address[6] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 208 168 336 224 "Address\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 582 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[5\] " "Info: Pin Address\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Address[5] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 208 168 336 224 "Address\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 583 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address\[4\] " "Info: Pin Address\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Address[4] } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 208 168 336 224 "Address\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Address[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 584 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node Clock (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CacheBlock:inst\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node CacheBlock:inst\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/cntr_s3i.tdf" 59 19 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 522 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CacheBlock:inst\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node CacheBlock:inst\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/cntr_s3i.tdf" 59 19 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 524 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CacheBlock:inst\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node CacheBlock:inst\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/cntr_s3i.tdf" 59 19 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 526 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CacheBlock:inst\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node CacheBlock:inst\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/cntr_s3i.tdf" 59 19 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 528 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CacheBlock:inst\|BankBlock:inst18\|RowBlock:inst1\|inst16~0 " "Info: Destination node CacheBlock:inst\|BankBlock:inst18\|RowBlock:inst1\|inst16~0" {  } { { "RowBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/RowBlock.bdf" { { 144 376 440 192 "inst16" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst|BankBlock:inst18|RowBlock:inst1|inst16~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1696 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CacheBlock:inst\|BankBlock:inst18\|RowBlock:inst1\|inst18~0 " "Info: Destination node CacheBlock:inst\|BankBlock:inst18\|RowBlock:inst1\|inst18~0" {  } { { "RowBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/RowBlock.bdf" { { 488 376 440 536 "inst18" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst|BankBlock:inst18|RowBlock:inst1|inst18~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1697 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CacheBlock:inst\|BankBlock:inst18\|RowBlock:inst1\|inst17~0 " "Info: Destination node CacheBlock:inst\|BankBlock:inst18\|RowBlock:inst1\|inst17~0" {  } { { "RowBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/RowBlock.bdf" { { 312 376 440 360 "inst17" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst|BankBlock:inst18|RowBlock:inst1|inst17~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1698 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CacheBlock:inst\|BankBlock:inst18\|RowBlock:inst1\|inst19~0 " "Info: Destination node CacheBlock:inst\|BankBlock:inst18\|RowBlock:inst1\|inst19~0" {  } { { "RowBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/RowBlock.bdf" { { 656 376 440 704 "inst19" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst|BankBlock:inst18|RowBlock:inst1|inst19~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1699 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CacheBlock:inst\|inst9 " "Info: Destination node CacheBlock:inst\|inst9" {  } { { "CacheBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheBlock.bdf" { { 360 888 952 408 "inst9" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 559 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MemoryBlock:inst1\|inst3 " "Info: Destination node MemoryBlock:inst1\|inst3" {  } { { "MemoryBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MemoryBlock.bdf" { { -280 488 552 -232 "inst3" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryBlock:inst1|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 385 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Clock } } } { "CacheWithMemory.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheWithMemory.bdf" { { 160 168 336 176 "Clock" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 634 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MemoryBlock:inst1\|inst3  " "Info: Automatically promoted node MemoryBlock:inst1\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "MemoryBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MemoryBlock.bdf" { { -280 488 552 -232 "inst3" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryBlock:inst1|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 385 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MemoryBlock:inst1\|inst2  " "Info: Automatically promoted node MemoryBlock:inst1\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "MemoryBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MemoryBlock.bdf" { { -216 488 552 -168 "inst2" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryBlock:inst1|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 386 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CacheBlock:inst\|inst40  " "Info: Automatically promoted node CacheBlock:inst\|inst40 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CacheBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheBlock.bdf" { { 1136 1008 1072 1184 "inst40" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst|inst40 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 568 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CacheBlock:inst\|inst9  " "Info: Automatically promoted node CacheBlock:inst\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CacheBlock:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[13\] " "Info: Destination node CacheBlock:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[13\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 444 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CacheBlock:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[12\] " "Info: Destination node CacheBlock:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[12\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 445 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CacheBlock:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[11\] " "Info: Destination node CacheBlock:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[11\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 446 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CacheBlock:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[10\] " "Info: Destination node CacheBlock:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[10\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 447 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CacheBlock:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[9\] " "Info: Destination node CacheBlock:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[9\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 448 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CacheBlock:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Destination node CacheBlock:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[8\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 449 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CacheBlock:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Destination node CacheBlock:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 450 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CacheBlock:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Destination node CacheBlock:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[6\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 451 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CacheBlock:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Destination node CacheBlock:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[5\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 452 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CacheBlock:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Destination node CacheBlock:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 453 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CacheBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheBlock.bdf" { { 360 888 952 408 "inst9" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 559 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CacheBlock:inst\|lpm_decode3:inst4\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode102w\[3\]  " "Info: Automatically promoted node CacheBlock:inst\|lpm_decode3:inst4\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode102w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CacheBlock:inst\|inst24~0 " "Info: Destination node CacheBlock:inst\|inst24~0" {  } { { "CacheBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/CacheBlock.bdf" { { 928 872 936 976 "inst24" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst|inst24~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1493 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/decode_e9f.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/decode_e9f.tdf" 34 13 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst|lpm_decode3:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 549 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CacheBlock:inst\|BankBlock:inst18\|RowBlock:inst1\|inst16  " "Info: Automatically promoted node CacheBlock:inst\|BankBlock:inst18\|RowBlock:inst1\|inst16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "RowBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/RowBlock.bdf" { { 144 376 440 192 "inst16" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst|BankBlock:inst18|RowBlock:inst1|inst16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 906 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CacheBlock:inst\|BankBlock:inst18\|RowBlock:inst1\|inst17  " "Info: Automatically promoted node CacheBlock:inst\|BankBlock:inst18\|RowBlock:inst1\|inst17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "RowBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/RowBlock.bdf" { { 312 376 440 360 "inst17" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst|BankBlock:inst18|RowBlock:inst1|inst17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 908 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CacheBlock:inst\|BankBlock:inst18\|RowBlock:inst1\|inst18  " "Info: Automatically promoted node CacheBlock:inst\|BankBlock:inst18\|RowBlock:inst1\|inst18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "RowBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/RowBlock.bdf" { { 488 376 440 536 "inst18" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst|BankBlock:inst18|RowBlock:inst1|inst18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 910 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CacheBlock:inst\|BankBlock:inst18\|RowBlock:inst1\|inst19  " "Info: Automatically promoted node CacheBlock:inst\|BankBlock:inst18\|RowBlock:inst1\|inst19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "RowBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/RowBlock.bdf" { { 656 376 440 704 "inst19" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst|BankBlock:inst18|RowBlock:inst1|inst19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 912 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CacheBlock:inst\|BankBlock:inst18\|RowBlock:inst2\|inst16  " "Info: Automatically promoted node CacheBlock:inst\|BankBlock:inst18\|RowBlock:inst2\|inst16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "RowBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/RowBlock.bdf" { { 144 376 440 192 "inst16" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst|BankBlock:inst18|RowBlock:inst2|inst16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 849 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CacheBlock:inst\|BankBlock:inst18\|RowBlock:inst2\|inst17  " "Info: Automatically promoted node CacheBlock:inst\|BankBlock:inst18\|RowBlock:inst2\|inst17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "RowBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/RowBlock.bdf" { { 312 376 440 360 "inst17" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst|BankBlock:inst18|RowBlock:inst2|inst17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 851 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CacheBlock:inst\|BankBlock:inst18\|RowBlock:inst2\|inst18  " "Info: Automatically promoted node CacheBlock:inst\|BankBlock:inst18\|RowBlock:inst2\|inst18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "RowBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/RowBlock.bdf" { { 488 376 440 536 "inst18" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst|BankBlock:inst18|RowBlock:inst2|inst18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 853 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CacheBlock:inst\|BankBlock:inst18\|RowBlock:inst2\|inst19  " "Info: Automatically promoted node CacheBlock:inst\|BankBlock:inst18\|RowBlock:inst2\|inst19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "RowBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/RowBlock.bdf" { { 656 376 440 704 "inst19" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst|BankBlock:inst18|RowBlock:inst2|inst19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 855 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CacheBlock:inst\|BankBlock:inst18\|RowBlock:inst3\|inst16  " "Info: Automatically promoted node CacheBlock:inst\|BankBlock:inst18\|RowBlock:inst3\|inst16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "RowBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/RowBlock.bdf" { { 144 376 440 192 "inst16" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst|BankBlock:inst18|RowBlock:inst3|inst16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 792 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CacheBlock:inst\|BankBlock:inst18\|RowBlock:inst3\|inst17  " "Info: Automatically promoted node CacheBlock:inst\|BankBlock:inst18\|RowBlock:inst3\|inst17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "RowBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/RowBlock.bdf" { { 312 376 440 360 "inst17" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CacheBlock:inst|BankBlock:inst18|RowBlock:inst3|inst17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 794 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "62 unused 3.3V 25 37 0 " "Info: Number of I/O pins in group: 62 (unused VREF, 3.3V VCCIO, 25 input, 37 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.503 ns register register " "Info: Estimated most critical path is register to register delay of 5.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MemoryBlock:inst1\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_g3b1:auto_generated\|out_address_reg_a\[1\] 1 REG LAB_X25_Y12 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X25_Y12; Fanout = 9; REG Node = 'MemoryBlock:inst1\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_g3b1:auto_generated\|out_address_reg_a\[1\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryBlock:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|out_address_reg_a[1] } "NODE_NAME" } } { "db/altsyncram_g3b1.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/altsyncram_g3b1.tdf" 42 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.322 ns) + CELL(0.154 ns) 1.476 ns MemoryBlock:inst1\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_g3b1:auto_generated\|mux_njb:mux2\|l2_w4_n0_mux_dataout~0 2 COMB LAB_X13_Y14 1 " "Info: 2: + IC(1.322 ns) + CELL(0.154 ns) = 1.476 ns; Loc. = LAB_X13_Y14; Fanout = 1; COMB Node = 'MemoryBlock:inst1\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_g3b1:auto_generated\|mux_njb:mux2\|l2_w4_n0_mux_dataout~0'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { MemoryBlock:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|out_address_reg_a[1] MemoryBlock:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|mux_njb:mux2|l2_w4_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_njb.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/mux_njb.tdf" 51 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.154 ns) 1.971 ns MemoryBlock:inst1\|lpm_bustri1:inst13\|lpm_bustri:lpm_bustri_component\|dout\[4\]~13 3 COMB LAB_X14_Y14 3 " "Info: 3: + IC(0.341 ns) + CELL(0.154 ns) = 1.971 ns; Loc. = LAB_X14_Y14; Fanout = 3; COMB Node = 'MemoryBlock:inst1\|lpm_bustri1:inst13\|lpm_bustri:lpm_bustri_component\|dout\[4\]~13'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { MemoryBlock:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|mux_njb:mux2|l2_w4_n0_mux_dataout~0 MemoryBlock:inst1|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[4]~13 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.053 ns) 3.195 ns CacheBlock:inst\|lpm_bustri2:inst5\|lpm_bustri:lpm_bustri_component\|dout\[4\]~24 4 COMB LAB_X22_Y13 1 " "Info: 4: + IC(1.171 ns) + CELL(0.053 ns) = 3.195 ns; Loc. = LAB_X22_Y13; Fanout = 1; COMB Node = 'CacheBlock:inst\|lpm_bustri2:inst5\|lpm_bustri:lpm_bustri_component\|dout\[4\]~24'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.224 ns" { MemoryBlock:inst1|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[4]~13 CacheBlock:inst|lpm_bustri2:inst5|lpm_bustri:lpm_bustri_component|dout[4]~24 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.154 ns) 3.690 ns CacheBlock:inst\|lpm_bustri2:inst5\|lpm_bustri:lpm_bustri_component\|dout\[4\]~26 5 COMB LAB_X21_Y13 2 " "Info: 5: + IC(0.341 ns) + CELL(0.154 ns) = 3.690 ns; Loc. = LAB_X21_Y13; Fanout = 2; COMB Node = 'CacheBlock:inst\|lpm_bustri2:inst5\|lpm_bustri:lpm_bustri_component\|dout\[4\]~26'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { CacheBlock:inst|lpm_bustri2:inst5|lpm_bustri:lpm_bustri_component|dout[4]~24 CacheBlock:inst|lpm_bustri2:inst5|lpm_bustri:lpm_bustri_component|dout[4]~26 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.053 ns) 4.491 ns CacheBlock:inst\|lpm_bustri2:inst5\|lpm_bustri:lpm_bustri_component\|dout\[4\]~51 6 COMB LAB_X22_Y15 64 " "Info: 6: + IC(0.748 ns) + CELL(0.053 ns) = 4.491 ns; Loc. = LAB_X22_Y15; Fanout = 64; COMB Node = 'CacheBlock:inst\|lpm_bustri2:inst5\|lpm_bustri:lpm_bustri_component\|dout\[4\]~51'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { CacheBlock:inst|lpm_bustri2:inst5|lpm_bustri:lpm_bustri_component|dout[4]~26 CacheBlock:inst|lpm_bustri2:inst5|lpm_bustri:lpm_bustri_component|dout[4]~51 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.155 ns) 5.503 ns CacheBlock:inst\|BankBlock:inst\|RowBlock:inst1\|lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[4\] 7 REG LAB_X17_Y14 1 " "Info: 7: + IC(0.857 ns) + CELL(0.155 ns) = 5.503 ns; Loc. = LAB_X17_Y14; Fanout = 1; REG Node = 'CacheBlock:inst\|BankBlock:inst\|RowBlock:inst1\|lpm_dff1:inst6\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { CacheBlock:inst|lpm_bustri2:inst5|lpm_bustri:lpm_bustri_component|dout[4]~51 CacheBlock:inst|BankBlock:inst|RowBlock:inst1|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.723 ns ( 13.14 % ) " "Info: Total cell delay = 0.723 ns ( 13.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.780 ns ( 86.86 % ) " "Info: Total interconnect delay = 4.780 ns ( 86.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.503 ns" { MemoryBlock:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|out_address_reg_a[1] MemoryBlock:inst1|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_g3b1:auto_generated|mux_njb:mux2|l2_w4_n0_mux_dataout~0 MemoryBlock:inst1|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[4]~13 CacheBlock:inst|lpm_bustri2:inst5|lpm_bustri:lpm_bustri_component|dout[4]~24 CacheBlock:inst|lpm_bustri2:inst5|lpm_bustri:lpm_bustri_component|dout[4]~26 CacheBlock:inst|lpm_bustri2:inst5|lpm_bustri:lpm_bustri_component|dout[4]~51 CacheBlock:inst|BankBlock:inst|RowBlock:inst1|lpm_dff1:inst6|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info: Average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X13_Y14 X26_Y27 " "Info: Peak interconnect usage is 9% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Info: Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "37 " "Warning: Found 37 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPUData\[8\] 0 " "Info: Pin \"CPUData\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPUData\[7\] 0 " "Info: Pin \"CPUData\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPUData\[6\] 0 " "Info: Pin \"CPUData\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPUData\[5\] 0 " "Info: Pin \"CPUData\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPUData\[4\] 0 " "Info: Pin \"CPUData\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPUData\[3\] 0 " "Info: Pin \"CPUData\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPUData\[2\] 0 " "Info: Pin \"CPUData\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPUData\[1\] 0 " "Info: Pin \"CPUData\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPUData\[0\] 0 " "Info: Pin \"CPUData\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Data\[8\] 0 " "Info: Pin \"Data\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Data\[7\] 0 " "Info: Pin \"Data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Data\[6\] 0 " "Info: Pin \"Data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Data\[5\] 0 " "Info: Pin \"Data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Data\[4\] 0 " "Info: Pin \"Data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Data\[3\] 0 " "Info: Pin \"Data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Data\[2\] 0 " "Info: Pin \"Data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Data\[1\] 0 " "Info: Pin \"Data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Data\[0\] 0 " "Info: Pin \"Data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemoryAddress\[13\] 0 " "Info: Pin \"MemoryAddress\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemoryAddress\[12\] 0 " "Info: Pin \"MemoryAddress\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemoryAddress\[11\] 0 " "Info: Pin \"MemoryAddress\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemoryAddress\[10\] 0 " "Info: Pin \"MemoryAddress\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemoryAddress\[9\] 0 " "Info: Pin \"MemoryAddress\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemoryAddress\[8\] 0 " "Info: Pin \"MemoryAddress\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemoryAddress\[7\] 0 " "Info: Pin \"MemoryAddress\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemoryAddress\[6\] 0 " "Info: Pin \"MemoryAddress\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemoryAddress\[5\] 0 " "Info: Pin \"MemoryAddress\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemoryAddress\[4\] 0 " "Info: Pin \"MemoryAddress\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemoryAddress\[3\] 0 " "Info: Pin \"MemoryAddress\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemoryAddress\[2\] 0 " "Info: Pin \"MemoryAddress\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemoryAddress\[1\] 0 " "Info: Pin \"MemoryAddress\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemoryAddress\[0\] 0 " "Info: Pin \"MemoryAddress\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WriteResultCPU 0 " "Info: Pin \"WriteResultCPU\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hit 0 " "Info: Pin \"Hit\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Control\[2\] 0 " "Info: Pin \"Control\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Control\[1\] 0 " "Info: Pin \"Control\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Control\[0\] 0 " "Info: Pin \"Control\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "284 " "Info: Peak virtual memory: 284 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 11 23:32:41 2019 " "Info: Processing ended: Sat May 11 23:32:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Info: Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
