// Seed: 449325336
module module_0 (
    output wire id_0,
    output wor id_1,
    input wire id_2,
    output tri id_3,
    output supply1 id_4
);
  assign id_4 = id_2;
  genvar id_6;
  wire id_7;
  wire id_8;
  wire id_9;
  wire id_10, id_11, id_12 = id_10, id_13;
endmodule
module module_1 (
    input supply0 id_0,
    output uwire id_1,
    input wire id_2,
    output wor id_3,
    output supply1 id_4,
    input tri1 id_5,
    output wor id_6,
    output wire id_7,
    output tri id_8
);
  assign id_8 = 1 - {id_2} - 1;
  wire id_10;
  wire id_11;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_0,
      id_8,
      id_6
  );
  assign modCall_1.type_0 = 0;
  wire id_12;
endmodule
