#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000272f830 .scope module, "tb32reg" "tb32reg" 2 27;
 .timescale 0 0;
v0000000002788ff0_0 .var "clk", 0 0;
v0000000002789630_0 .var "d", 31 0;
v00000000027884b0_0 .net "q", 31 0, L_0000000002788a50;  1 drivers
v0000000002788d70_0 .var "reset", 0 0;
E_0000000002728360 .event edge, v0000000002727d50_0;
S_0000000002714cf0 .scope module, "R" "reg_32bit" 2 31, 2 16 0, S_000000000272f830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0000000002789b30_0 .net "clk", 0 0, v0000000002788ff0_0;  1 drivers
v0000000002788cd0_0 .net "d", 31 0, v0000000002789630_0;  1 drivers
v0000000002789130_0 .net "q", 31 0, L_0000000002788a50;  alias, 1 drivers
v00000000027887d0_0 .net "reset", 0 0, v0000000002788d70_0;  1 drivers
L_0000000002789c70 .part v0000000002789630_0, 0, 4;
L_0000000002789db0 .part v0000000002789630_0, 4, 4;
L_0000000002789810 .part v0000000002789630_0, 8, 4;
L_0000000002789090 .part v0000000002789630_0, 12, 4;
L_00000000027894f0 .part v0000000002789630_0, 16, 4;
L_0000000002787fb0 .part v0000000002789630_0, 20, 4;
L_0000000002789d10 .part v0000000002789630_0, 24, 4;
LS_0000000002788a50_0_0 .concat8 [ 4 4 4 4], v0000000002726e50_0, v0000000002726ef0_0, v0000000002727670_0, v00000000027277b0_0;
LS_0000000002788a50_0_4 .concat8 [ 4 4 4 4], v0000000002788f50_0, v0000000002788c30_0, v0000000002788730_0, v0000000002789770_0;
L_0000000002788a50 .concat8 [ 16 16 0 0], LS_0000000002788a50_0_0, LS_0000000002788a50_0_4;
L_0000000002788230 .part v0000000002789630_0, 28, 4;
S_0000000002714e70 .scope generate, "mux_loop[0]" "mux_loop[0]" 2 21, 2 21 0, S_0000000002714cf0;
 .timescale 0 0;
P_0000000002728ea0 .param/l "j" 0 2 21, +C4<00>;
S_0000000000f2e1a0 .scope module, "df" "d_ff" 2 22, 2 2 0, S_0000000002714e70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q"
    .port_info 1 /INPUT 4 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0000000002727d50_0 .net "clk", 0 0, v0000000002788ff0_0;  alias, 1 drivers
v0000000002727cb0_0 .net "d", 3 0, L_0000000002789c70;  1 drivers
v0000000002726e50_0 .var "q", 3 0;
v0000000002727710_0 .net "reset", 0 0, v0000000002788d70_0;  alias, 1 drivers
E_00000000027283a0/0 .event negedge, v0000000002727710_0;
E_00000000027283a0/1 .event posedge, v0000000002727d50_0;
E_00000000027283a0 .event/or E_00000000027283a0/0, E_00000000027283a0/1;
S_0000000000f2e320 .scope generate, "mux_loop[4]" "mux_loop[4]" 2 21, 2 21 0, S_0000000002714cf0;
 .timescale 0 0;
P_00000000027287a0 .param/l "j" 0 2 21, +C4<0100>;
S_0000000002787440 .scope module, "df" "d_ff" 2 22, 2 2 0, S_0000000000f2e320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q"
    .port_info 1 /INPUT 4 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0000000002727030_0 .net "clk", 0 0, v0000000002788ff0_0;  alias, 1 drivers
v0000000002727210_0 .net "d", 3 0, L_0000000002789db0;  1 drivers
v0000000002726ef0_0 .var "q", 3 0;
v0000000002727170_0 .net "reset", 0 0, v0000000002788d70_0;  alias, 1 drivers
S_00000000027875c0 .scope generate, "mux_loop[8]" "mux_loop[8]" 2 21, 2 21 0, S_0000000002714cf0;
 .timescale 0 0;
P_0000000002728920 .param/l "j" 0 2 21, +C4<01000>;
S_0000000002787740 .scope module, "df" "d_ff" 2 22, 2 2 0, S_00000000027875c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q"
    .port_info 1 /INPUT 4 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v00000000027272b0_0 .net "clk", 0 0, v0000000002788ff0_0;  alias, 1 drivers
v0000000002727530_0 .net "d", 3 0, L_0000000002789810;  1 drivers
v0000000002727670_0 .var "q", 3 0;
v0000000002726f90_0 .net "reset", 0 0, v0000000002788d70_0;  alias, 1 drivers
S_00000000027878c0 .scope generate, "mux_loop[12]" "mux_loop[12]" 2 21, 2 21 0, S_0000000002714cf0;
 .timescale 0 0;
P_0000000002728320 .param/l "j" 0 2 21, +C4<01100>;
S_0000000002787a40 .scope module, "df" "d_ff" 2 22, 2 2 0, S_00000000027878c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q"
    .port_info 1 /INPUT 4 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v00000000027270d0_0 .net "clk", 0 0, v0000000002788ff0_0;  alias, 1 drivers
v00000000027275d0_0 .net "d", 3 0, L_0000000002789090;  1 drivers
v00000000027277b0_0 .var "q", 3 0;
v00000000027278f0_0 .net "reset", 0 0, v0000000002788d70_0;  alias, 1 drivers
S_0000000002787bc0 .scope generate, "mux_loop[16]" "mux_loop[16]" 2 21, 2 21 0, S_0000000002714cf0;
 .timescale 0 0;
P_00000000027289a0 .param/l "j" 0 2 21, +C4<010000>;
S_0000000002787d40 .scope module, "df" "d_ff" 2 22, 2 2 0, S_0000000002787bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q"
    .port_info 1 /INPUT 4 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0000000002727ad0_0 .net "clk", 0 0, v0000000002788ff0_0;  alias, 1 drivers
v0000000002727c10_0 .net "d", 3 0, L_00000000027894f0;  1 drivers
v0000000002788f50_0 .var "q", 3 0;
v0000000002788050_0 .net "reset", 0 0, v0000000002788d70_0;  alias, 1 drivers
S_0000000002789ed0 .scope generate, "mux_loop[20]" "mux_loop[20]" 2 21, 2 21 0, S_0000000002714cf0;
 .timescale 0 0;
P_00000000027283e0 .param/l "j" 0 2 21, +C4<010100>;
S_000000000278a050 .scope module, "df" "d_ff" 2 22, 2 2 0, S_0000000002789ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q"
    .port_info 1 /INPUT 4 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v00000000027880f0_0 .net "clk", 0 0, v0000000002788ff0_0;  alias, 1 drivers
v0000000002788190_0 .net "d", 3 0, L_0000000002787fb0;  1 drivers
v0000000002788c30_0 .var "q", 3 0;
v0000000002788870_0 .net "reset", 0 0, v0000000002788d70_0;  alias, 1 drivers
S_000000000278a1d0 .scope generate, "mux_loop[24]" "mux_loop[24]" 2 21, 2 21 0, S_0000000002714cf0;
 .timescale 0 0;
P_0000000002728be0 .param/l "j" 0 2 21, +C4<011000>;
S_000000000278a350 .scope module, "df" "d_ff" 2 22, 2 2 0, S_000000000278a1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q"
    .port_info 1 /INPUT 4 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0000000002788410_0 .net "clk", 0 0, v0000000002788ff0_0;  alias, 1 drivers
v0000000002788af0_0 .net "d", 3 0, L_0000000002789d10;  1 drivers
v0000000002788730_0 .var "q", 3 0;
v00000000027889b0_0 .net "reset", 0 0, v0000000002788d70_0;  alias, 1 drivers
S_000000000278a4d0 .scope generate, "mux_loop[28]" "mux_loop[28]" 2 21, 2 21 0, S_0000000002714cf0;
 .timescale 0 0;
P_00000000027286e0 .param/l "j" 0 2 21, +C4<011100>;
S_000000000278b420 .scope module, "df" "d_ff" 2 22, 2 2 0, S_000000000278a4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q"
    .port_info 1 /INPUT 4 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0000000002788370_0 .net "clk", 0 0, v0000000002788ff0_0;  alias, 1 drivers
v0000000002788eb0_0 .net "d", 3 0, L_0000000002788230;  1 drivers
v0000000002789770_0 .var "q", 3 0;
v0000000002788e10_0 .net "reset", 0 0, v0000000002788d70_0;  alias, 1 drivers
    .scope S_0000000000f2e1a0;
T_0 ;
    %wait E_00000000027283a0;
    %load/vec4 v0000000002727710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000000002727cb0_0;
    %store/vec4 v0000000002726e50_0, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000002726e50_0, 0, 4;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000002787440;
T_1 ;
    %wait E_00000000027283a0;
    %load/vec4 v0000000002727170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000000002727210_0;
    %store/vec4 v0000000002726ef0_0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000002726ef0_0, 0, 4;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000002787740;
T_2 ;
    %wait E_00000000027283a0;
    %load/vec4 v0000000002726f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000000002727530_0;
    %store/vec4 v0000000002727670_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000002727670_0, 0, 4;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000002787a40;
T_3 ;
    %wait E_00000000027283a0;
    %load/vec4 v00000000027278f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000000027275d0_0;
    %store/vec4 v00000000027277b0_0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000027277b0_0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000002787d40;
T_4 ;
    %wait E_00000000027283a0;
    %load/vec4 v0000000002788050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000000002727c10_0;
    %store/vec4 v0000000002788f50_0, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000002788f50_0, 0, 4;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000000000278a050;
T_5 ;
    %wait E_00000000027283a0;
    %load/vec4 v0000000002788870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000000002788190_0;
    %store/vec4 v0000000002788c30_0, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000002788c30_0, 0, 4;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000000000278a350;
T_6 ;
    %wait E_00000000027283a0;
    %load/vec4 v00000000027889b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000000002788af0_0;
    %store/vec4 v0000000002788730_0, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000002788730_0, 0, 4;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000000000278b420;
T_7 ;
    %wait E_00000000027283a0;
    %load/vec4 v0000000002788e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000000002788eb0_0;
    %store/vec4 v0000000002789770_0, 0, 4;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000002789770_0, 0, 4;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000000000272f830;
T_8 ;
    %wait E_0000000002728360;
    %delay 5, 0;
    %load/vec4 v0000000002788ff0_0;
    %inv;
    %assign/vec4 v0000000002788ff0_0, 0;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000000000272f830;
T_9 ;
    %vpi_call 2 37 "$monitor", " ", $time, "clk=%b out=%b inp=%b reset=%b", v0000000002788ff0_0, v00000000027884b0_0, v0000000002789630_0, v0000000002788d70_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_000000000272f830;
T_10 ;
    %vpi_call 2 42 "$dumpfile", "reg32bit.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars" {0 0 0};
    %end;
    .thread T_10;
    .scope S_000000000272f830;
T_11 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002788ff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002788d70_0, 0, 1;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002789630_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002788d70_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002788d70_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 2947526575, 0, 32;
    %store/vec4 v0000000002789630_0, 0, 32;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002788d70_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002788d70_0, 0, 1;
    %delay 120, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002788d70_0, 0, 1;
    %delay 150, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002788d70_0, 0, 1;
    %delay 200, 0;
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "reg32bit.v";
