/* Generated by Yosys 0.18+29 (git sha1 b2408df31, gcc 10.3.0-1ubuntu1~20.04 -fPIC -Os) */

module mac(\a[0] , \a[1] , \a[2] , \a[3] , \b[0] , \b[1] , \b[2] , \b[3] , \c[0] , \c[1] , \c[2] , \c[3] , \r[0] , \r[1] , \r[2] , \r[3] , \r[4] , \r[5] , \r[6] , \r[7] );
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  input \a[0] ;
  wire \a[0] ;
  input \a[1] ;
  wire \a[1] ;
  input \a[2] ;
  wire \a[2] ;
  input \a[3] ;
  wire \a[3] ;
  input \b[0] ;
  wire \b[0] ;
  input \b[1] ;
  wire \b[1] ;
  input \b[2] ;
  wire \b[2] ;
  input \b[3] ;
  wire \b[3] ;
  input \c[0] ;
  wire \c[0] ;
  input \c[1] ;
  wire \c[1] ;
  input \c[2] ;
  wire \c[2] ;
  input \c[3] ;
  wire \c[3] ;
  output \r[0] ;
  wire \r[0] ;
  output \r[1] ;
  wire \r[1] ;
  output \r[2] ;
  wire \r[2] ;
  output \r[3] ;
  wire \r[3] ;
  output \r[4] ;
  wire \r[4] ;
  output \r[5] ;
  wire \r[5] ;
  output \r[6] ;
  wire \r[6] ;
  output \r[7] ;
  wire \r[7] ;
  XNOR2_X1 _078_ (
    .A(_039_),
    .B(_035_),
    .ZN(_077_)
  );
  AND3_X1 _079_ (
    .A1(_032_),
    .A2(_036_),
    .A3(_040_),
    .ZN(_043_)
  );
  AOI21_X1 _080_ (
    .A(_040_),
    .B1(_032_),
    .B2(_036_),
    .ZN(_044_)
  );
  NOR2_X1 _081_ (
    .A1(_043_),
    .A2(_044_),
    .ZN(_071_)
  );
  AND2_X1 _082_ (
    .A1(_032_),
    .A2(_037_),
    .ZN(_045_)
  );
  AND3_X1 _083_ (
    .A1(_036_),
    .A2(_033_),
    .A3(_041_),
    .ZN(_046_)
  );
  AOI21_X1 _084_ (
    .A(_041_),
    .B1(_036_),
    .B2(_033_),
    .ZN(_047_)
  );
  NOR2_X1 _085_ (
    .A1(_046_),
    .A2(_047_),
    .ZN(_048_)
  );
  XOR2_X1 _086_ (
    .A(_048_),
    .B(_043_),
    .Z(_049_)
  );
  XOR2_X1 _087_ (
    .A(_049_),
    .B(_045_),
    .Z(_072_)
  );
  NAND2_X1 _088_ (
    .A1(_032_),
    .A2(_038_),
    .ZN(_050_)
  );
  NAND2_X1 _089_ (
    .A1(_048_),
    .A2(_043_),
    .ZN(_051_)
  );
  NAND2_X1 _090_ (
    .A1(_049_),
    .A2(_045_),
    .ZN(_052_)
  );
  NAND2_X1 _091_ (
    .A1(_052_),
    .A2(_051_),
    .ZN(_053_)
  );
  NAND2_X1 _092_ (
    .A1(_033_),
    .A2(_037_),
    .ZN(_054_)
  );
  NAND2_X1 _093_ (
    .A1(_036_),
    .A2(_034_),
    .ZN(_055_)
  );
  XNOR2_X1 _094_ (
    .A(_055_),
    .B(_042_),
    .ZN(_056_)
  );
  XOR2_X1 _095_ (
    .A(_056_),
    .B(_046_),
    .Z(_057_)
  );
  XNOR2_X1 _096_ (
    .A(_057_),
    .B(_054_),
    .ZN(_058_)
  );
  XOR2_X1 _097_ (
    .A(_058_),
    .B(_053_),
    .Z(_059_)
  );
  XNOR2_X1 _098_ (
    .A(_059_),
    .B(_050_),
    .ZN(_073_)
  );
  NAND2_X1 _099_ (
    .A1(_058_),
    .A2(_053_),
    .ZN(_060_)
  );
  NOR2_X1 _100_ (
    .A1(_058_),
    .A2(_053_),
    .ZN(_061_)
  );
  OAI21_X1 _101_ (
    .A(_060_),
    .B1(_061_),
    .B2(_050_),
    .ZN(_062_)
  );
  NAND2_X1 _102_ (
    .A1(_056_),
    .A2(_046_),
    .ZN(_063_)
  );
  INV_X1 _103_ (
    .A(_057_),
    .ZN(_064_)
  );
  OAI21_X1 _104_ (
    .A(_063_),
    .B1(_064_),
    .B2(_054_),
    .ZN(_065_)
  );
  NAND2_X1 _105_ (
    .A1(_033_),
    .A2(_038_),
    .ZN(_066_)
  );
  XNOR2_X1 _106_ (
    .A(_065_),
    .B(_066_),
    .ZN(_067_)
  );
  XOR2_X1 _107_ (
    .A(_062_),
    .B(_067_),
    .Z(_074_)
  );
  NAND3_X1 _108_ (
    .A1(_065_),
    .A2(_033_),
    .A3(_038_),
    .ZN(_068_)
  );
  NAND2_X1 _109_ (
    .A1(_062_),
    .A2(_067_),
    .ZN(_069_)
  );
  AOI21_X1 _110_ (
    .A(_056_),
    .B1(_069_),
    .B2(_068_),
    .ZN(_076_)
  );
  AND3_X1 _111_ (
    .A1(_069_),
    .A2(_056_),
    .A3(_068_),
    .ZN(_070_)
  );
  NOR2_X1 _112_ (
    .A1(_070_),
    .A2(_076_),
    .ZN(_075_)
  );
  assign \r[6]  = 1'h0;
  assign _039_ = \b[3] ;
  assign _035_ = \a[3] ;
  assign \r[7]  = _077_;
  assign _032_ = \a[0] ;
  assign _036_ = \b[0] ;
  assign _040_ = \c[0] ;
  assign \r[0]  = _071_;
  assign _033_ = \a[1] ;
  assign _041_ = \c[1] ;
  assign _037_ = \b[1] ;
  assign \r[1]  = _072_;
  assign _034_ = \a[2] ;
  assign _042_ = \c[2] ;
  assign _038_ = \b[2] ;
  assign \r[2]  = _073_;
  assign \r[3]  = _074_;
  assign \r[4]  = _075_;
  assign \r[5]  = _076_;
endmodule
