{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "saidasFPGA10\\C-CPU_B_BasketballDrive_1920x1080_50_LD_22_0.out\n",
      "saidasFPGA10\\C-CPU_B_BasketballDrive_1920x1080_50_LD_27_0.out\n",
      "saidasFPGA10\\C-CPU_B_BasketballDrive_1920x1080_50_LD_32_0.out\n",
      "saidasFPGA10\\C-CPU_B_BasketballDrive_1920x1080_50_LD_37_0.out\n",
      "saidasFPGA10\\C-CPU_B_BasketballDrive_1920x1080_50_RA_22_0.out\n",
      "saidasFPGA10\\C-CPU_B_BasketballDrive_1920x1080_50_RA_27_0.out\n",
      "saidasFPGA10\\C-CPU_B_BasketballDrive_1920x1080_50_RA_32_0.out\n",
      "saidasFPGA10\\C-CPU_B_BasketballDrive_1920x1080_50_RA_37_0.out\n",
      "saidasFPGA10\\C-CPU_B_BQTerrace_1920x1080_60_LD_22_0.out\n",
      "saidasFPGA10\\C-CPU_B_BQTerrace_1920x1080_60_LD_27_0.out\n",
      "saidasFPGA10\\C-CPU_B_BQTerrace_1920x1080_60_LD_32_0.out\n",
      "saidasFPGA10\\C-CPU_B_BQTerrace_1920x1080_60_LD_37_0.out\n",
      "saidasFPGA10\\C-CPU_B_BQTerrace_1920x1080_60_RA_22_0.out\n",
      "saidasFPGA10\\C-CPU_B_BQTerrace_1920x1080_60_RA_27_0.out\n",
      "saidasFPGA10\\C-CPU_B_BQTerrace_1920x1080_60_RA_32_0.out\n",
      "saidasFPGA10\\C-CPU_B_BQTerrace_1920x1080_60_RA_37_0.out\n",
      "saidasFPGA10\\C-CPU_B_Cactus_1920x1080_50_LD_22_0.out\n",
      "saidasFPGA10\\C-CPU_B_Cactus_1920x1080_50_LD_27_0.out\n",
      "saidasFPGA10\\C-CPU_B_Cactus_1920x1080_50_LD_32_0.out\n",
      "saidasFPGA10\\C-CPU_B_Cactus_1920x1080_50_LD_37_0.out\n",
      "saidasFPGA10\\C-CPU_B_Cactus_1920x1080_50_RA_22_0.out\n",
      "saidasFPGA10\\C-CPU_B_Cactus_1920x1080_50_RA_27_0.out\n",
      "saidasFPGA10\\C-CPU_B_Cactus_1920x1080_50_RA_32_0.out\n",
      "saidasFPGA10\\C-CPU_B_Cactus_1920x1080_50_RA_37_0.out\n",
      "saidasFPGA10\\C-CPU_B_Kimono_1920x1080_24_LD_22_0.out\n",
      "saidasFPGA10\\C-CPU_B_Kimono_1920x1080_24_LD_27_0.out\n",
      "saidasFPGA10\\C-CPU_B_Kimono_1920x1080_24_LD_32_0.out\n",
      "saidasFPGA10\\C-CPU_B_Kimono_1920x1080_24_LD_37_0.out\n",
      "saidasFPGA10\\C-CPU_B_Kimono_1920x1080_24_RA_22_0.out\n",
      "saidasFPGA10\\C-CPU_B_Kimono_1920x1080_24_RA_27_0.out\n",
      "saidasFPGA10\\C-CPU_B_Kimono_1920x1080_24_RA_32_0.out\n",
      "saidasFPGA10\\C-CPU_B_Kimono_1920x1080_24_RA_37_0.out\n",
      "saidasFPGA10\\C-CPU_B_ParkScene_1920x1080_24_LD_22_0.out\n",
      "saidasFPGA10\\C-CPU_B_ParkScene_1920x1080_24_LD_27_0.out\n",
      "saidasFPGA10\\C-CPU_B_ParkScene_1920x1080_24_LD_32_0.out\n",
      "saidasFPGA10\\C-CPU_B_ParkScene_1920x1080_24_LD_37_0.out\n",
      "saidasFPGA10\\C-CPU_B_ParkScene_1920x1080_24_RA_22_0.out\n",
      "saidasFPGA10\\C-CPU_B_ParkScene_1920x1080_24_RA_27_0.out\n",
      "saidasFPGA10\\C-CPU_B_ParkScene_1920x1080_24_RA_32_0.out\n",
      "saidasFPGA10\\C-CPU_B_ParkScene_1920x1080_24_RA_37_0.out\n",
      "saidasFPGA10\\C-CPU_E_FourPeople_1280x720_60_LD_22_0.out\n",
      "saidasFPGA10\\C-CPU_E_FourPeople_1280x720_60_LD_27_0.out\n",
      "saidasFPGA10\\C-CPU_E_FourPeople_1280x720_60_LD_32_0.out\n",
      "saidasFPGA10\\C-CPU_E_FourPeople_1280x720_60_LD_37_0.out\n",
      "saidasFPGA10\\C-CPU_E_FourPeople_1280x720_60_RA_22_0.out\n",
      "saidasFPGA10\\C-CPU_E_FourPeople_1280x720_60_RA_27_0.out\n",
      "saidasFPGA10\\C-CPU_E_FourPeople_1280x720_60_RA_32_0.out\n",
      "saidasFPGA10\\C-CPU_E_FourPeople_1280x720_60_RA_37_0.out\n",
      "saidasFPGA10\\C-CPU_E_Johnny_1280x720_60_LD_22_0.out\n",
      "saidasFPGA10\\C-CPU_E_Johnny_1280x720_60_LD_27_0.out\n",
      "saidasFPGA10\\C-CPU_E_Johnny_1280x720_60_LD_32_0.out\n",
      "saidasFPGA10\\C-CPU_E_Johnny_1280x720_60_LD_37_0.out\n",
      "saidasFPGA10\\C-CPU_E_Johnny_1280x720_60_RA_22_0.out\n",
      "saidasFPGA10\\C-CPU_E_Johnny_1280x720_60_RA_27_0.out\n",
      "saidasFPGA10\\C-CPU_E_Johnny_1280x720_60_RA_32_0.out\n",
      "saidasFPGA10\\C-CPU_E_Johnny_1280x720_60_RA_37_0.out\n",
      "saidasFPGA10\\C-CPU_E_KristenAndSara_1280x720_60_LD_22_0.out\n",
      "saidasFPGA10\\C-CPU_E_KristenAndSara_1280x720_60_LD_27_0.out\n",
      "saidasFPGA10\\C-CPU_E_KristenAndSara_1280x720_60_LD_32_0.out\n",
      "saidasFPGA10\\C-CPU_E_KristenAndSara_1280x720_60_LD_37_0.out\n",
      "saidasFPGA10\\C-CPU_E_KristenAndSara_1280x720_60_RA_22_0.out\n",
      "saidasFPGA10\\C-CPU_E_KristenAndSara_1280x720_60_RA_27_0.out\n",
      "saidasFPGA10\\C-CPU_E_KristenAndSara_1280x720_60_RA_32_0.out\n",
      "saidasFPGA10\\C-CPU_E_KristenAndSara_1280x720_60_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_B_BasketballDrive_1920x1080_50_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_B_BasketballDrive_1920x1080_50_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_B_BasketballDrive_1920x1080_50_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_B_BasketballDrive_1920x1080_50_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_B_BasketballDrive_1920x1080_50_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_B_BasketballDrive_1920x1080_50_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_B_BasketballDrive_1920x1080_50_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_B_BasketballDrive_1920x1080_50_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_B_BQTerrace_1920x1080_60_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_B_BQTerrace_1920x1080_60_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_B_BQTerrace_1920x1080_60_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_B_BQTerrace_1920x1080_60_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_B_BQTerrace_1920x1080_60_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_B_BQTerrace_1920x1080_60_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_B_BQTerrace_1920x1080_60_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_B_BQTerrace_1920x1080_60_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_B_Cactus_1920x1080_50_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_B_Cactus_1920x1080_50_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_B_Cactus_1920x1080_50_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_B_Cactus_1920x1080_50_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_B_Cactus_1920x1080_50_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_B_Cactus_1920x1080_50_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_B_Cactus_1920x1080_50_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_B_Cactus_1920x1080_50_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_B_Kimono_1920x1080_24_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_B_Kimono_1920x1080_24_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_B_Kimono_1920x1080_24_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_B_Kimono_1920x1080_24_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_B_Kimono_1920x1080_24_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_B_Kimono_1920x1080_24_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_B_Kimono_1920x1080_24_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_B_Kimono_1920x1080_24_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_B_ParkScene_1920x1080_24_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_B_ParkScene_1920x1080_24_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_B_ParkScene_1920x1080_24_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_B_ParkScene_1920x1080_24_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_B_ParkScene_1920x1080_24_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_B_ParkScene_1920x1080_24_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_B_ParkScene_1920x1080_24_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_B_ParkScene_1920x1080_24_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_E_FourPeople_1280x720_60_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_E_FourPeople_1280x720_60_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_E_FourPeople_1280x720_60_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_E_FourPeople_1280x720_60_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_E_FourPeople_1280x720_60_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_E_FourPeople_1280x720_60_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_E_FourPeople_1280x720_60_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_E_FourPeople_1280x720_60_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_E_Johnny_1280x720_60_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_E_Johnny_1280x720_60_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_E_Johnny_1280x720_60_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_E_Johnny_1280x720_60_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_E_Johnny_1280x720_60_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_E_Johnny_1280x720_60_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_E_Johnny_1280x720_60_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_E_Johnny_1280x720_60_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_E_KristenAndSara_1280x720_60_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_E_KristenAndSara_1280x720_60_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_E_KristenAndSara_1280x720_60_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_E_KristenAndSara_1280x720_60_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_E_KristenAndSara_1280x720_60_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_E_KristenAndSara_1280x720_60_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_E_KristenAndSara_1280x720_60_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_08-08_E_KristenAndSara_1280x720_60_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_B_BasketballDrive_1920x1080_50_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_B_BasketballDrive_1920x1080_50_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_B_BasketballDrive_1920x1080_50_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_B_BasketballDrive_1920x1080_50_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_B_BasketballDrive_1920x1080_50_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_B_BasketballDrive_1920x1080_50_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_B_BasketballDrive_1920x1080_50_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_B_BasketballDrive_1920x1080_50_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_B_BQTerrace_1920x1080_60_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_B_BQTerrace_1920x1080_60_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_B_BQTerrace_1920x1080_60_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_B_BQTerrace_1920x1080_60_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_B_BQTerrace_1920x1080_60_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_B_BQTerrace_1920x1080_60_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_B_BQTerrace_1920x1080_60_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_B_BQTerrace_1920x1080_60_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_B_Cactus_1920x1080_50_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_B_Cactus_1920x1080_50_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_B_Cactus_1920x1080_50_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_B_Cactus_1920x1080_50_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_B_Cactus_1920x1080_50_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_B_Cactus_1920x1080_50_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_B_Cactus_1920x1080_50_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_B_Cactus_1920x1080_50_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_B_Kimono_1920x1080_24_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_B_Kimono_1920x1080_24_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_B_Kimono_1920x1080_24_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_B_Kimono_1920x1080_24_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_B_Kimono_1920x1080_24_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_B_Kimono_1920x1080_24_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_B_Kimono_1920x1080_24_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_B_Kimono_1920x1080_24_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_B_ParkScene_1920x1080_24_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_B_ParkScene_1920x1080_24_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_B_ParkScene_1920x1080_24_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_B_ParkScene_1920x1080_24_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_B_ParkScene_1920x1080_24_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_B_ParkScene_1920x1080_24_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_B_ParkScene_1920x1080_24_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_B_ParkScene_1920x1080_24_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_E_FourPeople_1280x720_60_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_E_FourPeople_1280x720_60_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_E_FourPeople_1280x720_60_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_E_FourPeople_1280x720_60_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_E_FourPeople_1280x720_60_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_E_FourPeople_1280x720_60_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_E_FourPeople_1280x720_60_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_E_FourPeople_1280x720_60_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_E_Johnny_1280x720_60_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_E_Johnny_1280x720_60_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_E_Johnny_1280x720_60_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_E_Johnny_1280x720_60_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_E_Johnny_1280x720_60_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_E_Johnny_1280x720_60_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_E_Johnny_1280x720_60_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_E_Johnny_1280x720_60_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_E_KristenAndSara_1280x720_60_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_E_KristenAndSara_1280x720_60_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_E_KristenAndSara_1280x720_60_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_E_KristenAndSara_1280x720_60_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_E_KristenAndSara_1280x720_60_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_E_KristenAndSara_1280x720_60_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_E_KristenAndSara_1280x720_60_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-08_E_KristenAndSara_1280x720_60_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_B_BasketballDrive_1920x1080_50_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_B_BasketballDrive_1920x1080_50_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_B_BasketballDrive_1920x1080_50_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_B_BasketballDrive_1920x1080_50_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_B_BasketballDrive_1920x1080_50_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_B_BasketballDrive_1920x1080_50_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_B_BasketballDrive_1920x1080_50_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_B_BasketballDrive_1920x1080_50_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_B_BQTerrace_1920x1080_60_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_B_BQTerrace_1920x1080_60_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_B_BQTerrace_1920x1080_60_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_B_BQTerrace_1920x1080_60_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_B_BQTerrace_1920x1080_60_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_B_BQTerrace_1920x1080_60_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_B_BQTerrace_1920x1080_60_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_B_BQTerrace_1920x1080_60_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_B_Cactus_1920x1080_50_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_B_Cactus_1920x1080_50_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_B_Cactus_1920x1080_50_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_B_Cactus_1920x1080_50_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_B_Cactus_1920x1080_50_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_B_Cactus_1920x1080_50_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_B_Cactus_1920x1080_50_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_B_Cactus_1920x1080_50_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_B_Kimono_1920x1080_24_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_B_Kimono_1920x1080_24_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_B_Kimono_1920x1080_24_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_B_Kimono_1920x1080_24_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_B_Kimono_1920x1080_24_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_B_Kimono_1920x1080_24_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_B_Kimono_1920x1080_24_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_B_Kimono_1920x1080_24_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_B_ParkScene_1920x1080_24_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_B_ParkScene_1920x1080_24_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_B_ParkScene_1920x1080_24_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_B_ParkScene_1920x1080_24_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_B_ParkScene_1920x1080_24_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_B_ParkScene_1920x1080_24_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_B_ParkScene_1920x1080_24_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_B_ParkScene_1920x1080_24_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_E_FourPeople_1280x720_60_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_E_FourPeople_1280x720_60_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_E_FourPeople_1280x720_60_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_E_FourPeople_1280x720_60_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_E_FourPeople_1280x720_60_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_E_FourPeople_1280x720_60_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_E_FourPeople_1280x720_60_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_E_FourPeople_1280x720_60_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_E_Johnny_1280x720_60_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_E_Johnny_1280x720_60_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_E_Johnny_1280x720_60_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_E_Johnny_1280x720_60_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_E_Johnny_1280x720_60_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_E_Johnny_1280x720_60_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_E_Johnny_1280x720_60_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_E_Johnny_1280x720_60_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_E_KristenAndSara_1280x720_60_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_E_KristenAndSara_1280x720_60_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_E_KristenAndSara_1280x720_60_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_E_KristenAndSara_1280x720_60_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_E_KristenAndSara_1280x720_60_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_E_KristenAndSara_1280x720_60_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_E_KristenAndSara_1280x720_60_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_16-16_E_KristenAndSara_1280x720_60_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_B_BasketballDrive_1920x1080_50_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_B_BasketballDrive_1920x1080_50_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_B_BasketballDrive_1920x1080_50_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_B_BasketballDrive_1920x1080_50_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_B_BasketballDrive_1920x1080_50_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_B_BasketballDrive_1920x1080_50_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_B_BasketballDrive_1920x1080_50_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_B_BasketballDrive_1920x1080_50_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_B_BQTerrace_1920x1080_60_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_B_BQTerrace_1920x1080_60_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_B_BQTerrace_1920x1080_60_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_B_BQTerrace_1920x1080_60_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_B_BQTerrace_1920x1080_60_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_B_BQTerrace_1920x1080_60_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_B_BQTerrace_1920x1080_60_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_B_BQTerrace_1920x1080_60_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_B_Cactus_1920x1080_50_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_B_Cactus_1920x1080_50_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_B_Cactus_1920x1080_50_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_B_Cactus_1920x1080_50_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_B_Cactus_1920x1080_50_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_B_Cactus_1920x1080_50_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_B_Cactus_1920x1080_50_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_B_Cactus_1920x1080_50_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_B_Kimono_1920x1080_24_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_B_Kimono_1920x1080_24_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_B_Kimono_1920x1080_24_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_B_Kimono_1920x1080_24_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_B_Kimono_1920x1080_24_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_B_Kimono_1920x1080_24_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_B_Kimono_1920x1080_24_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_B_Kimono_1920x1080_24_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_B_ParkScene_1920x1080_24_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_B_ParkScene_1920x1080_24_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_B_ParkScene_1920x1080_24_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_B_ParkScene_1920x1080_24_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_B_ParkScene_1920x1080_24_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_B_ParkScene_1920x1080_24_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_B_ParkScene_1920x1080_24_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_B_ParkScene_1920x1080_24_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_E_FourPeople_1280x720_60_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_E_FourPeople_1280x720_60_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_E_FourPeople_1280x720_60_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_E_FourPeople_1280x720_60_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_E_FourPeople_1280x720_60_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_E_FourPeople_1280x720_60_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_E_FourPeople_1280x720_60_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_E_FourPeople_1280x720_60_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_E_Johnny_1280x720_60_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_E_Johnny_1280x720_60_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_E_Johnny_1280x720_60_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_E_Johnny_1280x720_60_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_E_Johnny_1280x720_60_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_E_Johnny_1280x720_60_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_E_Johnny_1280x720_60_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_E_Johnny_1280x720_60_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_E_KristenAndSara_1280x720_60_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_E_KristenAndSara_1280x720_60_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_E_KristenAndSara_1280x720_60_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_E_KristenAndSara_1280x720_60_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_E_KristenAndSara_1280x720_60_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_E_KristenAndSara_1280x720_60_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_E_KristenAndSara_1280x720_60_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-08_E_KristenAndSara_1280x720_60_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_B_BasketballDrive_1920x1080_50_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_B_BasketballDrive_1920x1080_50_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_B_BasketballDrive_1920x1080_50_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_B_BasketballDrive_1920x1080_50_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_B_BasketballDrive_1920x1080_50_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_B_BasketballDrive_1920x1080_50_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_B_BasketballDrive_1920x1080_50_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_B_BasketballDrive_1920x1080_50_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_B_BQTerrace_1920x1080_60_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_B_BQTerrace_1920x1080_60_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_B_BQTerrace_1920x1080_60_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_B_BQTerrace_1920x1080_60_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_B_BQTerrace_1920x1080_60_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_B_BQTerrace_1920x1080_60_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_B_BQTerrace_1920x1080_60_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_B_BQTerrace_1920x1080_60_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_B_Cactus_1920x1080_50_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_B_Cactus_1920x1080_50_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_B_Cactus_1920x1080_50_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_B_Cactus_1920x1080_50_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_B_Cactus_1920x1080_50_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_B_Cactus_1920x1080_50_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_B_Cactus_1920x1080_50_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_B_Cactus_1920x1080_50_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_B_Kimono_1920x1080_24_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_B_Kimono_1920x1080_24_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_B_Kimono_1920x1080_24_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_B_Kimono_1920x1080_24_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_B_Kimono_1920x1080_24_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_B_Kimono_1920x1080_24_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_B_Kimono_1920x1080_24_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_B_Kimono_1920x1080_24_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_B_ParkScene_1920x1080_24_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_B_ParkScene_1920x1080_24_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_B_ParkScene_1920x1080_24_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_B_ParkScene_1920x1080_24_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_B_ParkScene_1920x1080_24_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_B_ParkScene_1920x1080_24_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_B_ParkScene_1920x1080_24_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_B_ParkScene_1920x1080_24_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_E_FourPeople_1280x720_60_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_E_FourPeople_1280x720_60_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_E_FourPeople_1280x720_60_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_E_FourPeople_1280x720_60_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_E_FourPeople_1280x720_60_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_E_FourPeople_1280x720_60_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_E_FourPeople_1280x720_60_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_E_FourPeople_1280x720_60_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_E_Johnny_1280x720_60_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_E_Johnny_1280x720_60_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_E_Johnny_1280x720_60_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_E_Johnny_1280x720_60_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_E_Johnny_1280x720_60_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_E_Johnny_1280x720_60_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_E_Johnny_1280x720_60_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_E_Johnny_1280x720_60_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_E_KristenAndSara_1280x720_60_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_E_KristenAndSara_1280x720_60_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_E_KristenAndSara_1280x720_60_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_E_KristenAndSara_1280x720_60_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_E_KristenAndSara_1280x720_60_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_E_KristenAndSara_1280x720_60_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_E_KristenAndSara_1280x720_60_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-16_E_KristenAndSara_1280x720_60_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_B_BasketballDrive_1920x1080_50_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_B_BasketballDrive_1920x1080_50_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_B_BasketballDrive_1920x1080_50_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_B_BasketballDrive_1920x1080_50_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_B_BasketballDrive_1920x1080_50_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_B_BasketballDrive_1920x1080_50_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_B_BasketballDrive_1920x1080_50_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_B_BasketballDrive_1920x1080_50_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_B_BQTerrace_1920x1080_60_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_B_BQTerrace_1920x1080_60_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_B_BQTerrace_1920x1080_60_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_B_BQTerrace_1920x1080_60_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_B_BQTerrace_1920x1080_60_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_B_BQTerrace_1920x1080_60_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_B_BQTerrace_1920x1080_60_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_B_BQTerrace_1920x1080_60_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_B_Cactus_1920x1080_50_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_B_Cactus_1920x1080_50_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_B_Cactus_1920x1080_50_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_B_Cactus_1920x1080_50_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_B_Cactus_1920x1080_50_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_B_Cactus_1920x1080_50_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_B_Cactus_1920x1080_50_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_B_Cactus_1920x1080_50_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_B_Kimono_1920x1080_24_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_B_Kimono_1920x1080_24_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_B_Kimono_1920x1080_24_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_B_Kimono_1920x1080_24_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_B_Kimono_1920x1080_24_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_B_Kimono_1920x1080_24_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_B_Kimono_1920x1080_24_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_B_Kimono_1920x1080_24_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_B_ParkScene_1920x1080_24_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_B_ParkScene_1920x1080_24_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_B_ParkScene_1920x1080_24_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_B_ParkScene_1920x1080_24_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_B_ParkScene_1920x1080_24_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_B_ParkScene_1920x1080_24_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_B_ParkScene_1920x1080_24_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_B_ParkScene_1920x1080_24_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_E_FourPeople_1280x720_60_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_E_FourPeople_1280x720_60_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_E_FourPeople_1280x720_60_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_E_FourPeople_1280x720_60_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_E_FourPeople_1280x720_60_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_E_FourPeople_1280x720_60_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_E_FourPeople_1280x720_60_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_E_FourPeople_1280x720_60_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_E_Johnny_1280x720_60_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_E_Johnny_1280x720_60_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_E_Johnny_1280x720_60_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_E_Johnny_1280x720_60_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_E_Johnny_1280x720_60_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_E_Johnny_1280x720_60_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_E_Johnny_1280x720_60_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_E_Johnny_1280x720_60_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_E_KristenAndSara_1280x720_60_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_E_KristenAndSara_1280x720_60_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_E_KristenAndSara_1280x720_60_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_E_KristenAndSara_1280x720_60_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_E_KristenAndSara_1280x720_60_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_E_KristenAndSara_1280x720_60_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_E_KristenAndSara_1280x720_60_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_32-32_E_KristenAndSara_1280x720_60_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_B_BasketballDrive_1920x1080_50_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_B_BasketballDrive_1920x1080_50_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_B_BasketballDrive_1920x1080_50_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_B_BasketballDrive_1920x1080_50_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_B_BasketballDrive_1920x1080_50_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_B_BasketballDrive_1920x1080_50_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_B_BasketballDrive_1920x1080_50_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_B_BasketballDrive_1920x1080_50_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_B_BQTerrace_1920x1080_60_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_B_BQTerrace_1920x1080_60_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_B_BQTerrace_1920x1080_60_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_B_BQTerrace_1920x1080_60_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_B_BQTerrace_1920x1080_60_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_B_BQTerrace_1920x1080_60_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_B_BQTerrace_1920x1080_60_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_B_BQTerrace_1920x1080_60_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_B_Cactus_1920x1080_50_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_B_Cactus_1920x1080_50_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_B_Cactus_1920x1080_50_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_B_Cactus_1920x1080_50_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_B_Cactus_1920x1080_50_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_B_Cactus_1920x1080_50_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_B_Cactus_1920x1080_50_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_B_Cactus_1920x1080_50_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_B_Kimono_1920x1080_24_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_B_Kimono_1920x1080_24_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_B_Kimono_1920x1080_24_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_B_Kimono_1920x1080_24_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_B_Kimono_1920x1080_24_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_B_Kimono_1920x1080_24_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_B_Kimono_1920x1080_24_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_B_Kimono_1920x1080_24_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_B_ParkScene_1920x1080_24_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_B_ParkScene_1920x1080_24_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_B_ParkScene_1920x1080_24_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_B_ParkScene_1920x1080_24_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_B_ParkScene_1920x1080_24_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_B_ParkScene_1920x1080_24_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_B_ParkScene_1920x1080_24_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_B_ParkScene_1920x1080_24_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_E_FourPeople_1280x720_60_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_E_FourPeople_1280x720_60_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_E_FourPeople_1280x720_60_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_E_FourPeople_1280x720_60_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_E_FourPeople_1280x720_60_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_E_FourPeople_1280x720_60_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_E_FourPeople_1280x720_60_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_E_FourPeople_1280x720_60_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_E_Johnny_1280x720_60_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_E_Johnny_1280x720_60_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_E_Johnny_1280x720_60_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_E_Johnny_1280x720_60_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_E_Johnny_1280x720_60_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_E_Johnny_1280x720_60_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_E_Johnny_1280x720_60_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_E_Johnny_1280x720_60_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_E_KristenAndSara_1280x720_60_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_E_KristenAndSara_1280x720_60_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_E_KristenAndSara_1280x720_60_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_E_KristenAndSara_1280x720_60_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_E_KristenAndSara_1280x720_60_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_E_KristenAndSara_1280x720_60_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_E_KristenAndSara_1280x720_60_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-08_E_KristenAndSara_1280x720_60_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_B_BasketballDrive_1920x1080_50_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_B_BasketballDrive_1920x1080_50_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_B_BasketballDrive_1920x1080_50_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_B_BasketballDrive_1920x1080_50_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_B_BasketballDrive_1920x1080_50_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_B_BasketballDrive_1920x1080_50_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_B_BasketballDrive_1920x1080_50_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_B_BasketballDrive_1920x1080_50_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_B_BQTerrace_1920x1080_60_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_B_BQTerrace_1920x1080_60_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_B_BQTerrace_1920x1080_60_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_B_BQTerrace_1920x1080_60_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_B_BQTerrace_1920x1080_60_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_B_BQTerrace_1920x1080_60_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_B_BQTerrace_1920x1080_60_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_B_BQTerrace_1920x1080_60_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_B_Cactus_1920x1080_50_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_B_Cactus_1920x1080_50_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_B_Cactus_1920x1080_50_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_B_Cactus_1920x1080_50_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_B_Cactus_1920x1080_50_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_B_Cactus_1920x1080_50_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_B_Cactus_1920x1080_50_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_B_Cactus_1920x1080_50_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_B_Kimono_1920x1080_24_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_B_Kimono_1920x1080_24_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_B_Kimono_1920x1080_24_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_B_Kimono_1920x1080_24_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_B_Kimono_1920x1080_24_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_B_Kimono_1920x1080_24_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_B_Kimono_1920x1080_24_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_B_Kimono_1920x1080_24_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_B_ParkScene_1920x1080_24_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_B_ParkScene_1920x1080_24_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_B_ParkScene_1920x1080_24_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_B_ParkScene_1920x1080_24_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_B_ParkScene_1920x1080_24_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_B_ParkScene_1920x1080_24_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_B_ParkScene_1920x1080_24_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_B_ParkScene_1920x1080_24_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_E_FourPeople_1280x720_60_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_E_FourPeople_1280x720_60_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_E_FourPeople_1280x720_60_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_E_FourPeople_1280x720_60_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_E_FourPeople_1280x720_60_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_E_FourPeople_1280x720_60_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_E_FourPeople_1280x720_60_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_E_FourPeople_1280x720_60_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_E_Johnny_1280x720_60_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_E_Johnny_1280x720_60_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_E_Johnny_1280x720_60_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_E_Johnny_1280x720_60_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_E_Johnny_1280x720_60_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_E_Johnny_1280x720_60_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_E_Johnny_1280x720_60_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_E_Johnny_1280x720_60_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_E_KristenAndSara_1280x720_60_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_E_KristenAndSara_1280x720_60_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_E_KristenAndSara_1280x720_60_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_E_KristenAndSara_1280x720_60_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_E_KristenAndSara_1280x720_60_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_E_KristenAndSara_1280x720_60_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_E_KristenAndSara_1280x720_60_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-16_E_KristenAndSara_1280x720_60_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_B_BasketballDrive_1920x1080_50_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_B_BasketballDrive_1920x1080_50_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_B_BasketballDrive_1920x1080_50_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_B_BasketballDrive_1920x1080_50_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_B_BasketballDrive_1920x1080_50_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_B_BasketballDrive_1920x1080_50_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_B_BasketballDrive_1920x1080_50_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_B_BasketballDrive_1920x1080_50_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_B_BQTerrace_1920x1080_60_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_B_BQTerrace_1920x1080_60_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_B_BQTerrace_1920x1080_60_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_B_BQTerrace_1920x1080_60_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_B_BQTerrace_1920x1080_60_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_B_BQTerrace_1920x1080_60_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_B_BQTerrace_1920x1080_60_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_B_BQTerrace_1920x1080_60_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_B_Cactus_1920x1080_50_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_B_Cactus_1920x1080_50_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_B_Cactus_1920x1080_50_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_B_Cactus_1920x1080_50_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_B_Cactus_1920x1080_50_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_B_Cactus_1920x1080_50_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_B_Cactus_1920x1080_50_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_B_Cactus_1920x1080_50_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_B_Kimono_1920x1080_24_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_B_Kimono_1920x1080_24_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_B_Kimono_1920x1080_24_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_B_Kimono_1920x1080_24_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_B_Kimono_1920x1080_24_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_B_Kimono_1920x1080_24_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_B_Kimono_1920x1080_24_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_B_Kimono_1920x1080_24_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_B_ParkScene_1920x1080_24_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_B_ParkScene_1920x1080_24_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_B_ParkScene_1920x1080_24_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_B_ParkScene_1920x1080_24_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_B_ParkScene_1920x1080_24_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_B_ParkScene_1920x1080_24_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_B_ParkScene_1920x1080_24_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_B_ParkScene_1920x1080_24_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_E_FourPeople_1280x720_60_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_E_FourPeople_1280x720_60_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_E_FourPeople_1280x720_60_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_E_FourPeople_1280x720_60_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_E_FourPeople_1280x720_60_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_E_FourPeople_1280x720_60_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_E_FourPeople_1280x720_60_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_E_FourPeople_1280x720_60_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_E_Johnny_1280x720_60_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_E_Johnny_1280x720_60_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_E_Johnny_1280x720_60_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_E_Johnny_1280x720_60_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_E_Johnny_1280x720_60_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_E_Johnny_1280x720_60_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_E_Johnny_1280x720_60_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_E_Johnny_1280x720_60_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_E_KristenAndSara_1280x720_60_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_E_KristenAndSara_1280x720_60_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_E_KristenAndSara_1280x720_60_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_E_KristenAndSara_1280x720_60_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_E_KristenAndSara_1280x720_60_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_E_KristenAndSara_1280x720_60_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_E_KristenAndSara_1280x720_60_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-32_E_KristenAndSara_1280x720_60_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_B_BasketballDrive_1920x1080_50_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_B_BasketballDrive_1920x1080_50_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_B_BasketballDrive_1920x1080_50_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_B_BasketballDrive_1920x1080_50_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_B_BasketballDrive_1920x1080_50_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_B_BasketballDrive_1920x1080_50_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_B_BasketballDrive_1920x1080_50_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_B_BasketballDrive_1920x1080_50_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_B_BQTerrace_1920x1080_60_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_B_BQTerrace_1920x1080_60_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_B_BQTerrace_1920x1080_60_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_B_BQTerrace_1920x1080_60_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_B_BQTerrace_1920x1080_60_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_B_BQTerrace_1920x1080_60_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_B_BQTerrace_1920x1080_60_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_B_BQTerrace_1920x1080_60_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_B_Cactus_1920x1080_50_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_B_Cactus_1920x1080_50_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_B_Cactus_1920x1080_50_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_B_Cactus_1920x1080_50_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_B_Cactus_1920x1080_50_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_B_Cactus_1920x1080_50_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_B_Cactus_1920x1080_50_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_B_Cactus_1920x1080_50_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_B_Kimono_1920x1080_24_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_B_Kimono_1920x1080_24_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_B_Kimono_1920x1080_24_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_B_Kimono_1920x1080_24_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_B_Kimono_1920x1080_24_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_B_Kimono_1920x1080_24_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_B_Kimono_1920x1080_24_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_B_Kimono_1920x1080_24_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_B_ParkScene_1920x1080_24_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_B_ParkScene_1920x1080_24_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_B_ParkScene_1920x1080_24_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_B_ParkScene_1920x1080_24_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_B_ParkScene_1920x1080_24_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_B_ParkScene_1920x1080_24_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_B_ParkScene_1920x1080_24_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_B_ParkScene_1920x1080_24_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_E_FourPeople_1280x720_60_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_E_FourPeople_1280x720_60_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_E_FourPeople_1280x720_60_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_E_FourPeople_1280x720_60_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_E_FourPeople_1280x720_60_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_E_FourPeople_1280x720_60_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_E_FourPeople_1280x720_60_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_E_FourPeople_1280x720_60_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_E_Johnny_1280x720_60_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_E_Johnny_1280x720_60_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_E_Johnny_1280x720_60_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_E_Johnny_1280x720_60_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_E_Johnny_1280x720_60_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_E_Johnny_1280x720_60_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_E_Johnny_1280x720_60_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_E_Johnny_1280x720_60_RA_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_E_KristenAndSara_1280x720_60_LD_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_E_KristenAndSara_1280x720_60_LD_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_E_KristenAndSara_1280x720_60_LD_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_E_KristenAndSara_1280x720_60_LD_37_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_E_KristenAndSara_1280x720_60_RA_22_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_E_KristenAndSara_1280x720_60_RA_27_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_E_KristenAndSara_1280x720_60_RA_32_0.out\n",
      "saidasFPGA10\\OCL-FPGA_64-64_E_KristenAndSara_1280x720_60_RA_37_0.out\n"
     ]
    }
   ],
   "source": [
    "import pandas as pd\n",
    "\n",
    "import glob\n",
    "\n",
    "path='saidasFPGA10/'\n",
    "\n",
    "files = [f for f in glob.glob(path + \"*.out\", recursive=True)]\n",
    "    \n",
    "for f in files:\n",
    "    print(f)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "def getData(f):\n",
    "    dict_temp = {}\n",
    "    fp = open(f,'r')\n",
    "    fnamesplit = \"\\\\\"\n",
    "    for line in fp:\n",
    "        if \":\" in line and line[0] != 'I' and line != '\\n':\n",
    "            key = line.split(\":\")[0]\n",
    "            value = float(line.split(\":\")[1].split(\"\\n\")[0])\n",
    "            dict_temp[key] = value\n",
    "            if f.split(fnamesplit)[1][0] == \"C\":\n",
    "                if key == \"tMCLuma_clk\":\n",
    "                    dict_temp['file_name'] = f.split(fnamesplit)[1]\n",
    "                    dict_temp['cat'] = f.split(fnamesplit)[1].split('_')[1]\n",
    "                    dict_temp['dev'] = f.split(fnamesplit)[1].split('-')[1].split('_')[0]\n",
    "                    dict_temp['vid'] = f.split(fnamesplit)[1].split('_')[2]\n",
    "                    dict_temp['qp'] = f.split(fnamesplit)[1].split('_')[6]\n",
    "                    dict_temp['type'] = f.split(fnamesplit)[1].split('_')[5]\n",
    "                    dict_temp['config'] = \"0-0\"\n",
    "                    return dict_temp\n",
    "            if f.split(fnamesplit)[1][0] == \"O\":\n",
    "                if key == \"tOutput_cout\":\n",
    "                    dict_temp['file_name'] = f.split(fnamesplit)[1]\n",
    "                    dict_temp['cat'] = f.split(fnamesplit)[1].split('_')[2]\n",
    "                    dict_temp['dev'] = f.split(fnamesplit)[1].split('-')[1].split('_')[0]\n",
    "                    dict_temp['vid'] = f.split(fnamesplit)[1].split('_')[3]\n",
    "                    dict_temp['config'] = f.split(fnamesplit)[1].split('_')[1]\n",
    "                    dict_temp['qp'] = f.split(fnamesplit)[1].split('_')[7]\n",
    "                    dict_temp['type'] = f.split(fnamesplit)[1].split('_')[6]\n",
    "                    return dict_temp\n",
    "                    \n",
    "    "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "df = pd.DataFrame()\n",
    "df_CPU = pd.DataFrame()\n",
    "df_FPGA = pd.DataFrame()\n",
    "\n",
    "for f in files:\n",
    "    df = df.append(getData(f), ignore_index = True)\n",
    " "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "df_CPU = df[df['dev'] == \"CPU\"]\n",
    "df_FPGA = df[df['dev'] == \"FPGA\"]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "#df.to_csv('fpga_libde265.csv')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>Frames</th>\n",
       "      <th>TotalDe265</th>\n",
       "      <th>cat</th>\n",
       "      <th>config</th>\n",
       "      <th>dev</th>\n",
       "      <th>file_name</th>\n",
       "      <th>fps</th>\n",
       "      <th>qp</th>\n",
       "      <th>tGenerateInterPredictionSamples</th>\n",
       "      <th>tGenerateInterPredictionSamples_clk</th>\n",
       "      <th>...</th>\n",
       "      <th>tKernel</th>\n",
       "      <th>tKernel_cout</th>\n",
       "      <th>tOutput</th>\n",
       "      <th>tOutput_cout</th>\n",
       "      <th>tTotal_clk_cout</th>\n",
       "      <th>tTotal_cout</th>\n",
       "      <th>txFracl</th>\n",
       "      <th>txFracl_cout</th>\n",
       "      <th>tyFracl</th>\n",
       "      <th>tyFracl_cout</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>10.0</td>\n",
       "      <td>3.09180</td>\n",
       "      <td>B</td>\n",
       "      <td>0-0</td>\n",
       "      <td>CPU</td>\n",
       "      <td>C-CPU_B_BasketballDrive_1920x1080_50_LD_22_0.out</td>\n",
       "      <td>3.23</td>\n",
       "      <td>22</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0.0</td>\n",
       "      <td>...</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>10.0</td>\n",
       "      <td>2.08136</td>\n",
       "      <td>B</td>\n",
       "      <td>0-0</td>\n",
       "      <td>CPU</td>\n",
       "      <td>C-CPU_B_BasketballDrive_1920x1080_50_LD_27_0.out</td>\n",
       "      <td>4.80</td>\n",
       "      <td>27</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0.0</td>\n",
       "      <td>...</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>10.0</td>\n",
       "      <td>1.68111</td>\n",
       "      <td>B</td>\n",
       "      <td>0-0</td>\n",
       "      <td>CPU</td>\n",
       "      <td>C-CPU_B_BasketballDrive_1920x1080_50_LD_32_0.out</td>\n",
       "      <td>5.95</td>\n",
       "      <td>32</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0.0</td>\n",
       "      <td>...</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>10.0</td>\n",
       "      <td>1.48476</td>\n",
       "      <td>B</td>\n",
       "      <td>0-0</td>\n",
       "      <td>CPU</td>\n",
       "      <td>C-CPU_B_BasketballDrive_1920x1080_50_LD_37_0.out</td>\n",
       "      <td>6.74</td>\n",
       "      <td>37</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0.0</td>\n",
       "      <td>...</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>10.0</td>\n",
       "      <td>4.01288</td>\n",
       "      <td>B</td>\n",
       "      <td>0-0</td>\n",
       "      <td>CPU</td>\n",
       "      <td>C-CPU_B_BasketballDrive_1920x1080_50_RA_22_0.out</td>\n",
       "      <td>2.49</td>\n",
       "      <td>22</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0.0</td>\n",
       "      <td>...</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>10.0</td>\n",
       "      <td>2.78393</td>\n",
       "      <td>B</td>\n",
       "      <td>0-0</td>\n",
       "      <td>CPU</td>\n",
       "      <td>C-CPU_B_BasketballDrive_1920x1080_50_RA_27_0.out</td>\n",
       "      <td>3.59</td>\n",
       "      <td>27</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0.0</td>\n",
       "      <td>...</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>6</th>\n",
       "      <td>10.0</td>\n",
       "      <td>2.37400</td>\n",
       "      <td>B</td>\n",
       "      <td>0-0</td>\n",
       "      <td>CPU</td>\n",
       "      <td>C-CPU_B_BasketballDrive_1920x1080_50_RA_32_0.out</td>\n",
       "      <td>4.21</td>\n",
       "      <td>32</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0.0</td>\n",
       "      <td>...</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>7</th>\n",
       "      <td>10.0</td>\n",
       "      <td>2.09630</td>\n",
       "      <td>B</td>\n",
       "      <td>0-0</td>\n",
       "      <td>CPU</td>\n",
       "      <td>C-CPU_B_BasketballDrive_1920x1080_50_RA_37_0.out</td>\n",
       "      <td>4.77</td>\n",
       "      <td>37</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0.0</td>\n",
       "      <td>...</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>8</th>\n",
       "      <td>10.0</td>\n",
       "      <td>3.94015</td>\n",
       "      <td>B</td>\n",
       "      <td>0-0</td>\n",
       "      <td>CPU</td>\n",
       "      <td>C-CPU_B_BQTerrace_1920x1080_60_LD_22_0.out</td>\n",
       "      <td>2.54</td>\n",
       "      <td>22</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0.0</td>\n",
       "      <td>...</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>9</th>\n",
       "      <td>10.0</td>\n",
       "      <td>2.61683</td>\n",
       "      <td>B</td>\n",
       "      <td>0-0</td>\n",
       "      <td>CPU</td>\n",
       "      <td>C-CPU_B_BQTerrace_1920x1080_60_LD_27_0.out</td>\n",
       "      <td>3.82</td>\n",
       "      <td>27</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0.0</td>\n",
       "      <td>...</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>10</th>\n",
       "      <td>10.0</td>\n",
       "      <td>1.88515</td>\n",
       "      <td>B</td>\n",
       "      <td>0-0</td>\n",
       "      <td>CPU</td>\n",
       "      <td>C-CPU_B_BQTerrace_1920x1080_60_LD_32_0.out</td>\n",
       "      <td>5.30</td>\n",
       "      <td>32</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0.0</td>\n",
       "      <td>...</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>11</th>\n",
       "      <td>10.0</td>\n",
       "      <td>1.59404</td>\n",
       "      <td>B</td>\n",
       "      <td>0-0</td>\n",
       "      <td>CPU</td>\n",
       "      <td>C-CPU_B_BQTerrace_1920x1080_60_LD_37_0.out</td>\n",
       "      <td>6.27</td>\n",
       "      <td>37</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0.0</td>\n",
       "      <td>...</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>12</th>\n",
       "      <td>10.0</td>\n",
       "      <td>4.98294</td>\n",
       "      <td>B</td>\n",
       "      <td>0-0</td>\n",
       "      <td>CPU</td>\n",
       "      <td>C-CPU_B_BQTerrace_1920x1080_60_RA_22_0.out</td>\n",
       "      <td>2.01</td>\n",
       "      <td>22</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0.0</td>\n",
       "      <td>...</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>13</th>\n",
       "      <td>10.0</td>\n",
       "      <td>3.25089</td>\n",
       "      <td>B</td>\n",
       "      <td>0-0</td>\n",
       "      <td>CPU</td>\n",
       "      <td>C-CPU_B_BQTerrace_1920x1080_60_RA_27_0.out</td>\n",
       "      <td>3.08</td>\n",
       "      <td>27</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0.0</td>\n",
       "      <td>...</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>14</th>\n",
       "      <td>10.0</td>\n",
       "      <td>2.41830</td>\n",
       "      <td>B</td>\n",
       "      <td>0-0</td>\n",
       "      <td>CPU</td>\n",
       "      <td>C-CPU_B_BQTerrace_1920x1080_60_RA_32_0.out</td>\n",
       "      <td>4.14</td>\n",
       "      <td>32</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0.0</td>\n",
       "      <td>...</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>15</th>\n",
       "      <td>10.0</td>\n",
       "      <td>2.25863</td>\n",
       "      <td>B</td>\n",
       "      <td>0-0</td>\n",
       "      <td>CPU</td>\n",
       "      <td>C-CPU_B_BQTerrace_1920x1080_60_RA_37_0.out</td>\n",
       "      <td>4.43</td>\n",
       "      <td>37</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0.0</td>\n",
       "      <td>...</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>16</th>\n",
       "      <td>10.0</td>\n",
       "      <td>2.91360</td>\n",
       "      <td>B</td>\n",
       "      <td>0-0</td>\n",
       "      <td>CPU</td>\n",
       "      <td>C-CPU_B_Cactus_1920x1080_50_LD_22_0.out</td>\n",
       "      <td>3.43</td>\n",
       "      <td>22</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0.0</td>\n",
       "      <td>...</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>17</th>\n",
       "      <td>10.0</td>\n",
       "      <td>1.74024</td>\n",
       "      <td>B</td>\n",
       "      <td>0-0</td>\n",
       "      <td>CPU</td>\n",
       "      <td>C-CPU_B_Cactus_1920x1080_50_LD_27_0.out</td>\n",
       "      <td>5.75</td>\n",
       "      <td>27</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0.0</td>\n",
       "      <td>...</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>18</th>\n",
       "      <td>10.0</td>\n",
       "      <td>1.31261</td>\n",
       "      <td>B</td>\n",
       "      <td>0-0</td>\n",
       "      <td>CPU</td>\n",
       "      <td>C-CPU_B_Cactus_1920x1080_50_LD_32_0.out</td>\n",
       "      <td>7.62</td>\n",
       "      <td>32</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0.0</td>\n",
       "      <td>...</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>19</th>\n",
       "      <td>10.0</td>\n",
       "      <td>1.05201</td>\n",
       "      <td>B</td>\n",
       "      <td>0-0</td>\n",
       "      <td>CPU</td>\n",
       "      <td>C-CPU_B_Cactus_1920x1080_50_LD_37_0.out</td>\n",
       "      <td>9.51</td>\n",
       "      <td>37</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0.0</td>\n",
       "      <td>...</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>20</th>\n",
       "      <td>10.0</td>\n",
       "      <td>3.91202</td>\n",
       "      <td>B</td>\n",
       "      <td>0-0</td>\n",
       "      <td>CPU</td>\n",
       "      <td>C-CPU_B_Cactus_1920x1080_50_RA_22_0.out</td>\n",
       "      <td>2.56</td>\n",
       "      <td>22</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0.0</td>\n",
       "      <td>...</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>21</th>\n",
       "      <td>10.0</td>\n",
       "      <td>2.28657</td>\n",
       "      <td>B</td>\n",
       "      <td>0-0</td>\n",
       "      <td>CPU</td>\n",
       "      <td>C-CPU_B_Cactus_1920x1080_50_RA_27_0.out</td>\n",
       "      <td>4.37</td>\n",
       "      <td>27</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0.0</td>\n",
       "      <td>...</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>22</th>\n",
       "      <td>10.0</td>\n",
       "      <td>1.92530</td>\n",
       "      <td>B</td>\n",
       "      <td>0-0</td>\n",
       "      <td>CPU</td>\n",
       "      <td>C-CPU_B_Cactus_1920x1080_50_RA_32_0.out</td>\n",
       "      <td>5.19</td>\n",
       "      <td>32</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0.0</td>\n",
       "      <td>...</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>23</th>\n",
       "      <td>10.0</td>\n",
       "      <td>1.58514</td>\n",
       "      <td>B</td>\n",
       "      <td>0-0</td>\n",
       "      <td>CPU</td>\n",
       "      <td>C-CPU_B_Cactus_1920x1080_50_RA_37_0.out</td>\n",
       "      <td>6.31</td>\n",
       "      <td>37</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0.0</td>\n",
       "      <td>...</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>24</th>\n",
       "      <td>10.0</td>\n",
       "      <td>3.36973</td>\n",
       "      <td>B</td>\n",
       "      <td>0-0</td>\n",
       "      <td>CPU</td>\n",
       "      <td>C-CPU_B_Kimono_1920x1080_24_LD_22_0.out</td>\n",
       "      <td>2.97</td>\n",
       "      <td>22</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0.0</td>\n",
       "      <td>...</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>25</th>\n",
       "      <td>10.0</td>\n",
       "      <td>2.37813</td>\n",
       "      <td>B</td>\n",
       "      <td>0-0</td>\n",
       "      <td>CPU</td>\n",
       "      <td>C-CPU_B_Kimono_1920x1080_24_LD_27_0.out</td>\n",
       "      <td>4.20</td>\n",
       "      <td>27</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0.0</td>\n",
       "      <td>...</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>26</th>\n",
       "      <td>10.0</td>\n",
       "      <td>1.84547</td>\n",
       "      <td>B</td>\n",
       "      <td>0-0</td>\n",
       "      <td>CPU</td>\n",
       "      <td>C-CPU_B_Kimono_1920x1080_24_LD_32_0.out</td>\n",
       "      <td>5.42</td>\n",
       "      <td>32</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0.0</td>\n",
       "      <td>...</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>27</th>\n",
       "      <td>10.0</td>\n",
       "      <td>1.62109</td>\n",
       "      <td>B</td>\n",
       "      <td>0-0</td>\n",
       "      <td>CPU</td>\n",
       "      <td>C-CPU_B_Kimono_1920x1080_24_LD_37_0.out</td>\n",
       "      <td>6.17</td>\n",
       "      <td>37</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0.0</td>\n",
       "      <td>...</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>28</th>\n",
       "      <td>10.0</td>\n",
       "      <td>3.99970</td>\n",
       "      <td>B</td>\n",
       "      <td>0-0</td>\n",
       "      <td>CPU</td>\n",
       "      <td>C-CPU_B_Kimono_1920x1080_24_RA_22_0.out</td>\n",
       "      <td>2.50</td>\n",
       "      <td>22</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0.0</td>\n",
       "      <td>...</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>29</th>\n",
       "      <td>10.0</td>\n",
       "      <td>3.01593</td>\n",
       "      <td>B</td>\n",
       "      <td>0-0</td>\n",
       "      <td>CPU</td>\n",
       "      <td>C-CPU_B_Kimono_1920x1080_24_RA_27_0.out</td>\n",
       "      <td>3.32</td>\n",
       "      <td>27</td>\n",
       "      <td>0.0</td>\n",
       "      <td>0.0</td>\n",
       "      <td>...</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "<p>30 rows  33 columns</p>\n",
       "</div>"
      ],
      "text/plain": [
       "    Frames  TotalDe265 cat config  dev  \\\n",
       "0     10.0     3.09180   B    0-0  CPU   \n",
       "1     10.0     2.08136   B    0-0  CPU   \n",
       "2     10.0     1.68111   B    0-0  CPU   \n",
       "3     10.0     1.48476   B    0-0  CPU   \n",
       "4     10.0     4.01288   B    0-0  CPU   \n",
       "5     10.0     2.78393   B    0-0  CPU   \n",
       "6     10.0     2.37400   B    0-0  CPU   \n",
       "7     10.0     2.09630   B    0-0  CPU   \n",
       "8     10.0     3.94015   B    0-0  CPU   \n",
       "9     10.0     2.61683   B    0-0  CPU   \n",
       "10    10.0     1.88515   B    0-0  CPU   \n",
       "11    10.0     1.59404   B    0-0  CPU   \n",
       "12    10.0     4.98294   B    0-0  CPU   \n",
       "13    10.0     3.25089   B    0-0  CPU   \n",
       "14    10.0     2.41830   B    0-0  CPU   \n",
       "15    10.0     2.25863   B    0-0  CPU   \n",
       "16    10.0     2.91360   B    0-0  CPU   \n",
       "17    10.0     1.74024   B    0-0  CPU   \n",
       "18    10.0     1.31261   B    0-0  CPU   \n",
       "19    10.0     1.05201   B    0-0  CPU   \n",
       "20    10.0     3.91202   B    0-0  CPU   \n",
       "21    10.0     2.28657   B    0-0  CPU   \n",
       "22    10.0     1.92530   B    0-0  CPU   \n",
       "23    10.0     1.58514   B    0-0  CPU   \n",
       "24    10.0     3.36973   B    0-0  CPU   \n",
       "25    10.0     2.37813   B    0-0  CPU   \n",
       "26    10.0     1.84547   B    0-0  CPU   \n",
       "27    10.0     1.62109   B    0-0  CPU   \n",
       "28    10.0     3.99970   B    0-0  CPU   \n",
       "29    10.0     3.01593   B    0-0  CPU   \n",
       "\n",
       "                                           file_name   fps  qp  \\\n",
       "0   C-CPU_B_BasketballDrive_1920x1080_50_LD_22_0.out  3.23  22   \n",
       "1   C-CPU_B_BasketballDrive_1920x1080_50_LD_27_0.out  4.80  27   \n",
       "2   C-CPU_B_BasketballDrive_1920x1080_50_LD_32_0.out  5.95  32   \n",
       "3   C-CPU_B_BasketballDrive_1920x1080_50_LD_37_0.out  6.74  37   \n",
       "4   C-CPU_B_BasketballDrive_1920x1080_50_RA_22_0.out  2.49  22   \n",
       "5   C-CPU_B_BasketballDrive_1920x1080_50_RA_27_0.out  3.59  27   \n",
       "6   C-CPU_B_BasketballDrive_1920x1080_50_RA_32_0.out  4.21  32   \n",
       "7   C-CPU_B_BasketballDrive_1920x1080_50_RA_37_0.out  4.77  37   \n",
       "8         C-CPU_B_BQTerrace_1920x1080_60_LD_22_0.out  2.54  22   \n",
       "9         C-CPU_B_BQTerrace_1920x1080_60_LD_27_0.out  3.82  27   \n",
       "10        C-CPU_B_BQTerrace_1920x1080_60_LD_32_0.out  5.30  32   \n",
       "11        C-CPU_B_BQTerrace_1920x1080_60_LD_37_0.out  6.27  37   \n",
       "12        C-CPU_B_BQTerrace_1920x1080_60_RA_22_0.out  2.01  22   \n",
       "13        C-CPU_B_BQTerrace_1920x1080_60_RA_27_0.out  3.08  27   \n",
       "14        C-CPU_B_BQTerrace_1920x1080_60_RA_32_0.out  4.14  32   \n",
       "15        C-CPU_B_BQTerrace_1920x1080_60_RA_37_0.out  4.43  37   \n",
       "16           C-CPU_B_Cactus_1920x1080_50_LD_22_0.out  3.43  22   \n",
       "17           C-CPU_B_Cactus_1920x1080_50_LD_27_0.out  5.75  27   \n",
       "18           C-CPU_B_Cactus_1920x1080_50_LD_32_0.out  7.62  32   \n",
       "19           C-CPU_B_Cactus_1920x1080_50_LD_37_0.out  9.51  37   \n",
       "20           C-CPU_B_Cactus_1920x1080_50_RA_22_0.out  2.56  22   \n",
       "21           C-CPU_B_Cactus_1920x1080_50_RA_27_0.out  4.37  27   \n",
       "22           C-CPU_B_Cactus_1920x1080_50_RA_32_0.out  5.19  32   \n",
       "23           C-CPU_B_Cactus_1920x1080_50_RA_37_0.out  6.31  37   \n",
       "24           C-CPU_B_Kimono_1920x1080_24_LD_22_0.out  2.97  22   \n",
       "25           C-CPU_B_Kimono_1920x1080_24_LD_27_0.out  4.20  27   \n",
       "26           C-CPU_B_Kimono_1920x1080_24_LD_32_0.out  5.42  32   \n",
       "27           C-CPU_B_Kimono_1920x1080_24_LD_37_0.out  6.17  37   \n",
       "28           C-CPU_B_Kimono_1920x1080_24_RA_22_0.out  2.50  22   \n",
       "29           C-CPU_B_Kimono_1920x1080_24_RA_27_0.out  3.32  27   \n",
       "\n",
       "    tGenerateInterPredictionSamples  tGenerateInterPredictionSamples_clk  ...  \\\n",
       "0                               0.0                                  0.0  ...   \n",
       "1                               0.0                                  0.0  ...   \n",
       "2                               0.0                                  0.0  ...   \n",
       "3                               0.0                                  0.0  ...   \n",
       "4                               0.0                                  0.0  ...   \n",
       "5                               0.0                                  0.0  ...   \n",
       "6                               0.0                                  0.0  ...   \n",
       "7                               0.0                                  0.0  ...   \n",
       "8                               0.0                                  0.0  ...   \n",
       "9                               0.0                                  0.0  ...   \n",
       "10                              0.0                                  0.0  ...   \n",
       "11                              0.0                                  0.0  ...   \n",
       "12                              0.0                                  0.0  ...   \n",
       "13                              0.0                                  0.0  ...   \n",
       "14                              0.0                                  0.0  ...   \n",
       "15                              0.0                                  0.0  ...   \n",
       "16                              0.0                                  0.0  ...   \n",
       "17                              0.0                                  0.0  ...   \n",
       "18                              0.0                                  0.0  ...   \n",
       "19                              0.0                                  0.0  ...   \n",
       "20                              0.0                                  0.0  ...   \n",
       "21                              0.0                                  0.0  ...   \n",
       "22                              0.0                                  0.0  ...   \n",
       "23                              0.0                                  0.0  ...   \n",
       "24                              0.0                                  0.0  ...   \n",
       "25                              0.0                                  0.0  ...   \n",
       "26                              0.0                                  0.0  ...   \n",
       "27                              0.0                                  0.0  ...   \n",
       "28                              0.0                                  0.0  ...   \n",
       "29                              0.0                                  0.0  ...   \n",
       "\n",
       "    tKernel  tKernel_cout  tOutput  tOutput_cout  tTotal_clk_cout  \\\n",
       "0       NaN           NaN      NaN           NaN              NaN   \n",
       "1       NaN           NaN      NaN           NaN              NaN   \n",
       "2       NaN           NaN      NaN           NaN              NaN   \n",
       "3       NaN           NaN      NaN           NaN              NaN   \n",
       "4       NaN           NaN      NaN           NaN              NaN   \n",
       "5       NaN           NaN      NaN           NaN              NaN   \n",
       "6       NaN           NaN      NaN           NaN              NaN   \n",
       "7       NaN           NaN      NaN           NaN              NaN   \n",
       "8       NaN           NaN      NaN           NaN              NaN   \n",
       "9       NaN           NaN      NaN           NaN              NaN   \n",
       "10      NaN           NaN      NaN           NaN              NaN   \n",
       "11      NaN           NaN      NaN           NaN              NaN   \n",
       "12      NaN           NaN      NaN           NaN              NaN   \n",
       "13      NaN           NaN      NaN           NaN              NaN   \n",
       "14      NaN           NaN      NaN           NaN              NaN   \n",
       "15      NaN           NaN      NaN           NaN              NaN   \n",
       "16      NaN           NaN      NaN           NaN              NaN   \n",
       "17      NaN           NaN      NaN           NaN              NaN   \n",
       "18      NaN           NaN      NaN           NaN              NaN   \n",
       "19      NaN           NaN      NaN           NaN              NaN   \n",
       "20      NaN           NaN      NaN           NaN              NaN   \n",
       "21      NaN           NaN      NaN           NaN              NaN   \n",
       "22      NaN           NaN      NaN           NaN              NaN   \n",
       "23      NaN           NaN      NaN           NaN              NaN   \n",
       "24      NaN           NaN      NaN           NaN              NaN   \n",
       "25      NaN           NaN      NaN           NaN              NaN   \n",
       "26      NaN           NaN      NaN           NaN              NaN   \n",
       "27      NaN           NaN      NaN           NaN              NaN   \n",
       "28      NaN           NaN      NaN           NaN              NaN   \n",
       "29      NaN           NaN      NaN           NaN              NaN   \n",
       "\n",
       "    tTotal_cout txFracl txFracl_cout  tyFracl  tyFracl_cout  \n",
       "0           NaN     NaN          NaN      NaN           NaN  \n",
       "1           NaN     NaN          NaN      NaN           NaN  \n",
       "2           NaN     NaN          NaN      NaN           NaN  \n",
       "3           NaN     NaN          NaN      NaN           NaN  \n",
       "4           NaN     NaN          NaN      NaN           NaN  \n",
       "5           NaN     NaN          NaN      NaN           NaN  \n",
       "6           NaN     NaN          NaN      NaN           NaN  \n",
       "7           NaN     NaN          NaN      NaN           NaN  \n",
       "8           NaN     NaN          NaN      NaN           NaN  \n",
       "9           NaN     NaN          NaN      NaN           NaN  \n",
       "10          NaN     NaN          NaN      NaN           NaN  \n",
       "11          NaN     NaN          NaN      NaN           NaN  \n",
       "12          NaN     NaN          NaN      NaN           NaN  \n",
       "13          NaN     NaN          NaN      NaN           NaN  \n",
       "14          NaN     NaN          NaN      NaN           NaN  \n",
       "15          NaN     NaN          NaN      NaN           NaN  \n",
       "16          NaN     NaN          NaN      NaN           NaN  \n",
       "17          NaN     NaN          NaN      NaN           NaN  \n",
       "18          NaN     NaN          NaN      NaN           NaN  \n",
       "19          NaN     NaN          NaN      NaN           NaN  \n",
       "20          NaN     NaN          NaN      NaN           NaN  \n",
       "21          NaN     NaN          NaN      NaN           NaN  \n",
       "22          NaN     NaN          NaN      NaN           NaN  \n",
       "23          NaN     NaN          NaN      NaN           NaN  \n",
       "24          NaN     NaN          NaN      NaN           NaN  \n",
       "25          NaN     NaN          NaN      NaN           NaN  \n",
       "26          NaN     NaN          NaN      NaN           NaN  \n",
       "27          NaN     NaN          NaN      NaN           NaN  \n",
       "28          NaN     NaN          NaN      NaN           NaN  \n",
       "29          NaN     NaN          NaN      NaN           NaN  \n",
       "\n",
       "[30 rows x 33 columns]"
      ]
     },
     "execution_count": 6,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "df[0:30]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "{'BQTerrace',\n",
       " 'BasketballDrive',\n",
       " 'Cactus',\n",
       " 'FourPeople',\n",
       " 'Johnny',\n",
       " 'Kimono',\n",
       " 'KristenAndSara',\n",
       " 'ParkScene'}"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "videos = set(df['vid'].tolist())\n",
    "videos"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [],
   "source": [
    "v_cat = {}\n",
    "v_cat['B'] = ['BQTerrace','BasketballDrive', 'Cactus','Kimono','ParkScene']\n",
    "v_cat['E'] = ['FourPeople', 'Johnny','KristenAndSara']"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "Index(['Frames', 'TotalDe265', 'cat', 'config', 'dev', 'file_name', 'fps',\n",
       "       'qp', 'tGenerateInterPredictionSamples',\n",
       "       'tGenerateInterPredictionSamples_clk', 'tMCLuma', 'tMCLuma_clk',\n",
       "       'tReadCodingUnit', 'tReadCodingUnit_clk', 'tTotal', 'tTotal_clk',\n",
       "       'type', 'vid', 'Frames_cout', 'TotalDe265_cout', 'fps_cout', 'tInput',\n",
       "       'tInput_cout', 'tKernel', 'tKernel_cout', 'tOutput', 'tOutput_cout',\n",
       "       'tTotal_clk_cout', 'tTotal_cout', 'txFracl', 'txFracl_cout', 'tyFracl',\n",
       "       'tyFracl_cout'],\n",
       "      dtype='object')"
      ]
     },
     "execution_count": 9,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "df.columns"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>TotalDe265</th>\n",
       "      <th>qp</th>\n",
       "      <th>cat</th>\n",
       "      <th>file_name</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>3.09180</td>\n",
       "      <td>22</td>\n",
       "      <td>B</td>\n",
       "      <td>C-CPU_B_BasketballDrive_1920x1080_50_LD_22_0.out</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>2.08136</td>\n",
       "      <td>27</td>\n",
       "      <td>B</td>\n",
       "      <td>C-CPU_B_BasketballDrive_1920x1080_50_LD_27_0.out</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>1.68111</td>\n",
       "      <td>32</td>\n",
       "      <td>B</td>\n",
       "      <td>C-CPU_B_BasketballDrive_1920x1080_50_LD_32_0.out</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>1.48476</td>\n",
       "      <td>37</td>\n",
       "      <td>B</td>\n",
       "      <td>C-CPU_B_BasketballDrive_1920x1080_50_LD_37_0.out</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>4.01288</td>\n",
       "      <td>22</td>\n",
       "      <td>B</td>\n",
       "      <td>C-CPU_B_BasketballDrive_1920x1080_50_RA_22_0.out</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>2.78393</td>\n",
       "      <td>27</td>\n",
       "      <td>B</td>\n",
       "      <td>C-CPU_B_BasketballDrive_1920x1080_50_RA_27_0.out</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>6</th>\n",
       "      <td>2.37400</td>\n",
       "      <td>32</td>\n",
       "      <td>B</td>\n",
       "      <td>C-CPU_B_BasketballDrive_1920x1080_50_RA_32_0.out</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>7</th>\n",
       "      <td>2.09630</td>\n",
       "      <td>37</td>\n",
       "      <td>B</td>\n",
       "      <td>C-CPU_B_BasketballDrive_1920x1080_50_RA_37_0.out</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>8</th>\n",
       "      <td>3.94015</td>\n",
       "      <td>22</td>\n",
       "      <td>B</td>\n",
       "      <td>C-CPU_B_BQTerrace_1920x1080_60_LD_22_0.out</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>9</th>\n",
       "      <td>2.61683</td>\n",
       "      <td>27</td>\n",
       "      <td>B</td>\n",
       "      <td>C-CPU_B_BQTerrace_1920x1080_60_LD_27_0.out</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>10</th>\n",
       "      <td>1.88515</td>\n",
       "      <td>32</td>\n",
       "      <td>B</td>\n",
       "      <td>C-CPU_B_BQTerrace_1920x1080_60_LD_32_0.out</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>11</th>\n",
       "      <td>1.59404</td>\n",
       "      <td>37</td>\n",
       "      <td>B</td>\n",
       "      <td>C-CPU_B_BQTerrace_1920x1080_60_LD_37_0.out</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>12</th>\n",
       "      <td>4.98294</td>\n",
       "      <td>22</td>\n",
       "      <td>B</td>\n",
       "      <td>C-CPU_B_BQTerrace_1920x1080_60_RA_22_0.out</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>13</th>\n",
       "      <td>3.25089</td>\n",
       "      <td>27</td>\n",
       "      <td>B</td>\n",
       "      <td>C-CPU_B_BQTerrace_1920x1080_60_RA_27_0.out</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>14</th>\n",
       "      <td>2.41830</td>\n",
       "      <td>32</td>\n",
       "      <td>B</td>\n",
       "      <td>C-CPU_B_BQTerrace_1920x1080_60_RA_32_0.out</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>15</th>\n",
       "      <td>2.25863</td>\n",
       "      <td>37</td>\n",
       "      <td>B</td>\n",
       "      <td>C-CPU_B_BQTerrace_1920x1080_60_RA_37_0.out</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>16</th>\n",
       "      <td>2.91360</td>\n",
       "      <td>22</td>\n",
       "      <td>B</td>\n",
       "      <td>C-CPU_B_Cactus_1920x1080_50_LD_22_0.out</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>17</th>\n",
       "      <td>1.74024</td>\n",
       "      <td>27</td>\n",
       "      <td>B</td>\n",
       "      <td>C-CPU_B_Cactus_1920x1080_50_LD_27_0.out</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>18</th>\n",
       "      <td>1.31261</td>\n",
       "      <td>32</td>\n",
       "      <td>B</td>\n",
       "      <td>C-CPU_B_Cactus_1920x1080_50_LD_32_0.out</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>19</th>\n",
       "      <td>1.05201</td>\n",
       "      <td>37</td>\n",
       "      <td>B</td>\n",
       "      <td>C-CPU_B_Cactus_1920x1080_50_LD_37_0.out</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>20</th>\n",
       "      <td>3.91202</td>\n",
       "      <td>22</td>\n",
       "      <td>B</td>\n",
       "      <td>C-CPU_B_Cactus_1920x1080_50_RA_22_0.out</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>21</th>\n",
       "      <td>2.28657</td>\n",
       "      <td>27</td>\n",
       "      <td>B</td>\n",
       "      <td>C-CPU_B_Cactus_1920x1080_50_RA_27_0.out</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>22</th>\n",
       "      <td>1.92530</td>\n",
       "      <td>32</td>\n",
       "      <td>B</td>\n",
       "      <td>C-CPU_B_Cactus_1920x1080_50_RA_32_0.out</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>23</th>\n",
       "      <td>1.58514</td>\n",
       "      <td>37</td>\n",
       "      <td>B</td>\n",
       "      <td>C-CPU_B_Cactus_1920x1080_50_RA_37_0.out</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>24</th>\n",
       "      <td>3.36973</td>\n",
       "      <td>22</td>\n",
       "      <td>B</td>\n",
       "      <td>C-CPU_B_Kimono_1920x1080_24_LD_22_0.out</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>25</th>\n",
       "      <td>2.37813</td>\n",
       "      <td>27</td>\n",
       "      <td>B</td>\n",
       "      <td>C-CPU_B_Kimono_1920x1080_24_LD_27_0.out</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>26</th>\n",
       "      <td>1.84547</td>\n",
       "      <td>32</td>\n",
       "      <td>B</td>\n",
       "      <td>C-CPU_B_Kimono_1920x1080_24_LD_32_0.out</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>27</th>\n",
       "      <td>1.62109</td>\n",
       "      <td>37</td>\n",
       "      <td>B</td>\n",
       "      <td>C-CPU_B_Kimono_1920x1080_24_LD_37_0.out</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>28</th>\n",
       "      <td>3.99970</td>\n",
       "      <td>22</td>\n",
       "      <td>B</td>\n",
       "      <td>C-CPU_B_Kimono_1920x1080_24_RA_22_0.out</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>29</th>\n",
       "      <td>3.01593</td>\n",
       "      <td>27</td>\n",
       "      <td>B</td>\n",
       "      <td>C-CPU_B_Kimono_1920x1080_24_RA_27_0.out</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>...</th>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "      <td>...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>674</th>\n",
       "      <td>5.43644</td>\n",
       "      <td>32</td>\n",
       "      <td>B</td>\n",
       "      <td>OCL-FPGA_64-64_B_ParkScene_1920x1080_24_LD_32_...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>675</th>\n",
       "      <td>6.11632</td>\n",
       "      <td>37</td>\n",
       "      <td>B</td>\n",
       "      <td>OCL-FPGA_64-64_B_ParkScene_1920x1080_24_LD_37_...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>676</th>\n",
       "      <td>6.74560</td>\n",
       "      <td>22</td>\n",
       "      <td>B</td>\n",
       "      <td>OCL-FPGA_64-64_B_ParkScene_1920x1080_24_RA_22_...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>677</th>\n",
       "      <td>8.04593</td>\n",
       "      <td>27</td>\n",
       "      <td>B</td>\n",
       "      <td>OCL-FPGA_64-64_B_ParkScene_1920x1080_24_RA_27_...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>678</th>\n",
       "      <td>8.66309</td>\n",
       "      <td>32</td>\n",
       "      <td>B</td>\n",
       "      <td>OCL-FPGA_64-64_B_ParkScene_1920x1080_24_RA_32_...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>679</th>\n",
       "      <td>9.48414</td>\n",
       "      <td>37</td>\n",
       "      <td>B</td>\n",
       "      <td>OCL-FPGA_64-64_B_ParkScene_1920x1080_24_RA_37_...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>680</th>\n",
       "      <td>2.64360</td>\n",
       "      <td>22</td>\n",
       "      <td>E</td>\n",
       "      <td>OCL-FPGA_64-64_E_FourPeople_1280x720_60_LD_22_...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>681</th>\n",
       "      <td>2.92508</td>\n",
       "      <td>27</td>\n",
       "      <td>E</td>\n",
       "      <td>OCL-FPGA_64-64_E_FourPeople_1280x720_60_LD_27_...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>682</th>\n",
       "      <td>3.06048</td>\n",
       "      <td>32</td>\n",
       "      <td>E</td>\n",
       "      <td>OCL-FPGA_64-64_E_FourPeople_1280x720_60_LD_32_...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>683</th>\n",
       "      <td>3.14519</td>\n",
       "      <td>37</td>\n",
       "      <td>E</td>\n",
       "      <td>OCL-FPGA_64-64_E_FourPeople_1280x720_60_LD_37_...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>684</th>\n",
       "      <td>4.09485</td>\n",
       "      <td>22</td>\n",
       "      <td>E</td>\n",
       "      <td>OCL-FPGA_64-64_E_FourPeople_1280x720_60_RA_22_...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>685</th>\n",
       "      <td>4.55451</td>\n",
       "      <td>27</td>\n",
       "      <td>E</td>\n",
       "      <td>OCL-FPGA_64-64_E_FourPeople_1280x720_60_RA_27_...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>686</th>\n",
       "      <td>4.65182</td>\n",
       "      <td>32</td>\n",
       "      <td>E</td>\n",
       "      <td>OCL-FPGA_64-64_E_FourPeople_1280x720_60_RA_32_...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>687</th>\n",
       "      <td>4.76835</td>\n",
       "      <td>37</td>\n",
       "      <td>E</td>\n",
       "      <td>OCL-FPGA_64-64_E_FourPeople_1280x720_60_RA_37_...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>688</th>\n",
       "      <td>2.48563</td>\n",
       "      <td>22</td>\n",
       "      <td>E</td>\n",
       "      <td>OCL-FPGA_64-64_E_Johnny_1280x720_60_LD_22_0.out</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>689</th>\n",
       "      <td>2.90285</td>\n",
       "      <td>27</td>\n",
       "      <td>E</td>\n",
       "      <td>OCL-FPGA_64-64_E_Johnny_1280x720_60_LD_27_0.out</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>690</th>\n",
       "      <td>3.09900</td>\n",
       "      <td>32</td>\n",
       "      <td>E</td>\n",
       "      <td>OCL-FPGA_64-64_E_Johnny_1280x720_60_LD_32_0.out</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>691</th>\n",
       "      <td>3.22196</td>\n",
       "      <td>37</td>\n",
       "      <td>E</td>\n",
       "      <td>OCL-FPGA_64-64_E_Johnny_1280x720_60_LD_37_0.out</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>692</th>\n",
       "      <td>3.97940</td>\n",
       "      <td>22</td>\n",
       "      <td>E</td>\n",
       "      <td>OCL-FPGA_64-64_E_Johnny_1280x720_60_RA_22_0.out</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>693</th>\n",
       "      <td>4.53356</td>\n",
       "      <td>27</td>\n",
       "      <td>E</td>\n",
       "      <td>OCL-FPGA_64-64_E_Johnny_1280x720_60_RA_27_0.out</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>694</th>\n",
       "      <td>4.73703</td>\n",
       "      <td>32</td>\n",
       "      <td>E</td>\n",
       "      <td>OCL-FPGA_64-64_E_Johnny_1280x720_60_RA_32_0.out</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>695</th>\n",
       "      <td>4.81094</td>\n",
       "      <td>37</td>\n",
       "      <td>E</td>\n",
       "      <td>OCL-FPGA_64-64_E_Johnny_1280x720_60_RA_37_0.out</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>696</th>\n",
       "      <td>2.46918</td>\n",
       "      <td>22</td>\n",
       "      <td>E</td>\n",
       "      <td>OCL-FPGA_64-64_E_KristenAndSara_1280x720_60_LD...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>697</th>\n",
       "      <td>2.83718</td>\n",
       "      <td>27</td>\n",
       "      <td>E</td>\n",
       "      <td>OCL-FPGA_64-64_E_KristenAndSara_1280x720_60_LD...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>698</th>\n",
       "      <td>3.03237</td>\n",
       "      <td>32</td>\n",
       "      <td>E</td>\n",
       "      <td>OCL-FPGA_64-64_E_KristenAndSara_1280x720_60_LD...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>699</th>\n",
       "      <td>3.21327</td>\n",
       "      <td>37</td>\n",
       "      <td>E</td>\n",
       "      <td>OCL-FPGA_64-64_E_KristenAndSara_1280x720_60_LD...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>700</th>\n",
       "      <td>4.05616</td>\n",
       "      <td>22</td>\n",
       "      <td>E</td>\n",
       "      <td>OCL-FPGA_64-64_E_KristenAndSara_1280x720_60_RA...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>701</th>\n",
       "      <td>4.44989</td>\n",
       "      <td>27</td>\n",
       "      <td>E</td>\n",
       "      <td>OCL-FPGA_64-64_E_KristenAndSara_1280x720_60_RA...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>702</th>\n",
       "      <td>4.64990</td>\n",
       "      <td>32</td>\n",
       "      <td>E</td>\n",
       "      <td>OCL-FPGA_64-64_E_KristenAndSara_1280x720_60_RA...</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>703</th>\n",
       "      <td>4.84420</td>\n",
       "      <td>37</td>\n",
       "      <td>E</td>\n",
       "      <td>OCL-FPGA_64-64_E_KristenAndSara_1280x720_60_RA...</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "<p>704 rows  4 columns</p>\n",
       "</div>"
      ],
      "text/plain": [
       "     TotalDe265  qp cat                                          file_name\n",
       "0       3.09180  22   B   C-CPU_B_BasketballDrive_1920x1080_50_LD_22_0.out\n",
       "1       2.08136  27   B   C-CPU_B_BasketballDrive_1920x1080_50_LD_27_0.out\n",
       "2       1.68111  32   B   C-CPU_B_BasketballDrive_1920x1080_50_LD_32_0.out\n",
       "3       1.48476  37   B   C-CPU_B_BasketballDrive_1920x1080_50_LD_37_0.out\n",
       "4       4.01288  22   B   C-CPU_B_BasketballDrive_1920x1080_50_RA_22_0.out\n",
       "..          ...  ..  ..                                                ...\n",
       "699     3.21327  37   E  OCL-FPGA_64-64_E_KristenAndSara_1280x720_60_LD...\n",
       "700     4.05616  22   E  OCL-FPGA_64-64_E_KristenAndSara_1280x720_60_RA...\n",
       "701     4.44989  27   E  OCL-FPGA_64-64_E_KristenAndSara_1280x720_60_RA...\n",
       "702     4.64990  32   E  OCL-FPGA_64-64_E_KristenAndSara_1280x720_60_RA...\n",
       "703     4.84420  37   E  OCL-FPGA_64-64_E_KristenAndSara_1280x720_60_RA...\n",
       "\n",
       "[704 rows x 4 columns]"
      ]
     },
     "execution_count": 10,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "df[['TotalDe265','qp','cat','file_name']]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [],
   "source": [
    "vid_cat = 'B'"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "BQTerrace\n",
      "BasketballDrive\n",
      "Cactus\n",
      "Kimono\n",
      "ParkScene\n",
      "BQTerrace\n",
      "BasketballDrive\n",
      "Cactus\n",
      "Kimono\n",
      "ParkScene\n"
     ]
    }
   ],
   "source": [
    "from plotnine import *\n",
    "import numpy as np\n",
    "#https://matplotlib.org/3.1.1/_modules/matplotlib/markers.html\n",
    "dict_plot_ld = {}\n",
    "df_ld = df[df['type'] == 'LD'] \n",
    "df_ld = df_ld[df_ld['cat'] == vid_cat]\n",
    "for v in v_cat[vid_cat]:\n",
    "    print(v)\n",
    "    dict_plot_ld[v] = ggplot(df_ld[df_ld['vid'] == v], aes(x='config', y='fps', colour='qp', shape='dev'))+\\\n",
    "         geom_point(size = 3)+\\\n",
    "        scale_shape_manual(values = ['^','o'])+\\\n",
    "        labs(title = v + ' ('+vid_cat+')' +' - LD',\n",
    "            x='Configurao',\n",
    "            y='QPS',\n",
    "            colour='QP',\n",
    "            shape='Device')\n",
    "\n",
    "dict_plot_ra = {}\n",
    "df_ra = df[df['type'] == 'RA'] \n",
    "df_ra = df_ra[df_ra['cat'] == vid_cat]\n",
    "for v in v_cat[vid_cat]:\n",
    "    print(v)\n",
    "    dict_plot_ra[v] = ggplot(df_ra[df_ra['vid'] == v], aes(x='config', y='fps', colour='qp', shape='dev'))+\\\n",
    "         geom_point(size = 3)+\\\n",
    "        scale_shape_manual(values = ['^','o'])+\\\n",
    "        labs(title = v + ' ('+vid_cat+')' + ' - RA',\n",
    "            x='Configurao',\n",
    "            y='QPS',\n",
    "            colour='QP',\n",
    "            shape='Device')\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "metadata": {},
   "outputs": [],
   "source": [
    "if vid_cat == 'B':\n",
    "    dict_plot_ld['BQTerrace']\n",
    "else:\n",
    "    dict_plot_ld['FourPeople']"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "BQTerrace\n",
      "BasketballDrive\n",
      "Cactus\n",
      "Kimono\n",
      "ParkScene\n"
     ]
    }
   ],
   "source": [
    "for v in v_cat[vid_cat]:\n",
    "    print(v)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "metadata": {},
   "outputs": [],
   "source": [
    "if vid_cat == 'B':\n",
    "    dict_plot_ra['BQTerrace']\n",
    "else:\n",
    "    dict_plot_ra['FourPeople']"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 22,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "c:\\users\\dougw\\appdata\\local\\programs\\python\\python37\\lib\\site-packages\\plotnine\\ggplot.py:729: PlotnineWarning: Saving 6.4 x 4.8 in image.\n",
      "  from_inches(height, units), units), PlotnineWarning)\n",
      "c:\\users\\dougw\\appdata\\local\\programs\\python\\python37\\lib\\site-packages\\plotnine\\ggplot.py:730: PlotnineWarning: Filename: plots/BQTerrace_B_LD.pdf\n",
      "  warn('Filename: {}'.format(filename), PlotnineWarning)\n",
      "c:\\users\\dougw\\appdata\\local\\programs\\python\\python37\\lib\\site-packages\\plotnine\\ggplot.py:729: PlotnineWarning: Saving 6.4 x 4.8 in image.\n",
      "  from_inches(height, units), units), PlotnineWarning)\n",
      "c:\\users\\dougw\\appdata\\local\\programs\\python\\python37\\lib\\site-packages\\plotnine\\ggplot.py:730: PlotnineWarning: Filename: plots/BQTerrace_B_RA.pdf\n",
      "  warn('Filename: {}'.format(filename), PlotnineWarning)\n",
      "c:\\users\\dougw\\appdata\\local\\programs\\python\\python37\\lib\\site-packages\\plotnine\\ggplot.py:729: PlotnineWarning: Saving 6.4 x 4.8 in image.\n",
      "  from_inches(height, units), units), PlotnineWarning)\n",
      "c:\\users\\dougw\\appdata\\local\\programs\\python\\python37\\lib\\site-packages\\plotnine\\ggplot.py:730: PlotnineWarning: Filename: plots/BasketballDrive_B_LD.pdf\n",
      "  warn('Filename: {}'.format(filename), PlotnineWarning)\n",
      "c:\\users\\dougw\\appdata\\local\\programs\\python\\python37\\lib\\site-packages\\plotnine\\ggplot.py:729: PlotnineWarning: Saving 6.4 x 4.8 in image.\n",
      "  from_inches(height, units), units), PlotnineWarning)\n",
      "c:\\users\\dougw\\appdata\\local\\programs\\python\\python37\\lib\\site-packages\\plotnine\\ggplot.py:730: PlotnineWarning: Filename: plots/BasketballDrive_B_RA.pdf\n",
      "  warn('Filename: {}'.format(filename), PlotnineWarning)\n",
      "c:\\users\\dougw\\appdata\\local\\programs\\python\\python37\\lib\\site-packages\\plotnine\\ggplot.py:729: PlotnineWarning: Saving 6.4 x 4.8 in image.\n",
      "  from_inches(height, units), units), PlotnineWarning)\n",
      "c:\\users\\dougw\\appdata\\local\\programs\\python\\python37\\lib\\site-packages\\plotnine\\ggplot.py:730: PlotnineWarning: Filename: plots/Cactus_B_LD.pdf\n",
      "  warn('Filename: {}'.format(filename), PlotnineWarning)\n",
      "c:\\users\\dougw\\appdata\\local\\programs\\python\\python37\\lib\\site-packages\\plotnine\\ggplot.py:729: PlotnineWarning: Saving 6.4 x 4.8 in image.\n",
      "  from_inches(height, units), units), PlotnineWarning)\n",
      "c:\\users\\dougw\\appdata\\local\\programs\\python\\python37\\lib\\site-packages\\plotnine\\ggplot.py:730: PlotnineWarning: Filename: plots/Cactus_B_RA.pdf\n",
      "  warn('Filename: {}'.format(filename), PlotnineWarning)\n",
      "c:\\users\\dougw\\appdata\\local\\programs\\python\\python37\\lib\\site-packages\\plotnine\\ggplot.py:729: PlotnineWarning: Saving 6.4 x 4.8 in image.\n",
      "  from_inches(height, units), units), PlotnineWarning)\n",
      "c:\\users\\dougw\\appdata\\local\\programs\\python\\python37\\lib\\site-packages\\plotnine\\ggplot.py:730: PlotnineWarning: Filename: plots/Kimono_B_LD.pdf\n",
      "  warn('Filename: {}'.format(filename), PlotnineWarning)\n",
      "c:\\users\\dougw\\appdata\\local\\programs\\python\\python37\\lib\\site-packages\\plotnine\\ggplot.py:729: PlotnineWarning: Saving 6.4 x 4.8 in image.\n",
      "  from_inches(height, units), units), PlotnineWarning)\n",
      "c:\\users\\dougw\\appdata\\local\\programs\\python\\python37\\lib\\site-packages\\plotnine\\ggplot.py:730: PlotnineWarning: Filename: plots/Kimono_B_RA.pdf\n",
      "  warn('Filename: {}'.format(filename), PlotnineWarning)\n",
      "c:\\users\\dougw\\appdata\\local\\programs\\python\\python37\\lib\\site-packages\\plotnine\\ggplot.py:729: PlotnineWarning: Saving 6.4 x 4.8 in image.\n",
      "  from_inches(height, units), units), PlotnineWarning)\n",
      "c:\\users\\dougw\\appdata\\local\\programs\\python\\python37\\lib\\site-packages\\plotnine\\ggplot.py:730: PlotnineWarning: Filename: plots/ParkScene_B_LD.pdf\n",
      "  warn('Filename: {}'.format(filename), PlotnineWarning)\n",
      "c:\\users\\dougw\\appdata\\local\\programs\\python\\python37\\lib\\site-packages\\plotnine\\ggplot.py:729: PlotnineWarning: Saving 6.4 x 4.8 in image.\n",
      "  from_inches(height, units), units), PlotnineWarning)\n",
      "c:\\users\\dougw\\appdata\\local\\programs\\python\\python37\\lib\\site-packages\\plotnine\\ggplot.py:730: PlotnineWarning: Filename: plots/ParkScene_B_RA.pdf\n",
      "  warn('Filename: {}'.format(filename), PlotnineWarning)\n"
     ]
    }
   ],
   "source": [
    "for v in v_cat[vid_cat]:\n",
    "    dict_plot_ld[v].save('plots/{}_{}_LD.pdf'.format(v,vid_cat))\n",
    "    dict_plot_ra[v].save('plots/{}_{}_RA.pdf'.format(v,vid_cat))"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
