\hypertarget{struct_p_o_r_t___mem_map}{}\section{P\+O\+R\+T\+\_\+\+Mem\+Map Struct Reference}
\label{struct_p_o_r_t___mem_map}\index{P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K20\+D7.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_p_o_r_t___mem_map_afd008b8cccd5729cb9a158478f4cc5fe}{P\+CR} \mbox{[}32\mbox{]}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_p_o_r_t___mem_map_a837c289643f8cec958b1f01c086b558a}{G\+P\+C\+LR}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_p_o_r_t___mem_map_a84f8893cbefd6a3eff18b455f9069b29}{G\+P\+C\+HR}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_p_o_r_t___mem_map_ae4a902beefca3b681f18c1019be150f7}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}24\mbox{]}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_p_o_r_t___mem_map_a53c86a08f430dc915a312efe74ba83e6}{I\+S\+FR}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_p_o_r_t___mem_map_a2da777455e135deb20e50c39ad50b723}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}28\mbox{]}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_p_o_r_t___mem_map_ad472de7afdaeef3985761041fe9023e2}{D\+F\+ER}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_p_o_r_t___mem_map_a0d2552c73fb3c6ed5f336d7df1249151}{D\+F\+CR}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_p_o_r_t___mem_map_a739d09875cabb44276b89977d36a19ed}{D\+F\+WR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
P\+O\+RT -\/ Peripheral register structure 

Definition at line 8931 of file M\+K20\+D7.\+h.



\subsection{Member Data Documentation}
\index{P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}!D\+F\+CR@{D\+F\+CR}}
\index{D\+F\+CR@{D\+F\+CR}!P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{D\+F\+CR}{DFCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} P\+O\+R\+T\+\_\+\+Mem\+Map\+::\+D\+F\+CR}\hypertarget{struct_p_o_r_t___mem_map_a0d2552c73fb3c6ed5f336d7df1249151}{}\label{struct_p_o_r_t___mem_map_a0d2552c73fb3c6ed5f336d7df1249151}
Digital Filter Clock Register, offset\+: 0x\+C4 

Definition at line 8939 of file M\+K20\+D7.\+h.

\index{P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}!D\+F\+ER@{D\+F\+ER}}
\index{D\+F\+ER@{D\+F\+ER}!P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{D\+F\+ER}{DFER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} P\+O\+R\+T\+\_\+\+Mem\+Map\+::\+D\+F\+ER}\hypertarget{struct_p_o_r_t___mem_map_ad472de7afdaeef3985761041fe9023e2}{}\label{struct_p_o_r_t___mem_map_ad472de7afdaeef3985761041fe9023e2}
Digital Filter Enable Register, offset\+: 0x\+C0 

Definition at line 8938 of file M\+K20\+D7.\+h.

\index{P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}!D\+F\+WR@{D\+F\+WR}}
\index{D\+F\+WR@{D\+F\+WR}!P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{D\+F\+WR}{DFWR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} P\+O\+R\+T\+\_\+\+Mem\+Map\+::\+D\+F\+WR}\hypertarget{struct_p_o_r_t___mem_map_a739d09875cabb44276b89977d36a19ed}{}\label{struct_p_o_r_t___mem_map_a739d09875cabb44276b89977d36a19ed}
Digital Filter Width Register, offset\+: 0x\+C8 

Definition at line 8940 of file M\+K20\+D7.\+h.

\index{P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}!G\+P\+C\+HR@{G\+P\+C\+HR}}
\index{G\+P\+C\+HR@{G\+P\+C\+HR}!P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{G\+P\+C\+HR}{GPCHR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} P\+O\+R\+T\+\_\+\+Mem\+Map\+::\+G\+P\+C\+HR}\hypertarget{struct_p_o_r_t___mem_map_a84f8893cbefd6a3eff18b455f9069b29}{}\label{struct_p_o_r_t___mem_map_a84f8893cbefd6a3eff18b455f9069b29}
Global Pin Control High Register, offset\+: 0x84 

Definition at line 8934 of file M\+K20\+D7.\+h.

\index{P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}!G\+P\+C\+LR@{G\+P\+C\+LR}}
\index{G\+P\+C\+LR@{G\+P\+C\+LR}!P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{G\+P\+C\+LR}{GPCLR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} P\+O\+R\+T\+\_\+\+Mem\+Map\+::\+G\+P\+C\+LR}\hypertarget{struct_p_o_r_t___mem_map_a837c289643f8cec958b1f01c086b558a}{}\label{struct_p_o_r_t___mem_map_a837c289643f8cec958b1f01c086b558a}
Global Pin Control Low Register, offset\+: 0x80 

Definition at line 8933 of file M\+K20\+D7.\+h.

\index{P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}!I\+S\+FR@{I\+S\+FR}}
\index{I\+S\+FR@{I\+S\+FR}!P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{I\+S\+FR}{ISFR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} P\+O\+R\+T\+\_\+\+Mem\+Map\+::\+I\+S\+FR}\hypertarget{struct_p_o_r_t___mem_map_a53c86a08f430dc915a312efe74ba83e6}{}\label{struct_p_o_r_t___mem_map_a53c86a08f430dc915a312efe74ba83e6}
Interrupt Status Flag Register, offset\+: 0x\+A0 

Definition at line 8936 of file M\+K20\+D7.\+h.

\index{P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}!P\+CR@{P\+CR}}
\index{P\+CR@{P\+CR}!P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{P\+CR}{PCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} P\+O\+R\+T\+\_\+\+Mem\+Map\+::\+P\+CR}\hypertarget{struct_p_o_r_t___mem_map_afd008b8cccd5729cb9a158478f4cc5fe}{}\label{struct_p_o_r_t___mem_map_afd008b8cccd5729cb9a158478f4cc5fe}
Pin Control Register n, array offset\+: 0x0, array step\+: 0x4 

Definition at line 8932 of file M\+K20\+D7.\+h.

\index{P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}!P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}{RESERVED_0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} P\+O\+R\+T\+\_\+\+Mem\+Map\+::\+R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}\hypertarget{struct_p_o_r_t___mem_map_ae4a902beefca3b681f18c1019be150f7}{}\label{struct_p_o_r_t___mem_map_ae4a902beefca3b681f18c1019be150f7}


Definition at line 8935 of file M\+K20\+D7.\+h.

\index{P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}!P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}{RESERVED_1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} P\+O\+R\+T\+\_\+\+Mem\+Map\+::\+R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}\hypertarget{struct_p_o_r_t___mem_map_a2da777455e135deb20e50c39ad50b723}{}\label{struct_p_o_r_t___mem_map_a2da777455e135deb20e50c39ad50b723}


Definition at line 8937 of file M\+K20\+D7.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bootloader/k20/headers/\hyperlink{bootloader_2k20_2headers_2_m_k20_d7_8h}{M\+K20\+D7.\+h}\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/k20/cpu/headers/\hyperlink{_m_k20_d_z10_8h}{M\+K20\+D\+Z10.\+h}\end{DoxyCompactItemize}
