// Seed: 1703601495
module module_0 (
    output tri  id_0,
    input  tri0 id_1,
    output wor  id_2,
    input  tri1 id_3,
    input  tri1 id_4
);
  assign id_0 = 1;
  wire id_6;
endmodule
module module_0 (
    input wand id_0,
    output wire id_1,
    input tri id_2,
    output uwire id_3,
    output wand id_4,
    input tri0 id_5,
    input supply1 id_6,
    input wor id_7,
    input uwire id_8,
    input uwire id_9,
    input wire id_10,
    output uwire id_11,
    output wand id_12,
    input uwire id_13,
    input uwire id_14,
    input supply0 id_15,
    input wand id_16,
    input tri id_17,
    input tri0 id_18,
    output wand id_19,
    input uwire id_20,
    output uwire id_21,
    input wor id_22,
    input tri id_23,
    input wor id_24,
    input supply0 id_25,
    input tri id_26,
    output tri id_27,
    output wand id_28
);
  wire module_1;
  wire id_30;
  module_0(
      id_19, id_15, id_3, id_22, id_22
  );
  assign id_19 = 1;
  wire id_31;
endmodule
