# 3.31-full on Intel(R) Core(TM) i7-4700MQ CPU @ 2.40GHz
1.001936084,C0,Backend_Bound,52.80,% Slots,,,,5.85,
1.001936084,C0,Backend_Bound.Memory_Bound,10.08,% Slots,This metric represents slots fraction the Memory subsystem within the Backend was a bottleneck...,,,5.85,
1.001936084,C0,Backend_Bound.Core_Bound,42.72,% Slots,This metric represents slots fraction where Core non-memory issues were of a bottleneck...,,,5.85,<==
1.001936084,C0-T1,Backend_Bound.Core_Bound.Divider,54.79,% Clocks,This metric represents cycles fraction where the Divider unit was active...,arith.divider_uops,,6.0,<==
1.001936084,C0-T1,Backend_Bound.Core_Bound.Ports_Utilization,46.96,% Clocks,This metric estimates cycles fraction the CPU performance was potentially limited due to Core computation issues (non divider-related)...,,,5.59,
1.001936084,C1,Frontend_Bound,23.72,% Slots,,,,5.85,
1.001936084,C1,Bad_Speculation,3.28,% Slots,This category represents slots fraction wasted due to incorrect speculations...,,,5.85,
1.001936084,C1,Backend_Bound,37.91,% Slots,,,,5.85,
1.001936084,C1,Frontend_Bound.Frontend_Latency,21.50,% Slots,This metric represents slots fraction the CPU was stalled due to Frontend latency issues...,rs_events.empty_end,,5.99,
1.001936084,C1,Backend_Bound.Memory_Bound,33.94,% Slots,,,,5.85,
1.001936084,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.82,% Clocks_Calculated,This metric represents cycles fraction the CPU was stalled due to Branch Resteers...,br_misp_retired.all_branches,,5.59,
1.001936084,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,58.30,% Stalls,This metric estimates how often the CPU was stalled without loads missing the L1 data cache...,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.0,<==
1.001936084,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,10.51,% Clocks,This metric represents cycles fraction the CPU was stalled due to instruction cache misses...,,,5.99,
1.001936084,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.36,% Clocks_Calculated,,br_misp_retired.all_branches,,5.59,
1.001936084,C2,Frontend_Bound,23.58,% Slots,This category represents slots fraction where the processor's Frontend undersupplies its Backend...,,,5.84,
1.001936084,C2,Backend_Bound,45.00,% Slots,,,,5.84,
1.001936084,C2,Backend_Bound.Memory_Bound,68.56,% Slots,,,,5.84,
1.001936084,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,102.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.01,<==
1.001936084,C3,Frontend_Bound,22.97,% Slots,,,,5.85,
1.001936084,C3,Bad_Speculation,6.48,% Slots,,,,5.85,
1.001936084,C3,Backend_Bound,39.74,% Slots,,,,5.85,
1.001936084,C3,Frontend_Bound.Frontend_Latency,17.22,% Slots,,rs_events.empty_end,,5.99,
1.001936084,C3,Backend_Bound.Memory_Bound,31.29,% Slots,,,,5.85,
1.001936084,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.83,% Clocks,,,,5.99,
1.001936084,C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.43,% Clocks_Calculated,,br_misp_retired.all_branches,,5.59,
1.001936084,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,79.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.01,<==
1.001936084,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,16.22,% Clocks,,,,5.99,
2.018438993,C0,Backend_Bound,53.97,% Slots,,,,5.9,
2.018438993,C0,Backend_Bound.Memory_Bound,15.93,% Slots,,,,5.9,
2.018438993,C0,Backend_Bound.Core_Bound,38.04,% Slots,,,,5.9,<==
2.018438993,C0-T1,Backend_Bound.Core_Bound.Divider,60.43,% Clocks,,arith.divider_uops,,5.9,<==
2.018438993,C0-T1,Backend_Bound.Core_Bound.Ports_Utilization,47.48,% Clocks,,,,5.9,
2.018438993,C1,Frontend_Bound,21.34,% Slots,,,,5.91,
2.018438993,C1,Bad_Speculation,3.33,% Slots,,,,5.91,
2.018438993,C1,Backend_Bound,50.78,% Slots,,,,5.91,
2.018438993,C1,Frontend_Bound.Frontend_Latency,27.42,% Slots,,rs_events.empty_end,,5.9,
2.018438993,C1,Backend_Bound.Memory_Bound,58.97,% Slots,,,,5.9,
2.018438993,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.91,% Clocks,,,,5.91,
2.018438993,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.23,% Clocks_Calculated,,br_misp_retired.all_branches,,5.9,
2.018438993,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,61.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.84,<==
2.018438993,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,10.00,% Clocks,,,,5.91,
2.018438993,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.71,% Clocks_Calculated,,br_misp_retired.all_branches,,5.9,
2.018438993,C1-T1,Backend_Bound.Memory_Bound.Store_Bound,23.46,% Stalls,This metric estimates how often CPU was stalled due to store memory accesses...,mem_uops_retired.all_stores:pp,,5.9,<==
2.018438993,C2,Frontend_Bound,31.90,% Slots,,,,5.91,
2.018438993,C2,Backend_Bound,41.60,% Slots,,,,5.91,
2.018438993,C2,Frontend_Bound.Frontend_Latency,20.42,% Slots,,rs_events.empty_end,,5.9,
2.018438993,C2,Backend_Bound.Memory_Bound,56.56,% Slots,,,,5.9,<==
2.018438993,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.22,% Clocks,,,,5.91,
2.018438993,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,7.03,% Clocks,,,,5.91,
2.018438993,C2-T1,Backend_Bound.Memory_Bound.L1_Bound,66.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.84,<==
2.018438993,C3,Backend_Bound,37.14,% Slots,,,,5.91,
2.018438993,C3,Backend_Bound.Memory_Bound,29.36,% Slots,,,,5.9,<==
3.072229109,C0,Backend_Bound,55.47,% Slots,,,,6.07,
3.072229109,C0,Retiring,29.93,% Slots,,,,6.07,
3.072229109,C0,Backend_Bound.Memory_Bound,42.27,% Slots,,,,5.69,<==
3.072229109,C0,Backend_Bound.Core_Bound,13.20,% Slots,,,,5.69,
3.072229109,C0,Retiring.Microcode_Sequencer,6.14,% Slots,This metric represents slots fraction the CPU was retiring uops fetched by the Microcode Sequencer (MS) unit...,idq.ms_uops,,6.07,
3.072229109,C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.88,% Clocks,This metric estimates the fraction of cycles when the CPU was stalled due to switches of uop delivery to the Microcode Sequencer (MS)...,idq.ms_switches,,5.69,
3.072229109,C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,67.82,% Clocks,,,,6.07,
3.072229109,C0-T1,Frontend_Bound.Frontend_Latency.MS_Switches,3.82,% Clocks,,idq.ms_switches,,5.69,
3.072229109,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,46.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.74,<==
3.072229109,C0-T1,Backend_Bound.Core_Bound.Divider,20.88,% Clocks,,arith.divider_uops,,5.69,
3.072229109,C0-T1,Backend_Bound.Core_Bound.Ports_Utilization,22.14,% Clocks,,,,6.07,
3.072229109,C1,Backend_Bound,43.51,% Slots,,,,6.07,
3.072229109,C1,Backend_Bound.Memory_Bound,39.10,% Slots,,,,5.69,<==
3.072229109,C2,Frontend_Bound,28.97,% Slots,,,,6.07,
3.072229109,C2,Backend_Bound,41.31,% Slots,,,,6.07,
3.072229109,C2,Frontend_Bound.Frontend_Latency,17.99,% Slots,,rs_events.empty_end,,6.07,
3.072229109,C2,Backend_Bound.Memory_Bound,40.24,% Slots,,,,5.69,<==
3.072229109,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.41,% Clocks,,,,5.7,
3.072229109,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,9.23,% Clocks,,,,5.7,
3.072229109,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.13,% Clocks_Calculated,,br_misp_retired.all_branches,,6.07,
3.072229109,C3,Frontend_Bound,21.31,% Slots,,,,6.07,
3.072229109,C3,Backend_Bound,37.70,% Slots,,,,6.07,
3.072229109,C3,Backend_Bound.Memory_Bound,32.51,% Slots,,,,5.69,<==
4.122303121,C0,Backend_Bound,49.69,% Slots,,,,5.71,
4.122303121,C0,Backend_Bound.Memory_Bound,35.52,% Slots,,,,5.71,<==
4.122303121,C0,Backend_Bound.Core_Bound,14.17,% Slots,,,,5.71,
4.122303121,C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.12,% Clocks,,,,5.71,
4.122303121,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,35.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.72,<==
4.122303121,C1,Frontend_Bound,33.98,% Slots,,,,5.71,
4.122303121,C1,Bad_Speculation,6.18,% Slots,,,,5.71,
4.122303121,C1,Backend_Bound,42.04,% Slots,,,,5.71,
4.122303121,C1,Frontend_Bound.Frontend_Latency,18.08,% Slots,,rs_events.empty_end,,5.71,
4.122303121,C1,Backend_Bound.Memory_Bound,36.81,% Slots,,,,5.71,
4.122303121,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.67,% Clocks,,,,6.1,
4.122303121,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.69,% Clocks_Calculated,,br_misp_retired.all_branches,,5.71,
4.122303121,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,77.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
4.122303121,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,16.90,% Clocks,,,,6.1,
4.122303121,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.08,% Clocks_Calculated,,br_misp_retired.all_branches,,5.71,
4.122303121,C2,Backend_Bound,41.82,% Slots,,,,5.71,
4.122303121,C2,Backend_Bound.Memory_Bound,31.15,% Slots,,,,5.71,<==
4.122303121,C2,Backend_Bound.Core_Bound,10.66,% Slots,,,,5.71,
4.122303121,C2-T1,Backend_Bound.Core_Bound.Ports_Utilization,45.77,% Clocks,,,,5.71,
4.122303121,C3,Frontend_Bound,26.36,% Slots,,,,5.72,
4.122303121,C3,Bad_Speculation,4.67,% Slots,,,,5.72,
4.122303121,C3,Backend_Bound,37.79,% Slots,,,,5.72,
4.122303121,C3,Frontend_Bound.Frontend_Latency,19.25,% Slots,,rs_events.empty_end,,5.71,
4.122303121,C3,Backend_Bound.Memory_Bound,34.75,% Slots,,,,5.72,<==
4.122303121,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.79,% Clocks,,,,6.09,
4.122303121,C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.66,% Clocks_Calculated,,br_misp_retired.all_branches,,5.71,
4.122303121,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,9.49,% Clocks,,,,6.1,
5.188985796,C0,Backend_Bound,48.03,% Slots,,,,6.0,
5.188985796,C0,Backend_Bound.Memory_Bound,40.12,% Slots,,,,5.79,<==
5.188985796,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,72.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.99,<==
5.188985796,C1,Frontend_Bound,24.61,% Slots,,,,5.99,
5.188985796,C1,Backend_Bound,42.23,% Slots,,,,5.99,
5.188985796,C1,Frontend_Bound.Frontend_Latency,16.94,% Slots,,rs_events.empty_end,,6.0,
5.188985796,C1,Backend_Bound.Memory_Bound,34.17,% Slots,,,,5.79,
5.188985796,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.97,% Clocks,,,,5.63,
5.188985796,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,75.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.0,<==
5.188985796,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,9.35,% Clocks,,,,5.63,
5.188985796,C2,Frontend_Bound,20.89,% Slots,,,,6.0,
5.188985796,C2,Bad_Speculation,3.37,% Slots,,,,6.0,
5.188985796,C2,Backend_Bound,47.88,% Slots,,,,6.0,
5.188985796,C2,Frontend_Bound.Frontend_Latency,16.98,% Slots,,rs_events.empty_end,,6.0,
5.188985796,C2,Backend_Bound.Memory_Bound,46.21,% Slots,,,,5.79,
5.188985796,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.62,% Clocks,,,,5.63,
5.188985796,C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.39,% Clocks_Calculated,,br_misp_retired.all_branches,,6.0,
5.188985796,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,101.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.0,<==
5.188985796,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,6.96,% Clocks,,,,5.63,
5.188985796,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.54,% Clocks_Calculated,,br_misp_retired.all_branches,,6.0,
5.188985796,C3,Backend_Bound,37.65,% Slots,,,,6.0,
5.188985796,C3,Backend_Bound.Memory_Bound,46.41,% Slots,,,,5.79,
5.188985796,C3-T0,Backend_Bound.Memory_Bound.Store_Bound,22.97,% Stalls,,mem_uops_retired.all_stores:pp,,5.62,<==
6.24470742,C0,Frontend_Bound,22.54,% Slots,,,,5.68,
6.24470742,C0,Backend_Bound,45.12,% Slots,,,,5.68,
6.24470742,C0,Frontend_Bound.Frontend_Latency,23.19,% Slots,,rs_events.empty_end,,5.69,
6.24470742,C0,Backend_Bound.Memory_Bound,57.64,% Slots,,,,5.68,<==
6.24470742,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.32,% Clocks,,,,6.06,
6.24470742,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,7.29,% Clocks,,,,6.06,
6.24470742,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.92,% Clocks_Calculated,,br_misp_retired.all_branches,,5.69,
6.24470742,C1,Frontend_Bound,24.25,% Slots,,,,5.68,
6.24470742,C1,Bad_Speculation,3.56,% Slots,,,,5.68,
6.24470742,C1,Backend_Bound,43.38,% Slots,,,,5.68,
6.24470742,C1,Frontend_Bound.Frontend_Latency,26.20,% Slots,,rs_events.empty_end,,5.69,
6.24470742,C1,Backend_Bound.Memory_Bound,37.14,% Slots,,,,5.68,
6.24470742,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.00,% Clocks,,,,6.06,
6.24470742,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.72,% Clocks_Calculated,,br_misp_retired.all_branches,,5.69,
6.24470742,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,72.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.06,<==
6.24470742,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,12.48,% Clocks,,,,6.06,
6.24470742,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.61,% Clocks_Calculated,,br_misp_retired.all_branches,,5.69,
6.24470742,C2,Frontend_Bound,31.84,% Slots,,,,5.68,
6.24470742,C2,Backend_Bound,47.59,% Slots,,,,5.68,
6.24470742,C2,Frontend_Bound.Frontend_Latency,28.58,% Slots,,rs_events.empty_end,,5.68,
6.24470742,C2,Backend_Bound.Memory_Bound,44.40,% Slots,,,,5.68,<==
6.24470742,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,7.09,% Clocks,,,,6.06,
6.24470742,C2-T1,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.00,% Clocks,This metric represents cycles fraction the CPU was stalled due to instruction TLB misses...,itlb_misses.walk_completed,,6.06,
6.24470742,C3,Backend_Bound,33.08,% Slots,,,,5.68,
6.24470742,C3,Backend_Bound.Memory_Bound,32.20,% Slots,,,,5.68,
6.24470742,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,86.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.06,<==
7.300420971,C0,Backend_Bound,34.58,% Slots,,,,6.06,
7.300420971,C0,Backend_Bound.Memory_Bound,32.84,% Slots,,,,6.06,<==
7.300420971,C1,Frontend_Bound,34.77,% Slots,,,,6.07,
7.300420971,C1,Bad_Speculation,6.39,% Slots,,,,6.07,
7.300420971,C1,Backend_Bound,37.55,% Slots,,,,6.07,
7.300420971,C1,Retiring,17.99,% Slots,,,,6.07,
7.300420971,C1,Frontend_Bound.Frontend_Latency,17.28,% Slots,,rs_events.empty_end,,6.06,
7.300420971,C1,Backend_Bound.Memory_Bound,58.26,% Slots,,,,6.06,
7.300420971,C1,Retiring.Microcode_Sequencer,3.96,% Slots,,idq.ms_uops,,6.06,
7.300420971,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.22,% Clocks,,,,5.82,
7.300420971,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.60,% Clocks_Calculated,,br_misp_retired.all_branches,,5.69,
7.300420971,C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.51,% Clocks,,idq.ms_switches,,5.83,
7.300420971,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,35.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.68,<==
7.300420971,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,14.82,% Clocks,,,,5.82,
7.300420971,C1-T1,Frontend_Bound.Frontend_Latency.MS_Switches,5.46,% Clocks,,idq.ms_switches,,5.83,
7.300420971,C1-T1,Backend_Bound.Memory_Bound.Store_Bound,22.56,% Stalls,,mem_uops_retired.all_stores:pp,,5.68,<==
7.300420971,C2,Frontend_Bound,23.63,% Slots,,,,6.06,
7.300420971,C2,Backend_Bound,40.36,% Slots,,,,6.06,
7.300420971,C2,Frontend_Bound.Frontend_Latency,18.87,% Slots,,rs_events.empty_end,,6.06,
7.300420971,C2,Backend_Bound.Memory_Bound,28.42,% Slots,,,,6.06,
7.300420971,C2,Backend_Bound.Core_Bound,11.94,% Slots,,,,6.06,
7.300420971,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,64.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.68,<==
7.300420971,C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,85.83,% Clocks,,,,6.05,
7.300420971,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,10.68,% Clocks,,,,5.81,
7.300420971,C2-T1,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.59,% Clocks,,itlb_misses.walk_completed,,5.67,
7.300420971,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.37,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
7.300420971,C2-T1,Backend_Bound.Core_Bound.Ports_Utilization,22.08,% Clocks,,,,6.05,
7.300420971,C3,Frontend_Bound,31.74,% Slots,,,,6.07,
7.300420971,C3,Bad_Speculation,6.56,% Slots,,,,6.07,
7.300420971,C3,Backend_Bound,26.32,% Slots,,,,6.07,
7.300420971,C3,Frontend_Bound.Frontend_Latency,15.97,% Slots,,rs_events.empty_end,,6.06,<==
7.300420971,C3,Backend_Bound.Memory_Bound,29.84,% Slots,,,,6.05,
7.300420971,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.34,% Clocks,,,,5.81,
7.300420971,C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.40,% Clocks_Calculated,,br_misp_retired.all_branches,,5.69,
7.300420971,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,5.40,% Clocks,,,,5.81,<==
8.433109511,C0,Frontend_Bound,23.33,% Slots,,,,5.8,
8.433109511,C0,Backend_Bound,33.64,% Slots,,,,5.8,
8.433109511,C0,Backend_Bound.Memory_Bound,22.70,% Slots,,,,5.65,
8.433109511,C0,Backend_Bound.Core_Bound,10.94,% Slots,,,,5.65,
8.433109511,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,79.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.0,<==
8.433109511,C1,Frontend_Bound,23.60,% Slots,,,,5.8,
8.433109511,C1,Backend_Bound,40.56,% Slots,,,,5.8,
8.433109511,C1,Backend_Bound.Memory_Bound,27.81,% Slots,,,,5.65,<==
8.433109511,C1,Backend_Bound.Core_Bound,12.75,% Slots,,,,5.65,
8.433109511,C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,62.68,% Clocks,,,,5.65,
8.433109511,C2,Frontend_Bound,25.60,% Slots,,,,5.8,
8.433109511,C2,Backend_Bound,40.29,% Slots,,,,5.8,
8.433109511,C2,Backend_Bound.Memory_Bound,34.73,% Slots,,,,5.66,
8.433109511,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,100.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.01,<==
8.433109511,C3,Frontend_Bound,24.19,% Slots,,,,5.8,
8.433109511,C3,Backend_Bound,34.46,% Slots,,,,5.8,
8.433109511,C3,Backend_Bound.Memory_Bound,27.93,% Slots,,,,5.65,<==
9.49356128,C0,Backend_Bound,36.55,% Slots,,,,5.86,
9.49356128,C0,Backend_Bound.Memory_Bound,29.09,% Slots,,,,5.86,
9.49356128,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,95.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.66,<==
9.49356128,C1,Frontend_Bound,27.38,% Slots,,,,5.86,
9.49356128,C1,Bad_Speculation,4.84,% Slots,,,,5.86,
9.49356128,C1,Backend_Bound,42.29,% Slots,,,,5.86,
9.49356128,C1,Frontend_Bound.Frontend_Latency,19.83,% Slots,,rs_events.empty_end,,6.04,
9.49356128,C1,Backend_Bound.Memory_Bound,34.86,% Slots,,,,5.86,
9.49356128,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.43,% Clocks,,,,6.03,
9.49356128,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.45,% Clocks_Calculated,,br_misp_retired.all_branches,,5.65,
9.49356128,C1-T0,Backend_Bound.Memory_Bound.Store_Bound,22.45,% Stalls,,mem_uops_retired.all_stores:pp,,6.05,<==
9.49356128,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,8.72,% Clocks,,,,6.03,
9.49356128,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.49,% Clocks_Calculated,,br_misp_retired.all_branches,,5.65,
9.49356128,C2,Frontend_Bound,29.22,% Slots,,,,5.86,
9.49356128,C2,Bad_Speculation,4.95,% Slots,,,,5.86,
9.49356128,C2,Backend_Bound,33.38,% Slots,,,,5.86,
9.49356128,C2,Frontend_Bound.Frontend_Latency,24.32,% Slots,,rs_events.empty_end,,6.04,
9.49356128,C2,Backend_Bound.Memory_Bound,28.62,% Slots,,,,5.86,
9.49356128,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.58,% Clocks,,,,6.03,
9.49356128,C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.73,% Clocks_Calculated,,br_misp_retired.all_branches,,5.66,
9.49356128,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,93.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.66,<==
9.49356128,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,15.85,% Clocks,,,,6.03,
9.49356128,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.15,% Clocks_Calculated,,br_misp_retired.all_branches,,5.66,
9.49356128,C3,Frontend_Bound,33.47,% Slots,,,,5.86,
9.49356128,C3,Bad_Speculation,5.36,% Slots,,,,5.86,
9.49356128,C3,Backend_Bound,38.67,% Slots,,,,5.86,
9.49356128,C3,Frontend_Bound.Frontend_Latency,22.01,% Slots,,rs_events.empty_end,,6.04,
9.49356128,C3,Backend_Bound.Memory_Bound,42.14,% Slots,,,,5.86,
9.49356128,C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.02,% Clocks_Calculated,,br_misp_retired.all_branches,,5.66,
9.49356128,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,85.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.67,<==
9.49356128,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,6.69,% Clocks,,,,6.03,
9.49356128,C3-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.98,% Clocks_Calculated,,br_misp_retired.all_branches,,5.66,
10.545234102,C0,Frontend_Bound,24.42,% Slots,,,,6.08,
10.545234102,C0,Backend_Bound,30.22,% Slots,,,,6.08,
10.545234102,C0,Backend_Bound.Memory_Bound,23.82,% Slots,,,,5.7,
10.545234102,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,104.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.09,<==
10.545234102,C1,Frontend_Bound,26.28,% Slots,,,,6.07,
10.545234102,C1,Backend_Bound,42.95,% Slots,,,,6.07,
10.545234102,C1,Frontend_Bound.Frontend_Latency,35.27,% Slots,,rs_events.empty_end,,5.9,
10.545234102,C1,Backend_Bound.Memory_Bound,62.71,% Slots,,,,5.7,
10.545234102,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,78.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.09,<==
10.545234102,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,9.40,% Clocks,,,,5.71,
10.545234102,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.82,% Clocks_Calculated,,br_misp_retired.all_branches,,5.91,
10.545234102,C1-T1,Frontend_Bound.Frontend_Latency.MS_Switches,7.19,% Clocks,,idq.ms_switches,,5.71,
10.545234102,C2,Frontend_Bound,20.59,% Slots,,,,6.08,
10.545234102,C2,Backend_Bound,39.98,% Slots,,,,6.08,
10.545234102,C2,Backend_Bound.Memory_Bound,40.14,% Slots,,,,5.7,<==
10.545234102,C3,Frontend_Bound,27.85,% Slots,,,,6.08,
10.545234102,C3,Backend_Bound,37.86,% Slots,,,,6.08,
10.545234102,C3,Retiring,31.90,% Slots,,,,6.08,
10.545234102,C3,Frontend_Bound.Frontend_Latency,18.87,% Slots,,rs_events.empty_end,,5.9,
10.545234102,C3,Backend_Bound.Memory_Bound,22.83,% Slots,,,,5.7,
10.545234102,C3,Backend_Bound.Core_Bound,15.03,% Slots,,,,5.7,
10.545234102,C3,Retiring.Microcode_Sequencer,3.59,% Slots,,idq.ms_uops,,5.69,
10.545234102,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.07,% Clocks,,,,5.71,
10.545234102,C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.12,% Clocks,,idq.ms_switches,,5.71,
10.545234102,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,38.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.09,<==
10.545234102,C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.92,% Clocks,,,,5.9,
10.545234102,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,17.44,% Clocks,,,,5.71,
10.545234102,C3-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.21,% Clocks_Calculated,,br_misp_retired.all_branches,,5.91,
11.604581487,C0,Backend_Bound,43.24,% Slots,,,,5.67,
11.604581487,C0,Backend_Bound.Memory_Bound,38.32,% Slots,,,,5.67,
11.604581487,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,68.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.83,<==
11.604581487,C1,Frontend_Bound,23.45,% Slots,,,,5.67,
11.604581487,C1,Bad_Speculation,3.66,% Slots,,,,5.67,
11.604581487,C1,Backend_Bound,48.93,% Slots,,,,5.67,
11.604581487,C1,Frontend_Bound.Frontend_Latency,22.98,% Slots,,rs_events.empty_end,,5.84,
11.604581487,C1,Backend_Bound.Memory_Bound,60.03,% Slots,,,,5.67,<==
11.604581487,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.02,% Clocks_Calculated,,br_misp_retired.all_branches,,5.67,
11.604581487,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,11.79,% Clocks,,,,6.05,
11.604581487,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.79,% Clocks_Calculated,,br_misp_retired.all_branches,,5.67,
11.604581487,C1-T1,Frontend_Bound.Frontend_Latency.MS_Switches,6.86,% Clocks,,idq.ms_switches,,6.05,
11.604581487,C1-T1,Backend_Bound.Memory_Bound.Store_Bound,39.64,% Stalls,,mem_uops_retired.all_stores:pp,,6.04,<==
11.604581487,C2,Frontend_Bound,22.10,% Slots,,,,5.67,
11.604581487,C2,Backend_Bound,52.91,% Slots,,,,5.67,
11.604581487,C2,Frontend_Bound.Frontend_Latency,15.88,% Slots,,rs_events.empty_end,,5.84,
11.604581487,C2,Backend_Bound.Memory_Bound,52.39,% Slots,,,,5.67,<==
11.604581487,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.91,% Clocks,,,,6.04,
11.604581487,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,16.34,% Clocks,,,,6.04,
11.604581487,C3,Backend_Bound,36.21,% Slots,,,,5.67,
11.604581487,C3,Backend_Bound.Memory_Bound,22.49,% Slots,,,,5.67,
11.604581487,C3,Backend_Bound.Core_Bound,13.72,% Slots,,,,5.67,
11.604581487,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,48.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.82,<==
11.604581487,C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.18,% Clocks,,,,5.66,
11.604581487,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,48.75,% Clocks,,,,5.66,
12.657452914,C0,Backend_Bound,44.09,% Slots,,,,6.08,
12.657452914,C0,Backend_Bound.Memory_Bound,44.36,% Slots,,,,5.69,<==
12.657452914,C0-T1,Backend_Bound.Memory_Bound.Store_Bound,24.15,% Stalls,,mem_uops_retired.all_stores:pp,,5.69,<==
12.657452914,C1,Frontend_Bound,29.24,% Slots,,,,6.08,
12.657452914,C1,Bad_Speculation,6.77,% Slots,,,,6.08,
12.657452914,C1,Backend_Bound,36.12,% Slots,,,,6.08,
12.657452914,C1,Frontend_Bound.Frontend_Latency,24.96,% Slots,,rs_events.empty_end,,6.08,
12.657452914,C1,Backend_Bound.Memory_Bound,36.68,% Slots,,,,5.7,<==
12.657452914,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.10,% Clocks,,,,5.71,
12.657452914,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.81,% Clocks_Calculated,,br_misp_retired.all_branches,,6.08,
12.657452914,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,11.03,% Clocks,,,,5.71,
12.657452914,C1-T1,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.13,% Clocks,,itlb_misses.walk_completed,,5.71,
12.657452914,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.99,% Clocks_Calculated,,br_misp_retired.all_branches,,6.08,
12.657452914,C1-T1,Frontend_Bound.Frontend_Latency.MS_Switches,5.45,% Clocks,,idq.ms_switches,,5.71,
12.657452914,C2,Frontend_Bound,21.15,% Slots,,,,6.08,
12.657452914,C2,Bad_Speculation,4.52,% Slots,,,,6.08,
12.657452914,C2,Backend_Bound,37.53,% Slots,,,,6.08,
12.657452914,C2,Frontend_Bound.Frontend_Latency,18.03,% Slots,,rs_events.empty_end,,6.08,
12.657452914,C2,Backend_Bound.Memory_Bound,48.45,% Slots,,,,5.69,<==
12.657452914,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.03,% Clocks,,,,5.7,
12.657452914,C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.68,% Clocks_Calculated,,br_misp_retired.all_branches,,6.08,
12.657452914,C2-T1,Backend_Bound.Memory_Bound.L1_Bound,95.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.9,<==
12.657452914,C3,Frontend_Bound,22.49,% Slots,,,,6.08,
12.657452914,C3,Backend_Bound,36.30,% Slots,,,,6.08,
12.657452914,C3,Backend_Bound.Memory_Bound,26.86,% Slots,,,,5.7,<==
13.709966283,C0,Frontend_Bound,20.33,% Slots,,,,5.7,
13.709966283,C0,Backend_Bound,40.20,% Slots,,,,5.7,
13.709966283,C0,Backend_Bound.Memory_Bound,54.38,% Slots,,,,5.7,<==
13.709966283,C1,Backend_Bound,46.91,% Slots,,,,5.7,
13.709966283,C1,Backend_Bound.Memory_Bound,40.29,% Slots,,,,5.7,<==
13.709966283,C2,Frontend_Bound,21.28,% Slots,,,,5.7,
13.709966283,C2,Backend_Bound,37.85,% Slots,,,,5.7,
13.709966283,C2,Frontend_Bound.Frontend_Latency,21.46,% Slots,,rs_events.empty_end,,5.69,
13.709966283,C2,Backend_Bound.Memory_Bound,46.34,% Slots,,,,5.7,
13.709966283,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.47,% Clocks,,,,6.08,
13.709966283,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,40.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.7,<==
13.709966283,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,7.98,% Clocks,,,,6.07,
13.709966283,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.25,% Clocks_Calculated,,br_misp_retired.all_branches,,5.69,
13.709966283,C2-T1,Backend_Bound.Memory_Bound.Store_Bound,22.23,% Stalls,,mem_uops_retired.all_stores:pp,,6.09,<==
13.709966283,C3,Frontend_Bound,31.77,% Slots,,,,5.7,
13.709966283,C3,Backend_Bound,36.96,% Slots,,,,5.7,
13.709966283,C3,Frontend_Bound.Frontend_Latency,42.78,% Slots,,rs_events.empty_end,,5.69,
13.709966283,C3,Backend_Bound.Memory_Bound,28.20,% Slots,,,,5.7,<==
13.709966283,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.50,% Clocks,,,,6.08,
13.709966283,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,13.03,% Clocks,,,,6.08,
14.767575521,C0,Frontend_Bound,24.69,% Slots,,,,6.05,
14.767575521,C0,Backend_Bound,31.51,% Slots,,,,6.05,
14.767575521,C0,Backend_Bound.Memory_Bound,37.97,% Slots,,,,5.67,
14.767575521,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,72.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.06,<==
14.767575521,C1,Frontend_Bound,21.39,% Slots,,,,6.05,
14.767575521,C1,Backend_Bound,40.59,% Slots,,,,6.05,
14.767575521,C1,Backend_Bound.Memory_Bound,33.12,% Slots,,,,5.67,<==
14.767575521,C2,Frontend_Bound,23.57,% Slots,,,,6.05,
14.767575521,C2,Bad_Speculation,5.66,% Slots,,,,6.05,
14.767575521,C2,Backend_Bound,50.97,% Slots,,,,6.05,
14.767575521,C2,Frontend_Bound.Frontend_Latency,20.71,% Slots,,rs_events.empty_end,,6.05,
14.767575521,C2,Backend_Bound.Memory_Bound,64.43,% Slots,,,,5.67,<==
14.767575521,C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.65,% Clocks_Calculated,,br_misp_retired.all_branches,,6.04,
14.767575521,C3,Frontend_Bound,25.99,% Slots,,,,6.05,
14.767575521,C3,Backend_Bound,38.64,% Slots,,,,6.05,
14.767575521,C3,Frontend_Bound.Frontend_Latency,16.60,% Slots,,rs_events.empty_end,,6.05,
14.767575521,C3,Backend_Bound.Memory_Bound,28.71,% Slots,,,,5.67,
14.767575521,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.32,% Clocks,,,,5.68,
14.767575521,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,39.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.06,<==
14.767575521,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,9.80,% Clocks,,,,5.68,
14.767575521,C3-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.81,% Clocks_Calculated,,br_misp_retired.all_branches,,6.05,
15.816152076,C0,Frontend_Bound,39.28,% Slots,,,,5.73,
15.816152076,C0,Bad_Speculation,6.30,% Slots,,,,5.73,
15.816152076,C0,Backend_Bound,42.65,% Slots,,,,5.73,
15.816152076,C0,Frontend_Bound.Frontend_Latency,39.49,% Slots,,rs_events.empty_end,,5.73,
15.816152076,C0,Backend_Bound.Memory_Bound,45.33,% Slots,,,,5.73,
15.816152076,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.13,% Clocks,,,,6.1,
15.816152076,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.75,% Clocks_Calculated,,br_misp_retired.all_branches,,5.71,
15.816152076,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,31.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.72,<==
15.816152076,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,16.50,% Clocks,,,,6.1,
15.816152076,C0-T1,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.14,% Clocks,,itlb_misses.walk_completed,,6.1,
15.816152076,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.05,% Clocks_Calculated,,br_misp_retired.all_branches,,5.71,
15.816152076,C1,Backend_Bound,35.57,% Slots,,,,5.72,
15.816152076,C1,Backend_Bound.Memory_Bound,43.77,% Slots,,,,5.72,<==
15.816152076,C2,Backend_Bound,39.52,% Slots,,,,5.73,<==
15.816152076,C2,Backend_Bound.Memory_Bound,22.13,% Slots,,,,5.73,
15.816152076,C2,Backend_Bound.Core_Bound,17.39,% Slots,,,,5.73,
15.816152076,C2-T0,Backend_Bound.Memory_Bound.Store_Bound,23.32,% Stalls,,mem_uops_retired.all_stores:pp,,6.11,
15.816152076,C2-T1,Backend_Bound.Core_Bound.Ports_Utilization,34.78,% Clocks,,,,5.72,
15.816152076,C3,Frontend_Bound,25.12,% Slots,,,,5.72,
15.816152076,C3,Bad_Speculation,6.09,% Slots,,,,5.72,
15.816152076,C3,Backend_Bound,37.46,% Slots,,,,5.72,
15.816152076,C3,Frontend_Bound.Frontend_Latency,24.93,% Slots,,rs_events.empty_end,,5.72,
15.816152076,C3,Backend_Bound.Memory_Bound,38.89,% Slots,,,,5.72,
15.816152076,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.98,% Clocks,,,,6.09,
15.816152076,C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.49,% Clocks_Calculated,,br_misp_retired.all_branches,,5.71,
15.816152076,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,35.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.73,<==
15.816152076,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,9.65,% Clocks,,,,6.09,
16.274491347,C0,Backend_Bound,50.08,% Slots,,,,6.13,
16.274491347,C0,Backend_Bound.Memory_Bound,47.93,% Slots,,,,5.89,<==
16.274491347,C0-T1,Backend_Bound.Memory_Bound.Store_Bound,32.37,% Stalls,,mem_uops_retired.all_stores:pp,,5.25,<==
16.274491347,C1,Backend_Bound,38.79,% Slots,,,,6.13,
16.274491347,C1,Backend_Bound.Memory_Bound,26.60,% Slots,,,,5.88,<==
16.274491347,C1,Backend_Bound.Core_Bound,12.20,% Slots,,,,5.88,
16.274491347,C2,Frontend_Bound,28.39,% Slots,,,,6.12,
16.274491347,C2,Backend_Bound,25.89,% Slots,,,,6.12,
16.274491347,C2,Frontend_Bound.Frontend_Latency,32.63,% Slots,,rs_events.empty_end,,6.11,
16.274491347,C2,Frontend_Bound.Frontend_Bandwidth,11.53,% Slots,,,,6.11,
16.274491347,C2,Backend_Bound.Memory_Bound,24.81,% Slots,,,,5.88,
16.274491347,C2,Frontend_Bound.Frontend_Bandwidth.MITE,19.76,% CoreClocks,This metric represents Core cycles fraction in which CPU was likely limited due to the MITE pipeline (Legacy Decode Pipeline)...,,,5.25,
16.274491347,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.11,% Clocks,,,,5.24,<==
16.274491347,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,38.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.11,
16.274491347,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,5.17,% Clocks,,,,5.24,
16.274491347,C2-T1,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.71,% Clocks,,itlb_misses.walk_completed,,5.24,
16.274491347,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.68,% Clocks_Calculated,,br_misp_retired.all_branches,,6.11,
16.274491347,C2-T1,Frontend_Bound.Frontend_Latency.MS_Switches,7.70,% Clocks,,idq.ms_switches,,5.24,
16.274491347,C3,Frontend_Bound,28.19,% Slots,,,,6.12,
16.274491347,C3,Backend_Bound,31.08,% Slots,,,,6.12,
16.274491347,C3,Backend_Bound.Memory_Bound,34.20,% Slots,,,,5.89,
16.274491347,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,67.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.1,<==
