Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Dec 14 11:40:01 2023
| Host         : billionaire-he-will-be running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (7)
7. checking multiple_clock (167)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (167)
--------------------------------
 There are 167 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.073        0.000                      0                  375        0.091        0.000                      0                  375        2.000        0.000                       0                   173  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
iClk                               {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
iClk                                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         35.073        0.000                      0                  375        0.251        0.000                      0                  375       19.500        0.000                       0                   169  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1       35.086        0.000                      0                  375        0.251        0.000                      0                  375       19.500        0.000                       0                   169  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0         35.073        0.000                      0                  375        0.091        0.000                      0                  375  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1       35.073        0.000                      0                  375        0.091        0.000                      0                  375  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  iClk
  To Clock:  iClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iClk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       35.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.073ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_3/inst/r_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_3/inst/r_Count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 0.704ns (16.321%)  route 3.609ns (83.679%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.863    -0.853    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X111Y89        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[5]/Q
                         net (fo=3, routed)           0.972     0.574    design_1_i/Debounce_Switch_3/inst/r_Count_reg[5]
    SLICE_X110Y89        LUT4 (Prop_lut4_I1_O)        0.124     0.698 r  design_1_i/Debounce_Switch_3/inst/r_Count[0]_i_4/O
                         net (fo=1, routed)           1.102     1.801    design_1_i/Debounce_Switch_3/inst/r_Count[0]_i_4_n_0
    SLICE_X112Y89        LUT6 (Prop_lut6_I5_O)        0.124     1.925 r  design_1_i/Debounce_Switch_3/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          1.535     3.460    design_1_i/Debounce_Switch_3/inst/p_0_in
    SLICE_X111Y92        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.685    38.516    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X111Y92        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[16]/C
                         clock pessimism              0.607    39.123    
                         clock uncertainty           -0.160    38.962    
    SLICE_X111Y92        FDRE (Setup_fdre_C_R)       -0.429    38.533    design_1_i/Debounce_Switch_3/inst/r_Count_reg[16]
  -------------------------------------------------------------------
                         required time                         38.533    
                         arrival time                          -3.460    
  -------------------------------------------------------------------
                         slack                                 35.073    

Slack (MET) :             35.073ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_3/inst/r_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_3/inst/r_Count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 0.704ns (16.321%)  route 3.609ns (83.679%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.863    -0.853    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X111Y89        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[5]/Q
                         net (fo=3, routed)           0.972     0.574    design_1_i/Debounce_Switch_3/inst/r_Count_reg[5]
    SLICE_X110Y89        LUT4 (Prop_lut4_I1_O)        0.124     0.698 r  design_1_i/Debounce_Switch_3/inst/r_Count[0]_i_4/O
                         net (fo=1, routed)           1.102     1.801    design_1_i/Debounce_Switch_3/inst/r_Count[0]_i_4_n_0
    SLICE_X112Y89        LUT6 (Prop_lut6_I5_O)        0.124     1.925 r  design_1_i/Debounce_Switch_3/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          1.535     3.460    design_1_i/Debounce_Switch_3/inst/p_0_in
    SLICE_X111Y92        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.685    38.516    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X111Y92        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[17]/C
                         clock pessimism              0.607    39.123    
                         clock uncertainty           -0.160    38.962    
    SLICE_X111Y92        FDRE (Setup_fdre_C_R)       -0.429    38.533    design_1_i/Debounce_Switch_3/inst/r_Count_reg[17]
  -------------------------------------------------------------------
                         required time                         38.533    
                         arrival time                          -3.460    
  -------------------------------------------------------------------
                         slack                                 35.073    

Slack (MET) :             35.231ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 0.842ns (20.487%)  route 3.268ns (79.513%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.865    -0.851    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y93        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDRE (Prop_fdre_C_Q)         0.419    -0.432 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/Q
                         net (fo=10, routed)          1.617     1.184    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]_2[1]
    SLICE_X109Y94        LUT6 (Prop_lut6_I5_O)        0.299     1.483 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_4__0/O
                         net (fo=1, routed)           0.998     2.481    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_4__0_n_0
    SLICE_X109Y93        LUT6 (Prop_lut6_I1_O)        0.124     2.605 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.653     3.259    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.681    38.512    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X107Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/C
                         clock pessimism              0.567    39.079    
                         clock uncertainty           -0.160    38.918    
    SLICE_X107Y90        FDRE (Setup_fdre_C_R)       -0.429    38.489    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.489    
                         arrival time                          -3.259    
  -------------------------------------------------------------------
                         slack                                 35.231    

Slack (MET) :             35.231ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 0.842ns (20.487%)  route 3.268ns (79.513%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.865    -0.851    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y93        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDRE (Prop_fdre_C_Q)         0.419    -0.432 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/Q
                         net (fo=10, routed)          1.617     1.184    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]_2[1]
    SLICE_X109Y94        LUT6 (Prop_lut6_I5_O)        0.299     1.483 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_4__0/O
                         net (fo=1, routed)           0.998     2.481    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_4__0_n_0
    SLICE_X109Y93        LUT6 (Prop_lut6_I1_O)        0.124     2.605 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.653     3.259    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.681    38.512    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X107Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
                         clock pessimism              0.567    39.079    
                         clock uncertainty           -0.160    38.918    
    SLICE_X107Y90        FDRE (Setup_fdre_C_R)       -0.429    38.489    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.489    
                         arrival time                          -3.259    
  -------------------------------------------------------------------
                         slack                                 35.231    

Slack (MET) :             35.231ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 0.842ns (20.487%)  route 3.268ns (79.513%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.865    -0.851    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y93        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDRE (Prop_fdre_C_Q)         0.419    -0.432 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/Q
                         net (fo=10, routed)          1.617     1.184    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]_2[1]
    SLICE_X109Y94        LUT6 (Prop_lut6_I5_O)        0.299     1.483 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_4__0/O
                         net (fo=1, routed)           0.998     2.481    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_4__0_n_0
    SLICE_X109Y93        LUT6 (Prop_lut6_I1_O)        0.124     2.605 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.653     3.259    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.681    38.512    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X107Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/C
                         clock pessimism              0.567    39.079    
                         clock uncertainty           -0.160    38.918    
    SLICE_X107Y90        FDRE (Setup_fdre_C_R)       -0.429    38.489    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.489    
                         arrival time                          -3.259    
  -------------------------------------------------------------------
                         slack                                 35.231    

Slack (MET) :             35.295ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.890ns (22.297%)  route 3.102ns (77.703%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.860    -0.856    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X108Y88        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y88        FDRE (Prop_fdre_C_Q)         0.518    -0.338 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/Q
                         net (fo=2, routed)           1.023     0.685    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[23]
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.124     0.809 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8/O
                         net (fo=1, routed)           0.776     1.585    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8_n_0
    SLICE_X109Y86        LUT6 (Prop_lut6_I5_O)        0.124     1.709 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.436     2.145    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X107Y88        LUT5 (Prop_lut5_I3_O)        0.124     2.269 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=25, routed)          0.866     3.135    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X108Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.676    38.507    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X108Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/C
                         clock pessimism              0.608    39.115    
                         clock uncertainty           -0.160    38.954    
    SLICE_X108Y83        FDRE (Setup_fdre_C_R)       -0.524    38.430    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.430    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                 35.295    

Slack (MET) :             35.295ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.890ns (22.297%)  route 3.102ns (77.703%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.860    -0.856    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X108Y88        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y88        FDRE (Prop_fdre_C_Q)         0.518    -0.338 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/Q
                         net (fo=2, routed)           1.023     0.685    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[23]
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.124     0.809 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8/O
                         net (fo=1, routed)           0.776     1.585    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8_n_0
    SLICE_X109Y86        LUT6 (Prop_lut6_I5_O)        0.124     1.709 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.436     2.145    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X107Y88        LUT5 (Prop_lut5_I3_O)        0.124     2.269 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=25, routed)          0.866     3.135    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X108Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.676    38.507    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X108Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[1]/C
                         clock pessimism              0.608    39.115    
                         clock uncertainty           -0.160    38.954    
    SLICE_X108Y83        FDRE (Setup_fdre_C_R)       -0.524    38.430    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.430    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                 35.295    

Slack (MET) :             35.295ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.890ns (22.297%)  route 3.102ns (77.703%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.860    -0.856    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X108Y88        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y88        FDRE (Prop_fdre_C_Q)         0.518    -0.338 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/Q
                         net (fo=2, routed)           1.023     0.685    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[23]
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.124     0.809 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8/O
                         net (fo=1, routed)           0.776     1.585    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8_n_0
    SLICE_X109Y86        LUT6 (Prop_lut6_I5_O)        0.124     1.709 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.436     2.145    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X107Y88        LUT5 (Prop_lut5_I3_O)        0.124     2.269 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=25, routed)          0.866     3.135    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X108Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.676    38.507    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X108Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                         clock pessimism              0.608    39.115    
                         clock uncertainty           -0.160    38.954    
    SLICE_X108Y83        FDRE (Setup_fdre_C_R)       -0.524    38.430    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.430    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                 35.295    

Slack (MET) :             35.295ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.890ns (22.297%)  route 3.102ns (77.703%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.860    -0.856    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X108Y88        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y88        FDRE (Prop_fdre_C_Q)         0.518    -0.338 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/Q
                         net (fo=2, routed)           1.023     0.685    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[23]
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.124     0.809 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8/O
                         net (fo=1, routed)           0.776     1.585    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8_n_0
    SLICE_X109Y86        LUT6 (Prop_lut6_I5_O)        0.124     1.709 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.436     2.145    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X107Y88        LUT5 (Prop_lut5_I3_O)        0.124     2.269 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=25, routed)          0.866     3.135    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X108Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.676    38.507    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X108Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/C
                         clock pessimism              0.608    39.115    
                         clock uncertainty           -0.160    38.954    
    SLICE_X108Y83        FDRE (Setup_fdre_C_R)       -0.524    38.430    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.430    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                 35.295    

Slack (MET) :             35.345ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.943ns  (logic 0.890ns (22.574%)  route 3.053ns (77.426%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.860    -0.856    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X108Y88        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y88        FDRE (Prop_fdre_C_Q)         0.518    -0.338 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/Q
                         net (fo=2, routed)           1.023     0.685    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[23]
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.124     0.809 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8/O
                         net (fo=1, routed)           0.776     1.585    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8_n_0
    SLICE_X109Y86        LUT6 (Prop_lut6_I5_O)        0.124     1.709 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.436     2.145    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X107Y88        LUT5 (Prop_lut5_I3_O)        0.124     2.269 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=25, routed)          0.817     3.086    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X108Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.677    38.508    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X108Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]/C
                         clock pessimism              0.608    39.116    
                         clock uncertainty           -0.160    38.955    
    SLICE_X108Y84        FDRE (Setup_fdre_C_R)       -0.524    38.431    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.431    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                 35.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.214%)  route 0.157ns (45.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.634    -0.597    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X109Y92        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/Q
                         net (fo=8, routed)           0.157    -0.299    design_1_i/VGA_timings_0/inst/cntV/Q[5]
    SLICE_X109Y92        LUT6 (Prop_lut6_I5_O)        0.045    -0.254 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.254    design_1_i/VGA_timings_0/inst/cntV/wNext_count__0[5]
    SLICE_X109Y92        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.904    -0.836    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X109Y92        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/C
                         clock pessimism              0.238    -0.597    
    SLICE_X109Y92        FDRE (Hold_fdre_C_D)         0.092    -0.505    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.634    -0.597    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X107Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/Q
                         net (fo=12, routed)          0.180    -0.276    design_1_i/VGA_timings_0/inst/cntV/Q[0]
    SLICE_X107Y90        LUT2 (Prop_lut2_I0_O)        0.042    -0.234 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.234    design_1_i/VGA_timings_0/inst/cntV/wNext_count__0[1]
    SLICE_X107Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.904    -0.836    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X107Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
                         clock pessimism              0.238    -0.597    
    SLICE_X107Y90        FDRE (Hold_fdre_C_D)         0.107    -0.490    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.631    -0.600    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X107Y84        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/Q
                         net (fo=3, routed)           0.117    -0.342    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]
    SLICE_X107Y84        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.234 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.234    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]_i_1_n_4
    SLICE_X107Y84        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.899    -0.841    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X107Y84        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
                         clock pessimism              0.240    -0.600    
    SLICE_X107Y84        FDRE (Hold_fdre_C_D)         0.105    -0.495    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.340%)  route 0.183ns (49.660%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.632    -0.599    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X109Y87        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[3]/Q
                         net (fo=6, routed)           0.183    -0.275    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/p_0_in
    SLICE_X107Y89        LUT5 (Prop_lut5_I1_O)        0.045    -0.230 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current[1]_i_1_n_0
    SLICE_X107Y89        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.903    -0.837    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y89        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current_reg[1]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X107Y89        FDRE (Hold_fdre_C_D)         0.091    -0.491    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current_reg[1]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.629    -0.602    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X111Y81        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.342    design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]
    SLICE_X111Y81        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.234 r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.234    design_1_i/Debounce_Switch_2/inst/r_Count_reg[8]_i_1_n_4
    SLICE_X111Y81        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.899    -0.841    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X111Y81        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X111Y81        FDRE (Hold_fdre_C_D)         0.105    -0.497    design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.630    -0.601    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X107Y83        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.341    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]
    SLICE_X107Y83        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.233 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.233    design_1_i/Debounce_Switch_0/inst/r_Count_reg[8]_i_1_n_4
    SLICE_X107Y83        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.898    -0.842    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X107Y83        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
                         clock pessimism              0.240    -0.601    
    SLICE_X107Y83        FDRE (Hold_fdre_C_D)         0.105    -0.496    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.628    -0.603    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X107Y81        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y81        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.342    design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]
    SLICE_X107Y81        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.234 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.234    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]_i_2_n_4
    SLICE_X107Y81        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.896    -0.844    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X107Y81        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/C
                         clock pessimism              0.240    -0.603    
    SLICE_X107Y81        FDRE (Hold_fdre_C_D)         0.105    -0.498    design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_2/inst/r_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_2/inst/r_Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.627    -0.604    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X111Y79        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y79        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.343    design_1_i/Debounce_Switch_2/inst/r_Count_reg[3]
    SLICE_X111Y79        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.235 r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.235    design_1_i/Debounce_Switch_2/inst/r_Count_reg[0]_i_2_n_4
    SLICE_X111Y79        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.897    -0.843    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X111Y79        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[3]/C
                         clock pessimism              0.238    -0.604    
    SLICE_X111Y79        FDRE (Hold_fdre_C_D)         0.105    -0.499    design_1_i/Debounce_Switch_2/inst/r_Count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.635    -0.596    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X111Y90        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.120    -0.335    design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]
    SLICE_X111Y90        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.227 r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.227    design_1_i/Debounce_Switch_3/inst/r_Count_reg[8]_i_1_n_4
    SLICE_X111Y90        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.907    -0.833    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X111Y90        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/C
                         clock pessimism              0.236    -0.596    
    SLICE_X111Y90        FDRE (Hold_fdre_C_D)         0.105    -0.491    design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_3/inst/r_Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_3/inst/r_Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.635    -0.596    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X111Y91        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[15]/Q
                         net (fo=3, routed)           0.120    -0.335    design_1_i/Debounce_Switch_3/inst/r_Count_reg[15]
    SLICE_X111Y91        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.227 r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.227    design_1_i/Debounce_Switch_3/inst/r_Count_reg[12]_i_1_n_4
    SLICE_X111Y91        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.907    -0.833    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X111Y91        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[15]/C
                         clock pessimism              0.236    -0.596    
    SLICE_X111Y91        FDRE (Hold_fdre_C_D)         0.105    -0.491    design_1_i/Debounce_Switch_3/inst/r_Count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X107Y81    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X107Y83    design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X107Y83    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X107Y84    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X107Y84    design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X107Y84    design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X107Y84    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X107Y85    design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y83    design_1_i/Debounce_Switch_2/inst/r_Count_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y83    design_1_i/Debounce_Switch_2/inst/r_Count_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y90    design_1_i/Debounce_Switch_3/inst/r_Count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y90    design_1_i/Debounce_Switch_3/inst/r_Count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y90    design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y90    design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y91    design_1_i/Debounce_Switch_3/inst/r_Count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y89    design_1_i/Debounce_Switch_3/inst/r_Count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y89    design_1_i/Debounce_Switch_3/inst/r_Count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y89    design_1_i/Debounce_Switch_3/inst/r_Count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y81    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y81    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y83    design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y83    design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y83    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y83    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y84    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y84    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y84    design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y84    design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.086ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_3/inst/r_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_3/inst/r_Count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 0.704ns (16.321%)  route 3.609ns (83.679%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.863    -0.853    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X111Y89        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[5]/Q
                         net (fo=3, routed)           0.972     0.574    design_1_i/Debounce_Switch_3/inst/r_Count_reg[5]
    SLICE_X110Y89        LUT4 (Prop_lut4_I1_O)        0.124     0.698 r  design_1_i/Debounce_Switch_3/inst/r_Count[0]_i_4/O
                         net (fo=1, routed)           1.102     1.801    design_1_i/Debounce_Switch_3/inst/r_Count[0]_i_4_n_0
    SLICE_X112Y89        LUT6 (Prop_lut6_I5_O)        0.124     1.925 r  design_1_i/Debounce_Switch_3/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          1.535     3.460    design_1_i/Debounce_Switch_3/inst/p_0_in
    SLICE_X111Y92        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.685    38.516    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X111Y92        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[16]/C
                         clock pessimism              0.607    39.123    
                         clock uncertainty           -0.147    38.975    
    SLICE_X111Y92        FDRE (Setup_fdre_C_R)       -0.429    38.546    design_1_i/Debounce_Switch_3/inst/r_Count_reg[16]
  -------------------------------------------------------------------
                         required time                         38.546    
                         arrival time                          -3.460    
  -------------------------------------------------------------------
                         slack                                 35.086    

Slack (MET) :             35.086ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_3/inst/r_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_3/inst/r_Count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 0.704ns (16.321%)  route 3.609ns (83.679%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.863    -0.853    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X111Y89        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[5]/Q
                         net (fo=3, routed)           0.972     0.574    design_1_i/Debounce_Switch_3/inst/r_Count_reg[5]
    SLICE_X110Y89        LUT4 (Prop_lut4_I1_O)        0.124     0.698 r  design_1_i/Debounce_Switch_3/inst/r_Count[0]_i_4/O
                         net (fo=1, routed)           1.102     1.801    design_1_i/Debounce_Switch_3/inst/r_Count[0]_i_4_n_0
    SLICE_X112Y89        LUT6 (Prop_lut6_I5_O)        0.124     1.925 r  design_1_i/Debounce_Switch_3/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          1.535     3.460    design_1_i/Debounce_Switch_3/inst/p_0_in
    SLICE_X111Y92        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.685    38.516    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X111Y92        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[17]/C
                         clock pessimism              0.607    39.123    
                         clock uncertainty           -0.147    38.975    
    SLICE_X111Y92        FDRE (Setup_fdre_C_R)       -0.429    38.546    design_1_i/Debounce_Switch_3/inst/r_Count_reg[17]
  -------------------------------------------------------------------
                         required time                         38.546    
                         arrival time                          -3.460    
  -------------------------------------------------------------------
                         slack                                 35.086    

Slack (MET) :             35.244ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 0.842ns (20.487%)  route 3.268ns (79.513%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.865    -0.851    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y93        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDRE (Prop_fdre_C_Q)         0.419    -0.432 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/Q
                         net (fo=10, routed)          1.617     1.184    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]_2[1]
    SLICE_X109Y94        LUT6 (Prop_lut6_I5_O)        0.299     1.483 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_4__0/O
                         net (fo=1, routed)           0.998     2.481    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_4__0_n_0
    SLICE_X109Y93        LUT6 (Prop_lut6_I1_O)        0.124     2.605 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.653     3.259    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.681    38.512    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X107Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/C
                         clock pessimism              0.567    39.079    
                         clock uncertainty           -0.147    38.931    
    SLICE_X107Y90        FDRE (Setup_fdre_C_R)       -0.429    38.502    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.502    
                         arrival time                          -3.259    
  -------------------------------------------------------------------
                         slack                                 35.244    

Slack (MET) :             35.244ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 0.842ns (20.487%)  route 3.268ns (79.513%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.865    -0.851    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y93        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDRE (Prop_fdre_C_Q)         0.419    -0.432 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/Q
                         net (fo=10, routed)          1.617     1.184    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]_2[1]
    SLICE_X109Y94        LUT6 (Prop_lut6_I5_O)        0.299     1.483 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_4__0/O
                         net (fo=1, routed)           0.998     2.481    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_4__0_n_0
    SLICE_X109Y93        LUT6 (Prop_lut6_I1_O)        0.124     2.605 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.653     3.259    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.681    38.512    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X107Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
                         clock pessimism              0.567    39.079    
                         clock uncertainty           -0.147    38.931    
    SLICE_X107Y90        FDRE (Setup_fdre_C_R)       -0.429    38.502    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.502    
                         arrival time                          -3.259    
  -------------------------------------------------------------------
                         slack                                 35.244    

Slack (MET) :             35.244ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 0.842ns (20.487%)  route 3.268ns (79.513%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.865    -0.851    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y93        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDRE (Prop_fdre_C_Q)         0.419    -0.432 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/Q
                         net (fo=10, routed)          1.617     1.184    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]_2[1]
    SLICE_X109Y94        LUT6 (Prop_lut6_I5_O)        0.299     1.483 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_4__0/O
                         net (fo=1, routed)           0.998     2.481    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_4__0_n_0
    SLICE_X109Y93        LUT6 (Prop_lut6_I1_O)        0.124     2.605 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.653     3.259    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.681    38.512    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X107Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/C
                         clock pessimism              0.567    39.079    
                         clock uncertainty           -0.147    38.931    
    SLICE_X107Y90        FDRE (Setup_fdre_C_R)       -0.429    38.502    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.502    
                         arrival time                          -3.259    
  -------------------------------------------------------------------
                         slack                                 35.244    

Slack (MET) :             35.308ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.890ns (22.297%)  route 3.102ns (77.703%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.860    -0.856    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X108Y88        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y88        FDRE (Prop_fdre_C_Q)         0.518    -0.338 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/Q
                         net (fo=2, routed)           1.023     0.685    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[23]
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.124     0.809 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8/O
                         net (fo=1, routed)           0.776     1.585    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8_n_0
    SLICE_X109Y86        LUT6 (Prop_lut6_I5_O)        0.124     1.709 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.436     2.145    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X107Y88        LUT5 (Prop_lut5_I3_O)        0.124     2.269 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=25, routed)          0.866     3.135    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X108Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.676    38.507    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X108Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/C
                         clock pessimism              0.608    39.115    
                         clock uncertainty           -0.147    38.967    
    SLICE_X108Y83        FDRE (Setup_fdre_C_R)       -0.524    38.443    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.443    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                 35.308    

Slack (MET) :             35.308ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.890ns (22.297%)  route 3.102ns (77.703%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.860    -0.856    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X108Y88        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y88        FDRE (Prop_fdre_C_Q)         0.518    -0.338 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/Q
                         net (fo=2, routed)           1.023     0.685    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[23]
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.124     0.809 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8/O
                         net (fo=1, routed)           0.776     1.585    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8_n_0
    SLICE_X109Y86        LUT6 (Prop_lut6_I5_O)        0.124     1.709 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.436     2.145    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X107Y88        LUT5 (Prop_lut5_I3_O)        0.124     2.269 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=25, routed)          0.866     3.135    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X108Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.676    38.507    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X108Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[1]/C
                         clock pessimism              0.608    39.115    
                         clock uncertainty           -0.147    38.967    
    SLICE_X108Y83        FDRE (Setup_fdre_C_R)       -0.524    38.443    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.443    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                 35.308    

Slack (MET) :             35.308ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.890ns (22.297%)  route 3.102ns (77.703%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.860    -0.856    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X108Y88        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y88        FDRE (Prop_fdre_C_Q)         0.518    -0.338 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/Q
                         net (fo=2, routed)           1.023     0.685    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[23]
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.124     0.809 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8/O
                         net (fo=1, routed)           0.776     1.585    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8_n_0
    SLICE_X109Y86        LUT6 (Prop_lut6_I5_O)        0.124     1.709 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.436     2.145    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X107Y88        LUT5 (Prop_lut5_I3_O)        0.124     2.269 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=25, routed)          0.866     3.135    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X108Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.676    38.507    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X108Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                         clock pessimism              0.608    39.115    
                         clock uncertainty           -0.147    38.967    
    SLICE_X108Y83        FDRE (Setup_fdre_C_R)       -0.524    38.443    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.443    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                 35.308    

Slack (MET) :             35.308ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.890ns (22.297%)  route 3.102ns (77.703%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.860    -0.856    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X108Y88        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y88        FDRE (Prop_fdre_C_Q)         0.518    -0.338 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/Q
                         net (fo=2, routed)           1.023     0.685    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[23]
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.124     0.809 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8/O
                         net (fo=1, routed)           0.776     1.585    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8_n_0
    SLICE_X109Y86        LUT6 (Prop_lut6_I5_O)        0.124     1.709 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.436     2.145    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X107Y88        LUT5 (Prop_lut5_I3_O)        0.124     2.269 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=25, routed)          0.866     3.135    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X108Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.676    38.507    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X108Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/C
                         clock pessimism              0.608    39.115    
                         clock uncertainty           -0.147    38.967    
    SLICE_X108Y83        FDRE (Setup_fdre_C_R)       -0.524    38.443    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.443    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                 35.308    

Slack (MET) :             35.358ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.943ns  (logic 0.890ns (22.574%)  route 3.053ns (77.426%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.860    -0.856    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X108Y88        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y88        FDRE (Prop_fdre_C_Q)         0.518    -0.338 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/Q
                         net (fo=2, routed)           1.023     0.685    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[23]
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.124     0.809 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8/O
                         net (fo=1, routed)           0.776     1.585    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8_n_0
    SLICE_X109Y86        LUT6 (Prop_lut6_I5_O)        0.124     1.709 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.436     2.145    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X107Y88        LUT5 (Prop_lut5_I3_O)        0.124     2.269 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=25, routed)          0.817     3.086    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X108Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.677    38.508    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X108Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]/C
                         clock pessimism              0.608    39.116    
                         clock uncertainty           -0.147    38.968    
    SLICE_X108Y84        FDRE (Setup_fdre_C_R)       -0.524    38.444    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.444    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                 35.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.214%)  route 0.157ns (45.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.634    -0.597    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X109Y92        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/Q
                         net (fo=8, routed)           0.157    -0.299    design_1_i/VGA_timings_0/inst/cntV/Q[5]
    SLICE_X109Y92        LUT6 (Prop_lut6_I5_O)        0.045    -0.254 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.254    design_1_i/VGA_timings_0/inst/cntV/wNext_count__0[5]
    SLICE_X109Y92        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.904    -0.836    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X109Y92        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/C
                         clock pessimism              0.238    -0.597    
    SLICE_X109Y92        FDRE (Hold_fdre_C_D)         0.092    -0.505    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.634    -0.597    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X107Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/Q
                         net (fo=12, routed)          0.180    -0.276    design_1_i/VGA_timings_0/inst/cntV/Q[0]
    SLICE_X107Y90        LUT2 (Prop_lut2_I0_O)        0.042    -0.234 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.234    design_1_i/VGA_timings_0/inst/cntV/wNext_count__0[1]
    SLICE_X107Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.904    -0.836    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X107Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
                         clock pessimism              0.238    -0.597    
    SLICE_X107Y90        FDRE (Hold_fdre_C_D)         0.107    -0.490    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.631    -0.600    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X107Y84        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/Q
                         net (fo=3, routed)           0.117    -0.342    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]
    SLICE_X107Y84        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.234 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.234    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]_i_1_n_4
    SLICE_X107Y84        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.899    -0.841    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X107Y84        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
                         clock pessimism              0.240    -0.600    
    SLICE_X107Y84        FDRE (Hold_fdre_C_D)         0.105    -0.495    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.340%)  route 0.183ns (49.660%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.632    -0.599    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X109Y87        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[3]/Q
                         net (fo=6, routed)           0.183    -0.275    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/p_0_in
    SLICE_X107Y89        LUT5 (Prop_lut5_I1_O)        0.045    -0.230 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current[1]_i_1_n_0
    SLICE_X107Y89        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.903    -0.837    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y89        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current_reg[1]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X107Y89        FDRE (Hold_fdre_C_D)         0.091    -0.491    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current_reg[1]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.629    -0.602    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X111Y81        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.342    design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]
    SLICE_X111Y81        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.234 r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.234    design_1_i/Debounce_Switch_2/inst/r_Count_reg[8]_i_1_n_4
    SLICE_X111Y81        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.899    -0.841    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X111Y81        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X111Y81        FDRE (Hold_fdre_C_D)         0.105    -0.497    design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.630    -0.601    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X107Y83        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.341    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]
    SLICE_X107Y83        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.233 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.233    design_1_i/Debounce_Switch_0/inst/r_Count_reg[8]_i_1_n_4
    SLICE_X107Y83        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.898    -0.842    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X107Y83        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
                         clock pessimism              0.240    -0.601    
    SLICE_X107Y83        FDRE (Hold_fdre_C_D)         0.105    -0.496    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.628    -0.603    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X107Y81        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y81        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.342    design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]
    SLICE_X107Y81        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.234 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.234    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]_i_2_n_4
    SLICE_X107Y81        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.896    -0.844    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X107Y81        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/C
                         clock pessimism              0.240    -0.603    
    SLICE_X107Y81        FDRE (Hold_fdre_C_D)         0.105    -0.498    design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_2/inst/r_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_2/inst/r_Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.627    -0.604    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X111Y79        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y79        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.343    design_1_i/Debounce_Switch_2/inst/r_Count_reg[3]
    SLICE_X111Y79        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.235 r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.235    design_1_i/Debounce_Switch_2/inst/r_Count_reg[0]_i_2_n_4
    SLICE_X111Y79        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.897    -0.843    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X111Y79        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[3]/C
                         clock pessimism              0.238    -0.604    
    SLICE_X111Y79        FDRE (Hold_fdre_C_D)         0.105    -0.499    design_1_i/Debounce_Switch_2/inst/r_Count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.635    -0.596    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X111Y90        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.120    -0.335    design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]
    SLICE_X111Y90        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.227 r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.227    design_1_i/Debounce_Switch_3/inst/r_Count_reg[8]_i_1_n_4
    SLICE_X111Y90        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.907    -0.833    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X111Y90        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/C
                         clock pessimism              0.236    -0.596    
    SLICE_X111Y90        FDRE (Hold_fdre_C_D)         0.105    -0.491    design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_3/inst/r_Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_3/inst/r_Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.635    -0.596    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X111Y91        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[15]/Q
                         net (fo=3, routed)           0.120    -0.335    design_1_i/Debounce_Switch_3/inst/r_Count_reg[15]
    SLICE_X111Y91        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.227 r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.227    design_1_i/Debounce_Switch_3/inst/r_Count_reg[12]_i_1_n_4
    SLICE_X111Y91        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.907    -0.833    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X111Y91        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[15]/C
                         clock pessimism              0.236    -0.596    
    SLICE_X111Y91        FDRE (Hold_fdre_C_D)         0.105    -0.491    design_1_i/Debounce_Switch_3/inst/r_Count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X107Y81    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X107Y83    design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X107Y83    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X107Y84    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X107Y84    design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X107Y84    design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X107Y84    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X107Y85    design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y83    design_1_i/Debounce_Switch_2/inst/r_Count_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y83    design_1_i/Debounce_Switch_2/inst/r_Count_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y90    design_1_i/Debounce_Switch_3/inst/r_Count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y90    design_1_i/Debounce_Switch_3/inst/r_Count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y90    design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y90    design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y91    design_1_i/Debounce_Switch_3/inst/r_Count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y89    design_1_i/Debounce_Switch_3/inst/r_Count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y89    design_1_i/Debounce_Switch_3/inst/r_Count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y89    design_1_i/Debounce_Switch_3/inst/r_Count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y81    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y81    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y83    design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y83    design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y83    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y83    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y84    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y84    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y84    design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y84    design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       35.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.073ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_3/inst/r_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_3/inst/r_Count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 0.704ns (16.321%)  route 3.609ns (83.679%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.863    -0.853    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X111Y89        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[5]/Q
                         net (fo=3, routed)           0.972     0.574    design_1_i/Debounce_Switch_3/inst/r_Count_reg[5]
    SLICE_X110Y89        LUT4 (Prop_lut4_I1_O)        0.124     0.698 r  design_1_i/Debounce_Switch_3/inst/r_Count[0]_i_4/O
                         net (fo=1, routed)           1.102     1.801    design_1_i/Debounce_Switch_3/inst/r_Count[0]_i_4_n_0
    SLICE_X112Y89        LUT6 (Prop_lut6_I5_O)        0.124     1.925 r  design_1_i/Debounce_Switch_3/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          1.535     3.460    design_1_i/Debounce_Switch_3/inst/p_0_in
    SLICE_X111Y92        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.685    38.516    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X111Y92        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[16]/C
                         clock pessimism              0.607    39.123    
                         clock uncertainty           -0.160    38.962    
    SLICE_X111Y92        FDRE (Setup_fdre_C_R)       -0.429    38.533    design_1_i/Debounce_Switch_3/inst/r_Count_reg[16]
  -------------------------------------------------------------------
                         required time                         38.533    
                         arrival time                          -3.460    
  -------------------------------------------------------------------
                         slack                                 35.073    

Slack (MET) :             35.073ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_3/inst/r_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_3/inst/r_Count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 0.704ns (16.321%)  route 3.609ns (83.679%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.863    -0.853    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X111Y89        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[5]/Q
                         net (fo=3, routed)           0.972     0.574    design_1_i/Debounce_Switch_3/inst/r_Count_reg[5]
    SLICE_X110Y89        LUT4 (Prop_lut4_I1_O)        0.124     0.698 r  design_1_i/Debounce_Switch_3/inst/r_Count[0]_i_4/O
                         net (fo=1, routed)           1.102     1.801    design_1_i/Debounce_Switch_3/inst/r_Count[0]_i_4_n_0
    SLICE_X112Y89        LUT6 (Prop_lut6_I5_O)        0.124     1.925 r  design_1_i/Debounce_Switch_3/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          1.535     3.460    design_1_i/Debounce_Switch_3/inst/p_0_in
    SLICE_X111Y92        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.685    38.516    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X111Y92        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[17]/C
                         clock pessimism              0.607    39.123    
                         clock uncertainty           -0.160    38.962    
    SLICE_X111Y92        FDRE (Setup_fdre_C_R)       -0.429    38.533    design_1_i/Debounce_Switch_3/inst/r_Count_reg[17]
  -------------------------------------------------------------------
                         required time                         38.533    
                         arrival time                          -3.460    
  -------------------------------------------------------------------
                         slack                                 35.073    

Slack (MET) :             35.231ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 0.842ns (20.487%)  route 3.268ns (79.513%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.865    -0.851    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y93        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDRE (Prop_fdre_C_Q)         0.419    -0.432 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/Q
                         net (fo=10, routed)          1.617     1.184    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]_2[1]
    SLICE_X109Y94        LUT6 (Prop_lut6_I5_O)        0.299     1.483 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_4__0/O
                         net (fo=1, routed)           0.998     2.481    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_4__0_n_0
    SLICE_X109Y93        LUT6 (Prop_lut6_I1_O)        0.124     2.605 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.653     3.259    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.681    38.512    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X107Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/C
                         clock pessimism              0.567    39.079    
                         clock uncertainty           -0.160    38.918    
    SLICE_X107Y90        FDRE (Setup_fdre_C_R)       -0.429    38.489    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.489    
                         arrival time                          -3.259    
  -------------------------------------------------------------------
                         slack                                 35.231    

Slack (MET) :             35.231ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 0.842ns (20.487%)  route 3.268ns (79.513%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.865    -0.851    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y93        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDRE (Prop_fdre_C_Q)         0.419    -0.432 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/Q
                         net (fo=10, routed)          1.617     1.184    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]_2[1]
    SLICE_X109Y94        LUT6 (Prop_lut6_I5_O)        0.299     1.483 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_4__0/O
                         net (fo=1, routed)           0.998     2.481    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_4__0_n_0
    SLICE_X109Y93        LUT6 (Prop_lut6_I1_O)        0.124     2.605 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.653     3.259    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.681    38.512    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X107Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
                         clock pessimism              0.567    39.079    
                         clock uncertainty           -0.160    38.918    
    SLICE_X107Y90        FDRE (Setup_fdre_C_R)       -0.429    38.489    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.489    
                         arrival time                          -3.259    
  -------------------------------------------------------------------
                         slack                                 35.231    

Slack (MET) :             35.231ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 0.842ns (20.487%)  route 3.268ns (79.513%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.865    -0.851    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y93        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDRE (Prop_fdre_C_Q)         0.419    -0.432 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/Q
                         net (fo=10, routed)          1.617     1.184    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]_2[1]
    SLICE_X109Y94        LUT6 (Prop_lut6_I5_O)        0.299     1.483 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_4__0/O
                         net (fo=1, routed)           0.998     2.481    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_4__0_n_0
    SLICE_X109Y93        LUT6 (Prop_lut6_I1_O)        0.124     2.605 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.653     3.259    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.681    38.512    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X107Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/C
                         clock pessimism              0.567    39.079    
                         clock uncertainty           -0.160    38.918    
    SLICE_X107Y90        FDRE (Setup_fdre_C_R)       -0.429    38.489    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.489    
                         arrival time                          -3.259    
  -------------------------------------------------------------------
                         slack                                 35.231    

Slack (MET) :             35.295ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.890ns (22.297%)  route 3.102ns (77.703%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.860    -0.856    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X108Y88        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y88        FDRE (Prop_fdre_C_Q)         0.518    -0.338 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/Q
                         net (fo=2, routed)           1.023     0.685    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[23]
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.124     0.809 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8/O
                         net (fo=1, routed)           0.776     1.585    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8_n_0
    SLICE_X109Y86        LUT6 (Prop_lut6_I5_O)        0.124     1.709 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.436     2.145    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X107Y88        LUT5 (Prop_lut5_I3_O)        0.124     2.269 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=25, routed)          0.866     3.135    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X108Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.676    38.507    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X108Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/C
                         clock pessimism              0.608    39.115    
                         clock uncertainty           -0.160    38.954    
    SLICE_X108Y83        FDRE (Setup_fdre_C_R)       -0.524    38.430    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.430    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                 35.295    

Slack (MET) :             35.295ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.890ns (22.297%)  route 3.102ns (77.703%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.860    -0.856    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X108Y88        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y88        FDRE (Prop_fdre_C_Q)         0.518    -0.338 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/Q
                         net (fo=2, routed)           1.023     0.685    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[23]
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.124     0.809 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8/O
                         net (fo=1, routed)           0.776     1.585    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8_n_0
    SLICE_X109Y86        LUT6 (Prop_lut6_I5_O)        0.124     1.709 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.436     2.145    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X107Y88        LUT5 (Prop_lut5_I3_O)        0.124     2.269 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=25, routed)          0.866     3.135    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X108Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.676    38.507    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X108Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[1]/C
                         clock pessimism              0.608    39.115    
                         clock uncertainty           -0.160    38.954    
    SLICE_X108Y83        FDRE (Setup_fdre_C_R)       -0.524    38.430    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.430    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                 35.295    

Slack (MET) :             35.295ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.890ns (22.297%)  route 3.102ns (77.703%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.860    -0.856    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X108Y88        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y88        FDRE (Prop_fdre_C_Q)         0.518    -0.338 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/Q
                         net (fo=2, routed)           1.023     0.685    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[23]
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.124     0.809 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8/O
                         net (fo=1, routed)           0.776     1.585    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8_n_0
    SLICE_X109Y86        LUT6 (Prop_lut6_I5_O)        0.124     1.709 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.436     2.145    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X107Y88        LUT5 (Prop_lut5_I3_O)        0.124     2.269 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=25, routed)          0.866     3.135    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X108Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.676    38.507    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X108Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                         clock pessimism              0.608    39.115    
                         clock uncertainty           -0.160    38.954    
    SLICE_X108Y83        FDRE (Setup_fdre_C_R)       -0.524    38.430    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.430    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                 35.295    

Slack (MET) :             35.295ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.890ns (22.297%)  route 3.102ns (77.703%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.860    -0.856    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X108Y88        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y88        FDRE (Prop_fdre_C_Q)         0.518    -0.338 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/Q
                         net (fo=2, routed)           1.023     0.685    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[23]
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.124     0.809 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8/O
                         net (fo=1, routed)           0.776     1.585    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8_n_0
    SLICE_X109Y86        LUT6 (Prop_lut6_I5_O)        0.124     1.709 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.436     2.145    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X107Y88        LUT5 (Prop_lut5_I3_O)        0.124     2.269 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=25, routed)          0.866     3.135    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X108Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.676    38.507    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X108Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/C
                         clock pessimism              0.608    39.115    
                         clock uncertainty           -0.160    38.954    
    SLICE_X108Y83        FDRE (Setup_fdre_C_R)       -0.524    38.430    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.430    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                 35.295    

Slack (MET) :             35.345ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.943ns  (logic 0.890ns (22.574%)  route 3.053ns (77.426%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.860    -0.856    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X108Y88        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y88        FDRE (Prop_fdre_C_Q)         0.518    -0.338 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/Q
                         net (fo=2, routed)           1.023     0.685    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[23]
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.124     0.809 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8/O
                         net (fo=1, routed)           0.776     1.585    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8_n_0
    SLICE_X109Y86        LUT6 (Prop_lut6_I5_O)        0.124     1.709 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.436     2.145    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X107Y88        LUT5 (Prop_lut5_I3_O)        0.124     2.269 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=25, routed)          0.817     3.086    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X108Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.677    38.508    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X108Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]/C
                         clock pessimism              0.608    39.116    
                         clock uncertainty           -0.160    38.955    
    SLICE_X108Y84        FDRE (Setup_fdre_C_R)       -0.524    38.431    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.431    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                 35.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.214%)  route 0.157ns (45.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.634    -0.597    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X109Y92        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/Q
                         net (fo=8, routed)           0.157    -0.299    design_1_i/VGA_timings_0/inst/cntV/Q[5]
    SLICE_X109Y92        LUT6 (Prop_lut6_I5_O)        0.045    -0.254 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.254    design_1_i/VGA_timings_0/inst/cntV/wNext_count__0[5]
    SLICE_X109Y92        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.904    -0.836    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X109Y92        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/C
                         clock pessimism              0.238    -0.597    
                         clock uncertainty            0.160    -0.437    
    SLICE_X109Y92        FDRE (Hold_fdre_C_D)         0.092    -0.345    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.634    -0.597    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X107Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/Q
                         net (fo=12, routed)          0.180    -0.276    design_1_i/VGA_timings_0/inst/cntV/Q[0]
    SLICE_X107Y90        LUT2 (Prop_lut2_I0_O)        0.042    -0.234 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.234    design_1_i/VGA_timings_0/inst/cntV/wNext_count__0[1]
    SLICE_X107Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.904    -0.836    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X107Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
                         clock pessimism              0.238    -0.597    
                         clock uncertainty            0.160    -0.437    
    SLICE_X107Y90        FDRE (Hold_fdre_C_D)         0.107    -0.330    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.631    -0.600    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X107Y84        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/Q
                         net (fo=3, routed)           0.117    -0.342    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]
    SLICE_X107Y84        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.234 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.234    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]_i_1_n_4
    SLICE_X107Y84        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.899    -0.841    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X107Y84        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
                         clock pessimism              0.240    -0.600    
                         clock uncertainty            0.160    -0.440    
    SLICE_X107Y84        FDRE (Hold_fdre_C_D)         0.105    -0.335    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.340%)  route 0.183ns (49.660%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.632    -0.599    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X109Y87        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[3]/Q
                         net (fo=6, routed)           0.183    -0.275    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/p_0_in
    SLICE_X107Y89        LUT5 (Prop_lut5_I1_O)        0.045    -0.230 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current[1]_i_1_n_0
    SLICE_X107Y89        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.903    -0.837    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y89        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current_reg[1]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.160    -0.422    
    SLICE_X107Y89        FDRE (Hold_fdre_C_D)         0.091    -0.331    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current_reg[1]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.629    -0.602    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X111Y81        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.342    design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]
    SLICE_X111Y81        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.234 r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.234    design_1_i/Debounce_Switch_2/inst/r_Count_reg[8]_i_1_n_4
    SLICE_X111Y81        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.899    -0.841    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X111Y81        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/C
                         clock pessimism              0.238    -0.602    
                         clock uncertainty            0.160    -0.442    
    SLICE_X111Y81        FDRE (Hold_fdre_C_D)         0.105    -0.337    design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.630    -0.601    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X107Y83        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.341    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]
    SLICE_X107Y83        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.233 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.233    design_1_i/Debounce_Switch_0/inst/r_Count_reg[8]_i_1_n_4
    SLICE_X107Y83        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.898    -0.842    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X107Y83        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
                         clock pessimism              0.240    -0.601    
                         clock uncertainty            0.160    -0.441    
    SLICE_X107Y83        FDRE (Hold_fdre_C_D)         0.105    -0.336    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.628    -0.603    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X107Y81        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y81        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.342    design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]
    SLICE_X107Y81        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.234 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.234    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]_i_2_n_4
    SLICE_X107Y81        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.896    -0.844    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X107Y81        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/C
                         clock pessimism              0.240    -0.603    
                         clock uncertainty            0.160    -0.443    
    SLICE_X107Y81        FDRE (Hold_fdre_C_D)         0.105    -0.338    design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_2/inst/r_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_2/inst/r_Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.627    -0.604    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X111Y79        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y79        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.343    design_1_i/Debounce_Switch_2/inst/r_Count_reg[3]
    SLICE_X111Y79        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.235 r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.235    design_1_i/Debounce_Switch_2/inst/r_Count_reg[0]_i_2_n_4
    SLICE_X111Y79        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.897    -0.843    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X111Y79        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[3]/C
                         clock pessimism              0.238    -0.604    
                         clock uncertainty            0.160    -0.444    
    SLICE_X111Y79        FDRE (Hold_fdre_C_D)         0.105    -0.339    design_1_i/Debounce_Switch_2/inst/r_Count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.635    -0.596    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X111Y90        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.120    -0.335    design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]
    SLICE_X111Y90        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.227 r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.227    design_1_i/Debounce_Switch_3/inst/r_Count_reg[8]_i_1_n_4
    SLICE_X111Y90        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.907    -0.833    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X111Y90        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/C
                         clock pessimism              0.236    -0.596    
                         clock uncertainty            0.160    -0.436    
    SLICE_X111Y90        FDRE (Hold_fdre_C_D)         0.105    -0.331    design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_3/inst/r_Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_3/inst/r_Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.635    -0.596    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X111Y91        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[15]/Q
                         net (fo=3, routed)           0.120    -0.335    design_1_i/Debounce_Switch_3/inst/r_Count_reg[15]
    SLICE_X111Y91        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.227 r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.227    design_1_i/Debounce_Switch_3/inst/r_Count_reg[12]_i_1_n_4
    SLICE_X111Y91        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.907    -0.833    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X111Y91        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[15]/C
                         clock pessimism              0.236    -0.596    
                         clock uncertainty            0.160    -0.436    
    SLICE_X111Y91        FDRE (Hold_fdre_C_D)         0.105    -0.331    design_1_i/Debounce_Switch_3/inst/r_Count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.104    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.073ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_3/inst/r_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_3/inst/r_Count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 0.704ns (16.321%)  route 3.609ns (83.679%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.863    -0.853    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X111Y89        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[5]/Q
                         net (fo=3, routed)           0.972     0.574    design_1_i/Debounce_Switch_3/inst/r_Count_reg[5]
    SLICE_X110Y89        LUT4 (Prop_lut4_I1_O)        0.124     0.698 r  design_1_i/Debounce_Switch_3/inst/r_Count[0]_i_4/O
                         net (fo=1, routed)           1.102     1.801    design_1_i/Debounce_Switch_3/inst/r_Count[0]_i_4_n_0
    SLICE_X112Y89        LUT6 (Prop_lut6_I5_O)        0.124     1.925 r  design_1_i/Debounce_Switch_3/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          1.535     3.460    design_1_i/Debounce_Switch_3/inst/p_0_in
    SLICE_X111Y92        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.685    38.516    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X111Y92        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[16]/C
                         clock pessimism              0.607    39.123    
                         clock uncertainty           -0.160    38.962    
    SLICE_X111Y92        FDRE (Setup_fdre_C_R)       -0.429    38.533    design_1_i/Debounce_Switch_3/inst/r_Count_reg[16]
  -------------------------------------------------------------------
                         required time                         38.533    
                         arrival time                          -3.460    
  -------------------------------------------------------------------
                         slack                                 35.073    

Slack (MET) :             35.073ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_3/inst/r_Count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_3/inst/r_Count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 0.704ns (16.321%)  route 3.609ns (83.679%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.863    -0.853    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X111Y89        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[5]/Q
                         net (fo=3, routed)           0.972     0.574    design_1_i/Debounce_Switch_3/inst/r_Count_reg[5]
    SLICE_X110Y89        LUT4 (Prop_lut4_I1_O)        0.124     0.698 r  design_1_i/Debounce_Switch_3/inst/r_Count[0]_i_4/O
                         net (fo=1, routed)           1.102     1.801    design_1_i/Debounce_Switch_3/inst/r_Count[0]_i_4_n_0
    SLICE_X112Y89        LUT6 (Prop_lut6_I5_O)        0.124     1.925 r  design_1_i/Debounce_Switch_3/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          1.535     3.460    design_1_i/Debounce_Switch_3/inst/p_0_in
    SLICE_X111Y92        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.685    38.516    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X111Y92        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[17]/C
                         clock pessimism              0.607    39.123    
                         clock uncertainty           -0.160    38.962    
    SLICE_X111Y92        FDRE (Setup_fdre_C_R)       -0.429    38.533    design_1_i/Debounce_Switch_3/inst/r_Count_reg[17]
  -------------------------------------------------------------------
                         required time                         38.533    
                         arrival time                          -3.460    
  -------------------------------------------------------------------
                         slack                                 35.073    

Slack (MET) :             35.231ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 0.842ns (20.487%)  route 3.268ns (79.513%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.865    -0.851    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y93        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDRE (Prop_fdre_C_Q)         0.419    -0.432 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/Q
                         net (fo=10, routed)          1.617     1.184    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]_2[1]
    SLICE_X109Y94        LUT6 (Prop_lut6_I5_O)        0.299     1.483 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_4__0/O
                         net (fo=1, routed)           0.998     2.481    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_4__0_n_0
    SLICE_X109Y93        LUT6 (Prop_lut6_I1_O)        0.124     2.605 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.653     3.259    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.681    38.512    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X107Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/C
                         clock pessimism              0.567    39.079    
                         clock uncertainty           -0.160    38.918    
    SLICE_X107Y90        FDRE (Setup_fdre_C_R)       -0.429    38.489    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.489    
                         arrival time                          -3.259    
  -------------------------------------------------------------------
                         slack                                 35.231    

Slack (MET) :             35.231ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 0.842ns (20.487%)  route 3.268ns (79.513%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.865    -0.851    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y93        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDRE (Prop_fdre_C_Q)         0.419    -0.432 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/Q
                         net (fo=10, routed)          1.617     1.184    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]_2[1]
    SLICE_X109Y94        LUT6 (Prop_lut6_I5_O)        0.299     1.483 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_4__0/O
                         net (fo=1, routed)           0.998     2.481    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_4__0_n_0
    SLICE_X109Y93        LUT6 (Prop_lut6_I1_O)        0.124     2.605 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.653     3.259    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.681    38.512    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X107Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
                         clock pessimism              0.567    39.079    
                         clock uncertainty           -0.160    38.918    
    SLICE_X107Y90        FDRE (Setup_fdre_C_R)       -0.429    38.489    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.489    
                         arrival time                          -3.259    
  -------------------------------------------------------------------
                         slack                                 35.231    

Slack (MET) :             35.231ns  (required time - arrival time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 0.842ns (20.487%)  route 3.268ns (79.513%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.865    -0.851    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X110Y93        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDRE (Prop_fdre_C_Q)         0.419    -0.432 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[8]/Q
                         net (fo=10, routed)          1.617     1.184    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]_2[1]
    SLICE_X109Y94        LUT6 (Prop_lut6_I5_O)        0.299     1.483 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_4__0/O
                         net (fo=1, routed)           0.998     2.481    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_4__0_n_0
    SLICE_X109Y93        LUT6 (Prop_lut6_I1_O)        0.124     2.605 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.653     3.259    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X107Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.681    38.512    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X107Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]/C
                         clock pessimism              0.567    39.079    
                         clock uncertainty           -0.160    38.918    
    SLICE_X107Y90        FDRE (Setup_fdre_C_R)       -0.429    38.489    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.489    
                         arrival time                          -3.259    
  -------------------------------------------------------------------
                         slack                                 35.231    

Slack (MET) :             35.295ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.890ns (22.297%)  route 3.102ns (77.703%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.860    -0.856    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X108Y88        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y88        FDRE (Prop_fdre_C_Q)         0.518    -0.338 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/Q
                         net (fo=2, routed)           1.023     0.685    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[23]
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.124     0.809 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8/O
                         net (fo=1, routed)           0.776     1.585    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8_n_0
    SLICE_X109Y86        LUT6 (Prop_lut6_I5_O)        0.124     1.709 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.436     2.145    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X107Y88        LUT5 (Prop_lut5_I3_O)        0.124     2.269 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=25, routed)          0.866     3.135    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X108Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.676    38.507    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X108Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]/C
                         clock pessimism              0.608    39.115    
                         clock uncertainty           -0.160    38.954    
    SLICE_X108Y83        FDRE (Setup_fdre_C_R)       -0.524    38.430    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.430    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                 35.295    

Slack (MET) :             35.295ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.890ns (22.297%)  route 3.102ns (77.703%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.860    -0.856    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X108Y88        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y88        FDRE (Prop_fdre_C_Q)         0.518    -0.338 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/Q
                         net (fo=2, routed)           1.023     0.685    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[23]
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.124     0.809 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8/O
                         net (fo=1, routed)           0.776     1.585    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8_n_0
    SLICE_X109Y86        LUT6 (Prop_lut6_I5_O)        0.124     1.709 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.436     2.145    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X107Y88        LUT5 (Prop_lut5_I3_O)        0.124     2.269 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=25, routed)          0.866     3.135    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X108Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.676    38.507    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X108Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[1]/C
                         clock pessimism              0.608    39.115    
                         clock uncertainty           -0.160    38.954    
    SLICE_X108Y83        FDRE (Setup_fdre_C_R)       -0.524    38.430    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.430    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                 35.295    

Slack (MET) :             35.295ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.890ns (22.297%)  route 3.102ns (77.703%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.860    -0.856    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X108Y88        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y88        FDRE (Prop_fdre_C_Q)         0.518    -0.338 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/Q
                         net (fo=2, routed)           1.023     0.685    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[23]
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.124     0.809 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8/O
                         net (fo=1, routed)           0.776     1.585    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8_n_0
    SLICE_X109Y86        LUT6 (Prop_lut6_I5_O)        0.124     1.709 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.436     2.145    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X107Y88        LUT5 (Prop_lut5_I3_O)        0.124     2.269 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=25, routed)          0.866     3.135    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X108Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.676    38.507    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X108Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                         clock pessimism              0.608    39.115    
                         clock uncertainty           -0.160    38.954    
    SLICE_X108Y83        FDRE (Setup_fdre_C_R)       -0.524    38.430    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.430    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                 35.295    

Slack (MET) :             35.295ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.890ns (22.297%)  route 3.102ns (77.703%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.860    -0.856    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X108Y88        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y88        FDRE (Prop_fdre_C_Q)         0.518    -0.338 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/Q
                         net (fo=2, routed)           1.023     0.685    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[23]
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.124     0.809 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8/O
                         net (fo=1, routed)           0.776     1.585    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8_n_0
    SLICE_X109Y86        LUT6 (Prop_lut6_I5_O)        0.124     1.709 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.436     2.145    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X107Y88        LUT5 (Prop_lut5_I3_O)        0.124     2.269 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=25, routed)          0.866     3.135    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X108Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.676    38.507    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X108Y83        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]/C
                         clock pessimism              0.608    39.115    
                         clock uncertainty           -0.160    38.954    
    SLICE_X108Y83        FDRE (Setup_fdre_C_R)       -0.524    38.430    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.430    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                 35.295    

Slack (MET) :             35.345ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.943ns  (logic 0.890ns (22.574%)  route 3.053ns (77.426%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.860    -0.856    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X108Y88        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y88        FDRE (Prop_fdre_C_Q)         0.518    -0.338 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[23]/Q
                         net (fo=2, routed)           1.023     0.685    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/w_oQ[23]
    SLICE_X109Y83        LUT5 (Prop_lut5_I1_O)        0.124     0.809 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8/O
                         net (fo=1, routed)           0.776     1.585    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8_n_0
    SLICE_X109Y86        LUT6 (Prop_lut6_I5_O)        0.124     1.709 f  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2/O
                         net (fo=6, routed)           0.436     2.145    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_2_n_0
    SLICE_X107Y88        LUT5 (Prop_lut5_I3_O)        0.124     2.269 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=25, routed)          0.817     3.086    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X108Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         1.677    38.508    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/iClk
    SLICE_X108Y84        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]/C
                         clock pessimism              0.608    39.116    
                         clock uncertainty           -0.160    38.955    
    SLICE_X108Y84        FDRE (Setup_fdre_C_R)       -0.524    38.431    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/timer_inst/counter_inst/rCurrent_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.431    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                 35.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.214%)  route 0.157ns (45.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.634    -0.597    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X109Y92        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/Q
                         net (fo=8, routed)           0.157    -0.299    design_1_i/VGA_timings_0/inst/cntV/Q[5]
    SLICE_X109Y92        LUT6 (Prop_lut6_I5_O)        0.045    -0.254 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.254    design_1_i/VGA_timings_0/inst/cntV/wNext_count__0[5]
    SLICE_X109Y92        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.904    -0.836    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X109Y92        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/C
                         clock pessimism              0.238    -0.597    
                         clock uncertainty            0.160    -0.437    
    SLICE_X109Y92        FDRE (Hold_fdre_C_D)         0.092    -0.345    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.634    -0.597    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X107Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/Q
                         net (fo=12, routed)          0.180    -0.276    design_1_i/VGA_timings_0/inst/cntV/Q[0]
    SLICE_X107Y90        LUT2 (Prop_lut2_I0_O)        0.042    -0.234 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.234    design_1_i/VGA_timings_0/inst/cntV/wNext_count__0[1]
    SLICE_X107Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.904    -0.836    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X107Y90        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
                         clock pessimism              0.238    -0.597    
                         clock uncertainty            0.160    -0.437    
    SLICE_X107Y90        FDRE (Hold_fdre_C_D)         0.107    -0.330    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.631    -0.600    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X107Y84        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/Q
                         net (fo=3, routed)           0.117    -0.342    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]
    SLICE_X107Y84        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.234 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.234    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]_i_1_n_4
    SLICE_X107Y84        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.899    -0.841    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X107Y84        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
                         clock pessimism              0.240    -0.600    
                         clock uncertainty            0.160    -0.440    
    SLICE_X107Y84        FDRE (Hold_fdre_C_D)         0.105    -0.335    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.340%)  route 0.183ns (49.660%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.632    -0.599    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X109Y87        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/FSM_onehot_rFSM_current_reg[3]/Q
                         net (fo=6, routed)           0.183    -0.275    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/p_0_in
    SLICE_X107Y89        LUT5 (Prop_lut5_I1_O)        0.045    -0.230 r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current[1]_i_1_n_0
    SLICE_X107Y89        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.903    -0.837    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/iClk
    SLICE_X107Y89        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current_reg[1]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.160    -0.422    
    SLICE_X107Y89        FDRE (Hold_fdre_C_D)         0.091    -0.331    design_1_i/FSM_VGA_all_0/inst/FSM_VGA_inst/r_oShapeX_current_reg[1]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.629    -0.602    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X111Y81        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.342    design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]
    SLICE_X111Y81        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.234 r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.234    design_1_i/Debounce_Switch_2/inst/r_Count_reg[8]_i_1_n_4
    SLICE_X111Y81        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.899    -0.841    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X111Y81        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/C
                         clock pessimism              0.238    -0.602    
                         clock uncertainty            0.160    -0.442    
    SLICE_X111Y81        FDRE (Hold_fdre_C_D)         0.105    -0.337    design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.630    -0.601    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X107Y83        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.341    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]
    SLICE_X107Y83        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.233 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.233    design_1_i/Debounce_Switch_0/inst/r_Count_reg[8]_i_1_n_4
    SLICE_X107Y83        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.898    -0.842    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X107Y83        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
                         clock pessimism              0.240    -0.601    
                         clock uncertainty            0.160    -0.441    
    SLICE_X107Y83        FDRE (Hold_fdre_C_D)         0.105    -0.336    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.628    -0.603    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X107Y81        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y81        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.342    design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]
    SLICE_X107Y81        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.234 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.234    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]_i_2_n_4
    SLICE_X107Y81        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.896    -0.844    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X107Y81        FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/C
                         clock pessimism              0.240    -0.603    
                         clock uncertainty            0.160    -0.443    
    SLICE_X107Y81        FDRE (Hold_fdre_C_D)         0.105    -0.338    design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_2/inst/r_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_2/inst/r_Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.627    -0.604    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X111Y79        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y79        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.343    design_1_i/Debounce_Switch_2/inst/r_Count_reg[3]
    SLICE_X111Y79        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.235 r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.235    design_1_i/Debounce_Switch_2/inst/r_Count_reg[0]_i_2_n_4
    SLICE_X111Y79        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.897    -0.843    design_1_i/Debounce_Switch_2/inst/i_Clk
    SLICE_X111Y79        FDRE                                         r  design_1_i/Debounce_Switch_2/inst/r_Count_reg[3]/C
                         clock pessimism              0.238    -0.604    
                         clock uncertainty            0.160    -0.444    
    SLICE_X111Y79        FDRE (Hold_fdre_C_D)         0.105    -0.339    design_1_i/Debounce_Switch_2/inst/r_Count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.635    -0.596    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X111Y90        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.120    -0.335    design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]
    SLICE_X111Y90        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.227 r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.227    design_1_i/Debounce_Switch_3/inst/r_Count_reg[8]_i_1_n_4
    SLICE_X111Y90        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.907    -0.833    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X111Y90        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/C
                         clock pessimism              0.236    -0.596    
                         clock uncertainty            0.160    -0.436    
    SLICE_X111Y90        FDRE (Hold_fdre_C_D)         0.105    -0.331    design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_3/inst/r_Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_3/inst/r_Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.635    -0.596    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X111Y91        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[15]/Q
                         net (fo=3, routed)           0.120    -0.335    design_1_i/Debounce_Switch_3/inst/r_Count_reg[15]
    SLICE_X111Y91        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.227 r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.227    design_1_i/Debounce_Switch_3/inst/r_Count_reg[12]_i_1_n_4
    SLICE_X111Y91        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=167, routed)         0.907    -0.833    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X111Y91        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[15]/C
                         clock pessimism              0.236    -0.596    
                         clock uncertainty            0.160    -0.436    
    SLICE_X111Y91        FDRE (Hold_fdre_C_D)         0.105    -0.331    design_1_i/Debounce_Switch_3/inst/r_Count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.104    





