// Seed: 3754513345
module module_0;
  wire id_1;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    output wire id_0,
    input  tri1 id_1,
    output tri1 id_2,
    input  wor  id_3
);
  module_0 modCall_1 ();
  wire id_5;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_2;
  assign id_2[1] = 1;
  wor id_4;
  module_0 modCall_1 ();
  genvar id_5;
  id_6 :
  assert property (@(posedge id_5++) 1 == id_4)
  else $display;
  wire id_7;
endmodule
