INFO-FLOW: Workspace /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1 opened at Tue Nov 11 11:21:22 EST 2025
Execute   set_part xc7z020clg484-1 
Execute     ap_part_info -name xc7z020clg484-1 -data single -quiet 
Command     ap_part_info done; 1.7 sec.
Execute     ap_part_info -name xc7z020clg484-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Command     add_library done; 0.16 sec.
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     get_default_platform 
Command   set_part done; 1.95 sec.
Execute   create_clock -period 10 -name default 
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     is_encrypted /home/wl764/ece6775/ECE6775-final-project/golden.data 
Execute     is_xip /home/wl764/ece6775/ECE6775-final-project/golden.data 
Execute     is_encrypted /home/wl764/ece6775/ECE6775-final-project/input.data 
Execute     is_xip /home/wl764/ece6775/ECE6775-final-project/input.data 
Execute     is_encrypted /home/wl764/ece6775/ECE6775-final-project/flash_atten_test.cpp 
Execute     is_xip /home/wl764/ece6775/ECE6775-final-project/flash_atten_test.cpp 
Execute     is_encrypted /home/wl764/ece6775/ECE6775-final-project/flash_atten.cpp 
Execute     is_xip /home/wl764/ece6775/ECE6775-final-project/flash_atten.cpp 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.7 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.39 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'flash_atten.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling flash_atten.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       is_encrypted flash_atten.cpp 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "flash_atten.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/flash_atten.pp.0.cpp" 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E flash_atten.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/flash_atten.pp.0.cpp
Command       clang done; 1.85 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/flash_atten.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/flash_atten.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 3.27 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/flash_atten.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/flash_atten.pp.0.cpp"  -o "/home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/flash_atten.pp.0.cpp -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/useless.bc
Command       clang done; 3.54 sec.
INFO-FLOW: Done: GCC PP time: 8.7 seconds per iteration
Execute       source /opt/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /opt/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /opt/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/flash_atten.pp.0.cpp std=gnu++98 -directive=/home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/flash_atten.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.84 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/flash_atten.pp.0.cpp std=gnu++98 -directive=/home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/flash_atten.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.86 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.flash_atten.pp.0.cpp.diag.yml /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/flash_atten.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.flash_atten.pp.0.cpp.out.log 2> /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.flash_atten.pp.0.cpp.err.log 
Command       ap_eval done; 3.25 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/flash_atten.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/tidy-3.1.flash_atten.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/flash_atten.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/tidy-3.1.flash_atten.pp.0.cpp.out.log 2> /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/tidy-3.1.flash_atten.pp.0.cpp.err.log 
Command         ap_eval done; 5.89 sec.
Execute         source /opt/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /opt/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/flash_atten.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/xilinx-legacy-rewriter.flash_atten.pp.0.cpp.out.log 2> /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/xilinx-legacy-rewriter.flash_atten.pp.0.cpp.err.log 
Command         ap_eval done; 2.37 sec.
Command       tidy_31 done; 8.72 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 14.8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/flash_atten.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/flash_atten.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 4.56 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/flash_atten.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/flash_atten.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/flash_atten.bc" 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/flash_atten.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/flash_atten.bc
Command       clang done; 3.56 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/flash_atten.g.bc -hls-opt -except-internalize top -L/opt/xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.56 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1175.152 ; gain = 530.125 ; free physical = 25978 ; free virtual = 33348
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1175.152 ; gain = 530.125 ; free physical = 25978 ; free virtual = 33348
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/a.pp.bc -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.17 sec.
Execute         llvm-ld /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.25 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/a.g.0.bc -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.22 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 1178.484 ; gain = 533.457 ; free physical = 25905 ; free virtual = 33290
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/a.g.1.bc -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'fast_exp' (flash_atten.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrtf' into 'compute_attention' (flash_atten.cpp:76) automatically.
INFO: [XFORM 203-602] Inlining function 'fast_exp' into 'compute_attention' (flash_atten.cpp:99) automatically.
Command         transform done; 0.19 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 1178.484 ; gain = 533.457 ; free physical = 25889 ; free virtual = 33274
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/a.g.1.bc to /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/a.o.1.bc -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (flash_atten.cpp:127) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (flash_atten.cpp:84) in function 'compute_attention' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (flash_atten.cpp:37) in function 'load_and_rearrange_qkv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (flash_atten.cpp:129) in function 'store_output' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (flash_atten.cpp:87) in function 'compute_attention' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.3' (flash_atten.cpp:105) in function 'compute_attention' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (flash_atten.cpp:39) in function 'load_and_rearrange_qkv' completely with a factor of 192.
INFO: [XFORM 203-101] Partitioning array 'Q'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'K'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'OUT'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'attn_row' (flash_atten.cpp:77) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'fast_exp' (flash_atten.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'fast_exp' into 'compute_attention' (flash_atten.cpp:99) automatically.
Command         transform done; 0.86 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.56 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1178.484 ; gain = 533.457 ; free physical = 25832 ; free virtual = 33220
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/a.o.2.bc -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (flash_atten.cpp:126:19) in function 'store_output'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (flash_atten.cpp:125:16) in function 'store_output'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (flash_atten.cpp:36:16) in function 'load_and_rearrange_qkv'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1.1' (flash_atten.cpp:82:22) in function 'compute_attention' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (flash_atten.cpp:81:19) in function 'compute_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (flash_atten.cpp:80:16) in function 'compute_attention'.
WARNING: [XFORM 203-631] Renaming function 'load_and_rearrange_qkv' to 'load_and_rearrange_q' (flash_atten.cpp:36:34)
INFO: [HLS 200-472] Inferring partial write operation for 'Q.0' (flash_atten.cpp:47:11)
INFO: [HLS 200-472] Inferring partial write operation for 'K.0' (flash_atten.cpp:52:11)
INFO: [HLS 200-472] Inferring partial write operation for 'V.0' (flash_atten.cpp:57:11)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT.0' (flash_atten.cpp:113:11)
Command         transform done; 1.34 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 1303.152 ; gain = 658.125 ; free physical = 25793 ; free virtual = 33182
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 4.69 sec.
Command     elaborate done; 41.05 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top' ...
Execute       ap_set_top_model top 
Execute       get_model_list top -filter all-wo-channel -topdown 
Execute       preproc_iomode -model top 
Execute       preproc_iomode -model store_output 
Execute       preproc_iomode -model compute_attention 
Execute       preproc_iomode -model load_and_rearrange_q 
Execute       get_model_list top -filter all-wo-channel 
INFO-FLOW: Model list for configure: load_and_rearrange_q compute_attention store_output top
INFO-FLOW: Configuring Module : load_and_rearrange_q ...
Execute       set_default_model load_and_rearrange_q 
Execute       apply_spec_resource_limit load_and_rearrange_q 
INFO-FLOW: Configuring Module : compute_attention ...
Execute       set_default_model compute_attention 
Execute       apply_spec_resource_limit compute_attention 
INFO-FLOW: Configuring Module : store_output ...
Execute       set_default_model store_output 
Execute       apply_spec_resource_limit store_output 
INFO-FLOW: Configuring Module : top ...
Execute       set_default_model top 
Execute       apply_spec_resource_limit top 
INFO-FLOW: Model list for preprocess: load_and_rearrange_q compute_attention store_output top
INFO-FLOW: Preprocessing Module: load_and_rearrange_q ...
Execute       set_default_model load_and_rearrange_q 
Execute       cdfg_preprocess -model load_and_rearrange_q 
Execute       rtl_gen_preprocess load_and_rearrange_q 
INFO-FLOW: Preprocessing Module: compute_attention ...
Execute       set_default_model compute_attention 
Execute       cdfg_preprocess -model compute_attention 
Execute       rtl_gen_preprocess compute_attention 
INFO-FLOW: Preprocessing Module: store_output ...
Execute       set_default_model store_output 
Execute       cdfg_preprocess -model store_output 
Execute       rtl_gen_preprocess store_output 
INFO-FLOW: Preprocessing Module: top ...
Execute       set_default_model top 
Execute       cdfg_preprocess -model top 
Execute       rtl_gen_preprocess top 
INFO-FLOW: Model list for synthesis: load_and_rearrange_q compute_attention store_output top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_and_rearrange_q' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_and_rearrange_q 
Execute       schedule -model load_and_rearrange_q 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_data_load_2', flash_atten.cpp:41) on array 'input_data' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_data'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 96, Depth = 98.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.65 sec.
INFO: [HLS 200-111]  Elapsed time: 52.5 seconds; current allocated memory: 283.793 MB.
Execute       syn_report -verbosereport -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/load_and_rearrange_q.verbose.sched.rpt 
Command       syn_report done; 0.59 sec.
Execute       db_write -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/load_and_rearrange_q.sched.adb -f 
Command       db_write done; 0.48 sec.
INFO-FLOW: Finish scheduling load_and_rearrange_q.
Execute       set_default_model load_and_rearrange_q 
Execute       bind -model load_and_rearrange_q 
BIND OPTION: model=load_and_rearrange_q
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.32 sec.
INFO: [HLS 200-111]  Elapsed time: 1.39 seconds; current allocated memory: 288.420 MB.
Execute       syn_report -verbosereport -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/load_and_rearrange_q.verbose.bind.rpt 
Command       syn_report done; 0.64 sec.
Execute       db_write -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/load_and_rearrange_q.bind.adb -f 
Command       db_write done; 0.45 sec.
INFO-FLOW: Finish binding load_and_rearrange_q.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_attention' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_attention 
Execute       schedule -model compute_attention 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('Q_0_load_2', flash_atten.cpp:89) on array 'Q_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'Q_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 92.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2'.
WARNING: [SCHED 204-68] The II Violation in module 'compute_attention' (Loop: Loop 1.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'phi' operation ('attn_row[15]') with incoming values : ('attn_row[0]', flash_atten.cpp:91) ('attn_row[0]', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99) and 'phi' operation ('attn_row_15_5', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99) with incoming values : ('attn_row[0]', flash_atten.cpp:91) ('attn_row[0]', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_exp', flash_atten.cpp:101) and 'fadd' operation ('sum_exp', flash_atten.cpp:101).
WARNING: [SCHED 204-68] The II Violation in module 'compute_attention' (Loop: Loop 1.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'phi' operation ('attn_row[15]') with incoming values : ('attn_row[0]', flash_atten.cpp:91) ('attn_row[0]', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99) and 'phi' operation ('attn_row_15_5', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99) with incoming values : ('attn_row[0]', flash_atten.cpp:91) ('attn_row[0]', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_exp', flash_atten.cpp:101) and 'fadd' operation ('sum_exp', flash_atten.cpp:101).
WARNING: [SCHED 204-68] The II Violation in module 'compute_attention' (Loop: Loop 1.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'phi' operation ('attn_row[15]') with incoming values : ('attn_row[0]', flash_atten.cpp:91) ('attn_row[0]', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99) and 'phi' operation ('attn_row_15_5', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99) with incoming values : ('attn_row[0]', flash_atten.cpp:91) ('attn_row[0]', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_exp', flash_atten.cpp:101) and 'fadd' operation ('sum_exp', flash_atten.cpp:101).
WARNING: [SCHED 204-68] The II Violation in module 'compute_attention' (Loop: Loop 1.2): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 0)
   between 'phi' operation ('attn_row[15]') with incoming values : ('attn_row[0]', flash_atten.cpp:91) ('attn_row[0]', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99) and 'phi' operation ('attn_row_15_5', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99) with incoming values : ('attn_row[0]', flash_atten.cpp:91) ('attn_row[0]', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 11, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('acc_s', flash_atten.cpp:111) and 'fadd' operation ('acc_s', flash_atten.cpp:111).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('acc_s', flash_atten.cpp:111) and 'fadd' operation ('acc_s', flash_atten.cpp:111).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('acc_s', flash_atten.cpp:111) and 'fadd' operation ('acc_s', flash_atten.cpp:111).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('acc_s', flash_atten.cpp:111) and 'fadd' operation ('acc_s', flash_atten.cpp:111).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('acc_1', flash_atten.cpp:111) and 'fadd' operation ('acc_1', flash_atten.cpp:111).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('acc_1', flash_atten.cpp:111) and 'fadd' operation ('acc_1', flash_atten.cpp:111).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('acc_1', flash_atten.cpp:111) and 'fadd' operation ('acc_1', flash_atten.cpp:111).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('acc_1', flash_atten.cpp:111) and 'fadd' operation ('acc_1', flash_atten.cpp:111).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('acc_2', flash_atten.cpp:111) and 'fadd' operation ('acc_2', flash_atten.cpp:111).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('acc_2', flash_atten.cpp:111) and 'fadd' operation ('acc_2', flash_atten.cpp:111).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('acc_2', flash_atten.cpp:111) and 'fadd' operation ('acc_2', flash_atten.cpp:111).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('acc_2', flash_atten.cpp:111) and 'fadd' operation ('acc_2', flash_atten.cpp:111).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.6'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('acc_3', flash_atten.cpp:111) and 'fadd' operation ('acc_3', flash_atten.cpp:111).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('acc_3', flash_atten.cpp:111) and 'fadd' operation ('acc_3', flash_atten.cpp:111).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('acc_3', flash_atten.cpp:111) and 'fadd' operation ('acc_3', flash_atten.cpp:111).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('acc_3', flash_atten.cpp:111) and 'fadd' operation ('acc_3', flash_atten.cpp:111).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.7'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('acc_4', flash_atten.cpp:111) and 'fadd' operation ('acc_4', flash_atten.cpp:111).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('acc_4', flash_atten.cpp:111) and 'fadd' operation ('acc_4', flash_atten.cpp:111).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('acc_4', flash_atten.cpp:111) and 'fadd' operation ('acc_4', flash_atten.cpp:111).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('acc_4', flash_atten.cpp:111) and 'fadd' operation ('acc_4', flash_atten.cpp:111).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.8'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('acc_5', flash_atten.cpp:111) and 'fadd' operation ('acc_5', flash_atten.cpp:111).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('acc_5', flash_atten.cpp:111) and 'fadd' operation ('acc_5', flash_atten.cpp:111).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('acc_5', flash_atten.cpp:111) and 'fadd' operation ('acc_5', flash_atten.cpp:111).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('acc_5', flash_atten.cpp:111) and 'fadd' operation ('acc_5', flash_atten.cpp:111).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.9'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('acc_6', flash_atten.cpp:111) and 'fadd' operation ('acc_6', flash_atten.cpp:111).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('acc_6', flash_atten.cpp:111) and 'fadd' operation ('acc_6', flash_atten.cpp:111).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('acc_6', flash_atten.cpp:111) and 'fadd' operation ('acc_6', flash_atten.cpp:111).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('acc_6', flash_atten.cpp:111) and 'fadd' operation ('acc_6', flash_atten.cpp:111).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.10'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('acc_7', flash_atten.cpp:111) and 'fadd' operation ('acc_7', flash_atten.cpp:111).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('acc_7', flash_atten.cpp:111) and 'fadd' operation ('acc_7', flash_atten.cpp:111).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('acc_7', flash_atten.cpp:111) and 'fadd' operation ('acc_7', flash_atten.cpp:111).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('acc_7', flash_atten.cpp:111) and 'fadd' operation ('acc_7', flash_atten.cpp:111).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.11'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('acc_8', flash_atten.cpp:111) and 'fadd' operation ('acc_8', flash_atten.cpp:111).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('acc_8', flash_atten.cpp:111) and 'fadd' operation ('acc_8', flash_atten.cpp:111).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('acc_8', flash_atten.cpp:111) and 'fadd' operation ('acc_8', flash_atten.cpp:111).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('acc_8', flash_atten.cpp:111) and 'fadd' operation ('acc_8', flash_atten.cpp:111).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.12'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('acc_9', flash_atten.cpp:111) and 'fadd' operation ('acc_9', flash_atten.cpp:111).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('acc_9', flash_atten.cpp:111) and 'fadd' operation ('acc_9', flash_atten.cpp:111).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('acc_9', flash_atten.cpp:111) and 'fadd' operation ('acc_9', flash_atten.cpp:111).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('acc_9', flash_atten.cpp:111) and 'fadd' operation ('acc_9', flash_atten.cpp:111).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.13'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('acc_10', flash_atten.cpp:111) and 'fadd' operation ('acc_10', flash_atten.cpp:111).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('acc_10', flash_atten.cpp:111) and 'fadd' operation ('acc_10', flash_atten.cpp:111).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('acc_10', flash_atten.cpp:111) and 'fadd' operation ('acc_10', flash_atten.cpp:111).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('acc_10', flash_atten.cpp:111) and 'fadd' operation ('acc_10', flash_atten.cpp:111).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.14'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('acc_11', flash_atten.cpp:111) and 'fadd' operation ('acc_11', flash_atten.cpp:111).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('acc_11', flash_atten.cpp:111) and 'fadd' operation ('acc_11', flash_atten.cpp:111).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('acc_11', flash_atten.cpp:111) and 'fadd' operation ('acc_11', flash_atten.cpp:111).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('acc_11', flash_atten.cpp:111) and 'fadd' operation ('acc_11', flash_atten.cpp:111).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.15'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('acc_12', flash_atten.cpp:111) and 'fadd' operation ('acc_12', flash_atten.cpp:111).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('acc_12', flash_atten.cpp:111) and 'fadd' operation ('acc_12', flash_atten.cpp:111).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('acc_12', flash_atten.cpp:111) and 'fadd' operation ('acc_12', flash_atten.cpp:111).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('acc_12', flash_atten.cpp:111) and 'fadd' operation ('acc_12', flash_atten.cpp:111).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.16'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('acc_13', flash_atten.cpp:111) and 'fadd' operation ('acc_13', flash_atten.cpp:111).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('acc_13', flash_atten.cpp:111) and 'fadd' operation ('acc_13', flash_atten.cpp:111).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('acc_13', flash_atten.cpp:111) and 'fadd' operation ('acc_13', flash_atten.cpp:111).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('acc_13', flash_atten.cpp:111) and 'fadd' operation ('acc_13', flash_atten.cpp:111).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.17'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('acc_14', flash_atten.cpp:111) and 'fadd' operation ('acc_14', flash_atten.cpp:111).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('acc_14', flash_atten.cpp:111) and 'fadd' operation ('acc_14', flash_atten.cpp:111).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('acc_14', flash_atten.cpp:111) and 'fadd' operation ('acc_14', flash_atten.cpp:111).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('acc_14', flash_atten.cpp:111) and 'fadd' operation ('acc_14', flash_atten.cpp:111).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.18'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('acc_15', flash_atten.cpp:111) and 'fadd' operation ('acc_15', flash_atten.cpp:111).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('acc_15', flash_atten.cpp:111) and 'fadd' operation ('acc_15', flash_atten.cpp:111).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('acc_15', flash_atten.cpp:111) and 'fadd' operation ('acc_15', flash_atten.cpp:111).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('acc_15', flash_atten.cpp:111) and 'fadd' operation ('acc_15', flash_atten.cpp:111).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 13.
WARNING: [SCHED 204-21] Estimated clock period (19.761ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'compute_attention' consists of the following:
	'fexp' operation ('attn_row[0]', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99) [641]  (8.67 ns)
	multiplexor before 'phi' operation ('attn_row[15]') with incoming values : ('attn_row[0]', flash_atten.cpp:91) ('attn_row[0]', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99) [674]  (1.77 ns)
	'phi' operation ('attn_row[15]') with incoming values : ('attn_row[0]', flash_atten.cpp:91) ('attn_row[0]', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99) [674]  (0 ns)
	'phi' operation ('attn_row_15_5', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99) with incoming values : ('attn_row[0]', flash_atten.cpp:91) ('attn_row[0]', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->flash_atten.cpp:22->flash_atten.cpp:99) [613]  (0 ns)
	'mux' operation ('tmp_52', flash_atten.cpp:99) [639]  (2.06 ns)
	'fsub' operation ('x', flash_atten.cpp:99) [640]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.15 sec.
INFO: [HLS 200-111]  Elapsed time: 6.24 seconds; current allocated memory: 293.522 MB.
Execute       syn_report -verbosereport -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/compute_attention.verbose.sched.rpt 
Command       syn_report done; 0.81 sec.
Execute       db_write -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/compute_attention.sched.adb -f 
Command       db_write done; 0.5 sec.
INFO-FLOW: Finish scheduling compute_attention.
Execute       set_default_model compute_attention 
Execute       bind -model compute_attention 
BIND OPTION: model=compute_attention
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.34 sec.
INFO: [HLS 200-111]  Elapsed time: 1.66 seconds; current allocated memory: 301.386 MB.
Execute       syn_report -verbosereport -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/compute_attention.verbose.bind.rpt 
Command       syn_report done; 0.84 sec.
Execute       db_write -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/compute_attention.bind.adb -f 
Command       db_write done; 0.62 sec.
INFO-FLOW: Finish binding compute_attention.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model store_output 
Execute       schedule -model store_output 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('OUT_0_load_2', flash_atten.cpp:131) on array 'OUT_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'OUT_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.29 sec.
INFO: [HLS 200-111]  Elapsed time: 1.77 seconds; current allocated memory: 302.358 MB.
Execute       syn_report -verbosereport -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/store_output.verbose.sched.rpt 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/store_output.sched.adb -f 
INFO-FLOW: Finish scheduling store_output.
Execute       set_default_model store_output 
Execute       bind -model store_output 
BIND OPTION: model=store_output
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 303.397 MB.
Execute       syn_report -verbosereport -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/store_output.verbose.bind.rpt 
Command       syn_report done; 0.15 sec.
Execute       db_write -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/store_output.bind.adb -f 
INFO-FLOW: Finish binding store_output.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model top 
Execute       schedule -model top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 303.496 MB.
Execute       syn_report -verbosereport -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.verbose.sched.rpt 
Execute       db_write -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.sched.adb -f 
INFO-FLOW: Finish scheduling top.
Execute       set_default_model top 
Execute       bind -model top 
BIND OPTION: model=top
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.36 sec.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 303.777 MB.
Execute       syn_report -verbosereport -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.verbose.bind.rpt 
Command       syn_report done; 0.37 sec.
Execute       db_write -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.bind.adb -f 
INFO-FLOW: Finish binding top.
Execute       get_model_list top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess load_and_rearrange_q 
Execute       rtl_gen_preprocess compute_attention 
Execute       rtl_gen_preprocess store_output 
Execute       rtl_gen_preprocess top 
INFO-FLOW: Model list for RTL generation: load_and_rearrange_q compute_attention store_output top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_and_rearrange_q' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model load_and_rearrange_q -vendor xilinx -mg_file /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/load_and_rearrange_q.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_and_rearrange_q'.
Command       create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 311.993 MB.
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_and_rearrange_q -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/syn/systemc/load_and_rearrange_q -synmodules load_and_rearrange_q compute_attention store_output top 
Execute       gen_rtl load_and_rearrange_q -style xilinx -f -lang vhdl -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/syn/vhdl/load_and_rearrange_q 
Execute       gen_rtl load_and_rearrange_q -style xilinx -f -lang vlog -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/syn/verilog/load_and_rearrange_q 
Execute       syn_report -csynth -model load_and_rearrange_q -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/syn/report/load_and_rearrange_q_csynth.rpt 
Command       syn_report done; 0.15 sec.
Execute       syn_report -rtlxml -model load_and_rearrange_q -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/syn/report/load_and_rearrange_q_csynth.xml 
Execute       syn_report -verbosereport -model load_and_rearrange_q -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/load_and_rearrange_q.verbose.rpt 
Command       syn_report done; 0.71 sec.
Execute       db_write -model load_and_rearrange_q -f -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/load_and_rearrange_q.adb 
Command       db_write done; 0.86 sec.
Execute       gen_tb_info load_and_rearrange_q -p /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/load_and_rearrange_q 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_attention' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model compute_attention -vendor xilinx -mg_file /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/compute_attention.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'top_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'top_faddfsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_fadd_32ns_32ns_32_5_full_dsp_1' to 'top_fadd_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_fmul_32ns_32ns_32_4_max_dsp_1' to 'top_fmul_32ns_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_fdiv_32ns_32ns_32_16_1' to 'top_fdiv_32ns_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_fcmp_32ns_32ns_1_2_1' to 'top_fcmp_32ns_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'top_fexp_32ns_32ns_32_8_med_dsp_1' to 'top_fexp_32ns_32ng8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'top_fadd_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_faddfsub_32nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_fcmp_32ns_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_fdiv_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_fexp_32ns_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_fmul_32ns_32ndEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_mux_164_32_1_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'top_mux_42_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_attention'.
Command       create_rtl_model done; 0.38 sec.
INFO: [HLS 200-111]  Elapsed time: 2.44 seconds; current allocated memory: 339.553 MB.
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_attention -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/syn/systemc/compute_attention -synmodules load_and_rearrange_q compute_attention store_output top 
Execute       gen_rtl compute_attention -style xilinx -f -lang vhdl -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/syn/vhdl/compute_attention 
Execute       gen_rtl compute_attention -style xilinx -f -lang vlog -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/syn/verilog/compute_attention 
Execute       syn_report -csynth -model compute_attention -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/syn/report/compute_attention_csynth.rpt 
Command       syn_report done; 0.2 sec.
Execute       syn_report -rtlxml -model compute_attention -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/syn/report/compute_attention_csynth.xml 
Execute       syn_report -verbosereport -model compute_attention -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/compute_attention.verbose.rpt 
Command       syn_report done; 0.97 sec.
Execute       db_write -model compute_attention -f -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/compute_attention.adb 
Command       db_write done; 1.17 sec.
Execute       gen_tb_info compute_attention -p /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/compute_attention 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model store_output -vendor xilinx -mg_file /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/store_output.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'top_mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output'.
INFO: [HLS 200-111]  Elapsed time: 2.76 seconds; current allocated memory: 361.491 MB.
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl store_output -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/syn/systemc/store_output -synmodules load_and_rearrange_q compute_attention store_output top 
Execute       gen_rtl store_output -style xilinx -f -lang vhdl -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/syn/vhdl/store_output 
Execute       gen_rtl store_output -style xilinx -f -lang vlog -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/syn/verilog/store_output 
Execute       syn_report -csynth -model store_output -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/syn/report/store_output_csynth.rpt 
Execute       syn_report -rtlxml -model store_output -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/syn/report/store_output_csynth.xml 
Execute       syn_report -verbosereport -model store_output -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/store_output.verbose.rpt 
Command       syn_report done; 0.17 sec.
Execute       db_write -model store_output -f -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/store_output.adb 
Command       db_write done; 0.43 sec.
Execute       gen_tb_info store_output -p /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/store_output 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model top -vendor xilinx -mg_file /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'top/input_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/output_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 366.717 MB.
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       gen_rtl top -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/syn/systemc/top -synmodules load_and_rearrange_q compute_attention store_output top 
Execute       gen_rtl top -istop -style xilinx -f -lang vhdl -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/syn/vhdl/top 
Execute       gen_rtl top -istop -style xilinx -f -lang vlog -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/syn/verilog/top 
Execute       syn_report -csynth -model top -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/syn/report/top_csynth.rpt 
Execute       syn_report -rtlxml -model top -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/syn/report/top_csynth.xml 
Execute       syn_report -verbosereport -model top -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.verbose.rpt 
Command       syn_report done; 0.4 sec.
Execute       db_write -model top -f -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.adb 
Command       db_write done; 0.4 sec.
Execute       gen_tb_info top -p /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top 
Execute       export_constraint_db -f -tool general -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.constraint.tcl 
Execute       syn_report -designview -model top -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.design.xml 
Command       syn_report done; 0.44 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model top -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model top -o /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks top 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain top 
INFO-FLOW: Model list for RTL component generation: load_and_rearrange_q compute_attention store_output top
INFO-FLOW: Handling components in module [load_and_rearrange_q] ... 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/load_and_rearrange_q.compgen.tcl 
INFO-FLOW: Handling components in module [compute_attention] ... 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/compute_attention.compgen.tcl 
INFO-FLOW: Found component top_faddfsub_32nsbkb.
INFO-FLOW: Append model top_faddfsub_32nsbkb
INFO-FLOW: Found component top_fadd_32ns_32ncud.
INFO-FLOW: Append model top_fadd_32ns_32ncud
INFO-FLOW: Found component top_fmul_32ns_32ndEe.
INFO-FLOW: Append model top_fmul_32ns_32ndEe
INFO-FLOW: Found component top_fdiv_32ns_32neOg.
INFO-FLOW: Append model top_fdiv_32ns_32neOg
INFO-FLOW: Found component top_fcmp_32ns_32nfYi.
INFO-FLOW: Append model top_fcmp_32ns_32nfYi
INFO-FLOW: Found component top_fexp_32ns_32ng8j.
INFO-FLOW: Append model top_fexp_32ns_32ng8j
INFO-FLOW: Found component top_mux_42_32_1_1.
INFO-FLOW: Append model top_mux_42_32_1_1
INFO-FLOW: Found component top_mux_164_32_1_1.
INFO-FLOW: Append model top_mux_164_32_1_1
INFO-FLOW: Handling components in module [store_output] ... 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/store_output.compgen.tcl 
INFO-FLOW: Handling components in module [top] ... 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.compgen.tcl 
INFO-FLOW: Found component top_Q_0.
INFO-FLOW: Append model top_Q_0
INFO-FLOW: Found component top_V_0.
INFO-FLOW: Append model top_V_0
INFO-FLOW: Found component top_OUT_0.
INFO-FLOW: Append model top_OUT_0
INFO-FLOW: Append model load_and_rearrange_q
INFO-FLOW: Append model compute_attention
INFO-FLOW: Append model store_output
INFO-FLOW: Append model top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_faddfsub_32nsbkb top_fadd_32ns_32ncud top_fmul_32ns_32ndEe top_fdiv_32ns_32neOg top_fcmp_32ns_32nfYi top_fexp_32ns_32ng8j top_mux_42_32_1_1 top_mux_164_32_1_1 top_Q_0 top_V_0 top_OUT_0 load_and_rearrange_q compute_attention store_output top
INFO-FLOW: To file: write model top_faddfsub_32nsbkb
INFO-FLOW: To file: write model top_fadd_32ns_32ncud
INFO-FLOW: To file: write model top_fmul_32ns_32ndEe
INFO-FLOW: To file: write model top_fdiv_32ns_32neOg
INFO-FLOW: To file: write model top_fcmp_32ns_32nfYi
INFO-FLOW: To file: write model top_fexp_32ns_32ng8j
INFO-FLOW: To file: write model top_mux_42_32_1_1
INFO-FLOW: To file: write model top_mux_164_32_1_1
INFO-FLOW: To file: write model top_Q_0
INFO-FLOW: To file: write model top_V_0
INFO-FLOW: To file: write model top_OUT_0
INFO-FLOW: To file: write model load_and_rearrange_q
INFO-FLOW: To file: write model compute_attention
INFO-FLOW: To file: write model store_output
INFO-FLOW: To file: write model top
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 50.60 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/load_and_rearrange_q.compgen.tcl 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/compute_attention.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.38 sec.
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/store_output.compgen.tcl 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'top_Q_0_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'top_V_0_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'top_OUT_0_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=top xml_exists=0
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.tbgen.tcl 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/load_and_rearrange_q.compgen.tcl 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/compute_attention.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.18 sec.
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/store_output.compgen.tcl 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/load_and_rearrange_q.compgen.tcl 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/compute_attention.compgen.tcl 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/store_output.compgen.tcl 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.tbgen.tcl 
Execute         source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.tbgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/load_and_rearrange_q.compgen.tcl 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/compute_attention.compgen.tcl 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/store_output.compgen.tcl 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.constraint.tcl 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=15 #gSsdmPorts=6
Execute       source /opt/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.tbgen.tcl 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.tbgen.tcl 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.tbgen.tcl 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.tbgen.tcl 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.compgen.dataonly.tcl 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.constraint.tcl 
Execute       sc_get_clocks top 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/impl/misc/top_ap_fadd_3_full_dsp_32_ip.tcl 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/impl/misc/top_ap_faddfsub_3_full_dsp_32_ip.tcl 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/impl/misc/top_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/impl/misc/top_ap_fdiv_14_no_dsp_32_ip.tcl 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/impl/misc/top_ap_fexp_6_med_dsp_32_ip.tcl 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/impl/misc/top_ap_fmul_2_max_dsp_32_ip.tcl 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/load_and_rearrange_q.tbgen.tcl 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/compute_attention.tbgen.tcl 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/store_output.tbgen.tcl 
Execute       source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:02 ; elapsed = 00:01:16 . Memory (MB): peak = 1368.191 ; gain = 723.164 ; free physical = 25614 ; free virtual = 33060
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
Command     autosyn done; 27.06 sec.
Command   csynth_design done; 68.12 sec.
Execute   cosim_design 
Execute     source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.tbgen.tcl 
Execute     is_encrypted /home/wl764/ece6775/ECE6775-final-project/golden.data 
Execute     is_encrypted /home/wl764/ece6775/ECE6775-final-project/input.data 
Execute     is_encrypted /home/wl764/ece6775/ECE6775-final-project/flash_atten_test.cpp 
Execute     is_encrypted /home/wl764/ece6775/ECE6775-final-project/flash_atten.cpp 
Execute     source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: TB processing: /home/wl764/ece6775/ECE6775-final-project/flash_atten_test.cpp /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/./sim/autowrap/testbench/flash_atten_test.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/./sim/autowrap/testbench/flash_atten_test.cpp_pre.cpp std=c++11 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/./sim/autowrap/testbench/flash_atten_test.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.25 sec.
Execute     tidy_31 xilinx-tb31-process /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/./sim/autowrap/testbench/flash_atten_test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/./sim/autowrap/testbench/flash_atten_test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 0.45 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: TB processing: /home/wl764/ece6775/ECE6775-final-project/flash_atten.cpp /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/./sim/autowrap/testbench/flash_atten.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/./sim/autowrap/testbench/flash_atten.cpp_pre.cpp std=c++11 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/./sim/autowrap/testbench/flash_atten.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 3.99 sec.
Execute     tidy_31 xilinx-tb31-process /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/./sim/autowrap/testbench/flash_atten.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/./sim/autowrap/testbench/flash_atten.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 4.01 sec.
Execute     source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute     source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 1.15 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.tbgen.tcl 
Execute     source /home/wl764/ece6775/ECE6775-final-project/flash_attention_proj/solution1/.autopilot/db/top.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Command     ap_source done; error code: 1; 14.56 sec.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; error code: 2; 68.83 sec.
Command ap_source done; error code: 1; 144.34 sec.
Execute cleanup_all 
