var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[3.16021, 1.88503, 1.43001, 2.16153, 0.353535], "total":[25153, 40196, 148, 14, 67], "name":"Kernel System", "max_resources":[1405440, 2810880, 6847, 3960, 70272], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[13132, 20030, 112, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[4121, 5284, 0, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 2 global loads and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[2, 71, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"Pipe and channel resources", "type":"group", "children":[{"name":"t1-1_ul8.cl:5 (chan)", "type":"resource", "data":[15, 776, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":5}]], "details":[{"type":"text", "text":"Channel is implemented 256 bits wide by 1 deep."}, {"type":"brief", "text":"256b wide by 1 deep."}, {"type":"text", "text":"Requested depth was 0."}, {"type":"text", "text":"Channel depth was changed for the following reason:", "details":[{"type":"text", "text":"instruction scheduling requirements"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"name":"in", "compute_units":1, "type":"function", "total_percent":[0.381535, 0.234873, 0.167065, 0.146049, 0.050505], "total_kernel_resources":[2761, 4696, 10, 1.5, 27], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'i\' (t1-1_ul8.cl:15)", "type":"resource", "data":[16, 130, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":15}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width"}]}, {"name":"in.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[5, 251, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[5, 216, 0, 0, 0]}, {"name":"t1-1_ul8.cl:15", "type":"resource", "data":[0, 35, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":15}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"t1-1_ul8.cl:15", "type":"resource", "data":[270, 48, 0, 1.5, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":15}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[96, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"in.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 7, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[49, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"t1-1_ul8.cl:15", "type":"resource", "data":[49, 9, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":15}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[29, 41, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"t1-1_ul8.cl:15", "type":"resource", "data":[105, 1, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":15}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"in.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"t1-1_ul8.cl:21", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":21}]]}]}]}, {"name":"in.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[65, 346, 1, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[65, 346, 1, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[68, 79, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"t1-1_ul8.cl:15", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":15}]]}, {"name":"t1-1_ul8.cl:17", "type":"resource", "data":[25, 13, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":17}]]}, {"name":"t1-1_ul8.cl:18", "type":"resource", "data":[34, 64, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":18}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[56, 82, 0, 0, 5], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}]}, {"name":"t1-1_ul8.cl:17", "type":"resource", "data":[5, 1, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":17}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"2-bit Integer Add", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"2-bit Integer Compare", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"t1-1_ul8.cl:18", "type":"resource", "data":[591, 2216, 9, 0, 13], "debug":[[{"filename":"t1-1_ul8.cl", "line":18}]], "children":[{"name":"32-bit Or", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[556, 2214, 9, 0, 13], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}]}, {"name":"matrixMult", "compute_units":1, "type":"function", "total_percent":[0.720257, 0.421363, 0.332245, 0.350518, 0.30303], "total_kernel_resources":[5122, 9339, 24, 12, 40], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'i\' (t1-1_ul8.cl:33)", "type":"resource", "data":[16, 130, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":33}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'j\' (t1-1_ul8.cl:41)", "type":"resource", "data":[16, 130, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":41}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'k\' (t1-1_ul8.cl:44)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":44}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"matrixMult.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 298, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 195, 0, 0, 0]}, {"name":"t1-1_ul8.cl:33", "type":"resource", "data":[0, 100, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":33}]]}, {"name":"t1-1_ul8.cl:41", "type":"resource", "data":[0, 1.5, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":41}]]}, {"name":"t1-1_ul8.cl:44", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":44}]]}, {"name":"t1-1_ul8.cl:55", "type":"resource", "data":[0, 0.5, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":55}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 7, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"t1-1_ul8.cl:33", "type":"resource", "data":[415, 68, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":33}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[96, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[140, 4, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":3, "data":[80, 64, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":3, "data":[99, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"t1-1_ul8.cl:41", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":41}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"t1-1_ul8.cl:44", "type":"resource", "data":[68, 1, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":44}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"matrixMult.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[7, 72, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 72, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[49, 10, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"t1-1_ul8.cl:33", "type":"resource", "data":[49, 10, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":33}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[29, 41, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"t1-1_ul8.cl:33", "type":"resource", "data":[105, 1, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":33}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"t1-1_ul8.cl:55", "type":"resource", "data":[55, 46, 0, 1.5, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":55}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"matrixMult.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"t1-1_ul8.cl:59", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":59}]]}]}]}, {"name":"matrixMult.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[22, 210, 0, 0, 4], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[22, 210, 0, 0, 4]}]}, {"name":"Feedback", "type":"resource", "data":[92, 75, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"t1-1_ul8.cl:33", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":33}]]}, {"name":"t1-1_ul8.cl:41", "type":"resource", "data":[49, 9, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":41}]]}, {"name":"t1-1_ul8.cl:55", "type":"resource", "data":[34, 64, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":55}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[79, 139, 0, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"t1-1_ul8.cl:41", "type":"resource", "data":[105, 0, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":41}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"t1-1_ul8.cl:46", "type":"resource", "data":[55, 46, 0, 1.5, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":46}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"matrixMult.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[69, 162, 0, 0, 3], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[69, 162, 0, 0, 3]}]}, {"name":"Cluster logic", "type":"resource", "data":[42, 72, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"t1-1_ul8.cl:55", "type":"resource", "data":[398, 2128, 10, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":55}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[366, 2128, 10, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}, {"name":"matrixMult.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[192, 755, 4, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[192, 755, 4, 0, 2]}]}, {"name":"Feedback", "type":"resource", "data":[50, 128, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"t1-1_ul8.cl:33", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":33}]]}, {"name":"t1-1_ul8.cl:41", "type":"resource", "data":[17, 44, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":41}]]}, {"name":"t1-1_ul8.cl:44", "type":"resource", "data":[9, 7, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":44}]]}, {"name":"t1-1_ul8.cl:46", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":46}]]}, {"name":"t1-1_ul8.cl:55", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":55}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[122, 214, 0, 0, 11], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"t1-1_ul8.cl:44", "type":"resource", "data":[104, 0, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":44}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"t1-1_ul8.cl:45", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":45}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"t1-1_ul8.cl:46", "type":"resource", "data":[237.875, 380.986, 1.25, 1.01389, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":46}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"Hardened Dot Product of Size 8", "type":"resource", "count":1, "data":[0, 7.11111, 0, 0.888889, 0]}, {"name":"Hardened Floating-Point Accumulator", "type":"resource", "count":1, "data":[0, 0, 0, 0.125, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[179.875, 373.875, 1.25, 0, 0], "details":[{"type":"brief", "text":"Burst-coalesced non-aligned LSU"}, {"type":"text", "text":"Load uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."}]}], "replace_name":"true"}, {"name":"t1-1_ul8.cl:47", "type":"resource", "data":[179.875, 388.097, 1.25, 1.90278, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":47}]], "children":[{"name":"Hardened Dot Product of Size 8", "type":"resource", "count":2, "data":[0, 14.2222, 0, 1.77778, 0]}, {"name":"Hardened Floating-Point Accumulator", "type":"resource", "count":1, "data":[0, 0, 0, 0.125, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[179.875, 373.875, 1.25, 0, 0], "details":[{"type":"brief", "text":"Burst-coalesced non-aligned LSU"}, {"type":"text", "text":"Load uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."}]}], "replace_name":"true"}, {"name":"t1-1_ul8.cl:48", "type":"resource", "data":[179.875, 380.986, 1.25, 1.01389, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":48}]], "children":[{"name":"Hardened Dot Product of Size 8", "type":"resource", "count":1, "data":[0, 7.11111, 0, 0.888889, 0]}, {"name":"Hardened Floating-Point Accumulator", "type":"resource", "count":1, "data":[0, 0, 0, 0.125, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[179.875, 373.875, 1.25, 0, 0], "details":[{"type":"brief", "text":"Burst-coalesced non-aligned LSU"}, {"type":"text", "text":"Load uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."}]}], "replace_name":"true"}, {"name":"t1-1_ul8.cl:49", "type":"resource", "data":[179.875, 380.986, 1.25, 1.01389, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":49}]], "children":[{"name":"Hardened Dot Product of Size 8", "type":"resource", "count":1, "data":[0, 7.11111, 0, 0.888889, 0]}, {"name":"Hardened Floating-Point Accumulator", "type":"resource", "count":1, "data":[0, 0, 0, 0.125, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[179.875, 373.875, 1.25, 0, 0], "details":[{"type":"brief", "text":"Burst-coalesced non-aligned LSU"}, {"type":"text", "text":"Load uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."}]}], "replace_name":"true"}, {"name":"t1-1_ul8.cl:50", "type":"resource", "data":[179.875, 380.986, 1.25, 1.01389, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":50}]], "children":[{"name":"Hardened Dot Product of Size 8", "type":"resource", "count":1, "data":[0, 7.11111, 0, 0.888889, 0]}, {"name":"Hardened Floating-Point Accumulator", "type":"resource", "count":1, "data":[0, 0, 0, 0.125, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[179.875, 373.875, 1.25, 0, 0], "details":[{"type":"brief", "text":"Burst-coalesced non-aligned LSU"}, {"type":"text", "text":"Load uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."}]}], "replace_name":"true"}, {"name":"t1-1_ul8.cl:51", "type":"resource", "data":[179.875, 380.986, 1.25, 1.01389, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":51}]], "children":[{"name":"Hardened Dot Product of Size 8", "type":"resource", "count":1, "data":[0, 7.11111, 0, 0.888889, 0]}, {"name":"Hardened Floating-Point Accumulator", "type":"resource", "count":1, "data":[0, 0, 0, 0.125, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[179.875, 373.875, 1.25, 0, 0], "details":[{"type":"brief", "text":"Burst-coalesced non-aligned LSU"}, {"type":"text", "text":"Load uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."}]}], "replace_name":"true"}, {"name":"t1-1_ul8.cl:52", "type":"resource", "data":[179.875, 380.986, 1.25, 1.01389, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":52}]], "children":[{"name":"Hardened Dot Product of Size 8", "type":"resource", "count":1, "data":[0, 7.11111, 0, 0.888889, 0]}, {"name":"Hardened Floating-Point Accumulator", "type":"resource", "count":1, "data":[0, 0, 0, 0.125, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[179.875, 373.875, 1.25, 0, 0], "details":[{"type":"brief", "text":"Burst-coalesced non-aligned LSU"}, {"type":"text", "text":"Load uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."}]}], "replace_name":"true"}, {"name":"t1-1_ul8.cl:53", "type":"resource", "data":[179.875, 380.986, 1.25, 1.01389, 0], "debug":[[{"filename":"t1-1_ul8.cl", "line":53}]], "children":[{"name":"Hardened Dot Product of Size 8", "type":"resource", "count":1, "data":[0, 7.11111, 0, 0.888889, 0]}, {"name":"Hardened Floating-Point Accumulator", "type":"resource", "count":1, "data":[0, 0, 0, 0.125, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[179.875, 373.875, 1.25, 0, 0], "details":[{"type":"brief", "text":"Burst-coalesced non-aligned LSU"}, {"type":"text", "text":"Load uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."}]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"children":[{"children":[{"data":[13132,20030,112,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[4121,5284,0,0,0],"details":[{"text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 2 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[2,71,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[15,776,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":5}]],"details":[{"text":"Channel is implemented 256 bits wide by 1 deep.","type":"text"},{"text":"256b wide by 1 deep.","type":"brief"},{"text":"Requested depth was 0.","type":"text"},{"details":[{"text":"instruction scheduling requirements","type":"text"}],"text":"Channel depth was changed for the following reason:","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"t1-1_ul8.cl:5 (chan)","type":"resource"}],"data":[15,776,0,0,0],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[224,229,0,0,8],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[16,130,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'i\' (t1-1_ul8.cl:15)","type":"resource"},{"children":[{"count":3,"data":[71,569,1,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[87,569,1,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,35,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":15}]],"name":"State","type":"resource"},{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":15}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":15}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"t1-1_ul8.cl","line":15}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":15}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":15}]],"name":"33-bit Integer Add","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":15}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":15}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":15}]],"name":"33-bit Select","type":"resource"}],"data":[375,84,0,1.5,0],"debug":[[{"filename":"t1-1_ul8.cl","line":15}]],"name":"t1-1_ul8.cl:15","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":17}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":17}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":17}]],"name":"2-bit Integer Add","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":17}]],"name":"2-bit Integer Compare","type":"resource"}],"data":[5,1,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":17}]],"name":"t1-1_ul8.cl:17","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":18}]],"name":"32-bit Or","type":"resource"},{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":18}]],"name":"Channel Write","type":"resource"},{"count":1,"data":[556,2214,9,0,13],"debug":[[{"filename":"t1-1_ul8.cl","line":18}]],"name":"Load","type":"resource"}],"data":[591,2216,9,0,13],"debug":[[{"filename":"t1-1_ul8.cl","line":18}]],"name":"t1-1_ul8.cl:18","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2761,4696,10,1.5,27],"debug":[[{"filename":"t1-1_ul8.cl","line":15}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"in","total_kernel_resources":[2761,4696,10,1.5,27],"total_percent":[0.381535,0.234873,0.167065,0.146049,0.050505],"type":"function"},{"children":[{"data":[484,696,0,0,25],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[16,130,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'i\' (t1-1_ul8.cl:33)","type":"resource"},{"data":[16,130,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'j\' (t1-1_ul8.cl:41)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'k\' (t1-1_ul8.cl:44)","type":"resource"},{"children":[{"count":5,"data":[290,1394,4,0,9],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[290,1394,4,0,9],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,100,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":33}]],"name":"State","type":"resource"},{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":33}]],"name":"32-bit Integer Add","type":"resource"},{"count":4,"data":[140,4,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":33}]],"name":"32-bit Integer Compare","type":"resource"},{"count":3,"data":[80,64,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":33}]],"name":"32-bit Select","type":"resource"},{"count":4,"data":[132,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":33}]],"name":"33-bit Integer Add","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":33}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":33}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":33}]],"name":"33-bit Select","type":"resource"}],"data":[520,169,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":33}]],"name":"t1-1_ul8.cl:33","type":"resource"},{"children":[{"count":1,"data":[0,1.5,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":41}]],"name":"State","type":"resource"},{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":41}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":41}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":41}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":41}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":41}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":41}]],"name":"33-bit Select","type":"resource"}],"data":[141,2.5,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":41}]],"name":"t1-1_ul8.cl:41","type":"resource"},{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":44}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":44}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":44}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":44}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":44}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":44}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":44}]],"name":"33-bit Select","type":"resource"}],"data":[172,2,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":44}]],"name":"t1-1_ul8.cl:44","type":"resource"},{"children":[{"count":1,"data":[0,0.5,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":55}]],"name":"State","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"t1-1_ul8.cl","line":55}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":55}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[366,2128,10,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":55}]],"name":"Store","type":"resource"}],"data":[453,2174.5,10,1.5,0],"debug":[[{"filename":"t1-1_ul8.cl","line":55}]],"name":"t1-1_ul8.cl:55","type":"resource"},{"children":[{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"t1-1_ul8.cl","line":46}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":46}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":46}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[0,7.11111,0,0.888889,0],"debug":[[{"filename":"t1-1_ul8.cl","line":46}]],"name":"Hardened Dot Product of Size 8","type":"resource"},{"count":1,"data":[0,0,0,0.125,0],"debug":[[{"filename":"t1-1_ul8.cl","line":46}]],"name":"Hardened Floating-Point Accumulator","type":"resource"},{"count":1,"data":[179.875,373.875,1.25,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":46}]],"name":"Load","type":"resource"}],"data":[292.875,426.98611,1.25,2.513889,0],"debug":[[{"filename":"t1-1_ul8.cl","line":46}]],"name":"t1-1_ul8.cl:46","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":45}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":45}]],"name":"t1-1_ul8.cl:45","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[0,14.2222,0,1.77778,0],"debug":[[{"filename":"t1-1_ul8.cl","line":47}]],"name":"Hardened Dot Product of Size 8","type":"resource"},{"count":1,"data":[0,0,0,0.125,0],"debug":[[{"filename":"t1-1_ul8.cl","line":47}]],"name":"Hardened Floating-Point Accumulator","type":"resource"},{"count":1,"data":[179.875,373.875,1.25,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":47}]],"name":"Load","type":"resource"}],"data":[179.875,388.097,1.25,1.90278,0],"debug":[[{"filename":"t1-1_ul8.cl","line":47}]],"name":"t1-1_ul8.cl:47","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,7.11111,0,0.888889,0],"debug":[[{"filename":"t1-1_ul8.cl","line":48}]],"name":"Hardened Dot Product of Size 8","type":"resource"},{"count":1,"data":[0,0,0,0.125,0],"debug":[[{"filename":"t1-1_ul8.cl","line":48}]],"name":"Hardened Floating-Point Accumulator","type":"resource"},{"count":1,"data":[179.875,373.875,1.25,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":48}]],"name":"Load","type":"resource"}],"data":[179.875,380.986,1.25,1.01389,0],"debug":[[{"filename":"t1-1_ul8.cl","line":48}]],"name":"t1-1_ul8.cl:48","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,7.11111,0,0.888889,0],"debug":[[{"filename":"t1-1_ul8.cl","line":49}]],"name":"Hardened Dot Product of Size 8","type":"resource"},{"count":1,"data":[0,0,0,0.125,0],"debug":[[{"filename":"t1-1_ul8.cl","line":49}]],"name":"Hardened Floating-Point Accumulator","type":"resource"},{"count":1,"data":[179.875,373.875,1.25,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":49}]],"name":"Load","type":"resource"}],"data":[179.875,380.986,1.25,1.01389,0],"debug":[[{"filename":"t1-1_ul8.cl","line":49}]],"name":"t1-1_ul8.cl:49","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,7.11111,0,0.888889,0],"debug":[[{"filename":"t1-1_ul8.cl","line":50}]],"name":"Hardened Dot Product of Size 8","type":"resource"},{"count":1,"data":[0,0,0,0.125,0],"debug":[[{"filename":"t1-1_ul8.cl","line":50}]],"name":"Hardened Floating-Point Accumulator","type":"resource"},{"count":1,"data":[179.875,373.875,1.25,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":50}]],"name":"Load","type":"resource"}],"data":[179.875,380.986,1.25,1.01389,0],"debug":[[{"filename":"t1-1_ul8.cl","line":50}]],"name":"t1-1_ul8.cl:50","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,7.11111,0,0.888889,0],"debug":[[{"filename":"t1-1_ul8.cl","line":51}]],"name":"Hardened Dot Product of Size 8","type":"resource"},{"count":1,"data":[0,0,0,0.125,0],"debug":[[{"filename":"t1-1_ul8.cl","line":51}]],"name":"Hardened Floating-Point Accumulator","type":"resource"},{"count":1,"data":[179.875,373.875,1.25,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":51}]],"name":"Load","type":"resource"}],"data":[179.875,380.986,1.25,1.01389,0],"debug":[[{"filename":"t1-1_ul8.cl","line":51}]],"name":"t1-1_ul8.cl:51","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,7.11111,0,0.888889,0],"debug":[[{"filename":"t1-1_ul8.cl","line":52}]],"name":"Hardened Dot Product of Size 8","type":"resource"},{"count":1,"data":[0,0,0,0.125,0],"debug":[[{"filename":"t1-1_ul8.cl","line":52}]],"name":"Hardened Floating-Point Accumulator","type":"resource"},{"count":1,"data":[179.875,373.875,1.25,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":52}]],"name":"Load","type":"resource"}],"data":[179.875,380.986,1.25,1.01389,0],"debug":[[{"filename":"t1-1_ul8.cl","line":52}]],"name":"t1-1_ul8.cl:52","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,7.11111,0,0.888889,0],"debug":[[{"filename":"t1-1_ul8.cl","line":53}]],"name":"Hardened Dot Product of Size 8","type":"resource"},{"count":1,"data":[0,0,0,0.125,0],"debug":[[{"filename":"t1-1_ul8.cl","line":53}]],"name":"Hardened Floating-Point Accumulator","type":"resource"},{"count":1,"data":[179.875,373.875,1.25,0,0],"debug":[[{"filename":"t1-1_ul8.cl","line":53}]],"name":"Load","type":"resource"}],"data":[179.875,380.986,1.25,1.01389,0],"debug":[[{"filename":"t1-1_ul8.cl","line":53}]],"name":"t1-1_ul8.cl:53","replace_name":"true","type":"resource"}],"compute_units":1,"data":[5122,9338.99911,24,12.000009,40],"debug":[[{"filename":"t1-1_ul8.cl","line":33}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"matrixMult","total_kernel_resources":[5122,9339,24,12,40],"total_percent":[0.720257,0.421363,0.332245,0.350518,0.30303],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[12021,20165.99911,36,13.500009,67],"debug_enabled":"true","max_resources":[1405440,2810880,6847,3960,70272],"name":"Kernel System","total":[25153,40196,148,14,67],"total_percent":[3.16021,1.88503,1.43001,2.16153,0.353535],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"in", "children":[{"type":"bb", "id":3, "name":"in.B0", "details":[{"type":"table", "Latency":"18"}]}, {"type":"bb", "id":4, "name":"in.B1", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"6"}]}, {"type":"bb", "id":5, "name":"in.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":6, "name":"in.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":7, "name":"in.B4", "children":[{"type":"inst", "id":8, "name":"Load", "debug":[[{"filename":"t1-1_ul8.cl", "line":18}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"12", "Latency":"185", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":9, "name":"Channel Write", "debug":[[{"filename":"t1-1_ul8.cl", "line":18}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"198", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":11, "name":"Loop Input", "debug":[[{"filename":"t1-1_ul8.cl", "line":17}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"12"}]}, {"type":"inst", "id":12, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"198", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"198", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":14, "name":"matrixMult", "children":[{"type":"bb", "id":15, "name":"matrixMult.B0", "details":[{"type":"table", "Latency":"10"}]}, {"type":"bb", "id":16, "name":"matrixMult.B1", "details":[{"type":"table", "Latency":"15", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"19"}]}, {"type":"bb", "id":17, "name":"matrixMult.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":18, "name":"matrixMult.B3", "details":[{"type":"table", "Latency":"15", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"26"}]}, {"type":"bb", "id":19, "name":"matrixMult.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":20, "name":"matrixMult.B5", "children":[{"type":"inst", "id":22, "name":"Store", "debug":[[{"filename":"t1-1_ul8.cl", "line":55}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"8", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":25, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":26, "name":"End", "details":[{"type":"table", "Start Cycle":"10", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"10", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":21, "name":"matrixMult.B6", "children":[{"type":"inst", "id":23, "name":"Channel Read", "debug":[[{"filename":"t1-1_ul8.cl", "line":45}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"170", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":24, "name":"Load", "debug":[[{"filename":"t1-1_ul8.cl", "line":46}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"12", "Latency":"157", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":27, "name":"Loop Input", "debug":[[{"filename":"t1-1_ul8.cl", "line":44}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"28"}]}, {"type":"inst", "id":28, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"190", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"190", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":13, "name":"HBM0", "details":[{"type":"table", "Number of banks":"1"}]}]}, {"type":"channel", "id":10, "name":"chan", "debug":[[{"filename":"t1-1_ul8.cl", "line":13}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1"}]}], "links":[{"from":9, "to":10}, {"from":6, "to":4}, {"from":3, "to":4}, {"from":6, "to":5}, {"from":12, "to":6}, {"from":12, "to":11}, {"from":4, "to":11}, {"from":8, "to":12}, {"from":9, "to":12}, {"from":11, "to":8}, {"from":8, "to":9}, {"from":13, "to":8}, {"from":10, "to":23}, {"from":19, "to":16}, {"from":15, "to":16}, {"from":19, "to":17}, {"from":26, "to":18}, {"from":16, "to":18}, {"from":26, "to":19}, {"from":28, "to":25}, {"from":22, "to":26}, {"from":28, "to":27}, {"from":18, "to":27}, {"from":23, "to":28}, {"from":24, "to":28}, {"from":25, "to":22}, {"from":27, "to":23}, {"from":27, "to":24}, {"from":13, "to":24}, {"from":22, "to":13}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: in", "data":["", "", ""], "debug":[[{"filename":"t1-1_ul8.cl", "line":13}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"in.B1", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"t1-1_ul8.cl", "line":15}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"in.B4", "data":["Yes", "~1", "8"], "debug":[[{"filename":"t1-1_ul8.cl", "line":17}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"t1-1_ul8.cl", "line":"18"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"t1-1_ul8.cl", "line":"18"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}, {"name":"Kernel: matrixMult", "data":["", "", ""], "debug":[[{"filename":"t1-1_ul8.cl", "line":25}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: matrixMult.B6"}, {"type":"text", "text":"Use the %L report to view more details", "links":[{"view":"Fmax II Report"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"matrixMult.B1", "data":["Yes", ">=1", "5"], "debug":[[{"filename":"t1-1_ul8.cl", "line":33}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"matrixMult.B3", "data":["Yes", ">=1", "9"], "debug":[[{"filename":"t1-1_ul8.cl", "line":41}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"matrixMult.B6", "data":["Yes", "~1", "0"], "debug":[[{"filename":"t1-1_ul8.cl", "line":44}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: disabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"t1-1_ul8.cl", "line":"45"}]}, {"type":"text", "text":"Load Operation (%L, %L, %L, %L, %L, %L, %L, %L)", "links":[{"filename":"t1-1_ul8.cl", "line":"46"}, {"filename":"t1-1_ul8.cl", "line":"47"}, {"filename":"t1-1_ul8.cl", "line":"48"}, {"filename":"t1-1_ul8.cl", "line":"49"}, {"filename":"t1-1_ul8.cl", "line":"50"}, {"filename":"t1-1_ul8.cl", "line":"51"}, {"filename":"t1-1_ul8.cl", "line":"52"}, {"filename":"t1-1_ul8.cl", "line":"53"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}]}';
var fmax_iiJSON='{"basicblocks":{"in.B0":{"name":"in.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":18, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "in.B1":{"name":"in.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"t1-1_ul8.cl", "line":"15"}]}]}}, "in.B2":{"name":"in.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "in.B3":{"name":"in.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "in.B4":{"name":"in.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":198, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"t1-1_ul8.cl", "line":"17"}]}]}}, "matrixMult.B0":{"name":"matrixMult.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "matrixMult.B1":{"name":"matrixMult.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":15, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"t1-1_ul8.cl", "line":"33"}]}]}}, "matrixMult.B2":{"name":"matrixMult.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "matrixMult.B3":{"name":"matrixMult.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":15, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"t1-1_ul8.cl", "line":"41"}]}]}}, "matrixMult.B4":{"name":"matrixMult.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "matrixMult.B5":{"name":"matrixMult.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "matrixMult.B6":{"name":"matrixMult.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"432.0", "achieved_ii":1, "latency":190, "max_interleaving":1, "is_fmax_bottleneck":"Yes", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "details":[{"type":"text", "text":"Variable on loop carried feedback path"}], "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"t1-1_ul8.cl", "line":"44"}]}]}}}, "functions":{"in":{"debug":[{"filename":"t1-1_ul8.cl", "line":13}], "loop_hierachy":{"in__no_loop":["in.B0", "in.B2"], "in.B1":["in.B1", "in.B4", "in.B3"], "in.B4":["in.B4"]}}, "matrixMult":{"debug":[{"filename":"t1-1_ul8.cl", "line":25}], "loop_hierachy":{"matrixMult__no_loop":["matrixMult.B0", "matrixMult.B2"], "matrixMult.B1":["matrixMult.B1", "matrixMult.B3", "matrixMult.B4"], "matrixMult.B3":["matrixMult.B3", "matrixMult.B6", "matrixMult.B5"], "matrixMult.B6":["matrixMult.B6"]}}}}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units", "Hyper-Optimized Handshaking"], "children":[{"name":"in", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel matrixMult"}], "debug":[[{"filename":"t1-1_ul8.cl", "line":13}]]}, {"name":"matrixMult", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to loop orchestration compiler optimization being disabled in loop matrixMult.B6."}], "debug":[[{"filename":"t1-1_ul8.cl", "line":25}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"in", "data":[2761, 4696, 10, 1.5, 27], "debug":[[{"filename":"t1-1_ul8.cl", "line":13}]]}, {"name":"matrixMult", "data":[5122, 9339, 24, 12, 40], "debug":[[{"filename":"t1-1_ul8.cl", "line":25}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[7883, 14035, 34, 13, 67]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[4121, 5284, 0, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[13132, 20030, 112, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[2, 71, 2, 0, 0]}, {"name":"Pipe and channel resources", "classes":["summary-highlight", "nohover"], "data":[15, 776, 0, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[25153, 40196, 148, 13, 67], "data_percent":[1.78969, 1.43001, 2.16153, 0.353535]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[1405440, 2810880, 6847, 3960, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[{"name":"Load uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"t1-1_ul8.cl", "line":46}], [{"filename":"t1-1_ul8.cl", "line":47}], [{"filename":"t1-1_ul8.cl", "line":48}], [{"filename":"t1-1_ul8.cl", "line":49}], [{"filename":"t1-1_ul8.cl", "line":50}], [{"filename":"t1-1_ul8.cl", "line":51}], [{"filename":"t1-1_ul8.cl", "line":52}], [{"filename":"t1-1_ul8.cl", "line":53}]]}]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"data":["t1_1_ul8"],"name":"Project Name"},{"data":["Stratix 10, 1SM21BHU2F53E2VGS1, s10mx_ref:s10mx_hbm"],"name":"Target Family, Device, Board"},{"data":["19.4.0 Build 64"],"name":"AOC Version"},{"data":[""],"name":"Quartus Version"},{"data":["aoc -rtl -fp-relaxed -board-package=/home/angelica/Quartus/s10mx_ref t1-1_ul8.cl"],"name":"Command"},{"data":["Thu Sep 10 18:24:15 2020"],"name":"Reports Generated At"}]}';
var warningsJSON='{"rows":[{"debug":[[{"filename":"t1-1_ul8.cl","line":25}]],"details":["Compiler Warning: t1-1_ul8.cl:25: declaring global argument \'B\' with no \'restrict\' may lead to low performance for kernel \'matrixMult\'"],"name":"t1-1_ul8.cl:25: declaring global argument \'B\' with no \'restrict\' may lead to low performance for kernel \'matrixMult\'"}]}';
var quartusJSON='{"quartusFitClockSummary":{"children":[{"details":[{"text":"This section contains a summary of the area and f<sub>MAX</sub> data generated by compiling the kernels through Quartus. \\nTo generate the data, run a Quartus compile on the project created for this design. \\nTo run the Quartus compile, please run command without flag -c, -rtl or -march=emulator","type":"text"}],"name":"Run Quartus compile to populate this section. See details for more information."}],"name":"Quartus Fit Summary"}}';
var fileJSON=[{"path":"/home/angelica/exm_MX/test_benchmark/boyi/MM/SWI+CH/t1-1_ul8.cl", "name":"t1-1_ul8.cl", "has_active_debug_locs":false, "absName":"/home/angelica/exm_MX/test_benchmark/boyi/MM/SWI+CH/t1-1_ul8.cl", "content":"//from CHI benchmark, optimazed with Boyi Benchmark\012\012 #pragma OPENCL EXTENSION cl_intel_channels : enable \012\012channel float8 chan;\012\012#define SIMD 2\012#define BLOCK 64\012\012\012//unoptimized kernel due to load uinit have a lsu_width< bl*dq\012__kernel \012void in( __global float8 *A, int A_width, int C_height)\012{\012	for (int i = 0; i < A_width/8 * C_height /SIMD; i ++){\012		#pragma unroll SIMD\012		for (int ul = 0; ul < SIMD; ul ++){\012			write_channel_intel(chan, A[i*SIMD + ul]);\012		}\012	}\012}\012\012//A_widh shoul be divided by 64\012__kernel \012void matrixMult( // Input and output matrices\012                 __global float *restrict C,\012                 __global float *B, \012                 // Widths of matrices.\012                 int A_width, int C_width, int C_height)\012{\012	float8 tA[1024];\012\012	for (int i = 0; i < C_height; i ++){\012		\012//		for (int k = 0; k < A_width/ SIMD; k++){\012//			for (int ul = 0; ul < SIMD; ul ++){\012//				tA[k*SIMD + ul] = read_channel_intel(chan);\012//			}\012//		}\012\012		for (int j = 0; j < C_width; j ++){\012			float running_sum = 0.0f;\012			#pragma unroll 8\012			for (int k = 0; k < A_width/8; k++){\012				tA[k] = read_channel_intel(chan);\012				running_sum += tA[k].s0 * B[j * C_width + k]	\012				 + tA[k].s1 *	B[j * C_width + k + 1]		\012				 + tA[k].s2 *	B[j * C_width + k + 2]		\012				 + tA[k].s3 *	B[j * C_width + k + 3]		\012				 + tA[k].s4 *	B[j * C_width + k + 4]		\012				 + tA[k].s5 *	B[j * C_width + k + 5]		\012				 + tA[k].s6 *	B[j * C_width + k + 6]		\012				 + tA[k].s7 *	B[j * C_width + k + 7];		\012			}\012			C[i * C_width + j] = running_sum;\012		}\012\012	}\012}\012"}];