--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Users\Stache\Documents\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
-filter
C:/Users/Stache/Documents/Xilinx_Projects/spartan_mini/blink_led/iseconfig/filter.filter
-intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml blink.twx blink.ncd -o blink.twr
blink.pcf -ucf spartan6_tqg144.ucf

Design file:              blink.ncd
Physical constraint file: blink.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 325 paths analyzed, 82 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Paths for end point cnt_24 (SLICE_X22Y40.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_0 (FF)
  Destination:          cnt_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.145ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.290 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt_0 to cnt_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y34.AQ      Tcko                  0.476   cnt<3>
                                                       cnt_0
    SLICE_X22Y34.A5      net (fanout=1)        0.405   cnt<0>
    SLICE_X22Y34.COUT    Topcya                0.472   cnt<3>
                                                       Mcount_cnt_lut<0>_INV_0
                                                       Mcount_cnt_cy<3>
    SLICE_X22Y35.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<3>
    SLICE_X22Y35.COUT    Tbyp                  0.091   cnt<7>
                                                       Mcount_cnt_cy<7>
    SLICE_X22Y36.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<7>
    SLICE_X22Y36.COUT    Tbyp                  0.091   cnt<11>
                                                       Mcount_cnt_cy<11>
    SLICE_X22Y37.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<11>
    SLICE_X22Y37.COUT    Tbyp                  0.091   cnt<15>
                                                       Mcount_cnt_cy<15>
    SLICE_X22Y38.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<15>
    SLICE_X22Y38.COUT    Tbyp                  0.091   cnt<19>
                                                       Mcount_cnt_cy<19>
    SLICE_X22Y39.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<19>
    SLICE_X22Y39.COUT    Tbyp                  0.091   cnt<23>
                                                       Mcount_cnt_cy<23>
    SLICE_X22Y40.CIN     net (fanout=1)        0.082   Mcount_cnt_cy<23>
    SLICE_X22Y40.CLK     Tcinck                0.240   cnt<24>
                                                       Mcount_cnt_xor<24>
                                                       cnt_24
    -------------------------------------------------  ---------------------------
    Total                                      2.145ns (1.643ns logic, 0.502ns route)
                                                       (76.6% logic, 23.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_4 (FF)
  Destination:          cnt_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (0.290 - 0.316)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt_4 to cnt_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y35.AQ      Tcko                  0.476   cnt<7>
                                                       cnt_4
    SLICE_X22Y35.A5      net (fanout=1)        0.405   cnt<4>
    SLICE_X22Y35.COUT    Topcya                0.472   cnt<7>
                                                       cnt<4>_rt
                                                       Mcount_cnt_cy<7>
    SLICE_X22Y36.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<7>
    SLICE_X22Y36.COUT    Tbyp                  0.091   cnt<11>
                                                       Mcount_cnt_cy<11>
    SLICE_X22Y37.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<11>
    SLICE_X22Y37.COUT    Tbyp                  0.091   cnt<15>
                                                       Mcount_cnt_cy<15>
    SLICE_X22Y38.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<15>
    SLICE_X22Y38.COUT    Tbyp                  0.091   cnt<19>
                                                       Mcount_cnt_cy<19>
    SLICE_X22Y39.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<19>
    SLICE_X22Y39.COUT    Tbyp                  0.091   cnt<23>
                                                       Mcount_cnt_cy<23>
    SLICE_X22Y40.CIN     net (fanout=1)        0.082   Mcount_cnt_cy<23>
    SLICE_X22Y40.CLK     Tcinck                0.240   cnt<24>
                                                       Mcount_cnt_xor<24>
                                                       cnt_24
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.552ns logic, 0.499ns route)
                                                       (75.7% logic, 24.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_3 (FF)
  Destination:          cnt_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.018ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.290 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt_3 to cnt_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y34.DQ      Tcko                  0.476   cnt<3>
                                                       cnt_3
    SLICE_X22Y34.D5      net (fanout=1)        0.460   cnt<3>
    SLICE_X22Y34.COUT    Topcyd                0.290   cnt<3>
                                                       cnt<3>_rt
                                                       Mcount_cnt_cy<3>
    SLICE_X22Y35.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<3>
    SLICE_X22Y35.COUT    Tbyp                  0.091   cnt<7>
                                                       Mcount_cnt_cy<7>
    SLICE_X22Y36.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<7>
    SLICE_X22Y36.COUT    Tbyp                  0.091   cnt<11>
                                                       Mcount_cnt_cy<11>
    SLICE_X22Y37.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<11>
    SLICE_X22Y37.COUT    Tbyp                  0.091   cnt<15>
                                                       Mcount_cnt_cy<15>
    SLICE_X22Y38.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<15>
    SLICE_X22Y38.COUT    Tbyp                  0.091   cnt<19>
                                                       Mcount_cnt_cy<19>
    SLICE_X22Y39.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<19>
    SLICE_X22Y39.COUT    Tbyp                  0.091   cnt<23>
                                                       Mcount_cnt_cy<23>
    SLICE_X22Y40.CIN     net (fanout=1)        0.082   Mcount_cnt_cy<23>
    SLICE_X22Y40.CLK     Tcinck                0.240   cnt<24>
                                                       Mcount_cnt_xor<24>
                                                       cnt_24
    -------------------------------------------------  ---------------------------
    Total                                      2.018ns (1.461ns logic, 0.557ns route)
                                                       (72.4% logic, 27.6% route)

--------------------------------------------------------------------------------

Paths for end point cnt_22 (SLICE_X22Y39.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_0 (FF)
  Destination:          cnt_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.184 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt_0 to cnt_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y34.AQ      Tcko                  0.476   cnt<3>
                                                       cnt_0
    SLICE_X22Y34.A5      net (fanout=1)        0.405   cnt<0>
    SLICE_X22Y34.COUT    Topcya                0.472   cnt<3>
                                                       Mcount_cnt_lut<0>_INV_0
                                                       Mcount_cnt_cy<3>
    SLICE_X22Y35.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<3>
    SLICE_X22Y35.COUT    Tbyp                  0.091   cnt<7>
                                                       Mcount_cnt_cy<7>
    SLICE_X22Y36.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<7>
    SLICE_X22Y36.COUT    Tbyp                  0.091   cnt<11>
                                                       Mcount_cnt_cy<11>
    SLICE_X22Y37.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<11>
    SLICE_X22Y37.COUT    Tbyp                  0.091   cnt<15>
                                                       Mcount_cnt_cy<15>
    SLICE_X22Y38.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<15>
    SLICE_X22Y38.COUT    Tbyp                  0.091   cnt<19>
                                                       Mcount_cnt_cy<19>
    SLICE_X22Y39.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<19>
    SLICE_X22Y39.CLK     Tcinck                0.319   cnt<23>
                                                       Mcount_cnt_cy<23>
                                                       cnt_22
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.631ns logic, 0.420ns route)
                                                       (79.5% logic, 20.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_4 (FF)
  Destination:          cnt_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.957ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.184 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt_4 to cnt_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y35.AQ      Tcko                  0.476   cnt<7>
                                                       cnt_4
    SLICE_X22Y35.A5      net (fanout=1)        0.405   cnt<4>
    SLICE_X22Y35.COUT    Topcya                0.472   cnt<7>
                                                       cnt<4>_rt
                                                       Mcount_cnt_cy<7>
    SLICE_X22Y36.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<7>
    SLICE_X22Y36.COUT    Tbyp                  0.091   cnt<11>
                                                       Mcount_cnt_cy<11>
    SLICE_X22Y37.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<11>
    SLICE_X22Y37.COUT    Tbyp                  0.091   cnt<15>
                                                       Mcount_cnt_cy<15>
    SLICE_X22Y38.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<15>
    SLICE_X22Y38.COUT    Tbyp                  0.091   cnt<19>
                                                       Mcount_cnt_cy<19>
    SLICE_X22Y39.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<19>
    SLICE_X22Y39.CLK     Tcinck                0.319   cnt<23>
                                                       Mcount_cnt_cy<23>
                                                       cnt_22
    -------------------------------------------------  ---------------------------
    Total                                      1.957ns (1.540ns logic, 0.417ns route)
                                                       (78.7% logic, 21.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_3 (FF)
  Destination:          cnt_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.924ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.184 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt_3 to cnt_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y34.DQ      Tcko                  0.476   cnt<3>
                                                       cnt_3
    SLICE_X22Y34.D5      net (fanout=1)        0.460   cnt<3>
    SLICE_X22Y34.COUT    Topcyd                0.290   cnt<3>
                                                       cnt<3>_rt
                                                       Mcount_cnt_cy<3>
    SLICE_X22Y35.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<3>
    SLICE_X22Y35.COUT    Tbyp                  0.091   cnt<7>
                                                       Mcount_cnt_cy<7>
    SLICE_X22Y36.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<7>
    SLICE_X22Y36.COUT    Tbyp                  0.091   cnt<11>
                                                       Mcount_cnt_cy<11>
    SLICE_X22Y37.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<11>
    SLICE_X22Y37.COUT    Tbyp                  0.091   cnt<15>
                                                       Mcount_cnt_cy<15>
    SLICE_X22Y38.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<15>
    SLICE_X22Y38.COUT    Tbyp                  0.091   cnt<19>
                                                       Mcount_cnt_cy<19>
    SLICE_X22Y39.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<19>
    SLICE_X22Y39.CLK     Tcinck                0.319   cnt<23>
                                                       Mcount_cnt_cy<23>
                                                       cnt_22
    -------------------------------------------------  ---------------------------
    Total                                      1.924ns (1.449ns logic, 0.475ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------

Paths for end point cnt_23 (SLICE_X22Y39.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_0 (FF)
  Destination:          cnt_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.184 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt_0 to cnt_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y34.AQ      Tcko                  0.476   cnt<3>
                                                       cnt_0
    SLICE_X22Y34.A5      net (fanout=1)        0.405   cnt<0>
    SLICE_X22Y34.COUT    Topcya                0.472   cnt<3>
                                                       Mcount_cnt_lut<0>_INV_0
                                                       Mcount_cnt_cy<3>
    SLICE_X22Y35.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<3>
    SLICE_X22Y35.COUT    Tbyp                  0.091   cnt<7>
                                                       Mcount_cnt_cy<7>
    SLICE_X22Y36.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<7>
    SLICE_X22Y36.COUT    Tbyp                  0.091   cnt<11>
                                                       Mcount_cnt_cy<11>
    SLICE_X22Y37.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<11>
    SLICE_X22Y37.COUT    Tbyp                  0.091   cnt<15>
                                                       Mcount_cnt_cy<15>
    SLICE_X22Y38.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<15>
    SLICE_X22Y38.COUT    Tbyp                  0.091   cnt<19>
                                                       Mcount_cnt_cy<19>
    SLICE_X22Y39.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<19>
    SLICE_X22Y39.CLK     Tcinck                0.319   cnt<23>
                                                       Mcount_cnt_cy<23>
                                                       cnt_23
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.631ns logic, 0.420ns route)
                                                       (79.5% logic, 20.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_4 (FF)
  Destination:          cnt_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.957ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.184 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt_4 to cnt_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y35.AQ      Tcko                  0.476   cnt<7>
                                                       cnt_4
    SLICE_X22Y35.A5      net (fanout=1)        0.405   cnt<4>
    SLICE_X22Y35.COUT    Topcya                0.472   cnt<7>
                                                       cnt<4>_rt
                                                       Mcount_cnt_cy<7>
    SLICE_X22Y36.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<7>
    SLICE_X22Y36.COUT    Tbyp                  0.091   cnt<11>
                                                       Mcount_cnt_cy<11>
    SLICE_X22Y37.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<11>
    SLICE_X22Y37.COUT    Tbyp                  0.091   cnt<15>
                                                       Mcount_cnt_cy<15>
    SLICE_X22Y38.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<15>
    SLICE_X22Y38.COUT    Tbyp                  0.091   cnt<19>
                                                       Mcount_cnt_cy<19>
    SLICE_X22Y39.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<19>
    SLICE_X22Y39.CLK     Tcinck                0.319   cnt<23>
                                                       Mcount_cnt_cy<23>
                                                       cnt_23
    -------------------------------------------------  ---------------------------
    Total                                      1.957ns (1.540ns logic, 0.417ns route)
                                                       (78.7% logic, 21.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_3 (FF)
  Destination:          cnt_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.924ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.184 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt_3 to cnt_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y34.DQ      Tcko                  0.476   cnt<3>
                                                       cnt_3
    SLICE_X22Y34.D5      net (fanout=1)        0.460   cnt<3>
    SLICE_X22Y34.COUT    Topcyd                0.290   cnt<3>
                                                       cnt<3>_rt
                                                       Mcount_cnt_cy<3>
    SLICE_X22Y35.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<3>
    SLICE_X22Y35.COUT    Tbyp                  0.091   cnt<7>
                                                       Mcount_cnt_cy<7>
    SLICE_X22Y36.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<7>
    SLICE_X22Y36.COUT    Tbyp                  0.091   cnt<11>
                                                       Mcount_cnt_cy<11>
    SLICE_X22Y37.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<11>
    SLICE_X22Y37.COUT    Tbyp                  0.091   cnt<15>
                                                       Mcount_cnt_cy<15>
    SLICE_X22Y38.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<15>
    SLICE_X22Y38.COUT    Tbyp                  0.091   cnt<19>
                                                       Mcount_cnt_cy<19>
    SLICE_X22Y39.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<19>
    SLICE_X22Y39.CLK     Tcinck                0.319   cnt<23>
                                                       Mcount_cnt_cy<23>
                                                       cnt_23
    -------------------------------------------------  ---------------------------
    Total                                      1.924ns (1.449ns logic, 0.475ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cnt_24 (SLICE_X22Y40.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_24 (FF)
  Destination:          cnt_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cnt_24 to cnt_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y40.AQ      Tcko                  0.200   cnt<24>
                                                       cnt_24
    SLICE_X22Y40.A6      net (fanout=2)        0.027   cnt<24>
    SLICE_X22Y40.CLK     Tah         (-Th)    -0.238   cnt<24>
                                                       cnt<24>_rt
                                                       Mcount_cnt_xor<24>
                                                       cnt_24
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.438ns logic, 0.027ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Paths for end point cnt_1 (SLICE_X22Y34.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_1 (FF)
  Destination:          cnt_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.505ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cnt_1 to cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y34.BQ      Tcko                  0.200   cnt<3>
                                                       cnt_1
    SLICE_X22Y34.B5      net (fanout=1)        0.071   cnt<1>
    SLICE_X22Y34.CLK     Tah         (-Th)    -0.234   cnt<3>
                                                       cnt<1>_rt
                                                       Mcount_cnt_cy<3>
                                                       cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      0.505ns (0.434ns logic, 0.071ns route)
                                                       (85.9% logic, 14.1% route)

--------------------------------------------------------------------------------

Paths for end point cnt_5 (SLICE_X22Y35.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_5 (FF)
  Destination:          cnt_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.505ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cnt_5 to cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y35.BQ      Tcko                  0.200   cnt<7>
                                                       cnt_5
    SLICE_X22Y35.B5      net (fanout=1)        0.071   cnt<5>
    SLICE_X22Y35.CLK     Tah         (-Th)    -0.234   cnt<7>
                                                       cnt<5>_rt
                                                       Mcount_cnt_cy<7>
                                                       cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      0.505ns (0.434ns logic, 0.071ns route)
                                                       (85.9% logic, 14.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.525ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: cnt<3>/CLK
  Logical resource: cnt_0/CK
  Location pin: SLICE_X22Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.525ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: cnt<3>/CLK
  Logical resource: cnt_1/CK
  Location pin: SLICE_X22Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.208|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 325 paths, 0 nets, and 39 connections

Design statistics:
   Minimum period:   2.666ns{1}   (Maximum frequency: 375.094MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 11 22:11:07 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 226 MB



