li rt0 c10
li rt1 c5
add rt2 rt0 rt1
# expected register state
# rt0 = 10
# rt1 = 5
# rt2 = 15
