the MIPS five-stage pipeline actually occupies <SPAN class=cloze>[...]</SPAN> clock cycles