<module name="ICSSM0_COMMON_0_PR1_ICSS_UART_UART_SLV" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="PR1_ICSS_UART__UART_SLV__REGS_RBR_TBR" acronym="PR1_ICSS_UART__UART_SLV__REGS_RBR_TBR" offset="0x0" width="32" description="">
		<bitfield id="TBR_DATA" width="10" begin="17" end="8" resetval="0x0" description="Transmit Buffer Register" range="17 - 8" rwaccess="W"/> 
		<bitfield id="RBR_DATA" width="8" begin="7" end="0" resetval="0x0" description="Receive Buffer Register" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_ICSS_UART__UART_SLV__REGS_INT_EN" acronym="PR1_ICSS_UART__UART_SLV__REGS_INT_EN" offset="0x4" width="32" description="">
		<bitfield id="EDSSI" width="1" begin="3" end="3" resetval="0x0" description="Enable for Modem Status Interrupt" range="3" rwaccess="R/W"/> 
		<bitfield id="ELSI" width="1" begin="2" end="2" resetval="0x0" description="Enable for Receiver Line Status Interrupt" range="2" rwaccess="R/W"/> 
		<bitfield id="ETBEI" width="1" begin="1" end="1" resetval="0x0" description="Enable for Transmitter Holding Register Empty Interrupt" range="1" rwaccess="R/W"/> 
		<bitfield id="ERBI" width="1" begin="0" end="0" resetval="0x0" description="Enable for Receiver Data Available Interrupt" range="0" rwaccess="R/W"/>
	</register>
	<register id="PR1_ICSS_UART__UART_SLV__REGS_INT_FIFO" acronym="PR1_ICSS_UART__UART_SLV__REGS_INT_FIFO" offset="0x8" width="32" description="">
		<bitfield id="FCR_RXFIFTL" width="2" begin="15" end="14" resetval="0x0" description="Receiver Trigger Level" range="15 - 14" rwaccess="W"/> 
		<bitfield id="FCR_DMAMODE1" width="1" begin="11" end="11" resetval="0x0" description="DMA Mode Select" range="11" rwaccess="W"/> 
		<bitfield id="FCR_TXCLR" width="1" begin="10" end="10" resetval="0x0" description="Transmitter FIFO Reset" range="10" rwaccess="W"/> 
		<bitfield id="FCR_RXCLR" width="1" begin="9" end="9" resetval="0x0" description="Receiver FIFO Reset" range="9" rwaccess="W"/> 
		<bitfield id="FCR_FIFOEN" width="1" begin="8" end="8" resetval="0x0" description="FIFO Enable Register" range="8" rwaccess="W"/> 
		<bitfield id="IIR_FIFOEN" width="2" begin="7" end="6" resetval="0x0" description="FIFOs enabled" range="7 - 6" rwaccess="R"/> 
		<bitfield id="IIR_INTID" width="3" begin="3" end="1" resetval="0x0" description="Interrupt Type" range="3 - 1" rwaccess="R"/> 
		<bitfield id="IIR_IPEND" width="1" begin="0" end="0" resetval="0x1" description="Receiver Data Available Interrupt Pending" range="0" rwaccess="R"/>
	</register>
	<register id="PR1_ICSS_UART__UART_SLV__REGS_LCTR" acronym="PR1_ICSS_UART__UART_SLV__REGS_LCTR" offset="0xC" width="32" description="">
		<bitfield id="DLAB" width="1" begin="7" end="7" resetval="0x0" description="Divisor Latch Access Bit" range="7" rwaccess="R/W"/> 
		<bitfield id="BC" width="1" begin="6" end="6" resetval="0x0" description="Break Control" range="6" rwaccess="R/W"/> 
		<bitfield id="SP" width="1" begin="5" end="5" resetval="0x0" description="Stick Parity" range="5" rwaccess="R/W"/> 
		<bitfield id="EPS" width="1" begin="4" end="4" resetval="0x0" description="Even Parity Select" range="4" rwaccess="R/W"/> 
		<bitfield id="PEN" width="1" begin="3" end="3" resetval="0x0" description="Parity Enable" range="3" rwaccess="R/W"/> 
		<bitfield id="STB" width="1" begin="2" end="2" resetval="0x0" description="Number of Stop Bits" range="2" rwaccess="R/W"/> 
		<bitfield id="WLS1" width="1" begin="1" end="1" resetval="0x0" description="Word Length Select Bit 1" range="1" rwaccess="R/W"/> 
		<bitfield id="WLS0" width="1" begin="0" end="0" resetval="0x0" description="Word Length Select Bit 0" range="0" rwaccess="R/W"/>
	</register>
	<register id="PR1_ICSS_UART__UART_SLV__REGS_MCTR" acronym="PR1_ICSS_UART__UART_SLV__REGS_MCTR" offset="0x10" width="32" description="">
		<bitfield id="AFE" width="1" begin="5" end="5" resetval="0x0" description="Autoflow Control Enable" range="5" rwaccess="R/W"/> 
		<bitfield id="LOOP" width="1" begin="4" end="4" resetval="0x0" description="LOOP Bit" range="4" rwaccess="R/W"/> 
		<bitfield id="OUT2" width="1" begin="3" end="3" resetval="0x0" description="Out2 Bit" range="3" rwaccess="R/W"/> 
		<bitfield id="OUT1" width="1" begin="2" end="2" resetval="0x0" description="Out1 Bit" range="2" rwaccess="R/W"/> 
		<bitfield id="RTS" width="1" begin="1" end="1" resetval="0x0" description="Ready to Send" range="1" rwaccess="R/W"/> 
		<bitfield id="DTR" width="1" begin="0" end="0" resetval="0x0" description="Data Terminal Ready" range="0" rwaccess="R/W"/>
	</register>
	<register id="PR1_ICSS_UART__UART_SLV__REGS_LSR1" acronym="PR1_ICSS_UART__UART_SLV__REGS_LSR1" offset="0x14" width="32" description="">
		<bitfield id="RXFIFOE" width="1" begin="7" end="7" resetval="0x0" description="Receiver FIFO Error" range="7" rwaccess="R"/> 
		<bitfield id="TEMT" width="1" begin="6" end="6" resetval="0x1" description="Transmitter Empty" range="6" rwaccess="R"/> 
		<bitfield id="THRE" width="1" begin="5" end="5" resetval="0x1" description="Transmitter Holding Register" range="5" rwaccess="R"/> 
		<bitfield id="BI" width="1" begin="4" end="4" resetval="0x0" description="Break Interrupt" range="4" rwaccess="R"/> 
		<bitfield id="FE" width="1" begin="3" end="3" resetval="0x0" description="Framing Error" range="3" rwaccess="R"/> 
		<bitfield id="PE" width="1" begin="2" end="2" resetval="0x0" description="Parity Error" range="2" rwaccess="R"/> 
		<bitfield id="OE" width="1" begin="1" end="1" resetval="0x0" description="Overrun Error" range="1" rwaccess="R"/> 
		<bitfield id="DR" width="1" begin="0" end="0" resetval="0x0" description="Data Ready" range="0" rwaccess="R"/>
	</register>
	<register id="PR1_ICSS_UART__UART_SLV__REGS_MSR" acronym="PR1_ICSS_UART__UART_SLV__REGS_MSR" offset="0x18" width="32" description="">
		<bitfield id="CD" width="1" begin="7" end="7" resetval="0x0" description="Carrier Detect" range="7" rwaccess="R"/> 
		<bitfield id="RI" width="1" begin="6" end="6" resetval="0x0" description="Ring Indicator" range="6" rwaccess="R"/> 
		<bitfield id="DSR" width="1" begin="5" end="5" resetval="0x0" description="Data Set Ready" range="5" rwaccess="R"/> 
		<bitfield id="CTS" width="1" begin="4" end="4" resetval="0x0" description="Clear To Send" range="4" rwaccess="R"/> 
		<bitfield id="DCD" width="1" begin="3" end="3" resetval="0x0" description="Delta Carrier Detect" range="3" rwaccess="R"/> 
		<bitfield id="TERI" width="1" begin="2" end="2" resetval="0x0" description="Trailing Edge Ring Indicator" range="2" rwaccess="R"/> 
		<bitfield id="DDSR" width="1" begin="1" end="1" resetval="0x0" description="Delta Set Ready" range="1" rwaccess="R"/> 
		<bitfield id="DCTS" width="1" begin="0" end="0" resetval="0x0" description="Delta Clear To Send" range="0" rwaccess="R"/>
	</register>
	<register id="PR1_ICSS_UART__UART_SLV__REGS_SCRATCH" acronym="PR1_ICSS_UART__UART_SLV__REGS_SCRATCH" offset="0x1C" width="32" description="">
		<bitfield id="DATA" width="8" begin="7" end="0" resetval="0x0" description="Scratch Register Bits" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_ICSS_UART__UART_SLV__REGS_DIVLSB" acronym="PR1_ICSS_UART__UART_SLV__REGS_DIVLSB" offset="0x20" width="32" description="">
		<bitfield id="DLL" width="8" begin="7" end="0" resetval="0x0" description="Divisor Latch [LSB]" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_ICSS_UART__UART_SLV__REGS_DIVMSB" acronym="PR1_ICSS_UART__UART_SLV__REGS_DIVMSB" offset="0x24" width="32" description="">
		<bitfield id="DLH" width="8" begin="7" end="0" resetval="0x0" description="Divisor Latch [MSB]" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_ICSS_UART__UART_SLV__REGS_PID" acronym="PR1_ICSS_UART__UART_SLV__REGS_PID" offset="0x28" width="32" description="">
		<bitfield id="PID" width="32" begin="31" end="0" resetval="0x1142165762" description="" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_ICSS_UART__UART_SLV__REGS_PWR" acronym="PR1_ICSS_UART__UART_SLV__REGS_PWR" offset="0x30" width="32" description="">
		<bitfield id="URST" width="1" begin="15" end="15" resetval="0x0" description="UART Reset Bit" range="15" rwaccess="R/W"/> 
		<bitfield id="UTRST" width="1" begin="14" end="14" resetval="0x0" description="UART Transmitter Reset Bit" range="14" rwaccess="R/W"/> 
		<bitfield id="URRST" width="1" begin="13" end="13" resetval="0x0" description="UART Receiver Reset Bit" range="13" rwaccess="R/W"/> 
		<bitfield id="RES" width="1" begin="1" end="1" resetval="0x1" description="Free Bit" range="1" rwaccess="R"/> 
		<bitfield id="FREE" width="1" begin="0" end="0" resetval="0x0" description="Free Bit" range="0" rwaccess="R/W"/>
	</register>
	<register id="PR1_ICSS_UART__UART_SLV__REGS_MODE" acronym="PR1_ICSS_UART__UART_SLV__REGS_MODE" offset="0x34" width="32" description="">
		<bitfield id="OSM_SEL" width="1" begin="0" end="0" resetval="0x0" description="Oversampling Mode Select" range="0" rwaccess="R/W"/>
	</register>
</module>