// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __myip_v1_0_HLS_weiPgM_H__
#define __myip_v1_0_HLS_weiPgM_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct myip_v1_0_HLS_weiPgM_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 172;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(myip_v1_0_HLS_weiPgM_ram) {
        ram[0] = "0b00111110000100011100111001001110";
        ram[1] = "0b10111110001011101011101011111001";
        ram[2] = "0b10111100110101101100001001010100";
        ram[3] = "0b00111110010010000110001001010100";
        ram[4] = "0b00111110011101100010001111001101";
        ram[5] = "0b00111110000011100100000001111000";
        ram[6] = "0b00111110011111100010110011110100";
        ram[7] = "0b00111101111101001000001100011001";
        ram[8] = "0b00111011001101000111110011111010";
        ram[9] = "0b10111101100011010100110101101100";
        ram[10] = "0b10111011011101001101111111110110";
        ram[11] = "0b10111100111001111001001100101011";
        ram[12] = "0b00111101000001010110110011100011";
        ram[13] = "0b00111110100110001100011010110110";
        ram[14] = "0b10111110001111010011001101010110";
        ram[15] = "0b10111011001000010110111010011000";
        ram[16] = "0b10111101110110100101110100010001";
        ram[17] = "0b00111011111101000001110001111000";
        ram[18] = "0b10111110000010000011111110100000";
        ram[19] = "0b00111101111110110101000011010100";
        ram[20] = "0b00111110010011000001111000100100";
        ram[21] = "0b00111110010010100101010100010011";
        ram[22] = "0b10111110010101001111010001000000";
        ram[23] = "0b10111101010101000010101011000010";
        ram[24] = "0b00111101010100010101000100110101";
        ram[25] = "0b10111011001101111100000001101000";
        ram[26] = "0b00111110010000110010101001011111";
        ram[27] = "0b00111110010110010001111001010011";
        ram[28] = "0b00111101001111111001110110110010";
        ram[29] = "0b10111101110011011001010101101011";
        ram[30] = "0b10111101000101011100100110010001";
        ram[31] = "0b10111110000011001101001100100101";
        ram[32] = "0b00111110010000001111000000111100";
        ram[33] = "0b00111101011001110000100001001101";
        ram[34] = "0b10111110000111001101111011000001";
        ram[35] = "0b00111101010000110100011001001010";
        ram[36] = "0b00111110010000101110111010001111";
        ram[37] = "0b10111101101011111111000110110000";
        ram[38] = "0b10111101110000010101011011000101";
        ram[39] = "0b00111110011001001110100000010101";
        ram[40] = "0b00111101100010000100001001111010";
        ram[41] = "0b00111110001110111011000111001010";
        ram[42] = "0b10111110010010000010011010000101";
        ram[43] = "0b10111101101011000001111011010010";
        ram[44] = "0b10111101010000100010100011010010";
        ram[45] = "0b00111110010111101001100111101101";
        ram[46] = "0b10111100010101011010000101010100";
        ram[47] = "0b10111101101011010100111110100010";
        ram[48] = "0b00111101000011010100001001000011";
        ram[49] = "0b00111100001111101111110110001111";
        ram[50] = "0b10111100100010100111111011011100";
        ram[51] = "0b10111010001011111111010010101100";
        ram[52] = "0b10111110100001111010100001100110";
        ram[53] = "0b10111100000100010100110011011110";
        ram[54] = "0b00111101011110010011001011101000";
        ram[55] = "0b00111101010011110100101101001111";
        ram[56] = "0b00111101000000011100010111110110";
        ram[57] = "0b10111101110000000011111110001100";
        ram[58] = "0b10111100111011010100110011111010";
        ram[59] = "0b00111101101111111111100001100100";
        ram[60] = "0b10111100110001101110100110010000";
        ram[61] = "0b00111101110010010100010101111100";
        ram[62] = "0b00111110010010010011001110110001";
        ram[63] = "0b00111101100011000000010101100110";
        ram[64] = "0b10111101110111100000110010001001";
        ram[65] = "0b10111101101000010101100010010100";
        ram[66] = "0b10111010011000110000001010101010";
        ram[67] = "0b10111110001100010101100110011010";
        ram[68] = "0b10111101101001000010010111010111";
        ram[69] = "0b00111101100111000101111110000011";
        ram[70] = "0b10111110010110111100110010100000";
        ram[71] = "0b00111110000011011000011011001101";
        ram[72] = "0b00111110001101110111111110111010";
        ram[73] = "0b10111100000110000000001010110010";
        ram[74] = "0b00111101101011100000101010010110";
        ram[75] = "0b10111110000010111100010111010111";
        ram[76] = "0b10111101100011001100111011000010";
        ram[77] = "0b10111110011010100000011010100110";
        ram[78] = "0b00111101011001001001100001101100";
        ram[79] = "0b10111101110010010101110101110001";
        ram[80] = "0b10111110010001011000110000011011";
        ram[81] = "0b00111101100101110110100110110101";
        ram[82] = "0b10111101100110101111110000101101";
        ram[83] = "0b10111101101111110010010000101011";
        ram[84] = "0b00111100011100100100100010110000";
        ram[85] = "0b10111101100010010101001111111001";
        ram[86] = "0b00111101011001101110110100111101";
        ram[87] = "0b00111110010100100011101100001111";
        ram[88] = "0b10111101011111011111000110010100";
        ram[89] = "0b10111110001111101000110000011100";
        ram[90] = "0b10111011010101110101101110010010";
        ram[91] = "0b00111110011000001110000110011100";
        ram[92] = "0b00111101100000010111101111101110";
        ram[93] = "0b00111101011110010000101011100111";
        ram[94] = "0b10111101111010110011110100000000";
        ram[95] = "0b00111100111111110100100010000010";
        ram[96] = "0b00111110000111101101111001011011";
        ram[97] = "0b10111101011011101011011010111111";
        ram[98] = "0b10111101000001011111011001001101";
        ram[99] = "0b00111110000111111110001110000000";
        ram[100] = "0b00111101000000100001010111110001";
        ram[101] = "0b00111101010101111011001101100111";
        ram[102] = "0b10111110100000111111000000011000";
        ram[103] = "0b10111100101101111110100010111100";
        ram[104] = "0b10111100111010111010110010000111";
        ram[105] = "0b10111101111001011111110101000001";
        ram[106] = "0b00111101100000110001000110101111";
        ram[107] = "0b10111101110111011101000010100110";
        ram[108] = "0b00111101100011111111100010101011";
        ram[109] = "0b10111101011000100101111011010100";
        ram[110] = "0b00111110000000010000001011100001";
        ram[111] = "0b00111101111010110000100011001110";
        ram[112] = "0b00111110000101000010010100010000";
        ram[113] = "0b00111101010110110000000011011111";
        ram[114] = "0b10111110000100100100010100110010";
        ram[115] = "0b00111101011110001000010001010001";
        ram[116] = "0b00111101101100111001101111010110";
        ram[117] = "0b00111101011111101101100000111101";
        ram[118] = "0b00111110011110000110111011000110";
        ram[119] = "0b00111110011110110011001001101011";
        ram[120] = "0b00111110000000010001000010110110";
        ram[121] = "0b00111110001001011110000111001110";
        ram[122] = "0b00111110011000011110101110110010";
        ram[123] = "0b00111101000110110100101111001001";
        ram[124] = "0b10111101101100100111101101110000";
        ram[125] = "0b10111101011011110100110011011011";
        ram[126] = "0b10111110011001001011010111101110";
        ram[127] = "0b10111100001011101011010010010110";
        ram[128] = "0b00111110001010010011011000011000";
        ram[129] = "0b00111101001011110000110101000010";
        ram[130] = "0b10111101111111100010110011000100";
        ram[131] = "0b10111100001010010011001011001001";
        ram[132] = "0b00111101110100001001111010110111";
        ram[133] = "0b10111110010101100100111000100000";
        ram[134] = "0b00111101110110100101000010110000";
        ram[135] = "0b10111101100110011011111111110111";
        ram[136] = "0b10111110000010010101010111000111";
        ram[137] = "0b10111101100010011110111100100111";
        ram[138] = "0b10111010101100110011001011000100";
        ram[139] = "0b00111101110110010000100001110001";
        ram[140] = "0b10111100001101111111011100001100";
        ram[141] = "0b00111100000111111101010011011010";
        ram[142] = "0b10111100110010100010001011110010";
        ram[143] = "0b10111100101111010101011001000010";
        ram[144] = "0b00111101101000110010010001111100";
        ram[145] = "0b10111110000001001010111111000010";
        ram[146] = "0b10111011001110001101100000101110";
        ram[147] = "0b00111100101011011011111100001010";
        ram[148] = "0b10111110001110101101011110001010";
        ram[149] = "0b00111101110111000111001110101011";
        ram[150] = "0b00111101000001100011111001100110";
        ram[151] = "0b10111101100000001001011010010000";
        ram[152] = "0b10111100111000100010001110000101";
        ram[153] = "0b10111101100100000110010100100010";
        ram[154] = "0b10111100110100101001110100110101";
        ram[155] = "0b10111101001000001101101011010101";
        ram[156] = "0b10111110001110111111110000110111";
        ram[157] = "0b10111110001000101110010101011011";
        ram[158] = "0b00111011110100011111000010011101";
        ram[159] = "0b00111110001010101110100001111111";
        ram[160] = "0b10111101110011111111011000011111";
        ram[161] = "0b10111110010011110011011111101111";
        ram[162] = "0b10111110010100000010100111010011";
        ram[163] = "0b00111100110000011000000100000011";
        ram[164] = "0b10111101011011101100111101010101";
        ram[165] = "0b10111101101011101001111100001110";
        ram[166] = "0b10111101111101100101001111111001";
        ram[167] = "0b00111100111111001011111011010010";
        ram[168] = "0b00111110010000101010011111110010";
        ram[169] = "0b10111110000100111110111001110011";
        ram[170] = "0b00111110001000111111010001100000";
        ram[171] = "0b00111101010000100010100001110110";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(myip_v1_0_HLS_weiPgM) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 172;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


myip_v1_0_HLS_weiPgM_ram* meminst;


SC_CTOR(myip_v1_0_HLS_weiPgM) {
meminst = new myip_v1_0_HLS_weiPgM_ram("myip_v1_0_HLS_weiPgM_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~myip_v1_0_HLS_weiPgM() {
    delete meminst;
}


};//endmodule
#endif
