<dec f='llvm/llvm/lib/Target/RISCV/RISCVRegisterInfo.h' l='32' type='llvm::BitVector llvm::RISCVRegisterInfo::getReservedRegs(const llvm::MachineFunction &amp; MF) const'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='4560' u='c' c='_ZNK4llvm19RISCVTargetLowering17getRegisterByNameEPKcNS_3LLTERKNS_15MachineFunctionE'/>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='500' c='_ZNK4llvm18TargetRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<def f='llvm/llvm/lib/Target/RISCV/RISCVRegisterInfo.cpp' l='76' ll='106' type='llvm::BitVector llvm::RISCVRegisterInfo::getReservedRegs(const llvm::MachineFunction &amp; MF) const'/>
