{"vcs1":{"timestamp_begin":1753937085.787964829, "rt":7.05, "ut":6.41, "st":0.26}}
{"vcselab":{"timestamp_begin":1753937092.922232403, "rt":0.33, "ut":0.13, "st":0.08}}
{"link":{"timestamp_begin":1753937093.325968401, "rt":0.56, "ut":0.13, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1753937085.148353414}
{"VCS_COMP_START_TIME": 1753937085.148353414}
{"VCS_COMP_END_TIME": 1753937094.618139182}
{"VCS_USER_OPTIONS": "-full64 -sverilog +v2k -sv2k12 -ntb_opts uvm -f filelist.f -l compile.log -R -debug_access+all"}
{"vcs1": {"peak_mem": 440776}}
{"vcselab": {"peak_mem": 250556}}
