<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml testbench.twx testbench.ncd -o testbench.twr testbench.pcf

</twCmdLine><twDesign>testbench.ncd</twDesign><twDesignPath>testbench.ncd</twDesignPath><twPCF>testbench.pcf</twPCF><twPcfPath>testbench.pcf</twPcfPath><twDevInfo arch="artix7" pkg="csg324"><twDevName>xc7a100t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.10 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_CLK = PERIOD TIMEGRP &quot;clk&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK = PERIOD TIMEGRP &quot;clk&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="mydcm1/mmcm_adv_inst/CLKIN1" logResource="mydcm1/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X1Y2.CLKIN1" clockNet="mydcm1/clkin1"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="mydcm1/mmcm_adv_inst/CLKIN1" logResource="mydcm1/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X1Y2.CLKIN1" clockNet="mydcm1/clkin1"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tmmcmper_CLKIN(Finmax)" slack="8.751" period="10.000" constraintValue="10.000" deviceLimit="1.249" freqLimit="800.641" physResource="mydcm1/mmcm_adv_inst/CLKIN1" logResource="mydcm1/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X1Y2.CLKIN1" clockNet="mydcm1/clkin1"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_mydcm1_clkout1 = PERIOD TIMEGRP &quot;mydcm1_clkout1&quot; TS_CLK / 0.5 HIGH 50%;</twConstName><twItemCnt>8885146</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3135</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>12.756</twMinPer></twConstHead><twPathRptBanner iPaths="52661" iCriticalPaths="0" sType="EndPoint">Paths for end point rsrc1/rsrccreg/c_27 (SLICE_X14Y58.C1), 52661 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.244</twSlack><twSrc BELType="FF">rsrc1/rsrccontrol/state_FSM_FFd1</twSrc><twDest BELType="FF">rsrc1/rsrccreg/c_27</twDest><twTotPathDel>12.641</twTotPathDel><twClkSkew dest = "0.580" src = "0.613">0.033</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rsrc1/rsrccontrol/state_FSM_FFd1</twSrc><twDest BELType='FF'>rsrc1/rsrccreg/c_27</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X8Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_out2</twSrcClk><twPathDel><twSite>SLICE_X8Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>rsrc1/rsrccontrol/state_FSM_FFd3</twComp><twBEL>rsrc1/rsrccontrol/state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y56.C1</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>rsrc1/rsrccontrol/state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/notx</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y60.A2</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">1.079</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in1121</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;24&gt;6</twComp><twBEL>rsrc1/rsrccontrol/Mmux_grc11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>rsrc1/grc</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/mux_7</twComp><twBEL>rsrc1/rsrcregfile/Mmux_mux_out&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y76.D1</twSite><twDelType>net</twDelType><twFanCnt>288</twFanCnt><twDelInfo twEdge="twRising">2.345</twDelInfo><twComp>rsrc1/rsrcregfile/mux_out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/reg13&lt;31&gt;</twComp><twBEL>rsrc1/rsrcregfile/mux20_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y73.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>rsrc1/rsrcregfile/mux20_10</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y73.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>rsrc1/rsrcregfile/mux20_82</twComp><twBEL>rsrc1/rsrcregfile/mux20_2_f7_G</twBEL><twBEL>rsrc1/rsrcregfile/mux20_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y68.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>rsrc1/rsrcregfile/mux_out[4]_reg31[31]_wide_mux_103_OUT&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/reg5&lt;31&gt;</twComp><twBEL>rsrc1/cpu_bus&lt;28&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y56.D6</twSite><twDelType>net</twDelType><twFanCnt>47</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>rsrc1/cpu_bus&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out12</twComp><twBEL>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out121</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y58.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out12</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;3&gt;_mmx_out2</twComp><twBEL>rsrc1/rsrcalu/c&lt;27&gt;31</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y54.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;27&gt;31</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;27&gt;1</twComp><twBEL>rsrc1/rsrcalu/c&lt;27&gt;8_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y58.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>N184</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>rsrc1/rsrccreg/c&lt;27&gt;</twComp><twBEL>rsrc1/rsrcalu/c&lt;27&gt;8</twBEL><twBEL>rsrc1/rsrccreg/c_27</twBEL></twPathDel><twLogDel>1.611</twLogDel><twRouteDel>11.030</twRouteDel><twTotDel>12.641</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_out2</twDestClk><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.247</twSlack><twSrc BELType="FF">rsrc1/rsrccontrol/state_FSM_FFd3</twSrc><twDest BELType="FF">rsrc1/rsrccreg/c_27</twDest><twTotPathDel>12.638</twTotPathDel><twClkSkew dest = "0.580" src = "0.613">0.033</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rsrc1/rsrccontrol/state_FSM_FFd3</twSrc><twDest BELType='FF'>rsrc1/rsrccreg/c_27</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X8Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_out2</twSrcClk><twPathDel><twSite>SLICE_X8Y68.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>rsrc1/rsrccontrol/state_FSM_FFd3</twComp><twBEL>rsrc1/rsrccontrol/state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y56.C2</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.394</twDelInfo><twComp>rsrc1/rsrccontrol/state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/notx</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y60.A2</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">1.079</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in1121</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;24&gt;6</twComp><twBEL>rsrc1/rsrccontrol/Mmux_grc11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>rsrc1/grc</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/mux_7</twComp><twBEL>rsrc1/rsrcregfile/Mmux_mux_out&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y76.D1</twSite><twDelType>net</twDelType><twFanCnt>288</twFanCnt><twDelInfo twEdge="twRising">2.345</twDelInfo><twComp>rsrc1/rsrcregfile/mux_out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/reg13&lt;31&gt;</twComp><twBEL>rsrc1/rsrcregfile/mux20_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y73.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>rsrc1/rsrcregfile/mux20_10</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y73.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>rsrc1/rsrcregfile/mux20_82</twComp><twBEL>rsrc1/rsrcregfile/mux20_2_f7_G</twBEL><twBEL>rsrc1/rsrcregfile/mux20_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y68.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>rsrc1/rsrcregfile/mux_out[4]_reg31[31]_wide_mux_103_OUT&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y68.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/reg5&lt;31&gt;</twComp><twBEL>rsrc1/cpu_bus&lt;28&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y56.D6</twSite><twDelType>net</twDelType><twFanCnt>47</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>rsrc1/cpu_bus&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out12</twComp><twBEL>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out121</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y58.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out12</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;3&gt;_mmx_out2</twComp><twBEL>rsrc1/rsrcalu/c&lt;27&gt;31</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y54.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;27&gt;31</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;27&gt;1</twComp><twBEL>rsrc1/rsrcalu/c&lt;27&gt;8_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y58.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>N184</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>rsrc1/rsrccreg/c&lt;27&gt;</twComp><twBEL>rsrc1/rsrcalu/c&lt;27&gt;8</twBEL><twBEL>rsrc1/rsrccreg/c_27</twBEL></twPathDel><twLogDel>1.611</twLogDel><twRouteDel>11.027</twRouteDel><twTotDel>12.638</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_out2</twDestClk><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.342</twSlack><twSrc BELType="FF">rsrc1/rsrccontrol/state_FSM_FFd1</twSrc><twDest BELType="FF">rsrc1/rsrccreg/c_27</twDest><twTotPathDel>12.543</twTotPathDel><twClkSkew dest = "0.580" src = "0.613">0.033</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rsrc1/rsrccontrol/state_FSM_FFd1</twSrc><twDest BELType='FF'>rsrc1/rsrccreg/c_27</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X8Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_out2</twSrcClk><twPathDel><twSite>SLICE_X8Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>rsrc1/rsrccontrol/state_FSM_FFd3</twComp><twBEL>rsrc1/rsrccontrol/state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y56.C1</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>rsrc1/rsrccontrol/state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/notx</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y60.A2</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">1.079</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in1121</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;24&gt;6</twComp><twBEL>rsrc1/rsrccontrol/Mmux_grc11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>rsrc1/grc</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/mux_7</twComp><twBEL>rsrc1/rsrcregfile/Mmux_mux_out&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y77.B5</twSite><twDelType>net</twDelType><twFanCnt>288</twFanCnt><twDelInfo twEdge="twRising">2.143</twDelInfo><twComp>rsrc1/rsrcregfile/mux_out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/reg25&lt;31&gt;</twComp><twBEL>rsrc1/rsrcregfile/mux21_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y72.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>rsrc1/rsrcregfile/mux21_81</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y72.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rsrc1/rsrcregfile/mux21_82</twComp><twBEL>rsrc1/rsrcregfile/mux21_2_f7_F</twBEL><twBEL>rsrc1/rsrcregfile/mux21_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y61.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.042</twDelInfo><twComp>rsrc1/rsrcregfile/mux_out[4]_reg31[31]_wide_mux_103_OUT&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcareg/a&lt;31&gt;</twComp><twBEL>rsrc1/cpu_bus&lt;29&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y56.D4</twSite><twDelType>net</twDelType><twFanCnt>51</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>rsrc1/cpu_bus&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out12</twComp><twBEL>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out121</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y58.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out12</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;3&gt;_mmx_out2</twComp><twBEL>rsrc1/rsrcalu/c&lt;27&gt;31</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y54.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;27&gt;31</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;27&gt;1</twComp><twBEL>rsrc1/rsrcalu/c&lt;27&gt;8_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y58.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>N184</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y58.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>rsrc1/rsrccreg/c&lt;27&gt;</twComp><twBEL>rsrc1/rsrcalu/c&lt;27&gt;8</twBEL><twBEL>rsrc1/rsrccreg/c_27</twBEL></twPathDel><twLogDel>1.604</twLogDel><twRouteDel>10.939</twRouteDel><twTotDel>12.543</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_out2</twDestClk><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="43732" iCriticalPaths="0" sType="EndPoint">Paths for end point rsrc1/rsrccreg/c_29 (SLICE_X15Y61.C2), 43732 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.364</twSlack><twSrc BELType="FF">rsrc1/rsrccontrol/state_FSM_FFd1</twSrc><twDest BELType="FF">rsrc1/rsrccreg/c_29</twDest><twTotPathDel>12.519</twTotPathDel><twClkSkew dest = "0.578" src = "0.613">0.035</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rsrc1/rsrccontrol/state_FSM_FFd1</twSrc><twDest BELType='FF'>rsrc1/rsrccreg/c_29</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X8Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_out2</twSrcClk><twPathDel><twSite>SLICE_X8Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>rsrc1/rsrccontrol/state_FSM_FFd3</twComp><twBEL>rsrc1/rsrccontrol/state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y56.C1</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>rsrc1/rsrccontrol/state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/notx</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y60.A2</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">1.079</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in1121</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;24&gt;6</twComp><twBEL>rsrc1/rsrccontrol/Mmux_grc11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>rsrc1/grc</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/mux_7</twComp><twBEL>rsrc1/rsrcregfile/Mmux_mux_out&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y49.D5</twSite><twDelType>net</twDelType><twFanCnt>288</twFanCnt><twDelInfo twEdge="twRising">1.499</twDelInfo><twComp>rsrc1/rsrcregfile/mux_out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y49.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/reg20&lt;19&gt;</twComp><twBEL>rsrc1/rsrcregfile/mux9_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y50.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>rsrc1/rsrcregfile/mux9_81</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y50.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rsrc1/rsrcregfile/mux9_82</twComp><twBEL>rsrc1/rsrcregfile/mux9_2_f7_F</twBEL><twBEL>rsrc1/rsrcregfile/mux9_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y56.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>rsrc1/rsrcregfile/mux_out[4]_reg31[31]_wide_mux_103_OUT&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/reg14&lt;21&gt;</twComp><twBEL>rsrc1/cpu_bus&lt;18&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y61.C2</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">1.619</twDelInfo><twComp>rsrc1/cpu_bus&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y61.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;3&gt;_mmx_out72</twComp><twBEL>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out2521</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y65.A2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out252</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcpc/pc&lt;23&gt;</twComp><twBEL>rsrc1/rsrcalu/n&lt;3&gt;1611_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y65.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>N373</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N374</twComp><twBEL>rsrc1/rsrcalu/c&lt;29&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y61.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;29&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y61.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.065</twDelInfo><twComp>rsrc1/rsrccreg/c&lt;29&gt;</twComp><twBEL>rsrc1/rsrcalu/c&lt;29&gt;6</twBEL><twBEL>rsrc1/rsrccreg/c_29</twBEL></twPathDel><twLogDel>1.642</twLogDel><twRouteDel>10.877</twRouteDel><twTotDel>12.519</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_out2</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.367</twSlack><twSrc BELType="FF">rsrc1/rsrccontrol/state_FSM_FFd3</twSrc><twDest BELType="FF">rsrc1/rsrccreg/c_29</twDest><twTotPathDel>12.516</twTotPathDel><twClkSkew dest = "0.578" src = "0.613">0.035</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rsrc1/rsrccontrol/state_FSM_FFd3</twSrc><twDest BELType='FF'>rsrc1/rsrccreg/c_29</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X8Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_out2</twSrcClk><twPathDel><twSite>SLICE_X8Y68.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>rsrc1/rsrccontrol/state_FSM_FFd3</twComp><twBEL>rsrc1/rsrccontrol/state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y56.C2</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.394</twDelInfo><twComp>rsrc1/rsrccontrol/state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/notx</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y60.A2</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">1.079</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in1121</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;24&gt;6</twComp><twBEL>rsrc1/rsrccontrol/Mmux_grc11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>rsrc1/grc</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/mux_7</twComp><twBEL>rsrc1/rsrcregfile/Mmux_mux_out&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y49.D5</twSite><twDelType>net</twDelType><twFanCnt>288</twFanCnt><twDelInfo twEdge="twRising">1.499</twDelInfo><twComp>rsrc1/rsrcregfile/mux_out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y49.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/reg20&lt;19&gt;</twComp><twBEL>rsrc1/rsrcregfile/mux9_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y50.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>rsrc1/rsrcregfile/mux9_81</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y50.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rsrc1/rsrcregfile/mux9_82</twComp><twBEL>rsrc1/rsrcregfile/mux9_2_f7_F</twBEL><twBEL>rsrc1/rsrcregfile/mux9_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y56.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>rsrc1/rsrcregfile/mux_out[4]_reg31[31]_wide_mux_103_OUT&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/reg14&lt;21&gt;</twComp><twBEL>rsrc1/cpu_bus&lt;18&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y61.C2</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">1.619</twDelInfo><twComp>rsrc1/cpu_bus&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y61.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;3&gt;_mmx_out72</twComp><twBEL>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out2521</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y65.A2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out252</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcpc/pc&lt;23&gt;</twComp><twBEL>rsrc1/rsrcalu/n&lt;3&gt;1611_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y65.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>N373</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N374</twComp><twBEL>rsrc1/rsrcalu/c&lt;29&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y61.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;29&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y61.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.065</twDelInfo><twComp>rsrc1/rsrccreg/c&lt;29&gt;</twComp><twBEL>rsrc1/rsrcalu/c&lt;29&gt;6</twBEL><twBEL>rsrc1/rsrccreg/c_29</twBEL></twPathDel><twLogDel>1.642</twLogDel><twRouteDel>10.874</twRouteDel><twTotDel>12.516</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_out2</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.407</twSlack><twSrc BELType="FF">rsrc1/rsrccontrol/state_FSM_FFd1</twSrc><twDest BELType="FF">rsrc1/rsrccreg/c_29</twDest><twTotPathDel>12.476</twTotPathDel><twClkSkew dest = "0.578" src = "0.613">0.035</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rsrc1/rsrccontrol/state_FSM_FFd1</twSrc><twDest BELType='FF'>rsrc1/rsrccreg/c_29</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X8Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_out2</twSrcClk><twPathDel><twSite>SLICE_X8Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>rsrc1/rsrccontrol/state_FSM_FFd3</twComp><twBEL>rsrc1/rsrccontrol/state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y56.C1</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>rsrc1/rsrccontrol/state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/notx</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y60.A2</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">1.079</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in1121</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;24&gt;6</twComp><twBEL>rsrc1/rsrccontrol/Mmux_grc11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y58.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>rsrc1/grc</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y58.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/mux_out&lt;0&gt;</twComp><twBEL>rsrc1/rsrcregfile/Mmux_mux_out&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y49.D4</twSite><twDelType>net</twDelType><twFanCnt>288</twFanCnt><twDelInfo twEdge="twRising">1.767</twDelInfo><twComp>rsrc1/rsrcregfile/mux_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y49.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/reg20&lt;19&gt;</twComp><twBEL>rsrc1/rsrcregfile/mux9_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y50.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>rsrc1/rsrcregfile/mux9_81</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y50.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rsrc1/rsrcregfile/mux9_82</twComp><twBEL>rsrc1/rsrcregfile/mux9_2_f7_F</twBEL><twBEL>rsrc1/rsrcregfile/mux9_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y56.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>rsrc1/rsrcregfile/mux_out[4]_reg31[31]_wide_mux_103_OUT&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/reg14&lt;21&gt;</twComp><twBEL>rsrc1/cpu_bus&lt;18&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y61.C2</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">1.619</twDelInfo><twComp>rsrc1/cpu_bus&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y61.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;3&gt;_mmx_out72</twComp><twBEL>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out2521</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y65.A2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out252</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcpc/pc&lt;23&gt;</twComp><twBEL>rsrc1/rsrcalu/n&lt;3&gt;1611_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y65.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>N373</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N374</twComp><twBEL>rsrc1/rsrcalu/c&lt;29&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y61.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;29&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y61.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.065</twDelInfo><twComp>rsrc1/rsrccreg/c&lt;29&gt;</twComp><twBEL>rsrc1/rsrcalu/c&lt;29&gt;6</twBEL><twBEL>rsrc1/rsrccreg/c_29</twBEL></twPathDel><twLogDel>1.642</twLogDel><twRouteDel>10.834</twRouteDel><twTotDel>12.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_out2</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="101749" iCriticalPaths="0" sType="EndPoint">Paths for end point rsrc1/rsrccreg/c_30 (SLICE_X14Y59.A4), 101749 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.436</twSlack><twSrc BELType="FF">rsrc1/rsrccontrol/state_FSM_FFd1</twSrc><twDest BELType="FF">rsrc1/rsrccreg/c_30</twDest><twTotPathDel>12.449</twTotPathDel><twClkSkew dest = "0.580" src = "0.613">0.033</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rsrc1/rsrccontrol/state_FSM_FFd1</twSrc><twDest BELType='FF'>rsrc1/rsrccreg/c_30</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X8Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_out2</twSrcClk><twPathDel><twSite>SLICE_X8Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>rsrc1/rsrccontrol/state_FSM_FFd3</twComp><twBEL>rsrc1/rsrccontrol/state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y56.C1</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>rsrc1/rsrccontrol/state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/notx</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y60.A2</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">1.079</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in1121</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;24&gt;6</twComp><twBEL>rsrc1/rsrccontrol/Mmux_grc11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>rsrc1/grc</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/mux_7</twComp><twBEL>rsrc1/rsrcregfile/Mmux_mux_out&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y77.B5</twSite><twDelType>net</twDelType><twFanCnt>288</twFanCnt><twDelInfo twEdge="twRising">2.143</twDelInfo><twComp>rsrc1/rsrcregfile/mux_out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/reg25&lt;31&gt;</twComp><twBEL>rsrc1/rsrcregfile/mux21_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y72.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>rsrc1/rsrcregfile/mux21_81</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y72.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rsrc1/rsrcregfile/mux21_82</twComp><twBEL>rsrc1/rsrcregfile/mux21_2_f7_F</twBEL><twBEL>rsrc1/rsrcregfile/mux21_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y61.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.042</twDelInfo><twComp>rsrc1/rsrcregfile/mux_out[4]_reg31[31]_wide_mux_103_OUT&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcareg/a&lt;31&gt;</twComp><twBEL>rsrc1/cpu_bus&lt;29&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y68.A2</twSite><twDelType>net</twDelType><twFanCnt>51</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>rsrc1/cpu_bus&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/reg5&lt;31&gt;</twComp><twBEL>rsrc1/rsrcalu/n&lt;1&gt;2521</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y57.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out311</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y57.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcirreg/ir&lt;3&gt;</twComp><twBEL>rsrc1/rsrcalu/c&lt;30&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y57.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;30&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/shra</twComp><twBEL>rsrc1/rsrcalu/c&lt;30&gt;8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y59.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;30&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrccreg/c&lt;31&gt;</twComp><twBEL>rsrc1/rsrcalu/c&lt;30&gt;9</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y59.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;30&gt;8</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y59.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>rsrc1/rsrccreg/c&lt;31&gt;</twComp><twBEL>rsrc1/rsrcalu/c&lt;30&gt;11</twBEL><twBEL>rsrc1/rsrccreg/c_30</twBEL></twPathDel><twLogDel>1.702</twLogDel><twRouteDel>10.747</twRouteDel><twTotDel>12.449</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_out2</twDestClk><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.439</twSlack><twSrc BELType="FF">rsrc1/rsrccontrol/state_FSM_FFd3</twSrc><twDest BELType="FF">rsrc1/rsrccreg/c_30</twDest><twTotPathDel>12.446</twTotPathDel><twClkSkew dest = "0.580" src = "0.613">0.033</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rsrc1/rsrccontrol/state_FSM_FFd3</twSrc><twDest BELType='FF'>rsrc1/rsrccreg/c_30</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X8Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_out2</twSrcClk><twPathDel><twSite>SLICE_X8Y68.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>rsrc1/rsrccontrol/state_FSM_FFd3</twComp><twBEL>rsrc1/rsrccontrol/state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y56.C2</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.394</twDelInfo><twComp>rsrc1/rsrccontrol/state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/notx</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y60.A2</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">1.079</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in1121</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;24&gt;6</twComp><twBEL>rsrc1/rsrccontrol/Mmux_grc11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>rsrc1/grc</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/mux_7</twComp><twBEL>rsrc1/rsrcregfile/Mmux_mux_out&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y77.B5</twSite><twDelType>net</twDelType><twFanCnt>288</twFanCnt><twDelInfo twEdge="twRising">2.143</twDelInfo><twComp>rsrc1/rsrcregfile/mux_out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/reg25&lt;31&gt;</twComp><twBEL>rsrc1/rsrcregfile/mux21_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y72.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>rsrc1/rsrcregfile/mux21_81</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y72.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rsrc1/rsrcregfile/mux21_82</twComp><twBEL>rsrc1/rsrcregfile/mux21_2_f7_F</twBEL><twBEL>rsrc1/rsrcregfile/mux21_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y61.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.042</twDelInfo><twComp>rsrc1/rsrcregfile/mux_out[4]_reg31[31]_wide_mux_103_OUT&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcareg/a&lt;31&gt;</twComp><twBEL>rsrc1/cpu_bus&lt;29&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y68.A2</twSite><twDelType>net</twDelType><twFanCnt>51</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>rsrc1/cpu_bus&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/reg5&lt;31&gt;</twComp><twBEL>rsrc1/rsrcalu/n&lt;1&gt;2521</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y57.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out311</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y57.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcirreg/ir&lt;3&gt;</twComp><twBEL>rsrc1/rsrcalu/c&lt;30&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y57.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;30&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/shra</twComp><twBEL>rsrc1/rsrcalu/c&lt;30&gt;8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y59.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;30&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrccreg/c&lt;31&gt;</twComp><twBEL>rsrc1/rsrcalu/c&lt;30&gt;9</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y59.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;30&gt;8</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y59.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>rsrc1/rsrccreg/c&lt;31&gt;</twComp><twBEL>rsrc1/rsrcalu/c&lt;30&gt;11</twBEL><twBEL>rsrc1/rsrccreg/c_30</twBEL></twPathDel><twLogDel>1.702</twLogDel><twRouteDel>10.744</twRouteDel><twTotDel>12.446</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_out2</twDestClk><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.608</twSlack><twSrc BELType="FF">rsrc1/rsrccontrol/state_FSM_FFd1</twSrc><twDest BELType="FF">rsrc1/rsrccreg/c_30</twDest><twTotPathDel>12.277</twTotPathDel><twClkSkew dest = "0.580" src = "0.613">0.033</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rsrc1/rsrccontrol/state_FSM_FFd1</twSrc><twDest BELType='FF'>rsrc1/rsrccreg/c_30</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X8Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_out2</twSrcClk><twPathDel><twSite>SLICE_X8Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>rsrc1/rsrccontrol/state_FSM_FFd3</twComp><twBEL>rsrc1/rsrccontrol/state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y56.C1</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>rsrc1/rsrccontrol/state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/notx</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y60.A2</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">1.079</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in1121</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;24&gt;6</twComp><twBEL>rsrc1/rsrccontrol/Mmux_grc11</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>rsrc1/grc</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/mux_7</twComp><twBEL>rsrc1/rsrcregfile/Mmux_mux_out&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y75.B5</twSite><twDelType>net</twDelType><twFanCnt>288</twFanCnt><twDelInfo twEdge="twRising">1.886</twDelInfo><twComp>rsrc1/rsrcregfile/mux_out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y75.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/mux21_8</twComp><twBEL>rsrc1/rsrcregfile/mux21_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y72.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>rsrc1/rsrcregfile/mux21_8</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y72.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>rsrc1/rsrcregfile/mux21_82</twComp><twBEL>rsrc1/rsrcregfile/mux21_2_f7_G</twBEL><twBEL>rsrc1/rsrcregfile/mux21_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y61.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.042</twDelInfo><twComp>rsrc1/rsrcregfile/mux_out[4]_reg31[31]_wide_mux_103_OUT&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcareg/a&lt;31&gt;</twComp><twBEL>rsrc1/cpu_bus&lt;29&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y68.A2</twSite><twDelType>net</twDelType><twFanCnt>51</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>rsrc1/cpu_bus&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/reg5&lt;31&gt;</twComp><twBEL>rsrc1/rsrcalu/n&lt;1&gt;2521</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y57.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out311</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y57.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcirreg/ir&lt;3&gt;</twComp><twBEL>rsrc1/rsrcalu/c&lt;30&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y57.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;30&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/shra</twComp><twBEL>rsrc1/rsrcalu/c&lt;30&gt;8</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y59.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;30&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrccreg/c&lt;31&gt;</twComp><twBEL>rsrc1/rsrcalu/c&lt;30&gt;9</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y59.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;30&gt;8</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y59.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>rsrc1/rsrccreg/c&lt;31&gt;</twComp><twBEL>rsrc1/rsrcalu/c&lt;30&gt;11</twBEL><twBEL>rsrc1/rsrccreg/c_30</twBEL></twPathDel><twLogDel>1.709</twLogDel><twRouteDel>10.568</twRouteDel><twTotDel>12.277</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_out2</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mydcm1_clkout1 = PERIOD TIMEGRP &quot;mydcm1_clkout1&quot; TS_CLK / 0.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="183" iCriticalPaths="0" sType="EndPoint">Paths for end point sram1/Mram_myarray (RAMB36_X0Y15.DIADI14), 183 paths
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.074</twSlack><twSrc BELType="FF">rsrc1/rsrcmdreg/mdo_14</twSrc><twDest BELType="RAM">sram1/Mram_myarray</twDest><twTotPathDel>0.148</twTotPathDel><twClkSkew dest = "0.343" src = "0.269">-0.074</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rsrc1/rsrcmdreg/mdo_14</twSrc><twDest BELType='RAM'>sram1/Mram_myarray</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_out2</twSrcClk><twPathDel><twSite>SLICE_X8Y74.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>rsrc1/rsrcmdreg/mdo&lt;15&gt;</twComp><twBEL>rsrc1/rsrcmdreg/mdo_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y76.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>rsrc1/rsrcmdreg/mdo&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.045</twDelInfo><twComp>rsrc1/rsrcmdreg/mdi&lt;14&gt;</twComp><twBEL>d&lt;14&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y15.DIADI14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>d&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y15.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>sram1/Mram_myarray</twComp><twBEL>sram1/Mram_myarray</twBEL></twPathDel><twLogDel>-0.087</twLogDel><twRouteDel>0.235</twRouteDel><twTotDel>0.148</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_out2</twDestClk><twPctLog>-58.8</twPctLog><twPctRoute>158.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.410</twSlack><twSrc BELType="FF">rsrc1/rsrcmareg/address_14</twSrc><twDest BELType="RAM">sram1/Mram_myarray</twDest><twTotPathDel>0.460</twTotPathDel><twClkSkew dest = "0.111" src = "0.061">-0.050</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rsrc1/rsrcmareg/address_14</twSrc><twDest BELType='RAM'>sram1/Mram_myarray</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X8Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_out2</twSrcClk><twPathDel><twSite>SLICE_X8Y77.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>rsrc1/rsrcmareg/address&lt;15&gt;</twComp><twBEL>rsrc1/rsrcmareg/address_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y77.B5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>rsrc1/rsrcmareg/address&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>rsrc1/rsrcmareg/address&lt;15&gt;</twComp><twBEL>d&lt;14&gt;LogicTrst_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y76.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>N88</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.045</twDelInfo><twComp>rsrc1/rsrcmdreg/mdi&lt;14&gt;</twComp><twBEL>d&lt;14&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y15.DIADI14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>d&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y15.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>sram1/Mram_myarray</twComp><twBEL>sram1/Mram_myarray</twBEL></twPathDel><twLogDel>-0.042</twLogDel><twRouteDel>0.502</twRouteDel><twTotDel>0.460</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_out2</twDestClk><twPctLog>-9.1</twPctLog><twPctRoute>109.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.440</twSlack><twSrc BELType="FF">rsrc1/rsrcmareg/address_12</twSrc><twDest BELType="RAM">sram1/Mram_myarray</twDest><twTotPathDel>0.490</twTotPathDel><twClkSkew dest = "0.111" src = "0.061">-0.050</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rsrc1/rsrcmareg/address_12</twSrc><twDest BELType='RAM'>sram1/Mram_myarray</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X8Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_out2</twSrcClk><twPathDel><twSite>SLICE_X8Y77.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>rsrc1/rsrcmareg/address&lt;15&gt;</twComp><twBEL>rsrc1/rsrcmareg/address_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y77.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>rsrc1/rsrcmareg/address&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>rsrc1/rsrcmareg/address&lt;15&gt;</twComp><twBEL>d&lt;14&gt;LogicTrst_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y76.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>N88</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.045</twDelInfo><twComp>rsrc1/rsrcmdreg/mdi&lt;14&gt;</twComp><twBEL>d&lt;14&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y15.DIADI14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>d&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y15.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>sram1/Mram_myarray</twComp><twBEL>sram1/Mram_myarray</twBEL></twPathDel><twLogDel>-0.042</twLogDel><twRouteDel>0.532</twRouteDel><twTotDel>0.490</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_out2</twDestClk><twPctLog>-8.6</twPctLog><twPctRoute>108.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="184" iCriticalPaths="0" sType="EndPoint">Paths for end point sram1/Mram_myarray (RAMB36_X0Y15.DIADI7), 184 paths
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.079</twSlack><twSrc BELType="FF">rsrc1/rsrcmdreg/mdo_7</twSrc><twDest BELType="RAM">sram1/Mram_myarray</twDest><twTotPathDel>0.128</twTotPathDel><twClkSkew dest = "0.111" src = "0.062">-0.049</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rsrc1/rsrcmdreg/mdo_7</twSrc><twDest BELType='RAM'>sram1/Mram_myarray</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_out2</twSrcClk><twPathDel><twSite>SLICE_X9Y79.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>rsrc1/rsrcmdreg/mdo&lt;7&gt;</twComp><twBEL>rsrc1/rsrcmdreg/mdo_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y79.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.079</twDelInfo><twComp>rsrc1/rsrcmdreg/mdo&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y79.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.045</twDelInfo><twComp>rsrc1/rsrcmdreg/mdi&lt;7&gt;</twComp><twBEL>d&lt;7&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y15.DIADI7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.159</twDelInfo><twComp>d&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y15.CLKARDCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>sram1/Mram_myarray</twComp><twBEL>sram1/Mram_myarray</twBEL></twPathDel><twLogDel>-0.110</twLogDel><twRouteDel>0.238</twRouteDel><twTotDel>0.128</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_out2</twDestClk><twPctLog>-85.9</twPctLog><twPctRoute>185.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.708</twSlack><twSrc BELType="RAM">sram1/Mram_myarray</twSrc><twDest BELType="RAM">sram1/Mram_myarray</twDest><twTotPathDel>0.724</twTotPathDel><twClkSkew dest = "0.111" src = "0.095">-0.016</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>sram1/Mram_myarray</twSrc><twDest BELType='RAM'>sram1/Mram_myarray</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X0Y15.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_out2</twSrcClk><twPathDel><twSite>RAMB36_X0Y15.DOBDO7</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>sram1/Mram_myarray</twComp><twBEL>sram1/Mram_myarray</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y79.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.231</twDelInfo><twComp>sram1/_n0047&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y79.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.045</twDelInfo><twComp>rsrc1/rsrcmdreg/mdi&lt;7&gt;</twComp><twBEL>d&lt;7&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y15.DIADI7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.159</twDelInfo><twComp>d&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y15.CLKARDCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>sram1/Mram_myarray</twComp><twBEL>sram1/Mram_myarray</twBEL></twPathDel><twLogDel>0.334</twLogDel><twRouteDel>0.390</twRouteDel><twTotDel>0.724</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_out2</twDestClk><twPctLog>46.1</twPctLog><twPctRoute>53.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.827</twSlack><twSrc BELType="FF">usb1/usb_rd_h_clk_DFF_44</twSrc><twDest BELType="RAM">sram1/Mram_myarray</twDest><twTotPathDel>0.862</twTotPathDel><twClkSkew dest = "0.343" src = "0.308">-0.035</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>usb1/usb_rd_h_clk_DFF_44</twSrc><twDest BELType='RAM'>sram1/Mram_myarray</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X4Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_out2</twSrcClk><twPathDel><twSite>SLICE_X4Y88.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>usb1/usb_wr_h_inv</twComp><twBEL>usb1/usb_rd_h_clk_DFF_44</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y88.A4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>usb1/usb_rd_h_clk_DFF_44</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y88.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>N60</twComp><twBEL>d&lt;7&gt;LogicTrst_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y79.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>N60</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y79.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.045</twDelInfo><twComp>rsrc1/rsrcmdreg/mdi&lt;7&gt;</twComp><twBEL>d&lt;7&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y15.DIADI7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.159</twDelInfo><twComp>d&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y15.CLKARDCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>sram1/Mram_myarray</twComp><twBEL>sram1/Mram_myarray</twBEL></twPathDel><twLogDel>-0.024</twLogDel><twRouteDel>0.886</twRouteDel><twTotDel>0.862</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_out2</twDestClk><twPctLog>-2.8</twPctLog><twPctRoute>102.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="182" iCriticalPaths="0" sType="EndPoint">Paths for end point sram1/Mram_myarray (RAMB36_X0Y15.DIADI21), 182 paths
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.095</twSlack><twSrc BELType="FF">rsrc1/rsrcmdreg/mdo_21</twSrc><twDest BELType="RAM">sram1/Mram_myarray</twDest><twTotPathDel>0.148</twTotPathDel><twClkSkew dest = "0.111" src = "0.058">-0.053</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rsrc1/rsrcmdreg/mdo_21</twSrc><twDest BELType='RAM'>sram1/Mram_myarray</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_out2</twSrcClk><twPathDel><twSite>SLICE_X9Y75.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>rsrc1/rsrcmdreg/mdo&lt;23&gt;</twComp><twBEL>rsrc1/rsrcmdreg/mdo_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y75.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.051</twDelInfo><twComp>rsrc1/rsrcmdreg/mdo&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y75.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.045</twDelInfo><twComp>rsrc1/rsrcmdreg/mdi&lt;21&gt;</twComp><twBEL>d&lt;21&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y15.DIADI21</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.207</twDelInfo><twComp>d&lt;21&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y15.CLKARDCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>sram1/Mram_myarray</twComp><twBEL>sram1/Mram_myarray</twBEL></twPathDel><twLogDel>-0.110</twLogDel><twRouteDel>0.258</twRouteDel><twTotDel>0.148</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_out2</twDestClk><twPctLog>-74.3</twPctLog><twPctRoute>174.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.467</twSlack><twSrc BELType="FF">rsrc1/rsrcmareg/address_14</twSrc><twDest BELType="RAM">sram1/Mram_myarray</twDest><twTotPathDel>0.517</twTotPathDel><twClkSkew dest = "0.111" src = "0.061">-0.050</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rsrc1/rsrcmareg/address_14</twSrc><twDest BELType='RAM'>sram1/Mram_myarray</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X8Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_out2</twSrcClk><twPathDel><twSite>SLICE_X8Y77.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>rsrc1/rsrcmareg/address&lt;15&gt;</twComp><twBEL>rsrc1/rsrcmareg/address_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y78.A6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>rsrc1/rsrcmareg/address&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>N78</twComp><twBEL>d&lt;21&gt;LogicTrst_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y75.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>N80</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y75.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.045</twDelInfo><twComp>rsrc1/rsrcmdreg/mdi&lt;21&gt;</twComp><twBEL>d&lt;21&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y15.DIADI21</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.207</twDelInfo><twComp>d&lt;21&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y15.CLKARDCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>sram1/Mram_myarray</twComp><twBEL>sram1/Mram_myarray</twBEL></twPathDel><twLogDel>-0.042</twLogDel><twRouteDel>0.559</twRouteDel><twTotDel>0.517</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_out2</twDestClk><twPctLog>-8.1</twPctLog><twPctRoute>108.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.579</twSlack><twSrc BELType="FF">rsrc1/rsrcmareg/address_13</twSrc><twDest BELType="RAM">sram1/Mram_myarray</twDest><twTotPathDel>0.629</twTotPathDel><twClkSkew dest = "0.111" src = "0.061">-0.050</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rsrc1/rsrcmareg/address_13</twSrc><twDest BELType='RAM'>sram1/Mram_myarray</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X8Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_out2</twSrcClk><twPathDel><twSite>SLICE_X8Y77.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>rsrc1/rsrcmareg/address&lt;15&gt;</twComp><twBEL>rsrc1/rsrcmareg/address_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y78.A3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>rsrc1/rsrcmareg/address&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>N78</twComp><twBEL>d&lt;21&gt;LogicTrst_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y75.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>N80</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y75.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.045</twDelInfo><twComp>rsrc1/rsrcmdreg/mdi&lt;21&gt;</twComp><twBEL>d&lt;21&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y15.DIADI21</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.207</twDelInfo><twComp>d&lt;21&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y15.CLKARDCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>sram1/Mram_myarray</twComp><twBEL>sram1/Mram_myarray</twBEL></twPathDel><twLogDel>-0.042</twLogDel><twRouteDel>0.671</twRouteDel><twTotDel>0.629</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_out2</twDestClk><twPctLog>-6.7</twPctLog><twPctRoute>106.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="47"><twPinLimitBanner>Component Switching Limit Checks: TS_mydcm1_clkout1 = PERIOD TIMEGRP &quot;mydcm1_clkout1&quot; TS_CLK / 0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="48" type="MINPERIOD" name="Trper_CLKA" slack="18.038" period="20.000" constraintValue="20.000" deviceLimit="1.962" freqLimit="509.684" physResource="sram1/Mram_myarray/CLKARDCLKL" logResource="sram1/Mram_myarray/CLKARDCLKL" locationPin="RAMB36_X0Y15.CLKARDCLKL" clockNet="clk_out2"/><twPinLimit anchorID="49" type="MINPERIOD" name="Trper_CLKA" slack="18.038" period="20.000" constraintValue="20.000" deviceLimit="1.962" freqLimit="509.684" physResource="sram1/Mram_myarray/CLKARDCLKU" logResource="sram1/Mram_myarray/CLKARDCLKU" locationPin="RAMB36_X0Y15.CLKARDCLKU" clockNet="clk_out2"/><twPinLimit anchorID="50" type="MINPERIOD" name="Trper_CLKB" slack="18.038" period="20.000" constraintValue="20.000" deviceLimit="1.962" freqLimit="509.684" physResource="sram1/Mram_myarray/CLKBWRCLKL" logResource="sram1/Mram_myarray/CLKBWRCLKL" locationPin="RAMB36_X0Y15.CLKBWRCLKL" clockNet="clk_out2"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="51"><twConstRollup name="TS_CLK" fullName="TS_CLK = PERIOD TIMEGRP &quot;clk&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="4.000" actualRollup="6.378" errors="0" errorRollup="0" items="0" itemsRollup="8885146"/><twConstRollup name="TS_mydcm1_clkout1" fullName="TS_mydcm1_clkout1 = PERIOD TIMEGRP &quot;mydcm1_clkout1&quot; TS_CLK / 0.5 HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="12.756" actualRollup="N/A" errors="0" errorRollup="0" items="8885146" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="52">0</twUnmetConstCnt><twDataSheet anchorID="53" twNameLen="15"><twClk2SUList anchorID="54" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>12.756</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="55"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>8885146</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>11137</twConnCnt></twConstCov><twStats anchorID="56"><twMinPer>12.756</twMinPer><twFootnote number="1" /><twMaxFreq>78.394</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Mar  5 14:17:53 2019 </twTimestamp></twFoot><twClientInfo anchorID="57"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 793 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
