{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1527261143677 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1527261143677 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 25 12:12:23 2018 " "Processing started: Fri May 25 12:12:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1527261143677 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1527261143677 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Synthesizer -c Synthesizer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Synthesizer -c Synthesizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1527261143677 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1527261144163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/milestone3_infrastructure_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/milestone3_infrastructure_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Milestone3_infrastructure_block-struct " "Found design unit 1: Milestone3_infrastructure_block-struct" {  } { { "source/Milestone3_infrastructure_block.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/Milestone3_infrastructure_block.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261144757 ""} { "Info" "ISGN_ENTITY_NAME" "1 Milestone3_infrastructure_block " "Found entity 1: Milestone3_infrastructure_block" {  } { { "source/Milestone3_infrastructure_block.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/Milestone3_infrastructure_block.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261144757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527261144757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/dds_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/dds_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dds_top-struct " "Found design unit 1: dds_top-struct" {  } { { "source/dds_top.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/dds_top.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261144773 ""} { "Info" "ISGN_ENTITY_NAME" "1 dds_top " "Found entity 1: dds_top" {  } { { "source/dds_top.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/dds_top.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261144773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527261144773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/tone_gen_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file source/tone_gen_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tone_gen_pkg " "Found design unit 1: tone_gen_pkg" {  } { { "source/tone_gen_pkg.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/tone_gen_pkg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261144788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527261144788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/tone_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/tone_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tone_decoder-rtl " "Found design unit 1: tone_decoder-rtl" {  } { { "source/tone_decoder.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/tone_decoder.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261144804 ""} { "Info" "ISGN_ENTITY_NAME" "1 tone_decoder " "Found entity 1: tone_decoder" {  } { { "source/tone_decoder.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/tone_decoder.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261144804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527261144804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/dds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/dds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DDS-rtl " "Found design unit 1: DDS-rtl" {  } { { "source/DDS.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/DDS.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261144820 ""} { "Info" "ISGN_ENTITY_NAME" "1 DDS " "Found entity 1: DDS" {  } { { "source/DDS.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/DDS.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261144820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527261144820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/testbench_milestone2_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/testbench_milestone2_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_milestone2_top-struct " "Found design unit 1: testbench_milestone2_top-struct" {  } { { "source/testbench_milestone2_top.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/testbench_milestone2_top.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261144835 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_milestone2_top " "Found entity 1: testbench_milestone2_top" {  } { { "source/testbench_milestone2_top.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/testbench_milestone2_top.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261144835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527261144835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/testbench_fir_design.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/testbench_fir_design.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_fir_design-struct " "Found design unit 1: testbench_fir_design-struct" {  } { { "source/testbench_fir_design.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/testbench_fir_design.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261144851 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_fir_design " "Found entity 1: testbench_fir_design" {  } { { "source/testbench_fir_design.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/testbench_fir_design.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261144851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527261144851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/single_port_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/single_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_port_ram-beh_ram " "Found design unit 1: single_port_ram-beh_ram" {  } { { "source/single_port_ram.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/single_port_ram.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261144867 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "source/single_port_ram.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/single_port_ram.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261144867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527261144867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/fir_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/fir_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_core-rtl " "Found design unit 1: fir_core-rtl" {  } { { "source/fir_core.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/fir_core.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261144882 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_core " "Found entity 1: fir_core" {  } { { "source/fir_core.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/fir_core.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261144882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527261144882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/audio_filter_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file source/audio_filter_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_filter_pkg " "Found design unit 1: audio_filter_pkg" {  } { { "source/audio_filter_pkg.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/audio_filter_pkg.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261144898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527261144898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/s2p_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/s2p_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 s2p_register-rtl " "Found design unit 1: s2p_register-rtl" {  } { { "source/s2p_register.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/s2p_register.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261144913 ""} { "Info" "ISGN_ENTITY_NAME" "1 s2p_register " "Found entity 1: s2p_register" {  } { { "source/s2p_register.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/s2p_register.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261144913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527261144913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/p2s_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/p2s_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p2s_register-rtl " "Found design unit 1: p2s_register-rtl" {  } { { "source/p2s_register.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/p2s_register.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261144929 ""} { "Info" "ISGN_ENTITY_NAME" "1 p2s_register " "Found entity 1: p2s_register" {  } { { "source/p2s_register.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/p2s_register.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261144929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527261144929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/testbench_audio_synth_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/testbench_audio_synth_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_audio_synth_top-struct " "Found design unit 1: testbench_audio_synth_top-struct" {  } { { "source/testbench_audio_synth_top.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/testbench_audio_synth_top.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261144945 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_audio_synth_top " "Found entity 1: testbench_audio_synth_top" {  } { { "source/testbench_audio_synth_top.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/testbench_audio_synth_top.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261144945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527261144945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/takt_teiler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/takt_teiler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 takt_teiler-rtl " "Found design unit 1: takt_teiler-rtl" {  } { { "source/takt_teiler.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/takt_teiler.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261144960 ""} { "Info" "ISGN_ENTITY_NAME" "1 takt_teiler " "Found entity 1: takt_teiler" {  } { { "source/takt_teiler.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/takt_teiler.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261144960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527261144960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sync_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/sync_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_block-rtl " "Found design unit 1: sync_block-rtl" {  } { { "source/sync_block.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/sync_block.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261144976 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_block " "Found entity 1: sync_block" {  } { { "source/sync_block.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/sync_block.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261144976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527261144976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/reg_table_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file source/reg_table_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_table_pkg " "Found design unit 1: reg_table_pkg" {  } { { "source/reg_table_pkg.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/reg_table_pkg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261144992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527261144992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/milestone1_infrastructure_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/milestone1_infrastructure_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Milestone1_infrastructure_block-struct " "Found design unit 1: Milestone1_infrastructure_block-struct" {  } { { "source/Milestone1_infrastructure_block.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/Milestone1_infrastructure_block.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261145007 ""} { "Info" "ISGN_ENTITY_NAME" "1 Milestone1_infrastructure_block " "Found entity 1: Milestone1_infrastructure_block" {  } { { "source/Milestone1_infrastructure_block.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/Milestone1_infrastructure_block.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261145007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527261145007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/infrastructure_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/infrastructure_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 infrastructure_block-struct " "Found design unit 1: infrastructure_block-struct" {  } { { "source/infrastructure_block.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/infrastructure_block.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261145023 ""} { "Info" "ISGN_ENTITY_NAME" "1 infrastructure_block " "Found entity 1: infrastructure_block" {  } { { "source/infrastructure_block.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/infrastructure_block.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261145023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527261145023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/i2c_slave_bfm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/i2c_slave_bfm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_slave_bfm-bfm " "Found design unit 1: i2c_slave_bfm-bfm" {  } { { "source/i2c_slave_bfm.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/i2c_slave_bfm.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261145038 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_slave_bfm " "Found entity 1: i2c_slave_bfm" {  } { { "source/i2c_slave_bfm.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/i2c_slave_bfm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261145038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527261145038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-rtl " "Found design unit 1: i2c_master-rtl" {  } { { "source/i2c_master.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/i2c_master.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261145054 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "source/i2c_master.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/i2c_master.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261145054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527261145054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/frame_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/frame_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frame_decoder-rtl " "Found design unit 1: frame_decoder-rtl" {  } { { "source/frame_decoder.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/frame_decoder.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261145070 ""} { "Info" "ISGN_ENTITY_NAME" "1 frame_decoder " "Found entity 1: frame_decoder" {  } { { "source/frame_decoder.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/frame_decoder.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261145070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527261145070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/codec_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/codec_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 codec_control-rtl " "Found design unit 1: codec_control-rtl" {  } { { "source/codec_control.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/codec_control.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261145085 ""} { "Info" "ISGN_ENTITY_NAME" "1 codec_control " "Found entity 1: codec_control" {  } { { "source/codec_control.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/codec_control.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261145085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527261145085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/bclk_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/bclk_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bclk_gen-rtl " "Found design unit 1: bclk_gen-rtl" {  } { { "source/bclk_gen.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/bclk_gen.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261145101 ""} { "Info" "ISGN_ENTITY_NAME" "1 bclk_gen " "Found entity 1: bclk_gen" {  } { { "source/bclk_gen.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/bclk_gen.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261145101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527261145101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/digital_audio_interface_driver_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/digital_audio_interface_driver_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digital_audio_interface_driver_top-struct " "Found design unit 1: digital_audio_interface_driver_top-struct" {  } { { "source/digital_audio_interface_driver_top.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/digital_audio_interface_driver_top.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261145117 ""} { "Info" "ISGN_ENTITY_NAME" "1 digital_audio_interface_driver_top " "Found entity 1: digital_audio_interface_driver_top" {  } { { "source/digital_audio_interface_driver_top.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/digital_audio_interface_driver_top.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261145117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527261145117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/i2s_master_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/i2s_master_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_master_top-struct " "Found design unit 1: i2s_master_top-struct" {  } { { "source/i2s_master_top.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/i2s_master_top.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261145132 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_master_top " "Found entity 1: i2s_master_top" {  } { { "source/i2s_master_top.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/i2s_master_top.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261145132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527261145132 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Milestone3_infrastructure_block " "Elaborating entity \"Milestone3_infrastructure_block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1527261145226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "infrastructure_block infrastructure_block:inst_infrastructure_block " "Elaborating entity \"infrastructure_block\" for hierarchy \"infrastructure_block:inst_infrastructure_block\"" {  } { { "source/Milestone3_infrastructure_block.vhd" "inst_infrastructure_block" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/Milestone3_infrastructure_block.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527261145226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "takt_teiler infrastructure_block:inst_infrastructure_block\|takt_teiler:inst_takt_teiler " "Elaborating entity \"takt_teiler\" for hierarchy \"infrastructure_block:inst_infrastructure_block\|takt_teiler:inst_takt_teiler\"" {  } { { "source/infrastructure_block.vhd" "inst_takt_teiler" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/infrastructure_block.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527261145226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_block infrastructure_block:inst_infrastructure_block\|sync_block:inst_sync_block_1 " "Elaborating entity \"sync_block\" for hierarchy \"infrastructure_block:inst_infrastructure_block\|sync_block:inst_sync_block_1\"" {  } { { "source/infrastructure_block.vhd" "inst_sync_block_1" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/infrastructure_block.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527261145242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codec_control codec_control:inst_codec_control " "Elaborating entity \"codec_control\" for hierarchy \"codec_control:inst_codec_control\"" {  } { { "source/Milestone3_infrastructure_block.vhd" "inst_codec_control" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/Milestone3_infrastructure_block.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527261145242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master i2c_master:inst_i2c_master " "Elaborating entity \"i2c_master\" for hierarchy \"i2c_master:inst_i2c_master\"" {  } { { "source/Milestone3_infrastructure_block.vhd" "inst_i2c_master" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/Milestone3_infrastructure_block.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527261145242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digital_audio_interface_driver_top digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top " "Elaborating entity \"digital_audio_interface_driver_top\" for hierarchy \"digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\"" {  } { { "source/Milestone3_infrastructure_block.vhd" "inst_digital_audio_interface_driver_top" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/Milestone3_infrastructure_block.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527261145257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_core digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|fir_core:inst_fir_core_l " "Elaborating entity \"fir_core\" for hierarchy \"digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|fir_core:inst_fir_core_l\"" {  } { { "source/digital_audio_interface_driver_top.vhd" "inst_fir_core_l" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/digital_audio_interface_driver_top.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527261145257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|fir_core:inst_fir_core_l\|single_port_ram:tap_line " "Elaborating entity \"single_port_ram\" for hierarchy \"digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|fir_core:inst_fir_core_l\|single_port_ram:tap_line\"" {  } { { "source/fir_core.vhd" "tap_line" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/fir_core.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527261145257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_master_top digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|i2s_master_top:inst_i2s_master " "Elaborating entity \"i2s_master_top\" for hierarchy \"digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|i2s_master_top:inst_i2s_master\"" {  } { { "source/digital_audio_interface_driver_top.vhd" "inst_i2s_master" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/digital_audio_interface_driver_top.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527261145273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bclk_gen digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|i2s_master_top:inst_i2s_master\|bclk_gen:inst_bclk_gen " "Elaborating entity \"bclk_gen\" for hierarchy \"digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|i2s_master_top:inst_i2s_master\|bclk_gen:inst_bclk_gen\"" {  } { { "source/i2s_master_top.vhd" "inst_bclk_gen" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/i2s_master_top.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527261145288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_decoder digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|i2s_master_top:inst_i2s_master\|frame_decoder:inst_frame_decoder " "Elaborating entity \"frame_decoder\" for hierarchy \"digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|i2s_master_top:inst_i2s_master\|frame_decoder:inst_frame_decoder\"" {  } { { "source/i2s_master_top.vhd" "inst_frame_decoder" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/i2s_master_top.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527261145288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p2s_register digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|i2s_master_top:inst_i2s_master\|p2s_register:inst_p2s_right " "Elaborating entity \"p2s_register\" for hierarchy \"digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|i2s_master_top:inst_i2s_master\|p2s_register:inst_p2s_right\"" {  } { { "source/i2s_master_top.vhd" "inst_p2s_right" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/i2s_master_top.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527261145288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s2p_register digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|i2s_master_top:inst_i2s_master\|s2p_register:inst_s2p_right " "Elaborating entity \"s2p_register\" for hierarchy \"digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|i2s_master_top:inst_i2s_master\|s2p_register:inst_s2p_right\"" {  } { { "source/i2s_master_top.vhd" "inst_s2p_right" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/i2s_master_top.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527261145288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds_top digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|dds_top:inst_dds_top " "Elaborating entity \"dds_top\" for hierarchy \"digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|dds_top:inst_dds_top\"" {  } { { "source/digital_audio_interface_driver_top.vhd" "inst_dds_top" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/digital_audio_interface_driver_top.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527261145304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tone_decoder digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|dds_top:inst_dds_top\|tone_decoder:inst_tone_decoder " "Elaborating entity \"tone_decoder\" for hierarchy \"digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|dds_top:inst_dds_top\|tone_decoder:inst_tone_decoder\"" {  } { { "source/dds_top.vhd" "inst_tone_decoder" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/dds_top.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527261145367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|dds_top:inst_dds_top\|DDS:inst_dds " "Elaborating entity \"DDS\" for hierarchy \"digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|dds_top:inst_dds_top\|DDS:inst_dds\"" {  } { { "source/dds_top.vhd" "inst_dds" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/dds_top.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527261145367 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr DDS.vhd(55) " "VHDL Process Statement warning at DDS.vhd(55): signal \"addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "source/DDS.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/DDS.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527261145367 "|Milestone3_infrastructure_block|digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|dds_top:inst_dds_top|DDS:inst_dds"}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1 256 0 1 1 " "1 out of 256 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "255 " "Memory Initialization File Address 255 is not initialized" {  } { { "C:/Users/ea999/Documents/GitHub/synthesizer/db/Synthesizer.ram0_single_port_ram_f2db2a46.hdl.mif" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/db/Synthesizer.ram0_single_port_ram_f2db2a46.hdl.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Quartus II" 0 -1 1527261145960 ""}  } { { "C:/Users/ea999/Documents/GitHub/synthesizer/db/Synthesizer.ram0_single_port_ram_f2db2a46.hdl.mif" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/db/Synthesizer.ram0_single_port_ram_f2db2a46.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1527261145960 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|fir_core:inst_fir_core_r\|single_port_ram:tap_line\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|fir_core:inst_fir_core_r\|single_port_ram:tap_line\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527261146617 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527261146617 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527261146617 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 255 " "Parameter NUMWORDS_A set to 255" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527261146617 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527261146617 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527261146617 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527261146617 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527261146617 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527261146617 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Synthesizer.ram0_single_port_ram_f2db2a46.hdl.mif " "Parameter INIT_FILE set to db/Synthesizer.ram0_single_port_ram_f2db2a46.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527261146617 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1527261146617 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|fir_core:inst_fir_core_l\|single_port_ram:tap_line\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|fir_core:inst_fir_core_l\|single_port_ram:tap_line\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527261146617 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527261146617 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527261146617 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 255 " "Parameter NUMWORDS_A set to 255" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527261146617 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527261146617 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527261146617 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527261146617 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527261146617 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527261146617 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Synthesizer.ram0_single_port_ram_f2db2a46.hdl.mif " "Parameter INIT_FILE set to db/Synthesizer.ram0_single_port_ram_f2db2a46.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1527261146617 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1527261146617 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1527261146617 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|fir_core:inst_fir_core_r\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|fir_core:inst_fir_core_r\|Mult1\"" {  } { { "ieee/numeric_std.vhd" "Mult1" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1414 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527261146617 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|fir_core:inst_fir_core_r\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|fir_core:inst_fir_core_r\|Mod0\"" {  } { { "source/fir_core.vhd" "Mod0" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/fir_core.vhd" 126 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527261146617 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|fir_core:inst_fir_core_l\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|fir_core:inst_fir_core_l\|Mult1\"" {  } { { "ieee/numeric_std.vhd" "Mult1" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1414 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527261146617 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "codec_control:inst_codec_control\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"codec_control:inst_codec_control\|Mod0\"" {  } { { "source/codec_control.vhd" "Mod0" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/codec_control.vhd" 74 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527261146617 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1527261146617 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|fir_core:inst_fir_core_r\|single_port_ram:tap_line\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|fir_core:inst_fir_core_r\|single_port_ram:tap_line\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527261146695 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|fir_core:inst_fir_core_r\|single_port_ram:tap_line\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|fir_core:inst_fir_core_r\|single_port_ram:tap_line\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527261146695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527261146695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527261146695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 255 " "Parameter \"NUMWORDS_A\" = \"255\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527261146695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527261146695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527261146695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527261146695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527261146695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527261146695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Synthesizer.ram0_single_port_ram_f2db2a46.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Synthesizer.ram0_single_port_ram_f2db2a46.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527261146695 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527261146695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m9a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m9a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m9a1 " "Found entity 1: altsyncram_m9a1" {  } { { "db/altsyncram_m9a1.tdf" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/db/altsyncram_m9a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261146773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527261146773 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|fir_core:inst_fir_core_r\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|fir_core:inst_fir_core_r\|lpm_mult:Mult1\"" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1414 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527261146820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|fir_core:inst_fir_core_r\|lpm_mult:Mult1 " "Instantiated megafunction \"digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|fir_core:inst_fir_core_r\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527261146820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527261146820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527261146820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527261146820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527261146820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527261146820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527261146820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527261146820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527261146820 ""}  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1414 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527261146820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_i1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_i1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_i1t " "Found entity 1: mult_i1t" {  } { { "db/mult_i1t.tdf" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/db/mult_i1t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261146898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527261146898 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|fir_core:inst_fir_core_r\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|fir_core:inst_fir_core_r\|lpm_divide:Mod0\"" {  } { { "source/fir_core.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/fir_core.vhd" 126 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527261146929 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|fir_core:inst_fir_core_r\|lpm_divide:Mod0 " "Instantiated megafunction \"digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|fir_core:inst_fir_core_r\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527261146929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527261146929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527261146929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527261146929 ""}  } { { "source/fir_core.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/fir_core.vhd" 126 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527261146929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_a5m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_a5m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_a5m " "Found entity 1: lpm_divide_a5m" {  } { { "db/lpm_divide_a5m.tdf" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/db/lpm_divide_a5m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261146992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527261146992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_hkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_hkh " "Found entity 1: sign_div_unsign_hkh" {  } { { "db/sign_div_unsign_hkh.tdf" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/db/sign_div_unsign_hkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261147007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527261147007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_40f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_40f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_40f " "Found entity 1: alt_u_div_40f" {  } { { "db/alt_u_div_40f.tdf" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/db/alt_u_div_40f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261147039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527261147039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261147117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527261147117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261147179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527261147179 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "codec_control:inst_codec_control\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"codec_control:inst_codec_control\|lpm_divide:Mod0\"" {  } { { "source/codec_control.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/codec_control.vhd" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527261147210 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "codec_control:inst_codec_control\|lpm_divide:Mod0 " "Instantiated megafunction \"codec_control:inst_codec_control\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527261147210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527261147210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527261147210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527261147210 ""}  } { { "source/codec_control.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/codec_control.vhd" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1527261147210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25m " "Found entity 1: lpm_divide_25m" {  } { { "db/lpm_divide_25m.tdf" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/db/lpm_divide_25m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261147289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527261147289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261147304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527261147304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/db/alt_u_div_kve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527261147320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527261147320 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "source/i2c_master.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/i2c_master.vhd" 300 -1 0 } } { "source/p2s_register.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/p2s_register.vhd" 60 -1 0 } } { "source/s2p_register.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/s2p_register.vhd" 57 -1 0 } } { "source/frame_decoder.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/frame_decoder.vhd" 85 -1 0 } } { "source/i2c_master.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/i2c_master.vhd" 85 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1527261147789 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1527261147789 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|i2s_master_top:inst_i2s_master\|frame_decoder:inst_frame_decoder\|count\[6\] High " "Register digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|i2s_master_top:inst_i2s_master\|frame_decoder:inst_frame_decoder\|count\[6\] will power up to High" {  } { { "source/frame_decoder.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/frame_decoder.vhd" 85 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1527261148304 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|i2s_master_top:inst_i2s_master\|frame_decoder:inst_frame_decoder\|count\[5\] High " "Register digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|i2s_master_top:inst_i2s_master\|frame_decoder:inst_frame_decoder\|count\[5\] will power up to High" {  } { { "source/frame_decoder.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/frame_decoder.vhd" 85 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1527261148304 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|i2s_master_top:inst_i2s_master\|frame_decoder:inst_frame_decoder\|count\[4\] High " "Register digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|i2s_master_top:inst_i2s_master\|frame_decoder:inst_frame_decoder\|count\[4\] will power up to High" {  } { { "source/frame_decoder.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/frame_decoder.vhd" 85 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1527261148304 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|i2s_master_top:inst_i2s_master\|frame_decoder:inst_frame_decoder\|count\[3\] High " "Register digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|i2s_master_top:inst_i2s_master\|frame_decoder:inst_frame_decoder\|count\[3\] will power up to High" {  } { { "source/frame_decoder.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/frame_decoder.vhd" 85 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1527261148304 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|i2s_master_top:inst_i2s_master\|frame_decoder:inst_frame_decoder\|count\[2\] High " "Register digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|i2s_master_top:inst_i2s_master\|frame_decoder:inst_frame_decoder\|count\[2\] will power up to High" {  } { { "source/frame_decoder.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/frame_decoder.vhd" 85 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1527261148304 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|i2s_master_top:inst_i2s_master\|frame_decoder:inst_frame_decoder\|count\[0\] High " "Register digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|i2s_master_top:inst_i2s_master\|frame_decoder:inst_frame_decoder\|count\[0\] will power up to High" {  } { { "source/frame_decoder.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/frame_decoder.vhd" 85 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1527261148304 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|i2s_master_top:inst_i2s_master\|frame_decoder:inst_frame_decoder\|count\[1\] High " "Register digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top\|i2s_master_top:inst_i2s_master\|frame_decoder:inst_frame_decoder\|count\[1\] will power up to High" {  } { { "source/frame_decoder.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/frame_decoder.vhd" 85 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1527261148304 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1527261148304 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "codec_control:inst_codec_control\|lpm_divide:Mod0\|lpm_divide_25m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_4_result_int\[0\]~10 " "Logic cell \"codec_control:inst_codec_control\|lpm_divide:Mod0\|lpm_divide_25m:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_4_result_int\[0\]~10\"" {  } { { "db/alt_u_div_kve.tdf" "add_sub_4_result_int\[0\]~10" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/db/alt_u_div_kve.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527261153373 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1527261153373 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1527261153685 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527261153685 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "source/Milestone3_infrastructure_block.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/Milestone3_infrastructure_block.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527261153842 "|Milestone3_infrastructure_block|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "source/Milestone3_infrastructure_block.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/Milestone3_infrastructure_block.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527261153842 "|Milestone3_infrastructure_block|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "source/Milestone3_infrastructure_block.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/Milestone3_infrastructure_block.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527261153842 "|Milestone3_infrastructure_block|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "source/Milestone3_infrastructure_block.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/Milestone3_infrastructure_block.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527261153842 "|Milestone3_infrastructure_block|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "source/Milestone3_infrastructure_block.vhd" "" { Text "C:/Users/ea999/Documents/GitHub/synthesizer/source/Milestone3_infrastructure_block.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527261153842 "|Milestone3_infrastructure_block|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1527261153842 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1164 " "Implemented 1164 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1527261153842 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1527261153842 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1527261153842 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1073 " "Implemented 1073 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1527261153842 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1527261153842 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1527261153842 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1527261153842 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "611 " "Peak virtual memory: 611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1527261153920 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 25 12:12:33 2018 " "Processing ended: Fri May 25 12:12:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1527261153920 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1527261153920 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1527261153920 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1527261153920 ""}
