Information: Updating design information... (UID-85)
Warning: Design 'GPT_MIPS' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : GPT_MIPS
Version: R-2020.09
Date   : Tue Jan  7 20:39:55 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt_typical_max_0p90v_25c   Library: sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c
Wire Load Model Mode: top

  Startpoint: m_Register/regs_reg[16][18]
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: m_PC/pc_o_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  GPT_MIPS           Small                 sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.50       0.50
  clock network delay (ideal)                             0.00       0.50
  m_Register/regs_reg[16][18]/CKN (DFFNSRPQ_X2M_A9TR)     0.00 #     0.50 f
  m_Register/regs_reg[16][18]/Q (DFFNSRPQ_X2M_A9TR)       0.09       0.59 f
  U1312/Y (AOI22_X2M_A9TR)                                0.03       0.62 r
  U1342/Y (NAND4_X3A_A9TR)                                0.03       0.65 f
  U4144/Y (NOR2_X4A_A9TR)                                 0.03       0.68 r
  U3176/Y (NAND2_X4B_A9TR)                                0.02       0.69 f
  U3175/Y (OA21_X8M_A9TR)                                 0.03       0.72 f
  U4047/Y (NOR2_X6A_A9TR)                                 0.02       0.75 r
  U893/Y (AOI21_X4M_A9TR)                                 0.02       0.77 f
  U2931/Y (OAI21_X6M_A9TR)                                0.02       0.79 r
  U2930/Y (AOI211_X4M_A9TR)                               0.03       0.82 f
  U1360/Y (OAI21_X8M_A9TR)                                0.02       0.84 r
  U2913/Y (AO21A1AI2_X6M_A9TR)                            0.02       0.86 f
  U2912/Y (OA21A1OI2_X6M_A9TR)                            0.04       0.91 r
  U3116/Y (INV_X11M_A9TR)                                 0.02       0.93 f
  U5090/Y (INV_X11M_A9TR)                                 0.02       0.94 r
  U725/Y (NAND2_X1A_A9TR)                                 0.02       0.97 f
  U2609/Y (NAND2_X2B_A9TR)                                0.02       0.98 r
  m_PC/pc_o_reg[1]/D (DFFRPQ_X2M_A9TR)                    0.00       0.98 r
  data arrival time                                                  0.98

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  m_PC/pc_o_reg[1]/CK (DFFRPQ_X2M_A9TR)                   0.00       1.00 r
  library setup time                                     -0.02       0.98
  data required time                                                 0.98
  --------------------------------------------------------------------------
  data required time                                                 0.98
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
