/* Generated by Yosys 0.9 (git sha1 1979e0b1, gcc 8.3.0-6 -fPIC -Os) */

(* src = "LGSynth91/cu_orig.v:2" *)
(* top =  1  *)
module cu(a, b, c, d, e, f, g, i, j, k, l, m, n, o, p, q, r, s, t, u, v, w, x, y, z);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  wire _32_;
  wire _33_;
  wire _34_;
  wire _35_;
  (* src = "LGSynth91/cu_orig.v:30" *)
  wire \[0] ;
  (* src = "LGSynth91/cu_orig.v:30" *)
  wire \[10] ;
  (* src = "LGSynth91/cu_orig.v:30" *)
  wire \[1] ;
  (* src = "LGSynth91/cu_orig.v:30" *)
  wire \[2] ;
  (* src = "LGSynth91/cu_orig.v:30" *)
  wire \[3] ;
  (* src = "LGSynth91/cu_orig.v:30" *)
  wire \[4] ;
  (* src = "LGSynth91/cu_orig.v:30" *)
  wire \[5] ;
  (* src = "LGSynth91/cu_orig.v:30" *)
  wire \[6] ;
  (* src = "LGSynth91/cu_orig.v:30" *)
  wire \[7] ;
  (* src = "LGSynth91/cu_orig.v:30" *)
  wire \[8] ;
  (* src = "LGSynth91/cu_orig.v:30" *)
  wire \[9] ;
  (* src = "LGSynth91/cu_orig.v:3" *)
  input a;
  (* src = "LGSynth91/cu_orig.v:3" *)
  input b;
  (* src = "LGSynth91/cu_orig.v:3" *)
  input c;
  (* src = "LGSynth91/cu_orig.v:3" *)
  input d;
  (* src = "LGSynth91/cu_orig.v:3" *)
  input e;
  (* src = "LGSynth91/cu_orig.v:3" *)
  input f;
  (* src = "LGSynth91/cu_orig.v:3" *)
  input g;
  (* src = "LGSynth91/cu_orig.v:3" *)
  input i;
  (* src = "LGSynth91/cu_orig.v:3" *)
  input j;
  (* src = "LGSynth91/cu_orig.v:3" *)
  input k;
  (* src = "LGSynth91/cu_orig.v:3" *)
  input l;
  (* src = "LGSynth91/cu_orig.v:3" *)
  input m;
  (* src = "LGSynth91/cu_orig.v:3" *)
  input n;
  (* src = "LGSynth91/cu_orig.v:3" *)
  input o;
  (* src = "LGSynth91/cu_orig.v:18" *)
  output p;
  (* src = "LGSynth91/cu_orig.v:30" *)
  wire p0;
  (* src = "LGSynth91/cu_orig.v:18" *)
  output q;
  (* src = "LGSynth91/cu_orig.v:18" *)
  output r;
  (* src = "LGSynth91/cu_orig.v:18" *)
  output s;
  (* src = "LGSynth91/cu_orig.v:18" *)
  output t;
  (* src = "LGSynth91/cu_orig.v:18" *)
  output u;
  (* src = "LGSynth91/cu_orig.v:18" *)
  output v;
  (* src = "LGSynth91/cu_orig.v:18" *)
  output w;
  (* src = "LGSynth91/cu_orig.v:18" *)
  output x;
  (* src = "LGSynth91/cu_orig.v:18" *)
  output y;
  (* src = "LGSynth91/cu_orig.v:18" *)
  output z;
  assign _31_ = f & c;
  assign _32_ = _03_ & e;
  assign _33_ = _04_ & _17_;
  assign _19_ = _05_ & _18_;
  assign _20_ = _06_ & _19_;
  assign q = _07_ & _20_;
  assign _09_ = _08_ & _21_;
  assign _22_ = _00_ & 1'h0;
  assign r = _09_ & _22_;
  assign _00_ = _10_ & _23_;
  assign _24_ = 1'h0 & b;
  assign _25_ = _00_ & _24_;
  assign t = _11_ & _25_;
  assign v = c & _02_;
  assign _26_ = o & f;
  assign _01_ = _12_ & _26_;
  assign _02_ = _13_ & 1'h0;
  assign _34_ = _14_ & _27_;
  assign x = _02_ & _28_;
  assign w = _15_ & 1'h0;
  assign _35_ = c & f;
  assign _30_ = g & _29_;
  assign z = _16_ & _30_;
  assign y = o & g;
  assign _05_ = ~d;
  assign _04_ = ~f;
  assign _03_ = ~c;
  assign _17_ = ~e;
  assign _07_ = ~_31_;
  assign _18_ = ~_32_;
  assign _06_ = ~_33_;
  assign _08_ = ~a;
  assign _21_ = ~b;
  assign _10_ = ~c;
  assign _23_ = ~d;
  assign _11_ = ~a;
  assign _12_ = ~n;
  assign _13_ = ~c;
  assign _14_ = ~c;
  assign _27_ = ~_01_;
  assign _28_ = ~_34_;
  assign _15_ = ~o;
  assign _16_ = ~d;
  assign _29_ = ~_35_;
  assign p = ~q;
  assign \[0]  = p;
  assign \[10]  = z;
  assign \[1]  = q;
  assign \[2]  = r;
  assign \[3]  = 1'h0;
  assign \[4]  = t;
  assign \[5]  = 1'h0;
  assign \[6]  = v;
  assign \[7]  = w;
  assign \[8]  = x;
  assign \[9]  = y;
  assign p0 = q;
  assign s = 1'h0;
  assign u = 1'h0;
endmodule
