<SPAN class=cloze>[...]</SPAN> mode forces the CPU into kernel-privilege mode and disables interrupts, regardless of the setting of other SR bits.