0.6
2018.3
Dec  7 2018
00:33:28
D:/STUDIA/Magisterka/1 ROK/SDUP/RLC/src/RLC.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/STUDIA/Magisterka/1 ROK/SDUP/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv,1622805177,systemVerilog,,,,RLC_coder_rtl_TB,,,,,,,,
D:/STUDIA/Magisterka/1 ROK/SDUP/RLC/src/RLC.srcs/sources_1/new/RLC_coder_rtl.sv,1622805373,systemVerilog,,D:/STUDIA/Magisterka/1 ROK/SDUP/RLC/src/RLC.srcs/sim_1/new/RLC_coder_rtl_TB.sv,,RLC_coder_rtl,,,,,,,,
