# calc-tb-uvm
#
# Tan Giang

#This project is created to practice using SystemVerilog and UVM in design verification for digital logic designs.
#The testbench is designed based on uvm-1.2.
#The whole design is compiled and simulated using QuestaSim on CentOS 7.

Directory Hierarchy:
===================
/Design             Design modules
/env                Testbench components
/Tests              Testcases
/Makefiles          Makefiles for Direct Programming Interface (DPI) options
