<dec f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.h' l='134' type='bool llvm::RISCVTargetLowering::isTruncateFree(llvm::Type * SrcTy, llvm::Type * DstTy) const'/>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2470' c='_ZNK4llvm18TargetLoweringBase14isTruncateFreeEPNS_4TypeES2_'/>
<def f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='558' ll='564' type='bool llvm::RISCVTargetLowering::isTruncateFree(llvm::Type * SrcTy, llvm::Type * DstTy) const'/>
<doc f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='555'>// On RV32, 64-bit integers are split into their high and low parts and held
// in two different registers, so the trunc is free since the low register can
// just be used.</doc>
