<dec f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='503' type='void llvm::ScheduleDAGMILive::scheduleMI(llvm::SUnit * SU, bool IsTopNode)'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1247' u='c' c='_ZN4llvm17ScheduleDAGMILive8scheduleEv'/>
<def f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1406' ll='1478' type='void llvm::ScheduleDAGMILive::scheduleMI(llvm::SUnit * SU, bool IsTopNode)'/>
<doc f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1405'>/// Move an instruction and update register pressure.</doc>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='502'>/// Move an instruction and update register pressure.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='2007' u='c' c='_ZN4llvm15SIScheduleDAGMI8scheduleEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp' l='234' u='c' c='_ZN4llvm20VLIWMachineScheduler8scheduleEv'/>
