Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Dec  8 01:33:43 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     87          
LUTAR-1    Warning           LUT drives async reset alert    16          
TIMING-18  Warning           Missing input or output delay   31          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (123)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (156)
5. checking no_input_delay (12)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (123)
--------------------------
 There are 15 register/latch pins with no clock driven by root clock pin: PS2Clk (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ps2_to_ascii/ascii_code_new_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ps2_to_ascii/ascii_code_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ps2_to_ascii/ascii_code_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ps2_to_ascii/ascii_code_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ps2_to_ascii/ascii_code_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ps2_to_ascii/ascii_code_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ps2_to_ascii/ascii_code_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ps2_to_ascii/ascii_code_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ps2_to_ascii/ascii_code_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sa/fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sa/genblk1[9].fDiv/clkDiv_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: sp_uart_receive_ready/d_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sp_uart_transmit_ready/d_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: v/vc/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: v/vc/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (156)
--------------------------------------------------
 There are 156 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.550        0.000                      0                 2351        0.143        0.000                      0                 2351        4.500        0.000                       0                  1231  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.550        0.000                      0                 2351        0.143        0.000                      0                 2351        4.500        0.000                       0                  1231  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.550ns  (required time - arrival time)
  Source:                 v/vc/h_count_reg_reg[4]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/rg/rom/addr_reg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.856ns  (logic 1.344ns (19.602%)  route 5.512ns (80.398%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        1.565     5.086    v/vc/clk_IBUF_BUFG
    SLICE_X44Y9          FDCE                                         r  v/vc/h_count_reg_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.456     5.542 r  v/vc/h_count_reg_reg[4]_rep__0/Q
                         net (fo=86, routed)          1.975     7.518    v/ai/addr_reg_reg_i_150_0
    SLICE_X33Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.642 r  v/ai/addr_reg_reg_i_286/O
                         net (fo=1, routed)           0.000     7.642    v/ai/addr_reg_reg_i_286_n_0
    SLICE_X33Y26         MUXF7 (Prop_muxf7_I1_O)      0.217     7.859 r  v/ai/addr_reg_reg_i_107/O
                         net (fo=1, routed)           0.761     8.620    v/ai/addr_reg_reg_i_107_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I3_O)        0.299     8.919 r  v/ai/addr_reg_reg_i_37/O
                         net (fo=2, routed)           1.384    10.303    v/ai/addr_reg_reg_i_37_n_0
    SLICE_X44Y12         LUT5 (Prop_lut5_I0_O)        0.124    10.427 r  v/ai/addr_reg_reg_i_15/O
                         net (fo=1, routed)           0.650    11.077    v/vc/addr_reg_reg_5
    SLICE_X44Y12         LUT4 (Prop_lut4_I1_O)        0.124    11.201 r  v/vc/addr_reg_reg_i_4/O
                         net (fo=1, routed)           0.742    11.943    v/rg/rom/ADDRARDADDR[8]
    RAMB36_X1Y1          RAMB36E1                                     r  v/rg/rom/addr_reg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        1.493    14.834    v/rg/rom/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  v/rg/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.094    
                         clock uncertainty           -0.035    15.058    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.492    v/rg/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -11.943    
  -------------------------------------------------------------------
                         slack                                  2.550    

Slack (MET) :             2.679ns  (required time - arrival time)
  Source:                 v/vc/h_count_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/rg/rom/addr_reg_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.523ns  (logic 1.336ns (20.480%)  route 5.187ns (79.520%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        1.565     5.086    v/vc/clk_IBUF_BUFG
    SLICE_X44Y9          FDCE                                         r  v/vc/h_count_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.456     5.542 r  v/vc/h_count_reg_reg[4]_rep/Q
                         net (fo=86, routed)          1.783     7.326    v/ai/addr_reg_reg_i_91_0
    SLICE_X48Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.450 r  v/ai/addr_reg_reg_i_250/O
                         net (fo=1, routed)           0.000     7.450    v/ai/addr_reg_reg_i_250_n_0
    SLICE_X48Y26         MUXF7 (Prop_muxf7_I1_O)      0.217     7.667 r  v/ai/addr_reg_reg_i_89/O
                         net (fo=1, routed)           1.075     8.742    v/ai/addr_reg_reg_i_89_n_0
    SLICE_X38Y25         LUT6 (Prop_lut6_I0_O)        0.299     9.041 r  v/ai/addr_reg_reg_i_33/O
                         net (fo=2, routed)           1.006    10.047    v/ai/addr_reg_reg_i_33_n_0
    SLICE_X42Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.171 r  v/ai/addr_reg_reg_i_13/O
                         net (fo=1, routed)           0.621    10.792    v/vc/addr_reg_reg_3
    SLICE_X42Y7          LUT4 (Prop_lut4_I1_O)        0.116    10.908 r  v/vc/addr_reg_reg_i_3/O
                         net (fo=1, routed)           0.701    11.610    v/rg/rom/ADDRARDADDR[9]
    RAMB36_X1Y1          RAMB36E1                                     r  v/rg/rom/addr_reg_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        1.493    14.834    v/rg/rom/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  v/rg/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.094    
                         clock uncertainty           -0.035    15.058    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.770    14.288    v/rg/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.288    
                         arrival time                         -11.610    
  -------------------------------------------------------------------
                         slack                                  2.679    

Slack (MET) :             2.863ns  (required time - arrival time)
  Source:                 v/rg/rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.874ns  (logic 2.950ns (42.916%)  route 3.924ns (57.084%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        1.612     5.133    v/rg/rom/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  v/rg/rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.587 f  v/rg/rom/addr_reg_reg/DOADO[0]
                         net (fo=1, routed)           1.296     8.883    v/rg/rom/rom_data[0]
    SLICE_X48Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.007 r  v/rg/rom/rgb_reg[11]_i_5/O
                         net (fo=1, routed)           0.656     9.664    v/vc/rgb_reg[11]_i_2_0
    SLICE_X46Y7          LUT6 (Prop_lut6_I2_O)        0.124     9.788 r  v/vc/rgb_reg[11]_i_4/O
                         net (fo=1, routed)           0.464    10.252    v/vc/rgb_reg[11]_i_4_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I3_O)        0.124    10.376 r  v/vc/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.431    10.807    v/vc/rgb_reg[11]_i_2_n_0
    SLICE_X41Y7          LUT4 (Prop_lut4_I0_O)        0.124    10.931 r  v/vc/rgb_reg[11]_i_1/O
                         net (fo=8, routed)           1.076    12.007    v/rgb_next[11]
    SLICE_X28Y12         FDRE                                         r  v/rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        1.443    14.784    v/clk_IBUF_BUFG
    SLICE_X28Y12         FDRE                                         r  v/rgb_reg_reg[11]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X28Y12         FDRE (Setup_fdre_C_D)       -0.067    14.870    v/rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                         -12.007    
  -------------------------------------------------------------------
                         slack                                  2.863    

Slack (MET) :             2.923ns  (required time - arrival time)
  Source:                 v/vc/h_count_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/rg/rom/addr_reg_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.483ns  (logic 1.339ns (20.653%)  route 5.144ns (79.347%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        1.565     5.086    v/vc/clk_IBUF_BUFG
    SLICE_X44Y9          FDCE                                         r  v/vc/h_count_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.456     5.542 r  v/vc/h_count_reg_reg[4]_rep/Q
                         net (fo=86, routed)          1.825     7.368    v/ai/addr_reg_reg_i_91_0
    SLICE_X40Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.492 r  v/ai/addr_reg_reg_i_219/O
                         net (fo=1, routed)           0.000     7.492    v/ai/addr_reg_reg_i_219_n_0
    SLICE_X40Y26         MUXF7 (Prop_muxf7_I0_O)      0.212     7.704 r  v/ai/addr_reg_reg_i_74/O
                         net (fo=1, routed)           0.870     8.574    v/ai/addr_reg_reg_i_74_n_0
    SLICE_X40Y24         LUT6 (Prop_lut6_I1_O)        0.299     8.873 r  v/ai/addr_reg_reg_i_29/O
                         net (fo=2, routed)           1.089     9.962    v/ai/addr_reg_reg_i_29_n_0
    SLICE_X42Y13         LUT5 (Prop_lut5_I0_O)        0.124    10.086 r  v/ai/addr_reg_reg_i_11/O
                         net (fo=1, routed)           0.340    10.426    v/vc/addr_reg_reg_1
    SLICE_X43Y13         LUT4 (Prop_lut4_I1_O)        0.124    10.550 r  v/vc/addr_reg_reg_i_2/O
                         net (fo=1, routed)           1.020    11.570    v/rg/rom/ADDRARDADDR[10]
    RAMB36_X1Y1          RAMB36E1                                     r  v/rg/rom/addr_reg_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        1.493    14.834    v/rg/rom/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  v/rg/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.094    
                         clock uncertainty           -0.035    15.058    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.492    v/rg/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -11.570    
  -------------------------------------------------------------------
                         slack                                  2.923    

Slack (MET) :             2.925ns  (required time - arrival time)
  Source:                 v/vc/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/rg/rom/addr_reg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.480ns  (logic 1.344ns (20.740%)  route 5.136ns (79.260%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        1.566     5.087    v/vc/clk_IBUF_BUFG
    SLICE_X45Y7          FDCE                                         r  v/vc/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y7          FDCE (Prop_fdce_C_Q)         0.456     5.543 r  v/vc/h_count_reg_reg[3]/Q
                         net (fo=182, routed)         1.687     7.230    v/ai/addr_reg_reg[0]
    SLICE_X32Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.354 r  v/ai/addr_reg_reg_i_384/O
                         net (fo=1, routed)           0.000     7.354    v/ai/addr_reg_reg_i_384_n_0
    SLICE_X32Y22         MUXF7 (Prop_muxf7_I1_O)      0.217     7.571 r  v/ai/addr_reg_reg_i_156/O
                         net (fo=1, routed)           0.946     8.517    v/ai/addr_reg_reg_i_156_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I5_O)        0.299     8.816 r  v/ai/addr_reg_reg_i_49/O
                         net (fo=2, routed)           1.075     9.890    v/ai/addr_reg_reg_i_49_n_0
    SLICE_X43Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.014 r  v/ai/addr_reg_reg_i_21/O
                         net (fo=1, routed)           0.402    10.417    v/vc/addr_reg_reg_11
    SLICE_X43Y14         LUT4 (Prop_lut4_I1_O)        0.124    10.541 r  v/vc/addr_reg_reg_i_7/O
                         net (fo=1, routed)           1.027    11.567    v/rg/rom/ADDRARDADDR[5]
    RAMB36_X1Y1          RAMB36E1                                     r  v/rg/rom/addr_reg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        1.493    14.834    v/rg/rom/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  v/rg/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.094    
                         clock uncertainty           -0.035    15.058    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.492    v/rg/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -11.567    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             2.976ns  (required time - arrival time)
  Source:                 v/rg/rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/rgb_reg_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.767ns  (logic 2.950ns (43.595%)  route 3.817ns (56.405%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        1.612     5.133    v/rg/rom/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  v/rg/rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.587 f  v/rg/rom/addr_reg_reg/DOADO[0]
                         net (fo=1, routed)           1.296     8.883    v/rg/rom/rom_data[0]
    SLICE_X48Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.007 r  v/rg/rom/rgb_reg[11]_i_5/O
                         net (fo=1, routed)           0.656     9.664    v/vc/rgb_reg[11]_i_2_0
    SLICE_X46Y7          LUT6 (Prop_lut6_I2_O)        0.124     9.788 r  v/vc/rgb_reg[11]_i_4/O
                         net (fo=1, routed)           0.464    10.252    v/vc/rgb_reg[11]_i_4_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I3_O)        0.124    10.376 r  v/vc/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.431    10.807    v/vc/rgb_reg[11]_i_2_n_0
    SLICE_X41Y7          LUT4 (Prop_lut4_I0_O)        0.124    10.931 r  v/vc/rgb_reg[11]_i_1/O
                         net (fo=8, routed)           0.969    11.900    v/rgb_next[11]
    SLICE_X28Y12         FDRE                                         r  v/rgb_reg_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        1.443    14.784    v/clk_IBUF_BUFG
    SLICE_X28Y12         FDRE                                         r  v/rgb_reg_reg[11]_lopt_replica_2/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X28Y12         FDRE (Setup_fdre_C_D)       -0.061    14.876    v/rgb_reg_reg[11]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -11.900    
  -------------------------------------------------------------------
                         slack                                  2.976    

Slack (MET) :             2.979ns  (required time - arrival time)
  Source:                 v/rg/rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/rgb_reg_reg[11]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.767ns  (logic 2.950ns (43.595%)  route 3.817ns (56.405%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        1.612     5.133    v/rg/rom/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  v/rg/rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.587 f  v/rg/rom/addr_reg_reg/DOADO[0]
                         net (fo=1, routed)           1.296     8.883    v/rg/rom/rom_data[0]
    SLICE_X48Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.007 r  v/rg/rom/rgb_reg[11]_i_5/O
                         net (fo=1, routed)           0.656     9.664    v/vc/rgb_reg[11]_i_2_0
    SLICE_X46Y7          LUT6 (Prop_lut6_I2_O)        0.124     9.788 r  v/vc/rgb_reg[11]_i_4/O
                         net (fo=1, routed)           0.464    10.252    v/vc/rgb_reg[11]_i_4_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I3_O)        0.124    10.376 r  v/vc/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.431    10.807    v/vc/rgb_reg[11]_i_2_n_0
    SLICE_X41Y7          LUT4 (Prop_lut4_I0_O)        0.124    10.931 r  v/vc/rgb_reg[11]_i_1/O
                         net (fo=8, routed)           0.969    11.900    v/rgb_next[11]
    SLICE_X29Y12         FDRE                                         r  v/rgb_reg_reg[11]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        1.443    14.784    v/clk_IBUF_BUFG
    SLICE_X29Y12         FDRE                                         r  v/rgb_reg_reg[11]_lopt_replica_7/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X29Y12         FDRE (Setup_fdre_C_D)       -0.058    14.879    v/rgb_reg_reg[11]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -11.900    
  -------------------------------------------------------------------
                         slack                                  2.979    

Slack (MET) :             2.982ns  (required time - arrival time)
  Source:                 v/ai/col_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/ai/ascii_flat_reg[995]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.733ns  (logic 0.580ns (8.614%)  route 6.153ns (91.386%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        1.562     5.083    v/ai/clk_IBUF_BUFG
    SLICE_X53Y17         FDCE                                         r  v/ai/col_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDCE (Prop_fdce_C_Q)         0.456     5.539 f  v/ai/col_reg[3]/Q
                         net (fo=133, routed)         5.014    10.553    v/ai/col_reg_n_0_[3]
    SLICE_X39Y13         LUT6 (Prop_lut6_I4_O)        0.124    10.677 r  v/ai/ascii_flat[999]_i_1/O
                         net (fo=8, routed)           1.139    11.816    v/ai/ascii_flat[999]_i_1_n_0
    SLICE_X39Y17         FDCE                                         r  v/ai/ascii_flat_reg[995]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        1.437    14.778    v/ai/clk_IBUF_BUFG
    SLICE_X39Y17         FDCE                                         r  v/ai/ascii_flat_reg[995]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X39Y17         FDCE (Setup_fdce_C_CE)      -0.205    14.798    v/ai/ascii_flat_reg[995]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                         -11.816    
  -------------------------------------------------------------------
                         slack                                  2.982    

Slack (MET) :             2.984ns  (required time - arrival time)
  Source:                 v/vc/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/rg/rom/addr_reg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.421ns  (logic 1.367ns (21.289%)  route 5.054ns (78.711%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        1.566     5.087    v/vc/clk_IBUF_BUFG
    SLICE_X45Y7          FDCE                                         r  v/vc/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y7          FDCE (Prop_fdce_C_Q)         0.456     5.543 r  v/vc/h_count_reg_reg[3]/Q
                         net (fo=182, routed)         1.744     7.287    v/ai/addr_reg_reg[0]
    SLICE_X42Y26         LUT6 (Prop_lut6_I4_O)        0.124     7.411 r  v/ai/addr_reg_reg_i_313/O
                         net (fo=1, routed)           0.000     7.411    v/ai/addr_reg_reg_i_313_n_0
    SLICE_X42Y26         MUXF7 (Prop_muxf7_I0_O)      0.241     7.652 r  v/ai/addr_reg_reg_i_121/O
                         net (fo=1, routed)           0.966     8.618    v/ai/addr_reg_reg_i_121_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.298     8.916 r  v/ai/addr_reg_reg_i_41/O
                         net (fo=2, routed)           1.006     9.922    v/ai/addr_reg_reg_i_41_n_0
    SLICE_X42Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.046 r  v/ai/addr_reg_reg_i_17/O
                         net (fo=1, routed)           0.452    10.498    v/vc/addr_reg_reg_7
    SLICE_X43Y14         LUT4 (Prop_lut4_I1_O)        0.124    10.622 r  v/vc/addr_reg_reg_i_5/O
                         net (fo=1, routed)           0.886    11.509    v/rg/rom/ADDRARDADDR[7]
    RAMB36_X1Y1          RAMB36E1                                     r  v/rg/rom/addr_reg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        1.493    14.834    v/rg/rom/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  v/rg/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.094    
                         clock uncertainty           -0.035    15.058    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.492    v/rg/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -11.509    
  -------------------------------------------------------------------
                         slack                                  2.984    

Slack (MET) :             2.988ns  (required time - arrival time)
  Source:                 v/rg/rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/rgb_reg_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.758ns  (logic 2.950ns (43.649%)  route 3.808ns (56.351%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        1.612     5.133    v/rg/rom/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  v/rg/rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.587 f  v/rg/rom/addr_reg_reg/DOADO[0]
                         net (fo=1, routed)           1.296     8.883    v/rg/rom/rom_data[0]
    SLICE_X48Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.007 r  v/rg/rom/rgb_reg[11]_i_5/O
                         net (fo=1, routed)           0.656     9.664    v/vc/rgb_reg[11]_i_2_0
    SLICE_X46Y7          LUT6 (Prop_lut6_I2_O)        0.124     9.788 r  v/vc/rgb_reg[11]_i_4/O
                         net (fo=1, routed)           0.464    10.252    v/vc/rgb_reg[11]_i_4_n_0
    SLICE_X43Y7          LUT6 (Prop_lut6_I3_O)        0.124    10.376 r  v/vc/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.431    10.807    v/vc/rgb_reg[11]_i_2_n_0
    SLICE_X41Y7          LUT4 (Prop_lut4_I0_O)        0.124    10.931 r  v/vc/rgb_reg[11]_i_1/O
                         net (fo=8, routed)           0.960    11.891    v/rgb_next[11]
    SLICE_X28Y12         FDRE                                         r  v/rgb_reg_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        1.443    14.784    v/clk_IBUF_BUFG
    SLICE_X28Y12         FDRE                                         r  v/rgb_reg_reg[11]_lopt_replica_3/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X28Y12         FDRE (Setup_fdre_C_D)       -0.058    14.879    v/rgb_reg_reg[11]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -11.891    
  -------------------------------------------------------------------
                         slack                                  2.988    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 ut/data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ut/tx_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.789%)  route 0.115ns (38.211%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        0.564     1.447    ut/clk_IBUF_BUFG
    SLICE_X55Y10         FDCE                                         r  ut/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  ut/data_reg_reg[0]/Q
                         net (fo=1, routed)           0.115     1.703    ut/data_reg[0]
    SLICE_X56Y10         LUT3 (Prop_lut3_I2_O)        0.045     1.748 r  ut/tx_reg_i_1/O
                         net (fo=1, routed)           0.000     1.748    ut/tx_next
    SLICE_X56Y10         FDPE                                         r  ut/tx_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        0.835     1.962    ut/clk_IBUF_BUFG
    SLICE_X56Y10         FDPE                                         r  ut/tx_reg_reg/C
                         clock pessimism             -0.478     1.484    
    SLICE_X56Y10         FDPE (Hold_fdpe_C_D)         0.121     1.605    ut/tx_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ps2_to_ascii/make_code_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_to_ascii/ascii_code_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.798%)  route 0.153ns (45.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        0.566     1.449    ps2_to_ascii/clk_IBUF_BUFG
    SLICE_X49Y6          FDRE                                         r  ps2_to_ascii/make_code_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y6          FDRE (Prop_fdre_C_Q)         0.141     1.590 f  ps2_to_ascii/make_code_reg[7]/Q
                         net (fo=7, routed)           0.153     1.744    ps2_to_ascii/p_0_in[7]
    SLICE_X50Y6          LUT6 (Prop_lut6_I5_O)        0.045     1.789 r  ps2_to_ascii/ascii_code[0]_i_1/O
                         net (fo=1, routed)           0.000     1.789    ps2_to_ascii/ascii_code[0]_i_1_n_0
    SLICE_X50Y6          FDRE                                         r  ps2_to_ascii/ascii_code_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        0.837     1.964    ps2_to_ascii/clk_IBUF_BUFG
    SLICE_X50Y6          FDRE                                         r  ps2_to_ascii/ascii_code_reg[0]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X50Y6          FDRE (Hold_fdre_C_D)         0.121     1.607    ps2_to_ascii/ascii_code_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 sp_keyboard_ready/state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sp_keyboard_ready/d_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        0.564     1.447    sp_keyboard_ready/clk_IBUF_BUFG
    SLICE_X46Y4          FDRE                                         r  sp_keyboard_ready/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.148     1.595 f  sp_keyboard_ready/state_reg/Q
                         net (fo=1, routed)           0.059     1.654    ps2/p_0_in[0]
    SLICE_X46Y4          LUT2 (Prop_lut2_I1_O)        0.098     1.752 r  ps2/d_i_1__1/O
                         net (fo=1, routed)           0.000     1.752    sp_keyboard_ready/d_reg_0
    SLICE_X46Y4          FDRE                                         r  sp_keyboard_ready/d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        0.834     1.961    sp_keyboard_ready/clk_IBUF_BUFG
    SLICE_X46Y4          FDRE                                         r  sp_keyboard_ready/d_reg/C
                         clock pessimism             -0.514     1.447    
    SLICE_X46Y4          FDRE (Hold_fdre_C_D)         0.120     1.567    sp_keyboard_ready/d_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 brg/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brg/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        0.567     1.450    brg/clk_IBUF_BUFG
    SLICE_X57Y7          FDCE                                         r  brg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y7          FDCE (Prop_fdce_C_Q)         0.141     1.591 r  brg/counter_reg[2]/Q
                         net (fo=11, routed)          0.133     1.724    brg/counter[2]
    SLICE_X56Y7          LUT6 (Prop_lut6_I3_O)        0.045     1.769 r  brg/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.769    brg/next[3]
    SLICE_X56Y7          FDCE                                         r  brg/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        0.836     1.963    brg/clk_IBUF_BUFG
    SLICE_X56Y7          FDCE                                         r  brg/counter_reg[3]/C
                         clock pessimism             -0.500     1.463    
    SLICE_X56Y7          FDCE (Hold_fdce_C_D)         0.120     1.583    brg/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 brg/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brg/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        0.567     1.450    brg/clk_IBUF_BUFG
    SLICE_X57Y7          FDCE                                         r  brg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y7          FDCE (Prop_fdce_C_Q)         0.141     1.591 r  brg/counter_reg[2]/Q
                         net (fo=11, routed)          0.137     1.728    brg/counter[2]
    SLICE_X56Y7          LUT6 (Prop_lut6_I4_O)        0.045     1.773 r  brg/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.773    brg/next[7]
    SLICE_X56Y7          FDCE                                         r  brg/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        0.836     1.963    brg/clk_IBUF_BUFG
    SLICE_X56Y7          FDCE                                         r  brg/counter_reg[7]/C
                         clock pessimism             -0.500     1.463    
    SLICE_X56Y7          FDCE (Hold_fdce_C_D)         0.121     1.584    brg/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 uart_transmit_buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ut/data_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.215ns (69.526%)  route 0.094ns (30.474%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        0.564     1.447    clk_IBUF_BUFG
    SLICE_X54Y10         FDRE                                         r  uart_transmit_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  uart_transmit_buffer_reg[5]/Q
                         net (fo=2, routed)           0.094     1.705    ut/Q[5]
    SLICE_X55Y10         LUT3 (Prop_lut3_I2_O)        0.051     1.756 r  ut/data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.756    ut/data_next[5]
    SLICE_X55Y10         FDCE                                         r  ut/data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        0.835     1.962    ut/clk_IBUF_BUFG
    SLICE_X55Y10         FDCE                                         r  ut/data_reg_reg[5]/C
                         clock pessimism             -0.502     1.460    
    SLICE_X55Y10         FDCE (Hold_fdce_C_D)         0.107     1.567    ut/data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ut_keyboard_putty/data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ut_keyboard_putty/tx_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.209ns (64.957%)  route 0.113ns (35.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        0.564     1.447    ut_keyboard_putty/clk_IBUF_BUFG
    SLICE_X50Y11         FDCE                                         r  ut_keyboard_putty/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  ut_keyboard_putty/data_reg_reg[0]/Q
                         net (fo=1, routed)           0.113     1.724    ut_keyboard_putty/data_reg[0]
    SLICE_X49Y11         LUT3 (Prop_lut3_I2_O)        0.045     1.769 r  ut_keyboard_putty/tx_reg_i_1__0/O
                         net (fo=1, routed)           0.000     1.769    ut_keyboard_putty/tx_next
    SLICE_X49Y11         FDPE                                         r  ut_keyboard_putty/tx_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        0.834     1.961    ut_keyboard_putty/clk_IBUF_BUFG
    SLICE_X49Y11         FDPE                                         r  ut_keyboard_putty/tx_reg_reg/C
                         clock pessimism             -0.478     1.483    
    SLICE_X49Y11         FDPE (Hold_fdpe_C_D)         0.091     1.574    ut_keyboard_putty/tx_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ut_keyboard_putty/data_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ut_keyboard_putty/data_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.190ns (55.985%)  route 0.149ns (44.015%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        0.564     1.447    ut_keyboard_putty/clk_IBUF_BUFG
    SLICE_X51Y11         FDCE                                         r  ut_keyboard_putty/data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  ut_keyboard_putty/data_reg_reg[5]/Q
                         net (fo=1, routed)           0.149     1.738    ut_keyboard_putty/data_reg_reg_n_0_[5]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.049     1.787 r  ut_keyboard_putty/data_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.787    ut_keyboard_putty/data_reg[4]_i_1__0_n_0
    SLICE_X50Y11         FDCE                                         r  ut_keyboard_putty/data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        0.835     1.962    ut_keyboard_putty/clk_IBUF_BUFG
    SLICE_X50Y11         FDCE                                         r  ut_keyboard_putty/data_reg_reg[4]/C
                         clock pessimism             -0.502     1.460    
    SLICE_X50Y11         FDCE (Hold_fdce_C_D)         0.131     1.591    ut_keyboard_putty/data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 uart_transmit_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ut/data_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.696%)  route 0.095ns (31.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        0.564     1.447    clk_IBUF_BUFG
    SLICE_X54Y10         FDRE                                         r  uart_transmit_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  uart_transmit_buffer_reg[2]/Q
                         net (fo=2, routed)           0.095     1.706    ut/Q[2]
    SLICE_X55Y10         LUT3 (Prop_lut3_I2_O)        0.045     1.751 r  ut/data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.751    ut/data_next[2]
    SLICE_X55Y10         FDCE                                         r  ut/data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        0.835     1.962    ut/clk_IBUF_BUFG
    SLICE_X55Y10         FDCE                                         r  ut/data_reg_reg[2]/C
                         clock pessimism             -0.502     1.460    
    SLICE_X55Y10         FDCE (Hold_fdce_C_D)         0.092     1.552    ut/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ps2_to_ascii/make_code_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_to_ascii/ascii_code_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.076%)  route 0.152ns (51.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        0.566     1.449    ps2_to_ascii/clk_IBUF_BUFG
    SLICE_X48Y6          FDRE                                         r  ps2_to_ascii/make_code_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  ps2_to_ascii/make_code_reg[13]/Q
                         net (fo=9, routed)           0.152     1.742    ps2_to_ascii/make_code[13]
    SLICE_X50Y7          FDRE                                         r  ps2_to_ascii/ascii_code_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        0.836     1.963    ps2_to_ascii/clk_IBUF_BUFG
    SLICE_X50Y7          FDRE                                         r  ps2_to_ascii/ascii_code_reg[7]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X50Y7          FDRE (Hold_fdre_C_D)         0.052     1.537    ps2_to_ascii/ascii_code_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1    v/rg/rom/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y11   uart_transmit_buffer_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y11   uart_transmit_buffer_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y10   uart_transmit_buffer_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y10   uart_transmit_buffer_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y10   uart_transmit_buffer_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y10   uart_transmit_buffer_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y6    uart_transmit_buffer_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y6    uart_transmit_buffer_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y11   uart_transmit_buffer_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y11   uart_transmit_buffer_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y11   uart_transmit_buffer_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y11   uart_transmit_buffer_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y10   uart_transmit_buffer_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y10   uart_transmit_buffer_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y10   uart_transmit_buffer_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y10   uart_transmit_buffer_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y10   uart_transmit_buffer_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y10   uart_transmit_buffer_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y11   uart_transmit_buffer_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y11   uart_transmit_buffer_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y11   uart_transmit_buffer_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y11   uart_transmit_buffer_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y10   uart_transmit_buffer_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y10   uart_transmit_buffer_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y10   uart_transmit_buffer_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y10   uart_transmit_buffer_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y10   uart_transmit_buffer_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y10   uart_transmit_buffer_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            81 Endpoints
Min Delay            81 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sa/q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.764ns  (logic 4.585ns (52.316%)  route 4.179ns (47.684%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE                         0.000     0.000 r  sa/q7seg/ps_reg[1]/C
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  sa/q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           0.869     1.288    sa/q7seg/ps[1]
    SLICE_X56Y13         LUT6 (Prop_lut6_I3_O)        0.299     1.587 r  sa/q7seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.898     2.486    sa/q7seg/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X57Y13         LUT4 (Prop_lut4_I0_O)        0.153     2.639 r  sa/q7seg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.411     5.050    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.714     8.764 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.764    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa/data_out_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.503ns  (logic 4.532ns (53.292%)  route 3.972ns (46.708%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDRE                         0.000     0.000 r  sa/data_out_reg_reg[5]/C
    SLICE_X56Y11         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sa/data_out_reg_reg[5]/Q
                         net (fo=1, routed)           1.125     1.643    sa/q7seg/seg_OBUF[1]_inst_i_1_0[5]
    SLICE_X57Y13         LUT6 (Prop_lut6_I2_O)        0.124     1.767 r  sa/q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.698     2.464    sa/q7seg/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X57Y13         LUT4 (Prop_lut4_I3_O)        0.152     2.616 r  sa/q7seg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.149     4.766    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738     8.503 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.503    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa/data_out_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.428ns  (logic 4.533ns (53.792%)  route 3.894ns (46.208%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDRE                         0.000     0.000 r  sa/data_out_reg_reg[5]/C
    SLICE_X56Y11         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sa/data_out_reg_reg[5]/Q
                         net (fo=1, routed)           1.125     1.643    sa/q7seg/seg_OBUF[1]_inst_i_1_0[5]
    SLICE_X57Y13         LUT6 (Prop_lut6_I2_O)        0.124     1.767 r  sa/q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.700     2.466    sa/q7seg/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X57Y13         LUT4 (Prop_lut4_I3_O)        0.152     2.618 r  sa/q7seg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.070     4.688    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.739     8.428 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.428    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa/data_out_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.296ns  (logic 4.295ns (51.771%)  route 4.001ns (48.229%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDRE                         0.000     0.000 r  sa/data_out_reg_reg[5]/C
    SLICE_X56Y11         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sa/data_out_reg_reg[5]/Q
                         net (fo=1, routed)           1.125     1.643    sa/q7seg/seg_OBUF[1]_inst_i_1_0[5]
    SLICE_X57Y13         LUT6 (Prop_lut6_I2_O)        0.124     1.767 r  sa/q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.698     2.464    sa/q7seg/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X57Y13         LUT4 (Prop_lut4_I2_O)        0.124     2.588 r  sa/q7seg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.179     4.767    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.296 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.296    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa/data_out_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.281ns  (logic 4.301ns (51.937%)  route 3.980ns (48.063%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDRE                         0.000     0.000 r  sa/data_out_reg_reg[5]/C
    SLICE_X56Y11         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sa/data_out_reg_reg[5]/Q
                         net (fo=1, routed)           1.125     1.643    sa/q7seg/seg_OBUF[1]_inst_i_1_0[5]
    SLICE_X57Y13         LUT6 (Prop_lut6_I2_O)        0.124     1.767 r  sa/q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.700     2.466    sa/q7seg/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X57Y13         LUT4 (Prop_lut4_I2_O)        0.124     2.590 r  sa/q7seg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.156     4.746    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.281 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.281    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa/data_out_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.081ns  (logic 4.286ns (53.036%)  route 3.795ns (46.964%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDRE                         0.000     0.000 r  sa/data_out_reg_reg[5]/C
    SLICE_X56Y11         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sa/data_out_reg_reg[5]/Q
                         net (fo=1, routed)           1.125     1.643    sa/q7seg/seg_OBUF[1]_inst_i_1_0[5]
    SLICE_X57Y13         LUT6 (Prop_lut6_I2_O)        0.124     1.767 f  sa/q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.559     2.325    sa/q7seg/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X56Y13         LUT4 (Prop_lut4_I1_O)        0.124     2.449 r  sa/q7seg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.112     4.561    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.081 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.081    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa/q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.080ns  (logic 4.346ns (53.794%)  route 3.733ns (46.206%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE                         0.000     0.000 r  sa/q7seg/ps_reg[1]/C
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  sa/q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           0.869     1.288    sa/q7seg/ps[1]
    SLICE_X56Y13         LUT6 (Prop_lut6_I3_O)        0.299     1.587 r  sa/q7seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.898     2.486    sa/q7seg/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X57Y13         LUT4 (Prop_lut4_I0_O)        0.124     2.610 r  sa/q7seg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.966     4.575    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     8.080 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.080    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa/q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.963ns  (logic 4.477ns (56.221%)  route 3.486ns (43.779%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE                         0.000     0.000 r  sa/q7seg/ps_reg[1]/C
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  sa/q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.229     1.648    sa/q7seg/ps[1]
    SLICE_X58Y15         LUT2 (Prop_lut2_I1_O)        0.327     1.975 r  sa/q7seg/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.257     4.232    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.731     7.963 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.963    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa/q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.782ns  (logic 4.221ns (54.242%)  route 3.561ns (45.758%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE                         0.000     0.000 r  sa/q7seg/ps_reg[1]/C
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  sa/q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.237     1.656    sa/q7seg/ps[1]
    SLICE_X58Y15         LUT2 (Prop_lut2_I0_O)        0.299     1.955 r  sa/q7seg/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.324     4.279    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     7.782 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.782    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa/q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.777ns  (logic 4.456ns (57.299%)  route 3.321ns (42.701%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE                         0.000     0.000 r  sa/q7seg/ps_reg[1]/C
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  sa/q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.237     1.656    sa/q7seg/ps[1]
    SLICE_X58Y15         LUT2 (Prop_lut2_I0_O)        0.325     1.981 r  sa/q7seg/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.084     4.065    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712     7.777 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.777    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2/rx_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ps2/rx_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.133ns (45.714%)  route 0.158ns (54.286%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDCE                         0.000     0.000 r  ps2/rx_reg_reg[5]/C
    SLICE_X48Y5          FDCE (Prop_fdce_C_Q)         0.133     0.133 r  ps2/rx_reg_reg[5]/Q
                         net (fo=10, routed)          0.158     0.291    ps2/Q[5]
    SLICE_X48Y5          FDCE                                         r  ps2/rx_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2/rx_reg_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ps2/rx_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.146ns (45.280%)  route 0.176ns (54.720%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          FDCE                         0.000     0.000 r  ps2/rx_reg_reg[8]/C
    SLICE_X47Y5          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  ps2/rx_reg_reg[8]/Q
                         net (fo=1, routed)           0.176     0.322    ps2/rx_next[7]
    SLICE_X47Y5          FDCE                                         r  ps2/rx_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2/rx_reg_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ps2/rx_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.146ns (42.195%)  route 0.200ns (57.805%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          FDCE                         0.000     0.000 r  ps2/rx_reg_reg[9]/C
    SLICE_X47Y5          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  ps2/rx_reg_reg[9]/Q
                         net (fo=1, routed)           0.200     0.346    ps2/rx_next[8]
    SLICE_X47Y5          FDCE                                         r  ps2/rx_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2/rx_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ps2/rx_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.133ns (37.813%)  route 0.219ns (62.187%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDCE                         0.000     0.000 r  ps2/rx_reg_reg[6]/C
    SLICE_X48Y5          FDCE (Prop_fdce_C_Q)         0.133     0.133 r  ps2/rx_reg_reg[6]/Q
                         net (fo=10, routed)          0.219     0.352    ps2/Q[6]
    SLICE_X48Y5          FDCE                                         r  ps2/rx_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa/genblk1[7].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sa/genblk1[7].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y4          FDRE                         0.000     0.000 r  sa/genblk1[7].fDiv/clkDiv_reg/C
    SLICE_X51Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sa/genblk1[7].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    sa/genblk1[7].fDiv/clkDiv_reg_0
    SLICE_X51Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  sa/genblk1[7].fDiv/clkDiv_i_1__6/O
                         net (fo=1, routed)           0.000     0.354    sa/genblk1[7].fDiv/clkDiv_i_1__6_n_0
    SLICE_X51Y4          FDRE                                         r  sa/genblk1[7].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa/genblk1[9].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sa/genblk1[9].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDRE                         0.000     0.000 r  sa/genblk1[9].fDiv/clkDiv_reg/C
    SLICE_X53Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sa/genblk1[9].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    sa/genblk1[9].fDiv/clkDiv_reg_0
    SLICE_X53Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  sa/genblk1[9].fDiv/clkDiv_i_1__8/O
                         net (fo=1, routed)           0.000     0.354    sa/genblk1[9].fDiv/clkDiv_i_1__8_n_0
    SLICE_X53Y4          FDRE                                         r  sa/genblk1[9].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa/genblk1[10].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sa/genblk1[10].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y3          FDRE                         0.000     0.000 r  sa/genblk1[10].fDiv/clkDiv_reg/C
    SLICE_X53Y3          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sa/genblk1[10].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    sa/genblk1[10].fDiv/clkDiv_reg_0
    SLICE_X53Y3          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  sa/genblk1[10].fDiv/clkDiv_i_1__9/O
                         net (fo=1, routed)           0.000     0.354    sa/genblk1[10].fDiv/clkDiv_i_1__9_n_0
    SLICE_X53Y3          FDRE                                         r  sa/genblk1[10].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa/genblk1[12].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sa/genblk1[12].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y3          FDRE                         0.000     0.000 r  sa/genblk1[12].fDiv/clkDiv_reg/C
    SLICE_X55Y3          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sa/genblk1[12].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    sa/genblk1[12].fDiv/clkDiv_reg_0
    SLICE_X55Y3          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  sa/genblk1[12].fDiv/clkDiv_i_1__11/O
                         net (fo=1, routed)           0.000     0.354    sa/genblk1[12].fDiv/clkDiv_i_1__11_n_0
    SLICE_X55Y3          FDRE                                         r  sa/genblk1[12].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa/genblk1[3].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sa/genblk1[3].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDRE                         0.000     0.000 r  sa/genblk1[3].fDiv/clkDiv_reg/C
    SLICE_X53Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sa/genblk1[3].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    sa/genblk1[3].fDiv/clkDiv_reg_0
    SLICE_X53Y1          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  sa/genblk1[3].fDiv/clkDiv_i_1__2/O
                         net (fo=1, routed)           0.000     0.354    sa/genblk1[3].fDiv/clkDiv_i_1__2_n_0
    SLICE_X53Y1          FDRE                                         r  sa/genblk1[3].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sa/genblk1[5].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sa/genblk1[5].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y2          FDRE                         0.000     0.000 r  sa/genblk1[5].fDiv/clkDiv_reg/C
    SLICE_X51Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sa/genblk1[5].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    sa/genblk1[5].fDiv/clkDiv_reg_0
    SLICE_X51Y2          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  sa/genblk1[5].fDiv/clkDiv_i_1__4/O
                         net (fo=1, routed)           0.000     0.354    sa/genblk1[5].fDiv/clkDiv_i_1__4_n_0
    SLICE_X51Y2          FDRE                                         r  sa/genblk1[5].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           102 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ut_keyboard_putty/tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_putty
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.399ns  (logic 3.974ns (42.278%)  route 5.425ns (57.722%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        1.567     5.088    ut_keyboard_putty/clk_IBUF_BUFG
    SLICE_X49Y11         FDPE                                         r  ut_keyboard_putty/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDPE (Prop_fdpe_C_Q)         0.456     5.544 r  ut_keyboard_putty/tx_reg_reg/Q
                         net (fo=1, routed)           5.425    10.970    tx_putty_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    14.487 r  tx_putty_OBUF_inst/O
                         net (fo=0)                   0.000    14.487    tx_putty
    A18                                                               r  tx_putty (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ut/tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.646ns  (logic 4.034ns (46.660%)  route 4.612ns (53.340%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        1.569     5.090    ut/clk_IBUF_BUFG
    SLICE_X56Y10         FDPE                                         r  ut/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDPE (Prop_fdpe_C_Q)         0.518     5.608 r  ut/tx_reg_reg/Q
                         net (fo=1, routed)           4.612    10.220    tx_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.516    13.736 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.736    tx
    L2                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/rgb_reg_reg[11]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.487ns  (logic 3.986ns (53.245%)  route 3.501ns (46.755%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        1.562     5.083    v/clk_IBUF_BUFG
    SLICE_X28Y12         FDRE                                         r  v/rgb_reg_reg[11]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  v/rgb_reg_reg[11]_lopt_replica_3/Q
                         net (fo=1, routed)           3.501     9.040    lopt_6
    D17                  OBUF (Prop_obuf_I_O)         3.530    12.570 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.570    rgb[4]
    D17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vc/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.356ns  (logic 3.953ns (53.731%)  route 3.404ns (46.269%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        1.565     5.086    v/vc/clk_IBUF_BUFG
    SLICE_X44Y9          FDCE                                         r  v/vc/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.456     5.542 r  v/vc/h_sync_reg_reg/Q
                         net (fo=1, routed)           3.404     8.946    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    12.442 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.442    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/rgb_reg_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.279ns  (logic 3.980ns (54.675%)  route 3.299ns (45.325%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        1.562     5.083    v/clk_IBUF_BUFG
    SLICE_X28Y12         FDRE                                         r  v/rgb_reg_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  v/rgb_reg_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           3.299     8.838    lopt_5
    G19                  OBUF (Prop_obuf_I_O)         3.524    12.362 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.362    rgb[11]
    G19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/rgb_reg_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.277ns  (logic 3.975ns (54.625%)  route 3.302ns (45.375%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        1.562     5.083    v/clk_IBUF_BUFG
    SLICE_X28Y12         FDRE                                         r  v/rgb_reg_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  v/rgb_reg_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           3.302     8.841    lopt_4
    H19                  OBUF (Prop_obuf_I_O)         3.519    12.361 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.361    rgb[10]
    H19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vc/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.264ns  (logic 3.959ns (54.508%)  route 3.304ns (45.492%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        1.565     5.086    v/vc/clk_IBUF_BUFG
    SLICE_X43Y7          FDCE                                         r  v/vc/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDCE (Prop_fdce_C_Q)         0.456     5.542 r  v/vc/v_sync_reg_reg/Q
                         net (fo=1, routed)           3.304     8.847    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    12.350 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.350    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/rgb_reg_reg[11]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.241ns  (logic 3.961ns (54.709%)  route 3.280ns (45.291%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        1.562     5.083    v/clk_IBUF_BUFG
    SLICE_X29Y12         FDRE                                         r  v/rgb_reg_reg[11]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  v/rgb_reg_reg[11]_lopt_replica_5/Q
                         net (fo=1, routed)           3.280     8.819    lopt_8
    H17                  OBUF (Prop_obuf_I_O)         3.505    12.324 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.324    rgb[6]
    H17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/rgb_reg_reg[11]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.230ns  (logic 3.985ns (55.119%)  route 3.245ns (44.881%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        1.562     5.083    v/clk_IBUF_BUFG
    SLICE_X29Y12         FDRE                                         r  v/rgb_reg_reg[11]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  v/rgb_reg_reg[11]_lopt_replica_4/Q
                         net (fo=1, routed)           3.245     8.784    lopt_7
    G17                  OBUF (Prop_obuf_I_O)         3.529    12.313 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.313    rgb[5]
    G17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/rgb_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.157ns  (logic 3.975ns (55.539%)  route 3.182ns (44.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        1.556     5.077    v/clk_IBUF_BUFG
    SLICE_X37Y17         FDRE                                         r  v/rgb_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  v/rgb_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           3.182     8.715    lopt_1
    K18                  OBUF (Prop_obuf_I_O)         3.519    12.234 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.234    rgb[1]
    K18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ur/data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ascii_buffer_reg[6]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.128ns (46.612%)  route 0.147ns (53.388%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        0.562     1.445    ur/clk_IBUF_BUFG
    SLICE_X53Y14         FDCE                                         r  ur/data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDCE (Prop_fdce_C_Q)         0.128     1.573 r  ur/data_reg_reg[6]/Q
                         net (fo=4, routed)           0.147     1.720    ur_n_3
    SLICE_X53Y15         FDPE                                         r  ascii_buffer_reg[6]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ur/data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ascii_buffer_reg[6]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.128ns (45.914%)  route 0.151ns (54.086%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        0.562     1.445    ur/clk_IBUF_BUFG
    SLICE_X53Y14         FDCE                                         r  ur/data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDCE (Prop_fdce_C_Q)         0.128     1.573 r  ur/data_reg_reg[6]/Q
                         net (fo=4, routed)           0.151     1.724    ur_n_3
    SLICE_X53Y16         FDCE                                         r  ascii_buffer_reg[6]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vc/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vc/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.186ns (63.693%)  route 0.106ns (36.307%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        0.562     1.445    v/vc/clk_IBUF_BUFG
    SLICE_X41Y7          FDCE                                         r  v/vc/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  v/vc/h_count_reg_reg[8]/Q
                         net (fo=23, routed)          0.106     1.692    v/vc/h_count_reg_reg[8]_0[6]
    SLICE_X40Y7          LUT4 (Prop_lut4_I3_O)        0.045     1.737 r  v/vc/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.737    v/vc/h_count_next_0[9]
    SLICE_X40Y7          FDCE                                         r  v/vc/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ur/data_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ascii_buffer_reg[7]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.128ns (42.542%)  route 0.173ns (57.458%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        0.562     1.445    ur/clk_IBUF_BUFG
    SLICE_X53Y14         FDCE                                         r  ur/data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDCE (Prop_fdce_C_Q)         0.128     1.573 r  ur/data_reg_reg[7]/Q
                         net (fo=4, routed)           0.173     1.746    ur_n_2
    SLICE_X51Y15         FDPE                                         r  ascii_buffer_reg[7]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ur/data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ascii_buffer_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.141ns (46.037%)  route 0.165ns (53.963%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        0.562     1.445    ur/clk_IBUF_BUFG
    SLICE_X53Y14         FDCE                                         r  ur/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  ur/data_reg_reg[0]/Q
                         net (fo=3, routed)           0.165     1.751    ur_n_9
    SLICE_X51Y14         FDPE                                         r  ascii_buffer_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ur/data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ascii_buffer_reg[2]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.141ns (46.032%)  route 0.165ns (53.968%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        0.562     1.445    ur/clk_IBUF_BUFG
    SLICE_X53Y14         FDCE                                         r  ur/data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  ur/data_reg_reg[2]/Q
                         net (fo=4, routed)           0.165     1.751    ur_n_7
    SLICE_X50Y16         FDPE                                         r  ascii_buffer_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vc/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vc/h_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        0.563     1.446    v/vc/clk_IBUF_BUFG
    SLICE_X45Y7          FDCE                                         r  v/vc/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y7          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  v/vc/h_count_reg_reg[0]/Q
                         net (fo=12, routed)          0.131     1.718    v/vc/h_count_reg_reg[8]_0[0]
    SLICE_X44Y7          LUT3 (Prop_lut3_I2_O)        0.045     1.763 r  v/vc/h_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.763    v/vc/h_count_next_0[2]
    SLICE_X44Y7          FDCE                                         r  v/vc/h_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_transmit_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sa/data_out_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.141ns (44.238%)  route 0.178ns (55.762%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        0.564     1.447    clk_IBUF_BUFG
    SLICE_X55Y11         FDRE                                         r  uart_transmit_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart_transmit_buffer_reg[1]/Q
                         net (fo=2, routed)           0.178     1.766    sa/Q[1]
    SLICE_X57Y11         FDRE                                         r  sa/data_out_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vc/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vc/h_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.189ns (59.024%)  route 0.131ns (40.976%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        0.563     1.446    v/vc/clk_IBUF_BUFG
    SLICE_X45Y7          FDCE                                         r  v/vc/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y7          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  v/vc/h_count_reg_reg[0]/Q
                         net (fo=12, routed)          0.131     1.718    v/vc/h_count_reg_reg[8]_0[0]
    SLICE_X44Y7          LUT5 (Prop_lut5_I3_O)        0.048     1.766 r  v/vc/h_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.766    v/vc/h_count_next_0[4]
    SLICE_X44Y7          FDCE                                         r  v/vc/h_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vc/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vc/v_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.263%)  route 0.133ns (41.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        0.564     1.447    v/vc/clk_IBUF_BUFG
    SLICE_X45Y4          FDCE                                         r  v/vc/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y4          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  v/vc/v_count_reg_reg[1]/Q
                         net (fo=14, routed)          0.133     1.721    v/vc/Q[1]
    SLICE_X44Y4          LUT2 (Prop_lut2_I0_O)        0.045     1.766 r  v/vc/v_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.766    v/vc/v_count_next[1]_i_1_n_0
    SLICE_X44Y4          FDCE                                         r  v/vc/v_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          2336 Endpoints
Min Delay          2336 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            v/ai/ascii_flat_reg[251]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.366ns  (logic 1.441ns (13.904%)  route 8.925ns (86.096%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1214, routed)        8.925    10.366    v/ai/reset_IBUF
    SLICE_X42Y26         FDCE                                         f  v/ai/ascii_flat_reg[251]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        1.432     4.773    v/ai/clk_IBUF_BUFG
    SLICE_X42Y26         FDCE                                         r  v/ai/ascii_flat_reg[251]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            v/ai/ascii_flat_reg[308]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.366ns  (logic 1.441ns (13.904%)  route 8.925ns (86.096%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1214, routed)        8.925    10.366    v/ai/reset_IBUF
    SLICE_X43Y26         FDCE                                         f  v/ai/ascii_flat_reg[308]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        1.432     4.773    v/ai/clk_IBUF_BUFG
    SLICE_X43Y26         FDCE                                         r  v/ai/ascii_flat_reg[308]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            v/ai/ascii_flat_reg[311]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.366ns  (logic 1.441ns (13.904%)  route 8.925ns (86.096%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1214, routed)        8.925    10.366    v/ai/reset_IBUF
    SLICE_X43Y26         FDCE                                         f  v/ai/ascii_flat_reg[311]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        1.432     4.773    v/ai/clk_IBUF_BUFG
    SLICE_X43Y26         FDCE                                         r  v/ai/ascii_flat_reg[311]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            v/ai/ascii_flat_reg[378]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.222ns  (logic 1.441ns (14.100%)  route 8.781ns (85.900%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1214, routed)        8.781    10.222    v/ai/reset_IBUF
    SLICE_X36Y27         FDCE                                         f  v/ai/ascii_flat_reg[378]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        1.431     4.772    v/ai/clk_IBUF_BUFG
    SLICE_X36Y27         FDCE                                         r  v/ai/ascii_flat_reg[378]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            v/ai/ascii_flat_reg[383]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.222ns  (logic 1.441ns (14.100%)  route 8.781ns (85.900%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1214, routed)        8.781    10.222    v/ai/reset_IBUF
    SLICE_X36Y27         FDCE                                         f  v/ai/ascii_flat_reg[383]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        1.431     4.772    v/ai/clk_IBUF_BUFG
    SLICE_X36Y27         FDCE                                         r  v/ai/ascii_flat_reg[383]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            v/ai/ascii_flat_reg[362]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.218ns  (logic 1.441ns (14.106%)  route 8.777ns (85.894%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1214, routed)        8.777    10.218    v/ai/reset_IBUF
    SLICE_X37Y27         FDCE                                         f  v/ai/ascii_flat_reg[362]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        1.431     4.772    v/ai/clk_IBUF_BUFG
    SLICE_X37Y27         FDCE                                         r  v/ai/ascii_flat_reg[362]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            v/ai/ascii_flat_reg[367]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.218ns  (logic 1.441ns (14.106%)  route 8.777ns (85.894%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1214, routed)        8.777    10.218    v/ai/reset_IBUF
    SLICE_X37Y27         FDCE                                         f  v/ai/ascii_flat_reg[367]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        1.431     4.772    v/ai/clk_IBUF_BUFG
    SLICE_X37Y27         FDCE                                         r  v/ai/ascii_flat_reg[367]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            v/ai/ascii_flat_reg[290]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.059ns  (logic 1.441ns (14.328%)  route 8.618ns (85.672%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1214, routed)        8.618    10.059    v/ai/reset_IBUF
    SLICE_X40Y27         FDCE                                         f  v/ai/ascii_flat_reg[290]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        1.433     4.774    v/ai/clk_IBUF_BUFG
    SLICE_X40Y27         FDCE                                         r  v/ai/ascii_flat_reg[290]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            v/ai/ascii_flat_reg[291]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.059ns  (logic 1.441ns (14.328%)  route 8.618ns (85.672%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1214, routed)        8.618    10.059    v/ai/reset_IBUF
    SLICE_X40Y27         FDCE                                         f  v/ai/ascii_flat_reg[291]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        1.433     4.774    v/ai/clk_IBUF_BUFG
    SLICE_X40Y27         FDCE                                         r  v/ai/ascii_flat_reg[291]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            v/ai/ascii_flat_reg[292]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.059ns  (logic 1.441ns (14.328%)  route 8.618ns (85.672%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1214, routed)        8.618    10.059    v/ai/reset_IBUF
    SLICE_X40Y27         FDCE                                         f  v/ai/ascii_flat_reg[292]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        1.433     4.774    v/ai/clk_IBUF_BUFG
    SLICE_X40Y27         FDCE                                         r  v/ai/ascii_flat_reg[292]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v/vc/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            v/vc/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.758%)  route 0.119ns (48.242%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y7          FDCE                         0.000     0.000 r  v/vc/h_count_next_reg[0]/C
    SLICE_X44Y7          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  v/vc/h_count_next_reg[0]/Q
                         net (fo=1, routed)           0.119     0.247    v/vc/h_count_next[0]
    SLICE_X45Y7          FDCE                                         r  v/vc/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        0.833     1.960    v/vc/clk_IBUF_BUFG
    SLICE_X45Y7          FDCE                                         r  v/vc/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 v/vc/v_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            v/vc/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDCE                         0.000     0.000 r  v/vc/v_count_next_reg[4]/C
    SLICE_X43Y6          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  v/vc/v_count_next_reg[4]/Q
                         net (fo=1, routed)           0.112     0.253    v/vc/v_count_next[4]
    SLICE_X43Y5          FDCE                                         r  v/vc/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        0.833     1.960    v/vc/clk_IBUF_BUFG
    SLICE_X43Y5          FDCE                                         r  v/vc/v_count_reg_reg[4]/C

Slack:                    inf
  Source:                 v/vc/h_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            v/vc/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDCE                         0.000     0.000 r  v/vc/h_count_next_reg[8]/C
    SLICE_X40Y7          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  v/vc/h_count_next_reg[8]/Q
                         net (fo=1, routed)           0.118     0.259    v/vc/h_count_next[8]
    SLICE_X41Y7          FDCE                                         r  v/vc/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        0.832     1.959    v/vc/clk_IBUF_BUFG
    SLICE_X41Y7          FDCE                                         r  v/vc/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 v/vc/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            v/vc/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y4          FDCE                         0.000     0.000 r  v/vc/v_count_next_reg[1]/C
    SLICE_X44Y4          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  v/vc/v_count_next_reg[1]/Q
                         net (fo=1, routed)           0.118     0.259    v/vc/v_count_next[1]
    SLICE_X45Y4          FDCE                                         r  v/vc/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        0.834     1.961    v/vc/clk_IBUF_BUFG
    SLICE_X45Y4          FDCE                                         r  v/vc/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 v/vc/h_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            v/vc/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDCE                         0.000     0.000 r  v/vc/h_count_next_reg[9]/C
    SLICE_X40Y7          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  v/vc/h_count_next_reg[9]/Q
                         net (fo=1, routed)           0.119     0.260    v/vc/h_count_next[9]
    SLICE_X41Y7          FDCE                                         r  v/vc/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        0.832     1.959    v/vc/clk_IBUF_BUFG
    SLICE_X41Y7          FDCE                                         r  v/vc/h_count_reg_reg[9]/C

Slack:                    inf
  Source:                 v/vc/v_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            v/vc/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.123%)  route 0.140ns (49.877%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDCE                         0.000     0.000 r  v/vc/v_count_next_reg[0]/C
    SLICE_X43Y6          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  v/vc/v_count_next_reg[0]/Q
                         net (fo=1, routed)           0.140     0.281    v/vc/v_count_next[0]
    SLICE_X43Y5          FDCE                                         r  v/vc/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        0.833     1.960    v/vc/clk_IBUF_BUFG
    SLICE_X43Y5          FDCE                                         r  v/vc/v_count_reg_reg[0]/C

Slack:                    inf
  Source:                 ps2/rx_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ps2_to_ascii/make_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.146ns (50.327%)  route 0.144ns (49.673%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDCE                         0.000     0.000 r  ps2/rx_reg_reg[1]/C
    SLICE_X48Y5          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  ps2/rx_reg_reg[1]/Q
                         net (fo=10, routed)          0.144     0.290    ps2_to_ascii/make_code_reg[7]_0[1]
    SLICE_X49Y6          FDRE                                         r  ps2_to_ascii/make_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        0.836     1.963    ps2_to_ascii/clk_IBUF_BUFG
    SLICE_X49Y6          FDRE                                         r  ps2_to_ascii/make_code_reg[1]/C

Slack:                    inf
  Source:                 v/vc/h_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            v/vc/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.557%)  route 0.155ns (52.443%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDCE                         0.000     0.000 r  v/vc/h_count_next_reg[1]/C
    SLICE_X47Y7          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  v/vc/h_count_next_reg[1]/Q
                         net (fo=1, routed)           0.155     0.296    v/vc/h_count_next[1]
    SLICE_X45Y7          FDCE                                         r  v/vc/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        0.833     1.960    v/vc/clk_IBUF_BUFG
    SLICE_X45Y7          FDCE                                         r  v/vc/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 ps2/rx_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ps2_to_ascii/make_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.133ns (44.502%)  route 0.166ns (55.498%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDCE                         0.000     0.000 r  ps2/rx_reg_reg[6]/C
    SLICE_X48Y5          FDCE (Prop_fdce_C_Q)         0.133     0.133 r  ps2/rx_reg_reg[6]/Q
                         net (fo=10, routed)          0.166     0.299    ps2_to_ascii/make_code_reg[7]_0[6]
    SLICE_X49Y4          FDRE                                         r  ps2_to_ascii/make_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        0.836     1.963    ps2_to_ascii/clk_IBUF_BUFG
    SLICE_X49Y4          FDRE                                         r  ps2_to_ascii/make_code_reg[6]/C

Slack:                    inf
  Source:                 ps2/rx_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ps2_to_ascii/make_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.133ns (44.163%)  route 0.168ns (55.837%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDCE                         0.000     0.000 r  ps2/rx_reg_reg[5]/C
    SLICE_X48Y5          FDCE (Prop_fdce_C_Q)         0.133     0.133 r  ps2/rx_reg_reg[5]/Q
                         net (fo=10, routed)          0.168     0.301    ps2_to_ascii/make_code_reg[7]_0[5]
    SLICE_X49Y6          FDRE                                         r  ps2_to_ascii/make_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1230, routed)        0.836     1.963    ps2_to_ascii/clk_IBUF_BUFG
    SLICE_X49Y6          FDRE                                         r  ps2_to_ascii/make_code_reg[5]/C





