// Seed: 3290427437
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  assign id_1 = id_2;
  logic id_5;
  type_8(
      1'd0, id_3[1 : 1]
  );
  logic id_6;
endmodule
