# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../labo2_ta3_zebi.ip_user_files/bd/comparateur_4bit/ip/comparateur_4bit_comparateur_1bit_0_0/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/comparateur_4bit/ip/comparateur_4bit_comparateur_1bit_0_0/src/comparateur_1bit_xup_and2_0_0/sim/comparateur_1bit_xup_and2_0_0.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/comparateur_4bit/ip/comparateur_4bit_comparateur_1bit_0_0/ipshared/f130/xup_nor2.srcs/sources_1/new/xup_nor2.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/comparateur_4bit/ip/comparateur_4bit_comparateur_1bit_0_0/src/comparateur_1bit_xup_nor2_0_0/sim/comparateur_1bit_xup_nor2_0_0.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/comparateur_4bit/ip/comparateur_4bit_comparateur_1bit_0_0/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/comparateur_4bit/ip/comparateur_4bit_comparateur_1bit_0_0/src/comparateur_1bit_xup_or2_0_0/sim/comparateur_1bit_xup_or2_0_0.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/comparateur_4bit/ipshared/b7fa/xup_and5.srcs/sources_1/new/xup_and5.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/comparateur_4bit/ip/comparateur_4bit_xup_and5_0_0/sim/comparateur_4bit_xup_and5_0_0.v" \
"../../../../labo2_ta3_zebi.ip_user_files/bd/comparateur_4bit/ip/comparateur_4bit_xlconcat_0_0/sim/comparateur_4bit_xlconcat_0_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
