-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Intel and sold by Intel or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

-- DATE "12/07/2017 20:09:51"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
LIBRARY STD;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE STD.STANDARD.ALL;

ENTITY 	Main IS
    PORT (
	reset : IN std_logic;
	clk : IN std_logic;
	BtnMin : IN std_logic;
	BtnSec : IN std_logic;
	BtnStart : IN std_logic;
	BtnClear : IN std_logic;
	BuzzerEnableAlternate : IN std_logic;
	NumberControlAlternate : IN std_logic_vector(12 DOWNTO 0);
	Output1 : OUT std_logic_vector(6 DOWNTO 0);
	Output2 : OUT std_logic_vector(6 DOWNTO 0);
	Output3 : OUT std_logic_vector(6 DOWNTO 0);
	Output4 : OUT std_logic_vector(6 DOWNTO 0);
	CountValueMainOut : OUT STD.STANDARD.integer range 0 TO 6000;
	DebugLED : OUT std_logic_vector(7 DOWNTO 0);
	BuzzerOut : OUT std_logic
	);
END Main;

-- Design Ports Information
-- NumberControlAlternate[0]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- NumberControlAlternate[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- NumberControlAlternate[2]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- NumberControlAlternate[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- NumberControlAlternate[4]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- NumberControlAlternate[5]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- NumberControlAlternate[6]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- NumberControlAlternate[7]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- NumberControlAlternate[8]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- NumberControlAlternate[9]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- NumberControlAlternate[10]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- NumberControlAlternate[11]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- NumberControlAlternate[12]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output1[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output1[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output1[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output1[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output1[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output1[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output1[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output2[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output2[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output2[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output2[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output2[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output2[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output2[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output3[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output3[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output3[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output3[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output3[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output3[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output3[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output4[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output4[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output4[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output4[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output4[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output4[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output4[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CountValueMainOut[0]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CountValueMainOut[1]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CountValueMainOut[2]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CountValueMainOut[3]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CountValueMainOut[4]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CountValueMainOut[5]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CountValueMainOut[6]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CountValueMainOut[7]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CountValueMainOut[8]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CountValueMainOut[9]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CountValueMainOut[10]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CountValueMainOut[11]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CountValueMainOut[12]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DebugLED[0]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DebugLED[1]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DebugLED[2]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DebugLED[3]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DebugLED[4]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DebugLED[5]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DebugLED[6]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DebugLED[7]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BuzzerOut	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BuzzerEnableAlternate	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BtnSec	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BtnStart	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BtnClear	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BtnMin	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF Main IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_BtnMin : std_logic;
SIGNAL ww_BtnSec : std_logic;
SIGNAL ww_BtnStart : std_logic;
SIGNAL ww_BtnClear : std_logic;
SIGNAL ww_BuzzerEnableAlternate : std_logic;
SIGNAL ww_NumberControlAlternate : std_logic_vector(12 DOWNTO 0);
SIGNAL ww_Output1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_Output2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_Output3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_Output4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_CountValueMainOut : std_logic_vector(12 DOWNTO 0);
SIGNAL ww_DebugLED : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_BuzzerOut : std_logic;
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \StateMachine_1|Selector16~9clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Buzzer_1|ClockDivider_PWM|clk_out~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \StateMachine_1|mode.st_190~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \StateMachine_1|DebugLED[7]~6clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \NumberControlAlternate[0]~input_o\ : std_logic;
SIGNAL \NumberControlAlternate[1]~input_o\ : std_logic;
SIGNAL \NumberControlAlternate[2]~input_o\ : std_logic;
SIGNAL \NumberControlAlternate[3]~input_o\ : std_logic;
SIGNAL \NumberControlAlternate[4]~input_o\ : std_logic;
SIGNAL \NumberControlAlternate[5]~input_o\ : std_logic;
SIGNAL \NumberControlAlternate[6]~input_o\ : std_logic;
SIGNAL \NumberControlAlternate[7]~input_o\ : std_logic;
SIGNAL \NumberControlAlternate[8]~input_o\ : std_logic;
SIGNAL \NumberControlAlternate[9]~input_o\ : std_logic;
SIGNAL \NumberControlAlternate[10]~input_o\ : std_logic;
SIGNAL \NumberControlAlternate[11]~input_o\ : std_logic;
SIGNAL \NumberControlAlternate[12]~input_o\ : std_logic;
SIGNAL \Output1[0]~output_o\ : std_logic;
SIGNAL \Output1[1]~output_o\ : std_logic;
SIGNAL \Output1[2]~output_o\ : std_logic;
SIGNAL \Output1[3]~output_o\ : std_logic;
SIGNAL \Output1[4]~output_o\ : std_logic;
SIGNAL \Output1[5]~output_o\ : std_logic;
SIGNAL \Output1[6]~output_o\ : std_logic;
SIGNAL \Output2[0]~output_o\ : std_logic;
SIGNAL \Output2[1]~output_o\ : std_logic;
SIGNAL \Output2[2]~output_o\ : std_logic;
SIGNAL \Output2[3]~output_o\ : std_logic;
SIGNAL \Output2[4]~output_o\ : std_logic;
SIGNAL \Output2[5]~output_o\ : std_logic;
SIGNAL \Output2[6]~output_o\ : std_logic;
SIGNAL \Output3[0]~output_o\ : std_logic;
SIGNAL \Output3[1]~output_o\ : std_logic;
SIGNAL \Output3[2]~output_o\ : std_logic;
SIGNAL \Output3[3]~output_o\ : std_logic;
SIGNAL \Output3[4]~output_o\ : std_logic;
SIGNAL \Output3[5]~output_o\ : std_logic;
SIGNAL \Output3[6]~output_o\ : std_logic;
SIGNAL \Output4[0]~output_o\ : std_logic;
SIGNAL \Output4[1]~output_o\ : std_logic;
SIGNAL \Output4[2]~output_o\ : std_logic;
SIGNAL \Output4[3]~output_o\ : std_logic;
SIGNAL \Output4[4]~output_o\ : std_logic;
SIGNAL \Output4[5]~output_o\ : std_logic;
SIGNAL \Output4[6]~output_o\ : std_logic;
SIGNAL \CountValueMainOut[0]~output_o\ : std_logic;
SIGNAL \CountValueMainOut[1]~output_o\ : std_logic;
SIGNAL \CountValueMainOut[2]~output_o\ : std_logic;
SIGNAL \CountValueMainOut[3]~output_o\ : std_logic;
SIGNAL \CountValueMainOut[4]~output_o\ : std_logic;
SIGNAL \CountValueMainOut[5]~output_o\ : std_logic;
SIGNAL \CountValueMainOut[6]~output_o\ : std_logic;
SIGNAL \CountValueMainOut[7]~output_o\ : std_logic;
SIGNAL \CountValueMainOut[8]~output_o\ : std_logic;
SIGNAL \CountValueMainOut[9]~output_o\ : std_logic;
SIGNAL \CountValueMainOut[10]~output_o\ : std_logic;
SIGNAL \CountValueMainOut[11]~output_o\ : std_logic;
SIGNAL \CountValueMainOut[12]~output_o\ : std_logic;
SIGNAL \DebugLED[0]~output_o\ : std_logic;
SIGNAL \DebugLED[1]~output_o\ : std_logic;
SIGNAL \DebugLED[2]~output_o\ : std_logic;
SIGNAL \DebugLED[3]~output_o\ : std_logic;
SIGNAL \DebugLED[4]~output_o\ : std_logic;
SIGNAL \DebugLED[5]~output_o\ : std_logic;
SIGNAL \DebugLED[6]~output_o\ : std_logic;
SIGNAL \DebugLED[7]~output_o\ : std_logic;
SIGNAL \BuzzerOut~output_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \BtnMin~input_o\ : std_logic;
SIGNAL \FallingEdge_Min|SavedValue~q\ : std_logic;
SIGNAL \FallingEdge_Min|FallingOutput~combout\ : std_logic;
SIGNAL \BtnSec~input_o\ : std_logic;
SIGNAL \FallingEdge_Sec|SavedValue~q\ : std_logic;
SIGNAL \StateMachine_1|counter_proc~0_combout\ : std_logic;
SIGNAL \BtnClear~input_o\ : std_logic;
SIGNAL \FallingEdge_Clear|SavedValue~q\ : std_logic;
SIGNAL \StateMachine_1|Selector0~0_combout\ : std_logic;
SIGNAL \StateMachine_1|nxt_mode.st_reset_2101~combout\ : std_logic;
SIGNAL \StateMachine_1|mode.st_reset~0_combout\ : std_logic;
SIGNAL \reset~input_o\ : std_logic;
SIGNAL \StateMachine_1|mode.st_reset~q\ : std_logic;
SIGNAL \BtnStart~input_o\ : std_logic;
SIGNAL \FallingEdge_Start|SavedValue~q\ : std_logic;
SIGNAL \StateMachine_1|nxt_mode.st_110_2041~combout\ : std_logic;
SIGNAL \StateMachine_1|mode.st_110~q\ : std_logic;
SIGNAL \StateMachine_1|Selector5~0_combout\ : std_logic;
SIGNAL \StateMachine_1|Selector2~0_combout\ : std_logic;
SIGNAL \StateMachine_1|Selector3~0_combout\ : std_logic;
SIGNAL \StateMachine_1|nxt_mode.st_111_2011~combout\ : std_logic;
SIGNAL \StateMachine_1|mode.st_111~q\ : std_logic;
SIGNAL \StateMachine_1|CountValue[0]~15_combout\ : std_logic;
SIGNAL \StateMachine_1|Selector5~1_combout\ : std_logic;
SIGNAL \StateMachine_1|nxt_mode.st_190_1951~combout\ : std_logic;
SIGNAL \StateMachine_1|mode.st_190~q\ : std_logic;
SIGNAL \StateMachine_1|nxt_mode.st_220_1861~combout\ : std_logic;
SIGNAL \StateMachine_1|mode.st_220~q\ : std_logic;
SIGNAL \StateMachine_1|Selector6~0_combout\ : std_logic;
SIGNAL \StateMachine_1|nxt_mode.st_200_1921~combout\ : std_logic;
SIGNAL \StateMachine_1|mode.st_200~q\ : std_logic;
SIGNAL \StateMachine_1|output_proc~5_combout\ : std_logic;
SIGNAL \StateMachine_1|Selector12~0_combout\ : std_logic;
SIGNAL \StateMachine_1|nxt_mode.st_310_1741~combout\ : std_logic;
SIGNAL \StateMachine_1|mode.st_310~q\ : std_logic;
SIGNAL \StateMachine_1|nxt_mode.st_320_1711~combout\ : std_logic;
SIGNAL \StateMachine_1|mode.st_320~q\ : std_logic;
SIGNAL \StateMachine_1|Selector10~0_combout\ : std_logic;
SIGNAL \StateMachine_1|nxt_mode.st_290_1801~combout\ : std_logic;
SIGNAL \StateMachine_1|mode.st_290~q\ : std_logic;
SIGNAL \StateMachine_1|Selector11~0_combout\ : std_logic;
SIGNAL \StateMachine_1|nxt_mode.st_300_1771~combout\ : std_logic;
SIGNAL \StateMachine_1|mode.st_300~q\ : std_logic;
SIGNAL \StateMachine_1|Selector14~0_combout\ : std_logic;
SIGNAL \StateMachine_1|nxt_mode.st_321_1681~combout\ : std_logic;
SIGNAL \StateMachine_1|mode.st_321~q\ : std_logic;
SIGNAL \StateMachine_1|Selector15~0_combout\ : std_logic;
SIGNAL \StateMachine_1|nxt_mode.st_330_1651~combout\ : std_logic;
SIGNAL \StateMachine_1|mode.st_330~q\ : std_logic;
SIGNAL \StateMachine_1|CountValue[12]~42_combout\ : std_logic;
SIGNAL \StateMachine_1|nxt_mode.st_120_1981~combout\ : std_logic;
SIGNAL \StateMachine_1|mode.st_120~q\ : std_logic;
SIGNAL \StateMachine_1|output_proc~4_combout\ : std_logic;
SIGNAL \StateMachine_1|CountValue[2]~39_combout\ : std_logic;
SIGNAL \StateMachine_1|mode.st_190~clkctrl_outclk\ : std_logic;
SIGNAL \StateMachine_1|Add1~0_combout\ : std_logic;
SIGNAL \StateMachine_1|Add2~0_combout\ : std_logic;
SIGNAL \StateMachine_1|CountValue[0]~44_combout\ : std_logic;
SIGNAL \StateMachine_1|CountValue[0]~45_combout\ : std_logic;
SIGNAL \StateMachine_1|Add2~1\ : std_logic;
SIGNAL \StateMachine_1|Add2~2_combout\ : std_logic;
SIGNAL \StateMachine_1|CountValue[1]~40_combout\ : std_logic;
SIGNAL \StateMachine_1|CountValue[1]~41_combout\ : std_logic;
SIGNAL \StateMachine_1|Add1~1\ : std_logic;
SIGNAL \StateMachine_1|Add1~2_combout\ : std_logic;
SIGNAL \StateMachine_1|Add2~3\ : std_logic;
SIGNAL \StateMachine_1|Add2~4_combout\ : std_logic;
SIGNAL \StateMachine_1|CountValue[2]~37_combout\ : std_logic;
SIGNAL \StateMachine_1|CountValue[2]~38_combout\ : std_logic;
SIGNAL \StateMachine_1|Add2~5\ : std_logic;
SIGNAL \StateMachine_1|Add2~6_combout\ : std_logic;
SIGNAL \StateMachine_1|Add0~0_combout\ : std_logic;
SIGNAL \StateMachine_1|Add1~3\ : std_logic;
SIGNAL \StateMachine_1|Add1~4_combout\ : std_logic;
SIGNAL \StateMachine_1|CountValue[3]~35_combout\ : std_logic;
SIGNAL \StateMachine_1|CountValue[3]~36_combout\ : std_logic;
SIGNAL \StateMachine_1|Add1~5\ : std_logic;
SIGNAL \StateMachine_1|Add1~6_combout\ : std_logic;
SIGNAL \StateMachine_1|Add0~1\ : std_logic;
SIGNAL \StateMachine_1|Add0~2_combout\ : std_logic;
SIGNAL \StateMachine_1|Add2~7\ : std_logic;
SIGNAL \StateMachine_1|Add2~8_combout\ : std_logic;
SIGNAL \StateMachine_1|CountValue[4]~33_combout\ : std_logic;
SIGNAL \StateMachine_1|CountValue[4]~34_combout\ : std_logic;
SIGNAL \StateMachine_1|Add2~9\ : std_logic;
SIGNAL \StateMachine_1|Add2~10_combout\ : std_logic;
SIGNAL \StateMachine_1|Add0~3\ : std_logic;
SIGNAL \StateMachine_1|Add0~4_combout\ : std_logic;
SIGNAL \StateMachine_1|Add1~7\ : std_logic;
SIGNAL \StateMachine_1|Add1~8_combout\ : std_logic;
SIGNAL \StateMachine_1|CountValue[5]~31_combout\ : std_logic;
SIGNAL \StateMachine_1|CountValue[5]~32_combout\ : std_logic;
SIGNAL \StateMachine_1|Add1~9\ : std_logic;
SIGNAL \StateMachine_1|Add1~10_combout\ : std_logic;
SIGNAL \StateMachine_1|Add0~5\ : std_logic;
SIGNAL \StateMachine_1|Add0~6_combout\ : std_logic;
SIGNAL \StateMachine_1|Add2~11\ : std_logic;
SIGNAL \StateMachine_1|Add2~12_combout\ : std_logic;
SIGNAL \StateMachine_1|CountValue[6]~29_combout\ : std_logic;
SIGNAL \StateMachine_1|CountValue[6]~30_combout\ : std_logic;
SIGNAL \StateMachine_1|Add0~7\ : std_logic;
SIGNAL \StateMachine_1|Add0~8_combout\ : std_logic;
SIGNAL \StateMachine_1|Add2~13\ : std_logic;
SIGNAL \StateMachine_1|Add2~14_combout\ : std_logic;
SIGNAL \StateMachine_1|Add1~11\ : std_logic;
SIGNAL \StateMachine_1|Add1~12_combout\ : std_logic;
SIGNAL \StateMachine_1|CountValue[7]~27_combout\ : std_logic;
SIGNAL \StateMachine_1|CountValue[7]~28_combout\ : std_logic;
SIGNAL \StateMachine_1|Add1~13\ : std_logic;
SIGNAL \StateMachine_1|Add1~14_combout\ : std_logic;
SIGNAL \StateMachine_1|Add0~9\ : std_logic;
SIGNAL \StateMachine_1|Add0~10_combout\ : std_logic;
SIGNAL \StateMachine_1|Add2~15\ : std_logic;
SIGNAL \StateMachine_1|Add2~16_combout\ : std_logic;
SIGNAL \StateMachine_1|CountValue[8]~25_combout\ : std_logic;
SIGNAL \StateMachine_1|CountValue[8]~26_combout\ : std_logic;
SIGNAL \StateMachine_1|Add0~11\ : std_logic;
SIGNAL \StateMachine_1|Add0~12_combout\ : std_logic;
SIGNAL \StateMachine_1|Add2~17\ : std_logic;
SIGNAL \StateMachine_1|Add2~18_combout\ : std_logic;
SIGNAL \StateMachine_1|Add1~15\ : std_logic;
SIGNAL \StateMachine_1|Add1~16_combout\ : std_logic;
SIGNAL \StateMachine_1|CountValue[9]~23_combout\ : std_logic;
SIGNAL \StateMachine_1|CountValue[9]~24_combout\ : std_logic;
SIGNAL \StateMachine_1|LessThan2~1_combout\ : std_logic;
SIGNAL \StateMachine_1|LessThan2~0_combout\ : std_logic;
SIGNAL \StateMachine_1|Selector16~0_combout\ : std_logic;
SIGNAL \StateMachine_1|LessThan2~2_combout\ : std_logic;
SIGNAL \StateMachine_1|Selector7~0_combout\ : std_logic;
SIGNAL \StateMachine_1|nxt_mode.st_210_1891~combout\ : std_logic;
SIGNAL \StateMachine_1|mode.st_210~q\ : std_logic;
SIGNAL \StateMachine_1|CountValue[3]~14_combout\ : std_logic;
SIGNAL \StateMachine_1|Add0~13\ : std_logic;
SIGNAL \StateMachine_1|Add0~14_combout\ : std_logic;
SIGNAL \StateMachine_1|Add1~17\ : std_logic;
SIGNAL \StateMachine_1|Add1~18_combout\ : std_logic;
SIGNAL \StateMachine_1|CountValue[10]~21_combout\ : std_logic;
SIGNAL \StateMachine_1|Add2~19\ : std_logic;
SIGNAL \StateMachine_1|Add2~20_combout\ : std_logic;
SIGNAL \StateMachine_1|CountValue[10]~22_combout\ : std_logic;
SIGNAL \StateMachine_1|Add2~21\ : std_logic;
SIGNAL \StateMachine_1|Add2~22_combout\ : std_logic;
SIGNAL \StateMachine_1|Add1~19\ : std_logic;
SIGNAL \StateMachine_1|Add1~20_combout\ : std_logic;
SIGNAL \StateMachine_1|Add0~15\ : std_logic;
SIGNAL \StateMachine_1|Add0~16_combout\ : std_logic;
SIGNAL \StateMachine_1|CountValue[11]~19_combout\ : std_logic;
SIGNAL \StateMachine_1|CountValue[11]~20_combout\ : std_logic;
SIGNAL \StateMachine_1|LessThan1~1_combout\ : std_logic;
SIGNAL \StateMachine_1|LessThan1~0_combout\ : std_logic;
SIGNAL \StateMachine_1|LessThan1~2_combout\ : std_logic;
SIGNAL \StateMachine_1|LessThan1~3_combout\ : std_logic;
SIGNAL \StateMachine_1|Selector2~1_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[0]~27_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[11]~50\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[12]~51_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[12]~52\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[13]~53_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[13]~54\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[14]~55_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[14]~56\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[15]~57_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[15]~58\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[16]~59_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[16]~60\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[17]~61_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[17]~62\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[18]~63_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[18]~64\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[19]~65_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[19]~66\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[20]~67_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[20]~68\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[21]~69_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[21]~70\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[22]~71_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[22]~72\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[23]~73_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[23]~74\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[24]~75_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[24]~76\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[25]~77_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[25]~78\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[26]~79_combout\ : std_logic;
SIGNAL \ClockDivider_1|Equal0~2_combout\ : std_logic;
SIGNAL \ClockDivider_1|Equal0~5_combout\ : std_logic;
SIGNAL \ClockDivider_1|Equal0~0_combout\ : std_logic;
SIGNAL \ClockDivider_1|Equal0~1_combout\ : std_logic;
SIGNAL \ClockDivider_1|LessThan0~0_combout\ : std_logic;
SIGNAL \ClockDivider_1|LessThan0~1_combout\ : std_logic;
SIGNAL \ClockDivider_1|LessThan0~2_combout\ : std_logic;
SIGNAL \ClockDivider_1|LessThan0~3_combout\ : std_logic;
SIGNAL \ClockDivider_1|LessThan0~4_combout\ : std_logic;
SIGNAL \ClockDivider_1|LessThan0~5_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[0]~28\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[1]~29_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[1]~30\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[2]~31_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[2]~32\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[3]~33_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[3]~34\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[4]~35_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[4]~36\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[5]~37_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[5]~38\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[6]~39_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[6]~40\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[7]~41_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[7]~42\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[8]~43_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[8]~44\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[9]~45_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[9]~46\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[10]~47_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[10]~48\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[11]~49_combout\ : std_logic;
SIGNAL \ClockDivider_1|Equal0~8_combout\ : std_logic;
SIGNAL \ClockDivider_1|Equal0~6_combout\ : std_logic;
SIGNAL \ClockDivider_1|Equal0~7_combout\ : std_logic;
SIGNAL \ClockDivider_1|Equal0~3_combout\ : std_logic;
SIGNAL \ClockDivider_1|Equal0~4_combout\ : std_logic;
SIGNAL \ClockDivider_1|Equal0~9_combout\ : std_logic;
SIGNAL \ClockDivider_1|clk_out~q\ : std_logic;
SIGNAL \StateMachine_1|Selector16~4_combout\ : std_logic;
SIGNAL \StateMachine_1|Selector9~0_combout\ : std_logic;
SIGNAL \StateMachine_1|nxt_mode.st_221_1831~combout\ : std_logic;
SIGNAL \StateMachine_1|mode.st_221~q\ : std_logic;
SIGNAL \StateMachine_1|Selector16~1_combout\ : std_logic;
SIGNAL \StateMachine_1|Selector16~2_combout\ : std_logic;
SIGNAL \StateMachine_1|Selector16~3_combout\ : std_logic;
SIGNAL \StateMachine_1|Selector16~5_combout\ : std_logic;
SIGNAL \StateMachine_1|Selector16~6_combout\ : std_logic;
SIGNAL \StateMachine_1|Selector16~7_combout\ : std_logic;
SIGNAL \StateMachine_1|Selector16~8_combout\ : std_logic;
SIGNAL \StateMachine_1|Selector16~9_combout\ : std_logic;
SIGNAL \StateMachine_1|Selector16~9clkctrl_outclk\ : std_logic;
SIGNAL \StateMachine_1|Selector1~0_combout\ : std_logic;
SIGNAL \StateMachine_1|nxt_mode.st_100_2071~combout\ : std_logic;
SIGNAL \StateMachine_1|mode.st_100~q\ : std_logic;
SIGNAL \StateMachine_1|CountValue[12]~43_combout\ : std_logic;
SIGNAL \StateMachine_1|Add0~17\ : std_logic;
SIGNAL \StateMachine_1|Add0~18_combout\ : std_logic;
SIGNAL \StateMachine_1|Add2~23\ : std_logic;
SIGNAL \StateMachine_1|Add2~24_combout\ : std_logic;
SIGNAL \StateMachine_1|Add1~21\ : std_logic;
SIGNAL \StateMachine_1|Add1~22_combout\ : std_logic;
SIGNAL \StateMachine_1|CountValue[12]~16_combout\ : std_logic;
SIGNAL \StateMachine_1|CountValue[12]~17_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[18]~86_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[18]~87_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[17]~89_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[17]~88_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[16]~91_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[16]~90_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[15]~92_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[15]~93_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[23]~149_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[23]~94_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[22]~95_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[22]~150_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[21]~97_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[21]~96_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[20]~98_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[20]~99_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[28]~142_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[28]~100_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[27]~101_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[27]~151_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[26]~102_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[26]~103_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[25]~104_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[25]~105_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[112]~102_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[111]~103_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[110]~104_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[109]~106_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[109]~105_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[108]~108_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[108]~107_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[107]~110_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[107]~109_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[106]~111_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[106]~112_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[33]~143_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[33]~106_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[32]~152_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[32]~107_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[31]~108_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[31]~109_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[30]~110_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[30]~111_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[105]~114_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[105]~113_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~15\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[126]~115_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[126]~166_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[125]~116_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[125]~167_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[124]~117_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[124]~168_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[123]~118_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[123]~189_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[122]~119_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[122]~190_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[121]~191_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[121]~120_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[120]~192_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[120]~121_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[119]~122_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[119]~193_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[38]~112_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[38]~144_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[37]~113_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[37]~153_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[36]~115_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[36]~114_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[35]~116_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[35]~117_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[104]~123_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[104]~124_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[118]~125_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[118]~169_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[10]~17\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[140]~170_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[140]~126_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[139]~171_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[139]~127_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[138]~172_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[138]~128_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[137]~173_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[137]~129_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[136]~174_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[136]~130_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[135]~131_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[135]~175_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[134]~132_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[134]~176_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[133]~133_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[133]~177_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[132]~134_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[132]~178_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[43]~145_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[43]~118_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[42]~154_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[42]~119_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[41]~120_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[41]~121_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[40]~122_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[40]~123_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[131]~194_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[117]~136_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[117]~135_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[131]~137_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~19\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[154]~179_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[154]~138_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[153]~139_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[153]~180_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[152]~140_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[152]~181_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[151]~141_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[151]~182_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[150]~183_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[150]~142_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[149]~184_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[149]~143_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[148]~185_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[148]~144_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[147]~186_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[147]~145_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[146]~146_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[146]~187_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[145]~188_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[145]~147_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[48]~146_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[48]~124_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[47]~125_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[47]~155_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[46]~126_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[46]~127_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[45]~128_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[45]~129_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[144]~195_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[130]~149_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[130]~148_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[144]~150_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~15\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~17\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~19\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[12]~21\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[168]~151_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[167]~152_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[166]~153_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[165]~154_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[164]~155_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[163]~156_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[162]~157_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[161]~158_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[160]~159_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[159]~160_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[158]~161_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[53]~130_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[53]~147_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[52]~131_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[52]~156_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[51]~132_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[51]~133_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[50]~134_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[50]~135_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[143]~163_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[143]~162_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[157]~164_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[58]~148_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[58]~136_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[57]~157_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[57]~137_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[56]~138_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[56]~139_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[55]~140_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[55]~141_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~1_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~3_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~5_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[156]~165_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~11\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~13\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~15\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~17\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~19\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~21\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~23\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~24_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~25\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~26_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~22_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~16_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|_~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~18_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|_~1_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[7]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[7]~3_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~20_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|_~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[12]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[11]~7_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[10]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[53]~108_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[53]~107_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[52]~109_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[52]~110_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[51]~111_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[51]~180_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[50]~112_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[50]~113_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[8]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[49]~115_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[49]~114_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[54]~106_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[62]~116_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[62]~209_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[61]~117_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[61]~210_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[60]~118_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[60]~181_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[59]~211_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[59]~119_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[58]~121_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[58]~120_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[8]~11_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[57]~122_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[48]~124_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[48]~123_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[57]~125_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[70]~126_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[70]~182_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[69]~183_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[69]~127_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[68]~184_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[68]~128_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[67]~129_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[67]~185_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[66]~130_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[66]~212_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[56]~133_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[56]~132_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[65]~134_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[65]~131_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[78]~135_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[78]~186_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[77]~187_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[77]~136_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[76]~137_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[76]~188_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[75]~138_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[75]~189_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[74]~190_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[74]~139_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[6]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[73]~140_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[64]~142_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[64]~141_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[73]~143_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[84]~193_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[86]~191_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[86]~144_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[85]~192_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[85]~145_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[84]~146_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[83]~147_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[83]~194_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[82]~213_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[82]~148_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[72]~151_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[72]~150_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[81]~152_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[81]~149_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[93]~196_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[94]~195_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[94]~153_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[93]~154_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[92]~197_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[92]~155_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[91]~198_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[91]~156_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[90]~199_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[90]~157_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[4]~13_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[89]~158_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[80]~160_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[80]~159_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[89]~161_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[102]~200_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[102]~162_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[101]~201_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[101]~163_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[100]~164_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[100]~202_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[99]~165_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[99]~203_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[98]~166_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[98]~214_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[97]~167_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[88]~169_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[88]~168_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[97]~170_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[110]~204_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[110]~171_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[109]~205_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[109]~172_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[108]~206_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[108]~173_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[107]~207_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[107]~174_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[106]~175_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[106]~208_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[105]~176_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[96]~178_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[96]~177_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[1]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[105]~179_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[2]~1_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[3]~3_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[4]~5_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[5]~7_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[6]~9_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[7]~11_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[1]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[0]~3_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[3]~1_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Decoder_Min|Output[0]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Decoder_Min|Output[1]~1_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Decoder_Min|Output[5]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Decoder_Min|Output[6]~3_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~13\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[126]~123_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[126]~122_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[125]~124_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[125]~125_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[124]~127_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[124]~126_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[123]~128_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[123]~129_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[122]~130_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[122]~131_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[121]~132_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[121]~133_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[120]~135_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[120]~134_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[119]~137_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[119]~136_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~13\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~15\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[140]~138_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[140]~197_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[139]~139_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[139]~198_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[138]~140_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[138]~199_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[137]~200_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[137]~141_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[136]~201_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[136]~142_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[135]~202_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[135]~143_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[134]~203_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[134]~144_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[133]~145_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[133]~146_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[118]~149_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[118]~148_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[132]~150_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[132]~147_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~13\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~15\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~17\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[154]~180_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[154]~151_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[153]~152_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[153]~181_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[152]~153_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[152]~182_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[151]~183_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[151]~154_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[150]~155_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[150]~184_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[149]~156_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[149]~185_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[148]~186_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[148]~157_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[147]~158_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[147]~204_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[146]~159_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[146]~205_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[117]~162_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[117]~161_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[145]~206_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[131]~163_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[131]~160_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[145]~164_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~13\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~15\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~17\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~19\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[168]~187_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~18_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[168]~165_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[167]~166_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[167]~188_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[166]~167_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[166]~189_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[165]~168_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[165]~190_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[164]~169_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[164]~191_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[54]~82_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[54]~123_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[53]~83_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[53]~124_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[52]~125_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[52]~84_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[51]~85_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[51]~126_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[50]~86_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[50]~127_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[163]~170_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[163]~192_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[49]~87_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[49]~128_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[62]~88_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[62]~129_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[61]~130_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[61]~89_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[60]~90_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[60]~131_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[59]~132_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[59]~91_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[58]~92_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[58]~133_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[162]~171_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[162]~193_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[48]~93_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[48]~134_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[57]~94_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[57]~135_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[70]~95_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[70]~136_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[69]~96_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[69]~137_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[68]~97_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[68]~138_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[67]~139_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[67]~98_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[66]~99_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[66]~140_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[161]~194_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[161]~172_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[56]~100_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[56]~141_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[65]~101_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[65]~142_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[78]~102_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[78]~143_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[77]~103_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[77]~144_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[76]~145_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[76]~104_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[75]~146_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[75]~105_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[74]~106_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[74]~147_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[160]~195_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[160]~173_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[64]~148_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[73]~149_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[64]~107_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[73]~108_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[85]~151_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[86]~109_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[86]~150_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[85]~110_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[84]~152_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[84]~111_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[83]~153_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[83]~112_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[82]~113_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[82]~154_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[159]~196_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[159]~174_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~16_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[72]~114_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[72]~155_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[81]~115_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[81]~156_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[94]~157_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[94]~116_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[93]~117_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[93]~158_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[92]~159_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[92]~118_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[91]~119_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[91]~160_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[90]~120_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[90]~161_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[130]~177_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[130]~176_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[158]~207_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[144]~178_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[144]~175_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~22_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[80]~162_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[158]~179_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~16_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[89]~163_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[80]~121_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[89]~122_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Decoder_SecTen|Output[0]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Decoder_SecTen|Output[1]~1_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Decoder_SecTen|Output[5]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Decoder_SecTen|Output[6]~3_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[84]~167_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[84]~166_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[83]~169_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[83]~168_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[82]~170_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[82]~171_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[81]~173_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[81]~172_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[80]~174_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[80]~175_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[79]~176_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[79]~177_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[98]~293_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[98]~178_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[97]~179_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[97]~294_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[96]~180_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[96]~295_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[95]~181_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[95]~296_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[94]~182_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[94]~297_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[93]~184_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[93]~183_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[78]~186_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[78]~187_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[92]~188_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[92]~185_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[112]~254_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[112]~189_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[111]~190_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[111]~255_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[110]~256_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[110]~191_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[109]~192_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[109]~257_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[108]~258_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[108]~193_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[107]~194_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[107]~298_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[106]~299_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[106]~195_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[105]~196_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[91]~198_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[91]~197_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[105]~199_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~15\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[123]~262_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[126]~200_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[126]~259_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[125]~201_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[125]~260_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[124]~261_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[124]~202_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[123]~203_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[122]~263_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[122]~204_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[121]~264_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[121]~205_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[120]~265_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[120]~206_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[119]~300_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[119]~207_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[104]~209_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[104]~210_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[118]~211_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[118]~208_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~17\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[137]~269_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[137]~215_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[136]~216_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[136]~270_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[135]~271_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[135]~217_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[134]~272_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[134]~218_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[133]~273_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[133]~219_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[132]~220_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[132]~301_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[131]~221_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[117]~223_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[117]~222_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[131]~224_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[140]~266_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[140]~212_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[139]~267_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[139]~213_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[138]~268_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[138]~214_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~19\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[151]~228_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[151]~277_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[150]~278_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[150]~229_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[149]~230_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[149]~279_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[148]~231_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[148]~280_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[147]~281_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[147]~232_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[146]~233_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[146]~282_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[145]~302_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[145]~234_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[144]~235_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[130]~237_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[130]~236_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[144]~238_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[154]~225_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[154]~274_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[153]~275_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[153]~226_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[152]~227_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[152]~276_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~21\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[168]~283_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[168]~239_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[167]~240_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[167]~284_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[166]~241_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[166]~285_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[165]~286_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[15]~117_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[165]~242_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[18]~78_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[18]~114_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[17]~115_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[17]~79_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[16]~80_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[16]~116_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[15]~81_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[21]~120_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[21]~84_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[164]~287_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[20]~121_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[164]~243_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[20]~85_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[23]~118_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[23]~82_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[22]~83_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[22]~119_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[28]~122_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[28]~86_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[27]~87_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[27]~123_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[26]~88_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[26]~124_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[163]~288_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[25]~125_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[163]~244_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[25]~89_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[33]~126_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[33]~90_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[32]~127_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[32]~91_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[31]~128_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[31]~92_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[162]~245_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[162]~289_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[30]~93_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[30]~129_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[37]~95_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[37]~131_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[36]~96_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[36]~132_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[161]~290_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[35]~133_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[161]~246_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[35]~97_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[38]~130_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[38]~94_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[43]~98_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[43]~134_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[42]~99_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[42]~135_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[41]~100_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[41]~136_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[160]~291_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[160]~247_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[40]~101_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[40]~137_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[48]~102_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[48]~138_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[47]~103_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[47]~139_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[46]~140_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[46]~104_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[159]~292_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[159]~248_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[45]~105_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[45]~141_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[53]~142_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[53]~106_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[52]~107_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[52]~143_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[51]~108_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[51]~144_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[158]~303_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[158]~249_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[50]~109_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[50]~145_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[58]~146_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[58]~110_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[57]~111_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[57]~147_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[56]~112_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[56]~148_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[143]~251_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[143]~252_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[55]~149_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[157]~253_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[157]~250_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[55]~113_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Decoder_Sec|Output[0]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Decoder_Sec|Output[1]~1_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Decoder_Sec|Output[5]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Decoder_Sec|Output[6]~3_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[42]~164_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[42]~165_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[41]~166_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[41]~167_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[40]~169_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[40]~168_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[39]~170_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[39]~171_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[56]~172_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[56]~301_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[55]~302_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[55]~173_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[54]~174_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[54]~303_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[53]~175_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[53]~176_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[52]~177_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[52]~178_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[70]~259_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[70]~179_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[69]~180_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[69]~260_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[68]~261_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[68]~181_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[67]~304_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[67]~182_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[66]~184_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[66]~183_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[65]~186_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[65]~185_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[84]~187_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[84]~262_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[83]~188_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[83]~263_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[82]~189_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[82]~264_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[81]~265_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[81]~190_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[80]~305_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[80]~191_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[79]~193_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[79]~192_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[78]~194_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[78]~195_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[98]~266_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[98]~196_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[97]~267_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[97]~197_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[96]~268_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[96]~198_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[95]~269_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[95]~199_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[94]~200_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[94]~270_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[93]~201_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[93]~306_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[92]~202_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[92]~203_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[91]~204_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[91]~205_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[112]~271_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[112]~206_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[111]~207_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[111]~272_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[110]~208_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[110]~273_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[109]~274_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[109]~209_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[108]~275_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[108]~210_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[107]~211_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[107]~276_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[106]~212_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[106]~307_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[105]~214_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[105]~213_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[104]~216_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[104]~215_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[126]~277_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[126]~217_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[125]~218_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[125]~278_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[124]~279_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[124]~219_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[123]~280_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[123]~220_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[122]~281_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[122]~221_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[121]~222_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[121]~282_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[120]~223_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[120]~283_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[119]~224_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[119]~308_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[118]~226_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[118]~225_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[117]~227_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[117]~228_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[131]~239_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[131]~238_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[130]~240_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[130]~241_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[140]~229_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[140]~284_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[139]~230_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[139]~285_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[138]~231_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[138]~286_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[137]~287_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[137]~232_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[136]~233_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[136]~288_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[135]~289_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[135]~234_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[134]~290_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[134]~235_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[133]~236_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[133]~291_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[132]~309_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[132]~237_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[145]~255_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[145]~310_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[154]~292_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[154]~246_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[153]~293_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[153]~247_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[152]~294_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[152]~248_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[151]~295_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[151]~249_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[150]~250_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[150]~296_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[149]~251_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[149]~297_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[148]~298_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[148]~252_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[147]~299_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[147]~253_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[146]~300_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[146]~254_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[144]~243_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[144]~242_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[143]~244_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[143]~245_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[159]~257_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[157]~258_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[158]~256_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Decoder_SecDeci|Output[0]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Decoder_SecDeci|Output[1]~1_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Decoder_SecDeci|Output[5]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Decoder_SecDeci|Output[6]~3_combout\ : std_logic;
SIGNAL \StateMachine_1|comb~41_combout\ : std_logic;
SIGNAL \StateMachine_1|DebugLED[1]~8_combout\ : std_logic;
SIGNAL \StateMachine_1|CountValue[12]~18_combout\ : std_logic;
SIGNAL \StateMachine_1|DebugLED[7]~7_combout\ : std_logic;
SIGNAL \StateMachine_1|comb~40_combout\ : std_logic;
SIGNAL \StateMachine_1|DebugLED[7]~6_combout\ : std_logic;
SIGNAL \StateMachine_1|DebugLED[7]~6clkctrl_outclk\ : std_logic;
SIGNAL \StateMachine_1|comb~42_combout\ : std_logic;
SIGNAL \StateMachine_1|comb~54_combout\ : std_logic;
SIGNAL \StateMachine_1|comb~43_combout\ : std_logic;
SIGNAL \StateMachine_1|comb~51_combout\ : std_logic;
SIGNAL \StateMachine_1|comb~44_combout\ : std_logic;
SIGNAL \StateMachine_1|comb~50_combout\ : std_logic;
SIGNAL \StateMachine_1|comb~45_combout\ : std_logic;
SIGNAL \StateMachine_1|DebugLED[4]~9_combout\ : std_logic;
SIGNAL \StateMachine_1|comb~46_combout\ : std_logic;
SIGNAL \StateMachine_1|comb~47_combout\ : std_logic;
SIGNAL \StateMachine_1|comb~48_combout\ : std_logic;
SIGNAL \StateMachine_1|comb~52_combout\ : std_logic;
SIGNAL \StateMachine_1|comb~53_combout\ : std_logic;
SIGNAL \StateMachine_1|comb~49_combout\ : std_logic;
SIGNAL \Buzzer_1|CountedValue[0]~10_combout\ : std_logic;
SIGNAL \Buzzer_1|LessThan0~1_combout\ : std_logic;
SIGNAL \Buzzer_1|LessThan0~0_combout\ : std_logic;
SIGNAL \Buzzer_1|LessThan0~2_combout\ : std_logic;
SIGNAL \Buzzer_1|CountedValue[0]~11\ : std_logic;
SIGNAL \Buzzer_1|CountedValue[1]~12_combout\ : std_logic;
SIGNAL \Buzzer_1|CountedValue[1]~13\ : std_logic;
SIGNAL \Buzzer_1|CountedValue[2]~14_combout\ : std_logic;
SIGNAL \Buzzer_1|CountedValue[2]~15\ : std_logic;
SIGNAL \Buzzer_1|CountedValue[3]~16_combout\ : std_logic;
SIGNAL \Buzzer_1|CountedValue[3]~17\ : std_logic;
SIGNAL \Buzzer_1|CountedValue[4]~18_combout\ : std_logic;
SIGNAL \Buzzer_1|CountedValue[4]~19\ : std_logic;
SIGNAL \Buzzer_1|CountedValue[5]~20_combout\ : std_logic;
SIGNAL \Buzzer_1|CountedValue[5]~21\ : std_logic;
SIGNAL \Buzzer_1|CountedValue[6]~22_combout\ : std_logic;
SIGNAL \Buzzer_1|CountedValue[6]~23\ : std_logic;
SIGNAL \Buzzer_1|CountedValue[7]~24_combout\ : std_logic;
SIGNAL \Buzzer_1|CountedValue[7]~25\ : std_logic;
SIGNAL \Buzzer_1|CountedValue[8]~26_combout\ : std_logic;
SIGNAL \Buzzer_1|CountedValue[8]~27\ : std_logic;
SIGNAL \Buzzer_1|CountedValue[9]~28_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[0]~27_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|Equal0~6_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|Equal0~3_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|Equal0~4_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|Equal0~5_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|LessThan0~0_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|LessThan0~1_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|LessThan0~2_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[0]~28\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[1]~29_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[1]~30\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[2]~31_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[2]~32\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[3]~33_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[3]~34\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[4]~35_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[4]~36\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[5]~37_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[5]~38\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[6]~39_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[6]~40\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[7]~41_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[7]~42\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[8]~43_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[8]~44\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[9]~45_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[9]~46\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[10]~47_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[10]~48\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[11]~49_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[11]~50\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[12]~51_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[12]~52\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[13]~53_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[13]~54\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[14]~55_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[14]~56\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[15]~57_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[15]~58\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[16]~59_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[16]~60\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[17]~61_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[17]~62\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[18]~63_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[18]~64\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[19]~65_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[19]~66\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[20]~67_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[20]~68\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[21]~69_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[21]~70\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[22]~71_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[22]~72\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[23]~73_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[23]~74\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[24]~75_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[24]~76\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[25]~77_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[25]~78\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[26]~79_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|Equal0~0_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|Equal0~1_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|Equal0~2_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|Equal0~7_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|Equal0~8_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|Equal0~9_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clk_out~q\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clk_out~clkctrl_outclk\ : std_logic;
SIGNAL \Buzzer_1|CountedValue2nd[0]~10_combout\ : std_logic;
SIGNAL \Buzzer_1|LessThan1~0_combout\ : std_logic;
SIGNAL \BuzzerEnableAlternate~input_o\ : std_logic;
SIGNAL \Buzzer_1|CountedValue2nd[2]~30_combout\ : std_logic;
SIGNAL \Buzzer_1|LessThan1~1_combout\ : std_logic;
SIGNAL \Buzzer_1|LessThan1~2_combout\ : std_logic;
SIGNAL \Buzzer_1|CountedValue2nd[2]~31_combout\ : std_logic;
SIGNAL \Buzzer_1|CountedValue2nd[0]~11\ : std_logic;
SIGNAL \Buzzer_1|CountedValue2nd[1]~12_combout\ : std_logic;
SIGNAL \Buzzer_1|CountedValue2nd[1]~13\ : std_logic;
SIGNAL \Buzzer_1|CountedValue2nd[2]~14_combout\ : std_logic;
SIGNAL \Buzzer_1|CountedValue2nd[2]~15\ : std_logic;
SIGNAL \Buzzer_1|CountedValue2nd[3]~16_combout\ : std_logic;
SIGNAL \Buzzer_1|CountedValue2nd[3]~17\ : std_logic;
SIGNAL \Buzzer_1|CountedValue2nd[4]~18_combout\ : std_logic;
SIGNAL \Buzzer_1|CountedValue2nd[4]~19\ : std_logic;
SIGNAL \Buzzer_1|CountedValue2nd[5]~20_combout\ : std_logic;
SIGNAL \Buzzer_1|CountedValue2nd[5]~21\ : std_logic;
SIGNAL \Buzzer_1|CountedValue2nd[6]~22_combout\ : std_logic;
SIGNAL \Buzzer_1|CountedValue2nd[6]~23\ : std_logic;
SIGNAL \Buzzer_1|CountedValue2nd[7]~24_combout\ : std_logic;
SIGNAL \Buzzer_1|CountedValue2nd[7]~25\ : std_logic;
SIGNAL \Buzzer_1|CountedValue2nd[8]~26_combout\ : std_logic;
SIGNAL \Buzzer_1|CountedValue2nd[8]~27\ : std_logic;
SIGNAL \Buzzer_1|CountedValue2nd[9]~28_combout\ : std_logic;
SIGNAL \Buzzer_1|LessThan2~1_cout\ : std_logic;
SIGNAL \Buzzer_1|LessThan2~3_cout\ : std_logic;
SIGNAL \Buzzer_1|LessThan2~5_cout\ : std_logic;
SIGNAL \Buzzer_1|LessThan2~7_cout\ : std_logic;
SIGNAL \Buzzer_1|LessThan2~9_cout\ : std_logic;
SIGNAL \Buzzer_1|LessThan2~11_cout\ : std_logic;
SIGNAL \Buzzer_1|LessThan2~13_cout\ : std_logic;
SIGNAL \Buzzer_1|LessThan2~15_cout\ : std_logic;
SIGNAL \Buzzer_1|LessThan2~17_cout\ : std_logic;
SIGNAL \Buzzer_1|LessThan2~18_combout\ : std_logic;
SIGNAL \Buzzer_1|CountedValue\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \ConvertIntBcd_1|Decoder_Min|Output\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \Buzzer_1|CountedValue2nd\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \ClockDivider_1|clock_divider\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \ConvertIntBcd_1|Decoder_SecDeci|Output\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \ConvertIntBcd_1|Decoder_Sec|Output\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \ConvertIntBcd_1|Decoder_SecTen|Output\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \StateMachine_1|CountValue\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \StateMachine_1|DebugLED\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \StateMachine_1|CountValueSaved\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ALT_INV_reset~input_o\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_reset <= reset;
ww_clk <= clk;
ww_BtnMin <= BtnMin;
ww_BtnSec <= BtnSec;
ww_BtnStart <= BtnStart;
ww_BtnClear <= BtnClear;
ww_BuzzerEnableAlternate <= BuzzerEnableAlternate;
ww_NumberControlAlternate <= NumberControlAlternate;
Output1 <= ww_Output1;
Output2 <= ww_Output2;
Output3 <= ww_Output3;
Output4 <= ww_Output4;
CountValueMainOut <= IEEE.STD_LOGIC_ARITH.CONV_INTEGER(UNSIGNED(ww_CountValueMainOut));
DebugLED <= ww_DebugLED;
BuzzerOut <= ww_BuzzerOut;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);

\StateMachine_1|Selector16~9clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \StateMachine_1|Selector16~9_combout\);

\Buzzer_1|ClockDivider_PWM|clk_out~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \Buzzer_1|ClockDivider_PWM|clk_out~q\);

\StateMachine_1|mode.st_190~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \StateMachine_1|mode.st_190~q\);

\StateMachine_1|DebugLED[7]~6clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \StateMachine_1|DebugLED[7]~6_combout\);
\ALT_INV_reset~input_o\ <= NOT \reset~input_o\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X89_Y0_N23
\Output1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_Min|Output[0]~0_combout\,
	devoe => ww_devoe,
	o => \Output1[0]~output_o\);

-- Location: IOOBUF_X65_Y0_N2
\Output1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_Min|Output[1]~1_combout\,
	devoe => ww_devoe,
	o => \Output1[1]~output_o\);

-- Location: IOOBUF_X65_Y0_N9
\Output1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_Min|Output\(2),
	devoe => ww_devoe,
	o => \Output1[2]~output_o\);

-- Location: IOOBUF_X89_Y0_N16
\Output1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_Min|Output\(3),
	devoe => ww_devoe,
	o => \Output1[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N16
\Output1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_Min|Output\(4),
	devoe => ww_devoe,
	o => \Output1[4]~output_o\);

-- Location: IOOBUF_X67_Y0_N23
\Output1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_Min|Output[5]~2_combout\,
	devoe => ww_devoe,
	o => \Output1[5]~output_o\);

-- Location: IOOBUF_X74_Y0_N23
\Output1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_Min|Output[6]~3_combout\,
	devoe => ww_devoe,
	o => \Output1[6]~output_o\);

-- Location: IOOBUF_X85_Y0_N9
\Output2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_SecTen|Output[0]~0_combout\,
	devoe => ww_devoe,
	o => \Output2[0]~output_o\);

-- Location: IOOBUF_X87_Y0_N16
\Output2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_SecTen|Output[1]~1_combout\,
	devoe => ww_devoe,
	o => \Output2[1]~output_o\);

-- Location: IOOBUF_X98_Y0_N16
\Output2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_SecTen|Output\(2),
	devoe => ww_devoe,
	o => \Output2[2]~output_o\);

-- Location: IOOBUF_X72_Y0_N2
\Output2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_SecTen|Output\(3),
	devoe => ww_devoe,
	o => \Output2[3]~output_o\);

-- Location: IOOBUF_X72_Y0_N9
\Output2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_SecTen|Output\(4),
	devoe => ww_devoe,
	o => \Output2[4]~output_o\);

-- Location: IOOBUF_X79_Y0_N16
\Output2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_SecTen|Output[5]~2_combout\,
	devoe => ww_devoe,
	o => \Output2[5]~output_o\);

-- Location: IOOBUF_X69_Y0_N2
\Output2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_SecTen|Output[6]~3_combout\,
	devoe => ww_devoe,
	o => \Output2[6]~output_o\);

-- Location: IOOBUF_X98_Y0_N23
\Output3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_Sec|Output[0]~0_combout\,
	devoe => ww_devoe,
	o => \Output3[0]~output_o\);

-- Location: IOOBUF_X107_Y0_N9
\Output3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_Sec|Output[1]~1_combout\,
	devoe => ww_devoe,
	o => \Output3[1]~output_o\);

-- Location: IOOBUF_X74_Y0_N9
\Output3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_Sec|Output\(2),
	devoe => ww_devoe,
	o => \Output3[2]~output_o\);

-- Location: IOOBUF_X74_Y0_N2
\Output3[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_Sec|Output\(3),
	devoe => ww_devoe,
	o => \Output3[3]~output_o\);

-- Location: IOOBUF_X83_Y0_N23
\Output3[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_Sec|Output\(4),
	devoe => ww_devoe,
	o => \Output3[4]~output_o\);

-- Location: IOOBUF_X83_Y0_N16
\Output3[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_Sec|Output[5]~2_combout\,
	devoe => ww_devoe,
	o => \Output3[5]~output_o\);

-- Location: IOOBUF_X79_Y0_N23
\Output3[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_Sec|Output[6]~3_combout\,
	devoe => ww_devoe,
	o => \Output3[6]~output_o\);

-- Location: IOOBUF_X115_Y25_N16
\Output4[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_SecDeci|Output[0]~0_combout\,
	devoe => ww_devoe,
	o => \Output4[0]~output_o\);

-- Location: IOOBUF_X115_Y29_N2
\Output4[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_SecDeci|Output[1]~1_combout\,
	devoe => ww_devoe,
	o => \Output4[1]~output_o\);

-- Location: IOOBUF_X100_Y0_N2
\Output4[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_SecDeci|Output\(2),
	devoe => ww_devoe,
	o => \Output4[2]~output_o\);

-- Location: IOOBUF_X111_Y0_N2
\Output4[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_SecDeci|Output\(3),
	devoe => ww_devoe,
	o => \Output4[3]~output_o\);

-- Location: IOOBUF_X105_Y0_N23
\Output4[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_SecDeci|Output\(4),
	devoe => ww_devoe,
	o => \Output4[4]~output_o\);

-- Location: IOOBUF_X105_Y0_N9
\Output4[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_SecDeci|Output[5]~2_combout\,
	devoe => ww_devoe,
	o => \Output4[5]~output_o\);

-- Location: IOOBUF_X105_Y0_N2
\Output4[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_SecDeci|Output[6]~3_combout\,
	devoe => ww_devoe,
	o => \Output4[6]~output_o\);

-- Location: IOOBUF_X94_Y73_N2
\CountValueMainOut[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \StateMachine_1|CountValue\(0),
	devoe => ww_devoe,
	o => \CountValueMainOut[0]~output_o\);

-- Location: IOOBUF_X94_Y73_N9
\CountValueMainOut[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \StateMachine_1|CountValue\(1),
	devoe => ww_devoe,
	o => \CountValueMainOut[1]~output_o\);

-- Location: IOOBUF_X107_Y73_N16
\CountValueMainOut[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \StateMachine_1|CountValue\(2),
	devoe => ww_devoe,
	o => \CountValueMainOut[2]~output_o\);

-- Location: IOOBUF_X87_Y73_N16
\CountValueMainOut[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \StateMachine_1|CountValue\(3),
	devoe => ww_devoe,
	o => \CountValueMainOut[3]~output_o\);

-- Location: IOOBUF_X87_Y73_N9
\CountValueMainOut[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \StateMachine_1|CountValue\(4),
	devoe => ww_devoe,
	o => \CountValueMainOut[4]~output_o\);

-- Location: IOOBUF_X72_Y73_N9
\CountValueMainOut[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \StateMachine_1|CountValue\(5),
	devoe => ww_devoe,
	o => \CountValueMainOut[5]~output_o\);

-- Location: IOOBUF_X72_Y73_N2
\CountValueMainOut[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \StateMachine_1|CountValue\(6),
	devoe => ww_devoe,
	o => \CountValueMainOut[6]~output_o\);

-- Location: IOOBUF_X69_Y73_N2
\CountValueMainOut[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \StateMachine_1|CountValue\(7),
	devoe => ww_devoe,
	o => \CountValueMainOut[7]~output_o\);

-- Location: IOOBUF_X83_Y73_N23
\CountValueMainOut[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \StateMachine_1|CountValue\(8),
	devoe => ww_devoe,
	o => \CountValueMainOut[8]~output_o\);

-- Location: IOOBUF_X60_Y73_N23
\CountValueMainOut[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \StateMachine_1|CountValue\(9),
	devoe => ww_devoe,
	o => \CountValueMainOut[9]~output_o\);

-- Location: IOOBUF_X65_Y73_N23
\CountValueMainOut[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \StateMachine_1|CountValue\(10),
	devoe => ww_devoe,
	o => \CountValueMainOut[10]~output_o\);

-- Location: IOOBUF_X65_Y73_N16
\CountValueMainOut[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \StateMachine_1|CountValue\(11),
	devoe => ww_devoe,
	o => \CountValueMainOut[11]~output_o\);

-- Location: IOOBUF_X67_Y73_N9
\CountValueMainOut[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \StateMachine_1|CountValue\(12),
	devoe => ww_devoe,
	o => \CountValueMainOut[12]~output_o\);

-- Location: IOOBUF_X74_Y73_N23
\DebugLED[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \StateMachine_1|DebugLED\(0),
	devoe => ww_devoe,
	o => \DebugLED[0]~output_o\);

-- Location: IOOBUF_X72_Y73_N23
\DebugLED[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \StateMachine_1|DebugLED\(1),
	devoe => ww_devoe,
	o => \DebugLED[1]~output_o\);

-- Location: IOOBUF_X74_Y73_N16
\DebugLED[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \StateMachine_1|DebugLED\(2),
	devoe => ww_devoe,
	o => \DebugLED[2]~output_o\);

-- Location: IOOBUF_X72_Y73_N16
\DebugLED[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \StateMachine_1|DebugLED\(3),
	devoe => ww_devoe,
	o => \DebugLED[3]~output_o\);

-- Location: IOOBUF_X85_Y73_N23
\DebugLED[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \StateMachine_1|DebugLED\(4),
	devoe => ww_devoe,
	o => \DebugLED[4]~output_o\);

-- Location: IOOBUF_X83_Y73_N2
\DebugLED[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \StateMachine_1|DebugLED\(5),
	devoe => ww_devoe,
	o => \DebugLED[5]~output_o\);

-- Location: IOOBUF_X111_Y73_N9
\DebugLED[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \StateMachine_1|DebugLED\(6),
	devoe => ww_devoe,
	o => \DebugLED[6]~output_o\);

-- Location: IOOBUF_X107_Y73_N9
\DebugLED[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \StateMachine_1|DebugLED\(7),
	devoe => ww_devoe,
	o => \DebugLED[7]~output_o\);

-- Location: IOOBUF_X100_Y0_N16
\BuzzerOut~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Buzzer_1|LessThan2~18_combout\,
	devoe => ww_devoe,
	o => \BuzzerOut~output_o\);

-- Location: IOIBUF_X0_Y36_N15
\clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G4
\clk~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: IOIBUF_X115_Y35_N22
\BtnMin~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BtnMin,
	o => \BtnMin~input_o\);

-- Location: FF_X53_Y46_N27
\FallingEdge_Min|SavedValue\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \BtnMin~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FallingEdge_Min|SavedValue~q\);

-- Location: LCCOMB_X53_Y46_N26
\FallingEdge_Min|FallingOutput\ : cycloneive_lcell_comb
-- Equation(s):
-- \FallingEdge_Min|FallingOutput~combout\ = (!\BtnMin~input_o\ & \FallingEdge_Min|SavedValue~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BtnMin~input_o\,
	datac => \FallingEdge_Min|SavedValue~q\,
	combout => \FallingEdge_Min|FallingOutput~combout\);

-- Location: IOIBUF_X115_Y42_N15
\BtnSec~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BtnSec,
	o => \BtnSec~input_o\);

-- Location: FF_X53_Y46_N19
\FallingEdge_Sec|SavedValue\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \BtnSec~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FallingEdge_Sec|SavedValue~q\);

-- Location: LCCOMB_X53_Y46_N16
\StateMachine_1|counter_proc~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|counter_proc~0_combout\ = (!\BtnSec~input_o\ & \FallingEdge_Sec|SavedValue~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BtnSec~input_o\,
	datad => \FallingEdge_Sec|SavedValue~q\,
	combout => \StateMachine_1|counter_proc~0_combout\);

-- Location: IOIBUF_X115_Y53_N15
\BtnClear~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BtnClear,
	o => \BtnClear~input_o\);

-- Location: FF_X53_Y46_N5
\FallingEdge_Clear|SavedValue\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \BtnClear~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FallingEdge_Clear|SavedValue~q\);

-- Location: LCCOMB_X53_Y46_N6
\StateMachine_1|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector0~0_combout\ = (!\BtnClear~input_o\ & (\StateMachine_1|mode.st_100~q\ & \FallingEdge_Clear|SavedValue~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BtnClear~input_o\,
	datab => \StateMachine_1|mode.st_100~q\,
	datad => \FallingEdge_Clear|SavedValue~q\,
	combout => \StateMachine_1|Selector0~0_combout\);

-- Location: LCCOMB_X54_Y48_N0
\StateMachine_1|nxt_mode.st_reset_2101\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|nxt_mode.st_reset_2101~combout\ = (GLOBAL(\StateMachine_1|Selector16~9clkctrl_outclk\) & ((\StateMachine_1|Selector0~0_combout\))) # (!GLOBAL(\StateMachine_1|Selector16~9clkctrl_outclk\) & (\StateMachine_1|nxt_mode.st_reset_2101~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|nxt_mode.st_reset_2101~combout\,
	datac => \StateMachine_1|Selector0~0_combout\,
	datad => \StateMachine_1|Selector16~9clkctrl_outclk\,
	combout => \StateMachine_1|nxt_mode.st_reset_2101~combout\);

-- Location: LCCOMB_X54_Y48_N18
\StateMachine_1|mode.st_reset~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|mode.st_reset~0_combout\ = !\StateMachine_1|nxt_mode.st_reset_2101~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \StateMachine_1|nxt_mode.st_reset_2101~combout\,
	combout => \StateMachine_1|mode.st_reset~0_combout\);

-- Location: IOIBUF_X115_Y17_N1
\reset~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset,
	o => \reset~input_o\);

-- Location: FF_X54_Y48_N19
\StateMachine_1|mode.st_reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \StateMachine_1|mode.st_reset~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateMachine_1|mode.st_reset~q\);

-- Location: IOIBUF_X115_Y40_N8
\BtnStart~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BtnStart,
	o => \BtnStart~input_o\);

-- Location: FF_X53_Y46_N7
\FallingEdge_Start|SavedValue\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \BtnStart~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FallingEdge_Start|SavedValue~q\);

-- Location: LCCOMB_X53_Y48_N4
\StateMachine_1|nxt_mode.st_110_2041\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|nxt_mode.st_110_2041~combout\ = (GLOBAL(\StateMachine_1|Selector16~9clkctrl_outclk\) & ((\StateMachine_1|Selector2~1_combout\))) # (!GLOBAL(\StateMachine_1|Selector16~9clkctrl_outclk\) & (\StateMachine_1|nxt_mode.st_110_2041~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|nxt_mode.st_110_2041~combout\,
	datac => \StateMachine_1|Selector16~9clkctrl_outclk\,
	datad => \StateMachine_1|Selector2~1_combout\,
	combout => \StateMachine_1|nxt_mode.st_110_2041~combout\);

-- Location: FF_X53_Y48_N5
\StateMachine_1|mode.st_110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \StateMachine_1|nxt_mode.st_110_2041~combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateMachine_1|mode.st_110~q\);

-- Location: LCCOMB_X53_Y46_N18
\StateMachine_1|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector5~0_combout\ = (\StateMachine_1|mode.st_100~q\ & ((\BtnClear~input_o\) # (!\FallingEdge_Clear|SavedValue~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_100~q\,
	datab => \BtnClear~input_o\,
	datad => \FallingEdge_Clear|SavedValue~q\,
	combout => \StateMachine_1|Selector5~0_combout\);

-- Location: LCCOMB_X53_Y46_N28
\StateMachine_1|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector2~0_combout\ = (\StateMachine_1|Selector5~0_combout\ & (((\BtnStart~input_o\) # (!\StateMachine_1|LessThan2~2_combout\)) # (!\FallingEdge_Start|SavedValue~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FallingEdge_Start|SavedValue~q\,
	datab => \BtnStart~input_o\,
	datac => \StateMachine_1|LessThan2~2_combout\,
	datad => \StateMachine_1|Selector5~0_combout\,
	combout => \StateMachine_1|Selector2~0_combout\);

-- Location: LCCOMB_X53_Y46_N24
\StateMachine_1|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector3~0_combout\ = (\StateMachine_1|Selector2~0_combout\ & (\StateMachine_1|counter_proc~0_combout\ & ((\StateMachine_1|LessThan1~3_combout\) # (!\StateMachine_1|CountValue\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|LessThan1~3_combout\,
	datab => \StateMachine_1|CountValue\(12),
	datac => \StateMachine_1|Selector2~0_combout\,
	datad => \StateMachine_1|counter_proc~0_combout\,
	combout => \StateMachine_1|Selector3~0_combout\);

-- Location: LCCOMB_X53_Y48_N6
\StateMachine_1|nxt_mode.st_111_2011\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|nxt_mode.st_111_2011~combout\ = (GLOBAL(\StateMachine_1|Selector16~9clkctrl_outclk\) & ((\StateMachine_1|Selector3~0_combout\))) # (!GLOBAL(\StateMachine_1|Selector16~9clkctrl_outclk\) & (\StateMachine_1|nxt_mode.st_111_2011~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|nxt_mode.st_111_2011~combout\,
	datac => \StateMachine_1|Selector16~9clkctrl_outclk\,
	datad => \StateMachine_1|Selector3~0_combout\,
	combout => \StateMachine_1|nxt_mode.st_111_2011~combout\);

-- Location: FF_X53_Y48_N7
\StateMachine_1|mode.st_111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \StateMachine_1|nxt_mode.st_111_2011~combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateMachine_1|mode.st_111~q\);

-- Location: LCCOMB_X53_Y48_N8
\StateMachine_1|CountValue[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValue[0]~15_combout\ = (!\StateMachine_1|mode.st_110~q\ & !\StateMachine_1|mode.st_111~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|mode.st_110~q\,
	datad => \StateMachine_1|mode.st_111~q\,
	combout => \StateMachine_1|CountValue[0]~15_combout\);

-- Location: LCCOMB_X53_Y46_N12
\StateMachine_1|Selector5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector5~1_combout\ = (\FallingEdge_Start|SavedValue~q\ & (!\BtnStart~input_o\ & (\StateMachine_1|LessThan2~2_combout\ & \StateMachine_1|Selector5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FallingEdge_Start|SavedValue~q\,
	datab => \BtnStart~input_o\,
	datac => \StateMachine_1|LessThan2~2_combout\,
	datad => \StateMachine_1|Selector5~0_combout\,
	combout => \StateMachine_1|Selector5~1_combout\);

-- Location: LCCOMB_X54_Y48_N30
\StateMachine_1|nxt_mode.st_190_1951\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|nxt_mode.st_190_1951~combout\ = (GLOBAL(\StateMachine_1|Selector16~9clkctrl_outclk\) & ((\StateMachine_1|Selector5~1_combout\))) # (!GLOBAL(\StateMachine_1|Selector16~9clkctrl_outclk\) & (\StateMachine_1|nxt_mode.st_190_1951~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|nxt_mode.st_190_1951~combout\,
	datac => \StateMachine_1|Selector5~1_combout\,
	datad => \StateMachine_1|Selector16~9clkctrl_outclk\,
	combout => \StateMachine_1|nxt_mode.st_190_1951~combout\);

-- Location: FF_X54_Y48_N25
\StateMachine_1|mode.st_190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \StateMachine_1|nxt_mode.st_190_1951~combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateMachine_1|mode.st_190~q\);

-- Location: LCCOMB_X53_Y48_N14
\StateMachine_1|nxt_mode.st_220_1861\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|nxt_mode.st_220_1861~combout\ = (GLOBAL(\StateMachine_1|Selector16~9clkctrl_outclk\) & ((\StateMachine_1|mode.st_210~q\))) # (!GLOBAL(\StateMachine_1|Selector16~9clkctrl_outclk\) & (\StateMachine_1|nxt_mode.st_220_1861~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|nxt_mode.st_220_1861~combout\,
	datac => \StateMachine_1|Selector16~9clkctrl_outclk\,
	datad => \StateMachine_1|mode.st_210~q\,
	combout => \StateMachine_1|nxt_mode.st_220_1861~combout\);

-- Location: FF_X53_Y48_N15
\StateMachine_1|mode.st_220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \StateMachine_1|nxt_mode.st_220_1861~combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateMachine_1|mode.st_220~q\);

-- Location: LCCOMB_X55_Y48_N22
\StateMachine_1|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector6~0_combout\ = (\StateMachine_1|mode.st_190~q\) # (\StateMachine_1|mode.st_220~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_190~q\,
	datac => \StateMachine_1|mode.st_220~q\,
	combout => \StateMachine_1|Selector6~0_combout\);

-- Location: LCCOMB_X52_Y48_N4
\StateMachine_1|nxt_mode.st_200_1921\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|nxt_mode.st_200_1921~combout\ = (GLOBAL(\StateMachine_1|Selector16~9clkctrl_outclk\) & (\StateMachine_1|Selector6~0_combout\)) # (!GLOBAL(\StateMachine_1|Selector16~9clkctrl_outclk\) & ((\StateMachine_1|nxt_mode.st_200_1921~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|Selector6~0_combout\,
	datab => \StateMachine_1|nxt_mode.st_200_1921~combout\,
	datac => \StateMachine_1|Selector16~9clkctrl_outclk\,
	combout => \StateMachine_1|nxt_mode.st_200_1921~combout\);

-- Location: FF_X52_Y48_N13
\StateMachine_1|mode.st_200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \StateMachine_1|nxt_mode.st_200_1921~combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateMachine_1|mode.st_200~q\);

-- Location: LCCOMB_X53_Y48_N18
\StateMachine_1|output_proc~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|output_proc~5_combout\ = (\StateMachine_1|mode.st_220~q\) # (\StateMachine_1|mode.st_210~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|mode.st_220~q\,
	datad => \StateMachine_1|mode.st_210~q\,
	combout => \StateMachine_1|output_proc~5_combout\);

-- Location: LCCOMB_X52_Y47_N24
\StateMachine_1|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector12~0_combout\ = (\StateMachine_1|LessThan2~2_combout\ & (\StateMachine_1|mode.st_300~q\ & ((\BtnStart~input_o\) # (!\FallingEdge_Start|SavedValue~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|LessThan2~2_combout\,
	datab => \BtnStart~input_o\,
	datac => \StateMachine_1|mode.st_300~q\,
	datad => \FallingEdge_Start|SavedValue~q\,
	combout => \StateMachine_1|Selector12~0_combout\);

-- Location: LCCOMB_X52_Y47_N28
\StateMachine_1|nxt_mode.st_310_1741\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|nxt_mode.st_310_1741~combout\ = (GLOBAL(\StateMachine_1|Selector16~9clkctrl_outclk\) & (\StateMachine_1|Selector12~0_combout\)) # (!GLOBAL(\StateMachine_1|Selector16~9clkctrl_outclk\) & ((\StateMachine_1|nxt_mode.st_310_1741~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|Selector12~0_combout\,
	datab => \StateMachine_1|nxt_mode.st_310_1741~combout\,
	datad => \StateMachine_1|Selector16~9clkctrl_outclk\,
	combout => \StateMachine_1|nxt_mode.st_310_1741~combout\);

-- Location: FF_X52_Y47_N29
\StateMachine_1|mode.st_310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \StateMachine_1|nxt_mode.st_310_1741~combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateMachine_1|mode.st_310~q\);

-- Location: LCCOMB_X52_Y47_N12
\StateMachine_1|nxt_mode.st_320_1711\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|nxt_mode.st_320_1711~combout\ = (GLOBAL(\StateMachine_1|Selector16~9clkctrl_outclk\) & ((\StateMachine_1|mode.st_310~q\))) # (!GLOBAL(\StateMachine_1|Selector16~9clkctrl_outclk\) & (\StateMachine_1|nxt_mode.st_320_1711~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|nxt_mode.st_320_1711~combout\,
	datac => \StateMachine_1|mode.st_310~q\,
	datad => \StateMachine_1|Selector16~9clkctrl_outclk\,
	combout => \StateMachine_1|nxt_mode.st_320_1711~combout\);

-- Location: FF_X52_Y47_N13
\StateMachine_1|mode.st_320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \StateMachine_1|nxt_mode.st_320_1711~combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateMachine_1|mode.st_320~q\);

-- Location: LCCOMB_X53_Y47_N28
\StateMachine_1|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector10~0_combout\ = (\StateMachine_1|mode.st_200~q\ & !\StateMachine_1|LessThan2~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_200~q\,
	datad => \StateMachine_1|LessThan2~2_combout\,
	combout => \StateMachine_1|Selector10~0_combout\);

-- Location: LCCOMB_X52_Y47_N14
\StateMachine_1|nxt_mode.st_290_1801\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|nxt_mode.st_290_1801~combout\ = (GLOBAL(\StateMachine_1|Selector16~9clkctrl_outclk\) & (\StateMachine_1|Selector10~0_combout\)) # (!GLOBAL(\StateMachine_1|Selector16~9clkctrl_outclk\) & ((\StateMachine_1|nxt_mode.st_290_1801~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|Selector10~0_combout\,
	datac => \StateMachine_1|nxt_mode.st_290_1801~combout\,
	datad => \StateMachine_1|Selector16~9clkctrl_outclk\,
	combout => \StateMachine_1|nxt_mode.st_290_1801~combout\);

-- Location: FF_X52_Y47_N5
\StateMachine_1|mode.st_290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \StateMachine_1|nxt_mode.st_290_1801~combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateMachine_1|mode.st_290~q\);

-- Location: LCCOMB_X52_Y47_N26
\StateMachine_1|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector11~0_combout\ = (\StateMachine_1|mode.st_320~q\) # (\StateMachine_1|mode.st_290~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_320~q\,
	datad => \StateMachine_1|mode.st_290~q\,
	combout => \StateMachine_1|Selector11~0_combout\);

-- Location: LCCOMB_X52_Y47_N18
\StateMachine_1|nxt_mode.st_300_1771\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|nxt_mode.st_300_1771~combout\ = (GLOBAL(\StateMachine_1|Selector16~9clkctrl_outclk\) & ((\StateMachine_1|Selector11~0_combout\))) # (!GLOBAL(\StateMachine_1|Selector16~9clkctrl_outclk\) & (\StateMachine_1|nxt_mode.st_300_1771~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|nxt_mode.st_300_1771~combout\,
	datac => \StateMachine_1|Selector16~9clkctrl_outclk\,
	datad => \StateMachine_1|Selector11~0_combout\,
	combout => \StateMachine_1|nxt_mode.st_300_1771~combout\);

-- Location: FF_X52_Y47_N27
\StateMachine_1|mode.st_300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \StateMachine_1|nxt_mode.st_300_1771~combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateMachine_1|mode.st_300~q\);

-- Location: LCCOMB_X52_Y47_N30
\StateMachine_1|Selector14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector14~0_combout\ = (\StateMachine_1|LessThan2~2_combout\ & (\FallingEdge_Start|SavedValue~q\ & (\StateMachine_1|mode.st_300~q\ & !\BtnStart~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|LessThan2~2_combout\,
	datab => \FallingEdge_Start|SavedValue~q\,
	datac => \StateMachine_1|mode.st_300~q\,
	datad => \BtnStart~input_o\,
	combout => \StateMachine_1|Selector14~0_combout\);

-- Location: LCCOMB_X52_Y47_N22
\StateMachine_1|nxt_mode.st_321_1681\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|nxt_mode.st_321_1681~combout\ = (GLOBAL(\StateMachine_1|Selector16~9clkctrl_outclk\) & (\StateMachine_1|Selector14~0_combout\)) # (!GLOBAL(\StateMachine_1|Selector16~9clkctrl_outclk\) & ((\StateMachine_1|nxt_mode.st_321_1681~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|Selector16~9clkctrl_outclk\,
	datac => \StateMachine_1|Selector14~0_combout\,
	datad => \StateMachine_1|nxt_mode.st_321_1681~combout\,
	combout => \StateMachine_1|nxt_mode.st_321_1681~combout\);

-- Location: FF_X52_Y47_N23
\StateMachine_1|mode.st_321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \StateMachine_1|nxt_mode.st_321_1681~combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateMachine_1|mode.st_321~q\);

-- Location: LCCOMB_X52_Y47_N4
\StateMachine_1|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector15~0_combout\ = (\StateMachine_1|mode.st_321~q\) # ((!\StateMachine_1|LessThan2~2_combout\ & \StateMachine_1|mode.st_300~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|LessThan2~2_combout\,
	datab => \StateMachine_1|mode.st_300~q\,
	datad => \StateMachine_1|mode.st_321~q\,
	combout => \StateMachine_1|Selector15~0_combout\);

-- Location: LCCOMB_X52_Y47_N10
\StateMachine_1|nxt_mode.st_330_1651\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|nxt_mode.st_330_1651~combout\ = (GLOBAL(\StateMachine_1|Selector16~9clkctrl_outclk\) & ((\StateMachine_1|Selector15~0_combout\))) # (!GLOBAL(\StateMachine_1|Selector16~9clkctrl_outclk\) & (\StateMachine_1|nxt_mode.st_330_1651~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|nxt_mode.st_330_1651~combout\,
	datac => \StateMachine_1|Selector15~0_combout\,
	datad => \StateMachine_1|Selector16~9clkctrl_outclk\,
	combout => \StateMachine_1|nxt_mode.st_330_1651~combout\);

-- Location: FF_X52_Y47_N11
\StateMachine_1|mode.st_330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \StateMachine_1|nxt_mode.st_330_1651~combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateMachine_1|mode.st_330~q\);

-- Location: LCCOMB_X52_Y48_N28
\StateMachine_1|CountValue[12]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValue[12]~42_combout\ = (!\StateMachine_1|mode.st_200~q\ & (!\StateMachine_1|mode.st_190~q\ & ((\StateMachine_1|output_proc~5_combout\) # (\StateMachine_1|mode.st_330~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_200~q\,
	datab => \StateMachine_1|output_proc~5_combout\,
	datac => \StateMachine_1|mode.st_190~q\,
	datad => \StateMachine_1|mode.st_330~q\,
	combout => \StateMachine_1|CountValue[12]~42_combout\);

-- Location: LCCOMB_X52_Y48_N20
\StateMachine_1|nxt_mode.st_120_1981\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|nxt_mode.st_120_1981~combout\ = (GLOBAL(\StateMachine_1|Selector16~9clkctrl_outclk\) & (!\StateMachine_1|CountValue[0]~15_combout\)) # (!GLOBAL(\StateMachine_1|Selector16~9clkctrl_outclk\) & 
-- ((\StateMachine_1|nxt_mode.st_120_1981~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValue[0]~15_combout\,
	datac => \StateMachine_1|Selector16~9clkctrl_outclk\,
	datad => \StateMachine_1|nxt_mode.st_120_1981~combout\,
	combout => \StateMachine_1|nxt_mode.st_120_1981~combout\);

-- Location: FF_X52_Y48_N21
\StateMachine_1|mode.st_120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \StateMachine_1|nxt_mode.st_120_1981~combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateMachine_1|mode.st_120~q\);

-- Location: LCCOMB_X52_Y48_N16
\StateMachine_1|output_proc~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|output_proc~4_combout\ = (!\StateMachine_1|mode.st_100~q\ & !\StateMachine_1|mode.st_120~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|mode.st_100~q\,
	datad => \StateMachine_1|mode.st_120~q\,
	combout => \StateMachine_1|output_proc~4_combout\);

-- Location: LCCOMB_X55_Y48_N26
\StateMachine_1|CountValue[2]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValue[2]~39_combout\ = (!\StateMachine_1|mode.st_110~q\ & (\StateMachine_1|output_proc~4_combout\ & ((\StateMachine_1|mode.st_111~q\) # (\StateMachine_1|CountValue[12]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_111~q\,
	datab => \StateMachine_1|CountValue[12]~42_combout\,
	datac => \StateMachine_1|mode.st_110~q\,
	datad => \StateMachine_1|output_proc~4_combout\,
	combout => \StateMachine_1|CountValue[2]~39_combout\);

-- Location: CLKCTRL_G12
\StateMachine_1|mode.st_190~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \StateMachine_1|mode.st_190~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \StateMachine_1|mode.st_190~clkctrl_outclk\);

-- Location: LCCOMB_X55_Y48_N30
\StateMachine_1|CountValueSaved[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValueSaved\(2) = (\StateMachine_1|mode.st_reset~q\ & ((GLOBAL(\StateMachine_1|mode.st_190~clkctrl_outclk\) & ((\StateMachine_1|CountValue\(2)))) # (!GLOBAL(\StateMachine_1|mode.st_190~clkctrl_outclk\) & 
-- (\StateMachine_1|CountValueSaved\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValueSaved\(2),
	datab => \StateMachine_1|mode.st_reset~q\,
	datac => \StateMachine_1|CountValue\(2),
	datad => \StateMachine_1|mode.st_190~clkctrl_outclk\,
	combout => \StateMachine_1|CountValueSaved\(2));

-- Location: LCCOMB_X53_Y49_N4
\StateMachine_1|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add1~0_combout\ = \StateMachine_1|CountValue\(1) $ (VCC)
-- \StateMachine_1|Add1~1\ = CARRY(\StateMachine_1|CountValue\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValue\(1),
	datad => VCC,
	combout => \StateMachine_1|Add1~0_combout\,
	cout => \StateMachine_1|Add1~1\);

-- Location: LCCOMB_X55_Y49_N6
\StateMachine_1|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add2~0_combout\ = \StateMachine_1|CountValue\(0) $ (VCC)
-- \StateMachine_1|Add2~1\ = CARRY(\StateMachine_1|CountValue\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValue\(0),
	datad => VCC,
	combout => \StateMachine_1|Add2~0_combout\,
	cout => \StateMachine_1|Add2~1\);

-- Location: LCCOMB_X55_Y49_N2
\StateMachine_1|CountValueSaved[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValueSaved\(0) = (\StateMachine_1|mode.st_reset~q\ & ((GLOBAL(\StateMachine_1|mode.st_190~clkctrl_outclk\) & ((\StateMachine_1|CountValue\(0)))) # (!GLOBAL(\StateMachine_1|mode.st_190~clkctrl_outclk\) & 
-- (\StateMachine_1|CountValueSaved\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_reset~q\,
	datab => \StateMachine_1|CountValueSaved\(0),
	datac => \StateMachine_1|mode.st_190~clkctrl_outclk\,
	datad => \StateMachine_1|CountValue\(0),
	combout => \StateMachine_1|CountValueSaved\(0));

-- Location: LCCOMB_X55_Y49_N4
\StateMachine_1|CountValue[0]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValue[0]~44_combout\ = (\StateMachine_1|mode.st_210~q\ & (\StateMachine_1|Add2~0_combout\)) # (!\StateMachine_1|mode.st_210~q\ & ((\StateMachine_1|mode.st_220~q\ & (\StateMachine_1|Add2~0_combout\)) # (!\StateMachine_1|mode.st_220~q\ 
-- & ((\StateMachine_1|CountValueSaved\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|Add2~0_combout\,
	datab => \StateMachine_1|mode.st_210~q\,
	datac => \StateMachine_1|mode.st_220~q\,
	datad => \StateMachine_1|CountValueSaved\(0),
	combout => \StateMachine_1|CountValue[0]~44_combout\);

-- Location: LCCOMB_X52_Y48_N0
\StateMachine_1|CountValue[0]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValue[0]~45_combout\ = (!\StateMachine_1|mode.st_111~q\ & (\StateMachine_1|output_proc~4_combout\ & (\StateMachine_1|CountValue[12]~42_combout\ & !\StateMachine_1|mode.st_110~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_111~q\,
	datab => \StateMachine_1|output_proc~4_combout\,
	datac => \StateMachine_1|CountValue[12]~42_combout\,
	datad => \StateMachine_1|mode.st_110~q\,
	combout => \StateMachine_1|CountValue[0]~45_combout\);

-- Location: LCCOMB_X55_Y49_N0
\StateMachine_1|CountValue[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValue\(0) = (\StateMachine_1|mode.st_reset~q\ & ((\StateMachine_1|CountValue[0]~45_combout\ & ((\StateMachine_1|CountValue[0]~44_combout\))) # (!\StateMachine_1|CountValue[0]~45_combout\ & (\StateMachine_1|CountValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_reset~q\,
	datab => \StateMachine_1|CountValue\(0),
	datac => \StateMachine_1|CountValue[0]~44_combout\,
	datad => \StateMachine_1|CountValue[0]~45_combout\,
	combout => \StateMachine_1|CountValue\(0));

-- Location: LCCOMB_X55_Y49_N8
\StateMachine_1|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add2~2_combout\ = (\StateMachine_1|CountValue\(1) & (\StateMachine_1|Add2~1\ & VCC)) # (!\StateMachine_1|CountValue\(1) & (!\StateMachine_1|Add2~1\))
-- \StateMachine_1|Add2~3\ = CARRY((!\StateMachine_1|CountValue\(1) & !\StateMachine_1|Add2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValue\(1),
	datad => VCC,
	cin => \StateMachine_1|Add2~1\,
	combout => \StateMachine_1|Add2~2_combout\,
	cout => \StateMachine_1|Add2~3\);

-- Location: LCCOMB_X53_Y49_N30
\StateMachine_1|CountValue[1]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValue[1]~40_combout\ = (\StateMachine_1|mode.st_111~q\ & (\StateMachine_1|Add1~0_combout\)) # (!\StateMachine_1|mode.st_111~q\ & ((\StateMachine_1|Add2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|Add1~0_combout\,
	datac => \StateMachine_1|Add2~2_combout\,
	datad => \StateMachine_1|mode.st_111~q\,
	combout => \StateMachine_1|CountValue[1]~40_combout\);

-- Location: LCCOMB_X53_Y49_N28
\StateMachine_1|CountValueSaved[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValueSaved\(1) = (\StateMachine_1|mode.st_reset~q\ & ((GLOBAL(\StateMachine_1|mode.st_190~clkctrl_outclk\) & ((\StateMachine_1|CountValue\(1)))) # (!GLOBAL(\StateMachine_1|mode.st_190~clkctrl_outclk\) & 
-- (\StateMachine_1|CountValueSaved\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_reset~q\,
	datab => \StateMachine_1|CountValueSaved\(1),
	datac => \StateMachine_1|CountValue\(1),
	datad => \StateMachine_1|mode.st_190~clkctrl_outclk\,
	combout => \StateMachine_1|CountValueSaved\(1));

-- Location: LCCOMB_X53_Y49_N0
\StateMachine_1|CountValue[1]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValue[1]~41_combout\ = (\StateMachine_1|mode.st_111~q\ & (\StateMachine_1|CountValue[1]~40_combout\)) # (!\StateMachine_1|mode.st_111~q\ & ((\StateMachine_1|output_proc~5_combout\ & (\StateMachine_1|CountValue[1]~40_combout\)) # 
-- (!\StateMachine_1|output_proc~5_combout\ & ((\StateMachine_1|CountValueSaved\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue[1]~40_combout\,
	datab => \StateMachine_1|mode.st_111~q\,
	datac => \StateMachine_1|output_proc~5_combout\,
	datad => \StateMachine_1|CountValueSaved\(1),
	combout => \StateMachine_1|CountValue[1]~41_combout\);

-- Location: LCCOMB_X53_Y49_N2
\StateMachine_1|CountValue[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValue\(1) = (\StateMachine_1|mode.st_reset~q\ & ((\StateMachine_1|CountValue[2]~39_combout\ & ((\StateMachine_1|CountValue[1]~41_combout\))) # (!\StateMachine_1|CountValue[2]~39_combout\ & (\StateMachine_1|CountValue\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_reset~q\,
	datab => \StateMachine_1|CountValue\(1),
	datac => \StateMachine_1|CountValue[2]~39_combout\,
	datad => \StateMachine_1|CountValue[1]~41_combout\,
	combout => \StateMachine_1|CountValue\(1));

-- Location: LCCOMB_X53_Y49_N6
\StateMachine_1|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add1~2_combout\ = (\StateMachine_1|CountValue\(2) & (!\StateMachine_1|Add1~1\)) # (!\StateMachine_1|CountValue\(2) & ((\StateMachine_1|Add1~1\) # (GND)))
-- \StateMachine_1|Add1~3\ = CARRY((!\StateMachine_1|Add1~1\) # (!\StateMachine_1|CountValue\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValue\(2),
	datad => VCC,
	cin => \StateMachine_1|Add1~1\,
	combout => \StateMachine_1|Add1~2_combout\,
	cout => \StateMachine_1|Add1~3\);

-- Location: LCCOMB_X55_Y49_N10
\StateMachine_1|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add2~4_combout\ = (\StateMachine_1|CountValue\(2) & ((GND) # (!\StateMachine_1|Add2~3\))) # (!\StateMachine_1|CountValue\(2) & (\StateMachine_1|Add2~3\ $ (GND)))
-- \StateMachine_1|Add2~5\ = CARRY((\StateMachine_1|CountValue\(2)) # (!\StateMachine_1|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValue\(2),
	datad => VCC,
	cin => \StateMachine_1|Add2~3\,
	combout => \StateMachine_1|Add2~4_combout\,
	cout => \StateMachine_1|Add2~5\);

-- Location: LCCOMB_X55_Y48_N12
\StateMachine_1|CountValue[2]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValue[2]~37_combout\ = (\StateMachine_1|mode.st_111~q\ & (\StateMachine_1|Add1~2_combout\)) # (!\StateMachine_1|mode.st_111~q\ & ((\StateMachine_1|Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_111~q\,
	datac => \StateMachine_1|Add1~2_combout\,
	datad => \StateMachine_1|Add2~4_combout\,
	combout => \StateMachine_1|CountValue[2]~37_combout\);

-- Location: LCCOMB_X55_Y48_N16
\StateMachine_1|CountValue[2]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValue[2]~38_combout\ = (\StateMachine_1|mode.st_111~q\ & (((\StateMachine_1|CountValue[2]~37_combout\)))) # (!\StateMachine_1|mode.st_111~q\ & ((\StateMachine_1|output_proc~5_combout\ & ((\StateMachine_1|CountValue[2]~37_combout\))) # 
-- (!\StateMachine_1|output_proc~5_combout\ & (\StateMachine_1|CountValueSaved\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_111~q\,
	datab => \StateMachine_1|output_proc~5_combout\,
	datac => \StateMachine_1|CountValueSaved\(2),
	datad => \StateMachine_1|CountValue[2]~37_combout\,
	combout => \StateMachine_1|CountValue[2]~38_combout\);

-- Location: LCCOMB_X55_Y48_N0
\StateMachine_1|CountValue[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValue\(2) = (\StateMachine_1|mode.st_reset~q\ & ((\StateMachine_1|CountValue[2]~39_combout\ & ((\StateMachine_1|CountValue[2]~38_combout\))) # (!\StateMachine_1|CountValue[2]~39_combout\ & (\StateMachine_1|CountValue\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(2),
	datab => \StateMachine_1|mode.st_reset~q\,
	datac => \StateMachine_1|CountValue[2]~39_combout\,
	datad => \StateMachine_1|CountValue[2]~38_combout\,
	combout => \StateMachine_1|CountValue\(2));

-- Location: LCCOMB_X55_Y49_N12
\StateMachine_1|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add2~6_combout\ = (\StateMachine_1|CountValue\(3) & (\StateMachine_1|Add2~5\ & VCC)) # (!\StateMachine_1|CountValue\(3) & (!\StateMachine_1|Add2~5\))
-- \StateMachine_1|Add2~7\ = CARRY((!\StateMachine_1|CountValue\(3) & !\StateMachine_1|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(3),
	datad => VCC,
	cin => \StateMachine_1|Add2~5\,
	combout => \StateMachine_1|Add2~6_combout\,
	cout => \StateMachine_1|Add2~7\);

-- Location: LCCOMB_X54_Y49_N10
\StateMachine_1|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add0~0_combout\ = \StateMachine_1|CountValue\(3) $ (VCC)
-- \StateMachine_1|Add0~1\ = CARRY(\StateMachine_1|CountValue\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(3),
	datad => VCC,
	combout => \StateMachine_1|Add0~0_combout\,
	cout => \StateMachine_1|Add0~1\);

-- Location: LCCOMB_X53_Y49_N8
\StateMachine_1|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add1~4_combout\ = (\StateMachine_1|CountValue\(3) & ((GND) # (!\StateMachine_1|Add1~3\))) # (!\StateMachine_1|CountValue\(3) & (\StateMachine_1|Add1~3\ $ (GND)))
-- \StateMachine_1|Add1~5\ = CARRY((\StateMachine_1|CountValue\(3)) # (!\StateMachine_1|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(3),
	datad => VCC,
	cin => \StateMachine_1|Add1~3\,
	combout => \StateMachine_1|Add1~4_combout\,
	cout => \StateMachine_1|Add1~5\);

-- Location: LCCOMB_X56_Y49_N30
\StateMachine_1|CountValueSaved[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValueSaved\(3) = (\StateMachine_1|mode.st_reset~q\ & ((GLOBAL(\StateMachine_1|mode.st_190~clkctrl_outclk\) & ((\StateMachine_1|CountValue\(3)))) # (!GLOBAL(\StateMachine_1|mode.st_190~clkctrl_outclk\) & 
-- (\StateMachine_1|CountValueSaved\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValueSaved\(3),
	datab => \StateMachine_1|mode.st_reset~q\,
	datac => \StateMachine_1|CountValue\(3),
	datad => \StateMachine_1|mode.st_190~clkctrl_outclk\,
	combout => \StateMachine_1|CountValueSaved\(3));

-- Location: LCCOMB_X54_Y49_N2
\StateMachine_1|CountValue[3]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValue[3]~35_combout\ = (\StateMachine_1|CountValue[0]~15_combout\ & (((!\StateMachine_1|CountValue[3]~14_combout\ & \StateMachine_1|CountValueSaved\(3))))) # (!\StateMachine_1|CountValue[0]~15_combout\ & 
-- ((\StateMachine_1|Add1~4_combout\) # ((\StateMachine_1|CountValue[3]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue[0]~15_combout\,
	datab => \StateMachine_1|Add1~4_combout\,
	datac => \StateMachine_1|CountValue[3]~14_combout\,
	datad => \StateMachine_1|CountValueSaved\(3),
	combout => \StateMachine_1|CountValue[3]~35_combout\);

-- Location: LCCOMB_X54_Y49_N8
\StateMachine_1|CountValue[3]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValue[3]~36_combout\ = (\StateMachine_1|CountValue[3]~14_combout\ & ((\StateMachine_1|CountValue[3]~35_combout\ & ((\StateMachine_1|Add0~0_combout\))) # (!\StateMachine_1|CountValue[3]~35_combout\ & 
-- (\StateMachine_1|Add2~6_combout\)))) # (!\StateMachine_1|CountValue[3]~14_combout\ & (((\StateMachine_1|CountValue[3]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|Add2~6_combout\,
	datab => \StateMachine_1|Add0~0_combout\,
	datac => \StateMachine_1|CountValue[3]~14_combout\,
	datad => \StateMachine_1|CountValue[3]~35_combout\,
	combout => \StateMachine_1|CountValue[3]~36_combout\);

-- Location: LCCOMB_X54_Y49_N30
\StateMachine_1|CountValue[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValue\(3) = (\StateMachine_1|mode.st_reset~q\ & ((\StateMachine_1|CountValue[12]~43_combout\ & ((\StateMachine_1|CountValue[3]~36_combout\))) # (!\StateMachine_1|CountValue[12]~43_combout\ & (\StateMachine_1|CountValue\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(3),
	datab => \StateMachine_1|mode.st_reset~q\,
	datac => \StateMachine_1|CountValue[3]~36_combout\,
	datad => \StateMachine_1|CountValue[12]~43_combout\,
	combout => \StateMachine_1|CountValue\(3));

-- Location: LCCOMB_X53_Y49_N10
\StateMachine_1|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add1~6_combout\ = (\StateMachine_1|CountValue\(4) & (!\StateMachine_1|Add1~5\)) # (!\StateMachine_1|CountValue\(4) & ((\StateMachine_1|Add1~5\) # (GND)))
-- \StateMachine_1|Add1~7\ = CARRY((!\StateMachine_1|Add1~5\) # (!\StateMachine_1|CountValue\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(4),
	datad => VCC,
	cin => \StateMachine_1|Add1~5\,
	combout => \StateMachine_1|Add1~6_combout\,
	cout => \StateMachine_1|Add1~7\);

-- Location: LCCOMB_X54_Y49_N12
\StateMachine_1|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add0~2_combout\ = (\StateMachine_1|CountValue\(4) & (\StateMachine_1|Add0~1\ & VCC)) # (!\StateMachine_1|CountValue\(4) & (!\StateMachine_1|Add0~1\))
-- \StateMachine_1|Add0~3\ = CARRY((!\StateMachine_1|CountValue\(4) & !\StateMachine_1|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValue\(4),
	datad => VCC,
	cin => \StateMachine_1|Add0~1\,
	combout => \StateMachine_1|Add0~2_combout\,
	cout => \StateMachine_1|Add0~3\);

-- Location: LCCOMB_X55_Y49_N14
\StateMachine_1|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add2~8_combout\ = (\StateMachine_1|CountValue\(4) & ((GND) # (!\StateMachine_1|Add2~7\))) # (!\StateMachine_1|CountValue\(4) & (\StateMachine_1|Add2~7\ $ (GND)))
-- \StateMachine_1|Add2~9\ = CARRY((\StateMachine_1|CountValue\(4)) # (!\StateMachine_1|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValue\(4),
	datad => VCC,
	cin => \StateMachine_1|Add2~7\,
	combout => \StateMachine_1|Add2~8_combout\,
	cout => \StateMachine_1|Add2~9\);

-- Location: LCCOMB_X52_Y49_N16
\StateMachine_1|CountValueSaved[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValueSaved\(4) = (\StateMachine_1|mode.st_reset~q\ & ((GLOBAL(\StateMachine_1|mode.st_190~clkctrl_outclk\) & ((\StateMachine_1|CountValue\(4)))) # (!GLOBAL(\StateMachine_1|mode.st_190~clkctrl_outclk\) & 
-- (\StateMachine_1|CountValueSaved\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_reset~q\,
	datab => \StateMachine_1|CountValueSaved\(4),
	datac => \StateMachine_1|CountValue\(4),
	datad => \StateMachine_1|mode.st_190~clkctrl_outclk\,
	combout => \StateMachine_1|CountValueSaved\(4));

-- Location: LCCOMB_X52_Y49_N12
\StateMachine_1|CountValue[4]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValue[4]~33_combout\ = (\StateMachine_1|CountValue[0]~15_combout\ & ((\StateMachine_1|CountValue[3]~14_combout\ & (\StateMachine_1|Add2~8_combout\)) # (!\StateMachine_1|CountValue[3]~14_combout\ & 
-- ((\StateMachine_1|CountValueSaved\(4)))))) # (!\StateMachine_1|CountValue[0]~15_combout\ & (((\StateMachine_1|CountValue[3]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue[0]~15_combout\,
	datab => \StateMachine_1|Add2~8_combout\,
	datac => \StateMachine_1|CountValue[3]~14_combout\,
	datad => \StateMachine_1|CountValueSaved\(4),
	combout => \StateMachine_1|CountValue[4]~33_combout\);

-- Location: LCCOMB_X52_Y49_N30
\StateMachine_1|CountValue[4]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValue[4]~34_combout\ = (\StateMachine_1|CountValue[0]~15_combout\ & (((\StateMachine_1|CountValue[4]~33_combout\)))) # (!\StateMachine_1|CountValue[0]~15_combout\ & ((\StateMachine_1|CountValue[4]~33_combout\ & 
-- ((\StateMachine_1|Add0~2_combout\))) # (!\StateMachine_1|CountValue[4]~33_combout\ & (\StateMachine_1|Add1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue[0]~15_combout\,
	datab => \StateMachine_1|Add1~6_combout\,
	datac => \StateMachine_1|Add0~2_combout\,
	datad => \StateMachine_1|CountValue[4]~33_combout\,
	combout => \StateMachine_1|CountValue[4]~34_combout\);

-- Location: LCCOMB_X52_Y49_N14
\StateMachine_1|CountValue[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValue\(4) = (\StateMachine_1|mode.st_reset~q\ & ((\StateMachine_1|CountValue[12]~43_combout\ & ((\StateMachine_1|CountValue[4]~34_combout\))) # (!\StateMachine_1|CountValue[12]~43_combout\ & (\StateMachine_1|CountValue\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(4),
	datab => \StateMachine_1|CountValue[12]~43_combout\,
	datac => \StateMachine_1|CountValue[4]~34_combout\,
	datad => \StateMachine_1|mode.st_reset~q\,
	combout => \StateMachine_1|CountValue\(4));

-- Location: LCCOMB_X55_Y49_N16
\StateMachine_1|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add2~10_combout\ = (\StateMachine_1|CountValue\(5) & (\StateMachine_1|Add2~9\ & VCC)) # (!\StateMachine_1|CountValue\(5) & (!\StateMachine_1|Add2~9\))
-- \StateMachine_1|Add2~11\ = CARRY((!\StateMachine_1|CountValue\(5) & !\StateMachine_1|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValue\(5),
	datad => VCC,
	cin => \StateMachine_1|Add2~9\,
	combout => \StateMachine_1|Add2~10_combout\,
	cout => \StateMachine_1|Add2~11\);

-- Location: LCCOMB_X54_Y49_N14
\StateMachine_1|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add0~4_combout\ = (\StateMachine_1|CountValue\(5) & (\StateMachine_1|Add0~3\ $ (GND))) # (!\StateMachine_1|CountValue\(5) & (!\StateMachine_1|Add0~3\ & VCC))
-- \StateMachine_1|Add0~5\ = CARRY((\StateMachine_1|CountValue\(5) & !\StateMachine_1|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValue\(5),
	datad => VCC,
	cin => \StateMachine_1|Add0~3\,
	combout => \StateMachine_1|Add0~4_combout\,
	cout => \StateMachine_1|Add0~5\);

-- Location: LCCOMB_X53_Y49_N12
\StateMachine_1|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add1~8_combout\ = (\StateMachine_1|CountValue\(5) & (\StateMachine_1|Add1~7\ $ (GND))) # (!\StateMachine_1|CountValue\(5) & (!\StateMachine_1|Add1~7\ & VCC))
-- \StateMachine_1|Add1~9\ = CARRY((\StateMachine_1|CountValue\(5) & !\StateMachine_1|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(5),
	datad => VCC,
	cin => \StateMachine_1|Add1~7\,
	combout => \StateMachine_1|Add1~8_combout\,
	cout => \StateMachine_1|Add1~9\);

-- Location: LCCOMB_X55_Y48_N18
\StateMachine_1|CountValueSaved[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValueSaved\(5) = (\StateMachine_1|mode.st_reset~q\ & ((GLOBAL(\StateMachine_1|mode.st_190~clkctrl_outclk\) & (\StateMachine_1|CountValue\(5))) # (!GLOBAL(\StateMachine_1|mode.st_190~clkctrl_outclk\) & 
-- ((\StateMachine_1|CountValueSaved\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(5),
	datab => \StateMachine_1|CountValueSaved\(5),
	datac => \StateMachine_1|mode.st_reset~q\,
	datad => \StateMachine_1|mode.st_190~clkctrl_outclk\,
	combout => \StateMachine_1|CountValueSaved\(5));

-- Location: LCCOMB_X54_Y49_N6
\StateMachine_1|CountValue[5]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValue[5]~31_combout\ = (\StateMachine_1|CountValue[0]~15_combout\ & (!\StateMachine_1|CountValue[3]~14_combout\ & ((\StateMachine_1|CountValueSaved\(5))))) # (!\StateMachine_1|CountValue[0]~15_combout\ & 
-- ((\StateMachine_1|CountValue[3]~14_combout\) # ((\StateMachine_1|Add1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue[0]~15_combout\,
	datab => \StateMachine_1|CountValue[3]~14_combout\,
	datac => \StateMachine_1|Add1~8_combout\,
	datad => \StateMachine_1|CountValueSaved\(5),
	combout => \StateMachine_1|CountValue[5]~31_combout\);

-- Location: LCCOMB_X54_Y49_N0
\StateMachine_1|CountValue[5]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValue[5]~32_combout\ = (\StateMachine_1|CountValue[3]~14_combout\ & ((\StateMachine_1|CountValue[5]~31_combout\ & ((\StateMachine_1|Add0~4_combout\))) # (!\StateMachine_1|CountValue[5]~31_combout\ & 
-- (\StateMachine_1|Add2~10_combout\)))) # (!\StateMachine_1|CountValue[3]~14_combout\ & (((\StateMachine_1|CountValue[5]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|Add2~10_combout\,
	datab => \StateMachine_1|CountValue[3]~14_combout\,
	datac => \StateMachine_1|Add0~4_combout\,
	datad => \StateMachine_1|CountValue[5]~31_combout\,
	combout => \StateMachine_1|CountValue[5]~32_combout\);

-- Location: LCCOMB_X54_Y49_N4
\StateMachine_1|CountValue[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValue\(5) = (\StateMachine_1|mode.st_reset~q\ & ((\StateMachine_1|CountValue[12]~43_combout\ & ((\StateMachine_1|CountValue[5]~32_combout\))) # (!\StateMachine_1|CountValue[12]~43_combout\ & (\StateMachine_1|CountValue\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(5),
	datab => \StateMachine_1|mode.st_reset~q\,
	datac => \StateMachine_1|CountValue[12]~43_combout\,
	datad => \StateMachine_1|CountValue[5]~32_combout\,
	combout => \StateMachine_1|CountValue\(5));

-- Location: LCCOMB_X53_Y49_N14
\StateMachine_1|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add1~10_combout\ = (\StateMachine_1|CountValue\(6) & (!\StateMachine_1|Add1~9\)) # (!\StateMachine_1|CountValue\(6) & ((\StateMachine_1|Add1~9\) # (GND)))
-- \StateMachine_1|Add1~11\ = CARRY((!\StateMachine_1|Add1~9\) # (!\StateMachine_1|CountValue\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValue\(6),
	datad => VCC,
	cin => \StateMachine_1|Add1~9\,
	combout => \StateMachine_1|Add1~10_combout\,
	cout => \StateMachine_1|Add1~11\);

-- Location: LCCOMB_X54_Y49_N16
\StateMachine_1|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add0~6_combout\ = (\StateMachine_1|CountValue\(6) & (\StateMachine_1|Add0~5\ & VCC)) # (!\StateMachine_1|CountValue\(6) & (!\StateMachine_1|Add0~5\))
-- \StateMachine_1|Add0~7\ = CARRY((!\StateMachine_1|CountValue\(6) & !\StateMachine_1|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(6),
	datad => VCC,
	cin => \StateMachine_1|Add0~5\,
	combout => \StateMachine_1|Add0~6_combout\,
	cout => \StateMachine_1|Add0~7\);

-- Location: LCCOMB_X55_Y49_N18
\StateMachine_1|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add2~12_combout\ = (\StateMachine_1|CountValue\(6) & ((GND) # (!\StateMachine_1|Add2~11\))) # (!\StateMachine_1|CountValue\(6) & (\StateMachine_1|Add2~11\ $ (GND)))
-- \StateMachine_1|Add2~13\ = CARRY((\StateMachine_1|CountValue\(6)) # (!\StateMachine_1|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(6),
	datad => VCC,
	cin => \StateMachine_1|Add2~11\,
	combout => \StateMachine_1|Add2~12_combout\,
	cout => \StateMachine_1|Add2~13\);

-- Location: LCCOMB_X52_Y49_N6
\StateMachine_1|CountValueSaved[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValueSaved\(6) = (\StateMachine_1|mode.st_reset~q\ & ((GLOBAL(\StateMachine_1|mode.st_190~clkctrl_outclk\) & ((\StateMachine_1|CountValue\(6)))) # (!GLOBAL(\StateMachine_1|mode.st_190~clkctrl_outclk\) & 
-- (\StateMachine_1|CountValueSaved\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValueSaved\(6),
	datab => \StateMachine_1|mode.st_reset~q\,
	datac => \StateMachine_1|CountValue\(6),
	datad => \StateMachine_1|mode.st_190~clkctrl_outclk\,
	combout => \StateMachine_1|CountValueSaved\(6));

-- Location: LCCOMB_X52_Y49_N24
\StateMachine_1|CountValue[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValue[6]~29_combout\ = (\StateMachine_1|CountValue[0]~15_combout\ & ((\StateMachine_1|CountValue[3]~14_combout\ & (\StateMachine_1|Add2~12_combout\)) # (!\StateMachine_1|CountValue[3]~14_combout\ & 
-- ((\StateMachine_1|CountValueSaved\(6)))))) # (!\StateMachine_1|CountValue[0]~15_combout\ & (\StateMachine_1|CountValue[3]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue[0]~15_combout\,
	datab => \StateMachine_1|CountValue[3]~14_combout\,
	datac => \StateMachine_1|Add2~12_combout\,
	datad => \StateMachine_1|CountValueSaved\(6),
	combout => \StateMachine_1|CountValue[6]~29_combout\);

-- Location: LCCOMB_X52_Y49_N8
\StateMachine_1|CountValue[6]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValue[6]~30_combout\ = (\StateMachine_1|CountValue[0]~15_combout\ & (((\StateMachine_1|CountValue[6]~29_combout\)))) # (!\StateMachine_1|CountValue[0]~15_combout\ & ((\StateMachine_1|CountValue[6]~29_combout\ & 
-- ((\StateMachine_1|Add0~6_combout\))) # (!\StateMachine_1|CountValue[6]~29_combout\ & (\StateMachine_1|Add1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|Add1~10_combout\,
	datab => \StateMachine_1|Add0~6_combout\,
	datac => \StateMachine_1|CountValue[0]~15_combout\,
	datad => \StateMachine_1|CountValue[6]~29_combout\,
	combout => \StateMachine_1|CountValue[6]~30_combout\);

-- Location: LCCOMB_X52_Y49_N18
\StateMachine_1|CountValue[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValue\(6) = (\StateMachine_1|mode.st_reset~q\ & ((\StateMachine_1|CountValue[12]~43_combout\ & ((\StateMachine_1|CountValue[6]~30_combout\))) # (!\StateMachine_1|CountValue[12]~43_combout\ & (\StateMachine_1|CountValue\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(6),
	datab => \StateMachine_1|CountValue[12]~43_combout\,
	datac => \StateMachine_1|CountValue[6]~30_combout\,
	datad => \StateMachine_1|mode.st_reset~q\,
	combout => \StateMachine_1|CountValue\(6));

-- Location: LCCOMB_X54_Y49_N18
\StateMachine_1|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add0~8_combout\ = (\StateMachine_1|CountValue\(7) & (\StateMachine_1|Add0~7\ $ (GND))) # (!\StateMachine_1|CountValue\(7) & (!\StateMachine_1|Add0~7\ & VCC))
-- \StateMachine_1|Add0~9\ = CARRY((\StateMachine_1|CountValue\(7) & !\StateMachine_1|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(7),
	datad => VCC,
	cin => \StateMachine_1|Add0~7\,
	combout => \StateMachine_1|Add0~8_combout\,
	cout => \StateMachine_1|Add0~9\);

-- Location: LCCOMB_X55_Y49_N20
\StateMachine_1|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add2~14_combout\ = (\StateMachine_1|CountValue\(7) & (\StateMachine_1|Add2~13\ & VCC)) # (!\StateMachine_1|CountValue\(7) & (!\StateMachine_1|Add2~13\))
-- \StateMachine_1|Add2~15\ = CARRY((!\StateMachine_1|CountValue\(7) & !\StateMachine_1|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(7),
	datad => VCC,
	cin => \StateMachine_1|Add2~13\,
	combout => \StateMachine_1|Add2~14_combout\,
	cout => \StateMachine_1|Add2~15\);

-- Location: LCCOMB_X53_Y49_N16
\StateMachine_1|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add1~12_combout\ = (\StateMachine_1|CountValue\(7) & (\StateMachine_1|Add1~11\ $ (GND))) # (!\StateMachine_1|CountValue\(7) & (!\StateMachine_1|Add1~11\ & VCC))
-- \StateMachine_1|Add1~13\ = CARRY((\StateMachine_1|CountValue\(7) & !\StateMachine_1|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValue\(7),
	datad => VCC,
	cin => \StateMachine_1|Add1~11\,
	combout => \StateMachine_1|Add1~12_combout\,
	cout => \StateMachine_1|Add1~13\);

-- Location: LCCOMB_X53_Y48_N10
\StateMachine_1|CountValueSaved[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValueSaved\(7) = (\StateMachine_1|mode.st_reset~q\ & ((GLOBAL(\StateMachine_1|mode.st_190~clkctrl_outclk\) & ((\StateMachine_1|CountValue\(7)))) # (!GLOBAL(\StateMachine_1|mode.st_190~clkctrl_outclk\) & 
-- (\StateMachine_1|CountValueSaved\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValueSaved\(7),
	datab => \StateMachine_1|mode.st_reset~q\,
	datac => \StateMachine_1|CountValue\(7),
	datad => \StateMachine_1|mode.st_190~clkctrl_outclk\,
	combout => \StateMachine_1|CountValueSaved\(7));

-- Location: LCCOMB_X53_Y48_N28
\StateMachine_1|CountValue[7]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValue[7]~27_combout\ = (\StateMachine_1|CountValue[3]~14_combout\ & (!\StateMachine_1|CountValue[0]~15_combout\)) # (!\StateMachine_1|CountValue[3]~14_combout\ & ((\StateMachine_1|CountValue[0]~15_combout\ & 
-- ((\StateMachine_1|CountValueSaved\(7)))) # (!\StateMachine_1|CountValue[0]~15_combout\ & (\StateMachine_1|Add1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue[3]~14_combout\,
	datab => \StateMachine_1|CountValue[0]~15_combout\,
	datac => \StateMachine_1|Add1~12_combout\,
	datad => \StateMachine_1|CountValueSaved\(7),
	combout => \StateMachine_1|CountValue[7]~27_combout\);

-- Location: LCCOMB_X53_Y48_N20
\StateMachine_1|CountValue[7]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValue[7]~28_combout\ = (\StateMachine_1|CountValue[3]~14_combout\ & ((\StateMachine_1|CountValue[7]~27_combout\ & (\StateMachine_1|Add0~8_combout\)) # (!\StateMachine_1|CountValue[7]~27_combout\ & 
-- ((\StateMachine_1|Add2~14_combout\))))) # (!\StateMachine_1|CountValue[3]~14_combout\ & (((\StateMachine_1|CountValue[7]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue[3]~14_combout\,
	datab => \StateMachine_1|Add0~8_combout\,
	datac => \StateMachine_1|Add2~14_combout\,
	datad => \StateMachine_1|CountValue[7]~27_combout\,
	combout => \StateMachine_1|CountValue[7]~28_combout\);

-- Location: LCCOMB_X53_Y48_N0
\StateMachine_1|CountValue[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValue\(7) = (\StateMachine_1|mode.st_reset~q\ & ((\StateMachine_1|CountValue[12]~43_combout\ & ((\StateMachine_1|CountValue[7]~28_combout\))) # (!\StateMachine_1|CountValue[12]~43_combout\ & (\StateMachine_1|CountValue\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_reset~q\,
	datab => \StateMachine_1|CountValue\(7),
	datac => \StateMachine_1|CountValue[12]~43_combout\,
	datad => \StateMachine_1|CountValue[7]~28_combout\,
	combout => \StateMachine_1|CountValue\(7));

-- Location: LCCOMB_X53_Y49_N18
\StateMachine_1|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add1~14_combout\ = (\StateMachine_1|CountValue\(8) & (!\StateMachine_1|Add1~13\)) # (!\StateMachine_1|CountValue\(8) & ((\StateMachine_1|Add1~13\) # (GND)))
-- \StateMachine_1|Add1~15\ = CARRY((!\StateMachine_1|Add1~13\) # (!\StateMachine_1|CountValue\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(8),
	datad => VCC,
	cin => \StateMachine_1|Add1~13\,
	combout => \StateMachine_1|Add1~14_combout\,
	cout => \StateMachine_1|Add1~15\);

-- Location: LCCOMB_X54_Y49_N20
\StateMachine_1|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add0~10_combout\ = (\StateMachine_1|CountValue\(8) & (!\StateMachine_1|Add0~9\)) # (!\StateMachine_1|CountValue\(8) & ((\StateMachine_1|Add0~9\) # (GND)))
-- \StateMachine_1|Add0~11\ = CARRY((!\StateMachine_1|Add0~9\) # (!\StateMachine_1|CountValue\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValue\(8),
	datad => VCC,
	cin => \StateMachine_1|Add0~9\,
	combout => \StateMachine_1|Add0~10_combout\,
	cout => \StateMachine_1|Add0~11\);

-- Location: LCCOMB_X55_Y49_N22
\StateMachine_1|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add2~16_combout\ = (\StateMachine_1|CountValue\(8) & ((GND) # (!\StateMachine_1|Add2~15\))) # (!\StateMachine_1|CountValue\(8) & (\StateMachine_1|Add2~15\ $ (GND)))
-- \StateMachine_1|Add2~17\ = CARRY((\StateMachine_1|CountValue\(8)) # (!\StateMachine_1|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(8),
	datad => VCC,
	cin => \StateMachine_1|Add2~15\,
	combout => \StateMachine_1|Add2~16_combout\,
	cout => \StateMachine_1|Add2~17\);

-- Location: LCCOMB_X52_Y49_N10
\StateMachine_1|CountValueSaved[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValueSaved\(8) = (\StateMachine_1|mode.st_reset~q\ & ((GLOBAL(\StateMachine_1|mode.st_190~clkctrl_outclk\) & ((\StateMachine_1|CountValue\(8)))) # (!GLOBAL(\StateMachine_1|mode.st_190~clkctrl_outclk\) & 
-- (\StateMachine_1|CountValueSaved\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValueSaved\(8),
	datab => \StateMachine_1|mode.st_reset~q\,
	datac => \StateMachine_1|CountValue\(8),
	datad => \StateMachine_1|mode.st_190~clkctrl_outclk\,
	combout => \StateMachine_1|CountValueSaved\(8));

-- Location: LCCOMB_X52_Y49_N28
\StateMachine_1|CountValue[8]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValue[8]~25_combout\ = (\StateMachine_1|CountValue[0]~15_combout\ & ((\StateMachine_1|CountValue[3]~14_combout\ & (\StateMachine_1|Add2~16_combout\)) # (!\StateMachine_1|CountValue[3]~14_combout\ & 
-- ((\StateMachine_1|CountValueSaved\(8)))))) # (!\StateMachine_1|CountValue[0]~15_combout\ & (\StateMachine_1|CountValue[3]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue[0]~15_combout\,
	datab => \StateMachine_1|CountValue[3]~14_combout\,
	datac => \StateMachine_1|Add2~16_combout\,
	datad => \StateMachine_1|CountValueSaved\(8),
	combout => \StateMachine_1|CountValue[8]~25_combout\);

-- Location: LCCOMB_X52_Y49_N22
\StateMachine_1|CountValue[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValue[8]~26_combout\ = (\StateMachine_1|CountValue[0]~15_combout\ & (((\StateMachine_1|CountValue[8]~25_combout\)))) # (!\StateMachine_1|CountValue[0]~15_combout\ & ((\StateMachine_1|CountValue[8]~25_combout\ & 
-- ((\StateMachine_1|Add0~10_combout\))) # (!\StateMachine_1|CountValue[8]~25_combout\ & (\StateMachine_1|Add1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue[0]~15_combout\,
	datab => \StateMachine_1|Add1~14_combout\,
	datac => \StateMachine_1|Add0~10_combout\,
	datad => \StateMachine_1|CountValue[8]~25_combout\,
	combout => \StateMachine_1|CountValue[8]~26_combout\);

-- Location: LCCOMB_X52_Y49_N26
\StateMachine_1|CountValue[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValue\(8) = (\StateMachine_1|mode.st_reset~q\ & ((\StateMachine_1|CountValue[12]~43_combout\ & ((\StateMachine_1|CountValue[8]~26_combout\))) # (!\StateMachine_1|CountValue[12]~43_combout\ & (\StateMachine_1|CountValue\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(8),
	datab => \StateMachine_1|CountValue[12]~43_combout\,
	datac => \StateMachine_1|CountValue[8]~26_combout\,
	datad => \StateMachine_1|mode.st_reset~q\,
	combout => \StateMachine_1|CountValue\(8));

-- Location: LCCOMB_X54_Y49_N22
\StateMachine_1|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add0~12_combout\ = (\StateMachine_1|CountValue\(9) & ((GND) # (!\StateMachine_1|Add0~11\))) # (!\StateMachine_1|CountValue\(9) & (\StateMachine_1|Add0~11\ $ (GND)))
-- \StateMachine_1|Add0~13\ = CARRY((\StateMachine_1|CountValue\(9)) # (!\StateMachine_1|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(9),
	datad => VCC,
	cin => \StateMachine_1|Add0~11\,
	combout => \StateMachine_1|Add0~12_combout\,
	cout => \StateMachine_1|Add0~13\);

-- Location: LCCOMB_X55_Y49_N24
\StateMachine_1|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add2~18_combout\ = (\StateMachine_1|CountValue\(9) & (\StateMachine_1|Add2~17\ & VCC)) # (!\StateMachine_1|CountValue\(9) & (!\StateMachine_1|Add2~17\))
-- \StateMachine_1|Add2~19\ = CARRY((!\StateMachine_1|CountValue\(9) & !\StateMachine_1|Add2~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValue\(9),
	datad => VCC,
	cin => \StateMachine_1|Add2~17\,
	combout => \StateMachine_1|Add2~18_combout\,
	cout => \StateMachine_1|Add2~19\);

-- Location: LCCOMB_X53_Y49_N20
\StateMachine_1|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add1~16_combout\ = (\StateMachine_1|CountValue\(9) & (\StateMachine_1|Add1~15\ $ (GND))) # (!\StateMachine_1|CountValue\(9) & (!\StateMachine_1|Add1~15\ & VCC))
-- \StateMachine_1|Add1~17\ = CARRY((\StateMachine_1|CountValue\(9) & !\StateMachine_1|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValue\(9),
	datad => VCC,
	cin => \StateMachine_1|Add1~15\,
	combout => \StateMachine_1|Add1~16_combout\,
	cout => \StateMachine_1|Add1~17\);

-- Location: LCCOMB_X52_Y49_N2
\StateMachine_1|CountValueSaved[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValueSaved\(9) = (\StateMachine_1|mode.st_reset~q\ & ((GLOBAL(\StateMachine_1|mode.st_190~clkctrl_outclk\) & ((\StateMachine_1|CountValue\(9)))) # (!GLOBAL(\StateMachine_1|mode.st_190~clkctrl_outclk\) & 
-- (\StateMachine_1|CountValueSaved\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_reset~q\,
	datab => \StateMachine_1|CountValueSaved\(9),
	datac => \StateMachine_1|mode.st_190~clkctrl_outclk\,
	datad => \StateMachine_1|CountValue\(9),
	combout => \StateMachine_1|CountValueSaved\(9));

-- Location: LCCOMB_X52_Y49_N0
\StateMachine_1|CountValue[9]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValue[9]~23_combout\ = (\StateMachine_1|CountValue[0]~15_combout\ & (!\StateMachine_1|CountValue[3]~14_combout\ & ((\StateMachine_1|CountValueSaved\(9))))) # (!\StateMachine_1|CountValue[0]~15_combout\ & 
-- ((\StateMachine_1|CountValue[3]~14_combout\) # ((\StateMachine_1|Add1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue[0]~15_combout\,
	datab => \StateMachine_1|CountValue[3]~14_combout\,
	datac => \StateMachine_1|Add1~16_combout\,
	datad => \StateMachine_1|CountValueSaved\(9),
	combout => \StateMachine_1|CountValue[9]~23_combout\);

-- Location: LCCOMB_X52_Y49_N4
\StateMachine_1|CountValue[9]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValue[9]~24_combout\ = (\StateMachine_1|CountValue[3]~14_combout\ & ((\StateMachine_1|CountValue[9]~23_combout\ & (\StateMachine_1|Add0~12_combout\)) # (!\StateMachine_1|CountValue[9]~23_combout\ & 
-- ((\StateMachine_1|Add2~18_combout\))))) # (!\StateMachine_1|CountValue[3]~14_combout\ & (((\StateMachine_1|CountValue[9]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|Add0~12_combout\,
	datab => \StateMachine_1|Add2~18_combout\,
	datac => \StateMachine_1|CountValue[3]~14_combout\,
	datad => \StateMachine_1|CountValue[9]~23_combout\,
	combout => \StateMachine_1|CountValue[9]~24_combout\);

-- Location: LCCOMB_X52_Y49_N20
\StateMachine_1|CountValue[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValue\(9) = (\StateMachine_1|mode.st_reset~q\ & ((\StateMachine_1|CountValue[12]~43_combout\ & ((\StateMachine_1|CountValue[9]~24_combout\))) # (!\StateMachine_1|CountValue[12]~43_combout\ & (\StateMachine_1|CountValue\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(9),
	datab => \StateMachine_1|CountValue[12]~43_combout\,
	datac => \StateMachine_1|CountValue[9]~24_combout\,
	datad => \StateMachine_1|mode.st_reset~q\,
	combout => \StateMachine_1|CountValue\(9));

-- Location: LCCOMB_X54_Y46_N28
\StateMachine_1|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|LessThan2~1_combout\ = (\StateMachine_1|CountValue\(8)) # ((\StateMachine_1|CountValue\(9)) # ((\StateMachine_1|CountValue\(2)) # (\StateMachine_1|CountValue\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(8),
	datab => \StateMachine_1|CountValue\(9),
	datac => \StateMachine_1|CountValue\(2),
	datad => \StateMachine_1|CountValue\(7),
	combout => \StateMachine_1|LessThan2~1_combout\);

-- Location: LCCOMB_X54_Y46_N14
\StateMachine_1|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|LessThan2~0_combout\ = (\StateMachine_1|CountValue\(1)) # ((\StateMachine_1|CountValue\(10)) # ((\StateMachine_1|CountValue\(0)) # (\StateMachine_1|CountValue\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(1),
	datab => \StateMachine_1|CountValue\(10),
	datac => \StateMachine_1|CountValue\(0),
	datad => \StateMachine_1|CountValue\(11),
	combout => \StateMachine_1|LessThan2~0_combout\);

-- Location: LCCOMB_X54_Y46_N24
\StateMachine_1|Selector16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector16~0_combout\ = (!\StateMachine_1|CountValue\(4) & (!\StateMachine_1|CountValue\(6) & (!\StateMachine_1|CountValue\(5) & !\StateMachine_1|CountValue\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(4),
	datab => \StateMachine_1|CountValue\(6),
	datac => \StateMachine_1|CountValue\(5),
	datad => \StateMachine_1|CountValue\(3),
	combout => \StateMachine_1|Selector16~0_combout\);

-- Location: LCCOMB_X54_Y46_N12
\StateMachine_1|LessThan2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|LessThan2~2_combout\ = (\StateMachine_1|CountValue\(12)) # ((\StateMachine_1|LessThan2~1_combout\) # ((\StateMachine_1|LessThan2~0_combout\) # (!\StateMachine_1|Selector16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(12),
	datab => \StateMachine_1|LessThan2~1_combout\,
	datac => \StateMachine_1|LessThan2~0_combout\,
	datad => \StateMachine_1|Selector16~0_combout\,
	combout => \StateMachine_1|LessThan2~2_combout\);

-- Location: LCCOMB_X53_Y46_N20
\StateMachine_1|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector7~0_combout\ = (\StateMachine_1|LessThan2~2_combout\ & (\StateMachine_1|mode.st_200~q\ & ((\BtnStart~input_o\) # (!\FallingEdge_Start|SavedValue~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FallingEdge_Start|SavedValue~q\,
	datab => \StateMachine_1|LessThan2~2_combout\,
	datac => \BtnStart~input_o\,
	datad => \StateMachine_1|mode.st_200~q\,
	combout => \StateMachine_1|Selector7~0_combout\);

-- Location: LCCOMB_X53_Y48_N22
\StateMachine_1|nxt_mode.st_210_1891\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|nxt_mode.st_210_1891~combout\ = (GLOBAL(\StateMachine_1|Selector16~9clkctrl_outclk\) & ((\StateMachine_1|Selector7~0_combout\))) # (!GLOBAL(\StateMachine_1|Selector16~9clkctrl_outclk\) & (\StateMachine_1|nxt_mode.st_210_1891~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|nxt_mode.st_210_1891~combout\,
	datac => \StateMachine_1|Selector16~9clkctrl_outclk\,
	datad => \StateMachine_1|Selector7~0_combout\,
	combout => \StateMachine_1|nxt_mode.st_210_1891~combout\);

-- Location: FF_X53_Y48_N23
\StateMachine_1|mode.st_210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \StateMachine_1|nxt_mode.st_210_1891~combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateMachine_1|mode.st_210~q\);

-- Location: LCCOMB_X53_Y48_N12
\StateMachine_1|CountValue[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValue[3]~14_combout\ = (\StateMachine_1|mode.st_110~q\) # ((!\StateMachine_1|mode.st_111~q\ & ((\StateMachine_1|mode.st_210~q\) # (\StateMachine_1|mode.st_220~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_210~q\,
	datab => \StateMachine_1|mode.st_110~q\,
	datac => \StateMachine_1|mode.st_220~q\,
	datad => \StateMachine_1|mode.st_111~q\,
	combout => \StateMachine_1|CountValue[3]~14_combout\);

-- Location: LCCOMB_X54_Y49_N24
\StateMachine_1|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add0~14_combout\ = (\StateMachine_1|CountValue\(10) & (!\StateMachine_1|Add0~13\)) # (!\StateMachine_1|CountValue\(10) & ((\StateMachine_1|Add0~13\) # (GND)))
-- \StateMachine_1|Add0~15\ = CARRY((!\StateMachine_1|Add0~13\) # (!\StateMachine_1|CountValue\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(10),
	datad => VCC,
	cin => \StateMachine_1|Add0~13\,
	combout => \StateMachine_1|Add0~14_combout\,
	cout => \StateMachine_1|Add0~15\);

-- Location: LCCOMB_X54_Y46_N26
\StateMachine_1|CountValueSaved[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValueSaved\(10) = (\StateMachine_1|mode.st_reset~q\ & ((GLOBAL(\StateMachine_1|mode.st_190~clkctrl_outclk\) & ((\StateMachine_1|CountValue\(10)))) # (!GLOBAL(\StateMachine_1|mode.st_190~clkctrl_outclk\) & 
-- (\StateMachine_1|CountValueSaved\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValueSaved\(10),
	datab => \StateMachine_1|mode.st_reset~q\,
	datac => \StateMachine_1|CountValue\(10),
	datad => \StateMachine_1|mode.st_190~clkctrl_outclk\,
	combout => \StateMachine_1|CountValueSaved\(10));

-- Location: LCCOMB_X53_Y49_N22
\StateMachine_1|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add1~18_combout\ = (\StateMachine_1|CountValue\(10) & (!\StateMachine_1|Add1~17\)) # (!\StateMachine_1|CountValue\(10) & ((\StateMachine_1|Add1~17\) # (GND)))
-- \StateMachine_1|Add1~19\ = CARRY((!\StateMachine_1|Add1~17\) # (!\StateMachine_1|CountValue\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValue\(10),
	datad => VCC,
	cin => \StateMachine_1|Add1~17\,
	combout => \StateMachine_1|Add1~18_combout\,
	cout => \StateMachine_1|Add1~19\);

-- Location: LCCOMB_X54_Y46_N4
\StateMachine_1|CountValue[10]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValue[10]~21_combout\ = (\StateMachine_1|CountValue[0]~15_combout\ & (\StateMachine_1|CountValueSaved\(10) & ((!\StateMachine_1|CountValue[3]~14_combout\)))) # (!\StateMachine_1|CountValue[0]~15_combout\ & 
-- (((\StateMachine_1|Add1~18_combout\) # (\StateMachine_1|CountValue[3]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValueSaved\(10),
	datab => \StateMachine_1|Add1~18_combout\,
	datac => \StateMachine_1|CountValue[0]~15_combout\,
	datad => \StateMachine_1|CountValue[3]~14_combout\,
	combout => \StateMachine_1|CountValue[10]~21_combout\);

-- Location: LCCOMB_X55_Y49_N26
\StateMachine_1|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add2~20_combout\ = (\StateMachine_1|CountValue\(10) & ((GND) # (!\StateMachine_1|Add2~19\))) # (!\StateMachine_1|CountValue\(10) & (\StateMachine_1|Add2~19\ $ (GND)))
-- \StateMachine_1|Add2~21\ = CARRY((\StateMachine_1|CountValue\(10)) # (!\StateMachine_1|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValue\(10),
	datad => VCC,
	cin => \StateMachine_1|Add2~19\,
	combout => \StateMachine_1|Add2~20_combout\,
	cout => \StateMachine_1|Add2~21\);

-- Location: LCCOMB_X54_Y46_N16
\StateMachine_1|CountValue[10]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValue[10]~22_combout\ = (\StateMachine_1|CountValue[3]~14_combout\ & ((\StateMachine_1|CountValue[10]~21_combout\ & (\StateMachine_1|Add0~14_combout\)) # (!\StateMachine_1|CountValue[10]~21_combout\ & 
-- ((\StateMachine_1|Add2~20_combout\))))) # (!\StateMachine_1|CountValue[3]~14_combout\ & (((\StateMachine_1|CountValue[10]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue[3]~14_combout\,
	datab => \StateMachine_1|Add0~14_combout\,
	datac => \StateMachine_1|CountValue[10]~21_combout\,
	datad => \StateMachine_1|Add2~20_combout\,
	combout => \StateMachine_1|CountValue[10]~22_combout\);

-- Location: LCCOMB_X54_Y46_N30
\StateMachine_1|CountValue[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValue\(10) = (\StateMachine_1|mode.st_reset~q\ & ((\StateMachine_1|CountValue[12]~43_combout\ & ((\StateMachine_1|CountValue[10]~22_combout\))) # (!\StateMachine_1|CountValue[12]~43_combout\ & (\StateMachine_1|CountValue\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue[12]~43_combout\,
	datab => \StateMachine_1|CountValue\(10),
	datac => \StateMachine_1|mode.st_reset~q\,
	datad => \StateMachine_1|CountValue[10]~22_combout\,
	combout => \StateMachine_1|CountValue\(10));

-- Location: LCCOMB_X55_Y49_N28
\StateMachine_1|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add2~22_combout\ = (\StateMachine_1|CountValue\(11) & (\StateMachine_1|Add2~21\ & VCC)) # (!\StateMachine_1|CountValue\(11) & (!\StateMachine_1|Add2~21\))
-- \StateMachine_1|Add2~23\ = CARRY((!\StateMachine_1|CountValue\(11) & !\StateMachine_1|Add2~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(11),
	datad => VCC,
	cin => \StateMachine_1|Add2~21\,
	combout => \StateMachine_1|Add2~22_combout\,
	cout => \StateMachine_1|Add2~23\);

-- Location: LCCOMB_X53_Y49_N24
\StateMachine_1|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add1~20_combout\ = (\StateMachine_1|CountValue\(11) & (\StateMachine_1|Add1~19\ $ (GND))) # (!\StateMachine_1|CountValue\(11) & (!\StateMachine_1|Add1~19\ & VCC))
-- \StateMachine_1|Add1~21\ = CARRY((\StateMachine_1|CountValue\(11) & !\StateMachine_1|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValue\(11),
	datad => VCC,
	cin => \StateMachine_1|Add1~19\,
	combout => \StateMachine_1|Add1~20_combout\,
	cout => \StateMachine_1|Add1~21\);

-- Location: LCCOMB_X54_Y49_N26
\StateMachine_1|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add0~16_combout\ = (\StateMachine_1|CountValue\(11) & (\StateMachine_1|Add0~15\ $ (GND))) # (!\StateMachine_1|CountValue\(11) & (!\StateMachine_1|Add0~15\ & VCC))
-- \StateMachine_1|Add0~17\ = CARRY((\StateMachine_1|CountValue\(11) & !\StateMachine_1|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValue\(11),
	datad => VCC,
	cin => \StateMachine_1|Add0~15\,
	combout => \StateMachine_1|Add0~16_combout\,
	cout => \StateMachine_1|Add0~17\);

-- Location: LCCOMB_X53_Y48_N26
\StateMachine_1|CountValue[11]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValue[11]~19_combout\ = (\StateMachine_1|CountValue[3]~14_combout\ & ((\StateMachine_1|CountValue[0]~15_combout\) # ((\StateMachine_1|Add0~16_combout\)))) # (!\StateMachine_1|CountValue[3]~14_combout\ & 
-- (!\StateMachine_1|CountValue[0]~15_combout\ & (\StateMachine_1|Add1~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue[3]~14_combout\,
	datab => \StateMachine_1|CountValue[0]~15_combout\,
	datac => \StateMachine_1|Add1~20_combout\,
	datad => \StateMachine_1|Add0~16_combout\,
	combout => \StateMachine_1|CountValue[11]~19_combout\);

-- Location: LCCOMB_X53_Y48_N2
\StateMachine_1|CountValueSaved[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValueSaved\(11) = (\StateMachine_1|mode.st_reset~q\ & ((GLOBAL(\StateMachine_1|mode.st_190~clkctrl_outclk\) & (\StateMachine_1|CountValue\(11))) # (!GLOBAL(\StateMachine_1|mode.st_190~clkctrl_outclk\) & 
-- ((\StateMachine_1|CountValueSaved\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(11),
	datab => \StateMachine_1|CountValueSaved\(11),
	datac => \StateMachine_1|mode.st_reset~q\,
	datad => \StateMachine_1|mode.st_190~clkctrl_outclk\,
	combout => \StateMachine_1|CountValueSaved\(11));

-- Location: LCCOMB_X53_Y48_N16
\StateMachine_1|CountValue[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValue[11]~20_combout\ = (\StateMachine_1|CountValue[0]~15_combout\ & ((\StateMachine_1|CountValue[11]~19_combout\ & (\StateMachine_1|Add2~22_combout\)) # (!\StateMachine_1|CountValue[11]~19_combout\ & 
-- ((\StateMachine_1|CountValueSaved\(11)))))) # (!\StateMachine_1|CountValue[0]~15_combout\ & (((\StateMachine_1|CountValue[11]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|Add2~22_combout\,
	datab => \StateMachine_1|CountValue[0]~15_combout\,
	datac => \StateMachine_1|CountValue[11]~19_combout\,
	datad => \StateMachine_1|CountValueSaved\(11),
	combout => \StateMachine_1|CountValue[11]~20_combout\);

-- Location: LCCOMB_X53_Y48_N30
\StateMachine_1|CountValue[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValue\(11) = (\StateMachine_1|mode.st_reset~q\ & ((\StateMachine_1|CountValue[12]~43_combout\ & ((\StateMachine_1|CountValue[11]~20_combout\))) # (!\StateMachine_1|CountValue[12]~43_combout\ & (\StateMachine_1|CountValue\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(11),
	datab => \StateMachine_1|mode.st_reset~q\,
	datac => \StateMachine_1|CountValue[12]~43_combout\,
	datad => \StateMachine_1|CountValue[11]~20_combout\,
	combout => \StateMachine_1|CountValue\(11));

-- Location: LCCOMB_X54_Y46_N18
\StateMachine_1|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|LessThan1~1_combout\ = (!\StateMachine_1|CountValue\(3) & (((!\StateMachine_1|CountValue\(1) & !\StateMachine_1|CountValue\(0))) # (!\StateMachine_1|CountValue\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(1),
	datab => \StateMachine_1|CountValue\(2),
	datac => \StateMachine_1|CountValue\(0),
	datad => \StateMachine_1|CountValue\(3),
	combout => \StateMachine_1|LessThan1~1_combout\);

-- Location: LCCOMB_X54_Y46_N20
\StateMachine_1|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|LessThan1~0_combout\ = ((!\StateMachine_1|CountValue\(7)) # (!\StateMachine_1|CountValue\(8))) # (!\StateMachine_1|CountValue\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValue\(6),
	datac => \StateMachine_1|CountValue\(8),
	datad => \StateMachine_1|CountValue\(7),
	combout => \StateMachine_1|LessThan1~0_combout\);

-- Location: LCCOMB_X54_Y46_N2
\StateMachine_1|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|LessThan1~2_combout\ = (\StateMachine_1|LessThan1~0_combout\) # ((!\StateMachine_1|CountValue\(5) & ((\StateMachine_1|LessThan1~1_combout\) # (!\StateMachine_1|CountValue\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(5),
	datab => \StateMachine_1|LessThan1~1_combout\,
	datac => \StateMachine_1|CountValue\(4),
	datad => \StateMachine_1|LessThan1~0_combout\,
	combout => \StateMachine_1|LessThan1~2_combout\);

-- Location: LCCOMB_X54_Y46_N8
\StateMachine_1|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|LessThan1~3_combout\ = (!\StateMachine_1|CountValue\(11) & (((!\StateMachine_1|CountValue\(9) & \StateMachine_1|LessThan1~2_combout\)) # (!\StateMachine_1|CountValue\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(11),
	datab => \StateMachine_1|CountValue\(9),
	datac => \StateMachine_1|CountValue\(10),
	datad => \StateMachine_1|LessThan1~2_combout\,
	combout => \StateMachine_1|LessThan1~3_combout\);

-- Location: LCCOMB_X53_Y46_N14
\StateMachine_1|Selector2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector2~1_combout\ = (\StateMachine_1|Selector2~0_combout\ & (((\StateMachine_1|CountValue\(12) & !\StateMachine_1|LessThan1~3_combout\)) # (!\StateMachine_1|counter_proc~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(12),
	datab => \StateMachine_1|counter_proc~0_combout\,
	datac => \StateMachine_1|LessThan1~3_combout\,
	datad => \StateMachine_1|Selector2~0_combout\,
	combout => \StateMachine_1|Selector2~1_combout\);

-- Location: LCCOMB_X42_Y40_N6
\ClockDivider_1|clock_divider[0]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[0]~27_combout\ = \ClockDivider_1|clock_divider\(0) $ (VCC)
-- \ClockDivider_1|clock_divider[0]~28\ = CARRY(\ClockDivider_1|clock_divider\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(0),
	datad => VCC,
	combout => \ClockDivider_1|clock_divider[0]~27_combout\,
	cout => \ClockDivider_1|clock_divider[0]~28\);

-- Location: LCCOMB_X42_Y40_N28
\ClockDivider_1|clock_divider[11]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[11]~49_combout\ = (\ClockDivider_1|clock_divider\(11) & (!\ClockDivider_1|clock_divider[10]~48\)) # (!\ClockDivider_1|clock_divider\(11) & ((\ClockDivider_1|clock_divider[10]~48\) # (GND)))
-- \ClockDivider_1|clock_divider[11]~50\ = CARRY((!\ClockDivider_1|clock_divider[10]~48\) # (!\ClockDivider_1|clock_divider\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ClockDivider_1|clock_divider\(11),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[10]~48\,
	combout => \ClockDivider_1|clock_divider[11]~49_combout\,
	cout => \ClockDivider_1|clock_divider[11]~50\);

-- Location: LCCOMB_X42_Y40_N30
\ClockDivider_1|clock_divider[12]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[12]~51_combout\ = (\ClockDivider_1|clock_divider\(12) & (\ClockDivider_1|clock_divider[11]~50\ $ (GND))) # (!\ClockDivider_1|clock_divider\(12) & (!\ClockDivider_1|clock_divider[11]~50\ & VCC))
-- \ClockDivider_1|clock_divider[12]~52\ = CARRY((\ClockDivider_1|clock_divider\(12) & !\ClockDivider_1|clock_divider[11]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(12),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[11]~50\,
	combout => \ClockDivider_1|clock_divider[12]~51_combout\,
	cout => \ClockDivider_1|clock_divider[12]~52\);

-- Location: FF_X42_Y40_N31
\ClockDivider_1|clock_divider[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ClockDivider_1|clock_divider[12]~51_combout\,
	sclr => \ClockDivider_1|LessThan0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(12));

-- Location: LCCOMB_X42_Y39_N0
\ClockDivider_1|clock_divider[13]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[13]~53_combout\ = (\ClockDivider_1|clock_divider\(13) & (!\ClockDivider_1|clock_divider[12]~52\)) # (!\ClockDivider_1|clock_divider\(13) & ((\ClockDivider_1|clock_divider[12]~52\) # (GND)))
-- \ClockDivider_1|clock_divider[13]~54\ = CARRY((!\ClockDivider_1|clock_divider[12]~52\) # (!\ClockDivider_1|clock_divider\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(13),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[12]~52\,
	combout => \ClockDivider_1|clock_divider[13]~53_combout\,
	cout => \ClockDivider_1|clock_divider[13]~54\);

-- Location: FF_X41_Y40_N9
\ClockDivider_1|clock_divider[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ClockDivider_1|clock_divider[13]~53_combout\,
	sclr => \ClockDivider_1|LessThan0~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(13));

-- Location: LCCOMB_X42_Y39_N2
\ClockDivider_1|clock_divider[14]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[14]~55_combout\ = (\ClockDivider_1|clock_divider\(14) & (\ClockDivider_1|clock_divider[13]~54\ $ (GND))) # (!\ClockDivider_1|clock_divider\(14) & (!\ClockDivider_1|clock_divider[13]~54\ & VCC))
-- \ClockDivider_1|clock_divider[14]~56\ = CARRY((\ClockDivider_1|clock_divider\(14) & !\ClockDivider_1|clock_divider[13]~54\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ClockDivider_1|clock_divider\(14),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[13]~54\,
	combout => \ClockDivider_1|clock_divider[14]~55_combout\,
	cout => \ClockDivider_1|clock_divider[14]~56\);

-- Location: FF_X41_Y40_N17
\ClockDivider_1|clock_divider[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ClockDivider_1|clock_divider[14]~55_combout\,
	sclr => \ClockDivider_1|LessThan0~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(14));

-- Location: LCCOMB_X42_Y39_N4
\ClockDivider_1|clock_divider[15]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[15]~57_combout\ = (\ClockDivider_1|clock_divider\(15) & (!\ClockDivider_1|clock_divider[14]~56\)) # (!\ClockDivider_1|clock_divider\(15) & ((\ClockDivider_1|clock_divider[14]~56\) # (GND)))
-- \ClockDivider_1|clock_divider[15]~58\ = CARRY((!\ClockDivider_1|clock_divider[14]~56\) # (!\ClockDivider_1|clock_divider\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ClockDivider_1|clock_divider\(15),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[14]~56\,
	combout => \ClockDivider_1|clock_divider[15]~57_combout\,
	cout => \ClockDivider_1|clock_divider[15]~58\);

-- Location: FF_X42_Y39_N5
\ClockDivider_1|clock_divider[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ClockDivider_1|clock_divider[15]~57_combout\,
	sclr => \ClockDivider_1|LessThan0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(15));

-- Location: LCCOMB_X42_Y39_N6
\ClockDivider_1|clock_divider[16]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[16]~59_combout\ = (\ClockDivider_1|clock_divider\(16) & (\ClockDivider_1|clock_divider[15]~58\ $ (GND))) # (!\ClockDivider_1|clock_divider\(16) & (!\ClockDivider_1|clock_divider[15]~58\ & VCC))
-- \ClockDivider_1|clock_divider[16]~60\ = CARRY((\ClockDivider_1|clock_divider\(16) & !\ClockDivider_1|clock_divider[15]~58\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(16),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[15]~58\,
	combout => \ClockDivider_1|clock_divider[16]~59_combout\,
	cout => \ClockDivider_1|clock_divider[16]~60\);

-- Location: FF_X42_Y39_N7
\ClockDivider_1|clock_divider[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ClockDivider_1|clock_divider[16]~59_combout\,
	sclr => \ClockDivider_1|LessThan0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(16));

-- Location: LCCOMB_X42_Y39_N8
\ClockDivider_1|clock_divider[17]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[17]~61_combout\ = (\ClockDivider_1|clock_divider\(17) & (!\ClockDivider_1|clock_divider[16]~60\)) # (!\ClockDivider_1|clock_divider\(17) & ((\ClockDivider_1|clock_divider[16]~60\) # (GND)))
-- \ClockDivider_1|clock_divider[17]~62\ = CARRY((!\ClockDivider_1|clock_divider[16]~60\) # (!\ClockDivider_1|clock_divider\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ClockDivider_1|clock_divider\(17),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[16]~60\,
	combout => \ClockDivider_1|clock_divider[17]~61_combout\,
	cout => \ClockDivider_1|clock_divider[17]~62\);

-- Location: FF_X42_Y39_N9
\ClockDivider_1|clock_divider[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ClockDivider_1|clock_divider[17]~61_combout\,
	sclr => \ClockDivider_1|LessThan0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(17));

-- Location: LCCOMB_X42_Y39_N10
\ClockDivider_1|clock_divider[18]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[18]~63_combout\ = (\ClockDivider_1|clock_divider\(18) & (\ClockDivider_1|clock_divider[17]~62\ $ (GND))) # (!\ClockDivider_1|clock_divider\(18) & (!\ClockDivider_1|clock_divider[17]~62\ & VCC))
-- \ClockDivider_1|clock_divider[18]~64\ = CARRY((\ClockDivider_1|clock_divider\(18) & !\ClockDivider_1|clock_divider[17]~62\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(18),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[17]~62\,
	combout => \ClockDivider_1|clock_divider[18]~63_combout\,
	cout => \ClockDivider_1|clock_divider[18]~64\);

-- Location: FF_X42_Y39_N11
\ClockDivider_1|clock_divider[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ClockDivider_1|clock_divider[18]~63_combout\,
	sclr => \ClockDivider_1|LessThan0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(18));

-- Location: LCCOMB_X42_Y39_N12
\ClockDivider_1|clock_divider[19]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[19]~65_combout\ = (\ClockDivider_1|clock_divider\(19) & (!\ClockDivider_1|clock_divider[18]~64\)) # (!\ClockDivider_1|clock_divider\(19) & ((\ClockDivider_1|clock_divider[18]~64\) # (GND)))
-- \ClockDivider_1|clock_divider[19]~66\ = CARRY((!\ClockDivider_1|clock_divider[18]~64\) # (!\ClockDivider_1|clock_divider\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(19),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[18]~64\,
	combout => \ClockDivider_1|clock_divider[19]~65_combout\,
	cout => \ClockDivider_1|clock_divider[19]~66\);

-- Location: FF_X42_Y39_N13
\ClockDivider_1|clock_divider[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ClockDivider_1|clock_divider[19]~65_combout\,
	sclr => \ClockDivider_1|LessThan0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(19));

-- Location: LCCOMB_X42_Y39_N14
\ClockDivider_1|clock_divider[20]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[20]~67_combout\ = (\ClockDivider_1|clock_divider\(20) & (\ClockDivider_1|clock_divider[19]~66\ $ (GND))) # (!\ClockDivider_1|clock_divider\(20) & (!\ClockDivider_1|clock_divider[19]~66\ & VCC))
-- \ClockDivider_1|clock_divider[20]~68\ = CARRY((\ClockDivider_1|clock_divider\(20) & !\ClockDivider_1|clock_divider[19]~66\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ClockDivider_1|clock_divider\(20),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[19]~66\,
	combout => \ClockDivider_1|clock_divider[20]~67_combout\,
	cout => \ClockDivider_1|clock_divider[20]~68\);

-- Location: FF_X42_Y39_N15
\ClockDivider_1|clock_divider[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ClockDivider_1|clock_divider[20]~67_combout\,
	sclr => \ClockDivider_1|LessThan0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(20));

-- Location: LCCOMB_X42_Y39_N16
\ClockDivider_1|clock_divider[21]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[21]~69_combout\ = (\ClockDivider_1|clock_divider\(21) & (!\ClockDivider_1|clock_divider[20]~68\)) # (!\ClockDivider_1|clock_divider\(21) & ((\ClockDivider_1|clock_divider[20]~68\) # (GND)))
-- \ClockDivider_1|clock_divider[21]~70\ = CARRY((!\ClockDivider_1|clock_divider[20]~68\) # (!\ClockDivider_1|clock_divider\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ClockDivider_1|clock_divider\(21),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[20]~68\,
	combout => \ClockDivider_1|clock_divider[21]~69_combout\,
	cout => \ClockDivider_1|clock_divider[21]~70\);

-- Location: FF_X42_Y39_N17
\ClockDivider_1|clock_divider[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ClockDivider_1|clock_divider[21]~69_combout\,
	sclr => \ClockDivider_1|LessThan0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(21));

-- Location: LCCOMB_X42_Y39_N18
\ClockDivider_1|clock_divider[22]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[22]~71_combout\ = (\ClockDivider_1|clock_divider\(22) & (\ClockDivider_1|clock_divider[21]~70\ $ (GND))) # (!\ClockDivider_1|clock_divider\(22) & (!\ClockDivider_1|clock_divider[21]~70\ & VCC))
-- \ClockDivider_1|clock_divider[22]~72\ = CARRY((\ClockDivider_1|clock_divider\(22) & !\ClockDivider_1|clock_divider[21]~70\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ClockDivider_1|clock_divider\(22),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[21]~70\,
	combout => \ClockDivider_1|clock_divider[22]~71_combout\,
	cout => \ClockDivider_1|clock_divider[22]~72\);

-- Location: FF_X42_Y39_N19
\ClockDivider_1|clock_divider[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ClockDivider_1|clock_divider[22]~71_combout\,
	sclr => \ClockDivider_1|LessThan0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(22));

-- Location: LCCOMB_X42_Y39_N20
\ClockDivider_1|clock_divider[23]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[23]~73_combout\ = (\ClockDivider_1|clock_divider\(23) & (!\ClockDivider_1|clock_divider[22]~72\)) # (!\ClockDivider_1|clock_divider\(23) & ((\ClockDivider_1|clock_divider[22]~72\) # (GND)))
-- \ClockDivider_1|clock_divider[23]~74\ = CARRY((!\ClockDivider_1|clock_divider[22]~72\) # (!\ClockDivider_1|clock_divider\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ClockDivider_1|clock_divider\(23),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[22]~72\,
	combout => \ClockDivider_1|clock_divider[23]~73_combout\,
	cout => \ClockDivider_1|clock_divider[23]~74\);

-- Location: FF_X42_Y39_N21
\ClockDivider_1|clock_divider[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ClockDivider_1|clock_divider[23]~73_combout\,
	sclr => \ClockDivider_1|LessThan0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(23));

-- Location: LCCOMB_X42_Y39_N22
\ClockDivider_1|clock_divider[24]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[24]~75_combout\ = (\ClockDivider_1|clock_divider\(24) & (\ClockDivider_1|clock_divider[23]~74\ $ (GND))) # (!\ClockDivider_1|clock_divider\(24) & (!\ClockDivider_1|clock_divider[23]~74\ & VCC))
-- \ClockDivider_1|clock_divider[24]~76\ = CARRY((\ClockDivider_1|clock_divider\(24) & !\ClockDivider_1|clock_divider[23]~74\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(24),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[23]~74\,
	combout => \ClockDivider_1|clock_divider[24]~75_combout\,
	cout => \ClockDivider_1|clock_divider[24]~76\);

-- Location: FF_X42_Y39_N23
\ClockDivider_1|clock_divider[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ClockDivider_1|clock_divider[24]~75_combout\,
	sclr => \ClockDivider_1|LessThan0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(24));

-- Location: LCCOMB_X42_Y39_N24
\ClockDivider_1|clock_divider[25]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[25]~77_combout\ = (\ClockDivider_1|clock_divider\(25) & (!\ClockDivider_1|clock_divider[24]~76\)) # (!\ClockDivider_1|clock_divider\(25) & ((\ClockDivider_1|clock_divider[24]~76\) # (GND)))
-- \ClockDivider_1|clock_divider[25]~78\ = CARRY((!\ClockDivider_1|clock_divider[24]~76\) # (!\ClockDivider_1|clock_divider\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ClockDivider_1|clock_divider\(25),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[24]~76\,
	combout => \ClockDivider_1|clock_divider[25]~77_combout\,
	cout => \ClockDivider_1|clock_divider[25]~78\);

-- Location: FF_X42_Y39_N25
\ClockDivider_1|clock_divider[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ClockDivider_1|clock_divider[25]~77_combout\,
	sclr => \ClockDivider_1|LessThan0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(25));

-- Location: LCCOMB_X42_Y39_N26
\ClockDivider_1|clock_divider[26]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[26]~79_combout\ = \ClockDivider_1|clock_divider\(26) $ (!\ClockDivider_1|clock_divider[25]~78\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(26),
	cin => \ClockDivider_1|clock_divider[25]~78\,
	combout => \ClockDivider_1|clock_divider[26]~79_combout\);

-- Location: FF_X42_Y39_N27
\ClockDivider_1|clock_divider[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ClockDivider_1|clock_divider[26]~79_combout\,
	sclr => \ClockDivider_1|LessThan0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(26));

-- Location: LCCOMB_X42_Y39_N28
\ClockDivider_1|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|Equal0~2_combout\ = (!\ClockDivider_1|clock_divider\(24) & (!\ClockDivider_1|clock_divider\(23) & (!\ClockDivider_1|clock_divider\(26) & !\ClockDivider_1|clock_divider\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(24),
	datab => \ClockDivider_1|clock_divider\(23),
	datac => \ClockDivider_1|clock_divider\(26),
	datad => \ClockDivider_1|clock_divider\(25),
	combout => \ClockDivider_1|Equal0~2_combout\);

-- Location: LCCOMB_X42_Y39_N30
\ClockDivider_1|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|Equal0~5_combout\ = (!\ClockDivider_1|clock_divider\(15) & (!\ClockDivider_1|clock_divider\(17) & !\ClockDivider_1|clock_divider\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ClockDivider_1|clock_divider\(15),
	datac => \ClockDivider_1|clock_divider\(17),
	datad => \ClockDivider_1|clock_divider\(16),
	combout => \ClockDivider_1|Equal0~5_combout\);

-- Location: LCCOMB_X42_Y40_N0
\ClockDivider_1|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|Equal0~0_combout\ = (!\ClockDivider_1|clock_divider\(3) & (!\ClockDivider_1|clock_divider\(2) & (!\ClockDivider_1|clock_divider\(1) & !\ClockDivider_1|clock_divider\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(3),
	datab => \ClockDivider_1|clock_divider\(2),
	datac => \ClockDivider_1|clock_divider\(1),
	datad => \ClockDivider_1|clock_divider\(0),
	combout => \ClockDivider_1|Equal0~0_combout\);

-- Location: LCCOMB_X42_Y40_N2
\ClockDivider_1|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|Equal0~1_combout\ = (!\ClockDivider_1|clock_divider\(4) & !\ClockDivider_1|clock_divider\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ClockDivider_1|clock_divider\(4),
	datad => \ClockDivider_1|clock_divider\(5),
	combout => \ClockDivider_1|Equal0~1_combout\);

-- Location: LCCOMB_X41_Y40_N28
\ClockDivider_1|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|LessThan0~0_combout\ = (\ClockDivider_1|clock_divider\(7)) # ((\ClockDivider_1|clock_divider\(6) & ((!\ClockDivider_1|Equal0~1_combout\) # (!\ClockDivider_1|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(7),
	datab => \ClockDivider_1|clock_divider\(6),
	datac => \ClockDivider_1|Equal0~0_combout\,
	datad => \ClockDivider_1|Equal0~1_combout\,
	combout => \ClockDivider_1|LessThan0~0_combout\);

-- Location: LCCOMB_X41_Y40_N6
\ClockDivider_1|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|LessThan0~1_combout\ = (\ClockDivider_1|clock_divider\(10)) # ((\ClockDivider_1|clock_divider\(8) & (\ClockDivider_1|clock_divider\(9) & \ClockDivider_1|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(8),
	datab => \ClockDivider_1|clock_divider\(9),
	datac => \ClockDivider_1|clock_divider\(10),
	datad => \ClockDivider_1|LessThan0~0_combout\,
	combout => \ClockDivider_1|LessThan0~1_combout\);

-- Location: LCCOMB_X41_Y40_N12
\ClockDivider_1|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|LessThan0~2_combout\ = ((\ClockDivider_1|clock_divider\(11) & (\ClockDivider_1|clock_divider\(14) & \ClockDivider_1|LessThan0~1_combout\))) # (!\ClockDivider_1|Equal0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(11),
	datab => \ClockDivider_1|clock_divider\(14),
	datac => \ClockDivider_1|Equal0~5_combout\,
	datad => \ClockDivider_1|LessThan0~1_combout\,
	combout => \ClockDivider_1|LessThan0~2_combout\);

-- Location: LCCOMB_X41_Y40_N2
\ClockDivider_1|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|LessThan0~3_combout\ = (\ClockDivider_1|LessThan0~2_combout\) # ((\ClockDivider_1|clock_divider\(14) & ((\ClockDivider_1|clock_divider\(12)) # (\ClockDivider_1|clock_divider\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(12),
	datab => \ClockDivider_1|clock_divider\(14),
	datac => \ClockDivider_1|clock_divider\(13),
	datad => \ClockDivider_1|LessThan0~2_combout\,
	combout => \ClockDivider_1|LessThan0~3_combout\);

-- Location: LCCOMB_X41_Y40_N24
\ClockDivider_1|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|LessThan0~4_combout\ = (\ClockDivider_1|clock_divider\(21)) # ((\ClockDivider_1|clock_divider\(18) & (\ClockDivider_1|clock_divider\(19) & \ClockDivider_1|LessThan0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(21),
	datab => \ClockDivider_1|clock_divider\(18),
	datac => \ClockDivider_1|clock_divider\(19),
	datad => \ClockDivider_1|LessThan0~3_combout\,
	combout => \ClockDivider_1|LessThan0~4_combout\);

-- Location: LCCOMB_X41_Y40_N30
\ClockDivider_1|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|LessThan0~5_combout\ = ((\ClockDivider_1|clock_divider\(22) & ((\ClockDivider_1|clock_divider\(20)) # (\ClockDivider_1|LessThan0~4_combout\)))) # (!\ClockDivider_1|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(20),
	datab => \ClockDivider_1|clock_divider\(22),
	datac => \ClockDivider_1|Equal0~2_combout\,
	datad => \ClockDivider_1|LessThan0~4_combout\,
	combout => \ClockDivider_1|LessThan0~5_combout\);

-- Location: FF_X42_Y40_N7
\ClockDivider_1|clock_divider[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ClockDivider_1|clock_divider[0]~27_combout\,
	sclr => \ClockDivider_1|LessThan0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(0));

-- Location: LCCOMB_X42_Y40_N8
\ClockDivider_1|clock_divider[1]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[1]~29_combout\ = (\ClockDivider_1|clock_divider\(1) & (!\ClockDivider_1|clock_divider[0]~28\)) # (!\ClockDivider_1|clock_divider\(1) & ((\ClockDivider_1|clock_divider[0]~28\) # (GND)))
-- \ClockDivider_1|clock_divider[1]~30\ = CARRY((!\ClockDivider_1|clock_divider[0]~28\) # (!\ClockDivider_1|clock_divider\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ClockDivider_1|clock_divider\(1),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[0]~28\,
	combout => \ClockDivider_1|clock_divider[1]~29_combout\,
	cout => \ClockDivider_1|clock_divider[1]~30\);

-- Location: FF_X42_Y40_N9
\ClockDivider_1|clock_divider[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ClockDivider_1|clock_divider[1]~29_combout\,
	sclr => \ClockDivider_1|LessThan0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(1));

-- Location: LCCOMB_X42_Y40_N10
\ClockDivider_1|clock_divider[2]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[2]~31_combout\ = (\ClockDivider_1|clock_divider\(2) & (\ClockDivider_1|clock_divider[1]~30\ $ (GND))) # (!\ClockDivider_1|clock_divider\(2) & (!\ClockDivider_1|clock_divider[1]~30\ & VCC))
-- \ClockDivider_1|clock_divider[2]~32\ = CARRY((\ClockDivider_1|clock_divider\(2) & !\ClockDivider_1|clock_divider[1]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(2),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[1]~30\,
	combout => \ClockDivider_1|clock_divider[2]~31_combout\,
	cout => \ClockDivider_1|clock_divider[2]~32\);

-- Location: FF_X42_Y40_N11
\ClockDivider_1|clock_divider[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ClockDivider_1|clock_divider[2]~31_combout\,
	sclr => \ClockDivider_1|LessThan0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(2));

-- Location: LCCOMB_X42_Y40_N12
\ClockDivider_1|clock_divider[3]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[3]~33_combout\ = (\ClockDivider_1|clock_divider\(3) & (!\ClockDivider_1|clock_divider[2]~32\)) # (!\ClockDivider_1|clock_divider\(3) & ((\ClockDivider_1|clock_divider[2]~32\) # (GND)))
-- \ClockDivider_1|clock_divider[3]~34\ = CARRY((!\ClockDivider_1|clock_divider[2]~32\) # (!\ClockDivider_1|clock_divider\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(3),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[2]~32\,
	combout => \ClockDivider_1|clock_divider[3]~33_combout\,
	cout => \ClockDivider_1|clock_divider[3]~34\);

-- Location: FF_X42_Y40_N13
\ClockDivider_1|clock_divider[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ClockDivider_1|clock_divider[3]~33_combout\,
	sclr => \ClockDivider_1|LessThan0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(3));

-- Location: LCCOMB_X42_Y40_N14
\ClockDivider_1|clock_divider[4]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[4]~35_combout\ = (\ClockDivider_1|clock_divider\(4) & (\ClockDivider_1|clock_divider[3]~34\ $ (GND))) # (!\ClockDivider_1|clock_divider\(4) & (!\ClockDivider_1|clock_divider[3]~34\ & VCC))
-- \ClockDivider_1|clock_divider[4]~36\ = CARRY((\ClockDivider_1|clock_divider\(4) & !\ClockDivider_1|clock_divider[3]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(4),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[3]~34\,
	combout => \ClockDivider_1|clock_divider[4]~35_combout\,
	cout => \ClockDivider_1|clock_divider[4]~36\);

-- Location: FF_X42_Y40_N15
\ClockDivider_1|clock_divider[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ClockDivider_1|clock_divider[4]~35_combout\,
	sclr => \ClockDivider_1|LessThan0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(4));

-- Location: LCCOMB_X42_Y40_N16
\ClockDivider_1|clock_divider[5]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[5]~37_combout\ = (\ClockDivider_1|clock_divider\(5) & (!\ClockDivider_1|clock_divider[4]~36\)) # (!\ClockDivider_1|clock_divider\(5) & ((\ClockDivider_1|clock_divider[4]~36\) # (GND)))
-- \ClockDivider_1|clock_divider[5]~38\ = CARRY((!\ClockDivider_1|clock_divider[4]~36\) # (!\ClockDivider_1|clock_divider\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ClockDivider_1|clock_divider\(5),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[4]~36\,
	combout => \ClockDivider_1|clock_divider[5]~37_combout\,
	cout => \ClockDivider_1|clock_divider[5]~38\);

-- Location: FF_X42_Y40_N17
\ClockDivider_1|clock_divider[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ClockDivider_1|clock_divider[5]~37_combout\,
	sclr => \ClockDivider_1|LessThan0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(5));

-- Location: LCCOMB_X42_Y40_N18
\ClockDivider_1|clock_divider[6]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[6]~39_combout\ = (\ClockDivider_1|clock_divider\(6) & (\ClockDivider_1|clock_divider[5]~38\ $ (GND))) # (!\ClockDivider_1|clock_divider\(6) & (!\ClockDivider_1|clock_divider[5]~38\ & VCC))
-- \ClockDivider_1|clock_divider[6]~40\ = CARRY((\ClockDivider_1|clock_divider\(6) & !\ClockDivider_1|clock_divider[5]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ClockDivider_1|clock_divider\(6),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[5]~38\,
	combout => \ClockDivider_1|clock_divider[6]~39_combout\,
	cout => \ClockDivider_1|clock_divider[6]~40\);

-- Location: FF_X41_Y40_N23
\ClockDivider_1|clock_divider[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ClockDivider_1|clock_divider[6]~39_combout\,
	sclr => \ClockDivider_1|LessThan0~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(6));

-- Location: LCCOMB_X42_Y40_N20
\ClockDivider_1|clock_divider[7]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[7]~41_combout\ = (\ClockDivider_1|clock_divider\(7) & (!\ClockDivider_1|clock_divider[6]~40\)) # (!\ClockDivider_1|clock_divider\(7) & ((\ClockDivider_1|clock_divider[6]~40\) # (GND)))
-- \ClockDivider_1|clock_divider[7]~42\ = CARRY((!\ClockDivider_1|clock_divider[6]~40\) # (!\ClockDivider_1|clock_divider\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(7),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[6]~40\,
	combout => \ClockDivider_1|clock_divider[7]~41_combout\,
	cout => \ClockDivider_1|clock_divider[7]~42\);

-- Location: FF_X41_Y40_N11
\ClockDivider_1|clock_divider[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ClockDivider_1|clock_divider[7]~41_combout\,
	sclr => \ClockDivider_1|LessThan0~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(7));

-- Location: LCCOMB_X42_Y40_N22
\ClockDivider_1|clock_divider[8]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[8]~43_combout\ = (\ClockDivider_1|clock_divider\(8) & (\ClockDivider_1|clock_divider[7]~42\ $ (GND))) # (!\ClockDivider_1|clock_divider\(8) & (!\ClockDivider_1|clock_divider[7]~42\ & VCC))
-- \ClockDivider_1|clock_divider[8]~44\ = CARRY((\ClockDivider_1|clock_divider\(8) & !\ClockDivider_1|clock_divider[7]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(8),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[7]~42\,
	combout => \ClockDivider_1|clock_divider[8]~43_combout\,
	cout => \ClockDivider_1|clock_divider[8]~44\);

-- Location: FF_X42_Y40_N23
\ClockDivider_1|clock_divider[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ClockDivider_1|clock_divider[8]~43_combout\,
	sclr => \ClockDivider_1|LessThan0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(8));

-- Location: LCCOMB_X42_Y40_N24
\ClockDivider_1|clock_divider[9]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[9]~45_combout\ = (\ClockDivider_1|clock_divider\(9) & (!\ClockDivider_1|clock_divider[8]~44\)) # (!\ClockDivider_1|clock_divider\(9) & ((\ClockDivider_1|clock_divider[8]~44\) # (GND)))
-- \ClockDivider_1|clock_divider[9]~46\ = CARRY((!\ClockDivider_1|clock_divider[8]~44\) # (!\ClockDivider_1|clock_divider\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ClockDivider_1|clock_divider\(9),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[8]~44\,
	combout => \ClockDivider_1|clock_divider[9]~45_combout\,
	cout => \ClockDivider_1|clock_divider[9]~46\);

-- Location: FF_X42_Y40_N25
\ClockDivider_1|clock_divider[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ClockDivider_1|clock_divider[9]~45_combout\,
	sclr => \ClockDivider_1|LessThan0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(9));

-- Location: LCCOMB_X42_Y40_N26
\ClockDivider_1|clock_divider[10]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[10]~47_combout\ = (\ClockDivider_1|clock_divider\(10) & (\ClockDivider_1|clock_divider[9]~46\ $ (GND))) # (!\ClockDivider_1|clock_divider\(10) & (!\ClockDivider_1|clock_divider[9]~46\ & VCC))
-- \ClockDivider_1|clock_divider[10]~48\ = CARRY((\ClockDivider_1|clock_divider\(10) & !\ClockDivider_1|clock_divider[9]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ClockDivider_1|clock_divider\(10),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[9]~46\,
	combout => \ClockDivider_1|clock_divider[10]~47_combout\,
	cout => \ClockDivider_1|clock_divider[10]~48\);

-- Location: FF_X41_Y40_N5
\ClockDivider_1|clock_divider[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ClockDivider_1|clock_divider[10]~47_combout\,
	sclr => \ClockDivider_1|LessThan0~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(10));

-- Location: FF_X42_Y40_N29
\ClockDivider_1|clock_divider[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ClockDivider_1|clock_divider[11]~49_combout\,
	sclr => \ClockDivider_1|LessThan0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(11));

-- Location: LCCOMB_X41_Y40_N26
\ClockDivider_1|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|Equal0~8_combout\ = (\ClockDivider_1|clock_divider\(11) & (\ClockDivider_1|clock_divider\(14) & (!\ClockDivider_1|clock_divider\(10) & !\ClockDivider_1|clock_divider\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(11),
	datab => \ClockDivider_1|clock_divider\(14),
	datac => \ClockDivider_1|clock_divider\(10),
	datad => \ClockDivider_1|clock_divider\(7),
	combout => \ClockDivider_1|Equal0~8_combout\);

-- Location: LCCOMB_X41_Y40_N18
\ClockDivider_1|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|Equal0~6_combout\ = (!\ClockDivider_1|clock_divider\(20) & (\ClockDivider_1|clock_divider\(19) & (\ClockDivider_1|clock_divider\(18) & !\ClockDivider_1|clock_divider\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(20),
	datab => \ClockDivider_1|clock_divider\(19),
	datac => \ClockDivider_1|clock_divider\(18),
	datad => \ClockDivider_1|clock_divider\(21),
	combout => \ClockDivider_1|Equal0~6_combout\);

-- Location: LCCOMB_X41_Y40_N20
\ClockDivider_1|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|Equal0~7_combout\ = (\ClockDivider_1|clock_divider\(6) & (\ClockDivider_1|Equal0~5_combout\ & \ClockDivider_1|Equal0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(6),
	datac => \ClockDivider_1|Equal0~5_combout\,
	datad => \ClockDivider_1|Equal0~6_combout\,
	combout => \ClockDivider_1|Equal0~7_combout\);

-- Location: LCCOMB_X41_Y40_N14
\ClockDivider_1|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|Equal0~3_combout\ = (!\ClockDivider_1|clock_divider\(12) & (\ClockDivider_1|clock_divider\(8) & (!\ClockDivider_1|clock_divider\(13) & \ClockDivider_1|clock_divider\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(12),
	datab => \ClockDivider_1|clock_divider\(8),
	datac => \ClockDivider_1|clock_divider\(13),
	datad => \ClockDivider_1|clock_divider\(9),
	combout => \ClockDivider_1|Equal0~3_combout\);

-- Location: LCCOMB_X41_Y40_N0
\ClockDivider_1|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|Equal0~4_combout\ = (\ClockDivider_1|Equal0~1_combout\ & (\ClockDivider_1|Equal0~0_combout\ & (\ClockDivider_1|Equal0~2_combout\ & \ClockDivider_1|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|Equal0~1_combout\,
	datab => \ClockDivider_1|Equal0~0_combout\,
	datac => \ClockDivider_1|Equal0~2_combout\,
	datad => \ClockDivider_1|Equal0~3_combout\,
	combout => \ClockDivider_1|Equal0~4_combout\);

-- Location: LCCOMB_X53_Y46_N0
\ClockDivider_1|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|Equal0~9_combout\ = (\ClockDivider_1|Equal0~8_combout\ & (\ClockDivider_1|Equal0~7_combout\ & (\ClockDivider_1|clock_divider\(22) & \ClockDivider_1|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|Equal0~8_combout\,
	datab => \ClockDivider_1|Equal0~7_combout\,
	datac => \ClockDivider_1|clock_divider\(22),
	datad => \ClockDivider_1|Equal0~4_combout\,
	combout => \ClockDivider_1|Equal0~9_combout\);

-- Location: FF_X53_Y46_N1
\ClockDivider_1|clk_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \ClockDivider_1|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clk_out~q\);

-- Location: LCCOMB_X53_Y46_N22
\StateMachine_1|Selector16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector16~4_combout\ = (!\ClockDivider_1|clk_out~q\ & (\StateMachine_1|LessThan2~2_combout\ & ((\BtnStart~input_o\) # (!\FallingEdge_Start|SavedValue~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BtnStart~input_o\,
	datab => \ClockDivider_1|clk_out~q\,
	datac => \StateMachine_1|LessThan2~2_combout\,
	datad => \FallingEdge_Start|SavedValue~q\,
	combout => \StateMachine_1|Selector16~4_combout\);

-- Location: LCCOMB_X52_Y47_N8
\StateMachine_1|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector9~0_combout\ = (\StateMachine_1|LessThan2~2_combout\ & (\FallingEdge_Start|SavedValue~q\ & (\StateMachine_1|mode.st_200~q\ & !\BtnStart~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|LessThan2~2_combout\,
	datab => \FallingEdge_Start|SavedValue~q\,
	datac => \StateMachine_1|mode.st_200~q\,
	datad => \BtnStart~input_o\,
	combout => \StateMachine_1|Selector9~0_combout\);

-- Location: LCCOMB_X52_Y47_N2
\StateMachine_1|nxt_mode.st_221_1831\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|nxt_mode.st_221_1831~combout\ = (GLOBAL(\StateMachine_1|Selector16~9clkctrl_outclk\) & ((\StateMachine_1|Selector9~0_combout\))) # (!GLOBAL(\StateMachine_1|Selector16~9clkctrl_outclk\) & (\StateMachine_1|nxt_mode.st_221_1831~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|nxt_mode.st_221_1831~combout\,
	datac => \StateMachine_1|Selector9~0_combout\,
	datad => \StateMachine_1|Selector16~9clkctrl_outclk\,
	combout => \StateMachine_1|nxt_mode.st_221_1831~combout\);

-- Location: FF_X52_Y47_N3
\StateMachine_1|mode.st_221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \StateMachine_1|nxt_mode.st_221_1831~combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateMachine_1|mode.st_221~q\);

-- Location: LCCOMB_X52_Y47_N16
\StateMachine_1|Selector16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector16~1_combout\ = (\BtnStart~input_o\) # (((!\StateMachine_1|mode.st_321~q\ & !\StateMachine_1|mode.st_221~q\)) # (!\FallingEdge_Start|SavedValue~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BtnStart~input_o\,
	datab => \StateMachine_1|mode.st_321~q\,
	datac => \FallingEdge_Start|SavedValue~q\,
	datad => \StateMachine_1|mode.st_221~q\,
	combout => \StateMachine_1|Selector16~1_combout\);

-- Location: LCCOMB_X52_Y47_N20
\StateMachine_1|Selector16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector16~2_combout\ = (\StateMachine_1|Selector16~1_combout\ & (((!\StateMachine_1|mode.st_320~q\ & !\StateMachine_1|mode.st_220~q\)) # (!\ClockDivider_1|clk_out~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_320~q\,
	datab => \StateMachine_1|mode.st_220~q\,
	datac => \ClockDivider_1|clk_out~q\,
	datad => \StateMachine_1|Selector16~1_combout\,
	combout => \StateMachine_1|Selector16~2_combout\);

-- Location: LCCOMB_X53_Y46_N8
\StateMachine_1|Selector16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector16~3_combout\ = (\StateMachine_1|Selector16~2_combout\ & (((!\FallingEdge_Min|FallingOutput~combout\ & !\StateMachine_1|counter_proc~0_combout\)) # (!\StateMachine_1|mode.st_120~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FallingEdge_Min|FallingOutput~combout\,
	datab => \StateMachine_1|mode.st_120~q\,
	datac => \StateMachine_1|Selector16~2_combout\,
	datad => \StateMachine_1|counter_proc~0_combout\,
	combout => \StateMachine_1|Selector16~3_combout\);

-- Location: LCCOMB_X53_Y46_N30
\StateMachine_1|Selector16~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector16~5_combout\ = (\StateMachine_1|Selector16~3_combout\ & (((!\StateMachine_1|mode.st_200~q\ & !\StateMachine_1|mode.st_300~q\)) # (!\StateMachine_1|Selector16~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|Selector16~4_combout\,
	datab => \StateMachine_1|mode.st_200~q\,
	datac => \StateMachine_1|Selector16~3_combout\,
	datad => \StateMachine_1|mode.st_300~q\,
	combout => \StateMachine_1|Selector16~5_combout\);

-- Location: LCCOMB_X54_Y46_N22
\StateMachine_1|Selector16~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector16~6_combout\ = (\StateMachine_1|Selector16~0_combout\ & (((!\StateMachine_1|CountValue\(0)) # (!\StateMachine_1|CountValue\(2))) # (!\StateMachine_1|CountValue\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(1),
	datab => \StateMachine_1|CountValue\(2),
	datac => \StateMachine_1|CountValue\(0),
	datad => \StateMachine_1|Selector16~0_combout\,
	combout => \StateMachine_1|Selector16~6_combout\);

-- Location: LCCOMB_X54_Y46_N10
\StateMachine_1|Selector16~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector16~7_combout\ = (\StateMachine_1|Selector16~6_combout\) # (((!\StateMachine_1|CountValue\(7)) # (!\StateMachine_1|CountValue\(8))) # (!\StateMachine_1|CountValue\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|Selector16~6_combout\,
	datab => \StateMachine_1|CountValue\(9),
	datac => \StateMachine_1|CountValue\(8),
	datad => \StateMachine_1|CountValue\(7),
	combout => \StateMachine_1|Selector16~7_combout\);

-- Location: LCCOMB_X54_Y46_N6
\StateMachine_1|Selector16~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector16~8_combout\ = ((\StateMachine_1|Selector16~7_combout\ & (!\StateMachine_1|CountValue\(10) & !\StateMachine_1|CountValue\(11)))) # (!\StateMachine_1|CountValue\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|Selector16~7_combout\,
	datab => \StateMachine_1|CountValue\(12),
	datac => \StateMachine_1|CountValue\(10),
	datad => \StateMachine_1|CountValue\(11),
	combout => \StateMachine_1|Selector16~8_combout\);

-- Location: LCCOMB_X53_Y46_N2
\StateMachine_1|Selector16~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector16~9_combout\ = (\StateMachine_1|Selector16~5_combout\ & (((\FallingEdge_Min|FallingOutput~combout\ & \StateMachine_1|Selector16~8_combout\)) # (!\StateMachine_1|Selector2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FallingEdge_Min|FallingOutput~combout\,
	datab => \StateMachine_1|Selector2~1_combout\,
	datac => \StateMachine_1|Selector16~5_combout\,
	datad => \StateMachine_1|Selector16~8_combout\,
	combout => \StateMachine_1|Selector16~9_combout\);

-- Location: CLKCTRL_G13
\StateMachine_1|Selector16~9clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \StateMachine_1|Selector16~9clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \StateMachine_1|Selector16~9clkctrl_outclk\);

-- Location: LCCOMB_X52_Y48_N30
\StateMachine_1|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector1~0_combout\ = (\StateMachine_1|mode.st_330~q\) # (((\StateMachine_1|mode.st_120~q\) # (\StateMachine_1|mode.st_221~q\)) # (!\StateMachine_1|mode.st_reset~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_330~q\,
	datab => \StateMachine_1|mode.st_reset~q\,
	datac => \StateMachine_1|mode.st_120~q\,
	datad => \StateMachine_1|mode.st_221~q\,
	combout => \StateMachine_1|Selector1~0_combout\);

-- Location: LCCOMB_X52_Y48_N8
\StateMachine_1|nxt_mode.st_100_2071\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|nxt_mode.st_100_2071~combout\ = (GLOBAL(\StateMachine_1|Selector16~9clkctrl_outclk\) & ((\StateMachine_1|Selector1~0_combout\))) # (!GLOBAL(\StateMachine_1|Selector16~9clkctrl_outclk\) & (\StateMachine_1|nxt_mode.st_100_2071~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|nxt_mode.st_100_2071~combout\,
	datac => \StateMachine_1|Selector16~9clkctrl_outclk\,
	datad => \StateMachine_1|Selector1~0_combout\,
	combout => \StateMachine_1|nxt_mode.st_100_2071~combout\);

-- Location: FF_X52_Y48_N23
\StateMachine_1|mode.st_100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \StateMachine_1|nxt_mode.st_100_2071~combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateMachine_1|mode.st_100~q\);

-- Location: LCCOMB_X53_Y46_N10
\StateMachine_1|CountValue[12]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValue[12]~43_combout\ = (!\StateMachine_1|mode.st_100~q\ & (!\StateMachine_1|mode.st_120~q\ & ((\StateMachine_1|CountValue[12]~42_combout\) # (!\StateMachine_1|CountValue[0]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_100~q\,
	datab => \StateMachine_1|mode.st_120~q\,
	datac => \StateMachine_1|CountValue[12]~42_combout\,
	datad => \StateMachine_1|CountValue[0]~15_combout\,
	combout => \StateMachine_1|CountValue[12]~43_combout\);

-- Location: LCCOMB_X54_Y49_N28
\StateMachine_1|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add0~18_combout\ = \StateMachine_1|CountValue\(12) $ (\StateMachine_1|Add0~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValue\(12),
	cin => \StateMachine_1|Add0~17\,
	combout => \StateMachine_1|Add0~18_combout\);

-- Location: LCCOMB_X55_Y49_N30
\StateMachine_1|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add2~24_combout\ = \StateMachine_1|CountValue\(12) $ (\StateMachine_1|Add2~23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(12),
	cin => \StateMachine_1|Add2~23\,
	combout => \StateMachine_1|Add2~24_combout\);

-- Location: LCCOMB_X53_Y49_N26
\StateMachine_1|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add1~22_combout\ = \StateMachine_1|Add1~21\ $ (\StateMachine_1|CountValue\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \StateMachine_1|CountValue\(12),
	cin => \StateMachine_1|Add1~21\,
	combout => \StateMachine_1|Add1~22_combout\);

-- Location: LCCOMB_X52_Y48_N14
\StateMachine_1|CountValueSaved[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValueSaved\(12) = (\StateMachine_1|mode.st_reset~q\ & ((GLOBAL(\StateMachine_1|mode.st_190~clkctrl_outclk\) & (\StateMachine_1|CountValue\(12))) # (!GLOBAL(\StateMachine_1|mode.st_190~clkctrl_outclk\) & 
-- ((\StateMachine_1|CountValueSaved\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(12),
	datab => \StateMachine_1|mode.st_reset~q\,
	datac => \StateMachine_1|CountValueSaved\(12),
	datad => \StateMachine_1|mode.st_190~clkctrl_outclk\,
	combout => \StateMachine_1|CountValueSaved\(12));

-- Location: LCCOMB_X53_Y48_N24
\StateMachine_1|CountValue[12]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValue[12]~16_combout\ = (\StateMachine_1|CountValue[0]~15_combout\ & (!\StateMachine_1|CountValue[3]~14_combout\ & ((\StateMachine_1|CountValueSaved\(12))))) # (!\StateMachine_1|CountValue[0]~15_combout\ & 
-- ((\StateMachine_1|CountValue[3]~14_combout\) # ((\StateMachine_1|Add1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue[0]~15_combout\,
	datab => \StateMachine_1|CountValue[3]~14_combout\,
	datac => \StateMachine_1|Add1~22_combout\,
	datad => \StateMachine_1|CountValueSaved\(12),
	combout => \StateMachine_1|CountValue[12]~16_combout\);

-- Location: LCCOMB_X54_Y48_N2
\StateMachine_1|CountValue[12]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValue[12]~17_combout\ = (\StateMachine_1|CountValue[3]~14_combout\ & ((\StateMachine_1|CountValue[12]~16_combout\ & (\StateMachine_1|Add0~18_combout\)) # (!\StateMachine_1|CountValue[12]~16_combout\ & 
-- ((\StateMachine_1|Add2~24_combout\))))) # (!\StateMachine_1|CountValue[3]~14_combout\ & (((\StateMachine_1|CountValue[12]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue[3]~14_combout\,
	datab => \StateMachine_1|Add0~18_combout\,
	datac => \StateMachine_1|Add2~24_combout\,
	datad => \StateMachine_1|CountValue[12]~16_combout\,
	combout => \StateMachine_1|CountValue[12]~17_combout\);

-- Location: LCCOMB_X54_Y48_N20
\StateMachine_1|CountValue[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValue\(12) = (\StateMachine_1|mode.st_reset~q\ & ((\StateMachine_1|CountValue[12]~43_combout\ & ((\StateMachine_1|CountValue[12]~17_combout\))) # (!\StateMachine_1|CountValue[12]~43_combout\ & (\StateMachine_1|CountValue\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue[12]~43_combout\,
	datab => \StateMachine_1|CountValue\(12),
	datac => \StateMachine_1|mode.st_reset~q\,
	datad => \StateMachine_1|CountValue[12]~17_combout\,
	combout => \StateMachine_1|CountValue\(12));

-- Location: LCCOMB_X59_Y50_N16
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \StateMachine_1|CountValue\(10) $ (VCC)
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\StateMachine_1|CountValue\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(10),
	datad => VCC,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X59_Y50_N18
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\StateMachine_1|CountValue\(11) & (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\StateMachine_1|CountValue\(11) & 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\StateMachine_1|CountValue\(11) & !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(11),
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X59_Y50_N20
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\StateMachine_1|CountValue\(12) & (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\StateMachine_1|CountValue\(12) & 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\StateMachine_1|CountValue\(12) & !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValue\(12),
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X59_Y50_N22
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X59_Y50_N26
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[18]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[18]~86_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \StateMachine_1|CountValue\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \StateMachine_1|CountValue\(12),
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[18]~86_combout\);

-- Location: LCCOMB_X59_Y50_N28
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[18]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[18]~87_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[18]~87_combout\);

-- Location: LCCOMB_X59_Y50_N10
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[17]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[17]~89_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[17]~89_combout\);

-- Location: LCCOMB_X58_Y50_N4
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[17]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[17]~88_combout\ = (\StateMachine_1|CountValue\(11) & \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValue\(11),
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[17]~88_combout\);

-- Location: LCCOMB_X59_Y50_N30
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[16]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[16]~91_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[16]~91_combout\);

-- Location: LCCOMB_X59_Y50_N24
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[16]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[16]~90_combout\ = (\StateMachine_1|CountValue\(10) & \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(10),
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[16]~90_combout\);

-- Location: LCCOMB_X59_Y50_N12
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[15]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[15]~92_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \StateMachine_1|CountValue\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \StateMachine_1|CountValue\(9),
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[15]~92_combout\);

-- Location: LCCOMB_X58_Y50_N6
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[15]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[15]~93_combout\ = (\StateMachine_1|CountValue\(9) & !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|CountValue\(9),
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[15]~93_combout\);

-- Location: LCCOMB_X59_Y50_N0
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[15]~92_combout\) # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[15]~93_combout\)))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[15]~92_combout\) # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[15]~93_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[15]~92_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[15]~93_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X59_Y50_N2
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[16]~91_combout\) 
-- # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[16]~90_combout\)))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[16]~91_combout\ & 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[16]~90_combout\)))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[16]~91_combout\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[16]~90_combout\ & 
-- !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[16]~91_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[16]~90_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X59_Y50_N4
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[17]~89_combout\) 
-- # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[17]~88_combout\)))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[17]~89_combout\) # 
-- (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[17]~88_combout\)))))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[17]~89_combout\) # 
-- (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[17]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[17]~89_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[17]~88_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X59_Y50_N6
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[18]~86_combout\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[18]~87_combout\ 
-- & !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[18]~86_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[18]~87_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X59_Y50_N8
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X58_Y50_N10
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[23]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[23]~149_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\StateMachine_1|CountValue\(11)))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datab => \StateMachine_1|CountValue\(11),
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[23]~149_combout\);

-- Location: LCCOMB_X58_Y50_N0
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[23]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[23]~94_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[23]~94_combout\);

-- Location: LCCOMB_X58_Y50_N2
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[22]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[22]~95_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[22]~95_combout\);

-- Location: LCCOMB_X59_Y50_N14
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[22]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[22]~150_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\StateMachine_1|CountValue\(10))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(10),
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[22]~150_combout\);

-- Location: LCCOMB_X58_Y50_N14
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[21]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[21]~97_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & 
-- !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[21]~97_combout\);

-- Location: LCCOMB_X58_Y50_N8
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[21]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[21]~96_combout\ = (\StateMachine_1|CountValue\(9) & \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValue\(9),
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[21]~96_combout\);

-- Location: LCCOMB_X58_Y50_N12
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[20]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[20]~98_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \StateMachine_1|CountValue\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \StateMachine_1|CountValue\(8),
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[20]~98_combout\);

-- Location: LCCOMB_X58_Y50_N18
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[20]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[20]~99_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \StateMachine_1|CountValue\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \StateMachine_1|CountValue\(8),
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[20]~99_combout\);

-- Location: LCCOMB_X58_Y50_N22
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[20]~98_combout\) # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[20]~99_combout\)))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[20]~98_combout\) # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[20]~99_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[20]~98_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[20]~99_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X58_Y50_N24
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[21]~97_combout\) 
-- # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[21]~96_combout\)))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[21]~97_combout\ & 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[21]~96_combout\)))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[21]~97_combout\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[21]~96_combout\ & 
-- !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[21]~97_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[21]~96_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X58_Y50_N26
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[22]~95_combout\) 
-- # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[22]~150_combout\)))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[22]~95_combout\) 
-- # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[22]~150_combout\)))))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[22]~95_combout\) # 
-- (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[22]~150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[22]~95_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[22]~150_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X58_Y50_N28
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[23]~149_combout\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[23]~94_combout\ 
-- & !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[23]~149_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[23]~94_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X58_Y50_N30
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X58_Y50_N20
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[28]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[28]~142_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[22]~150_combout\) # 
-- ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[22]~150_combout\,
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[28]~142_combout\);

-- Location: LCCOMB_X57_Y50_N20
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[28]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[28]~100_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & 
-- !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[28]~100_combout\);

-- Location: LCCOMB_X57_Y50_N26
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[27]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[27]~101_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[27]~101_combout\);

-- Location: LCCOMB_X58_Y50_N16
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[27]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[27]~151_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\StateMachine_1|CountValue\(9))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(9),
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[27]~151_combout\);

-- Location: LCCOMB_X57_Y50_N30
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[26]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[26]~102_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \StateMachine_1|CountValue\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \StateMachine_1|CountValue\(8),
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[26]~102_combout\);

-- Location: LCCOMB_X57_Y50_N24
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[26]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[26]~103_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[26]~103_combout\);

-- Location: LCCOMB_X57_Y50_N22
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[25]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[25]~104_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \StateMachine_1|CountValue\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \StateMachine_1|CountValue\(7),
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[25]~104_combout\);

-- Location: LCCOMB_X57_Y50_N16
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[25]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[25]~105_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \StateMachine_1|CountValue\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \StateMachine_1|CountValue\(7),
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[25]~105_combout\);

-- Location: LCCOMB_X57_Y50_N4
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[25]~104_combout\) # 
-- (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[25]~105_combout\)))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[25]~104_combout\) # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[25]~105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[25]~104_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[25]~105_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X57_Y50_N6
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[26]~102_combout\) 
-- # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[26]~103_combout\)))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[26]~102_combout\ & 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[26]~103_combout\)))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[26]~102_combout\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[26]~103_combout\ & 
-- !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[26]~102_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[26]~103_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X57_Y50_N8
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[27]~101_combout\) 
-- # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[27]~151_combout\)))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[27]~101_combout\) 
-- # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[27]~151_combout\)))))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[27]~101_combout\) # 
-- (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[27]~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[27]~101_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[27]~151_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X57_Y50_N10
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[28]~142_combout\ & 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[28]~100_combout\ & !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[28]~142_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[28]~100_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X57_Y50_N12
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X60_Y51_N10
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ $ (GND)
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY(!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X60_Y51_N12
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~1\) # (GND))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~1\))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X60_Y51_N14
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & VCC)) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ $ (GND)))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X60_Y51_N16
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (GND))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X60_Y51_N18
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ $ (GND)
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY(!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X60_Y51_N20
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ = !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~9\
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ = CARRY(!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~11\);

-- Location: LCCOMB_X60_Y51_N22
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ $ (GND)
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ = CARRY(!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~11\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~13\);

-- Location: LCCOMB_X60_Y51_N24
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ = !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~13\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\);

-- Location: LCCOMB_X61_Y51_N0
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[112]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[112]~102_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[112]~102_combout\);

-- Location: LCCOMB_X61_Y51_N10
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[111]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[111]~103_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[111]~103_combout\);

-- Location: LCCOMB_X61_Y51_N4
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[110]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[110]~104_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[110]~104_combout\);

-- Location: LCCOMB_X61_Y51_N2
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[109]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[109]~106_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[109]~106_combout\);

-- Location: LCCOMB_X62_Y51_N2
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[109]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[109]~105_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[109]~105_combout\);

-- Location: LCCOMB_X61_Y51_N16
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[108]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[108]~108_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[108]~108_combout\);

-- Location: LCCOMB_X62_Y51_N0
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[108]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[108]~107_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[108]~107_combout\);

-- Location: LCCOMB_X61_Y51_N14
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[107]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[107]~110_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[107]~110_combout\);

-- Location: LCCOMB_X62_Y51_N24
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[107]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[107]~109_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[107]~109_combout\);

-- Location: LCCOMB_X62_Y51_N30
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[106]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[106]~111_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[106]~111_combout\);

-- Location: LCCOMB_X61_Y51_N24
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[106]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[106]~112_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[106]~112_combout\);

-- Location: LCCOMB_X57_Y50_N28
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[33]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[33]~143_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[27]~151_combout\) # 
-- ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[27]~151_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[33]~143_combout\);

-- Location: LCCOMB_X57_Y50_N18
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[33]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[33]~106_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & 
-- !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[33]~106_combout\);

-- Location: LCCOMB_X57_Y50_N14
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[32]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[32]~152_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\StateMachine_1|CountValue\(8)))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \StateMachine_1|CountValue\(8),
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[32]~152_combout\);

-- Location: LCCOMB_X58_Y48_N4
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[32]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[32]~107_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & 
-- !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[32]~107_combout\);

-- Location: LCCOMB_X58_Y48_N22
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[31]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[31]~108_combout\ = (\StateMachine_1|CountValue\(7) & \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|CountValue\(7),
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[31]~108_combout\);

-- Location: LCCOMB_X58_Y48_N20
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[31]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[31]~109_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & 
-- !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[31]~109_combout\);

-- Location: LCCOMB_X58_Y48_N26
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[30]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[30]~110_combout\ = (\StateMachine_1|CountValue\(6) & \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValue\(6),
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[30]~110_combout\);

-- Location: LCCOMB_X58_Y48_N28
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[30]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[30]~111_combout\ = (\StateMachine_1|CountValue\(6) & !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValue\(6),
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[30]~111_combout\);

-- Location: LCCOMB_X58_Y48_N10
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[30]~110_combout\) # 
-- (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[30]~111_combout\)))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[30]~110_combout\) # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[30]~111_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[30]~110_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[30]~111_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X58_Y48_N12
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[31]~108_combout\) 
-- # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[31]~109_combout\)))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[31]~108_combout\ & 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[31]~109_combout\)))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[31]~108_combout\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[31]~109_combout\ & 
-- !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[31]~108_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[31]~109_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X58_Y48_N14
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[32]~152_combout\) 
-- # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[32]~107_combout\)))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[32]~152_combout\) 
-- # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[32]~107_combout\)))))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[32]~152_combout\) # 
-- (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[32]~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[32]~152_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[32]~107_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X58_Y48_N16
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[33]~143_combout\ & 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[33]~106_combout\ & !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[33]~143_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[33]~106_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X58_Y48_N18
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X62_Y51_N4
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ = !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\);

-- Location: LCCOMB_X62_Y51_N26
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[105]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[105]~114_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[105]~114_combout\);

-- Location: LCCOMB_X62_Y51_N28
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[105]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[105]~113_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[105]~113_combout\);

-- Location: LCCOMB_X62_Y51_N6
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ = (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[105]~114_combout\) # 
-- (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[105]~113_combout\)))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ = CARRY((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[105]~114_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[105]~113_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[105]~114_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[105]~113_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~1\);

-- Location: LCCOMB_X62_Y51_N8
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[106]~111_combout\ & 
-- (((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)))) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[106]~111_combout\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[106]~112_combout\ 
-- & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[106]~112_combout\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~1\) 
-- # (GND)))))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ = CARRY(((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[106]~111_combout\ & !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[106]~112_combout\)) 
-- # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[106]~111_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[106]~112_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~3\);

-- Location: LCCOMB_X62_Y51_N10
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & 
-- (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[107]~110_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[107]~109_combout\)))) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ 
-- & ((((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[107]~110_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[107]~109_combout\)))))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ = CARRY((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[107]~110_combout\) 
-- # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[107]~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[107]~110_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[107]~109_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~5\);

-- Location: LCCOMB_X62_Y51_N12
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[108]~108_combout\ & 
-- (((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)))) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[108]~108_combout\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[108]~107_combout\ 
-- & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[108]~107_combout\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) 
-- # (GND)))))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ = CARRY(((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[108]~108_combout\ & !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[108]~107_combout\)) 
-- # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[108]~108_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[108]~107_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~7\);

-- Location: LCCOMB_X62_Y51_N14
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & 
-- ((((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[109]~106_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[109]~105_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[109]~106_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[109]~105_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ = CARRY((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[109]~106_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[109]~105_combout\) 
-- # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[109]~106_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[109]~105_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~9\);

-- Location: LCCOMB_X62_Y51_N16
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[110]~104_combout\ & (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ 
-- & VCC)) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[110]~104_combout\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~9\))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ = CARRY((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[110]~104_combout\ & !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[110]~104_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~9\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~11\);

-- Location: LCCOMB_X62_Y51_N18
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[111]~103_combout\ & ((GND) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~11\))) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[111]~103_combout\ & (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ $ 
-- (GND)))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ = CARRY((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[111]~103_combout\) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[111]~103_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~11\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~13\);

-- Location: LCCOMB_X62_Y51_N20
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[112]~102_combout\ & (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ 
-- & VCC)) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[112]~102_combout\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~13\))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~15\ = CARRY((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[112]~102_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[112]~102_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~13\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~15\);

-- Location: LCCOMB_X62_Y51_N22
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ = \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~15\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\);

-- Location: LCCOMB_X61_Y51_N26
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[126]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[126]~115_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[126]~115_combout\);

-- Location: LCCOMB_X61_Y51_N28
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[126]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[126]~166_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[126]~166_combout\);

-- Location: LCCOMB_X61_Y51_N12
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[125]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[125]~116_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[125]~116_combout\);

-- Location: LCCOMB_X61_Y51_N30
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[125]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[125]~167_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[125]~167_combout\);

-- Location: LCCOMB_X60_Y50_N26
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[124]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[124]~117_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[124]~117_combout\);

-- Location: LCCOMB_X61_Y51_N8
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[124]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[124]~168_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[124]~168_combout\);

-- Location: LCCOMB_X63_Y50_N28
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[123]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[123]~118_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[123]~118_combout\);

-- Location: LCCOMB_X60_Y51_N28
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[123]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[123]~189_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[123]~189_combout\);

-- Location: LCCOMB_X63_Y50_N2
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[122]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[122]~119_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[122]~119_combout\);

-- Location: LCCOMB_X60_Y51_N2
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[122]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[122]~190_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[122]~190_combout\);

-- Location: LCCOMB_X60_Y51_N0
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[121]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[121]~191_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[121]~191_combout\);

-- Location: LCCOMB_X61_Y50_N10
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[121]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[121]~120_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[121]~120_combout\);

-- Location: LCCOMB_X60_Y51_N26
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[120]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[120]~192_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[120]~192_combout\);

-- Location: LCCOMB_X59_Y51_N30
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[120]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[120]~121_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[120]~121_combout\);

-- Location: LCCOMB_X61_Y51_N6
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[119]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[119]~122_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[119]~122_combout\);

-- Location: LCCOMB_X61_Y51_N18
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[119]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[119]~193_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[119]~193_combout\);

-- Location: LCCOMB_X58_Y48_N0
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[38]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[38]~112_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & 
-- !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[38]~112_combout\);

-- Location: LCCOMB_X58_Y48_N6
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[38]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[38]~144_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[32]~152_combout\) # 
-- ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[32]~152_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[38]~144_combout\);

-- Location: LCCOMB_X59_Y48_N12
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[37]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[37]~113_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & 
-- !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[37]~113_combout\);

-- Location: LCCOMB_X58_Y48_N24
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[37]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[37]~153_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\StateMachine_1|CountValue\(7)))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \StateMachine_1|CountValue\(7),
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[37]~153_combout\);

-- Location: LCCOMB_X59_Y48_N4
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[36]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[36]~115_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & 
-- !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[36]~115_combout\);

-- Location: LCCOMB_X59_Y48_N2
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[36]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[36]~114_combout\ = (\StateMachine_1|CountValue\(6) & \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|CountValue\(6),
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[36]~114_combout\);

-- Location: LCCOMB_X59_Y48_N30
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[35]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[35]~116_combout\ = (\StateMachine_1|CountValue\(5) & \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(5),
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[35]~116_combout\);

-- Location: LCCOMB_X59_Y48_N8
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[35]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[35]~117_combout\ = (\StateMachine_1|CountValue\(5) & !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(5),
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[35]~117_combout\);

-- Location: LCCOMB_X59_Y48_N18
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[35]~116_combout\) # 
-- (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[35]~117_combout\)))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[35]~116_combout\) # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[35]~117_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[35]~116_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[35]~117_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X59_Y48_N20
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[36]~115_combout\) 
-- # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[36]~114_combout\)))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[36]~115_combout\ & 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[36]~114_combout\)))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[36]~115_combout\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[36]~114_combout\ & 
-- !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[36]~115_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[36]~114_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X59_Y48_N22
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[37]~113_combout\) 
-- # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[37]~153_combout\)))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[37]~113_combout\) 
-- # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[37]~153_combout\)))))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[37]~113_combout\) # 
-- (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[37]~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[37]~113_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[37]~153_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X59_Y48_N24
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[38]~112_combout\ & 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[38]~144_combout\ & !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[38]~112_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[38]~144_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\);

-- Location: LCCOMB_X59_Y48_N26
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\);

-- Location: LCCOMB_X59_Y51_N4
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[104]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[104]~123_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[104]~123_combout\);

-- Location: LCCOMB_X60_Y51_N4
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ = !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\);

-- Location: LCCOMB_X60_Y51_N6
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[104]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[104]~124_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[104]~124_combout\);

-- Location: LCCOMB_X59_Y51_N28
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[104]~123_combout\) # 
-- (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[104]~124_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[104]~123_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[104]~124_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\);

-- Location: LCCOMB_X60_Y50_N20
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[118]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[118]~125_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[118]~125_combout\);

-- Location: LCCOMB_X60_Y51_N8
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[118]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[118]~169_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[118]~169_combout\);

-- Location: LCCOMB_X60_Y50_N0
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ = (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[118]~125_combout\) # 
-- (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[118]~169_combout\)))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ = CARRY((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[118]~125_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[118]~169_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[118]~125_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[118]~169_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~1\);

-- Location: LCCOMB_X60_Y50_N2
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[119]~122_combout\ & 
-- (((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)))) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[119]~122_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[119]~193_combout\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[119]~193_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~1\) # (GND)))))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ = CARRY(((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[119]~122_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[119]~193_combout\)) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[119]~122_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[119]~193_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~3\);

-- Location: LCCOMB_X60_Y50_N4
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & 
-- (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[120]~192_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[120]~121_combout\)))) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ 
-- & ((((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[120]~192_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[120]~121_combout\)))))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ = CARRY((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[120]~192_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[120]~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[120]~192_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[120]~121_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~5\);

-- Location: LCCOMB_X60_Y50_N6
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[121]~191_combout\ & 
-- (((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)))) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[121]~191_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[121]~120_combout\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[121]~120_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~5\) # (GND)))))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ = CARRY(((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[121]~191_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[121]~120_combout\)) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[121]~191_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[121]~120_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~7\);

-- Location: LCCOMB_X60_Y50_N8
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & 
-- ((((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[122]~119_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[122]~190_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[122]~119_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[122]~190_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ = CARRY((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[122]~119_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[122]~190_combout\) 
-- # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[122]~119_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[122]~190_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~9\);

-- Location: LCCOMB_X60_Y50_N10
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ & 
-- (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[123]~118_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[123]~189_combout\)))) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ 
-- & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[123]~118_combout\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[123]~189_combout\)))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ = CARRY((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[123]~118_combout\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[123]~189_combout\ 
-- & !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[123]~118_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[123]~189_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~9\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~11\);

-- Location: LCCOMB_X60_Y50_N12
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ & 
-- ((((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[124]~117_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[124]~168_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[124]~117_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[124]~168_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ = CARRY((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[124]~117_combout\) # 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[124]~168_combout\) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[124]~117_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[124]~168_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~11\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~13\);

-- Location: LCCOMB_X60_Y50_N14
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ & 
-- (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[125]~116_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[125]~167_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[125]~116_combout\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[125]~167_combout\)))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ = CARRY((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[125]~116_combout\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[125]~167_combout\ 
-- & !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[125]~116_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[125]~167_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~13\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~15\);

-- Location: LCCOMB_X60_Y50_N16
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ & 
-- ((((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[126]~115_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[126]~166_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[126]~115_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[126]~166_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[10]~17\ = CARRY((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[126]~115_combout\) # 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[126]~166_combout\) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[126]~115_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[126]~166_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~15\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[10]~17\);

-- Location: LCCOMB_X60_Y50_N18
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ = !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[10]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[10]~17\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\);

-- Location: LCCOMB_X61_Y51_N22
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[140]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[140]~170_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[126]~166_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[126]~166_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[140]~170_combout\);

-- Location: LCCOMB_X62_Y50_N4
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[140]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[140]~126_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[140]~126_combout\);

-- Location: LCCOMB_X61_Y50_N16
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[139]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[139]~171_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[125]~167_combout\) # ((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[125]~167_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[139]~171_combout\);

-- Location: LCCOMB_X61_Y50_N4
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[139]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[139]~127_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[139]~127_combout\);

-- Location: LCCOMB_X60_Y50_N28
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[138]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[138]~172_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[124]~168_combout\) # ((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[124]~168_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[138]~172_combout\);

-- Location: LCCOMB_X61_Y50_N22
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[138]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[138]~128_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[138]~128_combout\);

-- Location: LCCOMB_X63_Y50_N30
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[137]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[137]~173_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[123]~189_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[123]~189_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[137]~173_combout\);

-- Location: LCCOMB_X63_Y50_N12
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[137]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[137]~129_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[137]~129_combout\);

-- Location: LCCOMB_X63_Y50_N20
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[136]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[136]~174_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[122]~190_combout\) # ((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[122]~190_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[136]~174_combout\);

-- Location: LCCOMB_X63_Y50_N22
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[136]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[136]~130_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[136]~130_combout\);

-- Location: LCCOMB_X61_Y50_N0
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[135]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[135]~131_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[135]~131_combout\);

-- Location: LCCOMB_X61_Y50_N6
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[135]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[135]~175_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[121]~191_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[121]~191_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[135]~175_combout\);

-- Location: LCCOMB_X63_Y50_N4
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[134]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[134]~132_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[134]~132_combout\);

-- Location: LCCOMB_X60_Y51_N30
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[134]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[134]~176_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[120]~192_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[120]~192_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[134]~176_combout\);

-- Location: LCCOMB_X62_Y50_N6
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[133]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[133]~133_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[133]~133_combout\);

-- Location: LCCOMB_X61_Y51_N20
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[133]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[133]~177_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[119]~193_combout\) # ((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[119]~193_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[133]~177_combout\);

-- Location: LCCOMB_X61_Y50_N2
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[132]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[132]~134_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[132]~134_combout\);

-- Location: LCCOMB_X60_Y50_N30
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[132]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[132]~178_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[118]~169_combout\) # ((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[118]~169_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[132]~178_combout\);

-- Location: LCCOMB_X59_Y48_N14
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[43]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[43]~145_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[37]~153_combout\) # 
-- ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[37]~153_combout\,
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[43]~145_combout\);

-- Location: LCCOMB_X60_Y46_N12
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[43]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[43]~118_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & 
-- !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[43]~118_combout\);

-- Location: LCCOMB_X59_Y48_N0
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[42]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[42]~154_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & 
-- ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (\StateMachine_1|CountValue\(6))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \StateMachine_1|CountValue\(6),
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[42]~154_combout\);

-- Location: LCCOMB_X59_Y48_N6
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[42]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[42]~119_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[42]~119_combout\);

-- Location: LCCOMB_X60_Y46_N2
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[41]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[41]~120_combout\ = (\StateMachine_1|CountValue\(5) & \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|CountValue\(5),
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[41]~120_combout\);

-- Location: LCCOMB_X59_Y48_N28
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[41]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[41]~121_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[41]~121_combout\);

-- Location: LCCOMB_X60_Y46_N4
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[40]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[40]~122_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \StateMachine_1|CountValue\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \StateMachine_1|CountValue\(4),
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[40]~122_combout\);

-- Location: LCCOMB_X60_Y46_N10
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[40]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[40]~123_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \StateMachine_1|CountValue\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \StateMachine_1|CountValue\(4),
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[40]~123_combout\);

-- Location: LCCOMB_X59_Y46_N22
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[40]~122_combout\) # 
-- (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[40]~123_combout\)))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[40]~122_combout\) # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[40]~123_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[40]~122_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[40]~123_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X59_Y46_N24
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[41]~120_combout\) 
-- # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[41]~121_combout\)))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[41]~120_combout\ & 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[41]~121_combout\)))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[41]~120_combout\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[41]~121_combout\ & 
-- !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[41]~120_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[41]~121_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X59_Y46_N26
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[42]~154_combout\) 
-- # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[42]~119_combout\)))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[42]~154_combout\) 
-- # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[42]~119_combout\)))))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[42]~154_combout\) # 
-- (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[42]~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[42]~154_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[42]~119_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X59_Y46_N28
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[43]~145_combout\ & 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[43]~118_combout\ & !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[43]~145_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[43]~118_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\);

-- Location: LCCOMB_X59_Y46_N30
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\);

-- Location: LCCOMB_X61_Y50_N20
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ = !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\);

-- Location: LCCOMB_X61_Y50_N26
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[131]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[131]~194_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[131]~194_combout\);

-- Location: LCCOMB_X60_Y50_N22
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[117]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[117]~136_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[117]~136_combout\);

-- Location: LCCOMB_X61_Y50_N28
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[117]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[117]~135_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[117]~135_combout\);

-- Location: LCCOMB_X60_Y50_N24
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[117]~136_combout\) # 
-- (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[117]~135_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[117]~136_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[117]~135_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\);

-- Location: LCCOMB_X61_Y50_N30
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[131]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[131]~137_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[131]~137_combout\);

-- Location: LCCOMB_X62_Y50_N8
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ = (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[131]~194_combout\) # 
-- (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[131]~137_combout\)))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ = CARRY((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[131]~194_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[131]~137_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[131]~194_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[131]~137_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~1\);

-- Location: LCCOMB_X62_Y50_N10
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[132]~134_combout\ & 
-- (((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~1\)))) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[132]~134_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[132]~178_combout\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~1\)) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[132]~178_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~1\) # (GND)))))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ = CARRY(((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[132]~134_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[132]~178_combout\)) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[132]~134_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[132]~178_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~3\);

-- Location: LCCOMB_X62_Y50_N12
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & 
-- (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[133]~133_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[133]~177_combout\)))) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ 
-- & ((((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[133]~133_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[133]~177_combout\)))))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ = CARRY((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[133]~133_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[133]~177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[133]~133_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[133]~177_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~5\);

-- Location: LCCOMB_X62_Y50_N14
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[134]~132_combout\ & 
-- (((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)))) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[134]~132_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[134]~176_combout\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[134]~176_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~5\) # (GND)))))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ = CARRY(((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[134]~132_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[134]~176_combout\)) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[134]~132_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[134]~176_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~7\);

-- Location: LCCOMB_X62_Y50_N16
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & 
-- ((((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[135]~131_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[135]~175_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[135]~131_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[135]~175_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ = CARRY((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[135]~131_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[135]~175_combout\) 
-- # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[135]~131_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[135]~175_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~9\);

-- Location: LCCOMB_X62_Y50_N18
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ & 
-- (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[136]~174_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[136]~130_combout\)))) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ 
-- & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[136]~174_combout\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[136]~130_combout\)))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ = CARRY((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[136]~174_combout\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[136]~130_combout\ 
-- & !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[136]~174_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[136]~130_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~9\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~11\);

-- Location: LCCOMB_X62_Y50_N20
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ & 
-- ((((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[137]~173_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[137]~129_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[137]~173_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[137]~129_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ = CARRY((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[137]~173_combout\) # 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[137]~129_combout\) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[137]~173_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[137]~129_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~11\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~13\);

-- Location: LCCOMB_X62_Y50_N22
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ & 
-- (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[138]~172_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[138]~128_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[138]~172_combout\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[138]~128_combout\)))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ = CARRY((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[138]~172_combout\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[138]~128_combout\ 
-- & !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[138]~172_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[138]~128_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~13\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~15\);

-- Location: LCCOMB_X62_Y50_N24
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ & 
-- ((((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[139]~171_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[139]~127_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[139]~171_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[139]~127_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ = CARRY((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[139]~171_combout\) # 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[139]~127_combout\) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[139]~171_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[139]~127_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~15\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[10]~17\);

-- Location: LCCOMB_X62_Y50_N26
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ & 
-- (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[140]~126_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[140]~170_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[140]~126_combout\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[140]~170_combout\)))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~19\ = CARRY((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[140]~126_combout\ & 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[140]~170_combout\ & !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[10]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[140]~126_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[140]~170_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[10]~17\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~19\);

-- Location: LCCOMB_X62_Y50_N28
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ = \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~19\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\);

-- Location: LCCOMB_X62_Y50_N30
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[154]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[154]~179_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[140]~170_combout\) # ((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[140]~170_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[154]~179_combout\);

-- Location: LCCOMB_X61_Y49_N16
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[154]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[154]~138_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[154]~138_combout\);

-- Location: LCCOMB_X61_Y49_N2
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[153]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[153]~139_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[153]~139_combout\);

-- Location: LCCOMB_X61_Y50_N8
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[153]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[153]~180_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[139]~171_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[139]~171_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[153]~180_combout\);

-- Location: LCCOMB_X63_Y49_N20
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[152]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[152]~140_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[152]~140_combout\);

-- Location: LCCOMB_X61_Y50_N18
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[152]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[152]~181_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[138]~172_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[138]~172_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[152]~181_combout\);

-- Location: LCCOMB_X63_Y50_N18
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[151]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[151]~141_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[151]~141_combout\);

-- Location: LCCOMB_X63_Y50_N14
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[151]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[151]~182_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[137]~173_combout\) # ((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[137]~173_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[151]~182_combout\);

-- Location: LCCOMB_X63_Y50_N16
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[150]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[150]~183_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[136]~174_combout\) # ((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[136]~174_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[150]~183_combout\);

-- Location: LCCOMB_X63_Y50_N0
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[150]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[150]~142_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[150]~142_combout\);

-- Location: LCCOMB_X61_Y50_N24
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[149]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[149]~184_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[135]~175_combout\) # ((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[135]~175_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[149]~184_combout\);

-- Location: LCCOMB_X61_Y49_N4
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[149]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[149]~143_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[149]~143_combout\);

-- Location: LCCOMB_X63_Y50_N6
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[148]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[148]~185_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[134]~176_combout\) # ((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[134]~176_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[148]~185_combout\);

-- Location: LCCOMB_X63_Y50_N26
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[148]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[148]~144_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[148]~144_combout\);

-- Location: LCCOMB_X62_Y50_N2
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[147]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[147]~186_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[133]~177_combout\) # ((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[133]~177_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[147]~186_combout\);

-- Location: LCCOMB_X63_Y50_N8
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[147]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[147]~145_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[147]~145_combout\);

-- Location: LCCOMB_X61_Y49_N14
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[146]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[146]~146_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[146]~146_combout\);

-- Location: LCCOMB_X61_Y50_N14
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[146]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[146]~187_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[132]~178_combout\) # ((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[132]~178_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[146]~187_combout\);

-- Location: LCCOMB_X61_Y50_N12
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[145]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[145]~188_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[131]~194_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[131]~194_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[145]~188_combout\);

-- Location: LCCOMB_X62_Y50_N0
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[145]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[145]~147_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[145]~147_combout\);

-- Location: LCCOMB_X59_Y48_N16
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[48]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[48]~146_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[42]~154_combout\) # 
-- ((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[42]~154_combout\,
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[48]~146_combout\);

-- Location: LCCOMB_X59_Y46_N0
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[48]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[48]~124_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & 
-- !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[48]~124_combout\);

-- Location: LCCOMB_X59_Y46_N2
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[47]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[47]~125_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[47]~125_combout\);

-- Location: LCCOMB_X59_Y48_N10
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[47]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[47]~155_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (\StateMachine_1|CountValue\(5))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & 
-- ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(5),
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[47]~155_combout\);

-- Location: LCCOMB_X58_Y46_N16
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[46]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[46]~126_combout\ = (\StateMachine_1|CountValue\(4) & \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(4),
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[46]~126_combout\);

-- Location: LCCOMB_X59_Y46_N20
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[46]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[46]~127_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[46]~127_combout\);

-- Location: LCCOMB_X58_Y46_N2
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[45]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[45]~128_combout\ = (\StateMachine_1|CountValue\(3) & \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|CountValue\(3),
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[45]~128_combout\);

-- Location: LCCOMB_X58_Y46_N24
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[45]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[45]~129_combout\ = (\StateMachine_1|CountValue\(3) & !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|CountValue\(3),
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[45]~129_combout\);

-- Location: LCCOMB_X59_Y46_N6
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[45]~128_combout\) # 
-- (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[45]~129_combout\)))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[45]~128_combout\) # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[45]~129_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[45]~128_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[45]~129_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X59_Y46_N8
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & 
-- (((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[46]~126_combout\) # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[46]~127_combout\)))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[46]~126_combout\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[46]~127_combout\)))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[46]~126_combout\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[46]~127_combout\ & 
-- !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[46]~126_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[46]~127_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X59_Y46_N10
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & 
-- (((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[47]~125_combout\) # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[47]~155_combout\)))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & 
-- ((((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[47]~125_combout\) # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[47]~155_combout\)))))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[47]~125_combout\) 
-- # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[47]~155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[47]~125_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[47]~155_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X59_Y46_N12
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[48]~146_combout\ & 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[48]~124_combout\ & !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[48]~146_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[48]~124_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\);

-- Location: LCCOMB_X59_Y46_N14
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\);

-- Location: LCCOMB_X63_Y49_N4
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ = !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\);

-- Location: LCCOMB_X63_Y49_N2
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[144]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[144]~195_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[144]~195_combout\);

-- Location: LCCOMB_X63_Y49_N28
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[130]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[130]~149_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[130]~149_combout\);

-- Location: LCCOMB_X63_Y49_N18
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[130]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[130]~148_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[130]~148_combout\);

-- Location: LCCOMB_X63_Y49_N6
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[1]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[130]~149_combout\) # 
-- (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[130]~148_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[130]~149_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[130]~148_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\);

-- Location: LCCOMB_X63_Y49_N26
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[144]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[144]~150_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[144]~150_combout\);

-- Location: LCCOMB_X62_Y49_N8
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ = (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[144]~195_combout\) # 
-- (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[144]~150_combout\)))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ = CARRY((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[144]~195_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[144]~150_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[144]~195_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[144]~150_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~1\);

-- Location: LCCOMB_X62_Y49_N10
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[145]~188_combout\ & 
-- (((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~1\)))) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[145]~188_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[145]~147_combout\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~1\)) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[145]~147_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~1\) # (GND)))))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ = CARRY(((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[145]~188_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[145]~147_combout\)) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[145]~188_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[145]~147_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~3\);

-- Location: LCCOMB_X62_Y49_N12
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & 
-- (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[146]~146_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[146]~187_combout\)))) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ 
-- & ((((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[146]~146_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[146]~187_combout\)))))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ = CARRY((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[146]~146_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[146]~187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[146]~146_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[146]~187_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~5\);

-- Location: LCCOMB_X62_Y49_N14
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[147]~186_combout\ & 
-- (((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)))) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[147]~186_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[147]~145_combout\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[147]~145_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~5\) # (GND)))))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ = CARRY(((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[147]~186_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[147]~145_combout\)) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[147]~186_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[147]~145_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~7\);

-- Location: LCCOMB_X62_Y49_N16
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & 
-- ((((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[148]~185_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[148]~144_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[148]~185_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[148]~144_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ = CARRY((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[148]~185_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[148]~144_combout\) 
-- # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[148]~185_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[148]~144_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~9\);

-- Location: LCCOMB_X62_Y49_N18
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ & 
-- (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[149]~184_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[149]~143_combout\)))) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ 
-- & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[149]~184_combout\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[149]~143_combout\)))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ = CARRY((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[149]~184_combout\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[149]~143_combout\ 
-- & !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[149]~184_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[149]~143_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~9\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~11\);

-- Location: LCCOMB_X62_Y49_N20
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ & 
-- ((((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[150]~183_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[150]~142_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[150]~183_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[150]~142_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ = CARRY((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[150]~183_combout\) # 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[150]~142_combout\) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[150]~183_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[150]~142_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~11\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~13\);

-- Location: LCCOMB_X62_Y49_N22
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ & 
-- (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[151]~141_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[151]~182_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[151]~141_combout\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[151]~182_combout\)))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~15\ = CARRY((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[151]~141_combout\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[151]~182_combout\ 
-- & !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[151]~141_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[151]~182_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~13\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~15\);

-- Location: LCCOMB_X62_Y49_N24
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~15\ & 
-- ((((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[152]~140_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[152]~181_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~15\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[152]~140_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[152]~181_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~17\ = CARRY((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[152]~140_combout\) # 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[152]~181_combout\) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[152]~140_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[152]~181_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~15\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~17\);

-- Location: LCCOMB_X62_Y49_N26
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~17\ & 
-- (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[153]~139_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[153]~180_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~17\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[153]~139_combout\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[153]~180_combout\)))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~19\ = CARRY((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[153]~139_combout\ & 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[153]~180_combout\ & !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[153]~139_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[153]~180_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~17\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~19\);

-- Location: LCCOMB_X62_Y49_N28
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[12]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~19\ & 
-- ((((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[154]~179_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[154]~138_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~19\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[154]~179_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[154]~138_combout\) 
-- # (GND))))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[12]~21\ = CARRY((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[154]~179_combout\) # 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[154]~138_combout\) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[154]~179_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[154]~138_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~19\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[12]~21\);

-- Location: LCCOMB_X62_Y49_N30
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ = !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[12]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[12]~21\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\);

-- Location: LCCOMB_X63_Y49_N0
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[168]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[168]~151_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[154]~179_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[154]~138_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[154]~179_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[154]~138_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[168]~151_combout\);

-- Location: LCCOMB_X62_Y49_N0
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[167]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[167]~152_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[153]~180_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[153]~139_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[153]~180_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[153]~139_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[167]~152_combout\);

-- Location: LCCOMB_X63_Y49_N30
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[166]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[166]~153_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[152]~140_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[152]~181_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[152]~140_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[152]~181_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[166]~153_combout\);

-- Location: LCCOMB_X63_Y50_N10
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[165]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[165]~154_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[151]~182_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[151]~141_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[151]~182_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[151]~141_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[165]~154_combout\);

-- Location: LCCOMB_X63_Y49_N16
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[164]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[164]~155_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[150]~142_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[150]~183_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[150]~142_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[150]~183_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[164]~155_combout\);

-- Location: LCCOMB_X61_Y49_N12
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[163]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[163]~156_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[149]~184_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[149]~143_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[149]~184_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[149]~143_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[163]~156_combout\);

-- Location: LCCOMB_X63_Y50_N24
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[162]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[162]~157_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[148]~144_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[148]~185_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[148]~144_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[148]~185_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[162]~157_combout\);

-- Location: LCCOMB_X62_Y49_N2
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[161]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[161]~158_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[147]~186_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[147]~145_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[147]~186_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[147]~145_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[161]~158_combout\);

-- Location: LCCOMB_X62_Y49_N4
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[160]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[160]~159_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[146]~146_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[146]~187_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[146]~146_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[146]~187_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[160]~159_combout\);

-- Location: LCCOMB_X62_Y49_N6
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[159]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[159]~160_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[145]~188_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[145]~147_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[145]~188_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[145]~147_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[159]~160_combout\);

-- Location: LCCOMB_X63_Y49_N14
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[158]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[158]~161_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[144]~150_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[144]~195_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[144]~150_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[144]~195_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[158]~161_combout\);

-- Location: LCCOMB_X59_Y46_N4
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[53]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[53]~130_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[53]~130_combout\);

-- Location: LCCOMB_X59_Y46_N18
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[53]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[53]~147_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[47]~155_combout\) 
-- # ((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[47]~155_combout\,
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[53]~147_combout\);

-- Location: LCCOMB_X58_Y46_N20
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[52]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[52]~131_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[52]~131_combout\);

-- Location: LCCOMB_X58_Y46_N28
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[52]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[52]~156_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & (\StateMachine_1|CountValue\(4))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(4),
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[52]~156_combout\);

-- Location: LCCOMB_X58_Y46_N22
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[51]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[51]~132_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \StateMachine_1|CountValue\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \StateMachine_1|CountValue\(3),
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[51]~132_combout\);

-- Location: LCCOMB_X58_Y46_N0
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[51]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[51]~133_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[51]~133_combout\);

-- Location: LCCOMB_X58_Y46_N30
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[50]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[50]~134_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \StateMachine_1|CountValue\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \StateMachine_1|CountValue\(2),
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[50]~134_combout\);

-- Location: LCCOMB_X58_Y46_N4
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[50]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[50]~135_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \StateMachine_1|CountValue\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \StateMachine_1|CountValue\(2),
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[50]~135_combout\);

-- Location: LCCOMB_X58_Y46_N6
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[50]~134_combout\) # 
-- (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[50]~135_combout\)))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[50]~134_combout\) # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[50]~135_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[50]~134_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[50]~135_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X58_Y46_N8
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & 
-- (((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[51]~132_combout\) # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[51]~133_combout\)))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[51]~132_combout\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[51]~133_combout\)))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[51]~132_combout\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[51]~133_combout\ & 
-- !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[51]~132_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[51]~133_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X58_Y46_N10
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & 
-- (((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[52]~131_combout\) # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[52]~156_combout\)))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & 
-- ((((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[52]~131_combout\) # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[52]~156_combout\)))))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[52]~131_combout\) 
-- # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[52]~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[52]~131_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[52]~156_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X58_Y46_N12
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[53]~130_combout\ & 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[53]~147_combout\ & !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[53]~130_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[53]~147_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\);

-- Location: LCCOMB_X58_Y46_N14
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\);

-- Location: LCCOMB_X63_Y49_N24
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ = !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\);

-- Location: LCCOMB_X63_Y49_N22
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[143]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[143]~163_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[143]~163_combout\);

-- Location: LCCOMB_X63_Y49_N12
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[143]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[143]~162_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[143]~162_combout\);

-- Location: LCCOMB_X63_Y49_N10
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[143]~163_combout\) # 
-- (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[143]~162_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[143]~163_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[143]~162_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\);

-- Location: LCCOMB_X63_Y49_N8
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[157]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[157]~164_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[143]~163_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[143]~162_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[143]~163_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[143]~162_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[157]~164_combout\);

-- Location: LCCOMB_X59_Y46_N16
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[58]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[58]~148_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[52]~156_combout\) 
-- # ((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[52]~156_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[58]~148_combout\);

-- Location: LCCOMB_X57_Y48_N24
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[58]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[58]~136_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[58]~136_combout\);

-- Location: LCCOMB_X58_Y46_N18
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[57]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[57]~157_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\StateMachine_1|CountValue\(3)))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \StateMachine_1|CountValue\(3),
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[57]~157_combout\);

-- Location: LCCOMB_X58_Y46_N26
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[57]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[57]~137_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[57]~137_combout\);

-- Location: LCCOMB_X57_Y48_N10
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[56]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[56]~138_combout\ = (\StateMachine_1|CountValue\(2) & \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(2),
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[56]~138_combout\);

-- Location: LCCOMB_X57_Y48_N28
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[56]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[56]~139_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[56]~139_combout\);

-- Location: LCCOMB_X57_Y48_N26
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[55]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[55]~140_combout\ = (\StateMachine_1|CountValue\(1) & \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|CountValue\(1),
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[55]~140_combout\);

-- Location: LCCOMB_X57_Y48_N8
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[55]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[55]~141_combout\ = (\StateMachine_1|CountValue\(1) & !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|CountValue\(1),
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[55]~141_combout\);

-- Location: LCCOMB_X57_Y48_N14
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~1_cout\ = CARRY((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[55]~140_combout\) # 
-- (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[55]~141_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[55]~140_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[55]~141_combout\,
	datad => VCC,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~1_cout\);

-- Location: LCCOMB_X57_Y48_N16
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~3_cout\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[56]~138_combout\ & 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[56]~139_combout\ & !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[56]~138_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[56]~139_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~1_cout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~3_cout\);

-- Location: LCCOMB_X57_Y48_N18
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~5_cout\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~3_cout\ & 
-- ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[57]~157_combout\) # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[57]~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[57]~157_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[57]~137_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~3_cout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~5_cout\);

-- Location: LCCOMB_X57_Y48_N20
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[58]~148_combout\ & 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[58]~136_combout\ & !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[58]~148_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[58]~136_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~5_cout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\);

-- Location: LCCOMB_X57_Y48_N22
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\);

-- Location: LCCOMB_X62_Y48_N28
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ = !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\);

-- Location: LCCOMB_X62_Y48_N6
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[156]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[156]~165_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[156]~165_combout\);

-- Location: LCCOMB_X63_Y48_N4
\ConvertIntBcd_1|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Add0~0_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[156]~165_combout\ $ (GND))) # 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((GND) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[156]~165_combout\)))
-- \ConvertIntBcd_1|Add0~1\ = CARRY((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[156]~165_combout\) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[156]~165_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Add0~0_combout\,
	cout => \ConvertIntBcd_1|Add0~1\);

-- Location: LCCOMB_X63_Y48_N6
\ConvertIntBcd_1|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Add0~2_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[157]~164_combout\ & ((\ConvertIntBcd_1|Add0~1\) # (GND))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[157]~164_combout\ & (!\ConvertIntBcd_1|Add0~1\)))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[157]~164_combout\ & (!\ConvertIntBcd_1|Add0~1\)) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[157]~164_combout\ & (\ConvertIntBcd_1|Add0~1\ & VCC))))
-- \ConvertIntBcd_1|Add0~3\ = CARRY((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[157]~164_combout\) # (!\ConvertIntBcd_1|Add0~1\))) # 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[157]~164_combout\ & !\ConvertIntBcd_1|Add0~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[157]~164_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Add0~1\,
	combout => \ConvertIntBcd_1|Add0~2_combout\,
	cout => \ConvertIntBcd_1|Add0~3\);

-- Location: LCCOMB_X63_Y48_N8
\ConvertIntBcd_1|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Add0~4_combout\ = ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[158]~161_combout\ $ (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ $ (!\ConvertIntBcd_1|Add0~3\)))) # (GND)
-- \ConvertIntBcd_1|Add0~5\ = CARRY((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[158]~161_combout\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\ConvertIntBcd_1|Add0~3\)) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[158]~161_combout\ & ((!\ConvertIntBcd_1|Add0~3\) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[158]~161_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Add0~3\,
	combout => \ConvertIntBcd_1|Add0~4_combout\,
	cout => \ConvertIntBcd_1|Add0~5\);

-- Location: LCCOMB_X63_Y48_N10
\ConvertIntBcd_1|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Add0~6_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[159]~160_combout\ & ((\ConvertIntBcd_1|Add0~5\) # (GND))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[159]~160_combout\ & (!\ConvertIntBcd_1|Add0~5\)))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[159]~160_combout\ & (!\ConvertIntBcd_1|Add0~5\)) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[159]~160_combout\ & (\ConvertIntBcd_1|Add0~5\ & VCC))))
-- \ConvertIntBcd_1|Add0~7\ = CARRY((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[159]~160_combout\) # (!\ConvertIntBcd_1|Add0~5\))) # 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[159]~160_combout\ & !\ConvertIntBcd_1|Add0~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[159]~160_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Add0~5\,
	combout => \ConvertIntBcd_1|Add0~6_combout\,
	cout => \ConvertIntBcd_1|Add0~7\);

-- Location: LCCOMB_X63_Y48_N12
\ConvertIntBcd_1|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Add0~8_combout\ = ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ $ (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[160]~159_combout\ $ (!\ConvertIntBcd_1|Add0~7\)))) # (GND)
-- \ConvertIntBcd_1|Add0~9\ = CARRY((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[160]~159_combout\ & !\ConvertIntBcd_1|Add0~7\)) # 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((!\ConvertIntBcd_1|Add0~7\) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[160]~159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[160]~159_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Add0~7\,
	combout => \ConvertIntBcd_1|Add0~8_combout\,
	cout => \ConvertIntBcd_1|Add0~9\);

-- Location: LCCOMB_X63_Y48_N14
\ConvertIntBcd_1|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Add0~10_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[161]~158_combout\ & ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Add0~9\) # (GND))) # 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (!\ConvertIntBcd_1|Add0~9\)))) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[161]~158_combout\ & 
-- ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (!\ConvertIntBcd_1|Add0~9\)) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (\ConvertIntBcd_1|Add0~9\ & VCC))))
-- \ConvertIntBcd_1|Add0~11\ = CARRY((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[161]~158_combout\ & ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\) # (!\ConvertIntBcd_1|Add0~9\))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[161]~158_combout\ & (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\ConvertIntBcd_1|Add0~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[161]~158_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Add0~9\,
	combout => \ConvertIntBcd_1|Add0~10_combout\,
	cout => \ConvertIntBcd_1|Add0~11\);

-- Location: LCCOMB_X63_Y48_N16
\ConvertIntBcd_1|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Add0~12_combout\ = ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ $ (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[162]~157_combout\ $ (!\ConvertIntBcd_1|Add0~11\)))) # (GND)
-- \ConvertIntBcd_1|Add0~13\ = CARRY((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[162]~157_combout\ & !\ConvertIntBcd_1|Add0~11\)) # 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((!\ConvertIntBcd_1|Add0~11\) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[162]~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[162]~157_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Add0~11\,
	combout => \ConvertIntBcd_1|Add0~12_combout\,
	cout => \ConvertIntBcd_1|Add0~13\);

-- Location: LCCOMB_X63_Y48_N18
\ConvertIntBcd_1|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Add0~14_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[163]~156_combout\ & ((\ConvertIntBcd_1|Add0~13\) # (GND))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[163]~156_combout\ & (!\ConvertIntBcd_1|Add0~13\)))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[163]~156_combout\ & (!\ConvertIntBcd_1|Add0~13\)) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[163]~156_combout\ & (\ConvertIntBcd_1|Add0~13\ & VCC))))
-- \ConvertIntBcd_1|Add0~15\ = CARRY((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[163]~156_combout\) # (!\ConvertIntBcd_1|Add0~13\))) # 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[163]~156_combout\ & !\ConvertIntBcd_1|Add0~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[163]~156_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Add0~13\,
	combout => \ConvertIntBcd_1|Add0~14_combout\,
	cout => \ConvertIntBcd_1|Add0~15\);

-- Location: LCCOMB_X63_Y48_N20
\ConvertIntBcd_1|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Add0~16_combout\ = ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[164]~155_combout\ $ (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ $ (!\ConvertIntBcd_1|Add0~15\)))) # (GND)
-- \ConvertIntBcd_1|Add0~17\ = CARRY((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[164]~155_combout\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & !\ConvertIntBcd_1|Add0~15\)) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[164]~155_combout\ & ((!\ConvertIntBcd_1|Add0~15\) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[164]~155_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Add0~15\,
	combout => \ConvertIntBcd_1|Add0~16_combout\,
	cout => \ConvertIntBcd_1|Add0~17\);

-- Location: LCCOMB_X63_Y48_N22
\ConvertIntBcd_1|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Add0~18_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[165]~154_combout\ & ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\ConvertIntBcd_1|Add0~17\) # (GND))) # 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (!\ConvertIntBcd_1|Add0~17\)))) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[165]~154_combout\ & 
-- ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (!\ConvertIntBcd_1|Add0~17\)) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\ConvertIntBcd_1|Add0~17\ & VCC))))
-- \ConvertIntBcd_1|Add0~19\ = CARRY((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[165]~154_combout\ & ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\) # (!\ConvertIntBcd_1|Add0~17\))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[165]~154_combout\ & (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & !\ConvertIntBcd_1|Add0~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[165]~154_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Add0~17\,
	combout => \ConvertIntBcd_1|Add0~18_combout\,
	cout => \ConvertIntBcd_1|Add0~19\);

-- Location: LCCOMB_X63_Y48_N24
\ConvertIntBcd_1|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Add0~20_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[166]~153_combout\ & (!\ConvertIntBcd_1|Add0~19\ & VCC)) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[166]~153_combout\ & 
-- (\ConvertIntBcd_1|Add0~19\ $ (GND)))
-- \ConvertIntBcd_1|Add0~21\ = CARRY((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[166]~153_combout\ & !\ConvertIntBcd_1|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[166]~153_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Add0~19\,
	combout => \ConvertIntBcd_1|Add0~20_combout\,
	cout => \ConvertIntBcd_1|Add0~21\);

-- Location: LCCOMB_X63_Y48_N26
\ConvertIntBcd_1|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Add0~22_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[167]~152_combout\ & ((\ConvertIntBcd_1|Add0~21\) # (GND))) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[167]~152_combout\ & 
-- (!\ConvertIntBcd_1|Add0~21\))
-- \ConvertIntBcd_1|Add0~23\ = CARRY((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[167]~152_combout\) # (!\ConvertIntBcd_1|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[167]~152_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Add0~21\,
	combout => \ConvertIntBcd_1|Add0~22_combout\,
	cout => \ConvertIntBcd_1|Add0~23\);

-- Location: LCCOMB_X63_Y48_N28
\ConvertIntBcd_1|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Add0~24_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[168]~151_combout\ & (!\ConvertIntBcd_1|Add0~23\ & VCC)) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[168]~151_combout\ & 
-- (\ConvertIntBcd_1|Add0~23\ $ (GND)))
-- \ConvertIntBcd_1|Add0~25\ = CARRY((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[168]~151_combout\ & !\ConvertIntBcd_1|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[168]~151_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Add0~23\,
	combout => \ConvertIntBcd_1|Add0~24_combout\,
	cout => \ConvertIntBcd_1|Add0~25\);

-- Location: LCCOMB_X63_Y48_N30
\ConvertIntBcd_1|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Add0~26_combout\ = !\ConvertIntBcd_1|Add0~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Add0~25\,
	combout => \ConvertIntBcd_1|Add0~26_combout\);

-- Location: LCCOMB_X67_Y45_N10
\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|_~0_combout\ = \ConvertIntBcd_1|Add0~16_combout\ $ (\ConvertIntBcd_1|Add0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Add0~16_combout\,
	datad => \ConvertIntBcd_1|Add0~26_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|_~0_combout\);

-- Location: LCCOMB_X67_Y45_N20
\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|_~1_combout\ = \ConvertIntBcd_1|Add0~18_combout\ $ (\ConvertIntBcd_1|Add0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Add0~18_combout\,
	datad => \ConvertIntBcd_1|Add0~26_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|_~1_combout\);

-- Location: LCCOMB_X63_Y48_N0
\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ = (\ConvertIntBcd_1|Add0~26_combout\ & (!\ConvertIntBcd_1|Add0~0_combout\ & (!\ConvertIntBcd_1|Add0~4_combout\ & !\ConvertIntBcd_1|Add0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Add0~26_combout\,
	datab => \ConvertIntBcd_1|Add0~0_combout\,
	datac => \ConvertIntBcd_1|Add0~4_combout\,
	datad => \ConvertIntBcd_1|Add0~2_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\);

-- Location: LCCOMB_X68_Y40_N0
\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & ((\ConvertIntBcd_1|Add0~6_combout\ & (!\ConvertIntBcd_1|Add0~26_combout\ & 
-- \ConvertIntBcd_1|Add0~8_combout\)) # (!\ConvertIntBcd_1|Add0~6_combout\ & (\ConvertIntBcd_1|Add0~26_combout\ & !\ConvertIntBcd_1|Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Add0~6_combout\,
	datab => \ConvertIntBcd_1|Add0~26_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datad => \ConvertIntBcd_1|Add0~8_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\);

-- Location: LCCOMB_X69_Y41_N10
\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[7]~2_combout\ = (\ConvertIntBcd_1|Add0~14_combout\ & ((\ConvertIntBcd_1|Add0~12_combout\) # (!\ConvertIntBcd_1|Add0~10_combout\))) # (!\ConvertIntBcd_1|Add0~14_combout\ & 
-- (\ConvertIntBcd_1|Add0~12_combout\ & !\ConvertIntBcd_1|Add0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Add0~14_combout\,
	datab => \ConvertIntBcd_1|Add0~12_combout\,
	datac => \ConvertIntBcd_1|Add0~10_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[7]~2_combout\);

-- Location: LCCOMB_X69_Y41_N4
\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[7]~3_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\ConvertIntBcd_1|Add0~26_combout\ & (!\ConvertIntBcd_1|Add0~10_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[7]~2_combout\)) # (!\ConvertIntBcd_1|Add0~26_combout\ & (\ConvertIntBcd_1|Add0~10_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Add0~26_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datac => \ConvertIntBcd_1|Add0~10_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[7]~2_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[7]~3_combout\);

-- Location: LCCOMB_X67_Y45_N18
\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|_~2_combout\ = \ConvertIntBcd_1|Add0~20_combout\ $ (\ConvertIntBcd_1|Add0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Add0~20_combout\,
	datad => \ConvertIntBcd_1|Add0~26_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|_~2_combout\);

-- Location: LCCOMB_X67_Y45_N0
\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|_~0_combout\ & (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|_~1_combout\ & 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[7]~3_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|_~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|_~0_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|_~1_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[7]~3_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|_~2_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\);

-- Location: LCCOMB_X68_Y46_N24
\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[12]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & ((\ConvertIntBcd_1|Add0~24_combout\ & (!\ConvertIntBcd_1|Add0~26_combout\ & 
-- \ConvertIntBcd_1|Add0~22_combout\)) # (!\ConvertIntBcd_1|Add0~24_combout\ & (\ConvertIntBcd_1|Add0~26_combout\ & !\ConvertIntBcd_1|Add0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Add0~24_combout\,
	datab => \ConvertIntBcd_1|Add0~26_combout\,
	datac => \ConvertIntBcd_1|Add0~22_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\);

-- Location: LCCOMB_X68_Y46_N26
\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[12]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[12]~6_combout\ = \ConvertIntBcd_1|Add0~24_combout\ $ (((\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & ((\ConvertIntBcd_1|Add0~22_combout\))) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & (\ConvertIntBcd_1|Add0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Add0~24_combout\,
	datab => \ConvertIntBcd_1|Add0~26_combout\,
	datac => \ConvertIntBcd_1|Add0~22_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[12]~6_combout\);

-- Location: LCCOMB_X68_Y46_N0
\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[11]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[11]~7_combout\ = \ConvertIntBcd_1|Add0~26_combout\ $ (\ConvertIntBcd_1|Add0~22_combout\ $ (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Add0~26_combout\,
	datac => \ConvertIntBcd_1|Add0~22_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[11]~7_combout\);

-- Location: LCCOMB_X67_Y45_N2
\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[10]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[10]~8_combout\ = \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|_~2_combout\ $ (((\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|_~0_combout\ & 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|_~1_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[7]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|_~0_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|_~1_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[7]~3_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|_~2_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[10]~8_combout\);

-- Location: LCCOMB_X68_Y46_N12
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[10]~8_combout\ $ (VCC)
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[10]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[10]~8_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X68_Y46_N14
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[11]~7_combout\ & (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\)) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[11]~7_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\) # (GND)))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[11]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[11]~7_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X68_Y46_N16
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[12]~6_combout\ & (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ $ 
-- (GND))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[12]~6_combout\ & (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ & VCC))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[12]~6_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[12]~6_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X68_Y46_N18
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\ & (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X68_Y46_N20
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND)
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY(!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X68_Y46_N22
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X68_Y46_N8
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[53]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[53]~108_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[53]~108_combout\);

-- Location: LCCOMB_X67_Y46_N8
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[53]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[53]~107_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[53]~107_combout\);

-- Location: LCCOMB_X68_Y45_N26
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[52]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[52]~109_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[12]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[12]~6_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[52]~109_combout\);

-- Location: LCCOMB_X68_Y45_N2
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[52]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[52]~110_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[52]~110_combout\);

-- Location: LCCOMB_X68_Y45_N20
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[51]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[51]~111_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[51]~111_combout\);

-- Location: LCCOMB_X68_Y46_N2
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[51]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[51]~180_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\ConvertIntBcd_1|Add0~26_combout\ $ (\ConvertIntBcd_1|Add0~22_combout\ $ 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \ConvertIntBcd_1|Add0~26_combout\,
	datac => \ConvertIntBcd_1|Add0~22_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[51]~180_combout\);

-- Location: LCCOMB_X68_Y46_N6
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[50]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[50]~112_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[10]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[10]~8_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[50]~112_combout\);

-- Location: LCCOMB_X68_Y46_N28
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[50]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[50]~113_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[50]~113_combout\);

-- Location: LCCOMB_X69_Y41_N26
\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\ConvertIntBcd_1|Add0~26_combout\ & (!\ConvertIntBcd_1|Add0~10_combout\ & 
-- !\ConvertIntBcd_1|Add0~12_combout\)) # (!\ConvertIntBcd_1|Add0~26_combout\ & (\ConvertIntBcd_1|Add0~10_combout\ & \ConvertIntBcd_1|Add0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Add0~26_combout\,
	datab => \ConvertIntBcd_1|Add0~10_combout\,
	datac => \ConvertIntBcd_1|Add0~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\);

-- Location: LCCOMB_X67_Y45_N12
\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[8]~10_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ & ((\ConvertIntBcd_1|Add0~16_combout\ & (\ConvertIntBcd_1|Add0~14_combout\ & 
-- !\ConvertIntBcd_1|Add0~26_combout\)) # (!\ConvertIntBcd_1|Add0~16_combout\ & (!\ConvertIntBcd_1|Add0~14_combout\ & \ConvertIntBcd_1|Add0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\,
	datab => \ConvertIntBcd_1|Add0~16_combout\,
	datac => \ConvertIntBcd_1|Add0~14_combout\,
	datad => \ConvertIntBcd_1|Add0~26_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[8]~10_combout\);

-- Location: LCCOMB_X67_Y45_N16
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[49]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[49]~115_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\ConvertIntBcd_1|Add0~26_combout\ $ (\ConvertIntBcd_1|Add0~18_combout\ $ 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \ConvertIntBcd_1|Add0~26_combout\,
	datac => \ConvertIntBcd_1|Add0~18_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[8]~10_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[49]~115_combout\);

-- Location: LCCOMB_X67_Y45_N6
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[49]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[49]~114_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\ConvertIntBcd_1|Add0~26_combout\ $ (\ConvertIntBcd_1|Add0~18_combout\ $ 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \ConvertIntBcd_1|Add0~26_combout\,
	datac => \ConvertIntBcd_1|Add0~18_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[8]~10_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[49]~114_combout\);

-- Location: LCCOMB_X68_Y45_N4
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[49]~115_combout\) # 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[49]~114_combout\)))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[49]~115_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[49]~114_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[49]~115_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[49]~114_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X68_Y45_N6
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[50]~112_combout\ & 
-- (((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[50]~112_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[50]~113_combout\ & 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[50]~113_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\) # 
-- (GND)))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY(((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[50]~112_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[50]~113_combout\)) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[50]~112_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[50]~113_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X68_Y45_N8
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & (((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[51]~111_combout\) 
-- # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[51]~180_combout\)))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[51]~111_combout\) 
-- # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[51]~180_combout\)))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[51]~111_combout\) # 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[51]~180_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[51]~111_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[51]~180_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X68_Y45_N10
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[52]~109_combout\ & 
-- (((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[52]~109_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[52]~110_combout\ & 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[52]~110_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # 
-- (GND)))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[52]~109_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[52]~110_combout\)) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[52]~109_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[52]~110_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X68_Y45_N12
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & 
-- ((((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[53]~108_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[53]~107_combout\))))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ 
-- & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[53]~108_combout\) # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[53]~107_combout\) # (GND))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[53]~108_combout\) # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[53]~107_combout\) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[53]~108_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[53]~107_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X68_Y46_N30
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[54]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[54]~106_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[54]~106_combout\);

-- Location: LCCOMB_X68_Y45_N14
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ = CARRY((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[54]~106_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[54]~106_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\);

-- Location: LCCOMB_X68_Y45_N16
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X69_Y46_N28
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[62]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[62]~116_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[62]~116_combout\);

-- Location: LCCOMB_X68_Y46_N4
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[62]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[62]~209_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\))) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[12]~5_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[62]~209_combout\);

-- Location: LCCOMB_X69_Y45_N12
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[61]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[61]~117_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[61]~117_combout\);

-- Location: LCCOMB_X68_Y45_N24
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[61]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[61]~210_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[12]~6_combout\))) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[12]~6_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[61]~210_combout\);

-- Location: LCCOMB_X69_Y45_N10
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[60]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[60]~118_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[60]~118_combout\);

-- Location: LCCOMB_X68_Y45_N18
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[60]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[60]~181_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[51]~180_combout\) 
-- # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[51]~180_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[60]~181_combout\);

-- Location: LCCOMB_X68_Y46_N10
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[59]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[59]~211_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[10]~8_combout\)) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[10]~8_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[59]~211_combout\);

-- Location: LCCOMB_X68_Y45_N22
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[59]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[59]~119_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[59]~119_combout\);

-- Location: LCCOMB_X69_Y45_N0
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[58]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[58]~121_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[58]~121_combout\);

-- Location: LCCOMB_X67_Y45_N30
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[58]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[58]~120_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[8]~10_combout\ $ 
-- (\ConvertIntBcd_1|Add0~26_combout\ $ (\ConvertIntBcd_1|Add0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[8]~10_combout\,
	datab => \ConvertIntBcd_1|Add0~26_combout\,
	datac => \ConvertIntBcd_1|Add0~18_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[58]~120_combout\);

-- Location: LCCOMB_X67_Y45_N8
\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[8]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[8]~11_combout\ = \ConvertIntBcd_1|Add0~16_combout\ $ (((\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ & (\ConvertIntBcd_1|Add0~14_combout\)) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ & ((\ConvertIntBcd_1|Add0~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\,
	datab => \ConvertIntBcd_1|Add0~16_combout\,
	datac => \ConvertIntBcd_1|Add0~14_combout\,
	datad => \ConvertIntBcd_1|Add0~26_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[8]~11_combout\);

-- Location: LCCOMB_X67_Y45_N26
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[57]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[57]~122_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[8]~11_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[8]~11_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[57]~122_combout\);

-- Location: LCCOMB_X67_Y45_N22
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[48]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[48]~124_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[8]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[8]~11_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[48]~124_combout\);

-- Location: LCCOMB_X67_Y45_N28
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[48]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[48]~123_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[8]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[8]~11_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[48]~123_combout\);

-- Location: LCCOMB_X67_Y45_N4
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[48]~124_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[48]~123_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[48]~124_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[48]~123_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\);

-- Location: LCCOMB_X68_Y45_N28
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[57]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[57]~125_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[57]~125_combout\);

-- Location: LCCOMB_X69_Y45_N18
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[57]~122_combout\) # 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[57]~125_combout\)))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[57]~122_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[57]~125_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[57]~122_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[57]~125_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X69_Y45_N20
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[58]~121_combout\ & 
-- (((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[58]~121_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[58]~120_combout\ & 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[58]~120_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\) # 
-- (GND)))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY(((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[58]~121_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[58]~120_combout\)) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[58]~121_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[58]~120_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X69_Y45_N22
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & (((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[59]~211_combout\) 
-- # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[59]~119_combout\)))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[59]~211_combout\) 
-- # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[59]~119_combout\)))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[59]~211_combout\) # 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[59]~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[59]~211_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[59]~119_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X69_Y45_N24
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[60]~118_combout\ & 
-- (((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[60]~118_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[60]~181_combout\ & 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[60]~181_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # 
-- (GND)))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY(((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[60]~118_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[60]~181_combout\)) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[60]~118_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[60]~181_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X69_Y45_N26
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & 
-- ((((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[61]~117_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[61]~210_combout\))))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ 
-- & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[61]~117_combout\) # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[61]~210_combout\) # (GND))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[61]~117_combout\) # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[61]~210_combout\) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[61]~117_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[61]~210_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X69_Y45_N28
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ = CARRY((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[62]~116_combout\ & 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[62]~209_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[62]~116_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[62]~209_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\);

-- Location: LCCOMB_X69_Y45_N30
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\);

-- Location: LCCOMB_X69_Y45_N2
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[70]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[70]~126_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[70]~126_combout\);

-- Location: LCCOMB_X69_Y45_N6
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[70]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[70]~182_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[61]~210_combout\) 
-- # ((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[61]~210_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[70]~182_combout\);

-- Location: LCCOMB_X69_Y45_N16
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[69]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[69]~183_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[60]~181_combout\) 
-- # ((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[60]~181_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[69]~183_combout\);

-- Location: LCCOMB_X70_Y45_N0
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[69]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[69]~127_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[69]~127_combout\);

-- Location: LCCOMB_X69_Y45_N14
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[68]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[68]~184_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[59]~211_combout\) 
-- # ((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[59]~211_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[68]~184_combout\);

-- Location: LCCOMB_X70_Y45_N2
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[68]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[68]~128_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[68]~128_combout\);

-- Location: LCCOMB_X70_Y45_N12
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[67]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[67]~129_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[67]~129_combout\);

-- Location: LCCOMB_X69_Y45_N4
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[67]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[67]~185_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[58]~120_combout\) 
-- # ((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[58]~120_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[67]~185_combout\);

-- Location: LCCOMB_X70_Y45_N6
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[66]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[66]~130_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[66]~130_combout\);

-- Location: LCCOMB_X68_Y45_N30
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[66]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[66]~212_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & 
-- ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[8]~11_combout\)) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[8]~11_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[66]~212_combout\);

-- Location: LCCOMB_X67_Y45_N14
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[56]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[56]~133_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ $ 
-- (\ConvertIntBcd_1|Add0~26_combout\ $ (\ConvertIntBcd_1|Add0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\,
	datab => \ConvertIntBcd_1|Add0~26_combout\,
	datac => \ConvertIntBcd_1|Add0~14_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[56]~133_combout\);

-- Location: LCCOMB_X67_Y45_N24
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[56]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[56]~132_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ $ 
-- (\ConvertIntBcd_1|Add0~26_combout\ $ (\ConvertIntBcd_1|Add0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\,
	datab => \ConvertIntBcd_1|Add0~26_combout\,
	datac => \ConvertIntBcd_1|Add0~14_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[56]~132_combout\);

-- Location: LCCOMB_X68_Y45_N0
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[56]~133_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[56]~132_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[56]~133_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[56]~132_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\);

-- Location: LCCOMB_X69_Y45_N8
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[65]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[65]~134_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[65]~134_combout\);

-- Location: LCCOMB_X69_Y41_N20
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[65]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[65]~131_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & (\ConvertIntBcd_1|Add0~26_combout\ $ (\ConvertIntBcd_1|Add0~14_combout\ $ 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Add0~26_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Add0~14_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[65]~131_combout\);

-- Location: LCCOMB_X70_Y45_N14
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ = (((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[65]~134_combout\) # 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[65]~131_combout\)))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ = CARRY((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[65]~134_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[65]~131_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[65]~134_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[65]~131_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~1\);

-- Location: LCCOMB_X70_Y45_N16
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[66]~130_combout\ & 
-- (((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[66]~130_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[66]~212_combout\ & 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[66]~212_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~1\) # 
-- (GND)))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ = CARRY(((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[66]~130_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[66]~212_combout\)) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[66]~130_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[66]~212_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~3\);

-- Location: LCCOMB_X70_Y45_N18
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & (((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[67]~129_combout\) 
-- # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[67]~185_combout\)))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[67]~129_combout\) 
-- # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[67]~185_combout\)))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ = CARRY((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[67]~129_combout\) # 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[67]~185_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[67]~129_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[67]~185_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~5\);

-- Location: LCCOMB_X70_Y45_N20
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[68]~184_combout\ & 
-- (((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[68]~184_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[68]~128_combout\ & 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[68]~128_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) # 
-- (GND)))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ = CARRY(((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[68]~184_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[68]~128_combout\)) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[68]~184_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[68]~128_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~7\);

-- Location: LCCOMB_X70_Y45_N22
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & 
-- ((((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[69]~183_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[69]~127_combout\))))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ 
-- & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[69]~183_combout\) # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[69]~127_combout\) # (GND))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ = CARRY((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[69]~183_combout\) # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[69]~127_combout\) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[69]~183_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[69]~127_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~9\);

-- Location: LCCOMB_X70_Y45_N24
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\ = CARRY((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[70]~126_combout\ & 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[70]~182_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[70]~126_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[70]~182_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~9\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\);

-- Location: LCCOMB_X70_Y45_N26
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ = \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\);

-- Location: LCCOMB_X70_Y45_N8
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[78]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[78]~135_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[78]~135_combout\);

-- Location: LCCOMB_X70_Y45_N30
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[78]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[78]~186_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[69]~183_combout\) 
-- # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[69]~183_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[78]~186_combout\);

-- Location: LCCOMB_X70_Y45_N28
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[77]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[77]~187_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[68]~184_combout\) 
-- # ((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[68]~184_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[77]~187_combout\);

-- Location: LCCOMB_X70_Y41_N4
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[77]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[77]~136_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[77]~136_combout\);

-- Location: LCCOMB_X70_Y41_N26
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[76]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[76]~137_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[76]~137_combout\);

-- Location: LCCOMB_X70_Y45_N4
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[76]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[76]~188_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[67]~185_combout\) 
-- # ((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[67]~185_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[76]~188_combout\);

-- Location: LCCOMB_X70_Y41_N8
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[75]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[75]~138_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[75]~138_combout\);

-- Location: LCCOMB_X70_Y45_N10
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[75]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[75]~189_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[66]~212_combout\) 
-- # ((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[66]~212_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[75]~189_combout\);

-- Location: LCCOMB_X69_Y41_N14
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[74]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[74]~190_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[65]~131_combout\) 
-- # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[65]~131_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[74]~190_combout\);

-- Location: LCCOMB_X70_Y41_N2
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[74]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[74]~139_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[74]~139_combout\);

-- Location: LCCOMB_X69_Y41_N6
\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[6]~12_combout\ = \ConvertIntBcd_1|Add0~12_combout\ $ (((\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\ConvertIntBcd_1|Add0~10_combout\))) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & (\ConvertIntBcd_1|Add0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Add0~26_combout\,
	datab => \ConvertIntBcd_1|Add0~10_combout\,
	datac => \ConvertIntBcd_1|Add0~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[6]~12_combout\);

-- Location: LCCOMB_X69_Y41_N0
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[73]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[73]~140_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[6]~12_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[6]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[73]~140_combout\);

-- Location: LCCOMB_X69_Y42_N4
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[64]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[64]~142_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[6]~12_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[6]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[64]~142_combout\);

-- Location: LCCOMB_X69_Y42_N18
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[64]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[64]~141_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[6]~12_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[6]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[64]~141_combout\);

-- Location: LCCOMB_X69_Y42_N28
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[64]~142_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[64]~141_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[64]~142_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[64]~141_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\);

-- Location: LCCOMB_X69_Y41_N22
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[73]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[73]~143_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[73]~143_combout\);

-- Location: LCCOMB_X70_Y41_N12
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ = (((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[73]~140_combout\) # 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[73]~143_combout\)))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ = CARRY((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[73]~140_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[73]~143_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[73]~140_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[73]~143_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[2]~1\);

-- Location: LCCOMB_X70_Y41_N14
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[74]~190_combout\ & 
-- (((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[74]~190_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[74]~139_combout\ 
-- & (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[74]~139_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[2]~1\) 
-- # (GND)))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ = CARRY(((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[74]~190_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[74]~139_combout\)) 
-- # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[74]~190_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[74]~139_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[3]~3\);

-- Location: LCCOMB_X70_Y41_N16
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & 
-- (((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[75]~138_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[75]~189_combout\)))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & 
-- ((((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[75]~138_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[75]~189_combout\)))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ = CARRY((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[75]~138_combout\) 
-- # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[75]~189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[75]~138_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[75]~189_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[4]~5\);

-- Location: LCCOMB_X70_Y41_N18
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[76]~137_combout\ & 
-- (((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[76]~137_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[76]~188_combout\ 
-- & (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[76]~188_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[4]~5\) 
-- # (GND)))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ = CARRY(((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[76]~137_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[76]~188_combout\)) 
-- # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[76]~137_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[76]~188_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~7\);

-- Location: LCCOMB_X70_Y41_N20
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & 
-- ((((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[77]~187_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[77]~136_combout\))))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ 
-- & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[77]~187_combout\) # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[77]~136_combout\) # (GND))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ = CARRY((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[77]~187_combout\) # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[77]~136_combout\) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[77]~187_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[77]~136_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[6]~9\);

-- Location: LCCOMB_X70_Y41_N22
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\ = CARRY((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[78]~135_combout\ & 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[78]~186_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[78]~135_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[78]~186_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[6]~9\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\);

-- Location: LCCOMB_X70_Y41_N24
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ = \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\);

-- Location: LCCOMB_X70_Y41_N28
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[84]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[84]~193_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[75]~189_combout\) 
-- # ((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[75]~189_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[84]~193_combout\);

-- Location: LCCOMB_X70_Y41_N30
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[86]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[86]~191_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[77]~187_combout\) 
-- # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[77]~187_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[86]~191_combout\);

-- Location: LCCOMB_X72_Y41_N0
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[86]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[86]~144_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[86]~144_combout\);

-- Location: LCCOMB_X70_Y41_N10
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[85]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[85]~192_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[76]~188_combout\) 
-- # ((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[76]~188_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[85]~192_combout\);

-- Location: LCCOMB_X72_Y41_N2
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[85]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[85]~145_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[85]~145_combout\);

-- Location: LCCOMB_X70_Y41_N0
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[84]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[84]~146_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[84]~146_combout\);

-- Location: LCCOMB_X72_Y41_N22
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[83]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[83]~147_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[83]~147_combout\);

-- Location: LCCOMB_X70_Y41_N6
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[83]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[83]~194_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[74]~190_combout\) 
-- # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[74]~190_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[83]~194_combout\);

-- Location: LCCOMB_X69_Y41_N16
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[82]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[82]~213_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & 
-- ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[6]~12_combout\))) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[6]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[82]~213_combout\);

-- Location: LCCOMB_X72_Y41_N24
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[82]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[82]~148_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[82]~148_combout\);

-- Location: LCCOMB_X69_Y41_N8
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[72]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[72]~151_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & (\ConvertIntBcd_1|Add0~26_combout\ $ (\ConvertIntBcd_1|Add0~10_combout\ $ 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Add0~26_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Add0~10_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[72]~151_combout\);

-- Location: LCCOMB_X69_Y41_N18
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[72]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[72]~150_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & (\ConvertIntBcd_1|Add0~26_combout\ $ (\ConvertIntBcd_1|Add0~10_combout\ $ 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Add0~26_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Add0~10_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[72]~150_combout\);

-- Location: LCCOMB_X69_Y41_N24
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[72]~151_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[72]~150_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[72]~151_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[72]~150_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\);

-- Location: LCCOMB_X72_Y41_N26
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[81]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[81]~152_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[81]~152_combout\);

-- Location: LCCOMB_X69_Y41_N28
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[81]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[81]~149_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & (\ConvertIntBcd_1|Add0~26_combout\ $ (\ConvertIntBcd_1|Add0~10_combout\ $ 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Add0~26_combout\,
	datab => \ConvertIntBcd_1|Add0~10_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[81]~149_combout\);

-- Location: LCCOMB_X72_Y41_N4
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ = (((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[81]~152_combout\) # 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[81]~149_combout\)))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ = CARRY((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[81]~152_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[81]~149_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[81]~152_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[81]~149_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[2]~1\);

-- Location: LCCOMB_X72_Y41_N6
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[82]~213_combout\ & 
-- (((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[2]~1\)))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[82]~213_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[82]~148_combout\ 
-- & (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[2]~1\)) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[82]~148_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[2]~1\) 
-- # (GND)))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ = CARRY(((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[82]~213_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[82]~148_combout\)) 
-- # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[82]~213_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[82]~148_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[3]~3\);

-- Location: LCCOMB_X72_Y41_N8
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & 
-- (((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[83]~147_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[83]~194_combout\)))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & 
-- ((((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[83]~147_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[83]~194_combout\)))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ = CARRY((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[83]~147_combout\) 
-- # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[83]~194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[83]~147_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[83]~194_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[4]~5\);

-- Location: LCCOMB_X72_Y41_N10
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[84]~193_combout\ & 
-- (((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[84]~193_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[84]~146_combout\ 
-- & (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[84]~146_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[4]~5\) 
-- # (GND)))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ = CARRY(((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[84]~193_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[84]~146_combout\)) 
-- # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[84]~193_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[84]~146_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~7\);

-- Location: LCCOMB_X72_Y41_N12
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & 
-- ((((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[85]~192_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[85]~145_combout\))))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ 
-- & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[85]~192_combout\) # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[85]~145_combout\) # (GND))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ = CARRY((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[85]~192_combout\) # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[85]~145_combout\) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[85]~192_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[85]~145_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[6]~9\);

-- Location: LCCOMB_X72_Y41_N14
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\ = CARRY((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[86]~191_combout\ & 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[86]~144_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[86]~191_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[86]~144_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[6]~9\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\);

-- Location: LCCOMB_X72_Y41_N16
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ = \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\);

-- Location: LCCOMB_X69_Y41_N12
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[93]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[93]~196_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[84]~193_combout\) 
-- # ((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[84]~193_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[93]~196_combout\);

-- Location: LCCOMB_X72_Y41_N30
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[94]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[94]~195_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[85]~192_combout\) 
-- # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[85]~192_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[94]~195_combout\);

-- Location: LCCOMB_X72_Y41_N28
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[94]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[94]~153_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[94]~153_combout\);

-- Location: LCCOMB_X72_Y40_N0
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[93]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[93]~154_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[93]~154_combout\);

-- Location: LCCOMB_X72_Y41_N20
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[92]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[92]~197_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[83]~194_combout\) 
-- # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[83]~194_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[92]~197_combout\);

-- Location: LCCOMB_X72_Y40_N30
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[92]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[92]~155_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[92]~155_combout\);

-- Location: LCCOMB_X72_Y41_N18
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[91]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[91]~198_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[82]~213_combout\) 
-- # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[82]~213_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[91]~198_combout\);

-- Location: LCCOMB_X72_Y40_N8
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[91]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[91]~156_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[91]~156_combout\);

-- Location: LCCOMB_X69_Y41_N30
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[90]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[90]~199_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[81]~149_combout\) 
-- # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[81]~149_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[90]~199_combout\);

-- Location: LCCOMB_X72_Y40_N2
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[90]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[90]~157_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[90]~157_combout\);

-- Location: LCCOMB_X68_Y40_N30
\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[4]~13_combout\ = \ConvertIntBcd_1|Add0~8_combout\ $ (((\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & (\ConvertIntBcd_1|Add0~6_combout\)) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & ((\ConvertIntBcd_1|Add0~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Add0~6_combout\,
	datab => \ConvertIntBcd_1|Add0~26_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datad => \ConvertIntBcd_1|Add0~8_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[4]~13_combout\);

-- Location: LCCOMB_X68_Y40_N24
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[89]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[89]~158_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[4]~13_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[4]~13_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[89]~158_combout\);

-- Location: LCCOMB_X68_Y40_N4
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[80]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[80]~160_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[4]~13_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[4]~13_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[80]~160_combout\);

-- Location: LCCOMB_X68_Y40_N10
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[80]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[80]~159_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[4]~13_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[4]~13_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[80]~159_combout\);

-- Location: LCCOMB_X68_Y40_N12
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[80]~160_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[80]~159_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[80]~160_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[80]~159_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\);

-- Location: LCCOMB_X68_Y40_N22
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[89]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[89]~161_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[89]~161_combout\);

-- Location: LCCOMB_X72_Y40_N16
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ = (((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[89]~158_combout\) # 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[89]~161_combout\)))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ = CARRY((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[89]~158_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[89]~161_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[89]~158_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[89]~161_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[2]~1\);

-- Location: LCCOMB_X72_Y40_N18
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[90]~199_combout\ & 
-- (((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[2]~1\)))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[90]~199_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[90]~157_combout\ 
-- & (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[2]~1\)) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[90]~157_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[2]~1\) 
-- # (GND)))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ = CARRY(((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[90]~199_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[90]~157_combout\)) 
-- # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[90]~199_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[90]~157_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[3]~3\);

-- Location: LCCOMB_X72_Y40_N20
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & 
-- (((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[91]~198_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[91]~156_combout\)))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & 
-- ((((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[91]~198_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[91]~156_combout\)))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ = CARRY((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[91]~198_combout\) 
-- # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[91]~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[91]~198_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[91]~156_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[4]~5\);

-- Location: LCCOMB_X72_Y40_N22
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[92]~197_combout\ & 
-- (((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[92]~197_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[92]~155_combout\ 
-- & (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[92]~155_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[4]~5\) 
-- # (GND)))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ = CARRY(((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[92]~197_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[92]~155_combout\)) 
-- # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[92]~197_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[92]~155_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~7\);

-- Location: LCCOMB_X72_Y40_N24
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & 
-- ((((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[93]~196_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[93]~154_combout\))))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ 
-- & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[93]~196_combout\) # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[93]~154_combout\) # (GND))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ = CARRY((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[93]~196_combout\) # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[93]~154_combout\) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[93]~196_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[93]~154_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[6]~9\);

-- Location: LCCOMB_X72_Y40_N26
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\ = CARRY((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[94]~195_combout\ & 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[94]~153_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[94]~195_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[94]~153_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[6]~9\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\);

-- Location: LCCOMB_X72_Y40_N28
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ = \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\);

-- Location: LCCOMB_X72_Y40_N6
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[102]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[102]~200_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & 
-- ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[93]~196_combout\) # ((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[93]~196_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[102]~200_combout\);

-- Location: LCCOMB_X72_Y40_N4
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[102]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[102]~162_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[102]~162_combout\);

-- Location: LCCOMB_X72_Y40_N12
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[101]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[101]~201_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & 
-- ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[92]~197_combout\) # ((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[92]~197_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[101]~201_combout\);

-- Location: LCCOMB_X69_Y40_N0
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[101]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[101]~163_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[101]~163_combout\);

-- Location: LCCOMB_X68_Y40_N16
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[100]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[100]~164_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[100]~164_combout\);

-- Location: LCCOMB_X72_Y40_N14
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[100]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[100]~202_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & 
-- ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[91]~198_combout\) # ((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[91]~198_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[100]~202_combout\);

-- Location: LCCOMB_X69_Y40_N26
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[99]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[99]~165_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[99]~165_combout\);

-- Location: LCCOMB_X72_Y40_N10
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[99]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[99]~203_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[90]~199_combout\) 
-- # ((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[90]~199_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[99]~203_combout\);

-- Location: LCCOMB_X69_Y40_N4
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[98]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[98]~166_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[98]~166_combout\);

-- Location: LCCOMB_X68_Y40_N18
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[98]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[98]~214_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & 
-- ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[4]~13_combout\))) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[4]~13_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[98]~214_combout\);

-- Location: LCCOMB_X68_Y40_N26
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[97]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[97]~167_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ $ 
-- (\ConvertIntBcd_1|Add0~26_combout\ $ (\ConvertIntBcd_1|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datab => \ConvertIntBcd_1|Add0~26_combout\,
	datac => \ConvertIntBcd_1|Add0~6_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[97]~167_combout\);

-- Location: LCCOMB_X68_Y40_N14
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[88]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[88]~169_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ $ 
-- (\ConvertIntBcd_1|Add0~26_combout\ $ (\ConvertIntBcd_1|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datab => \ConvertIntBcd_1|Add0~26_combout\,
	datac => \ConvertIntBcd_1|Add0~6_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[88]~169_combout\);

-- Location: LCCOMB_X68_Y40_N20
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[88]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[88]~168_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ $ 
-- (\ConvertIntBcd_1|Add0~26_combout\ $ (\ConvertIntBcd_1|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datab => \ConvertIntBcd_1|Add0~26_combout\,
	datac => \ConvertIntBcd_1|Add0~6_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[88]~168_combout\);

-- Location: LCCOMB_X68_Y40_N6
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[88]~169_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[88]~168_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[88]~169_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[88]~168_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\);

-- Location: LCCOMB_X68_Y40_N28
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[97]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[97]~170_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[97]~170_combout\);

-- Location: LCCOMB_X69_Y40_N12
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\ = (((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[97]~167_combout\) # 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[97]~170_combout\)))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ = CARRY((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[97]~167_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[97]~170_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[97]~167_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[97]~170_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[2]~1\);

-- Location: LCCOMB_X69_Y40_N14
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[98]~166_combout\ & 
-- (((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[2]~1\)))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[98]~166_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[98]~214_combout\ 
-- & (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[2]~1\)) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[98]~214_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[2]~1\) 
-- # (GND)))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ = CARRY(((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[98]~166_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[98]~214_combout\)) 
-- # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[98]~166_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[98]~214_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[3]~3\);

-- Location: LCCOMB_X69_Y40_N16
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ & 
-- (((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[99]~165_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[99]~203_combout\)))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ & 
-- ((((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[99]~165_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[99]~203_combout\)))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[4]~5\ = CARRY((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[99]~165_combout\) 
-- # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[99]~203_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[99]~165_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[99]~203_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[4]~5\);

-- Location: LCCOMB_X69_Y40_N18
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[100]~164_combout\ & 
-- (((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[4]~5\)))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[100]~164_combout\ & 
-- ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[100]~202_combout\ & (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[4]~5\)) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[100]~202_combout\ & 
-- ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[4]~5\) # (GND)))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ = CARRY(((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[100]~164_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[100]~202_combout\)) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[100]~164_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[100]~202_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~7\);

-- Location: LCCOMB_X69_Y40_N20
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ & 
-- ((((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[101]~201_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[101]~163_combout\))))) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[101]~201_combout\) # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[101]~163_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ = CARRY((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[101]~201_combout\) # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[101]~163_combout\) 
-- # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[101]~201_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[101]~163_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[6]~9\);

-- Location: LCCOMB_X69_Y40_N22
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\ = CARRY((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[102]~200_combout\ & 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[102]~162_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[102]~200_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[102]~162_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[6]~9\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\);

-- Location: LCCOMB_X69_Y40_N24
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ = \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\);

-- Location: LCCOMB_X69_Y40_N10
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[110]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[110]~204_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & 
-- ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[101]~201_combout\) # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[101]~201_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[110]~204_combout\);

-- Location: LCCOMB_X69_Y40_N6
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[110]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[110]~171_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[110]~171_combout\);

-- Location: LCCOMB_X69_Y40_N2
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[109]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[109]~205_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & 
-- ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[100]~202_combout\) # ((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[100]~202_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[109]~205_combout\);

-- Location: LCCOMB_X70_Y40_N2
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[109]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[109]~172_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[109]~172_combout\);

-- Location: LCCOMB_X70_Y40_N26
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[108]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[108]~206_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & 
-- ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[99]~203_combout\) # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[99]~203_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[108]~206_combout\);

-- Location: LCCOMB_X69_Y40_N28
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[108]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[108]~173_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[108]~173_combout\);

-- Location: LCCOMB_X69_Y40_N8
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[107]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[107]~207_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & 
-- ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[98]~214_combout\) # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[98]~214_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[107]~207_combout\);

-- Location: LCCOMB_X70_Y40_N0
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[107]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[107]~174_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[107]~174_combout\);

-- Location: LCCOMB_X70_Y40_N6
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[106]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[106]~175_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[106]~175_combout\);

-- Location: LCCOMB_X69_Y40_N30
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[106]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[106]~208_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & 
-- ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[97]~167_combout\) # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[97]~167_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[106]~208_combout\);

-- Location: LCCOMB_X63_Y48_N2
\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\ = \ConvertIntBcd_1|Add0~4_combout\ $ (((\ConvertIntBcd_1|Add0~26_combout\ & ((\ConvertIntBcd_1|Add0~0_combout\) # (\ConvertIntBcd_1|Add0~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Add0~26_combout\,
	datab => \ConvertIntBcd_1|Add0~0_combout\,
	datac => \ConvertIntBcd_1|Add0~4_combout\,
	datad => \ConvertIntBcd_1|Add0~2_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\);

-- Location: LCCOMB_X70_Y40_N30
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[105]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[105]~176_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[105]~176_combout\);

-- Location: LCCOMB_X70_Y40_N22
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[96]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[96]~178_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[96]~178_combout\);

-- Location: LCCOMB_X70_Y40_N28
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[96]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[96]~177_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[96]~177_combout\);

-- Location: LCCOMB_X70_Y40_N24
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[1]~14_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[96]~178_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[96]~177_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[96]~178_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[96]~177_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[1]~14_combout\);

-- Location: LCCOMB_X70_Y40_N4
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[105]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[105]~179_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[1]~14_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[105]~179_combout\);

-- Location: LCCOMB_X70_Y40_N8
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[2]~1_cout\ = CARRY((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[105]~176_combout\) # 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[105]~179_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[105]~176_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[105]~179_combout\,
	datad => VCC,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[2]~1_cout\);

-- Location: LCCOMB_X70_Y40_N10
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[3]~3_cout\ = CARRY(((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[106]~175_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[106]~208_combout\)) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[2]~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[106]~175_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[106]~208_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[2]~1_cout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[3]~3_cout\);

-- Location: LCCOMB_X70_Y40_N12
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[4]~5_cout\ = CARRY((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[3]~3_cout\ & 
-- ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[107]~207_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[107]~174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[107]~207_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[107]~174_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[3]~3_cout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[4]~5_cout\);

-- Location: LCCOMB_X70_Y40_N14
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[5]~7_cout\ = CARRY(((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[108]~206_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[108]~173_combout\)) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[4]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[108]~206_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[108]~173_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[4]~5_cout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[5]~7_cout\);

-- Location: LCCOMB_X70_Y40_N16
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[6]~9_cout\ = CARRY((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[109]~205_combout\) # 
-- ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[109]~172_combout\) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[5]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[109]~205_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[109]~172_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[5]~7_cout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[6]~9_cout\);

-- Location: LCCOMB_X70_Y40_N18
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[7]~11_cout\ = CARRY((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[110]~204_combout\ & 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[110]~171_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[6]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[110]~204_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[110]~171_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[6]~9_cout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[7]~11_cout\);

-- Location: LCCOMB_X70_Y40_N20
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ = \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[7]~11_cout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\);

-- Location: LCCOMB_X69_Y36_N0
\ConvertIntBcd_1|Div4|auto_generated|divider|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~0_combout\ = \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ $ (VCC)
-- \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~1\ = CARRY(\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~0_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~1\);

-- Location: LCCOMB_X69_Y36_N2
\ConvertIntBcd_1|Div4|auto_generated|divider|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~2_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & (!\ConvertIntBcd_1|Div4|auto_generated|divider|op_1~1\)) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|op_1~1\) # (GND)))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~3\ = CARRY((!\ConvertIntBcd_1|Div4|auto_generated|divider|op_1~1\) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~1\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~2_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~3\);

-- Location: LCCOMB_X69_Y36_N20
\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[1]~2_combout\ = (\ConvertIntBcd_1|Add0~26_combout\ & (\ConvertIntBcd_1|Div4|auto_generated|divider|op_1~2_combout\)) # (!\ConvertIntBcd_1|Add0~26_combout\ & 
-- ((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~2_combout\,
	datac => \ConvertIntBcd_1|Add0~26_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[1]~2_combout\);

-- Location: LCCOMB_X69_Y36_N10
\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[0]~3_combout\ = (\ConvertIntBcd_1|Add0~26_combout\ & (\ConvertIntBcd_1|Div4|auto_generated|divider|op_1~0_combout\)) # (!\ConvertIntBcd_1|Add0~26_combout\ & 
-- ((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~0_combout\,
	datac => \ConvertIntBcd_1|Add0~26_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[0]~3_combout\);

-- Location: LCCOMB_X69_Y36_N4
\ConvertIntBcd_1|Div4|auto_generated|divider|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~4_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & (\ConvertIntBcd_1|Div4|auto_generated|divider|op_1~3\ $ (GND))) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & (!\ConvertIntBcd_1|Div4|auto_generated|divider|op_1~3\ & VCC))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~5\ = CARRY((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|op_1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~3\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~4_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~5\);

-- Location: LCCOMB_X69_Y36_N12
\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[2]~0_combout\ = (\ConvertIntBcd_1|Add0~26_combout\ & (\ConvertIntBcd_1|Div4|auto_generated|divider|op_1~4_combout\)) # (!\ConvertIntBcd_1|Add0~26_combout\ & 
-- ((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Add0~26_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~4_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[2]~0_combout\);

-- Location: LCCOMB_X69_Y36_N6
\ConvertIntBcd_1|Div4|auto_generated|divider|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~6_combout\ = \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~5\ $ (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~5\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~6_combout\);

-- Location: LCCOMB_X69_Y36_N22
\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[3]~1_combout\ = (\ConvertIntBcd_1|Add0~26_combout\ & (\ConvertIntBcd_1|Div4|auto_generated|divider|op_1~6_combout\)) # (!\ConvertIntBcd_1|Add0~26_combout\ & 
-- ((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~6_combout\,
	datac => \ConvertIntBcd_1|Add0~26_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[3]~1_combout\);

-- Location: LCCOMB_X69_Y4_N12
\ConvertIntBcd_1|Decoder_Min|Output[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_Min|Output[0]~0_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[0]~3_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[2]~0_combout\ & 
-- ((\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[3]~1_combout\))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[2]~0_combout\ & (!\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[1]~2_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[3]~1_combout\)))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[0]~3_combout\ & (((\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[1]~2_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[0]~3_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[2]~0_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[3]~1_combout\,
	combout => \ConvertIntBcd_1|Decoder_Min|Output[0]~0_combout\);

-- Location: LCCOMB_X69_Y4_N2
\ConvertIntBcd_1|Decoder_Min|Output[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_Min|Output[1]~1_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[2]~0_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[3]~1_combout\) # 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[1]~2_combout\ $ (\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[1]~2_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[0]~3_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[2]~0_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[3]~1_combout\,
	combout => \ConvertIntBcd_1|Decoder_Min|Output[1]~1_combout\);

-- Location: LCCOMB_X69_Y4_N8
\ConvertIntBcd_1|Decoder_Min|Output[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_Min|Output\(2) = (\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[2]~0_combout\ & (((\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[3]~1_combout\)))) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[2]~0_combout\ & (\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[1]~2_combout\ & (!\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[1]~2_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[0]~3_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[2]~0_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[3]~1_combout\,
	combout => \ConvertIntBcd_1|Decoder_Min|Output\(2));

-- Location: LCCOMB_X69_Y4_N10
\ConvertIntBcd_1|Decoder_Min|Output[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_Min|Output\(3) = (\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[1]~2_combout\ & (\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[2]~0_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[0]~3_combout\)) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[1]~2_combout\ & (\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[2]~0_combout\ $ (\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[1]~2_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[2]~0_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[0]~3_combout\,
	combout => \ConvertIntBcd_1|Decoder_Min|Output\(3));

-- Location: LCCOMB_X69_Y4_N28
\ConvertIntBcd_1|Decoder_Min|Output[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_Min|Output\(4) = (\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[0]~3_combout\) # ((!\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[1]~2_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[1]~2_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[2]~0_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[0]~3_combout\,
	combout => \ConvertIntBcd_1|Decoder_Min|Output\(4));

-- Location: LCCOMB_X69_Y4_N22
\ConvertIntBcd_1|Decoder_Min|Output[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_Min|Output[5]~2_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[1]~2_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[0]~3_combout\) # 
-- ((!\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[2]~0_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[3]~1_combout\)))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[1]~2_combout\ & 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[0]~3_combout\ & (!\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[2]~0_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[1]~2_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[0]~3_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[2]~0_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[3]~1_combout\,
	combout => \ConvertIntBcd_1|Decoder_Min|Output[5]~2_combout\);

-- Location: LCCOMB_X69_Y4_N0
\ConvertIntBcd_1|Decoder_Min|Output[6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_Min|Output[6]~3_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[3]~1_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[1]~2_combout\ & 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[0]~3_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[2]~0_combout\)) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[1]~2_combout\ & 
-- ((!\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[1]~2_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[0]~3_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[2]~0_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[3]~1_combout\,
	combout => \ConvertIntBcd_1|Decoder_Min|Output[6]~3_combout\);

-- Location: LCCOMB_X59_Y44_N16
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\ = \StateMachine_1|CountValue\(6) $ (VCC)
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~1\ = CARRY(\StateMachine_1|CountValue\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValue\(6),
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~1\);

-- Location: LCCOMB_X59_Y44_N18
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\ = (\StateMachine_1|CountValue\(7) & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~1\)) # (!\StateMachine_1|CountValue\(7) & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~1\) # (GND)))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ = CARRY((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~1\) # (!\StateMachine_1|CountValue\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(7),
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~1\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~3\);

-- Location: LCCOMB_X59_Y44_N20
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\ = (\StateMachine_1|CountValue\(8) & ((GND) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~3\))) # (!\StateMachine_1|CountValue\(8) & 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ $ (GND)))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~5\ = CARRY((\StateMachine_1|CountValue\(8)) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(8),
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~3\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~5\);

-- Location: LCCOMB_X59_Y44_N22
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\ = (\StateMachine_1|CountValue\(9) & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~5\)) # (!\StateMachine_1|CountValue\(9) & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~5\) # (GND)))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ = CARRY((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~5\) # (!\StateMachine_1|CountValue\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(9),
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~5\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~7\);

-- Location: LCCOMB_X59_Y44_N24
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\ = (\StateMachine_1|CountValue\(10) & ((GND) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~7\))) # (!\StateMachine_1|CountValue\(10) 
-- & (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ $ (GND)))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~9\ = CARRY((\StateMachine_1|CountValue\(10)) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(10),
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~7\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~9\);

-- Location: LCCOMB_X59_Y44_N26
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\ = (\StateMachine_1|CountValue\(11) & (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~9\ & VCC)) # (!\StateMachine_1|CountValue\(11) & 
-- (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~9\))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ = CARRY((!\StateMachine_1|CountValue\(11) & !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValue\(11),
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~9\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~11\);

-- Location: LCCOMB_X59_Y44_N28
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\ = (\StateMachine_1|CountValue\(12) & (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ $ (GND))) # (!\StateMachine_1|CountValue\(12) & 
-- (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ & VCC))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~13\ = CARRY((\StateMachine_1|CountValue\(12) & !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValue\(12),
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~11\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~13\);

-- Location: LCCOMB_X59_Y44_N30
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ = !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~13\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\);

-- Location: LCCOMB_X58_Y45_N10
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[126]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[126]~123_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[126]~123_combout\);

-- Location: LCCOMB_X58_Y45_N4
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[126]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[126]~122_combout\ = (\StateMachine_1|CountValue\(12) & \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|CountValue\(12),
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[126]~122_combout\);

-- Location: LCCOMB_X59_Y45_N30
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[125]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[125]~124_combout\ = (\StateMachine_1|CountValue\(11) & \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|CountValue\(11),
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[125]~124_combout\);

-- Location: LCCOMB_X59_Y45_N20
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[125]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[125]~125_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[125]~125_combout\);

-- Location: LCCOMB_X59_Y45_N22
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[124]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[124]~127_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[124]~127_combout\);

-- Location: LCCOMB_X59_Y44_N0
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[124]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[124]~126_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \StateMachine_1|CountValue\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \StateMachine_1|CountValue\(10),
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[124]~126_combout\);

-- Location: LCCOMB_X58_Y45_N16
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[123]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[123]~128_combout\ = (\StateMachine_1|CountValue\(9) & \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|CountValue\(9),
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[123]~128_combout\);

-- Location: LCCOMB_X59_Y44_N2
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[123]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[123]~129_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[123]~129_combout\);

-- Location: LCCOMB_X58_Y45_N14
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[122]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[122]~130_combout\ = (\StateMachine_1|CountValue\(8) & \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|CountValue\(8),
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[122]~130_combout\);

-- Location: LCCOMB_X58_Y45_N28
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[122]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[122]~131_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[122]~131_combout\);

-- Location: LCCOMB_X58_Y45_N2
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[121]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[121]~132_combout\ = (\StateMachine_1|CountValue\(7) & \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|CountValue\(7),
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[121]~132_combout\);

-- Location: LCCOMB_X59_Y45_N24
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[121]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[121]~133_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[121]~133_combout\);

-- Location: LCCOMB_X59_Y45_N26
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[120]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[120]~135_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[120]~135_combout\);

-- Location: LCCOMB_X59_Y44_N4
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[120]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[120]~134_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \StateMachine_1|CountValue\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \StateMachine_1|CountValue\(6),
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[120]~134_combout\);

-- Location: LCCOMB_X58_Y45_N26
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[119]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[119]~137_combout\ = (\StateMachine_1|CountValue\(5) & !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|CountValue\(5),
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[119]~137_combout\);

-- Location: LCCOMB_X58_Y45_N24
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[119]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[119]~136_combout\ = (\StateMachine_1|CountValue\(5) & \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|CountValue\(5),
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[119]~136_combout\);

-- Location: LCCOMB_X59_Y45_N0
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\ = (((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[119]~137_combout\) # 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[119]~136_combout\)))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ = CARRY((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[119]~137_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[119]~136_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[119]~137_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[119]~136_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~1\);

-- Location: LCCOMB_X59_Y45_N2
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[120]~135_combout\ & 
-- (((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~1\)))) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[120]~135_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[120]~134_combout\ & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~1\)) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[120]~134_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~1\) # (GND)))))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ = CARRY(((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[120]~135_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[120]~134_combout\)) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[120]~135_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[120]~134_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~1\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~3\);

-- Location: LCCOMB_X59_Y45_N4
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ & 
-- ((((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[121]~132_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[121]~133_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ & ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[121]~132_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[121]~133_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~5\ = CARRY((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[121]~132_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[121]~133_combout\) 
-- # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[121]~132_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[121]~133_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~3\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~5\);

-- Location: LCCOMB_X59_Y45_N6
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[122]~130_combout\ & 
-- (((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~5\)))) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[122]~130_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[122]~131_combout\ & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~5\)) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[122]~131_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~5\) # (GND)))))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ = CARRY(((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[122]~130_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[122]~131_combout\)) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[122]~130_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[122]~131_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~5\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~7\);

-- Location: LCCOMB_X59_Y45_N8
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ & 
-- ((((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[123]~128_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[123]~129_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ & ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[123]~128_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[123]~129_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~9\ = CARRY((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[123]~128_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[123]~129_combout\) 
-- # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[123]~128_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[123]~129_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~7\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~9\);

-- Location: LCCOMB_X59_Y45_N10
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~9\ & 
-- (((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[124]~127_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[124]~126_combout\)))) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~9\ 
-- & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[124]~127_combout\ & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[124]~126_combout\)))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ = CARRY((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[124]~127_combout\ & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[124]~126_combout\ 
-- & !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[124]~127_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[124]~126_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~9\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~11\);

-- Location: LCCOMB_X59_Y45_N12
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ & 
-- (((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[125]~124_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[125]~125_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ & ((((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[125]~124_combout\) # 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[125]~125_combout\)))))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~13\ = CARRY((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[125]~124_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[125]~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[125]~124_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[125]~125_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~11\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~13\);

-- Location: LCCOMB_X59_Y45_N14
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~14_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~13\ & 
-- (((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[126]~123_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[126]~122_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~13\ & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[126]~123_combout\ & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[126]~122_combout\)))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~15\ = CARRY((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[126]~123_combout\ & 
-- (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[126]~122_combout\ & !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[126]~123_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[126]~122_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~13\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~14_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~15\);

-- Location: LCCOMB_X59_Y45_N16
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ = \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~15\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\);

-- Location: LCCOMB_X59_Y42_N2
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[140]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[140]~138_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~14_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~14_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[140]~138_combout\);

-- Location: LCCOMB_X58_Y45_N12
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[140]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[140]~197_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\StateMachine_1|CountValue\(12)))) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \StateMachine_1|CountValue\(12),
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[140]~197_combout\);

-- Location: LCCOMB_X59_Y45_N28
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[139]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[139]~139_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[139]~139_combout\);

-- Location: LCCOMB_X59_Y44_N6
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[139]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[139]~198_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\StateMachine_1|CountValue\(11)))) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\,
	datad => \StateMachine_1|CountValue\(11),
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[139]~198_combout\);

-- Location: LCCOMB_X59_Y43_N28
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[138]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[138]~140_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[138]~140_combout\);

-- Location: LCCOMB_X59_Y44_N12
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[138]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[138]~199_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\StateMachine_1|CountValue\(10)))) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \StateMachine_1|CountValue\(10),
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[138]~199_combout\);

-- Location: LCCOMB_X59_Y44_N10
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[137]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[137]~200_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\StateMachine_1|CountValue\(9)))) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\,
	datad => \StateMachine_1|CountValue\(9),
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[137]~200_combout\);

-- Location: LCCOMB_X59_Y43_N30
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[137]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[137]~141_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[137]~141_combout\);

-- Location: LCCOMB_X58_Y45_N22
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[136]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[136]~201_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\StateMachine_1|CountValue\(8)))) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \StateMachine_1|CountValue\(8),
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[136]~201_combout\);

-- Location: LCCOMB_X59_Y41_N0
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[136]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[136]~142_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[136]~142_combout\);

-- Location: LCCOMB_X59_Y44_N8
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[135]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[135]~202_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\StateMachine_1|CountValue\(7)))) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \StateMachine_1|CountValue\(7),
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[135]~202_combout\);

-- Location: LCCOMB_X59_Y42_N0
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[135]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[135]~143_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[135]~143_combout\);

-- Location: LCCOMB_X59_Y44_N14
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[134]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[134]~203_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\StateMachine_1|CountValue\(6)))) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \StateMachine_1|CountValue\(6),
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[134]~203_combout\);

-- Location: LCCOMB_X59_Y45_N18
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[134]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[134]~144_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[134]~144_combout\);

-- Location: LCCOMB_X58_Y43_N16
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[133]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[133]~145_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \StateMachine_1|CountValue\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \StateMachine_1|CountValue\(5),
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[133]~145_combout\);

-- Location: LCCOMB_X58_Y43_N22
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[133]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[133]~146_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[133]~146_combout\);

-- Location: LCCOMB_X58_Y43_N8
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[118]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[118]~149_combout\ = (\StateMachine_1|CountValue\(4) & !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|CountValue\(4),
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[118]~149_combout\);

-- Location: LCCOMB_X58_Y43_N18
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[118]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[118]~148_combout\ = (\StateMachine_1|CountValue\(4) & \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|CountValue\(4),
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[118]~148_combout\);

-- Location: LCCOMB_X58_Y43_N0
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[118]~149_combout\) # 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[118]~148_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[118]~149_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[118]~148_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\);

-- Location: LCCOMB_X58_Y43_N2
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[132]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[132]~150_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[132]~150_combout\);

-- Location: LCCOMB_X58_Y43_N28
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[132]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[132]~147_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \StateMachine_1|CountValue\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \StateMachine_1|CountValue\(4),
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[132]~147_combout\);

-- Location: LCCOMB_X59_Y43_N2
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\ = (((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[132]~150_combout\) # 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[132]~147_combout\)))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ = CARRY((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[132]~150_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[132]~147_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[132]~150_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[132]~147_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~1\);

-- Location: LCCOMB_X59_Y43_N4
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[133]~145_combout\ & 
-- (((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~1\)))) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[133]~145_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[133]~146_combout\ & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~1\)) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[133]~146_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~1\) # (GND)))))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ = CARRY(((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[133]~145_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[133]~146_combout\)) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[133]~145_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[133]~146_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~1\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~3\);

-- Location: LCCOMB_X59_Y43_N6
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ & 
-- ((((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[134]~203_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[134]~144_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ & ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[134]~203_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[134]~144_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~5\ = CARRY((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[134]~203_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[134]~144_combout\) 
-- # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[134]~203_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[134]~144_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~3\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~5\);

-- Location: LCCOMB_X59_Y43_N8
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[135]~202_combout\ & 
-- (((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~5\)))) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[135]~202_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[135]~143_combout\ & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~5\)) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[135]~143_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~5\) # (GND)))))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ = CARRY(((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[135]~202_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[135]~143_combout\)) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[135]~202_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[135]~143_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~5\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~7\);

-- Location: LCCOMB_X59_Y43_N10
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ & 
-- ((((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[136]~201_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[136]~142_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ & ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[136]~201_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[136]~142_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~9\ = CARRY((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[136]~201_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[136]~142_combout\) 
-- # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[136]~201_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[136]~142_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~7\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~9\);

-- Location: LCCOMB_X59_Y43_N12
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~9\ & 
-- (((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[137]~200_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[137]~141_combout\)))) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~9\ 
-- & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[137]~200_combout\ & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[137]~141_combout\)))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ = CARRY((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[137]~200_combout\ & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[137]~141_combout\ 
-- & !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[137]~200_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[137]~141_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~9\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~11\);

-- Location: LCCOMB_X59_Y43_N14
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ & 
-- (((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[138]~140_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[138]~199_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ & ((((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[138]~140_combout\) # 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[138]~199_combout\)))))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~13\ = CARRY((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[138]~140_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[138]~199_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[138]~140_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[138]~199_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~11\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~13\);

-- Location: LCCOMB_X59_Y43_N16
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~14_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~13\ & 
-- (((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[139]~139_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[139]~198_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~13\ & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[139]~139_combout\ & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[139]~198_combout\)))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~15\ = CARRY((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[139]~139_combout\ & 
-- (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[139]~198_combout\ & !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[139]~139_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[139]~198_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~13\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~14_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~15\);

-- Location: LCCOMB_X59_Y43_N18
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~15\ & 
-- ((((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[140]~138_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[140]~197_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~15\ & ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[140]~138_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[140]~197_combout\) 
-- # (GND))))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~17\ = CARRY((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[140]~138_combout\) # 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[140]~197_combout\) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[140]~138_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[140]~197_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~15\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~17\);

-- Location: LCCOMB_X59_Y43_N20
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ = !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~17\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\);

-- Location: LCCOMB_X59_Y42_N4
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[154]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[154]~180_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[140]~197_combout\) # ((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~14_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[140]~197_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[154]~180_combout\);

-- Location: LCCOMB_X59_Y42_N18
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[154]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[154]~151_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[154]~151_combout\);

-- Location: LCCOMB_X58_Y43_N20
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[153]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[153]~152_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~14_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[153]~152_combout\);

-- Location: LCCOMB_X59_Y43_N22
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[153]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[153]~181_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[139]~198_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[139]~198_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[153]~181_combout\);

-- Location: LCCOMB_X60_Y43_N28
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[152]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[152]~153_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[152]~153_combout\);

-- Location: LCCOMB_X59_Y43_N24
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[152]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[152]~182_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[138]~199_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[138]~199_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[152]~182_combout\);

-- Location: LCCOMB_X59_Y43_N26
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[151]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[151]~183_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[137]~200_combout\) # ((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[137]~200_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[151]~183_combout\);

-- Location: LCCOMB_X60_Y43_N24
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[151]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[151]~154_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[151]~154_combout\);

-- Location: LCCOMB_X59_Y43_N0
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[150]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[150]~155_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[150]~155_combout\);

-- Location: LCCOMB_X59_Y41_N26
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[150]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[150]~184_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[136]~201_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[136]~201_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[150]~184_combout\);

-- Location: LCCOMB_X59_Y42_N16
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[149]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[149]~156_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[149]~156_combout\);

-- Location: LCCOMB_X59_Y42_N22
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[149]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[149]~185_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[135]~202_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[135]~202_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[149]~185_combout\);

-- Location: LCCOMB_X59_Y41_N16
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[148]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[148]~186_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[134]~203_combout\) # ((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[134]~203_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[148]~186_combout\);

-- Location: LCCOMB_X59_Y41_N10
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[148]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[148]~157_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[148]~157_combout\);

-- Location: LCCOMB_X58_Y43_N14
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[147]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[147]~158_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[147]~158_combout\);

-- Location: LCCOMB_X58_Y43_N24
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[147]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[147]~204_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\StateMachine_1|CountValue\(5)))) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \StateMachine_1|CountValue\(5),
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[147]~204_combout\);

-- Location: LCCOMB_X58_Y43_N12
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[146]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[146]~159_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[146]~159_combout\);

-- Location: LCCOMB_X58_Y43_N6
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[146]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[146]~205_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & (\StateMachine_1|CountValue\(4))) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datab => \StateMachine_1|CountValue\(4),
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[146]~205_combout\);

-- Location: LCCOMB_X58_Y42_N12
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[117]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[117]~162_combout\ = (\StateMachine_1|CountValue\(3) & !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|CountValue\(3),
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[117]~162_combout\);

-- Location: LCCOMB_X58_Y42_N18
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[117]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[117]~161_combout\ = (\StateMachine_1|CountValue\(3) & \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|CountValue\(3),
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[117]~161_combout\);

-- Location: LCCOMB_X58_Y42_N0
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[117]~162_combout\) # 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[117]~161_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[117]~162_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[117]~161_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\);

-- Location: LCCOMB_X58_Y42_N10
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[145]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[145]~206_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & (\StateMachine_1|CountValue\(3))) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(3),
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[145]~206_combout\);

-- Location: LCCOMB_X58_Y42_N30
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[131]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[131]~163_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[131]~163_combout\);

-- Location: LCCOMB_X58_Y42_N28
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[131]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[131]~160_combout\ = (\StateMachine_1|CountValue\(3) & \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|CountValue\(3),
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[131]~160_combout\);

-- Location: LCCOMB_X58_Y42_N6
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[131]~163_combout\) # 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[131]~160_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[131]~163_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[131]~160_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\);

-- Location: LCCOMB_X59_Y42_N10
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[145]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[145]~164_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[145]~164_combout\);

-- Location: LCCOMB_X60_Y43_N2
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\ = (((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[145]~206_combout\) # 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[145]~164_combout\)))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~1\ = CARRY((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[145]~206_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[145]~164_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[145]~206_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[145]~164_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~1\);

-- Location: LCCOMB_X60_Y43_N4
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[146]~159_combout\ & 
-- (((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~1\)))) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[146]~159_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[146]~205_combout\ & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~1\)) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[146]~205_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~1\) # (GND)))))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ = CARRY(((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[146]~159_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[146]~205_combout\)) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[146]~159_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[146]~205_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~1\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~3\);

-- Location: LCCOMB_X60_Y43_N6
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ & 
-- ((((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[147]~158_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[147]~204_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ & ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[147]~158_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[147]~204_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~5\ = CARRY((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[147]~158_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[147]~204_combout\) 
-- # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[147]~158_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[147]~204_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~3\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~5\);

-- Location: LCCOMB_X60_Y43_N8
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[148]~186_combout\ & 
-- (((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~5\)))) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[148]~186_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[148]~157_combout\ & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~5\)) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[148]~157_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~5\) # (GND)))))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ = CARRY(((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[148]~186_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[148]~157_combout\)) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[148]~186_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[148]~157_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~5\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~7\);

-- Location: LCCOMB_X60_Y43_N10
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ & 
-- ((((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[149]~156_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[149]~185_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ & ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[149]~156_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[149]~185_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~9\ = CARRY((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[149]~156_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[149]~185_combout\) 
-- # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[149]~156_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[149]~185_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~7\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~9\);

-- Location: LCCOMB_X60_Y43_N12
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~9\ & 
-- (((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[150]~155_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[150]~184_combout\)))) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~9\ 
-- & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[150]~155_combout\ & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[150]~184_combout\)))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ = CARRY((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[150]~155_combout\ & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[150]~184_combout\ 
-- & !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[150]~155_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[150]~184_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~9\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~11\);

-- Location: LCCOMB_X60_Y43_N14
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ & 
-- (((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[151]~183_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[151]~154_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ & ((((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[151]~183_combout\) # 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[151]~154_combout\)))))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~13\ = CARRY((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[151]~183_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[151]~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[151]~183_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[151]~154_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~11\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~13\);

-- Location: LCCOMB_X60_Y43_N16
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~14_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~13\ & 
-- (((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[152]~153_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[152]~182_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~13\ & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[152]~153_combout\ & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[152]~182_combout\)))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~15\ = CARRY((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[152]~153_combout\ & 
-- (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[152]~182_combout\ & !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[152]~153_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[152]~182_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~13\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~14_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~15\);

-- Location: LCCOMB_X60_Y43_N18
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~15\ & 
-- ((((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[153]~152_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[153]~181_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~15\ & ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[153]~152_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[153]~181_combout\) 
-- # (GND))))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~17\ = CARRY((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[153]~152_combout\) # 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[153]~181_combout\) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[153]~152_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[153]~181_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~15\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~17\);

-- Location: LCCOMB_X60_Y43_N20
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~18_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~17\ & 
-- (((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[154]~180_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[154]~151_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~17\ & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[154]~180_combout\ & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[154]~151_combout\)))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~19\ = CARRY((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[154]~180_combout\ & 
-- (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[154]~151_combout\ & !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[154]~180_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[154]~151_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~17\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~18_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~19\);

-- Location: LCCOMB_X60_Y43_N22
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ = \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~19\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\);

-- Location: LCCOMB_X59_Y42_N20
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[168]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[168]~187_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[154]~180_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[154]~180_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[168]~187_combout\);

-- Location: LCCOMB_X59_Y42_N12
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[168]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[168]~165_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~18_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[168]~165_combout\);

-- Location: LCCOMB_X59_Y39_N4
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[167]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[167]~166_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[167]~166_combout\);

-- Location: LCCOMB_X58_Y43_N30
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[167]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[167]~188_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[153]~181_combout\) # ((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[153]~181_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~14_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[167]~188_combout\);

-- Location: LCCOMB_X59_Y39_N6
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[166]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[166]~167_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~14_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[166]~167_combout\);

-- Location: LCCOMB_X60_Y43_N0
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[166]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[166]~189_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[152]~182_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[152]~182_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[166]~189_combout\);

-- Location: LCCOMB_X59_Y39_N12
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[165]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[165]~168_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[165]~168_combout\);

-- Location: LCCOMB_X60_Y43_N26
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[165]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[165]~190_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[151]~183_combout\) # ((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[151]~183_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[165]~190_combout\);

-- Location: LCCOMB_X59_Y41_N8
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[164]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[164]~169_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[164]~169_combout\);

-- Location: LCCOMB_X59_Y41_N6
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[164]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[164]~191_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[150]~184_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[150]~184_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[164]~191_combout\);

-- Location: LCCOMB_X59_Y39_N16
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = (((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[164]~169_combout\) # 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[164]~191_combout\)))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[164]~169_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[164]~191_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[164]~169_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[164]~191_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X59_Y39_N18
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & 
-- (((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[165]~168_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[165]~190_combout\)))) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ 
-- & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[165]~168_combout\ & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[165]~190_combout\)))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[165]~168_combout\ & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[165]~190_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[165]~168_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[165]~190_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X59_Y39_N20
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ & 
-- ((((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[166]~167_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[166]~189_combout\))))) # 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ & ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[166]~167_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[166]~189_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[166]~167_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[166]~189_combout\) 
-- # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[166]~167_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[166]~189_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X59_Y39_N22
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[167]~166_combout\ & 
-- (((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)))) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[167]~166_combout\ & ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[167]~188_combout\ 
-- & (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[167]~188_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) 
-- # (GND)))))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY(((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[167]~166_combout\ & !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[167]~188_combout\)) 
-- # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[167]~166_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[167]~188_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X59_Y39_N24
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & 
-- (((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[168]~187_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[168]~165_combout\)))) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ 
-- & ((((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[168]~187_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[168]~165_combout\)))))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[168]~187_combout\) 
-- # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[168]~165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[168]~187_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[168]~165_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X59_Y39_N26
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X59_Y39_N2
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[54]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[54]~82_combout\ = (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[54]~82_combout\);

-- Location: LCCOMB_X59_Y42_N26
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[54]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[54]~123_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[168]~187_combout\) 
-- # ((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[168]~187_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~18_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[54]~123_combout\);

-- Location: LCCOMB_X58_Y39_N24
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[53]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[53]~83_combout\ = (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[53]~83_combout\);

-- Location: LCCOMB_X59_Y39_N0
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[53]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[53]~124_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[167]~188_combout\) 
-- # ((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[167]~188_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[53]~124_combout\);

-- Location: LCCOMB_X59_Y39_N30
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[52]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[52]~125_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[166]~189_combout\) 
-- # ((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[166]~189_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~14_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[52]~125_combout\);

-- Location: LCCOMB_X58_Y39_N2
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[52]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[52]~84_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[52]~84_combout\);

-- Location: LCCOMB_X58_Y39_N0
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[51]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[51]~85_combout\ = (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[51]~85_combout\);

-- Location: LCCOMB_X59_Y39_N8
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[51]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[51]~126_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[165]~190_combout\) 
-- # ((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[165]~190_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[51]~126_combout\);

-- Location: LCCOMB_X58_Y39_N22
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[50]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[50]~86_combout\ = (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[50]~86_combout\);

-- Location: LCCOMB_X59_Y41_N20
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[50]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[50]~127_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[164]~191_combout\) 
-- # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\ & !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[164]~191_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[50]~127_combout\);

-- Location: LCCOMB_X59_Y42_N30
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[163]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[163]~170_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[163]~170_combout\);

-- Location: LCCOMB_X59_Y42_N24
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[163]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[163]~192_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[149]~185_combout\) # ((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[149]~185_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[163]~192_combout\);

-- Location: LCCOMB_X59_Y42_N8
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[163]~170_combout\) # 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[163]~192_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[163]~170_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[163]~192_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\);

-- Location: LCCOMB_X59_Y40_N20
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[49]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[49]~87_combout\ = (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[49]~87_combout\);

-- Location: LCCOMB_X59_Y42_N14
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[49]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[49]~128_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[163]~192_combout\) 
-- # ((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[163]~192_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[49]~128_combout\);

-- Location: LCCOMB_X58_Y39_N8
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[49]~87_combout\) # 
-- (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[49]~128_combout\)))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[49]~87_combout\) # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[49]~128_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[49]~87_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[49]~128_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X58_Y39_N10
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[50]~86_combout\) 
-- # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[50]~127_combout\)))) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[50]~86_combout\ & 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[50]~127_combout\)))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[50]~86_combout\ & (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[50]~127_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[50]~86_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[50]~127_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X58_Y39_N12
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[51]~85_combout\) 
-- # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[51]~126_combout\))))) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[51]~85_combout\) # 
-- ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[51]~126_combout\) # (GND))))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[51]~85_combout\) # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[51]~126_combout\) # 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[51]~85_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[51]~126_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X58_Y39_N14
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[52]~125_combout\ & 
-- (((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[52]~125_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[52]~84_combout\ & 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[52]~84_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # 
-- (GND)))))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[52]~125_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[52]~84_combout\)) # 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[52]~125_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[52]~84_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X58_Y39_N16
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & (((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[53]~83_combout\) 
-- # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[53]~124_combout\)))) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[53]~83_combout\) 
-- # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[53]~124_combout\)))))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[53]~83_combout\) # 
-- (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[53]~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[53]~83_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[53]~124_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X58_Y39_N18
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ = CARRY((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[54]~82_combout\ & 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[54]~123_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[54]~82_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[54]~123_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\);

-- Location: LCCOMB_X58_Y39_N20
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X61_Y37_N4
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[62]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[62]~88_combout\ = (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[62]~88_combout\);

-- Location: LCCOMB_X59_Y39_N14
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[62]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[62]~129_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[53]~124_combout\) 
-- # ((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[53]~124_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[62]~129_combout\);

-- Location: LCCOMB_X58_Y39_N6
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[61]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[61]~130_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[52]~125_combout\) 
-- # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[52]~125_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[61]~130_combout\);

-- Location: LCCOMB_X58_Y39_N26
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[61]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[61]~89_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[61]~89_combout\);

-- Location: LCCOMB_X61_Y36_N0
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[60]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[60]~90_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[60]~90_combout\);

-- Location: LCCOMB_X59_Y39_N28
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[60]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[60]~131_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[51]~126_combout\) 
-- # ((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[51]~126_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[60]~131_combout\);

-- Location: LCCOMB_X59_Y39_N10
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[59]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[59]~132_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[50]~127_combout\) 
-- # ((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[50]~127_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[59]~132_combout\);

-- Location: LCCOMB_X61_Y36_N20
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[59]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[59]~91_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[59]~91_combout\);

-- Location: LCCOMB_X58_Y39_N4
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[58]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[58]~92_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[58]~92_combout\);

-- Location: LCCOMB_X59_Y40_N30
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[58]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[58]~133_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[49]~128_combout\) 
-- # ((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[49]~128_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[58]~133_combout\);

-- Location: LCCOMB_X59_Y41_N22
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[162]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[162]~171_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[162]~171_combout\);

-- Location: LCCOMB_X59_Y41_N18
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[162]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[162]~193_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[148]~186_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[148]~186_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[162]~193_combout\);

-- Location: LCCOMB_X59_Y41_N24
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[162]~171_combout\) # 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[162]~193_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[162]~171_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[162]~193_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\);

-- Location: LCCOMB_X59_Y41_N12
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[48]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[48]~93_combout\ = (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[48]~93_combout\);

-- Location: LCCOMB_X59_Y41_N28
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[48]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[48]~134_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[162]~193_combout\) 
-- # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\ & !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[162]~193_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[48]~134_combout\);

-- Location: LCCOMB_X59_Y41_N30
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[48]~93_combout\) # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[48]~134_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[48]~93_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[48]~134_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\);

-- Location: LCCOMB_X61_Y36_N30
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[57]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[57]~94_combout\ = (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[57]~94_combout\);

-- Location: LCCOMB_X59_Y41_N2
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[57]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[57]~135_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[48]~134_combout\) 
-- # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[48]~134_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[57]~135_combout\);

-- Location: LCCOMB_X61_Y36_N2
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[57]~94_combout\) # 
-- (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[57]~135_combout\)))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[57]~94_combout\) # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[57]~135_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[57]~94_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[57]~135_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X61_Y36_N4
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[58]~92_combout\) 
-- # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[58]~133_combout\)))) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[58]~92_combout\ & 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[58]~133_combout\)))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[58]~92_combout\ & (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[58]~133_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[58]~92_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[58]~133_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X61_Y36_N6
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & 
-- ((((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[59]~132_combout\) # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[59]~91_combout\))))) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & 
-- ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[59]~132_combout\) # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[59]~91_combout\) # (GND))))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[59]~132_combout\) # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[59]~91_combout\) # 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[59]~132_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[59]~91_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X61_Y36_N8
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[60]~90_combout\ & 
-- (((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[60]~90_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[60]~131_combout\ & 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[60]~131_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # 
-- (GND)))))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY(((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[60]~90_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[60]~131_combout\)) # 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[60]~90_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[60]~131_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X61_Y36_N10
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & (((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[61]~130_combout\) 
-- # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[61]~89_combout\)))) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[61]~130_combout\) 
-- # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[61]~89_combout\)))))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[61]~130_combout\) # 
-- (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[61]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[61]~130_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[61]~89_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X61_Y36_N12
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ = CARRY((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[62]~88_combout\ & 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[62]~129_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[62]~88_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[62]~129_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\);

-- Location: LCCOMB_X61_Y36_N14
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\);

-- Location: LCCOMB_X61_Y36_N16
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[70]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[70]~95_combout\ = (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[70]~95_combout\);

-- Location: LCCOMB_X58_Y39_N28
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[70]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[70]~136_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[61]~130_combout\) 
-- # ((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[61]~130_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[70]~136_combout\);

-- Location: LCCOMB_X61_Y36_N26
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[69]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[69]~96_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[69]~96_combout\);

-- Location: LCCOMB_X61_Y36_N22
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[69]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[69]~137_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[60]~131_combout\) 
-- # ((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[60]~131_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[69]~137_combout\);

-- Location: LCCOMB_X62_Y36_N0
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[68]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[68]~97_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[68]~97_combout\);

-- Location: LCCOMB_X61_Y36_N24
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[68]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[68]~138_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[59]~132_combout\) 
-- # ((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[59]~132_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[68]~138_combout\);

-- Location: LCCOMB_X58_Y39_N30
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[67]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[67]~139_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[58]~133_combout\) 
-- # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[58]~133_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[67]~139_combout\);

-- Location: LCCOMB_X61_Y36_N28
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[67]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[67]~98_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[67]~98_combout\);

-- Location: LCCOMB_X62_Y36_N6
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[66]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[66]~99_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[66]~99_combout\);

-- Location: LCCOMB_X61_Y36_N18
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[66]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[66]~140_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[57]~135_combout\) 
-- # ((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[57]~135_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[66]~140_combout\);

-- Location: LCCOMB_X58_Y43_N4
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[161]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[161]~194_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[147]~204_combout\) # ((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[147]~204_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[161]~194_combout\);

-- Location: LCCOMB_X62_Y40_N12
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[161]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[161]~172_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[161]~172_combout\);

-- Location: LCCOMB_X62_Y40_N4
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[161]~194_combout\) # 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[161]~172_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[161]~194_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[161]~172_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\);

-- Location: LCCOMB_X62_Y40_N10
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[56]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[56]~100_combout\ = (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[56]~100_combout\);

-- Location: LCCOMB_X62_Y40_N28
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[56]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[56]~141_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[161]~194_combout\) 
-- # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\ & !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[161]~194_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[56]~141_combout\);

-- Location: LCCOMB_X62_Y40_N26
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[56]~100_combout\) # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[56]~141_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[56]~100_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[56]~141_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\);

-- Location: LCCOMB_X62_Y36_N8
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[65]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[65]~101_combout\ = (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[65]~101_combout\);

-- Location: LCCOMB_X62_Y40_N18
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[65]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[65]~142_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[56]~141_combout\) 
-- # ((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[56]~141_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[65]~142_combout\);

-- Location: LCCOMB_X62_Y36_N10
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ = (((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[65]~101_combout\) # 
-- (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[65]~142_combout\)))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ = CARRY((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[65]~101_combout\) # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[65]~142_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[65]~101_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[65]~142_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\);

-- Location: LCCOMB_X62_Y36_N12
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[66]~99_combout\) 
-- # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[66]~140_combout\)))) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[66]~99_combout\ & 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[66]~140_combout\)))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ = CARRY((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[66]~99_combout\ & (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[66]~140_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[66]~99_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[66]~140_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\);

-- Location: LCCOMB_X62_Y36_N14
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & 
-- ((((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[67]~139_combout\) # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[67]~98_combout\))))) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & 
-- ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[67]~139_combout\) # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[67]~98_combout\) # (GND))))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ = CARRY((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[67]~139_combout\) # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[67]~98_combout\) # 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[67]~139_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[67]~98_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\);

-- Location: LCCOMB_X62_Y36_N16
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[68]~97_combout\ & 
-- (((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)))) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[68]~97_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[68]~138_combout\ & 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[68]~138_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) # 
-- (GND)))))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ = CARRY(((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[68]~97_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[68]~138_combout\)) # 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[68]~97_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[68]~138_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\);

-- Location: LCCOMB_X62_Y36_N18
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & (((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[69]~96_combout\) 
-- # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[69]~137_combout\)))) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[69]~96_combout\) 
-- # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[69]~137_combout\)))))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ = CARRY((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[69]~96_combout\) # 
-- (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[69]~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[69]~96_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[69]~137_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\);

-- Location: LCCOMB_X62_Y36_N20
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\ = CARRY((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[70]~95_combout\ & 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[70]~136_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[70]~95_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[70]~136_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\);

-- Location: LCCOMB_X62_Y36_N22
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ = \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\);

-- Location: LCCOMB_X62_Y36_N2
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[78]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[78]~102_combout\ = (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[78]~102_combout\);

-- Location: LCCOMB_X62_Y36_N24
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[78]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[78]~143_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[69]~137_combout\) 
-- # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[69]~137_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[78]~143_combout\);

-- Location: LCCOMB_X65_Y36_N12
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[77]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[77]~103_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[77]~103_combout\);

-- Location: LCCOMB_X62_Y36_N28
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[77]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[77]~144_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[68]~138_combout\) 
-- # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[68]~138_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[77]~144_combout\);

-- Location: LCCOMB_X62_Y36_N30
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[76]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[76]~145_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[67]~139_combout\) 
-- # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[67]~139_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[76]~145_combout\);

-- Location: LCCOMB_X65_Y36_N2
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[76]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[76]~104_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[76]~104_combout\);

-- Location: LCCOMB_X62_Y36_N4
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[75]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[75]~146_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[66]~140_combout\) 
-- # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[66]~140_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[75]~146_combout\);

-- Location: LCCOMB_X65_Y36_N4
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[75]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[75]~105_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[75]~105_combout\);

-- Location: LCCOMB_X65_Y36_N30
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[74]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[74]~106_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[74]~106_combout\);

-- Location: LCCOMB_X62_Y36_N26
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[74]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[74]~147_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[65]~142_combout\) 
-- # ((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[65]~142_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[74]~147_combout\);

-- Location: LCCOMB_X58_Y43_N26
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[160]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[160]~195_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[146]~205_combout\) # ((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[146]~205_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[160]~195_combout\);

-- Location: LCCOMB_X60_Y43_N30
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[160]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[160]~173_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[160]~173_combout\);

-- Location: LCCOMB_X58_Y43_N10
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[160]~195_combout\) # 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[160]~173_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[160]~195_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[160]~173_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\);

-- Location: LCCOMB_X66_Y39_N18
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[64]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[64]~148_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[160]~195_combout\) 
-- # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\ & !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[160]~195_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[64]~148_combout\);

-- Location: LCCOMB_X66_Y39_N20
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[73]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[73]~149_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[64]~148_combout\) 
-- # ((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[64]~148_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[73]~149_combout\);

-- Location: LCCOMB_X66_Y39_N26
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[64]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[64]~107_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[64]~107_combout\);

-- Location: LCCOMB_X66_Y39_N24
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[64]~107_combout\) # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[64]~148_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[64]~107_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[64]~148_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\);

-- Location: LCCOMB_X66_Y39_N16
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[73]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[73]~108_combout\ = (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[73]~108_combout\);

-- Location: LCCOMB_X65_Y36_N16
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ = (((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[73]~149_combout\) # 
-- (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[73]~108_combout\)))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ = CARRY((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[73]~149_combout\) # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[73]~108_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[73]~149_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[73]~108_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\);

-- Location: LCCOMB_X65_Y36_N18
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & 
-- (((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[74]~106_combout\) # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[74]~147_combout\)))) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[74]~106_combout\ & (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[74]~147_combout\)))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ = CARRY((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[74]~106_combout\ & (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[74]~147_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[74]~106_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[74]~147_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\);

-- Location: LCCOMB_X65_Y36_N20
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & 
-- ((((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[75]~146_combout\) # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[75]~105_combout\))))) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ 
-- & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[75]~146_combout\) # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[75]~105_combout\) # (GND))))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ = CARRY((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[75]~146_combout\) # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[75]~105_combout\) # 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[75]~146_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[75]~105_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\);

-- Location: LCCOMB_X65_Y36_N22
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[76]~145_combout\ & 
-- (((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)))) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[76]~145_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[76]~104_combout\ 
-- & (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[76]~104_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\) 
-- # (GND)))))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ = CARRY(((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[76]~145_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[76]~104_combout\)) 
-- # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[76]~145_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[76]~104_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\);

-- Location: LCCOMB_X65_Y36_N24
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & 
-- (((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[77]~103_combout\) # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[77]~144_combout\)))) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & 
-- ((((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[77]~103_combout\) # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[77]~144_combout\)))))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ = CARRY((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[77]~103_combout\) 
-- # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[77]~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[77]~103_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[77]~144_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\);

-- Location: LCCOMB_X65_Y36_N26
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\ = CARRY((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[78]~102_combout\ & 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[78]~143_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[78]~102_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[78]~143_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\);

-- Location: LCCOMB_X65_Y36_N28
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ = \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\);

-- Location: LCCOMB_X65_Y36_N8
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[85]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[85]~151_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[76]~145_combout\) 
-- # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[76]~145_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[85]~151_combout\);

-- Location: LCCOMB_X65_Y36_N0
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[86]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[86]~109_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[86]~109_combout\);

-- Location: LCCOMB_X65_Y36_N6
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[86]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[86]~150_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[77]~144_combout\) 
-- # ((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[77]~144_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[86]~150_combout\);

-- Location: LCCOMB_X66_Y36_N8
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[85]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[85]~110_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[85]~110_combout\);

-- Location: LCCOMB_X65_Y36_N14
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[84]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[84]~152_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[75]~146_combout\) 
-- # ((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[75]~146_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[84]~152_combout\);

-- Location: LCCOMB_X66_Y36_N2
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[84]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[84]~111_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[84]~111_combout\);

-- Location: LCCOMB_X65_Y36_N10
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[83]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[83]~153_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[74]~147_combout\) 
-- # ((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[74]~147_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[83]~153_combout\);

-- Location: LCCOMB_X66_Y36_N0
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[83]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[83]~112_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[83]~112_combout\);

-- Location: LCCOMB_X66_Y36_N10
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[82]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[82]~113_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[82]~113_combout\);

-- Location: LCCOMB_X66_Y39_N6
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[82]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[82]~154_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[73]~149_combout\) 
-- # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[73]~149_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[82]~154_combout\);

-- Location: LCCOMB_X58_Y42_N8
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[159]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[159]~196_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[145]~206_combout\) # ((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[145]~206_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[159]~196_combout\);

-- Location: LCCOMB_X66_Y39_N10
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[159]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[159]~174_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[159]~174_combout\);

-- Location: LCCOMB_X66_Y39_N30
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~16_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[159]~196_combout\) # 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[159]~174_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[159]~196_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[159]~174_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~16_combout\);

-- Location: LCCOMB_X66_Y39_N0
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[72]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[72]~114_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~16_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~16_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[72]~114_combout\);

-- Location: LCCOMB_X66_Y39_N12
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[72]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[72]~155_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[159]~196_combout\) 
-- # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\ & !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[159]~196_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[72]~155_combout\);

-- Location: LCCOMB_X66_Y39_N8
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[72]~114_combout\) # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[72]~155_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[72]~114_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[72]~155_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\);

-- Location: LCCOMB_X66_Y36_N28
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[81]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[81]~115_combout\ = (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[81]~115_combout\);

-- Location: LCCOMB_X66_Y39_N22
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[81]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[81]~156_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[72]~155_combout\) 
-- # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~16_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~16_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[72]~155_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[81]~156_combout\);

-- Location: LCCOMB_X66_Y36_N12
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ = (((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[81]~115_combout\) # 
-- (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[81]~156_combout\)))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ = CARRY((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[81]~115_combout\) # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[81]~156_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[81]~115_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[81]~156_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\);

-- Location: LCCOMB_X66_Y36_N14
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & 
-- (((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[82]~113_combout\) # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[82]~154_combout\)))) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[82]~113_combout\ & (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[82]~154_combout\)))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ = CARRY((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[82]~113_combout\ & (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[82]~154_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[82]~113_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[82]~154_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\);

-- Location: LCCOMB_X66_Y36_N16
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & 
-- ((((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[83]~153_combout\) # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[83]~112_combout\))))) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ 
-- & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[83]~153_combout\) # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[83]~112_combout\) # (GND))))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ = CARRY((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[83]~153_combout\) # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[83]~112_combout\) # 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[83]~153_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[83]~112_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\);

-- Location: LCCOMB_X66_Y36_N18
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[84]~152_combout\ & 
-- (((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)))) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[84]~152_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[84]~111_combout\ 
-- & (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[84]~111_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\) 
-- # (GND)))))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ = CARRY(((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[84]~152_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[84]~111_combout\)) 
-- # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[84]~152_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[84]~111_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\);

-- Location: LCCOMB_X66_Y36_N20
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & 
-- (((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[85]~151_combout\) # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[85]~110_combout\)))) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & 
-- ((((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[85]~151_combout\) # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[85]~110_combout\)))))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ = CARRY((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[85]~151_combout\) 
-- # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[85]~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[85]~151_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[85]~110_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\);

-- Location: LCCOMB_X66_Y36_N22
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\ = CARRY((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[86]~109_combout\ & 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[86]~150_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[86]~109_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[86]~150_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\);

-- Location: LCCOMB_X66_Y36_N24
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ = \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\);

-- Location: LCCOMB_X66_Y36_N30
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[94]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[94]~157_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[85]~151_combout\) 
-- # ((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[85]~151_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[94]~157_combout\);

-- Location: LCCOMB_X66_Y36_N26
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[94]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[94]~116_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[94]~116_combout\);

-- Location: LCCOMB_X66_Y39_N2
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[93]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[93]~117_combout\ = (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[93]~117_combout\);

-- Location: LCCOMB_X66_Y36_N4
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[93]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[93]~158_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[84]~152_combout\) 
-- # ((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[84]~152_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[93]~158_combout\);

-- Location: LCCOMB_X66_Y36_N6
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[92]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[92]~159_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[83]~153_combout\) 
-- # ((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[83]~153_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[92]~159_combout\);

-- Location: LCCOMB_X65_Y39_N18
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[92]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[92]~118_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[92]~118_combout\);

-- Location: LCCOMB_X66_Y39_N4
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[91]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[91]~119_combout\ = (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[91]~119_combout\);

-- Location: LCCOMB_X66_Y39_N28
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[91]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[91]~160_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[82]~154_combout\) 
-- # ((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[82]~154_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[91]~160_combout\);

-- Location: LCCOMB_X65_Y39_N0
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[90]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[90]~120_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[90]~120_combout\);

-- Location: LCCOMB_X66_Y39_N14
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[90]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[90]~161_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[81]~156_combout\) 
-- # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[81]~156_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[90]~161_combout\);

-- Location: LCCOMB_X58_Y42_N4
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[130]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[130]~177_combout\ = (\StateMachine_1|CountValue\(2) & !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|CountValue\(2),
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[130]~177_combout\);

-- Location: LCCOMB_X58_Y42_N2
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[130]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[130]~176_combout\ = (\StateMachine_1|CountValue\(2) & \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|CountValue\(2),
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[130]~176_combout\);

-- Location: LCCOMB_X58_Y42_N16
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[130]~177_combout\) # 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[130]~176_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[130]~177_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[130]~176_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\);

-- Location: LCCOMB_X58_Y42_N24
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[158]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[158]~207_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & (\StateMachine_1|CountValue\(2))) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \StateMachine_1|CountValue\(2),
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[158]~207_combout\);

-- Location: LCCOMB_X58_Y42_N26
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[144]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[144]~178_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[144]~178_combout\);

-- Location: LCCOMB_X58_Y42_N20
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[144]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[144]~175_combout\ = (\StateMachine_1|CountValue\(2) & \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(2),
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[144]~175_combout\);

-- Location: LCCOMB_X58_Y42_N22
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~22_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[144]~178_combout\) # 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[144]~175_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[144]~178_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[144]~175_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~22_combout\);

-- Location: LCCOMB_X65_Y39_N28
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[80]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[80]~162_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[158]~207_combout\) # ((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[158]~207_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~22_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[80]~162_combout\);

-- Location: LCCOMB_X65_Y39_N26
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[158]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[158]~179_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~22_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[158]~179_combout\);

-- Location: LCCOMB_X65_Y39_N24
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~16_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[158]~179_combout\) # 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[158]~207_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[158]~179_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[158]~207_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~16_combout\);

-- Location: LCCOMB_X65_Y39_N30
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[89]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[89]~163_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[80]~162_combout\) 
-- # ((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[80]~162_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~16_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[89]~163_combout\);

-- Location: LCCOMB_X65_Y39_N20
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[80]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[80]~121_combout\ = (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~16_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[80]~121_combout\);

-- Location: LCCOMB_X65_Y39_N22
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[80]~121_combout\) # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[80]~162_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[80]~121_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[80]~162_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\);

-- Location: LCCOMB_X65_Y39_N2
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[89]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[89]~122_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[89]~122_combout\);

-- Location: LCCOMB_X65_Y39_N4
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1_cout\ = CARRY((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[89]~163_combout\) # 
-- (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[89]~122_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[89]~163_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[89]~122_combout\,
	datad => VCC,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1_cout\);

-- Location: LCCOMB_X65_Y39_N6
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3_cout\ = CARRY((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[90]~120_combout\ & 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[90]~161_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[90]~120_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[90]~161_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1_cout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3_cout\);

-- Location: LCCOMB_X65_Y39_N8
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5_cout\ = CARRY((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[91]~119_combout\) # 
-- ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[91]~160_combout\) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[91]~119_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[91]~160_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3_cout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5_cout\);

-- Location: LCCOMB_X65_Y39_N10
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7_cout\ = CARRY(((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[92]~159_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[92]~118_combout\)) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[92]~159_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[92]~118_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5_cout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7_cout\);

-- Location: LCCOMB_X65_Y39_N12
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9_cout\ = CARRY((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7_cout\ & 
-- ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[93]~117_combout\) # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[93]~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[93]~117_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[93]~158_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7_cout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9_cout\);

-- Location: LCCOMB_X65_Y39_N14
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\ = CARRY((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[94]~157_combout\ & 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[94]~116_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[94]~157_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[94]~116_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9_cout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\);

-- Location: LCCOMB_X65_Y39_N16
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ = \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\);

-- Location: LCCOMB_X73_Y4_N4
\ConvertIntBcd_1|Decoder_SecTen|Output[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_SecTen|Output[0]~0_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & 
-- (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\))) # 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\) # 
-- ((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Decoder_SecTen|Output[0]~0_combout\);

-- Location: LCCOMB_X73_Y4_N6
\ConvertIntBcd_1|Decoder_SecTen|Output[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_SecTen|Output[1]~1_combout\ = (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ $ 
-- (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Decoder_SecTen|Output[1]~1_combout\);

-- Location: LCCOMB_X73_Y4_N12
\ConvertIntBcd_1|Decoder_SecTen|Output[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_SecTen|Output\(2) = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & 
-- ((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)))) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & 
-- (((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Decoder_SecTen|Output\(2));

-- Location: LCCOMB_X73_Y4_N26
\ConvertIntBcd_1|Decoder_SecTen|Output[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_SecTen|Output\(3) = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & 
-- (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ $ (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Decoder_SecTen|Output\(3));

-- Location: LCCOMB_X73_Y4_N28
\ConvertIntBcd_1|Decoder_SecTen|Output[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_SecTen|Output\(4) = ((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)) # 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Decoder_SecTen|Output\(4));

-- Location: LCCOMB_X73_Y4_N2
\ConvertIntBcd_1|Decoder_SecTen|Output[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_SecTen|Output[5]~2_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & 
-- (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\))) # 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & (((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Decoder_SecTen|Output[5]~2_combout\);

-- Location: LCCOMB_X73_Y4_N0
\ConvertIntBcd_1|Decoder_SecTen|Output[6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_SecTen|Output[6]~3_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & 
-- ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\))) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Decoder_SecTen|Output[6]~3_combout\);

-- Location: LCCOMB_X54_Y43_N0
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = \StateMachine_1|CountValue\(8) $ (VCC)
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(\StateMachine_1|CountValue\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(8),
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X54_Y43_N2
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\StateMachine_1|CountValue\(9) & (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) # (!\StateMachine_1|CountValue\(9) & 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\StateMachine_1|CountValue\(9) & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValue\(9),
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X54_Y43_N4
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\StateMachine_1|CountValue\(10) & ((GND) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))) # (!\StateMachine_1|CountValue\(10) 
-- & (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ $ (GND)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\StateMachine_1|CountValue\(10)) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValue\(10),
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X54_Y43_N6
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\StateMachine_1|CountValue\(11) & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # (!\StateMachine_1|CountValue\(11) & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (!\StateMachine_1|CountValue\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValue\(11),
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X54_Y43_N8
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\StateMachine_1|CountValue\(12) & (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # (!\StateMachine_1|CountValue\(12) & 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & VCC))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\StateMachine_1|CountValue\(12) & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(12),
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X54_Y43_N10
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X53_Y43_N16
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[84]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[84]~167_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[84]~167_combout\);

-- Location: LCCOMB_X53_Y43_N28
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[84]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[84]~166_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \StateMachine_1|CountValue\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \StateMachine_1|CountValue\(12),
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[84]~166_combout\);

-- Location: LCCOMB_X53_Y43_N26
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[83]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[83]~169_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[83]~169_combout\);

-- Location: LCCOMB_X54_Y43_N12
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[83]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[83]~168_combout\ = (\StateMachine_1|CountValue\(11) & \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|CountValue\(11),
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[83]~168_combout\);

-- Location: LCCOMB_X54_Y43_N30
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[82]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[82]~170_combout\ = (\StateMachine_1|CountValue\(10) & \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValue\(10),
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[82]~170_combout\);

-- Location: LCCOMB_X53_Y43_N20
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[82]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[82]~171_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[82]~171_combout\);

-- Location: LCCOMB_X54_Y43_N14
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[81]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[81]~173_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[81]~173_combout\);

-- Location: LCCOMB_X54_Y43_N24
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[81]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[81]~172_combout\ = (\StateMachine_1|CountValue\(9) & \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValue\(9),
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[81]~172_combout\);

-- Location: LCCOMB_X54_Y43_N20
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[80]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[80]~174_combout\ = (\StateMachine_1|CountValue\(8) & \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|CountValue\(8),
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[80]~174_combout\);

-- Location: LCCOMB_X54_Y43_N26
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[80]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[80]~175_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[80]~175_combout\);

-- Location: LCCOMB_X53_Y43_N30
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[79]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[79]~176_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \StateMachine_1|CountValue\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \StateMachine_1|CountValue\(7),
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[79]~176_combout\);

-- Location: LCCOMB_X53_Y43_N24
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[79]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[79]~177_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \StateMachine_1|CountValue\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \StateMachine_1|CountValue\(7),
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[79]~177_combout\);

-- Location: LCCOMB_X53_Y43_N2
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[79]~176_combout\) # 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[79]~177_combout\)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[79]~176_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[79]~177_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[79]~176_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[79]~177_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X53_Y43_N4
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[80]~174_combout\) 
-- # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[80]~175_combout\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[80]~174_combout\ & 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[80]~175_combout\)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[80]~174_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[80]~175_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[80]~174_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[80]~175_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X53_Y43_N6
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & 
-- ((((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[81]~173_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[81]~172_combout\))))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ 
-- & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[81]~173_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[81]~172_combout\) # (GND))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[81]~173_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[81]~172_combout\) # 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[81]~173_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[81]~172_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X53_Y43_N8
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[82]~170_combout\ & 
-- (((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[82]~170_combout\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[82]~171_combout\ & 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[82]~171_combout\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # 
-- (GND)))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[82]~170_combout\ & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[82]~171_combout\)) # 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[82]~170_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[82]~171_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X53_Y43_N10
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[83]~169_combout\) 
-- # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[83]~168_combout\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[83]~169_combout\) 
-- # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[83]~168_combout\)))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[83]~169_combout\) # 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[83]~168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[83]~169_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[83]~168_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X53_Y43_N12
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & 
-- (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[84]~167_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[84]~166_combout\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[84]~167_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[84]~166_combout\)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[84]~167_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[84]~166_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[84]~167_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[84]~166_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\);

-- Location: LCCOMB_X53_Y43_N14
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X53_Y43_N0
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[98]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[98]~293_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\StateMachine_1|CountValue\(12)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \StateMachine_1|CountValue\(12),
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[98]~293_combout\);

-- Location: LCCOMB_X53_Y44_N4
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[98]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[98]~178_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[98]~178_combout\);

-- Location: LCCOMB_X53_Y44_N14
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[97]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[97]~179_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[97]~179_combout\);

-- Location: LCCOMB_X54_Y43_N16
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[97]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[97]~294_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\StateMachine_1|CountValue\(11))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \StateMachine_1|CountValue\(11),
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[97]~294_combout\);

-- Location: LCCOMB_X53_Y44_N12
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[96]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[96]~180_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[96]~180_combout\);

-- Location: LCCOMB_X54_Y43_N18
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[96]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[96]~295_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\StateMachine_1|CountValue\(10)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \StateMachine_1|CountValue\(10),
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[96]~295_combout\);

-- Location: LCCOMB_X53_Y43_N18
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[95]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[95]~181_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[95]~181_combout\);

-- Location: LCCOMB_X54_Y43_N28
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[95]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[95]~296_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\StateMachine_1|CountValue\(9)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \StateMachine_1|CountValue\(9),
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[95]~296_combout\);

-- Location: LCCOMB_X53_Y44_N6
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[94]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[94]~182_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[94]~182_combout\);

-- Location: LCCOMB_X54_Y43_N22
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[94]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[94]~297_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\StateMachine_1|CountValue\(8)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \StateMachine_1|CountValue\(8),
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[94]~297_combout\);

-- Location: LCCOMB_X53_Y44_N10
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[93]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[93]~184_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[93]~184_combout\);

-- Location: LCCOMB_X53_Y44_N0
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[93]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[93]~183_combout\ = (\StateMachine_1|CountValue\(7) & \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValue\(7),
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[93]~183_combout\);

-- Location: LCCOMB_X54_Y42_N8
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[78]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[78]~186_combout\ = (\StateMachine_1|CountValue\(6) & \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|CountValue\(6),
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[78]~186_combout\);

-- Location: LCCOMB_X54_Y42_N22
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[78]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[78]~187_combout\ = (\StateMachine_1|CountValue\(6) & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|CountValue\(6),
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[78]~187_combout\);

-- Location: LCCOMB_X54_Y42_N12
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[78]~186_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[78]~187_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[78]~186_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[78]~187_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\);

-- Location: LCCOMB_X54_Y42_N24
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[92]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[92]~188_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[92]~188_combout\);

-- Location: LCCOMB_X54_Y42_N26
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[92]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[92]~185_combout\ = (\StateMachine_1|CountValue\(6) & \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValue\(6),
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[92]~185_combout\);

-- Location: LCCOMB_X53_Y44_N16
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[92]~188_combout\) # 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[92]~185_combout\)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[92]~188_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[92]~185_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[92]~188_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[92]~185_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X53_Y44_N18
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[93]~184_combout\) 
-- # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[93]~183_combout\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[93]~184_combout\ & 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[93]~183_combout\)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[93]~184_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[93]~183_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[93]~184_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[93]~183_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X53_Y44_N20
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & 
-- ((((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[94]~182_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[94]~297_combout\))))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ 
-- & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[94]~182_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[94]~297_combout\) # (GND))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[94]~182_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[94]~297_combout\) # 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[94]~182_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[94]~297_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X53_Y44_N22
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[95]~181_combout\ & 
-- (((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[95]~181_combout\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[95]~296_combout\ & 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[95]~296_combout\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # 
-- (GND)))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY(((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[95]~181_combout\ & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[95]~296_combout\)) # 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[95]~181_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[95]~296_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X53_Y44_N24
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[96]~180_combout\) 
-- # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[96]~295_combout\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[96]~180_combout\) 
-- # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[96]~295_combout\)))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[96]~180_combout\) # 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[96]~295_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[96]~180_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[96]~295_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X53_Y44_N26
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ & 
-- (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[97]~179_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[97]~294_combout\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ & 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[97]~179_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[97]~294_combout\)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[97]~179_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[97]~294_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[97]~179_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[97]~294_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\);

-- Location: LCCOMB_X53_Y44_N28
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ & 
-- ((((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[98]~293_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[98]~178_combout\))))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ 
-- & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[98]~293_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[98]~178_combout\) # (GND))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ = CARRY((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[98]~293_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[98]~178_combout\) # 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[98]~293_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[98]~178_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~13\);

-- Location: LCCOMB_X53_Y44_N30
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ = !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~13\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\);

-- Location: LCCOMB_X53_Y44_N8
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[112]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[112]~254_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[98]~293_combout\) 
-- # ((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[98]~293_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[112]~254_combout\);

-- Location: LCCOMB_X53_Y42_N24
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[112]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[112]~189_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[112]~189_combout\);

-- Location: LCCOMB_X53_Y42_N20
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[111]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[111]~190_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[111]~190_combout\);

-- Location: LCCOMB_X53_Y44_N2
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[111]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[111]~255_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[97]~294_combout\) 
-- # ((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[97]~294_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[111]~255_combout\);

-- Location: LCCOMB_X54_Y42_N2
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[110]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[110]~256_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[96]~295_combout\) 
-- # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[96]~295_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[110]~256_combout\);

-- Location: LCCOMB_X54_Y42_N10
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[110]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[110]~191_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[110]~191_combout\);

-- Location: LCCOMB_X53_Y42_N22
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[109]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[109]~192_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[109]~192_combout\);

-- Location: LCCOMB_X53_Y42_N28
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[109]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[109]~257_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[95]~296_combout\) 
-- # ((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[95]~296_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[109]~257_combout\);

-- Location: LCCOMB_X53_Y41_N0
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[108]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[108]~258_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[94]~297_combout\) 
-- # ((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[94]~297_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[108]~258_combout\);

-- Location: LCCOMB_X53_Y42_N0
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[108]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[108]~193_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[108]~193_combout\);

-- Location: LCCOMB_X53_Y42_N26
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[107]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[107]~194_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[107]~194_combout\);

-- Location: LCCOMB_X53_Y43_N22
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[107]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[107]~298_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\StateMachine_1|CountValue\(7)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datad => \StateMachine_1|CountValue\(7),
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[107]~298_combout\);

-- Location: LCCOMB_X54_Y42_N4
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[106]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[106]~299_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\StateMachine_1|CountValue\(6)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	datab => \StateMachine_1|CountValue\(6),
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[106]~299_combout\);

-- Location: LCCOMB_X54_Y42_N0
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[106]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[106]~195_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[106]~195_combout\);

-- Location: LCCOMB_X53_Y41_N2
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[105]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[105]~196_combout\ = (\StateMachine_1|CountValue\(5) & \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(5),
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[105]~196_combout\);

-- Location: LCCOMB_X53_Y41_N18
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[91]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[91]~198_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \StateMachine_1|CountValue\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \StateMachine_1|CountValue\(5),
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[91]~198_combout\);

-- Location: LCCOMB_X53_Y41_N24
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[91]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[91]~197_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \StateMachine_1|CountValue\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \StateMachine_1|CountValue\(5),
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[91]~197_combout\);

-- Location: LCCOMB_X53_Y41_N28
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[91]~198_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[91]~197_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[91]~198_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[91]~197_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\);

-- Location: LCCOMB_X53_Y41_N4
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[105]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[105]~199_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[105]~199_combout\);

-- Location: LCCOMB_X53_Y42_N2
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ = (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[105]~196_combout\) # 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[105]~199_combout\)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ = CARRY((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[105]~196_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[105]~199_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[105]~196_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[105]~199_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\);

-- Location: LCCOMB_X53_Y42_N4
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & 
-- (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[106]~299_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[106]~195_combout\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ 
-- & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[106]~299_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[106]~195_combout\)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[106]~299_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[106]~195_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[106]~299_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[106]~195_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\);

-- Location: LCCOMB_X53_Y42_N6
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & 
-- ((((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[107]~194_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[107]~298_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[107]~194_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[107]~298_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ = CARRY((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[107]~194_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[107]~298_combout\) 
-- # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[107]~194_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[107]~298_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\);

-- Location: LCCOMB_X53_Y42_N8
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[108]~258_combout\ & 
-- (((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[108]~258_combout\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[108]~193_combout\ 
-- & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[108]~193_combout\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) 
-- # (GND)))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ = CARRY(((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[108]~258_combout\ & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[108]~193_combout\)) 
-- # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[108]~258_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[108]~193_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\);

-- Location: LCCOMB_X53_Y42_N10
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & 
-- (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[109]~192_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[109]~257_combout\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ 
-- & ((((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[109]~192_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[109]~257_combout\)))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[109]~192_combout\) 
-- # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[109]~257_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[109]~192_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[109]~257_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\);

-- Location: LCCOMB_X53_Y42_N12
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ & 
-- (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[110]~256_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[110]~191_combout\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ 
-- & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[110]~256_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[110]~191_combout\)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[110]~256_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[110]~191_combout\ 
-- & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[110]~256_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[110]~191_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\);

-- Location: LCCOMB_X53_Y42_N14
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ & 
-- ((((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[111]~190_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[111]~255_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[111]~190_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[111]~255_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ = CARRY((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[111]~190_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[111]~255_combout\) 
-- # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[111]~190_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[111]~255_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\);

-- Location: LCCOMB_X53_Y42_N16
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ & 
-- (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[112]~254_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[112]~189_combout\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ 
-- & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[112]~254_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[112]~189_combout\)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~15\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[112]~254_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[112]~189_combout\ 
-- & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[112]~254_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[112]~189_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~15\);

-- Location: LCCOMB_X53_Y42_N18
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ = \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~15\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\);

-- Location: LCCOMB_X53_Y41_N20
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[123]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[123]~262_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[109]~257_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[109]~257_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[123]~262_combout\);

-- Location: LCCOMB_X53_Y41_N10
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[126]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[126]~200_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[126]~200_combout\);

-- Location: LCCOMB_X53_Y41_N6
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[126]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[126]~259_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[112]~254_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[112]~254_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[126]~259_combout\);

-- Location: LCCOMB_X53_Y41_N16
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[125]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[125]~201_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[125]~201_combout\);

-- Location: LCCOMB_X53_Y42_N30
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[125]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[125]~260_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[111]~255_combout\) # ((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[111]~255_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[125]~260_combout\);

-- Location: LCCOMB_X54_Y42_N16
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[124]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[124]~261_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[110]~256_combout\) # ((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[110]~256_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[124]~261_combout\);

-- Location: LCCOMB_X54_Y42_N14
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[124]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[124]~202_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[124]~202_combout\);

-- Location: LCCOMB_X54_Y41_N4
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[123]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[123]~203_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[123]~203_combout\);

-- Location: LCCOMB_X53_Y41_N14
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[122]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[122]~263_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[108]~258_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[108]~258_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[122]~263_combout\);

-- Location: LCCOMB_X54_Y41_N2
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[122]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[122]~204_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[122]~204_combout\);

-- Location: LCCOMB_X53_Y41_N12
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[121]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[121]~264_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[107]~298_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[107]~298_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[121]~264_combout\);

-- Location: LCCOMB_X54_Y41_N0
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[121]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[121]~205_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[121]~205_combout\);

-- Location: LCCOMB_X54_Y42_N30
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[120]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[120]~265_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[106]~299_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[106]~299_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[120]~265_combout\);

-- Location: LCCOMB_X54_Y42_N28
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[120]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[120]~206_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[120]~206_combout\);

-- Location: LCCOMB_X53_Y41_N26
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[119]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[119]~300_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (\StateMachine_1|CountValue\(5))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(5),
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[119]~300_combout\);

-- Location: LCCOMB_X53_Y41_N22
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[119]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[119]~207_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[119]~207_combout\);

-- Location: LCCOMB_X53_Y40_N4
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[104]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[104]~209_combout\ = (\StateMachine_1|CountValue\(4) & \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValue\(4),
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[104]~209_combout\);

-- Location: LCCOMB_X53_Y40_N2
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[104]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[104]~210_combout\ = (\StateMachine_1|CountValue\(4) & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValue\(4),
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[104]~210_combout\);

-- Location: LCCOMB_X53_Y40_N20
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[104]~209_combout\) # 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[104]~210_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[104]~209_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[104]~210_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\);

-- Location: LCCOMB_X53_Y40_N0
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[118]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[118]~211_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[118]~211_combout\);

-- Location: LCCOMB_X53_Y40_N10
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[118]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[118]~208_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \StateMachine_1|CountValue\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \StateMachine_1|CountValue\(4),
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[118]~208_combout\);

-- Location: LCCOMB_X54_Y41_N12
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ = (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[118]~211_combout\) # 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[118]~208_combout\)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ = CARRY((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[118]~211_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[118]~208_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[118]~211_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[118]~208_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\);

-- Location: LCCOMB_X54_Y41_N14
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & 
-- (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[119]~300_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[119]~207_combout\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ 
-- & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[119]~300_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[119]~207_combout\)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[119]~300_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[119]~207_combout\ 
-- & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[119]~300_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[119]~207_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\);

-- Location: LCCOMB_X54_Y41_N16
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & 
-- ((((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[120]~265_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[120]~206_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[120]~265_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[120]~206_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ = CARRY((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[120]~265_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[120]~206_combout\) 
-- # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[120]~265_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[120]~206_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\);

-- Location: LCCOMB_X54_Y41_N18
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[121]~264_combout\ & 
-- (((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[121]~264_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[121]~205_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[121]~205_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\) # (GND)))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ = CARRY(((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[121]~264_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[121]~205_combout\)) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[121]~264_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[121]~205_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\);

-- Location: LCCOMB_X54_Y41_N20
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & 
-- (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[122]~263_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[122]~204_combout\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ 
-- & ((((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[122]~263_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[122]~204_combout\)))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[122]~263_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[122]~204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[122]~263_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[122]~204_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\);

-- Location: LCCOMB_X54_Y41_N22
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ & 
-- (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[123]~203_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[123]~262_combout\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ 
-- & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[123]~203_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[123]~262_combout\)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[123]~203_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[123]~262_combout\ 
-- & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[123]~203_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[123]~262_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\);

-- Location: LCCOMB_X54_Y41_N24
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ & 
-- ((((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[124]~261_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[124]~202_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[124]~261_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[124]~202_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ = CARRY((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[124]~261_combout\) # 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[124]~202_combout\) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[124]~261_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[124]~202_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\);

-- Location: LCCOMB_X54_Y41_N26
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ & 
-- (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[125]~201_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[125]~260_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[125]~201_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[125]~260_combout\)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[125]~201_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[125]~260_combout\ 
-- & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[125]~201_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[125]~260_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\);

-- Location: LCCOMB_X54_Y41_N28
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ & 
-- ((((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[126]~200_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[126]~259_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[126]~200_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[126]~259_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~17\ = CARRY((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[126]~200_combout\) # 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[126]~259_combout\) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[126]~200_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[126]~259_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~17\);

-- Location: LCCOMB_X54_Y41_N30
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ = !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~17\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\);

-- Location: LCCOMB_X54_Y41_N10
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[137]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[137]~269_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[123]~262_combout\) # ((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[123]~262_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[137]~269_combout\);

-- Location: LCCOMB_X56_Y40_N6
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[137]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[137]~215_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[137]~215_combout\);

-- Location: LCCOMB_X54_Y40_N30
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[136]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[136]~216_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[136]~216_combout\);

-- Location: LCCOMB_X54_Y41_N8
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[136]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[136]~270_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[122]~263_combout\) # ((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[122]~263_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[136]~270_combout\);

-- Location: LCCOMB_X54_Y41_N6
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[135]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[135]~271_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[121]~264_combout\) # ((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[121]~264_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[135]~271_combout\);

-- Location: LCCOMB_X55_Y41_N22
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[135]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[135]~217_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[135]~217_combout\);

-- Location: LCCOMB_X54_Y42_N6
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[134]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[134]~272_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[120]~265_combout\) # ((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[120]~265_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[134]~272_combout\);

-- Location: LCCOMB_X55_Y41_N0
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[134]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[134]~218_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[134]~218_combout\);

-- Location: LCCOMB_X53_Y41_N8
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[133]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[133]~273_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[119]~300_combout\) # ((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[119]~300_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[133]~273_combout\);

-- Location: LCCOMB_X53_Y40_N18
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[133]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[133]~219_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[133]~219_combout\);

-- Location: LCCOMB_X53_Y40_N8
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[132]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[132]~220_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[132]~220_combout\);

-- Location: LCCOMB_X53_Y40_N6
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[132]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[132]~301_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\StateMachine_1|CountValue\(4)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\,
	datac => \StateMachine_1|CountValue\(4),
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[132]~301_combout\);

-- Location: LCCOMB_X55_Y41_N26
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[131]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[131]~221_combout\ = (\StateMachine_1|CountValue\(3) & \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(3),
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[131]~221_combout\);

-- Location: LCCOMB_X55_Y41_N2
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[117]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[117]~223_combout\ = (\StateMachine_1|CountValue\(3) & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(3),
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[117]~223_combout\);

-- Location: LCCOMB_X55_Y41_N24
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[117]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[117]~222_combout\ = (\StateMachine_1|CountValue\(3) & \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(3),
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[117]~222_combout\);

-- Location: LCCOMB_X55_Y41_N8
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[117]~223_combout\) # 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[117]~222_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[117]~223_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[117]~222_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\);

-- Location: LCCOMB_X55_Y41_N16
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[131]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[131]~224_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[131]~224_combout\);

-- Location: LCCOMB_X54_Y40_N4
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ = (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[131]~221_combout\) # 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[131]~224_combout\)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ = CARRY((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[131]~221_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[131]~224_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[131]~221_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[131]~224_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\);

-- Location: LCCOMB_X54_Y40_N6
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & 
-- (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[132]~220_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[132]~301_combout\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ 
-- & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[132]~220_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[132]~301_combout\)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[132]~220_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[132]~301_combout\ 
-- & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[132]~220_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[132]~301_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\);

-- Location: LCCOMB_X54_Y40_N8
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & 
-- ((((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[133]~273_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[133]~219_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[133]~273_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[133]~219_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ = CARRY((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[133]~273_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[133]~219_combout\) 
-- # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[133]~273_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[133]~219_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\);

-- Location: LCCOMB_X54_Y40_N10
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[134]~272_combout\ & 
-- (((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[134]~272_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[134]~218_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[134]~218_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\) # (GND)))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ = CARRY(((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[134]~272_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[134]~218_combout\)) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[134]~272_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[134]~218_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\);

-- Location: LCCOMB_X54_Y40_N12
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & 
-- (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[135]~271_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[135]~217_combout\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ 
-- & ((((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[135]~271_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[135]~217_combout\)))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[135]~271_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[135]~217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[135]~271_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[135]~217_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\);

-- Location: LCCOMB_X54_Y40_N14
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ & 
-- (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[136]~216_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[136]~270_combout\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ 
-- & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[136]~216_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[136]~270_combout\)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[136]~216_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[136]~270_combout\ 
-- & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[136]~216_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[136]~270_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\);

-- Location: LCCOMB_X54_Y40_N16
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ & 
-- ((((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[137]~269_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[137]~215_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[137]~269_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[137]~215_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ = CARRY((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[137]~269_combout\) # 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[137]~215_combout\) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[137]~269_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[137]~215_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\);

-- Location: LCCOMB_X53_Y41_N30
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[140]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[140]~266_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[126]~259_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[126]~259_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[140]~266_combout\);

-- Location: LCCOMB_X53_Y40_N22
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[140]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[140]~212_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[140]~212_combout\);

-- Location: LCCOMB_X53_Y40_N16
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[139]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[139]~267_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[125]~260_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[125]~260_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[139]~267_combout\);

-- Location: LCCOMB_X53_Y40_N28
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[139]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[139]~213_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[139]~213_combout\);

-- Location: LCCOMB_X54_Y42_N20
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[138]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[138]~268_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[124]~261_combout\) # ((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[124]~261_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[138]~268_combout\);

-- Location: LCCOMB_X54_Y40_N0
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[138]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[138]~214_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[138]~214_combout\);

-- Location: LCCOMB_X54_Y40_N18
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ & 
-- (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[138]~268_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[138]~214_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[138]~268_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[138]~214_combout\)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[138]~268_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[138]~214_combout\ 
-- & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[138]~268_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[138]~214_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\);

-- Location: LCCOMB_X54_Y40_N20
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ & 
-- ((((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[139]~267_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[139]~213_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[139]~267_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[139]~213_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ = CARRY((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[139]~267_combout\) # 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[139]~213_combout\) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[139]~267_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[139]~213_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\);

-- Location: LCCOMB_X54_Y40_N22
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ & 
-- (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[140]~266_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[140]~212_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[140]~266_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[140]~212_combout\)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~19\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[140]~266_combout\ & 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[140]~212_combout\ & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[140]~266_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[140]~212_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~19\);

-- Location: LCCOMB_X54_Y40_N24
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ = \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~19\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\);

-- Location: LCCOMB_X55_Y40_N26
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[151]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[151]~228_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[151]~228_combout\);

-- Location: LCCOMB_X56_Y40_N2
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[151]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[151]~277_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[137]~269_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[137]~269_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[151]~277_combout\);

-- Location: LCCOMB_X54_Y40_N2
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[150]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[150]~278_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[136]~270_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[136]~270_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[150]~278_combout\);

-- Location: LCCOMB_X55_Y40_N28
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[150]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[150]~229_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[150]~229_combout\);

-- Location: LCCOMB_X54_Y40_N26
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[149]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[149]~230_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[149]~230_combout\);

-- Location: LCCOMB_X55_Y41_N18
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[149]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[149]~279_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[135]~271_combout\) # ((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[135]~271_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[149]~279_combout\);

-- Location: LCCOMB_X55_Y41_N30
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[148]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[148]~231_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[148]~231_combout\);

-- Location: LCCOMB_X55_Y41_N12
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[148]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[148]~280_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[134]~272_combout\) # ((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[134]~272_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[148]~280_combout\);

-- Location: LCCOMB_X53_Y40_N24
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[147]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[147]~281_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[133]~273_combout\) # ((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[133]~273_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[147]~281_combout\);

-- Location: LCCOMB_X55_Y39_N0
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[147]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[147]~232_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[147]~232_combout\);

-- Location: LCCOMB_X53_Y40_N26
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[146]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[146]~233_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[146]~233_combout\);

-- Location: LCCOMB_X53_Y40_N14
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[146]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[146]~282_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[132]~301_combout\) # ((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[132]~301_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[146]~282_combout\);

-- Location: LCCOMB_X55_Y41_N20
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[145]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[145]~302_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & (\StateMachine_1|CountValue\(3))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(3),
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[145]~302_combout\);

-- Location: LCCOMB_X55_Y41_N28
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[145]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[145]~234_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[145]~234_combout\);

-- Location: LCCOMB_X56_Y40_N4
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[144]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[144]~235_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \StateMachine_1|CountValue\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \StateMachine_1|CountValue\(2),
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[144]~235_combout\);

-- Location: LCCOMB_X56_Y40_N12
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[130]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[130]~237_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \StateMachine_1|CountValue\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \StateMachine_1|CountValue\(2),
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[130]~237_combout\);

-- Location: LCCOMB_X56_Y40_N14
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[130]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[130]~236_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \StateMachine_1|CountValue\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \StateMachine_1|CountValue\(2),
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[130]~236_combout\);

-- Location: LCCOMB_X56_Y40_N16
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[130]~237_combout\) # 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[130]~236_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[130]~237_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[130]~236_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\);

-- Location: LCCOMB_X56_Y40_N18
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[144]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[144]~238_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[144]~238_combout\);

-- Location: LCCOMB_X55_Y40_N0
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ = (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[144]~235_combout\) # 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[144]~238_combout\)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ = CARRY((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[144]~235_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[144]~238_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[144]~235_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[144]~238_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\);

-- Location: LCCOMB_X55_Y40_N2
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ & 
-- (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[145]~302_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[145]~234_combout\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ 
-- & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[145]~302_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[145]~234_combout\)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[145]~302_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[145]~234_combout\ 
-- & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[145]~302_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[145]~234_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\);

-- Location: LCCOMB_X55_Y40_N4
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & 
-- ((((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[146]~233_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[146]~282_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[146]~233_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[146]~282_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ = CARRY((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[146]~233_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[146]~282_combout\) 
-- # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[146]~233_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[146]~282_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\);

-- Location: LCCOMB_X55_Y40_N6
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[147]~281_combout\ & 
-- (((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[147]~281_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[147]~232_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[147]~232_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\) # (GND)))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ = CARRY(((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[147]~281_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[147]~232_combout\)) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[147]~281_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[147]~232_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\);

-- Location: LCCOMB_X55_Y40_N8
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & 
-- (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[148]~231_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[148]~280_combout\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ 
-- & ((((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[148]~231_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[148]~280_combout\)))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[148]~231_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[148]~280_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[148]~231_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[148]~280_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\);

-- Location: LCCOMB_X55_Y40_N10
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ & 
-- (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[149]~230_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[149]~279_combout\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ 
-- & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[149]~230_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[149]~279_combout\)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[149]~230_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[149]~279_combout\ 
-- & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[149]~230_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[149]~279_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\);

-- Location: LCCOMB_X55_Y40_N12
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ & 
-- ((((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[150]~278_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[150]~229_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[150]~278_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[150]~229_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ = CARRY((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[150]~278_combout\) # 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[150]~229_combout\) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[150]~278_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[150]~229_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\);

-- Location: LCCOMB_X55_Y40_N14
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ & 
-- (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[151]~228_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[151]~277_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[151]~228_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[151]~277_combout\)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[151]~228_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[151]~277_combout\ 
-- & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[151]~228_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[151]~277_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\);

-- Location: LCCOMB_X52_Y40_N24
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[154]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[154]~225_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[154]~225_combout\);

-- Location: LCCOMB_X52_Y40_N6
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[154]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[154]~274_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[140]~266_combout\) # ((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[140]~266_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[154]~274_combout\);

-- Location: LCCOMB_X53_Y40_N30
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[153]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[153]~275_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[139]~267_combout\) # ((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[139]~267_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[153]~275_combout\);

-- Location: LCCOMB_X55_Y40_N24
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[153]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[153]~226_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[153]~226_combout\);

-- Location: LCCOMB_X55_Y39_N14
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[152]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[152]~227_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[152]~227_combout\);

-- Location: LCCOMB_X54_Y40_N28
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[152]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[152]~276_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[138]~268_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[138]~268_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[152]~276_combout\);

-- Location: LCCOMB_X55_Y40_N16
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\ & 
-- ((((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[152]~227_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[152]~276_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[152]~227_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[152]~276_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\ = CARRY((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[152]~227_combout\) # 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[152]~276_combout\) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[152]~227_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[152]~276_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\);

-- Location: LCCOMB_X55_Y40_N18
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\ & 
-- (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[153]~275_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[153]~226_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[153]~275_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[153]~226_combout\)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[153]~275_combout\ & 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[153]~226_combout\ & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[153]~275_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[153]~226_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\);

-- Location: LCCOMB_X55_Y40_N20
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\ & 
-- ((((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[154]~225_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[154]~274_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[154]~225_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[154]~274_combout\) 
-- # (GND))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~21\ = CARRY((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[154]~225_combout\) # 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[154]~274_combout\) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[154]~225_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[154]~274_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~21\);

-- Location: LCCOMB_X55_Y40_N22
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ = !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~21\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\);

-- Location: LCCOMB_X52_Y40_N8
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[168]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[168]~283_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[154]~274_combout\) # ((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[154]~274_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[168]~283_combout\);

-- Location: LCCOMB_X56_Y39_N20
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[168]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[168]~239_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[168]~239_combout\);

-- Location: LCCOMB_X56_Y39_N26
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[167]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[167]~240_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[167]~240_combout\);

-- Location: LCCOMB_X55_Y39_N6
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[167]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[167]~284_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[153]~275_combout\) # ((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[153]~275_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[167]~284_combout\);

-- Location: LCCOMB_X56_Y39_N12
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[166]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[166]~241_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[166]~241_combout\);

-- Location: LCCOMB_X55_Y39_N24
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[166]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[166]~285_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[152]~276_combout\) # ((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[152]~276_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[166]~285_combout\);

-- Location: LCCOMB_X56_Y39_N4
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[166]~241_combout\) # 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[166]~285_combout\)))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[166]~241_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[166]~285_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[166]~241_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[166]~285_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X56_Y39_N6
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & 
-- (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[167]~240_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[167]~284_combout\)))) # (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ 
-- & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[167]~240_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[167]~284_combout\)))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[167]~240_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[167]~284_combout\ & 
-- !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[167]~240_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[167]~284_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X56_Y39_N8
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & 
-- (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[168]~283_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[168]~239_combout\)))) # (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ 
-- & ((((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[168]~283_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[168]~239_combout\)))))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[168]~283_combout\) 
-- # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[168]~239_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[168]~283_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[168]~239_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X56_Y39_N10
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X56_Y40_N24
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[165]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[165]~286_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[151]~277_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[151]~277_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[165]~286_combout\);

-- Location: LCCOMB_X56_Y40_N26
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[15]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[15]~117_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[165]~286_combout\) 
-- # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[165]~286_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[15]~117_combout\);

-- Location: LCCOMB_X56_Y40_N8
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[165]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[165]~242_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[165]~242_combout\);

-- Location: LCCOMB_X56_Y40_N22
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[165]~242_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[165]~286_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[165]~242_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[165]~286_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\);

-- Location: LCCOMB_X56_Y39_N2
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[18]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[18]~78_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & 
-- !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[18]~78_combout\);

-- Location: LCCOMB_X56_Y39_N0
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[18]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[18]~114_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[168]~283_combout\) 
-- # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\ & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[168]~283_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[18]~114_combout\);

-- Location: LCCOMB_X56_Y39_N14
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[17]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[17]~115_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[167]~284_combout\) 
-- # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\ & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[167]~284_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[17]~115_combout\);

-- Location: LCCOMB_X56_Y39_N16
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[17]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[17]~79_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & 
-- !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[17]~79_combout\);

-- Location: LCCOMB_X56_Y39_N18
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[16]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[16]~80_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & 
-- !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[16]~80_combout\);

-- Location: LCCOMB_X56_Y39_N28
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[16]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[16]~116_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[166]~285_combout\) 
-- # ((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[166]~285_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[16]~116_combout\);

-- Location: LCCOMB_X56_Y41_N28
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[15]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[15]~81_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ & 
-- !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[15]~81_combout\);

-- Location: LCCOMB_X56_Y41_N14
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[15]~117_combout\) # 
-- (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[15]~81_combout\)))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[15]~117_combout\) # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[15]~81_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[15]~117_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[15]~81_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X56_Y41_N16
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[16]~80_combout\) 
-- # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[16]~116_combout\)))) # (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[16]~80_combout\ & 
-- (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[16]~116_combout\)))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[16]~80_combout\ & (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[16]~116_combout\ & 
-- !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[16]~80_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[16]~116_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X56_Y41_N18
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[17]~115_combout\) 
-- # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[17]~79_combout\)))) # (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[17]~115_combout\) 
-- # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[17]~79_combout\)))))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[17]~115_combout\) # 
-- (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[17]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[17]~115_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[17]~79_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X56_Y41_N20
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[18]~78_combout\ & (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[18]~114_combout\ 
-- & !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[18]~78_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[18]~114_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X56_Y41_N22
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X56_Y41_N6
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[21]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[21]~120_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[15]~117_combout\) # 
-- ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ & !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[15]~117_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[21]~120_combout\);

-- Location: LCCOMB_X56_Y38_N16
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[21]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[21]~84_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & 
-- !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[21]~84_combout\);

-- Location: LCCOMB_X55_Y40_N30
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[164]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[164]~287_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[150]~278_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[150]~278_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[164]~287_combout\);

-- Location: LCCOMB_X56_Y38_N12
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[20]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[20]~121_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[164]~287_combout\) 
-- # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[164]~287_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[20]~121_combout\);

-- Location: LCCOMB_X56_Y38_N14
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[164]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[164]~243_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[164]~243_combout\);

-- Location: LCCOMB_X56_Y38_N24
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[164]~243_combout\) # 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[164]~287_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[164]~243_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[164]~287_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\);

-- Location: LCCOMB_X56_Y38_N20
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[20]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[20]~85_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ & 
-- !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[20]~85_combout\);

-- Location: LCCOMB_X56_Y38_N2
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[20]~121_combout\) # 
-- (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[20]~85_combout\)))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[20]~121_combout\) # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[20]~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[20]~121_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[20]~85_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X56_Y38_N4
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[21]~120_combout\) 
-- # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[21]~84_combout\)))) # (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[21]~120_combout\ & 
-- (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[21]~84_combout\)))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[21]~120_combout\ & (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[21]~84_combout\ & 
-- !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[21]~120_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[21]~84_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X56_Y39_N30
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[23]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[23]~118_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[17]~115_combout\) # 
-- ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[17]~115_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[23]~118_combout\);

-- Location: LCCOMB_X56_Y38_N0
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[23]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[23]~82_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & 
-- !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[23]~82_combout\);

-- Location: LCCOMB_X56_Y38_N22
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[22]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[22]~83_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & 
-- !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[22]~83_combout\);

-- Location: LCCOMB_X56_Y39_N24
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[22]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[22]~119_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[16]~116_combout\) # 
-- ((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[16]~116_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[22]~119_combout\);

-- Location: LCCOMB_X56_Y38_N6
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[22]~83_combout\) 
-- # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[22]~119_combout\)))) # (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[22]~83_combout\) 
-- # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[22]~119_combout\)))))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[22]~83_combout\) # 
-- (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[22]~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[22]~83_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[22]~119_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X56_Y38_N8
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[23]~118_combout\ & (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[23]~82_combout\ 
-- & !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[23]~118_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[23]~82_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X56_Y38_N10
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X56_Y38_N30
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[28]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[28]~122_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[22]~119_combout\) # 
-- ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[22]~119_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[28]~122_combout\);

-- Location: LCCOMB_X56_Y38_N18
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[28]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[28]~86_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & 
-- !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[28]~86_combout\);

-- Location: LCCOMB_X55_Y38_N26
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[27]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[27]~87_combout\ = (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[27]~87_combout\);

-- Location: LCCOMB_X56_Y38_N28
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[27]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[27]~123_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[21]~120_combout\) # 
-- ((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[21]~120_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[27]~123_combout\);

-- Location: LCCOMB_X55_Y38_N0
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[26]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[26]~88_combout\ = (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[26]~88_combout\);

-- Location: LCCOMB_X56_Y38_N26
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[26]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[26]~124_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[20]~121_combout\) # 
-- ((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[20]~121_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[26]~124_combout\);

-- Location: LCCOMB_X55_Y41_N6
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[163]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[163]~288_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[149]~279_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[149]~279_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[163]~288_combout\);

-- Location: LCCOMB_X55_Y38_N22
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[25]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[25]~125_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[163]~288_combout\) 
-- # ((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[163]~288_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[25]~125_combout\);

-- Location: LCCOMB_X55_Y38_N18
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[163]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[163]~244_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[163]~244_combout\);

-- Location: LCCOMB_X55_Y38_N24
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[163]~244_combout\) # 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[163]~288_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[163]~244_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[163]~288_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\);

-- Location: LCCOMB_X55_Y38_N2
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[25]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[25]~89_combout\ = (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[25]~89_combout\);

-- Location: LCCOMB_X55_Y38_N8
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[25]~125_combout\) # 
-- (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[25]~89_combout\)))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[25]~125_combout\) # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[25]~89_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[25]~125_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[25]~89_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X55_Y38_N10
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[26]~88_combout\) 
-- # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[26]~124_combout\)))) # (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[26]~88_combout\ & 
-- (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[26]~124_combout\)))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[26]~88_combout\ & (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[26]~124_combout\ & 
-- !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[26]~88_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[26]~124_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X55_Y38_N12
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[27]~87_combout\) 
-- # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[27]~123_combout\)))) # (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[27]~87_combout\) 
-- # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[27]~123_combout\)))))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[27]~87_combout\) # 
-- (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[27]~123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[27]~87_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[27]~123_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X55_Y38_N14
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[28]~122_combout\ & (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[28]~86_combout\ 
-- & !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[28]~122_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[28]~86_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X55_Y38_N16
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X55_Y38_N4
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[33]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[33]~126_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[27]~123_combout\) # 
-- ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[27]~123_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[33]~126_combout\);

-- Location: LCCOMB_X55_Y38_N28
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[33]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[33]~90_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & 
-- !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[33]~90_combout\);

-- Location: LCCOMB_X55_Y38_N30
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[32]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[32]~127_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[26]~124_combout\) # 
-- ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[26]~124_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[32]~127_combout\);

-- Location: LCCOMB_X54_Y38_N28
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[32]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[32]~91_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & 
-- !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[32]~91_combout\);

-- Location: LCCOMB_X55_Y38_N20
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[31]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[31]~128_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[25]~125_combout\) # 
-- ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ & !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[25]~125_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[31]~128_combout\);

-- Location: LCCOMB_X54_Y38_N4
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[31]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[31]~92_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & 
-- !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[31]~92_combout\);

-- Location: LCCOMB_X54_Y38_N26
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[162]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[162]~245_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[162]~245_combout\);

-- Location: LCCOMB_X55_Y41_N4
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[162]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[162]~289_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[148]~280_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[148]~280_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[162]~289_combout\);

-- Location: LCCOMB_X54_Y38_N20
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[162]~245_combout\) # 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[162]~289_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[162]~245_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[162]~289_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\);

-- Location: LCCOMB_X54_Y38_N0
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[30]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[30]~93_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ & 
-- !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[30]~93_combout\);

-- Location: LCCOMB_X54_Y38_N24
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[30]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[30]~129_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[162]~289_combout\) 
-- # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[162]~289_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[30]~129_combout\);

-- Location: LCCOMB_X54_Y38_N6
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[30]~93_combout\) # 
-- (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[30]~129_combout\)))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[30]~93_combout\) # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[30]~129_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[30]~93_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[30]~129_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X54_Y38_N8
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[31]~128_combout\) 
-- # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[31]~92_combout\)))) # (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[31]~128_combout\ & 
-- (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[31]~92_combout\)))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[31]~128_combout\ & (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[31]~92_combout\ & 
-- !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[31]~128_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[31]~92_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X54_Y38_N10
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[32]~127_combout\) 
-- # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[32]~91_combout\)))) # (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[32]~127_combout\) 
-- # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[32]~91_combout\)))))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[32]~127_combout\) # 
-- (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[32]~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[32]~127_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[32]~91_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X54_Y38_N12
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[33]~126_combout\ & (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[33]~90_combout\ 
-- & !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[33]~126_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[33]~90_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X54_Y38_N14
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X54_Y37_N24
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[37]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[37]~95_combout\ = (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[37]~95_combout\);

-- Location: LCCOMB_X54_Y38_N16
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[37]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[37]~131_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[31]~128_combout\) # 
-- ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[31]~128_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[37]~131_combout\);

-- Location: LCCOMB_X54_Y37_N30
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[36]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[36]~96_combout\ = (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[36]~96_combout\);

-- Location: LCCOMB_X54_Y38_N22
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[36]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[36]~132_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[30]~129_combout\) # 
-- ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ & !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[30]~129_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[36]~132_combout\);

-- Location: LCCOMB_X55_Y39_N26
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[161]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[161]~290_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[147]~281_combout\) # ((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[147]~281_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[161]~290_combout\);

-- Location: LCCOMB_X55_Y39_N28
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[35]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[35]~133_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[161]~290_combout\) 
-- # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[161]~290_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[35]~133_combout\);

-- Location: LCCOMB_X55_Y39_N18
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[161]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[161]~246_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[161]~246_combout\);

-- Location: LCCOMB_X55_Y39_N16
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[161]~290_combout\) # 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[161]~246_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[161]~290_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[161]~246_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\);

-- Location: LCCOMB_X54_Y37_N20
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[35]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[35]~97_combout\ = (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[35]~97_combout\);

-- Location: LCCOMB_X54_Y37_N10
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[35]~133_combout\) # 
-- (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[35]~97_combout\)))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[35]~133_combout\) # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[35]~97_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[35]~133_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[35]~97_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X54_Y37_N12
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[36]~96_combout\) 
-- # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[36]~132_combout\)))) # (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[36]~96_combout\ & 
-- (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[36]~132_combout\)))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[36]~96_combout\ & (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[36]~132_combout\ & 
-- !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[36]~96_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[36]~132_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X54_Y37_N14
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[37]~95_combout\) 
-- # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[37]~131_combout\)))) # (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[37]~95_combout\) 
-- # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[37]~131_combout\)))))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[37]~95_combout\) # 
-- (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[37]~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[37]~95_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[37]~131_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X54_Y38_N30
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[38]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[38]~130_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[32]~127_combout\) # 
-- ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[32]~127_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[38]~130_combout\);

-- Location: LCCOMB_X54_Y38_N2
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[38]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[38]~94_combout\ = (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[38]~94_combout\);

-- Location: LCCOMB_X54_Y37_N16
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[38]~130_combout\ & (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[38]~94_combout\ 
-- & !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[38]~130_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[38]~94_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\);

-- Location: LCCOMB_X54_Y37_N18
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\);

-- Location: LCCOMB_X54_Y37_N26
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[43]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[43]~98_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & 
-- !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[43]~98_combout\);

-- Location: LCCOMB_X54_Y37_N22
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[43]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[43]~134_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[37]~131_combout\) # 
-- ((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[37]~131_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[43]~134_combout\);

-- Location: LCCOMB_X55_Y37_N24
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[42]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[42]~99_combout\ = (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[42]~99_combout\);

-- Location: LCCOMB_X54_Y37_N4
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[42]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[42]~135_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[36]~132_combout\) # 
-- ((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[36]~132_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[42]~135_combout\);

-- Location: LCCOMB_X54_Y37_N0
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[41]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[41]~100_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & 
-- !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[41]~100_combout\);

-- Location: LCCOMB_X54_Y37_N6
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[41]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[41]~136_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[35]~133_combout\) # 
-- ((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[35]~133_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[41]~136_combout\);

-- Location: LCCOMB_X53_Y40_N12
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[160]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[160]~291_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[146]~282_combout\) # ((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[146]~282_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[160]~291_combout\);

-- Location: LCCOMB_X55_Y37_N10
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[160]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[160]~247_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[160]~247_combout\);

-- Location: LCCOMB_X55_Y37_N26
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[160]~291_combout\) # 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[160]~247_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[160]~291_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[160]~247_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\);

-- Location: LCCOMB_X55_Y37_N12
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[40]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[40]~101_combout\ = (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[40]~101_combout\);

-- Location: LCCOMB_X55_Y37_N18
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[40]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[40]~137_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[160]~291_combout\) 
-- # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[160]~291_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[40]~137_combout\);

-- Location: LCCOMB_X55_Y37_N0
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[40]~101_combout\) # 
-- (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[40]~137_combout\)))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[40]~101_combout\) # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[40]~137_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[40]~101_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[40]~137_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X55_Y37_N2
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[41]~100_combout\) 
-- # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[41]~136_combout\)))) # (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[41]~100_combout\ & 
-- (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[41]~136_combout\)))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[41]~100_combout\ & (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[41]~136_combout\ & 
-- !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[41]~100_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[41]~136_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X55_Y37_N4
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[42]~99_combout\) 
-- # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[42]~135_combout\)))) # (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[42]~99_combout\) 
-- # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[42]~135_combout\)))))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[42]~99_combout\) # 
-- (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[42]~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[42]~99_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[42]~135_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X55_Y37_N6
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[43]~98_combout\ & (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[43]~134_combout\ 
-- & !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[43]~98_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[43]~134_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\);

-- Location: LCCOMB_X55_Y37_N8
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\);

-- Location: LCCOMB_X54_Y37_N28
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[48]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[48]~102_combout\ = (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[48]~102_combout\);

-- Location: LCCOMB_X54_Y37_N8
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[48]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[48]~138_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[42]~135_combout\) # 
-- ((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[42]~135_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[48]~138_combout\);

-- Location: LCCOMB_X54_Y36_N20
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[47]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[47]~103_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & 
-- !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[47]~103_combout\);

-- Location: LCCOMB_X54_Y37_N2
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[47]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[47]~139_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[41]~136_combout\) # 
-- ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[41]~136_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[47]~139_combout\);

-- Location: LCCOMB_X55_Y37_N28
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[46]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[46]~140_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[40]~137_combout\) # 
-- ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\ & !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[40]~137_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[46]~140_combout\);

-- Location: LCCOMB_X54_Y36_N18
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[46]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[46]~104_combout\ = (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[46]~104_combout\);

-- Location: LCCOMB_X55_Y41_N10
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[159]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[159]~292_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[145]~302_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[145]~302_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[159]~292_combout\);

-- Location: LCCOMB_X54_Y36_N4
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[159]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[159]~248_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[159]~248_combout\);

-- Location: LCCOMB_X54_Y38_N18
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[159]~292_combout\) # 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[159]~248_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[159]~292_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[159]~248_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\);

-- Location: LCCOMB_X54_Y36_N30
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[45]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[45]~105_combout\ = (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[45]~105_combout\);

-- Location: LCCOMB_X54_Y36_N28
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[45]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[45]~141_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[159]~292_combout\) 
-- # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[159]~292_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[45]~141_combout\);

-- Location: LCCOMB_X54_Y36_N8
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[45]~105_combout\) # 
-- (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[45]~141_combout\)))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[45]~105_combout\) # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[45]~141_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[45]~105_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[45]~141_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X54_Y36_N10
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & 
-- (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[46]~140_combout\) # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[46]~104_combout\)))) # (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & 
-- (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[46]~140_combout\ & (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[46]~104_combout\)))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[46]~140_combout\ & (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[46]~104_combout\ & 
-- !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[46]~140_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[46]~104_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X54_Y36_N12
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & 
-- (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[47]~103_combout\) # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[47]~139_combout\)))) # (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & 
-- ((((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[47]~103_combout\) # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[47]~139_combout\)))))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[47]~103_combout\) 
-- # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[47]~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[47]~103_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[47]~139_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X54_Y36_N14
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[48]~102_combout\ & 
-- (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[48]~138_combout\ & !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[48]~102_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[48]~138_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\);

-- Location: LCCOMB_X54_Y36_N16
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\);

-- Location: LCCOMB_X54_Y36_N26
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[53]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[53]~142_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[47]~139_combout\) 
-- # ((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[47]~139_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[53]~142_combout\);

-- Location: LCCOMB_X54_Y36_N6
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[53]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[53]~106_combout\ = (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[53]~106_combout\);

-- Location: LCCOMB_X54_Y36_N0
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[52]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[52]~107_combout\ = (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[52]~107_combout\);

-- Location: LCCOMB_X54_Y36_N24
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[52]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[52]~143_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[46]~140_combout\) 
-- # ((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[46]~140_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[52]~143_combout\);

-- Location: LCCOMB_X54_Y36_N2
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[51]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[51]~108_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & 
-- !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[51]~108_combout\);

-- Location: LCCOMB_X54_Y36_N22
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[51]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[51]~144_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[45]~141_combout\) 
-- # ((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[45]~141_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[51]~144_combout\);

-- Location: LCCOMB_X56_Y40_N10
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[158]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[158]~303_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\StateMachine_1|CountValue\(2)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\,
	datac => \StateMachine_1|CountValue\(2),
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[158]~303_combout\);

-- Location: LCCOMB_X56_Y40_N30
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[158]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[158]~249_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[158]~249_combout\);

-- Location: LCCOMB_X56_Y40_N20
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[158]~303_combout\) # 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[158]~249_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[158]~303_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[158]~249_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\);

-- Location: LCCOMB_X56_Y40_N0
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[50]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[50]~109_combout\ = (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[50]~109_combout\);

-- Location: LCCOMB_X56_Y40_N28
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[50]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[50]~145_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[158]~303_combout\) 
-- # ((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[158]~303_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[50]~145_combout\);

-- Location: LCCOMB_X55_Y36_N0
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[50]~109_combout\) # 
-- (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[50]~145_combout\)))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[50]~109_combout\) # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[50]~145_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[50]~109_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[50]~145_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X55_Y36_N2
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & 
-- (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[51]~108_combout\) # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[51]~144_combout\)))) # (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & 
-- (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[51]~108_combout\ & (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[51]~144_combout\)))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[51]~108_combout\ & (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[51]~144_combout\ & 
-- !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[51]~108_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[51]~144_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X55_Y36_N4
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & 
-- (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[52]~107_combout\) # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[52]~143_combout\)))) # (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & 
-- ((((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[52]~107_combout\) # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[52]~143_combout\)))))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[52]~107_combout\) 
-- # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[52]~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[52]~107_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[52]~143_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X55_Y36_N6
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[53]~142_combout\ & 
-- (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[53]~106_combout\ & !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[53]~142_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[53]~106_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\);

-- Location: LCCOMB_X55_Y36_N8
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\);

-- Location: LCCOMB_X55_Y36_N20
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[58]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[58]~146_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[52]~143_combout\) 
-- # ((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[52]~143_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[58]~146_combout\);

-- Location: LCCOMB_X55_Y36_N18
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[58]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[58]~110_combout\ = (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[58]~110_combout\);

-- Location: LCCOMB_X55_Y36_N12
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[57]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[57]~111_combout\ = (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[57]~111_combout\);

-- Location: LCCOMB_X55_Y36_N14
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[57]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[57]~147_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[51]~144_combout\) 
-- # ((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[51]~144_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[57]~147_combout\);

-- Location: LCCOMB_X55_Y36_N10
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[56]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[56]~112_combout\ = (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[56]~112_combout\);

-- Location: LCCOMB_X55_Y36_N16
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[56]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[56]~148_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[50]~145_combout\) 
-- # ((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[50]~145_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[56]~148_combout\);

-- Location: LCCOMB_X55_Y39_N22
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[143]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[143]~251_combout\ = (\StateMachine_1|CountValue\(1) & \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|CountValue\(1),
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[143]~251_combout\);

-- Location: LCCOMB_X55_Y39_N20
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[143]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[143]~252_combout\ = (\StateMachine_1|CountValue\(1) & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|CountValue\(1),
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[143]~252_combout\);

-- Location: LCCOMB_X55_Y39_N2
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[143]~251_combout\) # 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[143]~252_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[143]~251_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[143]~252_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\);

-- Location: LCCOMB_X55_Y39_N10
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[55]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[55]~149_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\StateMachine_1|CountValue\(1)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\,
	datac => \StateMachine_1|CountValue\(1),
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[55]~149_combout\);

-- Location: LCCOMB_X55_Y39_N30
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[157]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[157]~253_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[157]~253_combout\);

-- Location: LCCOMB_X55_Y39_N4
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[157]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[157]~250_combout\ = (\StateMachine_1|CountValue\(1) & \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|CountValue\(1),
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[157]~250_combout\);

-- Location: LCCOMB_X55_Y39_N12
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[157]~253_combout\) # 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[157]~250_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[157]~253_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[157]~250_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\);

-- Location: LCCOMB_X55_Y39_N8
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[55]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[55]~113_combout\ = (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[55]~113_combout\);

-- Location: LCCOMB_X55_Y36_N22
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1_cout\ = CARRY((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[55]~149_combout\) # 
-- (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[55]~113_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[55]~149_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[55]~113_combout\,
	datad => VCC,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1_cout\);

-- Location: LCCOMB_X55_Y36_N24
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3_cout\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[56]~112_combout\ & 
-- (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[56]~148_combout\ & !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[56]~112_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[56]~148_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1_cout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3_cout\);

-- Location: LCCOMB_X55_Y36_N26
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5_cout\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3_cout\ & 
-- ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[57]~111_combout\) # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[57]~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[57]~111_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[57]~147_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3_cout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5_cout\);

-- Location: LCCOMB_X55_Y36_N28
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[58]~146_combout\ & 
-- (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[58]~110_combout\ & !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[58]~146_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[58]~110_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5_cout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\);

-- Location: LCCOMB_X55_Y36_N30
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\);

-- Location: LCCOMB_X76_Y4_N12
\ConvertIntBcd_1|Decoder_Sec|Output[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_Sec|Output[0]~0_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)))) # 
-- (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)) # 
-- (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Decoder_Sec|Output[0]~0_combout\);

-- Location: LCCOMB_X76_Y4_N10
\ConvertIntBcd_1|Decoder_Sec|Output[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_Sec|Output[1]~1_combout\ = (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ $ 
-- (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)) # (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Decoder_Sec|Output[1]~1_combout\);

-- Location: LCCOMB_X76_Y4_N20
\ConvertIntBcd_1|Decoder_Sec|Output[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_Sec|Output\(2) = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\))) # (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- (((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Decoder_Sec|Output\(2));

-- Location: LCCOMB_X76_Y4_N18
\ConvertIntBcd_1|Decoder_Sec|Output[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_Sec|Output\(3) = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)) # (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & 
-- (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ $ (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Decoder_Sec|Output\(3));

-- Location: LCCOMB_X76_Y4_N4
\ConvertIntBcd_1|Decoder_Sec|Output[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_Sec|Output\(4) = ((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)) # 
-- (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Decoder_Sec|Output\(4));

-- Location: LCCOMB_X76_Y4_N6
\ConvertIntBcd_1|Decoder_Sec|Output[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_Sec|Output[5]~2_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & 
-- (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))) # 
-- (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)) # (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Decoder_Sec|Output[5]~2_combout\);

-- Location: LCCOMB_X76_Y4_N24
\ConvertIntBcd_1|Decoder_Sec|Output[6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_Sec|Output[6]~3_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))) # (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Decoder_Sec|Output[6]~3_combout\);

-- Location: LCCOMB_X50_Y45_N10
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \StateMachine_1|CountValue\(10) $ (VCC)
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\StateMachine_1|CountValue\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValue\(10),
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X50_Y45_N12
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\StateMachine_1|CountValue\(11) & (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\StateMachine_1|CountValue\(11) & 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\StateMachine_1|CountValue\(11) & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(11),
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X50_Y45_N14
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\StateMachine_1|CountValue\(12) & (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\StateMachine_1|CountValue\(12) & 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\StateMachine_1|CountValue\(12) & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(12),
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X50_Y45_N16
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X50_Y45_N26
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[42]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[42]~164_combout\ = (\StateMachine_1|CountValue\(12) & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|CountValue\(12),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[42]~164_combout\);

-- Location: LCCOMB_X50_Y45_N24
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[42]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[42]~165_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[42]~165_combout\);

-- Location: LCCOMB_X50_Y45_N30
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[41]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[41]~166_combout\ = (\StateMachine_1|CountValue\(11) & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|CountValue\(11),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[41]~166_combout\);

-- Location: LCCOMB_X50_Y45_N20
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[41]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[41]~167_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[41]~167_combout\);

-- Location: LCCOMB_X50_Y45_N22
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[40]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[40]~169_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[40]~169_combout\);

-- Location: LCCOMB_X52_Y45_N28
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[40]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[40]~168_combout\ = (\StateMachine_1|CountValue\(10) & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|CountValue\(10),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[40]~168_combout\);

-- Location: LCCOMB_X49_Y45_N16
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[39]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[39]~170_combout\ = (\StateMachine_1|CountValue\(9) & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|CountValue\(9),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[39]~170_combout\);

-- Location: LCCOMB_X49_Y45_N6
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[39]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[39]~171_combout\ = (\StateMachine_1|CountValue\(9) & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|CountValue\(9),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[39]~171_combout\);

-- Location: LCCOMB_X50_Y45_N0
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[39]~170_combout\) # 
-- (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[39]~171_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[39]~170_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[39]~171_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[39]~170_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[39]~171_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X50_Y45_N2
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[40]~169_combout\) 
-- # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[40]~168_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[40]~169_combout\ & 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[40]~168_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[40]~169_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[40]~168_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[40]~169_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[40]~168_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X50_Y45_N4
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[41]~166_combout\) 
-- # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[41]~167_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[41]~166_combout\) 
-- # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[41]~167_combout\)))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[41]~166_combout\) # 
-- (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[41]~167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[41]~166_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[41]~167_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X50_Y45_N6
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[42]~164_combout\) 
-- # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[42]~165_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[42]~164_combout\ & 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[42]~165_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[42]~164_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[42]~165_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[42]~164_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[42]~165_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X50_Y45_N8
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X52_Y45_N26
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[56]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[56]~172_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[56]~172_combout\);

-- Location: LCCOMB_X50_Y45_N28
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[56]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[56]~301_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\StateMachine_1|CountValue\(12)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datac => \StateMachine_1|CountValue\(12),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[56]~301_combout\);

-- Location: LCCOMB_X50_Y45_N18
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[55]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[55]~302_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\StateMachine_1|CountValue\(11))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(11),
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[55]~302_combout\);

-- Location: LCCOMB_X52_Y45_N0
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[55]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[55]~173_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[55]~173_combout\);

-- Location: LCCOMB_X53_Y45_N20
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[54]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[54]~174_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[54]~174_combout\);

-- Location: LCCOMB_X52_Y45_N24
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[54]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[54]~303_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\StateMachine_1|CountValue\(10)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => \StateMachine_1|CountValue\(10),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[54]~303_combout\);

-- Location: LCCOMB_X52_Y45_N22
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[53]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[53]~175_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \StateMachine_1|CountValue\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \StateMachine_1|CountValue\(9),
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[53]~175_combout\);

-- Location: LCCOMB_X52_Y45_N20
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[53]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[53]~176_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[53]~176_combout\);

-- Location: LCCOMB_X52_Y45_N30
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[52]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[52]~177_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \StateMachine_1|CountValue\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \StateMachine_1|CountValue\(8),
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[52]~177_combout\);

-- Location: LCCOMB_X52_Y45_N16
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[52]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[52]~178_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \StateMachine_1|CountValue\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \StateMachine_1|CountValue\(8),
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[52]~178_combout\);

-- Location: LCCOMB_X52_Y45_N4
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[52]~177_combout\) # 
-- (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[52]~178_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[52]~177_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[52]~178_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[52]~177_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[52]~178_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X52_Y45_N6
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[53]~175_combout\) 
-- # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[53]~176_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[53]~175_combout\ & 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[53]~176_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[53]~175_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[53]~176_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[53]~175_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[53]~176_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X52_Y45_N8
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[54]~174_combout\) 
-- # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[54]~303_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[54]~174_combout\) 
-- # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[54]~303_combout\)))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[54]~174_combout\) # 
-- (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[54]~303_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[54]~174_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[54]~303_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X52_Y45_N10
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[55]~302_combout\) 
-- # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[55]~173_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[55]~302_combout\ & 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[55]~173_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[55]~302_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[55]~173_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[55]~302_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[55]~173_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X52_Y45_N12
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & 
-- ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[56]~172_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[56]~301_combout\))))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ 
-- & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[56]~172_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[56]~301_combout\) # (GND))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[56]~172_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[56]~301_combout\) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[56]~172_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[56]~301_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X52_Y45_N14
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X52_Y45_N2
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[70]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[70]~259_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[56]~301_combout\) 
-- # ((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[56]~301_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[70]~259_combout\);

-- Location: LCCOMB_X53_Y45_N2
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[70]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[70]~179_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[70]~179_combout\);

-- Location: LCCOMB_X53_Y45_N12
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[69]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[69]~180_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[69]~180_combout\);

-- Location: LCCOMB_X53_Y45_N6
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[69]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[69]~260_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[55]~302_combout\) 
-- # ((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[55]~302_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[69]~260_combout\);

-- Location: LCCOMB_X53_Y45_N16
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[68]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[68]~261_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[54]~303_combout\) 
-- # ((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[54]~303_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[68]~261_combout\);

-- Location: LCCOMB_X53_Y45_N22
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[68]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[68]~181_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[68]~181_combout\);

-- Location: LCCOMB_X52_Y45_N18
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[67]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[67]~304_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\StateMachine_1|CountValue\(9)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \StateMachine_1|CountValue\(9),
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[67]~304_combout\);

-- Location: LCCOMB_X53_Y45_N4
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[67]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[67]~182_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[67]~182_combout\);

-- Location: LCCOMB_X53_Y45_N0
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[66]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[66]~184_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[66]~184_combout\);

-- Location: LCCOMB_X53_Y45_N18
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[66]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[66]~183_combout\ = (\StateMachine_1|CountValue\(8) & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(8),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[66]~183_combout\);

-- Location: LCCOMB_X54_Y45_N22
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[65]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[65]~186_combout\ = (\StateMachine_1|CountValue\(7) & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|CountValue\(7),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[65]~186_combout\);

-- Location: LCCOMB_X54_Y45_N4
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[65]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[65]~185_combout\ = (\StateMachine_1|CountValue\(7) & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|CountValue\(7),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[65]~185_combout\);

-- Location: LCCOMB_X54_Y45_N8
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[65]~186_combout\) # 
-- (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[65]~185_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[65]~186_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[65]~185_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[65]~186_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[65]~185_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X54_Y45_N10
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[66]~184_combout\) 
-- # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[66]~183_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[66]~184_combout\ & 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[66]~183_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[66]~184_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[66]~183_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[66]~184_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[66]~183_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X54_Y45_N12
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[67]~304_combout\) 
-- # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[67]~182_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[67]~304_combout\) 
-- # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[67]~182_combout\)))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[67]~304_combout\) # 
-- (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[67]~182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[67]~304_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[67]~182_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X54_Y45_N14
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[68]~261_combout\) 
-- # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[68]~181_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[68]~261_combout\ & 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[68]~181_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[68]~261_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[68]~181_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[68]~261_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[68]~181_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X54_Y45_N16
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & 
-- ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[69]~180_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[69]~260_combout\))))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ 
-- & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[69]~180_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[69]~260_combout\) # (GND))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[69]~180_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[69]~260_combout\) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[69]~180_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[69]~260_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X54_Y45_N18
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & 
-- (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[70]~259_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[70]~179_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[70]~259_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[70]~179_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[70]~259_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[70]~179_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[70]~259_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[70]~179_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X54_Y45_N20
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X54_Y45_N0
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[84]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[84]~187_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[84]~187_combout\);

-- Location: LCCOMB_X54_Y45_N24
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[84]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[84]~262_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[70]~259_combout\) 
-- # ((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[70]~259_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[84]~262_combout\);

-- Location: LCCOMB_X55_Y45_N12
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[83]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[83]~188_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[83]~188_combout\);

-- Location: LCCOMB_X53_Y45_N26
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[83]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[83]~263_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[69]~260_combout\) 
-- # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[69]~260_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[83]~263_combout\);

-- Location: LCCOMB_X55_Y45_N10
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[82]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[82]~189_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[82]~189_combout\);

-- Location: LCCOMB_X53_Y45_N24
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[82]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[82]~264_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[68]~261_combout\) 
-- # ((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[68]~261_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[82]~264_combout\);

-- Location: LCCOMB_X53_Y45_N14
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[81]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[81]~265_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[67]~304_combout\) 
-- # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[67]~304_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[81]~265_combout\);

-- Location: LCCOMB_X55_Y45_N8
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[81]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[81]~190_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[81]~190_combout\);

-- Location: LCCOMB_X53_Y45_N28
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[80]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[80]~305_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\StateMachine_1|CountValue\(8))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(8),
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[80]~305_combout\);

-- Location: LCCOMB_X55_Y45_N2
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[80]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[80]~191_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[80]~191_combout\);

-- Location: LCCOMB_X54_Y45_N2
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[79]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[79]~193_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[79]~193_combout\);

-- Location: LCCOMB_X54_Y45_N6
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[79]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[79]~192_combout\ = (\StateMachine_1|CountValue\(7) & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|CountValue\(7),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[79]~192_combout\);

-- Location: LCCOMB_X56_Y45_N20
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[78]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[78]~194_combout\ = (\StateMachine_1|CountValue\(6) & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(6),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[78]~194_combout\);

-- Location: LCCOMB_X55_Y45_N0
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[78]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[78]~195_combout\ = (\StateMachine_1|CountValue\(6) & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValue\(6),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[78]~195_combout\);

-- Location: LCCOMB_X55_Y45_N14
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[78]~194_combout\) # 
-- (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[78]~195_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[78]~194_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[78]~195_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[78]~194_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[78]~195_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X55_Y45_N16
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[79]~193_combout\) 
-- # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[79]~192_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[79]~193_combout\ & 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[79]~192_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[79]~193_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[79]~192_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[79]~193_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[79]~192_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X55_Y45_N18
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[80]~305_combout\) 
-- # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[80]~191_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[80]~305_combout\) 
-- # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[80]~191_combout\)))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[80]~305_combout\) # 
-- (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[80]~191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[80]~305_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[80]~191_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X55_Y45_N20
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[81]~265_combout\) 
-- # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[81]~190_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[81]~265_combout\ & 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[81]~190_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[81]~265_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[81]~190_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[81]~265_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[81]~190_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X55_Y45_N22
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & 
-- ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[82]~189_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[82]~264_combout\))))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ 
-- & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[82]~189_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[82]~264_combout\) # (GND))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[82]~189_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[82]~264_combout\) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[82]~189_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[82]~264_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X55_Y45_N24
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & 
-- (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[83]~188_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[83]~263_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[83]~188_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[83]~263_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[83]~188_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[83]~263_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[83]~188_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[83]~263_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X55_Y45_N26
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & 
-- ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[84]~187_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[84]~262_combout\))))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ 
-- & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[84]~187_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[84]~262_combout\) # (GND))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[84]~187_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[84]~262_combout\) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[84]~187_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[84]~262_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X55_Y45_N28
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X54_Y45_N26
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[98]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[98]~266_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[84]~262_combout\) 
-- # ((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[84]~262_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[98]~266_combout\);

-- Location: LCCOMB_X56_Y45_N10
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[98]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[98]~196_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[98]~196_combout\);

-- Location: LCCOMB_X55_Y45_N6
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[97]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[97]~267_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[83]~263_combout\) 
-- # ((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[83]~263_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[97]~267_combout\);

-- Location: LCCOMB_X56_Y45_N28
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[97]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[97]~197_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[97]~197_combout\);

-- Location: LCCOMB_X55_Y45_N4
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[96]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[96]~268_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[82]~264_combout\) 
-- # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[82]~264_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[96]~268_combout\);

-- Location: LCCOMB_X56_Y45_N22
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[96]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[96]~198_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[96]~198_combout\);

-- Location: LCCOMB_X54_Y45_N28
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[95]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[95]~269_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[81]~265_combout\) 
-- # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[81]~265_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[95]~269_combout\);

-- Location: LCCOMB_X57_Y45_N8
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[95]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[95]~199_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[95]~199_combout\);

-- Location: LCCOMB_X56_Y45_N16
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[94]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[94]~200_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[94]~200_combout\);

-- Location: LCCOMB_X55_Y45_N30
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[94]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[94]~270_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[80]~305_combout\) 
-- # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[80]~305_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[94]~270_combout\);

-- Location: LCCOMB_X56_Y45_N14
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[93]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[93]~201_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[93]~201_combout\);

-- Location: LCCOMB_X54_Y45_N30
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[93]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[93]~306_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\StateMachine_1|CountValue\(7)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datac => \StateMachine_1|CountValue\(7),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[93]~306_combout\);

-- Location: LCCOMB_X57_Y45_N6
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[92]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[92]~202_combout\ = (\StateMachine_1|CountValue\(6) & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|CountValue\(6),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[92]~202_combout\);

-- Location: LCCOMB_X57_Y45_N4
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[92]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[92]~203_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[92]~203_combout\);

-- Location: LCCOMB_X57_Y45_N30
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[91]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[91]~204_combout\ = (\StateMachine_1|CountValue\(5) & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(5),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[91]~204_combout\);

-- Location: LCCOMB_X57_Y45_N0
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[91]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[91]~205_combout\ = (\StateMachine_1|CountValue\(5) & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(5),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[91]~205_combout\);

-- Location: LCCOMB_X57_Y45_N12
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[91]~204_combout\) # 
-- (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[91]~205_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[91]~204_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[91]~205_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[91]~204_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[91]~205_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X57_Y45_N14
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[92]~202_combout\) 
-- # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[92]~203_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[92]~202_combout\ & 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[92]~203_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[92]~202_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[92]~203_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[92]~202_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[92]~203_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X57_Y45_N16
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[93]~201_combout\) 
-- # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[93]~306_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[93]~201_combout\) 
-- # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[93]~306_combout\)))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[93]~201_combout\) # 
-- (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[93]~306_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[93]~201_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[93]~306_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X57_Y45_N18
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[94]~200_combout\) 
-- # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[94]~270_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[94]~200_combout\ & 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[94]~270_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[94]~200_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[94]~270_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[94]~200_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[94]~270_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X57_Y45_N20
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & 
-- ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[95]~269_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[95]~199_combout\))))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ 
-- & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[95]~269_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[95]~199_combout\) # (GND))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[95]~269_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[95]~199_combout\) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[95]~269_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[95]~199_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\);

-- Location: LCCOMB_X57_Y45_N22
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & 
-- (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[96]~268_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[96]~198_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[96]~268_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[96]~198_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[96]~268_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[96]~198_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[96]~268_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[96]~198_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\);

-- Location: LCCOMB_X57_Y45_N24
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & 
-- ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[97]~267_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[97]~197_combout\))))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ 
-- & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[97]~267_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[97]~197_combout\) # (GND))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[97]~267_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[97]~197_combout\) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[97]~267_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[97]~197_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\);

-- Location: LCCOMB_X57_Y45_N26
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & 
-- (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[98]~266_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[98]~196_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[98]~266_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[98]~196_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[98]~266_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[98]~196_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[98]~266_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[98]~196_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\);

-- Location: LCCOMB_X57_Y45_N28
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: LCCOMB_X56_Y45_N8
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[112]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[112]~271_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[98]~266_combout\) 
-- # ((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[98]~266_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[112]~271_combout\);

-- Location: LCCOMB_X57_Y46_N4
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[112]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[112]~206_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[112]~206_combout\);

-- Location: LCCOMB_X56_Y46_N0
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[111]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[111]~207_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[111]~207_combout\);

-- Location: LCCOMB_X56_Y45_N6
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[111]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[111]~272_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[97]~267_combout\) 
-- # ((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[97]~267_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[111]~272_combout\);

-- Location: LCCOMB_X56_Y46_N30
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[110]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[110]~208_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[110]~208_combout\);

-- Location: LCCOMB_X56_Y45_N24
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[110]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[110]~273_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[96]~268_combout\) 
-- # ((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[96]~268_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[110]~273_combout\);

-- Location: LCCOMB_X57_Y45_N10
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[109]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[109]~274_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[95]~269_combout\) 
-- # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[95]~269_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[109]~274_combout\);

-- Location: LCCOMB_X56_Y46_N28
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[109]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[109]~209_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[109]~209_combout\);

-- Location: LCCOMB_X56_Y45_N26
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[108]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[108]~275_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[94]~270_combout\) 
-- # ((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[94]~270_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[108]~275_combout\);

-- Location: LCCOMB_X57_Y46_N22
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[108]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[108]~210_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[108]~210_combout\);

-- Location: LCCOMB_X56_Y45_N12
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[107]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[107]~211_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[107]~211_combout\);

-- Location: LCCOMB_X56_Y45_N0
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[107]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[107]~276_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[93]~306_combout\) 
-- # ((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[93]~306_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[107]~276_combout\);

-- Location: LCCOMB_X56_Y45_N18
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[106]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[106]~212_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[106]~212_combout\);

-- Location: LCCOMB_X56_Y45_N2
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[106]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[106]~307_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\StateMachine_1|CountValue\(6)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \StateMachine_1|CountValue\(6),
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[106]~307_combout\);

-- Location: LCCOMB_X57_Y46_N6
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[105]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[105]~214_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[105]~214_combout\);

-- Location: LCCOMB_X57_Y46_N12
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[105]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[105]~213_combout\ = (\StateMachine_1|CountValue\(5) & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|CountValue\(5),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[105]~213_combout\);

-- Location: LCCOMB_X56_Y48_N30
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[104]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[104]~216_combout\ = (\StateMachine_1|CountValue\(4) & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(4),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[104]~216_combout\);

-- Location: LCCOMB_X56_Y48_N28
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[104]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[104]~215_combout\ = (\StateMachine_1|CountValue\(4) & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(4),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[104]~215_combout\);

-- Location: LCCOMB_X56_Y46_N8
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[104]~216_combout\) # 
-- (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[104]~215_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[104]~216_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[104]~215_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[104]~216_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[104]~215_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X56_Y46_N10
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & 
-- (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[105]~214_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[105]~213_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ 
-- & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[105]~214_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[105]~213_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[105]~214_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[105]~213_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[105]~214_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[105]~213_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X56_Y46_N12
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & 
-- (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[106]~212_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[106]~307_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ 
-- & ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[106]~212_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[106]~307_combout\)))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[106]~212_combout\) 
-- # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[106]~307_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[106]~212_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[106]~307_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X56_Y46_N14
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & 
-- (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[107]~211_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[107]~276_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ 
-- & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[107]~211_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[107]~276_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[107]~211_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[107]~276_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[107]~211_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[107]~276_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X56_Y46_N16
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & 
-- ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[108]~275_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[108]~210_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[108]~275_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[108]~210_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[108]~275_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[108]~210_combout\) 
-- # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[108]~275_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[108]~210_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\);

-- Location: LCCOMB_X56_Y46_N18
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & 
-- (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[109]~274_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[109]~209_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ 
-- & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[109]~274_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[109]~209_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[109]~274_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[109]~209_combout\ 
-- & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[109]~274_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[109]~209_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\);

-- Location: LCCOMB_X56_Y46_N20
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & 
-- ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[110]~208_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[110]~273_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[110]~208_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[110]~273_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[110]~208_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[110]~273_combout\) 
-- # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[110]~208_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[110]~273_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\);

-- Location: LCCOMB_X56_Y46_N22
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & 
-- (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[111]~207_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[111]~272_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ 
-- & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[111]~207_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[111]~272_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[111]~207_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[111]~272_combout\ 
-- & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[111]~207_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[111]~272_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\);

-- Location: LCCOMB_X56_Y46_N24
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & 
-- ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[112]~206_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[112]~271_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[112]~206_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[112]~271_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[112]~206_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[112]~271_combout\) 
-- # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[112]~206_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[112]~271_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\);

-- Location: LCCOMB_X56_Y46_N26
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

-- Location: LCCOMB_X57_Y46_N0
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[126]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[126]~277_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[112]~271_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[112]~271_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[126]~277_combout\);

-- Location: LCCOMB_X56_Y47_N28
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[126]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[126]~217_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[126]~217_combout\);

-- Location: LCCOMB_X57_Y47_N30
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[125]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[125]~218_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[125]~218_combout\);

-- Location: LCCOMB_X56_Y46_N2
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[125]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[125]~278_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[111]~272_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[111]~272_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[125]~278_combout\);

-- Location: LCCOMB_X56_Y46_N4
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[124]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[124]~279_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[110]~273_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[110]~273_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[124]~279_combout\);

-- Location: LCCOMB_X56_Y47_N18
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[124]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[124]~219_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[124]~219_combout\);

-- Location: LCCOMB_X56_Y46_N6
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[123]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[123]~280_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[109]~274_combout\) # ((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[109]~274_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[123]~280_combout\);

-- Location: LCCOMB_X56_Y47_N4
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[123]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[123]~220_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[123]~220_combout\);

-- Location: LCCOMB_X57_Y47_N28
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[122]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[122]~281_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[108]~275_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[108]~275_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[122]~281_combout\);

-- Location: LCCOMB_X56_Y47_N30
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[122]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[122]~221_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[122]~221_combout\);

-- Location: LCCOMB_X56_Y47_N12
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[121]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[121]~222_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[121]~222_combout\);

-- Location: LCCOMB_X56_Y45_N30
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[121]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[121]~282_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[107]~276_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[107]~276_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[121]~282_combout\);

-- Location: LCCOMB_X56_Y47_N14
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[120]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[120]~223_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[120]~223_combout\);

-- Location: LCCOMB_X56_Y45_N4
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[120]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[120]~283_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[106]~307_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[106]~307_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[120]~283_combout\);

-- Location: LCCOMB_X56_Y47_N16
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[119]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[119]~224_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[119]~224_combout\);

-- Location: LCCOMB_X57_Y45_N2
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[119]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[119]~308_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (\StateMachine_1|CountValue\(5))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(5),
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[119]~308_combout\);

-- Location: LCCOMB_X56_Y47_N2
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[118]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[118]~226_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[118]~226_combout\);

-- Location: LCCOMB_X57_Y47_N24
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[118]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[118]~225_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \StateMachine_1|CountValue\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \StateMachine_1|CountValue\(4),
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[118]~225_combout\);

-- Location: LCCOMB_X56_Y47_N0
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[117]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[117]~227_combout\ = (\StateMachine_1|CountValue\(3) & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(3),
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[117]~227_combout\);

-- Location: LCCOMB_X56_Y47_N6
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[117]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[117]~228_combout\ = (\StateMachine_1|CountValue\(3) & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(3),
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[117]~228_combout\);

-- Location: LCCOMB_X57_Y47_N0
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[117]~227_combout\) # 
-- (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[117]~228_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[117]~227_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[117]~228_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[117]~227_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[117]~228_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X57_Y47_N2
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & 
-- (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[118]~226_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[118]~225_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ 
-- & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[118]~226_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[118]~225_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[118]~226_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[118]~225_combout\ 
-- & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[118]~226_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[118]~225_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X57_Y47_N4
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & 
-- (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[119]~224_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[119]~308_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ 
-- & ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[119]~224_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[119]~308_combout\)))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[119]~224_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[119]~308_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[119]~224_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[119]~308_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X57_Y47_N6
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & 
-- (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[120]~223_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[120]~283_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ 
-- & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[120]~223_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[120]~283_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[120]~223_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[120]~283_combout\ 
-- & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[120]~223_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[120]~283_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X57_Y47_N8
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & 
-- ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[121]~222_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[121]~282_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[121]~222_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[121]~282_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[121]~222_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[121]~282_combout\) 
-- # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[121]~222_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[121]~282_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\);

-- Location: LCCOMB_X57_Y47_N10
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & 
-- (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[122]~281_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[122]~221_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ 
-- & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[122]~281_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[122]~221_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[122]~281_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[122]~221_combout\ 
-- & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[122]~281_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[122]~221_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\);

-- Location: LCCOMB_X57_Y47_N12
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & 
-- ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[123]~280_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[123]~220_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[123]~280_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[123]~220_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[123]~280_combout\) # 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[123]~220_combout\) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[123]~280_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[123]~220_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\);

-- Location: LCCOMB_X57_Y47_N14
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & 
-- (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[124]~279_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[124]~219_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[124]~279_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[124]~219_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[124]~279_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[124]~219_combout\ 
-- & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[124]~279_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[124]~219_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\);

-- Location: LCCOMB_X57_Y47_N16
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & 
-- ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[125]~218_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[125]~278_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[125]~218_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[125]~278_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[125]~218_combout\) # 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[125]~278_combout\) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[125]~218_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[125]~278_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\);

-- Location: LCCOMB_X57_Y47_N18
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & 
-- (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[126]~277_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[126]~217_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[126]~277_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[126]~217_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[126]~277_combout\ & 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[126]~217_combout\ & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[126]~277_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[126]~217_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\);

-- Location: LCCOMB_X57_Y47_N20
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ = \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\);

-- Location: LCCOMB_X57_Y48_N30
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[131]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[131]~239_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[131]~239_combout\);

-- Location: LCCOMB_X56_Y49_N28
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[131]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[131]~238_combout\ = (\StateMachine_1|CountValue\(3) & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValue\(3),
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[131]~238_combout\);

-- Location: LCCOMB_X59_Y49_N28
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[130]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[130]~240_combout\ = (\StateMachine_1|CountValue\(2) & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(2),
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[130]~240_combout\);

-- Location: LCCOMB_X57_Y48_N0
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[130]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[130]~241_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \StateMachine_1|CountValue\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \StateMachine_1|CountValue\(2),
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[130]~241_combout\);

-- Location: LCCOMB_X56_Y49_N2
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[130]~240_combout\) # 
-- (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[130]~241_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[130]~240_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[130]~241_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[130]~240_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[130]~241_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X56_Y49_N4
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & 
-- (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[131]~239_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[131]~238_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ 
-- & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[131]~239_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[131]~238_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[131]~239_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[131]~238_combout\ 
-- & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[131]~239_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[131]~238_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X57_Y49_N4
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[140]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[140]~229_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[140]~229_combout\);

-- Location: LCCOMB_X56_Y47_N8
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[140]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[140]~284_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[126]~277_combout\) # ((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[126]~277_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[140]~284_combout\);

-- Location: LCCOMB_X59_Y49_N24
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[139]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[139]~230_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[139]~230_combout\);

-- Location: LCCOMB_X57_Y47_N26
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[139]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[139]~285_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[125]~278_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[125]~278_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[139]~285_combout\);

-- Location: LCCOMB_X57_Y49_N2
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[138]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[138]~231_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[138]~231_combout\);

-- Location: LCCOMB_X56_Y47_N26
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[138]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[138]~286_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[124]~279_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[124]~279_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[138]~286_combout\);

-- Location: LCCOMB_X56_Y47_N24
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[137]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[137]~287_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[123]~280_combout\) # ((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[123]~280_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[137]~287_combout\);

-- Location: LCCOMB_X59_Y49_N18
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[137]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[137]~232_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[137]~232_combout\);

-- Location: LCCOMB_X59_Y49_N12
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[136]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[136]~233_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[136]~233_combout\);

-- Location: LCCOMB_X56_Y47_N22
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[136]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[136]~288_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[122]~281_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[122]~281_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[136]~288_combout\);

-- Location: LCCOMB_X56_Y47_N20
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[135]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[135]~289_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[121]~282_combout\) # ((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[121]~282_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[135]~289_combout\);

-- Location: LCCOMB_X59_Y49_N30
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[135]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[135]~234_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[135]~234_combout\);

-- Location: LCCOMB_X56_Y47_N10
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[134]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[134]~290_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[120]~283_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[120]~283_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[134]~290_combout\);

-- Location: LCCOMB_X59_Y49_N8
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[134]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[134]~235_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[134]~235_combout\);

-- Location: LCCOMB_X59_Y49_N22
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[133]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[133]~236_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[133]~236_combout\);

-- Location: LCCOMB_X56_Y48_N0
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[133]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[133]~291_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[119]~308_combout\) # ((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[119]~308_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[133]~291_combout\);

-- Location: LCCOMB_X56_Y48_N6
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[132]~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[132]~309_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\StateMachine_1|CountValue\(4))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(4),
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[132]~309_combout\);

-- Location: LCCOMB_X57_Y47_N22
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[132]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[132]~237_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[132]~237_combout\);

-- Location: LCCOMB_X56_Y49_N6
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & 
-- (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[132]~309_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[132]~237_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ 
-- & ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[132]~309_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[132]~237_combout\)))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[132]~309_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[132]~237_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[132]~309_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[132]~237_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X56_Y49_N8
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & 
-- (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[133]~236_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[133]~291_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ 
-- & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[133]~236_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[133]~291_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[133]~236_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[133]~291_combout\ 
-- & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[133]~236_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[133]~291_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\);

-- Location: LCCOMB_X56_Y49_N10
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & 
-- ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[134]~290_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[134]~235_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[134]~290_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[134]~235_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[134]~290_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[134]~235_combout\) 
-- # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[134]~290_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[134]~235_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\);

-- Location: LCCOMB_X56_Y49_N12
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & 
-- (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[135]~289_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[135]~234_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ 
-- & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[135]~289_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[135]~234_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[135]~289_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[135]~234_combout\ 
-- & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[135]~289_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[135]~234_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\);

-- Location: LCCOMB_X56_Y49_N14
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & 
-- ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[136]~233_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[136]~288_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[136]~233_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[136]~288_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[136]~233_combout\) # 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[136]~288_combout\) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[136]~233_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[136]~288_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\);

-- Location: LCCOMB_X56_Y49_N16
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & 
-- (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[137]~287_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[137]~232_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[137]~287_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[137]~232_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[137]~287_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[137]~232_combout\ 
-- & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[137]~287_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[137]~232_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\);

-- Location: LCCOMB_X56_Y49_N18
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & 
-- ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[138]~231_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[138]~286_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[138]~231_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[138]~286_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[138]~231_combout\) # 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[138]~286_combout\) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[138]~231_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[138]~286_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\);

-- Location: LCCOMB_X56_Y49_N20
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & 
-- (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[139]~230_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[139]~285_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[139]~230_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[139]~285_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[139]~230_combout\ & 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[139]~285_combout\ & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[139]~230_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[139]~285_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\);

-- Location: LCCOMB_X56_Y49_N22
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & 
-- ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[140]~229_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[140]~284_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[140]~229_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[140]~284_combout\) 
-- # (GND))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[140]~229_combout\) # 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[140]~284_combout\) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[140]~229_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[140]~284_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\);

-- Location: LCCOMB_X56_Y49_N24
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ = !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\);

-- Location: LCCOMB_X57_Y49_N0
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[145]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[145]~255_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[145]~255_combout\);

-- Location: LCCOMB_X57_Y49_N22
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[145]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[145]~310_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (\StateMachine_1|CountValue\(3))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \StateMachine_1|CountValue\(3),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[145]~310_combout\);

-- Location: LCCOMB_X57_Y49_N10
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[154]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[154]~292_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[140]~284_combout\) # ((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[140]~284_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[154]~292_combout\);

-- Location: LCCOMB_X57_Y49_N18
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[154]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[154]~246_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[154]~246_combout\);

-- Location: LCCOMB_X59_Y49_N6
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[153]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[153]~293_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[139]~285_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[139]~285_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[153]~293_combout\);

-- Location: LCCOMB_X57_Y49_N24
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[153]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[153]~247_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[153]~247_combout\);

-- Location: LCCOMB_X57_Y49_N16
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[152]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[152]~294_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[138]~286_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[138]~286_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[152]~294_combout\);

-- Location: LCCOMB_X57_Y49_N30
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[152]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[152]~248_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[152]~248_combout\);

-- Location: LCCOMB_X59_Y49_N20
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[151]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[151]~295_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[137]~287_combout\) # ((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[137]~287_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[151]~295_combout\);

-- Location: LCCOMB_X57_Y49_N28
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[151]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[151]~249_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[151]~249_combout\);

-- Location: LCCOMB_X57_Y49_N26
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[150]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[150]~250_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[150]~250_combout\);

-- Location: LCCOMB_X59_Y49_N14
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[150]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[150]~296_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[136]~288_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[136]~288_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[150]~296_combout\);

-- Location: LCCOMB_X57_Y49_N12
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[149]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[149]~251_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[149]~251_combout\);

-- Location: LCCOMB_X59_Y49_N0
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[149]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[149]~297_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[135]~289_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[135]~289_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[149]~297_combout\);

-- Location: LCCOMB_X59_Y49_N2
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[148]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[148]~298_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[134]~290_combout\) # ((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[134]~290_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[148]~298_combout\);

-- Location: LCCOMB_X57_Y49_N6
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[148]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[148]~252_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[148]~252_combout\);

-- Location: LCCOMB_X59_Y49_N4
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[147]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[147]~299_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[133]~291_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[133]~291_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[147]~299_combout\);

-- Location: LCCOMB_X59_Y49_N16
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[147]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[147]~253_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[147]~253_combout\);

-- Location: LCCOMB_X56_Y49_N0
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[146]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[146]~300_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[132]~309_combout\) # ((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[132]~309_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[146]~300_combout\);

-- Location: LCCOMB_X56_Y49_N26
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[146]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[146]~254_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[146]~254_combout\);

-- Location: LCCOMB_X57_Y49_N8
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[144]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[144]~243_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[144]~243_combout\);

-- Location: LCCOMB_X59_Y49_N26
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[144]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[144]~242_combout\ = (\StateMachine_1|CountValue\(2) & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue\(2),
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[144]~242_combout\);

-- Location: LCCOMB_X57_Y49_N14
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[143]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[143]~244_combout\ = (\StateMachine_1|CountValue\(1) & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|CountValue\(1),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[143]~244_combout\);

-- Location: LCCOMB_X57_Y49_N20
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[143]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[143]~245_combout\ = (\StateMachine_1|CountValue\(1) & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|CountValue\(1),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[143]~245_combout\);

-- Location: LCCOMB_X58_Y49_N2
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[143]~244_combout\) # 
-- (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[143]~245_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[143]~244_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[143]~245_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[143]~244_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[143]~245_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X58_Y49_N4
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & 
-- (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[144]~243_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[144]~242_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ 
-- & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[144]~243_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[144]~242_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[144]~243_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[144]~242_combout\ 
-- & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[144]~243_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[144]~242_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X58_Y49_N6
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & 
-- (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[145]~255_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[145]~310_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ 
-- & ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[145]~255_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[145]~310_combout\)))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[145]~255_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[145]~310_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[145]~255_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[145]~310_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X58_Y49_N8
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[146]~300_combout\ & 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[146]~254_combout\ & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[146]~300_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[146]~254_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\);

-- Location: LCCOMB_X58_Y49_N10
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[147]~299_combout\) # 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[147]~253_combout\) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[147]~299_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[147]~253_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\);

-- Location: LCCOMB_X58_Y49_N12
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11_cout\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[148]~298_combout\ & 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[148]~252_combout\ & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[148]~298_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[148]~252_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11_cout\);

-- Location: LCCOMB_X58_Y49_N14
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13_cout\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[149]~251_combout\) # 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[149]~297_combout\) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[149]~251_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[149]~297_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11_cout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13_cout\);

-- Location: LCCOMB_X58_Y49_N16
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15_cout\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[150]~250_combout\ & 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[150]~296_combout\ & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[150]~250_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[150]~296_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13_cout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15_cout\);

-- Location: LCCOMB_X58_Y49_N18
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17_cout\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[151]~295_combout\) # 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[151]~249_combout\) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[151]~295_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[151]~249_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15_cout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17_cout\);

-- Location: LCCOMB_X58_Y49_N20
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19_cout\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[152]~294_combout\ & 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[152]~248_combout\ & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[152]~294_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[152]~248_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17_cout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19_cout\);

-- Location: LCCOMB_X58_Y49_N22
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21_cout\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[153]~293_combout\) # 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[153]~247_combout\) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[153]~293_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[153]~247_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19_cout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21_cout\);

-- Location: LCCOMB_X58_Y49_N24
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23_cout\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[154]~292_combout\ & 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[154]~246_combout\ & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[154]~292_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[154]~246_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21_cout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23_cout\);

-- Location: LCCOMB_X58_Y49_N26
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ = \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23_cout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\);

-- Location: LCCOMB_X58_Y49_N0
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[159]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[159]~257_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[145]~255_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[145]~310_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[145]~255_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[145]~310_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[159]~257_combout\);

-- Location: LCCOMB_X58_Y49_N30
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[157]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[157]~258_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (\StateMachine_1|CountValue\(1))) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValue\(1),
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[157]~258_combout\);

-- Location: LCCOMB_X58_Y49_N28
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[158]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[158]~256_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[144]~243_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[144]~242_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[144]~243_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[144]~242_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[158]~256_combout\);

-- Location: LCCOMB_X108_Y22_N24
\ConvertIntBcd_1|Decoder_SecDeci|Output[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_SecDeci|Output[0]~0_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[159]~257_combout\ & (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[158]~256_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[159]~257_combout\ & ((\StateMachine_1|CountValue\(0) & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[157]~258_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[158]~256_combout\)) # (!\StateMachine_1|CountValue\(0) & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[158]~256_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[159]~257_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[157]~258_combout\,
	datac => \StateMachine_1|CountValue\(0),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[158]~256_combout\,
	combout => \ConvertIntBcd_1|Decoder_SecDeci|Output[0]~0_combout\);

-- Location: LCCOMB_X108_Y22_N30
\ConvertIntBcd_1|Decoder_SecDeci|Output[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_SecDeci|Output[1]~1_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[158]~256_combout\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[159]~257_combout\) # 
-- (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[157]~258_combout\ $ (\StateMachine_1|CountValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[159]~257_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[157]~258_combout\,
	datac => \StateMachine_1|CountValue\(0),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[158]~256_combout\,
	combout => \ConvertIntBcd_1|Decoder_SecDeci|Output[1]~1_combout\);

-- Location: LCCOMB_X108_Y22_N4
\ConvertIntBcd_1|Decoder_SecDeci|Output[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_SecDeci|Output\(2) = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[158]~256_combout\ & (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[159]~257_combout\)) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[158]~256_combout\ & (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[157]~258_combout\ & !\StateMachine_1|CountValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[159]~257_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[157]~258_combout\,
	datac => \StateMachine_1|CountValue\(0),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[158]~256_combout\,
	combout => \ConvertIntBcd_1|Decoder_SecDeci|Output\(2));

-- Location: LCCOMB_X108_Y22_N26
\ConvertIntBcd_1|Decoder_SecDeci|Output[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_SecDeci|Output\(3) = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[157]~258_combout\ & (\StateMachine_1|CountValue\(0) & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[158]~256_combout\)) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[157]~258_combout\ & (\StateMachine_1|CountValue\(0) $ (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[158]~256_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[157]~258_combout\,
	datac => \StateMachine_1|CountValue\(0),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[158]~256_combout\,
	combout => \ConvertIntBcd_1|Decoder_SecDeci|Output\(3));

-- Location: LCCOMB_X108_Y22_N28
\ConvertIntBcd_1|Decoder_SecDeci|Output[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_SecDeci|Output\(4) = (\StateMachine_1|CountValue\(0)) # ((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[157]~258_combout\ & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[158]~256_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[157]~258_combout\,
	datac => \StateMachine_1|CountValue\(0),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[158]~256_combout\,
	combout => \ConvertIntBcd_1|Decoder_SecDeci|Output\(4));

-- Location: LCCOMB_X108_Y22_N10
\ConvertIntBcd_1|Decoder_SecDeci|Output[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_SecDeci|Output[5]~2_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[157]~258_combout\ & ((\StateMachine_1|CountValue\(0)) # 
-- ((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[159]~257_combout\ & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[158]~256_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[157]~258_combout\ & 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[159]~257_combout\ & (\StateMachine_1|CountValue\(0) & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[158]~256_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[159]~257_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[157]~258_combout\,
	datac => \StateMachine_1|CountValue\(0),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[158]~256_combout\,
	combout => \ConvertIntBcd_1|Decoder_SecDeci|Output[5]~2_combout\);

-- Location: LCCOMB_X108_Y22_N12
\ConvertIntBcd_1|Decoder_SecDeci|Output[6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_SecDeci|Output[6]~3_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[159]~257_combout\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[157]~258_combout\ & (\StateMachine_1|CountValue\(0) 
-- & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[158]~256_combout\)) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[157]~258_combout\ & 
-- ((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[158]~256_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[159]~257_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[157]~258_combout\,
	datac => \StateMachine_1|CountValue\(0),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[158]~256_combout\,
	combout => \ConvertIntBcd_1|Decoder_SecDeci|Output[6]~3_combout\);

-- Location: LCCOMB_X54_Y48_N22
\StateMachine_1|comb~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|comb~41_combout\ = ((\StateMachine_1|CountValue[0]~15_combout\ & (\StateMachine_1|mode.st_190~q\ & \StateMachine_1|output_proc~4_combout\))) # (!\StateMachine_1|mode.st_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue[0]~15_combout\,
	datab => \StateMachine_1|mode.st_190~q\,
	datac => \StateMachine_1|mode.st_reset~q\,
	datad => \StateMachine_1|output_proc~4_combout\,
	combout => \StateMachine_1|comb~41_combout\);

-- Location: LCCOMB_X54_Y48_N8
\StateMachine_1|DebugLED[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|DebugLED[1]~8_combout\ = (!\StateMachine_1|mode.st_110~q\ & (\StateMachine_1|mode.st_reset~q\ & (!\StateMachine_1|mode.st_111~q\ & \StateMachine_1|output_proc~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_110~q\,
	datab => \StateMachine_1|mode.st_reset~q\,
	datac => \StateMachine_1|mode.st_111~q\,
	datad => \StateMachine_1|output_proc~4_combout\,
	combout => \StateMachine_1|DebugLED[1]~8_combout\);

-- Location: LCCOMB_X54_Y48_N24
\StateMachine_1|CountValue[12]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValue[12]~18_combout\ = (!\StateMachine_1|mode.st_190~q\ & !\StateMachine_1|mode.st_200~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|mode.st_190~q\,
	datad => \StateMachine_1|mode.st_200~q\,
	combout => \StateMachine_1|CountValue[12]~18_combout\);

-- Location: LCCOMB_X54_Y48_N26
\StateMachine_1|DebugLED[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|DebugLED[7]~7_combout\ = ((\StateMachine_1|output_proc~5_combout\) # ((!\StateMachine_1|output_proc~4_combout\) # (!\StateMachine_1|CountValue[0]~15_combout\))) # (!\StateMachine_1|CountValue[12]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue[12]~18_combout\,
	datab => \StateMachine_1|output_proc~5_combout\,
	datac => \StateMachine_1|CountValue[0]~15_combout\,
	datad => \StateMachine_1|output_proc~4_combout\,
	combout => \StateMachine_1|DebugLED[7]~7_combout\);

-- Location: LCCOMB_X54_Y48_N28
\StateMachine_1|comb~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|comb~40_combout\ = (\StateMachine_1|mode.st_reset~q\ & (\StateMachine_1|DebugLED[7]~7_combout\ & ((!\StateMachine_1|mode.st_190~q\) # (!\StateMachine_1|DebugLED[1]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|DebugLED[1]~8_combout\,
	datab => \StateMachine_1|mode.st_reset~q\,
	datac => \StateMachine_1|DebugLED[7]~7_combout\,
	datad => \StateMachine_1|mode.st_190~q\,
	combout => \StateMachine_1|comb~40_combout\);

-- Location: LCCOMB_X52_Y47_N0
\StateMachine_1|DebugLED[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|DebugLED[7]~6_combout\ = (!\StateMachine_1|mode.st_290~q\ & ((\StateMachine_1|mode.st_300~q\) # (\StateMachine_1|mode.st_310~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_300~q\,
	datab => \StateMachine_1|mode.st_310~q\,
	datac => \StateMachine_1|mode.st_290~q\,
	combout => \StateMachine_1|DebugLED[7]~6_combout\);

-- Location: CLKCTRL_G14
\StateMachine_1|DebugLED[7]~6clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \StateMachine_1|DebugLED[7]~6clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \StateMachine_1|DebugLED[7]~6clkctrl_outclk\);

-- Location: LCCOMB_X54_Y48_N12
\StateMachine_1|DebugLED[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|DebugLED\(0) = (!\StateMachine_1|comb~40_combout\ & ((\StateMachine_1|comb~41_combout\) # ((!GLOBAL(\StateMachine_1|DebugLED[7]~6clkctrl_outclk\) & \StateMachine_1|DebugLED\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|comb~41_combout\,
	datab => \StateMachine_1|comb~40_combout\,
	datac => \StateMachine_1|DebugLED[7]~6clkctrl_outclk\,
	datad => \StateMachine_1|DebugLED\(0),
	combout => \StateMachine_1|DebugLED\(0));

-- Location: LCCOMB_X52_Y48_N6
\StateMachine_1|comb~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|comb~42_combout\ = (\StateMachine_1|mode.st_reset~q\ & (((\StateMachine_1|mode.st_190~q\) # (!\StateMachine_1|CountValue[0]~15_combout\)) # (!\StateMachine_1|output_proc~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|output_proc~4_combout\,
	datab => \StateMachine_1|mode.st_190~q\,
	datac => \StateMachine_1|mode.st_reset~q\,
	datad => \StateMachine_1|CountValue[0]~15_combout\,
	combout => \StateMachine_1|comb~42_combout\);

-- Location: LCCOMB_X52_Y48_N12
\StateMachine_1|comb~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|comb~54_combout\ = (!\StateMachine_1|mode.st_190~q\ & ((\StateMachine_1|mode.st_220~q\) # ((\StateMachine_1|mode.st_200~q\) # (\StateMachine_1|mode.st_210~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_190~q\,
	datab => \StateMachine_1|mode.st_220~q\,
	datac => \StateMachine_1|mode.st_200~q\,
	datad => \StateMachine_1|mode.st_210~q\,
	combout => \StateMachine_1|comb~54_combout\);

-- Location: LCCOMB_X52_Y48_N24
\StateMachine_1|comb~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|comb~43_combout\ = ((\StateMachine_1|comb~54_combout\ & (\StateMachine_1|output_proc~4_combout\ & \StateMachine_1|CountValue[0]~15_combout\))) # (!\StateMachine_1|mode.st_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_reset~q\,
	datab => \StateMachine_1|comb~54_combout\,
	datac => \StateMachine_1|output_proc~4_combout\,
	datad => \StateMachine_1|CountValue[0]~15_combout\,
	combout => \StateMachine_1|comb~43_combout\);

-- Location: LCCOMB_X52_Y48_N10
\StateMachine_1|DebugLED[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|DebugLED\(1) = (!\StateMachine_1|comb~42_combout\ & ((\StateMachine_1|comb~43_combout\) # ((\StateMachine_1|DebugLED\(1) & !GLOBAL(\StateMachine_1|DebugLED[7]~6clkctrl_outclk\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|DebugLED\(1),
	datab => \StateMachine_1|comb~42_combout\,
	datac => \StateMachine_1|comb~43_combout\,
	datad => \StateMachine_1|DebugLED[7]~6clkctrl_outclk\,
	combout => \StateMachine_1|DebugLED\(1));

-- Location: LCCOMB_X52_Y48_N22
\StateMachine_1|comb~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|comb~51_combout\ = ((\StateMachine_1|mode.st_220~q\) # (\StateMachine_1|mode.st_210~q\)) # (!\StateMachine_1|mode.st_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_reset~q\,
	datab => \StateMachine_1|mode.st_220~q\,
	datad => \StateMachine_1|mode.st_210~q\,
	combout => \StateMachine_1|comb~51_combout\);

-- Location: LCCOMB_X52_Y48_N26
\StateMachine_1|comb~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|comb~44_combout\ = (\StateMachine_1|comb~51_combout\ & (\StateMachine_1|CountValue[0]~15_combout\ & (\StateMachine_1|output_proc~4_combout\ & \StateMachine_1|CountValue[12]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|comb~51_combout\,
	datab => \StateMachine_1|CountValue[0]~15_combout\,
	datac => \StateMachine_1|output_proc~4_combout\,
	datad => \StateMachine_1|CountValue[12]~18_combout\,
	combout => \StateMachine_1|comb~44_combout\);

-- Location: LCCOMB_X52_Y48_N2
\StateMachine_1|comb~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|comb~50_combout\ = (\StateMachine_1|mode.st_111~q\) # ((\StateMachine_1|mode.st_110~q\) # ((!\StateMachine_1|CountValue[12]~18_combout\) # (!\StateMachine_1|output_proc~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_111~q\,
	datab => \StateMachine_1|mode.st_110~q\,
	datac => \StateMachine_1|output_proc~4_combout\,
	datad => \StateMachine_1|CountValue[12]~18_combout\,
	combout => \StateMachine_1|comb~50_combout\);

-- Location: LCCOMB_X52_Y48_N18
\StateMachine_1|DebugLED[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|DebugLED\(2) = (!\StateMachine_1|comb~50_combout\ & ((\StateMachine_1|comb~44_combout\) # ((\StateMachine_1|DebugLED\(2) & !GLOBAL(\StateMachine_1|DebugLED[7]~6clkctrl_outclk\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|comb~44_combout\,
	datab => \StateMachine_1|DebugLED\(2),
	datac => \StateMachine_1|comb~50_combout\,
	datad => \StateMachine_1|DebugLED[7]~6clkctrl_outclk\,
	combout => \StateMachine_1|DebugLED\(2));

-- Location: LCCOMB_X54_Y48_N16
\StateMachine_1|comb~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|comb~45_combout\ = (\StateMachine_1|DebugLED[7]~7_combout\ & \StateMachine_1|mode.st_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|DebugLED[7]~7_combout\,
	datad => \StateMachine_1|mode.st_reset~q\,
	combout => \StateMachine_1|comb~45_combout\);

-- Location: LCCOMB_X54_Y48_N6
\StateMachine_1|DebugLED[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|DebugLED\(3) = (!\StateMachine_1|comb~45_combout\ & ((\StateMachine_1|DebugLED\(3)) # ((\StateMachine_1|DebugLED[7]~6_combout\) # (!\StateMachine_1|mode.st_reset~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|DebugLED\(3),
	datab => \StateMachine_1|mode.st_reset~q\,
	datac => \StateMachine_1|DebugLED[7]~6_combout\,
	datad => \StateMachine_1|comb~45_combout\,
	combout => \StateMachine_1|DebugLED\(3));

-- Location: LCCOMB_X55_Y48_N2
\StateMachine_1|DebugLED[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|DebugLED[4]~9_combout\ = (GLOBAL(\StateMachine_1|DebugLED[7]~6clkctrl_outclk\) & (!\StateMachine_1|mode.st_300~q\)) # (!GLOBAL(\StateMachine_1|DebugLED[7]~6clkctrl_outclk\) & ((\StateMachine_1|DebugLED\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_300~q\,
	datab => \StateMachine_1|DebugLED[7]~6clkctrl_outclk\,
	datad => \StateMachine_1|DebugLED\(4),
	combout => \StateMachine_1|DebugLED[4]~9_combout\);

-- Location: LCCOMB_X55_Y48_N20
\StateMachine_1|DebugLED[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|DebugLED\(4) = (!\StateMachine_1|comb~45_combout\ & ((\StateMachine_1|DebugLED[4]~9_combout\) # (!\StateMachine_1|mode.st_reset~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|comb~45_combout\,
	datac => \StateMachine_1|mode.st_reset~q\,
	datad => \StateMachine_1|DebugLED[4]~9_combout\,
	combout => \StateMachine_1|DebugLED\(4));

-- Location: LCCOMB_X55_Y48_N14
\StateMachine_1|comb~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|comb~46_combout\ = (((\StateMachine_1|output_proc~4_combout\ & \StateMachine_1|mode.st_110~q\)) # (!\StateMachine_1|DebugLED[7]~7_combout\)) # (!\StateMachine_1|mode.st_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_reset~q\,
	datab => \StateMachine_1|output_proc~4_combout\,
	datac => \StateMachine_1|mode.st_110~q\,
	datad => \StateMachine_1|DebugLED[7]~7_combout\,
	combout => \StateMachine_1|comb~46_combout\);

-- Location: LCCOMB_X55_Y48_N28
\StateMachine_1|comb~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|comb~47_combout\ = (\StateMachine_1|mode.st_reset~q\ & ((\StateMachine_1|mode.st_120~q\) # ((\StateMachine_1|mode.st_100~q\) # (!\StateMachine_1|mode.st_110~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_120~q\,
	datab => \StateMachine_1|mode.st_110~q\,
	datac => \StateMachine_1|mode.st_100~q\,
	datad => \StateMachine_1|mode.st_reset~q\,
	combout => \StateMachine_1|comb~47_combout\);

-- Location: LCCOMB_X55_Y48_N8
\StateMachine_1|DebugLED[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|DebugLED\(5) = (\StateMachine_1|comb~46_combout\ & (((\StateMachine_1|DebugLED\(5) & !GLOBAL(\StateMachine_1|DebugLED[7]~6clkctrl_outclk\))) # (!\StateMachine_1|comb~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|comb~46_combout\,
	datab => \StateMachine_1|DebugLED\(5),
	datac => \StateMachine_1|comb~47_combout\,
	datad => \StateMachine_1|DebugLED[7]~6clkctrl_outclk\,
	combout => \StateMachine_1|DebugLED\(5));

-- Location: LCCOMB_X54_Y48_N14
\StateMachine_1|comb~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|comb~48_combout\ = (((!\StateMachine_1|CountValue[0]~15_combout\ & \StateMachine_1|output_proc~4_combout\)) # (!\StateMachine_1|mode.st_reset~q\)) # (!\StateMachine_1|DebugLED[7]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValue[0]~15_combout\,
	datab => \StateMachine_1|output_proc~4_combout\,
	datac => \StateMachine_1|DebugLED[7]~7_combout\,
	datad => \StateMachine_1|mode.st_reset~q\,
	combout => \StateMachine_1|comb~48_combout\);

-- Location: LCCOMB_X54_Y48_N4
\StateMachine_1|comb~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|comb~52_combout\ = (\StateMachine_1|mode.st_reset~q\ & (((!\StateMachine_1|mode.st_110~q\ & !\StateMachine_1|mode.st_111~q\)) # (!\StateMachine_1|output_proc~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_110~q\,
	datab => \StateMachine_1|output_proc~4_combout\,
	datac => \StateMachine_1|mode.st_reset~q\,
	datad => \StateMachine_1|mode.st_111~q\,
	combout => \StateMachine_1|comb~52_combout\);

-- Location: LCCOMB_X54_Y48_N10
\StateMachine_1|DebugLED[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|DebugLED\(6) = (\StateMachine_1|comb~48_combout\ & (((!GLOBAL(\StateMachine_1|DebugLED[7]~6clkctrl_outclk\) & \StateMachine_1|DebugLED\(6))) # (!\StateMachine_1|comb~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|comb~48_combout\,
	datab => \StateMachine_1|comb~52_combout\,
	datac => \StateMachine_1|DebugLED[7]~6clkctrl_outclk\,
	datad => \StateMachine_1|DebugLED\(6),
	combout => \StateMachine_1|DebugLED\(6));

-- Location: LCCOMB_X55_Y48_N10
\StateMachine_1|comb~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|comb~53_combout\ = (\StateMachine_1|mode.st_111~q\) # ((\StateMachine_1|mode.st_110~q\) # ((!\StateMachine_1|output_proc~4_combout\) # (!\StateMachine_1|mode.st_reset~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_111~q\,
	datab => \StateMachine_1|mode.st_110~q\,
	datac => \StateMachine_1|mode.st_reset~q\,
	datad => \StateMachine_1|output_proc~4_combout\,
	combout => \StateMachine_1|comb~53_combout\);

-- Location: LCCOMB_X55_Y48_N24
\StateMachine_1|comb~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|comb~49_combout\ = (\StateMachine_1|DebugLED[1]~8_combout\ & ((\StateMachine_1|DebugLED[7]~7_combout\) # (!\StateMachine_1|mode.st_reset~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|DebugLED[7]~7_combout\,
	datac => \StateMachine_1|mode.st_reset~q\,
	datad => \StateMachine_1|DebugLED[1]~8_combout\,
	combout => \StateMachine_1|comb~49_combout\);

-- Location: LCCOMB_X55_Y48_N4
\StateMachine_1|DebugLED[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|DebugLED\(7) = (!\StateMachine_1|comb~49_combout\ & ((\StateMachine_1|comb~53_combout\) # ((\StateMachine_1|DebugLED\(7) & !GLOBAL(\StateMachine_1|DebugLED[7]~6clkctrl_outclk\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|comb~53_combout\,
	datab => \StateMachine_1|comb~49_combout\,
	datac => \StateMachine_1|DebugLED\(7),
	datad => \StateMachine_1|DebugLED[7]~6clkctrl_outclk\,
	combout => \StateMachine_1|DebugLED\(7));

-- Location: LCCOMB_X55_Y47_N2
\Buzzer_1|CountedValue[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|CountedValue[0]~10_combout\ = \Buzzer_1|CountedValue\(0) $ (VCC)
-- \Buzzer_1|CountedValue[0]~11\ = CARRY(\Buzzer_1|CountedValue\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|CountedValue\(0),
	datad => VCC,
	combout => \Buzzer_1|CountedValue[0]~10_combout\,
	cout => \Buzzer_1|CountedValue[0]~11\);

-- Location: LCCOMB_X55_Y47_N26
\Buzzer_1|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|LessThan0~1_combout\ = (\Buzzer_1|CountedValue\(3) & ((\Buzzer_1|CountedValue\(2)) # ((\Buzzer_1|CountedValue\(1)) # (\Buzzer_1|CountedValue\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|CountedValue\(2),
	datab => \Buzzer_1|CountedValue\(1),
	datac => \Buzzer_1|CountedValue\(3),
	datad => \Buzzer_1|CountedValue\(0),
	combout => \Buzzer_1|LessThan0~1_combout\);

-- Location: LCCOMB_X55_Y47_N28
\Buzzer_1|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|LessThan0~0_combout\ = (\Buzzer_1|CountedValue\(5) & (\Buzzer_1|CountedValue\(7) & (\Buzzer_1|CountedValue\(6) & \Buzzer_1|CountedValue\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|CountedValue\(5),
	datab => \Buzzer_1|CountedValue\(7),
	datac => \Buzzer_1|CountedValue\(6),
	datad => \Buzzer_1|CountedValue\(9),
	combout => \Buzzer_1|LessThan0~0_combout\);

-- Location: LCCOMB_X55_Y47_N24
\Buzzer_1|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|LessThan0~2_combout\ = (\Buzzer_1|CountedValue\(8) & (\Buzzer_1|LessThan0~0_combout\ & ((\Buzzer_1|CountedValue\(4)) # (\Buzzer_1|LessThan0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|CountedValue\(4),
	datab => \Buzzer_1|CountedValue\(8),
	datac => \Buzzer_1|LessThan0~1_combout\,
	datad => \Buzzer_1|LessThan0~0_combout\,
	combout => \Buzzer_1|LessThan0~2_combout\);

-- Location: FF_X55_Y47_N3
\Buzzer_1|CountedValue[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|CountedValue[0]~10_combout\,
	sclr => \Buzzer_1|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|CountedValue\(0));

-- Location: LCCOMB_X55_Y47_N4
\Buzzer_1|CountedValue[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|CountedValue[1]~12_combout\ = (\Buzzer_1|CountedValue\(1) & (!\Buzzer_1|CountedValue[0]~11\)) # (!\Buzzer_1|CountedValue\(1) & ((\Buzzer_1|CountedValue[0]~11\) # (GND)))
-- \Buzzer_1|CountedValue[1]~13\ = CARRY((!\Buzzer_1|CountedValue[0]~11\) # (!\Buzzer_1|CountedValue\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|CountedValue\(1),
	datad => VCC,
	cin => \Buzzer_1|CountedValue[0]~11\,
	combout => \Buzzer_1|CountedValue[1]~12_combout\,
	cout => \Buzzer_1|CountedValue[1]~13\);

-- Location: FF_X55_Y47_N5
\Buzzer_1|CountedValue[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|CountedValue[1]~12_combout\,
	sclr => \Buzzer_1|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|CountedValue\(1));

-- Location: LCCOMB_X55_Y47_N6
\Buzzer_1|CountedValue[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|CountedValue[2]~14_combout\ = (\Buzzer_1|CountedValue\(2) & (\Buzzer_1|CountedValue[1]~13\ $ (GND))) # (!\Buzzer_1|CountedValue\(2) & (!\Buzzer_1|CountedValue[1]~13\ & VCC))
-- \Buzzer_1|CountedValue[2]~15\ = CARRY((\Buzzer_1|CountedValue\(2) & !\Buzzer_1|CountedValue[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|CountedValue\(2),
	datad => VCC,
	cin => \Buzzer_1|CountedValue[1]~13\,
	combout => \Buzzer_1|CountedValue[2]~14_combout\,
	cout => \Buzzer_1|CountedValue[2]~15\);

-- Location: FF_X55_Y47_N7
\Buzzer_1|CountedValue[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|CountedValue[2]~14_combout\,
	sclr => \Buzzer_1|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|CountedValue\(2));

-- Location: LCCOMB_X55_Y47_N8
\Buzzer_1|CountedValue[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|CountedValue[3]~16_combout\ = (\Buzzer_1|CountedValue\(3) & (!\Buzzer_1|CountedValue[2]~15\)) # (!\Buzzer_1|CountedValue\(3) & ((\Buzzer_1|CountedValue[2]~15\) # (GND)))
-- \Buzzer_1|CountedValue[3]~17\ = CARRY((!\Buzzer_1|CountedValue[2]~15\) # (!\Buzzer_1|CountedValue\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|CountedValue\(3),
	datad => VCC,
	cin => \Buzzer_1|CountedValue[2]~15\,
	combout => \Buzzer_1|CountedValue[3]~16_combout\,
	cout => \Buzzer_1|CountedValue[3]~17\);

-- Location: FF_X55_Y47_N9
\Buzzer_1|CountedValue[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|CountedValue[3]~16_combout\,
	sclr => \Buzzer_1|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|CountedValue\(3));

-- Location: LCCOMB_X55_Y47_N10
\Buzzer_1|CountedValue[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|CountedValue[4]~18_combout\ = (\Buzzer_1|CountedValue\(4) & (\Buzzer_1|CountedValue[3]~17\ $ (GND))) # (!\Buzzer_1|CountedValue\(4) & (!\Buzzer_1|CountedValue[3]~17\ & VCC))
-- \Buzzer_1|CountedValue[4]~19\ = CARRY((\Buzzer_1|CountedValue\(4) & !\Buzzer_1|CountedValue[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|CountedValue\(4),
	datad => VCC,
	cin => \Buzzer_1|CountedValue[3]~17\,
	combout => \Buzzer_1|CountedValue[4]~18_combout\,
	cout => \Buzzer_1|CountedValue[4]~19\);

-- Location: FF_X55_Y47_N11
\Buzzer_1|CountedValue[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|CountedValue[4]~18_combout\,
	sclr => \Buzzer_1|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|CountedValue\(4));

-- Location: LCCOMB_X55_Y47_N12
\Buzzer_1|CountedValue[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|CountedValue[5]~20_combout\ = (\Buzzer_1|CountedValue\(5) & (!\Buzzer_1|CountedValue[4]~19\)) # (!\Buzzer_1|CountedValue\(5) & ((\Buzzer_1|CountedValue[4]~19\) # (GND)))
-- \Buzzer_1|CountedValue[5]~21\ = CARRY((!\Buzzer_1|CountedValue[4]~19\) # (!\Buzzer_1|CountedValue\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|CountedValue\(5),
	datad => VCC,
	cin => \Buzzer_1|CountedValue[4]~19\,
	combout => \Buzzer_1|CountedValue[5]~20_combout\,
	cout => \Buzzer_1|CountedValue[5]~21\);

-- Location: FF_X55_Y47_N13
\Buzzer_1|CountedValue[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|CountedValue[5]~20_combout\,
	sclr => \Buzzer_1|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|CountedValue\(5));

-- Location: LCCOMB_X55_Y47_N14
\Buzzer_1|CountedValue[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|CountedValue[6]~22_combout\ = (\Buzzer_1|CountedValue\(6) & (\Buzzer_1|CountedValue[5]~21\ $ (GND))) # (!\Buzzer_1|CountedValue\(6) & (!\Buzzer_1|CountedValue[5]~21\ & VCC))
-- \Buzzer_1|CountedValue[6]~23\ = CARRY((\Buzzer_1|CountedValue\(6) & !\Buzzer_1|CountedValue[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|CountedValue\(6),
	datad => VCC,
	cin => \Buzzer_1|CountedValue[5]~21\,
	combout => \Buzzer_1|CountedValue[6]~22_combout\,
	cout => \Buzzer_1|CountedValue[6]~23\);

-- Location: FF_X55_Y47_N15
\Buzzer_1|CountedValue[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|CountedValue[6]~22_combout\,
	sclr => \Buzzer_1|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|CountedValue\(6));

-- Location: LCCOMB_X55_Y47_N16
\Buzzer_1|CountedValue[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|CountedValue[7]~24_combout\ = (\Buzzer_1|CountedValue\(7) & (!\Buzzer_1|CountedValue[6]~23\)) # (!\Buzzer_1|CountedValue\(7) & ((\Buzzer_1|CountedValue[6]~23\) # (GND)))
-- \Buzzer_1|CountedValue[7]~25\ = CARRY((!\Buzzer_1|CountedValue[6]~23\) # (!\Buzzer_1|CountedValue\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|CountedValue\(7),
	datad => VCC,
	cin => \Buzzer_1|CountedValue[6]~23\,
	combout => \Buzzer_1|CountedValue[7]~24_combout\,
	cout => \Buzzer_1|CountedValue[7]~25\);

-- Location: FF_X55_Y47_N17
\Buzzer_1|CountedValue[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|CountedValue[7]~24_combout\,
	sclr => \Buzzer_1|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|CountedValue\(7));

-- Location: LCCOMB_X55_Y47_N18
\Buzzer_1|CountedValue[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|CountedValue[8]~26_combout\ = (\Buzzer_1|CountedValue\(8) & (\Buzzer_1|CountedValue[7]~25\ $ (GND))) # (!\Buzzer_1|CountedValue\(8) & (!\Buzzer_1|CountedValue[7]~25\ & VCC))
-- \Buzzer_1|CountedValue[8]~27\ = CARRY((\Buzzer_1|CountedValue\(8) & !\Buzzer_1|CountedValue[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|CountedValue\(8),
	datad => VCC,
	cin => \Buzzer_1|CountedValue[7]~25\,
	combout => \Buzzer_1|CountedValue[8]~26_combout\,
	cout => \Buzzer_1|CountedValue[8]~27\);

-- Location: FF_X55_Y47_N19
\Buzzer_1|CountedValue[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|CountedValue[8]~26_combout\,
	sclr => \Buzzer_1|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|CountedValue\(8));

-- Location: LCCOMB_X55_Y47_N20
\Buzzer_1|CountedValue[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|CountedValue[9]~28_combout\ = \Buzzer_1|CountedValue[8]~27\ $ (\Buzzer_1|CountedValue\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Buzzer_1|CountedValue\(9),
	cin => \Buzzer_1|CountedValue[8]~27\,
	combout => \Buzzer_1|CountedValue[9]~28_combout\);

-- Location: FF_X55_Y47_N21
\Buzzer_1|CountedValue[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|CountedValue[9]~28_combout\,
	sclr => \Buzzer_1|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|CountedValue\(9));

-- Location: LCCOMB_X110_Y41_N6
\Buzzer_1|ClockDivider_PWM|clock_divider[0]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[0]~27_combout\ = \Buzzer_1|ClockDivider_PWM|clock_divider\(0) $ (VCC)
-- \Buzzer_1|ClockDivider_PWM|clock_divider[0]~28\ = CARRY(\Buzzer_1|ClockDivider_PWM|clock_divider\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|ClockDivider_PWM|clock_divider\(0),
	datad => VCC,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[0]~27_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[0]~28\);

-- Location: LCCOMB_X110_Y41_N0
\Buzzer_1|ClockDivider_PWM|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|Equal0~6_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(10) & \Buzzer_1|ClockDivider_PWM|clock_divider\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Buzzer_1|ClockDivider_PWM|clock_divider\(10),
	datad => \Buzzer_1|ClockDivider_PWM|clock_divider\(11),
	combout => \Buzzer_1|ClockDivider_PWM|Equal0~6_combout\);

-- Location: LCCOMB_X110_Y40_N30
\Buzzer_1|ClockDivider_PWM|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|Equal0~3_combout\ = (!\Buzzer_1|ClockDivider_PWM|clock_divider\(12) & (!\Buzzer_1|ClockDivider_PWM|clock_divider\(13) & (!\Buzzer_1|ClockDivider_PWM|clock_divider\(15) & !\Buzzer_1|ClockDivider_PWM|clock_divider\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|ClockDivider_PWM|clock_divider\(12),
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(13),
	datac => \Buzzer_1|ClockDivider_PWM|clock_divider\(15),
	datad => \Buzzer_1|ClockDivider_PWM|clock_divider\(14),
	combout => \Buzzer_1|ClockDivider_PWM|Equal0~3_combout\);

-- Location: LCCOMB_X111_Y41_N20
\Buzzer_1|ClockDivider_PWM|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|Equal0~4_combout\ = (!\Buzzer_1|ClockDivider_PWM|clock_divider\(4) & (!\Buzzer_1|ClockDivider_PWM|clock_divider\(1) & !\Buzzer_1|ClockDivider_PWM|clock_divider\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|ClockDivider_PWM|clock_divider\(4),
	datac => \Buzzer_1|ClockDivider_PWM|clock_divider\(1),
	datad => \Buzzer_1|ClockDivider_PWM|clock_divider\(2),
	combout => \Buzzer_1|ClockDivider_PWM|Equal0~4_combout\);

-- Location: LCCOMB_X111_Y41_N12
\Buzzer_1|ClockDivider_PWM|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|Equal0~5_combout\ = (!\Buzzer_1|ClockDivider_PWM|clock_divider\(3) & (!\Buzzer_1|ClockDivider_PWM|clock_divider\(0) & (!\Buzzer_1|ClockDivider_PWM|clock_divider\(5) & \Buzzer_1|ClockDivider_PWM|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|ClockDivider_PWM|clock_divider\(3),
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(0),
	datac => \Buzzer_1|ClockDivider_PWM|clock_divider\(5),
	datad => \Buzzer_1|ClockDivider_PWM|Equal0~4_combout\,
	combout => \Buzzer_1|ClockDivider_PWM|Equal0~5_combout\);

-- Location: LCCOMB_X111_Y41_N26
\Buzzer_1|ClockDivider_PWM|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|LessThan0~0_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(8) & ((\Buzzer_1|ClockDivider_PWM|clock_divider\(7)) # ((\Buzzer_1|ClockDivider_PWM|clock_divider\(6) & !\Buzzer_1|ClockDivider_PWM|Equal0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|ClockDivider_PWM|clock_divider\(8),
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(7),
	datac => \Buzzer_1|ClockDivider_PWM|clock_divider\(6),
	datad => \Buzzer_1|ClockDivider_PWM|Equal0~5_combout\,
	combout => \Buzzer_1|ClockDivider_PWM|LessThan0~0_combout\);

-- Location: LCCOMB_X110_Y41_N2
\Buzzer_1|ClockDivider_PWM|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|LessThan0~1_combout\ = ((\Buzzer_1|ClockDivider_PWM|Equal0~6_combout\ & ((\Buzzer_1|ClockDivider_PWM|clock_divider\(9)) # (\Buzzer_1|ClockDivider_PWM|LessThan0~0_combout\)))) # (!\Buzzer_1|ClockDivider_PWM|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|ClockDivider_PWM|clock_divider\(9),
	datab => \Buzzer_1|ClockDivider_PWM|Equal0~6_combout\,
	datac => \Buzzer_1|ClockDivider_PWM|Equal0~3_combout\,
	datad => \Buzzer_1|ClockDivider_PWM|LessThan0~0_combout\,
	combout => \Buzzer_1|ClockDivider_PWM|LessThan0~1_combout\);

-- Location: LCCOMB_X110_Y41_N4
\Buzzer_1|ClockDivider_PWM|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|LessThan0~2_combout\ = ((\Buzzer_1|ClockDivider_PWM|clock_divider\(16) & (\Buzzer_1|ClockDivider_PWM|clock_divider\(17) & \Buzzer_1|ClockDivider_PWM|LessThan0~1_combout\))) # (!\Buzzer_1|ClockDivider_PWM|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|ClockDivider_PWM|clock_divider\(16),
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(17),
	datac => \Buzzer_1|ClockDivider_PWM|Equal0~2_combout\,
	datad => \Buzzer_1|ClockDivider_PWM|LessThan0~1_combout\,
	combout => \Buzzer_1|ClockDivider_PWM|LessThan0~2_combout\);

-- Location: FF_X110_Y41_N7
\Buzzer_1|ClockDivider_PWM|clock_divider[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[0]~27_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(0));

-- Location: LCCOMB_X110_Y41_N8
\Buzzer_1|ClockDivider_PWM|clock_divider[1]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[1]~29_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(1) & (!\Buzzer_1|ClockDivider_PWM|clock_divider[0]~28\)) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(1) & 
-- ((\Buzzer_1|ClockDivider_PWM|clock_divider[0]~28\) # (GND)))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[1]~30\ = CARRY((!\Buzzer_1|ClockDivider_PWM|clock_divider[0]~28\) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(1),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[0]~28\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[1]~29_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[1]~30\);

-- Location: FF_X110_Y41_N9
\Buzzer_1|ClockDivider_PWM|clock_divider[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[1]~29_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(1));

-- Location: LCCOMB_X110_Y41_N10
\Buzzer_1|ClockDivider_PWM|clock_divider[2]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[2]~31_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(2) & (\Buzzer_1|ClockDivider_PWM|clock_divider[1]~30\ $ (GND))) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(2) & 
-- (!\Buzzer_1|ClockDivider_PWM|clock_divider[1]~30\ & VCC))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[2]~32\ = CARRY((\Buzzer_1|ClockDivider_PWM|clock_divider\(2) & !\Buzzer_1|ClockDivider_PWM|clock_divider[1]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|ClockDivider_PWM|clock_divider\(2),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[1]~30\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[2]~31_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[2]~32\);

-- Location: FF_X110_Y41_N11
\Buzzer_1|ClockDivider_PWM|clock_divider[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[2]~31_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(2));

-- Location: LCCOMB_X110_Y41_N12
\Buzzer_1|ClockDivider_PWM|clock_divider[3]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[3]~33_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(3) & (!\Buzzer_1|ClockDivider_PWM|clock_divider[2]~32\)) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(3) & 
-- ((\Buzzer_1|ClockDivider_PWM|clock_divider[2]~32\) # (GND)))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[3]~34\ = CARRY((!\Buzzer_1|ClockDivider_PWM|clock_divider[2]~32\) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|ClockDivider_PWM|clock_divider\(3),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[2]~32\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[3]~33_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[3]~34\);

-- Location: FF_X110_Y41_N13
\Buzzer_1|ClockDivider_PWM|clock_divider[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[3]~33_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(3));

-- Location: LCCOMB_X110_Y41_N14
\Buzzer_1|ClockDivider_PWM|clock_divider[4]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[4]~35_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(4) & (\Buzzer_1|ClockDivider_PWM|clock_divider[3]~34\ $ (GND))) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(4) & 
-- (!\Buzzer_1|ClockDivider_PWM|clock_divider[3]~34\ & VCC))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[4]~36\ = CARRY((\Buzzer_1|ClockDivider_PWM|clock_divider\(4) & !\Buzzer_1|ClockDivider_PWM|clock_divider[3]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(4),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[3]~34\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[4]~35_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[4]~36\);

-- Location: FF_X110_Y41_N15
\Buzzer_1|ClockDivider_PWM|clock_divider[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[4]~35_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(4));

-- Location: LCCOMB_X110_Y41_N16
\Buzzer_1|ClockDivider_PWM|clock_divider[5]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[5]~37_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(5) & (!\Buzzer_1|ClockDivider_PWM|clock_divider[4]~36\)) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(5) & 
-- ((\Buzzer_1|ClockDivider_PWM|clock_divider[4]~36\) # (GND)))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[5]~38\ = CARRY((!\Buzzer_1|ClockDivider_PWM|clock_divider[4]~36\) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(5),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[4]~36\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[5]~37_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[5]~38\);

-- Location: FF_X110_Y41_N17
\Buzzer_1|ClockDivider_PWM|clock_divider[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[5]~37_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(5));

-- Location: LCCOMB_X110_Y41_N18
\Buzzer_1|ClockDivider_PWM|clock_divider[6]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[6]~39_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(6) & (\Buzzer_1|ClockDivider_PWM|clock_divider[5]~38\ $ (GND))) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(6) & 
-- (!\Buzzer_1|ClockDivider_PWM|clock_divider[5]~38\ & VCC))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[6]~40\ = CARRY((\Buzzer_1|ClockDivider_PWM|clock_divider\(6) & !\Buzzer_1|ClockDivider_PWM|clock_divider[5]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(6),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[5]~38\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[6]~39_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[6]~40\);

-- Location: FF_X110_Y41_N19
\Buzzer_1|ClockDivider_PWM|clock_divider[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[6]~39_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(6));

-- Location: LCCOMB_X110_Y41_N20
\Buzzer_1|ClockDivider_PWM|clock_divider[7]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[7]~41_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(7) & (!\Buzzer_1|ClockDivider_PWM|clock_divider[6]~40\)) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(7) & 
-- ((\Buzzer_1|ClockDivider_PWM|clock_divider[6]~40\) # (GND)))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[7]~42\ = CARRY((!\Buzzer_1|ClockDivider_PWM|clock_divider[6]~40\) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(7),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[6]~40\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[7]~41_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[7]~42\);

-- Location: FF_X110_Y41_N21
\Buzzer_1|ClockDivider_PWM|clock_divider[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[7]~41_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(7));

-- Location: LCCOMB_X110_Y41_N22
\Buzzer_1|ClockDivider_PWM|clock_divider[8]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[8]~43_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(8) & (\Buzzer_1|ClockDivider_PWM|clock_divider[7]~42\ $ (GND))) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(8) & 
-- (!\Buzzer_1|ClockDivider_PWM|clock_divider[7]~42\ & VCC))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[8]~44\ = CARRY((\Buzzer_1|ClockDivider_PWM|clock_divider\(8) & !\Buzzer_1|ClockDivider_PWM|clock_divider[7]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|ClockDivider_PWM|clock_divider\(8),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[7]~42\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[8]~43_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[8]~44\);

-- Location: FF_X110_Y41_N23
\Buzzer_1|ClockDivider_PWM|clock_divider[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[8]~43_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(8));

-- Location: LCCOMB_X110_Y41_N24
\Buzzer_1|ClockDivider_PWM|clock_divider[9]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[9]~45_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(9) & (!\Buzzer_1|ClockDivider_PWM|clock_divider[8]~44\)) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(9) & 
-- ((\Buzzer_1|ClockDivider_PWM|clock_divider[8]~44\) # (GND)))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[9]~46\ = CARRY((!\Buzzer_1|ClockDivider_PWM|clock_divider[8]~44\) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(9),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[8]~44\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[9]~45_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[9]~46\);

-- Location: FF_X110_Y41_N25
\Buzzer_1|ClockDivider_PWM|clock_divider[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[9]~45_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(9));

-- Location: LCCOMB_X110_Y41_N26
\Buzzer_1|ClockDivider_PWM|clock_divider[10]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[10]~47_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(10) & (\Buzzer_1|ClockDivider_PWM|clock_divider[9]~46\ $ (GND))) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(10) & 
-- (!\Buzzer_1|ClockDivider_PWM|clock_divider[9]~46\ & VCC))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[10]~48\ = CARRY((\Buzzer_1|ClockDivider_PWM|clock_divider\(10) & !\Buzzer_1|ClockDivider_PWM|clock_divider[9]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|ClockDivider_PWM|clock_divider\(10),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[9]~46\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[10]~47_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[10]~48\);

-- Location: FF_X110_Y41_N27
\Buzzer_1|ClockDivider_PWM|clock_divider[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[10]~47_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(10));

-- Location: LCCOMB_X110_Y41_N28
\Buzzer_1|ClockDivider_PWM|clock_divider[11]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[11]~49_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(11) & (!\Buzzer_1|ClockDivider_PWM|clock_divider[10]~48\)) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(11) & 
-- ((\Buzzer_1|ClockDivider_PWM|clock_divider[10]~48\) # (GND)))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[11]~50\ = CARRY((!\Buzzer_1|ClockDivider_PWM|clock_divider[10]~48\) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(11),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[10]~48\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[11]~49_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[11]~50\);

-- Location: FF_X110_Y41_N29
\Buzzer_1|ClockDivider_PWM|clock_divider[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[11]~49_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(11));

-- Location: LCCOMB_X110_Y41_N30
\Buzzer_1|ClockDivider_PWM|clock_divider[12]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[12]~51_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(12) & (\Buzzer_1|ClockDivider_PWM|clock_divider[11]~50\ $ (GND))) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(12) & 
-- (!\Buzzer_1|ClockDivider_PWM|clock_divider[11]~50\ & VCC))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[12]~52\ = CARRY((\Buzzer_1|ClockDivider_PWM|clock_divider\(12) & !\Buzzer_1|ClockDivider_PWM|clock_divider[11]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|ClockDivider_PWM|clock_divider\(12),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[11]~50\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[12]~51_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[12]~52\);

-- Location: FF_X110_Y41_N31
\Buzzer_1|ClockDivider_PWM|clock_divider[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[12]~51_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(12));

-- Location: LCCOMB_X110_Y40_N0
\Buzzer_1|ClockDivider_PWM|clock_divider[13]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[13]~53_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(13) & (!\Buzzer_1|ClockDivider_PWM|clock_divider[12]~52\)) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(13) & 
-- ((\Buzzer_1|ClockDivider_PWM|clock_divider[12]~52\) # (GND)))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[13]~54\ = CARRY((!\Buzzer_1|ClockDivider_PWM|clock_divider[12]~52\) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(13),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[12]~52\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[13]~53_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[13]~54\);

-- Location: FF_X110_Y40_N1
\Buzzer_1|ClockDivider_PWM|clock_divider[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[13]~53_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(13));

-- Location: LCCOMB_X110_Y40_N2
\Buzzer_1|ClockDivider_PWM|clock_divider[14]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[14]~55_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(14) & (\Buzzer_1|ClockDivider_PWM|clock_divider[13]~54\ $ (GND))) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(14) & 
-- (!\Buzzer_1|ClockDivider_PWM|clock_divider[13]~54\ & VCC))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[14]~56\ = CARRY((\Buzzer_1|ClockDivider_PWM|clock_divider\(14) & !\Buzzer_1|ClockDivider_PWM|clock_divider[13]~54\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(14),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[13]~54\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[14]~55_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[14]~56\);

-- Location: FF_X110_Y40_N3
\Buzzer_1|ClockDivider_PWM|clock_divider[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[14]~55_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(14));

-- Location: LCCOMB_X110_Y40_N4
\Buzzer_1|ClockDivider_PWM|clock_divider[15]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[15]~57_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(15) & (!\Buzzer_1|ClockDivider_PWM|clock_divider[14]~56\)) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(15) & 
-- ((\Buzzer_1|ClockDivider_PWM|clock_divider[14]~56\) # (GND)))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[15]~58\ = CARRY((!\Buzzer_1|ClockDivider_PWM|clock_divider[14]~56\) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(15),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[14]~56\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[15]~57_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[15]~58\);

-- Location: FF_X110_Y40_N5
\Buzzer_1|ClockDivider_PWM|clock_divider[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[15]~57_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(15));

-- Location: LCCOMB_X110_Y40_N6
\Buzzer_1|ClockDivider_PWM|clock_divider[16]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[16]~59_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(16) & (\Buzzer_1|ClockDivider_PWM|clock_divider[15]~58\ $ (GND))) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(16) & 
-- (!\Buzzer_1|ClockDivider_PWM|clock_divider[15]~58\ & VCC))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[16]~60\ = CARRY((\Buzzer_1|ClockDivider_PWM|clock_divider\(16) & !\Buzzer_1|ClockDivider_PWM|clock_divider[15]~58\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|ClockDivider_PWM|clock_divider\(16),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[15]~58\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[16]~59_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[16]~60\);

-- Location: FF_X110_Y40_N7
\Buzzer_1|ClockDivider_PWM|clock_divider[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[16]~59_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(16));

-- Location: LCCOMB_X110_Y40_N8
\Buzzer_1|ClockDivider_PWM|clock_divider[17]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[17]~61_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(17) & (!\Buzzer_1|ClockDivider_PWM|clock_divider[16]~60\)) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(17) & 
-- ((\Buzzer_1|ClockDivider_PWM|clock_divider[16]~60\) # (GND)))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[17]~62\ = CARRY((!\Buzzer_1|ClockDivider_PWM|clock_divider[16]~60\) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(17),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[16]~60\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[17]~61_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[17]~62\);

-- Location: FF_X110_Y40_N9
\Buzzer_1|ClockDivider_PWM|clock_divider[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[17]~61_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(17));

-- Location: LCCOMB_X110_Y40_N10
\Buzzer_1|ClockDivider_PWM|clock_divider[18]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[18]~63_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(18) & (\Buzzer_1|ClockDivider_PWM|clock_divider[17]~62\ $ (GND))) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(18) & 
-- (!\Buzzer_1|ClockDivider_PWM|clock_divider[17]~62\ & VCC))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[18]~64\ = CARRY((\Buzzer_1|ClockDivider_PWM|clock_divider\(18) & !\Buzzer_1|ClockDivider_PWM|clock_divider[17]~62\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|ClockDivider_PWM|clock_divider\(18),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[17]~62\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[18]~63_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[18]~64\);

-- Location: FF_X110_Y40_N11
\Buzzer_1|ClockDivider_PWM|clock_divider[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[18]~63_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(18));

-- Location: LCCOMB_X110_Y40_N12
\Buzzer_1|ClockDivider_PWM|clock_divider[19]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[19]~65_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(19) & (!\Buzzer_1|ClockDivider_PWM|clock_divider[18]~64\)) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(19) & 
-- ((\Buzzer_1|ClockDivider_PWM|clock_divider[18]~64\) # (GND)))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[19]~66\ = CARRY((!\Buzzer_1|ClockDivider_PWM|clock_divider[18]~64\) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|ClockDivider_PWM|clock_divider\(19),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[18]~64\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[19]~65_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[19]~66\);

-- Location: FF_X110_Y40_N13
\Buzzer_1|ClockDivider_PWM|clock_divider[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[19]~65_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(19));

-- Location: LCCOMB_X110_Y40_N14
\Buzzer_1|ClockDivider_PWM|clock_divider[20]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[20]~67_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(20) & (\Buzzer_1|ClockDivider_PWM|clock_divider[19]~66\ $ (GND))) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(20) & 
-- (!\Buzzer_1|ClockDivider_PWM|clock_divider[19]~66\ & VCC))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[20]~68\ = CARRY((\Buzzer_1|ClockDivider_PWM|clock_divider\(20) & !\Buzzer_1|ClockDivider_PWM|clock_divider[19]~66\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|ClockDivider_PWM|clock_divider\(20),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[19]~66\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[20]~67_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[20]~68\);

-- Location: FF_X110_Y40_N15
\Buzzer_1|ClockDivider_PWM|clock_divider[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[20]~67_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(20));

-- Location: LCCOMB_X110_Y40_N16
\Buzzer_1|ClockDivider_PWM|clock_divider[21]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[21]~69_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(21) & (!\Buzzer_1|ClockDivider_PWM|clock_divider[20]~68\)) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(21) & 
-- ((\Buzzer_1|ClockDivider_PWM|clock_divider[20]~68\) # (GND)))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[21]~70\ = CARRY((!\Buzzer_1|ClockDivider_PWM|clock_divider[20]~68\) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(21),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[20]~68\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[21]~69_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[21]~70\);

-- Location: FF_X110_Y40_N17
\Buzzer_1|ClockDivider_PWM|clock_divider[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[21]~69_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(21));

-- Location: LCCOMB_X110_Y40_N18
\Buzzer_1|ClockDivider_PWM|clock_divider[22]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[22]~71_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(22) & (\Buzzer_1|ClockDivider_PWM|clock_divider[21]~70\ $ (GND))) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(22) & 
-- (!\Buzzer_1|ClockDivider_PWM|clock_divider[21]~70\ & VCC))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[22]~72\ = CARRY((\Buzzer_1|ClockDivider_PWM|clock_divider\(22) & !\Buzzer_1|ClockDivider_PWM|clock_divider[21]~70\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(22),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[21]~70\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[22]~71_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[22]~72\);

-- Location: FF_X110_Y40_N19
\Buzzer_1|ClockDivider_PWM|clock_divider[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[22]~71_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(22));

-- Location: LCCOMB_X110_Y40_N20
\Buzzer_1|ClockDivider_PWM|clock_divider[23]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[23]~73_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(23) & (!\Buzzer_1|ClockDivider_PWM|clock_divider[22]~72\)) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(23) & 
-- ((\Buzzer_1|ClockDivider_PWM|clock_divider[22]~72\) # (GND)))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[23]~74\ = CARRY((!\Buzzer_1|ClockDivider_PWM|clock_divider[22]~72\) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(23),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[22]~72\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[23]~73_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[23]~74\);

-- Location: FF_X110_Y40_N21
\Buzzer_1|ClockDivider_PWM|clock_divider[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[23]~73_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(23));

-- Location: LCCOMB_X110_Y40_N22
\Buzzer_1|ClockDivider_PWM|clock_divider[24]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[24]~75_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(24) & (\Buzzer_1|ClockDivider_PWM|clock_divider[23]~74\ $ (GND))) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(24) & 
-- (!\Buzzer_1|ClockDivider_PWM|clock_divider[23]~74\ & VCC))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[24]~76\ = CARRY((\Buzzer_1|ClockDivider_PWM|clock_divider\(24) & !\Buzzer_1|ClockDivider_PWM|clock_divider[23]~74\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|ClockDivider_PWM|clock_divider\(24),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[23]~74\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[24]~75_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[24]~76\);

-- Location: FF_X110_Y40_N23
\Buzzer_1|ClockDivider_PWM|clock_divider[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[24]~75_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(24));

-- Location: LCCOMB_X110_Y40_N24
\Buzzer_1|ClockDivider_PWM|clock_divider[25]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[25]~77_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(25) & (!\Buzzer_1|ClockDivider_PWM|clock_divider[24]~76\)) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(25) & 
-- ((\Buzzer_1|ClockDivider_PWM|clock_divider[24]~76\) # (GND)))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[25]~78\ = CARRY((!\Buzzer_1|ClockDivider_PWM|clock_divider[24]~76\) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(25),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[24]~76\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[25]~77_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[25]~78\);

-- Location: FF_X110_Y40_N25
\Buzzer_1|ClockDivider_PWM|clock_divider[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[25]~77_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(25));

-- Location: LCCOMB_X110_Y40_N26
\Buzzer_1|ClockDivider_PWM|clock_divider[26]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[26]~79_combout\ = \Buzzer_1|ClockDivider_PWM|clock_divider\(26) $ (!\Buzzer_1|ClockDivider_PWM|clock_divider[25]~78\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|ClockDivider_PWM|clock_divider\(26),
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[25]~78\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[26]~79_combout\);

-- Location: FF_X110_Y40_N27
\Buzzer_1|ClockDivider_PWM|clock_divider[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[26]~79_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(26));

-- Location: LCCOMB_X110_Y40_N28
\Buzzer_1|ClockDivider_PWM|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|Equal0~0_combout\ = (!\Buzzer_1|ClockDivider_PWM|clock_divider\(19) & (!\Buzzer_1|ClockDivider_PWM|clock_divider\(21) & (!\Buzzer_1|ClockDivider_PWM|clock_divider\(20) & !\Buzzer_1|ClockDivider_PWM|clock_divider\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|ClockDivider_PWM|clock_divider\(19),
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(21),
	datac => \Buzzer_1|ClockDivider_PWM|clock_divider\(20),
	datad => \Buzzer_1|ClockDivider_PWM|clock_divider\(18),
	combout => \Buzzer_1|ClockDivider_PWM|Equal0~0_combout\);

-- Location: LCCOMB_X111_Y41_N28
\Buzzer_1|ClockDivider_PWM|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|Equal0~1_combout\ = (!\Buzzer_1|ClockDivider_PWM|clock_divider\(22) & (!\Buzzer_1|ClockDivider_PWM|clock_divider\(24) & (!\Buzzer_1|ClockDivider_PWM|clock_divider\(23) & !\Buzzer_1|ClockDivider_PWM|clock_divider\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|ClockDivider_PWM|clock_divider\(22),
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(24),
	datac => \Buzzer_1|ClockDivider_PWM|clock_divider\(23),
	datad => \Buzzer_1|ClockDivider_PWM|clock_divider\(25),
	combout => \Buzzer_1|ClockDivider_PWM|Equal0~1_combout\);

-- Location: LCCOMB_X111_Y41_N30
\Buzzer_1|ClockDivider_PWM|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|Equal0~2_combout\ = (!\Buzzer_1|ClockDivider_PWM|clock_divider\(26) & (\Buzzer_1|ClockDivider_PWM|Equal0~0_combout\ & \Buzzer_1|ClockDivider_PWM|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(26),
	datac => \Buzzer_1|ClockDivider_PWM|Equal0~0_combout\,
	datad => \Buzzer_1|ClockDivider_PWM|Equal0~1_combout\,
	combout => \Buzzer_1|ClockDivider_PWM|Equal0~2_combout\);

-- Location: LCCOMB_X111_Y41_N24
\Buzzer_1|ClockDivider_PWM|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|Equal0~7_combout\ = (!\Buzzer_1|ClockDivider_PWM|clock_divider\(9) & (\Buzzer_1|ClockDivider_PWM|clock_divider\(8) & (\Buzzer_1|ClockDivider_PWM|clock_divider\(6) & !\Buzzer_1|ClockDivider_PWM|clock_divider\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|ClockDivider_PWM|clock_divider\(9),
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(8),
	datac => \Buzzer_1|ClockDivider_PWM|clock_divider\(6),
	datad => \Buzzer_1|ClockDivider_PWM|clock_divider\(7),
	combout => \Buzzer_1|ClockDivider_PWM|Equal0~7_combout\);

-- Location: LCCOMB_X111_Y41_N18
\Buzzer_1|ClockDivider_PWM|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|Equal0~8_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(17) & (\Buzzer_1|ClockDivider_PWM|clock_divider\(16) & (\Buzzer_1|ClockDivider_PWM|Equal0~6_combout\ & \Buzzer_1|ClockDivider_PWM|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|ClockDivider_PWM|clock_divider\(17),
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(16),
	datac => \Buzzer_1|ClockDivider_PWM|Equal0~6_combout\,
	datad => \Buzzer_1|ClockDivider_PWM|Equal0~7_combout\,
	combout => \Buzzer_1|ClockDivider_PWM|Equal0~8_combout\);

-- Location: LCCOMB_X111_Y41_N16
\Buzzer_1|ClockDivider_PWM|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|Equal0~9_combout\ = (\Buzzer_1|ClockDivider_PWM|Equal0~2_combout\ & (\Buzzer_1|ClockDivider_PWM|Equal0~8_combout\ & (\Buzzer_1|ClockDivider_PWM|Equal0~5_combout\ & \Buzzer_1|ClockDivider_PWM|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|ClockDivider_PWM|Equal0~2_combout\,
	datab => \Buzzer_1|ClockDivider_PWM|Equal0~8_combout\,
	datac => \Buzzer_1|ClockDivider_PWM|Equal0~5_combout\,
	datad => \Buzzer_1|ClockDivider_PWM|Equal0~3_combout\,
	combout => \Buzzer_1|ClockDivider_PWM|Equal0~9_combout\);

-- Location: FF_X111_Y41_N17
\Buzzer_1|ClockDivider_PWM|clk_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clk_out~q\);

-- Location: CLKCTRL_G6
\Buzzer_1|ClockDivider_PWM|clk_out~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Buzzer_1|ClockDivider_PWM|clk_out~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Buzzer_1|ClockDivider_PWM|clk_out~clkctrl_outclk\);

-- Location: LCCOMB_X53_Y47_N0
\Buzzer_1|CountedValue2nd[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|CountedValue2nd[0]~10_combout\ = \Buzzer_1|CountedValue2nd\(0) $ (VCC)
-- \Buzzer_1|CountedValue2nd[0]~11\ = CARRY(\Buzzer_1|CountedValue2nd\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|CountedValue2nd\(0),
	datad => VCC,
	combout => \Buzzer_1|CountedValue2nd[0]~10_combout\,
	cout => \Buzzer_1|CountedValue2nd[0]~11\);

-- Location: LCCOMB_X53_Y47_N20
\Buzzer_1|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|LessThan1~0_combout\ = (((!\Buzzer_1|CountedValue2nd\(6)) # (!\Buzzer_1|CountedValue2nd\(5))) # (!\Buzzer_1|CountedValue2nd\(7))) # (!\Buzzer_1|CountedValue2nd\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|CountedValue2nd\(9),
	datab => \Buzzer_1|CountedValue2nd\(7),
	datac => \Buzzer_1|CountedValue2nd\(5),
	datad => \Buzzer_1|CountedValue2nd\(6),
	combout => \Buzzer_1|LessThan1~0_combout\);

-- Location: IOIBUF_X115_Y14_N8
\BuzzerEnableAlternate~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BuzzerEnableAlternate,
	o => \BuzzerEnableAlternate~input_o\);

-- Location: LCCOMB_X52_Y47_N6
\Buzzer_1|CountedValue2nd[2]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|CountedValue2nd[2]~30_combout\ = (\BuzzerEnableAlternate~input_o\) # ((\StateMachine_1|mode.st_310~q\) # ((\StateMachine_1|mode.st_300~q\) # (\StateMachine_1|mode.st_320~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BuzzerEnableAlternate~input_o\,
	datab => \StateMachine_1|mode.st_310~q\,
	datac => \StateMachine_1|mode.st_300~q\,
	datad => \StateMachine_1|mode.st_320~q\,
	combout => \Buzzer_1|CountedValue2nd[2]~30_combout\);

-- Location: LCCOMB_X53_Y47_N30
\Buzzer_1|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|LessThan1~1_combout\ = (\Buzzer_1|CountedValue2nd\(3) & ((\Buzzer_1|CountedValue2nd\(0)) # ((\Buzzer_1|CountedValue2nd\(2)) # (\Buzzer_1|CountedValue2nd\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|CountedValue2nd\(3),
	datab => \Buzzer_1|CountedValue2nd\(0),
	datac => \Buzzer_1|CountedValue2nd\(2),
	datad => \Buzzer_1|CountedValue2nd\(1),
	combout => \Buzzer_1|LessThan1~1_combout\);

-- Location: LCCOMB_X53_Y47_N24
\Buzzer_1|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|LessThan1~2_combout\ = (\Buzzer_1|CountedValue2nd\(4)) # (\Buzzer_1|LessThan1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|CountedValue2nd\(4),
	datac => \Buzzer_1|LessThan1~1_combout\,
	combout => \Buzzer_1|LessThan1~2_combout\);

-- Location: LCCOMB_X53_Y47_N22
\Buzzer_1|CountedValue2nd[2]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|CountedValue2nd[2]~31_combout\ = ((!\Buzzer_1|LessThan1~0_combout\ & (\Buzzer_1|CountedValue2nd\(8) & \Buzzer_1|LessThan1~2_combout\))) # (!\Buzzer_1|CountedValue2nd[2]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|LessThan1~0_combout\,
	datab => \Buzzer_1|CountedValue2nd\(8),
	datac => \Buzzer_1|CountedValue2nd[2]~30_combout\,
	datad => \Buzzer_1|LessThan1~2_combout\,
	combout => \Buzzer_1|CountedValue2nd[2]~31_combout\);

-- Location: FF_X53_Y47_N1
\Buzzer_1|CountedValue2nd[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Buzzer_1|ClockDivider_PWM|clk_out~clkctrl_outclk\,
	d => \Buzzer_1|CountedValue2nd[0]~10_combout\,
	sclr => \Buzzer_1|CountedValue2nd[2]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|CountedValue2nd\(0));

-- Location: LCCOMB_X53_Y47_N2
\Buzzer_1|CountedValue2nd[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|CountedValue2nd[1]~12_combout\ = (\Buzzer_1|CountedValue2nd\(1) & (!\Buzzer_1|CountedValue2nd[0]~11\)) # (!\Buzzer_1|CountedValue2nd\(1) & ((\Buzzer_1|CountedValue2nd[0]~11\) # (GND)))
-- \Buzzer_1|CountedValue2nd[1]~13\ = CARRY((!\Buzzer_1|CountedValue2nd[0]~11\) # (!\Buzzer_1|CountedValue2nd\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|CountedValue2nd\(1),
	datad => VCC,
	cin => \Buzzer_1|CountedValue2nd[0]~11\,
	combout => \Buzzer_1|CountedValue2nd[1]~12_combout\,
	cout => \Buzzer_1|CountedValue2nd[1]~13\);

-- Location: FF_X53_Y47_N3
\Buzzer_1|CountedValue2nd[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Buzzer_1|ClockDivider_PWM|clk_out~clkctrl_outclk\,
	d => \Buzzer_1|CountedValue2nd[1]~12_combout\,
	sclr => \Buzzer_1|CountedValue2nd[2]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|CountedValue2nd\(1));

-- Location: LCCOMB_X53_Y47_N4
\Buzzer_1|CountedValue2nd[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|CountedValue2nd[2]~14_combout\ = (\Buzzer_1|CountedValue2nd\(2) & (\Buzzer_1|CountedValue2nd[1]~13\ $ (GND))) # (!\Buzzer_1|CountedValue2nd\(2) & (!\Buzzer_1|CountedValue2nd[1]~13\ & VCC))
-- \Buzzer_1|CountedValue2nd[2]~15\ = CARRY((\Buzzer_1|CountedValue2nd\(2) & !\Buzzer_1|CountedValue2nd[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|CountedValue2nd\(2),
	datad => VCC,
	cin => \Buzzer_1|CountedValue2nd[1]~13\,
	combout => \Buzzer_1|CountedValue2nd[2]~14_combout\,
	cout => \Buzzer_1|CountedValue2nd[2]~15\);

-- Location: FF_X53_Y47_N5
\Buzzer_1|CountedValue2nd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Buzzer_1|ClockDivider_PWM|clk_out~clkctrl_outclk\,
	d => \Buzzer_1|CountedValue2nd[2]~14_combout\,
	sclr => \Buzzer_1|CountedValue2nd[2]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|CountedValue2nd\(2));

-- Location: LCCOMB_X53_Y47_N6
\Buzzer_1|CountedValue2nd[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|CountedValue2nd[3]~16_combout\ = (\Buzzer_1|CountedValue2nd\(3) & (!\Buzzer_1|CountedValue2nd[2]~15\)) # (!\Buzzer_1|CountedValue2nd\(3) & ((\Buzzer_1|CountedValue2nd[2]~15\) # (GND)))
-- \Buzzer_1|CountedValue2nd[3]~17\ = CARRY((!\Buzzer_1|CountedValue2nd[2]~15\) # (!\Buzzer_1|CountedValue2nd\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|CountedValue2nd\(3),
	datad => VCC,
	cin => \Buzzer_1|CountedValue2nd[2]~15\,
	combout => \Buzzer_1|CountedValue2nd[3]~16_combout\,
	cout => \Buzzer_1|CountedValue2nd[3]~17\);

-- Location: FF_X53_Y47_N7
\Buzzer_1|CountedValue2nd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Buzzer_1|ClockDivider_PWM|clk_out~clkctrl_outclk\,
	d => \Buzzer_1|CountedValue2nd[3]~16_combout\,
	sclr => \Buzzer_1|CountedValue2nd[2]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|CountedValue2nd\(3));

-- Location: LCCOMB_X53_Y47_N8
\Buzzer_1|CountedValue2nd[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|CountedValue2nd[4]~18_combout\ = (\Buzzer_1|CountedValue2nd\(4) & (\Buzzer_1|CountedValue2nd[3]~17\ $ (GND))) # (!\Buzzer_1|CountedValue2nd\(4) & (!\Buzzer_1|CountedValue2nd[3]~17\ & VCC))
-- \Buzzer_1|CountedValue2nd[4]~19\ = CARRY((\Buzzer_1|CountedValue2nd\(4) & !\Buzzer_1|CountedValue2nd[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|CountedValue2nd\(4),
	datad => VCC,
	cin => \Buzzer_1|CountedValue2nd[3]~17\,
	combout => \Buzzer_1|CountedValue2nd[4]~18_combout\,
	cout => \Buzzer_1|CountedValue2nd[4]~19\);

-- Location: FF_X53_Y47_N9
\Buzzer_1|CountedValue2nd[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Buzzer_1|ClockDivider_PWM|clk_out~clkctrl_outclk\,
	d => \Buzzer_1|CountedValue2nd[4]~18_combout\,
	sclr => \Buzzer_1|CountedValue2nd[2]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|CountedValue2nd\(4));

-- Location: LCCOMB_X53_Y47_N10
\Buzzer_1|CountedValue2nd[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|CountedValue2nd[5]~20_combout\ = (\Buzzer_1|CountedValue2nd\(5) & (!\Buzzer_1|CountedValue2nd[4]~19\)) # (!\Buzzer_1|CountedValue2nd\(5) & ((\Buzzer_1|CountedValue2nd[4]~19\) # (GND)))
-- \Buzzer_1|CountedValue2nd[5]~21\ = CARRY((!\Buzzer_1|CountedValue2nd[4]~19\) # (!\Buzzer_1|CountedValue2nd\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|CountedValue2nd\(5),
	datad => VCC,
	cin => \Buzzer_1|CountedValue2nd[4]~19\,
	combout => \Buzzer_1|CountedValue2nd[5]~20_combout\,
	cout => \Buzzer_1|CountedValue2nd[5]~21\);

-- Location: FF_X53_Y47_N11
\Buzzer_1|CountedValue2nd[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Buzzer_1|ClockDivider_PWM|clk_out~clkctrl_outclk\,
	d => \Buzzer_1|CountedValue2nd[5]~20_combout\,
	sclr => \Buzzer_1|CountedValue2nd[2]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|CountedValue2nd\(5));

-- Location: LCCOMB_X53_Y47_N12
\Buzzer_1|CountedValue2nd[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|CountedValue2nd[6]~22_combout\ = (\Buzzer_1|CountedValue2nd\(6) & (\Buzzer_1|CountedValue2nd[5]~21\ $ (GND))) # (!\Buzzer_1|CountedValue2nd\(6) & (!\Buzzer_1|CountedValue2nd[5]~21\ & VCC))
-- \Buzzer_1|CountedValue2nd[6]~23\ = CARRY((\Buzzer_1|CountedValue2nd\(6) & !\Buzzer_1|CountedValue2nd[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|CountedValue2nd\(6),
	datad => VCC,
	cin => \Buzzer_1|CountedValue2nd[5]~21\,
	combout => \Buzzer_1|CountedValue2nd[6]~22_combout\,
	cout => \Buzzer_1|CountedValue2nd[6]~23\);

-- Location: FF_X53_Y47_N13
\Buzzer_1|CountedValue2nd[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Buzzer_1|ClockDivider_PWM|clk_out~clkctrl_outclk\,
	d => \Buzzer_1|CountedValue2nd[6]~22_combout\,
	sclr => \Buzzer_1|CountedValue2nd[2]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|CountedValue2nd\(6));

-- Location: LCCOMB_X53_Y47_N14
\Buzzer_1|CountedValue2nd[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|CountedValue2nd[7]~24_combout\ = (\Buzzer_1|CountedValue2nd\(7) & (!\Buzzer_1|CountedValue2nd[6]~23\)) # (!\Buzzer_1|CountedValue2nd\(7) & ((\Buzzer_1|CountedValue2nd[6]~23\) # (GND)))
-- \Buzzer_1|CountedValue2nd[7]~25\ = CARRY((!\Buzzer_1|CountedValue2nd[6]~23\) # (!\Buzzer_1|CountedValue2nd\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|CountedValue2nd\(7),
	datad => VCC,
	cin => \Buzzer_1|CountedValue2nd[6]~23\,
	combout => \Buzzer_1|CountedValue2nd[7]~24_combout\,
	cout => \Buzzer_1|CountedValue2nd[7]~25\);

-- Location: FF_X53_Y47_N15
\Buzzer_1|CountedValue2nd[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Buzzer_1|ClockDivider_PWM|clk_out~clkctrl_outclk\,
	d => \Buzzer_1|CountedValue2nd[7]~24_combout\,
	sclr => \Buzzer_1|CountedValue2nd[2]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|CountedValue2nd\(7));

-- Location: LCCOMB_X53_Y47_N16
\Buzzer_1|CountedValue2nd[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|CountedValue2nd[8]~26_combout\ = (\Buzzer_1|CountedValue2nd\(8) & (\Buzzer_1|CountedValue2nd[7]~25\ $ (GND))) # (!\Buzzer_1|CountedValue2nd\(8) & (!\Buzzer_1|CountedValue2nd[7]~25\ & VCC))
-- \Buzzer_1|CountedValue2nd[8]~27\ = CARRY((\Buzzer_1|CountedValue2nd\(8) & !\Buzzer_1|CountedValue2nd[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|CountedValue2nd\(8),
	datad => VCC,
	cin => \Buzzer_1|CountedValue2nd[7]~25\,
	combout => \Buzzer_1|CountedValue2nd[8]~26_combout\,
	cout => \Buzzer_1|CountedValue2nd[8]~27\);

-- Location: FF_X53_Y47_N17
\Buzzer_1|CountedValue2nd[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Buzzer_1|ClockDivider_PWM|clk_out~clkctrl_outclk\,
	d => \Buzzer_1|CountedValue2nd[8]~26_combout\,
	sclr => \Buzzer_1|CountedValue2nd[2]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|CountedValue2nd\(8));

-- Location: LCCOMB_X53_Y47_N18
\Buzzer_1|CountedValue2nd[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|CountedValue2nd[9]~28_combout\ = \Buzzer_1|CountedValue2nd\(9) $ (\Buzzer_1|CountedValue2nd[8]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|CountedValue2nd\(9),
	cin => \Buzzer_1|CountedValue2nd[8]~27\,
	combout => \Buzzer_1|CountedValue2nd[9]~28_combout\);

-- Location: FF_X53_Y47_N19
\Buzzer_1|CountedValue2nd[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Buzzer_1|ClockDivider_PWM|clk_out~clkctrl_outclk\,
	d => \Buzzer_1|CountedValue2nd[9]~28_combout\,
	sclr => \Buzzer_1|CountedValue2nd[2]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|CountedValue2nd\(9));

-- Location: LCCOMB_X54_Y47_N0
\Buzzer_1|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|LessThan2~1_cout\ = CARRY((\Buzzer_1|CountedValue2nd\(0) & !\Buzzer_1|CountedValue\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|CountedValue2nd\(0),
	datab => \Buzzer_1|CountedValue\(0),
	datad => VCC,
	cout => \Buzzer_1|LessThan2~1_cout\);

-- Location: LCCOMB_X54_Y47_N2
\Buzzer_1|LessThan2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|LessThan2~3_cout\ = CARRY((\Buzzer_1|CountedValue2nd\(1) & (\Buzzer_1|CountedValue\(1) & !\Buzzer_1|LessThan2~1_cout\)) # (!\Buzzer_1|CountedValue2nd\(1) & ((\Buzzer_1|CountedValue\(1)) # (!\Buzzer_1|LessThan2~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|CountedValue2nd\(1),
	datab => \Buzzer_1|CountedValue\(1),
	datad => VCC,
	cin => \Buzzer_1|LessThan2~1_cout\,
	cout => \Buzzer_1|LessThan2~3_cout\);

-- Location: LCCOMB_X54_Y47_N4
\Buzzer_1|LessThan2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|LessThan2~5_cout\ = CARRY((\Buzzer_1|CountedValue\(2) & (\Buzzer_1|CountedValue2nd\(2) & !\Buzzer_1|LessThan2~3_cout\)) # (!\Buzzer_1|CountedValue\(2) & ((\Buzzer_1|CountedValue2nd\(2)) # (!\Buzzer_1|LessThan2~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|CountedValue\(2),
	datab => \Buzzer_1|CountedValue2nd\(2),
	datad => VCC,
	cin => \Buzzer_1|LessThan2~3_cout\,
	cout => \Buzzer_1|LessThan2~5_cout\);

-- Location: LCCOMB_X54_Y47_N6
\Buzzer_1|LessThan2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|LessThan2~7_cout\ = CARRY((\Buzzer_1|CountedValue2nd\(3) & (\Buzzer_1|CountedValue\(3) & !\Buzzer_1|LessThan2~5_cout\)) # (!\Buzzer_1|CountedValue2nd\(3) & ((\Buzzer_1|CountedValue\(3)) # (!\Buzzer_1|LessThan2~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|CountedValue2nd\(3),
	datab => \Buzzer_1|CountedValue\(3),
	datad => VCC,
	cin => \Buzzer_1|LessThan2~5_cout\,
	cout => \Buzzer_1|LessThan2~7_cout\);

-- Location: LCCOMB_X54_Y47_N8
\Buzzer_1|LessThan2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|LessThan2~9_cout\ = CARRY((\Buzzer_1|CountedValue2nd\(4) & ((!\Buzzer_1|LessThan2~7_cout\) # (!\Buzzer_1|CountedValue\(4)))) # (!\Buzzer_1|CountedValue2nd\(4) & (!\Buzzer_1|CountedValue\(4) & !\Buzzer_1|LessThan2~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|CountedValue2nd\(4),
	datab => \Buzzer_1|CountedValue\(4),
	datad => VCC,
	cin => \Buzzer_1|LessThan2~7_cout\,
	cout => \Buzzer_1|LessThan2~9_cout\);

-- Location: LCCOMB_X54_Y47_N10
\Buzzer_1|LessThan2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|LessThan2~11_cout\ = CARRY((\Buzzer_1|CountedValue2nd\(5) & (\Buzzer_1|CountedValue\(5) & !\Buzzer_1|LessThan2~9_cout\)) # (!\Buzzer_1|CountedValue2nd\(5) & ((\Buzzer_1|CountedValue\(5)) # (!\Buzzer_1|LessThan2~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|CountedValue2nd\(5),
	datab => \Buzzer_1|CountedValue\(5),
	datad => VCC,
	cin => \Buzzer_1|LessThan2~9_cout\,
	cout => \Buzzer_1|LessThan2~11_cout\);

-- Location: LCCOMB_X54_Y47_N12
\Buzzer_1|LessThan2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|LessThan2~13_cout\ = CARRY((\Buzzer_1|CountedValue2nd\(6) & ((!\Buzzer_1|LessThan2~11_cout\) # (!\Buzzer_1|CountedValue\(6)))) # (!\Buzzer_1|CountedValue2nd\(6) & (!\Buzzer_1|CountedValue\(6) & !\Buzzer_1|LessThan2~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|CountedValue2nd\(6),
	datab => \Buzzer_1|CountedValue\(6),
	datad => VCC,
	cin => \Buzzer_1|LessThan2~11_cout\,
	cout => \Buzzer_1|LessThan2~13_cout\);

-- Location: LCCOMB_X54_Y47_N14
\Buzzer_1|LessThan2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|LessThan2~15_cout\ = CARRY((\Buzzer_1|CountedValue2nd\(7) & (\Buzzer_1|CountedValue\(7) & !\Buzzer_1|LessThan2~13_cout\)) # (!\Buzzer_1|CountedValue2nd\(7) & ((\Buzzer_1|CountedValue\(7)) # (!\Buzzer_1|LessThan2~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|CountedValue2nd\(7),
	datab => \Buzzer_1|CountedValue\(7),
	datad => VCC,
	cin => \Buzzer_1|LessThan2~13_cout\,
	cout => \Buzzer_1|LessThan2~15_cout\);

-- Location: LCCOMB_X54_Y47_N16
\Buzzer_1|LessThan2~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|LessThan2~17_cout\ = CARRY((\Buzzer_1|CountedValue2nd\(8) & ((!\Buzzer_1|LessThan2~15_cout\) # (!\Buzzer_1|CountedValue\(8)))) # (!\Buzzer_1|CountedValue2nd\(8) & (!\Buzzer_1|CountedValue\(8) & !\Buzzer_1|LessThan2~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|CountedValue2nd\(8),
	datab => \Buzzer_1|CountedValue\(8),
	datad => VCC,
	cin => \Buzzer_1|LessThan2~15_cout\,
	cout => \Buzzer_1|LessThan2~17_cout\);

-- Location: LCCOMB_X54_Y47_N18
\Buzzer_1|LessThan2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|LessThan2~18_combout\ = (\Buzzer_1|CountedValue\(9) & (\Buzzer_1|LessThan2~17_cout\ & \Buzzer_1|CountedValue2nd\(9))) # (!\Buzzer_1|CountedValue\(9) & ((\Buzzer_1|LessThan2~17_cout\) # (\Buzzer_1|CountedValue2nd\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|CountedValue\(9),
	datad => \Buzzer_1|CountedValue2nd\(9),
	cin => \Buzzer_1|LessThan2~17_cout\,
	combout => \Buzzer_1|LessThan2~18_combout\);

-- Location: IOIBUF_X115_Y14_N1
\NumberControlAlternate[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_NumberControlAlternate(0),
	o => \NumberControlAlternate[0]~input_o\);

-- Location: IOIBUF_X115_Y15_N8
\NumberControlAlternate[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_NumberControlAlternate(1),
	o => \NumberControlAlternate[1]~input_o\);

-- Location: IOIBUF_X115_Y13_N8
\NumberControlAlternate[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_NumberControlAlternate(2),
	o => \NumberControlAlternate[2]~input_o\);

-- Location: IOIBUF_X115_Y18_N8
\NumberControlAlternate[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_NumberControlAlternate(3),
	o => \NumberControlAlternate[3]~input_o\);

-- Location: IOIBUF_X115_Y11_N8
\NumberControlAlternate[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_NumberControlAlternate(4),
	o => \NumberControlAlternate[4]~input_o\);

-- Location: IOIBUF_X115_Y10_N1
\NumberControlAlternate[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_NumberControlAlternate(5),
	o => \NumberControlAlternate[5]~input_o\);

-- Location: IOIBUF_X115_Y15_N1
\NumberControlAlternate[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_NumberControlAlternate(6),
	o => \NumberControlAlternate[6]~input_o\);

-- Location: IOIBUF_X115_Y4_N22
\NumberControlAlternate[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_NumberControlAlternate(7),
	o => \NumberControlAlternate[7]~input_o\);

-- Location: IOIBUF_X115_Y16_N8
\NumberControlAlternate[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_NumberControlAlternate(8),
	o => \NumberControlAlternate[8]~input_o\);

-- Location: IOIBUF_X115_Y4_N15
\NumberControlAlternate[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_NumberControlAlternate(9),
	o => \NumberControlAlternate[9]~input_o\);

-- Location: IOIBUF_X115_Y5_N15
\NumberControlAlternate[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_NumberControlAlternate(10),
	o => \NumberControlAlternate[10]~input_o\);

-- Location: IOIBUF_X115_Y7_N15
\NumberControlAlternate[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_NumberControlAlternate(11),
	o => \NumberControlAlternate[11]~input_o\);

-- Location: IOIBUF_X115_Y9_N22
\NumberControlAlternate[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_NumberControlAlternate(12),
	o => \NumberControlAlternate[12]~input_o\);

ww_Output1(0) <= \Output1[0]~output_o\;

ww_Output1(1) <= \Output1[1]~output_o\;

ww_Output1(2) <= \Output1[2]~output_o\;

ww_Output1(3) <= \Output1[3]~output_o\;

ww_Output1(4) <= \Output1[4]~output_o\;

ww_Output1(5) <= \Output1[5]~output_o\;

ww_Output1(6) <= \Output1[6]~output_o\;

ww_Output2(0) <= \Output2[0]~output_o\;

ww_Output2(1) <= \Output2[1]~output_o\;

ww_Output2(2) <= \Output2[2]~output_o\;

ww_Output2(3) <= \Output2[3]~output_o\;

ww_Output2(4) <= \Output2[4]~output_o\;

ww_Output2(5) <= \Output2[5]~output_o\;

ww_Output2(6) <= \Output2[6]~output_o\;

ww_Output3(0) <= \Output3[0]~output_o\;

ww_Output3(1) <= \Output3[1]~output_o\;

ww_Output3(2) <= \Output3[2]~output_o\;

ww_Output3(3) <= \Output3[3]~output_o\;

ww_Output3(4) <= \Output3[4]~output_o\;

ww_Output3(5) <= \Output3[5]~output_o\;

ww_Output3(6) <= \Output3[6]~output_o\;

ww_Output4(0) <= \Output4[0]~output_o\;

ww_Output4(1) <= \Output4[1]~output_o\;

ww_Output4(2) <= \Output4[2]~output_o\;

ww_Output4(3) <= \Output4[3]~output_o\;

ww_Output4(4) <= \Output4[4]~output_o\;

ww_Output4(5) <= \Output4[5]~output_o\;

ww_Output4(6) <= \Output4[6]~output_o\;

ww_CountValueMainOut(0) <= \CountValueMainOut[0]~output_o\;

ww_CountValueMainOut(1) <= \CountValueMainOut[1]~output_o\;

ww_CountValueMainOut(2) <= \CountValueMainOut[2]~output_o\;

ww_CountValueMainOut(3) <= \CountValueMainOut[3]~output_o\;

ww_CountValueMainOut(4) <= \CountValueMainOut[4]~output_o\;

ww_CountValueMainOut(5) <= \CountValueMainOut[5]~output_o\;

ww_CountValueMainOut(6) <= \CountValueMainOut[6]~output_o\;

ww_CountValueMainOut(7) <= \CountValueMainOut[7]~output_o\;

ww_CountValueMainOut(8) <= \CountValueMainOut[8]~output_o\;

ww_CountValueMainOut(9) <= \CountValueMainOut[9]~output_o\;

ww_CountValueMainOut(10) <= \CountValueMainOut[10]~output_o\;

ww_CountValueMainOut(11) <= \CountValueMainOut[11]~output_o\;

ww_CountValueMainOut(12) <= \CountValueMainOut[12]~output_o\;

ww_DebugLED(0) <= \DebugLED[0]~output_o\;

ww_DebugLED(1) <= \DebugLED[1]~output_o\;

ww_DebugLED(2) <= \DebugLED[2]~output_o\;

ww_DebugLED(3) <= \DebugLED[3]~output_o\;

ww_DebugLED(4) <= \DebugLED[4]~output_o\;

ww_DebugLED(5) <= \DebugLED[5]~output_o\;

ww_DebugLED(6) <= \DebugLED[6]~output_o\;

ww_DebugLED(7) <= \DebugLED[7]~output_o\;

ww_BuzzerOut <= \BuzzerOut~output_o\;
END structure;


