{"Source Block": ["hdl/projects/fmcomms1/zc702/system_top.v@153:163@HdlIdDef", "\n  // internal signals\n\n  wire    [31:0]  gpio_i;\n  wire    [31:0]  gpio_o;\n  wire    [31:0]  gpio_t;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n  // instantiations\n\n"], "Clone Blocks": [["hdl/projects/adv7511/mitx045/system_top.v@126:136", "  inout           iic_sda;\n\n  // internal signals\n\n  wire    [31:0]  gpio_i;\n  wire    [31:0]  gpio_o;\n  wire    [31:0]  gpio_t;\n  wire    [19:0]  gpio_wire;\n\n  // instantiations\n\n"], ["hdl/projects/adv7511/mitx045/system_top.v@125:135", "  inout           iic_scl;\n  inout           iic_sda;\n\n  // internal signals\n\n  wire    [31:0]  gpio_i;\n  wire    [31:0]  gpio_o;\n  wire    [31:0]  gpio_t;\n  wire    [19:0]  gpio_wire;\n\n  // instantiations\n"], ["hdl/projects/fmcomms1/zc702/system_top.v@152:162", "  inout           iic_sda;\n\n  // internal signals\n\n  wire    [31:0]  gpio_i;\n  wire    [31:0]  gpio_o;\n  wire    [31:0]  gpio_t;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n  // instantiations\n"], ["hdl/projects/fmcomms1/zed/system_top.v@171:181", "\n  input           otg_vbusoc;\n\n  // internal signals\n\n  wire    [31:0]  gpio_i;\n  wire    [31:0]  gpio_o;\n  wire    [31:0]  gpio_t;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n"], ["hdl/projects/fmcomms1/zc702/system_top.v@154:164", "  // internal signals\n\n  wire    [31:0]  gpio_i;\n  wire    [31:0]  gpio_o;\n  wire    [31:0]  gpio_t;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n  // instantiations\n\n  ODDR #(\n"], ["hdl/projects/pmods/xfest14_zed/system_top.v@205:215", "\n  input           otg_vbusoc;\n\n  // internal signals\n\n  wire    [48:0]  gpio_i;\n  wire    [48:0]  gpio_o;\n  wire    [48:0]  gpio_t;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n"], ["hdl/projects/fmcomms1/zed/system_top.v@173:183", "\n  // internal signals\n\n  wire    [31:0]  gpio_i;\n  wire    [31:0]  gpio_o;\n  wire    [31:0]  gpio_t;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n  wire    [ 1:0]  iic_mux_scl_i_s;\n  wire    [ 1:0]  iic_mux_scl_o_s;\n"], ["hdl/projects/fmcomms1/zc702/system_top.v@155:165", "\n  wire    [31:0]  gpio_i;\n  wire    [31:0]  gpio_o;\n  wire    [31:0]  gpio_t;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n  // instantiations\n\n  ODDR #(\n    .DDR_CLK_EDGE (\"SAME_EDGE\"),\n"], ["hdl/projects/fmcomms1/zc702/system_top.v@151:161", "  inout           iic_scl;\n  inout           iic_sda;\n\n  // internal signals\n\n  wire    [31:0]  gpio_i;\n  wire    [31:0]  gpio_o;\n  wire    [31:0]  gpio_t;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n"], ["hdl/projects/fmcomms1/zed/system_top.v@172:182", "  input           otg_vbusoc;\n\n  // internal signals\n\n  wire    [31:0]  gpio_i;\n  wire    [31:0]  gpio_o;\n  wire    [31:0]  gpio_t;\n  wire            ref_clk;\n  wire            oddr_ref_clk;\n\n  wire    [ 1:0]  iic_mux_scl_i_s;\n"]], "Diff Content": {"Delete": [], "Add": [[158, "  wire            dac_clk;\n"], [158, "  wire            dac_valid_0;\n"], [158, "  wire            dac_enable_0;\n"], [158, "  wire            dac_valid_1;\n"], [158, "  wire            dac_enable_1;\n"], [158, "  wire    [63:0]  dac_dma_rdata;\n"], [158, "  wire            adc_clk;\n"], [158, "  wire            adc_valid_0;\n"], [158, "  wire            adc_enable_0;\n"], [158, "  wire    [15:0]  adc_data_0;\n"], [158, "  wire            adc_valid_1;\n"], [158, "  wire            adc_enable_1;\n"], [158, "  wire    [15:0]  adc_data_1;\n"]]}}