Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_srf_pll_behav xil_defaultlib.tb_srf_pll -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'iterations' [C:/Users/Jan/Desktop/SRF_PLL/SRF_PLL/srf_pll/srf_pll.srcs/sources_1/new/cordic_sin_cos.vhd:18]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clarke_transform [clarke_transform_default]
Compiling architecture behavioral of entity xil_defaultlib.cordic_sin_cos [cordic_sin_cos_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.parke_transform [parke_transform_default]
Compiling architecture behavioral of entity xil_defaultlib.pi_controller [pi_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.ema_filter [ema_filter_default]
Compiling architecture behavioral of entity xil_defaultlib.srf_pll [srf_pll_default]
Compiling architecture behavior of entity xil_defaultlib.tb_srf_pll
Built simulation snapshot tb_srf_pll_behav
