Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Apr 20 17:27:43 2024
| Host         : LAPTOP-CTGPC8H5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file up_counter_sync_timing_summary_routed.rpt -pb up_counter_sync_timing_summary_routed.pb -rpx up_counter_sync_timing_summary_routed.rpx -warn_on_violation
| Design       : up_counter_sync
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clock (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   12          inf        0.000                      0                   12           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 temp_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            qout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.027ns  (logic 3.189ns (63.432%)  route 1.838ns (36.568%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  temp_count_reg[3]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  temp_count_reg[3]/Q
                         net (fo=2, routed)           1.838     2.257    qout_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         2.770     5.027 r  qout_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.027    qout[3]
    U16                                                               r  qout[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            qout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.873ns  (logic 3.188ns (65.418%)  route 1.685ns (34.582%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  temp_count_reg[1]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  temp_count_reg[1]/Q
                         net (fo=4, routed)           1.685     2.104    qout_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         2.769     4.873 r  qout_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.873    qout[1]
    V14                                                               r  qout[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            qout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.751ns  (logic 3.055ns (64.301%)  route 1.696ns (35.699%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  temp_count_reg[0]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  temp_count_reg[0]/Q
                         net (fo=5, routed)           1.696     2.152    qout_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         2.599     4.751 r  qout_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.751    qout[0]
    U14                                                               r  qout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            qout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.740ns  (logic 3.053ns (64.411%)  route 1.687ns (35.589%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  temp_count_reg[2]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  temp_count_reg[2]/Q
                         net (fo=3, routed)           1.687     2.143    qout_OBUF[2]
    V13                  OBUF (Prop_obuf_I_O)         2.597     4.740 r  qout_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.740    qout[2]
    V13                                                               r  qout[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            temp_count_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.100ns  (logic 0.945ns (44.991%)  route 1.155ns (55.009%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U15                  IBUF (Prop_ibuf_I_O)         0.945     0.945 r  reset_IBUF_inst/O
                         net (fo=4, routed)           1.155     2.100    reset_IBUF
    SLICE_X0Y1           FDRE                                         r  temp_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            temp_count_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.100ns  (logic 0.945ns (44.991%)  route 1.155ns (55.009%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U15                  IBUF (Prop_ibuf_I_O)         0.945     0.945 r  reset_IBUF_inst/O
                         net (fo=4, routed)           1.155     2.100    reset_IBUF
    SLICE_X0Y1           FDRE                                         r  temp_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            temp_count_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.100ns  (logic 0.945ns (44.991%)  route 1.155ns (55.009%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U15                  IBUF (Prop_ibuf_I_O)         0.945     0.945 r  reset_IBUF_inst/O
                         net (fo=4, routed)           1.155     2.100    reset_IBUF
    SLICE_X0Y1           FDRE                                         r  temp_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            temp_count_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.100ns  (logic 0.945ns (44.991%)  route 1.155ns (55.009%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U15                  IBUF (Prop_ibuf_I_O)         0.945     0.945 r  reset_IBUF_inst/O
                         net (fo=4, routed)           1.155     2.100    reset_IBUF
    SLICE_X0Y1           FDRE                                         r  temp_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.622ns  (logic 0.746ns (45.994%)  route 0.876ns (54.006%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  temp_count_reg[1]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  temp_count_reg[1]/Q
                         net (fo=4, routed)           0.876     1.295    qout_OBUF[1]
    SLICE_X0Y1           LUT2 (Prop_lut2_I1_O)        0.327     1.622 r  temp_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.622    plusOp[1]
    SLICE_X0Y1           FDRE                                         r  temp_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.434ns  (logic 0.743ns (51.814%)  route 0.691ns (48.186%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  temp_count_reg[3]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  temp_count_reg[3]/Q
                         net (fo=2, routed)           0.691     1.110    qout_OBUF[3]
    SLICE_X0Y1           LUT4 (Prop_lut4_I3_O)        0.324     1.434 r  temp_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.434    plusOp[3]
    SLICE_X0Y1           FDRE                                         r  temp_count_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 temp_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  temp_count_reg[0]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  temp_count_reg[0]/Q
                         net (fo=5, routed)           0.185     0.326    qout_OBUF[0]
    SLICE_X0Y1           LUT4 (Prop_lut4_I1_O)        0.043     0.369 r  temp_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.369    plusOp[3]
    SLICE_X0Y1           FDRE                                         r  temp_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  temp_count_reg[0]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  temp_count_reg[0]/Q
                         net (fo=5, routed)           0.185     0.326    qout_OBUF[0]
    SLICE_X0Y1           LUT3 (Prop_lut3_I0_O)        0.045     0.371 r  temp_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.371    plusOp[2]
    SLICE_X0Y1           FDRE                                         r  temp_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  temp_count_reg[0]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  temp_count_reg[0]/Q
                         net (fo=5, routed)           0.196     0.337    qout_OBUF[0]
    SLICE_X0Y1           LUT2 (Prop_lut2_I0_O)        0.042     0.379 r  temp_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.379    plusOp[1]
    SLICE_X0Y1           FDRE                                         r  temp_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  temp_count_reg[0]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  temp_count_reg[0]/Q
                         net (fo=5, routed)           0.196     0.337    qout_OBUF[0]
    SLICE_X0Y1           LUT1 (Prop_lut1_I0_O)        0.045     0.382 r  temp_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.382    plusOp[0]
    SLICE_X0Y1           FDRE                                         r  temp_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            temp_count_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.621ns  (logic 0.174ns (27.987%)  route 0.447ns (72.013%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U15                  IBUF (Prop_ibuf_I_O)         0.174     0.174 r  reset_IBUF_inst/O
                         net (fo=4, routed)           0.447     0.621    reset_IBUF
    SLICE_X0Y1           FDRE                                         r  temp_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            temp_count_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.621ns  (logic 0.174ns (27.987%)  route 0.447ns (72.013%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U15                  IBUF (Prop_ibuf_I_O)         0.174     0.174 r  reset_IBUF_inst/O
                         net (fo=4, routed)           0.447     0.621    reset_IBUF
    SLICE_X0Y1           FDRE                                         r  temp_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            temp_count_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.621ns  (logic 0.174ns (27.987%)  route 0.447ns (72.013%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U15                  IBUF (Prop_ibuf_I_O)         0.174     0.174 r  reset_IBUF_inst/O
                         net (fo=4, routed)           0.447     0.621    reset_IBUF
    SLICE_X0Y1           FDRE                                         r  temp_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            temp_count_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.621ns  (logic 0.174ns (27.987%)  route 0.447ns (72.013%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U15                  IBUF (Prop_ibuf_I_O)         0.174     0.174 r  reset_IBUF_inst/O
                         net (fo=4, routed)           0.447     0.621    reset_IBUF
    SLICE_X0Y1           FDRE                                         r  temp_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            qout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.593ns  (logic 1.255ns (78.789%)  route 0.338ns (21.211%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  temp_count_reg[2]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  temp_count_reg[2]/Q
                         net (fo=3, routed)           0.338     0.479    qout_OBUF[2]
    V13                  OBUF (Prop_obuf_I_O)         1.114     1.593 r  qout_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.593    qout[2]
    V13                                                               r  qout[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            qout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.619ns  (logic 1.257ns (77.636%)  route 0.362ns (22.364%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  temp_count_reg[0]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  temp_count_reg[0]/Q
                         net (fo=5, routed)           0.362     0.503    qout_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         1.116     1.619 r  qout_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.619    qout[0]
    U14                                                               r  qout[0] (OUT)
  -------------------------------------------------------------------    -------------------





