

================================================================
== Vitis HLS Report for 'process_data_Pipeline_VITIS_LOOP_99_1'
================================================================
* Date:           Tue Aug  1 14:26:22 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        processapa
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.652 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6002|     6002|  60.020 us|  60.020 us|  6002|  6002|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_99_1  |     6000|     6000|         2|          1|          1|  6000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      121|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|       43|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       43|      157|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln103_1_fu_137_p2  |         +|   0|  0|  29|          22|          22|
    |add_ln103_fu_118_p2    |         +|   0|  0|  28|          21|          21|
    |add_ln99_fu_108_p2     |         +|   0|  0|  20|          13|           1|
    |planes_d0              |         -|   0|  0|  22|          15|          15|
    |icmp_ln99_fu_102_p2    |      icmp|   0|  0|  20|          13|          13|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 121|          85|          74|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   13|         26|
    |i_fu_42                  |   9|          2|   13|         26|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   28|         56|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   1|   0|    1|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |ave_load_cast_cast_reg_169  |  14|   0|   15|          1|
    |i_1_reg_174                 |  13|   0|   13|          0|
    |i_fu_42                     |  13|   0|   13|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  43|   0|   44|          1|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+----------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  process_data_Pipeline_VITIS_LOOP_99_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  process_data_Pipeline_VITIS_LOOP_99_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  process_data_Pipeline_VITIS_LOOP_99_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  process_data_Pipeline_VITIS_LOOP_99_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  process_data_Pipeline_VITIS_LOOP_99_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  process_data_Pipeline_VITIS_LOOP_99_1|  return value|
|phi_mul23             |   in|   21|     ap_none|                              phi_mul23|        scalar|
|mul_ln103_1           |   in|   22|     ap_none|                            mul_ln103_1|        scalar|
|ave_load_cast         |   in|   14|     ap_none|                          ave_load_cast|        scalar|
|adc_vectors_address0  |  out|   21|   ap_memory|                            adc_vectors|         array|
|adc_vectors_ce0       |  out|    1|   ap_memory|                            adc_vectors|         array|
|adc_vectors_q0        |   in|   14|   ap_memory|                            adc_vectors|         array|
|planes_address0       |  out|   22|   ap_memory|                                 planes|         array|
|planes_ce0            |  out|    1|   ap_memory|                                 planes|         array|
|planes_we0            |  out|    1|   ap_memory|                                 planes|         array|
|planes_d0             |  out|   15|   ap_memory|                                 planes|         array|
+----------------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ave_load_cast_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %ave_load_cast"   --->   Operation 6 'read' 'ave_load_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%mul_ln103_1_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %mul_ln103_1"   --->   Operation 7 'read' 'mul_ln103_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%phi_mul23_read = read i21 @_ssdm_op_Read.ap_auto.i21, i21 %phi_mul23"   --->   Operation 8 'read' 'phi_mul23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ave_load_cast_cast = zext i14 %ave_load_cast_read"   --->   Operation 9 'zext' 'ave_load_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.46ns)   --->   "%store_ln0 = store i13 0, i13 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc79"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = load i13 %i" [kernel.cpp:99]   --->   Operation 12 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.02ns)   --->   "%icmp_ln99 = icmp_eq  i13 %i_1, i13 6000" [kernel.cpp:99]   --->   Operation 14 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.02ns)   --->   "%add_ln99 = add i13 %i_1, i13 1" [kernel.cpp:99]   --->   Operation 15 'add' 'add_ln99' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %icmp_ln99, void %for.inc79.split, void %for.inc105.loopexit.exitStub" [kernel.cpp:99]   --->   Operation 16 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln103_2 = zext i13 %i_1" [kernel.cpp:103]   --->   Operation 17 'zext' 'zext_ln103_2' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.12ns)   --->   "%add_ln103 = add i21 %phi_mul23_read, i21 %zext_ln103_2" [kernel.cpp:103]   --->   Operation 18 'add' 'add_ln103' <Predicate = (!icmp_ln99)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln103_3 = zext i21 %add_ln103" [kernel.cpp:103]   --->   Operation 19 'zext' 'zext_ln103_3' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%adc_vectors_addr = getelementptr i14 %adc_vectors, i64 0, i64 %zext_ln103_3" [kernel.cpp:103]   --->   Operation 20 'getelementptr' 'adc_vectors_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.29ns)   --->   "%adc_vectors_load = load i21 %adc_vectors_addr" [kernel.cpp:103]   --->   Operation 21 'load' 'adc_vectors_load' <Predicate = (!icmp_ln99)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1536000> <RAM>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln99 = store i13 %add_ln99, i13 %i" [kernel.cpp:99]   --->   Operation 22 'store' 'store_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.46>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 34 'ret' 'ret_ln0' <Predicate = (icmp_ln99)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i13 %i_1" [kernel.cpp:103]   --->   Operation 23 'zext' 'zext_ln103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.12ns)   --->   "%add_ln103_1 = add i22 %mul_ln103_1_read, i22 %zext_ln103" [kernel.cpp:103]   --->   Operation 24 'add' 'add_ln103_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln103_4 = zext i22 %add_ln103_1" [kernel.cpp:103]   --->   Operation 25 'zext' 'zext_ln103_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%planes_addr = getelementptr i15 %planes, i64 0, i64 %zext_ln103_4" [kernel.cpp:103]   --->   Operation 26 'getelementptr' 'planes_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln99 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6000, i64 6000, i64 6000" [kernel.cpp:99]   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln99 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [kernel.cpp:99]   --->   Operation 28 'specloopname' 'specloopname_ln99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (1.29ns)   --->   "%adc_vectors_load = load i21 %adc_vectors_addr" [kernel.cpp:103]   --->   Operation 29 'load' 'adc_vectors_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1536000> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%adc_vectors_load_1_cast = zext i14 %adc_vectors_load" [kernel.cpp:103]   --->   Operation 30 'zext' 'adc_vectors_load_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.05ns)   --->   "%sub_ln103 = sub i15 %adc_vectors_load_1_cast, i15 %ave_load_cast_cast" [kernel.cpp:103]   --->   Operation 31 'sub' 'sub_ln103' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.29ns)   --->   "%store_ln103 = store i15 %sub_ln103, i22 %planes_addr" [kernel.cpp:103]   --->   Operation 32 'store' 'store_ln103' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 2880000> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln99 = br void %for.inc79" [kernel.cpp:99]   --->   Operation 33 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ phi_mul23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln103_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ave_load_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ adc_vectors]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ planes]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 010]
ave_load_cast_read      (read             ) [ 000]
mul_ln103_1_read        (read             ) [ 011]
phi_mul23_read          (read             ) [ 000]
ave_load_cast_cast      (zext             ) [ 011]
store_ln0               (store            ) [ 000]
br_ln0                  (br               ) [ 000]
i_1                     (load             ) [ 011]
specpipeline_ln0        (specpipeline     ) [ 000]
icmp_ln99               (icmp             ) [ 010]
add_ln99                (add              ) [ 000]
br_ln99                 (br               ) [ 000]
zext_ln103_2            (zext             ) [ 000]
add_ln103               (add              ) [ 000]
zext_ln103_3            (zext             ) [ 000]
adc_vectors_addr        (getelementptr    ) [ 011]
store_ln99              (store            ) [ 000]
zext_ln103              (zext             ) [ 000]
add_ln103_1             (add              ) [ 000]
zext_ln103_4            (zext             ) [ 000]
planes_addr             (getelementptr    ) [ 000]
speclooptripcount_ln99  (speclooptripcount) [ 000]
specloopname_ln99       (specloopname     ) [ 000]
adc_vectors_load        (load             ) [ 000]
adc_vectors_load_1_cast (zext             ) [ 000]
sub_ln103               (sub              ) [ 000]
store_ln103             (store            ) [ 000]
br_ln99                 (br               ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="phi_mul23">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phi_mul23"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mul_ln103_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln103_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ave_load_cast">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ave_load_cast"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="adc_vectors">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="adc_vectors"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="planes">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="planes"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i22"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i21"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="i_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="ave_load_cast_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="14" slack="0"/>
<pin id="48" dir="0" index="1" bw="14" slack="0"/>
<pin id="49" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ave_load_cast_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="mul_ln103_1_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="22" slack="0"/>
<pin id="54" dir="0" index="1" bw="22" slack="0"/>
<pin id="55" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln103_1_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="phi_mul23_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="21" slack="0"/>
<pin id="60" dir="0" index="1" bw="21" slack="0"/>
<pin id="61" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="phi_mul23_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="adc_vectors_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="14" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="21" slack="0"/>
<pin id="68" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="adc_vectors_addr/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="21" slack="0"/>
<pin id="73" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="adc_vectors_load/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="planes_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="15" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="22" slack="0"/>
<pin id="81" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="planes_addr/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="store_ln103_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="22" slack="0"/>
<pin id="86" dir="0" index="1" bw="15" slack="0"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="ave_load_cast_cast_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="14" slack="0"/>
<pin id="92" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ave_load_cast_cast/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln0_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="13" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="i_1_load_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="13" slack="0"/>
<pin id="101" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="icmp_ln99_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="13" slack="0"/>
<pin id="104" dir="0" index="1" bw="13" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="add_ln99_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="13" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln99/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln103_2_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="13" slack="0"/>
<pin id="116" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103_2/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="add_ln103_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="21" slack="0"/>
<pin id="120" dir="0" index="1" bw="13" slack="0"/>
<pin id="121" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="zext_ln103_3_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="21" slack="0"/>
<pin id="126" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103_3/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln99_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="13" slack="0"/>
<pin id="131" dir="0" index="1" bw="13" slack="0"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="zext_ln103_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="13" slack="1"/>
<pin id="136" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="add_ln103_1_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="22" slack="1"/>
<pin id="139" dir="0" index="1" bw="13" slack="0"/>
<pin id="140" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103_1/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="zext_ln103_4_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="22" slack="0"/>
<pin id="144" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103_4/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="adc_vectors_load_1_cast_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="14" slack="0"/>
<pin id="149" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="adc_vectors_load_1_cast/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="sub_ln103_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="14" slack="0"/>
<pin id="153" dir="0" index="1" bw="14" slack="1"/>
<pin id="154" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln103/2 "/>
</bind>
</comp>

<comp id="157" class="1005" name="i_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="13" slack="0"/>
<pin id="159" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="164" class="1005" name="mul_ln103_1_read_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="22" slack="1"/>
<pin id="166" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln103_1_read "/>
</bind>
</comp>

<comp id="169" class="1005" name="ave_load_cast_cast_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="15" slack="1"/>
<pin id="171" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="ave_load_cast_cast "/>
</bind>
</comp>

<comp id="174" class="1005" name="i_1_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="13" slack="1"/>
<pin id="176" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="182" class="1005" name="adc_vectors_addr_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="21" slack="1"/>
<pin id="184" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="adc_vectors_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="12" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="14" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="32" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="82"><net_src comp="8" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="32" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="46" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="106"><net_src comp="99" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="28" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="99" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="30" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="117"><net_src comp="99" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="58" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="114" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="118" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="133"><net_src comp="108" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="141"><net_src comp="134" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="145"><net_src comp="137" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="150"><net_src comp="71" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="151" pin="2"/><net_sink comp="84" pin=1"/></net>

<net id="160"><net_src comp="42" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="162"><net_src comp="157" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="163"><net_src comp="157" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="167"><net_src comp="52" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="172"><net_src comp="90" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="177"><net_src comp="99" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="185"><net_src comp="64" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="71" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: adc_vectors | {}
	Port: planes | {2 }
 - Input state : 
	Port: process_data_Pipeline_VITIS_LOOP_99_1 : phi_mul23 | {1 }
	Port: process_data_Pipeline_VITIS_LOOP_99_1 : mul_ln103_1 | {1 }
	Port: process_data_Pipeline_VITIS_LOOP_99_1 : ave_load_cast | {1 }
	Port: process_data_Pipeline_VITIS_LOOP_99_1 : adc_vectors | {1 2 }
	Port: process_data_Pipeline_VITIS_LOOP_99_1 : planes | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln99 : 2
		add_ln99 : 2
		br_ln99 : 3
		zext_ln103_2 : 2
		add_ln103 : 3
		zext_ln103_3 : 4
		adc_vectors_addr : 5
		adc_vectors_load : 6
		store_ln99 : 3
	State 2
		add_ln103_1 : 1
		zext_ln103_4 : 2
		planes_addr : 3
		adc_vectors_load_1_cast : 1
		sub_ln103 : 2
		store_ln103 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |         add_ln99_fu_108        |    0    |    20   |
|    add   |        add_ln103_fu_118        |    0    |    28   |
|          |       add_ln103_1_fu_137       |    0    |    29   |
|----------|--------------------------------|---------|---------|
|    sub   |        sub_ln103_fu_151        |    0    |    21   |
|----------|--------------------------------|---------|---------|
|   icmp   |        icmp_ln99_fu_102        |    0    |    20   |
|----------|--------------------------------|---------|---------|
|          |  ave_load_cast_read_read_fu_46 |    0    |    0    |
|   read   |   mul_ln103_1_read_read_fu_52  |    0    |    0    |
|          |    phi_mul23_read_read_fu_58   |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |    ave_load_cast_cast_fu_90    |    0    |    0    |
|          |       zext_ln103_2_fu_114      |    0    |    0    |
|   zext   |       zext_ln103_3_fu_124      |    0    |    0    |
|          |        zext_ln103_fu_134       |    0    |    0    |
|          |       zext_ln103_4_fu_142      |    0    |    0    |
|          | adc_vectors_load_1_cast_fu_147 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   118   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
| adc_vectors_addr_reg_182 |   21   |
|ave_load_cast_cast_reg_169|   15   |
|        i_1_reg_174       |   13   |
|         i_reg_157        |   13   |
| mul_ln103_1_read_reg_164 |   22   |
+--------------------------+--------+
|           Total          |   84   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_71 |  p0  |   2  |  21  |   42   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   42   ||   0.46  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   118  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   84   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   84   |   127  |
+-----------+--------+--------+--------+
