
OLED1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001924  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000043c  20400000  00401924  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  2 .bss          000002cc  2040043c  00401d60  0002043c  2**2
                  ALLOC
  3 .stack        00002000  20400708  0040202c  0002043c  2**0
                  ALLOC
  4 .heap         00000200  20402708  0040402c  0002043c  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  0002043c  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  0002046a  2**0
                  CONTENTS, READONLY
  7 .debug_info   000179bc  00000000  00000000  000204c3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000033b9  00000000  00000000  00037e7f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00004da4  00000000  00000000  0003b238  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000928  00000000  00000000  0003ffdc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000009a0  00000000  00000000  00040904  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00009748  00000000  00000000  000412a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000dfc3  00000000  00000000  0004a9ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0008fbbe  00000000  00000000  000589af  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001560  00000000  00000000  000e8570  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	08 27 40 20 8d 14 40 00 89 14 40 00 89 14 40 00     .'@ ..@...@...@.
  400010:	89 14 40 00 89 14 40 00 89 14 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	89 14 40 00 89 14 40 00 00 00 00 00 89 14 40 00     ..@...@.......@.
  40003c:	89 14 40 00 89 14 40 00 89 14 40 00 89 14 40 00     ..@...@...@...@.
  40004c:	a1 07 40 00 89 14 40 00 89 14 40 00 89 14 40 00     ..@...@...@...@.
  40005c:	89 14 40 00 89 14 40 00 00 00 00 00 ed 0f 40 00     ..@...@.......@.
  40006c:	01 10 40 00 15 10 40 00 89 14 40 00 89 14 40 00     ..@...@...@...@.
  40007c:	89 14 40 00 29 10 40 00 3d 10 40 00 89 14 40 00     ..@.).@.=.@...@.
  40008c:	89 14 40 00 89 14 40 00 89 14 40 00 89 14 40 00     ..@...@...@...@.
  40009c:	79 07 40 00 29 08 40 00 89 14 40 00 89 14 40 00     y.@.).@...@...@.
  4000ac:	89 14 40 00 89 14 40 00 89 14 40 00 89 14 40 00     ..@...@...@...@.
  4000bc:	89 14 40 00 89 14 40 00 89 14 40 00 89 14 40 00     ..@...@...@...@.
  4000cc:	89 14 40 00 00 00 00 00 89 14 40 00 00 00 00 00     ..@.......@.....
  4000dc:	89 14 40 00 89 14 40 00 89 14 40 00 89 14 40 00     ..@...@...@...@.
  4000ec:	89 14 40 00 89 14 40 00 89 14 40 00 89 14 40 00     ..@...@...@...@.
  4000fc:	89 14 40 00 89 14 40 00 89 14 40 00 89 14 40 00     ..@...@...@...@.
  40010c:	89 14 40 00 89 14 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 89 14 40 00 89 14 40 00 89 14 40 00     ......@...@...@.
  40012c:	89 14 40 00 89 14 40 00 00 00 00 00 89 14 40 00     ..@...@.......@.
  40013c:	89 14 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	2040043c 	.word	0x2040043c
  40015c:	00000000 	.word	0x00000000
  400160:	00401924 	.word	0x00401924

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00401924 	.word	0x00401924
  4001a0:	20400440 	.word	0x20400440
  4001a4:	00401924 	.word	0x00401924
  4001a8:	00000000 	.word	0x00000000

004001ac <rtt_init>:
  4001ac:	4b03      	ldr	r3, [pc, #12]	; (4001bc <rtt_init+0x10>)
  4001ae:	681b      	ldr	r3, [r3, #0]
  4001b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
  4001b4:	4319      	orrs	r1, r3
  4001b6:	6001      	str	r1, [r0, #0]
  4001b8:	2000      	movs	r0, #0
  4001ba:	4770      	bx	lr
  4001bc:	20400458 	.word	0x20400458

004001c0 <rtt_sel_source>:
  4001c0:	b941      	cbnz	r1, 4001d4 <rtt_sel_source+0x14>
  4001c2:	4a09      	ldr	r2, [pc, #36]	; (4001e8 <rtt_sel_source+0x28>)
  4001c4:	6813      	ldr	r3, [r2, #0]
  4001c6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  4001ca:	6013      	str	r3, [r2, #0]
  4001cc:	6802      	ldr	r2, [r0, #0]
  4001ce:	4313      	orrs	r3, r2
  4001d0:	6003      	str	r3, [r0, #0]
  4001d2:	4770      	bx	lr
  4001d4:	4a04      	ldr	r2, [pc, #16]	; (4001e8 <rtt_sel_source+0x28>)
  4001d6:	6813      	ldr	r3, [r2, #0]
  4001d8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  4001dc:	6013      	str	r3, [r2, #0]
  4001de:	6802      	ldr	r2, [r0, #0]
  4001e0:	4313      	orrs	r3, r2
  4001e2:	6003      	str	r3, [r0, #0]
  4001e4:	4770      	bx	lr
  4001e6:	bf00      	nop
  4001e8:	20400458 	.word	0x20400458

004001ec <rtt_enable_interrupt>:
  4001ec:	6802      	ldr	r2, [r0, #0]
  4001ee:	4b03      	ldr	r3, [pc, #12]	; (4001fc <rtt_enable_interrupt+0x10>)
  4001f0:	681b      	ldr	r3, [r3, #0]
  4001f2:	4319      	orrs	r1, r3
  4001f4:	4311      	orrs	r1, r2
  4001f6:	6001      	str	r1, [r0, #0]
  4001f8:	4770      	bx	lr
  4001fa:	bf00      	nop
  4001fc:	20400458 	.word	0x20400458

00400200 <rtt_disable_interrupt>:
  400200:	6803      	ldr	r3, [r0, #0]
  400202:	ea23 0101 	bic.w	r1, r3, r1
  400206:	4b02      	ldr	r3, [pc, #8]	; (400210 <rtt_disable_interrupt+0x10>)
  400208:	681b      	ldr	r3, [r3, #0]
  40020a:	4319      	orrs	r1, r3
  40020c:	6001      	str	r1, [r0, #0]
  40020e:	4770      	bx	lr
  400210:	20400458 	.word	0x20400458

00400214 <rtt_read_timer_value>:
  400214:	6882      	ldr	r2, [r0, #8]
  400216:	6883      	ldr	r3, [r0, #8]
  400218:	429a      	cmp	r2, r3
  40021a:	d003      	beq.n	400224 <rtt_read_timer_value+0x10>
  40021c:	6882      	ldr	r2, [r0, #8]
  40021e:	6883      	ldr	r3, [r0, #8]
  400220:	4293      	cmp	r3, r2
  400222:	d1fb      	bne.n	40021c <rtt_read_timer_value+0x8>
  400224:	4618      	mov	r0, r3
  400226:	4770      	bx	lr

00400228 <rtt_get_status>:
  400228:	68c0      	ldr	r0, [r0, #12]
  40022a:	4770      	bx	lr

0040022c <rtt_write_alarm_time>:
  40022c:	b570      	push	{r4, r5, r6, lr}
  40022e:	4606      	mov	r6, r0
  400230:	460d      	mov	r5, r1
  400232:	6804      	ldr	r4, [r0, #0]
  400234:	f404 3480 	and.w	r4, r4, #65536	; 0x10000
  400238:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  40023c:	4809      	ldr	r0, [pc, #36]	; (400264 <rtt_write_alarm_time+0x38>)
  40023e:	4b0a      	ldr	r3, [pc, #40]	; (400268 <rtt_write_alarm_time+0x3c>)
  400240:	4798      	blx	r3
  400242:	b92d      	cbnz	r5, 400250 <rtt_write_alarm_time+0x24>
  400244:	f04f 33ff 	mov.w	r3, #4294967295
  400248:	6073      	str	r3, [r6, #4]
  40024a:	b924      	cbnz	r4, 400256 <rtt_write_alarm_time+0x2a>
  40024c:	2000      	movs	r0, #0
  40024e:	bd70      	pop	{r4, r5, r6, pc}
  400250:	3d01      	subs	r5, #1
  400252:	6075      	str	r5, [r6, #4]
  400254:	e7f9      	b.n	40024a <rtt_write_alarm_time+0x1e>
  400256:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  40025a:	4802      	ldr	r0, [pc, #8]	; (400264 <rtt_write_alarm_time+0x38>)
  40025c:	4b03      	ldr	r3, [pc, #12]	; (40026c <rtt_write_alarm_time+0x40>)
  40025e:	4798      	blx	r3
  400260:	e7f4      	b.n	40024c <rtt_write_alarm_time+0x20>
  400262:	bf00      	nop
  400264:	400e1830 	.word	0x400e1830
  400268:	00400201 	.word	0x00400201
  40026c:	004001ed 	.word	0x004001ed

00400270 <spi_enable_clock>:
  400270:	b508      	push	{r3, lr}
  400272:	4b07      	ldr	r3, [pc, #28]	; (400290 <spi_enable_clock+0x20>)
  400274:	4298      	cmp	r0, r3
  400276:	d003      	beq.n	400280 <spi_enable_clock+0x10>
  400278:	4b06      	ldr	r3, [pc, #24]	; (400294 <spi_enable_clock+0x24>)
  40027a:	4298      	cmp	r0, r3
  40027c:	d004      	beq.n	400288 <spi_enable_clock+0x18>
  40027e:	bd08      	pop	{r3, pc}
  400280:	2015      	movs	r0, #21
  400282:	4b05      	ldr	r3, [pc, #20]	; (400298 <spi_enable_clock+0x28>)
  400284:	4798      	blx	r3
  400286:	bd08      	pop	{r3, pc}
  400288:	202a      	movs	r0, #42	; 0x2a
  40028a:	4b03      	ldr	r3, [pc, #12]	; (400298 <spi_enable_clock+0x28>)
  40028c:	4798      	blx	r3
  40028e:	e7f6      	b.n	40027e <spi_enable_clock+0xe>
  400290:	40008000 	.word	0x40008000
  400294:	40058000 	.word	0x40058000
  400298:	00401171 	.word	0x00401171

0040029c <spi_set_peripheral_chip_select_value>:
  40029c:	6843      	ldr	r3, [r0, #4]
  40029e:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4002a2:	6043      	str	r3, [r0, #4]
  4002a4:	6843      	ldr	r3, [r0, #4]
  4002a6:	0409      	lsls	r1, r1, #16
  4002a8:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  4002ac:	4319      	orrs	r1, r3
  4002ae:	6041      	str	r1, [r0, #4]
  4002b0:	4770      	bx	lr

004002b2 <spi_write>:
  4002b2:	b430      	push	{r4, r5}
  4002b4:	f643 2499 	movw	r4, #15001	; 0x3a99
  4002b8:	6905      	ldr	r5, [r0, #16]
  4002ba:	f015 0f02 	tst.w	r5, #2
  4002be:	d103      	bne.n	4002c8 <spi_write+0x16>
  4002c0:	3c01      	subs	r4, #1
  4002c2:	d1f9      	bne.n	4002b8 <spi_write+0x6>
  4002c4:	2001      	movs	r0, #1
  4002c6:	e00c      	b.n	4002e2 <spi_write+0x30>
  4002c8:	6844      	ldr	r4, [r0, #4]
  4002ca:	f014 0f02 	tst.w	r4, #2
  4002ce:	d006      	beq.n	4002de <spi_write+0x2c>
  4002d0:	0412      	lsls	r2, r2, #16
  4002d2:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  4002d6:	4311      	orrs	r1, r2
  4002d8:	b10b      	cbz	r3, 4002de <spi_write+0x2c>
  4002da:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
  4002de:	60c1      	str	r1, [r0, #12]
  4002e0:	2000      	movs	r0, #0
  4002e2:	bc30      	pop	{r4, r5}
  4002e4:	4770      	bx	lr

004002e6 <spi_set_clock_polarity>:
  4002e6:	b932      	cbnz	r2, 4002f6 <spi_set_clock_polarity+0x10>
  4002e8:	eb00 0081 	add.w	r0, r0, r1, lsl #2
  4002ec:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002ee:	f023 0301 	bic.w	r3, r3, #1
  4002f2:	6303      	str	r3, [r0, #48]	; 0x30
  4002f4:	4770      	bx	lr
  4002f6:	eb00 0081 	add.w	r0, r0, r1, lsl #2
  4002fa:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002fc:	f043 0301 	orr.w	r3, r3, #1
  400300:	6303      	str	r3, [r0, #48]	; 0x30
  400302:	4770      	bx	lr

00400304 <spi_set_clock_phase>:
  400304:	b932      	cbnz	r2, 400314 <spi_set_clock_phase+0x10>
  400306:	eb00 0081 	add.w	r0, r0, r1, lsl #2
  40030a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40030c:	f023 0302 	bic.w	r3, r3, #2
  400310:	6303      	str	r3, [r0, #48]	; 0x30
  400312:	4770      	bx	lr
  400314:	eb00 0081 	add.w	r0, r0, r1, lsl #2
  400318:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40031a:	f043 0302 	orr.w	r3, r3, #2
  40031e:	6303      	str	r3, [r0, #48]	; 0x30
  400320:	4770      	bx	lr

00400322 <spi_configure_cs_behavior>:
  400322:	2a04      	cmp	r2, #4
  400324:	d003      	beq.n	40032e <spi_configure_cs_behavior+0xc>
  400326:	b16a      	cbz	r2, 400344 <spi_configure_cs_behavior+0x22>
  400328:	2a08      	cmp	r2, #8
  40032a:	d016      	beq.n	40035a <spi_configure_cs_behavior+0x38>
  40032c:	4770      	bx	lr
  40032e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
  400332:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400334:	f023 0308 	bic.w	r3, r3, #8
  400338:	6303      	str	r3, [r0, #48]	; 0x30
  40033a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40033c:	f043 0304 	orr.w	r3, r3, #4
  400340:	6303      	str	r3, [r0, #48]	; 0x30
  400342:	4770      	bx	lr
  400344:	eb00 0081 	add.w	r0, r0, r1, lsl #2
  400348:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40034a:	f023 0308 	bic.w	r3, r3, #8
  40034e:	6303      	str	r3, [r0, #48]	; 0x30
  400350:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400352:	f023 0304 	bic.w	r3, r3, #4
  400356:	6303      	str	r3, [r0, #48]	; 0x30
  400358:	4770      	bx	lr
  40035a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
  40035e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400360:	f043 0308 	orr.w	r3, r3, #8
  400364:	6303      	str	r3, [r0, #48]	; 0x30
  400366:	e7e1      	b.n	40032c <spi_configure_cs_behavior+0xa>

00400368 <spi_set_bits_per_transfer>:
  400368:	eb00 0181 	add.w	r1, r0, r1, lsl #2
  40036c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40036e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  400372:	630b      	str	r3, [r1, #48]	; 0x30
  400374:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400376:	431a      	orrs	r2, r3
  400378:	630a      	str	r2, [r1, #48]	; 0x30
  40037a:	4770      	bx	lr

0040037c <spi_calc_baudrate_div>:
  40037c:	1e43      	subs	r3, r0, #1
  40037e:	4419      	add	r1, r3
  400380:	fbb1 f0f0 	udiv	r0, r1, r0
  400384:	1e43      	subs	r3, r0, #1
  400386:	2bfe      	cmp	r3, #254	; 0xfe
  400388:	bf94      	ite	ls
  40038a:	b200      	sxthls	r0, r0
  40038c:	f04f 30ff 	movhi.w	r0, #4294967295
  400390:	4770      	bx	lr

00400392 <spi_set_baudrate_div>:
  400392:	b17a      	cbz	r2, 4003b4 <spi_set_baudrate_div+0x22>
  400394:	b410      	push	{r4}
  400396:	4614      	mov	r4, r2
  400398:	eb00 0181 	add.w	r1, r0, r1, lsl #2
  40039c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40039e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4003a2:	630b      	str	r3, [r1, #48]	; 0x30
  4003a4:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4003a6:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  4003aa:	630a      	str	r2, [r1, #48]	; 0x30
  4003ac:	2000      	movs	r0, #0
  4003ae:	f85d 4b04 	ldr.w	r4, [sp], #4
  4003b2:	4770      	bx	lr
  4003b4:	f04f 30ff 	mov.w	r0, #4294967295
  4003b8:	4770      	bx	lr

004003ba <tc_init>:
  4003ba:	b410      	push	{r4}
  4003bc:	0189      	lsls	r1, r1, #6
  4003be:	1843      	adds	r3, r0, r1
  4003c0:	2402      	movs	r4, #2
  4003c2:	5044      	str	r4, [r0, r1]
  4003c4:	f04f 31ff 	mov.w	r1, #4294967295
  4003c8:	6299      	str	r1, [r3, #40]	; 0x28
  4003ca:	6a19      	ldr	r1, [r3, #32]
  4003cc:	605a      	str	r2, [r3, #4]
  4003ce:	f85d 4b04 	ldr.w	r4, [sp], #4
  4003d2:	4770      	bx	lr

004003d4 <tc_start>:
  4003d4:	0189      	lsls	r1, r1, #6
  4003d6:	2305      	movs	r3, #5
  4003d8:	5043      	str	r3, [r0, r1]
  4003da:	4770      	bx	lr

004003dc <tc_write_rc>:
  4003dc:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  4003e0:	61ca      	str	r2, [r1, #28]
  4003e2:	4770      	bx	lr

004003e4 <tc_enable_interrupt>:
  4003e4:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  4003e8:	624a      	str	r2, [r1, #36]	; 0x24
  4003ea:	4770      	bx	lr

004003ec <tc_get_status>:
  4003ec:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  4003f0:	6a08      	ldr	r0, [r1, #32]
  4003f2:	4770      	bx	lr

004003f4 <tc_find_mck_divisor>:
  4003f4:	b4f0      	push	{r4, r5, r6, r7}
  4003f6:	b086      	sub	sp, #24
  4003f8:	2402      	movs	r4, #2
  4003fa:	9401      	str	r4, [sp, #4]
  4003fc:	2408      	movs	r4, #8
  4003fe:	9402      	str	r4, [sp, #8]
  400400:	2420      	movs	r4, #32
  400402:	9403      	str	r4, [sp, #12]
  400404:	2480      	movs	r4, #128	; 0x80
  400406:	9404      	str	r4, [sp, #16]
  400408:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40040a:	0be4      	lsrs	r4, r4, #15
  40040c:	9405      	str	r4, [sp, #20]
  40040e:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  400412:	d814      	bhi.n	40043e <tc_find_mck_divisor+0x4a>
  400414:	0c4c      	lsrs	r4, r1, #17
  400416:	42a0      	cmp	r0, r4
  400418:	d217      	bcs.n	40044a <tc_find_mck_divisor+0x56>
  40041a:	2501      	movs	r5, #1
  40041c:	af01      	add	r7, sp, #4
  40041e:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  400422:	fbb1 f4f4 	udiv	r4, r1, r4
  400426:	0c26      	lsrs	r6, r4, #16
  400428:	4284      	cmp	r4, r0
  40042a:	d30a      	bcc.n	400442 <tc_find_mck_divisor+0x4e>
  40042c:	4286      	cmp	r6, r0
  40042e:	d90d      	bls.n	40044c <tc_find_mck_divisor+0x58>
  400430:	3501      	adds	r5, #1
  400432:	2d05      	cmp	r5, #5
  400434:	d1f3      	bne.n	40041e <tc_find_mck_divisor+0x2a>
  400436:	2000      	movs	r0, #0
  400438:	b006      	add	sp, #24
  40043a:	bcf0      	pop	{r4, r5, r6, r7}
  40043c:	4770      	bx	lr
  40043e:	2000      	movs	r0, #0
  400440:	e7fa      	b.n	400438 <tc_find_mck_divisor+0x44>
  400442:	2000      	movs	r0, #0
  400444:	e7f8      	b.n	400438 <tc_find_mck_divisor+0x44>
  400446:	2001      	movs	r0, #1
  400448:	e7f6      	b.n	400438 <tc_find_mck_divisor+0x44>
  40044a:	2500      	movs	r5, #0
  40044c:	b12a      	cbz	r2, 40045a <tc_find_mck_divisor+0x66>
  40044e:	a906      	add	r1, sp, #24
  400450:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  400454:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400458:	6011      	str	r1, [r2, #0]
  40045a:	2b00      	cmp	r3, #0
  40045c:	d0f3      	beq.n	400446 <tc_find_mck_divisor+0x52>
  40045e:	601d      	str	r5, [r3, #0]
  400460:	2001      	movs	r0, #1
  400462:	e7e9      	b.n	400438 <tc_find_mck_divisor+0x44>

00400464 <but1_callback>:
}


void but1_callback(void)
{
    but1_flag = 1;
  400464:	2201      	movs	r2, #1
  400466:	4b01      	ldr	r3, [pc, #4]	; (40046c <but1_callback+0x8>)
  400468:	701a      	strb	r2, [r3, #0]
  40046a:	4770      	bx	lr
  40046c:	2040045c 	.word	0x2040045c

00400470 <but2_callback>:
    but1_flag = val;
}

void but2_callback(void)
{
    but2_flag = 1;
  400470:	2201      	movs	r2, #1
  400472:	4b01      	ldr	r3, [pc, #4]	; (400478 <but2_callback+0x8>)
  400474:	701a      	strb	r2, [r3, #0]
  400476:	4770      	bx	lr
  400478:	2040045d 	.word	0x2040045d

0040047c <but3_callback>:
    but2_flag = val;
}

void but3_callback(void)
{
    but3_flag = 1;
  40047c:	2201      	movs	r2, #1
  40047e:	4b01      	ldr	r3, [pc, #4]	; (400484 <but3_callback+0x8>)
  400480:	701a      	strb	r2, [r3, #0]
  400482:	4770      	bx	lr
  400484:	2040045e 	.word	0x2040045e

00400488 <TC_init>:
{
  400488:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40048c:	b085      	sub	sp, #20
  40048e:	4606      	mov	r6, r0
  400490:	460c      	mov	r4, r1
  400492:	4617      	mov	r7, r2
  400494:	4698      	mov	r8, r3
    pmc_enable_periph_clk(ID_TC);
  400496:	4608      	mov	r0, r1
  400498:	4b1c      	ldr	r3, [pc, #112]	; (40050c <TC_init+0x84>)
  40049a:	4798      	blx	r3
    tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  40049c:	4d1c      	ldr	r5, [pc, #112]	; (400510 <TC_init+0x88>)
  40049e:	9500      	str	r5, [sp, #0]
  4004a0:	ab02      	add	r3, sp, #8
  4004a2:	aa03      	add	r2, sp, #12
  4004a4:	4629      	mov	r1, r5
  4004a6:	4640      	mov	r0, r8
  4004a8:	f8df 9080 	ldr.w	r9, [pc, #128]	; 40052c <TC_init+0xa4>
  4004ac:	47c8      	blx	r9
    tc_init(TC, TC_CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  4004ae:	9a02      	ldr	r2, [sp, #8]
  4004b0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  4004b4:	4639      	mov	r1, r7
  4004b6:	4630      	mov	r0, r6
  4004b8:	4b16      	ldr	r3, [pc, #88]	; (400514 <TC_init+0x8c>)
  4004ba:	4798      	blx	r3
    tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq);
  4004bc:	9a03      	ldr	r2, [sp, #12]
  4004be:	fbb5 f2f2 	udiv	r2, r5, r2
  4004c2:	fbb2 f2f8 	udiv	r2, r2, r8
  4004c6:	4639      	mov	r1, r7
  4004c8:	4630      	mov	r0, r6
  4004ca:	4b13      	ldr	r3, [pc, #76]	; (400518 <TC_init+0x90>)
  4004cc:	4798      	blx	r3
    NVIC_SetPriority(ID_TC, 4);
  4004ce:	b263      	sxtb	r3, r4
    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
  4004d0:	2b00      	cmp	r3, #0
  4004d2:	db13      	blt.n	4004fc <TC_init+0x74>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4004d4:	4a11      	ldr	r2, [pc, #68]	; (40051c <TC_init+0x94>)
  4004d6:	2180      	movs	r1, #128	; 0x80
  4004d8:	54d1      	strb	r1, [r2, r3]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4004da:	095b      	lsrs	r3, r3, #5
  4004dc:	f004 041f 	and.w	r4, r4, #31
  4004e0:	2201      	movs	r2, #1
  4004e2:	fa02 f404 	lsl.w	r4, r2, r4
  4004e6:	4a0e      	ldr	r2, [pc, #56]	; (400520 <TC_init+0x98>)
  4004e8:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
    tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);
  4004ec:	2210      	movs	r2, #16
  4004ee:	4639      	mov	r1, r7
  4004f0:	4630      	mov	r0, r6
  4004f2:	4b0c      	ldr	r3, [pc, #48]	; (400524 <TC_init+0x9c>)
  4004f4:	4798      	blx	r3
}
  4004f6:	b005      	add	sp, #20
  4004f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4004fc:	f004 010f 	and.w	r1, r4, #15
  400500:	4a09      	ldr	r2, [pc, #36]	; (400528 <TC_init+0xa0>)
  400502:	440a      	add	r2, r1
  400504:	2180      	movs	r1, #128	; 0x80
  400506:	7611      	strb	r1, [r2, #24]
  400508:	e7e7      	b.n	4004da <TC_init+0x52>
  40050a:	bf00      	nop
  40050c:	00401171 	.word	0x00401171
  400510:	11e1a300 	.word	0x11e1a300
  400514:	004003bb 	.word	0x004003bb
  400518:	004003dd 	.word	0x004003dd
  40051c:	e000e400 	.word	0xe000e400
  400520:	e000e100 	.word	0xe000e100
  400524:	004003e5 	.word	0x004003e5
  400528:	e000ecfc 	.word	0xe000ecfc
  40052c:	004003f5 	.word	0x004003f5

00400530 <RTT_init>:
{
  400530:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400534:	ed2d 8b02 	vpush	{d8}
  400538:	b082      	sub	sp, #8
  40053a:	ee08 0a10 	vmov	s16, r0
  40053e:	4688      	mov	r8, r1
  400540:	4617      	mov	r7, r2
    rtt_sel_source(RTT, false);
  400542:	4c20      	ldr	r4, [pc, #128]	; (4005c4 <RTT_init+0x94>)
  400544:	2100      	movs	r1, #0
  400546:	4620      	mov	r0, r4
  400548:	4b1f      	ldr	r3, [pc, #124]	; (4005c8 <RTT_init+0x98>)
  40054a:	4798      	blx	r3
    uint16_t pllPreScale = (int)(((float)32768) / freqPrescale);
  40054c:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 4005cc <RTT_init+0x9c>
  400550:	eec7 7a08 	vdiv.f32	s15, s14, s16
  400554:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  400558:	edcd 7a01 	vstr	s15, [sp, #4]
    rtt_init(RTT, pllPreScale);
  40055c:	f8bd 1004 	ldrh.w	r1, [sp, #4]
  400560:	4620      	mov	r0, r4
  400562:	4b1b      	ldr	r3, [pc, #108]	; (4005d0 <RTT_init+0xa0>)
  400564:	4798      	blx	r3
    if (rttIRQSource & RTT_MR_ALMIEN)
  400566:	f417 3f80 	tst.w	r7, #65536	; 0x10000
  40056a:	d116      	bne.n	40059a <RTT_init+0x6a>
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  40056c:	4b19      	ldr	r3, [pc, #100]	; (4005d4 <RTT_init+0xa4>)
  40056e:	2208      	movs	r2, #8
  400570:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400574:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400578:	2180      	movs	r1, #128	; 0x80
  40057a:	f883 1303 	strb.w	r1, [r3, #771]	; 0x303
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40057e:	601a      	str	r2, [r3, #0]
    if (rttIRQSource & (RTT_MR_RTTINCIEN | RTT_MR_ALMIEN))
  400580:	f417 3f40 	tst.w	r7, #196608	; 0x30000
  400584:	d119      	bne.n	4005ba <RTT_init+0x8a>
        rtt_disable_interrupt(RTT, RTT_MR_RTTINCIEN | RTT_MR_ALMIEN);
  400586:	f44f 3140 	mov.w	r1, #196608	; 0x30000
  40058a:	480e      	ldr	r0, [pc, #56]	; (4005c4 <RTT_init+0x94>)
  40058c:	4b12      	ldr	r3, [pc, #72]	; (4005d8 <RTT_init+0xa8>)
  40058e:	4798      	blx	r3
}
  400590:	b002      	add	sp, #8
  400592:	ecbd 8b02 	vpop	{d8}
  400596:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        ul_previous_time = rtt_read_timer_value(RTT);
  40059a:	4620      	mov	r0, r4
  40059c:	4b0f      	ldr	r3, [pc, #60]	; (4005dc <RTT_init+0xac>)
  40059e:	4798      	blx	r3
  4005a0:	4604      	mov	r4, r0
        while (ul_previous_time == rtt_read_timer_value(RTT))
  4005a2:	4e08      	ldr	r6, [pc, #32]	; (4005c4 <RTT_init+0x94>)
  4005a4:	4d0d      	ldr	r5, [pc, #52]	; (4005dc <RTT_init+0xac>)
  4005a6:	4630      	mov	r0, r6
  4005a8:	47a8      	blx	r5
  4005aa:	4284      	cmp	r4, r0
  4005ac:	d0fb      	beq.n	4005a6 <RTT_init+0x76>
        rtt_write_alarm_time(RTT, IrqNPulses + ul_previous_time);
  4005ae:	eb04 0108 	add.w	r1, r4, r8
  4005b2:	4804      	ldr	r0, [pc, #16]	; (4005c4 <RTT_init+0x94>)
  4005b4:	4b0a      	ldr	r3, [pc, #40]	; (4005e0 <RTT_init+0xb0>)
  4005b6:	4798      	blx	r3
  4005b8:	e7d8      	b.n	40056c <RTT_init+0x3c>
        rtt_enable_interrupt(RTT, rttIRQSource);
  4005ba:	4639      	mov	r1, r7
  4005bc:	4801      	ldr	r0, [pc, #4]	; (4005c4 <RTT_init+0x94>)
  4005be:	4b09      	ldr	r3, [pc, #36]	; (4005e4 <RTT_init+0xb4>)
  4005c0:	4798      	blx	r3
  4005c2:	e7e5      	b.n	400590 <RTT_init+0x60>
  4005c4:	400e1830 	.word	0x400e1830
  4005c8:	004001c1 	.word	0x004001c1
  4005cc:	47000000 	.word	0x47000000
  4005d0:	004001ad 	.word	0x004001ad
  4005d4:	e000e100 	.word	0xe000e100
  4005d8:	00400201 	.word	0x00400201
  4005dc:	00400215 	.word	0x00400215
  4005e0:	0040022d 	.word	0x0040022d
  4005e4:	004001ed 	.word	0x004001ed

004005e8 <init>:
{
  4005e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4005ec:	b083      	sub	sp, #12
    board_init();
  4005ee:	4b50      	ldr	r3, [pc, #320]	; (400730 <init+0x148>)
  4005f0:	4798      	blx	r3
    sysclk_init();
  4005f2:	4b50      	ldr	r3, [pc, #320]	; (400734 <init+0x14c>)
  4005f4:	4798      	blx	r3
    gfx_mono_ssd1306_init();
  4005f6:	4b50      	ldr	r3, [pc, #320]	; (400738 <init+0x150>)
  4005f8:	4798      	blx	r3
    WDT->WDT_MR = WDT_MR_WDDIS;
  4005fa:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4005fe:	4b4f      	ldr	r3, [pc, #316]	; (40073c <init+0x154>)
  400600:	605a      	str	r2, [r3, #4]
    pmc_enable_periph_clk(ID_PIOA);
  400602:	200a      	movs	r0, #10
  400604:	4c4e      	ldr	r4, [pc, #312]	; (400740 <init+0x158>)
  400606:	47a0      	blx	r4
    pmc_enable_periph_clk(ID_PIOB);
  400608:	200b      	movs	r0, #11
  40060a:	47a0      	blx	r4
    pmc_enable_periph_clk(ID_PIOC);
  40060c:	200c      	movs	r0, #12
  40060e:	47a0      	blx	r4
    pmc_enable_periph_clk(ID_PIOD);
  400610:	2010      	movs	r0, #16
  400612:	47a0      	blx	r4
    pio_configure(BUT1_PIO, PIO_INPUT, BUT1_PIO_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  400614:	4c4b      	ldr	r4, [pc, #300]	; (400744 <init+0x15c>)
  400616:	2309      	movs	r3, #9
  400618:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40061c:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  400620:	4620      	mov	r0, r4
  400622:	4d49      	ldr	r5, [pc, #292]	; (400748 <init+0x160>)
  400624:	47a8      	blx	r5
    pio_set_debounce_filter(BUT1_PIO, BUT1_PIO_IDX_MASK, 60);
  400626:	223c      	movs	r2, #60	; 0x3c
  400628:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40062c:	4620      	mov	r0, r4
  40062e:	f8df b138 	ldr.w	fp, [pc, #312]	; 400768 <init+0x180>
  400632:	47d8      	blx	fp
    pio_handler_set(BUT1_PIO,
  400634:	4b45      	ldr	r3, [pc, #276]	; (40074c <init+0x164>)
  400636:	9300      	str	r3, [sp, #0]
  400638:	2350      	movs	r3, #80	; 0x50
  40063a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40063e:	2110      	movs	r1, #16
  400640:	4620      	mov	r0, r4
  400642:	f8df a128 	ldr.w	sl, [pc, #296]	; 40076c <init+0x184>
  400646:	47d0      	blx	sl
    pio_enable_interrupt(BUT1_PIO, BUT1_PIO_IDX_MASK);
  400648:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40064c:	4620      	mov	r0, r4
  40064e:	f8df 9120 	ldr.w	r9, [pc, #288]	; 400770 <init+0x188>
  400652:	47c8      	blx	r9
    pio_get_interrupt_status(BUT1_PIO);
  400654:	4620      	mov	r0, r4
  400656:	f8df 811c 	ldr.w	r8, [pc, #284]	; 400774 <init+0x18c>
  40065a:	47c0      	blx	r8
  40065c:	4e3c      	ldr	r6, [pc, #240]	; (400750 <init+0x168>)
  40065e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  400662:	6033      	str	r3, [r6, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400664:	2780      	movs	r7, #128	; 0x80
  400666:	f886 7310 	strb.w	r7, [r6, #784]	; 0x310
    pio_configure(BUT2_PIO, PIO_INPUT, BUT2_PIO_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  40066a:	2309      	movs	r3, #9
  40066c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  400670:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  400674:	4837      	ldr	r0, [pc, #220]	; (400754 <init+0x16c>)
  400676:	47a8      	blx	r5
    pio_set_debounce_filter(BUT2_PIO, BUT2_PIO_IDX_MASK, 60);
  400678:	223c      	movs	r2, #60	; 0x3c
  40067a:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  40067e:	4835      	ldr	r0, [pc, #212]	; (400754 <init+0x16c>)
  400680:	47d8      	blx	fp
    pio_handler_set(BUT2_PIO,
  400682:	4b35      	ldr	r3, [pc, #212]	; (400758 <init+0x170>)
  400684:	9300      	str	r3, [sp, #0]
  400686:	2350      	movs	r3, #80	; 0x50
  400688:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  40068c:	210c      	movs	r1, #12
  40068e:	4831      	ldr	r0, [pc, #196]	; (400754 <init+0x16c>)
  400690:	47d0      	blx	sl
    pio_enable_interrupt(BUT2_PIO, BUT2_PIO_IDX_MASK);
  400692:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  400696:	482f      	ldr	r0, [pc, #188]	; (400754 <init+0x16c>)
  400698:	47c8      	blx	r9
    pio_get_interrupt_status(BUT2_PIO);
  40069a:	482e      	ldr	r0, [pc, #184]	; (400754 <init+0x16c>)
  40069c:	47c0      	blx	r8
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40069e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4006a2:	6033      	str	r3, [r6, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4006a4:	f886 730c 	strb.w	r7, [r6, #780]	; 0x30c
    pio_configure(BUT3_PIO, PIO_INPUT, BUT3_PIO_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  4006a8:	f5a4 64c0 	sub.w	r4, r4, #1536	; 0x600
  4006ac:	2309      	movs	r3, #9
  4006ae:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4006b2:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4006b6:	4620      	mov	r0, r4
  4006b8:	47a8      	blx	r5
    pio_set_debounce_filter(BUT3_PIO, BUT3_PIO_IDX_MASK, 60);
  4006ba:	223c      	movs	r2, #60	; 0x3c
  4006bc:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  4006c0:	4620      	mov	r0, r4
  4006c2:	47d8      	blx	fp
    pio_handler_set(BUT3_PIO,
  4006c4:	4b25      	ldr	r3, [pc, #148]	; (40075c <init+0x174>)
  4006c6:	9300      	str	r3, [sp, #0]
  4006c8:	2350      	movs	r3, #80	; 0x50
  4006ca:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4006ce:	210a      	movs	r1, #10
  4006d0:	4620      	mov	r0, r4
  4006d2:	47d0      	blx	sl
    pio_enable_interrupt(BUT3_PIO, BUT3_PIO_IDX_MASK);
  4006d4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  4006d8:	4620      	mov	r0, r4
  4006da:	47c8      	blx	r9
    pio_get_interrupt_status(BUT3_PIO);
  4006dc:	4620      	mov	r0, r4
  4006de:	47c0      	blx	r8
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4006e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4006e4:	6033      	str	r3, [r6, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4006e6:	f886 730a 	strb.w	r7, [r6, #778]	; 0x30a
    pio_configure(LED1_PIO, PIO_OUTPUT_0, LED1_PIO_IDX_MASK, PIO_DEFAULT);
  4006ea:	2300      	movs	r3, #0
  4006ec:	2201      	movs	r2, #1
  4006ee:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4006f2:	4620      	mov	r0, r4
  4006f4:	47a8      	blx	r5
    pio_set(LED1_PIO, LED1_PIO_IDX_MASK);
  4006f6:	2101      	movs	r1, #1
  4006f8:	4620      	mov	r0, r4
  4006fa:	4c19      	ldr	r4, [pc, #100]	; (400760 <init+0x178>)
  4006fc:	47a0      	blx	r4
    pio_configure(LED2_PIO, PIO_OUTPUT_0, LED2_PIO_IDX_MASK, PIO_DEFAULT);
  4006fe:	2300      	movs	r3, #0
  400700:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  400704:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400708:	4812      	ldr	r0, [pc, #72]	; (400754 <init+0x16c>)
  40070a:	47a8      	blx	r5
    pio_set(LED2_PIO, LED2_PIO_IDX_MASK);
  40070c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  400710:	4810      	ldr	r0, [pc, #64]	; (400754 <init+0x16c>)
  400712:	47a0      	blx	r4
    pio_configure(LED3_PIO, PIO_OUTPUT_0, LED3_PIO_IDX_MASK, PIO_DEFAULT);
  400714:	4e13      	ldr	r6, [pc, #76]	; (400764 <init+0x17c>)
  400716:	2300      	movs	r3, #0
  400718:	2204      	movs	r2, #4
  40071a:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  40071e:	4630      	mov	r0, r6
  400720:	47a8      	blx	r5
    pio_set(LED3_PIO, LED3_PIO_IDX_MASK);
  400722:	2104      	movs	r1, #4
  400724:	4630      	mov	r0, r6
  400726:	47a0      	blx	r4
}
  400728:	b003      	add	sp, #12
  40072a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40072e:	bf00      	nop
  400730:	00400bfd 	.word	0x00400bfd
  400734:	00400b8d 	.word	0x00400b8d
  400738:	004008dd 	.word	0x004008dd
  40073c:	400e1850 	.word	0x400e1850
  400740:	00401171 	.word	0x00401171
  400744:	400e1400 	.word	0x400e1400
  400748:	00400e51 	.word	0x00400e51
  40074c:	00400465 	.word	0x00400465
  400750:	e000e100 	.word	0xe000e100
  400754:	400e1200 	.word	0x400e1200
  400758:	00400471 	.word	0x00400471
  40075c:	0040047d 	.word	0x0040047d
  400760:	00400d57 	.word	0x00400d57
  400764:	400e1000 	.word	0x400e1000
  400768:	00400d3d 	.word	0x00400d3d
  40076c:	00400f7d 	.word	0x00400f7d
  400770:	00400f1f 	.word	0x00400f1f
  400774:	00400f23 	.word	0x00400f23

00400778 <TC0_Handler>:
{
  400778:	b500      	push	{lr}
  40077a:	b083      	sub	sp, #12
	volatile uint32_t status = tc_get_status(TC0, 0);
  40077c:	2100      	movs	r1, #0
  40077e:	4805      	ldr	r0, [pc, #20]	; (400794 <TC0_Handler+0x1c>)
  400780:	4b05      	ldr	r3, [pc, #20]	; (400798 <TC0_Handler+0x20>)
  400782:	4798      	blx	r3
  400784:	9001      	str	r0, [sp, #4]
	tc0_flag = 1;
  400786:	2201      	movs	r2, #1
  400788:	4b04      	ldr	r3, [pc, #16]	; (40079c <TC0_Handler+0x24>)
  40078a:	701a      	strb	r2, [r3, #0]
}
  40078c:	b003      	add	sp, #12
  40078e:	f85d fb04 	ldr.w	pc, [sp], #4
  400792:	bf00      	nop
  400794:	4000c000 	.word	0x4000c000
  400798:	004003ed 	.word	0x004003ed
  40079c:	2040045f 	.word	0x2040045f

004007a0 <RTT_Handler>:
{
  4007a0:	b508      	push	{r3, lr}
	ul_status = rtt_get_status(RTT);
  4007a2:	4806      	ldr	r0, [pc, #24]	; (4007bc <RTT_Handler+0x1c>)
  4007a4:	4b06      	ldr	r3, [pc, #24]	; (4007c0 <RTT_Handler+0x20>)
  4007a6:	4798      	blx	r3
	if ((ul_status & RTT_SR_ALMS) == RTT_SR_ALMS)
  4007a8:	f010 0f01 	tst.w	r0, #1
  4007ac:	d100      	bne.n	4007b0 <RTT_Handler+0x10>
  4007ae:	bd08      	pop	{r3, pc}
		pio_set(LED1_PIO, LED1_PIO_IDX_MASK);
  4007b0:	2101      	movs	r1, #1
  4007b2:	4804      	ldr	r0, [pc, #16]	; (4007c4 <RTT_Handler+0x24>)
  4007b4:	4b04      	ldr	r3, [pc, #16]	; (4007c8 <RTT_Handler+0x28>)
  4007b6:	4798      	blx	r3
}
  4007b8:	e7f9      	b.n	4007ae <RTT_Handler+0xe>
  4007ba:	bf00      	nop
  4007bc:	400e1830 	.word	0x400e1830
  4007c0:	00400229 	.word	0x00400229
  4007c4:	400e0e00 	.word	0x400e0e00
  4007c8:	00400d57 	.word	0x00400d57

004007cc <get_but1_flag>:
    return but1_flag;
  4007cc:	4b01      	ldr	r3, [pc, #4]	; (4007d4 <get_but1_flag+0x8>)
  4007ce:	7818      	ldrb	r0, [r3, #0]
}
  4007d0:	4770      	bx	lr
  4007d2:	bf00      	nop
  4007d4:	2040045c 	.word	0x2040045c

004007d8 <set_but1_flag>:
    but1_flag = val;
  4007d8:	4b01      	ldr	r3, [pc, #4]	; (4007e0 <set_but1_flag+0x8>)
  4007da:	7018      	strb	r0, [r3, #0]
}
  4007dc:	4770      	bx	lr
  4007de:	bf00      	nop
  4007e0:	2040045c 	.word	0x2040045c

004007e4 <get_tc0_flag>:
    but3_flag = val;
}

_Bool get_tc0_flag(void)
{
	return tc0_flag;
  4007e4:	4b01      	ldr	r3, [pc, #4]	; (4007ec <get_tc0_flag+0x8>)
  4007e6:	7818      	ldrb	r0, [r3, #0]
}
  4007e8:	4770      	bx	lr
  4007ea:	bf00      	nop
  4007ec:	2040045f 	.word	0x2040045f

004007f0 <set_tc0_flag>:
_Bool set_tc0_flag(_Bool val)
{
	tc0_flag = val;
  4007f0:	4b01      	ldr	r3, [pc, #4]	; (4007f8 <set_tc0_flag+0x8>)
  4007f2:	7018      	strb	r0, [r3, #0]
}
  4007f4:	4770      	bx	lr
  4007f6:	bf00      	nop
  4007f8:	2040045f 	.word	0x2040045f

004007fc <pin_toggle>:
	tc1_flag = val;
}


void pin_toggle(Pio *pio, uint32_t mask)
{
  4007fc:	b538      	push	{r3, r4, r5, lr}
  4007fe:	4604      	mov	r4, r0
  400800:	460d      	mov	r5, r1
    if (pio_get_output_data_status(pio, mask))
  400802:	4b06      	ldr	r3, [pc, #24]	; (40081c <pin_toggle+0x20>)
  400804:	4798      	blx	r3
  400806:	b920      	cbnz	r0, 400812 <pin_toggle+0x16>
        pio_clear(pio, mask);
    else
        pio_set(pio, mask);
  400808:	4629      	mov	r1, r5
  40080a:	4620      	mov	r0, r4
  40080c:	4b04      	ldr	r3, [pc, #16]	; (400820 <pin_toggle+0x24>)
  40080e:	4798      	blx	r3
  400810:	bd38      	pop	{r3, r4, r5, pc}
        pio_clear(pio, mask);
  400812:	4629      	mov	r1, r5
  400814:	4620      	mov	r0, r4
  400816:	4b03      	ldr	r3, [pc, #12]	; (400824 <pin_toggle+0x28>)
  400818:	4798      	blx	r3
  40081a:	bd38      	pop	{r3, r4, r5, pc}
  40081c:	00400ee1 	.word	0x00400ee1
  400820:	00400d57 	.word	0x00400d57
  400824:	00400d5b 	.word	0x00400d5b

00400828 <TC1_Handler>:
{
  400828:	b500      	push	{lr}
  40082a:	b083      	sub	sp, #12
	volatile uint32_t status = tc_get_status(TC0, 1);
  40082c:	2101      	movs	r1, #1
  40082e:	4807      	ldr	r0, [pc, #28]	; (40084c <TC1_Handler+0x24>)
  400830:	4b07      	ldr	r3, [pc, #28]	; (400850 <TC1_Handler+0x28>)
  400832:	4798      	blx	r3
  400834:	9001      	str	r0, [sp, #4]
	pin_toggle(LED3_PIO, LED3_PIO_IDX_MASK);
  400836:	2104      	movs	r1, #4
  400838:	4806      	ldr	r0, [pc, #24]	; (400854 <TC1_Handler+0x2c>)
  40083a:	4b07      	ldr	r3, [pc, #28]	; (400858 <TC1_Handler+0x30>)
  40083c:	4798      	blx	r3
	tc1_flag = 1;
  40083e:	2201      	movs	r2, #1
  400840:	4b06      	ldr	r3, [pc, #24]	; (40085c <TC1_Handler+0x34>)
  400842:	701a      	strb	r2, [r3, #0]
}
  400844:	b003      	add	sp, #12
  400846:	f85d fb04 	ldr.w	pc, [sp], #4
  40084a:	bf00      	nop
  40084c:	4000c000 	.word	0x4000c000
  400850:	004003ed 	.word	0x004003ed
  400854:	400e1000 	.word	0x400e1000
  400858:	004007fd 	.word	0x004007fd
  40085c:	20400460 	.word	0x20400460

00400860 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
  400860:	4b01      	ldr	r3, [pc, #4]	; (400868 <gfx_mono_set_framebuffer+0x8>)
  400862:	6018      	str	r0, [r3, #0]
  400864:	4770      	bx	lr
  400866:	bf00      	nop
  400868:	20400464 	.word	0x20400464

0040086c <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  40086c:	4b02      	ldr	r3, [pc, #8]	; (400878 <gfx_mono_framebuffer_put_byte+0xc>)
  40086e:	681b      	ldr	r3, [r3, #0]
  400870:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
  400874:	5442      	strb	r2, [r0, r1]
  400876:	4770      	bx	lr
  400878:	20400464 	.word	0x20400464

0040087c <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  40087c:	4b02      	ldr	r3, [pc, #8]	; (400888 <gfx_mono_framebuffer_get_byte+0xc>)
  40087e:	681b      	ldr	r3, [r3, #0]
  400880:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
}
  400884:	5c40      	ldrb	r0, [r0, r1]
  400886:	4770      	bx	lr
  400888:	20400464 	.word	0x20400464

0040088c <gfx_mono_ssd1306_put_byte>:
  40088c:	b570      	push	{r4, r5, r6, lr}
  40088e:	4604      	mov	r4, r0
  400890:	460d      	mov	r5, r1
  400892:	4616      	mov	r6, r2
  400894:	b91b      	cbnz	r3, 40089e <gfx_mono_ssd1306_put_byte+0x12>
  400896:	4b0d      	ldr	r3, [pc, #52]	; (4008cc <gfx_mono_ssd1306_put_byte+0x40>)
  400898:	4798      	blx	r3
  40089a:	42b0      	cmp	r0, r6
  40089c:	d015      	beq.n	4008ca <gfx_mono_ssd1306_put_byte+0x3e>
  40089e:	4632      	mov	r2, r6
  4008a0:	4629      	mov	r1, r5
  4008a2:	4620      	mov	r0, r4
  4008a4:	4b0a      	ldr	r3, [pc, #40]	; (4008d0 <gfx_mono_ssd1306_put_byte+0x44>)
  4008a6:	4798      	blx	r3
  4008a8:	f004 000f 	and.w	r0, r4, #15
  4008ac:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  4008b0:	4c08      	ldr	r4, [pc, #32]	; (4008d4 <gfx_mono_ssd1306_put_byte+0x48>)
  4008b2:	47a0      	blx	r4
  4008b4:	f3c5 1002 	ubfx	r0, r5, #4, #3
  4008b8:	f040 0010 	orr.w	r0, r0, #16
  4008bc:	47a0      	blx	r4
  4008be:	f005 000f 	and.w	r0, r5, #15
  4008c2:	47a0      	blx	r4
  4008c4:	4630      	mov	r0, r6
  4008c6:	4b04      	ldr	r3, [pc, #16]	; (4008d8 <gfx_mono_ssd1306_put_byte+0x4c>)
  4008c8:	4798      	blx	r3
  4008ca:	bd70      	pop	{r4, r5, r6, pc}
  4008cc:	0040087d 	.word	0x0040087d
  4008d0:	0040086d 	.word	0x0040086d
  4008d4:	0040092d 	.word	0x0040092d
  4008d8:	00400b4d 	.word	0x00400b4d

004008dc <gfx_mono_ssd1306_init>:
  4008dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4008e0:	480d      	ldr	r0, [pc, #52]	; (400918 <gfx_mono_ssd1306_init+0x3c>)
  4008e2:	4b0e      	ldr	r3, [pc, #56]	; (40091c <gfx_mono_ssd1306_init+0x40>)
  4008e4:	4798      	blx	r3
  4008e6:	4b0e      	ldr	r3, [pc, #56]	; (400920 <gfx_mono_ssd1306_init+0x44>)
  4008e8:	4798      	blx	r3
  4008ea:	2040      	movs	r0, #64	; 0x40
  4008ec:	4b0d      	ldr	r3, [pc, #52]	; (400924 <gfx_mono_ssd1306_init+0x48>)
  4008ee:	4798      	blx	r3
  4008f0:	2500      	movs	r5, #0
  4008f2:	f04f 0801 	mov.w	r8, #1
  4008f6:	462f      	mov	r7, r5
  4008f8:	4e0b      	ldr	r6, [pc, #44]	; (400928 <gfx_mono_ssd1306_init+0x4c>)
  4008fa:	2400      	movs	r4, #0
  4008fc:	4643      	mov	r3, r8
  4008fe:	463a      	mov	r2, r7
  400900:	b2e1      	uxtb	r1, r4
  400902:	4628      	mov	r0, r5
  400904:	47b0      	blx	r6
  400906:	3401      	adds	r4, #1
  400908:	2c80      	cmp	r4, #128	; 0x80
  40090a:	d1f7      	bne.n	4008fc <gfx_mono_ssd1306_init+0x20>
  40090c:	3501      	adds	r5, #1
  40090e:	b2ed      	uxtb	r5, r5
  400910:	2d04      	cmp	r5, #4
  400912:	d1f2      	bne.n	4008fa <gfx_mono_ssd1306_init+0x1e>
  400914:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400918:	20400468 	.word	0x20400468
  40091c:	00400861 	.word	0x00400861
  400920:	0040096d 	.word	0x0040096d
  400924:	0040092d 	.word	0x0040092d
  400928:	0040088d 	.word	0x0040088d

0040092c <ssd1306_write_command>:
  40092c:	b538      	push	{r3, r4, r5, lr}
  40092e:	4605      	mov	r5, r0
  400930:	2208      	movs	r2, #8
  400932:	4b09      	ldr	r3, [pc, #36]	; (400958 <ssd1306_write_command+0x2c>)
  400934:	635a      	str	r2, [r3, #52]	; 0x34
  400936:	4c09      	ldr	r4, [pc, #36]	; (40095c <ssd1306_write_command+0x30>)
  400938:	2101      	movs	r1, #1
  40093a:	4620      	mov	r0, r4
  40093c:	4b08      	ldr	r3, [pc, #32]	; (400960 <ssd1306_write_command+0x34>)
  40093e:	4798      	blx	r3
  400940:	2301      	movs	r3, #1
  400942:	461a      	mov	r2, r3
  400944:	4629      	mov	r1, r5
  400946:	4620      	mov	r0, r4
  400948:	4c06      	ldr	r4, [pc, #24]	; (400964 <ssd1306_write_command+0x38>)
  40094a:	47a0      	blx	r4
  40094c:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400950:	4b05      	ldr	r3, [pc, #20]	; (400968 <ssd1306_write_command+0x3c>)
  400952:	4798      	blx	r3
  400954:	bd38      	pop	{r3, r4, r5, pc}
  400956:	bf00      	nop
  400958:	400e1000 	.word	0x400e1000
  40095c:	40008000 	.word	0x40008000
  400960:	0040029d 	.word	0x0040029d
  400964:	004002b3 	.word	0x004002b3
  400968:	20400001 	.word	0x20400001

0040096c <ssd1306_init>:
  40096c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400970:	4d66      	ldr	r5, [pc, #408]	; (400b0c <ssd1306_init+0x1a0>)
  400972:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  400976:	612e      	str	r6, [r5, #16]
  400978:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
  40097c:	4b64      	ldr	r3, [pc, #400]	; (400b10 <ssd1306_init+0x1a4>)
  40097e:	2708      	movs	r7, #8
  400980:	611f      	str	r7, [r3, #16]
  400982:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
  400986:	666e      	str	r6, [r5, #100]	; 0x64
  400988:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
  40098c:	656e      	str	r6, [r5, #84]	; 0x54
  40098e:	626e      	str	r6, [r5, #36]	; 0x24
  400990:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
  400994:	6f2a      	ldr	r2, [r5, #112]	; 0x70
  400996:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  40099a:	672a      	str	r2, [r5, #112]	; 0x70
  40099c:	6f6a      	ldr	r2, [r5, #116]	; 0x74
  40099e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  4009a2:	676a      	str	r2, [r5, #116]	; 0x74
  4009a4:	665f      	str	r7, [r3, #100]	; 0x64
  4009a6:	f8c3 7090 	str.w	r7, [r3, #144]	; 0x90
  4009aa:	655f      	str	r7, [r3, #84]	; 0x54
  4009ac:	625f      	str	r7, [r3, #36]	; 0x24
  4009ae:	f8c3 7080 	str.w	r7, [r3, #128]	; 0x80
  4009b2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4009b4:	f022 0208 	bic.w	r2, r2, #8
  4009b8:	671a      	str	r2, [r3, #112]	; 0x70
  4009ba:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4009bc:	f022 0208 	bic.w	r2, r2, #8
  4009c0:	675a      	str	r2, [r3, #116]	; 0x74
  4009c2:	601f      	str	r7, [r3, #0]
  4009c4:	602e      	str	r6, [r5, #0]
  4009c6:	631f      	str	r7, [r3, #48]	; 0x30
  4009c8:	632e      	str	r6, [r5, #48]	; 0x30
  4009ca:	f8df 817c 	ldr.w	r8, [pc, #380]	; 400b48 <ssd1306_init+0x1dc>
  4009ce:	2300      	movs	r3, #0
  4009d0:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  4009d4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4009d8:	4640      	mov	r0, r8
  4009da:	4c4e      	ldr	r4, [pc, #312]	; (400b14 <ssd1306_init+0x1a8>)
  4009dc:	47a0      	blx	r4
  4009de:	2300      	movs	r3, #0
  4009e0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4009e4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4009e8:	4640      	mov	r0, r8
  4009ea:	47a0      	blx	r4
  4009ec:	2300      	movs	r3, #0
  4009ee:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  4009f2:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4009f6:	4640      	mov	r0, r8
  4009f8:	47a0      	blx	r4
  4009fa:	2300      	movs	r3, #0
  4009fc:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400a00:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400a04:	4640      	mov	r0, r8
  400a06:	47a0      	blx	r4
  400a08:	2300      	movs	r3, #0
  400a0a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400a0e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400a12:	4640      	mov	r0, r8
  400a14:	47a0      	blx	r4
  400a16:	2300      	movs	r3, #0
  400a18:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400a1c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400a20:	4640      	mov	r0, r8
  400a22:	47a0      	blx	r4
  400a24:	4c3c      	ldr	r4, [pc, #240]	; (400b18 <ssd1306_init+0x1ac>)
  400a26:	f04f 0902 	mov.w	r9, #2
  400a2a:	f8c4 9000 	str.w	r9, [r4]
  400a2e:	f04f 0880 	mov.w	r8, #128	; 0x80
  400a32:	f8c4 8000 	str.w	r8, [r4]
  400a36:	6863      	ldr	r3, [r4, #4]
  400a38:	f043 0301 	orr.w	r3, r3, #1
  400a3c:	6063      	str	r3, [r4, #4]
  400a3e:	463a      	mov	r2, r7
  400a40:	2101      	movs	r1, #1
  400a42:	4620      	mov	r0, r4
  400a44:	4b35      	ldr	r3, [pc, #212]	; (400b1c <ssd1306_init+0x1b0>)
  400a46:	4798      	blx	r3
  400a48:	2200      	movs	r2, #0
  400a4a:	2101      	movs	r1, #1
  400a4c:	4620      	mov	r0, r4
  400a4e:	4b34      	ldr	r3, [pc, #208]	; (400b20 <ssd1306_init+0x1b4>)
  400a50:	4798      	blx	r3
  400a52:	2200      	movs	r2, #0
  400a54:	2101      	movs	r1, #1
  400a56:	4620      	mov	r0, r4
  400a58:	4b32      	ldr	r3, [pc, #200]	; (400b24 <ssd1306_init+0x1b8>)
  400a5a:	4798      	blx	r3
  400a5c:	6863      	ldr	r3, [r4, #4]
  400a5e:	f023 0302 	bic.w	r3, r3, #2
  400a62:	6063      	str	r3, [r4, #4]
  400a64:	2200      	movs	r2, #0
  400a66:	2101      	movs	r1, #1
  400a68:	4620      	mov	r0, r4
  400a6a:	4b2f      	ldr	r3, [pc, #188]	; (400b28 <ssd1306_init+0x1bc>)
  400a6c:	4798      	blx	r3
  400a6e:	6863      	ldr	r3, [r4, #4]
  400a70:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  400a74:	6063      	str	r3, [r4, #4]
  400a76:	6863      	ldr	r3, [r4, #4]
  400a78:	f043 0310 	orr.w	r3, r3, #16
  400a7c:	6063      	str	r3, [r4, #4]
  400a7e:	492b      	ldr	r1, [pc, #172]	; (400b2c <ssd1306_init+0x1c0>)
  400a80:	482b      	ldr	r0, [pc, #172]	; (400b30 <ssd1306_init+0x1c4>)
  400a82:	4b2c      	ldr	r3, [pc, #176]	; (400b34 <ssd1306_init+0x1c8>)
  400a84:	4798      	blx	r3
  400a86:	b2c2      	uxtb	r2, r0
  400a88:	2101      	movs	r1, #1
  400a8a:	4620      	mov	r0, r4
  400a8c:	4b2a      	ldr	r3, [pc, #168]	; (400b38 <ssd1306_init+0x1cc>)
  400a8e:	4798      	blx	r3
  400a90:	4620      	mov	r0, r4
  400a92:	4b2a      	ldr	r3, [pc, #168]	; (400b3c <ssd1306_init+0x1d0>)
  400a94:	4798      	blx	r3
  400a96:	2301      	movs	r3, #1
  400a98:	6023      	str	r3, [r4, #0]
  400a9a:	636e      	str	r6, [r5, #52]	; 0x34
  400a9c:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400aa0:	4c27      	ldr	r4, [pc, #156]	; (400b40 <ssd1306_init+0x1d4>)
  400aa2:	47a0      	blx	r4
  400aa4:	632e      	str	r6, [r5, #48]	; 0x30
  400aa6:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400aaa:	47a0      	blx	r4
  400aac:	632e      	str	r6, [r5, #48]	; 0x30
  400aae:	20a8      	movs	r0, #168	; 0xa8
  400ab0:	4c24      	ldr	r4, [pc, #144]	; (400b44 <ssd1306_init+0x1d8>)
  400ab2:	47a0      	blx	r4
  400ab4:	201f      	movs	r0, #31
  400ab6:	47a0      	blx	r4
  400ab8:	20d3      	movs	r0, #211	; 0xd3
  400aba:	47a0      	blx	r4
  400abc:	2000      	movs	r0, #0
  400abe:	47a0      	blx	r4
  400ac0:	2040      	movs	r0, #64	; 0x40
  400ac2:	47a0      	blx	r4
  400ac4:	20a1      	movs	r0, #161	; 0xa1
  400ac6:	47a0      	blx	r4
  400ac8:	20c8      	movs	r0, #200	; 0xc8
  400aca:	47a0      	blx	r4
  400acc:	20da      	movs	r0, #218	; 0xda
  400ace:	47a0      	blx	r4
  400ad0:	4648      	mov	r0, r9
  400ad2:	47a0      	blx	r4
  400ad4:	2081      	movs	r0, #129	; 0x81
  400ad6:	47a0      	blx	r4
  400ad8:	208f      	movs	r0, #143	; 0x8f
  400ada:	47a0      	blx	r4
  400adc:	20a4      	movs	r0, #164	; 0xa4
  400ade:	47a0      	blx	r4
  400ae0:	20a6      	movs	r0, #166	; 0xa6
  400ae2:	47a0      	blx	r4
  400ae4:	20d5      	movs	r0, #213	; 0xd5
  400ae6:	47a0      	blx	r4
  400ae8:	4640      	mov	r0, r8
  400aea:	47a0      	blx	r4
  400aec:	208d      	movs	r0, #141	; 0x8d
  400aee:	47a0      	blx	r4
  400af0:	2014      	movs	r0, #20
  400af2:	47a0      	blx	r4
  400af4:	20db      	movs	r0, #219	; 0xdb
  400af6:	47a0      	blx	r4
  400af8:	2040      	movs	r0, #64	; 0x40
  400afa:	47a0      	blx	r4
  400afc:	20d9      	movs	r0, #217	; 0xd9
  400afe:	47a0      	blx	r4
  400b00:	20f1      	movs	r0, #241	; 0xf1
  400b02:	47a0      	blx	r4
  400b04:	20af      	movs	r0, #175	; 0xaf
  400b06:	47a0      	blx	r4
  400b08:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400b0c:	400e1200 	.word	0x400e1200
  400b10:	400e1000 	.word	0x400e1000
  400b14:	00400e51 	.word	0x00400e51
  400b18:	40008000 	.word	0x40008000
  400b1c:	00400323 	.word	0x00400323
  400b20:	004002e7 	.word	0x004002e7
  400b24:	00400305 	.word	0x00400305
  400b28:	00400369 	.word	0x00400369
  400b2c:	08f0d180 	.word	0x08f0d180
  400b30:	001e8480 	.word	0x001e8480
  400b34:	0040037d 	.word	0x0040037d
  400b38:	00400393 	.word	0x00400393
  400b3c:	00400271 	.word	0x00400271
  400b40:	20400001 	.word	0x20400001
  400b44:	0040092d 	.word	0x0040092d
  400b48:	400e1400 	.word	0x400e1400

00400b4c <ssd1306_write_data>:
  400b4c:	b538      	push	{r3, r4, r5, lr}
  400b4e:	4605      	mov	r5, r0
  400b50:	2208      	movs	r2, #8
  400b52:	4b09      	ldr	r3, [pc, #36]	; (400b78 <ssd1306_write_data+0x2c>)
  400b54:	631a      	str	r2, [r3, #48]	; 0x30
  400b56:	4c09      	ldr	r4, [pc, #36]	; (400b7c <ssd1306_write_data+0x30>)
  400b58:	2101      	movs	r1, #1
  400b5a:	4620      	mov	r0, r4
  400b5c:	4b08      	ldr	r3, [pc, #32]	; (400b80 <ssd1306_write_data+0x34>)
  400b5e:	4798      	blx	r3
  400b60:	2301      	movs	r3, #1
  400b62:	461a      	mov	r2, r3
  400b64:	4629      	mov	r1, r5
  400b66:	4620      	mov	r0, r4
  400b68:	4c06      	ldr	r4, [pc, #24]	; (400b84 <ssd1306_write_data+0x38>)
  400b6a:	47a0      	blx	r4
  400b6c:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400b70:	4b05      	ldr	r3, [pc, #20]	; (400b88 <ssd1306_write_data+0x3c>)
  400b72:	4798      	blx	r3
  400b74:	bd38      	pop	{r3, r4, r5, pc}
  400b76:	bf00      	nop
  400b78:	400e1000 	.word	0x400e1000
  400b7c:	40008000 	.word	0x40008000
  400b80:	0040029d 	.word	0x0040029d
  400b84:	004002b3 	.word	0x004002b3
  400b88:	20400001 	.word	0x20400001

00400b8c <sysclk_init>:
  400b8c:	b510      	push	{r4, lr}
  400b8e:	4810      	ldr	r0, [pc, #64]	; (400bd0 <sysclk_init+0x44>)
  400b90:	4b10      	ldr	r3, [pc, #64]	; (400bd4 <sysclk_init+0x48>)
  400b92:	4798      	blx	r3
  400b94:	213e      	movs	r1, #62	; 0x3e
  400b96:	2000      	movs	r0, #0
  400b98:	4b0f      	ldr	r3, [pc, #60]	; (400bd8 <sysclk_init+0x4c>)
  400b9a:	4798      	blx	r3
  400b9c:	4c0f      	ldr	r4, [pc, #60]	; (400bdc <sysclk_init+0x50>)
  400b9e:	47a0      	blx	r4
  400ba0:	2800      	cmp	r0, #0
  400ba2:	d0fc      	beq.n	400b9e <sysclk_init+0x12>
  400ba4:	4b0e      	ldr	r3, [pc, #56]	; (400be0 <sysclk_init+0x54>)
  400ba6:	4798      	blx	r3
  400ba8:	4a0e      	ldr	r2, [pc, #56]	; (400be4 <sysclk_init+0x58>)
  400baa:	4b0f      	ldr	r3, [pc, #60]	; (400be8 <sysclk_init+0x5c>)
  400bac:	629a      	str	r2, [r3, #40]	; 0x28
  400bae:	4c0f      	ldr	r4, [pc, #60]	; (400bec <sysclk_init+0x60>)
  400bb0:	47a0      	blx	r4
  400bb2:	2800      	cmp	r0, #0
  400bb4:	d0fc      	beq.n	400bb0 <sysclk_init+0x24>
  400bb6:	2002      	movs	r0, #2
  400bb8:	4b0d      	ldr	r3, [pc, #52]	; (400bf0 <sysclk_init+0x64>)
  400bba:	4798      	blx	r3
  400bbc:	2000      	movs	r0, #0
  400bbe:	4b0d      	ldr	r3, [pc, #52]	; (400bf4 <sysclk_init+0x68>)
  400bc0:	4798      	blx	r3
  400bc2:	4b0d      	ldr	r3, [pc, #52]	; (400bf8 <sysclk_init+0x6c>)
  400bc4:	4798      	blx	r3
  400bc6:	4802      	ldr	r0, [pc, #8]	; (400bd0 <sysclk_init+0x44>)
  400bc8:	4b02      	ldr	r3, [pc, #8]	; (400bd4 <sysclk_init+0x48>)
  400bca:	4798      	blx	r3
  400bcc:	bd10      	pop	{r4, pc}
  400bce:	bf00      	nop
  400bd0:	11e1a300 	.word	0x11e1a300
  400bd4:	00401661 	.word	0x00401661
  400bd8:	004010ed 	.word	0x004010ed
  400bdc:	00401141 	.word	0x00401141
  400be0:	00401151 	.word	0x00401151
  400be4:	20183f01 	.word	0x20183f01
  400be8:	400e0600 	.word	0x400e0600
  400bec:	00401161 	.word	0x00401161
  400bf0:	00401051 	.word	0x00401051
  400bf4:	00401089 	.word	0x00401089
  400bf8:	00401555 	.word	0x00401555

00400bfc <board_init>:
  400bfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400bfe:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400c02:	4b48      	ldr	r3, [pc, #288]	; (400d24 <board_init+0x128>)
  400c04:	605a      	str	r2, [r3, #4]
  400c06:	f3bf 8f4f 	dsb	sy
  400c0a:	f3bf 8f6f 	isb	sy
  400c0e:	4b46      	ldr	r3, [pc, #280]	; (400d28 <board_init+0x12c>)
  400c10:	2200      	movs	r2, #0
  400c12:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  400c16:	695a      	ldr	r2, [r3, #20]
  400c18:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400c1c:	615a      	str	r2, [r3, #20]
  400c1e:	f3bf 8f4f 	dsb	sy
  400c22:	f3bf 8f6f 	isb	sy
  400c26:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
  400c2a:	f3c7 364e 	ubfx	r6, r7, #13, #15
  400c2e:	f007 0007 	and.w	r0, r7, #7
  400c32:	3004      	adds	r0, #4
  400c34:	f3c7 07c9 	ubfx	r7, r7, #3, #10
  400c38:	fab7 fe87 	clz	lr, r7
  400c3c:	f00e 0e1f 	and.w	lr, lr, #31
  400c40:	f3bf 8f4f 	dsb	sy
  400c44:	f04f 34ff 	mov.w	r4, #4294967295
  400c48:	fa04 fc00 	lsl.w	ip, r4, r0
  400c4c:	fa06 f000 	lsl.w	r0, r6, r0
  400c50:	fa04 f40e 	lsl.w	r4, r4, lr
  400c54:	fa07 fe0e 	lsl.w	lr, r7, lr
  400c58:	461d      	mov	r5, r3
  400c5a:	463a      	mov	r2, r7
  400c5c:	4673      	mov	r3, lr
  400c5e:	ea40 0103 	orr.w	r1, r0, r3
  400c62:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
  400c66:	3a01      	subs	r2, #1
  400c68:	4423      	add	r3, r4
  400c6a:	f1b2 3fff 	cmp.w	r2, #4294967295
  400c6e:	d1f6      	bne.n	400c5e <board_init+0x62>
  400c70:	3e01      	subs	r6, #1
  400c72:	4460      	add	r0, ip
  400c74:	f1b6 3fff 	cmp.w	r6, #4294967295
  400c78:	d1ef      	bne.n	400c5a <board_init+0x5e>
  400c7a:	f3bf 8f4f 	dsb	sy
  400c7e:	4b2a      	ldr	r3, [pc, #168]	; (400d28 <board_init+0x12c>)
  400c80:	695a      	ldr	r2, [r3, #20]
  400c82:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400c86:	615a      	str	r2, [r3, #20]
  400c88:	f3bf 8f4f 	dsb	sy
  400c8c:	f3bf 8f6f 	isb	sy
  400c90:	4a26      	ldr	r2, [pc, #152]	; (400d2c <board_init+0x130>)
  400c92:	4927      	ldr	r1, [pc, #156]	; (400d30 <board_init+0x134>)
  400c94:	6051      	str	r1, [r2, #4]
  400c96:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400c9a:	6051      	str	r1, [r2, #4]
  400c9c:	f3bf 8f4f 	dsb	sy
  400ca0:	f3bf 8f6f 	isb	sy
  400ca4:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400ca8:	f022 0201 	bic.w	r2, r2, #1
  400cac:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
  400cb0:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400cb4:	f022 0201 	bic.w	r2, r2, #1
  400cb8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  400cbc:	f3bf 8f4f 	dsb	sy
  400cc0:	f3bf 8f6f 	isb	sy
  400cc4:	200a      	movs	r0, #10
  400cc6:	4c1b      	ldr	r4, [pc, #108]	; (400d34 <board_init+0x138>)
  400cc8:	47a0      	blx	r4
  400cca:	200b      	movs	r0, #11
  400ccc:	47a0      	blx	r4
  400cce:	200c      	movs	r0, #12
  400cd0:	47a0      	blx	r4
  400cd2:	2010      	movs	r0, #16
  400cd4:	47a0      	blx	r4
  400cd6:	2011      	movs	r0, #17
  400cd8:	47a0      	blx	r4
  400cda:	4b17      	ldr	r3, [pc, #92]	; (400d38 <board_init+0x13c>)
  400cdc:	f44f 7280 	mov.w	r2, #256	; 0x100
  400ce0:	611a      	str	r2, [r3, #16]
  400ce2:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  400ce6:	631a      	str	r2, [r3, #48]	; 0x30
  400ce8:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400cec:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400cf0:	615a      	str	r2, [r3, #20]
  400cf2:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  400cf6:	665a      	str	r2, [r3, #100]	; 0x64
  400cf8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  400cfc:	655a      	str	r2, [r3, #84]	; 0x54
  400cfe:	621a      	str	r2, [r3, #32]
  400d00:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  400d04:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400d06:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400d0a:	6719      	str	r1, [r3, #112]	; 0x70
  400d0c:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400d0e:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400d12:	6759      	str	r1, [r3, #116]	; 0x74
  400d14:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  400d18:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400d1c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400d20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400d22:	bf00      	nop
  400d24:	400e1850 	.word	0x400e1850
  400d28:	e000ed00 	.word	0xe000ed00
  400d2c:	400e0c00 	.word	0x400e0c00
  400d30:	5a00080c 	.word	0x5a00080c
  400d34:	00401171 	.word	0x00401171
  400d38:	400e1200 	.word	0x400e1200

00400d3c <pio_set_debounce_filter>:
  400d3c:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400d40:	0053      	lsls	r3, r2, #1
  400d42:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400d46:	fbb2 f2f3 	udiv	r2, r2, r3
  400d4a:	3a01      	subs	r2, #1
  400d4c:	f3c2 020d 	ubfx	r2, r2, #0, #14
  400d50:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  400d54:	4770      	bx	lr

00400d56 <pio_set>:
  400d56:	6301      	str	r1, [r0, #48]	; 0x30
  400d58:	4770      	bx	lr

00400d5a <pio_clear>:
  400d5a:	6341      	str	r1, [r0, #52]	; 0x34
  400d5c:	4770      	bx	lr

00400d5e <pio_set_peripheral>:
  400d5e:	6442      	str	r2, [r0, #68]	; 0x44
  400d60:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400d64:	d03a      	beq.n	400ddc <pio_set_peripheral+0x7e>
  400d66:	d813      	bhi.n	400d90 <pio_set_peripheral+0x32>
  400d68:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400d6c:	d025      	beq.n	400dba <pio_set_peripheral+0x5c>
  400d6e:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400d72:	d10a      	bne.n	400d8a <pio_set_peripheral+0x2c>
  400d74:	6f03      	ldr	r3, [r0, #112]	; 0x70
  400d76:	4313      	orrs	r3, r2
  400d78:	6703      	str	r3, [r0, #112]	; 0x70
  400d7a:	6f43      	ldr	r3, [r0, #116]	; 0x74
  400d7c:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400d7e:	400b      	ands	r3, r1
  400d80:	ea23 0302 	bic.w	r3, r3, r2
  400d84:	6743      	str	r3, [r0, #116]	; 0x74
  400d86:	6042      	str	r2, [r0, #4]
  400d88:	4770      	bx	lr
  400d8a:	2900      	cmp	r1, #0
  400d8c:	d1fb      	bne.n	400d86 <pio_set_peripheral+0x28>
  400d8e:	4770      	bx	lr
  400d90:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400d94:	d021      	beq.n	400dda <pio_set_peripheral+0x7c>
  400d96:	d809      	bhi.n	400dac <pio_set_peripheral+0x4e>
  400d98:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400d9c:	d1f3      	bne.n	400d86 <pio_set_peripheral+0x28>
  400d9e:	6f03      	ldr	r3, [r0, #112]	; 0x70
  400da0:	4313      	orrs	r3, r2
  400da2:	6703      	str	r3, [r0, #112]	; 0x70
  400da4:	6f43      	ldr	r3, [r0, #116]	; 0x74
  400da6:	4313      	orrs	r3, r2
  400da8:	6743      	str	r3, [r0, #116]	; 0x74
  400daa:	e7ec      	b.n	400d86 <pio_set_peripheral+0x28>
  400dac:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400db0:	d013      	beq.n	400dda <pio_set_peripheral+0x7c>
  400db2:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400db6:	d010      	beq.n	400dda <pio_set_peripheral+0x7c>
  400db8:	e7e5      	b.n	400d86 <pio_set_peripheral+0x28>
  400dba:	b410      	push	{r4}
  400dbc:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400dbe:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400dc0:	43d3      	mvns	r3, r2
  400dc2:	4021      	ands	r1, r4
  400dc4:	461c      	mov	r4, r3
  400dc6:	4019      	ands	r1, r3
  400dc8:	6701      	str	r1, [r0, #112]	; 0x70
  400dca:	6f43      	ldr	r3, [r0, #116]	; 0x74
  400dcc:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400dce:	400b      	ands	r3, r1
  400dd0:	4023      	ands	r3, r4
  400dd2:	6743      	str	r3, [r0, #116]	; 0x74
  400dd4:	6042      	str	r2, [r0, #4]
  400dd6:	f85d 4b04 	ldr.w	r4, [sp], #4
  400dda:	4770      	bx	lr
  400ddc:	6f03      	ldr	r3, [r0, #112]	; 0x70
  400dde:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400de0:	400b      	ands	r3, r1
  400de2:	ea23 0302 	bic.w	r3, r3, r2
  400de6:	6703      	str	r3, [r0, #112]	; 0x70
  400de8:	6f43      	ldr	r3, [r0, #116]	; 0x74
  400dea:	4313      	orrs	r3, r2
  400dec:	6743      	str	r3, [r0, #116]	; 0x74
  400dee:	e7ca      	b.n	400d86 <pio_set_peripheral+0x28>

00400df0 <pio_set_input>:
  400df0:	6441      	str	r1, [r0, #68]	; 0x44
  400df2:	f012 0f01 	tst.w	r2, #1
  400df6:	d10d      	bne.n	400e14 <pio_set_input+0x24>
  400df8:	6601      	str	r1, [r0, #96]	; 0x60
  400dfa:	f012 0f0a 	tst.w	r2, #10
  400dfe:	d00b      	beq.n	400e18 <pio_set_input+0x28>
  400e00:	6201      	str	r1, [r0, #32]
  400e02:	f012 0f02 	tst.w	r2, #2
  400e06:	d109      	bne.n	400e1c <pio_set_input+0x2c>
  400e08:	f012 0f08 	tst.w	r2, #8
  400e0c:	d008      	beq.n	400e20 <pio_set_input+0x30>
  400e0e:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400e12:	e005      	b.n	400e20 <pio_set_input+0x30>
  400e14:	6641      	str	r1, [r0, #100]	; 0x64
  400e16:	e7f0      	b.n	400dfa <pio_set_input+0xa>
  400e18:	6241      	str	r1, [r0, #36]	; 0x24
  400e1a:	e7f2      	b.n	400e02 <pio_set_input+0x12>
  400e1c:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  400e20:	6141      	str	r1, [r0, #20]
  400e22:	6001      	str	r1, [r0, #0]
  400e24:	4770      	bx	lr

00400e26 <pio_set_output>:
  400e26:	b410      	push	{r4}
  400e28:	9c01      	ldr	r4, [sp, #4]
  400e2a:	6441      	str	r1, [r0, #68]	; 0x44
  400e2c:	b94c      	cbnz	r4, 400e42 <pio_set_output+0x1c>
  400e2e:	6601      	str	r1, [r0, #96]	; 0x60
  400e30:	b14b      	cbz	r3, 400e46 <pio_set_output+0x20>
  400e32:	6501      	str	r1, [r0, #80]	; 0x50
  400e34:	b94a      	cbnz	r2, 400e4a <pio_set_output+0x24>
  400e36:	6341      	str	r1, [r0, #52]	; 0x34
  400e38:	6101      	str	r1, [r0, #16]
  400e3a:	6001      	str	r1, [r0, #0]
  400e3c:	f85d 4b04 	ldr.w	r4, [sp], #4
  400e40:	4770      	bx	lr
  400e42:	6641      	str	r1, [r0, #100]	; 0x64
  400e44:	e7f4      	b.n	400e30 <pio_set_output+0xa>
  400e46:	6541      	str	r1, [r0, #84]	; 0x54
  400e48:	e7f4      	b.n	400e34 <pio_set_output+0xe>
  400e4a:	6301      	str	r1, [r0, #48]	; 0x30
  400e4c:	e7f4      	b.n	400e38 <pio_set_output+0x12>
	...

00400e50 <pio_configure>:
  400e50:	b570      	push	{r4, r5, r6, lr}
  400e52:	b082      	sub	sp, #8
  400e54:	4605      	mov	r5, r0
  400e56:	4616      	mov	r6, r2
  400e58:	461c      	mov	r4, r3
  400e5a:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400e5e:	d014      	beq.n	400e8a <pio_configure+0x3a>
  400e60:	d90a      	bls.n	400e78 <pio_configure+0x28>
  400e62:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400e66:	d024      	beq.n	400eb2 <pio_configure+0x62>
  400e68:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400e6c:	d021      	beq.n	400eb2 <pio_configure+0x62>
  400e6e:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400e72:	d017      	beq.n	400ea4 <pio_configure+0x54>
  400e74:	2000      	movs	r0, #0
  400e76:	e01a      	b.n	400eae <pio_configure+0x5e>
  400e78:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400e7c:	d005      	beq.n	400e8a <pio_configure+0x3a>
  400e7e:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400e82:	d002      	beq.n	400e8a <pio_configure+0x3a>
  400e84:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400e88:	d1f4      	bne.n	400e74 <pio_configure+0x24>
  400e8a:	4632      	mov	r2, r6
  400e8c:	4628      	mov	r0, r5
  400e8e:	4b11      	ldr	r3, [pc, #68]	; (400ed4 <pio_configure+0x84>)
  400e90:	4798      	blx	r3
  400e92:	f014 0f01 	tst.w	r4, #1
  400e96:	d102      	bne.n	400e9e <pio_configure+0x4e>
  400e98:	662e      	str	r6, [r5, #96]	; 0x60
  400e9a:	2001      	movs	r0, #1
  400e9c:	e007      	b.n	400eae <pio_configure+0x5e>
  400e9e:	666e      	str	r6, [r5, #100]	; 0x64
  400ea0:	2001      	movs	r0, #1
  400ea2:	e004      	b.n	400eae <pio_configure+0x5e>
  400ea4:	461a      	mov	r2, r3
  400ea6:	4631      	mov	r1, r6
  400ea8:	4b0b      	ldr	r3, [pc, #44]	; (400ed8 <pio_configure+0x88>)
  400eaa:	4798      	blx	r3
  400eac:	2001      	movs	r0, #1
  400eae:	b002      	add	sp, #8
  400eb0:	bd70      	pop	{r4, r5, r6, pc}
  400eb2:	f004 0301 	and.w	r3, r4, #1
  400eb6:	9300      	str	r3, [sp, #0]
  400eb8:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400ebc:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400ec0:	bf14      	ite	ne
  400ec2:	2200      	movne	r2, #0
  400ec4:	2201      	moveq	r2, #1
  400ec6:	4631      	mov	r1, r6
  400ec8:	4628      	mov	r0, r5
  400eca:	4c04      	ldr	r4, [pc, #16]	; (400edc <pio_configure+0x8c>)
  400ecc:	47a0      	blx	r4
  400ece:	2001      	movs	r0, #1
  400ed0:	e7ed      	b.n	400eae <pio_configure+0x5e>
  400ed2:	bf00      	nop
  400ed4:	00400d5f 	.word	0x00400d5f
  400ed8:	00400df1 	.word	0x00400df1
  400edc:	00400e27 	.word	0x00400e27

00400ee0 <pio_get_output_data_status>:
  400ee0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  400ee2:	420b      	tst	r3, r1
  400ee4:	bf14      	ite	ne
  400ee6:	2001      	movne	r0, #1
  400ee8:	2000      	moveq	r0, #0
  400eea:	4770      	bx	lr

00400eec <pio_configure_interrupt>:
  400eec:	f012 0f10 	tst.w	r2, #16
  400ef0:	d012      	beq.n	400f18 <pio_configure_interrupt+0x2c>
  400ef2:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
  400ef6:	f012 0f20 	tst.w	r2, #32
  400efa:	d007      	beq.n	400f0c <pio_configure_interrupt+0x20>
  400efc:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
  400f00:	f012 0f40 	tst.w	r2, #64	; 0x40
  400f04:	d005      	beq.n	400f12 <pio_configure_interrupt+0x26>
  400f06:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  400f0a:	4770      	bx	lr
  400f0c:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  400f10:	e7f6      	b.n	400f00 <pio_configure_interrupt+0x14>
  400f12:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  400f16:	4770      	bx	lr
  400f18:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400f1c:	4770      	bx	lr

00400f1e <pio_enable_interrupt>:
  400f1e:	6401      	str	r1, [r0, #64]	; 0x40
  400f20:	4770      	bx	lr

00400f22 <pio_get_interrupt_status>:
  400f22:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
  400f24:	4770      	bx	lr

00400f26 <pio_get_interrupt_mask>:
  400f26:	6c80      	ldr	r0, [r0, #72]	; 0x48
  400f28:	4770      	bx	lr
	...

00400f2c <pio_handler_process>:
  400f2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400f30:	4604      	mov	r4, r0
  400f32:	4688      	mov	r8, r1
  400f34:	4b0e      	ldr	r3, [pc, #56]	; (400f70 <pio_handler_process+0x44>)
  400f36:	4798      	blx	r3
  400f38:	4605      	mov	r5, r0
  400f3a:	4620      	mov	r0, r4
  400f3c:	4b0d      	ldr	r3, [pc, #52]	; (400f74 <pio_handler_process+0x48>)
  400f3e:	4798      	blx	r3
  400f40:	4005      	ands	r5, r0
  400f42:	d013      	beq.n	400f6c <pio_handler_process+0x40>
  400f44:	4c0c      	ldr	r4, [pc, #48]	; (400f78 <pio_handler_process+0x4c>)
  400f46:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400f4a:	e003      	b.n	400f54 <pio_handler_process+0x28>
  400f4c:	42b4      	cmp	r4, r6
  400f4e:	d00d      	beq.n	400f6c <pio_handler_process+0x40>
  400f50:	3410      	adds	r4, #16
  400f52:	b15d      	cbz	r5, 400f6c <pio_handler_process+0x40>
  400f54:	6820      	ldr	r0, [r4, #0]
  400f56:	4540      	cmp	r0, r8
  400f58:	d1f8      	bne.n	400f4c <pio_handler_process+0x20>
  400f5a:	6861      	ldr	r1, [r4, #4]
  400f5c:	4229      	tst	r1, r5
  400f5e:	d0f5      	beq.n	400f4c <pio_handler_process+0x20>
  400f60:	68e3      	ldr	r3, [r4, #12]
  400f62:	4798      	blx	r3
  400f64:	6863      	ldr	r3, [r4, #4]
  400f66:	ea25 0503 	bic.w	r5, r5, r3
  400f6a:	e7ef      	b.n	400f4c <pio_handler_process+0x20>
  400f6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400f70:	00400f23 	.word	0x00400f23
  400f74:	00400f27 	.word	0x00400f27
  400f78:	20400668 	.word	0x20400668

00400f7c <pio_handler_set>:
  400f7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400f7e:	4c18      	ldr	r4, [pc, #96]	; (400fe0 <pio_handler_set+0x64>)
  400f80:	6826      	ldr	r6, [r4, #0]
  400f82:	2e06      	cmp	r6, #6
  400f84:	d82a      	bhi.n	400fdc <pio_handler_set+0x60>
  400f86:	f04f 0c00 	mov.w	ip, #0
  400f8a:	4664      	mov	r4, ip
  400f8c:	4f15      	ldr	r7, [pc, #84]	; (400fe4 <pio_handler_set+0x68>)
  400f8e:	e004      	b.n	400f9a <pio_handler_set+0x1e>
  400f90:	3401      	adds	r4, #1
  400f92:	b2e4      	uxtb	r4, r4
  400f94:	46a4      	mov	ip, r4
  400f96:	42a6      	cmp	r6, r4
  400f98:	d309      	bcc.n	400fae <pio_handler_set+0x32>
  400f9a:	46a6      	mov	lr, r4
  400f9c:	0125      	lsls	r5, r4, #4
  400f9e:	597d      	ldr	r5, [r7, r5]
  400fa0:	428d      	cmp	r5, r1
  400fa2:	d1f5      	bne.n	400f90 <pio_handler_set+0x14>
  400fa4:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  400fa8:	686d      	ldr	r5, [r5, #4]
  400faa:	4295      	cmp	r5, r2
  400fac:	d1f0      	bne.n	400f90 <pio_handler_set+0x14>
  400fae:	4d0d      	ldr	r5, [pc, #52]	; (400fe4 <pio_handler_set+0x68>)
  400fb0:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  400fb4:	eb05 040e 	add.w	r4, r5, lr
  400fb8:	f845 100e 	str.w	r1, [r5, lr]
  400fbc:	6062      	str	r2, [r4, #4]
  400fbe:	60a3      	str	r3, [r4, #8]
  400fc0:	9906      	ldr	r1, [sp, #24]
  400fc2:	60e1      	str	r1, [r4, #12]
  400fc4:	3601      	adds	r6, #1
  400fc6:	4566      	cmp	r6, ip
  400fc8:	d005      	beq.n	400fd6 <pio_handler_set+0x5a>
  400fca:	4611      	mov	r1, r2
  400fcc:	461a      	mov	r2, r3
  400fce:	4b06      	ldr	r3, [pc, #24]	; (400fe8 <pio_handler_set+0x6c>)
  400fd0:	4798      	blx	r3
  400fd2:	2000      	movs	r0, #0
  400fd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400fd6:	4902      	ldr	r1, [pc, #8]	; (400fe0 <pio_handler_set+0x64>)
  400fd8:	600e      	str	r6, [r1, #0]
  400fda:	e7f6      	b.n	400fca <pio_handler_set+0x4e>
  400fdc:	2001      	movs	r0, #1
  400fde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400fe0:	204006d8 	.word	0x204006d8
  400fe4:	20400668 	.word	0x20400668
  400fe8:	00400eed 	.word	0x00400eed

00400fec <PIOA_Handler>:
  400fec:	b508      	push	{r3, lr}
  400fee:	210a      	movs	r1, #10
  400ff0:	4801      	ldr	r0, [pc, #4]	; (400ff8 <PIOA_Handler+0xc>)
  400ff2:	4b02      	ldr	r3, [pc, #8]	; (400ffc <PIOA_Handler+0x10>)
  400ff4:	4798      	blx	r3
  400ff6:	bd08      	pop	{r3, pc}
  400ff8:	400e0e00 	.word	0x400e0e00
  400ffc:	00400f2d 	.word	0x00400f2d

00401000 <PIOB_Handler>:
  401000:	b508      	push	{r3, lr}
  401002:	210b      	movs	r1, #11
  401004:	4801      	ldr	r0, [pc, #4]	; (40100c <PIOB_Handler+0xc>)
  401006:	4b02      	ldr	r3, [pc, #8]	; (401010 <PIOB_Handler+0x10>)
  401008:	4798      	blx	r3
  40100a:	bd08      	pop	{r3, pc}
  40100c:	400e1000 	.word	0x400e1000
  401010:	00400f2d 	.word	0x00400f2d

00401014 <PIOC_Handler>:
  401014:	b508      	push	{r3, lr}
  401016:	210c      	movs	r1, #12
  401018:	4801      	ldr	r0, [pc, #4]	; (401020 <PIOC_Handler+0xc>)
  40101a:	4b02      	ldr	r3, [pc, #8]	; (401024 <PIOC_Handler+0x10>)
  40101c:	4798      	blx	r3
  40101e:	bd08      	pop	{r3, pc}
  401020:	400e1200 	.word	0x400e1200
  401024:	00400f2d 	.word	0x00400f2d

00401028 <PIOD_Handler>:
  401028:	b508      	push	{r3, lr}
  40102a:	2110      	movs	r1, #16
  40102c:	4801      	ldr	r0, [pc, #4]	; (401034 <PIOD_Handler+0xc>)
  40102e:	4b02      	ldr	r3, [pc, #8]	; (401038 <PIOD_Handler+0x10>)
  401030:	4798      	blx	r3
  401032:	bd08      	pop	{r3, pc}
  401034:	400e1400 	.word	0x400e1400
  401038:	00400f2d 	.word	0x00400f2d

0040103c <PIOE_Handler>:
  40103c:	b508      	push	{r3, lr}
  40103e:	2111      	movs	r1, #17
  401040:	4801      	ldr	r0, [pc, #4]	; (401048 <PIOE_Handler+0xc>)
  401042:	4b02      	ldr	r3, [pc, #8]	; (40104c <PIOE_Handler+0x10>)
  401044:	4798      	blx	r3
  401046:	bd08      	pop	{r3, pc}
  401048:	400e1600 	.word	0x400e1600
  40104c:	00400f2d 	.word	0x00400f2d

00401050 <pmc_mck_set_division>:
  401050:	2803      	cmp	r0, #3
  401052:	d011      	beq.n	401078 <pmc_mck_set_division+0x28>
  401054:	2804      	cmp	r0, #4
  401056:	d012      	beq.n	40107e <pmc_mck_set_division+0x2e>
  401058:	2802      	cmp	r0, #2
  40105a:	bf0c      	ite	eq
  40105c:	f44f 7180 	moveq.w	r1, #256	; 0x100
  401060:	2100      	movne	r1, #0
  401062:	4a08      	ldr	r2, [pc, #32]	; (401084 <pmc_mck_set_division+0x34>)
  401064:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401066:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  40106a:	430b      	orrs	r3, r1
  40106c:	6313      	str	r3, [r2, #48]	; 0x30
  40106e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401070:	f013 0f08 	tst.w	r3, #8
  401074:	d0fb      	beq.n	40106e <pmc_mck_set_division+0x1e>
  401076:	4770      	bx	lr
  401078:	f44f 7140 	mov.w	r1, #768	; 0x300
  40107c:	e7f1      	b.n	401062 <pmc_mck_set_division+0x12>
  40107e:	f44f 7100 	mov.w	r1, #512	; 0x200
  401082:	e7ee      	b.n	401062 <pmc_mck_set_division+0x12>
  401084:	400e0600 	.word	0x400e0600

00401088 <pmc_switch_mck_to_pllack>:
  401088:	4a17      	ldr	r2, [pc, #92]	; (4010e8 <pmc_switch_mck_to_pllack+0x60>)
  40108a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40108c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  401090:	4318      	orrs	r0, r3
  401092:	6310      	str	r0, [r2, #48]	; 0x30
  401094:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401096:	f013 0f08 	tst.w	r3, #8
  40109a:	d10a      	bne.n	4010b2 <pmc_switch_mck_to_pllack+0x2a>
  40109c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4010a0:	4911      	ldr	r1, [pc, #68]	; (4010e8 <pmc_switch_mck_to_pllack+0x60>)
  4010a2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4010a4:	f012 0f08 	tst.w	r2, #8
  4010a8:	d103      	bne.n	4010b2 <pmc_switch_mck_to_pllack+0x2a>
  4010aa:	3b01      	subs	r3, #1
  4010ac:	d1f9      	bne.n	4010a2 <pmc_switch_mck_to_pllack+0x1a>
  4010ae:	2001      	movs	r0, #1
  4010b0:	4770      	bx	lr
  4010b2:	4a0d      	ldr	r2, [pc, #52]	; (4010e8 <pmc_switch_mck_to_pllack+0x60>)
  4010b4:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4010b6:	f023 0303 	bic.w	r3, r3, #3
  4010ba:	f043 0302 	orr.w	r3, r3, #2
  4010be:	6313      	str	r3, [r2, #48]	; 0x30
  4010c0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4010c2:	f013 0f08 	tst.w	r3, #8
  4010c6:	d10a      	bne.n	4010de <pmc_switch_mck_to_pllack+0x56>
  4010c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4010cc:	4906      	ldr	r1, [pc, #24]	; (4010e8 <pmc_switch_mck_to_pllack+0x60>)
  4010ce:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4010d0:	f012 0f08 	tst.w	r2, #8
  4010d4:	d105      	bne.n	4010e2 <pmc_switch_mck_to_pllack+0x5a>
  4010d6:	3b01      	subs	r3, #1
  4010d8:	d1f9      	bne.n	4010ce <pmc_switch_mck_to_pllack+0x46>
  4010da:	2001      	movs	r0, #1
  4010dc:	4770      	bx	lr
  4010de:	2000      	movs	r0, #0
  4010e0:	4770      	bx	lr
  4010e2:	2000      	movs	r0, #0
  4010e4:	4770      	bx	lr
  4010e6:	bf00      	nop
  4010e8:	400e0600 	.word	0x400e0600

004010ec <pmc_switch_mainck_to_xtal>:
  4010ec:	b9a0      	cbnz	r0, 401118 <pmc_switch_mainck_to_xtal+0x2c>
  4010ee:	480e      	ldr	r0, [pc, #56]	; (401128 <pmc_switch_mainck_to_xtal+0x3c>)
  4010f0:	6a03      	ldr	r3, [r0, #32]
  4010f2:	0209      	lsls	r1, r1, #8
  4010f4:	b289      	uxth	r1, r1
  4010f6:	4a0d      	ldr	r2, [pc, #52]	; (40112c <pmc_switch_mainck_to_xtal+0x40>)
  4010f8:	401a      	ands	r2, r3
  4010fa:	4b0d      	ldr	r3, [pc, #52]	; (401130 <pmc_switch_mainck_to_xtal+0x44>)
  4010fc:	4313      	orrs	r3, r2
  4010fe:	4319      	orrs	r1, r3
  401100:	6201      	str	r1, [r0, #32]
  401102:	4602      	mov	r2, r0
  401104:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401106:	f013 0f01 	tst.w	r3, #1
  40110a:	d0fb      	beq.n	401104 <pmc_switch_mainck_to_xtal+0x18>
  40110c:	4a06      	ldr	r2, [pc, #24]	; (401128 <pmc_switch_mainck_to_xtal+0x3c>)
  40110e:	6a11      	ldr	r1, [r2, #32]
  401110:	4b08      	ldr	r3, [pc, #32]	; (401134 <pmc_switch_mainck_to_xtal+0x48>)
  401112:	430b      	orrs	r3, r1
  401114:	6213      	str	r3, [r2, #32]
  401116:	4770      	bx	lr
  401118:	4903      	ldr	r1, [pc, #12]	; (401128 <pmc_switch_mainck_to_xtal+0x3c>)
  40111a:	6a0b      	ldr	r3, [r1, #32]
  40111c:	4a06      	ldr	r2, [pc, #24]	; (401138 <pmc_switch_mainck_to_xtal+0x4c>)
  40111e:	401a      	ands	r2, r3
  401120:	4b06      	ldr	r3, [pc, #24]	; (40113c <pmc_switch_mainck_to_xtal+0x50>)
  401122:	4313      	orrs	r3, r2
  401124:	620b      	str	r3, [r1, #32]
  401126:	4770      	bx	lr
  401128:	400e0600 	.word	0x400e0600
  40112c:	ffc8fffc 	.word	0xffc8fffc
  401130:	00370001 	.word	0x00370001
  401134:	01370000 	.word	0x01370000
  401138:	fec8fffc 	.word	0xfec8fffc
  40113c:	01370002 	.word	0x01370002

00401140 <pmc_osc_is_ready_mainck>:
  401140:	4b02      	ldr	r3, [pc, #8]	; (40114c <pmc_osc_is_ready_mainck+0xc>)
  401142:	6e98      	ldr	r0, [r3, #104]	; 0x68
  401144:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401148:	4770      	bx	lr
  40114a:	bf00      	nop
  40114c:	400e0600 	.word	0x400e0600

00401150 <pmc_disable_pllack>:
  401150:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401154:	4b01      	ldr	r3, [pc, #4]	; (40115c <pmc_disable_pllack+0xc>)
  401156:	629a      	str	r2, [r3, #40]	; 0x28
  401158:	4770      	bx	lr
  40115a:	bf00      	nop
  40115c:	400e0600 	.word	0x400e0600

00401160 <pmc_is_locked_pllack>:
  401160:	4b02      	ldr	r3, [pc, #8]	; (40116c <pmc_is_locked_pllack+0xc>)
  401162:	6e98      	ldr	r0, [r3, #104]	; 0x68
  401164:	f000 0002 	and.w	r0, r0, #2
  401168:	4770      	bx	lr
  40116a:	bf00      	nop
  40116c:	400e0600 	.word	0x400e0600

00401170 <pmc_enable_periph_clk>:
  401170:	283f      	cmp	r0, #63	; 0x3f
  401172:	d81e      	bhi.n	4011b2 <pmc_enable_periph_clk+0x42>
  401174:	281f      	cmp	r0, #31
  401176:	d80c      	bhi.n	401192 <pmc_enable_periph_clk+0x22>
  401178:	4b11      	ldr	r3, [pc, #68]	; (4011c0 <pmc_enable_periph_clk+0x50>)
  40117a:	699a      	ldr	r2, [r3, #24]
  40117c:	2301      	movs	r3, #1
  40117e:	4083      	lsls	r3, r0
  401180:	4393      	bics	r3, r2
  401182:	d018      	beq.n	4011b6 <pmc_enable_periph_clk+0x46>
  401184:	2301      	movs	r3, #1
  401186:	fa03 f000 	lsl.w	r0, r3, r0
  40118a:	4b0d      	ldr	r3, [pc, #52]	; (4011c0 <pmc_enable_periph_clk+0x50>)
  40118c:	6118      	str	r0, [r3, #16]
  40118e:	2000      	movs	r0, #0
  401190:	4770      	bx	lr
  401192:	3820      	subs	r0, #32
  401194:	4b0a      	ldr	r3, [pc, #40]	; (4011c0 <pmc_enable_periph_clk+0x50>)
  401196:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40119a:	2301      	movs	r3, #1
  40119c:	4083      	lsls	r3, r0
  40119e:	4393      	bics	r3, r2
  4011a0:	d00b      	beq.n	4011ba <pmc_enable_periph_clk+0x4a>
  4011a2:	2301      	movs	r3, #1
  4011a4:	fa03 f000 	lsl.w	r0, r3, r0
  4011a8:	4b05      	ldr	r3, [pc, #20]	; (4011c0 <pmc_enable_periph_clk+0x50>)
  4011aa:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
  4011ae:	2000      	movs	r0, #0
  4011b0:	4770      	bx	lr
  4011b2:	2001      	movs	r0, #1
  4011b4:	4770      	bx	lr
  4011b6:	2000      	movs	r0, #0
  4011b8:	4770      	bx	lr
  4011ba:	2000      	movs	r0, #0
  4011bc:	4770      	bx	lr
  4011be:	bf00      	nop
  4011c0:	400e0600 	.word	0x400e0600

004011c4 <pmc_set_flash_in_wait_mode>:
  4011c4:	4770      	bx	lr
	...

004011c8 <pmc_enable_waitmode>:
  4011c8:	4a10      	ldr	r2, [pc, #64]	; (40120c <pmc_enable_waitmode+0x44>)
  4011ca:	6f13      	ldr	r3, [r2, #112]	; 0x70
  4011cc:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
  4011d0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  4011d4:	6713      	str	r3, [r2, #112]	; 0x70
  4011d6:	6a11      	ldr	r1, [r2, #32]
  4011d8:	4b0d      	ldr	r3, [pc, #52]	; (401210 <pmc_enable_waitmode+0x48>)
  4011da:	430b      	orrs	r3, r1
  4011dc:	6213      	str	r3, [r2, #32]
  4011de:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011e0:	f013 0f08 	tst.w	r3, #8
  4011e4:	d0fb      	beq.n	4011de <pmc_enable_waitmode+0x16>
  4011e6:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
  4011ea:	bf00      	nop
  4011ec:	3b01      	subs	r3, #1
  4011ee:	d1fc      	bne.n	4011ea <pmc_enable_waitmode+0x22>
  4011f0:	4a06      	ldr	r2, [pc, #24]	; (40120c <pmc_enable_waitmode+0x44>)
  4011f2:	6a13      	ldr	r3, [r2, #32]
  4011f4:	f013 0f08 	tst.w	r3, #8
  4011f8:	d0fb      	beq.n	4011f2 <pmc_enable_waitmode+0x2a>
  4011fa:	4a04      	ldr	r2, [pc, #16]	; (40120c <pmc_enable_waitmode+0x44>)
  4011fc:	6f13      	ldr	r3, [r2, #112]	; 0x70
  4011fe:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
  401202:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  401206:	6713      	str	r3, [r2, #112]	; 0x70
  401208:	4770      	bx	lr
  40120a:	bf00      	nop
  40120c:	400e0600 	.word	0x400e0600
  401210:	00370004 	.word	0x00370004

00401214 <pmc_sleep>:
  401214:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401218:	1e43      	subs	r3, r0, #1
  40121a:	2b04      	cmp	r3, #4
  40121c:	f200 8107 	bhi.w	40142e <pmc_sleep+0x21a>
  401220:	e8df f013 	tbh	[pc, r3, lsl #1]
  401224:	00050005 	.word	0x00050005
  401228:	00150015 	.word	0x00150015
  40122c:	00f6      	.short	0x00f6
  40122e:	4a81      	ldr	r2, [pc, #516]	; (401434 <pmc_sleep+0x220>)
  401230:	6913      	ldr	r3, [r2, #16]
  401232:	f023 0304 	bic.w	r3, r3, #4
  401236:	6113      	str	r3, [r2, #16]
  401238:	2201      	movs	r2, #1
  40123a:	4b7f      	ldr	r3, [pc, #508]	; (401438 <pmc_sleep+0x224>)
  40123c:	701a      	strb	r2, [r3, #0]
  40123e:	f3bf 8f5f 	dmb	sy
  401242:	b662      	cpsie	i
  401244:	f3bf 8f4f 	dsb	sy
  401248:	bf30      	wfi
  40124a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40124e:	4604      	mov	r4, r0
  401250:	2803      	cmp	r0, #3
  401252:	bf0c      	ite	eq
  401254:	2000      	moveq	r0, #0
  401256:	f44f 1000 	movne.w	r0, #2097152	; 0x200000
  40125a:	4b78      	ldr	r3, [pc, #480]	; (40143c <pmc_sleep+0x228>)
  40125c:	4798      	blx	r3
  40125e:	b672      	cpsid	i
  401260:	f3bf 8f5f 	dmb	sy
  401264:	2200      	movs	r2, #0
  401266:	4b74      	ldr	r3, [pc, #464]	; (401438 <pmc_sleep+0x224>)
  401268:	701a      	strb	r2, [r3, #0]
  40126a:	2201      	movs	r2, #1
  40126c:	4b74      	ldr	r3, [pc, #464]	; (401440 <pmc_sleep+0x22c>)
  40126e:	701a      	strb	r2, [r3, #0]
  401270:	4b74      	ldr	r3, [pc, #464]	; (401444 <pmc_sleep+0x230>)
  401272:	6a1f      	ldr	r7, [r3, #32]
  401274:	6b1d      	ldr	r5, [r3, #48]	; 0x30
  401276:	4a74      	ldr	r2, [pc, #464]	; (401448 <pmc_sleep+0x234>)
  401278:	f8d2 8000 	ldr.w	r8, [r2]
  40127c:	6a9e      	ldr	r6, [r3, #40]	; 0x28
  40127e:	4a73      	ldr	r2, [pc, #460]	; (40144c <pmc_sleep+0x238>)
  401280:	433a      	orrs	r2, r7
  401282:	621a      	str	r2, [r3, #32]
  401284:	f005 0903 	and.w	r9, r5, #3
  401288:	f1b9 0f01 	cmp.w	r9, #1
  40128c:	f240 8089 	bls.w	4013a2 <pmc_sleep+0x18e>
  401290:	f025 0103 	bic.w	r1, r5, #3
  401294:	f041 0101 	orr.w	r1, r1, #1
  401298:	6319      	str	r1, [r3, #48]	; 0x30
  40129a:	461a      	mov	r2, r3
  40129c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40129e:	f013 0f08 	tst.w	r3, #8
  4012a2:	d0fb      	beq.n	40129c <pmc_sleep+0x88>
  4012a4:	f011 0f70 	tst.w	r1, #112	; 0x70
  4012a8:	d008      	beq.n	4012bc <pmc_sleep+0xa8>
  4012aa:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  4012ae:	4b65      	ldr	r3, [pc, #404]	; (401444 <pmc_sleep+0x230>)
  4012b0:	6319      	str	r1, [r3, #48]	; 0x30
  4012b2:	461a      	mov	r2, r3
  4012b4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4012b6:	f013 0f08 	tst.w	r3, #8
  4012ba:	d0fb      	beq.n	4012b4 <pmc_sleep+0xa0>
  4012bc:	4b64      	ldr	r3, [pc, #400]	; (401450 <pmc_sleep+0x23c>)
  4012be:	4798      	blx	r3
  4012c0:	4a60      	ldr	r2, [pc, #384]	; (401444 <pmc_sleep+0x230>)
  4012c2:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4012c4:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  4012c8:	d0fb      	beq.n	4012c2 <pmc_sleep+0xae>
  4012ca:	4a5e      	ldr	r2, [pc, #376]	; (401444 <pmc_sleep+0x230>)
  4012cc:	6a11      	ldr	r1, [r2, #32]
  4012ce:	4b61      	ldr	r3, [pc, #388]	; (401454 <pmc_sleep+0x240>)
  4012d0:	400b      	ands	r3, r1
  4012d2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4012d6:	6213      	str	r3, [r2, #32]
  4012d8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4012da:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  4012de:	d0fb      	beq.n	4012d8 <pmc_sleep+0xc4>
  4012e0:	f428 6370 	bic.w	r3, r8, #3840	; 0xf00
  4012e4:	4a58      	ldr	r2, [pc, #352]	; (401448 <pmc_sleep+0x234>)
  4012e6:	6013      	str	r3, [r2, #0]
  4012e8:	2c04      	cmp	r4, #4
  4012ea:	d05c      	beq.n	4013a6 <pmc_sleep+0x192>
  4012ec:	4c52      	ldr	r4, [pc, #328]	; (401438 <pmc_sleep+0x224>)
  4012ee:	2301      	movs	r3, #1
  4012f0:	7023      	strb	r3, [r4, #0]
  4012f2:	f3bf 8f5f 	dmb	sy
  4012f6:	b662      	cpsie	i
  4012f8:	4b57      	ldr	r3, [pc, #348]	; (401458 <pmc_sleep+0x244>)
  4012fa:	4798      	blx	r3
  4012fc:	b672      	cpsid	i
  4012fe:	f3bf 8f5f 	dmb	sy
  401302:	2300      	movs	r3, #0
  401304:	7023      	strb	r3, [r4, #0]
  401306:	f017 0f02 	tst.w	r7, #2
  40130a:	d055      	beq.n	4013b8 <pmc_sleep+0x1a4>
  40130c:	4a4d      	ldr	r2, [pc, #308]	; (401444 <pmc_sleep+0x230>)
  40130e:	6a13      	ldr	r3, [r2, #32]
  401310:	4952      	ldr	r1, [pc, #328]	; (40145c <pmc_sleep+0x248>)
  401312:	4019      	ands	r1, r3
  401314:	4b52      	ldr	r3, [pc, #328]	; (401460 <pmc_sleep+0x24c>)
  401316:	430b      	orrs	r3, r1
  401318:	6213      	str	r3, [r2, #32]
  40131a:	6a11      	ldr	r1, [r2, #32]
  40131c:	4b51      	ldr	r3, [pc, #324]	; (401464 <pmc_sleep+0x250>)
  40131e:	400b      	ands	r3, r1
  401320:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401324:	6213      	str	r3, [r2, #32]
  401326:	4b50      	ldr	r3, [pc, #320]	; (401468 <pmc_sleep+0x254>)
  401328:	4033      	ands	r3, r6
  40132a:	2b00      	cmp	r3, #0
  40132c:	d06e      	beq.n	40140c <pmc_sleep+0x1f8>
  40132e:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
  401332:	4b44      	ldr	r3, [pc, #272]	; (401444 <pmc_sleep+0x230>)
  401334:	629e      	str	r6, [r3, #40]	; 0x28
  401336:	2102      	movs	r1, #2
  401338:	f1b9 0f02 	cmp.w	r9, #2
  40133c:	d104      	bne.n	401348 <pmc_sleep+0x134>
  40133e:	4a41      	ldr	r2, [pc, #260]	; (401444 <pmc_sleep+0x230>)
  401340:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401342:	f013 0f02 	tst.w	r3, #2
  401346:	d0fb      	beq.n	401340 <pmc_sleep+0x12c>
  401348:	4a3e      	ldr	r2, [pc, #248]	; (401444 <pmc_sleep+0x230>)
  40134a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40134c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  401350:	f005 0070 	and.w	r0, r5, #112	; 0x70
  401354:	4303      	orrs	r3, r0
  401356:	6313      	str	r3, [r2, #48]	; 0x30
  401358:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40135a:	f013 0f08 	tst.w	r3, #8
  40135e:	d0fb      	beq.n	401358 <pmc_sleep+0x144>
  401360:	4b39      	ldr	r3, [pc, #228]	; (401448 <pmc_sleep+0x234>)
  401362:	f8c3 8000 	str.w	r8, [r3]
  401366:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  40136a:	631d      	str	r5, [r3, #48]	; 0x30
  40136c:	461a      	mov	r2, r3
  40136e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401370:	f013 0f08 	tst.w	r3, #8
  401374:	d0fb      	beq.n	40136e <pmc_sleep+0x15a>
  401376:	4a33      	ldr	r2, [pc, #204]	; (401444 <pmc_sleep+0x230>)
  401378:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40137a:	420b      	tst	r3, r1
  40137c:	d0fc      	beq.n	401378 <pmc_sleep+0x164>
  40137e:	2200      	movs	r2, #0
  401380:	4b2f      	ldr	r3, [pc, #188]	; (401440 <pmc_sleep+0x22c>)
  401382:	701a      	strb	r2, [r3, #0]
  401384:	4b39      	ldr	r3, [pc, #228]	; (40146c <pmc_sleep+0x258>)
  401386:	681b      	ldr	r3, [r3, #0]
  401388:	b11b      	cbz	r3, 401392 <pmc_sleep+0x17e>
  40138a:	4798      	blx	r3
  40138c:	2200      	movs	r2, #0
  40138e:	4b37      	ldr	r3, [pc, #220]	; (40146c <pmc_sleep+0x258>)
  401390:	601a      	str	r2, [r3, #0]
  401392:	2201      	movs	r2, #1
  401394:	4b28      	ldr	r3, [pc, #160]	; (401438 <pmc_sleep+0x224>)
  401396:	701a      	strb	r2, [r3, #0]
  401398:	f3bf 8f5f 	dmb	sy
  40139c:	b662      	cpsie	i
  40139e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4013a2:	4629      	mov	r1, r5
  4013a4:	e77e      	b.n	4012a4 <pmc_sleep+0x90>
  4013a6:	f5a2 62c0 	sub.w	r2, r2, #1536	; 0x600
  4013aa:	6a11      	ldr	r1, [r2, #32]
  4013ac:	4b30      	ldr	r3, [pc, #192]	; (401470 <pmc_sleep+0x25c>)
  4013ae:	400b      	ands	r3, r1
  4013b0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4013b4:	6213      	str	r3, [r2, #32]
  4013b6:	e799      	b.n	4012ec <pmc_sleep+0xd8>
  4013b8:	f017 0f01 	tst.w	r7, #1
  4013bc:	d0b3      	beq.n	401326 <pmc_sleep+0x112>
  4013be:	4b21      	ldr	r3, [pc, #132]	; (401444 <pmc_sleep+0x230>)
  4013c0:	6a1b      	ldr	r3, [r3, #32]
  4013c2:	f013 0f01 	tst.w	r3, #1
  4013c6:	d10b      	bne.n	4013e0 <pmc_sleep+0x1cc>
  4013c8:	491e      	ldr	r1, [pc, #120]	; (401444 <pmc_sleep+0x230>)
  4013ca:	6a0b      	ldr	r3, [r1, #32]
  4013cc:	4a29      	ldr	r2, [pc, #164]	; (401474 <pmc_sleep+0x260>)
  4013ce:	401a      	ands	r2, r3
  4013d0:	4b29      	ldr	r3, [pc, #164]	; (401478 <pmc_sleep+0x264>)
  4013d2:	4313      	orrs	r3, r2
  4013d4:	620b      	str	r3, [r1, #32]
  4013d6:	460a      	mov	r2, r1
  4013d8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4013da:	f013 0f01 	tst.w	r3, #1
  4013de:	d0fb      	beq.n	4013d8 <pmc_sleep+0x1c4>
  4013e0:	4b18      	ldr	r3, [pc, #96]	; (401444 <pmc_sleep+0x230>)
  4013e2:	6a1b      	ldr	r3, [r3, #32]
  4013e4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4013e8:	d108      	bne.n	4013fc <pmc_sleep+0x1e8>
  4013ea:	4a16      	ldr	r2, [pc, #88]	; (401444 <pmc_sleep+0x230>)
  4013ec:	6a11      	ldr	r1, [r2, #32]
  4013ee:	4b23      	ldr	r3, [pc, #140]	; (40147c <pmc_sleep+0x268>)
  4013f0:	430b      	orrs	r3, r1
  4013f2:	6213      	str	r3, [r2, #32]
  4013f4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4013f6:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  4013fa:	d0fb      	beq.n	4013f4 <pmc_sleep+0x1e0>
  4013fc:	4a11      	ldr	r2, [pc, #68]	; (401444 <pmc_sleep+0x230>)
  4013fe:	6a11      	ldr	r1, [r2, #32]
  401400:	4b18      	ldr	r3, [pc, #96]	; (401464 <pmc_sleep+0x250>)
  401402:	400b      	ands	r3, r1
  401404:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401408:	6213      	str	r3, [r2, #32]
  40140a:	e78c      	b.n	401326 <pmc_sleep+0x112>
  40140c:	2100      	movs	r1, #0
  40140e:	e793      	b.n	401338 <pmc_sleep+0x124>
  401410:	4a08      	ldr	r2, [pc, #32]	; (401434 <pmc_sleep+0x220>)
  401412:	6913      	ldr	r3, [r2, #16]
  401414:	f043 0304 	orr.w	r3, r3, #4
  401418:	6113      	str	r3, [r2, #16]
  40141a:	4a19      	ldr	r2, [pc, #100]	; (401480 <pmc_sleep+0x26c>)
  40141c:	4b19      	ldr	r3, [pc, #100]	; (401484 <pmc_sleep+0x270>)
  40141e:	601a      	str	r2, [r3, #0]
  401420:	2201      	movs	r2, #1
  401422:	4b05      	ldr	r3, [pc, #20]	; (401438 <pmc_sleep+0x224>)
  401424:	701a      	strb	r2, [r3, #0]
  401426:	f3bf 8f5f 	dmb	sy
  40142a:	b662      	cpsie	i
  40142c:	bf30      	wfi
  40142e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401432:	bf00      	nop
  401434:	e000ed00 	.word	0xe000ed00
  401438:	2040000a 	.word	0x2040000a
  40143c:	004011c5 	.word	0x004011c5
  401440:	204006dc 	.word	0x204006dc
  401444:	400e0600 	.word	0x400e0600
  401448:	400e0c00 	.word	0x400e0c00
  40144c:	00370008 	.word	0x00370008
  401450:	00401151 	.word	0x00401151
  401454:	fec8ffff 	.word	0xfec8ffff
  401458:	004011c9 	.word	0x004011c9
  40145c:	fec8fffc 	.word	0xfec8fffc
  401460:	01370002 	.word	0x01370002
  401464:	ffc8ff87 	.word	0xffc8ff87
  401468:	07ff0000 	.word	0x07ff0000
  40146c:	204006e0 	.word	0x204006e0
  401470:	ffc8fffe 	.word	0xffc8fffe
  401474:	ffc8fffc 	.word	0xffc8fffc
  401478:	00370001 	.word	0x00370001
  40147c:	01370000 	.word	0x01370000
  401480:	a5000004 	.word	0xa5000004
  401484:	400e1810 	.word	0x400e1810

00401488 <Dummy_Handler>:
  401488:	e7fe      	b.n	401488 <Dummy_Handler>
	...

0040148c <Reset_Handler>:
  40148c:	b500      	push	{lr}
  40148e:	b083      	sub	sp, #12
  401490:	4b25      	ldr	r3, [pc, #148]	; (401528 <Reset_Handler+0x9c>)
  401492:	4a26      	ldr	r2, [pc, #152]	; (40152c <Reset_Handler+0xa0>)
  401494:	429a      	cmp	r2, r3
  401496:	d010      	beq.n	4014ba <Reset_Handler+0x2e>
  401498:	4b25      	ldr	r3, [pc, #148]	; (401530 <Reset_Handler+0xa4>)
  40149a:	4a23      	ldr	r2, [pc, #140]	; (401528 <Reset_Handler+0x9c>)
  40149c:	429a      	cmp	r2, r3
  40149e:	d20c      	bcs.n	4014ba <Reset_Handler+0x2e>
  4014a0:	3b01      	subs	r3, #1
  4014a2:	1a9b      	subs	r3, r3, r2
  4014a4:	f023 0303 	bic.w	r3, r3, #3
  4014a8:	3304      	adds	r3, #4
  4014aa:	4413      	add	r3, r2
  4014ac:	491f      	ldr	r1, [pc, #124]	; (40152c <Reset_Handler+0xa0>)
  4014ae:	f851 0b04 	ldr.w	r0, [r1], #4
  4014b2:	f842 0b04 	str.w	r0, [r2], #4
  4014b6:	429a      	cmp	r2, r3
  4014b8:	d1f9      	bne.n	4014ae <Reset_Handler+0x22>
  4014ba:	4b1e      	ldr	r3, [pc, #120]	; (401534 <Reset_Handler+0xa8>)
  4014bc:	4a1e      	ldr	r2, [pc, #120]	; (401538 <Reset_Handler+0xac>)
  4014be:	429a      	cmp	r2, r3
  4014c0:	d20a      	bcs.n	4014d8 <Reset_Handler+0x4c>
  4014c2:	3b01      	subs	r3, #1
  4014c4:	1a9b      	subs	r3, r3, r2
  4014c6:	f023 0303 	bic.w	r3, r3, #3
  4014ca:	3304      	adds	r3, #4
  4014cc:	4413      	add	r3, r2
  4014ce:	2100      	movs	r1, #0
  4014d0:	f842 1b04 	str.w	r1, [r2], #4
  4014d4:	4293      	cmp	r3, r2
  4014d6:	d1fb      	bne.n	4014d0 <Reset_Handler+0x44>
  4014d8:	4a18      	ldr	r2, [pc, #96]	; (40153c <Reset_Handler+0xb0>)
  4014da:	4b19      	ldr	r3, [pc, #100]	; (401540 <Reset_Handler+0xb4>)
  4014dc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4014e0:	6093      	str	r3, [r2, #8]
  4014e2:	f3ef 8310 	mrs	r3, PRIMASK
  4014e6:	fab3 f383 	clz	r3, r3
  4014ea:	095b      	lsrs	r3, r3, #5
  4014ec:	9301      	str	r3, [sp, #4]
  4014ee:	b672      	cpsid	i
  4014f0:	f3bf 8f5f 	dmb	sy
  4014f4:	2200      	movs	r2, #0
  4014f6:	4b13      	ldr	r3, [pc, #76]	; (401544 <Reset_Handler+0xb8>)
  4014f8:	701a      	strb	r2, [r3, #0]
  4014fa:	9901      	ldr	r1, [sp, #4]
  4014fc:	4a12      	ldr	r2, [pc, #72]	; (401548 <Reset_Handler+0xbc>)
  4014fe:	6813      	ldr	r3, [r2, #0]
  401500:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401504:	6013      	str	r3, [r2, #0]
  401506:	f3bf 8f4f 	dsb	sy
  40150a:	f3bf 8f6f 	isb	sy
  40150e:	b129      	cbz	r1, 40151c <Reset_Handler+0x90>
  401510:	2201      	movs	r2, #1
  401512:	4b0c      	ldr	r3, [pc, #48]	; (401544 <Reset_Handler+0xb8>)
  401514:	701a      	strb	r2, [r3, #0]
  401516:	f3bf 8f5f 	dmb	sy
  40151a:	b662      	cpsie	i
  40151c:	4b0b      	ldr	r3, [pc, #44]	; (40154c <Reset_Handler+0xc0>)
  40151e:	4798      	blx	r3
  401520:	4b0b      	ldr	r3, [pc, #44]	; (401550 <Reset_Handler+0xc4>)
  401522:	4798      	blx	r3
  401524:	e7fe      	b.n	401524 <Reset_Handler+0x98>
  401526:	bf00      	nop
  401528:	20400000 	.word	0x20400000
  40152c:	00401924 	.word	0x00401924
  401530:	2040043c 	.word	0x2040043c
  401534:	20400708 	.word	0x20400708
  401538:	2040043c 	.word	0x2040043c
  40153c:	e000ed00 	.word	0xe000ed00
  401540:	00400000 	.word	0x00400000
  401544:	2040000a 	.word	0x2040000a
  401548:	e000ed88 	.word	0xe000ed88
  40154c:	0040178d 	.word	0x0040178d
  401550:	004016ed 	.word	0x004016ed

00401554 <SystemCoreClockUpdate>:
  401554:	4b3b      	ldr	r3, [pc, #236]	; (401644 <SystemCoreClockUpdate+0xf0>)
  401556:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401558:	f003 0303 	and.w	r3, r3, #3
  40155c:	2b01      	cmp	r3, #1
  40155e:	d01d      	beq.n	40159c <SystemCoreClockUpdate+0x48>
  401560:	b183      	cbz	r3, 401584 <SystemCoreClockUpdate+0x30>
  401562:	2b02      	cmp	r3, #2
  401564:	d036      	beq.n	4015d4 <SystemCoreClockUpdate+0x80>
  401566:	4b37      	ldr	r3, [pc, #220]	; (401644 <SystemCoreClockUpdate+0xf0>)
  401568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40156a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40156e:	2b70      	cmp	r3, #112	; 0x70
  401570:	d05f      	beq.n	401632 <SystemCoreClockUpdate+0xde>
  401572:	4b34      	ldr	r3, [pc, #208]	; (401644 <SystemCoreClockUpdate+0xf0>)
  401574:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401576:	4934      	ldr	r1, [pc, #208]	; (401648 <SystemCoreClockUpdate+0xf4>)
  401578:	f3c2 1202 	ubfx	r2, r2, #4, #3
  40157c:	680b      	ldr	r3, [r1, #0]
  40157e:	40d3      	lsrs	r3, r2
  401580:	600b      	str	r3, [r1, #0]
  401582:	4770      	bx	lr
  401584:	4b31      	ldr	r3, [pc, #196]	; (40164c <SystemCoreClockUpdate+0xf8>)
  401586:	695b      	ldr	r3, [r3, #20]
  401588:	f013 0f80 	tst.w	r3, #128	; 0x80
  40158c:	bf14      	ite	ne
  40158e:	f44f 4200 	movne.w	r2, #32768	; 0x8000
  401592:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  401596:	4b2c      	ldr	r3, [pc, #176]	; (401648 <SystemCoreClockUpdate+0xf4>)
  401598:	601a      	str	r2, [r3, #0]
  40159a:	e7e4      	b.n	401566 <SystemCoreClockUpdate+0x12>
  40159c:	4b29      	ldr	r3, [pc, #164]	; (401644 <SystemCoreClockUpdate+0xf0>)
  40159e:	6a1b      	ldr	r3, [r3, #32]
  4015a0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4015a4:	d003      	beq.n	4015ae <SystemCoreClockUpdate+0x5a>
  4015a6:	4a2a      	ldr	r2, [pc, #168]	; (401650 <SystemCoreClockUpdate+0xfc>)
  4015a8:	4b27      	ldr	r3, [pc, #156]	; (401648 <SystemCoreClockUpdate+0xf4>)
  4015aa:	601a      	str	r2, [r3, #0]
  4015ac:	e7db      	b.n	401566 <SystemCoreClockUpdate+0x12>
  4015ae:	4a29      	ldr	r2, [pc, #164]	; (401654 <SystemCoreClockUpdate+0x100>)
  4015b0:	4b25      	ldr	r3, [pc, #148]	; (401648 <SystemCoreClockUpdate+0xf4>)
  4015b2:	601a      	str	r2, [r3, #0]
  4015b4:	4b23      	ldr	r3, [pc, #140]	; (401644 <SystemCoreClockUpdate+0xf0>)
  4015b6:	6a1b      	ldr	r3, [r3, #32]
  4015b8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4015bc:	2b10      	cmp	r3, #16
  4015be:	d005      	beq.n	4015cc <SystemCoreClockUpdate+0x78>
  4015c0:	2b20      	cmp	r3, #32
  4015c2:	d1d0      	bne.n	401566 <SystemCoreClockUpdate+0x12>
  4015c4:	4a22      	ldr	r2, [pc, #136]	; (401650 <SystemCoreClockUpdate+0xfc>)
  4015c6:	4b20      	ldr	r3, [pc, #128]	; (401648 <SystemCoreClockUpdate+0xf4>)
  4015c8:	601a      	str	r2, [r3, #0]
  4015ca:	e7cc      	b.n	401566 <SystemCoreClockUpdate+0x12>
  4015cc:	4a22      	ldr	r2, [pc, #136]	; (401658 <SystemCoreClockUpdate+0x104>)
  4015ce:	4b1e      	ldr	r3, [pc, #120]	; (401648 <SystemCoreClockUpdate+0xf4>)
  4015d0:	601a      	str	r2, [r3, #0]
  4015d2:	e7c8      	b.n	401566 <SystemCoreClockUpdate+0x12>
  4015d4:	4b1b      	ldr	r3, [pc, #108]	; (401644 <SystemCoreClockUpdate+0xf0>)
  4015d6:	6a1b      	ldr	r3, [r3, #32]
  4015d8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4015dc:	d016      	beq.n	40160c <SystemCoreClockUpdate+0xb8>
  4015de:	4a1c      	ldr	r2, [pc, #112]	; (401650 <SystemCoreClockUpdate+0xfc>)
  4015e0:	4b19      	ldr	r3, [pc, #100]	; (401648 <SystemCoreClockUpdate+0xf4>)
  4015e2:	601a      	str	r2, [r3, #0]
  4015e4:	4b17      	ldr	r3, [pc, #92]	; (401644 <SystemCoreClockUpdate+0xf0>)
  4015e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4015e8:	f003 0303 	and.w	r3, r3, #3
  4015ec:	2b02      	cmp	r3, #2
  4015ee:	d1ba      	bne.n	401566 <SystemCoreClockUpdate+0x12>
  4015f0:	4a14      	ldr	r2, [pc, #80]	; (401644 <SystemCoreClockUpdate+0xf0>)
  4015f2:	6a91      	ldr	r1, [r2, #40]	; 0x28
  4015f4:	6a92      	ldr	r2, [r2, #40]	; 0x28
  4015f6:	4814      	ldr	r0, [pc, #80]	; (401648 <SystemCoreClockUpdate+0xf4>)
  4015f8:	f3c1 410a 	ubfx	r1, r1, #16, #11
  4015fc:	6803      	ldr	r3, [r0, #0]
  4015fe:	fb01 3303 	mla	r3, r1, r3, r3
  401602:	b2d2      	uxtb	r2, r2
  401604:	fbb3 f3f2 	udiv	r3, r3, r2
  401608:	6003      	str	r3, [r0, #0]
  40160a:	e7ac      	b.n	401566 <SystemCoreClockUpdate+0x12>
  40160c:	4a11      	ldr	r2, [pc, #68]	; (401654 <SystemCoreClockUpdate+0x100>)
  40160e:	4b0e      	ldr	r3, [pc, #56]	; (401648 <SystemCoreClockUpdate+0xf4>)
  401610:	601a      	str	r2, [r3, #0]
  401612:	4b0c      	ldr	r3, [pc, #48]	; (401644 <SystemCoreClockUpdate+0xf0>)
  401614:	6a1b      	ldr	r3, [r3, #32]
  401616:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40161a:	2b10      	cmp	r3, #16
  40161c:	d005      	beq.n	40162a <SystemCoreClockUpdate+0xd6>
  40161e:	2b20      	cmp	r3, #32
  401620:	d1e0      	bne.n	4015e4 <SystemCoreClockUpdate+0x90>
  401622:	4a0b      	ldr	r2, [pc, #44]	; (401650 <SystemCoreClockUpdate+0xfc>)
  401624:	4b08      	ldr	r3, [pc, #32]	; (401648 <SystemCoreClockUpdate+0xf4>)
  401626:	601a      	str	r2, [r3, #0]
  401628:	e7dc      	b.n	4015e4 <SystemCoreClockUpdate+0x90>
  40162a:	4a0b      	ldr	r2, [pc, #44]	; (401658 <SystemCoreClockUpdate+0x104>)
  40162c:	4b06      	ldr	r3, [pc, #24]	; (401648 <SystemCoreClockUpdate+0xf4>)
  40162e:	601a      	str	r2, [r3, #0]
  401630:	e7d8      	b.n	4015e4 <SystemCoreClockUpdate+0x90>
  401632:	4a05      	ldr	r2, [pc, #20]	; (401648 <SystemCoreClockUpdate+0xf4>)
  401634:	6813      	ldr	r3, [r2, #0]
  401636:	4909      	ldr	r1, [pc, #36]	; (40165c <SystemCoreClockUpdate+0x108>)
  401638:	fba1 1303 	umull	r1, r3, r1, r3
  40163c:	085b      	lsrs	r3, r3, #1
  40163e:	6013      	str	r3, [r2, #0]
  401640:	4770      	bx	lr
  401642:	bf00      	nop
  401644:	400e0600 	.word	0x400e0600
  401648:	2040000c 	.word	0x2040000c
  40164c:	400e1810 	.word	0x400e1810
  401650:	00b71b00 	.word	0x00b71b00
  401654:	003d0900 	.word	0x003d0900
  401658:	007a1200 	.word	0x007a1200
  40165c:	aaaaaaab 	.word	0xaaaaaaab

00401660 <system_init_flash>:
  401660:	4b16      	ldr	r3, [pc, #88]	; (4016bc <system_init_flash+0x5c>)
  401662:	4298      	cmp	r0, r3
  401664:	d913      	bls.n	40168e <system_init_flash+0x2e>
  401666:	4b16      	ldr	r3, [pc, #88]	; (4016c0 <system_init_flash+0x60>)
  401668:	4298      	cmp	r0, r3
  40166a:	d915      	bls.n	401698 <system_init_flash+0x38>
  40166c:	4b15      	ldr	r3, [pc, #84]	; (4016c4 <system_init_flash+0x64>)
  40166e:	4298      	cmp	r0, r3
  401670:	d916      	bls.n	4016a0 <system_init_flash+0x40>
  401672:	4b15      	ldr	r3, [pc, #84]	; (4016c8 <system_init_flash+0x68>)
  401674:	4298      	cmp	r0, r3
  401676:	d917      	bls.n	4016a8 <system_init_flash+0x48>
  401678:	4b14      	ldr	r3, [pc, #80]	; (4016cc <system_init_flash+0x6c>)
  40167a:	4298      	cmp	r0, r3
  40167c:	d918      	bls.n	4016b0 <system_init_flash+0x50>
  40167e:	4b14      	ldr	r3, [pc, #80]	; (4016d0 <system_init_flash+0x70>)
  401680:	4298      	cmp	r0, r3
  401682:	bf94      	ite	ls
  401684:	4a13      	ldrls	r2, [pc, #76]	; (4016d4 <system_init_flash+0x74>)
  401686:	4a14      	ldrhi	r2, [pc, #80]	; (4016d8 <system_init_flash+0x78>)
  401688:	4b14      	ldr	r3, [pc, #80]	; (4016dc <system_init_flash+0x7c>)
  40168a:	601a      	str	r2, [r3, #0]
  40168c:	4770      	bx	lr
  40168e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401692:	4b12      	ldr	r3, [pc, #72]	; (4016dc <system_init_flash+0x7c>)
  401694:	601a      	str	r2, [r3, #0]
  401696:	4770      	bx	lr
  401698:	4a11      	ldr	r2, [pc, #68]	; (4016e0 <system_init_flash+0x80>)
  40169a:	4b10      	ldr	r3, [pc, #64]	; (4016dc <system_init_flash+0x7c>)
  40169c:	601a      	str	r2, [r3, #0]
  40169e:	4770      	bx	lr
  4016a0:	4a10      	ldr	r2, [pc, #64]	; (4016e4 <system_init_flash+0x84>)
  4016a2:	4b0e      	ldr	r3, [pc, #56]	; (4016dc <system_init_flash+0x7c>)
  4016a4:	601a      	str	r2, [r3, #0]
  4016a6:	4770      	bx	lr
  4016a8:	4a0f      	ldr	r2, [pc, #60]	; (4016e8 <system_init_flash+0x88>)
  4016aa:	4b0c      	ldr	r3, [pc, #48]	; (4016dc <system_init_flash+0x7c>)
  4016ac:	601a      	str	r2, [r3, #0]
  4016ae:	4770      	bx	lr
  4016b0:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4016b4:	4b09      	ldr	r3, [pc, #36]	; (4016dc <system_init_flash+0x7c>)
  4016b6:	601a      	str	r2, [r3, #0]
  4016b8:	4770      	bx	lr
  4016ba:	bf00      	nop
  4016bc:	015ef3bf 	.word	0x015ef3bf
  4016c0:	02bde77f 	.word	0x02bde77f
  4016c4:	041cdb3f 	.word	0x041cdb3f
  4016c8:	057bceff 	.word	0x057bceff
  4016cc:	06dac2bf 	.word	0x06dac2bf
  4016d0:	0839b67f 	.word	0x0839b67f
  4016d4:	04000500 	.word	0x04000500
  4016d8:	04000600 	.word	0x04000600
  4016dc:	400e0c00 	.word	0x400e0c00
  4016e0:	04000100 	.word	0x04000100
  4016e4:	04000200 	.word	0x04000200
  4016e8:	04000300 	.word	0x04000300

004016ec <main>:
#include "auxiliary/auxiliary.h"

void main(void)
{
  4016ec:	b508      	push	{r3, lr}
	init();
  4016ee:	4b19      	ldr	r3, [pc, #100]	; (401754 <main+0x68>)
  4016f0:	4798      	blx	r3
	TC_init(TC0, ID_TC0, 0, 10);
  4016f2:	4c19      	ldr	r4, [pc, #100]	; (401758 <main+0x6c>)
  4016f4:	230a      	movs	r3, #10
  4016f6:	2200      	movs	r2, #0
  4016f8:	2117      	movs	r1, #23
  4016fa:	4620      	mov	r0, r4
  4016fc:	4d17      	ldr	r5, [pc, #92]	; (40175c <main+0x70>)
  4016fe:	47a8      	blx	r5
	tc_start(TC0, 0);
  401700:	2100      	movs	r1, #0
  401702:	4620      	mov	r0, r4
  401704:	4b16      	ldr	r3, [pc, #88]	; (401760 <main+0x74>)
  401706:	4798      	blx	r3
	
	while (1)
	{
		if (get_tc0_flag())
  401708:	4c16      	ldr	r4, [pc, #88]	; (401764 <main+0x78>)
		{
			set_tc0_flag(0);
			pin_toggle(LED2_PIO, LED2_PIO_IDX_MASK);
  40170a:	4e17      	ldr	r6, [pc, #92]	; (401768 <main+0x7c>)
		}
		
		if (get_but1_flag())
		{
			set_but1_flag(0);
			pio_clear(LED1_PIO, LED1_PIO_IDX_MASK);
  40170c:	4d17      	ldr	r5, [pc, #92]	; (40176c <main+0x80>)
  40170e:	e00b      	b.n	401728 <main+0x3c>
			set_tc0_flag(0);
  401710:	2000      	movs	r0, #0
  401712:	4b17      	ldr	r3, [pc, #92]	; (401770 <main+0x84>)
  401714:	4798      	blx	r3
			pin_toggle(LED2_PIO, LED2_PIO_IDX_MASK);
  401716:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  40171a:	4630      	mov	r0, r6
  40171c:	4b15      	ldr	r3, [pc, #84]	; (401774 <main+0x88>)
  40171e:	4798      	blx	r3
  401720:	e005      	b.n	40172e <main+0x42>
			RTT_init(4, 16, RTT_MR_ALMIEN);
		}
		pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
  401722:	2002      	movs	r0, #2
  401724:	4b14      	ldr	r3, [pc, #80]	; (401778 <main+0x8c>)
  401726:	4798      	blx	r3
		if (get_tc0_flag())
  401728:	47a0      	blx	r4
  40172a:	2800      	cmp	r0, #0
  40172c:	d1f0      	bne.n	401710 <main+0x24>
		if (get_but1_flag())
  40172e:	4b13      	ldr	r3, [pc, #76]	; (40177c <main+0x90>)
  401730:	4798      	blx	r3
  401732:	2800      	cmp	r0, #0
  401734:	d0f5      	beq.n	401722 <main+0x36>
			set_but1_flag(0);
  401736:	2000      	movs	r0, #0
  401738:	4b11      	ldr	r3, [pc, #68]	; (401780 <main+0x94>)
  40173a:	4798      	blx	r3
			pio_clear(LED1_PIO, LED1_PIO_IDX_MASK);
  40173c:	2101      	movs	r1, #1
  40173e:	4628      	mov	r0, r5
  401740:	4b10      	ldr	r3, [pc, #64]	; (401784 <main+0x98>)
  401742:	4798      	blx	r3
			RTT_init(4, 16, RTT_MR_ALMIEN);
  401744:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  401748:	2110      	movs	r1, #16
  40174a:	f04f 4081 	mov.w	r0, #1082130432	; 0x40800000
  40174e:	4b0e      	ldr	r3, [pc, #56]	; (401788 <main+0x9c>)
  401750:	4798      	blx	r3
  401752:	e7e6      	b.n	401722 <main+0x36>
  401754:	004005e9 	.word	0x004005e9
  401758:	4000c000 	.word	0x4000c000
  40175c:	00400489 	.word	0x00400489
  401760:	004003d5 	.word	0x004003d5
  401764:	004007e5 	.word	0x004007e5
  401768:	400e1200 	.word	0x400e1200
  40176c:	400e0e00 	.word	0x400e0e00
  401770:	004007f1 	.word	0x004007f1
  401774:	004007fd 	.word	0x004007fd
  401778:	00401215 	.word	0x00401215
  40177c:	004007cd 	.word	0x004007cd
  401780:	004007d9 	.word	0x004007d9
  401784:	00400d5b 	.word	0x00400d5b
  401788:	00400531 	.word	0x00400531

0040178c <__libc_init_array>:
  40178c:	b570      	push	{r4, r5, r6, lr}
  40178e:	4e0f      	ldr	r6, [pc, #60]	; (4017cc <__libc_init_array+0x40>)
  401790:	4d0f      	ldr	r5, [pc, #60]	; (4017d0 <__libc_init_array+0x44>)
  401792:	1b76      	subs	r6, r6, r5
  401794:	10b6      	asrs	r6, r6, #2
  401796:	bf18      	it	ne
  401798:	2400      	movne	r4, #0
  40179a:	d005      	beq.n	4017a8 <__libc_init_array+0x1c>
  40179c:	3401      	adds	r4, #1
  40179e:	f855 3b04 	ldr.w	r3, [r5], #4
  4017a2:	4798      	blx	r3
  4017a4:	42a6      	cmp	r6, r4
  4017a6:	d1f9      	bne.n	40179c <__libc_init_array+0x10>
  4017a8:	4e0a      	ldr	r6, [pc, #40]	; (4017d4 <__libc_init_array+0x48>)
  4017aa:	4d0b      	ldr	r5, [pc, #44]	; (4017d8 <__libc_init_array+0x4c>)
  4017ac:	1b76      	subs	r6, r6, r5
  4017ae:	f000 f8a7 	bl	401900 <_init>
  4017b2:	10b6      	asrs	r6, r6, #2
  4017b4:	bf18      	it	ne
  4017b6:	2400      	movne	r4, #0
  4017b8:	d006      	beq.n	4017c8 <__libc_init_array+0x3c>
  4017ba:	3401      	adds	r4, #1
  4017bc:	f855 3b04 	ldr.w	r3, [r5], #4
  4017c0:	4798      	blx	r3
  4017c2:	42a6      	cmp	r6, r4
  4017c4:	d1f9      	bne.n	4017ba <__libc_init_array+0x2e>
  4017c6:	bd70      	pop	{r4, r5, r6, pc}
  4017c8:	bd70      	pop	{r4, r5, r6, pc}
  4017ca:	bf00      	nop
  4017cc:	0040190c 	.word	0x0040190c
  4017d0:	0040190c 	.word	0x0040190c
  4017d4:	00401914 	.word	0x00401914
  4017d8:	0040190c 	.word	0x0040190c

004017dc <register_fini>:
  4017dc:	4b02      	ldr	r3, [pc, #8]	; (4017e8 <register_fini+0xc>)
  4017de:	b113      	cbz	r3, 4017e6 <register_fini+0xa>
  4017e0:	4802      	ldr	r0, [pc, #8]	; (4017ec <register_fini+0x10>)
  4017e2:	f000 b805 	b.w	4017f0 <atexit>
  4017e6:	4770      	bx	lr
  4017e8:	00000000 	.word	0x00000000
  4017ec:	004017fd 	.word	0x004017fd

004017f0 <atexit>:
  4017f0:	2300      	movs	r3, #0
  4017f2:	4601      	mov	r1, r0
  4017f4:	461a      	mov	r2, r3
  4017f6:	4618      	mov	r0, r3
  4017f8:	f000 b81e 	b.w	401838 <__register_exitproc>

004017fc <__libc_fini_array>:
  4017fc:	b538      	push	{r3, r4, r5, lr}
  4017fe:	4c0a      	ldr	r4, [pc, #40]	; (401828 <__libc_fini_array+0x2c>)
  401800:	4d0a      	ldr	r5, [pc, #40]	; (40182c <__libc_fini_array+0x30>)
  401802:	1b64      	subs	r4, r4, r5
  401804:	10a4      	asrs	r4, r4, #2
  401806:	d00a      	beq.n	40181e <__libc_fini_array+0x22>
  401808:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40180c:	3b01      	subs	r3, #1
  40180e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  401812:	3c01      	subs	r4, #1
  401814:	f855 3904 	ldr.w	r3, [r5], #-4
  401818:	4798      	blx	r3
  40181a:	2c00      	cmp	r4, #0
  40181c:	d1f9      	bne.n	401812 <__libc_fini_array+0x16>
  40181e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  401822:	f000 b877 	b.w	401914 <_fini>
  401826:	bf00      	nop
  401828:	00401924 	.word	0x00401924
  40182c:	00401920 	.word	0x00401920

00401830 <__retarget_lock_acquire_recursive>:
  401830:	4770      	bx	lr
  401832:	bf00      	nop

00401834 <__retarget_lock_release_recursive>:
  401834:	4770      	bx	lr
  401836:	bf00      	nop

00401838 <__register_exitproc>:
  401838:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40183c:	4d2c      	ldr	r5, [pc, #176]	; (4018f0 <__register_exitproc+0xb8>)
  40183e:	4606      	mov	r6, r0
  401840:	6828      	ldr	r0, [r5, #0]
  401842:	4698      	mov	r8, r3
  401844:	460f      	mov	r7, r1
  401846:	4691      	mov	r9, r2
  401848:	f7ff fff2 	bl	401830 <__retarget_lock_acquire_recursive>
  40184c:	4b29      	ldr	r3, [pc, #164]	; (4018f4 <__register_exitproc+0xbc>)
  40184e:	681c      	ldr	r4, [r3, #0]
  401850:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  401854:	2b00      	cmp	r3, #0
  401856:	d03e      	beq.n	4018d6 <__register_exitproc+0x9e>
  401858:	685a      	ldr	r2, [r3, #4]
  40185a:	2a1f      	cmp	r2, #31
  40185c:	dc1c      	bgt.n	401898 <__register_exitproc+0x60>
  40185e:	f102 0e01 	add.w	lr, r2, #1
  401862:	b176      	cbz	r6, 401882 <__register_exitproc+0x4a>
  401864:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  401868:	2401      	movs	r4, #1
  40186a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40186e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  401872:	4094      	lsls	r4, r2
  401874:	4320      	orrs	r0, r4
  401876:	2e02      	cmp	r6, #2
  401878:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40187c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  401880:	d023      	beq.n	4018ca <__register_exitproc+0x92>
  401882:	3202      	adds	r2, #2
  401884:	f8c3 e004 	str.w	lr, [r3, #4]
  401888:	6828      	ldr	r0, [r5, #0]
  40188a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40188e:	f7ff ffd1 	bl	401834 <__retarget_lock_release_recursive>
  401892:	2000      	movs	r0, #0
  401894:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401898:	4b17      	ldr	r3, [pc, #92]	; (4018f8 <__register_exitproc+0xc0>)
  40189a:	b30b      	cbz	r3, 4018e0 <__register_exitproc+0xa8>
  40189c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4018a0:	f3af 8000 	nop.w
  4018a4:	4603      	mov	r3, r0
  4018a6:	b1d8      	cbz	r0, 4018e0 <__register_exitproc+0xa8>
  4018a8:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  4018ac:	6002      	str	r2, [r0, #0]
  4018ae:	2100      	movs	r1, #0
  4018b0:	6041      	str	r1, [r0, #4]
  4018b2:	460a      	mov	r2, r1
  4018b4:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  4018b8:	f04f 0e01 	mov.w	lr, #1
  4018bc:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4018c0:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4018c4:	2e00      	cmp	r6, #0
  4018c6:	d0dc      	beq.n	401882 <__register_exitproc+0x4a>
  4018c8:	e7cc      	b.n	401864 <__register_exitproc+0x2c>
  4018ca:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4018ce:	430c      	orrs	r4, r1
  4018d0:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4018d4:	e7d5      	b.n	401882 <__register_exitproc+0x4a>
  4018d6:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4018da:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4018de:	e7bb      	b.n	401858 <__register_exitproc+0x20>
  4018e0:	6828      	ldr	r0, [r5, #0]
  4018e2:	f7ff ffa7 	bl	401834 <__retarget_lock_release_recursive>
  4018e6:	f04f 30ff 	mov.w	r0, #4294967295
  4018ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4018ee:	bf00      	nop
  4018f0:	20400438 	.word	0x20400438
  4018f4:	004018fc 	.word	0x004018fc
  4018f8:	00000000 	.word	0x00000000

004018fc <_global_impure_ptr>:
  4018fc:	20400010                                ..@ 

00401900 <_init>:
  401900:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401902:	bf00      	nop
  401904:	bcf8      	pop	{r3, r4, r5, r6, r7}
  401906:	bc08      	pop	{r3}
  401908:	469e      	mov	lr, r3
  40190a:	4770      	bx	lr

0040190c <__init_array_start>:
  40190c:	004017dd 	.word	0x004017dd

00401910 <__frame_dummy_init_array_entry>:
  401910:	00400165                                e.@.

00401914 <_fini>:
  401914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401916:	bf00      	nop
  401918:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40191a:	bc08      	pop	{r3}
  40191c:	469e      	mov	lr, r3
  40191e:	4770      	bx	lr

00401920 <__fini_array_start>:
  401920:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <impure_data>:
20400010:	0000 0000 02fc 2040 0364 2040 03cc 2040     ......@ d.@ ..@ 
	...
204000b8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000c8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400438 <__atexit_recursive_mutex>:
20400438:	06e4 2040                                   ..@ 
