Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Mon Jan 15 06:26:27 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-328920456.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: info_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 54 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.389        0.000                      0                10758        0.021        0.000                      0                10758        0.264        0.000                       0                  3403  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk100           {0.000 5.000}        10.000          100.000         
  pll_clk200     {0.000 2.500}        5.000           200.000         
  pll_fb         {0.000 5.000}        10.000          100.000         
  pll_sys        {0.000 5.000}        10.000          100.000         
  pll_sys4x      {0.000 1.250}        2.500           400.000         
  pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
sys_clk          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                             3.000        0.000                       0                     1  
  pll_clk200           1.223        0.000                      0                   14        0.160        0.000                      0                   14        0.264        0.000                       0                    10  
  pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
sys_clk                0.389        0.000                      0                10744        0.021        0.000                      0                10744        3.750        0.000                       0                  3307  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk200
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        1.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns
    Source Clock Delay      (SCD):    6.522ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.807     6.522    clk200_clk
    SLICE_X162Y170       FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y170       FDPE (Prop_fdpe_C_Q)         0.518     7.040 r  FDPE_2/Q
                         net (fo=1, routed)           0.190     7.230    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X162Y170       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     4.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     4.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     6.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.478 r  BUFG_3/O
                         net (fo=8, routed)           1.692     8.169    clk200_clk
    SLICE_X162Y170       FDPE                                         r  FDPE_3/C
                         clock pessimism              0.352     8.522    
                         clock uncertainty           -0.053     8.469    
    SLICE_X162Y170       FDPE (Setup_fdpe_C_D)       -0.016     8.453    FDPE_3
  -------------------------------------------------------------------
                         required time                          8.453    
                         arrival time                          -7.230    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             2.972ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 0.642ns (31.285%)  route 1.410ns (68.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.168ns = ( 11.168 - 5.000 ) 
    Source Clock Delay      (SCD):    6.521ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.806     6.521    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDSE (Prop_fdse_C_Q)         0.518     7.039 f  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.410     8.449    reset_counter[0]
    SLICE_X162Y171       LUT1 (Prop_lut1_I0_O)        0.124     8.573 r  reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.573    reset_counter0[0]
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.691    11.168    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.352    11.521    
                         clock uncertainty           -0.053    11.468    
    SLICE_X162Y171       FDSE (Setup_fdse_C_D)        0.077    11.545    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.545    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                  2.972    

Slack (MET) :             2.978ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.642ns (31.315%)  route 1.408ns (68.685%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.168ns = ( 11.168 - 5.000 ) 
    Source Clock Delay      (SCD):    6.521ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.806     6.521    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDSE (Prop_fdse_C_Q)         0.518     7.039 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.408     8.447    reset_counter[0]
    SLICE_X162Y171       LUT3 (Prop_lut3_I1_O)        0.124     8.571 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.571    reset_counter[2]_i_1_n_0
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.691    11.168    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.352    11.521    
                         clock uncertainty           -0.053    11.468    
    SLICE_X162Y171       FDSE (Setup_fdse_C_D)        0.081    11.549    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.549    
                         arrival time                          -8.571    
  -------------------------------------------------------------------
                         slack                                  2.978    

Slack (MET) :             2.989ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.668ns (32.175%)  route 1.408ns (67.825%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.168ns = ( 11.168 - 5.000 ) 
    Source Clock Delay      (SCD):    6.521ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.806     6.521    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDSE (Prop_fdse_C_Q)         0.518     7.039 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.408     8.447    reset_counter[0]
    SLICE_X162Y171       LUT4 (Prop_lut4_I1_O)        0.150     8.597 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     8.597    reset_counter[3]_i_2_n_0
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.691    11.168    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.352    11.521    
                         clock uncertainty           -0.053    11.468    
    SLICE_X162Y171       FDSE (Setup_fdse_C_D)        0.118    11.586    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.586    
                         arrival time                          -8.597    
  -------------------------------------------------------------------
                         slack                                  2.989    

Slack (MET) :             2.989ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.666ns (32.079%)  route 1.410ns (67.921%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.168ns = ( 11.168 - 5.000 ) 
    Source Clock Delay      (SCD):    6.521ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.806     6.521    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDSE (Prop_fdse_C_Q)         0.518     7.039 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.410     8.449    reset_counter[0]
    SLICE_X162Y171       LUT2 (Prop_lut2_I0_O)        0.148     8.597 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.597    reset_counter[1]_i_1_n_0
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.691    11.168    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.352    11.521    
                         clock uncertainty           -0.053    11.468    
    SLICE_X162Y171       FDSE (Setup_fdse_C_D)        0.118    11.586    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.586    
                         arrival time                          -8.597    
  -------------------------------------------------------------------
                         slack                                  2.989    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.168ns = ( 11.168 - 5.000 ) 
    Source Clock Delay      (SCD):    6.521ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.806     6.521    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDSE (Prop_fdse_C_Q)         0.518     7.039 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.921    reset_counter[2]
    SLICE_X162Y171       LUT4 (Prop_lut4_I2_O)        0.124     8.045 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.234    reset_counter[3]_i_1_n_0
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.691    11.168    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.352    11.521    
                         clock uncertainty           -0.053    11.468    
    SLICE_X162Y171       FDSE (Setup_fdse_C_CE)      -0.169    11.299    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.299    
                         arrival time                          -8.234    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.168ns = ( 11.168 - 5.000 ) 
    Source Clock Delay      (SCD):    6.521ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.806     6.521    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDSE (Prop_fdse_C_Q)         0.518     7.039 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.921    reset_counter[2]
    SLICE_X162Y171       LUT4 (Prop_lut4_I2_O)        0.124     8.045 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.234    reset_counter[3]_i_1_n_0
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.691    11.168    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.352    11.521    
                         clock uncertainty           -0.053    11.468    
    SLICE_X162Y171       FDSE (Setup_fdse_C_CE)      -0.169    11.299    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.299    
                         arrival time                          -8.234    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.168ns = ( 11.168 - 5.000 ) 
    Source Clock Delay      (SCD):    6.521ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.806     6.521    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDSE (Prop_fdse_C_Q)         0.518     7.039 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.921    reset_counter[2]
    SLICE_X162Y171       LUT4 (Prop_lut4_I2_O)        0.124     8.045 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.234    reset_counter[3]_i_1_n_0
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.691    11.168    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.352    11.521    
                         clock uncertainty           -0.053    11.468    
    SLICE_X162Y171       FDSE (Setup_fdse_C_CE)      -0.169    11.299    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.299    
                         arrival time                          -8.234    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.168ns = ( 11.168 - 5.000 ) 
    Source Clock Delay      (SCD):    6.521ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.806     6.521    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDSE (Prop_fdse_C_Q)         0.518     7.039 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.921    reset_counter[2]
    SLICE_X162Y171       LUT4 (Prop_lut4_I2_O)        0.124     8.045 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.234    reset_counter[3]_i_1_n_0
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.691    11.168    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.352    11.521    
                         clock uncertainty           -0.053    11.468    
    SLICE_X162Y171       FDSE (Setup_fdse_C_CE)      -0.169    11.299    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.299    
                         arrival time                          -8.234    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.297ns  (required time - arrival time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.779ns (46.998%)  route 0.879ns (53.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.168ns = ( 11.168 - 5.000 ) 
    Source Clock Delay      (SCD):    6.521ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.806     6.521    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDSE (Prop_fdse_C_Q)         0.478     6.999 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.879     7.877    reset_counter[3]
    SLICE_X163Y171       LUT6 (Prop_lut6_I3_O)        0.301     8.178 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.178    ic_reset_i_1_n_0
    SLICE_X163Y171       FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.691    11.168    clk200_clk
    SLICE_X163Y171       FDRE                                         r  ic_reset_reg/C
                         clock pessimism              0.330    11.499    
                         clock uncertainty           -0.053    11.446    
    SLICE_X163Y171       FDRE (Setup_fdre_C_D)        0.029    11.475    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.475    
                         arrival time                          -8.178    
  -------------------------------------------------------------------
                         slack                                  3.297    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.496ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.637     1.942    clk200_clk
    SLICE_X162Y170       FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y170       FDPE (Prop_fdpe_C_Q)         0.164     2.106 r  FDPE_2/Q
                         net (fo=1, routed)           0.056     2.162    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X162Y170       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.907     2.496    clk200_clk
    SLICE_X162Y170       FDPE                                         r  FDPE_3/C
                         clock pessimism             -0.554     1.942    
    SLICE_X162Y170       FDPE (Hold_fdpe_C_D)         0.060     2.002    FDPE_3
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDSE (Prop_fdse_C_Q)         0.164     2.105 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.094     2.199    reset_counter[0]
    SLICE_X163Y171       LUT6 (Prop_lut6_I1_O)        0.045     2.244 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.244    ic_reset_i_1_n_0
    SLICE_X163Y171       FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.906     2.495    clk200_clk
    SLICE_X163Y171       FDRE                                         r  ic_reset_reg/C
                         clock pessimism             -0.541     1.954    
    SLICE_X163Y171       FDRE (Hold_fdre_C_D)         0.091     2.045    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.927%)  route 0.174ns (45.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDSE (Prop_fdse_C_Q)         0.164     2.105 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.279    reset_counter[2]
    SLICE_X162Y171       LUT4 (Prop_lut4_I0_O)        0.048     2.327 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.327    reset_counter[3]_i_2_n_0
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.906     2.495    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.554     1.941    
    SLICE_X162Y171       FDSE (Hold_fdse_C_D)         0.131     2.072    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDSE (Prop_fdse_C_Q)         0.164     2.105 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.279    reset_counter[2]
    SLICE_X162Y171       LUT3 (Prop_lut3_I2_O)        0.045     2.324 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.324    reset_counter[2]_i_1_n_0
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.906     2.495    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.554     1.941    
    SLICE_X162Y171       FDSE (Hold_fdse_C_D)         0.121     2.062    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.618%)  route 0.128ns (46.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.637     1.942    clk200_clk
    SLICE_X162Y170       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y170       FDPE (Prop_fdpe_C_Q)         0.148     2.090 r  FDPE_3/Q
                         net (fo=5, routed)           0.128     2.218    clk200_rst
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.906     2.495    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.540     1.955    
    SLICE_X162Y171       FDSE (Hold_fdse_C_S)        -0.044     1.911    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.618%)  route 0.128ns (46.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.637     1.942    clk200_clk
    SLICE_X162Y170       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y170       FDPE (Prop_fdpe_C_Q)         0.148     2.090 r  FDPE_3/Q
                         net (fo=5, routed)           0.128     2.218    clk200_rst
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.906     2.495    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.540     1.955    
    SLICE_X162Y171       FDSE (Hold_fdse_C_S)        -0.044     1.911    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.618%)  route 0.128ns (46.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.637     1.942    clk200_clk
    SLICE_X162Y170       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y170       FDPE (Prop_fdpe_C_Q)         0.148     2.090 r  FDPE_3/Q
                         net (fo=5, routed)           0.128     2.218    clk200_rst
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.906     2.495    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.540     1.955    
    SLICE_X162Y171       FDSE (Hold_fdse_C_S)        -0.044     1.911    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.618%)  route 0.128ns (46.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.942ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.637     1.942    clk200_clk
    SLICE_X162Y170       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y170       FDPE (Prop_fdpe_C_Q)         0.148     2.090 r  FDPE_3/Q
                         net (fo=5, routed)           0.128     2.218    clk200_rst
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.906     2.495    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.540     1.955    
    SLICE_X162Y171       FDSE (Hold_fdse_C_S)        -0.044     1.911    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDSE (Prop_fdse_C_Q)         0.148     2.089 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.211    reset_counter[3]
    SLICE_X162Y171       LUT4 (Prop_lut4_I3_O)        0.099     2.310 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.366    reset_counter[3]_i_1_n_0
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.906     2.495    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.554     1.941    
    SLICE_X162Y171       FDSE (Hold_fdse_C_CE)       -0.016     1.925    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDSE (Prop_fdse_C_Q)         0.148     2.089 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.211    reset_counter[3]
    SLICE_X162Y171       LUT4 (Prop_lut4_I3_O)        0.099     2.310 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.366    reset_counter[3]_i_1_n_0
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.906     2.495    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.554     1.941    
    SLICE_X162Y171       FDSE (Hold_fdse_C_CE)       -0.016     1.925    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.441    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X162Y170   FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X162Y170   FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X163Y171   ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y171   reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y171   reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y171   reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y171   reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X163Y171   ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y171   reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y171   reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y171   reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y171   reset_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X163Y171   ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y171   reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y171   reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y171   reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y171   reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y170   FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y170   FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y170   FDPE_3/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y170   FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X163Y171   ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y171   reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y171   reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y171   reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y171   reset_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X163Y171   ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys
  To Clock:  pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x
  To Clock:  pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y196   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x_dqs
  To Clock:  pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y182   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y194   OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 bridge_word_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain12_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.019ns  (logic 3.473ns (38.509%)  route 5.546ns (61.491%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 11.654 - 10.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3308, routed)        1.736     1.736    sys_clk
    SLICE_X153Y183       FDRE                                         r  bridge_word_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y183       FDRE (Prop_fdre_C_Q)         0.419     2.155 r  bridge_word_counter_reg[2]/Q
                         net (fo=5, routed)           0.643     2.798    bridge_word_counter[2]
    SLICE_X154Y183       LUT2 (Prop_lut2_I1_O)        0.299     3.097 r  tag_mem_reg_i_41/O
                         net (fo=1, routed)           0.000     3.097    tag_mem_reg_i_41_n_0
    SLICE_X154Y183       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.477 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.477    tag_mem_reg_i_33_n_0
    SLICE_X154Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.594 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.594    tag_mem_reg_i_32_n_0
    SLICE_X154Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.711 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.711    tag_mem_reg_i_31_n_0
    SLICE_X154Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.828 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.828    tag_mem_reg_i_37_n_0
    SLICE_X154Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.945 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     3.945    tag_mem_reg_i_36_n_0
    SLICE_X154Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.062 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.062    tag_mem_reg_i_35_n_0
    SLICE_X154Y189       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.281 r  tag_mem_reg_i_34/O[0]
                         net (fo=2, routed)           0.588     4.869    lm32_cpu/instruction_unit/bridge_wishbone_adr[24]
    SLICE_X155Y189       LUT5 (Prop_lut5_I1_O)        0.295     5.164 r  lm32_cpu/instruction_unit/tag_mem_reg_i_12/O
                         net (fo=2, routed)           0.728     5.892    lm32_cpu/instruction_unit/tag_port_dat_w[13]
    SLICE_X155Y187       LUT6 (Prop_lut6_I0_O)        0.124     6.016 r  lm32_cpu/instruction_unit/tag_mem_reg_i_48/O
                         net (fo=1, routed)           0.000     6.016    lm32_cpu/instruction_unit/tag_mem_reg_i_48_n_0
    SLICE_X155Y187       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.548 r  lm32_cpu/instruction_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=5, routed)           0.957     7.505    lm32_cpu/instruction_unit/CO[0]
    SLICE_X155Y188       LUT4 (Prop_lut4_I0_O)        0.124     7.629 f  lm32_cpu/instruction_unit/icache_refill_data[31]_i_5/O
                         net (fo=2, routed)           0.452     8.081    lm32_cpu/instruction_unit/icache_refill_data[31]_i_5_n_0
    SLICE_X155Y185       LUT5 (Prop_lut5_I4_O)        0.124     8.205 r  lm32_cpu/instruction_unit/data_mem_grain0_reg_i_17/O
                         net (fo=2, routed)           0.443     8.649    lm32_cpu/instruction_unit/data_mem_grain0_reg_i_17_n_0
    SLICE_X152Y185       LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  lm32_cpu/instruction_unit/data_mem_grain4_reg_i_11/O
                         net (fo=2, routed)           0.328     9.100    lm32_cpu/instruction_unit/data_mem_grain4_reg_i_11_n_0
    SLICE_X155Y184       LUT6 (Prop_lut6_I0_O)        0.124     9.224 r  lm32_cpu/instruction_unit/data_mem_grain12_reg_i_10/O
                         net (fo=4, routed)           0.298     9.523    lm32_cpu/load_store_unit/basesoc_grant_reg[1]_3
    SLICE_X155Y184       LUT5 (Prop_lut5_I3_O)        0.124     9.647 r  lm32_cpu/load_store_unit/data_mem_grain12_reg_i_9/O
                         net (fo=2, routed)           1.108    10.755    data_port_we[12]
    RAMB18_X8Y69         RAMB18E1                                     r  data_mem_grain12_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3308, routed)        1.654    11.654    sys_clk
    RAMB18_X8Y69         RAMB18E1                                     r  data_mem_grain12_reg/CLKARDCLK
                         clock pessimism              0.078    11.732    
                         clock uncertainty           -0.057    11.676    
    RAMB18_X8Y69         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    11.144    data_mem_grain12_reg
  -------------------------------------------------------------------
                         required time                         11.144    
                         arrival time                         -10.755    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 sdram_bankmachine0_consume_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine0_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.286ns  (logic 2.945ns (31.713%)  route 6.341ns (68.287%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT5=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 11.609 - 10.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3308, routed)        1.737     1.737    sys_clk
    SLICE_X152Y165       FDRE                                         r  sdram_bankmachine0_consume_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y165       FDRE (Prop_fdre_C_Q)         0.478     2.215 r  sdram_bankmachine0_consume_reg[2]/Q
                         net (fo=25, routed)          0.774     2.989    storage_2_reg_0_7_12_17/ADDRA2
    SLICE_X154Y166       RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.325     3.314 r  storage_2_reg_0_7_12_17/RAMA/O
                         net (fo=4, routed)           0.956     4.270    p_0_in6_in[4]
    SLICE_X155Y165       LUT6 (Prop_lut6_I1_O)        0.328     4.598 r  sdram_bankmachine0_count[2]_i_11/O
                         net (fo=1, routed)           0.000     4.598    sdram_bankmachine0_count[2]_i_11_n_0
    SLICE_X155Y165       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.148 r  sdram_bankmachine0_count_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.148    sdram_bankmachine0_count_reg[2]_i_7_n_0
    SLICE_X155Y166       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.419 f  sdram_bankmachine0_count_reg[2]_i_6/CO[0]
                         net (fo=3, routed)           0.823     6.242    sdram_bankmachine0_hit
    SLICE_X155Y172       LUT5 (Prop_lut5_I2_O)        0.373     6.615 r  sdram_bankmachine0_count[2]_i_5/O
                         net (fo=3, routed)           0.323     6.938    sdram_bankmachine0_count[2]_i_5_n_0
    SLICE_X154Y171       LUT6 (Prop_lut6_I1_O)        0.124     7.062 f  sdram_choose_req_grant[0]_i_9/O
                         net (fo=8, routed)           0.703     7.765    sdram_choose_req_grant[0]_i_9_n_0
    SLICE_X154Y171       LUT5 (Prop_lut5_I2_O)        0.124     7.889 f  sdram_bankmachine2_consume[2]_i_4/O
                         net (fo=4, routed)           0.818     8.707    sdram_bankmachine2_consume[2]_i_4_n_0
    SLICE_X153Y171       LUT5 (Prop_lut5_I0_O)        0.124     8.831 f  sdram_bankmachine2_consume[2]_i_3/O
                         net (fo=22, routed)          0.588     9.420    sdram_bankmachine2_consume[2]_i_3_n_0
    SLICE_X152Y172       LUT4 (Prop_lut4_I3_O)        0.124     9.544 r  sdram_bankmachine0_consume[2]_i_2/O
                         net (fo=4, routed)           0.787    10.331    lm32_cpu/instruction_unit/sdram_bankmachine0_do_read
    SLICE_X151Y175       LUT2 (Prop_lut2_I1_O)        0.124    10.455 r  lm32_cpu/instruction_unit/sdram_bankmachine0_level[3]_i_1/O
                         net (fo=4, routed)           0.568    11.023    lm32_cpu_n_348
    SLICE_X151Y175       FDRE                                         r  sdram_bankmachine0_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3308, routed)        1.609    11.609    sys_clk
    SLICE_X151Y175       FDRE                                         r  sdram_bankmachine0_level_reg[0]/C
                         clock pessimism              0.078    11.687    
                         clock uncertainty           -0.057    11.630    
    SLICE_X151Y175       FDRE (Setup_fdre_C_CE)      -0.205    11.425    sdram_bankmachine0_level_reg[0]
  -------------------------------------------------------------------
                         required time                         11.425    
                         arrival time                         -11.023    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 sdram_bankmachine0_consume_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine0_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.286ns  (logic 2.945ns (31.713%)  route 6.341ns (68.287%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT5=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 11.609 - 10.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3308, routed)        1.737     1.737    sys_clk
    SLICE_X152Y165       FDRE                                         r  sdram_bankmachine0_consume_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y165       FDRE (Prop_fdre_C_Q)         0.478     2.215 r  sdram_bankmachine0_consume_reg[2]/Q
                         net (fo=25, routed)          0.774     2.989    storage_2_reg_0_7_12_17/ADDRA2
    SLICE_X154Y166       RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.325     3.314 r  storage_2_reg_0_7_12_17/RAMA/O
                         net (fo=4, routed)           0.956     4.270    p_0_in6_in[4]
    SLICE_X155Y165       LUT6 (Prop_lut6_I1_O)        0.328     4.598 r  sdram_bankmachine0_count[2]_i_11/O
                         net (fo=1, routed)           0.000     4.598    sdram_bankmachine0_count[2]_i_11_n_0
    SLICE_X155Y165       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.148 r  sdram_bankmachine0_count_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.148    sdram_bankmachine0_count_reg[2]_i_7_n_0
    SLICE_X155Y166       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.419 f  sdram_bankmachine0_count_reg[2]_i_6/CO[0]
                         net (fo=3, routed)           0.823     6.242    sdram_bankmachine0_hit
    SLICE_X155Y172       LUT5 (Prop_lut5_I2_O)        0.373     6.615 r  sdram_bankmachine0_count[2]_i_5/O
                         net (fo=3, routed)           0.323     6.938    sdram_bankmachine0_count[2]_i_5_n_0
    SLICE_X154Y171       LUT6 (Prop_lut6_I1_O)        0.124     7.062 f  sdram_choose_req_grant[0]_i_9/O
                         net (fo=8, routed)           0.703     7.765    sdram_choose_req_grant[0]_i_9_n_0
    SLICE_X154Y171       LUT5 (Prop_lut5_I2_O)        0.124     7.889 f  sdram_bankmachine2_consume[2]_i_4/O
                         net (fo=4, routed)           0.818     8.707    sdram_bankmachine2_consume[2]_i_4_n_0
    SLICE_X153Y171       LUT5 (Prop_lut5_I0_O)        0.124     8.831 f  sdram_bankmachine2_consume[2]_i_3/O
                         net (fo=22, routed)          0.588     9.420    sdram_bankmachine2_consume[2]_i_3_n_0
    SLICE_X152Y172       LUT4 (Prop_lut4_I3_O)        0.124     9.544 r  sdram_bankmachine0_consume[2]_i_2/O
                         net (fo=4, routed)           0.787    10.331    lm32_cpu/instruction_unit/sdram_bankmachine0_do_read
    SLICE_X151Y175       LUT2 (Prop_lut2_I1_O)        0.124    10.455 r  lm32_cpu/instruction_unit/sdram_bankmachine0_level[3]_i_1/O
                         net (fo=4, routed)           0.568    11.023    lm32_cpu_n_348
    SLICE_X151Y175       FDRE                                         r  sdram_bankmachine0_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3308, routed)        1.609    11.609    sys_clk
    SLICE_X151Y175       FDRE                                         r  sdram_bankmachine0_level_reg[1]/C
                         clock pessimism              0.078    11.687    
                         clock uncertainty           -0.057    11.630    
    SLICE_X151Y175       FDRE (Setup_fdre_C_CE)      -0.205    11.425    sdram_bankmachine0_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.425    
                         arrival time                         -11.023    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 sdram_bankmachine0_consume_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine0_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.286ns  (logic 2.945ns (31.713%)  route 6.341ns (68.287%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT5=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 11.609 - 10.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3308, routed)        1.737     1.737    sys_clk
    SLICE_X152Y165       FDRE                                         r  sdram_bankmachine0_consume_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y165       FDRE (Prop_fdre_C_Q)         0.478     2.215 r  sdram_bankmachine0_consume_reg[2]/Q
                         net (fo=25, routed)          0.774     2.989    storage_2_reg_0_7_12_17/ADDRA2
    SLICE_X154Y166       RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.325     3.314 r  storage_2_reg_0_7_12_17/RAMA/O
                         net (fo=4, routed)           0.956     4.270    p_0_in6_in[4]
    SLICE_X155Y165       LUT6 (Prop_lut6_I1_O)        0.328     4.598 r  sdram_bankmachine0_count[2]_i_11/O
                         net (fo=1, routed)           0.000     4.598    sdram_bankmachine0_count[2]_i_11_n_0
    SLICE_X155Y165       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.148 r  sdram_bankmachine0_count_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.148    sdram_bankmachine0_count_reg[2]_i_7_n_0
    SLICE_X155Y166       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.419 f  sdram_bankmachine0_count_reg[2]_i_6/CO[0]
                         net (fo=3, routed)           0.823     6.242    sdram_bankmachine0_hit
    SLICE_X155Y172       LUT5 (Prop_lut5_I2_O)        0.373     6.615 r  sdram_bankmachine0_count[2]_i_5/O
                         net (fo=3, routed)           0.323     6.938    sdram_bankmachine0_count[2]_i_5_n_0
    SLICE_X154Y171       LUT6 (Prop_lut6_I1_O)        0.124     7.062 f  sdram_choose_req_grant[0]_i_9/O
                         net (fo=8, routed)           0.703     7.765    sdram_choose_req_grant[0]_i_9_n_0
    SLICE_X154Y171       LUT5 (Prop_lut5_I2_O)        0.124     7.889 f  sdram_bankmachine2_consume[2]_i_4/O
                         net (fo=4, routed)           0.818     8.707    sdram_bankmachine2_consume[2]_i_4_n_0
    SLICE_X153Y171       LUT5 (Prop_lut5_I0_O)        0.124     8.831 f  sdram_bankmachine2_consume[2]_i_3/O
                         net (fo=22, routed)          0.588     9.420    sdram_bankmachine2_consume[2]_i_3_n_0
    SLICE_X152Y172       LUT4 (Prop_lut4_I3_O)        0.124     9.544 r  sdram_bankmachine0_consume[2]_i_2/O
                         net (fo=4, routed)           0.787    10.331    lm32_cpu/instruction_unit/sdram_bankmachine0_do_read
    SLICE_X151Y175       LUT2 (Prop_lut2_I1_O)        0.124    10.455 r  lm32_cpu/instruction_unit/sdram_bankmachine0_level[3]_i_1/O
                         net (fo=4, routed)           0.568    11.023    lm32_cpu_n_348
    SLICE_X151Y175       FDRE                                         r  sdram_bankmachine0_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3308, routed)        1.609    11.609    sys_clk
    SLICE_X151Y175       FDRE                                         r  sdram_bankmachine0_level_reg[2]/C
                         clock pessimism              0.078    11.687    
                         clock uncertainty           -0.057    11.630    
    SLICE_X151Y175       FDRE (Setup_fdre_C_CE)      -0.205    11.425    sdram_bankmachine0_level_reg[2]
  -------------------------------------------------------------------
                         required time                         11.425    
                         arrival time                         -11.023    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 sdram_bankmachine0_consume_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine0_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.286ns  (logic 2.945ns (31.713%)  route 6.341ns (68.287%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT5=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 11.609 - 10.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3308, routed)        1.737     1.737    sys_clk
    SLICE_X152Y165       FDRE                                         r  sdram_bankmachine0_consume_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y165       FDRE (Prop_fdre_C_Q)         0.478     2.215 r  sdram_bankmachine0_consume_reg[2]/Q
                         net (fo=25, routed)          0.774     2.989    storage_2_reg_0_7_12_17/ADDRA2
    SLICE_X154Y166       RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.325     3.314 r  storage_2_reg_0_7_12_17/RAMA/O
                         net (fo=4, routed)           0.956     4.270    p_0_in6_in[4]
    SLICE_X155Y165       LUT6 (Prop_lut6_I1_O)        0.328     4.598 r  sdram_bankmachine0_count[2]_i_11/O
                         net (fo=1, routed)           0.000     4.598    sdram_bankmachine0_count[2]_i_11_n_0
    SLICE_X155Y165       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.148 r  sdram_bankmachine0_count_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.148    sdram_bankmachine0_count_reg[2]_i_7_n_0
    SLICE_X155Y166       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.419 f  sdram_bankmachine0_count_reg[2]_i_6/CO[0]
                         net (fo=3, routed)           0.823     6.242    sdram_bankmachine0_hit
    SLICE_X155Y172       LUT5 (Prop_lut5_I2_O)        0.373     6.615 r  sdram_bankmachine0_count[2]_i_5/O
                         net (fo=3, routed)           0.323     6.938    sdram_bankmachine0_count[2]_i_5_n_0
    SLICE_X154Y171       LUT6 (Prop_lut6_I1_O)        0.124     7.062 f  sdram_choose_req_grant[0]_i_9/O
                         net (fo=8, routed)           0.703     7.765    sdram_choose_req_grant[0]_i_9_n_0
    SLICE_X154Y171       LUT5 (Prop_lut5_I2_O)        0.124     7.889 f  sdram_bankmachine2_consume[2]_i_4/O
                         net (fo=4, routed)           0.818     8.707    sdram_bankmachine2_consume[2]_i_4_n_0
    SLICE_X153Y171       LUT5 (Prop_lut5_I0_O)        0.124     8.831 f  sdram_bankmachine2_consume[2]_i_3/O
                         net (fo=22, routed)          0.588     9.420    sdram_bankmachine2_consume[2]_i_3_n_0
    SLICE_X152Y172       LUT4 (Prop_lut4_I3_O)        0.124     9.544 r  sdram_bankmachine0_consume[2]_i_2/O
                         net (fo=4, routed)           0.787    10.331    lm32_cpu/instruction_unit/sdram_bankmachine0_do_read
    SLICE_X151Y175       LUT2 (Prop_lut2_I1_O)        0.124    10.455 r  lm32_cpu/instruction_unit/sdram_bankmachine0_level[3]_i_1/O
                         net (fo=4, routed)           0.568    11.023    lm32_cpu_n_348
    SLICE_X151Y175       FDRE                                         r  sdram_bankmachine0_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3308, routed)        1.609    11.609    sys_clk
    SLICE_X151Y175       FDRE                                         r  sdram_bankmachine0_level_reg[3]/C
                         clock pessimism              0.078    11.687    
                         clock uncertainty           -0.057    11.630    
    SLICE_X151Y175       FDRE (Setup_fdre_C_CE)      -0.205    11.425    sdram_bankmachine0_level_reg[3]
  -------------------------------------------------------------------
                         required time                         11.425    
                         arrival time                         -11.023    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 bridge_word_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain14_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.004ns  (logic 3.473ns (38.572%)  route 5.531ns (61.428%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 11.659 - 10.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3308, routed)        1.736     1.736    sys_clk
    SLICE_X153Y183       FDRE                                         r  bridge_word_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y183       FDRE (Prop_fdre_C_Q)         0.419     2.155 r  bridge_word_counter_reg[2]/Q
                         net (fo=5, routed)           0.643     2.798    bridge_word_counter[2]
    SLICE_X154Y183       LUT2 (Prop_lut2_I1_O)        0.299     3.097 r  tag_mem_reg_i_41/O
                         net (fo=1, routed)           0.000     3.097    tag_mem_reg_i_41_n_0
    SLICE_X154Y183       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.477 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.477    tag_mem_reg_i_33_n_0
    SLICE_X154Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.594 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.594    tag_mem_reg_i_32_n_0
    SLICE_X154Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.711 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.711    tag_mem_reg_i_31_n_0
    SLICE_X154Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.828 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.828    tag_mem_reg_i_37_n_0
    SLICE_X154Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.945 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     3.945    tag_mem_reg_i_36_n_0
    SLICE_X154Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.062 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.062    tag_mem_reg_i_35_n_0
    SLICE_X154Y189       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.281 r  tag_mem_reg_i_34/O[0]
                         net (fo=2, routed)           0.588     4.869    lm32_cpu/instruction_unit/bridge_wishbone_adr[24]
    SLICE_X155Y189       LUT5 (Prop_lut5_I1_O)        0.295     5.164 r  lm32_cpu/instruction_unit/tag_mem_reg_i_12/O
                         net (fo=2, routed)           0.728     5.892    lm32_cpu/instruction_unit/tag_port_dat_w[13]
    SLICE_X155Y187       LUT6 (Prop_lut6_I0_O)        0.124     6.016 r  lm32_cpu/instruction_unit/tag_mem_reg_i_48/O
                         net (fo=1, routed)           0.000     6.016    lm32_cpu/instruction_unit/tag_mem_reg_i_48_n_0
    SLICE_X155Y187       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.548 r  lm32_cpu/instruction_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=5, routed)           0.957     7.505    lm32_cpu/instruction_unit/CO[0]
    SLICE_X155Y188       LUT4 (Prop_lut4_I0_O)        0.124     7.629 f  lm32_cpu/instruction_unit/icache_refill_data[31]_i_5/O
                         net (fo=2, routed)           0.452     8.081    lm32_cpu/instruction_unit/icache_refill_data[31]_i_5_n_0
    SLICE_X155Y185       LUT5 (Prop_lut5_I4_O)        0.124     8.205 r  lm32_cpu/instruction_unit/data_mem_grain0_reg_i_17/O
                         net (fo=2, routed)           0.443     8.649    lm32_cpu/instruction_unit/data_mem_grain0_reg_i_17_n_0
    SLICE_X152Y185       LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  lm32_cpu/instruction_unit/data_mem_grain4_reg_i_11/O
                         net (fo=2, routed)           0.328     9.100    lm32_cpu/instruction_unit/data_mem_grain4_reg_i_11_n_0
    SLICE_X155Y184       LUT6 (Prop_lut6_I0_O)        0.124     9.224 r  lm32_cpu/instruction_unit/data_mem_grain12_reg_i_10/O
                         net (fo=4, routed)           0.582     9.806    lm32_cpu/load_store_unit/basesoc_grant_reg[1]_3
    SLICE_X155Y180       LUT5 (Prop_lut5_I3_O)        0.124     9.930 r  lm32_cpu/load_store_unit/data_mem_grain14_reg_i_9/O
                         net (fo=2, routed)           0.810    10.740    data_port_we[14]
    RAMB18_X8Y66         RAMB18E1                                     r  data_mem_grain14_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3308, routed)        1.659    11.659    sys_clk
    RAMB18_X8Y66         RAMB18E1                                     r  data_mem_grain14_reg/CLKARDCLK
                         clock pessimism              0.078    11.737    
                         clock uncertainty           -0.057    11.681    
    RAMB18_X8Y66         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    11.149    data_mem_grain14_reg
  -------------------------------------------------------------------
                         required time                         11.149    
                         arrival time                         -10.740    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 bridge_word_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain14_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.004ns  (logic 3.473ns (38.572%)  route 5.531ns (61.428%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 11.659 - 10.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3308, routed)        1.736     1.736    sys_clk
    SLICE_X153Y183       FDRE                                         r  bridge_word_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y183       FDRE (Prop_fdre_C_Q)         0.419     2.155 r  bridge_word_counter_reg[2]/Q
                         net (fo=5, routed)           0.643     2.798    bridge_word_counter[2]
    SLICE_X154Y183       LUT2 (Prop_lut2_I1_O)        0.299     3.097 r  tag_mem_reg_i_41/O
                         net (fo=1, routed)           0.000     3.097    tag_mem_reg_i_41_n_0
    SLICE_X154Y183       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.477 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.477    tag_mem_reg_i_33_n_0
    SLICE_X154Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.594 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.594    tag_mem_reg_i_32_n_0
    SLICE_X154Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.711 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.711    tag_mem_reg_i_31_n_0
    SLICE_X154Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.828 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.828    tag_mem_reg_i_37_n_0
    SLICE_X154Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.945 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     3.945    tag_mem_reg_i_36_n_0
    SLICE_X154Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.062 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.062    tag_mem_reg_i_35_n_0
    SLICE_X154Y189       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.281 r  tag_mem_reg_i_34/O[0]
                         net (fo=2, routed)           0.588     4.869    lm32_cpu/instruction_unit/bridge_wishbone_adr[24]
    SLICE_X155Y189       LUT5 (Prop_lut5_I1_O)        0.295     5.164 r  lm32_cpu/instruction_unit/tag_mem_reg_i_12/O
                         net (fo=2, routed)           0.728     5.892    lm32_cpu/instruction_unit/tag_port_dat_w[13]
    SLICE_X155Y187       LUT6 (Prop_lut6_I0_O)        0.124     6.016 r  lm32_cpu/instruction_unit/tag_mem_reg_i_48/O
                         net (fo=1, routed)           0.000     6.016    lm32_cpu/instruction_unit/tag_mem_reg_i_48_n_0
    SLICE_X155Y187       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.548 r  lm32_cpu/instruction_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=5, routed)           0.957     7.505    lm32_cpu/instruction_unit/CO[0]
    SLICE_X155Y188       LUT4 (Prop_lut4_I0_O)        0.124     7.629 f  lm32_cpu/instruction_unit/icache_refill_data[31]_i_5/O
                         net (fo=2, routed)           0.452     8.081    lm32_cpu/instruction_unit/icache_refill_data[31]_i_5_n_0
    SLICE_X155Y185       LUT5 (Prop_lut5_I4_O)        0.124     8.205 r  lm32_cpu/instruction_unit/data_mem_grain0_reg_i_17/O
                         net (fo=2, routed)           0.443     8.649    lm32_cpu/instruction_unit/data_mem_grain0_reg_i_17_n_0
    SLICE_X152Y185       LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  lm32_cpu/instruction_unit/data_mem_grain4_reg_i_11/O
                         net (fo=2, routed)           0.328     9.100    lm32_cpu/instruction_unit/data_mem_grain4_reg_i_11_n_0
    SLICE_X155Y184       LUT6 (Prop_lut6_I0_O)        0.124     9.224 r  lm32_cpu/instruction_unit/data_mem_grain12_reg_i_10/O
                         net (fo=4, routed)           0.582     9.806    lm32_cpu/load_store_unit/basesoc_grant_reg[1]_3
    SLICE_X155Y180       LUT5 (Prop_lut5_I3_O)        0.124     9.930 r  lm32_cpu/load_store_unit/data_mem_grain14_reg_i_9/O
                         net (fo=2, routed)           0.810    10.740    data_port_we[14]
    RAMB18_X8Y66         RAMB18E1                                     r  data_mem_grain14_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3308, routed)        1.659    11.659    sys_clk
    RAMB18_X8Y66         RAMB18E1                                     r  data_mem_grain14_reg/CLKARDCLK
                         clock pessimism              0.078    11.737    
                         clock uncertainty           -0.057    11.681    
    RAMB18_X8Y66         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    11.149    data_mem_grain14_reg
  -------------------------------------------------------------------
                         required time                         11.149    
                         arrival time                         -10.740    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 bridge_word_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain2_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.129ns  (logic 3.473ns (38.045%)  route 5.656ns (61.955%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 11.861 - 10.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3308, routed)        1.736     1.736    sys_clk
    SLICE_X153Y183       FDRE                                         r  bridge_word_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y183       FDRE (Prop_fdre_C_Q)         0.419     2.155 r  bridge_word_counter_reg[2]/Q
                         net (fo=5, routed)           0.643     2.798    bridge_word_counter[2]
    SLICE_X154Y183       LUT2 (Prop_lut2_I1_O)        0.299     3.097 r  tag_mem_reg_i_41/O
                         net (fo=1, routed)           0.000     3.097    tag_mem_reg_i_41_n_0
    SLICE_X154Y183       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.477 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.477    tag_mem_reg_i_33_n_0
    SLICE_X154Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.594 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.594    tag_mem_reg_i_32_n_0
    SLICE_X154Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.711 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.711    tag_mem_reg_i_31_n_0
    SLICE_X154Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.828 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.828    tag_mem_reg_i_37_n_0
    SLICE_X154Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.945 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     3.945    tag_mem_reg_i_36_n_0
    SLICE_X154Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.062 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.062    tag_mem_reg_i_35_n_0
    SLICE_X154Y189       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.281 r  tag_mem_reg_i_34/O[0]
                         net (fo=2, routed)           0.588     4.869    lm32_cpu/instruction_unit/bridge_wishbone_adr[24]
    SLICE_X155Y189       LUT5 (Prop_lut5_I1_O)        0.295     5.164 r  lm32_cpu/instruction_unit/tag_mem_reg_i_12/O
                         net (fo=2, routed)           0.728     5.892    lm32_cpu/instruction_unit/tag_port_dat_w[13]
    SLICE_X155Y187       LUT6 (Prop_lut6_I0_O)        0.124     6.016 r  lm32_cpu/instruction_unit/tag_mem_reg_i_48/O
                         net (fo=1, routed)           0.000     6.016    lm32_cpu/instruction_unit/tag_mem_reg_i_48_n_0
    SLICE_X155Y187       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.548 r  lm32_cpu/instruction_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=5, routed)           0.957     7.505    lm32_cpu/instruction_unit/CO[0]
    SLICE_X155Y188       LUT4 (Prop_lut4_I0_O)        0.124     7.629 f  lm32_cpu/instruction_unit/icache_refill_data[31]_i_5/O
                         net (fo=2, routed)           0.452     8.081    lm32_cpu/instruction_unit/icache_refill_data[31]_i_5_n_0
    SLICE_X155Y185       LUT5 (Prop_lut5_I4_O)        0.124     8.205 r  lm32_cpu/instruction_unit/data_mem_grain0_reg_i_17/O
                         net (fo=2, routed)           0.419     8.624    lm32_cpu/instruction_unit/data_mem_grain0_reg_i_17_n_0
    SLICE_X155Y185       LUT6 (Prop_lut6_I0_O)        0.124     8.748 r  lm32_cpu/instruction_unit/data_mem_grain0_reg_i_15/O
                         net (fo=2, routed)           0.331     9.079    lm32_cpu/instruction_unit/data_mem_grain0_reg_i_15_n_0
    SLICE_X152Y185       LUT6 (Prop_lut6_I0_O)        0.124     9.203 r  lm32_cpu/instruction_unit/data_mem_grain0_reg_i_13/O
                         net (fo=4, routed)           1.026    10.229    lm32_cpu/load_store_unit/basesoc_grant_reg[1]_0
    SLICE_X155Y200       LUT5 (Prop_lut5_I3_O)        0.124    10.353 r  lm32_cpu/load_store_unit/data_mem_grain2_reg_i_9/O
                         net (fo=2, routed)           0.512    10.865    data_port_we[2]
    RAMB18_X8Y81         RAMB18E1                                     r  data_mem_grain2_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3308, routed)        1.861    11.861    sys_clk
    RAMB18_X8Y81         RAMB18E1                                     r  data_mem_grain2_reg/CLKARDCLK
                         clock pessimism              0.007    11.868    
                         clock uncertainty           -0.057    11.811    
    RAMB18_X8Y81         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    11.279    data_mem_grain2_reg
  -------------------------------------------------------------------
                         required time                         11.279    
                         arrival time                         -10.865    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 bridge_word_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain2_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.129ns  (logic 3.473ns (38.045%)  route 5.656ns (61.955%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 11.861 - 10.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3308, routed)        1.736     1.736    sys_clk
    SLICE_X153Y183       FDRE                                         r  bridge_word_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y183       FDRE (Prop_fdre_C_Q)         0.419     2.155 r  bridge_word_counter_reg[2]/Q
                         net (fo=5, routed)           0.643     2.798    bridge_word_counter[2]
    SLICE_X154Y183       LUT2 (Prop_lut2_I1_O)        0.299     3.097 r  tag_mem_reg_i_41/O
                         net (fo=1, routed)           0.000     3.097    tag_mem_reg_i_41_n_0
    SLICE_X154Y183       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.477 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.477    tag_mem_reg_i_33_n_0
    SLICE_X154Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.594 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.594    tag_mem_reg_i_32_n_0
    SLICE_X154Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.711 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.711    tag_mem_reg_i_31_n_0
    SLICE_X154Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.828 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.828    tag_mem_reg_i_37_n_0
    SLICE_X154Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.945 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     3.945    tag_mem_reg_i_36_n_0
    SLICE_X154Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.062 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.062    tag_mem_reg_i_35_n_0
    SLICE_X154Y189       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.281 r  tag_mem_reg_i_34/O[0]
                         net (fo=2, routed)           0.588     4.869    lm32_cpu/instruction_unit/bridge_wishbone_adr[24]
    SLICE_X155Y189       LUT5 (Prop_lut5_I1_O)        0.295     5.164 r  lm32_cpu/instruction_unit/tag_mem_reg_i_12/O
                         net (fo=2, routed)           0.728     5.892    lm32_cpu/instruction_unit/tag_port_dat_w[13]
    SLICE_X155Y187       LUT6 (Prop_lut6_I0_O)        0.124     6.016 r  lm32_cpu/instruction_unit/tag_mem_reg_i_48/O
                         net (fo=1, routed)           0.000     6.016    lm32_cpu/instruction_unit/tag_mem_reg_i_48_n_0
    SLICE_X155Y187       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.548 r  lm32_cpu/instruction_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=5, routed)           0.957     7.505    lm32_cpu/instruction_unit/CO[0]
    SLICE_X155Y188       LUT4 (Prop_lut4_I0_O)        0.124     7.629 f  lm32_cpu/instruction_unit/icache_refill_data[31]_i_5/O
                         net (fo=2, routed)           0.452     8.081    lm32_cpu/instruction_unit/icache_refill_data[31]_i_5_n_0
    SLICE_X155Y185       LUT5 (Prop_lut5_I4_O)        0.124     8.205 r  lm32_cpu/instruction_unit/data_mem_grain0_reg_i_17/O
                         net (fo=2, routed)           0.419     8.624    lm32_cpu/instruction_unit/data_mem_grain0_reg_i_17_n_0
    SLICE_X155Y185       LUT6 (Prop_lut6_I0_O)        0.124     8.748 r  lm32_cpu/instruction_unit/data_mem_grain0_reg_i_15/O
                         net (fo=2, routed)           0.331     9.079    lm32_cpu/instruction_unit/data_mem_grain0_reg_i_15_n_0
    SLICE_X152Y185       LUT6 (Prop_lut6_I0_O)        0.124     9.203 r  lm32_cpu/instruction_unit/data_mem_grain0_reg_i_13/O
                         net (fo=4, routed)           1.026    10.229    lm32_cpu/load_store_unit/basesoc_grant_reg[1]_0
    SLICE_X155Y200       LUT5 (Prop_lut5_I3_O)        0.124    10.353 r  lm32_cpu/load_store_unit/data_mem_grain2_reg_i_9/O
                         net (fo=2, routed)           0.512    10.865    data_port_we[2]
    RAMB18_X8Y81         RAMB18E1                                     r  data_mem_grain2_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3308, routed)        1.861    11.861    sys_clk
    RAMB18_X8Y81         RAMB18E1                                     r  data_mem_grain2_reg/CLKARDCLK
                         clock pessimism              0.007    11.868    
                         clock uncertainty           -0.057    11.811    
    RAMB18_X8Y81         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    11.279    data_mem_grain2_reg
  -------------------------------------------------------------------
                         required time                         11.279    
                         arrival time                         -10.865    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.418ns  (required time - arrival time)
  Source:                 bridge_word_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain12_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.990ns  (logic 3.473ns (38.631%)  route 5.517ns (61.369%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 11.654 - 10.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3308, routed)        1.736     1.736    sys_clk
    SLICE_X153Y183       FDRE                                         r  bridge_word_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y183       FDRE (Prop_fdre_C_Q)         0.419     2.155 r  bridge_word_counter_reg[2]/Q
                         net (fo=5, routed)           0.643     2.798    bridge_word_counter[2]
    SLICE_X154Y183       LUT2 (Prop_lut2_I1_O)        0.299     3.097 r  tag_mem_reg_i_41/O
                         net (fo=1, routed)           0.000     3.097    tag_mem_reg_i_41_n_0
    SLICE_X154Y183       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.477 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.477    tag_mem_reg_i_33_n_0
    SLICE_X154Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.594 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.594    tag_mem_reg_i_32_n_0
    SLICE_X154Y185       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.711 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.711    tag_mem_reg_i_31_n_0
    SLICE_X154Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.828 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.828    tag_mem_reg_i_37_n_0
    SLICE_X154Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.945 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     3.945    tag_mem_reg_i_36_n_0
    SLICE_X154Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.062 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.062    tag_mem_reg_i_35_n_0
    SLICE_X154Y189       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.281 r  tag_mem_reg_i_34/O[0]
                         net (fo=2, routed)           0.588     4.869    lm32_cpu/instruction_unit/bridge_wishbone_adr[24]
    SLICE_X155Y189       LUT5 (Prop_lut5_I1_O)        0.295     5.164 r  lm32_cpu/instruction_unit/tag_mem_reg_i_12/O
                         net (fo=2, routed)           0.728     5.892    lm32_cpu/instruction_unit/tag_port_dat_w[13]
    SLICE_X155Y187       LUT6 (Prop_lut6_I0_O)        0.124     6.016 r  lm32_cpu/instruction_unit/tag_mem_reg_i_48/O
                         net (fo=1, routed)           0.000     6.016    lm32_cpu/instruction_unit/tag_mem_reg_i_48_n_0
    SLICE_X155Y187       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.548 r  lm32_cpu/instruction_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=5, routed)           0.957     7.505    lm32_cpu/instruction_unit/CO[0]
    SLICE_X155Y188       LUT4 (Prop_lut4_I0_O)        0.124     7.629 f  lm32_cpu/instruction_unit/icache_refill_data[31]_i_5/O
                         net (fo=2, routed)           0.452     8.081    lm32_cpu/instruction_unit/icache_refill_data[31]_i_5_n_0
    SLICE_X155Y185       LUT5 (Prop_lut5_I4_O)        0.124     8.205 r  lm32_cpu/instruction_unit/data_mem_grain0_reg_i_17/O
                         net (fo=2, routed)           0.443     8.649    lm32_cpu/instruction_unit/data_mem_grain0_reg_i_17_n_0
    SLICE_X152Y185       LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  lm32_cpu/instruction_unit/data_mem_grain4_reg_i_11/O
                         net (fo=2, routed)           0.328     9.100    lm32_cpu/instruction_unit/data_mem_grain4_reg_i_11_n_0
    SLICE_X155Y184       LUT6 (Prop_lut6_I0_O)        0.124     9.224 r  lm32_cpu/instruction_unit/data_mem_grain12_reg_i_10/O
                         net (fo=4, routed)           0.298     9.523    lm32_cpu/load_store_unit/basesoc_grant_reg[1]_3
    SLICE_X155Y184       LUT5 (Prop_lut5_I3_O)        0.124     9.647 r  lm32_cpu/load_store_unit/data_mem_grain12_reg_i_9/O
                         net (fo=2, routed)           1.080    10.726    data_port_we[12]
    RAMB18_X8Y69         RAMB18E1                                     r  data_mem_grain12_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3308, routed)        1.654    11.654    sys_clk
    RAMB18_X8Y69         RAMB18E1                                     r  data_mem_grain12_reg/CLKARDCLK
                         clock pessimism              0.078    11.732    
                         clock uncertainty           -0.057    11.676    
    RAMB18_X8Y69         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    11.144    data_mem_grain12_reg
  -------------------------------------------------------------------
                         required time                         11.144    
                         arrival time                         -10.726    
  -------------------------------------------------------------------
                         slack                                  0.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/icache_refill_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.231%)  route 0.172ns (53.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3308, routed)        0.610     0.610    lm32_cpu/instruction_unit/out
    SLICE_X140Y182       FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y182       FDRE (Prop_fdre_C_Q)         0.148     0.758 r  lm32_cpu/instruction_unit/icache_refill_data_reg[5]/Q
                         net (fo=1, routed)           0.172     0.930    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/icache_refill_data_reg[31][5]
    RAMB36_X7Y36         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3308, routed)        0.923     0.923    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/out
    RAMB36_X7Y36         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.256     0.667    
    RAMB36_X7Y36         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.242     0.909    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/icache_refill_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.704%)  route 0.220ns (57.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3308, routed)        0.614     0.614    lm32_cpu/instruction_unit/out
    SLICE_X140Y188       FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y188       FDRE (Prop_fdre_C_Q)         0.164     0.778 r  lm32_cpu/instruction_unit/icache_refill_data_reg[11]/Q
                         net (fo=1, routed)           0.220     0.998    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/icache_refill_data_reg[31][11]
    RAMB36_X7Y36         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3308, routed)        0.923     0.923    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/out
    RAMB36_X7Y36         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.256     0.667    
    RAMB36_X7Y36         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.296     0.963    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3308, routed)        0.611     0.611    sys_clk
    SLICE_X149Y181       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y181       FDRE (Prop_fdre_C_Q)         0.141     0.752 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.969    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X148Y181       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3308, routed)        0.880     0.880    storage_1_reg_0_15_6_7/WCLK
    SLICE_X148Y181       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.257     0.624    
    SLICE_X148Y181       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.934    storage_1_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3308, routed)        0.611     0.611    sys_clk
    SLICE_X149Y181       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y181       FDRE (Prop_fdre_C_Q)         0.141     0.752 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.969    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X148Y181       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3308, routed)        0.880     0.880    storage_1_reg_0_15_6_7/WCLK
    SLICE_X148Y181       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.257     0.624    
    SLICE_X148Y181       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.934    storage_1_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3308, routed)        0.611     0.611    sys_clk
    SLICE_X149Y181       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y181       FDRE (Prop_fdre_C_Q)         0.141     0.752 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.969    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X148Y181       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3308, routed)        0.880     0.880    storage_1_reg_0_15_6_7/WCLK
    SLICE_X148Y181       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.257     0.624    
    SLICE_X148Y181       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.934    storage_1_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3308, routed)        0.611     0.611    sys_clk
    SLICE_X149Y181       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y181       FDRE (Prop_fdre_C_Q)         0.141     0.752 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.969    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X148Y181       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3308, routed)        0.880     0.880    storage_1_reg_0_15_6_7/WCLK
    SLICE_X148Y181       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.257     0.624    
    SLICE_X148Y181       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.934    storage_1_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3308, routed)        0.611     0.611    sys_clk
    SLICE_X149Y181       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y181       FDRE (Prop_fdre_C_Q)         0.141     0.752 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.969    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X148Y181       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3308, routed)        0.880     0.880    storage_1_reg_0_15_6_7/WCLK
    SLICE_X148Y181       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.257     0.624    
    SLICE_X148Y181       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.934    storage_1_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3308, routed)        0.611     0.611    sys_clk
    SLICE_X149Y181       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y181       FDRE (Prop_fdre_C_Q)         0.141     0.752 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.969    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X148Y181       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3308, routed)        0.880     0.880    storage_1_reg_0_15_6_7/WCLK
    SLICE_X148Y181       RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.257     0.624    
    SLICE_X148Y181       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.934    storage_1_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3308, routed)        0.611     0.611    sys_clk
    SLICE_X149Y181       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y181       FDRE (Prop_fdre_C_Q)         0.141     0.752 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.969    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X148Y181       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3308, routed)        0.880     0.880    storage_1_reg_0_15_6_7/WCLK
    SLICE_X148Y181       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.257     0.624    
    SLICE_X148Y181       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.934    storage_1_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3308, routed)        0.611     0.611    sys_clk
    SLICE_X149Y181       FDRE                                         r  uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y181       FDRE (Prop_fdre_C_Q)         0.141     0.752 r  uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.969    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X148Y181       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3308, routed)        0.880     0.880    storage_1_reg_0_15_6_7/WCLK
    SLICE_X148Y181       RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.257     0.624    
    SLICE_X148Y181       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.934    storage_1_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0       XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y74     lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y75     lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y42    mem_1_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y36    memdat_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y32    memdat_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y38    memdat_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y37    memdat_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y35    memdat_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y39    memdat_reg_5/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y185  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y185  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y185  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y185  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y185  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y185  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y185  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y185  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y188  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y188  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y185  lm32_cpu/registers_reg_r2_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y185  lm32_cpu/registers_reg_r2_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y185  lm32_cpu/registers_reg_r2_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y185  lm32_cpu/registers_reg_r2_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y185  lm32_cpu/registers_reg_r2_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y185  lm32_cpu/registers_reg_r2_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y185  lm32_cpu/registers_reg_r2_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y185  lm32_cpu/registers_reg_r2_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X148Y169  storage_5_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X148Y169  storage_5_reg_0_7_0_5/RAMA_D1/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
Reference | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal   |
Clock     | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock      |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
clk100    | cpu_reset        | FDPE           | -        |    -0.585 (r) | FAST    |     3.917 (r) | SLOW    | pll_clk200 |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.738 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.666 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.743 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.671 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.749 (r) | FAST    |     4.774 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.677 (f) | FAST    |     4.774 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.722 (r) | FAST    |     4.752 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.650 (f) | FAST    |     4.752 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.720 (r) | FAST    |     4.750 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.648 (f) | FAST    |     4.750 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.742 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.670 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.737 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.665 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.752 (r) | FAST    |     4.776 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.680 (f) | FAST    |     4.776 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.734 (r) | FAST    |     4.765 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.662 (f) | FAST    |     4.765 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.723 (r) | FAST    |     4.754 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.651 (f) | FAST    |     4.754 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.746 (r) | FAST    |     4.777 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.674 (f) | FAST    |     4.777 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.731 (r) | FAST    |     4.763 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.659 (f) | FAST    |     4.763 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.716 (r) | FAST    |     4.748 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.644 (f) | FAST    |     4.748 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.733 (r) | FAST    |     4.765 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.661 (f) | FAST    |     4.765 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | pll_sys4x  |
sys_clk   | cpu_reset        | FDPE           | -        |     1.524 (r) | SLOW    |     0.005 (r) | FAST    |            |
sys_clk   | serial_rx        | FDRE           | -        |     7.141 (r) | SLOW    |    -2.742 (r) | FAST    |            |
sys_clk   | spiflash_1x_miso | FDRE           | -        |     6.968 (r) | SLOW    |    -2.202 (r) | FAST    |            |
sys_clk   | user_sw0         | FDRE           | -        |    10.738 (r) | SLOW    |    -2.573 (r) | FAST    |            |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+


Output Ports Clock-to-out

----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
Reference | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal      |
Clock     | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock         |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
clk100    | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.627 (r) | SLOW    |      2.538 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.553 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.550 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.549 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.518 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.557 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.651 (r) | SLOW    |      2.559 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.636 (r) | SLOW    |      2.543 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.556 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.657 (r) | SLOW    |      2.565 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.523 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.637 (r) | SLOW    |      2.544 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.661 (r) | SLOW    |      2.569 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.644 (r) | SLOW    |      2.551 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.542 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.618 (r) | SLOW    |      2.532 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.517 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.622 (r) | SLOW    |      2.531 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.612 (r) | SLOW    |      2.526 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cke        | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.519 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.793 (r) | SLOW    |      2.544 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.795 (r) | SLOW    |      2.547 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.613 (r) | SLOW    |      2.528 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.543 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.221 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.560 (r) | SLOW    |      2.206 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.203 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.237 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.239 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.562 (r) | SLOW    |      2.209 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.222 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.201 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.228 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.242 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.216 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.236 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.233 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.250 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.229 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.241 (r) | FAST    | pll_sys4x     |
clk100    | ddram_odt        | OSERDESE2 (IO) | -     |      8.608 (r) | SLOW    |      2.523 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.605 (r) | SLOW    |      2.520 (r) | FAST    | pll_sys4x     |
clk100    | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.632 (r) | SLOW    |      2.540 (r) | FAST    | pll_sys4x     |
clk100    | ddram_we_n       | OSERDESE2 (IO) | -     |      8.630 (r) | SLOW    |      2.544 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.192 (r) | SLOW    |      2.824 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.199 (r) | SLOW    |      2.829 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.193 (r) | SLOW    |      2.826 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.200 (r) | SLOW    |      2.827 (r) | FAST    | pll_sys4x_dqs |
sys_clk   | ddram_dq[0]      | FDRE           | -     |      7.451 (r) | SLOW    |      1.960 (r) | FAST    |               |
sys_clk   | ddram_dq[1]      | FDRE           | -     |      6.548 (r) | SLOW    |      1.555 (r) | FAST    |               |
sys_clk   | ddram_dq[2]      | FDRE           | -     |      6.988 (r) | SLOW    |      1.736 (r) | FAST    |               |
sys_clk   | ddram_dq[3]      | FDRE           | -     |      7.593 (r) | SLOW    |      2.035 (r) | FAST    |               |
sys_clk   | ddram_dq[4]      | FDRE           | -     |      7.615 (r) | SLOW    |      2.061 (r) | FAST    |               |
sys_clk   | ddram_dq[5]      | FDRE           | -     |      6.838 (r) | SLOW    |      1.677 (r) | FAST    |               |
sys_clk   | ddram_dq[6]      | FDRE           | -     |      7.453 (r) | SLOW    |      1.965 (r) | FAST    |               |
sys_clk   | ddram_dq[7]      | FDRE           | -     |      7.138 (r) | SLOW    |      1.799 (r) | FAST    |               |
sys_clk   | ddram_dq[8]      | FDRE           | -     |      7.755 (r) | SLOW    |      2.104 (r) | FAST    |               |
sys_clk   | ddram_dq[9]      | FDRE           | -     |      8.514 (r) | SLOW    |      2.456 (r) | FAST    |               |
sys_clk   | ddram_dq[10]     | FDRE           | -     |      7.768 (r) | SLOW    |      2.106 (r) | FAST    |               |
sys_clk   | ddram_dq[11]     | FDRE           | -     |      8.061 (r) | SLOW    |      2.251 (r) | FAST    |               |
sys_clk   | ddram_dq[12]     | FDRE           | -     |      8.525 (r) | SLOW    |      2.461 (r) | FAST    |               |
sys_clk   | ddram_dq[13]     | FDRE           | -     |      8.656 (r) | SLOW    |      2.523 (r) | FAST    |               |
sys_clk   | ddram_dq[14]     | FDRE           | -     |      8.221 (r) | SLOW    |      2.319 (r) | FAST    |               |
sys_clk   | ddram_dq[15]     | FDRE           | -     |      8.668 (r) | SLOW    |      2.526 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[0]   | FDRE           | -     |      7.300 (r) | SLOW    |      1.873 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[1]   | FDRE           | -     |      8.372 (r) | SLOW    |      2.364 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[0]   | FDRE           | -     |      7.301 (r) | SLOW    |      1.876 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[1]   | FDRE           | -     |      8.373 (r) | SLOW    |      2.361 (r) | FAST    |               |
sys_clk   | oled_dc          | FDRE           | -     |     13.649 (r) | SLOW    |      5.250 (r) | FAST    |               |
sys_clk   | oled_res         | FDRE           | -     |     11.214 (r) | SLOW    |      3.943 (r) | FAST    |               |
sys_clk   | oled_sclk        | FDRE           | -     |     10.886 (r) | SLOW    |      3.702 (r) | FAST    |               |
sys_clk   | oled_sdin        | FDRE           | -     |     13.160 (r) | SLOW    |      4.970 (r) | FAST    |               |
sys_clk   | oled_vbat        | FDRE           | -     |     13.672 (r) | SLOW    |      5.252 (r) | FAST    |               |
sys_clk   | oled_vdd         | FDRE           | -     |     11.092 (r) | SLOW    |      3.915 (r) | FAST    |               |
sys_clk   | serial_tx        | FDSE           | -     |     12.273 (r) | SLOW    |      4.371 (r) | FAST    |               |
sys_clk   | spiflash_1x_cs_n | FDRE           | -     |     12.356 (r) | SLOW    |      4.126 (r) | FAST    |               |
sys_clk   | spiflash_1x_mosi | FDRE           | -     |     15.407 (r) | SLOW    |      5.557 (r) | FAST    |               |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100  | clk100      |         2.028 | SLOW    |               |         |               |         |               |         |
sys_clk | sys_clk     |         9.611 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.133 ns
Ideal Clock Offset to Actual Clock: 2.711 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.738 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.666 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.743 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.671 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.749 (r) | FAST    |   4.774 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.677 (f) | FAST    |   4.774 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.722 (r) | FAST    |   4.752 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.650 (f) | FAST    |   4.752 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.720 (r) | FAST    |   4.750 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.648 (f) | FAST    |   4.750 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.742 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.670 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.737 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.665 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.752 (r) | FAST    |   4.776 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.680 (f) | FAST    |   4.776 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.734 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.662 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.723 (r) | FAST    |   4.754 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.651 (f) | FAST    |   4.754 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.746 (r) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.674 (f) | FAST    |   4.777 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.731 (r) | FAST    |   4.763 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.659 (f) | FAST    |   4.763 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.716 (r) | FAST    |   4.748 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.644 (f) | FAST    |   4.748 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.733 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.661 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.644 (f) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.627 (r) | SLOW    |   2.538 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.647 (r) | SLOW    |   2.553 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.639 (r) | SLOW    |   2.550 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.635 (r) | SLOW    |   2.549 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.611 (r) | SLOW    |   2.518 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.649 (r) | SLOW    |   2.557 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.651 (r) | SLOW    |   2.559 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.636 (r) | SLOW    |   2.543 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.649 (r) | SLOW    |   2.556 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.657 (r) | SLOW    |   2.565 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.614 (r) | SLOW    |   2.523 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.637 (r) | SLOW    |   2.544 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.661 (r) | SLOW    |   2.569 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.644 (r) | SLOW    |   2.551 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.635 (r) | SLOW    |   2.542 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.661 (r) | SLOW    |   2.518 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.618 (r) | SLOW    |   2.532 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.607 (r) | SLOW    |   2.517 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.622 (r) | SLOW    |   2.531 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.622 (r) | SLOW    |   2.517 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.613 (r) | SLOW    |   2.528 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.635 (r) | SLOW    |   2.543 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.635 (r) | SLOW    |   2.528 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.049 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.570 (r) | SLOW    |   2.221 (r) | FAST    |    0.020 |
ddram_dq[1]        |   9.560 (r) | SLOW    |   2.206 (r) | FAST    |    0.005 |
ddram_dq[2]        |   9.563 (r) | SLOW    |   2.203 (r) | FAST    |    0.003 |
ddram_dq[3]        |   9.571 (r) | SLOW    |   2.237 (r) | FAST    |    0.035 |
ddram_dq[4]        |   9.571 (r) | SLOW    |   2.239 (r) | FAST    |    0.037 |
ddram_dq[5]        |   9.562 (r) | SLOW    |   2.209 (r) | FAST    |    0.008 |
ddram_dq[6]        |   9.570 (r) | SLOW    |   2.222 (r) | FAST    |    0.020 |
ddram_dq[7]        |   9.563 (r) | SLOW    |   2.201 (r) | FAST    |    0.003 |
ddram_dq[8]        |   9.574 (r) | SLOW    |   2.228 (r) | FAST    |    0.027 |
ddram_dq[9]        |   9.576 (r) | SLOW    |   2.242 (r) | FAST    |    0.041 |
ddram_dq[10]       |   9.574 (r) | SLOW    |   2.216 (r) | FAST    |    0.015 |
ddram_dq[11]       |   9.575 (r) | SLOW    |   2.236 (r) | FAST    |    0.035 |
ddram_dq[12]       |   9.576 (r) | SLOW    |   2.233 (r) | FAST    |    0.032 |
ddram_dq[13]       |   9.577 (r) | SLOW    |   2.250 (r) | FAST    |    0.049 |
ddram_dq[14]       |   9.575 (r) | SLOW    |   2.229 (r) | FAST    |    0.028 |
ddram_dq[15]       |   9.577 (r) | SLOW    |   2.241 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.577 (r) | SLOW    |   2.201 (r) | FAST    |    0.049 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 2.120 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.451 (r) | SLOW    |   1.960 (r) | FAST    |    0.903 |
ddram_dq[1]        |   6.548 (r) | SLOW    |   1.555 (r) | FAST    |    0.000 |
ddram_dq[2]        |   6.988 (r) | SLOW    |   1.736 (r) | FAST    |    0.441 |
ddram_dq[3]        |   7.593 (r) | SLOW    |   2.035 (r) | FAST    |    1.045 |
ddram_dq[4]        |   7.615 (r) | SLOW    |   2.061 (r) | FAST    |    1.068 |
ddram_dq[5]        |   6.838 (r) | SLOW    |   1.677 (r) | FAST    |    0.291 |
ddram_dq[6]        |   7.453 (r) | SLOW    |   1.965 (r) | FAST    |    0.905 |
ddram_dq[7]        |   7.138 (r) | SLOW    |   1.799 (r) | FAST    |    0.591 |
ddram_dq[8]        |   7.755 (r) | SLOW    |   2.104 (r) | FAST    |    1.208 |
ddram_dq[9]        |   8.514 (r) | SLOW    |   2.456 (r) | FAST    |    1.966 |
ddram_dq[10]       |   7.768 (r) | SLOW    |   2.106 (r) | FAST    |    1.220 |
ddram_dq[11]       |   8.061 (r) | SLOW    |   2.251 (r) | FAST    |    1.513 |
ddram_dq[12]       |   8.525 (r) | SLOW    |   2.461 (r) | FAST    |    1.978 |
ddram_dq[13]       |   8.656 (r) | SLOW    |   2.523 (r) | FAST    |    2.109 |
ddram_dq[14]       |   8.221 (r) | SLOW    |   2.319 (r) | FAST    |    1.673 |
ddram_dq[15]       |   8.668 (r) | SLOW    |   2.526 (r) | FAST    |    2.120 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.668 (r) | SLOW    |   1.555 (r) | FAST    |    2.120 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.192 (r) | SLOW    |   2.824 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   10.199 (r) | SLOW    |   2.829 (r) | FAST    |    0.007 |
ddram_dqs_p[0]     |   10.193 (r) | SLOW    |   2.826 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   10.200 (r) | SLOW    |   2.827 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.200 (r) | SLOW    |   2.824 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.073 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.300 (r) | SLOW    |   1.873 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   8.372 (r) | SLOW    |   2.364 (r) | FAST    |    1.072 |
ddram_dqs_p[0]     |   7.301 (r) | SLOW    |   1.876 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   8.373 (r) | SLOW    |   2.361 (r) | FAST    |    1.073 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.373 (r) | SLOW    |   1.873 (r) | FAST    |    1.073 |
-------------------+-------------+---------+-------------+---------+----------+




