// Seed: 988399140
module module_0 #(
    parameter id_5 = 32'd42,
    parameter id_6 = 32'd39
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  defparam id_5.id_6 = 1;
endmodule
module module_0 (
    input wire id_0,
    input tri  id_1
);
  logic [7:0] id_3;
  wand id_4 = id_0;
  wire id_5 = (id_3[1]);
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
  wire id_6 = id_6;
  id_8(
      .id_0($display(module_1) == 1), .id_1(id_7), .id_2(1), .id_3(1'h0), .id_4(1)
  );
  assign id_6 = id_6;
  wire id_9;
  id_10 :
  assert property (@(posedge 1) id_7 == 1'b0)
  else $display(1);
endmodule
