/*******************************************************************************
**                                                                            **
** Copyright (C) Infineon Technologies (2020)                                 **
**                                                                            **
** All rights reserved.                                                       **
**                                                                            **
** This document contains proprietary information belonging to Infineon       **
** Technologies. Passing on and copying of this document, and communication   **
** of its contents is not permitted without prior written authorization.      **
**                                                                            **
********************************************************************************
**                                                                            **
**  FILENAME     : Irq.c                                                      **
**                                                                            **
**  VERSION      : 6.0.0                                                      **
**                                                                            **
**  DATE         : 2020-07-02                                                 **
**                                                                            **
**  VARIANT      : Variant PC                                                 **
**                                                                            **
**  PLATFORM     : Infineon AURIX2G                                           **
**                                                                            **
**  AUTHOR       : DL-AUTOSAR-Engineering                                     **
**                                                                            **
**  VENDOR       : Infineon Technologies                                      **
**                                                                            **
**  DESCRIPTION  : Irq Driver source file                                     **
**                                                                            **
**  SPECIFICATION(S) : na                                                     **
**                                                                            **
**  MAY BE CHANGED BY USER : yes                                              **
**                                                                            **
*******************************************************************************/

/*******************************************************************************
**                      Includes                                              **
*******************************************************************************/

/* Inclusion of Tasking sfr file */
#include "IfxSrc_reg.h"

/*Include Irq Module header file*/
#include "Irq.h"

#include "Mcal_Compiler.h"
#include "IFX_Os.h"

/*******************************************************************************
**                      Private Type Definitions                              **
*******************************************************************************/

/* Set CLRR to clear SRR bit and disable SRE bit */
#define IRQ_DISABLE_CLEAR_SRC     (0x52000000U)

/*******************************************************************************
**                      Private Function Declarations                         **
*******************************************************************************/

#define IRQ_START_SEC_CODE_QM_GLOBAL
/*MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
 without safegaurd. It complies to Autosar guidelines.*/
#include "Irq_MemMap.h"



#if (IRQ_CCU6_EXIST == STD_ON)
static void Irq_ClearCcu6IntFlags (void);
#endif/*End of IRQ_CCU6_EXIST*/

#if (IRQ_GPT12_EXIST == STD_ON)
static void Irq_ClearGptIntFlags (void);
#endif/*End of IRQ_GPT12_EXIST*/

#if (IRQ_GTM_EXIST == STD_ON)
static void Irq_ClearGtmIntFlags (void);
#endif/*End of IRQ_GTM_EXIST*/

#if (IRQ_CAN_EXIST == STD_ON)
static void Irq_ClearCanIntFlags (void);
#endif/*End of IRQ_CAN_EXIST*/

#if (IRQ_GPSRGROUP_EXIST == STD_ON)
static void Irq_ClearGpsrGroupIntFlags (void);
#endif/*End of IRQ_GPSRGROUP_EXIST*/

#if (IRQ_QSPI_EXIST == STD_ON)
static void Irq_ClearSpiIntFlags (void);
#endif/*End of IRQ_QSPI_EXIST*/

#if (IRQ_ASCLIN_EXIST == STD_ON)
static void Irq_ClearAsclinIntFlags (void);
#endif/*End of IRQ_ASCLIN_EXIST*/

#if (IRQ_ADC_EXIST == STD_ON)
static void Irq_ClearAdcIntFlags (void);
#endif/*End of IRQ_ADC_EXIST*/

#if (IRQ_FLEXRAY_EXIST == STD_ON)
static void Irq_ClearFlexrayIntFlags (void);
#endif/*End of IRQ_FLEXRAY_EXIST*/

#if (IRQ_GETH_EXIST == STD_ON)
static void Irq_ClearEthernetIntFlags (void);
#endif/*End of IRQ_GETH_EXIST*/

#if (IRQ_DMA_EXIST == STD_ON)
static void Irq_ClearDmaIntFlags (void);
#endif/*End of IRQ_DMA_EXIST*/

#if (IRQ_STM_EXIST == STD_ON)
static void Irq_ClearStmIntFlags (void);
#endif/*End of IRQ_STM_EXIST*/

#if (IRQ_SCU_EXIST == STD_ON)
static void Irq_ClearScuIntFlags(void);
#endif/*End of IRQ_SCU_EXIST*/

#if (IRQ_DMU_EXIST == STD_ON)
static void Irq_ClearDmuIntFlags (void);
#endif/*End of IRQ_DMU_EXIST*/

#if (IRQ_HSSL_EXIST == STD_ON)
static void Irq_ClearHsslIntFlags (void);
#endif/*End of IRQ_HSSL_EXIST*/

#if (IRQ_SENT_EXIST == STD_ON)
static void Irq_ClearSentIntFlags (void);
#endif/*End of IRQ_SENT_EXIST*/

#if (IRQ_DSADC_EXIST == STD_ON)
static void Irq_ClearDsadcIntFlags (void);
#endif/*End of IRQ_DSADC_EXIST*/

#if (IRQ_I2C_EXIST == STD_ON)
static void Irq_ClearI2cIntFlags (void);
#endif/*End of IRQ_I2C_EXIST*/


#define IRQ_STOP_SEC_CODE_QM_GLOBAL
/*MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
 without safegaurd. It complies to Autosar guidelines.*/
/* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
   guideline. */
#include "Irq_MemMap.h"

/*******************************************************************************
**                      Global Constant Definitions                           **
*******************************************************************************/

/*******************************************************************************
**                      Global Variable Definitions                           **
*******************************************************************************/

/*******************************************************************************
**                      Private Constant Definitions                          **
*******************************************************************************/

/*******************************************************************************
**                      Private Variable Definitions                          **
*******************************************************************************/

#define IRQ_START_SEC_CODE_QM_GLOBAL
/*MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
 without safegaurd. It complies to Autosar guidelines.*/
/* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
   guideline. */
#include "Irq_MemMap.h"

/*******************************************************************************
**                      Private Function Definitions                          **
*******************************************************************************/

/* CCU60 and CCU61 SRC Flags cleared*/
#if (IRQ_CCU6_EXIST == STD_ON)
static void Irq_ClearCcu6IntFlags (void)
{
  /* Set CLRR to clear SRR bit and disable SRE bit */
  #if (IRQ_CCU60_EXIST == STD_ON)
  SRC_CCU60SR0.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_CCU60SR1.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_CCU60SR2.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_CCU60SR3.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CCU60_EXIST*/

  #if (IRQ_CCU61_EXIST == STD_ON)
  SRC_CCU61SR0.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_CCU61SR1.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_CCU61SR2.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_CCU61SR3.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CCU61_EXIST*/
}
#endif
/*End of IRQ_CCU6_EXIST*/
#if (IRQ_GPT12_EXIST == STD_ON)
/* Gpt SRC Flags cleared*/
static void Irq_ClearGptIntFlags (void)
{
  /* Set CLRR to clear SRR bit and disable SRE bit */
  #if (IRQ_GPT120_EXIST == STD_ON)

  SRC_GPT120CIRQ.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_GPT120T2.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_GPT120T3.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_GPT120T4.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_GPT120T5.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_GPT120T6.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GPT120_EXIST*/
}
#endif/*End of IRQ_GPT12_EXIST*/
/* Gtm SRC Flags cleared*/
#if (IRQ_GTM_EXIST == STD_ON)
static void Irq_ClearGtmIntFlags (void)
{
  /* Set CLRR to clear SRR bit and disable SRE bit */
  #if (IRQ_GTM_AEI_EXIST == STD_ON)
  /*Clear AEI SRC register*/
  SRC_GTMAEIIRQ.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_AEI_EXIST*/

  #if (IRQ_GTM_ARU_EXIST == STD_ON)
  /*Clear ARU SRC register*/
  SRC_GTMARUIRQ0.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMARUIRQ1.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMARUIRQ2.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_ARU_EXIST*/

  #if (IRQ_GTM_BRC_EXIST == STD_ON)
  SRC_GTMBRCIRQ.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_BRC_EXIST*/

  #if (IRQ_GTM_CMP_EXIST == STD_ON)
  SRC_GTMCMPIRQ.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_BRC_EXIST*/

  #if (IRQ_GTM_SPE_EXIST == STD_ON)

  #if (IRQ_GTM_SPE0_EXIST == STD_ON)
  SRC_GTMSPE0IRQ.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_SPE0_EXIST*/

  #if (IRQ_GTM_SPE1_EXIST == STD_ON)
  SRC_GTMSPE1IRQ.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_SPE1_EXIST*/

  #if (IRQ_GTM_SPE2_EXIST == STD_ON)
  SRC_GTMSPE2IRQ.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_SPE2_EXIST*/

  #if (IRQ_GTM_SPE3_EXIST == STD_ON)
  SRC_GTMSPE3IRQ.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_SPE3_EXIST*/

  #if (IRQ_GTM_SPE4_EXIST == STD_ON)
  SRC_GTMSPE4IRQ.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_SPE4_EXIST*/

  #if (IRQ_GTM_SPE5_EXIST == STD_ON)
  SRC_GTMSPE5IRQ.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_SPE5_EXIST*/

  #endif/*End of IRQ_GTM_SPE_EXIST*/

  #if (IRQ_GTM_PSM0_EXIST == STD_ON)
  SRC_GTMPSM00.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMPSM01.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMPSM02.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMPSM03.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMPSM04.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMPSM05.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMPSM06.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMPSM07.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_PSM0_EXIST*/

  #if (IRQ_GTM_PSM1_EXIST == STD_ON)
  SRC_GTMPSM10.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMPSM11.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMPSM12.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMPSM13.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMPSM14.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMPSM15.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMPSM16.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMPSM17.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_PSM1_EXIST*/

  #if (IRQ_GTM_PSM2_EXIST == STD_ON)
  SRC_GTMPSM20.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMPSM21.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMPSM22.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMPSM23.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMPSM24.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMPSM25.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMPSM26.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMPSM27.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_PSM2_EXIST*/

  #if (IRQ_GTM_DPLL_EXIST == STD_ON)
  SRC_GTMDPLL0.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMDPLL1.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMDPLL2.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMDPLL3.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMDPLL4.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMDPLL5.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMDPLL6.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMDPLL7.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMDPLL8.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMDPLL9.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMDPLL10.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMDPLL11.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMDPLL12.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMDPLL13.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMDPLL14.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMDPLL15.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMDPLL16.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMDPLL17.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMDPLL18.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMDPLL19.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMDPLL20.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMDPLL21.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMDPLL22.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMDPLL23.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMDPLL24.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMDPLL25.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMDPLL26.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_DPLL_EXIST*/

  #if (IRQ_GTM_ERR_EXIST == STD_ON)
  SRC_GTMERR.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_ERR_EXIST*/

  #if (IRQ_GTM_TIM0_EXIST == STD_ON)
  SRC_GTMTIM00.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM01.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM02.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM03.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM04.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM05.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM06.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM07.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_TIM0_EXIST*/

  #if (IRQ_GTM_TIM1_EXIST == STD_ON)
  SRC_GTMTIM10.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM11.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM12.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM13.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM14.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM15.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM16.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM17.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_TIM1_EXIST*/

  #if (IRQ_GTM_TIM2_EXIST == STD_ON)
  SRC_GTMTIM20.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM21.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM22.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM23.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM24.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM25.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM26.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM27.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_TIM2_EXIST*/

  #if (IRQ_GTM_TIM3_EXIST == STD_ON)
  SRC_GTMTIM30.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM31.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM32.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM33.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM34.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM35.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM36.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM37.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_TIM3_EXIST*/

  #if (IRQ_GTM_TIM4_EXIST == STD_ON)
  SRC_GTMTIM40.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM41.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM42.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM43.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM44.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM45.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM46.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM47.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_TIM4_EXIST*/

  #if (IRQ_GTM_TIM5_EXIST == STD_ON)
  SRC_GTMTIM50.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM51.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM52.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM53.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM54.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM55.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM56.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM57.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_TIM5_EXIST*/

  #if (IRQ_GTM_TIM6_EXIST == STD_ON)
  SRC_GTMTIM60.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM61.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM62.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM63.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM64.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM65.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM66.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM67.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_TIM6_EXIST*/

  #if (IRQ_GTM_TIM7_EXIST == STD_ON)
  SRC_GTMTIM70.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM71.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM72.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM73.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM74.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM75.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM76.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTIM77.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_TIM7_EXIST*/

  #if (IRQ_GTM_MCS0_EXIST == STD_ON)
  SRC_GTMMCS00.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS01.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS02.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS03.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS04.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS05.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS06.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS07.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_MCS0_EXIST*/

  #if (IRQ_GTM_MCS1_EXIST == STD_ON)
  SRC_GTMMCS10.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS11.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS12.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS13.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS14.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS15.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS16.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS17.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_MCS1_EXIST*/

  #if (IRQ_GTM_MCS2_EXIST == STD_ON)
  SRC_GTMMCS20.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS21.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS22.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS23.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS24.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS25.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS26.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS27.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_MCS2_EXIST*/

  #if (IRQ_GTM_MCS3_EXIST == STD_ON)
  SRC_GTMMCS30.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS31.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS32.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS33.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS34.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS35.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS36.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS37.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_MCS3_EXIST*/

  #if (IRQ_GTM_MCS4_EXIST == STD_ON)
  SRC_GTMMCS40.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS41.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS42.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS43.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS44.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS45.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS46.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS47.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_MCS4_EXIST*/

  #if (IRQ_GTM_MCS5_EXIST == STD_ON)
  SRC_GTMMCS50.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS51.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS52.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS53.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS54.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS55.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS56.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS57.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_MCS5_EXIST*/

  #if (IRQ_GTM_MCS6_EXIST == STD_ON)
  SRC_GTMMCS60.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS61.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS62.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS63.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS64.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS65.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS66.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS67.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_MCS6_EXIST*/

  #if (IRQ_GTM_MCS7_EXIST == STD_ON)
  SRC_GTMMCS70.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS71.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS72.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS73.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS74.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS75.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS76.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS77.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_MCS7_EXIST*/

  #if (IRQ_GTM_MCS8_EXIST == STD_ON)
  SRC_GTMMCS80.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS81.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS82.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS83.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS84.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS85.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS86.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS87.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_MCS8_EXIST*/

  #if (IRQ_GTM_MCS9_EXIST == STD_ON)
  SRC_GTMMCS90.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS91.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS92.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS93.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS94.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS95.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS96.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCS97.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_MCS9_EXIST*/

  #if (IRQ_GTM_TOM0_EXIST == STD_ON)
  SRC_GTMTOM00.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTOM01.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTOM02.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTOM03.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTOM04.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTOM05.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTOM06.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTOM07.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_TOM0_EXIST*/

  #if (IRQ_GTM_TOM1_EXIST == STD_ON)
  SRC_GTMTOM10.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTOM11.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTOM12.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTOM13.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTOM14.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTOM15.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTOM16.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTOM17.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_TOM1_EXIST*/

  #if (IRQ_GTM_TOM2_EXIST == STD_ON)
  SRC_GTMTOM20.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTOM21.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTOM22.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTOM23.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTOM24.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTOM25.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTOM26.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTOM27.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_TOM2_EXIST*/

  #if (IRQ_GTM_TOM3_EXIST == STD_ON)
  SRC_GTMTOM30.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTOM31.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTOM32.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTOM33.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTOM34.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTOM35.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTOM36.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTOM37.U  = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_TOM3_EXIST*/

  #if (IRQ_GTM_TOM4_EXIST == STD_ON)
  SRC_GTMTOM40.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTOM41.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTOM42.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTOM43.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTOM44.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTOM45.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTOM46.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTOM47.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_TOM4_EXIST*/

  #if (IRQ_GTM_TOM5_EXIST == STD_ON)
  SRC_GTMTOM50.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTOM51.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTOM52.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTOM53.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTOM54.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTOM55.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTOM56.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMTOM57.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_TOM5_EXIST*/

  #if (IRQ_GTM_ATOM0_EXIST == STD_ON)
  SRC_GTMATOM00.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMATOM01.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMATOM02.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMATOM03.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_ATOM0_EXIST*/

  #if (IRQ_GTM_ATOM1_EXIST == STD_ON)
  SRC_GTMATOM10.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMATOM11.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMATOM12.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMATOM13.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_ATOM1_EXIST*/

  #if (IRQ_GTM_ATOM2_EXIST == STD_ON)
  SRC_GTMATOM20.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMATOM21.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMATOM22.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMATOM23.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_ATOM2_EXIST*/

  #if (IRQ_GTM_ATOM3_EXIST == STD_ON)
  SRC_GTMATOM30.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMATOM31.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMATOM32.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMATOM33.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_ATOM3_EXIST*/

  #if (IRQ_GTM_ATOM4_EXIST == STD_ON)
  SRC_GTMATOM40.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMATOM41.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMATOM42.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMATOM43.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_ATOM4_EXIST*/

  #if (IRQ_GTM_ATOM5_EXIST == STD_ON)
  SRC_GTMATOM50.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMATOM51.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMATOM52.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMATOM53.U  = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_ATOM5_EXIST*/

  #if (IRQ_GTM_ATOM6_EXIST == STD_ON)
  SRC_GTMATOM60.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMATOM61.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMATOM62.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMATOM63.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_ATOM6_EXIST*/

  #if (IRQ_GTM_ATOM7_EXIST == STD_ON)
  SRC_GTMATOM70.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMATOM71.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMATOM72.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMATOM73.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_ATOM7_EXIST*/

  #if (IRQ_GTM_ATOM8_EXIST == STD_ON)
  SRC_GTMATOM80.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMATOM81.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMATOM82.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMATOM83.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_ATOM8_EXIST*/

  #if (IRQ_GTM_ATOM9_EXIST == STD_ON)
  SRC_GTMATOM90.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMATOM91.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMATOM92.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMATOM93.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_ATOM9_EXIST*/

  #if (IRQ_GTM_ATOM10_EXIST == STD_ON)
  SRC_GTMATOM100.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMATOM101.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMATOM102.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMATOM103.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_ATOM10_EXIST*/

  #if (IRQ_GTM_ATOM11_EXIST == STD_ON)
  SRC_GTMATOM110.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMATOM111.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMATOM112.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMATOM113.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_ATOM11_EXIST*/

  #if (IRQ_GTM_MCSW_EXIST == STD_ON)
  SRC_GTMMCSW0.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCSW1.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCSW2.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCSW3.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCSW4.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCSW5.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCSW6.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCSW7.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCSW8.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_GTMMCSW9.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GTM_MCSW_EXIST*/
}
#endif/*End of IRQ_GTM_EXIST*/

/* CAN SRC Flags cleared*/
#if (IRQ_CAN_EXIST == STD_ON)
static void Irq_ClearCanIntFlags (void)
{

  #if (IRQ_CAN0_EXIST == STD_ON)
  /* Set CLRR to clear SRR bit and disable SRE bit */
  #if (IRQ_CAN0SRN0_EXIST == STD_ON)
  SRC_CAN0INT0.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN0SRN0_EXIST*/

  #if (IRQ_CAN0SRN1_EXIST == STD_ON)
  SRC_CAN0INT1.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN0SRN1_EXIST*/

  #if (IRQ_CAN0SRN2_EXIST == STD_ON)
  SRC_CAN0INT2.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN0SRN2_EXIST*/

  #if (IRQ_CAN0SRN3_EXIST == STD_ON)
  SRC_CAN0INT3.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN0SRN3_EXIST*/

  #if (IRQ_CAN0SRN4_EXIST == STD_ON)
  SRC_CAN0INT4.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN0SRN4_EXIST*/

  #if (IRQ_CAN0SRN5_EXIST == STD_ON)
  SRC_CAN0INT5.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN0SRN5_EXIST*/

  #if (IRQ_CAN0SRN6_EXIST == STD_ON)
  SRC_CAN0INT6.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN0SRN6_EXIST*/

  #if (IRQ_CAN0SRN7_EXIST == STD_ON)
  SRC_CAN0INT7.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN0SRN7_EXIST*/

  #if (IRQ_CAN0SRN8_EXIST == STD_ON)
  SRC_CAN0INT8.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN0SRN8_EXIST*/

  #if (IRQ_CAN0SRN9_EXIST == STD_ON)
  SRC_CAN0INT9.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN0SRN9_EXIST*/

  #if (IRQ_CAN0SRN10_EXIST == STD_ON)
  SRC_CAN0INT10.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN0SRN10_EXIST*/

  #if (IRQ_CAN0SRN11_EXIST == STD_ON)
  SRC_CAN0INT11.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN0SRN11_EXIST*/

  #if (IRQ_CAN0SRN12_EXIST == STD_ON)
  SRC_CAN0INT12.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN0SRN12_EXIST*/

  #if (IRQ_CAN0SRN13_EXIST == STD_ON)
  SRC_CAN0INT13.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN0SRN13_EXIST*/

  #if (IRQ_CAN0SRN14_EXIST == STD_ON)
  SRC_CAN0INT14.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN0SRN14_EXIST*/

  #if (IRQ_CAN0SRN15_EXIST == STD_ON)
  SRC_CAN0INT15.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN0SRN15_EXIST*/

  #endif/*End of IRQ_CAN0_EXIST*/

  #if (IRQ_CAN1_EXIST == STD_ON)
  /* Set CLRR to clear SRR bit and disable SRE bit */
  #if (IRQ_CAN1SRN0_EXIST == STD_ON)
  SRC_CAN1INT0.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN1_EXIST*/

  #if (IRQ_CAN1SRN1_EXIST == STD_ON)
  SRC_CAN1INT1.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN1SRN1_EXIST*/

  #if (IRQ_CAN1SRN2_EXIST == STD_ON)
  SRC_CAN1INT2.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN1SRN2_EXIST*/

  #if (IRQ_CAN1SRN3_EXIST == STD_ON)
  SRC_CAN1INT3.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN1SRN3_EXIST*/

  #if (IRQ_CAN1SRN4_EXIST == STD_ON)
  SRC_CAN1INT4.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN1SRN4_EXIST*/

  #if (IRQ_CAN1SRN5_EXIST == STD_ON)
  SRC_CAN1INT5.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN1SRN5_EXIST*/

  #if (IRQ_CAN1SRN6_EXIST == STD_ON)
  SRC_CAN1INT6.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN1SRN6_EXIST*/

  #if (IRQ_CAN1SRN7_EXIST == STD_ON)
  SRC_CAN1INT7.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN1SRN7_EXIST*/

  #if (IRQ_CAN1SRN8_EXIST == STD_ON)
  SRC_CAN1INT8.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN1SRN8_EXIST*/

  #if (IRQ_CAN1SRN9_EXIST == STD_ON)
  SRC_CAN1INT9.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN1SRN9_EXIST*/

  #if (IRQ_CAN1SRN10_EXIST == STD_ON)
  SRC_CAN1INT10.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN1SRN10_EXIST*/

  #if (IRQ_CAN1SRN11_EXIST == STD_ON)
  SRC_CAN1INT11.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN1SRN11_EXIST*/

  #if (IRQ_CAN1SRN12_EXIST == STD_ON)
  SRC_CAN1INT12.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN1SRN12_EXIST*/

  #if (IRQ_CAN1SRN13_EXIST == STD_ON)
  SRC_CAN1INT13.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN1SRN13_EXIST*/

  #if (IRQ_CAN1SRN14_EXIST == STD_ON)
  SRC_CAN1INT14.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN1SRN14_EXIST*/

  #if (IRQ_CAN1SRN15_EXIST == STD_ON)
  SRC_CAN1INT15.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN1SRN15_EXIST*/

  #endif/*End of IRQ_CAN1_EXIST*/

  #if (IRQ_CAN2_EXIST == STD_ON)
  /* Set CLRR to clear SRR bit and disable SRE bit */
  #if (IRQ_CAN2SRN0_EXIST == STD_ON)
  SRC_CAN2INT0.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN2SRN0_EXIST*/

  #if (IRQ_CAN2SRN1_EXIST == STD_ON)
  SRC_CAN2INT1.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN2SRN1_EXIST*/

  #if (IRQ_CAN2SRN2_EXIST == STD_ON)
  SRC_CAN2INT2.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN2SRN2_EXIST*/

  #if (IRQ_CAN2SRN3_EXIST == STD_ON)
  SRC_CAN2INT3.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN2SRN3_EXIST*/

  #if (IRQ_CAN2SRN4_EXIST == STD_ON)
  SRC_CAN2INT4.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN2SRN4_EXIST*/

  #if (IRQ_CAN2SRN5_EXIST == STD_ON)
  SRC_CAN2INT5.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN2SRN5_EXIST*/

  #if (IRQ_CAN2SRN6_EXIST == STD_ON)
  SRC_CAN2INT6.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN2SRN6_EXIST*/

  #if (IRQ_CAN2SRN7_EXIST == STD_ON)
  SRC_CAN2INT7.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN2SRN7_EXIST*/

  #if (IRQ_CAN2SRN8_EXIST == STD_ON)
  SRC_CAN2INT8.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN2SRN8_EXIST*/

  #if (IRQ_CAN2SRN9_EXIST == STD_ON)
  SRC_CAN2INT9.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN2SRN9_EXIST*/

  #if (IRQ_CAN2SRN10_EXIST == STD_ON)
  SRC_CAN2INT10.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN2SRN10_EXIST*/

  #if (IRQ_CAN2SRN11_EXIST == STD_ON)
  SRC_CAN2INT11.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN2SRN11_EXIST*/

  #if (IRQ_CAN2SRN12_EXIST == STD_ON)
  SRC_CAN2INT12.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN2SRN12_EXIST*/

  #if (IRQ_CAN2SRN13_EXIST == STD_ON)
  SRC_CAN2INT13.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN2SRN13_EXIST*/

  #if (IRQ_CAN2SRN14_EXIST == STD_ON)
  SRC_CAN2INT14.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN2SRN14_EXIST*/

  #if (IRQ_CAN2SRN15_EXIST == STD_ON)
  SRC_CAN2INT15.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN2SRN15_EXIST*/

  #endif/*End of IRQ_CAN2_EXIST*/

  #if (IRQ_CAN3_EXIST == STD_ON)
  /* Set CLRR to clear SRR bit and disable SRE bit */
  #if (IRQ_CAN3SRN0_EXIST == STD_ON)
  SRC_CAN3INT0.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN3SRN0_EXIST*/

  #if (IRQ_CAN3SRN1_EXIST == STD_ON)
  SRC_CAN3INT1.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN3SRN1_EXIST*/

  #if (IRQ_CAN3SRN2_EXIST == STD_ON)
  SRC_CAN3INT2.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN3SRN2_EXIST*/

  #if (IRQ_CAN3SRN3_EXIST == STD_ON)
  SRC_CAN3INT3.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN3SRN3_EXIST*/

  #if (IRQ_CAN3SRN4_EXIST == STD_ON)
  SRC_CAN3INT4.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN3SRN4_EXIST*/

  #if (IRQ_CAN3SRN5_EXIST == STD_ON)
  SRC_CAN3INT5.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN3SRN5_EXIST*/

  #if (IRQ_CAN3SRN6_EXIST == STD_ON)
  SRC_CAN3INT6.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN3SRN6_EXIST*/

  #if (IRQ_CAN3SRN7_EXIST == STD_ON)
  SRC_CAN3INT7.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN3SRN7_EXIST*/

  #if (IRQ_CAN3SRN8_EXIST == STD_ON)
  SRC_CAN3INT8.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN3SRN8_EXIST*/

  #if (IRQ_CAN3SRN9_EXIST == STD_ON)
  SRC_CAN3INT9.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN3SRN9_EXIST*/

  #if (IRQ_CAN3SRN10_EXIST == STD_ON)
  SRC_CAN3INT10.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN3SRN10_EXIST*/

  #if (IRQ_CAN3SRN11_EXIST == STD_ON)
  SRC_CAN3INT11.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN3SRN11_EXIST*/

  #if (IRQ_CAN3SRN12_EXIST == STD_ON)
  SRC_CAN3INT12.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN3SRN12_EXIST*/

  #if (IRQ_CAN3SRN13_EXIST == STD_ON)
  SRC_CAN3INT13.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN3SRN13_EXIST*/

  #if (IRQ_CAN3SRN14_EXIST == STD_ON)
  SRC_CAN3INT14.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN3SRN14_EXIST*/

  #if (IRQ_CAN3SRN15_EXIST == STD_ON)
  SRC_CAN3INT15.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN3SRN15_EXIST*/

  #endif/*End of IRQ_CAN3_EXIST*/

  #if (IRQ_CAN4_EXIST == STD_ON)
  /* Set CLRR to clear SRR bit and disable SRE bit */
  #if (IRQ_CAN4SRN0_EXIST == STD_ON)
  SRC_CAN4INT0.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN4SRN0_EXIST*/

  #if (IRQ_CAN4SRN1_EXIST == STD_ON)
  SRC_CAN4INT1.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN4SRN1_EXIST*/

  #if (IRQ_CAN4SRN2_EXIST == STD_ON)
  SRC_CAN4INT2.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN4SRN2_EXIST*/

  #if (IRQ_CAN4SRN3_EXIST == STD_ON)
  SRC_CAN4INT3.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN4SRN3_EXIST*/

  #if (IRQ_CAN4SRN4_EXIST == STD_ON)
  SRC_CAN4INT4.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN4SRN4_EXIST*/

  #if (IRQ_CAN4SRN5_EXIST == STD_ON)
  SRC_CAN4INT5.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN4SRN5_EXIST*/

  #if (IRQ_CAN4SRN6_EXIST == STD_ON)
  SRC_CAN4INT6.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN4SRN6_EXIST*/

  #if (IRQ_CAN4SRN7_EXIST == STD_ON)
  SRC_CAN4INT7.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN4SRN7_EXIST*/

  #if (IRQ_CAN4SRN8_EXIST == STD_ON)
  SRC_CAN4INT8.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN4SRN8_EXIST*/

  #if (IRQ_CAN4SRN9_EXIST == STD_ON)
  SRC_CAN4INT9.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN4SRN9_EXIST*/

  #if (IRQ_CAN4SRN10_EXIST == STD_ON)
  SRC_CAN4INT10.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN4SRN10_EXIST*/

  #if (IRQ_CAN4SRN11_EXIST == STD_ON)
  SRC_CAN4INT11.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN4SRN11_EXIST*/

  #if (IRQ_CAN4SRN12_EXIST == STD_ON)
  SRC_CAN4INT12.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN4SRN12_EXIST*/

  #if (IRQ_CAN4SRN13_EXIST == STD_ON)
  SRC_CAN4INT13.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN4SRN13_EXIST*/

  #if (IRQ_CAN4SRN14_EXIST == STD_ON)
  SRC_CAN4INT14.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN4SRN14_EXIST*/

  #if (IRQ_CAN4SRN15_EXIST == STD_ON)
  SRC_CAN4INT15.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_CAN4SRN15_EXIST*/

  #endif/*End of IRQ_CAN4_EXIST*/

}
#endif/*End of IRQ_CAN_EXIST*/

/* GPSR Groups SRC Flags cleared*/
#if (IRQ_GPSRGROUP_EXIST == STD_ON)
static void Irq_ClearGpsrGroupIntFlags (void)
{
  /* Set CLRR to clear SRR bit and disable SRE bit */
  #if (IRQ_GPSRGROUP0_EXIST == STD_ON)

  SRC_GPSR00.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_GPSR01.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_GPSR02.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_GPSR03.U = IRQ_DISABLE_CLEAR_SRC;


  SRC_GPSR04.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_GPSR05.U = IRQ_DISABLE_CLEAR_SRC;


  SRC_GPSR06.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_GPSR07.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GPSRGROUP0_EXIST*/

  #if (IRQ_GPSRGROUP1_EXIST == STD_ON)

  SRC_GPSR10.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_GPSR11.U = IRQ_DISABLE_CLEAR_SRC;


  SRC_GPSR12.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_GPSR13.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_GPSR14.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_GPSR15.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_GPSR16.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_GPSR17.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GPSRGROUP1_EXIST*/

  #if (IRQ_GPSRGROUP2_EXIST == STD_ON)

  SRC_GPSR20.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_GPSR21.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_GPSR22.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_GPSR23.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_GPSR24.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_GPSR25.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_GPSR26.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_GPSR27.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GPSRGROUP2_EXIST*/

  #if (IRQ_GPSRGROUP3_EXIST == STD_ON)

  SRC_GPSR30.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_GPSR31.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_GPSR32.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_GPSR33.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_GPSR34.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_GPSR35.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_GPSR36.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_GPSR37.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GPSRGROUP3_EXIST*/


  #if (IRQ_GPSRGROUP4_EXIST == STD_ON)

  SRC_GPSR40.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_GPSR41.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_GPSR42.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_GPSR43.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_GPSR44.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_GPSR45.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_GPSR46.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_GPSR47.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GPSRGROUP4_EXIST*/

  #if (IRQ_GPSRGROUP5_EXIST == STD_ON)

  SRC_GPSR50.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_GPSR51.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_GPSR52.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_GPSR53.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_GPSR54.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_GPSR55.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_GPSR56.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_GPSR57.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GPSRGROUP5_EXIST*/

}
#endif/*End of IRQ_GPSRGROUP_EXIST*/

/* QSPI modules SRC Flags cleared*/
#if (IRQ_QSPI_EXIST == STD_ON)
static void Irq_ClearSpiIntFlags (void)
{
  /* Set CLRR to clear SRR bit and disable SRE bit */
  #if (IRQ_QSPI0_EXIST == STD_ON)
  SRC_QSPI0TX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_QSPI0RX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_QSPI0ERR.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_QSPI0PT.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_QSPI0U.U   = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_QSPI0_EXIST*/

  #if (IRQ_QSPI1_EXIST == STD_ON)
  SRC_QSPI1TX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_QSPI1RX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_QSPI1ERR.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_QSPI1PT.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_QSPI1U.U   = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_QSPI0_EXIST*/

  #if (IRQ_QSPI2_EXIST == STD_ON)
  SRC_QSPI2TX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_QSPI2RX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_QSPI2ERR.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_QSPI2PT.U  = IRQ_DISABLE_CLEAR_SRC;
  #if (IRQ_QSPI_HC_SRN_EXIST == STD_ON)
  SRC_QSPI2HC.U  = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_QSPI_HC_SRN_EXIST*/
  SRC_QSPI2U.U   = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_QSPI2_EXIST*/

  #if (IRQ_QSPI3_EXIST == STD_ON)
  SRC_QSPI3TX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_QSPI3RX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_QSPI3ERR.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_QSPI3PT.U  = IRQ_DISABLE_CLEAR_SRC;
  #if (IRQ_QSPI_HC_SRN_EXIST == STD_ON)
  SRC_QSPI3HC.U  = IRQ_DISABLE_CLEAR_SRC;
  #endif/* End of IRQ_QSPI_HC_SRN_EXIST*/
  SRC_QSPI3U.U   = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_QSPI3_EXIST*/

  #if (IRQ_QSPI4_EXIST == STD_ON)
  SRC_QSPI4TX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_QSPI4RX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_QSPI4ERR.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_QSPI4PT.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_QSPI4U.U   = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_QSPI3_EXIST*/

  #if (IRQ_QSPI5_EXIST == STD_ON)
  SRC_QSPI5TX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_QSPI5RX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_QSPI5ERR.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_QSPI5PT.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_QSPI5U.U   = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_QSPI5_EXIST*/

}
#endif/*End of IRQ_QSPI_EXIST*/

/* ASCLIN modules SRC Flags cleared*/
#if (IRQ_ASCLIN_EXIST == STD_ON)
static void Irq_ClearAsclinIntFlags (void)
{
  /* Set CLRR to clear SRR bit and disable SRE bit */
  #if (IRQ_ASCLIN0_EXIST == STD_ON)
  SRC_ASCLIN0TX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_ASCLIN0RX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_ASCLIN0ERR.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_ASCLIN0_EXIST*/

  #if (IRQ_ASCLIN1_EXIST == STD_ON)
  SRC_ASCLIN1TX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_ASCLIN1RX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_ASCLIN1ERR.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_ASCLIN1_EXIST*/

  #if (IRQ_ASCLIN2_EXIST == STD_ON)
  SRC_ASCLIN2TX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_ASCLIN2RX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_ASCLIN2ERR.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_ASCLIN2_EXIST*/

  #if (IRQ_ASCLIN3_EXIST == STD_ON)
  SRC_ASCLIN3TX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_ASCLIN3RX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_ASCLIN3ERR.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_ASCLIN3_EXIST*/

  #if (IRQ_ASCLIN4_EXIST == STD_ON)
  SRC_ASCLIN4TX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_ASCLIN4RX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_ASCLIN4ERR.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_ASCLIN4_EXIST*/

  #if (IRQ_ASCLIN5_EXIST == STD_ON)
  SRC_ASCLIN5TX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_ASCLIN5RX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_ASCLIN5ERR.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_ASCLIN5_EXIST*/

  #if (IRQ_ASCLIN6_EXIST == STD_ON)
  SRC_ASCLIN6TX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_ASCLIN6RX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_ASCLIN6ERR.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_ASCLIN6_EXIST*/

  #if (IRQ_ASCLIN7_EXIST == STD_ON)
  SRC_ASCLIN7TX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_ASCLIN7RX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_ASCLIN7ERR.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_ASCLIN7_EXIST*/

  #if (IRQ_ASCLIN8_EXIST == STD_ON)
  SRC_ASCLIN8TX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_ASCLIN8RX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_ASCLIN8ERR.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_ASCLIN8_EXIST*/

  #if (IRQ_ASCLIN9_EXIST == STD_ON)
  SRC_ASCLIN9TX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_ASCLIN9RX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_ASCLIN9ERR.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_ASCLIN9_EXIST*/

  #if (IRQ_ASCLIN10_EXIST == STD_ON)
  SRC_ASCLIN10TX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_ASCLIN10RX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_ASCLIN10ERR.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_ASCLIN10_EXIST*/

  #if (IRQ_ASCLIN11_EXIST == STD_ON)
  SRC_ASCLIN11TX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_ASCLIN11RX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_ASCLIN11ERR.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_ASCLIN11_EXIST*/

  #if (IRQ_ASCLIN12_EXIST == STD_ON)
  SRC_ASCLIN12TX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_ASCLIN12RX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_ASCLIN12ERR.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_ASCLIN12_EXIST*/

  #if (IRQ_ASCLIN13_EXIST == STD_ON)
  SRC_ASCLIN13TX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_ASCLIN13RX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_ASCLIN13ERR.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_ASCLIN13_EXIST*/

  #if (IRQ_ASCLIN14_EXIST == STD_ON)
  SRC_ASCLIN14TX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_ASCLIN14RX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_ASCLIN14ERR.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_ASCLIN14_EXIST*/

  #if (IRQ_ASCLIN15_EXIST == STD_ON)
  SRC_ASCLIN15TX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_ASCLIN15RX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_ASCLIN15ERR.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_ASCLIN15_EXIST*/

  #if (IRQ_ASCLIN16_EXIST == STD_ON)
  SRC_ASCLIN16TX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_ASCLIN16RX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_ASCLIN16ERR.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_ASCLIN16_EXIST*/

  #if (IRQ_ASCLIN17_EXIST == STD_ON)
  SRC_ASCLIN17TX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_ASCLIN17RX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_ASCLIN17ERR.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_ASCLIN17_EXIST*/

  #if (IRQ_ASCLIN18_EXIST == STD_ON)
  SRC_ASCLIN18TX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_ASCLIN18RX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_ASCLIN18ERR.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_ASCLIN18_EXIST*/

  #if (IRQ_ASCLIN19_EXIST == STD_ON)
  SRC_ASCLIN19TX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_ASCLIN19RX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_ASCLIN19ERR.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_ASCLIN19_EXIST*/

  #if (IRQ_ASCLIN20_EXIST == STD_ON)
  SRC_ASCLIN20TX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_ASCLIN20RX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_ASCLIN20ERR.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_ASCLIN20_EXIST*/

  #if (IRQ_ASCLIN21_EXIST == STD_ON)
  SRC_ASCLIN21TX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_ASCLIN21RX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_ASCLIN21ERR.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_ASCLIN21_EXIST*/

  #if (IRQ_ASCLIN22_EXIST == STD_ON)
  SRC_ASCLIN22TX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_ASCLIN22RX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_ASCLIN22ERR.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_ASCLIN22_EXIST*/

  #if (IRQ_ASCLIN23_EXIST == STD_ON)
  SRC_ASCLIN23TX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_ASCLIN23RX.U  = IRQ_DISABLE_CLEAR_SRC;
  SRC_ASCLIN23ERR.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_ASCLIN23_EXIST*/

}
#endif/*End of IRQ_ASCLIN_EXIST*/

/* DSADC modules SRC Flags cleared*/
#if (IRQ_DSADC_EXIST == STD_ON)
static void Irq_ClearDsadcIntFlags (void)
{
  /* Set CLRR to clear SRR bit and disable SRE bit */
  #if (IRQ_DSADC_SRA0_EXIST == STD_ON)
  SRC_DSADCSRA0.U  = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_DSADC_SRA0_EXIST*/
  #if (IRQ_DSADC_SRA1_EXIST == STD_ON)
  SRC_DSADCSRA1.U  = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_DSADC_SRA1_EXIST*/
  #if (IRQ_DSADC_SRA2_EXIST == STD_ON)
  SRC_DSADCSRA2.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_DSADC_SRA2_EXIST*/
  #if (IRQ_DSADC_SRA3_EXIST == STD_ON)
  SRC_DSADCSRA3.U  = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_DSADC_SRA3_EXIST*/
  #if (IRQ_DSADC_SRA4_EXIST == STD_ON)
  SRC_DSADCSRA4.U   = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_DSADC_SRA4_EXIST*/
  #if (IRQ_DSADC_SRA5_EXIST == STD_ON)
  SRC_DSADCSRA5.U   = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_DSADC_SRA5_EXIST*/
  #if (IRQ_DSADC_SRA6_EXIST == STD_ON)
  SRC_DSADCSRA6.U   = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_DSADC_SRA6_EXIST*/
  #if (IRQ_DSADC_SRA7_EXIST == STD_ON)
  SRC_DSADCSRA7.U   = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_DSADC_SRA7_EXIST*/
  #if (IRQ_DSADC_SRA8_EXIST == STD_ON)
  SRC_DSADCSRA8.U   = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_DSADC_SRA8_EXIST*/
  #if (IRQ_DSADC_SRA9_EXIST == STD_ON)
  SRC_DSADCSRA9.U   = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_DSADC_SRA9_EXIST*/
  #if (IRQ_DSADC_SRA10_EXIST == STD_ON)
  SRC_DSADCSRA10.U   = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_DSADC_SRA10_EXIST*/
  #if (IRQ_DSADC_SRA11_EXIST == STD_ON)
  SRC_DSADCSRA11.U   = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_DSADC_SRA11_EXIST*/
  #if (IRQ_DSADC_SRA12_EXIST == STD_ON)
  SRC_DSADCSRA12.U   = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_DSADC_SRA12_EXIST*/
  #if (IRQ_DSADC_SRA13_EXIST == STD_ON)
  SRC_DSADCSRA13.U   = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_DSADC_SRA13_EXIST*/

  #if (IRQ_DSADC_SRM0_EXIST == STD_ON)
  SRC_DSADCSRM0.U  = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_DSADC_SRM0_EXIST*/
  #if (IRQ_DSADC_SRM1_EXIST == STD_ON)
  SRC_DSADCSRM1.U  = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_DSADC_SRM1_EXIST*/
  #if (IRQ_DSADC_SRM2_EXIST == STD_ON)
  SRC_DSADCSRM2.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_DSADC_SRM2_EXIST*/
  #if (IRQ_DSADC_SRM3_EXIST == STD_ON)
  SRC_DSADCSRM3.U  = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_DSADC_SRM3_EXIST*/
  #if (IRQ_DSADC_SRM4_EXIST == STD_ON)
  SRC_DSADCSRM4.U   = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_DSADC_SRM4_EXIST*/
  #if (IRQ_DSADC_SRM5_EXIST == STD_ON)
  SRC_DSADCSRM5.U   = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_DSADC_SRM5_EXIST*/
  #if (IRQ_DSADC_SRM6_EXIST == STD_ON)
  SRC_DSADCSRM6.U   = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_DSADC_SRM6_EXIST*/
  #if (IRQ_DSADC_SRM7_EXIST == STD_ON)
  SRC_DSADCSRM7.U   = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_DSADC_SRM7_EXIST*/
  #if (IRQ_DSADC_SRM8_EXIST == STD_ON)
  SRC_DSADCSRM8.U   = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_DSADC_SRM8_EXIST*/
  #if (IRQ_DSADC_SRM9_EXIST == STD_ON)
  SRC_DSADCSRM9.U   = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_DSADC_SRM9_EXIST*/
  #if (IRQ_DSADC_SRM10_EXIST == STD_ON)
  SRC_DSADCSRM10.U   = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_DSADC_SRM10_EXIST*/
  #if (IRQ_DSADC_SRM11_EXIST == STD_ON)
  SRC_DSADCSRM11.U   = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_DSADC_SRM11_EXIST*/
  #if (IRQ_DSADC_SRM12_EXIST == STD_ON)
  SRC_DSADCSRM12.U   = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_DSADC_SRM12_EXIST*/
  #if (IRQ_DSADC_SRM13_EXIST == STD_ON)
  SRC_DSADCSRM13.U   = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_DSADC_SRM13_EXIST*/
}
#endif/*End of IRQ_DSADC_EXIST*/
/* Adc SRC Flags cleared*/
#if (IRQ_ADC_EXIST == STD_ON)
static void Irq_ClearAdcIntFlags (void)
{
  /* Set CLRR to clear SRR bit and disable SRE bit */
  #if (IRQ_ADC0_EXIST == STD_ON)
  SRC_VADCG0SR0.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_VADCG0SR1.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_VADCG0SR2.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_VADCG0SR3.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_ADC0_EXIST*/

  #if (IRQ_ADC1_EXIST == STD_ON)
  SRC_VADCG1SR0.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_VADCG1SR1.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_VADCG1SR2.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_VADCG1SR3.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_ADC1_EXIST*/

  #if (IRQ_ADC2_EXIST == STD_ON)
  SRC_VADCG2SR0.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_VADCG2SR1.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_VADCG2SR2.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_VADCG2SR3.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_ADC2_EXIST*/

  #if (IRQ_ADC3_EXIST == STD_ON)
  SRC_VADCG3SR0.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_VADCG3SR1.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_VADCG3SR2.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_VADCG3SR3.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_ADC3_EXIST*/

  #if (IRQ_ADC4_EXIST == STD_ON)
  SRC_VADCG4SR0.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_VADCG4SR1.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_VADCG4SR2.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_VADCG4SR3.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_ADC4_EXIST*/

  #if (IRQ_ADC5_EXIST == STD_ON)
  SRC_VADCG5SR0.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_VADCG5SR1.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_VADCG5SR2.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_VADCG5SR3.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_ADC5_EXIST*/

  #if (IRQ_ADC6_EXIST == STD_ON)
  SRC_VADCG6SR0.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_VADCG6SR1.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_VADCG6SR2.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_VADCG6SR3.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_ADC6_EXIST*/

  #if (IRQ_ADC7_EXIST == STD_ON)
  SRC_VADCG7SR0.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_VADCG7SR1.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_VADCG7SR2.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_VADCG7SR3.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_ADC7_EXIST*/

  #if (IRQ_ADC8_EXIST == STD_ON)
  SRC_VADCG8SR0.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_VADCG8SR1.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_VADCG8SR2.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_VADCG8SR3.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_ADC8_EXIST*/

  #if (IRQ_ADC9_EXIST == STD_ON)
  SRC_VADCG9SR0.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_VADCG9SR1.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_VADCG9SR2.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_VADCG9SR3.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_ADC9_EXIST*/

  #if (IRQ_ADC10_EXIST == STD_ON)
  SRC_VADCG10SR0.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_VADCG10SR1.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_VADCG10SR2.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_VADCG10SR3.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_ADC10_EXIST*/

  #if (IRQ_ADC11_EXIST == STD_ON)
  SRC_VADCG11SR0.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_VADCG11SR1.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_VADCG11SR2.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_VADCG11SR3.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_ADC11_EXIST*/

  #if (IRQ_ADCCG0_EXIST == STD_ON)
  SRC_VADCCG0SR0.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_VADCCG0SR1.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_VADCCG0SR2.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_VADCCG0SR3.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_ADCCG0_EXIST*/

  #if (IRQ_ADCCG1_EXIST == STD_ON)
  SRC_VADCCG1SR0.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_VADCCG1SR1.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_VADCCG1SR2.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_VADCCG1SR3.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_ADCCG1_EXIST*/

}
#endif/*End of IRQ_ADC_EXIST*/


/* Sent SRC Flags cleared*/
#if (IRQ_SENT_EXIST == STD_ON)
static void Irq_ClearSentIntFlags (void)
{
  /* Set CLRR to clear SRR bit and disable SRE bit */

  SRC_SENT0.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_SENT1.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_SENT2.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_SENT3.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_SENT4.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_SENT5.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_SENT6.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_SENT7.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_SENT8.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_SENT9.U = IRQ_DISABLE_CLEAR_SRC;


}
#endif/*End of IRQ_SENT_EXIST*/

/*Flexray SRC Flags cleared*/
#if (IRQ_FLEXRAY_EXIST == STD_ON)
static void Irq_ClearFlexrayIntFlags (void)
{
  /* Set CLRR to clear SRR bit and disable SRE bit */
  #if (IRQ_FLEXRAY0_EXIST == STD_ON)
  SRC_ERAY_ERAY0_INT0.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_ERAY_ERAY0_INT1.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_ERAY_ERAY0_TINT0.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_ERAY_ERAY0_TINT1.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_ERAY_ERAY0_NDAT0.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_ERAY_ERAY0_NDAT1.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_ERAY_ERAY0_MBSC0.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_ERAY_ERAY0_MBSC1.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_ERAY_ERAY0_OBUSY.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_ERAY_ERAY0_IBUSY.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_FLEXRAY0_EXIST*/

  #if (IRQ_FLEXRAY1_EXIST == STD_ON)
  SRC_ERAY_ERAY1_INT0.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_ERAY_ERAY1_INT1.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_ERAY_ERAY1_TINT0.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_ERAY_ERAY1_TINT1.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_ERAY_ERAY1_NDAT0.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_ERAY_ERAY1_NDAT1.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_ERAY_ERAY1_MBSC0.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_ERAY_ERAY1_MBSC1.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_ERAY_ERAY1_OBUSY.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_ERAY_ERAY1_IBUSY.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_FLEXRAY1_EXIST*/
}
#endif/*End of IRQ_FLEXRAY_EXIST*/

/* Eth SRC Flags cleared*/
#if (IRQ_GETH_EXIST == STD_ON)
static void Irq_ClearEthernetIntFlags (void)
{

  #if (IRQ_GETH0_EXIST == STD_ON)

  /* Set CLRR to clear SRR bit and disable SRE bit */
  #if (IRQ_GETH0_0_EXIST == STD_ON)
  SRC_GETH0.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GETH0_0_EXIST*/
  #if (IRQ_GETH0_1_EXIST == STD_ON)
  SRC_GETH1.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GETH0_1_EXIST*/
  #if (IRQ_GETH0_2_EXIST == STD_ON)
  SRC_GETH2.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GETH0_2_EXIST*/
  #if (IRQ_GETH0_3_EXIST == STD_ON)
  SRC_GETH3.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GETH0_3_EXIST*/
  #if (IRQ_GETH0_4_EXIST == STD_ON)
  SRC_GETH4.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GETH0_4_EXIST*/
  #if (IRQ_GETH0_5_EXIST == STD_ON)
  SRC_GETH5.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GETH0_5_EXIST*/
  #if (IRQ_GETH0_6_EXIST == STD_ON)
  SRC_GETH6.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GETH0_6_EXIST*/
  #if (IRQ_GETH0_7_EXIST == STD_ON)
  SRC_GETH7.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GETH0_7_EXIST*/
  #if (IRQ_GETH0_8_EXIST == STD_ON)
  SRC_GETH8.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GETH0_8_EXIST*/
  #if (IRQ_GETH0_9_EXIST == STD_ON)
  SRC_GETH9.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GETH0_9_EXIST*/

  #endif

  #if (IRQ_GETH1_EXIST == STD_ON)

  /* Set CLRR to clear SRR bit and disable SRE bit */
  #if (IRQ_GETH1_0_EXIST == STD_ON)
  SRC_GETH10.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GETH1_0_EXIST*/
  #if (IRQ_GETH1_1_EXIST == STD_ON)
  SRC_GETH11.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GETH1_1_EXIST*/
  #if (IRQ_GETH1_2_EXIST == STD_ON)
  SRC_GETH12.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GETH1_2_EXIST*/
  #if (IRQ_GETH1_3_EXIST == STD_ON)
  SRC_GETH13.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GETH1_3_EXIST*/
  #if (IRQ_GETH1_4_EXIST == STD_ON)
  SRC_GETH14.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GETH1_4_EXIST*/
  #if (IRQ_GETH1_5_EXIST == STD_ON)
  SRC_GETH15.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GETH1_5_EXIST*/
  #if (IRQ_GETH1_6_EXIST == STD_ON)
  SRC_GETH16.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GETH1_6_EXIST*/
  #if (IRQ_GETH1_7_EXIST == STD_ON)
  SRC_GETH17.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GETH1_7_EXIST*/
  #if (IRQ_GETH1_8_EXIST == STD_ON)
  SRC_GETH18.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GETH1_8_EXIST*/
  #if (IRQ_GETH1_9_EXIST == STD_ON)
  SRC_GETH19.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_GETH1_9_EXIST*/

  #endif
}
#endif/*End of IRQ_GETH_EXIST*/

/* DMA SRC Flags cleared*/
#if (IRQ_DMA_EXIST == STD_ON)
static void Irq_ClearDmaIntFlags (void)
{
  /* Set CLRR to clear SRR bit and disable SRE bit */
  #if (IRQ_DMA_ERR0TO3_EXIST == STD_ON)

  SRC_DMAERR0.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMAERR1.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMAERR2.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMAERR3.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_DMA_ERR0TO3_EXIST*/

  #if (IRQ_DMA_CH0TO15_EXIST == STD_ON)

  SRC_DMACH0.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH1.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH2.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH3.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH4.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH5.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH6.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH7.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH8.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH9.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH10.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH11.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH12.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH13.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH14.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH15.U = IRQ_DISABLE_CLEAR_SRC;

  #endif/*End of IRQ_DMA_CH0TO15_EXIST*/

  #if (IRQ_DMA_CH16TO63_EXIST == STD_ON)

  SRC_DMACH16.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH17.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH18.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH19.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH20.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH21.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH22.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH23.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH24.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH25.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH26.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH27.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH28.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH29.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH30.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH31.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH32.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH33.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH34.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH35.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH36.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH37.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH38.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH39.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH40.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH41.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH42.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH43.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH44.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH45.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH46.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH47.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH48.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH49.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH50.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH51.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH52.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH53.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH54.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH55.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH56.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH57.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH58.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH59.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH60.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH61.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH62.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH63.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_DMA_CH16TO63_EXIST*/

  #if (IRQ_DMA_CH64TO127_EXIST == STD_ON)

  SRC_DMACH64.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH65.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH66.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH67.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH68.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH69.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH70.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH71.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH72.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH73.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH74.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH75.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH76.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH77.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH78.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH79.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH80.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH81.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH82.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH83.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH84.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH85.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH86.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH87.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH88.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH89.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH90.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH91.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH92.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH93.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH94.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH95.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH96.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH97.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH98.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH99.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH100.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH101.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH102.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH103.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH104.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH105.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH106.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH107.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH108.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH109.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH110.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH111.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH112.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH113.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH114.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH115.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH116.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH117.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH118.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH119.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH120.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH121.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH122.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH123.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH124.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH125.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH126.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_DMACH127.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_DMA_CH64TO127_EXIST*/

}
#endif/*End of IRQ_DMA_EXIST*/

/* Stm SRC Flags cleared*/
#if (IRQ_STM_EXIST == STD_ON)
static void Irq_ClearStmIntFlags (void)
{
  /* Set CLRR to clear SRR bit and disable SRE bit */
  #if (IRQ_STM0_EXIST == STD_ON)
  SRC_STM0SR0.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_STM0SR1.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_STM0_EXIST*/

  #if (IRQ_STM1_EXIST == STD_ON)
  SRC_STM1SR0.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_STM1SR1.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_STM1_EXIST*/

  #if (IRQ_STM2_EXIST == STD_ON)
  SRC_STM2SR0.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_STM2SR1.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_STM2_EXIST*/

  #if (IRQ_STM3_EXIST == STD_ON)
  SRC_STM3SR0.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_STM3SR1.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_STM3_EXIST*/

  #if (IRQ_STM4_EXIST == STD_ON)
  SRC_STM4SR0.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_STM4SR1.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_STM4_EXIST*/

  #if (IRQ_STM5_EXIST == STD_ON)
  SRC_STM5SR0.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_STM5SR1.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_STM5_EXIST*/
}
#endif/*End of IRQ_STM_EXIST*/

/* SCU SRC Flags cleared*/
#if (IRQ_SCU_EXIST == STD_ON)
static void Irq_ClearScuIntFlags (void)
{
  /* Set CLRR to clear SRR bit and disable SRE bit */

  SRC_SCUERU0.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_SCUERU1.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_SCUERU2.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_SCUERU3.U = IRQ_DISABLE_CLEAR_SRC;
}
#endif/*End of IRQ_SCU_EXIST*/

/* DMU SRC Flags cleared*/
#if (IRQ_DMU_EXIST == STD_ON)
static void Irq_ClearDmuIntFlags (void)
{
  /* Set CLRR to clear SRR bit and disable SRE bit */
  #if (IRQ_DMU_HOST_EXIST == STD_ON)
  SRC_DMUHOST.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_DMU_HOST_EXIST*/

  #if (IRQ_DMU_FSI_EXIST == STD_ON)
  SRC_DMUFSI.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_DMU_FSI_EXIST*/
}
#endif/*End of IRQ_DMU_EXIST*/

/* Hssl SRC Flags cleared*/
#if (IRQ_HSSL_EXIST == STD_ON)
static void Irq_ClearHsslIntFlags (void)
{
  /* Set CLRR to clear SRR bit and disable SRE bit */
  #if (IRQ_HSSL0_EXIST == STD_ON)

  SRC_HSSL0COK0.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_HSSL0COK1.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_HSSL0COK2.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_HSSL0COK3.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_HSSL0ERR0.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_HSSL0ERR1.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_HSSL0ERR2.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_HSSL0ERR3.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_HSSL0RDI0.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_HSSL0RDI1.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_HSSL0RDI2.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_HSSL0RDI3.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_HSSL0TRG0.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_HSSL0TRG1.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_HSSL0TRG2.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_HSSL0TRG3.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_HSSL0EXI.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_HSSL0_EXIST*/

  /* Set CLRR to clear SRR bit and disable SRE bit */
  #if (IRQ_HSSL1_EXIST == STD_ON)

  SRC_HSSL1COK0.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_HSSL1COK1.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_HSSL1COK2.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_HSSL1COK3.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_HSSL1ERR0.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_HSSL1ERR1.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_HSSL1ERR2.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_HSSL1ERR3.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_HSSL1RDI0.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_HSSL1RDI1.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_HSSL1RDI2.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_HSSL1RDI3.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_HSSL1TRG0.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_HSSL1TRG1.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_HSSL1TRG2.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_HSSL1TRG3.U = IRQ_DISABLE_CLEAR_SRC;

  SRC_HSSL1EXI.U = IRQ_DISABLE_CLEAR_SRC;
  #endif/*End of IRQ_HSSL1_EXIST*/


}
#endif/*End of IRQ_HSSL_EXIST*/


#if (IRQ_I2C_EXIST == STD_ON)
static void Irq_ClearI2cIntFlags (void) {
  #if (IRQ_I2C0_EXIST == STD_ON)
  SRC_I2C0DTR.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_I2C0ERR.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_I2C0P.U   = IRQ_DISABLE_CLEAR_SRC;
  #endif

  #if (IRQ_I2C1_EXIST == STD_ON)
  SRC_I2C1DTR.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_I2C1ERR.U = IRQ_DISABLE_CLEAR_SRC;
  SRC_I2C1P.U   = IRQ_DISABLE_CLEAR_SRC;
  #endif
}
#endif/*End of IRQ_I2C_EXIST*/

/*******************************************************************************
**                      Global Function Definitions                           **
*******************************************************************************/

#if (IRQ_CCU6_EXIST == STD_ON)
/*******************************************************************************
** Syntax :  void IrqCcu6_Init(void)                                         **
**                                                                            **
** Service ID:  none                                                          **
**                                                                            **
** Sync/Async:  Synchronous                                                   **
**                                                                            **
** Reentrancy:  non reentrant                                                 **
**                                                                            **
** Parameters (in): none                                                      **
**                                                                            **
** Parameters (out): none                                                     **
**                                                                            **
** Return value: none                                                         **
**                                                                            **
** Description : To set the interrupt priority for various                    **
**               service nodes according to priority configurartion.          **
**                                                                            **
*******************************************************************************/
void IrqCcu6_Init(void)
{

  #if (IRQ_CCU60_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CCU60SR0.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CCU60_SR0_TOS | (uint32) IRQ_CCU60_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_CCU60SR1.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CCU60_SR1_TOS | (uint32) IRQ_CCU60_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_CCU60SR2.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CCU60_SR2_TOS | (uint32) IRQ_CCU60_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_CCU60SR3.U, IRQ_CLEAR_MASK,  \
                    ((uint32)IRQ_CCU60_SR3_TOS | (uint32) IRQ_CCU60_SR3_PRIO));
  #endif/*End of IRQ_CCU60_EXIST*/

  #if (IRQ_CCU61_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CCU61SR0.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CCU61_SR0_TOS | (uint32) IRQ_CCU61_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_CCU61SR1.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CCU61_SR1_TOS | (uint32) IRQ_CCU61_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_CCU61SR2.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CCU61_SR2_TOS | (uint32) IRQ_CCU61_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_CCU61SR3.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CCU61_SR3_TOS | (uint32) IRQ_CCU61_SR3_PRIO));
  #endif/*End of IRQ_CCU61_EXIST*/

}
#endif/*End of IRQ_CCU6_EXIST*/
/*******************************************************************************
** Syntax :  void IrqGpt_Init(void)                                         **
**                                                                            **
** Service ID:  none                                                          **
**                                                                            **
** Sync/Async:  Synchronous                                                   **
**                                                                            **
** Reentrancy:  non reentrant                                                 **
**                                                                            **
** Parameters (in): none                                                      **
**                                                                            **
** Parameters (out): none                                                     **
**                                                                            **
** Return value: none                                                         **
**                                                                            **
** Description : To set the interrupt priority for various                    **
**               service nodes according to priority configurartion.          **
**                                                                            **
******************************************************************************/
#if (IRQ_GPT12_EXIST == STD_ON)
void IrqGpt_Init(void)
{

  #if (IRQ_GPT120_EXIST == STD_ON)

  IRQ_SFR_MODIFY32 (SRC_GPT120CIRQ.U, IRQ_CLEAR_MASK, \
                    ((uint32) IRQ_GPT120_CARPEL_TOS | (uint32) IRQ_GPT120_CARPEL_PRIO ));

  IRQ_SFR_MODIFY32 (SRC_GPT120T2.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPT120_T2_TOS | (uint32) IRQ_GPT120_T2_PRIO));

  IRQ_SFR_MODIFY32 (SRC_GPT120T3.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPT120_T3_TOS | (uint32) IRQ_GPT120_T3_PRIO));

  IRQ_SFR_MODIFY32 (SRC_GPT120T4.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPT120_T4_TOS | (uint32) IRQ_GPT120_T4_PRIO));

  IRQ_SFR_MODIFY32 (SRC_GPT120T5.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPT120_T5_TOS | (uint32) IRQ_GPT120_T5_PRIO));

  IRQ_SFR_MODIFY32 (SRC_GPT120T6.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPT120_T6_TOS | (uint32) IRQ_GPT120_T6_PRIO));
  #endif/*End of IRQ_GPT120_EXIST*/

}
#endif/*End of IRQ_GPT_EXIST*/

#if (IRQ_GTM_EXIST == STD_ON)
/*******************************************************************************
** Syntax :  void IrqGtm_Init(void)                                           **
**                                                                            **
** Service ID:  none                                                          **
**                                                                            **
** Sync/Async:  Synchronous                                                   **
**                                                                            **
** Reentrancy:  non reentrant                                                 **
**                                                                            **
** Parameters (in): none                                                      **
**                                                                            **
** Parameters (out): none                                                     **
**                                                                            **
** Return value: none                                                         **
**                                                                            **
** Description : To set the interrupt priority for various                    **
**               service nodes according to priority configurartion.          **
**                                                                            **
*******************************************************************************/
void IrqGtm_Init(void)
{
  #if (IRQ_GTM_AEI_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMAEIIRQ.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_AEI_TOS | (uint32) IRQ_GTM_AEI_PRIO));
  #endif/*End of IRQ_GTM_AEI_EXIST*/

  #if (IRQ_GTM_ARU_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMARUIRQ0.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ARU_SR0_TOS | (uint32) IRQ_GTM_ARU_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMARUIRQ1.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ARU_SR1_TOS | (uint32) IRQ_GTM_ARU_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMARUIRQ2.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ARU_SR2_TOS | (uint32) IRQ_GTM_ARU_SR2_PRIO));
  #endif/*End of IRQ_GTM_ARU_EXIST*/

  #if (IRQ_GTM_BRC_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMBRCIRQ.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_BRC_TOS | (uint32) IRQ_GTM_BRC_PRIO));
  #endif/*End of IRQ_GTM_BRC_EXIST*/

  #if (IRQ_GTM_CMP_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMCMPIRQ.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_CMP_TOS | (uint32) IRQ_GTM_CMP_PRIO));
  #endif/*End of IRQ_GTM_CMP_EXIST*/

  #if (IRQ_GTM_SPE_EXIST == STD_ON)

  #if (IRQ_GTM_SPE0_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMSPE0IRQ.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_SPE0_TOS | (uint32) IRQ_GTM_SPE0_PRIO));
  #endif/*End of IRQ_GTM_SPE0_EXIST*/

  #if (IRQ_GTM_SPE1_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMSPE1IRQ.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_SPE1_TOS | (uint32) IRQ_GTM_SPE1_PRIO));
  #endif/*End of IRQ_GTM_SPE1_EXIST*/

  #if (IRQ_GTM_SPE2_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMSPE2IRQ.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_SPE2_TOS | (uint32) IRQ_GTM_SPE2_PRIO));
  #endif/*End of IRQ_GTM_SPE2_EXIST*/

  #if (IRQ_GTM_SPE3_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMSPE3IRQ.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_SPE3_TOS | (uint32) IRQ_GTM_SPE3_PRIO));
  #endif/*End of IRQ_GTM_SPE3_EXIST*/

  #if (IRQ_GTM_SPE4_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMSPE4IRQ.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_SPE4_TOS | (uint32) IRQ_GTM_SPE4_PRIO));
  #endif/*End of IRQ_GTM_SPE4_EXIST*/

  #if (IRQ_GTM_SPE5_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMSPE5IRQ.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_SPE5_TOS | (uint32) IRQ_GTM_SPE5_PRIO));
  #endif/*End of IRQ_GTM_SPE5_EXIST*/

  #endif/*End of IRQ_GTM_SPE_EXIST*/

  #if (IRQ_GTM_PSM0_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMPSM00.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_PSM0_SR0_TOS | (uint32) IRQ_GTM_PSM0_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMPSM01.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_PSM0_SR1_TOS | (uint32) IRQ_GTM_PSM0_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMPSM02.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_PSM0_SR2_TOS | (uint32) IRQ_GTM_PSM0_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMPSM03.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_PSM0_SR3_TOS | (uint32) IRQ_GTM_PSM0_SR3_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMPSM04.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_PSM0_SR4_TOS | (uint32) IRQ_GTM_PSM0_SR4_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMPSM05.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_PSM0_SR5_TOS | (uint32) IRQ_GTM_PSM0_SR5_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMPSM06.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_PSM0_SR6_TOS | (uint32) IRQ_GTM_PSM0_SR6_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMPSM07.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_PSM0_SR7_TOS | (uint32) IRQ_GTM_PSM0_SR7_PRIO));
  #endif/*End of IRQ_GTM_PSM0_EXIST*/

  #if (IRQ_GTM_PSM1_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMPSM10.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_PSM1_SR0_TOS | (uint32) IRQ_GTM_PSM1_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMPSM11.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_PSM1_SR1_TOS | (uint32) IRQ_GTM_PSM1_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMPSM12.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_PSM1_SR2_TOS | (uint32) IRQ_GTM_PSM1_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMPSM13.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_PSM1_SR3_TOS | (uint32) IRQ_GTM_PSM1_SR3_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMPSM14.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_PSM1_SR4_TOS | (uint32) IRQ_GTM_PSM1_SR4_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMPSM15.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_PSM1_SR5_TOS | (uint32) IRQ_GTM_PSM1_SR5_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMPSM16.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_PSM1_SR6_TOS | (uint32) IRQ_GTM_PSM1_SR6_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMPSM17.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_PSM1_SR7_TOS | (uint32) IRQ_GTM_PSM1_SR7_PRIO));
  #endif/*End of IRQ_GTM_PSM1_EXIST*/


  #if (IRQ_GTM_PSM2_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMPSM20.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_PSM2_SR0_TOS | (uint32) IRQ_GTM_PSM2_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMPSM21.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_PSM2_SR1_TOS | (uint32) IRQ_GTM_PSM2_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMPSM22.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_PSM2_SR2_TOS | (uint32) IRQ_GTM_PSM2_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMPSM23.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_PSM2_SR3_TOS | (uint32) IRQ_GTM_PSM2_SR3_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMPSM24.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_PSM2_SR4_TOS | (uint32) IRQ_GTM_PSM2_SR4_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMPSM25.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_PSM2_SR5_TOS | (uint32) IRQ_GTM_PSM2_SR5_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMPSM26.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_PSM2_SR6_TOS | (uint32) IRQ_GTM_PSM2_SR6_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMPSM27.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_PSM2_SR7_TOS | (uint32) IRQ_GTM_PSM2_SR7_PRIO));
  #endif/*End of IRQ_GTM_PSM2_EXIST*/


  #if (IRQ_GTM_DPLL_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMDPLL0.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_DPLL_SR0_TOS | (uint32) IRQ_GTM_DPLL_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMDPLL1.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_DPLL_SR1_TOS | (uint32) IRQ_GTM_DPLL_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMDPLL2.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_DPLL_SR2_TOS | (uint32) IRQ_GTM_DPLL_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMDPLL3.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_DPLL_SR3_TOS | (uint32) IRQ_GTM_DPLL_SR3_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMDPLL4.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_DPLL_SR4_TOS | (uint32) IRQ_GTM_DPLL_SR4_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMDPLL5.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_DPLL_SR5_TOS | (uint32) IRQ_GTM_DPLL_SR5_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMDPLL6.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_DPLL_SR6_TOS | (uint32) IRQ_GTM_DPLL_SR6_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMDPLL7.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_DPLL_SR7_TOS | (uint32) IRQ_GTM_DPLL_SR7_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMDPLL8.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_DPLL_SR8_TOS | (uint32) IRQ_GTM_DPLL_SR8_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMDPLL9.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_DPLL_SR9_TOS | (uint32) IRQ_GTM_DPLL_SR9_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMDPLL10.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_DPLL_SR10_TOS | (uint32) IRQ_GTM_DPLL_SR10_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMDPLL11.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_DPLL_SR11_TOS | (uint32) IRQ_GTM_DPLL_SR11_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMDPLL12.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_DPLL_SR12_TOS | (uint32) IRQ_GTM_DPLL_SR12_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMDPLL13.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_DPLL_SR13_TOS | (uint32) IRQ_GTM_DPLL_SR13_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMDPLL14.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_DPLL_SR14_TOS | (uint32) IRQ_GTM_DPLL_SR14_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMDPLL15.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_DPLL_SR15_TOS | (uint32) IRQ_GTM_DPLL_SR15_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMDPLL16.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_DPLL_SR16_TOS | (uint32) IRQ_GTM_DPLL_SR16_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMDPLL17.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_DPLL_SR17_TOS | (uint32) IRQ_GTM_DPLL_SR17_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMDPLL18.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_DPLL_SR18_TOS | (uint32) IRQ_GTM_DPLL_SR18_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMDPLL19.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_DPLL_SR19_TOS | (uint32) IRQ_GTM_DPLL_SR19_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMDPLL20.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_DPLL_SR20_TOS | (uint32) IRQ_GTM_DPLL_SR20_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMDPLL21.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_DPLL_SR21_TOS | (uint32) IRQ_GTM_DPLL_SR21_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMDPLL22.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_DPLL_SR22_TOS | (uint32) IRQ_GTM_DPLL_SR22_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMDPLL23.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_DPLL_SR23_TOS | (uint32) IRQ_GTM_DPLL_SR23_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMDPLL24.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_DPLL_SR24_TOS | (uint32) IRQ_GTM_DPLL_SR24_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMDPLL25.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_DPLL_SR25_TOS | (uint32) IRQ_GTM_DPLL_SR25_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMDPLL26.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_DPLL_SR26_TOS | (uint32) IRQ_GTM_DPLL_SR26_PRIO));
  #endif/*End of IRQ_GTM_DPLL_EXIST*/

  #if (IRQ_GTM_ERR_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMERR.U, IRQ_CLEAR_MASK,  \
                    ((uint32)IRQ_GTM_ERR_SR_TOS | (uint32) IRQ_GTM_ERR_SR_PRIO));
  #endif/*End of IRQ_GTM_ERR_EXIST*/

  #if (IRQ_GTM_TIM0_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMTIM00.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM0_SR0_TOS | (uint32) IRQ_GTM_TIM0_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM01.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM0_SR1_TOS | (uint32) IRQ_GTM_TIM0_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM02.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM0_SR2_TOS | (uint32) IRQ_GTM_TIM0_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM03.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM0_SR3_TOS | (uint32) IRQ_GTM_TIM0_SR3_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM04.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM0_SR4_TOS | (uint32) IRQ_GTM_TIM0_SR4_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM05.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM0_SR5_TOS | (uint32) IRQ_GTM_TIM0_SR5_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM06.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM0_SR6_TOS | (uint32) IRQ_GTM_TIM0_SR6_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM07.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM0_SR7_TOS | (uint32) IRQ_GTM_TIM0_SR7_PRIO));
  #endif/*End of IRQ_GTM_TIM0_EXIST*/


  #if (IRQ_GTM_TIM1_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMTIM10.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM1_SR0_TOS | (uint32) IRQ_GTM_TIM1_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM11.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM1_SR1_TOS | (uint32) IRQ_GTM_TIM1_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM12.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM1_SR2_TOS | (uint32) IRQ_GTM_TIM1_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM13.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM1_SR3_TOS | (uint32) IRQ_GTM_TIM1_SR3_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM14.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM1_SR4_TOS | (uint32) IRQ_GTM_TIM1_SR4_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM15.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM1_SR5_TOS | (uint32) IRQ_GTM_TIM1_SR5_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM16.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM1_SR6_TOS | (uint32) IRQ_GTM_TIM1_SR6_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM17.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM1_SR7_TOS | (uint32) IRQ_GTM_TIM1_SR7_PRIO));
  #endif/*End of IRQ_GTM_TIM1_EXIST*/

  #if (IRQ_GTM_TIM2_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMTIM20.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM2_SR0_TOS | (uint32) IRQ_GTM_TIM2_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM21.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM2_SR1_TOS | (uint32) IRQ_GTM_TIM2_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM22.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM2_SR2_TOS | (uint32) IRQ_GTM_TIM2_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM23.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM2_SR3_TOS | (uint32) IRQ_GTM_TIM2_SR3_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM24.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM2_SR4_TOS | (uint32) IRQ_GTM_TIM2_SR4_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM25.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM2_SR5_TOS | (uint32) IRQ_GTM_TIM2_SR5_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM26.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM2_SR6_TOS | (uint32) IRQ_GTM_TIM2_SR6_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM27.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM2_SR7_TOS | (uint32) IRQ_GTM_TIM2_SR7_PRIO));
  #endif/*End of IRQ_GTM_TIM2_EXIST*/

  #if (IRQ_GTM_TIM3_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMTIM30.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM3_SR0_TOS | (uint32) IRQ_GTM_TIM3_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM31.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM3_SR1_TOS | (uint32) IRQ_GTM_TIM3_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM32.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM3_SR2_TOS | (uint32) IRQ_GTM_TIM3_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM33.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM3_SR3_TOS | (uint32) IRQ_GTM_TIM3_SR3_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM34.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM3_SR4_TOS | (uint32) IRQ_GTM_TIM3_SR4_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM35.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM3_SR5_TOS | (uint32) IRQ_GTM_TIM3_SR5_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM36.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM3_SR6_TOS | (uint32) IRQ_GTM_TIM3_SR6_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM37.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM3_SR7_TOS | (uint32) IRQ_GTM_TIM3_SR7_PRIO));
  #endif/*End of IRQ_GTM_TIM3_EXIST*/

  #if (IRQ_GTM_TIM4_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMTIM40.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM4_SR0_TOS | (uint32) IRQ_GTM_TIM4_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM41.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM4_SR1_TOS | (uint32) IRQ_GTM_TIM4_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM42.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM4_SR2_TOS | (uint32) IRQ_GTM_TIM4_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM43.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM4_SR3_TOS | (uint32) IRQ_GTM_TIM4_SR3_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM44.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM4_SR4_TOS | (uint32) IRQ_GTM_TIM4_SR4_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM45.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM4_SR5_TOS | (uint32) IRQ_GTM_TIM4_SR5_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM46.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM4_SR6_TOS | (uint32) IRQ_GTM_TIM4_SR6_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM47.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM4_SR7_TOS | (uint32) IRQ_GTM_TIM4_SR7_PRIO));
  #endif/*End of IRQ_GTM_TIM4_EXIST*/

  #if (IRQ_GTM_TIM5_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMTIM50.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM5_SR0_TOS | (uint32) IRQ_GTM_TIM5_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM51.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM5_SR1_TOS | (uint32) IRQ_GTM_TIM5_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM52.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM5_SR2_TOS | (uint32) IRQ_GTM_TIM5_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM53.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM5_SR3_TOS | (uint32) IRQ_GTM_TIM5_SR3_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM54.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM5_SR4_TOS | (uint32) IRQ_GTM_TIM5_SR4_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM55.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM5_SR5_TOS | (uint32) IRQ_GTM_TIM5_SR5_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM56.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM5_SR6_TOS | (uint32) IRQ_GTM_TIM5_SR6_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM57.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM5_SR7_TOS | (uint32) IRQ_GTM_TIM5_SR7_PRIO));
  #endif/*End of IRQ_GTM_TIM5_EXIST*/

  #if (IRQ_GTM_TIM6_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMTIM60.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM6_SR0_TOS | (uint32) IRQ_GTM_TIM6_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM61.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM6_SR1_TOS | (uint32) IRQ_GTM_TIM6_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM62.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM6_SR2_TOS | (uint32) IRQ_GTM_TIM6_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM63.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM6_SR3_TOS | (uint32) IRQ_GTM_TIM6_SR3_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM64.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM6_SR4_TOS | (uint32) IRQ_GTM_TIM6_SR4_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM65.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM6_SR5_TOS | (uint32) IRQ_GTM_TIM6_SR5_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM66.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM6_SR6_TOS | (uint32) IRQ_GTM_TIM6_SR6_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM67.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM6_SR7_TOS | (uint32) IRQ_GTM_TIM6_SR7_PRIO));
  #endif/*End of IRQ_GTM_TIM6_EXIST*/


  #if (IRQ_GTM_TIM7_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMTIM70.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM7_SR0_TOS | (uint32) IRQ_GTM_TIM7_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM71.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM7_SR1_TOS | (uint32) IRQ_GTM_TIM7_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM72.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM7_SR2_TOS | (uint32) IRQ_GTM_TIM7_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM73.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM7_SR3_TOS | (uint32) IRQ_GTM_TIM7_SR3_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM74.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM7_SR4_TOS | (uint32) IRQ_GTM_TIM7_SR4_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM75.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM7_SR5_TOS | (uint32) IRQ_GTM_TIM7_SR5_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM76.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM7_SR6_TOS | (uint32) IRQ_GTM_TIM7_SR6_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTIM77.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TIM7_SR7_TOS | (uint32) IRQ_GTM_TIM7_SR7_PRIO));
  #endif/*End of IRQ_GTM_TIM7_EXIST*/


  #if (IRQ_GTM_MCS0_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMMCS00.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS0_SR0_TOS | (uint32) IRQ_GTM_MCS0_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS01.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS0_SR1_TOS | (uint32) IRQ_GTM_MCS0_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS02.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS0_SR2_TOS | (uint32) IRQ_GTM_MCS0_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS03.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS0_SR3_TOS | (uint32) IRQ_GTM_MCS0_SR3_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS04.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS0_SR4_TOS | (uint32) IRQ_GTM_MCS0_SR4_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS05.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS0_SR5_TOS | (uint32) IRQ_GTM_MCS0_SR5_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS06.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS0_SR6_TOS | (uint32) IRQ_GTM_MCS0_SR6_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS07.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS0_SR7_TOS | (uint32) IRQ_GTM_MCS0_SR7_PRIO));
  #endif/*End of IRQ_GTM_MCS0_EXIST*/

  #if (IRQ_GTM_MCS1_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMMCS10.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS1_SR0_TOS | (uint32) IRQ_GTM_MCS1_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS11.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS1_SR1_TOS | (uint32) IRQ_GTM_MCS1_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS12.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS1_SR2_TOS | (uint32) IRQ_GTM_MCS1_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS13.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS1_SR3_TOS | (uint32) IRQ_GTM_MCS1_SR3_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS14.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS1_SR4_TOS | (uint32) IRQ_GTM_MCS1_SR4_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS15.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS1_SR5_TOS | (uint32) IRQ_GTM_MCS1_SR5_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS16.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS1_SR6_TOS | (uint32) IRQ_GTM_MCS1_SR6_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS17.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS1_SR7_TOS | (uint32) IRQ_GTM_MCS1_SR7_PRIO));
  #endif/*End of IRQ_GTM_MCS1_EXIST*/

  #if (IRQ_GTM_MCS2_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMMCS20.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS2_SR0_TOS | (uint32) IRQ_GTM_MCS2_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS21.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS2_SR1_TOS | (uint32) IRQ_GTM_MCS2_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS22.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS2_SR2_TOS | (uint32) IRQ_GTM_MCS2_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS23.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS2_SR3_TOS | (uint32) IRQ_GTM_MCS2_SR3_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS24.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS2_SR4_TOS | (uint32) IRQ_GTM_MCS2_SR4_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS25.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS2_SR5_TOS | (uint32) IRQ_GTM_MCS2_SR5_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS26.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS2_SR6_TOS | (uint32) IRQ_GTM_MCS2_SR6_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS27.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS2_SR7_TOS | (uint32) IRQ_GTM_MCS2_SR7_PRIO));
  #endif/*End of IRQ_GTM_MCS2_EXIST*/

  #if (IRQ_GTM_MCS3_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMMCS30.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS3_SR0_TOS | (uint32) IRQ_GTM_MCS3_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS31.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS3_SR1_TOS | (uint32) IRQ_GTM_MCS3_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS32.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS3_SR2_TOS | (uint32) IRQ_GTM_MCS3_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS33.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS3_SR3_TOS | (uint32) IRQ_GTM_MCS3_SR3_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS34.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS3_SR4_TOS | (uint32) IRQ_GTM_MCS3_SR4_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS35.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS3_SR5_TOS | (uint32) IRQ_GTM_MCS3_SR5_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS36.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS3_SR6_TOS | (uint32) IRQ_GTM_MCS3_SR6_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS37.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS3_SR7_TOS | (uint32) IRQ_GTM_MCS3_SR7_PRIO));
  #endif/*End of IRQ_GTM_MCS3_EXIST*/

  #if (IRQ_GTM_MCS4_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMMCS40.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS4_SR0_TOS | (uint32) IRQ_GTM_MCS4_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS41.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS4_SR1_TOS | (uint32) IRQ_GTM_MCS4_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS42.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS4_SR2_TOS | (uint32) IRQ_GTM_MCS4_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS43.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS4_SR3_TOS | (uint32) IRQ_GTM_MCS4_SR3_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS44.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS4_SR4_TOS | (uint32) IRQ_GTM_MCS4_SR4_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS45.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS4_SR5_TOS | (uint32) IRQ_GTM_MCS4_SR5_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS46.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS4_SR6_TOS | (uint32) IRQ_GTM_MCS4_SR6_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS47.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS4_SR7_TOS | (uint32) IRQ_GTM_MCS4_SR7_PRIO));
  #endif/*End of IRQ_GTM_MCS4_EXIST*/

  #if (IRQ_GTM_MCS5_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMMCS50.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS5_SR0_TOS | (uint32) IRQ_GTM_MCS5_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS51.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS5_SR1_TOS | (uint32) IRQ_GTM_MCS5_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS52.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS5_SR2_TOS | (uint32) IRQ_GTM_MCS5_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS53.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS5_SR3_TOS | (uint32) IRQ_GTM_MCS5_SR3_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS54.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS5_SR4_TOS | (uint32) IRQ_GTM_MCS5_SR4_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS55.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS5_SR5_TOS | (uint32) IRQ_GTM_MCS5_SR5_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS56.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS5_SR6_TOS | (uint32) IRQ_GTM_MCS5_SR6_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS57.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS5_SR7_TOS | (uint32) IRQ_GTM_MCS5_SR7_PRIO));
  #endif/*End of IRQ_GTM_MCS5_EXIST*/

  #if (IRQ_GTM_MCS6_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMMCS60.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS6_SR0_TOS | (uint32) IRQ_GTM_MCS6_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS61.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS6_SR1_TOS | (uint32) IRQ_GTM_MCS6_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS62.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS6_SR2_TOS | (uint32) IRQ_GTM_MCS6_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS63.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS6_SR3_TOS | (uint32) IRQ_GTM_MCS6_SR3_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS64.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS6_SR4_TOS | (uint32) IRQ_GTM_MCS6_SR4_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS65.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS6_SR5_TOS | (uint32) IRQ_GTM_MCS6_SR5_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS66.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS6_SR6_TOS | (uint32) IRQ_GTM_MCS6_SR6_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS67.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS6_SR7_TOS | (uint32) IRQ_GTM_MCS6_SR7_PRIO));
  #endif/*End of IRQ_GTM_MCS6_EXIST*/


  #if (IRQ_GTM_MCS7_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMMCS70.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS7_SR0_TOS | (uint32) IRQ_GTM_MCS7_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS71.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS7_SR1_TOS | (uint32) IRQ_GTM_MCS7_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS72.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS7_SR2_TOS | (uint32) IRQ_GTM_MCS7_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS73.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS7_SR3_TOS | (uint32) IRQ_GTM_MCS7_SR3_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS74.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS7_SR4_TOS | (uint32) IRQ_GTM_MCS7_SR4_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS75.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS7_SR5_TOS | (uint32) IRQ_GTM_MCS7_SR5_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS76.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS7_SR6_TOS | (uint32) IRQ_GTM_MCS7_SR6_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS77.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS7_SR7_TOS | (uint32) IRQ_GTM_MCS7_SR7_PRIO));
  #endif/*End of IRQ_GTM_MCS7_EXIST*/



  #if (IRQ_GTM_MCS8_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMMCS80.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS8_SR0_TOS | (uint32) IRQ_GTM_MCS8_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS81.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS8_SR1_TOS | (uint32) IRQ_GTM_MCS8_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS82.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS8_SR2_TOS | (uint32) IRQ_GTM_MCS8_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS83.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS8_SR3_TOS | (uint32) IRQ_GTM_MCS8_SR3_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS84.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS8_SR4_TOS | (uint32) IRQ_GTM_MCS8_SR4_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS85.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS8_SR5_TOS | (uint32) IRQ_GTM_MCS8_SR5_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS86.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS8_SR6_TOS | (uint32) IRQ_GTM_MCS8_SR6_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS87.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS8_SR7_TOS | (uint32) IRQ_GTM_MCS8_SR7_PRIO));
  #endif/*End of IRQ_GTM_MCS8_EXIST*/

  #if (IRQ_GTM_MCS9_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMMCS90.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS9_SR0_TOS | (uint32) IRQ_GTM_MCS9_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS91.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS9_SR1_TOS | (uint32) IRQ_GTM_MCS9_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS92.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS9_SR2_TOS | (uint32) IRQ_GTM_MCS9_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS93.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS9_SR3_TOS | (uint32) IRQ_GTM_MCS9_SR3_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS94.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS9_SR4_TOS | (uint32) IRQ_GTM_MCS9_SR4_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS95.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS9_SR5_TOS | (uint32) IRQ_GTM_MCS9_SR5_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS96.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS9_SR6_TOS | (uint32) IRQ_GTM_MCS9_SR6_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCS97.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCS9_SR7_TOS | (uint32) IRQ_GTM_MCS9_SR7_PRIO));
  #endif/*End of IRQ_GTM_MCS9_EXIST*/


  #if (IRQ_GTM_TOM0_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMTOM00.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TOM0_SR0_TOS | (uint32) IRQ_GTM_TOM0_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTOM01.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TOM0_SR1_TOS | (uint32) IRQ_GTM_TOM0_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTOM02.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TOM0_SR2_TOS | (uint32) IRQ_GTM_TOM0_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTOM03.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TOM0_SR3_TOS | (uint32) IRQ_GTM_TOM0_SR3_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTOM04.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TOM0_SR4_TOS | (uint32) IRQ_GTM_TOM0_SR4_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTOM05.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TOM0_SR5_TOS | (uint32) IRQ_GTM_TOM0_SR5_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTOM06.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TOM0_SR6_TOS | (uint32) IRQ_GTM_TOM0_SR6_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTOM07.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TOM0_SR7_TOS | (uint32) IRQ_GTM_TOM0_SR7_PRIO));
  #endif/*End of IRQ_GTM_TOM0_EXIST*/

  #if (IRQ_GTM_TOM1_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMTOM10.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TOM1_SR0_TOS | (uint32) IRQ_GTM_TOM1_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTOM11.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TOM1_SR1_TOS | (uint32) IRQ_GTM_TOM1_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTOM12.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TOM1_SR2_TOS | (uint32) IRQ_GTM_TOM1_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTOM13.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TOM1_SR3_TOS | (uint32) IRQ_GTM_TOM1_SR3_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTOM14.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TOM1_SR4_TOS | (uint32) IRQ_GTM_TOM1_SR4_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTOM15.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TOM1_SR5_TOS | (uint32) IRQ_GTM_TOM1_SR5_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTOM16.U, IRQ_CLEAR_MASK,  \
                    ((uint32)IRQ_GTM_TOM1_SR6_TOS | (uint32) IRQ_GTM_TOM1_SR6_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTOM17.U, IRQ_CLEAR_MASK,  \
                    ((uint32)IRQ_GTM_TOM1_SR7_TOS | (uint32) IRQ_GTM_TOM1_SR7_PRIO));

  #endif/*End of IRQ_GTM_TOM1_EXIST*/


  #if (IRQ_GTM_TOM2_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMTOM20.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TOM2_SR0_TOS | (uint32) IRQ_GTM_TOM2_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTOM21.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TOM2_SR1_TOS | (uint32) IRQ_GTM_TOM2_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTOM22.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TOM2_SR2_TOS | (uint32) IRQ_GTM_TOM2_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTOM23.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TOM2_SR3_TOS | (uint32) IRQ_GTM_TOM2_SR3_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTOM24.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TOM2_SR4_TOS | (uint32) IRQ_GTM_TOM2_SR4_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTOM25.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TOM2_SR5_TOS | (uint32) IRQ_GTM_TOM2_SR5_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTOM26.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TOM2_SR6_TOS | (uint32) IRQ_GTM_TOM2_SR6_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTOM27.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TOM2_SR7_TOS | (uint32) IRQ_GTM_TOM2_SR7_PRIO));
  #endif/*End of IRQ_GTM_TOM2_EXIST*/

  #if (IRQ_GTM_TOM3_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMTOM30.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TOM3_SR0_TOS | (uint32) IRQ_GTM_TOM3_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTOM31.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TOM3_SR1_TOS | (uint32) IRQ_GTM_TOM3_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTOM32.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TOM3_SR2_TOS | (uint32) IRQ_GTM_TOM3_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTOM33.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TOM3_SR3_TOS | (uint32) IRQ_GTM_TOM3_SR3_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTOM34.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TOM3_SR4_TOS | (uint32) IRQ_GTM_TOM3_SR4_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTOM35.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TOM3_SR5_TOS | (uint32) IRQ_GTM_TOM3_SR5_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTOM36.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TOM3_SR6_TOS | (uint32) IRQ_GTM_TOM3_SR6_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTOM37.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TOM3_SR7_TOS | (uint32) IRQ_GTM_TOM3_SR7_PRIO));
  #endif/*End of IRQ_GTM_TOM3_EXIST*/

  #if (IRQ_GTM_TOM4_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMTOM40.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TOM4_SR0_TOS | (uint32) IRQ_GTM_TOM4_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTOM41.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TOM4_SR1_TOS | (uint32) IRQ_GTM_TOM4_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTOM42.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TOM4_SR2_TOS | (uint32) IRQ_GTM_TOM4_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTOM43.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TOM4_SR3_TOS | (uint32) IRQ_GTM_TOM4_SR3_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTOM44.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TOM4_SR4_TOS | (uint32) IRQ_GTM_TOM4_SR4_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTOM45.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TOM4_SR5_TOS | (uint32) IRQ_GTM_TOM4_SR5_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTOM46.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TOM4_SR6_TOS | (uint32) IRQ_GTM_TOM4_SR6_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTOM47.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TOM4_SR7_TOS | (uint32) IRQ_GTM_TOM4_SR7_PRIO));
  #endif/*End of IRQ_GTM_TOM4_EXIST*/


  #if (IRQ_GTM_TOM5_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMTOM50.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TOM5_SR0_TOS | (uint32) IRQ_GTM_TOM5_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTOM51.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TOM5_SR1_TOS | (uint32) IRQ_GTM_TOM5_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTOM52.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TOM5_SR2_TOS | (uint32) IRQ_GTM_TOM5_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTOM53.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TOM5_SR3_TOS | (uint32) IRQ_GTM_TOM5_SR3_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTOM54.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TOM5_SR4_TOS | (uint32) IRQ_GTM_TOM5_SR4_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTOM55.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TOM5_SR5_TOS | (uint32) IRQ_GTM_TOM5_SR5_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTOM56.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TOM5_SR6_TOS | (uint32) IRQ_GTM_TOM5_SR6_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMTOM57.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_TOM5_SR7_TOS | (uint32) IRQ_GTM_TOM5_SR7_PRIO));
  #endif/*End of IRQ_GTM_TOM5_EXIST*/


  #if (IRQ_GTM_ATOM0_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMATOM00.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ATOM0_SR0_TOS | (uint32) IRQ_GTM_ATOM0_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMATOM01.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ATOM0_SR1_TOS | (uint32) IRQ_GTM_ATOM0_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMATOM02.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ATOM0_SR2_TOS | (uint32) IRQ_GTM_ATOM0_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMATOM03.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ATOM0_SR3_TOS | (uint32) IRQ_GTM_ATOM0_SR3_PRIO));
  #endif/*End of IRQ_GTM_ATOM0_EXIST*/

  #if (IRQ_GTM_ATOM1_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMATOM10.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ATOM1_SR0_TOS | (uint32) IRQ_GTM_ATOM1_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMATOM11.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ATOM1_SR1_TOS | (uint32) IRQ_GTM_ATOM1_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMATOM12.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ATOM1_SR2_TOS | (uint32) IRQ_GTM_ATOM1_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMATOM13.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ATOM1_SR3_TOS | (uint32) IRQ_GTM_ATOM1_SR3_PRIO));
  #endif/*End of IRQ_GTM_ATOM1_EXIST*/

  #if (IRQ_GTM_ATOM2_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMATOM20.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ATOM2_SR0_TOS | (uint32) IRQ_GTM_ATOM2_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMATOM21.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ATOM2_SR1_TOS | (uint32) IRQ_GTM_ATOM2_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMATOM22.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ATOM2_SR2_TOS | (uint32) IRQ_GTM_ATOM2_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMATOM23.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ATOM2_SR3_TOS | (uint32) IRQ_GTM_ATOM2_SR3_PRIO));
  #endif/*End of IRQ_GTM_ATOM2_EXIST*/

  #if (IRQ_GTM_ATOM3_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMATOM30.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ATOM3_SR0_TOS | (uint32) IRQ_GTM_ATOM3_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMATOM31.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ATOM3_SR1_TOS | (uint32) IRQ_GTM_ATOM3_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMATOM32.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ATOM3_SR2_TOS | (uint32) IRQ_GTM_ATOM3_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMATOM33.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ATOM3_SR3_TOS | (uint32) IRQ_GTM_ATOM3_SR3_PRIO));
  #endif/*End of IRQ_GTM_ATOM3_EXIST*/

  #if (IRQ_GTM_ATOM4_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMATOM40.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ATOM4_SR0_TOS | (uint32) IRQ_GTM_ATOM4_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMATOM41.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ATOM4_SR1_TOS | (uint32) IRQ_GTM_ATOM4_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMATOM42.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ATOM4_SR2_TOS | (uint32) IRQ_GTM_ATOM4_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMATOM43.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ATOM4_SR3_TOS | (uint32) IRQ_GTM_ATOM4_SR3_PRIO));
  #endif/*End of IRQ_GTM_ATOM4_EXIST*/

  #if (IRQ_GTM_ATOM5_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMATOM50.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ATOM5_SR0_TOS | (uint32) IRQ_GTM_ATOM5_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMATOM51.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ATOM5_SR1_TOS | (uint32) IRQ_GTM_ATOM5_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMATOM52.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ATOM5_SR2_TOS | (uint32) IRQ_GTM_ATOM5_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMATOM53.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ATOM5_SR3_TOS | (uint32) IRQ_GTM_ATOM5_SR3_PRIO));
  #endif/*End of IRQ_GTM_ATOM5_EXIST*/

  #if (IRQ_GTM_ATOM6_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMATOM60.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ATOM6_SR0_TOS | (uint32) IRQ_GTM_ATOM6_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMATOM61.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ATOM6_SR1_TOS | (uint32) IRQ_GTM_ATOM6_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMATOM62.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ATOM6_SR2_TOS | (uint32) IRQ_GTM_ATOM6_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMATOM63.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ATOM6_SR3_TOS | (uint32) IRQ_GTM_ATOM6_SR3_PRIO));
  #endif/*End of IRQ_GTM_ATOM6_EXIST*/

  #if (IRQ_GTM_ATOM7_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMATOM70.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ATOM7_SR0_TOS | (uint32) IRQ_GTM_ATOM7_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMATOM71.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ATOM7_SR1_TOS | (uint32) IRQ_GTM_ATOM7_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMATOM72.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ATOM7_SR2_TOS | (uint32) IRQ_GTM_ATOM7_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMATOM73.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ATOM7_SR3_TOS | (uint32) IRQ_GTM_ATOM7_SR3_PRIO));
  #endif/*End of IRQ_GTM_ATOM7_EXIST*/

  #if (IRQ_GTM_ATOM8_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMATOM80.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ATOM8_SR0_TOS | (uint32) IRQ_GTM_ATOM8_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMATOM81.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ATOM8_SR1_TOS | (uint32) IRQ_GTM_ATOM8_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMATOM82.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ATOM8_SR2_TOS | (uint32) IRQ_GTM_ATOM8_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMATOM83.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ATOM8_SR3_TOS | (uint32) IRQ_GTM_ATOM8_SR3_PRIO));
  #endif/*End of IRQ_GTM_ATOM8_EXIST*/


  #if (IRQ_GTM_ATOM9_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMATOM90.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ATOM9_SR0_TOS | (uint32) IRQ_GTM_ATOM9_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMATOM91.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ATOM9_SR1_TOS | (uint32) IRQ_GTM_ATOM9_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMATOM92.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ATOM9_SR2_TOS | (uint32) IRQ_GTM_ATOM9_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMATOM93.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ATOM9_SR3_TOS | (uint32) IRQ_GTM_ATOM9_SR3_PRIO));
  #endif/*End of IRQ_GTM_ATOM9_EXIST*/



  #if (IRQ_GTM_ATOM10_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMATOM100.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ATOM10_SR0_TOS | (uint32) IRQ_GTM_ATOM10_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMATOM101.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ATOM10_SR1_TOS | (uint32) IRQ_GTM_ATOM10_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMATOM102.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ATOM10_SR2_TOS | (uint32) IRQ_GTM_ATOM10_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMATOM103.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ATOM10_SR3_TOS | (uint32) IRQ_GTM_ATOM10_SR3_PRIO));
  #endif/*End of IRQ_GTM_ATOM10_EXIST*/

  #if (IRQ_GTM_ATOM11_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMATOM110.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ATOM11_SR0_TOS | (uint32) IRQ_GTM_ATOM11_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMATOM111.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ATOM11_SR1_TOS | (uint32) IRQ_GTM_ATOM11_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMATOM112.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ATOM11_SR2_TOS | (uint32) IRQ_GTM_ATOM11_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMATOM113.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_ATOM11_SR3_TOS | (uint32) IRQ_GTM_ATOM11_SR3_PRIO));
  #endif/*End of IRQ_GTM_ATOM11_EXIST*/


  #if (IRQ_GTM_MCSW_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GTMMCSW0.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCSW0_TOS | (uint32) IRQ_GTM_MCSW0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCSW1.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCSW1_TOS | (uint32) IRQ_GTM_MCSW1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCSW2.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCSW2_TOS | (uint32) IRQ_GTM_MCSW2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCSW3.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCSW3_TOS | (uint32) IRQ_GTM_MCSW3_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCSW4.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCSW4_TOS | (uint32) IRQ_GTM_MCSW4_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCSW5.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCSW5_TOS | (uint32) IRQ_GTM_MCSW5_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCSW6.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCSW6_TOS | (uint32) IRQ_GTM_MCSW6_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCSW7.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCSW7_TOS | (uint32) IRQ_GTM_MCSW7_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCSW8.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCSW8_TOS | (uint32) IRQ_GTM_MCSW8_PRIO));
  IRQ_SFR_MODIFY32 (SRC_GTMMCSW9.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GTM_MCSW9_TOS | (uint32) IRQ_GTM_MCSW9_PRIO));
  #endif/*End of IRQ_GTM_MCSW_EXIST*/

}
#endif /*End of IRQ_GTM_EXIST*/
/*******************************************************************************
** Syntax :  void IrqCan_Init(void)                                           **
**                                                                            **
** Service ID:  none                                                          **
**                                                                            **
** Sync/Async:  Synchronous                                                   **
**                                                                            **
** Reentrancy:  non reentrant                                                 **
**                                                                            **
** Parameters (in): none                                                      **
**                                                                            **
** Parameters (out): none                                                     **
**                                                                            **
** Return value: none                                                         **
**                                                                            **
** Description : To set the interrupt priority for various                    **
**               service nodes according to priority configurartion.          **
**                                                                            **
*******************************************************************************/
#if (IRQ_CAN_EXIST == STD_ON)
void IrqCan_Init(void)
{

  /* Interrupt Priority is written to the SRC registers*/
  #if (IRQ_CAN0_EXIST == STD_ON)

  #if (IRQ_CAN0SRN0_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN0INT0.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN0_SR0_TOS | (uint32) IRQ_CAN0_SR0_PRIO));
  #endif/*End of IRQ_CAN0SRN0_EXIST*/

  #if (IRQ_CAN0SRN1_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN0INT1.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN0_SR1_TOS | (uint32) IRQ_CAN0_SR1_PRIO));
  #endif/*End of IRQ_CAN0SRN1_EXIST*/

  #if (IRQ_CAN0SRN2_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN0INT2.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN0_SR2_TOS | (uint32) IRQ_CAN0_SR2_PRIO));
  #endif/*End of IRQ_CAN0SRN2_EXIST*/

  #if (IRQ_CAN0SRN3_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN0INT3.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN0_SR3_TOS | (uint32) IRQ_CAN0_SR3_PRIO));
  #endif/*End of IRQ_CAN0SRN3_EXIST*/

  #if (IRQ_CAN0SRN4_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN0INT4.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN0_SR4_TOS | (uint32) IRQ_CAN0_SR4_PRIO));
  #endif/*End of IRQ_CAN0SRN4_EXIST*/

  #if (IRQ_CAN0SRN5_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN0INT5.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN0_SR5_TOS | (uint32) IRQ_CAN0_SR5_PRIO));
  #endif/*End of IRQ_CAN0SRN5_EXIST*/

  #if (IRQ_CAN0SRN6_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN0INT6.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN0_SR6_TOS | (uint32) IRQ_CAN0_SR6_PRIO));
  #endif/*End of IRQ_CAN0SRN6_EXIST*/

  #if (IRQ_CAN0SRN7_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN0INT7.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN0_SR7_TOS | (uint32) IRQ_CAN0_SR7_PRIO));
  #endif/*End of IRQ_CAN0SRN7_EXIST*/

  #if (IRQ_CAN0SRN8_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN0INT8.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN0_SR8_TOS | (uint32) IRQ_CAN0_SR8_PRIO));
  #endif/*End of IRQ_CAN0SRN8_EXIST*/

  #if (IRQ_CAN0SRN9_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN0INT9.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN0_SR9_TOS | (uint32) IRQ_CAN0_SR9_PRIO));
  #endif/*End of IRQ_CAN0SRN9_EXIST*/

  #if (IRQ_CAN0SRN10_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN0INT10.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN0_SR10_TOS | (uint32) IRQ_CAN0_SR10_PRIO));
  #endif/*End of IRQ_CAN0SRN10_EXIST*/

  #if (IRQ_CAN0SRN11_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN0INT11.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN0_SR11_TOS | (uint32) IRQ_CAN0_SR11_PRIO));
  #endif/*End of IRQ_CAN0SRN11_EXIST*/

  #if (IRQ_CAN0SRN12_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN0INT12.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN0_SR12_TOS | (uint32) IRQ_CAN0_SR12_PRIO));
  #endif/*End of */

  #if (IRQ_CAN0SRN13_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN0INT13.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN0_SR13_TOS | (uint32) IRQ_CAN0_SR13_PRIO));
  #endif/*End of */

  #if (IRQ_CAN0SRN14_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN0INT14.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN0_SR14_TOS | (uint32) IRQ_CAN0_SR14_PRIO));
  #endif/*End of IRQ_CAN0SRN13_EXIST*/

  #if (IRQ_CAN0SRN15_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN0INT15.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN0_SR15_TOS | (uint32) IRQ_CAN0_SR15_PRIO));
  #endif/*End of IRQ_CAN0SRN15_EXIST*/
  #endif/*End of IRQ_CAN0_EXIST*/

  #if (IRQ_CAN1_EXIST == STD_ON)

  #if (IRQ_CAN1SRN0_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN1INT0.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN1_SR0_TOS | (uint32) IRQ_CAN1_SR0_PRIO));
  #endif/*End of IRQ_CAN1SRN0_EXIST*/

  #if (IRQ_CAN1SRN1_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN1INT1.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN1_SR1_TOS | (uint32) IRQ_CAN1_SR1_PRIO));
  #endif/*End of IRQ_CAN1SRN1_EXIST*/

  #if (IRQ_CAN1SRN2_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN1INT2.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN1_SR2_TOS | (uint32) IRQ_CAN1_SR2_PRIO));
  #endif/*End of IRQ_CAN1SRN2_EXIST*/

  #if (IRQ_CAN1SRN3_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN1INT3.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN1_SR3_TOS | (uint32) IRQ_CAN1_SR3_PRIO));
  #endif/*End of IRQ_CAN1SRN3_EXIST*/

  #if (IRQ_CAN1SRN4_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN1INT4.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN1_SR4_TOS | (uint32) IRQ_CAN1_SR4_PRIO));
  #endif/*End of IRQ_CAN1SRN4_EXIST*/

  #if (IRQ_CAN1SRN5_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN1INT5.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN1_SR5_TOS | (uint32) IRQ_CAN1_SR5_PRIO));
  #endif/*End of IRQ_CAN1SRN5_EXIST*/

  #if (IRQ_CAN1SRN6_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN1INT6.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN1_SR6_TOS | (uint32) IRQ_CAN1_SR6_PRIO));
  #endif/*End of IRQ_CAN1SRN6_EXIST*/

  #if (IRQ_CAN1SRN7_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN1INT7.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN1_SR7_TOS | (uint32) IRQ_CAN1_SR7_PRIO));
  #endif/*End of IRQ_CAN1SRN7_EXIST*/

  #if (IRQ_CAN1SRN8_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN1INT8.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN1_SR8_TOS | (uint32) IRQ_CAN1_SR8_PRIO));
  #endif/*End of IRQ_CAN1SRN8_EXIST*/

  #if (IRQ_CAN1SRN9_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN1INT9.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN1_SR9_TOS | (uint32) IRQ_CAN1_SR9_PRIO));
  #endif/*End of IRQ_CAN1SRN9_EXIST*/

  #if (IRQ_CAN1SRN10_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN1INT10.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN1_SR10_TOS | (uint32) IRQ_CAN1_SR10_PRIO));
  #endif/*End of IRQ_CAN1SRN10_EXIST*/

  #if (IRQ_CAN1SRN11_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN1INT11.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN1_SR11_TOS | (uint32) IRQ_CAN1_SR11_PRIO));
  #endif/*End of IRQ_CAN1SRN11_EXIST*/

  #if (IRQ_CAN1SRN12_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN1INT12.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN1_SR12_TOS | (uint32) IRQ_CAN1_SR12_PRIO));
  #endif/*End of IRQ_CAN1SRN12_EXIST*/

  #if (IRQ_CAN1SRN13_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN1INT13.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN1_SR13_TOS | (uint32) IRQ_CAN1_SR13_PRIO));
  #endif/*End of IRQ_CAN1SRN13_EXIST*/

  #if (IRQ_CAN1SRN14_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN1INT14.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN1_SR14_TOS | (uint32) IRQ_CAN1_SR14_PRIO));
  #endif/*End of IRQ_CAN1SRN14_EXIST*/

  #if (IRQ_CAN1SRN15_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN1INT15.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN1_SR15_TOS | (uint32) IRQ_CAN1_SR15_PRIO));
  #endif/*End of IRQ_CAN1SRN15_EXIST*/
  #endif/*End of IRQ_CAN1_EXIST*/

  #if (IRQ_CAN2_EXIST == STD_ON)

  #if (IRQ_CAN2SRN0_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN2INT0.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN2_SR0_TOS | (uint32) IRQ_CAN2_SR0_PRIO));
  #endif/*End of IRQ_CAN2SRN0_EXIST*/

  #if (IRQ_CAN2SRN1_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN2INT1.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN2_SR1_TOS | (uint32) IRQ_CAN2_SR1_PRIO));
  #endif/*End of IRQ_CAN2SRN1_EXIST*/

  #if (IRQ_CAN2SRN2_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN2INT2.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN2_SR2_TOS | (uint32) IRQ_CAN2_SR2_PRIO));
  #endif/*End of IRQ_CAN2SRN2_EXIST*/

  #if (IRQ_CAN2SRN3_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN2INT3.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN2_SR3_TOS | (uint32) IRQ_CAN2_SR3_PRIO));
  #endif/*End of IRQ_CAN2SRN3_EXIST*/

  #if (IRQ_CAN2SRN4_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN2INT4.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN2_SR4_TOS | (uint32) IRQ_CAN2_SR4_PRIO));
  #endif/*End of IRQ_CAN2SRN4_EXIST*/

  #if (IRQ_CAN2SRN5_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN2INT5.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN2_SR5_TOS | (uint32) IRQ_CAN2_SR5_PRIO));
  #endif/*End of IRQ_CAN2SRN5_EXIST*/

  #if (IRQ_CAN2SRN6_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN2INT6.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN2_SR6_TOS | (uint32) IRQ_CAN2_SR6_PRIO));
  #endif/*End of IRQ_CAN2SRN6_EXIST*/

  #if (IRQ_CAN2SRN7_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN2INT7.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN2_SR7_TOS | (uint32) IRQ_CAN2_SR7_PRIO));
  #endif/*End of IRQ_CAN2SRN7_EXIST*/

  #if (IRQ_CAN2SRN8_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN2INT8.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN2_SR8_TOS | (uint32) IRQ_CAN2_SR8_PRIO));
  #endif/*End of IRQ_CAN2SRN8_EXIST*/

  #if (IRQ_CAN2SRN9_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN2INT9.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN2_SR9_TOS | (uint32) IRQ_CAN2_SR9_PRIO));
  #endif/*End of IRQ_CAN2SRN9_EXIST*/

  #if (IRQ_CAN2SRN10_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN2INT10.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN2_SR10_TOS | (uint32) IRQ_CAN2_SR10_PRIO));
  #endif/*End of IRQ_CAN2SRN10_EXIST*/

  #if (IRQ_CAN2SRN11_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN2INT11.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN2_SR11_TOS | (uint32) IRQ_CAN2_SR11_PRIO));
  #endif/*End of IRQ_CAN2SRN11_EXIST*/

  #if (IRQ_CAN2SRN12_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN2INT12.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN2_SR12_TOS | (uint32) IRQ_CAN2_SR12_PRIO));
  #endif/*End of IRQ_CAN2SRN12_EXIST*/

  #if (IRQ_CAN2SRN13_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN2INT13.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN2_SR13_TOS | (uint32) IRQ_CAN2_SR13_PRIO));
  #endif/*End of IRQ_CAN2SRN13_EXIST*/

  #if (IRQ_CAN2SRN14_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN2INT14.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN2_SR14_TOS | (uint32) IRQ_CAN2_SR14_PRIO));
  #endif/*End of IRQ_CAN2SRN14_EXIST*/

  #if (IRQ_CAN2SRN15_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN2INT15.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN2_SR15_TOS | (uint32) IRQ_CAN2_SR15_PRIO));
  #endif/*End of IRQ_CAN2SRN15_EXIST*/
  #endif/*End of IRQ_CAN2_EXIST*/

  #if (IRQ_CAN3_EXIST == STD_ON)

  #if (IRQ_CAN3SRN0_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN3INT0.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN3_SR0_TOS | (uint32) IRQ_CAN3_SR0_PRIO));
  #endif/*End of IRQ_CAN3SRN0_EXIST*/

  #if (IRQ_CAN3SRN1_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN3INT1.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN3_SR1_TOS | (uint32) IRQ_CAN3_SR1_PRIO));
  #endif/*End of IRQ_CAN3SRN1_EXIST*/

  #if (IRQ_CAN3SRN2_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN3INT2.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN3_SR2_TOS | (uint32) IRQ_CAN3_SR2_PRIO));
  #endif/*End of IRQ_CAN3SRN2_EXIST*/

  #if (IRQ_CAN3SRN3_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN3INT3.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN3_SR3_TOS | (uint32) IRQ_CAN3_SR3_PRIO));
  #endif/*End of IRQ_CAN3SRN3_EXIST*/

  #if (IRQ_CAN3SRN4_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN3INT4.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN3_SR4_TOS | (uint32) IRQ_CAN3_SR4_PRIO));
  #endif/*End of IRQ_CAN3SRN4_EXIST*/

  #if (IRQ_CAN3SRN5_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN3INT5.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN3_SR5_TOS | (uint32) IRQ_CAN3_SR5_PRIO));
  #endif/*End of IRQ_CAN3SRN5_EXIST*/

  #if (IRQ_CAN3SRN6_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN3INT6.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN3_SR6_TOS | (uint32) IRQ_CAN3_SR6_PRIO));
  #endif/*End of IRQ_CAN3SRN6_EXIST*/

  #if (IRQ_CAN3SRN7_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN3INT7.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN3_SR7_TOS | (uint32) IRQ_CAN3_SR7_PRIO));
  #endif/*End of IRQ_CAN3SRN7_EXIST*/

  #if (IRQ_CAN3SRN8_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN3INT8.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN3_SR8_TOS | (uint32) IRQ_CAN3_SR8_PRIO));
  #endif/*End of IRQ_CAN3SRN8_EXIST*/

  #if (IRQ_CAN3SRN9_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN3INT9.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN3_SR9_TOS | (uint32) IRQ_CAN3_SR9_PRIO));
  #endif/*End of IRQ_CAN3SRN9_EXIST*/

  #if (IRQ_CAN3SRN10_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN3INT10.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN3_SR10_TOS | (uint32) IRQ_CAN3_SR10_PRIO));
  #endif/*End of IRQ_CAN3SRN10_EXIST*/

  #if (IRQ_CAN3SRN11_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN3INT11.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN3_SR11_TOS | (uint32) IRQ_CAN3_SR11_PRIO));
  #endif/*End of IRQ_CAN3SRN11_EXIST*/

  #if (IRQ_CAN3SRN12_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN3INT12.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN3_SR12_TOS | (uint32) IRQ_CAN3_SR12_PRIO));
  #endif/*End of IRQ_CAN3SRN12_EXIST*/

  #if (IRQ_CAN3SRN13_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN3INT13.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN3_SR13_TOS | (uint32) IRQ_CAN3_SR13_PRIO));
  #endif/*End of IRQ_CAN3SRN13_EXIST*/

  #if (IRQ_CAN3SRN14_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN3INT14.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN3_SR14_TOS | (uint32) IRQ_CAN3_SR14_PRIO));
  #endif/*End of IRQ_CAN3SRN14_EXIST*/

  #if (IRQ_CAN3SRN15_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN3INT15.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN3_SR15_TOS | (uint32) IRQ_CAN3_SR15_PRIO));
  #endif/*End of IRQ_CAN3SRN15_EXIST*/
  #endif/*End of IRQ_CAN3_EXIST*/

  #if (IRQ_CAN4_EXIST == STD_ON)

  #if (IRQ_CAN4SRN0_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN4INT0.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN4_SR0_TOS | (uint32) IRQ_CAN4_SR0_PRIO));
  #endif/*End of IRQ_CAN4SRN0_EXIST*/

  #if (IRQ_CAN4SRN1_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN4INT1.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN4_SR1_TOS | (uint32) IRQ_CAN4_SR1_PRIO));
  #endif/*End of IRQ_CAN4SRN1_EXIST*/

  #if (IRQ_CAN4SRN2_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN4INT2.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN4_SR2_TOS | (uint32) IRQ_CAN4_SR2_PRIO));
  #endif/*End of IRQ_CAN4SRN2_EXIST*/

  #if (IRQ_CAN4SRN3_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN4INT3.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN4_SR3_TOS | (uint32) IRQ_CAN4_SR3_PRIO));
  #endif/*End of IRQ_CAN4SRN3_EXIST*/

  #if (IRQ_CAN4SRN4_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN4INT4.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN4_SR4_TOS | (uint32) IRQ_CAN4_SR4_PRIO));
  #endif/*End of IRQ_CAN4SRN4_EXIST*/

  #if (IRQ_CAN4SRN5_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN4INT5.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN4_SR5_TOS | (uint32) IRQ_CAN4_SR5_PRIO));
  #endif/*End of IRQ_CAN4SRN5_EXIST*/

  #if (IRQ_CAN4SRN6_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN4INT6.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN4_SR6_TOS | (uint32) IRQ_CAN4_SR6_PRIO));
  #endif/*End of IRQ_CAN4SRN6_EXIST*/

  #if (IRQ_CAN4SRN7_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN4INT7.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN4_SR7_TOS | (uint32) IRQ_CAN4_SR7_PRIO));
  #endif/*End of IRQ_CAN4SRN7_EXIST*/

  #if (IRQ_CAN4SRN8_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN4INT8.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN4_SR8_TOS | (uint32) IRQ_CAN4_SR8_PRIO));
  #endif/*End of IRQ_CAN4SRN8_EXIST*/

  #if (IRQ_CAN4SRN9_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN4INT9.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN4_SR9_TOS | (uint32) IRQ_CAN4_SR9_PRIO));
  #endif/*End of IRQ_CAN4SRN9_EXIST*/

  #if (IRQ_CAN4SRN10_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN4INT10.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN4_SR10_TOS | (uint32) IRQ_CAN4_SR10_PRIO));
  #endif/*End of IRQ_CAN4SRN10_EXIST*/

  #if (IRQ_CAN4SRN11_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN4INT11.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN4_SR11_TOS | (uint32) IRQ_CAN4_SR11_PRIO));
  #endif/*End of IRQ_CAN4SRN11_EXIST*/

  #if (IRQ_CAN4SRN12_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN4INT12.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN4_SR12_TOS | (uint32) IRQ_CAN4_SR12_PRIO));
  #endif/*End of IRQ_CAN4SRN12_EXIST*/

  #if (IRQ_CAN4SRN13_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN4INT13.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN4_SR13_TOS | (uint32) IRQ_CAN4_SR13_PRIO));
  #endif/*End of IRQ_CAN4SRN13_EXIST*/

  #if (IRQ_CAN4SRN14_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN4INT14.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN4_SR14_TOS | (uint32) IRQ_CAN4_SR14_PRIO));
  #endif/*End of IRQ_CAN4SRN14_EXIST*/

  #if (IRQ_CAN4SRN15_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_CAN4INT15.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_CAN4_SR15_TOS | (uint32) IRQ_CAN4_SR15_PRIO));
  #endif/*End of IRQ_CAN4SRN15_EXIST*/
  #endif/*End of IRQ_CAN4_EXIST*/
}
#endif/*End of IRQ_CAN_EXIST*/


#if (IRQ_GPSRGROUP_EXIST == STD_ON)
/*******************************************************************************
** Syntax :  void IrqGpsrGroup_Init(void)                                     **
**                                                                            **
** Service ID:  none                                                          **
**                                                                            **
** Sync/Async:  Synchronous                                                   **
**                                                                            **
** Reentrancy:  non reentrant                                                 **
**                                                                            **
** Parameters (in): none                                                      **
**                                                                            **
** Parameters (out): none                                                     **
**                                                                            **
** Return value: none                                                         **
**                                                                            **
** Description : To set the interrupt priority for Fls                        **
**               service nodes according to priority configurartion.          **
**                                                                            **
*******************************************************************************/
void IrqGpsrGroup_Init(void)
{


  #if (IRQ_GPSRGROUP0_EXIST == STD_ON)

  IRQ_SFR_MODIFY32 (SRC_GPSR00.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPSRGROUP0_SR0_TOS | (uint32) IRQ_GPSRGROUP0_SR0_PRIO));

  IRQ_SFR_MODIFY32 (SRC_GPSR01.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPSRGROUP0_SR1_TOS | (uint32) IRQ_GPSRGROUP0_SR1_PRIO));

  IRQ_SFR_MODIFY32 (SRC_GPSR02.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPSRGROUP0_SR2_TOS | (uint32) IRQ_GPSRGROUP0_SR2_PRIO));

  IRQ_SFR_MODIFY32 (SRC_GPSR03.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPSRGROUP0_SR3_TOS | (uint32) IRQ_GPSRGROUP0_SR3_PRIO));

  IRQ_SFR_MODIFY32 (SRC_GPSR04.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPSRGROUP0_SR4_TOS | (uint32) IRQ_GPSRGROUP0_SR4_PRIO));

  IRQ_SFR_MODIFY32 (SRC_GPSR05.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPSRGROUP0_SR5_TOS | (uint32) IRQ_GPSRGROUP0_SR5_PRIO));

  IRQ_SFR_MODIFY32 (SRC_GPSR06.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPSRGROUP0_SR6_TOS | (uint32) IRQ_GPSRGROUP0_SR6_PRIO));

  IRQ_SFR_MODIFY32 (SRC_GPSR07.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPSRGROUP0_SR7_TOS | (uint32) IRQ_GPSRGROUP0_SR7_PRIO));
  #endif/*End of IRQ_GPSRGROUP0_EXIST*/

  #if (IRQ_GPSRGROUP1_EXIST == STD_ON)

  IRQ_SFR_MODIFY32 (SRC_GPSR10.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPSRGROUP1_SR0_TOS | (uint32) IRQ_GPSRGROUP1_SR0_PRIO));

  IRQ_SFR_MODIFY32 (SRC_GPSR11.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPSRGROUP1_SR1_TOS | (uint32) IRQ_GPSRGROUP1_SR1_PRIO));

  IRQ_SFR_MODIFY32 (SRC_GPSR12.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPSRGROUP1_SR2_TOS | (uint32) IRQ_GPSRGROUP1_SR2_PRIO));

  IRQ_SFR_MODIFY32 (SRC_GPSR13.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPSRGROUP1_SR3_TOS | (uint32) IRQ_GPSRGROUP1_SR3_PRIO));

  IRQ_SFR_MODIFY32 (SRC_GPSR14.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPSRGROUP1_SR4_TOS | (uint32) IRQ_GPSRGROUP1_SR4_PRIO));

  IRQ_SFR_MODIFY32 (SRC_GPSR15.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPSRGROUP1_SR5_TOS | (uint32) IRQ_GPSRGROUP1_SR5_PRIO));

  IRQ_SFR_MODIFY32 (SRC_GPSR16.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPSRGROUP1_SR6_TOS | (uint32) IRQ_GPSRGROUP1_SR6_PRIO));

  IRQ_SFR_MODIFY32 (SRC_GPSR17.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPSRGROUP1_SR7_TOS | (uint32) IRQ_GPSRGROUP1_SR7_PRIO));
  #endif/*End of IRQ_GPSRGROUP1_EXIST*/

  #if (IRQ_GPSRGROUP2_EXIST == STD_ON)

  IRQ_SFR_MODIFY32 (SRC_GPSR20.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPSRGROUP2_SR0_TOS | (uint32) IRQ_GPSRGROUP2_SR0_PRIO));

  IRQ_SFR_MODIFY32 (SRC_GPSR21.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPSRGROUP2_SR1_TOS | (uint32) IRQ_GPSRGROUP2_SR1_PRIO));

  IRQ_SFR_MODIFY32 (SRC_GPSR22.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPSRGROUP2_SR2_TOS | (uint32) IRQ_GPSRGROUP2_SR2_PRIO));

  IRQ_SFR_MODIFY32 (SRC_GPSR23.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPSRGROUP2_SR3_TOS | (uint32) IRQ_GPSRGROUP2_SR3_PRIO));

  IRQ_SFR_MODIFY32 (SRC_GPSR24.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPSRGROUP2_SR4_TOS | (uint32) IRQ_GPSRGROUP2_SR4_PRIO));

  IRQ_SFR_MODIFY32 (SRC_GPSR25.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPSRGROUP2_SR5_TOS | (uint32) IRQ_GPSRGROUP2_SR5_PRIO));

  IRQ_SFR_MODIFY32 (SRC_GPSR26.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPSRGROUP2_SR6_TOS | (uint32) IRQ_GPSRGROUP2_SR6_PRIO));

  IRQ_SFR_MODIFY32 (SRC_GPSR27.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPSRGROUP2_SR7_TOS | (uint32) IRQ_GPSRGROUP2_SR7_PRIO));
  #endif/*End of IRQ_GPSRGROUP2_EXIST*/

  #if (IRQ_GPSRGROUP3_EXIST == STD_ON)

  IRQ_SFR_MODIFY32 (SRC_GPSR30.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPSRGROUP3_SR0_TOS | (uint32) IRQ_GPSRGROUP3_SR0_PRIO));

  IRQ_SFR_MODIFY32 (SRC_GPSR31.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPSRGROUP3_SR1_TOS | (uint32) IRQ_GPSRGROUP3_SR1_PRIO));

  IRQ_SFR_MODIFY32 (SRC_GPSR32.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPSRGROUP3_SR2_TOS | (uint32) IRQ_GPSRGROUP3_SR2_PRIO));

  IRQ_SFR_MODIFY32 (SRC_GPSR33.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPSRGROUP3_SR3_TOS | (uint32) IRQ_GPSRGROUP3_SR3_PRIO));

  IRQ_SFR_MODIFY32 (SRC_GPSR34.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPSRGROUP3_SR4_TOS | (uint32) IRQ_GPSRGROUP3_SR4_PRIO));

  IRQ_SFR_MODIFY32 (SRC_GPSR35.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPSRGROUP3_SR5_TOS | (uint32) IRQ_GPSRGROUP3_SR5_PRIO));

  IRQ_SFR_MODIFY32 (SRC_GPSR36.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPSRGROUP3_SR6_TOS | (uint32) IRQ_GPSRGROUP3_SR6_PRIO));

  IRQ_SFR_MODIFY32 (SRC_GPSR37.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPSRGROUP3_SR7_TOS | (uint32) IRQ_GPSRGROUP3_SR7_PRIO));
  #endif/*End of IRQ_GPSRGROUP3_EXIST*/

  #if (IRQ_GPSRGROUP4_EXIST == STD_ON)

  IRQ_SFR_MODIFY32 (SRC_GPSR40.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPSRGROUP4_SR0_TOS | (uint32) IRQ_GPSRGROUP4_SR0_PRIO));

  IRQ_SFR_MODIFY32 (SRC_GPSR41.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPSRGROUP4_SR1_TOS | (uint32) IRQ_GPSRGROUP4_SR1_PRIO));

  IRQ_SFR_MODIFY32 (SRC_GPSR42.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPSRGROUP4_SR2_TOS | (uint32) IRQ_GPSRGROUP4_SR2_PRIO));

  IRQ_SFR_MODIFY32 (SRC_GPSR43.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPSRGROUP4_SR3_TOS | (uint32) IRQ_GPSRGROUP4_SR3_PRIO));

  IRQ_SFR_MODIFY32 (SRC_GPSR44.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPSRGROUP4_SR4_TOS | (uint32) IRQ_GPSRGROUP4_SR4_PRIO));

  IRQ_SFR_MODIFY32 (SRC_GPSR45.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPSRGROUP4_SR5_TOS | (uint32) IRQ_GPSRGROUP4_SR5_PRIO));

  IRQ_SFR_MODIFY32 (SRC_GPSR46.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPSRGROUP4_SR6_TOS | (uint32) IRQ_GPSRGROUP4_SR6_PRIO));

  IRQ_SFR_MODIFY32 (SRC_GPSR47.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPSRGROUP4_SR7_TOS | (uint32) IRQ_GPSRGROUP4_SR7_PRIO));
  #endif/*End of IRQ_GPSRGROUP4_EXIST*/

  #if (IRQ_GPSRGROUP5_EXIST == STD_ON)

  IRQ_SFR_MODIFY32 (SRC_GPSR50.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPSRGROUP5_SR0_TOS | (uint32) IRQ_GPSRGROUP5_SR0_PRIO));

  IRQ_SFR_MODIFY32 (SRC_GPSR51.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPSRGROUP5_SR1_TOS | (uint32) IRQ_GPSRGROUP5_SR1_PRIO));

  IRQ_SFR_MODIFY32 (SRC_GPSR52.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPSRGROUP5_SR2_TOS | (uint32) IRQ_GPSRGROUP5_SR2_PRIO));

  IRQ_SFR_MODIFY32 (SRC_GPSR53.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPSRGROUP5_SR3_TOS | (uint32) IRQ_GPSRGROUP5_SR3_PRIO));

  IRQ_SFR_MODIFY32 (SRC_GPSR54.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPSRGROUP5_SR4_TOS | (uint32) IRQ_GPSRGROUP5_SR4_PRIO));

  IRQ_SFR_MODIFY32 (SRC_GPSR55.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPSRGROUP5_SR5_TOS | (uint32) IRQ_GPSRGROUP5_SR5_PRIO));

  IRQ_SFR_MODIFY32 (SRC_GPSR56.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPSRGROUP5_SR6_TOS | (uint32) IRQ_GPSRGROUP5_SR6_PRIO));

  IRQ_SFR_MODIFY32 (SRC_GPSR57.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GPSRGROUP5_SR7_TOS | (uint32) IRQ_GPSRGROUP5_SR7_PRIO));
  #endif/*End of IRQ_GPSRGROUP5_EXIST*/


}
#endif/*End of IRQ_GPSRGROUP_EXIST*/

#if (IRQ_QSPI_EXIST == STD_ON)
/*******************************************************************************
** Syntax :  void IrqSpi_Init(void)                                           **
**                                                                            **
** Service ID:  none                                                          **
**                                                                            **
** Sync/Async:  Synchronous                                                   **
**                                                                            **
** Reentrancy:  non reentrant                                                 **
**                                                                            **
** Parameters (in): none                                                      **
**                                                                            **
** Parameters (out): none                                                     **
**                                                                            **
** Return value: none                                                         **
**                                                                            **
** Description : To set the interrupt priority for various                    **
**               service nodes according to priority configurartion.          **
**                                                                            **
*******************************************************************************/
void IrqSpi_Init(void)
{


  #if (IRQ_QSPI0_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_QSPI0TX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_QSPI0_TX_TOS | (uint32) IRQ_QSPI0_TX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_QSPI0RX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_QSPI0_RX_TOS | (uint32) IRQ_QSPI0_RX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_QSPI0ERR.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_QSPI0_ERR_TOS | (uint32) IRQ_QSPI0_ERR_PRIO));
  IRQ_SFR_MODIFY32 (SRC_QSPI0PT.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_QSPI0_PT_TOS | (uint32) IRQ_QSPI0_PT_PRIO));
  IRQ_SFR_MODIFY32 (SRC_QSPI0U.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_QSPI0_UD_TOS | (uint32) IRQ_QSPI0_UD_PRIO));
  #endif /*IRQ_QSPI0_EXIST == STD_ON*/

  #if (IRQ_QSPI1_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_QSPI1TX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_QSPI1_TX_TOS | (uint32) IRQ_QSPI1_TX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_QSPI1RX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_QSPI1_RX_TOS | (uint32) IRQ_QSPI1_RX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_QSPI1ERR.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_QSPI1_ERR_TOS | (uint32) IRQ_QSPI1_ERR_PRIO));
  IRQ_SFR_MODIFY32 (SRC_QSPI1PT.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_QSPI1_PT_TOS | (uint32) IRQ_QSPI1_PT_PRIO));
  IRQ_SFR_MODIFY32 (SRC_QSPI1U.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_QSPI1_UD_TOS | (uint32) IRQ_QSPI1_UD_PRIO));
  #endif/*End of IRQ_QSPI1_EXIST*/

  #if (IRQ_QSPI2_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_QSPI2TX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_QSPI2_TX_TOS | (uint32) IRQ_QSPI2_TX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_QSPI2RX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_QSPI2_RX_TOS | (uint32) IRQ_QSPI2_RX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_QSPI2ERR.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_QSPI2_ERR_TOS | (uint32) IRQ_QSPI2_ERR_PRIO));
  IRQ_SFR_MODIFY32 (SRC_QSPI2PT.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_QSPI2_PT_TOS | (uint32) IRQ_QSPI2_PT_PRIO));
  #if (IRQ_QSPI_HC_SRN_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_QSPI2HC.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_QSPI2_HC_TOS | (uint32) IRQ_QSPI2_HC_PRIO));
  #endif /* (IRQ_QSPI_HC_SRN_EXIST == STD_ON) */
  IRQ_SFR_MODIFY32 (SRC_QSPI2U.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_QSPI2_UD_TOS | (uint32) IRQ_QSPI2_UD_PRIO));
  #endif/*End of IRQ_QSPI2_EXIST*/

  #if (IRQ_QSPI3_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_QSPI3TX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_QSPI3_TX_TOS | (uint32) IRQ_QSPI3_TX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_QSPI3RX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_QSPI3_RX_TOS | (uint32) IRQ_QSPI3_RX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_QSPI3ERR.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_QSPI3_ERR_TOS | (uint32) IRQ_QSPI3_ERR_PRIO));
  IRQ_SFR_MODIFY32 (SRC_QSPI3PT.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_QSPI3_PT_TOS | (uint32) IRQ_QSPI3_PT_PRIO));
  #if (IRQ_QSPI_HC_SRN_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_QSPI3HC.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_QSPI3_HC_TOS | (uint32) IRQ_QSPI3_HC_PRIO));
  #endif /* (IRQ_QSPI_HC_SRN_EXIST == STD_ON) */
  IRQ_SFR_MODIFY32 (SRC_QSPI3U.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_QSPI3_UD_TOS | (uint32) IRQ_QSPI3_UD_PRIO));
  #endif/*End of IRQ_QSPI3_EXIST*/

  #if (IRQ_QSPI4_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_QSPI4TX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_QSPI4_TX_TOS | (uint32) IRQ_QSPI4_TX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_QSPI4RX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_QSPI4_RX_TOS | (uint32) IRQ_QSPI4_RX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_QSPI4ERR.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_QSPI4_ERR_TOS | (uint32) IRQ_QSPI4_ERR_PRIO));
  IRQ_SFR_MODIFY32 (SRC_QSPI4PT.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_QSPI4_PT_TOS | (uint32) IRQ_QSPI4_PT_PRIO));
  IRQ_SFR_MODIFY32 (SRC_QSPI4U.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_QSPI4_UD_TOS | (uint32) IRQ_QSPI4_UD_PRIO));
  #endif/*End of IRQ_QSPI4_EXIST*/

  #if (IRQ_QSPI5_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_QSPI5TX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_QSPI5_TX_TOS | (uint32) IRQ_QSPI5_TX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_QSPI5RX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_QSPI5_RX_TOS | (uint32) IRQ_QSPI5_RX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_QSPI5ERR.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_QSPI5_ERR_TOS | (uint32) IRQ_QSPI5_ERR_PRIO));
  IRQ_SFR_MODIFY32 (SRC_QSPI5PT.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_QSPI5_PT_TOS | (uint32) IRQ_QSPI5_PT_PRIO));
  IRQ_SFR_MODIFY32 (SRC_QSPI5U.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_QSPI5_UD_TOS | (uint32) IRQ_QSPI5_UD_PRIO));
  #endif/*End of IRQ_QSPI5_EXIST*/

}
#endif/*End of IRQ_QSPI_EXIST*/

#if (IRQ_HSSL_EXIST == STD_ON)
/*******************************************************************************
** Syntax :  void IrqHssl_Init(void)                                          **
**                                                                            **
** Service ID:  none                                                          **
**                                                                            **
** Sync/Async:  Synchronous                                                   **
**                                                                            **
** Reentrancy:  non reentrant                                                 **
**                                                                            **
** Parameters (in): none                                                      **
**                                                                            **
** Parameters (out): none                                                     **
**                                                                            **
** Return value: none                                                         **
**                                                                            **
** Description : To set the interrupt priority for various                    **
**               service nodes according to priority configurartion.          **
**                                                                            **
*******************************************************************************/
void IrqHssl_Init(void)
{


  #if (IRQ_HSSL0_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_HSSL0COK0.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_HSSL0_COK0_TOS | (uint32) IRQ_HSSL0_COK0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_HSSL0COK1.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_HSSL0_COK1_TOS | (uint32) IRQ_HSSL0_COK1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_HSSL0COK2.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_HSSL0_COK2_TOS | (uint32) IRQ_HSSL0_COK2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_HSSL0COK3.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_HSSL0_COK3_TOS | (uint32) IRQ_HSSL0_COK3_PRIO));

  IRQ_SFR_MODIFY32 (SRC_HSSL0RDI0.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_HSSL0_RDI0_TOS | (uint32) IRQ_HSSL0_RDI0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_HSSL0RDI1.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_HSSL0_RDI1_TOS | (uint32) IRQ_HSSL0_RDI1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_HSSL0RDI2.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_HSSL0_RDI2_TOS | (uint32) IRQ_HSSL0_RDI2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_HSSL0RDI3.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_HSSL0_RDI3_TOS | (uint32) IRQ_HSSL0_RDI3_PRIO));

  IRQ_SFR_MODIFY32 (SRC_HSSL0ERR0.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_HSSL0_ERR0_TOS | (uint32) IRQ_HSSL0_ERR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_HSSL0ERR1.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_HSSL0_ERR1_TOS | (uint32) IRQ_HSSL0_ERR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_HSSL0ERR2.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_HSSL0_ERR2_TOS | (uint32) IRQ_HSSL0_ERR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_HSSL0ERR3.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_HSSL0_ERR3_TOS | (uint32) IRQ_HSSL0_ERR3_PRIO));

  IRQ_SFR_MODIFY32 (SRC_HSSL0TRG0.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_HSSL0_TRG0_TOS | (uint32) IRQ_HSSL0_TRG0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_HSSL0TRG1.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_HSSL0_TRG1_TOS | (uint32) IRQ_HSSL0_TRG1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_HSSL0TRG2.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_HSSL0_TRG2_TOS | (uint32) IRQ_HSSL0_TRG2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_HSSL0TRG3.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_HSSL0_TRG3_TOS | (uint32) IRQ_HSSL0_TRG3_PRIO));

  IRQ_SFR_MODIFY32 (SRC_HSSL0EXI.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_HSSL0_EXI0_TOS | (uint32) IRQ_HSSL0_EXI0_PRIO));

  #endif /*End of IRQ_HSSL0_EXIST*/

  #if (IRQ_HSSL1_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_HSSL1COK0.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_HSSL1_COK0_TOS | (uint32) IRQ_HSSL1_COK0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_HSSL1COK1.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_HSSL1_COK1_TOS | (uint32) IRQ_HSSL1_COK1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_HSSL1COK2.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_HSSL1_COK2_TOS | (uint32) IRQ_HSSL1_COK2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_HSSL1COK3.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_HSSL1_COK3_TOS | (uint32) IRQ_HSSL1_COK3_PRIO));

  IRQ_SFR_MODIFY32 (SRC_HSSL1RDI0.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_HSSL1_RDI0_TOS | (uint32) IRQ_HSSL1_RDI0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_HSSL1RDI1.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_HSSL1_RDI1_TOS | (uint32) IRQ_HSSL1_RDI1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_HSSL1RDI2.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_HSSL1_RDI2_TOS | (uint32) IRQ_HSSL1_RDI2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_HSSL1RDI3.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_HSSL1_RDI3_TOS | (uint32) IRQ_HSSL1_RDI3_PRIO));

  IRQ_SFR_MODIFY32 (SRC_HSSL1ERR0.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_HSSL1_ERR0_TOS | (uint32) IRQ_HSSL1_ERR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_HSSL1ERR1.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_HSSL1_ERR1_TOS | (uint32) IRQ_HSSL1_ERR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_HSSL1ERR2.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_HSSL1_ERR2_TOS | (uint32) IRQ_HSSL1_ERR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_HSSL1ERR3.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_HSSL1_ERR3_TOS | (uint32) IRQ_HSSL1_ERR3_PRIO));

  IRQ_SFR_MODIFY32 (SRC_HSSL1TRG0.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_HSSL1_TRG0_TOS | (uint32) IRQ_HSSL1_TRG0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_HSSL1TRG1.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_HSSL1_TRG1_TOS | (uint32) IRQ_HSSL1_TRG1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_HSSL1TRG2.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_HSSL1_TRG2_TOS | (uint32) IRQ_HSSL1_TRG2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_HSSL1TRG3.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_HSSL1_TRG3_TOS | (uint32) IRQ_HSSL1_TRG3_PRIO));

  IRQ_SFR_MODIFY32 (SRC_HSSL1EXI.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_HSSL1_EXI0_TOS | (uint32) IRQ_HSSL1_EXI0_PRIO));

  #endif /*End of IRQ_HSSL1_EXIST*/

}
#endif/*End of IRQ_HSSL_EXIST*/

#if (IRQ_ASCLIN_EXIST == STD_ON)
/*******************************************************************************
** Syntax :  void IrqAsclin_Init(void)                                        **
**                                                                            **
** Service ID:  none                                                          **
**                                                                            **
** Sync/Async:  Synchronous                                                   **
**                                                                            **
** Reentrancy:  non reentrant                                                 **
**                                                                            **
** Parameters (in): none                                                      **
**                                                                            **
** Parameters (out): none                                                     **
**                                                                            **
** Return value: none                                                         **
**                                                                            **
** Description : To set the interrupt priority for various                    **
**               service nodes according to priority configurartion.          **
**                                                                            **
*******************************************************************************/
void IrqAsclin_Init(void)
{



  #if (IRQ_ASCLIN0_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_ASCLIN0TX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN0_TX_TOS | (uint32) IRQ_ASCLIN0_TX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ASCLIN0RX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN0_RX_TOS | (uint32) IRQ_ASCLIN0_RX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ASCLIN0ERR.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN0_ERR_TOS | (uint32) IRQ_ASCLIN0_ERR_PRIO));
  #endif /*End of IRQ_ASCLIN0_EXIST*/

  #if (IRQ_ASCLIN1_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_ASCLIN1TX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN1_TX_TOS | (uint32) IRQ_ASCLIN1_TX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ASCLIN1RX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN1_RX_TOS | (uint32) IRQ_ASCLIN1_RX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ASCLIN1ERR.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN1_ERR_TOS | (uint32) IRQ_ASCLIN1_ERR_PRIO));
  #endif/*End of IRQ_ASCLIN1_EXIST*/

  #if (IRQ_ASCLIN2_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_ASCLIN2TX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN2_TX_TOS | (uint32) IRQ_ASCLIN2_TX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ASCLIN2RX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN2_RX_TOS | (uint32) IRQ_ASCLIN2_RX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ASCLIN2ERR.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN2_ERR_TOS | (uint32) IRQ_ASCLIN2_ERR_PRIO));
  #endif/*End of IRQ_ASCLIN2_EXIST*/

  #if (IRQ_ASCLIN3_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_ASCLIN3TX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN3_TX_TOS | (uint32) IRQ_ASCLIN3_TX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ASCLIN3RX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN3_RX_TOS | (uint32) IRQ_ASCLIN3_RX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ASCLIN3ERR.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN3_ERR_TOS | (uint32) IRQ_ASCLIN3_ERR_PRIO));
  #endif/*End of IRQ_ASCLIN3_EXIST*/

  #if (IRQ_ASCLIN4_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_ASCLIN4TX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN4_TX_TOS | (uint32) IRQ_ASCLIN4_TX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ASCLIN4RX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN4_RX_TOS | (uint32) IRQ_ASCLIN4_RX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ASCLIN4ERR.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN4_ERR_TOS | (uint32) IRQ_ASCLIN4_ERR_PRIO));
  #endif/*End of IRQ_ASCLIN4_EXIST*/

  #if (IRQ_ASCLIN5_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_ASCLIN5TX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN5_TX_TOS | (uint32) IRQ_ASCLIN5_TX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ASCLIN5RX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN5_RX_TOS | (uint32) IRQ_ASCLIN5_RX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ASCLIN5ERR.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN5_ERR_TOS | (uint32) IRQ_ASCLIN5_ERR_PRIO));
  #endif/*End of IRQ_ASCLIN5_EXIST*/

  #if (IRQ_ASCLIN6_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_ASCLIN6TX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN6_TX_TOS | (uint32) IRQ_ASCLIN6_TX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ASCLIN6RX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN6_RX_TOS | (uint32) IRQ_ASCLIN6_RX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ASCLIN6ERR.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN6_ERR_TOS | (uint32) IRQ_ASCLIN6_ERR_PRIO));
  #endif/*End of IRQ_ASCLIN6_EXIST*/

  #if (IRQ_ASCLIN7_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_ASCLIN7TX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN7_TX_TOS | (uint32) IRQ_ASCLIN7_TX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ASCLIN7RX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN7_RX_TOS | (uint32) IRQ_ASCLIN7_RX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ASCLIN7ERR.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN7_ERR_TOS | (uint32) IRQ_ASCLIN7_ERR_PRIO));
  #endif/*End of IRQ_ASCLIN7_EXIST*/

  #if (IRQ_ASCLIN8_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_ASCLIN8TX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN8_TX_TOS | (uint32) IRQ_ASCLIN8_TX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ASCLIN8RX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN8_RX_TOS | (uint32) IRQ_ASCLIN8_RX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ASCLIN8ERR.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN8_ERR_TOS | (uint32) IRQ_ASCLIN8_ERR_PRIO));
  #endif/*End of IRQ_ASCLIN8_EXIST*/

  #if (IRQ_ASCLIN9_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_ASCLIN9TX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN9_TX_TOS | (uint32) IRQ_ASCLIN9_TX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ASCLIN9RX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN9_RX_TOS | (uint32) IRQ_ASCLIN9_RX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ASCLIN9ERR.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN9_ERR_TOS | (uint32) IRQ_ASCLIN9_ERR_PRIO));
  #endif/*End of IRQ_ASCLIN9_EXIST*/

  #if (IRQ_ASCLIN10_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_ASCLIN10TX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN10_TX_TOS | (uint32) IRQ_ASCLIN10_TX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ASCLIN10RX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN10_RX_TOS | (uint32) IRQ_ASCLIN10_RX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ASCLIN10ERR.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN10_ERR_TOS | (uint32) IRQ_ASCLIN10_ERR_PRIO));
  #endif/*End of IRQ_ASCLIN10_EXIST*/

  #if (IRQ_ASCLIN11_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_ASCLIN11TX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN11_TX_TOS | (uint32) IRQ_ASCLIN11_TX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ASCLIN11RX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN11_RX_TOS | (uint32) IRQ_ASCLIN11_RX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ASCLIN11ERR.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN11_ERR_TOS | (uint32) IRQ_ASCLIN11_ERR_PRIO));
  #endif/*End of IRQ_ASCLIN11_EXIST*/

  #if (IRQ_ASCLIN12_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_ASCLIN12TX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN12_TX_TOS | (uint32) IRQ_ASCLIN12_TX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ASCLIN12RX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN12_RX_TOS | (uint32) IRQ_ASCLIN12_RX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ASCLIN12ERR.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN12_ERR_TOS | (uint32) IRQ_ASCLIN12_ERR_PRIO));
  #endif/*End of IRQ_ASCLIN12_EXIST*/

  #if (IRQ_ASCLIN13_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_ASCLIN13TX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN13_TX_TOS | (uint32) IRQ_ASCLIN13_TX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ASCLIN13RX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN13_RX_TOS | (uint32) IRQ_ASCLIN13_RX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ASCLIN13ERR.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN13_ERR_TOS | (uint32) IRQ_ASCLIN13_ERR_PRIO));
  #endif/*End of IRQ_ASCLIN13_EXIST*/

  #if (IRQ_ASCLIN14_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_ASCLIN14TX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN14_TX_TOS | (uint32) IRQ_ASCLIN14_TX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ASCLIN14RX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN14_RX_TOS | (uint32) IRQ_ASCLIN14_RX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ASCLIN14ERR.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN14_ERR_TOS | (uint32) IRQ_ASCLIN14_ERR_PRIO));
  #endif/*End of IRQ_ASCLIN14_EXIST*/

  #if (IRQ_ASCLIN15_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_ASCLIN15TX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN15_TX_TOS | (uint32) IRQ_ASCLIN15_TX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ASCLIN15RX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN15_RX_TOS | (uint32) IRQ_ASCLIN15_RX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ASCLIN15ERR.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN15_ERR_TOS | (uint32) IRQ_ASCLIN15_ERR_PRIO));
  #endif/*End of IRQ_ASCLIN15_EXIST*/

  #if (IRQ_ASCLIN16_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_ASCLIN16TX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN16_TX_TOS | (uint32) IRQ_ASCLIN16_TX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ASCLIN16RX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN16_RX_TOS | (uint32) IRQ_ASCLIN16_RX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ASCLIN16ERR.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN16_ERR_TOS | (uint32) IRQ_ASCLIN16_ERR_PRIO));
  #endif/*End of IRQ_ASCLIN16_EXIST*/

  #if (IRQ_ASCLIN17_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_ASCLIN17TX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN17_TX_TOS | (uint32) IRQ_ASCLIN17_TX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ASCLIN17RX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN17_RX_TOS | (uint32) IRQ_ASCLIN17_RX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ASCLIN17ERR.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN17_ERR_TOS | (uint32) IRQ_ASCLIN17_ERR_PRIO));
  #endif/*End of IRQ_ASCLIN17_EXIST*/

  #if (IRQ_ASCLIN18_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_ASCLIN18TX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN18_TX_TOS | (uint32) IRQ_ASCLIN18_TX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ASCLIN18RX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN18_RX_TOS | (uint32) IRQ_ASCLIN18_RX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ASCLIN18ERR.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN18_ERR_TOS | (uint32) IRQ_ASCLIN18_ERR_PRIO));
  #endif/*End of IRQ_ASCLIN18_EXIST*/

  #if (IRQ_ASCLIN19_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_ASCLIN19TX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN19_TX_TOS | (uint32) IRQ_ASCLIN19_TX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ASCLIN19RX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN19_RX_TOS | (uint32) IRQ_ASCLIN19_RX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ASCLIN19ERR.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN19_ERR_TOS | (uint32) IRQ_ASCLIN19_ERR_PRIO));
  #endif/*End of IRQ_ASCLIN19_EXIST*/

  #if (IRQ_ASCLIN20_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_ASCLIN20TX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN20_TX_TOS | (uint32) IRQ_ASCLIN20_TX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ASCLIN20RX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN20_RX_TOS | (uint32) IRQ_ASCLIN20_RX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ASCLIN20ERR.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN20_ERR_TOS | (uint32) IRQ_ASCLIN20_ERR_PRIO));
  #endif/*End of IRQ_ASCLIN20_EXIST*/

  #if (IRQ_ASCLIN21_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_ASCLIN21TX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN21_TX_TOS | (uint32) IRQ_ASCLIN21_TX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ASCLIN21RX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN21_RX_TOS | (uint32) IRQ_ASCLIN21_RX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ASCLIN21ERR.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN21_ERR_TOS | (uint32) IRQ_ASCLIN21_ERR_PRIO));
  #endif/*End of IRQ_ASCLIN21_EXIST*/

  #if (IRQ_ASCLIN22_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_ASCLIN22TX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN22_TX_TOS | (uint32) IRQ_ASCLIN22_TX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ASCLIN22RX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN22_RX_TOS | (uint32) IRQ_ASCLIN22_RX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ASCLIN22ERR.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN22_ERR_TOS | (uint32) IRQ_ASCLIN22_ERR_PRIO));
  #endif/*End of IRQ_ASCLIN22_EXIST*/

  #if (IRQ_ASCLIN23_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_ASCLIN23TX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN23_TX_TOS | (uint32) IRQ_ASCLIN23_TX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ASCLIN23RX.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN23_RX_TOS | (uint32) IRQ_ASCLIN23_RX_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ASCLIN23ERR.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ASCLIN23_ERR_TOS | (uint32) IRQ_ASCLIN23_ERR_PRIO));
  #endif/*End of IRQ_ASCLIN23_EXIST*/

}
#endif/*End of IRQ_ASCLIN_EXIST*/

#if (IRQ_ADC_EXIST == STD_ON)
/*******************************************************************************
** Syntax :  void IrqAdc_Init(void)                                           **
**                                                                            **
** Service ID:  none                                                          **
**                                                                            **
** Sync/Async:  Synchronous                                                   **
**                                                                            **
** Reentrancy:  non reentrant                                                 **
**                                                                            **
** Parameters (in): none                                                      **
**                                                                            **
** Parameters (out): none                                                     **
**                                                                            **
** Return value: none                                                         **
**                                                                            **
** Description : To set the interrupt priority for various                    **
**               service nodes according to priority configurartion.          **
**                                                                            **
*******************************************************************************/
void IrqAdc_Init(void)
{


  #if (IRQ_ADC0_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_VADCG0SR0.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADC0_SR0_TOS | (uint32) IRQ_ADC0_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_VADCG0SR1.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADC0_SR1_TOS | (uint32) IRQ_ADC0_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_VADCG0SR2.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADC0_SR2_TOS | (uint32) IRQ_ADC0_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_VADCG0SR3.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADC0_SR3_TOS | (uint32) IRQ_ADC0_SR3_PRIO));
  #endif/*End of IRQ_ADC0_EXIST*/

  #if (IRQ_ADC1_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_VADCG1SR0.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADC1_SR0_TOS | (uint32) IRQ_ADC1_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_VADCG1SR1.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADC1_SR1_TOS | (uint32) IRQ_ADC1_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_VADCG1SR2.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADC1_SR2_TOS | (uint32) IRQ_ADC1_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_VADCG1SR3.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADC1_SR3_TOS | (uint32) IRQ_ADC1_SR3_PRIO));
  #endif/*End of IRQ_ADC1_EXIST*/

  #if (IRQ_ADC2_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_VADCG2SR0.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADC2_SR0_TOS | (uint32) IRQ_ADC2_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_VADCG2SR1.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADC2_SR1_TOS | (uint32) IRQ_ADC2_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_VADCG2SR2.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADC2_SR2_TOS | (uint32) IRQ_ADC2_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_VADCG2SR3.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADC2_SR3_TOS | (uint32) IRQ_ADC2_SR3_PRIO));
  #endif/*End of IRQ_ADC2_EXIST*/

  #if (IRQ_ADC3_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_VADCG3SR0.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADC3_SR0_TOS | (uint32) IRQ_ADC3_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_VADCG3SR1.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADC3_SR1_TOS | (uint32) IRQ_ADC3_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_VADCG3SR2.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADC3_SR2_TOS | (uint32) IRQ_ADC3_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_VADCG3SR3.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADC3_SR3_TOS | (uint32) IRQ_ADC3_SR3_PRIO));
  #endif/*End of IRQ_ADC3_EXIST*/

  #if (IRQ_ADC4_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_VADCG4SR0.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADC4_SR0_TOS | (uint32) IRQ_ADC4_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_VADCG4SR1.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADC4_SR1_TOS | (uint32) IRQ_ADC4_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_VADCG4SR2.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADC4_SR2_TOS | (uint32) IRQ_ADC4_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_VADCG4SR3.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADC4_SR3_TOS | (uint32) IRQ_ADC4_SR3_PRIO));
  #endif/*End of IRQ_ADC4_EXIST*/

  #if (IRQ_ADC5_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_VADCG5SR0.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADC5_SR0_TOS | (uint32) IRQ_ADC5_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_VADCG5SR1.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADC5_SR1_TOS | (uint32) IRQ_ADC5_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_VADCG5SR2.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADC5_SR2_TOS | (uint32) IRQ_ADC5_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_VADCG5SR3.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADC5_SR3_TOS | (uint32) IRQ_ADC5_SR3_PRIO));
  #endif/*End of IRQ_ADC5_EXIST*/

  #if (IRQ_ADC6_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_VADCG6SR0.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADC6_SR0_TOS | (uint32) IRQ_ADC6_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_VADCG6SR1.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADC6_SR1_TOS | (uint32) IRQ_ADC6_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_VADCG6SR2.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADC6_SR2_TOS | (uint32) IRQ_ADC6_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_VADCG6SR3.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADC6_SR3_TOS | (uint32) IRQ_ADC6_SR3_PRIO));
  #endif/*End of IRQ_ADC6_EXIST*/

  #if (IRQ_ADC7_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_VADCG7SR0.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADC7_SR0_TOS | (uint32) IRQ_ADC7_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_VADCG7SR1.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADC7_SR1_TOS | (uint32) IRQ_ADC7_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_VADCG7SR2.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADC7_SR2_TOS | (uint32) IRQ_ADC7_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_VADCG7SR3.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADC7_SR3_TOS | (uint32) IRQ_ADC7_SR3_PRIO));
  #endif/*End of IRQ_ADC7_EXIST*/

  #if (IRQ_ADC8_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_VADCG8SR0.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADC8_SR0_TOS | (uint32) IRQ_ADC8_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_VADCG8SR1.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADC8_SR1_TOS | (uint32) IRQ_ADC8_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_VADCG8SR2.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADC8_SR2_TOS | (uint32) IRQ_ADC8_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_VADCG8SR3.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADC8_SR3_TOS | (uint32) IRQ_ADC8_SR3_PRIO));
  #endif/*End of IRQ_ADC8_EXIST*/

  #if (IRQ_ADC9_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_VADCG9SR0.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADC9_SR0_TOS | (uint32) IRQ_ADC9_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_VADCG9SR1.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADC9_SR1_TOS | (uint32) IRQ_ADC9_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_VADCG9SR2.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADC9_SR2_TOS | (uint32) IRQ_ADC9_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_VADCG9SR3.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADC9_SR3_TOS | (uint32) IRQ_ADC9_SR3_PRIO));
  #endif/*End of IRQ_ADC9_EXIST*/

  #if (IRQ_ADC10_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_VADCG10SR0.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADC10_SR0_TOS | (uint32) IRQ_ADC10_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_VADCG10SR1.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADC10_SR1_TOS | (uint32) IRQ_ADC10_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_VADCG10SR2.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADC10_SR2_TOS | (uint32) IRQ_ADC10_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_VADCG10SR3.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADC10_SR3_TOS | (uint32) IRQ_ADC10_SR3_PRIO));
  #endif/*End of IRQ_ADC10_EXIST*/

  #if (IRQ_ADC11_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_VADCG11SR0.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADC11_SR0_TOS | (uint32) IRQ_ADC11_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_VADCG11SR1.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADC11_SR1_TOS | (uint32) IRQ_ADC11_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_VADCG11SR2.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADC11_SR2_TOS | (uint32) IRQ_ADC11_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_VADCG11SR3.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADC11_SR3_TOS | (uint32) IRQ_ADC11_SR3_PRIO));
  #endif/*End of IRQ_ADC11_EXIST*/


  #if (IRQ_ADCCG0_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_VADCCG0SR0.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADCCG0_SR0_TOS | (uint32) IRQ_ADCCG0_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_VADCCG0SR1.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADCCG0_SR1_TOS | (uint32) IRQ_ADCCG0_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_VADCCG0SR2.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADCCG0_SR2_TOS | (uint32) IRQ_ADCCG0_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_VADCCG0SR3.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADCCG0_SR3_TOS | (uint32) IRQ_ADCCG0_SR3_PRIO));
  #endif/*End of IRQ_ADCCG0_EXIST*/

  #if (IRQ_ADCCG1_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_VADCCG1SR0.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADCCG1_SR0_TOS | (uint32) IRQ_ADCCG1_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_VADCCG1SR1.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADCCG1_SR1_TOS | (uint32) IRQ_ADCCG1_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_VADCCG1SR2.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADCCG1_SR2_TOS | (uint32) IRQ_ADCCG1_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_VADCCG1SR3.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_ADCCG1_SR3_TOS | (uint32) IRQ_ADCCG1_SR3_PRIO));
  #endif/*End of IRQ_ADCCG1_EXIST*/


}
#endif /*End of IRQ_ADC_EXIST*/


#if (IRQ_SENT_EXIST == STD_ON)
/*******************************************************************************
** Syntax :  void IrqSent_Init(void)                                          **
**                                                                            **
** Service ID:  none                                                          **
**                                                                            **
** Sync/Async:  Synchronous                                                   **
**                                                                            **
** Reentrancy:  non reentrant                                                 **
**                                                                            **
** Parameters (in): none                                                      **
**                                                                            **
** Parameters (out): none                                                     **
**                                                                            **
** Return value: none                                                         **
**                                                                            **
** Description : To set the interrupt priority for various                    **
**               service nodes according to priority configurartion.          **
**                                                                            **
*******************************************************************************/
void IrqSent_Init(void)
{



  IRQ_SFR_MODIFY32 (SRC_SENT0.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_SENT_SR0_TOS | (uint32) IRQ_SENT_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_SENT1.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_SENT_SR1_TOS | (uint32) IRQ_SENT_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_SENT2.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_SENT_SR2_TOS | (uint32) IRQ_SENT_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_SENT3.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_SENT_SR3_TOS | (uint32) IRQ_SENT_SR3_PRIO));
  IRQ_SFR_MODIFY32 (SRC_SENT4.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_SENT_SR4_TOS | (uint32) IRQ_SENT_SR4_PRIO));
  IRQ_SFR_MODIFY32 (SRC_SENT5.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_SENT_SR5_TOS | (uint32) IRQ_SENT_SR5_PRIO));
  IRQ_SFR_MODIFY32 (SRC_SENT6.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_SENT_SR6_TOS | (uint32) IRQ_SENT_SR6_PRIO));
  IRQ_SFR_MODIFY32 (SRC_SENT7.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_SENT_SR7_TOS | (uint32) IRQ_SENT_SR7_PRIO));
  IRQ_SFR_MODIFY32 (SRC_SENT8.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_SENT_SR8_TOS | (uint32) IRQ_SENT_SR8_PRIO));
  IRQ_SFR_MODIFY32 (SRC_SENT9.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_SENT_SR9_TOS | (uint32) IRQ_SENT_SR9_PRIO));


}
#endif /* (IRQ_SENT_EXIST == STD_ON) */

#if (IRQ_DSADC_EXIST == STD_ON)
/*******************************************************************************
** Syntax :  void IrqDsadc_Init(void)                                         **
**                                                                            **
** Service ID:  none                                                          **
**                                                                            **
** Sync/Async:  Synchronous                                                   **
**                                                                            **
** Reentrancy:  non reentrant                                                 **
**                                                                            **
** Parameters (in): none                                                      **
**                                                                            **
** Parameters (out): none                                                     **
**                                                                            **
** Return value: none                                                         **
**                                                                            **
** Description : To set the interrupt priority for various                    **
**               service nodes according to priority configurartion.          **
**                                                                            **
*******************************************************************************/
void IrqDsadc_Init(void)
{

  #if (IRQ_DSADC_SRA0_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_DSADCSRA0.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DSADC_SRA0_TOS | (uint32) IRQ_DSADC_SRA0_PRIO));
  #endif/*End of IRQ_DSADC_SRA0_EXIST*/
  #if (IRQ_DSADC_SRA1_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_DSADCSRA1.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DSADC_SRA1_TOS | (uint32) IRQ_DSADC_SRA1_PRIO));
  #endif/*End of IRQ_DSADC_SRA1_EXIST*/
  #if (IRQ_DSADC_SRA2_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_DSADCSRA2.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DSADC_SRA2_TOS | (uint32) IRQ_DSADC_SRA2_PRIO));
  #endif/*End of IRQ_DSADC_SRA2_EXIST*/
  #if (IRQ_DSADC_SRA3_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_DSADCSRA3.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DSADC_SRA3_TOS | (uint32) IRQ_DSADC_SRA3_PRIO));
  #endif/*End of IRQ_DSADC_SRA3_EXIST*/
  #if (IRQ_DSADC_SRA4_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_DSADCSRA4.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DSADC_SRA4_TOS | (uint32) IRQ_DSADC_SRA4_PRIO));
  #endif/*End of IRQ_DSADC_SRA4_EXIST*/
  #if (IRQ_DSADC_SRA5_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_DSADCSRA5.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DSADC_SRA5_TOS | (uint32) IRQ_DSADC_SRA5_PRIO));
  #endif/*End of IRQ_DSADC_SRA5_EXIST*/
  #if (IRQ_DSADC_SRA6_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_DSADCSRA6.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DSADC_SRA6_TOS | (uint32) IRQ_DSADC_SRA6_PRIO));
  #endif/*End of IRQ_DSADC_SRA6_EXIST*/
  #if (IRQ_DSADC_SRA7_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_DSADCSRA7.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DSADC_SRA7_TOS | (uint32) IRQ_DSADC_SRA7_PRIO));
  #endif/*End of IRQ_DSADC_SRA7_EXIST*/
  #if (IRQ_DSADC_SRA8_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_DSADCSRA8.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DSADC_SRA8_TOS | (uint32) IRQ_DSADC_SRA8_PRIO));
  #endif/*End of IRQ_DSADC_SRA8_EXIST*/
  #if (IRQ_DSADC_SRA9_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_DSADCSRA9.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DSADC_SRA9_TOS | (uint32) IRQ_DSADC_SRA9_PRIO));
  #endif/*End of IRQ_DSADC_SRA9_EXIST*/
  #if (IRQ_DSADC_SRA10_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_DSADCSRA10.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DSADC_SRA10_TOS | (uint32) IRQ_DSADC_SRA10_PRIO));
  #endif/*End of IRQ_DSADC_SRA10_EXIST*/
  #if (IRQ_DSADC_SRA11_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_DSADCSRA11.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DSADC_SRA11_TOS | (uint32) IRQ_DSADC_SRA11_PRIO));
  #endif/*End of IRQ_DSADC_SRA11_EXIST*/
  #if (IRQ_DSADC_SRA12_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_DSADCSRA12.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DSADC_SRA12_TOS | (uint32) IRQ_DSADC_SRA12_PRIO));
  #endif/*End of IRQ_DSADC_SRA12_EXIST*/
  #if (IRQ_DSADC_SRA13_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_DSADCSRA13.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DSADC_SRA13_TOS | (uint32) IRQ_DSADC_SRA13_PRIO));
  #endif/*End of IRQ_DSADC_SRA13_EXIST*/

  #if (IRQ_DSADC_SRM0_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_DSADCSRM0.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DSADC_SRM0_TOS | (uint32) IRQ_DSADC_SRM0_PRIO));
  #endif/*End of IRQ_DSADC_SRM0_EXIST*/
  #if (IRQ_DSADC_SRM1_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_DSADCSRM1.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DSADC_SRM1_TOS | (uint32) IRQ_DSADC_SRM1_PRIO));
  #endif/*End of IRQ_DSADC_SRM1_EXIST*/
  #if (IRQ_DSADC_SRM2_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_DSADCSRM2.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DSADC_SRM2_TOS | (uint32) IRQ_DSADC_SRM2_PRIO));
  #endif/*End of IRQ_DSADC_SRM2_EXIST*/
  #if (IRQ_DSADC_SRM3_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_DSADCSRM3.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DSADC_SRM3_TOS | (uint32) IRQ_DSADC_SRM3_PRIO));
  #endif/*End of IRQ_DSADC_SRM3_EXIST*/
  #if (IRQ_DSADC_SRM4_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_DSADCSRM4.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DSADC_SRM4_TOS | (uint32) IRQ_DSADC_SRM4_PRIO));
  #endif/*End of IRQ_DSADC_SRM4_EXIST*/
  #if (IRQ_DSADC_SRM5_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_DSADCSRM5.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DSADC_SRM5_TOS | (uint32) IRQ_DSADC_SRM5_PRIO));
  #endif/*End of IRQ_DSADC_SRM5_EXIST*/
  #if (IRQ_DSADC_SRM6_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_DSADCSRM6.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DSADC_SRM6_TOS | (uint32) IRQ_DSADC_SRM6_PRIO));
  #endif/*End of IRQ_DSADC_SRM6_EXIST*/
  #if (IRQ_DSADC_SRM7_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_DSADCSRM7.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DSADC_SRM7_TOS | (uint32) IRQ_DSADC_SRM7_PRIO));
  #endif/*End of IRQ_DSADC_SRM7_EXIST*/
  #if (IRQ_DSADC_SRM8_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_DSADCSRM8.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DSADC_SRM8_TOS | (uint32) IRQ_DSADC_SRM8_PRIO));
  #endif/*End of IRQ_DSADC_SRM8_EXIST*/
  #if (IRQ_DSADC_SRM9_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_DSADCSRM9.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DSADC_SRM9_TOS | (uint32) IRQ_DSADC_SRM9_PRIO));
  #endif/*End of IRQ_DSADC_SRM9_EXIST*/
  #if (IRQ_DSADC_SRM10_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_DSADCSRM10.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DSADC_SRM10_TOS | (uint32) IRQ_DSADC_SRM10_PRIO));
  #endif/*End of IRQ_DSADC_SRM10_EXIST*/
  #if (IRQ_DSADC_SRM11_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_DSADCSRM11.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DSADC_SRM11_TOS | (uint32) IRQ_DSADC_SRM11_PRIO));
  #endif/*End of IRQ_DSADC_SRM11_EXIST*/
  #if (IRQ_DSADC_SRM12_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_DSADCSRM12.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DSADC_SRM12_TOS | (uint32) IRQ_DSADC_SRM12_PRIO));
  #endif/*End of IRQ_DSADC_SRM12_EXIST*/
  #if (IRQ_DSADC_SRM13_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_DSADCSRM13.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DSADC_SRM13_TOS | (uint32) IRQ_DSADC_SRM13_PRIO));
  #endif/*End of IRQ_DSADC_SRM13_EXIST*/
}
#endif /* (IRQ_DSADC_EXIST == STD_ON) */

#if (IRQ_FLEXRAY_EXIST == STD_ON)
/*******************************************************************************
** Syntax :  void IrqEray_Init(void)                                          **
**                                                                            **
** Service ID:  none                                                          **
**                                                                            **
** Sync/Async:  Synchronous                                                   **
**                                                                            **
** Reentrancy:  non reentrant                                                 **
**                                                                            **
** Parameters (in): none                                                      **
**                                                                            **
** Parameters (out): none                                                     **
**                                                                            **
** Return value: none                                                         **
**                                                                            **
** Description : To set the interrupt priority for                            **
**               service nodes according to priority configurartion.          **
**                                                                            **
*******************************************************************************/
void IrqFlexray_Init(void)
{

  #if (IRQ_FLEXRAY0_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_ERAY_ERAY0_INT0.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_FLEXRAY0_INT0_TOS | (uint32) IRQ_FLEXRAY0_INT0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ERAY_ERAY0_INT1.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_FLEXRAY0_INT1_TOS | (uint32) IRQ_FLEXRAY0_INT1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ERAY_ERAY0_TINT0.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_FLEXRAY0_TimerInt0_TOS | (uint32) IRQ_FLEXRAY0_TimerInt0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ERAY_ERAY0_TINT1.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_FLEXRAY0_TimerInt1_TOS | (uint32) IRQ_FLEXRAY0_TimerInt1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ERAY_ERAY0_NDAT0.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_FLEXRAY0_NewData0_TOS | (uint32) IRQ_FLEXRAY0_NewData0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ERAY_ERAY0_NDAT1.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_FLEXRAY0_NewData1_TOS | (uint32) IRQ_FLEXRAY0_NewData1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ERAY_ERAY0_MBSC0.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_FLEXRAY0_MBSC0_TOS | (uint32) IRQ_FLEXRAY0_MBSC0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ERAY_ERAY0_MBSC1.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_FLEXRAY0_MBSC1_TOS | (uint32) IRQ_FLEXRAY0_MBSC1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ERAY_ERAY0_OBUSY.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_FLEXRAY0_OBusy_TOS | (uint32) IRQ_FLEXRAY0_OBusy_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ERAY_ERAY0_IBUSY.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_FLEXRAY0_IBusy_TOS | (uint32) IRQ_FLEXRAY0_IBusy_PRIO));
  #endif/*End of IRQ_FLEXRAY0_EXIST*/

  #if (IRQ_FLEXRAY1_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_ERAY_ERAY1_INT0.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_FLEXRAY1_INT0_TOS | (uint32) IRQ_FLEXRAY1_INT0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ERAY_ERAY1_INT1.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_FLEXRAY1_INT1_TOS | (uint32) IRQ_FLEXRAY1_INT1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ERAY_ERAY1_TINT0.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_FLEXRAY1_TimerInt0_TOS | (uint32) IRQ_FLEXRAY1_TimerInt0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ERAY_ERAY1_TINT1.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_FLEXRAY1_TimerInt1_TOS | (uint32) IRQ_FLEXRAY1_TimerInt1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ERAY_ERAY1_NDAT0.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_FLEXRAY1_NewData0_TOS | (uint32) IRQ_FLEXRAY1_NewData0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ERAY_ERAY1_NDAT1.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_FLEXRAY1_NewData1_TOS | (uint32) IRQ_FLEXRAY1_NewData1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ERAY_ERAY1_MBSC0.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_FLEXRAY1_MBSC0_TOS | (uint32) IRQ_FLEXRAY1_MBSC0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ERAY_ERAY1_MBSC1.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_FLEXRAY1_MBSC1_TOS | (uint32) IRQ_FLEXRAY1_MBSC1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ERAY_ERAY1_OBUSY.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_FLEXRAY1_OBusy_TOS | (uint32) IRQ_FLEXRAY1_OBusy_PRIO));
  IRQ_SFR_MODIFY32 (SRC_ERAY_ERAY1_IBUSY.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_FLEXRAY1_IBusy_TOS | (uint32) IRQ_FLEXRAY1_IBusy_PRIO));
  #endif/*End of IRQ_FLEXRAY1_EXIST*/

}
#endif/*End of IRQ_FLEXRAY_EXIST*/

/*******************************************************************************
** Syntax :  void IrqEthernet_Init(void)                                      **
**                                                                            **
** Service ID:  none                                                          **
**                                                                            **
** Sync/Async:  Synchronous                                                   **
**                                                                            **
** Reentrancy:  non reentrant                                                 **
**                                                                            **
** Parameters (in): none                                                      **
**                                                                            **
** Parameters (out): none                                                     **
**                                                                            **
** Return value: none                                                         **
**                                                                            **
** Description : To set the interrupt priority for                            **
**               service nodes according to priority configurartion.          **
**                                                                            **
******************************************************************************/
#if (IRQ_GETH_EXIST == STD_ON)
void IrqEthernet_Init(void)
{
  #if (IRQ_GETH0_EXIST == STD_ON)

  #if (IRQ_GETH0_0_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GETH0.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GETH_SR0_TOS | (uint32) IRQ_GETH_SR0_PRIO));
  #endif/*End of IRQ_GETH00_EXIST*/
  #if (IRQ_GETH0_1_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GETH1.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GETH_SR1_TOS | (uint32) IRQ_GETH_SR1_PRIO));
  #endif/*End of IRQ_GETH01_EXIST*/
  #if (IRQ_GETH0_2_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GETH2.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GETH_SR2_TOS | (uint32) IRQ_GETH_SR2_PRIO));
  #endif/*End of IRQ_GETH02_EXIST*/
  #if (IRQ_GETH0_3_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GETH3.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GETH_SR3_TOS | (uint32) IRQ_GETH_SR3_PRIO));
  #endif/*End of IRQ_GETH03_EXIST*/
  #if (IRQ_GETH0_4_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GETH4.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GETH_SR4_TOS | (uint32) IRQ_GETH_SR4_PRIO));
  #endif/*End of IRQ_GETH04_EXIST*/
  #if (IRQ_GETH0_5_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GETH5.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GETH_SR5_TOS | (uint32) IRQ_GETH_SR5_PRIO));
  #endif/*End of IRQ_GETH05_EXIST*/
  #if (IRQ_GETH0_6_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GETH6.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GETH_SR6_TOS | (uint32) IRQ_GETH_SR6_PRIO));
  #endif/*End of IRQ_GETH06_EXIST*/
  #if (IRQ_GETH0_7_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GETH7.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GETH_SR7_TOS | (uint32) IRQ_GETH_SR7_PRIO));
  #endif/*End of IRQ_GETH07_EXIST*/
  #if (IRQ_GETH0_8_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GETH8.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GETH_SR8_TOS | (uint32) IRQ_GETH_SR8_PRIO));
  #endif/*End of IRQ_GETH08_EXIST*/
  #if (IRQ_GETH0_9_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GETH9.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GETH_SR9_TOS | (uint32) IRQ_GETH_SR9_PRIO));
  #endif/*End of IRQ_GETH09_EXIST*/

  #endif

  #if (IRQ_GETH1_EXIST == STD_ON)

  #if (IRQ_GETH1_0_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GETH10.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GETH1_SR0_TOS | (uint32) IRQ_GETH1_SR0_PRIO));
  #endif/*End of IRQ_GETH10_EXIST*/
  #if (IRQ_GETH1_1_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GETH11.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GETH1_SR1_TOS | (uint32) IRQ_GETH1_SR1_PRIO));
  #endif/*End of IRQ_GETH11_EXIST*/
  #if (IRQ_GETH1_2_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GETH12.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GETH1_SR2_TOS | (uint32) IRQ_GETH1_SR2_PRIO));
  #endif/*End of IRQ_GETH12_EXIST*/
  #if (IRQ_GETH1_3_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GETH13.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GETH1_SR3_TOS | (uint32) IRQ_GETH1_SR3_PRIO));
  #endif/*End of IRQ_GETH13_EXIST*/
  #if (IRQ_GETH1_4_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GETH14.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GETH1_SR4_TOS | (uint32) IRQ_GETH1_SR4_PRIO));
  #endif/*End of IRQ_GETH14_EXIST*/
  #if (IRQ_GETH1_5_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GETH15.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GETH1_SR5_TOS | (uint32) IRQ_GETH1_SR5_PRIO));
  #endif/*End of IRQ_GETH15_EXIST*/
  #if (IRQ_GETH1_6_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GETH16.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GETH1_SR6_TOS | (uint32) IRQ_GETH1_SR6_PRIO));
  #endif/*End of IRQ_GETH16_EXIST*/
  #if (IRQ_GETH1_7_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GETH17.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GETH1_SR7_TOS | (uint32) IRQ_GETH1_SR7_PRIO));
  #endif/*End of IRQ_GETH17_EXIST*/
  #if (IRQ_GETH1_8_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GETH18.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GETH1_SR8_TOS | (uint32) IRQ_GETH1_SR8_PRIO));
  #endif/*End of IRQ_GETH18_EXIST*/
  #if (IRQ_GETH1_9_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_GETH19.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_GETH1_SR9_TOS | (uint32) IRQ_GETH1_SR9_PRIO));
  #endif/*End of IRQ_GETH19_EXIST*/

  #endif
}
#endif/*End of IRQ_GETH_EXIST*/

/*******************************************************************************
** Syntax :  void IrqDma_Init(void)                                           **
**                                                                            **
** Service ID:  none                                                          **
**                                                                            **
** Sync/Async:  Synchronous                                                   **
**                                                                            **
** Reentrancy:  non reentrant                                                 **
**                                                                            **
** Parameters (in): none                                                      **
**                                                                            **
** Parameters (out): none                                                     **
**                                                                            **
** Return value: none                                                         **
**                                                                            **
** Description : To set the interrupt priority for                            **
**               service nodes according to priority configurartion.          **
**                                                                            **
*******************************************************************************/
#if (IRQ_DMA_EXIST == STD_ON)
void IrqDma_Init(void)
{
  #if(IRQ_DMA_ERR0TO3_EXIST == STD_ON)

  IRQ_SFR_MODIFY32 (SRC_DMAERR0.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_ERR0_SR_TOS | (uint32) IRQ_DMA_ERR0_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMAERR1.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_ERR1_SR_TOS | (uint32) IRQ_DMA_ERR1_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMAERR2.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_ERR2_SR_TOS | (uint32) IRQ_DMA_ERR2_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMAERR3.U, IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_ERR3_SR_TOS | (uint32) IRQ_DMA_ERR3_SR_PRIO));
  #endif/*End of IRQ_DMA_ERR0TO3_EXIST*/

  #if (IRQ_DMA_CH0TO15_EXIST == STD_ON)

  IRQ_SFR_MODIFY32 (SRC_DMACH0.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL0_SR_TOS | (uint32) IRQ_DMA_CHANNEL0_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH1.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL1_SR_TOS | (uint32) IRQ_DMA_CHANNEL1_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH2.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL2_SR_TOS | (uint32) IRQ_DMA_CHANNEL2_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH3.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL3_SR_TOS | (uint32) IRQ_DMA_CHANNEL3_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH4.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL4_SR_TOS | (uint32) IRQ_DMA_CHANNEL4_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH5.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL5_SR_TOS | (uint32) IRQ_DMA_CHANNEL5_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH6.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL6_SR_TOS | (uint32) IRQ_DMA_CHANNEL6_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH7.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL7_SR_TOS | (uint32) IRQ_DMA_CHANNEL7_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH8.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL8_SR_TOS | (uint32) IRQ_DMA_CHANNEL8_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH9.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL9_SR_TOS | (uint32) IRQ_DMA_CHANNEL9_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH10.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL10_SR_TOS | (uint32) IRQ_DMA_CHANNEL10_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH11.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL11_SR_TOS | (uint32) IRQ_DMA_CHANNEL11_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH12.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL12_SR_TOS | (uint32) IRQ_DMA_CHANNEL12_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH13.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL13_SR_TOS | (uint32) IRQ_DMA_CHANNEL13_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH14.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL14_SR_TOS | (uint32) IRQ_DMA_CHANNEL14_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH15.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL15_SR_TOS | (uint32) IRQ_DMA_CHANNEL15_SR_PRIO));
  #endif/*End of IRQ_DMA_CH0TO15_EXIST*/

  #if (IRQ_DMA_CH16TO63_EXIST == STD_ON)

  IRQ_SFR_MODIFY32 (SRC_DMACH16.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL16_SR_TOS | (uint32) IRQ_DMA_CHANNEL16_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH17.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL17_SR_TOS | (uint32) IRQ_DMA_CHANNEL17_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH18.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL18_SR_TOS | (uint32) IRQ_DMA_CHANNEL18_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH19.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL19_SR_TOS | (uint32) IRQ_DMA_CHANNEL19_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH20.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL20_SR_TOS | (uint32) IRQ_DMA_CHANNEL20_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH21.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL21_SR_TOS | (uint32) IRQ_DMA_CHANNEL21_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH22.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL22_SR_TOS | (uint32) IRQ_DMA_CHANNEL22_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH23.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL23_SR_TOS | (uint32) IRQ_DMA_CHANNEL23_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH24.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL24_SR_TOS | (uint32) IRQ_DMA_CHANNEL24_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH25.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL25_SR_TOS | (uint32) IRQ_DMA_CHANNEL25_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH26.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL26_SR_TOS | (uint32) IRQ_DMA_CHANNEL26_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH27.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL27_SR_TOS | (uint32) IRQ_DMA_CHANNEL27_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH28.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL28_SR_TOS | (uint32) IRQ_DMA_CHANNEL28_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH29.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL29_SR_TOS | (uint32) IRQ_DMA_CHANNEL29_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH30.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL30_SR_TOS | (uint32) IRQ_DMA_CHANNEL30_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH31.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL31_SR_TOS | (uint32) IRQ_DMA_CHANNEL31_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH32.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL32_SR_TOS | (uint32) IRQ_DMA_CHANNEL32_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH33.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL33_SR_TOS | (uint32) IRQ_DMA_CHANNEL33_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH34.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL34_SR_TOS | (uint32) IRQ_DMA_CHANNEL34_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH35.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL35_SR_TOS | (uint32) IRQ_DMA_CHANNEL35_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH36.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL36_SR_TOS | (uint32) IRQ_DMA_CHANNEL36_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH37.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL37_SR_TOS | (uint32) IRQ_DMA_CHANNEL37_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH38.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL38_SR_TOS | (uint32) IRQ_DMA_CHANNEL38_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH39.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL39_SR_TOS | (uint32) IRQ_DMA_CHANNEL39_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH40.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL40_SR_TOS | (uint32) IRQ_DMA_CHANNEL40_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH41.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL41_SR_TOS | (uint32) IRQ_DMA_CHANNEL41_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH42.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL42_SR_TOS | (uint32) IRQ_DMA_CHANNEL42_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH43.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL43_SR_TOS | (uint32) IRQ_DMA_CHANNEL43_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH44.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL44_SR_TOS | (uint32) IRQ_DMA_CHANNEL44_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH45.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL45_SR_TOS | (uint32) IRQ_DMA_CHANNEL45_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH46.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL46_SR_TOS | (uint32) IRQ_DMA_CHANNEL46_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH47.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL47_SR_TOS | (uint32) IRQ_DMA_CHANNEL47_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH48.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL48_SR_TOS | (uint32) IRQ_DMA_CHANNEL48_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH49.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL49_SR_TOS | (uint32) IRQ_DMA_CHANNEL49_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH50.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL50_SR_TOS | (uint32) IRQ_DMA_CHANNEL50_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH51.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL51_SR_TOS | (uint32) IRQ_DMA_CHANNEL51_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH52.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL52_SR_TOS | (uint32) IRQ_DMA_CHANNEL52_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH53.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL53_SR_TOS | (uint32) IRQ_DMA_CHANNEL53_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH54.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL54_SR_TOS | (uint32) IRQ_DMA_CHANNEL54_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH55.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL55_SR_TOS | (uint32) IRQ_DMA_CHANNEL55_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH56.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL56_SR_TOS | (uint32) IRQ_DMA_CHANNEL56_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH57.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL57_SR_TOS | (uint32) IRQ_DMA_CHANNEL57_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH58.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL58_SR_TOS | (uint32) IRQ_DMA_CHANNEL58_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH59.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL59_SR_TOS | (uint32) IRQ_DMA_CHANNEL59_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH60.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL60_SR_TOS | (uint32) IRQ_DMA_CHANNEL60_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH61.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL61_SR_TOS | (uint32) IRQ_DMA_CHANNEL61_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH62.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL62_SR_TOS | (uint32) IRQ_DMA_CHANNEL62_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH63.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL63_SR_TOS | (uint32) IRQ_DMA_CHANNEL63_SR_PRIO));
  #endif/*End of IRQ_DMA_CH16TO63_EXIST*/

  #if (IRQ_DMA_CH64TO127_EXIST == STD_ON)

  IRQ_SFR_MODIFY32 (SRC_DMACH64.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL64_SR_TOS | (uint32) IRQ_DMA_CHANNEL64_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH65.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL65_SR_TOS | (uint32) IRQ_DMA_CHANNEL65_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH66.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL66_SR_TOS | (uint32) IRQ_DMA_CHANNEL66_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH67.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL67_SR_TOS | (uint32) IRQ_DMA_CHANNEL67_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH68.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL68_SR_TOS | (uint32) IRQ_DMA_CHANNEL68_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH69.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL69_SR_TOS | (uint32) IRQ_DMA_CHANNEL69_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH70.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL70_SR_TOS | (uint32) IRQ_DMA_CHANNEL70_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH71.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL71_SR_TOS | (uint32) IRQ_DMA_CHANNEL71_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH72.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL72_SR_TOS | (uint32) IRQ_DMA_CHANNEL72_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH73.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL73_SR_TOS | (uint32) IRQ_DMA_CHANNEL73_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH74.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL74_SR_TOS | (uint32) IRQ_DMA_CHANNEL74_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH75.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL75_SR_TOS | (uint32) IRQ_DMA_CHANNEL75_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH76.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL76_SR_TOS | (uint32) IRQ_DMA_CHANNEL76_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH77.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL77_SR_TOS | (uint32) IRQ_DMA_CHANNEL77_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH78.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL78_SR_TOS | (uint32) IRQ_DMA_CHANNEL78_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH79.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL79_SR_TOS | (uint32) IRQ_DMA_CHANNEL79_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH80.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL80_SR_TOS | (uint32) IRQ_DMA_CHANNEL80_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH81.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL81_SR_TOS | (uint32) IRQ_DMA_CHANNEL81_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH82.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL82_SR_TOS | (uint32) IRQ_DMA_CHANNEL82_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH83.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL83_SR_TOS | (uint32) IRQ_DMA_CHANNEL83_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH84.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL84_SR_TOS | (uint32) IRQ_DMA_CHANNEL84_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH85.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL85_SR_TOS | (uint32) IRQ_DMA_CHANNEL85_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH86.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL86_SR_TOS | (uint32) IRQ_DMA_CHANNEL86_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH87.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL87_SR_TOS | (uint32) IRQ_DMA_CHANNEL87_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH88.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL88_SR_TOS | (uint32) IRQ_DMA_CHANNEL88_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH89.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL89_SR_TOS | (uint32) IRQ_DMA_CHANNEL89_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH90.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL90_SR_TOS | (uint32) IRQ_DMA_CHANNEL90_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH91.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL91_SR_TOS | (uint32) IRQ_DMA_CHANNEL91_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH92.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL92_SR_TOS | (uint32) IRQ_DMA_CHANNEL92_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH93.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL93_SR_TOS | (uint32) IRQ_DMA_CHANNEL93_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH94.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL94_SR_TOS | (uint32) IRQ_DMA_CHANNEL94_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH95.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL95_SR_TOS | (uint32) IRQ_DMA_CHANNEL95_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH96.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL96_SR_TOS | (uint32) IRQ_DMA_CHANNEL96_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH97.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL97_SR_TOS | (uint32) IRQ_DMA_CHANNEL97_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH98.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL98_SR_TOS | (uint32) IRQ_DMA_CHANNEL98_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH99.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL99_SR_TOS | (uint32) IRQ_DMA_CHANNEL99_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH100.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL100_SR_TOS | (uint32) IRQ_DMA_CHANNEL100_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH101.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL101_SR_TOS | (uint32) IRQ_DMA_CHANNEL101_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH102.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL102_SR_TOS | (uint32) IRQ_DMA_CHANNEL102_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH103.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL103_SR_TOS | (uint32) IRQ_DMA_CHANNEL103_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH104.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL104_SR_TOS | (uint32) IRQ_DMA_CHANNEL104_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH105.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL105_SR_TOS | (uint32) IRQ_DMA_CHANNEL105_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH106.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL106_SR_TOS | (uint32) IRQ_DMA_CHANNEL106_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH107.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL107_SR_TOS | (uint32) IRQ_DMA_CHANNEL107_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH108.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL108_SR_TOS | (uint32) IRQ_DMA_CHANNEL108_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH109.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL109_SR_TOS | (uint32) IRQ_DMA_CHANNEL109_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH110.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL110_SR_TOS | (uint32) IRQ_DMA_CHANNEL110_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH111.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL111_SR_TOS | (uint32) IRQ_DMA_CHANNEL111_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH112.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL112_SR_TOS | (uint32) IRQ_DMA_CHANNEL112_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH113.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL113_SR_TOS | (uint32) IRQ_DMA_CHANNEL113_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH114.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL114_SR_TOS | (uint32) IRQ_DMA_CHANNEL114_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH115.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL115_SR_TOS | (uint32) IRQ_DMA_CHANNEL115_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH116.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL116_SR_TOS | (uint32) IRQ_DMA_CHANNEL116_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH117.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL117_SR_TOS | (uint32) IRQ_DMA_CHANNEL117_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH118.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL118_SR_TOS | (uint32) IRQ_DMA_CHANNEL118_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH119.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL119_SR_TOS | (uint32) IRQ_DMA_CHANNEL119_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH120.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL120_SR_TOS | (uint32) IRQ_DMA_CHANNEL120_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH121.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL121_SR_TOS | (uint32) IRQ_DMA_CHANNEL121_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH122.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL122_SR_TOS | (uint32) IRQ_DMA_CHANNEL122_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH123.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL123_SR_TOS | (uint32) IRQ_DMA_CHANNEL123_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH124.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL124_SR_TOS | (uint32) IRQ_DMA_CHANNEL124_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH125.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL125_SR_TOS | (uint32) IRQ_DMA_CHANNEL125_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH126.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL126_SR_TOS | (uint32) IRQ_DMA_CHANNEL126_SR_PRIO));

  IRQ_SFR_MODIFY32 (SRC_DMACH127.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMA_CHANNEL127_SR_TOS | (uint32) IRQ_DMA_CHANNEL127_SR_PRIO));
  #endif/*End of IRQ_DMA_CH64TO127_EXIST*/

}
#endif/*End of IRQ_DMA_EXIST*/

#if (IRQ_STM_EXIST == STD_ON)
/*******************************************************************************
** Syntax :  void IrqStm_Init(void)                                           **
**                                                                            **
** Service ID:  none                                                          **
**                                                                            **
** Sync/Async:  Synchronous                                                   **
**                                                                            **
** Reentrancy:  non reentrant                                                 **
**                                                                            **
** Parameters (in): none                                                      **
**                                                                            **
** Parameters (out): none                                                     **
**                                                                            **
** Return value: none                                                         **
**                                                                            **
** Description : To set the interrupt priority for                            **
**               service nodes according to priority configurartion.          **
**                                                                            **
*******************************************************************************/
void IrqStm_Init(void)
{

  #if (IRQ_STM0_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_STM0SR0.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_STM0_SR0_TOS | (uint32) IRQ_STM0_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_STM0SR1.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_STM0_SR1_TOS | (uint32) IRQ_STM0_SR1_PRIO));
  #endif/*End of IRQ_STM0_EXIST*/

  #if (IRQ_STM1_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_STM1SR0.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_STM1_SR0_TOS | (uint32) IRQ_STM1_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_STM1SR1.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_STM1_SR1_TOS | (uint32) IRQ_STM1_SR1_PRIO));
  #endif/*End of IRQ_STM1_EXIST*/

  #if (IRQ_STM2_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_STM2SR0.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_STM2_SR0_TOS | (uint32) IRQ_STM2_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_STM2SR1.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_STM2_SR1_TOS | (uint32) IRQ_STM2_SR1_PRIO));
  #endif/*End of IRQ_STM2_EXIST*/

  #if (IRQ_STM3_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_STM3SR0.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_STM3_SR0_TOS | (uint32) IRQ_STM3_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_STM3SR1.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_STM3_SR1_TOS | (uint32) IRQ_STM3_SR1_PRIO));
  #endif/*End of IRQ_STM3_EXIST*/

  #if (IRQ_STM4_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_STM4SR0.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_STM4_SR0_TOS | (uint32) IRQ_STM4_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_STM4SR1.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_STM4_SR1_TOS | (uint32) IRQ_STM4_SR1_PRIO));
  #endif/*End of IRQ_STM4_EXIST*/

  #if (IRQ_STM5_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_STM5SR0.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_STM5_SR0_TOS | (uint32) IRQ_STM5_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_STM5SR1.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_STM5_SR1_TOS | (uint32) IRQ_STM5_SR1_PRIO));
  #endif/*End of IRQ_STM5_EXIST*/
}
#endif/*End of IRQ_STM_EXIST*/

#if (IRQ_SCU_EXIST == STD_ON)
/*******************************************************************************
** Syntax :  void IrqScu_Init(void)                                           **
**                                                                            **
** Service ID:  none                                                          **
**                                                                            **
** Sync/Async:  Synchronous                                                   **
**                                                                            **
** Reentrancy:  non reentrant                                                 **
**                                                                            **
** Parameters (in): none                                                      **
**                                                                            **
** Parameters (out): none                                                     **
**                                                                            **
** Return value: none                                                         **
**                                                                            **
** Description : To set the interrupt priority for                            **
**               service nodes according to priority configurartion.          **
**                                                                            **
*******************************************************************************/
void IrqScu_Init(void)
{

  IRQ_SFR_MODIFY32 (SRC_SCUERU0.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_SCU_ERU_SR0_TOS | (uint32) IRQ_SCU_ERU_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_SCUERU1.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_SCU_ERU_SR1_TOS | (uint32) IRQ_SCU_ERU_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_SCUERU2.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_SCU_ERU_SR2_TOS | (uint32) IRQ_SCU_ERU_SR2_PRIO));
  IRQ_SFR_MODIFY32 (SRC_SCUERU3.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_SCU_ERU_SR3_TOS | (uint32) IRQ_SCU_ERU_SR3_PRIO));
}
#endif/*End of IRQ_SCU_EXIST*/

#if (IRQ_DMU_EXIST == STD_ON)
/*******************************************************************************
** Syntax :  void IrqDmu_Init(void)                                           **
**                                                                            **
** Service ID:  none                                                          **
**                                                                            **
** Sync/Async:  Synchronous                                                   **
**                                                                            **
** Reentrancy:  non reentrant                                                 **
**                                                                            **
** Parameters (in): none                                                      **
**                                                                            **
** Parameters (out): none                                                     **
**                                                                            **
** Return value: none                                                         **
**                                                                            **
** Description : To set the interrupt priority for                            **
**               service nodes according to priority configurartion.          **
**                                                                            **
*******************************************************************************/
void IrqDmu_Init(void)
{
  #if (IRQ_DMU_HOST_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_DMUHOST.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMU_HOST_TOS | (uint32) IRQ_DMU_HOST_PRIO));
  #endif/*End of IRQ_DMU_HOST_EXIST*/

  #if (IRQ_DMU_FSI_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_DMUFSI.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_DMU_FSI_TOS | (uint32) IRQ_DMU_FSI_PRIO));
  #endif/*End of IRQ_DMU_FSI_EXIST*/
}
#endif/*End of IRQ_DMU_EXIST*/


#if (IRQ_I2C_EXIST == STD_ON)
/*******************************************************************************
** Syntax :  void IrqI2c_Init(void)                                           **
**                                                                            **
** Service ID:  none                                                          **
**                                                                            **
** Sync/Async:  Synchronous                                                   **
**                                                                            **
** Reentrancy:  non reentrant                                                 **
**                                                                            **
** Parameters (in): none                                                      **
**                                                                            **
** Parameters (out): none                                                     **
**                                                                            **
** Return value: none                                                         **
**                                                                            **
** Description : To set the interrupt priority for I2C                        **
**               service nodes according to priority configurartion.          **
**                                                                            **
*******************************************************************************/
extern void IrqI2c_Init(void) {
  #if (IRQ_I2C0_EXIST == STD_ON)
  IRQ_SFR_MODIFY32 (SRC_I2C0DTR.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_I2C_DTR_SR0_TOS | (uint32) IRQ_I2C_DTR_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_I2C0ERR.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_I2C_ERR_SR0_TOS | (uint32) IRQ_I2C_ERR_SR0_PRIO));
  IRQ_SFR_MODIFY32 (SRC_I2C0P.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_I2C_P_SR0_TOS | (uint32) IRQ_I2C_P_SR0_PRIO));
  #endif


  #if (IRQ_I2C1_EXIST == STD_ON)

  IRQ_SFR_MODIFY32 (SRC_I2C1DTR.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_I2C_DTR_SR1_TOS | (uint32) IRQ_I2C_DTR_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_I2C1ERR.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_I2C_ERR_SR1_TOS | (uint32) IRQ_I2C_ERR_SR1_PRIO));
  IRQ_SFR_MODIFY32 (SRC_I2C1P.U,  IRQ_CLEAR_MASK, \
                    ((uint32)IRQ_I2C_P_SR1_TOS | (uint32) IRQ_I2C_P_SR1_PRIO));
  #endif
}
#endif
/*******************************************************************************
** Syntax :  void Irq_ClearAllInterruptFlags(void)                            **
**                                                                            **
** Service ID:  none                                                          **
**                                                                            **
** Sync/Async:  Synchronous                                                   **
**                                                                            **
** Reentrancy:  non reentrant                                                 **
**                                                                            **
** Parameters (in): none                                                      **
**                                                                            **
** Parameters (out): none                                                     **
**                                                                            **
** Return value: none                                                         **
**                                                                            **
** Description : To clear all SRR and corresponding SRE bits.This ensures     **
** Standby mode can be entered if no pending interrupts are available.        **
**                                                                            **
*******************************************************************************/
void Irq_ClearAllInterruptFlags(void)
{
  DISABLE();



  #if (IRQ_CCU6_EXIST == STD_ON)
  Irq_ClearCcu6IntFlags();
  #endif/*End of IRQ_CCU6_EXIST*/

  #if (IRQ_GPT12_EXIST == STD_ON)
  Irq_ClearGptIntFlags();
  #endif/*End of IRQ_CCU6_EXIST*/

  #if (IRQ_GTM_EXIST == STD_ON)
  Irq_ClearGtmIntFlags();
  #endif/*End of IRQ_GTM_EXIST*/

  #if (IRQ_CAN_EXIST == STD_ON)
  Irq_ClearCanIntFlags();
  #endif/*End of IRQ_CAN_EXIST*/


  #if (IRQ_GPSRGROUP_EXIST == STD_ON)
  Irq_ClearGpsrGroupIntFlags();
  #endif/*End of IRQ_GPSRGROUP_EXIST*/

  #if (IRQ_QSPI_EXIST == STD_ON)
  Irq_ClearSpiIntFlags();
  #endif/*End of IRQ_QSPI_EXIST*/

  #if (IRQ_ASCLIN_EXIST == STD_ON)
  Irq_ClearAsclinIntFlags();
  #endif/*End of IRQ_ASCLIN_EXIST*/

  #if (IRQ_ADC_EXIST == STD_ON)
  Irq_ClearAdcIntFlags();
  #endif/*End of IRQ_ADC_EXIST*/


  #if (IRQ_FLEXRAY_EXIST == STD_ON)
  Irq_ClearFlexrayIntFlags();
  #endif/*End of IRQ_FLEXRAY_EXIST*/

  #if (IRQ_GETH_EXIST == STD_ON)
  Irq_ClearEthernetIntFlags();
  #endif/*End of IRQ_GETH_EXIST*/

  #if (IRQ_DMA_EXIST == STD_ON)
  Irq_ClearDmaIntFlags();
  #endif/*End of IRQ_DMA_EXIST*/

  #if (IRQ_STM_EXIST == STD_ON)
  Irq_ClearStmIntFlags();
  #endif/*End of IRQ_STM_EXIST*/

  #if (IRQ_SCU_EXIST == STD_ON)
  Irq_ClearScuIntFlags();
  #endif/*End of IRQ_SCU_EXIST*/

  #if (IRQ_DMU_EXIST == STD_ON)
  Irq_ClearDmuIntFlags();
  #endif/*End of IRQ_DMU_EXIST*/

  #if (IRQ_HSSL_EXIST == STD_ON)
  Irq_ClearHsslIntFlags ();
  #endif/*End of IRQ_HSSL_EXIST*/


  #if (IRQ_SENT_EXIST == STD_ON)
  Irq_ClearSentIntFlags ();
  #endif/*End of IRQ_SENT_EXIST*/

  #if (IRQ_DSADC_EXIST == STD_ON)
  Irq_ClearDsadcIntFlags ();
  #endif/*End of IRQ_DSADC_EXIST*/

  #if (IRQ_I2C_EXIST == STD_ON)
  Irq_ClearI2cIntFlags ();
  #endif/*End of IRQ_I2C_EXIST*/

}

#define IRQ_STOP_SEC_CODE_QM_GLOBAL
/* MISRA2012_RULE_20_1_JUSTIFICATION: Memmap header usage as per Autosar
   guideline. */
/*MISRA2012_RULE_4_10_JUSTIFICATION: Memmap header is repeatedly included
 without safegaurd. It complies to Autosar guidelines.*/
#include "Irq_MemMap.h"
