
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 608 
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/alu/alu.v:9]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/alu/alu.v:10]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/alu/alu.v:11]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/alu/alu.v:12]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/alu/alu.v:13]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/alu/alu.v:14]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/alu/alu.v:15]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/alu/alu.v:16]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/alu/alu.v:17]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/alu/alu.v:18]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 361.063 ; gain = 112.172
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'mips' [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/mips.v:1]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/datapath/datapath.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/datapath/pc.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff' [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/datapath/misc/dff.v:1]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff' (1#1) [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/datapath/misc/dff.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (2#1) [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/datapath/pc.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/datapath/misc/mux2.v:1]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (3#1) [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/datapath/misc/mux2.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/datapath/misc/mux2.v:1]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (3#1) [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/datapath/misc/mux2.v:1]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/datapath/regfile.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'button' [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/exmemory/button.v:1]
INFO: [Synth 8-6155] done synthesizing module 'button' (4#1) [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/exmemory/button.v:1]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/exmemory/display.v:1]
	Parameter update_interval bound to: 499999 - type: integer 
	Parameter led_interval bound to: 19999999 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/exmemory/display.v:66]
INFO: [Synth 8-6155] done synthesizing module 'display' (5#1) [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/exmemory/display.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (6#1) [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/datapath/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff__parameterized0' [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/datapath/misc/dff.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dff__parameterized0' (6#1) [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/datapath/misc/dff.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized1' [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/datapath/misc/mux2.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized1' (6#1) [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/datapath/misc/mux2.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux4' [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/datapath/misc/mux4.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux4' (7#1) [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/datapath/misc/mux4.v:1]
INFO: [Synth 8-6157] synthesizing module 'signextend' [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/datapath/misc/signextend.v:1]
INFO: [Synth 8-6155] done synthesizing module 'signextend' (8#1) [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/datapath/misc/signextend.v:1]
INFO: [Synth 8-6157] synthesizing module 'leftshift2' [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/datapath/misc/leftshift2.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'leftshift2' (9#1) [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/datapath/misc/leftshift2.v:1]
INFO: [Synth 8-6157] synthesizing module 'leftshift2__parameterized0' [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/datapath/misc/leftshift2.v:1]
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'leftshift2__parameterized0' (9#1) [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/datapath/misc/leftshift2.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux4__parameterized0' [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/datapath/misc/mux4.v:1]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux4__parameterized0' (9#1) [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/datapath/misc/mux4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (10#1) [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/datapath/datapath.v:1]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/controller/controller.v:1]
	Parameter FETCH bound to: 6'b000000 
	Parameter DECODE bound to: 6'b000001 
	Parameter MEM_ADDR_COMPUTE bound to: 6'b000010 
	Parameter MEM_READ_WORD bound to: 6'b000011 
	Parameter MEM_READ_SIGNED_BYTE bound to: 6'b000100 
	Parameter MEM_READ_UNSIGNED_BYTE bound to: 6'b000101 
	Parameter MEM_WRITE_BACK_TO_REG bound to: 6'b000110 
	Parameter MEM_WRITE_WORD bound to: 6'b000111 
	Parameter MEM_WRITE_BYTE bound to: 6'b001000 
	Parameter RTYPE_EXCUTION bound to: 6'b001001 
	Parameter RTYPE_COMPLETION bound to: 6'b001010 
	Parameter BRANCH_COMPLETION bound to: 6'b001011 
	Parameter JUMP_COMPLETION bound to: 6'b001100 
	Parameter IMM_EXCUTION bound to: 6'b001101 
	Parameter IMM_COMPLETION bound to: 6'b001110 
	Parameter RESET bound to: 6'b111110 
	Parameter HALT bound to: 6'b111111 
	Parameter LW bound to: 6'b100011 
	Parameter LB bound to: 6'b100000 
	Parameter LBU bound to: 6'b100100 
	Parameter J bound to: 6'b000010 
	Parameter RTYPE bound to: 6'b000000 
	Parameter SB bound to: 6'b101000 
	Parameter SW bound to: 6'b101011 
	Parameter ORI bound to: 6'b001101 
	Parameter LUI bound to: 6'b001111 
	Parameter BEQ bound to: 6'b000100 
	Parameter BNE bound to: 6'b000101 
	Parameter ADDI bound to: 6'b001000 
	Parameter ADDIU bound to: 6'b001001 
	Parameter SLL bound to: 6'b000000 
	Parameter SRL bound to: 6'b000010 
	Parameter SRA bound to: 6'b000011 
	Parameter OR bound to: 6'b100101 
	Parameter ADDU bound to: 6'b100001 
	Parameter ADD bound to: 6'b100000 
	Parameter SUB bound to: 6'b100010 
	Parameter SUBU bound to: 6'b100011 
	Parameter AND bound to: 6'b100100 
WARNING: [Synth 8-151] case item 6'b100100 is unreachable [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/controller/controller.v:108]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/controller/controller.v:152]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/controller/controller.v:172]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/controller/controller.v:93]
INFO: [Synth 8-6155] done synthesizing module 'controller' (11#1) [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/controller/controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/alu/alu.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter SUM bound to: 5'b00000 
	Parameter OR bound to: 5'b00001 
	Parameter AND bound to: 5'b00011 
	Parameter SL bound to: 5'b00100 
	Parameter SRL bound to: 5'b00101 
	Parameter SRA bound to: 5'b00110 
	Parameter LUI bound to: 5'b00111 
	Parameter ORI bound to: 5'b01000 
	Parameter SUB bound to: 5'b01001 
	Parameter NEQ bound to: 5'b01010 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/alu/alu.v:24]
INFO: [Synth 8-6155] done synthesizing module 'alu' (12#1) [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/alu/alu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mips' (13#1) [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/mips.v:1]
INFO: [Synth 8-6157] synthesizing module 'exmemory' [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/exmemory/exmemory.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rom' [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/exmemory/rom.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'D:\6.dat' is read successfully [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/exmemory/rom.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rom' (14#1) [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/exmemory/rom.v:1]
INFO: [Synth 8-6157] synthesizing module 'ram' [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/exmemory/ram.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram' (15#1) [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/exmemory/ram.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/exmemory/exmemory.v:46]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/exmemory/exmemory.v:68]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/exmemory/exmemory.v:44]
INFO: [Synth 8-6155] done synthesizing module 'exmemory' (16#1) [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/exmemory/exmemory.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (17#1) [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/top.v:1]
WARNING: [Synth 8-3331] design display has unconnected port blank[30]
WARNING: [Synth 8-3331] design display has unconnected port blank[29]
WARNING: [Synth 8-3331] design display has unconnected port blank[28]
WARNING: [Synth 8-3331] design display has unconnected port blank[27]
WARNING: [Synth 8-3331] design display has unconnected port blank[26]
WARNING: [Synth 8-3331] design display has unconnected port blank[25]
WARNING: [Synth 8-3331] design display has unconnected port blank[24]
WARNING: [Synth 8-3331] design display has unconnected port blank[23]
WARNING: [Synth 8-3331] design display has unconnected port blank[22]
WARNING: [Synth 8-3331] design display has unconnected port blank[21]
WARNING: [Synth 8-3331] design display has unconnected port blank[20]
WARNING: [Synth 8-3331] design display has unconnected port blank[19]
WARNING: [Synth 8-3331] design display has unconnected port blank[18]
WARNING: [Synth 8-3331] design display has unconnected port blank[17]
WARNING: [Synth 8-3331] design display has unconnected port blank[16]
WARNING: [Synth 8-3331] design display has unconnected port blank[15]
WARNING: [Synth 8-3331] design display has unconnected port blank[14]
WARNING: [Synth 8-3331] design display has unconnected port blank[13]
WARNING: [Synth 8-3331] design display has unconnected port blank[12]
WARNING: [Synth 8-3331] design display has unconnected port blank[11]
WARNING: [Synth 8-3331] design display has unconnected port blank[10]
WARNING: [Synth 8-3331] design display has unconnected port blank[9]
WARNING: [Synth 8-3331] design display has unconnected port blank[8]
WARNING: [Synth 8-3331] design display has unconnected port blank[7]
WARNING: [Synth 8-3331] design display has unconnected port blank[6]
WARNING: [Synth 8-3331] design display has unconnected port blank[5]
WARNING: [Synth 8-3331] design display has unconnected port blank[4]
WARNING: [Synth 8-3331] design display has unconnected port blank[3]
WARNING: [Synth 8-3331] design display has unconnected port blank[2]
WARNING: [Synth 8-3331] design display has unconnected port blank[1]
WARNING: [Synth 8-3331] design display has unconnected port blank[0]
WARNING: [Synth 8-3331] design display has unconnected port num1[31]
WARNING: [Synth 8-3331] design display has unconnected port num1[30]
WARNING: [Synth 8-3331] design display has unconnected port num1[29]
WARNING: [Synth 8-3331] design display has unconnected port num1[28]
WARNING: [Synth 8-3331] design display has unconnected port num1[27]
WARNING: [Synth 8-3331] design display has unconnected port num1[26]
WARNING: [Synth 8-3331] design display has unconnected port num1[25]
WARNING: [Synth 8-3331] design display has unconnected port num1[24]
WARNING: [Synth 8-3331] design display has unconnected port num1[23]
WARNING: [Synth 8-3331] design display has unconnected port num1[22]
WARNING: [Synth 8-3331] design display has unconnected port num1[21]
WARNING: [Synth 8-3331] design display has unconnected port num1[20]
WARNING: [Synth 8-3331] design display has unconnected port num1[19]
WARNING: [Synth 8-3331] design display has unconnected port num1[18]
WARNING: [Synth 8-3331] design display has unconnected port num1[17]
WARNING: [Synth 8-3331] design display has unconnected port num1[16]
WARNING: [Synth 8-3331] design display has unconnected port num1[15]
WARNING: [Synth 8-3331] design display has unconnected port num1[14]
WARNING: [Synth 8-3331] design display has unconnected port num1[13]
WARNING: [Synth 8-3331] design display has unconnected port num1[12]
WARNING: [Synth 8-3331] design display has unconnected port num1[11]
WARNING: [Synth 8-3331] design display has unconnected port num1[10]
WARNING: [Synth 8-3331] design display has unconnected port num1[9]
WARNING: [Synth 8-3331] design display has unconnected port num1[8]
WARNING: [Synth 8-3331] design display has unconnected port num2[31]
WARNING: [Synth 8-3331] design display has unconnected port num2[30]
WARNING: [Synth 8-3331] design display has unconnected port num2[29]
WARNING: [Synth 8-3331] design display has unconnected port num2[28]
WARNING: [Synth 8-3331] design display has unconnected port num2[27]
WARNING: [Synth 8-3331] design display has unconnected port num2[26]
WARNING: [Synth 8-3331] design display has unconnected port num2[25]
WARNING: [Synth 8-3331] design display has unconnected port num2[24]
WARNING: [Synth 8-3331] design display has unconnected port num2[23]
WARNING: [Synth 8-3331] design display has unconnected port num2[22]
WARNING: [Synth 8-3331] design display has unconnected port num2[21]
WARNING: [Synth 8-3331] design display has unconnected port num2[20]
WARNING: [Synth 8-3331] design display has unconnected port num2[19]
WARNING: [Synth 8-3331] design display has unconnected port num2[18]
WARNING: [Synth 8-3331] design display has unconnected port num2[17]
WARNING: [Synth 8-3331] design display has unconnected port num2[16]
WARNING: [Synth 8-3331] design display has unconnected port num2[15]
WARNING: [Synth 8-3331] design display has unconnected port num2[14]
WARNING: [Synth 8-3331] design display has unconnected port num2[13]
WARNING: [Synth 8-3331] design display has unconnected port num2[12]
WARNING: [Synth 8-3331] design display has unconnected port num2[11]
WARNING: [Synth 8-3331] design display has unconnected port num2[10]
WARNING: [Synth 8-3331] design display has unconnected port num2[9]
WARNING: [Synth 8-3331] design display has unconnected port num2[8]
WARNING: [Synth 8-3331] design display has unconnected port num3[31]
WARNING: [Synth 8-3331] design display has unconnected port num3[30]
WARNING: [Synth 8-3331] design display has unconnected port num3[29]
WARNING: [Synth 8-3331] design display has unconnected port num3[28]
WARNING: [Synth 8-3331] design display has unconnected port num3[27]
WARNING: [Synth 8-3331] design display has unconnected port num3[26]
WARNING: [Synth 8-3331] design display has unconnected port num3[25]
WARNING: [Synth 8-3331] design display has unconnected port num3[24]
WARNING: [Synth 8-3331] design display has unconnected port num3[23]
WARNING: [Synth 8-3331] design display has unconnected port num3[22]
WARNING: [Synth 8-3331] design display has unconnected port num3[21]
WARNING: [Synth 8-3331] design display has unconnected port num3[20]
WARNING: [Synth 8-3331] design display has unconnected port num3[19]
WARNING: [Synth 8-3331] design display has unconnected port num3[18]
WARNING: [Synth 8-3331] design display has unconnected port num3[17]
WARNING: [Synth 8-3331] design display has unconnected port num3[16]
WARNING: [Synth 8-3331] design display has unconnected port num3[15]
WARNING: [Synth 8-3331] design display has unconnected port num3[14]
WARNING: [Synth 8-3331] design display has unconnected port num3[13]
WARNING: [Synth 8-3331] design display has unconnected port num3[12]
WARNING: [Synth 8-3331] design display has unconnected port num3[11]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 398.613 ; gain = 149.723
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 398.613 ; gain = 149.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 398.613 ; gain = 149.723
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/constrs_1/new/ports.xdc]
Finished Parsing XDC File [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/constrs_1/new/ports.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/constrs_1/new/ports.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 740.891 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 740.891 ; gain = 492.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 740.891 ; gain = 492.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 740.891 ; gain = 492.000
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "seg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5545] ROM "selcnt_1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cursel" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "selcnt_2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cursel_0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "MEM_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MEM_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MEM_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MEM_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MEM_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MEM_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MEM_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MEM_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MEM_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MEM_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MEM_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MEM_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MEM_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MEM_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MEM_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MEM_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MEM_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MEM_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MEM_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MEM_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MEM_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MEM_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MEM_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MEM_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MEM_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MEM_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MEM_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MEM_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MEM_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MEM_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MEM_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MEM_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'controller'
INFO: [Synth 8-5546] ROM "ALUSrcA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUSrcA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOP" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOP" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ALUOP" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "nextState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUSrcB" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegDst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IRWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemToReg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "IorD" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "PCWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemMode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "nextState" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "nextState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "nextState" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/alu/alu.v:21]
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "aluResult" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ROM" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextState_reg' [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/controller/controller.v:96]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nextState_reg' [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/controller/controller.v:96]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RESET |                00000000000000001 |                           111110
                   FETCH |                00000000000000010 |                           000000
                  DECODE |                00000000000000100 |                           000001
        MEM_ADDR_COMPUTE |                00000000000001000 |                           000010
           MEM_READ_WORD |                00000000000010000 |                           000011
    MEM_READ_SIGNED_BYTE |                00000000000100000 |                           000100
  MEM_READ_UNSIGNED_BYTE |                00000000001000000 |                           000101
   MEM_WRITE_BACK_TO_REG |                00000000010000000 |                           000110
          MEM_WRITE_BYTE |                00000000100000000 |                           001000
          MEM_WRITE_WORD |                00000001000000000 |                           000111
         JUMP_COMPLETION |                00000010000000000 |                           001100
          RTYPE_EXCUTION |                00000100000000000 |                           001001
        RTYPE_COMPLETION |                00001000000000000 |                           001010
            IMM_EXCUTION |                00010000000000000 |                           001101
          IMM_COMPLETION |                00100000000000000 |                           001110
       BRANCH_COMPLETION |                01000000000000000 |                           001011
                    HALT |                10000000000000000 |                           111111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'controller'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nextState_reg' [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/controller/controller.v:96]
WARNING: [Synth 8-327] inferring latch for variable 'aluResult_reg' [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/mips/alu/alu.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'memReadData_reg' [C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.srcs/sources_1/imports/new/exmemory/exmemory.v:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 740.891 ; gain = 492.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 40    
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 6     
	  11 Input     32 Bit        Muxes := 1     
	 118 Input     32 Bit        Muxes := 1     
	  17 Input     17 Bit        Muxes := 1     
	  14 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   6 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	  17 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 39    
	   3 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 7     
	  11 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dff 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux2__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module button 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
	   3 Input      1 Bit        Muxes := 1     
Module dff__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mux2__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mux4__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module controller 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input     17 Bit        Muxes := 1     
	  14 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   6 Input     17 Bit        Muxes := 1     
	  17 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	  17 Input      1 Bit        Muxes := 7     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  11 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 1     
Module rom 
Detailed RTL Component Info : 
+---Muxes : 
	 118 Input     32 Bit        Muxes := 1     
Module exmemory 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "selcnt_2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cursel_0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "selcnt_1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cursel" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "nextState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nextState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nextState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ALUOP" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance '_mips/_datapath/mips_reg/_btn/IOState_reg[1]' (FDRE) to '_mips/_datapath/mips_reg/_btn/IOState_reg[31]'
INFO: [Synth 8-3886] merging instance '_mips/_datapath/mips_reg/_btn/IOState_reg[2]' (FDRE) to '_mips/_datapath/mips_reg/_btn/IOState_reg[31]'
INFO: [Synth 8-3886] merging instance '_mips/_datapath/mips_reg/_btn/IOState_reg[3]' (FDRE) to '_mips/_datapath/mips_reg/_btn/IOState_reg[31]'
INFO: [Synth 8-3886] merging instance '_mips/_datapath/mips_reg/_btn/IOState_reg[4]' (FDRE) to '_mips/_datapath/mips_reg/_btn/IOState_reg[31]'
INFO: [Synth 8-3886] merging instance '_mips/_datapath/mips_reg/_btn/IOState_reg[5]' (FDRE) to '_mips/_datapath/mips_reg/_btn/IOState_reg[31]'
INFO: [Synth 8-3886] merging instance '_mips/_datapath/mips_reg/_btn/IOState_reg[6]' (FDRE) to '_mips/_datapath/mips_reg/_btn/IOState_reg[31]'
INFO: [Synth 8-3886] merging instance '_mips/_datapath/mips_reg/_btn/IOState_reg[7]' (FDRE) to '_mips/_datapath/mips_reg/_btn/IOState_reg[31]'
INFO: [Synth 8-3886] merging instance '_mips/_datapath/mips_reg/_btn/IOState_reg[8]' (FDRE) to '_mips/_datapath/mips_reg/_btn/IOState_reg[31]'
INFO: [Synth 8-3886] merging instance '_mips/_datapath/mips_reg/_btn/IOState_reg[9]' (FDRE) to '_mips/_datapath/mips_reg/_btn/IOState_reg[31]'
INFO: [Synth 8-3886] merging instance '_mips/_datapath/mips_reg/_btn/IOState_reg[10]' (FDRE) to '_mips/_datapath/mips_reg/_btn/IOState_reg[31]'
INFO: [Synth 8-3886] merging instance '_mips/_datapath/mips_reg/_btn/IOState_reg[11]' (FDRE) to '_mips/_datapath/mips_reg/_btn/IOState_reg[31]'
INFO: [Synth 8-3886] merging instance '_mips/_datapath/mips_reg/_btn/IOState_reg[12]' (FDRE) to '_mips/_datapath/mips_reg/_btn/IOState_reg[31]'
INFO: [Synth 8-3886] merging instance '_mips/_datapath/mips_reg/_btn/IOState_reg[13]' (FDRE) to '_mips/_datapath/mips_reg/_btn/IOState_reg[31]'
INFO: [Synth 8-3886] merging instance '_mips/_datapath/mips_reg/_btn/IOState_reg[14]' (FDRE) to '_mips/_datapath/mips_reg/_btn/IOState_reg[31]'
INFO: [Synth 8-3886] merging instance '_mips/_datapath/mips_reg/_btn/IOState_reg[15]' (FDRE) to '_mips/_datapath/mips_reg/_btn/IOState_reg[31]'
INFO: [Synth 8-3886] merging instance '_mips/_datapath/mips_reg/_btn/IOState_reg[16]' (FDRE) to '_mips/_datapath/mips_reg/_btn/IOState_reg[31]'
INFO: [Synth 8-3886] merging instance '_mips/_datapath/mips_reg/_btn/IOState_reg[17]' (FDRE) to '_mips/_datapath/mips_reg/_btn/IOState_reg[31]'
INFO: [Synth 8-3886] merging instance '_mips/_datapath/mips_reg/_btn/IOState_reg[18]' (FDRE) to '_mips/_datapath/mips_reg/_btn/IOState_reg[31]'
INFO: [Synth 8-3886] merging instance '_mips/_datapath/mips_reg/_btn/IOState_reg[19]' (FDRE) to '_mips/_datapath/mips_reg/_btn/IOState_reg[31]'
INFO: [Synth 8-3886] merging instance '_mips/_datapath/mips_reg/_btn/IOState_reg[20]' (FDRE) to '_mips/_datapath/mips_reg/_btn/IOState_reg[31]'
INFO: [Synth 8-3886] merging instance '_mips/_datapath/mips_reg/_btn/IOState_reg[21]' (FDRE) to '_mips/_datapath/mips_reg/_btn/IOState_reg[31]'
INFO: [Synth 8-3886] merging instance '_mips/_datapath/mips_reg/_btn/IOState_reg[22]' (FDRE) to '_mips/_datapath/mips_reg/_btn/IOState_reg[31]'
INFO: [Synth 8-3886] merging instance '_mips/_datapath/mips_reg/_btn/IOState_reg[23]' (FDRE) to '_mips/_datapath/mips_reg/_btn/IOState_reg[31]'
INFO: [Synth 8-3886] merging instance '_mips/_datapath/mips_reg/_btn/IOState_reg[24]' (FDRE) to '_mips/_datapath/mips_reg/_btn/IOState_reg[31]'
INFO: [Synth 8-3886] merging instance '_mips/_datapath/mips_reg/_btn/IOState_reg[25]' (FDRE) to '_mips/_datapath/mips_reg/_btn/IOState_reg[31]'
INFO: [Synth 8-3886] merging instance '_mips/_datapath/mips_reg/_btn/IOState_reg[26]' (FDRE) to '_mips/_datapath/mips_reg/_btn/IOState_reg[31]'
INFO: [Synth 8-3886] merging instance '_mips/_datapath/mips_reg/_btn/IOState_reg[27]' (FDRE) to '_mips/_datapath/mips_reg/_btn/IOState_reg[31]'
INFO: [Synth 8-3886] merging instance '_mips/_datapath/mips_reg/_btn/IOState_reg[28]' (FDRE) to '_mips/_datapath/mips_reg/_btn/IOState_reg[31]'
INFO: [Synth 8-3886] merging instance '_mips/_datapath/mips_reg/_btn/IOState_reg[29]' (FDRE) to '_mips/_datapath/mips_reg/_btn/IOState_reg[31]'
INFO: [Synth 8-3886] merging instance '_mips/_datapath/mips_reg/_btn/IOState_reg[30]' (FDRE) to '_mips/_datapath/mips_reg/_btn/IOState_reg[31]'
INFO: [Synth 8-3886] merging instance '_mips/_datapath/mips_reg/_btn/IOState_reg[31]' (FDRE) to '_mips/_datapath/mips_reg/_btn/IOState_reg[0]'
INFO: [Synth 8-3886] merging instance '_mips/_datapath/mips_reg/dis/led_reg[0]' (FD) to '_mips/_datapath/mips_reg/dis/led_reg[15]'
INFO: [Synth 8-3886] merging instance '_mips/_datapath/mips_reg/dis/led_reg[1]' (FD) to '_mips/_datapath/mips_reg/dis/led_reg[15]'
INFO: [Synth 8-3886] merging instance '_mips/_datapath/mips_reg/dis/led_reg[2]' (FD) to '_mips/_datapath/mips_reg/dis/led_reg[15]'
INFO: [Synth 8-3886] merging instance '_mips/_datapath/mips_reg/dis/led_reg[3]' (FD) to '_mips/_datapath/mips_reg/dis/led_reg[15]'
INFO: [Synth 8-3886] merging instance '_mips/_datapath/mips_reg/dis/led_reg[4]' (FD) to '_mips/_datapath/mips_reg/dis/led_reg[15]'
INFO: [Synth 8-3886] merging instance '_mips/_datapath/mips_reg/dis/led_reg[5]' (FD) to '_mips/_datapath/mips_reg/dis/led_reg[15]'
INFO: [Synth 8-3886] merging instance '_mips/_datapath/mips_reg/dis/led_reg[6]' (FD) to '_mips/_datapath/mips_reg/dis/led_reg[15]'
INFO: [Synth 8-3886] merging instance '_mips/_datapath/mips_reg/dis/led_reg[7]' (FD) to '_mips/_datapath/mips_reg/dis/led_reg[15]'
INFO: [Synth 8-3886] merging instance '_mips/_datapath/mips_reg/dis/led_reg[8]' (FD) to '_mips/_datapath/mips_reg/dis/led_reg[15]'
INFO: [Synth 8-3886] merging instance '_mips/_datapath/mips_reg/dis/led_reg[9]' (FD) to '_mips/_datapath/mips_reg/dis/led_reg[15]'
INFO: [Synth 8-3886] merging instance '_mips/_datapath/mips_reg/dis/led_reg[10]' (FD) to '_mips/_datapath/mips_reg/dis/led_reg[15]'
INFO: [Synth 8-3886] merging instance '_mips/_datapath/mips_reg/dis/led_reg[11]' (FD) to '_mips/_datapath/mips_reg/dis/led_reg[15]'
INFO: [Synth 8-3886] merging instance '_mips/_datapath/mips_reg/dis/led_reg[12]' (FD) to '_mips/_datapath/mips_reg/dis/led_reg[15]'
INFO: [Synth 8-3886] merging instance '_mips/_datapath/mips_reg/dis/led_reg[13]' (FD) to '_mips/_datapath/mips_reg/dis/led_reg[15]'
INFO: [Synth 8-3886] merging instance '_mips/_datapath/mips_reg/dis/led_reg[14]' (FD) to '_mips/_datapath/mips_reg/dis/led_reg[15]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 740.891 ; gain = 492.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-------------+-----------+----------------------+-------------------+
|Module Name | RTL Object  | Inference | Size (Depth x Width) | Primitives        | 
+------------+-------------+-----------+----------------------+-------------------+
|_ex_mem     | RAM/RAM_reg | Implied   | 1 K x 32             | RAM256X1S x 128   | 
+------------+-------------+-----------+----------------------+-------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 740.891 ; gain = 492.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 740.891 ; gain = 492.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+-------------+-----------+----------------------+-------------------+
|Module Name | RTL Object  | Inference | Size (Depth x Width) | Primitives        | 
+------------+-------------+-----------+----------------------+-------------------+
|_ex_mem     | RAM/RAM_reg | Implied   | 1 K x 32             | RAM256X1S x 128   | 
+------------+-------------+-----------+----------------------+-------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 790.941 ; gain = 542.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 790.941 ; gain = 542.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 790.941 ; gain = 542.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 790.941 ; gain = 542.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 790.941 ; gain = 542.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 790.941 ; gain = 542.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 790.941 ; gain = 542.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     3|
|2     |CARRY4    |    27|
|3     |LUT1      |     2|
|4     |LUT2      |    17|
|5     |LUT3      |    95|
|6     |LUT4      |    76|
|7     |LUT5      |   189|
|8     |LUT6      |  1101|
|9     |MUXF7     |   285|
|10    |RAM256X1S |   128|
|11    |FDRE      |  1262|
|12    |FDSE      |    33|
|13    |LD        |    81|
|14    |IBUF      |     4|
|15    |OBUF      |    28|
+------+----------+------+

Report Instance Areas: 
+------+-------------------------+----------------------+------+
|      |Instance                 |Module                |Cells |
+------+-------------------------+----------------------+------+
|1     |top                      |                      |  3331|
|2     |  _ex_mem                |exmemory              |   200|
|3     |    RAM                  |ram                   |   168|
|4     |  _mips                  |mips                  |  3096|
|5     |    _alu                 |alu                   |    52|
|6     |    _controller          |controller            |   229|
|7     |    _datapath            |datapath              |  2815|
|8     |      mips_aluresult_reg |dff__parameterized0   |   170|
|9     |      mips_dff_a         |dff__parameterized0_0 |   176|
|10    |      mips_dff_b         |dff__parameterized0_1 |    32|
|11    |      mips_instr_reg     |dff__parameterized0_2 |   366|
|12    |      mips_mem_reg       |dff__parameterized0_3 |    64|
|13    |      mips_pc            |PC                    |    21|
|14    |        _pc              |dff                   |    21|
|15    |      mips_reg           |regfile               |  1986|
|16    |        _btn             |button                |     2|
|17    |        dis              |display               |   128|
+------+-------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 790.941 ; gain = 542.051
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 114 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 790.941 ; gain = 199.773
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 790.941 ; gain = 542.051
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 525 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 209 instances were transformed.
  LD => LDCE: 81 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 128 instances

INFO: [Common 17-83] Releasing license: Synthesis
183 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 790.941 ; gain = 555.270
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/MUIMI/Desktop/LXProgectTest/new_slots/new_slots.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 790.941 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jul 13 13:46:40 2018...
