// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
assign out = in;

//constrant define the bits of a signal that can be encoded
```

## Configurations


# UML

[what is the data flow architecture](https://www.embeddedrelated.com/showarticle/996.php)


https://www.slideshare.net/ChrisSpears1/systemverilog-assertions-svasa2008-san-jose-ca-chris-spears

V2.4

Control and Data Flow
        Decision and Iterative operators — Implicit and explicit indexing — Flow and conditional statements — Flow Concurrency
        Sequential behaviour — Sequential expressions — Sequence and unique patterns and properties — Concurrent flows and synchronous proanisms
        Data Flow — Multi-dimensioned, multi-clock calculation of single and propagated value — Flow aggregate — Range assignment



[systemverilogendmodule
