Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.98 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.98 secs
 
--> Reading design: Pong_Game_Animation_Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Pong_Game_Animation_Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Pong_Game_Animation_Top"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Pong_Game_Animation_Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Laura Rice\Documents\CECS 361\New folder\VGA\hsync.v" into library work
Parsing module <vga_sync>.
Analyzing Verilog file "C:\Users\Laura Rice\Documents\CECS 361\New folder\Final Project\Pong_Game_Final_Animation\pga.v" into library work
Parsing module <pga>.
Analyzing Verilog file "C:\Users\Laura Rice\Documents\CECS 361\New folder\Final Project\Pong_Game_Final_Animation\Pong_Game_Animation_Top.v" into library work
Parsing module <Pong_Game_Animation_Top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Pong_Game_Animation_Top>.

Elaborating module <vga_sync>.

Elaborating module <pga>.
WARNING:HDLCompiler:413 - "C:\Users\Laura Rice\Documents\CECS 361\New folder\Final Project\Pong_Game_Final_Animation\pga.v" Line 158: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Laura Rice\Documents\CECS 361\New folder\Final Project\Pong_Game_Final_Animation\pga.v" Line 172: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Laura Rice\Documents\CECS 361\New folder\Final Project\Pong_Game_Final_Animation\pga.v" Line 174: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Laura Rice\Documents\CECS 361\New folder\Final Project\Pong_Game_Final_Animation\pga.v" Line 258: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Laura Rice\Documents\CECS 361\New folder\Final Project\Pong_Game_Final_Animation\pga.v" Line 259: Result of 32-bit expression is truncated to fit in 10-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Pong_Game_Animation_Top>.
    Related source file is "C:\Users\Laura Rice\Documents\CECS 361\New folder\Final Project\Pong_Game_Final_Animation\Pong_Game_Animation_Top.v".
    Summary:
	no macro.
Unit <Pong_Game_Animation_Top> synthesized.

Synthesizing Unit <vga_sync>.
    Related source file is "C:\Users\Laura Rice\Documents\CECS 361\New folder\VGA\hsync.v".
    Found 10-bit register for signal <v_count_reg>.
    Found 10-bit register for signal <h_count_reg>.
    Found 2-bit register for signal <p_tick_c>.
    Found 1-bit register for signal <v_sync_reg>.
    Found 1-bit register for signal <h_sync_reg>.
    Found 2-bit adder for signal <p_tick_c[1]_GND_2_o_add_1_OUT> created at line 56.
    Found 10-bit adder for signal <h_count_reg[9]_GND_2_o_add_8_OUT> created at line 113.
    Found 10-bit adder for signal <v_count_reg[9]_GND_2_o_add_11_OUT> created at line 124.
    Found 10-bit comparator lessequal for signal <n0016> created at line 130
    Found 10-bit comparator lessequal for signal <n0018> created at line 131
    Found 10-bit comparator lessequal for signal <n0021> created at line 135
    Found 10-bit comparator lessequal for signal <n0023> created at line 136
    Found 10-bit comparator greater for signal <h_count_reg[9]_PWR_2_o_LessThan_19_o> created at line 143
    Found 10-bit comparator greater for signal <v_count_reg[9]_GND_2_o_LessThan_20_o> created at line 143
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <vga_sync> synthesized.

Synthesizing Unit <pga>.
    Related source file is "C:\Users\Laura Rice\Documents\CECS 361\New folder\Final Project\Pong_Game_Final_Animation\pga.v".
    Found 10-bit register for signal <ball_x_reg>.
    Found 10-bit register for signal <ball_y_reg>.
    Found 10-bit register for signal <barr_y_reg>.
    Found 10-bit register for signal <y_delta_reg>.
    Found 10-bit register for signal <x_delta_reg>.
    Found 3-bit subtractor for signal <rom_addr> created at line 264.
    Found 3-bit subtractor for signal <rom_col> created at line 265.
    Found 11-bit adder for signal <n0147> created at line 158.
    Found 10-bit adder for signal <barr_y_reg[9]_GND_3_o_add_20_OUT> created at line 172.
    Found 11-bit adder for signal <n0151> created at line 258.
    Found 11-bit adder for signal <n0153> created at line 259.
    Found 10-bit adder for signal <ball_x_reg[9]_x_delta_reg[9]_add_40_OUT> created at line 273.
    Found 10-bit adder for signal <ball_y_reg[9]_y_delta_reg[9]_add_42_OUT> created at line 275.
    Found 10-bit subtractor for signal <barr_y_b> created at line 49.
    Found 10-bit subtractor for signal <GND_3_o_GND_3_o_sub_23_OUT<9:0>> created at line 174.
    Found 10-bit subtractor for signal <ball_x_r> created at line 73.
    Found 10-bit subtractor for signal <ball_y_b> created at line 75.
    Found 10-bit comparator lessequal for signal <n0007> created at line 149
    Found 10-bit comparator lessequal for signal <n0009> created at line 149
    Found 10-bit comparator lessequal for signal <n0016> created at line 160
    Found 10-bit comparator lessequal for signal <n0018> created at line 160
    Found 10-bit comparator lessequal for signal <n0021> created at line 161
    Found 10-bit comparator lessequal for signal <n0024> created at line 161
    Found 10-bit comparator greater for signal <barr_y_b[9]_GND_3_o_LessThan_20_o> created at line 171
    Found 10-bit comparator greater for signal <GND_3_o_barr_y_t[9]_LessThan_22_o> created at line 173
    Found 10-bit comparator lessequal for signal <n0043> created at line 261
    Found 10-bit comparator lessequal for signal <n0045> created at line 261
    Found 10-bit comparator lessequal for signal <n0048> created at line 262
    Found 10-bit comparator lessequal for signal <n0051> created at line 262
    Found 10-bit comparator greater for signal <ball_y_t[9]_GND_3_o_LessThan_45_o> created at line 294
    Found 10-bit comparator greater for signal <GND_3_o_ball_y_b[9]_LessThan_46_o> created at line 296
    Found 10-bit comparator greater for signal <n0065> created at line 298
    Found 10-bit comparator lessequal for signal <n0067> created at line 300
    Found 10-bit comparator lessequal for signal <n0069> created at line 300
    Found 10-bit comparator lessequal for signal <n0072> created at line 301
    Found 10-bit comparator lessequal for signal <n0075> created at line 301
    Summary:
	inferred  11 Adder/Subtractor(s).
	inferred  50 D-type flip-flop(s).
	inferred  19 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <pga> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 14
 10-bit adder                                          : 4
 10-bit addsub                                         : 1
 10-bit subtractor                                     : 3
 11-bit adder                                          : 3
 2-bit adder                                           : 1
 3-bit subtractor                                      : 2
# Registers                                            : 10
 1-bit register                                        : 2
 10-bit register                                       : 7
 2-bit register                                        : 1
# Comparators                                          : 25
 10-bit comparator greater                             : 7
 10-bit comparator lessequal                           : 18
# Multiplexers                                         : 11
 1-bit 2-to-1 multiplexer                              : 5
 10-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <x_delta_reg_3> in Unit <pga1> is equivalent to the following 6 FFs/Latches, which will be removed : <x_delta_reg_4> <x_delta_reg_5> <x_delta_reg_6> <x_delta_reg_7> <x_delta_reg_8> <x_delta_reg_9> 
INFO:Xst:2261 - The FF/Latch <y_delta_reg_3> in Unit <pga1> is equivalent to the following 6 FFs/Latches, which will be removed : <y_delta_reg_4> <y_delta_reg_5> <y_delta_reg_6> <y_delta_reg_7> <y_delta_reg_8> <y_delta_reg_9> 
WARNING:Xst:1710 - FF/Latch <y_delta_reg_0> (without init value) has a constant value of 0 in block <pga1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <x_delta_reg_0> (without init value) has a constant value of 0 in block <pga1>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <pga>.
The following registers are absorbed into accumulator <ball_x_reg>: 1 register on signal <ball_x_reg>.
The following registers are absorbed into accumulator <ball_y_reg>: 1 register on signal <ball_y_reg>.
The following registers are absorbed into accumulator <barr_y_reg>: 1 register on signal <barr_y_reg>.
Unit <pga> synthesized (advanced).

Synthesizing (advanced) Unit <vga_sync>.
The following registers are absorbed into counter <p_tick_c>: 1 register on signal <p_tick_c>.
The following registers are absorbed into counter <v_count_reg>: 1 register on signal <v_count_reg>.
The following registers are absorbed into counter <h_count_reg>: 1 register on signal <h_count_reg>.
Unit <vga_sync> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 10-bit adder                                          : 3
 10-bit subtractor                                     : 3
 3-bit subtractor                                      : 2
# Counters                                             : 3
 10-bit up counter                                     : 2
 2-bit up counter                                      : 1
# Accumulators                                         : 3
 10-bit up accumulator                                 : 2
 10-bit updown accumulator                             : 1
# Registers                                            : 22
 Flip-Flops                                            : 22
# Comparators                                          : 25
 10-bit comparator greater                             : 7
 10-bit comparator lessequal                           : 18
# Multiplexers                                         : 8
 1-bit 2-to-1 multiplexer                              : 5
 3-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <y_delta_reg_0> (without init value) has a constant value of 0 in block <pga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <x_delta_reg_0> (without init value) has a constant value of 0 in block <pga>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <x_delta_reg_3> in Unit <pga> is equivalent to the following 6 FFs/Latches, which will be removed : <x_delta_reg_4> <x_delta_reg_5> <x_delta_reg_6> <x_delta_reg_7> <x_delta_reg_8> <x_delta_reg_9> 
INFO:Xst:2261 - The FF/Latch <y_delta_reg_3> in Unit <pga> is equivalent to the following 6 FFs/Latches, which will be removed : <y_delta_reg_4> <y_delta_reg_5> <y_delta_reg_6> <y_delta_reg_7> <y_delta_reg_8> <y_delta_reg_9> 
WARNING:Xst:1710 - FF/Latch <ball_x_reg_0> (without init value) has a constant value of 0 in block <pga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ball_y_reg_0> (without init value) has a constant value of 0 in block <pga>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Pong_Game_Animation_Top> ...

Optimizing unit <pga> ...
WARNING:Xst:1710 - FF/Latch <barr_y_reg_0> (without init value) has a constant value of 0 in block <pga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <barr_y_reg_1> (without init value) has a constant value of 0 in block <pga>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <vga_sync> ...
WARNING:Xst:1710 - FF/Latch <pga1/barr_y_reg_9> (without init value) has a constant value of 0 in block <Pong_Game_Animation_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pga1/barr_y_reg_1> (without init value) has a constant value of 0 in block <Pong_Game_Animation_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pga1/barr_y_reg_0> (without init value) has a constant value of 0 in block <Pong_Game_Animation_Top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Pong_Game_Animation_Top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 55
 Flip-Flops                                            : 55

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Pong_Game_Animation_Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 310
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 2
#      LUT2                        : 31
#      LUT3                        : 26
#      LUT4                        : 75
#      LUT5                        : 17
#      LUT6                        : 46
#      MUXCY                       : 66
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 38
# FlipFlops/Latches                : 55
#      FDC                         : 4
#      FDCE                        : 49
#      FDPE                        : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 8
#      IBUF                        : 3
#      OBUF                        : 5

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              55  out of  126800     0%  
 Number of Slice LUTs:                  203  out of  63400     0%  
    Number used as Logic:               203  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    204
   Number with an unused Flip Flop:     149  out of    204    73%  
   Number with an unused LUT:             1  out of    204     0%  
   Number of fully used LUT-FF pairs:    54  out of    204    26%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                           9
 Number of bonded IOBs:                   9  out of    210     4%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 55    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.242ns (Maximum Frequency: 308.414MHz)
   Minimum input arrival time before clock: 1.521ns
   Maximum output required time after clock: 4.892ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.242ns (frequency: 308.414MHz)
  Total number of paths / destination ports: 3148 / 105
-------------------------------------------------------------------------
Delay:               3.242ns (Levels of Logic = 5)
  Source:            pga1/ball_y_reg_5 (FF)
  Destination:       pga1/x_delta_reg_3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: pga1/ball_y_reg_5 to pga1/x_delta_reg_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            15   0.361   0.748  pga1/ball_y_reg_5 (pga1/ball_y_reg_5)
     LUT5:I0->O            2   0.097   0.299  pga1/Msub_ball_y_b_xor<0>711 (pga1/Msub_ball_y_b_xor<0>71)
     LUT6:I5->O            3   0.097   0.566  pga1/Msub_ball_y_b_xor<0>10 (pga1/ball_y_b<9>)
     LUT4:I0->O            0   0.097   0.000  pga1/Mcompar_barr_y_t[9]_ball_y_b[9]_LessThan_50_o_lutdi4 (pga1/Mcompar_barr_y_t[9]_ball_y_b[9]_LessThan_50_o_lutdi4)
     MUXCY:DI->O           3   0.567   0.305  pga1/Mcompar_barr_y_t[9]_ball_y_b[9]_LessThan_50_o_cy<4> (pga1/barr_y_t[9]_ball_y_b[9]_LessThan_50_o)
     LUT5:I4->O            1   0.097   0.000  pga1/x_delta_reg_1_dpot (pga1/x_delta_reg_1_dpot)
     FDCE:D                    0.008          pga1/x_delta_reg_1
    ----------------------------------------
    Total                      3.242ns (1.324ns logic, 1.918ns route)
                                       (40.8% logic, 59.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 78 / 68
-------------------------------------------------------------------------
Offset:              1.521ns (Levels of Logic = 3)
  Source:            btn<1> (PAD)
  Destination:       pga1/barr_y_reg_8 (FF)
  Destination Clock: clk rising

  Data Path: btn<1> to pga1/barr_y_reg_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.534  btn_1_IBUF (btn_1_IBUF)
     LUT3:I0->O            3   0.097   0.389  pga1/btn[1]_barr_y_b[9]_AND_10_o2 (pga1/btn[1]_barr_y_b[9]_AND_10_o)
     LUT6:I4->O            7   0.097   0.307  pga1/_n0191_inv (pga1/_n0191_inv)
     FDCE:CE                   0.095          pga1/barr_y_reg_2
    ----------------------------------------
    Total                      1.521ns (0.290ns logic, 1.231ns route)
                                       (19.1% logic, 80.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 590 / 5
-------------------------------------------------------------------------
Offset:              4.892ns (Levels of Logic = 8)
  Source:            pga1/ball_x_reg_2 (FF)
  Destination:       rgb<1> (PAD)
  Source Clock:      clk rising

  Data Path: pga1/ball_x_reg_2 to rgb<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            15   0.361   0.748  pga1/ball_x_reg_2 (pga1/ball_x_reg_2)
     LUT6:I1->O            3   0.097   0.305  pga1/Msub_ball_x_r_xor<0>821 (pga1/Msub_ball_x_r_xor<0>82)
     LUT6:I5->O            2   0.097   0.561  pga1/Msub_ball_x_r_xor<0>8 (pga1/ball_x_r<7>)
     LUT4:I0->O            0   0.097   0.000  pga1/Mcompar_pixel_x[9]_ball_x_r[9]_LessThan_34_o_lutdi3 (pga1/Mcompar_pixel_x[9]_ball_x_r[9]_LessThan_34_o_lutdi3)
     MUXCY:DI->O           1   0.567   0.295  pga1/Mcompar_pixel_x[9]_ball_x_r[9]_LessThan_34_o_cy<3> (pga1/Mcompar_pixel_x[9]_ball_x_r[9]_LessThan_34_o_cy<3>)
     LUT5:I4->O            1   0.097   0.511  pga1/Mcompar_pixel_x[9]_ball_x_r[9]_LessThan_34_o_cy<4> (pga1/pixel_x[9]_ball_x_r[9]_LessThan_34_o)
     LUT6:I3->O            1   0.097   0.683  pga1/Mmux_g_rgb27_SW0 (N29)
     LUT6:I1->O            1   0.097   0.279  pga1/Mmux_g_rgb27 (rgb_1_OBUF)
     OBUF:I->O                 0.000          rgb_1_OBUF (rgb<1>)
    ----------------------------------------
    Total                      4.892ns (1.510ns logic, 3.382ns route)
                                       (30.9% logic, 69.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.242|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 31.00 secs
Total CPU time to Xst completion: 30.78 secs
 
--> 

Total memory usage is 4685816 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :    4 (   0 filtered)

