
PID.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000c  00800200  00000c88  00000d1c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000c88  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000030  0080020c  0080020c  00000d28  2**0
                  ALLOC
  3 .stab         00001bc0  00000000  00000000  00000d28  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000583  00000000  00000000  000028e8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000000a0  00000000  00000000  00002e70  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000e45  00000000  00000000  00002f10  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000028a  00000000  00000000  00003d55  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000588  00000000  00000000  00003fdf  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000024c  00000000  00000000  00004568  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000034a  00000000  00000000  000047b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000004a1  00000000  00000000  00004afe  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 72 00 	jmp	0xe4	; 0xe4 <__ctors_end>
   4:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
   8:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
   c:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  10:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  14:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  18:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  1c:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  20:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  24:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  28:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  2c:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  30:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  34:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  38:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  3c:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  40:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  44:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  48:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  4c:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  50:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  54:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  58:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  5c:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  60:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  64:	0c 94 ad 02 	jmp	0x55a	; 0x55a <__vector_25>
  68:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  6c:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  70:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  74:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  78:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  7c:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  80:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  84:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  88:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  8c:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  90:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  94:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  98:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  9c:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  a0:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  a4:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  a8:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  ac:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  b0:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  b4:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  b8:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  bc:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  c0:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  c4:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  c8:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  cc:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  d0:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  d4:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  d8:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  dc:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>
  e0:	0c 94 93 00 	jmp	0x126	; 0x126 <__bad_interrupt>

000000e4 <__ctors_end>:
  e4:	11 24       	eor	r1, r1
  e6:	1f be       	out	0x3f, r1	; 63
  e8:	cf ef       	ldi	r28, 0xFF	; 255
  ea:	d1 e2       	ldi	r29, 0x21	; 33
  ec:	de bf       	out	0x3e, r29	; 62
  ee:	cd bf       	out	0x3d, r28	; 61
  f0:	00 e0       	ldi	r16, 0x00	; 0
  f2:	0c bf       	out	0x3c, r16	; 60

000000f4 <__do_copy_data>:
  f4:	12 e0       	ldi	r17, 0x02	; 2
  f6:	a0 e0       	ldi	r26, 0x00	; 0
  f8:	b2 e0       	ldi	r27, 0x02	; 2
  fa:	e8 e8       	ldi	r30, 0x88	; 136
  fc:	fc e0       	ldi	r31, 0x0C	; 12
  fe:	00 e0       	ldi	r16, 0x00	; 0
 100:	0b bf       	out	0x3b, r16	; 59
 102:	02 c0       	rjmp	.+4      	; 0x108 <__do_copy_data+0x14>
 104:	07 90       	elpm	r0, Z+
 106:	0d 92       	st	X+, r0
 108:	ac 30       	cpi	r26, 0x0C	; 12
 10a:	b1 07       	cpc	r27, r17
 10c:	d9 f7       	brne	.-10     	; 0x104 <__do_copy_data+0x10>

0000010e <__do_clear_bss>:
 10e:	12 e0       	ldi	r17, 0x02	; 2
 110:	ac e0       	ldi	r26, 0x0C	; 12
 112:	b2 e0       	ldi	r27, 0x02	; 2
 114:	01 c0       	rjmp	.+2      	; 0x118 <.do_clear_bss_start>

00000116 <.do_clear_bss_loop>:
 116:	1d 92       	st	X+, r1

00000118 <.do_clear_bss_start>:
 118:	ac 33       	cpi	r26, 0x3C	; 60
 11a:	b1 07       	cpc	r27, r17
 11c:	e1 f7       	brne	.-8      	; 0x116 <.do_clear_bss_loop>
 11e:	0e 94 89 03 	call	0x712	; 0x712 <main>
 122:	0c 94 42 06 	jmp	0xc84	; 0xc84 <_exit>

00000126 <__bad_interrupt>:
 126:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000012a <lcd_set_4bit>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 12a:	89 ef       	ldi	r24, 0xF9	; 249
 12c:	90 e0       	ldi	r25, 0x00	; 0
 12e:	01 97       	sbiw	r24, 0x01	; 1
 130:	f1 f7       	brne	.-4      	; 0x12e <lcd_set_4bit+0x4>
 132:	00 c0       	rjmp	.+0      	; 0x134 <lcd_set_4bit+0xa>
 134:	00 00       	nop
/*****Function to Reset LCD*****/
void lcd_set_4bit()
{
	_delay_ms(1);

	cbit(lcd_port,RS);				//RS=0 --- Command Input
 136:	40 98       	cbi	0x08, 0	; 8
	cbit(lcd_port,RW);				//RW=0 --- Writing to LCD
 138:	41 98       	cbi	0x08, 1	; 8
	lcd_port = 0x30;				//Sending 3
 13a:	80 e3       	ldi	r24, 0x30	; 48
 13c:	88 b9       	out	0x08, r24	; 8
	sbit(lcd_port,EN);				//Set Enable Pin
 13e:	42 9a       	sbi	0x08, 2	; 8
 140:	e1 ee       	ldi	r30, 0xE1	; 225
 142:	f4 e0       	ldi	r31, 0x04	; 4
 144:	31 97       	sbiw	r30, 0x01	; 1
 146:	f1 f7       	brne	.-4      	; 0x144 <lcd_set_4bit+0x1a>
 148:	00 c0       	rjmp	.+0      	; 0x14a <lcd_set_4bit+0x20>
 14a:	00 00       	nop
	_delay_ms(5);					//Delay
	cbit(lcd_port,EN);				//Clear Enable Pin
 14c:	42 98       	cbi	0x08, 2	; 8
 14e:	e9 ef       	ldi	r30, 0xF9	; 249
 150:	f0 e0       	ldi	r31, 0x00	; 0
 152:	31 97       	sbiw	r30, 0x01	; 1
 154:	f1 f7       	brne	.-4      	; 0x152 <lcd_set_4bit+0x28>
 156:	00 c0       	rjmp	.+0      	; 0x158 <lcd_set_4bit+0x2e>
 158:	00 00       	nop

	_delay_ms(1);

	cbit(lcd_port,RS);				//RS=0 --- Command Input
 15a:	40 98       	cbi	0x08, 0	; 8
	cbit(lcd_port,RW);				//RW=0 --- Writing to LCD
 15c:	41 98       	cbi	0x08, 1	; 8
	lcd_port = 0x30;				//Sending 3
 15e:	88 b9       	out	0x08, r24	; 8
	sbit(lcd_port,EN);				//Set Enable Pin
 160:	42 9a       	sbi	0x08, 2	; 8
 162:	e1 ee       	ldi	r30, 0xE1	; 225
 164:	f4 e0       	ldi	r31, 0x04	; 4
 166:	31 97       	sbiw	r30, 0x01	; 1
 168:	f1 f7       	brne	.-4      	; 0x166 <lcd_set_4bit+0x3c>
 16a:	00 c0       	rjmp	.+0      	; 0x16c <lcd_set_4bit+0x42>
 16c:	00 00       	nop
	_delay_ms(5);					//Delay
	cbit(lcd_port,EN);				//Clear Enable Pin
 16e:	42 98       	cbi	0x08, 2	; 8
 170:	e9 ef       	ldi	r30, 0xF9	; 249
 172:	f0 e0       	ldi	r31, 0x00	; 0
 174:	31 97       	sbiw	r30, 0x01	; 1
 176:	f1 f7       	brne	.-4      	; 0x174 <lcd_set_4bit+0x4a>
 178:	00 c0       	rjmp	.+0      	; 0x17a <lcd_set_4bit+0x50>
 17a:	00 00       	nop

	_delay_ms(1);

	cbit(lcd_port,RS);				//RS=0 --- Command Input
 17c:	40 98       	cbi	0x08, 0	; 8
	cbit(lcd_port,RW);				//RW=0 --- Writing to LCD
 17e:	41 98       	cbi	0x08, 1	; 8
	lcd_port = 0x30;				//Sending 3
 180:	88 b9       	out	0x08, r24	; 8
	sbit(lcd_port,EN);				//Set Enable Pin
 182:	42 9a       	sbi	0x08, 2	; 8
 184:	81 ee       	ldi	r24, 0xE1	; 225
 186:	94 e0       	ldi	r25, 0x04	; 4
 188:	01 97       	sbiw	r24, 0x01	; 1
 18a:	f1 f7       	brne	.-4      	; 0x188 <lcd_set_4bit+0x5e>
 18c:	00 c0       	rjmp	.+0      	; 0x18e <lcd_set_4bit+0x64>
 18e:	00 00       	nop
	_delay_ms(5);					//Delay
	cbit(lcd_port,EN);				//Clear Enable Pin
 190:	42 98       	cbi	0x08, 2	; 8
 192:	e9 ef       	ldi	r30, 0xF9	; 249
 194:	f0 e0       	ldi	r31, 0x00	; 0
 196:	31 97       	sbiw	r30, 0x01	; 1
 198:	f1 f7       	brne	.-4      	; 0x196 <lcd_set_4bit+0x6c>
 19a:	00 c0       	rjmp	.+0      	; 0x19c <lcd_set_4bit+0x72>
 19c:	00 00       	nop

	_delay_ms(1);

	cbit(lcd_port,RS);				//RS=0 --- Command Input
 19e:	40 98       	cbi	0x08, 0	; 8
	cbit(lcd_port,RW);				//RW=0 --- Writing to LCD
 1a0:	41 98       	cbi	0x08, 1	; 8
	lcd_port = 0x20;				//Sending 2 to initialise LCD 4-bit mode
 1a2:	80 e2       	ldi	r24, 0x20	; 32
 1a4:	88 b9       	out	0x08, r24	; 8
	sbit(lcd_port,EN);				//Set Enable Pin
 1a6:	42 9a       	sbi	0x08, 2	; 8
 1a8:	81 ee       	ldi	r24, 0xE1	; 225
 1aa:	94 e0       	ldi	r25, 0x04	; 4
 1ac:	01 97       	sbiw	r24, 0x01	; 1
 1ae:	f1 f7       	brne	.-4      	; 0x1ac <lcd_set_4bit+0x82>
 1b0:	00 c0       	rjmp	.+0      	; 0x1b2 <lcd_set_4bit+0x88>
 1b2:	00 00       	nop
	_delay_ms(5);					//Delay
	cbit(lcd_port,EN);				//Clear Enable Pin
 1b4:	42 98       	cbi	0x08, 2	; 8

	
}
 1b6:	08 95       	ret

000001b8 <lcd_wr_command>:
void lcd_wr_command(unsigned char cmd)
{
	unsigned char temp;
	temp = cmd;
	temp = temp & 0xF0;
	lcd_port &= 0x0F;
 1b8:	98 b1       	in	r25, 0x08	; 8
 1ba:	9f 70       	andi	r25, 0x0F	; 15
 1bc:	98 b9       	out	0x08, r25	; 8
	lcd_port |= temp;
 1be:	98 b1       	in	r25, 0x08	; 8
/*****Function to Write Command on LCD*****/
void lcd_wr_command(unsigned char cmd)
{
	unsigned char temp;
	temp = cmd;
	temp = temp & 0xF0;
 1c0:	28 2f       	mov	r18, r24
 1c2:	20 7f       	andi	r18, 0xF0	; 240
	lcd_port &= 0x0F;
	lcd_port |= temp;
 1c4:	92 2b       	or	r25, r18
 1c6:	98 b9       	out	0x08, r25	; 8
	cbit(lcd_port,RS);
 1c8:	40 98       	cbi	0x08, 0	; 8
	cbit(lcd_port,RW);
 1ca:	41 98       	cbi	0x08, 1	; 8
	sbit(lcd_port,EN);
 1cc:	42 9a       	sbi	0x08, 2	; 8
 1ce:	e1 ee       	ldi	r30, 0xE1	; 225
 1d0:	f4 e0       	ldi	r31, 0x04	; 4
 1d2:	31 97       	sbiw	r30, 0x01	; 1
 1d4:	f1 f7       	brne	.-4      	; 0x1d2 <lcd_wr_command+0x1a>
 1d6:	00 c0       	rjmp	.+0      	; 0x1d8 <lcd_wr_command+0x20>
 1d8:	00 00       	nop
	_delay_ms(5);
	cbit(lcd_port,EN);
 1da:	42 98       	cbi	0x08, 2	; 8
	
	cmd = cmd & 0x0F;
	cmd = cmd<<4;
	lcd_port &= 0x0F;
 1dc:	98 b1       	in	r25, 0x08	; 8
 1de:	9f 70       	andi	r25, 0x0F	; 15
 1e0:	98 b9       	out	0x08, r25	; 8
	lcd_port |= cmd;
 1e2:	98 b1       	in	r25, 0x08	; 8
	sbit(lcd_port,EN);
	_delay_ms(5);
	cbit(lcd_port,EN);
	
	cmd = cmd & 0x0F;
	cmd = cmd<<4;
 1e4:	82 95       	swap	r24
 1e6:	80 7f       	andi	r24, 0xF0	; 240
	lcd_port &= 0x0F;
	lcd_port |= cmd;
 1e8:	89 2b       	or	r24, r25
 1ea:	88 b9       	out	0x08, r24	; 8
	cbit(lcd_port,RS);
 1ec:	40 98       	cbi	0x08, 0	; 8
	cbit(lcd_port,RW);
 1ee:	41 98       	cbi	0x08, 1	; 8
	sbit(lcd_port,EN);
 1f0:	42 9a       	sbi	0x08, 2	; 8
 1f2:	81 ee       	ldi	r24, 0xE1	; 225
 1f4:	94 e0       	ldi	r25, 0x04	; 4
 1f6:	01 97       	sbiw	r24, 0x01	; 1
 1f8:	f1 f7       	brne	.-4      	; 0x1f6 <lcd_wr_command+0x3e>
 1fa:	00 c0       	rjmp	.+0      	; 0x1fc <lcd_wr_command+0x44>
 1fc:	00 00       	nop
	_delay_ms(5);
	cbit(lcd_port,EN);
 1fe:	42 98       	cbi	0x08, 2	; 8
}
 200:	08 95       	ret

00000202 <lcd_init>:
 202:	89 ef       	ldi	r24, 0xF9	; 249
 204:	90 e0       	ldi	r25, 0x00	; 0
 206:	01 97       	sbiw	r24, 0x01	; 1
 208:	f1 f7       	brne	.-4      	; 0x206 <lcd_init+0x4>
 20a:	00 c0       	rjmp	.+0      	; 0x20c <lcd_init+0xa>
 20c:	00 00       	nop
/*****Function to Initialize LCD*****/
void lcd_init()
{
	_delay_ms(1);

	lcd_wr_command(0x28);			//LCD 4-bit mode and 2 lines.
 20e:	88 e2       	ldi	r24, 0x28	; 40
 210:	0e 94 dc 00 	call	0x1b8	; 0x1b8 <lcd_wr_command>
	lcd_wr_command(0x01);
 214:	81 e0       	ldi	r24, 0x01	; 1
 216:	0e 94 dc 00 	call	0x1b8	; 0x1b8 <lcd_wr_command>
	lcd_wr_command(0x06);
 21a:	86 e0       	ldi	r24, 0x06	; 6
 21c:	0e 94 dc 00 	call	0x1b8	; 0x1b8 <lcd_wr_command>
	lcd_wr_command(0x0E);
 220:	8e e0       	ldi	r24, 0x0E	; 14
 222:	0e 94 dc 00 	call	0x1b8	; 0x1b8 <lcd_wr_command>
	lcd_wr_command(0x80);
 226:	80 e8       	ldi	r24, 0x80	; 128
 228:	0e 94 dc 00 	call	0x1b8	; 0x1b8 <lcd_wr_command>
	
}
 22c:	08 95       	ret

0000022e <lcd_wr_char>:
void lcd_wr_char(char letter)
{
	char temp;
	temp = letter;
	temp = (temp & 0xF0);
	lcd_port &= 0x0F;
 22e:	98 b1       	in	r25, 0x08	; 8
 230:	9f 70       	andi	r25, 0x0F	; 15
 232:	98 b9       	out	0x08, r25	; 8
	lcd_port |= temp;
 234:	98 b1       	in	r25, 0x08	; 8
/*****Function to Write Data on LCD*****/
void lcd_wr_char(char letter)
{
	char temp;
	temp = letter;
	temp = (temp & 0xF0);
 236:	28 2f       	mov	r18, r24
 238:	20 7f       	andi	r18, 0xF0	; 240
	lcd_port &= 0x0F;
	lcd_port |= temp;
 23a:	92 2b       	or	r25, r18
 23c:	98 b9       	out	0x08, r25	; 8
	sbit(lcd_port,RS);
 23e:	40 9a       	sbi	0x08, 0	; 8
	cbit(lcd_port,RW);
 240:	41 98       	cbi	0x08, 1	; 8
	sbit(lcd_port,EN);
 242:	42 9a       	sbi	0x08, 2	; 8
 244:	e1 ee       	ldi	r30, 0xE1	; 225
 246:	f4 e0       	ldi	r31, 0x04	; 4
 248:	31 97       	sbiw	r30, 0x01	; 1
 24a:	f1 f7       	brne	.-4      	; 0x248 <lcd_wr_char+0x1a>
 24c:	00 c0       	rjmp	.+0      	; 0x24e <lcd_wr_char+0x20>
 24e:	00 00       	nop
	_delay_ms(5);
	cbit(lcd_port,EN);
 250:	42 98       	cbi	0x08, 2	; 8

	letter = letter & 0x0F;
	letter = letter<<4;
	lcd_port &= 0x0F;
 252:	98 b1       	in	r25, 0x08	; 8
 254:	9f 70       	andi	r25, 0x0F	; 15
 256:	98 b9       	out	0x08, r25	; 8
	lcd_port |= letter;
 258:	98 b1       	in	r25, 0x08	; 8
	sbit(lcd_port,EN);
	_delay_ms(5);
	cbit(lcd_port,EN);

	letter = letter & 0x0F;
	letter = letter<<4;
 25a:	82 95       	swap	r24
 25c:	80 7f       	andi	r24, 0xF0	; 240
	lcd_port &= 0x0F;
	lcd_port |= letter;
 25e:	89 2b       	or	r24, r25
 260:	88 b9       	out	0x08, r24	; 8
	sbit(lcd_port,RS);
 262:	40 9a       	sbi	0x08, 0	; 8
	cbit(lcd_port,RW);
 264:	41 98       	cbi	0x08, 1	; 8
	sbit(lcd_port,EN);
 266:	42 9a       	sbi	0x08, 2	; 8
 268:	81 ee       	ldi	r24, 0xE1	; 225
 26a:	94 e0       	ldi	r25, 0x04	; 4
 26c:	01 97       	sbiw	r24, 0x01	; 1
 26e:	f1 f7       	brne	.-4      	; 0x26c <lcd_wr_char+0x3e>
 270:	00 c0       	rjmp	.+0      	; 0x272 <lcd_wr_char+0x44>
 272:	00 00       	nop
	_delay_ms(5);
	cbit(lcd_port,EN);
 274:	42 98       	cbi	0x08, 2	; 8
}
 276:	08 95       	ret

00000278 <lcd_home>:


void lcd_home()
{
	lcd_wr_command(0x80);
 278:	80 e8       	ldi	r24, 0x80	; 128
 27a:	0e 94 dc 00 	call	0x1b8	; 0x1b8 <lcd_wr_command>
}
 27e:	08 95       	ret

00000280 <lcd_string>:


/*****Function to Print String on LCD*****/
void lcd_string(char *str)
{
 280:	cf 93       	push	r28
 282:	df 93       	push	r29
 284:	ec 01       	movw	r28, r24
	while(*str != '\0')
 286:	88 81       	ld	r24, Y
 288:	88 23       	and	r24, r24
 28a:	31 f0       	breq	.+12     	; 0x298 <lcd_string+0x18>
	lcd_wr_command(0x80);
}


/*****Function to Print String on LCD*****/
void lcd_string(char *str)
 28c:	21 96       	adiw	r28, 0x01	; 1
{
	while(*str != '\0')
	{
		lcd_wr_char(*str);
 28e:	0e 94 17 01 	call	0x22e	; 0x22e <lcd_wr_char>


/*****Function to Print String on LCD*****/
void lcd_string(char *str)
{
	while(*str != '\0')
 292:	89 91       	ld	r24, Y+
 294:	88 23       	and	r24, r24
 296:	d9 f7       	brne	.-10     	; 0x28e <lcd_string+0xe>
	{
		lcd_wr_char(*str);
		str++;
	}
}
 298:	df 91       	pop	r29
 29a:	cf 91       	pop	r28
 29c:	08 95       	ret

0000029e <lcd_cursor>:

/*** Position the LCD cursor at "row", "column". ***/

void lcd_cursor (char row, char column)
{
	switch (row) {
 29e:	82 30       	cpi	r24, 0x02	; 2
 2a0:	79 f0       	breq	.+30     	; 0x2c0 <lcd_cursor+0x22>
 2a2:	83 30       	cpi	r24, 0x03	; 3
 2a4:	18 f4       	brcc	.+6      	; 0x2ac <lcd_cursor+0xe>
 2a6:	81 30       	cpi	r24, 0x01	; 1
 2a8:	c9 f4       	brne	.+50     	; 0x2dc <lcd_cursor+0x3e>
 2aa:	05 c0       	rjmp	.+10     	; 0x2b6 <lcd_cursor+0x18>
 2ac:	83 30       	cpi	r24, 0x03	; 3
 2ae:	69 f0       	breq	.+26     	; 0x2ca <lcd_cursor+0x2c>
 2b0:	84 30       	cpi	r24, 0x04	; 4
 2b2:	a1 f4       	brne	.+40     	; 0x2dc <lcd_cursor+0x3e>
 2b4:	0f c0       	rjmp	.+30     	; 0x2d4 <lcd_cursor+0x36>
		case 1: lcd_wr_command (0x80 + column - 1); break;
 2b6:	86 2f       	mov	r24, r22
 2b8:	81 58       	subi	r24, 0x81	; 129
 2ba:	0e 94 dc 00 	call	0x1b8	; 0x1b8 <lcd_wr_command>
 2be:	08 95       	ret
		case 2: lcd_wr_command (0xc0 + column - 1); break;
 2c0:	86 2f       	mov	r24, r22
 2c2:	81 54       	subi	r24, 0x41	; 65
 2c4:	0e 94 dc 00 	call	0x1b8	; 0x1b8 <lcd_wr_command>
 2c8:	08 95       	ret
		case 3: lcd_wr_command (0x94 + column - 1); break;
 2ca:	86 2f       	mov	r24, r22
 2cc:	8d 56       	subi	r24, 0x6D	; 109
 2ce:	0e 94 dc 00 	call	0x1b8	; 0x1b8 <lcd_wr_command>
 2d2:	08 95       	ret
		case 4: lcd_wr_command (0xd4 + column - 1); break;
 2d4:	86 2f       	mov	r24, r22
 2d6:	8d 52       	subi	r24, 0x2D	; 45
 2d8:	0e 94 dc 00 	call	0x1b8	; 0x1b8 <lcd_wr_command>
 2dc:	08 95       	ret

000002de <lcd_print>:
	}
}

/***** Function To Print Any input value upto the desired digit on LCD *****/
void lcd_print (char row, char coloumn, unsigned int value, int digits)
{
 2de:	0f 93       	push	r16
 2e0:	1f 93       	push	r17
 2e2:	cf 93       	push	r28
 2e4:	df 93       	push	r29
 2e6:	8a 01       	movw	r16, r20
 2e8:	e9 01       	movw	r28, r18
	unsigned char flag=0;
	if(row==0||coloumn==0)
 2ea:	88 23       	and	r24, r24
 2ec:	11 f0       	breq	.+4      	; 0x2f2 <lcd_print+0x14>
 2ee:	66 23       	and	r22, r22
 2f0:	19 f4       	brne	.+6      	; 0x2f8 <lcd_print+0x1a>
	{
		lcd_home();
 2f2:	0e 94 3c 01 	call	0x278	; 0x278 <lcd_home>
 2f6:	02 c0       	rjmp	.+4      	; 0x2fc <lcd_print+0x1e>
	}
	else
	{
		lcd_cursor(row,coloumn);
 2f8:	0e 94 4f 01 	call	0x29e	; 0x29e <lcd_cursor>
	}
	if(digits==5 || flag==1)
 2fc:	c5 30       	cpi	r28, 0x05	; 5
 2fe:	d1 05       	cpc	r29, r1
 300:	71 f4       	brne	.+28     	; 0x31e <lcd_print+0x40>
	{
		million=value/10000+48;
 302:	c8 01       	movw	r24, r16
 304:	60 e1       	ldi	r22, 0x10	; 16
 306:	77 e2       	ldi	r23, 0x27	; 39
 308:	0e 94 2e 06 	call	0xc5c	; 0xc5c <__udivmodhi4>
 30c:	cb 01       	movw	r24, r22
 30e:	c0 96       	adiw	r24, 0x30	; 48
 310:	90 93 2d 02 	sts	0x022D, r25
 314:	80 93 2c 02 	sts	0x022C, r24
		lcd_wr_char(million);
 318:	0e 94 17 01 	call	0x22e	; 0x22e <lcd_wr_char>
 31c:	03 c0       	rjmp	.+6      	; 0x324 <lcd_print+0x46>
		flag=1;
	}
	if(digits==4 || flag==1)
 31e:	c4 30       	cpi	r28, 0x04	; 4
 320:	d1 05       	cpc	r29, r1
 322:	b9 f4       	brne	.+46     	; 0x352 <lcd_print+0x74>
	{
		temp = value/1000;
 324:	c8 01       	movw	r24, r16
 326:	68 ee       	ldi	r22, 0xE8	; 232
 328:	73 e0       	ldi	r23, 0x03	; 3
 32a:	0e 94 2e 06 	call	0xc5c	; 0xc5c <__udivmodhi4>
 32e:	cb 01       	movw	r24, r22
 330:	70 93 2f 02 	sts	0x022F, r23
 334:	60 93 2e 02 	sts	0x022E, r22
		thousand = temp%10 + 48;
 338:	6a e0       	ldi	r22, 0x0A	; 10
 33a:	70 e0       	ldi	r23, 0x00	; 0
 33c:	0e 94 2e 06 	call	0xc5c	; 0xc5c <__udivmodhi4>
 340:	c0 96       	adiw	r24, 0x30	; 48
 342:	90 93 3b 02 	sts	0x023B, r25
 346:	80 93 3a 02 	sts	0x023A, r24
		lcd_wr_char(thousand);
 34a:	0e 94 17 01 	call	0x22e	; 0x22e <lcd_wr_char>
		flag=1;
 34e:	81 e0       	ldi	r24, 0x01	; 1
 350:	01 c0       	rjmp	.+2      	; 0x354 <lcd_print+0x76>
}

/***** Function To Print Any input value upto the desired digit on LCD *****/
void lcd_print (char row, char coloumn, unsigned int value, int digits)
{
	unsigned char flag=0;
 352:	80 e0       	ldi	r24, 0x00	; 0
		temp = value/1000;
		thousand = temp%10 + 48;
		lcd_wr_char(thousand);
		flag=1;
	}
	if(digits==3 || flag==1)
 354:	c3 30       	cpi	r28, 0x03	; 3
 356:	d1 05       	cpc	r29, r1
 358:	11 f0       	breq	.+4      	; 0x35e <lcd_print+0x80>
 35a:	81 30       	cpi	r24, 0x01	; 1
 35c:	b1 f4       	brne	.+44     	; 0x38a <lcd_print+0xac>
	{
		temp = value/100;
 35e:	c8 01       	movw	r24, r16
 360:	64 e6       	ldi	r22, 0x64	; 100
 362:	70 e0       	ldi	r23, 0x00	; 0
 364:	0e 94 2e 06 	call	0xc5c	; 0xc5c <__udivmodhi4>
 368:	cb 01       	movw	r24, r22
 36a:	70 93 2f 02 	sts	0x022F, r23
 36e:	60 93 2e 02 	sts	0x022E, r22
		hundred = temp%10 + 48;
 372:	6a e0       	ldi	r22, 0x0A	; 10
 374:	70 e0       	ldi	r23, 0x00	; 0
 376:	0e 94 2e 06 	call	0xc5c	; 0xc5c <__udivmodhi4>
 37a:	c0 96       	adiw	r24, 0x30	; 48
 37c:	90 93 37 02 	sts	0x0237, r25
 380:	80 93 36 02 	sts	0x0236, r24
		lcd_wr_char(hundred);
 384:	0e 94 17 01 	call	0x22e	; 0x22e <lcd_wr_char>
		flag=1;
 388:	81 e0       	ldi	r24, 0x01	; 1
	}
	if(digits==2 || flag==1)
 38a:	c2 30       	cpi	r28, 0x02	; 2
 38c:	d1 05       	cpc	r29, r1
 38e:	11 f0       	breq	.+4      	; 0x394 <lcd_print+0xb6>
 390:	81 30       	cpi	r24, 0x01	; 1
 392:	b1 f4       	brne	.+44     	; 0x3c0 <lcd_print+0xe2>
	{
		temp = value/10;
 394:	2a e0       	ldi	r18, 0x0A	; 10
 396:	30 e0       	ldi	r19, 0x00	; 0
 398:	c8 01       	movw	r24, r16
 39a:	b9 01       	movw	r22, r18
 39c:	0e 94 2e 06 	call	0xc5c	; 0xc5c <__udivmodhi4>
 3a0:	cb 01       	movw	r24, r22
 3a2:	70 93 2f 02 	sts	0x022F, r23
 3a6:	60 93 2e 02 	sts	0x022E, r22
		tens = temp%10 + 48;
 3aa:	b9 01       	movw	r22, r18
 3ac:	0e 94 2e 06 	call	0xc5c	; 0xc5c <__udivmodhi4>
 3b0:	c0 96       	adiw	r24, 0x30	; 48
 3b2:	90 93 34 02 	sts	0x0234, r25
 3b6:	80 93 33 02 	sts	0x0233, r24
		lcd_wr_char(tens);
 3ba:	0e 94 17 01 	call	0x22e	; 0x22e <lcd_wr_char>
		flag=1;
 3be:	81 e0       	ldi	r24, 0x01	; 1
	}
	if(digits==1 || flag==1)
 3c0:	c1 30       	cpi	r28, 0x01	; 1
 3c2:	d1 05       	cpc	r29, r1
 3c4:	11 f0       	breq	.+4      	; 0x3ca <lcd_print+0xec>
 3c6:	81 30       	cpi	r24, 0x01	; 1
 3c8:	61 f4       	brne	.+24     	; 0x3e2 <lcd_print+0x104>
	{
		unit = value%10 + 48;
 3ca:	c8 01       	movw	r24, r16
 3cc:	6a e0       	ldi	r22, 0x0A	; 10
 3ce:	70 e0       	ldi	r23, 0x00	; 0
 3d0:	0e 94 2e 06 	call	0xc5c	; 0xc5c <__udivmodhi4>
 3d4:	c0 96       	adiw	r24, 0x30	; 48
 3d6:	90 93 39 02 	sts	0x0239, r25
 3da:	80 93 38 02 	sts	0x0238, r24
		lcd_wr_char(unit);
 3de:	0e 94 17 01 	call	0x22e	; 0x22e <lcd_wr_char>
	}
	if(digits>5)
 3e2:	c6 30       	cpi	r28, 0x06	; 6
 3e4:	d1 05       	cpc	r29, r1
 3e6:	1c f0       	brlt	.+6      	; 0x3ee <lcd_print+0x110>
	{
		lcd_wr_char('E');
 3e8:	85 e4       	ldi	r24, 0x45	; 69
 3ea:	0e 94 17 01 	call	0x22e	; 0x22e <lcd_wr_char>
	}
	
}
 3ee:	df 91       	pop	r29
 3f0:	cf 91       	pop	r28
 3f2:	1f 91       	pop	r17
 3f4:	0f 91       	pop	r16
 3f6:	08 95       	ret

000003f8 <lcd_port_config>:
float lasterror=0;


void lcd_port_config (void)
{
	DDRC = DDRC | 0xF7; //all the LCD pin's direction set as output
 3f8:	87 b1       	in	r24, 0x07	; 7
 3fa:	87 6f       	ori	r24, 0xF7	; 247
 3fc:	87 b9       	out	0x07, r24	; 7
	PORTC = PORTC & 0x80; // all the LCD pins are set to logic 0 except PORTC 7
 3fe:	88 b1       	in	r24, 0x08	; 8
 400:	80 78       	andi	r24, 0x80	; 128
 402:	88 b9       	out	0x08, r24	; 8
}
 404:	08 95       	ret

00000406 <adc_pin_config>:

//ADC pin configuration
void adc_pin_config (void)
{
	DDRF = 0x00;
 406:	10 ba       	out	0x10, r1	; 16
	PORTF = 0x00;
 408:	11 ba       	out	0x11, r1	; 17
	DDRK = 0x00;
 40a:	10 92 07 01 	sts	0x0107, r1
	PORTK = 0x00;
 40e:	10 92 08 01 	sts	0x0108, r1
}
 412:	08 95       	ret

00000414 <timer5_init>:
// Prescale:256
// PWM 8bit fast, TOP=0x00FF
// Timer Frequency:225.000Hz
void timer5_init()
{
	TCCR5B = 0x00;	//Stop
 414:	e1 e2       	ldi	r30, 0x21	; 33
 416:	f1 e0       	ldi	r31, 0x01	; 1
 418:	10 82       	st	Z, r1
	TCNT5H = 0xFF;	//Counter higher 8-bit value to which OCR5xH value is compared with
 41a:	8f ef       	ldi	r24, 0xFF	; 255
 41c:	80 93 25 01 	sts	0x0125, r24
	TCNT5L = 0x01;	//Counter lower 8-bit value to which OCR5xH value is compared with
 420:	91 e0       	ldi	r25, 0x01	; 1
 422:	90 93 24 01 	sts	0x0124, r25
	OCR5AH = 0x00;	//Output compare register high value for Left Motor
 426:	10 92 29 01 	sts	0x0129, r1
	OCR5AL = 0xFF;	//Output compare register low value for Left Motor
 42a:	80 93 28 01 	sts	0x0128, r24
	OCR5BH = 0x00;	//Output compare register high value for Right Motor
 42e:	10 92 2b 01 	sts	0x012B, r1
	OCR5BL = 0xFF;	//Output compare register low value for Right Motor
 432:	80 93 2a 01 	sts	0x012A, r24
	OCR5CH = 0x00;	//Output compare register high value for Motor C1
 436:	10 92 2d 01 	sts	0x012D, r1
	OCR5CL = 0xFF;	//Output compare register low value for Motor C1
 43a:	80 93 2c 01 	sts	0x012C, r24
	TCCR5A = 0xA9;	/*{COM5A1=1, COM5A0=0; COM5B1=1, COM5B0=0; COM5C1=1 COM5C0=0}
 43e:	89 ea       	ldi	r24, 0xA9	; 169
 440:	80 93 20 01 	sts	0x0120, r24
 					  For Overriding normal port functionality to OCRnA outputs.
				  	  {WGM51=0, WGM50=1} Along With WGM52 in TCCR5B for Selecting FAST PWM 8-bit Mode*/
	
	TCCR5B = 0x0B;	//WGM12=1; CS12=0, CS11=1, CS10=1 (Prescaler=64)
 444:	8b e0       	ldi	r24, 0x0B	; 11
 446:	80 83       	st	Z, r24
}
 448:	08 95       	ret

0000044a <adc_init>:

void adc_init()
{
	ADCSRA = 0x00;
 44a:	ea e7       	ldi	r30, 0x7A	; 122
 44c:	f0 e0       	ldi	r31, 0x00	; 0
 44e:	10 82       	st	Z, r1
	ADCSRB = 0x00;		//MUX5 = 0
 450:	10 92 7b 00 	sts	0x007B, r1
	ADMUX = 0x20;		//Vref=5V external --- ADLAR=1 --- MUX4:0 = 0000
 454:	80 e2       	ldi	r24, 0x20	; 32
 456:	80 93 7c 00 	sts	0x007C, r24
	ACSR = 0x80;
 45a:	80 e8       	ldi	r24, 0x80	; 128
 45c:	80 bf       	out	0x30, r24	; 48
	ADCSRA = 0x86;		//ADEN=1 --- ADIE=1 --- ADPS2:0 = 1 1 0
 45e:	86 e8       	ldi	r24, 0x86	; 134
 460:	80 83       	st	Z, r24
}
 462:	08 95       	ret

00000464 <ADC_Conversion>:

//Function For ADC Conversion
unsigned char ADC_Conversion(unsigned char Ch)
{
	unsigned char a;
	if(Ch>7)
 464:	88 30       	cpi	r24, 0x08	; 8
 466:	18 f0       	brcs	.+6      	; 0x46e <ADC_Conversion+0xa>
	{
		ADCSRB = 0x08;
 468:	98 e0       	ldi	r25, 0x08	; 8
 46a:	90 93 7b 00 	sts	0x007B, r25
	}
	Ch = Ch & 0x07;
 46e:	87 70       	andi	r24, 0x07	; 7
	ADMUX= 0x20| Ch;
 470:	80 62       	ori	r24, 0x20	; 32
 472:	80 93 7c 00 	sts	0x007C, r24
	ADCSRA = ADCSRA | 0x40;		//Set start conversion bit
 476:	ea e7       	ldi	r30, 0x7A	; 122
 478:	f0 e0       	ldi	r31, 0x00	; 0
 47a:	80 81       	ld	r24, Z
 47c:	80 64       	ori	r24, 0x40	; 64
 47e:	80 83       	st	Z, r24
	while((ADCSRA&0x10)==0);	//Wait for conversion to complete
 480:	80 81       	ld	r24, Z
 482:	84 ff       	sbrs	r24, 4
 484:	fd cf       	rjmp	.-6      	; 0x480 <ADC_Conversion+0x1c>
	a=ADCH;
 486:	80 91 79 00 	lds	r24, 0x0079
	ADCSRA = ADCSRA|0x10; //clear ADIF (ADC Interrupt Flag) by writing 1 to it
 48a:	ea e7       	ldi	r30, 0x7A	; 122
 48c:	f0 e0       	ldi	r31, 0x00	; 0
 48e:	90 81       	ld	r25, Z
 490:	90 61       	ori	r25, 0x10	; 16
 492:	90 83       	st	Z, r25
	ADCSRB = 0x00;
 494:	10 92 7b 00 	sts	0x007B, r1
	return a;
}
 498:	08 95       	ret

0000049a <print_sensor>:

//Function To Print Sesor Values At Desired Row And Coloumn Location on LCD
void print_sensor(char row, char coloumn,unsigned char channel)
{
 49a:	cf 93       	push	r28
 49c:	df 93       	push	r29
 49e:	d8 2f       	mov	r29, r24
 4a0:	c6 2f       	mov	r28, r22
 4a2:	84 2f       	mov	r24, r20
	ADC_Value = ADC_Conversion(channel);
 4a4:	0e 94 32 02 	call	0x464	; 0x464 <ADC_Conversion>
 4a8:	48 2f       	mov	r20, r24
 4aa:	80 93 30 02 	sts	0x0230, r24
	lcd_print(row, coloumn, ADC_Value, 3);
 4ae:	8d 2f       	mov	r24, r29
 4b0:	6c 2f       	mov	r22, r28
 4b2:	50 e0       	ldi	r21, 0x00	; 0
 4b4:	23 e0       	ldi	r18, 0x03	; 3
 4b6:	30 e0       	ldi	r19, 0x00	; 0
 4b8:	0e 94 6f 01 	call	0x2de	; 0x2de <lcd_print>
}
 4bc:	df 91       	pop	r29
 4be:	cf 91       	pop	r28
 4c0:	08 95       	ret

000004c2 <velocity>:

//Function for velocity control
void velocity (unsigned char left_motor, unsigned char right_motor)
{
	OCR5AL = (unsigned char)left_motor;
 4c2:	80 93 28 01 	sts	0x0128, r24
	OCR5BL = (unsigned char)right_motor;
 4c6:	60 93 2a 01 	sts	0x012A, r22
}
 4ca:	08 95       	ret

000004cc <buzzer_pin_config>:
// ***************************************************************************************************

unsigned char data; //to store received data from UDR1
void buzzer_pin_config (void)
{
	DDRC = DDRC | 0x08;		//Setting PORTC 3 as outpt
 4cc:	3b 9a       	sbi	0x07, 3	; 7
	PORTC = PORTC & 0xF7;		//Setting PORTC 3 logic low to turnoff buzzer
 4ce:	43 98       	cbi	0x08, 3	; 8
}
 4d0:	08 95       	ret

000004d2 <motion_pin_config>:

void motion_pin_config (void)
{
	DDRA = DDRA | 0x0F;
 4d2:	81 b1       	in	r24, 0x01	; 1
 4d4:	8f 60       	ori	r24, 0x0F	; 15
 4d6:	81 b9       	out	0x01, r24	; 1
	PORTA = PORTA & 0xF0;
 4d8:	82 b1       	in	r24, 0x02	; 2
 4da:	80 7f       	andi	r24, 0xF0	; 240
 4dc:	82 b9       	out	0x02, r24	; 2
	DDRL = DDRL | 0x18;   //Setting PL3 and PL4 pins as output for PWM generation
 4de:	ea e0       	ldi	r30, 0x0A	; 10
 4e0:	f1 e0       	ldi	r31, 0x01	; 1
 4e2:	80 81       	ld	r24, Z
 4e4:	88 61       	ori	r24, 0x18	; 24
 4e6:	80 83       	st	Z, r24
	PORTL = PORTL | 0x18; //PL3 and PL4 pins are for velocity control using PWM.
 4e8:	eb e0       	ldi	r30, 0x0B	; 11
 4ea:	f1 e0       	ldi	r31, 0x01	; 1
 4ec:	80 81       	ld	r24, Z
 4ee:	88 61       	ori	r24, 0x18	; 24
 4f0:	80 83       	st	Z, r24
}
 4f2:	08 95       	ret

000004f4 <motion_set>:
void motion_set (unsigned char Direction)
{
	unsigned char PortARestore = 0;

	Direction &= 0x0F; 		// removing upper nibbel for the protection
	PortARestore = PORTA; 		// reading the PORTA original status
 4f4:	92 b1       	in	r25, 0x02	; 2
	PortARestore &= 0xF0; 		// making lower direction nibbel to 0
 4f6:	90 7f       	andi	r25, 0xF0	; 240

void motion_set (unsigned char Direction)
{
	unsigned char PortARestore = 0;

	Direction &= 0x0F; 		// removing upper nibbel for the protection
 4f8:	8f 70       	andi	r24, 0x0F	; 15
	PortARestore = PORTA; 		// reading the PORTA original status
	PortARestore &= 0xF0; 		// making lower direction nibbel to 0
	PortARestore |= Direction; // adding lower nibbel for forward command and restoring the PORTA status
 4fa:	98 2b       	or	r25, r24
	PORTA = PortARestore; 		// executing the command
 4fc:	92 b9       	out	0x02, r25	; 2
}
 4fe:	08 95       	ret

00000500 <forward>:

void forward (void)
{
	motion_set (0x06);
 500:	86 e0       	ldi	r24, 0x06	; 6
 502:	0e 94 7a 02 	call	0x4f4	; 0x4f4 <motion_set>
}
 506:	08 95       	ret

00000508 <stop>:

void stop (void)
{
	motion_set (0x00);
 508:	80 e0       	ldi	r24, 0x00	; 0
 50a:	0e 94 7a 02 	call	0x4f4	; 0x4f4 <motion_set>
}
 50e:	08 95       	ret

00000510 <back>:

void back (void) //both wheels backward
{
	motion_set(0x09);
 510:	89 e0       	ldi	r24, 0x09	; 9
 512:	0e 94 7a 02 	call	0x4f4	; 0x4f4 <motion_set>
}
 516:	08 95       	ret

00000518 <port_init>:
}
*/
//Function to initialize ports
void port_init()
{
	lcd_port_config();
 518:	0e 94 fc 01 	call	0x3f8	; 0x3f8 <lcd_port_config>
	adc_pin_config();
 51c:	0e 94 03 02 	call	0x406	; 0x406 <adc_pin_config>
	motion_pin_config();
 520:	0e 94 69 02 	call	0x4d2	; 0x4d2 <motion_pin_config>
	buzzer_pin_config();
 524:	0e 94 66 02 	call	0x4cc	; 0x4cc <buzzer_pin_config>
}
 528:	08 95       	ret

0000052a <buzzer_on>:

void buzzer_on (void)
{
	unsigned char port_restore = 0;
	port_restore = PINC;
 52a:	86 b1       	in	r24, 0x06	; 6
	port_restore = port_restore | 0x08;
 52c:	88 60       	ori	r24, 0x08	; 8
	PORTC = port_restore;
 52e:	88 b9       	out	0x08, r24	; 8
}
 530:	08 95       	ret

00000532 <buzzer_off>:

void buzzer_off (void)
{
	unsigned char port_restore = 0;
	port_restore = PINC;
 532:	86 b1       	in	r24, 0x06	; 6
	port_restore = port_restore & 0xF7;
 534:	87 7f       	andi	r24, 0xF7	; 247
	PORTC = port_restore;
 536:	88 b9       	out	0x08, r24	; 8
}
 538:	08 95       	ret

0000053a <uart0_init>:
// actual baud rate:9600 (error 0.0%)
// char size: 8 bit
// parity: Disabled
void uart0_init(void)
{
	UCSR0B = 0x00; //disable while setting baud rate
 53a:	e1 ec       	ldi	r30, 0xC1	; 193
 53c:	f0 e0       	ldi	r31, 0x00	; 0
 53e:	10 82       	st	Z, r1
	UCSR0A = 0x00;
 540:	10 92 c0 00 	sts	0x00C0, r1
	UCSR0C = 0x06;
 544:	86 e0       	ldi	r24, 0x06	; 6
 546:	80 93 c2 00 	sts	0x00C2, r24
	UBRR0L = 0x5F; //set baud rate lo
 54a:	8f e5       	ldi	r24, 0x5F	; 95
 54c:	80 93 c4 00 	sts	0x00C4, r24
	UBRR0H = 0x00; //set baud rate hi
 550:	10 92 c5 00 	sts	0x00C5, r1
	UCSR0B = 0x98;
 554:	88 e9       	ldi	r24, 0x98	; 152
 556:	80 83       	st	Z, r24
}
 558:	08 95       	ret

0000055a <__vector_25>:
}

*/

SIGNAL(SIG_USART0_RECV) 		// ISR for receive complete interrupt
{
 55a:	1f 92       	push	r1
 55c:	0f 92       	push	r0
 55e:	0f b6       	in	r0, 0x3f	; 63
 560:	0f 92       	push	r0
 562:	0b b6       	in	r0, 0x3b	; 59
 564:	0f 92       	push	r0
 566:	11 24       	eor	r1, r1
 568:	2f 93       	push	r18
 56a:	3f 93       	push	r19
 56c:	4f 93       	push	r20
 56e:	5f 93       	push	r21
 570:	6f 93       	push	r22
 572:	7f 93       	push	r23
 574:	8f 93       	push	r24
 576:	9f 93       	push	r25
 578:	af 93       	push	r26
 57a:	bf 93       	push	r27
 57c:	cf 93       	push	r28
 57e:	ef 93       	push	r30
 580:	ff 93       	push	r31
	data = UDR0; 				//making copy of data from UDR0 in 'data' variable
 582:	e6 ec       	ldi	r30, 0xC6	; 198
 584:	f0 e0       	ldi	r31, 0x00	; 0
 586:	c0 81       	ld	r28, Z
 588:	c0 93 35 02 	sts	0x0235, r28

	UDR0 = data; 	
 58c:	c0 83       	st	Z, r28
	UDR0 = Center_white_line;			//echo data back to PC
 58e:	80 91 29 02 	lds	r24, 0x0229
 592:	80 83       	st	Z, r24
	
	if(data == 0x51)	//unicode value of q
 594:	c1 35       	cpi	r28, 0x51	; 81
 596:	c9 f4       	brne	.+50     	; 0x5ca <__vector_25+0x70>
	{
		kp += 0.5;
 598:	60 91 08 02 	lds	r22, 0x0208
 59c:	70 91 09 02 	lds	r23, 0x0209
 5a0:	80 91 0a 02 	lds	r24, 0x020A
 5a4:	90 91 0b 02 	lds	r25, 0x020B
 5a8:	20 e0       	ldi	r18, 0x00	; 0
 5aa:	30 e0       	ldi	r19, 0x00	; 0
 5ac:	40 e0       	ldi	r20, 0x00	; 0
 5ae:	5f e3       	ldi	r21, 0x3F	; 63
 5b0:	0e 94 ad 04 	call	0x95a	; 0x95a <__addsf3>
 5b4:	dc 01       	movw	r26, r24
 5b6:	cb 01       	movw	r24, r22
 5b8:	80 93 08 02 	sts	0x0208, r24
 5bc:	90 93 09 02 	sts	0x0209, r25
 5c0:	a0 93 0a 02 	sts	0x020A, r26
 5c4:	b0 93 0b 02 	sts	0x020B, r27
 5c8:	4e c0       	rjmp	.+156    	; 0x666 <__vector_25+0x10c>
	}
	
	if(data == 0x77) //Unicode value of w
 5ca:	c7 37       	cpi	r28, 0x77	; 119
 5cc:	89 f5       	brne	.+98     	; 0x630 <__vector_25+0xd6>
	{
		kp-=0.5;
 5ce:	60 91 08 02 	lds	r22, 0x0208
 5d2:	70 91 09 02 	lds	r23, 0x0209
 5d6:	80 91 0a 02 	lds	r24, 0x020A
 5da:	90 91 0b 02 	lds	r25, 0x020B
 5de:	20 e0       	ldi	r18, 0x00	; 0
 5e0:	30 e0       	ldi	r19, 0x00	; 0
 5e2:	40 e0       	ldi	r20, 0x00	; 0
 5e4:	5f e3       	ldi	r21, 0x3F	; 63
 5e6:	0e 94 ac 04 	call	0x958	; 0x958 <__subsf3>
 5ea:	dc 01       	movw	r26, r24
 5ec:	cb 01       	movw	r24, r22
 5ee:	80 93 08 02 	sts	0x0208, r24
 5f2:	90 93 09 02 	sts	0x0209, r25
 5f6:	a0 93 0a 02 	sts	0x020A, r26
 5fa:	b0 93 0b 02 	sts	0x020B, r27
	}
	
	if(data == 0x77) //Unicode value of a
	{
		kd+=0.05;
 5fe:	60 91 00 02 	lds	r22, 0x0200
 602:	70 91 01 02 	lds	r23, 0x0201
 606:	80 91 02 02 	lds	r24, 0x0202
 60a:	90 91 03 02 	lds	r25, 0x0203
 60e:	2d ec       	ldi	r18, 0xCD	; 205
 610:	3c ec       	ldi	r19, 0xCC	; 204
 612:	4c e4       	ldi	r20, 0x4C	; 76
 614:	5d e3       	ldi	r21, 0x3D	; 61
 616:	0e 94 ad 04 	call	0x95a	; 0x95a <__addsf3>
 61a:	dc 01       	movw	r26, r24
 61c:	cb 01       	movw	r24, r22
 61e:	80 93 00 02 	sts	0x0200, r24
 622:	90 93 01 02 	sts	0x0201, r25
 626:	a0 93 02 02 	sts	0x0202, r26
 62a:	b0 93 03 02 	sts	0x0203, r27
 62e:	36 c0       	rjmp	.+108    	; 0x69c <__vector_25+0x142>
	}

	if(data == 0x73) //Unicode value of s
 630:	c3 37       	cpi	r28, 0x73	; 115
 632:	c9 f4       	brne	.+50     	; 0x666 <__vector_25+0x10c>
	{
		kd -= 0.05;
 634:	60 91 00 02 	lds	r22, 0x0200
 638:	70 91 01 02 	lds	r23, 0x0201
 63c:	80 91 02 02 	lds	r24, 0x0202
 640:	90 91 03 02 	lds	r25, 0x0203
 644:	2d ec       	ldi	r18, 0xCD	; 205
 646:	3c ec       	ldi	r19, 0xCC	; 204
 648:	4c e4       	ldi	r20, 0x4C	; 76
 64a:	5d e3       	ldi	r21, 0x3D	; 61
 64c:	0e 94 ac 04 	call	0x958	; 0x958 <__subsf3>
 650:	dc 01       	movw	r26, r24
 652:	cb 01       	movw	r24, r22
 654:	80 93 00 02 	sts	0x0200, r24
 658:	90 93 01 02 	sts	0x0201, r25
 65c:	a0 93 02 02 	sts	0x0202, r26
 660:	b0 93 03 02 	sts	0x0203, r27
 664:	35 c0       	rjmp	.+106    	; 0x6d0 <__vector_25+0x176>
	}
	
	if(data == 0x65) //Unicode value of e
 666:	c5 36       	cpi	r28, 0x65	; 101
 668:	c9 f4       	brne	.+50     	; 0x69c <__vector_25+0x142>
	{
		ki += 0.01;
 66a:	60 91 04 02 	lds	r22, 0x0204
 66e:	70 91 05 02 	lds	r23, 0x0205
 672:	80 91 06 02 	lds	r24, 0x0206
 676:	90 91 07 02 	lds	r25, 0x0207
 67a:	2a e0       	ldi	r18, 0x0A	; 10
 67c:	37 ed       	ldi	r19, 0xD7	; 215
 67e:	43 e2       	ldi	r20, 0x23	; 35
 680:	5c e3       	ldi	r21, 0x3C	; 60
 682:	0e 94 ad 04 	call	0x95a	; 0x95a <__addsf3>
 686:	dc 01       	movw	r26, r24
 688:	cb 01       	movw	r24, r22
 68a:	80 93 04 02 	sts	0x0204, r24
 68e:	90 93 05 02 	sts	0x0205, r25
 692:	a0 93 06 02 	sts	0x0206, r26
 696:	b0 93 07 02 	sts	0x0207, r27
 69a:	1a c0       	rjmp	.+52     	; 0x6d0 <__vector_25+0x176>
	}
	
	if(data == 0x72)	//Unicode value of r
 69c:	c2 37       	cpi	r28, 0x72	; 114
 69e:	c1 f4       	brne	.+48     	; 0x6d0 <__vector_25+0x176>
	{
		ki -= 0.01;
 6a0:	60 91 04 02 	lds	r22, 0x0204
 6a4:	70 91 05 02 	lds	r23, 0x0205
 6a8:	80 91 06 02 	lds	r24, 0x0206
 6ac:	90 91 07 02 	lds	r25, 0x0207
 6b0:	2a e0       	ldi	r18, 0x0A	; 10
 6b2:	37 ed       	ldi	r19, 0xD7	; 215
 6b4:	43 e2       	ldi	r20, 0x23	; 35
 6b6:	5c e3       	ldi	r21, 0x3C	; 60
 6b8:	0e 94 ac 04 	call	0x958	; 0x958 <__subsf3>
 6bc:	dc 01       	movw	r26, r24
 6be:	cb 01       	movw	r24, r22
 6c0:	80 93 04 02 	sts	0x0204, r24
 6c4:	90 93 05 02 	sts	0x0205, r25
 6c8:	a0 93 06 02 	sts	0x0206, r26
 6cc:	b0 93 07 02 	sts	0x0207, r27
	}
	
}
 6d0:	ff 91       	pop	r31
 6d2:	ef 91       	pop	r30
 6d4:	cf 91       	pop	r28
 6d6:	bf 91       	pop	r27
 6d8:	af 91       	pop	r26
 6da:	9f 91       	pop	r25
 6dc:	8f 91       	pop	r24
 6de:	7f 91       	pop	r23
 6e0:	6f 91       	pop	r22
 6e2:	5f 91       	pop	r21
 6e4:	4f 91       	pop	r20
 6e6:	3f 91       	pop	r19
 6e8:	2f 91       	pop	r18
 6ea:	0f 90       	pop	r0
 6ec:	0b be       	out	0x3b, r0	; 59
 6ee:	0f 90       	pop	r0
 6f0:	0f be       	out	0x3f, r0	; 63
 6f2:	0f 90       	pop	r0
 6f4:	1f 90       	pop	r1
 6f6:	18 95       	reti

000006f8 <init_devices>:


//Function To Initialize all The Devices
void init_devices()
{
	cli(); //Clears the global interrupts
 6f8:	f8 94       	cli
	port_init();  //Initializes all the ports
 6fa:	0e 94 8c 02 	call	0x518	; 0x518 <port_init>
	uart0_init(); //Initailize UART1 for serial communiaction
 6fe:	0e 94 9d 02 	call	0x53a	; 0x53a <uart0_init>
	adc_init();
 702:	0e 94 25 02 	call	0x44a	; 0x44a <adc_init>
	lcd_init();
 706:	0e 94 01 01 	call	0x202	; 0x202 <lcd_init>
	timer5_init();
 70a:	0e 94 0a 02 	call	0x414	; 0x414 <timer5_init>
	sei();   //Enables the global interrupts
 70e:	78 94       	sei
}
 710:	08 95       	ret

00000712 <main>:

//Main Function
int main(void)
{
	init_devices();
 712:	0e 94 7c 03 	call	0x6f8	; 0x6f8 <init_devices>
	lcd_set_4bit();
 716:	0e 94 95 00 	call	0x12a	; 0x12a <lcd_set_4bit>
	lcd_init();
 71a:	0e 94 01 01 	call	0x202	; 0x202 <lcd_init>
	while(1)
	{
		uart0_init();
 71e:	0e 94 9d 02 	call	0x53a	; 0x53a <uart0_init>
		
		Left_white_line = ADC_Conversion(3);	//Getting data of Left WL Sensor
 722:	83 e0       	ldi	r24, 0x03	; 3
 724:	0e 94 32 02 	call	0x464	; 0x464 <ADC_Conversion>
 728:	80 93 2a 02 	sts	0x022A, r24
		Center_white_line = ADC_Conversion(2);	//Getting data of Center WL Sensor
 72c:	82 e0       	ldi	r24, 0x02	; 2
 72e:	0e 94 32 02 	call	0x464	; 0x464 <ADC_Conversion>
 732:	80 93 29 02 	sts	0x0229, r24
		Right_white_line = ADC_Conversion(1);	//Getting data of Right WL Sensor
 736:	81 e0       	ldi	r24, 0x01	; 1
 738:	0e 94 32 02 	call	0x464	; 0x464 <ADC_Conversion>
 73c:	80 93 28 02 	sts	0x0228, r24

		flag=0;
 740:	10 92 2b 02 	sts	0x022B, r1

		print_sensor(1,1,3);	//Prints value of White Line Sensor1
 744:	81 e0       	ldi	r24, 0x01	; 1
 746:	61 e0       	ldi	r22, 0x01	; 1
 748:	43 e0       	ldi	r20, 0x03	; 3
 74a:	0e 94 4d 02 	call	0x49a	; 0x49a <print_sensor>
		print_sensor(1,5,2);	//Prints Value of White Line Sensor2
 74e:	81 e0       	ldi	r24, 0x01	; 1
 750:	65 e0       	ldi	r22, 0x05	; 5
 752:	42 e0       	ldi	r20, 0x02	; 2
 754:	0e 94 4d 02 	call	0x49a	; 0x49a <print_sensor>
		print_sensor(1,9,1);	//Prints Value of White Line Sensor3
 758:	81 e0       	ldi	r24, 0x01	; 1
 75a:	69 e0       	ldi	r22, 0x09	; 9
 75c:	41 e0       	ldi	r20, 0x01	; 1
 75e:	0e 94 4d 02 	call	0x49a	; 0x49a <print_sensor>
		
		Setpoint = 0x28;
 762:	80 e0       	ldi	r24, 0x00	; 0
 764:	90 e0       	ldi	r25, 0x00	; 0
 766:	a0 e2       	ldi	r26, 0x20	; 32
 768:	b2 e4       	ldi	r27, 0x42	; 66
 76a:	80 93 24 02 	sts	0x0224, r24
 76e:	90 93 25 02 	sts	0x0225, r25
 772:	a0 93 26 02 	sts	0x0226, r26
 776:	b0 93 27 02 	sts	0x0227, r27
		
		if(Center_white_line < 0x28)
 77a:	80 91 29 02 	lds	r24, 0x0229
 77e:	88 32       	cpi	r24, 0x28	; 40
 780:	18 f4       	brcc	.+6      	; 0x788 <main+0x76>
		{
			Center_white_line = -Center_white_line;
 782:	81 95       	neg	r24
 784:	80 93 29 02 	sts	0x0229, r24
		}
		
		Processedvar = Center_white_line -Left_white_line + Right_white_line;
 788:	60 91 29 02 	lds	r22, 0x0229
 78c:	70 e0       	ldi	r23, 0x00	; 0
 78e:	80 91 2a 02 	lds	r24, 0x022A
 792:	68 1b       	sub	r22, r24
 794:	71 09       	sbc	r23, r1
 796:	80 91 28 02 	lds	r24, 0x0228
 79a:	68 0f       	add	r22, r24
 79c:	71 1d       	adc	r23, r1
 79e:	88 27       	eor	r24, r24
 7a0:	77 fd       	sbrc	r23, 7
 7a2:	80 95       	com	r24
 7a4:	98 2f       	mov	r25, r24
 7a6:	0e 94 3f 05 	call	0xa7e	; 0xa7e <__floatsisf>
 7aa:	9b 01       	movw	r18, r22
 7ac:	ac 01       	movw	r20, r24
 7ae:	60 93 1c 02 	sts	0x021C, r22
 7b2:	70 93 1d 02 	sts	0x021D, r23
 7b6:	80 93 1e 02 	sts	0x021E, r24
 7ba:	90 93 1f 02 	sts	0x021F, r25
		
		error = Setpoint - Processedvar;
 7be:	60 e0       	ldi	r22, 0x00	; 0
 7c0:	70 e0       	ldi	r23, 0x00	; 0
 7c2:	80 e2       	ldi	r24, 0x20	; 32
 7c4:	92 e4       	ldi	r25, 0x42	; 66
 7c6:	0e 94 ac 04 	call	0x958	; 0x958 <__subsf3>
 7ca:	16 2f       	mov	r17, r22
 7cc:	d7 2f       	mov	r29, r23
 7ce:	c8 2f       	mov	r28, r24
 7d0:	c9 2e       	mov	r12, r25
 7d2:	86 2f       	mov	r24, r22
 7d4:	9d 2f       	mov	r25, r29
 7d6:	ac 2f       	mov	r26, r28
 7d8:	bc 2d       	mov	r27, r12
 7da:	80 93 20 02 	sts	0x0220, r24
 7de:	90 93 21 02 	sts	0x0221, r25
 7e2:	a0 93 22 02 	sts	0x0222, r26
 7e6:	b0 93 23 02 	sts	0x0223, r27
		integral += error;
 7ea:	bc 01       	movw	r22, r24
 7ec:	cd 01       	movw	r24, r26
 7ee:	20 91 14 02 	lds	r18, 0x0214
 7f2:	30 91 15 02 	lds	r19, 0x0215
 7f6:	40 91 16 02 	lds	r20, 0x0216
 7fa:	50 91 17 02 	lds	r21, 0x0217
 7fe:	0e 94 ad 04 	call	0x95a	; 0x95a <__addsf3>
 802:	f6 2e       	mov	r15, r22
 804:	07 2f       	mov	r16, r23
 806:	e8 2e       	mov	r14, r24
 808:	d9 2e       	mov	r13, r25
 80a:	86 2f       	mov	r24, r22
 80c:	90 2f       	mov	r25, r16
 80e:	ae 2d       	mov	r26, r14
 810:	bd 2d       	mov	r27, r13
 812:	80 93 14 02 	sts	0x0214, r24
 816:	90 93 15 02 	sts	0x0215, r25
 81a:	a0 93 16 02 	sts	0x0216, r26
 81e:	b0 93 17 02 	sts	0x0217, r27
		derivative = -lasterror+error;
 822:	81 2f       	mov	r24, r17
 824:	9d 2f       	mov	r25, r29
 826:	ac 2f       	mov	r26, r28
 828:	bc 2d       	mov	r27, r12
 82a:	bc 01       	movw	r22, r24
 82c:	cd 01       	movw	r24, r26
 82e:	20 91 0c 02 	lds	r18, 0x020C
 832:	30 91 0d 02 	lds	r19, 0x020D
 836:	40 91 0e 02 	lds	r20, 0x020E
 83a:	50 91 0f 02 	lds	r21, 0x020F
 83e:	0e 94 ac 04 	call	0x958	; 0x958 <__subsf3>
 842:	76 2e       	mov	r7, r22
 844:	67 2e       	mov	r6, r23
 846:	58 2e       	mov	r5, r24
 848:	49 2e       	mov	r4, r25
 84a:	86 2f       	mov	r24, r22
 84c:	96 2d       	mov	r25, r6
 84e:	a5 2d       	mov	r26, r5
 850:	b4 2d       	mov	r27, r4
 852:	80 93 10 02 	sts	0x0210, r24
 856:	90 93 11 02 	sts	0x0211, r25
 85a:	a0 93 12 02 	sts	0x0212, r26
 85e:	b0 93 13 02 	sts	0x0213, r27
		lasterror = error;
 862:	81 2f       	mov	r24, r17
 864:	9d 2f       	mov	r25, r29
 866:	ac 2f       	mov	r26, r28
 868:	bc 2d       	mov	r27, r12
 86a:	80 93 0c 02 	sts	0x020C, r24
 86e:	90 93 0d 02 	sts	0x020D, r25
 872:	a0 93 0e 02 	sts	0x020E, r26
 876:	b0 93 0f 02 	sts	0x020F, r27
		
		
		PID = kp * error + ki * integral + kd * derivative;
 87a:	bc 01       	movw	r22, r24
 87c:	cd 01       	movw	r24, r26
 87e:	20 91 08 02 	lds	r18, 0x0208
 882:	30 91 09 02 	lds	r19, 0x0209
 886:	40 91 0a 02 	lds	r20, 0x020A
 88a:	50 91 0b 02 	lds	r21, 0x020B
 88e:	0e 94 cb 05 	call	0xb96	; 0xb96 <__mulsf3>
 892:	4b 01       	movw	r8, r22
 894:	5c 01       	movw	r10, r24
 896:	8f 2d       	mov	r24, r15
 898:	90 2f       	mov	r25, r16
 89a:	ae 2d       	mov	r26, r14
 89c:	bd 2d       	mov	r27, r13
 89e:	bc 01       	movw	r22, r24
 8a0:	cd 01       	movw	r24, r26
 8a2:	20 91 04 02 	lds	r18, 0x0204
 8a6:	30 91 05 02 	lds	r19, 0x0205
 8aa:	40 91 06 02 	lds	r20, 0x0206
 8ae:	50 91 07 02 	lds	r21, 0x0207
 8b2:	0e 94 cb 05 	call	0xb96	; 0xb96 <__mulsf3>
 8b6:	9b 01       	movw	r18, r22
 8b8:	ac 01       	movw	r20, r24
 8ba:	c5 01       	movw	r24, r10
 8bc:	b4 01       	movw	r22, r8
 8be:	0e 94 ad 04 	call	0x95a	; 0x95a <__addsf3>
 8c2:	6b 01       	movw	r12, r22
 8c4:	7c 01       	movw	r14, r24
 8c6:	87 2d       	mov	r24, r7
 8c8:	96 2d       	mov	r25, r6
 8ca:	a5 2d       	mov	r26, r5
 8cc:	b4 2d       	mov	r27, r4
 8ce:	bc 01       	movw	r22, r24
 8d0:	cd 01       	movw	r24, r26
 8d2:	20 91 00 02 	lds	r18, 0x0200
 8d6:	30 91 01 02 	lds	r19, 0x0201
 8da:	40 91 02 02 	lds	r20, 0x0202
 8de:	50 91 03 02 	lds	r21, 0x0203
 8e2:	0e 94 cb 05 	call	0xb96	; 0xb96 <__mulsf3>
 8e6:	9b 01       	movw	r18, r22
 8e8:	ac 01       	movw	r20, r24
 8ea:	c7 01       	movw	r24, r14
 8ec:	b6 01       	movw	r22, r12
 8ee:	0e 94 ad 04 	call	0x95a	; 0x95a <__addsf3>
 8f2:	dc 01       	movw	r26, r24
 8f4:	cb 01       	movw	r24, r22
 8f6:	80 93 18 02 	sts	0x0218, r24
 8fa:	90 93 19 02 	sts	0x0219, r25
 8fe:	a0 93 1a 02 	sts	0x021A, r26
 902:	b0 93 1b 02 	sts	0x021B, r27
		
		forward();
 906:	0e 94 80 02 	call	0x500	; 0x500 <forward>
		velocity(200+PID, 200-PID);
 90a:	c0 90 18 02 	lds	r12, 0x0218
 90e:	d0 90 19 02 	lds	r13, 0x0219
 912:	e0 90 1a 02 	lds	r14, 0x021A
 916:	f0 90 1b 02 	lds	r15, 0x021B
 91a:	c7 01       	movw	r24, r14
 91c:	b6 01       	movw	r22, r12
 91e:	20 e0       	ldi	r18, 0x00	; 0
 920:	30 e0       	ldi	r19, 0x00	; 0
 922:	48 e4       	ldi	r20, 0x48	; 72
 924:	53 e4       	ldi	r21, 0x43	; 67
 926:	0e 94 ad 04 	call	0x95a	; 0x95a <__addsf3>
 92a:	0e 94 11 05 	call	0xa22	; 0xa22 <__fixunssfsi>
 92e:	c6 2f       	mov	r28, r22
 930:	60 e0       	ldi	r22, 0x00	; 0
 932:	70 e0       	ldi	r23, 0x00	; 0
 934:	88 e4       	ldi	r24, 0x48	; 72
 936:	93 e4       	ldi	r25, 0x43	; 67
 938:	a7 01       	movw	r20, r14
 93a:	96 01       	movw	r18, r12
 93c:	0e 94 ac 04 	call	0x958	; 0x958 <__subsf3>
 940:	0e 94 11 05 	call	0xa22	; 0xa22 <__fixunssfsi>
 944:	8c 2f       	mov	r24, r28
 946:	0e 94 61 02 	call	0x4c2	; 0x4c2 <velocity>
 94a:	a7 ea       	ldi	r26, 0xA7	; 167
 94c:	b1 e6       	ldi	r27, 0x61	; 97
 94e:	11 97       	sbiw	r26, 0x01	; 1
 950:	f1 f7       	brne	.-4      	; 0x94e <main+0x23c>
 952:	00 c0       	rjmp	.+0      	; 0x954 <main+0x242>
 954:	00 00       	nop
 956:	e3 ce       	rjmp	.-570    	; 0x71e <main+0xc>

00000958 <__subsf3>:
 958:	50 58       	subi	r21, 0x80	; 128

0000095a <__addsf3>:
 95a:	bb 27       	eor	r27, r27
 95c:	aa 27       	eor	r26, r26
 95e:	0e d0       	rcall	.+28     	; 0x97c <__addsf3x>
 960:	e0 c0       	rjmp	.+448    	; 0xb22 <__fp_round>
 962:	d1 d0       	rcall	.+418    	; 0xb06 <__fp_pscA>
 964:	30 f0       	brcs	.+12     	; 0x972 <__addsf3+0x18>
 966:	d6 d0       	rcall	.+428    	; 0xb14 <__fp_pscB>
 968:	20 f0       	brcs	.+8      	; 0x972 <__addsf3+0x18>
 96a:	31 f4       	brne	.+12     	; 0x978 <__addsf3+0x1e>
 96c:	9f 3f       	cpi	r25, 0xFF	; 255
 96e:	11 f4       	brne	.+4      	; 0x974 <__addsf3+0x1a>
 970:	1e f4       	brtc	.+6      	; 0x978 <__addsf3+0x1e>
 972:	c6 c0       	rjmp	.+396    	; 0xb00 <__fp_nan>
 974:	0e f4       	brtc	.+2      	; 0x978 <__addsf3+0x1e>
 976:	e0 95       	com	r30
 978:	e7 fb       	bst	r30, 7
 97a:	bc c0       	rjmp	.+376    	; 0xaf4 <__fp_inf>

0000097c <__addsf3x>:
 97c:	e9 2f       	mov	r30, r25
 97e:	e2 d0       	rcall	.+452    	; 0xb44 <__fp_split3>
 980:	80 f3       	brcs	.-32     	; 0x962 <__addsf3+0x8>
 982:	ba 17       	cp	r27, r26
 984:	62 07       	cpc	r22, r18
 986:	73 07       	cpc	r23, r19
 988:	84 07       	cpc	r24, r20
 98a:	95 07       	cpc	r25, r21
 98c:	18 f0       	brcs	.+6      	; 0x994 <__addsf3x+0x18>
 98e:	71 f4       	brne	.+28     	; 0x9ac <__addsf3x+0x30>
 990:	9e f5       	brtc	.+102    	; 0x9f8 <__addsf3x+0x7c>
 992:	fa c0       	rjmp	.+500    	; 0xb88 <__fp_zero>
 994:	0e f4       	brtc	.+2      	; 0x998 <__addsf3x+0x1c>
 996:	e0 95       	com	r30
 998:	0b 2e       	mov	r0, r27
 99a:	ba 2f       	mov	r27, r26
 99c:	a0 2d       	mov	r26, r0
 99e:	0b 01       	movw	r0, r22
 9a0:	b9 01       	movw	r22, r18
 9a2:	90 01       	movw	r18, r0
 9a4:	0c 01       	movw	r0, r24
 9a6:	ca 01       	movw	r24, r20
 9a8:	a0 01       	movw	r20, r0
 9aa:	11 24       	eor	r1, r1
 9ac:	ff 27       	eor	r31, r31
 9ae:	59 1b       	sub	r21, r25
 9b0:	99 f0       	breq	.+38     	; 0x9d8 <__addsf3x+0x5c>
 9b2:	59 3f       	cpi	r21, 0xF9	; 249
 9b4:	50 f4       	brcc	.+20     	; 0x9ca <__addsf3x+0x4e>
 9b6:	50 3e       	cpi	r21, 0xE0	; 224
 9b8:	68 f1       	brcs	.+90     	; 0xa14 <__addsf3x+0x98>
 9ba:	1a 16       	cp	r1, r26
 9bc:	f0 40       	sbci	r31, 0x00	; 0
 9be:	a2 2f       	mov	r26, r18
 9c0:	23 2f       	mov	r18, r19
 9c2:	34 2f       	mov	r19, r20
 9c4:	44 27       	eor	r20, r20
 9c6:	58 5f       	subi	r21, 0xF8	; 248
 9c8:	f3 cf       	rjmp	.-26     	; 0x9b0 <__addsf3x+0x34>
 9ca:	46 95       	lsr	r20
 9cc:	37 95       	ror	r19
 9ce:	27 95       	ror	r18
 9d0:	a7 95       	ror	r26
 9d2:	f0 40       	sbci	r31, 0x00	; 0
 9d4:	53 95       	inc	r21
 9d6:	c9 f7       	brne	.-14     	; 0x9ca <__addsf3x+0x4e>
 9d8:	7e f4       	brtc	.+30     	; 0x9f8 <__addsf3x+0x7c>
 9da:	1f 16       	cp	r1, r31
 9dc:	ba 0b       	sbc	r27, r26
 9de:	62 0b       	sbc	r22, r18
 9e0:	73 0b       	sbc	r23, r19
 9e2:	84 0b       	sbc	r24, r20
 9e4:	ba f0       	brmi	.+46     	; 0xa14 <__addsf3x+0x98>
 9e6:	91 50       	subi	r25, 0x01	; 1
 9e8:	a1 f0       	breq	.+40     	; 0xa12 <__addsf3x+0x96>
 9ea:	ff 0f       	add	r31, r31
 9ec:	bb 1f       	adc	r27, r27
 9ee:	66 1f       	adc	r22, r22
 9f0:	77 1f       	adc	r23, r23
 9f2:	88 1f       	adc	r24, r24
 9f4:	c2 f7       	brpl	.-16     	; 0x9e6 <__addsf3x+0x6a>
 9f6:	0e c0       	rjmp	.+28     	; 0xa14 <__addsf3x+0x98>
 9f8:	ba 0f       	add	r27, r26
 9fa:	62 1f       	adc	r22, r18
 9fc:	73 1f       	adc	r23, r19
 9fe:	84 1f       	adc	r24, r20
 a00:	48 f4       	brcc	.+18     	; 0xa14 <__addsf3x+0x98>
 a02:	87 95       	ror	r24
 a04:	77 95       	ror	r23
 a06:	67 95       	ror	r22
 a08:	b7 95       	ror	r27
 a0a:	f7 95       	ror	r31
 a0c:	9e 3f       	cpi	r25, 0xFE	; 254
 a0e:	08 f0       	brcs	.+2      	; 0xa12 <__addsf3x+0x96>
 a10:	b3 cf       	rjmp	.-154    	; 0x978 <__addsf3+0x1e>
 a12:	93 95       	inc	r25
 a14:	88 0f       	add	r24, r24
 a16:	08 f0       	brcs	.+2      	; 0xa1a <__addsf3x+0x9e>
 a18:	99 27       	eor	r25, r25
 a1a:	ee 0f       	add	r30, r30
 a1c:	97 95       	ror	r25
 a1e:	87 95       	ror	r24
 a20:	08 95       	ret

00000a22 <__fixunssfsi>:
 a22:	98 d0       	rcall	.+304    	; 0xb54 <__fp_splitA>
 a24:	88 f0       	brcs	.+34     	; 0xa48 <__fixunssfsi+0x26>
 a26:	9f 57       	subi	r25, 0x7F	; 127
 a28:	90 f0       	brcs	.+36     	; 0xa4e <__fixunssfsi+0x2c>
 a2a:	b9 2f       	mov	r27, r25
 a2c:	99 27       	eor	r25, r25
 a2e:	b7 51       	subi	r27, 0x17	; 23
 a30:	a0 f0       	brcs	.+40     	; 0xa5a <__fixunssfsi+0x38>
 a32:	d1 f0       	breq	.+52     	; 0xa68 <__fixunssfsi+0x46>
 a34:	66 0f       	add	r22, r22
 a36:	77 1f       	adc	r23, r23
 a38:	88 1f       	adc	r24, r24
 a3a:	99 1f       	adc	r25, r25
 a3c:	1a f0       	brmi	.+6      	; 0xa44 <__fixunssfsi+0x22>
 a3e:	ba 95       	dec	r27
 a40:	c9 f7       	brne	.-14     	; 0xa34 <__fixunssfsi+0x12>
 a42:	12 c0       	rjmp	.+36     	; 0xa68 <__fixunssfsi+0x46>
 a44:	b1 30       	cpi	r27, 0x01	; 1
 a46:	81 f0       	breq	.+32     	; 0xa68 <__fixunssfsi+0x46>
 a48:	9f d0       	rcall	.+318    	; 0xb88 <__fp_zero>
 a4a:	b1 e0       	ldi	r27, 0x01	; 1
 a4c:	08 95       	ret
 a4e:	9c c0       	rjmp	.+312    	; 0xb88 <__fp_zero>
 a50:	67 2f       	mov	r22, r23
 a52:	78 2f       	mov	r23, r24
 a54:	88 27       	eor	r24, r24
 a56:	b8 5f       	subi	r27, 0xF8	; 248
 a58:	39 f0       	breq	.+14     	; 0xa68 <__fixunssfsi+0x46>
 a5a:	b9 3f       	cpi	r27, 0xF9	; 249
 a5c:	cc f3       	brlt	.-14     	; 0xa50 <__fixunssfsi+0x2e>
 a5e:	86 95       	lsr	r24
 a60:	77 95       	ror	r23
 a62:	67 95       	ror	r22
 a64:	b3 95       	inc	r27
 a66:	d9 f7       	brne	.-10     	; 0xa5e <__fixunssfsi+0x3c>
 a68:	3e f4       	brtc	.+14     	; 0xa78 <__fixunssfsi+0x56>
 a6a:	90 95       	com	r25
 a6c:	80 95       	com	r24
 a6e:	70 95       	com	r23
 a70:	61 95       	neg	r22
 a72:	7f 4f       	sbci	r23, 0xFF	; 255
 a74:	8f 4f       	sbci	r24, 0xFF	; 255
 a76:	9f 4f       	sbci	r25, 0xFF	; 255
 a78:	08 95       	ret

00000a7a <__floatunsisf>:
 a7a:	e8 94       	clt
 a7c:	09 c0       	rjmp	.+18     	; 0xa90 <__floatsisf+0x12>

00000a7e <__floatsisf>:
 a7e:	97 fb       	bst	r25, 7
 a80:	3e f4       	brtc	.+14     	; 0xa90 <__floatsisf+0x12>
 a82:	90 95       	com	r25
 a84:	80 95       	com	r24
 a86:	70 95       	com	r23
 a88:	61 95       	neg	r22
 a8a:	7f 4f       	sbci	r23, 0xFF	; 255
 a8c:	8f 4f       	sbci	r24, 0xFF	; 255
 a8e:	9f 4f       	sbci	r25, 0xFF	; 255
 a90:	99 23       	and	r25, r25
 a92:	a9 f0       	breq	.+42     	; 0xabe <__floatsisf+0x40>
 a94:	f9 2f       	mov	r31, r25
 a96:	96 e9       	ldi	r25, 0x96	; 150
 a98:	bb 27       	eor	r27, r27
 a9a:	93 95       	inc	r25
 a9c:	f6 95       	lsr	r31
 a9e:	87 95       	ror	r24
 aa0:	77 95       	ror	r23
 aa2:	67 95       	ror	r22
 aa4:	b7 95       	ror	r27
 aa6:	f1 11       	cpse	r31, r1
 aa8:	f8 cf       	rjmp	.-16     	; 0xa9a <__floatsisf+0x1c>
 aaa:	fa f4       	brpl	.+62     	; 0xaea <__floatsisf+0x6c>
 aac:	bb 0f       	add	r27, r27
 aae:	11 f4       	brne	.+4      	; 0xab4 <__floatsisf+0x36>
 ab0:	60 ff       	sbrs	r22, 0
 ab2:	1b c0       	rjmp	.+54     	; 0xaea <__floatsisf+0x6c>
 ab4:	6f 5f       	subi	r22, 0xFF	; 255
 ab6:	7f 4f       	sbci	r23, 0xFF	; 255
 ab8:	8f 4f       	sbci	r24, 0xFF	; 255
 aba:	9f 4f       	sbci	r25, 0xFF	; 255
 abc:	16 c0       	rjmp	.+44     	; 0xaea <__floatsisf+0x6c>
 abe:	88 23       	and	r24, r24
 ac0:	11 f0       	breq	.+4      	; 0xac6 <__floatsisf+0x48>
 ac2:	96 e9       	ldi	r25, 0x96	; 150
 ac4:	11 c0       	rjmp	.+34     	; 0xae8 <__floatsisf+0x6a>
 ac6:	77 23       	and	r23, r23
 ac8:	21 f0       	breq	.+8      	; 0xad2 <__floatsisf+0x54>
 aca:	9e e8       	ldi	r25, 0x8E	; 142
 acc:	87 2f       	mov	r24, r23
 ace:	76 2f       	mov	r23, r22
 ad0:	05 c0       	rjmp	.+10     	; 0xadc <__floatsisf+0x5e>
 ad2:	66 23       	and	r22, r22
 ad4:	71 f0       	breq	.+28     	; 0xaf2 <__floatsisf+0x74>
 ad6:	96 e8       	ldi	r25, 0x86	; 134
 ad8:	86 2f       	mov	r24, r22
 ada:	70 e0       	ldi	r23, 0x00	; 0
 adc:	60 e0       	ldi	r22, 0x00	; 0
 ade:	2a f0       	brmi	.+10     	; 0xaea <__floatsisf+0x6c>
 ae0:	9a 95       	dec	r25
 ae2:	66 0f       	add	r22, r22
 ae4:	77 1f       	adc	r23, r23
 ae6:	88 1f       	adc	r24, r24
 ae8:	da f7       	brpl	.-10     	; 0xae0 <__floatsisf+0x62>
 aea:	88 0f       	add	r24, r24
 aec:	96 95       	lsr	r25
 aee:	87 95       	ror	r24
 af0:	97 f9       	bld	r25, 7
 af2:	08 95       	ret

00000af4 <__fp_inf>:
 af4:	97 f9       	bld	r25, 7
 af6:	9f 67       	ori	r25, 0x7F	; 127
 af8:	80 e8       	ldi	r24, 0x80	; 128
 afa:	70 e0       	ldi	r23, 0x00	; 0
 afc:	60 e0       	ldi	r22, 0x00	; 0
 afe:	08 95       	ret

00000b00 <__fp_nan>:
 b00:	9f ef       	ldi	r25, 0xFF	; 255
 b02:	80 ec       	ldi	r24, 0xC0	; 192
 b04:	08 95       	ret

00000b06 <__fp_pscA>:
 b06:	00 24       	eor	r0, r0
 b08:	0a 94       	dec	r0
 b0a:	16 16       	cp	r1, r22
 b0c:	17 06       	cpc	r1, r23
 b0e:	18 06       	cpc	r1, r24
 b10:	09 06       	cpc	r0, r25
 b12:	08 95       	ret

00000b14 <__fp_pscB>:
 b14:	00 24       	eor	r0, r0
 b16:	0a 94       	dec	r0
 b18:	12 16       	cp	r1, r18
 b1a:	13 06       	cpc	r1, r19
 b1c:	14 06       	cpc	r1, r20
 b1e:	05 06       	cpc	r0, r21
 b20:	08 95       	ret

00000b22 <__fp_round>:
 b22:	09 2e       	mov	r0, r25
 b24:	03 94       	inc	r0
 b26:	00 0c       	add	r0, r0
 b28:	11 f4       	brne	.+4      	; 0xb2e <__fp_round+0xc>
 b2a:	88 23       	and	r24, r24
 b2c:	52 f0       	brmi	.+20     	; 0xb42 <__fp_round+0x20>
 b2e:	bb 0f       	add	r27, r27
 b30:	40 f4       	brcc	.+16     	; 0xb42 <__fp_round+0x20>
 b32:	bf 2b       	or	r27, r31
 b34:	11 f4       	brne	.+4      	; 0xb3a <__fp_round+0x18>
 b36:	60 ff       	sbrs	r22, 0
 b38:	04 c0       	rjmp	.+8      	; 0xb42 <__fp_round+0x20>
 b3a:	6f 5f       	subi	r22, 0xFF	; 255
 b3c:	7f 4f       	sbci	r23, 0xFF	; 255
 b3e:	8f 4f       	sbci	r24, 0xFF	; 255
 b40:	9f 4f       	sbci	r25, 0xFF	; 255
 b42:	08 95       	ret

00000b44 <__fp_split3>:
 b44:	57 fd       	sbrc	r21, 7
 b46:	90 58       	subi	r25, 0x80	; 128
 b48:	44 0f       	add	r20, r20
 b4a:	55 1f       	adc	r21, r21
 b4c:	59 f0       	breq	.+22     	; 0xb64 <__fp_splitA+0x10>
 b4e:	5f 3f       	cpi	r21, 0xFF	; 255
 b50:	71 f0       	breq	.+28     	; 0xb6e <__fp_splitA+0x1a>
 b52:	47 95       	ror	r20

00000b54 <__fp_splitA>:
 b54:	88 0f       	add	r24, r24
 b56:	97 fb       	bst	r25, 7
 b58:	99 1f       	adc	r25, r25
 b5a:	61 f0       	breq	.+24     	; 0xb74 <__fp_splitA+0x20>
 b5c:	9f 3f       	cpi	r25, 0xFF	; 255
 b5e:	79 f0       	breq	.+30     	; 0xb7e <__fp_splitA+0x2a>
 b60:	87 95       	ror	r24
 b62:	08 95       	ret
 b64:	12 16       	cp	r1, r18
 b66:	13 06       	cpc	r1, r19
 b68:	14 06       	cpc	r1, r20
 b6a:	55 1f       	adc	r21, r21
 b6c:	f2 cf       	rjmp	.-28     	; 0xb52 <__fp_split3+0xe>
 b6e:	46 95       	lsr	r20
 b70:	f1 df       	rcall	.-30     	; 0xb54 <__fp_splitA>
 b72:	08 c0       	rjmp	.+16     	; 0xb84 <__fp_splitA+0x30>
 b74:	16 16       	cp	r1, r22
 b76:	17 06       	cpc	r1, r23
 b78:	18 06       	cpc	r1, r24
 b7a:	99 1f       	adc	r25, r25
 b7c:	f1 cf       	rjmp	.-30     	; 0xb60 <__fp_splitA+0xc>
 b7e:	86 95       	lsr	r24
 b80:	71 05       	cpc	r23, r1
 b82:	61 05       	cpc	r22, r1
 b84:	08 94       	sec
 b86:	08 95       	ret

00000b88 <__fp_zero>:
 b88:	e8 94       	clt

00000b8a <__fp_szero>:
 b8a:	bb 27       	eor	r27, r27
 b8c:	66 27       	eor	r22, r22
 b8e:	77 27       	eor	r23, r23
 b90:	cb 01       	movw	r24, r22
 b92:	97 f9       	bld	r25, 7
 b94:	08 95       	ret

00000b96 <__mulsf3>:
 b96:	0b d0       	rcall	.+22     	; 0xbae <__mulsf3x>
 b98:	c4 cf       	rjmp	.-120    	; 0xb22 <__fp_round>
 b9a:	b5 df       	rcall	.-150    	; 0xb06 <__fp_pscA>
 b9c:	28 f0       	brcs	.+10     	; 0xba8 <__mulsf3+0x12>
 b9e:	ba df       	rcall	.-140    	; 0xb14 <__fp_pscB>
 ba0:	18 f0       	brcs	.+6      	; 0xba8 <__mulsf3+0x12>
 ba2:	95 23       	and	r25, r21
 ba4:	09 f0       	breq	.+2      	; 0xba8 <__mulsf3+0x12>
 ba6:	a6 cf       	rjmp	.-180    	; 0xaf4 <__fp_inf>
 ba8:	ab cf       	rjmp	.-170    	; 0xb00 <__fp_nan>
 baa:	11 24       	eor	r1, r1
 bac:	ee cf       	rjmp	.-36     	; 0xb8a <__fp_szero>

00000bae <__mulsf3x>:
 bae:	ca df       	rcall	.-108    	; 0xb44 <__fp_split3>
 bb0:	a0 f3       	brcs	.-24     	; 0xb9a <__mulsf3+0x4>

00000bb2 <__mulsf3_pse>:
 bb2:	95 9f       	mul	r25, r21
 bb4:	d1 f3       	breq	.-12     	; 0xbaa <__mulsf3+0x14>
 bb6:	95 0f       	add	r25, r21
 bb8:	50 e0       	ldi	r21, 0x00	; 0
 bba:	55 1f       	adc	r21, r21
 bbc:	62 9f       	mul	r22, r18
 bbe:	f0 01       	movw	r30, r0
 bc0:	72 9f       	mul	r23, r18
 bc2:	bb 27       	eor	r27, r27
 bc4:	f0 0d       	add	r31, r0
 bc6:	b1 1d       	adc	r27, r1
 bc8:	63 9f       	mul	r22, r19
 bca:	aa 27       	eor	r26, r26
 bcc:	f0 0d       	add	r31, r0
 bce:	b1 1d       	adc	r27, r1
 bd0:	aa 1f       	adc	r26, r26
 bd2:	64 9f       	mul	r22, r20
 bd4:	66 27       	eor	r22, r22
 bd6:	b0 0d       	add	r27, r0
 bd8:	a1 1d       	adc	r26, r1
 bda:	66 1f       	adc	r22, r22
 bdc:	82 9f       	mul	r24, r18
 bde:	22 27       	eor	r18, r18
 be0:	b0 0d       	add	r27, r0
 be2:	a1 1d       	adc	r26, r1
 be4:	62 1f       	adc	r22, r18
 be6:	73 9f       	mul	r23, r19
 be8:	b0 0d       	add	r27, r0
 bea:	a1 1d       	adc	r26, r1
 bec:	62 1f       	adc	r22, r18
 bee:	83 9f       	mul	r24, r19
 bf0:	a0 0d       	add	r26, r0
 bf2:	61 1d       	adc	r22, r1
 bf4:	22 1f       	adc	r18, r18
 bf6:	74 9f       	mul	r23, r20
 bf8:	33 27       	eor	r19, r19
 bfa:	a0 0d       	add	r26, r0
 bfc:	61 1d       	adc	r22, r1
 bfe:	23 1f       	adc	r18, r19
 c00:	84 9f       	mul	r24, r20
 c02:	60 0d       	add	r22, r0
 c04:	21 1d       	adc	r18, r1
 c06:	82 2f       	mov	r24, r18
 c08:	76 2f       	mov	r23, r22
 c0a:	6a 2f       	mov	r22, r26
 c0c:	11 24       	eor	r1, r1
 c0e:	9f 57       	subi	r25, 0x7F	; 127
 c10:	50 40       	sbci	r21, 0x00	; 0
 c12:	8a f0       	brmi	.+34     	; 0xc36 <__mulsf3_pse+0x84>
 c14:	e1 f0       	breq	.+56     	; 0xc4e <__mulsf3_pse+0x9c>
 c16:	88 23       	and	r24, r24
 c18:	4a f0       	brmi	.+18     	; 0xc2c <__mulsf3_pse+0x7a>
 c1a:	ee 0f       	add	r30, r30
 c1c:	ff 1f       	adc	r31, r31
 c1e:	bb 1f       	adc	r27, r27
 c20:	66 1f       	adc	r22, r22
 c22:	77 1f       	adc	r23, r23
 c24:	88 1f       	adc	r24, r24
 c26:	91 50       	subi	r25, 0x01	; 1
 c28:	50 40       	sbci	r21, 0x00	; 0
 c2a:	a9 f7       	brne	.-22     	; 0xc16 <__mulsf3_pse+0x64>
 c2c:	9e 3f       	cpi	r25, 0xFE	; 254
 c2e:	51 05       	cpc	r21, r1
 c30:	70 f0       	brcs	.+28     	; 0xc4e <__mulsf3_pse+0x9c>
 c32:	60 cf       	rjmp	.-320    	; 0xaf4 <__fp_inf>
 c34:	aa cf       	rjmp	.-172    	; 0xb8a <__fp_szero>
 c36:	5f 3f       	cpi	r21, 0xFF	; 255
 c38:	ec f3       	brlt	.-6      	; 0xc34 <__mulsf3_pse+0x82>
 c3a:	98 3e       	cpi	r25, 0xE8	; 232
 c3c:	dc f3       	brlt	.-10     	; 0xc34 <__mulsf3_pse+0x82>
 c3e:	86 95       	lsr	r24
 c40:	77 95       	ror	r23
 c42:	67 95       	ror	r22
 c44:	b7 95       	ror	r27
 c46:	f7 95       	ror	r31
 c48:	e7 95       	ror	r30
 c4a:	9f 5f       	subi	r25, 0xFF	; 255
 c4c:	c1 f7       	brne	.-16     	; 0xc3e <__mulsf3_pse+0x8c>
 c4e:	fe 2b       	or	r31, r30
 c50:	88 0f       	add	r24, r24
 c52:	91 1d       	adc	r25, r1
 c54:	96 95       	lsr	r25
 c56:	87 95       	ror	r24
 c58:	97 f9       	bld	r25, 7
 c5a:	08 95       	ret

00000c5c <__udivmodhi4>:
 c5c:	aa 1b       	sub	r26, r26
 c5e:	bb 1b       	sub	r27, r27
 c60:	51 e1       	ldi	r21, 0x11	; 17
 c62:	07 c0       	rjmp	.+14     	; 0xc72 <__udivmodhi4_ep>

00000c64 <__udivmodhi4_loop>:
 c64:	aa 1f       	adc	r26, r26
 c66:	bb 1f       	adc	r27, r27
 c68:	a6 17       	cp	r26, r22
 c6a:	b7 07       	cpc	r27, r23
 c6c:	10 f0       	brcs	.+4      	; 0xc72 <__udivmodhi4_ep>
 c6e:	a6 1b       	sub	r26, r22
 c70:	b7 0b       	sbc	r27, r23

00000c72 <__udivmodhi4_ep>:
 c72:	88 1f       	adc	r24, r24
 c74:	99 1f       	adc	r25, r25
 c76:	5a 95       	dec	r21
 c78:	a9 f7       	brne	.-22     	; 0xc64 <__udivmodhi4_loop>
 c7a:	80 95       	com	r24
 c7c:	90 95       	com	r25
 c7e:	bc 01       	movw	r22, r24
 c80:	cd 01       	movw	r24, r26
 c82:	08 95       	ret

00000c84 <_exit>:
 c84:	f8 94       	cli

00000c86 <__stop_program>:
 c86:	ff cf       	rjmp	.-2      	; 0xc86 <__stop_program>
