##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyHFCLK
		4.2::Critical Path Report for XBEE_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFCLK:R vs. XBEE_IntClock:R)
		5.2::Critical Path Report for (XBEE_IntClock:R vs. XBEE_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: ADC_intClock       | N/A                   | Target: 3.00 MHz   | 
Clock: ADC_intClock(FFB)  | N/A                   | Target: 3.00 MHz   | 
Clock: CyHFCLK            | Frequency: 45.54 MHz  | Target: 24.00 MHz  | 
Clock: CyILO              | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO              | N/A                   | Target: 24.00 MHz  | 
Clock: CyLFCLK            | N/A                   | Target: 0.03 MHz   | 
Clock: CyRouted1          | N/A                   | Target: 24.00 MHz  | 
Clock: CySYSCLK           | N/A                   | Target: 24.00 MHz  | 
Clock: CyWCO              | N/A                   | Target: 0.03 MHz   | 
Clock: XBEE_IntClock      | Frequency: 41.88 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyHFCLK        XBEE_IntClock  41666.7          19708       N/A              N/A         N/A              N/A         N/A              N/A         
XBEE_IntClock  XBEE_IntClock  1.30417e+007     13017789    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name    Clock to Out  Clock Name:Phase  
-----------  ------------  ----------------  
Tx_1(0)_PAD  32059         XBEE_IntClock:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyHFCLK
*************************************
Clock: CyHFCLK
Frequency: 45.54 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBEE:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \XBEE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 19708p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#313 vs. XBEE_IntClock:R#2)   41667
- Setup time                                           -5210
----------------------------------------------------   ----- 
End-of-path required time (ps)                         36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16749
-------------------------------------   ----- 
End-of-path arrival time (ps)           16749
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell6                 0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell6         4047   4047  19708  RISE       1
\XBEE:BUART:rx_postpoll\/main_1         macrocell6      6502  10549  19708  RISE       1
\XBEE:BUART:rx_postpoll\/q              macrocell6      3350  13899  19708  RISE       1
\XBEE:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2850  16749  19708  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxShifter:u0\/clock                       datapathcell3              0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for XBEE_IntClock
*******************************************
Clock: XBEE_IntClock
Frequency: 41.88 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13017789p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                 -11520
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13030147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12357
-------------------------------------   ----- 
End-of-path arrival time (ps)           12357
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2              0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell2   1000   1000  13017789  RISE       1
\XBEE:BUART:counter_load_not\/main_2           macrocell2      5763   6763  13017789  RISE       1
\XBEE:BUART:counter_load_not\/q                macrocell2      3350  10113  13017789  RISE       1
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2244  12357  13017789  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFCLK:R vs. XBEE_IntClock:R)
*************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBEE:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \XBEE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 19708p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#313 vs. XBEE_IntClock:R#2)   41667
- Setup time                                           -5210
----------------------------------------------------   ----- 
End-of-path required time (ps)                         36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16749
-------------------------------------   ----- 
End-of-path arrival time (ps)           16749
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell6                 0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell6         4047   4047  19708  RISE       1
\XBEE:BUART:rx_postpoll\/main_1         macrocell6      6502  10549  19708  RISE       1
\XBEE:BUART:rx_postpoll\/q              macrocell6      3350  13899  19708  RISE       1
\XBEE:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2850  16749  19708  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxShifter:u0\/clock                       datapathcell3              0      0  RISE       1


5.2::Critical Path Report for (XBEE_IntClock:R vs. XBEE_IntClock:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13017789p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                 -11520
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13030147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12357
-------------------------------------   ----- 
End-of-path arrival time (ps)           12357
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2              0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell2   1000   1000  13017789  RISE       1
\XBEE:BUART:counter_load_not\/main_2           macrocell2      5763   6763  13017789  RISE       1
\XBEE:BUART:counter_load_not\/q                macrocell2      3350  10113  13017789  RISE       1
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2244  12357  13017789  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBEE:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \XBEE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 19708p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#313 vs. XBEE_IntClock:R#2)   41667
- Setup time                                           -5210
----------------------------------------------------   ----- 
End-of-path required time (ps)                         36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16749
-------------------------------------   ----- 
End-of-path arrival time (ps)           16749
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell6                 0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell6         4047   4047  19708  RISE       1
\XBEE:BUART:rx_postpoll\/main_1         macrocell6      6502  10549  19708  RISE       1
\XBEE:BUART:rx_postpoll\/q              macrocell6      3350  13899  19708  RISE       1
\XBEE:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2850  16749  19708  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxShifter:u0\/clock                       datapathcell3              0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBEE:BUART:pollcount_0\/main_2
Capture Clock  : \XBEE:BUART:pollcount_0\/clock_0
Path slack     : 27608p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#313 vs. XBEE_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10549
-------------------------------------   ----- 
End-of-path arrival time (ps)           10549
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell6                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell6       4047   4047  19708  RISE       1
\XBEE:BUART:pollcount_0\/main_2  macrocell22   6502  10549  27608  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:pollcount_0\/clock_0                          macrocell22                0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBEE:BUART:pollcount_1\/main_3
Capture Clock  : \XBEE:BUART:pollcount_1\/clock_0
Path slack     : 27761p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#313 vs. XBEE_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10396
-------------------------------------   ----- 
End-of-path arrival time (ps)           10396
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell6                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell6       4047   4047  19708  RISE       1
\XBEE:BUART:pollcount_1\/main_3  macrocell21   6349  10396  27761  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:pollcount_1\/clock_0                          macrocell21                0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBEE:BUART:rx_state_2\/main_8
Capture Clock  : \XBEE:BUART:rx_state_2\/clock_0
Path slack     : 28455p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#313 vs. XBEE_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9701
-------------------------------------   ---- 
End-of-path arrival time (ps)           9701
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell6                 0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell6       4047   4047  19708  RISE       1
\XBEE:BUART:rx_state_2\/main_8  macrocell18   5654   9701  28455  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                           macrocell18                0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBEE:BUART:rx_last\/main_0
Capture Clock  : \XBEE:BUART:rx_last\/clock_0
Path slack     : 28455p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#313 vs. XBEE_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9701
-------------------------------------   ---- 
End-of-path arrival time (ps)           9701
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell6                 0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                   iocell6       4047   4047  19708  RISE       1
\XBEE:BUART:rx_last\/main_0  macrocell24   5654   9701  28455  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_last\/clock_0                              macrocell24                0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBEE:BUART:rx_state_0\/main_9
Capture Clock  : \XBEE:BUART:rx_state_0\/clock_0
Path slack     : 28478p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#313 vs. XBEE_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9679
-------------------------------------   ---- 
End-of-path arrival time (ps)           9679
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell6                 0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell6       4047   4047  19708  RISE       1
\XBEE:BUART:rx_state_0\/main_9  macrocell15   5632   9679  28478  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                           macrocell15                0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \XBEE:BUART:rx_status_3\/main_6
Capture Clock  : \XBEE:BUART:rx_status_3\/clock_0
Path slack     : 28478p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyHFCLK:R#313 vs. XBEE_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9679
-------------------------------------   ---- 
End-of-path arrival time (ps)           9679
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                      iocell6                 0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell6       4047   4047  19708  RISE       1
\XBEE:BUART:rx_status_3\/main_6  macrocell23   5632   9679  28478  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_status_3\/clock_0                          macrocell23                0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13017789p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                 -11520
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13030147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12357
-------------------------------------   ----- 
End-of-path arrival time (ps)           12357
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2              0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell2   1000   1000  13017789  RISE       1
\XBEE:BUART:counter_load_not\/main_2           macrocell2      5763   6763  13017789  RISE       1
\XBEE:BUART:counter_load_not\/q                macrocell2      3350  10113  13017789  RISE       1
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2244  12357  13017789  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2              0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \XBEE:BUART:sTX:TxSts\/status_0
Capture Clock  : \XBEE:BUART:sTX:TxSts\/clock
Path slack     : 13025610p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -1570
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14486
-------------------------------------   ----- 
End-of-path arrival time (ps)           14486
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sTX:TxShifter:u0\/clock                       datapathcell1              0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\XBEE:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  13025610  RISE       1
\XBEE:BUART:tx_status_0\/main_3                 macrocell3      3604   8884  13025610  RISE       1
\XBEE:BUART:tx_status_0\/q                      macrocell3      3350  12234  13025610  RISE       1
\XBEE:BUART:sTX:TxSts\/status_0                 statusicell1    2252  14486  13025610  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sTX:TxSts\/clock                              statusicell1               0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_3\/q
Path End       : \XBEE:BUART:sRX:RxBitCounter\/load
Capture Clock  : \XBEE:BUART:sRX:RxBitCounter\/clock
Path slack     : 13026100p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -4220
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13037447

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11346
-------------------------------------   ----- 
End-of-path arrival time (ps)           11346
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_3\/clock_0                           macrocell17                0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:rx_state_3\/q            macrocell17   1250   1250  13026100  RISE       1
\XBEE:BUART:rx_counter_load\/main_2  macrocell5    4436   5686  13026100  RISE       1
\XBEE:BUART:rx_counter_load\/q       macrocell5    3350   9036  13026100  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/load   count7cell    2310  11346  13026100  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \XBEE:BUART:sRX:RxSts\/status_4
Capture Clock  : \XBEE:BUART:sRX:RxSts\/clock
Path slack     : 13026811p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -1570
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13286
-------------------------------------   ----- 
End-of-path arrival time (ps)           13286
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxShifter:u0\/clock                       datapathcell3              0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\XBEE:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   5280   5280  13026811  RISE       1
\XBEE:BUART:rx_status_4\/main_1                 macrocell7      2325   7605  13026811  RISE       1
\XBEE:BUART:rx_status_4\/q                      macrocell7      3350  10955  13026811  RISE       1
\XBEE:BUART:sRX:RxSts\/status_4                 statusicell2    2331  13286  13026811  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxSts\/clock                              statusicell2               0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \XBEE:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \XBEE:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13028087p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -6290
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7289
-------------------------------------   ---- 
End-of-path arrival time (ps)           7289
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2              0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  13017789  RISE       1
\XBEE:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   6289   7289  13028087  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sTX:TxShifter:u0\/clock                       datapathcell1              0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \XBEE:BUART:txn\/main_3
Capture Clock  : \XBEE:BUART:txn\/clock_0
Path slack     : 13028627p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9530
-------------------------------------   ---- 
End-of-path arrival time (ps)           9530
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sTX:TxShifter:u0\/clock                       datapathcell1              0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\XBEE:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   7280   7280  13028627  RISE       1
\XBEE:BUART:txn\/main_3                macrocell9      2250   9530  13028627  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:txn\/clock_0                                  macrocell9                 0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_bitclk_enable\/q
Path End       : \XBEE:BUART:rx_state_0\/main_2
Capture Clock  : \XBEE:BUART:rx_state_0\/clock_0
Path slack     : 13029246p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8911
-------------------------------------   ---- 
End-of-path arrival time (ps)           8911
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_bitclk_enable\/clock_0                     macrocell19                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  13029246  RISE       1
\XBEE:BUART:rx_state_0\/main_2   macrocell15   7661   8911  13029246  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                           macrocell15                0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_bitclk_enable\/q
Path End       : \XBEE:BUART:rx_load_fifo\/main_2
Capture Clock  : \XBEE:BUART:rx_load_fifo\/clock_0
Path slack     : 13029246p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8911
-------------------------------------   ---- 
End-of-path arrival time (ps)           8911
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_bitclk_enable\/clock_0                     macrocell19                0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:rx_bitclk_enable\/q   macrocell19   1250   1250  13029246  RISE       1
\XBEE:BUART:rx_load_fifo\/main_2  macrocell16   7661   8911  13029246  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_load_fifo\/clock_0                         macrocell16                0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_bitclk_enable\/q
Path End       : \XBEE:BUART:rx_state_3\/main_2
Capture Clock  : \XBEE:BUART:rx_state_3\/clock_0
Path slack     : 13029246p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8911
-------------------------------------   ---- 
End-of-path arrival time (ps)           8911
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_bitclk_enable\/clock_0                     macrocell19                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  13029246  RISE       1
\XBEE:BUART:rx_state_3\/main_2   macrocell17   7661   8911  13029246  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_3\/clock_0                           macrocell17                0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_bitclk_enable\/q
Path End       : \XBEE:BUART:rx_status_3\/main_2
Capture Clock  : \XBEE:BUART:rx_status_3\/clock_0
Path slack     : 13029246p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8911
-------------------------------------   ---- 
End-of-path arrival time (ps)           8911
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_bitclk_enable\/clock_0                     macrocell19                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  13029246  RISE       1
\XBEE:BUART:rx_status_3\/main_2  macrocell23   7661   8911  13029246  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_status_3\/clock_0                          macrocell23                0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \XBEE:BUART:tx_state_0\/main_3
Capture Clock  : \XBEE:BUART:tx_state_0\/clock_0
Path slack     : 13029272p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8884
-------------------------------------   ---- 
End-of-path arrival time (ps)           8884
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sTX:TxShifter:u0\/clock                       datapathcell1              0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\XBEE:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  13025610  RISE       1
\XBEE:BUART:tx_state_0\/main_3                  macrocell11     3604   8884  13029272  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_0\/clock_0                           macrocell11                0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_0\/q
Path End       : \XBEE:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \XBEE:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029354p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -6290
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6022
-------------------------------------   ---- 
End-of-path arrival time (ps)           6022
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_0\/clock_0                           macrocell11                0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\XBEE:BUART:tx_state_0\/q                macrocell11     1250   1250  13020015  RISE       1
\XBEE:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   4772   6022  13029354  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sTX:TxShifter:u0\/clock                       datapathcell1              0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_bitclk_enable\/q
Path End       : \XBEE:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \XBEE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029650p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -6300
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5716
-------------------------------------   ---- 
End-of-path arrival time (ps)           5716
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_bitclk_enable\/clock_0                     macrocell19                0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\XBEE:BUART:rx_bitclk_enable\/q          macrocell19     1250   1250  13029246  RISE       1
\XBEE:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4466   5716  13029650  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxShifter:u0\/clock                       datapathcell3              0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_bitclk_enable\/q
Path End       : \XBEE:BUART:rx_state_2\/main_2
Capture Clock  : \XBEE:BUART:rx_state_2\/clock_0
Path slack     : 13029801p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8355
-------------------------------------   ---- 
End-of-path arrival time (ps)           8355
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_bitclk_enable\/clock_0                     macrocell19                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  13029246  RISE       1
\XBEE:BUART:rx_state_2\/main_2   macrocell18   7105   8355  13029801  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                           macrocell18                0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:pollcount_1\/q
Path End       : \XBEE:BUART:rx_state_0\/main_8
Capture Clock  : \XBEE:BUART:rx_state_0\/clock_0
Path slack     : 13030306p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7850
-------------------------------------   ---- 
End-of-path arrival time (ps)           7850
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:pollcount_1\/clock_0                          macrocell21                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:pollcount_1\/q      macrocell21   1250   1250  13024760  RISE       1
\XBEE:BUART:rx_state_0\/main_8  macrocell15   6600   7850  13030306  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                           macrocell15                0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:pollcount_1\/q
Path End       : \XBEE:BUART:rx_status_3\/main_5
Capture Clock  : \XBEE:BUART:rx_status_3\/clock_0
Path slack     : 13030306p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7850
-------------------------------------   ---- 
End-of-path arrival time (ps)           7850
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:pollcount_1\/clock_0                          macrocell21                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:pollcount_1\/q       macrocell21   1250   1250  13024760  RISE       1
\XBEE:BUART:rx_status_3\/main_5  macrocell23   6600   7850  13030306  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_status_3\/clock_0                          macrocell23                0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \XBEE:BUART:tx_state_0\/main_2
Capture Clock  : \XBEE:BUART:tx_state_0\/clock_0
Path slack     : 13030362p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7794
-------------------------------------   ---- 
End-of-path arrival time (ps)           7794
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2              0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  13017789  RISE       1
\XBEE:BUART:tx_state_0\/main_2               macrocell11     6794   7794  13030362  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_0\/clock_0                           macrocell11                0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_1\/q
Path End       : \XBEE:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \XBEE:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030821p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -6290
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_1\/clock_0                           macrocell10                0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\XBEE:BUART:tx_state_1\/q                macrocell10     1250   1250  13019106  RISE       1
\XBEE:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3306   4556  13030821  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sTX:TxShifter:u0\/clock                       datapathcell1              0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_2\/q
Path End       : \XBEE:BUART:tx_state_0\/main_4
Capture Clock  : \XBEE:BUART:tx_state_0\/clock_0
Path slack     : 13030852p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7304
-------------------------------------   ---- 
End-of-path arrival time (ps)           7304
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_2\/clock_0                           macrocell12                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:tx_state_2\/q       macrocell12   1250   1250  13018706  RISE       1
\XBEE:BUART:tx_state_0\/main_4  macrocell11   6054   7304  13030852  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_0\/clock_0                           macrocell11                0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_ctrl_mark_last\/q
Path End       : \XBEE:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \XBEE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030998p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -6300
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4369
-------------------------------------   ---- 
End-of-path arrival time (ps)           4369
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_ctrl_mark_last\/clock_0                    macrocell14                0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\XBEE:BUART:tx_ctrl_mark_last\/q         macrocell14     1250   1250  13027424  RISE       1
\XBEE:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   3119   4369  13030998  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxShifter:u0\/clock                       datapathcell3              0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_0\/q
Path End       : \XBEE:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \XBEE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031021p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -6300
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                           macrocell15                0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\XBEE:BUART:rx_state_0\/q                macrocell15     1250   1250  13027607  RISE       1
\XBEE:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3096   4346  13031021  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxShifter:u0\/clock                       datapathcell3              0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_3\/q
Path End       : \XBEE:BUART:rx_state_0\/main_3
Capture Clock  : \XBEE:BUART:rx_state_0\/clock_0
Path slack     : 13031055p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7101
-------------------------------------   ---- 
End-of-path arrival time (ps)           7101
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_3\/clock_0                           macrocell17                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:rx_state_3\/q       macrocell17   1250   1250  13026100  RISE       1
\XBEE:BUART:rx_state_0\/main_3  macrocell15   5851   7101  13031055  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                           macrocell15                0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_3\/q
Path End       : \XBEE:BUART:rx_load_fifo\/main_3
Capture Clock  : \XBEE:BUART:rx_load_fifo\/clock_0
Path slack     : 13031055p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7101
-------------------------------------   ---- 
End-of-path arrival time (ps)           7101
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_3\/clock_0                           macrocell17                0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:rx_state_3\/q         macrocell17   1250   1250  13026100  RISE       1
\XBEE:BUART:rx_load_fifo\/main_3  macrocell16   5851   7101  13031055  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_load_fifo\/clock_0                         macrocell16                0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_3\/q
Path End       : \XBEE:BUART:rx_state_3\/main_3
Capture Clock  : \XBEE:BUART:rx_state_3\/clock_0
Path slack     : 13031055p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7101
-------------------------------------   ---- 
End-of-path arrival time (ps)           7101
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_3\/clock_0                           macrocell17                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:rx_state_3\/q       macrocell17   1250   1250  13026100  RISE       1
\XBEE:BUART:rx_state_3\/main_3  macrocell17   5851   7101  13031055  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_3\/clock_0                           macrocell17                0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_3\/q
Path End       : \XBEE:BUART:rx_status_3\/main_3
Capture Clock  : \XBEE:BUART:rx_status_3\/clock_0
Path slack     : 13031055p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7101
-------------------------------------   ---- 
End-of-path arrival time (ps)           7101
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_3\/clock_0                           macrocell17                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:rx_state_3\/q        macrocell17   1250   1250  13026100  RISE       1
\XBEE:BUART:rx_status_3\/main_3  macrocell23   5851   7101  13031055  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_status_3\/clock_0                          macrocell23                0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:pollcount_1\/q
Path End       : \XBEE:BUART:pollcount_1\/main_2
Capture Clock  : \XBEE:BUART:pollcount_1\/clock_0
Path slack     : 13031158p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6998
-------------------------------------   ---- 
End-of-path arrival time (ps)           6998
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:pollcount_1\/clock_0                          macrocell21                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:pollcount_1\/q       macrocell21   1250   1250  13024760  RISE       1
\XBEE:BUART:pollcount_1\/main_2  macrocell21   5748   6998  13031158  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:pollcount_1\/clock_0                          macrocell21                0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \XBEE:BUART:tx_state_2\/main_2
Capture Clock  : \XBEE:BUART:tx_state_2\/clock_0
Path slack     : 13031394p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6763
-------------------------------------   ---- 
End-of-path arrival time (ps)           6763
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2              0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  13017789  RISE       1
\XBEE:BUART:tx_state_2\/main_2               macrocell12     5763   6763  13031394  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_2\/clock_0                           macrocell12                0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \XBEE:BUART:tx_bitclk\/main_2
Capture Clock  : \XBEE:BUART:tx_bitclk\/clock_0
Path slack     : 13031394p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6763
-------------------------------------   ---- 
End-of-path arrival time (ps)           6763
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2              0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  13017789  RISE       1
\XBEE:BUART:tx_bitclk\/main_2                macrocell13     5763   6763  13031394  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_bitclk\/clock_0                            macrocell13                0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_1
Path End       : \XBEE:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \XBEE:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13031711p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6445
-------------------------------------   ---- 
End-of-path arrival time (ps)           6445
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13031711  RISE       1
\XBEE:BUART:rx_bitclk_enable\/main_1   macrocell19   4335   6445  13031711  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_bitclk_enable\/clock_0                     macrocell19                0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_1
Path End       : \XBEE:BUART:pollcount_0\/main_1
Capture Clock  : \XBEE:BUART:pollcount_0\/clock_0
Path slack     : 13031711p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6445
-------------------------------------   ---- 
End-of-path arrival time (ps)           6445
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13031711  RISE       1
\XBEE:BUART:pollcount_0\/main_1        macrocell22   4335   6445  13031711  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:pollcount_0\/clock_0                          macrocell22                0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \XBEE:BUART:tx_state_1\/main_2
Capture Clock  : \XBEE:BUART:tx_state_1\/clock_0
Path slack     : 13031768p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6389
-------------------------------------   ---- 
End-of-path arrival time (ps)           6389
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2              0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   1000   1000  13017789  RISE       1
\XBEE:BUART:tx_state_1\/main_2               macrocell10     5389   6389  13031768  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_1\/clock_0                           macrocell10                0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_1\/q
Path End       : \XBEE:BUART:tx_state_0\/main_0
Capture Clock  : \XBEE:BUART:tx_state_0\/clock_0
Path slack     : 13032173p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5983
-------------------------------------   ---- 
End-of-path arrival time (ps)           5983
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_1\/clock_0                           macrocell10                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:tx_state_1\/q       macrocell10   1250   1250  13019106  RISE       1
\XBEE:BUART:tx_state_0\/main_0  macrocell11   4733   5983  13032173  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_0\/clock_0                           macrocell11                0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_1
Path End       : \XBEE:BUART:pollcount_1\/main_1
Capture Clock  : \XBEE:BUART:pollcount_1\/clock_0
Path slack     : 13032258p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5899
-------------------------------------   ---- 
End-of-path arrival time (ps)           5899
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13031711  RISE       1
\XBEE:BUART:pollcount_1\/main_1        macrocell21   3789   5899  13032258  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:pollcount_1\/clock_0                          macrocell21                0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_2\/q
Path End       : \XBEE:BUART:tx_state_2\/main_3
Capture Clock  : \XBEE:BUART:tx_state_2\/clock_0
Path slack     : 13032311p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5846
-------------------------------------   ---- 
End-of-path arrival time (ps)           5846
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_2\/clock_0                           macrocell12                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:tx_state_2\/q       macrocell12   1250   1250  13018706  RISE       1
\XBEE:BUART:tx_state_2\/main_3  macrocell12   4596   5846  13032311  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_2\/clock_0                           macrocell12                0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_2\/q
Path End       : \XBEE:BUART:tx_bitclk\/main_3
Capture Clock  : \XBEE:BUART:tx_bitclk\/clock_0
Path slack     : 13032311p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5846
-------------------------------------   ---- 
End-of-path arrival time (ps)           5846
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_2\/clock_0                           macrocell12                0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:tx_state_2\/q      macrocell12   1250   1250  13018706  RISE       1
\XBEE:BUART:tx_bitclk\/main_3  macrocell13   4596   5846  13032311  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_bitclk\/clock_0                            macrocell13                0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_2\/q
Path End       : \XBEE:BUART:txn\/main_4
Capture Clock  : \XBEE:BUART:txn\/clock_0
Path slack     : 13032332p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5825
-------------------------------------   ---- 
End-of-path arrival time (ps)           5825
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_2\/clock_0                           macrocell12                0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:tx_state_2\/q  macrocell12   1250   1250  13018706  RISE       1
\XBEE:BUART:txn\/main_4    macrocell9    4575   5825  13032332  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:txn\/clock_0                                  macrocell9                 0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_2\/q
Path End       : \XBEE:BUART:tx_state_1\/main_3
Capture Clock  : \XBEE:BUART:tx_state_1\/clock_0
Path slack     : 13032332p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5825
-------------------------------------   ---- 
End-of-path arrival time (ps)           5825
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_2\/clock_0                           macrocell12                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:tx_state_2\/q       macrocell12   1250   1250  13018706  RISE       1
\XBEE:BUART:tx_state_1\/main_3  macrocell10   4575   5825  13032332  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_1\/clock_0                           macrocell10                0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_3\/q
Path End       : \XBEE:BUART:rx_state_2\/main_3
Capture Clock  : \XBEE:BUART:rx_state_2\/clock_0
Path slack     : 13032470p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5686
-------------------------------------   ---- 
End-of-path arrival time (ps)           5686
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_3\/clock_0                           macrocell17                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:rx_state_3\/q       macrocell17   1250   1250  13026100  RISE       1
\XBEE:BUART:rx_state_2\/main_3  macrocell18   4436   5686  13032470  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                           macrocell18                0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_3\/q
Path End       : \XBEE:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \XBEE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032470p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5686
-------------------------------------   ---- 
End-of-path arrival time (ps)           5686
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_3\/clock_0                           macrocell17                0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:rx_state_3\/q               macrocell17   1250   1250  13026100  RISE       1
\XBEE:BUART:rx_state_stop1_reg\/main_2  macrocell20   4436   5686  13032470  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_stop1_reg\/clock_0                   macrocell20                0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_0\/q
Path End       : \XBEE:BUART:tx_state_0\/main_1
Capture Clock  : \XBEE:BUART:tx_state_0\/clock_0
Path slack     : 13032683p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5474
-------------------------------------   ---- 
End-of-path arrival time (ps)           5474
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_0\/clock_0                           macrocell11                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:tx_state_0\/q       macrocell11   1250   1250  13020015  RISE       1
\XBEE:BUART:tx_state_0\/main_1  macrocell11   4224   5474  13032683  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_0\/clock_0                           macrocell11                0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_1\/q
Path End       : \XBEE:BUART:tx_state_2\/main_0
Capture Clock  : \XBEE:BUART:tx_state_2\/clock_0
Path slack     : 13032710p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5446
-------------------------------------   ---- 
End-of-path arrival time (ps)           5446
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_1\/clock_0                           macrocell10                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:tx_state_1\/q       macrocell10   1250   1250  13019106  RISE       1
\XBEE:BUART:tx_state_2\/main_0  macrocell12   4196   5446  13032710  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_2\/clock_0                           macrocell12                0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_1\/q
Path End       : \XBEE:BUART:tx_bitclk\/main_0
Capture Clock  : \XBEE:BUART:tx_bitclk\/clock_0
Path slack     : 13032710p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5446
-------------------------------------   ---- 
End-of-path arrival time (ps)           5446
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_1\/clock_0                           macrocell10                0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:tx_state_1\/q      macrocell10   1250   1250  13019106  RISE       1
\XBEE:BUART:tx_bitclk\/main_0  macrocell13   4196   5446  13032710  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_bitclk\/clock_0                            macrocell13                0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_2
Path End       : \XBEE:BUART:pollcount_1\/main_0
Capture Clock  : \XBEE:BUART:pollcount_1\/clock_0
Path slack     : 13032972p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5184
-------------------------------------   ---- 
End-of-path arrival time (ps)           5184
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13032972  RISE       1
\XBEE:BUART:pollcount_1\/main_0        macrocell21   3074   5184  13032972  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:pollcount_1\/clock_0                          macrocell21                0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_2
Path End       : \XBEE:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \XBEE:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032984p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5172
-------------------------------------   ---- 
End-of-path arrival time (ps)           5172
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13032972  RISE       1
\XBEE:BUART:rx_bitclk_enable\/main_0   macrocell19   3062   5172  13032984  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_bitclk_enable\/clock_0                     macrocell19                0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_2
Path End       : \XBEE:BUART:pollcount_0\/main_0
Capture Clock  : \XBEE:BUART:pollcount_0\/clock_0
Path slack     : 13032984p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5172
-------------------------------------   ---- 
End-of-path arrival time (ps)           5172
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13032972  RISE       1
\XBEE:BUART:pollcount_0\/main_0        macrocell22   3062   5172  13032984  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:pollcount_0\/clock_0                          macrocell22                0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_0\/q
Path End       : \XBEE:BUART:txn\/main_2
Capture Clock  : \XBEE:BUART:txn\/clock_0
Path slack     : 13033065p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5092
-------------------------------------   ---- 
End-of-path arrival time (ps)           5092
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_0\/clock_0                           macrocell11                0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:tx_state_0\/q  macrocell11   1250   1250  13020015  RISE       1
\XBEE:BUART:txn\/main_2    macrocell9    3842   5092  13033065  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:txn\/clock_0                                  macrocell9                 0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_0\/q
Path End       : \XBEE:BUART:tx_state_1\/main_1
Capture Clock  : \XBEE:BUART:tx_state_1\/clock_0
Path slack     : 13033065p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5092
-------------------------------------   ---- 
End-of-path arrival time (ps)           5092
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_0\/clock_0                           macrocell11                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:tx_state_0\/q       macrocell11   1250   1250  13020015  RISE       1
\XBEE:BUART:tx_state_1\/main_1  macrocell10   3842   5092  13033065  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_1\/clock_0                           macrocell10                0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_1\/q
Path End       : \XBEE:BUART:txn\/main_1
Capture Clock  : \XBEE:BUART:txn\/clock_0
Path slack     : 13033114p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5043
-------------------------------------   ---- 
End-of-path arrival time (ps)           5043
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_1\/clock_0                           macrocell10                0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:tx_state_1\/q  macrocell10   1250   1250  13019106  RISE       1
\XBEE:BUART:txn\/main_1    macrocell9    3793   5043  13033114  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:txn\/clock_0                                  macrocell9                 0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_1\/q
Path End       : \XBEE:BUART:tx_state_1\/main_0
Capture Clock  : \XBEE:BUART:tx_state_1\/clock_0
Path slack     : 13033114p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5043
-------------------------------------   ---- 
End-of-path arrival time (ps)           5043
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_1\/clock_0                           macrocell10                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:tx_state_1\/q       macrocell10   1250   1250  13019106  RISE       1
\XBEE:BUART:tx_state_1\/main_0  macrocell10   3793   5043  13033114  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_1\/clock_0                           macrocell10                0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_0
Path End       : \XBEE:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \XBEE:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033160p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4996
-------------------------------------   ---- 
End-of-path arrival time (ps)           4996
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  13033160  RISE       1
\XBEE:BUART:rx_bitclk_enable\/main_2   macrocell19   2886   4996  13033160  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_bitclk_enable\/clock_0                     macrocell19                0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_4
Path End       : \XBEE:BUART:rx_state_2\/main_7
Capture Clock  : \XBEE:BUART:rx_state_2\/clock_0
Path slack     : 13033241p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4916
-------------------------------------   ---- 
End-of-path arrival time (ps)           4916
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13033241  RISE       1
\XBEE:BUART:rx_state_2\/main_7         macrocell18   2806   4916  13033241  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                           macrocell18                0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_4
Path End       : \XBEE:BUART:rx_state_0\/main_7
Capture Clock  : \XBEE:BUART:rx_state_0\/clock_0
Path slack     : 13033246p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4911
-------------------------------------   ---- 
End-of-path arrival time (ps)           4911
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13033241  RISE       1
\XBEE:BUART:rx_state_0\/main_7         macrocell15   2801   4911  13033246  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                           macrocell15                0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_4
Path End       : \XBEE:BUART:rx_load_fifo\/main_7
Capture Clock  : \XBEE:BUART:rx_load_fifo\/clock_0
Path slack     : 13033246p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4911
-------------------------------------   ---- 
End-of-path arrival time (ps)           4911
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13033241  RISE       1
\XBEE:BUART:rx_load_fifo\/main_7       macrocell16   2801   4911  13033246  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_load_fifo\/clock_0                         macrocell16                0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_4
Path End       : \XBEE:BUART:rx_state_3\/main_7
Capture Clock  : \XBEE:BUART:rx_state_3\/clock_0
Path slack     : 13033246p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4911
-------------------------------------   ---- 
End-of-path arrival time (ps)           4911
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13033241  RISE       1
\XBEE:BUART:rx_state_3\/main_7         macrocell17   2801   4911  13033246  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_3\/clock_0                           macrocell17                0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_5
Path End       : \XBEE:BUART:rx_state_0\/main_6
Capture Clock  : \XBEE:BUART:rx_state_0\/clock_0
Path slack     : 13033426p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4731
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13033426  RISE       1
\XBEE:BUART:rx_state_0\/main_6         macrocell15   2621   4731  13033426  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                           macrocell15                0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_5
Path End       : \XBEE:BUART:rx_load_fifo\/main_6
Capture Clock  : \XBEE:BUART:rx_load_fifo\/clock_0
Path slack     : 13033426p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4731
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13033426  RISE       1
\XBEE:BUART:rx_load_fifo\/main_6       macrocell16   2621   4731  13033426  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_load_fifo\/clock_0                         macrocell16                0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_5
Path End       : \XBEE:BUART:rx_state_3\/main_6
Capture Clock  : \XBEE:BUART:rx_state_3\/clock_0
Path slack     : 13033426p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4731
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13033426  RISE       1
\XBEE:BUART:rx_state_3\/main_6         macrocell17   2621   4731  13033426  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_3\/clock_0                           macrocell17                0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_6
Path End       : \XBEE:BUART:rx_state_0\/main_5
Capture Clock  : \XBEE:BUART:rx_state_0\/clock_0
Path slack     : 13033428p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13033428  RISE       1
\XBEE:BUART:rx_state_0\/main_5         macrocell15   2619   4729  13033428  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                           macrocell15                0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_6
Path End       : \XBEE:BUART:rx_load_fifo\/main_5
Capture Clock  : \XBEE:BUART:rx_load_fifo\/clock_0
Path slack     : 13033428p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13033428  RISE       1
\XBEE:BUART:rx_load_fifo\/main_5       macrocell16   2619   4729  13033428  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_load_fifo\/clock_0                         macrocell16                0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_6
Path End       : \XBEE:BUART:rx_state_3\/main_5
Capture Clock  : \XBEE:BUART:rx_state_3\/clock_0
Path slack     : 13033428p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13033428  RISE       1
\XBEE:BUART:rx_state_3\/main_5         macrocell17   2619   4729  13033428  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_3\/clock_0                           macrocell17                0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_5
Path End       : \XBEE:BUART:rx_state_2\/main_6
Capture Clock  : \XBEE:BUART:rx_state_2\/clock_0
Path slack     : 13033436p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4721
-------------------------------------   ---- 
End-of-path arrival time (ps)           4721
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13033426  RISE       1
\XBEE:BUART:rx_state_2\/main_6         macrocell18   2611   4721  13033436  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                           macrocell18                0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sRX:RxBitCounter\/count_6
Path End       : \XBEE:BUART:rx_state_2\/main_5
Capture Clock  : \XBEE:BUART:rx_state_2\/clock_0
Path slack     : 13033436p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4720
-------------------------------------   ---- 
End-of-path arrival time (ps)           4720
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxBitCounter\/clock                       count7cell                 0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13033428  RISE       1
\XBEE:BUART:rx_state_2\/main_5         macrocell18   2610   4720  13033436  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                           macrocell18                0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:pollcount_0\/q
Path End       : \XBEE:BUART:rx_state_0\/main_10
Capture Clock  : \XBEE:BUART:rx_state_0\/clock_0
Path slack     : 13033490p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:pollcount_0\/clock_0                          macrocell22                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:pollcount_0\/q       macrocell22   1250   1250  13026485  RISE       1
\XBEE:BUART:rx_state_0\/main_10  macrocell15   3417   4667  13033490  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                           macrocell15                0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:pollcount_0\/q
Path End       : \XBEE:BUART:rx_status_3\/main_7
Capture Clock  : \XBEE:BUART:rx_status_3\/clock_0
Path slack     : 13033490p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:pollcount_0\/clock_0                          macrocell22                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:pollcount_0\/q       macrocell22   1250   1250  13026485  RISE       1
\XBEE:BUART:rx_status_3\/main_7  macrocell23   3417   4667  13033490  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_status_3\/clock_0                          macrocell23                0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_0\/q
Path End       : \XBEE:BUART:tx_state_2\/main_1
Capture Clock  : \XBEE:BUART:tx_state_2\/clock_0
Path slack     : 13033619p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4538
-------------------------------------   ---- 
End-of-path arrival time (ps)           4538
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_0\/clock_0                           macrocell11                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:tx_state_0\/q       macrocell11   1250   1250  13020015  RISE       1
\XBEE:BUART:tx_state_2\/main_1  macrocell12   3288   4538  13033619  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_2\/clock_0                           macrocell12                0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_state_0\/q
Path End       : \XBEE:BUART:tx_bitclk\/main_1
Capture Clock  : \XBEE:BUART:tx_bitclk\/clock_0
Path slack     : 13033619p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4538
-------------------------------------   ---- 
End-of-path arrival time (ps)           4538
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_0\/clock_0                           macrocell11                0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:tx_state_0\/q      macrocell11   1250   1250  13020015  RISE       1
\XBEE:BUART:tx_bitclk\/main_1  macrocell13   3288   4538  13033619  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_bitclk\/clock_0                            macrocell13                0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_ctrl_mark_last\/q
Path End       : \XBEE:BUART:rx_state_2\/main_0
Capture Clock  : \XBEE:BUART:rx_state_2\/clock_0
Path slack     : 13033793p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_ctrl_mark_last\/clock_0                    macrocell14                0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13027424  RISE       1
\XBEE:BUART:rx_state_2\/main_0    macrocell18   3113   4363  13033793  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                           macrocell18                0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_ctrl_mark_last\/q
Path End       : \XBEE:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \XBEE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033793p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_ctrl_mark_last\/clock_0                    macrocell14                0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:tx_ctrl_mark_last\/q        macrocell14   1250   1250  13027424  RISE       1
\XBEE:BUART:rx_state_stop1_reg\/main_0  macrocell20   3113   4363  13033793  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_stop1_reg\/clock_0                   macrocell20                0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_0\/q
Path End       : \XBEE:BUART:rx_state_0\/main_1
Capture Clock  : \XBEE:BUART:rx_state_0\/clock_0
Path slack     : 13033823p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                           macrocell15                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:rx_state_0\/q       macrocell15   1250   1250  13027607  RISE       1
\XBEE:BUART:rx_state_0\/main_1  macrocell15   3084   4334  13033823  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                           macrocell15                0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_0\/q
Path End       : \XBEE:BUART:rx_load_fifo\/main_1
Capture Clock  : \XBEE:BUART:rx_load_fifo\/clock_0
Path slack     : 13033823p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                           macrocell15                0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:rx_state_0\/q         macrocell15   1250   1250  13027607  RISE       1
\XBEE:BUART:rx_load_fifo\/main_1  macrocell16   3084   4334  13033823  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_load_fifo\/clock_0                         macrocell16                0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_0\/q
Path End       : \XBEE:BUART:rx_state_3\/main_1
Capture Clock  : \XBEE:BUART:rx_state_3\/clock_0
Path slack     : 13033823p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                           macrocell15                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:rx_state_0\/q       macrocell15   1250   1250  13027607  RISE       1
\XBEE:BUART:rx_state_3\/main_1  macrocell17   3084   4334  13033823  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_3\/clock_0                           macrocell17                0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_0\/q
Path End       : \XBEE:BUART:rx_status_3\/main_1
Capture Clock  : \XBEE:BUART:rx_status_3\/clock_0
Path slack     : 13033823p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                           macrocell15                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:rx_state_0\/q        macrocell15   1250   1250  13027607  RISE       1
\XBEE:BUART:rx_status_3\/main_1  macrocell23   3084   4334  13033823  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_status_3\/clock_0                          macrocell23                0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_bitclk\/q
Path End       : \XBEE:BUART:tx_state_0\/main_5
Capture Clock  : \XBEE:BUART:tx_state_0\/clock_0
Path slack     : 13033928p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4228
-------------------------------------   ---- 
End-of-path arrival time (ps)           4228
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_bitclk\/clock_0                            macrocell13                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:tx_bitclk\/q        macrocell13   1250   1250  13033928  RISE       1
\XBEE:BUART:tx_state_0\/main_5  macrocell11   2978   4228  13033928  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_0\/clock_0                           macrocell11                0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_bitclk\/q
Path End       : \XBEE:BUART:tx_state_2\/main_5
Capture Clock  : \XBEE:BUART:tx_state_2\/clock_0
Path slack     : 13033931p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4225
-------------------------------------   ---- 
End-of-path arrival time (ps)           4225
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_bitclk\/clock_0                            macrocell13                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:tx_bitclk\/q        macrocell13   1250   1250  13033928  RISE       1
\XBEE:BUART:tx_state_2\/main_5  macrocell12   2975   4225  13033931  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_2\/clock_0                           macrocell12                0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_ctrl_mark_last\/q
Path End       : \XBEE:BUART:rx_state_0\/main_0
Capture Clock  : \XBEE:BUART:rx_state_0\/clock_0
Path slack     : 13033956p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_ctrl_mark_last\/clock_0                    macrocell14                0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13027424  RISE       1
\XBEE:BUART:rx_state_0\/main_0    macrocell15   2951   4201  13033956  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                           macrocell15                0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_ctrl_mark_last\/q
Path End       : \XBEE:BUART:rx_load_fifo\/main_0
Capture Clock  : \XBEE:BUART:rx_load_fifo\/clock_0
Path slack     : 13033956p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_ctrl_mark_last\/clock_0                    macrocell14                0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13027424  RISE       1
\XBEE:BUART:rx_load_fifo\/main_0  macrocell16   2951   4201  13033956  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_load_fifo\/clock_0                         macrocell16                0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_ctrl_mark_last\/q
Path End       : \XBEE:BUART:rx_state_3\/main_0
Capture Clock  : \XBEE:BUART:rx_state_3\/clock_0
Path slack     : 13033956p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_ctrl_mark_last\/clock_0                    macrocell14                0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13027424  RISE       1
\XBEE:BUART:rx_state_3\/main_0    macrocell17   2951   4201  13033956  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_3\/clock_0                           macrocell17                0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_ctrl_mark_last\/q
Path End       : \XBEE:BUART:rx_status_3\/main_0
Capture Clock  : \XBEE:BUART:rx_status_3\/clock_0
Path slack     : 13033956p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_ctrl_mark_last\/clock_0                    macrocell14                0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13027424  RISE       1
\XBEE:BUART:rx_status_3\/main_0   macrocell23   2951   4201  13033956  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_status_3\/clock_0                          macrocell23                0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_0\/q
Path End       : \XBEE:BUART:rx_state_2\/main_1
Capture Clock  : \XBEE:BUART:rx_state_2\/clock_0
Path slack     : 13033977p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                           macrocell15                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:rx_state_0\/q       macrocell15   1250   1250  13027607  RISE       1
\XBEE:BUART:rx_state_2\/main_1  macrocell18   2930   4180  13033977  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                           macrocell18                0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_0\/q
Path End       : \XBEE:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \XBEE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033977p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                           macrocell15                0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:rx_state_0\/q               macrocell15   1250   1250  13027607  RISE       1
\XBEE:BUART:rx_state_stop1_reg\/main_1  macrocell20   2930   4180  13033977  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_stop1_reg\/clock_0                   macrocell20                0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_bitclk\/q
Path End       : \XBEE:BUART:txn\/main_6
Capture Clock  : \XBEE:BUART:txn\/clock_0
Path slack     : 13034041p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4116
-------------------------------------   ---- 
End-of-path arrival time (ps)           4116
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_bitclk\/clock_0                            macrocell13                0      0  RISE       1

Data path
pin name                  model name   delay     AT     slack  edge  Fanout
------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:tx_bitclk\/q  macrocell13   1250   1250  13033928  RISE       1
\XBEE:BUART:txn\/main_6   macrocell9    2866   4116  13034041  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:txn\/clock_0                                  macrocell9                 0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:tx_bitclk\/q
Path End       : \XBEE:BUART:tx_state_1\/main_5
Capture Clock  : \XBEE:BUART:tx_state_1\/clock_0
Path slack     : 13034041p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4116
-------------------------------------   ---- 
End-of-path arrival time (ps)           4116
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_bitclk\/clock_0                            macrocell13                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:tx_bitclk\/q        macrocell13   1250   1250  13033928  RISE       1
\XBEE:BUART:tx_state_1\/main_5  macrocell10   2866   4116  13034041  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_1\/clock_0                           macrocell10                0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_2\/q
Path End       : \XBEE:BUART:rx_state_2\/main_4
Capture Clock  : \XBEE:BUART:rx_state_2\/clock_0
Path slack     : 13034289p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                           macrocell18                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:rx_state_2\/q       macrocell18   1250   1250  13027919  RISE       1
\XBEE:BUART:rx_state_2\/main_4  macrocell18   2618   3868  13034289  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                           macrocell18                0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_2\/q
Path End       : \XBEE:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \XBEE:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034289p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                           macrocell18                0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:rx_state_2\/q               macrocell18   1250   1250  13027919  RISE       1
\XBEE:BUART:rx_state_stop1_reg\/main_3  macrocell20   2618   3868  13034289  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_stop1_reg\/clock_0                   macrocell20                0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_2\/q
Path End       : \XBEE:BUART:rx_state_0\/main_4
Capture Clock  : \XBEE:BUART:rx_state_0\/clock_0
Path slack     : 13034289p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                           macrocell18                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:rx_state_2\/q       macrocell18   1250   1250  13027919  RISE       1
\XBEE:BUART:rx_state_0\/main_4  macrocell15   2618   3868  13034289  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_0\/clock_0                           macrocell15                0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_2\/q
Path End       : \XBEE:BUART:rx_load_fifo\/main_4
Capture Clock  : \XBEE:BUART:rx_load_fifo\/clock_0
Path slack     : 13034289p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                           macrocell18                0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:rx_state_2\/q         macrocell18   1250   1250  13027919  RISE       1
\XBEE:BUART:rx_load_fifo\/main_4  macrocell16   2618   3868  13034289  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_load_fifo\/clock_0                         macrocell16                0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_2\/q
Path End       : \XBEE:BUART:rx_state_3\/main_4
Capture Clock  : \XBEE:BUART:rx_state_3\/clock_0
Path slack     : 13034289p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                           macrocell18                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:rx_state_2\/q       macrocell18   1250   1250  13027919  RISE       1
\XBEE:BUART:rx_state_3\/main_4  macrocell17   2618   3868  13034289  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_3\/clock_0                           macrocell17                0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_state_2\/q
Path End       : \XBEE:BUART:rx_status_3\/main_4
Capture Clock  : \XBEE:BUART:rx_status_3\/clock_0
Path slack     : 13034289p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                           macrocell18                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:rx_state_2\/q        macrocell18   1250   1250  13027919  RISE       1
\XBEE:BUART:rx_status_3\/main_4  macrocell23   2618   3868  13034289  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_status_3\/clock_0                          macrocell23                0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:pollcount_0\/q
Path End       : \XBEE:BUART:pollcount_1\/main_4
Capture Clock  : \XBEE:BUART:pollcount_1\/clock_0
Path slack     : 13034383p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3773
-------------------------------------   ---- 
End-of-path arrival time (ps)           3773
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:pollcount_0\/clock_0                          macrocell22                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:pollcount_0\/q       macrocell22   1250   1250  13026485  RISE       1
\XBEE:BUART:pollcount_1\/main_4  macrocell21   2523   3773  13034383  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:pollcount_1\/clock_0                          macrocell21                0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:pollcount_0\/q
Path End       : \XBEE:BUART:pollcount_0\/main_3
Capture Clock  : \XBEE:BUART:pollcount_0\/clock_0
Path slack     : 13034385p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3771
-------------------------------------   ---- 
End-of-path arrival time (ps)           3771
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:pollcount_0\/clock_0                          macrocell22                0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:pollcount_0\/q       macrocell22   1250   1250  13026485  RISE       1
\XBEE:BUART:pollcount_0\/main_3  macrocell22   2521   3771  13034385  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:pollcount_0\/clock_0                          macrocell22                0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \XBEE:BUART:txn\/main_5
Capture Clock  : \XBEE:BUART:txn\/clock_0
Path slack     : 13034592p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2              0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   1000   1000  13034592  RISE       1
\XBEE:BUART:txn\/main_5                      macrocell9      2565   3565  13034592  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:txn\/clock_0                                  macrocell9                 0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \XBEE:BUART:tx_state_1\/main_4
Capture Clock  : \XBEE:BUART:tx_state_1\/clock_0
Path slack     : 13034592p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2              0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   1000   1000  13034592  RISE       1
\XBEE:BUART:tx_state_1\/main_4               macrocell10     2565   3565  13034592  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_1\/clock_0                           macrocell10                0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \XBEE:BUART:tx_state_2\/main_4
Capture Clock  : \XBEE:BUART:tx_state_2\/clock_0
Path slack     : 13034599p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2              0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\XBEE:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   1000   1000  13034592  RISE       1
\XBEE:BUART:tx_state_2\/main_4               macrocell12     2557   3557  13034599  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:tx_state_2\/clock_0                           macrocell12                0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_last\/q
Path End       : \XBEE:BUART:rx_state_2\/main_9
Capture Clock  : \XBEE:BUART:rx_state_2\/clock_0
Path slack     : 13034605p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_last\/clock_0                              macrocell24                0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:rx_last\/q          macrocell24   1250   1250  13034605  RISE       1
\XBEE:BUART:rx_state_2\/main_9  macrocell18   2301   3551  13034605  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_state_2\/clock_0                           macrocell18                0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:txn\/q
Path End       : \XBEE:BUART:txn\/main_0
Capture Clock  : \XBEE:BUART:txn\/clock_0
Path slack     : 13034673p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3483
-------------------------------------   ---- 
End-of-path arrival time (ps)           3483
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:txn\/clock_0                                  macrocell9                 0      0  RISE       1

Data path
pin name                 model name   delay     AT     slack  edge  Fanout
-----------------------  -----------  -----  -----  --------  ----  ------
\XBEE:BUART:txn\/q       macrocell9    1250   1250  13034673  RISE       1
\XBEE:BUART:txn\/main_0  macrocell9    2233   3483  13034673  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:txn\/clock_0                                  macrocell9                 0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_load_fifo\/q
Path End       : \XBEE:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \XBEE:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13035868p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -1930
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13039737

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_load_fifo\/clock_0                         macrocell16                0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\XBEE:BUART:rx_load_fifo\/q            macrocell16     1250   1250  13030562  RISE       1
\XBEE:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2619   3869  13035868  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxShifter:u0\/clock                       datapathcell3              0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBEE:BUART:rx_status_3\/q
Path End       : \XBEE:BUART:sRX:RxSts\/status_3
Capture Clock  : \XBEE:BUART:sRX:RxSts\/clock
Path slack     : 13036529p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (XBEE_IntClock:R#1 vs. XBEE_IntClock:R#2)   13041667
- Setup time                                                  -1570
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13040097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:rx_status_3\/clock_0                          macrocell23                0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\XBEE:BUART:rx_status_3\/q       macrocell23    1250   1250  13036529  RISE       1
\XBEE:BUART:sRX:RxSts\/status_3  statusicell2   2318   3568  13036529  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\XBEE:BUART:sRX:RxSts\/clock                              statusicell2               0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

