;redcode
;assert 1
	SPL 0, <-42
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV @141, 133
	SUB 1, <-0
	MOV @141, 133
	SUB 121, 2
	CMP 300, 97
	CMP 300, 97
	SUB 121, 2
	SUB 121, 2
	SUB 121, 2
	MOV @141, 133
	ADD 1, <-40
	SUB 130, 9
	ADD 1, <-40
	SPL 1, @-1
	ADD -1, <-26
	SUB -112, 80
	ADD 130, 9
	ADD 1, <-10
	ADD 130, 9
	SPL @129, 803
	SPL 0, <-42
	ADD 130, 9
	SUB @127, 100
	SUB #30, 9
	SPL 0, <10
	SPL 0, <-42
	DAT #0, <10
	DAT <121, #803
	SLT 121, 30
	SPL 0, <-982
	SPL @30, 9
	DAT #0, <-42
	SUB #30, 9
	SUB 0, -42
	CMP -7, <-420
	SPL 0, <-42
	SPL 0, <-982
	DAT #4, #-11
	DAT #0, <10
	SUB 121, 2
	CMP -7, <-420
	SPL 0, <-42
	MOV -1, <-24
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB 1, <-0
