5 18 1fd81 4 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (real3.3.vcd) 2 -o (real3.3.cdd) 2 -v (real3.3.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 real3.3.v 8 31 1 
2 1 15 15 15 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 12 1070005 1 0 0 0 1 17 0 1 0 1 0 0
1 b 2 13 1110005 1 0 63 0 64 53 0 123.456000
1 A 3 0 120000 1 0 31 0 64 21 0 123.456000
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 real3.3.v 15 20 1 
2 2 16 16 16 50008 1 0 21004 0 0 1 16 0 0
2 3 16 16 16 10001 0 1 1410 0 0 1 1 a
2 4 16 16 16 10008 1 37 16 2 3
2 5 17 17 17 50005 1 32 1004 0 0 64 5 A
2 6 17 17 17 10001 0 1 1410 0 0 64 37 b
2 7 17 17 17 10005 1 37 16 5 6
2 8 18 18 18 20002 1 0 1008 0 0 32 48 5 0
2 9 18 18 18 10002 2 2c 900a 8 0 32 18 0 ffffffff 0 0 0 0
2 10 19 19 19 b000b 1 1 1004 0 0 64 37 b
2 11 19 19 19 60006 1 32 1004 0 0 64 5 A
2 12 19 19 19 5000c 1 11 201008 10 11 1 18 0 1 0 1 0 0
2 13 19 19 19 10001 0 1 1410 0 0 1 1 a
2 14 19 19 19 1000c 1 37 1a 12 13
4 4 11 7 7 4
4 7 0 9 9 4
4 9 0 14 0 4
4 14 0 0 0 4
3 1 main.u$1 "main.u$1" 0 real3.3.v 22 29 1 
