============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 26 2024  05:49:50 am
  Module:                 UART_TX
  Technology library:     fast_vdd1v0 1.0
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

       Pin                 Type       Fanout Load Slew Delay Arrival   
                                             (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------
(clock CLK)             launch                                     0 R 
U0_parity_calc
  DATA_V_reg[5]/CK                                 100    +0       0 R 
  DATA_V_reg[5]/Q       SDFFRHQX1LVT       2  1.3   10   +55      55 R 
  g380__1881/B                                            +0      55   
  g380__1881/Y          XNOR2X1LVT         1  0.6    6   +24      79 F 
  g375__6131/B                                            +0      79   
  g375__6131/Y          XNOR2X1LVT         1  0.7    7   +27     106 R 
  g370__7098/B                                            +0     106   
  g370__7098/Y          XNOR2X1LVT         1  0.6    6   +24     130 F 
  g369__8246/B                                            +0     130   
  g369__8246/Y          XNOR2X1LVT         1  0.7    7   +27     157 R 
  g368__5122/B                                            +0     157   
  g368__5122/Y          XNOR2X1LVT         1  0.6    6   +24     181 F 
  g367__1705/B                                            +0     181   
  g367__1705/Y          XNOR2X1LVT         1  0.7    7   +27     208 R 
  g366__2802/B                                            +0     208   
  g366__2802/Y          XNOR2X1LVT         1  0.6    6   +24     232 F 
  g365__1617/B                                            +0     232   
  g365__1617/Y          XNOR2X1LVT         1  0.6    6   +27     259 R 
  parity_reg/SI    <<<  SDFFRHQX1LVT                      +0     259   
  parity_reg/CK         setup                      100   +20     279 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)             capture                                 2500 R 
                        uncertainty                      -10    2490 R 
-----------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    2211ps 
Start-point  : U0_parity_calc/DATA_V_reg[5]/CK
End-point    : U0_parity_calc/parity_reg/SI

