<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - ZynqBF_2t_ip_src_data_in_block.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../ZynqBF_2t_ip_src_data_in_block.vhd" target="rtwreport_document_frame" id="linkToText_plain">ZynqBF_2t_ip_src_data_in_block.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_data_in_block.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2019-02-11 10:11:27</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 9.5 and HDL Coder 3.13</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="9">    9   </a>
</span><span><a class="LN" id="10">   10   </a>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Module: ZynqBF_2t_ip_src_data_in_block</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- Source Path: ZynqBF_2tx_fpga/channel_estimator/peakdetect_ch2/correlator2/data_in</span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- Hierarchy Level: 4</span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- </span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="19">   19   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="20">   20   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="21">   21   </a><span class="KW">USE</span> work.ZynqBF_2t_ip_src_ZynqBF_2tx_fpga_pkg.<span class="KW">ALL</span>;
</span><span><a class="LN" id="22">   22   </a>
</span><span><a class="LN" id="23">   23   </a><span class="KW">ENTITY</span> ZynqBF_2t_ip_src_data_in_block <span class="KW">IS</span>
</span><span><a class="LN" id="24">   24   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="25">   25   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="26">   26   </a>        enb                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="27">   27   </a>        rst                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="28">   28   </a>        valid                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="29">   29   </a>        addr                              :   <span class="KW">OUT</span>   std_logic_vector(8 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix9</span>
</span><span><a class="LN" id="30">   30   </a>        we                                :   <span class="KW">OUT</span>   std_logic_vector(63 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- ufix64</span>
</span><span><a class="LN" id="31">   31   </a>        );
</span><span><a class="LN" id="32">   32   </a><span class="KW">END</span> ZynqBF_2t_ip_src_data_in_block;
</span><span><a class="LN" id="33">   33   </a>
</span><span><a class="LN" id="34">   34   </a>
</span><span><a class="LN" id="35">   35   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> ZynqBF_2t_ip_src_data_in_block <span class="KW">IS</span>
</span><span><a class="LN" id="36">   36   </a>
</span><span><a class="LN" id="37">   37   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="38">   38   </a>  <span class="KW">SIGNAL</span> rst_1                            : std_logic;
</span><span><a class="LN" id="39">   39   </a>  <span class="KW">SIGNAL</span> Delay3_out1                      : std_logic;
</span><span><a class="LN" id="40">   40   </a>  <span class="KW">SIGNAL</span> ram_counter_out1                 : unsigned(5 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix6</span>
</span><span><a class="LN" id="41">   41   </a>  <span class="KW">SIGNAL</span> Compare_To_Constant_out1         : std_logic;
</span><span><a class="LN" id="42">   42   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1            : std_logic;
</span><span><a class="LN" id="43">   43   </a>  <span class="KW">SIGNAL</span> addr_counter_out1                : unsigned(8 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix9</span>
</span><span><a class="LN" id="44">   44   </a>  <span class="KW">SIGNAL</span> Delay5_reg                       : vector_of_unsigned9(0 <span class="KW">TO</span> 2);  <span class="CT">-- ufix9 [3]</span>
</span><span><a class="LN" id="45">   45   </a>  <span class="KW">SIGNAL</span> Delay5_out1                      : unsigned(8 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix9</span>
</span><span><a class="LN" id="46">   46   </a>  <span class="KW">SIGNAL</span> Delay6_out1                      : std_logic;
</span><span><a class="LN" id="47">   47   </a>  <span class="KW">SIGNAL</span> Delay_out1                       : std_logic;
</span><span><a class="LN" id="48">   48   </a>  <span class="KW">SIGNAL</span> Delay1_ctrl_const_out            : std_logic;
</span><span><a class="LN" id="49">   49   </a>  <span class="KW">SIGNAL</span> Delay1_ctrl_delay_out            : std_logic;
</span><span><a class="LN" id="50">   50   </a>  <span class="KW">SIGNAL</span> Delay1_out1                      : unsigned(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix64</span>
</span><span><a class="LN" id="51">   51   </a>  <span class="KW">SIGNAL</span> Bit_Rotate_out1                  : unsigned(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix64</span>
</span><span><a class="LN" id="52">   52   </a>  <span class="KW">SIGNAL</span> Switch1_out1                     : unsigned(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix64</span>
</span><span><a class="LN" id="53">   53   </a>  <span class="KW">SIGNAL</span> Delay1_out                       : unsigned(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix64</span>
</span><span><a class="LN" id="54">   54   </a>  <span class="KW">SIGNAL</span> Switch2_out1                     : unsigned(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix64</span>
</span><span><a class="LN" id="55">   55   </a>  <span class="KW">SIGNAL</span> Delay2_out1                      : unsigned(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix64</span>
</span><span><a class="LN" id="56">   56   </a>
</span><span><a class="LN" id="57">   57   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="58" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3832')" name="code2model">   58   </a>  Delay4_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="59" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3832')" name="code2model">   59   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="60" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3832')" name="code2model">   60   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="61" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3832')" name="code2model">   61   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="62" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3832')" name="code2model">   62   </a>        rst_1 &lt;= '0';
</span><span><a class="LN" id="63" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3832')" name="code2model">   63   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="64" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3832')" name="code2model">   64   </a>        rst_1 &lt;= rst;
</span><span><a class="LN" id="65" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3832')" name="code2model">   65   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="66" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3832')" name="code2model">   66   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="67" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3832')" name="code2model">   67   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay4_process;
</span><span><a class="LN" id="68">   68   </a>
</span><span><a class="LN" id="69">   69   </a>
</span><span><a class="LN" id="70" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3831')" name="code2model">   70   </a>  Delay3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="71" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3831')" name="code2model">   71   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="72" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3831')" name="code2model">   72   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="73" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3831')" name="code2model">   73   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="74" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3831')" name="code2model">   74   </a>        Delay3_out1 &lt;= '0';
</span><span><a class="LN" id="75" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3831')" name="code2model">   75   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="76" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3831')" name="code2model">   76   </a>        Delay3_out1 &lt;= valid;
</span><span><a class="LN" id="77" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3831')" name="code2model">   77   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="78" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3831')" name="code2model">   78   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="79" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3831')" name="code2model">   79   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay3_process;
</span><span><a class="LN" id="80">   80   </a>
</span><span><a class="LN" id="81">   81   </a>
</span><span><a class="LN" id="82">   82   </a>  <span class="CT">-- Free running, Unsigned Counter</span>
</span><span><a class="LN" id="83">   83   </a>  <span class="CT">--  initial value   = 63</span>
</span><span><a class="LN" id="84">   84   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="85" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3839')" name="code2model">   85   </a>  ram_counter_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="86" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3839')" name="code2model">   86   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="87" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3839')" name="code2model">   87   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="88" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3839')" name="code2model">   88   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="89" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3839')" name="code2model">   89   </a>        ram_counter_out1 &lt;= to_unsigned(16#3F#, 6);
</span><span><a class="LN" id="90" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3839')" name="code2model">   90   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="91" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3839')" name="code2model">   91   </a>        <span class="KW">IF</span> rst_1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="92" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3839')" name="code2model">   92   </a>          ram_counter_out1 &lt;= to_unsigned(16#3F#, 6);
</span><span><a class="LN" id="93" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3839')" name="code2model">   93   </a>        <span class="KW">ELSIF</span> Delay3_out1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="94" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3839')" name="code2model">   94   </a>          ram_counter_out1 &lt;= ram_counter_out1 + to_unsigned(16#01#, 6);
</span><span><a class="LN" id="95" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3839')" name="code2model">   95   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="96" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3839')" name="code2model">   96   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="97" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3839')" name="code2model">   97   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="98" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3839')" name="code2model">   98   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> ram_counter_process;
</span><span><a class="LN" id="99">   99   </a>
</span><span><a class="LN" id="100">  100   </a>
</span><span><a class="LN" id="101">  101   </a>
</span><span><a class="LN" id="102" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3826')" name="code2model">  102   </a>  Compare_To_Constant_out1 &lt;= '1' <span class="KW">WHEN</span> ram_counter_out1 = to_unsigned(16#3F#, 6) <span class="KW">ELSE</span>
</span><span><a class="LN" id="103" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3826')" name="code2model">  103   </a>      '0';
</span><span><a class="LN" id="104">  104   </a>
</span><span><a class="LN" id="105" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3835')" name="code2model">  105   </a>  Logical_Operator_out1 &lt;= Compare_To_Constant_out1 <span class="KW">AND</span> Delay3_out1;
</span><span><a class="LN" id="106">  106   </a>
</span><span><a class="LN" id="107">  107   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="108">  108   </a>  <span class="CT">--  initial value   = 63</span>
</span><span><a class="LN" id="109">  109   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="110">  110   </a>  <span class="CT">--  count to value  = 511</span>
</span><span><a class="LN" id="111" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3838')" name="code2model">  111   </a>  addr_counter_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="112" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3838')" name="code2model">  112   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="113" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3838')" name="code2model">  113   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="114" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3838')" name="code2model">  114   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="115" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3838')" name="code2model">  115   </a>        addr_counter_out1 &lt;= to_unsigned(16#03F#, 9);
</span><span><a class="LN" id="116" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3838')" name="code2model">  116   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="117" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3838')" name="code2model">  117   </a>        <span class="KW">IF</span> rst_1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="118" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3838')" name="code2model">  118   </a>          addr_counter_out1 &lt;= to_unsigned(16#03F#, 9);
</span><span><a class="LN" id="119" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3838')" name="code2model">  119   </a>        <span class="KW">ELSIF</span> Logical_Operator_out1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="120" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3838')" name="code2model">  120   </a>          <span class="KW">IF</span> addr_counter_out1 = to_unsigned(16#1FF#, 9) <span class="KW">THEN</span>
</span><span><a class="LN" id="121" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3838')" name="code2model">  121   </a>            addr_counter_out1 &lt;= to_unsigned(16#03F#, 9);
</span><span><a class="LN" id="122" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3838')" name="code2model">  122   </a>          <span class="KW">ELSE</span>
</span><span><a class="LN" id="123" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3838')" name="code2model">  123   </a>            addr_counter_out1 &lt;= addr_counter_out1 + to_unsigned(16#001#, 9);
</span><span><a class="LN" id="124" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3838')" name="code2model">  124   </a>          <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="125" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3838')" name="code2model">  125   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="126" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3838')" name="code2model">  126   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="127" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3838')" name="code2model">  127   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="128" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3838')" name="code2model">  128   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> addr_counter_process;
</span><span><a class="LN" id="129">  129   </a>
</span><span><a class="LN" id="130">  130   </a>
</span><span><a class="LN" id="131" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3833')" name="code2model">  131   </a>  Delay5_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="132" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3833')" name="code2model">  132   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="133" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3833')" name="code2model">  133   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="134" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3833')" name="code2model">  134   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="135" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3833')" name="code2model">  135   </a>        Delay5_reg &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#000#, 9));
</span><span><a class="LN" id="136" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3833')" name="code2model">  136   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="137" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3833')" name="code2model">  137   </a>        Delay5_reg(0) &lt;= addr_counter_out1;
</span><span><a class="LN" id="138" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3833')" name="code2model">  138   </a>        Delay5_reg(1 <span class="KW">TO</span> 2) &lt;= Delay5_reg(0 <span class="KW">TO</span> 1);
</span><span><a class="LN" id="139" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3833')" name="code2model">  139   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="140" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3833')" name="code2model">  140   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="141" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3833')" name="code2model">  141   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay5_process;
</span><span><a class="LN" id="142">  142   </a>
</span><span><a class="LN" id="143" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3833')" name="code2model">  143   </a>  Delay5_out1 &lt;= Delay5_reg(2);
</span><span><a class="LN" id="144">  144   </a>
</span><span><a class="LN" id="145">  145   </a>  addr &lt;= std_logic_vector(Delay5_out1);
</span><span><a class="LN" id="146">  146   </a>
</span><span><a class="LN" id="147" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3834')" name="code2model">  147   </a>  Delay6_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="148" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3834')" name="code2model">  148   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="149" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3834')" name="code2model">  149   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="150" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3834')" name="code2model">  150   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="151" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3834')" name="code2model">  151   </a>        Delay6_out1 &lt;= '0';
</span><span><a class="LN" id="152" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3834')" name="code2model">  152   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="153" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3834')" name="code2model">  153   </a>        Delay6_out1 &lt;= Delay3_out1;
</span><span><a class="LN" id="154" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3834')" name="code2model">  154   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="155" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3834')" name="code2model">  155   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="156" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3834')" name="code2model">  156   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay6_process;
</span><span><a class="LN" id="157">  157   </a>
</span><span><a class="LN" id="158">  158   </a>
</span><span><a class="LN" id="159" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3828')" name="code2model">  159   </a>  Delay_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="160" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3828')" name="code2model">  160   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="161" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3828')" name="code2model">  161   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="162" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3828')" name="code2model">  162   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="163" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3828')" name="code2model">  163   </a>        Delay_out1 &lt;= '0';
</span><span><a class="LN" id="164" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3828')" name="code2model">  164   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="165" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3828')" name="code2model">  165   </a>        Delay_out1 &lt;= Delay6_out1;
</span><span><a class="LN" id="166" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3828')" name="code2model">  166   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="167" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3828')" name="code2model">  167   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="168" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3828')" name="code2model">  168   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay_process;
</span><span><a class="LN" id="169">  169   </a>
</span><span><a class="LN" id="170">  170   </a>
</span><span><a class="LN" id="171">  171   </a>  Delay1_ctrl_const_out &lt;= '1';
</span><span><a class="LN" id="172">  172   </a>
</span><span><a class="LN" id="173">  173   </a>  Delay1_ctrl_delay_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="174">  174   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="175">  175   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="176">  176   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="177">  177   </a>        Delay1_ctrl_delay_out &lt;= '0';
</span><span><a class="LN" id="178">  178   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="179">  179   </a>        Delay1_ctrl_delay_out &lt;= Delay1_ctrl_const_out;
</span><span><a class="LN" id="180">  180   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="181">  181   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="182">  182   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay1_ctrl_delay_process;
</span><span><a class="LN" id="183">  183   </a>
</span><span><a class="LN" id="184">  184   </a>
</span><span><a class="LN" id="185" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3825')" name="code2model">  185   </a>  Bit_Rotate_out1 &lt;= Delay1_out1 <span class="KW">rol</span> 1;
</span><span><a class="LN" id="186">  186   </a>
</span><span><a class="LN" id="187" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3829')" name="code2model">  187   </a>  Delay1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="188" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3829')" name="code2model">  188   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="189" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3829')" name="code2model">  189   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="190" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3829')" name="code2model">  190   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="191" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3829')" name="code2model">  191   </a>        Delay1_out &lt;= to_unsigned(0, 64);
</span><span><a class="LN" id="192" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3829')" name="code2model">  192   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="193" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3829')" name="code2model">  193   </a>        Delay1_out &lt;= Switch1_out1;
</span><span><a class="LN" id="194" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3829')" name="code2model">  194   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="195" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3829')" name="code2model">  195   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="196" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3829')" name="code2model">  196   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay1_process;
</span><span><a class="LN" id="197">  197   </a>
</span><span><a class="LN" id="198">  198   </a>
</span><span><a class="LN" id="199">  199   </a>
</span><span><a class="LN" id="200">  200   </a>  Delay1_out1 &lt;= unsigned'(X<font color="#1122ff">&quot;8000000000000000&quot;</font>) <span class="KW">WHEN</span> Delay1_ctrl_delay_out = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="201">  201   </a>      Delay1_out;
</span><span><a class="LN" id="202">  202   </a>
</span><span><a class="LN" id="203">  203   </a>
</span><span><a class="LN" id="204" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3836')" name="code2model">  204   </a>  Switch1_out1 &lt;= Delay1_out1 <span class="KW">WHEN</span> Delay6_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="205" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3836')" name="code2model">  205   </a>      Bit_Rotate_out1;
</span><span><a class="LN" id="206">  206   </a>
</span><span><a class="LN" id="207">  207   </a>
</span><span><a class="LN" id="208" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3837')" name="code2model">  208   </a>  Switch2_out1 &lt;= to_unsigned(0, 64) <span class="KW">WHEN</span> Delay_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="209" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3837')" name="code2model">  209   </a>      Switch1_out1;
</span><span><a class="LN" id="210">  210   </a>
</span><span><a class="LN" id="211" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3830')" name="code2model">  211   </a>  Delay2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="212" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3830')" name="code2model">  212   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="213" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3830')" name="code2model">  213   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="214" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3830')" name="code2model">  214   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="215" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3830')" name="code2model">  215   </a>        Delay2_out1 &lt;= to_unsigned(0, 64);
</span><span><a class="LN" id="216" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3830')" name="code2model">  216   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="217" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3830')" name="code2model">  217   </a>        Delay2_out1 &lt;= Switch2_out1;
</span><span><a class="LN" id="218" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3830')" name="code2model">  218   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="219" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3830')" name="code2model">  219   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="220" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:3830')" name="code2model">  220   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay2_process;
</span><span><a class="LN" id="221">  221   </a>
</span><span><a class="LN" id="222">  222   </a>
</span><span><a class="LN" id="223">  223   </a>  we &lt;= std_logic_vector(Delay2_out1);
</span><span><a class="LN" id="224">  224   </a>
</span><span><a class="LN" id="225">  225   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="226">  226   </a>
</span><span><a class="LN" id="227">  227   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
