// Seed: 771558352
module module_0 #(
    parameter id_1 = 32'd78,
    parameter id_2 = 32'd47,
    parameter id_6 = 32'd0
);
  wire _id_1;
  logic _id_2 = id_2;
  logic [id_1 : -1] id_3;
  ;
  wire id_4;
  wire id_5;
  logic [id_2 : -1] _id_6;
  ;
  assign id_1 = id_3;
  assign module_1.id_15 = 0;
  wire [id_6 : 1] id_7;
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    input tri id_2,
    output tri0 id_3,
    output tri0 id_4,
    input supply1 id_5,
    input supply0 id_6,
    inout logic id_7,
    input tri id_8,
    input uwire id_9,
    output uwire id_10,
    input wire id_11,
    input supply1 id_12,
    input supply1 id_13,
    input supply0 id_14,
    output supply0 id_15,
    output wor id_16,
    output wire id_17
);
  wire id_19;
  always id_7 = id_5;
  wire id_20;
  module_0 modCall_1 ();
endmodule
