<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
rc: 0 (means success: 1)
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_sbox.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_sbox.v</a>
defines: 
time_elapsed: 0.470s
ram usage: 14712 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_sbox.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_sbox.v</a>
module bsg_sbox (
	clk_i,
	reset_i,
	calibration_done_i,
	channel_active_i,
	in_v_i,
	in_data_i,
	in_yumi_o,
	in_v_o,
	in_data_o,
	in_yumi_i,
	out_me_v_i,
	out_me_data_i,
	out_me_ready_o,
	out_me_v_o,
	out_me_data_o,
	out_me_ready_i
);
	parameter _sv2v_width_num_channels_p = 24;
	parameter [_sv2v_width_num_channels_p - 1:0] num_channels_p = &#34;inv&#34;;
	parameter _sv2v_width_channel_width_p = 24;
	parameter [_sv2v_width_channel_width_p - 1:0] channel_width_p = &#34;inv&#34;;
	parameter pipeline_indir_p = 0;
	parameter pipeline_outdir_p = 0;
	parameter one_hot_p = 1;
	input clk_i;
	input reset_i;
	input calibration_done_i;
	input [num_channels_p - 1:0] channel_active_i;
	input [num_channels_p - 1:0] in_v_i;
	input [(num_channels_p * channel_width_p) - 1:0] in_data_i;
	output [num_channels_p - 1:0] in_yumi_o;
	output [num_channels_p - 1:0] in_v_o;
	output [(num_channels_p * channel_width_p) - 1:0] in_data_o;
	input [num_channels_p - 1:0] in_yumi_i;
	input [num_channels_p - 1:0] out_me_v_i;
	input [(num_channels_p * channel_width_p) - 1:0] out_me_data_i;
	output [num_channels_p - 1:0] out_me_ready_o;
	output [num_channels_p - 1:0] out_me_v_o;
	output [(num_channels_p * channel_width_p) - 1:0] out_me_data_o;
	input [num_channels_p - 1:0] out_me_ready_i;
	wire [((num_channels_p == 1 ? 1 : $clog2(num_channels_p)) * num_channels_p) - 1:0] fwd_sel;
	wire [((num_channels_p == 1 ? 1 : $clog2(num_channels_p)) * num_channels_p) - 1:0] fwd_dpath_sel;
	reg [((num_channels_p == 1 ? 1 : $clog2(num_channels_p)) * num_channels_p) - 1:0] fwd_sel_r;
	reg [((num_channels_p == 1 ? 1 : $clog2(num_channels_p)) * num_channels_p) - 1:0] fwd_dpath_sel_r;
	wire [((num_channels_p == 1 ? 1 : $clog2(num_channels_p)) * num_channels_p) - 1:0] bk_sel;
	wire [((num_channels_p == 1 ? 1 : $clog2(num_channels_p)) * num_channels_p) - 1:0] bk_dpath_sel;
	reg [((num_channels_p == 1 ? 1 : $clog2(num_channels_p)) * num_channels_p) - 1:0] bk_sel_r;
	reg [((num_channels_p == 1 ? 1 : $clog2(num_channels_p)) * num_channels_p) - 1:0] bk_dpath_sel_r;
	genvar i;
	genvar j;
	bsg_scatter_gather #(.vec_size_lp(num_channels_p)) bsg(
		.vec_i(channel_active_i),
		.fwd_o(fwd_sel),
		.fwd_datapath_o(fwd_dpath_sel),
		.bk_o(bk_sel),
		.bk_datapath_o(bk_dpath_sel)
	);
	always @(posedge clk_i) begin
		fwd_sel_r &lt;= fwd_sel;
		fwd_dpath_sel_r &lt;= fwd_dpath_sel;
		bk_sel_r &lt;= bk_sel;
		bk_dpath_sel_r &lt;= bk_dpath_sel;
	end
	wire [num_channels_p - 1:0] in_v_o_int;
	wire [channel_width_p - 1:0] in_data_o_int [num_channels_p - 1:0];
	wire [num_channels_p - 1:0] in_yumi_i_int;
	wire [num_channels_p - 1:0] out_me_v_i_int;
	wire [channel_width_p - 1:0] out_me_data_i_int [num_channels_p - 1:0];
	wire [num_channels_p - 1:0] out_me_ready_o_int;
	generate
		for (i = 0; i &lt; num_channels_p; i = i + 1) begin : sbox
			if (one_hot_p) begin : fi1hot
				reg [(num_channels_p * num_channels_p) - 1:0] fwd_sel_one_hot_r;
				always @(posedge clk_i) fwd_sel_one_hot_r[i * num_channels_p+:num_channels_p] &lt;= 1 &lt;&lt; fwd_sel[i * (num_channels_p == 1 ? 1 : $clog2(num_channels_p))+:(num_channels_p == 1 ? 1 : $clog2(num_channels_p))];
				assign in_v_o_int[i] = |(in_v_i &amp; fwd_sel_one_hot_r[i * num_channels_p+:num_channels_p]);
			end
			else assign in_v_o_int[i] = in_v_i[fwd_sel_r[i * (num_channels_p == 1 ? 1 : $clog2(num_channels_p))+:(num_channels_p == 1 ? 1 : $clog2(num_channels_p))]];
			assign in_yumi_o[i] = in_yumi_i_int[bk_sel_r[i * (num_channels_p == 1 ? 1 : $clog2(num_channels_p))+:(num_channels_p == 1 ? 1 : $clog2(num_channels_p))]];
			wire [channel_width_p - 1:0] forward [(num_channels_p - i) - 1:0];
			for (j = 0; j &lt; (num_channels_p - i); j = j + 1) assign forward[j] = in_data_i[(i + j) * channel_width_p+:channel_width_p];
			assign in_data_o_int[i] = forward[fwd_dpath_sel_r[i * (num_channels_p == 1 ? 1 : $clog2(num_channels_p))+:(num_channels_p == 1 ? 1 : $clog2(num_channels_p))]];
			assign out_me_v_o[i] = out_me_v_i_int[bk_sel_r[i * (num_channels_p == 1 ? 1 : $clog2(num_channels_p))+:(num_channels_p == 1 ? 1 : $clog2(num_channels_p))]];
			assign out_me_ready_o_int[i] = out_me_ready_i[fwd_sel_r[i * (num_channels_p == 1 ? 1 : $clog2(num_channels_p))+:(num_channels_p == 1 ? 1 : $clog2(num_channels_p))]];
			wire [channel_width_p - 1:0] backward [i:0];
			for (j = 0; j &lt;= i; j = j + 1) begin : rofj
				assign backward[j] = out_me_data_i_int[j];
			end
			assign out_me_data_o[i * channel_width_p+:channel_width_p] = backward[bk_dpath_sel_r[i * (num_channels_p == 1 ? 1 : $clog2(num_channels_p))+:(num_channels_p == 1 ? 1 : $clog2(num_channels_p))]];
			if (pipeline_indir_p) begin : pipe_in
				wire ready_int;
				assign in_yumi_i_int[i] = ready_int &amp; in_v_o_int[i];
				bsg_two_fifo #(.width_p(channel_width_p)) infifo(
					.clk_i(clk_i),
					.reset_i(reset_i),
					.ready_o(ready_int),
					.data_i(in_data_o_int[i]),
					.v_i(in_v_o_int[i] &amp; calibration_done_i),
					.v_o(in_v_o[i]),
					.data_o(in_data_o[i * channel_width_p+:channel_width_p]),
					.yumi_i(in_yumi_i[i])
				);
			end
			else begin : pipe_in
				assign in_v_o[i] = in_v_o_int[i];
				assign in_data_o[i * channel_width_p+:channel_width_p] = in_data_o_int[i];
				assign in_yumi_i_int[i] = in_yumi_i[i];
			end
			if (pipeline_outdir_p) begin : pipe_out
				bsg_two_fifo #(.width_p(channel_width_p)) outfifo(
					.clk_i(clk_i),
					.reset_i(reset_i),
					.ready_o(out_me_ready_o[i]),
					.data_i(out_me_data_i[i * channel_width_p+:channel_width_p]),
					.v_i(out_me_v_i[i] &amp; calibration_done_i),
					.v_o(out_me_v_i_int[i]),
					.data_o(out_me_data_i_int[i]),
					.yumi_i(out_me_ready_o_int[i] &amp; out_me_v_i_int[i])
				);
			end
			else begin : pipe_out
				assign out_me_v_i_int[i] = out_me_v_i[i];
				assign out_me_data_i_int[i] = out_me_data_i[i * channel_width_p+:channel_width_p];
				assign out_me_ready_o[i] = out_me_ready_o_int[i];
			end
		end
	endgenerate
endmodule

</pre>
</body>