
*** Running vivado
    with args -log CPU_core.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU_core.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Mar 11 00:12:35 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source CPU_core.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.srcs/utils_1/imports/synth_1/CPU_core.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.srcs/utils_1/imports/synth_1/CPU_core.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top CPU_core -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14384
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 850.594 ; gain = 473.277
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU_core' [C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.srcs/sources_1/new/CPU_core.v:4]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.srcs/sources_1/new/control_unit.v:37]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUControl' [C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.srcs/sources_1/new/ALUControl.v:23]
INFO: [Synth 8-6157] synthesizing module 'funcCodeDecoder' [C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.srcs/sources_1/new/funcCodeDecoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'funcCodeDecoder' (0#1) [C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.srcs/sources_1/new/funcCodeDecoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUControl' (0#1) [C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.srcs/sources_1/new/ALUControl.v:23]
INFO: [Synth 8-6157] synthesizing module 'selector32bit' [C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.srcs/sources_1/new/selector32bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'selector32bit' (0#1) [C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.srcs/sources_1/new/selector32bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'selector5bit' [C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.srcs/sources_1/new/selector5bit.v:21]
INFO: [Synth 8-6155] done synthesizing module 'selector5bit' (0#1) [C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.srcs/sources_1/new/selector5bit.v:21]
INFO: [Synth 8-6157] synthesizing module 'register32x32bit' [C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.srcs/sources_1/new/register32x32bit.v:4]
INFO: [Synth 8-6155] done synthesizing module 'register32x32bit' (0#1) [C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.srcs/sources_1/new/register32x32bit.v:4]
INFO: [Synth 8-6157] synthesizing module 'ALU32bit' [C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.srcs/sources_1/new/ALU32bit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ALU32bit' (0#1) [C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.srcs/sources_1/new/ALU32bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'extend_shift' [C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.srcs/sources_1/new/extend_shift.v:23]
INFO: [Synth 8-6155] done synthesizing module 'extend_shift' (0#1) [C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.srcs/sources_1/new/extend_shift.v:23]
WARNING: [Synth 8-7071] port 'zero' of module 'ALU32bit' is unconnected for instance 'pc_plus_4' [C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.srcs/sources_1/new/CPU_core.v:93]
WARNING: [Synth 8-7023] instance 'pc_plus_4' of module 'ALU32bit' has 5 connections declared, but only 4 given [C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.srcs/sources_1/new/CPU_core.v:93]
WARNING: [Synth 8-7071] port 'zero' of module 'ALU32bit' is unconnected for instance 'branch_calculator' [C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.srcs/sources_1/new/CPU_core.v:95]
WARNING: [Synth 8-7023] instance 'branch_calculator' of module 'ALU32bit' has 5 connections declared, but only 4 given [C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.srcs/sources_1/new/CPU_core.v:95]
INFO: [Synth 8-6155] done synthesizing module 'CPU_core' (0#1) [C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.srcs/sources_1/new/CPU_core.v:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 955.098 ; gain = 577.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 955.098 ; gain = 577.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 955.098 ; gain = 577.781
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
WARNING: [Synth 8-327] inferring latch for variable 'destination_register_reg' [C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.srcs/sources_1/new/control_unit.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'branch_reg' [C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.srcs/sources_1/new/control_unit.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'memory_read_reg' [C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.srcs/sources_1/new/control_unit.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'memory_write_reg' [C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.srcs/sources_1/new/control_unit.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'ALU_source_reg' [C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.srcs/sources_1/new/control_unit.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'register_write_reg' [C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.srcs/sources_1/new/control_unit.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_reg' [C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.srcs/sources_1/new/control_unit.v:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 955.098 ; gain = 577.781
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1163.680 ; gain = 786.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+---------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                | Inference | Size (Depth x Width) | Primitives   | 
+------------+---------------------------+-----------+----------------------+--------------+
|CPU_core    | registerFile/register_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+------------+---------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1163.680 ; gain = 786.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+---------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                | Inference | Size (Depth x Width) | Primitives   | 
+------------+---------------------------+-----------+----------------------+--------------+
|CPU_core    | registerFile/register_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+------------+---------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1163.680 ; gain = 786.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1333.582 ; gain = 956.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1333.582 ; gain = 956.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1333.582 ; gain = 956.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1333.582 ; gain = 956.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1333.582 ; gain = 956.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1333.582 ; gain = 956.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    36|
|3     |LUT1     |     1|
|4     |LUT2     |    47|
|5     |LUT3     |    63|
|6     |LUT4     |    70|
|7     |LUT5     |    38|
|8     |LUT6     |   196|
|9     |RAM32M   |    10|
|10    |RAM32X1D |     4|
|11    |FDRE     |    31|
|12    |LD       |     6|
|13    |IBUF     |    65|
|14    |OBUF     |    98|
+------+---------+------+

Report Instance Areas: 
+------+--------------------+-----------------+------+
|      |Instance            |Module           |Cells |
+------+--------------------+-----------------+------+
|1     |top                 |                 |   666|
|2     |  branch_calculator |ALU32bit         |    16|
|3     |  main_ALU          |ALU32bit_0       |    28|
|4     |  main_control      |control_unit     |   256|
|5     |  pc_plus_4         |ALU32bit_1       |    48|
|6     |  registerFile      |register32x32bit |   123|
+------+--------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1333.582 ; gain = 956.266
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1333.582 ; gain = 956.266
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1333.582 ; gain = 956.266
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1348.633 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1458.332 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  LD => LDCE: 6 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete | Checksum: 1d69d31a
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1458.332 ; gain = 1088.387
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1458.332 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ferra/RUNNINGFILES/Verilog/Verilog-2025/MIPS-CPU/MIPS_CPU/CPU_MIPS_ISA/CPU_MIPS_ISA.runs/synth_1/CPU_core.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file CPU_core_utilization_synth.rpt -pb CPU_core_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 11 00:13:02 2025...
