

/*Selection Division factor:
 * Range["2", "4", "8", "16", "32", "64", "128"]
 */
#define Div_factor 64

/*Voltage reference selection bits:
 * Range["0" = ("AREF"), "1" = ("VCC" = 5V) , "3" = ("INTERNAL_REF" = 2.56V)]
 */
#define VREF VCC
#define ReadOut	Right
