# Chapter 5: Computing Components (Complete)
# ç¬¬äº”ç« ï¼šè®¡ç®—ç»„ä»¶ï¼ˆå®Œæ•´ç‰ˆï¼‰

---

# ğŸ“– Page 1: Chapter Title | ç« èŠ‚æ ‡é¢˜

**Chapter 5: Computing Components**

---

# ğŸ“– Page 2: Chapter Goals | æœ¬ç« ç›®æ ‡

**ä¸­æ–‡ï¼š** å­¦å®Œè¿™ç« ï¼Œä½ å°†èƒ½å¤Ÿï¼š

**English:** After completing this chapter, you will be able to:

1. **åˆ—å‡ºå†¯Â·è¯ºä¾æ›¼æœºå™¨çš„ç»„ä»¶åŠå…¶åŠŸèƒ½**  
   List the components and their function in a von Neumann machine

2. **æè¿°å†¯Â·è¯ºä¾æ›¼æœºå™¨çš„å–æŒ‡-è¯‘ç -æ‰§è¡Œå‘¨æœŸ**  
   Describe the fetch-decode-execute cycle of the von Neumann machine

3. **æè¿°è®¡ç®—æœºå†…å­˜æ˜¯å¦‚ä½•ç»„ç»‡å’Œè®¿é—®çš„**  
   Describe how computer memory is organized and accessed

4. **å‘½åå¹¶æè¿°ä¸åŒçš„è¾…åŠ©å­˜å‚¨è®¾å¤‡**  
   Name and describe different auxiliary storage devices

---

# ğŸ“– Page 3: Memory | å†…å­˜

**ä¸­æ–‡ï¼š**  
**å†…å­˜ (Memory)** - ä¸€ç»„å­˜å‚¨å•å…ƒï¼Œæ¯ä¸ªå•å…ƒéƒ½æœ‰å”¯ä¸€çš„ç‰©ç†åœ°å€

**å…³é”®æ¦‚å¿µï¼š**
- å¤§å¤šæ•°è®¡ç®—æœºæ˜¯**å­—èŠ‚å¯å¯»å€çš„ (byte-addressable)**
- åœ°å€ä¸º `11111110` çš„å­˜å‚¨å•å…ƒåŒ…å« `10101010`

**English:**  
**Memory** - A collection of cells, each with a unique physical address

**Key Concepts:**
- Most computers are **byte-addressable**
- Cell at address `11111110` contains `10101010`

---

# ğŸ“– Page 4: Memory Types | å†…å­˜ç±»å‹

**ä¸­æ–‡ï¼š**  
å†…å­˜åˆ†ä¸ºä¸¤å¤§ç±»ï¼š

- **ä¸»å­˜å‚¨å™¨ (Primary Memory)**
- **è¾…åŠ©å­˜å‚¨å™¨ (Secondary Memory)**

**English:**  
Memory is divided into two main types:

- **Primary Memory**
- **Secondary Memory**

---

# ğŸ“– Page 5: Memory Details | å†…å­˜è¯¦è§£

**ä¸­æ–‡ï¼š**  

**ç°ä»£è®¡ç®—æœºä½¿ç”¨å¤šç§å†…å­˜ç±»å‹çš„ç»„åˆï¼Œæ¯ç§éƒ½æœ‰å…¶è‡ªå·±çš„æ€§èƒ½å’Œæˆæœ¬ç‰¹å¾**

### ä¸»å­˜å‚¨å™¨ (Main Memory / Primary Memory)
- **é€Ÿåº¦å¿«ä¸”æ˜‚è´µ**
- æ•°æ®ä»¥**ç”µè·¯ä¸­çš„ç”µä¿¡å·**å½¢å¼å­˜å‚¨
- ç”¨äºå­˜å‚¨**æ´»åŠ¨æ•°æ® (active data)**
- **ä¾‹å­ï¼š** éšæœºå­˜å–å­˜å‚¨å™¨ (RAM)ã€ç¼“å­˜ (cache)

### è¾…åŠ©å­˜å‚¨å™¨ (Secondary Memory)
- **é€Ÿåº¦è¾ƒæ…¢ä½†æ›´ä¾¿å®œ**
- ä½¿ç”¨ä¸åŒçš„æŠ€æœ¯ï¼ˆç¡¬ç›˜ä¸Šçš„ç£ä¿¡å·ã€CDä¸Šçš„åå°„ç‚¹ï¼‰
- **ä¾‹å­ï¼š** ç¡¬ç›˜ (hard disk)ã€é—ªå­˜é©±åŠ¨å™¨ (flash drive)ã€å…‰ç›˜ (compact disk, CD)

**English:**  

**Modern computers use a combination of memory types, each with its own performance and cost characteristics**

### Main Memory (or Primary Memory)
- **Fast and expensive**
- Data is stored as **electric signals in circuitry**
- Used to store **active data**
- **Examples:** Random Access Memory (RAM), cache

### Secondary Memory
- **Slower but cheaper**
- Use different technologies (magnetic signals on hard disk, reflective spots on CD)
- **Examples:** hard disk, flash drive, compact disk (CD)

---

# ğŸ“– Page 6: RAM â€“ Random Access Memory | RAM - éšæœºå­˜å–å­˜å‚¨å™¨

**ä¸­æ–‡ï¼š**  

### RAM - éšæœºå­˜å–å­˜å‚¨å™¨

- è¢«è®¤ä¸ºæ˜¯**"ä¸»å­˜å‚¨å™¨" (Main Memory)**
- **"éšæœº" (random)** çš„å«ä¹‰ï¼šä»»ä½•å­˜å‚¨ä½ç½®éƒ½å¯ä»¥åœ¨å‡ ä¹ç›¸åŒçš„æ—¶é—´å†…è¢«è®¿é—®ï¼Œæ— è®ºå…¶åœ¨å†…å­˜ä¸­çš„ä½ç½®å¦‚ä½•
- **æ˜“å¤±æ€§å†…å­˜ (Volatile Memory)**
  - æ–­ç”µ â†’ æ‰€æœ‰æ•°æ®ä¸¢å¤±

**English:**  

### RAM â€“ Random Access Memory

- Considered as **"Main Memory"**
- The term **"random"** means any memory location can be accessed in very nearly the same amount of time for any storage location, regardless of its position in the memory
- **Volatile Memory**
  - Power Lost â†’ All Data Lost

---

# ğŸ“– Page 7: Program Execution | ç¨‹åºæ‰§è¡Œ

**ä¸­æ–‡ï¼š**  

### ç¨‹åºæ‰§è¡Œ (Program Execution)

- **ç¨‹åºä»£ç åœ¨æ‰§è¡Œä¹‹å‰ä»ç¡¬ç›˜å¤åˆ¶åˆ°RAMä¸­**

**English:**  

### Program Execution

- **Program code is copied from your hard drive into RAM before it is executed**

---

# ğŸ“– Page 8: Secondary Storage | è¾…åŠ©å­˜å‚¨

**ä¸­æ–‡ï¼š**  

### è¾…åŠ©å­˜å‚¨ (Secondary Storage)

- **å­˜å‚¨ä¿¡æ¯**
- **éæ˜“å¤±æ€§ (Non-volatile)**ï¼Œæ°¸ä¹…å­˜å‚¨
- **ç‰¹å¾ (Characteristics):**
  - **ä»‹è´¨ (Media)**
  - **å®¹é‡ (Capacity)**
  - **è®¿é—®æ—¶é—´ (Access time)**

**English:**  

### Secondary Storage

- **Stores the information**
- **Non-volatile, permanent storage**
- **Characteristics:**
  - **Media**
  - **Capacity**
  - **Access time**

---

# ğŸ“– Page 9: Magnetic Tape | ç£å¸¦

**ä¸­æ–‡ï¼š**  

### ç£å¸¦ (Magnetic Tape)

- ç¬¬ä¸€ä¸ªçœŸæ­£çš„å¤§è§„æ¨¡è¾…åŠ©å­˜å‚¨è®¾å¤‡æ˜¯**ç£å¸¦é©±åŠ¨å™¨ (magnetic tape drive)**

**é—®é¢˜ï¼š** ç£å¸¦é©±åŠ¨å™¨æœ‰ä¸€ä¸ªä¸»è¦é—®é¢˜ï¼Œä½ èƒ½æè¿°å®ƒå—ï¼Ÿ

**English:**  

### Magnetic Tape

- The first truly mass auxiliary storage device was the **magnetic tape drive**

**Question:** Tape drives have a major problem; can you describe it?

---

# ğŸ“– Page 10: Magnetic Disks | ç£ç›˜

**ä¸­æ–‡ï¼š**  

### ç£ç›˜ (Magnetic Disks)

**English:**  

### Magnetic Disks

---

# ğŸ“– Page 11: Magnetic Disks Details | ç£ç›˜è¯¦è§£

**ä¸­æ–‡ï¼š**  

### ç£ç›˜ç›¸å…³æœ¯è¯­

- **å¯»é“æ—¶é—´ (Seek time)** - è¯»å†™å¤´ç§»åŠ¨åˆ°æ­£ç¡®ç£é“æ‰€éœ€çš„æ—¶é—´
- **å»¶è¿Ÿ (Latency)** - æ‰‡åŒºå°±ä½æ‰€éœ€çš„æ—¶é—´
- **è®¿é—®æ—¶é—´ (Access time)** - å¼€å§‹è¯»å–ä¸€ä¸ªæ•°æ®å—æ‰€éœ€çš„æ—¶é—´ï¼›å¯»é“æ—¶é—´å’Œå»¶è¿Ÿçš„æ€»å’Œ
- **ä¼ è¾“é€Ÿç‡ (Transfer rate)** - æ•°æ®ä»ç£ç›˜ç§»åŠ¨åˆ°å†…å­˜çš„é€Ÿç‡

**English:**  

### Magnetic Disk Terms

- **Seek time** - Time for read/write head to be over the right track
- **Latency** - Time for the sector to be in position
- **Access time** - The time it takes for a block to start being read; the sum of seek time and latency
- **Transfer rate** - The rate at which data moves from the disk to memory

---

# ğŸ“– Page 12: Optical Disks | å…‰ç›˜

**ä¸­æ–‡ï¼š**  

### å…‰ç›˜ (Optical Disks)

#### CD (Compact Disk)
- ä½¿ç”¨æ¿€å…‰è¯»å–å­˜å‚¨åœ¨å¡‘æ–™æ¶‚å±‚ç£ç›˜ä¸Šçš„å…‰å­¦ä¿¡æ¯
- æ•°æ®å‡åŒ€åˆ†å¸ƒåœ¨èºæ—‹è½¨é“å‘¨å›´
- **CD-ROM** - åªè¯»å­˜å‚¨å™¨ (read-only memory)
- **CD-DA** - æ•°å­—éŸ³é¢‘ (digital audio)
- **CD-WORM** - ä¸€æ¬¡å†™å…¥ï¼Œå¤šæ¬¡è¯»å– (write once, read many)
- **RW æˆ– RAM** - å¯è¯»å¯å†™ (both read from and written to)

#### DVD (Digital Versatile Disk)
- ç”¨äºå­˜å‚¨éŸ³é¢‘å’Œè§†é¢‘

#### Blu-ray
- æ›´é«˜å®¹é‡çš„DVDï¼Œå…è®¸æ›´é«˜åˆ†è¾¨ç‡çš„è§†é¢‘ç­‰

**English:**  

### Optical Disks

#### CD - A compact disk that uses a laser to read information stored optically on a plastic-coated disk; data is evenly distributed around spiral track
- **CD-ROM** - read-only memory
- **CD-DA** - digital audio
- **CD-WORM** - write once, read many
- **RW or RAM** - both read from and written to

#### DVD - Digital Versatile Disk
- Used for storing audio and video

#### Blu-ray
- Higher capacity DVD allowing higher resolution video, etc.

---

# ğŸ“– Page 13: Flash Memory | é—ªå­˜

**ä¸­æ–‡ï¼š**  

### é—ªå­˜ (Flash Memory)

- **éæ˜“å¤±æ€§ (Nonvolatile)**
- **å¯ä»¥æ“¦é™¤å’Œé‡å†™ (Can be erased and rewritten)**
- æ”¯æŒ**USBå¤§å®¹é‡å­˜å‚¨æ ‡å‡† (USB mass storage standard)**

**é—ªå­˜é©±åŠ¨å™¨ (Flash Drives)**

**English:**  

### Flash Memory

- **Nonvolatile**
- **Can be erased and rewritten**
- Supports **USB mass storage standard**

**Flash Drives**

---

# ğŸ“– Page 14: Touch Screens | è§¦æ‘¸å±

**ä¸­æ–‡ï¼š**  

### è§¦æ‘¸å± (Touch Screen)

- å¯ä»¥å“åº”ç”¨æˆ·çš„è®¡ç®—æœºæ˜¾ç¤ºå™¨
- ç”¨æˆ·å¯ä»¥ç”¨**è§¦æ§ç¬” (stylus)** æˆ–**æ‰‹æŒ‡ (finger)** è§¦æ‘¸å±å¹•

**English:**  

### Touch Screen

- A computer monitor that can respond to the user, touching the screen with a **stylus** or **finger**

---

# ğŸ“– Page 15: CPU â€“ Central Processing Unit | CPU - ä¸­å¤®å¤„ç†å•å…ƒ

**ä¸­æ–‡ï¼š**  

### CPU - ä¸­å¤®å¤„ç†å•å…ƒ

- CPUæ˜¯è®¡ç®—æœºçš„**"å¤§è„‘"**ï¼Œè´Ÿè´£æ§åˆ¶å…¶å†…éƒ¨å·¥ä½œ
- ç”±**ç”µè·¯ (circuitry)** åˆ¶æˆ - ç”µå­å…ƒä»¶è¿æ¥åœ¨ä¸€èµ·ä»¥æ§åˆ¶ç”µä¿¡å·çš„æµåŠ¨
- ç”µè·¯åµŒå…¥åœ¨ä¸€ä¸ªå°çš„**ç¡…èŠ¯ç‰‡ (silicon chip)** ä¸­ï¼Œ1-2å¹³æ–¹è‹±å¯¸
- å°½ç®¡ä½“ç§¯å°ï¼ŒCPUæ˜¯è®¡ç®—æœºæœ€å¤æ‚çš„éƒ¨åˆ†
- (CPUç”µè·¯å¯ä»¥æœ‰**æ•°äº¿ä¸ªç‹¬ç«‹ç»„ä»¶**)
- **å•†ä¸šä¾‹å­ï¼š** Intel Core 2 Duo, Intel i5, AMD Sempron, AMD Athlon

**English:**  

### CPU â€“ Central Processing Unit

- The CPU is the **"brains"** of the computer, responsible for controlling its inner workings
- Made of **circuitry** â€“ electronic components wired together to control the flow of electrical signals
- The circuitry is embedded in a small **silicon chip**, 1-2 inches square
- Despite its small size, the CPU is the most complex part of a computer
- (CPU circuitry can have **100's of millions of individual components**)
- **Commercial examples:** Intel Core 2 Duo, Intel i5, AMD Sempron, AMD Athlon

---

# ğŸ“– Page 16: Microarchitecture | å¾®æ¶æ„

**ä¸­æ–‡ï¼š**  

### å¾®æ¶æ„ (Microarchitecture)

- ä¸¤å®¶å…¬å¸éƒ½ä½¿ç”¨**ä»£ç åç§° (code names)** æ¥è·Ÿè¸ªæ¨¡å‹å†…çš„å˜åŒ–ï¼ˆå¾®æ¶æ„ï¼‰
- æ ‡è®°ä¸ºç›¸åŒå‹å·çš„CPUå¯èƒ½å†…éƒ¨CPUä¸æ—©æœŸç‰ˆæœ¬çš„è¯¥å‹å·**éå¸¸ä¸åŒ**
- **ç›¸åŒå“ç‰Œï¼Œä¸åŒèƒ½åŠ› (Same branding, different capabilities)**

**English:**  

### Microarchitecture

- Both companies use **code names** to track variations (microarchitectures) within models
- CPUs labeled as the same model may have CPUs inside that are **very different** from earlier versions of that model
- **Same branding, different capabilities**

---

# ğŸ“– Page 17: To Understand Von Neumann Architecture | ç†è§£å†¯Â·è¯ºä¾æ›¼æ¶æ„

**ä¸­æ–‡ï¼š**  

### ç†è§£å†¯Â·è¯ºä¾æ›¼æ¶æ„

- **åªè€ƒè™‘å•æ ¸å¤„ç†å™¨ (Consider only single core processor)**
- å°†CPUä½œä¸ºä¸€ä¸ªæ•´ä½“æ¥ç†è§£

### å†¯Â·è¯ºä¾æ›¼æ¶æ„ç‰¹ç‚¹

å†¯Â·è¯ºä¾æ›¼æ¶æ„å…·æœ‰ä»¥ä¸‹ç‰¹ç‚¹ï¼š
- ä¸€ä¸ªå¸¦æœ‰**ALUå’ŒCU**çš„CPU
- **å†…å­˜**å­˜å‚¨æ•°æ®å’ŒæŒ‡ä»¤
- **I/Oè®¾å¤‡**é€šè¿‡**æ€»çº¿ (bus)** è¿æ¥

**English:**  

### To Understand Von Neumann Architecture

- **Consider only single core processor (CPU as a whole)**

### The von Neumann Architecture Features

The von Neumann architecture features:
- A CPU with **ALU and CU**
- **Memory** storing both data and instructions
- **I/O devices** connected via a **bus**

---

# ğŸ“– Page 18: Arithmetic/Logic Unit | ç®—æœ¯é€»è¾‘å•å…ƒ

**ä¸­æ–‡ï¼š**  

### ç®—æœ¯é€»è¾‘å•å…ƒ (ALU)

- æ‰§è¡ŒåŸºæœ¬ç®—æœ¯è¿ç®—ï¼Œå¦‚**åŠ æ³• (addition)** å’Œ**å‡æ³• (subtraction)**
- æ‰§è¡Œé€»è¾‘è¿ç®—ï¼Œå¦‚ **ANDã€ORã€NOT**
- å¤§å¤šæ•°ç°ä»£ALUéƒ½æœ‰å°‘é‡ç§°ä¸º**å¯„å­˜å™¨ (registers)** çš„ç‰¹æ®Šå­˜å‚¨å•å…ƒ
- å¯„å­˜å™¨å¯ä»¥æ¯”ä¸»å†…å­˜**æ›´å¿«åœ°è®¿é—®**

**English:**  

### Arithmetic/Logic Unit

- Performs basic arithmetic operations such as **addition** and **subtraction**
- Performs logical operations such as **AND, OR, and NOT**
- Most modern ALUs have a small amount of special storage units called **registers** that can be accessed **faster than main memory**

---

# ğŸ“– Page 19: Registers | å¯„å­˜å™¨

**ä¸­æ–‡ï¼š**  

### å¯„å­˜å™¨ (Registers)

**å¿«é€Ÿç‹¬ç«‹çš„å­˜å‚¨ä½ç½®ï¼Œåœ¨CPUä¸­ä¸´æ—¶ä¿å­˜æ•°æ®**

#### ä¸»è¦å¯„å­˜å™¨ç±»å‹ï¼š

1. **PC (Program Counter) - ç¨‹åºè®¡æ•°å™¨**
   - **å°±åƒä¸€ä¸ªæŒ‡é’ˆ**ï¼Œç”¨æ¥è·Ÿè¸ªCPUåœ¨ç¨‹åºä¸­çš„ä½ç½®
   - ä¸»è¦åŠŸèƒ½æ˜¯å­˜å‚¨**ä¸‹ä¸€æ¡**è¦è·å–çš„æŒ‡ä»¤çš„å†…å­˜åœ°å€
   - æ¯æ¬¡è·å–æŒ‡ä»¤æ—¶ï¼ŒPCä¼šè‡ªåŠ¨æ›´æ–°ï¼ˆé€šå¸¸é€’å¢1ï¼‰æŒ‡å‘ä¸‹ä¸€è¡Œä»£ç 
   - æ˜¯å–æŒ‡-æ‰§è¡Œå‘¨æœŸä¸­çš„å…³é”®ç»„ä»¶

2. **Instruction Register - æŒ‡ä»¤å¯„å­˜å™¨**
   - å­˜å‚¨å½“å‰æ­£åœ¨æ‰§è¡Œçš„æŒ‡ä»¤

3. **Data/Accumulator Registers - æ•°æ®/ç´¯åŠ å™¨å¯„å­˜å™¨**
   - åœ¨å¤„ç†ä¹‹å‰ä¿å­˜æ•°æ®

**English:**  

### Registers

**Fast stand-alone storage locations that hold data temporarily in CPU**

#### Main Register Types:

1. **PC (Program Counter)**
   - **Like a pointer** that keeps track of where the CPU is in the program
   - Main function is to store the memory address of the **next** instruction to be fetched
   - Every time an instruction is fetched, the PC automatically updates (usually increments by 1) to point to the next line of code
   - A key component in the fetch-execute cycle

2. **Instruction Register**
   - Store the instruction currently being executed

3. **Data/Accumulator Registers**
   - Hold data before it can be processed

---

# ğŸ“– Page 20: Registers and Machine Language | å¯„å­˜å™¨å’Œæœºå™¨è¯­è¨€

**ä¸­æ–‡ï¼š**  

### å¯„å­˜å™¨å’Œæœºå™¨è¯­è¨€

- **CPUä»£ç æœ¬ (CPU codebook)** è¯†åˆ«CPUæŒ‡ä»¤ï¼ˆç”¨æœºå™¨è¯­è¨€ï¼‰ï¼Œè¿™äº›æŒ‡ä»¤æ ‡è¯†å¦‚ä½•å¤„ç†å¯„å­˜å™¨ä¸­çš„æ•°æ®
- è¿™äº›å‘½ä»¤ç§°ä¸º**æœºå™¨è¯­è¨€ (machine language)**
- **ä¸€ä¸ªå‘½ä»¤æ˜¯ä¸€è¡Œä»£ç **
- å¤„ç†å™¨çš„**å®Œæ•´å‘½ä»¤é›†**æ˜¯å…¶**æŒ‡ä»¤é›† (instruction set)**

**English:**  

### Registers

- **CPU codebook** identifies CPU instructions (in machine language) that identify what to do with the data in the registers
- The commands are called **machine language**
- **One command is a line of code**
- The complete set of commands for a processor is its **instruction set**

---

# ğŸ“– Page 21: Register Details | å¯„å­˜å™¨è¯¦è§£

**ä¸­æ–‡ï¼š**  

### å¯„å­˜å™¨è¯¦è§£

- ä¸€ä¸ªç‰¹æ®Šçš„ã€é«˜é€Ÿçš„å­˜å‚¨åŒºåŸŸï¼Œä½äºCPUå†…éƒ¨
- **æ‰€æœ‰æ•°æ®åœ¨å¤„ç†ä¹‹å‰å¿…é¡»åœ¨å¯„å­˜å™¨ä¸­è¡¨ç¤º**
- **ä¾‹å­ï¼š** å¦‚æœè¦ä¹˜ä»¥ä¸¤ä¸ªæ•°å­—ï¼Œä¸¤ä¸ªæ•°å­—éƒ½å¿…é¡»åœ¨å¯„å­˜å™¨ä¸­ï¼Œç»“æœä¹Ÿæ”¾åœ¨å¯„å­˜å™¨ä¸­

### CPUçš„åŠŸç‡å’Œé€Ÿåº¦ç”±ä»¥ä¸‹å› ç´ å†³å®šï¼š

1. **CPUæ‹¥æœ‰çš„å¯„å­˜å™¨æ•°é‡**
2. **æ¯ä¸ªå¯„å­˜å™¨çš„å¤§å°ï¼ˆä½æ•°ï¼‰**

**ä¾‹å­ï¼š** 
- **32ä½CPU** æ˜¯æŒ‡æ¯ä¸ªå¯„å­˜å™¨éƒ½æ˜¯32ä½å®½çš„CPU
- å› æ­¤ï¼Œæ¯ä¸ªCPUæŒ‡ä»¤å¯ä»¥æ“ä½œ**32ä½æ•°æ®**

**English:**  

### Register

- A special, high-speed storage area within the CPU
- **All data must be represented in a register before it can be processed**
- **For example:** If two numbers are to be multiplied, both numbers must be in registers, and the result is also placed in a register

### The power and speed of a CPU determined by:

1. **The number of registers that a CPU has**
2. **The size of each (number of bits)**

**Example:**
- A **32-bit CPU** is one in which each register is 32 bits wide
- Therefore, each CPU instruction can manipulate **32 bits of data**

---

# ğŸ“– Page 22: Control Unit | æ§åˆ¶å•å…ƒ

**ä¸­æ–‡ï¼š**  

### æ§åˆ¶å•å…ƒ (Control Unit)

- å°±åƒäººè„‘ä¸­æ§åˆ¶èº«ä½“å„éƒ¨åˆ†æ“ä½œçš„éƒ¨åˆ†
- æ§åˆ¶é€šè¿‡**ç”µçº¿ (wires)** å®ç°ï¼Œä»æ§åˆ¶å•å…ƒåˆ°ALU
- ç”µçº¿å¯ä»¥æ˜¯**å¼€/å…³ (on/off)** çŠ¶æ€
- **4æ ¹ç”µçº¿ â†’ 16ç§æ“ä½œ**

**English:**  

### Control Unit

- Like the part of the human brain that control the operation of each part of the body
- Controlling is achieved through **wires** (form Control unit to ALU) that can be **on/off**
- **4 wires â†’ 16 operations**

---

# ğŸ“– Page 23: Input/Output Units | è¾“å…¥/è¾“å‡ºå•å…ƒ

**ä¸­æ–‡ï¼š**  

### è¾“å…¥å•å…ƒ (Input Unit)

- å¤–éƒ¨ä¸–ç•Œçš„æ•°æ®å’Œç¨‹åºé€šè¿‡å®ƒè¿›å…¥è®¡ç®—æœºç³»ç»Ÿçš„è®¾å¤‡
- **ä½ èƒ½è¯´å‡ºä¸‰ä¸ªå—ï¼Ÿ**

### è¾“å‡ºå•å…ƒ (Output Unit)

- å­˜å‚¨åœ¨è®¡ç®—æœºå†…å­˜ä¸­çš„ç»“æœé€šè¿‡å®ƒæä¾›ç»™è®¡ç®—æœºç³»ç»Ÿå¤–éƒ¨çš„è®¾å¤‡
- **ä½ èƒ½è¯´å‡ºä¸¤ä¸ªå—ï¼Ÿ**

**English:**  

### Input Unit

- A device through which data and programs from the outside world enter the computer system
- **Can you name three?**

### Output Unit

- A device through which results stored in the computer memory are made available outside the computer system
- **Can you name two?**

---

# ğŸ“– Page 24: Cache | ç¼“å­˜

**ä¸­æ–‡ï¼š**  

### ç¼“å­˜ (Cache)

- ç¼“å­˜é€šè¿‡ä½¿ç”¨å†…ç½®çš„ã€éå¸¸é«˜é€Ÿçš„RAMï¼ˆç§°ä¸º**é™æ€RAM (SRAM)**ï¼‰æ¥å‡å°‘ç­‰å¾…çŠ¶æ€
- **SRAM** é¢„åŠ è½½å°½å¯èƒ½å¤šçš„æŒ‡ä»¤
- CPUä¸Šçš„ç¼“å­˜è¢«ç§°ä¸º**L1ç¼“å­˜**ï¼Œå› ä¸ºå®ƒæ˜¯CPUé¦–å…ˆä½¿ç”¨çš„
- ä¸»æ¿ä¸Šçš„ç¼“å­˜è¢«ç§°ä¸º**L2ç¼“å­˜**ï¼Œæ˜¯CPUå…¶æ¬¡ä½¿ç”¨çš„
- åæ¥æ·»åŠ åˆ°CPUå°è£…ä¸­
- å¤§å¤šæ•°è¾ƒæ–°çš„CPUåŒ…æ‹¬**ä¸‰ä¸ªç¼“å­˜**ï¼ˆL1, L2, L3ï¼‰

**English:**  

### Cache

- A cache reduces wait states by using built-in, very high-speed RAM called **static RAM (SRAM)**
- **SRAM** preloads as many instructions as possible
- The cache on the CPU was called the **L1 cache** because it was used first by the CPU
- The cache on the motherboard was called the **L2 cache**, and used second by the CPU
- Later added to CPU package
- Most newer CPUs include **three caches**

---

# ğŸ“– Page 25: Memory Hierarchy | å†…å­˜å±‚æ¬¡ç»“æ„

**ä¸­æ–‡ï¼š**  

### å†…å­˜å±‚æ¬¡ç»“æ„

**ç¼“å­˜å†…å­˜ (Cache memory)** æ˜¯ä¸€ç§å°å®¹é‡ã€é«˜é€Ÿçš„æ˜“å¤±æ€§è®¡ç®—æœºå†…å­˜ï¼Œå®ƒï¼š
- ä¸ºå¤„ç†å™¨æä¾›é«˜é€Ÿæ•°æ®è®¿é—®
- å­˜å‚¨**ç»å¸¸ä½¿ç”¨çš„**è®¡ç®—æœºç¨‹åºã€åº”ç”¨ç¨‹åºå’Œæ•°æ®

**English:**  

### Memory Hierarchy

**Cache memory** is a small-sized, high-speed type of volatile computer memory that provides:
- High-speed data access to a processor
- Stores **frequently used** computer programs, applications, and data

---

# ğŸ“– Page 26: Common Desktop Hardware | å¸¸è§æ¡Œé¢ç¡¬ä»¶

**ä¸­æ–‡ï¼š**  

### å¸¸è§æ¡Œé¢ç¡¬ä»¶

**ç³»ç»Ÿå•å…ƒ (System unit)**
- åŒ…å«CPUã€RAMï¼ˆä¸»å†…å­˜ï¼‰å’Œå…¶ä»–æ”¯æŒç»„ä»¶

**å±å¹• (Screen)**
- è¾“å‡ºè®¾å¤‡ (output device)

**æ‰¬å£°å™¨ (Speakers)**
- è¾“å‡ºè®¾å¤‡ (output device)

**é”®ç›˜ (Keyboard)**
- è¾“å…¥è®¾å¤‡ (input device)

**é¼ æ ‡ (Mouse)**
- è¾“å…¥è®¾å¤‡ (input device)

**CD-ROMé©±åŠ¨å™¨ (CD-ROM drive)**
- è¾…åŠ©å†…å­˜ (secondary memory)

**ç¡¬ç›˜é©±åŠ¨å™¨ (Hard-disk drive)**
- è¾…åŠ©å†…å­˜ (secondary memory)

**English:**  

### Common Desktop Hardware

**System unit**
- Contains CPU, RAM (main memory), and other supporting components

**Screen**
- (output device)

**Speakers**
- (output device)

**Keyboard**
- (input device)

**Mouse**
- (input device)

**CD-ROM drive**
- (secondary memory)

**Hard-disk drive**
- (secondary memory)

---

# ğŸ“– Page 27: Bus | æ€»çº¿

**ä¸­æ–‡ï¼š**  

### æ€»çº¿ (Bus)

**ä¸€èˆ¬å®šä¹‰ï¼š** åœ¨è®¡ç®—æœºå†…éƒ¨ç»„ä»¶ä¹‹é—´æˆ–è®¡ç®—æœºä¹‹é—´ä¼ è¾“æ•°æ®çš„é€šä¿¡ç³»ç»Ÿï¼›åŒ…æ‹¬**ä»‹è´¨ (medium)**ï¼ˆç”µçº¿ã€å…‰çº¤ç­‰ï¼‰å’Œ**åè®® (protocols)**ï¼ˆå…±äº«ä»‹è´¨çš„è§„åˆ™ï¼‰

**"è¿™ä¸ª"æ€»çº¿ï¼š** è¿æ¥CPUã€ä¸»å†…å­˜ã€I/Oè®¾å¤‡ï¼Œå¯èƒ½è¿˜æœ‰å…¶ä»–ç»„ä»¶ï¼ˆä¾‹å¦‚ç¡¬ç›˜é©±åŠ¨å™¨ï¼‰

**ä¿¡æ¯æµ (Flow of Information)**

**English:**  

### Bus

**In general:** A communication system that transfers data between components inside a computer or between computers; the **medium** (wires, optical fiber, etc.) and the **protocols** (rules for sharing the medium nicely)

**"The" bus:** Connects the CPU, main memory, I/O devices, and possibly other components (e.g. hard disk drive)

**Flow of Information**

---

# ğŸ“– Page 28: Address Bus | åœ°å€æ€»çº¿

**ä¸­æ–‡ï¼š**  

### åœ°å€æ€»çº¿ (Address Bus)

- CPUå’ŒRAMéœ€è¦é€šä¿¡æ–¹æ³•ï¼Œæ‰€ä»¥å®ƒä»¬ä½¿ç”¨**EDB (External Data Bus)**
- CPUä¸çŸ¥é“å¦‚ä½•ä¸å†…å­˜é€šä¿¡ï¼Œæ‰€ä»¥å®ƒéœ€è¦ä¸€ä¸ªåŠ©æ‰‹â€”â€”**å†…å­˜æ§åˆ¶å™¨èŠ¯ç‰‡ (MCC - Memory Controller Chip)**
- **MCC** ä¿ƒè¿›ä»RAMåˆ°CPUçš„æ•°æ®æµ
- **åœ°å€æ€»çº¿ï¼š** é€šè¿‡**å†…å­˜æ§åˆ¶å™¨èŠ¯ç‰‡ (MCC)** è¿æ¥CPUå’ŒRAMï¼ŒMCC"æŠ“å–"CPUçš„RAM
- **åœ°å€æ€»çº¿**æ˜¯ä¸€ç»„ç”µçº¿ï¼Œä½¿CPUèƒ½å¤Ÿé€šè¿‡MCCå¯»å€RAM

**English:**  

### Address Bus

- CPU and RAM need communication methods, so they use the **EDB (External Data Bus)**
- The CPU doesn't know how to talk to memory, so it needs a helperâ€”the **memory controller chip (MCC)**
- The **MCC** facilitates data flow from the RAM to the CPU
- **Address bus:** Connects the CPU and RAM via a **memory controller chip (MCC)**, which "grabs" the CPU's RAM
- An **address bus** is a set of wires that enables the CPU to address the RAM via the MCC

---

# ğŸ“– Page 29: Von Neumann Architecture | å†¯Â·è¯ºä¾æ›¼æ¶æ„

**ä¸­æ–‡ï¼š**  

### å†¯Â·è¯ºä¾æ›¼æ¶æ„

- è¯¥æ¶æ„ä»¥æ•°å­¦å®¶**çº¦ç¿°Â·å†¯Â·è¯ºä¾æ›¼ (John Von Neumann)** å‘½å
- ä»–æå‡ºåœ¨è®¡ç®—æœºå†…å­˜ä¸­å­˜å‚¨æŒ‡ä»¤ï¼Œå¹¶ä½¿ç”¨æ§åˆ¶å•å…ƒæ¥å¤„ç†**å–æŒ‡-è¯‘ç -æ‰§è¡Œå‘¨æœŸ**ï¼š

1. **å–æŒ‡ (fetch)** ä¸€æ¡æŒ‡ä»¤
2. **è¯‘ç  (decode)** æŒ‡ä»¤
3. **è·å–æ•°æ®**ï¼ˆå¦‚æœéœ€è¦ï¼‰
4. **æ‰§è¡Œ (execute)** æŒ‡ä»¤

**æœ‰è¶£çš„äº‹å®ï¼š** ç±»ä¼¼çš„æ¶æ„åœ¨1830å¹´ç”±**æŸ¥å°”æ–¯Â·å·´è´å¥‡ (Charles Babbage)** ä¸ºä»–çš„åˆ†ææœºæå‡º

**English:**  

### Von Neumann Architecture

- The architecture is named after the mathematician, **John Von Neumann**
- He supposedly proposed storing instructions in the memory of a computer and using a control unit to handle the **fetch-decode-execute cycle**:
  1. **Fetch** an instruction
  2. **Decode** the instruction
  3. **Get the data** if needed
  4. **Execute** the instruction

**Interestingly:** A similar architecture was proposed in 1830 by **Charles Babbage** for his Analytic Engine

---

# ğŸ“– Page 30: Stored-Program Concept | å­˜å‚¨ç¨‹åºæ¦‚å¿µ

**ä¸­æ–‡ï¼š**  

### å­˜å‚¨ç¨‹åºæ¦‚å¿µ (Stored-Program Concept)

**æŒ‡ä»¤å’Œæ•°æ®éƒ½å­˜å‚¨åœ¨å†…å­˜å•å…ƒä¸­**

**English:**  

### Stored-Program Concept

**Instructions and data both stored in memory unit**

---

# ğŸ“– Page 31: All Computer Does | è®¡ç®—æœºæ‰€åšçš„å…¨éƒ¨

**ä¸­æ–‡ï¼š**  

### è®¡ç®—æœºæ‰€åšçš„å…¨éƒ¨...

**é‡å¤æ°¸è¿œï¼ˆæˆ–ç›´åˆ°ä½ æ‹”æ‰ç”µæºæˆ–ç³»ç»Ÿå´©æºƒï¼‰ï¼š**

1. **å–æŒ‡ (Fetch)** ä¸‹ä¸€æ¡æŒ‡ä»¤
2. **è¯‘ç  (Decode)** æŒ‡ä»¤
3. **è·å–æ•°æ®**ï¼ˆå¦‚æœéœ€è¦ï¼‰
4. **æ‰§è¡Œ (Execute)** æŒ‡ä»¤

**å–æŒ‡-æ‰§è¡Œå‘¨æœŸ (The Fetch-Execute Cycle)**

**English:**  

### All Computer Does Isâ€¦

**Repeat forever (or until you pull the plug or the system crashes):**

1. **Fetch** the next instruction
2. **Decode** the instruction
3. **Get data** if needed
4. **Execute** the instruction

**The Fetch-Execute Cycle**

---

# ğŸ“– Page 32: The Fetch-Execute Cycle | å–æŒ‡-æ‰§è¡Œå‘¨æœŸ

**ä¸­æ–‡ï¼š**  

### å–æŒ‡-æ‰§è¡Œå‘¨æœŸ

**English:**  

### The Fetch-Execute Cycle

---

# ğŸ“– Page 33: The Fetch-Execute Cycle Details | å–æŒ‡-æ‰§è¡Œå‘¨æœŸè¯¦è§£

**ä¸­æ–‡ï¼š**  

### å–æŒ‡-æ‰§è¡Œå‘¨æœŸçš„è¯¦ç»†æ­¥éª¤

#### 1. å–æŒ‡ (Fetch) ä¸‹ä¸€æ¡æŒ‡ä»¤
- æŒ‡ä»¤çš„åœ°å€åœ¨**PC (ç¨‹åºè®¡æ•°å™¨)** ä¸­
- æ§åˆ¶å•å…ƒè®¿é—®å†…å­˜ä¸­çš„ä¸Šè¿°åœ°å€
- å°†æŒ‡ä»¤ä»è¯¥åœ°å€**å¤åˆ¶åˆ°IR (æŒ‡ä»¤å¯„å­˜å™¨)**
- PCå­˜å‚¨ä¸‹ä¸€æ¡æŒ‡ä»¤çš„åœ°å€
- æ§åˆ¶å•å…ƒ**é€’å¢PC**

#### 2. è¯‘ç  (Decode) æŒ‡ä»¤
- æ§åˆ¶å•å…ƒç¡®å®šæŒ‡ä»¤
- æŒ‡ä»¤å†…ç½®äºæ¯å°æœºå™¨çš„ç”µè·¯ä¸­

#### 3. è·å–æ•°æ®ï¼ˆå¦‚æœéœ€è¦ï¼‰
- å¦‚æœéœ€è¦ï¼Œä»å†…å­˜è®¿é—®æ•°æ®

#### 4. æ‰§è¡Œ (Execute) æŒ‡ä»¤
- æ§åˆ¶å•å…ƒå‘ALUå‘é€ä¿¡å·ä»¥æ‰§è¡Œå¤„ç†

**English:**  

### The Fetch-Execute Cycle

#### 1. Fetch the next instruction
- The address of the instruction is in **PC**
- Control unit goes to the above address in memory
- **Copies the instruction** from that address to **IR**
- PC stores the address of the next instruction
- Control unit **increments the PC**

#### 2. Decode the instruction
- Control unit determines the instruction
- The instructions are built into the circuits of each machine

#### 3. Get data if needed
- Access data from memory if needed

#### 4. Execute the instruction
- Control unit sends signals to ALU to carry out the processing

---

# ğŸ“– Page 34: What Determine CPU Performance | ä»€ä¹ˆå†³å®šCPUæ€§èƒ½

**ä¸­æ–‡ï¼š**  

### å†³å®šCPUæ€§èƒ½çš„å› ç´ 

1. **æ•°æ®æ€»çº¿å®½åº¦ (Data bus width)**
   - CPUå†…ä¼ è¾“æ•°æ®çš„è·¯å¾„æ•°é‡ï¼ˆ8ã€16ã€32ã€64ï¼‰

2. **å­—é•¿ (Word size)**
   - CPUä¸€æ¬¡å¯ä»¥å¤„ç†çš„æœ€å¤§æ•°æ®ä½æ•°ï¼ˆ8ä½ã€16ä½ã€32ä½ã€64ä½ï¼‰

3. **æ¯å‘¨æœŸæ“ä½œæ•° (Operations per cycle)** - æ—¶é’Ÿé€Ÿåº¦
   - æ¯ç§’çš„æ—¶é’Ÿå‘¨æœŸæ•°ï¼Œä»¥**å…†èµ« (MHz)** æˆ–**åƒå…†èµ« (GHz)** æµ‹é‡

**English:**  

### What Determine CPU Performance

1. **Data bus width**
   - The number of pathways within the CPU that transfers data (8, 16, 32, 64)

2. **Word size**
   - The maximum number of bits of data that the CPU can process at a time (8 bits, 16 bits, 32 bits, 64 bits)

3. **Operations per cycle (clock speed)**
   - The number of clock cycles per second measured in **Megahertz (MHz)** or **Gigahertz (GHz)**

---

# ğŸ“– Page 35: Super Simple CPU | è¶…çº§ç®€å•CPU

**ä¸­æ–‡ï¼š**  

### è¶…çº§ç®€å•CPU

- æˆ‘ä»¬å°†ä½¿ç”¨ä¸€ä¸ªç®€å•çš„CPUæ¨¡æ‹Ÿå™¨è¿›è¡Œç»ƒä¹ 
- å®ƒå…·æœ‰è®¡ç®—æœºçš„ç»„ä»¶ï¼Œå¦‚å†…å­˜ã€CPUå’ŒIO

### è¶…çº§ç®€å•CPUå†…å­˜

- **16ä¸ªå†…å­˜ä½ç½®**
- å†…å­˜åœ°å€æ˜¯**0åˆ°FFæˆ–15**
- æ¯ä¸ªå†…å­˜ä½ç½®æœ‰**16ä½**
- **å­—é•¿æ˜¯2å­—èŠ‚**
- æ¯”è¾ƒåœ°å€å’Œå†…å®¹çš„ä½æ•°

**English:**  

### Super Simple CPU

- We are going to practice with a simple CPU simulator
- It has the components of a computer like memory, CPU, and IO

### Super Simple CPU Memory

- **16 memory locations**
- Memory addresses are **0 to FF or 15**
- **16 bits** at each memory location
- The **word length is 2 bytes**
- Compare the number of bits for address and contents

---

# ğŸ“– Page 36: Super Simple CPU Registers | è¶…çº§ç®€å•CPUå¯„å­˜å™¨

**ä¸­æ–‡ï¼š**  

### è¶…çº§ç®€å•CPUå¯„å­˜å™¨

#### PC (Program Counter) - ç¨‹åºè®¡æ•°å™¨
- åŒ…å«è¦æ‰§è¡Œçš„ä¸‹ä¸€æ¡æŒ‡ä»¤çš„åœ°å€

#### IR (Instruction Register) - æŒ‡ä»¤å¯„å­˜å™¨
- åŒ…å«æ­£åœ¨æ‰§è¡Œçš„æŒ‡ä»¤çš„å‰¯æœ¬

#### A (Accumulator) - ç´¯åŠ å™¨å¯„å­˜å™¨
- ç”¨äºä¿å­˜æ•°æ®å’Œæ“ä½œç»“æœ

**English:**  

### Super Simple CPU

#### Registers

- **PC (Program Counter)**
  - Contains the address of the next instruction to be executed

- **The instruction register (IR)**
  - Contains a copy of the instruction being executed

- **The accumulator (A register)**
  - Used to hold data and results of operations

---

# ğŸ“– Page 37: Super Simple CPU Instructions Format | è¶…çº§ç®€å•CPUæŒ‡ä»¤æ ¼å¼

**ä¸­æ–‡ï¼š**  

### è¶…çº§ç®€å•CPUæŒ‡ä»¤æ ¼å¼

- æ¯æ¡æŒ‡ä»¤æ˜¯**16ä½**
  - **4ä½æ“ä½œç  (opcode)** - è¡¨ç¤ºæŒ‡ä»¤
  - **12ä½æ“ä½œæ•° (operand)** - ä¿å­˜4ç§ä¸åŒç±»å‹çš„ä¿¡æ¯ï¼š

#### 1. ä¸€ä¸ªå¸¸æ•° (A constant)
- **LDI (Load Immediate)** - ç«‹å³åŠ è½½ï¼šæ•°æ®ç«‹å³åŠ è½½åˆ°ç´¯åŠ å™¨ä¸­

#### 2. æ•°æ®çš„åœ°å€ (The address of the data)
- **ADD, SUB, STO, LOD** - ä½¿ç”¨è¯¥åœ°å€ä¸­çš„æ•°æ®

#### 3. ä¸‹ä¸€æ¡æŒ‡ä»¤çš„åœ°å€ (The address of the next instruction)
- **JMP, JZR, JNG** - æ§åˆ¶è·³è½¬åˆ°è¯¥åœ°å€

#### 4. æ—  (Nothing)
- **STP, IN, OUT** ç±»å‹

**English:**  

### Super Simple CPU

- Each instruction is **16 bits**
  - **4-bit opcode** - Represents the instruction
  - **12-bit operand** holds 4 different type of information:

#### 1. A constant
- **LDI (Load Immediate)**: data is immediately loaded into the accumulator

#### 2. The address of the data
- **ADD, SUB, STO, and LOD**: data in that address is used

#### 3. The address of the next instruction
- **JMP, JZR, JNG**: control jumps into this address

#### 4. Nothing
- **STP, IN, OUT** types

---

# ğŸ“– Page 38: Super Simple CPU Instruction Set | è¶…çº§ç®€å•CPUæŒ‡ä»¤é›†

**ä¸­æ–‡ï¼š**  

### è¶…çº§ç®€å•CPUæŒ‡ä»¤é›†

- è¿™æ˜¯è¶…çº§ç®€å•CPUçš„æŒ‡ä»¤é›†
- è¡¨æ ¼æ˜¾ç¤ºäº†æ¯æ¡æŒ‡ä»¤çš„**äºŒè¿›åˆ¶ä»£ç **å’Œ**åŠ©è®°ç¬¦ä»£ç ï¼ˆæ±‡ç¼–è¯­è¨€ï¼‰**

**English:**  

### Super Simple CPU

- This is the set of instructions for Super Simple CPU
- The table shows the **binary code** and **Mnemonic code (assembly language)** for each instruction

---

# ğŸ“– Page 39: Super Simple CPU Example | è¶…çº§ç®€å•CPUç¤ºä¾‹

**ä¸­æ–‡ï¼š**  

### è¶…çº§ç®€å•CPUç¤ºä¾‹

ä»¥ä¸‹ç¨‹åºï¼š
- æœ‰**4ä¸ªå†…å­˜ä½ç½®**ç”¨äºæŒ‡ä»¤ï¼Œ**2ä¸ªç”¨äºæ•°æ® (DAT)**
- å°†ä¸€ä¸ªå€¼ï¼ˆ5ï¼‰åŠ è½½åˆ°ç´¯åŠ å™¨
- å°†å…¶ä¸åœ°å€Xï¼ˆ40ï¼‰ä¸­çš„å€¼ç›¸åŠ 
- å°†å…¶å­˜å‚¨åœ¨åœ°å€Yï¼ˆ5ï¼‰

**English:**  

### Super Simple CPU

**Example:** The following program:
- Has **4 memory location** for instructions and **2 for data (DAT)**
- Loads a value (5) into accumulator
- Adds it to the value in address X (40)
- Stores it in address Y (5)

---

# ğŸ“– Page 40: Super Simple CPU Instructions (Part 1) | è¶…çº§ç®€å•CPUæŒ‡ä»¤ï¼ˆç¬¬ä¸€éƒ¨åˆ†ï¼‰

**ä¸­æ–‡ï¼š**  

### è¶…çº§ç®€å•CPUæŒ‡ä»¤

#### 1111 STP (Stop)
- åœæ­¢è®¡ç®—æœºï¼›ä¸å†æœ‰å–æŒ‡/è¯‘ç /æ‰§è¡Œå‘¨æœŸï¼Œç›´åˆ°ä½ é‡ç½®

#### 0001 ADD (Add)
- ä»å†…å­˜è·å–ä¸€ä¸ªæ•°å­—å¹¶å°†å…¶æ·»åŠ åˆ°ç´¯åŠ å™¨çš„å†…å®¹ä¸­ï¼Œæ›¿æ¢ç´¯åŠ å™¨ä¸­çš„å€¼
- **ä¾‹å­ï¼š** `0001000000001111` - è·å–å†…å­˜ä½ç½®15çš„å€¼å¹¶å°†å…¶æ·»åŠ åˆ°ç´¯åŠ å™¨

#### 0010 SUB (Subtract)
- ä»å†…å­˜è·å–ä¸€ä¸ªæ•°å­—å¹¶ä»ç´¯åŠ å™¨çš„å†…å®¹ä¸­å‡å»å®ƒï¼Œæ›¿æ¢ç´¯åŠ å™¨ä¸­çš„å€¼

#### 0011 LOD (Load)
- ä»å†…å­˜è·å–ä¸€ä¸ªæ•°å­—å¹¶å°†å…¶å­˜å‚¨åœ¨ç´¯åŠ å™¨ä¸­ï¼Œæ›¿æ¢ç´¯åŠ å™¨çš„æ—§å€¼
- **ä¾‹å­ï¼š** `0011000000001111` - è·å–å†…å­˜ä½ç½®15çš„å€¼å¹¶å°†å…¶å­˜å‚¨åœ¨ç´¯åŠ å™¨ä¸­

#### 0100 LDI (Load Immediate)
- ç«‹å³åŠ è½½ï¼›è¦æ”¾å…¥ç´¯åŠ å™¨çš„å€¼æ˜¯æ“ä½œæ•°ï¼ˆæŒ‡ä»¤çš„æœ€å³è¾¹12ä½ï¼‰ï¼›ä¸åƒLODé‚£æ ·å»å†…å­˜
- **ä¾‹å­ï¼š** `0100000000001111` - å°†å€¼15å­˜å‚¨åœ¨ç´¯åŠ å™¨ä¸­

#### 0101 STO (Store)
- å°†ç´¯åŠ å™¨çš„å€¼å­˜å‚¨åœ¨æŒ‡å®šä½ç½®çš„å†…å­˜ä¸­
- **ä¾‹å­ï¼š** `0101000000001111` - å°†ç´¯åŠ å™¨çš„å€¼å­˜å‚¨åœ¨å†…å­˜ä½ç½®15

**English:**  

### Super Simple CPU Instructions

#### 1111 STP
- This stops the computer; no more fetch/decode/execute cycles until you reset

#### 0001 ADD
- Fetch a number from memory and add it to the contents of the accumulator, replacing the value in the accumulator
- (e.g., `0001000000001111`: Get the value at memory location 15 and add that to the accumulator.)

#### 0010 SUB
- Fetch a number from memory and subtract it from the contents of the accumulator, replacing the value in the accumulator

#### 0011 LOD
- Fetch a number from memory and store it in the accumulator, replacing the accumulator's old value
- (e.g., `0011000000001111`: Get the value at memory location 15 and store that value in the accumulator.)

#### 0100 LDI
- Load immediate; the value to be put in the accumulator is the operand (the rightmost 12 bits of the instruction); do not go to memory like LOD
- (e.g., `0100000000001111`: Store the value 15 in the accumulator.)

#### 0101 STO
- Store the accumulator's value in memory at the indicated location
- (e.g., `0101000000001111`: Store the accumulator's value in memory location 15.)

---

# ğŸ“– Page 41: Super Simple CPU Instructions (Part 2) | è¶…çº§ç®€å•CPUæŒ‡ä»¤ï¼ˆç¬¬äºŒéƒ¨åˆ†ï¼‰

**ä¸­æ–‡ï¼š**  

### è¶…çº§ç®€å•CPUæŒ‡ä»¤ï¼ˆç»­ï¼‰

#### 0110 INP (Input)
- å‘ç”¨æˆ·è¯·æ±‚ä¸€ä¸ªæ•°å­—å¹¶å°†å…¶å­˜å‚¨åœ¨ç´¯åŠ å™¨ä¸­

#### 0111 OUT (Output)
- å°†ç´¯åŠ å™¨ä¸­çš„å€¼å¤åˆ¶åˆ°è¾“å‡ºåŒºåŸŸ

#### 1000 JMP (Jump)
- è·³è½¬åˆ°æŒ‡å®šå†…å­˜åœ°å€çš„æŒ‡ä»¤
- **ä¾‹å­ï¼š** `1000000000001111` - å°†å€¼15æ”¾å…¥PCï¼Œè¿™å°†å¯¼è‡´ä¸‹ä¸€æ¡æŒ‡ä»¤ä»å†…å­˜çš„ä½ç½®15è·å–

#### 1001 JNG (Jump if Negative)
- å¦‚æœç´¯åŠ å™¨çš„å€¼ä¸ºè´Ÿæ•°ï¼Œåˆ™è·³è½¬åˆ°æŒ‡å®šå†…å­˜ä½ç½®çš„æŒ‡ä»¤ï¼›å¦åˆ™åªæ˜¯å°†PCåŠ 1
- **ä¾‹å­ï¼š** `1001000000001111` - å¦‚æœç´¯åŠ å™¨ < 0ï¼Œåˆ™å°†å€¼15æ”¾å…¥PCï¼›å¦åˆ™è½¬åˆ°ä¸‹ä¸€æ¡æŒ‡ä»¤

#### 1010 JZR (Jump if Zero)
- å¦‚æœç´¯åŠ å™¨çš„å€¼ä¸ºé›¶ï¼Œåˆ™è·³è½¬åˆ°æŒ‡å®šå†…å­˜ä½ç½®çš„æŒ‡ä»¤ï¼›å¦åˆ™åªæ˜¯å°†PCåŠ 1
- **ä¾‹å­ï¼š** `1010000000001111` - å¦‚æœç´¯åŠ å™¨ = 0ï¼Œåˆ™å°†å€¼15æ”¾å…¥PCï¼›å¦åˆ™è½¬åˆ°ä¸‹ä¸€æ¡æŒ‡ä»¤

**English:**  

### Super Simple CPU Instructions

#### 0110 INP
- Ask the user for one number and store that in the accumulator

#### 0111 OUT
- Copy the value in the accumulator to the output area

#### 1000 JMP
- Jump to the instruction at the indicated memory address
- (e.g., `1000000000001111`: Put the value 15 into the PC, which will cause the next instruction to be taken from location 15 of the memory.)

#### 1001 JNG
- Jump to the instruction at the indicated memory location if the accumulator's value is negative; otherwise just add 1 to the PC
- (e.g., `1001000000001111`: Put the value 15 into the PC, if accumulator < 0; otherwise go to the next instruction.)

#### 1010 JZR
- Jump to the instruction at the indicated memory location if the accumulator's value is zero; otherwise just add 1 to the PC
- (e.g., `1010000000001111`: Put the value 15 into the PC, if accumulator = 0; otherwise go to the next instruction.)

---

# ğŸ“– Page 42: Some Resources | ä¸€äº›èµ„æº

**ä¸­æ–‡ï¼š**  

### ä¸€äº›èµ„æº

**è§‚çœ‹è§†é¢‘ï¼š**
- How Computers Calculate - the ALUï¼ˆè®¡ç®—æœºå¦‚ä½•è®¡ç®— - ALUï¼‰
- Registers and RAMï¼ˆå¯„å­˜å™¨å’ŒRAMï¼‰
- The Central Processing Unit (CPU)ï¼ˆä¸­å¤®å¤„ç†å•å…ƒï¼‰
- Instructions & Programsï¼ˆæŒ‡ä»¤å’Œç¨‹åºï¼‰
- Advanced CPU Designsï¼ˆé«˜çº§CPUè®¾è®¡ï¼‰

**English:**  

### Some Resources

**To watch:**
- How Computers Calculate - the ALU
- Registers and RAM
- The Central Processing Unit (CPU)
- Instructions & Programs
- Advanced CPU Designs

---

# ğŸ“– Page 43: Chapter Goals Review | ç« èŠ‚ç›®æ ‡å›é¡¾

**ä¸­æ–‡ï¼š**  

### ç« èŠ‚ç›®æ ‡å›é¡¾

å­¦å®Œè¿™ç« ï¼Œä½ åº”è¯¥èƒ½å¤Ÿï¼š

1. **åˆ—å‡ºå†¯Â·è¯ºä¾æ›¼æœºå™¨çš„ç»„ä»¶åŠå…¶åŠŸèƒ½**  
   List the components and their function in a von Neumann machine

2. **æè¿°å†¯Â·è¯ºä¾æ›¼æœºå™¨çš„å–æŒ‡-è¯‘ç -æ‰§è¡Œå‘¨æœŸ**  
   Describe the fetch-decode-execute cycle of the von Neumann machine

3. **æè¿°è®¡ç®—æœºå†…å­˜æ˜¯å¦‚ä½•ç»„ç»‡å’Œè®¿é—®çš„**  
   Describe how computer memory is organized and accessed

4. **å‘½åå¹¶æè¿°ä¸åŒçš„è¾…åŠ©å­˜å‚¨è®¾å¤‡**  
   Name and describe different auxiliary storage devices

**English:**  

### Chapter Goals

1. List the components and their function in a von Neumann machine
2. Describe the fetch-decode-execute cycle of the von Neumann machine
3. Describe how computer memory is organized and accessed
4. Name and describe different auxiliary storage devices

---

# ğŸ“ Study Tips | å­¦ä¹ å»ºè®®

**ä¸­æ–‡ï¼š**  

1. **ç†è§£å†…å­˜å±‚æ¬¡** - ç†è§£ä¸»å­˜å‚¨å™¨å’Œè¾…åŠ©å­˜å‚¨å™¨çš„åŒºåˆ«å’Œç”¨é€”
2. **æŒæ¡å–æŒ‡-æ‰§è¡Œå‘¨æœŸ** - ç†Ÿç»ƒæŒæ¡å››ä¸ªæ­¥éª¤ï¼šå–æŒ‡ã€è¯‘ç ã€è·å–æ•°æ®ã€æ‰§è¡Œ
3. **ç†è§£CPUç»„ä»¶** - æ¸…æ¥šALUã€æ§åˆ¶å•å…ƒã€å¯„å­˜å™¨çš„ä¸åŒä½œç”¨
4. **æŒæ¡Super Simple CPU** - ç†è§£æŒ‡ä»¤æ ¼å¼å’ŒæŒ‡ä»¤é›†
5. **ç†è§£ç¼“å­˜å±‚æ¬¡** - æŒæ¡L1ã€L2ã€L3ç¼“å­˜çš„ä½œç”¨
6. **ç†è§£æ€»çº¿ç³»ç»Ÿ** - æŒæ¡åœ°å€æ€»çº¿ã€æ•°æ®æ€»çº¿çš„åŠŸèƒ½
7. **è”ç³»å®é™…** - å°†æ¦‚å¿µä¸å®é™…è®¡ç®—æœºç¡¬ä»¶è”ç³»èµ·æ¥

**English:**  

1. **Understand Memory Hierarchy** - Understand the differences and uses of primary and secondary memory
2. **Master Fetch-Execute Cycle** - Master the four steps: Fetch, Decode, Get Data, Execute
3. **Understand CPU Components** - Clearly understand the different roles of ALU, Control Unit, and Registers
4. **Master Super Simple CPU** - Understand instruction format and instruction set
5. **Understand Cache Hierarchy** - Master the roles of L1, L2, L3 caches
6. **Understand Bus System** - Master the functions of address bus and data bus
7. **Connect to Reality** - Connect concepts to actual computer hardware

---

**å‡†å¤‡å°±ç»ªï¼å¼€å§‹å­¦ä¹  Chapter 5 å§ï¼**  
**Ready! Let's start learning Chapter 5!**
