

================================================================
== Vitis HLS Report for 'float_rmsnorm_Pipeline_rms_loop_0'
================================================================
* Date:           Fri Oct  3 21:51:49 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      309|      309|  3.090 us|  3.090 us|  309|  309|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- rms_loop_0  |      307|      307|        23|          3|          1|    96|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      30|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    10|     878|    2132|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     334|    -|
|Register         |        -|     -|     866|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    10|    1744|    2528|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U383  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U384  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_no_dsp_1_U385    |fadd_32ns_32ns_32_4_no_dsp_1    |        0|   0|  168|  434|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U387   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U388   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |mux_255_32_1_1_U389                  |mux_255_32_1_1                  |        0|   0|    0|  125|    0|
    |mux_255_32_1_1_U390                  |mux_255_32_1_1                  |        0|   0|    0|  125|    0|
    |mux_255_32_1_1_U391                  |mux_255_32_1_1                  |        0|   0|    0|  125|    0|
    |mux_255_32_1_1_U392                  |mux_255_32_1_1                  |        0|   0|    0|  125|    0|
    |mux_255_32_1_1_U393                  |mux_255_32_1_1                  |        0|   0|    0|  125|    0|
    |mux_255_32_1_1_U394                  |mux_255_32_1_1                  |        0|   0|    0|  125|    0|
    |mux_255_32_1_1_U395                  |mux_255_32_1_1                  |        0|   0|    0|  125|    0|
    |mux_255_32_1_1_U396                  |mux_255_32_1_1                  |        0|   0|    0|  125|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|  10|  878| 2132|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln301_fu_640_p2   |         +|   0|  0|  17|          10|           4|
    |icmp_ln301_fu_584_p2  |      icmp|   0|  0|  11|          10|          10|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  30|          21|          16|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  20|          4|    1|          4|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i                |   9|          2|   10|         20|
    |ap_sig_allocacmp_sum_sq_load      |   9|          2|   32|         64|
    |grp_fu_543_p0                     |  20|          4|   32|        128|
    |grp_fu_543_p1                     |  20|          4|   32|        128|
    |grp_fu_547_p0                     |  20|          4|   32|        128|
    |grp_fu_547_p1                     |  20|          4|   32|        128|
    |grp_fu_559_p0                     |  20|          4|   32|        128|
    |grp_fu_559_p1                     |  20|          4|   32|        128|
    |grp_fu_563_p0                     |  20|          4|   32|        128|
    |grp_fu_563_p1                     |  20|          4|   32|        128|
    |grp_fu_567_p0                     |  14|          3|   32|         96|
    |grp_fu_567_p1                     |  14|          3|   32|         96|
    |idx_fu_116                        |   9|          2|   10|         20|
    |sum_sq_fu_112                     |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 334|         70|  415|       1408|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |block_reg_1413                    |  32|   0|   32|          0|
    |icmp_ln301_reg_1119               |   1|   0|    1|          0|
    |idx_fu_116                        |  10|   0|   10|          0|
    |mul_1_reg_1348                    |  32|   0|   32|          0|
    |mul_2_reg_1353                    |  32|   0|   32|          0|
    |mul_3_reg_1358                    |  32|   0|   32|          0|
    |mul_4_reg_1363                    |  32|   0|   32|          0|
    |mul_5_reg_1368                    |  32|   0|   32|          0|
    |mul_6_reg_1373                    |  32|   0|   32|          0|
    |mul_7_reg_1378                    |  32|   0|   32|          0|
    |mul_reg_1343                      |  32|   0|   32|          0|
    |s0_reg_1383                       |  32|   0|   32|          0|
    |s1_reg_1388                       |  32|   0|   32|          0|
    |s2_reg_1393                       |  32|   0|   32|          0|
    |s3_reg_1398                       |  32|   0|   32|          0|
    |sum_sq_fu_112                     |  32|   0|   32|          0|
    |t0_reg_1403                       |  32|   0|   32|          0|
    |t1_reg_1408                       |  32|   0|   32|          0|
    |trunc_ln310_reg_1143              |   5|   0|    5|          0|
    |v_1_reg_1301                      |  32|   0|   32|          0|
    |v_2_reg_1307                      |  32|   0|   32|          0|
    |v_3_reg_1313                      |  32|   0|   32|          0|
    |v_4_reg_1319                      |  32|   0|   32|          0|
    |v_5_reg_1325                      |  32|   0|   32|          0|
    |v_6_reg_1331                      |  32|   0|   32|          0|
    |v_7_reg_1337                      |  32|   0|   32|          0|
    |v_reg_1295                        |  32|   0|   32|          0|
    |icmp_ln301_reg_1119               |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 866|  32|  803|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+---------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  float_rmsnorm_Pipeline_rms_loop_0|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  float_rmsnorm_Pipeline_rms_loop_0|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  float_rmsnorm_Pipeline_rms_loop_0|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  float_rmsnorm_Pipeline_rms_loop_0|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  float_rmsnorm_Pipeline_rms_loop_0|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  float_rmsnorm_Pipeline_rms_loop_0|  return value|
|grp_fu_366_p_din0    |  out|   32|  ap_ctrl_hs|  float_rmsnorm_Pipeline_rms_loop_0|  return value|
|grp_fu_366_p_din1    |  out|   32|  ap_ctrl_hs|  float_rmsnorm_Pipeline_rms_loop_0|  return value|
|grp_fu_366_p_opcode  |  out|    1|  ap_ctrl_hs|  float_rmsnorm_Pipeline_rms_loop_0|  return value|
|grp_fu_366_p_dout0   |   in|   32|  ap_ctrl_hs|  float_rmsnorm_Pipeline_rms_loop_0|  return value|
|grp_fu_366_p_ce      |  out|    1|  ap_ctrl_hs|  float_rmsnorm_Pipeline_rms_loop_0|  return value|
|grp_fu_372_p_din0    |  out|   32|  ap_ctrl_hs|  float_rmsnorm_Pipeline_rms_loop_0|  return value|
|grp_fu_372_p_din1    |  out|   32|  ap_ctrl_hs|  float_rmsnorm_Pipeline_rms_loop_0|  return value|
|grp_fu_372_p_dout0   |   in|   32|  ap_ctrl_hs|  float_rmsnorm_Pipeline_rms_loop_0|  return value|
|grp_fu_372_p_ce      |  out|    1|  ap_ctrl_hs|  float_rmsnorm_Pipeline_rms_loop_0|  return value|
|x_0_address0         |  out|    5|   ap_memory|                                x_0|         array|
|x_0_ce0              |  out|    1|   ap_memory|                                x_0|         array|
|x_0_q0               |   in|   32|   ap_memory|                                x_0|         array|
|x_8_address0         |  out|    5|   ap_memory|                                x_8|         array|
|x_8_ce0              |  out|    1|   ap_memory|                                x_8|         array|
|x_8_q0               |   in|   32|   ap_memory|                                x_8|         array|
|x_16_address0        |  out|    5|   ap_memory|                               x_16|         array|
|x_16_ce0             |  out|    1|   ap_memory|                               x_16|         array|
|x_16_q0              |   in|   32|   ap_memory|                               x_16|         array|
|x_24_address0        |  out|    5|   ap_memory|                               x_24|         array|
|x_24_ce0             |  out|    1|   ap_memory|                               x_24|         array|
|x_24_q0              |   in|   32|   ap_memory|                               x_24|         array|
|x_1_address0         |  out|    5|   ap_memory|                                x_1|         array|
|x_1_ce0              |  out|    1|   ap_memory|                                x_1|         array|
|x_1_q0               |   in|   32|   ap_memory|                                x_1|         array|
|x_9_address0         |  out|    5|   ap_memory|                                x_9|         array|
|x_9_ce0              |  out|    1|   ap_memory|                                x_9|         array|
|x_9_q0               |   in|   32|   ap_memory|                                x_9|         array|
|x_17_address0        |  out|    5|   ap_memory|                               x_17|         array|
|x_17_ce0             |  out|    1|   ap_memory|                               x_17|         array|
|x_17_q0              |   in|   32|   ap_memory|                               x_17|         array|
|x_25_address0        |  out|    5|   ap_memory|                               x_25|         array|
|x_25_ce0             |  out|    1|   ap_memory|                               x_25|         array|
|x_25_q0              |   in|   32|   ap_memory|                               x_25|         array|
|x_2_address0         |  out|    5|   ap_memory|                                x_2|         array|
|x_2_ce0              |  out|    1|   ap_memory|                                x_2|         array|
|x_2_q0               |   in|   32|   ap_memory|                                x_2|         array|
|x_10_address0        |  out|    5|   ap_memory|                               x_10|         array|
|x_10_ce0             |  out|    1|   ap_memory|                               x_10|         array|
|x_10_q0              |   in|   32|   ap_memory|                               x_10|         array|
|x_18_address0        |  out|    5|   ap_memory|                               x_18|         array|
|x_18_ce0             |  out|    1|   ap_memory|                               x_18|         array|
|x_18_q0              |   in|   32|   ap_memory|                               x_18|         array|
|x_26_address0        |  out|    5|   ap_memory|                               x_26|         array|
|x_26_ce0             |  out|    1|   ap_memory|                               x_26|         array|
|x_26_q0              |   in|   32|   ap_memory|                               x_26|         array|
|x_3_address0         |  out|    5|   ap_memory|                                x_3|         array|
|x_3_ce0              |  out|    1|   ap_memory|                                x_3|         array|
|x_3_q0               |   in|   32|   ap_memory|                                x_3|         array|
|x_11_address0        |  out|    5|   ap_memory|                               x_11|         array|
|x_11_ce0             |  out|    1|   ap_memory|                               x_11|         array|
|x_11_q0              |   in|   32|   ap_memory|                               x_11|         array|
|x_19_address0        |  out|    5|   ap_memory|                               x_19|         array|
|x_19_ce0             |  out|    1|   ap_memory|                               x_19|         array|
|x_19_q0              |   in|   32|   ap_memory|                               x_19|         array|
|x_27_address0        |  out|    5|   ap_memory|                               x_27|         array|
|x_27_ce0             |  out|    1|   ap_memory|                               x_27|         array|
|x_27_q0              |   in|   32|   ap_memory|                               x_27|         array|
|x_4_address0         |  out|    5|   ap_memory|                                x_4|         array|
|x_4_ce0              |  out|    1|   ap_memory|                                x_4|         array|
|x_4_q0               |   in|   32|   ap_memory|                                x_4|         array|
|x_12_address0        |  out|    5|   ap_memory|                               x_12|         array|
|x_12_ce0             |  out|    1|   ap_memory|                               x_12|         array|
|x_12_q0              |   in|   32|   ap_memory|                               x_12|         array|
|x_20_address0        |  out|    5|   ap_memory|                               x_20|         array|
|x_20_ce0             |  out|    1|   ap_memory|                               x_20|         array|
|x_20_q0              |   in|   32|   ap_memory|                               x_20|         array|
|x_28_address0        |  out|    5|   ap_memory|                               x_28|         array|
|x_28_ce0             |  out|    1|   ap_memory|                               x_28|         array|
|x_28_q0              |   in|   32|   ap_memory|                               x_28|         array|
|x_5_address0         |  out|    5|   ap_memory|                                x_5|         array|
|x_5_ce0              |  out|    1|   ap_memory|                                x_5|         array|
|x_5_q0               |   in|   32|   ap_memory|                                x_5|         array|
|x_13_address0        |  out|    5|   ap_memory|                               x_13|         array|
|x_13_ce0             |  out|    1|   ap_memory|                               x_13|         array|
|x_13_q0              |   in|   32|   ap_memory|                               x_13|         array|
|x_21_address0        |  out|    5|   ap_memory|                               x_21|         array|
|x_21_ce0             |  out|    1|   ap_memory|                               x_21|         array|
|x_21_q0              |   in|   32|   ap_memory|                               x_21|         array|
|x_29_address0        |  out|    5|   ap_memory|                               x_29|         array|
|x_29_ce0             |  out|    1|   ap_memory|                               x_29|         array|
|x_29_q0              |   in|   32|   ap_memory|                               x_29|         array|
|x_6_address0         |  out|    5|   ap_memory|                                x_6|         array|
|x_6_ce0              |  out|    1|   ap_memory|                                x_6|         array|
|x_6_q0               |   in|   32|   ap_memory|                                x_6|         array|
|x_14_address0        |  out|    5|   ap_memory|                               x_14|         array|
|x_14_ce0             |  out|    1|   ap_memory|                               x_14|         array|
|x_14_q0              |   in|   32|   ap_memory|                               x_14|         array|
|x_22_address0        |  out|    5|   ap_memory|                               x_22|         array|
|x_22_ce0             |  out|    1|   ap_memory|                               x_22|         array|
|x_22_q0              |   in|   32|   ap_memory|                               x_22|         array|
|x_30_address0        |  out|    5|   ap_memory|                               x_30|         array|
|x_30_ce0             |  out|    1|   ap_memory|                               x_30|         array|
|x_30_q0              |   in|   32|   ap_memory|                               x_30|         array|
|x_7_address0         |  out|    5|   ap_memory|                                x_7|         array|
|x_7_ce0              |  out|    1|   ap_memory|                                x_7|         array|
|x_7_q0               |   in|   32|   ap_memory|                                x_7|         array|
|x_15_address0        |  out|    5|   ap_memory|                               x_15|         array|
|x_15_ce0             |  out|    1|   ap_memory|                               x_15|         array|
|x_15_q0              |   in|   32|   ap_memory|                               x_15|         array|
|x_23_address0        |  out|    5|   ap_memory|                               x_23|         array|
|x_23_ce0             |  out|    1|   ap_memory|                               x_23|         array|
|x_23_q0              |   in|   32|   ap_memory|                               x_23|         array|
|x_31_address0        |  out|    5|   ap_memory|                               x_31|         array|
|x_31_ce0             |  out|    1|   ap_memory|                               x_31|         array|
|x_31_q0              |   in|   32|   ap_memory|                               x_31|         array|
|sum_sq_out           |  out|   32|      ap_vld|                         sum_sq_out|       pointer|
|sum_sq_out_ap_vld    |  out|    1|      ap_vld|                         sum_sq_out|       pointer|
+---------------------+-----+-----+------------+-----------------------------------+--------------+

