LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY mux4_1 is
	PORT(d: IN std_logic_vector(3 downto 0);
			s: IN std_logic_vector(1 downto 0);
			y: out std_logic);
end mux4_1;

Architecture arc of mux4_1 is
begin
	with s Select
		y<= d(3) when "11",
			 d(2) when "10",
			 d(1) when "01",
			 d(0) when "00",
			 0 when other;