
STM-FWT-Sampler.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005564  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  080056ec  080056ec  000156ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005768  08005768  00020474  2**0
                  CONTENTS
  4 .ARM          00000008  08005768  08005768  00015768  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005770  08005770  00020474  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005770  08005770  00015770  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005774  08005774  00015774  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000474  20000000  08005778  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000260  20000474  08005bec  00020474  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200006d4  08005bec  000206d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020474  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013e27  00000000  00000000  000204a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003214  00000000  00000000  000342cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a58  00000000  00000000  000374e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009b8  00000000  00000000  00037f38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000254c7  00000000  00000000  000388f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000149af  00000000  00000000  0005ddb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c9aef  00000000  00000000  00072766  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000d2  00000000  00000000  0013c255  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001eb8  00000000  00000000  0013c328  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    000090c8  00000000  00000000  0013e1e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000474 	.word	0x20000474
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080056d4 	.word	0x080056d4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000478 	.word	0x20000478
 80001c4:	080056d4 	.word	0x080056d4

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001dc:	f000 b96e 	b.w	80004bc <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	468c      	mov	ip, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	f040 8083 	bne.w	800030e <__udivmoddi4+0x116>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d947      	bls.n	800029e <__udivmoddi4+0xa6>
 800020e:	fab2 f282 	clz	r2, r2
 8000212:	b142      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000214:	f1c2 0020 	rsb	r0, r2, #32
 8000218:	fa24 f000 	lsr.w	r0, r4, r0
 800021c:	4091      	lsls	r1, r2
 800021e:	4097      	lsls	r7, r2
 8000220:	ea40 0c01 	orr.w	ip, r0, r1
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbbc f6f8 	udiv	r6, ip, r8
 8000230:	fa1f fe87 	uxth.w	lr, r7
 8000234:	fb08 c116 	mls	r1, r8, r6, ip
 8000238:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023c:	fb06 f10e 	mul.w	r1, r6, lr
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18fb      	adds	r3, r7, r3
 8000246:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 800024a:	f080 8119 	bcs.w	8000480 <__udivmoddi4+0x288>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8116 	bls.w	8000480 <__udivmoddi4+0x288>
 8000254:	3e02      	subs	r6, #2
 8000256:	443b      	add	r3, r7
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000260:	fb08 3310 	mls	r3, r8, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fe0e 	mul.w	lr, r0, lr
 800026c:	45a6      	cmp	lr, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	193c      	adds	r4, r7, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000276:	f080 8105 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800027a:	45a6      	cmp	lr, r4
 800027c:	f240 8102 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000280:	3802      	subs	r0, #2
 8000282:	443c      	add	r4, r7
 8000284:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000288:	eba4 040e 	sub.w	r4, r4, lr
 800028c:	2600      	movs	r6, #0
 800028e:	b11d      	cbz	r5, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c5 4300 	strd	r4, r3, [r5]
 8000298:	4631      	mov	r1, r6
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	b902      	cbnz	r2, 80002a2 <__udivmoddi4+0xaa>
 80002a0:	deff      	udf	#255	; 0xff
 80002a2:	fab2 f282 	clz	r2, r2
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d150      	bne.n	800034c <__udivmoddi4+0x154>
 80002aa:	1bcb      	subs	r3, r1, r7
 80002ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002b0:	fa1f f887 	uxth.w	r8, r7
 80002b4:	2601      	movs	r6, #1
 80002b6:	fbb3 fcfe 	udiv	ip, r3, lr
 80002ba:	0c21      	lsrs	r1, r4, #16
 80002bc:	fb0e 331c 	mls	r3, lr, ip, r3
 80002c0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002c4:	fb08 f30c 	mul.w	r3, r8, ip
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d907      	bls.n	80002dc <__udivmoddi4+0xe4>
 80002cc:	1879      	adds	r1, r7, r1
 80002ce:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80002d2:	d202      	bcs.n	80002da <__udivmoddi4+0xe2>
 80002d4:	428b      	cmp	r3, r1
 80002d6:	f200 80e9 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 80002da:	4684      	mov	ip, r0
 80002dc:	1ac9      	subs	r1, r1, r3
 80002de:	b2a3      	uxth	r3, r4
 80002e0:	fbb1 f0fe 	udiv	r0, r1, lr
 80002e4:	fb0e 1110 	mls	r1, lr, r0, r1
 80002e8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002ec:	fb08 f800 	mul.w	r8, r8, r0
 80002f0:	45a0      	cmp	r8, r4
 80002f2:	d907      	bls.n	8000304 <__udivmoddi4+0x10c>
 80002f4:	193c      	adds	r4, r7, r4
 80002f6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002fa:	d202      	bcs.n	8000302 <__udivmoddi4+0x10a>
 80002fc:	45a0      	cmp	r8, r4
 80002fe:	f200 80d9 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 8000302:	4618      	mov	r0, r3
 8000304:	eba4 0408 	sub.w	r4, r4, r8
 8000308:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800030c:	e7bf      	b.n	800028e <__udivmoddi4+0x96>
 800030e:	428b      	cmp	r3, r1
 8000310:	d909      	bls.n	8000326 <__udivmoddi4+0x12e>
 8000312:	2d00      	cmp	r5, #0
 8000314:	f000 80b1 	beq.w	800047a <__udivmoddi4+0x282>
 8000318:	2600      	movs	r6, #0
 800031a:	e9c5 0100 	strd	r0, r1, [r5]
 800031e:	4630      	mov	r0, r6
 8000320:	4631      	mov	r1, r6
 8000322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000326:	fab3 f683 	clz	r6, r3
 800032a:	2e00      	cmp	r6, #0
 800032c:	d14a      	bne.n	80003c4 <__udivmoddi4+0x1cc>
 800032e:	428b      	cmp	r3, r1
 8000330:	d302      	bcc.n	8000338 <__udivmoddi4+0x140>
 8000332:	4282      	cmp	r2, r0
 8000334:	f200 80b8 	bhi.w	80004a8 <__udivmoddi4+0x2b0>
 8000338:	1a84      	subs	r4, r0, r2
 800033a:	eb61 0103 	sbc.w	r1, r1, r3
 800033e:	2001      	movs	r0, #1
 8000340:	468c      	mov	ip, r1
 8000342:	2d00      	cmp	r5, #0
 8000344:	d0a8      	beq.n	8000298 <__udivmoddi4+0xa0>
 8000346:	e9c5 4c00 	strd	r4, ip, [r5]
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0xa0>
 800034c:	f1c2 0320 	rsb	r3, r2, #32
 8000350:	fa20 f603 	lsr.w	r6, r0, r3
 8000354:	4097      	lsls	r7, r2
 8000356:	fa01 f002 	lsl.w	r0, r1, r2
 800035a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800035e:	40d9      	lsrs	r1, r3
 8000360:	4330      	orrs	r0, r6
 8000362:	0c03      	lsrs	r3, r0, #16
 8000364:	fbb1 f6fe 	udiv	r6, r1, lr
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000370:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000374:	fb06 f108 	mul.w	r1, r6, r8
 8000378:	4299      	cmp	r1, r3
 800037a:	fa04 f402 	lsl.w	r4, r4, r2
 800037e:	d909      	bls.n	8000394 <__udivmoddi4+0x19c>
 8000380:	18fb      	adds	r3, r7, r3
 8000382:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000386:	f080 808d 	bcs.w	80004a4 <__udivmoddi4+0x2ac>
 800038a:	4299      	cmp	r1, r3
 800038c:	f240 808a 	bls.w	80004a4 <__udivmoddi4+0x2ac>
 8000390:	3e02      	subs	r6, #2
 8000392:	443b      	add	r3, r7
 8000394:	1a5b      	subs	r3, r3, r1
 8000396:	b281      	uxth	r1, r0
 8000398:	fbb3 f0fe 	udiv	r0, r3, lr
 800039c:	fb0e 3310 	mls	r3, lr, r0, r3
 80003a0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003a4:	fb00 f308 	mul.w	r3, r0, r8
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x1c4>
 80003ac:	1879      	adds	r1, r7, r1
 80003ae:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80003b2:	d273      	bcs.n	800049c <__udivmoddi4+0x2a4>
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d971      	bls.n	800049c <__udivmoddi4+0x2a4>
 80003b8:	3802      	subs	r0, #2
 80003ba:	4439      	add	r1, r7
 80003bc:	1acb      	subs	r3, r1, r3
 80003be:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003c2:	e778      	b.n	80002b6 <__udivmoddi4+0xbe>
 80003c4:	f1c6 0c20 	rsb	ip, r6, #32
 80003c8:	fa03 f406 	lsl.w	r4, r3, r6
 80003cc:	fa22 f30c 	lsr.w	r3, r2, ip
 80003d0:	431c      	orrs	r4, r3
 80003d2:	fa20 f70c 	lsr.w	r7, r0, ip
 80003d6:	fa01 f306 	lsl.w	r3, r1, r6
 80003da:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003de:	fa21 f10c 	lsr.w	r1, r1, ip
 80003e2:	431f      	orrs	r7, r3
 80003e4:	0c3b      	lsrs	r3, r7, #16
 80003e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80003ea:	fa1f f884 	uxth.w	r8, r4
 80003ee:	fb0e 1119 	mls	r1, lr, r9, r1
 80003f2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80003f6:	fb09 fa08 	mul.w	sl, r9, r8
 80003fa:	458a      	cmp	sl, r1
 80003fc:	fa02 f206 	lsl.w	r2, r2, r6
 8000400:	fa00 f306 	lsl.w	r3, r0, r6
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x220>
 8000406:	1861      	adds	r1, r4, r1
 8000408:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 800040c:	d248      	bcs.n	80004a0 <__udivmoddi4+0x2a8>
 800040e:	458a      	cmp	sl, r1
 8000410:	d946      	bls.n	80004a0 <__udivmoddi4+0x2a8>
 8000412:	f1a9 0902 	sub.w	r9, r9, #2
 8000416:	4421      	add	r1, r4
 8000418:	eba1 010a 	sub.w	r1, r1, sl
 800041c:	b2bf      	uxth	r7, r7
 800041e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000422:	fb0e 1110 	mls	r1, lr, r0, r1
 8000426:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800042a:	fb00 f808 	mul.w	r8, r0, r8
 800042e:	45b8      	cmp	r8, r7
 8000430:	d907      	bls.n	8000442 <__udivmoddi4+0x24a>
 8000432:	19e7      	adds	r7, r4, r7
 8000434:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000438:	d22e      	bcs.n	8000498 <__udivmoddi4+0x2a0>
 800043a:	45b8      	cmp	r8, r7
 800043c:	d92c      	bls.n	8000498 <__udivmoddi4+0x2a0>
 800043e:	3802      	subs	r0, #2
 8000440:	4427      	add	r7, r4
 8000442:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000446:	eba7 0708 	sub.w	r7, r7, r8
 800044a:	fba0 8902 	umull	r8, r9, r0, r2
 800044e:	454f      	cmp	r7, r9
 8000450:	46c6      	mov	lr, r8
 8000452:	4649      	mov	r1, r9
 8000454:	d31a      	bcc.n	800048c <__udivmoddi4+0x294>
 8000456:	d017      	beq.n	8000488 <__udivmoddi4+0x290>
 8000458:	b15d      	cbz	r5, 8000472 <__udivmoddi4+0x27a>
 800045a:	ebb3 020e 	subs.w	r2, r3, lr
 800045e:	eb67 0701 	sbc.w	r7, r7, r1
 8000462:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000466:	40f2      	lsrs	r2, r6
 8000468:	ea4c 0202 	orr.w	r2, ip, r2
 800046c:	40f7      	lsrs	r7, r6
 800046e:	e9c5 2700 	strd	r2, r7, [r5]
 8000472:	2600      	movs	r6, #0
 8000474:	4631      	mov	r1, r6
 8000476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047a:	462e      	mov	r6, r5
 800047c:	4628      	mov	r0, r5
 800047e:	e70b      	b.n	8000298 <__udivmoddi4+0xa0>
 8000480:	4606      	mov	r6, r0
 8000482:	e6e9      	b.n	8000258 <__udivmoddi4+0x60>
 8000484:	4618      	mov	r0, r3
 8000486:	e6fd      	b.n	8000284 <__udivmoddi4+0x8c>
 8000488:	4543      	cmp	r3, r8
 800048a:	d2e5      	bcs.n	8000458 <__udivmoddi4+0x260>
 800048c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000490:	eb69 0104 	sbc.w	r1, r9, r4
 8000494:	3801      	subs	r0, #1
 8000496:	e7df      	b.n	8000458 <__udivmoddi4+0x260>
 8000498:	4608      	mov	r0, r1
 800049a:	e7d2      	b.n	8000442 <__udivmoddi4+0x24a>
 800049c:	4660      	mov	r0, ip
 800049e:	e78d      	b.n	80003bc <__udivmoddi4+0x1c4>
 80004a0:	4681      	mov	r9, r0
 80004a2:	e7b9      	b.n	8000418 <__udivmoddi4+0x220>
 80004a4:	4666      	mov	r6, ip
 80004a6:	e775      	b.n	8000394 <__udivmoddi4+0x19c>
 80004a8:	4630      	mov	r0, r6
 80004aa:	e74a      	b.n	8000342 <__udivmoddi4+0x14a>
 80004ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b0:	4439      	add	r1, r7
 80004b2:	e713      	b.n	80002dc <__udivmoddi4+0xe4>
 80004b4:	3802      	subs	r0, #2
 80004b6:	443c      	add	r4, r7
 80004b8:	e724      	b.n	8000304 <__udivmoddi4+0x10c>
 80004ba:	bf00      	nop

080004bc <__aeabi_idiv0>:
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop

080004c0 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 80004c0:	b508      	push	{r3, lr}
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80004c2:	4805      	ldr	r0, [pc, #20]	; (80004d8 <MX_CRC_Init+0x18>)
 80004c4:	4b05      	ldr	r3, [pc, #20]	; (80004dc <MX_CRC_Init+0x1c>)
 80004c6:	6003      	str	r3, [r0, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80004c8:	f000 fd36 	bl	8000f38 <HAL_CRC_Init>
 80004cc:	b900      	cbnz	r0, 80004d0 <MX_CRC_Init+0x10>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80004ce:	bd08      	pop	{r3, pc}
    Error_Handler();
 80004d0:	f000 f9c8 	bl	8000864 <Error_Handler>
}
 80004d4:	e7fb      	b.n	80004ce <MX_CRC_Init+0xe>
 80004d6:	bf00      	nop
 80004d8:	200004b8 	.word	0x200004b8
 80004dc:	40023000 	.word	0x40023000

080004e0 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{

  if(crcHandle->Instance==CRC)
 80004e0:	6802      	ldr	r2, [r0, #0]
 80004e2:	4b09      	ldr	r3, [pc, #36]	; (8000508 <HAL_CRC_MspInit+0x28>)
 80004e4:	429a      	cmp	r2, r3
 80004e6:	d000      	beq.n	80004ea <HAL_CRC_MspInit+0xa>
 80004e8:	4770      	bx	lr
{
 80004ea:	b082      	sub	sp, #8
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80004ec:	2300      	movs	r3, #0
 80004ee:	9301      	str	r3, [sp, #4]
 80004f0:	4b06      	ldr	r3, [pc, #24]	; (800050c <HAL_CRC_MspInit+0x2c>)
 80004f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80004f4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80004f8:	631a      	str	r2, [r3, #48]	; 0x30
 80004fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004fc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000500:	9301      	str	r3, [sp, #4]
 8000502:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8000504:	b002      	add	sp, #8
 8000506:	4770      	bx	lr
 8000508:	40023000 	.word	0x40023000
 800050c:	40023800 	.word	0x40023800

08000510 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000510:	b510      	push	{r4, lr}
 8000512:	b082      	sub	sp, #8

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000514:	2400      	movs	r4, #0
 8000516:	9401      	str	r4, [sp, #4]
 8000518:	4b11      	ldr	r3, [pc, #68]	; (8000560 <MX_DMA_Init+0x50>)
 800051a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800051c:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8000520:	631a      	str	r2, [r3, #48]	; 0x30
 8000522:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000524:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000528:	9301      	str	r3, [sp, #4]
 800052a:	9b01      	ldr	r3, [sp, #4]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 800052c:	4622      	mov	r2, r4
 800052e:	4621      	mov	r1, r4
 8000530:	200e      	movs	r0, #14
 8000532:	f000 fca9 	bl	8000e88 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000536:	200e      	movs	r0, #14
 8000538:	f000 fcda 	bl	8000ef0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800053c:	4622      	mov	r2, r4
 800053e:	4621      	mov	r1, r4
 8000540:	2010      	movs	r0, #16
 8000542:	f000 fca1 	bl	8000e88 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000546:	2010      	movs	r0, #16
 8000548:	f000 fcd2 	bl	8000ef0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800054c:	4622      	mov	r2, r4
 800054e:	4621      	mov	r1, r4
 8000550:	2011      	movs	r0, #17
 8000552:	f000 fc99 	bl	8000e88 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000556:	2011      	movs	r0, #17
 8000558:	f000 fcca 	bl	8000ef0 <HAL_NVIC_EnableIRQ>

}
 800055c:	b002      	add	sp, #8
 800055e:	bd10      	pop	{r4, pc}
 8000560:	40023800 	.word	0x40023800

08000564 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8000564:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000568:	b08c      	sub	sp, #48	; 0x30

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800056a:	2400      	movs	r4, #0
 800056c:	9407      	str	r4, [sp, #28]
 800056e:	9408      	str	r4, [sp, #32]
 8000570:	9409      	str	r4, [sp, #36]	; 0x24
 8000572:	940a      	str	r4, [sp, #40]	; 0x28
 8000574:	940b      	str	r4, [sp, #44]	; 0x2c

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000576:	9401      	str	r4, [sp, #4]
 8000578:	4b62      	ldr	r3, [pc, #392]	; (8000704 <MX_GPIO_Init+0x1a0>)
 800057a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800057c:	f042 0210 	orr.w	r2, r2, #16
 8000580:	631a      	str	r2, [r3, #48]	; 0x30
 8000582:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000584:	f002 0210 	and.w	r2, r2, #16
 8000588:	9201      	str	r2, [sp, #4]
 800058a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800058c:	9402      	str	r4, [sp, #8]
 800058e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000590:	f042 0204 	orr.w	r2, r2, #4
 8000594:	631a      	str	r2, [r3, #48]	; 0x30
 8000596:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000598:	f002 0204 	and.w	r2, r2, #4
 800059c:	9202      	str	r2, [sp, #8]
 800059e:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005a0:	9403      	str	r4, [sp, #12]
 80005a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80005a4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80005a8:	631a      	str	r2, [r3, #48]	; 0x30
 80005aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80005ac:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80005b0:	9203      	str	r2, [sp, #12]
 80005b2:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005b4:	9404      	str	r4, [sp, #16]
 80005b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80005b8:	f042 0201 	orr.w	r2, r2, #1
 80005bc:	631a      	str	r2, [r3, #48]	; 0x30
 80005be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80005c0:	f002 0201 	and.w	r2, r2, #1
 80005c4:	9204      	str	r2, [sp, #16]
 80005c6:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005c8:	9405      	str	r4, [sp, #20]
 80005ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80005cc:	f042 0202 	orr.w	r2, r2, #2
 80005d0:	631a      	str	r2, [r3, #48]	; 0x30
 80005d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80005d4:	f002 0202 	and.w	r2, r2, #2
 80005d8:	9205      	str	r2, [sp, #20]
 80005da:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80005dc:	9406      	str	r4, [sp, #24]
 80005de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80005e0:	f042 0208 	orr.w	r2, r2, #8
 80005e4:	631a      	str	r2, [r3, #48]	; 0x30
 80005e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005e8:	f003 0308 	and.w	r3, r3, #8
 80005ec:	9306      	str	r3, [sp, #24]
 80005ee:	9b06      	ldr	r3, [sp, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80005f0:	4f45      	ldr	r7, [pc, #276]	; (8000708 <MX_GPIO_Init+0x1a4>)
 80005f2:	4622      	mov	r2, r4
 80005f4:	2108      	movs	r1, #8
 80005f6:	4638      	mov	r0, r7
 80005f8:	f000 fffe 	bl	80015f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80005fc:	f8df 910c 	ldr.w	r9, [pc, #268]	; 800070c <MX_GPIO_Init+0x1a8>
 8000600:	2201      	movs	r2, #1
 8000602:	4611      	mov	r1, r2
 8000604:	4648      	mov	r0, r9
 8000606:	f000 fff7 	bl	80015f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800060a:	f8df 8104 	ldr.w	r8, [pc, #260]	; 8000710 <MX_GPIO_Init+0x1ac>
 800060e:	4622      	mov	r2, r4
 8000610:	f24f 0110 	movw	r1, #61456	; 0xf010
 8000614:	4640      	mov	r0, r8
 8000616:	f000 ffef 	bl	80015f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE4 PE5 PE6
                           PE7 PE8 PE9 PE10
                           PE11 PE12 PE13 PE14
                           PE15 PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 800061a:	f64f 73f5 	movw	r3, #65525	; 0xfff5
 800061e:	9307      	str	r3, [sp, #28]
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_0;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000620:	2603      	movs	r6, #3
 8000622:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000624:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000626:	a907      	add	r1, sp, #28
 8000628:	4638      	mov	r0, r7
 800062a:	f000 fefb 	bl	8001424 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800062e:	2308      	movs	r3, #8
 8000630:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000632:	2501      	movs	r5, #1
 8000634:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000636:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000638:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800063a:	a907      	add	r1, sp, #28
 800063c:	4638      	mov	r0, r7
 800063e:	f000 fef1 	bl	8001424 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC1 PC2 PC4
                           PC5 PC6 PC7 PC8
                           PC9 PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4
 8000642:	f643 73f6 	movw	r3, #16374	; 0x3ff6
 8000646:	9307      	str	r3, [sp, #28]
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000648:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800064a:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800064c:	a907      	add	r1, sp, #28
 800064e:	4648      	mov	r0, r9
 8000650:	f000 fee8 	bl	8001424 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000654:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000656:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000658:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800065a:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800065c:	a907      	add	r1, sp, #28
 800065e:	4648      	mov	r0, r9
 8000660:	f000 fee0 	bl	8001424 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000664:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000666:	f44f 1990 	mov.w	r9, #1179648	; 0x120000
 800066a:	f8cd 9020 	str.w	r9, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800066e:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000670:	f8df a0a0 	ldr.w	sl, [pc, #160]	; 8000714 <MX_GPIO_Init+0x1b0>
 8000674:	a907      	add	r1, sp, #28
 8000676:	4650      	mov	r0, sl
 8000678:	f000 fed4 	bl	8001424 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA4 PA5 PA6
                           PA7 PA8 PA9 PA10
                           PA11 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 800067c:	f649 73f2 	movw	r3, #40946	; 0x9ff2
 8000680:	9307      	str	r3, [sp, #28]
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000682:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000684:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000686:	a907      	add	r1, sp, #28
 8000688:	4650      	mov	r0, sl
 800068a:	f000 fecb 	bl	8001424 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB11 PB13
                           PB14 PB15 PB3 PB4
                           PB5 PB6 PB7 PB8
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_11|GPIO_PIN_13
 800068e:	f64e 33fb 	movw	r3, #60411	; 0xebfb
 8000692:	9307      	str	r3, [sp, #28]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000694:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000696:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000698:	f50a 6a80 	add.w	sl, sl, #1024	; 0x400
 800069c:	a907      	add	r1, sp, #28
 800069e:	4650      	mov	r0, sl
 80006a0:	f000 fec0 	bl	8001424 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80006a4:	2304      	movs	r3, #4
 80006a6:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006a8:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006aa:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80006ac:	a907      	add	r1, sp, #28
 80006ae:	4650      	mov	r0, sl
 80006b0:	f000 feb8 	bl	8001424 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11
                           PD0 PD1 PD2 PD3
                           PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80006b4:	f640 73cf 	movw	r3, #4047	; 0xfcf
 80006b8:	9307      	str	r3, [sp, #28]
                          |GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
                          |GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006ba:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006bc:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80006be:	a907      	add	r1, sp, #28
 80006c0:	4640      	mov	r0, r8
 80006c2:	f000 feaf 	bl	8001424 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80006c6:	f24f 0310 	movw	r3, #61456	; 0xf010
 80006ca:	9307      	str	r3, [sp, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006cc:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ce:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006d0:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80006d2:	a907      	add	r1, sp, #28
 80006d4:	4640      	mov	r0, r8
 80006d6:	f000 fea5 	bl	8001424 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80006da:	2320      	movs	r3, #32
 80006dc:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006de:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e0:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80006e2:	a907      	add	r1, sp, #28
 80006e4:	4640      	mov	r0, r8
 80006e6:	f000 fe9d 	bl	8001424 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80006ea:	2302      	movs	r3, #2
 80006ec:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80006ee:	f8cd 9020 	str.w	r9, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f2:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80006f4:	a907      	add	r1, sp, #28
 80006f6:	4638      	mov	r0, r7
 80006f8:	f000 fe94 	bl	8001424 <HAL_GPIO_Init>

}
 80006fc:	b00c      	add	sp, #48	; 0x30
 80006fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000702:	bf00      	nop
 8000704:	40023800 	.word	0x40023800
 8000708:	40021000 	.word	0x40021000
 800070c:	40020800 	.word	0x40020800
 8000710:	40020c00 	.word	0x40020c00
 8000714:	40020000 	.word	0x40020000

08000718 <MX_I2S2_Init>:
I2S_HandleTypeDef hi2s2;
DMA_HandleTypeDef hdma_spi2_rx;

/* I2S2 init function */
void MX_I2S2_Init(void)
{
 8000718:	b508      	push	{r3, lr}
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 800071a:	480c      	ldr	r0, [pc, #48]	; (800074c <MX_I2S2_Init+0x34>)
 800071c:	4b0c      	ldr	r3, [pc, #48]	; (8000750 <MX_I2S2_Init+0x38>)
 800071e:	6003      	str	r3, [r0, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_RX;
 8000720:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000724:	6043      	str	r3, [r0, #4]
  hi2s2.Init.Standard = I2S_STANDARD_LSB;
 8000726:	2320      	movs	r3, #32
 8000728:	6083      	str	r3, [r0, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 800072a:	2300      	movs	r3, #0
 800072c:	60c3      	str	r3, [r0, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 800072e:	6103      	str	r3, [r0, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_32K;
 8000730:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 8000734:	6142      	str	r2, [r0, #20]
  hi2s2.Init.CPOL = I2S_CPOL_HIGH;
 8000736:	2208      	movs	r2, #8
 8000738:	6182      	str	r2, [r0, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 800073a:	61c3      	str	r3, [r0, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800073c:	6203      	str	r3, [r0, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 800073e:	f000 ff6b 	bl	8001618 <HAL_I2S_Init>
 8000742:	b900      	cbnz	r0, 8000746 <MX_I2S2_Init+0x2e>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8000744:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000746:	f000 f88d 	bl	8000864 <Error_Handler>
}
 800074a:	e7fb      	b.n	8000744 <MX_I2S2_Init+0x2c>
 800074c:	20000520 	.word	0x20000520
 8000750:	40003800 	.word	0x40003800

08000754 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 8000754:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000756:	b08d      	sub	sp, #52	; 0x34

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000758:	2300      	movs	r3, #0
 800075a:	9307      	str	r3, [sp, #28]
 800075c:	9308      	str	r3, [sp, #32]
 800075e:	9309      	str	r3, [sp, #36]	; 0x24
 8000760:	930a      	str	r3, [sp, #40]	; 0x28
 8000762:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000764:	9306      	str	r3, [sp, #24]
  if(i2sHandle->Instance==SPI2)
 8000766:	6802      	ldr	r2, [r0, #0]
 8000768:	4b38      	ldr	r3, [pc, #224]	; (800084c <HAL_I2S_MspInit+0xf8>)
 800076a:	429a      	cmp	r2, r3
 800076c:	d001      	beq.n	8000772 <HAL_I2S_MspInit+0x1e>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800076e:	b00d      	add	sp, #52	; 0x34
 8000770:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000772:	4604      	mov	r4, r0
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000774:	2301      	movs	r3, #1
 8000776:	9303      	str	r3, [sp, #12]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000778:	23c0      	movs	r3, #192	; 0xc0
 800077a:	9304      	str	r3, [sp, #16]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 800077c:	2302      	movs	r3, #2
 800077e:	9305      	str	r3, [sp, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000780:	a803      	add	r0, sp, #12
 8000782:	f001 fe29 	bl	80023d8 <HAL_RCCEx_PeriphCLKConfig>
 8000786:	2800      	cmp	r0, #0
 8000788:	d159      	bne.n	800083e <HAL_I2S_MspInit+0xea>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800078a:	2500      	movs	r5, #0
 800078c:	9500      	str	r5, [sp, #0]
 800078e:	4b30      	ldr	r3, [pc, #192]	; (8000850 <HAL_I2S_MspInit+0xfc>)
 8000790:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000792:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000796:	641a      	str	r2, [r3, #64]	; 0x40
 8000798:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800079a:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800079e:	9200      	str	r2, [sp, #0]
 80007a0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80007a2:	9501      	str	r5, [sp, #4]
 80007a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80007a6:	f042 0204 	orr.w	r2, r2, #4
 80007aa:	631a      	str	r2, [r3, #48]	; 0x30
 80007ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80007ae:	f002 0204 	and.w	r2, r2, #4
 80007b2:	9201      	str	r2, [sp, #4]
 80007b4:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007b6:	9502      	str	r5, [sp, #8]
 80007b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80007ba:	f042 0202 	orr.w	r2, r2, #2
 80007be:	631a      	str	r2, [r3, #48]	; 0x30
 80007c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c2:	f003 0302 	and.w	r3, r3, #2
 80007c6:	9302      	str	r3, [sp, #8]
 80007c8:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80007ca:	2308      	movs	r3, #8
 80007cc:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007ce:	2702      	movs	r7, #2
 80007d0:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d2:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007d4:	950a      	str	r5, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80007d6:	2605      	movs	r6, #5
 80007d8:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007da:	a907      	add	r1, sp, #28
 80007dc:	481d      	ldr	r0, [pc, #116]	; (8000854 <HAL_I2S_MspInit+0x100>)
 80007de:	f000 fe21 	bl	8001424 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 80007e2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80007e6:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007e8:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ea:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ec:	950a      	str	r5, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80007ee:	960b      	str	r6, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007f0:	a907      	add	r1, sp, #28
 80007f2:	4819      	ldr	r0, [pc, #100]	; (8000858 <HAL_I2S_MspInit+0x104>)
 80007f4:	f000 fe16 	bl	8001424 <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Stream3;
 80007f8:	4818      	ldr	r0, [pc, #96]	; (800085c <HAL_I2S_MspInit+0x108>)
 80007fa:	4b19      	ldr	r3, [pc, #100]	; (8000860 <HAL_I2S_MspInit+0x10c>)
 80007fc:	6003      	str	r3, [r0, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 80007fe:	6045      	str	r5, [r0, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000800:	6085      	str	r5, [r0, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000802:	60c5      	str	r5, [r0, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000804:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000808:	6103      	str	r3, [r0, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800080a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800080e:	6143      	str	r3, [r0, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000810:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000814:	6183      	str	r3, [r0, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 8000816:	f44f 7380 	mov.w	r3, #256	; 0x100
 800081a:	61c3      	str	r3, [r0, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800081c:	6205      	str	r5, [r0, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800081e:	6245      	str	r5, [r0, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8000820:	f000 fc1a 	bl	8001058 <HAL_DMA_Init>
 8000824:	b970      	cbnz	r0, 8000844 <HAL_I2S_MspInit+0xf0>
    __HAL_LINKDMA(i2sHandle,hdmarx,hdma_spi2_rx);
 8000826:	4b0d      	ldr	r3, [pc, #52]	; (800085c <HAL_I2S_MspInit+0x108>)
 8000828:	63e3      	str	r3, [r4, #60]	; 0x3c
 800082a:	639c      	str	r4, [r3, #56]	; 0x38
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 800082c:	2200      	movs	r2, #0
 800082e:	4611      	mov	r1, r2
 8000830:	2024      	movs	r0, #36	; 0x24
 8000832:	f000 fb29 	bl	8000e88 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8000836:	2024      	movs	r0, #36	; 0x24
 8000838:	f000 fb5a 	bl	8000ef0 <HAL_NVIC_EnableIRQ>
}
 800083c:	e797      	b.n	800076e <HAL_I2S_MspInit+0x1a>
      Error_Handler();
 800083e:	f000 f811 	bl	8000864 <Error_Handler>
 8000842:	e7a2      	b.n	800078a <HAL_I2S_MspInit+0x36>
      Error_Handler();
 8000844:	f000 f80e 	bl	8000864 <Error_Handler>
 8000848:	e7ed      	b.n	8000826 <HAL_I2S_MspInit+0xd2>
 800084a:	bf00      	nop
 800084c:	40003800 	.word	0x40003800
 8000850:	40023800 	.word	0x40023800
 8000854:	40020800 	.word	0x40020800
 8000858:	40020400 	.word	0x40020400
 800085c:	200004c0 	.word	0x200004c0
 8000860:	40026058 	.word	0x40026058

08000864 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000864:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000866:	e7fe      	b.n	8000866 <Error_Handler+0x2>

08000868 <SystemClock_Config>:
{
 8000868:	b500      	push	{lr}
 800086a:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800086c:	2230      	movs	r2, #48	; 0x30
 800086e:	2100      	movs	r1, #0
 8000870:	a808      	add	r0, sp, #32
 8000872:	f004 fe6b 	bl	800554c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000876:	2300      	movs	r3, #0
 8000878:	9303      	str	r3, [sp, #12]
 800087a:	9304      	str	r3, [sp, #16]
 800087c:	9305      	str	r3, [sp, #20]
 800087e:	9306      	str	r3, [sp, #24]
 8000880:	9307      	str	r3, [sp, #28]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000882:	9301      	str	r3, [sp, #4]
 8000884:	4a21      	ldr	r2, [pc, #132]	; (800090c <SystemClock_Config+0xa4>)
 8000886:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8000888:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 800088c:	6411      	str	r1, [r2, #64]	; 0x40
 800088e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8000890:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8000894:	9201      	str	r2, [sp, #4]
 8000896:	9a01      	ldr	r2, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000898:	9302      	str	r3, [sp, #8]
 800089a:	4b1d      	ldr	r3, [pc, #116]	; (8000910 <SystemClock_Config+0xa8>)
 800089c:	681a      	ldr	r2, [r3, #0]
 800089e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80008a2:	601a      	str	r2, [r3, #0]
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80008aa:	9302      	str	r3, [sp, #8]
 80008ac:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008ae:	2301      	movs	r3, #1
 80008b0:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80008b2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80008b6:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008b8:	2302      	movs	r3, #2
 80008ba:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008bc:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80008c0:	920f      	str	r2, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80008c2:	2208      	movs	r2, #8
 80008c4:	9210      	str	r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80008c6:	f44f 72a8 	mov.w	r2, #336	; 0x150
 80008ca:	9211      	str	r2, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80008cc:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80008ce:	2307      	movs	r3, #7
 80008d0:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008d2:	a808      	add	r0, sp, #32
 80008d4:	f001 fa48 	bl	8001d68 <HAL_RCC_OscConfig>
 80008d8:	b998      	cbnz	r0, 8000902 <SystemClock_Config+0x9a>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008da:	230f      	movs	r3, #15
 80008dc:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008de:	2302      	movs	r3, #2
 80008e0:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008e2:	2300      	movs	r3, #0
 80008e4:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80008e6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80008ea:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80008ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008f0:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80008f2:	2105      	movs	r1, #5
 80008f4:	a803      	add	r0, sp, #12
 80008f6:	f001 fc99 	bl	800222c <HAL_RCC_ClockConfig>
 80008fa:	b920      	cbnz	r0, 8000906 <SystemClock_Config+0x9e>
}
 80008fc:	b015      	add	sp, #84	; 0x54
 80008fe:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000902:	f7ff ffaf 	bl	8000864 <Error_Handler>
    Error_Handler();
 8000906:	f7ff ffad 	bl	8000864 <Error_Handler>
 800090a:	bf00      	nop
 800090c:	40023800 	.word	0x40023800
 8000910:	40007000 	.word	0x40007000

08000914 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000914:	b500      	push	{lr}
 8000916:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000918:	2100      	movs	r1, #0
 800091a:	9100      	str	r1, [sp, #0]
 800091c:	4b0c      	ldr	r3, [pc, #48]	; (8000950 <HAL_MspInit+0x3c>)
 800091e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000920:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000924:	645a      	str	r2, [r3, #68]	; 0x44
 8000926:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000928:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800092c:	9200      	str	r2, [sp, #0]
 800092e:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000930:	9101      	str	r1, [sp, #4]
 8000932:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000934:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000938:	641a      	str	r2, [r3, #64]	; 0x40
 800093a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800093c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000940:	9301      	str	r3, [sp, #4]
 8000942:	9b01      	ldr	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000944:	2007      	movs	r0, #7
 8000946:	f000 fa8d 	bl	8000e64 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800094a:	b003      	add	sp, #12
 800094c:	f85d fb04 	ldr.w	pc, [sp], #4
 8000950:	40023800 	.word	0x40023800

08000954 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000954:	e7fe      	b.n	8000954 <NMI_Handler>

08000956 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000956:	e7fe      	b.n	8000956 <HardFault_Handler>

08000958 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000958:	e7fe      	b.n	8000958 <MemManage_Handler>

0800095a <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800095a:	e7fe      	b.n	800095a <BusFault_Handler>

0800095c <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800095c:	e7fe      	b.n	800095c <UsageFault_Handler>

0800095e <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800095e:	4770      	bx	lr

08000960 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000960:	4770      	bx	lr

08000962 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000962:	4770      	bx	lr

08000964 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000964:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000966:	f000 fa57 	bl	8000e18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800096a:	bd08      	pop	{r3, pc}

0800096c <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 800096c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 800096e:	4802      	ldr	r0, [pc, #8]	; (8000978 <DMA1_Stream3_IRQHandler+0xc>)
 8000970:	f000 fc6a 	bl	8001248 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8000974:	bd08      	pop	{r3, pc}
 8000976:	bf00      	nop
 8000978:	200004c0 	.word	0x200004c0

0800097c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 800097c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800097e:	4802      	ldr	r0, [pc, #8]	; (8000988 <DMA1_Stream5_IRQHandler+0xc>)
 8000980:	f000 fc62 	bl	8001248 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8000984:	bd08      	pop	{r3, pc}
 8000986:	bf00      	nop
 8000988:	20000568 	.word	0x20000568

0800098c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 800098c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800098e:	4802      	ldr	r0, [pc, #8]	; (8000998 <DMA1_Stream6_IRQHandler+0xc>)
 8000990:	f000 fc5a 	bl	8001248 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8000994:	bd08      	pop	{r3, pc}
 8000996:	bf00      	nop
 8000998:	200005c8 	.word	0x200005c8

0800099c <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 800099c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s2);
 800099e:	4802      	ldr	r0, [pc, #8]	; (80009a8 <SPI2_IRQHandler+0xc>)
 80009a0:	f000 ff84 	bl	80018ac <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80009a4:	bd08      	pop	{r3, pc}
 80009a6:	bf00      	nop
 80009a8:	20000520 	.word	0x20000520

080009ac <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80009ac:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80009ae:	4802      	ldr	r0, [pc, #8]	; (80009b8 <USART2_IRQHandler+0xc>)
 80009b0:	f002 f850 	bl	8002a54 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80009b4:	bd08      	pop	{r3, pc}
 80009b6:	bf00      	nop
 80009b8:	20000628 	.word	0x20000628

080009bc <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 80009bc:	2001      	movs	r0, #1
 80009be:	4770      	bx	lr

080009c0 <_kill>:

int _kill(int pid, int sig)
{
 80009c0:	b508      	push	{r3, lr}
	errno = EINVAL;
 80009c2:	f004 fd91 	bl	80054e8 <__errno>
 80009c6:	2316      	movs	r3, #22
 80009c8:	6003      	str	r3, [r0, #0]
	return -1;
}
 80009ca:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80009ce:	bd08      	pop	{r3, pc}

080009d0 <_exit>:

void _exit (int status)
{
 80009d0:	b508      	push	{r3, lr}
	_kill(status, -1);
 80009d2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80009d6:	f7ff fff3 	bl	80009c0 <_kill>
	while (1) {}		/* Make sure we hang here */
 80009da:	e7fe      	b.n	80009da <_exit+0xa>

080009dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009dc:	b508      	push	{r3, lr}
 80009de:	4603      	mov	r3, r0
  extern uint8_t _eheap; /* Symbol defined in the linker script */
  const uint8_t *max_heap = (uint8_t*)&_eheap;
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009e0:	4a0b      	ldr	r2, [pc, #44]	; (8000a10 <_sbrk+0x34>)
 80009e2:	6812      	ldr	r2, [r2, #0]
 80009e4:	b142      	cbz	r2, 80009f8 <_sbrk+0x1c>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009e6:	4a0a      	ldr	r2, [pc, #40]	; (8000a10 <_sbrk+0x34>)
 80009e8:	6810      	ldr	r0, [r2, #0]
 80009ea:	4403      	add	r3, r0
 80009ec:	4a09      	ldr	r2, [pc, #36]	; (8000a14 <_sbrk+0x38>)
 80009ee:	4293      	cmp	r3, r2
 80009f0:	d806      	bhi.n	8000a00 <_sbrk+0x24>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 80009f2:	4a07      	ldr	r2, [pc, #28]	; (8000a10 <_sbrk+0x34>)
 80009f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 80009f6:	bd08      	pop	{r3, pc}
    __sbrk_heap_end = &_end;
 80009f8:	4a05      	ldr	r2, [pc, #20]	; (8000a10 <_sbrk+0x34>)
 80009fa:	4907      	ldr	r1, [pc, #28]	; (8000a18 <_sbrk+0x3c>)
 80009fc:	6011      	str	r1, [r2, #0]
 80009fe:	e7f2      	b.n	80009e6 <_sbrk+0xa>
    errno = ENOMEM;
 8000a00:	f004 fd72 	bl	80054e8 <__errno>
 8000a04:	230c      	movs	r3, #12
 8000a06:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8000a08:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000a0c:	e7f3      	b.n	80009f6 <_sbrk+0x1a>
 8000a0e:	bf00      	nop
 8000a10:	20000494 	.word	0x20000494
 8000a14:	20020000 	.word	0x20020000
 8000a18:	200006d8 	.word	0x200006d8

08000a1c <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a1c:	4a03      	ldr	r2, [pc, #12]	; (8000a2c <SystemInit+0x10>)
 8000a1e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8000a22:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a26:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a2a:	4770      	bx	lr
 8000a2c:	e000ed00 	.word	0xe000ed00

08000a30 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000a30:	b508      	push	{r3, lr}
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a32:	480a      	ldr	r0, [pc, #40]	; (8000a5c <MX_USART2_UART_Init+0x2c>)
 8000a34:	4b0a      	ldr	r3, [pc, #40]	; (8000a60 <MX_USART2_UART_Init+0x30>)
 8000a36:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 576000;
 8000a38:	4b0a      	ldr	r3, [pc, #40]	; (8000a64 <MX_USART2_UART_Init+0x34>)
 8000a3a:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a40:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a42:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a44:	220c      	movs	r2, #12
 8000a46:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a48:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a4a:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a4c:	f001 fea4 	bl	8002798 <HAL_UART_Init>
 8000a50:	b900      	cbnz	r0, 8000a54 <MX_USART2_UART_Init+0x24>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a52:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000a54:	f7ff ff06 	bl	8000864 <Error_Handler>
}
 8000a58:	e7fb      	b.n	8000a52 <MX_USART2_UART_Init+0x22>
 8000a5a:	bf00      	nop
 8000a5c:	20000628 	.word	0x20000628
 8000a60:	40004400 	.word	0x40004400
 8000a64:	0008ca00 	.word	0x0008ca00

08000a68 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000a68:	b530      	push	{r4, r5, lr}
 8000a6a:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	9303      	str	r3, [sp, #12]
 8000a70:	9304      	str	r3, [sp, #16]
 8000a72:	9305      	str	r3, [sp, #20]
 8000a74:	9306      	str	r3, [sp, #24]
 8000a76:	9307      	str	r3, [sp, #28]
  if(uartHandle->Instance==USART2)
 8000a78:	6802      	ldr	r2, [r0, #0]
 8000a7a:	4b33      	ldr	r3, [pc, #204]	; (8000b48 <HAL_UART_MspInit+0xe0>)
 8000a7c:	429a      	cmp	r2, r3
 8000a7e:	d001      	beq.n	8000a84 <HAL_UART_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000a80:	b009      	add	sp, #36	; 0x24
 8000a82:	bd30      	pop	{r4, r5, pc}
 8000a84:	4604      	mov	r4, r0
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a86:	2500      	movs	r5, #0
 8000a88:	9501      	str	r5, [sp, #4]
 8000a8a:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8000a8e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000a90:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000a94:	641a      	str	r2, [r3, #64]	; 0x40
 8000a96:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000a98:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8000a9c:	9201      	str	r2, [sp, #4]
 8000a9e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aa0:	9502      	str	r5, [sp, #8]
 8000aa2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000aa4:	f042 0201 	orr.w	r2, r2, #1
 8000aa8:	631a      	str	r2, [r3, #48]	; 0x30
 8000aaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aac:	f003 0301 	and.w	r3, r3, #1
 8000ab0:	9302      	str	r3, [sp, #8]
 8000ab2:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000ab4:	230c      	movs	r3, #12
 8000ab6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ab8:	2302      	movs	r3, #2
 8000aba:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000abc:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000abe:	2303      	movs	r3, #3
 8000ac0:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ac2:	2307      	movs	r3, #7
 8000ac4:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ac6:	a903      	add	r1, sp, #12
 8000ac8:	4820      	ldr	r0, [pc, #128]	; (8000b4c <HAL_UART_MspInit+0xe4>)
 8000aca:	f000 fcab 	bl	8001424 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8000ace:	4820      	ldr	r0, [pc, #128]	; (8000b50 <HAL_UART_MspInit+0xe8>)
 8000ad0:	4b20      	ldr	r3, [pc, #128]	; (8000b54 <HAL_UART_MspInit+0xec>)
 8000ad2:	6003      	str	r3, [r0, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8000ad4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000ad8:	6043      	str	r3, [r0, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ada:	6085      	str	r5, [r0, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000adc:	60c5      	str	r5, [r0, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000ade:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ae2:	6103      	str	r3, [r0, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000ae4:	6145      	str	r5, [r0, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000ae6:	6185      	str	r5, [r0, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8000ae8:	61c5      	str	r5, [r0, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000aea:	6205      	str	r5, [r0, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000aec:	6245      	str	r5, [r0, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000aee:	f000 fab3 	bl	8001058 <HAL_DMA_Init>
 8000af2:	bb18      	cbnz	r0, 8000b3c <HAL_UART_MspInit+0xd4>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8000af4:	4b16      	ldr	r3, [pc, #88]	; (8000b50 <HAL_UART_MspInit+0xe8>)
 8000af6:	63a3      	str	r3, [r4, #56]	; 0x38
 8000af8:	639c      	str	r4, [r3, #56]	; 0x38
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8000afa:	4817      	ldr	r0, [pc, #92]	; (8000b58 <HAL_UART_MspInit+0xf0>)
 8000afc:	4b17      	ldr	r3, [pc, #92]	; (8000b5c <HAL_UART_MspInit+0xf4>)
 8000afe:	6003      	str	r3, [r0, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8000b00:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000b04:	6043      	str	r3, [r0, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000b06:	2340      	movs	r3, #64	; 0x40
 8000b08:	6083      	str	r3, [r0, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	60c3      	str	r3, [r0, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000b0e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000b12:	6102      	str	r2, [r0, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b14:	6143      	str	r3, [r0, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b16:	6183      	str	r3, [r0, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8000b18:	61c3      	str	r3, [r0, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000b1a:	6203      	str	r3, [r0, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000b1c:	6243      	str	r3, [r0, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8000b1e:	f000 fa9b 	bl	8001058 <HAL_DMA_Init>
 8000b22:	b970      	cbnz	r0, 8000b42 <HAL_UART_MspInit+0xda>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8000b24:	4b0c      	ldr	r3, [pc, #48]	; (8000b58 <HAL_UART_MspInit+0xf0>)
 8000b26:	6363      	str	r3, [r4, #52]	; 0x34
 8000b28:	639c      	str	r4, [r3, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	4611      	mov	r1, r2
 8000b2e:	2026      	movs	r0, #38	; 0x26
 8000b30:	f000 f9aa 	bl	8000e88 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000b34:	2026      	movs	r0, #38	; 0x26
 8000b36:	f000 f9db 	bl	8000ef0 <HAL_NVIC_EnableIRQ>
}
 8000b3a:	e7a1      	b.n	8000a80 <HAL_UART_MspInit+0x18>
      Error_Handler();
 8000b3c:	f7ff fe92 	bl	8000864 <Error_Handler>
 8000b40:	e7d8      	b.n	8000af4 <HAL_UART_MspInit+0x8c>
      Error_Handler();
 8000b42:	f7ff fe8f 	bl	8000864 <Error_Handler>
 8000b46:	e7ed      	b.n	8000b24 <HAL_UART_MspInit+0xbc>
 8000b48:	40004400 	.word	0x40004400
 8000b4c:	40020000 	.word	0x40020000
 8000b50:	20000568 	.word	0x20000568
 8000b54:	40026088 	.word	0x40026088
 8000b58:	200005c8 	.word	0x200005c8
 8000b5c:	400260a0 	.word	0x400260a0

08000b60 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000b60:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b98 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b64:	480d      	ldr	r0, [pc, #52]	; (8000b9c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000b66:	490e      	ldr	r1, [pc, #56]	; (8000ba0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000b68:	4a0e      	ldr	r2, [pc, #56]	; (8000ba4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000b6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b6c:	e002      	b.n	8000b74 <LoopCopyDataInit>

08000b6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b72:	3304      	adds	r3, #4

08000b74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b78:	d3f9      	bcc.n	8000b6e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b7a:	4a0b      	ldr	r2, [pc, #44]	; (8000ba8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000b7c:	4c0b      	ldr	r4, [pc, #44]	; (8000bac <LoopFillZerobss+0x26>)
  movs r3, #0
 8000b7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b80:	e001      	b.n	8000b86 <LoopFillZerobss>

08000b82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b84:	3204      	adds	r2, #4

08000b86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b88:	d3fb      	bcc.n	8000b82 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000b8a:	f7ff ff47 	bl	8000a1c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b8e:	f004 fcb1 	bl	80054f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b92:	f000 f825 	bl	8000be0 <main>
  bx  lr    
 8000b96:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000b98:	10010000 	.word	0x10010000
  ldr r0, =_sdata
 8000b9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ba0:	20000474 	.word	0x20000474
  ldr r2, =_sidata
 8000ba4:	08005778 	.word	0x08005778
  ldr r2, =_sbss
 8000ba8:	20000474 	.word	0x20000474
  ldr r4, =_ebss
 8000bac:	200006d4 	.word	0x200006d4

08000bb0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000bb0:	e7fe      	b.n	8000bb0 <ADC_IRQHandler>
	...

08000bb4 <_Z8PDMToPCMPtS_>:
uint16_t* obuffer = nullptr;

uint8_t dummy = 0;

uint8_t PDMToPCM(uint16_t *PDMBuf, uint16_t *PCMBuf)
{
 8000bb4:	b510      	push	{r4, lr}
	for(int index = 0; index < INPUT_SIZE; ++index)
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000bbc:	da08      	bge.n	8000bd0 <_Z8PDMToPCMPtS_+0x1c>
	{
		PDMBuf[index] = HTONS(PDMBuf[index]);
 8000bbe:	f830 4013 	ldrh.w	r4, [r0, r3, lsl #1]
 8000bc2:	0222      	lsls	r2, r4, #8
 8000bc4:	ea42 2214 	orr.w	r2, r2, r4, lsr #8
 8000bc8:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
	for(int index = 0; index < INPUT_SIZE; ++index)
 8000bcc:	3301      	adds	r3, #1
 8000bce:	e7f3      	b.n	8000bb8 <_Z8PDMToPCMPtS_+0x4>
	}

	return PDM_Filter(PDMBuf, PCMBuf, &PDM1_filter_handler);
 8000bd0:	4a02      	ldr	r2, [pc, #8]	; (8000bdc <_Z8PDMToPCMPtS_+0x28>)
 8000bd2:	f003 ffa1 	bl	8004b18 <PDM_Filter>
}
 8000bd6:	b2c0      	uxtb	r0, r0
 8000bd8:	bd10      	pop	{r4, pc}
 8000bda:	bf00      	nop
 8000bdc:	20000678 	.word	0x20000678

08000be0 <main>:

int main(void)
{
 8000be0:	b508      	push	{r3, lr}
	/* FPU initialization */
	SCB->CPACR |= ((3 << 10*2) | (3 << 11*2));
 8000be2:	4a2b      	ldr	r2, [pc, #172]	; (8000c90 <main+0xb0>)
 8000be4:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8000be8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000bec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

	ibuffer = new uint16_t[isize];
 8000bf0:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000bf4:	f003 ffea 	bl	8004bcc <_Znaj>
 8000bf8:	4b26      	ldr	r3, [pc, #152]	; (8000c94 <main+0xb4>)
 8000bfa:	6018      	str	r0, [r3, #0]
	obuffer = new uint16_t[osize];
 8000bfc:	2080      	movs	r0, #128	; 0x80
 8000bfe:	f003 ffe5 	bl	8004bcc <_Znaj>
 8000c02:	4b25      	ldr	r3, [pc, #148]	; (8000c98 <main+0xb8>)
 8000c04:	6018      	str	r0, [r3, #0]

	for (size_t i = 0; i < osize; ++i) obuffer[i] = 0;
 8000c06:	2300      	movs	r3, #0
 8000c08:	2b3f      	cmp	r3, #63	; 0x3f
 8000c0a:	d806      	bhi.n	8000c1a <main+0x3a>
 8000c0c:	4a22      	ldr	r2, [pc, #136]	; (8000c98 <main+0xb8>)
 8000c0e:	6812      	ldr	r2, [r2, #0]
 8000c10:	2100      	movs	r1, #0
 8000c12:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000c16:	3301      	adds	r3, #1
 8000c18:	e7f6      	b.n	8000c08 <main+0x28>
	for (size_t i = 0; i < isize; ++i) ibuffer[i] = 0;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000c20:	d206      	bcs.n	8000c30 <main+0x50>
 8000c22:	4a1c      	ldr	r2, [pc, #112]	; (8000c94 <main+0xb4>)
 8000c24:	6812      	ldr	r2, [r2, #0]
 8000c26:	2100      	movs	r1, #0
 8000c28:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000c2c:	3301      	adds	r3, #1
 8000c2e:	e7f5      	b.n	8000c1c <main+0x3c>

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000c30:	f000 f8d8 	bl	8000de4 <HAL_Init>

	/* Configure the system clock */
	SystemClock_Config();
 8000c34:	f7ff fe18 	bl	8000868 <SystemClock_Config>

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000c38:	f7ff fc94 	bl	8000564 <MX_GPIO_Init>
	MX_DMA_Init();
 8000c3c:	f7ff fc68 	bl	8000510 <MX_DMA_Init>
	MX_I2S2_Init();
 8000c40:	f7ff fd6a 	bl	8000718 <MX_I2S2_Init>
	MX_USART2_UART_Init();
 8000c44:	f7ff fef4 	bl	8000a30 <MX_USART2_UART_Init>
	MX_CRC_Init();
 8000c48:	f7ff fc3a 	bl	80004c0 <MX_CRC_Init>
	MX_PDM2PCM_Init();
 8000c4c:	f002 f87a 	bl	8002d44 <MX_PDM2PCM_Init>

	HAL_Delay(1000);
 8000c50:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c54:	f000 f8f2 	bl	8000e3c <HAL_Delay>
	HAL_I2S_Receive_DMA(&hi2s2, ibuffer, isize);
 8000c58:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000c5c:	4b0d      	ldr	r3, [pc, #52]	; (8000c94 <main+0xb4>)
 8000c5e:	6819      	ldr	r1, [r3, #0]
 8000c60:	480e      	ldr	r0, [pc, #56]	; (8000c9c <main+0xbc>)
 8000c62:	f000 fda5 	bl	80017b0 <HAL_I2S_Receive_DMA>

	HAL_UART_Receive_IT(&huart2, &dummy, 1);
 8000c66:	2201      	movs	r2, #1
 8000c68:	490d      	ldr	r1, [pc, #52]	; (8000ca0 <main+0xc0>)
 8000c6a:	480e      	ldr	r0, [pc, #56]	; (8000ca4 <main+0xc4>)
 8000c6c:	f002 f84d 	bl	8002d0a <HAL_UART_Receive_IT>
 8000c70:	e009      	b.n	8000c86 <main+0xa6>

	while (1) if (doReq)
	{
		HAL_Delay(1000);
 8000c72:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c76:	f000 f8e1 	bl	8000e3c <HAL_Delay>

		doReq = 0;
 8000c7a:	4b0b      	ldr	r3, [pc, #44]	; (8000ca8 <main+0xc8>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	601a      	str	r2, [r3, #0]
		doSend = 4;
 8000c80:	4b0a      	ldr	r3, [pc, #40]	; (8000cac <main+0xcc>)
 8000c82:	2204      	movs	r2, #4
 8000c84:	601a      	str	r2, [r3, #0]
	while (1) if (doReq)
 8000c86:	4b08      	ldr	r3, [pc, #32]	; (8000ca8 <main+0xc8>)
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d0fb      	beq.n	8000c86 <main+0xa6>
 8000c8e:	e7f0      	b.n	8000c72 <main+0x92>
 8000c90:	e000ed00 	.word	0xe000ed00
 8000c94:	200004a4 	.word	0x200004a4
 8000c98:	200004a8 	.word	0x200004a8
 8000c9c:	20000520 	.word	0x20000520
 8000ca0:	200004a0 	.word	0x200004a0
 8000ca4:	20000628 	.word	0x20000628
 8000ca8:	20000498 	.word	0x20000498
 8000cac:	2000049c 	.word	0x2000049c

08000cb0 <HAL_I2S_RxHalfCpltCallback>:
	}
}

void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8000cb0:	b508      	push	{r3, lr}
	HAL_GPIO_TogglePin(GPIOD, LD3_Pin);
 8000cb2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000cb6:	480c      	ldr	r0, [pc, #48]	; (8000ce8 <HAL_I2S_RxHalfCpltCallback+0x38>)
 8000cb8:	f000 fca4 	bl	8001604 <HAL_GPIO_TogglePin>

	PDMToPCM(ibuffer, obuffer);
 8000cbc:	4b0b      	ldr	r3, [pc, #44]	; (8000cec <HAL_I2S_RxHalfCpltCallback+0x3c>)
 8000cbe:	6819      	ldr	r1, [r3, #0]
 8000cc0:	4b0b      	ldr	r3, [pc, #44]	; (8000cf0 <HAL_I2S_RxHalfCpltCallback+0x40>)
 8000cc2:	6818      	ldr	r0, [r3, #0]
 8000cc4:	f7ff ff76 	bl	8000bb4 <_Z8PDMToPCMPtS_>

	if (doSend)
 8000cc8:	4b0a      	ldr	r3, [pc, #40]	; (8000cf4 <HAL_I2S_RxHalfCpltCallback+0x44>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	b903      	cbnz	r3, 8000cd0 <HAL_I2S_RxHalfCpltCallback+0x20>
	{
		HAL_UART_Transmit_DMA(&huart2, (uint8_t*) obuffer, osize*2);
		--doSend;
	}
}
 8000cce:	bd08      	pop	{r3, pc}
		HAL_UART_Transmit_DMA(&huart2, (uint8_t*) obuffer, osize*2);
 8000cd0:	2280      	movs	r2, #128	; 0x80
 8000cd2:	4b06      	ldr	r3, [pc, #24]	; (8000cec <HAL_I2S_RxHalfCpltCallback+0x3c>)
 8000cd4:	6819      	ldr	r1, [r3, #0]
 8000cd6:	4808      	ldr	r0, [pc, #32]	; (8000cf8 <HAL_I2S_RxHalfCpltCallback+0x48>)
 8000cd8:	f001 fd8e 	bl	80027f8 <HAL_UART_Transmit_DMA>
		--doSend;
 8000cdc:	4a05      	ldr	r2, [pc, #20]	; (8000cf4 <HAL_I2S_RxHalfCpltCallback+0x44>)
 8000cde:	6813      	ldr	r3, [r2, #0]
 8000ce0:	3b01      	subs	r3, #1
 8000ce2:	6013      	str	r3, [r2, #0]
}
 8000ce4:	e7f3      	b.n	8000cce <HAL_I2S_RxHalfCpltCallback+0x1e>
 8000ce6:	bf00      	nop
 8000ce8:	40020c00 	.word	0x40020c00
 8000cec:	200004a8 	.word	0x200004a8
 8000cf0:	200004a4 	.word	0x200004a4
 8000cf4:	2000049c 	.word	0x2000049c
 8000cf8:	20000628 	.word	0x20000628

08000cfc <HAL_I2S_RxCpltCallback>:

void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8000cfc:	b508      	push	{r3, lr}
	HAL_GPIO_TogglePin(GPIOD, LD3_Pin);
 8000cfe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d02:	480d      	ldr	r0, [pc, #52]	; (8000d38 <HAL_I2S_RxCpltCallback+0x3c>)
 8000d04:	f000 fc7e 	bl	8001604 <HAL_GPIO_TogglePin>

	PDMToPCM(ibuffer + isize/2, obuffer);
 8000d08:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <HAL_I2S_RxCpltCallback+0x40>)
 8000d0a:	6818      	ldr	r0, [r3, #0]
 8000d0c:	4b0c      	ldr	r3, [pc, #48]	; (8000d40 <HAL_I2S_RxCpltCallback+0x44>)
 8000d0e:	6819      	ldr	r1, [r3, #0]
 8000d10:	f500 7000 	add.w	r0, r0, #512	; 0x200
 8000d14:	f7ff ff4e 	bl	8000bb4 <_Z8PDMToPCMPtS_>

	if (doSend)
 8000d18:	4b0a      	ldr	r3, [pc, #40]	; (8000d44 <HAL_I2S_RxCpltCallback+0x48>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	b903      	cbnz	r3, 8000d20 <HAL_I2S_RxCpltCallback+0x24>
	{
		HAL_UART_Transmit_DMA(&huart2, (uint8_t*) obuffer, osize*2);
		--doSend;
	}
}
 8000d1e:	bd08      	pop	{r3, pc}
		HAL_UART_Transmit_DMA(&huart2, (uint8_t*) obuffer, osize*2);
 8000d20:	2280      	movs	r2, #128	; 0x80
 8000d22:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <HAL_I2S_RxCpltCallback+0x44>)
 8000d24:	6819      	ldr	r1, [r3, #0]
 8000d26:	4808      	ldr	r0, [pc, #32]	; (8000d48 <HAL_I2S_RxCpltCallback+0x4c>)
 8000d28:	f001 fd66 	bl	80027f8 <HAL_UART_Transmit_DMA>
		--doSend;
 8000d2c:	4a05      	ldr	r2, [pc, #20]	; (8000d44 <HAL_I2S_RxCpltCallback+0x48>)
 8000d2e:	6813      	ldr	r3, [r2, #0]
 8000d30:	3b01      	subs	r3, #1
 8000d32:	6013      	str	r3, [r2, #0]
}
 8000d34:	e7f3      	b.n	8000d1e <HAL_I2S_RxCpltCallback+0x22>
 8000d36:	bf00      	nop
 8000d38:	40020c00 	.word	0x40020c00
 8000d3c:	200004a4 	.word	0x200004a4
 8000d40:	200004a8 	.word	0x200004a8
 8000d44:	2000049c 	.word	0x2000049c
 8000d48:	20000628 	.word	0x20000628

08000d4c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000d4c:	b510      	push	{r4, lr}
 8000d4e:	4604      	mov	r4, r0
	HAL_GPIO_TogglePin(GPIOD, LD4_Pin);
 8000d50:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d54:	4807      	ldr	r0, [pc, #28]	; (8000d74 <HAL_UART_RxCpltCallback+0x28>)
 8000d56:	f000 fc55 	bl	8001604 <HAL_GPIO_TogglePin>

	HAL_UART_Receive_IT(huart, &dummy, 1);
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	4906      	ldr	r1, [pc, #24]	; (8000d78 <HAL_UART_RxCpltCallback+0x2c>)
 8000d5e:	4620      	mov	r0, r4
 8000d60:	f001 ffd3 	bl	8002d0a <HAL_UART_Receive_IT>

	if (!doSend) doReq = 1;
 8000d64:	4b05      	ldr	r3, [pc, #20]	; (8000d7c <HAL_UART_RxCpltCallback+0x30>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	b913      	cbnz	r3, 8000d70 <HAL_UART_RxCpltCallback+0x24>
 8000d6a:	4b05      	ldr	r3, [pc, #20]	; (8000d80 <HAL_UART_RxCpltCallback+0x34>)
 8000d6c:	2201      	movs	r2, #1
 8000d6e:	601a      	str	r2, [r3, #0]
}
 8000d70:	bd10      	pop	{r4, pc}
 8000d72:	bf00      	nop
 8000d74:	40020c00 	.word	0x40020c00
 8000d78:	200004a0 	.word	0x200004a0
 8000d7c:	2000049c 	.word	0x2000049c
 8000d80:	20000498 	.word	0x20000498

08000d84 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8000d84:	b508      	push	{r3, lr}
	HAL_GPIO_TogglePin(GPIOD, LD4_Pin);
 8000d86:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d8a:	4802      	ldr	r0, [pc, #8]	; (8000d94 <HAL_UART_TxCpltCallback+0x10>)
 8000d8c:	f000 fc3a 	bl	8001604 <HAL_GPIO_TogglePin>
}
 8000d90:	bd08      	pop	{r3, pc}
 8000d92:	bf00      	nop
 8000d94:	40020c00 	.word	0x40020c00

08000d98 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d98:	b510      	push	{r4, lr}
 8000d9a:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d9c:	4b0e      	ldr	r3, [pc, #56]	; (8000dd8 <HAL_InitTick+0x40>)
 8000d9e:	7818      	ldrb	r0, [r3, #0]
 8000da0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000da4:	fbb3 f3f0 	udiv	r3, r3, r0
 8000da8:	4a0c      	ldr	r2, [pc, #48]	; (8000ddc <HAL_InitTick+0x44>)
 8000daa:	6810      	ldr	r0, [r2, #0]
 8000dac:	fbb0 f0f3 	udiv	r0, r0, r3
 8000db0:	f000 f8ac 	bl	8000f0c <HAL_SYSTICK_Config>
 8000db4:	b968      	cbnz	r0, 8000dd2 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000db6:	2c0f      	cmp	r4, #15
 8000db8:	d901      	bls.n	8000dbe <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8000dba:	2001      	movs	r0, #1
 8000dbc:	e00a      	b.n	8000dd4 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	4621      	mov	r1, r4
 8000dc2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000dc6:	f000 f85f 	bl	8000e88 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000dca:	4b05      	ldr	r3, [pc, #20]	; (8000de0 <HAL_InitTick+0x48>)
 8000dcc:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8000dce:	2000      	movs	r0, #0
 8000dd0:	e000      	b.n	8000dd4 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8000dd2:	2001      	movs	r0, #1
}
 8000dd4:	bd10      	pop	{r4, pc}
 8000dd6:	bf00      	nop
 8000dd8:	20000404 	.word	0x20000404
 8000ddc:	20000400 	.word	0x20000400
 8000de0:	20000408 	.word	0x20000408

08000de4 <HAL_Init>:
{
 8000de4:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000de6:	4b0b      	ldr	r3, [pc, #44]	; (8000e14 <HAL_Init+0x30>)
 8000de8:	681a      	ldr	r2, [r3, #0]
 8000dea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000dee:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000df0:	681a      	ldr	r2, [r3, #0]
 8000df2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000df6:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000df8:	681a      	ldr	r2, [r3, #0]
 8000dfa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000dfe:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e00:	2003      	movs	r0, #3
 8000e02:	f000 f82f 	bl	8000e64 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e06:	2000      	movs	r0, #0
 8000e08:	f7ff ffc6 	bl	8000d98 <HAL_InitTick>
  HAL_MspInit();
 8000e0c:	f7ff fd82 	bl	8000914 <HAL_MspInit>
}
 8000e10:	2000      	movs	r0, #0
 8000e12:	bd08      	pop	{r3, pc}
 8000e14:	40023c00 	.word	0x40023c00

08000e18 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000e18:	4a03      	ldr	r2, [pc, #12]	; (8000e28 <HAL_IncTick+0x10>)
 8000e1a:	6811      	ldr	r1, [r2, #0]
 8000e1c:	4b03      	ldr	r3, [pc, #12]	; (8000e2c <HAL_IncTick+0x14>)
 8000e1e:	781b      	ldrb	r3, [r3, #0]
 8000e20:	440b      	add	r3, r1
 8000e22:	6013      	str	r3, [r2, #0]
}
 8000e24:	4770      	bx	lr
 8000e26:	bf00      	nop
 8000e28:	2000066c 	.word	0x2000066c
 8000e2c:	20000404 	.word	0x20000404

08000e30 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000e30:	4b01      	ldr	r3, [pc, #4]	; (8000e38 <HAL_GetTick+0x8>)
 8000e32:	6818      	ldr	r0, [r3, #0]
}
 8000e34:	4770      	bx	lr
 8000e36:	bf00      	nop
 8000e38:	2000066c 	.word	0x2000066c

08000e3c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e3c:	b538      	push	{r3, r4, r5, lr}
 8000e3e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000e40:	f7ff fff6 	bl	8000e30 <HAL_GetTick>
 8000e44:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e46:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 8000e4a:	d002      	beq.n	8000e52 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e4c:	4b04      	ldr	r3, [pc, #16]	; (8000e60 <HAL_Delay+0x24>)
 8000e4e:	781b      	ldrb	r3, [r3, #0]
 8000e50:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000e52:	f7ff ffed 	bl	8000e30 <HAL_GetTick>
 8000e56:	1b40      	subs	r0, r0, r5
 8000e58:	42a0      	cmp	r0, r4
 8000e5a:	d3fa      	bcc.n	8000e52 <HAL_Delay+0x16>
  {
  }
}
 8000e5c:	bd38      	pop	{r3, r4, r5, pc}
 8000e5e:	bf00      	nop
 8000e60:	20000404 	.word	0x20000404

08000e64 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e64:	4a07      	ldr	r2, [pc, #28]	; (8000e84 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000e66:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e68:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000e6c:	041b      	lsls	r3, r3, #16
 8000e6e:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e70:	0200      	lsls	r0, r0, #8
 8000e72:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e76:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8000e78:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8000e80:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000e82:	4770      	bx	lr
 8000e84:	e000ed00 	.word	0xe000ed00

08000e88 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e88:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e8a:	4b17      	ldr	r3, [pc, #92]	; (8000ee8 <HAL_NVIC_SetPriority+0x60>)
 8000e8c:	68db      	ldr	r3, [r3, #12]
 8000e8e:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e92:	f1c3 0407 	rsb	r4, r3, #7
 8000e96:	2c04      	cmp	r4, #4
 8000e98:	bf28      	it	cs
 8000e9a:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e9c:	1d1d      	adds	r5, r3, #4
 8000e9e:	2d06      	cmp	r5, #6
 8000ea0:	d918      	bls.n	8000ed4 <HAL_NVIC_SetPriority+0x4c>
 8000ea2:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ea4:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8000ea8:	fa05 f404 	lsl.w	r4, r5, r4
 8000eac:	ea21 0104 	bic.w	r1, r1, r4
 8000eb0:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000eb2:	fa05 f303 	lsl.w	r3, r5, r3
 8000eb6:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000eba:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8000ebc:	2800      	cmp	r0, #0
 8000ebe:	db0b      	blt.n	8000ed8 <HAL_NVIC_SetPriority+0x50>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ec0:	0109      	lsls	r1, r1, #4
 8000ec2:	b2c9      	uxtb	r1, r1
 8000ec4:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8000ec8:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8000ecc:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000ed0:	bc30      	pop	{r4, r5}
 8000ed2:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	e7e5      	b.n	8000ea4 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ed8:	f000 000f 	and.w	r0, r0, #15
 8000edc:	0109      	lsls	r1, r1, #4
 8000ede:	b2c9      	uxtb	r1, r1
 8000ee0:	4b02      	ldr	r3, [pc, #8]	; (8000eec <HAL_NVIC_SetPriority+0x64>)
 8000ee2:	5419      	strb	r1, [r3, r0]
 8000ee4:	e7f4      	b.n	8000ed0 <HAL_NVIC_SetPriority+0x48>
 8000ee6:	bf00      	nop
 8000ee8:	e000ed00 	.word	0xe000ed00
 8000eec:	e000ed14 	.word	0xe000ed14

08000ef0 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000ef0:	2800      	cmp	r0, #0
 8000ef2:	db07      	blt.n	8000f04 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ef4:	f000 021f 	and.w	r2, r0, #31
 8000ef8:	0940      	lsrs	r0, r0, #5
 8000efa:	2301      	movs	r3, #1
 8000efc:	4093      	lsls	r3, r2
 8000efe:	4a02      	ldr	r2, [pc, #8]	; (8000f08 <HAL_NVIC_EnableIRQ+0x18>)
 8000f00:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000f04:	4770      	bx	lr
 8000f06:	bf00      	nop
 8000f08:	e000e100 	.word	0xe000e100

08000f0c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f0c:	3801      	subs	r0, #1
 8000f0e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000f12:	d20a      	bcs.n	8000f2a <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f14:	4b06      	ldr	r3, [pc, #24]	; (8000f30 <HAL_SYSTICK_Config+0x24>)
 8000f16:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f18:	4a06      	ldr	r2, [pc, #24]	; (8000f34 <HAL_SYSTICK_Config+0x28>)
 8000f1a:	21f0      	movs	r1, #240	; 0xf0
 8000f1c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f20:	2000      	movs	r0, #0
 8000f22:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f24:	2207      	movs	r2, #7
 8000f26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f28:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000f2a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000f2c:	4770      	bx	lr
 8000f2e:	bf00      	nop
 8000f30:	e000e010 	.word	0xe000e010
 8000f34:	e000ed00 	.word	0xe000ed00

08000f38 <HAL_CRC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8000f38:	b158      	cbz	r0, 8000f52 <HAL_CRC_Init+0x1a>
{
 8000f3a:	b510      	push	{r4, lr}
 8000f3c:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8000f3e:	7943      	ldrb	r3, [r0, #5]
 8000f40:	b11b      	cbz	r3, 8000f4a <HAL_CRC_Init+0x12>
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8000f42:	2301      	movs	r3, #1
 8000f44:	7163      	strb	r3, [r4, #5]

  /* Return function status */
  return HAL_OK;
 8000f46:	2000      	movs	r0, #0
}
 8000f48:	bd10      	pop	{r4, pc}
    hcrc->Lock = HAL_UNLOCKED;
 8000f4a:	7103      	strb	r3, [r0, #4]
    HAL_CRC_MspInit(hcrc);
 8000f4c:	f7ff fac8 	bl	80004e0 <HAL_CRC_MspInit>
 8000f50:	e7f7      	b.n	8000f42 <HAL_CRC_Init+0xa>
    return HAL_ERROR;
 8000f52:	2001      	movs	r0, #1
}
 8000f54:	4770      	bx	lr

08000f56 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000f56:	b430      	push	{r4, r5}
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8000f58:	6805      	ldr	r5, [r0, #0]
 8000f5a:	682c      	ldr	r4, [r5, #0]
 8000f5c:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
 8000f60:	602c      	str	r4, [r5, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8000f62:	6804      	ldr	r4, [r0, #0]
 8000f64:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000f66:	6883      	ldr	r3, [r0, #8]
 8000f68:	2b40      	cmp	r3, #64	; 0x40
 8000f6a:	d005      	beq.n	8000f78 <DMA_SetConfig+0x22>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Stream source address */
    hdma->Instance->PAR = SrcAddress;
 8000f6c:	6803      	ldr	r3, [r0, #0]
 8000f6e:	6099      	str	r1, [r3, #8]

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
 8000f70:	6803      	ldr	r3, [r0, #0]
 8000f72:	60da      	str	r2, [r3, #12]
  }
}
 8000f74:	bc30      	pop	{r4, r5}
 8000f76:	4770      	bx	lr
    hdma->Instance->PAR = DstAddress;
 8000f78:	6803      	ldr	r3, [r0, #0]
 8000f7a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = SrcAddress;
 8000f7c:	6803      	ldr	r3, [r0, #0]
 8000f7e:	60d9      	str	r1, [r3, #12]
 8000f80:	e7f8      	b.n	8000f74 <DMA_SetConfig+0x1e>
	...

08000f84 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8000f84:	b410      	push	{r4}
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8000f86:	6803      	ldr	r3, [r0, #0]
 8000f88:	b2d9      	uxtb	r1, r3
 8000f8a:	3910      	subs	r1, #16
 8000f8c:	4a0c      	ldr	r2, [pc, #48]	; (8000fc0 <DMA_CalcBaseAndBitshift+0x3c>)
 8000f8e:	fba2 4201 	umull	r4, r2, r2, r1
 8000f92:	0912      	lsrs	r2, r2, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8000f94:	4c0b      	ldr	r4, [pc, #44]	; (8000fc4 <DMA_CalcBaseAndBitshift+0x40>)
 8000f96:	5ca2      	ldrb	r2, [r4, r2]
 8000f98:	65c2      	str	r2, [r0, #92]	; 0x5c
  
  if (stream_number > 3U)
 8000f9a:	295f      	cmp	r1, #95	; 0x5f
 8000f9c:	d909      	bls.n	8000fb2 <DMA_CalcBaseAndBitshift+0x2e>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8000f9e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8000fa2:	f023 0303 	bic.w	r3, r3, #3
 8000fa6:	3304      	adds	r3, #4
 8000fa8:	6583      	str	r3, [r0, #88]	; 0x58
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
  }
  
  return hdma->StreamBaseAddress;
}
 8000faa:	6d80      	ldr	r0, [r0, #88]	; 0x58
 8000fac:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000fb0:	4770      	bx	lr
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8000fb2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8000fb6:	f023 0303 	bic.w	r3, r3, #3
 8000fba:	6583      	str	r3, [r0, #88]	; 0x58
 8000fbc:	e7f5      	b.n	8000faa <DMA_CalcBaseAndBitshift+0x26>
 8000fbe:	bf00      	nop
 8000fc0:	aaaaaaab 	.word	0xaaaaaaab
 8000fc4:	0800573c 	.word	0x0800573c

08000fc8 <DMA_CheckFifoParam>:
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8000fc8:	6a83      	ldr	r3, [r0, #40]	; 0x28
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8000fca:	6982      	ldr	r2, [r0, #24]
 8000fcc:	b992      	cbnz	r2, 8000ff4 <DMA_CheckFifoParam+0x2c>
  {
    switch (tmp)
 8000fce:	2b01      	cmp	r3, #1
 8000fd0:	d00a      	beq.n	8000fe8 <DMA_CheckFifoParam+0x20>
 8000fd2:	2b02      	cmp	r3, #2
 8000fd4:	d002      	beq.n	8000fdc <DMA_CheckFifoParam+0x14>
 8000fd6:	b10b      	cbz	r3, 8000fdc <DMA_CheckFifoParam+0x14>
 8000fd8:	2000      	movs	r0, #0
 8000fda:	4770      	bx	lr
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8000fdc:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8000fde:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8000fe2:	d128      	bne.n	8001036 <DMA_CheckFifoParam+0x6e>
  HAL_StatusTypeDef status = HAL_OK;
 8000fe4:	2000      	movs	r0, #0
 8000fe6:	4770      	bx	lr
      {
        status = HAL_ERROR;
      }
      break;
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8000fe8:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8000fea:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8000fee:	d024      	beq.n	800103a <DMA_CheckFifoParam+0x72>
  HAL_StatusTypeDef status = HAL_OK;
 8000ff0:	2000      	movs	r0, #0
 8000ff2:	4770      	bx	lr
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8000ff4:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8000ff8:	d009      	beq.n	800100e <DMA_CheckFifoParam+0x46>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8000ffa:	2b02      	cmp	r3, #2
 8000ffc:	d925      	bls.n	800104a <DMA_CheckFifoParam+0x82>
 8000ffe:	2b03      	cmp	r3, #3
 8001000:	d125      	bne.n	800104e <DMA_CheckFifoParam+0x86>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001002:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8001004:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8001008:	d123      	bne.n	8001052 <DMA_CheckFifoParam+0x8a>
  HAL_StatusTypeDef status = HAL_OK;
 800100a:	2000      	movs	r0, #0
 800100c:	4770      	bx	lr
    switch (tmp)
 800100e:	2b03      	cmp	r3, #3
 8001010:	d803      	bhi.n	800101a <DMA_CheckFifoParam+0x52>
 8001012:	e8df f003 	tbb	[pc, r3]
 8001016:	0414      	.short	0x0414
 8001018:	0a14      	.short	0x0a14
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800101a:	2000      	movs	r0, #0
 800101c:	4770      	bx	lr
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800101e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8001020:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8001024:	d10d      	bne.n	8001042 <DMA_CheckFifoParam+0x7a>
  HAL_StatusTypeDef status = HAL_OK;
 8001026:	2000      	movs	r0, #0
 8001028:	4770      	bx	lr
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800102a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800102c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001030:	d009      	beq.n	8001046 <DMA_CheckFifoParam+0x7e>
  HAL_StatusTypeDef status = HAL_OK;
 8001032:	2000      	movs	r0, #0
 8001034:	4770      	bx	lr
        status = HAL_ERROR;
 8001036:	2001      	movs	r0, #1
 8001038:	4770      	bx	lr
        status = HAL_ERROR;
 800103a:	2001      	movs	r0, #1
 800103c:	4770      	bx	lr
      status = HAL_ERROR;
 800103e:	2001      	movs	r0, #1
 8001040:	4770      	bx	lr
        status = HAL_ERROR;
 8001042:	2001      	movs	r0, #1
 8001044:	4770      	bx	lr
        status = HAL_ERROR;
 8001046:	2001      	movs	r0, #1
 8001048:	4770      	bx	lr
      status = HAL_ERROR;
 800104a:	2001      	movs	r0, #1
 800104c:	4770      	bx	lr
    switch (tmp)
 800104e:	2000      	movs	r0, #0
 8001050:	4770      	bx	lr
      {
        status = HAL_ERROR;
 8001052:	2001      	movs	r0, #1
      break;
    }
  } 
  
  return status; 
}
 8001054:	4770      	bx	lr
	...

08001058 <HAL_DMA_Init>:
{
 8001058:	b570      	push	{r4, r5, r6, lr}
 800105a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800105c:	f7ff fee8 	bl	8000e30 <HAL_GetTick>
  if(hdma == NULL)
 8001060:	2c00      	cmp	r4, #0
 8001062:	d05b      	beq.n	800111c <HAL_DMA_Init+0xc4>
 8001064:	4605      	mov	r5, r0
  hdma->State = HAL_DMA_STATE_BUSY;
 8001066:	2302      	movs	r3, #2
 8001068:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_UNLOCK(hdma);
 800106c:	2300      	movs	r3, #0
 800106e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 8001072:	6822      	ldr	r2, [r4, #0]
 8001074:	6813      	ldr	r3, [r2, #0]
 8001076:	f023 0301 	bic.w	r3, r3, #1
 800107a:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800107c:	6823      	ldr	r3, [r4, #0]
 800107e:	681a      	ldr	r2, [r3, #0]
 8001080:	f012 0f01 	tst.w	r2, #1
 8001084:	d00a      	beq.n	800109c <HAL_DMA_Init+0x44>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001086:	f7ff fed3 	bl	8000e30 <HAL_GetTick>
 800108a:	1b43      	subs	r3, r0, r5
 800108c:	2b05      	cmp	r3, #5
 800108e:	d9f5      	bls.n	800107c <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001090:	2320      	movs	r3, #32
 8001092:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001094:	2003      	movs	r0, #3
 8001096:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 800109a:	bd70      	pop	{r4, r5, r6, pc}
  tmp = hdma->Instance->CR;
 800109c:	681a      	ldr	r2, [r3, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800109e:	4820      	ldr	r0, [pc, #128]	; (8001120 <HAL_DMA_Init+0xc8>)
 80010a0:	4010      	ands	r0, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80010a2:	6861      	ldr	r1, [r4, #4]
 80010a4:	68a2      	ldr	r2, [r4, #8]
 80010a6:	430a      	orrs	r2, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80010a8:	68e1      	ldr	r1, [r4, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80010aa:	430a      	orrs	r2, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80010ac:	6921      	ldr	r1, [r4, #16]
 80010ae:	430a      	orrs	r2, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80010b0:	6961      	ldr	r1, [r4, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80010b2:	430a      	orrs	r2, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80010b4:	69a1      	ldr	r1, [r4, #24]
 80010b6:	430a      	orrs	r2, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 80010b8:	69e1      	ldr	r1, [r4, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80010ba:	430a      	orrs	r2, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 80010bc:	6a21      	ldr	r1, [r4, #32]
 80010be:	430a      	orrs	r2, r1
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80010c0:	4302      	orrs	r2, r0
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80010c2:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80010c4:	2904      	cmp	r1, #4
 80010c6:	d01e      	beq.n	8001106 <HAL_DMA_Init+0xae>
  hdma->Instance->CR = tmp;  
 80010c8:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 80010ca:	6826      	ldr	r6, [r4, #0]
 80010cc:	6975      	ldr	r5, [r6, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80010ce:	f025 0507 	bic.w	r5, r5, #7
  tmp |= hdma->Init.FIFOMode;
 80010d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80010d4:	431d      	orrs	r5, r3
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80010d6:	2b04      	cmp	r3, #4
 80010d8:	d107      	bne.n	80010ea <HAL_DMA_Init+0x92>
    tmp |= hdma->Init.FIFOThreshold;
 80010da:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80010dc:	431d      	orrs	r5, r3
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80010de:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80010e0:	b11b      	cbz	r3, 80010ea <HAL_DMA_Init+0x92>
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80010e2:	4620      	mov	r0, r4
 80010e4:	f7ff ff70 	bl	8000fc8 <DMA_CheckFifoParam>
 80010e8:	b990      	cbnz	r0, 8001110 <HAL_DMA_Init+0xb8>
  hdma->Instance->FCR = tmp;
 80010ea:	6175      	str	r5, [r6, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80010ec:	4620      	mov	r0, r4
 80010ee:	f7ff ff49 	bl	8000f84 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80010f2:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80010f4:	233f      	movs	r3, #63	; 0x3f
 80010f6:	4093      	lsls	r3, r2
 80010f8:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80010fa:	2000      	movs	r0, #0
 80010fc:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 80010fe:	2301      	movs	r3, #1
 8001100:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8001104:	e7c9      	b.n	800109a <HAL_DMA_Init+0x42>
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001106:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001108:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800110a:	4301      	orrs	r1, r0
 800110c:	430a      	orrs	r2, r1
 800110e:	e7db      	b.n	80010c8 <HAL_DMA_Init+0x70>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001110:	2340      	movs	r3, #64	; 0x40
 8001112:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8001114:	2001      	movs	r0, #1
 8001116:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
        return HAL_ERROR; 
 800111a:	e7be      	b.n	800109a <HAL_DMA_Init+0x42>
    return HAL_ERROR;
 800111c:	2001      	movs	r0, #1
 800111e:	e7bc      	b.n	800109a <HAL_DMA_Init+0x42>
 8001120:	f010803f 	.word	0xf010803f

08001124 <HAL_DMA_Start_IT>:
{
 8001124:	b538      	push	{r3, r4, r5, lr}
 8001126:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001128:	6d85      	ldr	r5, [r0, #88]	; 0x58
  __HAL_LOCK(hdma);
 800112a:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 800112e:	2801      	cmp	r0, #1
 8001130:	d02b      	beq.n	800118a <HAL_DMA_Start_IT+0x66>
 8001132:	2001      	movs	r0, #1
 8001134:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8001138:	f894 0035 	ldrb.w	r0, [r4, #53]	; 0x35
 800113c:	b2c0      	uxtb	r0, r0
 800113e:	2801      	cmp	r0, #1
 8001140:	d004      	beq.n	800114c <HAL_DMA_Start_IT+0x28>
    __HAL_UNLOCK(hdma);	  
 8001142:	2300      	movs	r3, #0
 8001144:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    status = HAL_BUSY;
 8001148:	2002      	movs	r0, #2
}
 800114a:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 800114c:	2002      	movs	r0, #2
 800114e:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001152:	2000      	movs	r0, #0
 8001154:	6560      	str	r0, [r4, #84]	; 0x54
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001156:	4620      	mov	r0, r4
 8001158:	f7ff fefd 	bl	8000f56 <DMA_SetConfig>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800115c:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800115e:	233f      	movs	r3, #63	; 0x3f
 8001160:	4093      	lsls	r3, r2
 8001162:	60ab      	str	r3, [r5, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001164:	6822      	ldr	r2, [r4, #0]
 8001166:	6813      	ldr	r3, [r2, #0]
 8001168:	f043 0316 	orr.w	r3, r3, #22
 800116c:	6013      	str	r3, [r2, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 800116e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001170:	b123      	cbz	r3, 800117c <HAL_DMA_Start_IT+0x58>
      hdma->Instance->CR  |= DMA_IT_HT;
 8001172:	6822      	ldr	r2, [r4, #0]
 8001174:	6813      	ldr	r3, [r2, #0]
 8001176:	f043 0308 	orr.w	r3, r3, #8
 800117a:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 800117c:	6822      	ldr	r2, [r4, #0]
 800117e:	6813      	ldr	r3, [r2, #0]
 8001180:	f043 0301 	orr.w	r3, r3, #1
 8001184:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001186:	2000      	movs	r0, #0
 8001188:	e7df      	b.n	800114a <HAL_DMA_Start_IT+0x26>
  __HAL_LOCK(hdma);
 800118a:	2002      	movs	r0, #2
 800118c:	e7dd      	b.n	800114a <HAL_DMA_Start_IT+0x26>

0800118e <HAL_DMA_Abort>:
{
 800118e:	b570      	push	{r4, r5, r6, lr}
 8001190:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001192:	6d86      	ldr	r6, [r0, #88]	; 0x58
  uint32_t tickstart = HAL_GetTick();
 8001194:	f7ff fe4c 	bl	8000e30 <HAL_GetTick>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001198:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 800119c:	b2db      	uxtb	r3, r3
 800119e:	2b02      	cmp	r3, #2
 80011a0:	d006      	beq.n	80011b0 <HAL_DMA_Abort+0x22>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80011a2:	2380      	movs	r3, #128	; 0x80
 80011a4:	6563      	str	r3, [r4, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 80011a6:	2300      	movs	r3, #0
 80011a8:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return HAL_ERROR;
 80011ac:	2001      	movs	r0, #1
}
 80011ae:	bd70      	pop	{r4, r5, r6, pc}
 80011b0:	4605      	mov	r5, r0
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80011b2:	6822      	ldr	r2, [r4, #0]
 80011b4:	6813      	ldr	r3, [r2, #0]
 80011b6:	f023 0316 	bic.w	r3, r3, #22
 80011ba:	6013      	str	r3, [r2, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80011bc:	6822      	ldr	r2, [r4, #0]
 80011be:	6953      	ldr	r3, [r2, #20]
 80011c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80011c4:	6153      	str	r3, [r2, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80011c6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80011c8:	b1e3      	cbz	r3, 8001204 <HAL_DMA_Abort+0x76>
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80011ca:	6822      	ldr	r2, [r4, #0]
 80011cc:	6813      	ldr	r3, [r2, #0]
 80011ce:	f023 0308 	bic.w	r3, r3, #8
 80011d2:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80011d4:	6822      	ldr	r2, [r4, #0]
 80011d6:	6813      	ldr	r3, [r2, #0]
 80011d8:	f023 0301 	bic.w	r3, r3, #1
 80011dc:	6013      	str	r3, [r2, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80011de:	6823      	ldr	r3, [r4, #0]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	f013 0f01 	tst.w	r3, #1
 80011e6:	d011      	beq.n	800120c <HAL_DMA_Abort+0x7e>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80011e8:	f7ff fe22 	bl	8000e30 <HAL_GetTick>
 80011ec:	1b43      	subs	r3, r0, r5
 80011ee:	2b05      	cmp	r3, #5
 80011f0:	d9f5      	bls.n	80011de <HAL_DMA_Abort+0x50>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80011f2:	2320      	movs	r3, #32
 80011f4:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80011f6:	2003      	movs	r0, #3
 80011f8:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 80011fc:	2300      	movs	r3, #0
 80011fe:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        return HAL_TIMEOUT;
 8001202:	e7d4      	b.n	80011ae <HAL_DMA_Abort+0x20>
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001204:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8001206:	2b00      	cmp	r3, #0
 8001208:	d1df      	bne.n	80011ca <HAL_DMA_Abort+0x3c>
 800120a:	e7e3      	b.n	80011d4 <HAL_DMA_Abort+0x46>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800120c:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800120e:	233f      	movs	r3, #63	; 0x3f
 8001210:	4093      	lsls	r3, r2
 8001212:	60b3      	str	r3, [r6, #8]
    hdma->State = HAL_DMA_STATE_READY;
 8001214:	2301      	movs	r3, #1
 8001216:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    __HAL_UNLOCK(hdma);
 800121a:	2000      	movs	r0, #0
 800121c:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
  return HAL_OK;
 8001220:	e7c5      	b.n	80011ae <HAL_DMA_Abort+0x20>

08001222 <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001222:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8001226:	b2db      	uxtb	r3, r3
 8001228:	2b02      	cmp	r3, #2
 800122a:	d003      	beq.n	8001234 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800122c:	2380      	movs	r3, #128	; 0x80
 800122e:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8001230:	2001      	movs	r0, #1
 8001232:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_ABORT;
 8001234:	2305      	movs	r3, #5
 8001236:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 800123a:	6802      	ldr	r2, [r0, #0]
 800123c:	6813      	ldr	r3, [r2, #0]
 800123e:	f023 0301 	bic.w	r3, r3, #1
 8001242:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8001244:	2000      	movs	r0, #0
}
 8001246:	4770      	bx	lr

08001248 <HAL_DMA_IRQHandler>:
{
 8001248:	b5f0      	push	{r4, r5, r6, r7, lr}
 800124a:	b083      	sub	sp, #12
 800124c:	4604      	mov	r4, r0
  __IO uint32_t count = 0U;
 800124e:	2300      	movs	r3, #0
 8001250:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001252:	4b72      	ldr	r3, [pc, #456]	; (800141c <HAL_DMA_IRQHandler+0x1d4>)
 8001254:	681d      	ldr	r5, [r3, #0]
 8001256:	4b72      	ldr	r3, [pc, #456]	; (8001420 <HAL_DMA_IRQHandler+0x1d8>)
 8001258:	fba3 3505 	umull	r3, r5, r3, r5
 800125c:	0aad      	lsrs	r5, r5, #10
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800125e:	6d87      	ldr	r7, [r0, #88]	; 0x58
  tmpisr = regs->ISR;
 8001260:	683e      	ldr	r6, [r7, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001262:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8001264:	2308      	movs	r3, #8
 8001266:	4093      	lsls	r3, r2
 8001268:	4233      	tst	r3, r6
 800126a:	d010      	beq.n	800128e <HAL_DMA_IRQHandler+0x46>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800126c:	6803      	ldr	r3, [r0, #0]
 800126e:	681a      	ldr	r2, [r3, #0]
 8001270:	f012 0f04 	tst.w	r2, #4
 8001274:	d00b      	beq.n	800128e <HAL_DMA_IRQHandler+0x46>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001276:	681a      	ldr	r2, [r3, #0]
 8001278:	f022 0204 	bic.w	r2, r2, #4
 800127c:	601a      	str	r2, [r3, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800127e:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8001280:	2308      	movs	r3, #8
 8001282:	4093      	lsls	r3, r2
 8001284:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001286:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8001288:	f043 0301 	orr.w	r3, r3, #1
 800128c:	6543      	str	r3, [r0, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800128e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001290:	2301      	movs	r3, #1
 8001292:	4093      	lsls	r3, r2
 8001294:	4233      	tst	r3, r6
 8001296:	d009      	beq.n	80012ac <HAL_DMA_IRQHandler+0x64>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001298:	6822      	ldr	r2, [r4, #0]
 800129a:	6952      	ldr	r2, [r2, #20]
 800129c:	f012 0f80 	tst.w	r2, #128	; 0x80
 80012a0:	d004      	beq.n	80012ac <HAL_DMA_IRQHandler+0x64>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80012a2:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80012a4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80012a6:	f043 0302 	orr.w	r3, r3, #2
 80012aa:	6563      	str	r3, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80012ac:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80012ae:	2304      	movs	r3, #4
 80012b0:	4093      	lsls	r3, r2
 80012b2:	4233      	tst	r3, r6
 80012b4:	d009      	beq.n	80012ca <HAL_DMA_IRQHandler+0x82>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80012b6:	6822      	ldr	r2, [r4, #0]
 80012b8:	6812      	ldr	r2, [r2, #0]
 80012ba:	f012 0f02 	tst.w	r2, #2
 80012be:	d004      	beq.n	80012ca <HAL_DMA_IRQHandler+0x82>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80012c0:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80012c2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80012c4:	f043 0304 	orr.w	r3, r3, #4
 80012c8:	6563      	str	r3, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80012ca:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80012cc:	2310      	movs	r3, #16
 80012ce:	4093      	lsls	r3, r2
 80012d0:	4233      	tst	r3, r6
 80012d2:	d024      	beq.n	800131e <HAL_DMA_IRQHandler+0xd6>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80012d4:	6822      	ldr	r2, [r4, #0]
 80012d6:	6812      	ldr	r2, [r2, #0]
 80012d8:	f012 0f08 	tst.w	r2, #8
 80012dc:	d01f      	beq.n	800131e <HAL_DMA_IRQHandler+0xd6>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80012de:	60bb      	str	r3, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80012e0:	6823      	ldr	r3, [r4, #0]
 80012e2:	681a      	ldr	r2, [r3, #0]
 80012e4:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 80012e8:	d00d      	beq.n	8001306 <HAL_DMA_IRQHandler+0xbe>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 80012f0:	d104      	bne.n	80012fc <HAL_DMA_IRQHandler+0xb4>
          if(hdma->XferHalfCpltCallback != NULL)
 80012f2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80012f4:	b19b      	cbz	r3, 800131e <HAL_DMA_IRQHandler+0xd6>
            hdma->XferHalfCpltCallback(hdma);
 80012f6:	4620      	mov	r0, r4
 80012f8:	4798      	blx	r3
 80012fa:	e010      	b.n	800131e <HAL_DMA_IRQHandler+0xd6>
          if(hdma->XferM1HalfCpltCallback != NULL)
 80012fc:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80012fe:	b173      	cbz	r3, 800131e <HAL_DMA_IRQHandler+0xd6>
            hdma->XferM1HalfCpltCallback(hdma);
 8001300:	4620      	mov	r0, r4
 8001302:	4798      	blx	r3
 8001304:	e00b      	b.n	800131e <HAL_DMA_IRQHandler+0xd6>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001306:	681a      	ldr	r2, [r3, #0]
 8001308:	f412 7f80 	tst.w	r2, #256	; 0x100
 800130c:	d103      	bne.n	8001316 <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800130e:	681a      	ldr	r2, [r3, #0]
 8001310:	f022 0208 	bic.w	r2, r2, #8
 8001314:	601a      	str	r2, [r3, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 8001316:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001318:	b10b      	cbz	r3, 800131e <HAL_DMA_IRQHandler+0xd6>
          hdma->XferHalfCpltCallback(hdma);
 800131a:	4620      	mov	r0, r4
 800131c:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800131e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001320:	2320      	movs	r3, #32
 8001322:	4093      	lsls	r3, r2
 8001324:	4233      	tst	r3, r6
 8001326:	d055      	beq.n	80013d4 <HAL_DMA_IRQHandler+0x18c>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001328:	6822      	ldr	r2, [r4, #0]
 800132a:	6812      	ldr	r2, [r2, #0]
 800132c:	f012 0f10 	tst.w	r2, #16
 8001330:	d050      	beq.n	80013d4 <HAL_DMA_IRQHandler+0x18c>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001332:	60bb      	str	r3, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001334:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8001338:	b2db      	uxtb	r3, r3
 800133a:	2b05      	cmp	r3, #5
 800133c:	d00e      	beq.n	800135c <HAL_DMA_IRQHandler+0x114>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800133e:	6823      	ldr	r3, [r4, #0]
 8001340:	681a      	ldr	r2, [r3, #0]
 8001342:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 8001346:	d033      	beq.n	80013b0 <HAL_DMA_IRQHandler+0x168>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 800134e:	d12a      	bne.n	80013a6 <HAL_DMA_IRQHandler+0x15e>
          if(hdma->XferM1CpltCallback != NULL)
 8001350:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001352:	2b00      	cmp	r3, #0
 8001354:	d03e      	beq.n	80013d4 <HAL_DMA_IRQHandler+0x18c>
            hdma->XferM1CpltCallback(hdma);
 8001356:	4620      	mov	r0, r4
 8001358:	4798      	blx	r3
 800135a:	e03b      	b.n	80013d4 <HAL_DMA_IRQHandler+0x18c>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800135c:	6822      	ldr	r2, [r4, #0]
 800135e:	6813      	ldr	r3, [r2, #0]
 8001360:	f023 0316 	bic.w	r3, r3, #22
 8001364:	6013      	str	r3, [r2, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001366:	6822      	ldr	r2, [r4, #0]
 8001368:	6953      	ldr	r3, [r2, #20]
 800136a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800136e:	6153      	str	r3, [r2, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001370:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001372:	b1a3      	cbz	r3, 800139e <HAL_DMA_IRQHandler+0x156>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001374:	6822      	ldr	r2, [r4, #0]
 8001376:	6813      	ldr	r3, [r2, #0]
 8001378:	f023 0308 	bic.w	r3, r3, #8
 800137c:	6013      	str	r3, [r2, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800137e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001380:	233f      	movs	r3, #63	; 0x3f
 8001382:	4093      	lsls	r3, r2
 8001384:	60bb      	str	r3, [r7, #8]
        hdma->State = HAL_DMA_STATE_READY;
 8001386:	2301      	movs	r3, #1
 8001388:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 800138c:	2300      	movs	r3, #0
 800138e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        if(hdma->XferAbortCallback != NULL)
 8001392:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001394:	2b00      	cmp	r3, #0
 8001396:	d03f      	beq.n	8001418 <HAL_DMA_IRQHandler+0x1d0>
          hdma->XferAbortCallback(hdma);
 8001398:	4620      	mov	r0, r4
 800139a:	4798      	blx	r3
        return;
 800139c:	e03c      	b.n	8001418 <HAL_DMA_IRQHandler+0x1d0>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800139e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d1e7      	bne.n	8001374 <HAL_DMA_IRQHandler+0x12c>
 80013a4:	e7eb      	b.n	800137e <HAL_DMA_IRQHandler+0x136>
          if(hdma->XferCpltCallback != NULL)
 80013a6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80013a8:	b1a3      	cbz	r3, 80013d4 <HAL_DMA_IRQHandler+0x18c>
            hdma->XferCpltCallback(hdma);
 80013aa:	4620      	mov	r0, r4
 80013ac:	4798      	blx	r3
 80013ae:	e011      	b.n	80013d4 <HAL_DMA_IRQHandler+0x18c>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80013b0:	681a      	ldr	r2, [r3, #0]
 80013b2:	f412 7f80 	tst.w	r2, #256	; 0x100
 80013b6:	d109      	bne.n	80013cc <HAL_DMA_IRQHandler+0x184>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80013b8:	681a      	ldr	r2, [r3, #0]
 80013ba:	f022 0210 	bic.w	r2, r2, #16
 80013be:	601a      	str	r2, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 80013c0:	2301      	movs	r3, #1
 80013c2:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 80013c6:	2300      	movs	r3, #0
 80013c8:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        if(hdma->XferCpltCallback != NULL)
 80013cc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80013ce:	b10b      	cbz	r3, 80013d4 <HAL_DMA_IRQHandler+0x18c>
          hdma->XferCpltCallback(hdma);
 80013d0:	4620      	mov	r0, r4
 80013d2:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80013d4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80013d6:	b1fb      	cbz	r3, 8001418 <HAL_DMA_IRQHandler+0x1d0>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80013d8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80013da:	f013 0f01 	tst.w	r3, #1
 80013de:	d017      	beq.n	8001410 <HAL_DMA_IRQHandler+0x1c8>
      hdma->State = HAL_DMA_STATE_ABORT;
 80013e0:	2305      	movs	r3, #5
 80013e2:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 80013e6:	6822      	ldr	r2, [r4, #0]
 80013e8:	6813      	ldr	r3, [r2, #0]
 80013ea:	f023 0301 	bic.w	r3, r3, #1
 80013ee:	6013      	str	r3, [r2, #0]
        if (++count > timeout)
 80013f0:	9b01      	ldr	r3, [sp, #4]
 80013f2:	3301      	adds	r3, #1
 80013f4:	9301      	str	r3, [sp, #4]
 80013f6:	42ab      	cmp	r3, r5
 80013f8:	d804      	bhi.n	8001404 <HAL_DMA_IRQHandler+0x1bc>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80013fa:	6823      	ldr	r3, [r4, #0]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f013 0f01 	tst.w	r3, #1
 8001402:	d1f5      	bne.n	80013f0 <HAL_DMA_IRQHandler+0x1a8>
      hdma->State = HAL_DMA_STATE_READY;
 8001404:	2301      	movs	r3, #1
 8001406:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_UNLOCK(hdma);
 800140a:	2300      	movs	r3, #0
 800140c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    if(hdma->XferErrorCallback != NULL)
 8001410:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001412:	b10b      	cbz	r3, 8001418 <HAL_DMA_IRQHandler+0x1d0>
      hdma->XferErrorCallback(hdma);
 8001414:	4620      	mov	r0, r4
 8001416:	4798      	blx	r3
}
 8001418:	b003      	add	sp, #12
 800141a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800141c:	20000400 	.word	0x20000400
 8001420:	1b4e81b5 	.word	0x1b4e81b5

08001424 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001424:	2300      	movs	r3, #0
 8001426:	2b0f      	cmp	r3, #15
 8001428:	f200 80dd 	bhi.w	80015e6 <HAL_GPIO_Init+0x1c2>
{
 800142c:	b4f0      	push	{r4, r5, r6, r7}
 800142e:	b082      	sub	sp, #8
 8001430:	e05d      	b.n	80014ee <HAL_GPIO_Init+0xca>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001432:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001434:	005f      	lsls	r7, r3, #1
 8001436:	2403      	movs	r4, #3
 8001438:	40bc      	lsls	r4, r7
 800143a:	ea26 0604 	bic.w	r6, r6, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 800143e:	68cc      	ldr	r4, [r1, #12]
 8001440:	40bc      	lsls	r4, r7
 8001442:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 8001444:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001446:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001448:	ea26 0602 	bic.w	r6, r6, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800144c:	684c      	ldr	r4, [r1, #4]
 800144e:	f3c4 1200 	ubfx	r2, r4, #4, #1
 8001452:	409a      	lsls	r2, r3
 8001454:	4332      	orrs	r2, r6
        GPIOx->OTYPER = temp;
 8001456:	6042      	str	r2, [r0, #4]
 8001458:	e057      	b.n	800150a <HAL_GPIO_Init+0xe6>
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800145a:	08dc      	lsrs	r4, r3, #3
 800145c:	3408      	adds	r4, #8
 800145e:	f850 7024 	ldr.w	r7, [r0, r4, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001462:	f003 0207 	and.w	r2, r3, #7
 8001466:	0096      	lsls	r6, r2, #2
 8001468:	220f      	movs	r2, #15
 800146a:	40b2      	lsls	r2, r6
 800146c:	ea27 0702 	bic.w	r7, r7, r2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001470:	690a      	ldr	r2, [r1, #16]
 8001472:	40b2      	lsls	r2, r6
 8001474:	433a      	orrs	r2, r7
        GPIOx->AFR[position >> 3U] = temp;
 8001476:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 800147a:	e05a      	b.n	8001532 <HAL_GPIO_Init+0x10e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800147c:	2207      	movs	r2, #7
 800147e:	e000      	b.n	8001482 <HAL_GPIO_Init+0x5e>
 8001480:	2200      	movs	r2, #0
 8001482:	40b2      	lsls	r2, r6
 8001484:	433a      	orrs	r2, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001486:	3402      	adds	r4, #2
 8001488:	4e57      	ldr	r6, [pc, #348]	; (80015e8 <HAL_GPIO_Init+0x1c4>)
 800148a:	f846 2024 	str.w	r2, [r6, r4, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800148e:	4a57      	ldr	r2, [pc, #348]	; (80015ec <HAL_GPIO_Init+0x1c8>)
 8001490:	6814      	ldr	r4, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8001492:	43ea      	mvns	r2, r5
 8001494:	ea24 0605 	bic.w	r6, r4, r5
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001498:	684f      	ldr	r7, [r1, #4]
 800149a:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 800149e:	d001      	beq.n	80014a4 <HAL_GPIO_Init+0x80>
        {
          temp |= iocurrent;
 80014a0:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->IMR = temp;
 80014a4:	4c51      	ldr	r4, [pc, #324]	; (80015ec <HAL_GPIO_Init+0x1c8>)
 80014a6:	6026      	str	r6, [r4, #0]

        temp = EXTI->EMR;
 80014a8:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 80014aa:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80014ae:	684f      	ldr	r7, [r1, #4]
 80014b0:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 80014b4:	d001      	beq.n	80014ba <HAL_GPIO_Init+0x96>
        {
          temp |= iocurrent;
 80014b6:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->EMR = temp;
 80014ba:	4c4c      	ldr	r4, [pc, #304]	; (80015ec <HAL_GPIO_Init+0x1c8>)
 80014bc:	6066      	str	r6, [r4, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80014be:	68a4      	ldr	r4, [r4, #8]
        temp &= ~((uint32_t)iocurrent);
 80014c0:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80014c4:	684f      	ldr	r7, [r1, #4]
 80014c6:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 80014ca:	d001      	beq.n	80014d0 <HAL_GPIO_Init+0xac>
        {
          temp |= iocurrent;
 80014cc:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->RTSR = temp;
 80014d0:	4c46      	ldr	r4, [pc, #280]	; (80015ec <HAL_GPIO_Init+0x1c8>)
 80014d2:	60a6      	str	r6, [r4, #8]

        temp = EXTI->FTSR;
 80014d4:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 80014d6:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80014d8:	684e      	ldr	r6, [r1, #4]
 80014da:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 80014de:	d001      	beq.n	80014e4 <HAL_GPIO_Init+0xc0>
        {
          temp |= iocurrent;
 80014e0:	ea45 0204 	orr.w	r2, r5, r4
        }
        EXTI->FTSR = temp;
 80014e4:	4c41      	ldr	r4, [pc, #260]	; (80015ec <HAL_GPIO_Init+0x1c8>)
 80014e6:	60e2      	str	r2, [r4, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014e8:	3301      	adds	r3, #1
 80014ea:	2b0f      	cmp	r3, #15
 80014ec:	d878      	bhi.n	80015e0 <HAL_GPIO_Init+0x1bc>
    ioposition = 0x01U << position;
 80014ee:	2201      	movs	r2, #1
 80014f0:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014f2:	680c      	ldr	r4, [r1, #0]
 80014f4:	ea04 0502 	and.w	r5, r4, r2
    if(iocurrent == ioposition)
 80014f8:	ea32 0404 	bics.w	r4, r2, r4
 80014fc:	d1f4      	bne.n	80014e8 <HAL_GPIO_Init+0xc4>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80014fe:	684c      	ldr	r4, [r1, #4]
 8001500:	f004 0403 	and.w	r4, r4, #3
 8001504:	3c01      	subs	r4, #1
 8001506:	2c01      	cmp	r4, #1
 8001508:	d993      	bls.n	8001432 <HAL_GPIO_Init+0xe>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800150a:	684a      	ldr	r2, [r1, #4]
 800150c:	f002 0203 	and.w	r2, r2, #3
 8001510:	2a03      	cmp	r2, #3
 8001512:	d009      	beq.n	8001528 <HAL_GPIO_Init+0x104>
        temp = GPIOx->PUPDR;
 8001514:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001516:	005e      	lsls	r6, r3, #1
 8001518:	2203      	movs	r2, #3
 800151a:	40b2      	lsls	r2, r6
 800151c:	ea24 0402 	bic.w	r4, r4, r2
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001520:	688a      	ldr	r2, [r1, #8]
 8001522:	40b2      	lsls	r2, r6
 8001524:	4322      	orrs	r2, r4
        GPIOx->PUPDR = temp;
 8001526:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001528:	684a      	ldr	r2, [r1, #4]
 800152a:	f002 0203 	and.w	r2, r2, #3
 800152e:	2a02      	cmp	r2, #2
 8001530:	d093      	beq.n	800145a <HAL_GPIO_Init+0x36>
      temp = GPIOx->MODER;
 8001532:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001534:	005e      	lsls	r6, r3, #1
 8001536:	2203      	movs	r2, #3
 8001538:	40b2      	lsls	r2, r6
 800153a:	ea24 0402 	bic.w	r4, r4, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800153e:	684a      	ldr	r2, [r1, #4]
 8001540:	f002 0203 	and.w	r2, r2, #3
 8001544:	40b2      	lsls	r2, r6
 8001546:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 8001548:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800154a:	684a      	ldr	r2, [r1, #4]
 800154c:	f412 3f40 	tst.w	r2, #196608	; 0x30000
 8001550:	d0ca      	beq.n	80014e8 <HAL_GPIO_Init+0xc4>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001552:	2200      	movs	r2, #0
 8001554:	9201      	str	r2, [sp, #4]
 8001556:	4a26      	ldr	r2, [pc, #152]	; (80015f0 <HAL_GPIO_Init+0x1cc>)
 8001558:	6c54      	ldr	r4, [r2, #68]	; 0x44
 800155a:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 800155e:	6454      	str	r4, [r2, #68]	; 0x44
 8001560:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001562:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001566:	9201      	str	r2, [sp, #4]
 8001568:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 800156a:	089c      	lsrs	r4, r3, #2
 800156c:	1ca6      	adds	r6, r4, #2
 800156e:	4a1e      	ldr	r2, [pc, #120]	; (80015e8 <HAL_GPIO_Init+0x1c4>)
 8001570:	f852 7026 	ldr.w	r7, [r2, r6, lsl #2]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001574:	f003 0203 	and.w	r2, r3, #3
 8001578:	0096      	lsls	r6, r2, #2
 800157a:	220f      	movs	r2, #15
 800157c:	40b2      	lsls	r2, r6
 800157e:	ea27 0702 	bic.w	r7, r7, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001582:	4a1c      	ldr	r2, [pc, #112]	; (80015f4 <HAL_GPIO_Init+0x1d0>)
 8001584:	4290      	cmp	r0, r2
 8001586:	f43f af7b 	beq.w	8001480 <HAL_GPIO_Init+0x5c>
 800158a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800158e:	4290      	cmp	r0, r2
 8001590:	d01a      	beq.n	80015c8 <HAL_GPIO_Init+0x1a4>
 8001592:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001596:	4290      	cmp	r0, r2
 8001598:	d018      	beq.n	80015cc <HAL_GPIO_Init+0x1a8>
 800159a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800159e:	4290      	cmp	r0, r2
 80015a0:	d016      	beq.n	80015d0 <HAL_GPIO_Init+0x1ac>
 80015a2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80015a6:	4290      	cmp	r0, r2
 80015a8:	d014      	beq.n	80015d4 <HAL_GPIO_Init+0x1b0>
 80015aa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80015ae:	4290      	cmp	r0, r2
 80015b0:	d012      	beq.n	80015d8 <HAL_GPIO_Init+0x1b4>
 80015b2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80015b6:	4290      	cmp	r0, r2
 80015b8:	d010      	beq.n	80015dc <HAL_GPIO_Init+0x1b8>
 80015ba:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80015be:	4290      	cmp	r0, r2
 80015c0:	f43f af5c 	beq.w	800147c <HAL_GPIO_Init+0x58>
 80015c4:	2208      	movs	r2, #8
 80015c6:	e75c      	b.n	8001482 <HAL_GPIO_Init+0x5e>
 80015c8:	2201      	movs	r2, #1
 80015ca:	e75a      	b.n	8001482 <HAL_GPIO_Init+0x5e>
 80015cc:	2202      	movs	r2, #2
 80015ce:	e758      	b.n	8001482 <HAL_GPIO_Init+0x5e>
 80015d0:	2203      	movs	r2, #3
 80015d2:	e756      	b.n	8001482 <HAL_GPIO_Init+0x5e>
 80015d4:	2204      	movs	r2, #4
 80015d6:	e754      	b.n	8001482 <HAL_GPIO_Init+0x5e>
 80015d8:	2205      	movs	r2, #5
 80015da:	e752      	b.n	8001482 <HAL_GPIO_Init+0x5e>
 80015dc:	2206      	movs	r2, #6
 80015de:	e750      	b.n	8001482 <HAL_GPIO_Init+0x5e>
      }
    }
  }
}
 80015e0:	b002      	add	sp, #8
 80015e2:	bcf0      	pop	{r4, r5, r6, r7}
 80015e4:	4770      	bx	lr
 80015e6:	4770      	bx	lr
 80015e8:	40013800 	.word	0x40013800
 80015ec:	40013c00 	.word	0x40013c00
 80015f0:	40023800 	.word	0x40023800
 80015f4:	40020000 	.word	0x40020000

080015f8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80015f8:	b10a      	cbz	r2, 80015fe <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 80015fa:	6181      	str	r1, [r0, #24]
 80015fc:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80015fe:	0409      	lsls	r1, r1, #16
 8001600:	6181      	str	r1, [r0, #24]
  }
}
 8001602:	4770      	bx	lr

08001604 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001604:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001606:	ea01 0203 	and.w	r2, r1, r3
 800160a:	ea21 0103 	bic.w	r1, r1, r3
 800160e:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8001612:	6181      	str	r1, [r0, #24]
}
 8001614:	4770      	bx	lr
	...

08001618 <HAL_I2S_Init>:
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8001618:	2800      	cmp	r0, #0
 800161a:	f000 80bd 	beq.w	8001798 <HAL_I2S_Init+0x180>
{
 800161e:	b570      	push	{r4, r5, r6, lr}
 8001620:	4604      	mov	r4, r0
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8001622:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8001626:	2b00      	cmp	r3, #0
 8001628:	d051      	beq.n	80016ce <HAL_I2S_Init+0xb6>
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800162a:	2202      	movs	r2, #2
 800162c:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8001630:	6821      	ldr	r1, [r4, #0]
 8001632:	69cb      	ldr	r3, [r1, #28]
 8001634:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8001638:	f023 030f 	bic.w	r3, r3, #15
 800163c:	61cb      	str	r3, [r1, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800163e:	6823      	ldr	r3, [r4, #0]
 8001640:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8001642:	6963      	ldr	r3, [r4, #20]
 8001644:	4293      	cmp	r3, r2
 8001646:	d063      	beq.n	8001710 <HAL_I2S_Init+0xf8>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8001648:	68e3      	ldr	r3, [r4, #12]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d146      	bne.n	80016dc <HAL_I2S_Init+0xc4>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800164e:	2510      	movs	r5, #16
      /* Packet length is 32 bits */
      packetlength = 32U;
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8001650:	68a3      	ldr	r3, [r4, #8]
 8001652:	2b20      	cmp	r3, #32
 8001654:	d800      	bhi.n	8001658 <HAL_I2S_Init+0x40>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8001656:	006d      	lsls	r5, r5, #1
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8001658:	2001      	movs	r0, #1
 800165a:	f000 ff67 	bl	800252c <HAL_RCCEx_GetPeriphCLKFreq>
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800165e:	6923      	ldr	r3, [r4, #16]
 8001660:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001664:	d03c      	beq.n	80016e0 <HAL_I2S_Init+0xc8>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001666:	fbb0 f0f5 	udiv	r0, r0, r5
 800166a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800166e:	0043      	lsls	r3, r0, #1
 8001670:	6960      	ldr	r0, [r4, #20]
 8001672:	fbb3 f3f0 	udiv	r3, r3, r0
 8001676:	3305      	adds	r3, #5
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8001678:	4a48      	ldr	r2, [pc, #288]	; (800179c <HAL_I2S_Init+0x184>)
 800167a:	fba2 2303 	umull	r2, r3, r2, r3

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800167e:	f3c3 02c0 	ubfx	r2, r3, #3, #1

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8001682:	ebc2 03d3 	rsb	r3, r2, r3, lsr #3
 8001686:	085b      	lsrs	r3, r3, #1

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8001688:	0211      	lsls	r1, r2, #8
    i2sdiv = 2U;
    i2sodd = 0U;
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800168a:	1e9a      	subs	r2, r3, #2
 800168c:	2afd      	cmp	r2, #253	; 0xfd
 800168e:	d841      	bhi.n	8001714 <HAL_I2S_Init+0xfc>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8001690:	6922      	ldr	r2, [r4, #16]
 8001692:	430a      	orrs	r2, r1
 8001694:	6821      	ldr	r1, [r4, #0]
 8001696:	4313      	orrs	r3, r2
 8001698:	620b      	str	r3, [r1, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800169a:	6821      	ldr	r1, [r4, #0]
 800169c:	69cb      	ldr	r3, [r1, #28]
 800169e:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80016a2:	f023 030f 	bic.w	r3, r3, #15
 80016a6:	6862      	ldr	r2, [r4, #4]
 80016a8:	68a0      	ldr	r0, [r4, #8]
 80016aa:	4302      	orrs	r2, r0
 80016ac:	68e0      	ldr	r0, [r4, #12]
 80016ae:	4302      	orrs	r2, r0
 80016b0:	69a0      	ldr	r0, [r4, #24]
 80016b2:	4302      	orrs	r2, r0
 80016b4:	4313      	orrs	r3, r2
 80016b6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80016ba:	61cb      	str	r3, [r1, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80016bc:	6a23      	ldr	r3, [r4, #32]
 80016be:	2b01      	cmp	r3, #1
 80016c0:	d02e      	beq.n	8001720 <HAL_I2S_Init+0x108>
    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80016c2:	2000      	movs	r0, #0
 80016c4:	6460      	str	r0, [r4, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80016c6:	2301      	movs	r3, #1
 80016c8:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41

  return HAL_OK;
}
 80016cc:	bd70      	pop	{r4, r5, r6, pc}
    hi2s->Lock = HAL_UNLOCKED;
 80016ce:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80016d2:	4b33      	ldr	r3, [pc, #204]	; (80017a0 <HAL_I2S_Init+0x188>)
 80016d4:	6343      	str	r3, [r0, #52]	; 0x34
    HAL_I2S_MspInit(hi2s);
 80016d6:	f7ff f83d 	bl	8000754 <HAL_I2S_MspInit>
 80016da:	e7a6      	b.n	800162a <HAL_I2S_Init+0x12>
      packetlength = 32U;
 80016dc:	2520      	movs	r5, #32
 80016de:	e7b7      	b.n	8001650 <HAL_I2S_Init+0x38>
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80016e0:	68e3      	ldr	r3, [r4, #12]
 80016e2:	b153      	cbz	r3, 80016fa <HAL_I2S_Init+0xe2>
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80016e4:	00ad      	lsls	r5, r5, #2
 80016e6:	fbb0 f0f5 	udiv	r0, r0, r5
 80016ea:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80016ee:	0043      	lsls	r3, r0, #1
 80016f0:	6960      	ldr	r0, [r4, #20]
 80016f2:	fbb3 f3f0 	udiv	r3, r3, r0
 80016f6:	3305      	adds	r3, #5
 80016f8:	e7be      	b.n	8001678 <HAL_I2S_Init+0x60>
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80016fa:	00ed      	lsls	r5, r5, #3
 80016fc:	fbb0 f0f5 	udiv	r0, r0, r5
 8001700:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001704:	0043      	lsls	r3, r0, #1
 8001706:	6960      	ldr	r0, [r4, #20]
 8001708:	fbb3 f3f0 	udiv	r3, r3, r0
 800170c:	3305      	adds	r3, #5
 800170e:	e7b3      	b.n	8001678 <HAL_I2S_Init+0x60>
    i2sodd = 0U;
 8001710:	2100      	movs	r1, #0
 8001712:	e7ba      	b.n	800168a <HAL_I2S_Init+0x72>
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8001714:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001716:	f043 0310 	orr.w	r3, r3, #16
 800171a:	6463      	str	r3, [r4, #68]	; 0x44
    return  HAL_ERROR;
 800171c:	2001      	movs	r0, #1
 800171e:	e7d5      	b.n	80016cc <HAL_I2S_Init+0xb4>
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8001720:	4b20      	ldr	r3, [pc, #128]	; (80017a4 <HAL_I2S_Init+0x18c>)
 8001722:	6363      	str	r3, [r4, #52]	; 0x34
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8001724:	6822      	ldr	r2, [r4, #0]
 8001726:	4b20      	ldr	r3, [pc, #128]	; (80017a8 <HAL_I2S_Init+0x190>)
 8001728:	429a      	cmp	r2, r3
 800172a:	d01f      	beq.n	800176c <HAL_I2S_Init+0x154>
 800172c:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8001730:	69d3      	ldr	r3, [r2, #28]
 8001732:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8001736:	f023 030f 	bic.w	r3, r3, #15
 800173a:	61d3      	str	r3, [r2, #28]
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800173c:	6822      	ldr	r2, [r4, #0]
 800173e:	4b1a      	ldr	r3, [pc, #104]	; (80017a8 <HAL_I2S_Init+0x190>)
 8001740:	429a      	cmp	r2, r3
 8001742:	d015      	beq.n	8001770 <HAL_I2S_Init+0x158>
 8001744:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001748:	2202      	movs	r2, #2
 800174a:	621a      	str	r2, [r3, #32]
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 800174c:	6822      	ldr	r2, [r4, #0]
 800174e:	4b16      	ldr	r3, [pc, #88]	; (80017a8 <HAL_I2S_Init+0x190>)
 8001750:	429a      	cmp	r2, r3
 8001752:	d010      	beq.n	8001776 <HAL_I2S_Init+0x15e>
 8001754:	f04f 2540 	mov.w	r5, #1073758208	; 0x40004000
 8001758:	69eb      	ldr	r3, [r5, #28]
 800175a:	b29b      	uxth	r3, r3
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800175c:	6862      	ldr	r2, [r4, #4]
 800175e:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8001762:	d00a      	beq.n	800177a <HAL_I2S_Init+0x162>
 8001764:	b9b2      	cbnz	r2, 8001794 <HAL_I2S_Init+0x17c>
      tmp = I2S_MODE_SLAVE_RX;
 8001766:	f44f 7080 	mov.w	r0, #256	; 0x100
 800176a:	e008      	b.n	800177e <HAL_I2S_Init+0x166>
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800176c:	4a0f      	ldr	r2, [pc, #60]	; (80017ac <HAL_I2S_Init+0x194>)
 800176e:	e7df      	b.n	8001730 <HAL_I2S_Init+0x118>
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8001770:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8001774:	e7e8      	b.n	8001748 <HAL_I2S_Init+0x130>
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8001776:	4d0d      	ldr	r5, [pc, #52]	; (80017ac <HAL_I2S_Init+0x194>)
 8001778:	e7ee      	b.n	8001758 <HAL_I2S_Init+0x140>
      tmp = I2S_MODE_SLAVE_RX;
 800177a:	f44f 7080 	mov.w	r0, #256	; 0x100
                         (uint16_t)hi2s->Init.Standard   | \
 800177e:	8926      	ldrh	r6, [r4, #8]
                         (uint16_t)hi2s->Init.DataFormat | \
 8001780:	89a1      	ldrh	r1, [r4, #12]
                         (uint16_t)hi2s->Init.CPOL);
 8001782:	8b22      	ldrh	r2, [r4, #24]
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8001784:	4330      	orrs	r0, r6
 8001786:	4301      	orrs	r1, r0
 8001788:	430a      	orrs	r2, r1
 800178a:	4313      	orrs	r3, r2
 800178c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8001790:	61eb      	str	r3, [r5, #28]
 8001792:	e796      	b.n	80016c2 <HAL_I2S_Init+0xaa>
      tmp = I2S_MODE_SLAVE_TX;
 8001794:	2000      	movs	r0, #0
 8001796:	e7f2      	b.n	800177e <HAL_I2S_Init+0x166>
    return HAL_ERROR;
 8001798:	2001      	movs	r0, #1
}
 800179a:	4770      	bx	lr
 800179c:	cccccccd 	.word	0xcccccccd
 80017a0:	08001957 	.word	0x08001957
 80017a4:	08001b91 	.word	0x08001b91
 80017a8:	40003800 	.word	0x40003800
 80017ac:	40003400 	.word	0x40003400

080017b0 <HAL_I2S_Receive_DMA>:
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 80017b0:	2900      	cmp	r1, #0
 80017b2:	d06d      	beq.n	8001890 <HAL_I2S_Receive_DMA+0xe0>
{
 80017b4:	b530      	push	{r4, r5, lr}
 80017b6:	b083      	sub	sp, #12
 80017b8:	4604      	mov	r4, r0
  if ((pData == NULL) || (Size == 0U))
 80017ba:	2a00      	cmp	r2, #0
 80017bc:	d06a      	beq.n	8001894 <HAL_I2S_Receive_DMA+0xe4>
  {
    return  HAL_ERROR;
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 80017be:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 80017c2:	b2db      	uxtb	r3, r3
 80017c4:	2b01      	cmp	r3, #1
 80017c6:	d068      	beq.n	800189a <HAL_I2S_Receive_DMA+0xea>
 80017c8:	2301      	movs	r3, #1
 80017ca:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 80017ce:	f894 5041 	ldrb.w	r5, [r4, #65]	; 0x41
 80017d2:	b2ed      	uxtb	r5, r5
 80017d4:	429d      	cmp	r5, r3
 80017d6:	d110      	bne.n	80017fa <HAL_I2S_Receive_DMA+0x4a>
    __HAL_UNLOCK(hi2s);
    return HAL_BUSY;
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 80017d8:	2304      	movs	r3, #4
 80017da:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80017de:	2300      	movs	r3, #0
 80017e0:	6463      	str	r3, [r4, #68]	; 0x44
  hi2s->pRxBuffPtr = pData;
 80017e2:	62e1      	str	r1, [r4, #44]	; 0x2c

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 80017e4:	6823      	ldr	r3, [r4, #0]
 80017e6:	69db      	ldr	r3, [r3, #28]
 80017e8:	f003 0307 	and.w	r3, r3, #7

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 80017ec:	2b03      	cmp	r3, #3
 80017ee:	d009      	beq.n	8001804 <HAL_I2S_Receive_DMA+0x54>
 80017f0:	2b05      	cmp	r3, #5
 80017f2:	d007      	beq.n	8001804 <HAL_I2S_Receive_DMA+0x54>
    hi2s->RxXferSize = (Size << 1U);
    hi2s->RxXferCount = (Size << 1U);
  }
  else
  {
    hi2s->RxXferSize = Size;
 80017f4:	8622      	strh	r2, [r4, #48]	; 0x30
    hi2s->RxXferCount = Size;
 80017f6:	8662      	strh	r2, [r4, #50]	; 0x32
 80017f8:	e008      	b.n	800180c <HAL_I2S_Receive_DMA+0x5c>
    __HAL_UNLOCK(hi2s);
 80017fa:	2300      	movs	r3, #0
 80017fc:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_BUSY;
 8001800:	2002      	movs	r0, #2
 8001802:	e048      	b.n	8001896 <HAL_I2S_Receive_DMA+0xe6>
    hi2s->RxXferSize = (Size << 1U);
 8001804:	0052      	lsls	r2, r2, #1
 8001806:	b292      	uxth	r2, r2
 8001808:	8622      	strh	r2, [r4, #48]	; 0x30
    hi2s->RxXferCount = (Size << 1U);
 800180a:	8662      	strh	r2, [r4, #50]	; 0x32
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 800180c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800180e:	4a24      	ldr	r2, [pc, #144]	; (80018a0 <HAL_I2S_Receive_DMA+0xf0>)
 8001810:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 8001812:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001814:	4a23      	ldr	r2, [pc, #140]	; (80018a4 <HAL_I2S_Receive_DMA+0xf4>)
 8001816:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 8001818:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800181a:	4a23      	ldr	r2, [pc, #140]	; (80018a8 <HAL_I2S_Receive_DMA+0xf8>)
 800181c:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 800181e:	6821      	ldr	r1, [r4, #0]
 8001820:	69cb      	ldr	r3, [r1, #28]
 8001822:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001826:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800182a:	d01d      	beq.n	8001868 <HAL_I2S_Receive_DMA+0xb8>
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
                                 hi2s->RxXferSize))
 800182c:	8e23      	ldrh	r3, [r4, #48]	; 0x30
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 800182e:	b29b      	uxth	r3, r3
 8001830:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001832:	310c      	adds	r1, #12
 8001834:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8001836:	f7ff fc75 	bl	8001124 <HAL_DMA_Start_IT>
 800183a:	b9e8      	cbnz	r0, 8001878 <HAL_I2S_Receive_DMA+0xc8>
    __HAL_UNLOCK(hi2s);
    return HAL_ERROR;
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 800183c:	6823      	ldr	r3, [r4, #0]
 800183e:	69da      	ldr	r2, [r3, #28]
 8001840:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8001844:	d103      	bne.n	800184e <HAL_I2S_Receive_DMA+0x9e>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8001846:	69da      	ldr	r2, [r3, #28]
 8001848:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800184c:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 800184e:	6823      	ldr	r3, [r4, #0]
 8001850:	685a      	ldr	r2, [r3, #4]
 8001852:	f012 0f01 	tst.w	r2, #1
 8001856:	d103      	bne.n	8001860 <HAL_I2S_Receive_DMA+0xb0>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8001858:	685a      	ldr	r2, [r3, #4]
 800185a:	f042 0201 	orr.w	r2, r2, #1
 800185e:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 8001860:	2300      	movs	r3, #0
 8001862:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
  return HAL_OK;
 8001866:	e016      	b.n	8001896 <HAL_I2S_Receive_DMA+0xe6>
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8001868:	2300      	movs	r3, #0
 800186a:	9301      	str	r3, [sp, #4]
 800186c:	68cb      	ldr	r3, [r1, #12]
 800186e:	9301      	str	r3, [sp, #4]
 8001870:	688b      	ldr	r3, [r1, #8]
 8001872:	9301      	str	r3, [sp, #4]
 8001874:	9b01      	ldr	r3, [sp, #4]
 8001876:	e7d9      	b.n	800182c <HAL_I2S_Receive_DMA+0x7c>
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8001878:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800187a:	f043 0308 	orr.w	r3, r3, #8
 800187e:	6463      	str	r3, [r4, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8001880:	2301      	movs	r3, #1
 8001882:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2s);
 8001886:	2300      	movs	r3, #0
 8001888:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_ERROR;
 800188c:	4628      	mov	r0, r5
 800188e:	e002      	b.n	8001896 <HAL_I2S_Receive_DMA+0xe6>
    return  HAL_ERROR;
 8001890:	2001      	movs	r0, #1
}
 8001892:	4770      	bx	lr
    return  HAL_ERROR;
 8001894:	2001      	movs	r0, #1
}
 8001896:	b003      	add	sp, #12
 8001898:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(hi2s);
 800189a:	2002      	movs	r0, #2
 800189c:	e7fb      	b.n	8001896 <HAL_I2S_Receive_DMA+0xe6>
 800189e:	bf00      	nop
 80018a0:	080018ef 	.word	0x080018ef
 80018a4:	08001931 	.word	0x08001931
 80018a8:	08001a27 	.word	0x08001a27

080018ac <HAL_I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80018ac:	b508      	push	{r3, lr}
  /* Call the IrqHandler ISR set during HAL_I2S_INIT */
  hi2s->IrqHandlerISR(hi2s);
 80018ae:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80018b0:	4798      	blx	r3
}
 80018b2:	bd08      	pop	{r3, pc}

080018b4 <HAL_I2S_TxCpltCallback>:
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80018b4:	4770      	bx	lr

080018b6 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80018b6:	b508      	push	{r3, lr}
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80018b8:	6a42      	ldr	r2, [r0, #36]	; 0x24
 80018ba:	6803      	ldr	r3, [r0, #0]
 80018bc:	8812      	ldrh	r2, [r2, #0]
 80018be:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80018c0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80018c2:	3302      	adds	r3, #2
 80018c4:	6243      	str	r3, [r0, #36]	; 0x24
  hi2s->TxXferCount--;
 80018c6:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80018c8:	b29b      	uxth	r3, r3
 80018ca:	3b01      	subs	r3, #1
 80018cc:	b29b      	uxth	r3, r3
 80018ce:	8543      	strh	r3, [r0, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80018d0:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80018d2:	b29b      	uxth	r3, r3
 80018d4:	b103      	cbz	r3, 80018d8 <I2S_Transmit_IT+0x22>
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80018d6:	bd08      	pop	{r3, pc}
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80018d8:	6802      	ldr	r2, [r0, #0]
 80018da:	6853      	ldr	r3, [r2, #4]
 80018dc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80018e0:	6053      	str	r3, [r2, #4]
    hi2s->State = HAL_I2S_STATE_READY;
 80018e2:	2301      	movs	r3, #1
 80018e4:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    HAL_I2S_TxCpltCallback(hi2s);
 80018e8:	f7ff ffe4 	bl	80018b4 <HAL_I2S_TxCpltCallback>
}
 80018ec:	e7f3      	b.n	80018d6 <I2S_Transmit_IT+0x20>

080018ee <I2S_DMARxHalfCplt>:
{
 80018ee:	b508      	push	{r3, lr}
  HAL_I2S_RxHalfCpltCallback(hi2s);
 80018f0:	6b80      	ldr	r0, [r0, #56]	; 0x38
 80018f2:	f7ff f9dd 	bl	8000cb0 <HAL_I2S_RxHalfCpltCallback>
}
 80018f6:	bd08      	pop	{r3, pc}

080018f8 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80018f8:	b508      	push	{r3, lr}
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80018fa:	6803      	ldr	r3, [r0, #0]
 80018fc:	68da      	ldr	r2, [r3, #12]
 80018fe:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8001900:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8001902:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8001904:	3302      	adds	r3, #2
 8001906:	62c3      	str	r3, [r0, #44]	; 0x2c
  hi2s->RxXferCount--;
 8001908:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 800190a:	b29b      	uxth	r3, r3
 800190c:	3b01      	subs	r3, #1
 800190e:	b29b      	uxth	r3, r3
 8001910:	8643      	strh	r3, [r0, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8001912:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 8001914:	b29b      	uxth	r3, r3
 8001916:	b103      	cbz	r3, 800191a <I2S_Receive_IT+0x22>
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8001918:	bd08      	pop	{r3, pc}
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800191a:	6802      	ldr	r2, [r0, #0]
 800191c:	6853      	ldr	r3, [r2, #4]
 800191e:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8001922:	6053      	str	r3, [r2, #4]
    hi2s->State = HAL_I2S_STATE_READY;
 8001924:	2301      	movs	r3, #1
 8001926:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    HAL_I2S_RxCpltCallback(hi2s);
 800192a:	f7ff f9e7 	bl	8000cfc <HAL_I2S_RxCpltCallback>
}
 800192e:	e7f3      	b.n	8001918 <I2S_Receive_IT+0x20>

08001930 <I2S_DMARxCplt>:
{
 8001930:	b508      	push	{r3, lr}
 8001932:	4603      	mov	r3, r0
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8001934:	6b80      	ldr	r0, [r0, #56]	; 0x38
  if (hdma->Init.Mode == DMA_NORMAL)
 8001936:	69db      	ldr	r3, [r3, #28]
 8001938:	b94b      	cbnz	r3, 800194e <I2S_DMARxCplt+0x1e>
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 800193a:	6802      	ldr	r2, [r0, #0]
 800193c:	6853      	ldr	r3, [r2, #4]
 800193e:	f023 0301 	bic.w	r3, r3, #1
 8001942:	6053      	str	r3, [r2, #4]
    hi2s->RxXferCount = 0U;
 8001944:	2300      	movs	r3, #0
 8001946:	8643      	strh	r3, [r0, #50]	; 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 8001948:	2301      	movs	r3, #1
 800194a:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
  HAL_I2S_RxCpltCallback(hi2s);
 800194e:	f7ff f9d5 	bl	8000cfc <HAL_I2S_RxCpltCallback>
}
 8001952:	bd08      	pop	{r3, pc}

08001954 <HAL_I2S_ErrorCallback>:
}
 8001954:	4770      	bx	lr

08001956 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8001956:	b510      	push	{r4, lr}
 8001958:	b084      	sub	sp, #16
 800195a:	4604      	mov	r4, r0
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800195c:	6802      	ldr	r2, [r0, #0]
 800195e:	6893      	ldr	r3, [r2, #8]
 8001960:	9303      	str	r3, [sp, #12]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8001962:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8001966:	b2db      	uxtb	r3, r3
 8001968:	2b04      	cmp	r3, #4
 800196a:	d006      	beq.n	800197a <I2S_IRQHandler+0x24>
      HAL_I2S_ErrorCallback(hi2s);
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 800196c:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8001970:	b2db      	uxtb	r3, r3
 8001972:	2b03      	cmp	r3, #3
 8001974:	d02c      	beq.n	80019d0 <I2S_IRQHandler+0x7a>
#else
      HAL_I2S_ErrorCallback(hi2s);
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8001976:	b004      	add	sp, #16
 8001978:	bd10      	pop	{r4, pc}
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800197a:	9b03      	ldr	r3, [sp, #12]
 800197c:	f013 0f01 	tst.w	r3, #1
 8001980:	d003      	beq.n	800198a <I2S_IRQHandler+0x34>
 8001982:	6853      	ldr	r3, [r2, #4]
 8001984:	f013 0f40 	tst.w	r3, #64	; 0x40
 8001988:	d11f      	bne.n	80019ca <I2S_IRQHandler+0x74>
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800198a:	9b03      	ldr	r3, [sp, #12]
 800198c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8001990:	d0ec      	beq.n	800196c <I2S_IRQHandler+0x16>
 8001992:	6823      	ldr	r3, [r4, #0]
 8001994:	685a      	ldr	r2, [r3, #4]
 8001996:	f012 0f20 	tst.w	r2, #32
 800199a:	d0e7      	beq.n	800196c <I2S_IRQHandler+0x16>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800199c:	685a      	ldr	r2, [r3, #4]
 800199e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80019a2:	605a      	str	r2, [r3, #4]
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80019a4:	2300      	movs	r3, #0
 80019a6:	9301      	str	r3, [sp, #4]
 80019a8:	6823      	ldr	r3, [r4, #0]
 80019aa:	68da      	ldr	r2, [r3, #12]
 80019ac:	9201      	str	r2, [sp, #4]
 80019ae:	689b      	ldr	r3, [r3, #8]
 80019b0:	9301      	str	r3, [sp, #4]
 80019b2:	9b01      	ldr	r3, [sp, #4]
      hi2s->State = HAL_I2S_STATE_READY;
 80019b4:	2301      	movs	r3, #1
 80019b6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80019ba:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80019bc:	f043 0302 	orr.w	r3, r3, #2
 80019c0:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 80019c2:	4620      	mov	r0, r4
 80019c4:	f7ff ffc6 	bl	8001954 <HAL_I2S_ErrorCallback>
 80019c8:	e7d0      	b.n	800196c <I2S_IRQHandler+0x16>
      I2S_Receive_IT(hi2s);
 80019ca:	f7ff ff95 	bl	80018f8 <I2S_Receive_IT>
 80019ce:	e7dc      	b.n	800198a <I2S_IRQHandler+0x34>
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80019d0:	9b03      	ldr	r3, [sp, #12]
 80019d2:	f013 0f02 	tst.w	r3, #2
 80019d6:	d004      	beq.n	80019e2 <I2S_IRQHandler+0x8c>
 80019d8:	6823      	ldr	r3, [r4, #0]
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	f013 0f80 	tst.w	r3, #128	; 0x80
 80019e0:	d11d      	bne.n	8001a1e <I2S_IRQHandler+0xc8>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80019e2:	9b03      	ldr	r3, [sp, #12]
 80019e4:	f013 0f08 	tst.w	r3, #8
 80019e8:	d0c5      	beq.n	8001976 <I2S_IRQHandler+0x20>
 80019ea:	6823      	ldr	r3, [r4, #0]
 80019ec:	685a      	ldr	r2, [r3, #4]
 80019ee:	f012 0f20 	tst.w	r2, #32
 80019f2:	d0c0      	beq.n	8001976 <I2S_IRQHandler+0x20>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80019f4:	685a      	ldr	r2, [r3, #4]
 80019f6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80019fa:	605a      	str	r2, [r3, #4]
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80019fc:	2300      	movs	r3, #0
 80019fe:	9302      	str	r3, [sp, #8]
 8001a00:	6823      	ldr	r3, [r4, #0]
 8001a02:	689b      	ldr	r3, [r3, #8]
 8001a04:	9302      	str	r3, [sp, #8]
 8001a06:	9b02      	ldr	r3, [sp, #8]
      hi2s->State = HAL_I2S_STATE_READY;
 8001a08:	2301      	movs	r3, #1
 8001a0a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8001a0e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001a10:	f043 0304 	orr.w	r3, r3, #4
 8001a14:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8001a16:	4620      	mov	r0, r4
 8001a18:	f7ff ff9c 	bl	8001954 <HAL_I2S_ErrorCallback>
}
 8001a1c:	e7ab      	b.n	8001976 <I2S_IRQHandler+0x20>
      I2S_Transmit_IT(hi2s);
 8001a1e:	4620      	mov	r0, r4
 8001a20:	f7ff ff49 	bl	80018b6 <I2S_Transmit_IT>
 8001a24:	e7dd      	b.n	80019e2 <I2S_IRQHandler+0x8c>

08001a26 <I2S_DMAError>:
{
 8001a26:	b508      	push	{r3, lr}
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8001a28:	6b80      	ldr	r0, [r0, #56]	; 0x38
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8001a2a:	6802      	ldr	r2, [r0, #0]
 8001a2c:	6853      	ldr	r3, [r2, #4]
 8001a2e:	f023 0303 	bic.w	r3, r3, #3
 8001a32:	6053      	str	r3, [r2, #4]
  hi2s->TxXferCount = 0U;
 8001a34:	2300      	movs	r3, #0
 8001a36:	8543      	strh	r3, [r0, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 8001a38:	8643      	strh	r3, [r0, #50]	; 0x32
  hi2s->State = HAL_I2S_STATE_READY;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8001a40:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001a42:	f043 0308 	orr.w	r3, r3, #8
 8001a46:	6443      	str	r3, [r0, #68]	; 0x44
  HAL_I2S_ErrorCallback(hi2s);
 8001a48:	f7ff ff84 	bl	8001954 <HAL_I2S_ErrorCallback>
}
 8001a4c:	bd08      	pop	{r3, pc}

08001a4e <HAL_I2SEx_TxRxCpltCallback>:
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8001a4e:	4770      	bx	lr

08001a50 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8001a50:	b508      	push	{r3, lr}
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8001a52:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001a54:	1c9a      	adds	r2, r3, #2
 8001a56:	6242      	str	r2, [r0, #36]	; 0x24
 8001a58:	6802      	ldr	r2, [r0, #0]
 8001a5a:	881b      	ldrh	r3, [r3, #0]
 8001a5c:	60d3      	str	r3, [r2, #12]
  hi2s->TxXferCount--;
 8001a5e:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8001a60:	b29b      	uxth	r3, r3
 8001a62:	3b01      	subs	r3, #1
 8001a64:	b29b      	uxth	r3, r3
 8001a66:	8543      	strh	r3, [r0, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8001a68:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8001a6a:	b29b      	uxth	r3, r3
 8001a6c:	b93b      	cbnz	r3, 8001a7e <I2SEx_TxISR_I2S+0x2e>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001a6e:	6802      	ldr	r2, [r0, #0]
 8001a70:	6853      	ldr	r3, [r2, #4]
 8001a72:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001a76:	6053      	str	r3, [r2, #4]

    if (hi2s->RxXferCount == 0U)
 8001a78:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 8001a7a:	b29b      	uxth	r3, r3
 8001a7c:	b103      	cbz	r3, 8001a80 <I2SEx_TxISR_I2S+0x30>
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8001a7e:	bd08      	pop	{r3, pc}
      hi2s->State = HAL_I2S_STATE_READY;
 8001a80:	2301      	movs	r3, #1
 8001a82:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8001a86:	f7ff ffe2 	bl	8001a4e <HAL_I2SEx_TxRxCpltCallback>
}
 8001a8a:	e7f8      	b.n	8001a7e <I2SEx_TxISR_I2S+0x2e>

08001a8c <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8001a8c:	b508      	push	{r3, lr}
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8001a8e:	6802      	ldr	r2, [r0, #0]
 8001a90:	4b15      	ldr	r3, [pc, #84]	; (8001ae8 <I2SEx_RxISR_I2SExt+0x5c>)
 8001a92:	429a      	cmp	r2, r3
 8001a94:	d01c      	beq.n	8001ad0 <I2SEx_RxISR_I2SExt+0x44>
 8001a96:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001a9a:	68da      	ldr	r2, [r3, #12]
 8001a9c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8001a9e:	1c99      	adds	r1, r3, #2
 8001aa0:	62c1      	str	r1, [r0, #44]	; 0x2c
 8001aa2:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8001aa4:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 8001aa6:	b29b      	uxth	r3, r3
 8001aa8:	3b01      	subs	r3, #1
 8001aaa:	b29b      	uxth	r3, r3
 8001aac:	8643      	strh	r3, [r0, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8001aae:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 8001ab0:	b29b      	uxth	r3, r3
 8001ab2:	b963      	cbnz	r3, 8001ace <I2SEx_RxISR_I2SExt+0x42>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001ab4:	6802      	ldr	r2, [r0, #0]
 8001ab6:	4b0c      	ldr	r3, [pc, #48]	; (8001ae8 <I2SEx_RxISR_I2SExt+0x5c>)
 8001ab8:	429a      	cmp	r2, r3
 8001aba:	d00c      	beq.n	8001ad6 <I2SEx_RxISR_I2SExt+0x4a>
 8001abc:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8001ac0:	6853      	ldr	r3, [r2, #4]
 8001ac2:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8001ac6:	6053      	str	r3, [r2, #4]

    if (hi2s->TxXferCount == 0U)
 8001ac8:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8001aca:	b29b      	uxth	r3, r3
 8001acc:	b12b      	cbz	r3, 8001ada <I2SEx_RxISR_I2SExt+0x4e>
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8001ace:	bd08      	pop	{r3, pc}
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8001ad0:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8001ad4:	e7e1      	b.n	8001a9a <I2SEx_RxISR_I2SExt+0xe>
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001ad6:	4a05      	ldr	r2, [pc, #20]	; (8001aec <I2SEx_RxISR_I2SExt+0x60>)
 8001ad8:	e7f2      	b.n	8001ac0 <I2SEx_RxISR_I2SExt+0x34>
      hi2s->State = HAL_I2S_STATE_READY;
 8001ada:	2301      	movs	r3, #1
 8001adc:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8001ae0:	f7ff ffb5 	bl	8001a4e <HAL_I2SEx_TxRxCpltCallback>
}
 8001ae4:	e7f3      	b.n	8001ace <I2SEx_RxISR_I2SExt+0x42>
 8001ae6:	bf00      	nop
 8001ae8:	40003800 	.word	0x40003800
 8001aec:	40003400 	.word	0x40003400

08001af0 <I2SEx_TxISR_I2SExt>:
{
 8001af0:	b508      	push	{r3, lr}
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8001af2:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001af4:	1c9a      	adds	r2, r3, #2
 8001af6:	6242      	str	r2, [r0, #36]	; 0x24
 8001af8:	881a      	ldrh	r2, [r3, #0]
 8001afa:	6801      	ldr	r1, [r0, #0]
 8001afc:	4b13      	ldr	r3, [pc, #76]	; (8001b4c <I2SEx_TxISR_I2SExt+0x5c>)
 8001afe:	4299      	cmp	r1, r3
 8001b00:	d018      	beq.n	8001b34 <I2SEx_TxISR_I2SExt+0x44>
 8001b02:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001b06:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8001b08:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8001b0a:	b29b      	uxth	r3, r3
 8001b0c:	3b01      	subs	r3, #1
 8001b0e:	b29b      	uxth	r3, r3
 8001b10:	8543      	strh	r3, [r0, #42]	; 0x2a
  if (hi2s->TxXferCount == 0U)
 8001b12:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8001b14:	b29b      	uxth	r3, r3
 8001b16:	b963      	cbnz	r3, 8001b32 <I2SEx_TxISR_I2SExt+0x42>
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001b18:	6802      	ldr	r2, [r0, #0]
 8001b1a:	4b0c      	ldr	r3, [pc, #48]	; (8001b4c <I2SEx_TxISR_I2SExt+0x5c>)
 8001b1c:	429a      	cmp	r2, r3
 8001b1e:	d00c      	beq.n	8001b3a <I2SEx_TxISR_I2SExt+0x4a>
 8001b20:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8001b24:	6853      	ldr	r3, [r2, #4]
 8001b26:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001b2a:	6053      	str	r3, [r2, #4]
    if (hi2s->RxXferCount == 0U)
 8001b2c:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 8001b2e:	b29b      	uxth	r3, r3
 8001b30:	b12b      	cbz	r3, 8001b3e <I2SEx_TxISR_I2SExt+0x4e>
}
 8001b32:	bd08      	pop	{r3, pc}
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8001b34:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8001b38:	e7e5      	b.n	8001b06 <I2SEx_TxISR_I2SExt+0x16>
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001b3a:	4a05      	ldr	r2, [pc, #20]	; (8001b50 <I2SEx_TxISR_I2SExt+0x60>)
 8001b3c:	e7f2      	b.n	8001b24 <I2SEx_TxISR_I2SExt+0x34>
      hi2s->State = HAL_I2S_STATE_READY;
 8001b3e:	2301      	movs	r3, #1
 8001b40:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8001b44:	f7ff ff83 	bl	8001a4e <HAL_I2SEx_TxRxCpltCallback>
}
 8001b48:	e7f3      	b.n	8001b32 <I2SEx_TxISR_I2SExt+0x42>
 8001b4a:	bf00      	nop
 8001b4c:	40003800 	.word	0x40003800
 8001b50:	40003400 	.word	0x40003400

08001b54 <I2SEx_RxISR_I2S>:
{
 8001b54:	b508      	push	{r3, lr}
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8001b56:	6803      	ldr	r3, [r0, #0]
 8001b58:	68da      	ldr	r2, [r3, #12]
 8001b5a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8001b5c:	1c99      	adds	r1, r3, #2
 8001b5e:	62c1      	str	r1, [r0, #44]	; 0x2c
 8001b60:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8001b62:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 8001b64:	b29b      	uxth	r3, r3
 8001b66:	3b01      	subs	r3, #1
 8001b68:	b29b      	uxth	r3, r3
 8001b6a:	8643      	strh	r3, [r0, #50]	; 0x32
  if (hi2s->RxXferCount == 0U)
 8001b6c:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 8001b6e:	b29b      	uxth	r3, r3
 8001b70:	b93b      	cbnz	r3, 8001b82 <I2SEx_RxISR_I2S+0x2e>
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001b72:	6802      	ldr	r2, [r0, #0]
 8001b74:	6853      	ldr	r3, [r2, #4]
 8001b76:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8001b7a:	6053      	str	r3, [r2, #4]
    if (hi2s->TxXferCount == 0U)
 8001b7c:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8001b7e:	b29b      	uxth	r3, r3
 8001b80:	b103      	cbz	r3, 8001b84 <I2SEx_RxISR_I2S+0x30>
}
 8001b82:	bd08      	pop	{r3, pc}
      hi2s->State = HAL_I2S_STATE_READY;
 8001b84:	2301      	movs	r3, #1
 8001b86:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8001b8a:	f7ff ff60 	bl	8001a4e <HAL_I2SEx_TxRxCpltCallback>
}
 8001b8e:	e7f8      	b.n	8001b82 <I2SEx_RxISR_I2S+0x2e>

08001b90 <HAL_I2SEx_FullDuplex_IRQHandler>:
{
 8001b90:	b510      	push	{r4, lr}
 8001b92:	b086      	sub	sp, #24
 8001b94:	4604      	mov	r4, r0
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8001b96:	6803      	ldr	r3, [r0, #0]
 8001b98:	689a      	ldr	r2, [r3, #8]
 8001b9a:	9205      	str	r2, [sp, #20]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8001b9c:	4a70      	ldr	r2, [pc, #448]	; (8001d60 <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d06f      	beq.n	8001c82 <HAL_I2SEx_FullDuplex_IRQHandler+0xf2>
 8001ba2:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8001ba6:	6891      	ldr	r1, [r2, #8]
 8001ba8:	9104      	str	r1, [sp, #16]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	9303      	str	r3, [sp, #12]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8001bae:	6853      	ldr	r3, [r2, #4]
 8001bb0:	9302      	str	r3, [sp, #8]
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8001bb2:	6863      	ldr	r3, [r4, #4]
 8001bb4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001bb8:	d001      	beq.n	8001bbe <HAL_I2SEx_FullDuplex_IRQHandler+0x2e>
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d170      	bne.n	8001ca0 <HAL_I2SEx_FullDuplex_IRQHandler+0x110>
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8001bbe:	9b05      	ldr	r3, [sp, #20]
 8001bc0:	f013 0f02 	tst.w	r3, #2
 8001bc4:	d003      	beq.n	8001bce <HAL_I2SEx_FullDuplex_IRQHandler+0x3e>
 8001bc6:	9b03      	ldr	r3, [sp, #12]
 8001bc8:	f013 0f80 	tst.w	r3, #128	; 0x80
 8001bcc:	d15c      	bne.n	8001c88 <HAL_I2SEx_FullDuplex_IRQHandler+0xf8>
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8001bce:	9b04      	ldr	r3, [sp, #16]
 8001bd0:	f013 0f01 	tst.w	r3, #1
 8001bd4:	d003      	beq.n	8001bde <HAL_I2SEx_FullDuplex_IRQHandler+0x4e>
 8001bd6:	9b02      	ldr	r3, [sp, #8]
 8001bd8:	f013 0f40 	tst.w	r3, #64	; 0x40
 8001bdc:	d158      	bne.n	8001c90 <HAL_I2SEx_FullDuplex_IRQHandler+0x100>
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8001bde:	9b04      	ldr	r3, [sp, #16]
 8001be0:	f013 0f40 	tst.w	r3, #64	; 0x40
 8001be4:	d024      	beq.n	8001c30 <HAL_I2SEx_FullDuplex_IRQHandler+0xa0>
 8001be6:	9b02      	ldr	r3, [sp, #8]
 8001be8:	f013 0f20 	tst.w	r3, #32
 8001bec:	d020      	beq.n	8001c30 <HAL_I2SEx_FullDuplex_IRQHandler+0xa0>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001bee:	6822      	ldr	r2, [r4, #0]
 8001bf0:	4b5b      	ldr	r3, [pc, #364]	; (8001d60 <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>)
 8001bf2:	429a      	cmp	r2, r3
 8001bf4:	d050      	beq.n	8001c98 <HAL_I2SEx_FullDuplex_IRQHandler+0x108>
 8001bf6:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8001bfa:	6853      	ldr	r3, [r2, #4]
 8001bfc:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8001c00:	6053      	str	r3, [r2, #4]
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001c02:	6822      	ldr	r2, [r4, #0]
 8001c04:	6853      	ldr	r3, [r2, #4]
 8001c06:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001c0a:	6053      	str	r3, [r2, #4]
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	9300      	str	r3, [sp, #0]
 8001c10:	6823      	ldr	r3, [r4, #0]
 8001c12:	68da      	ldr	r2, [r3, #12]
 8001c14:	9200      	str	r2, [sp, #0]
 8001c16:	689b      	ldr	r3, [r3, #8]
 8001c18:	9300      	str	r3, [sp, #0]
 8001c1a:	9b00      	ldr	r3, [sp, #0]
      hi2s->State = HAL_I2S_STATE_READY;
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8001c22:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001c24:	f043 0302 	orr.w	r3, r3, #2
 8001c28:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8001c2a:	4620      	mov	r0, r4
 8001c2c:	f7ff fe92 	bl	8001954 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8001c30:	9b05      	ldr	r3, [sp, #20]
 8001c32:	f013 0f08 	tst.w	r3, #8
 8001c36:	d022      	beq.n	8001c7e <HAL_I2SEx_FullDuplex_IRQHandler+0xee>
 8001c38:	9b03      	ldr	r3, [sp, #12]
 8001c3a:	f013 0f20 	tst.w	r3, #32
 8001c3e:	d01e      	beq.n	8001c7e <HAL_I2SEx_FullDuplex_IRQHandler+0xee>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001c40:	6822      	ldr	r2, [r4, #0]
 8001c42:	6853      	ldr	r3, [r2, #4]
 8001c44:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001c48:	6053      	str	r3, [r2, #4]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001c4a:	6822      	ldr	r2, [r4, #0]
 8001c4c:	4b44      	ldr	r3, [pc, #272]	; (8001d60 <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>)
 8001c4e:	429a      	cmp	r2, r3
 8001c50:	d024      	beq.n	8001c9c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8001c52:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8001c56:	6853      	ldr	r3, [r2, #4]
 8001c58:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8001c5c:	6053      	str	r3, [r2, #4]
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8001c5e:	2300      	movs	r3, #0
 8001c60:	9301      	str	r3, [sp, #4]
 8001c62:	6823      	ldr	r3, [r4, #0]
 8001c64:	689b      	ldr	r3, [r3, #8]
 8001c66:	9301      	str	r3, [sp, #4]
 8001c68:	9b01      	ldr	r3, [sp, #4]
      hi2s->State = HAL_I2S_STATE_READY;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8001c70:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001c72:	f043 0304 	orr.w	r3, r3, #4
 8001c76:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8001c78:	4620      	mov	r0, r4
 8001c7a:	f7ff fe6b 	bl	8001954 <HAL_I2S_ErrorCallback>
}
 8001c7e:	b006      	add	sp, #24
 8001c80:	bd10      	pop	{r4, pc}
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8001c82:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 8001c86:	e78e      	b.n	8001ba6 <HAL_I2SEx_FullDuplex_IRQHandler+0x16>
      I2SEx_TxISR_I2S(hi2s);
 8001c88:	4620      	mov	r0, r4
 8001c8a:	f7ff fee1 	bl	8001a50 <I2SEx_TxISR_I2S>
 8001c8e:	e79e      	b.n	8001bce <HAL_I2SEx_FullDuplex_IRQHandler+0x3e>
      I2SEx_RxISR_I2SExt(hi2s);
 8001c90:	4620      	mov	r0, r4
 8001c92:	f7ff fefb 	bl	8001a8c <I2SEx_RxISR_I2SExt>
 8001c96:	e7a2      	b.n	8001bde <HAL_I2SEx_FullDuplex_IRQHandler+0x4e>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001c98:	4a32      	ldr	r2, [pc, #200]	; (8001d64 <HAL_I2SEx_FullDuplex_IRQHandler+0x1d4>)
 8001c9a:	e7ae      	b.n	8001bfa <HAL_I2SEx_FullDuplex_IRQHandler+0x6a>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001c9c:	4a31      	ldr	r2, [pc, #196]	; (8001d64 <HAL_I2SEx_FullDuplex_IRQHandler+0x1d4>)
 8001c9e:	e7da      	b.n	8001c56 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8001ca0:	9b04      	ldr	r3, [sp, #16]
 8001ca2:	f013 0f02 	tst.w	r3, #2
 8001ca6:	d003      	beq.n	8001cb0 <HAL_I2SEx_FullDuplex_IRQHandler+0x120>
 8001ca8:	9b02      	ldr	r3, [sp, #8]
 8001caa:	f013 0f80 	tst.w	r3, #128	; 0x80
 8001cae:	d14a      	bne.n	8001d46 <HAL_I2SEx_FullDuplex_IRQHandler+0x1b6>
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8001cb0:	9b05      	ldr	r3, [sp, #20]
 8001cb2:	f013 0f01 	tst.w	r3, #1
 8001cb6:	d003      	beq.n	8001cc0 <HAL_I2SEx_FullDuplex_IRQHandler+0x130>
 8001cb8:	9b03      	ldr	r3, [sp, #12]
 8001cba:	f013 0f40 	tst.w	r3, #64	; 0x40
 8001cbe:	d146      	bne.n	8001d4e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8001cc0:	9b05      	ldr	r3, [sp, #20]
 8001cc2:	f013 0f40 	tst.w	r3, #64	; 0x40
 8001cc6:	d01c      	beq.n	8001d02 <HAL_I2SEx_FullDuplex_IRQHandler+0x172>
 8001cc8:	9b03      	ldr	r3, [sp, #12]
 8001cca:	f013 0f20 	tst.w	r3, #32
 8001cce:	d018      	beq.n	8001d02 <HAL_I2SEx_FullDuplex_IRQHandler+0x172>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001cd0:	6822      	ldr	r2, [r4, #0]
 8001cd2:	6853      	ldr	r3, [r2, #4]
 8001cd4:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8001cd8:	6053      	str	r3, [r2, #4]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001cda:	6822      	ldr	r2, [r4, #0]
 8001cdc:	4b20      	ldr	r3, [pc, #128]	; (8001d60 <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>)
 8001cde:	429a      	cmp	r2, r3
 8001ce0:	d039      	beq.n	8001d56 <HAL_I2SEx_FullDuplex_IRQHandler+0x1c6>
 8001ce2:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8001ce6:	6853      	ldr	r3, [r2, #4]
 8001ce8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001cec:	6053      	str	r3, [r2, #4]
      hi2s->State = HAL_I2S_STATE_READY;
 8001cee:	2301      	movs	r3, #1
 8001cf0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8001cf4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001cf6:	f043 0302 	orr.w	r3, r3, #2
 8001cfa:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8001cfc:	4620      	mov	r0, r4
 8001cfe:	f7ff fe29 	bl	8001954 <HAL_I2S_ErrorCallback>
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8001d02:	9b04      	ldr	r3, [sp, #16]
 8001d04:	f013 0f08 	tst.w	r3, #8
 8001d08:	d0b9      	beq.n	8001c7e <HAL_I2SEx_FullDuplex_IRQHandler+0xee>
 8001d0a:	9b02      	ldr	r3, [sp, #8]
 8001d0c:	f013 0f20 	tst.w	r3, #32
 8001d10:	d0b5      	beq.n	8001c7e <HAL_I2SEx_FullDuplex_IRQHandler+0xee>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001d12:	6822      	ldr	r2, [r4, #0]
 8001d14:	4b12      	ldr	r3, [pc, #72]	; (8001d60 <HAL_I2SEx_FullDuplex_IRQHandler+0x1d0>)
 8001d16:	429a      	cmp	r2, r3
 8001d18:	d01f      	beq.n	8001d5a <HAL_I2SEx_FullDuplex_IRQHandler+0x1ca>
 8001d1a:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8001d1e:	6853      	ldr	r3, [r2, #4]
 8001d20:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001d24:	6053      	str	r3, [r2, #4]
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001d26:	6822      	ldr	r2, [r4, #0]
 8001d28:	6853      	ldr	r3, [r2, #4]
 8001d2a:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8001d2e:	6053      	str	r3, [r2, #4]
      hi2s->State = HAL_I2S_STATE_READY;
 8001d30:	2301      	movs	r3, #1
 8001d32:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8001d36:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001d38:	f043 0304 	orr.w	r3, r3, #4
 8001d3c:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8001d3e:	4620      	mov	r0, r4
 8001d40:	f7ff fe08 	bl	8001954 <HAL_I2S_ErrorCallback>
}
 8001d44:	e79b      	b.n	8001c7e <HAL_I2SEx_FullDuplex_IRQHandler+0xee>
      I2SEx_TxISR_I2SExt(hi2s);
 8001d46:	4620      	mov	r0, r4
 8001d48:	f7ff fed2 	bl	8001af0 <I2SEx_TxISR_I2SExt>
 8001d4c:	e7b0      	b.n	8001cb0 <HAL_I2SEx_FullDuplex_IRQHandler+0x120>
      I2SEx_RxISR_I2S(hi2s);
 8001d4e:	4620      	mov	r0, r4
 8001d50:	f7ff ff00 	bl	8001b54 <I2SEx_RxISR_I2S>
 8001d54:	e7b4      	b.n	8001cc0 <HAL_I2SEx_FullDuplex_IRQHandler+0x130>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001d56:	4a03      	ldr	r2, [pc, #12]	; (8001d64 <HAL_I2SEx_FullDuplex_IRQHandler+0x1d4>)
 8001d58:	e7c5      	b.n	8001ce6 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001d5a:	4a02      	ldr	r2, [pc, #8]	; (8001d64 <HAL_I2SEx_FullDuplex_IRQHandler+0x1d4>)
 8001d5c:	e7df      	b.n	8001d1e <HAL_I2SEx_FullDuplex_IRQHandler+0x18e>
 8001d5e:	bf00      	nop
 8001d60:	40003800 	.word	0x40003800
 8001d64:	40003400 	.word	0x40003400

08001d68 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001d68:	2800      	cmp	r0, #0
 8001d6a:	f000 81df 	beq.w	800212c <HAL_RCC_OscConfig+0x3c4>
{
 8001d6e:	b570      	push	{r4, r5, r6, lr}
 8001d70:	b082      	sub	sp, #8
 8001d72:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d74:	6803      	ldr	r3, [r0, #0]
 8001d76:	f013 0f01 	tst.w	r3, #1
 8001d7a:	d03b      	beq.n	8001df4 <HAL_RCC_OscConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001d7c:	4ba6      	ldr	r3, [pc, #664]	; (8002018 <HAL_RCC_OscConfig+0x2b0>)
 8001d7e:	689b      	ldr	r3, [r3, #8]
 8001d80:	f003 030c 	and.w	r3, r3, #12
 8001d84:	2b04      	cmp	r3, #4
 8001d86:	d02c      	beq.n	8001de2 <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001d88:	4ba3      	ldr	r3, [pc, #652]	; (8002018 <HAL_RCC_OscConfig+0x2b0>)
 8001d8a:	689b      	ldr	r3, [r3, #8]
 8001d8c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001d90:	2b08      	cmp	r3, #8
 8001d92:	d021      	beq.n	8001dd8 <HAL_RCC_OscConfig+0x70>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d94:	6863      	ldr	r3, [r4, #4]
 8001d96:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d9a:	d04f      	beq.n	8001e3c <HAL_RCC_OscConfig+0xd4>
 8001d9c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001da0:	d052      	beq.n	8001e48 <HAL_RCC_OscConfig+0xe0>
 8001da2:	4b9d      	ldr	r3, [pc, #628]	; (8002018 <HAL_RCC_OscConfig+0x2b0>)
 8001da4:	681a      	ldr	r2, [r3, #0]
 8001da6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001daa:	601a      	str	r2, [r3, #0]
 8001dac:	681a      	ldr	r2, [r3, #0]
 8001dae:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001db2:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001db4:	6863      	ldr	r3, [r4, #4]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d050      	beq.n	8001e5c <HAL_RCC_OscConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dba:	f7ff f839 	bl	8000e30 <HAL_GetTick>
 8001dbe:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dc0:	4b95      	ldr	r3, [pc, #596]	; (8002018 <HAL_RCC_OscConfig+0x2b0>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001dc8:	d114      	bne.n	8001df4 <HAL_RCC_OscConfig+0x8c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001dca:	f7ff f831 	bl	8000e30 <HAL_GetTick>
 8001dce:	1b40      	subs	r0, r0, r5
 8001dd0:	2864      	cmp	r0, #100	; 0x64
 8001dd2:	d9f5      	bls.n	8001dc0 <HAL_RCC_OscConfig+0x58>
          {
            return HAL_TIMEOUT;
 8001dd4:	2003      	movs	r0, #3
 8001dd6:	e1b0      	b.n	800213a <HAL_RCC_OscConfig+0x3d2>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001dd8:	4b8f      	ldr	r3, [pc, #572]	; (8002018 <HAL_RCC_OscConfig+0x2b0>)
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8001de0:	d0d8      	beq.n	8001d94 <HAL_RCC_OscConfig+0x2c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001de2:	4b8d      	ldr	r3, [pc, #564]	; (8002018 <HAL_RCC_OscConfig+0x2b0>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001dea:	d003      	beq.n	8001df4 <HAL_RCC_OscConfig+0x8c>
 8001dec:	6863      	ldr	r3, [r4, #4]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	f000 819e 	beq.w	8002130 <HAL_RCC_OscConfig+0x3c8>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001df4:	6823      	ldr	r3, [r4, #0]
 8001df6:	f013 0f02 	tst.w	r3, #2
 8001dfa:	d054      	beq.n	8001ea6 <HAL_RCC_OscConfig+0x13e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001dfc:	4b86      	ldr	r3, [pc, #536]	; (8002018 <HAL_RCC_OscConfig+0x2b0>)
 8001dfe:	689b      	ldr	r3, [r3, #8]
 8001e00:	f013 0f0c 	tst.w	r3, #12
 8001e04:	d03e      	beq.n	8001e84 <HAL_RCC_OscConfig+0x11c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001e06:	4b84      	ldr	r3, [pc, #528]	; (8002018 <HAL_RCC_OscConfig+0x2b0>)
 8001e08:	689b      	ldr	r3, [r3, #8]
 8001e0a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001e0e:	2b08      	cmp	r3, #8
 8001e10:	d033      	beq.n	8001e7a <HAL_RCC_OscConfig+0x112>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001e12:	68e3      	ldr	r3, [r4, #12]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d067      	beq.n	8001ee8 <HAL_RCC_OscConfig+0x180>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e18:	4b80      	ldr	r3, [pc, #512]	; (800201c <HAL_RCC_OscConfig+0x2b4>)
 8001e1a:	2201      	movs	r2, #1
 8001e1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e1e:	f7ff f807 	bl	8000e30 <HAL_GetTick>
 8001e22:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e24:	4b7c      	ldr	r3, [pc, #496]	; (8002018 <HAL_RCC_OscConfig+0x2b0>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f013 0f02 	tst.w	r3, #2
 8001e2c:	d153      	bne.n	8001ed6 <HAL_RCC_OscConfig+0x16e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e2e:	f7fe ffff 	bl	8000e30 <HAL_GetTick>
 8001e32:	1b40      	subs	r0, r0, r5
 8001e34:	2802      	cmp	r0, #2
 8001e36:	d9f5      	bls.n	8001e24 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8001e38:	2003      	movs	r0, #3
 8001e3a:	e17e      	b.n	800213a <HAL_RCC_OscConfig+0x3d2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e3c:	4a76      	ldr	r2, [pc, #472]	; (8002018 <HAL_RCC_OscConfig+0x2b0>)
 8001e3e:	6813      	ldr	r3, [r2, #0]
 8001e40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e44:	6013      	str	r3, [r2, #0]
 8001e46:	e7b5      	b.n	8001db4 <HAL_RCC_OscConfig+0x4c>
 8001e48:	4b73      	ldr	r3, [pc, #460]	; (8002018 <HAL_RCC_OscConfig+0x2b0>)
 8001e4a:	681a      	ldr	r2, [r3, #0]
 8001e4c:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001e50:	601a      	str	r2, [r3, #0]
 8001e52:	681a      	ldr	r2, [r3, #0]
 8001e54:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001e58:	601a      	str	r2, [r3, #0]
 8001e5a:	e7ab      	b.n	8001db4 <HAL_RCC_OscConfig+0x4c>
        tickstart = HAL_GetTick();
 8001e5c:	f7fe ffe8 	bl	8000e30 <HAL_GetTick>
 8001e60:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e62:	4b6d      	ldr	r3, [pc, #436]	; (8002018 <HAL_RCC_OscConfig+0x2b0>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001e6a:	d0c3      	beq.n	8001df4 <HAL_RCC_OscConfig+0x8c>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e6c:	f7fe ffe0 	bl	8000e30 <HAL_GetTick>
 8001e70:	1b40      	subs	r0, r0, r5
 8001e72:	2864      	cmp	r0, #100	; 0x64
 8001e74:	d9f5      	bls.n	8001e62 <HAL_RCC_OscConfig+0xfa>
            return HAL_TIMEOUT;
 8001e76:	2003      	movs	r0, #3
 8001e78:	e15f      	b.n	800213a <HAL_RCC_OscConfig+0x3d2>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001e7a:	4b67      	ldr	r3, [pc, #412]	; (8002018 <HAL_RCC_OscConfig+0x2b0>)
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8001e82:	d1c6      	bne.n	8001e12 <HAL_RCC_OscConfig+0xaa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e84:	4b64      	ldr	r3, [pc, #400]	; (8002018 <HAL_RCC_OscConfig+0x2b0>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f013 0f02 	tst.w	r3, #2
 8001e8c:	d003      	beq.n	8001e96 <HAL_RCC_OscConfig+0x12e>
 8001e8e:	68e3      	ldr	r3, [r4, #12]
 8001e90:	2b01      	cmp	r3, #1
 8001e92:	f040 814f 	bne.w	8002134 <HAL_RCC_OscConfig+0x3cc>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e96:	4a60      	ldr	r2, [pc, #384]	; (8002018 <HAL_RCC_OscConfig+0x2b0>)
 8001e98:	6813      	ldr	r3, [r2, #0]
 8001e9a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001e9e:	6921      	ldr	r1, [r4, #16]
 8001ea0:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001ea4:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ea6:	6823      	ldr	r3, [r4, #0]
 8001ea8:	f013 0f08 	tst.w	r3, #8
 8001eac:	d040      	beq.n	8001f30 <HAL_RCC_OscConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001eae:	6963      	ldr	r3, [r4, #20]
 8001eb0:	b363      	cbz	r3, 8001f0c <HAL_RCC_OscConfig+0x1a4>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001eb2:	4b5b      	ldr	r3, [pc, #364]	; (8002020 <HAL_RCC_OscConfig+0x2b8>)
 8001eb4:	2201      	movs	r2, #1
 8001eb6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001eb8:	f7fe ffba 	bl	8000e30 <HAL_GetTick>
 8001ebc:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ebe:	4b56      	ldr	r3, [pc, #344]	; (8002018 <HAL_RCC_OscConfig+0x2b0>)
 8001ec0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001ec2:	f013 0f02 	tst.w	r3, #2
 8001ec6:	d133      	bne.n	8001f30 <HAL_RCC_OscConfig+0x1c8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ec8:	f7fe ffb2 	bl	8000e30 <HAL_GetTick>
 8001ecc:	1b40      	subs	r0, r0, r5
 8001ece:	2802      	cmp	r0, #2
 8001ed0:	d9f5      	bls.n	8001ebe <HAL_RCC_OscConfig+0x156>
        {
          return HAL_TIMEOUT;
 8001ed2:	2003      	movs	r0, #3
 8001ed4:	e131      	b.n	800213a <HAL_RCC_OscConfig+0x3d2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ed6:	4a50      	ldr	r2, [pc, #320]	; (8002018 <HAL_RCC_OscConfig+0x2b0>)
 8001ed8:	6813      	ldr	r3, [r2, #0]
 8001eda:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001ede:	6921      	ldr	r1, [r4, #16]
 8001ee0:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001ee4:	6013      	str	r3, [r2, #0]
 8001ee6:	e7de      	b.n	8001ea6 <HAL_RCC_OscConfig+0x13e>
        __HAL_RCC_HSI_DISABLE();
 8001ee8:	4b4c      	ldr	r3, [pc, #304]	; (800201c <HAL_RCC_OscConfig+0x2b4>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001eee:	f7fe ff9f 	bl	8000e30 <HAL_GetTick>
 8001ef2:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ef4:	4b48      	ldr	r3, [pc, #288]	; (8002018 <HAL_RCC_OscConfig+0x2b0>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f013 0f02 	tst.w	r3, #2
 8001efc:	d0d3      	beq.n	8001ea6 <HAL_RCC_OscConfig+0x13e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001efe:	f7fe ff97 	bl	8000e30 <HAL_GetTick>
 8001f02:	1b40      	subs	r0, r0, r5
 8001f04:	2802      	cmp	r0, #2
 8001f06:	d9f5      	bls.n	8001ef4 <HAL_RCC_OscConfig+0x18c>
            return HAL_TIMEOUT;
 8001f08:	2003      	movs	r0, #3
 8001f0a:	e116      	b.n	800213a <HAL_RCC_OscConfig+0x3d2>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f0c:	4b44      	ldr	r3, [pc, #272]	; (8002020 <HAL_RCC_OscConfig+0x2b8>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f12:	f7fe ff8d 	bl	8000e30 <HAL_GetTick>
 8001f16:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f18:	4b3f      	ldr	r3, [pc, #252]	; (8002018 <HAL_RCC_OscConfig+0x2b0>)
 8001f1a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001f1c:	f013 0f02 	tst.w	r3, #2
 8001f20:	d006      	beq.n	8001f30 <HAL_RCC_OscConfig+0x1c8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f22:	f7fe ff85 	bl	8000e30 <HAL_GetTick>
 8001f26:	1b40      	subs	r0, r0, r5
 8001f28:	2802      	cmp	r0, #2
 8001f2a:	d9f5      	bls.n	8001f18 <HAL_RCC_OscConfig+0x1b0>
        {
          return HAL_TIMEOUT;
 8001f2c:	2003      	movs	r0, #3
 8001f2e:	e104      	b.n	800213a <HAL_RCC_OscConfig+0x3d2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f30:	6823      	ldr	r3, [r4, #0]
 8001f32:	f013 0f04 	tst.w	r3, #4
 8001f36:	d078      	beq.n	800202a <HAL_RCC_OscConfig+0x2c2>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f38:	4b37      	ldr	r3, [pc, #220]	; (8002018 <HAL_RCC_OscConfig+0x2b0>)
 8001f3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f3c:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8001f40:	d10d      	bne.n	8001f5e <HAL_RCC_OscConfig+0x1f6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f42:	2300      	movs	r3, #0
 8001f44:	9301      	str	r3, [sp, #4]
 8001f46:	4b34      	ldr	r3, [pc, #208]	; (8002018 <HAL_RCC_OscConfig+0x2b0>)
 8001f48:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001f4a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001f4e:	641a      	str	r2, [r3, #64]	; 0x40
 8001f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f56:	9301      	str	r3, [sp, #4]
 8001f58:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001f5a:	2501      	movs	r5, #1
 8001f5c:	e000      	b.n	8001f60 <HAL_RCC_OscConfig+0x1f8>
    FlagStatus       pwrclkchanged = RESET;
 8001f5e:	2500      	movs	r5, #0
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f60:	4b30      	ldr	r3, [pc, #192]	; (8002024 <HAL_RCC_OscConfig+0x2bc>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001f68:	d021      	beq.n	8001fae <HAL_RCC_OscConfig+0x246>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f6a:	68a3      	ldr	r3, [r4, #8]
 8001f6c:	2b01      	cmp	r3, #1
 8001f6e:	d032      	beq.n	8001fd6 <HAL_RCC_OscConfig+0x26e>
 8001f70:	2b05      	cmp	r3, #5
 8001f72:	d036      	beq.n	8001fe2 <HAL_RCC_OscConfig+0x27a>
 8001f74:	4b28      	ldr	r3, [pc, #160]	; (8002018 <HAL_RCC_OscConfig+0x2b0>)
 8001f76:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001f78:	f022 0201 	bic.w	r2, r2, #1
 8001f7c:	671a      	str	r2, [r3, #112]	; 0x70
 8001f7e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001f80:	f022 0204 	bic.w	r2, r2, #4
 8001f84:	671a      	str	r2, [r3, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001f86:	68a3      	ldr	r3, [r4, #8]
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d034      	beq.n	8001ff6 <HAL_RCC_OscConfig+0x28e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f8c:	f7fe ff50 	bl	8000e30 <HAL_GetTick>
 8001f90:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f92:	4b21      	ldr	r3, [pc, #132]	; (8002018 <HAL_RCC_OscConfig+0x2b0>)
 8001f94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f96:	f013 0f02 	tst.w	r3, #2
 8001f9a:	d145      	bne.n	8002028 <HAL_RCC_OscConfig+0x2c0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f9c:	f7fe ff48 	bl	8000e30 <HAL_GetTick>
 8001fa0:	1b80      	subs	r0, r0, r6
 8001fa2:	f241 3388 	movw	r3, #5000	; 0x1388
 8001fa6:	4298      	cmp	r0, r3
 8001fa8:	d9f3      	bls.n	8001f92 <HAL_RCC_OscConfig+0x22a>
        {
          return HAL_TIMEOUT;
 8001faa:	2003      	movs	r0, #3
 8001fac:	e0c5      	b.n	800213a <HAL_RCC_OscConfig+0x3d2>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fae:	4a1d      	ldr	r2, [pc, #116]	; (8002024 <HAL_RCC_OscConfig+0x2bc>)
 8001fb0:	6813      	ldr	r3, [r2, #0]
 8001fb2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fb6:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8001fb8:	f7fe ff3a 	bl	8000e30 <HAL_GetTick>
 8001fbc:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fbe:	4b19      	ldr	r3, [pc, #100]	; (8002024 <HAL_RCC_OscConfig+0x2bc>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001fc6:	d1d0      	bne.n	8001f6a <HAL_RCC_OscConfig+0x202>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fc8:	f7fe ff32 	bl	8000e30 <HAL_GetTick>
 8001fcc:	1b80      	subs	r0, r0, r6
 8001fce:	2802      	cmp	r0, #2
 8001fd0:	d9f5      	bls.n	8001fbe <HAL_RCC_OscConfig+0x256>
          return HAL_TIMEOUT;
 8001fd2:	2003      	movs	r0, #3
 8001fd4:	e0b1      	b.n	800213a <HAL_RCC_OscConfig+0x3d2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fd6:	4a10      	ldr	r2, [pc, #64]	; (8002018 <HAL_RCC_OscConfig+0x2b0>)
 8001fd8:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8001fda:	f043 0301 	orr.w	r3, r3, #1
 8001fde:	6713      	str	r3, [r2, #112]	; 0x70
 8001fe0:	e7d1      	b.n	8001f86 <HAL_RCC_OscConfig+0x21e>
 8001fe2:	4b0d      	ldr	r3, [pc, #52]	; (8002018 <HAL_RCC_OscConfig+0x2b0>)
 8001fe4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001fe6:	f042 0204 	orr.w	r2, r2, #4
 8001fea:	671a      	str	r2, [r3, #112]	; 0x70
 8001fec:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001fee:	f042 0201 	orr.w	r2, r2, #1
 8001ff2:	671a      	str	r2, [r3, #112]	; 0x70
 8001ff4:	e7c7      	b.n	8001f86 <HAL_RCC_OscConfig+0x21e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ff6:	f7fe ff1b 	bl	8000e30 <HAL_GetTick>
 8001ffa:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ffc:	4b06      	ldr	r3, [pc, #24]	; (8002018 <HAL_RCC_OscConfig+0x2b0>)
 8001ffe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002000:	f013 0f02 	tst.w	r3, #2
 8002004:	d010      	beq.n	8002028 <HAL_RCC_OscConfig+0x2c0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002006:	f7fe ff13 	bl	8000e30 <HAL_GetTick>
 800200a:	1b80      	subs	r0, r0, r6
 800200c:	f241 3388 	movw	r3, #5000	; 0x1388
 8002010:	4298      	cmp	r0, r3
 8002012:	d9f3      	bls.n	8001ffc <HAL_RCC_OscConfig+0x294>
        {
          return HAL_TIMEOUT;
 8002014:	2003      	movs	r0, #3
 8002016:	e090      	b.n	800213a <HAL_RCC_OscConfig+0x3d2>
 8002018:	40023800 	.word	0x40023800
 800201c:	42470000 	.word	0x42470000
 8002020:	42470e80 	.word	0x42470e80
 8002024:	40007000 	.word	0x40007000
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002028:	b9ed      	cbnz	r5, 8002066 <HAL_RCC_OscConfig+0x2fe>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800202a:	69a3      	ldr	r3, [r4, #24]
 800202c:	2b00      	cmp	r3, #0
 800202e:	f000 8083 	beq.w	8002138 <HAL_RCC_OscConfig+0x3d0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002032:	4a49      	ldr	r2, [pc, #292]	; (8002158 <HAL_RCC_OscConfig+0x3f0>)
 8002034:	6892      	ldr	r2, [r2, #8]
 8002036:	f002 020c 	and.w	r2, r2, #12
 800203a:	2a08      	cmp	r2, #8
 800203c:	d051      	beq.n	80020e2 <HAL_RCC_OscConfig+0x37a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800203e:	2b02      	cmp	r3, #2
 8002040:	d017      	beq.n	8002072 <HAL_RCC_OscConfig+0x30a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002042:	4b46      	ldr	r3, [pc, #280]	; (800215c <HAL_RCC_OscConfig+0x3f4>)
 8002044:	2200      	movs	r2, #0
 8002046:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002048:	f7fe fef2 	bl	8000e30 <HAL_GetTick>
 800204c:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800204e:	4b42      	ldr	r3, [pc, #264]	; (8002158 <HAL_RCC_OscConfig+0x3f0>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002056:	d042      	beq.n	80020de <HAL_RCC_OscConfig+0x376>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002058:	f7fe feea 	bl	8000e30 <HAL_GetTick>
 800205c:	1b00      	subs	r0, r0, r4
 800205e:	2802      	cmp	r0, #2
 8002060:	d9f5      	bls.n	800204e <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 8002062:	2003      	movs	r0, #3
 8002064:	e069      	b.n	800213a <HAL_RCC_OscConfig+0x3d2>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002066:	4a3c      	ldr	r2, [pc, #240]	; (8002158 <HAL_RCC_OscConfig+0x3f0>)
 8002068:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800206a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800206e:	6413      	str	r3, [r2, #64]	; 0x40
 8002070:	e7db      	b.n	800202a <HAL_RCC_OscConfig+0x2c2>
        __HAL_RCC_PLL_DISABLE();
 8002072:	4b3a      	ldr	r3, [pc, #232]	; (800215c <HAL_RCC_OscConfig+0x3f4>)
 8002074:	2200      	movs	r2, #0
 8002076:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002078:	f7fe feda 	bl	8000e30 <HAL_GetTick>
 800207c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800207e:	4b36      	ldr	r3, [pc, #216]	; (8002158 <HAL_RCC_OscConfig+0x3f0>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002086:	d006      	beq.n	8002096 <HAL_RCC_OscConfig+0x32e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002088:	f7fe fed2 	bl	8000e30 <HAL_GetTick>
 800208c:	1b40      	subs	r0, r0, r5
 800208e:	2802      	cmp	r0, #2
 8002090:	d9f5      	bls.n	800207e <HAL_RCC_OscConfig+0x316>
            return HAL_TIMEOUT;
 8002092:	2003      	movs	r0, #3
 8002094:	e051      	b.n	800213a <HAL_RCC_OscConfig+0x3d2>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002096:	69e3      	ldr	r3, [r4, #28]
 8002098:	6a22      	ldr	r2, [r4, #32]
 800209a:	4313      	orrs	r3, r2
 800209c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800209e:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80020a2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80020a4:	0852      	lsrs	r2, r2, #1
 80020a6:	3a01      	subs	r2, #1
 80020a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80020ac:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80020ae:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80020b2:	4a29      	ldr	r2, [pc, #164]	; (8002158 <HAL_RCC_OscConfig+0x3f0>)
 80020b4:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 80020b6:	4b29      	ldr	r3, [pc, #164]	; (800215c <HAL_RCC_OscConfig+0x3f4>)
 80020b8:	2201      	movs	r2, #1
 80020ba:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80020bc:	f7fe feb8 	bl	8000e30 <HAL_GetTick>
 80020c0:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020c2:	4b25      	ldr	r3, [pc, #148]	; (8002158 <HAL_RCC_OscConfig+0x3f0>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80020ca:	d106      	bne.n	80020da <HAL_RCC_OscConfig+0x372>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020cc:	f7fe feb0 	bl	8000e30 <HAL_GetTick>
 80020d0:	1b00      	subs	r0, r0, r4
 80020d2:	2802      	cmp	r0, #2
 80020d4:	d9f5      	bls.n	80020c2 <HAL_RCC_OscConfig+0x35a>
            return HAL_TIMEOUT;
 80020d6:	2003      	movs	r0, #3
 80020d8:	e02f      	b.n	800213a <HAL_RCC_OscConfig+0x3d2>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 80020da:	2000      	movs	r0, #0
 80020dc:	e02d      	b.n	800213a <HAL_RCC_OscConfig+0x3d2>
 80020de:	2000      	movs	r0, #0
 80020e0:	e02b      	b.n	800213a <HAL_RCC_OscConfig+0x3d2>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80020e2:	2b01      	cmp	r3, #1
 80020e4:	d02b      	beq.n	800213e <HAL_RCC_OscConfig+0x3d6>
        pll_config = RCC->PLLCFGR;
 80020e6:	4b1c      	ldr	r3, [pc, #112]	; (8002158 <HAL_RCC_OscConfig+0x3f0>)
 80020e8:	685b      	ldr	r3, [r3, #4]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020ea:	f403 0180 	and.w	r1, r3, #4194304	; 0x400000
 80020ee:	69e2      	ldr	r2, [r4, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80020f0:	4291      	cmp	r1, r2
 80020f2:	d126      	bne.n	8002142 <HAL_RCC_OscConfig+0x3da>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80020f4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80020f8:	6a21      	ldr	r1, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020fa:	428a      	cmp	r2, r1
 80020fc:	d123      	bne.n	8002146 <HAL_RCC_OscConfig+0x3de>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80020fe:	6a61      	ldr	r1, [r4, #36]	; 0x24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002100:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 8002104:	401a      	ands	r2, r3
 8002106:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 800210a:	d11e      	bne.n	800214a <HAL_RCC_OscConfig+0x3e2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800210c:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
 8002110:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002112:	0852      	lsrs	r2, r2, #1
 8002114:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002116:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 800211a:	d118      	bne.n	800214e <HAL_RCC_OscConfig+0x3e6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800211c:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8002120:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002122:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 8002126:	d114      	bne.n	8002152 <HAL_RCC_OscConfig+0x3ea>
  return HAL_OK;
 8002128:	2000      	movs	r0, #0
 800212a:	e006      	b.n	800213a <HAL_RCC_OscConfig+0x3d2>
    return HAL_ERROR;
 800212c:	2001      	movs	r0, #1
}
 800212e:	4770      	bx	lr
        return HAL_ERROR;
 8002130:	2001      	movs	r0, #1
 8002132:	e002      	b.n	800213a <HAL_RCC_OscConfig+0x3d2>
        return HAL_ERROR;
 8002134:	2001      	movs	r0, #1
 8002136:	e000      	b.n	800213a <HAL_RCC_OscConfig+0x3d2>
  return HAL_OK;
 8002138:	2000      	movs	r0, #0
}
 800213a:	b002      	add	sp, #8
 800213c:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 800213e:	2001      	movs	r0, #1
 8002140:	e7fb      	b.n	800213a <HAL_RCC_OscConfig+0x3d2>
          return HAL_ERROR;
 8002142:	2001      	movs	r0, #1
 8002144:	e7f9      	b.n	800213a <HAL_RCC_OscConfig+0x3d2>
 8002146:	2001      	movs	r0, #1
 8002148:	e7f7      	b.n	800213a <HAL_RCC_OscConfig+0x3d2>
 800214a:	2001      	movs	r0, #1
 800214c:	e7f5      	b.n	800213a <HAL_RCC_OscConfig+0x3d2>
 800214e:	2001      	movs	r0, #1
 8002150:	e7f3      	b.n	800213a <HAL_RCC_OscConfig+0x3d2>
 8002152:	2001      	movs	r0, #1
 8002154:	e7f1      	b.n	800213a <HAL_RCC_OscConfig+0x3d2>
 8002156:	bf00      	nop
 8002158:	40023800 	.word	0x40023800
 800215c:	42470060 	.word	0x42470060

08002160 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002162:	4b2f      	ldr	r3, [pc, #188]	; (8002220 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002164:	689b      	ldr	r3, [r3, #8]
 8002166:	f003 030c 	and.w	r3, r3, #12
 800216a:	2b04      	cmp	r3, #4
 800216c:	d053      	beq.n	8002216 <HAL_RCC_GetSysClockFreq+0xb6>
 800216e:	2b08      	cmp	r3, #8
 8002170:	d153      	bne.n	800221a <HAL_RCC_GetSysClockFreq+0xba>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002172:	4b2b      	ldr	r3, [pc, #172]	; (8002220 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002174:	685a      	ldr	r2, [r3, #4]
 8002176:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8002180:	d028      	beq.n	80021d4 <HAL_RCC_GetSysClockFreq+0x74>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002182:	4b27      	ldr	r3, [pc, #156]	; (8002220 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	f3c3 1388 	ubfx	r3, r3, #6, #9
 800218a:	0158      	lsls	r0, r3, #5
 800218c:	2100      	movs	r1, #0
 800218e:	1ac0      	subs	r0, r0, r3
 8002190:	f161 0100 	sbc.w	r1, r1, #0
 8002194:	018e      	lsls	r6, r1, #6
 8002196:	ea46 6690 	orr.w	r6, r6, r0, lsr #26
 800219a:	0187      	lsls	r7, r0, #6
 800219c:	1a3c      	subs	r4, r7, r0
 800219e:	eb66 0501 	sbc.w	r5, r6, r1
 80021a2:	00e9      	lsls	r1, r5, #3
 80021a4:	ea41 7154 	orr.w	r1, r1, r4, lsr #29
 80021a8:	00e0      	lsls	r0, r4, #3
 80021aa:	18c0      	adds	r0, r0, r3
 80021ac:	f141 0100 	adc.w	r1, r1, #0
 80021b0:	024b      	lsls	r3, r1, #9
 80021b2:	ea43 53d0 	orr.w	r3, r3, r0, lsr #23
 80021b6:	0244      	lsls	r4, r0, #9
 80021b8:	4620      	mov	r0, r4
 80021ba:	4619      	mov	r1, r3
 80021bc:	2300      	movs	r3, #0
 80021be:	f7fe f803 	bl	80001c8 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80021c2:	4b17      	ldr	r3, [pc, #92]	; (8002220 <HAL_RCC_GetSysClockFreq+0xc0>)
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80021ca:	3301      	adds	r3, #1
 80021cc:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 80021ce:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 80021d2:	e023      	b.n	800221c <HAL_RCC_GetSysClockFreq+0xbc>
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80021d4:	4b12      	ldr	r3, [pc, #72]	; (8002220 <HAL_RCC_GetSysClockFreq+0xc0>)
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	f3c3 1388 	ubfx	r3, r3, #6, #9
 80021dc:	015c      	lsls	r4, r3, #5
 80021de:	2500      	movs	r5, #0
 80021e0:	1ae4      	subs	r4, r4, r3
 80021e2:	f165 0500 	sbc.w	r5, r5, #0
 80021e6:	01ae      	lsls	r6, r5, #6
 80021e8:	ea46 6694 	orr.w	r6, r6, r4, lsr #26
 80021ec:	01a7      	lsls	r7, r4, #6
 80021ee:	1b38      	subs	r0, r7, r4
 80021f0:	eb66 0105 	sbc.w	r1, r6, r5
 80021f4:	00cc      	lsls	r4, r1, #3
 80021f6:	ea44 7450 	orr.w	r4, r4, r0, lsr #29
 80021fa:	00c5      	lsls	r5, r0, #3
 80021fc:	18e8      	adds	r0, r5, r3
 80021fe:	f144 0100 	adc.w	r1, r4, #0
 8002202:	028b      	lsls	r3, r1, #10
 8002204:	ea43 5390 	orr.w	r3, r3, r0, lsr #22
 8002208:	0284      	lsls	r4, r0, #10
 800220a:	4620      	mov	r0, r4
 800220c:	4619      	mov	r1, r3
 800220e:	2300      	movs	r3, #0
 8002210:	f7fd ffda 	bl	80001c8 <__aeabi_uldivmod>
 8002214:	e7d5      	b.n	80021c2 <HAL_RCC_GetSysClockFreq+0x62>
      sysclockfreq = HSE_VALUE;
 8002216:	4803      	ldr	r0, [pc, #12]	; (8002224 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002218:	e000      	b.n	800221c <HAL_RCC_GetSysClockFreq+0xbc>
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800221a:	4803      	ldr	r0, [pc, #12]	; (8002228 <HAL_RCC_GetSysClockFreq+0xc8>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800221c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800221e:	bf00      	nop
 8002220:	40023800 	.word	0x40023800
 8002224:	007a1200 	.word	0x007a1200
 8002228:	00f42400 	.word	0x00f42400

0800222c <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 800222c:	2800      	cmp	r0, #0
 800222e:	f000 809b 	beq.w	8002368 <HAL_RCC_ClockConfig+0x13c>
{
 8002232:	b570      	push	{r4, r5, r6, lr}
 8002234:	460d      	mov	r5, r1
 8002236:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002238:	4b4f      	ldr	r3, [pc, #316]	; (8002378 <HAL_RCC_ClockConfig+0x14c>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f003 0307 	and.w	r3, r3, #7
 8002240:	428b      	cmp	r3, r1
 8002242:	d208      	bcs.n	8002256 <HAL_RCC_ClockConfig+0x2a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002244:	b2cb      	uxtb	r3, r1
 8002246:	4a4c      	ldr	r2, [pc, #304]	; (8002378 <HAL_RCC_ClockConfig+0x14c>)
 8002248:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800224a:	6813      	ldr	r3, [r2, #0]
 800224c:	f003 0307 	and.w	r3, r3, #7
 8002250:	428b      	cmp	r3, r1
 8002252:	f040 808b 	bne.w	800236c <HAL_RCC_ClockConfig+0x140>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002256:	6823      	ldr	r3, [r4, #0]
 8002258:	f013 0f02 	tst.w	r3, #2
 800225c:	d017      	beq.n	800228e <HAL_RCC_ClockConfig+0x62>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800225e:	f013 0f04 	tst.w	r3, #4
 8002262:	d004      	beq.n	800226e <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002264:	4a45      	ldr	r2, [pc, #276]	; (800237c <HAL_RCC_ClockConfig+0x150>)
 8002266:	6893      	ldr	r3, [r2, #8]
 8002268:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800226c:	6093      	str	r3, [r2, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800226e:	6823      	ldr	r3, [r4, #0]
 8002270:	f013 0f08 	tst.w	r3, #8
 8002274:	d004      	beq.n	8002280 <HAL_RCC_ClockConfig+0x54>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002276:	4a41      	ldr	r2, [pc, #260]	; (800237c <HAL_RCC_ClockConfig+0x150>)
 8002278:	6893      	ldr	r3, [r2, #8]
 800227a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800227e:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002280:	4a3e      	ldr	r2, [pc, #248]	; (800237c <HAL_RCC_ClockConfig+0x150>)
 8002282:	6893      	ldr	r3, [r2, #8]
 8002284:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002288:	68a1      	ldr	r1, [r4, #8]
 800228a:	430b      	orrs	r3, r1
 800228c:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800228e:	6823      	ldr	r3, [r4, #0]
 8002290:	f013 0f01 	tst.w	r3, #1
 8002294:	d032      	beq.n	80022fc <HAL_RCC_ClockConfig+0xd0>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002296:	6863      	ldr	r3, [r4, #4]
 8002298:	2b01      	cmp	r3, #1
 800229a:	d021      	beq.n	80022e0 <HAL_RCC_ClockConfig+0xb4>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800229c:	1e9a      	subs	r2, r3, #2
 800229e:	2a01      	cmp	r2, #1
 80022a0:	d925      	bls.n	80022ee <HAL_RCC_ClockConfig+0xc2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022a2:	4a36      	ldr	r2, [pc, #216]	; (800237c <HAL_RCC_ClockConfig+0x150>)
 80022a4:	6812      	ldr	r2, [r2, #0]
 80022a6:	f012 0f02 	tst.w	r2, #2
 80022aa:	d061      	beq.n	8002370 <HAL_RCC_ClockConfig+0x144>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80022ac:	4933      	ldr	r1, [pc, #204]	; (800237c <HAL_RCC_ClockConfig+0x150>)
 80022ae:	688a      	ldr	r2, [r1, #8]
 80022b0:	f022 0203 	bic.w	r2, r2, #3
 80022b4:	4313      	orrs	r3, r2
 80022b6:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 80022b8:	f7fe fdba 	bl	8000e30 <HAL_GetTick>
 80022bc:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022be:	4b2f      	ldr	r3, [pc, #188]	; (800237c <HAL_RCC_ClockConfig+0x150>)
 80022c0:	689b      	ldr	r3, [r3, #8]
 80022c2:	f003 030c 	and.w	r3, r3, #12
 80022c6:	6862      	ldr	r2, [r4, #4]
 80022c8:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80022cc:	d016      	beq.n	80022fc <HAL_RCC_ClockConfig+0xd0>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022ce:	f7fe fdaf 	bl	8000e30 <HAL_GetTick>
 80022d2:	1b80      	subs	r0, r0, r6
 80022d4:	f241 3388 	movw	r3, #5000	; 0x1388
 80022d8:	4298      	cmp	r0, r3
 80022da:	d9f0      	bls.n	80022be <HAL_RCC_ClockConfig+0x92>
        return HAL_TIMEOUT;
 80022dc:	2003      	movs	r0, #3
 80022de:	e042      	b.n	8002366 <HAL_RCC_ClockConfig+0x13a>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022e0:	4a26      	ldr	r2, [pc, #152]	; (800237c <HAL_RCC_ClockConfig+0x150>)
 80022e2:	6812      	ldr	r2, [r2, #0]
 80022e4:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 80022e8:	d1e0      	bne.n	80022ac <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 80022ea:	2001      	movs	r0, #1
 80022ec:	e03b      	b.n	8002366 <HAL_RCC_ClockConfig+0x13a>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022ee:	4a23      	ldr	r2, [pc, #140]	; (800237c <HAL_RCC_ClockConfig+0x150>)
 80022f0:	6812      	ldr	r2, [r2, #0]
 80022f2:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 80022f6:	d1d9      	bne.n	80022ac <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 80022f8:	2001      	movs	r0, #1
 80022fa:	e034      	b.n	8002366 <HAL_RCC_ClockConfig+0x13a>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80022fc:	4b1e      	ldr	r3, [pc, #120]	; (8002378 <HAL_RCC_ClockConfig+0x14c>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f003 0307 	and.w	r3, r3, #7
 8002304:	42ab      	cmp	r3, r5
 8002306:	d907      	bls.n	8002318 <HAL_RCC_ClockConfig+0xec>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002308:	b2ea      	uxtb	r2, r5
 800230a:	4b1b      	ldr	r3, [pc, #108]	; (8002378 <HAL_RCC_ClockConfig+0x14c>)
 800230c:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f003 0307 	and.w	r3, r3, #7
 8002314:	42ab      	cmp	r3, r5
 8002316:	d12d      	bne.n	8002374 <HAL_RCC_ClockConfig+0x148>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002318:	6823      	ldr	r3, [r4, #0]
 800231a:	f013 0f04 	tst.w	r3, #4
 800231e:	d006      	beq.n	800232e <HAL_RCC_ClockConfig+0x102>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002320:	4a16      	ldr	r2, [pc, #88]	; (800237c <HAL_RCC_ClockConfig+0x150>)
 8002322:	6893      	ldr	r3, [r2, #8]
 8002324:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8002328:	68e1      	ldr	r1, [r4, #12]
 800232a:	430b      	orrs	r3, r1
 800232c:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800232e:	6823      	ldr	r3, [r4, #0]
 8002330:	f013 0f08 	tst.w	r3, #8
 8002334:	d007      	beq.n	8002346 <HAL_RCC_ClockConfig+0x11a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002336:	4a11      	ldr	r2, [pc, #68]	; (800237c <HAL_RCC_ClockConfig+0x150>)
 8002338:	6893      	ldr	r3, [r2, #8]
 800233a:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800233e:	6921      	ldr	r1, [r4, #16]
 8002340:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002344:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002346:	f7ff ff0b 	bl	8002160 <HAL_RCC_GetSysClockFreq>
 800234a:	4b0c      	ldr	r3, [pc, #48]	; (800237c <HAL_RCC_ClockConfig+0x150>)
 800234c:	689b      	ldr	r3, [r3, #8]
 800234e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002352:	4a0b      	ldr	r2, [pc, #44]	; (8002380 <HAL_RCC_ClockConfig+0x154>)
 8002354:	5cd3      	ldrb	r3, [r2, r3]
 8002356:	40d8      	lsrs	r0, r3
 8002358:	4b0a      	ldr	r3, [pc, #40]	; (8002384 <HAL_RCC_ClockConfig+0x158>)
 800235a:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 800235c:	4b0a      	ldr	r3, [pc, #40]	; (8002388 <HAL_RCC_ClockConfig+0x15c>)
 800235e:	6818      	ldr	r0, [r3, #0]
 8002360:	f7fe fd1a 	bl	8000d98 <HAL_InitTick>
  return HAL_OK;
 8002364:	2000      	movs	r0, #0
}
 8002366:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8002368:	2001      	movs	r0, #1
}
 800236a:	4770      	bx	lr
      return HAL_ERROR;
 800236c:	2001      	movs	r0, #1
 800236e:	e7fa      	b.n	8002366 <HAL_RCC_ClockConfig+0x13a>
        return HAL_ERROR;
 8002370:	2001      	movs	r0, #1
 8002372:	e7f8      	b.n	8002366 <HAL_RCC_ClockConfig+0x13a>
      return HAL_ERROR;
 8002374:	2001      	movs	r0, #1
 8002376:	e7f6      	b.n	8002366 <HAL_RCC_ClockConfig+0x13a>
 8002378:	40023c00 	.word	0x40023c00
 800237c:	40023800 	.word	0x40023800
 8002380:	08005724 	.word	0x08005724
 8002384:	20000400 	.word	0x20000400
 8002388:	20000408 	.word	0x20000408

0800238c <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 800238c:	4b01      	ldr	r3, [pc, #4]	; (8002394 <HAL_RCC_GetHCLKFreq+0x8>)
 800238e:	6818      	ldr	r0, [r3, #0]
 8002390:	4770      	bx	lr
 8002392:	bf00      	nop
 8002394:	20000400 	.word	0x20000400

08002398 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002398:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800239a:	f7ff fff7 	bl	800238c <HAL_RCC_GetHCLKFreq>
 800239e:	4b04      	ldr	r3, [pc, #16]	; (80023b0 <HAL_RCC_GetPCLK1Freq+0x18>)
 80023a0:	689b      	ldr	r3, [r3, #8]
 80023a2:	f3c3 2382 	ubfx	r3, r3, #10, #3
 80023a6:	4a03      	ldr	r2, [pc, #12]	; (80023b4 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80023a8:	5cd3      	ldrb	r3, [r2, r3]
}
 80023aa:	40d8      	lsrs	r0, r3
 80023ac:	bd08      	pop	{r3, pc}
 80023ae:	bf00      	nop
 80023b0:	40023800 	.word	0x40023800
 80023b4:	08005734 	.word	0x08005734

080023b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80023b8:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80023ba:	f7ff ffe7 	bl	800238c <HAL_RCC_GetHCLKFreq>
 80023be:	4b04      	ldr	r3, [pc, #16]	; (80023d0 <HAL_RCC_GetPCLK2Freq+0x18>)
 80023c0:	689b      	ldr	r3, [r3, #8]
 80023c2:	f3c3 3342 	ubfx	r3, r3, #13, #3
 80023c6:	4a03      	ldr	r2, [pc, #12]	; (80023d4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80023c8:	5cd3      	ldrb	r3, [r2, r3]
}
 80023ca:	40d8      	lsrs	r0, r3
 80023cc:	bd08      	pop	{r3, pc}
 80023ce:	bf00      	nop
 80023d0:	40023800 	.word	0x40023800
 80023d4:	08005734 	.word	0x08005734

080023d8 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80023d8:	b530      	push	{r4, r5, lr}
 80023da:	b083      	sub	sp, #12
 80023dc:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80023de:	6803      	ldr	r3, [r0, #0]
 80023e0:	f013 0f05 	tst.w	r3, #5
 80023e4:	d106      	bne.n	80023f4 <HAL_RCCEx_PeriphCLKConfig+0x1c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80023e6:	6823      	ldr	r3, [r4, #0]
 80023e8:	f013 0f02 	tst.w	r3, #2
 80023ec:	d12e      	bne.n	800244c <HAL_RCCEx_PeriphCLKConfig+0x74>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80023ee:	2000      	movs	r0, #0
}
 80023f0:	b003      	add	sp, #12
 80023f2:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PLLI2S_DISABLE();
 80023f4:	4b49      	ldr	r3, [pc, #292]	; (800251c <HAL_RCCEx_PeriphCLKConfig+0x144>)
 80023f6:	2200      	movs	r2, #0
 80023f8:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 80023fa:	f7fe fd19 	bl	8000e30 <HAL_GetTick>
 80023fe:	4605      	mov	r5, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002400:	4b47      	ldr	r3, [pc, #284]	; (8002520 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8002408:	d006      	beq.n	8002418 <HAL_RCCEx_PeriphCLKConfig+0x40>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800240a:	f7fe fd11 	bl	8000e30 <HAL_GetTick>
 800240e:	1b43      	subs	r3, r0, r5
 8002410:	2b02      	cmp	r3, #2
 8002412:	d9f5      	bls.n	8002400 <HAL_RCCEx_PeriphCLKConfig+0x28>
        return HAL_TIMEOUT;
 8002414:	2003      	movs	r0, #3
 8002416:	e7eb      	b.n	80023f0 <HAL_RCCEx_PeriphCLKConfig+0x18>
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8002418:	6862      	ldr	r2, [r4, #4]
 800241a:	68a3      	ldr	r3, [r4, #8]
 800241c:	071b      	lsls	r3, r3, #28
 800241e:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8002422:	4a3f      	ldr	r2, [pc, #252]	; (8002520 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8002424:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 8002428:	4b3c      	ldr	r3, [pc, #240]	; (800251c <HAL_RCCEx_PeriphCLKConfig+0x144>)
 800242a:	2201      	movs	r2, #1
 800242c:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800242e:	f7fe fcff 	bl	8000e30 <HAL_GetTick>
 8002432:	4605      	mov	r5, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002434:	4b3a      	ldr	r3, [pc, #232]	; (8002520 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 800243c:	d1d3      	bne.n	80023e6 <HAL_RCCEx_PeriphCLKConfig+0xe>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800243e:	f7fe fcf7 	bl	8000e30 <HAL_GetTick>
 8002442:	1b43      	subs	r3, r0, r5
 8002444:	2b02      	cmp	r3, #2
 8002446:	d9f5      	bls.n	8002434 <HAL_RCCEx_PeriphCLKConfig+0x5c>
        return HAL_TIMEOUT;
 8002448:	2003      	movs	r0, #3
 800244a:	e7d1      	b.n	80023f0 <HAL_RCCEx_PeriphCLKConfig+0x18>
    __HAL_RCC_PWR_CLK_ENABLE();
 800244c:	2300      	movs	r3, #0
 800244e:	9301      	str	r3, [sp, #4]
 8002450:	4b33      	ldr	r3, [pc, #204]	; (8002520 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8002452:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002454:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002458:	641a      	str	r2, [r3, #64]	; 0x40
 800245a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800245c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002460:	9301      	str	r3, [sp, #4]
 8002462:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 8002464:	4a2f      	ldr	r2, [pc, #188]	; (8002524 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002466:	6813      	ldr	r3, [r2, #0]
 8002468:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800246c:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800246e:	f7fe fcdf 	bl	8000e30 <HAL_GetTick>
 8002472:	4605      	mov	r5, r0
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002474:	4b2b      	ldr	r3, [pc, #172]	; (8002524 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f413 7f80 	tst.w	r3, #256	; 0x100
 800247c:	d106      	bne.n	800248c <HAL_RCCEx_PeriphCLKConfig+0xb4>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800247e:	f7fe fcd7 	bl	8000e30 <HAL_GetTick>
 8002482:	1b43      	subs	r3, r0, r5
 8002484:	2b02      	cmp	r3, #2
 8002486:	d9f5      	bls.n	8002474 <HAL_RCCEx_PeriphCLKConfig+0x9c>
        return HAL_TIMEOUT;
 8002488:	2003      	movs	r0, #3
 800248a:	e7b1      	b.n	80023f0 <HAL_RCCEx_PeriphCLKConfig+0x18>
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800248c:	4b24      	ldr	r3, [pc, #144]	; (8002520 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 800248e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002490:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8002494:	d012      	beq.n	80024bc <HAL_RCCEx_PeriphCLKConfig+0xe4>
 8002496:	68e2      	ldr	r2, [r4, #12]
 8002498:	f402 7240 	and.w	r2, r2, #768	; 0x300
 800249c:	429a      	cmp	r2, r3
 800249e:	d00d      	beq.n	80024bc <HAL_RCCEx_PeriphCLKConfig+0xe4>
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80024a0:	4b1f      	ldr	r3, [pc, #124]	; (8002520 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 80024a2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80024a4:	f422 7240 	bic.w	r2, r2, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 80024a8:	491f      	ldr	r1, [pc, #124]	; (8002528 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80024aa:	2001      	movs	r0, #1
 80024ac:	6008      	str	r0, [r1, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80024ae:	2000      	movs	r0, #0
 80024b0:	6008      	str	r0, [r1, #0]
      RCC->BDCR = tmpreg1;
 80024b2:	671a      	str	r2, [r3, #112]	; 0x70
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80024b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024b6:	f013 0f01 	tst.w	r3, #1
 80024ba:	d113      	bne.n	80024e4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80024bc:	68e3      	ldr	r3, [r4, #12]
 80024be:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80024c2:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 80024c6:	d01e      	beq.n	8002506 <HAL_RCCEx_PeriphCLKConfig+0x12e>
 80024c8:	4a15      	ldr	r2, [pc, #84]	; (8002520 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 80024ca:	6893      	ldr	r3, [r2, #8]
 80024cc:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80024d0:	6093      	str	r3, [r2, #8]
 80024d2:	4913      	ldr	r1, [pc, #76]	; (8002520 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 80024d4:	6f0b      	ldr	r3, [r1, #112]	; 0x70
 80024d6:	68e2      	ldr	r2, [r4, #12]
 80024d8:	f3c2 020b 	ubfx	r2, r2, #0, #12
 80024dc:	4313      	orrs	r3, r2
 80024de:	670b      	str	r3, [r1, #112]	; 0x70
  return HAL_OK;
 80024e0:	2000      	movs	r0, #0
 80024e2:	e785      	b.n	80023f0 <HAL_RCCEx_PeriphCLKConfig+0x18>
        tickstart = HAL_GetTick();
 80024e4:	f7fe fca4 	bl	8000e30 <HAL_GetTick>
 80024e8:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024ea:	4b0d      	ldr	r3, [pc, #52]	; (8002520 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 80024ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024ee:	f013 0f02 	tst.w	r3, #2
 80024f2:	d1e3      	bne.n	80024bc <HAL_RCCEx_PeriphCLKConfig+0xe4>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024f4:	f7fe fc9c 	bl	8000e30 <HAL_GetTick>
 80024f8:	1b40      	subs	r0, r0, r5
 80024fa:	f241 3388 	movw	r3, #5000	; 0x1388
 80024fe:	4298      	cmp	r0, r3
 8002500:	d9f3      	bls.n	80024ea <HAL_RCCEx_PeriphCLKConfig+0x112>
            return HAL_TIMEOUT;
 8002502:	2003      	movs	r0, #3
 8002504:	e774      	b.n	80023f0 <HAL_RCCEx_PeriphCLKConfig+0x18>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002506:	4906      	ldr	r1, [pc, #24]	; (8002520 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8002508:	688a      	ldr	r2, [r1, #8]
 800250a:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 800250e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8002512:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002516:	4313      	orrs	r3, r2
 8002518:	608b      	str	r3, [r1, #8]
 800251a:	e7da      	b.n	80024d2 <HAL_RCCEx_PeriphCLKConfig+0xfa>
 800251c:	42470068 	.word	0x42470068
 8002520:	40023800 	.word	0x40023800
 8002524:	40007000 	.word	0x40007000
 8002528:	42470e40 	.word	0x42470e40

0800252c <HAL_RCCEx_GetPeriphCLKFreq>:
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
  uint32_t srcclk = 0U;
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
  switch (PeriphClk)
 800252c:	2801      	cmp	r0, #1
 800252e:	d001      	beq.n	8002534 <HAL_RCCEx_GetPeriphCLKFreq+0x8>
  uint32_t frequency = 0U;
 8002530:	2000      	movs	r0, #0
 8002532:	4770      	bx	lr
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8002534:	4b16      	ldr	r3, [pc, #88]	; (8002590 <HAL_RCCEx_GetPeriphCLKFreq+0x64>)
 8002536:	689b      	ldr	r3, [r3, #8]
      switch (srcclk)
 8002538:	f413 0300 	ands.w	r3, r3, #8388608	; 0x800000
 800253c:	d003      	beq.n	8002546 <HAL_RCCEx_GetPeriphCLKFreq+0x1a>
 800253e:	2b01      	cmp	r3, #1
 8002540:	d123      	bne.n	800258a <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 8002542:	4814      	ldr	r0, [pc, #80]	; (8002594 <HAL_RCCEx_GetPeriphCLKFreq+0x68>)
 8002544:	4770      	bx	lr
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002546:	4b12      	ldr	r3, [pc, #72]	; (8002590 <HAL_RCCEx_GetPeriphCLKFreq+0x64>)
 8002548:	685b      	ldr	r3, [r3, #4]
 800254a:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 800254e:	d014      	beq.n	800257a <HAL_RCCEx_GetPeriphCLKFreq+0x4e>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8002550:	4b0f      	ldr	r3, [pc, #60]	; (8002590 <HAL_RCCEx_GetPeriphCLKFreq+0x64>)
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002558:	480f      	ldr	r0, [pc, #60]	; (8002598 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>)
 800255a:	fbb0 f0f3 	udiv	r0, r0, r3
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800255e:	4a0c      	ldr	r2, [pc, #48]	; (8002590 <HAL_RCCEx_GetPeriphCLKFreq+0x64>)
 8002560:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
 8002564:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8002568:	fb00 f003 	mul.w	r0, r0, r3
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800256c:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
 8002570:	f3c3 7302 	ubfx	r3, r3, #28, #3
 8002574:	fbb0 f0f3 	udiv	r0, r0, r3
          break;
 8002578:	4770      	bx	lr
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800257a:	4b05      	ldr	r3, [pc, #20]	; (8002590 <HAL_RCCEx_GetPeriphCLKFreq+0x64>)
 800257c:	685b      	ldr	r3, [r3, #4]
 800257e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002582:	4806      	ldr	r0, [pc, #24]	; (800259c <HAL_RCCEx_GetPeriphCLKFreq+0x70>)
 8002584:	fbb0 f0f3 	udiv	r0, r0, r3
 8002588:	e7e9      	b.n	800255e <HAL_RCCEx_GetPeriphCLKFreq+0x32>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 800258a:	2000      	movs	r0, #0
      }
      break;
    }
  }
  return frequency;
}
 800258c:	4770      	bx	lr
 800258e:	bf00      	nop
 8002590:	40023800 	.word	0x40023800
 8002594:	00bb8000 	.word	0x00bb8000
 8002598:	007a1200 	.word	0x007a1200
 800259c:	00f42400 	.word	0x00f42400

080025a0 <UART_EndTxTransfer>:
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80025a0:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025a2:	f102 030c 	add.w	r3, r2, #12
 80025a6:	e853 3f00 	ldrex	r3, [r3]
 80025aa:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025ae:	320c      	adds	r2, #12
 80025b0:	e842 3100 	strex	r1, r3, [r2]
 80025b4:	2900      	cmp	r1, #0
 80025b6:	d1f3      	bne.n	80025a0 <UART_EndTxTransfer>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80025b8:	2320      	movs	r3, #32
 80025ba:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 80025be:	4770      	bx	lr

080025c0 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80025c0:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025c2:	f102 030c 	add.w	r3, r2, #12
 80025c6:	e853 3f00 	ldrex	r3, [r3]
 80025ca:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025ce:	320c      	adds	r2, #12
 80025d0:	e842 3100 	strex	r1, r3, [r2]
 80025d4:	2900      	cmp	r1, #0
 80025d6:	d1f3      	bne.n	80025c0 <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80025d8:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025da:	f102 0314 	add.w	r3, r2, #20
 80025de:	e853 3f00 	ldrex	r3, [r3]
 80025e2:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025e6:	3214      	adds	r2, #20
 80025e8:	e842 3100 	strex	r1, r3, [r2]
 80025ec:	2900      	cmp	r1, #0
 80025ee:	d1f3      	bne.n	80025d8 <UART_EndRxTransfer+0x18>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80025f0:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80025f2:	2b01      	cmp	r3, #1
 80025f4:	d005      	beq.n	8002602 <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80025f6:	2320      	movs	r3, #32
 80025f8:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80025fc:	2300      	movs	r3, #0
 80025fe:	6303      	str	r3, [r0, #48]	; 0x30
}
 8002600:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002602:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002604:	f102 030c 	add.w	r3, r2, #12
 8002608:	e853 3f00 	ldrex	r3, [r3]
 800260c:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002610:	320c      	adds	r2, #12
 8002612:	e842 3100 	strex	r1, r3, [r2]
 8002616:	2900      	cmp	r1, #0
 8002618:	d1f3      	bne.n	8002602 <UART_EndRxTransfer+0x42>
 800261a:	e7ec      	b.n	80025f6 <UART_EndRxTransfer+0x36>

0800261c <UART_Transmit_IT>:
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800261c:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002620:	b2db      	uxtb	r3, r3
 8002622:	2b21      	cmp	r3, #33	; 0x21
 8002624:	d001      	beq.n	800262a <UART_Transmit_IT+0xe>
    }
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8002626:	2002      	movs	r0, #2
  }
}
 8002628:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800262a:	6883      	ldr	r3, [r0, #8]
 800262c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002630:	d017      	beq.n	8002662 <UART_Transmit_IT+0x46>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002632:	6a03      	ldr	r3, [r0, #32]
 8002634:	1c5a      	adds	r2, r3, #1
 8002636:	6202      	str	r2, [r0, #32]
 8002638:	781a      	ldrb	r2, [r3, #0]
 800263a:	6803      	ldr	r3, [r0, #0]
 800263c:	605a      	str	r2, [r3, #4]
    if (--huart->TxXferCount == 0U)
 800263e:	8cc3      	ldrh	r3, [r0, #38]	; 0x26
 8002640:	b29b      	uxth	r3, r3
 8002642:	3b01      	subs	r3, #1
 8002644:	b29b      	uxth	r3, r3
 8002646:	84c3      	strh	r3, [r0, #38]	; 0x26
 8002648:	b94b      	cbnz	r3, 800265e <UART_Transmit_IT+0x42>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800264a:	6802      	ldr	r2, [r0, #0]
 800264c:	68d3      	ldr	r3, [r2, #12]
 800264e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002652:	60d3      	str	r3, [r2, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002654:	6802      	ldr	r2, [r0, #0]
 8002656:	68d3      	ldr	r3, [r2, #12]
 8002658:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800265c:	60d3      	str	r3, [r2, #12]
    return HAL_OK;
 800265e:	2000      	movs	r0, #0
 8002660:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002662:	6903      	ldr	r3, [r0, #16]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d1e4      	bne.n	8002632 <UART_Transmit_IT+0x16>
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8002668:	6a03      	ldr	r3, [r0, #32]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800266a:	881b      	ldrh	r3, [r3, #0]
 800266c:	6802      	ldr	r2, [r0, #0]
 800266e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002672:	6053      	str	r3, [r2, #4]
      huart->pTxBuffPtr += 2U;
 8002674:	6a03      	ldr	r3, [r0, #32]
 8002676:	3302      	adds	r3, #2
 8002678:	6203      	str	r3, [r0, #32]
 800267a:	e7e0      	b.n	800263e <UART_Transmit_IT+0x22>

0800267c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800267c:	b570      	push	{r4, r5, r6, lr}
 800267e:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002680:	6802      	ldr	r2, [r0, #0]
 8002682:	6913      	ldr	r3, [r2, #16]
 8002684:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002688:	68c1      	ldr	r1, [r0, #12]
 800268a:	430b      	orrs	r3, r1
 800268c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800268e:	6883      	ldr	r3, [r0, #8]
 8002690:	6902      	ldr	r2, [r0, #16]
 8002692:	4313      	orrs	r3, r2
 8002694:	6942      	ldr	r2, [r0, #20]
 8002696:	4313      	orrs	r3, r2
 8002698:	69c2      	ldr	r2, [r0, #28]
 800269a:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1,
 800269c:	6801      	ldr	r1, [r0, #0]
 800269e:	68cb      	ldr	r3, [r1, #12]
 80026a0:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80026a4:	f023 030c 	bic.w	r3, r3, #12
 80026a8:	4313      	orrs	r3, r2
 80026aa:	60cb      	str	r3, [r1, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80026ac:	6802      	ldr	r2, [r0, #0]
 80026ae:	6953      	ldr	r3, [r2, #20]
 80026b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80026b4:	6981      	ldr	r1, [r0, #24]
 80026b6:	430b      	orrs	r3, r1
 80026b8:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80026ba:	6803      	ldr	r3, [r0, #0]
 80026bc:	4a34      	ldr	r2, [pc, #208]	; (8002790 <UART_SetConfig+0x114>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d006      	beq.n	80026d0 <UART_SetConfig+0x54>
 80026c2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d002      	beq.n	80026d0 <UART_SetConfig+0x54>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80026ca:	f7ff fe65 	bl	8002398 <HAL_RCC_GetPCLK1Freq>
 80026ce:	e001      	b.n	80026d4 <UART_SetConfig+0x58>
      pclk = HAL_RCC_GetPCLK2Freq();
 80026d0:	f7ff fe72 	bl	80023b8 <HAL_RCC_GetPCLK2Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80026d4:	69e3      	ldr	r3, [r4, #28]
 80026d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80026da:	d02a      	beq.n	8002732 <UART_SetConfig+0xb6>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80026dc:	2600      	movs	r6, #0
 80026de:	1805      	adds	r5, r0, r0
 80026e0:	eb46 0106 	adc.w	r1, r6, r6
 80026e4:	182d      	adds	r5, r5, r0
 80026e6:	eb46 0101 	adc.w	r1, r6, r1
 80026ea:	00cb      	lsls	r3, r1, #3
 80026ec:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 80026f0:	00ea      	lsls	r2, r5, #3
 80026f2:	4615      	mov	r5, r2
 80026f4:	4619      	mov	r1, r3
 80026f6:	6863      	ldr	r3, [r4, #4]
 80026f8:	009a      	lsls	r2, r3, #2
 80026fa:	0f9b      	lsrs	r3, r3, #30
 80026fc:	1828      	adds	r0, r5, r0
 80026fe:	eb46 0101 	adc.w	r1, r6, r1
 8002702:	f7fd fd61 	bl	80001c8 <__aeabi_uldivmod>
 8002706:	4d23      	ldr	r5, [pc, #140]	; (8002794 <UART_SetConfig+0x118>)
 8002708:	fba5 3200 	umull	r3, r2, r5, r0
 800270c:	0951      	lsrs	r1, r2, #5
 800270e:	2364      	movs	r3, #100	; 0x64
 8002710:	fb03 0311 	mls	r3, r3, r1, r0
 8002714:	011b      	lsls	r3, r3, #4
 8002716:	3332      	adds	r3, #50	; 0x32
 8002718:	fba5 2303 	umull	r2, r3, r5, r3
 800271c:	095b      	lsrs	r3, r3, #5
 800271e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002722:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8002726:	f003 030f 	and.w	r3, r3, #15
 800272a:	6821      	ldr	r1, [r4, #0]
 800272c:	4413      	add	r3, r2
 800272e:	608b      	str	r3, [r1, #8]
  }
}
 8002730:	bd70      	pop	{r4, r5, r6, pc}
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002732:	2600      	movs	r6, #0
 8002734:	1805      	adds	r5, r0, r0
 8002736:	eb46 0106 	adc.w	r1, r6, r6
 800273a:	182d      	adds	r5, r5, r0
 800273c:	eb46 0101 	adc.w	r1, r6, r1
 8002740:	00cb      	lsls	r3, r1, #3
 8002742:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8002746:	00ea      	lsls	r2, r5, #3
 8002748:	4615      	mov	r5, r2
 800274a:	4619      	mov	r1, r3
 800274c:	6862      	ldr	r2, [r4, #4]
 800274e:	4633      	mov	r3, r6
 8002750:	1892      	adds	r2, r2, r2
 8002752:	eb46 0303 	adc.w	r3, r6, r3
 8002756:	1828      	adds	r0, r5, r0
 8002758:	eb46 0101 	adc.w	r1, r6, r1
 800275c:	f7fd fd34 	bl	80001c8 <__aeabi_uldivmod>
 8002760:	4d0c      	ldr	r5, [pc, #48]	; (8002794 <UART_SetConfig+0x118>)
 8002762:	fba5 3200 	umull	r3, r2, r5, r0
 8002766:	0951      	lsrs	r1, r2, #5
 8002768:	2364      	movs	r3, #100	; 0x64
 800276a:	fb03 0311 	mls	r3, r3, r1, r0
 800276e:	00db      	lsls	r3, r3, #3
 8002770:	3332      	adds	r3, #50	; 0x32
 8002772:	fba5 2303 	umull	r2, r3, r5, r3
 8002776:	095b      	lsrs	r3, r3, #5
 8002778:	005a      	lsls	r2, r3, #1
 800277a:	f402 72f8 	and.w	r2, r2, #496	; 0x1f0
 800277e:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8002782:	f003 0307 	and.w	r3, r3, #7
 8002786:	6821      	ldr	r1, [r4, #0]
 8002788:	4413      	add	r3, r2
 800278a:	608b      	str	r3, [r1, #8]
 800278c:	e7d0      	b.n	8002730 <UART_SetConfig+0xb4>
 800278e:	bf00      	nop
 8002790:	40011000 	.word	0x40011000
 8002794:	51eb851f 	.word	0x51eb851f

08002798 <HAL_UART_Init>:
  if (huart == NULL)
 8002798:	b358      	cbz	r0, 80027f2 <HAL_UART_Init+0x5a>
{
 800279a:	b510      	push	{r4, lr}
 800279c:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800279e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80027a2:	b30b      	cbz	r3, 80027e8 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 80027a4:	2324      	movs	r3, #36	; 0x24
 80027a6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UART_DISABLE(huart);
 80027aa:	6822      	ldr	r2, [r4, #0]
 80027ac:	68d3      	ldr	r3, [r2, #12]
 80027ae:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80027b2:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80027b4:	4620      	mov	r0, r4
 80027b6:	f7ff ff61 	bl	800267c <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80027ba:	6822      	ldr	r2, [r4, #0]
 80027bc:	6913      	ldr	r3, [r2, #16]
 80027be:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 80027c2:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80027c4:	6822      	ldr	r2, [r4, #0]
 80027c6:	6953      	ldr	r3, [r2, #20]
 80027c8:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 80027cc:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 80027ce:	6822      	ldr	r2, [r4, #0]
 80027d0:	68d3      	ldr	r3, [r2, #12]
 80027d2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80027d6:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027d8:	2000      	movs	r0, #0
 80027da:	6420      	str	r0, [r4, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80027dc:	2320      	movs	r3, #32
 80027de:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80027e2:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
}
 80027e6:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 80027e8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_UART_MspInit(huart);
 80027ec:	f7fe f93c 	bl	8000a68 <HAL_UART_MspInit>
 80027f0:	e7d8      	b.n	80027a4 <HAL_UART_Init+0xc>
    return HAL_ERROR;
 80027f2:	2001      	movs	r0, #1
}
 80027f4:	4770      	bx	lr
	...

080027f8 <HAL_UART_Transmit_DMA>:
{
 80027f8:	b538      	push	{r3, r4, r5, lr}
  if (huart->gState == HAL_UART_STATE_READY)
 80027fa:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80027fe:	b2db      	uxtb	r3, r3
 8002800:	2b20      	cmp	r3, #32
 8002802:	d138      	bne.n	8002876 <HAL_UART_Transmit_DMA+0x7e>
 8002804:	4604      	mov	r4, r0
    if ((pData == NULL) || (Size == 0U))
 8002806:	2900      	cmp	r1, #0
 8002808:	d037      	beq.n	800287a <HAL_UART_Transmit_DMA+0x82>
 800280a:	2a00      	cmp	r2, #0
 800280c:	d037      	beq.n	800287e <HAL_UART_Transmit_DMA+0x86>
    __HAL_LOCK(huart);
 800280e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002812:	2b01      	cmp	r3, #1
 8002814:	d035      	beq.n	8002882 <HAL_UART_Transmit_DMA+0x8a>
 8002816:	2301      	movs	r3, #1
 8002818:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    huart->pTxBuffPtr = pData;
 800281c:	6201      	str	r1, [r0, #32]
    huart->TxXferSize = Size;
 800281e:	8482      	strh	r2, [r0, #36]	; 0x24
    huart->TxXferCount = Size;
 8002820:	84c2      	strh	r2, [r0, #38]	; 0x26
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002822:	2500      	movs	r5, #0
 8002824:	6405      	str	r5, [r0, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002826:	2321      	movs	r3, #33	; 0x21
 8002828:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800282c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800282e:	4816      	ldr	r0, [pc, #88]	; (8002888 <HAL_UART_Transmit_DMA+0x90>)
 8002830:	63d8      	str	r0, [r3, #60]	; 0x3c
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8002832:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002834:	4815      	ldr	r0, [pc, #84]	; (800288c <HAL_UART_Transmit_DMA+0x94>)
 8002836:	6418      	str	r0, [r3, #64]	; 0x40
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8002838:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800283a:	4815      	ldr	r0, [pc, #84]	; (8002890 <HAL_UART_Transmit_DMA+0x98>)
 800283c:	64d8      	str	r0, [r3, #76]	; 0x4c
    huart->hdmatx->XferAbortCallback = NULL;
 800283e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002840:	651d      	str	r5, [r3, #80]	; 0x50
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8002842:	6820      	ldr	r0, [r4, #0]
 8002844:	4613      	mov	r3, r2
 8002846:	1d02      	adds	r2, r0, #4
 8002848:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800284a:	f7fe fc6b 	bl	8001124 <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800284e:	6823      	ldr	r3, [r4, #0]
 8002850:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002854:	601a      	str	r2, [r3, #0]
    __HAL_UNLOCK(huart);
 8002856:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800285a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800285c:	f102 0314 	add.w	r3, r2, #20
 8002860:	e853 3f00 	ldrex	r3, [r3]
 8002864:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002868:	3214      	adds	r2, #20
 800286a:	e842 3100 	strex	r1, r3, [r2]
 800286e:	2900      	cmp	r1, #0
 8002870:	d1f3      	bne.n	800285a <HAL_UART_Transmit_DMA+0x62>
    return HAL_OK;
 8002872:	2000      	movs	r0, #0
 8002874:	e000      	b.n	8002878 <HAL_UART_Transmit_DMA+0x80>
    return HAL_BUSY;
 8002876:	2002      	movs	r0, #2
}
 8002878:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 800287a:	2001      	movs	r0, #1
 800287c:	e7fc      	b.n	8002878 <HAL_UART_Transmit_DMA+0x80>
 800287e:	2001      	movs	r0, #1
 8002880:	e7fa      	b.n	8002878 <HAL_UART_Transmit_DMA+0x80>
    __HAL_LOCK(huart);
 8002882:	2002      	movs	r0, #2
 8002884:	e7f8      	b.n	8002878 <HAL_UART_Transmit_DMA+0x80>
 8002886:	bf00      	nop
 8002888:	08002895 	.word	0x08002895
 800288c:	080028fd 	.word	0x080028fd
 8002890:	08002909 	.word	0x08002909

08002894 <UART_DMATransmitCplt>:
{
 8002894:	b508      	push	{r3, lr}
 8002896:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002898:	6b80      	ldr	r0, [r0, #56]	; 0x38
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f413 7f80 	tst.w	r3, #256	; 0x100
 80028a2:	d11a      	bne.n	80028da <UART_DMATransmitCplt+0x46>
    huart->TxXferCount = 0x00U;
 80028a4:	2300      	movs	r3, #0
 80028a6:	84c3      	strh	r3, [r0, #38]	; 0x26
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80028a8:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028aa:	f102 0314 	add.w	r3, r2, #20
 80028ae:	e853 3f00 	ldrex	r3, [r3]
 80028b2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028b6:	3214      	adds	r2, #20
 80028b8:	e842 3100 	strex	r1, r3, [r2]
 80028bc:	2900      	cmp	r1, #0
 80028be:	d1f3      	bne.n	80028a8 <UART_DMATransmitCplt+0x14>
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80028c0:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028c2:	f102 030c 	add.w	r3, r2, #12
 80028c6:	e853 3f00 	ldrex	r3, [r3]
 80028ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028ce:	320c      	adds	r2, #12
 80028d0:	e842 3100 	strex	r1, r3, [r2]
 80028d4:	2900      	cmp	r1, #0
 80028d6:	d1f3      	bne.n	80028c0 <UART_DMATransmitCplt+0x2c>
}
 80028d8:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 80028da:	f7fe fa53 	bl	8000d84 <HAL_UART_TxCpltCallback>
}
 80028de:	e7fb      	b.n	80028d8 <UART_DMATransmitCplt+0x44>

080028e0 <UART_EndTransmit_IT>:
{
 80028e0:	b508      	push	{r3, lr}
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80028e2:	6801      	ldr	r1, [r0, #0]
 80028e4:	68ca      	ldr	r2, [r1, #12]
 80028e6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80028ea:	60ca      	str	r2, [r1, #12]
  huart->gState = HAL_UART_STATE_READY;
 80028ec:	2220      	movs	r2, #32
 80028ee:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  HAL_UART_TxCpltCallback(huart);
 80028f2:	f7fe fa47 	bl	8000d84 <HAL_UART_TxCpltCallback>
}
 80028f6:	2000      	movs	r0, #0
 80028f8:	bd08      	pop	{r3, pc}

080028fa <HAL_UART_TxHalfCpltCallback>:
}
 80028fa:	4770      	bx	lr

080028fc <UART_DMATxHalfCplt>:
{
 80028fc:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 80028fe:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8002900:	f7ff fffb 	bl	80028fa <HAL_UART_TxHalfCpltCallback>
}
 8002904:	bd08      	pop	{r3, pc}

08002906 <HAL_UART_ErrorCallback>:
}
 8002906:	4770      	bx	lr

08002908 <UART_DMAError>:
{
 8002908:	b510      	push	{r4, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800290a:	6b84      	ldr	r4, [r0, #56]	; 0x38
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800290c:	6823      	ldr	r3, [r4, #0]
 800290e:	695a      	ldr	r2, [r3, #20]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8002910:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8002914:	b2db      	uxtb	r3, r3
 8002916:	2b21      	cmp	r3, #33	; 0x21
 8002918:	d010      	beq.n	800293c <UART_DMAError+0x34>
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800291a:	6823      	ldr	r3, [r4, #0]
 800291c:	695a      	ldr	r2, [r3, #20]
 800291e:	f002 0240 	and.w	r2, r2, #64	; 0x40
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8002922:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 8002926:	b2db      	uxtb	r3, r3
 8002928:	2b22      	cmp	r3, #34	; 0x22
 800292a:	d011      	beq.n	8002950 <UART_DMAError+0x48>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800292c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800292e:	f043 0310 	orr.w	r3, r3, #16
 8002932:	6423      	str	r3, [r4, #64]	; 0x40
  HAL_UART_ErrorCallback(huart);
 8002934:	4620      	mov	r0, r4
 8002936:	f7ff ffe6 	bl	8002906 <HAL_UART_ErrorCallback>
}
 800293a:	bd10      	pop	{r4, pc}
 800293c:	f002 0280 	and.w	r2, r2, #128	; 0x80
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8002940:	2a00      	cmp	r2, #0
 8002942:	d0ea      	beq.n	800291a <UART_DMAError+0x12>
    huart->TxXferCount = 0x00U;
 8002944:	2300      	movs	r3, #0
 8002946:	84e3      	strh	r3, [r4, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8002948:	4620      	mov	r0, r4
 800294a:	f7ff fe29 	bl	80025a0 <UART_EndTxTransfer>
 800294e:	e7e4      	b.n	800291a <UART_DMAError+0x12>
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8002950:	2a00      	cmp	r2, #0
 8002952:	d0eb      	beq.n	800292c <UART_DMAError+0x24>
    huart->RxXferCount = 0x00U;
 8002954:	2300      	movs	r3, #0
 8002956:	85e3      	strh	r3, [r4, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8002958:	4620      	mov	r0, r4
 800295a:	f7ff fe31 	bl	80025c0 <UART_EndRxTransfer>
 800295e:	e7e5      	b.n	800292c <UART_DMAError+0x24>

08002960 <UART_DMAAbortOnError>:
{
 8002960:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002962:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0x00U;
 8002964:	2300      	movs	r3, #0
 8002966:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002968:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 800296a:	f7ff ffcc 	bl	8002906 <HAL_UART_ErrorCallback>
}
 800296e:	bd08      	pop	{r3, pc}

08002970 <HAL_UARTEx_RxEventCallback>:
}
 8002970:	4770      	bx	lr

08002972 <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002972:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8002976:	b2db      	uxtb	r3, r3
 8002978:	2b22      	cmp	r3, #34	; 0x22
 800297a:	d167      	bne.n	8002a4c <UART_Receive_IT+0xda>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800297c:	6883      	ldr	r3, [r0, #8]
 800297e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002982:	d04d      	beq.n	8002a20 <UART_Receive_IT+0xae>
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002984:	6a82      	ldr	r2, [r0, #40]	; 0x28
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002986:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800298a:	d004      	beq.n	8002996 <UART_Receive_IT+0x24>
 800298c:	2b00      	cmp	r3, #0
 800298e:	d154      	bne.n	8002a3a <UART_Receive_IT+0xc8>
 8002990:	6903      	ldr	r3, [r0, #16]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d151      	bne.n	8002a3a <UART_Receive_IT+0xc8>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002996:	6803      	ldr	r3, [r0, #0]
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr += 1U;
 800299c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800299e:	3301      	adds	r3, #1
 80029a0:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 80029a2:	8dc3      	ldrh	r3, [r0, #46]	; 0x2e
 80029a4:	b29b      	uxth	r3, r3
 80029a6:	3b01      	subs	r3, #1
 80029a8:	b29b      	uxth	r3, r3
 80029aa:	85c3      	strh	r3, [r0, #46]	; 0x2e
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d14f      	bne.n	8002a50 <UART_Receive_IT+0xde>
{
 80029b0:	b500      	push	{lr}
 80029b2:	b083      	sub	sp, #12
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80029b4:	6802      	ldr	r2, [r0, #0]
 80029b6:	68d3      	ldr	r3, [r2, #12]
 80029b8:	f023 0320 	bic.w	r3, r3, #32
 80029bc:	60d3      	str	r3, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80029be:	6802      	ldr	r2, [r0, #0]
 80029c0:	68d3      	ldr	r3, [r2, #12]
 80029c2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80029c6:	60d3      	str	r3, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80029c8:	6802      	ldr	r2, [r0, #0]
 80029ca:	6953      	ldr	r3, [r2, #20]
 80029cc:	f023 0301 	bic.w	r3, r3, #1
 80029d0:	6153      	str	r3, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 80029d2:	2320      	movs	r3, #32
 80029d4:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80029d8:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80029da:	2b01      	cmp	r3, #1
 80029dc:	d133      	bne.n	8002a46 <UART_Receive_IT+0xd4>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80029de:	2300      	movs	r3, #0
 80029e0:	6303      	str	r3, [r0, #48]	; 0x30
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80029e2:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029e4:	f102 030c 	add.w	r3, r2, #12
 80029e8:	e853 3f00 	ldrex	r3, [r3]
 80029ec:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029f0:	320c      	adds	r2, #12
 80029f2:	e842 3100 	strex	r1, r3, [r2]
 80029f6:	2900      	cmp	r1, #0
 80029f8:	d1f3      	bne.n	80029e2 <UART_Receive_IT+0x70>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80029fa:	6803      	ldr	r3, [r0, #0]
 80029fc:	681a      	ldr	r2, [r3, #0]
 80029fe:	f012 0f10 	tst.w	r2, #16
 8002a02:	d006      	beq.n	8002a12 <UART_Receive_IT+0xa0>
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002a04:	2200      	movs	r2, #0
 8002a06:	9201      	str	r2, [sp, #4]
 8002a08:	681a      	ldr	r2, [r3, #0]
 8002a0a:	9201      	str	r2, [sp, #4]
 8002a0c:	685b      	ldr	r3, [r3, #4]
 8002a0e:	9301      	str	r3, [sp, #4]
 8002a10:	9b01      	ldr	r3, [sp, #4]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002a12:	8d81      	ldrh	r1, [r0, #44]	; 0x2c
 8002a14:	f7ff ffac 	bl	8002970 <HAL_UARTEx_RxEventCallback>
      return HAL_OK;
 8002a18:	2000      	movs	r0, #0
}
 8002a1a:	b003      	add	sp, #12
 8002a1c:	f85d fb04 	ldr.w	pc, [sp], #4
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a20:	6902      	ldr	r2, [r0, #16]
 8002a22:	2a00      	cmp	r2, #0
 8002a24:	d1ae      	bne.n	8002984 <UART_Receive_IT+0x12>
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002a26:	6a82      	ldr	r2, [r0, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002a28:	6803      	ldr	r3, [r0, #0]
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a30:	8013      	strh	r3, [r2, #0]
      huart->pRxBuffPtr += 2U;
 8002a32:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002a34:	3302      	adds	r3, #2
 8002a36:	6283      	str	r3, [r0, #40]	; 0x28
 8002a38:	e7b3      	b.n	80029a2 <UART_Receive_IT+0x30>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002a3a:	6803      	ldr	r3, [r0, #0]
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002a42:	7013      	strb	r3, [r2, #0]
 8002a44:	e7aa      	b.n	800299c <UART_Receive_IT+0x2a>
        HAL_UART_RxCpltCallback(huart);
 8002a46:	f7fe f981 	bl	8000d4c <HAL_UART_RxCpltCallback>
 8002a4a:	e7e5      	b.n	8002a18 <UART_Receive_IT+0xa6>
    return HAL_BUSY;
 8002a4c:	2002      	movs	r0, #2
 8002a4e:	4770      	bx	lr
    return HAL_OK;
 8002a50:	2000      	movs	r0, #0
}
 8002a52:	4770      	bx	lr

08002a54 <HAL_UART_IRQHandler>:
{
 8002a54:	b530      	push	{r4, r5, lr}
 8002a56:	b083      	sub	sp, #12
 8002a58:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002a5a:	6802      	ldr	r2, [r0, #0]
 8002a5c:	6813      	ldr	r3, [r2, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002a5e:	68d0      	ldr	r0, [r2, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002a60:	6951      	ldr	r1, [r2, #20]
  if (errorflags == RESET)
 8002a62:	f013 050f 	ands.w	r5, r3, #15
 8002a66:	d105      	bne.n	8002a74 <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002a68:	f013 0f20 	tst.w	r3, #32
 8002a6c:	d002      	beq.n	8002a74 <HAL_UART_IRQHandler+0x20>
 8002a6e:	f010 0f20 	tst.w	r0, #32
 8002a72:	d119      	bne.n	8002aa8 <HAL_UART_IRQHandler+0x54>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002a74:	b12d      	cbz	r5, 8002a82 <HAL_UART_IRQHandler+0x2e>
 8002a76:	f011 0101 	ands.w	r1, r1, #1
 8002a7a:	d119      	bne.n	8002ab0 <HAL_UART_IRQHandler+0x5c>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002a7c:	f410 7f90 	tst.w	r0, #288	; 0x120
 8002a80:	d116      	bne.n	8002ab0 <HAL_UART_IRQHandler+0x5c>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002a82:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8002a84:	2901      	cmp	r1, #1
 8002a86:	d07d      	beq.n	8002b84 <HAL_UART_IRQHandler+0x130>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002a88:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002a8c:	d003      	beq.n	8002a96 <HAL_UART_IRQHandler+0x42>
 8002a8e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002a92:	f040 8115 	bne.w	8002cc0 <HAL_UART_IRQHandler+0x26c>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002a96:	f013 0f40 	tst.w	r3, #64	; 0x40
 8002a9a:	d003      	beq.n	8002aa4 <HAL_UART_IRQHandler+0x50>
 8002a9c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002aa0:	f040 8112 	bne.w	8002cc8 <HAL_UART_IRQHandler+0x274>
}
 8002aa4:	b003      	add	sp, #12
 8002aa6:	bd30      	pop	{r4, r5, pc}
      UART_Receive_IT(huart);
 8002aa8:	4620      	mov	r0, r4
 8002aaa:	f7ff ff62 	bl	8002972 <UART_Receive_IT>
      return;
 8002aae:	e7f9      	b.n	8002aa4 <HAL_UART_IRQHandler+0x50>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002ab0:	f013 0f01 	tst.w	r3, #1
 8002ab4:	d006      	beq.n	8002ac4 <HAL_UART_IRQHandler+0x70>
 8002ab6:	f410 7f80 	tst.w	r0, #256	; 0x100
 8002aba:	d003      	beq.n	8002ac4 <HAL_UART_IRQHandler+0x70>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002abc:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002abe:	f042 0201 	orr.w	r2, r2, #1
 8002ac2:	6422      	str	r2, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002ac4:	f013 0f04 	tst.w	r3, #4
 8002ac8:	d004      	beq.n	8002ad4 <HAL_UART_IRQHandler+0x80>
 8002aca:	b119      	cbz	r1, 8002ad4 <HAL_UART_IRQHandler+0x80>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002acc:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002ace:	f042 0202 	orr.w	r2, r2, #2
 8002ad2:	6422      	str	r2, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002ad4:	f013 0f02 	tst.w	r3, #2
 8002ad8:	d004      	beq.n	8002ae4 <HAL_UART_IRQHandler+0x90>
 8002ada:	b119      	cbz	r1, 8002ae4 <HAL_UART_IRQHandler+0x90>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002adc:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002ade:	f042 0204 	orr.w	r2, r2, #4
 8002ae2:	6422      	str	r2, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002ae4:	f013 0f08 	tst.w	r3, #8
 8002ae8:	d007      	beq.n	8002afa <HAL_UART_IRQHandler+0xa6>
 8002aea:	f010 0f20 	tst.w	r0, #32
 8002aee:	d100      	bne.n	8002af2 <HAL_UART_IRQHandler+0x9e>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002af0:	b119      	cbz	r1, 8002afa <HAL_UART_IRQHandler+0xa6>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002af2:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002af4:	f042 0208 	orr.w	r2, r2, #8
 8002af8:	6422      	str	r2, [r4, #64]	; 0x40
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002afa:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002afc:	2a00      	cmp	r2, #0
 8002afe:	d0d1      	beq.n	8002aa4 <HAL_UART_IRQHandler+0x50>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002b00:	f013 0f20 	tst.w	r3, #32
 8002b04:	d002      	beq.n	8002b0c <HAL_UART_IRQHandler+0xb8>
 8002b06:	f010 0f20 	tst.w	r0, #32
 8002b0a:	d129      	bne.n	8002b60 <HAL_UART_IRQHandler+0x10c>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002b0c:	6823      	ldr	r3, [r4, #0]
 8002b0e:	695b      	ldr	r3, [r3, #20]
 8002b10:	f003 0340 	and.w	r3, r3, #64	; 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002b14:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002b16:	f012 0f08 	tst.w	r2, #8
 8002b1a:	d100      	bne.n	8002b1e <HAL_UART_IRQHandler+0xca>
 8002b1c:	b363      	cbz	r3, 8002b78 <HAL_UART_IRQHandler+0x124>
        UART_EndRxTransfer(huart);
 8002b1e:	4620      	mov	r0, r4
 8002b20:	f7ff fd4e 	bl	80025c0 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b24:	6823      	ldr	r3, [r4, #0]
 8002b26:	695b      	ldr	r3, [r3, #20]
 8002b28:	f013 0f40 	tst.w	r3, #64	; 0x40
 8002b2c:	d020      	beq.n	8002b70 <HAL_UART_IRQHandler+0x11c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002b2e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b30:	f102 0314 	add.w	r3, r2, #20
 8002b34:	e853 3f00 	ldrex	r3, [r3]
 8002b38:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b3c:	3214      	adds	r2, #20
 8002b3e:	e842 3100 	strex	r1, r3, [r2]
 8002b42:	2900      	cmp	r1, #0
 8002b44:	d1f3      	bne.n	8002b2e <HAL_UART_IRQHandler+0xda>
          if (huart->hdmarx != NULL)
 8002b46:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002b48:	b173      	cbz	r3, 8002b68 <HAL_UART_IRQHandler+0x114>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002b4a:	4a61      	ldr	r2, [pc, #388]	; (8002cd0 <HAL_UART_IRQHandler+0x27c>)
 8002b4c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002b4e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8002b50:	f7fe fb67 	bl	8001222 <HAL_DMA_Abort_IT>
 8002b54:	2800      	cmp	r0, #0
 8002b56:	d0a5      	beq.n	8002aa4 <HAL_UART_IRQHandler+0x50>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002b58:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8002b5a:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002b5c:	4798      	blx	r3
 8002b5e:	e7a1      	b.n	8002aa4 <HAL_UART_IRQHandler+0x50>
        UART_Receive_IT(huart);
 8002b60:	4620      	mov	r0, r4
 8002b62:	f7ff ff06 	bl	8002972 <UART_Receive_IT>
 8002b66:	e7d1      	b.n	8002b0c <HAL_UART_IRQHandler+0xb8>
            HAL_UART_ErrorCallback(huart);
 8002b68:	4620      	mov	r0, r4
 8002b6a:	f7ff fecc 	bl	8002906 <HAL_UART_ErrorCallback>
 8002b6e:	e799      	b.n	8002aa4 <HAL_UART_IRQHandler+0x50>
          HAL_UART_ErrorCallback(huart);
 8002b70:	4620      	mov	r0, r4
 8002b72:	f7ff fec8 	bl	8002906 <HAL_UART_ErrorCallback>
 8002b76:	e795      	b.n	8002aa4 <HAL_UART_IRQHandler+0x50>
        HAL_UART_ErrorCallback(huart);
 8002b78:	4620      	mov	r0, r4
 8002b7a:	f7ff fec4 	bl	8002906 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	6423      	str	r3, [r4, #64]	; 0x40
    return;
 8002b82:	e78f      	b.n	8002aa4 <HAL_UART_IRQHandler+0x50>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002b84:	f013 0f10 	tst.w	r3, #16
 8002b88:	f43f af7e 	beq.w	8002a88 <HAL_UART_IRQHandler+0x34>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002b8c:	f010 0f10 	tst.w	r0, #16
 8002b90:	f43f af7a 	beq.w	8002a88 <HAL_UART_IRQHandler+0x34>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002b94:	2300      	movs	r3, #0
 8002b96:	9301      	str	r3, [sp, #4]
 8002b98:	6813      	ldr	r3, [r2, #0]
 8002b9a:	9301      	str	r3, [sp, #4]
 8002b9c:	6853      	ldr	r3, [r2, #4]
 8002b9e:	9301      	str	r3, [sp, #4]
 8002ba0:	9b01      	ldr	r3, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ba2:	6953      	ldr	r3, [r2, #20]
 8002ba4:	f013 0f40 	tst.w	r3, #64	; 0x40
 8002ba8:	d050      	beq.n	8002c4c <HAL_UART_IRQHandler+0x1f8>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002baa:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002bac:	6813      	ldr	r3, [r2, #0]
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	f43f af76 	beq.w	8002aa4 <HAL_UART_IRQHandler+0x50>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002bb8:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
 8002bba:	4299      	cmp	r1, r3
 8002bbc:	f67f af72 	bls.w	8002aa4 <HAL_UART_IRQHandler+0x50>
        huart->RxXferCount = nb_remaining_rx_data;
 8002bc0:	85e3      	strh	r3, [r4, #46]	; 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002bc2:	69d3      	ldr	r3, [r2, #28]
 8002bc4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002bc8:	d037      	beq.n	8002c3a <HAL_UART_IRQHandler+0x1e6>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002bca:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bcc:	f102 030c 	add.w	r3, r2, #12
 8002bd0:	e853 3f00 	ldrex	r3, [r3]
 8002bd4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bd8:	320c      	adds	r2, #12
 8002bda:	e842 3100 	strex	r1, r3, [r2]
 8002bde:	2900      	cmp	r1, #0
 8002be0:	d1f3      	bne.n	8002bca <HAL_UART_IRQHandler+0x176>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002be2:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002be4:	f102 0314 	add.w	r3, r2, #20
 8002be8:	e853 3f00 	ldrex	r3, [r3]
 8002bec:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bf0:	3214      	adds	r2, #20
 8002bf2:	e842 3100 	strex	r1, r3, [r2]
 8002bf6:	2900      	cmp	r1, #0
 8002bf8:	d1f3      	bne.n	8002be2 <HAL_UART_IRQHandler+0x18e>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002bfa:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bfc:	f102 0314 	add.w	r3, r2, #20
 8002c00:	e853 3f00 	ldrex	r3, [r3]
 8002c04:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c08:	3214      	adds	r2, #20
 8002c0a:	e842 3100 	strex	r1, r3, [r2]
 8002c0e:	2900      	cmp	r1, #0
 8002c10:	d1f3      	bne.n	8002bfa <HAL_UART_IRQHandler+0x1a6>
          huart->RxState = HAL_UART_STATE_READY;
 8002c12:	2320      	movs	r3, #32
 8002c14:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	6323      	str	r3, [r4, #48]	; 0x30
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c1c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c1e:	f102 030c 	add.w	r3, r2, #12
 8002c22:	e853 3f00 	ldrex	r3, [r3]
 8002c26:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c2a:	320c      	adds	r2, #12
 8002c2c:	e842 3100 	strex	r1, r3, [r2]
 8002c30:	2900      	cmp	r1, #0
 8002c32:	d1f3      	bne.n	8002c1c <HAL_UART_IRQHandler+0x1c8>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002c34:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8002c36:	f7fe faaa 	bl	800118e <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002c3a:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
 8002c3c:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 8002c3e:	b29b      	uxth	r3, r3
 8002c40:	1ac9      	subs	r1, r1, r3
 8002c42:	b289      	uxth	r1, r1
 8002c44:	4620      	mov	r0, r4
 8002c46:	f7ff fe93 	bl	8002970 <HAL_UARTEx_RxEventCallback>
      return;
 8002c4a:	e72b      	b.n	8002aa4 <HAL_UART_IRQHandler+0x50>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002c4c:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
 8002c4e:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 8002c50:	b29b      	uxth	r3, r3
 8002c52:	1ac9      	subs	r1, r1, r3
 8002c54:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 8002c56:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 8002c58:	b29b      	uxth	r3, r3
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	f43f af22 	beq.w	8002aa4 <HAL_UART_IRQHandler+0x50>
          && (nb_rx_data > 0U))
 8002c60:	2900      	cmp	r1, #0
 8002c62:	f43f af1f 	beq.w	8002aa4 <HAL_UART_IRQHandler+0x50>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c66:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c68:	f102 030c 	add.w	r3, r2, #12
 8002c6c:	e853 3f00 	ldrex	r3, [r3]
 8002c70:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c74:	320c      	adds	r2, #12
 8002c76:	e842 3000 	strex	r0, r3, [r2]
 8002c7a:	2800      	cmp	r0, #0
 8002c7c:	d1f3      	bne.n	8002c66 <HAL_UART_IRQHandler+0x212>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c7e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c80:	f102 0314 	add.w	r3, r2, #20
 8002c84:	e853 3f00 	ldrex	r3, [r3]
 8002c88:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c8c:	3214      	adds	r2, #20
 8002c8e:	e842 3000 	strex	r0, r3, [r2]
 8002c92:	2800      	cmp	r0, #0
 8002c94:	d1f3      	bne.n	8002c7e <HAL_UART_IRQHandler+0x22a>
        huart->RxState = HAL_UART_STATE_READY;
 8002c96:	2320      	movs	r3, #32
 8002c98:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	6323      	str	r3, [r4, #48]	; 0x30
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ca0:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ca2:	f102 030c 	add.w	r3, r2, #12
 8002ca6:	e853 3f00 	ldrex	r3, [r3]
 8002caa:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cae:	320c      	adds	r2, #12
 8002cb0:	e842 3000 	strex	r0, r3, [r2]
 8002cb4:	2800      	cmp	r0, #0
 8002cb6:	d1f3      	bne.n	8002ca0 <HAL_UART_IRQHandler+0x24c>
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002cb8:	4620      	mov	r0, r4
 8002cba:	f7ff fe59 	bl	8002970 <HAL_UARTEx_RxEventCallback>
      return;
 8002cbe:	e6f1      	b.n	8002aa4 <HAL_UART_IRQHandler+0x50>
    UART_Transmit_IT(huart);
 8002cc0:	4620      	mov	r0, r4
 8002cc2:	f7ff fcab 	bl	800261c <UART_Transmit_IT>
    return;
 8002cc6:	e6ed      	b.n	8002aa4 <HAL_UART_IRQHandler+0x50>
    UART_EndTransmit_IT(huart);
 8002cc8:	4620      	mov	r0, r4
 8002cca:	f7ff fe09 	bl	80028e0 <UART_EndTransmit_IT>
    return;
 8002cce:	e6e9      	b.n	8002aa4 <HAL_UART_IRQHandler+0x50>
 8002cd0:	08002961 	.word	0x08002961

08002cd4 <UART_Start_Receive_IT>:
{
 8002cd4:	4603      	mov	r3, r0
  huart->pRxBuffPtr = pData;
 8002cd6:	6281      	str	r1, [r0, #40]	; 0x28
  huart->RxXferSize = Size;
 8002cd8:	8582      	strh	r2, [r0, #44]	; 0x2c
  huart->RxXferCount = Size;
 8002cda:	85c2      	strh	r2, [r0, #46]	; 0x2e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cdc:	2000      	movs	r0, #0
 8002cde:	6418      	str	r0, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002ce0:	2222      	movs	r2, #34	; 0x22
 8002ce2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  __HAL_UNLOCK(huart);
 8002ce6:	f883 003c 	strb.w	r0, [r3, #60]	; 0x3c
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002cea:	6819      	ldr	r1, [r3, #0]
 8002cec:	68ca      	ldr	r2, [r1, #12]
 8002cee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002cf2:	60ca      	str	r2, [r1, #12]
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002cf4:	6819      	ldr	r1, [r3, #0]
 8002cf6:	694a      	ldr	r2, [r1, #20]
 8002cf8:	f042 0201 	orr.w	r2, r2, #1
 8002cfc:	614a      	str	r2, [r1, #20]
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002cfe:	681a      	ldr	r2, [r3, #0]
 8002d00:	68d3      	ldr	r3, [r2, #12]
 8002d02:	f043 0320 	orr.w	r3, r3, #32
 8002d06:	60d3      	str	r3, [r2, #12]
}
 8002d08:	4770      	bx	lr

08002d0a <HAL_UART_Receive_IT>:
{
 8002d0a:	b508      	push	{r3, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 8002d0c:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8002d10:	b2db      	uxtb	r3, r3
 8002d12:	2b20      	cmp	r3, #32
 8002d14:	d10d      	bne.n	8002d32 <HAL_UART_Receive_IT+0x28>
    if ((pData == NULL) || (Size == 0U))
 8002d16:	b171      	cbz	r1, 8002d36 <HAL_UART_Receive_IT+0x2c>
 8002d18:	b17a      	cbz	r2, 8002d3a <HAL_UART_Receive_IT+0x30>
    __HAL_LOCK(huart);
 8002d1a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002d1e:	2b01      	cmp	r3, #1
 8002d20:	d00d      	beq.n	8002d3e <HAL_UART_Receive_IT+0x34>
 8002d22:	2301      	movs	r3, #1
 8002d24:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d28:	2300      	movs	r3, #0
 8002d2a:	6303      	str	r3, [r0, #48]	; 0x30
    return (UART_Start_Receive_IT(huart, pData, Size));
 8002d2c:	f7ff ffd2 	bl	8002cd4 <UART_Start_Receive_IT>
 8002d30:	e000      	b.n	8002d34 <HAL_UART_Receive_IT+0x2a>
    return HAL_BUSY;
 8002d32:	2002      	movs	r0, #2
}
 8002d34:	bd08      	pop	{r3, pc}
      return HAL_ERROR;
 8002d36:	2001      	movs	r0, #1
 8002d38:	e7fc      	b.n	8002d34 <HAL_UART_Receive_IT+0x2a>
 8002d3a:	2001      	movs	r0, #1
 8002d3c:	e7fa      	b.n	8002d34 <HAL_UART_Receive_IT+0x2a>
    __HAL_LOCK(huart);
 8002d3e:	2002      	movs	r0, #2
 8002d40:	e7f8      	b.n	8002d34 <HAL_UART_Receive_IT+0x2a>
	...

08002d44 <MX_PDM2PCM_Init>:
/* USER CODE BEGIN 1 */
/* USER CODE END 1 */

/* PDM2PCM init function */
void MX_PDM2PCM_Init(void)
{
 8002d44:	b510      	push	{r4, lr}
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

   /**
  */
  PDM1_filter_handler.bit_order = PDM_FILTER_BIT_ORDER_LSB;
 8002d46:	4c0b      	ldr	r4, [pc, #44]	; (8002d74 <MX_PDM2PCM_Init+0x30>)
 8002d48:	2300      	movs	r3, #0
 8002d4a:	8023      	strh	r3, [r4, #0]
  PDM1_filter_handler.endianness = PDM_FILTER_ENDIANNESS_LE;
 8002d4c:	8063      	strh	r3, [r4, #2]
  PDM1_filter_handler.high_pass_tap = 2122358088;
 8002d4e:	4b0a      	ldr	r3, [pc, #40]	; (8002d78 <MX_PDM2PCM_Init+0x34>)
 8002d50:	6063      	str	r3, [r4, #4]
  PDM1_filter_handler.in_ptr_channels = 1;
 8002d52:	2301      	movs	r3, #1
 8002d54:	8123      	strh	r3, [r4, #8]
  PDM1_filter_handler.out_ptr_channels = 1;
 8002d56:	8163      	strh	r3, [r4, #10]
  PDM_Filter_Init(&PDM1_filter_handler);
 8002d58:	4620      	mov	r0, r4
 8002d5a:	f001 fd61 	bl	8004820 <PDM_Filter_Init>

  PDM1_filter_config.decimation_factor = PDM_FILTER_DEC_FACTOR_64;
 8002d5e:	4907      	ldr	r1, [pc, #28]	; (8002d7c <MX_PDM2PCM_Init+0x38>)
 8002d60:	2302      	movs	r3, #2
 8002d62:	800b      	strh	r3, [r1, #0]
  PDM1_filter_config.output_samples_number = 64;
 8002d64:	2340      	movs	r3, #64	; 0x40
 8002d66:	804b      	strh	r3, [r1, #2]
  PDM1_filter_config.mic_gain = 32;
 8002d68:	2320      	movs	r3, #32
 8002d6a:	808b      	strh	r3, [r1, #4]
  PDM_Filter_setConfig(&PDM1_filter_handler, &PDM1_filter_config);
 8002d6c:	4620      	mov	r0, r4
 8002d6e:	f001 fde1 	bl	8004934 <PDM_Filter_setConfig>

  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */

}
 8002d72:	bd10      	pop	{r4, pc}
 8002d74:	20000678 	.word	0x20000678
 8002d78:	7e809d48 	.word	0x7e809d48
 8002d7c:	20000670 	.word	0x20000670

08002d80 <D16_GENERIC>:
 8002d80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d84:	b089      	sub	sp, #36	; 0x24
 8002d86:	68d4      	ldr	r4, [r2, #12]
 8002d88:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 8002d8a:	6993      	ldr	r3, [r2, #24]
 8002d8c:	9407      	str	r4, [sp, #28]
 8002d8e:	6b14      	ldr	r4, [r2, #48]	; 0x30
 8002d90:	9306      	str	r3, [sp, #24]
 8002d92:	9402      	str	r4, [sp, #8]
 8002d94:	f8d2 a010 	ldr.w	sl, [r2, #16]
 8002d98:	f8d2 b014 	ldr.w	fp, [r2, #20]
 8002d9c:	69d3      	ldr	r3, [r2, #28]
 8002d9e:	6896      	ldr	r6, [r2, #8]
 8002da0:	6b54      	ldr	r4, [r2, #52]	; 0x34
 8002da2:	9103      	str	r1, [sp, #12]
 8002da4:	2d00      	cmp	r5, #0
 8002da6:	d066      	beq.n	8002e76 <D16_GENERIC+0xf6>
 8002da8:	f004 0510 	and.w	r5, r4, #16
 8002dac:	f004 0420 	and.w	r4, r4, #32
 8002db0:	9504      	str	r5, [sp, #16]
 8002db2:	4938      	ldr	r1, [pc, #224]	; (8002e94 <D16_GENERIC+0x114>)
 8002db4:	9405      	str	r4, [sp, #20]
 8002db6:	f04f 0e00 	mov.w	lr, #0
 8002dba:	4635      	mov	r5, r6
 8002dbc:	e04f      	b.n	8002e5e <D16_GENERIC+0xde>
 8002dbe:	5d87      	ldrb	r7, [r0, r6]
 8002dc0:	7804      	ldrb	r4, [r0, #0]
 8002dc2:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 8002dc6:	eb04 2407 	add.w	r4, r4, r7, lsl #8
 8002dca:	b2e6      	uxtb	r6, r4
 8002dcc:	f3c4 2407 	ubfx	r4, r4, #8, #8
 8002dd0:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 8002dd4:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 8002dd8:	4433      	add	r3, r6
 8002dda:	eb04 2493 	add.w	r4, r4, r3, lsr #10
 8002dde:	f3c4 0609 	ubfx	r6, r4, #0, #10
 8002de2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002de6:	ea46 4603 	orr.w	r6, r6, r3, lsl #16
 8002dea:	0aa3      	lsrs	r3, r4, #10
 8002dec:	4c2a      	ldr	r4, [pc, #168]	; (8002e98 <D16_GENERIC+0x118>)
 8002dee:	fb26 5404 	smlad	r4, r6, r4, r5
 8002df2:	4d2a      	ldr	r5, [pc, #168]	; (8002e9c <D16_GENERIC+0x11c>)
 8002df4:	fb26 f505 	smuad	r5, r6, r5
 8002df8:	f5a4 6400 	sub.w	r4, r4, #2048	; 0x800
 8002dfc:	eb04 080a 	add.w	r8, r4, sl
 8002e00:	eba8 080b 	sub.w	r8, r8, fp
 8002e04:	4646      	mov	r6, r8
 8002e06:	17f7      	asrs	r7, r6, #31
 8002e08:	e9cd 6700 	strd	r6, r7, [sp]
 8002e0c:	9e04      	ldr	r6, [sp, #16]
 8002e0e:	f10e 0c01 	add.w	ip, lr, #1
 8002e12:	b16e      	cbz	r6, 8002e30 <D16_GENERIC+0xb0>
 8002e14:	6a16      	ldr	r6, [r2, #32]
 8002e16:	9f01      	ldr	r7, [sp, #4]
 8002e18:	fba8 8906 	umull	r8, r9, r8, r6
 8002e1c:	fb06 9907 	mla	r9, r6, r7, r9
 8002e20:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 8002e24:	f149 0900 	adc.w	r9, r9, #0
 8002e28:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 8002e2c:	46a3      	mov	fp, r4
 8002e2e:	4654      	mov	r4, sl
 8002e30:	8d16      	ldrh	r6, [r2, #40]	; 0x28
 8002e32:	9f02      	ldr	r7, [sp, #8]
 8002e34:	0424      	lsls	r4, r4, #16
 8002e36:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8002e3a:	f04f 0900 	mov.w	r9, #0
 8002e3e:	fb0e fe06 	mul.w	lr, lr, r6
 8002e42:	fbc7 8904 	smlal	r8, r9, r7, r4
 8002e46:	9e03      	ldr	r6, [sp, #12]
 8002e48:	464f      	mov	r7, r9
 8002e4a:	10bc      	asrs	r4, r7, #2
 8002e4c:	f304 040f 	ssat	r4, #16, r4
 8002e50:	f826 401e 	strh.w	r4, [r6, lr, lsl #1]
 8002e54:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 8002e56:	fa1f fe8c 	uxth.w	lr, ip
 8002e5a:	4574      	cmp	r4, lr
 8002e5c:	d90a      	bls.n	8002e74 <D16_GENERIC+0xf4>
 8002e5e:	8d54      	ldrh	r4, [r2, #42]	; 0x2a
 8002e60:	2c01      	cmp	r4, #1
 8002e62:	b2e6      	uxtb	r6, r4
 8002e64:	d1ab      	bne.n	8002dbe <D16_GENERIC+0x3e>
 8002e66:	9e05      	ldr	r6, [sp, #20]
 8002e68:	f850 4b02 	ldr.w	r4, [r0], #2
 8002e6c:	2e00      	cmp	r6, #0
 8002e6e:	d0ac      	beq.n	8002dca <D16_GENERIC+0x4a>
 8002e70:	ba64      	rev16	r4, r4
 8002e72:	e7aa      	b.n	8002dca <D16_GENERIC+0x4a>
 8002e74:	462e      	mov	r6, r5
 8002e76:	9907      	ldr	r1, [sp, #28]
 8002e78:	61d3      	str	r3, [r2, #28]
 8002e7a:	9b06      	ldr	r3, [sp, #24]
 8002e7c:	6096      	str	r6, [r2, #8]
 8002e7e:	2000      	movs	r0, #0
 8002e80:	60d1      	str	r1, [r2, #12]
 8002e82:	f8c2 a010 	str.w	sl, [r2, #16]
 8002e86:	f8c2 b014 	str.w	fp, [r2, #20]
 8002e8a:	6193      	str	r3, [r2, #24]
 8002e8c:	b009      	add	sp, #36	; 0x24
 8002e8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002e92:	bf00      	nop
 8002e94:	20000000 	.word	0x20000000
 8002e98:	00030001 	.word	0x00030001
 8002e9c:	00010003 	.word	0x00010003

08002ea0 <D24_GENERIC>:
 8002ea0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ea4:	8cd6      	ldrh	r6, [r2, #38]	; 0x26
 8002ea6:	6993      	ldr	r3, [r2, #24]
 8002ea8:	6b15      	ldr	r5, [r2, #48]	; 0x30
 8002eaa:	f8d2 a010 	ldr.w	sl, [r2, #16]
 8002eae:	f8d2 9014 	ldr.w	r9, [r2, #20]
 8002eb2:	6894      	ldr	r4, [r2, #8]
 8002eb4:	f8d2 b00c 	ldr.w	fp, [r2, #12]
 8002eb8:	b089      	sub	sp, #36	; 0x24
 8002eba:	9307      	str	r3, [sp, #28]
 8002ebc:	9503      	str	r5, [sp, #12]
 8002ebe:	69d3      	ldr	r3, [r2, #28]
 8002ec0:	6b55      	ldr	r5, [r2, #52]	; 0x34
 8002ec2:	9104      	str	r1, [sp, #16]
 8002ec4:	2e00      	cmp	r6, #0
 8002ec6:	f000 8096 	beq.w	8002ff6 <D24_GENERIC+0x156>
 8002eca:	f005 0610 	and.w	r6, r5, #16
 8002ece:	f005 0520 	and.w	r5, r5, #32
 8002ed2:	4954      	ldr	r1, [pc, #336]	; (8003024 <D24_GENERIC+0x184>)
 8002ed4:	9605      	str	r6, [sp, #20]
 8002ed6:	9506      	str	r5, [sp, #24]
 8002ed8:	f04f 0e00 	mov.w	lr, #0
 8002edc:	f8cd 9008 	str.w	r9, [sp, #8]
 8002ee0:	e06a      	b.n	8002fb8 <D24_GENERIC+0x118>
 8002ee2:	f810 5016 	ldrb.w	r5, [r0, r6, lsl #1]
 8002ee6:	f810 8007 	ldrb.w	r8, [r0, r7]
 8002eea:	f890 c000 	ldrb.w	ip, [r0]
 8002eee:	042d      	lsls	r5, r5, #16
 8002ef0:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 8002ef4:	eb05 2508 	add.w	r5, r5, r8, lsl #8
 8002ef8:	44ac      	add	ip, r5
 8002efa:	4438      	add	r0, r7
 8002efc:	fa5f f68c 	uxtb.w	r6, ip
 8002f00:	f3cc 2507 	ubfx	r5, ip, #8, #8
 8002f04:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 8002f08:	f851 7025 	ldr.w	r7, [r1, r5, lsl #2]
 8002f0c:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8002f10:	eb06 2693 	add.w	r6, r6, r3, lsr #10
 8002f14:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 8002f18:	f851 302c 	ldr.w	r3, [r1, ip, lsl #2]
 8002f1c:	f3c7 0509 	ubfx	r5, r7, #0, #10
 8002f20:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8002f24:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 8002f28:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 8002f2c:	4d3e      	ldr	r5, [pc, #248]	; (8003028 <D24_GENERIC+0x188>)
 8002f2e:	fb26 b705 	smlad	r7, r6, r5, fp
 8002f32:	4d3e      	ldr	r5, [pc, #248]	; (800302c <D24_GENERIC+0x18c>)
 8002f34:	fb26 4b05 	smlad	fp, r6, r5, r4
 8002f38:	f3c3 0409 	ubfx	r4, r3, #0, #10
 8002f3c:	eb04 0844 	add.w	r8, r4, r4, lsl #1
 8002f40:	eb0b 0b48 	add.w	fp, fp, r8, lsl #1
 8002f44:	2401      	movs	r4, #1
 8002f46:	fb26 f604 	smuad	r6, r6, r4
 8002f4a:	f5a7 55d8 	sub.w	r5, r7, #6912	; 0x1b00
 8002f4e:	9f02      	ldr	r7, [sp, #8]
 8002f50:	eb0e 0c04 	add.w	ip, lr, r4
 8002f54:	eb08 0406 	add.w	r4, r8, r6
 8002f58:	eb05 060a 	add.w	r6, r5, sl
 8002f5c:	1bf6      	subs	r6, r6, r7
 8002f5e:	4637      	mov	r7, r6
 8002f60:	ea4f 78e6 	mov.w	r8, r6, asr #31
 8002f64:	e9cd 7800 	strd	r7, r8, [sp]
 8002f68:	9f05      	ldr	r7, [sp, #20]
 8002f6a:	b177      	cbz	r7, 8002f8a <D24_GENERIC+0xea>
 8002f6c:	f8d2 8020 	ldr.w	r8, [r2, #32]
 8002f70:	9502      	str	r5, [sp, #8]
 8002f72:	fba6 9a08 	umull	r9, sl, r6, r8
 8002f76:	9e01      	ldr	r6, [sp, #4]
 8002f78:	fb08 aa06 	mla	sl, r8, r6, sl
 8002f7c:	f119 4600 	adds.w	r6, r9, #2147483648	; 0x80000000
 8002f80:	f14a 0700 	adc.w	r7, sl, #0
 8002f84:	ea4f 0a47 	mov.w	sl, r7, lsl #1
 8002f88:	4655      	mov	r5, sl
 8002f8a:	8d16      	ldrh	r6, [r2, #40]	; 0x28
 8002f8c:	9f03      	ldr	r7, [sp, #12]
 8002f8e:	03ad      	lsls	r5, r5, #14
 8002f90:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8002f94:	f04f 0900 	mov.w	r9, #0
 8002f98:	fb0e fe06 	mul.w	lr, lr, r6
 8002f9c:	fbc7 8905 	smlal	r8, r9, r7, r5
 8002fa0:	9e04      	ldr	r6, [sp, #16]
 8002fa2:	464f      	mov	r7, r9
 8002fa4:	10bd      	asrs	r5, r7, #2
 8002fa6:	f305 050f 	ssat	r5, #16, r5
 8002faa:	f826 501e 	strh.w	r5, [r6, lr, lsl #1]
 8002fae:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 8002fb0:	fa1f fe8c 	uxth.w	lr, ip
 8002fb4:	4575      	cmp	r5, lr
 8002fb6:	d91c      	bls.n	8002ff2 <D24_GENERIC+0x152>
 8002fb8:	8d55      	ldrh	r5, [r2, #42]	; 0x2a
 8002fba:	b2ef      	uxtb	r7, r5
 8002fbc:	2d01      	cmp	r5, #1
 8002fbe:	b23e      	sxth	r6, r7
 8002fc0:	d18f      	bne.n	8002ee2 <D24_GENERIC+0x42>
 8002fc2:	9d06      	ldr	r5, [sp, #24]
 8002fc4:	b15d      	cbz	r5, 8002fde <D24_GENERIC+0x13e>
 8002fc6:	f01e 0f01 	tst.w	lr, #1
 8002fca:	d122      	bne.n	8003012 <D24_GENERIC+0x172>
 8002fcc:	7805      	ldrb	r5, [r0, #0]
 8002fce:	78c7      	ldrb	r7, [r0, #3]
 8002fd0:	7846      	ldrb	r6, [r0, #1]
 8002fd2:	022d      	lsls	r5, r5, #8
 8002fd4:	eb05 4c07 	add.w	ip, r5, r7, lsl #16
 8002fd8:	44b4      	add	ip, r6
 8002fda:	3002      	adds	r0, #2
 8002fdc:	e78e      	b.n	8002efc <D24_GENERIC+0x5c>
 8002fde:	7846      	ldrb	r6, [r0, #1]
 8002fe0:	f890 c002 	ldrb.w	ip, [r0, #2]
 8002fe4:	f810 5b03 	ldrb.w	r5, [r0], #3
 8002fe8:	0236      	lsls	r6, r6, #8
 8002fea:	eb06 4c0c 	add.w	ip, r6, ip, lsl #16
 8002fee:	44ac      	add	ip, r5
 8002ff0:	e784      	b.n	8002efc <D24_GENERIC+0x5c>
 8002ff2:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8002ff6:	61d3      	str	r3, [r2, #28]
 8002ff8:	9b07      	ldr	r3, [sp, #28]
 8002ffa:	6094      	str	r4, [r2, #8]
 8002ffc:	2000      	movs	r0, #0
 8002ffe:	f8c2 b00c 	str.w	fp, [r2, #12]
 8003002:	f8c2 a010 	str.w	sl, [r2, #16]
 8003006:	f8c2 9014 	str.w	r9, [r2, #20]
 800300a:	6193      	str	r3, [r2, #24]
 800300c:	b009      	add	sp, #36	; 0x24
 800300e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003012:	78c5      	ldrb	r5, [r0, #3]
 8003014:	7887      	ldrb	r7, [r0, #2]
 8003016:	f810 6b04 	ldrb.w	r6, [r0], #4
 800301a:	022d      	lsls	r5, r5, #8
 800301c:	eb05 4c07 	add.w	ip, r5, r7, lsl #16
 8003020:	44b4      	add	ip, r6
 8003022:	e76b      	b.n	8002efc <D24_GENERIC+0x5c>
 8003024:	20000000 	.word	0x20000000
 8003028:	00030001 	.word	0x00030001
 800302c:	00060007 	.word	0x00060007

08003030 <D32_GENERIC>:
 8003030:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003034:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 8003036:	6993      	ldr	r3, [r2, #24]
 8003038:	6b14      	ldr	r4, [r2, #48]	; 0x30
 800303a:	f8d2 a010 	ldr.w	sl, [r2, #16]
 800303e:	f8d2 9014 	ldr.w	r9, [r2, #20]
 8003042:	69d6      	ldr	r6, [r2, #28]
 8003044:	f8d2 b00c 	ldr.w	fp, [r2, #12]
 8003048:	b089      	sub	sp, #36	; 0x24
 800304a:	9307      	str	r3, [sp, #28]
 800304c:	9403      	str	r4, [sp, #12]
 800304e:	6893      	ldr	r3, [r2, #8]
 8003050:	6b54      	ldr	r4, [r2, #52]	; 0x34
 8003052:	9104      	str	r1, [sp, #16]
 8003054:	2d00      	cmp	r5, #0
 8003056:	f000 809f 	beq.w	8003198 <D32_GENERIC+0x168>
 800305a:	f004 0510 	and.w	r5, r4, #16
 800305e:	f004 0420 	and.w	r4, r4, #32
 8003062:	9505      	str	r5, [sp, #20]
 8003064:	4953      	ldr	r1, [pc, #332]	; (80031b4 <D32_GENERIC+0x184>)
 8003066:	9406      	str	r4, [sp, #24]
 8003068:	f04f 0c00 	mov.w	ip, #0
 800306c:	f8cd 9008 	str.w	r9, [sp, #8]
 8003070:	461d      	mov	r5, r3
 8003072:	4617      	mov	r7, r2
 8003074:	e077      	b.n	8003166 <D32_GENERIC+0x136>
 8003076:	f818 3003 	ldrb.w	r3, [r8, r3]
 800307a:	f810 800e 	ldrb.w	r8, [r0, lr]
 800307e:	f810 e002 	ldrb.w	lr, [r0, r2]
 8003082:	7800      	ldrb	r0, [r0, #0]
 8003084:	041b      	lsls	r3, r3, #16
 8003086:	eb03 6308 	add.w	r3, r3, r8, lsl #24
 800308a:	eb03 230e 	add.w	r3, r3, lr, lsl #8
 800308e:	4403      	add	r3, r0
 8003090:	eb04 0042 	add.w	r0, r4, r2, lsl #1
 8003094:	b2dc      	uxtb	r4, r3
 8003096:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800309a:	f3c3 4807 	ubfx	r8, r3, #16, #8
 800309e:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 80030a2:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80030a6:	0e1b      	lsrs	r3, r3, #24
 80030a8:	eb04 2496 	add.w	r4, r4, r6, lsr #10
 80030ac:	f851 6028 	ldr.w	r6, [r1, r8, lsl #2]
 80030b0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80030b4:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 80030b8:	eb06 2e92 	add.w	lr, r6, r2, lsr #10
 80030bc:	eb03 269e 	add.w	r6, r3, lr, lsr #10
 80030c0:	f3c6 0309 	ubfx	r3, r6, #0, #10
 80030c4:	f3c4 0409 	ubfx	r4, r4, #0, #10
 80030c8:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80030cc:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 80030d0:	ea43 4e0e 	orr.w	lr, r3, lr, lsl #16
 80030d4:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80030d8:	4b37      	ldr	r3, [pc, #220]	; (80031b8 <D32_GENERIC+0x188>)
 80030da:	fb22 b403 	smlad	r4, r2, r3, fp
 80030de:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80030e2:	fb2e 4803 	smlad	r8, lr, r3, r4
 80030e6:	4b35      	ldr	r3, [pc, #212]	; (80031bc <D32_GENERIC+0x18c>)
 80030e8:	fb22 5503 	smlad	r5, r2, r3, r5
 80030ec:	4b34      	ldr	r3, [pc, #208]	; (80031c0 <D32_GENERIC+0x190>)
 80030ee:	fb2e 5b03 	smlad	fp, lr, r3, r5
 80030f2:	2301      	movs	r3, #1
 80030f4:	fb22 f203 	smuad	r2, r2, r3
 80030f8:	4b32      	ldr	r3, [pc, #200]	; (80031c4 <D32_GENERIC+0x194>)
 80030fa:	fb2e 2503 	smlad	r5, lr, r3, r2
 80030fe:	9b02      	ldr	r3, [sp, #8]
 8003100:	f5a8 4480 	sub.w	r4, r8, #16384	; 0x4000
 8003104:	eb04 080a 	add.w	r8, r4, sl
 8003108:	eba8 0803 	sub.w	r8, r8, r3
 800310c:	4642      	mov	r2, r8
 800310e:	17d3      	asrs	r3, r2, #31
 8003110:	e9cd 2300 	strd	r2, r3, [sp]
 8003114:	9b05      	ldr	r3, [sp, #20]
 8003116:	f10c 0e01 	add.w	lr, ip, #1
 800311a:	b16b      	cbz	r3, 8003138 <D32_GENERIC+0x108>
 800311c:	6a3a      	ldr	r2, [r7, #32]
 800311e:	9b01      	ldr	r3, [sp, #4]
 8003120:	9402      	str	r4, [sp, #8]
 8003122:	fba8 8902 	umull	r8, r9, r8, r2
 8003126:	fb02 9903 	mla	r9, r2, r3, r9
 800312a:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 800312e:	f149 0900 	adc.w	r9, r9, #0
 8003132:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 8003136:	4654      	mov	r4, sl
 8003138:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800313a:	9a04      	ldr	r2, [sp, #16]
 800313c:	fb0c fc03 	mul.w	ip, ip, r3
 8003140:	9b03      	ldr	r3, [sp, #12]
 8003142:	0364      	lsls	r4, r4, #13
 8003144:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8003148:	f04f 0900 	mov.w	r9, #0
 800314c:	fbc3 8904 	smlal	r8, r9, r3, r4
 8003150:	464b      	mov	r3, r9
 8003152:	109b      	asrs	r3, r3, #2
 8003154:	f303 030f 	ssat	r3, #16, r3
 8003158:	f822 301c 	strh.w	r3, [r2, ip, lsl #1]
 800315c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800315e:	fa1f fc8e 	uxth.w	ip, lr
 8003162:	4563      	cmp	r3, ip
 8003164:	d914      	bls.n	8003190 <D32_GENERIC+0x160>
 8003166:	8d7c      	ldrh	r4, [r7, #42]	; 0x2a
 8003168:	b2e2      	uxtb	r2, r4
 800316a:	eb02 0e42 	add.w	lr, r2, r2, lsl #1
 800316e:	eb00 080e 	add.w	r8, r0, lr
 8003172:	4253      	negs	r3, r2
 8003174:	2c01      	cmp	r4, #1
 8003176:	eb08 0403 	add.w	r4, r8, r3
 800317a:	f47f af7c 	bne.w	8003076 <D32_GENERIC+0x46>
 800317e:	1d02      	adds	r2, r0, #4
 8003180:	6803      	ldr	r3, [r0, #0]
 8003182:	9806      	ldr	r0, [sp, #24]
 8003184:	b110      	cbz	r0, 800318c <D32_GENERIC+0x15c>
 8003186:	ba5b      	rev16	r3, r3
 8003188:	4610      	mov	r0, r2
 800318a:	e783      	b.n	8003094 <D32_GENERIC+0x64>
 800318c:	4610      	mov	r0, r2
 800318e:	e781      	b.n	8003094 <D32_GENERIC+0x64>
 8003190:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8003194:	462b      	mov	r3, r5
 8003196:	463a      	mov	r2, r7
 8003198:	6093      	str	r3, [r2, #8]
 800319a:	9b07      	ldr	r3, [sp, #28]
 800319c:	f8c2 b00c 	str.w	fp, [r2, #12]
 80031a0:	2000      	movs	r0, #0
 80031a2:	61d6      	str	r6, [r2, #28]
 80031a4:	f8c2 a010 	str.w	sl, [r2, #16]
 80031a8:	f8c2 9014 	str.w	r9, [r2, #20]
 80031ac:	6193      	str	r3, [r2, #24]
 80031ae:	b009      	add	sp, #36	; 0x24
 80031b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80031b4:	20000000 	.word	0x20000000
 80031b8:	00060003 	.word	0x00060003
 80031bc:	000a000c 	.word	0x000a000c
 80031c0:	000c000a 	.word	0x000c000a
 80031c4:	00030006 	.word	0x00030006

080031c8 <D48_GENERIC>:
 80031c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80031cc:	b089      	sub	sp, #36	; 0x24
 80031ce:	6953      	ldr	r3, [r2, #20]
 80031d0:	68d4      	ldr	r4, [r2, #12]
 80031d2:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 80031d4:	9302      	str	r3, [sp, #8]
 80031d6:	9400      	str	r4, [sp, #0]
 80031d8:	6993      	ldr	r3, [r2, #24]
 80031da:	6b14      	ldr	r4, [r2, #48]	; 0x30
 80031dc:	9307      	str	r3, [sp, #28]
 80031de:	9403      	str	r4, [sp, #12]
 80031e0:	f8d2 a010 	ldr.w	sl, [r2, #16]
 80031e4:	69d6      	ldr	r6, [r2, #28]
 80031e6:	6893      	ldr	r3, [r2, #8]
 80031e8:	6b54      	ldr	r4, [r2, #52]	; 0x34
 80031ea:	9104      	str	r1, [sp, #16]
 80031ec:	2d00      	cmp	r5, #0
 80031ee:	f000 80c5 	beq.w	800337c <D48_GENERIC+0x1b4>
 80031f2:	f004 0510 	and.w	r5, r4, #16
 80031f6:	f004 0420 	and.w	r4, r4, #32
 80031fa:	4967      	ldr	r1, [pc, #412]	; (8003398 <D48_GENERIC+0x1d0>)
 80031fc:	9505      	str	r5, [sp, #20]
 80031fe:	9406      	str	r4, [sp, #24]
 8003200:	f04f 0c00 	mov.w	ip, #0
 8003204:	4657      	mov	r7, sl
 8003206:	9301      	str	r3, [sp, #4]
 8003208:	e09c      	b.n	8003344 <D48_GENERIC+0x17c>
 800320a:	f81b 4005 	ldrb.w	r4, [fp, r5]
 800320e:	f810 b009 	ldrb.w	fp, [r0, r9]
 8003212:	f81a 9009 	ldrb.w	r9, [sl, r9]
 8003216:	f810 a00e 	ldrb.w	sl, [r0, lr]
 800321a:	7800      	ldrb	r0, [r0, #0]
 800321c:	0424      	lsls	r4, r4, #16
 800321e:	eb04 6b0b 	add.w	fp, r4, fp, lsl #24
 8003222:	f818 4005 	ldrb.w	r4, [r8, r5]
 8003226:	eb0b 2b0a 	add.w	fp, fp, sl, lsl #8
 800322a:	44a8      	add	r8, r5
 800322c:	eb04 2409 	add.w	r4, r4, r9, lsl #8
 8003230:	eb0b 0500 	add.w	r5, fp, r0
 8003234:	eb08 004e 	add.w	r0, r8, lr, lsl #1
 8003238:	fa5f f885 	uxtb.w	r8, r5
 800323c:	f3c5 2e07 	ubfx	lr, r5, #8, #8
 8003240:	f851 a028 	ldr.w	sl, [r1, r8, lsl #2]
 8003244:	f851 902e 	ldr.w	r9, [r1, lr, lsl #2]
 8003248:	f3c5 4e07 	ubfx	lr, r5, #16, #8
 800324c:	0e2d      	lsrs	r5, r5, #24
 800324e:	eb0a 2a96 	add.w	sl, sl, r6, lsr #10
 8003252:	f851 802e 	ldr.w	r8, [r1, lr, lsl #2]
 8003256:	f851 e025 	ldr.w	lr, [r1, r5, lsl #2]
 800325a:	b2e6      	uxtb	r6, r4
 800325c:	eb09 259a 	add.w	r5, r9, sl, lsr #10
 8003260:	f3c4 2407 	ubfx	r4, r4, #8, #8
 8003264:	eb08 2895 	add.w	r8, r8, r5, lsr #10
 8003268:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 800326c:	f851 9024 	ldr.w	r9, [r1, r4, lsl #2]
 8003270:	eb0e 2498 	add.w	r4, lr, r8, lsr #10
 8003274:	eb06 2e94 	add.w	lr, r6, r4, lsr #10
 8003278:	eb09 269e 	add.w	r6, r9, lr, lsr #10
 800327c:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8003280:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8003284:	f3c6 0909 	ubfx	r9, r6, #0, #10
 8003288:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800328c:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8003290:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8003294:	ea45 4a0a 	orr.w	sl, r5, sl, lsl #16
 8003298:	ea44 4808 	orr.w	r8, r4, r8, lsl #16
 800329c:	ea49 4e0e 	orr.w	lr, r9, lr, lsl #16
 80032a0:	4c3e      	ldr	r4, [pc, #248]	; (800339c <D48_GENERIC+0x1d4>)
 80032a2:	9d00      	ldr	r5, [sp, #0]
 80032a4:	fb2a 5404 	smlad	r4, sl, r4, r5
 80032a8:	4d3d      	ldr	r5, [pc, #244]	; (80033a0 <D48_GENERIC+0x1d8>)
 80032aa:	fb28 4405 	smlad	r4, r8, r5, r4
 80032ae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80032b2:	fb2e 4b03 	smlad	fp, lr, r3, r4
 80032b6:	4c3b      	ldr	r4, [pc, #236]	; (80033a4 <D48_GENERIC+0x1dc>)
 80032b8:	9b01      	ldr	r3, [sp, #4]
 80032ba:	fb2a 3304 	smlad	r3, sl, r4, r3
 80032be:	f04f 141b 	mov.w	r4, #1769499	; 0x1b001b
 80032c2:	fb28 3304 	smlad	r3, r8, r4, r3
 80032c6:	4c38      	ldr	r4, [pc, #224]	; (80033a8 <D48_GENERIC+0x1e0>)
 80032c8:	fb2e 3304 	smlad	r3, lr, r4, r3
 80032cc:	2501      	movs	r5, #1
 80032ce:	9300      	str	r3, [sp, #0]
 80032d0:	fb2a fa05 	smuad	sl, sl, r5
 80032d4:	4b35      	ldr	r3, [pc, #212]	; (80033ac <D48_GENERIC+0x1e4>)
 80032d6:	fb28 a803 	smlad	r8, r8, r3, sl
 80032da:	4b35      	ldr	r3, [pc, #212]	; (80033b0 <D48_GENERIC+0x1e8>)
 80032dc:	fb2e 8303 	smlad	r3, lr, r3, r8
 80032e0:	f5ab 4458 	sub.w	r4, fp, #55296	; 0xd800
 80032e4:	9301      	str	r3, [sp, #4]
 80032e6:	9b02      	ldr	r3, [sp, #8]
 80032e8:	eb04 0807 	add.w	r8, r4, r7
 80032ec:	eba8 0803 	sub.w	r8, r8, r3
 80032f0:	9b05      	ldr	r3, [sp, #20]
 80032f2:	4465      	add	r5, ip
 80032f4:	ea4f 7be8 	mov.w	fp, r8, asr #31
 80032f8:	b163      	cbz	r3, 8003314 <D48_GENERIC+0x14c>
 80032fa:	6a17      	ldr	r7, [r2, #32]
 80032fc:	9402      	str	r4, [sp, #8]
 80032fe:	fba8 8907 	umull	r8, r9, r8, r7
 8003302:	fb07 990b 	mla	r9, r7, fp, r9
 8003306:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 800330a:	f149 0900 	adc.w	r9, r9, #0
 800330e:	ea4f 0749 	mov.w	r7, r9, lsl #1
 8003312:	463c      	mov	r4, r7
 8003314:	f8b2 e028 	ldrh.w	lr, [r2, #40]	; 0x28
 8003318:	9b03      	ldr	r3, [sp, #12]
 800331a:	02e4      	lsls	r4, r4, #11
 800331c:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8003320:	f04f 0900 	mov.w	r9, #0
 8003324:	fb0c fc0e 	mul.w	ip, ip, lr
 8003328:	fbc3 8904 	smlal	r8, r9, r3, r4
 800332c:	9b04      	ldr	r3, [sp, #16]
 800332e:	ea4f 04a9 	mov.w	r4, r9, asr #2
 8003332:	f304 040f 	ssat	r4, #16, r4
 8003336:	f823 401c 	strh.w	r4, [r3, ip, lsl #1]
 800333a:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 800333c:	fa1f fc85 	uxth.w	ip, r5
 8003340:	4564      	cmp	r4, ip
 8003342:	d919      	bls.n	8003378 <D48_GENERIC+0x1b0>
 8003344:	8d54      	ldrh	r4, [r2, #42]	; 0x2a
 8003346:	fa5f fe84 	uxtb.w	lr, r4
 800334a:	eb0e 094e 	add.w	r9, lr, lr, lsl #1
 800334e:	f1ce 0500 	rsb	r5, lr, #0
 8003352:	eb00 0b09 	add.w	fp, r0, r9
 8003356:	eb0b 0a05 	add.w	sl, fp, r5
 800335a:	2c01      	cmp	r4, #1
 800335c:	eb0a 0809 	add.w	r8, sl, r9
 8003360:	f47f af53 	bne.w	800320a <D48_GENERIC+0x42>
 8003364:	9b06      	ldr	r3, [sp, #24]
 8003366:	6805      	ldr	r5, [r0, #0]
 8003368:	6844      	ldr	r4, [r0, #4]
 800336a:	3006      	adds	r0, #6
 800336c:	2b00      	cmp	r3, #0
 800336e:	f43f af63 	beq.w	8003238 <D48_GENERIC+0x70>
 8003372:	ba6d      	rev16	r5, r5
 8003374:	ba64      	rev16	r4, r4
 8003376:	e75f      	b.n	8003238 <D48_GENERIC+0x70>
 8003378:	9b01      	ldr	r3, [sp, #4]
 800337a:	46ba      	mov	sl, r7
 800337c:	6093      	str	r3, [r2, #8]
 800337e:	9b00      	ldr	r3, [sp, #0]
 8003380:	60d3      	str	r3, [r2, #12]
 8003382:	9b02      	ldr	r3, [sp, #8]
 8003384:	6153      	str	r3, [r2, #20]
 8003386:	9b07      	ldr	r3, [sp, #28]
 8003388:	61d6      	str	r6, [r2, #28]
 800338a:	2000      	movs	r0, #0
 800338c:	f8c2 a010 	str.w	sl, [r2, #16]
 8003390:	6193      	str	r3, [r2, #24]
 8003392:	b009      	add	sp, #36	; 0x24
 8003394:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003398:	20000000 	.word	0x20000000
 800339c:	000f000a 	.word	0x000f000a
 80033a0:	00060003 	.word	0x00060003
 80033a4:	00150019 	.word	0x00150019
 80033a8:	00190015 	.word	0x00190015
 80033ac:	00030006 	.word	0x00030006
 80033b0:	000a000f 	.word	0x000a000f

080033b4 <D64_GENERIC>:
 80033b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80033b8:	b089      	sub	sp, #36	; 0x24
 80033ba:	6913      	ldr	r3, [r2, #16]
 80033bc:	6895      	ldr	r5, [r2, #8]
 80033be:	9303      	str	r3, [sp, #12]
 80033c0:	9501      	str	r5, [sp, #4]
 80033c2:	6953      	ldr	r3, [r2, #20]
 80033c4:	68d5      	ldr	r5, [r2, #12]
 80033c6:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 80033c8:	9304      	str	r3, [sp, #16]
 80033ca:	9500      	str	r5, [sp, #0]
 80033cc:	6993      	ldr	r3, [r2, #24]
 80033ce:	6b15      	ldr	r5, [r2, #48]	; 0x30
 80033d0:	9307      	str	r3, [sp, #28]
 80033d2:	9505      	str	r5, [sp, #20]
 80033d4:	69d3      	ldr	r3, [r2, #28]
 80033d6:	9106      	str	r1, [sp, #24]
 80033d8:	2c00      	cmp	r4, #0
 80033da:	f000 80d9 	beq.w	8003590 <D64_GENERIC+0x1dc>
 80033de:	6a11      	ldr	r1, [r2, #32]
 80033e0:	9102      	str	r1, [sp, #8]
 80033e2:	f8df e1ec 	ldr.w	lr, [pc, #492]	; 80035d0 <D64_GENERIC+0x21c>
 80033e6:	f04f 0c00 	mov.w	ip, #0
 80033ea:	4681      	mov	r9, r0
 80033ec:	e0c1      	b.n	8003572 <D64_GENERIC+0x1be>
 80033ee:	eb06 0846 	add.w	r8, r6, r6, lsl #1
 80033f2:	4274      	negs	r4, r6
 80033f4:	eb09 0708 	add.w	r7, r9, r8
 80033f8:	eb07 0a44 	add.w	sl, r7, r4, lsl #1
 80033fc:	eb0a 0548 	add.w	r5, sl, r8, lsl #1
 8003400:	5d38      	ldrb	r0, [r7, r4]
 8003402:	5d29      	ldrb	r1, [r5, r4]
 8003404:	f81a b018 	ldrb.w	fp, [sl, r8, lsl #1]
 8003408:	f819 a008 	ldrb.w	sl, [r9, r8]
 800340c:	f817 8014 	ldrb.w	r8, [r7, r4, lsl #1]
 8003410:	f899 7000 	ldrb.w	r7, [r9]
 8003414:	f815 9014 	ldrb.w	r9, [r5, r4, lsl #1]
 8003418:	4425      	add	r5, r4
 800341a:	0409      	lsls	r1, r1, #16
 800341c:	0400      	lsls	r0, r0, #16
 800341e:	eb01 610b 	add.w	r1, r1, fp, lsl #24
 8003422:	eb00 600a 	add.w	r0, r0, sl, lsl #24
 8003426:	f815 b014 	ldrb.w	fp, [r5, r4, lsl #1]
 800342a:	eb01 2109 	add.w	r1, r1, r9, lsl #8
 800342e:	eb05 0444 	add.w	r4, r5, r4, lsl #1
 8003432:	eb00 2008 	add.w	r0, r0, r8, lsl #8
 8003436:	4459      	add	r1, fp
 8003438:	eb04 0986 	add.w	r9, r4, r6, lsl #2
 800343c:	4438      	add	r0, r7
 800343e:	b2c5      	uxtb	r5, r0
 8003440:	f3c0 2407 	ubfx	r4, r0, #8, #8
 8003444:	f85e 6025 	ldr.w	r6, [lr, r5, lsl #2]
 8003448:	f85e 5024 	ldr.w	r5, [lr, r4, lsl #2]
 800344c:	f3c0 4407 	ubfx	r4, r0, #16, #8
 8003450:	0e00      	lsrs	r0, r0, #24
 8003452:	eb03 0806 	add.w	r8, r3, r6
 8003456:	f85e 7024 	ldr.w	r7, [lr, r4, lsl #2]
 800345a:	f85e 4020 	ldr.w	r4, [lr, r0, lsl #2]
 800345e:	f3c1 2307 	ubfx	r3, r1, #8, #8
 8003462:	b2c8      	uxtb	r0, r1
 8003464:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 8003468:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 800346c:	f85e 6020 	ldr.w	r6, [lr, r0, lsl #2]
 8003470:	f85e 0023 	ldr.w	r0, [lr, r3, lsl #2]
 8003474:	f3c1 4307 	ubfx	r3, r1, #16, #8
 8003478:	eb04 2497 	add.w	r4, r4, r7, lsr #10
 800347c:	0e09      	lsrs	r1, r1, #24
 800347e:	eb06 2694 	add.w	r6, r6, r4, lsr #10
 8003482:	f85e 3023 	ldr.w	r3, [lr, r3, lsl #2]
 8003486:	f85e 1021 	ldr.w	r1, [lr, r1, lsl #2]
 800348a:	eb00 2096 	add.w	r0, r0, r6, lsr #10
 800348e:	eb03 2a90 	add.w	sl, r3, r0, lsr #10
 8003492:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 8003496:	f3ca 0309 	ubfx	r3, sl, #0, #10
 800349a:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800349e:	f3c4 0409 	ubfx	r4, r4, #0, #10
 80034a2:	f3c6 0609 	ubfx	r6, r6, #0, #10
 80034a6:	f3c1 0a09 	ubfx	sl, r1, #0, #10
 80034aa:	f3c8 0809 	ubfx	r8, r8, #0, #10
 80034ae:	f3c7 0709 	ubfx	r7, r7, #0, #10
 80034b2:	f3c0 0009 	ubfx	r0, r0, #0, #10
 80034b6:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 80034ba:	ea4a 4a03 	orr.w	sl, sl, r3, lsl #16
 80034be:	ea45 4808 	orr.w	r8, r5, r8, lsl #16
 80034c2:	0a8b      	lsrs	r3, r1, #10
 80034c4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80034c8:	4939      	ldr	r1, [pc, #228]	; (80035b0 <D64_GENERIC+0x1fc>)
 80034ca:	9c00      	ldr	r4, [sp, #0]
 80034cc:	fb28 4101 	smlad	r1, r8, r1, r4
 80034d0:	4c38      	ldr	r4, [pc, #224]	; (80035b4 <D64_GENERIC+0x200>)
 80034d2:	fb27 1104 	smlad	r1, r7, r4, r1
 80034d6:	4c38      	ldr	r4, [pc, #224]	; (80035b8 <D64_GENERIC+0x204>)
 80034d8:	fb20 1104 	smlad	r1, r0, r4, r1
 80034dc:	f44f 3680 	mov.w	r6, #65536	; 0x10000
 80034e0:	fb2a 1106 	smlad	r1, sl, r6, r1
 80034e4:	4c35      	ldr	r4, [pc, #212]	; (80035bc <D64_GENERIC+0x208>)
 80034e6:	9d01      	ldr	r5, [sp, #4]
 80034e8:	fb28 5404 	smlad	r4, r8, r4, r5
 80034ec:	4d33      	ldr	r5, [pc, #204]	; (80035bc <D64_GENERIC+0x208>)
 80034ee:	fb2a 4415 	smladx	r4, sl, r5, r4
 80034f2:	4d33      	ldr	r5, [pc, #204]	; (80035c0 <D64_GENERIC+0x20c>)
 80034f4:	fb27 4405 	smlad	r4, r7, r5, r4
 80034f8:	fb20 4415 	smladx	r4, r0, r5, r4
 80034fc:	2501      	movs	r5, #1
 80034fe:	9400      	str	r4, [sp, #0]
 8003500:	fb28 f805 	smuad	r8, r8, r5
 8003504:	4c2f      	ldr	r4, [pc, #188]	; (80035c4 <D64_GENERIC+0x210>)
 8003506:	fb27 8704 	smlad	r7, r7, r4, r8
 800350a:	4c2f      	ldr	r4, [pc, #188]	; (80035c8 <D64_GENERIC+0x214>)
 800350c:	fb20 7004 	smlad	r0, r0, r4, r7
 8003510:	4c2e      	ldr	r4, [pc, #184]	; (80035cc <D64_GENERIC+0x218>)
 8003512:	fb2a 0004 	smlad	r0, sl, r4, r0
 8003516:	f5a1 3600 	sub.w	r6, r1, #131072	; 0x20000
 800351a:	9902      	ldr	r1, [sp, #8]
 800351c:	9001      	str	r0, [sp, #4]
 800351e:	b189      	cbz	r1, 8003544 <D64_GENERIC+0x190>
 8003520:	9803      	ldr	r0, [sp, #12]
 8003522:	9c04      	ldr	r4, [sp, #16]
 8003524:	9604      	str	r6, [sp, #16]
 8003526:	4430      	add	r0, r6
 8003528:	1b00      	subs	r0, r0, r4
 800352a:	17c5      	asrs	r5, r0, #31
 800352c:	460f      	mov	r7, r1
 800352e:	fba0 0101 	umull	r0, r1, r0, r1
 8003532:	fb07 1105 	mla	r1, r7, r5, r1
 8003536:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 800353a:	f141 0100 	adc.w	r1, r1, #0
 800353e:	0049      	lsls	r1, r1, #1
 8003540:	9103      	str	r1, [sp, #12]
 8003542:	460e      	mov	r6, r1
 8003544:	8d14      	ldrh	r4, [r2, #40]	; 0x28
 8003546:	9905      	ldr	r1, [sp, #20]
 8003548:	9806      	ldr	r0, [sp, #24]
 800354a:	02b6      	lsls	r6, r6, #10
 800354c:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 8003550:	f04f 0800 	mov.w	r8, #0
 8003554:	fb0c f404 	mul.w	r4, ip, r4
 8003558:	fbc1 7806 	smlal	r7, r8, r1, r6
 800355c:	4641      	mov	r1, r8
 800355e:	1089      	asrs	r1, r1, #2
 8003560:	f301 010f 	ssat	r1, #16, r1
 8003564:	f820 1014 	strh.w	r1, [r0, r4, lsl #1]
 8003568:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
 800356a:	f10c 0c01 	add.w	ip, ip, #1
 800356e:	4561      	cmp	r1, ip
 8003570:	dd0e      	ble.n	8003590 <D64_GENERIC+0x1dc>
 8003572:	8d56      	ldrh	r6, [r2, #42]	; 0x2a
 8003574:	2e01      	cmp	r6, #1
 8003576:	f47f af3a 	bne.w	80033ee <D64_GENERIC+0x3a>
 800357a:	6b56      	ldr	r6, [r2, #52]	; 0x34
 800357c:	06b4      	lsls	r4, r6, #26
 800357e:	e899 0003 	ldmia.w	r9, {r0, r1}
 8003582:	f109 0908 	add.w	r9, r9, #8
 8003586:	f57f af5a 	bpl.w	800343e <D64_GENERIC+0x8a>
 800358a:	ba40      	rev16	r0, r0
 800358c:	ba49      	rev16	r1, r1
 800358e:	e756      	b.n	800343e <D64_GENERIC+0x8a>
 8003590:	61d3      	str	r3, [r2, #28]
 8003592:	9b03      	ldr	r3, [sp, #12]
 8003594:	9901      	ldr	r1, [sp, #4]
 8003596:	6113      	str	r3, [r2, #16]
 8003598:	9b04      	ldr	r3, [sp, #16]
 800359a:	6091      	str	r1, [r2, #8]
 800359c:	6153      	str	r3, [r2, #20]
 800359e:	9900      	ldr	r1, [sp, #0]
 80035a0:	9b07      	ldr	r3, [sp, #28]
 80035a2:	60d1      	str	r1, [r2, #12]
 80035a4:	2000      	movs	r0, #0
 80035a6:	6193      	str	r3, [r2, #24]
 80035a8:	b009      	add	sp, #36	; 0x24
 80035aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80035ae:	bf00      	nop
 80035b0:	001c0015 	.word	0x001c0015
 80035b4:	000f000a 	.word	0x000f000a
 80035b8:	00060003 	.word	0x00060003
 80035bc:	0024002a 	.word	0x0024002a
 80035c0:	002e0030 	.word	0x002e0030
 80035c4:	00030006 	.word	0x00030006
 80035c8:	000a000f 	.word	0x000a000f
 80035cc:	0015001c 	.word	0x0015001c
 80035d0:	20000000 	.word	0x20000000

080035d4 <D80_GENERIC>:
 80035d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035d8:	b08b      	sub	sp, #44	; 0x2c
 80035da:	6914      	ldr	r4, [r2, #16]
 80035dc:	9404      	str	r4, [sp, #16]
 80035de:	6954      	ldr	r4, [r2, #20]
 80035e0:	9405      	str	r4, [sp, #20]
 80035e2:	6994      	ldr	r4, [r2, #24]
 80035e4:	9409      	str	r4, [sp, #36]	; 0x24
 80035e6:	6894      	ldr	r4, [r2, #8]
 80035e8:	9402      	str	r4, [sp, #8]
 80035ea:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 80035ec:	68d4      	ldr	r4, [r2, #12]
 80035ee:	9401      	str	r4, [sp, #4]
 80035f0:	6b14      	ldr	r4, [r2, #48]	; 0x30
 80035f2:	f8d2 b01c 	ldr.w	fp, [r2, #28]
 80035f6:	9406      	str	r4, [sp, #24]
 80035f8:	9107      	str	r1, [sp, #28]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	f000 810f 	beq.w	800381e <D80_GENERIC+0x24a>
 8003600:	6a13      	ldr	r3, [r2, #32]
 8003602:	9308      	str	r3, [sp, #32]
 8003604:	2300      	movs	r3, #0
 8003606:	9200      	str	r2, [sp, #0]
 8003608:	f8df 9264 	ldr.w	r9, [pc, #612]	; 8003870 <D80_GENERIC+0x29c>
 800360c:	f8cd b00c 	str.w	fp, [sp, #12]
 8003610:	461a      	mov	r2, r3
 8003612:	e0ed      	b.n	80037f0 <D80_GENERIC+0x21c>
 8003614:	fa5f fc8c 	uxtb.w	ip, ip
 8003618:	fa0f f48c 	sxth.w	r4, ip
 800361c:	0066      	lsls	r6, r4, #1
 800361e:	eb06 0804 	add.w	r8, r6, r4
 8003622:	f1cc 0500 	rsb	r5, ip, #0
 8003626:	eb00 0108 	add.w	r1, r0, r8
 800362a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800362e:	194b      	adds	r3, r1, r5
 8003630:	5d49      	ldrb	r1, [r1, r5]
 8003632:	f810 a008 	ldrb.w	sl, [r0, r8]
 8003636:	f813 b004 	ldrb.w	fp, [r3, r4]
 800363a:	f810 c00c 	ldrb.w	ip, [r0, ip]
 800363e:	f890 8000 	ldrb.w	r8, [r0]
 8003642:	eb03 0e04 	add.w	lr, r3, r4
 8003646:	eb0e 0705 	add.w	r7, lr, r5
 800364a:	0409      	lsls	r1, r1, #16
 800364c:	f81e 3005 	ldrb.w	r3, [lr, r5]
 8003650:	f81e e015 	ldrb.w	lr, [lr, r5, lsl #1]
 8003654:	eb01 610a 	add.w	r1, r1, sl, lsl #24
 8003658:	eb07 0a45 	add.w	sl, r7, r5, lsl #1
 800365c:	eb0a 0004 	add.w	r0, sl, r4
 8003660:	041b      	lsls	r3, r3, #16
 8003662:	f81a a004 	ldrb.w	sl, [sl, r4]
 8003666:	f817 7015 	ldrb.w	r7, [r7, r5, lsl #1]
 800366a:	5d44      	ldrb	r4, [r0, r5]
 800366c:	eb03 630b 	add.w	r3, r3, fp, lsl #24
 8003670:	eb01 210c 	add.w	r1, r1, ip, lsl #8
 8003674:	4428      	add	r0, r5
 8003676:	eb03 230e 	add.w	r3, r3, lr, lsl #8
 800367a:	4441      	add	r1, r8
 800367c:	4430      	add	r0, r6
 800367e:	eb04 240a 	add.w	r4, r4, sl, lsl #8
 8003682:	441f      	add	r7, r3
 8003684:	b2cd      	uxtb	r5, r1
 8003686:	f3c1 2307 	ubfx	r3, r1, #8, #8
 800368a:	f859 6025 	ldr.w	r6, [r9, r5, lsl #2]
 800368e:	f859 e023 	ldr.w	lr, [r9, r3, lsl #2]
 8003692:	9b03      	ldr	r3, [sp, #12]
 8003694:	f3c1 4507 	ubfx	r5, r1, #16, #8
 8003698:	0e09      	lsrs	r1, r1, #24
 800369a:	4433      	add	r3, r6
 800369c:	f859 8025 	ldr.w	r8, [r9, r5, lsl #2]
 80036a0:	f859 6021 	ldr.w	r6, [r9, r1, lsl #2]
 80036a4:	b2fd      	uxtb	r5, r7
 80036a6:	eb0e 2193 	add.w	r1, lr, r3, lsr #10
 80036aa:	469b      	mov	fp, r3
 80036ac:	f3c7 2307 	ubfx	r3, r7, #8, #8
 80036b0:	eb08 2891 	add.w	r8, r8, r1, lsr #10
 80036b4:	f859 c025 	ldr.w	ip, [r9, r5, lsl #2]
 80036b8:	f859 5023 	ldr.w	r5, [r9, r3, lsl #2]
 80036bc:	f3c7 4e07 	ubfx	lr, r7, #16, #8
 80036c0:	eb06 2698 	add.w	r6, r6, r8, lsr #10
 80036c4:	0e3b      	lsrs	r3, r7, #24
 80036c6:	eb0c 2c96 	add.w	ip, ip, r6, lsr #10
 80036ca:	f859 702e 	ldr.w	r7, [r9, lr, lsl #2]
 80036ce:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80036d2:	fa5f fe84 	uxtb.w	lr, r4
 80036d6:	eb05 259c 	add.w	r5, r5, ip, lsr #10
 80036da:	f3c4 2407 	ubfx	r4, r4, #8, #8
 80036de:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 80036e2:	f859 e02e 	ldr.w	lr, [r9, lr, lsl #2]
 80036e6:	f859 4024 	ldr.w	r4, [r9, r4, lsl #2]
 80036ea:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 80036ee:	eb0e 2e93 	add.w	lr, lr, r3, lsr #10
 80036f2:	eb04 249e 	add.w	r4, r4, lr, lsr #10
 80036f6:	f3c1 0109 	ubfx	r1, r1, #0, #10
 80036fa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80036fe:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 8003702:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8003706:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800370a:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800370e:	ea41 4b0b 	orr.w	fp, r1, fp, lsl #16
 8003712:	ea43 4707 	orr.w	r7, r3, r7, lsl #16
 8003716:	f3c4 0109 	ubfx	r1, r4, #0, #10
 800371a:	0aa3      	lsrs	r3, r4, #10
 800371c:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8003720:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8003724:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8003728:	ea41 4e0e 	orr.w	lr, r1, lr, lsl #16
 800372c:	9303      	str	r3, [sp, #12]
 800372e:	ea46 4808 	orr.w	r8, r6, r8, lsl #16
 8003732:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
 8003736:	4b42      	ldr	r3, [pc, #264]	; (8003840 <D80_GENERIC+0x26c>)
 8003738:	9901      	ldr	r1, [sp, #4]
 800373a:	fb2b 1303 	smlad	r3, fp, r3, r1
 800373e:	4941      	ldr	r1, [pc, #260]	; (8003844 <D80_GENERIC+0x270>)
 8003740:	fb28 3301 	smlad	r3, r8, r1, r3
 8003744:	4940      	ldr	r1, [pc, #256]	; (8003848 <D80_GENERIC+0x274>)
 8003746:	fb2c 3301 	smlad	r3, ip, r1, r3
 800374a:	4940      	ldr	r1, [pc, #256]	; (800384c <D80_GENERIC+0x278>)
 800374c:	fb27 3301 	smlad	r3, r7, r1, r3
 8003750:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8003754:	fb2e 3301 	smlad	r3, lr, r1, r3
 8003758:	493d      	ldr	r1, [pc, #244]	; (8003850 <D80_GENERIC+0x27c>)
 800375a:	9c02      	ldr	r4, [sp, #8]
 800375c:	fb2b 4401 	smlad	r4, fp, r1, r4
 8003760:	493c      	ldr	r1, [pc, #240]	; (8003854 <D80_GENERIC+0x280>)
 8003762:	fb28 4401 	smlad	r4, r8, r1, r4
 8003766:	f04f 114b 	mov.w	r1, #4915275	; 0x4b004b
 800376a:	fb2c 4101 	smlad	r1, ip, r1, r4
 800376e:	4c3a      	ldr	r4, [pc, #232]	; (8003858 <D80_GENERIC+0x284>)
 8003770:	fb27 1104 	smlad	r1, r7, r4, r1
 8003774:	4c39      	ldr	r4, [pc, #228]	; (800385c <D80_GENERIC+0x288>)
 8003776:	fb2e 1104 	smlad	r1, lr, r4, r1
 800377a:	9101      	str	r1, [sp, #4]
 800377c:	2101      	movs	r1, #1
 800377e:	fb2b fb01 	smuad	fp, fp, r1
 8003782:	4937      	ldr	r1, [pc, #220]	; (8003860 <D80_GENERIC+0x28c>)
 8003784:	fb28 b801 	smlad	r8, r8, r1, fp
 8003788:	4d36      	ldr	r5, [pc, #216]	; (8003864 <D80_GENERIC+0x290>)
 800378a:	fb2c 8c05 	smlad	ip, ip, r5, r8
 800378e:	4d36      	ldr	r5, [pc, #216]	; (8003868 <D80_GENERIC+0x294>)
 8003790:	fb27 c705 	smlad	r7, r7, r5, ip
 8003794:	4d35      	ldr	r5, [pc, #212]	; (800386c <D80_GENERIC+0x298>)
 8003796:	fb2e 7105 	smlad	r1, lr, r5, r7
 800379a:	9102      	str	r1, [sp, #8]
 800379c:	9908      	ldr	r1, [sp, #32]
 800379e:	f5a3 337a 	sub.w	r3, r3, #256000	; 0x3e800
 80037a2:	b181      	cbz	r1, 80037c6 <D80_GENERIC+0x1f2>
 80037a4:	9c04      	ldr	r4, [sp, #16]
 80037a6:	9d05      	ldr	r5, [sp, #20]
 80037a8:	9305      	str	r3, [sp, #20]
 80037aa:	441c      	add	r4, r3
 80037ac:	1b64      	subs	r4, r4, r5
 80037ae:	17e7      	asrs	r7, r4, #31
 80037b0:	fba4 4501 	umull	r4, r5, r4, r1
 80037b4:	fb01 5507 	mla	r5, r1, r7, r5
 80037b8:	f114 4400 	adds.w	r4, r4, #2147483648	; 0x80000000
 80037bc:	f145 0500 	adc.w	r5, r5, #0
 80037c0:	0069      	lsls	r1, r5, #1
 80037c2:	9104      	str	r1, [sp, #16]
 80037c4:	460b      	mov	r3, r1
 80037c6:	9e00      	ldr	r6, [sp, #0]
 80037c8:	9f06      	ldr	r7, [sp, #24]
 80037ca:	8d31      	ldrh	r1, [r6, #40]	; 0x28
 80037cc:	025b      	lsls	r3, r3, #9
 80037ce:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 80037d2:	2500      	movs	r5, #0
 80037d4:	fb02 f101 	mul.w	r1, r2, r1
 80037d8:	fbc7 4503 	smlal	r4, r5, r7, r3
 80037dc:	9c07      	ldr	r4, [sp, #28]
 80037de:	10ab      	asrs	r3, r5, #2
 80037e0:	f303 030f 	ssat	r3, #16, r3
 80037e4:	f824 3011 	strh.w	r3, [r4, r1, lsl #1]
 80037e8:	8cf3      	ldrh	r3, [r6, #38]	; 0x26
 80037ea:	3201      	adds	r2, #1
 80037ec:	4293      	cmp	r3, r2
 80037ee:	dd13      	ble.n	8003818 <D80_GENERIC+0x244>
 80037f0:	9b00      	ldr	r3, [sp, #0]
 80037f2:	f8b3 c02a 	ldrh.w	ip, [r3, #42]	; 0x2a
 80037f6:	f1bc 0f01 	cmp.w	ip, #1
 80037fa:	f47f af0b 	bne.w	8003614 <D80_GENERIC+0x40>
 80037fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003800:	6884      	ldr	r4, [r0, #8]
 8003802:	069b      	lsls	r3, r3, #26
 8003804:	e890 0082 	ldmia.w	r0, {r1, r7}
 8003808:	f100 000a 	add.w	r0, r0, #10
 800380c:	f57f af3a 	bpl.w	8003684 <D80_GENERIC+0xb0>
 8003810:	ba49      	rev16	r1, r1
 8003812:	ba7f      	rev16	r7, r7
 8003814:	ba64      	rev16	r4, r4
 8003816:	e735      	b.n	8003684 <D80_GENERIC+0xb0>
 8003818:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800381c:	4632      	mov	r2, r6
 800381e:	9b02      	ldr	r3, [sp, #8]
 8003820:	6093      	str	r3, [r2, #8]
 8003822:	9b01      	ldr	r3, [sp, #4]
 8003824:	60d3      	str	r3, [r2, #12]
 8003826:	9b04      	ldr	r3, [sp, #16]
 8003828:	6113      	str	r3, [r2, #16]
 800382a:	9b05      	ldr	r3, [sp, #20]
 800382c:	6153      	str	r3, [r2, #20]
 800382e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003830:	f8c2 b01c 	str.w	fp, [r2, #28]
 8003834:	2000      	movs	r0, #0
 8003836:	6193      	str	r3, [r2, #24]
 8003838:	b00b      	add	sp, #44	; 0x2c
 800383a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800383e:	bf00      	nop
 8003840:	002d0024 	.word	0x002d0024
 8003844:	001c0015 	.word	0x001c0015
 8003848:	000f000a 	.word	0x000f000a
 800384c:	00060003 	.word	0x00060003
 8003850:	0037003f 	.word	0x0037003f
 8003854:	00450049 	.word	0x00450049
 8003858:	00490045 	.word	0x00490045
 800385c:	003f0037 	.word	0x003f0037
 8003860:	00030006 	.word	0x00030006
 8003864:	000a000f 	.word	0x000a000f
 8003868:	0015001c 	.word	0x0015001c
 800386c:	0024002d 	.word	0x0024002d
 8003870:	20000000 	.word	0x20000000

08003874 <D128_GENERIC>:
 8003874:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003878:	b093      	sub	sp, #76	; 0x4c
 800387a:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800387c:	9005      	str	r0, [sp, #20]
 800387e:	4610      	mov	r0, r2
 8003880:	9201      	str	r2, [sp, #4]
 8003882:	6912      	ldr	r2, [r2, #16]
 8003884:	920c      	str	r2, [sp, #48]	; 0x30
 8003886:	4602      	mov	r2, r0
 8003888:	6940      	ldr	r0, [r0, #20]
 800388a:	900d      	str	r0, [sp, #52]	; 0x34
 800388c:	4610      	mov	r0, r2
 800388e:	4614      	mov	r4, r2
 8003890:	6992      	ldr	r2, [r2, #24]
 8003892:	9211      	str	r2, [sp, #68]	; 0x44
 8003894:	69c2      	ldr	r2, [r0, #28]
 8003896:	9202      	str	r2, [sp, #8]
 8003898:	68e2      	ldr	r2, [r4, #12]
 800389a:	6880      	ldr	r0, [r0, #8]
 800389c:	9203      	str	r2, [sp, #12]
 800389e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80038a0:	9004      	str	r0, [sp, #16]
 80038a2:	920e      	str	r2, [sp, #56]	; 0x38
 80038a4:	910f      	str	r1, [sp, #60]	; 0x3c
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	f000 819b 	beq.w	8003be2 <D128_GENERIC+0x36e>
 80038ac:	6a23      	ldr	r3, [r4, #32]
 80038ae:	9310      	str	r3, [sp, #64]	; 0x40
 80038b0:	2300      	movs	r3, #0
 80038b2:	f8df 93a8 	ldr.w	r9, [pc, #936]	; 8003c5c <D128_GENERIC+0x3e8>
 80038b6:	9306      	str	r3, [sp, #24]
 80038b8:	e17a      	b.n	8003bb0 <D128_GENERIC+0x33c>
 80038ba:	b2d2      	uxtb	r2, r2
 80038bc:	9d05      	ldr	r5, [sp, #20]
 80038be:	b214      	sxth	r4, r2
 80038c0:	eb04 0a44 	add.w	sl, r4, r4, lsl #1
 80038c4:	4250      	negs	r0, r2
 80038c6:	eb05 010a 	add.w	r1, r5, sl
 80038ca:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80038ce:	eb01 0800 	add.w	r8, r1, r0
 80038d2:	eb0b 0c04 	add.w	ip, fp, r4
 80038d6:	eb08 070c 	add.w	r7, r8, ip
 80038da:	183b      	adds	r3, r7, r0
 80038dc:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
 80038e0:	eb03 0e40 	add.w	lr, r3, r0, lsl #1
 80038e4:	eb0e 0604 	add.w	r6, lr, r4
 80038e8:	9307      	str	r3, [sp, #28]
 80038ea:	1833      	adds	r3, r6, r0
 80038ec:	9305      	str	r3, [sp, #20]
 80038ee:	462b      	mov	r3, r5
 80038f0:	f815 a00a 	ldrb.w	sl, [r5, sl]
 80038f4:	f8cd a020 	str.w	sl, [sp, #32]
 80038f8:	f818 a00c 	ldrb.w	sl, [r8, ip]
 80038fc:	f813 c002 	ldrb.w	ip, [r3, r2]
 8003900:	f81e 8004 	ldrb.w	r8, [lr, r4]
 8003904:	5c3a      	ldrb	r2, [r7, r0]
 8003906:	f817 e010 	ldrb.w	lr, [r7, r0, lsl #1]
 800390a:	781f      	ldrb	r7, [r3, #0]
 800390c:	9b07      	ldr	r3, [sp, #28]
 800390e:	9d05      	ldr	r5, [sp, #20]
 8003910:	f813 3010 	ldrb.w	r3, [r3, r0, lsl #1]
 8003914:	5c09      	ldrb	r1, [r1, r0]
 8003916:	9709      	str	r7, [sp, #36]	; 0x24
 8003918:	9307      	str	r3, [sp, #28]
 800391a:	f816 7010 	ldrb.w	r7, [r6, r0, lsl #1]
 800391e:	5c33      	ldrb	r3, [r6, r0]
 8003920:	0412      	lsls	r2, r2, #16
 8003922:	eb05 0640 	add.w	r6, r5, r0, lsl #1
 8003926:	eb02 620a 	add.w	r2, r2, sl, lsl #24
 800392a:	9d08      	ldr	r5, [sp, #32]
 800392c:	eb06 0a04 	add.w	sl, r6, r4
 8003930:	0409      	lsls	r1, r1, #16
 8003932:	eb01 6105 	add.w	r1, r1, r5, lsl #24
 8003936:	f81a 5000 	ldrb.w	r5, [sl, r0]
 800393a:	5d36      	ldrb	r6, [r6, r4]
 800393c:	9c05      	ldr	r4, [sp, #20]
 800393e:	042d      	lsls	r5, r5, #16
 8003940:	eb05 6606 	add.w	r6, r5, r6, lsl #24
 8003944:	eb01 210c 	add.w	r1, r1, ip, lsl #8
 8003948:	f81a 5010 	ldrb.w	r5, [sl, r0, lsl #1]
 800394c:	f814 4010 	ldrb.w	r4, [r4, r0, lsl #1]
 8003950:	eb0a 0c00 	add.w	ip, sl, r0
 8003954:	041b      	lsls	r3, r3, #16
 8003956:	eb03 6308 	add.w	r3, r3, r8, lsl #24
 800395a:	eb06 2605 	add.w	r6, r6, r5, lsl #8
 800395e:	f81c a010 	ldrb.w	sl, [ip, r0, lsl #1]
 8003962:	9d07      	ldr	r5, [sp, #28]
 8003964:	eb03 2307 	add.w	r3, r3, r7, lsl #8
 8003968:	eb0c 0040 	add.w	r0, ip, r0, lsl #1
 800396c:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800396e:	4458      	add	r0, fp
 8003970:	eb02 220e 	add.w	r2, r2, lr, lsl #8
 8003974:	9005      	str	r0, [sp, #20]
 8003976:	4439      	add	r1, r7
 8003978:	442a      	add	r2, r5
 800397a:	44b2      	add	sl, r6
 800397c:	1918      	adds	r0, r3, r4
 800397e:	b2cb      	uxtb	r3, r1
 8003980:	f3c1 2407 	ubfx	r4, r1, #8, #8
 8003984:	9e02      	ldr	r6, [sp, #8]
 8003986:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800398a:	f859 5024 	ldr.w	r5, [r9, r4, lsl #2]
 800398e:	f3c1 4407 	ubfx	r4, r1, #16, #8
 8003992:	441e      	add	r6, r3
 8003994:	0e09      	lsrs	r1, r1, #24
 8003996:	4633      	mov	r3, r6
 8003998:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 800399c:	f859 7021 	ldr.w	r7, [r9, r1, lsl #2]
 80039a0:	b2d4      	uxtb	r4, r2
 80039a2:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 80039a6:	f3c2 2107 	ubfx	r1, r2, #8, #8
 80039aa:	eb06 2b95 	add.w	fp, r6, r5, lsr #10
 80039ae:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 80039b2:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80039b6:	f3c2 4407 	ubfx	r4, r2, #16, #8
 80039ba:	0e12      	lsrs	r2, r2, #24
 80039bc:	eb07 279b 	add.w	r7, r7, fp, lsr #10
 80039c0:	eb06 2897 	add.w	r8, r6, r7, lsr #10
 80039c4:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 80039c8:	f859 4022 	ldr.w	r4, [r9, r2, lsl #2]
 80039cc:	9702      	str	r7, [sp, #8]
 80039ce:	b2c2      	uxtb	r2, r0
 80039d0:	eb01 2198 	add.w	r1, r1, r8, lsr #10
 80039d4:	eb06 2c91 	add.w	ip, r6, r1, lsr #10
 80039d8:	f859 6022 	ldr.w	r6, [r9, r2, lsl #2]
 80039dc:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 80039e0:	f3c0 2207 	ubfx	r2, r0, #8, #8
 80039e4:	eb06 2e94 	add.w	lr, r6, r4, lsr #10
 80039e8:	f3c0 4607 	ubfx	r6, r0, #16, #8
 80039ec:	f859 2022 	ldr.w	r2, [r9, r2, lsl #2]
 80039f0:	f859 7026 	ldr.w	r7, [r9, r6, lsl #2]
 80039f4:	0e00      	lsrs	r0, r0, #24
 80039f6:	fa5f f68a 	uxtb.w	r6, sl
 80039fa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80039fe:	9309      	str	r3, [sp, #36]	; 0x24
 8003a00:	f859 0020 	ldr.w	r0, [r9, r0, lsl #2]
 8003a04:	f859 6026 	ldr.w	r6, [r9, r6, lsl #2]
 8003a08:	eb02 229e 	add.w	r2, r2, lr, lsr #10
 8003a0c:	f3ca 2307 	ubfx	r3, sl, #8, #8
 8003a10:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8003a14:	950a      	str	r5, [sp, #40]	; 0x28
 8003a16:	eb07 2792 	add.w	r7, r7, r2, lsr #10
 8003a1a:	f3ca 4507 	ubfx	r5, sl, #16, #8
 8003a1e:	eb00 2097 	add.w	r0, r0, r7, lsr #10
 8003a22:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8003a26:	f859 5025 	ldr.w	r5, [r9, r5, lsl #2]
 8003a2a:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8003a2e:	920b      	str	r2, [sp, #44]	; 0x2c
 8003a30:	eb06 2690 	add.w	r6, r6, r0, lsr #10
 8003a34:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003a36:	eb03 2396 	add.w	r3, r3, r6, lsr #10
 8003a3a:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8003a3e:	9307      	str	r3, [sp, #28]
 8003a40:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 8003a44:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 8003a48:	9b02      	ldr	r3, [sp, #8]
 8003a4a:	f8cd c008 	str.w	ip, [sp, #8]
 8003a4e:	4694      	mov	ip, r2
 8003a50:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003a52:	f859 a02a 	ldr.w	sl, [r9, sl, lsl #2]
 8003a56:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 8003a5a:	9a02      	ldr	r2, [sp, #8]
 8003a5c:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8003a60:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 8003a64:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8003a68:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003a6a:	f8cd a020 	str.w	sl, [sp, #32]
 8003a6e:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8003a72:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 8003a76:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8003a7a:	9b07      	ldr	r3, [sp, #28]
 8003a7c:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8003a80:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8003a84:	ea42 480e 	orr.w	r8, r2, lr, lsl #16
 8003a88:	9a08      	ldr	r2, [sp, #32]
 8003a8a:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8003a8e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003a92:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 8003a96:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8003a9a:	f3c2 0e09 	ubfx	lr, r2, #0, #10
 8003a9e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8003aa2:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8003aa6:	0a96      	lsrs	r6, r2, #10
 8003aa8:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8003aac:	9602      	str	r6, [sp, #8]
 8003aae:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8003ab2:	ea4a 4a0b 	orr.w	sl, sl, fp, lsl #16
 8003ab6:	ea4e 4505 	orr.w	r5, lr, r5, lsl #16
 8003aba:	4e53      	ldr	r6, [pc, #332]	; (8003c08 <D128_GENERIC+0x394>)
 8003abc:	9f03      	ldr	r7, [sp, #12]
 8003abe:	fb2c 7606 	smlad	r6, ip, r6, r7
 8003ac2:	4f52      	ldr	r7, [pc, #328]	; (8003c0c <D128_GENERIC+0x398>)
 8003ac4:	fb2a 6607 	smlad	r6, sl, r7, r6
 8003ac8:	4f51      	ldr	r7, [pc, #324]	; (8003c10 <D128_GENERIC+0x39c>)
 8003aca:	fb21 6607 	smlad	r6, r1, r7, r6
 8003ace:	4f51      	ldr	r7, [pc, #324]	; (8003c14 <D128_GENERIC+0x3a0>)
 8003ad0:	fb24 6607 	smlad	r6, r4, r7, r6
 8003ad4:	4f50      	ldr	r7, [pc, #320]	; (8003c18 <D128_GENERIC+0x3a4>)
 8003ad6:	fb28 6607 	smlad	r6, r8, r7, r6
 8003ada:	4f50      	ldr	r7, [pc, #320]	; (8003c1c <D128_GENERIC+0x3a8>)
 8003adc:	fb20 6607 	smlad	r6, r0, r7, r6
 8003ae0:	4f4f      	ldr	r7, [pc, #316]	; (8003c20 <D128_GENERIC+0x3ac>)
 8003ae2:	fb23 6607 	smlad	r6, r3, r7, r6
 8003ae6:	f44f 3780 	mov.w	r7, #65536	; 0x10000
 8003aea:	fb25 6607 	smlad	r6, r5, r7, r6
 8003aee:	4f4d      	ldr	r7, [pc, #308]	; (8003c24 <D128_GENERIC+0x3b0>)
 8003af0:	9a04      	ldr	r2, [sp, #16]
 8003af2:	fb2c 2e07 	smlad	lr, ip, r7, r2
 8003af6:	4a4c      	ldr	r2, [pc, #304]	; (8003c28 <D128_GENERIC+0x3b4>)
 8003af8:	fb2a ee02 	smlad	lr, sl, r2, lr
 8003afc:	4f4b      	ldr	r7, [pc, #300]	; (8003c2c <D128_GENERIC+0x3b8>)
 8003afe:	fb21 ee07 	smlad	lr, r1, r7, lr
 8003b02:	4f4b      	ldr	r7, [pc, #300]	; (8003c30 <D128_GENERIC+0x3bc>)
 8003b04:	fb24 ee07 	smlad	lr, r4, r7, lr
 8003b08:	4f4a      	ldr	r7, [pc, #296]	; (8003c34 <D128_GENERIC+0x3c0>)
 8003b0a:	fb28 ee07 	smlad	lr, r8, r7, lr
 8003b0e:	4f4a      	ldr	r7, [pc, #296]	; (8003c38 <D128_GENERIC+0x3c4>)
 8003b10:	fb20 ee07 	smlad	lr, r0, r7, lr
 8003b14:	4f49      	ldr	r7, [pc, #292]	; (8003c3c <D128_GENERIC+0x3c8>)
 8003b16:	fb23 e707 	smlad	r7, r3, r7, lr
 8003b1a:	f8df e144 	ldr.w	lr, [pc, #324]	; 8003c60 <D128_GENERIC+0x3ec>
 8003b1e:	fb25 720e 	smlad	r2, r5, lr, r7
 8003b22:	f04f 0b01 	mov.w	fp, #1
 8003b26:	9203      	str	r2, [sp, #12]
 8003b28:	fb2c fb0b 	smuad	fp, ip, fp
 8003b2c:	4f44      	ldr	r7, [pc, #272]	; (8003c40 <D128_GENERIC+0x3cc>)
 8003b2e:	fb2a ba07 	smlad	sl, sl, r7, fp
 8003b32:	4f44      	ldr	r7, [pc, #272]	; (8003c44 <D128_GENERIC+0x3d0>)
 8003b34:	fb21 aa07 	smlad	sl, r1, r7, sl
 8003b38:	4f43      	ldr	r7, [pc, #268]	; (8003c48 <D128_GENERIC+0x3d4>)
 8003b3a:	fb24 aa07 	smlad	sl, r4, r7, sl
 8003b3e:	4f43      	ldr	r7, [pc, #268]	; (8003c4c <D128_GENERIC+0x3d8>)
 8003b40:	fb28 a707 	smlad	r7, r8, r7, sl
 8003b44:	4a42      	ldr	r2, [pc, #264]	; (8003c50 <D128_GENERIC+0x3dc>)
 8003b46:	fb20 7702 	smlad	r7, r0, r2, r7
 8003b4a:	4a42      	ldr	r2, [pc, #264]	; (8003c54 <D128_GENERIC+0x3e0>)
 8003b4c:	fb23 7702 	smlad	r7, r3, r2, r7
 8003b50:	4b41      	ldr	r3, [pc, #260]	; (8003c58 <D128_GENERIC+0x3e4>)
 8003b52:	fb25 7303 	smlad	r3, r5, r3, r7
 8003b56:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8003b58:	9304      	str	r3, [sp, #16]
 8003b5a:	f5a6 1680 	sub.w	r6, r6, #1048576	; 0x100000
 8003b5e:	b185      	cbz	r5, 8003b82 <D128_GENERIC+0x30e>
 8003b60:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003b62:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003b64:	960d      	str	r6, [sp, #52]	; 0x34
 8003b66:	4432      	add	r2, r6
 8003b68:	1a52      	subs	r2, r2, r1
 8003b6a:	17d1      	asrs	r1, r2, #31
 8003b6c:	fba2 2305 	umull	r2, r3, r2, r5
 8003b70:	fb05 3301 	mla	r3, r5, r1, r3
 8003b74:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 8003b78:	f143 0300 	adc.w	r3, r3, #0
 8003b7c:	005b      	lsls	r3, r3, #1
 8003b7e:	930c      	str	r3, [sp, #48]	; 0x30
 8003b80:	461e      	mov	r6, r3
 8003b82:	9801      	ldr	r0, [sp, #4]
 8003b84:	9c06      	ldr	r4, [sp, #24]
 8003b86:	8d01      	ldrh	r1, [r0, #40]	; 0x28
 8003b88:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8003b8a:	01f6      	lsls	r6, r6, #7
 8003b8c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003b90:	2300      	movs	r3, #0
 8003b92:	fbc5 2306 	smlal	r2, r3, r5, r6
 8003b96:	fb04 f101 	mul.w	r1, r4, r1
 8003b9a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003b9c:	109b      	asrs	r3, r3, #2
 8003b9e:	f303 030f 	ssat	r3, #16, r3
 8003ba2:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
 8003ba6:	8cc3      	ldrh	r3, [r0, #38]	; 0x26
 8003ba8:	1c62      	adds	r2, r4, #1
 8003baa:	4293      	cmp	r3, r2
 8003bac:	9206      	str	r2, [sp, #24]
 8003bae:	dd18      	ble.n	8003be2 <D128_GENERIC+0x36e>
 8003bb0:	9b01      	ldr	r3, [sp, #4]
 8003bb2:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8003bb4:	2a01      	cmp	r2, #1
 8003bb6:	f47f ae80 	bne.w	80038ba <D128_GENERIC+0x46>
 8003bba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bbc:	9d05      	ldr	r5, [sp, #20]
 8003bbe:	069b      	lsls	r3, r3, #26
 8003bc0:	6829      	ldr	r1, [r5, #0]
 8003bc2:	686a      	ldr	r2, [r5, #4]
 8003bc4:	68a8      	ldr	r0, [r5, #8]
 8003bc6:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 8003bca:	f105 0410 	add.w	r4, r5, #16
 8003bce:	d506      	bpl.n	8003bde <D128_GENERIC+0x36a>
 8003bd0:	ba49      	rev16	r1, r1
 8003bd2:	ba52      	rev16	r2, r2
 8003bd4:	ba40      	rev16	r0, r0
 8003bd6:	fa9a fa9a 	rev16.w	sl, sl
 8003bda:	9405      	str	r4, [sp, #20]
 8003bdc:	e6cf      	b.n	800397e <D128_GENERIC+0x10a>
 8003bde:	9405      	str	r4, [sp, #20]
 8003be0:	e6cd      	b.n	800397e <D128_GENERIC+0x10a>
 8003be2:	9a01      	ldr	r2, [sp, #4]
 8003be4:	9904      	ldr	r1, [sp, #16]
 8003be6:	6091      	str	r1, [r2, #8]
 8003be8:	9903      	ldr	r1, [sp, #12]
 8003bea:	60d1      	str	r1, [r2, #12]
 8003bec:	9b02      	ldr	r3, [sp, #8]
 8003bee:	61d3      	str	r3, [r2, #28]
 8003bf0:	4611      	mov	r1, r2
 8003bf2:	4613      	mov	r3, r2
 8003bf4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003bf6:	610a      	str	r2, [r1, #16]
 8003bf8:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003bfa:	6159      	str	r1, [r3, #20]
 8003bfc:	9911      	ldr	r1, [sp, #68]	; 0x44
 8003bfe:	6199      	str	r1, [r3, #24]
 8003c00:	2000      	movs	r0, #0
 8003c02:	b013      	add	sp, #76	; 0x4c
 8003c04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c08:	00780069 	.word	0x00780069
 8003c0c:	005b004e 	.word	0x005b004e
 8003c10:	00420037 	.word	0x00420037
 8003c14:	002d0024 	.word	0x002d0024
 8003c18:	001c0015 	.word	0x001c0015
 8003c1c:	000f000a 	.word	0x000f000a
 8003c20:	00060003 	.word	0x00060003
 8003c24:	00880096 	.word	0x00880096
 8003c28:	00a200ac 	.word	0x00a200ac
 8003c2c:	00b400ba 	.word	0x00b400ba
 8003c30:	00be00c0 	.word	0x00be00c0
 8003c34:	00c000be 	.word	0x00c000be
 8003c38:	00ba00b4 	.word	0x00ba00b4
 8003c3c:	00ac00a2 	.word	0x00ac00a2
 8003c40:	00030006 	.word	0x00030006
 8003c44:	000a000f 	.word	0x000a000f
 8003c48:	0015001c 	.word	0x0015001c
 8003c4c:	0024002d 	.word	0x0024002d
 8003c50:	00370042 	.word	0x00370042
 8003c54:	004e005b 	.word	0x004e005b
 8003c58:	00690078 	.word	0x00690078
 8003c5c:	20000000 	.word	0x20000000
 8003c60:	00960088 	.word	0x00960088

08003c64 <D16_1CH_HTONS_VOL_HP>:
 8003c64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c68:	4691      	mov	r9, r2
 8003c6a:	b083      	sub	sp, #12
 8003c6c:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 8003c6e:	f8d9 3018 	ldr.w	r3, [r9, #24]
 8003c72:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8003c76:	9300      	str	r3, [sp, #0]
 8003c78:	4680      	mov	r8, r0
 8003c7a:	f8d9 7014 	ldr.w	r7, [r9, #20]
 8003c7e:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8003c82:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8003c86:	f8d9 5008 	ldr.w	r5, [r9, #8]
 8003c8a:	9401      	str	r4, [sp, #4]
 8003c8c:	f8d9 a030 	ldr.w	sl, [r9, #48]	; 0x30
 8003c90:	f8d9 e020 	ldr.w	lr, [r9, #32]
 8003c94:	2a00      	cmp	r2, #0
 8003c96:	d04e      	beq.n	8003d36 <D16_1CH_HTONS_VOL_HP+0xd2>
 8003c98:	f8df c0a8 	ldr.w	ip, [pc, #168]	; 8003d44 <D16_1CH_HTONS_VOL_HP+0xe0>
 8003c9c:	1e8c      	subs	r4, r1, #2
 8003c9e:	eb08 0b42 	add.w	fp, r8, r2, lsl #1
 8003ca2:	f858 2b02 	ldr.w	r2, [r8], #2
 8003ca6:	ba52      	rev16	r2, r2
 8003ca8:	b2d6      	uxtb	r6, r2
 8003caa:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8003cae:	f85c 2026 	ldr.w	r2, [ip, r6, lsl #2]
 8003cb2:	f85c 1021 	ldr.w	r1, [ip, r1, lsl #2]
 8003cb6:	4413      	add	r3, r2
 8003cb8:	eb01 2293 	add.w	r2, r1, r3, lsr #10
 8003cbc:	f3c2 0109 	ubfx	r1, r2, #0, #10
 8003cc0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003cc4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8003cc8:	0a93      	lsrs	r3, r2, #10
 8003cca:	4a1c      	ldr	r2, [pc, #112]	; (8003d3c <D16_1CH_HTONS_VOL_HP+0xd8>)
 8003ccc:	fb21 5202 	smlad	r2, r1, r2, r5
 8003cd0:	4d1b      	ldr	r5, [pc, #108]	; (8003d40 <D16_1CH_HTONS_VOL_HP+0xdc>)
 8003cd2:	fb21 f505 	smuad	r5, r1, r5
 8003cd6:	f5a2 6200 	sub.w	r2, r2, #2048	; 0x800
 8003cda:	4410      	add	r0, r2
 8003cdc:	1bc0      	subs	r0, r0, r7
 8003cde:	17c7      	asrs	r7, r0, #31
 8003ce0:	fba0 010e 	umull	r0, r1, r0, lr
 8003ce4:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 8003ce8:	fb0e 1107 	mla	r1, lr, r7, r1
 8003cec:	f141 0100 	adc.w	r1, r1, #0
 8003cf0:	0448      	lsls	r0, r1, #17
 8003cf2:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8003cf6:	2700      	movs	r7, #0
 8003cf8:	fbc0 670a 	smlal	r6, r7, r0, sl
 8003cfc:	45d8      	cmp	r8, fp
 8003cfe:	ea4f 0041 	mov.w	r0, r1, lsl #1
 8003d02:	ea4f 01a7 	mov.w	r1, r7, asr #2
 8003d06:	4617      	mov	r7, r2
 8003d08:	f301 010f 	ssat	r1, #16, r1
 8003d0c:	f824 1f02 	strh.w	r1, [r4, #2]!
 8003d10:	d1c7      	bne.n	8003ca2 <D16_1CH_HTONS_VOL_HP+0x3e>
 8003d12:	9901      	ldr	r1, [sp, #4]
 8003d14:	f8c9 301c 	str.w	r3, [r9, #28]
 8003d18:	9b00      	ldr	r3, [sp, #0]
 8003d1a:	f8c9 0010 	str.w	r0, [r9, #16]
 8003d1e:	2000      	movs	r0, #0
 8003d20:	f8c9 5008 	str.w	r5, [r9, #8]
 8003d24:	f8c9 100c 	str.w	r1, [r9, #12]
 8003d28:	f8c9 2014 	str.w	r2, [r9, #20]
 8003d2c:	f8c9 3018 	str.w	r3, [r9, #24]
 8003d30:	b003      	add	sp, #12
 8003d32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d36:	463a      	mov	r2, r7
 8003d38:	4621      	mov	r1, r4
 8003d3a:	e7eb      	b.n	8003d14 <D16_1CH_HTONS_VOL_HP+0xb0>
 8003d3c:	00030001 	.word	0x00030001
 8003d40:	00010003 	.word	0x00010003
 8003d44:	20000000 	.word	0x20000000

08003d48 <D24_1CH_HTONS_VOL_HP>:
 8003d48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d4c:	b089      	sub	sp, #36	; 0x24
 8003d4e:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 8003d50:	6996      	ldr	r6, [r2, #24]
 8003d52:	9304      	str	r3, [sp, #16]
 8003d54:	6b17      	ldr	r7, [r2, #48]	; 0x30
 8003d56:	9207      	str	r2, [sp, #28]
 8003d58:	6915      	ldr	r5, [r2, #16]
 8003d5a:	6954      	ldr	r4, [r2, #20]
 8003d5c:	9606      	str	r6, [sp, #24]
 8003d5e:	6893      	ldr	r3, [r2, #8]
 8003d60:	69d6      	ldr	r6, [r2, #28]
 8003d62:	f8d2 c00c 	ldr.w	ip, [r2, #12]
 8003d66:	f8d2 a020 	ldr.w	sl, [r2, #32]
 8003d6a:	9a04      	ldr	r2, [sp, #16]
 8003d6c:	9705      	str	r7, [sp, #20]
 8003d6e:	2a00      	cmp	r2, #0
 8003d70:	d07e      	beq.n	8003e70 <D24_1CH_HTONS_VOL_HP+0x128>
 8003d72:	f1a1 0b02 	sub.w	fp, r1, #2
 8003d76:	2700      	movs	r7, #0
 8003d78:	46a8      	mov	r8, r5
 8003d7a:	f8cd b004 	str.w	fp, [sp, #4]
 8003d7e:	4655      	mov	r5, sl
 8003d80:	46e3      	mov	fp, ip
 8003d82:	f8df e0f8 	ldr.w	lr, [pc, #248]	; 8003e7c <D24_1CH_HTONS_VOL_HP+0x134>
 8003d86:	46ba      	mov	sl, r7
 8003d88:	469c      	mov	ip, r3
 8003d8a:	e055      	b.n	8003e38 <D24_1CH_HTONS_VOL_HP+0xf0>
 8003d8c:	7802      	ldrb	r2, [r0, #0]
 8003d8e:	78c3      	ldrb	r3, [r0, #3]
 8003d90:	7841      	ldrb	r1, [r0, #1]
 8003d92:	0212      	lsls	r2, r2, #8
 8003d94:	eb02 4303 	add.w	r3, r2, r3, lsl #16
 8003d98:	440b      	add	r3, r1
 8003d9a:	3002      	adds	r0, #2
 8003d9c:	b2d9      	uxtb	r1, r3
 8003d9e:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8003da2:	f85e 7021 	ldr.w	r7, [lr, r1, lsl #2]
 8003da6:	f85e 2022 	ldr.w	r2, [lr, r2, lsl #2]
 8003daa:	0c1b      	lsrs	r3, r3, #16
 8003dac:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 8003db0:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 8003db4:	f85e 6023 	ldr.w	r6, [lr, r3, lsl #2]
 8003db8:	f3c7 0309 	ubfx	r3, r7, #0, #10
 8003dbc:	f3c2 0709 	ubfx	r7, r2, #0, #10
 8003dc0:	eb06 2692 	add.w	r6, r6, r2, lsr #10
 8003dc4:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
 8003dc8:	4a2a      	ldr	r2, [pc, #168]	; (8003e74 <D24_1CH_HTONS_VOL_HP+0x12c>)
 8003dca:	fb23 b102 	smlad	r1, r3, r2, fp
 8003dce:	4a2a      	ldr	r2, [pc, #168]	; (8003e78 <D24_1CH_HTONS_VOL_HP+0x130>)
 8003dd0:	fb23 cb02 	smlad	fp, r3, r2, ip
 8003dd4:	f3c6 0c09 	ubfx	ip, r6, #0, #10
 8003dd8:	eb0c 0c4c 	add.w	ip, ip, ip, lsl #1
 8003ddc:	eb0b 0b4c 	add.w	fp, fp, ip, lsl #1
 8003de0:	2201      	movs	r2, #1
 8003de2:	fb23 f702 	smuad	r7, r3, r2
 8003de6:	f5a1 51d8 	sub.w	r1, r1, #6912	; 0x1b00
 8003dea:	eb01 0208 	add.w	r2, r1, r8
 8003dee:	1b12      	subs	r2, r2, r4
 8003df0:	17d4      	asrs	r4, r2, #31
 8003df2:	fba2 2305 	umull	r2, r3, r2, r5
 8003df6:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 8003dfa:	fb05 3304 	mla	r3, r5, r4, r3
 8003dfe:	f143 0300 	adc.w	r3, r3, #0
 8003e02:	9c05      	ldr	r4, [sp, #20]
 8003e04:	03da      	lsls	r2, r3, #15
 8003e06:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8003e0a:	f04f 0900 	mov.w	r9, #0
 8003e0e:	fbc4 8902 	smlal	r8, r9, r4, r2
 8003e12:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8003e16:	9a01      	ldr	r2, [sp, #4]
 8003e18:	ea4f 0843 	mov.w	r8, r3, lsl #1
 8003e1c:	9b03      	ldr	r3, [sp, #12]
 8003e1e:	109b      	asrs	r3, r3, #2
 8003e20:	f303 030f 	ssat	r3, #16, r3
 8003e24:	f822 3f02 	strh.w	r3, [r2, #2]!
 8003e28:	9b04      	ldr	r3, [sp, #16]
 8003e2a:	9201      	str	r2, [sp, #4]
 8003e2c:	f10a 0a01 	add.w	sl, sl, #1
 8003e30:	459a      	cmp	sl, r3
 8003e32:	44bc      	add	ip, r7
 8003e34:	460c      	mov	r4, r1
 8003e36:	d00b      	beq.n	8003e50 <D24_1CH_HTONS_VOL_HP+0x108>
 8003e38:	f01a 0f01 	tst.w	sl, #1
 8003e3c:	d0a6      	beq.n	8003d8c <D24_1CH_HTONS_VOL_HP+0x44>
 8003e3e:	78c2      	ldrb	r2, [r0, #3]
 8003e40:	7883      	ldrb	r3, [r0, #2]
 8003e42:	f810 1b04 	ldrb.w	r1, [r0], #4
 8003e46:	0212      	lsls	r2, r2, #8
 8003e48:	eb02 4303 	add.w	r3, r2, r3, lsl #16
 8003e4c:	440b      	add	r3, r1
 8003e4e:	e7a5      	b.n	8003d9c <D24_1CH_HTONS_VOL_HP+0x54>
 8003e50:	4663      	mov	r3, ip
 8003e52:	4645      	mov	r5, r8
 8003e54:	46dc      	mov	ip, fp
 8003e56:	9807      	ldr	r0, [sp, #28]
 8003e58:	6141      	str	r1, [r0, #20]
 8003e5a:	9906      	ldr	r1, [sp, #24]
 8003e5c:	6083      	str	r3, [r0, #8]
 8003e5e:	f8c0 c00c 	str.w	ip, [r0, #12]
 8003e62:	61c6      	str	r6, [r0, #28]
 8003e64:	6105      	str	r5, [r0, #16]
 8003e66:	6181      	str	r1, [r0, #24]
 8003e68:	2000      	movs	r0, #0
 8003e6a:	b009      	add	sp, #36	; 0x24
 8003e6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e70:	4621      	mov	r1, r4
 8003e72:	e7f0      	b.n	8003e56 <D24_1CH_HTONS_VOL_HP+0x10e>
 8003e74:	00030001 	.word	0x00030001
 8003e78:	00060007 	.word	0x00060007
 8003e7c:	20000000 	.word	0x20000000

08003e80 <D32_1CH_HTONS_VOL_HP>:
 8003e80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e84:	4692      	mov	sl, r2
 8003e86:	b087      	sub	sp, #28
 8003e88:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 8003e8a:	f8da 3018 	ldr.w	r3, [sl, #24]
 8003e8e:	f8da 5030 	ldr.w	r5, [sl, #48]	; 0x30
 8003e92:	9304      	str	r3, [sp, #16]
 8003e94:	f8da 4010 	ldr.w	r4, [sl, #16]
 8003e98:	f8da 8014 	ldr.w	r8, [sl, #20]
 8003e9c:	f8da 601c 	ldr.w	r6, [sl, #28]
 8003ea0:	f8da 3008 	ldr.w	r3, [sl, #8]
 8003ea4:	f8da e00c 	ldr.w	lr, [sl, #12]
 8003ea8:	9501      	str	r5, [sp, #4]
 8003eaa:	f8da c020 	ldr.w	ip, [sl, #32]
 8003eae:	2a00      	cmp	r2, #0
 8003eb0:	d07b      	beq.n	8003faa <D32_1CH_HTONS_VOL_HP+0x12a>
 8003eb2:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 8003eb6:	4f3e      	ldr	r7, [pc, #248]	; (8003fb0 <D32_1CH_HTONS_VOL_HP+0x130>)
 8003eb8:	f8cd c00c 	str.w	ip, [sp, #12]
 8003ebc:	9202      	str	r2, [sp, #8]
 8003ebe:	460d      	mov	r5, r1
 8003ec0:	46a1      	mov	r9, r4
 8003ec2:	4684      	mov	ip, r0
 8003ec4:	f8cd a014 	str.w	sl, [sp, #20]
 8003ec8:	f85c 1b04 	ldr.w	r1, [ip], #4
 8003ecc:	ba49      	rev16	r1, r1
 8003ece:	b2c8      	uxtb	r0, r1
 8003ed0:	f3c1 2207 	ubfx	r2, r1, #8, #8
 8003ed4:	f3c1 4a07 	ubfx	sl, r1, #16, #8
 8003ed8:	f857 0020 	ldr.w	r0, [r7, r0, lsl #2]
 8003edc:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 8003ee0:	0e09      	lsrs	r1, r1, #24
 8003ee2:	eb00 2096 	add.w	r0, r0, r6, lsr #10
 8003ee6:	f857 602a 	ldr.w	r6, [r7, sl, lsl #2]
 8003eea:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
 8003eee:	eb02 2290 	add.w	r2, r2, r0, lsr #10
 8003ef2:	eb06 2a92 	add.w	sl, r6, r2, lsr #10
 8003ef6:	eb01 269a 	add.w	r6, r1, sl, lsr #10
 8003efa:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8003efe:	f3c6 0109 	ubfx	r1, r6, #0, #10
 8003f02:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8003f06:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 8003f0a:	ea42 4000 	orr.w	r0, r2, r0, lsl #16
 8003f0e:	ea41 4a0a 	orr.w	sl, r1, sl, lsl #16
 8003f12:	4a28      	ldr	r2, [pc, #160]	; (8003fb4 <D32_1CH_HTONS_VOL_HP+0x134>)
 8003f14:	fb20 e202 	smlad	r2, r0, r2, lr
 8003f18:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8003f1c:	fb2a 2101 	smlad	r1, sl, r1, r2
 8003f20:	4a25      	ldr	r2, [pc, #148]	; (8003fb8 <D32_1CH_HTONS_VOL_HP+0x138>)
 8003f22:	fb20 3302 	smlad	r3, r0, r2, r3
 8003f26:	4a25      	ldr	r2, [pc, #148]	; (8003fbc <D32_1CH_HTONS_VOL_HP+0x13c>)
 8003f28:	fb2a 3e02 	smlad	lr, sl, r2, r3
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	fb20 f003 	smuad	r0, r0, r3
 8003f32:	4b23      	ldr	r3, [pc, #140]	; (8003fc0 <D32_1CH_HTONS_VOL_HP+0x140>)
 8003f34:	fb2a 0303 	smlad	r3, sl, r3, r0
 8003f38:	f5a1 4280 	sub.w	r2, r1, #16384	; 0x4000
 8003f3c:	9c03      	ldr	r4, [sp, #12]
 8003f3e:	eb02 0009 	add.w	r0, r2, r9
 8003f42:	eba0 0008 	sub.w	r0, r0, r8
 8003f46:	ea4f 7be0 	mov.w	fp, r0, asr #31
 8003f4a:	fba0 0104 	umull	r0, r1, r0, r4
 8003f4e:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 8003f52:	fb04 110b 	mla	r1, r4, fp, r1
 8003f56:	f141 0100 	adc.w	r1, r1, #0
 8003f5a:	9c01      	ldr	r4, [sp, #4]
 8003f5c:	0388      	lsls	r0, r1, #14
 8003f5e:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8003f62:	f04f 0900 	mov.w	r9, #0
 8003f66:	fbc0 8904 	smlal	r8, r9, r0, r4
 8003f6a:	ea4f 00a9 	mov.w	r0, r9, asr #2
 8003f6e:	ea4f 0941 	mov.w	r9, r1, lsl #1
 8003f72:	f300 000f 	ssat	r0, #16, r0
 8003f76:	9902      	ldr	r1, [sp, #8]
 8003f78:	f825 0b02 	strh.w	r0, [r5], #2
 8003f7c:	428d      	cmp	r5, r1
 8003f7e:	4690      	mov	r8, r2
 8003f80:	d1a2      	bne.n	8003ec8 <D32_1CH_HTONS_VOL_HP+0x48>
 8003f82:	f8dd a014 	ldr.w	sl, [sp, #20]
 8003f86:	464c      	mov	r4, r9
 8003f88:	f8ca 3008 	str.w	r3, [sl, #8]
 8003f8c:	9b04      	ldr	r3, [sp, #16]
 8003f8e:	f8ca e00c 	str.w	lr, [sl, #12]
 8003f92:	2000      	movs	r0, #0
 8003f94:	f8ca 601c 	str.w	r6, [sl, #28]
 8003f98:	f8ca 4010 	str.w	r4, [sl, #16]
 8003f9c:	f8ca 2014 	str.w	r2, [sl, #20]
 8003fa0:	f8ca 3018 	str.w	r3, [sl, #24]
 8003fa4:	b007      	add	sp, #28
 8003fa6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003faa:	4642      	mov	r2, r8
 8003fac:	e7ec      	b.n	8003f88 <D32_1CH_HTONS_VOL_HP+0x108>
 8003fae:	bf00      	nop
 8003fb0:	20000000 	.word	0x20000000
 8003fb4:	00060003 	.word	0x00060003
 8003fb8:	000a000c 	.word	0x000a000c
 8003fbc:	000c000a 	.word	0x000c000a
 8003fc0:	00030006 	.word	0x00030006

08003fc4 <D48_1CH_HTONS_VOL_HP>:
 8003fc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fc8:	4613      	mov	r3, r2
 8003fca:	461c      	mov	r4, r3
 8003fcc:	b087      	sub	sp, #28
 8003fce:	4625      	mov	r5, r4
 8003fd0:	4626      	mov	r6, r4
 8003fd2:	6b2d      	ldr	r5, [r5, #48]	; 0x30
 8003fd4:	9205      	str	r2, [sp, #20]
 8003fd6:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 8003fd8:	f8d3 9014 	ldr.w	r9, [r3, #20]
 8003fdc:	9501      	str	r5, [sp, #4]
 8003fde:	4680      	mov	r8, r0
 8003fe0:	6a35      	ldr	r5, [r6, #32]
 8003fe2:	6918      	ldr	r0, [r3, #16]
 8003fe4:	699b      	ldr	r3, [r3, #24]
 8003fe6:	9304      	str	r3, [sp, #16]
 8003fe8:	f8d4 e01c 	ldr.w	lr, [r4, #28]
 8003fec:	68a3      	ldr	r3, [r4, #8]
 8003fee:	9502      	str	r5, [sp, #8]
 8003ff0:	68e4      	ldr	r4, [r4, #12]
 8003ff2:	2a00      	cmp	r2, #0
 8003ff4:	f000 808c 	beq.w	8004110 <D48_1CH_HTONS_VOL_HP+0x14c>
 8003ff8:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 8003ffc:	4d45      	ldr	r5, [pc, #276]	; (8004114 <D48_1CH_HTONS_VOL_HP+0x150>)
 8003ffe:	9203      	str	r2, [sp, #12]
 8004000:	468c      	mov	ip, r1
 8004002:	e898 0044 	ldmia.w	r8, {r2, r6}
 8004006:	f108 0806 	add.w	r8, r8, #6
 800400a:	ba52      	rev16	r2, r2
 800400c:	ba76      	rev16	r6, r6
 800400e:	b2d7      	uxtb	r7, r2
 8004010:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8004014:	f855 a027 	ldr.w	sl, [r5, r7, lsl #2]
 8004018:	f855 1021 	ldr.w	r1, [r5, r1, lsl #2]
 800401c:	f3c2 4707 	ubfx	r7, r2, #16, #8
 8004020:	0e12      	lsrs	r2, r2, #24
 8004022:	eb0a 2a9e 	add.w	sl, sl, lr, lsr #10
 8004026:	f855 7027 	ldr.w	r7, [r5, r7, lsl #2]
 800402a:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 800402e:	fa5f fb86 	uxtb.w	fp, r6
 8004032:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 8004036:	f3c6 2e07 	ubfx	lr, r6, #8, #8
 800403a:	eb07 2791 	add.w	r7, r7, r1, lsr #10
 800403e:	f855 602b 	ldr.w	r6, [r5, fp, lsl #2]
 8004042:	f855 e02e 	ldr.w	lr, [r5, lr, lsl #2]
 8004046:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 800404a:	eb06 2692 	add.w	r6, r6, r2, lsr #10
 800404e:	eb0e 2e96 	add.w	lr, lr, r6, lsr #10
 8004052:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8004056:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800405a:	f3ce 0b09 	ubfx	fp, lr, #0, #10
 800405e:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 8004062:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8004066:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800406a:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
 800406e:	ea41 4a0a 	orr.w	sl, r1, sl, lsl #16
 8004072:	ea4b 4606 	orr.w	r6, fp, r6, lsl #16
 8004076:	4a28      	ldr	r2, [pc, #160]	; (8004118 <D48_1CH_HTONS_VOL_HP+0x154>)
 8004078:	fb2a 4202 	smlad	r2, sl, r2, r4
 800407c:	4927      	ldr	r1, [pc, #156]	; (800411c <D48_1CH_HTONS_VOL_HP+0x158>)
 800407e:	fb27 2201 	smlad	r2, r7, r1, r2
 8004082:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8004086:	fb26 2201 	smlad	r2, r6, r1, r2
 800408a:	4925      	ldr	r1, [pc, #148]	; (8004120 <D48_1CH_HTONS_VOL_HP+0x15c>)
 800408c:	fb2a 3401 	smlad	r4, sl, r1, r3
 8004090:	f04f 131b 	mov.w	r3, #1769499	; 0x1b001b
 8004094:	fb27 4403 	smlad	r4, r7, r3, r4
 8004098:	4b22      	ldr	r3, [pc, #136]	; (8004124 <D48_1CH_HTONS_VOL_HP+0x160>)
 800409a:	fb26 4403 	smlad	r4, r6, r3, r4
 800409e:	2101      	movs	r1, #1
 80040a0:	fb2a fa01 	smuad	sl, sl, r1
 80040a4:	4b20      	ldr	r3, [pc, #128]	; (8004128 <D48_1CH_HTONS_VOL_HP+0x164>)
 80040a6:	fb27 a703 	smlad	r7, r7, r3, sl
 80040aa:	4b20      	ldr	r3, [pc, #128]	; (800412c <D48_1CH_HTONS_VOL_HP+0x168>)
 80040ac:	fb26 7303 	smlad	r3, r6, r3, r7
 80040b0:	f5a2 4258 	sub.w	r2, r2, #55296	; 0xd800
 80040b4:	9e02      	ldr	r6, [sp, #8]
 80040b6:	9f01      	ldr	r7, [sp, #4]
 80040b8:	4410      	add	r0, r2
 80040ba:	eba0 0009 	sub.w	r0, r0, r9
 80040be:	ea4f 7ae0 	mov.w	sl, r0, asr #31
 80040c2:	fba0 0106 	umull	r0, r1, r0, r6
 80040c6:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 80040ca:	fb06 110a 	mla	r1, r6, sl, r1
 80040ce:	f141 0100 	adc.w	r1, r1, #0
 80040d2:	0308      	lsls	r0, r1, #12
 80040d4:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
 80040d8:	f04f 0a00 	mov.w	sl, #0
 80040dc:	fbc0 9a07 	smlal	r9, sl, r0, r7
 80040e0:	4657      	mov	r7, sl
 80040e2:	10b8      	asrs	r0, r7, #2
 80040e4:	f300 000f 	ssat	r0, #16, r0
 80040e8:	f82c 0b02 	strh.w	r0, [ip], #2
 80040ec:	0048      	lsls	r0, r1, #1
 80040ee:	9903      	ldr	r1, [sp, #12]
 80040f0:	458c      	cmp	ip, r1
 80040f2:	4691      	mov	r9, r2
 80040f4:	d185      	bne.n	8004002 <D48_1CH_HTONS_VOL_HP+0x3e>
 80040f6:	9d05      	ldr	r5, [sp, #20]
 80040f8:	616a      	str	r2, [r5, #20]
 80040fa:	9a04      	ldr	r2, [sp, #16]
 80040fc:	6128      	str	r0, [r5, #16]
 80040fe:	2000      	movs	r0, #0
 8004100:	60ab      	str	r3, [r5, #8]
 8004102:	60ec      	str	r4, [r5, #12]
 8004104:	f8c5 e01c 	str.w	lr, [r5, #28]
 8004108:	61aa      	str	r2, [r5, #24]
 800410a:	b007      	add	sp, #28
 800410c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004110:	464a      	mov	r2, r9
 8004112:	e7f0      	b.n	80040f6 <D48_1CH_HTONS_VOL_HP+0x132>
 8004114:	20000000 	.word	0x20000000
 8004118:	000f000a 	.word	0x000f000a
 800411c:	00060003 	.word	0x00060003
 8004120:	00150019 	.word	0x00150019
 8004124:	00190015 	.word	0x00190015
 8004128:	00030006 	.word	0x00030006
 800412c:	000a000f 	.word	0x000a000f

08004130 <D64_1CH_HTONS_VOL_HP>:
 8004130:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004134:	b089      	sub	sp, #36	; 0x24
 8004136:	4614      	mov	r4, r2
 8004138:	9207      	str	r2, [sp, #28]
 800413a:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800413c:	f8d2 c010 	ldr.w	ip, [r2, #16]
 8004140:	f8d2 8014 	ldr.w	r8, [r2, #20]
 8004144:	6992      	ldr	r2, [r2, #24]
 8004146:	9206      	str	r2, [sp, #24]
 8004148:	68e2      	ldr	r2, [r4, #12]
 800414a:	9201      	str	r2, [sp, #4]
 800414c:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800414e:	9203      	str	r2, [sp, #12]
 8004150:	6a22      	ldr	r2, [r4, #32]
 8004152:	69e5      	ldr	r5, [r4, #28]
 8004154:	68a6      	ldr	r6, [r4, #8]
 8004156:	9204      	str	r2, [sp, #16]
 8004158:	2b00      	cmp	r3, #0
 800415a:	f000 80b0 	beq.w	80042be <D64_1CH_HTONS_VOL_HP+0x18e>
 800415e:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 8004162:	4f58      	ldr	r7, [pc, #352]	; (80042c4 <D64_1CH_HTONS_VOL_HP+0x194>)
 8004164:	9305      	str	r3, [sp, #20]
 8004166:	9102      	str	r1, [sp, #8]
 8004168:	f850 2b08 	ldr.w	r2, [r0], #8
 800416c:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8004170:	ba52      	rev16	r2, r2
 8004172:	fa93 f993 	rev16.w	r9, r3
 8004176:	b2d4      	uxtb	r4, r2
 8004178:	f3c2 2307 	ubfx	r3, r2, #8, #8
 800417c:	f857 b024 	ldr.w	fp, [r7, r4, lsl #2]
 8004180:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 8004184:	9901      	ldr	r1, [sp, #4]
 8004186:	f3c2 4407 	ubfx	r4, r2, #16, #8
 800418a:	0e12      	lsrs	r2, r2, #24
 800418c:	44ab      	add	fp, r5
 800418e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8004192:	f857 4022 	ldr.w	r4, [r7, r2, lsl #2]
 8004196:	fa5f f289 	uxtb.w	r2, r9
 800419a:	eb03 2e9b 	add.w	lr, r3, fp, lsr #10
 800419e:	f3c9 2307 	ubfx	r3, r9, #8, #8
 80041a2:	eb05 2a9e 	add.w	sl, r5, lr, lsr #10
 80041a6:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 80041aa:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 80041ae:	f3c9 4507 	ubfx	r5, r9, #16, #8
 80041b2:	eb04 249a 	add.w	r4, r4, sl, lsr #10
 80041b6:	ea4f 6919 	mov.w	r9, r9, lsr #24
 80041ba:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 80041be:	f857 5025 	ldr.w	r5, [r7, r5, lsl #2]
 80041c2:	f857 9029 	ldr.w	r9, [r7, r9, lsl #2]
 80041c6:	eb03 2392 	add.w	r3, r3, r2, lsr #10
 80041ca:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 80041ce:	eb09 2995 	add.w	r9, r9, r5, lsr #10
 80041d2:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 80041d6:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 80041da:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 80041de:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80041e2:	f3c5 0509 	ubfx	r5, r5, #0, #10
 80041e6:	ea4e 4b0b 	orr.w	fp, lr, fp, lsl #16
 80041ea:	f3c4 0409 	ubfx	r4, r4, #0, #10
 80041ee:	f3c9 0e09 	ubfx	lr, r9, #0, #10
 80041f2:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80041f6:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 80041fa:	ea4e 4e05 	orr.w	lr, lr, r5, lsl #16
 80041fe:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8004202:	ea4f 2599 	mov.w	r5, r9, lsr #10
 8004206:	4b30      	ldr	r3, [pc, #192]	; (80042c8 <D64_1CH_HTONS_VOL_HP+0x198>)
 8004208:	fb2b 1303 	smlad	r3, fp, r3, r1
 800420c:	492f      	ldr	r1, [pc, #188]	; (80042cc <D64_1CH_HTONS_VOL_HP+0x19c>)
 800420e:	fb24 3301 	smlad	r3, r4, r1, r3
 8004212:	492f      	ldr	r1, [pc, #188]	; (80042d0 <D64_1CH_HTONS_VOL_HP+0x1a0>)
 8004214:	fb22 3301 	smlad	r3, r2, r1, r3
 8004218:	f44f 3a80 	mov.w	sl, #65536	; 0x10000
 800421c:	fb2e 390a 	smlad	r9, lr, sl, r3
 8004220:	4b2c      	ldr	r3, [pc, #176]	; (80042d4 <D64_1CH_HTONS_VOL_HP+0x1a4>)
 8004222:	fb2b 6603 	smlad	r6, fp, r3, r6
 8004226:	fb2e 6613 	smladx	r6, lr, r3, r6
 800422a:	4b2b      	ldr	r3, [pc, #172]	; (80042d8 <D64_1CH_HTONS_VOL_HP+0x1a8>)
 800422c:	fb24 6603 	smlad	r6, r4, r3, r6
 8004230:	fb22 6313 	smladx	r3, r2, r3, r6
 8004234:	f04f 0a01 	mov.w	sl, #1
 8004238:	9301      	str	r3, [sp, #4]
 800423a:	fb2b fb0a 	smuad	fp, fp, sl
 800423e:	4b27      	ldr	r3, [pc, #156]	; (80042dc <D64_1CH_HTONS_VOL_HP+0x1ac>)
 8004240:	fb24 ba03 	smlad	sl, r4, r3, fp
 8004244:	4b26      	ldr	r3, [pc, #152]	; (80042e0 <D64_1CH_HTONS_VOL_HP+0x1b0>)
 8004246:	fb22 a203 	smlad	r2, r2, r3, sl
 800424a:	4b26      	ldr	r3, [pc, #152]	; (80042e4 <D64_1CH_HTONS_VOL_HP+0x1b4>)
 800424c:	fb2e 2603 	smlad	r6, lr, r3, r2
 8004250:	f5a9 3a00 	sub.w	sl, r9, #131072	; 0x20000
 8004254:	eb0a 020c 	add.w	r2, sl, ip
 8004258:	9c04      	ldr	r4, [sp, #16]
 800425a:	9903      	ldr	r1, [sp, #12]
 800425c:	eba2 0208 	sub.w	r2, r2, r8
 8004260:	ea4f 79e2 	mov.w	r9, r2, asr #31
 8004264:	fba2 2304 	umull	r2, r3, r2, r4
 8004268:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800426c:	fb04 3309 	mla	r3, r4, r9, r3
 8004270:	f143 0300 	adc.w	r3, r3, #0
 8004274:	02da      	lsls	r2, r3, #11
 8004276:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800427a:	f04f 0900 	mov.w	r9, #0
 800427e:	fbc1 8902 	smlal	r8, r9, r1, r2
 8004282:	9902      	ldr	r1, [sp, #8]
 8004284:	ea4f 02a9 	mov.w	r2, r9, asr #2
 8004288:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800428c:	f302 020f 	ssat	r2, #16, r2
 8004290:	9b05      	ldr	r3, [sp, #20]
 8004292:	f821 2b02 	strh.w	r2, [r1], #2
 8004296:	4299      	cmp	r1, r3
 8004298:	9102      	str	r1, [sp, #8]
 800429a:	46d0      	mov	r8, sl
 800429c:	f47f af64 	bne.w	8004168 <D64_1CH_HTONS_VOL_HP+0x38>
 80042a0:	9a07      	ldr	r2, [sp, #28]
 80042a2:	9901      	ldr	r1, [sp, #4]
 80042a4:	60d1      	str	r1, [r2, #12]
 80042a6:	9906      	ldr	r1, [sp, #24]
 80042a8:	6096      	str	r6, [r2, #8]
 80042aa:	2000      	movs	r0, #0
 80042ac:	61d5      	str	r5, [r2, #28]
 80042ae:	f8c2 c010 	str.w	ip, [r2, #16]
 80042b2:	f8c2 a014 	str.w	sl, [r2, #20]
 80042b6:	6191      	str	r1, [r2, #24]
 80042b8:	b009      	add	sp, #36	; 0x24
 80042ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80042be:	46c2      	mov	sl, r8
 80042c0:	4622      	mov	r2, r4
 80042c2:	e7ee      	b.n	80042a2 <D64_1CH_HTONS_VOL_HP+0x172>
 80042c4:	20000000 	.word	0x20000000
 80042c8:	001c0015 	.word	0x001c0015
 80042cc:	000f000a 	.word	0x000f000a
 80042d0:	00060003 	.word	0x00060003
 80042d4:	0024002a 	.word	0x0024002a
 80042d8:	002e0030 	.word	0x002e0030
 80042dc:	00030006 	.word	0x00030006
 80042e0:	000a000f 	.word	0x000a000f
 80042e4:	0015001c 	.word	0x0015001c

080042e8 <D80_1CH_HTONS_VOL_HP>:
 80042e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042ec:	4613      	mov	r3, r2
 80042ee:	b089      	sub	sp, #36	; 0x24
 80042f0:	4686      	mov	lr, r0
 80042f2:	6918      	ldr	r0, [r3, #16]
 80042f4:	9000      	str	r0, [sp, #0]
 80042f6:	4618      	mov	r0, r3
 80042f8:	461c      	mov	r4, r3
 80042fa:	695b      	ldr	r3, [r3, #20]
 80042fc:	9302      	str	r3, [sp, #8]
 80042fe:	6983      	ldr	r3, [r0, #24]
 8004300:	9306      	str	r3, [sp, #24]
 8004302:	f8d0 c008 	ldr.w	ip, [r0, #8]
 8004306:	69c3      	ldr	r3, [r0, #28]
 8004308:	68c0      	ldr	r0, [r0, #12]
 800430a:	9207      	str	r2, [sp, #28]
 800430c:	9001      	str	r0, [sp, #4]
 800430e:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 8004310:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8004312:	9003      	str	r0, [sp, #12]
 8004314:	6a20      	ldr	r0, [r4, #32]
 8004316:	9004      	str	r0, [sp, #16]
 8004318:	2a00      	cmp	r2, #0
 800431a:	f000 80d2 	beq.w	80044c2 <D80_1CH_HTONS_VOL_HP+0x1da>
 800431e:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 8004322:	4869      	ldr	r0, [pc, #420]	; (80044c8 <D80_1CH_HTONS_VOL_HP+0x1e0>)
 8004324:	9205      	str	r2, [sp, #20]
 8004326:	461c      	mov	r4, r3
 8004328:	f8de 5000 	ldr.w	r5, [lr]
 800432c:	f8de 2004 	ldr.w	r2, [lr, #4]
 8004330:	f8de 3008 	ldr.w	r3, [lr, #8]
 8004334:	f10e 0e0a 	add.w	lr, lr, #10
 8004338:	ba6d      	rev16	r5, r5
 800433a:	ba52      	rev16	r2, r2
 800433c:	fa93 fb93 	rev16.w	fp, r3
 8004340:	b2ee      	uxtb	r6, r5
 8004342:	f3c5 2307 	ubfx	r3, r5, #8, #8
 8004346:	f850 7026 	ldr.w	r7, [r0, r6, lsl #2]
 800434a:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800434e:	f3c5 4607 	ubfx	r6, r5, #16, #8
 8004352:	eb04 0a07 	add.w	sl, r4, r7
 8004356:	0e2d      	lsrs	r5, r5, #24
 8004358:	f850 4026 	ldr.w	r4, [r0, r6, lsl #2]
 800435c:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
 8004360:	eb03 239a 	add.w	r3, r3, sl, lsr #10
 8004364:	eb04 2993 	add.w	r9, r4, r3, lsr #10
 8004368:	b2d5      	uxtb	r5, r2
 800436a:	f3c2 2407 	ubfx	r4, r2, #8, #8
 800436e:	f850 7025 	ldr.w	r7, [r0, r5, lsl #2]
 8004372:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
 8004376:	f3c2 4407 	ubfx	r4, r2, #16, #8
 800437a:	eb06 2699 	add.w	r6, r6, r9, lsr #10
 800437e:	0e12      	lsrs	r2, r2, #24
 8004380:	eb07 2896 	add.w	r8, r7, r6, lsr #10
 8004384:	f850 7024 	ldr.w	r7, [r0, r4, lsl #2]
 8004388:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 800438c:	fa5f f48b 	uxtb.w	r4, fp
 8004390:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 8004394:	f3cb 2b07 	ubfx	fp, fp, #8, #8
 8004398:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 800439c:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
 80043a0:	f850 b02b 	ldr.w	fp, [r0, fp, lsl #2]
 80043a4:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 80043a8:	eb04 2492 	add.w	r4, r4, r2, lsr #10
 80043ac:	eb0b 2b94 	add.w	fp, fp, r4, lsr #10
 80043b0:	f3c6 0609 	ubfx	r6, r6, #0, #10
 80043b4:	f3c9 0909 	ubfx	r9, r9, #0, #10
 80043b8:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 80043bc:	f3c5 0509 	ubfx	r5, r5, #0, #10
 80043c0:	f3c7 0709 	ubfx	r7, r7, #0, #10
 80043c4:	f3c4 0409 	ubfx	r4, r4, #0, #10
 80043c8:	ea46 4909 	orr.w	r9, r6, r9, lsl #16
 80043cc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80043d0:	f3cb 0609 	ubfx	r6, fp, #0, #10
 80043d4:	f3c8 0809 	ubfx	r8, r8, #0, #10
 80043d8:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80043dc:	ea45 4808 	orr.w	r8, r5, r8, lsl #16
 80043e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80043e4:	ea46 4604 	orr.w	r6, r6, r4, lsl #16
 80043e8:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 80043ec:	ea4f 249b 	mov.w	r4, fp, lsr #10
 80043f0:	4d36      	ldr	r5, [pc, #216]	; (80044cc <D80_1CH_HTONS_VOL_HP+0x1e4>)
 80043f2:	9f01      	ldr	r7, [sp, #4]
 80043f4:	fb23 7505 	smlad	r5, r3, r5, r7
 80043f8:	4f35      	ldr	r7, [pc, #212]	; (80044d0 <D80_1CH_HTONS_VOL_HP+0x1e8>)
 80043fa:	fb29 5507 	smlad	r5, r9, r7, r5
 80043fe:	4f35      	ldr	r7, [pc, #212]	; (80044d4 <D80_1CH_HTONS_VOL_HP+0x1ec>)
 8004400:	fb28 5507 	smlad	r5, r8, r7, r5
 8004404:	4f34      	ldr	r7, [pc, #208]	; (80044d8 <D80_1CH_HTONS_VOL_HP+0x1f0>)
 8004406:	fb22 5507 	smlad	r5, r2, r7, r5
 800440a:	f44f 3a80 	mov.w	sl, #65536	; 0x10000
 800440e:	fb26 5b0a 	smlad	fp, r6, sl, r5
 8004412:	4d32      	ldr	r5, [pc, #200]	; (80044dc <D80_1CH_HTONS_VOL_HP+0x1f4>)
 8004414:	fb23 cc05 	smlad	ip, r3, r5, ip
 8004418:	4d31      	ldr	r5, [pc, #196]	; (80044e0 <D80_1CH_HTONS_VOL_HP+0x1f8>)
 800441a:	fb29 cc05 	smlad	ip, r9, r5, ip
 800441e:	f04f 154b 	mov.w	r5, #4915275	; 0x4b004b
 8004422:	fb28 c505 	smlad	r5, r8, r5, ip
 8004426:	4f2f      	ldr	r7, [pc, #188]	; (80044e4 <D80_1CH_HTONS_VOL_HP+0x1fc>)
 8004428:	fb22 5507 	smlad	r5, r2, r7, r5
 800442c:	4f2e      	ldr	r7, [pc, #184]	; (80044e8 <D80_1CH_HTONS_VOL_HP+0x200>)
 800442e:	fb26 5507 	smlad	r5, r6, r7, r5
 8004432:	f04f 0a01 	mov.w	sl, #1
 8004436:	9501      	str	r5, [sp, #4]
 8004438:	fb23 fa0a 	smuad	sl, r3, sl
 800443c:	4b2b      	ldr	r3, [pc, #172]	; (80044ec <D80_1CH_HTONS_VOL_HP+0x204>)
 800443e:	fb29 a903 	smlad	r9, r9, r3, sl
 8004442:	4d2b      	ldr	r5, [pc, #172]	; (80044f0 <D80_1CH_HTONS_VOL_HP+0x208>)
 8004444:	fb28 9805 	smlad	r8, r8, r5, r9
 8004448:	4d2a      	ldr	r5, [pc, #168]	; (80044f4 <D80_1CH_HTONS_VOL_HP+0x20c>)
 800444a:	fb22 8205 	smlad	r2, r2, r5, r8
 800444e:	4b2a      	ldr	r3, [pc, #168]	; (80044f8 <D80_1CH_HTONS_VOL_HP+0x210>)
 8004450:	fb26 2c03 	smlad	ip, r6, r3, r2
 8004454:	9b00      	ldr	r3, [sp, #0]
 8004456:	9d04      	ldr	r5, [sp, #16]
 8004458:	f5ab 3a7a 	sub.w	sl, fp, #256000	; 0x3e800
 800445c:	4453      	add	r3, sl
 800445e:	461a      	mov	r2, r3
 8004460:	9b02      	ldr	r3, [sp, #8]
 8004462:	f8cd a008 	str.w	sl, [sp, #8]
 8004466:	1ad2      	subs	r2, r2, r3
 8004468:	17d7      	asrs	r7, r2, #31
 800446a:	fba2 2305 	umull	r2, r3, r2, r5
 800446e:	fb05 3307 	mla	r3, r5, r7, r3
 8004472:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 8004476:	f143 0300 	adc.w	r3, r3, #0
 800447a:	9d03      	ldr	r5, [sp, #12]
 800447c:	029a      	lsls	r2, r3, #10
 800447e:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8004482:	2700      	movs	r7, #0
 8004484:	005b      	lsls	r3, r3, #1
 8004486:	fbc5 6702 	smlal	r6, r7, r5, r2
 800448a:	10ba      	asrs	r2, r7, #2
 800448c:	9300      	str	r3, [sp, #0]
 800448e:	f302 020f 	ssat	r2, #16, r2
 8004492:	9b05      	ldr	r3, [sp, #20]
 8004494:	f821 2b02 	strh.w	r2, [r1], #2
 8004498:	4299      	cmp	r1, r3
 800449a:	f47f af45 	bne.w	8004328 <D80_1CH_HTONS_VOL_HP+0x40>
 800449e:	4623      	mov	r3, r4
 80044a0:	9907      	ldr	r1, [sp, #28]
 80044a2:	9801      	ldr	r0, [sp, #4]
 80044a4:	60c8      	str	r0, [r1, #12]
 80044a6:	9a00      	ldr	r2, [sp, #0]
 80044a8:	f8c1 c008 	str.w	ip, [r1, #8]
 80044ac:	4608      	mov	r0, r1
 80044ae:	61cb      	str	r3, [r1, #28]
 80044b0:	610a      	str	r2, [r1, #16]
 80044b2:	f8c1 a014 	str.w	sl, [r1, #20]
 80044b6:	9906      	ldr	r1, [sp, #24]
 80044b8:	6181      	str	r1, [r0, #24]
 80044ba:	2000      	movs	r0, #0
 80044bc:	b009      	add	sp, #36	; 0x24
 80044be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044c2:	f8dd a008 	ldr.w	sl, [sp, #8]
 80044c6:	e7eb      	b.n	80044a0 <D80_1CH_HTONS_VOL_HP+0x1b8>
 80044c8:	20000000 	.word	0x20000000
 80044cc:	002d0024 	.word	0x002d0024
 80044d0:	001c0015 	.word	0x001c0015
 80044d4:	000f000a 	.word	0x000f000a
 80044d8:	00060003 	.word	0x00060003
 80044dc:	0037003f 	.word	0x0037003f
 80044e0:	00450049 	.word	0x00450049
 80044e4:	00490045 	.word	0x00490045
 80044e8:	003f0037 	.word	0x003f0037
 80044ec:	00030006 	.word	0x00030006
 80044f0:	000a000f 	.word	0x000a000f
 80044f4:	0015001c 	.word	0x0015001c
 80044f8:	0024002d 	.word	0x0024002d

080044fc <D128_1CH_HTONS_VOL_HP>:
 80044fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004500:	b093      	sub	sp, #76	; 0x4c
 8004502:	4614      	mov	r4, r2
 8004504:	9211      	str	r2, [sp, #68]	; 0x44
 8004506:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 8004508:	6912      	ldr	r2, [r2, #16]
 800450a:	9203      	str	r2, [sp, #12]
 800450c:	4622      	mov	r2, r4
 800450e:	4615      	mov	r5, r2
 8004510:	6964      	ldr	r4, [r4, #20]
 8004512:	9406      	str	r4, [sp, #24]
 8004514:	4614      	mov	r4, r2
 8004516:	6992      	ldr	r2, [r2, #24]
 8004518:	9210      	str	r2, [sp, #64]	; 0x40
 800451a:	68ea      	ldr	r2, [r5, #12]
 800451c:	9204      	str	r2, [sp, #16]
 800451e:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8004520:	69e6      	ldr	r6, [r4, #28]
 8004522:	920d      	str	r2, [sp, #52]	; 0x34
 8004524:	68a4      	ldr	r4, [r4, #8]
 8004526:	6a2a      	ldr	r2, [r5, #32]
 8004528:	9405      	str	r4, [sp, #20]
 800452a:	920e      	str	r2, [sp, #56]	; 0x38
 800452c:	2b00      	cmp	r3, #0
 800452e:	f000 8145 	beq.w	80047bc <D128_1CH_HTONS_VOL_HP+0x2c0>
 8004532:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 8004536:	930f      	str	r3, [sp, #60]	; 0x3c
 8004538:	f8df 82dc 	ldr.w	r8, [pc, #732]	; 8004818 <D128_1CH_HTONS_VOL_HP+0x31c>
 800453c:	9107      	str	r1, [sp, #28]
 800453e:	f100 0310 	add.w	r3, r0, #16
 8004542:	4699      	mov	r9, r3
 8004544:	f1a9 0110 	sub.w	r1, r9, #16
 8004548:	c90e      	ldmia	r1, {r1, r2, r3}
 800454a:	f859 0c04 	ldr.w	r0, [r9, #-4]
 800454e:	ba49      	rev16	r1, r1
 8004550:	ba52      	rev16	r2, r2
 8004552:	ba5b      	rev16	r3, r3
 8004554:	fa90 fa90 	rev16.w	sl, r0
 8004558:	f3c1 2007 	ubfx	r0, r1, #8, #8
 800455c:	b2cc      	uxtb	r4, r1
 800455e:	f858 5020 	ldr.w	r5, [r8, r0, lsl #2]
 8004562:	f858 4024 	ldr.w	r4, [r8, r4, lsl #2]
 8004566:	f3c1 4007 	ubfx	r0, r1, #16, #8
 800456a:	0e09      	lsrs	r1, r1, #24
 800456c:	4426      	add	r6, r4
 800456e:	f858 4020 	ldr.w	r4, [r8, r0, lsl #2]
 8004572:	f858 7021 	ldr.w	r7, [r8, r1, lsl #2]
 8004576:	b2d0      	uxtb	r0, r2
 8004578:	eb05 2596 	add.w	r5, r5, r6, lsr #10
 800457c:	eb04 2b95 	add.w	fp, r4, r5, lsr #10
 8004580:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8004584:	f858 4020 	ldr.w	r4, [r8, r0, lsl #2]
 8004588:	f858 1021 	ldr.w	r1, [r8, r1, lsl #2]
 800458c:	eb07 279b 	add.w	r7, r7, fp, lsr #10
 8004590:	f3c2 4007 	ubfx	r0, r2, #16, #8
 8004594:	0e12      	lsrs	r2, r2, #24
 8004596:	eb04 2497 	add.w	r4, r4, r7, lsr #10
 800459a:	9701      	str	r7, [sp, #4]
 800459c:	f858 0020 	ldr.w	r0, [r8, r0, lsl #2]
 80045a0:	4627      	mov	r7, r4
 80045a2:	f858 4022 	ldr.w	r4, [r8, r2, lsl #2]
 80045a6:	9702      	str	r7, [sp, #8]
 80045a8:	b2da      	uxtb	r2, r3
 80045aa:	eb01 2197 	add.w	r1, r1, r7, lsr #10
 80045ae:	eb00 2c91 	add.w	ip, r0, r1, lsr #10
 80045b2:	f858 0022 	ldr.w	r0, [r8, r2, lsl #2]
 80045b6:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 80045ba:	eb00 2e94 	add.w	lr, r0, r4, lsr #10
 80045be:	f3c3 2207 	ubfx	r2, r3, #8, #8
 80045c2:	f3c3 4007 	ubfx	r0, r3, #16, #8
 80045c6:	0e1b      	lsrs	r3, r3, #24
 80045c8:	f858 7020 	ldr.w	r7, [r8, r0, lsl #2]
 80045cc:	f858 2022 	ldr.w	r2, [r8, r2, lsl #2]
 80045d0:	f858 0023 	ldr.w	r0, [r8, r3, lsl #2]
 80045d4:	fa5f f38a 	uxtb.w	r3, sl
 80045d8:	f3c6 0609 	ubfx	r6, r6, #0, #10
 80045dc:	960a      	str	r6, [sp, #40]	; 0x28
 80045de:	eb02 229e 	add.w	r2, r2, lr, lsr #10
 80045e2:	f858 6023 	ldr.w	r6, [r8, r3, lsl #2]
 80045e6:	f3c5 0509 	ubfx	r5, r5, #0, #10
 80045ea:	f3ca 2307 	ubfx	r3, sl, #8, #8
 80045ee:	950b      	str	r5, [sp, #44]	; 0x2c
 80045f0:	eb07 2792 	add.w	r7, r7, r2, lsr #10
 80045f4:	f3ca 4507 	ubfx	r5, sl, #16, #8
 80045f8:	eb00 2097 	add.w	r0, r0, r7, lsr #10
 80045fc:	f858 3023 	ldr.w	r3, [r8, r3, lsl #2]
 8004600:	f858 5025 	ldr.w	r5, [r8, r5, lsl #2]
 8004604:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 8004608:	eb06 2690 	add.w	r6, r6, r0, lsr #10
 800460c:	eb03 2396 	add.w	r3, r3, r6, lsr #10
 8004610:	f858 a02a 	ldr.w	sl, [r8, sl, lsl #2]
 8004614:	9308      	str	r3, [sp, #32]
 8004616:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 800461a:	9b01      	ldr	r3, [sp, #4]
 800461c:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 8004620:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8004624:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 8004628:	9b02      	ldr	r3, [sp, #8]
 800462a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800462e:	9302      	str	r3, [sp, #8]
 8004630:	9b08      	ldr	r3, [sp, #32]
 8004632:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004636:	9308      	str	r3, [sp, #32]
 8004638:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800463a:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800463e:	950c      	str	r5, [sp, #48]	; 0x30
 8004640:	461d      	mov	r5, r3
 8004642:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004644:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8004648:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800464c:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
 8004650:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 8004654:	9301      	str	r3, [sp, #4]
 8004656:	9b02      	ldr	r3, [sp, #8]
 8004658:	9202      	str	r2, [sp, #8]
 800465a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800465c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800465e:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8004662:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8004666:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800466a:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800466e:	f3c2 0709 	ubfx	r7, r2, #0, #10
 8004672:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8004676:	ea47 4505 	orr.w	r5, r7, r5, lsl #16
 800467a:	9b08      	ldr	r3, [sp, #32]
 800467c:	9f01      	ldr	r7, [sp, #4]
 800467e:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 8004682:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8004686:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800468a:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800468e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8004692:	46be      	mov	lr, r7
 8004694:	0a96      	lsrs	r6, r2, #10
 8004696:	ea4a 4a0b 	orr.w	sl, sl, fp, lsl #16
 800469a:	ea44 440c 	orr.w	r4, r4, ip, lsl #16
 800469e:	4f49      	ldr	r7, [pc, #292]	; (80047c4 <D128_1CH_HTONS_VOL_HP+0x2c8>)
 80046a0:	9a04      	ldr	r2, [sp, #16]
 80046a2:	fb2e 2e07 	smlad	lr, lr, r7, r2
 80046a6:	4a48      	ldr	r2, [pc, #288]	; (80047c8 <D128_1CH_HTONS_VOL_HP+0x2cc>)
 80046a8:	fb2a ee02 	smlad	lr, sl, r2, lr
 80046ac:	4a47      	ldr	r2, [pc, #284]	; (80047cc <D128_1CH_HTONS_VOL_HP+0x2d0>)
 80046ae:	fb21 ee02 	smlad	lr, r1, r2, lr
 80046b2:	4a47      	ldr	r2, [pc, #284]	; (80047d0 <D128_1CH_HTONS_VOL_HP+0x2d4>)
 80046b4:	fb24 ee02 	smlad	lr, r4, r2, lr
 80046b8:	4a46      	ldr	r2, [pc, #280]	; (80047d4 <D128_1CH_HTONS_VOL_HP+0x2d8>)
 80046ba:	9f02      	ldr	r7, [sp, #8]
 80046bc:	fb27 ee02 	smlad	lr, r7, r2, lr
 80046c0:	4a45      	ldr	r2, [pc, #276]	; (80047d8 <D128_1CH_HTONS_VOL_HP+0x2dc>)
 80046c2:	fb20 ee02 	smlad	lr, r0, r2, lr
 80046c6:	4a45      	ldr	r2, [pc, #276]	; (80047dc <D128_1CH_HTONS_VOL_HP+0x2e0>)
 80046c8:	fb23 e702 	smlad	r7, r3, r2, lr
 80046cc:	f44f 3e80 	mov.w	lr, #65536	; 0x10000
 80046d0:	fb25 7e0e 	smlad	lr, r5, lr, r7
 80046d4:	9f01      	ldr	r7, [sp, #4]
 80046d6:	4a42      	ldr	r2, [pc, #264]	; (80047e0 <D128_1CH_HTONS_VOL_HP+0x2e4>)
 80046d8:	46bc      	mov	ip, r7
 80046da:	9f05      	ldr	r7, [sp, #20]
 80046dc:	fb2c 7c02 	smlad	ip, ip, r2, r7
 80046e0:	4a40      	ldr	r2, [pc, #256]	; (80047e4 <D128_1CH_HTONS_VOL_HP+0x2e8>)
 80046e2:	fb2a cc02 	smlad	ip, sl, r2, ip
 80046e6:	4f40      	ldr	r7, [pc, #256]	; (80047e8 <D128_1CH_HTONS_VOL_HP+0x2ec>)
 80046e8:	fb21 cc07 	smlad	ip, r1, r7, ip
 80046ec:	4f3f      	ldr	r7, [pc, #252]	; (80047ec <D128_1CH_HTONS_VOL_HP+0x2f0>)
 80046ee:	fb24 cc07 	smlad	ip, r4, r7, ip
 80046f2:	4f3f      	ldr	r7, [pc, #252]	; (80047f0 <D128_1CH_HTONS_VOL_HP+0x2f4>)
 80046f4:	9a02      	ldr	r2, [sp, #8]
 80046f6:	fb22 cc07 	smlad	ip, r2, r7, ip
 80046fa:	4f3e      	ldr	r7, [pc, #248]	; (80047f4 <D128_1CH_HTONS_VOL_HP+0x2f8>)
 80046fc:	fb20 cc07 	smlad	ip, r0, r7, ip
 8004700:	4f3d      	ldr	r7, [pc, #244]	; (80047f8 <D128_1CH_HTONS_VOL_HP+0x2fc>)
 8004702:	fb23 c707 	smlad	r7, r3, r7, ip
 8004706:	f8df c114 	ldr.w	ip, [pc, #276]	; 800481c <D128_1CH_HTONS_VOL_HP+0x320>
 800470a:	fb25 720c 	smlad	r2, r5, ip, r7
 800470e:	f04f 0b01 	mov.w	fp, #1
 8004712:	9204      	str	r2, [sp, #16]
 8004714:	9f01      	ldr	r7, [sp, #4]
 8004716:	fb27 fb0b 	smuad	fp, r7, fp
 800471a:	4f38      	ldr	r7, [pc, #224]	; (80047fc <D128_1CH_HTONS_VOL_HP+0x300>)
 800471c:	fb2a ba07 	smlad	sl, sl, r7, fp
 8004720:	4f37      	ldr	r7, [pc, #220]	; (8004800 <D128_1CH_HTONS_VOL_HP+0x304>)
 8004722:	fb21 aa07 	smlad	sl, r1, r7, sl
 8004726:	4f37      	ldr	r7, [pc, #220]	; (8004804 <D128_1CH_HTONS_VOL_HP+0x308>)
 8004728:	fb24 aa07 	smlad	sl, r4, r7, sl
 800472c:	4f36      	ldr	r7, [pc, #216]	; (8004808 <D128_1CH_HTONS_VOL_HP+0x30c>)
 800472e:	9a02      	ldr	r2, [sp, #8]
 8004730:	fb22 a707 	smlad	r7, r2, r7, sl
 8004734:	4a35      	ldr	r2, [pc, #212]	; (800480c <D128_1CH_HTONS_VOL_HP+0x310>)
 8004736:	fb20 7702 	smlad	r7, r0, r2, r7
 800473a:	4a35      	ldr	r2, [pc, #212]	; (8004810 <D128_1CH_HTONS_VOL_HP+0x314>)
 800473c:	fb23 7702 	smlad	r7, r3, r2, r7
 8004740:	4b34      	ldr	r3, [pc, #208]	; (8004814 <D128_1CH_HTONS_VOL_HP+0x318>)
 8004742:	fb25 7303 	smlad	r3, r5, r3, r7
 8004746:	9305      	str	r3, [sp, #20]
 8004748:	9b03      	ldr	r3, [sp, #12]
 800474a:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800474c:	f5ae 1e80 	sub.w	lr, lr, #1048576	; 0x100000
 8004750:	4473      	add	r3, lr
 8004752:	461a      	mov	r2, r3
 8004754:	9b06      	ldr	r3, [sp, #24]
 8004756:	f8cd e018 	str.w	lr, [sp, #24]
 800475a:	1ad2      	subs	r2, r2, r3
 800475c:	17d1      	asrs	r1, r2, #31
 800475e:	fba2 2304 	umull	r2, r3, r2, r4
 8004762:	fb04 3301 	mla	r3, r4, r1, r3
 8004766:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800476a:	f143 0300 	adc.w	r3, r3, #0
 800476e:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8004770:	021a      	lsls	r2, r3, #8
 8004772:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8004776:	2100      	movs	r1, #0
 8004778:	fbc4 0102 	smlal	r0, r1, r4, r2
 800477c:	108a      	asrs	r2, r1, #2
 800477e:	9907      	ldr	r1, [sp, #28]
 8004780:	f302 020f 	ssat	r2, #16, r2
 8004784:	005b      	lsls	r3, r3, #1
 8004786:	f821 2b02 	strh.w	r2, [r1], #2
 800478a:	9303      	str	r3, [sp, #12]
 800478c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800478e:	9107      	str	r1, [sp, #28]
 8004790:	4299      	cmp	r1, r3
 8004792:	f109 0910 	add.w	r9, r9, #16
 8004796:	f47f aed5 	bne.w	8004544 <D128_1CH_HTONS_VOL_HP+0x48>
 800479a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800479c:	9905      	ldr	r1, [sp, #20]
 800479e:	6091      	str	r1, [r2, #8]
 80047a0:	9904      	ldr	r1, [sp, #16]
 80047a2:	60d1      	str	r1, [r2, #12]
 80047a4:	4613      	mov	r3, r2
 80047a6:	61d6      	str	r6, [r2, #28]
 80047a8:	9910      	ldr	r1, [sp, #64]	; 0x40
 80047aa:	9a03      	ldr	r2, [sp, #12]
 80047ac:	611a      	str	r2, [r3, #16]
 80047ae:	2000      	movs	r0, #0
 80047b0:	f8c3 e014 	str.w	lr, [r3, #20]
 80047b4:	6199      	str	r1, [r3, #24]
 80047b6:	b013      	add	sp, #76	; 0x4c
 80047b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047bc:	f8dd e018 	ldr.w	lr, [sp, #24]
 80047c0:	e7eb      	b.n	800479a <D128_1CH_HTONS_VOL_HP+0x29e>
 80047c2:	bf00      	nop
 80047c4:	00780069 	.word	0x00780069
 80047c8:	005b004e 	.word	0x005b004e
 80047cc:	00420037 	.word	0x00420037
 80047d0:	002d0024 	.word	0x002d0024
 80047d4:	001c0015 	.word	0x001c0015
 80047d8:	000f000a 	.word	0x000f000a
 80047dc:	00060003 	.word	0x00060003
 80047e0:	00880096 	.word	0x00880096
 80047e4:	00a200ac 	.word	0x00a200ac
 80047e8:	00b400ba 	.word	0x00b400ba
 80047ec:	00be00c0 	.word	0x00be00c0
 80047f0:	00c000be 	.word	0x00c000be
 80047f4:	00ba00b4 	.word	0x00ba00b4
 80047f8:	00ac00a2 	.word	0x00ac00a2
 80047fc:	00030006 	.word	0x00030006
 8004800:	000a000f 	.word	0x000a000f
 8004804:	0015001c 	.word	0x0015001c
 8004808:	0024002d 	.word	0x0024002d
 800480c:	00370042 	.word	0x00370042
 8004810:	004e005b 	.word	0x004e005b
 8004814:	00690078 	.word	0x00690078
 8004818:	20000000 	.word	0x20000000
 800481c:	00960088 	.word	0x00960088

08004820 <PDM_Filter_Init>:
 8004820:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004822:	2240      	movs	r2, #64	; 0x40
 8004824:	4604      	mov	r4, r0
 8004826:	2100      	movs	r1, #0
 8004828:	300c      	adds	r0, #12
 800482a:	f000 fe8f 	bl	800554c <memset>
 800482e:	493b      	ldr	r1, [pc, #236]	; (800491c <PDM_Filter_Init+0xfc>)
 8004830:	483b      	ldr	r0, [pc, #236]	; (8004920 <PDM_Filter_Init+0x100>)
 8004832:	f000 f98d 	bl	8004b50 <CRC_Lock>
 8004836:	8822      	ldrh	r2, [r4, #0]
 8004838:	8963      	ldrh	r3, [r4, #10]
 800483a:	4938      	ldr	r1, [pc, #224]	; (800491c <PDM_Filter_Init+0xfc>)
 800483c:	8925      	ldrh	r5, [r4, #8]
 800483e:	86a3      	strh	r3, [r4, #52]	; 0x34
 8004840:	2801      	cmp	r0, #1
 8004842:	f04f 0300 	mov.w	r3, #0
 8004846:	bf18      	it	ne
 8004848:	2100      	movne	r1, #0
 800484a:	2a01      	cmp	r2, #1
 800484c:	6461      	str	r1, [r4, #68]	; 0x44
 800484e:	86e5      	strh	r5, [r4, #54]	; 0x36
 8004850:	61a3      	str	r3, [r4, #24]
 8004852:	6123      	str	r3, [r4, #16]
 8004854:	6163      	str	r3, [r4, #20]
 8004856:	60e3      	str	r3, [r4, #12]
 8004858:	6263      	str	r3, [r4, #36]	; 0x24
 800485a:	61e3      	str	r3, [r4, #28]
 800485c:	6223      	str	r3, [r4, #32]
 800485e:	6423      	str	r3, [r4, #64]	; 0x40
 8004860:	d918      	bls.n	8004894 <PDM_Filter_Init+0x74>
 8004862:	2003      	movs	r0, #3
 8004864:	2302      	movs	r3, #2
 8004866:	8862      	ldrh	r2, [r4, #2]
 8004868:	2a01      	cmp	r2, #1
 800486a:	d91d      	bls.n	80048a8 <PDM_Filter_Init+0x88>
 800486c:	2140      	movs	r1, #64	; 0x40
 800486e:	2300      	movs	r3, #0
 8004870:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8004872:	f1b2 1f01 	cmp.w	r2, #65537	; 0x10001
 8004876:	6862      	ldr	r2, [r4, #4]
 8004878:	bf04      	itt	eq
 800487a:	6421      	streq	r1, [r4, #64]	; 0x40
 800487c:	460b      	moveq	r3, r1
 800487e:	b11a      	cbz	r2, 8004888 <PDM_Filter_Init+0x68>
 8004880:	f043 0310 	orr.w	r3, r3, #16
 8004884:	6423      	str	r3, [r4, #64]	; 0x40
 8004886:	62e2      	str	r2, [r4, #44]	; 0x2c
 8004888:	2200      	movs	r2, #0
 800488a:	8722      	strh	r2, [r4, #56]	; 0x38
 800488c:	b908      	cbnz	r0, 8004892 <PDM_Filter_Init+0x72>
 800488e:	3380      	adds	r3, #128	; 0x80
 8004890:	6423      	str	r3, [r4, #64]	; 0x40
 8004892:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004894:	4d23      	ldr	r5, [pc, #140]	; (8004924 <PDM_Filter_Init+0x104>)
 8004896:	d010      	beq.n	80048ba <PDM_Filter_Init+0x9a>
 8004898:	782a      	ldrb	r2, [r5, #0]
 800489a:	2a01      	cmp	r2, #1
 800489c:	d027      	beq.n	80048ee <PDM_Filter_Init+0xce>
 800489e:	8862      	ldrh	r2, [r4, #2]
 80048a0:	2a01      	cmp	r2, #1
 80048a2:	f04f 0001 	mov.w	r0, #1
 80048a6:	d8e1      	bhi.n	800486c <PDM_Filter_Init+0x4c>
 80048a8:	d001      	beq.n	80048ae <PDM_Filter_Init+0x8e>
 80048aa:	4618      	mov	r0, r3
 80048ac:	e7de      	b.n	800486c <PDM_Filter_Init+0x4c>
 80048ae:	2220      	movs	r2, #32
 80048b0:	4618      	mov	r0, r3
 80048b2:	6422      	str	r2, [r4, #64]	; 0x40
 80048b4:	4613      	mov	r3, r2
 80048b6:	2160      	movs	r1, #96	; 0x60
 80048b8:	e7da      	b.n	8004870 <PDM_Filter_Init+0x50>
 80048ba:	7829      	ldrb	r1, [r5, #0]
 80048bc:	2900      	cmp	r1, #0
 80048be:	d1ee      	bne.n	800489e <PDM_Filter_Init+0x7e>
 80048c0:	4919      	ldr	r1, [pc, #100]	; (8004928 <PDM_Filter_Init+0x108>)
 80048c2:	f8df e06c 	ldr.w	lr, [pc, #108]	; 8004930 <PDM_Filter_Init+0x110>
 80048c6:	4f19      	ldr	r7, [pc, #100]	; (800492c <PDM_Filter_Init+0x10c>)
 80048c8:	f501 6680 	add.w	r6, r1, #1024	; 0x400
 80048cc:	684a      	ldr	r2, [r1, #4]
 80048ce:	ea0e 5302 	and.w	r3, lr, r2, lsl #20
 80048d2:	ea02 0007 	and.w	r0, r2, r7
 80048d6:	4303      	orrs	r3, r0
 80048d8:	f3c2 5209 	ubfx	r2, r2, #20, #10
 80048dc:	4413      	add	r3, r2
 80048de:	f841 3f04 	str.w	r3, [r1, #4]!
 80048e2:	428e      	cmp	r6, r1
 80048e4:	d1f2      	bne.n	80048cc <PDM_Filter_Init+0xac>
 80048e6:	2001      	movs	r0, #1
 80048e8:	7028      	strb	r0, [r5, #0]
 80048ea:	2300      	movs	r3, #0
 80048ec:	e7bb      	b.n	8004866 <PDM_Filter_Init+0x46>
 80048ee:	490e      	ldr	r1, [pc, #56]	; (8004928 <PDM_Filter_Init+0x108>)
 80048f0:	f8df e03c 	ldr.w	lr, [pc, #60]	; 8004930 <PDM_Filter_Init+0x110>
 80048f4:	4f0d      	ldr	r7, [pc, #52]	; (800492c <PDM_Filter_Init+0x10c>)
 80048f6:	f501 6680 	add.w	r6, r1, #1024	; 0x400
 80048fa:	684a      	ldr	r2, [r1, #4]
 80048fc:	ea0e 5302 	and.w	r3, lr, r2, lsl #20
 8004900:	ea02 0007 	and.w	r0, r2, r7
 8004904:	4303      	orrs	r3, r0
 8004906:	f3c2 5209 	ubfx	r2, r2, #20, #10
 800490a:	4413      	add	r3, r2
 800490c:	f841 3f04 	str.w	r3, [r1, #4]!
 8004910:	428e      	cmp	r6, r1
 8004912:	d1f2      	bne.n	80048fa <PDM_Filter_Init+0xda>
 8004914:	2300      	movs	r3, #0
 8004916:	702b      	strb	r3, [r5, #0]
 8004918:	e7c1      	b.n	800489e <PDM_Filter_Init+0x7e>
 800491a:	bf00      	nop
 800491c:	b5e8b5cd 	.word	0xb5e8b5cd
 8004920:	f407a5c2 	.word	0xf407a5c2
 8004924:	20000490 	.word	0x20000490
 8004928:	1ffffffc 	.word	0x1ffffffc
 800492c:	000ffc00 	.word	0x000ffc00
 8004930:	3ff00000 	.word	0x3ff00000

08004934 <PDM_Filter_setConfig>:
 8004934:	4b66      	ldr	r3, [pc, #408]	; (8004ad0 <PDM_Filter_setConfig+0x19c>)
 8004936:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8004938:	429a      	cmp	r2, r3
 800493a:	d001      	beq.n	8004940 <PDM_Filter_setConfig+0xc>
 800493c:	2004      	movs	r0, #4
 800493e:	4770      	bx	lr
 8004940:	b530      	push	{r4, r5, lr}
 8004942:	880a      	ldrh	r2, [r1, #0]
 8004944:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8004946:	ed2d 8b04 	vpush	{d8-d9}
 800494a:	4604      	mov	r4, r0
 800494c:	460d      	mov	r5, r1
 800494e:	1e51      	subs	r1, r2, #1
 8004950:	f423 7080 	bic.w	r0, r3, #256	; 0x100
 8004954:	2906      	cmp	r1, #6
 8004956:	b083      	sub	sp, #12
 8004958:	6420      	str	r0, [r4, #64]	; 0x40
 800495a:	d91a      	bls.n	8004992 <PDM_Filter_setConfig+0x5e>
 800495c:	2008      	movs	r0, #8
 800495e:	f9b4 1038 	ldrsh.w	r1, [r4, #56]	; 0x38
 8004962:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 8004966:	4299      	cmp	r1, r3
 8004968:	d07e      	beq.n	8004a68 <PDM_Filter_setConfig+0x134>
 800496a:	f113 0f0c 	cmn.w	r3, #12
 800496e:	da2a      	bge.n	80049c6 <PDM_Filter_setConfig+0x92>
 8004970:	f64f 73f4 	movw	r3, #65524	; 0xfff4
 8004974:	3040      	adds	r0, #64	; 0x40
 8004976:	80ab      	strh	r3, [r5, #4]
 8004978:	8622      	strh	r2, [r4, #48]	; 0x30
 800497a:	886b      	ldrh	r3, [r5, #2]
 800497c:	8663      	strh	r3, [r4, #50]	; 0x32
 800497e:	b920      	cbnz	r0, 800498a <PDM_Filter_setConfig+0x56>
 8004980:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004982:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004986:	6423      	str	r3, [r4, #64]	; 0x40
 8004988:	2000      	movs	r0, #0
 800498a:	b003      	add	sp, #12
 800498c:	ecbd 8b04 	vpop	{d8-d9}
 8004990:	bd30      	pop	{r4, r5, pc}
 8004992:	8e21      	ldrh	r1, [r4, #48]	; 0x30
 8004994:	4291      	cmp	r1, r2
 8004996:	d06c      	beq.n	8004a72 <PDM_Filter_setConfig+0x13e>
 8004998:	f423 7387 	bic.w	r3, r3, #270	; 0x10e
 800499c:	f023 0301 	bic.w	r3, r3, #1
 80049a0:	4313      	orrs	r3, r2
 80049a2:	f003 0170 	and.w	r1, r3, #112	; 0x70
 80049a6:	6423      	str	r3, [r4, #64]	; 0x40
 80049a8:	2970      	cmp	r1, #112	; 0x70
 80049aa:	f003 030f 	and.w	r3, r3, #15
 80049ae:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 80049b2:	d066      	beq.n	8004a82 <PDM_Filter_setConfig+0x14e>
 80049b4:	2b06      	cmp	r3, #6
 80049b6:	f200 8089 	bhi.w	8004acc <PDM_Filter_setConfig+0x198>
 80049ba:	e8df f003 	tbb	[pc, r3]
 80049be:	4f52      	.short	0x4f52
 80049c0:	3d43494c 	.word	0x3d43494c
 80049c4:	46          	.byte	0x46
 80049c5:	00          	.byte	0x00
 80049c6:	2b33      	cmp	r3, #51	; 0x33
 80049c8:	dc32      	bgt.n	8004a30 <PDM_Filter_setConfig+0xfc>
 80049ca:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80049cc:	f002 020f 	and.w	r2, r2, #15
 80049d0:	3a01      	subs	r2, #1
 80049d2:	2a06      	cmp	r2, #6
 80049d4:	d872      	bhi.n	8004abc <PDM_Filter_setConfig+0x188>
 80049d6:	493f      	ldr	r1, [pc, #252]	; (8004ad4 <PDM_Filter_setConfig+0x1a0>)
 80049d8:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 80049dc:	ed92 9a00 	vldr	s18, [r2]
 80049e0:	ed92 8a07 	vldr	s16, [r2, #28]
 80049e4:	9001      	str	r0, [sp, #4]
 80049e6:	ee07 3a90 	vmov	s15, r3
 80049ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80049ee:	eef3 0a04 	vmov.f32	s1, #52	; 0x41a00000  20.0
 80049f2:	eec7 0aa0 	vdiv.f32	s1, s15, s1
 80049f6:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 80049fa:	f000 f929 	bl	8004c50 <powf>
 80049fe:	eddf 0a36 	vldr	s1, [pc, #216]	; 8004ad8 <PDM_Filter_setConfig+0x1a4>
 8004a02:	eef0 8a40 	vmov.f32	s17, s0
 8004a06:	ee70 0ac9 	vsub.f32	s1, s1, s18
 8004a0a:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8004a0e:	f000 f91f 	bl	8004c50 <powf>
 8004a12:	ee28 8a28 	vmul.f32	s16, s16, s17
 8004a16:	ee28 0a00 	vmul.f32	s0, s16, s0
 8004a1a:	f000 f8f3 	bl	8004c04 <roundf>
 8004a1e:	eebc 0ac0 	vcvt.u32.f32	s0, s0
 8004a22:	88ab      	ldrh	r3, [r5, #4]
 8004a24:	882a      	ldrh	r2, [r5, #0]
 8004a26:	9801      	ldr	r0, [sp, #4]
 8004a28:	ed84 0a0f 	vstr	s0, [r4, #60]	; 0x3c
 8004a2c:	8723      	strh	r3, [r4, #56]	; 0x38
 8004a2e:	e7a3      	b.n	8004978 <PDM_Filter_setConfig+0x44>
 8004a30:	2333      	movs	r3, #51	; 0x33
 8004a32:	3040      	adds	r0, #64	; 0x40
 8004a34:	80ab      	strh	r3, [r5, #4]
 8004a36:	e79f      	b.n	8004978 <PDM_Filter_setConfig+0x44>
 8004a38:	4b28      	ldr	r3, [pc, #160]	; (8004adc <PDM_Filter_setConfig+0x1a8>)
 8004a3a:	64a3      	str	r3, [r4, #72]	; 0x48
 8004a3c:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 8004a40:	2000      	movs	r0, #0
 8004a42:	e792      	b.n	800496a <PDM_Filter_setConfig+0x36>
 8004a44:	4b26      	ldr	r3, [pc, #152]	; (8004ae0 <PDM_Filter_setConfig+0x1ac>)
 8004a46:	64a3      	str	r3, [r4, #72]	; 0x48
 8004a48:	e7f8      	b.n	8004a3c <PDM_Filter_setConfig+0x108>
 8004a4a:	4b26      	ldr	r3, [pc, #152]	; (8004ae4 <PDM_Filter_setConfig+0x1b0>)
 8004a4c:	64a3      	str	r3, [r4, #72]	; 0x48
 8004a4e:	e7f5      	b.n	8004a3c <PDM_Filter_setConfig+0x108>
 8004a50:	4b25      	ldr	r3, [pc, #148]	; (8004ae8 <PDM_Filter_setConfig+0x1b4>)
 8004a52:	64a3      	str	r3, [r4, #72]	; 0x48
 8004a54:	e7f2      	b.n	8004a3c <PDM_Filter_setConfig+0x108>
 8004a56:	4b25      	ldr	r3, [pc, #148]	; (8004aec <PDM_Filter_setConfig+0x1b8>)
 8004a58:	64a3      	str	r3, [r4, #72]	; 0x48
 8004a5a:	e7ef      	b.n	8004a3c <PDM_Filter_setConfig+0x108>
 8004a5c:	4b24      	ldr	r3, [pc, #144]	; (8004af0 <PDM_Filter_setConfig+0x1bc>)
 8004a5e:	64a3      	str	r3, [r4, #72]	; 0x48
 8004a60:	e7ec      	b.n	8004a3c <PDM_Filter_setConfig+0x108>
 8004a62:	4b24      	ldr	r3, [pc, #144]	; (8004af4 <PDM_Filter_setConfig+0x1c0>)
 8004a64:	64a3      	str	r3, [r4, #72]	; 0x48
 8004a66:	e7e9      	b.n	8004a3c <PDM_Filter_setConfig+0x108>
 8004a68:	8e21      	ldrh	r1, [r4, #48]	; 0x30
 8004a6a:	4291      	cmp	r1, r2
 8004a6c:	f47f af7d 	bne.w	800496a <PDM_Filter_setConfig+0x36>
 8004a70:	e783      	b.n	800497a <PDM_Filter_setConfig+0x46>
 8004a72:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 8004a76:	f9b4 1038 	ldrsh.w	r1, [r4, #56]	; 0x38
 8004a7a:	4299      	cmp	r1, r3
 8004a7c:	d023      	beq.n	8004ac6 <PDM_Filter_setConfig+0x192>
 8004a7e:	2000      	movs	r0, #0
 8004a80:	e773      	b.n	800496a <PDM_Filter_setConfig+0x36>
 8004a82:	2b06      	cmp	r3, #6
 8004a84:	d822      	bhi.n	8004acc <PDM_Filter_setConfig+0x198>
 8004a86:	e8df f003 	tbb	[pc, r3]
 8004a8a:	1316      	.short	0x1316
 8004a8c:	070a0d10 	.word	0x070a0d10
 8004a90:	04          	.byte	0x04
 8004a91:	00          	.byte	0x00
 8004a92:	4b19      	ldr	r3, [pc, #100]	; (8004af8 <PDM_Filter_setConfig+0x1c4>)
 8004a94:	64a3      	str	r3, [r4, #72]	; 0x48
 8004a96:	e7d1      	b.n	8004a3c <PDM_Filter_setConfig+0x108>
 8004a98:	4b18      	ldr	r3, [pc, #96]	; (8004afc <PDM_Filter_setConfig+0x1c8>)
 8004a9a:	64a3      	str	r3, [r4, #72]	; 0x48
 8004a9c:	e7ce      	b.n	8004a3c <PDM_Filter_setConfig+0x108>
 8004a9e:	4b18      	ldr	r3, [pc, #96]	; (8004b00 <PDM_Filter_setConfig+0x1cc>)
 8004aa0:	64a3      	str	r3, [r4, #72]	; 0x48
 8004aa2:	e7cb      	b.n	8004a3c <PDM_Filter_setConfig+0x108>
 8004aa4:	4b17      	ldr	r3, [pc, #92]	; (8004b04 <PDM_Filter_setConfig+0x1d0>)
 8004aa6:	64a3      	str	r3, [r4, #72]	; 0x48
 8004aa8:	e7c8      	b.n	8004a3c <PDM_Filter_setConfig+0x108>
 8004aaa:	4b17      	ldr	r3, [pc, #92]	; (8004b08 <PDM_Filter_setConfig+0x1d4>)
 8004aac:	64a3      	str	r3, [r4, #72]	; 0x48
 8004aae:	e7c5      	b.n	8004a3c <PDM_Filter_setConfig+0x108>
 8004ab0:	4b16      	ldr	r3, [pc, #88]	; (8004b0c <PDM_Filter_setConfig+0x1d8>)
 8004ab2:	64a3      	str	r3, [r4, #72]	; 0x48
 8004ab4:	e7c2      	b.n	8004a3c <PDM_Filter_setConfig+0x108>
 8004ab6:	4b16      	ldr	r3, [pc, #88]	; (8004b10 <PDM_Filter_setConfig+0x1dc>)
 8004ab8:	64a3      	str	r3, [r4, #72]	; 0x48
 8004aba:	e7bf      	b.n	8004a3c <PDM_Filter_setConfig+0x108>
 8004abc:	ed9f 8a15 	vldr	s16, [pc, #84]	; 8004b14 <PDM_Filter_setConfig+0x1e0>
 8004ac0:	eeb0 9a48 	vmov.f32	s18, s16
 8004ac4:	e78e      	b.n	80049e4 <PDM_Filter_setConfig+0xb0>
 8004ac6:	886b      	ldrh	r3, [r5, #2]
 8004ac8:	8663      	strh	r3, [r4, #50]	; 0x32
 8004aca:	e759      	b.n	8004980 <PDM_Filter_setConfig+0x4c>
 8004acc:	2000      	movs	r0, #0
 8004ace:	e746      	b.n	800495e <PDM_Filter_setConfig+0x2a>
 8004ad0:	b5e8b5cd 	.word	0xb5e8b5cd
 8004ad4:	080056ec 	.word	0x080056ec
 8004ad8:	42000000 	.word	0x42000000
 8004adc:	08002ea1 	.word	0x08002ea1
 8004ae0:	08002d81 	.word	0x08002d81
 8004ae4:	08003031 	.word	0x08003031
 8004ae8:	08003875 	.word	0x08003875
 8004aec:	080035d5 	.word	0x080035d5
 8004af0:	080033b5 	.word	0x080033b5
 8004af4:	080031c9 	.word	0x080031c9
 8004af8:	08003e81 	.word	0x08003e81
 8004afc:	08003d49 	.word	0x08003d49
 8004b00:	08003c65 	.word	0x08003c65
 8004b04:	080044fd 	.word	0x080044fd
 8004b08:	080042e9 	.word	0x080042e9
 8004b0c:	08004131 	.word	0x08004131
 8004b10:	08003fc5 	.word	0x08003fc5
 8004b14:	00000000 	.word	0x00000000

08004b18 <PDM_Filter>:
 8004b18:	b410      	push	{r4}
 8004b1a:	4b0c      	ldr	r3, [pc, #48]	; (8004b4c <PDM_Filter+0x34>)
 8004b1c:	6c54      	ldr	r4, [r2, #68]	; 0x44
 8004b1e:	429c      	cmp	r4, r3
 8004b20:	d003      	beq.n	8004b2a <PDM_Filter+0x12>
 8004b22:	2004      	movs	r0, #4
 8004b24:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004b28:	4770      	bx	lr
 8004b2a:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8004b2c:	05dc      	lsls	r4, r3, #23
 8004b2e:	d407      	bmi.n	8004b40 <PDM_Filter+0x28>
 8004b30:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004b34:	bf14      	ite	ne
 8004b36:	2020      	movne	r0, #32
 8004b38:	2030      	moveq	r0, #48	; 0x30
 8004b3a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004b3e:	4770      	bx	lr
 8004b40:	6c93      	ldr	r3, [r2, #72]	; 0x48
 8004b42:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004b46:	320c      	adds	r2, #12
 8004b48:	4718      	bx	r3
 8004b4a:	bf00      	nop
 8004b4c:	b5e8b5cd 	.word	0xb5e8b5cd

08004b50 <CRC_Lock>:
 8004b50:	4a17      	ldr	r2, [pc, #92]	; (8004bb0 <CRC_Lock+0x60>)
 8004b52:	6813      	ldr	r3, [r2, #0]
 8004b54:	b410      	push	{r4}
 8004b56:	f023 0301 	bic.w	r3, r3, #1
 8004b5a:	4c16      	ldr	r4, [pc, #88]	; (8004bb4 <CRC_Lock+0x64>)
 8004b5c:	6013      	str	r3, [r2, #0]
 8004b5e:	6823      	ldr	r3, [r4, #0]
 8004b60:	b933      	cbnz	r3, 8004b70 <CRC_Lock+0x20>
 8004b62:	4b15      	ldr	r3, [pc, #84]	; (8004bb8 <CRC_Lock+0x68>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b6a:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8004b6e:	d00f      	beq.n	8004b90 <CRC_Lock+0x40>
 8004b70:	4a12      	ldr	r2, [pc, #72]	; (8004bbc <CRC_Lock+0x6c>)
 8004b72:	2301      	movs	r3, #1
 8004b74:	6013      	str	r3, [r2, #0]
 8004b76:	6813      	ldr	r3, [r2, #0]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d1fc      	bne.n	8004b76 <CRC_Lock+0x26>
 8004b7c:	4b10      	ldr	r3, [pc, #64]	; (8004bc0 <CRC_Lock+0x70>)
 8004b7e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004b82:	6018      	str	r0, [r3, #0]
 8004b84:	6818      	ldr	r0, [r3, #0]
 8004b86:	1a08      	subs	r0, r1, r0
 8004b88:	fab0 f080 	clz	r0, r0
 8004b8c:	0940      	lsrs	r0, r0, #5
 8004b8e:	4770      	bx	lr
 8004b90:	4a0c      	ldr	r2, [pc, #48]	; (8004bc4 <CRC_Lock+0x74>)
 8004b92:	2301      	movs	r3, #1
 8004b94:	6013      	str	r3, [r2, #0]
 8004b96:	6813      	ldr	r3, [r2, #0]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d1fc      	bne.n	8004b96 <CRC_Lock+0x46>
 8004b9c:	4b0a      	ldr	r3, [pc, #40]	; (8004bc8 <CRC_Lock+0x78>)
 8004b9e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004ba2:	6018      	str	r0, [r3, #0]
 8004ba4:	6818      	ldr	r0, [r3, #0]
 8004ba6:	1a40      	subs	r0, r0, r1
 8004ba8:	fab0 f080 	clz	r0, r0
 8004bac:	0940      	lsrs	r0, r0, #5
 8004bae:	4770      	bx	lr
 8004bb0:	e0002000 	.word	0xe0002000
 8004bb4:	e0042000 	.word	0xe0042000
 8004bb8:	5c001000 	.word	0x5c001000
 8004bbc:	40023008 	.word	0x40023008
 8004bc0:	40023000 	.word	0x40023000
 8004bc4:	58024c08 	.word	0x58024c08
 8004bc8:	58024c00 	.word	0x58024c00

08004bcc <_Znaj>:
 8004bcc:	f000 b800 	b.w	8004bd0 <_Znwj>

08004bd0 <_Znwj>:
 8004bd0:	2801      	cmp	r0, #1
 8004bd2:	bf38      	it	cc
 8004bd4:	2001      	movcc	r0, #1
 8004bd6:	b510      	push	{r4, lr}
 8004bd8:	4604      	mov	r4, r0
 8004bda:	4620      	mov	r0, r4
 8004bdc:	f000 fcae 	bl	800553c <malloc>
 8004be0:	b930      	cbnz	r0, 8004bf0 <_Znwj+0x20>
 8004be2:	f000 f807 	bl	8004bf4 <_ZSt15get_new_handlerv>
 8004be6:	b908      	cbnz	r0, 8004bec <_Znwj+0x1c>
 8004be8:	f000 fc76 	bl	80054d8 <abort>
 8004bec:	4780      	blx	r0
 8004bee:	e7f4      	b.n	8004bda <_Znwj+0xa>
 8004bf0:	bd10      	pop	{r4, pc}
	...

08004bf4 <_ZSt15get_new_handlerv>:
 8004bf4:	4b02      	ldr	r3, [pc, #8]	; (8004c00 <_ZSt15get_new_handlerv+0xc>)
 8004bf6:	6818      	ldr	r0, [r3, #0]
 8004bf8:	f3bf 8f5b 	dmb	ish
 8004bfc:	4770      	bx	lr
 8004bfe:	bf00      	nop
 8004c00:	200004ac 	.word	0x200004ac

08004c04 <roundf>:
 8004c04:	ee10 0a10 	vmov	r0, s0
 8004c08:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8004c0c:	f1a3 027f 	sub.w	r2, r3, #127	; 0x7f
 8004c10:	2a16      	cmp	r2, #22
 8004c12:	dc15      	bgt.n	8004c40 <roundf+0x3c>
 8004c14:	2a00      	cmp	r2, #0
 8004c16:	da08      	bge.n	8004c2a <roundf+0x26>
 8004c18:	3201      	adds	r2, #1
 8004c1a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8004c1e:	d101      	bne.n	8004c24 <roundf+0x20>
 8004c20:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 8004c24:	ee00 3a10 	vmov	s0, r3
 8004c28:	4770      	bx	lr
 8004c2a:	4908      	ldr	r1, [pc, #32]	; (8004c4c <roundf+0x48>)
 8004c2c:	4111      	asrs	r1, r2
 8004c2e:	4208      	tst	r0, r1
 8004c30:	d0fa      	beq.n	8004c28 <roundf+0x24>
 8004c32:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004c36:	4113      	asrs	r3, r2
 8004c38:	4403      	add	r3, r0
 8004c3a:	ea23 0301 	bic.w	r3, r3, r1
 8004c3e:	e7f1      	b.n	8004c24 <roundf+0x20>
 8004c40:	2a80      	cmp	r2, #128	; 0x80
 8004c42:	d1f1      	bne.n	8004c28 <roundf+0x24>
 8004c44:	ee30 0a00 	vadd.f32	s0, s0, s0
 8004c48:	4770      	bx	lr
 8004c4a:	bf00      	nop
 8004c4c:	007fffff 	.word	0x007fffff

08004c50 <powf>:
 8004c50:	b508      	push	{r3, lr}
 8004c52:	ed2d 8b04 	vpush	{d8-d9}
 8004c56:	eeb0 9a40 	vmov.f32	s18, s0
 8004c5a:	eef0 8a60 	vmov.f32	s17, s1
 8004c5e:	f000 f88f 	bl	8004d80 <__ieee754_powf>
 8004c62:	4b43      	ldr	r3, [pc, #268]	; (8004d70 <powf+0x120>)
 8004c64:	f993 3000 	ldrsb.w	r3, [r3]
 8004c68:	3301      	adds	r3, #1
 8004c6a:	eeb0 8a40 	vmov.f32	s16, s0
 8004c6e:	d012      	beq.n	8004c96 <powf+0x46>
 8004c70:	eef4 8a68 	vcmp.f32	s17, s17
 8004c74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c78:	d60d      	bvs.n	8004c96 <powf+0x46>
 8004c7a:	eeb4 9a49 	vcmp.f32	s18, s18
 8004c7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c82:	d70d      	bvc.n	8004ca0 <powf+0x50>
 8004c84:	eef5 8a40 	vcmp.f32	s17, #0.0
 8004c88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c8c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8004c90:	bf08      	it	eq
 8004c92:	eeb0 8a67 	vmoveq.f32	s16, s15
 8004c96:	eeb0 0a48 	vmov.f32	s0, s16
 8004c9a:	ecbd 8b04 	vpop	{d8-d9}
 8004c9e:	bd08      	pop	{r3, pc}
 8004ca0:	eddf 9a34 	vldr	s19, [pc, #208]	; 8004d74 <powf+0x124>
 8004ca4:	eeb4 9a69 	vcmp.f32	s18, s19
 8004ca8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cac:	d116      	bne.n	8004cdc <powf+0x8c>
 8004cae:	eef4 8a69 	vcmp.f32	s17, s19
 8004cb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cb6:	d057      	beq.n	8004d68 <powf+0x118>
 8004cb8:	eeb0 0a68 	vmov.f32	s0, s17
 8004cbc:	f000 fb2a 	bl	8005314 <finitef>
 8004cc0:	2800      	cmp	r0, #0
 8004cc2:	d0e8      	beq.n	8004c96 <powf+0x46>
 8004cc4:	eef4 8ae9 	vcmpe.f32	s17, s19
 8004cc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ccc:	d5e3      	bpl.n	8004c96 <powf+0x46>
 8004cce:	f000 fc0b 	bl	80054e8 <__errno>
 8004cd2:	2321      	movs	r3, #33	; 0x21
 8004cd4:	6003      	str	r3, [r0, #0]
 8004cd6:	ed9f 8a28 	vldr	s16, [pc, #160]	; 8004d78 <powf+0x128>
 8004cda:	e7dc      	b.n	8004c96 <powf+0x46>
 8004cdc:	f000 fb1a 	bl	8005314 <finitef>
 8004ce0:	bb50      	cbnz	r0, 8004d38 <powf+0xe8>
 8004ce2:	eeb0 0a49 	vmov.f32	s0, s18
 8004ce6:	f000 fb15 	bl	8005314 <finitef>
 8004cea:	b328      	cbz	r0, 8004d38 <powf+0xe8>
 8004cec:	eeb0 0a68 	vmov.f32	s0, s17
 8004cf0:	f000 fb10 	bl	8005314 <finitef>
 8004cf4:	b300      	cbz	r0, 8004d38 <powf+0xe8>
 8004cf6:	eeb4 8a48 	vcmp.f32	s16, s16
 8004cfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cfe:	d706      	bvc.n	8004d0e <powf+0xbe>
 8004d00:	f000 fbf2 	bl	80054e8 <__errno>
 8004d04:	2321      	movs	r3, #33	; 0x21
 8004d06:	ee89 8aa9 	vdiv.f32	s16, s19, s19
 8004d0a:	6003      	str	r3, [r0, #0]
 8004d0c:	e7c3      	b.n	8004c96 <powf+0x46>
 8004d0e:	f000 fbeb 	bl	80054e8 <__errno>
 8004d12:	eeb5 9ac0 	vcmpe.f32	s18, #0.0
 8004d16:	2322      	movs	r3, #34	; 0x22
 8004d18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d1c:	6003      	str	r3, [r0, #0]
 8004d1e:	d508      	bpl.n	8004d32 <powf+0xe2>
 8004d20:	eeb0 0a68 	vmov.f32	s0, s17
 8004d24:	f000 fb0a 	bl	800533c <rintf>
 8004d28:	eeb4 0a68 	vcmp.f32	s0, s17
 8004d2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d30:	d1d1      	bne.n	8004cd6 <powf+0x86>
 8004d32:	ed9f 8a12 	vldr	s16, [pc, #72]	; 8004d7c <powf+0x12c>
 8004d36:	e7ae      	b.n	8004c96 <powf+0x46>
 8004d38:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8004d3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d40:	d1a9      	bne.n	8004c96 <powf+0x46>
 8004d42:	eeb0 0a49 	vmov.f32	s0, s18
 8004d46:	f000 fae5 	bl	8005314 <finitef>
 8004d4a:	2800      	cmp	r0, #0
 8004d4c:	d0a3      	beq.n	8004c96 <powf+0x46>
 8004d4e:	eeb0 0a68 	vmov.f32	s0, s17
 8004d52:	f000 fadf 	bl	8005314 <finitef>
 8004d56:	2800      	cmp	r0, #0
 8004d58:	d09d      	beq.n	8004c96 <powf+0x46>
 8004d5a:	f000 fbc5 	bl	80054e8 <__errno>
 8004d5e:	2322      	movs	r3, #34	; 0x22
 8004d60:	ed9f 8a04 	vldr	s16, [pc, #16]	; 8004d74 <powf+0x124>
 8004d64:	6003      	str	r3, [r0, #0]
 8004d66:	e796      	b.n	8004c96 <powf+0x46>
 8004d68:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8004d6c:	e793      	b.n	8004c96 <powf+0x46>
 8004d6e:	bf00      	nop
 8004d70:	2000040c 	.word	0x2000040c
 8004d74:	00000000 	.word	0x00000000
 8004d78:	ff800000 	.word	0xff800000
 8004d7c:	7f800000 	.word	0x7f800000

08004d80 <__ieee754_powf>:
 8004d80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d84:	ee10 5a90 	vmov	r5, s1
 8004d88:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 8004d8c:	ed2d 8b02 	vpush	{d8}
 8004d90:	eeb0 8a40 	vmov.f32	s16, s0
 8004d94:	eef0 8a60 	vmov.f32	s17, s1
 8004d98:	f000 8291 	beq.w	80052be <__ieee754_powf+0x53e>
 8004d9c:	ee10 8a10 	vmov	r8, s0
 8004da0:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 8004da4:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8004da8:	dc06      	bgt.n	8004db8 <__ieee754_powf+0x38>
 8004daa:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 8004dae:	dd0a      	ble.n	8004dc6 <__ieee754_powf+0x46>
 8004db0:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8004db4:	f000 8283 	beq.w	80052be <__ieee754_powf+0x53e>
 8004db8:	ecbd 8b02 	vpop	{d8}
 8004dbc:	48d8      	ldr	r0, [pc, #864]	; (8005120 <__ieee754_powf+0x3a0>)
 8004dbe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004dc2:	f000 bab5 	b.w	8005330 <nanf>
 8004dc6:	f1b8 0f00 	cmp.w	r8, #0
 8004dca:	da1f      	bge.n	8004e0c <__ieee754_powf+0x8c>
 8004dcc:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 8004dd0:	da2e      	bge.n	8004e30 <__ieee754_powf+0xb0>
 8004dd2:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 8004dd6:	f2c0 827b 	blt.w	80052d0 <__ieee754_powf+0x550>
 8004dda:	15fb      	asrs	r3, r7, #23
 8004ddc:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 8004de0:	fa47 f603 	asr.w	r6, r7, r3
 8004de4:	fa06 f303 	lsl.w	r3, r6, r3
 8004de8:	42bb      	cmp	r3, r7
 8004dea:	f040 8271 	bne.w	80052d0 <__ieee754_powf+0x550>
 8004dee:	f006 0601 	and.w	r6, r6, #1
 8004df2:	f1c6 0602 	rsb	r6, r6, #2
 8004df6:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 8004dfa:	d120      	bne.n	8004e3e <__ieee754_powf+0xbe>
 8004dfc:	2d00      	cmp	r5, #0
 8004dfe:	f280 8264 	bge.w	80052ca <__ieee754_powf+0x54a>
 8004e02:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8004e06:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8004e0a:	e00d      	b.n	8004e28 <__ieee754_powf+0xa8>
 8004e0c:	2600      	movs	r6, #0
 8004e0e:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 8004e12:	d1f0      	bne.n	8004df6 <__ieee754_powf+0x76>
 8004e14:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8004e18:	f000 8251 	beq.w	80052be <__ieee754_powf+0x53e>
 8004e1c:	dd0a      	ble.n	8004e34 <__ieee754_powf+0xb4>
 8004e1e:	2d00      	cmp	r5, #0
 8004e20:	f280 8250 	bge.w	80052c4 <__ieee754_powf+0x544>
 8004e24:	ed9f 0abf 	vldr	s0, [pc, #764]	; 8005124 <__ieee754_powf+0x3a4>
 8004e28:	ecbd 8b02 	vpop	{d8}
 8004e2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e30:	2602      	movs	r6, #2
 8004e32:	e7ec      	b.n	8004e0e <__ieee754_powf+0x8e>
 8004e34:	2d00      	cmp	r5, #0
 8004e36:	daf5      	bge.n	8004e24 <__ieee754_powf+0xa4>
 8004e38:	eeb1 0a68 	vneg.f32	s0, s17
 8004e3c:	e7f4      	b.n	8004e28 <__ieee754_powf+0xa8>
 8004e3e:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 8004e42:	d102      	bne.n	8004e4a <__ieee754_powf+0xca>
 8004e44:	ee28 0a08 	vmul.f32	s0, s16, s16
 8004e48:	e7ee      	b.n	8004e28 <__ieee754_powf+0xa8>
 8004e4a:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 8004e4e:	eeb0 0a48 	vmov.f32	s0, s16
 8004e52:	d108      	bne.n	8004e66 <__ieee754_powf+0xe6>
 8004e54:	f1b8 0f00 	cmp.w	r8, #0
 8004e58:	db05      	blt.n	8004e66 <__ieee754_powf+0xe6>
 8004e5a:	ecbd 8b02 	vpop	{d8}
 8004e5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004e62:	f000 ba4d 	b.w	8005300 <__ieee754_sqrtf>
 8004e66:	f000 fa4e 	bl	8005306 <fabsf>
 8004e6a:	b124      	cbz	r4, 8004e76 <__ieee754_powf+0xf6>
 8004e6c:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 8004e70:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 8004e74:	d117      	bne.n	8004ea6 <__ieee754_powf+0x126>
 8004e76:	2d00      	cmp	r5, #0
 8004e78:	bfbc      	itt	lt
 8004e7a:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 8004e7e:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8004e82:	f1b8 0f00 	cmp.w	r8, #0
 8004e86:	dacf      	bge.n	8004e28 <__ieee754_powf+0xa8>
 8004e88:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 8004e8c:	ea54 0306 	orrs.w	r3, r4, r6
 8004e90:	d104      	bne.n	8004e9c <__ieee754_powf+0x11c>
 8004e92:	ee70 7a40 	vsub.f32	s15, s0, s0
 8004e96:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8004e9a:	e7c5      	b.n	8004e28 <__ieee754_powf+0xa8>
 8004e9c:	2e01      	cmp	r6, #1
 8004e9e:	d1c3      	bne.n	8004e28 <__ieee754_powf+0xa8>
 8004ea0:	eeb1 0a40 	vneg.f32	s0, s0
 8004ea4:	e7c0      	b.n	8004e28 <__ieee754_powf+0xa8>
 8004ea6:	ea4f 70d8 	mov.w	r0, r8, lsr #31
 8004eaa:	3801      	subs	r0, #1
 8004eac:	ea56 0300 	orrs.w	r3, r6, r0
 8004eb0:	d104      	bne.n	8004ebc <__ieee754_powf+0x13c>
 8004eb2:	ee38 8a48 	vsub.f32	s16, s16, s16
 8004eb6:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8004eba:	e7b5      	b.n	8004e28 <__ieee754_powf+0xa8>
 8004ebc:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 8004ec0:	dd6b      	ble.n	8004f9a <__ieee754_powf+0x21a>
 8004ec2:	4b99      	ldr	r3, [pc, #612]	; (8005128 <__ieee754_powf+0x3a8>)
 8004ec4:	429c      	cmp	r4, r3
 8004ec6:	dc06      	bgt.n	8004ed6 <__ieee754_powf+0x156>
 8004ec8:	2d00      	cmp	r5, #0
 8004eca:	daab      	bge.n	8004e24 <__ieee754_powf+0xa4>
 8004ecc:	ed9f 0a97 	vldr	s0, [pc, #604]	; 800512c <__ieee754_powf+0x3ac>
 8004ed0:	ee20 0a00 	vmul.f32	s0, s0, s0
 8004ed4:	e7a8      	b.n	8004e28 <__ieee754_powf+0xa8>
 8004ed6:	4b96      	ldr	r3, [pc, #600]	; (8005130 <__ieee754_powf+0x3b0>)
 8004ed8:	429c      	cmp	r4, r3
 8004eda:	dd02      	ble.n	8004ee2 <__ieee754_powf+0x162>
 8004edc:	2d00      	cmp	r5, #0
 8004ede:	dcf5      	bgt.n	8004ecc <__ieee754_powf+0x14c>
 8004ee0:	e7a0      	b.n	8004e24 <__ieee754_powf+0xa4>
 8004ee2:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8004ee6:	ee30 0a67 	vsub.f32	s0, s0, s15
 8004eea:	eddf 6a92 	vldr	s13, [pc, #584]	; 8005134 <__ieee754_powf+0x3b4>
 8004eee:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 8004ef2:	eee0 6a67 	vfms.f32	s13, s0, s15
 8004ef6:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8004efa:	eee6 7ac0 	vfms.f32	s15, s13, s0
 8004efe:	ee20 7a00 	vmul.f32	s14, s0, s0
 8004f02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f06:	ed9f 7a8c 	vldr	s14, [pc, #560]	; 8005138 <__ieee754_powf+0x3b8>
 8004f0a:	ee67 7a67 	vnmul.f32	s15, s14, s15
 8004f0e:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 800513c <__ieee754_powf+0x3bc>
 8004f12:	eee0 7a07 	vfma.f32	s15, s0, s14
 8004f16:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 8005140 <__ieee754_powf+0x3c0>
 8004f1a:	eef0 6a67 	vmov.f32	s13, s15
 8004f1e:	eee0 6a07 	vfma.f32	s13, s0, s14
 8004f22:	ee16 3a90 	vmov	r3, s13
 8004f26:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8004f2a:	f023 030f 	bic.w	r3, r3, #15
 8004f2e:	ee00 3a90 	vmov	s1, r3
 8004f32:	eee0 0a47 	vfms.f32	s1, s0, s14
 8004f36:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8004f3a:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 8004f3e:	f025 050f 	bic.w	r5, r5, #15
 8004f42:	ee07 5a10 	vmov	s14, r5
 8004f46:	ee67 0aa8 	vmul.f32	s1, s15, s17
 8004f4a:	ee38 7ac7 	vsub.f32	s14, s17, s14
 8004f4e:	ee07 3a90 	vmov	s15, r3
 8004f52:	eee7 0a27 	vfma.f32	s1, s14, s15
 8004f56:	3e01      	subs	r6, #1
 8004f58:	ea56 0200 	orrs.w	r2, r6, r0
 8004f5c:	ee07 5a10 	vmov	s14, r5
 8004f60:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004f64:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8004f68:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8004f6c:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 8004f70:	ee17 4a10 	vmov	r4, s14
 8004f74:	bf08      	it	eq
 8004f76:	eeb0 8a40 	vmoveq.f32	s16, s0
 8004f7a:	2c00      	cmp	r4, #0
 8004f7c:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8004f80:	f340 8184 	ble.w	800528c <__ieee754_powf+0x50c>
 8004f84:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 8004f88:	f340 80fc 	ble.w	8005184 <__ieee754_powf+0x404>
 8004f8c:	eddf 7a67 	vldr	s15, [pc, #412]	; 800512c <__ieee754_powf+0x3ac>
 8004f90:	ee28 0a27 	vmul.f32	s0, s16, s15
 8004f94:	ee20 0a27 	vmul.f32	s0, s0, s15
 8004f98:	e746      	b.n	8004e28 <__ieee754_powf+0xa8>
 8004f9a:	f018 4fff 	tst.w	r8, #2139095040	; 0x7f800000
 8004f9e:	bf01      	itttt	eq
 8004fa0:	eddf 7a68 	vldreq	s15, [pc, #416]	; 8005144 <__ieee754_powf+0x3c4>
 8004fa4:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 8004fa8:	f06f 0217 	mvneq.w	r2, #23
 8004fac:	ee17 4a90 	vmoveq	r4, s15
 8004fb0:	ea4f 53e4 	mov.w	r3, r4, asr #23
 8004fb4:	bf18      	it	ne
 8004fb6:	2200      	movne	r2, #0
 8004fb8:	3b7f      	subs	r3, #127	; 0x7f
 8004fba:	4413      	add	r3, r2
 8004fbc:	4a62      	ldr	r2, [pc, #392]	; (8005148 <__ieee754_powf+0x3c8>)
 8004fbe:	f3c4 0416 	ubfx	r4, r4, #0, #23
 8004fc2:	4294      	cmp	r4, r2
 8004fc4:	f044 517e 	orr.w	r1, r4, #1065353216	; 0x3f800000
 8004fc8:	dd06      	ble.n	8004fd8 <__ieee754_powf+0x258>
 8004fca:	4a60      	ldr	r2, [pc, #384]	; (800514c <__ieee754_powf+0x3cc>)
 8004fcc:	4294      	cmp	r4, r2
 8004fce:	f340 80a4 	ble.w	800511a <__ieee754_powf+0x39a>
 8004fd2:	3301      	adds	r3, #1
 8004fd4:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 8004fd8:	2400      	movs	r4, #0
 8004fda:	4a5d      	ldr	r2, [pc, #372]	; (8005150 <__ieee754_powf+0x3d0>)
 8004fdc:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8004fe0:	ee07 1a90 	vmov	s15, r1
 8004fe4:	ed92 7a00 	vldr	s14, [r2]
 8004fe8:	4a5a      	ldr	r2, [pc, #360]	; (8005154 <__ieee754_powf+0x3d4>)
 8004fea:	ee37 6a27 	vadd.f32	s12, s14, s15
 8004fee:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8004ff2:	eec5 6a86 	vdiv.f32	s13, s11, s12
 8004ff6:	1049      	asrs	r1, r1, #1
 8004ff8:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 8004ffc:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 8005000:	eb01 5144 	add.w	r1, r1, r4, lsl #21
 8005004:	ee37 5ac7 	vsub.f32	s10, s15, s14
 8005008:	ee06 1a10 	vmov	s12, r1
 800500c:	ee65 4a26 	vmul.f32	s9, s10, s13
 8005010:	ee36 7a47 	vsub.f32	s14, s12, s14
 8005014:	ee14 7a90 	vmov	r7, s9
 8005018:	4017      	ands	r7, r2
 800501a:	ee05 7a90 	vmov	s11, r7
 800501e:	eea5 5ac6 	vfms.f32	s10, s11, s12
 8005022:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005026:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8005158 <__ieee754_powf+0x3d8>
 800502a:	eea5 5ae7 	vfms.f32	s10, s11, s15
 800502e:	ee64 7aa4 	vmul.f32	s15, s9, s9
 8005032:	ee25 6a26 	vmul.f32	s12, s10, s13
 8005036:	eddf 6a49 	vldr	s13, [pc, #292]	; 800515c <__ieee754_powf+0x3dc>
 800503a:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800503e:	eddf 6a48 	vldr	s13, [pc, #288]	; 8005160 <__ieee754_powf+0x3e0>
 8005042:	eee7 6a27 	vfma.f32	s13, s14, s15
 8005046:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8005134 <__ieee754_powf+0x3b4>
 800504a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800504e:	eddf 6a45 	vldr	s13, [pc, #276]	; 8005164 <__ieee754_powf+0x3e4>
 8005052:	eee7 6a27 	vfma.f32	s13, s14, s15
 8005056:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8005168 <__ieee754_powf+0x3e8>
 800505a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800505e:	ee74 6aa5 	vadd.f32	s13, s9, s11
 8005062:	ee27 5aa7 	vmul.f32	s10, s15, s15
 8005066:	ee66 6a86 	vmul.f32	s13, s13, s12
 800506a:	eee5 6a07 	vfma.f32	s13, s10, s14
 800506e:	eeb0 5a08 	vmov.f32	s10, #8	; 0x40400000  3.0
 8005072:	eef0 7a45 	vmov.f32	s15, s10
 8005076:	eee5 7aa5 	vfma.f32	s15, s11, s11
 800507a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800507e:	ee17 1a90 	vmov	r1, s15
 8005082:	4011      	ands	r1, r2
 8005084:	ee07 1a90 	vmov	s15, r1
 8005088:	ee37 7ac5 	vsub.f32	s14, s15, s10
 800508c:	eea5 7ae5 	vfms.f32	s14, s11, s11
 8005090:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8005094:	ee27 7a24 	vmul.f32	s14, s14, s9
 8005098:	eea6 7a27 	vfma.f32	s14, s12, s15
 800509c:	eeb0 6a47 	vmov.f32	s12, s14
 80050a0:	eea5 6aa7 	vfma.f32	s12, s11, s15
 80050a4:	ee16 1a10 	vmov	r1, s12
 80050a8:	4011      	ands	r1, r2
 80050aa:	ee06 1a90 	vmov	s13, r1
 80050ae:	eee5 6ae7 	vfms.f32	s13, s11, s15
 80050b2:	eddf 7a2e 	vldr	s15, [pc, #184]	; 800516c <__ieee754_powf+0x3ec>
 80050b6:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8005170 <__ieee754_powf+0x3f0>
 80050ba:	ee37 7a66 	vsub.f32	s14, s14, s13
 80050be:	ee06 1a10 	vmov	s12, r1
 80050c2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80050c6:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8005174 <__ieee754_powf+0x3f4>
 80050ca:	492b      	ldr	r1, [pc, #172]	; (8005178 <__ieee754_powf+0x3f8>)
 80050cc:	eea6 7a27 	vfma.f32	s14, s12, s15
 80050d0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80050d4:	edd1 7a00 	vldr	s15, [r1]
 80050d8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80050dc:	ee07 3a90 	vmov	s15, r3
 80050e0:	4b26      	ldr	r3, [pc, #152]	; (800517c <__ieee754_powf+0x3fc>)
 80050e2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80050e6:	eef0 7a47 	vmov.f32	s15, s14
 80050ea:	eee6 7a25 	vfma.f32	s15, s12, s11
 80050ee:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80050f2:	edd4 0a00 	vldr	s1, [r4]
 80050f6:	ee77 7aa0 	vadd.f32	s15, s15, s1
 80050fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80050fe:	ee17 3a90 	vmov	r3, s15
 8005102:	4013      	ands	r3, r2
 8005104:	ee07 3a90 	vmov	s15, r3
 8005108:	ee77 6ae6 	vsub.f32	s13, s15, s13
 800510c:	ee76 6ae0 	vsub.f32	s13, s13, s1
 8005110:	eee6 6a65 	vfms.f32	s13, s12, s11
 8005114:	ee77 7a66 	vsub.f32	s15, s14, s13
 8005118:	e70f      	b.n	8004f3a <__ieee754_powf+0x1ba>
 800511a:	2401      	movs	r4, #1
 800511c:	e75d      	b.n	8004fda <__ieee754_powf+0x25a>
 800511e:	bf00      	nop
 8005120:	08005744 	.word	0x08005744
 8005124:	00000000 	.word	0x00000000
 8005128:	3f7ffff7 	.word	0x3f7ffff7
 800512c:	7149f2ca 	.word	0x7149f2ca
 8005130:	3f800007 	.word	0x3f800007
 8005134:	3eaaaaab 	.word	0x3eaaaaab
 8005138:	3fb8aa3b 	.word	0x3fb8aa3b
 800513c:	36eca570 	.word	0x36eca570
 8005140:	3fb8aa00 	.word	0x3fb8aa00
 8005144:	4b800000 	.word	0x4b800000
 8005148:	001cc471 	.word	0x001cc471
 800514c:	005db3d6 	.word	0x005db3d6
 8005150:	08005748 	.word	0x08005748
 8005154:	fffff000 	.word	0xfffff000
 8005158:	3e6c3255 	.word	0x3e6c3255
 800515c:	3e53f142 	.word	0x3e53f142
 8005160:	3e8ba305 	.word	0x3e8ba305
 8005164:	3edb6db7 	.word	0x3edb6db7
 8005168:	3f19999a 	.word	0x3f19999a
 800516c:	3f76384f 	.word	0x3f76384f
 8005170:	3f763800 	.word	0x3f763800
 8005174:	369dc3a0 	.word	0x369dc3a0
 8005178:	08005758 	.word	0x08005758
 800517c:	08005750 	.word	0x08005750
 8005180:	3338aa3c 	.word	0x3338aa3c
 8005184:	f040 8092 	bne.w	80052ac <__ieee754_powf+0x52c>
 8005188:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 8005180 <__ieee754_powf+0x400>
 800518c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005190:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8005194:	eef4 6ac7 	vcmpe.f32	s13, s14
 8005198:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800519c:	f73f aef6 	bgt.w	8004f8c <__ieee754_powf+0x20c>
 80051a0:	15db      	asrs	r3, r3, #23
 80051a2:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 80051a6:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80051aa:	4103      	asrs	r3, r0
 80051ac:	4423      	add	r3, r4
 80051ae:	4949      	ldr	r1, [pc, #292]	; (80052d4 <__ieee754_powf+0x554>)
 80051b0:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80051b4:	3a7f      	subs	r2, #127	; 0x7f
 80051b6:	4111      	asrs	r1, r2
 80051b8:	ea23 0101 	bic.w	r1, r3, r1
 80051bc:	ee07 1a10 	vmov	s14, r1
 80051c0:	f3c3 0016 	ubfx	r0, r3, #0, #23
 80051c4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80051c8:	f1c2 0217 	rsb	r2, r2, #23
 80051cc:	4110      	asrs	r0, r2
 80051ce:	2c00      	cmp	r4, #0
 80051d0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80051d4:	bfb8      	it	lt
 80051d6:	4240      	neglt	r0, r0
 80051d8:	ee37 7aa0 	vadd.f32	s14, s15, s1
 80051dc:	eddf 6a3e 	vldr	s13, [pc, #248]	; 80052d8 <__ieee754_powf+0x558>
 80051e0:	ee17 3a10 	vmov	r3, s14
 80051e4:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80051e8:	f023 030f 	bic.w	r3, r3, #15
 80051ec:	ee07 3a10 	vmov	s14, r3
 80051f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80051f4:	ee70 0ae7 	vsub.f32	s1, s1, s15
 80051f8:	eddf 7a38 	vldr	s15, [pc, #224]	; 80052dc <__ieee754_powf+0x55c>
 80051fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005200:	eee0 7aa6 	vfma.f32	s15, s1, s13
 8005204:	eddf 6a36 	vldr	s13, [pc, #216]	; 80052e0 <__ieee754_powf+0x560>
 8005208:	eeb0 0a67 	vmov.f32	s0, s15
 800520c:	eea7 0a26 	vfma.f32	s0, s14, s13
 8005210:	eeb0 6a40 	vmov.f32	s12, s0
 8005214:	eea7 6a66 	vfms.f32	s12, s14, s13
 8005218:	ee20 7a00 	vmul.f32	s14, s0, s0
 800521c:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8005220:	eddf 6a30 	vldr	s13, [pc, #192]	; 80052e4 <__ieee754_powf+0x564>
 8005224:	ed9f 6a30 	vldr	s12, [pc, #192]	; 80052e8 <__ieee754_powf+0x568>
 8005228:	eea7 6a26 	vfma.f32	s12, s14, s13
 800522c:	eddf 6a2f 	vldr	s13, [pc, #188]	; 80052ec <__ieee754_powf+0x56c>
 8005230:	eee6 6a07 	vfma.f32	s13, s12, s14
 8005234:	ed9f 6a2e 	vldr	s12, [pc, #184]	; 80052f0 <__ieee754_powf+0x570>
 8005238:	eea6 6a87 	vfma.f32	s12, s13, s14
 800523c:	eddf 6a2d 	vldr	s13, [pc, #180]	; 80052f4 <__ieee754_powf+0x574>
 8005240:	eee6 6a07 	vfma.f32	s13, s12, s14
 8005244:	eeb0 6a40 	vmov.f32	s12, s0
 8005248:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800524c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005250:	eeb0 7a46 	vmov.f32	s14, s12
 8005254:	ee77 6a66 	vsub.f32	s13, s14, s13
 8005258:	ee20 6a06 	vmul.f32	s12, s0, s12
 800525c:	eee0 7a27 	vfma.f32	s15, s0, s15
 8005260:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8005264:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005268:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800526c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8005270:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8005274:	ee10 3a10 	vmov	r3, s0
 8005278:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800527c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005280:	da1a      	bge.n	80052b8 <__ieee754_powf+0x538>
 8005282:	f000 f8b7 	bl	80053f4 <scalbnf>
 8005286:	ee20 0a08 	vmul.f32	s0, s0, s16
 800528a:	e5cd      	b.n	8004e28 <__ieee754_powf+0xa8>
 800528c:	4a1a      	ldr	r2, [pc, #104]	; (80052f8 <__ieee754_powf+0x578>)
 800528e:	4293      	cmp	r3, r2
 8005290:	dd02      	ble.n	8005298 <__ieee754_powf+0x518>
 8005292:	eddf 7a1a 	vldr	s15, [pc, #104]	; 80052fc <__ieee754_powf+0x57c>
 8005296:	e67b      	b.n	8004f90 <__ieee754_powf+0x210>
 8005298:	d108      	bne.n	80052ac <__ieee754_powf+0x52c>
 800529a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800529e:	eeb4 7ae0 	vcmpe.f32	s14, s1
 80052a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052a6:	f6ff af7b 	blt.w	80051a0 <__ieee754_powf+0x420>
 80052aa:	e7f2      	b.n	8005292 <__ieee754_powf+0x512>
 80052ac:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 80052b0:	f73f af76 	bgt.w	80051a0 <__ieee754_powf+0x420>
 80052b4:	2000      	movs	r0, #0
 80052b6:	e78f      	b.n	80051d8 <__ieee754_powf+0x458>
 80052b8:	ee00 3a10 	vmov	s0, r3
 80052bc:	e7e3      	b.n	8005286 <__ieee754_powf+0x506>
 80052be:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80052c2:	e5b1      	b.n	8004e28 <__ieee754_powf+0xa8>
 80052c4:	eeb0 0a68 	vmov.f32	s0, s17
 80052c8:	e5ae      	b.n	8004e28 <__ieee754_powf+0xa8>
 80052ca:	eeb0 0a48 	vmov.f32	s0, s16
 80052ce:	e5ab      	b.n	8004e28 <__ieee754_powf+0xa8>
 80052d0:	2600      	movs	r6, #0
 80052d2:	e590      	b.n	8004df6 <__ieee754_powf+0x76>
 80052d4:	007fffff 	.word	0x007fffff
 80052d8:	3f317218 	.word	0x3f317218
 80052dc:	35bfbe8c 	.word	0x35bfbe8c
 80052e0:	3f317200 	.word	0x3f317200
 80052e4:	3331bb4c 	.word	0x3331bb4c
 80052e8:	b5ddea0e 	.word	0xb5ddea0e
 80052ec:	388ab355 	.word	0x388ab355
 80052f0:	bb360b61 	.word	0xbb360b61
 80052f4:	3e2aaaab 	.word	0x3e2aaaab
 80052f8:	43160000 	.word	0x43160000
 80052fc:	0da24260 	.word	0x0da24260

08005300 <__ieee754_sqrtf>:
 8005300:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8005304:	4770      	bx	lr

08005306 <fabsf>:
 8005306:	ee10 3a10 	vmov	r3, s0
 800530a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800530e:	ee00 3a10 	vmov	s0, r3
 8005312:	4770      	bx	lr

08005314 <finitef>:
 8005314:	b082      	sub	sp, #8
 8005316:	ed8d 0a01 	vstr	s0, [sp, #4]
 800531a:	9801      	ldr	r0, [sp, #4]
 800531c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005320:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8005324:	bfac      	ite	ge
 8005326:	2000      	movge	r0, #0
 8005328:	2001      	movlt	r0, #1
 800532a:	b002      	add	sp, #8
 800532c:	4770      	bx	lr
	...

08005330 <nanf>:
 8005330:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8005338 <nanf+0x8>
 8005334:	4770      	bx	lr
 8005336:	bf00      	nop
 8005338:	7fc00000 	.word	0x7fc00000

0800533c <rintf>:
 800533c:	ee10 2a10 	vmov	r2, s0
 8005340:	b513      	push	{r0, r1, r4, lr}
 8005342:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8005346:	397f      	subs	r1, #127	; 0x7f
 8005348:	2916      	cmp	r1, #22
 800534a:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 800534e:	dc47      	bgt.n	80053e0 <rintf+0xa4>
 8005350:	b32b      	cbz	r3, 800539e <rintf+0x62>
 8005352:	2900      	cmp	r1, #0
 8005354:	ee10 3a10 	vmov	r3, s0
 8005358:	ea4f 70d2 	mov.w	r0, r2, lsr #31
 800535c:	da21      	bge.n	80053a2 <rintf+0x66>
 800535e:	f3c2 0316 	ubfx	r3, r2, #0, #23
 8005362:	425b      	negs	r3, r3
 8005364:	4921      	ldr	r1, [pc, #132]	; (80053ec <rintf+0xb0>)
 8005366:	0a5b      	lsrs	r3, r3, #9
 8005368:	0d12      	lsrs	r2, r2, #20
 800536a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800536e:	0512      	lsls	r2, r2, #20
 8005370:	4313      	orrs	r3, r2
 8005372:	eb01 0180 	add.w	r1, r1, r0, lsl #2
 8005376:	ee07 3a90 	vmov	s15, r3
 800537a:	edd1 6a00 	vldr	s13, [r1]
 800537e:	ee36 7aa7 	vadd.f32	s14, s13, s15
 8005382:	ed8d 7a01 	vstr	s14, [sp, #4]
 8005386:	eddd 7a01 	vldr	s15, [sp, #4]
 800538a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800538e:	ee17 3a90 	vmov	r3, s15
 8005392:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005396:	ea43 73c0 	orr.w	r3, r3, r0, lsl #31
 800539a:	ee00 3a10 	vmov	s0, r3
 800539e:	b002      	add	sp, #8
 80053a0:	bd10      	pop	{r4, pc}
 80053a2:	4a13      	ldr	r2, [pc, #76]	; (80053f0 <rintf+0xb4>)
 80053a4:	410a      	asrs	r2, r1
 80053a6:	4213      	tst	r3, r2
 80053a8:	d0f9      	beq.n	800539e <rintf+0x62>
 80053aa:	0854      	lsrs	r4, r2, #1
 80053ac:	ea13 0252 	ands.w	r2, r3, r2, lsr #1
 80053b0:	d006      	beq.n	80053c0 <rintf+0x84>
 80053b2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80053b6:	ea23 0304 	bic.w	r3, r3, r4
 80053ba:	fa42 f101 	asr.w	r1, r2, r1
 80053be:	430b      	orrs	r3, r1
 80053c0:	4a0a      	ldr	r2, [pc, #40]	; (80053ec <rintf+0xb0>)
 80053c2:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 80053c6:	ed90 7a00 	vldr	s14, [r0]
 80053ca:	ee07 3a90 	vmov	s15, r3
 80053ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80053d2:	edcd 7a01 	vstr	s15, [sp, #4]
 80053d6:	ed9d 0a01 	vldr	s0, [sp, #4]
 80053da:	ee30 0a47 	vsub.f32	s0, s0, s14
 80053de:	e7de      	b.n	800539e <rintf+0x62>
 80053e0:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80053e4:	d3db      	bcc.n	800539e <rintf+0x62>
 80053e6:	ee30 0a00 	vadd.f32	s0, s0, s0
 80053ea:	e7d8      	b.n	800539e <rintf+0x62>
 80053ec:	08005760 	.word	0x08005760
 80053f0:	007fffff 	.word	0x007fffff

080053f4 <scalbnf>:
 80053f4:	ee10 3a10 	vmov	r3, s0
 80053f8:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 80053fc:	d025      	beq.n	800544a <scalbnf+0x56>
 80053fe:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8005402:	d302      	bcc.n	800540a <scalbnf+0x16>
 8005404:	ee30 0a00 	vadd.f32	s0, s0, s0
 8005408:	4770      	bx	lr
 800540a:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 800540e:	d122      	bne.n	8005456 <scalbnf+0x62>
 8005410:	4b2a      	ldr	r3, [pc, #168]	; (80054bc <scalbnf+0xc8>)
 8005412:	eddf 7a2b 	vldr	s15, [pc, #172]	; 80054c0 <scalbnf+0xcc>
 8005416:	4298      	cmp	r0, r3
 8005418:	ee20 0a27 	vmul.f32	s0, s0, s15
 800541c:	db16      	blt.n	800544c <scalbnf+0x58>
 800541e:	ee10 3a10 	vmov	r3, s0
 8005422:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8005426:	3a19      	subs	r2, #25
 8005428:	4402      	add	r2, r0
 800542a:	2afe      	cmp	r2, #254	; 0xfe
 800542c:	dd15      	ble.n	800545a <scalbnf+0x66>
 800542e:	ee10 3a10 	vmov	r3, s0
 8005432:	eddf 7a24 	vldr	s15, [pc, #144]	; 80054c4 <scalbnf+0xd0>
 8005436:	eddf 6a24 	vldr	s13, [pc, #144]	; 80054c8 <scalbnf+0xd4>
 800543a:	2b00      	cmp	r3, #0
 800543c:	eeb0 7a67 	vmov.f32	s14, s15
 8005440:	bfb8      	it	lt
 8005442:	eef0 7a66 	vmovlt.f32	s15, s13
 8005446:	ee27 0a27 	vmul.f32	s0, s14, s15
 800544a:	4770      	bx	lr
 800544c:	eddf 7a1f 	vldr	s15, [pc, #124]	; 80054cc <scalbnf+0xd8>
 8005450:	ee20 0a27 	vmul.f32	s0, s0, s15
 8005454:	4770      	bx	lr
 8005456:	0dd2      	lsrs	r2, r2, #23
 8005458:	e7e6      	b.n	8005428 <scalbnf+0x34>
 800545a:	2a00      	cmp	r2, #0
 800545c:	dd06      	ble.n	800546c <scalbnf+0x78>
 800545e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005462:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8005466:	ee00 3a10 	vmov	s0, r3
 800546a:	4770      	bx	lr
 800546c:	f112 0f16 	cmn.w	r2, #22
 8005470:	da1a      	bge.n	80054a8 <scalbnf+0xb4>
 8005472:	f24c 3350 	movw	r3, #50000	; 0xc350
 8005476:	4298      	cmp	r0, r3
 8005478:	ee10 3a10 	vmov	r3, s0
 800547c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005480:	dd0a      	ble.n	8005498 <scalbnf+0xa4>
 8005482:	ed9f 0a10 	vldr	s0, [pc, #64]	; 80054c4 <scalbnf+0xd0>
 8005486:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80054c8 <scalbnf+0xd4>
 800548a:	eef0 7a40 	vmov.f32	s15, s0
 800548e:	2b00      	cmp	r3, #0
 8005490:	bf18      	it	ne
 8005492:	eeb0 0a47 	vmovne.f32	s0, s14
 8005496:	e7db      	b.n	8005450 <scalbnf+0x5c>
 8005498:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 80054cc <scalbnf+0xd8>
 800549c:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 80054d0 <scalbnf+0xdc>
 80054a0:	eef0 7a40 	vmov.f32	s15, s0
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	e7f3      	b.n	8005490 <scalbnf+0x9c>
 80054a8:	3219      	adds	r2, #25
 80054aa:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80054ae:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 80054b2:	eddf 7a08 	vldr	s15, [pc, #32]	; 80054d4 <scalbnf+0xe0>
 80054b6:	ee07 3a10 	vmov	s14, r3
 80054ba:	e7c4      	b.n	8005446 <scalbnf+0x52>
 80054bc:	ffff3cb0 	.word	0xffff3cb0
 80054c0:	4c000000 	.word	0x4c000000
 80054c4:	7149f2ca 	.word	0x7149f2ca
 80054c8:	f149f2ca 	.word	0xf149f2ca
 80054cc:	0da24260 	.word	0x0da24260
 80054d0:	8da24260 	.word	0x8da24260
 80054d4:	33000000 	.word	0x33000000

080054d8 <abort>:
 80054d8:	b508      	push	{r3, lr}
 80054da:	2006      	movs	r0, #6
 80054dc:	f000 f8d0 	bl	8005680 <raise>
 80054e0:	2001      	movs	r0, #1
 80054e2:	f7fb fa75 	bl	80009d0 <_exit>
	...

080054e8 <__errno>:
 80054e8:	4b01      	ldr	r3, [pc, #4]	; (80054f0 <__errno+0x8>)
 80054ea:	6818      	ldr	r0, [r3, #0]
 80054ec:	4770      	bx	lr
 80054ee:	bf00      	nop
 80054f0:	20000410 	.word	0x20000410

080054f4 <__libc_init_array>:
 80054f4:	b570      	push	{r4, r5, r6, lr}
 80054f6:	4d0d      	ldr	r5, [pc, #52]	; (800552c <__libc_init_array+0x38>)
 80054f8:	4c0d      	ldr	r4, [pc, #52]	; (8005530 <__libc_init_array+0x3c>)
 80054fa:	1b64      	subs	r4, r4, r5
 80054fc:	10a4      	asrs	r4, r4, #2
 80054fe:	2600      	movs	r6, #0
 8005500:	42a6      	cmp	r6, r4
 8005502:	d109      	bne.n	8005518 <__libc_init_array+0x24>
 8005504:	4d0b      	ldr	r5, [pc, #44]	; (8005534 <__libc_init_array+0x40>)
 8005506:	4c0c      	ldr	r4, [pc, #48]	; (8005538 <__libc_init_array+0x44>)
 8005508:	f000 f8e4 	bl	80056d4 <_init>
 800550c:	1b64      	subs	r4, r4, r5
 800550e:	10a4      	asrs	r4, r4, #2
 8005510:	2600      	movs	r6, #0
 8005512:	42a6      	cmp	r6, r4
 8005514:	d105      	bne.n	8005522 <__libc_init_array+0x2e>
 8005516:	bd70      	pop	{r4, r5, r6, pc}
 8005518:	f855 3b04 	ldr.w	r3, [r5], #4
 800551c:	4798      	blx	r3
 800551e:	3601      	adds	r6, #1
 8005520:	e7ee      	b.n	8005500 <__libc_init_array+0xc>
 8005522:	f855 3b04 	ldr.w	r3, [r5], #4
 8005526:	4798      	blx	r3
 8005528:	3601      	adds	r6, #1
 800552a:	e7f2      	b.n	8005512 <__libc_init_array+0x1e>
 800552c:	08005770 	.word	0x08005770
 8005530:	08005770 	.word	0x08005770
 8005534:	08005770 	.word	0x08005770
 8005538:	08005774 	.word	0x08005774

0800553c <malloc>:
 800553c:	4b02      	ldr	r3, [pc, #8]	; (8005548 <malloc+0xc>)
 800553e:	4601      	mov	r1, r0
 8005540:	6818      	ldr	r0, [r3, #0]
 8005542:	f000 b80b 	b.w	800555c <_malloc_r>
 8005546:	bf00      	nop
 8005548:	20000410 	.word	0x20000410

0800554c <memset>:
 800554c:	4402      	add	r2, r0
 800554e:	4603      	mov	r3, r0
 8005550:	4293      	cmp	r3, r2
 8005552:	d100      	bne.n	8005556 <memset+0xa>
 8005554:	4770      	bx	lr
 8005556:	f803 1b01 	strb.w	r1, [r3], #1
 800555a:	e7f9      	b.n	8005550 <memset+0x4>

0800555c <_malloc_r>:
 800555c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800555e:	1ccd      	adds	r5, r1, #3
 8005560:	f025 0503 	bic.w	r5, r5, #3
 8005564:	3508      	adds	r5, #8
 8005566:	2d0c      	cmp	r5, #12
 8005568:	bf38      	it	cc
 800556a:	250c      	movcc	r5, #12
 800556c:	2d00      	cmp	r5, #0
 800556e:	4606      	mov	r6, r0
 8005570:	db01      	blt.n	8005576 <_malloc_r+0x1a>
 8005572:	42a9      	cmp	r1, r5
 8005574:	d903      	bls.n	800557e <_malloc_r+0x22>
 8005576:	230c      	movs	r3, #12
 8005578:	6033      	str	r3, [r6, #0]
 800557a:	2000      	movs	r0, #0
 800557c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800557e:	f000 f89b 	bl	80056b8 <__malloc_lock>
 8005582:	4921      	ldr	r1, [pc, #132]	; (8005608 <_malloc_r+0xac>)
 8005584:	680a      	ldr	r2, [r1, #0]
 8005586:	4614      	mov	r4, r2
 8005588:	b99c      	cbnz	r4, 80055b2 <_malloc_r+0x56>
 800558a:	4f20      	ldr	r7, [pc, #128]	; (800560c <_malloc_r+0xb0>)
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	b923      	cbnz	r3, 800559a <_malloc_r+0x3e>
 8005590:	4621      	mov	r1, r4
 8005592:	4630      	mov	r0, r6
 8005594:	f000 f83c 	bl	8005610 <_sbrk_r>
 8005598:	6038      	str	r0, [r7, #0]
 800559a:	4629      	mov	r1, r5
 800559c:	4630      	mov	r0, r6
 800559e:	f000 f837 	bl	8005610 <_sbrk_r>
 80055a2:	1c43      	adds	r3, r0, #1
 80055a4:	d123      	bne.n	80055ee <_malloc_r+0x92>
 80055a6:	230c      	movs	r3, #12
 80055a8:	6033      	str	r3, [r6, #0]
 80055aa:	4630      	mov	r0, r6
 80055ac:	f000 f88a 	bl	80056c4 <__malloc_unlock>
 80055b0:	e7e3      	b.n	800557a <_malloc_r+0x1e>
 80055b2:	6823      	ldr	r3, [r4, #0]
 80055b4:	1b5b      	subs	r3, r3, r5
 80055b6:	d417      	bmi.n	80055e8 <_malloc_r+0x8c>
 80055b8:	2b0b      	cmp	r3, #11
 80055ba:	d903      	bls.n	80055c4 <_malloc_r+0x68>
 80055bc:	6023      	str	r3, [r4, #0]
 80055be:	441c      	add	r4, r3
 80055c0:	6025      	str	r5, [r4, #0]
 80055c2:	e004      	b.n	80055ce <_malloc_r+0x72>
 80055c4:	6863      	ldr	r3, [r4, #4]
 80055c6:	42a2      	cmp	r2, r4
 80055c8:	bf0c      	ite	eq
 80055ca:	600b      	streq	r3, [r1, #0]
 80055cc:	6053      	strne	r3, [r2, #4]
 80055ce:	4630      	mov	r0, r6
 80055d0:	f000 f878 	bl	80056c4 <__malloc_unlock>
 80055d4:	f104 000b 	add.w	r0, r4, #11
 80055d8:	1d23      	adds	r3, r4, #4
 80055da:	f020 0007 	bic.w	r0, r0, #7
 80055de:	1ac2      	subs	r2, r0, r3
 80055e0:	d0cc      	beq.n	800557c <_malloc_r+0x20>
 80055e2:	1a1b      	subs	r3, r3, r0
 80055e4:	50a3      	str	r3, [r4, r2]
 80055e6:	e7c9      	b.n	800557c <_malloc_r+0x20>
 80055e8:	4622      	mov	r2, r4
 80055ea:	6864      	ldr	r4, [r4, #4]
 80055ec:	e7cc      	b.n	8005588 <_malloc_r+0x2c>
 80055ee:	1cc4      	adds	r4, r0, #3
 80055f0:	f024 0403 	bic.w	r4, r4, #3
 80055f4:	42a0      	cmp	r0, r4
 80055f6:	d0e3      	beq.n	80055c0 <_malloc_r+0x64>
 80055f8:	1a21      	subs	r1, r4, r0
 80055fa:	4630      	mov	r0, r6
 80055fc:	f000 f808 	bl	8005610 <_sbrk_r>
 8005600:	3001      	adds	r0, #1
 8005602:	d1dd      	bne.n	80055c0 <_malloc_r+0x64>
 8005604:	e7cf      	b.n	80055a6 <_malloc_r+0x4a>
 8005606:	bf00      	nop
 8005608:	200004b0 	.word	0x200004b0
 800560c:	200004b4 	.word	0x200004b4

08005610 <_sbrk_r>:
 8005610:	b538      	push	{r3, r4, r5, lr}
 8005612:	4d06      	ldr	r5, [pc, #24]	; (800562c <_sbrk_r+0x1c>)
 8005614:	2300      	movs	r3, #0
 8005616:	4604      	mov	r4, r0
 8005618:	4608      	mov	r0, r1
 800561a:	602b      	str	r3, [r5, #0]
 800561c:	f7fb f9de 	bl	80009dc <_sbrk>
 8005620:	1c43      	adds	r3, r0, #1
 8005622:	d102      	bne.n	800562a <_sbrk_r+0x1a>
 8005624:	682b      	ldr	r3, [r5, #0]
 8005626:	b103      	cbz	r3, 800562a <_sbrk_r+0x1a>
 8005628:	6023      	str	r3, [r4, #0]
 800562a:	bd38      	pop	{r3, r4, r5, pc}
 800562c:	200006c4 	.word	0x200006c4

08005630 <_raise_r>:
 8005630:	291f      	cmp	r1, #31
 8005632:	b538      	push	{r3, r4, r5, lr}
 8005634:	4604      	mov	r4, r0
 8005636:	460d      	mov	r5, r1
 8005638:	d904      	bls.n	8005644 <_raise_r+0x14>
 800563a:	2316      	movs	r3, #22
 800563c:	6003      	str	r3, [r0, #0]
 800563e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005642:	bd38      	pop	{r3, r4, r5, pc}
 8005644:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005646:	b112      	cbz	r2, 800564e <_raise_r+0x1e>
 8005648:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800564c:	b94b      	cbnz	r3, 8005662 <_raise_r+0x32>
 800564e:	4620      	mov	r0, r4
 8005650:	f000 f830 	bl	80056b4 <_getpid_r>
 8005654:	462a      	mov	r2, r5
 8005656:	4601      	mov	r1, r0
 8005658:	4620      	mov	r0, r4
 800565a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800565e:	f000 b817 	b.w	8005690 <_kill_r>
 8005662:	2b01      	cmp	r3, #1
 8005664:	d00a      	beq.n	800567c <_raise_r+0x4c>
 8005666:	1c59      	adds	r1, r3, #1
 8005668:	d103      	bne.n	8005672 <_raise_r+0x42>
 800566a:	2316      	movs	r3, #22
 800566c:	6003      	str	r3, [r0, #0]
 800566e:	2001      	movs	r0, #1
 8005670:	e7e7      	b.n	8005642 <_raise_r+0x12>
 8005672:	2400      	movs	r4, #0
 8005674:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005678:	4628      	mov	r0, r5
 800567a:	4798      	blx	r3
 800567c:	2000      	movs	r0, #0
 800567e:	e7e0      	b.n	8005642 <_raise_r+0x12>

08005680 <raise>:
 8005680:	4b02      	ldr	r3, [pc, #8]	; (800568c <raise+0xc>)
 8005682:	4601      	mov	r1, r0
 8005684:	6818      	ldr	r0, [r3, #0]
 8005686:	f7ff bfd3 	b.w	8005630 <_raise_r>
 800568a:	bf00      	nop
 800568c:	20000410 	.word	0x20000410

08005690 <_kill_r>:
 8005690:	b538      	push	{r3, r4, r5, lr}
 8005692:	4d07      	ldr	r5, [pc, #28]	; (80056b0 <_kill_r+0x20>)
 8005694:	2300      	movs	r3, #0
 8005696:	4604      	mov	r4, r0
 8005698:	4608      	mov	r0, r1
 800569a:	4611      	mov	r1, r2
 800569c:	602b      	str	r3, [r5, #0]
 800569e:	f7fb f98f 	bl	80009c0 <_kill>
 80056a2:	1c43      	adds	r3, r0, #1
 80056a4:	d102      	bne.n	80056ac <_kill_r+0x1c>
 80056a6:	682b      	ldr	r3, [r5, #0]
 80056a8:	b103      	cbz	r3, 80056ac <_kill_r+0x1c>
 80056aa:	6023      	str	r3, [r4, #0]
 80056ac:	bd38      	pop	{r3, r4, r5, pc}
 80056ae:	bf00      	nop
 80056b0:	200006c4 	.word	0x200006c4

080056b4 <_getpid_r>:
 80056b4:	f7fb b982 	b.w	80009bc <_getpid>

080056b8 <__malloc_lock>:
 80056b8:	4801      	ldr	r0, [pc, #4]	; (80056c0 <__malloc_lock+0x8>)
 80056ba:	f000 b809 	b.w	80056d0 <__retarget_lock_acquire_recursive>
 80056be:	bf00      	nop
 80056c0:	200006cc 	.word	0x200006cc

080056c4 <__malloc_unlock>:
 80056c4:	4801      	ldr	r0, [pc, #4]	; (80056cc <__malloc_unlock+0x8>)
 80056c6:	f000 b804 	b.w	80056d2 <__retarget_lock_release_recursive>
 80056ca:	bf00      	nop
 80056cc:	200006cc 	.word	0x200006cc

080056d0 <__retarget_lock_acquire_recursive>:
 80056d0:	4770      	bx	lr

080056d2 <__retarget_lock_release_recursive>:
 80056d2:	4770      	bx	lr

080056d4 <_init>:
 80056d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056d6:	bf00      	nop
 80056d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80056da:	bc08      	pop	{r3}
 80056dc:	469e      	mov	lr, r3
 80056de:	4770      	bx	lr

080056e0 <_fini>:
 80056e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056e2:	bf00      	nop
 80056e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80056e6:	bc08      	pop	{r3}
 80056e8:	469e      	mov	lr, r3
 80056ea:	4770      	bx	lr
