{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713815762783 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713815762784 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 22 16:56:02 2024 " "Processing started: Mon Apr 22 16:56:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713815762784 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815762784 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto1 -c Projeto1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto1 -c Projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815762784 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713815764271 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713815764271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/ULA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782771 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815782771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switchs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file switchs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switchs-comportamento " "Found design unit 1: switchs-comportamento" {  } { { "switchs.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/switchs.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782781 ""} { "Info" "ISGN_ENTITY_NAME" "1 switchs " "Found entity 1: switchs" {  } { { "switchs.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/switchs.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815782781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782786 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815782786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782790 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815782790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Projeto1-arquitetura " "Found design unit 1: Projeto1-arquitetura" {  } { { "Projeto1.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/Projeto1.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782801 ""} { "Info" "ISGN_ENTITY_NAME" "1 Projeto1 " "Found entity 1: Projeto1" {  } { { "Projeto1.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/Projeto1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815782801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-Behavioral " "Found design unit 1: muxGenerico4x1-Behavioral" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/muxGenerico4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782807 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/muxGenerico4x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815782807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782818 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815782818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/memoriaROM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782832 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/memoriaROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815782832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782838 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815782838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicadesvio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicadesvio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicaDesvio-comportamento " "Found design unit 1: logicaDesvio-comportamento" {  } { { "logicaDesvio.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/logicaDesvio.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782848 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicaDesvio " "Found entity 1: logicaDesvio" {  } { { "logicaDesvio.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/logicaDesvio.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815782848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leds-comportamento " "Found design unit 1: leds-comportamento" {  } { { "leds.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/leds.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782860 ""} { "Info" "ISGN_ENTITY_NAME" "1 leds " "Found entity 1: leds" {  } { { "leds.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/leds.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815782860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keys-comportamento " "Found design unit 1: keys-comportamento" {  } { { "keys.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/keys.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782870 ""} { "Info" "ISGN_ENTITY_NAME" "1 keys " "Found entity 1: keys" {  } { { "keys.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/keys.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815782870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlop-comportamento " "Found design unit 1: FlipFlop-comportamento" {  } { { "FlipFlop.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/FlipFlop.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782880 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop " "Found entity 1: FlipFlop" {  } { { "FlipFlop.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/FlipFlop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815782880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782891 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782891 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815782891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displays.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displays.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displays-comportamento " "Found design unit 1: displays-comportamento" {  } { { "displays.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/displays.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782902 ""} { "Info" "ISGN_ENTITY_NAME" "1 displays " "Found entity 1: displays" {  } { { "displays.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/displays.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815782902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderinstru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderinstru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderInstru-comportamento " "Found design unit 1: decoderInstru-comportamento" {  } { { "decoderInstru.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/decoderInstru.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782914 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderInstru " "Found entity 1: decoderInstru" {  } { { "decoderInstru.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/decoderInstru.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815782914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3x8-comportamento " "Found design unit 1: decoder3x8-comportamento" {  } { { "decoder3x8.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/decoder3x8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782920 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3x8 " "Found entity 1: decoder3x8" {  } { { "decoder3x8.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/decoder3x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815782920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arch " "Found design unit 1: CPU-arch" {  } { { "CPU.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/CPU.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782926 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815782926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782935 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815782935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_8portas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_8portas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_8portas-comportamento " "Found design unit 1: buffer_8portas-comportamento" {  } { { "buffer_8portas.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/buffer_8portas.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782947 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_8portas " "Found entity 1: buffer_8portas" {  } { { "buffer_8portas.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/buffer_8portas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815782947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_1porta.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_1porta.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_1porta-comportamento " "Found design unit 1: buffer_1porta-comportamento" {  } { { "buffer_1porta.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/buffer_1porta.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782957 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_1porta " "Found entity 1: buffer_1porta" {  } { { "buffer_1porta.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/buffer_1porta.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815782957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradoresarqregmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradoresarqregmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradoresArqRegMem-comportamento " "Found design unit 1: bancoRegistradoresArqRegMem-comportamento" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/bancoRegistradoresArqRegMem.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782968 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradoresArqRegMem " "Found entity 1: bancoRegistradoresArqRegMem" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/bancoRegistradoresArqRegMem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815782968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico_e_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerico_e_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico_e_Interface-interface " "Found design unit 1: divisorGenerico_e_Interface-interface" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/divisorGenerico_e_Interface.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782973 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico_e_Interface " "Found entity 1: divisorGenerico_e_Interface" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/divisorGenerico_e_Interface.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815782973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divInteiro " "Found design unit 1: divisorGenerico-divInteiro" {  } { { "divisorGenerico.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/divisorGenerico.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782982 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/divisorGenerico.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815782982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxnat4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxnat4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxNat4x1-Behavioral " "Found design unit 1: muxNat4x1-Behavioral" {  } { { "muxNat4x1.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/muxNat4x1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782993 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxNat4x1 " "Found entity 1: muxNat4x1" {  } { { "muxNat4x1.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/muxNat4x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815782993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815782993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inc_or_dec_addr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inc_or_dec_addr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inc_or_dec_addr-comportamento " "Found design unit 1: inc_or_dec_addr-comportamento" {  } { { "inc_or_dec_addr.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/inc_or_dec_addr.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815783005 ""} { "Info" "ISGN_ENTITY_NAME" "1 inc_or_dec_addr " "Found entity 1: inc_or_dec_addr" {  } { { "inc_or_dec_addr.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/inc_or_dec_addr.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815783005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815783005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenericooriginal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenericooriginal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenericoORIGINAL-divInteiro " "Found design unit 1: divisorGenericoORIGINAL-divInteiro" {  } { { "divisorGenericoORIGINAL.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/divisorGenericoORIGINAL.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815783016 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenericoORIGINAL " "Found entity 1: divisorGenericoORIGINAL" {  } { { "divisorGenericoORIGINAL.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/divisorGenericoORIGINAL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713815783016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815783016 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Projeto1 " "Elaborating entity \"Projeto1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713815783088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:CPU " "Elaborating entity \"CPU\" for hierarchy \"CPU:CPU\"" {  } { { "Projeto1.vhd" "CPU" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/Projeto1.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815783099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradoresArqRegMem CPU:CPU\|bancoRegistradoresArqRegMem:bancoReg " "Elaborating entity \"bancoRegistradoresArqRegMem\" for hierarchy \"CPU:CPU\|bancoRegistradoresArqRegMem:bancoReg\"" {  } { { "CPU.vhd" "bancoReg" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/CPU.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815783118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 CPU:CPU\|muxGenerico2x1:MUX1 " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"CPU:CPU\|muxGenerico2x1:MUX1\"" {  } { { "CPU.vhd" "MUX1" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/CPU.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815783128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 CPU:CPU\|muxGenerico2x1:MUX_SR " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"CPU:CPU\|muxGenerico2x1:MUX_SR\"" {  } { { "CPU.vhd" "MUX_SR" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/CPU.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815783142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc_or_dec_addr CPU:CPU\|inc_or_dec_addr:incDecAddr " "Elaborating entity \"inc_or_dec_addr\" for hierarchy \"CPU:CPU\|inc_or_dec_addr:incDecAddr\"" {  } { { "CPU.vhd" "incDecAddr" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/CPU.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815783154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico CPU:CPU\|registradorGenerico:stackPointer " "Elaborating entity \"registradorGenerico\" for hierarchy \"CPU:CPU\|registradorGenerico:stackPointer\"" {  } { { "CPU.vhd" "stackPointer" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/CPU.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815783169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM CPU:CPU\|memoriaRAM:Stack " "Elaborating entity \"memoriaRAM\" for hierarchy \"CPU:CPU\|memoriaRAM:Stack\"" {  } { { "CPU.vhd" "Stack" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/CPU.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815783185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 CPU:CPU\|muxGenerico4x1:MUXProxPC " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"CPU:CPU\|muxGenerico4x1:MUXProxPC\"" {  } { { "CPU.vhd" "MUXProxPC" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/CPU.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815783195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlop CPU:CPU\|FlipFlop:FF_Equal " "Elaborating entity \"FlipFlop\" for hierarchy \"CPU:CPU\|FlipFlop:FF_Equal\"" {  } { { "CPU.vhd" "FF_Equal" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/CPU.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815783318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico CPU:CPU\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"CPU:CPU\|registradorGenerico:PC\"" {  } { { "CPU.vhd" "PC" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/CPU.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815783328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante CPU:CPU\|somaConstante:incrementaPC " "Elaborating entity \"somaConstante\" for hierarchy \"CPU:CPU\|somaConstante:incrementaPC\"" {  } { { "CPU.vhd" "incrementaPC" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/CPU.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815783338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA CPU:CPU\|ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"CPU:CPU\|ULA:ULA\"" {  } { { "CPU.vhd" "ULA" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/CPU.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815783350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderInstru CPU:CPU\|decoderInstru:DEC_Instrucao " "Elaborating entity \"decoderInstru\" for hierarchy \"CPU:CPU\|decoderInstru:DEC_Instrucao\"" {  } { { "CPU.vhd" "DEC_Instrucao" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/CPU.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815783365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicaDesvio CPU:CPU\|logicaDesvio:BranchLogic " "Elaborating entity \"logicaDesvio\" for hierarchy \"CPU:CPU\|logicaDesvio:BranchLogic\"" {  } { { "CPU.vhd" "BranchLogic" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/CPU.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815783378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM\"" {  } { { "Projeto1.vhd" "ROM" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/Projeto1.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815783394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM\"" {  } { { "Projeto1.vhd" "RAM" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/Projeto1.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815783408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3x8 decoder3x8:DecBloc " "Elaborating entity \"decoder3x8\" for hierarchy \"decoder3x8:DecBloc\"" {  } { { "Projeto1.vhd" "DecBloc" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/Projeto1.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815783432 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "saida\[8\] decoder3x8.vhd(6) " "Using initial value X (don't care) for net \"saida\[8\]\" at decoder3x8.vhd(6)" {  } { { "decoder3x8.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/decoder3x8.vhd" 6 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815783453 "|Projeto1|decoder3x8:DecBloc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leds leds:LEDs " "Elaborating entity \"leds\" for hierarchy \"leds:LEDs\"" {  } { { "Projeto1.vhd" "LEDs" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/Projeto1.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815783454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico leds:LEDs\|registradorGenerico:RegistradorLedsV " "Elaborating entity \"registradorGenerico\" for hierarchy \"leds:LEDs\|registradorGenerico:RegistradorLedsV\"" {  } { { "leds.vhd" "RegistradorLedsV" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/leds.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815783463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displays displays:DISPLAYs " "Elaborating entity \"displays\" for hierarchy \"displays:DISPLAYs\"" {  } { { "Projeto1.vhd" "DISPLAYs" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/Projeto1.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815783481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico displays:DISPLAYs\|registradorGenerico:registrador0 " "Elaborating entity \"registradorGenerico\" for hierarchy \"displays:DISPLAYs\|registradorGenerico:registrador0\"" {  } { { "displays.vhd" "registrador0" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/displays.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815783491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg displays:DISPLAYs\|conversorHex7Seg:conversor0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"displays:DISPLAYs\|conversorHex7Seg:conversor0\"" {  } { { "displays.vhd" "conversor0" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/displays.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815783503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_8portas buffer_8portas:bufferSW " "Elaborating entity \"buffer_8portas\" for hierarchy \"buffer_8portas:bufferSW\"" {  } { { "Projeto1.vhd" "bufferSW" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/Projeto1.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815783521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector edgeDetector:detector_Borda_Key0 A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"edgeDetector:detector_Borda_Key0\"" {  } { { "Projeto1.vhd" "detector_Borda_Key0" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/Projeto1.vhd" 233 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815783538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_1porta buffer_1porta:buffer_Key0 " "Elaborating entity \"buffer_1porta\" for hierarchy \"buffer_1porta:buffer_Key0\"" {  } { { "Projeto1.vhd" "buffer_Key0" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/Projeto1.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815783556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxNat4x1 muxNat4x1:muxVel " "Elaborating entity \"muxNat4x1\" for hierarchy \"muxNat4x1:muxVel\"" {  } { { "Projeto1.vhd" "muxVel" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/Projeto1.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815783574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico_e_Interface divisorGenerico_e_Interface:interfaceBaseTempo " "Elaborating entity \"divisorGenerico_e_Interface\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo\"" {  } { { "Projeto1.vhd" "interfaceBaseTempo" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/Projeto1.vhd" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815783585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\"" {  } { { "divisorGenerico_e_Interface.vhd" "baseTempo" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/divisorGenerico_e_Interface.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815783597 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaRAM:RAM\|ram " "RAM logic \"memoriaRAM:RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "ram" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/memoriaRAM.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713815783935 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "CPU:CPU\|memoriaRAM:Stack\|ram " "RAM logic \"CPU:CPU\|memoriaRAM:Stack\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "ram" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/memoriaRAM.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713815783935 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "CPU:CPU\|bancoRegistradoresArqRegMem:bancoReg\|registrador " "RAM logic \"CPU:CPU\|bancoRegistradoresArqRegMem:bancoReg\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoRegistradoresArqRegMem.vhd" "registrador" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/bancoRegistradoresArqRegMem.vhd" 29 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1713815783935 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1713815783935 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:CPU\|memoriaRAM:Stack\|dado_out\[0\] " "Converted tri-state buffer \"CPU:CPU\|memoriaRAM:Stack\|dado_out\[0\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713815783955 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:CPU\|memoriaRAM:Stack\|dado_out\[1\] " "Converted tri-state buffer \"CPU:CPU\|memoriaRAM:Stack\|dado_out\[1\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713815783955 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:CPU\|memoriaRAM:Stack\|dado_out\[2\] " "Converted tri-state buffer \"CPU:CPU\|memoriaRAM:Stack\|dado_out\[2\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713815783955 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:CPU\|memoriaRAM:Stack\|dado_out\[3\] " "Converted tri-state buffer \"CPU:CPU\|memoriaRAM:Stack\|dado_out\[3\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713815783955 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:CPU\|memoriaRAM:Stack\|dado_out\[4\] " "Converted tri-state buffer \"CPU:CPU\|memoriaRAM:Stack\|dado_out\[4\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713815783955 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:CPU\|memoriaRAM:Stack\|dado_out\[5\] " "Converted tri-state buffer \"CPU:CPU\|memoriaRAM:Stack\|dado_out\[5\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713815783955 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:CPU\|memoriaRAM:Stack\|dado_out\[6\] " "Converted tri-state buffer \"CPU:CPU\|memoriaRAM:Stack\|dado_out\[6\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713815783955 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:CPU\|memoriaRAM:Stack\|dado_out\[7\] " "Converted tri-state buffer \"CPU:CPU\|memoriaRAM:Stack\|dado_out\[7\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713815783955 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:CPU\|memoriaRAM:Stack\|dado_out\[8\] " "Converted tri-state buffer \"CPU:CPU\|memoriaRAM:Stack\|dado_out\[8\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713815783955 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:CPU\|memoriaRAM:Stack\|dado_out\[9\] " "Converted tri-state buffer \"CPU:CPU\|memoriaRAM:Stack\|dado_out\[9\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713815783955 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1713815783955 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[0\] CPU:CPU\|muxGenerico2x1:MUX1\|saida_MUX\[0\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[0\]\" to the node \"CPU:CPU\|muxGenerico2x1:MUX1\|saida_MUX\[0\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713815784577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[1\] CPU:CPU\|muxGenerico2x1:MUX1\|saida_MUX\[1\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[1\]\" to the node \"CPU:CPU\|muxGenerico2x1:MUX1\|saida_MUX\[1\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713815784577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[2\] CPU:CPU\|muxGenerico2x1:MUX1\|saida_MUX\[2\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[2\]\" to the node \"CPU:CPU\|muxGenerico2x1:MUX1\|saida_MUX\[2\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713815784577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[3\] CPU:CPU\|muxGenerico2x1:MUX1\|saida_MUX\[3\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[3\]\" to the node \"CPU:CPU\|muxGenerico2x1:MUX1\|saida_MUX\[3\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713815784577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[4\] CPU:CPU\|muxGenerico2x1:MUX1\|saida_MUX\[4\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[4\]\" to the node \"CPU:CPU\|muxGenerico2x1:MUX1\|saida_MUX\[4\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713815784577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[5\] CPU:CPU\|muxGenerico2x1:MUX1\|saida_MUX\[5\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[5\]\" to the node \"CPU:CPU\|muxGenerico2x1:MUX1\|saida_MUX\[5\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713815784577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[6\] CPU:CPU\|muxGenerico2x1:MUX1\|saida_MUX\[6\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[6\]\" to the node \"CPU:CPU\|muxGenerico2x1:MUX1\|saida_MUX\[6\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713815784577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:RAM\|dado_out\[7\] CPU:CPU\|muxGenerico2x1:MUX1\|saida_MUX\[7\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:RAM\|dado_out\[7\]\" to the node \"CPU:CPU\|muxGenerico2x1:MUX1\|saida_MUX\[7\]\" into an OR gate" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/memoriaRAM.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713815784577 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_8portas:bufferSW\|saida\[8\] CPU:CPU\|muxGenerico2x1:MUX1\|saida_MUX\[8\] " "Converted the fan-out from the tri-state buffer \"buffer_8portas:bufferSW\|saida\[8\]\" to the node \"CPU:CPU\|muxGenerico2x1:MUX1\|saida_MUX\[8\]\" into an OR gate" {  } { { "buffer_8portas.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/buffer_8portas.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1713815784577 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1713815784577 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "BLOCO_out\[8\] GND " "Pin \"BLOCO_out\[8\]\" is stuck at GND" {  } { { "Projeto1.vhd" "" { Text "C:/Users/pedro/OneDrive/Documents/Insper/6_semestre/designDeComputadores/projetos/projeto01/projeto1_descomp/Projeto1/Projeto1.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713815785119 "|Projeto1|BLOCO_out[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713815785119 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713815785210 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713815786338 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713815786338 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1753 " "Implemented 1753 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713815786562 ""} { "Info" "ICUT_CUT_TM_OPINS" "146 " "Implemented 146 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713815786562 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1591 " "Implemented 1591 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713815786562 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713815786562 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4915 " "Peak virtual memory: 4915 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713815786579 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 22 16:56:26 2024 " "Processing ended: Mon Apr 22 16:56:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713815786579 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713815786579 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713815786579 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713815786579 ""}
