// Seed: 3072867627
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    module_0,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_12 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wor id_5 = id_2 == id_2;
  module_0(
      id_4, id_5, id_5, id_4, id_4, id_5, id_2, id_5, id_2, id_5, id_3
  );
  assign id_5 = 1;
endmodule
