Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat May 10 14:01:11 2025
| Host         : Ash running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file temp_monitor_timing_summary_routed.rpt -pb temp_monitor_timing_summary_routed.pb -rpx temp_monitor_timing_summary_routed.rpx -warn_on_violation
| Design       : temp_monitor
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (15)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (15)
-------------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   15          inf        0.000                      0                   15           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            FSM_onehot_state_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.869ns  (logic 1.565ns (26.673%)  route 4.303ns (73.327%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           2.887     4.328    reset_n_IBUF
    SLICE_X14Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.452 f  xadc_inst_i_1/O
                         net (fo=6, routed)           1.417     5.869    xadc_inst_i_1_n_0
    SLICE_X28Y76         FDPE                                         f  FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            FSM_onehot_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.869ns  (logic 1.565ns (26.673%)  route 4.303ns (73.327%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           2.887     4.328    reset_n_IBUF
    SLICE_X14Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.452 f  xadc_inst_i_1/O
                         net (fo=6, routed)           1.417     5.869    xadc_inst_i_1_n_0
    SLICE_X28Y76         FDCE                                         f  FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            FSM_onehot_state_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.869ns  (logic 1.565ns (26.673%)  route 4.303ns (73.327%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           2.887     4.328    reset_n_IBUF
    SLICE_X14Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.452 f  xadc_inst_i_1/O
                         net (fo=6, routed)           1.417     5.869    xadc_inst_i_1_n_0
    SLICE_X28Y76         FDCE                                         f  FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            FSM_onehot_state_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.869ns  (logic 1.565ns (26.673%)  route 4.303ns (73.327%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           2.887     4.328    reset_n_IBUF
    SLICE_X14Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.452 f  xadc_inst_i_1/O
                         net (fo=6, routed)           1.417     5.869    xadc_inst_i_1_n_0
    SLICE_X28Y76         FDCE                                         f  FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            den_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.864ns  (logic 1.565ns (26.692%)  route 4.299ns (73.308%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           2.887     4.328    reset_n_IBUF
    SLICE_X14Y56         LUT1 (Prop_lut1_I0_O)        0.124     4.452 f  xadc_inst_i_1/O
                         net (fo=6, routed)           1.412     5.864    xadc_inst_i_1_n_0
    SLICE_X29Y76         FDCE                                         f  den_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xadc_inst/DCLK
                            (rising edge-triggered cell XADC)
  Destination:            FSM_onehot_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.722ns  (logic 1.328ns (48.794%)  route 1.394ns (51.207%))
  Logic Levels:           2  (LUT5=1 XADC=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC                         0.000     0.000 r  xadc_inst/DCLK
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     1.204 r  xadc_inst/DRDY
                         net (fo=1, routed)           0.992     2.196    drdy
    SLICE_X28Y76         LUT5 (Prop_lut5_I3_O)        0.124     2.320 r  FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.402     2.722    FSM_onehot_state[3]_i_1_n_0
    SLICE_X28Y76         FDPE                                         r  FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xadc_inst/DCLK
                            (rising edge-triggered cell XADC)
  Destination:            FSM_onehot_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.722ns  (logic 1.328ns (48.794%)  route 1.394ns (51.207%))
  Logic Levels:           2  (LUT5=1 XADC=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC                         0.000     0.000 r  xadc_inst/DCLK
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     1.204 r  xadc_inst/DRDY
                         net (fo=1, routed)           0.992     2.196    drdy
    SLICE_X28Y76         LUT5 (Prop_lut5_I3_O)        0.124     2.320 r  FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.402     2.722    FSM_onehot_state[3]_i_1_n_0
    SLICE_X28Y76         FDCE                                         r  FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xadc_inst/DCLK
                            (rising edge-triggered cell XADC)
  Destination:            FSM_onehot_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.722ns  (logic 1.328ns (48.794%)  route 1.394ns (51.207%))
  Logic Levels:           2  (LUT5=1 XADC=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC                         0.000     0.000 r  xadc_inst/DCLK
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     1.204 r  xadc_inst/DRDY
                         net (fo=1, routed)           0.992     2.196    drdy
    SLICE_X28Y76         LUT5 (Prop_lut5_I3_O)        0.124     2.320 r  FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.402     2.722    FSM_onehot_state[3]_i_1_n_0
    SLICE_X28Y76         FDCE                                         r  FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xadc_inst/DCLK
                            (rising edge-triggered cell XADC)
  Destination:            FSM_onehot_state_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.722ns  (logic 1.328ns (48.794%)  route 1.394ns (51.207%))
  Logic Levels:           2  (LUT5=1 XADC=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC                         0.000     0.000 r  xadc_inst/DCLK
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     1.204 r  xadc_inst/DRDY
                         net (fo=1, routed)           0.992     2.196    drdy
    SLICE_X28Y76         LUT5 (Prop_lut5_I3_O)        0.124     2.320 r  FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.402     2.722    FSM_onehot_state[3]_i_1_n_0
    SLICE_X28Y76         FDCE                                         r  FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 den_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            den_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.085ns  (logic 0.580ns (53.444%)  route 0.505ns (46.556%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDCE                         0.000     0.000 r  den_reg/C
    SLICE_X29Y76         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  den_reg/Q
                         net (fo=2, routed)           0.505     0.961    den
    SLICE_X29Y76         LUT3 (Prop_lut3_I2_O)        0.124     1.085 r  den_i_1/O
                         net (fo=1, routed)           0.000     1.085    den_i_1_n_0
    SLICE_X29Y76         FDCE                                         r  den_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 den_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            xadc_inst/DEN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.141ns (57.253%)  route 0.105ns (42.747%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDCE                         0.000     0.000 r  den_reg/C
    SLICE_X29Y76         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  den_reg/Q
                         net (fo=2, routed)           0.105     0.246    den
    XADC_X0Y0            XADC                                         r  xadc_inst/DEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (52.082%)  route 0.130ns (47.918%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDCE                         0.000     0.000 r  FSM_onehot_state_reg[3]/C
    SLICE_X28Y76         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[3]/Q
                         net (fo=2, routed)           0.130     0.271    digit_h
    SLICE_X28Y76         FDPE                                         r  FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            den_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDPE                         0.000     0.000 r  FSM_onehot_state_reg[0]/C
    SLICE_X28Y76         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.098     0.239    FSM_onehot_state_reg_n_0_[0]
    SLICE_X29Y76         LUT3 (Prop_lut3_I0_O)        0.045     0.284 r  den_i_1/O
                         net (fo=1, routed)           0.000     0.284    den_i_1_n_0
    SLICE_X29Y76         FDCE                                         r  den_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.141ns (42.126%)  route 0.194ns (57.874%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDCE                         0.000     0.000 r  FSM_onehot_state_reg[2]/C
    SLICE_X28Y76         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[2]/Q
                         net (fo=2, routed)           0.194     0.335    tempC
    SLICE_X28Y76         FDCE                                         r  FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.141ns (42.051%)  route 0.194ns (57.949%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDCE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X28Y76         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           0.194     0.335    FSM_onehot_state_reg_n_0_[1]
    SLICE_X28Y76         FDCE                                         r  FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.141ns (41.786%)  route 0.196ns (58.214%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDPE                         0.000     0.000 r  FSM_onehot_state_reg[0]/C
    SLICE_X28Y76         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.196     0.337    FSM_onehot_state_reg_n_0_[0]
    SLICE_X28Y76         FDCE                                         r  FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            FSM_onehot_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.515ns  (logic 0.186ns (36.119%)  route 0.329ns (63.881%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDPE                         0.000     0.000 r  FSM_onehot_state_reg[0]/C
    SLICE_X28Y76         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.199     0.340    FSM_onehot_state_reg_n_0_[0]
    SLICE_X28Y76         LUT5 (Prop_lut5_I1_O)        0.045     0.385 r  FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.130     0.515    FSM_onehot_state[3]_i_1_n_0
    SLICE_X28Y76         FDPE                                         r  FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            FSM_onehot_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.515ns  (logic 0.186ns (36.119%)  route 0.329ns (63.881%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDPE                         0.000     0.000 r  FSM_onehot_state_reg[0]/C
    SLICE_X28Y76         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.199     0.340    FSM_onehot_state_reg_n_0_[0]
    SLICE_X28Y76         LUT5 (Prop_lut5_I1_O)        0.045     0.385 r  FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.130     0.515    FSM_onehot_state[3]_i_1_n_0
    SLICE_X28Y76         FDCE                                         r  FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            FSM_onehot_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.515ns  (logic 0.186ns (36.119%)  route 0.329ns (63.881%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDPE                         0.000     0.000 r  FSM_onehot_state_reg[0]/C
    SLICE_X28Y76         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.199     0.340    FSM_onehot_state_reg_n_0_[0]
    SLICE_X28Y76         LUT5 (Prop_lut5_I1_O)        0.045     0.385 r  FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.130     0.515    FSM_onehot_state[3]_i_1_n_0
    SLICE_X28Y76         FDCE                                         r  FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            FSM_onehot_state_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.515ns  (logic 0.186ns (36.119%)  route 0.329ns (63.881%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDPE                         0.000     0.000 r  FSM_onehot_state_reg[0]/C
    SLICE_X28Y76         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.199     0.340    FSM_onehot_state_reg_n_0_[0]
    SLICE_X28Y76         LUT5 (Prop_lut5_I1_O)        0.045     0.385 r  FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.130     0.515    FSM_onehot_state[3]_i_1_n_0
    SLICE_X28Y76         FDCE                                         r  FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------





