LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;

--VGA 1280x1024
--------------------------------------------------------
ENTITY VGA_PRINTC IS
    PORT(   
			rst        : IN  STD_LOGIC;
			MCLK       : IN  STD_LOGIC_VECTOR(1 DOWNTO 0);
			Hsync      : OUT STD_LOGIC;
			Vsync 	  : OUT STD_LOGIC;
			R   	     : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
			G   		  : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
			B          : OUT STD_LOGIC_VECTOR(3 DOWNTO 0));
END ENTITY;
--------------------------------------------------------
ARCHITECTURE MAIN OF VGA_PRINTC IS

SIGNAL VGACLK,RESET: STD_LOGIC:=0;
--------------------------------------------------------
    COMPONENT PLL IS
        PORT (
            clk_in_clk  : IN  STD_LOGIC := 'X'; -- clk
            reset_reset : IN  STD_LOGIC := 'X'; -- reset
            clk_out_clk : OUT STD_LOGIC         -- clk
        );
    END COMPONENT PLL;
--------------------------------------------------------
COMPONENT VGA_SYNC IS
PORT(
	rst        : IN  STD_LOGIC;
	clk        : IN  STD_LOGIC;
	Hsync      : OUT STD_LOGIC;
	Vsync 	  : OUT STD_LOGIC;
	R   	     : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
	G   		  : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
	B          : OUT STD_LOGIC_VECTOR(3 DOWNTO 0)
	);
	END COMPONENT VGA_SYNC;
	BEGIN
	C1: VGA_SYNC PORT MAP (rst,clk,Hsync,Vsync,R,G,B);
	C2: PLL PORT MAP (MCLK(0),RESET,VGACLK)

	END ARCHITECTURE;