#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001bdec479f80 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001bdec6dfce0_0 .net "PC", 31 0, L_000001bdec766b10;  1 drivers
v000001bdec6df100_0 .net "cycles_consumed", 31 0, v000001bdec6e03c0_0;  1 drivers
v000001bdec6e05a0_0 .var "input_clk", 0 0;
v000001bdec6e0320_0 .var "rst", 0 0;
S_000001bdec4896a0 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001bdec479f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001bdec620190 .functor NOR 1, v000001bdec6e05a0_0, v000001bdec6cde10_0, C4<0>, C4<0>;
L_000001bdec6205f0 .functor AND 1, v000001bdec6b33f0_0, v000001bdec6b3530_0, C4<1>, C4<1>;
L_000001bdec620040 .functor AND 1, L_000001bdec6205f0, L_000001bdec6dfd80, C4<1>, C4<1>;
L_000001bdec6213f0 .functor AND 1, v000001bdec6a46d0_0, v000001bdec6a39b0_0, C4<1>, C4<1>;
L_000001bdec61f8d0 .functor AND 1, L_000001bdec6213f0, L_000001bdec6e0640, C4<1>, C4<1>;
L_000001bdec620120 .functor AND 1, v000001bdec6cdc30_0, v000001bdec6ce8b0_0, C4<1>, C4<1>;
L_000001bdec61fc50 .functor AND 1, L_000001bdec620120, L_000001bdec6dfec0, C4<1>, C4<1>;
L_000001bdec620200 .functor AND 1, v000001bdec6b33f0_0, v000001bdec6b3530_0, C4<1>, C4<1>;
L_000001bdec620f90 .functor AND 1, L_000001bdec620200, L_000001bdec6e0000, C4<1>, C4<1>;
L_000001bdec620270 .functor AND 1, v000001bdec6a46d0_0, v000001bdec6a39b0_0, C4<1>, C4<1>;
L_000001bdec620350 .functor AND 1, L_000001bdec620270, L_000001bdec6e0140, C4<1>, C4<1>;
L_000001bdec6203c0 .functor AND 1, v000001bdec6cdc30_0, v000001bdec6ce8b0_0, C4<1>, C4<1>;
L_000001bdec620430 .functor AND 1, L_000001bdec6203c0, L_000001bdec6e01e0, C4<1>, C4<1>;
L_000001bdec6e4540 .functor NOT 1, L_000001bdec620190, C4<0>, C4<0>, C4<0>;
L_000001bdec6e4770 .functor NOT 1, L_000001bdec620190, C4<0>, C4<0>, C4<0>;
L_000001bdec74a0b0 .functor NOT 1, L_000001bdec620190, C4<0>, C4<0>, C4<0>;
L_000001bdec74bd20 .functor NOT 1, L_000001bdec620190, C4<0>, C4<0>, C4<0>;
L_000001bdec74bd90 .functor NOT 1, L_000001bdec620190, C4<0>, C4<0>, C4<0>;
L_000001bdec766b10 .functor BUFZ 32, v000001bdec6cb610_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bdec6ced10_0 .net "EX1_ALU_OPER1", 31 0, L_000001bdec6e6220;  1 drivers
v000001bdec6cf850_0 .net "EX1_ALU_OPER2", 31 0, L_000001bdec74b690;  1 drivers
v000001bdec6d0430_0 .net "EX1_PC", 31 0, v000001bdec6b21d0_0;  1 drivers
v000001bdec6d04d0_0 .net "EX1_PFC", 31 0, v000001bdec6b1730_0;  1 drivers
v000001bdec6cfd50_0 .net "EX1_PFC_to_IF", 31 0, L_000001bdec6dd9e0;  1 drivers
v000001bdec6cf7b0_0 .net "EX1_forward_to_B", 31 0, v000001bdec6b2a90_0;  1 drivers
v000001bdec6d0610_0 .net "EX1_is_beq", 0 0, v000001bdec6b2d10_0;  1 drivers
v000001bdec6d06b0_0 .net "EX1_is_bne", 0 0, v000001bdec6b2810_0;  1 drivers
v000001bdec6d0750_0 .net "EX1_is_jal", 0 0, v000001bdec6b1c30_0;  1 drivers
v000001bdec6cf170_0 .net "EX1_is_jr", 0 0, v000001bdec6b1550_0;  1 drivers
v000001bdec6cf490_0 .net "EX1_is_oper2_immed", 0 0, v000001bdec6b1910_0;  1 drivers
v000001bdec6cf5d0_0 .net "EX1_memread", 0 0, v000001bdec6b2090_0;  1 drivers
v000001bdec6cedb0_0 .net "EX1_memwrite", 0 0, v000001bdec6b0c90_0;  1 drivers
v000001bdec6d07f0_0 .net "EX1_opcode", 11 0, v000001bdec6b0830_0;  1 drivers
v000001bdec6d0890_0 .net "EX1_predicted", 0 0, v000001bdec6b2590_0;  1 drivers
v000001bdec6d0930_0 .net "EX1_rd_ind", 4 0, v000001bdec6b24f0_0;  1 drivers
v000001bdec6cfad0_0 .net "EX1_rd_indzero", 0 0, v000001bdec6b28b0_0;  1 drivers
v000001bdec6d0b10_0 .net "EX1_regwrite", 0 0, v000001bdec6b0f10_0;  1 drivers
v000001bdec6d09d0_0 .net "EX1_rs1", 31 0, v000001bdec6b1870_0;  1 drivers
v000001bdec6cfdf0_0 .net "EX1_rs1_ind", 4 0, v000001bdec6b0b50_0;  1 drivers
v000001bdec6cea90_0 .net "EX1_rs2", 31 0, v000001bdec6b1af0_0;  1 drivers
v000001bdec6cf8f0_0 .net "EX1_rs2_ind", 4 0, v000001bdec6b2b30_0;  1 drivers
v000001bdec6cf210_0 .net "EX1_rs2_out", 31 0, L_000001bdec74b5b0;  1 drivers
v000001bdec6cfe90_0 .net "EX2_ALU_OPER1", 31 0, v000001bdec6b4390_0;  1 drivers
v000001bdec6cf670_0 .net "EX2_ALU_OPER2", 31 0, v000001bdec6b3710_0;  1 drivers
v000001bdec6cee50_0 .net "EX2_ALU_OUT", 31 0, L_000001bdec6dc360;  1 drivers
v000001bdec6ceef0_0 .net "EX2_PC", 31 0, v000001bdec6b3e90_0;  1 drivers
v000001bdec6d0250_0 .net "EX2_PFC_to_IF", 31 0, v000001bdec6b3f30_0;  1 drivers
v000001bdec6cf710_0 .net "EX2_forward_to_B", 31 0, v000001bdec6b3fd0_0;  1 drivers
v000001bdec6cf990_0 .net "EX2_is_beq", 0 0, v000001bdec6b32b0_0;  1 drivers
v000001bdec6cfa30_0 .net "EX2_is_bne", 0 0, v000001bdec6b3cb0_0;  1 drivers
v000001bdec6d0cf0_0 .net "EX2_is_jal", 0 0, v000001bdec6b4610_0;  1 drivers
v000001bdec6cfb70_0 .net "EX2_is_jr", 0 0, v000001bdec6b4430_0;  1 drivers
v000001bdec6cef90_0 .net "EX2_is_oper2_immed", 0 0, v000001bdec6b4110_0;  1 drivers
v000001bdec6cf030_0 .net "EX2_memread", 0 0, v000001bdec6b3350_0;  1 drivers
v000001bdec6d0a70_0 .net "EX2_memwrite", 0 0, v000001bdec6b38f0_0;  1 drivers
v000001bdec6d0bb0_0 .net "EX2_opcode", 11 0, v000001bdec6b44d0_0;  1 drivers
v000001bdec6d0c50_0 .net "EX2_predicted", 0 0, v000001bdec6b41b0_0;  1 drivers
v000001bdec6cfcb0_0 .net "EX2_rd_ind", 4 0, v000001bdec6b3030_0;  1 drivers
v000001bdec6d0d90_0 .net "EX2_rd_indzero", 0 0, v000001bdec6b3530_0;  1 drivers
v000001bdec6d0e30_0 .net "EX2_regwrite", 0 0, v000001bdec6b33f0_0;  1 drivers
v000001bdec6ce9f0_0 .net "EX2_rs1", 31 0, v000001bdec6b3670_0;  1 drivers
v000001bdec6d0ed0_0 .net "EX2_rs1_ind", 4 0, v000001bdec6b3a30_0;  1 drivers
v000001bdec6cfc10_0 .net "EX2_rs2_ind", 4 0, v000001bdec6b3850_0;  1 drivers
v000001bdec6cebd0_0 .net "EX2_rs2_out", 31 0, v000001bdec6b3990_0;  1 drivers
v000001bdec6cff30_0 .net "ID_INST", 31 0, v000001bdec6b93a0_0;  1 drivers
v000001bdec6d0f70_0 .net "ID_PC", 31 0, v000001bdec6b9760_0;  1 drivers
v000001bdec6cffd0_0 .net "ID_PFC_to_EX", 31 0, L_000001bdec6e3200;  1 drivers
v000001bdec6d0070_0 .net "ID_PFC_to_IF", 31 0, L_000001bdec6e3520;  1 drivers
v000001bdec6d0110_0 .net "ID_forward_to_B", 31 0, L_000001bdec6e1ea0;  1 drivers
v000001bdec6d01b0_0 .net "ID_is_beq", 0 0, L_000001bdec6e1360;  1 drivers
v000001bdec6d02f0_0 .net "ID_is_bne", 0 0, L_000001bdec6e3340;  1 drivers
v000001bdec6d0390_0 .net "ID_is_j", 0 0, L_000001bdec6e3ac0;  1 drivers
v000001bdec6d1010_0 .net "ID_is_jal", 0 0, L_000001bdec6e3d40;  1 drivers
v000001bdec6cf2b0_0 .net "ID_is_jr", 0 0, L_000001bdec6e3660;  1 drivers
v000001bdec6d10b0_0 .net "ID_is_oper2_immed", 0 0, L_000001bdec6e5730;  1 drivers
v000001bdec6cf0d0_0 .net "ID_memread", 0 0, L_000001bdec6e3980;  1 drivers
v000001bdec6ce950_0 .net "ID_memwrite", 0 0, L_000001bdec6e37a0;  1 drivers
v000001bdec6ceb30_0 .net "ID_opcode", 11 0, v000001bdec6ca7b0_0;  1 drivers
v000001bdec6cec70_0 .net "ID_predicted", 0 0, v000001bdec6bc0a0_0;  1 drivers
v000001bdec6d15b0_0 .net "ID_rd_ind", 4 0, v000001bdec6c9e50_0;  1 drivers
v000001bdec6d1150_0 .net "ID_regwrite", 0 0, L_000001bdec6e3700;  1 drivers
v000001bdec6d1470_0 .net "ID_rs1", 31 0, v000001bdec6b57a0_0;  1 drivers
v000001bdec6d1650_0 .net "ID_rs1_ind", 4 0, v000001bdec6cb930_0;  1 drivers
v000001bdec6d11f0_0 .net "ID_rs2", 31 0, v000001bdec6b5840_0;  1 drivers
v000001bdec6d16f0_0 .net "ID_rs2_ind", 4 0, v000001bdec6cba70_0;  1 drivers
v000001bdec6d13d0_0 .net "IF_INST", 31 0, L_000001bdec6e4e00;  1 drivers
v000001bdec6d1290_0 .net "IF_pc", 31 0, v000001bdec6cb610_0;  1 drivers
v000001bdec6d1330_0 .net "MEM_ALU_OUT", 31 0, v000001bdec6a4b30_0;  1 drivers
v000001bdec6d1510_0 .net "MEM_Data_mem_out", 31 0, v000001bdec6ce6d0_0;  1 drivers
v000001bdec6d1830_0 .net "MEM_memread", 0 0, v000001bdec6a4c70_0;  1 drivers
v000001bdec6d1790_0 .net "MEM_memwrite", 0 0, v000001bdec6a4950_0;  1 drivers
v000001bdec6e0820_0 .net "MEM_opcode", 11 0, v000001bdec6a3870_0;  1 drivers
v000001bdec6e0dc0_0 .net "MEM_rd_ind", 4 0, v000001bdec6a4d10_0;  1 drivers
v000001bdec6e0c80_0 .net "MEM_rd_indzero", 0 0, v000001bdec6a39b0_0;  1 drivers
v000001bdec6deac0_0 .net "MEM_regwrite", 0 0, v000001bdec6a46d0_0;  1 drivers
v000001bdec6deb60_0 .net "MEM_rs2", 31 0, v000001bdec6a4310_0;  1 drivers
v000001bdec6e0960_0 .net "PC", 31 0, L_000001bdec766b10;  alias, 1 drivers
v000001bdec6e0a00_0 .net "STALL_ID1_FLUSH", 0 0, v000001bdec6bb4c0_0;  1 drivers
v000001bdec6e08c0_0 .net "STALL_ID2_FLUSH", 0 0, v000001bdec6bbec0_0;  1 drivers
v000001bdec6dee80_0 .net "STALL_IF_FLUSH", 0 0, v000001bdec6bcd20_0;  1 drivers
v000001bdec6df560_0 .net "WB_ALU_OUT", 31 0, v000001bdec6ce450_0;  1 drivers
v000001bdec6e06e0_0 .net "WB_Data_mem_out", 31 0, v000001bdec6cda50_0;  1 drivers
v000001bdec6e0aa0_0 .net "WB_memread", 0 0, v000001bdec6cdb90_0;  1 drivers
v000001bdec6df9c0_0 .net "WB_rd_ind", 4 0, v000001bdec6ce4f0_0;  1 drivers
v000001bdec6e0780_0 .net "WB_rd_indzero", 0 0, v000001bdec6ce8b0_0;  1 drivers
v000001bdec6df420_0 .net "WB_regwrite", 0 0, v000001bdec6cdc30_0;  1 drivers
v000001bdec6dfe20_0 .net "Wrong_prediction", 0 0, L_000001bdec74be70;  1 drivers
v000001bdec6e0b40_0 .net *"_ivl_1", 0 0, L_000001bdec6205f0;  1 drivers
v000001bdec6e0460_0 .net *"_ivl_13", 0 0, L_000001bdec620120;  1 drivers
v000001bdec6e0500_0 .net *"_ivl_14", 0 0, L_000001bdec6dfec0;  1 drivers
v000001bdec6defc0_0 .net *"_ivl_19", 0 0, L_000001bdec620200;  1 drivers
v000001bdec6df4c0_0 .net *"_ivl_2", 0 0, L_000001bdec6dfd80;  1 drivers
v000001bdec6dfba0_0 .net *"_ivl_20", 0 0, L_000001bdec6e0000;  1 drivers
v000001bdec6de700_0 .net *"_ivl_25", 0 0, L_000001bdec620270;  1 drivers
v000001bdec6de7a0_0 .net *"_ivl_26", 0 0, L_000001bdec6e0140;  1 drivers
v000001bdec6df600_0 .net *"_ivl_31", 0 0, L_000001bdec6203c0;  1 drivers
v000001bdec6e0be0_0 .net *"_ivl_32", 0 0, L_000001bdec6e01e0;  1 drivers
v000001bdec6df920_0 .net *"_ivl_40", 31 0, L_000001bdec6e3de0;  1 drivers
L_000001bdec700c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bdec6df6a0_0 .net *"_ivl_43", 26 0, L_000001bdec700c58;  1 drivers
L_000001bdec700ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bdec6deca0_0 .net/2u *"_ivl_44", 31 0, L_000001bdec700ca0;  1 drivers
v000001bdec6df740_0 .net *"_ivl_52", 31 0, L_000001bdec74f4d0;  1 drivers
L_000001bdec700d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bdec6df7e0_0 .net *"_ivl_55", 26 0, L_000001bdec700d30;  1 drivers
L_000001bdec700d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bdec6dec00_0 .net/2u *"_ivl_56", 31 0, L_000001bdec700d78;  1 drivers
v000001bdec6ded40_0 .net *"_ivl_7", 0 0, L_000001bdec6213f0;  1 drivers
v000001bdec6dfa60_0 .net *"_ivl_8", 0 0, L_000001bdec6e0640;  1 drivers
v000001bdec6e0d20_0 .net "alu_selA", 1 0, L_000001bdec6dff60;  1 drivers
v000001bdec6df1a0_0 .net "alu_selB", 1 0, L_000001bdec6e1cc0;  1 drivers
v000001bdec6df2e0_0 .net "clk", 0 0, L_000001bdec620190;  1 drivers
v000001bdec6e03c0_0 .var "cycles_consumed", 31 0;
v000001bdec6dfc40_0 .net "exhaz", 0 0, L_000001bdec61f8d0;  1 drivers
v000001bdec6df240_0 .net "exhaz2", 0 0, L_000001bdec620350;  1 drivers
v000001bdec6de840_0 .net "hlt", 0 0, v000001bdec6cde10_0;  1 drivers
v000001bdec6e00a0_0 .net "idhaz", 0 0, L_000001bdec620040;  1 drivers
v000001bdec6dede0_0 .net "idhaz2", 0 0, L_000001bdec620f90;  1 drivers
v000001bdec6def20_0 .net "if_id_write", 0 0, v000001bdec6bd040_0;  1 drivers
v000001bdec6de8e0_0 .net "input_clk", 0 0, v000001bdec6e05a0_0;  1 drivers
v000001bdec6df880_0 .net "is_branch_and_taken", 0 0, L_000001bdec6e4460;  1 drivers
v000001bdec6e0e60_0 .net "memhaz", 0 0, L_000001bdec61fc50;  1 drivers
v000001bdec6de980_0 .net "memhaz2", 0 0, L_000001bdec620430;  1 drivers
v000001bdec6e0280_0 .net "pc_src", 2 0, L_000001bdec6e1180;  1 drivers
v000001bdec6dfb00_0 .net "pc_write", 0 0, v000001bdec6bd0e0_0;  1 drivers
v000001bdec6dea20_0 .net "rst", 0 0, v000001bdec6e0320_0;  1 drivers
v000001bdec6df380_0 .net "store_rs2_forward", 1 0, L_000001bdec6e35c0;  1 drivers
v000001bdec6df060_0 .net "wdata_to_reg_file", 31 0, L_000001bdec767b40;  1 drivers
E_000001bdec628e00/0 .event negedge, v000001bdec6bad40_0;
E_000001bdec628e00/1 .event posedge, v000001bdec6a49f0_0;
E_000001bdec628e00 .event/or E_000001bdec628e00/0, E_000001bdec628e00/1;
L_000001bdec6dfd80 .cmp/eq 5, v000001bdec6b3030_0, v000001bdec6b0b50_0;
L_000001bdec6e0640 .cmp/eq 5, v000001bdec6a4d10_0, v000001bdec6b0b50_0;
L_000001bdec6dfec0 .cmp/eq 5, v000001bdec6ce4f0_0, v000001bdec6b0b50_0;
L_000001bdec6e0000 .cmp/eq 5, v000001bdec6b3030_0, v000001bdec6b2b30_0;
L_000001bdec6e0140 .cmp/eq 5, v000001bdec6a4d10_0, v000001bdec6b2b30_0;
L_000001bdec6e01e0 .cmp/eq 5, v000001bdec6ce4f0_0, v000001bdec6b2b30_0;
L_000001bdec6e3de0 .concat [ 5 27 0 0], v000001bdec6c9e50_0, L_000001bdec700c58;
L_000001bdec6e38e0 .cmp/ne 32, L_000001bdec6e3de0, L_000001bdec700ca0;
L_000001bdec74f4d0 .concat [ 5 27 0 0], v000001bdec6b3030_0, L_000001bdec700d30;
L_000001bdec74e490 .cmp/ne 32, L_000001bdec74f4d0, L_000001bdec700d78;
S_000001bdec3fd800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001bdec4896a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001bdec620900 .functor NOT 1, L_000001bdec61f8d0, C4<0>, C4<0>, C4<0>;
L_000001bdec620580 .functor AND 1, L_000001bdec61fc50, L_000001bdec620900, C4<1>, C4<1>;
L_000001bdec61fcc0 .functor OR 1, L_000001bdec620040, L_000001bdec620580, C4<0>, C4<0>;
L_000001bdec61fd30 .functor OR 1, L_000001bdec620040, L_000001bdec61f8d0, C4<0>, C4<0>;
v000001bdec645c40_0 .net *"_ivl_12", 0 0, L_000001bdec61fd30;  1 drivers
v000001bdec646e60_0 .net *"_ivl_2", 0 0, L_000001bdec620900;  1 drivers
v000001bdec646aa0_0 .net *"_ivl_5", 0 0, L_000001bdec620580;  1 drivers
v000001bdec6465a0_0 .net *"_ivl_7", 0 0, L_000001bdec61fcc0;  1 drivers
v000001bdec646000_0 .net "alu_selA", 1 0, L_000001bdec6dff60;  alias, 1 drivers
v000001bdec646780_0 .net "exhaz", 0 0, L_000001bdec61f8d0;  alias, 1 drivers
v000001bdec646c80_0 .net "idhaz", 0 0, L_000001bdec620040;  alias, 1 drivers
v000001bdec647220_0 .net "memhaz", 0 0, L_000001bdec61fc50;  alias, 1 drivers
L_000001bdec6dff60 .concat8 [ 1 1 0 0], L_000001bdec61fcc0, L_000001bdec61fd30;
S_000001bdec3fd990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001bdec4896a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001bdec621000 .functor NOT 1, L_000001bdec620350, C4<0>, C4<0>, C4<0>;
L_000001bdec6206d0 .functor AND 1, L_000001bdec620430, L_000001bdec621000, C4<1>, C4<1>;
L_000001bdec61f9b0 .functor OR 1, L_000001bdec620f90, L_000001bdec6206d0, C4<0>, C4<0>;
L_000001bdec620970 .functor NOT 1, v000001bdec6b1910_0, C4<0>, C4<0>, C4<0>;
L_000001bdec6209e0 .functor AND 1, L_000001bdec61f9b0, L_000001bdec620970, C4<1>, C4<1>;
L_000001bdec620a50 .functor OR 1, L_000001bdec620f90, L_000001bdec620350, C4<0>, C4<0>;
L_000001bdec620ac0 .functor NOT 1, v000001bdec6b1910_0, C4<0>, C4<0>, C4<0>;
L_000001bdec620ba0 .functor AND 1, L_000001bdec620a50, L_000001bdec620ac0, C4<1>, C4<1>;
v000001bdec646460_0 .net "EX1_is_oper2_immed", 0 0, v000001bdec6b1910_0;  alias, 1 drivers
v000001bdec646640_0 .net *"_ivl_11", 0 0, L_000001bdec6209e0;  1 drivers
v000001bdec6470e0_0 .net *"_ivl_16", 0 0, L_000001bdec620a50;  1 drivers
v000001bdec6461e0_0 .net *"_ivl_17", 0 0, L_000001bdec620ac0;  1 drivers
v000001bdec645ce0_0 .net *"_ivl_2", 0 0, L_000001bdec621000;  1 drivers
v000001bdec646f00_0 .net *"_ivl_20", 0 0, L_000001bdec620ba0;  1 drivers
v000001bdec646820_0 .net *"_ivl_5", 0 0, L_000001bdec6206d0;  1 drivers
v000001bdec646fa0_0 .net *"_ivl_7", 0 0, L_000001bdec61f9b0;  1 drivers
v000001bdec6475e0_0 .net *"_ivl_8", 0 0, L_000001bdec620970;  1 drivers
v000001bdec647040_0 .net "alu_selB", 1 0, L_000001bdec6e1cc0;  alias, 1 drivers
v000001bdec645ec0_0 .net "exhaz", 0 0, L_000001bdec620350;  alias, 1 drivers
v000001bdec646320_0 .net "idhaz", 0 0, L_000001bdec620f90;  alias, 1 drivers
v000001bdec6466e0_0 .net "memhaz", 0 0, L_000001bdec620430;  alias, 1 drivers
L_000001bdec6e1cc0 .concat8 [ 1 1 0 0], L_000001bdec6209e0, L_000001bdec620ba0;
S_000001bdec3f69c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001bdec4896a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001bdec61fb70 .functor NOT 1, L_000001bdec620350, C4<0>, C4<0>, C4<0>;
L_000001bdec620c10 .functor AND 1, L_000001bdec620430, L_000001bdec61fb70, C4<1>, C4<1>;
L_000001bdec61fbe0 .functor OR 1, L_000001bdec620f90, L_000001bdec620c10, C4<0>, C4<0>;
L_000001bdec621070 .functor OR 1, L_000001bdec620f90, L_000001bdec620350, C4<0>, C4<0>;
v000001bdec645d80_0 .net *"_ivl_12", 0 0, L_000001bdec621070;  1 drivers
v000001bdec645e20_0 .net *"_ivl_2", 0 0, L_000001bdec61fb70;  1 drivers
v000001bdec646140_0 .net *"_ivl_5", 0 0, L_000001bdec620c10;  1 drivers
v000001bdec646a00_0 .net *"_ivl_7", 0 0, L_000001bdec61fbe0;  1 drivers
v000001bdec646280_0 .net "exhaz", 0 0, L_000001bdec620350;  alias, 1 drivers
v000001bdec6463c0_0 .net "idhaz", 0 0, L_000001bdec620f90;  alias, 1 drivers
v000001bdec5c64e0_0 .net "memhaz", 0 0, L_000001bdec620430;  alias, 1 drivers
v000001bdec5c4fa0_0 .net "store_rs2_forward", 1 0, L_000001bdec6e35c0;  alias, 1 drivers
L_000001bdec6e35c0 .concat8 [ 1 1 0 0], L_000001bdec61fbe0, L_000001bdec621070;
S_000001bdec3f6b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_000001bdec4896a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001bdec5c5360_0 .net "EX_ALU_OUT", 31 0, L_000001bdec6dc360;  alias, 1 drivers
v000001bdec5c6940_0 .net "EX_memread", 0 0, v000001bdec6b3350_0;  alias, 1 drivers
v000001bdec5ac8d0_0 .net "EX_memwrite", 0 0, v000001bdec6b38f0_0;  alias, 1 drivers
v000001bdec5aca10_0 .net "EX_opcode", 11 0, v000001bdec6b44d0_0;  alias, 1 drivers
v000001bdec6a4a90_0 .net "EX_rd_ind", 4 0, v000001bdec6b3030_0;  alias, 1 drivers
v000001bdec6a3910_0 .net "EX_rd_indzero", 0 0, L_000001bdec74e490;  1 drivers
v000001bdec6a3f50_0 .net "EX_regwrite", 0 0, v000001bdec6b33f0_0;  alias, 1 drivers
v000001bdec6a4810_0 .net "EX_rs2_out", 31 0, v000001bdec6b3990_0;  alias, 1 drivers
v000001bdec6a4b30_0 .var "MEM_ALU_OUT", 31 0;
v000001bdec6a4c70_0 .var "MEM_memread", 0 0;
v000001bdec6a4950_0 .var "MEM_memwrite", 0 0;
v000001bdec6a3870_0 .var "MEM_opcode", 11 0;
v000001bdec6a4d10_0 .var "MEM_rd_ind", 4 0;
v000001bdec6a39b0_0 .var "MEM_rd_indzero", 0 0;
v000001bdec6a46d0_0 .var "MEM_regwrite", 0 0;
v000001bdec6a4310_0 .var "MEM_rs2", 31 0;
v000001bdec6a3a50_0 .net "clk", 0 0, L_000001bdec74bd20;  1 drivers
v000001bdec6a49f0_0 .net "rst", 0 0, v000001bdec6e0320_0;  alias, 1 drivers
E_000001bdec628ec0 .event posedge, v000001bdec6a49f0_0, v000001bdec6a3a50_0;
S_000001bdec469ad0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001bdec4896a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001bdec451470 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bdec4514a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bdec4514e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bdec451518 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bdec451550 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bdec451588 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bdec4515c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bdec4515f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bdec451630 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bdec451668 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bdec4516a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bdec4516d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bdec451710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bdec451748 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bdec451780 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bdec4517b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bdec4517f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bdec451828 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bdec451860 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bdec451898 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bdec4518d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bdec451908 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bdec451940 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bdec451978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bdec4519b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001bdec74ae40 .functor XOR 1, L_000001bdec74add0, v000001bdec6b41b0_0, C4<0>, C4<0>;
L_000001bdec74bcb0 .functor NOT 1, L_000001bdec74ae40, C4<0>, C4<0>, C4<0>;
L_000001bdec74bbd0 .functor OR 1, v000001bdec6e0320_0, L_000001bdec74bcb0, C4<0>, C4<0>;
L_000001bdec74be70 .functor NOT 1, L_000001bdec74bbd0, C4<0>, C4<0>, C4<0>;
v000001bdec6a6f20_0 .net "ALU_OP", 3 0, v000001bdec6a51c0_0;  1 drivers
v000001bdec6a5f80_0 .net "BranchDecision", 0 0, L_000001bdec74add0;  1 drivers
v000001bdec6a5300_0 .net "CF", 0 0, v000001bdec6a71a0_0;  1 drivers
v000001bdec6a68e0_0 .net "EX_opcode", 11 0, v000001bdec6b44d0_0;  alias, 1 drivers
v000001bdec6a6a20_0 .net "Wrong_prediction", 0 0, L_000001bdec74be70;  alias, 1 drivers
v000001bdec6a7240_0 .net "ZF", 0 0, L_000001bdec74a190;  1 drivers
L_000001bdec700ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001bdec6a67a0_0 .net/2u *"_ivl_0", 31 0, L_000001bdec700ce8;  1 drivers
v000001bdec6a5c60_0 .net *"_ivl_11", 0 0, L_000001bdec74bbd0;  1 drivers
v000001bdec6a6ac0_0 .net *"_ivl_2", 31 0, L_000001bdec6dc680;  1 drivers
v000001bdec6a5800_0 .net *"_ivl_6", 0 0, L_000001bdec74ae40;  1 drivers
v000001bdec6a7600_0 .net *"_ivl_8", 0 0, L_000001bdec74bcb0;  1 drivers
v000001bdec6a76a0_0 .net "alu_out", 31 0, L_000001bdec6dc360;  alias, 1 drivers
v000001bdec6a6b60_0 .net "alu_outw", 31 0, v000001bdec6a6700_0;  1 drivers
v000001bdec6a53a0_0 .net "is_beq", 0 0, v000001bdec6b32b0_0;  alias, 1 drivers
v000001bdec6a6020_0 .net "is_bne", 0 0, v000001bdec6b3cb0_0;  alias, 1 drivers
v000001bdec6a60c0_0 .net "is_jal", 0 0, v000001bdec6b4610_0;  alias, 1 drivers
v000001bdec6a5a80_0 .net "oper1", 31 0, v000001bdec6b4390_0;  alias, 1 drivers
v000001bdec6a6c00_0 .net "oper2", 31 0, v000001bdec6b3710_0;  alias, 1 drivers
v000001bdec6a54e0_0 .net "pc", 31 0, v000001bdec6b3e90_0;  alias, 1 drivers
v000001bdec6a5da0_0 .net "predicted", 0 0, v000001bdec6b41b0_0;  alias, 1 drivers
v000001bdec6a5b20_0 .net "rst", 0 0, v000001bdec6e0320_0;  alias, 1 drivers
L_000001bdec6dc680 .arith/sum 32, v000001bdec6b3e90_0, L_000001bdec700ce8;
L_000001bdec6dc360 .functor MUXZ 32, v000001bdec6a6700_0, L_000001bdec6dc680, v000001bdec6b4610_0, C4<>;
S_000001bdec469c60 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001bdec469ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001bdec74a900 .functor AND 1, v000001bdec6b32b0_0, L_000001bdec74a040, C4<1>, C4<1>;
L_000001bdec74ac80 .functor NOT 1, L_000001bdec74a040, C4<0>, C4<0>, C4<0>;
L_000001bdec74acf0 .functor AND 1, v000001bdec6b3cb0_0, L_000001bdec74ac80, C4<1>, C4<1>;
L_000001bdec74add0 .functor OR 1, L_000001bdec74a900, L_000001bdec74acf0, C4<0>, C4<0>;
v000001bdec6a5440_0 .net "BranchDecision", 0 0, L_000001bdec74add0;  alias, 1 drivers
v000001bdec6a74c0_0 .net *"_ivl_2", 0 0, L_000001bdec74ac80;  1 drivers
v000001bdec6a6980_0 .net "is_beq", 0 0, v000001bdec6b32b0_0;  alias, 1 drivers
v000001bdec6a5120_0 .net "is_beq_taken", 0 0, L_000001bdec74a900;  1 drivers
v000001bdec6a5ee0_0 .net "is_bne", 0 0, v000001bdec6b3cb0_0;  alias, 1 drivers
v000001bdec6a6d40_0 .net "is_bne_taken", 0 0, L_000001bdec74acf0;  1 drivers
v000001bdec6a58a0_0 .net "is_eq", 0 0, L_000001bdec74a040;  1 drivers
v000001bdec6a6660_0 .net "oper1", 31 0, v000001bdec6b4390_0;  alias, 1 drivers
v000001bdec6a6200_0 .net "oper2", 31 0, v000001bdec6b3710_0;  alias, 1 drivers
S_000001bdec4b3170 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001bdec469c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001bdec74b0e0 .functor XOR 1, L_000001bdec6dda80, L_000001bdec6ddc60, C4<0>, C4<0>;
L_000001bdec74b1c0 .functor XOR 1, L_000001bdec6dc4a0, L_000001bdec6dc540, C4<0>, C4<0>;
L_000001bdec74b8c0 .functor XOR 1, L_000001bdec6ddd00, L_000001bdec6dde40, C4<0>, C4<0>;
L_000001bdec74b930 .functor XOR 1, L_000001bdec6ddee0, L_000001bdec6dc720, C4<0>, C4<0>;
L_000001bdec74af20 .functor XOR 1, L_000001bdec6ddf80, L_000001bdec6dc7c0, C4<0>, C4<0>;
L_000001bdec74aac0 .functor XOR 1, L_000001bdec6dc860, L_000001bdec6dc9a0, C4<0>, C4<0>;
L_000001bdec74a3c0 .functor XOR 1, L_000001bdec7538f0, L_000001bdec754b10, C4<0>, C4<0>;
L_000001bdec74a580 .functor XOR 1, L_000001bdec752f90, L_000001bdec7544d0, C4<0>, C4<0>;
L_000001bdec74b9a0 .functor XOR 1, L_000001bdec753b70, L_000001bdec754890, C4<0>, C4<0>;
L_000001bdec74aeb0 .functor XOR 1, L_000001bdec754390, L_000001bdec753850, C4<0>, C4<0>;
L_000001bdec74ba10 .functor XOR 1, L_000001bdec754570, L_000001bdec755510, C4<0>, C4<0>;
L_000001bdec74ba80 .functor XOR 1, L_000001bdec754ed0, L_000001bdec754930, C4<0>, C4<0>;
L_000001bdec74b230 .functor XOR 1, L_000001bdec754bb0, L_000001bdec754430, C4<0>, C4<0>;
L_000001bdec74a7b0 .functor XOR 1, L_000001bdec754c50, L_000001bdec754a70, C4<0>, C4<0>;
L_000001bdec74b3f0 .functor XOR 1, L_000001bdec753030, L_000001bdec754110, C4<0>, C4<0>;
L_000001bdec74a2e0 .functor XOR 1, L_000001bdec753c10, L_000001bdec754250, C4<0>, C4<0>;
L_000001bdec74baf0 .functor XOR 1, L_000001bdec753670, L_000001bdec7530d0, C4<0>, C4<0>;
L_000001bdec74a9e0 .functor XOR 1, L_000001bdec754f70, L_000001bdec753990, C4<0>, C4<0>;
L_000001bdec74a890 .functor XOR 1, L_000001bdec753170, L_000001bdec753df0, C4<0>, C4<0>;
L_000001bdec749f60 .functor XOR 1, L_000001bdec753cb0, L_000001bdec753530, C4<0>, C4<0>;
L_000001bdec749fd0 .functor XOR 1, L_000001bdec753a30, L_000001bdec754610, C4<0>, C4<0>;
L_000001bdec74a430 .functor XOR 1, L_000001bdec753ad0, L_000001bdec753d50, C4<0>, C4<0>;
L_000001bdec74b460 .functor XOR 1, L_000001bdec753e90, L_000001bdec753210, C4<0>, C4<0>;
L_000001bdec74b2a0 .functor XOR 1, L_000001bdec7549d0, L_000001bdec754cf0, C4<0>, C4<0>;
L_000001bdec74b070 .functor XOR 1, L_000001bdec753f30, L_000001bdec7546b0, C4<0>, C4<0>;
L_000001bdec74a4a0 .functor XOR 1, L_000001bdec754d90, L_000001bdec754e30, C4<0>, C4<0>;
L_000001bdec74b4d0 .functor XOR 1, L_000001bdec753fd0, L_000001bdec7541b0, C4<0>, C4<0>;
L_000001bdec74b310 .functor XOR 1, L_000001bdec754070, L_000001bdec755330, C4<0>, C4<0>;
L_000001bdec74b540 .functor XOR 1, L_000001bdec753710, L_000001bdec7532b0, C4<0>, C4<0>;
L_000001bdec74aba0 .functor XOR 1, L_000001bdec754750, L_000001bdec7542f0, C4<0>, C4<0>;
L_000001bdec74a510 .functor XOR 1, L_000001bdec755010, L_000001bdec7547f0, C4<0>, C4<0>;
L_000001bdec74a5f0 .functor XOR 1, L_000001bdec753350, L_000001bdec7537b0, C4<0>, C4<0>;
L_000001bdec74a040/0/0 .functor OR 1, L_000001bdec755150, L_000001bdec7553d0, L_000001bdec7551f0, L_000001bdec755290;
L_000001bdec74a040/0/4 .functor OR 1, L_000001bdec755470, L_000001bdec7555b0, L_000001bdec755650, L_000001bdec7556f0;
L_000001bdec74a040/0/8 .functor OR 1, L_000001bdec7533f0, L_000001bdec753490, L_000001bdec7535d0, L_000001bdec755830;
L_000001bdec74a040/0/12 .functor OR 1, L_000001bdec755a10, L_000001bdec755dd0, L_000001bdec7558d0, L_000001bdec755ab0;
L_000001bdec74a040/0/16 .functor OR 1, L_000001bdec755d30, L_000001bdec755970, L_000001bdec755b50, L_000001bdec755e70;
L_000001bdec74a040/0/20 .functor OR 1, L_000001bdec755790, L_000001bdec755bf0, L_000001bdec755c90, L_000001bdec74e3f0;
L_000001bdec74a040/0/24 .functor OR 1, L_000001bdec74e530, L_000001bdec74fbb0, L_000001bdec74f930, L_000001bdec74e990;
L_000001bdec74a040/0/28 .functor OR 1, L_000001bdec74eb70, L_000001bdec7500b0, L_000001bdec74e210, L_000001bdec74f6b0;
L_000001bdec74a040/1/0 .functor OR 1, L_000001bdec74a040/0/0, L_000001bdec74a040/0/4, L_000001bdec74a040/0/8, L_000001bdec74a040/0/12;
L_000001bdec74a040/1/4 .functor OR 1, L_000001bdec74a040/0/16, L_000001bdec74a040/0/20, L_000001bdec74a040/0/24, L_000001bdec74a040/0/28;
L_000001bdec74a040 .functor NOR 1, L_000001bdec74a040/1/0, L_000001bdec74a040/1/4, C4<0>, C4<0>;
v000001bdec6a4450_0 .net *"_ivl_0", 0 0, L_000001bdec74b0e0;  1 drivers
v000001bdec6a3d70_0 .net *"_ivl_101", 0 0, L_000001bdec7530d0;  1 drivers
v000001bdec6a4090_0 .net *"_ivl_102", 0 0, L_000001bdec74a9e0;  1 drivers
v000001bdec6a4db0_0 .net *"_ivl_105", 0 0, L_000001bdec754f70;  1 drivers
v000001bdec6a4bd0_0 .net *"_ivl_107", 0 0, L_000001bdec753990;  1 drivers
v000001bdec6a3af0_0 .net *"_ivl_108", 0 0, L_000001bdec74a890;  1 drivers
v000001bdec6a3730_0 .net *"_ivl_11", 0 0, L_000001bdec6dc540;  1 drivers
v000001bdec6a3e10_0 .net *"_ivl_111", 0 0, L_000001bdec753170;  1 drivers
v000001bdec6a44f0_0 .net *"_ivl_113", 0 0, L_000001bdec753df0;  1 drivers
v000001bdec6a41d0_0 .net *"_ivl_114", 0 0, L_000001bdec749f60;  1 drivers
v000001bdec6a3eb0_0 .net *"_ivl_117", 0 0, L_000001bdec753cb0;  1 drivers
v000001bdec6a37d0_0 .net *"_ivl_119", 0 0, L_000001bdec753530;  1 drivers
v000001bdec6a3b90_0 .net *"_ivl_12", 0 0, L_000001bdec74b8c0;  1 drivers
v000001bdec6a4130_0 .net *"_ivl_120", 0 0, L_000001bdec749fd0;  1 drivers
v000001bdec6a3ff0_0 .net *"_ivl_123", 0 0, L_000001bdec753a30;  1 drivers
v000001bdec6a3c30_0 .net *"_ivl_125", 0 0, L_000001bdec754610;  1 drivers
v000001bdec6a3cd0_0 .net *"_ivl_126", 0 0, L_000001bdec74a430;  1 drivers
v000001bdec6a4270_0 .net *"_ivl_129", 0 0, L_000001bdec753ad0;  1 drivers
v000001bdec6a43b0_0 .net *"_ivl_131", 0 0, L_000001bdec753d50;  1 drivers
v000001bdec6a4590_0 .net *"_ivl_132", 0 0, L_000001bdec74b460;  1 drivers
v000001bdec6a4630_0 .net *"_ivl_135", 0 0, L_000001bdec753e90;  1 drivers
v000001bdec6a4770_0 .net *"_ivl_137", 0 0, L_000001bdec753210;  1 drivers
v000001bdec6a2470_0 .net *"_ivl_138", 0 0, L_000001bdec74b2a0;  1 drivers
v000001bdec6a20b0_0 .net *"_ivl_141", 0 0, L_000001bdec7549d0;  1 drivers
v000001bdec6a2150_0 .net *"_ivl_143", 0 0, L_000001bdec754cf0;  1 drivers
v000001bdec6a1930_0 .net *"_ivl_144", 0 0, L_000001bdec74b070;  1 drivers
v000001bdec6a1250_0 .net *"_ivl_147", 0 0, L_000001bdec753f30;  1 drivers
v000001bdec6a25b0_0 .net *"_ivl_149", 0 0, L_000001bdec7546b0;  1 drivers
v000001bdec6a2b50_0 .net *"_ivl_15", 0 0, L_000001bdec6ddd00;  1 drivers
v000001bdec6a2330_0 .net *"_ivl_150", 0 0, L_000001bdec74a4a0;  1 drivers
v000001bdec6a12f0_0 .net *"_ivl_153", 0 0, L_000001bdec754d90;  1 drivers
v000001bdec6a1110_0 .net *"_ivl_155", 0 0, L_000001bdec754e30;  1 drivers
v000001bdec6a34b0_0 .net *"_ivl_156", 0 0, L_000001bdec74b4d0;  1 drivers
v000001bdec6a11b0_0 .net *"_ivl_159", 0 0, L_000001bdec753fd0;  1 drivers
v000001bdec6a1d90_0 .net *"_ivl_161", 0 0, L_000001bdec7541b0;  1 drivers
v000001bdec6a1a70_0 .net *"_ivl_162", 0 0, L_000001bdec74b310;  1 drivers
v000001bdec6a1e30_0 .net *"_ivl_165", 0 0, L_000001bdec754070;  1 drivers
v000001bdec6a2bf0_0 .net *"_ivl_167", 0 0, L_000001bdec755330;  1 drivers
v000001bdec6a2510_0 .net *"_ivl_168", 0 0, L_000001bdec74b540;  1 drivers
v000001bdec6a19d0_0 .net *"_ivl_17", 0 0, L_000001bdec6dde40;  1 drivers
v000001bdec6a1570_0 .net *"_ivl_171", 0 0, L_000001bdec753710;  1 drivers
v000001bdec6a2650_0 .net *"_ivl_173", 0 0, L_000001bdec7532b0;  1 drivers
v000001bdec6a28d0_0 .net *"_ivl_174", 0 0, L_000001bdec74aba0;  1 drivers
v000001bdec6a2f10_0 .net *"_ivl_177", 0 0, L_000001bdec754750;  1 drivers
v000001bdec6a21f0_0 .net *"_ivl_179", 0 0, L_000001bdec7542f0;  1 drivers
v000001bdec6a0fd0_0 .net *"_ivl_18", 0 0, L_000001bdec74b930;  1 drivers
v000001bdec6a0f30_0 .net *"_ivl_180", 0 0, L_000001bdec74a510;  1 drivers
v000001bdec6a1610_0 .net *"_ivl_183", 0 0, L_000001bdec755010;  1 drivers
v000001bdec6a23d0_0 .net *"_ivl_185", 0 0, L_000001bdec7547f0;  1 drivers
v000001bdec6a3410_0 .net *"_ivl_186", 0 0, L_000001bdec74a5f0;  1 drivers
v000001bdec6a26f0_0 .net *"_ivl_190", 0 0, L_000001bdec753350;  1 drivers
v000001bdec6a2fb0_0 .net *"_ivl_192", 0 0, L_000001bdec7537b0;  1 drivers
v000001bdec6a14d0_0 .net *"_ivl_194", 0 0, L_000001bdec755150;  1 drivers
v000001bdec6a2830_0 .net *"_ivl_196", 0 0, L_000001bdec7553d0;  1 drivers
v000001bdec6a1b10_0 .net *"_ivl_198", 0 0, L_000001bdec7551f0;  1 drivers
v000001bdec6a2970_0 .net *"_ivl_200", 0 0, L_000001bdec755290;  1 drivers
v000001bdec6a30f0_0 .net *"_ivl_202", 0 0, L_000001bdec755470;  1 drivers
v000001bdec6a2790_0 .net *"_ivl_204", 0 0, L_000001bdec7555b0;  1 drivers
v000001bdec6a3050_0 .net *"_ivl_206", 0 0, L_000001bdec755650;  1 drivers
v000001bdec6a2a10_0 .net *"_ivl_208", 0 0, L_000001bdec7556f0;  1 drivers
v000001bdec6a2290_0 .net *"_ivl_21", 0 0, L_000001bdec6ddee0;  1 drivers
v000001bdec6a2ab0_0 .net *"_ivl_210", 0 0, L_000001bdec7533f0;  1 drivers
v000001bdec6a1430_0 .net *"_ivl_212", 0 0, L_000001bdec753490;  1 drivers
v000001bdec6a2c90_0 .net *"_ivl_214", 0 0, L_000001bdec7535d0;  1 drivers
v000001bdec6a2d30_0 .net *"_ivl_216", 0 0, L_000001bdec755830;  1 drivers
v000001bdec6a3550_0 .net *"_ivl_218", 0 0, L_000001bdec755a10;  1 drivers
v000001bdec6a16b0_0 .net *"_ivl_220", 0 0, L_000001bdec755dd0;  1 drivers
v000001bdec6a1750_0 .net *"_ivl_222", 0 0, L_000001bdec7558d0;  1 drivers
v000001bdec6a35f0_0 .net *"_ivl_224", 0 0, L_000001bdec755ab0;  1 drivers
v000001bdec6a2dd0_0 .net *"_ivl_226", 0 0, L_000001bdec755d30;  1 drivers
v000001bdec6a3190_0 .net *"_ivl_228", 0 0, L_000001bdec755970;  1 drivers
v000001bdec6a1bb0_0 .net *"_ivl_23", 0 0, L_000001bdec6dc720;  1 drivers
v000001bdec6a2e70_0 .net *"_ivl_230", 0 0, L_000001bdec755b50;  1 drivers
v000001bdec6a3230_0 .net *"_ivl_232", 0 0, L_000001bdec755e70;  1 drivers
v000001bdec6a32d0_0 .net *"_ivl_234", 0 0, L_000001bdec755790;  1 drivers
v000001bdec6a17f0_0 .net *"_ivl_236", 0 0, L_000001bdec755bf0;  1 drivers
v000001bdec6a3690_0 .net *"_ivl_238", 0 0, L_000001bdec755c90;  1 drivers
v000001bdec6a3370_0 .net *"_ivl_24", 0 0, L_000001bdec74af20;  1 drivers
v000001bdec6a1f70_0 .net *"_ivl_240", 0 0, L_000001bdec74e3f0;  1 drivers
v000001bdec6a1ed0_0 .net *"_ivl_242", 0 0, L_000001bdec74e530;  1 drivers
v000001bdec6a1070_0 .net *"_ivl_244", 0 0, L_000001bdec74fbb0;  1 drivers
v000001bdec6a1c50_0 .net *"_ivl_246", 0 0, L_000001bdec74f930;  1 drivers
v000001bdec6a1390_0 .net *"_ivl_248", 0 0, L_000001bdec74e990;  1 drivers
v000001bdec6a2010_0 .net *"_ivl_250", 0 0, L_000001bdec74eb70;  1 drivers
v000001bdec6a1890_0 .net *"_ivl_252", 0 0, L_000001bdec7500b0;  1 drivers
v000001bdec6a1cf0_0 .net *"_ivl_254", 0 0, L_000001bdec74e210;  1 drivers
v000001bdec5c5d60_0 .net *"_ivl_256", 0 0, L_000001bdec74f6b0;  1 drivers
v000001bdec6a8820_0 .net *"_ivl_27", 0 0, L_000001bdec6ddf80;  1 drivers
v000001bdec6a8d20_0 .net *"_ivl_29", 0 0, L_000001bdec6dc7c0;  1 drivers
v000001bdec6a7920_0 .net *"_ivl_3", 0 0, L_000001bdec6dda80;  1 drivers
v000001bdec6a80a0_0 .net *"_ivl_30", 0 0, L_000001bdec74aac0;  1 drivers
v000001bdec6a7f60_0 .net *"_ivl_33", 0 0, L_000001bdec6dc860;  1 drivers
v000001bdec6a8960_0 .net *"_ivl_35", 0 0, L_000001bdec6dc9a0;  1 drivers
v000001bdec6a8aa0_0 .net *"_ivl_36", 0 0, L_000001bdec74a3c0;  1 drivers
v000001bdec6a8dc0_0 .net *"_ivl_39", 0 0, L_000001bdec7538f0;  1 drivers
v000001bdec6a7ec0_0 .net *"_ivl_41", 0 0, L_000001bdec754b10;  1 drivers
v000001bdec6a83c0_0 .net *"_ivl_42", 0 0, L_000001bdec74a580;  1 drivers
v000001bdec6a7ce0_0 .net *"_ivl_45", 0 0, L_000001bdec752f90;  1 drivers
v000001bdec6a7b00_0 .net *"_ivl_47", 0 0, L_000001bdec7544d0;  1 drivers
v000001bdec6a8460_0 .net *"_ivl_48", 0 0, L_000001bdec74b9a0;  1 drivers
v000001bdec6a8640_0 .net *"_ivl_5", 0 0, L_000001bdec6ddc60;  1 drivers
v000001bdec6a8a00_0 .net *"_ivl_51", 0 0, L_000001bdec753b70;  1 drivers
v000001bdec6a8140_0 .net *"_ivl_53", 0 0, L_000001bdec754890;  1 drivers
v000001bdec6a7740_0 .net *"_ivl_54", 0 0, L_000001bdec74aeb0;  1 drivers
v000001bdec6a77e0_0 .net *"_ivl_57", 0 0, L_000001bdec754390;  1 drivers
v000001bdec6a7c40_0 .net *"_ivl_59", 0 0, L_000001bdec753850;  1 drivers
v000001bdec6a8500_0 .net *"_ivl_6", 0 0, L_000001bdec74b1c0;  1 drivers
v000001bdec6a7880_0 .net *"_ivl_60", 0 0, L_000001bdec74ba10;  1 drivers
v000001bdec6a85a0_0 .net *"_ivl_63", 0 0, L_000001bdec754570;  1 drivers
v000001bdec6a8be0_0 .net *"_ivl_65", 0 0, L_000001bdec755510;  1 drivers
v000001bdec6a7d80_0 .net *"_ivl_66", 0 0, L_000001bdec74ba80;  1 drivers
v000001bdec6a88c0_0 .net *"_ivl_69", 0 0, L_000001bdec754ed0;  1 drivers
v000001bdec6a8000_0 .net *"_ivl_71", 0 0, L_000001bdec754930;  1 drivers
v000001bdec6a8b40_0 .net *"_ivl_72", 0 0, L_000001bdec74b230;  1 drivers
v000001bdec6a79c0_0 .net *"_ivl_75", 0 0, L_000001bdec754bb0;  1 drivers
v000001bdec6a8c80_0 .net *"_ivl_77", 0 0, L_000001bdec754430;  1 drivers
v000001bdec6a7a60_0 .net *"_ivl_78", 0 0, L_000001bdec74a7b0;  1 drivers
v000001bdec6a8780_0 .net *"_ivl_81", 0 0, L_000001bdec754c50;  1 drivers
v000001bdec6a86e0_0 .net *"_ivl_83", 0 0, L_000001bdec754a70;  1 drivers
v000001bdec6a7ba0_0 .net *"_ivl_84", 0 0, L_000001bdec74b3f0;  1 drivers
v000001bdec6a81e0_0 .net *"_ivl_87", 0 0, L_000001bdec753030;  1 drivers
v000001bdec6a7e20_0 .net *"_ivl_89", 0 0, L_000001bdec754110;  1 drivers
v000001bdec6a8280_0 .net *"_ivl_9", 0 0, L_000001bdec6dc4a0;  1 drivers
v000001bdec6a8320_0 .net *"_ivl_90", 0 0, L_000001bdec74a2e0;  1 drivers
v000001bdec6a56c0_0 .net *"_ivl_93", 0 0, L_000001bdec753c10;  1 drivers
v000001bdec6a5760_0 .net *"_ivl_95", 0 0, L_000001bdec754250;  1 drivers
v000001bdec6a7420_0 .net *"_ivl_96", 0 0, L_000001bdec74baf0;  1 drivers
v000001bdec6a62a0_0 .net *"_ivl_99", 0 0, L_000001bdec753670;  1 drivers
v000001bdec6a7060_0 .net "a", 31 0, v000001bdec6b4390_0;  alias, 1 drivers
v000001bdec6a5bc0_0 .net "b", 31 0, v000001bdec6b3710_0;  alias, 1 drivers
v000001bdec6a65c0_0 .net "out", 0 0, L_000001bdec74a040;  alias, 1 drivers
v000001bdec6a6480_0 .net "temp", 31 0, L_000001bdec7550b0;  1 drivers
L_000001bdec6dda80 .part v000001bdec6b4390_0, 0, 1;
L_000001bdec6ddc60 .part v000001bdec6b3710_0, 0, 1;
L_000001bdec6dc4a0 .part v000001bdec6b4390_0, 1, 1;
L_000001bdec6dc540 .part v000001bdec6b3710_0, 1, 1;
L_000001bdec6ddd00 .part v000001bdec6b4390_0, 2, 1;
L_000001bdec6dde40 .part v000001bdec6b3710_0, 2, 1;
L_000001bdec6ddee0 .part v000001bdec6b4390_0, 3, 1;
L_000001bdec6dc720 .part v000001bdec6b3710_0, 3, 1;
L_000001bdec6ddf80 .part v000001bdec6b4390_0, 4, 1;
L_000001bdec6dc7c0 .part v000001bdec6b3710_0, 4, 1;
L_000001bdec6dc860 .part v000001bdec6b4390_0, 5, 1;
L_000001bdec6dc9a0 .part v000001bdec6b3710_0, 5, 1;
L_000001bdec7538f0 .part v000001bdec6b4390_0, 6, 1;
L_000001bdec754b10 .part v000001bdec6b3710_0, 6, 1;
L_000001bdec752f90 .part v000001bdec6b4390_0, 7, 1;
L_000001bdec7544d0 .part v000001bdec6b3710_0, 7, 1;
L_000001bdec753b70 .part v000001bdec6b4390_0, 8, 1;
L_000001bdec754890 .part v000001bdec6b3710_0, 8, 1;
L_000001bdec754390 .part v000001bdec6b4390_0, 9, 1;
L_000001bdec753850 .part v000001bdec6b3710_0, 9, 1;
L_000001bdec754570 .part v000001bdec6b4390_0, 10, 1;
L_000001bdec755510 .part v000001bdec6b3710_0, 10, 1;
L_000001bdec754ed0 .part v000001bdec6b4390_0, 11, 1;
L_000001bdec754930 .part v000001bdec6b3710_0, 11, 1;
L_000001bdec754bb0 .part v000001bdec6b4390_0, 12, 1;
L_000001bdec754430 .part v000001bdec6b3710_0, 12, 1;
L_000001bdec754c50 .part v000001bdec6b4390_0, 13, 1;
L_000001bdec754a70 .part v000001bdec6b3710_0, 13, 1;
L_000001bdec753030 .part v000001bdec6b4390_0, 14, 1;
L_000001bdec754110 .part v000001bdec6b3710_0, 14, 1;
L_000001bdec753c10 .part v000001bdec6b4390_0, 15, 1;
L_000001bdec754250 .part v000001bdec6b3710_0, 15, 1;
L_000001bdec753670 .part v000001bdec6b4390_0, 16, 1;
L_000001bdec7530d0 .part v000001bdec6b3710_0, 16, 1;
L_000001bdec754f70 .part v000001bdec6b4390_0, 17, 1;
L_000001bdec753990 .part v000001bdec6b3710_0, 17, 1;
L_000001bdec753170 .part v000001bdec6b4390_0, 18, 1;
L_000001bdec753df0 .part v000001bdec6b3710_0, 18, 1;
L_000001bdec753cb0 .part v000001bdec6b4390_0, 19, 1;
L_000001bdec753530 .part v000001bdec6b3710_0, 19, 1;
L_000001bdec753a30 .part v000001bdec6b4390_0, 20, 1;
L_000001bdec754610 .part v000001bdec6b3710_0, 20, 1;
L_000001bdec753ad0 .part v000001bdec6b4390_0, 21, 1;
L_000001bdec753d50 .part v000001bdec6b3710_0, 21, 1;
L_000001bdec753e90 .part v000001bdec6b4390_0, 22, 1;
L_000001bdec753210 .part v000001bdec6b3710_0, 22, 1;
L_000001bdec7549d0 .part v000001bdec6b4390_0, 23, 1;
L_000001bdec754cf0 .part v000001bdec6b3710_0, 23, 1;
L_000001bdec753f30 .part v000001bdec6b4390_0, 24, 1;
L_000001bdec7546b0 .part v000001bdec6b3710_0, 24, 1;
L_000001bdec754d90 .part v000001bdec6b4390_0, 25, 1;
L_000001bdec754e30 .part v000001bdec6b3710_0, 25, 1;
L_000001bdec753fd0 .part v000001bdec6b4390_0, 26, 1;
L_000001bdec7541b0 .part v000001bdec6b3710_0, 26, 1;
L_000001bdec754070 .part v000001bdec6b4390_0, 27, 1;
L_000001bdec755330 .part v000001bdec6b3710_0, 27, 1;
L_000001bdec753710 .part v000001bdec6b4390_0, 28, 1;
L_000001bdec7532b0 .part v000001bdec6b3710_0, 28, 1;
L_000001bdec754750 .part v000001bdec6b4390_0, 29, 1;
L_000001bdec7542f0 .part v000001bdec6b3710_0, 29, 1;
L_000001bdec755010 .part v000001bdec6b4390_0, 30, 1;
L_000001bdec7547f0 .part v000001bdec6b3710_0, 30, 1;
LS_000001bdec7550b0_0_0 .concat8 [ 1 1 1 1], L_000001bdec74b0e0, L_000001bdec74b1c0, L_000001bdec74b8c0, L_000001bdec74b930;
LS_000001bdec7550b0_0_4 .concat8 [ 1 1 1 1], L_000001bdec74af20, L_000001bdec74aac0, L_000001bdec74a3c0, L_000001bdec74a580;
LS_000001bdec7550b0_0_8 .concat8 [ 1 1 1 1], L_000001bdec74b9a0, L_000001bdec74aeb0, L_000001bdec74ba10, L_000001bdec74ba80;
LS_000001bdec7550b0_0_12 .concat8 [ 1 1 1 1], L_000001bdec74b230, L_000001bdec74a7b0, L_000001bdec74b3f0, L_000001bdec74a2e0;
LS_000001bdec7550b0_0_16 .concat8 [ 1 1 1 1], L_000001bdec74baf0, L_000001bdec74a9e0, L_000001bdec74a890, L_000001bdec749f60;
LS_000001bdec7550b0_0_20 .concat8 [ 1 1 1 1], L_000001bdec749fd0, L_000001bdec74a430, L_000001bdec74b460, L_000001bdec74b2a0;
LS_000001bdec7550b0_0_24 .concat8 [ 1 1 1 1], L_000001bdec74b070, L_000001bdec74a4a0, L_000001bdec74b4d0, L_000001bdec74b310;
LS_000001bdec7550b0_0_28 .concat8 [ 1 1 1 1], L_000001bdec74b540, L_000001bdec74aba0, L_000001bdec74a510, L_000001bdec74a5f0;
LS_000001bdec7550b0_1_0 .concat8 [ 4 4 4 4], LS_000001bdec7550b0_0_0, LS_000001bdec7550b0_0_4, LS_000001bdec7550b0_0_8, LS_000001bdec7550b0_0_12;
LS_000001bdec7550b0_1_4 .concat8 [ 4 4 4 4], LS_000001bdec7550b0_0_16, LS_000001bdec7550b0_0_20, LS_000001bdec7550b0_0_24, LS_000001bdec7550b0_0_28;
L_000001bdec7550b0 .concat8 [ 16 16 0 0], LS_000001bdec7550b0_1_0, LS_000001bdec7550b0_1_4;
L_000001bdec753350 .part v000001bdec6b4390_0, 31, 1;
L_000001bdec7537b0 .part v000001bdec6b3710_0, 31, 1;
L_000001bdec755150 .part L_000001bdec7550b0, 0, 1;
L_000001bdec7553d0 .part L_000001bdec7550b0, 1, 1;
L_000001bdec7551f0 .part L_000001bdec7550b0, 2, 1;
L_000001bdec755290 .part L_000001bdec7550b0, 3, 1;
L_000001bdec755470 .part L_000001bdec7550b0, 4, 1;
L_000001bdec7555b0 .part L_000001bdec7550b0, 5, 1;
L_000001bdec755650 .part L_000001bdec7550b0, 6, 1;
L_000001bdec7556f0 .part L_000001bdec7550b0, 7, 1;
L_000001bdec7533f0 .part L_000001bdec7550b0, 8, 1;
L_000001bdec753490 .part L_000001bdec7550b0, 9, 1;
L_000001bdec7535d0 .part L_000001bdec7550b0, 10, 1;
L_000001bdec755830 .part L_000001bdec7550b0, 11, 1;
L_000001bdec755a10 .part L_000001bdec7550b0, 12, 1;
L_000001bdec755dd0 .part L_000001bdec7550b0, 13, 1;
L_000001bdec7558d0 .part L_000001bdec7550b0, 14, 1;
L_000001bdec755ab0 .part L_000001bdec7550b0, 15, 1;
L_000001bdec755d30 .part L_000001bdec7550b0, 16, 1;
L_000001bdec755970 .part L_000001bdec7550b0, 17, 1;
L_000001bdec755b50 .part L_000001bdec7550b0, 18, 1;
L_000001bdec755e70 .part L_000001bdec7550b0, 19, 1;
L_000001bdec755790 .part L_000001bdec7550b0, 20, 1;
L_000001bdec755bf0 .part L_000001bdec7550b0, 21, 1;
L_000001bdec755c90 .part L_000001bdec7550b0, 22, 1;
L_000001bdec74e3f0 .part L_000001bdec7550b0, 23, 1;
L_000001bdec74e530 .part L_000001bdec7550b0, 24, 1;
L_000001bdec74fbb0 .part L_000001bdec7550b0, 25, 1;
L_000001bdec74f930 .part L_000001bdec7550b0, 26, 1;
L_000001bdec74e990 .part L_000001bdec7550b0, 27, 1;
L_000001bdec74eb70 .part L_000001bdec7550b0, 28, 1;
L_000001bdec7500b0 .part L_000001bdec7550b0, 29, 1;
L_000001bdec74e210 .part L_000001bdec7550b0, 30, 1;
L_000001bdec74f6b0 .part L_000001bdec7550b0, 31, 1;
S_000001bdec4b3300 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001bdec469ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001bdec629180 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001bdec74a190 .functor NOT 1, L_000001bdec6dc220, C4<0>, C4<0>, C4<0>;
v000001bdec6a5260_0 .net "A", 31 0, v000001bdec6b4390_0;  alias, 1 drivers
v000001bdec6a5940_0 .net "ALUOP", 3 0, v000001bdec6a51c0_0;  alias, 1 drivers
v000001bdec6a7100_0 .net "B", 31 0, v000001bdec6b3710_0;  alias, 1 drivers
v000001bdec6a71a0_0 .var "CF", 0 0;
v000001bdec6a6340_0 .net "ZF", 0 0, L_000001bdec74a190;  alias, 1 drivers
v000001bdec6a6520_0 .net *"_ivl_1", 0 0, L_000001bdec6dc220;  1 drivers
v000001bdec6a6700_0 .var "res", 31 0;
E_000001bdec6298c0 .event anyedge, v000001bdec6a5940_0, v000001bdec6a7060_0, v000001bdec6a5bc0_0, v000001bdec6a71a0_0;
L_000001bdec6dc220 .reduce/or v000001bdec6a6700_0;
S_000001bdec4ac8c0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001bdec469ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001bdec65bef0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bdec65bf28 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bdec65bf60 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bdec65bf98 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bdec65bfd0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bdec65c008 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bdec65c040 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bdec65c078 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bdec65c0b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bdec65c0e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bdec65c120 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bdec65c158 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bdec65c190 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bdec65c1c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bdec65c200 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bdec65c238 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bdec65c270 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bdec65c2a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bdec65c2e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bdec65c318 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bdec65c350 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bdec65c388 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bdec65c3c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bdec65c3f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bdec65c430 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bdec6a51c0_0 .var "ALU_OP", 3 0;
v000001bdec6a6840_0 .net "opcode", 11 0, v000001bdec6b44d0_0;  alias, 1 drivers
E_000001bdec628a80 .event anyedge, v000001bdec5aca10_0;
S_000001bdec4aca50 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001bdec4896a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001bdec6b2950_0 .net "EX1_forward_to_B", 31 0, v000001bdec6b2a90_0;  alias, 1 drivers
v000001bdec6b1230_0 .net "EX_PFC", 31 0, v000001bdec6b1730_0;  alias, 1 drivers
v000001bdec6b2450_0 .net "EX_PFC_to_IF", 31 0, L_000001bdec6dd9e0;  alias, 1 drivers
v000001bdec6b0ab0_0 .net "alu_selA", 1 0, L_000001bdec6dff60;  alias, 1 drivers
v000001bdec6b17d0_0 .net "alu_selB", 1 0, L_000001bdec6e1cc0;  alias, 1 drivers
v000001bdec6b1190_0 .net "ex_haz", 31 0, v000001bdec6a4b30_0;  alias, 1 drivers
v000001bdec6b2130_0 .net "id_haz", 31 0, L_000001bdec6dc360;  alias, 1 drivers
v000001bdec6b29f0_0 .net "is_jr", 0 0, v000001bdec6b1550_0;  alias, 1 drivers
v000001bdec6b1a50_0 .net "mem_haz", 31 0, L_000001bdec767b40;  alias, 1 drivers
v000001bdec6b1d70_0 .net "oper1", 31 0, L_000001bdec6e6220;  alias, 1 drivers
v000001bdec6b2770_0 .net "oper2", 31 0, L_000001bdec74b690;  alias, 1 drivers
v000001bdec6b23b0_0 .net "pc", 31 0, v000001bdec6b21d0_0;  alias, 1 drivers
v000001bdec6b1050_0 .net "rs1", 31 0, v000001bdec6b1870_0;  alias, 1 drivers
v000001bdec6b0e70_0 .net "rs2_in", 31 0, v000001bdec6b1af0_0;  alias, 1 drivers
v000001bdec6b0790_0 .net "rs2_out", 31 0, L_000001bdec74b5b0;  alias, 1 drivers
v000001bdec6b2ef0_0 .net "store_rs2_forward", 1 0, L_000001bdec6e35c0;  alias, 1 drivers
L_000001bdec6dd9e0 .functor MUXZ 32, v000001bdec6b1730_0, L_000001bdec6e6220, v000001bdec6b1550_0, C4<>;
S_000001bdec468230 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001bdec4aca50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001bdec628d40 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001bdec6e57a0 .functor NOT 1, L_000001bdec6dcd60, C4<0>, C4<0>, C4<0>;
L_000001bdec6e4930 .functor NOT 1, L_000001bdec6dd080, C4<0>, C4<0>, C4<0>;
L_000001bdec6e49a0 .functor NOT 1, L_000001bdec6dd300, C4<0>, C4<0>, C4<0>;
L_000001bdec6e5810 .functor NOT 1, L_000001bdec6dc400, C4<0>, C4<0>, C4<0>;
L_000001bdec6e5110 .functor AND 32, L_000001bdec6e50a0, v000001bdec6b1870_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bdec6e5c70 .functor AND 32, L_000001bdec6e4a80, L_000001bdec767b40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bdec6e5880 .functor OR 32, L_000001bdec6e5110, L_000001bdec6e5c70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bdec6e4af0 .functor AND 32, L_000001bdec6e5c00, v000001bdec6a4b30_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bdec6e61b0 .functor OR 32, L_000001bdec6e5880, L_000001bdec6e4af0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bdec6e60d0 .functor AND 32, L_000001bdec6e4a10, L_000001bdec6dc360, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bdec6e6220 .functor OR 32, L_000001bdec6e61b0, L_000001bdec6e60d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bdec6a6ca0_0 .net *"_ivl_1", 0 0, L_000001bdec6dcd60;  1 drivers
v000001bdec6a5d00_0 .net *"_ivl_13", 0 0, L_000001bdec6dd300;  1 drivers
v000001bdec6a63e0_0 .net *"_ivl_14", 0 0, L_000001bdec6e49a0;  1 drivers
v000001bdec6a6de0_0 .net *"_ivl_19", 0 0, L_000001bdec6dd800;  1 drivers
v000001bdec6a6e80_0 .net *"_ivl_2", 0 0, L_000001bdec6e57a0;  1 drivers
v000001bdec6aa810_0 .net *"_ivl_23", 0 0, L_000001bdec6de020;  1 drivers
v000001bdec6ac4d0_0 .net *"_ivl_27", 0 0, L_000001bdec6dc400;  1 drivers
v000001bdec6ac2f0_0 .net *"_ivl_28", 0 0, L_000001bdec6e5810;  1 drivers
v000001bdec6acbb0_0 .net *"_ivl_33", 0 0, L_000001bdec6de520;  1 drivers
v000001bdec6aca70_0 .net *"_ivl_37", 0 0, L_000001bdec6dcb80;  1 drivers
v000001bdec6aac70_0 .net *"_ivl_40", 31 0, L_000001bdec6e5110;  1 drivers
v000001bdec6aab30_0 .net *"_ivl_42", 31 0, L_000001bdec6e5c70;  1 drivers
v000001bdec6aa8b0_0 .net *"_ivl_44", 31 0, L_000001bdec6e5880;  1 drivers
v000001bdec6acb10_0 .net *"_ivl_46", 31 0, L_000001bdec6e4af0;  1 drivers
v000001bdec6ab850_0 .net *"_ivl_48", 31 0, L_000001bdec6e61b0;  1 drivers
v000001bdec6ab2b0_0 .net *"_ivl_50", 31 0, L_000001bdec6e60d0;  1 drivers
v000001bdec6aa770_0 .net *"_ivl_7", 0 0, L_000001bdec6dd080;  1 drivers
v000001bdec6ac070_0 .net *"_ivl_8", 0 0, L_000001bdec6e4930;  1 drivers
v000001bdec6ab170_0 .net "ina", 31 0, v000001bdec6b1870_0;  alias, 1 drivers
v000001bdec6ac110_0 .net "inb", 31 0, L_000001bdec767b40;  alias, 1 drivers
v000001bdec6ac930_0 .net "inc", 31 0, v000001bdec6a4b30_0;  alias, 1 drivers
v000001bdec6abfd0_0 .net "ind", 31 0, L_000001bdec6dc360;  alias, 1 drivers
v000001bdec6ac750_0 .net "out", 31 0, L_000001bdec6e6220;  alias, 1 drivers
v000001bdec6abcb0_0 .net "s0", 31 0, L_000001bdec6e50a0;  1 drivers
v000001bdec6ab710_0 .net "s1", 31 0, L_000001bdec6e4a80;  1 drivers
v000001bdec6ab7b0_0 .net "s2", 31 0, L_000001bdec6e5c00;  1 drivers
v000001bdec6abad0_0 .net "s3", 31 0, L_000001bdec6e4a10;  1 drivers
v000001bdec6ac570_0 .net "sel", 1 0, L_000001bdec6dff60;  alias, 1 drivers
L_000001bdec6dcd60 .part L_000001bdec6dff60, 1, 1;
LS_000001bdec6dcf40_0_0 .concat [ 1 1 1 1], L_000001bdec6e57a0, L_000001bdec6e57a0, L_000001bdec6e57a0, L_000001bdec6e57a0;
LS_000001bdec6dcf40_0_4 .concat [ 1 1 1 1], L_000001bdec6e57a0, L_000001bdec6e57a0, L_000001bdec6e57a0, L_000001bdec6e57a0;
LS_000001bdec6dcf40_0_8 .concat [ 1 1 1 1], L_000001bdec6e57a0, L_000001bdec6e57a0, L_000001bdec6e57a0, L_000001bdec6e57a0;
LS_000001bdec6dcf40_0_12 .concat [ 1 1 1 1], L_000001bdec6e57a0, L_000001bdec6e57a0, L_000001bdec6e57a0, L_000001bdec6e57a0;
LS_000001bdec6dcf40_0_16 .concat [ 1 1 1 1], L_000001bdec6e57a0, L_000001bdec6e57a0, L_000001bdec6e57a0, L_000001bdec6e57a0;
LS_000001bdec6dcf40_0_20 .concat [ 1 1 1 1], L_000001bdec6e57a0, L_000001bdec6e57a0, L_000001bdec6e57a0, L_000001bdec6e57a0;
LS_000001bdec6dcf40_0_24 .concat [ 1 1 1 1], L_000001bdec6e57a0, L_000001bdec6e57a0, L_000001bdec6e57a0, L_000001bdec6e57a0;
LS_000001bdec6dcf40_0_28 .concat [ 1 1 1 1], L_000001bdec6e57a0, L_000001bdec6e57a0, L_000001bdec6e57a0, L_000001bdec6e57a0;
LS_000001bdec6dcf40_1_0 .concat [ 4 4 4 4], LS_000001bdec6dcf40_0_0, LS_000001bdec6dcf40_0_4, LS_000001bdec6dcf40_0_8, LS_000001bdec6dcf40_0_12;
LS_000001bdec6dcf40_1_4 .concat [ 4 4 4 4], LS_000001bdec6dcf40_0_16, LS_000001bdec6dcf40_0_20, LS_000001bdec6dcf40_0_24, LS_000001bdec6dcf40_0_28;
L_000001bdec6dcf40 .concat [ 16 16 0 0], LS_000001bdec6dcf40_1_0, LS_000001bdec6dcf40_1_4;
L_000001bdec6dd080 .part L_000001bdec6dff60, 0, 1;
LS_000001bdec6dcae0_0_0 .concat [ 1 1 1 1], L_000001bdec6e4930, L_000001bdec6e4930, L_000001bdec6e4930, L_000001bdec6e4930;
LS_000001bdec6dcae0_0_4 .concat [ 1 1 1 1], L_000001bdec6e4930, L_000001bdec6e4930, L_000001bdec6e4930, L_000001bdec6e4930;
LS_000001bdec6dcae0_0_8 .concat [ 1 1 1 1], L_000001bdec6e4930, L_000001bdec6e4930, L_000001bdec6e4930, L_000001bdec6e4930;
LS_000001bdec6dcae0_0_12 .concat [ 1 1 1 1], L_000001bdec6e4930, L_000001bdec6e4930, L_000001bdec6e4930, L_000001bdec6e4930;
LS_000001bdec6dcae0_0_16 .concat [ 1 1 1 1], L_000001bdec6e4930, L_000001bdec6e4930, L_000001bdec6e4930, L_000001bdec6e4930;
LS_000001bdec6dcae0_0_20 .concat [ 1 1 1 1], L_000001bdec6e4930, L_000001bdec6e4930, L_000001bdec6e4930, L_000001bdec6e4930;
LS_000001bdec6dcae0_0_24 .concat [ 1 1 1 1], L_000001bdec6e4930, L_000001bdec6e4930, L_000001bdec6e4930, L_000001bdec6e4930;
LS_000001bdec6dcae0_0_28 .concat [ 1 1 1 1], L_000001bdec6e4930, L_000001bdec6e4930, L_000001bdec6e4930, L_000001bdec6e4930;
LS_000001bdec6dcae0_1_0 .concat [ 4 4 4 4], LS_000001bdec6dcae0_0_0, LS_000001bdec6dcae0_0_4, LS_000001bdec6dcae0_0_8, LS_000001bdec6dcae0_0_12;
LS_000001bdec6dcae0_1_4 .concat [ 4 4 4 4], LS_000001bdec6dcae0_0_16, LS_000001bdec6dcae0_0_20, LS_000001bdec6dcae0_0_24, LS_000001bdec6dcae0_0_28;
L_000001bdec6dcae0 .concat [ 16 16 0 0], LS_000001bdec6dcae0_1_0, LS_000001bdec6dcae0_1_4;
L_000001bdec6dd300 .part L_000001bdec6dff60, 1, 1;
LS_000001bdec6dca40_0_0 .concat [ 1 1 1 1], L_000001bdec6e49a0, L_000001bdec6e49a0, L_000001bdec6e49a0, L_000001bdec6e49a0;
LS_000001bdec6dca40_0_4 .concat [ 1 1 1 1], L_000001bdec6e49a0, L_000001bdec6e49a0, L_000001bdec6e49a0, L_000001bdec6e49a0;
LS_000001bdec6dca40_0_8 .concat [ 1 1 1 1], L_000001bdec6e49a0, L_000001bdec6e49a0, L_000001bdec6e49a0, L_000001bdec6e49a0;
LS_000001bdec6dca40_0_12 .concat [ 1 1 1 1], L_000001bdec6e49a0, L_000001bdec6e49a0, L_000001bdec6e49a0, L_000001bdec6e49a0;
LS_000001bdec6dca40_0_16 .concat [ 1 1 1 1], L_000001bdec6e49a0, L_000001bdec6e49a0, L_000001bdec6e49a0, L_000001bdec6e49a0;
LS_000001bdec6dca40_0_20 .concat [ 1 1 1 1], L_000001bdec6e49a0, L_000001bdec6e49a0, L_000001bdec6e49a0, L_000001bdec6e49a0;
LS_000001bdec6dca40_0_24 .concat [ 1 1 1 1], L_000001bdec6e49a0, L_000001bdec6e49a0, L_000001bdec6e49a0, L_000001bdec6e49a0;
LS_000001bdec6dca40_0_28 .concat [ 1 1 1 1], L_000001bdec6e49a0, L_000001bdec6e49a0, L_000001bdec6e49a0, L_000001bdec6e49a0;
LS_000001bdec6dca40_1_0 .concat [ 4 4 4 4], LS_000001bdec6dca40_0_0, LS_000001bdec6dca40_0_4, LS_000001bdec6dca40_0_8, LS_000001bdec6dca40_0_12;
LS_000001bdec6dca40_1_4 .concat [ 4 4 4 4], LS_000001bdec6dca40_0_16, LS_000001bdec6dca40_0_20, LS_000001bdec6dca40_0_24, LS_000001bdec6dca40_0_28;
L_000001bdec6dca40 .concat [ 16 16 0 0], LS_000001bdec6dca40_1_0, LS_000001bdec6dca40_1_4;
L_000001bdec6dd800 .part L_000001bdec6dff60, 0, 1;
LS_000001bdec6ddb20_0_0 .concat [ 1 1 1 1], L_000001bdec6dd800, L_000001bdec6dd800, L_000001bdec6dd800, L_000001bdec6dd800;
LS_000001bdec6ddb20_0_4 .concat [ 1 1 1 1], L_000001bdec6dd800, L_000001bdec6dd800, L_000001bdec6dd800, L_000001bdec6dd800;
LS_000001bdec6ddb20_0_8 .concat [ 1 1 1 1], L_000001bdec6dd800, L_000001bdec6dd800, L_000001bdec6dd800, L_000001bdec6dd800;
LS_000001bdec6ddb20_0_12 .concat [ 1 1 1 1], L_000001bdec6dd800, L_000001bdec6dd800, L_000001bdec6dd800, L_000001bdec6dd800;
LS_000001bdec6ddb20_0_16 .concat [ 1 1 1 1], L_000001bdec6dd800, L_000001bdec6dd800, L_000001bdec6dd800, L_000001bdec6dd800;
LS_000001bdec6ddb20_0_20 .concat [ 1 1 1 1], L_000001bdec6dd800, L_000001bdec6dd800, L_000001bdec6dd800, L_000001bdec6dd800;
LS_000001bdec6ddb20_0_24 .concat [ 1 1 1 1], L_000001bdec6dd800, L_000001bdec6dd800, L_000001bdec6dd800, L_000001bdec6dd800;
LS_000001bdec6ddb20_0_28 .concat [ 1 1 1 1], L_000001bdec6dd800, L_000001bdec6dd800, L_000001bdec6dd800, L_000001bdec6dd800;
LS_000001bdec6ddb20_1_0 .concat [ 4 4 4 4], LS_000001bdec6ddb20_0_0, LS_000001bdec6ddb20_0_4, LS_000001bdec6ddb20_0_8, LS_000001bdec6ddb20_0_12;
LS_000001bdec6ddb20_1_4 .concat [ 4 4 4 4], LS_000001bdec6ddb20_0_16, LS_000001bdec6ddb20_0_20, LS_000001bdec6ddb20_0_24, LS_000001bdec6ddb20_0_28;
L_000001bdec6ddb20 .concat [ 16 16 0 0], LS_000001bdec6ddb20_1_0, LS_000001bdec6ddb20_1_4;
L_000001bdec6de020 .part L_000001bdec6dff60, 1, 1;
LS_000001bdec6dccc0_0_0 .concat [ 1 1 1 1], L_000001bdec6de020, L_000001bdec6de020, L_000001bdec6de020, L_000001bdec6de020;
LS_000001bdec6dccc0_0_4 .concat [ 1 1 1 1], L_000001bdec6de020, L_000001bdec6de020, L_000001bdec6de020, L_000001bdec6de020;
LS_000001bdec6dccc0_0_8 .concat [ 1 1 1 1], L_000001bdec6de020, L_000001bdec6de020, L_000001bdec6de020, L_000001bdec6de020;
LS_000001bdec6dccc0_0_12 .concat [ 1 1 1 1], L_000001bdec6de020, L_000001bdec6de020, L_000001bdec6de020, L_000001bdec6de020;
LS_000001bdec6dccc0_0_16 .concat [ 1 1 1 1], L_000001bdec6de020, L_000001bdec6de020, L_000001bdec6de020, L_000001bdec6de020;
LS_000001bdec6dccc0_0_20 .concat [ 1 1 1 1], L_000001bdec6de020, L_000001bdec6de020, L_000001bdec6de020, L_000001bdec6de020;
LS_000001bdec6dccc0_0_24 .concat [ 1 1 1 1], L_000001bdec6de020, L_000001bdec6de020, L_000001bdec6de020, L_000001bdec6de020;
LS_000001bdec6dccc0_0_28 .concat [ 1 1 1 1], L_000001bdec6de020, L_000001bdec6de020, L_000001bdec6de020, L_000001bdec6de020;
LS_000001bdec6dccc0_1_0 .concat [ 4 4 4 4], LS_000001bdec6dccc0_0_0, LS_000001bdec6dccc0_0_4, LS_000001bdec6dccc0_0_8, LS_000001bdec6dccc0_0_12;
LS_000001bdec6dccc0_1_4 .concat [ 4 4 4 4], LS_000001bdec6dccc0_0_16, LS_000001bdec6dccc0_0_20, LS_000001bdec6dccc0_0_24, LS_000001bdec6dccc0_0_28;
L_000001bdec6dccc0 .concat [ 16 16 0 0], LS_000001bdec6dccc0_1_0, LS_000001bdec6dccc0_1_4;
L_000001bdec6dc400 .part L_000001bdec6dff60, 0, 1;
LS_000001bdec6dbfa0_0_0 .concat [ 1 1 1 1], L_000001bdec6e5810, L_000001bdec6e5810, L_000001bdec6e5810, L_000001bdec6e5810;
LS_000001bdec6dbfa0_0_4 .concat [ 1 1 1 1], L_000001bdec6e5810, L_000001bdec6e5810, L_000001bdec6e5810, L_000001bdec6e5810;
LS_000001bdec6dbfa0_0_8 .concat [ 1 1 1 1], L_000001bdec6e5810, L_000001bdec6e5810, L_000001bdec6e5810, L_000001bdec6e5810;
LS_000001bdec6dbfa0_0_12 .concat [ 1 1 1 1], L_000001bdec6e5810, L_000001bdec6e5810, L_000001bdec6e5810, L_000001bdec6e5810;
LS_000001bdec6dbfa0_0_16 .concat [ 1 1 1 1], L_000001bdec6e5810, L_000001bdec6e5810, L_000001bdec6e5810, L_000001bdec6e5810;
LS_000001bdec6dbfa0_0_20 .concat [ 1 1 1 1], L_000001bdec6e5810, L_000001bdec6e5810, L_000001bdec6e5810, L_000001bdec6e5810;
LS_000001bdec6dbfa0_0_24 .concat [ 1 1 1 1], L_000001bdec6e5810, L_000001bdec6e5810, L_000001bdec6e5810, L_000001bdec6e5810;
LS_000001bdec6dbfa0_0_28 .concat [ 1 1 1 1], L_000001bdec6e5810, L_000001bdec6e5810, L_000001bdec6e5810, L_000001bdec6e5810;
LS_000001bdec6dbfa0_1_0 .concat [ 4 4 4 4], LS_000001bdec6dbfa0_0_0, LS_000001bdec6dbfa0_0_4, LS_000001bdec6dbfa0_0_8, LS_000001bdec6dbfa0_0_12;
LS_000001bdec6dbfa0_1_4 .concat [ 4 4 4 4], LS_000001bdec6dbfa0_0_16, LS_000001bdec6dbfa0_0_20, LS_000001bdec6dbfa0_0_24, LS_000001bdec6dbfa0_0_28;
L_000001bdec6dbfa0 .concat [ 16 16 0 0], LS_000001bdec6dbfa0_1_0, LS_000001bdec6dbfa0_1_4;
L_000001bdec6de520 .part L_000001bdec6dff60, 1, 1;
LS_000001bdec6dd4e0_0_0 .concat [ 1 1 1 1], L_000001bdec6de520, L_000001bdec6de520, L_000001bdec6de520, L_000001bdec6de520;
LS_000001bdec6dd4e0_0_4 .concat [ 1 1 1 1], L_000001bdec6de520, L_000001bdec6de520, L_000001bdec6de520, L_000001bdec6de520;
LS_000001bdec6dd4e0_0_8 .concat [ 1 1 1 1], L_000001bdec6de520, L_000001bdec6de520, L_000001bdec6de520, L_000001bdec6de520;
LS_000001bdec6dd4e0_0_12 .concat [ 1 1 1 1], L_000001bdec6de520, L_000001bdec6de520, L_000001bdec6de520, L_000001bdec6de520;
LS_000001bdec6dd4e0_0_16 .concat [ 1 1 1 1], L_000001bdec6de520, L_000001bdec6de520, L_000001bdec6de520, L_000001bdec6de520;
LS_000001bdec6dd4e0_0_20 .concat [ 1 1 1 1], L_000001bdec6de520, L_000001bdec6de520, L_000001bdec6de520, L_000001bdec6de520;
LS_000001bdec6dd4e0_0_24 .concat [ 1 1 1 1], L_000001bdec6de520, L_000001bdec6de520, L_000001bdec6de520, L_000001bdec6de520;
LS_000001bdec6dd4e0_0_28 .concat [ 1 1 1 1], L_000001bdec6de520, L_000001bdec6de520, L_000001bdec6de520, L_000001bdec6de520;
LS_000001bdec6dd4e0_1_0 .concat [ 4 4 4 4], LS_000001bdec6dd4e0_0_0, LS_000001bdec6dd4e0_0_4, LS_000001bdec6dd4e0_0_8, LS_000001bdec6dd4e0_0_12;
LS_000001bdec6dd4e0_1_4 .concat [ 4 4 4 4], LS_000001bdec6dd4e0_0_16, LS_000001bdec6dd4e0_0_20, LS_000001bdec6dd4e0_0_24, LS_000001bdec6dd4e0_0_28;
L_000001bdec6dd4e0 .concat [ 16 16 0 0], LS_000001bdec6dd4e0_1_0, LS_000001bdec6dd4e0_1_4;
L_000001bdec6dcb80 .part L_000001bdec6dff60, 0, 1;
LS_000001bdec6dcc20_0_0 .concat [ 1 1 1 1], L_000001bdec6dcb80, L_000001bdec6dcb80, L_000001bdec6dcb80, L_000001bdec6dcb80;
LS_000001bdec6dcc20_0_4 .concat [ 1 1 1 1], L_000001bdec6dcb80, L_000001bdec6dcb80, L_000001bdec6dcb80, L_000001bdec6dcb80;
LS_000001bdec6dcc20_0_8 .concat [ 1 1 1 1], L_000001bdec6dcb80, L_000001bdec6dcb80, L_000001bdec6dcb80, L_000001bdec6dcb80;
LS_000001bdec6dcc20_0_12 .concat [ 1 1 1 1], L_000001bdec6dcb80, L_000001bdec6dcb80, L_000001bdec6dcb80, L_000001bdec6dcb80;
LS_000001bdec6dcc20_0_16 .concat [ 1 1 1 1], L_000001bdec6dcb80, L_000001bdec6dcb80, L_000001bdec6dcb80, L_000001bdec6dcb80;
LS_000001bdec6dcc20_0_20 .concat [ 1 1 1 1], L_000001bdec6dcb80, L_000001bdec6dcb80, L_000001bdec6dcb80, L_000001bdec6dcb80;
LS_000001bdec6dcc20_0_24 .concat [ 1 1 1 1], L_000001bdec6dcb80, L_000001bdec6dcb80, L_000001bdec6dcb80, L_000001bdec6dcb80;
LS_000001bdec6dcc20_0_28 .concat [ 1 1 1 1], L_000001bdec6dcb80, L_000001bdec6dcb80, L_000001bdec6dcb80, L_000001bdec6dcb80;
LS_000001bdec6dcc20_1_0 .concat [ 4 4 4 4], LS_000001bdec6dcc20_0_0, LS_000001bdec6dcc20_0_4, LS_000001bdec6dcc20_0_8, LS_000001bdec6dcc20_0_12;
LS_000001bdec6dcc20_1_4 .concat [ 4 4 4 4], LS_000001bdec6dcc20_0_16, LS_000001bdec6dcc20_0_20, LS_000001bdec6dcc20_0_24, LS_000001bdec6dcc20_0_28;
L_000001bdec6dcc20 .concat [ 16 16 0 0], LS_000001bdec6dcc20_1_0, LS_000001bdec6dcc20_1_4;
S_000001bdec4683c0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001bdec468230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bdec6e50a0 .functor AND 32, L_000001bdec6dcf40, L_000001bdec6dcae0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bdec6a72e0_0 .net "in1", 31 0, L_000001bdec6dcf40;  1 drivers
v000001bdec6a6fc0_0 .net "in2", 31 0, L_000001bdec6dcae0;  1 drivers
v000001bdec6a7380_0 .net "out", 31 0, L_000001bdec6e50a0;  alias, 1 drivers
S_000001bdec4a1570 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001bdec468230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bdec6e4a80 .functor AND 32, L_000001bdec6dca40, L_000001bdec6ddb20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bdec6a4f40_0 .net "in1", 31 0, L_000001bdec6dca40;  1 drivers
v000001bdec6a7560_0 .net "in2", 31 0, L_000001bdec6ddb20;  1 drivers
v000001bdec6a5580_0 .net "out", 31 0, L_000001bdec6e4a80;  alias, 1 drivers
S_000001bdec4a1700 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001bdec468230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bdec6e5c00 .functor AND 32, L_000001bdec6dccc0, L_000001bdec6dbfa0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bdec6a5e40_0 .net "in1", 31 0, L_000001bdec6dccc0;  1 drivers
v000001bdec6a5080_0 .net "in2", 31 0, L_000001bdec6dbfa0;  1 drivers
v000001bdec6a6160_0 .net "out", 31 0, L_000001bdec6e5c00;  alias, 1 drivers
S_000001bdec6aa240 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001bdec468230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bdec6e4a10 .functor AND 32, L_000001bdec6dd4e0, L_000001bdec6dcc20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bdec6a4fe0_0 .net "in1", 31 0, L_000001bdec6dd4e0;  1 drivers
v000001bdec6a5620_0 .net "in2", 31 0, L_000001bdec6dcc20;  1 drivers
v000001bdec6a59e0_0 .net "out", 31 0, L_000001bdec6e4a10;  alias, 1 drivers
S_000001bdec6aa3d0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001bdec4aca50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001bdec628f80 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001bdec6e5f80 .functor NOT 1, L_000001bdec6de160, C4<0>, C4<0>, C4<0>;
L_000001bdec6e6140 .functor NOT 1, L_000001bdec6de660, C4<0>, C4<0>, C4<0>;
L_000001bdec6e6060 .functor NOT 1, L_000001bdec6dce00, C4<0>, C4<0>, C4<0>;
L_000001bdec74af90 .functor NOT 1, L_000001bdec6dc0e0, C4<0>, C4<0>, C4<0>;
L_000001bdec74a6d0 .functor AND 32, L_000001bdec6e5f10, v000001bdec6b2a90_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bdec74ab30 .functor AND 32, L_000001bdec6e5ff0, L_000001bdec767b40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bdec74b850 .functor OR 32, L_000001bdec74a6d0, L_000001bdec74ab30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bdec74a740 .functor AND 32, L_000001bdec620eb0, v000001bdec6a4b30_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bdec74a350 .functor OR 32, L_000001bdec74b850, L_000001bdec74a740, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bdec74a660 .functor AND 32, L_000001bdec74b380, L_000001bdec6dc360, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bdec74b690 .functor OR 32, L_000001bdec74a350, L_000001bdec74a660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bdec6ab350_0 .net *"_ivl_1", 0 0, L_000001bdec6de160;  1 drivers
v000001bdec6abd50_0 .net *"_ivl_13", 0 0, L_000001bdec6dce00;  1 drivers
v000001bdec6ab3f0_0 .net *"_ivl_14", 0 0, L_000001bdec6e6060;  1 drivers
v000001bdec6ac1b0_0 .net *"_ivl_19", 0 0, L_000001bdec6de0c0;  1 drivers
v000001bdec6ac6b0_0 .net *"_ivl_2", 0 0, L_000001bdec6e5f80;  1 drivers
v000001bdec6ab670_0 .net *"_ivl_23", 0 0, L_000001bdec6dd440;  1 drivers
v000001bdec6ac250_0 .net *"_ivl_27", 0 0, L_000001bdec6dc0e0;  1 drivers
v000001bdec6ac390_0 .net *"_ivl_28", 0 0, L_000001bdec74af90;  1 drivers
v000001bdec6abb70_0 .net *"_ivl_33", 0 0, L_000001bdec6dd120;  1 drivers
v000001bdec6ab8f0_0 .net *"_ivl_37", 0 0, L_000001bdec6de2a0;  1 drivers
v000001bdec6ac430_0 .net *"_ivl_40", 31 0, L_000001bdec74a6d0;  1 drivers
v000001bdec6abdf0_0 .net *"_ivl_42", 31 0, L_000001bdec74ab30;  1 drivers
v000001bdec6ace30_0 .net *"_ivl_44", 31 0, L_000001bdec74b850;  1 drivers
v000001bdec6ab530_0 .net *"_ivl_46", 31 0, L_000001bdec74a740;  1 drivers
v000001bdec6aba30_0 .net *"_ivl_48", 31 0, L_000001bdec74a350;  1 drivers
v000001bdec6ac890_0 .net *"_ivl_50", 31 0, L_000001bdec74a660;  1 drivers
v000001bdec6acc50_0 .net *"_ivl_7", 0 0, L_000001bdec6de660;  1 drivers
v000001bdec6accf0_0 .net *"_ivl_8", 0 0, L_000001bdec6e6140;  1 drivers
v000001bdec6aad10_0 .net "ina", 31 0, v000001bdec6b2a90_0;  alias, 1 drivers
v000001bdec6aaa90_0 .net "inb", 31 0, L_000001bdec767b40;  alias, 1 drivers
v000001bdec6abc10_0 .net "inc", 31 0, v000001bdec6a4b30_0;  alias, 1 drivers
v000001bdec6abe90_0 .net "ind", 31 0, L_000001bdec6dc360;  alias, 1 drivers
v000001bdec6aabd0_0 .net "out", 31 0, L_000001bdec74b690;  alias, 1 drivers
v000001bdec6abf30_0 .net "s0", 31 0, L_000001bdec6e5f10;  1 drivers
v000001bdec6aadb0_0 .net "s1", 31 0, L_000001bdec6e5ff0;  1 drivers
v000001bdec6aaef0_0 .net "s2", 31 0, L_000001bdec620eb0;  1 drivers
v000001bdec6aaf90_0 .net "s3", 31 0, L_000001bdec74b380;  1 drivers
v000001bdec6ab030_0 .net "sel", 1 0, L_000001bdec6e1cc0;  alias, 1 drivers
L_000001bdec6de160 .part L_000001bdec6e1cc0, 1, 1;
LS_000001bdec6dc040_0_0 .concat [ 1 1 1 1], L_000001bdec6e5f80, L_000001bdec6e5f80, L_000001bdec6e5f80, L_000001bdec6e5f80;
LS_000001bdec6dc040_0_4 .concat [ 1 1 1 1], L_000001bdec6e5f80, L_000001bdec6e5f80, L_000001bdec6e5f80, L_000001bdec6e5f80;
LS_000001bdec6dc040_0_8 .concat [ 1 1 1 1], L_000001bdec6e5f80, L_000001bdec6e5f80, L_000001bdec6e5f80, L_000001bdec6e5f80;
LS_000001bdec6dc040_0_12 .concat [ 1 1 1 1], L_000001bdec6e5f80, L_000001bdec6e5f80, L_000001bdec6e5f80, L_000001bdec6e5f80;
LS_000001bdec6dc040_0_16 .concat [ 1 1 1 1], L_000001bdec6e5f80, L_000001bdec6e5f80, L_000001bdec6e5f80, L_000001bdec6e5f80;
LS_000001bdec6dc040_0_20 .concat [ 1 1 1 1], L_000001bdec6e5f80, L_000001bdec6e5f80, L_000001bdec6e5f80, L_000001bdec6e5f80;
LS_000001bdec6dc040_0_24 .concat [ 1 1 1 1], L_000001bdec6e5f80, L_000001bdec6e5f80, L_000001bdec6e5f80, L_000001bdec6e5f80;
LS_000001bdec6dc040_0_28 .concat [ 1 1 1 1], L_000001bdec6e5f80, L_000001bdec6e5f80, L_000001bdec6e5f80, L_000001bdec6e5f80;
LS_000001bdec6dc040_1_0 .concat [ 4 4 4 4], LS_000001bdec6dc040_0_0, LS_000001bdec6dc040_0_4, LS_000001bdec6dc040_0_8, LS_000001bdec6dc040_0_12;
LS_000001bdec6dc040_1_4 .concat [ 4 4 4 4], LS_000001bdec6dc040_0_16, LS_000001bdec6dc040_0_20, LS_000001bdec6dc040_0_24, LS_000001bdec6dc040_0_28;
L_000001bdec6dc040 .concat [ 16 16 0 0], LS_000001bdec6dc040_1_0, LS_000001bdec6dc040_1_4;
L_000001bdec6de660 .part L_000001bdec6e1cc0, 0, 1;
LS_000001bdec6ddbc0_0_0 .concat [ 1 1 1 1], L_000001bdec6e6140, L_000001bdec6e6140, L_000001bdec6e6140, L_000001bdec6e6140;
LS_000001bdec6ddbc0_0_4 .concat [ 1 1 1 1], L_000001bdec6e6140, L_000001bdec6e6140, L_000001bdec6e6140, L_000001bdec6e6140;
LS_000001bdec6ddbc0_0_8 .concat [ 1 1 1 1], L_000001bdec6e6140, L_000001bdec6e6140, L_000001bdec6e6140, L_000001bdec6e6140;
LS_000001bdec6ddbc0_0_12 .concat [ 1 1 1 1], L_000001bdec6e6140, L_000001bdec6e6140, L_000001bdec6e6140, L_000001bdec6e6140;
LS_000001bdec6ddbc0_0_16 .concat [ 1 1 1 1], L_000001bdec6e6140, L_000001bdec6e6140, L_000001bdec6e6140, L_000001bdec6e6140;
LS_000001bdec6ddbc0_0_20 .concat [ 1 1 1 1], L_000001bdec6e6140, L_000001bdec6e6140, L_000001bdec6e6140, L_000001bdec6e6140;
LS_000001bdec6ddbc0_0_24 .concat [ 1 1 1 1], L_000001bdec6e6140, L_000001bdec6e6140, L_000001bdec6e6140, L_000001bdec6e6140;
LS_000001bdec6ddbc0_0_28 .concat [ 1 1 1 1], L_000001bdec6e6140, L_000001bdec6e6140, L_000001bdec6e6140, L_000001bdec6e6140;
LS_000001bdec6ddbc0_1_0 .concat [ 4 4 4 4], LS_000001bdec6ddbc0_0_0, LS_000001bdec6ddbc0_0_4, LS_000001bdec6ddbc0_0_8, LS_000001bdec6ddbc0_0_12;
LS_000001bdec6ddbc0_1_4 .concat [ 4 4 4 4], LS_000001bdec6ddbc0_0_16, LS_000001bdec6ddbc0_0_20, LS_000001bdec6ddbc0_0_24, LS_000001bdec6ddbc0_0_28;
L_000001bdec6ddbc0 .concat [ 16 16 0 0], LS_000001bdec6ddbc0_1_0, LS_000001bdec6ddbc0_1_4;
L_000001bdec6dce00 .part L_000001bdec6e1cc0, 1, 1;
LS_000001bdec6dcea0_0_0 .concat [ 1 1 1 1], L_000001bdec6e6060, L_000001bdec6e6060, L_000001bdec6e6060, L_000001bdec6e6060;
LS_000001bdec6dcea0_0_4 .concat [ 1 1 1 1], L_000001bdec6e6060, L_000001bdec6e6060, L_000001bdec6e6060, L_000001bdec6e6060;
LS_000001bdec6dcea0_0_8 .concat [ 1 1 1 1], L_000001bdec6e6060, L_000001bdec6e6060, L_000001bdec6e6060, L_000001bdec6e6060;
LS_000001bdec6dcea0_0_12 .concat [ 1 1 1 1], L_000001bdec6e6060, L_000001bdec6e6060, L_000001bdec6e6060, L_000001bdec6e6060;
LS_000001bdec6dcea0_0_16 .concat [ 1 1 1 1], L_000001bdec6e6060, L_000001bdec6e6060, L_000001bdec6e6060, L_000001bdec6e6060;
LS_000001bdec6dcea0_0_20 .concat [ 1 1 1 1], L_000001bdec6e6060, L_000001bdec6e6060, L_000001bdec6e6060, L_000001bdec6e6060;
LS_000001bdec6dcea0_0_24 .concat [ 1 1 1 1], L_000001bdec6e6060, L_000001bdec6e6060, L_000001bdec6e6060, L_000001bdec6e6060;
LS_000001bdec6dcea0_0_28 .concat [ 1 1 1 1], L_000001bdec6e6060, L_000001bdec6e6060, L_000001bdec6e6060, L_000001bdec6e6060;
LS_000001bdec6dcea0_1_0 .concat [ 4 4 4 4], LS_000001bdec6dcea0_0_0, LS_000001bdec6dcea0_0_4, LS_000001bdec6dcea0_0_8, LS_000001bdec6dcea0_0_12;
LS_000001bdec6dcea0_1_4 .concat [ 4 4 4 4], LS_000001bdec6dcea0_0_16, LS_000001bdec6dcea0_0_20, LS_000001bdec6dcea0_0_24, LS_000001bdec6dcea0_0_28;
L_000001bdec6dcea0 .concat [ 16 16 0 0], LS_000001bdec6dcea0_1_0, LS_000001bdec6dcea0_1_4;
L_000001bdec6de0c0 .part L_000001bdec6e1cc0, 0, 1;
LS_000001bdec6dd3a0_0_0 .concat [ 1 1 1 1], L_000001bdec6de0c0, L_000001bdec6de0c0, L_000001bdec6de0c0, L_000001bdec6de0c0;
LS_000001bdec6dd3a0_0_4 .concat [ 1 1 1 1], L_000001bdec6de0c0, L_000001bdec6de0c0, L_000001bdec6de0c0, L_000001bdec6de0c0;
LS_000001bdec6dd3a0_0_8 .concat [ 1 1 1 1], L_000001bdec6de0c0, L_000001bdec6de0c0, L_000001bdec6de0c0, L_000001bdec6de0c0;
LS_000001bdec6dd3a0_0_12 .concat [ 1 1 1 1], L_000001bdec6de0c0, L_000001bdec6de0c0, L_000001bdec6de0c0, L_000001bdec6de0c0;
LS_000001bdec6dd3a0_0_16 .concat [ 1 1 1 1], L_000001bdec6de0c0, L_000001bdec6de0c0, L_000001bdec6de0c0, L_000001bdec6de0c0;
LS_000001bdec6dd3a0_0_20 .concat [ 1 1 1 1], L_000001bdec6de0c0, L_000001bdec6de0c0, L_000001bdec6de0c0, L_000001bdec6de0c0;
LS_000001bdec6dd3a0_0_24 .concat [ 1 1 1 1], L_000001bdec6de0c0, L_000001bdec6de0c0, L_000001bdec6de0c0, L_000001bdec6de0c0;
LS_000001bdec6dd3a0_0_28 .concat [ 1 1 1 1], L_000001bdec6de0c0, L_000001bdec6de0c0, L_000001bdec6de0c0, L_000001bdec6de0c0;
LS_000001bdec6dd3a0_1_0 .concat [ 4 4 4 4], LS_000001bdec6dd3a0_0_0, LS_000001bdec6dd3a0_0_4, LS_000001bdec6dd3a0_0_8, LS_000001bdec6dd3a0_0_12;
LS_000001bdec6dd3a0_1_4 .concat [ 4 4 4 4], LS_000001bdec6dd3a0_0_16, LS_000001bdec6dd3a0_0_20, LS_000001bdec6dd3a0_0_24, LS_000001bdec6dd3a0_0_28;
L_000001bdec6dd3a0 .concat [ 16 16 0 0], LS_000001bdec6dd3a0_1_0, LS_000001bdec6dd3a0_1_4;
L_000001bdec6dd440 .part L_000001bdec6e1cc0, 1, 1;
LS_000001bdec6de200_0_0 .concat [ 1 1 1 1], L_000001bdec6dd440, L_000001bdec6dd440, L_000001bdec6dd440, L_000001bdec6dd440;
LS_000001bdec6de200_0_4 .concat [ 1 1 1 1], L_000001bdec6dd440, L_000001bdec6dd440, L_000001bdec6dd440, L_000001bdec6dd440;
LS_000001bdec6de200_0_8 .concat [ 1 1 1 1], L_000001bdec6dd440, L_000001bdec6dd440, L_000001bdec6dd440, L_000001bdec6dd440;
LS_000001bdec6de200_0_12 .concat [ 1 1 1 1], L_000001bdec6dd440, L_000001bdec6dd440, L_000001bdec6dd440, L_000001bdec6dd440;
LS_000001bdec6de200_0_16 .concat [ 1 1 1 1], L_000001bdec6dd440, L_000001bdec6dd440, L_000001bdec6dd440, L_000001bdec6dd440;
LS_000001bdec6de200_0_20 .concat [ 1 1 1 1], L_000001bdec6dd440, L_000001bdec6dd440, L_000001bdec6dd440, L_000001bdec6dd440;
LS_000001bdec6de200_0_24 .concat [ 1 1 1 1], L_000001bdec6dd440, L_000001bdec6dd440, L_000001bdec6dd440, L_000001bdec6dd440;
LS_000001bdec6de200_0_28 .concat [ 1 1 1 1], L_000001bdec6dd440, L_000001bdec6dd440, L_000001bdec6dd440, L_000001bdec6dd440;
LS_000001bdec6de200_1_0 .concat [ 4 4 4 4], LS_000001bdec6de200_0_0, LS_000001bdec6de200_0_4, LS_000001bdec6de200_0_8, LS_000001bdec6de200_0_12;
LS_000001bdec6de200_1_4 .concat [ 4 4 4 4], LS_000001bdec6de200_0_16, LS_000001bdec6de200_0_20, LS_000001bdec6de200_0_24, LS_000001bdec6de200_0_28;
L_000001bdec6de200 .concat [ 16 16 0 0], LS_000001bdec6de200_1_0, LS_000001bdec6de200_1_4;
L_000001bdec6dc0e0 .part L_000001bdec6e1cc0, 0, 1;
LS_000001bdec6dcfe0_0_0 .concat [ 1 1 1 1], L_000001bdec74af90, L_000001bdec74af90, L_000001bdec74af90, L_000001bdec74af90;
LS_000001bdec6dcfe0_0_4 .concat [ 1 1 1 1], L_000001bdec74af90, L_000001bdec74af90, L_000001bdec74af90, L_000001bdec74af90;
LS_000001bdec6dcfe0_0_8 .concat [ 1 1 1 1], L_000001bdec74af90, L_000001bdec74af90, L_000001bdec74af90, L_000001bdec74af90;
LS_000001bdec6dcfe0_0_12 .concat [ 1 1 1 1], L_000001bdec74af90, L_000001bdec74af90, L_000001bdec74af90, L_000001bdec74af90;
LS_000001bdec6dcfe0_0_16 .concat [ 1 1 1 1], L_000001bdec74af90, L_000001bdec74af90, L_000001bdec74af90, L_000001bdec74af90;
LS_000001bdec6dcfe0_0_20 .concat [ 1 1 1 1], L_000001bdec74af90, L_000001bdec74af90, L_000001bdec74af90, L_000001bdec74af90;
LS_000001bdec6dcfe0_0_24 .concat [ 1 1 1 1], L_000001bdec74af90, L_000001bdec74af90, L_000001bdec74af90, L_000001bdec74af90;
LS_000001bdec6dcfe0_0_28 .concat [ 1 1 1 1], L_000001bdec74af90, L_000001bdec74af90, L_000001bdec74af90, L_000001bdec74af90;
LS_000001bdec6dcfe0_1_0 .concat [ 4 4 4 4], LS_000001bdec6dcfe0_0_0, LS_000001bdec6dcfe0_0_4, LS_000001bdec6dcfe0_0_8, LS_000001bdec6dcfe0_0_12;
LS_000001bdec6dcfe0_1_4 .concat [ 4 4 4 4], LS_000001bdec6dcfe0_0_16, LS_000001bdec6dcfe0_0_20, LS_000001bdec6dcfe0_0_24, LS_000001bdec6dcfe0_0_28;
L_000001bdec6dcfe0 .concat [ 16 16 0 0], LS_000001bdec6dcfe0_1_0, LS_000001bdec6dcfe0_1_4;
L_000001bdec6dd120 .part L_000001bdec6e1cc0, 1, 1;
LS_000001bdec6dc900_0_0 .concat [ 1 1 1 1], L_000001bdec6dd120, L_000001bdec6dd120, L_000001bdec6dd120, L_000001bdec6dd120;
LS_000001bdec6dc900_0_4 .concat [ 1 1 1 1], L_000001bdec6dd120, L_000001bdec6dd120, L_000001bdec6dd120, L_000001bdec6dd120;
LS_000001bdec6dc900_0_8 .concat [ 1 1 1 1], L_000001bdec6dd120, L_000001bdec6dd120, L_000001bdec6dd120, L_000001bdec6dd120;
LS_000001bdec6dc900_0_12 .concat [ 1 1 1 1], L_000001bdec6dd120, L_000001bdec6dd120, L_000001bdec6dd120, L_000001bdec6dd120;
LS_000001bdec6dc900_0_16 .concat [ 1 1 1 1], L_000001bdec6dd120, L_000001bdec6dd120, L_000001bdec6dd120, L_000001bdec6dd120;
LS_000001bdec6dc900_0_20 .concat [ 1 1 1 1], L_000001bdec6dd120, L_000001bdec6dd120, L_000001bdec6dd120, L_000001bdec6dd120;
LS_000001bdec6dc900_0_24 .concat [ 1 1 1 1], L_000001bdec6dd120, L_000001bdec6dd120, L_000001bdec6dd120, L_000001bdec6dd120;
LS_000001bdec6dc900_0_28 .concat [ 1 1 1 1], L_000001bdec6dd120, L_000001bdec6dd120, L_000001bdec6dd120, L_000001bdec6dd120;
LS_000001bdec6dc900_1_0 .concat [ 4 4 4 4], LS_000001bdec6dc900_0_0, LS_000001bdec6dc900_0_4, LS_000001bdec6dc900_0_8, LS_000001bdec6dc900_0_12;
LS_000001bdec6dc900_1_4 .concat [ 4 4 4 4], LS_000001bdec6dc900_0_16, LS_000001bdec6dc900_0_20, LS_000001bdec6dc900_0_24, LS_000001bdec6dc900_0_28;
L_000001bdec6dc900 .concat [ 16 16 0 0], LS_000001bdec6dc900_1_0, LS_000001bdec6dc900_1_4;
L_000001bdec6de2a0 .part L_000001bdec6e1cc0, 0, 1;
LS_000001bdec6dd580_0_0 .concat [ 1 1 1 1], L_000001bdec6de2a0, L_000001bdec6de2a0, L_000001bdec6de2a0, L_000001bdec6de2a0;
LS_000001bdec6dd580_0_4 .concat [ 1 1 1 1], L_000001bdec6de2a0, L_000001bdec6de2a0, L_000001bdec6de2a0, L_000001bdec6de2a0;
LS_000001bdec6dd580_0_8 .concat [ 1 1 1 1], L_000001bdec6de2a0, L_000001bdec6de2a0, L_000001bdec6de2a0, L_000001bdec6de2a0;
LS_000001bdec6dd580_0_12 .concat [ 1 1 1 1], L_000001bdec6de2a0, L_000001bdec6de2a0, L_000001bdec6de2a0, L_000001bdec6de2a0;
LS_000001bdec6dd580_0_16 .concat [ 1 1 1 1], L_000001bdec6de2a0, L_000001bdec6de2a0, L_000001bdec6de2a0, L_000001bdec6de2a0;
LS_000001bdec6dd580_0_20 .concat [ 1 1 1 1], L_000001bdec6de2a0, L_000001bdec6de2a0, L_000001bdec6de2a0, L_000001bdec6de2a0;
LS_000001bdec6dd580_0_24 .concat [ 1 1 1 1], L_000001bdec6de2a0, L_000001bdec6de2a0, L_000001bdec6de2a0, L_000001bdec6de2a0;
LS_000001bdec6dd580_0_28 .concat [ 1 1 1 1], L_000001bdec6de2a0, L_000001bdec6de2a0, L_000001bdec6de2a0, L_000001bdec6de2a0;
LS_000001bdec6dd580_1_0 .concat [ 4 4 4 4], LS_000001bdec6dd580_0_0, LS_000001bdec6dd580_0_4, LS_000001bdec6dd580_0_8, LS_000001bdec6dd580_0_12;
LS_000001bdec6dd580_1_4 .concat [ 4 4 4 4], LS_000001bdec6dd580_0_16, LS_000001bdec6dd580_0_20, LS_000001bdec6dd580_0_24, LS_000001bdec6dd580_0_28;
L_000001bdec6dd580 .concat [ 16 16 0 0], LS_000001bdec6dd580_1_0, LS_000001bdec6dd580_1_4;
S_000001bdec6a9c00 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001bdec6aa3d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bdec6e5f10 .functor AND 32, L_000001bdec6dc040, L_000001bdec6ddbc0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bdec6ab990_0 .net "in1", 31 0, L_000001bdec6dc040;  1 drivers
v000001bdec6ac9d0_0 .net "in2", 31 0, L_000001bdec6ddbc0;  1 drivers
v000001bdec6ac610_0 .net "out", 31 0, L_000001bdec6e5f10;  alias, 1 drivers
S_000001bdec6a98e0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001bdec6aa3d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bdec6e5ff0 .functor AND 32, L_000001bdec6dcea0, L_000001bdec6dd3a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bdec6ab210_0 .net "in1", 31 0, L_000001bdec6dcea0;  1 drivers
v000001bdec6aae50_0 .net "in2", 31 0, L_000001bdec6dd3a0;  1 drivers
v000001bdec6aced0_0 .net "out", 31 0, L_000001bdec6e5ff0;  alias, 1 drivers
S_000001bdec6aa560 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001bdec6aa3d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bdec620eb0 .functor AND 32, L_000001bdec6de200, L_000001bdec6dcfe0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bdec6ab490_0 .net "in1", 31 0, L_000001bdec6de200;  1 drivers
v000001bdec6aa950_0 .net "in2", 31 0, L_000001bdec6dcfe0;  1 drivers
v000001bdec6acd90_0 .net "out", 31 0, L_000001bdec620eb0;  alias, 1 drivers
S_000001bdec6a9a70 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001bdec6aa3d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bdec74b380 .functor AND 32, L_000001bdec6dc900, L_000001bdec6dd580, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bdec6ac7f0_0 .net "in1", 31 0, L_000001bdec6dc900;  1 drivers
v000001bdec6ab5d0_0 .net "in2", 31 0, L_000001bdec6dd580;  1 drivers
v000001bdec6aa9f0_0 .net "out", 31 0, L_000001bdec74b380;  alias, 1 drivers
S_000001bdec6a9750 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001bdec4aca50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001bdec629140 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001bdec74a120 .functor NOT 1, L_000001bdec6dd1c0, C4<0>, C4<0>, C4<0>;
L_000001bdec74b620 .functor NOT 1, L_000001bdec6dd260, C4<0>, C4<0>, C4<0>;
L_000001bdec74b000 .functor NOT 1, L_000001bdec6dd8a0, C4<0>, C4<0>, C4<0>;
L_000001bdec74a200 .functor NOT 1, L_000001bdec6dc2c0, C4<0>, C4<0>, C4<0>;
L_000001bdec74ac10 .functor AND 32, L_000001bdec74a970, v000001bdec6b1af0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bdec74ad60 .functor AND 32, L_000001bdec74a820, L_000001bdec767b40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bdec74a270 .functor OR 32, L_000001bdec74ac10, L_000001bdec74ad60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bdec74b150 .functor AND 32, L_000001bdec74b700, v000001bdec6a4b30_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bdec74aa50 .functor OR 32, L_000001bdec74a270, L_000001bdec74b150, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bdec74b7e0 .functor AND 32, L_000001bdec74b770, L_000001bdec6dc360, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bdec74b5b0 .functor OR 32, L_000001bdec74aa50, L_000001bdec74b7e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bdec6ade70_0 .net *"_ivl_1", 0 0, L_000001bdec6dd1c0;  1 drivers
v000001bdec6ae050_0 .net *"_ivl_13", 0 0, L_000001bdec6dd8a0;  1 drivers
v000001bdec6ad150_0 .net *"_ivl_14", 0 0, L_000001bdec74b000;  1 drivers
v000001bdec6addd0_0 .net *"_ivl_19", 0 0, L_000001bdec6dc180;  1 drivers
v000001bdec6ae2d0_0 .net *"_ivl_2", 0 0, L_000001bdec74a120;  1 drivers
v000001bdec6ae370_0 .net *"_ivl_23", 0 0, L_000001bdec6dd6c0;  1 drivers
v000001bdec6adb50_0 .net *"_ivl_27", 0 0, L_000001bdec6dc2c0;  1 drivers
v000001bdec6ad290_0 .net *"_ivl_28", 0 0, L_000001bdec74a200;  1 drivers
v000001bdec6ae190_0 .net *"_ivl_33", 0 0, L_000001bdec6dd760;  1 drivers
v000001bdec6ae0f0_0 .net *"_ivl_37", 0 0, L_000001bdec6dc5e0;  1 drivers
v000001bdec6ad010_0 .net *"_ivl_40", 31 0, L_000001bdec74ac10;  1 drivers
v000001bdec6ad330_0 .net *"_ivl_42", 31 0, L_000001bdec74ad60;  1 drivers
v000001bdec6adc90_0 .net *"_ivl_44", 31 0, L_000001bdec74a270;  1 drivers
v000001bdec6ad510_0 .net *"_ivl_46", 31 0, L_000001bdec74b150;  1 drivers
v000001bdec6ae410_0 .net *"_ivl_48", 31 0, L_000001bdec74aa50;  1 drivers
v000001bdec6ae5f0_0 .net *"_ivl_50", 31 0, L_000001bdec74b7e0;  1 drivers
v000001bdec6ad3d0_0 .net *"_ivl_7", 0 0, L_000001bdec6dd260;  1 drivers
v000001bdec6ad470_0 .net *"_ivl_8", 0 0, L_000001bdec74b620;  1 drivers
v000001bdec6ad5b0_0 .net "ina", 31 0, v000001bdec6b1af0_0;  alias, 1 drivers
v000001bdec6ad650_0 .net "inb", 31 0, L_000001bdec767b40;  alias, 1 drivers
v000001bdec6ad970_0 .net "inc", 31 0, v000001bdec6a4b30_0;  alias, 1 drivers
v000001bdec6ad6f0_0 .net "ind", 31 0, L_000001bdec6dc360;  alias, 1 drivers
v000001bdec6ad830_0 .net "out", 31 0, L_000001bdec74b5b0;  alias, 1 drivers
v000001bdec6ad8d0_0 .net "s0", 31 0, L_000001bdec74a970;  1 drivers
v000001bdec6add30_0 .net "s1", 31 0, L_000001bdec74a820;  1 drivers
v000001bdec6adfb0_0 .net "s2", 31 0, L_000001bdec74b700;  1 drivers
v000001bdec6b2c70_0 .net "s3", 31 0, L_000001bdec74b770;  1 drivers
v000001bdec6b0a10_0 .net "sel", 1 0, L_000001bdec6e35c0;  alias, 1 drivers
L_000001bdec6dd1c0 .part L_000001bdec6e35c0, 1, 1;
LS_000001bdec6ddda0_0_0 .concat [ 1 1 1 1], L_000001bdec74a120, L_000001bdec74a120, L_000001bdec74a120, L_000001bdec74a120;
LS_000001bdec6ddda0_0_4 .concat [ 1 1 1 1], L_000001bdec74a120, L_000001bdec74a120, L_000001bdec74a120, L_000001bdec74a120;
LS_000001bdec6ddda0_0_8 .concat [ 1 1 1 1], L_000001bdec74a120, L_000001bdec74a120, L_000001bdec74a120, L_000001bdec74a120;
LS_000001bdec6ddda0_0_12 .concat [ 1 1 1 1], L_000001bdec74a120, L_000001bdec74a120, L_000001bdec74a120, L_000001bdec74a120;
LS_000001bdec6ddda0_0_16 .concat [ 1 1 1 1], L_000001bdec74a120, L_000001bdec74a120, L_000001bdec74a120, L_000001bdec74a120;
LS_000001bdec6ddda0_0_20 .concat [ 1 1 1 1], L_000001bdec74a120, L_000001bdec74a120, L_000001bdec74a120, L_000001bdec74a120;
LS_000001bdec6ddda0_0_24 .concat [ 1 1 1 1], L_000001bdec74a120, L_000001bdec74a120, L_000001bdec74a120, L_000001bdec74a120;
LS_000001bdec6ddda0_0_28 .concat [ 1 1 1 1], L_000001bdec74a120, L_000001bdec74a120, L_000001bdec74a120, L_000001bdec74a120;
LS_000001bdec6ddda0_1_0 .concat [ 4 4 4 4], LS_000001bdec6ddda0_0_0, LS_000001bdec6ddda0_0_4, LS_000001bdec6ddda0_0_8, LS_000001bdec6ddda0_0_12;
LS_000001bdec6ddda0_1_4 .concat [ 4 4 4 4], LS_000001bdec6ddda0_0_16, LS_000001bdec6ddda0_0_20, LS_000001bdec6ddda0_0_24, LS_000001bdec6ddda0_0_28;
L_000001bdec6ddda0 .concat [ 16 16 0 0], LS_000001bdec6ddda0_1_0, LS_000001bdec6ddda0_1_4;
L_000001bdec6dd260 .part L_000001bdec6e35c0, 0, 1;
LS_000001bdec6de3e0_0_0 .concat [ 1 1 1 1], L_000001bdec74b620, L_000001bdec74b620, L_000001bdec74b620, L_000001bdec74b620;
LS_000001bdec6de3e0_0_4 .concat [ 1 1 1 1], L_000001bdec74b620, L_000001bdec74b620, L_000001bdec74b620, L_000001bdec74b620;
LS_000001bdec6de3e0_0_8 .concat [ 1 1 1 1], L_000001bdec74b620, L_000001bdec74b620, L_000001bdec74b620, L_000001bdec74b620;
LS_000001bdec6de3e0_0_12 .concat [ 1 1 1 1], L_000001bdec74b620, L_000001bdec74b620, L_000001bdec74b620, L_000001bdec74b620;
LS_000001bdec6de3e0_0_16 .concat [ 1 1 1 1], L_000001bdec74b620, L_000001bdec74b620, L_000001bdec74b620, L_000001bdec74b620;
LS_000001bdec6de3e0_0_20 .concat [ 1 1 1 1], L_000001bdec74b620, L_000001bdec74b620, L_000001bdec74b620, L_000001bdec74b620;
LS_000001bdec6de3e0_0_24 .concat [ 1 1 1 1], L_000001bdec74b620, L_000001bdec74b620, L_000001bdec74b620, L_000001bdec74b620;
LS_000001bdec6de3e0_0_28 .concat [ 1 1 1 1], L_000001bdec74b620, L_000001bdec74b620, L_000001bdec74b620, L_000001bdec74b620;
LS_000001bdec6de3e0_1_0 .concat [ 4 4 4 4], LS_000001bdec6de3e0_0_0, LS_000001bdec6de3e0_0_4, LS_000001bdec6de3e0_0_8, LS_000001bdec6de3e0_0_12;
LS_000001bdec6de3e0_1_4 .concat [ 4 4 4 4], LS_000001bdec6de3e0_0_16, LS_000001bdec6de3e0_0_20, LS_000001bdec6de3e0_0_24, LS_000001bdec6de3e0_0_28;
L_000001bdec6de3e0 .concat [ 16 16 0 0], LS_000001bdec6de3e0_1_0, LS_000001bdec6de3e0_1_4;
L_000001bdec6dd8a0 .part L_000001bdec6e35c0, 1, 1;
LS_000001bdec6dd620_0_0 .concat [ 1 1 1 1], L_000001bdec74b000, L_000001bdec74b000, L_000001bdec74b000, L_000001bdec74b000;
LS_000001bdec6dd620_0_4 .concat [ 1 1 1 1], L_000001bdec74b000, L_000001bdec74b000, L_000001bdec74b000, L_000001bdec74b000;
LS_000001bdec6dd620_0_8 .concat [ 1 1 1 1], L_000001bdec74b000, L_000001bdec74b000, L_000001bdec74b000, L_000001bdec74b000;
LS_000001bdec6dd620_0_12 .concat [ 1 1 1 1], L_000001bdec74b000, L_000001bdec74b000, L_000001bdec74b000, L_000001bdec74b000;
LS_000001bdec6dd620_0_16 .concat [ 1 1 1 1], L_000001bdec74b000, L_000001bdec74b000, L_000001bdec74b000, L_000001bdec74b000;
LS_000001bdec6dd620_0_20 .concat [ 1 1 1 1], L_000001bdec74b000, L_000001bdec74b000, L_000001bdec74b000, L_000001bdec74b000;
LS_000001bdec6dd620_0_24 .concat [ 1 1 1 1], L_000001bdec74b000, L_000001bdec74b000, L_000001bdec74b000, L_000001bdec74b000;
LS_000001bdec6dd620_0_28 .concat [ 1 1 1 1], L_000001bdec74b000, L_000001bdec74b000, L_000001bdec74b000, L_000001bdec74b000;
LS_000001bdec6dd620_1_0 .concat [ 4 4 4 4], LS_000001bdec6dd620_0_0, LS_000001bdec6dd620_0_4, LS_000001bdec6dd620_0_8, LS_000001bdec6dd620_0_12;
LS_000001bdec6dd620_1_4 .concat [ 4 4 4 4], LS_000001bdec6dd620_0_16, LS_000001bdec6dd620_0_20, LS_000001bdec6dd620_0_24, LS_000001bdec6dd620_0_28;
L_000001bdec6dd620 .concat [ 16 16 0 0], LS_000001bdec6dd620_1_0, LS_000001bdec6dd620_1_4;
L_000001bdec6dc180 .part L_000001bdec6e35c0, 0, 1;
LS_000001bdec6de340_0_0 .concat [ 1 1 1 1], L_000001bdec6dc180, L_000001bdec6dc180, L_000001bdec6dc180, L_000001bdec6dc180;
LS_000001bdec6de340_0_4 .concat [ 1 1 1 1], L_000001bdec6dc180, L_000001bdec6dc180, L_000001bdec6dc180, L_000001bdec6dc180;
LS_000001bdec6de340_0_8 .concat [ 1 1 1 1], L_000001bdec6dc180, L_000001bdec6dc180, L_000001bdec6dc180, L_000001bdec6dc180;
LS_000001bdec6de340_0_12 .concat [ 1 1 1 1], L_000001bdec6dc180, L_000001bdec6dc180, L_000001bdec6dc180, L_000001bdec6dc180;
LS_000001bdec6de340_0_16 .concat [ 1 1 1 1], L_000001bdec6dc180, L_000001bdec6dc180, L_000001bdec6dc180, L_000001bdec6dc180;
LS_000001bdec6de340_0_20 .concat [ 1 1 1 1], L_000001bdec6dc180, L_000001bdec6dc180, L_000001bdec6dc180, L_000001bdec6dc180;
LS_000001bdec6de340_0_24 .concat [ 1 1 1 1], L_000001bdec6dc180, L_000001bdec6dc180, L_000001bdec6dc180, L_000001bdec6dc180;
LS_000001bdec6de340_0_28 .concat [ 1 1 1 1], L_000001bdec6dc180, L_000001bdec6dc180, L_000001bdec6dc180, L_000001bdec6dc180;
LS_000001bdec6de340_1_0 .concat [ 4 4 4 4], LS_000001bdec6de340_0_0, LS_000001bdec6de340_0_4, LS_000001bdec6de340_0_8, LS_000001bdec6de340_0_12;
LS_000001bdec6de340_1_4 .concat [ 4 4 4 4], LS_000001bdec6de340_0_16, LS_000001bdec6de340_0_20, LS_000001bdec6de340_0_24, LS_000001bdec6de340_0_28;
L_000001bdec6de340 .concat [ 16 16 0 0], LS_000001bdec6de340_1_0, LS_000001bdec6de340_1_4;
L_000001bdec6dd6c0 .part L_000001bdec6e35c0, 1, 1;
LS_000001bdec6de480_0_0 .concat [ 1 1 1 1], L_000001bdec6dd6c0, L_000001bdec6dd6c0, L_000001bdec6dd6c0, L_000001bdec6dd6c0;
LS_000001bdec6de480_0_4 .concat [ 1 1 1 1], L_000001bdec6dd6c0, L_000001bdec6dd6c0, L_000001bdec6dd6c0, L_000001bdec6dd6c0;
LS_000001bdec6de480_0_8 .concat [ 1 1 1 1], L_000001bdec6dd6c0, L_000001bdec6dd6c0, L_000001bdec6dd6c0, L_000001bdec6dd6c0;
LS_000001bdec6de480_0_12 .concat [ 1 1 1 1], L_000001bdec6dd6c0, L_000001bdec6dd6c0, L_000001bdec6dd6c0, L_000001bdec6dd6c0;
LS_000001bdec6de480_0_16 .concat [ 1 1 1 1], L_000001bdec6dd6c0, L_000001bdec6dd6c0, L_000001bdec6dd6c0, L_000001bdec6dd6c0;
LS_000001bdec6de480_0_20 .concat [ 1 1 1 1], L_000001bdec6dd6c0, L_000001bdec6dd6c0, L_000001bdec6dd6c0, L_000001bdec6dd6c0;
LS_000001bdec6de480_0_24 .concat [ 1 1 1 1], L_000001bdec6dd6c0, L_000001bdec6dd6c0, L_000001bdec6dd6c0, L_000001bdec6dd6c0;
LS_000001bdec6de480_0_28 .concat [ 1 1 1 1], L_000001bdec6dd6c0, L_000001bdec6dd6c0, L_000001bdec6dd6c0, L_000001bdec6dd6c0;
LS_000001bdec6de480_1_0 .concat [ 4 4 4 4], LS_000001bdec6de480_0_0, LS_000001bdec6de480_0_4, LS_000001bdec6de480_0_8, LS_000001bdec6de480_0_12;
LS_000001bdec6de480_1_4 .concat [ 4 4 4 4], LS_000001bdec6de480_0_16, LS_000001bdec6de480_0_20, LS_000001bdec6de480_0_24, LS_000001bdec6de480_0_28;
L_000001bdec6de480 .concat [ 16 16 0 0], LS_000001bdec6de480_1_0, LS_000001bdec6de480_1_4;
L_000001bdec6dc2c0 .part L_000001bdec6e35c0, 0, 1;
LS_000001bdec6de5c0_0_0 .concat [ 1 1 1 1], L_000001bdec74a200, L_000001bdec74a200, L_000001bdec74a200, L_000001bdec74a200;
LS_000001bdec6de5c0_0_4 .concat [ 1 1 1 1], L_000001bdec74a200, L_000001bdec74a200, L_000001bdec74a200, L_000001bdec74a200;
LS_000001bdec6de5c0_0_8 .concat [ 1 1 1 1], L_000001bdec74a200, L_000001bdec74a200, L_000001bdec74a200, L_000001bdec74a200;
LS_000001bdec6de5c0_0_12 .concat [ 1 1 1 1], L_000001bdec74a200, L_000001bdec74a200, L_000001bdec74a200, L_000001bdec74a200;
LS_000001bdec6de5c0_0_16 .concat [ 1 1 1 1], L_000001bdec74a200, L_000001bdec74a200, L_000001bdec74a200, L_000001bdec74a200;
LS_000001bdec6de5c0_0_20 .concat [ 1 1 1 1], L_000001bdec74a200, L_000001bdec74a200, L_000001bdec74a200, L_000001bdec74a200;
LS_000001bdec6de5c0_0_24 .concat [ 1 1 1 1], L_000001bdec74a200, L_000001bdec74a200, L_000001bdec74a200, L_000001bdec74a200;
LS_000001bdec6de5c0_0_28 .concat [ 1 1 1 1], L_000001bdec74a200, L_000001bdec74a200, L_000001bdec74a200, L_000001bdec74a200;
LS_000001bdec6de5c0_1_0 .concat [ 4 4 4 4], LS_000001bdec6de5c0_0_0, LS_000001bdec6de5c0_0_4, LS_000001bdec6de5c0_0_8, LS_000001bdec6de5c0_0_12;
LS_000001bdec6de5c0_1_4 .concat [ 4 4 4 4], LS_000001bdec6de5c0_0_16, LS_000001bdec6de5c0_0_20, LS_000001bdec6de5c0_0_24, LS_000001bdec6de5c0_0_28;
L_000001bdec6de5c0 .concat [ 16 16 0 0], LS_000001bdec6de5c0_1_0, LS_000001bdec6de5c0_1_4;
L_000001bdec6dd760 .part L_000001bdec6e35c0, 1, 1;
LS_000001bdec6dd940_0_0 .concat [ 1 1 1 1], L_000001bdec6dd760, L_000001bdec6dd760, L_000001bdec6dd760, L_000001bdec6dd760;
LS_000001bdec6dd940_0_4 .concat [ 1 1 1 1], L_000001bdec6dd760, L_000001bdec6dd760, L_000001bdec6dd760, L_000001bdec6dd760;
LS_000001bdec6dd940_0_8 .concat [ 1 1 1 1], L_000001bdec6dd760, L_000001bdec6dd760, L_000001bdec6dd760, L_000001bdec6dd760;
LS_000001bdec6dd940_0_12 .concat [ 1 1 1 1], L_000001bdec6dd760, L_000001bdec6dd760, L_000001bdec6dd760, L_000001bdec6dd760;
LS_000001bdec6dd940_0_16 .concat [ 1 1 1 1], L_000001bdec6dd760, L_000001bdec6dd760, L_000001bdec6dd760, L_000001bdec6dd760;
LS_000001bdec6dd940_0_20 .concat [ 1 1 1 1], L_000001bdec6dd760, L_000001bdec6dd760, L_000001bdec6dd760, L_000001bdec6dd760;
LS_000001bdec6dd940_0_24 .concat [ 1 1 1 1], L_000001bdec6dd760, L_000001bdec6dd760, L_000001bdec6dd760, L_000001bdec6dd760;
LS_000001bdec6dd940_0_28 .concat [ 1 1 1 1], L_000001bdec6dd760, L_000001bdec6dd760, L_000001bdec6dd760, L_000001bdec6dd760;
LS_000001bdec6dd940_1_0 .concat [ 4 4 4 4], LS_000001bdec6dd940_0_0, LS_000001bdec6dd940_0_4, LS_000001bdec6dd940_0_8, LS_000001bdec6dd940_0_12;
LS_000001bdec6dd940_1_4 .concat [ 4 4 4 4], LS_000001bdec6dd940_0_16, LS_000001bdec6dd940_0_20, LS_000001bdec6dd940_0_24, LS_000001bdec6dd940_0_28;
L_000001bdec6dd940 .concat [ 16 16 0 0], LS_000001bdec6dd940_1_0, LS_000001bdec6dd940_1_4;
L_000001bdec6dc5e0 .part L_000001bdec6e35c0, 0, 1;
LS_000001bdec6dbf00_0_0 .concat [ 1 1 1 1], L_000001bdec6dc5e0, L_000001bdec6dc5e0, L_000001bdec6dc5e0, L_000001bdec6dc5e0;
LS_000001bdec6dbf00_0_4 .concat [ 1 1 1 1], L_000001bdec6dc5e0, L_000001bdec6dc5e0, L_000001bdec6dc5e0, L_000001bdec6dc5e0;
LS_000001bdec6dbf00_0_8 .concat [ 1 1 1 1], L_000001bdec6dc5e0, L_000001bdec6dc5e0, L_000001bdec6dc5e0, L_000001bdec6dc5e0;
LS_000001bdec6dbf00_0_12 .concat [ 1 1 1 1], L_000001bdec6dc5e0, L_000001bdec6dc5e0, L_000001bdec6dc5e0, L_000001bdec6dc5e0;
LS_000001bdec6dbf00_0_16 .concat [ 1 1 1 1], L_000001bdec6dc5e0, L_000001bdec6dc5e0, L_000001bdec6dc5e0, L_000001bdec6dc5e0;
LS_000001bdec6dbf00_0_20 .concat [ 1 1 1 1], L_000001bdec6dc5e0, L_000001bdec6dc5e0, L_000001bdec6dc5e0, L_000001bdec6dc5e0;
LS_000001bdec6dbf00_0_24 .concat [ 1 1 1 1], L_000001bdec6dc5e0, L_000001bdec6dc5e0, L_000001bdec6dc5e0, L_000001bdec6dc5e0;
LS_000001bdec6dbf00_0_28 .concat [ 1 1 1 1], L_000001bdec6dc5e0, L_000001bdec6dc5e0, L_000001bdec6dc5e0, L_000001bdec6dc5e0;
LS_000001bdec6dbf00_1_0 .concat [ 4 4 4 4], LS_000001bdec6dbf00_0_0, LS_000001bdec6dbf00_0_4, LS_000001bdec6dbf00_0_8, LS_000001bdec6dbf00_0_12;
LS_000001bdec6dbf00_1_4 .concat [ 4 4 4 4], LS_000001bdec6dbf00_0_16, LS_000001bdec6dbf00_0_20, LS_000001bdec6dbf00_0_24, LS_000001bdec6dbf00_0_28;
L_000001bdec6dbf00 .concat [ 16 16 0 0], LS_000001bdec6dbf00_1_0, LS_000001bdec6dbf00_1_4;
S_000001bdec6a9d90 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001bdec6a9750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bdec74a970 .functor AND 32, L_000001bdec6ddda0, L_000001bdec6de3e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bdec6ab0d0_0 .net "in1", 31 0, L_000001bdec6ddda0;  1 drivers
v000001bdec6ada10_0 .net "in2", 31 0, L_000001bdec6de3e0;  1 drivers
v000001bdec6acf70_0 .net "out", 31 0, L_000001bdec74a970;  alias, 1 drivers
S_000001bdec6a9f20 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001bdec6a9750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bdec74a820 .functor AND 32, L_000001bdec6dd620, L_000001bdec6de340, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bdec6adab0_0 .net "in1", 31 0, L_000001bdec6dd620;  1 drivers
v000001bdec6ad790_0 .net "in2", 31 0, L_000001bdec6de340;  1 drivers
v000001bdec6adbf0_0 .net "out", 31 0, L_000001bdec74a820;  alias, 1 drivers
S_000001bdec6aa0b0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001bdec6a9750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bdec74b700 .functor AND 32, L_000001bdec6de480, L_000001bdec6de5c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bdec6ad1f0_0 .net "in1", 31 0, L_000001bdec6de480;  1 drivers
v000001bdec6adf10_0 .net "in2", 31 0, L_000001bdec6de5c0;  1 drivers
v000001bdec6ae4b0_0 .net "out", 31 0, L_000001bdec74b700;  alias, 1 drivers
S_000001bdec6b0390 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001bdec6a9750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001bdec74b770 .functor AND 32, L_000001bdec6dd940, L_000001bdec6dbf00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001bdec6ad0b0_0 .net "in1", 31 0, L_000001bdec6dd940;  1 drivers
v000001bdec6ae550_0 .net "in2", 31 0, L_000001bdec6dbf00;  1 drivers
v000001bdec6ae230_0 .net "out", 31 0, L_000001bdec74b770;  alias, 1 drivers
S_000001bdec6ae900 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001bdec4896a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001bdec6b4740 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bdec6b4778 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bdec6b47b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bdec6b47e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bdec6b4820 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bdec6b4858 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bdec6b4890 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bdec6b48c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bdec6b4900 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bdec6b4938 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bdec6b4970 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bdec6b49a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bdec6b49e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bdec6b4a18 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bdec6b4a50 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bdec6b4a88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bdec6b4ac0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bdec6b4af8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bdec6b4b30 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bdec6b4b68 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bdec6b4ba0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bdec6b4bd8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bdec6b4c10 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bdec6b4c48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bdec6b4c80 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bdec6b21d0_0 .var "EX1_PC", 31 0;
v000001bdec6b1730_0 .var "EX1_PFC", 31 0;
v000001bdec6b2a90_0 .var "EX1_forward_to_B", 31 0;
v000001bdec6b2d10_0 .var "EX1_is_beq", 0 0;
v000001bdec6b2810_0 .var "EX1_is_bne", 0 0;
v000001bdec6b1c30_0 .var "EX1_is_jal", 0 0;
v000001bdec6b1550_0 .var "EX1_is_jr", 0 0;
v000001bdec6b1910_0 .var "EX1_is_oper2_immed", 0 0;
v000001bdec6b2090_0 .var "EX1_memread", 0 0;
v000001bdec6b0c90_0 .var "EX1_memwrite", 0 0;
v000001bdec6b0830_0 .var "EX1_opcode", 11 0;
v000001bdec6b2590_0 .var "EX1_predicted", 0 0;
v000001bdec6b24f0_0 .var "EX1_rd_ind", 4 0;
v000001bdec6b28b0_0 .var "EX1_rd_indzero", 0 0;
v000001bdec6b0f10_0 .var "EX1_regwrite", 0 0;
v000001bdec6b1870_0 .var "EX1_rs1", 31 0;
v000001bdec6b0b50_0 .var "EX1_rs1_ind", 4 0;
v000001bdec6b1af0_0 .var "EX1_rs2", 31 0;
v000001bdec6b2b30_0 .var "EX1_rs2_ind", 4 0;
v000001bdec6b1410_0 .net "FLUSH", 0 0, v000001bdec6bb4c0_0;  alias, 1 drivers
v000001bdec6b1cd0_0 .net "ID_PC", 31 0, v000001bdec6b9760_0;  alias, 1 drivers
v000001bdec6b1e10_0 .net "ID_PFC_to_EX", 31 0, L_000001bdec6e3200;  alias, 1 drivers
v000001bdec6b19b0_0 .net "ID_forward_to_B", 31 0, L_000001bdec6e1ea0;  alias, 1 drivers
v000001bdec6b1b90_0 .net "ID_is_beq", 0 0, L_000001bdec6e1360;  alias, 1 drivers
v000001bdec6b2e50_0 .net "ID_is_bne", 0 0, L_000001bdec6e3340;  alias, 1 drivers
v000001bdec6b2db0_0 .net "ID_is_jal", 0 0, L_000001bdec6e3d40;  alias, 1 drivers
v000001bdec6b2630_0 .net "ID_is_jr", 0 0, L_000001bdec6e3660;  alias, 1 drivers
v000001bdec6b2270_0 .net "ID_is_oper2_immed", 0 0, L_000001bdec6e5730;  alias, 1 drivers
v000001bdec6b1eb0_0 .net "ID_memread", 0 0, L_000001bdec6e3980;  alias, 1 drivers
v000001bdec6b15f0_0 .net "ID_memwrite", 0 0, L_000001bdec6e37a0;  alias, 1 drivers
v000001bdec6b1f50_0 .net "ID_opcode", 11 0, v000001bdec6ca7b0_0;  alias, 1 drivers
v000001bdec6b2310_0 .net "ID_predicted", 0 0, v000001bdec6bc0a0_0;  alias, 1 drivers
v000001bdec6b08d0_0 .net "ID_rd_ind", 4 0, v000001bdec6c9e50_0;  alias, 1 drivers
v000001bdec6b0bf0_0 .net "ID_rd_indzero", 0 0, L_000001bdec6e38e0;  1 drivers
v000001bdec6b1ff0_0 .net "ID_regwrite", 0 0, L_000001bdec6e3700;  alias, 1 drivers
v000001bdec6b26d0_0 .net "ID_rs1", 31 0, v000001bdec6b57a0_0;  alias, 1 drivers
v000001bdec6b0d30_0 .net "ID_rs1_ind", 4 0, v000001bdec6cb930_0;  alias, 1 drivers
v000001bdec6b2bd0_0 .net "ID_rs2", 31 0, v000001bdec6b5840_0;  alias, 1 drivers
v000001bdec6b0970_0 .net "ID_rs2_ind", 4 0, v000001bdec6cba70_0;  alias, 1 drivers
v000001bdec6b0dd0_0 .net "clk", 0 0, L_000001bdec6e4770;  1 drivers
v000001bdec6b0fb0_0 .net "rst", 0 0, v000001bdec6e0320_0;  alias, 1 drivers
E_000001bdec629900 .event posedge, v000001bdec6a49f0_0, v000001bdec6b0dd0_0;
S_000001bdec6af0d0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001bdec4896a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001bdec6b4cc0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bdec6b4cf8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bdec6b4d30 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bdec6b4d68 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bdec6b4da0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bdec6b4dd8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bdec6b4e10 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bdec6b4e48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bdec6b4e80 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bdec6b4eb8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bdec6b4ef0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bdec6b4f28 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bdec6b4f60 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bdec6b4f98 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bdec6b4fd0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bdec6b5008 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bdec6b5040 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bdec6b5078 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bdec6b50b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bdec6b50e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bdec6b5120 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bdec6b5158 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bdec6b5190 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bdec6b51c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bdec6b5200 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bdec6b10f0_0 .net "EX1_ALU_OPER1", 31 0, L_000001bdec6e6220;  alias, 1 drivers
v000001bdec6b12d0_0 .net "EX1_ALU_OPER2", 31 0, L_000001bdec74b690;  alias, 1 drivers
v000001bdec6b1370_0 .net "EX1_PC", 31 0, v000001bdec6b21d0_0;  alias, 1 drivers
v000001bdec6b14b0_0 .net "EX1_PFC_to_IF", 31 0, L_000001bdec6dd9e0;  alias, 1 drivers
v000001bdec6b1690_0 .net "EX1_forward_to_B", 31 0, v000001bdec6b2a90_0;  alias, 1 drivers
v000001bdec6b3d50_0 .net "EX1_is_beq", 0 0, v000001bdec6b2d10_0;  alias, 1 drivers
v000001bdec6b37b0_0 .net "EX1_is_bne", 0 0, v000001bdec6b2810_0;  alias, 1 drivers
v000001bdec6b35d0_0 .net "EX1_is_jal", 0 0, v000001bdec6b1c30_0;  alias, 1 drivers
v000001bdec6b3b70_0 .net "EX1_is_jr", 0 0, v000001bdec6b1550_0;  alias, 1 drivers
v000001bdec6b3ad0_0 .net "EX1_is_oper2_immed", 0 0, v000001bdec6b1910_0;  alias, 1 drivers
v000001bdec6b30d0_0 .net "EX1_memread", 0 0, v000001bdec6b2090_0;  alias, 1 drivers
v000001bdec6b3170_0 .net "EX1_memwrite", 0 0, v000001bdec6b0c90_0;  alias, 1 drivers
v000001bdec6b3210_0 .net "EX1_opcode", 11 0, v000001bdec6b0830_0;  alias, 1 drivers
v000001bdec6b3df0_0 .net "EX1_predicted", 0 0, v000001bdec6b2590_0;  alias, 1 drivers
v000001bdec6b4070_0 .net "EX1_rd_ind", 4 0, v000001bdec6b24f0_0;  alias, 1 drivers
v000001bdec6b2f90_0 .net "EX1_rd_indzero", 0 0, v000001bdec6b28b0_0;  alias, 1 drivers
v000001bdec6b4250_0 .net "EX1_regwrite", 0 0, v000001bdec6b0f10_0;  alias, 1 drivers
v000001bdec6b42f0_0 .net "EX1_rs1", 31 0, v000001bdec6b1870_0;  alias, 1 drivers
v000001bdec6b3490_0 .net "EX1_rs1_ind", 4 0, v000001bdec6b0b50_0;  alias, 1 drivers
v000001bdec6b4570_0 .net "EX1_rs2_ind", 4 0, v000001bdec6b2b30_0;  alias, 1 drivers
v000001bdec6b3c10_0 .net "EX1_rs2_out", 31 0, L_000001bdec74b5b0;  alias, 1 drivers
v000001bdec6b4390_0 .var "EX2_ALU_OPER1", 31 0;
v000001bdec6b3710_0 .var "EX2_ALU_OPER2", 31 0;
v000001bdec6b3e90_0 .var "EX2_PC", 31 0;
v000001bdec6b3f30_0 .var "EX2_PFC_to_IF", 31 0;
v000001bdec6b3fd0_0 .var "EX2_forward_to_B", 31 0;
v000001bdec6b32b0_0 .var "EX2_is_beq", 0 0;
v000001bdec6b3cb0_0 .var "EX2_is_bne", 0 0;
v000001bdec6b4610_0 .var "EX2_is_jal", 0 0;
v000001bdec6b4430_0 .var "EX2_is_jr", 0 0;
v000001bdec6b4110_0 .var "EX2_is_oper2_immed", 0 0;
v000001bdec6b3350_0 .var "EX2_memread", 0 0;
v000001bdec6b38f0_0 .var "EX2_memwrite", 0 0;
v000001bdec6b44d0_0 .var "EX2_opcode", 11 0;
v000001bdec6b41b0_0 .var "EX2_predicted", 0 0;
v000001bdec6b3030_0 .var "EX2_rd_ind", 4 0;
v000001bdec6b3530_0 .var "EX2_rd_indzero", 0 0;
v000001bdec6b33f0_0 .var "EX2_regwrite", 0 0;
v000001bdec6b3670_0 .var "EX2_rs1", 31 0;
v000001bdec6b3a30_0 .var "EX2_rs1_ind", 4 0;
v000001bdec6b3850_0 .var "EX2_rs2_ind", 4 0;
v000001bdec6b3990_0 .var "EX2_rs2_out", 31 0;
v000001bdec6baf20_0 .net "FLUSH", 0 0, v000001bdec6bbec0_0;  alias, 1 drivers
v000001bdec6bbf60_0 .net "clk", 0 0, L_000001bdec74a0b0;  1 drivers
v000001bdec6ba660_0 .net "rst", 0 0, v000001bdec6e0320_0;  alias, 1 drivers
E_000001bdec6291c0 .event posedge, v000001bdec6a49f0_0, v000001bdec6bbf60_0;
S_000001bdec6af260 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001bdec4896a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001bdec6bd250 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bdec6bd288 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bdec6bd2c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bdec6bd2f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bdec6bd330 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bdec6bd368 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bdec6bd3a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bdec6bd3d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bdec6bd410 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bdec6bd448 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bdec6bd480 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bdec6bd4b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bdec6bd4f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bdec6bd528 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bdec6bd560 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bdec6bd598 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bdec6bd5d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bdec6bd608 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bdec6bd640 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bdec6bd678 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bdec6bd6b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bdec6bd6e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bdec6bd720 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bdec6bd758 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bdec6bd790 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001bdec6e4cb0 .functor OR 1, L_000001bdec6e1360, L_000001bdec6e3340, C4<0>, C4<0>;
L_000001bdec6e4460 .functor AND 1, L_000001bdec6e4cb0, L_000001bdec6e4bd0, C4<1>, C4<1>;
L_000001bdec6e5030 .functor OR 1, L_000001bdec6e1360, L_000001bdec6e3340, C4<0>, C4<0>;
L_000001bdec6e4380 .functor AND 1, L_000001bdec6e5030, L_000001bdec6e4bd0, C4<1>, C4<1>;
L_000001bdec6e4e70 .functor OR 1, L_000001bdec6e1360, L_000001bdec6e3340, C4<0>, C4<0>;
L_000001bdec6e5d50 .functor AND 1, L_000001bdec6e4e70, v000001bdec6bc0a0_0, C4<1>, C4<1>;
v000001bdec6b91c0_0 .net "EX1_memread", 0 0, v000001bdec6b2090_0;  alias, 1 drivers
v000001bdec6b7aa0_0 .net "EX1_opcode", 11 0, v000001bdec6b0830_0;  alias, 1 drivers
v000001bdec6b9f80_0 .net "EX1_rd_ind", 4 0, v000001bdec6b24f0_0;  alias, 1 drivers
v000001bdec6b9d00_0 .net "EX1_rd_indzero", 0 0, v000001bdec6b28b0_0;  alias, 1 drivers
v000001bdec6b9b20_0 .net "EX2_memread", 0 0, v000001bdec6b3350_0;  alias, 1 drivers
v000001bdec6b8e00_0 .net "EX2_opcode", 11 0, v000001bdec6b44d0_0;  alias, 1 drivers
v000001bdec6b9080_0 .net "EX2_rd_ind", 4 0, v000001bdec6b3030_0;  alias, 1 drivers
v000001bdec6b7e60_0 .net "EX2_rd_indzero", 0 0, v000001bdec6b3530_0;  alias, 1 drivers
v000001bdec6b8d60_0 .net "ID_EX1_flush", 0 0, v000001bdec6bb4c0_0;  alias, 1 drivers
v000001bdec6b9c60_0 .net "ID_EX2_flush", 0 0, v000001bdec6bbec0_0;  alias, 1 drivers
v000001bdec6b8540_0 .net "ID_is_beq", 0 0, L_000001bdec6e1360;  alias, 1 drivers
v000001bdec6ba020_0 .net "ID_is_bne", 0 0, L_000001bdec6e3340;  alias, 1 drivers
v000001bdec6b7f00_0 .net "ID_is_j", 0 0, L_000001bdec6e3ac0;  alias, 1 drivers
v000001bdec6b7fa0_0 .net "ID_is_jal", 0 0, L_000001bdec6e3d40;  alias, 1 drivers
v000001bdec6b9da0_0 .net "ID_is_jr", 0 0, L_000001bdec6e3660;  alias, 1 drivers
v000001bdec6b8220_0 .net "ID_opcode", 11 0, v000001bdec6ca7b0_0;  alias, 1 drivers
v000001bdec6b84a0_0 .net "ID_rs1_ind", 4 0, v000001bdec6cb930_0;  alias, 1 drivers
v000001bdec6b85e0_0 .net "ID_rs2_ind", 4 0, v000001bdec6cba70_0;  alias, 1 drivers
v000001bdec6b9a80_0 .net "IF_ID_flush", 0 0, v000001bdec6bcd20_0;  alias, 1 drivers
v000001bdec6b8180_0 .net "IF_ID_write", 0 0, v000001bdec6bd040_0;  alias, 1 drivers
v000001bdec6b80e0_0 .net "PC_src", 2 0, L_000001bdec6e1180;  alias, 1 drivers
v000001bdec6b9bc0_0 .net "PFC_to_EX", 31 0, L_000001bdec6e3200;  alias, 1 drivers
v000001bdec6b9260_0 .net "PFC_to_IF", 31 0, L_000001bdec6e3520;  alias, 1 drivers
v000001bdec6b9800_0 .net "WB_rd_ind", 4 0, v000001bdec6ce4f0_0;  alias, 1 drivers
v000001bdec6b9440_0 .net "Wrong_prediction", 0 0, L_000001bdec74be70;  alias, 1 drivers
v000001bdec6b82c0_0 .net *"_ivl_11", 0 0, L_000001bdec6e4380;  1 drivers
v000001bdec6b8360_0 .net *"_ivl_13", 9 0, L_000001bdec6e1f40;  1 drivers
v000001bdec6b7b40_0 .net *"_ivl_15", 9 0, L_000001bdec6e33e0;  1 drivers
v000001bdec6ba200_0 .net *"_ivl_16", 9 0, L_000001bdec6e3020;  1 drivers
v000001bdec6b9300_0 .net *"_ivl_19", 9 0, L_000001bdec6e2760;  1 drivers
v000001bdec6ba160_0 .net *"_ivl_20", 9 0, L_000001bdec6e1fe0;  1 drivers
v000001bdec6b8680_0 .net *"_ivl_25", 0 0, L_000001bdec6e4e70;  1 drivers
v000001bdec6b8040_0 .net *"_ivl_27", 0 0, L_000001bdec6e5d50;  1 drivers
v000001bdec6b9e40_0 .net *"_ivl_29", 9 0, L_000001bdec6e28a0;  1 drivers
v000001bdec6b8860_0 .net *"_ivl_3", 0 0, L_000001bdec6e4cb0;  1 drivers
L_000001bdec7001f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001bdec6b9940_0 .net/2u *"_ivl_30", 9 0, L_000001bdec7001f0;  1 drivers
v000001bdec6b7be0_0 .net *"_ivl_32", 9 0, L_000001bdec6e2080;  1 drivers
v000001bdec6b8400_0 .net *"_ivl_35", 9 0, L_000001bdec6e3480;  1 drivers
v000001bdec6b9ee0_0 .net *"_ivl_37", 9 0, L_000001bdec6e3160;  1 drivers
v000001bdec6b8720_0 .net *"_ivl_38", 9 0, L_000001bdec6e2300;  1 drivers
v000001bdec6b8fe0_0 .net *"_ivl_40", 9 0, L_000001bdec6e2120;  1 drivers
L_000001bdec700238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bdec6ba0c0_0 .net/2s *"_ivl_45", 21 0, L_000001bdec700238;  1 drivers
L_000001bdec700280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bdec6b7c80_0 .net/2s *"_ivl_50", 21 0, L_000001bdec700280;  1 drivers
v000001bdec6b7d20_0 .net *"_ivl_9", 0 0, L_000001bdec6e5030;  1 drivers
v000001bdec6b99e0_0 .net "clk", 0 0, L_000001bdec620190;  alias, 1 drivers
v000001bdec6b87c0_0 .net "forward_to_B", 31 0, L_000001bdec6e1ea0;  alias, 1 drivers
v000001bdec6b89a0_0 .net "imm", 31 0, v000001bdec6b5c00_0;  1 drivers
v000001bdec6b9580_0 .net "inst", 31 0, v000001bdec6b93a0_0;  alias, 1 drivers
v000001bdec6b9620_0 .net "is_branch_and_taken", 0 0, L_000001bdec6e4460;  alias, 1 drivers
v000001bdec6b8f40_0 .net "is_oper2_immed", 0 0, L_000001bdec6e5730;  alias, 1 drivers
v000001bdec6b8900_0 .net "mem_read", 0 0, L_000001bdec6e3980;  alias, 1 drivers
v000001bdec6b8a40_0 .net "mem_write", 0 0, L_000001bdec6e37a0;  alias, 1 drivers
v000001bdec6b7dc0_0 .net "pc", 31 0, v000001bdec6b9760_0;  alias, 1 drivers
v000001bdec6b94e0_0 .net "pc_write", 0 0, v000001bdec6bd0e0_0;  alias, 1 drivers
v000001bdec6b9120_0 .net "predicted", 0 0, L_000001bdec6e4bd0;  1 drivers
v000001bdec6b8ae0_0 .net "predicted_to_EX", 0 0, v000001bdec6bc0a0_0;  alias, 1 drivers
v000001bdec6b8b80_0 .net "reg_write", 0 0, L_000001bdec6e3700;  alias, 1 drivers
v000001bdec6b8c20_0 .net "reg_write_from_wb", 0 0, v000001bdec6cdc30_0;  alias, 1 drivers
v000001bdec6b8cc0_0 .net "rs1", 31 0, v000001bdec6b57a0_0;  alias, 1 drivers
v000001bdec6b98a0_0 .net "rs2", 31 0, v000001bdec6b5840_0;  alias, 1 drivers
v000001bdec6b96c0_0 .net "rst", 0 0, v000001bdec6e0320_0;  alias, 1 drivers
v000001bdec6b8ea0_0 .net "wr_reg_data", 31 0, L_000001bdec767b40;  alias, 1 drivers
L_000001bdec6e1ea0 .functor MUXZ 32, v000001bdec6b5840_0, v000001bdec6b5c00_0, L_000001bdec6e5730, C4<>;
L_000001bdec6e1f40 .part v000001bdec6b9760_0, 0, 10;
L_000001bdec6e33e0 .part v000001bdec6b93a0_0, 0, 10;
L_000001bdec6e3020 .arith/sum 10, L_000001bdec6e1f40, L_000001bdec6e33e0;
L_000001bdec6e2760 .part v000001bdec6b93a0_0, 0, 10;
L_000001bdec6e1fe0 .functor MUXZ 10, L_000001bdec6e2760, L_000001bdec6e3020, L_000001bdec6e4380, C4<>;
L_000001bdec6e28a0 .part v000001bdec6b9760_0, 0, 10;
L_000001bdec6e2080 .arith/sum 10, L_000001bdec6e28a0, L_000001bdec7001f0;
L_000001bdec6e3480 .part v000001bdec6b9760_0, 0, 10;
L_000001bdec6e3160 .part v000001bdec6b93a0_0, 0, 10;
L_000001bdec6e2300 .arith/sum 10, L_000001bdec6e3480, L_000001bdec6e3160;
L_000001bdec6e2120 .functor MUXZ 10, L_000001bdec6e2300, L_000001bdec6e2080, L_000001bdec6e5d50, C4<>;
L_000001bdec6e3520 .concat8 [ 10 22 0 0], L_000001bdec6e1fe0, L_000001bdec700238;
L_000001bdec6e3200 .concat8 [ 10 22 0 0], L_000001bdec6e2120, L_000001bdec700280;
S_000001bdec6b0200 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001bdec6af260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001bdec6bd7d0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bdec6bd808 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bdec6bd840 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bdec6bd878 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bdec6bd8b0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bdec6bd8e8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bdec6bd920 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bdec6bd958 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bdec6bd990 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bdec6bd9c8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bdec6bda00 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bdec6bda38 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bdec6bda70 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bdec6bdaa8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bdec6bdae0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bdec6bdb18 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bdec6bdb50 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bdec6bdb88 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bdec6bdbc0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bdec6bdbf8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bdec6bdc30 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bdec6bdc68 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bdec6bdca0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bdec6bdcd8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bdec6bdd10 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001bdec6e5260 .functor OR 1, L_000001bdec6e4bd0, L_000001bdec6e1680, C4<0>, C4<0>;
L_000001bdec6e52d0 .functor OR 1, L_000001bdec6e5260, L_000001bdec6e2bc0, C4<0>, C4<0>;
v000001bdec6ba8e0_0 .net "EX1_opcode", 11 0, v000001bdec6b0830_0;  alias, 1 drivers
v000001bdec6bb920_0 .net "EX2_opcode", 11 0, v000001bdec6b44d0_0;  alias, 1 drivers
v000001bdec6bc280_0 .net "ID_opcode", 11 0, v000001bdec6ca7b0_0;  alias, 1 drivers
v000001bdec6bc140_0 .net "PC_src", 2 0, L_000001bdec6e1180;  alias, 1 drivers
v000001bdec6baac0_0 .net "Wrong_prediction", 0 0, L_000001bdec74be70;  alias, 1 drivers
L_000001bdec7003e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001bdec6bb740_0 .net/2u *"_ivl_0", 2 0, L_000001bdec7003e8;  1 drivers
v000001bdec6bbb00_0 .net *"_ivl_10", 0 0, L_000001bdec6e23a0;  1 drivers
L_000001bdec700508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001bdec6ba340_0 .net/2u *"_ivl_12", 2 0, L_000001bdec700508;  1 drivers
L_000001bdec700550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001bdec6bbc40_0 .net/2u *"_ivl_14", 11 0, L_000001bdec700550;  1 drivers
v000001bdec6bbce0_0 .net *"_ivl_16", 0 0, L_000001bdec6e1680;  1 drivers
v000001bdec6bae80_0 .net *"_ivl_19", 0 0, L_000001bdec6e5260;  1 drivers
L_000001bdec700430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001bdec6ba840_0 .net/2u *"_ivl_2", 11 0, L_000001bdec700430;  1 drivers
L_000001bdec700598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001bdec6bb240_0 .net/2u *"_ivl_20", 11 0, L_000001bdec700598;  1 drivers
v000001bdec6ba980_0 .net *"_ivl_22", 0 0, L_000001bdec6e2bc0;  1 drivers
v000001bdec6bc1e0_0 .net *"_ivl_25", 0 0, L_000001bdec6e52d0;  1 drivers
L_000001bdec7005e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001bdec6bbd80_0 .net/2u *"_ivl_26", 2 0, L_000001bdec7005e0;  1 drivers
L_000001bdec700628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001bdec6bc320_0 .net/2u *"_ivl_28", 2 0, L_000001bdec700628;  1 drivers
v000001bdec6bb600_0 .net *"_ivl_30", 2 0, L_000001bdec6e1860;  1 drivers
v000001bdec6bc3c0_0 .net *"_ivl_32", 2 0, L_000001bdec6e0f00;  1 drivers
v000001bdec6bc820_0 .net *"_ivl_34", 2 0, L_000001bdec6e2440;  1 drivers
v000001bdec6bb420_0 .net *"_ivl_4", 0 0, L_000001bdec6e29e0;  1 drivers
L_000001bdec700478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001bdec6bb6a0_0 .net/2u *"_ivl_6", 2 0, L_000001bdec700478;  1 drivers
L_000001bdec7004c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001bdec6bc8c0_0 .net/2u *"_ivl_8", 11 0, L_000001bdec7004c0;  1 drivers
v000001bdec6bbe20_0 .net "clk", 0 0, L_000001bdec620190;  alias, 1 drivers
v000001bdec6bade0_0 .net "predicted", 0 0, L_000001bdec6e4bd0;  alias, 1 drivers
v000001bdec6baa20_0 .net "predicted_to_EX", 0 0, v000001bdec6bc0a0_0;  alias, 1 drivers
v000001bdec6bac00_0 .net "rst", 0 0, v000001bdec6e0320_0;  alias, 1 drivers
v000001bdec6ba3e0_0 .net "state", 1 0, v000001bdec6bb060_0;  1 drivers
L_000001bdec6e29e0 .cmp/eq 12, v000001bdec6ca7b0_0, L_000001bdec700430;
L_000001bdec6e23a0 .cmp/eq 12, v000001bdec6b0830_0, L_000001bdec7004c0;
L_000001bdec6e1680 .cmp/eq 12, v000001bdec6ca7b0_0, L_000001bdec700550;
L_000001bdec6e2bc0 .cmp/eq 12, v000001bdec6ca7b0_0, L_000001bdec700598;
L_000001bdec6e1860 .functor MUXZ 3, L_000001bdec700628, L_000001bdec7005e0, L_000001bdec6e52d0, C4<>;
L_000001bdec6e0f00 .functor MUXZ 3, L_000001bdec6e1860, L_000001bdec700508, L_000001bdec6e23a0, C4<>;
L_000001bdec6e2440 .functor MUXZ 3, L_000001bdec6e0f00, L_000001bdec700478, L_000001bdec6e29e0, C4<>;
L_000001bdec6e1180 .functor MUXZ 3, L_000001bdec6e2440, L_000001bdec7003e8, L_000001bdec74be70, C4<>;
S_000001bdec6af3f0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001bdec6b0200;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001bdec6bdd50 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bdec6bdd88 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bdec6bddc0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bdec6bddf8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bdec6bde30 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bdec6bde68 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bdec6bdea0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bdec6bded8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bdec6bdf10 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bdec6bdf48 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bdec6bdf80 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bdec6bdfb8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bdec6bdff0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bdec6be028 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bdec6be060 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bdec6be098 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bdec6be0d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bdec6be108 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bdec6be140 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bdec6be178 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bdec6be1b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bdec6be1e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bdec6be220 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bdec6be258 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bdec6be290 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001bdec6e4c40 .functor OR 1, L_000001bdec6e0fa0, L_000001bdec6e15e0, C4<0>, C4<0>;
L_000001bdec6e5b20 .functor OR 1, L_000001bdec6e21c0, L_000001bdec6e2b20, C4<0>, C4<0>;
L_000001bdec6e58f0 .functor AND 1, L_000001bdec6e4c40, L_000001bdec6e5b20, C4<1>, C4<1>;
L_000001bdec6e5ea0 .functor NOT 1, L_000001bdec6e58f0, C4<0>, C4<0>, C4<0>;
L_000001bdec6e4d20 .functor OR 1, v000001bdec6e0320_0, L_000001bdec6e5ea0, C4<0>, C4<0>;
L_000001bdec6e4bd0 .functor NOT 1, L_000001bdec6e4d20, C4<0>, C4<0>, C4<0>;
v000001bdec6bb7e0_0 .net "EX_opcode", 11 0, v000001bdec6b44d0_0;  alias, 1 drivers
v000001bdec6bbba0_0 .net "ID_opcode", 11 0, v000001bdec6ca7b0_0;  alias, 1 drivers
v000001bdec6bab60_0 .net "Wrong_prediction", 0 0, L_000001bdec74be70;  alias, 1 drivers
L_000001bdec7002c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001bdec6bc960_0 .net/2u *"_ivl_0", 11 0, L_000001bdec7002c8;  1 drivers
L_000001bdec700358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001bdec6bca00_0 .net/2u *"_ivl_10", 1 0, L_000001bdec700358;  1 drivers
v000001bdec6bba60_0 .net *"_ivl_12", 0 0, L_000001bdec6e21c0;  1 drivers
L_000001bdec7003a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001bdec6ba480_0 .net/2u *"_ivl_14", 1 0, L_000001bdec7003a0;  1 drivers
v000001bdec6bb9c0_0 .net *"_ivl_16", 0 0, L_000001bdec6e2b20;  1 drivers
v000001bdec6ba2a0_0 .net *"_ivl_19", 0 0, L_000001bdec6e5b20;  1 drivers
v000001bdec6bc780_0 .net *"_ivl_2", 0 0, L_000001bdec6e0fa0;  1 drivers
v000001bdec6bc000_0 .net *"_ivl_21", 0 0, L_000001bdec6e58f0;  1 drivers
v000001bdec6bb560_0 .net *"_ivl_22", 0 0, L_000001bdec6e5ea0;  1 drivers
v000001bdec6bb880_0 .net *"_ivl_25", 0 0, L_000001bdec6e4d20;  1 drivers
L_000001bdec700310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001bdec6ba700_0 .net/2u *"_ivl_4", 11 0, L_000001bdec700310;  1 drivers
v000001bdec6bc460_0 .net *"_ivl_6", 0 0, L_000001bdec6e15e0;  1 drivers
v000001bdec6bc500_0 .net *"_ivl_9", 0 0, L_000001bdec6e4c40;  1 drivers
v000001bdec6bad40_0 .net "clk", 0 0, L_000001bdec620190;  alias, 1 drivers
v000001bdec6bafc0_0 .net "predicted", 0 0, L_000001bdec6e4bd0;  alias, 1 drivers
v000001bdec6bc0a0_0 .var "predicted_to_EX", 0 0;
v000001bdec6ba7a0_0 .net "rst", 0 0, v000001bdec6e0320_0;  alias, 1 drivers
v000001bdec6bb060_0 .var "state", 1 0;
E_000001bdec629780 .event posedge, v000001bdec6bad40_0, v000001bdec6a49f0_0;
L_000001bdec6e0fa0 .cmp/eq 12, v000001bdec6ca7b0_0, L_000001bdec7002c8;
L_000001bdec6e15e0 .cmp/eq 12, v000001bdec6ca7b0_0, L_000001bdec700310;
L_000001bdec6e21c0 .cmp/eq 2, v000001bdec6bb060_0, L_000001bdec700358;
L_000001bdec6e2b20 .cmp/eq 2, v000001bdec6bb060_0, L_000001bdec7003a0;
S_000001bdec6af580 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001bdec6af260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001bdec6c02e0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bdec6c0318 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bdec6c0350 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bdec6c0388 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bdec6c03c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bdec6c03f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bdec6c0430 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bdec6c0468 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bdec6c04a0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bdec6c04d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bdec6c0510 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bdec6c0548 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bdec6c0580 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bdec6c05b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bdec6c05f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bdec6c0628 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bdec6c0660 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bdec6c0698 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bdec6c06d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bdec6c0708 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bdec6c0740 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bdec6c0778 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bdec6c07b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bdec6c07e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bdec6c0820 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bdec6baca0_0 .net "EX1_memread", 0 0, v000001bdec6b2090_0;  alias, 1 drivers
v000001bdec6bc5a0_0 .net "EX1_rd_ind", 4 0, v000001bdec6b24f0_0;  alias, 1 drivers
v000001bdec6bb100_0 .net "EX1_rd_indzero", 0 0, v000001bdec6b28b0_0;  alias, 1 drivers
v000001bdec6bb1a0_0 .net "EX2_memread", 0 0, v000001bdec6b3350_0;  alias, 1 drivers
v000001bdec6bc640_0 .net "EX2_rd_ind", 4 0, v000001bdec6b3030_0;  alias, 1 drivers
v000001bdec6bb2e0_0 .net "EX2_rd_indzero", 0 0, v000001bdec6b3530_0;  alias, 1 drivers
v000001bdec6bb4c0_0 .var "ID_EX1_flush", 0 0;
v000001bdec6bbec0_0 .var "ID_EX2_flush", 0 0;
v000001bdec6bc6e0_0 .net "ID_opcode", 11 0, v000001bdec6ca7b0_0;  alias, 1 drivers
v000001bdec6ba520_0 .net "ID_rs1_ind", 4 0, v000001bdec6cb930_0;  alias, 1 drivers
v000001bdec6ba5c0_0 .net "ID_rs2_ind", 4 0, v000001bdec6cba70_0;  alias, 1 drivers
v000001bdec6bd040_0 .var "IF_ID_Write", 0 0;
v000001bdec6bcd20_0 .var "IF_ID_flush", 0 0;
v000001bdec6bd0e0_0 .var "PC_Write", 0 0;
v000001bdec6bcfa0_0 .net "Wrong_prediction", 0 0, L_000001bdec74be70;  alias, 1 drivers
E_000001bdec629940/0 .event anyedge, v000001bdec6a6a20_0, v000001bdec6b2090_0, v000001bdec6b28b0_0, v000001bdec6b0d30_0;
E_000001bdec629940/1 .event anyedge, v000001bdec6b24f0_0, v000001bdec6b0970_0, v000001bdec5c6940_0, v000001bdec6b3530_0;
E_000001bdec629940/2 .event anyedge, v000001bdec6a4a90_0, v000001bdec6b1f50_0;
E_000001bdec629940 .event/or E_000001bdec629940/0, E_000001bdec629940/1, E_000001bdec629940/2;
S_000001bdec6af710 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001bdec6af260;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001bdec6c8870 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bdec6c88a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bdec6c88e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bdec6c8918 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bdec6c8950 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bdec6c8988 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bdec6c89c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bdec6c89f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bdec6c8a30 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bdec6c8a68 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bdec6c8aa0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bdec6c8ad8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bdec6c8b10 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bdec6c8b48 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bdec6c8b80 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bdec6c8bb8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bdec6c8bf0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bdec6c8c28 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bdec6c8c60 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bdec6c8c98 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bdec6c8cd0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bdec6c8d08 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bdec6c8d40 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bdec6c8d78 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bdec6c8db0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001bdec6e45b0 .functor OR 1, L_000001bdec6e24e0, L_000001bdec6e2940, C4<0>, C4<0>;
L_000001bdec6e5dc0 .functor OR 1, L_000001bdec6e45b0, L_000001bdec6e2d00, C4<0>, C4<0>;
L_000001bdec6e4d90 .functor OR 1, L_000001bdec6e5dc0, L_000001bdec6e10e0, C4<0>, C4<0>;
L_000001bdec6e4ee0 .functor OR 1, L_000001bdec6e4d90, L_000001bdec6e2a80, C4<0>, C4<0>;
L_000001bdec6e4620 .functor OR 1, L_000001bdec6e4ee0, L_000001bdec6e2da0, C4<0>, C4<0>;
L_000001bdec6e5ab0 .functor OR 1, L_000001bdec6e4620, L_000001bdec6e12c0, C4<0>, C4<0>;
L_000001bdec6e4850 .functor OR 1, L_000001bdec6e5ab0, L_000001bdec6e32a0, C4<0>, C4<0>;
L_000001bdec6e5730 .functor OR 1, L_000001bdec6e4850, L_000001bdec6e30c0, C4<0>, C4<0>;
L_000001bdec6e5340 .functor OR 1, L_000001bdec6e3a20, L_000001bdec6e3840, C4<0>, C4<0>;
L_000001bdec6e4690 .functor OR 1, L_000001bdec6e5340, L_000001bdec6e3c00, C4<0>, C4<0>;
L_000001bdec6e5b90 .functor OR 1, L_000001bdec6e4690, L_000001bdec6e3ca0, C4<0>, C4<0>;
L_000001bdec6e5420 .functor OR 1, L_000001bdec6e5b90, L_000001bdec6e3b60, C4<0>, C4<0>;
v000001bdec6bd180_0 .net "ID_opcode", 11 0, v000001bdec6ca7b0_0;  alias, 1 drivers
L_000001bdec700670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001bdec6bce60_0 .net/2u *"_ivl_0", 11 0, L_000001bdec700670;  1 drivers
L_000001bdec700700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001bdec6bcdc0_0 .net/2u *"_ivl_10", 11 0, L_000001bdec700700;  1 drivers
L_000001bdec700bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001bdec6bcf00_0 .net/2u *"_ivl_102", 11 0, L_000001bdec700bc8;  1 drivers
L_000001bdec700c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001bdec6bcaa0_0 .net/2u *"_ivl_106", 11 0, L_000001bdec700c10;  1 drivers
v000001bdec6bcb40_0 .net *"_ivl_12", 0 0, L_000001bdec6e2d00;  1 drivers
v000001bdec6bcbe0_0 .net *"_ivl_15", 0 0, L_000001bdec6e5dc0;  1 drivers
L_000001bdec700748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001bdec6bcc80_0 .net/2u *"_ivl_16", 11 0, L_000001bdec700748;  1 drivers
v000001bdec6b6c40_0 .net *"_ivl_18", 0 0, L_000001bdec6e10e0;  1 drivers
v000001bdec6b7280_0 .net *"_ivl_2", 0 0, L_000001bdec6e24e0;  1 drivers
v000001bdec6b6380_0 .net *"_ivl_21", 0 0, L_000001bdec6e4d90;  1 drivers
L_000001bdec700790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001bdec6b6560_0 .net/2u *"_ivl_22", 11 0, L_000001bdec700790;  1 drivers
v000001bdec6b6f60_0 .net *"_ivl_24", 0 0, L_000001bdec6e2a80;  1 drivers
v000001bdec6b5d40_0 .net *"_ivl_27", 0 0, L_000001bdec6e4ee0;  1 drivers
L_000001bdec7007d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001bdec6b6740_0 .net/2u *"_ivl_28", 11 0, L_000001bdec7007d8;  1 drivers
v000001bdec6b53e0_0 .net *"_ivl_30", 0 0, L_000001bdec6e2da0;  1 drivers
v000001bdec6b61a0_0 .net *"_ivl_33", 0 0, L_000001bdec6e4620;  1 drivers
L_000001bdec700820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001bdec6b5ac0_0 .net/2u *"_ivl_34", 11 0, L_000001bdec700820;  1 drivers
v000001bdec6b71e0_0 .net *"_ivl_36", 0 0, L_000001bdec6e12c0;  1 drivers
v000001bdec6b7320_0 .net *"_ivl_39", 0 0, L_000001bdec6e5ab0;  1 drivers
L_000001bdec7006b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001bdec6b52a0_0 .net/2u *"_ivl_4", 11 0, L_000001bdec7006b8;  1 drivers
L_000001bdec700868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001bdec6b6ec0_0 .net/2u *"_ivl_40", 11 0, L_000001bdec700868;  1 drivers
v000001bdec6b5e80_0 .net *"_ivl_42", 0 0, L_000001bdec6e32a0;  1 drivers
v000001bdec6b7000_0 .net *"_ivl_45", 0 0, L_000001bdec6e4850;  1 drivers
L_000001bdec7008b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001bdec6b6ce0_0 .net/2u *"_ivl_46", 11 0, L_000001bdec7008b0;  1 drivers
v000001bdec6b7460_0 .net *"_ivl_48", 0 0, L_000001bdec6e30c0;  1 drivers
L_000001bdec7008f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001bdec6b6060_0 .net/2u *"_ivl_52", 11 0, L_000001bdec7008f8;  1 drivers
L_000001bdec700940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001bdec6b6100_0 .net/2u *"_ivl_56", 11 0, L_000001bdec700940;  1 drivers
v000001bdec6b73c0_0 .net *"_ivl_6", 0 0, L_000001bdec6e2940;  1 drivers
L_000001bdec700988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001bdec6b7500_0 .net/2u *"_ivl_60", 11 0, L_000001bdec700988;  1 drivers
L_000001bdec7009d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001bdec6b6420_0 .net/2u *"_ivl_64", 11 0, L_000001bdec7009d0;  1 drivers
L_000001bdec700a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001bdec6b5480_0 .net/2u *"_ivl_68", 11 0, L_000001bdec700a18;  1 drivers
L_000001bdec700a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001bdec6b7140_0 .net/2u *"_ivl_72", 11 0, L_000001bdec700a60;  1 drivers
v000001bdec6b6600_0 .net *"_ivl_74", 0 0, L_000001bdec6e3a20;  1 drivers
L_000001bdec700aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001bdec6b70a0_0 .net/2u *"_ivl_76", 11 0, L_000001bdec700aa8;  1 drivers
v000001bdec6b7820_0 .net *"_ivl_78", 0 0, L_000001bdec6e3840;  1 drivers
v000001bdec6b7640_0 .net *"_ivl_81", 0 0, L_000001bdec6e5340;  1 drivers
L_000001bdec700af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001bdec6b75a0_0 .net/2u *"_ivl_82", 11 0, L_000001bdec700af0;  1 drivers
v000001bdec6b5520_0 .net *"_ivl_84", 0 0, L_000001bdec6e3c00;  1 drivers
v000001bdec6b7780_0 .net *"_ivl_87", 0 0, L_000001bdec6e4690;  1 drivers
L_000001bdec700b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001bdec6b5f20_0 .net/2u *"_ivl_88", 11 0, L_000001bdec700b38;  1 drivers
v000001bdec6b55c0_0 .net *"_ivl_9", 0 0, L_000001bdec6e45b0;  1 drivers
v000001bdec6b5b60_0 .net *"_ivl_90", 0 0, L_000001bdec6e3ca0;  1 drivers
v000001bdec6b5fc0_0 .net *"_ivl_93", 0 0, L_000001bdec6e5b90;  1 drivers
L_000001bdec700b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001bdec6b67e0_0 .net/2u *"_ivl_94", 11 0, L_000001bdec700b80;  1 drivers
v000001bdec6b6880_0 .net *"_ivl_96", 0 0, L_000001bdec6e3b60;  1 drivers
v000001bdec6b5de0_0 .net *"_ivl_99", 0 0, L_000001bdec6e5420;  1 drivers
v000001bdec6b6a60_0 .net "is_beq", 0 0, L_000001bdec6e1360;  alias, 1 drivers
v000001bdec6b62e0_0 .net "is_bne", 0 0, L_000001bdec6e3340;  alias, 1 drivers
v000001bdec6b7960_0 .net "is_j", 0 0, L_000001bdec6e3ac0;  alias, 1 drivers
v000001bdec6b78c0_0 .net "is_jal", 0 0, L_000001bdec6e3d40;  alias, 1 drivers
v000001bdec6b76e0_0 .net "is_jr", 0 0, L_000001bdec6e3660;  alias, 1 drivers
v000001bdec6b6d80_0 .net "is_oper2_immed", 0 0, L_000001bdec6e5730;  alias, 1 drivers
v000001bdec6b64c0_0 .net "memread", 0 0, L_000001bdec6e3980;  alias, 1 drivers
v000001bdec6b6240_0 .net "memwrite", 0 0, L_000001bdec6e37a0;  alias, 1 drivers
v000001bdec6b69c0_0 .net "regwrite", 0 0, L_000001bdec6e3700;  alias, 1 drivers
L_000001bdec6e24e0 .cmp/eq 12, v000001bdec6ca7b0_0, L_000001bdec700670;
L_000001bdec6e2940 .cmp/eq 12, v000001bdec6ca7b0_0, L_000001bdec7006b8;
L_000001bdec6e2d00 .cmp/eq 12, v000001bdec6ca7b0_0, L_000001bdec700700;
L_000001bdec6e10e0 .cmp/eq 12, v000001bdec6ca7b0_0, L_000001bdec700748;
L_000001bdec6e2a80 .cmp/eq 12, v000001bdec6ca7b0_0, L_000001bdec700790;
L_000001bdec6e2da0 .cmp/eq 12, v000001bdec6ca7b0_0, L_000001bdec7007d8;
L_000001bdec6e12c0 .cmp/eq 12, v000001bdec6ca7b0_0, L_000001bdec700820;
L_000001bdec6e32a0 .cmp/eq 12, v000001bdec6ca7b0_0, L_000001bdec700868;
L_000001bdec6e30c0 .cmp/eq 12, v000001bdec6ca7b0_0, L_000001bdec7008b0;
L_000001bdec6e1360 .cmp/eq 12, v000001bdec6ca7b0_0, L_000001bdec7008f8;
L_000001bdec6e3340 .cmp/eq 12, v000001bdec6ca7b0_0, L_000001bdec700940;
L_000001bdec6e3660 .cmp/eq 12, v000001bdec6ca7b0_0, L_000001bdec700988;
L_000001bdec6e3d40 .cmp/eq 12, v000001bdec6ca7b0_0, L_000001bdec7009d0;
L_000001bdec6e3ac0 .cmp/eq 12, v000001bdec6ca7b0_0, L_000001bdec700a18;
L_000001bdec6e3a20 .cmp/eq 12, v000001bdec6ca7b0_0, L_000001bdec700a60;
L_000001bdec6e3840 .cmp/eq 12, v000001bdec6ca7b0_0, L_000001bdec700aa8;
L_000001bdec6e3c00 .cmp/eq 12, v000001bdec6ca7b0_0, L_000001bdec700af0;
L_000001bdec6e3ca0 .cmp/eq 12, v000001bdec6ca7b0_0, L_000001bdec700b38;
L_000001bdec6e3b60 .cmp/eq 12, v000001bdec6ca7b0_0, L_000001bdec700b80;
L_000001bdec6e3700 .reduce/nor L_000001bdec6e5420;
L_000001bdec6e3980 .cmp/eq 12, v000001bdec6ca7b0_0, L_000001bdec700bc8;
L_000001bdec6e37a0 .cmp/eq 12, v000001bdec6ca7b0_0, L_000001bdec700c10;
S_000001bdec6af8a0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001bdec6af260;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001bdec6c8df0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bdec6c8e28 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bdec6c8e60 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bdec6c8e98 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bdec6c8ed0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bdec6c8f08 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bdec6c8f40 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bdec6c8f78 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bdec6c8fb0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bdec6c8fe8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bdec6c9020 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bdec6c9058 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bdec6c9090 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bdec6c90c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bdec6c9100 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bdec6c9138 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bdec6c9170 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bdec6c91a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bdec6c91e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bdec6c9218 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bdec6c9250 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bdec6c9288 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bdec6c92c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bdec6c92f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bdec6c9330 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bdec6b5c00_0 .var "Immed", 31 0;
v000001bdec6b7a00_0 .net "Inst", 31 0, v000001bdec6b93a0_0;  alias, 1 drivers
v000001bdec6b5340_0 .net "opcode", 11 0, v000001bdec6ca7b0_0;  alias, 1 drivers
E_000001bdec628ac0 .event anyedge, v000001bdec6b1f50_0, v000001bdec6b7a00_0;
S_000001bdec6afa30 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001bdec6af260;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001bdec6b57a0_0 .var "Read_data1", 31 0;
v000001bdec6b5840_0 .var "Read_data2", 31 0;
v000001bdec6b58e0_0 .net "Read_reg1", 4 0, v000001bdec6cb930_0;  alias, 1 drivers
v000001bdec6b5980_0 .net "Read_reg2", 4 0, v000001bdec6cba70_0;  alias, 1 drivers
v000001bdec6b6920_0 .net "Write_data", 31 0, L_000001bdec767b40;  alias, 1 drivers
v000001bdec6b6b00_0 .net "Write_en", 0 0, v000001bdec6cdc30_0;  alias, 1 drivers
v000001bdec6b6ba0_0 .net "Write_reg", 4 0, v000001bdec6ce4f0_0;  alias, 1 drivers
v000001bdec6b6e20_0 .net "clk", 0 0, L_000001bdec620190;  alias, 1 drivers
v000001bdec6b66a0_0 .var/i "i", 31 0;
v000001bdec6b5a20 .array "reg_file", 0 31, 31 0;
v000001bdec6b5ca0_0 .net "rst", 0 0, v000001bdec6e0320_0;  alias, 1 drivers
E_000001bdec629a40 .event posedge, v000001bdec6bad40_0;
S_000001bdec6ae770 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001bdec6afa30;
 .timescale 0 0;
v000001bdec6b5700_0 .var/i "i", 31 0;
S_000001bdec6afd50 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001bdec4896a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001bdec6c9370 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bdec6c93a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bdec6c93e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bdec6c9418 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bdec6c9450 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bdec6c9488 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bdec6c94c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bdec6c94f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bdec6c9530 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bdec6c9568 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bdec6c95a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bdec6c95d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bdec6c9610 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bdec6c9648 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bdec6c9680 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bdec6c96b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bdec6c96f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bdec6c9728 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bdec6c9760 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bdec6c9798 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bdec6c97d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bdec6c9808 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bdec6c9840 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bdec6c9878 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bdec6c98b0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bdec6b93a0_0 .var "ID_INST", 31 0;
v000001bdec6b9760_0 .var "ID_PC", 31 0;
v000001bdec6ca7b0_0 .var "ID_opcode", 11 0;
v000001bdec6c9e50_0 .var "ID_rd_ind", 4 0;
v000001bdec6cb930_0 .var "ID_rs1_ind", 4 0;
v000001bdec6cba70_0 .var "ID_rs2_ind", 4 0;
v000001bdec6caad0_0 .net "IF_FLUSH", 0 0, v000001bdec6bcd20_0;  alias, 1 drivers
v000001bdec6cb250_0 .net "IF_INST", 31 0, L_000001bdec6e4e00;  alias, 1 drivers
v000001bdec6c9ef0_0 .net "IF_PC", 31 0, v000001bdec6cb610_0;  alias, 1 drivers
v000001bdec6cac10_0 .net "clk", 0 0, L_000001bdec6e4540;  1 drivers
v000001bdec6cb750_0 .net "if_id_Write", 0 0, v000001bdec6bd040_0;  alias, 1 drivers
v000001bdec6c99f0_0 .net "rst", 0 0, v000001bdec6e0320_0;  alias, 1 drivers
E_000001bdec629bc0 .event posedge, v000001bdec6a49f0_0, v000001bdec6cac10_0;
S_000001bdec6aec20 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001bdec4896a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001bdec6cdff0_0 .net "EX1_PFC", 31 0, L_000001bdec6dd9e0;  alias, 1 drivers
v000001bdec6cd410_0 .net "EX2_PFC", 31 0, v000001bdec6b3f30_0;  alias, 1 drivers
v000001bdec6cc1f0_0 .net "ID_PFC", 31 0, L_000001bdec6e3520;  alias, 1 drivers
v000001bdec6cc8d0_0 .net "PC_src", 2 0, L_000001bdec6e1180;  alias, 1 drivers
v000001bdec6cd190_0 .net "PC_write", 0 0, v000001bdec6bd0e0_0;  alias, 1 drivers
L_000001bdec700088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001bdec6cc290_0 .net/2u *"_ivl_0", 31 0, L_000001bdec700088;  1 drivers
v000001bdec6cd9b0_0 .net "clk", 0 0, L_000001bdec620190;  alias, 1 drivers
v000001bdec6ccdd0_0 .net "inst", 31 0, L_000001bdec6e4e00;  alias, 1 drivers
v000001bdec6cc3d0_0 .net "inst_mem_in", 31 0, v000001bdec6cb610_0;  alias, 1 drivers
v000001bdec6cce70_0 .net "pc_reg_in", 31 0, L_000001bdec6e4b60;  1 drivers
v000001bdec6cd7d0_0 .net "rst", 0 0, v000001bdec6e0320_0;  alias, 1 drivers
L_000001bdec6e19a0 .arith/sum 32, v000001bdec6cb610_0, L_000001bdec700088;
S_000001bdec6afbc0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001bdec6aec20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001bdec6e4e00 .functor BUFZ 32, L_000001bdec6e17c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bdec6cae90_0 .net "Data_Out", 31 0, L_000001bdec6e4e00;  alias, 1 drivers
v000001bdec6cb110 .array "InstMem", 0 1023, 31 0;
v000001bdec6c9f90_0 .net *"_ivl_0", 31 0, L_000001bdec6e17c0;  1 drivers
v000001bdec6cc010_0 .net *"_ivl_3", 9 0, L_000001bdec6e1e00;  1 drivers
v000001bdec6cb390_0 .net *"_ivl_4", 11 0, L_000001bdec6e1540;  1 drivers
L_000001bdec7001a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bdec6ca850_0 .net *"_ivl_7", 1 0, L_000001bdec7001a8;  1 drivers
v000001bdec6cbbb0_0 .net "addr", 31 0, v000001bdec6cb610_0;  alias, 1 drivers
v000001bdec6cb2f0_0 .net "clk", 0 0, L_000001bdec620190;  alias, 1 drivers
v000001bdec6ca030_0 .var/i "i", 31 0;
L_000001bdec6e17c0 .array/port v000001bdec6cb110, L_000001bdec6e1540;
L_000001bdec6e1e00 .part v000001bdec6cb610_0, 0, 10;
L_000001bdec6e1540 .concat [ 10 2 0 0], L_000001bdec6e1e00, L_000001bdec7001a8;
S_000001bdec6afee0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001bdec6aec20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001bdec62a100 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001bdec6cb430_0 .net "DataIn", 31 0, L_000001bdec6e4b60;  alias, 1 drivers
v000001bdec6cb610_0 .var "DataOut", 31 0;
v000001bdec6ca670_0 .net "PC_Write", 0 0, v000001bdec6bd0e0_0;  alias, 1 drivers
v000001bdec6ca350_0 .net "clk", 0 0, L_000001bdec620190;  alias, 1 drivers
v000001bdec6ca990_0 .net "rst", 0 0, v000001bdec6e0320_0;  alias, 1 drivers
S_000001bdec6b0070 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001bdec6aec20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001bdec62a240 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001bdec6210e0 .functor NOT 1, L_000001bdec6e1ae0, C4<0>, C4<0>, C4<0>;
L_000001bdec621150 .functor NOT 1, L_000001bdec6e2c60, C4<0>, C4<0>, C4<0>;
L_000001bdec6211c0 .functor AND 1, L_000001bdec6210e0, L_000001bdec621150, C4<1>, C4<1>;
L_000001bdec5be010 .functor NOT 1, L_000001bdec6e2ee0, C4<0>, C4<0>, C4<0>;
L_000001bdec5bd6e0 .functor AND 1, L_000001bdec6211c0, L_000001bdec5be010, C4<1>, C4<1>;
L_000001bdec5bd7c0 .functor AND 32, L_000001bdec6e1040, L_000001bdec6e19a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bdec5bdad0 .functor NOT 1, L_000001bdec6e14a0, C4<0>, C4<0>, C4<0>;
L_000001bdec6e44d0 .functor NOT 1, L_000001bdec6e1a40, C4<0>, C4<0>, C4<0>;
L_000001bdec6e5960 .functor AND 1, L_000001bdec5bdad0, L_000001bdec6e44d0, C4<1>, C4<1>;
L_000001bdec6e5490 .functor AND 1, L_000001bdec6e5960, L_000001bdec6e2260, C4<1>, C4<1>;
L_000001bdec6e59d0 .functor AND 32, L_000001bdec6e2800, L_000001bdec6e3520, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bdec6e43f0 .functor OR 32, L_000001bdec5bd7c0, L_000001bdec6e59d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bdec6e48c0 .functor NOT 1, L_000001bdec6e2e40, C4<0>, C4<0>, C4<0>;
L_000001bdec6e5500 .functor AND 1, L_000001bdec6e48c0, L_000001bdec6e2580, C4<1>, C4<1>;
L_000001bdec6e5ce0 .functor NOT 1, L_000001bdec6e1400, C4<0>, C4<0>, C4<0>;
L_000001bdec6e53b0 .functor AND 1, L_000001bdec6e5500, L_000001bdec6e5ce0, C4<1>, C4<1>;
L_000001bdec6e5570 .functor AND 32, L_000001bdec6e1c20, v000001bdec6cb610_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bdec6e5180 .functor OR 32, L_000001bdec6e43f0, L_000001bdec6e5570, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bdec6e47e0 .functor NOT 1, L_000001bdec6e1d60, C4<0>, C4<0>, C4<0>;
L_000001bdec6e55e0 .functor AND 1, L_000001bdec6e47e0, L_000001bdec6e1b80, C4<1>, C4<1>;
L_000001bdec6e4f50 .functor AND 1, L_000001bdec6e55e0, L_000001bdec6e2620, C4<1>, C4<1>;
L_000001bdec6e51f0 .functor AND 32, L_000001bdec6e1900, L_000001bdec6dd9e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bdec6e4310 .functor OR 32, L_000001bdec6e5180, L_000001bdec6e51f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bdec6e5e30 .functor NOT 1, L_000001bdec6e26c0, C4<0>, C4<0>, C4<0>;
L_000001bdec6e5650 .functor AND 1, L_000001bdec6e2f80, L_000001bdec6e5e30, C4<1>, C4<1>;
L_000001bdec6e5a40 .functor NOT 1, L_000001bdec6e1220, C4<0>, C4<0>, C4<0>;
L_000001bdec6e56c0 .functor AND 1, L_000001bdec6e5650, L_000001bdec6e5a40, C4<1>, C4<1>;
L_000001bdec6e4700 .functor AND 32, L_000001bdec6e1720, v000001bdec6b3f30_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bdec6e4b60 .functor OR 32, L_000001bdec6e4310, L_000001bdec6e4700, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bdec6cb570_0 .net *"_ivl_1", 0 0, L_000001bdec6e1ae0;  1 drivers
v000001bdec6ca170_0 .net *"_ivl_11", 0 0, L_000001bdec6e2ee0;  1 drivers
v000001bdec6ca0d0_0 .net *"_ivl_12", 0 0, L_000001bdec5be010;  1 drivers
v000001bdec6cc0b0_0 .net *"_ivl_14", 0 0, L_000001bdec5bd6e0;  1 drivers
v000001bdec6cb070_0 .net *"_ivl_16", 31 0, L_000001bdec6e1040;  1 drivers
v000001bdec6caf30_0 .net *"_ivl_18", 31 0, L_000001bdec5bd7c0;  1 drivers
v000001bdec6ca5d0_0 .net *"_ivl_2", 0 0, L_000001bdec6210e0;  1 drivers
v000001bdec6cb9d0_0 .net *"_ivl_21", 0 0, L_000001bdec6e14a0;  1 drivers
v000001bdec6ca710_0 .net *"_ivl_22", 0 0, L_000001bdec5bdad0;  1 drivers
v000001bdec6c9d10_0 .net *"_ivl_25", 0 0, L_000001bdec6e1a40;  1 drivers
v000001bdec6ca210_0 .net *"_ivl_26", 0 0, L_000001bdec6e44d0;  1 drivers
v000001bdec6cafd0_0 .net *"_ivl_28", 0 0, L_000001bdec6e5960;  1 drivers
v000001bdec6ca3f0_0 .net *"_ivl_31", 0 0, L_000001bdec6e2260;  1 drivers
v000001bdec6cb6b0_0 .net *"_ivl_32", 0 0, L_000001bdec6e5490;  1 drivers
v000001bdec6cb1b0_0 .net *"_ivl_34", 31 0, L_000001bdec6e2800;  1 drivers
v000001bdec6c9b30_0 .net *"_ivl_36", 31 0, L_000001bdec6e59d0;  1 drivers
v000001bdec6cbc50_0 .net *"_ivl_38", 31 0, L_000001bdec6e43f0;  1 drivers
v000001bdec6cb4d0_0 .net *"_ivl_41", 0 0, L_000001bdec6e2e40;  1 drivers
v000001bdec6ca8f0_0 .net *"_ivl_42", 0 0, L_000001bdec6e48c0;  1 drivers
v000001bdec6cbcf0_0 .net *"_ivl_45", 0 0, L_000001bdec6e2580;  1 drivers
v000001bdec6caa30_0 .net *"_ivl_46", 0 0, L_000001bdec6e5500;  1 drivers
v000001bdec6cb7f0_0 .net *"_ivl_49", 0 0, L_000001bdec6e1400;  1 drivers
v000001bdec6cab70_0 .net *"_ivl_5", 0 0, L_000001bdec6e2c60;  1 drivers
v000001bdec6cacb0_0 .net *"_ivl_50", 0 0, L_000001bdec6e5ce0;  1 drivers
v000001bdec6ca490_0 .net *"_ivl_52", 0 0, L_000001bdec6e53b0;  1 drivers
v000001bdec6ca530_0 .net *"_ivl_54", 31 0, L_000001bdec6e1c20;  1 drivers
v000001bdec6cb890_0 .net *"_ivl_56", 31 0, L_000001bdec6e5570;  1 drivers
v000001bdec6cad50_0 .net *"_ivl_58", 31 0, L_000001bdec6e5180;  1 drivers
v000001bdec6cadf0_0 .net *"_ivl_6", 0 0, L_000001bdec621150;  1 drivers
v000001bdec6c9db0_0 .net *"_ivl_61", 0 0, L_000001bdec6e1d60;  1 drivers
v000001bdec6c9bd0_0 .net *"_ivl_62", 0 0, L_000001bdec6e47e0;  1 drivers
v000001bdec6cbed0_0 .net *"_ivl_65", 0 0, L_000001bdec6e1b80;  1 drivers
v000001bdec6c9c70_0 .net *"_ivl_66", 0 0, L_000001bdec6e55e0;  1 drivers
v000001bdec6cbd90_0 .net *"_ivl_69", 0 0, L_000001bdec6e2620;  1 drivers
v000001bdec6cbe30_0 .net *"_ivl_70", 0 0, L_000001bdec6e4f50;  1 drivers
v000001bdec6cbf70_0 .net *"_ivl_72", 31 0, L_000001bdec6e1900;  1 drivers
v000001bdec6c9950_0 .net *"_ivl_74", 31 0, L_000001bdec6e51f0;  1 drivers
v000001bdec6c9a90_0 .net *"_ivl_76", 31 0, L_000001bdec6e4310;  1 drivers
v000001bdec6ca2b0_0 .net *"_ivl_79", 0 0, L_000001bdec6e2f80;  1 drivers
v000001bdec6ccb50_0 .net *"_ivl_8", 0 0, L_000001bdec6211c0;  1 drivers
v000001bdec6cd2d0_0 .net *"_ivl_81", 0 0, L_000001bdec6e26c0;  1 drivers
v000001bdec6cdaf0_0 .net *"_ivl_82", 0 0, L_000001bdec6e5e30;  1 drivers
v000001bdec6ce130_0 .net *"_ivl_84", 0 0, L_000001bdec6e5650;  1 drivers
v000001bdec6cd370_0 .net *"_ivl_87", 0 0, L_000001bdec6e1220;  1 drivers
v000001bdec6ce310_0 .net *"_ivl_88", 0 0, L_000001bdec6e5a40;  1 drivers
v000001bdec6ccbf0_0 .net *"_ivl_90", 0 0, L_000001bdec6e56c0;  1 drivers
v000001bdec6cc830_0 .net *"_ivl_92", 31 0, L_000001bdec6e1720;  1 drivers
v000001bdec6cd550_0 .net *"_ivl_94", 31 0, L_000001bdec6e4700;  1 drivers
v000001bdec6ce630_0 .net "ina", 31 0, L_000001bdec6e19a0;  1 drivers
v000001bdec6cd5f0_0 .net "inb", 31 0, L_000001bdec6e3520;  alias, 1 drivers
v000001bdec6ce1d0_0 .net "inc", 31 0, v000001bdec6cb610_0;  alias, 1 drivers
v000001bdec6cc150_0 .net "ind", 31 0, L_000001bdec6dd9e0;  alias, 1 drivers
v000001bdec6cdd70_0 .net "ine", 31 0, v000001bdec6b3f30_0;  alias, 1 drivers
L_000001bdec7000d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bdec6ccd30_0 .net "inf", 31 0, L_000001bdec7000d0;  1 drivers
L_000001bdec700118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bdec6cd0f0_0 .net "ing", 31 0, L_000001bdec700118;  1 drivers
L_000001bdec700160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bdec6ccc90_0 .net "inh", 31 0, L_000001bdec700160;  1 drivers
v000001bdec6cc6f0_0 .net "out", 31 0, L_000001bdec6e4b60;  alias, 1 drivers
v000001bdec6ccfb0_0 .net "sel", 2 0, L_000001bdec6e1180;  alias, 1 drivers
L_000001bdec6e1ae0 .part L_000001bdec6e1180, 2, 1;
L_000001bdec6e2c60 .part L_000001bdec6e1180, 1, 1;
L_000001bdec6e2ee0 .part L_000001bdec6e1180, 0, 1;
LS_000001bdec6e1040_0_0 .concat [ 1 1 1 1], L_000001bdec5bd6e0, L_000001bdec5bd6e0, L_000001bdec5bd6e0, L_000001bdec5bd6e0;
LS_000001bdec6e1040_0_4 .concat [ 1 1 1 1], L_000001bdec5bd6e0, L_000001bdec5bd6e0, L_000001bdec5bd6e0, L_000001bdec5bd6e0;
LS_000001bdec6e1040_0_8 .concat [ 1 1 1 1], L_000001bdec5bd6e0, L_000001bdec5bd6e0, L_000001bdec5bd6e0, L_000001bdec5bd6e0;
LS_000001bdec6e1040_0_12 .concat [ 1 1 1 1], L_000001bdec5bd6e0, L_000001bdec5bd6e0, L_000001bdec5bd6e0, L_000001bdec5bd6e0;
LS_000001bdec6e1040_0_16 .concat [ 1 1 1 1], L_000001bdec5bd6e0, L_000001bdec5bd6e0, L_000001bdec5bd6e0, L_000001bdec5bd6e0;
LS_000001bdec6e1040_0_20 .concat [ 1 1 1 1], L_000001bdec5bd6e0, L_000001bdec5bd6e0, L_000001bdec5bd6e0, L_000001bdec5bd6e0;
LS_000001bdec6e1040_0_24 .concat [ 1 1 1 1], L_000001bdec5bd6e0, L_000001bdec5bd6e0, L_000001bdec5bd6e0, L_000001bdec5bd6e0;
LS_000001bdec6e1040_0_28 .concat [ 1 1 1 1], L_000001bdec5bd6e0, L_000001bdec5bd6e0, L_000001bdec5bd6e0, L_000001bdec5bd6e0;
LS_000001bdec6e1040_1_0 .concat [ 4 4 4 4], LS_000001bdec6e1040_0_0, LS_000001bdec6e1040_0_4, LS_000001bdec6e1040_0_8, LS_000001bdec6e1040_0_12;
LS_000001bdec6e1040_1_4 .concat [ 4 4 4 4], LS_000001bdec6e1040_0_16, LS_000001bdec6e1040_0_20, LS_000001bdec6e1040_0_24, LS_000001bdec6e1040_0_28;
L_000001bdec6e1040 .concat [ 16 16 0 0], LS_000001bdec6e1040_1_0, LS_000001bdec6e1040_1_4;
L_000001bdec6e14a0 .part L_000001bdec6e1180, 2, 1;
L_000001bdec6e1a40 .part L_000001bdec6e1180, 1, 1;
L_000001bdec6e2260 .part L_000001bdec6e1180, 0, 1;
LS_000001bdec6e2800_0_0 .concat [ 1 1 1 1], L_000001bdec6e5490, L_000001bdec6e5490, L_000001bdec6e5490, L_000001bdec6e5490;
LS_000001bdec6e2800_0_4 .concat [ 1 1 1 1], L_000001bdec6e5490, L_000001bdec6e5490, L_000001bdec6e5490, L_000001bdec6e5490;
LS_000001bdec6e2800_0_8 .concat [ 1 1 1 1], L_000001bdec6e5490, L_000001bdec6e5490, L_000001bdec6e5490, L_000001bdec6e5490;
LS_000001bdec6e2800_0_12 .concat [ 1 1 1 1], L_000001bdec6e5490, L_000001bdec6e5490, L_000001bdec6e5490, L_000001bdec6e5490;
LS_000001bdec6e2800_0_16 .concat [ 1 1 1 1], L_000001bdec6e5490, L_000001bdec6e5490, L_000001bdec6e5490, L_000001bdec6e5490;
LS_000001bdec6e2800_0_20 .concat [ 1 1 1 1], L_000001bdec6e5490, L_000001bdec6e5490, L_000001bdec6e5490, L_000001bdec6e5490;
LS_000001bdec6e2800_0_24 .concat [ 1 1 1 1], L_000001bdec6e5490, L_000001bdec6e5490, L_000001bdec6e5490, L_000001bdec6e5490;
LS_000001bdec6e2800_0_28 .concat [ 1 1 1 1], L_000001bdec6e5490, L_000001bdec6e5490, L_000001bdec6e5490, L_000001bdec6e5490;
LS_000001bdec6e2800_1_0 .concat [ 4 4 4 4], LS_000001bdec6e2800_0_0, LS_000001bdec6e2800_0_4, LS_000001bdec6e2800_0_8, LS_000001bdec6e2800_0_12;
LS_000001bdec6e2800_1_4 .concat [ 4 4 4 4], LS_000001bdec6e2800_0_16, LS_000001bdec6e2800_0_20, LS_000001bdec6e2800_0_24, LS_000001bdec6e2800_0_28;
L_000001bdec6e2800 .concat [ 16 16 0 0], LS_000001bdec6e2800_1_0, LS_000001bdec6e2800_1_4;
L_000001bdec6e2e40 .part L_000001bdec6e1180, 2, 1;
L_000001bdec6e2580 .part L_000001bdec6e1180, 1, 1;
L_000001bdec6e1400 .part L_000001bdec6e1180, 0, 1;
LS_000001bdec6e1c20_0_0 .concat [ 1 1 1 1], L_000001bdec6e53b0, L_000001bdec6e53b0, L_000001bdec6e53b0, L_000001bdec6e53b0;
LS_000001bdec6e1c20_0_4 .concat [ 1 1 1 1], L_000001bdec6e53b0, L_000001bdec6e53b0, L_000001bdec6e53b0, L_000001bdec6e53b0;
LS_000001bdec6e1c20_0_8 .concat [ 1 1 1 1], L_000001bdec6e53b0, L_000001bdec6e53b0, L_000001bdec6e53b0, L_000001bdec6e53b0;
LS_000001bdec6e1c20_0_12 .concat [ 1 1 1 1], L_000001bdec6e53b0, L_000001bdec6e53b0, L_000001bdec6e53b0, L_000001bdec6e53b0;
LS_000001bdec6e1c20_0_16 .concat [ 1 1 1 1], L_000001bdec6e53b0, L_000001bdec6e53b0, L_000001bdec6e53b0, L_000001bdec6e53b0;
LS_000001bdec6e1c20_0_20 .concat [ 1 1 1 1], L_000001bdec6e53b0, L_000001bdec6e53b0, L_000001bdec6e53b0, L_000001bdec6e53b0;
LS_000001bdec6e1c20_0_24 .concat [ 1 1 1 1], L_000001bdec6e53b0, L_000001bdec6e53b0, L_000001bdec6e53b0, L_000001bdec6e53b0;
LS_000001bdec6e1c20_0_28 .concat [ 1 1 1 1], L_000001bdec6e53b0, L_000001bdec6e53b0, L_000001bdec6e53b0, L_000001bdec6e53b0;
LS_000001bdec6e1c20_1_0 .concat [ 4 4 4 4], LS_000001bdec6e1c20_0_0, LS_000001bdec6e1c20_0_4, LS_000001bdec6e1c20_0_8, LS_000001bdec6e1c20_0_12;
LS_000001bdec6e1c20_1_4 .concat [ 4 4 4 4], LS_000001bdec6e1c20_0_16, LS_000001bdec6e1c20_0_20, LS_000001bdec6e1c20_0_24, LS_000001bdec6e1c20_0_28;
L_000001bdec6e1c20 .concat [ 16 16 0 0], LS_000001bdec6e1c20_1_0, LS_000001bdec6e1c20_1_4;
L_000001bdec6e1d60 .part L_000001bdec6e1180, 2, 1;
L_000001bdec6e1b80 .part L_000001bdec6e1180, 1, 1;
L_000001bdec6e2620 .part L_000001bdec6e1180, 0, 1;
LS_000001bdec6e1900_0_0 .concat [ 1 1 1 1], L_000001bdec6e4f50, L_000001bdec6e4f50, L_000001bdec6e4f50, L_000001bdec6e4f50;
LS_000001bdec6e1900_0_4 .concat [ 1 1 1 1], L_000001bdec6e4f50, L_000001bdec6e4f50, L_000001bdec6e4f50, L_000001bdec6e4f50;
LS_000001bdec6e1900_0_8 .concat [ 1 1 1 1], L_000001bdec6e4f50, L_000001bdec6e4f50, L_000001bdec6e4f50, L_000001bdec6e4f50;
LS_000001bdec6e1900_0_12 .concat [ 1 1 1 1], L_000001bdec6e4f50, L_000001bdec6e4f50, L_000001bdec6e4f50, L_000001bdec6e4f50;
LS_000001bdec6e1900_0_16 .concat [ 1 1 1 1], L_000001bdec6e4f50, L_000001bdec6e4f50, L_000001bdec6e4f50, L_000001bdec6e4f50;
LS_000001bdec6e1900_0_20 .concat [ 1 1 1 1], L_000001bdec6e4f50, L_000001bdec6e4f50, L_000001bdec6e4f50, L_000001bdec6e4f50;
LS_000001bdec6e1900_0_24 .concat [ 1 1 1 1], L_000001bdec6e4f50, L_000001bdec6e4f50, L_000001bdec6e4f50, L_000001bdec6e4f50;
LS_000001bdec6e1900_0_28 .concat [ 1 1 1 1], L_000001bdec6e4f50, L_000001bdec6e4f50, L_000001bdec6e4f50, L_000001bdec6e4f50;
LS_000001bdec6e1900_1_0 .concat [ 4 4 4 4], LS_000001bdec6e1900_0_0, LS_000001bdec6e1900_0_4, LS_000001bdec6e1900_0_8, LS_000001bdec6e1900_0_12;
LS_000001bdec6e1900_1_4 .concat [ 4 4 4 4], LS_000001bdec6e1900_0_16, LS_000001bdec6e1900_0_20, LS_000001bdec6e1900_0_24, LS_000001bdec6e1900_0_28;
L_000001bdec6e1900 .concat [ 16 16 0 0], LS_000001bdec6e1900_1_0, LS_000001bdec6e1900_1_4;
L_000001bdec6e2f80 .part L_000001bdec6e1180, 2, 1;
L_000001bdec6e26c0 .part L_000001bdec6e1180, 1, 1;
L_000001bdec6e1220 .part L_000001bdec6e1180, 0, 1;
LS_000001bdec6e1720_0_0 .concat [ 1 1 1 1], L_000001bdec6e56c0, L_000001bdec6e56c0, L_000001bdec6e56c0, L_000001bdec6e56c0;
LS_000001bdec6e1720_0_4 .concat [ 1 1 1 1], L_000001bdec6e56c0, L_000001bdec6e56c0, L_000001bdec6e56c0, L_000001bdec6e56c0;
LS_000001bdec6e1720_0_8 .concat [ 1 1 1 1], L_000001bdec6e56c0, L_000001bdec6e56c0, L_000001bdec6e56c0, L_000001bdec6e56c0;
LS_000001bdec6e1720_0_12 .concat [ 1 1 1 1], L_000001bdec6e56c0, L_000001bdec6e56c0, L_000001bdec6e56c0, L_000001bdec6e56c0;
LS_000001bdec6e1720_0_16 .concat [ 1 1 1 1], L_000001bdec6e56c0, L_000001bdec6e56c0, L_000001bdec6e56c0, L_000001bdec6e56c0;
LS_000001bdec6e1720_0_20 .concat [ 1 1 1 1], L_000001bdec6e56c0, L_000001bdec6e56c0, L_000001bdec6e56c0, L_000001bdec6e56c0;
LS_000001bdec6e1720_0_24 .concat [ 1 1 1 1], L_000001bdec6e56c0, L_000001bdec6e56c0, L_000001bdec6e56c0, L_000001bdec6e56c0;
LS_000001bdec6e1720_0_28 .concat [ 1 1 1 1], L_000001bdec6e56c0, L_000001bdec6e56c0, L_000001bdec6e56c0, L_000001bdec6e56c0;
LS_000001bdec6e1720_1_0 .concat [ 4 4 4 4], LS_000001bdec6e1720_0_0, LS_000001bdec6e1720_0_4, LS_000001bdec6e1720_0_8, LS_000001bdec6e1720_0_12;
LS_000001bdec6e1720_1_4 .concat [ 4 4 4 4], LS_000001bdec6e1720_0_16, LS_000001bdec6e1720_0_20, LS_000001bdec6e1720_0_24, LS_000001bdec6e1720_0_28;
L_000001bdec6e1720 .concat [ 16 16 0 0], LS_000001bdec6e1720_1_0, LS_000001bdec6e1720_1_4;
S_000001bdec6b0520 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_000001bdec4896a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001bdec6ce770_0 .net "Write_Data", 31 0, v000001bdec6a4310_0;  alias, 1 drivers
v000001bdec6cc5b0_0 .net "addr", 31 0, v000001bdec6a4b30_0;  alias, 1 drivers
v000001bdec6cd690_0 .net "clk", 0 0, L_000001bdec620190;  alias, 1 drivers
v000001bdec6cc970_0 .net "mem_out", 31 0, v000001bdec6ce6d0_0;  alias, 1 drivers
v000001bdec6cc330_0 .net "mem_read", 0 0, v000001bdec6a4c70_0;  alias, 1 drivers
v000001bdec6cca10_0 .net "mem_write", 0 0, v000001bdec6a4950_0;  alias, 1 drivers
S_000001bdec6aea90 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001bdec6b0520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001bdec6cd050 .array "DataMem", 1023 0, 31 0;
v000001bdec6ce270_0 .net "Data_In", 31 0, v000001bdec6a4310_0;  alias, 1 drivers
v000001bdec6ce6d0_0 .var "Data_Out", 31 0;
v000001bdec6ce3b0_0 .net "Write_en", 0 0, v000001bdec6a4950_0;  alias, 1 drivers
v000001bdec6cd4b0_0 .net "addr", 31 0, v000001bdec6a4b30_0;  alias, 1 drivers
v000001bdec6cd730_0 .net "clk", 0 0, L_000001bdec620190;  alias, 1 drivers
v000001bdec6cc510_0 .var/i "i", 31 0;
S_000001bdec6aedb0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_000001bdec4896a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001bdec6db920 .param/l "add" 0 9 6, C4<000000100000>;
P_000001bdec6db958 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001bdec6db990 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001bdec6db9c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001bdec6dba00 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001bdec6dba38 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001bdec6dba70 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001bdec6dbaa8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001bdec6dbae0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001bdec6dbb18 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001bdec6dbb50 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001bdec6dbb88 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001bdec6dbbc0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001bdec6dbbf8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001bdec6dbc30 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001bdec6dbc68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001bdec6dbca0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001bdec6dbcd8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001bdec6dbd10 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001bdec6dbd48 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001bdec6dbd80 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001bdec6dbdb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001bdec6dbdf0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001bdec6dbe28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001bdec6dbe60 .param/l "xori" 0 9 12, C4<001110000000>;
v000001bdec6ccab0_0 .net "MEM_ALU_OUT", 31 0, v000001bdec6a4b30_0;  alias, 1 drivers
v000001bdec6cc650_0 .net "MEM_Data_mem_out", 31 0, v000001bdec6ce6d0_0;  alias, 1 drivers
v000001bdec6ccf10_0 .net "MEM_memread", 0 0, v000001bdec6a4c70_0;  alias, 1 drivers
v000001bdec6cd230_0 .net "MEM_opcode", 11 0, v000001bdec6a3870_0;  alias, 1 drivers
v000001bdec6cd870_0 .net "MEM_rd_ind", 4 0, v000001bdec6a4d10_0;  alias, 1 drivers
v000001bdec6cc790_0 .net "MEM_rd_indzero", 0 0, v000001bdec6a39b0_0;  alias, 1 drivers
v000001bdec6cd910_0 .net "MEM_regwrite", 0 0, v000001bdec6a46d0_0;  alias, 1 drivers
v000001bdec6ce450_0 .var "WB_ALU_OUT", 31 0;
v000001bdec6cda50_0 .var "WB_Data_mem_out", 31 0;
v000001bdec6cdb90_0 .var "WB_memread", 0 0;
v000001bdec6ce4f0_0 .var "WB_rd_ind", 4 0;
v000001bdec6ce8b0_0 .var "WB_rd_indzero", 0 0;
v000001bdec6cdc30_0 .var "WB_regwrite", 0 0;
v000001bdec6cdcd0_0 .net "clk", 0 0, L_000001bdec74bd90;  1 drivers
v000001bdec6cde10_0 .var "hlt", 0 0;
v000001bdec6cdeb0_0 .net "rst", 0 0, v000001bdec6e0320_0;  alias, 1 drivers
E_000001bdec62a680 .event posedge, v000001bdec6a49f0_0, v000001bdec6cdcd0_0;
S_000001bdec6aef40 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_000001bdec4896a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001bdec74be00 .functor AND 32, v000001bdec6cda50_0, L_000001bdec74efd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bdec74bb60 .functor NOT 1, v000001bdec6cdb90_0, C4<0>, C4<0>, C4<0>;
L_000001bdec74bc40 .functor AND 32, v000001bdec6ce450_0, L_000001bdec74e670, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001bdec767b40 .functor OR 32, L_000001bdec74be00, L_000001bdec74bc40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bdec6cdf50_0 .net "Write_Data_RegFile", 31 0, L_000001bdec767b40;  alias, 1 drivers
v000001bdec6ce590_0 .net *"_ivl_0", 31 0, L_000001bdec74efd0;  1 drivers
v000001bdec6ce090_0 .net *"_ivl_2", 31 0, L_000001bdec74be00;  1 drivers
v000001bdec6cc470_0 .net *"_ivl_4", 0 0, L_000001bdec74bb60;  1 drivers
v000001bdec6ce810_0 .net *"_ivl_6", 31 0, L_000001bdec74e670;  1 drivers
v000001bdec6cf350_0 .net *"_ivl_8", 31 0, L_000001bdec74bc40;  1 drivers
v000001bdec6cf530_0 .net "alu_out", 31 0, v000001bdec6ce450_0;  alias, 1 drivers
v000001bdec6d0570_0 .net "mem_out", 31 0, v000001bdec6cda50_0;  alias, 1 drivers
v000001bdec6cf3f0_0 .net "mem_read", 0 0, v000001bdec6cdb90_0;  alias, 1 drivers
LS_000001bdec74efd0_0_0 .concat [ 1 1 1 1], v000001bdec6cdb90_0, v000001bdec6cdb90_0, v000001bdec6cdb90_0, v000001bdec6cdb90_0;
LS_000001bdec74efd0_0_4 .concat [ 1 1 1 1], v000001bdec6cdb90_0, v000001bdec6cdb90_0, v000001bdec6cdb90_0, v000001bdec6cdb90_0;
LS_000001bdec74efd0_0_8 .concat [ 1 1 1 1], v000001bdec6cdb90_0, v000001bdec6cdb90_0, v000001bdec6cdb90_0, v000001bdec6cdb90_0;
LS_000001bdec74efd0_0_12 .concat [ 1 1 1 1], v000001bdec6cdb90_0, v000001bdec6cdb90_0, v000001bdec6cdb90_0, v000001bdec6cdb90_0;
LS_000001bdec74efd0_0_16 .concat [ 1 1 1 1], v000001bdec6cdb90_0, v000001bdec6cdb90_0, v000001bdec6cdb90_0, v000001bdec6cdb90_0;
LS_000001bdec74efd0_0_20 .concat [ 1 1 1 1], v000001bdec6cdb90_0, v000001bdec6cdb90_0, v000001bdec6cdb90_0, v000001bdec6cdb90_0;
LS_000001bdec74efd0_0_24 .concat [ 1 1 1 1], v000001bdec6cdb90_0, v000001bdec6cdb90_0, v000001bdec6cdb90_0, v000001bdec6cdb90_0;
LS_000001bdec74efd0_0_28 .concat [ 1 1 1 1], v000001bdec6cdb90_0, v000001bdec6cdb90_0, v000001bdec6cdb90_0, v000001bdec6cdb90_0;
LS_000001bdec74efd0_1_0 .concat [ 4 4 4 4], LS_000001bdec74efd0_0_0, LS_000001bdec74efd0_0_4, LS_000001bdec74efd0_0_8, LS_000001bdec74efd0_0_12;
LS_000001bdec74efd0_1_4 .concat [ 4 4 4 4], LS_000001bdec74efd0_0_16, LS_000001bdec74efd0_0_20, LS_000001bdec74efd0_0_24, LS_000001bdec74efd0_0_28;
L_000001bdec74efd0 .concat [ 16 16 0 0], LS_000001bdec74efd0_1_0, LS_000001bdec74efd0_1_4;
LS_000001bdec74e670_0_0 .concat [ 1 1 1 1], L_000001bdec74bb60, L_000001bdec74bb60, L_000001bdec74bb60, L_000001bdec74bb60;
LS_000001bdec74e670_0_4 .concat [ 1 1 1 1], L_000001bdec74bb60, L_000001bdec74bb60, L_000001bdec74bb60, L_000001bdec74bb60;
LS_000001bdec74e670_0_8 .concat [ 1 1 1 1], L_000001bdec74bb60, L_000001bdec74bb60, L_000001bdec74bb60, L_000001bdec74bb60;
LS_000001bdec74e670_0_12 .concat [ 1 1 1 1], L_000001bdec74bb60, L_000001bdec74bb60, L_000001bdec74bb60, L_000001bdec74bb60;
LS_000001bdec74e670_0_16 .concat [ 1 1 1 1], L_000001bdec74bb60, L_000001bdec74bb60, L_000001bdec74bb60, L_000001bdec74bb60;
LS_000001bdec74e670_0_20 .concat [ 1 1 1 1], L_000001bdec74bb60, L_000001bdec74bb60, L_000001bdec74bb60, L_000001bdec74bb60;
LS_000001bdec74e670_0_24 .concat [ 1 1 1 1], L_000001bdec74bb60, L_000001bdec74bb60, L_000001bdec74bb60, L_000001bdec74bb60;
LS_000001bdec74e670_0_28 .concat [ 1 1 1 1], L_000001bdec74bb60, L_000001bdec74bb60, L_000001bdec74bb60, L_000001bdec74bb60;
LS_000001bdec74e670_1_0 .concat [ 4 4 4 4], LS_000001bdec74e670_0_0, LS_000001bdec74e670_0_4, LS_000001bdec74e670_0_8, LS_000001bdec74e670_0_12;
LS_000001bdec74e670_1_4 .concat [ 4 4 4 4], LS_000001bdec74e670_0_16, LS_000001bdec74e670_0_20, LS_000001bdec74e670_0_24, LS_000001bdec74e670_0_28;
L_000001bdec74e670 .concat [ 16 16 0 0], LS_000001bdec74e670_1_0, LS_000001bdec74e670_1_4;
    .scope S_000001bdec6afee0;
T_0 ;
    %wait E_000001bdec629780;
    %load/vec4 v000001bdec6ca990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001bdec6cb610_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001bdec6ca670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001bdec6cb430_0;
    %assign/vec4 v000001bdec6cb610_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001bdec6afbc0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bdec6ca030_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001bdec6ca030_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001bdec6ca030_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdec6cb110, 0, 4;
    %load/vec4 v000001bdec6ca030_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bdec6ca030_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdec6cb110, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdec6cb110, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdec6cb110, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdec6cb110, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdec6cb110, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdec6cb110, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdec6cb110, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdec6cb110, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdec6cb110, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdec6cb110, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdec6cb110, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdec6cb110, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdec6cb110, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdec6cb110, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdec6cb110, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdec6cb110, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdec6cb110, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdec6cb110, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdec6cb110, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdec6cb110, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdec6cb110, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdec6cb110, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdec6cb110, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdec6cb110, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdec6cb110, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdec6cb110, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdec6cb110, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdec6cb110, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001bdec6afd50;
T_2 ;
    %wait E_000001bdec629bc0;
    %load/vec4 v000001bdec6c99f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001bdec6b9760_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bdec6b93a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bdec6c9e50_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bdec6cba70_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bdec6cb930_0, 0;
    %assign/vec4 v000001bdec6ca7b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001bdec6cb750_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001bdec6caad0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001bdec6b9760_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bdec6b93a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bdec6c9e50_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bdec6cba70_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bdec6cb930_0, 0;
    %assign/vec4 v000001bdec6ca7b0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001bdec6cb750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001bdec6cb250_0;
    %assign/vec4 v000001bdec6b93a0_0, 0;
    %load/vec4 v000001bdec6c9ef0_0;
    %assign/vec4 v000001bdec6b9760_0, 0;
    %load/vec4 v000001bdec6cb250_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001bdec6cba70_0, 0;
    %load/vec4 v000001bdec6cb250_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bdec6ca7b0_0, 4, 5;
    %load/vec4 v000001bdec6cb250_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001bdec6cb250_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001bdec6ca7b0_0, 4, 5;
    %load/vec4 v000001bdec6cb250_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001bdec6cb250_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bdec6cb250_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001bdec6cb250_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001bdec6cb250_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001bdec6cb250_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001bdec6cb930_0, 0;
    %load/vec4 v000001bdec6cb250_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001bdec6cb250_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001bdec6c9e50_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001bdec6cb250_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001bdec6c9e50_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001bdec6cb250_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001bdec6c9e50_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001bdec6afa30;
T_3 ;
    %wait E_000001bdec629780;
    %load/vec4 v000001bdec6b5ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bdec6b66a0_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001bdec6b66a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001bdec6b66a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdec6b5a20, 0, 4;
    %load/vec4 v000001bdec6b66a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bdec6b66a0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001bdec6b6ba0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001bdec6b6b00_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001bdec6b6920_0;
    %load/vec4 v000001bdec6b6ba0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdec6b5a20, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdec6b5a20, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001bdec6afa30;
T_4 ;
    %wait E_000001bdec629a40;
    %load/vec4 v000001bdec6b6ba0_0;
    %load/vec4 v000001bdec6b58e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001bdec6b6ba0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001bdec6b6b00_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001bdec6b6920_0;
    %assign/vec4 v000001bdec6b57a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001bdec6b58e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001bdec6b5a20, 4;
    %assign/vec4 v000001bdec6b57a0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001bdec6afa30;
T_5 ;
    %wait E_000001bdec629a40;
    %load/vec4 v000001bdec6b6ba0_0;
    %load/vec4 v000001bdec6b5980_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001bdec6b6ba0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001bdec6b6b00_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001bdec6b6920_0;
    %assign/vec4 v000001bdec6b5840_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001bdec6b5980_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001bdec6b5a20, 4;
    %assign/vec4 v000001bdec6b5840_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001bdec6afa30;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001bdec6ae770;
    %jmp t_0;
    .scope S_000001bdec6ae770;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bdec6b5700_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001bdec6b5700_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001bdec6b5700_0;
    %ix/getv/s 4, v000001bdec6b5700_0;
    %load/vec4a v000001bdec6b5a20, 4;
    %ix/getv/s 4, v000001bdec6b5700_0;
    %load/vec4a v000001bdec6b5a20, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001bdec6b5700_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bdec6b5700_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001bdec6afa30;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001bdec6af8a0;
T_7 ;
    %wait E_000001bdec628ac0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bdec6b5c00_0, 0, 32;
    %load/vec4 v000001bdec6b5340_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bdec6b5340_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001bdec6b7a00_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001bdec6b5c00_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001bdec6b5340_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bdec6b5340_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bdec6b5340_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001bdec6b7a00_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001bdec6b5c00_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001bdec6b5340_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bdec6b5340_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bdec6b5340_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bdec6b5340_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bdec6b5340_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bdec6b5340_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v000001bdec6b7a00_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001bdec6b7a00_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001bdec6b5c00_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001bdec6af3f0;
T_8 ;
    %wait E_000001bdec629780;
    %load/vec4 v000001bdec6ba7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001bdec6bb060_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001bdec6bb7e0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001bdec6bb7e0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001bdec6bb060_0;
    %load/vec4 v000001bdec6bab60_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001bdec6bb060_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001bdec6bb060_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001bdec6bb060_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001bdec6bb060_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001bdec6bb060_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001bdec6bb060_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001bdec6af3f0;
T_9 ;
    %wait E_000001bdec629780;
    %load/vec4 v000001bdec6ba7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bdec6bc0a0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001bdec6bafc0_0;
    %assign/vec4 v000001bdec6bc0a0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001bdec6af580;
T_10 ;
    %wait E_000001bdec629940;
    %load/vec4 v000001bdec6bcfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bdec6bd0e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bdec6bd040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bdec6bcd20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bdec6bb4c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bdec6bbec0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001bdec6baca0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001bdec6bb100_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001bdec6ba520_0;
    %load/vec4 v000001bdec6bc5a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001bdec6ba5c0_0;
    %load/vec4 v000001bdec6bc5a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001bdec6bb1a0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001bdec6bb2e0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001bdec6ba520_0;
    %load/vec4 v000001bdec6bc640_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001bdec6ba5c0_0;
    %load/vec4 v000001bdec6bc640_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bdec6bd0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bdec6bd040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bdec6bcd20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bdec6bb4c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bdec6bbec0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001bdec6bc6e0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bdec6bd0e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bdec6bd040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bdec6bcd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bdec6bb4c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bdec6bbec0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bdec6bd0e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bdec6bd040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bdec6bcd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bdec6bb4c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bdec6bbec0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001bdec6ae900;
T_11 ;
    %wait E_000001bdec629900;
    %load/vec4 v000001bdec6b0fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001bdec6b28b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bdec6b2a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bdec6b1c30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bdec6b1550_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bdec6b2810_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bdec6b2d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bdec6b1910_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bdec6b2590_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bdec6b1730_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bdec6b0c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bdec6b2090_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bdec6b0f10_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bdec6b1af0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bdec6b1870_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bdec6b21d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bdec6b24f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bdec6b2b30_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bdec6b0b50_0, 0;
    %assign/vec4 v000001bdec6b0830_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001bdec6b1410_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001bdec6b1f50_0;
    %assign/vec4 v000001bdec6b0830_0, 0;
    %load/vec4 v000001bdec6b0d30_0;
    %assign/vec4 v000001bdec6b0b50_0, 0;
    %load/vec4 v000001bdec6b0970_0;
    %assign/vec4 v000001bdec6b2b30_0, 0;
    %load/vec4 v000001bdec6b08d0_0;
    %assign/vec4 v000001bdec6b24f0_0, 0;
    %load/vec4 v000001bdec6b1cd0_0;
    %assign/vec4 v000001bdec6b21d0_0, 0;
    %load/vec4 v000001bdec6b26d0_0;
    %assign/vec4 v000001bdec6b1870_0, 0;
    %load/vec4 v000001bdec6b2bd0_0;
    %assign/vec4 v000001bdec6b1af0_0, 0;
    %load/vec4 v000001bdec6b1ff0_0;
    %assign/vec4 v000001bdec6b0f10_0, 0;
    %load/vec4 v000001bdec6b1eb0_0;
    %assign/vec4 v000001bdec6b2090_0, 0;
    %load/vec4 v000001bdec6b15f0_0;
    %assign/vec4 v000001bdec6b0c90_0, 0;
    %load/vec4 v000001bdec6b1e10_0;
    %assign/vec4 v000001bdec6b1730_0, 0;
    %load/vec4 v000001bdec6b2310_0;
    %assign/vec4 v000001bdec6b2590_0, 0;
    %load/vec4 v000001bdec6b2270_0;
    %assign/vec4 v000001bdec6b1910_0, 0;
    %load/vec4 v000001bdec6b1b90_0;
    %assign/vec4 v000001bdec6b2d10_0, 0;
    %load/vec4 v000001bdec6b2e50_0;
    %assign/vec4 v000001bdec6b2810_0, 0;
    %load/vec4 v000001bdec6b2630_0;
    %assign/vec4 v000001bdec6b1550_0, 0;
    %load/vec4 v000001bdec6b2db0_0;
    %assign/vec4 v000001bdec6b1c30_0, 0;
    %load/vec4 v000001bdec6b19b0_0;
    %assign/vec4 v000001bdec6b2a90_0, 0;
    %load/vec4 v000001bdec6b0bf0_0;
    %assign/vec4 v000001bdec6b28b0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001bdec6b28b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bdec6b2a90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bdec6b1c30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bdec6b1550_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bdec6b2810_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bdec6b2d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bdec6b1910_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bdec6b2590_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bdec6b1730_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bdec6b0c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bdec6b2090_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bdec6b0f10_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bdec6b1af0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bdec6b1870_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bdec6b21d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bdec6b24f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bdec6b2b30_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bdec6b0b50_0, 0;
    %assign/vec4 v000001bdec6b0830_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001bdec6af0d0;
T_12 ;
    %wait E_000001bdec6291c0;
    %load/vec4 v000001bdec6ba660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001bdec6b3530_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bdec6b3f30_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bdec6b3fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bdec6b4610_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bdec6b4430_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bdec6b3cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bdec6b32b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bdec6b4110_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bdec6b41b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bdec6b38f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bdec6b3350_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bdec6b33f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bdec6b3990_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bdec6b3670_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bdec6b3e90_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bdec6b3030_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bdec6b3850_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bdec6b3a30_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001bdec6b44d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bdec6b3710_0, 0;
    %assign/vec4 v000001bdec6b4390_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001bdec6baf20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001bdec6b10f0_0;
    %assign/vec4 v000001bdec6b4390_0, 0;
    %load/vec4 v000001bdec6b12d0_0;
    %assign/vec4 v000001bdec6b3710_0, 0;
    %load/vec4 v000001bdec6b3210_0;
    %assign/vec4 v000001bdec6b44d0_0, 0;
    %load/vec4 v000001bdec6b3490_0;
    %assign/vec4 v000001bdec6b3a30_0, 0;
    %load/vec4 v000001bdec6b4570_0;
    %assign/vec4 v000001bdec6b3850_0, 0;
    %load/vec4 v000001bdec6b4070_0;
    %assign/vec4 v000001bdec6b3030_0, 0;
    %load/vec4 v000001bdec6b1370_0;
    %assign/vec4 v000001bdec6b3e90_0, 0;
    %load/vec4 v000001bdec6b42f0_0;
    %assign/vec4 v000001bdec6b3670_0, 0;
    %load/vec4 v000001bdec6b3c10_0;
    %assign/vec4 v000001bdec6b3990_0, 0;
    %load/vec4 v000001bdec6b4250_0;
    %assign/vec4 v000001bdec6b33f0_0, 0;
    %load/vec4 v000001bdec6b30d0_0;
    %assign/vec4 v000001bdec6b3350_0, 0;
    %load/vec4 v000001bdec6b3170_0;
    %assign/vec4 v000001bdec6b38f0_0, 0;
    %load/vec4 v000001bdec6b3df0_0;
    %assign/vec4 v000001bdec6b41b0_0, 0;
    %load/vec4 v000001bdec6b3ad0_0;
    %assign/vec4 v000001bdec6b4110_0, 0;
    %load/vec4 v000001bdec6b3d50_0;
    %assign/vec4 v000001bdec6b32b0_0, 0;
    %load/vec4 v000001bdec6b37b0_0;
    %assign/vec4 v000001bdec6b3cb0_0, 0;
    %load/vec4 v000001bdec6b3b70_0;
    %assign/vec4 v000001bdec6b4430_0, 0;
    %load/vec4 v000001bdec6b35d0_0;
    %assign/vec4 v000001bdec6b4610_0, 0;
    %load/vec4 v000001bdec6b1690_0;
    %assign/vec4 v000001bdec6b3fd0_0, 0;
    %load/vec4 v000001bdec6b14b0_0;
    %assign/vec4 v000001bdec6b3f30_0, 0;
    %load/vec4 v000001bdec6b2f90_0;
    %assign/vec4 v000001bdec6b3530_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001bdec6b3530_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bdec6b3f30_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bdec6b3fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bdec6b4610_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bdec6b4430_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bdec6b3cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bdec6b32b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bdec6b4110_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bdec6b41b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bdec6b38f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bdec6b3350_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bdec6b33f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bdec6b3990_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bdec6b3670_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bdec6b3e90_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bdec6b3030_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bdec6b3850_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bdec6b3a30_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001bdec6b44d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bdec6b3710_0, 0;
    %assign/vec4 v000001bdec6b4390_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001bdec4ac8c0;
T_13 ;
    %wait E_000001bdec628a80;
    %load/vec4 v000001bdec6a6840_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bdec6a51c0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bdec6a51c0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bdec6a51c0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bdec6a51c0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bdec6a51c0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bdec6a51c0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bdec6a51c0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bdec6a51c0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001bdec6a51c0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001bdec6a51c0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001bdec6a51c0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001bdec6a51c0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001bdec6a51c0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001bdec6a51c0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001bdec6a51c0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001bdec6a51c0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001bdec6a51c0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001bdec6a51c0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001bdec6a51c0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001bdec6a51c0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001bdec6a51c0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001bdec6a51c0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001bdec4b3300;
T_14 ;
    %wait E_000001bdec6298c0;
    %load/vec4 v000001bdec6a5940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001bdec6a5260_0;
    %pad/u 33;
    %load/vec4 v000001bdec6a7100_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001bdec6a6700_0, 0;
    %assign/vec4 v000001bdec6a71a0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001bdec6a5260_0;
    %pad/u 33;
    %load/vec4 v000001bdec6a7100_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001bdec6a6700_0, 0;
    %assign/vec4 v000001bdec6a71a0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001bdec6a5260_0;
    %pad/u 33;
    %load/vec4 v000001bdec6a7100_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001bdec6a6700_0, 0;
    %assign/vec4 v000001bdec6a71a0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001bdec6a5260_0;
    %pad/u 33;
    %load/vec4 v000001bdec6a7100_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001bdec6a6700_0, 0;
    %assign/vec4 v000001bdec6a71a0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001bdec6a5260_0;
    %pad/u 33;
    %load/vec4 v000001bdec6a7100_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001bdec6a6700_0, 0;
    %assign/vec4 v000001bdec6a71a0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001bdec6a5260_0;
    %pad/u 33;
    %load/vec4 v000001bdec6a7100_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001bdec6a6700_0, 0;
    %assign/vec4 v000001bdec6a71a0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001bdec6a7100_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001bdec6a71a0_0;
    %load/vec4 v000001bdec6a7100_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001bdec6a5260_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001bdec6a7100_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001bdec6a7100_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001bdec6a71a0_0, 0;
    %load/vec4 v000001bdec6a5260_0;
    %ix/getv 4, v000001bdec6a7100_0;
    %shiftl 4;
    %assign/vec4 v000001bdec6a6700_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001bdec6a7100_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001bdec6a71a0_0;
    %load/vec4 v000001bdec6a7100_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001bdec6a5260_0;
    %load/vec4 v000001bdec6a7100_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001bdec6a7100_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001bdec6a71a0_0, 0;
    %load/vec4 v000001bdec6a5260_0;
    %ix/getv 4, v000001bdec6a7100_0;
    %shiftr 4;
    %assign/vec4 v000001bdec6a6700_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bdec6a71a0_0, 0;
    %load/vec4 v000001bdec6a5260_0;
    %load/vec4 v000001bdec6a7100_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001bdec6a6700_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bdec6a71a0_0, 0;
    %load/vec4 v000001bdec6a7100_0;
    %load/vec4 v000001bdec6a5260_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001bdec6a6700_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001bdec3f6b50;
T_15 ;
    %wait E_000001bdec628ec0;
    %load/vec4 v000001bdec6a49f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001bdec6a39b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bdec6a46d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bdec6a4950_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bdec6a4c70_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001bdec6a3870_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bdec6a4d10_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bdec6a4310_0, 0;
    %assign/vec4 v000001bdec6a4b30_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001bdec5c5360_0;
    %assign/vec4 v000001bdec6a4b30_0, 0;
    %load/vec4 v000001bdec6a4810_0;
    %assign/vec4 v000001bdec6a4310_0, 0;
    %load/vec4 v000001bdec6a4a90_0;
    %assign/vec4 v000001bdec6a4d10_0, 0;
    %load/vec4 v000001bdec5aca10_0;
    %assign/vec4 v000001bdec6a3870_0, 0;
    %load/vec4 v000001bdec5c6940_0;
    %assign/vec4 v000001bdec6a4c70_0, 0;
    %load/vec4 v000001bdec5ac8d0_0;
    %assign/vec4 v000001bdec6a4950_0, 0;
    %load/vec4 v000001bdec6a3f50_0;
    %assign/vec4 v000001bdec6a46d0_0, 0;
    %load/vec4 v000001bdec6a3910_0;
    %assign/vec4 v000001bdec6a39b0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001bdec6aea90;
T_16 ;
    %wait E_000001bdec629a40;
    %load/vec4 v000001bdec6ce3b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001bdec6ce270_0;
    %load/vec4 v000001bdec6cd4b0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdec6cd050, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001bdec6aea90;
T_17 ;
    %wait E_000001bdec629a40;
    %load/vec4 v000001bdec6cd4b0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001bdec6cd050, 4;
    %assign/vec4 v000001bdec6ce6d0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001bdec6aea90;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bdec6cc510_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001bdec6cc510_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001bdec6cc510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bdec6cd050, 0, 4;
    %load/vec4 v000001bdec6cc510_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bdec6cc510_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_000001bdec6aea90;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bdec6cc510_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001bdec6cc510_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001bdec6cc510_0;
    %load/vec4a v000001bdec6cd050, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001bdec6cc510_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001bdec6cc510_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bdec6cc510_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001bdec6aedb0;
T_20 ;
    %wait E_000001bdec62a680;
    %load/vec4 v000001bdec6cdeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001bdec6ce8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bdec6cde10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bdec6cdc30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bdec6cdb90_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001bdec6ce4f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001bdec6cda50_0, 0;
    %assign/vec4 v000001bdec6ce450_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001bdec6ccab0_0;
    %assign/vec4 v000001bdec6ce450_0, 0;
    %load/vec4 v000001bdec6cc650_0;
    %assign/vec4 v000001bdec6cda50_0, 0;
    %load/vec4 v000001bdec6ccf10_0;
    %assign/vec4 v000001bdec6cdb90_0, 0;
    %load/vec4 v000001bdec6cd870_0;
    %assign/vec4 v000001bdec6ce4f0_0, 0;
    %load/vec4 v000001bdec6cd910_0;
    %assign/vec4 v000001bdec6cdc30_0, 0;
    %load/vec4 v000001bdec6cc790_0;
    %assign/vec4 v000001bdec6ce8b0_0, 0;
    %load/vec4 v000001bdec6cd230_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001bdec6cde10_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001bdec4896a0;
T_21 ;
    %wait E_000001bdec628e00;
    %load/vec4 v000001bdec6dea20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bdec6e03c0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001bdec6e03c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001bdec6e03c0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001bdec479f80;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdec6e05a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdec6e0320_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001bdec479f80;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001bdec6e05a0_0;
    %inv;
    %assign/vec4 v000001bdec6e05a0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001bdec479f80;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./ControlFlowInstructions/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bdec6e0320_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bdec6e0320_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001bdec6df100_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
