$date
	Tue Apr 29 00:21:35 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 1 ! a_lt_b $end
$var wire 1 " a_gt_b $end
$var wire 1 # a_eq_b $end
$var reg 2 $ a [1:0] $end
$var reg 2 % b [1:0] $end
$scope module uut $end
$var wire 2 & a [1:0] $end
$var wire 2 ' b [1:0] $end
$var reg 1 # a_eq_b $end
$var reg 1 " a_gt_b $end
$var reg 1 ! a_lt_b $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
b0 %
b0 $
1#
0"
0!
$end
#10000
1!
0#
b1 %
b1 '
#20000
b10 %
b10 '
#30000
0!
1"
b1 $
b1 &
b0 %
b0 '
#40000
0"
1#
b1 %
b1 '
#50000
1!
0#
b10 %
b10 '
#60000
0!
1"
b10 $
b10 &
b0 %
b0 '
#70000
b1 %
b1 '
#80000
0"
1#
b10 %
b10 '
#90000
1"
0#
b11 $
b11 &
b0 %
b0 '
#100000
b1 %
b1 '
#110000
b10 %
b10 '
#120000
0"
1#
b11 %
b11 '
#130000
b0 %
b0 '
b0 $
b0 &
