<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>MdePkg[all]: SPD4_BASE_SECTION Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MdePkg[all]
   &#160;<span id="projectnumber">1.08</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">SPD4_BASE_SECTION Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a18c2306c8668cbcfbc1bee700bf76e92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___d_e_v_i_c_e___d_e_s_c_r_i_p_t_i_o_n___s_t_r_u_c_t.html">SPD4_DEVICE_DESCRIPTION_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a18c2306c8668cbcfbc1bee700bf76e92">Description</a></td></tr>
<tr class="memdesc:a18c2306c8668cbcfbc1bee700bf76e92"><td class="mdescLeft">&#160;</td><td class="mdescRight">0 Number of Serial PD Bytes Written / SPD Device Size / CRC Coverage 1, 2  <a href="#a18c2306c8668cbcfbc1bee700bf76e92">More...</a><br/></td></tr>
<tr class="separator:a18c2306c8668cbcfbc1bee700bf76e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96c763fabec99829e3abddf505ecbbfc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___r_e_v_i_s_i_o_n___s_t_r_u_c_t.html">SPD4_REVISION_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a96c763fabec99829e3abddf505ecbbfc">Revision</a></td></tr>
<tr class="memdesc:a96c763fabec99829e3abddf505ecbbfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 SPD Revision  <a href="#a96c763fabec99829e3abddf505ecbbfc">More...</a><br/></td></tr>
<tr class="separator:a96c763fabec99829e3abddf505ecbbfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af23f5fa7bf376c2e7b4c08a6f11ae4ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___d_r_a_m___d_e_v_i_c_e___t_y_p_e___s_t_r_u_c_t.html">SPD4_DRAM_DEVICE_TYPE_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#af23f5fa7bf376c2e7b4c08a6f11ae4ed">DramDeviceType</a></td></tr>
<tr class="memdesc:af23f5fa7bf376c2e7b4c08a6f11ae4ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">2 DRAM Device Type  <a href="#af23f5fa7bf376c2e7b4c08a6f11ae4ed">More...</a><br/></td></tr>
<tr class="separator:af23f5fa7bf376c2e7b4c08a6f11ae4ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaec556f21c12b8a8229717ba38615dcc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___m_o_d_u_l_e___t_y_p_e___s_t_r_u_c_t.html">SPD4_MODULE_TYPE_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#aaec556f21c12b8a8229717ba38615dcc">ModuleType</a></td></tr>
<tr class="memdesc:aaec556f21c12b8a8229717ba38615dcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">3 Module Type  <a href="#aaec556f21c12b8a8229717ba38615dcc">More...</a><br/></td></tr>
<tr class="separator:aaec556f21c12b8a8229717ba38615dcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47127b9645a1f259a2278ff9728105ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___s_d_r_a_m___d_e_n_s_i_t_y___b_a_n_k_s___s_t_r_u_c_t.html">SPD4_SDRAM_DENSITY_BANKS_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a47127b9645a1f259a2278ff9728105ef">SdramDensityAndBanks</a></td></tr>
<tr class="memdesc:a47127b9645a1f259a2278ff9728105ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">4 SDRAM Density and Banks  <a href="#a47127b9645a1f259a2278ff9728105ef">More...</a><br/></td></tr>
<tr class="separator:a47127b9645a1f259a2278ff9728105ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2ad80f3673377cdec7cc4ae3bfb2d68"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___s_d_r_a_m___a_d_d_r_e_s_s_i_n_g___s_t_r_u_c_t.html">SPD4_SDRAM_ADDRESSING_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#ad2ad80f3673377cdec7cc4ae3bfb2d68">SdramAddressing</a></td></tr>
<tr class="memdesc:ad2ad80f3673377cdec7cc4ae3bfb2d68"><td class="mdescLeft">&#160;</td><td class="mdescRight">5 SDRAM Addressing  <a href="#ad2ad80f3673377cdec7cc4ae3bfb2d68">More...</a><br/></td></tr>
<tr class="separator:ad2ad80f3673377cdec7cc4ae3bfb2d68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a904fead73c0a4066e0b7e3cc057b4196"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___p_r_i_m_a_r_y___s_d_r_a_m___p_a_c_k_a_g_e___t_y_p_e___s_t_r_u_c_t.html">SPD4_PRIMARY_SDRAM_PACKAGE_TYPE_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a904fead73c0a4066e0b7e3cc057b4196">PrimarySdramPackageType</a></td></tr>
<tr class="memdesc:a904fead73c0a4066e0b7e3cc057b4196"><td class="mdescLeft">&#160;</td><td class="mdescRight">6 Primary SDRAM Package Type  <a href="#a904fead73c0a4066e0b7e3cc057b4196">More...</a><br/></td></tr>
<tr class="separator:a904fead73c0a4066e0b7e3cc057b4196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0dd7bed8c6e914055e3e010a4427507"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___s_d_r_a_m___o_p_t_i_o_n_a_l___f_e_a_t_u_r_e_s___s_t_r_u_c_t.html">SPD4_SDRAM_OPTIONAL_FEATURES_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#af0dd7bed8c6e914055e3e010a4427507">SdramOptionalFeatures</a></td></tr>
<tr class="memdesc:af0dd7bed8c6e914055e3e010a4427507"><td class="mdescLeft">&#160;</td><td class="mdescRight">7 SDRAM Optional Features  <a href="#af0dd7bed8c6e914055e3e010a4427507">More...</a><br/></td></tr>
<tr class="separator:af0dd7bed8c6e914055e3e010a4427507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8ba5d3b5f9424c93f052b9276b45282"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___s_d_r_a_m___t_h_e_r_m_a_l___r_e_f_r_e_s_h___s_t_r_u_c_t.html">SPD4_SDRAM_THERMAL_REFRESH_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#ad8ba5d3b5f9424c93f052b9276b45282">ThermalAndRefreshOptions</a></td></tr>
<tr class="memdesc:ad8ba5d3b5f9424c93f052b9276b45282"><td class="mdescLeft">&#160;</td><td class="mdescRight">8 SDRAM Thermal and Refresh Options  <a href="#ad8ba5d3b5f9424c93f052b9276b45282">More...</a><br/></td></tr>
<tr class="separator:ad8ba5d3b5f9424c93f052b9276b45282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae3c1cc13f7cede215f455f62b159874"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___o_t_h_e_r___s_d_r_a_m___o_p_t_i_o_n_a_l___f_e_a_t_u_r_e_s___s_t_r_u_c_t.html">SPD4_OTHER_SDRAM_OPTIONAL_FEATURES_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#aae3c1cc13f7cede215f455f62b159874">OtherOptionalFeatures</a></td></tr>
<tr class="memdesc:aae3c1cc13f7cede215f455f62b159874"><td class="mdescLeft">&#160;</td><td class="mdescRight">9 Other SDRAM Optional Features  <a href="#aae3c1cc13f7cede215f455f62b159874">More...</a><br/></td></tr>
<tr class="separator:aae3c1cc13f7cede215f455f62b159874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c6e81d6e03c09993bac62d71b1fae39"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___s_e_c_o_n_d_a_r_y___s_d_r_a_m___p_a_c_k_a_g_e___t_y_p_e___s_t_r_u_c_t.html">SPD4_SECONDARY_SDRAM_PACKAGE_TYPE_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a0c6e81d6e03c09993bac62d71b1fae39">SecondarySdramPackageType</a></td></tr>
<tr class="memdesc:a0c6e81d6e03c09993bac62d71b1fae39"><td class="mdescLeft">&#160;</td><td class="mdescRight">10 Secondary SDRAM Package Type  <a href="#a0c6e81d6e03c09993bac62d71b1fae39">More...</a><br/></td></tr>
<tr class="separator:a0c6e81d6e03c09993bac62d71b1fae39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4347d61deaf4368612a972fb5767cf40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___m_o_d_u_l_e___n_o_m_i_n_a_l___v_o_l_t_a_g_e___s_t_r_u_c_t.html">SPD4_MODULE_NOMINAL_VOLTAGE_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a4347d61deaf4368612a972fb5767cf40">ModuleNominalVoltage</a></td></tr>
<tr class="memdesc:a4347d61deaf4368612a972fb5767cf40"><td class="mdescLeft">&#160;</td><td class="mdescRight">11 Module Nominal Voltage, VDD  <a href="#a4347d61deaf4368612a972fb5767cf40">More...</a><br/></td></tr>
<tr class="separator:a4347d61deaf4368612a972fb5767cf40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad09ed08eda1a71a2548fb7dac884e0ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___m_o_d_u_l_e___o_r_g_a_n_i_z_a_t_i_o_n___s_t_r_u_c_t.html">SPD4_MODULE_ORGANIZATION_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#ad09ed08eda1a71a2548fb7dac884e0ec">ModuleOrganization</a></td></tr>
<tr class="memdesc:ad09ed08eda1a71a2548fb7dac884e0ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">12 Module Organization  <a href="#ad09ed08eda1a71a2548fb7dac884e0ec">More...</a><br/></td></tr>
<tr class="separator:ad09ed08eda1a71a2548fb7dac884e0ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57bde69178052e01f1f0388233ccf56b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___m_o_d_u_l_e___m_e_m_o_r_y___b_u_s___w_i_d_t_h___s_t_r_u_c_t.html">SPD4_MODULE_MEMORY_BUS_WIDTH_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a57bde69178052e01f1f0388233ccf56b">ModuleMemoryBusWidth</a></td></tr>
<tr class="memdesc:a57bde69178052e01f1f0388233ccf56b"><td class="mdescLeft">&#160;</td><td class="mdescRight">13 Module Memory Bus Width  <a href="#a57bde69178052e01f1f0388233ccf56b">More...</a><br/></td></tr>
<tr class="separator:a57bde69178052e01f1f0388233ccf56b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6569384aeb69cee0a6f9f4b30275c206"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___m_o_d_u_l_e___t_h_e_r_m_a_l___s_e_n_s_o_r___s_t_r_u_c_t.html">SPD4_MODULE_THERMAL_SENSOR_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a6569384aeb69cee0a6f9f4b30275c206">ModuleThermalSensor</a></td></tr>
<tr class="memdesc:a6569384aeb69cee0a6f9f4b30275c206"><td class="mdescLeft">&#160;</td><td class="mdescRight">14 Module Thermal Sensor  <a href="#a6569384aeb69cee0a6f9f4b30275c206">More...</a><br/></td></tr>
<tr class="separator:a6569384aeb69cee0a6f9f4b30275c206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a762fd150709ec7db5963f88a62c64cfd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___e_x_t_e_n_d_e_d___m_o_d_u_l_e___t_y_p_e___s_t_r_u_c_t.html">SPD4_EXTENDED_MODULE_TYPE_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a762fd150709ec7db5963f88a62c64cfd">ExtendedModuleType</a></td></tr>
<tr class="memdesc:a762fd150709ec7db5963f88a62c64cfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">15 Extended Module Type  <a href="#a762fd150709ec7db5963f88a62c64cfd">More...</a><br/></td></tr>
<tr class="separator:a762fd150709ec7db5963f88a62c64cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d0485af85c8c40a168c4b69ac77e73f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a5d0485af85c8c40a168c4b69ac77e73f">Reserved0</a></td></tr>
<tr class="memdesc:a5d0485af85c8c40a168c4b69ac77e73f"><td class="mdescLeft">&#160;</td><td class="mdescRight">16 Reserved  <a href="#a5d0485af85c8c40a168c4b69ac77e73f">More...</a><br/></td></tr>
<tr class="separator:a5d0485af85c8c40a168c4b69ac77e73f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72a22d6f6f96db287ab0fd0a142b32ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___t_i_m_e_b_a_s_e___s_t_r_u_c_t.html">SPD4_TIMEBASE_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a72a22d6f6f96db287ab0fd0a142b32ab">Timebase</a></td></tr>
<tr class="memdesc:a72a22d6f6f96db287ab0fd0a142b32ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">17 Timebases  <a href="#a72a22d6f6f96db287ab0fd0a142b32ab">More...</a><br/></td></tr>
<tr class="separator:a72a22d6f6f96db287ab0fd0a142b32ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a700187450a95c9b878117fe27eb0a19c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___t_c_k___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD4_TCK_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a700187450a95c9b878117fe27eb0a19c">tCKmin</a></td></tr>
<tr class="memdesc:a700187450a95c9b878117fe27eb0a19c"><td class="mdescLeft">&#160;</td><td class="mdescRight">18 SDRAM Minimum Cycle Time (tCKmin)  <a href="#a700187450a95c9b878117fe27eb0a19c">More...</a><br/></td></tr>
<tr class="separator:a700187450a95c9b878117fe27eb0a19c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae81d9b2a2dc3e38e6bd0179134639f95"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___t_c_k___m_a_x___m_t_b___s_t_r_u_c_t.html">SPD4_TCK_MAX_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#ae81d9b2a2dc3e38e6bd0179134639f95">tCKmax</a></td></tr>
<tr class="memdesc:ae81d9b2a2dc3e38e6bd0179134639f95"><td class="mdescLeft">&#160;</td><td class="mdescRight">19 SDRAM Maximum Cycle Time (tCKmax)  <a href="#ae81d9b2a2dc3e38e6bd0179134639f95">More...</a><br/></td></tr>
<tr class="separator:ae81d9b2a2dc3e38e6bd0179134639f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d94393c1d68f2a429af08dc2b858214"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___c_a_s___l_a_t_e_n_c_i_e_s___s_u_p_p_o_r_t_e_d___s_t_r_u_c_t.html">SPD4_CAS_LATENCIES_SUPPORTED_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a7d94393c1d68f2a429af08dc2b858214">CasLatencies</a></td></tr>
<tr class="memdesc:a7d94393c1d68f2a429af08dc2b858214"><td class="mdescLeft">&#160;</td><td class="mdescRight">20-23 CAS Latencies Supported  <a href="#a7d94393c1d68f2a429af08dc2b858214">More...</a><br/></td></tr>
<tr class="separator:a7d94393c1d68f2a429af08dc2b858214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a216fd51884111d9abe8e452fcb54cc27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___t_a_a___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD4_TAA_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a216fd51884111d9abe8e452fcb54cc27">tAAmin</a></td></tr>
<tr class="memdesc:a216fd51884111d9abe8e452fcb54cc27"><td class="mdescLeft">&#160;</td><td class="mdescRight">24 Minimum CAS Latency Time (tAAmin)  <a href="#a216fd51884111d9abe8e452fcb54cc27">More...</a><br/></td></tr>
<tr class="separator:a216fd51884111d9abe8e452fcb54cc27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d504404779d5dc4975c35a3d149303c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___t_r_c_d___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD4_TRCD_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a4d504404779d5dc4975c35a3d149303c">tRCDmin</a></td></tr>
<tr class="memdesc:a4d504404779d5dc4975c35a3d149303c"><td class="mdescLeft">&#160;</td><td class="mdescRight">25 Minimum RAS# to CAS# Delay Time (tRCDmin)  <a href="#a4d504404779d5dc4975c35a3d149303c">More...</a><br/></td></tr>
<tr class="separator:a4d504404779d5dc4975c35a3d149303c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aceaf7f6976e4abc30c0ccc4da32027de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___t_r_p___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD4_TRP_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#aceaf7f6976e4abc30c0ccc4da32027de">tRPmin</a></td></tr>
<tr class="memdesc:aceaf7f6976e4abc30c0ccc4da32027de"><td class="mdescLeft">&#160;</td><td class="mdescRight">26 Minimum Row Precharge Delay Time (tRPmin)  <a href="#aceaf7f6976e4abc30c0ccc4da32027de">More...</a><br/></td></tr>
<tr class="separator:aceaf7f6976e4abc30c0ccc4da32027de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a062d61a30ae7ee1e8d765e9dc1e1cab4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___t_r_a_s___t_r_c___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD4_TRAS_TRC_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a062d61a30ae7ee1e8d765e9dc1e1cab4">tRASMintRCMinUpper</a></td></tr>
<tr class="memdesc:a062d61a30ae7ee1e8d765e9dc1e1cab4"><td class="mdescLeft">&#160;</td><td class="mdescRight">27 Upper Nibbles for tRAS and tRC  <a href="#a062d61a30ae7ee1e8d765e9dc1e1cab4">More...</a><br/></td></tr>
<tr class="separator:a062d61a30ae7ee1e8d765e9dc1e1cab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a131acf623174e626b8cb59e69f240ed1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___t_r_a_s___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD4_TRAS_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a131acf623174e626b8cb59e69f240ed1">tRASmin</a></td></tr>
<tr class="memdesc:a131acf623174e626b8cb59e69f240ed1"><td class="mdescLeft">&#160;</td><td class="mdescRight">28 Minimum Active to Precharge Delay Time (tRASmin), Least Significant Byte  <a href="#a131acf623174e626b8cb59e69f240ed1">More...</a><br/></td></tr>
<tr class="separator:a131acf623174e626b8cb59e69f240ed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2755fa3b537666f1bb5acad7c30b6803"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___t_r_c___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD4_TRC_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a2755fa3b537666f1bb5acad7c30b6803">tRCmin</a></td></tr>
<tr class="memdesc:a2755fa3b537666f1bb5acad7c30b6803"><td class="mdescLeft">&#160;</td><td class="mdescRight">29 Minimum Active to Active/Refresh Delay Time (tRCmin), Least Significant Byte  <a href="#a2755fa3b537666f1bb5acad7c30b6803">More...</a><br/></td></tr>
<tr class="separator:a2755fa3b537666f1bb5acad7c30b6803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03b61d9954f873cafc27cf26de4cd87a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___t_r_f_c___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD4_TRFC_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a03b61d9954f873cafc27cf26de4cd87a">tRFC1min</a></td></tr>
<tr class="memdesc:a03b61d9954f873cafc27cf26de4cd87a"><td class="mdescLeft">&#160;</td><td class="mdescRight">30-31 Minimum Refresh Recovery Delay Time (tRFC1min)  <a href="#a03b61d9954f873cafc27cf26de4cd87a">More...</a><br/></td></tr>
<tr class="separator:a03b61d9954f873cafc27cf26de4cd87a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60cbf80b5c2777c7c33f2919a6adfebd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___t_r_f_c___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD4_TRFC_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a60cbf80b5c2777c7c33f2919a6adfebd">tRFC2min</a></td></tr>
<tr class="memdesc:a60cbf80b5c2777c7c33f2919a6adfebd"><td class="mdescLeft">&#160;</td><td class="mdescRight">32-33 Minimum Refresh Recovery Delay Time (tRFC2min)  <a href="#a60cbf80b5c2777c7c33f2919a6adfebd">More...</a><br/></td></tr>
<tr class="separator:a60cbf80b5c2777c7c33f2919a6adfebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a593f7ba8c78ef20b13229335578be3a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___t_r_f_c___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD4_TRFC_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a593f7ba8c78ef20b13229335578be3a7">tRFC4min</a></td></tr>
<tr class="memdesc:a593f7ba8c78ef20b13229335578be3a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">34-35 Minimum Refresh Recovery Delay Time (tRFC4min)  <a href="#a593f7ba8c78ef20b13229335578be3a7">More...</a><br/></td></tr>
<tr class="separator:a593f7ba8c78ef20b13229335578be3a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bd151d7a218f2b355efa9be3762422c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___t_f_a_w___m_i_n___m_t_b___u_p_p_e_r___s_t_r_u_c_t.html">SPD4_TFAW_MIN_MTB_UPPER_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a9bd151d7a218f2b355efa9be3762422c">tFAWMinUpper</a></td></tr>
<tr class="memdesc:a9bd151d7a218f2b355efa9be3762422c"><td class="mdescLeft">&#160;</td><td class="mdescRight">36 Upper Nibble for tFAW  <a href="#a9bd151d7a218f2b355efa9be3762422c">More...</a><br/></td></tr>
<tr class="separator:a9bd151d7a218f2b355efa9be3762422c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac32cba4257e0d6f609e7c2f65c7fbb89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___t_f_a_w___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD4_TFAW_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#ac32cba4257e0d6f609e7c2f65c7fbb89">tFAWmin</a></td></tr>
<tr class="memdesc:ac32cba4257e0d6f609e7c2f65c7fbb89"><td class="mdescLeft">&#160;</td><td class="mdescRight">37 Minimum Four Activate Window Delay Time (tFAWmin)  <a href="#ac32cba4257e0d6f609e7c2f65c7fbb89">More...</a><br/></td></tr>
<tr class="separator:ac32cba4257e0d6f609e7c2f65c7fbb89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaef76530c016420aa10a3f441101dff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___t_r_r_d___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD4_TRRD_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#acaef76530c016420aa10a3f441101dff">tRRD_Smin</a></td></tr>
<tr class="memdesc:acaef76530c016420aa10a3f441101dff"><td class="mdescLeft">&#160;</td><td class="mdescRight">38 Minimum Activate to Activate Delay Time (tRRD_Smin), different bank group  <a href="#acaef76530c016420aa10a3f441101dff">More...</a><br/></td></tr>
<tr class="separator:acaef76530c016420aa10a3f441101dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a644bfb33397b1225bf72c1ac73bad5a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___t_r_r_d___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD4_TRRD_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a644bfb33397b1225bf72c1ac73bad5a4">tRRD_Lmin</a></td></tr>
<tr class="memdesc:a644bfb33397b1225bf72c1ac73bad5a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">39 Minimum Activate to Activate Delay Time (tRRD_Lmin), same bank group  <a href="#a644bfb33397b1225bf72c1ac73bad5a4">More...</a><br/></td></tr>
<tr class="separator:a644bfb33397b1225bf72c1ac73bad5a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadbaf6042481a8ca5f545ee76dd13066"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___t_c_c_d___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD4_TCCD_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#aadbaf6042481a8ca5f545ee76dd13066">tCCD_Lmin</a></td></tr>
<tr class="memdesc:aadbaf6042481a8ca5f545ee76dd13066"><td class="mdescLeft">&#160;</td><td class="mdescRight">40 Minimum CAS to CAS Delay Time (tCCD_Lmin), Same Bank Group  <a href="#aadbaf6042481a8ca5f545ee76dd13066">More...</a><br/></td></tr>
<tr class="separator:aadbaf6042481a8ca5f545ee76dd13066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af55d75256c8fa7612d03e90a10d768cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___t_w_r___u_p_p_e_r___n_i_b_b_l_e___s_t_r_u_c_t.html">SPD4_TWR_UPPER_NIBBLE_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#af55d75256c8fa7612d03e90a10d768cb">tWRUpperNibble</a></td></tr>
<tr class="memdesc:af55d75256c8fa7612d03e90a10d768cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">41 Upper Nibble for tWRmin  <a href="#af55d75256c8fa7612d03e90a10d768cb">More...</a><br/></td></tr>
<tr class="separator:af55d75256c8fa7612d03e90a10d768cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83a15964ce7f64f0ad9f0666549351f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___t_w_r___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD4_TWR_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a83a15964ce7f64f0ad9f0666549351f9">tWRmin</a></td></tr>
<tr class="memdesc:a83a15964ce7f64f0ad9f0666549351f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">42 Minimum Write Recovery Time (tWRmin)  <a href="#a83a15964ce7f64f0ad9f0666549351f9">More...</a><br/></td></tr>
<tr class="separator:a83a15964ce7f64f0ad9f0666549351f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cd6dd9f110f838db1857c5962a29537"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___t_w_t_r___u_p_p_e_r___n_i_b_b_l_e___s_t_r_u_c_t.html">SPD4_TWTR_UPPER_NIBBLE_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a4cd6dd9f110f838db1857c5962a29537">tWTRUpperNibble</a></td></tr>
<tr class="memdesc:a4cd6dd9f110f838db1857c5962a29537"><td class="mdescLeft">&#160;</td><td class="mdescRight">43 Upper Nibbles for tWTRmin  <a href="#a4cd6dd9f110f838db1857c5962a29537">More...</a><br/></td></tr>
<tr class="separator:a4cd6dd9f110f838db1857c5962a29537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6ae294fc7a3e367ddc20ecbb0e2b6f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___t_w_t_r___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD4_TWTR_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#af6ae294fc7a3e367ddc20ecbb0e2b6f0">tWTR_Smin</a></td></tr>
<tr class="memdesc:af6ae294fc7a3e367ddc20ecbb0e2b6f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">44 Minimum Write to Read Time (tWTR_Smin), Different Bank Group  <a href="#af6ae294fc7a3e367ddc20ecbb0e2b6f0">More...</a><br/></td></tr>
<tr class="separator:af6ae294fc7a3e367ddc20ecbb0e2b6f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a564e316faeb2cf503d7730000c6c6363"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___t_w_t_r___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD4_TWTR_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a564e316faeb2cf503d7730000c6c6363">tWTR_Lmin</a></td></tr>
<tr class="memdesc:a564e316faeb2cf503d7730000c6c6363"><td class="mdescLeft">&#160;</td><td class="mdescRight">45 Minimum Write to Read Time (tWTR_Lmin), Same Bank Group  <a href="#a564e316faeb2cf503d7730000c6c6363">More...</a><br/></td></tr>
<tr class="separator:a564e316faeb2cf503d7730000c6c6363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06f66664e6d87ea48e13b993d8d6f625"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a06f66664e6d87ea48e13b993d8d6f625">Reserved1</a> [59-46+1]</td></tr>
<tr class="memdesc:a06f66664e6d87ea48e13b993d8d6f625"><td class="mdescLeft">&#160;</td><td class="mdescRight">46-59 Reserved  <a href="#a06f66664e6d87ea48e13b993d8d6f625">More...</a><br/></td></tr>
<tr class="separator:a06f66664e6d87ea48e13b993d8d6f625"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e590ba11a42988c1d4e5bcf7d6bcdd8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___c_o_n_n_e_c_t_o_r___b_i_t___m_a_p_p_i_n_g___b_y_t_e___s_t_r_u_c_t.html">SPD4_CONNECTOR_BIT_MAPPING_BYTE_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a1e590ba11a42988c1d4e5bcf7d6bcdd8">BitMapping</a> [77-60+1]</td></tr>
<tr class="memdesc:a1e590ba11a42988c1d4e5bcf7d6bcdd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">60-77 Connector to SDRAM Bit Mapping  <a href="#a1e590ba11a42988c1d4e5bcf7d6bcdd8">More...</a><br/></td></tr>
<tr class="separator:a1e590ba11a42988c1d4e5bcf7d6bcdd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb95fc50a53de689b081f1b2f681e5f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#abb95fc50a53de689b081f1b2f681e5f7">Reserved2</a> [116-78+1]</td></tr>
<tr class="memdesc:abb95fc50a53de689b081f1b2f681e5f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">78-116 Reserved  <a href="#abb95fc50a53de689b081f1b2f681e5f7">More...</a><br/></td></tr>
<tr class="separator:abb95fc50a53de689b081f1b2f681e5f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a649202266444ade9aff508af5466e3e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___t_c_c_d___m_i_n___f_t_b___s_t_r_u_c_t.html">SPD4_TCCD_MIN_FTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a649202266444ade9aff508af5466e3e7">tCCD_LminFine</a></td></tr>
<tr class="memdesc:a649202266444ade9aff508af5466e3e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">117 Fine Offset for Minimum CAS to CAS Delay Time (tCCD_Lmin), same bank group  <a href="#a649202266444ade9aff508af5466e3e7">More...</a><br/></td></tr>
<tr class="separator:a649202266444ade9aff508af5466e3e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9785c8a54270d5645bedd0a13de900fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___t_r_r_d___m_i_n___f_t_b___s_t_r_u_c_t.html">SPD4_TRRD_MIN_FTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a9785c8a54270d5645bedd0a13de900fb">tRRD_LminFine</a></td></tr>
<tr class="memdesc:a9785c8a54270d5645bedd0a13de900fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">118 Fine Offset for Minimum Activate to Activate Delay Time (tRRD_Lmin), different bank group  <a href="#a9785c8a54270d5645bedd0a13de900fb">More...</a><br/></td></tr>
<tr class="separator:a9785c8a54270d5645bedd0a13de900fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4feab90e8d396064b2e17feb52d8f18"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___t_r_r_d___m_i_n___f_t_b___s_t_r_u_c_t.html">SPD4_TRRD_MIN_FTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#af4feab90e8d396064b2e17feb52d8f18">tRRD_SminFine</a></td></tr>
<tr class="memdesc:af4feab90e8d396064b2e17feb52d8f18"><td class="mdescLeft">&#160;</td><td class="mdescRight">119 Fine Offset for Minimum Activate to Activate Delay Time (tRRD_Smin), same bank group  <a href="#af4feab90e8d396064b2e17feb52d8f18">More...</a><br/></td></tr>
<tr class="separator:af4feab90e8d396064b2e17feb52d8f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fdaae63b88e5843b4398817de872b84"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___t_r_c___m_i_n___f_t_b___s_t_r_u_c_t.html">SPD4_TRC_MIN_FTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a1fdaae63b88e5843b4398817de872b84">tRCminFine</a></td></tr>
<tr class="memdesc:a1fdaae63b88e5843b4398817de872b84"><td class="mdescLeft">&#160;</td><td class="mdescRight">120 Fine Offset for Minimum Active to Active/Refresh Delay Time (tRCmin)  <a href="#a1fdaae63b88e5843b4398817de872b84">More...</a><br/></td></tr>
<tr class="separator:a1fdaae63b88e5843b4398817de872b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0cb285ae835ac63f13f738d3453ba1a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___t_r_p___m_i_n___f_t_b___s_t_r_u_c_t.html">SPD4_TRP_MIN_FTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#ad0cb285ae835ac63f13f738d3453ba1a">tRPminFine</a></td></tr>
<tr class="memdesc:ad0cb285ae835ac63f13f738d3453ba1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">121 Fine Offset for Minimum Row Precharge Delay Time (tRPabmin)  <a href="#ad0cb285ae835ac63f13f738d3453ba1a">More...</a><br/></td></tr>
<tr class="separator:ad0cb285ae835ac63f13f738d3453ba1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a486fd2089664048f5309f9d008b399bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___t_r_c_d___m_i_n___f_t_b___s_t_r_u_c_t.html">SPD4_TRCD_MIN_FTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a486fd2089664048f5309f9d008b399bb">tRCDminFine</a></td></tr>
<tr class="memdesc:a486fd2089664048f5309f9d008b399bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">122 Fine Offset for Minimum RAS# to CAS# Delay Time (tRCDmin)  <a href="#a486fd2089664048f5309f9d008b399bb">More...</a><br/></td></tr>
<tr class="separator:a486fd2089664048f5309f9d008b399bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e6cc27a618aafd083e7d8c28ec1e8a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___t_a_a___m_i_n___f_t_b___s_t_r_u_c_t.html">SPD4_TAA_MIN_FTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a3e6cc27a618aafd083e7d8c28ec1e8a5">tAAminFine</a></td></tr>
<tr class="memdesc:a3e6cc27a618aafd083e7d8c28ec1e8a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">123 Fine Offset for Minimum CAS Latency Time (tAAmin)  <a href="#a3e6cc27a618aafd083e7d8c28ec1e8a5">More...</a><br/></td></tr>
<tr class="separator:a3e6cc27a618aafd083e7d8c28ec1e8a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c59d20fc47dba0e590260d769a34628"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___t_c_k___m_a_x___f_t_b___s_t_r_u_c_t.html">SPD4_TCK_MAX_FTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a9c59d20fc47dba0e590260d769a34628">tCKmaxFine</a></td></tr>
<tr class="memdesc:a9c59d20fc47dba0e590260d769a34628"><td class="mdescLeft">&#160;</td><td class="mdescRight">124 Fine Offset for SDRAM Minimum Cycle Time (tCKmax)  <a href="#a9c59d20fc47dba0e590260d769a34628">More...</a><br/></td></tr>
<tr class="separator:a9c59d20fc47dba0e590260d769a34628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a715b6e183a3b8ffe66431101b1fb4107"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___t_c_k___m_i_n___f_t_b___s_t_r_u_c_t.html">SPD4_TCK_MIN_FTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a715b6e183a3b8ffe66431101b1fb4107">tCKminFine</a></td></tr>
<tr class="memdesc:a715b6e183a3b8ffe66431101b1fb4107"><td class="mdescLeft">&#160;</td><td class="mdescRight">125 Fine Offset for SDRAM Maximum Cycle Time (tCKmin)  <a href="#a715b6e183a3b8ffe66431101b1fb4107">More...</a><br/></td></tr>
<tr class="separator:a715b6e183a3b8ffe66431101b1fb4107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cd01919833051e544ed7b0432bc7379"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d4___c_y_c_l_i_c___r_e_d_u_n_d_a_n_c_y___c_o_d_e.html">SPD4_CYCLIC_REDUNDANCY_CODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html#a0cd01919833051e544ed7b0432bc7379">Crc</a></td></tr>
<tr class="memdesc:a0cd01919833051e544ed7b0432bc7379"><td class="mdescLeft">&#160;</td><td class="mdescRight">126-127 Cyclical Redundancy Code (CRC)  <a href="#a0cd01919833051e544ed7b0432bc7379">More...</a><br/></td></tr>
<tr class="separator:a0cd01919833051e544ed7b0432bc7379"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a1e590ba11a42988c1d4e5bcf7d6bcdd8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___c_o_n_n_e_c_t_o_r___b_i_t___m_a_p_p_i_n_g___b_y_t_e___s_t_r_u_c_t.html">SPD4_CONNECTOR_BIT_MAPPING_BYTE_STRUCT</a> SPD4_BASE_SECTION::BitMapping[77-60+1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>60-77 Connector to SDRAM Bit Mapping </p>

</div>
</div>
<a class="anchor" id="a7d94393c1d68f2a429af08dc2b858214"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___c_a_s___l_a_t_e_n_c_i_e_s___s_u_p_p_o_r_t_e_d___s_t_r_u_c_t.html">SPD4_CAS_LATENCIES_SUPPORTED_STRUCT</a> SPD4_BASE_SECTION::CasLatencies</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>20-23 CAS Latencies Supported </p>

</div>
</div>
<a class="anchor" id="a0cd01919833051e544ed7b0432bc7379"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___c_y_c_l_i_c___r_e_d_u_n_d_a_n_c_y___c_o_d_e.html">SPD4_CYCLIC_REDUNDANCY_CODE</a> SPD4_BASE_SECTION::Crc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>126-127 Cyclical Redundancy Code (CRC) </p>

</div>
</div>
<a class="anchor" id="a18c2306c8668cbcfbc1bee700bf76e92"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___d_e_v_i_c_e___d_e_s_c_r_i_p_t_i_o_n___s_t_r_u_c_t.html">SPD4_DEVICE_DESCRIPTION_STRUCT</a> SPD4_BASE_SECTION::Description</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0 Number of Serial PD Bytes Written / SPD Device Size / CRC Coverage 1, 2 </p>

</div>
</div>
<a class="anchor" id="af23f5fa7bf376c2e7b4c08a6f11ae4ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___d_r_a_m___d_e_v_i_c_e___t_y_p_e___s_t_r_u_c_t.html">SPD4_DRAM_DEVICE_TYPE_STRUCT</a> SPD4_BASE_SECTION::DramDeviceType</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>2 DRAM Device Type </p>

</div>
</div>
<a class="anchor" id="a762fd150709ec7db5963f88a62c64cfd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___e_x_t_e_n_d_e_d___m_o_d_u_l_e___t_y_p_e___s_t_r_u_c_t.html">SPD4_EXTENDED_MODULE_TYPE_STRUCT</a> SPD4_BASE_SECTION::ExtendedModuleType</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>15 Extended Module Type </p>

</div>
</div>
<a class="anchor" id="a57bde69178052e01f1f0388233ccf56b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___m_o_d_u_l_e___m_e_m_o_r_y___b_u_s___w_i_d_t_h___s_t_r_u_c_t.html">SPD4_MODULE_MEMORY_BUS_WIDTH_STRUCT</a> SPD4_BASE_SECTION::ModuleMemoryBusWidth</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>13 Module Memory Bus Width </p>

</div>
</div>
<a class="anchor" id="a4347d61deaf4368612a972fb5767cf40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___m_o_d_u_l_e___n_o_m_i_n_a_l___v_o_l_t_a_g_e___s_t_r_u_c_t.html">SPD4_MODULE_NOMINAL_VOLTAGE_STRUCT</a> SPD4_BASE_SECTION::ModuleNominalVoltage</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>11 Module Nominal Voltage, VDD </p>

</div>
</div>
<a class="anchor" id="ad09ed08eda1a71a2548fb7dac884e0ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___m_o_d_u_l_e___o_r_g_a_n_i_z_a_t_i_o_n___s_t_r_u_c_t.html">SPD4_MODULE_ORGANIZATION_STRUCT</a> SPD4_BASE_SECTION::ModuleOrganization</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>12 Module Organization </p>

</div>
</div>
<a class="anchor" id="a6569384aeb69cee0a6f9f4b30275c206"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___m_o_d_u_l_e___t_h_e_r_m_a_l___s_e_n_s_o_r___s_t_r_u_c_t.html">SPD4_MODULE_THERMAL_SENSOR_STRUCT</a> SPD4_BASE_SECTION::ModuleThermalSensor</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>14 Module Thermal Sensor </p>

</div>
</div>
<a class="anchor" id="aaec556f21c12b8a8229717ba38615dcc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___m_o_d_u_l_e___t_y_p_e___s_t_r_u_c_t.html">SPD4_MODULE_TYPE_STRUCT</a> SPD4_BASE_SECTION::ModuleType</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>3 Module Type </p>

</div>
</div>
<a class="anchor" id="aae3c1cc13f7cede215f455f62b159874"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___o_t_h_e_r___s_d_r_a_m___o_p_t_i_o_n_a_l___f_e_a_t_u_r_e_s___s_t_r_u_c_t.html">SPD4_OTHER_SDRAM_OPTIONAL_FEATURES_STRUCT</a> SPD4_BASE_SECTION::OtherOptionalFeatures</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>9 Other SDRAM Optional Features </p>

</div>
</div>
<a class="anchor" id="a904fead73c0a4066e0b7e3cc057b4196"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___p_r_i_m_a_r_y___s_d_r_a_m___p_a_c_k_a_g_e___t_y_p_e___s_t_r_u_c_t.html">SPD4_PRIMARY_SDRAM_PACKAGE_TYPE_STRUCT</a> SPD4_BASE_SECTION::PrimarySdramPackageType</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>6 Primary SDRAM Package Type </p>

</div>
</div>
<a class="anchor" id="a5d0485af85c8c40a168c4b69ac77e73f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> SPD4_BASE_SECTION::Reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>16 Reserved </p>

</div>
</div>
<a class="anchor" id="a06f66664e6d87ea48e13b993d8d6f625"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> SPD4_BASE_SECTION::Reserved1[59-46+1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>46-59 Reserved </p>

</div>
</div>
<a class="anchor" id="abb95fc50a53de689b081f1b2f681e5f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> SPD4_BASE_SECTION::Reserved2[116-78+1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>78-116 Reserved </p>

</div>
</div>
<a class="anchor" id="a96c763fabec99829e3abddf505ecbbfc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___r_e_v_i_s_i_o_n___s_t_r_u_c_t.html">SPD4_REVISION_STRUCT</a> SPD4_BASE_SECTION::Revision</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1 SPD Revision </p>

</div>
</div>
<a class="anchor" id="ad2ad80f3673377cdec7cc4ae3bfb2d68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___s_d_r_a_m___a_d_d_r_e_s_s_i_n_g___s_t_r_u_c_t.html">SPD4_SDRAM_ADDRESSING_STRUCT</a> SPD4_BASE_SECTION::SdramAddressing</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>5 SDRAM Addressing </p>

</div>
</div>
<a class="anchor" id="a47127b9645a1f259a2278ff9728105ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___s_d_r_a_m___d_e_n_s_i_t_y___b_a_n_k_s___s_t_r_u_c_t.html">SPD4_SDRAM_DENSITY_BANKS_STRUCT</a> SPD4_BASE_SECTION::SdramDensityAndBanks</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>4 SDRAM Density and Banks </p>

</div>
</div>
<a class="anchor" id="af0dd7bed8c6e914055e3e010a4427507"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___s_d_r_a_m___o_p_t_i_o_n_a_l___f_e_a_t_u_r_e_s___s_t_r_u_c_t.html">SPD4_SDRAM_OPTIONAL_FEATURES_STRUCT</a> SPD4_BASE_SECTION::SdramOptionalFeatures</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>7 SDRAM Optional Features </p>

</div>
</div>
<a class="anchor" id="a0c6e81d6e03c09993bac62d71b1fae39"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___s_e_c_o_n_d_a_r_y___s_d_r_a_m___p_a_c_k_a_g_e___t_y_p_e___s_t_r_u_c_t.html">SPD4_SECONDARY_SDRAM_PACKAGE_TYPE_STRUCT</a> SPD4_BASE_SECTION::SecondarySdramPackageType</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>10 Secondary SDRAM Package Type </p>

</div>
</div>
<a class="anchor" id="a216fd51884111d9abe8e452fcb54cc27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___t_a_a___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD4_TAA_MIN_MTB_STRUCT</a> SPD4_BASE_SECTION::tAAmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>24 Minimum CAS Latency Time (tAAmin) </p>

</div>
</div>
<a class="anchor" id="a3e6cc27a618aafd083e7d8c28ec1e8a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___t_a_a___m_i_n___f_t_b___s_t_r_u_c_t.html">SPD4_TAA_MIN_FTB_STRUCT</a> SPD4_BASE_SECTION::tAAminFine</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>123 Fine Offset for Minimum CAS Latency Time (tAAmin) </p>

</div>
</div>
<a class="anchor" id="aadbaf6042481a8ca5f545ee76dd13066"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___t_c_c_d___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD4_TCCD_MIN_MTB_STRUCT</a> SPD4_BASE_SECTION::tCCD_Lmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>40 Minimum CAS to CAS Delay Time (tCCD_Lmin), Same Bank Group </p>

</div>
</div>
<a class="anchor" id="a649202266444ade9aff508af5466e3e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___t_c_c_d___m_i_n___f_t_b___s_t_r_u_c_t.html">SPD4_TCCD_MIN_FTB_STRUCT</a> SPD4_BASE_SECTION::tCCD_LminFine</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>117 Fine Offset for Minimum CAS to CAS Delay Time (tCCD_Lmin), same bank group </p>

</div>
</div>
<a class="anchor" id="ae81d9b2a2dc3e38e6bd0179134639f95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___t_c_k___m_a_x___m_t_b___s_t_r_u_c_t.html">SPD4_TCK_MAX_MTB_STRUCT</a> SPD4_BASE_SECTION::tCKmax</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>19 SDRAM Maximum Cycle Time (tCKmax) </p>

</div>
</div>
<a class="anchor" id="a9c59d20fc47dba0e590260d769a34628"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___t_c_k___m_a_x___f_t_b___s_t_r_u_c_t.html">SPD4_TCK_MAX_FTB_STRUCT</a> SPD4_BASE_SECTION::tCKmaxFine</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>124 Fine Offset for SDRAM Minimum Cycle Time (tCKmax) </p>

</div>
</div>
<a class="anchor" id="a700187450a95c9b878117fe27eb0a19c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___t_c_k___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD4_TCK_MIN_MTB_STRUCT</a> SPD4_BASE_SECTION::tCKmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>18 SDRAM Minimum Cycle Time (tCKmin) </p>

</div>
</div>
<a class="anchor" id="a715b6e183a3b8ffe66431101b1fb4107"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___t_c_k___m_i_n___f_t_b___s_t_r_u_c_t.html">SPD4_TCK_MIN_FTB_STRUCT</a> SPD4_BASE_SECTION::tCKminFine</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>125 Fine Offset for SDRAM Maximum Cycle Time (tCKmin) </p>

</div>
</div>
<a class="anchor" id="ac32cba4257e0d6f609e7c2f65c7fbb89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___t_f_a_w___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD4_TFAW_MIN_MTB_STRUCT</a> SPD4_BASE_SECTION::tFAWmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>37 Minimum Four Activate Window Delay Time (tFAWmin) </p>

</div>
</div>
<a class="anchor" id="a9bd151d7a218f2b355efa9be3762422c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___t_f_a_w___m_i_n___m_t_b___u_p_p_e_r___s_t_r_u_c_t.html">SPD4_TFAW_MIN_MTB_UPPER_STRUCT</a> SPD4_BASE_SECTION::tFAWMinUpper</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>36 Upper Nibble for tFAW </p>

</div>
</div>
<a class="anchor" id="ad8ba5d3b5f9424c93f052b9276b45282"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___s_d_r_a_m___t_h_e_r_m_a_l___r_e_f_r_e_s_h___s_t_r_u_c_t.html">SPD4_SDRAM_THERMAL_REFRESH_STRUCT</a> SPD4_BASE_SECTION::ThermalAndRefreshOptions</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>8 SDRAM Thermal and Refresh Options </p>

</div>
</div>
<a class="anchor" id="a72a22d6f6f96db287ab0fd0a142b32ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___t_i_m_e_b_a_s_e___s_t_r_u_c_t.html">SPD4_TIMEBASE_STRUCT</a> SPD4_BASE_SECTION::Timebase</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>17 Timebases </p>

</div>
</div>
<a class="anchor" id="a131acf623174e626b8cb59e69f240ed1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___t_r_a_s___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD4_TRAS_MIN_MTB_STRUCT</a> SPD4_BASE_SECTION::tRASmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>28 Minimum Active to Precharge Delay Time (tRASmin), Least Significant Byte </p>

</div>
</div>
<a class="anchor" id="a062d61a30ae7ee1e8d765e9dc1e1cab4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___t_r_a_s___t_r_c___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD4_TRAS_TRC_MIN_MTB_STRUCT</a> SPD4_BASE_SECTION::tRASMintRCMinUpper</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>27 Upper Nibbles for tRAS and tRC </p>

</div>
</div>
<a class="anchor" id="a4d504404779d5dc4975c35a3d149303c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___t_r_c_d___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD4_TRCD_MIN_MTB_STRUCT</a> SPD4_BASE_SECTION::tRCDmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>25 Minimum RAS# to CAS# Delay Time (tRCDmin) </p>

</div>
</div>
<a class="anchor" id="a486fd2089664048f5309f9d008b399bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___t_r_c_d___m_i_n___f_t_b___s_t_r_u_c_t.html">SPD4_TRCD_MIN_FTB_STRUCT</a> SPD4_BASE_SECTION::tRCDminFine</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>122 Fine Offset for Minimum RAS# to CAS# Delay Time (tRCDmin) </p>

</div>
</div>
<a class="anchor" id="a2755fa3b537666f1bb5acad7c30b6803"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___t_r_c___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD4_TRC_MIN_MTB_STRUCT</a> SPD4_BASE_SECTION::tRCmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>29 Minimum Active to Active/Refresh Delay Time (tRCmin), Least Significant Byte </p>

</div>
</div>
<a class="anchor" id="a1fdaae63b88e5843b4398817de872b84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___t_r_c___m_i_n___f_t_b___s_t_r_u_c_t.html">SPD4_TRC_MIN_FTB_STRUCT</a> SPD4_BASE_SECTION::tRCminFine</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>120 Fine Offset for Minimum Active to Active/Refresh Delay Time (tRCmin) </p>

</div>
</div>
<a class="anchor" id="a03b61d9954f873cafc27cf26de4cd87a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___t_r_f_c___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD4_TRFC_MIN_MTB_STRUCT</a> SPD4_BASE_SECTION::tRFC1min</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>30-31 Minimum Refresh Recovery Delay Time (tRFC1min) </p>

</div>
</div>
<a class="anchor" id="a60cbf80b5c2777c7c33f2919a6adfebd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___t_r_f_c___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD4_TRFC_MIN_MTB_STRUCT</a> SPD4_BASE_SECTION::tRFC2min</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>32-33 Minimum Refresh Recovery Delay Time (tRFC2min) </p>

</div>
</div>
<a class="anchor" id="a593f7ba8c78ef20b13229335578be3a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___t_r_f_c___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD4_TRFC_MIN_MTB_STRUCT</a> SPD4_BASE_SECTION::tRFC4min</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>34-35 Minimum Refresh Recovery Delay Time (tRFC4min) </p>

</div>
</div>
<a class="anchor" id="aceaf7f6976e4abc30c0ccc4da32027de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___t_r_p___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD4_TRP_MIN_MTB_STRUCT</a> SPD4_BASE_SECTION::tRPmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>26 Minimum Row Precharge Delay Time (tRPmin) </p>

</div>
</div>
<a class="anchor" id="ad0cb285ae835ac63f13f738d3453ba1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___t_r_p___m_i_n___f_t_b___s_t_r_u_c_t.html">SPD4_TRP_MIN_FTB_STRUCT</a> SPD4_BASE_SECTION::tRPminFine</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>121 Fine Offset for Minimum Row Precharge Delay Time (tRPabmin) </p>

</div>
</div>
<a class="anchor" id="a644bfb33397b1225bf72c1ac73bad5a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___t_r_r_d___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD4_TRRD_MIN_MTB_STRUCT</a> SPD4_BASE_SECTION::tRRD_Lmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>39 Minimum Activate to Activate Delay Time (tRRD_Lmin), same bank group </p>

</div>
</div>
<a class="anchor" id="a9785c8a54270d5645bedd0a13de900fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___t_r_r_d___m_i_n___f_t_b___s_t_r_u_c_t.html">SPD4_TRRD_MIN_FTB_STRUCT</a> SPD4_BASE_SECTION::tRRD_LminFine</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>118 Fine Offset for Minimum Activate to Activate Delay Time (tRRD_Lmin), different bank group </p>

</div>
</div>
<a class="anchor" id="acaef76530c016420aa10a3f441101dff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___t_r_r_d___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD4_TRRD_MIN_MTB_STRUCT</a> SPD4_BASE_SECTION::tRRD_Smin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>38 Minimum Activate to Activate Delay Time (tRRD_Smin), different bank group </p>

</div>
</div>
<a class="anchor" id="af4feab90e8d396064b2e17feb52d8f18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___t_r_r_d___m_i_n___f_t_b___s_t_r_u_c_t.html">SPD4_TRRD_MIN_FTB_STRUCT</a> SPD4_BASE_SECTION::tRRD_SminFine</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>119 Fine Offset for Minimum Activate to Activate Delay Time (tRRD_Smin), same bank group </p>

</div>
</div>
<a class="anchor" id="a83a15964ce7f64f0ad9f0666549351f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___t_w_r___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD4_TWR_MIN_MTB_STRUCT</a> SPD4_BASE_SECTION::tWRmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>42 Minimum Write Recovery Time (tWRmin) </p>

</div>
</div>
<a class="anchor" id="af55d75256c8fa7612d03e90a10d768cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___t_w_r___u_p_p_e_r___n_i_b_b_l_e___s_t_r_u_c_t.html">SPD4_TWR_UPPER_NIBBLE_STRUCT</a> SPD4_BASE_SECTION::tWRUpperNibble</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>41 Upper Nibble for tWRmin </p>

</div>
</div>
<a class="anchor" id="a564e316faeb2cf503d7730000c6c6363"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___t_w_t_r___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD4_TWTR_MIN_MTB_STRUCT</a> SPD4_BASE_SECTION::tWTR_Lmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>45 Minimum Write to Read Time (tWTR_Lmin), Same Bank Group </p>

</div>
</div>
<a class="anchor" id="af6ae294fc7a3e367ddc20ecbb0e2b6f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___t_w_t_r___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD4_TWTR_MIN_MTB_STRUCT</a> SPD4_BASE_SECTION::tWTR_Smin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>44 Minimum Write to Read Time (tWTR_Smin), Different Bank Group </p>

</div>
</div>
<a class="anchor" id="a4cd6dd9f110f838db1857c5962a29537"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d4___t_w_t_r___u_p_p_e_r___n_i_b_b_l_e___s_t_r_u_c_t.html">SPD4_TWTR_UPPER_NIBBLE_STRUCT</a> SPD4_BASE_SECTION::tWTRUpperNibble</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>43 Upper Nibbles for tWTRmin </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_s_p_d4___b_a_s_e___s_e_c_t_i_o_n.html">SPD4_BASE_SECTION</a></li>
    <li class="footer">Generated on Sun Dec 5 2021 00:44:16 for MdePkg[all] by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
