5 10 101 6 *
8 /Users/trevorw/projects/devel/covered/diags/verilog -t main -vcd race5.1.vcd -o race5.1.cdd -v race5.1.v -rP -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" race5.1.v 11 45 1
2 1 17 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 2 26 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u2
1 a 13 7000a 1 0 3 0 4 17 0 f 1 2 0
1 b 13 87000d 1 0 3 0 4 17 0 f 3 1 0
1 clk 14 87000a 1 0 0 0 1 17 0 1 1 1 0
4 1 81 0 0
4 2 1 0 0
3 1 main.$u0 "main.$u0" race5.1.v 0 23 1
2 3 18 50008 1 0 61004 0 0 4 16 0 0
2 4 18 10001 0 1 1410 0 0 4 1 b
2 5 18 10008 1 37 16 3 4
2 6 19 130015 4 1 100c 0 0 1 1 clk
2 7 19 b0015 7 27 100a 6 0 1 18 0 1 0 0 0 0
2 8 19 18001c 2 3d 5002 0 0 1 18 0 1 0 0 0 0 $u1
4 8 86 7 0
4 7 80 8 0
4 5 91 7 7
3 1 main.$u0.$u1 "main.$u0.$u1" race5.1.v 0 22 1
2 9 20 c000c 1 0 1008 0 0 32 48 1 0
2 10 20 80008 2 1 101c 0 0 4 1 b
2 11 20 8000c 2 6 1298 9 10 4 18 0 f e 1 0 1
2 12 20 40004 0 1 1410 0 0 4 1 b
2 13 20 4000c 2 37 3a 11 12
2 14 21 100010 2 1 1008 0 0 4 1 b
2 15 21 f000f 2 1b 1008 14 0 4 18 0 f 3 f 0 0
2 16 21 a000a 0 1 1410 0 0 4 1 a
2 17 21 a0010 2 38 1a 15 16
4 17 80 0 0
4 13 91 17 17
3 1 main.$u2 "main.$u2" race5.1.v 0 34 1
2 18 27 7000a 1 0 21004 0 0 1 16 0 0
2 19 27 10003 0 1 1410 0 0 1 1 clk
2 20 27 1000a 1 37 16 18 19
2 21 28 20002 1 0 1008 0 0 32 48 5 0
2 22 28 10002 2 2c 900a 21 0 32 18 0 ffffffff 0 0 0 0
2 23 29 7000a 1 0 21008 0 0 1 16 1 0
2 24 29 10003 0 1 1410 0 0 1 1 clk
2 25 29 1000a 1 37 1a 23 24
2 26 30 20002 1 0 1008 0 0 32 48 5 0
2 27 30 10002 2 2c 900a 26 0 32 18 0 ffffffff 0 0 0 0
2 28 31 7000a 1 0 21004 0 0 1 16 0 0
2 29 31 10003 0 1 1410 0 0 1 1 clk
2 30 31 1000a 1 37 16 28 29
2 31 32 20002 1 0 1008 0 0 32 48 5 0
2 32 32 10002 2 2c 900a 31 0 32 18 0 ffffffff 0 0 0 0
2 33 33 7000a 1 0 21008 0 0 1 16 1 0
2 34 33 10003 0 1 1410 0 0 1 1 clk
2 35 33 1000a 1 37 1a 33 34
4 35 0 0 0
4 32 0 35 0
4 30 0 32 32
4 27 0 30 0
4 25 0 27 27
4 22 0 25 0
4 20 11 22 22
3 1 main.$u3 "main.$u3" race5.1.v 0 43 1
