\section{Simulation}
\subsection{Tests}
The test bench verifies:
\begin{itemize}
  \item Basic TX/RX functionality
  \item Baud rate configuration
  \item Parity generation and checking
  \item Error detection (parity, framing)
  \item APB register interface
  \item Full-duplex operation
  \item Boundary cases (minimum/maximum baud rates)
\end{itemize}

\subsection{Code Coverage}
The verification suite achieves:
\begin{itemize}
  \item 100\% register toggle coverage
  \item 100\% FSM state coverage
  \item 95\% branch coverage
  \item All error conditions exercised
\end{itemize}

\subsection{Running Simulation}
\begin{verbatim}
$ sbt "testOnly tech.rocksavage.chiselware.uart.UartTest"
\end{verbatim}