Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[31] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.02    0.72 v _29404_/ZN (AOI21_X4)
   0.03    0.75 ^ _29406_/ZN (OAI21_X4)
   0.02    0.77 v _29407_/ZN (AOI21_X4)
   0.04    0.81 ^ _29409_/ZN (OAI21_X2)
   0.02    0.83 v _29410_/ZN (AOI21_X4)
   0.04    0.87 ^ _29411_/ZN (OAI21_X4)
   0.02    0.89 v _29413_/ZN (AOI21_X4)
   0.04    0.92 ^ _29414_/ZN (OAI21_X4)
   0.02    0.94 v _29415_/ZN (AOI21_X4)
   0.04    0.98 ^ _29416_/ZN (OAI21_X4)
   0.02    1.00 v _29417_/ZN (AOI21_X4)
   0.04    1.04 ^ _29418_/ZN (OAI21_X4)
   0.02    1.05 v _29419_/ZN (AOI21_X4)
   0.04    1.09 ^ _29491_/ZN (OAI21_X4)
   0.02    1.11 v _29706_/ZN (AOI21_X4)
   0.03    1.14 ^ _29707_/ZN (OAI21_X4)
   0.02    1.16 v _29708_/ZN (AOI21_X2)
   0.05    1.21 ^ _29788_/ZN (OAI21_X2)
   0.02    1.23 v _29861_/ZN (AOI21_X4)
   0.04    1.27 ^ _29937_/ZN (OAI21_X4)
   0.02    1.29 v _30016_/ZN (AOI21_X4)
   0.04    1.33 ^ _30097_/ZN (OAI21_X4)
   0.02    1.35 v _30177_/ZN (AOI21_X4)
   0.03    1.38 ^ _30239_/ZN (OAI21_X4)
   0.02    1.40 v _30299_/ZN (AOI21_X2)
   0.04    1.44 ^ _30355_/ZN (OAI21_X2)
   0.02    1.46 v _30428_/ZN (AOI21_X2)
   0.05    1.52 ^ _30495_/ZN (OAI21_X1)
   0.03    1.54 v _30567_/ZN (AOI21_X2)
   0.04    1.58 ^ _30638_/ZN (OAI21_X2)
   0.08    1.66 ^ _30697_/Z (XOR2_X2)
   0.03    1.69 v _32493_/ZN (OAI211_X1)
   0.03    1.72 ^ _32494_/ZN (NAND2_X1)
   0.02    1.74 v _32496_/ZN (OAI21_X1)
   0.08    1.82 v _32497_/Z (MUX2_X1)
   0.00    1.82 v instr_addr_o[31] (out)
           1.82   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.82   data arrival time
---------------------------------------------------------
          -1.02   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[30] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.04    0.45 ^ _28354_/ZN (AND3_X2)
   0.02    0.47 v _28355_/ZN (OAI21_X2)
   0.08    0.55 ^ _28392_/ZN (AOI211_X1)
   0.02    0.58 v _28395_/ZN (OAI21_X2)
   0.03    0.61 ^ _28402_/ZN (NAND2_X2)
   0.03    0.64 ^ _29300_/ZN (OR2_X1)
   0.01    0.65 v _29302_/ZN (AOI21_X2)
   0.06    0.71 v _29312_/ZN (OR2_X1)
   0.03    0.74 ^ _29404_/ZN (AOI21_X4)
   0.02    0.76 v _29406_/ZN (OAI21_X4)
   0.03    0.79 ^ _29407_/ZN (AOI21_X4)
   0.02    0.81 v _29409_/ZN (OAI21_X2)
   0.04    0.85 ^ _29410_/ZN (AOI21_X4)
   0.02    0.87 v _29411_/ZN (OAI21_X4)
   0.03    0.90 ^ _29413_/ZN (AOI21_X4)
   0.02    0.92 v _29414_/ZN (OAI21_X4)
   0.04    0.96 ^ _29415_/ZN (AOI21_X4)
   0.02    0.98 v _29416_/ZN (OAI21_X4)
   0.04    1.02 ^ _29417_/ZN (AOI21_X4)
   0.02    1.04 v _29418_/ZN (OAI21_X4)
   0.04    1.08 ^ _29419_/ZN (AOI21_X4)
   0.02    1.10 v _29491_/ZN (OAI21_X4)
   0.04    1.13 ^ _29706_/ZN (AOI21_X4)
   0.02    1.15 v _29707_/ZN (OAI21_X4)
   0.04    1.19 ^ _29708_/ZN (AOI21_X2)
   0.03    1.22 v _29788_/ZN (OAI21_X2)
   0.04    1.26 ^ _29861_/ZN (AOI21_X4)
   0.02    1.28 v _29937_/ZN (OAI21_X4)
   0.04    1.31 ^ _30016_/ZN (AOI21_X4)
   0.02    1.34 v _30097_/ZN (OAI21_X4)
   0.04    1.37 ^ _30177_/ZN (AOI21_X4)
   0.02    1.39 v _30239_/ZN (OAI21_X4)
   0.04    1.43 ^ _30299_/ZN (AOI21_X2)
   0.02    1.45 v _30355_/ZN (OAI21_X2)
   0.03    1.49 ^ _30428_/ZN (AOI21_X2)
   0.03    1.52 v _30495_/ZN (OAI21_X1)
   0.04    1.56 ^ _30567_/ZN (AOI21_X2)
   0.04    1.60 v _30634_/ZN (XNOR2_X2)
   0.08    1.69 ^ _32486_/ZN (AOI221_X1)
   0.02    1.71 v _32487_/ZN (NOR2_X1)
   0.06    1.77 ^ _32488_/ZN (AOI21_X1)
   0.05    1.81 v _32489_/ZN (OAI21_X1)
   0.00    1.81 v instr_addr_o[30] (out)
           1.81   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.81   data arrival time
---------------------------------------------------------
          -1.01   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[28] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.04    0.45 ^ _28354_/ZN (AND3_X2)
   0.02    0.47 v _28355_/ZN (OAI21_X2)
   0.08    0.55 ^ _28392_/ZN (AOI211_X1)
   0.02    0.58 v _28395_/ZN (OAI21_X2)
   0.03    0.61 ^ _28402_/ZN (NAND2_X2)
   0.03    0.64 ^ _29300_/ZN (OR2_X1)
   0.01    0.65 v _29302_/ZN (AOI21_X2)
   0.06    0.71 v _29312_/ZN (OR2_X1)
   0.03    0.74 ^ _29404_/ZN (AOI21_X4)
   0.02    0.76 v _29406_/ZN (OAI21_X4)
   0.03    0.79 ^ _29407_/ZN (AOI21_X4)
   0.02    0.81 v _29409_/ZN (OAI21_X2)
   0.04    0.85 ^ _29410_/ZN (AOI21_X4)
   0.02    0.87 v _29411_/ZN (OAI21_X4)
   0.03    0.90 ^ _29413_/ZN (AOI21_X4)
   0.02    0.92 v _29414_/ZN (OAI21_X4)
   0.04    0.96 ^ _29415_/ZN (AOI21_X4)
   0.02    0.98 v _29416_/ZN (OAI21_X4)
   0.04    1.02 ^ _29417_/ZN (AOI21_X4)
   0.02    1.04 v _29418_/ZN (OAI21_X4)
   0.04    1.08 ^ _29419_/ZN (AOI21_X4)
   0.02    1.10 v _29491_/ZN (OAI21_X4)
   0.04    1.13 ^ _29706_/ZN (AOI21_X4)
   0.02    1.15 v _29707_/ZN (OAI21_X4)
   0.04    1.19 ^ _29708_/ZN (AOI21_X2)
   0.03    1.22 v _29788_/ZN (OAI21_X2)
   0.04    1.26 ^ _29861_/ZN (AOI21_X4)
   0.02    1.28 v _29937_/ZN (OAI21_X4)
   0.04    1.31 ^ _30016_/ZN (AOI21_X4)
   0.02    1.34 v _30097_/ZN (OAI21_X4)
   0.04    1.37 ^ _30177_/ZN (AOI21_X4)
   0.02    1.39 v _30239_/ZN (OAI21_X4)
   0.04    1.43 ^ _30299_/ZN (AOI21_X2)
   0.02    1.45 v _30355_/ZN (OAI21_X2)
   0.03    1.49 ^ _30428_/ZN (AOI21_X2)
   0.12    1.61 ^ _30493_/Z (XOR2_X1)
   0.04    1.65 v _32469_/ZN (AOI221_X1)
   0.03    1.69 ^ _32470_/ZN (NOR2_X1)
   0.02    1.71 v _32472_/ZN (AOI21_X1)
   0.08    1.79 ^ _32473_/ZN (OAI21_X1)
   0.00    1.79 ^ instr_addr_o[28] (out)
           1.79   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.79   data arrival time
---------------------------------------------------------
          -0.99   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[26] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.04    0.45 ^ _28354_/ZN (AND3_X2)
   0.02    0.47 v _28355_/ZN (OAI21_X2)
   0.08    0.55 ^ _28392_/ZN (AOI211_X1)
   0.02    0.58 v _28395_/ZN (OAI21_X2)
   0.03    0.61 ^ _28402_/ZN (NAND2_X2)
   0.03    0.64 ^ _29300_/ZN (OR2_X1)
   0.01    0.65 v _29302_/ZN (AOI21_X2)
   0.06    0.71 v _29312_/ZN (OR2_X1)
   0.03    0.74 ^ _29404_/ZN (AOI21_X4)
   0.02    0.76 v _29406_/ZN (OAI21_X4)
   0.03    0.79 ^ _29407_/ZN (AOI21_X4)
   0.02    0.81 v _29409_/ZN (OAI21_X2)
   0.04    0.85 ^ _29410_/ZN (AOI21_X4)
   0.02    0.87 v _29411_/ZN (OAI21_X4)
   0.03    0.90 ^ _29413_/ZN (AOI21_X4)
   0.02    0.92 v _29414_/ZN (OAI21_X4)
   0.04    0.96 ^ _29415_/ZN (AOI21_X4)
   0.02    0.98 v _29416_/ZN (OAI21_X4)
   0.04    1.02 ^ _29417_/ZN (AOI21_X4)
   0.02    1.04 v _29418_/ZN (OAI21_X4)
   0.04    1.08 ^ _29419_/ZN (AOI21_X4)
   0.02    1.10 v _29491_/ZN (OAI21_X4)
   0.04    1.13 ^ _29706_/ZN (AOI21_X4)
   0.02    1.15 v _29707_/ZN (OAI21_X4)
   0.04    1.19 ^ _29708_/ZN (AOI21_X2)
   0.03    1.22 v _29788_/ZN (OAI21_X2)
   0.04    1.26 ^ _29861_/ZN (AOI21_X4)
   0.02    1.28 v _29937_/ZN (OAI21_X4)
   0.04    1.31 ^ _30016_/ZN (AOI21_X4)
   0.02    1.34 v _30097_/ZN (OAI21_X4)
   0.04    1.37 ^ _30177_/ZN (AOI21_X4)
   0.02    1.39 v _30239_/ZN (OAI21_X4)
   0.04    1.43 ^ _30299_/ZN (AOI21_X2)
   0.15    1.58 ^ _30353_/Z (XOR2_X1)
   0.04    1.62 v _32451_/ZN (AOI221_X1)
   0.04    1.66 ^ _32452_/ZN (NOR2_X1)
   0.02    1.68 v _32453_/ZN (AOI21_X1)
   0.08    1.76 ^ _32454_/ZN (OAI21_X1)
   0.00    1.76 ^ instr_addr_o[26] (out)
           1.76   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.76   data arrival time
---------------------------------------------------------
          -0.96   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[29] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.04    0.45 ^ _28354_/ZN (AND3_X2)
   0.02    0.47 v _28355_/ZN (OAI21_X2)
   0.08    0.55 ^ _28392_/ZN (AOI211_X1)
   0.02    0.58 v _28395_/ZN (OAI21_X2)
   0.03    0.61 ^ _28402_/ZN (NAND2_X2)
   0.03    0.64 ^ _29300_/ZN (OR2_X1)
   0.01    0.65 v _29302_/ZN (AOI21_X2)
   0.06    0.71 v _29312_/ZN (OR2_X1)
   0.03    0.74 ^ _29404_/ZN (AOI21_X4)
   0.02    0.76 v _29406_/ZN (OAI21_X4)
   0.03    0.79 ^ _29407_/ZN (AOI21_X4)
   0.02    0.81 v _29409_/ZN (OAI21_X2)
   0.04    0.85 ^ _29410_/ZN (AOI21_X4)
   0.02    0.87 v _29411_/ZN (OAI21_X4)
   0.03    0.90 ^ _29413_/ZN (AOI21_X4)
   0.02    0.92 v _29414_/ZN (OAI21_X4)
   0.04    0.96 ^ _29415_/ZN (AOI21_X4)
   0.02    0.98 v _29416_/ZN (OAI21_X4)
   0.04    1.02 ^ _29417_/ZN (AOI21_X4)
   0.02    1.04 v _29418_/ZN (OAI21_X4)
   0.04    1.08 ^ _29419_/ZN (AOI21_X4)
   0.02    1.10 v _29491_/ZN (OAI21_X4)
   0.04    1.13 ^ _29706_/ZN (AOI21_X4)
   0.02    1.15 v _29707_/ZN (OAI21_X4)
   0.04    1.19 ^ _29708_/ZN (AOI21_X2)
   0.03    1.22 v _29788_/ZN (OAI21_X2)
   0.04    1.26 ^ _29861_/ZN (AOI21_X4)
   0.02    1.28 v _29937_/ZN (OAI21_X4)
   0.04    1.31 ^ _30016_/ZN (AOI21_X4)
   0.02    1.34 v _30097_/ZN (OAI21_X4)
   0.04    1.37 ^ _30177_/ZN (AOI21_X4)
   0.02    1.39 v _30239_/ZN (OAI21_X4)
   0.04    1.43 ^ _30299_/ZN (AOI21_X2)
   0.02    1.45 v _30355_/ZN (OAI21_X2)
   0.03    1.49 ^ _30428_/ZN (AOI21_X2)
   0.03    1.52 v _30495_/ZN (OAI21_X1)
   0.08    1.59 ^ _30564_/ZN (XNOR2_X1)
   0.03    1.62 v _32477_/ZN (OAI211_X1)
   0.03    1.65 ^ _32478_/ZN (NAND2_X1)
   0.03    1.67 v _32480_/ZN (OAI21_X1)
   0.08    1.75 v _32481_/Z (MUX2_X1)
   0.00    1.75 v instr_addr_o[29] (out)
           1.75   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.75   data arrival time
---------------------------------------------------------
          -0.95   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[31] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.02    0.72 v _29404_/ZN (AOI21_X4)
   0.03    0.75 ^ _29406_/ZN (OAI21_X4)
   0.02    0.77 v _29407_/ZN (AOI21_X4)
   0.04    0.81 ^ _29409_/ZN (OAI21_X2)
   0.02    0.83 v _29410_/ZN (AOI21_X4)
   0.04    0.87 ^ _29411_/ZN (OAI21_X4)
   0.02    0.89 v _29413_/ZN (AOI21_X4)
   0.04    0.92 ^ _29414_/ZN (OAI21_X4)
   0.02    0.94 v _29415_/ZN (AOI21_X4)
   0.04    0.98 ^ _29416_/ZN (OAI21_X4)
   0.02    1.00 v _29417_/ZN (AOI21_X4)
   0.04    1.04 ^ _29418_/ZN (OAI21_X4)
   0.02    1.05 v _29419_/ZN (AOI21_X4)
   0.04    1.09 ^ _29491_/ZN (OAI21_X4)
   0.02    1.11 v _29706_/ZN (AOI21_X4)
   0.03    1.14 ^ _29707_/ZN (OAI21_X4)
   0.02    1.16 v _29708_/ZN (AOI21_X2)
   0.05    1.21 ^ _29788_/ZN (OAI21_X2)
   0.02    1.23 v _29861_/ZN (AOI21_X4)
   0.04    1.27 ^ _29937_/ZN (OAI21_X4)
   0.02    1.29 v _30016_/ZN (AOI21_X4)
   0.04    1.33 ^ _30097_/ZN (OAI21_X4)
   0.02    1.35 v _30177_/ZN (AOI21_X4)
   0.03    1.38 ^ _30239_/ZN (OAI21_X4)
   0.02    1.40 v _30299_/ZN (AOI21_X2)
   0.04    1.44 ^ _30355_/ZN (OAI21_X2)
   0.02    1.46 v _30428_/ZN (AOI21_X2)
   0.05    1.52 ^ _30495_/ZN (OAI21_X1)
   0.03    1.54 v _30567_/ZN (AOI21_X2)
   0.04    1.58 ^ _30638_/ZN (OAI21_X2)
   0.08    1.66 ^ _30697_/Z (XOR2_X2)
   0.04    1.70 v _30698_/ZN (INV_X1)
   0.00    1.70 v data_addr_o[31] (out)
           1.70   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.70   data arrival time
---------------------------------------------------------
          -0.90   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[24] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.04    0.45 ^ _28354_/ZN (AND3_X2)
   0.02    0.47 v _28355_/ZN (OAI21_X2)
   0.08    0.55 ^ _28392_/ZN (AOI211_X1)
   0.02    0.58 v _28395_/ZN (OAI21_X2)
   0.03    0.61 ^ _28402_/ZN (NAND2_X2)
   0.03    0.64 ^ _29300_/ZN (OR2_X1)
   0.01    0.65 v _29302_/ZN (AOI21_X2)
   0.06    0.71 v _29312_/ZN (OR2_X1)
   0.03    0.74 ^ _29404_/ZN (AOI21_X4)
   0.02    0.76 v _29406_/ZN (OAI21_X4)
   0.03    0.79 ^ _29407_/ZN (AOI21_X4)
   0.02    0.81 v _29409_/ZN (OAI21_X2)
   0.04    0.85 ^ _29410_/ZN (AOI21_X4)
   0.02    0.87 v _29411_/ZN (OAI21_X4)
   0.03    0.90 ^ _29413_/ZN (AOI21_X4)
   0.02    0.92 v _29414_/ZN (OAI21_X4)
   0.04    0.96 ^ _29415_/ZN (AOI21_X4)
   0.02    0.98 v _29416_/ZN (OAI21_X4)
   0.04    1.02 ^ _29417_/ZN (AOI21_X4)
   0.02    1.04 v _29418_/ZN (OAI21_X4)
   0.04    1.08 ^ _29419_/ZN (AOI21_X4)
   0.02    1.10 v _29491_/ZN (OAI21_X4)
   0.04    1.13 ^ _29706_/ZN (AOI21_X4)
   0.02    1.15 v _29707_/ZN (OAI21_X4)
   0.04    1.19 ^ _29708_/ZN (AOI21_X2)
   0.03    1.22 v _29788_/ZN (OAI21_X2)
   0.04    1.26 ^ _29861_/ZN (AOI21_X4)
   0.02    1.28 v _29937_/ZN (OAI21_X4)
   0.04    1.31 ^ _30016_/ZN (AOI21_X4)
   0.02    1.34 v _30097_/ZN (OAI21_X4)
   0.04    1.37 ^ _30177_/ZN (AOI21_X4)
   0.15    1.52 ^ _30237_/Z (XOR2_X1)
   0.04    1.56 v _32433_/ZN (AOI221_X1)
   0.04    1.60 ^ _32434_/ZN (NOR2_X1)
   0.02    1.62 v _32435_/ZN (AOI21_X1)
   0.08    1.70 ^ _32436_/ZN (OAI21_X1)
   0.00    1.70 ^ instr_addr_o[24] (out)
           1.70   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.70   data arrival time
---------------------------------------------------------
          -0.90   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[27] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.04    0.45 ^ _28354_/ZN (AND3_X2)
   0.02    0.47 v _28355_/ZN (OAI21_X2)
   0.08    0.55 ^ _28392_/ZN (AOI211_X1)
   0.02    0.58 v _28395_/ZN (OAI21_X2)
   0.03    0.61 ^ _28402_/ZN (NAND2_X2)
   0.03    0.64 ^ _29300_/ZN (OR2_X1)
   0.01    0.65 v _29302_/ZN (AOI21_X2)
   0.06    0.71 v _29312_/ZN (OR2_X1)
   0.03    0.74 ^ _29404_/ZN (AOI21_X4)
   0.02    0.76 v _29406_/ZN (OAI21_X4)
   0.03    0.79 ^ _29407_/ZN (AOI21_X4)
   0.02    0.81 v _29409_/ZN (OAI21_X2)
   0.04    0.85 ^ _29410_/ZN (AOI21_X4)
   0.02    0.87 v _29411_/ZN (OAI21_X4)
   0.03    0.90 ^ _29413_/ZN (AOI21_X4)
   0.02    0.92 v _29414_/ZN (OAI21_X4)
   0.04    0.96 ^ _29415_/ZN (AOI21_X4)
   0.02    0.98 v _29416_/ZN (OAI21_X4)
   0.04    1.02 ^ _29417_/ZN (AOI21_X4)
   0.02    1.04 v _29418_/ZN (OAI21_X4)
   0.04    1.08 ^ _29419_/ZN (AOI21_X4)
   0.02    1.10 v _29491_/ZN (OAI21_X4)
   0.04    1.13 ^ _29706_/ZN (AOI21_X4)
   0.02    1.15 v _29707_/ZN (OAI21_X4)
   0.04    1.19 ^ _29708_/ZN (AOI21_X2)
   0.03    1.22 v _29788_/ZN (OAI21_X2)
   0.04    1.26 ^ _29861_/ZN (AOI21_X4)
   0.02    1.28 v _29937_/ZN (OAI21_X4)
   0.04    1.31 ^ _30016_/ZN (AOI21_X4)
   0.02    1.34 v _30097_/ZN (OAI21_X4)
   0.04    1.37 ^ _30177_/ZN (AOI21_X4)
   0.02    1.39 v _30239_/ZN (OAI21_X4)
   0.04    1.43 ^ _30299_/ZN (AOI21_X2)
   0.02    1.45 v _30355_/ZN (OAI21_X2)
   0.07    1.53 ^ _30425_/ZN (XNOR2_X1)
   0.03    1.56 v _32459_/ZN (OAI211_X1)
   0.03    1.58 ^ _32460_/ZN (NAND2_X1)
   0.03    1.61 v _32462_/ZN (OAI21_X1)
   0.08    1.69 v _32463_/Z (MUX2_X1)
   0.00    1.69 v instr_addr_o[27] (out)
           1.69   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.69   data arrival time
---------------------------------------------------------
          -0.89   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[29] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.04    0.45 ^ _28354_/ZN (AND3_X2)
   0.02    0.47 v _28355_/ZN (OAI21_X2)
   0.08    0.55 ^ _28392_/ZN (AOI211_X1)
   0.02    0.58 v _28395_/ZN (OAI21_X2)
   0.03    0.61 ^ _28402_/ZN (NAND2_X2)
   0.03    0.64 ^ _29300_/ZN (OR2_X1)
   0.01    0.65 v _29302_/ZN (AOI21_X2)
   0.06    0.71 v _29312_/ZN (OR2_X1)
   0.03    0.74 ^ _29404_/ZN (AOI21_X4)
   0.02    0.76 v _29406_/ZN (OAI21_X4)
   0.03    0.79 ^ _29407_/ZN (AOI21_X4)
   0.02    0.81 v _29409_/ZN (OAI21_X2)
   0.04    0.85 ^ _29410_/ZN (AOI21_X4)
   0.02    0.87 v _29411_/ZN (OAI21_X4)
   0.03    0.90 ^ _29413_/ZN (AOI21_X4)
   0.02    0.92 v _29414_/ZN (OAI21_X4)
   0.04    0.96 ^ _29415_/ZN (AOI21_X4)
   0.02    0.98 v _29416_/ZN (OAI21_X4)
   0.04    1.02 ^ _29417_/ZN (AOI21_X4)
   0.02    1.04 v _29418_/ZN (OAI21_X4)
   0.04    1.08 ^ _29419_/ZN (AOI21_X4)
   0.02    1.10 v _29491_/ZN (OAI21_X4)
   0.04    1.13 ^ _29706_/ZN (AOI21_X4)
   0.02    1.15 v _29707_/ZN (OAI21_X4)
   0.04    1.19 ^ _29708_/ZN (AOI21_X2)
   0.03    1.22 v _29788_/ZN (OAI21_X2)
   0.04    1.26 ^ _29861_/ZN (AOI21_X4)
   0.02    1.28 v _29937_/ZN (OAI21_X4)
   0.04    1.31 ^ _30016_/ZN (AOI21_X4)
   0.02    1.34 v _30097_/ZN (OAI21_X4)
   0.04    1.37 ^ _30177_/ZN (AOI21_X4)
   0.02    1.39 v _30239_/ZN (OAI21_X4)
   0.04    1.43 ^ _30299_/ZN (AOI21_X2)
   0.02    1.45 v _30355_/ZN (OAI21_X2)
   0.03    1.49 ^ _30428_/ZN (AOI21_X2)
   0.03    1.52 v _30495_/ZN (OAI21_X1)
   0.08    1.59 ^ _30564_/ZN (XNOR2_X1)
   0.04    1.63 v _30565_/ZN (INV_X1)
   0.00    1.63 v data_addr_o[29] (out)
           1.63   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.63   data arrival time
---------------------------------------------------------
          -0.83   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[25] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.04    0.45 ^ _28354_/ZN (AND3_X2)
   0.02    0.47 v _28355_/ZN (OAI21_X2)
   0.08    0.55 ^ _28392_/ZN (AOI211_X1)
   0.02    0.58 v _28395_/ZN (OAI21_X2)
   0.03    0.61 ^ _28402_/ZN (NAND2_X2)
   0.03    0.64 ^ _29300_/ZN (OR2_X1)
   0.01    0.65 v _29302_/ZN (AOI21_X2)
   0.06    0.71 v _29312_/ZN (OR2_X1)
   0.03    0.74 ^ _29404_/ZN (AOI21_X4)
   0.02    0.76 v _29406_/ZN (OAI21_X4)
   0.03    0.79 ^ _29407_/ZN (AOI21_X4)
   0.02    0.81 v _29409_/ZN (OAI21_X2)
   0.04    0.85 ^ _29410_/ZN (AOI21_X4)
   0.02    0.87 v _29411_/ZN (OAI21_X4)
   0.03    0.90 ^ _29413_/ZN (AOI21_X4)
   0.02    0.92 v _29414_/ZN (OAI21_X4)
   0.04    0.96 ^ _29415_/ZN (AOI21_X4)
   0.02    0.98 v _29416_/ZN (OAI21_X4)
   0.04    1.02 ^ _29417_/ZN (AOI21_X4)
   0.02    1.04 v _29418_/ZN (OAI21_X4)
   0.04    1.08 ^ _29419_/ZN (AOI21_X4)
   0.02    1.10 v _29491_/ZN (OAI21_X4)
   0.04    1.13 ^ _29706_/ZN (AOI21_X4)
   0.02    1.15 v _29707_/ZN (OAI21_X4)
   0.04    1.19 ^ _29708_/ZN (AOI21_X2)
   0.03    1.22 v _29788_/ZN (OAI21_X2)
   0.04    1.26 ^ _29861_/ZN (AOI21_X4)
   0.02    1.28 v _29937_/ZN (OAI21_X4)
   0.04    1.31 ^ _30016_/ZN (AOI21_X4)
   0.02    1.34 v _30097_/ZN (OAI21_X4)
   0.04    1.37 ^ _30177_/ZN (AOI21_X4)
   0.02    1.39 v _30239_/ZN (OAI21_X4)
   0.07    1.47 ^ _30296_/ZN (XNOR2_X1)
   0.03    1.49 v _32442_/ZN (OAI211_X1)
   0.03    1.52 ^ _32443_/ZN (NAND2_X1)
   0.03    1.55 v _32445_/ZN (OAI21_X1)
   0.08    1.63 v _32446_/Z (MUX2_X1)
   0.00    1.63 v instr_addr_o[25] (out)
           1.63   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.63   data arrival time
---------------------------------------------------------
          -0.83   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[30] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.04    0.45 ^ _28354_/ZN (AND3_X2)
   0.02    0.47 v _28355_/ZN (OAI21_X2)
   0.08    0.55 ^ _28392_/ZN (AOI211_X1)
   0.02    0.58 v _28395_/ZN (OAI21_X2)
   0.03    0.61 ^ _28402_/ZN (NAND2_X2)
   0.03    0.64 ^ _29300_/ZN (OR2_X1)
   0.01    0.65 v _29302_/ZN (AOI21_X2)
   0.06    0.71 v _29312_/ZN (OR2_X1)
   0.03    0.74 ^ _29404_/ZN (AOI21_X4)
   0.02    0.76 v _29406_/ZN (OAI21_X4)
   0.03    0.79 ^ _29407_/ZN (AOI21_X4)
   0.02    0.81 v _29409_/ZN (OAI21_X2)
   0.04    0.85 ^ _29410_/ZN (AOI21_X4)
   0.02    0.87 v _29411_/ZN (OAI21_X4)
   0.03    0.90 ^ _29413_/ZN (AOI21_X4)
   0.02    0.92 v _29414_/ZN (OAI21_X4)
   0.04    0.96 ^ _29415_/ZN (AOI21_X4)
   0.02    0.98 v _29416_/ZN (OAI21_X4)
   0.04    1.02 ^ _29417_/ZN (AOI21_X4)
   0.02    1.04 v _29418_/ZN (OAI21_X4)
   0.04    1.08 ^ _29419_/ZN (AOI21_X4)
   0.02    1.10 v _29491_/ZN (OAI21_X4)
   0.04    1.13 ^ _29706_/ZN (AOI21_X4)
   0.02    1.15 v _29707_/ZN (OAI21_X4)
   0.04    1.19 ^ _29708_/ZN (AOI21_X2)
   0.03    1.22 v _29788_/ZN (OAI21_X2)
   0.04    1.26 ^ _29861_/ZN (AOI21_X4)
   0.02    1.28 v _29937_/ZN (OAI21_X4)
   0.04    1.31 ^ _30016_/ZN (AOI21_X4)
   0.02    1.34 v _30097_/ZN (OAI21_X4)
   0.04    1.37 ^ _30177_/ZN (AOI21_X4)
   0.02    1.39 v _30239_/ZN (OAI21_X4)
   0.04    1.43 ^ _30299_/ZN (AOI21_X2)
   0.02    1.45 v _30355_/ZN (OAI21_X2)
   0.03    1.49 ^ _30428_/ZN (AOI21_X2)
   0.03    1.52 v _30495_/ZN (OAI21_X1)
   0.04    1.56 ^ _30567_/ZN (AOI21_X2)
   0.07    1.63 ^ _30634_/ZN (XNOR2_X2)
   0.00    1.63 ^ data_addr_o[30] (out)
           1.63   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.63   data arrival time
---------------------------------------------------------
          -0.83   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[22] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.04    0.45 ^ _28354_/ZN (AND3_X2)
   0.02    0.47 v _28355_/ZN (OAI21_X2)
   0.08    0.55 ^ _28392_/ZN (AOI211_X1)
   0.02    0.58 v _28395_/ZN (OAI21_X2)
   0.03    0.61 ^ _28402_/ZN (NAND2_X2)
   0.03    0.64 ^ _29300_/ZN (OR2_X1)
   0.01    0.65 v _29302_/ZN (AOI21_X2)
   0.06    0.71 v _29312_/ZN (OR2_X1)
   0.03    0.74 ^ _29404_/ZN (AOI21_X4)
   0.02    0.76 v _29406_/ZN (OAI21_X4)
   0.03    0.79 ^ _29407_/ZN (AOI21_X4)
   0.02    0.81 v _29409_/ZN (OAI21_X2)
   0.04    0.85 ^ _29410_/ZN (AOI21_X4)
   0.02    0.87 v _29411_/ZN (OAI21_X4)
   0.03    0.90 ^ _29413_/ZN (AOI21_X4)
   0.02    0.92 v _29414_/ZN (OAI21_X4)
   0.04    0.96 ^ _29415_/ZN (AOI21_X4)
   0.02    0.98 v _29416_/ZN (OAI21_X4)
   0.04    1.02 ^ _29417_/ZN (AOI21_X4)
   0.02    1.04 v _29418_/ZN (OAI21_X4)
   0.04    1.08 ^ _29419_/ZN (AOI21_X4)
   0.02    1.10 v _29491_/ZN (OAI21_X4)
   0.04    1.13 ^ _29706_/ZN (AOI21_X4)
   0.02    1.15 v _29707_/ZN (OAI21_X4)
   0.04    1.19 ^ _29708_/ZN (AOI21_X2)
   0.03    1.22 v _29788_/ZN (OAI21_X2)
   0.04    1.26 ^ _29861_/ZN (AOI21_X4)
   0.02    1.28 v _29937_/ZN (OAI21_X4)
   0.04    1.31 ^ _30016_/ZN (AOI21_X4)
   0.12    1.44 ^ _30095_/Z (XOR2_X1)
   0.04    1.48 v _32416_/ZN (AOI221_X1)
   0.03    1.51 ^ _32417_/ZN (NOR2_X1)
   0.02    1.53 v _32418_/ZN (AOI21_X1)
   0.08    1.61 ^ _32419_/ZN (OAI21_X1)
   0.00    1.61 ^ instr_addr_o[22] (out)
           1.61   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.61   data arrival time
---------------------------------------------------------
          -0.81   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[28] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.04    0.45 ^ _28354_/ZN (AND3_X2)
   0.02    0.47 v _28355_/ZN (OAI21_X2)
   0.08    0.55 ^ _28392_/ZN (AOI211_X1)
   0.02    0.58 v _28395_/ZN (OAI21_X2)
   0.03    0.61 ^ _28402_/ZN (NAND2_X2)
   0.03    0.64 ^ _29300_/ZN (OR2_X1)
   0.01    0.65 v _29302_/ZN (AOI21_X2)
   0.06    0.71 v _29312_/ZN (OR2_X1)
   0.03    0.74 ^ _29404_/ZN (AOI21_X4)
   0.02    0.76 v _29406_/ZN (OAI21_X4)
   0.03    0.79 ^ _29407_/ZN (AOI21_X4)
   0.02    0.81 v _29409_/ZN (OAI21_X2)
   0.04    0.85 ^ _29410_/ZN (AOI21_X4)
   0.02    0.87 v _29411_/ZN (OAI21_X4)
   0.03    0.90 ^ _29413_/ZN (AOI21_X4)
   0.02    0.92 v _29414_/ZN (OAI21_X4)
   0.04    0.96 ^ _29415_/ZN (AOI21_X4)
   0.02    0.98 v _29416_/ZN (OAI21_X4)
   0.04    1.02 ^ _29417_/ZN (AOI21_X4)
   0.02    1.04 v _29418_/ZN (OAI21_X4)
   0.04    1.08 ^ _29419_/ZN (AOI21_X4)
   0.02    1.10 v _29491_/ZN (OAI21_X4)
   0.04    1.13 ^ _29706_/ZN (AOI21_X4)
   0.02    1.15 v _29707_/ZN (OAI21_X4)
   0.04    1.19 ^ _29708_/ZN (AOI21_X2)
   0.03    1.22 v _29788_/ZN (OAI21_X2)
   0.04    1.26 ^ _29861_/ZN (AOI21_X4)
   0.02    1.28 v _29937_/ZN (OAI21_X4)
   0.04    1.31 ^ _30016_/ZN (AOI21_X4)
   0.02    1.34 v _30097_/ZN (OAI21_X4)
   0.04    1.37 ^ _30177_/ZN (AOI21_X4)
   0.02    1.39 v _30239_/ZN (OAI21_X4)
   0.04    1.43 ^ _30299_/ZN (AOI21_X2)
   0.02    1.45 v _30355_/ZN (OAI21_X2)
   0.03    1.49 ^ _30428_/ZN (AOI21_X2)
   0.12    1.61 ^ _30493_/Z (XOR2_X1)
   0.00    1.61 ^ data_addr_o[28] (out)
           1.61   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.61   data arrival time
---------------------------------------------------------
          -0.81   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[20] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.04    0.45 ^ _28354_/ZN (AND3_X2)
   0.02    0.47 v _28355_/ZN (OAI21_X2)
   0.08    0.55 ^ _28392_/ZN (AOI211_X1)
   0.02    0.58 v _28395_/ZN (OAI21_X2)
   0.03    0.61 ^ _28402_/ZN (NAND2_X2)
   0.03    0.64 ^ _29300_/ZN (OR2_X1)
   0.01    0.65 v _29302_/ZN (AOI21_X2)
   0.06    0.71 v _29312_/ZN (OR2_X1)
   0.03    0.74 ^ _29404_/ZN (AOI21_X4)
   0.02    0.76 v _29406_/ZN (OAI21_X4)
   0.03    0.79 ^ _29407_/ZN (AOI21_X4)
   0.02    0.81 v _29409_/ZN (OAI21_X2)
   0.04    0.85 ^ _29410_/ZN (AOI21_X4)
   0.02    0.87 v _29411_/ZN (OAI21_X4)
   0.03    0.90 ^ _29413_/ZN (AOI21_X4)
   0.02    0.92 v _29414_/ZN (OAI21_X4)
   0.04    0.96 ^ _29415_/ZN (AOI21_X4)
   0.02    0.98 v _29416_/ZN (OAI21_X4)
   0.04    1.02 ^ _29417_/ZN (AOI21_X4)
   0.02    1.04 v _29418_/ZN (OAI21_X4)
   0.04    1.08 ^ _29419_/ZN (AOI21_X4)
   0.02    1.10 v _29491_/ZN (OAI21_X4)
   0.04    1.13 ^ _29706_/ZN (AOI21_X4)
   0.02    1.15 v _29707_/ZN (OAI21_X4)
   0.04    1.19 ^ _29708_/ZN (AOI21_X2)
   0.03    1.22 v _29788_/ZN (OAI21_X2)
   0.04    1.26 ^ _29861_/ZN (AOI21_X4)
   0.15    1.40 ^ _29935_/Z (XOR2_X1)
   0.04    1.44 v _32397_/ZN (AOI221_X1)
   0.06    1.50 v _32398_/ZN (OR2_X1)
   0.01    1.51 ^ _32399_/ZN (INV_X1)
   0.02    1.53 v _32400_/ZN (AOI21_X1)
   0.08    1.61 ^ _32401_/ZN (OAI21_X1)
   0.00    1.61 ^ instr_addr_o[20] (out)
           1.61   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.61   data arrival time
---------------------------------------------------------
          -0.81   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[23] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.04    0.45 ^ _28354_/ZN (AND3_X2)
   0.02    0.47 v _28355_/ZN (OAI21_X2)
   0.08    0.55 ^ _28392_/ZN (AOI211_X1)
   0.02    0.58 v _28395_/ZN (OAI21_X2)
   0.03    0.61 ^ _28402_/ZN (NAND2_X2)
   0.03    0.64 ^ _29300_/ZN (OR2_X1)
   0.01    0.65 v _29302_/ZN (AOI21_X2)
   0.06    0.71 v _29312_/ZN (OR2_X1)
   0.03    0.74 ^ _29404_/ZN (AOI21_X4)
   0.02    0.76 v _29406_/ZN (OAI21_X4)
   0.03    0.79 ^ _29407_/ZN (AOI21_X4)
   0.02    0.81 v _29409_/ZN (OAI21_X2)
   0.04    0.85 ^ _29410_/ZN (AOI21_X4)
   0.02    0.87 v _29411_/ZN (OAI21_X4)
   0.03    0.90 ^ _29413_/ZN (AOI21_X4)
   0.02    0.92 v _29414_/ZN (OAI21_X4)
   0.04    0.96 ^ _29415_/ZN (AOI21_X4)
   0.02    0.98 v _29416_/ZN (OAI21_X4)
   0.04    1.02 ^ _29417_/ZN (AOI21_X4)
   0.02    1.04 v _29418_/ZN (OAI21_X4)
   0.04    1.08 ^ _29419_/ZN (AOI21_X4)
   0.02    1.10 v _29491_/ZN (OAI21_X4)
   0.04    1.13 ^ _29706_/ZN (AOI21_X4)
   0.02    1.15 v _29707_/ZN (OAI21_X4)
   0.04    1.19 ^ _29708_/ZN (AOI21_X2)
   0.03    1.22 v _29788_/ZN (OAI21_X2)
   0.04    1.26 ^ _29861_/ZN (AOI21_X4)
   0.02    1.28 v _29937_/ZN (OAI21_X4)
   0.04    1.31 ^ _30016_/ZN (AOI21_X4)
   0.02    1.34 v _30097_/ZN (OAI21_X4)
   0.08    1.42 ^ _30174_/ZN (XNOR2_X1)
   0.03    1.45 v _32424_/ZN (OAI211_X1)
   0.03    1.48 ^ _32425_/ZN (NAND2_X1)
   0.03    1.50 v _32427_/ZN (OAI21_X1)
   0.08    1.58 v _32428_/Z (MUX2_X1)
   0.00    1.58 v instr_addr_o[23] (out)
           1.58   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.58   data arrival time
---------------------------------------------------------
          -0.78   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[26] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.04    0.45 ^ _28354_/ZN (AND3_X2)
   0.02    0.47 v _28355_/ZN (OAI21_X2)
   0.08    0.55 ^ _28392_/ZN (AOI211_X1)
   0.02    0.58 v _28395_/ZN (OAI21_X2)
   0.03    0.61 ^ _28402_/ZN (NAND2_X2)
   0.03    0.64 ^ _29300_/ZN (OR2_X1)
   0.01    0.65 v _29302_/ZN (AOI21_X2)
   0.06    0.71 v _29312_/ZN (OR2_X1)
   0.03    0.74 ^ _29404_/ZN (AOI21_X4)
   0.02    0.76 v _29406_/ZN (OAI21_X4)
   0.03    0.79 ^ _29407_/ZN (AOI21_X4)
   0.02    0.81 v _29409_/ZN (OAI21_X2)
   0.04    0.85 ^ _29410_/ZN (AOI21_X4)
   0.02    0.87 v _29411_/ZN (OAI21_X4)
   0.03    0.90 ^ _29413_/ZN (AOI21_X4)
   0.02    0.92 v _29414_/ZN (OAI21_X4)
   0.04    0.96 ^ _29415_/ZN (AOI21_X4)
   0.02    0.98 v _29416_/ZN (OAI21_X4)
   0.04    1.02 ^ _29417_/ZN (AOI21_X4)
   0.02    1.04 v _29418_/ZN (OAI21_X4)
   0.04    1.08 ^ _29419_/ZN (AOI21_X4)
   0.02    1.10 v _29491_/ZN (OAI21_X4)
   0.04    1.13 ^ _29706_/ZN (AOI21_X4)
   0.02    1.15 v _29707_/ZN (OAI21_X4)
   0.04    1.19 ^ _29708_/ZN (AOI21_X2)
   0.03    1.22 v _29788_/ZN (OAI21_X2)
   0.04    1.26 ^ _29861_/ZN (AOI21_X4)
   0.02    1.28 v _29937_/ZN (OAI21_X4)
   0.04    1.31 ^ _30016_/ZN (AOI21_X4)
   0.02    1.34 v _30097_/ZN (OAI21_X4)
   0.04    1.37 ^ _30177_/ZN (AOI21_X4)
   0.02    1.39 v _30239_/ZN (OAI21_X4)
   0.04    1.43 ^ _30299_/ZN (AOI21_X2)
   0.15    1.58 ^ _30353_/Z (XOR2_X1)
   0.00    1.58 ^ data_addr_o[26] (out)
           1.58   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.58   data arrival time
---------------------------------------------------------
          -0.78   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[27] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.04    0.45 ^ _28354_/ZN (AND3_X2)
   0.02    0.47 v _28355_/ZN (OAI21_X2)
   0.08    0.55 ^ _28392_/ZN (AOI211_X1)
   0.02    0.58 v _28395_/ZN (OAI21_X2)
   0.03    0.61 ^ _28402_/ZN (NAND2_X2)
   0.03    0.64 ^ _29300_/ZN (OR2_X1)
   0.01    0.65 v _29302_/ZN (AOI21_X2)
   0.06    0.71 v _29312_/ZN (OR2_X1)
   0.03    0.74 ^ _29404_/ZN (AOI21_X4)
   0.02    0.76 v _29406_/ZN (OAI21_X4)
   0.03    0.79 ^ _29407_/ZN (AOI21_X4)
   0.02    0.81 v _29409_/ZN (OAI21_X2)
   0.04    0.85 ^ _29410_/ZN (AOI21_X4)
   0.02    0.87 v _29411_/ZN (OAI21_X4)
   0.03    0.90 ^ _29413_/ZN (AOI21_X4)
   0.02    0.92 v _29414_/ZN (OAI21_X4)
   0.04    0.96 ^ _29415_/ZN (AOI21_X4)
   0.02    0.98 v _29416_/ZN (OAI21_X4)
   0.04    1.02 ^ _29417_/ZN (AOI21_X4)
   0.02    1.04 v _29418_/ZN (OAI21_X4)
   0.04    1.08 ^ _29419_/ZN (AOI21_X4)
   0.02    1.10 v _29491_/ZN (OAI21_X4)
   0.04    1.13 ^ _29706_/ZN (AOI21_X4)
   0.02    1.15 v _29707_/ZN (OAI21_X4)
   0.04    1.19 ^ _29708_/ZN (AOI21_X2)
   0.03    1.22 v _29788_/ZN (OAI21_X2)
   0.04    1.26 ^ _29861_/ZN (AOI21_X4)
   0.02    1.28 v _29937_/ZN (OAI21_X4)
   0.04    1.31 ^ _30016_/ZN (AOI21_X4)
   0.02    1.34 v _30097_/ZN (OAI21_X4)
   0.04    1.37 ^ _30177_/ZN (AOI21_X4)
   0.02    1.39 v _30239_/ZN (OAI21_X4)
   0.04    1.43 ^ _30299_/ZN (AOI21_X2)
   0.02    1.45 v _30355_/ZN (OAI21_X2)
   0.07    1.53 ^ _30425_/ZN (XNOR2_X1)
   0.04    1.57 v _30426_/ZN (INV_X1)
   0.00    1.57 v data_addr_o[27] (out)
           1.57   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.57   data arrival time
---------------------------------------------------------
          -0.77   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[19] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.02    0.72 v _29404_/ZN (AOI21_X4)
   0.03    0.75 ^ _29406_/ZN (OAI21_X4)
   0.02    0.77 v _29407_/ZN (AOI21_X4)
   0.04    0.81 ^ _29409_/ZN (OAI21_X2)
   0.02    0.83 v _29410_/ZN (AOI21_X4)
   0.04    0.87 ^ _29411_/ZN (OAI21_X4)
   0.02    0.89 v _29413_/ZN (AOI21_X4)
   0.04    0.92 ^ _29414_/ZN (OAI21_X4)
   0.02    0.94 v _29415_/ZN (AOI21_X4)
   0.04    0.98 ^ _29416_/ZN (OAI21_X4)
   0.02    1.00 v _29417_/ZN (AOI21_X4)
   0.04    1.04 ^ _29418_/ZN (OAI21_X4)
   0.02    1.05 v _29419_/ZN (AOI21_X4)
   0.04    1.09 ^ _29491_/ZN (OAI21_X4)
   0.02    1.11 v _29706_/ZN (AOI21_X4)
   0.03    1.14 ^ _29707_/ZN (OAI21_X4)
   0.02    1.16 v _29708_/ZN (AOI21_X2)
   0.05    1.21 ^ _29788_/ZN (OAI21_X2)
   0.15    1.37 ^ _29859_/Z (XOR2_X1)
   0.04    1.40 v _32387_/ZN (AOI221_X1)
   0.04    1.44 ^ _32388_/ZN (NOR2_X1)
   0.02    1.46 v _32390_/ZN (AOI21_X1)
   0.08    1.54 ^ _32391_/ZN (OAI21_X1)
   0.00    1.54 ^ instr_addr_o[19] (out)
           1.54   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.54   data arrival time
---------------------------------------------------------
          -0.74   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[24] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.04    0.45 ^ _28354_/ZN (AND3_X2)
   0.02    0.47 v _28355_/ZN (OAI21_X2)
   0.08    0.55 ^ _28392_/ZN (AOI211_X1)
   0.02    0.58 v _28395_/ZN (OAI21_X2)
   0.03    0.61 ^ _28402_/ZN (NAND2_X2)
   0.03    0.64 ^ _29300_/ZN (OR2_X1)
   0.01    0.65 v _29302_/ZN (AOI21_X2)
   0.06    0.71 v _29312_/ZN (OR2_X1)
   0.03    0.74 ^ _29404_/ZN (AOI21_X4)
   0.02    0.76 v _29406_/ZN (OAI21_X4)
   0.03    0.79 ^ _29407_/ZN (AOI21_X4)
   0.02    0.81 v _29409_/ZN (OAI21_X2)
   0.04    0.85 ^ _29410_/ZN (AOI21_X4)
   0.02    0.87 v _29411_/ZN (OAI21_X4)
   0.03    0.90 ^ _29413_/ZN (AOI21_X4)
   0.02    0.92 v _29414_/ZN (OAI21_X4)
   0.04    0.96 ^ _29415_/ZN (AOI21_X4)
   0.02    0.98 v _29416_/ZN (OAI21_X4)
   0.04    1.02 ^ _29417_/ZN (AOI21_X4)
   0.02    1.04 v _29418_/ZN (OAI21_X4)
   0.04    1.08 ^ _29419_/ZN (AOI21_X4)
   0.02    1.10 v _29491_/ZN (OAI21_X4)
   0.04    1.13 ^ _29706_/ZN (AOI21_X4)
   0.02    1.15 v _29707_/ZN (OAI21_X4)
   0.04    1.19 ^ _29708_/ZN (AOI21_X2)
   0.03    1.22 v _29788_/ZN (OAI21_X2)
   0.04    1.26 ^ _29861_/ZN (AOI21_X4)
   0.02    1.28 v _29937_/ZN (OAI21_X4)
   0.04    1.31 ^ _30016_/ZN (AOI21_X4)
   0.02    1.34 v _30097_/ZN (OAI21_X4)
   0.04    1.37 ^ _30177_/ZN (AOI21_X4)
   0.15    1.52 ^ _30237_/Z (XOR2_X1)
   0.00    1.52 ^ data_addr_o[24] (out)
           1.52   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.52   data arrival time
---------------------------------------------------------
          -0.72   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[21] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.04    0.45 ^ _28354_/ZN (AND3_X2)
   0.02    0.47 v _28355_/ZN (OAI21_X2)
   0.08    0.55 ^ _28392_/ZN (AOI211_X1)
   0.02    0.58 v _28395_/ZN (OAI21_X2)
   0.03    0.61 ^ _28402_/ZN (NAND2_X2)
   0.03    0.64 ^ _29300_/ZN (OR2_X1)
   0.01    0.65 v _29302_/ZN (AOI21_X2)
   0.06    0.71 v _29312_/ZN (OR2_X1)
   0.03    0.74 ^ _29404_/ZN (AOI21_X4)
   0.02    0.76 v _29406_/ZN (OAI21_X4)
   0.03    0.79 ^ _29407_/ZN (AOI21_X4)
   0.02    0.81 v _29409_/ZN (OAI21_X2)
   0.04    0.85 ^ _29410_/ZN (AOI21_X4)
   0.02    0.87 v _29411_/ZN (OAI21_X4)
   0.03    0.90 ^ _29413_/ZN (AOI21_X4)
   0.02    0.92 v _29414_/ZN (OAI21_X4)
   0.04    0.96 ^ _29415_/ZN (AOI21_X4)
   0.02    0.98 v _29416_/ZN (OAI21_X4)
   0.04    1.02 ^ _29417_/ZN (AOI21_X4)
   0.02    1.04 v _29418_/ZN (OAI21_X4)
   0.04    1.08 ^ _29419_/ZN (AOI21_X4)
   0.02    1.10 v _29491_/ZN (OAI21_X4)
   0.04    1.13 ^ _29706_/ZN (AOI21_X4)
   0.02    1.15 v _29707_/ZN (OAI21_X4)
   0.04    1.19 ^ _29708_/ZN (AOI21_X2)
   0.03    1.22 v _29788_/ZN (OAI21_X2)
   0.04    1.26 ^ _29861_/ZN (AOI21_X4)
   0.02    1.28 v _29937_/ZN (OAI21_X4)
   0.07    1.35 ^ _30013_/ZN (XNOR2_X1)
   0.03    1.38 v _32406_/ZN (OAI211_X1)
   0.03    1.41 ^ _32407_/ZN (NAND2_X1)
   0.03    1.43 v _32409_/ZN (OAI21_X1)
   0.08    1.51 v _32410_/Z (MUX2_X1)
   0.00    1.51 v instr_addr_o[21] (out)
           1.51   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.51   data arrival time
---------------------------------------------------------
          -0.71   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[25] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.04    0.45 ^ _28354_/ZN (AND3_X2)
   0.02    0.47 v _28355_/ZN (OAI21_X2)
   0.08    0.55 ^ _28392_/ZN (AOI211_X1)
   0.02    0.58 v _28395_/ZN (OAI21_X2)
   0.03    0.61 ^ _28402_/ZN (NAND2_X2)
   0.03    0.64 ^ _29300_/ZN (OR2_X1)
   0.01    0.65 v _29302_/ZN (AOI21_X2)
   0.06    0.71 v _29312_/ZN (OR2_X1)
   0.03    0.74 ^ _29404_/ZN (AOI21_X4)
   0.02    0.76 v _29406_/ZN (OAI21_X4)
   0.03    0.79 ^ _29407_/ZN (AOI21_X4)
   0.02    0.81 v _29409_/ZN (OAI21_X2)
   0.04    0.85 ^ _29410_/ZN (AOI21_X4)
   0.02    0.87 v _29411_/ZN (OAI21_X4)
   0.03    0.90 ^ _29413_/ZN (AOI21_X4)
   0.02    0.92 v _29414_/ZN (OAI21_X4)
   0.04    0.96 ^ _29415_/ZN (AOI21_X4)
   0.02    0.98 v _29416_/ZN (OAI21_X4)
   0.04    1.02 ^ _29417_/ZN (AOI21_X4)
   0.02    1.04 v _29418_/ZN (OAI21_X4)
   0.04    1.08 ^ _29419_/ZN (AOI21_X4)
   0.02    1.10 v _29491_/ZN (OAI21_X4)
   0.04    1.13 ^ _29706_/ZN (AOI21_X4)
   0.02    1.15 v _29707_/ZN (OAI21_X4)
   0.04    1.19 ^ _29708_/ZN (AOI21_X2)
   0.03    1.22 v _29788_/ZN (OAI21_X2)
   0.04    1.26 ^ _29861_/ZN (AOI21_X4)
   0.02    1.28 v _29937_/ZN (OAI21_X4)
   0.04    1.31 ^ _30016_/ZN (AOI21_X4)
   0.02    1.34 v _30097_/ZN (OAI21_X4)
   0.04    1.37 ^ _30177_/ZN (AOI21_X4)
   0.02    1.39 v _30239_/ZN (OAI21_X4)
   0.07    1.47 ^ _30296_/ZN (XNOR2_X1)
   0.04    1.50 v _30297_/ZN (INV_X1)
   0.00    1.50 v data_addr_o[25] (out)
           1.50   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.50   data arrival time
---------------------------------------------------------
          -0.70   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[17] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.02    0.72 v _29404_/ZN (AOI21_X4)
   0.03    0.75 ^ _29406_/ZN (OAI21_X4)
   0.02    0.77 v _29407_/ZN (AOI21_X4)
   0.04    0.81 ^ _29409_/ZN (OAI21_X2)
   0.02    0.83 v _29410_/ZN (AOI21_X4)
   0.04    0.87 ^ _29411_/ZN (OAI21_X4)
   0.02    0.89 v _29413_/ZN (AOI21_X4)
   0.04    0.92 ^ _29414_/ZN (OAI21_X4)
   0.02    0.94 v _29415_/ZN (AOI21_X4)
   0.04    0.98 ^ _29416_/ZN (OAI21_X4)
   0.02    1.00 v _29417_/ZN (AOI21_X4)
   0.04    1.04 ^ _29418_/ZN (OAI21_X4)
   0.02    1.05 v _29419_/ZN (AOI21_X4)
   0.04    1.09 ^ _29491_/ZN (OAI21_X4)
   0.02    1.11 v _29706_/ZN (AOI21_X4)
   0.03    1.14 ^ _29707_/ZN (OAI21_X4)
   0.14    1.28 ^ _30762_/Z (XOR2_X1)
   0.05    1.33 v _32369_/ZN (AOI221_X1)
   0.04    1.37 ^ _32370_/ZN (NOR2_X1)
   0.02    1.39 v _32371_/ZN (AOI21_X1)
   0.08    1.46 ^ _32372_/ZN (OAI21_X1)
   0.00    1.46 ^ instr_addr_o[17] (out)
           1.46   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.46   data arrival time
---------------------------------------------------------
          -0.66   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[23] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.04    0.45 ^ _28354_/ZN (AND3_X2)
   0.02    0.47 v _28355_/ZN (OAI21_X2)
   0.08    0.55 ^ _28392_/ZN (AOI211_X1)
   0.02    0.58 v _28395_/ZN (OAI21_X2)
   0.03    0.61 ^ _28402_/ZN (NAND2_X2)
   0.03    0.64 ^ _29300_/ZN (OR2_X1)
   0.01    0.65 v _29302_/ZN (AOI21_X2)
   0.06    0.71 v _29312_/ZN (OR2_X1)
   0.03    0.74 ^ _29404_/ZN (AOI21_X4)
   0.02    0.76 v _29406_/ZN (OAI21_X4)
   0.03    0.79 ^ _29407_/ZN (AOI21_X4)
   0.02    0.81 v _29409_/ZN (OAI21_X2)
   0.04    0.85 ^ _29410_/ZN (AOI21_X4)
   0.02    0.87 v _29411_/ZN (OAI21_X4)
   0.03    0.90 ^ _29413_/ZN (AOI21_X4)
   0.02    0.92 v _29414_/ZN (OAI21_X4)
   0.04    0.96 ^ _29415_/ZN (AOI21_X4)
   0.02    0.98 v _29416_/ZN (OAI21_X4)
   0.04    1.02 ^ _29417_/ZN (AOI21_X4)
   0.02    1.04 v _29418_/ZN (OAI21_X4)
   0.04    1.08 ^ _29419_/ZN (AOI21_X4)
   0.02    1.10 v _29491_/ZN (OAI21_X4)
   0.04    1.13 ^ _29706_/ZN (AOI21_X4)
   0.02    1.15 v _29707_/ZN (OAI21_X4)
   0.04    1.19 ^ _29708_/ZN (AOI21_X2)
   0.03    1.22 v _29788_/ZN (OAI21_X2)
   0.04    1.26 ^ _29861_/ZN (AOI21_X4)
   0.02    1.28 v _29937_/ZN (OAI21_X4)
   0.04    1.31 ^ _30016_/ZN (AOI21_X4)
   0.02    1.34 v _30097_/ZN (OAI21_X4)
   0.08    1.42 ^ _30174_/ZN (XNOR2_X1)
   0.03    1.45 v _30175_/ZN (INV_X1)
   0.00    1.45 v data_addr_o[23] (out)
           1.45   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.45   data arrival time
---------------------------------------------------------
          -0.65   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[22] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.04    0.45 ^ _28354_/ZN (AND3_X2)
   0.02    0.47 v _28355_/ZN (OAI21_X2)
   0.08    0.55 ^ _28392_/ZN (AOI211_X1)
   0.02    0.58 v _28395_/ZN (OAI21_X2)
   0.03    0.61 ^ _28402_/ZN (NAND2_X2)
   0.03    0.64 ^ _29300_/ZN (OR2_X1)
   0.01    0.65 v _29302_/ZN (AOI21_X2)
   0.06    0.71 v _29312_/ZN (OR2_X1)
   0.03    0.74 ^ _29404_/ZN (AOI21_X4)
   0.02    0.76 v _29406_/ZN (OAI21_X4)
   0.03    0.79 ^ _29407_/ZN (AOI21_X4)
   0.02    0.81 v _29409_/ZN (OAI21_X2)
   0.04    0.85 ^ _29410_/ZN (AOI21_X4)
   0.02    0.87 v _29411_/ZN (OAI21_X4)
   0.03    0.90 ^ _29413_/ZN (AOI21_X4)
   0.02    0.92 v _29414_/ZN (OAI21_X4)
   0.04    0.96 ^ _29415_/ZN (AOI21_X4)
   0.02    0.98 v _29416_/ZN (OAI21_X4)
   0.04    1.02 ^ _29417_/ZN (AOI21_X4)
   0.02    1.04 v _29418_/ZN (OAI21_X4)
   0.04    1.08 ^ _29419_/ZN (AOI21_X4)
   0.02    1.10 v _29491_/ZN (OAI21_X4)
   0.04    1.13 ^ _29706_/ZN (AOI21_X4)
   0.02    1.15 v _29707_/ZN (OAI21_X4)
   0.04    1.19 ^ _29708_/ZN (AOI21_X2)
   0.03    1.22 v _29788_/ZN (OAI21_X2)
   0.04    1.26 ^ _29861_/ZN (AOI21_X4)
   0.02    1.28 v _29937_/ZN (OAI21_X4)
   0.04    1.31 ^ _30016_/ZN (AOI21_X4)
   0.12    1.44 ^ _30095_/Z (XOR2_X1)
   0.00    1.44 ^ data_addr_o[22] (out)
           1.44   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.44   data arrival time
---------------------------------------------------------
          -0.64   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[15] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.02    0.72 v _29404_/ZN (AOI21_X4)
   0.03    0.75 ^ _29406_/ZN (OAI21_X4)
   0.02    0.77 v _29407_/ZN (AOI21_X4)
   0.04    0.81 ^ _29409_/ZN (OAI21_X2)
   0.02    0.83 v _29410_/ZN (AOI21_X4)
   0.04    0.87 ^ _29411_/ZN (OAI21_X4)
   0.02    0.89 v _29413_/ZN (AOI21_X4)
   0.04    0.92 ^ _29414_/ZN (OAI21_X4)
   0.02    0.94 v _29415_/ZN (AOI21_X4)
   0.04    0.98 ^ _29416_/ZN (OAI21_X4)
   0.02    1.00 v _29417_/ZN (AOI21_X4)
   0.04    1.04 ^ _29418_/ZN (OAI21_X4)
   0.02    1.05 v _29419_/ZN (AOI21_X4)
   0.04    1.09 ^ _29491_/ZN (OAI21_X4)
   0.15    1.24 ^ _29558_/Z (XOR2_X1)
   0.04    1.28 v _32350_/ZN (AOI221_X1)
   0.04    1.32 ^ _32351_/ZN (NOR2_X1)
   0.02    1.34 v _32352_/ZN (AOI21_X1)
   0.08    1.42 ^ _32353_/ZN (OAI21_X1)
   0.00    1.42 ^ instr_addr_o[15] (out)
           1.42   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.42   data arrival time
---------------------------------------------------------
          -0.62   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[18] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.04    0.45 ^ _28354_/ZN (AND3_X2)
   0.02    0.47 v _28355_/ZN (OAI21_X2)
   0.08    0.55 ^ _28392_/ZN (AOI211_X1)
   0.02    0.58 v _28395_/ZN (OAI21_X2)
   0.03    0.61 ^ _28402_/ZN (NAND2_X2)
   0.03    0.64 ^ _29300_/ZN (OR2_X1)
   0.01    0.65 v _29302_/ZN (AOI21_X2)
   0.06    0.71 v _29312_/ZN (OR2_X1)
   0.03    0.74 ^ _29404_/ZN (AOI21_X4)
   0.02    0.76 v _29406_/ZN (OAI21_X4)
   0.03    0.79 ^ _29407_/ZN (AOI21_X4)
   0.02    0.81 v _29409_/ZN (OAI21_X2)
   0.04    0.85 ^ _29410_/ZN (AOI21_X4)
   0.02    0.87 v _29411_/ZN (OAI21_X4)
   0.03    0.90 ^ _29413_/ZN (AOI21_X4)
   0.02    0.92 v _29414_/ZN (OAI21_X4)
   0.04    0.96 ^ _29415_/ZN (AOI21_X4)
   0.02    0.98 v _29416_/ZN (OAI21_X4)
   0.04    1.02 ^ _29417_/ZN (AOI21_X4)
   0.02    1.04 v _29418_/ZN (OAI21_X4)
   0.04    1.08 ^ _29419_/ZN (AOI21_X4)
   0.02    1.10 v _29491_/ZN (OAI21_X4)
   0.04    1.13 ^ _29706_/ZN (AOI21_X4)
   0.02    1.15 v _29707_/ZN (OAI21_X4)
   0.04    1.19 ^ _29708_/ZN (AOI21_X2)
   0.06    1.26 ^ _29785_/ZN (XNOR2_X1)
   0.03    1.28 v _32377_/ZN (OAI211_X1)
   0.03    1.31 ^ _32378_/ZN (NAND2_X1)
   0.03    1.33 v _32380_/ZN (OAI21_X1)
   0.08    1.42 v _32381_/Z (MUX2_X1)
   0.00    1.42 v instr_addr_o[18] (out)
           1.42   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.42   data arrival time
---------------------------------------------------------
          -0.62   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[20] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.04    0.45 ^ _28354_/ZN (AND3_X2)
   0.02    0.47 v _28355_/ZN (OAI21_X2)
   0.08    0.55 ^ _28392_/ZN (AOI211_X1)
   0.02    0.58 v _28395_/ZN (OAI21_X2)
   0.03    0.61 ^ _28402_/ZN (NAND2_X2)
   0.03    0.64 ^ _29300_/ZN (OR2_X1)
   0.01    0.65 v _29302_/ZN (AOI21_X2)
   0.06    0.71 v _29312_/ZN (OR2_X1)
   0.03    0.74 ^ _29404_/ZN (AOI21_X4)
   0.02    0.76 v _29406_/ZN (OAI21_X4)
   0.03    0.79 ^ _29407_/ZN (AOI21_X4)
   0.02    0.81 v _29409_/ZN (OAI21_X2)
   0.04    0.85 ^ _29410_/ZN (AOI21_X4)
   0.02    0.87 v _29411_/ZN (OAI21_X4)
   0.03    0.90 ^ _29413_/ZN (AOI21_X4)
   0.02    0.92 v _29414_/ZN (OAI21_X4)
   0.04    0.96 ^ _29415_/ZN (AOI21_X4)
   0.02    0.98 v _29416_/ZN (OAI21_X4)
   0.04    1.02 ^ _29417_/ZN (AOI21_X4)
   0.02    1.04 v _29418_/ZN (OAI21_X4)
   0.04    1.08 ^ _29419_/ZN (AOI21_X4)
   0.02    1.10 v _29491_/ZN (OAI21_X4)
   0.04    1.13 ^ _29706_/ZN (AOI21_X4)
   0.02    1.15 v _29707_/ZN (OAI21_X4)
   0.04    1.19 ^ _29708_/ZN (AOI21_X2)
   0.03    1.22 v _29788_/ZN (OAI21_X2)
   0.04    1.26 ^ _29861_/ZN (AOI21_X4)
   0.15    1.40 ^ _29935_/Z (XOR2_X1)
   0.00    1.40 ^ data_addr_o[20] (out)
           1.40   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.40   data arrival time
---------------------------------------------------------
          -0.60   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[21] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.04    0.45 ^ _28354_/ZN (AND3_X2)
   0.02    0.47 v _28355_/ZN (OAI21_X2)
   0.08    0.55 ^ _28392_/ZN (AOI211_X1)
   0.02    0.58 v _28395_/ZN (OAI21_X2)
   0.03    0.61 ^ _28402_/ZN (NAND2_X2)
   0.03    0.64 ^ _29300_/ZN (OR2_X1)
   0.01    0.65 v _29302_/ZN (AOI21_X2)
   0.06    0.71 v _29312_/ZN (OR2_X1)
   0.03    0.74 ^ _29404_/ZN (AOI21_X4)
   0.02    0.76 v _29406_/ZN (OAI21_X4)
   0.03    0.79 ^ _29407_/ZN (AOI21_X4)
   0.02    0.81 v _29409_/ZN (OAI21_X2)
   0.04    0.85 ^ _29410_/ZN (AOI21_X4)
   0.02    0.87 v _29411_/ZN (OAI21_X4)
   0.03    0.90 ^ _29413_/ZN (AOI21_X4)
   0.02    0.92 v _29414_/ZN (OAI21_X4)
   0.04    0.96 ^ _29415_/ZN (AOI21_X4)
   0.02    0.98 v _29416_/ZN (OAI21_X4)
   0.04    1.02 ^ _29417_/ZN (AOI21_X4)
   0.02    1.04 v _29418_/ZN (OAI21_X4)
   0.04    1.08 ^ _29419_/ZN (AOI21_X4)
   0.02    1.10 v _29491_/ZN (OAI21_X4)
   0.04    1.13 ^ _29706_/ZN (AOI21_X4)
   0.02    1.15 v _29707_/ZN (OAI21_X4)
   0.04    1.19 ^ _29708_/ZN (AOI21_X2)
   0.03    1.22 v _29788_/ZN (OAI21_X2)
   0.04    1.26 ^ _29861_/ZN (AOI21_X4)
   0.02    1.28 v _29937_/ZN (OAI21_X4)
   0.07    1.35 ^ _30013_/ZN (XNOR2_X1)
   0.04    1.39 v _30014_/ZN (INV_X1)
   0.00    1.39 v data_addr_o[21] (out)
           1.39   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.39   data arrival time
---------------------------------------------------------
          -0.59   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[13] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.02    0.72 v _29404_/ZN (AOI21_X4)
   0.03    0.75 ^ _29406_/ZN (OAI21_X4)
   0.02    0.77 v _29407_/ZN (AOI21_X4)
   0.04    0.81 ^ _29409_/ZN (OAI21_X2)
   0.02    0.83 v _29410_/ZN (AOI21_X4)
   0.04    0.87 ^ _29411_/ZN (OAI21_X4)
   0.02    0.89 v _29413_/ZN (AOI21_X4)
   0.04    0.92 ^ _29414_/ZN (OAI21_X4)
   0.02    0.94 v _29415_/ZN (AOI21_X4)
   0.04    0.98 ^ _29416_/ZN (OAI21_X4)
   0.02    1.00 v _29417_/ZN (AOI21_X4)
   0.04    1.04 ^ _29418_/ZN (OAI21_X4)
   0.15    1.19 ^ _30764_/Z (XOR2_X1)
   0.05    1.23 v _32333_/ZN (AOI221_X1)
   0.04    1.27 ^ _32334_/ZN (NOR2_X1)
   0.02    1.29 v _32335_/ZN (AOI21_X1)
   0.08    1.37 ^ _32336_/ZN (OAI21_X1)
   0.00    1.37 ^ instr_addr_o[13] (out)
           1.37   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.37   data arrival time
---------------------------------------------------------
          -0.57   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[19] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.02    0.72 v _29404_/ZN (AOI21_X4)
   0.03    0.75 ^ _29406_/ZN (OAI21_X4)
   0.02    0.77 v _29407_/ZN (AOI21_X4)
   0.04    0.81 ^ _29409_/ZN (OAI21_X2)
   0.02    0.83 v _29410_/ZN (AOI21_X4)
   0.04    0.87 ^ _29411_/ZN (OAI21_X4)
   0.02    0.89 v _29413_/ZN (AOI21_X4)
   0.04    0.92 ^ _29414_/ZN (OAI21_X4)
   0.02    0.94 v _29415_/ZN (AOI21_X4)
   0.04    0.98 ^ _29416_/ZN (OAI21_X4)
   0.02    1.00 v _29417_/ZN (AOI21_X4)
   0.04    1.04 ^ _29418_/ZN (OAI21_X4)
   0.02    1.05 v _29419_/ZN (AOI21_X4)
   0.04    1.09 ^ _29491_/ZN (OAI21_X4)
   0.02    1.11 v _29706_/ZN (AOI21_X4)
   0.03    1.14 ^ _29707_/ZN (OAI21_X4)
   0.02    1.16 v _29708_/ZN (AOI21_X2)
   0.05    1.21 ^ _29788_/ZN (OAI21_X2)
   0.15    1.37 ^ _29859_/Z (XOR2_X1)
   0.00    1.37 ^ data_addr_o[19] (out)
           1.37   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.37   data arrival time
---------------------------------------------------------
          -0.57   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[16] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.04    0.45 ^ _28354_/ZN (AND3_X2)
   0.02    0.47 v _28355_/ZN (OAI21_X2)
   0.08    0.55 ^ _28392_/ZN (AOI211_X1)
   0.02    0.58 v _28395_/ZN (OAI21_X2)
   0.03    0.61 ^ _28402_/ZN (NAND2_X2)
   0.03    0.64 ^ _29300_/ZN (OR2_X1)
   0.01    0.65 v _29302_/ZN (AOI21_X2)
   0.06    0.71 v _29312_/ZN (OR2_X1)
   0.03    0.74 ^ _29404_/ZN (AOI21_X4)
   0.02    0.76 v _29406_/ZN (OAI21_X4)
   0.03    0.79 ^ _29407_/ZN (AOI21_X4)
   0.02    0.81 v _29409_/ZN (OAI21_X2)
   0.04    0.85 ^ _29410_/ZN (AOI21_X4)
   0.02    0.87 v _29411_/ZN (OAI21_X4)
   0.03    0.90 ^ _29413_/ZN (AOI21_X4)
   0.02    0.92 v _29414_/ZN (OAI21_X4)
   0.04    0.96 ^ _29415_/ZN (AOI21_X4)
   0.02    0.98 v _29416_/ZN (OAI21_X4)
   0.04    1.02 ^ _29417_/ZN (AOI21_X4)
   0.02    1.04 v _29418_/ZN (OAI21_X4)
   0.04    1.08 ^ _29419_/ZN (AOI21_X4)
   0.02    1.10 v _29491_/ZN (OAI21_X4)
   0.04    1.13 ^ _29706_/ZN (AOI21_X4)
   0.06    1.20 ^ _30796_/ZN (XNOR2_X1)
   0.03    1.23 v _32360_/ZN (OAI211_X1)
   0.03    1.26 ^ _32361_/ZN (NAND2_X1)
   0.03    1.28 v _32363_/ZN (OAI21_X1)
   0.08    1.36 v _32364_/Z (MUX2_X1)
   0.00    1.36 v instr_addr_o[16] (out)
           1.36   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.36   data arrival time
---------------------------------------------------------
          -0.56   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[11] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.02    0.72 v _29404_/ZN (AOI21_X4)
   0.03    0.75 ^ _29406_/ZN (OAI21_X4)
   0.02    0.77 v _29407_/ZN (AOI21_X4)
   0.04    0.81 ^ _29409_/ZN (OAI21_X2)
   0.02    0.83 v _29410_/ZN (AOI21_X4)
   0.04    0.87 ^ _29411_/ZN (OAI21_X4)
   0.02    0.89 v _29413_/ZN (AOI21_X4)
   0.04    0.92 ^ _29414_/ZN (OAI21_X4)
   0.02    0.94 v _29415_/ZN (AOI21_X4)
   0.04    0.98 ^ _29416_/ZN (OAI21_X4)
   0.14    1.12 ^ _30766_/Z (XOR2_X1)
   0.05    1.17 v _32314_/ZN (AOI221_X1)
   0.04    1.20 ^ _32315_/ZN (NOR2_X1)
   0.02    1.23 v _32317_/ZN (AOI21_X1)
   0.08    1.30 ^ _32318_/ZN (OAI21_X1)
   0.00    1.30 ^ instr_addr_o[11] (out)
           1.30   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.30   data arrival time
---------------------------------------------------------
          -0.50   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[14] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.04    0.45 ^ _28354_/ZN (AND3_X2)
   0.02    0.47 v _28355_/ZN (OAI21_X2)
   0.08    0.55 ^ _28392_/ZN (AOI211_X1)
   0.02    0.58 v _28395_/ZN (OAI21_X2)
   0.03    0.61 ^ _28402_/ZN (NAND2_X2)
   0.03    0.64 ^ _29300_/ZN (OR2_X1)
   0.01    0.65 v _29302_/ZN (AOI21_X2)
   0.06    0.71 v _29312_/ZN (OR2_X1)
   0.03    0.74 ^ _29404_/ZN (AOI21_X4)
   0.02    0.76 v _29406_/ZN (OAI21_X4)
   0.03    0.79 ^ _29407_/ZN (AOI21_X4)
   0.02    0.81 v _29409_/ZN (OAI21_X2)
   0.04    0.85 ^ _29410_/ZN (AOI21_X4)
   0.02    0.87 v _29411_/ZN (OAI21_X4)
   0.03    0.90 ^ _29413_/ZN (AOI21_X4)
   0.02    0.92 v _29414_/ZN (OAI21_X4)
   0.04    0.96 ^ _29415_/ZN (AOI21_X4)
   0.02    0.98 v _29416_/ZN (OAI21_X4)
   0.04    1.02 ^ _29417_/ZN (AOI21_X4)
   0.02    1.04 v _29418_/ZN (OAI21_X4)
   0.04    1.08 ^ _29419_/ZN (AOI21_X4)
   0.06    1.14 ^ _29488_/ZN (XNOR2_X1)
   0.03    1.17 v _32341_/ZN (OAI211_X1)
   0.03    1.19 ^ _32342_/ZN (NAND2_X1)
   0.03    1.22 v _32344_/ZN (OAI21_X1)
   0.08    1.30 v _32345_/Z (MUX2_X1)
   0.00    1.30 v instr_addr_o[14] (out)
           1.30   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.30   data arrival time
---------------------------------------------------------
          -0.50   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[18] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.04    0.45 ^ _28354_/ZN (AND3_X2)
   0.02    0.47 v _28355_/ZN (OAI21_X2)
   0.08    0.55 ^ _28392_/ZN (AOI211_X1)
   0.02    0.58 v _28395_/ZN (OAI21_X2)
   0.03    0.61 ^ _28402_/ZN (NAND2_X2)
   0.03    0.64 ^ _29300_/ZN (OR2_X1)
   0.01    0.65 v _29302_/ZN (AOI21_X2)
   0.06    0.71 v _29312_/ZN (OR2_X1)
   0.03    0.74 ^ _29404_/ZN (AOI21_X4)
   0.02    0.76 v _29406_/ZN (OAI21_X4)
   0.03    0.79 ^ _29407_/ZN (AOI21_X4)
   0.02    0.81 v _29409_/ZN (OAI21_X2)
   0.04    0.85 ^ _29410_/ZN (AOI21_X4)
   0.02    0.87 v _29411_/ZN (OAI21_X4)
   0.03    0.90 ^ _29413_/ZN (AOI21_X4)
   0.02    0.92 v _29414_/ZN (OAI21_X4)
   0.04    0.96 ^ _29415_/ZN (AOI21_X4)
   0.02    0.98 v _29416_/ZN (OAI21_X4)
   0.04    1.02 ^ _29417_/ZN (AOI21_X4)
   0.02    1.04 v _29418_/ZN (OAI21_X4)
   0.04    1.08 ^ _29419_/ZN (AOI21_X4)
   0.02    1.10 v _29491_/ZN (OAI21_X4)
   0.04    1.13 ^ _29706_/ZN (AOI21_X4)
   0.02    1.15 v _29707_/ZN (OAI21_X4)
   0.04    1.19 ^ _29708_/ZN (AOI21_X2)
   0.06    1.26 ^ _29785_/ZN (XNOR2_X1)
   0.04    1.29 v _29786_/ZN (INV_X1)
   0.00    1.29 v data_addr_o[18] (out)
           1.29   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.29   data arrival time
---------------------------------------------------------
          -0.49   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[17] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.02    0.72 v _29404_/ZN (AOI21_X4)
   0.03    0.75 ^ _29406_/ZN (OAI21_X4)
   0.02    0.77 v _29407_/ZN (AOI21_X4)
   0.04    0.81 ^ _29409_/ZN (OAI21_X2)
   0.02    0.83 v _29410_/ZN (AOI21_X4)
   0.04    0.87 ^ _29411_/ZN (OAI21_X4)
   0.02    0.89 v _29413_/ZN (AOI21_X4)
   0.04    0.92 ^ _29414_/ZN (OAI21_X4)
   0.02    0.94 v _29415_/ZN (AOI21_X4)
   0.04    0.98 ^ _29416_/ZN (OAI21_X4)
   0.02    1.00 v _29417_/ZN (AOI21_X4)
   0.04    1.04 ^ _29418_/ZN (OAI21_X4)
   0.02    1.05 v _29419_/ZN (AOI21_X4)
   0.04    1.09 ^ _29491_/ZN (OAI21_X4)
   0.02    1.11 v _29706_/ZN (AOI21_X4)
   0.03    1.14 ^ _29707_/ZN (OAI21_X4)
   0.14    1.28 ^ _30762_/Z (XOR2_X1)
   0.00    1.28 ^ data_addr_o[17] (out)
           1.28   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.28   data arrival time
---------------------------------------------------------
          -0.48   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[9] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.02    0.72 v _29404_/ZN (AOI21_X4)
   0.03    0.75 ^ _29406_/ZN (OAI21_X4)
   0.02    0.77 v _29407_/ZN (AOI21_X4)
   0.04    0.81 ^ _29409_/ZN (OAI21_X2)
   0.02    0.83 v _29410_/ZN (AOI21_X4)
   0.04    0.87 ^ _29411_/ZN (OAI21_X4)
   0.02    0.89 v _29413_/ZN (AOI21_X4)
   0.04    0.92 ^ _29414_/ZN (OAI21_X4)
   0.14    1.06 ^ _30778_/Z (XOR2_X1)
   0.05    1.11 v _32295_/ZN (AOI221_X1)
   0.04    1.15 ^ _32296_/ZN (NOR2_X1)
   0.02    1.17 v _32297_/ZN (AOI21_X1)
   0.09    1.26 ^ _32298_/ZN (OAI21_X1)
   0.00    1.26 ^ instr_addr_o[9] (out)
           1.26   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.26   data arrival time
---------------------------------------------------------
          -0.46   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[12] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.04    0.45 ^ _28354_/ZN (AND3_X2)
   0.02    0.47 v _28355_/ZN (OAI21_X2)
   0.08    0.55 ^ _28392_/ZN (AOI211_X1)
   0.02    0.58 v _28395_/ZN (OAI21_X2)
   0.03    0.61 ^ _28402_/ZN (NAND2_X2)
   0.03    0.64 ^ _29300_/ZN (OR2_X1)
   0.01    0.65 v _29302_/ZN (AOI21_X2)
   0.06    0.71 v _29312_/ZN (OR2_X1)
   0.03    0.74 ^ _29404_/ZN (AOI21_X4)
   0.02    0.76 v _29406_/ZN (OAI21_X4)
   0.03    0.79 ^ _29407_/ZN (AOI21_X4)
   0.02    0.81 v _29409_/ZN (OAI21_X2)
   0.04    0.85 ^ _29410_/ZN (AOI21_X4)
   0.02    0.87 v _29411_/ZN (OAI21_X4)
   0.03    0.90 ^ _29413_/ZN (AOI21_X4)
   0.02    0.92 v _29414_/ZN (OAI21_X4)
   0.04    0.96 ^ _29415_/ZN (AOI21_X4)
   0.02    0.98 v _29416_/ZN (OAI21_X4)
   0.04    1.02 ^ _29417_/ZN (AOI21_X4)
   0.06    1.08 ^ _30765_/ZN (XNOR2_X1)
   0.03    1.11 v _32323_/ZN (OAI211_X1)
   0.03    1.14 ^ _32324_/ZN (NAND2_X1)
   0.03    1.17 v _32326_/ZN (OAI21_X1)
   0.08    1.25 v _32327_/Z (MUX2_X1)
   0.00    1.25 v instr_addr_o[12] (out)
           1.25   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.25   data arrival time
---------------------------------------------------------
          -0.45   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[15] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.02    0.72 v _29404_/ZN (AOI21_X4)
   0.03    0.75 ^ _29406_/ZN (OAI21_X4)
   0.02    0.77 v _29407_/ZN (AOI21_X4)
   0.04    0.81 ^ _29409_/ZN (OAI21_X2)
   0.02    0.83 v _29410_/ZN (AOI21_X4)
   0.04    0.87 ^ _29411_/ZN (OAI21_X4)
   0.02    0.89 v _29413_/ZN (AOI21_X4)
   0.04    0.92 ^ _29414_/ZN (OAI21_X4)
   0.02    0.94 v _29415_/ZN (AOI21_X4)
   0.04    0.98 ^ _29416_/ZN (OAI21_X4)
   0.02    1.00 v _29417_/ZN (AOI21_X4)
   0.04    1.04 ^ _29418_/ZN (OAI21_X4)
   0.02    1.05 v _29419_/ZN (AOI21_X4)
   0.04    1.09 ^ _29491_/ZN (OAI21_X4)
   0.15    1.24 ^ _29558_/Z (XOR2_X1)
   0.00    1.24 ^ data_addr_o[15] (out)
           1.24   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.24   data arrival time
---------------------------------------------------------
          -0.44   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[16] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.04    0.45 ^ _28354_/ZN (AND3_X2)
   0.02    0.47 v _28355_/ZN (OAI21_X2)
   0.08    0.55 ^ _28392_/ZN (AOI211_X1)
   0.02    0.58 v _28395_/ZN (OAI21_X2)
   0.03    0.61 ^ _28402_/ZN (NAND2_X2)
   0.03    0.64 ^ _29300_/ZN (OR2_X1)
   0.01    0.65 v _29302_/ZN (AOI21_X2)
   0.06    0.71 v _29312_/ZN (OR2_X1)
   0.03    0.74 ^ _29404_/ZN (AOI21_X4)
   0.02    0.76 v _29406_/ZN (OAI21_X4)
   0.03    0.79 ^ _29407_/ZN (AOI21_X4)
   0.02    0.81 v _29409_/ZN (OAI21_X2)
   0.04    0.85 ^ _29410_/ZN (AOI21_X4)
   0.02    0.87 v _29411_/ZN (OAI21_X4)
   0.03    0.90 ^ _29413_/ZN (AOI21_X4)
   0.02    0.92 v _29414_/ZN (OAI21_X4)
   0.04    0.96 ^ _29415_/ZN (AOI21_X4)
   0.02    0.98 v _29416_/ZN (OAI21_X4)
   0.04    1.02 ^ _29417_/ZN (AOI21_X4)
   0.02    1.04 v _29418_/ZN (OAI21_X4)
   0.04    1.08 ^ _29419_/ZN (AOI21_X4)
   0.02    1.10 v _29491_/ZN (OAI21_X4)
   0.04    1.13 ^ _29706_/ZN (AOI21_X4)
   0.06    1.20 ^ _30796_/ZN (XNOR2_X1)
   0.04    1.24 v _31031_/ZN (INV_X1)
   0.00    1.24 v data_addr_o[16] (out)
           1.24   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.24   data arrival time
---------------------------------------------------------
          -0.44   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[10] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.04    0.45 ^ _28354_/ZN (AND3_X2)
   0.02    0.47 v _28355_/ZN (OAI21_X2)
   0.08    0.55 ^ _28392_/ZN (AOI211_X1)
   0.02    0.58 v _28395_/ZN (OAI21_X2)
   0.03    0.61 ^ _28402_/ZN (NAND2_X2)
   0.03    0.64 ^ _29300_/ZN (OR2_X1)
   0.01    0.65 v _29302_/ZN (AOI21_X2)
   0.06    0.71 v _29312_/ZN (OR2_X1)
   0.03    0.74 ^ _29404_/ZN (AOI21_X4)
   0.02    0.76 v _29406_/ZN (OAI21_X4)
   0.03    0.79 ^ _29407_/ZN (AOI21_X4)
   0.02    0.81 v _29409_/ZN (OAI21_X2)
   0.04    0.85 ^ _29410_/ZN (AOI21_X4)
   0.02    0.87 v _29411_/ZN (OAI21_X4)
   0.03    0.90 ^ _29413_/ZN (AOI21_X4)
   0.02    0.92 v _29414_/ZN (OAI21_X4)
   0.04    0.96 ^ _29415_/ZN (AOI21_X4)
   0.07    1.03 ^ _30768_/ZN (XNOR2_X1)
   0.03    1.06 v _32302_/ZN (OAI211_X1)
   0.03    1.09 ^ _32303_/ZN (NAND2_X1)
   0.03    1.11 v _32305_/ZN (OAI21_X1)
   0.08    1.19 v _32306_/Z (MUX2_X1)
   0.00    1.19 v instr_addr_o[10] (out)
           1.19   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.19   data arrival time
---------------------------------------------------------
          -0.39   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[13] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.02    0.72 v _29404_/ZN (AOI21_X4)
   0.03    0.75 ^ _29406_/ZN (OAI21_X4)
   0.02    0.77 v _29407_/ZN (AOI21_X4)
   0.04    0.81 ^ _29409_/ZN (OAI21_X2)
   0.02    0.83 v _29410_/ZN (AOI21_X4)
   0.04    0.87 ^ _29411_/ZN (OAI21_X4)
   0.02    0.89 v _29413_/ZN (AOI21_X4)
   0.04    0.92 ^ _29414_/ZN (OAI21_X4)
   0.02    0.94 v _29415_/ZN (AOI21_X4)
   0.04    0.98 ^ _29416_/ZN (OAI21_X4)
   0.02    1.00 v _29417_/ZN (AOI21_X4)
   0.04    1.04 ^ _29418_/ZN (OAI21_X4)
   0.15    1.19 ^ _30764_/Z (XOR2_X1)
   0.00    1.19 ^ data_addr_o[13] (out)
           1.19   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.19   data arrival time
---------------------------------------------------------
          -0.39   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[7] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.02    0.72 v _29404_/ZN (AOI21_X4)
   0.03    0.75 ^ _29406_/ZN (OAI21_X4)
   0.02    0.77 v _29407_/ZN (AOI21_X4)
   0.04    0.81 ^ _29409_/ZN (OAI21_X2)
   0.02    0.83 v _29410_/ZN (AOI21_X4)
   0.04    0.87 ^ _29411_/ZN (OAI21_X4)
   0.15    1.01 ^ _30769_/Z (XOR2_X1)
   0.03    1.04 v _32277_/ZN (AOI21_X1)
   0.04    1.08 ^ _32278_/ZN (NOR2_X1)
   0.02    1.10 v _32279_/ZN (AOI21_X1)
   0.09    1.19 ^ _32280_/ZN (OAI21_X1)
   0.00    1.19 ^ instr_addr_o[7] (out)
           1.19   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.19   data arrival time
---------------------------------------------------------
          -0.39   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[14] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.04    0.45 ^ _28354_/ZN (AND3_X2)
   0.02    0.47 v _28355_/ZN (OAI21_X2)
   0.08    0.55 ^ _28392_/ZN (AOI211_X1)
   0.02    0.58 v _28395_/ZN (OAI21_X2)
   0.03    0.61 ^ _28402_/ZN (NAND2_X2)
   0.03    0.64 ^ _29300_/ZN (OR2_X1)
   0.01    0.65 v _29302_/ZN (AOI21_X2)
   0.06    0.71 v _29312_/ZN (OR2_X1)
   0.03    0.74 ^ _29404_/ZN (AOI21_X4)
   0.02    0.76 v _29406_/ZN (OAI21_X4)
   0.03    0.79 ^ _29407_/ZN (AOI21_X4)
   0.02    0.81 v _29409_/ZN (OAI21_X2)
   0.04    0.85 ^ _29410_/ZN (AOI21_X4)
   0.02    0.87 v _29411_/ZN (OAI21_X4)
   0.03    0.90 ^ _29413_/ZN (AOI21_X4)
   0.02    0.92 v _29414_/ZN (OAI21_X4)
   0.04    0.96 ^ _29415_/ZN (AOI21_X4)
   0.02    0.98 v _29416_/ZN (OAI21_X4)
   0.04    1.02 ^ _29417_/ZN (AOI21_X4)
   0.02    1.04 v _29418_/ZN (OAI21_X4)
   0.04    1.08 ^ _29419_/ZN (AOI21_X4)
   0.06    1.14 ^ _29488_/ZN (XNOR2_X1)
   0.04    1.18 v _29489_/ZN (INV_X1)
   0.00    1.18 v data_addr_o[14] (out)
           1.18   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.18   data arrival time
---------------------------------------------------------
          -0.38   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[6] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.02    0.72 v _29404_/ZN (AOI21_X4)
   0.03    0.75 ^ _29406_/ZN (OAI21_X4)
   0.02    0.77 v _29407_/ZN (AOI21_X4)
   0.04    0.81 ^ _29409_/ZN (OAI21_X2)
   0.02    0.83 v _29410_/ZN (AOI21_X4)
   0.14    0.97 ^ _30782_/ZN (XNOR2_X1)
   0.04    1.00 v _32263_/ZN (AOI221_X1)
   0.06    1.07 v _32264_/ZN (OR2_X1)
   0.03    1.09 ^ _32266_/ZN (OAI21_X1)
   0.07    1.16 ^ _32267_/Z (MUX2_X1)
   0.00    1.16 ^ instr_addr_o[6] (out)
           1.16   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.16   data arrival time
---------------------------------------------------------
          -0.36   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[8] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.04    0.45 ^ _28354_/ZN (AND3_X2)
   0.02    0.47 v _28355_/ZN (OAI21_X2)
   0.08    0.55 ^ _28392_/ZN (AOI211_X1)
   0.02    0.58 v _28395_/ZN (OAI21_X2)
   0.03    0.61 ^ _28402_/ZN (NAND2_X2)
   0.03    0.64 ^ _29300_/ZN (OR2_X1)
   0.01    0.65 v _29302_/ZN (AOI21_X2)
   0.06    0.71 v _29312_/ZN (OR2_X1)
   0.03    0.74 ^ _29404_/ZN (AOI21_X4)
   0.02    0.76 v _29406_/ZN (OAI21_X4)
   0.03    0.79 ^ _29407_/ZN (AOI21_X4)
   0.02    0.81 v _29409_/ZN (OAI21_X2)
   0.04    0.85 ^ _29410_/ZN (AOI21_X4)
   0.02    0.87 v _29411_/ZN (OAI21_X4)
   0.03    0.90 ^ _29413_/ZN (AOI21_X4)
   0.06    0.96 ^ _30780_/ZN (XNOR2_X1)
   0.03    1.00 v _32286_/ZN (OAI211_X1)
   0.03    1.02 ^ _32287_/ZN (NAND2_X1)
   0.03    1.05 v _32289_/ZN (OAI21_X1)
   0.08    1.13 v _32290_/Z (MUX2_X1)
   0.00    1.13 v instr_addr_o[8] (out)
           1.13   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.13   data arrival time
---------------------------------------------------------
          -0.33   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[11] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.02    0.72 v _29404_/ZN (AOI21_X4)
   0.03    0.75 ^ _29406_/ZN (OAI21_X4)
   0.02    0.77 v _29407_/ZN (AOI21_X4)
   0.04    0.81 ^ _29409_/ZN (OAI21_X2)
   0.02    0.83 v _29410_/ZN (AOI21_X4)
   0.04    0.87 ^ _29411_/ZN (OAI21_X4)
   0.02    0.89 v _29413_/ZN (AOI21_X4)
   0.04    0.92 ^ _29414_/ZN (OAI21_X4)
   0.02    0.94 v _29415_/ZN (AOI21_X4)
   0.04    0.98 ^ _29416_/ZN (OAI21_X4)
   0.14    1.12 ^ _30766_/Z (XOR2_X1)
   0.00    1.12 ^ data_addr_o[11] (out)
           1.12   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.12   data arrival time
---------------------------------------------------------
          -0.32   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[12] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.04    0.45 ^ _28354_/ZN (AND3_X2)
   0.02    0.47 v _28355_/ZN (OAI21_X2)
   0.08    0.55 ^ _28392_/ZN (AOI211_X1)
   0.02    0.58 v _28395_/ZN (OAI21_X2)
   0.03    0.61 ^ _28402_/ZN (NAND2_X2)
   0.03    0.64 ^ _29300_/ZN (OR2_X1)
   0.01    0.65 v _29302_/ZN (AOI21_X2)
   0.06    0.71 v _29312_/ZN (OR2_X1)
   0.03    0.74 ^ _29404_/ZN (AOI21_X4)
   0.02    0.76 v _29406_/ZN (OAI21_X4)
   0.03    0.79 ^ _29407_/ZN (AOI21_X4)
   0.02    0.81 v _29409_/ZN (OAI21_X2)
   0.04    0.85 ^ _29410_/ZN (AOI21_X4)
   0.02    0.87 v _29411_/ZN (OAI21_X4)
   0.03    0.90 ^ _29413_/ZN (AOI21_X4)
   0.02    0.92 v _29414_/ZN (OAI21_X4)
   0.04    0.96 ^ _29415_/ZN (AOI21_X4)
   0.02    0.98 v _29416_/ZN (OAI21_X4)
   0.04    1.02 ^ _29417_/ZN (AOI21_X4)
   0.06    1.08 ^ _30765_/ZN (XNOR2_X1)
   0.04    1.12 v _31030_/ZN (INV_X1)
   0.00    1.12 v data_addr_o[12] (out)
           1.12   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.12   data arrival time
---------------------------------------------------------
          -0.32   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[5] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.02    0.72 v _29404_/ZN (AOI21_X4)
   0.03    0.75 ^ _29406_/ZN (OAI21_X4)
   0.02    0.77 v _29407_/ZN (AOI21_X4)
   0.04    0.81 ^ _29409_/ZN (OAI21_X2)
   0.15    0.96 ^ _30770_/Z (XOR2_X1)
   0.02    0.98 v _32246_/ZN (NAND2_X1)
   0.02    1.00 ^ _32252_/ZN (NAND2_X1)
   0.02    1.02 v _32253_/ZN (NAND2_X1)
   0.03    1.05 ^ _32255_/ZN (OAI21_X1)
   0.07    1.11 ^ _32257_/Z (MUX2_X1)
   0.00    1.11 ^ instr_addr_o[5] (out)
           1.11   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.11   data arrival time
---------------------------------------------------------
          -0.31   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[9] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.02    0.72 v _29404_/ZN (AOI21_X4)
   0.03    0.75 ^ _29406_/ZN (OAI21_X4)
   0.02    0.77 v _29407_/ZN (AOI21_X4)
   0.04    0.81 ^ _29409_/ZN (OAI21_X2)
   0.02    0.83 v _29410_/ZN (AOI21_X4)
   0.04    0.87 ^ _29411_/ZN (OAI21_X4)
   0.02    0.89 v _29413_/ZN (AOI21_X4)
   0.04    0.92 ^ _29414_/ZN (OAI21_X4)
   0.14    1.06 ^ _30778_/Z (XOR2_X1)
   0.00    1.06 ^ data_addr_o[9] (out)
           1.06   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.06   data arrival time
---------------------------------------------------------
          -0.26   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_be_o[1] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.01    0.71 v _30785_/ZN (INV_X1)
   0.01    0.73 ^ _30786_/ZN (NAND2_X1)
   0.07    0.80 ^ _30787_/Z (XOR2_X1)
   0.07    0.86 ^ _31100_/Z (BUF_X1)
   0.06    0.92 ^ _31105_/ZN (AND2_X1)
   0.06    0.98 ^ _31106_/Z (BUF_X1)
   0.01    0.99 v _31107_/ZN (INV_X1)
   0.07    1.06 ^ _31108_/ZN (OAI21_X1)
   0.00    1.06 ^ data_be_o[1] (out)
           1.06   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.06   data arrival time
---------------------------------------------------------
          -0.26   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[10] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.04    0.45 ^ _28354_/ZN (AND3_X2)
   0.02    0.47 v _28355_/ZN (OAI21_X2)
   0.08    0.55 ^ _28392_/ZN (AOI211_X1)
   0.02    0.58 v _28395_/ZN (OAI21_X2)
   0.03    0.61 ^ _28402_/ZN (NAND2_X2)
   0.03    0.64 ^ _29300_/ZN (OR2_X1)
   0.01    0.65 v _29302_/ZN (AOI21_X2)
   0.06    0.71 v _29312_/ZN (OR2_X1)
   0.03    0.74 ^ _29404_/ZN (AOI21_X4)
   0.02    0.76 v _29406_/ZN (OAI21_X4)
   0.03    0.79 ^ _29407_/ZN (AOI21_X4)
   0.02    0.81 v _29409_/ZN (OAI21_X2)
   0.04    0.85 ^ _29410_/ZN (AOI21_X4)
   0.02    0.87 v _29411_/ZN (OAI21_X4)
   0.03    0.90 ^ _29413_/ZN (AOI21_X4)
   0.02    0.92 v _29414_/ZN (OAI21_X4)
   0.04    0.96 ^ _29415_/ZN (AOI21_X4)
   0.07    1.03 ^ _30768_/ZN (XNOR2_X1)
   0.04    1.06 v _31029_/ZN (INV_X1)
   0.00    1.06 v data_addr_o[10] (out)
           1.06   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.06   data arrival time
---------------------------------------------------------
          -0.26   slack (VIOLATED)


Startpoint: _56382_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[4] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56382_/CK (DFF_X1)
   0.09    0.09 v _56382_/Q (DFF_X1)
   0.05    0.15 v _28026_/ZN (OR2_X4)
   0.14    0.28 ^ _28409_/ZN (NOR4_X2)
   0.02    0.31 v _28410_/ZN (NOR4_X1)
   0.04    0.35 ^ _28411_/ZN (NAND4_X1)
   0.02    0.37 v _28416_/ZN (NAND3_X1)
   0.05    0.42 ^ _28417_/ZN (OAI21_X1)
   0.02    0.44 v _28418_/ZN (NOR2_X1)
   0.05    0.49 v _28419_/Z (BUF_X1)
   0.02    0.51 ^ _29075_/ZN (NAND2_X1)
   0.01    0.52 v _29080_/ZN (NAND2_X1)
   0.14    0.66 ^ _29081_/ZN (AOI221_X1)
   0.04    0.70 v _29082_/ZN (OAI21_X1)
   0.07    0.77 v _30783_/Z (XOR2_X1)
   0.13    0.90 ^ _30784_/ZN (XNOR2_X1)
   0.02    0.92 v _32236_/ZN (NAND2_X1)
   0.02    0.94 ^ _32241_/ZN (NAND2_X1)
   0.02    0.96 v _32242_/ZN (NAND2_X1)
   0.03    0.99 ^ _32244_/ZN (OAI21_X1)
   0.07    1.06 ^ _32245_/Z (MUX2_X1)
   0.00    1.06 ^ instr_addr_o[4] (out)
           1.06   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.06   data arrival time
---------------------------------------------------------
          -0.26   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[23] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.01    0.71 v _30785_/ZN (INV_X1)
   0.01    0.73 ^ _30786_/ZN (NAND2_X1)
   0.07    0.80 ^ _30787_/Z (XOR2_X1)
   0.07    0.86 ^ _31100_/Z (BUF_X1)
   0.06    0.92 ^ _31105_/ZN (AND2_X1)
   0.06    0.98 ^ _31106_/Z (BUF_X1)
   0.02    1.00 v _31197_/ZN (AOI22_X1)
   0.04    1.04 ^ _31199_/ZN (NAND2_X1)
   0.00    1.04 ^ data_wdata_o[23] (out)
           1.04   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.04   data arrival time
---------------------------------------------------------
          -0.24   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[24] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.01    0.71 v _30785_/ZN (INV_X1)
   0.01    0.73 ^ _30786_/ZN (NAND2_X1)
   0.07    0.80 ^ _30787_/Z (XOR2_X1)
   0.07    0.86 ^ _31100_/Z (BUF_X1)
   0.06    0.92 ^ _31105_/ZN (AND2_X1)
   0.06    0.98 ^ _31106_/Z (BUF_X1)
   0.02    1.00 v _31200_/ZN (AOI22_X1)
   0.04    1.04 ^ _31202_/ZN (NAND2_X1)
   0.00    1.04 ^ data_wdata_o[24] (out)
           1.04   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.04   data arrival time
---------------------------------------------------------
          -0.24   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[25] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.01    0.71 v _30785_/ZN (INV_X1)
   0.01    0.73 ^ _30786_/ZN (NAND2_X1)
   0.07    0.80 ^ _30787_/Z (XOR2_X1)
   0.07    0.86 ^ _31100_/Z (BUF_X1)
   0.06    0.92 ^ _31105_/ZN (AND2_X1)
   0.06    0.98 ^ _31106_/Z (BUF_X1)
   0.02    1.00 v _31203_/ZN (AOI22_X1)
   0.04    1.04 ^ _31205_/ZN (NAND2_X1)
   0.00    1.04 ^ data_wdata_o[25] (out)
           1.04   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.04   data arrival time
---------------------------------------------------------
          -0.24   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[26] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.01    0.71 v _30785_/ZN (INV_X1)
   0.01    0.73 ^ _30786_/ZN (NAND2_X1)
   0.07    0.80 ^ _30787_/Z (XOR2_X1)
   0.07    0.86 ^ _31100_/Z (BUF_X1)
   0.06    0.92 ^ _31105_/ZN (AND2_X1)
   0.06    0.98 ^ _31106_/Z (BUF_X1)
   0.02    1.00 v _31206_/ZN (AOI22_X1)
   0.04    1.04 ^ _31208_/ZN (NAND2_X1)
   0.00    1.04 ^ data_wdata_o[26] (out)
           1.04   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.04   data arrival time
---------------------------------------------------------
          -0.24   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[27] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.01    0.71 v _30785_/ZN (INV_X1)
   0.01    0.73 ^ _30786_/ZN (NAND2_X1)
   0.07    0.80 ^ _30787_/Z (XOR2_X1)
   0.07    0.86 ^ _31100_/Z (BUF_X1)
   0.06    0.92 ^ _31105_/ZN (AND2_X1)
   0.06    0.98 ^ _31106_/Z (BUF_X1)
   0.02    1.00 v _31209_/ZN (AOI22_X1)
   0.04    1.04 ^ _31211_/ZN (NAND2_X1)
   0.00    1.04 ^ data_wdata_o[27] (out)
           1.04   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.04   data arrival time
---------------------------------------------------------
          -0.24   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[28] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.01    0.71 v _30785_/ZN (INV_X1)
   0.01    0.73 ^ _30786_/ZN (NAND2_X1)
   0.07    0.80 ^ _30787_/Z (XOR2_X1)
   0.07    0.86 ^ _31100_/Z (BUF_X1)
   0.06    0.92 ^ _31105_/ZN (AND2_X1)
   0.06    0.98 ^ _31106_/Z (BUF_X1)
   0.02    1.00 v _31212_/ZN (AOI22_X1)
   0.04    1.04 ^ _31214_/ZN (NAND2_X1)
   0.00    1.04 ^ data_wdata_o[28] (out)
           1.04   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.04   data arrival time
---------------------------------------------------------
          -0.24   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[29] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.01    0.71 v _30785_/ZN (INV_X1)
   0.01    0.73 ^ _30786_/ZN (NAND2_X1)
   0.07    0.80 ^ _30787_/Z (XOR2_X1)
   0.07    0.86 ^ _31100_/Z (BUF_X1)
   0.06    0.92 ^ _31105_/ZN (AND2_X1)
   0.06    0.98 ^ _31106_/Z (BUF_X1)
   0.02    1.00 v _31215_/ZN (AOI22_X1)
   0.04    1.04 ^ _31217_/ZN (NAND2_X1)
   0.00    1.04 ^ data_wdata_o[29] (out)
           1.04   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.04   data arrival time
---------------------------------------------------------
          -0.24   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[30] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.01    0.71 v _30785_/ZN (INV_X1)
   0.01    0.73 ^ _30786_/ZN (NAND2_X1)
   0.07    0.80 ^ _30787_/Z (XOR2_X1)
   0.07    0.86 ^ _31100_/Z (BUF_X1)
   0.06    0.92 ^ _31105_/ZN (AND2_X1)
   0.06    0.98 ^ _31106_/Z (BUF_X1)
   0.02    1.00 v _31218_/ZN (AOI22_X1)
   0.04    1.04 ^ _31220_/ZN (NAND2_X1)
   0.00    1.04 ^ data_wdata_o[30] (out)
           1.04   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.04   data arrival time
---------------------------------------------------------
          -0.24   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[31] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.01    0.71 v _30785_/ZN (INV_X1)
   0.01    0.73 ^ _30786_/ZN (NAND2_X1)
   0.07    0.80 ^ _30787_/Z (XOR2_X1)
   0.07    0.86 ^ _31100_/Z (BUF_X1)
   0.06    0.92 ^ _31105_/ZN (AND2_X1)
   0.06    0.98 ^ _31106_/Z (BUF_X1)
   0.02    1.00 v _31221_/ZN (AOI22_X1)
   0.04    1.04 ^ _31223_/ZN (NAND2_X1)
   0.00    1.04 ^ data_wdata_o[31] (out)
           1.04   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.04   data arrival time
---------------------------------------------------------
          -0.24   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[10] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.01    0.71 v _30785_/ZN (INV_X1)
   0.01    0.73 ^ _30786_/ZN (NAND2_X1)
   0.07    0.80 ^ _30787_/Z (XOR2_X1)
   0.07    0.86 ^ _31100_/Z (BUF_X1)
   0.06    0.92 ^ _31105_/ZN (AND2_X1)
   0.06    0.98 ^ _31128_/Z (BUF_X1)
   0.02    1.00 v _31153_/ZN (AOI22_X1)
   0.04    1.04 ^ _31155_/ZN (NAND2_X1)
   0.00    1.04 ^ data_wdata_o[10] (out)
           1.04   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.04   data arrival time
---------------------------------------------------------
          -0.24   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[11] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.01    0.71 v _30785_/ZN (INV_X1)
   0.01    0.73 ^ _30786_/ZN (NAND2_X1)
   0.07    0.80 ^ _30787_/Z (XOR2_X1)
   0.07    0.86 ^ _31100_/Z (BUF_X1)
   0.06    0.92 ^ _31105_/ZN (AND2_X1)
   0.06    0.98 ^ _31128_/Z (BUF_X1)
   0.02    1.00 v _31156_/ZN (AOI22_X1)
   0.04    1.04 ^ _31158_/ZN (NAND2_X1)
   0.00    1.04 ^ data_wdata_o[11] (out)
           1.04   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.04   data arrival time
---------------------------------------------------------
          -0.24   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[12] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.01    0.71 v _30785_/ZN (INV_X1)
   0.01    0.73 ^ _30786_/ZN (NAND2_X1)
   0.07    0.80 ^ _30787_/Z (XOR2_X1)
   0.07    0.86 ^ _31100_/Z (BUF_X1)
   0.06    0.92 ^ _31105_/ZN (AND2_X1)
   0.06    0.98 ^ _31128_/Z (BUF_X1)
   0.02    1.00 v _31159_/ZN (AOI22_X1)
   0.04    1.04 ^ _31162_/ZN (NAND2_X1)
   0.00    1.04 ^ data_wdata_o[12] (out)
           1.04   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.04   data arrival time
---------------------------------------------------------
          -0.24   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[13] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.01    0.71 v _30785_/ZN (INV_X1)
   0.01    0.73 ^ _30786_/ZN (NAND2_X1)
   0.07    0.80 ^ _30787_/Z (XOR2_X1)
   0.07    0.86 ^ _31100_/Z (BUF_X1)
   0.06    0.92 ^ _31105_/ZN (AND2_X1)
   0.06    0.98 ^ _31163_/Z (BUF_X1)
   0.02    1.00 v _31165_/ZN (AOI22_X1)
   0.04    1.04 ^ _31168_/ZN (NAND2_X1)
   0.00    1.04 ^ data_wdata_o[13] (out)
           1.04   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.04   data arrival time
---------------------------------------------------------
          -0.24   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[14] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.01    0.71 v _30785_/ZN (INV_X1)
   0.01    0.73 ^ _30786_/ZN (NAND2_X1)
   0.07    0.80 ^ _30787_/Z (XOR2_X1)
   0.07    0.86 ^ _31100_/Z (BUF_X1)
   0.06    0.92 ^ _31105_/ZN (AND2_X1)
   0.06    0.98 ^ _31163_/Z (BUF_X1)
   0.02    1.00 v _31169_/ZN (AOI22_X1)
   0.04    1.04 ^ _31171_/ZN (NAND2_X1)
   0.00    1.04 ^ data_wdata_o[14] (out)
           1.04   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.04   data arrival time
---------------------------------------------------------
          -0.24   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[15] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.01    0.71 v _30785_/ZN (INV_X1)
   0.01    0.73 ^ _30786_/ZN (NAND2_X1)
   0.07    0.80 ^ _30787_/Z (XOR2_X1)
   0.07    0.86 ^ _31100_/Z (BUF_X1)
   0.06    0.92 ^ _31105_/ZN (AND2_X1)
   0.06    0.98 ^ _31163_/Z (BUF_X1)
   0.02    1.00 v _31172_/ZN (AOI22_X1)
   0.04    1.04 ^ _31174_/ZN (NAND2_X1)
   0.00    1.04 ^ data_wdata_o[15] (out)
           1.04   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.04   data arrival time
---------------------------------------------------------
          -0.24   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[16] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.01    0.71 v _30785_/ZN (INV_X1)
   0.01    0.73 ^ _30786_/ZN (NAND2_X1)
   0.07    0.80 ^ _30787_/Z (XOR2_X1)
   0.07    0.86 ^ _31100_/Z (BUF_X1)
   0.06    0.92 ^ _31105_/ZN (AND2_X1)
   0.06    0.98 ^ _31163_/Z (BUF_X1)
   0.02    1.00 v _31175_/ZN (AOI22_X1)
   0.04    1.04 ^ _31177_/ZN (NAND2_X1)
   0.00    1.04 ^ data_wdata_o[16] (out)
           1.04   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.04   data arrival time
---------------------------------------------------------
          -0.24   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[17] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.01    0.71 v _30785_/ZN (INV_X1)
   0.01    0.73 ^ _30786_/ZN (NAND2_X1)
   0.07    0.80 ^ _30787_/Z (XOR2_X1)
   0.07    0.86 ^ _31100_/Z (BUF_X1)
   0.06    0.92 ^ _31105_/ZN (AND2_X1)
   0.06    0.98 ^ _31163_/Z (BUF_X1)
   0.02    1.00 v _31178_/ZN (AOI22_X1)
   0.04    1.04 ^ _31180_/ZN (NAND2_X1)
   0.00    1.04 ^ data_wdata_o[17] (out)
           1.04   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.04   data arrival time
---------------------------------------------------------
          -0.24   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[18] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.01    0.71 v _30785_/ZN (INV_X1)
   0.01    0.73 ^ _30786_/ZN (NAND2_X1)
   0.07    0.80 ^ _30787_/Z (XOR2_X1)
   0.07    0.86 ^ _31100_/Z (BUF_X1)
   0.06    0.92 ^ _31105_/ZN (AND2_X1)
   0.06    0.98 ^ _31163_/Z (BUF_X1)
   0.02    1.00 v _31181_/ZN (AOI22_X1)
   0.04    1.04 ^ _31183_/ZN (NAND2_X1)
   0.00    1.04 ^ data_wdata_o[18] (out)
           1.04   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.04   data arrival time
---------------------------------------------------------
          -0.24   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[19] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.01    0.71 v _30785_/ZN (INV_X1)
   0.01    0.73 ^ _30786_/ZN (NAND2_X1)
   0.07    0.80 ^ _30787_/Z (XOR2_X1)
   0.07    0.86 ^ _31100_/Z (BUF_X1)
   0.06    0.92 ^ _31105_/ZN (AND2_X1)
   0.06    0.98 ^ _31163_/Z (BUF_X1)
   0.02    1.00 v _31184_/ZN (AOI22_X1)
   0.04    1.04 ^ _31186_/ZN (NAND2_X1)
   0.00    1.04 ^ data_wdata_o[19] (out)
           1.04   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.04   data arrival time
---------------------------------------------------------
          -0.24   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[20] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.01    0.71 v _30785_/ZN (INV_X1)
   0.01    0.73 ^ _30786_/ZN (NAND2_X1)
   0.07    0.80 ^ _30787_/Z (XOR2_X1)
   0.07    0.86 ^ _31100_/Z (BUF_X1)
   0.06    0.92 ^ _31105_/ZN (AND2_X1)
   0.06    0.98 ^ _31163_/Z (BUF_X1)
   0.02    1.00 v _31187_/ZN (AOI22_X1)
   0.04    1.04 ^ _31189_/ZN (NAND2_X1)
   0.00    1.04 ^ data_wdata_o[20] (out)
           1.04   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.04   data arrival time
---------------------------------------------------------
          -0.24   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[21] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.01    0.71 v _30785_/ZN (INV_X1)
   0.01    0.73 ^ _30786_/ZN (NAND2_X1)
   0.07    0.80 ^ _30787_/Z (XOR2_X1)
   0.07    0.86 ^ _31100_/Z (BUF_X1)
   0.06    0.92 ^ _31105_/ZN (AND2_X1)
   0.06    0.98 ^ _31163_/Z (BUF_X1)
   0.02    1.00 v _31190_/ZN (AOI22_X1)
   0.04    1.04 ^ _31192_/ZN (NAND2_X1)
   0.00    1.04 ^ data_wdata_o[21] (out)
           1.04   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.04   data arrival time
---------------------------------------------------------
          -0.24   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[22] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.01    0.71 v _30785_/ZN (INV_X1)
   0.01    0.73 ^ _30786_/ZN (NAND2_X1)
   0.07    0.80 ^ _30787_/Z (XOR2_X1)
   0.07    0.86 ^ _31100_/Z (BUF_X1)
   0.06    0.92 ^ _31105_/ZN (AND2_X1)
   0.06    0.98 ^ _31163_/Z (BUF_X1)
   0.02    1.00 v _31193_/ZN (AOI22_X1)
   0.04    1.04 ^ _31196_/ZN (NAND2_X1)
   0.00    1.04 ^ data_wdata_o[22] (out)
           1.04   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.04   data arrival time
---------------------------------------------------------
          -0.24   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[3] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.01    0.71 v _30785_/ZN (INV_X1)
   0.01    0.73 ^ _30786_/ZN (NAND2_X1)
   0.07    0.80 ^ _30787_/Z (XOR2_X1)
   0.07    0.86 ^ _31100_/Z (BUF_X1)
   0.06    0.92 ^ _31105_/ZN (AND2_X1)
   0.06    0.98 ^ _31128_/Z (BUF_X1)
   0.02    1.00 v _31130_/ZN (AOI22_X1)
   0.04    1.04 ^ _31133_/ZN (NAND2_X1)
   0.00    1.04 ^ data_wdata_o[3] (out)
           1.04   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.04   data arrival time
---------------------------------------------------------
          -0.24   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[4] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.01    0.71 v _30785_/ZN (INV_X1)
   0.01    0.73 ^ _30786_/ZN (NAND2_X1)
   0.07    0.80 ^ _30787_/Z (XOR2_X1)
   0.07    0.86 ^ _31100_/Z (BUF_X1)
   0.06    0.92 ^ _31105_/ZN (AND2_X1)
   0.06    0.98 ^ _31128_/Z (BUF_X1)
   0.02    1.00 v _31135_/ZN (AOI22_X1)
   0.04    1.04 ^ _31137_/ZN (NAND2_X1)
   0.00    1.04 ^ data_wdata_o[4] (out)
           1.04   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.04   data arrival time
---------------------------------------------------------
          -0.24   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[5] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.01    0.71 v _30785_/ZN (INV_X1)
   0.01    0.73 ^ _30786_/ZN (NAND2_X1)
   0.07    0.80 ^ _30787_/Z (XOR2_X1)
   0.07    0.86 ^ _31100_/Z (BUF_X1)
   0.06    0.92 ^ _31105_/ZN (AND2_X1)
   0.06    0.98 ^ _31128_/Z (BUF_X1)
   0.02    1.00 v _31138_/ZN (AOI22_X1)
   0.04    1.04 ^ _31140_/ZN (NAND2_X1)
   0.00    1.04 ^ data_wdata_o[5] (out)
           1.04   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.04   data arrival time
---------------------------------------------------------
          -0.24   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[6] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.01    0.71 v _30785_/ZN (INV_X1)
   0.01    0.73 ^ _30786_/ZN (NAND2_X1)
   0.07    0.80 ^ _30787_/Z (XOR2_X1)
   0.07    0.86 ^ _31100_/Z (BUF_X1)
   0.06    0.92 ^ _31105_/ZN (AND2_X1)
   0.06    0.98 ^ _31128_/Z (BUF_X1)
   0.02    1.00 v _31141_/ZN (AOI22_X1)
   0.04    1.04 ^ _31143_/ZN (NAND2_X1)
   0.00    1.04 ^ data_wdata_o[6] (out)
           1.04   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.04   data arrival time
---------------------------------------------------------
          -0.24   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[7] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.01    0.71 v _30785_/ZN (INV_X1)
   0.01    0.73 ^ _30786_/ZN (NAND2_X1)
   0.07    0.80 ^ _30787_/Z (XOR2_X1)
   0.07    0.86 ^ _31100_/Z (BUF_X1)
   0.06    0.92 ^ _31105_/ZN (AND2_X1)
   0.06    0.98 ^ _31128_/Z (BUF_X1)
   0.02    1.00 v _31144_/ZN (AOI22_X1)
   0.04    1.04 ^ _31146_/ZN (NAND2_X1)
   0.00    1.04 ^ data_wdata_o[7] (out)
           1.04   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.04   data arrival time
---------------------------------------------------------
          -0.24   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[8] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.01    0.71 v _30785_/ZN (INV_X1)
   0.01    0.73 ^ _30786_/ZN (NAND2_X1)
   0.07    0.80 ^ _30787_/Z (XOR2_X1)
   0.07    0.86 ^ _31100_/Z (BUF_X1)
   0.06    0.92 ^ _31105_/ZN (AND2_X1)
   0.06    0.98 ^ _31128_/Z (BUF_X1)
   0.02    1.00 v _31147_/ZN (AOI22_X1)
   0.04    1.04 ^ _31149_/ZN (NAND2_X1)
   0.00    1.04 ^ data_wdata_o[8] (out)
           1.04   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.04   data arrival time
---------------------------------------------------------
          -0.24   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[9] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.01    0.71 v _30785_/ZN (INV_X1)
   0.01    0.73 ^ _30786_/ZN (NAND2_X1)
   0.07    0.80 ^ _30787_/Z (XOR2_X1)
   0.07    0.86 ^ _31100_/Z (BUF_X1)
   0.06    0.92 ^ _31105_/ZN (AND2_X1)
   0.06    0.98 ^ _31128_/Z (BUF_X1)
   0.02    1.00 v _31150_/ZN (AOI22_X1)
   0.04    1.04 ^ _31152_/ZN (NAND2_X1)
   0.00    1.04 ^ data_wdata_o[9] (out)
           1.04   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.04   data arrival time
---------------------------------------------------------
          -0.24   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_be_o[2] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.04    0.70 ^ _29312_/ZN (OR2_X1)
   0.02    0.71 v _30786_/ZN (NAND2_X1)
   0.06    0.77 v _30787_/Z (XOR2_X1)
   0.05    0.82 v _31100_/Z (BUF_X1)
   0.06    0.88 ^ _31109_/ZN (NOR2_X1)
   0.06    0.94 ^ _31110_/Z (BUF_X1)
   0.01    0.95 v _31111_/ZN (INV_X1)
   0.07    1.03 ^ _31115_/ZN (OAI22_X1)
   0.00    1.03 ^ data_be_o[2] (out)
           1.03   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.03   data arrival time
---------------------------------------------------------
          -0.23   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[7] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.02    0.72 v _29404_/ZN (AOI21_X4)
   0.03    0.75 ^ _29406_/ZN (OAI21_X4)
   0.02    0.77 v _29407_/ZN (AOI21_X4)
   0.04    0.81 ^ _29409_/ZN (OAI21_X2)
   0.02    0.83 v _29410_/ZN (AOI21_X4)
   0.04    0.87 ^ _29411_/ZN (OAI21_X4)
   0.15    1.01 ^ _30769_/Z (XOR2_X1)
   0.00    1.01 ^ data_addr_o[7] (out)
           1.01   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.01   data arrival time
---------------------------------------------------------
          -0.21   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[2] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.01    0.71 v _30785_/ZN (INV_X1)
   0.01    0.73 ^ _30786_/ZN (NAND2_X1)
   0.07    0.80 ^ _30787_/Z (XOR2_X1)
   0.07    0.86 ^ _31100_/Z (BUF_X1)
   0.02    0.89 v _31109_/ZN (NOR2_X1)
   0.08    0.97 ^ _31126_/ZN (AOI222_X1)
   0.05    1.01 v _31127_/ZN (OAI21_X1)
   0.00    1.01 v data_wdata_o[2] (out)
           1.01   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.01   data arrival time
---------------------------------------------------------
          -0.21   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[0] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.01    0.71 v _30785_/ZN (INV_X1)
   0.01    0.73 ^ _30786_/ZN (NAND2_X1)
   0.07    0.80 ^ _30787_/Z (XOR2_X1)
   0.07    0.86 ^ _31100_/Z (BUF_X1)
   0.02    0.89 v _31109_/ZN (NOR2_X1)
   0.08    0.97 ^ _31121_/ZN (AOI222_X1)
   0.05    1.01 v _31122_/ZN (OAI21_X1)
   0.00    1.01 v data_wdata_o[0] (out)
           1.01   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.01   data arrival time
---------------------------------------------------------
          -0.21   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_wdata_o[1] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.01    0.71 v _30785_/ZN (INV_X1)
   0.01    0.73 ^ _30786_/ZN (NAND2_X1)
   0.07    0.80 ^ _30787_/Z (XOR2_X1)
   0.07    0.86 ^ _31100_/Z (BUF_X1)
   0.02    0.89 v _31109_/ZN (NOR2_X1)
   0.08    0.97 ^ _31124_/ZN (AOI222_X1)
   0.05    1.01 v _31125_/ZN (OAI21_X1)
   0.00    1.01 v data_wdata_o[1] (out)
           1.01   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.01   data arrival time
---------------------------------------------------------
          -0.21   slack (VIOLATED)


Startpoint: _56398_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[3] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56398_/CK (DFF_X1)
   0.10    0.10 ^ _56398_/QN (DFF_X1)
   0.04    0.14 ^ _27911_/Z (BUF_X4)
   0.02    0.16 v _27952_/ZN (INV_X1)
   0.05    0.20 v _27972_/Z (BUF_X1)
   0.05    0.25 v _28009_/Z (BUF_X1)
   0.05    0.30 v _28838_/Z (BUF_X1)
   0.08    0.38 v _30746_/ZN (OR3_X1)
   0.11    0.50 v _30750_/ZN (OR4_X1)
   0.04    0.53 ^ _30751_/ZN (OAI211_X1)
   0.03    0.56 v _30752_/ZN (NAND3_X1)
   0.04    0.60 v _30753_/Z (BUF_X2)
   0.09    0.69 ^ _31035_/ZN (NOR4_X1)
   0.02    0.71 v _31036_/ZN (NOR2_X1)
   0.06    0.77 ^ _31037_/ZN (NOR3_X1)
   0.03    0.80 ^ _32159_/ZN (OR4_X1)
   0.06    0.86 ^ _32160_/Z (BUF_X1)
   0.03    0.88 v _32230_/ZN (OAI21_X1)
   0.01    0.90 ^ _32231_/ZN (INV_X1)
   0.02    0.92 v _32232_/ZN (AOI21_X1)
   0.09    1.00 ^ _32234_/ZN (OAI21_X1)
   0.00    1.00 ^ instr_addr_o[3] (out)
           1.00   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.00   data arrival time
---------------------------------------------------------
          -0.20   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[8] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.04    0.45 ^ _28354_/ZN (AND3_X2)
   0.02    0.47 v _28355_/ZN (OAI21_X2)
   0.08    0.55 ^ _28392_/ZN (AOI211_X1)
   0.02    0.58 v _28395_/ZN (OAI21_X2)
   0.03    0.61 ^ _28402_/ZN (NAND2_X2)
   0.03    0.64 ^ _29300_/ZN (OR2_X1)
   0.01    0.65 v _29302_/ZN (AOI21_X2)
   0.06    0.71 v _29312_/ZN (OR2_X1)
   0.03    0.74 ^ _29404_/ZN (AOI21_X4)
   0.02    0.76 v _29406_/ZN (OAI21_X4)
   0.03    0.79 ^ _29407_/ZN (AOI21_X4)
   0.02    0.81 v _29409_/ZN (OAI21_X2)
   0.04    0.85 ^ _29410_/ZN (AOI21_X4)
   0.02    0.87 v _29411_/ZN (OAI21_X4)
   0.03    0.90 ^ _29413_/ZN (AOI21_X4)
   0.06    0.96 ^ _30780_/ZN (XNOR2_X1)
   0.04    1.00 v _31028_/ZN (INV_X1)
   0.00    1.00 v data_addr_o[8] (out)
           1.00   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -1.00   data arrival time
---------------------------------------------------------
          -0.20   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_be_o[3] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.04    0.45 ^ _28354_/ZN (AND3_X2)
   0.02    0.47 v _28355_/ZN (OAI21_X2)
   0.08    0.55 ^ _28392_/ZN (AOI211_X1)
   0.02    0.58 v _28395_/ZN (OAI21_X2)
   0.02    0.59 ^ _29390_/ZN (NAND3_X1)
   0.03    0.63 v _29391_/ZN (NAND3_X1)
   0.04    0.66 v _30788_/ZN (AND3_X1)
   0.05    0.71 v _30789_/ZN (OR2_X1)
   0.05    0.76 v _30790_/ZN (XNOR2_X1)
   0.08    0.85 ^ _31113_/ZN (NOR2_X1)
   0.07    0.91 ^ _31118_/Z (BUF_X1)
   0.01    0.92 v _31119_/ZN (INV_X1)
   0.07    0.99 ^ _31120_/ZN (OAI21_X1)
   0.00    0.99 ^ data_be_o[3] (out)
           0.99   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -0.99   data arrival time
---------------------------------------------------------
          -0.19   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_be_o[0] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.01    0.71 v _30785_/ZN (INV_X1)
   0.01    0.73 ^ _30786_/ZN (NAND2_X1)
   0.07    0.80 ^ _30787_/Z (XOR2_X1)
   0.05    0.85 ^ _30791_/ZN (AND2_X1)
   0.06    0.91 ^ _31098_/Z (BUF_X1)
   0.08    0.99 v _31099_/Z (MUX2_X1)
   0.00    0.99 v data_be_o[0] (out)
           0.99   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -0.99   data arrival time
---------------------------------------------------------
          -0.19   slack (VIOLATED)


Startpoint: _56398_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_req_o (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56398_/CK (DFF_X1)
   0.10    0.10 ^ _56398_/QN (DFF_X1)
   0.04    0.14 ^ _27911_/Z (BUF_X4)
   0.02    0.16 v _27952_/ZN (INV_X1)
   0.05    0.20 v _27972_/Z (BUF_X1)
   0.05    0.25 v _28009_/Z (BUF_X1)
   0.05    0.30 v _28838_/Z (BUF_X1)
   0.08    0.38 v _30746_/ZN (OR3_X1)
   0.11    0.50 v _30750_/ZN (OR4_X1)
   0.04    0.53 ^ _30751_/ZN (OAI211_X1)
   0.03    0.56 v _30752_/ZN (NAND3_X1)
   0.04    0.60 v _30753_/Z (BUF_X2)
   0.09    0.69 ^ _31035_/ZN (NOR4_X1)
   0.02    0.71 v _31036_/ZN (NOR2_X1)
   0.06    0.77 ^ _31037_/ZN (NOR3_X1)
   0.03    0.80 v _31077_/ZN (NOR4_X1)
   0.03    0.83 ^ _31080_/ZN (OAI221_X1)
   0.07    0.90 ^ _31083_/ZN (AND4_X1)
   0.01    0.91 v _31084_/ZN (INV_X1)
   0.03    0.94 v _31085_/ZN (AND2_X1)
   0.04    0.98 ^ _32166_/ZN (INV_X1)
   0.00    0.98 ^ instr_req_o (out)
           0.98   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -0.98   data arrival time
---------------------------------------------------------
          -0.18   slack (VIOLATED)


Startpoint: _56398_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: instr_addr_o[2] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56398_/CK (DFF_X1)
   0.10    0.10 ^ _56398_/QN (DFF_X1)
   0.04    0.14 ^ _27911_/Z (BUF_X4)
   0.02    0.16 v _27952_/ZN (INV_X1)
   0.05    0.20 v _27972_/Z (BUF_X1)
   0.05    0.25 v _28009_/Z (BUF_X1)
   0.05    0.30 v _28838_/Z (BUF_X1)
   0.08    0.38 v _30746_/ZN (OR3_X1)
   0.11    0.50 v _30750_/ZN (OR4_X1)
   0.04    0.53 ^ _30751_/ZN (OAI211_X1)
   0.03    0.56 v _30752_/ZN (NAND3_X1)
   0.04    0.60 v _30753_/Z (BUF_X2)
   0.09    0.69 ^ _31035_/ZN (NOR4_X1)
   0.02    0.71 v _31036_/ZN (NOR2_X1)
   0.06    0.77 ^ _31037_/ZN (NOR3_X1)
   0.03    0.80 ^ _32159_/ZN (OR4_X1)
   0.06    0.86 ^ _32160_/Z (BUF_X1)
   0.02    0.88 v _32208_/ZN (NAND2_X1)
   0.03    0.91 ^ _32210_/ZN (OAI21_X1)
   0.07    0.98 ^ _32212_/Z (MUX2_X1)
   0.00    0.98 ^ instr_addr_o[2] (out)
           0.98   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -0.98   data arrival time
---------------------------------------------------------
          -0.18   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[6] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.02    0.72 v _29404_/ZN (AOI21_X4)
   0.03    0.75 ^ _29406_/ZN (OAI21_X4)
   0.02    0.77 v _29407_/ZN (AOI21_X4)
   0.04    0.81 ^ _29409_/ZN (OAI21_X2)
   0.02    0.83 v _29410_/ZN (AOI21_X4)
   0.14    0.97 ^ _30782_/ZN (XNOR2_X1)
   0.00    0.97 ^ data_addr_o[6] (out)
           0.97   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -0.97   data arrival time
---------------------------------------------------------
          -0.17   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[5] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29300_/ZN (OR2_X1)
   0.02    0.66 ^ _29302_/ZN (AOI21_X2)
   0.05    0.71 ^ _29311_/ZN (AND2_X1)
   0.02    0.72 v _29404_/ZN (AOI21_X4)
   0.03    0.75 ^ _29406_/ZN (OAI21_X4)
   0.02    0.77 v _29407_/ZN (AOI21_X4)
   0.04    0.81 ^ _29409_/ZN (OAI21_X2)
   0.15    0.96 ^ _30770_/Z (XOR2_X1)
   0.00    0.96 ^ data_addr_o[5] (out)
           0.96   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -0.96   data arrival time
---------------------------------------------------------
          -0.16   slack (VIOLATED)


Startpoint: _56382_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[4] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56382_/CK (DFF_X1)
   0.09    0.09 v _56382_/Q (DFF_X1)
   0.05    0.15 v _28026_/ZN (OR2_X4)
   0.14    0.28 ^ _28409_/ZN (NOR4_X2)
   0.02    0.31 v _28410_/ZN (NOR4_X1)
   0.04    0.35 ^ _28411_/ZN (NAND4_X1)
   0.02    0.37 v _28416_/ZN (NAND3_X1)
   0.05    0.42 ^ _28417_/ZN (OAI21_X1)
   0.02    0.44 v _28418_/ZN (NOR2_X1)
   0.05    0.49 v _28419_/Z (BUF_X1)
   0.02    0.51 ^ _29075_/ZN (NAND2_X1)
   0.01    0.52 v _29080_/ZN (NAND2_X1)
   0.14    0.66 ^ _29081_/ZN (AOI221_X1)
   0.04    0.70 v _29082_/ZN (OAI21_X1)
   0.07    0.77 v _30783_/Z (XOR2_X1)
   0.13    0.90 ^ _30784_/ZN (XNOR2_X1)
   0.00    0.90 ^ data_addr_o[4] (out)
           0.90   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -0.90   data arrival time
---------------------------------------------------------
          -0.10   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[3] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.04    0.45 ^ _28354_/ZN (AND3_X2)
   0.02    0.47 v _28355_/ZN (OAI21_X2)
   0.08    0.55 ^ _28392_/ZN (AOI211_X1)
   0.02    0.58 v _28395_/ZN (OAI21_X2)
   0.03    0.61 ^ _28402_/ZN (NAND2_X2)
   0.03    0.64 ^ _29300_/ZN (OR2_X1)
   0.01    0.65 v _29302_/ZN (AOI21_X2)
   0.06    0.71 v _29312_/ZN (OR2_X1)
   0.03    0.74 ^ _29404_/ZN (AOI21_X4)
   0.02    0.76 v _29406_/ZN (OAI21_X4)
   0.07    0.82 v _30772_/Z (XOR2_X1)
   0.05    0.88 ^ _30773_/ZN (INV_X1)
   0.00    0.88 ^ data_addr_o[3] (out)
           0.88   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -0.88   data arrival time
---------------------------------------------------------
          -0.08   slack (VIOLATED)


Startpoint: _56408_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_addr_o[2] (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56408_/CK (DFF_X1)
   0.10    0.10 v _56408_/Q (DFF_X1)
   0.11    0.21 v _28327_/ZN (OR4_X4)
   0.06    0.27 v _28340_/ZN (OR3_X4)
   0.07    0.35 v _28341_/ZN (OR3_X4)
   0.02    0.37 ^ _28344_/ZN (OAI211_X2)
   0.04    0.41 ^ _28345_/ZN (OR4_X2)
   0.06    0.46 ^ _28390_/ZN (AND4_X2)
   0.02    0.48 v _28391_/ZN (OAI21_X2)
   0.04    0.52 v _28394_/ZN (AND3_X1)
   0.03    0.56 ^ _28395_/ZN (OAI21_X2)
   0.03    0.58 v _28402_/ZN (NAND2_X2)
   0.05    0.63 v _29229_/ZN (OR2_X1)
   0.05    0.68 ^ _29232_/ZN (AOI21_X1)
   0.07    0.74 ^ _30774_/Z (XOR2_X1)
   0.07    0.81 ^ _30775_/ZN (XNOR2_X2)
   0.00    0.81 ^ data_addr_o[2] (out)
           0.81   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -0.81   data arrival time
---------------------------------------------------------
          -0.01   slack (VIOLATED)


Startpoint: _56398_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_req_o (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56398_/CK (DFF_X1)
   0.10    0.10 ^ _56398_/QN (DFF_X1)
   0.04    0.14 ^ _27911_/Z (BUF_X4)
   0.02    0.16 v _27952_/ZN (INV_X1)
   0.05    0.20 v _27972_/Z (BUF_X1)
   0.05    0.25 v _28009_/Z (BUF_X1)
   0.05    0.30 v _28838_/Z (BUF_X1)
   0.08    0.38 v _30746_/ZN (OR3_X1)
   0.11    0.50 v _30750_/ZN (OR4_X1)
   0.04    0.53 ^ _30751_/ZN (OAI211_X1)
   0.03    0.56 v _30752_/ZN (NAND3_X1)
   0.04    0.60 v _30753_/Z (BUF_X2)
   0.11    0.71 ^ _30824_/ZN (NOR4_X1)
   0.01    0.73 v _31226_/ZN (INV_X1)
   0.07    0.80 ^ _31227_/ZN (OAI21_X1)
   0.00    0.80 ^ data_req_o (out)
           0.80   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -0.80   data arrival time
---------------------------------------------------------
           0.00   slack (MET)


Startpoint: _56398_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: data_we_o (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _56398_/CK (DFF_X1)
   0.10    0.10 ^ _56398_/QN (DFF_X1)
   0.04    0.14 ^ _27911_/Z (BUF_X4)
   0.02    0.16 v _27952_/ZN (INV_X1)
   0.05    0.20 v _27972_/Z (BUF_X1)
   0.05    0.25 v _28009_/Z (BUF_X1)
   0.05    0.30 v _28838_/Z (BUF_X1)
   0.08    0.38 v _30746_/ZN (OR3_X1)
   0.11    0.50 v _30750_/ZN (OR4_X1)
   0.04    0.53 ^ _30751_/ZN (OAI211_X1)
   0.03    0.56 v _30752_/ZN (NAND3_X1)
   0.04    0.60 v _30753_/Z (BUF_X2)
   0.08    0.68 ^ _32152_/ZN (NOR2_X1)
   0.00    0.68 ^ data_we_o (out)
           0.68   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -1.20    0.80   output external delay
           0.80   data required time
---------------------------------------------------------
           0.80   data required time
          -0.68   data arrival time
---------------------------------------------------------
           0.12   slack (MET)


Startpoint: _54571_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: core_sleep_o (output port clocked by clk_i_fast)
Path Group: reg2out
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk_i (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _54571_/CK (DFFR_X1)
   0.09    0.09 v _54571_/Q (DFFR_X1)
   0.05    0.14 ^ _31055_/ZN (AOI22_X1)
   0.01    0.15 v _31056_/ZN (INV_X1)
   0.08    0.23 ^ _31057_/ZN (AOI221_X1)
   0.03    0.26 v _31060_/ZN (NAND3_X1)
   0.08    0.34 v _31068_/ZN (OR3_X1)
   0.04    0.38 ^ _31069_/ZN (AOI21_X1)
   0.02    0.40 v _31070_/ZN (NAND2_X1)
   0.09    0.49 v _31090_/ZN (OR3_X1)
   0.08    0.57 ^ _32942_/ZN (NOR2_X1)
   0.00    0.57 ^ core_sleep_o (out)
           0.57   data arrival time

   2.00    2.00   clock clk_i_fast (rise edge)
   0.00    2.00   clock network delay (ideal)
   0.00    2.00   clock reconvergence pessimism
  -0.80    1.20   output external delay
           1.20   data required time
---------------------------------------------------------
           1.20   data required time
          -0.57   data arrival time
---------------------------------------------------------
           0.63   slack (MET)


