{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 09:04:46 2013 " "Info: Processing started: Thu Dec 19 09:04:46 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addOne.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file addOne.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addOne-behav " "Info: Found design unit 1: addOne-behav" {  } { { "addOne.vhd" "" { Text "C:/Repos/284Processor/Processor/addOne.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 addOne " "Info: Found entity 1: addOne" {  } { { "addOne.vhd" "" { Text "C:/Repos/284Processor/Processor/addOne.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_splitter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clock_splitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_splitter-behav " "Info: Found design unit 1: clock_splitter-behav" {  } { { "clock_splitter.vhd" "" { Text "C:/Repos/284Processor/Processor/clock_splitter.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clock_splitter " "Info: Found entity 1: clock_splitter" {  } { { "clock_splitter.vhd" "" { Text "C:/Repos/284Processor/Processor/clock_splitter.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock1hz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clock1hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock1Hz-behav " "Info: Found design unit 1: Clock1Hz-behav" {  } { { "clock1hz.vhd" "" { Text "C:/Repos/284Processor/Processor/clock1hz.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Clock1Hz " "Info: Found entity 1: Clock1Hz" {  } { { "clock1hz.vhd" "" { Text "C:/Repos/284Processor/Processor/clock1hz.vhd" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-behav " "Info: Found design unit 1: decoder-behav" {  } { { "decoder.vhd" "" { Text "C:/Repos/284Processor/Processor/decoder.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Info: Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Repos/284Processor/Processor/decoder.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behav " "Info: Found design unit 1: PC-behav" {  } { { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Info: Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "C:/Repos/284Processor/Processor/RAM.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Info: Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Repos/284Processor/Processor/RAM.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rom/ROM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rom/ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Info: Found design unit 1: rom-SYN" {  } { { "../rom/ROM.vhd" "" { Text "C:/Repos/284Processor/rom/ROM.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Info: Found entity 1: ROM" {  } { { "../rom/ROM.vhd" "" { Text "C:/Repos/284Processor/rom/ROM.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_ext.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sign_ext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_ext-behav " "Info: Found design unit 1: sign_ext-behav" {  } { { "sign_ext.vhd" "" { Text "C:/Repos/284Processor/Processor/sign_ext.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sign_ext " "Info: Found entity 1: sign_ext" {  } { { "sign_ext.vhd" "" { Text "C:/Repos/284Processor/Processor/sign_ext.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Info: Found entity 1: processor" {  } { { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../RAM/lpm_ram_dq0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../RAM/lpm_ram_dq0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ram_dq0-SYN " "Info: Found design unit 1: lpm_ram_dq0-SYN" {  } { { "../RAM/lpm_ram_dq0.vhd" "" { Text "C:/Repos/284Processor/RAM/lpm_ram_dq0.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq0 " "Info: Found entity 1: lpm_ram_dq0" {  } { { "../RAM/lpm_ram_dq0.vhd" "" { Text "C:/Repos/284Processor/RAM/lpm_ram_dq0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux/ram_mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux/ram_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_mux-SYN " "Info: Found design unit 1: ram_mux-SYN" {  } { { "mux/ram_mux.vhd" "" { Text "C:/Repos/284Processor/Processor/mux/ram_mux.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ram_mux " "Info: Found entity 1: ram_mux" {  } { { "mux/ram_mux.vhd" "" { Text "C:/Repos/284Processor/Processor/mux/ram_mux.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1/mux_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux_1/mux_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_1-SYN " "Info: Found design unit 1: mux_1-SYN" {  } { { "mux_1/mux_1.vhd" "" { Text "C:/Repos/284Processor/Processor/mux_1/mux_1.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux_1 " "Info: Found entity 1: mux_1" {  } { { "mux_1/mux_1.vhd" "" { Text "C:/Repos/284Processor/Processor/mux_1/mux_1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_buddy/lpm_mux0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file display_buddy/lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Info: Found design unit 1: lpm_mux0-SYN" {  } { { "display_buddy/lpm_mux0.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/lpm_mux0.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Info: Found entity 1: lpm_mux0" {  } { { "display_buddy/lpm_mux0.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/lpm_mux0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_buddy/lpm_mux1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file display_buddy/lpm_mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux1-SYN " "Info: Found design unit 1: lpm_mux1-SYN" {  } { { "display_buddy/lpm_mux1.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/lpm_mux1.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Info: Found entity 1: lpm_mux1" {  } { { "display_buddy/lpm_mux1.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/lpm_mux1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Info: Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "clk_out " "Warning: Pin \"clk_out\" is missing source" {  } { { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 32 296 472 48 "clk_out" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_splitter clock_splitter:inst2 " "Info: Elaborating entity \"clock_splitter\" for hierarchy \"clock_splitter:inst2\"" {  } { { "processor.bdf" "inst2" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 96 248 360 192 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock1Hz Clock1Hz:inst " "Info: Elaborating entity \"Clock1Hz\" for hierarchy \"Clock1Hz:inst\"" {  } { { "processor.bdf" "inst" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 96 104 200 192 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "../alu/alu.vhd 2 1 " "Warning: Using design file ../alu/alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-functions " "Info: Found design unit 1: alu-functions" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst32 " "Info: Elaborating entity \"alu\" for hierarchy \"alu:inst32\"" {  } { { "processor.bdf" "inst32" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 80 2104 2280 272 "inst32" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aluFlag alu.vhd(30) " "Warning (10492): VHDL Process Statement warning at alu.vhd(30): signal \"aluFlag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(34) " "Warning (10492): VHDL Process Statement warning at alu.vhd(34): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t alu.vhd(35) " "Warning (10492): VHDL Process Statement warning at alu.vhd(35): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dIn alu.vhd(36) " "Warning (10492): VHDL Process Statement warning at alu.vhd(36): signal \"dIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opCode alu.vhd(38) " "Warning (10492): VHDL Process Statement warning at alu.vhd(38): signal \"opCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aluCode alu.vhd(40) " "Warning (10492): VHDL Process Statement warning at alu.vhd(40): signal \"aluCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(42) " "Warning (10492): VHDL Process Statement warning at alu.vhd(42): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t alu.vhd(42) " "Warning (10492): VHDL Process Statement warning at alu.vhd(42): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(44) " "Warning (10492): VHDL Process Statement warning at alu.vhd(44): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t alu.vhd(44) " "Warning (10492): VHDL Process Statement warning at alu.vhd(44): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedS alu.vhd(46) " "Warning (10492): VHDL Process Statement warning at alu.vhd(46): signal \"signedS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedT alu.vhd(46) " "Warning (10492): VHDL Process Statement warning at alu.vhd(46): signal \"signedT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(47) " "Warning (10492): VHDL Process Statement warning at alu.vhd(47): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(49) " "Warning (10492): VHDL Process Statement warning at alu.vhd(49): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(49) " "Warning (10492): VHDL Process Statement warning at alu.vhd(49): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t alu.vhd(49) " "Warning (10492): VHDL Process Statement warning at alu.vhd(49): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(51) " "Warning (10492): VHDL Process Statement warning at alu.vhd(51): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(51) " "Warning (10492): VHDL Process Statement warning at alu.vhd(51): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t alu.vhd(51) " "Warning (10492): VHDL Process Statement warning at alu.vhd(51): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(55) " "Warning (10492): VHDL Process Statement warning at alu.vhd(55): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedS alu.vhd(59) " "Warning (10492): VHDL Process Statement warning at alu.vhd(59): signal \"signedS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedT alu.vhd(59) " "Warning (10492): VHDL Process Statement warning at alu.vhd(59): signal \"signedT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(60) " "Warning (10492): VHDL Process Statement warning at alu.vhd(60): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(62) " "Warning (10492): VHDL Process Statement warning at alu.vhd(62): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(62) " "Warning (10492): VHDL Process Statement warning at alu.vhd(62): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t alu.vhd(62) " "Warning (10492): VHDL Process Statement warning at alu.vhd(62): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(64) " "Warning (10492): VHDL Process Statement warning at alu.vhd(64): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(64) " "Warning (10492): VHDL Process Statement warning at alu.vhd(64): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t alu.vhd(64) " "Warning (10492): VHDL Process Statement warning at alu.vhd(64): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(68) " "Warning (10492): VHDL Process Statement warning at alu.vhd(68): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(72) " "Warning (10492): VHDL Process Statement warning at alu.vhd(72): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t alu.vhd(72) " "Warning (10492): VHDL Process Statement warning at alu.vhd(72): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(74) " "Warning (10492): VHDL Process Statement warning at alu.vhd(74): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t alu.vhd(74) " "Warning (10492): VHDL Process Statement warning at alu.vhd(74): signal \"t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedS alu.vhd(80) " "Warning (10492): VHDL Process Statement warning at alu.vhd(80): signal \"signedS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedT alu.vhd(80) " "Warning (10492): VHDL Process Statement warning at alu.vhd(80): signal \"signedT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedS alu.vhd(82) " "Warning (10492): VHDL Process Statement warning at alu.vhd(82): signal \"signedS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedT alu.vhd(82) " "Warning (10492): VHDL Process Statement warning at alu.vhd(82): signal \"signedT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(88) " "Warning (10492): VHDL Process Statement warning at alu.vhd(88): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate alu.vhd(88) " "Warning (10492): VHDL Process Statement warning at alu.vhd(88): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(89) " "Warning (10492): VHDL Process Statement warning at alu.vhd(89): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(91) " "Warning (10492): VHDL Process Statement warning at alu.vhd(91): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(91) " "Warning (10492): VHDL Process Statement warning at alu.vhd(91): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate alu.vhd(91) " "Warning (10492): VHDL Process Statement warning at alu.vhd(91): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(93) " "Warning (10492): VHDL Process Statement warning at alu.vhd(93): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(93) " "Warning (10492): VHDL Process Statement warning at alu.vhd(93): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate alu.vhd(93) " "Warning (10492): VHDL Process Statement warning at alu.vhd(93): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(97) " "Warning (10492): VHDL Process Statement warning at alu.vhd(97): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(101) " "Warning (10492): VHDL Process Statement warning at alu.vhd(101): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate alu.vhd(101) " "Warning (10492): VHDL Process Statement warning at alu.vhd(101): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(102) " "Warning (10492): VHDL Process Statement warning at alu.vhd(102): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(104) " "Warning (10492): VHDL Process Statement warning at alu.vhd(104): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(104) " "Warning (10492): VHDL Process Statement warning at alu.vhd(104): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate alu.vhd(104) " "Warning (10492): VHDL Process Statement warning at alu.vhd(104): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(106) " "Warning (10492): VHDL Process Statement warning at alu.vhd(106): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(106) " "Warning (10492): VHDL Process Statement warning at alu.vhd(106): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate alu.vhd(106) " "Warning (10492): VHDL Process Statement warning at alu.vhd(106): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(110) " "Warning (10492): VHDL Process Statement warning at alu.vhd(110): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedS alu.vhd(114) " "Warning (10492): VHDL Process Statement warning at alu.vhd(114): signal \"signedS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate alu.vhd(114) " "Warning (10492): VHDL Process Statement warning at alu.vhd(114): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(115) " "Warning (10492): VHDL Process Statement warning at alu.vhd(115): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(117) " "Warning (10492): VHDL Process Statement warning at alu.vhd(117): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(117) " "Warning (10492): VHDL Process Statement warning at alu.vhd(117): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate alu.vhd(117) " "Warning (10492): VHDL Process Statement warning at alu.vhd(117): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(119) " "Warning (10492): VHDL Process Statement warning at alu.vhd(119): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(119) " "Warning (10492): VHDL Process Statement warning at alu.vhd(119): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate alu.vhd(119) " "Warning (10492): VHDL Process Statement warning at alu.vhd(119): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(123) " "Warning (10492): VHDL Process Statement warning at alu.vhd(123): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedS alu.vhd(127) " "Warning (10492): VHDL Process Statement warning at alu.vhd(127): signal \"signedS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate alu.vhd(127) " "Warning (10492): VHDL Process Statement warning at alu.vhd(127): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(128) " "Warning (10492): VHDL Process Statement warning at alu.vhd(128): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(130) " "Warning (10492): VHDL Process Statement warning at alu.vhd(130): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(130) " "Warning (10492): VHDL Process Statement warning at alu.vhd(130): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate alu.vhd(130) " "Warning (10492): VHDL Process Statement warning at alu.vhd(130): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(132) " "Warning (10492): VHDL Process Statement warning at alu.vhd(132): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(132) " "Warning (10492): VHDL Process Statement warning at alu.vhd(132): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "immediate alu.vhd(132) " "Warning (10492): VHDL Process Statement warning at alu.vhd(132): signal \"immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(136) " "Warning (10492): VHDL Process Statement warning at alu.vhd(136): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedD alu.vhd(140) " "Warning (10492): VHDL Process Statement warning at alu.vhd(140): signal \"signedD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedS alu.vhd(140) " "Warning (10492): VHDL Process Statement warning at alu.vhd(140): signal \"signedS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(143) " "Warning (10492): VHDL Process Statement warning at alu.vhd(143): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedD alu.vhd(147) " "Warning (10492): VHDL Process Statement warning at alu.vhd(147): signal \"signedD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signedS alu.vhd(147) " "Warning (10492): VHDL Process Statement warning at alu.vhd(147): signal \"signedS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dCopy alu.vhd(150) " "Warning (10492): VHDL Process Statement warning at alu.vhd(150): signal \"dCopy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "overflow alu.vhd(27) " "Warning (10631): VHDL Process Statement warning at alu.vhd(27): inferring latch(es) for signal or variable \"overflow\", which holds its previous value in one or more paths through the process" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero alu.vhd(27) " "Warning (10631): VHDL Process Statement warning at alu.vhd(27): inferring latch(es) for signal or variable \"zero\", which holds its previous value in one or more paths through the process" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "signedS alu.vhd(27) " "Warning (10631): VHDL Process Statement warning at alu.vhd(27): inferring latch(es) for signal or variable \"signedS\", which holds its previous value in one or more paths through the process" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "signedT alu.vhd(27) " "Warning (10631): VHDL Process Statement warning at alu.vhd(27): inferring latch(es) for signal or variable \"signedT\", which holds its previous value in one or more paths through the process" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "signedD alu.vhd(27) " "Warning (10631): VHDL Process Statement warning at alu.vhd(27): inferring latch(es) for signal or variable \"signedD\", which holds its previous value in one or more paths through the process" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d alu.vhd(27) " "Warning (10631): VHDL Process Statement warning at alu.vhd(27): inferring latch(es) for signal or variable \"d\", which holds its previous value in one or more paths through the process" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dCopy alu.vhd(27) " "Warning (10631): VHDL Process Statement warning at alu.vhd(27): inferring latch(es) for signal or variable \"dCopy\", which holds its previous value in one or more paths through the process" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dCopy\[0\] alu.vhd(27) " "Info (10041): Inferred latch for \"dCopy\[0\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dCopy\[1\] alu.vhd(27) " "Info (10041): Inferred latch for \"dCopy\[1\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dCopy\[2\] alu.vhd(27) " "Info (10041): Inferred latch for \"dCopy\[2\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dCopy\[3\] alu.vhd(27) " "Info (10041): Inferred latch for \"dCopy\[3\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dCopy\[4\] alu.vhd(27) " "Info (10041): Inferred latch for \"dCopy\[4\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dCopy\[5\] alu.vhd(27) " "Info (10041): Inferred latch for \"dCopy\[5\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dCopy\[6\] alu.vhd(27) " "Info (10041): Inferred latch for \"dCopy\[6\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dCopy\[7\] alu.vhd(27) " "Info (10041): Inferred latch for \"dCopy\[7\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[0\] alu.vhd(27) " "Info (10041): Inferred latch for \"d\[0\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[1\] alu.vhd(27) " "Info (10041): Inferred latch for \"d\[1\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[2\] alu.vhd(27) " "Info (10041): Inferred latch for \"d\[2\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[3\] alu.vhd(27) " "Info (10041): Inferred latch for \"d\[3\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[4\] alu.vhd(27) " "Info (10041): Inferred latch for \"d\[4\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[5\] alu.vhd(27) " "Info (10041): Inferred latch for \"d\[5\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[6\] alu.vhd(27) " "Info (10041): Inferred latch for \"d\[6\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d\[7\] alu.vhd(27) " "Info (10041): Inferred latch for \"d\[7\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedD\[0\] alu.vhd(27) " "Info (10041): Inferred latch for \"signedD\[0\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedD\[1\] alu.vhd(27) " "Info (10041): Inferred latch for \"signedD\[1\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedD\[2\] alu.vhd(27) " "Info (10041): Inferred latch for \"signedD\[2\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedD\[3\] alu.vhd(27) " "Info (10041): Inferred latch for \"signedD\[3\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedD\[4\] alu.vhd(27) " "Info (10041): Inferred latch for \"signedD\[4\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedD\[5\] alu.vhd(27) " "Info (10041): Inferred latch for \"signedD\[5\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedD\[6\] alu.vhd(27) " "Info (10041): Inferred latch for \"signedD\[6\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedD\[7\] alu.vhd(27) " "Info (10041): Inferred latch for \"signedD\[7\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedT\[0\] alu.vhd(27) " "Info (10041): Inferred latch for \"signedT\[0\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedT\[1\] alu.vhd(27) " "Info (10041): Inferred latch for \"signedT\[1\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedT\[2\] alu.vhd(27) " "Info (10041): Inferred latch for \"signedT\[2\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedT\[3\] alu.vhd(27) " "Info (10041): Inferred latch for \"signedT\[3\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedT\[4\] alu.vhd(27) " "Info (10041): Inferred latch for \"signedT\[4\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedT\[5\] alu.vhd(27) " "Info (10041): Inferred latch for \"signedT\[5\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedT\[6\] alu.vhd(27) " "Info (10041): Inferred latch for \"signedT\[6\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedT\[7\] alu.vhd(27) " "Info (10041): Inferred latch for \"signedT\[7\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedS\[0\] alu.vhd(27) " "Info (10041): Inferred latch for \"signedS\[0\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedS\[1\] alu.vhd(27) " "Info (10041): Inferred latch for \"signedS\[1\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedS\[2\] alu.vhd(27) " "Info (10041): Inferred latch for \"signedS\[2\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedS\[3\] alu.vhd(27) " "Info (10041): Inferred latch for \"signedS\[3\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedS\[4\] alu.vhd(27) " "Info (10041): Inferred latch for \"signedS\[4\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedS\[5\] alu.vhd(27) " "Info (10041): Inferred latch for \"signedS\[5\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedS\[6\] alu.vhd(27) " "Info (10041): Inferred latch for \"signedS\[6\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signedS\[7\] alu.vhd(27) " "Info (10041): Inferred latch for \"signedS\[7\]\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero alu.vhd(27) " "Info (10041): Inferred latch for \"zero\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow alu.vhd(27) " "Info (10041): Inferred latch for \"overflow\" at alu.vhd(27)" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "../controller/controller.vhd 2 1 " "Warning: Using design file ../controller/controller.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-functions " "Info: Found design unit 1: controller-functions" {  } { { "../controller/controller.vhd" "" { Text "C:/Repos/284Processor/controller/controller.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info: Found entity 1: controller" {  } { { "../controller/controller.vhd" "" { Text "C:/Repos/284Processor/controller/controller.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst12 " "Info: Elaborating entity \"controller\" for hierarchy \"controller:inst12\"" {  } { { "processor.bdf" "inst12" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { -112 1448 1624 80 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opCode controller.vhd(36) " "Warning (10492): VHDL Process Statement warning at controller.vhd(36): signal \"opCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../controller/controller.vhd" "" { Text "C:/Repos/284Processor/controller/controller.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opCode controller.vhd(39) " "Warning (10492): VHDL Process Statement warning at controller.vhd(39): signal \"opCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../controller/controller.vhd" "" { Text "C:/Repos/284Processor/controller/controller.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opCode controller.vhd(41) " "Warning (10492): VHDL Process Statement warning at controller.vhd(41): signal \"opCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../controller/controller.vhd" "" { Text "C:/Repos/284Processor/controller/controller.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opCode controller.vhd(43) " "Warning (10492): VHDL Process Statement warning at controller.vhd(43): signal \"opCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../controller/controller.vhd" "" { Text "C:/Repos/284Processor/controller/controller.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opCode controller.vhd(46) " "Warning (10492): VHDL Process Statement warning at controller.vhd(46): signal \"opCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../controller/controller.vhd" "" { Text "C:/Repos/284Processor/controller/controller.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opCode controller.vhd(49) " "Warning (10492): VHDL Process Statement warning at controller.vhd(49): signal \"opCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../controller/controller.vhd" "" { Text "C:/Repos/284Processor/controller/controller.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opCode controller.vhd(53) " "Warning (10492): VHDL Process Statement warning at controller.vhd(53): signal \"opCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../controller/controller.vhd" "" { Text "C:/Repos/284Processor/controller/controller.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst11 " "Info: Elaborating entity \"decoder\" for hierarchy \"decoder:inst11\"" {  } { { "processor.bdf" "inst11" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 80 1160 1368 240 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "../rom/lpm_rom0.vhd 2 1 " "Warning: Using design file ../rom/lpm_rom0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom0-SYN " "Info: Found design unit 1: lpm_rom0-SYN" {  } { { "../rom/lpm_rom0.vhd" "" { Text "C:/Repos/284Processor/rom/lpm_rom0.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Info: Found entity 1: lpm_rom0" {  } { { "../rom/lpm_rom0.vhd" "" { Text "C:/Repos/284Processor/rom/lpm_rom0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom0 lpm_rom0:inst29 " "Info: Elaborating entity \"lpm_rom0\" for hierarchy \"lpm_rom0:inst29\"" {  } { { "processor.bdf" "inst29" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 80 944 1104 144 "inst29" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom lpm_rom0:inst29\|lpm_rom:lpm_rom_component " "Info: Elaborating entity \"lpm_rom\" for hierarchy \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\"" {  } { { "../rom/lpm_rom0.vhd" "lpm_rom_component" { Text "C:/Repos/284Processor/rom/lpm_rom0.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component " "Info: Elaborated megafunction instantiation \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\"" {  } { { "../rom/lpm_rom0.vhd" "" { Text "C:/Repos/284Processor/rom/lpm_rom0.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component " "Info: Instantiated megafunction \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family FLEX10K " "Info: Parameter \"intended_device_family\" = \"FLEX10K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_address_control UNREGISTERED " "Info: Parameter \"lpm_address_control\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file ../Assembler/ProcessorAssembler/bin/Debug/multiply2.mif " "Info: Parameter \"lpm_file\" = \"../Assembler/ProcessorAssembler/bin/Debug/multiply2.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Info: Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ROM " "Info: Parameter \"lpm_type\" = \"LPM_ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 8 " "Info: Parameter \"lpm_widthad\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../rom/lpm_rom0.vhd" "" { Text "C:/Repos/284Processor/rom/lpm_rom0.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom " "Info: Elaborating entity \"altrom\" for hierarchy \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom lpm_rom0:inst29\|lpm_rom:lpm_rom_component " "Info: Elaborated megafunction instantiation \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\", which is child of megafunction instantiation \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "../rom/lpm_rom0.vhd" "" { Text "C:/Repos/284Processor/rom/lpm_rom0.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst3 " "Info: Elaborating entity \"PC\" for hierarchy \"PC:inst3\"" {  } { { "processor.bdf" "inst3" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 80 640 800 208 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "3-2_mux/three_two_mux.vhd 2 1 " "Warning: Using design file 3-2_mux/three_two_mux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 three_two_mux-behav " "Info: Found design unit 1: three_two_mux-behav" {  } { { "3-2_mux/three_two_mux.vhd" "" { Text "C:/Repos/284Processor/Processor/3-2_mux/three_two_mux.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 three_two_mux " "Info: Found entity 1: three_two_mux" {  } { { "3-2_mux/three_two_mux.vhd" "" { Text "C:/Repos/284Processor/Processor/3-2_mux/three_two_mux.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_two_mux three_two_mux:inst25 " "Info: Elaborating entity \"three_two_mux\" for hierarchy \"three_two_mux:inst25\"" {  } { { "processor.bdf" "inst25" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { -208 2336 2544 -80 "inst25" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "../extender/extender.vhd 2 1 " "Warning: Using design file ../extender/extender.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extender-behav " "Info: Found design unit 1: extender-behav" {  } { { "../extender/extender.vhd" "" { Text "C:/Repos/284Processor/extender/extender.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 extender " "Info: Found entity 1: extender" {  } { { "../extender/extender.vhd" "" { Text "C:/Repos/284Processor/extender/extender.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extender extender:inst27 " "Info: Elaborating entity \"extender\" for hierarchy \"extender:inst27\"" {  } { { "processor.bdf" "inst27" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { -280 1992 2152 -184 "inst27" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "two_two_mux/two_two_mux.vhd 2 1 " "Warning: Using design file two_two_mux/two_two_mux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 two_two_mux-behav " "Info: Found design unit 1: two_two_mux-behav" {  } { { "two_two_mux/two_two_mux.vhd" "" { Text "C:/Repos/284Processor/Processor/two_two_mux/two_two_mux.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 two_two_mux " "Info: Found entity 1: two_two_mux" {  } { { "two_two_mux/two_two_mux.vhd" "" { Text "C:/Repos/284Processor/Processor/two_two_mux/two_two_mux.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_two_mux two_two_mux:inst28 " "Info: Elaborating entity \"two_two_mux\" for hierarchy \"two_two_mux:inst28\"" {  } { { "processor.bdf" "inst28" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { -64 2336 2512 64 "inst28" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "../reg_file/reg_file.bdf 1 1 " "Warning: Using design file ../reg_file/reg_file.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Info: Found entity 1: reg_file" {  } { { "reg_file.bdf" "" { Schematic "c:/repos/284processor/reg_file/reg_file.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:inst31 " "Info: Elaborating entity \"reg_file\" for hierarchy \"reg_file:inst31\"" {  } { { "processor.bdf" "inst31" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 96 1624 1888 288 "inst31" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "../reg_file/mux_8/mux_8.vhd 2 1 " "Warning: Using design file ../reg_file/mux_8/mux_8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_8-behav " "Info: Found design unit 1: mux_8-behav" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux_8 " "Info: Found entity 1: mux_8" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8 reg_file:inst31\|mux_8:inst3 " "Info: Elaborating entity \"mux_8\" for hierarchy \"reg_file:inst31\|mux_8:inst3\"" {  } { { "reg_file.bdf" "inst3" { Schematic "c:/repos/284processor/reg_file/reg_file.bdf" { { 296 1192 1352 488 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_0 mux_8.vhd(27) " "Warning (10492): VHDL Process Statement warning at mux_8.vhd(27): signal \"reg_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_1 mux_8.vhd(28) " "Warning (10492): VHDL Process Statement warning at mux_8.vhd(28): signal \"reg_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_2 mux_8.vhd(29) " "Warning (10492): VHDL Process Statement warning at mux_8.vhd(29): signal \"reg_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_3 mux_8.vhd(30) " "Warning (10492): VHDL Process Statement warning at mux_8.vhd(30): signal \"reg_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_4 mux_8.vhd(31) " "Warning (10492): VHDL Process Statement warning at mux_8.vhd(31): signal \"reg_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_5 mux_8.vhd(32) " "Warning (10492): VHDL Process Statement warning at mux_8.vhd(32): signal \"reg_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_6 mux_8.vhd(33) " "Warning (10492): VHDL Process Statement warning at mux_8.vhd(33): signal \"reg_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_7 mux_8.vhd(34) " "Warning (10492): VHDL Process Statement warning at mux_8.vhd(34): signal \"reg_7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8dffe reg_file:inst31\|8dffe:inst6 " "Info: Elaborating entity \"8dffe\" for hierarchy \"reg_file:inst31\|8dffe:inst6\"" {  } { { "reg_file.bdf" "inst6" { Schematic "c:/repos/284processor/reg_file/reg_file.bdf" { { 16 96 216 240 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_file:inst31\|8dffe:inst6 " "Info: Elaborated megafunction instantiation \"reg_file:inst31\|8dffe:inst6\"" {  } { { "reg_file.bdf" "" { Schematic "c:/repos/284processor/reg_file/reg_file.bdf" { { 16 96 216 240 "inst6" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "../reg_file/demux_8/demux_8.vhd 2 1 " "Warning: Using design file ../reg_file/demux_8/demux_8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux_8-Behavioral " "Info: Found design unit 1: demux_8-Behavioral" {  } { { "../reg_file/demux_8/demux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/demux_8/demux_8.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 demux_8 " "Info: Found entity 1: demux_8" {  } { { "../reg_file/demux_8/demux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/demux_8/demux_8.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_8 reg_file:inst31\|demux_8:inst1 " "Info: Elaborating entity \"demux_8\" for hierarchy \"reg_file:inst31\|demux_8:inst1\"" {  } { { "reg_file.bdf" "inst1" { Schematic "c:/repos/284processor/reg_file/reg_file.bdf" { { -192 408 520 0 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_mux ram_mux:inst13 " "Info: Elaborating entity \"ram_mux\" for hierarchy \"ram_mux:inst13\"" {  } { { "processor.bdf" "inst13" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 88 3496 3632 168 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX ram_mux:inst13\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"ram_mux:inst13\|LPM_MUX:lpm_mux_component\"" {  } { { "mux/ram_mux.vhd" "lpm_mux_component" { Text "C:/Repos/284Processor/Processor/mux/ram_mux.vhd" 87 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_mux:inst13\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"ram_mux:inst13\|LPM_MUX:lpm_mux_component\"" {  } { { "mux/ram_mux.vhd" "" { Text "C:/Repos/284Processor/Processor/mux/ram_mux.vhd" 87 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_mux:inst13\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"ram_mux:inst13\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mux/ram_mux.vhd" "" { Text "C:/Repos/284Processor/Processor/mux/ram_mux.vhd" 87 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift ram_mux:inst13\|LPM_MUX:lpm_mux_component\|altshift:external_latency_ffs " "Info: Elaborating entity \"altshift\" for hierarchy \"ram_mux:inst13\|LPM_MUX:lpm_mux_component\|altshift:external_latency_ffs\"" {  } { { "LPM_MUX.tdf" "external_latency_ffs" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf" 96 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ram_mux:inst13\|LPM_MUX:lpm_mux_component\|altshift:external_latency_ffs ram_mux:inst13\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"ram_mux:inst13\|LPM_MUX:lpm_mux_component\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ram_mux:inst13\|LPM_MUX:lpm_mux_component\"" {  } { { "LPM_MUX.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf" 96 2 0 } } { "mux/ram_mux.vhd" "" { Text "C:/Repos/284Processor/Processor/mux/ram_mux.vhd" 87 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxlut ram_mux:inst13\|LPM_MUX:lpm_mux_component\|muxlut:\$00009 " "Info: Elaborating entity \"muxlut\" for hierarchy \"ram_mux:inst13\|LPM_MUX:lpm_mux_component\|muxlut:\$00009\"" {  } { { "LPM_MUX.tdf" "\$00009" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf" 207 21 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ram_mux:inst13\|LPM_MUX:lpm_mux_component\|muxlut:\$00009 ram_mux:inst13\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"ram_mux:inst13\|LPM_MUX:lpm_mux_component\|muxlut:\$00009\", which is child of megafunction instantiation \"ram_mux:inst13\|LPM_MUX:lpm_mux_component\"" {  } { { "LPM_MUX.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/LPM_MUX.tdf" 207 21 0 } } { "mux/ram_mux.vhd" "" { Text "C:/Repos/284Processor/Processor/mux/ram_mux.vhd" 87 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "display_buddy/display_buddy.vhd 2 1 " "Warning: Using design file display_buddy/display_buddy.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_buddy-behav " "Info: Found design unit 1: display_buddy-behav" {  } { { "display_buddy/display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 display_buddy " "Info: Found entity 1: display_buddy" {  } { { "display_buddy/display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_buddy display_buddy:inst8 " "Info: Elaborating entity \"display_buddy\" for hierarchy \"display_buddy:inst8\"" {  } { { "processor.bdf" "inst8" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 80 2512 2728 240 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq0 lpm_ram_dq0:inst9 " "Info: Elaborating entity \"lpm_ram_dq0\" for hierarchy \"lpm_ram_dq0:inst9\"" {  } { { "processor.bdf" "inst9" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 88 2976 3136 208 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component " "Info: Elaborating entity \"lpm_ram_dq\" for hierarchy \"lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "../RAM/lpm_ram_dq0.vhd" "lpm_ram_dq_component" { Text "C:/Repos/284Processor/RAM/lpm_ram_dq0.vhd" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component " "Info: Elaborated megafunction instantiation \"lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "../RAM/lpm_ram_dq0.vhd" "" { Text "C:/Repos/284Processor/RAM/lpm_ram_dq0.vhd" 82 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component " "Info: Instantiated megafunction \"lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family FLEX10K " "Info: Parameter \"intended_device_family\" = \"FLEX10K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_address_control REGISTERED " "Info: Parameter \"lpm_address_control\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_indata REGISTERED " "Info: Parameter \"lpm_indata\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Info: Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_RAM_DQ " "Info: Parameter \"lpm_type\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 8 " "Info: Parameter \"lpm_widthad\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../RAM/lpm_ram_dq0.vhd" "" { Text "C:/Repos/284Processor/RAM/lpm_ram_dq0.vhd" 82 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component " "Info: Elaborated megafunction instantiation \"lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\", which is child of megafunction instantiation \"lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } } { "../RAM/lpm_ram_dq0.vhd" "" { Text "C:/Repos/284Processor/RAM/lpm_ram_dq0.vhd" 82 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux1 lpm_mux1:inst22 " "Info: Elaborating entity \"lpm_mux1\" for hierarchy \"lpm_mux1:inst22\"" {  } { { "processor.bdf" "inst22" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { -40 2728 2864 40 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addOne addOne:inst6 " "Info: Elaborating entity \"addOne\" for hierarchy \"addOne:inst6\"" {  } { { "processor.bdf" "inst6" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { -64 928 1088 32 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext sign_ext:inst14 " "Info: Elaborating entity \"sign_ext\" for hierarchy \"sign_ext:inst14\"" {  } { { "processor.bdf" "inst14" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 440 1504 1664 536 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Info: Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "addOne:inst6\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"addOne:inst6\|Add0\"" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "Add0" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:inst32\|Add2 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:inst32\|Add2\"" {  } { { "../alu/alu.vhd" "Add2" { Text "C:/Repos/284Processor/alu/alu.vhd" 82 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:inst32\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:inst32\|Add0\"" {  } { { "../alu/alu.vhd" "Add0" { Text "C:/Repos/284Processor/alu/alu.vhd" 46 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:inst32\|Add3 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:inst32\|Add3\"" {  } { { "../alu/alu.vhd" "Add3" { Text "C:/Repos/284Processor/alu/alu.vhd" 88 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:inst32\|Add4 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:inst32\|Add4\"" {  } { { "../alu/alu.vhd" "Add4" { Text "C:/Repos/284Processor/alu/alu.vhd" 101 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:inst32\|Add5 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:inst32\|Add5\"" {  } { { "../alu/alu.vhd" "Add5" { Text "C:/Repos/284Processor/alu/alu.vhd" 114 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:inst32\|Add6 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:inst32\|Add6\"" {  } { { "../alu/alu.vhd" "Add6" { Text "C:/Repos/284Processor/alu/alu.vhd" 127 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:inst32\|Add7 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:inst32\|Add7\"" {  } { { "../alu/alu.vhd" "Add7" { Text "C:/Repos/284Processor/alu/alu.vhd" 147 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Clock1Hz:inst\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Clock1Hz:inst\|Add0\"" {  } { { "clock1hz.vhd" "Add0" { Text "C:/Repos/284Processor/Processor/clock1hz.vhd" 24 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "addOne:inst6\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"addOne:inst6\|lpm_add_sub:Add0\"" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "addOne:inst6\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"addOne:inst6\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "addOne:inst6\|lpm_add_sub:Add0\|addcore:adder addOne:inst6\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"addOne:inst6\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"addOne:inst6\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "addOne:inst6\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node addOne:inst6\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"addOne:inst6\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"addOne:inst6\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "addOne:inst6\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node addOne:inst6\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"addOne:inst6\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"addOne:inst6\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "addOne:inst6\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs addOne:inst6\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"addOne:inst6\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"addOne:inst6\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "addOne:inst6\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs addOne:inst6\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"addOne:inst6\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"addOne:inst6\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst32\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"alu:inst32\|lpm_add_sub:Add2\"" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 82 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst32\|lpm_add_sub:Add2 " "Info: Instantiated megafunction \"alu:inst32\|lpm_add_sub:Add2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 82 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst32\|lpm_add_sub:Add2\|addcore:adder alu:inst32\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"alu:inst32\|lpm_add_sub:Add2\|addcore:adder\", which is child of megafunction instantiation \"alu:inst32\|lpm_add_sub:Add2\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 82 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst32\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:oflow_node alu:inst32\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"alu:inst32\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"alu:inst32\|lpm_add_sub:Add2\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 82 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst32\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node alu:inst32\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"alu:inst32\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"alu:inst32\|lpm_add_sub:Add2\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 82 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst32\|lpm_add_sub:Add2\|altshift:result_ext_latency_ffs alu:inst32\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"alu:inst32\|lpm_add_sub:Add2\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"alu:inst32\|lpm_add_sub:Add2\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 82 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst32\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alu:inst32\|lpm_add_sub:Add0\"" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 46 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst32\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"alu:inst32\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Info: Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 46 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst32\|lpm_add_sub:Add0\|addcore:adder alu:inst32\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alu:inst32\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"alu:inst32\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 46 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst32\|lpm_add_sub:Add3 " "Info: Elaborated megafunction instantiation \"alu:inst32\|lpm_add_sub:Add3\"" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 88 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst32\|lpm_add_sub:Add3 " "Info: Instantiated megafunction \"alu:inst32\|lpm_add_sub:Add3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 88 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst32\|lpm_add_sub:Add4 " "Info: Elaborated megafunction instantiation \"alu:inst32\|lpm_add_sub:Add4\"" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 101 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst32\|lpm_add_sub:Add4 " "Info: Instantiated megafunction \"alu:inst32\|lpm_add_sub:Add4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 101 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst32\|lpm_add_sub:Add4\|addcore:adder alu:inst32\|lpm_add_sub:Add4 " "Info: Elaborated megafunction instantiation \"alu:inst32\|lpm_add_sub:Add4\|addcore:adder\", which is child of megafunction instantiation \"alu:inst32\|lpm_add_sub:Add4\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 101 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock1Hz:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"Clock1Hz:inst\|lpm_add_sub:Add0\"" {  } { { "clock1hz.vhd" "" { Text "C:/Repos/284Processor/Processor/clock1hz.vhd" 24 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clock1Hz:inst\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"Clock1Hz:inst\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 17 " "Info: Parameter \"LPM_WIDTH\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "clock1hz.vhd" "" { Text "C:/Repos/284Processor/Processor/clock1hz.vhd" 24 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Clock1Hz:inst\|lpm_add_sub:Add0\|addcore:adder Clock1Hz:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"Clock1Hz:inst\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"Clock1Hz:inst\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "clock1hz.vhd" "" { Text "C:/Repos/284Processor/Processor/clock1hz.vhd" 24 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Clock1Hz:inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node Clock1Hz:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"Clock1Hz:inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"Clock1Hz:inst\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "clock1hz.vhd" "" { Text "C:/Repos/284Processor/Processor/clock1hz.vhd" 24 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Clock1Hz:inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node Clock1Hz:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"Clock1Hz:inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"Clock1Hz:inst\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "clock1hz.vhd" "" { Text "C:/Repos/284Processor/Processor/clock1hz.vhd" 24 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Clock1Hz:inst\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs Clock1Hz:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"Clock1Hz:inst\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"Clock1Hz:inst\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "clock1hz.vhd" "" { Text "C:/Repos/284Processor/Processor/clock1hz.vhd" 24 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Warning: Always-enabled tri-state buffer(s) removed" { { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[15\] instruction\[15\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[15\]\" to the node \"instruction\[15\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[15\] op_code\[3\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[15\]\" to the node \"op_code\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[14\] instruction\[14\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[14\]\" to the node \"instruction\[14\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[14\] op_code\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[14\]\" to the node \"op_code\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[13\] instruction\[13\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[13\]\" to the node \"instruction\[13\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[13\] op_code\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[13\]\" to the node \"op_code\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[12\] instruction\[12\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[12\]\" to the node \"instruction\[12\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[12\] op_code\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[12\]\" to the node \"op_code\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[7\] instruction\[7\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[7\]\" to the node \"instruction\[7\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[6\] instruction\[6\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[6\]\" to the node \"instruction\[6\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[8\] instruction\[8\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[8\]\" to the node \"instruction\[8\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[5\] instruction\[5\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[5\]\" to the node \"instruction\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[5\] imm\[5\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[5\]\" to the node \"imm\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[4\] instruction\[4\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[4\]\" to the node \"instruction\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[4\] imm\[4\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[4\]\" to the node \"imm\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[3\] instruction\[3\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[3\]\" to the node \"instruction\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[3\] imm\[3\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[3\]\" to the node \"imm\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[2\] instruction\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[2\]\" to the node \"instruction\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[2\] alu_code\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[2\]\" to the node \"alu_code\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[2\] imm\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[2\]\" to the node \"imm\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[1\] instruction\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[1\]\" to the node \"instruction\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[1\] alu_code\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[1\]\" to the node \"alu_code\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[1\] imm\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[1\]\" to the node \"imm\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[0\] instruction\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[0\]\" to the node \"instruction\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[0\] alu_code\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[0\]\" to the node \"alu_code\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[0\] imm\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[0\]\" to the node \"imm\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[11\] instruction\[11\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[11\]\" to the node \"instruction\[11\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[11\] rd_out\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[11\]\" to the node \"rd_out\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[10\] instruction\[10\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[10\]\" to the node \"instruction\[10\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[10\] rd_out\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[10\]\" to the node \"rd_out\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[9\] instruction\[9\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[9\]\" to the node \"instruction\[9\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[9\] rd_out\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[9\]\" to the node \"rd_out\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[15\] controller:inst12\|LessThan0 " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[15\]\" to the node \"controller:inst12\|LessThan0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[14\] controller:inst12\|LessThan0 " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[14\]\" to the node \"controller:inst12\|LessThan0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[13\] controller:inst12\|process_0 " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[13\]\" to the node \"controller:inst12\|process_0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[12\] alu:inst32\|Mux37 " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[12\]\" to the node \"alu:inst32\|Mux37\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[7\] reg_file:inst31\|mux_8:inst\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[7\]\" to the node \"reg_file:inst31\|mux_8:inst\|Mux0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[6\] reg_file:inst31\|mux_8:inst\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[6\]\" to the node \"reg_file:inst31\|mux_8:inst\|Mux0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[8\] reg_file:inst31\|mux_8:inst\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[8\]\" to the node \"reg_file:inst31\|mux_8:inst\|Mux0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[5\] reg_file:inst31\|mux_8:inst2\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[5\]\" to the node \"reg_file:inst31\|mux_8:inst2\|Mux0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[4\] reg_file:inst31\|mux_8:inst2\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[4\]\" to the node \"reg_file:inst31\|mux_8:inst2\|Mux0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[3\] reg_file:inst31\|mux_8:inst2\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[3\]\" to the node \"reg_file:inst31\|mux_8:inst2\|Mux0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[2\] alu:inst32\|Mux9 " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[2\]\" to the node \"alu:inst32\|Mux9\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[1\] alu:inst32\|Mux11 " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[1\]\" to the node \"alu:inst32\|Mux11\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[0\] alu:inst32\|Mux11 " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[0\]\" to the node \"alu:inst32\|Mux11\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[11\] reg_file:inst31\|mux_8:inst20\|Mux7 " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[11\]\" to the node \"reg_file:inst31\|mux_8:inst20\|Mux7\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[10\] reg_file:inst31\|mux_8:inst20\|Mux7 " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[10\]\" to the node \"reg_file:inst31\|mux_8:inst20\|Mux7\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[9\] reg_file:inst31\|mux_8:inst20\|Mux7 " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|otri\[9\]\" to the node \"reg_file:inst31\|mux_8:inst20\|Mux7\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst32\|zero " "Warning: Latch alu:inst32\|zero has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst32\|d\[7\] " "Warning: Latch alu:inst32\|d\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst32\|d\[6\] " "Warning: Latch alu:inst32\|d\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst32\|d\[5\] " "Warning: Latch alu:inst32\|d\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst32\|d\[4\] " "Warning: Latch alu:inst32\|d\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst32\|d\[3\] " "Warning: Latch alu:inst32\|d\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst32\|d\[2\] " "Warning: Latch alu:inst32\|d\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst32\|d\[1\] " "Warning: Latch alu:inst32\|d\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst32\|d\[0\] " "Warning: Latch alu:inst32\|d\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst32\|dCopy\[1\] " "Warning: Latch alu:inst32\|dCopy\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 21 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst32\|dCopy\[2\] " "Warning: Latch alu:inst32\|dCopy\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 21 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst32\|dCopy\[3\] " "Warning: Latch alu:inst32\|dCopy\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 21 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst32\|dCopy\[4\] " "Warning: Latch alu:inst32\|dCopy\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 21 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst32\|dCopy\[5\] " "Warning: Latch alu:inst32\|dCopy\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 21 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst32\|dCopy\[6\] " "Warning: Latch alu:inst32\|dCopy\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 21 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst32\|dCopy\[7\] " "Warning: Latch alu:inst32\|dCopy\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 21 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst32\|dCopy\[0\] " "Warning: Latch alu:inst32\|dCopy\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 21 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "imm\[7\] GND " "Warning (13410): Pin \"imm\[7\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 616 2864 3040 632 "imm\[7..0\]" "" } { 176 1368 1432 192 "imm\[5..0\]" "" } { 608 2792 2864 624 "imm\[7..0\]" "" } { -264 1944 1992 -248 "imm\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "imm\[6\] GND " "Warning (13410): Pin \"imm\[6\]\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 616 2864 3040 632 "imm\[7..0\]" "" } { 176 1368 1432 192 "imm\[5..0\]" "" } { 608 2792 2864 624 "imm\[7..0\]" "" } { -264 1944 1992 -248 "imm\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "clk_out GND " "Warning (13410): Pin \"clk_out\" is stuck at GND" {  } { { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 32 296 472 48 "clk_out" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_CARRY_SINGLE_TO_DOUBLE" "1 " "Info: Converted 1 single input CARRY primitives to CARRY_SUM primitives" {  } {  } 0 0 "Converted %1!d! single input CARRY primitives to CARRY_SUM primitives" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "907 " "Info: Implemented 907 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Info: Implemented 14 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "120 " "Info: Implemented 120 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "749 " "Info: Implemented 749 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Info: Implemented 24 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 205 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 205 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "256 " "Info: Peak virtual memory: 256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 09:04:50 2013 " "Info: Processing ended: Thu Dec 19 09:04:50 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 09:04:51 2013 " "Info: Processing started: Thu Dec 19 09:04:51 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off processor -c processor " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "processor EPF10K70RC240-4 " "Info: Selected device EPF10K70RC240-4 for design \"processor\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "27 " "Info: Inserted 27 logic cells in first fitting attempt" {  } {  } 0 0 "Inserted %1!d! logic cells in first fitting attempt" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk " "Warning: Node \"clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Thu Dec 19 2013 09:04:51 " "Info: Started fitting attempt 1 on Thu Dec 19 2013 at 09:04:51" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info: Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Info: Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "240 " "Info: Peak virtual memory: 240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 09:05:03 2013 " "Info: Processing ended: Thu Dec 19 09:05:03 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Info: Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 09:05:04 2013 " "Info: Processing started: Thu Dec 19 09:05:04 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off processor -c processor " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 09:05:04 2013 " "Info: Processing ended: Thu Dec 19 09:05:04 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 09:05:05 2013 " "Info: Processing started: Thu Dec 19 09:05:05 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off processor -c processor " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|zero " "Warning: Node \"alu:inst32\|zero\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|d\[7\] " "Warning: Node \"alu:inst32\|d\[7\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|d\[6\] " "Warning: Node \"alu:inst32\|d\[6\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|d\[5\] " "Warning: Node \"alu:inst32\|d\[5\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|d\[4\] " "Warning: Node \"alu:inst32\|d\[4\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|d\[3\] " "Warning: Node \"alu:inst32\|d\[3\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|d\[2\] " "Warning: Node \"alu:inst32\|d\[2\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|d\[1\] " "Warning: Node \"alu:inst32\|d\[1\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|d\[0\] " "Warning: Node \"alu:inst32\|d\[0\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedT\[7\] " "Warning: Node \"alu:inst32\|signedT\[7\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedT\[6\] " "Warning: Node \"alu:inst32\|signedT\[6\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedT\[5\] " "Warning: Node \"alu:inst32\|signedT\[5\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedT\[4\] " "Warning: Node \"alu:inst32\|signedT\[4\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedT\[3\] " "Warning: Node \"alu:inst32\|signedT\[3\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedT\[2\] " "Warning: Node \"alu:inst32\|signedT\[2\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedT\[0\] " "Warning: Node \"alu:inst32\|signedT\[0\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedS\[1\] " "Warning: Node \"alu:inst32\|signedS\[1\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedS\[0\] " "Warning: Node \"alu:inst32\|signedS\[0\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedS\[3\] " "Warning: Node \"alu:inst32\|signedS\[3\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedS\[2\] " "Warning: Node \"alu:inst32\|signedS\[2\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedT\[1\] " "Warning: Node \"alu:inst32\|signedT\[1\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedS\[5\] " "Warning: Node \"alu:inst32\|signedS\[5\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedS\[4\] " "Warning: Node \"alu:inst32\|signedS\[4\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedS\[7\] " "Warning: Node \"alu:inst32\|signedS\[7\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedS\[6\] " "Warning: Node \"alu:inst32\|signedS\[6\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|dCopy\[7\] " "Warning: Node \"alu:inst32\|dCopy\[7\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|dCopy\[6\] " "Warning: Node \"alu:inst32\|dCopy\[6\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|dCopy\[5\] " "Warning: Node \"alu:inst32\|dCopy\[5\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|dCopy\[4\] " "Warning: Node \"alu:inst32\|dCopy\[4\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|dCopy\[3\] " "Warning: Node \"alu:inst32\|dCopy\[3\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|dCopy\[2\] " "Warning: Node \"alu:inst32\|dCopy\[2\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|dCopy\[1\] " "Warning: Node \"alu:inst32\|dCopy\[1\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedD\[6\] " "Warning: Node \"alu:inst32\|signedD\[6\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedD\[5\] " "Warning: Node \"alu:inst32\|signedD\[5\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedD\[4\] " "Warning: Node \"alu:inst32\|signedD\[4\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedD\[3\] " "Warning: Node \"alu:inst32\|signedD\[3\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedD\[2\] " "Warning: Node \"alu:inst32\|signedD\[2\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedD\[1\] " "Warning: Node \"alu:inst32\|signedD\[1\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedD\[0\] " "Warning: Node \"alu:inst32\|signedD\[0\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|signedD\[7\] " "Warning: Node \"alu:inst32\|signedD\[7\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst32\|dCopy\[0\] " "Warning: Node \"alu:inst32\|dCopy\[0\]\" is a latch" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_fast " "Info: Assuming node \"clk_fast\" is an undefined clock" {  } { { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 232 -160 8 248 "clk_fast" "" } { 128 64 114 144 "clk_fast" "" } { 224 8 64 240 "clk_fast" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_fast" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "17 " "Warning: Found 17 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_splitter:inst2\|out_clk2 " "Info: Detected ripple clock \"clock_splitter:inst2\|out_clk2\" as buffer" {  } { { "clock_splitter.vhd" "" { Text "C:/Repos/284Processor/Processor/clock_splitter.vhd" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_splitter:inst2\|out_clk2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|pre_count\[7\] " "Info: Detected ripple clock \"PC:inst3\|pre_count\[7\]\" as buffer" {  } { { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|pre_count\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|pre_count\[6\] " "Info: Detected ripple clock \"PC:inst3\|pre_count\[6\]\" as buffer" {  } { { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|pre_count\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|pre_count\[5\] " "Info: Detected ripple clock \"PC:inst3\|pre_count\[5\]\" as buffer" {  } { { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|pre_count\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|pre_count\[4\] " "Info: Detected ripple clock \"PC:inst3\|pre_count\[4\]\" as buffer" {  } { { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|pre_count\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|pre_count\[3\] " "Info: Detected ripple clock \"PC:inst3\|pre_count\[3\]\" as buffer" {  } { { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|pre_count\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|pre_count\[2\] " "Info: Detected ripple clock \"PC:inst3\|pre_count\[2\]\" as buffer" {  } { { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|pre_count\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|pre_count\[1\] " "Info: Detected ripple clock \"PC:inst3\|pre_count\[1\]\" as buffer" {  } { { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|pre_count\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|pre_count\[0\] " "Info: Detected ripple clock \"PC:inst3\|pre_count\[0\]\" as buffer" {  } { { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|pre_count\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock1Hz:inst\|clockTmp " "Info: Detected ripple clock \"Clock1Hz:inst\|clockTmp\" as buffer" {  } { { "clock1hz.vhd" "" { Text "C:/Repos/284Processor/Processor/clock1hz.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1Hz:inst\|clockTmp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_splitter:inst2\|out_clk1 " "Info: Detected ripple clock \"clock_splitter:inst2\|out_clk1\" as buffer" {  } { { "clock_splitter.vhd" "" { Text "C:/Repos/284Processor/Processor/clock_splitter.vhd" 9 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_splitter:inst2\|out_clk1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_fast register alu:inst32\|zero memory lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[7\]~reg_ra3 8.22 MHz 121.6 ns Internal " "Info: Clock \"clk_fast\" has Internal fmax of 8.22 MHz between source register \"alu:inst32\|zero\" and destination memory \"lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[7\]~reg_ra3\" (period= 121.6 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.500 ns + Longest register memory " "Info: + Longest register to memory delay is 18.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns alu:inst32\|zero 1 REG LC1_G24 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_G24; Fanout = 3; REG Node = 'alu:inst32\|zero'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu:inst32|zero } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 3.200 ns inst26~4 2 COMB LC6_G24 1 " "Info: 2: + IC(0.500 ns) + CELL(2.700 ns) = 3.200 ns; Loc. = LC6_G24; Fanout = 1; COMB Node = 'inst26~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { alu:inst32|zero inst26~4 } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { -88 2144 2208 -40 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 6.100 ns inst26~9 3 COMB LC2_G24 8 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 6.100 ns; Loc. = LC2_G24; Fanout = 8; COMB Node = 'inst26~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { inst26~4 inst26~9 } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { -88 2144 2208 -40 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(2.700 ns) 13.600 ns lpm_mux1:inst22\|lpm_mux:lpm_mux_component\|muxlut:\$00015\|result_node~2 4 COMB LC1_E24 16 " "Info: 4: + IC(4.800 ns) + CELL(2.700 ns) = 13.600 ns; Loc. = LC1_E24; Fanout = 16; COMB Node = 'lpm_mux1:inst22\|lpm_mux:lpm_mux_component\|muxlut:\$00015\|result_node~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { inst26~9 lpm_mux1:inst22|lpm_mux:lpm_mux_component|muxlut:$00015|result_node~2 } "NODE_NAME" } } { "muxlut.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 128 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.900 ns) + CELL(0.000 ns) 18.500 ns lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[7\]~reg_ra3 5 MEM EC2_B 1 " "Info: 5: + IC(4.900 ns) + CELL(0.000 ns) = 18.500 ns; Loc. = EC2_B; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[7\]~reg_ra3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { lpm_mux1:inst22|lpm_mux:lpm_mux_component|muxlut:$00015|result_node~2 lpm_ram_dq0:inst9|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_ra3 } "NODE_NAME" } } { "altram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.800 ns ( 42.16 % ) " "Info: Total cell delay = 7.800 ns ( 42.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.700 ns ( 57.84 % ) " "Info: Total interconnect delay = 10.700 ns ( 57.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.500 ns" { alu:inst32|zero inst26~4 inst26~9 lpm_mux1:inst22|lpm_mux:lpm_mux_component|muxlut:$00015|result_node~2 lpm_ram_dq0:inst9|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_ra3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.500 ns" { alu:inst32|zero {} inst26~4 {} inst26~9 {} lpm_mux1:inst22|lpm_mux:lpm_mux_component|muxlut:$00015|result_node~2 {} lpm_ram_dq0:inst9|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_ra3 {} } { 0.000ns 0.500ns 0.500ns 4.800ns 4.900ns } { 0.000ns 2.700ns 2.400ns 2.700ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-40.500 ns - Smallest " "Info: - Smallest clock skew is -40.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_fast destination 20.800 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk_fast\" to destination memory is 20.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_fast 1 CLK PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 18; CLK Node = 'clk_fast'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_fast } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 232 -160 8 248 "clk_fast" "" } { 128 64 114 144 "clk_fast" "" } { 224 8 64 240 "clk_fast" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst\|clockTmp 2 REG LC6_I17 5 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC6_I17; Fanout = 5; REG Node = 'Clock1Hz:inst\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk_fast Clock1Hz:inst|clockTmp } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Repos/284Processor/Processor/clock1hz.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.400 ns) 12.600 ns clock_splitter:inst2\|out_clk2 3 REG LC1_I10 246 " "Info: 3: + IC(2.800 ns) + CELL(1.400 ns) = 12.600 ns; Loc. = LC1_I10; Fanout = 246; REG Node = 'clock_splitter:inst2\|out_clk2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk2 } "NODE_NAME" } } { "clock_splitter.vhd" "" { Text "C:/Repos/284Processor/Processor/clock_splitter.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.200 ns) + CELL(0.000 ns) 20.800 ns lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[7\]~reg_ra3 4 MEM EC2_B 1 " "Info: 4: + IC(8.200 ns) + CELL(0.000 ns) = 20.800 ns; Loc. = EC2_B; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst9\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\|q\[7\]~reg_ra3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { clock_splitter:inst2|out_clk2 lpm_ram_dq0:inst9|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_ra3 } "NODE_NAME" } } { "altram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.700 ns ( 27.40 % ) " "Info: Total cell delay = 5.700 ns ( 27.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.100 ns ( 72.60 % ) " "Info: Total interconnect delay = 15.100 ns ( 72.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.800 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk2 lpm_ram_dq0:inst9|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_ra3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.800 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst2|out_clk2 {} lpm_ram_dq0:inst9|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_ra3 {} } { 0.000ns 0.000ns 4.100ns 2.800ns 8.200ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_fast source 61.300 ns - Longest register " "Info: - Longest clock path from clock \"clk_fast\" to source register is 61.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_fast 1 CLK PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 18; CLK Node = 'clk_fast'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_fast } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 232 -160 8 248 "clk_fast" "" } { 128 64 114 144 "clk_fast" "" } { 224 8 64 240 "clk_fast" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst\|clockTmp 2 REG LC6_I17 5 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC6_I17; Fanout = 5; REG Node = 'Clock1Hz:inst\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk_fast Clock1Hz:inst|clockTmp } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Repos/284Processor/Processor/clock1hz.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.400 ns) 12.600 ns clock_splitter:inst2\|out_clk1 3 REG LC2_I10 10 " "Info: 3: + IC(2.800 ns) + CELL(1.400 ns) = 12.600 ns; Loc. = LC2_I10; Fanout = 10; REG Node = 'clock_splitter:inst2\|out_clk1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk1 } "NODE_NAME" } } { "clock_splitter.vhd" "" { Text "C:/Repos/284Processor/Processor/clock_splitter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.200 ns) + CELL(1.400 ns) 20.200 ns PC:inst3\|pre_count\[7\] 4 REG LC1_G26 17 " "Info: 4: + IC(6.200 ns) + CELL(1.400 ns) = 20.200 ns; Loc. = LC1_G26; Fanout = 17; REG Node = 'PC:inst3\|pre_count\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { clock_splitter:inst2|out_clk1 PC:inst3|pre_count[7] } "NODE_NAME" } } { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(12.600 ns) 35.700 ns lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0 5 MEM EC1_G 1 " "Info: 5: + IC(2.900 ns) + CELL(12.600 ns) = 35.700 ns; Loc. = EC1_G; Fanout = 1; MEM Node = 'lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.500 ns" { PC:inst3|pre_count[7] lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 38.200 ns lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\] 6 MEM EC1_G 37 " "Info: 6: + IC(0.000 ns) + CELL(2.500 ns) = 38.200 ns; Loc. = EC1_G; Fanout = 37; MEM Node = 'lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.100 ns) + CELL(2.700 ns) 50.000 ns controller:inst12\|process_0~3 7 COMB LC5_E6 2 " "Info: 7: + IC(9.100 ns) + CELL(2.700 ns) = 50.000 ns; Loc. = LC5_E6; Fanout = 2; COMB Node = 'controller:inst12\|process_0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.800 ns" { lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14] controller:inst12|process_0~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 52.900 ns controller:inst12\|aluFlag~4 8 COMB LC1_E6 27 " "Info: 8: + IC(0.500 ns) + CELL(2.400 ns) = 52.900 ns; Loc. = LC1_E6; Fanout = 27; COMB Node = 'controller:inst12\|aluFlag~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { controller:inst12|process_0~3 controller:inst12|aluFlag~4 } "NODE_NAME" } } { "../controller/controller.vhd" "" { Text "C:/Repos/284Processor/controller/controller.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.700 ns) + CELL(2.700 ns) 61.300 ns alu:inst32\|zero 9 REG LC1_G24 3 " "Info: 9: + IC(5.700 ns) + CELL(2.700 ns) = 61.300 ns; Loc. = LC1_G24; Fanout = 3; REG Node = 'alu:inst32\|zero'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.400 ns" { controller:inst12|aluFlag~4 alu:inst32|zero } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "30.000 ns ( 48.94 % ) " "Info: Total cell delay = 30.000 ns ( 48.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "31.300 ns ( 51.06 % ) " "Info: Total interconnect delay = 31.300 ns ( 51.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "61.300 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk1 PC:inst3|pre_count[7] lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14] controller:inst12|process_0~3 controller:inst12|aluFlag~4 alu:inst32|zero } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "61.300 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst2|out_clk1 {} PC:inst3|pre_count[7] {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14] {} controller:inst12|process_0~3 {} controller:inst12|aluFlag~4 {} alu:inst32|zero {} } { 0.000ns 0.000ns 4.100ns 2.800ns 6.200ns 2.900ns 0.000ns 9.100ns 0.500ns 5.700ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.400ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.800 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk2 lpm_ram_dq0:inst9|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_ra3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.800 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst2|out_clk2 {} lpm_ram_dq0:inst9|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_ra3 {} } { 0.000ns 0.000ns 4.100ns 2.800ns 8.200ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "61.300 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk1 PC:inst3|pre_count[7] lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14] controller:inst12|process_0~3 controller:inst12|aluFlag~4 alu:inst32|zero } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "61.300 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst2|out_clk1 {} PC:inst3|pre_count[7] {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14] {} controller:inst12|process_0~3 {} controller:inst12|aluFlag~4 {} alu:inst32|zero {} } { 0.000ns 0.000ns 4.100ns 2.800ns 6.200ns 2.900ns 0.000ns 9.100ns 0.500ns 5.700ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.400ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.800 ns + " "Info: + Micro setup delay of destination is 1.800 ns" {  } { { "altram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 15 -1 0 } } { "altram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.500 ns" { alu:inst32|zero inst26~4 inst26~9 lpm_mux1:inst22|lpm_mux:lpm_mux_component|muxlut:$00015|result_node~2 lpm_ram_dq0:inst9|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_ra3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.500 ns" { alu:inst32|zero {} inst26~4 {} inst26~9 {} lpm_mux1:inst22|lpm_mux:lpm_mux_component|muxlut:$00015|result_node~2 {} lpm_ram_dq0:inst9|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_ra3 {} } { 0.000ns 0.500ns 0.500ns 4.800ns 4.900ns } { 0.000ns 2.700ns 2.400ns 2.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.800 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk2 lpm_ram_dq0:inst9|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_ra3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.800 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst2|out_clk2 {} lpm_ram_dq0:inst9|lpm_ram_dq:lpm_ram_dq_component|altram:sram|q[7]~reg_ra3 {} } { 0.000ns 0.000ns 4.100ns 2.800ns 8.200ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "61.300 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk1 PC:inst3|pre_count[7] lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14] controller:inst12|process_0~3 controller:inst12|aluFlag~4 alu:inst32|zero } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "61.300 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst2|out_clk1 {} PC:inst3|pre_count[7] {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14] {} controller:inst12|process_0~3 {} controller:inst12|aluFlag~4 {} alu:inst32|zero {} } { 0.000ns 0.000ns 4.100ns 2.800ns 6.200ns 2.900ns 0.000ns 9.100ns 0.500ns 5.700ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.400ns 2.700ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk_fast 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk_fast\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "reg_file:inst31\|8dffe:inst8\|31 alu:inst32\|signedS\[2\] clk_fast 25.9 ns " "Info: Found hold time violation between source  pin or register \"reg_file:inst31\|8dffe:inst8\|31\" and destination pin or register \"alu:inst32\|signedS\[2\]\" for clock \"clk_fast\" (Hold time is 25.9 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "43.400 ns + Largest " "Info: + Largest clock skew is 43.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_fast destination 64.200 ns + Longest register " "Info: + Longest clock path from clock \"clk_fast\" to destination register is 64.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_fast 1 CLK PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 18; CLK Node = 'clk_fast'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_fast } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 232 -160 8 248 "clk_fast" "" } { 128 64 114 144 "clk_fast" "" } { 224 8 64 240 "clk_fast" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst\|clockTmp 2 REG LC6_I17 5 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC6_I17; Fanout = 5; REG Node = 'Clock1Hz:inst\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk_fast Clock1Hz:inst|clockTmp } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Repos/284Processor/Processor/clock1hz.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.400 ns) 12.600 ns clock_splitter:inst2\|out_clk1 3 REG LC2_I10 10 " "Info: 3: + IC(2.800 ns) + CELL(1.400 ns) = 12.600 ns; Loc. = LC2_I10; Fanout = 10; REG Node = 'clock_splitter:inst2\|out_clk1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk1 } "NODE_NAME" } } { "clock_splitter.vhd" "" { Text "C:/Repos/284Processor/Processor/clock_splitter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.200 ns) + CELL(1.400 ns) 20.200 ns PC:inst3\|pre_count\[7\] 4 REG LC1_G26 17 " "Info: 4: + IC(6.200 ns) + CELL(1.400 ns) = 20.200 ns; Loc. = LC1_G26; Fanout = 17; REG Node = 'PC:inst3\|pre_count\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { clock_splitter:inst2|out_clk1 PC:inst3|pre_count[7] } "NODE_NAME" } } { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(12.600 ns) 35.700 ns lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0 5 MEM EC1_G 1 " "Info: 5: + IC(2.900 ns) + CELL(12.600 ns) = 35.700 ns; Loc. = EC1_G; Fanout = 1; MEM Node = 'lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.500 ns" { PC:inst3|pre_count[7] lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 38.200 ns lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\] 6 MEM EC1_G 37 " "Info: 6: + IC(0.000 ns) + CELL(2.500 ns) = 38.200 ns; Loc. = EC1_G; Fanout = 37; MEM Node = 'lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.100 ns) + CELL(2.700 ns) 50.000 ns controller:inst12\|process_0~3 7 COMB LC5_E6 2 " "Info: 7: + IC(9.100 ns) + CELL(2.700 ns) = 50.000 ns; Loc. = LC5_E6; Fanout = 2; COMB Node = 'controller:inst12\|process_0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.800 ns" { lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14] controller:inst12|process_0~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 52.900 ns controller:inst12\|aluFlag~4 8 COMB LC1_E6 27 " "Info: 8: + IC(0.500 ns) + CELL(2.400 ns) = 52.900 ns; Loc. = LC1_E6; Fanout = 27; COMB Node = 'controller:inst12\|aluFlag~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { controller:inst12|process_0~3 controller:inst12|aluFlag~4 } "NODE_NAME" } } { "../controller/controller.vhd" "" { Text "C:/Repos/284Processor/controller/controller.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.600 ns) + CELL(2.700 ns) 64.200 ns alu:inst32\|signedS\[2\] 9 REG LC4_H51 17 " "Info: 9: + IC(8.600 ns) + CELL(2.700 ns) = 64.200 ns; Loc. = LC4_H51; Fanout = 17; REG Node = 'alu:inst32\|signedS\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.300 ns" { controller:inst12|aluFlag~4 alu:inst32|signedS[2] } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "30.000 ns ( 46.73 % ) " "Info: Total cell delay = 30.000 ns ( 46.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "34.200 ns ( 53.27 % ) " "Info: Total interconnect delay = 34.200 ns ( 53.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "64.200 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk1 PC:inst3|pre_count[7] lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14] controller:inst12|process_0~3 controller:inst12|aluFlag~4 alu:inst32|signedS[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "64.200 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst2|out_clk1 {} PC:inst3|pre_count[7] {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14] {} controller:inst12|process_0~3 {} controller:inst12|aluFlag~4 {} alu:inst32|signedS[2] {} } { 0.000ns 0.000ns 4.100ns 2.800ns 6.200ns 2.900ns 0.000ns 9.100ns 0.500ns 8.600ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.400ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_fast source 20.800 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_fast\" to source register is 20.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_fast 1 CLK PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 18; CLK Node = 'clk_fast'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_fast } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 232 -160 8 248 "clk_fast" "" } { 128 64 114 144 "clk_fast" "" } { 224 8 64 240 "clk_fast" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst\|clockTmp 2 REG LC6_I17 5 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC6_I17; Fanout = 5; REG Node = 'Clock1Hz:inst\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk_fast Clock1Hz:inst|clockTmp } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Repos/284Processor/Processor/clock1hz.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.400 ns) 12.600 ns clock_splitter:inst2\|out_clk2 3 REG LC1_I10 246 " "Info: 3: + IC(2.800 ns) + CELL(1.400 ns) = 12.600 ns; Loc. = LC1_I10; Fanout = 246; REG Node = 'clock_splitter:inst2\|out_clk2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk2 } "NODE_NAME" } } { "clock_splitter.vhd" "" { Text "C:/Repos/284Processor/Processor/clock_splitter.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.200 ns) + CELL(0.000 ns) 20.800 ns reg_file:inst31\|8dffe:inst8\|31 4 REG LC6_E41 4 " "Info: 4: + IC(8.200 ns) + CELL(0.000 ns) = 20.800 ns; Loc. = LC6_E41; Fanout = 4; REG Node = 'reg_file:inst31\|8dffe:inst8\|31'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { clock_splitter:inst2|out_clk2 reg_file:inst31|8dffe:inst8|31 } "NODE_NAME" } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 520 264 328 600 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.700 ns ( 27.40 % ) " "Info: Total cell delay = 5.700 ns ( 27.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.100 ns ( 72.60 % ) " "Info: Total interconnect delay = 15.100 ns ( 72.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.800 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk2 reg_file:inst31|8dffe:inst8|31 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.800 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst2|out_clk2 {} reg_file:inst31|8dffe:inst8|31 {} } { 0.000ns 0.000ns 4.100ns 2.800ns 8.200ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "64.200 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk1 PC:inst3|pre_count[7] lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14] controller:inst12|process_0~3 controller:inst12|aluFlag~4 alu:inst32|signedS[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "64.200 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst2|out_clk1 {} PC:inst3|pre_count[7] {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14] {} controller:inst12|process_0~3 {} controller:inst12|aluFlag~4 {} alu:inst32|signedS[2] {} } { 0.000ns 0.000ns 4.100ns 2.800ns 6.200ns 2.900ns 0.000ns 9.100ns 0.500ns 8.600ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.400ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.800 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk2 reg_file:inst31|8dffe:inst8|31 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.800 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst2|out_clk2 {} reg_file:inst31|8dffe:inst8|31 {} } { 0.000ns 0.000ns 4.100ns 2.800ns 8.200ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns - " "Info: - Micro clock to output delay of source is 1.400 ns" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 520 264 328 600 "31" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.100 ns - Shortest register register " "Info: - Shortest register to register delay is 16.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_file:inst31\|8dffe:inst8\|31 1 REG LC6_E41 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_E41; Fanout = 4; REG Node = 'reg_file:inst31\|8dffe:inst8\|31'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_file:inst31|8dffe:inst8|31 } "NODE_NAME" } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 520 264 328 600 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.700 ns) 5.400 ns reg_file:inst31\|mux_8:inst\|Mux5~3 2 COMB LC1_E38 6 " "Info: 2: + IC(2.700 ns) + CELL(2.700 ns) = 5.400 ns; Loc. = LC1_E38; Fanout = 6; COMB Node = 'reg_file:inst31\|mux_8:inst\|Mux5~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { reg_file:inst31|8dffe:inst8|31 reg_file:inst31|mux_8:inst|Mux5~3 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 8.600 ns reg_file:inst31\|mux_8:inst\|Mux5~4 3 COMB LC7_E38 6 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 8.600 ns; Loc. = LC7_E38; Fanout = 6; COMB Node = 'reg_file:inst31\|mux_8:inst\|Mux5~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { reg_file:inst31|mux_8:inst|Mux5~3 reg_file:inst31|mux_8:inst|Mux5~4 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(2.400 ns) 16.100 ns alu:inst32\|signedS\[2\] 4 REG LC4_H51 17 " "Info: 4: + IC(5.100 ns) + CELL(2.400 ns) = 16.100 ns; Loc. = LC4_H51; Fanout = 17; REG Node = 'alu:inst32\|signedS\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { reg_file:inst31|mux_8:inst|Mux5~4 alu:inst32|signedS[2] } "NODE_NAME" } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.800 ns ( 48.45 % ) " "Info: Total cell delay = 7.800 ns ( 48.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.300 ns ( 51.55 % ) " "Info: Total interconnect delay = 8.300 ns ( 51.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.100 ns" { reg_file:inst31|8dffe:inst8|31 reg_file:inst31|mux_8:inst|Mux5~3 reg_file:inst31|mux_8:inst|Mux5~4 alu:inst32|signedS[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.100 ns" { reg_file:inst31|8dffe:inst8|31 {} reg_file:inst31|mux_8:inst|Mux5~3 {} reg_file:inst31|mux_8:inst|Mux5~4 {} alu:inst32|signedS[2] {} } { 0.000ns 2.700ns 0.500ns 5.100ns } { 0.000ns 2.700ns 2.700ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 520 264 328 600 "31" "" } } } } { "../alu/alu.vhd" "" { Text "C:/Repos/284Processor/alu/alu.vhd" 22 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "64.200 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk1 PC:inst3|pre_count[7] lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14] controller:inst12|process_0~3 controller:inst12|aluFlag~4 alu:inst32|signedS[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "64.200 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst2|out_clk1 {} PC:inst3|pre_count[7] {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[14] {} controller:inst12|process_0~3 {} controller:inst12|aluFlag~4 {} alu:inst32|signedS[2] {} } { 0.000ns 0.000ns 4.100ns 2.800ns 6.200ns 2.900ns 0.000ns 9.100ns 0.500ns 8.600ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.400ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.800 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk2 reg_file:inst31|8dffe:inst8|31 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.800 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst2|out_clk2 {} reg_file:inst31|8dffe:inst8|31 {} } { 0.000ns 0.000ns 4.100ns 2.800ns 8.200ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.100 ns" { reg_file:inst31|8dffe:inst8|31 reg_file:inst31|mux_8:inst|Mux5~3 reg_file:inst31|mux_8:inst|Mux5~4 alu:inst32|signedS[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.100 ns" { reg_file:inst31|8dffe:inst8|31 {} reg_file:inst31|mux_8:inst|Mux5~3 {} reg_file:inst31|mux_8:inst|Mux5~4 {} alu:inst32|signedS[2] {} } { 0.000ns 2.700ns 0.500ns 5.100ns } { 0.000ns 2.700ns 2.700ns 2.400ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "display_buddy:inst8\|data_out\[6\] dip_switch\[6\] clk_fast 7.800 ns register " "Info: tsu for register \"display_buddy:inst8\|data_out\[6\]\" (data pin = \"dip_switch\[6\]\", clock pin = \"clk_fast\") is 7.800 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "26.000 ns + Longest pin register " "Info: + Longest pin to register delay is 26.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns dip_switch\[6\] 1 PIN PIN_40 2 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_40; Fanout = 2; PIN Node = 'dip_switch\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dip_switch[6] } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 408 2216 2384 424 "dip_switch\[7..0\]" "" } { 192 2440 2516 208 "dip_switch\[7..0\]" "" } { 400 2384 2468 416 "dip_switch\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.500 ns) + CELL(2.700 ns) 23.500 ns display_buddy:inst8\|data_out~51 2 COMB LC6_E19 1 " "Info: 2: + IC(10.500 ns) + CELL(2.700 ns) = 23.500 ns; Loc. = LC6_E19; Fanout = 1; COMB Node = 'display_buddy:inst8\|data_out~51'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.200 ns" { dip_switch[6] display_buddy:inst8|data_out~51 } "NODE_NAME" } } { "display_buddy/display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.000 ns) 26.000 ns display_buddy:inst8\|data_out\[6\] 3 REG LC1_E19 2 " "Info: 3: + IC(0.500 ns) + CELL(2.000 ns) = 26.000 ns; Loc. = LC1_E19; Fanout = 2; REG Node = 'display_buddy:inst8\|data_out\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { display_buddy:inst8|data_out~51 display_buddy:inst8|data_out[6] } "NODE_NAME" } } { "display_buddy/display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.000 ns ( 57.69 % ) " "Info: Total cell delay = 15.000 ns ( 57.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.000 ns ( 42.31 % ) " "Info: Total interconnect delay = 11.000 ns ( 42.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.000 ns" { dip_switch[6] display_buddy:inst8|data_out~51 display_buddy:inst8|data_out[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.000 ns" { dip_switch[6] {} dip_switch[6]~out {} display_buddy:inst8|data_out~51 {} display_buddy:inst8|data_out[6] {} } { 0.000ns 0.000ns 10.500ns 0.500ns } { 0.000ns 10.300ns 2.700ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "display_buddy/display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_fast destination 20.800 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_fast\" to destination register is 20.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_fast 1 CLK PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 18; CLK Node = 'clk_fast'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_fast } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 232 -160 8 248 "clk_fast" "" } { 128 64 114 144 "clk_fast" "" } { 224 8 64 240 "clk_fast" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst\|clockTmp 2 REG LC6_I17 5 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC6_I17; Fanout = 5; REG Node = 'Clock1Hz:inst\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk_fast Clock1Hz:inst|clockTmp } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Repos/284Processor/Processor/clock1hz.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.400 ns) 12.600 ns clock_splitter:inst2\|out_clk2 3 REG LC1_I10 246 " "Info: 3: + IC(2.800 ns) + CELL(1.400 ns) = 12.600 ns; Loc. = LC1_I10; Fanout = 246; REG Node = 'clock_splitter:inst2\|out_clk2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk2 } "NODE_NAME" } } { "clock_splitter.vhd" "" { Text "C:/Repos/284Processor/Processor/clock_splitter.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.200 ns) + CELL(0.000 ns) 20.800 ns display_buddy:inst8\|data_out\[6\] 4 REG LC1_E19 2 " "Info: 4: + IC(8.200 ns) + CELL(0.000 ns) = 20.800 ns; Loc. = LC1_E19; Fanout = 2; REG Node = 'display_buddy:inst8\|data_out\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { clock_splitter:inst2|out_clk2 display_buddy:inst8|data_out[6] } "NODE_NAME" } } { "display_buddy/display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.700 ns ( 27.40 % ) " "Info: Total cell delay = 5.700 ns ( 27.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.100 ns ( 72.60 % ) " "Info: Total interconnect delay = 15.100 ns ( 72.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.800 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk2 display_buddy:inst8|data_out[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.800 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst2|out_clk2 {} display_buddy:inst8|data_out[6] {} } { 0.000ns 0.000ns 4.100ns 2.800ns 8.200ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.000 ns" { dip_switch[6] display_buddy:inst8|data_out~51 display_buddy:inst8|data_out[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.000 ns" { dip_switch[6] {} dip_switch[6]~out {} display_buddy:inst8|data_out~51 {} display_buddy:inst8|data_out[6] {} } { 0.000ns 0.000ns 10.500ns 0.500ns } { 0.000ns 10.300ns 2.700ns 2.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.800 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk2 display_buddy:inst8|data_out[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.800 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst2|out_clk2 {} display_buddy:inst8|data_out[6] {} } { 0.000ns 0.000ns 4.100ns 2.800ns 8.200ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_fast write_data\[4\] PC:inst3\|pre_count\[1\] 94.600 ns register " "Info: tco from clock \"clk_fast\" to destination pin \"write_data\[4\]\" through register \"PC:inst3\|pre_count\[1\]\" is 94.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_fast source 18.700 ns + Longest register " "Info: + Longest clock path from clock \"clk_fast\" to source register is 18.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_fast 1 CLK PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 18; CLK Node = 'clk_fast'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_fast } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 232 -160 8 248 "clk_fast" "" } { 128 64 114 144 "clk_fast" "" } { 224 8 64 240 "clk_fast" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst\|clockTmp 2 REG LC6_I17 5 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC6_I17; Fanout = 5; REG Node = 'Clock1Hz:inst\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk_fast Clock1Hz:inst|clockTmp } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Repos/284Processor/Processor/clock1hz.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.400 ns) 12.600 ns clock_splitter:inst2\|out_clk1 3 REG LC2_I10 10 " "Info: 3: + IC(2.800 ns) + CELL(1.400 ns) = 12.600 ns; Loc. = LC2_I10; Fanout = 10; REG Node = 'clock_splitter:inst2\|out_clk1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk1 } "NODE_NAME" } } { "clock_splitter.vhd" "" { Text "C:/Repos/284Processor/Processor/clock_splitter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.100 ns) + CELL(0.000 ns) 18.700 ns PC:inst3\|pre_count\[1\] 4 REG LC4_G24 18 " "Info: 4: + IC(6.100 ns) + CELL(0.000 ns) = 18.700 ns; Loc. = LC4_G24; Fanout = 18; REG Node = 'PC:inst3\|pre_count\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { clock_splitter:inst2|out_clk1 PC:inst3|pre_count[1] } "NODE_NAME" } } { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.700 ns ( 30.48 % ) " "Info: Total cell delay = 5.700 ns ( 30.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.000 ns ( 69.52 % ) " "Info: Total interconnect delay = 13.000 ns ( 69.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.700 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk1 PC:inst3|pre_count[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.700 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst2|out_clk1 {} PC:inst3|pre_count[1] {} } { 0.000ns 0.000ns 4.100ns 2.800ns 6.100ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "74.500 ns + Longest register pin " "Info: + Longest register to pin delay is 74.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PC:inst3\|pre_count\[1\] 1 REG LC4_G24 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_G24; Fanout = 18; REG Node = 'PC:inst3\|pre_count\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC:inst3|pre_count[1] } "NODE_NAME" } } { "PC.vhd" "" { Text "C:/Repos/284Processor/Processor/PC.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.500 ns) + CELL(12.600 ns) 17.100 ns lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[3\]~mem_cell_ra0 2 MEM EC3_F 1 " "Info: 2: + IC(4.500 ns) + CELL(12.600 ns) = 17.100 ns; Loc. = EC3_F; Fanout = 1; MEM Node = 'lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[3\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.100 ns" { PC:inst3|pre_count[1] lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 19.600 ns lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[3\] 3 MEM EC3_F 31 " "Info: 3: + IC(0.000 ns) + CELL(2.500 ns) = 19.600 ns; Loc. = EC3_F; Fanout = 31; MEM Node = 'lpm_rom0:inst29\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3]~mem_cell_ra0 lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.900 ns) + CELL(2.700 ns) 30.200 ns reg_file:inst31\|mux_8:inst2\|Mux2~0 4 COMB LC5_E25 1 " "Info: 4: + IC(7.900 ns) + CELL(2.700 ns) = 30.200 ns; Loc. = LC5_E25; Fanout = 1; COMB Node = 'reg_file:inst31\|mux_8:inst2\|Mux2~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.600 ns" { lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3] reg_file:inst31|mux_8:inst2|Mux2~0 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 33.400 ns reg_file:inst31\|mux_8:inst2\|Mux2~1 5 COMB LC3_E25 1 " "Info: 5: + IC(0.500 ns) + CELL(2.700 ns) = 33.400 ns; Loc. = LC3_E25; Fanout = 1; COMB Node = 'reg_file:inst31\|mux_8:inst2\|Mux2~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { reg_file:inst31|mux_8:inst2|Mux2~0 reg_file:inst31|mux_8:inst2|Mux2~1 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 38.600 ns reg_file:inst31\|mux_8:inst2\|Mux2~4 6 COMB LC4_E20 8 " "Info: 6: + IC(2.800 ns) + CELL(2.400 ns) = 38.600 ns; Loc. = LC4_E20; Fanout = 8; COMB Node = 'reg_file:inst31\|mux_8:inst2\|Mux2~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { reg_file:inst31|mux_8:inst2|Mux2~1 reg_file:inst31|mux_8:inst2|Mux2~4 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.700 ns) 44.400 ns display_buddy:inst8\|Equal0~0 7 COMB LC5_E29 1 " "Info: 7: + IC(3.100 ns) + CELL(2.700 ns) = 44.400 ns; Loc. = LC5_E29; Fanout = 1; COMB Node = 'display_buddy:inst8\|Equal0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { reg_file:inst31|mux_8:inst2|Mux2~4 display_buddy:inst8|Equal0~0 } "NODE_NAME" } } { "display_buddy/display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 47.300 ns display_buddy:inst8\|Equal0~1 8 COMB LC1_E29 7 " "Info: 8: + IC(0.500 ns) + CELL(2.400 ns) = 47.300 ns; Loc. = LC1_E29; Fanout = 7; COMB Node = 'display_buddy:inst8\|Equal0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { display_buddy:inst8|Equal0~0 display_buddy:inst8|Equal0~1 } "NODE_NAME" } } { "display_buddy/display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(2.700 ns) 52.500 ns ram_mux:inst13\|lpm_mux:lpm_mux_component\|muxlut:\$00023\|result_node~2 9 COMB LC6_E30 8 " "Info: 9: + IC(2.500 ns) + CELL(2.700 ns) = 52.500 ns; Loc. = LC6_E30; Fanout = 8; COMB Node = 'ram_mux:inst13\|lpm_mux:lpm_mux_component\|muxlut:\$00023\|result_node~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { display_buddy:inst8|Equal0~1 ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00023|result_node~2 } "NODE_NAME" } } { "muxlut.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 128 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.400 ns) + CELL(2.700 ns) 58.600 ns ram_mux:inst13\|lpm_mux:lpm_mux_component\|muxlut:\$00017\|result_node~2 10 COMB LC4_E19 8 " "Info: 10: + IC(3.400 ns) + CELL(2.700 ns) = 58.600 ns; Loc. = LC4_E19; Fanout = 8; COMB Node = 'ram_mux:inst13\|lpm_mux:lpm_mux_component\|muxlut:\$00017\|result_node~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00023|result_node~2 ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00017|result_node~2 } "NODE_NAME" } } { "muxlut.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 128 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.300 ns) + CELL(2.400 ns) 65.300 ns ram_mux:inst13\|lpm_mux:lpm_mux_component\|muxlut:\$00017\|result_node~3 11 COMB LC3_E47 1 " "Info: 11: + IC(4.300 ns) + CELL(2.400 ns) = 65.300 ns; Loc. = LC3_E47; Fanout = 1; COMB Node = 'ram_mux:inst13\|lpm_mux:lpm_mux_component\|muxlut:\$00017\|result_node~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00017|result_node~2 ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00017|result_node~3 } "NODE_NAME" } } { "muxlut.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 128 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(5.000 ns) 74.500 ns write_data\[4\] 12 PIN PIN_26 0 " "Info: 12: + IC(4.200 ns) + CELL(5.000 ns) = 74.500 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'write_data\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.200 ns" { ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00017|result_node~3 write_data[4] } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 552 2864 3040 568 "write_data\[7..0\]" "" } { 160 1560 1635 176 "write_data\[7..0\]" "" } { 120 3632 3752 136 "write_data\[7..0\]" "" } { 544 2792 2875 560 "write_data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "40.800 ns ( 54.77 % ) " "Info: Total cell delay = 40.800 ns ( 54.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "33.700 ns ( 45.23 % ) " "Info: Total interconnect delay = 33.700 ns ( 45.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "74.500 ns" { PC:inst3|pre_count[1] lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3]~mem_cell_ra0 lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3] reg_file:inst31|mux_8:inst2|Mux2~0 reg_file:inst31|mux_8:inst2|Mux2~1 reg_file:inst31|mux_8:inst2|Mux2~4 display_buddy:inst8|Equal0~0 display_buddy:inst8|Equal0~1 ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00023|result_node~2 ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00017|result_node~2 ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00017|result_node~3 write_data[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "74.500 ns" { PC:inst3|pre_count[1] {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3]~mem_cell_ra0 {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3] {} reg_file:inst31|mux_8:inst2|Mux2~0 {} reg_file:inst31|mux_8:inst2|Mux2~1 {} reg_file:inst31|mux_8:inst2|Mux2~4 {} display_buddy:inst8|Equal0~0 {} display_buddy:inst8|Equal0~1 {} ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00023|result_node~2 {} ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00017|result_node~2 {} ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00017|result_node~3 {} write_data[4] {} } { 0.000ns 4.500ns 0.000ns 7.900ns 0.500ns 2.800ns 3.100ns 0.500ns 2.500ns 3.400ns 4.300ns 4.200ns } { 0.000ns 12.600ns 2.500ns 2.700ns 2.700ns 2.400ns 2.700ns 2.400ns 2.700ns 2.700ns 2.400ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.700 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk1 PC:inst3|pre_count[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.700 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst2|out_clk1 {} PC:inst3|pre_count[1] {} } { 0.000ns 0.000ns 4.100ns 2.800ns 6.100ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "74.500 ns" { PC:inst3|pre_count[1] lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3]~mem_cell_ra0 lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3] reg_file:inst31|mux_8:inst2|Mux2~0 reg_file:inst31|mux_8:inst2|Mux2~1 reg_file:inst31|mux_8:inst2|Mux2~4 display_buddy:inst8|Equal0~0 display_buddy:inst8|Equal0~1 ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00023|result_node~2 ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00017|result_node~2 ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00017|result_node~3 write_data[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "74.500 ns" { PC:inst3|pre_count[1] {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3]~mem_cell_ra0 {} lpm_rom0:inst29|lpm_rom:lpm_rom_component|altrom:srom|q[3] {} reg_file:inst31|mux_8:inst2|Mux2~0 {} reg_file:inst31|mux_8:inst2|Mux2~1 {} reg_file:inst31|mux_8:inst2|Mux2~4 {} display_buddy:inst8|Equal0~0 {} display_buddy:inst8|Equal0~1 {} ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00023|result_node~2 {} ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00017|result_node~2 {} ram_mux:inst13|lpm_mux:lpm_mux_component|muxlut:$00017|result_node~3 {} write_data[4] {} } { 0.000ns 4.500ns 0.000ns 7.900ns 0.500ns 2.800ns 3.100ns 0.500ns 2.500ns 3.400ns 4.300ns 4.200ns } { 0.000ns 12.600ns 2.500ns 2.700ns 2.700ns 2.400ns 2.700ns 2.400ns 2.700ns 2.700ns 2.400ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "LED_reg\[1\] display\[3\] 32.300 ns Longest " "Info: Longest tpd from source pin \"LED_reg\[1\]\" to destination pin \"display\[3\]\" is 32.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns LED_reg\[1\] 1 PIN PIN_210 28 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_210; Fanout = 28; PIN Node = 'LED_reg\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_reg[1] } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { -32 -8 160 -16 "LED_reg\[2..0\]" "" } { 176 1568 1644 192 "LED_reg\[2..0\]" "" } { -40 160 236 -24 "LED_reg\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.400 ns) + CELL(2.700 ns) 14.000 ns reg_file:inst31\|mux_8:inst3\|Mux4~2 2 COMB LC7_E26 1 " "Info: 2: + IC(8.400 ns) + CELL(2.700 ns) = 14.000 ns; Loc. = LC7_E26; Fanout = 1; COMB Node = 'reg_file:inst31\|mux_8:inst3\|Mux4~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { LED_reg[1] reg_file:inst31|mux_8:inst3|Mux4~2 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 16.900 ns reg_file:inst31\|mux_8:inst3\|Mux4~3 3 COMB LC5_E26 1 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 16.900 ns; Loc. = LC5_E26; Fanout = 1; COMB Node = 'reg_file:inst31\|mux_8:inst3\|Mux4~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { reg_file:inst31|mux_8:inst3|Mux4~2 reg_file:inst31|mux_8:inst3|Mux4~3 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(2.700 ns) 24.700 ns reg_file:inst31\|mux_8:inst3\|Mux4~4 4 COMB LC8_I20 1 " "Info: 4: + IC(5.100 ns) + CELL(2.700 ns) = 24.700 ns; Loc. = LC8_I20; Fanout = 1; COMB Node = 'reg_file:inst31\|mux_8:inst3\|Mux4~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { reg_file:inst31|mux_8:inst3|Mux4~3 reg_file:inst31|mux_8:inst3|Mux4~4 } "NODE_NAME" } } { "../reg_file/mux_8/mux_8.vhd" "" { Text "C:/Repos/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(5.000 ns) 32.300 ns display\[3\] 5 PIN PIN_126 0 " "Info: 5: + IC(2.600 ns) + CELL(5.000 ns) = 32.300 ns; Loc. = PIN_126; Fanout = 0; PIN Node = 'display\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { reg_file:inst31|mux_8:inst3|Mux4~4 display[3] } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 680 2864 3040 696 "display\[7..0\]" "" } { 160 1888 1960 176 "display\[7..0\]" "" } { 672 2792 2885 688 "display\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.700 ns ( 48.61 % ) " "Info: Total cell delay = 15.700 ns ( 48.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.600 ns ( 51.39 % ) " "Info: Total interconnect delay = 16.600 ns ( 51.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "32.300 ns" { LED_reg[1] reg_file:inst31|mux_8:inst3|Mux4~2 reg_file:inst31|mux_8:inst3|Mux4~3 reg_file:inst31|mux_8:inst3|Mux4~4 display[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "32.300 ns" { LED_reg[1] {} LED_reg[1]~out {} reg_file:inst31|mux_8:inst3|Mux4~2 {} reg_file:inst31|mux_8:inst3|Mux4~3 {} reg_file:inst31|mux_8:inst3|Mux4~4 {} display[3] {} } { 0.000ns 0.000ns 8.400ns 0.500ns 5.100ns 2.600ns } { 0.000ns 2.900ns 2.700ns 2.400ns 2.700ns 5.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "display_buddy:inst8\|data_out\[0\] dip_switch\[0\] clk_fast 4.600 ns register " "Info: th for register \"display_buddy:inst8\|data_out\[0\]\" (data pin = \"dip_switch\[0\]\", clock pin = \"clk_fast\") is 4.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_fast destination 20.800 ns + Longest register " "Info: + Longest clock path from clock \"clk_fast\" to destination register is 20.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_fast 1 CLK PIN_91 18 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 18; CLK Node = 'clk_fast'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_fast } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 232 -160 8 248 "clk_fast" "" } { 128 64 114 144 "clk_fast" "" } { 224 8 64 240 "clk_fast" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst\|clockTmp 2 REG LC6_I17 5 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC6_I17; Fanout = 5; REG Node = 'Clock1Hz:inst\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk_fast Clock1Hz:inst|clockTmp } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Repos/284Processor/Processor/clock1hz.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.400 ns) 12.600 ns clock_splitter:inst2\|out_clk2 3 REG LC1_I10 246 " "Info: 3: + IC(2.800 ns) + CELL(1.400 ns) = 12.600 ns; Loc. = LC1_I10; Fanout = 246; REG Node = 'clock_splitter:inst2\|out_clk2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk2 } "NODE_NAME" } } { "clock_splitter.vhd" "" { Text "C:/Repos/284Processor/Processor/clock_splitter.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.200 ns) + CELL(0.000 ns) 20.800 ns display_buddy:inst8\|data_out\[0\] 4 REG LC8_E30 2 " "Info: 4: + IC(8.200 ns) + CELL(0.000 ns) = 20.800 ns; Loc. = LC8_E30; Fanout = 2; REG Node = 'display_buddy:inst8\|data_out\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { clock_splitter:inst2|out_clk2 display_buddy:inst8|data_out[0] } "NODE_NAME" } } { "display_buddy/display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.700 ns ( 27.40 % ) " "Info: Total cell delay = 5.700 ns ( 27.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.100 ns ( 72.60 % ) " "Info: Total interconnect delay = 15.100 ns ( 72.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.800 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk2 display_buddy:inst8|data_out[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.800 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst2|out_clk2 {} display_buddy:inst8|data_out[0] {} } { 0.000ns 0.000ns 4.100ns 2.800ns 8.200ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "3.100 ns + " "Info: + Micro hold delay of destination is 3.100 ns" {  } { { "display_buddy/display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.300 ns - Shortest pin register " "Info: - Shortest pin to register delay is 19.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns dip_switch\[0\] 1 PIN PIN_33 2 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_33; Fanout = 2; PIN Node = 'dip_switch\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dip_switch[0] } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Repos/284Processor/Processor/processor.bdf" { { 408 2216 2384 424 "dip_switch\[7..0\]" "" } { 192 2440 2516 208 "dip_switch\[7..0\]" "" } { 400 2384 2468 416 "dip_switch\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.800 ns) + CELL(2.700 ns) 16.800 ns display_buddy:inst8\|data_out~57 2 COMB LC1_E30 1 " "Info: 2: + IC(3.800 ns) + CELL(2.700 ns) = 16.800 ns; Loc. = LC1_E30; Fanout = 1; COMB Node = 'display_buddy:inst8\|data_out~57'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { dip_switch[0] display_buddy:inst8|data_out~57 } "NODE_NAME" } } { "display_buddy/display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.000 ns) 19.300 ns display_buddy:inst8\|data_out\[0\] 3 REG LC8_E30 2 " "Info: 3: + IC(0.500 ns) + CELL(2.000 ns) = 19.300 ns; Loc. = LC8_E30; Fanout = 2; REG Node = 'display_buddy:inst8\|data_out\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { display_buddy:inst8|data_out~57 display_buddy:inst8|data_out[0] } "NODE_NAME" } } { "display_buddy/display_buddy.vhd" "" { Text "C:/Repos/284Processor/Processor/display_buddy/display_buddy.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.000 ns ( 77.72 % ) " "Info: Total cell delay = 15.000 ns ( 77.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.300 ns ( 22.28 % ) " "Info: Total interconnect delay = 4.300 ns ( 22.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.300 ns" { dip_switch[0] display_buddy:inst8|data_out~57 display_buddy:inst8|data_out[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "19.300 ns" { dip_switch[0] {} dip_switch[0]~out {} display_buddy:inst8|data_out~57 {} display_buddy:inst8|data_out[0] {} } { 0.000ns 0.000ns 3.800ns 0.500ns } { 0.000ns 10.300ns 2.700ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.800 ns" { clk_fast Clock1Hz:inst|clockTmp clock_splitter:inst2|out_clk2 display_buddy:inst8|data_out[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.800 ns" { clk_fast {} clk_fast~out {} Clock1Hz:inst|clockTmp {} clock_splitter:inst2|out_clk2 {} display_buddy:inst8|data_out[0] {} } { 0.000ns 0.000ns 4.100ns 2.800ns 8.200ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.300 ns" { dip_switch[0] display_buddy:inst8|data_out~57 display_buddy:inst8|data_out[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "19.300 ns" { dip_switch[0] {} dip_switch[0]~out {} display_buddy:inst8|data_out~57 {} display_buddy:inst8|data_out[0] {} } { 0.000ns 0.000ns 3.800ns 0.500ns } { 0.000ns 10.300ns 2.700ns 2.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 45 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 09:05:05 2013 " "Info: Processing ended: Thu Dec 19 09:05:05 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 252 s " "Info: Quartus II Full Compilation was successful. 0 errors, 252 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
