{
    "code": "module TopModule (\n    input wire clk,          // Clock signal, active edge specified below\n    input wire load,         // Load control signal, active high\n    input wire ena,          // Enable control signal, active high\n    input wire [1:0] amount, // Shift amount and direction control\n    input wire [63:0] data,  // Data input for loading into shift register\n    output reg [63:0] q      // Output of shift register\n);\n\n    // Initialize q to 0\n    initial begin\n        q = 64'b0;\n    end\n\n    always @(posedge clk) begin\n        if (load) begin\n            q <= data;\n        end else if (ena) begin\n            case (amount)\n                2'b00: q <= q << 1;\n                2'b01: q <= q << 8;\n                2'b10: q <= q >>> 1; // Arithmetic shift\n                2'b11: q <= q >>> 8; // Arithmetic shift\n                default: q <= q; // Handle undefined cases\n            endcase\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 1356,
        "passfail": "R"
    },
    "iterations_used": 2
}