
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//flex_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401848 <.init>:
  401848:	stp	x29, x30, [sp, #-16]!
  40184c:	mov	x29, sp
  401850:	bl	401db0 <ferror@plt+0x60>
  401854:	ldp	x29, x30, [sp], #16
  401858:	ret

Disassembly of section .plt:

0000000000401860 <memcpy@plt-0x20>:
  401860:	stp	x16, x30, [sp, #-16]!
  401864:	adrp	x16, 459000 <ferror@plt+0x572b0>
  401868:	ldr	x17, [x16, #4088]
  40186c:	add	x16, x16, #0xff8
  401870:	br	x17
  401874:	nop
  401878:	nop
  40187c:	nop

0000000000401880 <memcpy@plt>:
  401880:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401884:	ldr	x17, [x16]
  401888:	add	x16, x16, #0x0
  40188c:	br	x17

0000000000401890 <strtoul@plt>:
  401890:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401894:	ldr	x17, [x16, #8]
  401898:	add	x16, x16, #0x8
  40189c:	br	x17

00000000004018a0 <strlen@plt>:
  4018a0:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  4018a4:	ldr	x17, [x16, #16]
  4018a8:	add	x16, x16, #0x10
  4018ac:	br	x17

00000000004018b0 <fputs@plt>:
  4018b0:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  4018b4:	ldr	x17, [x16, #24]
  4018b8:	add	x16, x16, #0x18
  4018bc:	br	x17

00000000004018c0 <exit@plt>:
  4018c0:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  4018c4:	ldr	x17, [x16, #32]
  4018c8:	add	x16, x16, #0x20
  4018cc:	br	x17

00000000004018d0 <_setjmp@plt>:
  4018d0:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  4018d4:	ldr	x17, [x16, #40]
  4018d8:	add	x16, x16, #0x28
  4018dc:	br	x17

00000000004018e0 <fgetpos@plt>:
  4018e0:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  4018e4:	ldr	x17, [x16, #48]
  4018e8:	add	x16, x16, #0x30
  4018ec:	br	x17

00000000004018f0 <dup@plt>:
  4018f0:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  4018f4:	ldr	x17, [x16, #56]
  4018f8:	add	x16, x16, #0x38
  4018fc:	br	x17

0000000000401900 <htonl@plt>:
  401900:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401904:	ldr	x17, [x16, #64]
  401908:	add	x16, x16, #0x40
  40190c:	br	x17

0000000000401910 <reallocarray@plt>:
  401910:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401914:	ldr	x17, [x16, #72]
  401918:	add	x16, x16, #0x48
  40191c:	br	x17

0000000000401920 <putc@plt>:
  401920:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401924:	ldr	x17, [x16, #80]
  401928:	add	x16, x16, #0x50
  40192c:	br	x17

0000000000401930 <pipe@plt>:
  401930:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401934:	ldr	x17, [x16, #88]
  401938:	add	x16, x16, #0x58
  40193c:	br	x17

0000000000401940 <fputc@plt>:
  401940:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401944:	ldr	x17, [x16, #96]
  401948:	add	x16, x16, #0x60
  40194c:	br	x17

0000000000401950 <qsort@plt>:
  401950:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401954:	ldr	x17, [x16, #104]
  401958:	add	x16, x16, #0x68
  40195c:	br	x17

0000000000401960 <fork@plt>:
  401960:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401964:	ldr	x17, [x16, #112]
  401968:	add	x16, x16, #0x70
  40196c:	br	x17

0000000000401970 <snprintf@plt>:
  401970:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401974:	ldr	x17, [x16, #120]
  401978:	add	x16, x16, #0x78
  40197c:	br	x17

0000000000401980 <log10@plt>:
  401980:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401984:	ldr	x17, [x16, #128]
  401988:	add	x16, x16, #0x80
  40198c:	br	x17

0000000000401990 <abs@plt>:
  401990:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401994:	ldr	x17, [x16, #136]
  401998:	add	x16, x16, #0x88
  40199c:	br	x17

00000000004019a0 <fileno@plt>:
  4019a0:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  4019a4:	ldr	x17, [x16, #144]
  4019a8:	add	x16, x16, #0x90
  4019ac:	br	x17

00000000004019b0 <fclose@plt>:
  4019b0:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  4019b4:	ldr	x17, [x16, #152]
  4019b8:	add	x16, x16, #0x98
  4019bc:	br	x17

00000000004019c0 <atoi@plt>:
  4019c0:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  4019c4:	ldr	x17, [x16, #160]
  4019c8:	add	x16, x16, #0xa0
  4019cc:	br	x17

00000000004019d0 <fopen@plt>:
  4019d0:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  4019d4:	ldr	x17, [x16, #168]
  4019d8:	add	x16, x16, #0xa8
  4019dc:	br	x17

00000000004019e0 <malloc@plt>:
  4019e0:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  4019e4:	ldr	x17, [x16, #176]
  4019e8:	add	x16, x16, #0xb0
  4019ec:	br	x17

00000000004019f0 <toupper@plt>:
  4019f0:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  4019f4:	ldr	x17, [x16, #184]
  4019f8:	add	x16, x16, #0xb8
  4019fc:	br	x17

0000000000401a00 <strncmp@plt>:
  401a00:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401a04:	ldr	x17, [x16, #192]
  401a08:	add	x16, x16, #0xc0
  401a0c:	br	x17

0000000000401a10 <bindtextdomain@plt>:
  401a10:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401a14:	ldr	x17, [x16, #200]
  401a18:	add	x16, x16, #0xc8
  401a1c:	br	x17

0000000000401a20 <__libc_start_main@plt>:
  401a20:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401a24:	ldr	x17, [x16, #208]
  401a28:	add	x16, x16, #0xd0
  401a2c:	br	x17

0000000000401a30 <fgetc@plt>:
  401a30:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401a34:	ldr	x17, [x16, #216]
  401a38:	add	x16, x16, #0xd8
  401a3c:	br	x17

0000000000401a40 <memset@plt>:
  401a40:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401a44:	ldr	x17, [x16, #224]
  401a48:	add	x16, x16, #0xe0
  401a4c:	br	x17

0000000000401a50 <fdopen@plt>:
  401a50:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401a54:	ldr	x17, [x16, #232]
  401a58:	add	x16, x16, #0xe8
  401a5c:	br	x17

0000000000401a60 <calloc@plt>:
  401a60:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401a64:	ldr	x17, [x16, #240]
  401a68:	add	x16, x16, #0xf0
  401a6c:	br	x17

0000000000401a70 <__xpg_basename@plt>:
  401a70:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401a74:	ldr	x17, [x16, #248]
  401a78:	add	x16, x16, #0xf8
  401a7c:	br	x17

0000000000401a80 <strcasecmp@plt>:
  401a80:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401a84:	ldr	x17, [x16, #256]
  401a88:	add	x16, x16, #0x100
  401a8c:	br	x17

0000000000401a90 <realloc@plt>:
  401a90:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401a94:	ldr	x17, [x16, #264]
  401a98:	add	x16, x16, #0x108
  401a9c:	br	x17

0000000000401aa0 <htons@plt>:
  401aa0:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401aa4:	ldr	x17, [x16, #272]
  401aa8:	add	x16, x16, #0x110
  401aac:	br	x17

0000000000401ab0 <getc@plt>:
  401ab0:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401ab4:	ldr	x17, [x16, #280]
  401ab8:	add	x16, x16, #0x118
  401abc:	br	x17

0000000000401ac0 <strdup@plt>:
  401ac0:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401ac4:	ldr	x17, [x16, #288]
  401ac8:	add	x16, x16, #0x120
  401acc:	br	x17

0000000000401ad0 <close@plt>:
  401ad0:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401ad4:	ldr	x17, [x16, #296]
  401ad8:	add	x16, x16, #0x128
  401adc:	br	x17

0000000000401ae0 <strrchr@plt>:
  401ae0:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401ae4:	ldr	x17, [x16, #304]
  401ae8:	add	x16, x16, #0x130
  401aec:	br	x17

0000000000401af0 <__gmon_start__@plt>:
  401af0:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401af4:	ldr	x17, [x16, #312]
  401af8:	add	x16, x16, #0x138
  401afc:	br	x17

0000000000401b00 <fseek@plt>:
  401b00:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401b04:	ldr	x17, [x16, #320]
  401b08:	add	x16, x16, #0x140
  401b0c:	br	x17

0000000000401b10 <abort@plt>:
  401b10:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401b14:	ldr	x17, [x16, #328]
  401b18:	add	x16, x16, #0x148
  401b1c:	br	x17

0000000000401b20 <textdomain@plt>:
  401b20:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401b24:	ldr	x17, [x16, #336]
  401b28:	add	x16, x16, #0x150
  401b2c:	br	x17

0000000000401b30 <execvp@plt>:
  401b30:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401b34:	ldr	x17, [x16, #344]
  401b38:	add	x16, x16, #0x158
  401b3c:	br	x17

0000000000401b40 <strcmp@plt>:
  401b40:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401b44:	ldr	x17, [x16, #352]
  401b48:	add	x16, x16, #0x160
  401b4c:	br	x17

0000000000401b50 <__ctype_b_loc@plt>:
  401b50:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401b54:	ldr	x17, [x16, #360]
  401b58:	add	x16, x16, #0x168
  401b5c:	br	x17

0000000000401b60 <strtol@plt>:
  401b60:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401b64:	ldr	x17, [x16, #368]
  401b68:	add	x16, x16, #0x170
  401b6c:	br	x17

0000000000401b70 <fread@plt>:
  401b70:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401b74:	ldr	x17, [x16, #376]
  401b78:	add	x16, x16, #0x178
  401b7c:	br	x17

0000000000401b80 <free@plt>:
  401b80:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401b84:	ldr	x17, [x16, #384]
  401b88:	add	x16, x16, #0x180
  401b8c:	br	x17

0000000000401b90 <fsetpos@plt>:
  401b90:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401b94:	ldr	x17, [x16, #392]
  401b98:	add	x16, x16, #0x188
  401b9c:	br	x17

0000000000401ba0 <ungetc@plt>:
  401ba0:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401ba4:	ldr	x17, [x16, #400]
  401ba8:	add	x16, x16, #0x190
  401bac:	br	x17

0000000000401bb0 <freopen@plt>:
  401bb0:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401bb4:	ldr	x17, [x16, #408]
  401bb8:	add	x16, x16, #0x198
  401bbc:	br	x17

0000000000401bc0 <strchr@plt>:
  401bc0:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401bc4:	ldr	x17, [x16, #416]
  401bc8:	add	x16, x16, #0x1a0
  401bcc:	br	x17

0000000000401bd0 <fwrite@plt>:
  401bd0:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401bd4:	ldr	x17, [x16, #424]
  401bd8:	add	x16, x16, #0x1a8
  401bdc:	br	x17

0000000000401be0 <wait@plt>:
  401be0:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401be4:	ldr	x17, [x16, #432]
  401be8:	add	x16, x16, #0x1b0
  401bec:	br	x17

0000000000401bf0 <clearerr@plt>:
  401bf0:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401bf4:	ldr	x17, [x16, #440]
  401bf8:	add	x16, x16, #0x1b8
  401bfc:	br	x17

0000000000401c00 <fflush@plt>:
  401c00:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401c04:	ldr	x17, [x16, #448]
  401c08:	add	x16, x16, #0x1c0
  401c0c:	br	x17

0000000000401c10 <strcpy@plt>:
  401c10:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401c14:	ldr	x17, [x16, #456]
  401c18:	add	x16, x16, #0x1c8
  401c1c:	br	x17

0000000000401c20 <isatty@plt>:
  401c20:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401c24:	ldr	x17, [x16, #464]
  401c28:	add	x16, x16, #0x1d0
  401c2c:	br	x17

0000000000401c30 <__isoc99_sscanf@plt>:
  401c30:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401c34:	ldr	x17, [x16, #472]
  401c38:	add	x16, x16, #0x1d8
  401c3c:	br	x17

0000000000401c40 <vsnprintf@plt>:
  401c40:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401c44:	ldr	x17, [x16, #480]
  401c48:	add	x16, x16, #0x1e0
  401c4c:	br	x17

0000000000401c50 <regexec@plt>:
  401c50:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401c54:	ldr	x17, [x16, #488]
  401c58:	add	x16, x16, #0x1e8
  401c5c:	br	x17

0000000000401c60 <longjmp@plt>:
  401c60:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401c64:	ldr	x17, [x16, #496]
  401c68:	add	x16, x16, #0x1f0
  401c6c:	br	x17

0000000000401c70 <dup2@plt>:
  401c70:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401c74:	ldr	x17, [x16, #504]
  401c78:	add	x16, x16, #0x1f8
  401c7c:	br	x17

0000000000401c80 <regcomp@plt>:
  401c80:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401c84:	ldr	x17, [x16, #512]
  401c88:	add	x16, x16, #0x200
  401c8c:	br	x17

0000000000401c90 <strncpy@plt>:
  401c90:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401c94:	ldr	x17, [x16, #520]
  401c98:	add	x16, x16, #0x208
  401c9c:	br	x17

0000000000401ca0 <printf@plt>:
  401ca0:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401ca4:	ldr	x17, [x16, #528]
  401ca8:	add	x16, x16, #0x210
  401cac:	br	x17

0000000000401cb0 <__errno_location@plt>:
  401cb0:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401cb4:	ldr	x17, [x16, #536]
  401cb8:	add	x16, x16, #0x218
  401cbc:	br	x17

0000000000401cc0 <tolower@plt>:
  401cc0:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401cc4:	ldr	x17, [x16, #544]
  401cc8:	add	x16, x16, #0x220
  401ccc:	br	x17

0000000000401cd0 <regerror@plt>:
  401cd0:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401cd4:	ldr	x17, [x16, #552]
  401cd8:	add	x16, x16, #0x228
  401cdc:	br	x17

0000000000401ce0 <getenv@plt>:
  401ce0:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401ce4:	ldr	x17, [x16, #560]
  401ce8:	add	x16, x16, #0x230
  401cec:	br	x17

0000000000401cf0 <__xstat@plt>:
  401cf0:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401cf4:	ldr	x17, [x16, #568]
  401cf8:	add	x16, x16, #0x238
  401cfc:	br	x17

0000000000401d00 <unlink@plt>:
  401d00:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401d04:	ldr	x17, [x16, #576]
  401d08:	add	x16, x16, #0x240
  401d0c:	br	x17

0000000000401d10 <gettext@plt>:
  401d10:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401d14:	ldr	x17, [x16, #584]
  401d18:	add	x16, x16, #0x248
  401d1c:	br	x17

0000000000401d20 <fprintf@plt>:
  401d20:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401d24:	ldr	x17, [x16, #592]
  401d28:	add	x16, x16, #0x250
  401d2c:	br	x17

0000000000401d30 <fgets@plt>:
  401d30:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401d34:	ldr	x17, [x16, #600]
  401d38:	add	x16, x16, #0x258
  401d3c:	br	x17

0000000000401d40 <setlocale@plt>:
  401d40:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401d44:	ldr	x17, [x16, #608]
  401d48:	add	x16, x16, #0x260
  401d4c:	br	x17

0000000000401d50 <ferror@plt>:
  401d50:	adrp	x16, 45a000 <ferror@plt+0x582b0>
  401d54:	ldr	x17, [x16, #616]
  401d58:	add	x16, x16, #0x268
  401d5c:	br	x17

Disassembly of section .text:

0000000000401d60 <.text>:
  401d60:	mov	x29, #0x0                   	// #0
  401d64:	mov	x30, #0x0                   	// #0
  401d68:	mov	x5, x0
  401d6c:	ldr	x1, [sp]
  401d70:	add	x2, sp, #0x8
  401d74:	mov	x6, sp
  401d78:	movz	x0, #0x0, lsl #48
  401d7c:	movk	x0, #0x0, lsl #32
  401d80:	movk	x0, #0x40, lsl #16
  401d84:	movk	x0, #0xe9f8
  401d88:	movz	x3, #0x0, lsl #48
  401d8c:	movk	x3, #0x0, lsl #32
  401d90:	movk	x3, #0x42, lsl #16
  401d94:	movk	x3, #0x77a8
  401d98:	movz	x4, #0x0, lsl #48
  401d9c:	movk	x4, #0x0, lsl #32
  401da0:	movk	x4, #0x42, lsl #16
  401da4:	movk	x4, #0x7828
  401da8:	bl	401a20 <__libc_start_main@plt>
  401dac:	bl	401b10 <abort@plt>
  401db0:	adrp	x0, 459000 <ferror@plt+0x572b0>
  401db4:	ldr	x0, [x0, #4064]
  401db8:	cbz	x0, 401dc0 <ferror@plt+0x70>
  401dbc:	b	401af0 <__gmon_start__@plt>
  401dc0:	ret
  401dc4:	nop
  401dc8:	adrp	x0, 462000 <ferror@plt+0x602b0>
  401dcc:	add	x0, x0, #0xd00
  401dd0:	adrp	x1, 462000 <ferror@plt+0x602b0>
  401dd4:	add	x1, x1, #0xd00
  401dd8:	cmp	x1, x0
  401ddc:	b.eq	401df4 <ferror@plt+0xa4>  // b.none
  401de0:	adrp	x1, 427000 <ferror@plt+0x252b0>
  401de4:	ldr	x1, [x1, #2136]
  401de8:	cbz	x1, 401df4 <ferror@plt+0xa4>
  401dec:	mov	x16, x1
  401df0:	br	x16
  401df4:	ret
  401df8:	adrp	x0, 462000 <ferror@plt+0x602b0>
  401dfc:	add	x0, x0, #0xd00
  401e00:	adrp	x1, 462000 <ferror@plt+0x602b0>
  401e04:	add	x1, x1, #0xd00
  401e08:	sub	x1, x1, x0
  401e0c:	lsr	x2, x1, #63
  401e10:	add	x1, x2, x1, asr #3
  401e14:	cmp	xzr, x1, asr #1
  401e18:	asr	x1, x1, #1
  401e1c:	b.eq	401e34 <ferror@plt+0xe4>  // b.none
  401e20:	adrp	x2, 427000 <ferror@plt+0x252b0>
  401e24:	ldr	x2, [x2, #2144]
  401e28:	cbz	x2, 401e34 <ferror@plt+0xe4>
  401e2c:	mov	x16, x2
  401e30:	br	x16
  401e34:	ret
  401e38:	stp	x29, x30, [sp, #-32]!
  401e3c:	mov	x29, sp
  401e40:	str	x19, [sp, #16]
  401e44:	adrp	x19, 462000 <ferror@plt+0x602b0>
  401e48:	ldrb	w0, [x19, #3352]
  401e4c:	cbnz	w0, 401e5c <ferror@plt+0x10c>
  401e50:	bl	401dc8 <ferror@plt+0x78>
  401e54:	mov	w0, #0x1                   	// #1
  401e58:	strb	w0, [x19, #3352]
  401e5c:	ldr	x19, [sp, #16]
  401e60:	ldp	x29, x30, [sp], #32
  401e64:	ret
  401e68:	b	401df8 <ferror@plt+0xa8>
  401e6c:	sub	sp, sp, #0x40
  401e70:	stp	x29, x30, [sp, #48]
  401e74:	add	x29, sp, #0x30
  401e78:	stur	x0, [x29, #-16]
  401e7c:	str	x1, [sp, #24]
  401e80:	ldur	x8, [x29, #-16]
  401e84:	cbz	x8, 401e90 <ferror@plt+0x140>
  401e88:	ldr	x8, [sp, #24]
  401e8c:	cbnz	x8, 401e9c <ferror@plt+0x14c>
  401e90:	ldur	x8, [x29, #-16]
  401e94:	stur	x8, [x29, #-8]
  401e98:	b	401f08 <ferror@plt+0x1b8>
  401e9c:	str	wzr, [sp, #20]
  401ea0:	ldr	w8, [sp, #20]
  401ea4:	ldur	x9, [x29, #-16]
  401ea8:	ldr	w10, [x9, #8]
  401eac:	cmp	w8, w10
  401eb0:	b.ge	401f00 <ferror@plt+0x1b0>  // b.tcont
  401eb4:	ldur	x8, [x29, #-16]
  401eb8:	ldr	x8, [x8]
  401ebc:	ldrsw	x9, [sp, #20]
  401ec0:	mov	x10, #0x8                   	// #8
  401ec4:	mul	x9, x10, x9
  401ec8:	add	x8, x8, x9
  401ecc:	ldr	x8, [x8]
  401ed0:	str	x8, [sp, #8]
  401ed4:	ldr	x8, [sp, #8]
  401ed8:	cbz	x8, 401ef0 <ferror@plt+0x1a0>
  401edc:	ldr	x0, [sp, #24]
  401ee0:	ldr	x2, [sp, #8]
  401ee4:	adrp	x1, 42d000 <ferror@plt+0x2b2b0>
  401ee8:	add	x1, x1, #0x916
  401eec:	bl	401d20 <fprintf@plt>
  401ef0:	ldr	w8, [sp, #20]
  401ef4:	add	w8, w8, #0x1
  401ef8:	str	w8, [sp, #20]
  401efc:	b	401ea0 <ferror@plt+0x150>
  401f00:	ldur	x8, [x29, #-16]
  401f04:	stur	x8, [x29, #-8]
  401f08:	ldur	x0, [x29, #-8]
  401f0c:	ldp	x29, x30, [sp, #48]
  401f10:	add	sp, sp, #0x40
  401f14:	ret
  401f18:	sub	sp, sp, #0x40
  401f1c:	stp	x29, x30, [sp, #48]
  401f20:	add	x29, sp, #0x30
  401f24:	stur	x0, [x29, #-8]
  401f28:	stur	x1, [x29, #-16]
  401f2c:	str	x2, [sp, #24]
  401f30:	ldur	x0, [x29, #-16]
  401f34:	bl	4018a0 <strlen@plt>
  401f38:	ldr	x8, [sp, #24]
  401f3c:	str	x0, [sp]
  401f40:	mov	x0, x8
  401f44:	bl	4018a0 <strlen@plt>
  401f48:	ldr	x8, [sp]
  401f4c:	add	x9, x8, x0
  401f50:	add	x9, x9, #0x1
  401f54:	str	x9, [sp, #8]
  401f58:	ldr	x0, [sp, #8]
  401f5c:	bl	4019e0 <malloc@plt>
  401f60:	str	x0, [sp, #16]
  401f64:	ldr	x8, [sp, #16]
  401f68:	cbnz	x8, 401f7c <ferror@plt+0x22c>
  401f6c:	adrp	x0, 427000 <ferror@plt+0x252b0>
  401f70:	add	x0, x0, #0x868
  401f74:	bl	401d10 <gettext@plt>
  401f78:	bl	4101e0 <ferror@plt+0xe490>
  401f7c:	ldr	x0, [sp, #16]
  401f80:	ldr	x1, [sp, #8]
  401f84:	ldur	x2, [x29, #-16]
  401f88:	ldr	x3, [sp, #24]
  401f8c:	bl	401970 <snprintf@plt>
  401f90:	ldur	x8, [x29, #-8]
  401f94:	ldr	x1, [sp, #16]
  401f98:	mov	x0, x8
  401f9c:	bl	401fbc <ferror@plt+0x26c>
  401fa0:	stur	x0, [x29, #-8]
  401fa4:	ldr	x0, [sp, #16]
  401fa8:	bl	401b80 <free@plt>
  401fac:	ldur	x0, [x29, #-8]
  401fb0:	ldp	x29, x30, [sp, #48]
  401fb4:	add	sp, sp, #0x40
  401fb8:	ret
  401fbc:	sub	sp, sp, #0x40
  401fc0:	stp	x29, x30, [sp, #48]
  401fc4:	add	x29, sp, #0x30
  401fc8:	stur	x0, [x29, #-8]
  401fcc:	stur	x1, [x29, #-16]
  401fd0:	ldur	x0, [x29, #-8]
  401fd4:	ldur	x1, [x29, #-16]
  401fd8:	ldur	x8, [x29, #-16]
  401fdc:	str	x0, [sp, #24]
  401fe0:	mov	x0, x8
  401fe4:	str	x1, [sp, #16]
  401fe8:	bl	4018a0 <strlen@plt>
  401fec:	ldr	x8, [sp, #24]
  401ff0:	str	w0, [sp, #12]
  401ff4:	mov	x0, x8
  401ff8:	ldr	x1, [sp, #16]
  401ffc:	ldr	w2, [sp, #12]
  402000:	bl	402378 <ferror@plt+0x628>
  402004:	ldp	x29, x30, [sp, #48]
  402008:	add	sp, sp, #0x40
  40200c:	ret
  402010:	sub	sp, sp, #0x60
  402014:	stp	x29, x30, [sp, #80]
  402018:	add	x29, sp, #0x50
  40201c:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  402020:	add	x8, x8, #0xc7c
  402024:	stur	x0, [x29, #-16]
  402028:	stur	x1, [x29, #-24]
  40202c:	stur	w2, [x29, #-28]
  402030:	ldr	w9, [x8]
  402034:	cbz	w9, 402044 <ferror@plt+0x2f4>
  402038:	ldur	x8, [x29, #-16]
  40203c:	stur	x8, [x29, #-8]
  402040:	b	402194 <ferror@plt+0x444>
  402044:	ldur	x0, [x29, #-24]
  402048:	bl	4018a0 <strlen@plt>
  40204c:	mov	x8, #0x2                   	// #2
  402050:	mul	x8, x8, x0
  402054:	add	x8, x8, #0x9
  402058:	ldur	w0, [x29, #-28]
  40205c:	str	x8, [sp, #8]
  402060:	bl	401990 <abs@plt>
  402064:	scvtf	d0, w0
  402068:	bl	401980 <log10@plt>
  40206c:	frintp	d0, d0
  402070:	fmov	d1, #1.000000000000000000e+00
  402074:	fadd	d0, d1, d0
  402078:	fcvtzu	x8, d0
  40207c:	ldr	x9, [sp, #8]
  402080:	add	x8, x9, x8
  402084:	add	x8, x8, #0x1
  402088:	str	x8, [sp, #16]
  40208c:	ldr	x0, [sp, #16]
  402090:	bl	4019e0 <malloc@plt>
  402094:	str	x0, [sp, #32]
  402098:	ldr	x8, [sp, #32]
  40209c:	cbnz	x8, 4020b0 <ferror@plt+0x360>
  4020a0:	adrp	x0, 427000 <ferror@plt+0x252b0>
  4020a4:	add	x0, x0, #0x894
  4020a8:	bl	401d10 <gettext@plt>
  4020ac:	bl	4101e0 <ferror@plt+0xe490>
  4020b0:	ldr	x8, [sp, #32]
  4020b4:	ldr	x0, [sp, #32]
  4020b8:	ldr	x1, [sp, #16]
  4020bc:	ldur	w3, [x29, #-28]
  4020c0:	adrp	x2, 427000 <ferror@plt+0x252b0>
  4020c4:	add	x2, x2, #0x8c3
  4020c8:	str	x8, [sp]
  4020cc:	bl	401970 <snprintf@plt>
  4020d0:	mov	w1, w0
  4020d4:	sxtw	x8, w1
  4020d8:	ldr	x9, [sp]
  4020dc:	add	x8, x9, x8
  4020e0:	str	x8, [sp, #40]
  4020e4:	ldur	x8, [x29, #-24]
  4020e8:	str	x8, [sp, #24]
  4020ec:	ldr	x8, [sp, #24]
  4020f0:	ldrb	w9, [x8]
  4020f4:	cbz	w9, 402140 <ferror@plt+0x3f0>
  4020f8:	ldr	x8, [sp, #24]
  4020fc:	ldrb	w9, [x8]
  402100:	cmp	w9, #0x5c
  402104:	b.ne	40211c <ferror@plt+0x3cc>  // b.any
  402108:	ldr	x8, [sp, #40]
  40210c:	add	x9, x8, #0x1
  402110:	str	x9, [sp, #40]
  402114:	mov	w10, #0x5c                  	// #92
  402118:	strb	w10, [x8]
  40211c:	ldr	x8, [sp, #24]
  402120:	add	x9, x8, #0x1
  402124:	str	x9, [sp, #24]
  402128:	ldrb	w10, [x8]
  40212c:	ldr	x8, [sp, #40]
  402130:	add	x9, x8, #0x1
  402134:	str	x9, [sp, #40]
  402138:	strb	w10, [x8]
  40213c:	b	4020ec <ferror@plt+0x39c>
  402140:	ldr	x8, [sp, #40]
  402144:	add	x9, x8, #0x1
  402148:	str	x9, [sp, #40]
  40214c:	mov	w10, #0x22                  	// #34
  402150:	strb	w10, [x8]
  402154:	ldr	x8, [sp, #40]
  402158:	add	x9, x8, #0x1
  40215c:	str	x9, [sp, #40]
  402160:	mov	w10, #0xa                   	// #10
  402164:	strb	w10, [x8]
  402168:	ldr	x8, [sp, #40]
  40216c:	mov	w10, #0x0                   	// #0
  402170:	strb	w10, [x8]
  402174:	ldur	x0, [x29, #-16]
  402178:	ldr	x1, [sp, #32]
  40217c:	bl	401fbc <ferror@plt+0x26c>
  402180:	stur	x0, [x29, #-16]
  402184:	ldr	x0, [sp, #32]
  402188:	bl	401b80 <free@plt>
  40218c:	ldur	x8, [x29, #-16]
  402190:	stur	x8, [x29, #-8]
  402194:	ldur	x0, [x29, #-8]
  402198:	ldp	x29, x30, [sp, #80]
  40219c:	add	sp, sp, #0x60
  4021a0:	ret
  4021a4:	sub	sp, sp, #0x20
  4021a8:	stp	x29, x30, [sp, #16]
  4021ac:	add	x29, sp, #0x10
  4021b0:	str	x0, [sp, #8]
  4021b4:	str	x1, [sp]
  4021b8:	ldr	x0, [sp, #8]
  4021bc:	ldr	x8, [sp]
  4021c0:	ldr	x1, [x8]
  4021c4:	ldr	x8, [sp]
  4021c8:	ldr	w2, [x8, #8]
  4021cc:	bl	4021e4 <ferror@plt+0x494>
  4021d0:	ldr	x8, [sp, #8]
  4021d4:	mov	x0, x8
  4021d8:	ldp	x29, x30, [sp, #16]
  4021dc:	add	sp, sp, #0x20
  4021e0:	ret
  4021e4:	sub	sp, sp, #0x30
  4021e8:	stp	x29, x30, [sp, #32]
  4021ec:	add	x29, sp, #0x20
  4021f0:	str	x0, [sp, #16]
  4021f4:	str	x1, [sp, #8]
  4021f8:	str	w2, [sp, #4]
  4021fc:	str	wzr, [sp]
  402200:	ldr	x8, [sp, #8]
  402204:	cbz	x8, 402210 <ferror@plt+0x4c0>
  402208:	ldr	w8, [sp, #4]
  40220c:	cbnz	w8, 40221c <ferror@plt+0x4cc>
  402210:	ldr	x8, [sp, #16]
  402214:	stur	x8, [x29, #-8]
  402218:	b	402368 <ferror@plt+0x618>
  40221c:	ldr	w8, [sp, #4]
  402220:	ldr	x9, [sp, #16]
  402224:	ldr	w10, [x9, #8]
  402228:	add	w8, w8, w10
  40222c:	ldr	x9, [sp, #16]
  402230:	ldr	w10, [x9, #24]
  402234:	cmp	w8, w10
  402238:	b.le	402314 <ferror@plt+0x5c4>
  40223c:	ldr	w8, [sp, #4]
  402240:	ldr	x9, [sp, #16]
  402244:	ldr	w10, [x9, #8]
  402248:	add	w8, w8, w10
  40224c:	str	w8, [sp]
  402250:	ldrsw	x9, [sp]
  402254:	ldr	x11, [sp, #16]
  402258:	ldr	x11, [x11, #16]
  40225c:	mul	x9, x9, x11
  402260:	mov	x11, #0x200                 	// #512
  402264:	udiv	x12, x9, x11
  402268:	mul	x11, x12, x11
  40226c:	subs	x9, x9, x11
  402270:	cbz	x9, 4022c0 <ferror@plt+0x570>
  402274:	ldr	x8, [sp, #16]
  402278:	ldr	x8, [x8, #16]
  40227c:	cmp	x8, #0x200
  402280:	b.cs	4022c0 <ferror@plt+0x570>  // b.hs, b.nlast
  402284:	ldrsw	x8, [sp]
  402288:	ldr	x9, [sp, #16]
  40228c:	ldr	x9, [x9, #16]
  402290:	mul	x8, x8, x9
  402294:	mov	x9, #0x200                 	// #512
  402298:	udiv	x10, x8, x9
  40229c:	mul	x10, x10, x9
  4022a0:	subs	x8, x8, x10
  4022a4:	subs	x8, x9, x8
  4022a8:	ldr	x9, [sp, #16]
  4022ac:	ldr	x9, [x9, #16]
  4022b0:	udiv	x8, x8, x9
  4022b4:	ldr	w11, [sp]
  4022b8:	add	w8, w11, w8
  4022bc:	str	w8, [sp]
  4022c0:	ldr	x8, [sp, #16]
  4022c4:	ldr	x8, [x8]
  4022c8:	cbnz	x8, 4022e8 <ferror@plt+0x598>
  4022cc:	ldr	w0, [sp]
  4022d0:	ldr	x8, [sp, #16]
  4022d4:	ldr	x1, [x8, #16]
  4022d8:	bl	41018c <ferror@plt+0xe43c>
  4022dc:	ldr	x8, [sp, #16]
  4022e0:	str	x0, [x8]
  4022e4:	b	402308 <ferror@plt+0x5b8>
  4022e8:	ldr	x8, [sp, #16]
  4022ec:	ldr	x0, [x8]
  4022f0:	ldr	w1, [sp]
  4022f4:	ldr	x8, [sp, #16]
  4022f8:	ldr	x2, [x8, #16]
  4022fc:	bl	410138 <ferror@plt+0xe3e8>
  402300:	ldr	x8, [sp, #16]
  402304:	str	x0, [x8]
  402308:	ldr	w8, [sp]
  40230c:	ldr	x9, [sp, #16]
  402310:	str	w8, [x9, #24]
  402314:	ldr	x8, [sp, #16]
  402318:	ldr	x8, [x8]
  40231c:	ldr	x9, [sp, #16]
  402320:	ldrsw	x9, [x9, #8]
  402324:	ldr	x10, [sp, #16]
  402328:	ldr	x10, [x10, #16]
  40232c:	mul	x9, x9, x10
  402330:	add	x0, x8, x9
  402334:	ldr	x1, [sp, #8]
  402338:	ldrsw	x8, [sp, #4]
  40233c:	ldr	x9, [sp, #16]
  402340:	ldr	x9, [x9, #16]
  402344:	mul	x2, x8, x9
  402348:	bl	401880 <memcpy@plt>
  40234c:	ldr	w11, [sp, #4]
  402350:	ldr	x8, [sp, #16]
  402354:	ldr	w12, [x8, #8]
  402358:	add	w11, w12, w11
  40235c:	str	w11, [x8, #8]
  402360:	ldr	x8, [sp, #16]
  402364:	stur	x8, [x29, #-8]
  402368:	ldur	x0, [x29, #-8]
  40236c:	ldp	x29, x30, [sp, #32]
  402370:	add	sp, sp, #0x30
  402374:	ret
  402378:	sub	sp, sp, #0x30
  40237c:	stp	x29, x30, [sp, #32]
  402380:	add	x29, sp, #0x20
  402384:	stur	x0, [x29, #-8]
  402388:	str	x1, [sp, #16]
  40238c:	str	w2, [sp, #12]
  402390:	ldur	x0, [x29, #-8]
  402394:	ldr	x1, [sp, #16]
  402398:	ldr	w8, [sp, #12]
  40239c:	add	w2, w8, #0x1
  4023a0:	bl	4021e4 <ferror@plt+0x494>
  4023a4:	ldur	x9, [x29, #-8]
  4023a8:	ldr	w8, [x9, #8]
  4023ac:	subs	w8, w8, #0x1
  4023b0:	str	w8, [x9, #8]
  4023b4:	ldur	x9, [x29, #-8]
  4023b8:	mov	x0, x9
  4023bc:	ldp	x29, x30, [sp, #32]
  4023c0:	add	sp, sp, #0x30
  4023c4:	ret
  4023c8:	sub	sp, sp, #0x40
  4023cc:	stp	x29, x30, [sp, #48]
  4023d0:	add	x29, sp, #0x30
  4023d4:	adrp	x8, 427000 <ferror@plt+0x252b0>
  4023d8:	add	x8, x8, #0x8ce
  4023dc:	adrp	x9, 42a000 <ferror@plt+0x282b0>
  4023e0:	add	x9, x9, #0x2f7
  4023e4:	adrp	x10, 427000 <ferror@plt+0x252b0>
  4023e8:	add	x10, x10, #0xd63
  4023ec:	stur	x0, [x29, #-8]
  4023f0:	stur	x1, [x29, #-16]
  4023f4:	str	x2, [sp, #24]
  4023f8:	ldur	x0, [x29, #-8]
  4023fc:	mov	x1, x8
  402400:	str	x9, [sp, #16]
  402404:	str	x10, [sp, #8]
  402408:	bl	401fbc <ferror@plt+0x26c>
  40240c:	ldur	x8, [x29, #-8]
  402410:	mov	x0, x8
  402414:	ldr	x1, [sp, #16]
  402418:	bl	401fbc <ferror@plt+0x26c>
  40241c:	ldur	x8, [x29, #-8]
  402420:	ldur	x1, [x29, #-16]
  402424:	mov	x0, x8
  402428:	bl	401fbc <ferror@plt+0x26c>
  40242c:	ldur	x8, [x29, #-8]
  402430:	mov	x0, x8
  402434:	ldr	x1, [sp, #16]
  402438:	bl	401fbc <ferror@plt+0x26c>
  40243c:	ldur	x8, [x29, #-8]
  402440:	ldr	x1, [sp, #24]
  402444:	mov	x0, x8
  402448:	bl	401fbc <ferror@plt+0x26c>
  40244c:	ldur	x8, [x29, #-8]
  402450:	mov	x0, x8
  402454:	ldr	x1, [sp, #8]
  402458:	bl	401fbc <ferror@plt+0x26c>
  40245c:	ldur	x8, [x29, #-8]
  402460:	mov	x0, x8
  402464:	ldp	x29, x30, [sp, #48]
  402468:	add	sp, sp, #0x40
  40246c:	ret
  402470:	sub	sp, sp, #0x60
  402474:	stp	x29, x30, [sp, #80]
  402478:	add	x29, sp, #0x50
  40247c:	adrp	x8, 427000 <ferror@plt+0x252b0>
  402480:	add	x8, x8, #0x8d7
  402484:	stur	x0, [x29, #-8]
  402488:	stur	x1, [x29, #-16]
  40248c:	stur	x2, [x29, #-24]
  402490:	stur	x8, [x29, #-32]
  402494:	ldur	x8, [x29, #-24]
  402498:	cbz	x8, 4024a8 <ferror@plt+0x758>
  40249c:	ldur	x8, [x29, #-24]
  4024a0:	str	x8, [sp, #24]
  4024a4:	b	4024b4 <ferror@plt+0x764>
  4024a8:	adrp	x8, 442000 <ferror@plt+0x402b0>
  4024ac:	add	x8, x8, #0xb75
  4024b0:	str	x8, [sp, #24]
  4024b4:	ldr	x8, [sp, #24]
  4024b8:	stur	x8, [x29, #-24]
  4024bc:	ldur	x0, [x29, #-32]
  4024c0:	bl	4018a0 <strlen@plt>
  4024c4:	ldur	x8, [x29, #-16]
  4024c8:	str	x0, [sp, #16]
  4024cc:	mov	x0, x8
  4024d0:	bl	4018a0 <strlen@plt>
  4024d4:	ldr	x8, [sp, #16]
  4024d8:	add	x9, x8, x0
  4024dc:	ldur	x0, [x29, #-24]
  4024e0:	str	x9, [sp, #8]
  4024e4:	bl	4018a0 <strlen@plt>
  4024e8:	ldr	x8, [sp, #8]
  4024ec:	add	x9, x8, x0
  4024f0:	add	x9, x9, #0x2
  4024f4:	str	x9, [sp, #32]
  4024f8:	ldr	x0, [sp, #32]
  4024fc:	bl	4019e0 <malloc@plt>
  402500:	str	x0, [sp, #40]
  402504:	ldr	x8, [sp, #40]
  402508:	cbnz	x8, 40251c <ferror@plt+0x7cc>
  40250c:	adrp	x0, 427000 <ferror@plt+0x252b0>
  402510:	add	x0, x0, #0x8fd
  402514:	bl	401d10 <gettext@plt>
  402518:	bl	4101e0 <ferror@plt+0xe490>
  40251c:	add	x1, sp, #0x28
  402520:	ldr	x0, [sp, #40]
  402524:	ldr	x8, [sp, #32]
  402528:	ldur	x2, [x29, #-32]
  40252c:	ldur	x3, [x29, #-16]
  402530:	ldur	x4, [x29, #-24]
  402534:	str	x1, [sp]
  402538:	mov	x1, x8
  40253c:	bl	401970 <snprintf@plt>
  402540:	ldur	x8, [x29, #-8]
  402544:	mov	x0, x8
  402548:	ldr	x1, [sp]
  40254c:	mov	w2, #0x1                   	// #1
  402550:	bl	4021e4 <ferror@plt+0x494>
  402554:	ldur	x8, [x29, #-8]
  402558:	mov	x0, x8
  40255c:	ldp	x29, x30, [sp, #80]
  402560:	add	sp, sp, #0x60
  402564:	ret
  402568:	sub	sp, sp, #0x50
  40256c:	stp	x29, x30, [sp, #64]
  402570:	add	x29, sp, #0x40
  402574:	adrp	x8, 427000 <ferror@plt+0x252b0>
  402578:	add	x8, x8, #0x924
  40257c:	stur	x0, [x29, #-8]
  402580:	stur	x1, [x29, #-16]
  402584:	stur	x8, [x29, #-24]
  402588:	ldur	x0, [x29, #-24]
  40258c:	bl	4018a0 <strlen@plt>
  402590:	ldur	x8, [x29, #-16]
  402594:	str	x0, [sp, #16]
  402598:	mov	x0, x8
  40259c:	bl	4018a0 <strlen@plt>
  4025a0:	ldr	x8, [sp, #16]
  4025a4:	add	x9, x8, x0
  4025a8:	add	x9, x9, #0x2
  4025ac:	str	x9, [sp, #24]
  4025b0:	ldr	x0, [sp, #24]
  4025b4:	bl	4019e0 <malloc@plt>
  4025b8:	str	x0, [sp, #32]
  4025bc:	ldr	x8, [sp, #32]
  4025c0:	cbnz	x8, 4025d4 <ferror@plt+0x884>
  4025c4:	adrp	x0, 427000 <ferror@plt+0x252b0>
  4025c8:	add	x0, x0, #0x940
  4025cc:	bl	401d10 <gettext@plt>
  4025d0:	bl	4101e0 <ferror@plt+0xe490>
  4025d4:	add	x1, sp, #0x20
  4025d8:	ldr	x0, [sp, #32]
  4025dc:	ldr	x8, [sp, #24]
  4025e0:	ldur	x2, [x29, #-24]
  4025e4:	ldur	x3, [x29, #-16]
  4025e8:	str	x1, [sp, #8]
  4025ec:	mov	x1, x8
  4025f0:	bl	401970 <snprintf@plt>
  4025f4:	ldur	x8, [x29, #-8]
  4025f8:	mov	x0, x8
  4025fc:	ldr	x1, [sp, #8]
  402600:	mov	w2, #0x1                   	// #1
  402604:	bl	4021e4 <ferror@plt+0x494>
  402608:	ldur	x8, [x29, #-8]
  40260c:	mov	x0, x8
  402610:	ldp	x29, x30, [sp, #64]
  402614:	add	sp, sp, #0x50
  402618:	ret
  40261c:	sub	sp, sp, #0x10
  402620:	mov	x8, xzr
  402624:	str	x0, [sp, #8]
  402628:	str	x1, [sp]
  40262c:	ldr	x9, [sp, #8]
  402630:	str	x8, [x9]
  402634:	ldr	x8, [sp, #8]
  402638:	str	wzr, [x8, #8]
  40263c:	ldr	x8, [sp]
  402640:	ldr	x9, [sp, #8]
  402644:	str	x8, [x9, #16]
  402648:	ldr	x8, [sp, #8]
  40264c:	str	wzr, [x8, #24]
  402650:	add	sp, sp, #0x10
  402654:	ret
  402658:	sub	sp, sp, #0x20
  40265c:	stp	x29, x30, [sp, #16]
  402660:	add	x29, sp, #0x10
  402664:	str	x0, [sp, #8]
  402668:	ldr	x8, [sp, #8]
  40266c:	cbz	x8, 402688 <ferror@plt+0x938>
  402670:	ldr	x8, [sp, #8]
  402674:	ldr	x0, [x8]
  402678:	bl	401b80 <free@plt>
  40267c:	ldr	x8, [sp, #8]
  402680:	mov	x9, xzr
  402684:	str	x9, [x8]
  402688:	ldp	x29, x30, [sp, #16]
  40268c:	add	sp, sp, #0x20
  402690:	ret
  402694:	sub	sp, sp, #0x50
  402698:	stp	x29, x30, [sp, #64]
  40269c:	add	x29, sp, #0x40
  4026a0:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  4026a4:	add	x8, x8, #0x288
  4026a8:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  4026ac:	add	x9, x9, #0x9d0
  4026b0:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x12f0>
  4026b4:	add	x10, x10, #0x1bc
  4026b8:	adrp	x11, 466000 <stdin@@GLIBC_2.17+0x32f0>
  4026bc:	add	x11, x11, #0xc28
  4026c0:	stur	w0, [x29, #-4]
  4026c4:	stur	w1, [x29, #-8]
  4026c8:	ldur	w0, [x29, #-8]
  4026cc:	str	x8, [sp, #32]
  4026d0:	str	x9, [sp, #24]
  4026d4:	str	x10, [sp, #16]
  4026d8:	str	x11, [sp, #8]
  4026dc:	bl	410378 <ferror@plt+0xe628>
  4026e0:	ldr	x8, [sp, #32]
  4026e4:	ldr	x9, [x8]
  4026e8:	ldursw	x10, [x29, #-4]
  4026ec:	ldr	w12, [x9, x10, lsl #2]
  4026f0:	stur	w12, [x29, #-16]
  4026f4:	ldr	x9, [sp, #24]
  4026f8:	ldr	x10, [x9]
  4026fc:	ldursw	x11, [x29, #-4]
  402700:	ldr	w12, [x10, x11, lsl #2]
  402704:	stur	w12, [x29, #-12]
  402708:	stur	wzr, [x29, #-24]
  40270c:	ldur	w8, [x29, #-24]
  402710:	ldur	w9, [x29, #-16]
  402714:	cmp	w8, w9
  402718:	b.ge	402754 <ferror@plt+0xa04>  // b.tcont
  40271c:	ldr	x8, [sp, #8]
  402720:	ldr	x9, [x8]
  402724:	ldur	w10, [x29, #-12]
  402728:	ldur	w11, [x29, #-24]
  40272c:	add	w10, w10, w11
  402730:	ldrb	w10, [x9, w10, sxtw]
  402734:	ldur	w11, [x29, #-8]
  402738:	cmp	w10, w11
  40273c:	b.ne	402744 <ferror@plt+0x9f4>  // b.any
  402740:	b	402820 <ferror@plt+0xad0>
  402744:	ldur	w8, [x29, #-24]
  402748:	add	w8, w8, #0x1
  40274c:	stur	w8, [x29, #-24]
  402750:	b	40270c <ferror@plt+0x9bc>
  402754:	ldur	w8, [x29, #-8]
  402758:	adrp	x9, 45a000 <ferror@plt+0x582b0>
  40275c:	add	x9, x9, #0x288
  402760:	ldr	w10, [x9]
  402764:	cmp	w8, w10
  402768:	b.ne	402788 <ferror@plt+0xa38>  // b.any
  40276c:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  402770:	add	x8, x8, #0x2a0
  402774:	ldr	x8, [x8]
  402778:	ldursw	x9, [x29, #-4]
  40277c:	add	x8, x8, x9
  402780:	mov	w10, #0x1                   	// #1
  402784:	strb	w10, [x8]
  402788:	ldur	w8, [x29, #-12]
  40278c:	ldur	w9, [x29, #-16]
  402790:	add	w8, w8, w9
  402794:	stur	w8, [x29, #-20]
  402798:	ldur	w8, [x29, #-20]
  40279c:	ldr	x10, [sp, #16]
  4027a0:	ldr	w9, [x10]
  4027a4:	cmp	w8, w9
  4027a8:	b.lt	4027ec <ferror@plt+0xa9c>  // b.tstop
  4027ac:	ldr	x8, [sp, #16]
  4027b0:	ldr	w9, [x8]
  4027b4:	add	w9, w9, #0xfa
  4027b8:	str	w9, [x8]
  4027bc:	adrp	x10, 469000 <stdin@@GLIBC_2.17+0x62f0>
  4027c0:	add	x10, x10, #0xfb0
  4027c4:	ldr	w9, [x10]
  4027c8:	add	w9, w9, #0x1
  4027cc:	str	w9, [x10]
  4027d0:	ldr	x10, [sp, #8]
  4027d4:	ldr	x0, [x10]
  4027d8:	ldr	w1, [x8]
  4027dc:	mov	x2, #0x1                   	// #1
  4027e0:	bl	410138 <ferror@plt+0xe3e8>
  4027e4:	ldr	x8, [sp, #8]
  4027e8:	str	x0, [x8]
  4027ec:	ldur	w8, [x29, #-16]
  4027f0:	add	w8, w8, #0x1
  4027f4:	adrp	x9, 468000 <stdin@@GLIBC_2.17+0x52f0>
  4027f8:	add	x9, x9, #0x288
  4027fc:	ldr	x9, [x9]
  402800:	ldursw	x10, [x29, #-4]
  402804:	str	w8, [x9, x10, lsl #2]
  402808:	ldur	w8, [x29, #-8]
  40280c:	ldr	x9, [sp, #8]
  402810:	ldr	x10, [x9]
  402814:	ldursw	x11, [x29, #-20]
  402818:	add	x10, x10, x11
  40281c:	strb	w8, [x10]
  402820:	ldp	x29, x30, [sp, #64]
  402824:	add	sp, sp, #0x50
  402828:	ret
  40282c:	sub	sp, sp, #0x20
  402830:	stp	x29, x30, [sp, #16]
  402834:	add	x29, sp, #0x10
  402838:	stur	w0, [x29, #-4]
  40283c:	str	w1, [sp, #8]
  402840:	bl	4028b4 <ferror@plt+0xb64>
  402844:	str	w0, [sp, #4]
  402848:	str	wzr, [sp]
  40284c:	ldr	w8, [sp]
  402850:	adrp	x9, 466000 <stdin@@GLIBC_2.17+0x32f0>
  402854:	add	x9, x9, #0xc20
  402858:	ldr	w10, [x9]
  40285c:	cmp	w8, w10
  402860:	b.ge	4028a4 <ferror@plt+0xb54>  // b.tcont
  402864:	ldur	w0, [x29, #-4]
  402868:	ldr	w1, [sp]
  40286c:	bl	402a80 <ferror@plt+0xd30>
  402870:	tbnz	w0, #0, 402878 <ferror@plt+0xb28>
  402874:	b	402894 <ferror@plt+0xb44>
  402878:	ldr	w0, [sp, #8]
  40287c:	ldr	w1, [sp]
  402880:	bl	402a80 <ferror@plt+0xd30>
  402884:	tbnz	w0, #0, 402894 <ferror@plt+0xb44>
  402888:	ldr	w0, [sp, #4]
  40288c:	ldr	w1, [sp]
  402890:	bl	402694 <ferror@plt+0x944>
  402894:	ldr	w8, [sp]
  402898:	add	w8, w8, #0x1
  40289c:	str	w8, [sp]
  4028a0:	b	40284c <ferror@plt+0xafc>
  4028a4:	ldr	w0, [sp, #4]
  4028a8:	ldp	x29, x30, [sp, #16]
  4028ac:	add	sp, sp, #0x20
  4028b0:	ret
  4028b4:	sub	sp, sp, #0x50
  4028b8:	stp	x29, x30, [sp, #64]
  4028bc:	add	x29, sp, #0x40
  4028c0:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  4028c4:	add	x8, x8, #0xc34
  4028c8:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  4028cc:	add	x9, x9, #0xa18
  4028d0:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x12f0>
  4028d4:	add	x10, x10, #0x9d0
  4028d8:	adrp	x11, 468000 <stdin@@GLIBC_2.17+0x52f0>
  4028dc:	add	x11, x11, #0x288
  4028e0:	adrp	x12, 466000 <stdin@@GLIBC_2.17+0x32f0>
  4028e4:	add	x12, x12, #0xab0
  4028e8:	adrp	x13, 469000 <stdin@@GLIBC_2.17+0x62f0>
  4028ec:	add	x13, x13, #0x2a0
  4028f0:	ldr	w14, [x8]
  4028f4:	add	w14, w14, #0x1
  4028f8:	str	w14, [x8]
  4028fc:	ldr	w15, [x9]
  402900:	cmp	w14, w15
  402904:	stur	x8, [x29, #-8]
  402908:	stur	x9, [x29, #-16]
  40290c:	stur	x10, [x29, #-24]
  402910:	str	x11, [sp, #32]
  402914:	str	x12, [sp, #24]
  402918:	str	x13, [sp, #16]
  40291c:	b.lt	4029c8 <ferror@plt+0xc78>  // b.tstop
  402920:	ldur	x8, [x29, #-16]
  402924:	ldr	w9, [x8]
  402928:	add	w9, w9, #0x64
  40292c:	str	w9, [x8]
  402930:	adrp	x10, 469000 <stdin@@GLIBC_2.17+0x62f0>
  402934:	add	x10, x10, #0xfb0
  402938:	ldr	w9, [x10]
  40293c:	add	w9, w9, #0x1
  402940:	str	w9, [x10]
  402944:	ldur	x10, [x29, #-24]
  402948:	ldr	x0, [x10]
  40294c:	ldr	w1, [x8]
  402950:	mov	x11, #0x4                   	// #4
  402954:	mov	x2, x11
  402958:	str	x11, [sp, #8]
  40295c:	bl	410138 <ferror@plt+0xe3e8>
  402960:	ldur	x8, [x29, #-24]
  402964:	str	x0, [x8]
  402968:	ldr	x10, [sp, #32]
  40296c:	ldr	x0, [x10]
  402970:	ldur	x11, [x29, #-16]
  402974:	ldr	w1, [x11]
  402978:	ldr	x2, [sp, #8]
  40297c:	bl	410138 <ferror@plt+0xe3e8>
  402980:	ldr	x8, [sp, #32]
  402984:	str	x0, [x8]
  402988:	ldr	x10, [sp, #24]
  40298c:	ldr	x0, [x10]
  402990:	ldur	x11, [x29, #-16]
  402994:	ldr	w1, [x11]
  402998:	ldr	x2, [sp, #8]
  40299c:	bl	410138 <ferror@plt+0xe3e8>
  4029a0:	ldr	x8, [sp, #24]
  4029a4:	str	x0, [x8]
  4029a8:	ldr	x10, [sp, #16]
  4029ac:	ldr	x0, [x10]
  4029b0:	ldur	x11, [x29, #-16]
  4029b4:	ldr	w1, [x11]
  4029b8:	mov	x2, #0x1                   	// #1
  4029bc:	bl	410138 <ferror@plt+0xe3e8>
  4029c0:	ldr	x8, [sp, #16]
  4029c4:	str	x0, [x8]
  4029c8:	ldur	x8, [x29, #-8]
  4029cc:	ldr	w9, [x8]
  4029d0:	cmp	w9, #0x1
  4029d4:	b.ne	4029f4 <ferror@plt+0xca4>  // b.any
  4029d8:	ldur	x8, [x29, #-24]
  4029dc:	ldr	x9, [x8]
  4029e0:	ldur	x10, [x29, #-8]
  4029e4:	ldrsw	x11, [x10]
  4029e8:	mov	w12, wzr
  4029ec:	str	w12, [x9, x11, lsl #2]
  4029f0:	b	402a30 <ferror@plt+0xce0>
  4029f4:	ldur	x8, [x29, #-24]
  4029f8:	ldr	x9, [x8]
  4029fc:	ldur	x10, [x29, #-8]
  402a00:	ldr	w11, [x10]
  402a04:	subs	w11, w11, #0x1
  402a08:	ldr	w11, [x9, w11, sxtw #2]
  402a0c:	ldr	x9, [sp, #32]
  402a10:	ldr	x12, [x9]
  402a14:	ldr	w13, [x10]
  402a18:	subs	w13, w13, #0x1
  402a1c:	ldr	w13, [x12, w13, sxtw #2]
  402a20:	add	w11, w11, w13
  402a24:	ldr	x12, [x8]
  402a28:	ldrsw	x14, [x10]
  402a2c:	str	w11, [x12, x14, lsl #2]
  402a30:	ldr	x8, [sp, #32]
  402a34:	ldr	x9, [x8]
  402a38:	ldur	x10, [x29, #-8]
  402a3c:	ldrsw	x11, [x10]
  402a40:	mov	w12, wzr
  402a44:	str	w12, [x9, x11, lsl #2]
  402a48:	ldr	x9, [sp, #24]
  402a4c:	ldr	x11, [x9]
  402a50:	ldrsw	x13, [x10]
  402a54:	str	w12, [x11, x13, lsl #2]
  402a58:	ldr	x11, [sp, #16]
  402a5c:	ldr	x13, [x11]
  402a60:	ldrsw	x14, [x10]
  402a64:	add	x13, x13, x14
  402a68:	mov	w12, #0x0                   	// #0
  402a6c:	strb	w12, [x13]
  402a70:	ldr	w0, [x10]
  402a74:	ldp	x29, x30, [sp, #64]
  402a78:	add	sp, sp, #0x50
  402a7c:	ret
  402a80:	sub	sp, sp, #0x20
  402a84:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  402a88:	add	x8, x8, #0x288
  402a8c:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  402a90:	add	x9, x9, #0x9d0
  402a94:	str	w0, [sp, #24]
  402a98:	str	w1, [sp, #20]
  402a9c:	ldr	x8, [x8]
  402aa0:	ldrsw	x10, [sp, #24]
  402aa4:	ldr	w11, [x8, x10, lsl #2]
  402aa8:	str	w11, [sp, #12]
  402aac:	ldr	x8, [x9]
  402ab0:	ldrsw	x9, [sp, #24]
  402ab4:	ldr	w11, [x8, x9, lsl #2]
  402ab8:	str	w11, [sp, #16]
  402abc:	str	wzr, [sp, #8]
  402ac0:	ldr	w8, [sp, #8]
  402ac4:	ldr	w9, [sp, #12]
  402ac8:	cmp	w8, w9
  402acc:	b.ge	402b38 <ferror@plt+0xde8>  // b.tcont
  402ad0:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  402ad4:	add	x8, x8, #0xc28
  402ad8:	ldr	x8, [x8]
  402adc:	ldr	w9, [sp, #16]
  402ae0:	ldr	w10, [sp, #8]
  402ae4:	add	w9, w9, w10
  402ae8:	ldrb	w9, [x8, w9, sxtw]
  402aec:	ldr	w10, [sp, #20]
  402af0:	cmp	w9, w10
  402af4:	b.ne	402b28 <ferror@plt+0xdd8>  // b.any
  402af8:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  402afc:	add	x8, x8, #0xab0
  402b00:	ldr	x8, [x8]
  402b04:	ldrsw	x9, [sp, #24]
  402b08:	ldr	w10, [x8, x9, lsl #2]
  402b0c:	cmp	w10, #0x0
  402b10:	cset	w10, ne  // ne = any
  402b14:	mov	w11, #0x1                   	// #1
  402b18:	eor	w10, w10, #0x1
  402b1c:	and	w10, w10, w11
  402b20:	strb	w10, [sp, #31]
  402b24:	b	402b5c <ferror@plt+0xe0c>
  402b28:	ldr	w8, [sp, #8]
  402b2c:	add	w8, w8, #0x1
  402b30:	str	w8, [sp, #8]
  402b34:	b	402ac0 <ferror@plt+0xd70>
  402b38:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  402b3c:	add	x8, x8, #0xab0
  402b40:	ldr	x8, [x8]
  402b44:	ldrsw	x9, [sp, #24]
  402b48:	ldr	w10, [x8, x9, lsl #2]
  402b4c:	cmp	w10, #0x0
  402b50:	cset	w10, ne  // ne = any
  402b54:	and	w10, w10, #0x1
  402b58:	strb	w10, [sp, #31]
  402b5c:	ldrb	w8, [sp, #31]
  402b60:	and	w0, w8, #0x1
  402b64:	add	sp, sp, #0x20
  402b68:	ret
  402b6c:	sub	sp, sp, #0x20
  402b70:	stp	x29, x30, [sp, #16]
  402b74:	add	x29, sp, #0x10
  402b78:	stur	w0, [x29, #-4]
  402b7c:	str	w1, [sp, #8]
  402b80:	bl	4028b4 <ferror@plt+0xb64>
  402b84:	str	w0, [sp, #4]
  402b88:	str	wzr, [sp]
  402b8c:	ldr	w8, [sp]
  402b90:	adrp	x9, 468000 <stdin@@GLIBC_2.17+0x52f0>
  402b94:	add	x9, x9, #0x288
  402b98:	ldr	x9, [x9]
  402b9c:	ldursw	x10, [x29, #-4]
  402ba0:	ldr	w11, [x9, x10, lsl #2]
  402ba4:	cmp	w8, w11
  402ba8:	b.ge	402bf0 <ferror@plt+0xea0>  // b.tcont
  402bac:	ldr	w0, [sp, #4]
  402bb0:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  402bb4:	add	x8, x8, #0xc28
  402bb8:	ldr	x8, [x8]
  402bbc:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  402bc0:	add	x9, x9, #0x9d0
  402bc4:	ldr	x9, [x9]
  402bc8:	ldursw	x10, [x29, #-4]
  402bcc:	ldr	w11, [x9, x10, lsl #2]
  402bd0:	ldr	w12, [sp]
  402bd4:	add	w11, w11, w12
  402bd8:	ldrb	w1, [x8, w11, sxtw]
  402bdc:	bl	402694 <ferror@plt+0x944>
  402be0:	ldr	w8, [sp]
  402be4:	add	w8, w8, #0x1
  402be8:	str	w8, [sp]
  402bec:	b	402b8c <ferror@plt+0xe3c>
  402bf0:	str	wzr, [sp]
  402bf4:	ldr	w8, [sp]
  402bf8:	adrp	x9, 468000 <stdin@@GLIBC_2.17+0x52f0>
  402bfc:	add	x9, x9, #0x288
  402c00:	ldr	x9, [x9]
  402c04:	ldrsw	x10, [sp, #8]
  402c08:	ldr	w11, [x9, x10, lsl #2]
  402c0c:	cmp	w8, w11
  402c10:	b.ge	402c58 <ferror@plt+0xf08>  // b.tcont
  402c14:	ldr	w0, [sp, #4]
  402c18:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  402c1c:	add	x8, x8, #0xc28
  402c20:	ldr	x8, [x8]
  402c24:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  402c28:	add	x9, x9, #0x9d0
  402c2c:	ldr	x9, [x9]
  402c30:	ldrsw	x10, [sp, #8]
  402c34:	ldr	w11, [x9, x10, lsl #2]
  402c38:	ldr	w12, [sp]
  402c3c:	add	w11, w11, w12
  402c40:	ldrb	w1, [x8, w11, sxtw]
  402c44:	bl	402694 <ferror@plt+0x944>
  402c48:	ldr	w8, [sp]
  402c4c:	add	w8, w8, #0x1
  402c50:	str	w8, [sp]
  402c54:	b	402bf4 <ferror@plt+0xea4>
  402c58:	ldr	w0, [sp, #4]
  402c5c:	ldp	x29, x30, [sp, #16]
  402c60:	add	sp, sp, #0x20
  402c64:	ret
  402c68:	sub	sp, sp, #0x10
  402c6c:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  402c70:	add	x8, x8, #0xab0
  402c74:	mov	w9, #0x1                   	// #1
  402c78:	adrp	x10, 469000 <stdin@@GLIBC_2.17+0x62f0>
  402c7c:	add	x10, x10, #0x2a0
  402c80:	str	w0, [sp, #12]
  402c84:	ldr	x8, [x8]
  402c88:	ldrsw	x11, [sp, #12]
  402c8c:	str	w9, [x8, x11, lsl #2]
  402c90:	ldr	x8, [x10]
  402c94:	ldrsw	x11, [sp, #12]
  402c98:	add	x8, x8, x11
  402c9c:	ldrb	w12, [x8]
  402ca0:	eor	w12, w12, w9
  402ca4:	ldr	x8, [x10]
  402ca8:	ldrsw	x10, [sp, #12]
  402cac:	add	x8, x8, x10
  402cb0:	and	w9, w12, w9
  402cb4:	strb	w9, [x8]
  402cb8:	add	sp, sp, #0x10
  402cbc:	ret
  402cc0:	sub	sp, sp, #0x40
  402cc4:	stp	x29, x30, [sp, #48]
  402cc8:	add	x29, sp, #0x30
  402ccc:	mov	w8, #0x5b                  	// #91
  402cd0:	stur	x0, [x29, #-8]
  402cd4:	stur	x1, [x29, #-16]
  402cd8:	ldur	x1, [x29, #-8]
  402cdc:	mov	w0, w8
  402ce0:	bl	401920 <putc@plt>
  402ce4:	stur	wzr, [x29, #-20]
  402ce8:	ldur	w8, [x29, #-20]
  402cec:	adrp	x9, 466000 <stdin@@GLIBC_2.17+0x32f0>
  402cf0:	add	x9, x9, #0xc20
  402cf4:	ldr	w10, [x9]
  402cf8:	cmp	w8, w10
  402cfc:	b.ge	402dec <ferror@plt+0x109c>  // b.tcont
  402d00:	ldur	x8, [x29, #-16]
  402d04:	ldursw	x9, [x29, #-20]
  402d08:	ldr	w10, [x8, x9, lsl #2]
  402d0c:	cbz	w10, 402ddc <ferror@plt+0x108c>
  402d10:	ldur	w8, [x29, #-20]
  402d14:	str	w8, [sp, #24]
  402d18:	ldur	x1, [x29, #-8]
  402d1c:	mov	w0, #0x20                  	// #32
  402d20:	bl	401920 <putc@plt>
  402d24:	ldur	w8, [x29, #-20]
  402d28:	mov	w0, w8
  402d2c:	bl	4104ec <ferror@plt+0xe79c>
  402d30:	ldur	x1, [x29, #-8]
  402d34:	bl	4018b0 <fputs@plt>
  402d38:	ldur	w8, [x29, #-20]
  402d3c:	add	w8, w8, #0x1
  402d40:	stur	w8, [x29, #-20]
  402d44:	adrp	x9, 466000 <stdin@@GLIBC_2.17+0x32f0>
  402d48:	add	x9, x9, #0xc20
  402d4c:	ldr	w10, [x9]
  402d50:	mov	w11, #0x0                   	// #0
  402d54:	cmp	w8, w10
  402d58:	str	w11, [sp, #20]
  402d5c:	b.ge	402d78 <ferror@plt+0x1028>  // b.tcont
  402d60:	ldur	x8, [x29, #-16]
  402d64:	ldursw	x9, [x29, #-20]
  402d68:	ldr	w10, [x8, x9, lsl #2]
  402d6c:	cmp	w10, #0x0
  402d70:	cset	w10, ne  // ne = any
  402d74:	str	w10, [sp, #20]
  402d78:	ldr	w8, [sp, #20]
  402d7c:	tbnz	w8, #0, 402d84 <ferror@plt+0x1034>
  402d80:	b	402d88 <ferror@plt+0x1038>
  402d84:	b	402d38 <ferror@plt+0xfe8>
  402d88:	ldur	w8, [x29, #-20]
  402d8c:	subs	w8, w8, #0x1
  402d90:	ldr	w9, [sp, #24]
  402d94:	cmp	w8, w9
  402d98:	b.le	402dd0 <ferror@plt+0x1080>
  402d9c:	ldur	x0, [x29, #-8]
  402da0:	ldur	w8, [x29, #-20]
  402da4:	subs	w8, w8, #0x1
  402da8:	str	x0, [sp, #8]
  402dac:	mov	w0, w8
  402db0:	bl	4104ec <ferror@plt+0xe79c>
  402db4:	ldr	x9, [sp, #8]
  402db8:	str	x0, [sp]
  402dbc:	mov	x0, x9
  402dc0:	adrp	x1, 427000 <ferror@plt+0x252b0>
  402dc4:	add	x1, x1, #0x969
  402dc8:	ldr	x2, [sp]
  402dcc:	bl	401d20 <fprintf@plt>
  402dd0:	ldur	x1, [x29, #-8]
  402dd4:	mov	w0, #0x20                  	// #32
  402dd8:	bl	401920 <putc@plt>
  402ddc:	ldur	w8, [x29, #-20]
  402de0:	add	w8, w8, #0x1
  402de4:	stur	w8, [x29, #-20]
  402de8:	b	402ce8 <ferror@plt+0xf98>
  402dec:	ldur	x1, [x29, #-8]
  402df0:	mov	w0, #0x5d                  	// #93
  402df4:	bl	401920 <putc@plt>
  402df8:	ldp	x29, x30, [sp, #48]
  402dfc:	add	sp, sp, #0x40
  402e00:	ret
  402e04:	sub	sp, sp, #0x30
  402e08:	stp	x29, x30, [sp, #32]
  402e0c:	add	x29, sp, #0x20
  402e10:	stur	w0, [x29, #-8]
  402e14:	stur	w1, [x29, #-12]
  402e18:	ldur	w8, [x29, #-8]
  402e1c:	str	w8, [sp, #16]
  402e20:	ldr	w8, [sp, #16]
  402e24:	ldur	w9, [x29, #-12]
  402e28:	cmp	w8, w9
  402e2c:	b.gt	402e8c <ferror@plt+0x113c>
  402e30:	ldr	w0, [sp, #16]
  402e34:	bl	402eac <ferror@plt+0x115c>
  402e38:	tbnz	w0, #0, 402e40 <ferror@plt+0x10f0>
  402e3c:	b	402e7c <ferror@plt+0x112c>
  402e40:	ldr	w0, [sp, #16]
  402e44:	bl	402f24 <ferror@plt+0x11d4>
  402e48:	str	w0, [sp, #12]
  402e4c:	ldr	w8, [sp, #12]
  402e50:	ldur	w9, [x29, #-8]
  402e54:	cmp	w8, w9
  402e58:	b.lt	402e6c <ferror@plt+0x111c>  // b.tstop
  402e5c:	ldur	w8, [x29, #-12]
  402e60:	ldr	w9, [sp, #12]
  402e64:	cmp	w8, w9
  402e68:	b.ge	402e7c <ferror@plt+0x112c>  // b.tcont
  402e6c:	mov	w8, wzr
  402e70:	and	w8, w8, #0x1
  402e74:	sturb	w8, [x29, #-1]
  402e78:	b	402e98 <ferror@plt+0x1148>
  402e7c:	ldr	w8, [sp, #16]
  402e80:	add	w8, w8, #0x1
  402e84:	str	w8, [sp, #16]
  402e88:	b	402e20 <ferror@plt+0x10d0>
  402e8c:	mov	w8, #0x1                   	// #1
  402e90:	and	w8, w8, #0x1
  402e94:	sturb	w8, [x29, #-1]
  402e98:	ldurb	w8, [x29, #-1]
  402e9c:	and	w0, w8, #0x1
  402ea0:	ldp	x29, x30, [sp, #32]
  402ea4:	add	sp, sp, #0x30
  402ea8:	ret
  402eac:	sub	sp, sp, #0x20
  402eb0:	stp	x29, x30, [sp, #16]
  402eb4:	add	x29, sp, #0x10
  402eb8:	stur	w0, [x29, #-4]
  402ebc:	bl	401b50 <__ctype_b_loc@plt>
  402ec0:	ldr	x8, [x0]
  402ec4:	ldursw	x9, [x29, #-4]
  402ec8:	ldrh	w10, [x8, x9, lsl #1]
  402ecc:	and	w10, w10, #0x100
  402ed0:	mov	w11, #0x1                   	// #1
  402ed4:	str	w11, [sp, #8]
  402ed8:	cbnz	w10, 402ef8 <ferror@plt+0x11a8>
  402edc:	bl	401b50 <__ctype_b_loc@plt>
  402ee0:	ldr	x8, [x0]
  402ee4:	ldursw	x9, [x29, #-4]
  402ee8:	ldrh	w10, [x8, x9, lsl #1]
  402eec:	tst	w10, #0x200
  402ef0:	cset	w10, ne  // ne = any
  402ef4:	str	w10, [sp, #8]
  402ef8:	ldr	w8, [sp, #8]
  402efc:	mov	w9, #0x1                   	// #1
  402f00:	mov	w10, wzr
  402f04:	tst	w8, #0x1
  402f08:	csel	w8, w9, w10, ne  // ne = any
  402f0c:	cmp	w8, #0x0
  402f10:	cset	w8, ne  // ne = any
  402f14:	and	w0, w8, #0x1
  402f18:	ldp	x29, x30, [sp, #16]
  402f1c:	add	sp, sp, #0x20
  402f20:	ret
  402f24:	sub	sp, sp, #0x20
  402f28:	stp	x29, x30, [sp, #16]
  402f2c:	add	x29, sp, #0x10
  402f30:	stur	w0, [x29, #-4]
  402f34:	bl	401b50 <__ctype_b_loc@plt>
  402f38:	ldr	x8, [x0]
  402f3c:	ldursw	x9, [x29, #-4]
  402f40:	ldrh	w10, [x8, x9, lsl #1]
  402f44:	and	w10, w10, #0x100
  402f48:	cbz	w10, 402f5c <ferror@plt+0x120c>
  402f4c:	ldur	w0, [x29, #-4]
  402f50:	bl	401cc0 <tolower@plt>
  402f54:	str	w0, [sp, #8]
  402f58:	b	402f94 <ferror@plt+0x1244>
  402f5c:	bl	401b50 <__ctype_b_loc@plt>
  402f60:	ldr	x8, [x0]
  402f64:	ldursw	x9, [x29, #-4]
  402f68:	ldrh	w10, [x8, x9, lsl #1]
  402f6c:	and	w10, w10, #0x200
  402f70:	cbz	w10, 402f84 <ferror@plt+0x1234>
  402f74:	ldur	w0, [x29, #-4]
  402f78:	bl	4019f0 <toupper@plt>
  402f7c:	str	w0, [sp, #4]
  402f80:	b	402f8c <ferror@plt+0x123c>
  402f84:	ldur	w8, [x29, #-4]
  402f88:	str	w8, [sp, #4]
  402f8c:	ldr	w8, [sp, #4]
  402f90:	str	w8, [sp, #8]
  402f94:	ldr	w8, [sp, #8]
  402f98:	mov	w0, w8
  402f9c:	ldp	x29, x30, [sp, #16]
  402fa0:	add	sp, sp, #0x20
  402fa4:	ret
  402fa8:	sub	sp, sp, #0x40
  402fac:	stp	x29, x30, [sp, #48]
  402fb0:	add	x29, sp, #0x30
  402fb4:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  402fb8:	add	x8, x8, #0xb20
  402fbc:	adrp	x9, 469000 <stdin@@GLIBC_2.17+0x62f0>
  402fc0:	add	x9, x9, #0x2c0
  402fc4:	stur	w0, [x29, #-4]
  402fc8:	stur	x1, [x29, #-16]
  402fcc:	ldr	w10, [x8]
  402fd0:	str	x9, [sp, #24]
  402fd4:	cbz	w10, 402ffc <ferror@plt+0x12ac>
  402fd8:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  402fdc:	add	x8, x8, #0xd58
  402fe0:	ldr	x8, [x8]
  402fe4:	ldursw	x9, [x29, #-4]
  402fe8:	mov	x10, #0x8                   	// #8
  402fec:	mul	x9, x10, x9
  402ff0:	add	x8, x8, x9
  402ff4:	ldr	x8, [x8]
  402ff8:	cbz	x8, 40302c <ferror@plt+0x12dc>
  402ffc:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  403000:	add	x8, x8, #0xb20
  403004:	ldr	w9, [x8]
  403008:	cbnz	w9, 4030b8 <ferror@plt+0x1368>
  40300c:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  403010:	add	x8, x8, #0xd58
  403014:	ldr	x8, [x8]
  403018:	ldursw	x9, [x29, #-4]
  40301c:	mov	x10, #0x8                   	// #8
  403020:	mul	x9, x10, x9
  403024:	ldr	w11, [x8, x9]
  403028:	cbnz	w11, 4030b8 <ferror@plt+0x1368>
  40302c:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  403030:	add	x8, x8, #0xc74
  403034:	ldr	w9, [x8]
  403038:	add	w9, w9, #0x1
  40303c:	str	w9, [x8]
  403040:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  403044:	add	x8, x8, #0x2a8
  403048:	ldr	w9, [x8]
  40304c:	cbz	w9, 4030b8 <ferror@plt+0x1368>
  403050:	ldr	x8, [sp, #24]
  403054:	ldr	x0, [x8]
  403058:	adrp	x9, 427000 <ferror@plt+0x252b0>
  40305c:	add	x9, x9, #0x96d
  403060:	str	x0, [sp, #16]
  403064:	mov	x0, x9
  403068:	bl	401d10 <gettext@plt>
  40306c:	ldur	w2, [x29, #-4]
  403070:	ldr	x8, [sp, #16]
  403074:	str	x0, [sp, #8]
  403078:	mov	x0, x8
  40307c:	ldr	x1, [sp, #8]
  403080:	bl	401d20 <fprintf@plt>
  403084:	ldr	x8, [sp, #24]
  403088:	ldr	x9, [x8]
  40308c:	ldur	w1, [x29, #-4]
  403090:	mov	x0, x9
  403094:	bl	4030c4 <ferror@plt+0x1374>
  403098:	ldr	x8, [sp, #24]
  40309c:	ldr	x0, [x8]
  4030a0:	ldur	x1, [x29, #-16]
  4030a4:	bl	4032bc <ferror@plt+0x156c>
  4030a8:	ldr	x8, [sp, #24]
  4030ac:	ldr	x1, [x8]
  4030b0:	mov	w0, #0xa                   	// #10
  4030b4:	bl	401920 <putc@plt>
  4030b8:	ldp	x29, x30, [sp, #48]
  4030bc:	add	sp, sp, #0x40
  4030c0:	ret
  4030c4:	sub	sp, sp, #0x1f0
  4030c8:	stp	x29, x30, [sp, #464]
  4030cc:	str	x28, [sp, #480]
  4030d0:	add	x29, sp, #0x1d0
  4030d4:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  4030d8:	add	x8, x8, #0xfa0
  4030dc:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  4030e0:	add	x9, x9, #0x9c0
  4030e4:	mov	w10, #0x1                   	// #1
  4030e8:	stur	x0, [x29, #-8]
  4030ec:	stur	w1, [x29, #-12]
  4030f0:	stur	wzr, [x29, #-24]
  4030f4:	ldr	x8, [x8]
  4030f8:	ldursw	x11, [x29, #-12]
  4030fc:	mov	x12, #0x8                   	// #8
  403100:	mul	x11, x12, x11
  403104:	add	x8, x8, x11
  403108:	ldr	x8, [x8]
  40310c:	str	x8, [sp, #24]
  403110:	ldr	x8, [x9]
  403114:	ldursw	x9, [x29, #-12]
  403118:	ldr	w13, [x8, x9, lsl #2]
  40311c:	str	w13, [sp, #20]
  403120:	stur	w10, [x29, #-16]
  403124:	ldur	w8, [x29, #-16]
  403128:	ldr	w9, [sp, #20]
  40312c:	cmp	w8, w9
  403130:	b.gt	4031ec <ferror@plt+0x149c>
  403134:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  403138:	add	x8, x8, #0x2c0
  40313c:	ldr	x8, [x8]
  403140:	adrp	x9, 467000 <stdin@@GLIBC_2.17+0x42f0>
  403144:	add	x9, x9, #0x580
  403148:	ldr	x9, [x9]
  40314c:	ldr	x10, [sp, #24]
  403150:	ldursw	x11, [x29, #-16]
  403154:	ldrsw	x10, [x10, x11, lsl #2]
  403158:	ldrsw	x9, [x9, x10, lsl #2]
  40315c:	ldr	w12, [x8, x9, lsl #2]
  403160:	str	w12, [sp, #16]
  403164:	mov	w12, #0x1                   	// #1
  403168:	stur	w12, [x29, #-20]
  40316c:	ldur	w8, [x29, #-20]
  403170:	ldur	w9, [x29, #-24]
  403174:	cmp	w8, w9
  403178:	b.gt	4031a8 <ferror@plt+0x1458>
  40317c:	ldr	w8, [sp, #16]
  403180:	ldursw	x9, [x29, #-20]
  403184:	add	x10, sp, #0x24
  403188:	ldr	w11, [x10, x9, lsl #2]
  40318c:	cmp	w8, w11
  403190:	b.ne	403198 <ferror@plt+0x1448>  // b.any
  403194:	b	4031a8 <ferror@plt+0x1458>
  403198:	ldur	w8, [x29, #-20]
  40319c:	add	w8, w8, #0x1
  4031a0:	stur	w8, [x29, #-20]
  4031a4:	b	40316c <ferror@plt+0x141c>
  4031a8:	ldur	w8, [x29, #-20]
  4031ac:	ldur	w9, [x29, #-24]
  4031b0:	cmp	w8, w9
  4031b4:	b.le	4031dc <ferror@plt+0x148c>
  4031b8:	ldur	w8, [x29, #-24]
  4031bc:	cmp	w8, #0x64
  4031c0:	b.ge	4031dc <ferror@plt+0x148c>  // b.tcont
  4031c4:	ldr	w8, [sp, #16]
  4031c8:	ldur	w9, [x29, #-24]
  4031cc:	add	w9, w9, #0x1
  4031d0:	stur	w9, [x29, #-24]
  4031d4:	add	x10, sp, #0x24
  4031d8:	str	w8, [x10, w9, sxtw #2]
  4031dc:	ldur	w8, [x29, #-16]
  4031e0:	add	w8, w8, #0x1
  4031e4:	stur	w8, [x29, #-16]
  4031e8:	b	403124 <ferror@plt+0x13d4>
  4031ec:	add	x8, sp, #0x24
  4031f0:	add	x0, x8, #0x4
  4031f4:	ldursw	x1, [x29, #-24]
  4031f8:	mov	x2, #0x4                   	// #4
  4031fc:	adrp	x3, 410000 <ferror@plt+0xe2b0>
  403200:	add	x3, x3, #0x350
  403204:	bl	401950 <qsort@plt>
  403208:	ldur	x0, [x29, #-8]
  40320c:	adrp	x8, 427000 <ferror@plt+0x252b0>
  403210:	add	x8, x8, #0x9a6
  403214:	str	x0, [sp, #8]
  403218:	mov	x0, x8
  40321c:	bl	401d10 <gettext@plt>
  403220:	ldr	x8, [sp, #8]
  403224:	str	x0, [sp]
  403228:	mov	x0, x8
  40322c:	ldr	x1, [sp]
  403230:	bl	401d20 <fprintf@plt>
  403234:	mov	w9, #0x1                   	// #1
  403238:	stur	w9, [x29, #-16]
  40323c:	ldur	w8, [x29, #-16]
  403240:	ldur	w9, [x29, #-24]
  403244:	cmp	w8, w9
  403248:	b.gt	4032a0 <ferror@plt+0x1550>
  40324c:	ldur	w8, [x29, #-16]
  403250:	mov	w9, #0x8                   	// #8
  403254:	sdiv	w10, w8, w9
  403258:	mul	w9, w10, w9
  40325c:	subs	w8, w8, w9
  403260:	cmp	w8, #0x1
  403264:	b.ne	403274 <ferror@plt+0x1524>  // b.any
  403268:	ldur	x1, [x29, #-8]
  40326c:	mov	w0, #0xa                   	// #10
  403270:	bl	401920 <putc@plt>
  403274:	ldur	x0, [x29, #-8]
  403278:	ldursw	x8, [x29, #-16]
  40327c:	add	x9, sp, #0x24
  403280:	ldr	w2, [x9, x8, lsl #2]
  403284:	adrp	x1, 427000 <ferror@plt+0x252b0>
  403288:	add	x1, x1, #0x9c5
  40328c:	bl	401d20 <fprintf@plt>
  403290:	ldur	w8, [x29, #-16]
  403294:	add	w8, w8, #0x1
  403298:	stur	w8, [x29, #-16]
  40329c:	b	40323c <ferror@plt+0x14ec>
  4032a0:	ldur	x1, [x29, #-8]
  4032a4:	mov	w0, #0xa                   	// #10
  4032a8:	bl	401920 <putc@plt>
  4032ac:	ldr	x28, [sp, #480]
  4032b0:	ldp	x29, x30, [sp, #464]
  4032b4:	add	sp, sp, #0x1f0
  4032b8:	ret
  4032bc:	stp	x29, x30, [sp, #-32]!
  4032c0:	str	x28, [sp, #16]
  4032c4:	mov	x29, sp
  4032c8:	sub	sp, sp, #0x450
  4032cc:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  4032d0:	add	x8, x8, #0xad0
  4032d4:	stur	x0, [x29, #-8]
  4032d8:	stur	x1, [x29, #-16]
  4032dc:	stur	wzr, [x29, #-20]
  4032e0:	str	x8, [sp, #48]
  4032e4:	ldur	w8, [x29, #-20]
  4032e8:	adrp	x9, 466000 <stdin@@GLIBC_2.17+0x32f0>
  4032ec:	add	x9, x9, #0xc20
  4032f0:	ldr	w10, [x9]
  4032f4:	cmp	w8, w10
  4032f8:	b.ge	403370 <ferror@plt+0x1620>  // b.tcont
  4032fc:	ldursw	x8, [x29, #-20]
  403300:	ldr	x9, [sp, #48]
  403304:	ldr	w10, [x9, x8, lsl #2]
  403308:	cmp	w10, #0x0
  40330c:	cset	w10, ge  // ge = tcont
  403310:	tbnz	w10, #0, 403330 <ferror@plt+0x15e0>
  403314:	ldursw	x8, [x29, #-20]
  403318:	ldr	x9, [sp, #48]
  40331c:	ldr	w10, [x9, x8, lsl #2]
  403320:	mov	w11, wzr
  403324:	subs	w10, w11, w10
  403328:	str	w10, [sp, #44]
  40332c:	b	403340 <ferror@plt+0x15f0>
  403330:	ldursw	x8, [x29, #-20]
  403334:	ldr	x9, [sp, #48]
  403338:	ldr	w10, [x9, x8, lsl #2]
  40333c:	str	w10, [sp, #44]
  403340:	ldr	w8, [sp, #44]
  403344:	stur	w8, [x29, #-24]
  403348:	ldur	x9, [x29, #-16]
  40334c:	ldursw	x10, [x29, #-24]
  403350:	ldr	w8, [x9, x10, lsl #2]
  403354:	ldursw	x9, [x29, #-20]
  403358:	add	x10, sp, #0x38
  40335c:	str	w8, [x10, x9, lsl #2]
  403360:	ldur	w8, [x29, #-20]
  403364:	add	w8, w8, #0x1
  403368:	stur	w8, [x29, #-20]
  40336c:	b	4032e4 <ferror@plt+0x1594>
  403370:	ldur	x0, [x29, #-8]
  403374:	adrp	x8, 427000 <ferror@plt+0x252b0>
  403378:	add	x8, x8, #0x9c9
  40337c:	str	x0, [sp, #32]
  403380:	mov	x0, x8
  403384:	bl	401d10 <gettext@plt>
  403388:	ldr	x8, [sp, #32]
  40338c:	str	x0, [sp, #24]
  403390:	mov	x0, x8
  403394:	ldr	x1, [sp, #24]
  403398:	bl	401d20 <fprintf@plt>
  40339c:	ldur	x8, [x29, #-8]
  4033a0:	mov	x0, x8
  4033a4:	add	x1, sp, #0x38
  4033a8:	bl	402cc0 <ferror@plt+0xf70>
  4033ac:	stur	wzr, [x29, #-20]
  4033b0:	ldur	w8, [x29, #-20]
  4033b4:	adrp	x9, 466000 <stdin@@GLIBC_2.17+0x32f0>
  4033b8:	add	x9, x9, #0xc20
  4033bc:	ldr	w10, [x9]
  4033c0:	cmp	w8, w10
  4033c4:	b.ge	4033fc <ferror@plt+0x16ac>  // b.tcont
  4033c8:	ldursw	x8, [x29, #-20]
  4033cc:	add	x9, sp, #0x38
  4033d0:	ldr	w10, [x9, x8, lsl #2]
  4033d4:	cmp	w10, #0x0
  4033d8:	cset	w10, ne  // ne = any
  4033dc:	eor	w10, w10, #0x1
  4033e0:	and	w10, w10, #0x1
  4033e4:	ldursw	x8, [x29, #-20]
  4033e8:	str	w10, [x9, x8, lsl #2]
  4033ec:	ldur	w8, [x29, #-20]
  4033f0:	add	w8, w8, #0x1
  4033f4:	stur	w8, [x29, #-20]
  4033f8:	b	4033b0 <ferror@plt+0x1660>
  4033fc:	ldur	x0, [x29, #-8]
  403400:	adrp	x8, 427000 <ferror@plt+0x252b0>
  403404:	add	x8, x8, #0x9dc
  403408:	str	x0, [sp, #16]
  40340c:	mov	x0, x8
  403410:	bl	401d10 <gettext@plt>
  403414:	ldr	x8, [sp, #16]
  403418:	str	x0, [sp, #8]
  40341c:	mov	x0, x8
  403420:	ldr	x1, [sp, #8]
  403424:	bl	401d20 <fprintf@plt>
  403428:	ldur	x8, [x29, #-8]
  40342c:	mov	x0, x8
  403430:	add	x1, sp, #0x38
  403434:	bl	402cc0 <ferror@plt+0xf70>
  403438:	ldur	x1, [x29, #-8]
  40343c:	mov	w0, #0xa                   	// #10
  403440:	bl	401920 <putc@plt>
  403444:	add	sp, sp, #0x450
  403448:	ldr	x28, [sp, #16]
  40344c:	ldp	x29, x30, [sp], #32
  403450:	ret
  403454:	sub	sp, sp, #0x40
  403458:	stp	x29, x30, [sp, #48]
  40345c:	add	x29, sp, #0x30
  403460:	mov	w8, #0x1                   	// #1
  403464:	stur	x0, [x29, #-8]
  403468:	stur	w1, [x29, #-12]
  40346c:	str	x2, [sp, #24]
  403470:	str	w3, [sp, #20]
  403474:	str	w8, [sp, #16]
  403478:	ldr	w8, [sp, #16]
  40347c:	ldur	w9, [x29, #-12]
  403480:	cmp	w8, w9
  403484:	b.gt	403574 <ferror@plt+0x1824>
  403488:	ldur	x8, [x29, #-8]
  40348c:	ldrsw	x9, [sp, #16]
  403490:	ldr	w10, [x8, x9, lsl #2]
  403494:	str	w10, [sp, #8]
  403498:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40349c:	add	x8, x8, #0xa00
  4034a0:	ldr	x8, [x8]
  4034a4:	ldrsw	x9, [sp, #8]
  4034a8:	ldr	w10, [x8, x9, lsl #2]
  4034ac:	str	w10, [sp, #4]
  4034b0:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  4034b4:	add	x8, x8, #0x580
  4034b8:	ldr	x8, [x8]
  4034bc:	ldrsw	x9, [sp, #8]
  4034c0:	ldr	w10, [x8, x9, lsl #2]
  4034c4:	str	w10, [sp]
  4034c8:	ldr	w10, [sp, #4]
  4034cc:	cmp	w10, #0x1
  4034d0:	b.eq	4034f0 <ferror@plt+0x17a0>  // b.none
  4034d4:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  4034d8:	add	x8, x8, #0xb28
  4034dc:	ldr	x8, [x8]
  4034e0:	ldrsw	x9, [sp]
  4034e4:	ldr	w10, [x8, x9, lsl #2]
  4034e8:	cmp	w10, #0x1
  4034ec:	b.eq	4034f4 <ferror@plt+0x17a4>  // b.none
  4034f0:	b	403564 <ferror@plt+0x1814>
  4034f4:	ldr	w8, [sp, #4]
  4034f8:	cmp	w8, #0x2
  4034fc:	b.ne	403564 <ferror@plt+0x1814>  // b.any
  403500:	mov	w8, #0x1                   	// #1
  403504:	str	w8, [sp, #12]
  403508:	ldr	w8, [sp, #12]
  40350c:	ldr	w9, [sp, #20]
  403510:	cmp	w8, w9
  403514:	b.gt	403564 <ferror@plt+0x1814>
  403518:	ldr	x8, [sp, #24]
  40351c:	ldrsw	x9, [sp, #12]
  403520:	ldr	w10, [x8, x9, lsl #2]
  403524:	and	w10, w10, #0x4000
  403528:	cbz	w10, 403554 <ferror@plt+0x1804>
  40352c:	adrp	x0, 427000 <ferror@plt+0x252b0>
  403530:	add	x0, x0, #0x98b
  403534:	bl	401d10 <gettext@plt>
  403538:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40353c:	add	x8, x8, #0x2c0
  403540:	ldr	x8, [x8]
  403544:	ldrsw	x9, [sp]
  403548:	ldr	w1, [x8, x9, lsl #2]
  40354c:	bl	416658 <ferror@plt+0x14908>
  403550:	b	403574 <ferror@plt+0x1824>
  403554:	ldr	w8, [sp, #12]
  403558:	add	w8, w8, #0x1
  40355c:	str	w8, [sp, #12]
  403560:	b	403508 <ferror@plt+0x17b8>
  403564:	ldr	w8, [sp, #16]
  403568:	add	w8, w8, #0x1
  40356c:	str	w8, [sp, #16]
  403570:	b	403478 <ferror@plt+0x1728>
  403574:	ldp	x29, x30, [sp, #48]
  403578:	add	sp, sp, #0x40
  40357c:	ret
  403580:	sub	sp, sp, #0xc0
  403584:	stp	x29, x30, [sp, #176]
  403588:	add	x29, sp, #0xb0
  40358c:	adrp	x8, 462000 <ferror@plt+0x602b0>
  403590:	add	x8, x8, #0xd20
  403594:	adrp	x9, 466000 <stdin@@GLIBC_2.17+0x32f0>
  403598:	add	x9, x9, #0xc78
  40359c:	adrp	x10, 462000 <ferror@plt+0x602b0>
  4035a0:	add	x10, x10, #0xd28
  4035a4:	adrp	x11, 466000 <stdin@@GLIBC_2.17+0x32f0>
  4035a8:	add	x11, x11, #0xc50
  4035ac:	adrp	x12, 466000 <stdin@@GLIBC_2.17+0x32f0>
  4035b0:	add	x12, x12, #0xd60
  4035b4:	adrp	x13, 469000 <stdin@@GLIBC_2.17+0x62f0>
  4035b8:	add	x13, x13, #0x2b8
  4035bc:	adrp	x14, 469000 <stdin@@GLIBC_2.17+0x62f0>
  4035c0:	add	x14, x14, #0xfb0
  4035c4:	adrp	x15, 469000 <stdin@@GLIBC_2.17+0x62f0>
  4035c8:	add	x15, x15, #0x290
  4035cc:	stur	x0, [x29, #-8]
  4035d0:	stur	x1, [x29, #-16]
  4035d4:	stur	x2, [x29, #-24]
  4035d8:	stur	x3, [x29, #-32]
  4035dc:	stur	x4, [x29, #-40]
  4035e0:	ldur	x16, [x29, #-16]
  4035e4:	ldr	w17, [x16]
  4035e8:	stur	w17, [x29, #-56]
  4035ec:	ldr	w17, [x8]
  4035f0:	str	x9, [sp, #88]
  4035f4:	str	x10, [sp, #80]
  4035f8:	str	x11, [sp, #72]
  4035fc:	str	x12, [sp, #64]
  403600:	str	x13, [sp, #56]
  403604:	str	x14, [sp, #48]
  403608:	str	x15, [sp, #40]
  40360c:	cbnz	w17, 403638 <ferror@plt+0x18e8>
  403610:	ldr	x8, [sp, #88]
  403614:	ldr	w0, [x8]
  403618:	mov	x1, #0x4                   	// #4
  40361c:	bl	41018c <ferror@plt+0xe43c>
  403620:	ldr	x8, [sp, #80]
  403624:	str	x0, [x8]
  403628:	mov	w9, #0x1                   	// #1
  40362c:	adrp	x10, 462000 <ferror@plt+0x602b0>
  403630:	add	x10, x10, #0xd20
  403634:	str	w9, [x10]
  403638:	stur	wzr, [x29, #-64]
  40363c:	stur	wzr, [x29, #-76]
  403640:	stur	wzr, [x29, #-60]
  403644:	mov	w8, #0x1                   	// #1
  403648:	stur	w8, [x29, #-80]
  40364c:	ldur	w8, [x29, #-80]
  403650:	ldur	w9, [x29, #-56]
  403654:	cmp	w8, w9
  403658:	b.gt	403794 <ferror@plt+0x1a44>
  40365c:	ldur	x8, [x29, #-8]
  403660:	ldursw	x9, [x29, #-80]
  403664:	ldr	w10, [x8, x9, lsl #2]
  403668:	stur	w10, [x29, #-48]
  40366c:	ldr	x8, [sp, #72]
  403670:	ldr	x9, [x8]
  403674:	ldursw	x11, [x29, #-48]
  403678:	ldr	w10, [x9, x11, lsl #2]
  40367c:	cmp	w10, #0x0
  403680:	cset	w10, lt  // lt = tstop
  403684:	tbnz	w10, #0, 403784 <ferror@plt+0x1a34>
  403688:	ldur	w8, [x29, #-76]
  40368c:	add	w8, w8, #0x1
  403690:	stur	w8, [x29, #-76]
  403694:	ldr	x9, [sp, #88]
  403698:	ldr	w10, [x9]
  40369c:	cmp	w8, w10
  4036a0:	b.lt	403700 <ferror@plt+0x19b0>  // b.tstop
  4036a4:	ldr	x8, [sp, #88]
  4036a8:	ldr	w9, [x8]
  4036ac:	add	w9, w9, #0x2ee
  4036b0:	str	w9, [x8]
  4036b4:	ldr	x10, [sp, #48]
  4036b8:	ldr	w9, [x10]
  4036bc:	add	w9, w9, #0x1
  4036c0:	str	w9, [x10]
  4036c4:	ldur	x0, [x29, #-8]
  4036c8:	ldr	w1, [x8]
  4036cc:	mov	x11, #0x4                   	// #4
  4036d0:	mov	x2, x11
  4036d4:	str	x11, [sp, #32]
  4036d8:	bl	410138 <ferror@plt+0xe3e8>
  4036dc:	stur	x0, [x29, #-8]
  4036e0:	ldr	x8, [sp, #80]
  4036e4:	ldr	x0, [x8]
  4036e8:	ldr	x10, [sp, #88]
  4036ec:	ldr	w1, [x10]
  4036f0:	ldr	x2, [sp, #32]
  4036f4:	bl	410138 <ferror@plt+0xe3e8>
  4036f8:	ldr	x8, [sp, #80]
  4036fc:	str	x0, [x8]
  403700:	ldur	w8, [x29, #-48]
  403704:	ldr	x9, [sp, #80]
  403708:	ldr	x10, [x9]
  40370c:	ldursw	x11, [x29, #-76]
  403710:	str	w8, [x10, x11, lsl #2]
  403714:	ldr	x8, [sp, #72]
  403718:	ldr	x9, [x8]
  40371c:	ldursw	x10, [x29, #-48]
  403720:	ldr	w11, [x9, x10, lsl #2]
  403724:	ldr	x9, [sp, #64]
  403728:	ldr	w12, [x9]
  40372c:	add	w12, w12, #0x2
  403730:	subs	w11, w11, w12
  403734:	ldr	x10, [x8]
  403738:	ldursw	x13, [x29, #-48]
  40373c:	str	w11, [x10, x13, lsl #2]
  403740:	ldr	x8, [sp, #40]
  403744:	ldr	x9, [x8]
  403748:	ldursw	x10, [x29, #-48]
  40374c:	ldr	w11, [x9, x10, lsl #2]
  403750:	stur	w11, [x29, #-72]
  403754:	ldur	w11, [x29, #-72]
  403758:	cbz	w11, 403774 <ferror@plt+0x1a24>
  40375c:	ldur	w8, [x29, #-72]
  403760:	ldur	x9, [x29, #-24]
  403764:	ldur	w10, [x29, #-60]
  403768:	add	w10, w10, #0x1
  40376c:	stur	w10, [x29, #-60]
  403770:	str	w8, [x9, w10, sxtw #2]
  403774:	ldur	w8, [x29, #-48]
  403778:	ldur	w9, [x29, #-64]
  40377c:	add	w8, w9, w8
  403780:	stur	w8, [x29, #-64]
  403784:	ldur	w8, [x29, #-80]
  403788:	add	w8, w8, #0x1
  40378c:	stur	w8, [x29, #-80]
  403790:	b	40364c <ferror@plt+0x18fc>
  403794:	mov	w8, #0x1                   	// #1
  403798:	stur	w8, [x29, #-44]
  40379c:	ldur	w8, [x29, #-44]
  4037a0:	ldur	w9, [x29, #-76]
  4037a4:	cmp	w8, w9
  4037a8:	b.gt	403bbc <ferror@plt+0x1e6c>
  4037ac:	ldr	x8, [sp, #80]
  4037b0:	ldr	x9, [x8]
  4037b4:	ldursw	x10, [x29, #-44]
  4037b8:	ldr	w11, [x9, x10, lsl #2]
  4037bc:	stur	w11, [x29, #-48]
  4037c0:	ldr	x9, [sp, #56]
  4037c4:	ldr	x10, [x9]
  4037c8:	ldursw	x12, [x29, #-48]
  4037cc:	ldr	w11, [x10, x12, lsl #2]
  4037d0:	stur	w11, [x29, #-68]
  4037d4:	ldur	w11, [x29, #-68]
  4037d8:	cmp	w11, #0x101
  4037dc:	b.ne	403bac <ferror@plt+0x1e5c>  // b.any
  4037e0:	ldr	x8, [sp, #72]
  4037e4:	ldr	x9, [x8]
  4037e8:	ldursw	x10, [x29, #-48]
  4037ec:	ldr	w11, [x9, x10, lsl #2]
  4037f0:	ldr	x9, [sp, #64]
  4037f4:	ldr	w12, [x9]
  4037f8:	add	w12, w12, #0x2
  4037fc:	add	w11, w11, w12
  403800:	stur	w11, [x29, #-52]
  403804:	ldur	w11, [x29, #-52]
  403808:	cbz	w11, 403bac <ferror@plt+0x1e5c>
  40380c:	ldr	x8, [sp, #72]
  403810:	ldr	x9, [x8]
  403814:	ldursw	x10, [x29, #-52]
  403818:	ldr	w11, [x9, x10, lsl #2]
  40381c:	cmp	w11, #0x0
  403820:	cset	w11, lt  // lt = tstop
  403824:	tbnz	w11, #0, 4039cc <ferror@plt+0x1c7c>
  403828:	ldur	w8, [x29, #-76]
  40382c:	add	w8, w8, #0x1
  403830:	stur	w8, [x29, #-76]
  403834:	ldr	x9, [sp, #88]
  403838:	ldr	w10, [x9]
  40383c:	cmp	w8, w10
  403840:	b.lt	4038a0 <ferror@plt+0x1b50>  // b.tstop
  403844:	ldr	x8, [sp, #88]
  403848:	ldr	w9, [x8]
  40384c:	add	w9, w9, #0x2ee
  403850:	str	w9, [x8]
  403854:	ldr	x10, [sp, #48]
  403858:	ldr	w9, [x10]
  40385c:	add	w9, w9, #0x1
  403860:	str	w9, [x10]
  403864:	ldur	x0, [x29, #-8]
  403868:	ldr	w1, [x8]
  40386c:	mov	x11, #0x4                   	// #4
  403870:	mov	x2, x11
  403874:	str	x11, [sp, #24]
  403878:	bl	410138 <ferror@plt+0xe3e8>
  40387c:	stur	x0, [x29, #-8]
  403880:	ldr	x8, [sp, #80]
  403884:	ldr	x0, [x8]
  403888:	ldr	x10, [sp, #88]
  40388c:	ldr	w1, [x10]
  403890:	ldr	x2, [sp, #24]
  403894:	bl	410138 <ferror@plt+0xe3e8>
  403898:	ldr	x8, [sp, #80]
  40389c:	str	x0, [x8]
  4038a0:	ldur	w8, [x29, #-52]
  4038a4:	ldr	x9, [sp, #80]
  4038a8:	ldr	x10, [x9]
  4038ac:	ldursw	x11, [x29, #-76]
  4038b0:	str	w8, [x10, x11, lsl #2]
  4038b4:	ldr	x8, [sp, #72]
  4038b8:	ldr	x9, [x8]
  4038bc:	ldursw	x10, [x29, #-52]
  4038c0:	ldr	w11, [x9, x10, lsl #2]
  4038c4:	ldr	x9, [sp, #64]
  4038c8:	ldr	w12, [x9]
  4038cc:	add	w12, w12, #0x2
  4038d0:	subs	w11, w11, w12
  4038d4:	ldr	x10, [x8]
  4038d8:	ldursw	x13, [x29, #-52]
  4038dc:	str	w11, [x10, x13, lsl #2]
  4038e0:	ldr	x8, [sp, #40]
  4038e4:	ldr	x9, [x8]
  4038e8:	ldursw	x10, [x29, #-52]
  4038ec:	ldr	w11, [x9, x10, lsl #2]
  4038f0:	stur	w11, [x29, #-72]
  4038f4:	ldur	w11, [x29, #-72]
  4038f8:	cbz	w11, 403914 <ferror@plt+0x1bc4>
  4038fc:	ldur	w8, [x29, #-72]
  403900:	ldur	x9, [x29, #-24]
  403904:	ldur	w10, [x29, #-60]
  403908:	add	w10, w10, #0x1
  40390c:	stur	w10, [x29, #-60]
  403910:	str	w8, [x9, w10, sxtw #2]
  403914:	ldur	w8, [x29, #-72]
  403918:	cbnz	w8, 403934 <ferror@plt+0x1be4>
  40391c:	ldr	x8, [sp, #56]
  403920:	ldr	x9, [x8]
  403924:	ldursw	x10, [x29, #-52]
  403928:	ldr	w11, [x9, x10, lsl #2]
  40392c:	cmp	w11, #0x101
  403930:	b.eq	4039cc <ferror@plt+0x1c7c>  // b.none
  403934:	ldur	w8, [x29, #-56]
  403938:	add	w8, w8, #0x1
  40393c:	stur	w8, [x29, #-56]
  403940:	ldr	x9, [sp, #88]
  403944:	ldr	w10, [x9]
  403948:	cmp	w8, w10
  40394c:	b.lt	4039ac <ferror@plt+0x1c5c>  // b.tstop
  403950:	ldr	x8, [sp, #88]
  403954:	ldr	w9, [x8]
  403958:	add	w9, w9, #0x2ee
  40395c:	str	w9, [x8]
  403960:	ldr	x10, [sp, #48]
  403964:	ldr	w9, [x10]
  403968:	add	w9, w9, #0x1
  40396c:	str	w9, [x10]
  403970:	ldur	x0, [x29, #-8]
  403974:	ldr	w1, [x8]
  403978:	mov	x11, #0x4                   	// #4
  40397c:	mov	x2, x11
  403980:	str	x11, [sp, #16]
  403984:	bl	410138 <ferror@plt+0xe3e8>
  403988:	stur	x0, [x29, #-8]
  40398c:	ldr	x8, [sp, #80]
  403990:	ldr	x0, [x8]
  403994:	ldr	x10, [sp, #88]
  403998:	ldr	w1, [x10]
  40399c:	ldr	x2, [sp, #16]
  4039a0:	bl	410138 <ferror@plt+0xe3e8>
  4039a4:	ldr	x8, [sp, #80]
  4039a8:	str	x0, [x8]
  4039ac:	ldur	w8, [x29, #-52]
  4039b0:	ldur	x9, [x29, #-8]
  4039b4:	ldursw	x10, [x29, #-56]
  4039b8:	str	w8, [x9, x10, lsl #2]
  4039bc:	ldur	w8, [x29, #-52]
  4039c0:	ldur	w11, [x29, #-64]
  4039c4:	add	w8, w11, w8
  4039c8:	stur	w8, [x29, #-64]
  4039cc:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  4039d0:	add	x8, x8, #0x1b0
  4039d4:	ldr	x8, [x8]
  4039d8:	ldursw	x9, [x29, #-48]
  4039dc:	ldr	w10, [x8, x9, lsl #2]
  4039e0:	stur	w10, [x29, #-52]
  4039e4:	ldur	w10, [x29, #-52]
  4039e8:	cbz	w10, 403bac <ferror@plt+0x1e5c>
  4039ec:	ldr	x8, [sp, #72]
  4039f0:	ldr	x9, [x8]
  4039f4:	ldursw	x10, [x29, #-52]
  4039f8:	ldr	w11, [x9, x10, lsl #2]
  4039fc:	cmp	w11, #0x0
  403a00:	cset	w11, lt  // lt = tstop
  403a04:	tbnz	w11, #0, 403bac <ferror@plt+0x1e5c>
  403a08:	ldur	w8, [x29, #-76]
  403a0c:	add	w8, w8, #0x1
  403a10:	stur	w8, [x29, #-76]
  403a14:	ldr	x9, [sp, #88]
  403a18:	ldr	w10, [x9]
  403a1c:	cmp	w8, w10
  403a20:	b.lt	403a80 <ferror@plt+0x1d30>  // b.tstop
  403a24:	ldr	x8, [sp, #88]
  403a28:	ldr	w9, [x8]
  403a2c:	add	w9, w9, #0x2ee
  403a30:	str	w9, [x8]
  403a34:	ldr	x10, [sp, #48]
  403a38:	ldr	w9, [x10]
  403a3c:	add	w9, w9, #0x1
  403a40:	str	w9, [x10]
  403a44:	ldur	x0, [x29, #-8]
  403a48:	ldr	w1, [x8]
  403a4c:	mov	x11, #0x4                   	// #4
  403a50:	mov	x2, x11
  403a54:	str	x11, [sp, #8]
  403a58:	bl	410138 <ferror@plt+0xe3e8>
  403a5c:	stur	x0, [x29, #-8]
  403a60:	ldr	x8, [sp, #80]
  403a64:	ldr	x0, [x8]
  403a68:	ldr	x10, [sp, #88]
  403a6c:	ldr	w1, [x10]
  403a70:	ldr	x2, [sp, #8]
  403a74:	bl	410138 <ferror@plt+0xe3e8>
  403a78:	ldr	x8, [sp, #80]
  403a7c:	str	x0, [x8]
  403a80:	ldur	w8, [x29, #-52]
  403a84:	ldr	x9, [sp, #80]
  403a88:	ldr	x10, [x9]
  403a8c:	ldursw	x11, [x29, #-76]
  403a90:	str	w8, [x10, x11, lsl #2]
  403a94:	ldr	x8, [sp, #72]
  403a98:	ldr	x9, [x8]
  403a9c:	ldursw	x10, [x29, #-52]
  403aa0:	ldr	w11, [x9, x10, lsl #2]
  403aa4:	ldr	x9, [sp, #64]
  403aa8:	ldr	w12, [x9]
  403aac:	add	w12, w12, #0x2
  403ab0:	subs	w11, w11, w12
  403ab4:	ldr	x10, [x8]
  403ab8:	ldursw	x13, [x29, #-52]
  403abc:	str	w11, [x10, x13, lsl #2]
  403ac0:	ldr	x8, [sp, #40]
  403ac4:	ldr	x9, [x8]
  403ac8:	ldursw	x10, [x29, #-52]
  403acc:	ldr	w11, [x9, x10, lsl #2]
  403ad0:	stur	w11, [x29, #-72]
  403ad4:	ldur	w11, [x29, #-72]
  403ad8:	cbz	w11, 403af4 <ferror@plt+0x1da4>
  403adc:	ldur	w8, [x29, #-72]
  403ae0:	ldur	x9, [x29, #-24]
  403ae4:	ldur	w10, [x29, #-60]
  403ae8:	add	w10, w10, #0x1
  403aec:	stur	w10, [x29, #-60]
  403af0:	str	w8, [x9, w10, sxtw #2]
  403af4:	ldur	w8, [x29, #-72]
  403af8:	cbnz	w8, 403b14 <ferror@plt+0x1dc4>
  403afc:	ldr	x8, [sp, #56]
  403b00:	ldr	x9, [x8]
  403b04:	ldursw	x10, [x29, #-52]
  403b08:	ldr	w11, [x9, x10, lsl #2]
  403b0c:	cmp	w11, #0x101
  403b10:	b.eq	403bac <ferror@plt+0x1e5c>  // b.none
  403b14:	ldur	w8, [x29, #-56]
  403b18:	add	w8, w8, #0x1
  403b1c:	stur	w8, [x29, #-56]
  403b20:	ldr	x9, [sp, #88]
  403b24:	ldr	w10, [x9]
  403b28:	cmp	w8, w10
  403b2c:	b.lt	403b8c <ferror@plt+0x1e3c>  // b.tstop
  403b30:	ldr	x8, [sp, #88]
  403b34:	ldr	w9, [x8]
  403b38:	add	w9, w9, #0x2ee
  403b3c:	str	w9, [x8]
  403b40:	ldr	x10, [sp, #48]
  403b44:	ldr	w9, [x10]
  403b48:	add	w9, w9, #0x1
  403b4c:	str	w9, [x10]
  403b50:	ldur	x0, [x29, #-8]
  403b54:	ldr	w1, [x8]
  403b58:	mov	x11, #0x4                   	// #4
  403b5c:	mov	x2, x11
  403b60:	str	x11, [sp]
  403b64:	bl	410138 <ferror@plt+0xe3e8>
  403b68:	stur	x0, [x29, #-8]
  403b6c:	ldr	x8, [sp, #80]
  403b70:	ldr	x0, [x8]
  403b74:	ldr	x10, [sp, #88]
  403b78:	ldr	w1, [x10]
  403b7c:	ldr	x2, [sp]
  403b80:	bl	410138 <ferror@plt+0xe3e8>
  403b84:	ldr	x8, [sp, #80]
  403b88:	str	x0, [x8]
  403b8c:	ldur	w8, [x29, #-52]
  403b90:	ldur	x9, [x29, #-8]
  403b94:	ldursw	x10, [x29, #-56]
  403b98:	str	w8, [x9, x10, lsl #2]
  403b9c:	ldur	w8, [x29, #-52]
  403ba0:	ldur	w11, [x29, #-64]
  403ba4:	add	w8, w11, w8
  403ba8:	stur	w8, [x29, #-64]
  403bac:	ldur	w8, [x29, #-44]
  403bb0:	add	w8, w8, #0x1
  403bb4:	stur	w8, [x29, #-44]
  403bb8:	b	40379c <ferror@plt+0x1a4c>
  403bbc:	mov	w8, #0x1                   	// #1
  403bc0:	stur	w8, [x29, #-44]
  403bc4:	ldur	w8, [x29, #-44]
  403bc8:	ldur	w9, [x29, #-76]
  403bcc:	cmp	w8, w9
  403bd0:	b.gt	403c60 <ferror@plt+0x1f10>
  403bd4:	ldr	x8, [sp, #72]
  403bd8:	ldr	x9, [x8]
  403bdc:	ldr	x10, [sp, #80]
  403be0:	ldr	x11, [x10]
  403be4:	ldursw	x12, [x29, #-44]
  403be8:	ldrsw	x11, [x11, x12, lsl #2]
  403bec:	ldr	w13, [x9, x11, lsl #2]
  403bf0:	cmp	w13, #0x0
  403bf4:	cset	w13, ge  // ge = tcont
  403bf8:	tbnz	w13, #0, 403c40 <ferror@plt+0x1ef0>
  403bfc:	ldr	x8, [sp, #72]
  403c00:	ldr	x9, [x8]
  403c04:	ldr	x10, [sp, #80]
  403c08:	ldr	x11, [x10]
  403c0c:	ldursw	x12, [x29, #-44]
  403c10:	ldrsw	x11, [x11, x12, lsl #2]
  403c14:	ldr	w13, [x9, x11, lsl #2]
  403c18:	ldr	x9, [sp, #64]
  403c1c:	ldr	w14, [x9]
  403c20:	add	w14, w14, #0x2
  403c24:	add	w13, w13, w14
  403c28:	ldr	x11, [x8]
  403c2c:	ldr	x12, [x10]
  403c30:	ldursw	x15, [x29, #-44]
  403c34:	ldrsw	x12, [x12, x15, lsl #2]
  403c38:	str	w13, [x11, x12, lsl #2]
  403c3c:	b	403c50 <ferror@plt+0x1f00>
  403c40:	adrp	x0, 427000 <ferror@plt+0x252b0>
  403c44:	add	x0, x0, #0x9f4
  403c48:	bl	401d10 <gettext@plt>
  403c4c:	bl	4101e0 <ferror@plt+0xe490>
  403c50:	ldur	w8, [x29, #-44]
  403c54:	add	w8, w8, #0x1
  403c58:	stur	w8, [x29, #-44]
  403c5c:	b	403bc4 <ferror@plt+0x1e74>
  403c60:	ldur	w8, [x29, #-56]
  403c64:	ldur	x9, [x29, #-16]
  403c68:	str	w8, [x9]
  403c6c:	ldur	w8, [x29, #-64]
  403c70:	ldur	x9, [x29, #-40]
  403c74:	str	w8, [x9]
  403c78:	ldur	w8, [x29, #-60]
  403c7c:	ldur	x9, [x29, #-32]
  403c80:	str	w8, [x9]
  403c84:	ldur	x0, [x29, #-8]
  403c88:	ldp	x29, x30, [sp, #176]
  403c8c:	add	sp, sp, #0xc0
  403c90:	ret
  403c94:	sub	sp, sp, #0x70
  403c98:	stp	x29, x30, [sp, #96]
  403c9c:	add	x29, sp, #0x60
  403ca0:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  403ca4:	add	x8, x8, #0xab0
  403ca8:	adrp	x9, 469000 <stdin@@GLIBC_2.17+0x62f0>
  403cac:	add	x9, x9, #0xfb0
  403cb0:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x12f0>
  403cb4:	add	x10, x10, #0x1c0
  403cb8:	mov	x11, #0x4                   	// #4
  403cbc:	adrp	x12, 468000 <stdin@@GLIBC_2.17+0x52f0>
  403cc0:	add	x12, x12, #0x2b0
  403cc4:	adrp	x13, 464000 <stdin@@GLIBC_2.17+0x12f0>
  403cc8:	add	x13, x13, #0x9c0
  403ccc:	adrp	x14, 466000 <stdin@@GLIBC_2.17+0x32f0>
  403cd0:	add	x14, x14, #0xac8
  403cd4:	adrp	x15, 466000 <stdin@@GLIBC_2.17+0x32f0>
  403cd8:	add	x15, x15, #0xa80
  403cdc:	adrp	x16, 469000 <stdin@@GLIBC_2.17+0x62f0>
  403ce0:	add	x16, x16, #0xfa0
  403ce4:	mov	x17, #0x8                   	// #8
  403ce8:	adrp	x18, 466000 <stdin@@GLIBC_2.17+0x32f0>
  403cec:	add	x18, x18, #0xd58
  403cf0:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x12f0>
  403cf4:	add	x0, x0, #0xa28
  403cf8:	ldr	w1, [x8]
  403cfc:	add	w1, w1, #0x3e8
  403d00:	str	w1, [x8]
  403d04:	ldr	w1, [x9]
  403d08:	add	w1, w1, #0x1
  403d0c:	str	w1, [x9]
  403d10:	ldr	x9, [x10]
  403d14:	ldr	w1, [x8]
  403d18:	stur	x0, [x29, #-8]
  403d1c:	mov	x0, x9
  403d20:	mov	x2, x11
  403d24:	stur	x8, [x29, #-16]
  403d28:	stur	x10, [x29, #-24]
  403d2c:	stur	x11, [x29, #-32]
  403d30:	stur	x12, [x29, #-40]
  403d34:	str	x13, [sp, #48]
  403d38:	str	x14, [sp, #40]
  403d3c:	str	x15, [sp, #32]
  403d40:	str	x16, [sp, #24]
  403d44:	str	x17, [sp, #16]
  403d48:	str	x18, [sp, #8]
  403d4c:	bl	410138 <ferror@plt+0xe3e8>
  403d50:	ldur	x8, [x29, #-24]
  403d54:	str	x0, [x8]
  403d58:	ldur	x9, [x29, #-40]
  403d5c:	ldr	x0, [x9]
  403d60:	ldur	x10, [x29, #-16]
  403d64:	ldr	w1, [x10]
  403d68:	ldur	x2, [x29, #-32]
  403d6c:	bl	410138 <ferror@plt+0xe3e8>
  403d70:	ldur	x8, [x29, #-40]
  403d74:	str	x0, [x8]
  403d78:	ldr	x9, [sp, #48]
  403d7c:	ldr	x0, [x9]
  403d80:	ldur	x10, [x29, #-16]
  403d84:	ldr	w1, [x10]
  403d88:	ldur	x2, [x29, #-32]
  403d8c:	bl	410138 <ferror@plt+0xe3e8>
  403d90:	ldr	x8, [sp, #48]
  403d94:	str	x0, [x8]
  403d98:	ldr	x9, [sp, #40]
  403d9c:	ldr	x0, [x9]
  403da0:	ldur	x10, [x29, #-16]
  403da4:	ldr	w1, [x10]
  403da8:	ldur	x2, [x29, #-32]
  403dac:	bl	410138 <ferror@plt+0xe3e8>
  403db0:	ldr	x8, [sp, #40]
  403db4:	str	x0, [x8]
  403db8:	ldr	x9, [sp, #32]
  403dbc:	ldr	x0, [x9]
  403dc0:	ldur	x10, [x29, #-16]
  403dc4:	ldr	w1, [x10]
  403dc8:	ldur	x2, [x29, #-32]
  403dcc:	bl	410138 <ferror@plt+0xe3e8>
  403dd0:	ldr	x8, [sp, #32]
  403dd4:	str	x0, [x8]
  403dd8:	ldr	x9, [sp, #24]
  403ddc:	ldr	x0, [x9]
  403de0:	ldur	x10, [x29, #-16]
  403de4:	ldr	w1, [x10]
  403de8:	ldr	x2, [sp, #16]
  403dec:	bl	410138 <ferror@plt+0xe3e8>
  403df0:	ldr	x8, [sp, #24]
  403df4:	str	x0, [x8]
  403df8:	ldr	x9, [sp, #8]
  403dfc:	ldr	x0, [x9]
  403e00:	ldur	x10, [x29, #-16]
  403e04:	ldr	w1, [x10]
  403e08:	ldr	x2, [sp, #16]
  403e0c:	bl	410138 <ferror@plt+0xe3e8>
  403e10:	ldr	x8, [sp, #8]
  403e14:	str	x0, [x8]
  403e18:	ldur	x9, [x29, #-8]
  403e1c:	ldr	x10, [x9]
  403e20:	cbz	x10, 403e44 <ferror@plt+0x20f4>
  403e24:	ldur	x8, [x29, #-8]
  403e28:	ldr	x0, [x8]
  403e2c:	ldur	x9, [x29, #-16]
  403e30:	ldr	w1, [x9]
  403e34:	mov	x2, #0x4                   	// #4
  403e38:	bl	410138 <ferror@plt+0xe3e8>
  403e3c:	ldur	x8, [x29, #-8]
  403e40:	str	x0, [x8]
  403e44:	ldp	x29, x30, [sp, #96]
  403e48:	add	sp, sp, #0x70
  403e4c:	ret
  403e50:	stp	x29, x30, [sp, #-64]!
  403e54:	stp	x28, x23, [sp, #16]
  403e58:	stp	x22, x21, [sp, #32]
  403e5c:	stp	x20, x19, [sp, #48]
  403e60:	mov	x29, sp
  403e64:	sub	sp, sp, #0x1, lsl #12
  403e68:	sub	sp, sp, #0x550
  403e6c:	mov	w8, wzr
  403e70:	mov	x9, xzr
  403e74:	mov	x2, #0x404                 	// #1028
  403e78:	adrp	x10, 469000 <stdin@@GLIBC_2.17+0x62f0>
  403e7c:	add	x10, x10, #0x298
  403e80:	mov	w11, #0x2                   	// #2
  403e84:	mov	x12, #0x4                   	// #4
  403e88:	adrp	x13, 466000 <stdin@@GLIBC_2.17+0x32f0>
  403e8c:	add	x13, x13, #0xc78
  403e90:	adrp	x14, 466000 <stdin@@GLIBC_2.17+0x32f0>
  403e94:	add	x14, x14, #0xc20
  403e98:	adrp	x15, 468000 <stdin@@GLIBC_2.17+0x52f0>
  403e9c:	add	x15, x15, #0x2c8
  403ea0:	adrp	x16, 464000 <stdin@@GLIBC_2.17+0x12f0>
  403ea4:	add	x16, x16, #0xa38
  403ea8:	adrp	x17, 462000 <ferror@plt+0x602b0>
  403eac:	add	x17, x17, #0xd00
  403eb0:	adrp	x18, 469000 <stdin@@GLIBC_2.17+0x62f0>
  403eb4:	add	x18, x18, #0xaa4
  403eb8:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x12f0>
  403ebc:	add	x0, x0, #0x9e0
  403ec0:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x12f0>
  403ec4:	add	x1, x1, #0x9dc
  403ec8:	adrp	x3, 464000 <stdin@@GLIBC_2.17+0x12f0>
  403ecc:	add	x3, x3, #0xa28
  403ed0:	adrp	x4, 466000 <stdin@@GLIBC_2.17+0x32f0>
  403ed4:	add	x4, x4, #0xaa4
  403ed8:	adrp	x5, 427000 <ferror@plt+0x252b0>
  403edc:	add	x5, x5, #0xa59
  403ee0:	adrp	x6, 427000 <ferror@plt+0x252b0>
  403ee4:	add	x6, x6, #0xa66
  403ee8:	adrp	x7, 464000 <stdin@@GLIBC_2.17+0x12f0>
  403eec:	add	x7, x7, #0x9e8
  403ef0:	adrp	x19, 466000 <stdin@@GLIBC_2.17+0x32f0>
  403ef4:	add	x19, x19, #0xaa8
  403ef8:	adrp	x20, 466000 <stdin@@GLIBC_2.17+0x32f0>
  403efc:	add	x20, x20, #0xc5c
  403f00:	adrp	x21, 467000 <stdin@@GLIBC_2.17+0x42f0>
  403f04:	add	x21, x21, #0x9a8
  403f08:	adrp	x22, 466000 <stdin@@GLIBC_2.17+0x32f0>
  403f0c:	add	x22, x22, #0xa70
  403f10:	add	x23, sp, #0x4d0
  403f14:	stur	wzr, [x29, #-40]
  403f18:	str	x9, [sp, #4328]
  403f1c:	str	x9, [sp, #4320]
  403f20:	str	wzr, [sp, #4316]
  403f24:	str	x0, [sp, #192]
  403f28:	mov	x0, x23
  403f2c:	str	x1, [sp, #184]
  403f30:	mov	w1, w8
  403f34:	str	x10, [sp, #176]
  403f38:	str	w11, [sp, #172]
  403f3c:	str	x12, [sp, #160]
  403f40:	str	x13, [sp, #152]
  403f44:	str	x14, [sp, #144]
  403f48:	str	x15, [sp, #136]
  403f4c:	str	x16, [sp, #128]
  403f50:	str	x17, [sp, #120]
  403f54:	str	x18, [sp, #112]
  403f58:	str	x3, [sp, #104]
  403f5c:	str	x4, [sp, #96]
  403f60:	str	x5, [sp, #88]
  403f64:	str	x6, [sp, #80]
  403f68:	str	x7, [sp, #72]
  403f6c:	str	x19, [sp, #64]
  403f70:	str	x20, [sp, #56]
  403f74:	str	x21, [sp, #48]
  403f78:	str	x22, [sp, #40]
  403f7c:	bl	401a40 <memset@plt>
  403f80:	ldr	x9, [sp, #176]
  403f84:	ldr	w8, [x9]
  403f88:	add	w8, w8, #0x1
  403f8c:	ldr	w11, [sp, #172]
  403f90:	mul	w0, w8, w11
  403f94:	ldr	x1, [sp, #160]
  403f98:	bl	41018c <ferror@plt+0xe43c>
  403f9c:	stur	x0, [x29, #-8]
  403fa0:	ldr	x9, [sp, #152]
  403fa4:	ldr	w0, [x9]
  403fa8:	ldr	x1, [sp, #160]
  403fac:	bl	41018c <ferror@plt+0xe43c>
  403fb0:	stur	x0, [x29, #-48]
  403fb4:	str	wzr, [sp, #4336]
  403fb8:	str	wzr, [sp, #4340]
  403fbc:	stur	wzr, [x29, #-68]
  403fc0:	ldur	w8, [x29, #-68]
  403fc4:	ldr	x9, [sp, #144]
  403fc8:	ldr	w10, [x9]
  403fcc:	cmp	w8, w10
  403fd0:	b.gt	404004 <ferror@plt+0x22b4>
  403fd4:	ldursw	x8, [x29, #-68]
  403fd8:	add	x9, sp, #0xcd8
  403fdc:	mov	w10, wzr
  403fe0:	str	w10, [x9, x8, lsl #2]
  403fe4:	ldursw	x8, [x29, #-68]
  403fe8:	add	x9, sp, #0x1, lsl #12
  403fec:	add	x9, x9, #0xfc
  403ff0:	str	w10, [x9, x8, lsl #2]
  403ff4:	ldur	w8, [x29, #-68]
  403ff8:	add	w8, w8, #0x1
  403ffc:	stur	w8, [x29, #-68]
  404000:	b	403fc0 <ferror@plt+0x2270>
  404004:	stur	wzr, [x29, #-68]
  404008:	ldur	w8, [x29, #-68]
  40400c:	adrp	x9, 469000 <stdin@@GLIBC_2.17+0x62f0>
  404010:	add	x9, x9, #0x298
  404014:	ldr	w10, [x9]
  404018:	cmp	w8, w10
  40401c:	b.gt	404040 <ferror@plt+0x22f0>
  404020:	ldur	x8, [x29, #-8]
  404024:	ldursw	x9, [x29, #-68]
  404028:	mov	w10, wzr
  40402c:	str	w10, [x8, x9, lsl #2]
  404030:	ldur	w8, [x29, #-68]
  404034:	add	w8, w8, #0x1
  404038:	stur	w8, [x29, #-68]
  40403c:	b	404008 <ferror@plt+0x22b8>
  404040:	ldr	x8, [sp, #136]
  404044:	ldr	w9, [x8]
  404048:	cbz	w9, 404074 <ferror@plt+0x2324>
  40404c:	ldr	x8, [sp, #128]
  404050:	ldr	x9, [x8]
  404054:	ldr	w0, [x9, #4]
  404058:	bl	41256c <ferror@plt+0x1081c>
  40405c:	adrp	x0, 427000 <ferror@plt+0x252b0>
  404060:	add	x0, x0, #0xa1d
  404064:	bl	401d10 <gettext@plt>
  404068:	ldr	x8, [sp, #120]
  40406c:	ldr	x1, [x8]
  404070:	bl	4018b0 <fputs@plt>
  404074:	bl	41ba0c <ferror@plt+0x19cbc>
  404078:	ldr	x8, [sp, #112]
  40407c:	ldr	w9, [x8]
  404080:	cbnz	w9, 404144 <ferror@plt+0x23f4>
  404084:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  404088:	add	x8, x8, #0xad0
  40408c:	ldr	w9, [x8]
  404090:	ldr	x8, [sp, #192]
  404094:	ldr	w10, [x8]
  404098:	cmp	w9, w10
  40409c:	b.ne	404144 <ferror@plt+0x23f4>  // b.any
  4040a0:	ldr	x8, [sp, #192]
  4040a4:	ldr	w9, [x8]
  4040a8:	ldr	x10, [sp, #144]
  4040ac:	ldr	w11, [x10]
  4040b0:	cmp	w9, w11
  4040b4:	cset	w9, eq  // eq = none
  4040b8:	and	w9, w9, #0x1
  4040bc:	str	w9, [sp, #200]
  4040c0:	ldr	x12, [sp, #184]
  4040c4:	ldr	w9, [x12]
  4040c8:	cbz	w9, 404120 <ferror@plt+0x23d0>
  4040cc:	ldr	w8, [sp, #200]
  4040d0:	cbnz	w8, 404120 <ferror@plt+0x23d0>
  4040d4:	ldr	x8, [sp, #192]
  4040d8:	ldr	w9, [x8]
  4040dc:	ldr	x10, [sp, #144]
  4040e0:	ldr	w11, [x10]
  4040e4:	cmp	w9, w11
  4040e8:	b.gt	404120 <ferror@plt+0x23d0>
  4040ec:	ldr	x8, [sp, #192]
  4040f0:	ldr	w9, [x8]
  4040f4:	cmp	w9, #0x0
  4040f8:	cset	w9, le
  4040fc:	tbnz	w9, #0, 404120 <ferror@plt+0x23d0>
  404100:	ldr	x8, [sp, #192]
  404104:	ldr	w9, [x8]
  404108:	ldr	w10, [x8]
  40410c:	subs	w10, w10, #0x1
  404110:	and	w9, w9, w10
  404114:	cbnz	w9, 404120 <ferror@plt+0x23d0>
  404118:	mov	w8, #0x1                   	// #1
  40411c:	str	w8, [sp, #200]
  404120:	ldr	w8, [sp, #200]
  404124:	cbz	w8, 404144 <ferror@plt+0x23f4>
  404128:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40412c:	add	x8, x8, #0xab0
  404130:	ldr	w0, [x8]
  404134:	mov	x1, #0x4                   	// #4
  404138:	bl	41018c <ferror@plt+0xe43c>
  40413c:	ldr	x8, [sp, #104]
  404140:	str	x0, [x8]
  404144:	ldr	x8, [sp, #112]
  404148:	ldr	w9, [x8]
  40414c:	cbz	w9, 4041b0 <ferror@plt+0x2460>
  404150:	stur	wzr, [x29, #-68]
  404154:	ldur	w8, [x29, #-68]
  404158:	ldr	x9, [sp, #192]
  40415c:	ldr	w10, [x9]
  404160:	cmp	w8, w10
  404164:	b.gt	404188 <ferror@plt+0x2438>
  404168:	ldursw	x8, [x29, #-68]
  40416c:	add	x9, sp, #0x8d4
  404170:	mov	w10, wzr
  404174:	str	w10, [x9, x8, lsl #2]
  404178:	ldur	w8, [x29, #-68]
  40417c:	add	w8, w8, #0x1
  404180:	stur	w8, [x29, #-68]
  404184:	b	404154 <ferror@plt+0x2404>
  404188:	add	x0, sp, #0x8d4
  40418c:	mov	w8, wzr
  404190:	mov	w1, w8
  404194:	mov	w2, w8
  404198:	bl	41bef8 <ferror@plt+0x1a1a8>
  40419c:	adrp	x9, 466000 <stdin@@GLIBC_2.17+0x32f0>
  4041a0:	add	x9, x9, #0xd58
  4041a4:	ldr	x9, [x9]
  4041a8:	str	wzr, [x9]
  4041ac:	b	40437c <ferror@plt+0x262c>
  4041b0:	ldr	x8, [sp, #184]
  4041b4:	ldr	w9, [x8]
  4041b8:	cbz	w9, 40437c <ferror@plt+0x262c>
  4041bc:	ldr	x8, [sp, #104]
  4041c0:	ldr	x9, [x8]
  4041c4:	cbz	x9, 4041d8 <ferror@plt+0x2488>
  4041c8:	ldr	x8, [sp, #192]
  4041cc:	ldr	w9, [x8]
  4041d0:	stur	w9, [x29, #-40]
  4041d4:	b	4041e8 <ferror@plt+0x2498>
  4041d8:	ldr	x8, [sp, #192]
  4041dc:	ldr	w9, [x8]
  4041e0:	add	w9, w9, #0x1
  4041e4:	stur	w9, [x29, #-40]
  4041e8:	mov	x0, #0x1                   	// #1
  4041ec:	mov	x1, #0x18                  	// #24
  4041f0:	bl	401a60 <calloc@plt>
  4041f4:	str	x0, [sp, #4328]
  4041f8:	ldr	x0, [sp, #4328]
  4041fc:	mov	w1, #0x8                   	// #8
  404200:	bl	419248 <ferror@plt+0x174f8>
  404204:	ldr	x8, [sp, #4328]
  404208:	mov	w9, #0x1                   	// #1
  40420c:	str	w9, [x8, #4]
  404210:	ldur	w9, [x29, #-40]
  404214:	ldr	x8, [sp, #4328]
  404218:	str	w9, [x8, #8]
  40421c:	ldr	x8, [sp, #4328]
  404220:	ldr	w9, [x8, #8]
  404224:	ldr	x8, [sp, #4328]
  404228:	ldr	w10, [x8, #4]
  40422c:	mul	w9, w9, w10
  404230:	mov	w8, w9
  404234:	ubfx	x8, x8, #0, #32
  404238:	mov	x0, x8
  40423c:	mov	x1, #0x4                   	// #4
  404240:	bl	401a60 <calloc@plt>
  404244:	str	x0, [sp, #4320]
  404248:	ldr	x8, [sp, #4328]
  40424c:	str	x0, [x8, #16]
  404250:	str	wzr, [sp, #4316]
  404254:	ldr	x8, [sp, #96]
  404258:	ldr	w9, [x8]
  40425c:	cmp	w9, #0x0
  404260:	ldr	x11, [sp, #88]
  404264:	ldr	x12, [sp, #80]
  404268:	csel	x2, x11, x12, ne  // ne = any
  40426c:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x12f0>
  404270:	add	x0, x0, #0x168
  404274:	adrp	x1, 427000 <ferror@plt+0x252b0>
  404278:	add	x1, x1, #0xa2b
  40427c:	bl	401f18 <ferror@plt+0x1c8>
  404280:	ldr	x8, [sp, #72]
  404284:	ldrb	w9, [x8]
  404288:	tbnz	w9, #0, 404290 <ferror@plt+0x2540>
  40428c:	b	4042bc <ferror@plt+0x256c>
  404290:	ldr	x8, [sp, #96]
  404294:	ldr	w9, [x8]
  404298:	cmp	w9, #0x0
  40429c:	ldr	x10, [sp, #88]
  4042a0:	ldr	x11, [sp, #80]
  4042a4:	csel	x1, x10, x11, ne  // ne = any
  4042a8:	ldur	w2, [x29, #-40]
  4042ac:	adrp	x0, 427000 <ferror@plt+0x252b0>
  4042b0:	add	x0, x0, #0xa73
  4042b4:	bl	411134 <ferror@plt+0xf3e4>
  4042b8:	b	4042f0 <ferror@plt+0x25a0>
  4042bc:	ldur	w1, [x29, #-40]
  4042c0:	adrp	x0, 427000 <ferror@plt+0x252b0>
  4042c4:	add	x0, x0, #0xa99
  4042c8:	bl	410ce4 <ferror@plt+0xef94>
  4042cc:	ldr	x8, [sp, #96]
  4042d0:	ldr	w9, [x8]
  4042d4:	cmp	w9, #0x0
  4042d8:	ldr	x10, [sp, #88]
  4042dc:	ldr	x11, [sp, #80]
  4042e0:	csel	x1, x10, x11, ne  // ne = any
  4042e4:	adrp	x0, 427000 <ferror@plt+0x252b0>
  4042e8:	add	x0, x0, #0xac8
  4042ec:	bl	4110b4 <ferror@plt+0xf364>
  4042f0:	ldr	x8, [sp, #72]
  4042f4:	ldrb	w9, [x8]
  4042f8:	tbnz	w9, #0, 404300 <ferror@plt+0x25b0>
  4042fc:	b	40430c <ferror@plt+0x25bc>
  404300:	adrp	x0, 43f000 <ferror@plt+0x3d2b0>
  404304:	add	x0, x0, #0xe11
  404308:	bl	410800 <ferror@plt+0xeab0>
  40430c:	stur	wzr, [x29, #-68]
  404310:	ldur	w8, [x29, #-68]
  404314:	ldur	w9, [x29, #-40]
  404318:	cmp	w8, w9
  40431c:	b.ge	40435c <ferror@plt+0x260c>  // b.tcont
  404320:	mov	w8, wzr
  404324:	mov	w0, w8
  404328:	str	w8, [sp, #36]
  40432c:	bl	410c18 <ferror@plt+0xeec8>
  404330:	ldr	x9, [sp, #4320]
  404334:	ldrsw	x10, [sp, #4316]
  404338:	mov	w8, w10
  40433c:	add	w8, w8, #0x1
  404340:	str	w8, [sp, #4316]
  404344:	ldr	w8, [sp, #36]
  404348:	str	w8, [x9, x10, lsl #2]
  40434c:	ldur	w8, [x29, #-68]
  404350:	add	w8, w8, #0x1
  404354:	stur	w8, [x29, #-68]
  404358:	b	404310 <ferror@plt+0x25c0>
  40435c:	bl	41078c <ferror@plt+0xea3c>
  404360:	ldr	x8, [sp, #72]
  404364:	ldrb	w9, [x8]
  404368:	tbnz	w9, #0, 404370 <ferror@plt+0x2620>
  40436c:	b	40437c <ferror@plt+0x262c>
  404370:	adrp	x0, 427000 <ferror@plt+0x252b0>
  404374:	add	x0, x0, #0xae5
  404378:	bl	410800 <ferror@plt+0xeab0>
  40437c:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  404380:	add	x8, x8, #0x59c
  404384:	ldr	w9, [x8]
  404388:	mov	w10, #0x2                   	// #2
  40438c:	mul	w9, w9, w10
  404390:	str	w9, [sp, #4344]
  404394:	mov	w9, #0x1                   	// #1
  404398:	stur	w9, [x29, #-68]
  40439c:	ldur	w8, [x29, #-68]
  4043a0:	ldr	w9, [sp, #4344]
  4043a4:	cmp	w8, w9
  4043a8:	b.gt	4044f0 <ferror@plt+0x27a0>
  4043ac:	mov	w8, #0x1                   	// #1
  4043b0:	stur	w8, [x29, #-32]
  4043b4:	ldur	w8, [x29, #-68]
  4043b8:	mov	w9, #0x2                   	// #2
  4043bc:	sdiv	w10, w8, w9
  4043c0:	mul	w9, w10, w9
  4043c4:	subs	w8, w8, w9
  4043c8:	cmp	w8, #0x1
  4043cc:	b.ne	4043fc <ferror@plt+0x26ac>  // b.any
  4043d0:	ldr	x8, [sp, #128]
  4043d4:	ldr	x9, [x8]
  4043d8:	ldur	w10, [x29, #-68]
  4043dc:	mov	w11, #0x2                   	// #2
  4043e0:	sdiv	w10, w10, w11
  4043e4:	add	w10, w10, #0x1
  4043e8:	ldr	w10, [x9, w10, sxtw #2]
  4043ec:	ldur	x9, [x29, #-48]
  4043f0:	ldursw	x12, [x29, #-32]
  4043f4:	str	w10, [x9, x12, lsl #2]
  4043f8:	b	40443c <ferror@plt+0x26ec>
  4043fc:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  404400:	add	x8, x8, #0xb18
  404404:	ldr	x8, [x8]
  404408:	ldur	w9, [x29, #-68]
  40440c:	mov	w10, #0x2                   	// #2
  404410:	sdiv	w9, w9, w10
  404414:	ldr	w0, [x8, w9, sxtw #2]
  404418:	ldr	x8, [sp, #128]
  40441c:	ldr	x11, [x8]
  404420:	ldur	w9, [x29, #-68]
  404424:	sdiv	w9, w9, w10
  404428:	ldr	w1, [x11, w9, sxtw #2]
  40442c:	bl	412cc8 <ferror@plt+0x10f78>
  404430:	ldur	x8, [x29, #-48]
  404434:	ldursw	x11, [x29, #-32]
  404438:	str	w0, [x8, x11, lsl #2]
  40443c:	ldur	x0, [x29, #-48]
  404440:	ldur	x2, [x29, #-8]
  404444:	sub	x1, x29, #0x20
  404448:	sub	x3, x29, #0x10
  40444c:	sub	x4, x29, #0x1c
  404450:	bl	403580 <ferror@plt+0x1830>
  404454:	stur	x0, [x29, #-48]
  404458:	ldur	x0, [x29, #-48]
  40445c:	ldur	w1, [x29, #-32]
  404460:	ldur	x2, [x29, #-8]
  404464:	ldur	w3, [x29, #-16]
  404468:	ldur	w4, [x29, #-28]
  40446c:	sub	x5, x29, #0xc
  404470:	bl	404cdc <ferror@plt+0x2f8c>
  404474:	cbz	w0, 4044e0 <ferror@plt+0x2790>
  404478:	ldur	w8, [x29, #-16]
  40447c:	ldr	x9, [sp, #56]
  404480:	ldr	w10, [x9]
  404484:	add	w8, w10, w8
  404488:	str	w8, [x9]
  40448c:	ldur	w8, [x29, #-32]
  404490:	ldr	x11, [sp, #40]
  404494:	ldr	w10, [x11]
  404498:	add	w8, w10, w8
  40449c:	str	w8, [x11]
  4044a0:	ldr	w8, [sp, #4336]
  4044a4:	add	w8, w8, #0x1
  4044a8:	str	w8, [sp, #4336]
  4044ac:	adrp	x12, 467000 <stdin@@GLIBC_2.17+0x42f0>
  4044b0:	add	x12, x12, #0x9a4
  4044b4:	ldr	w8, [x12]
  4044b8:	cbz	w8, 4044e0 <ferror@plt+0x2790>
  4044bc:	ldur	w8, [x29, #-16]
  4044c0:	cmp	w8, #0x0
  4044c4:	cset	w8, le
  4044c8:	tbnz	w8, #0, 4044e0 <ferror@plt+0x2790>
  4044cc:	ldur	x0, [x29, #-48]
  4044d0:	ldur	w1, [x29, #-32]
  4044d4:	ldur	x2, [x29, #-8]
  4044d8:	ldur	w3, [x29, #-16]
  4044dc:	bl	403454 <ferror@plt+0x1704>
  4044e0:	ldur	w8, [x29, #-68]
  4044e4:	add	w8, w8, #0x1
  4044e8:	stur	w8, [x29, #-68]
  4044ec:	b	40439c <ferror@plt+0x264c>
  4044f0:	ldr	x8, [sp, #112]
  4044f4:	ldr	w9, [x8]
  4044f8:	cbnz	w9, 404558 <ferror@plt+0x2808>
  4044fc:	ldur	x0, [x29, #-48]
  404500:	ldur	x2, [x29, #-8]
  404504:	mov	w8, wzr
  404508:	mov	w1, w8
  40450c:	mov	w3, w8
  404510:	mov	w4, w8
  404514:	ldr	x5, [sp, #64]
  404518:	bl	404cdc <ferror@plt+0x2f8c>
  40451c:	cbnz	w0, 404530 <ferror@plt+0x27e0>
  404520:	adrp	x0, 427000 <ferror@plt+0x252b0>
  404524:	add	x0, x0, #0xaed
  404528:	bl	401d10 <gettext@plt>
  40452c:	bl	4101e0 <ferror@plt+0xe490>
  404530:	ldr	x8, [sp, #56]
  404534:	ldr	w9, [x8]
  404538:	add	w9, w9, #0x1
  40453c:	str	w9, [x8]
  404540:	ldr	w9, [sp, #4344]
  404544:	add	w9, w9, #0x1
  404548:	str	w9, [sp, #4344]
  40454c:	ldr	w9, [sp, #4336]
  404550:	add	w9, w9, #0x1
  404554:	str	w9, [sp, #4336]
  404558:	ldr	w8, [sp, #4340]
  40455c:	ldr	w9, [sp, #4336]
  404560:	cmp	w8, w9
  404564:	b.ge	404bb8 <ferror@plt+0x2e68>  // b.tcont
  404568:	stur	wzr, [x29, #-60]
  40456c:	stur	wzr, [x29, #-64]
  404570:	mov	w8, #0x1                   	// #1
  404574:	stur	w8, [x29, #-68]
  404578:	ldur	w8, [x29, #-68]
  40457c:	ldr	x9, [sp, #192]
  404580:	ldr	w10, [x9]
  404584:	cmp	w8, w10
  404588:	b.gt	4045ac <ferror@plt+0x285c>
  40458c:	ldursw	x8, [x29, #-68]
  404590:	add	x9, sp, #0x8d4
  404594:	mov	w10, wzr
  404598:	str	w10, [x9, x8, lsl #2]
  40459c:	ldur	w8, [x29, #-68]
  4045a0:	add	w8, w8, #0x1
  4045a4:	stur	w8, [x29, #-68]
  4045a8:	b	404578 <ferror@plt+0x2828>
  4045ac:	ldr	w8, [sp, #4340]
  4045b0:	add	w8, w8, #0x1
  4045b4:	str	w8, [sp, #4340]
  4045b8:	stur	w8, [x29, #-12]
  4045bc:	adrp	x9, 469000 <stdin@@GLIBC_2.17+0x62f0>
  4045c0:	add	x9, x9, #0xfa0
  4045c4:	ldr	x9, [x9]
  4045c8:	ldursw	x10, [x29, #-12]
  4045cc:	mov	x11, #0x8                   	// #8
  4045d0:	mul	x10, x11, x10
  4045d4:	add	x9, x9, x10
  4045d8:	ldr	x9, [x9]
  4045dc:	stur	x9, [x29, #-56]
  4045e0:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  4045e4:	add	x9, x9, #0x9c0
  4045e8:	ldr	x9, [x9]
  4045ec:	ldursw	x10, [x29, #-12]
  4045f0:	ldr	w8, [x9, x10, lsl #2]
  4045f4:	stur	w8, [x29, #-36]
  4045f8:	ldr	x9, [sp, #136]
  4045fc:	ldr	w8, [x9]
  404600:	cbz	w8, 404638 <ferror@plt+0x28e8>
  404604:	ldr	x8, [sp, #120]
  404608:	ldr	x0, [x8]
  40460c:	adrp	x9, 427000 <ferror@plt+0x252b0>
  404610:	add	x9, x9, #0xb19
  404614:	str	x0, [sp, #24]
  404618:	mov	x0, x9
  40461c:	bl	401d10 <gettext@plt>
  404620:	ldur	w2, [x29, #-12]
  404624:	ldr	x8, [sp, #24]
  404628:	str	x0, [sp, #16]
  40462c:	mov	x0, x8
  404630:	ldr	x1, [sp, #16]
  404634:	bl	401d20 <fprintf@plt>
  404638:	ldur	x0, [x29, #-56]
  40463c:	ldur	w1, [x29, #-36]
  404640:	add	x2, sp, #0x1, lsl #12
  404644:	add	x2, x2, #0xfc
  404648:	add	x3, sp, #0xcd8
  40464c:	bl	405200 <ferror@plt+0x34b0>
  404650:	mov	w8, #0x1                   	// #1
  404654:	stur	w8, [x29, #-24]
  404658:	ldur	w8, [x29, #-24]
  40465c:	ldr	x9, [sp, #192]
  404660:	ldr	w10, [x9]
  404664:	cmp	w8, w10
  404668:	b.gt	4048ac <ferror@plt+0x2b5c>
  40466c:	ldursw	x8, [x29, #-24]
  404670:	add	x9, sp, #0x1, lsl #12
  404674:	add	x9, x9, #0xfc
  404678:	ldr	w10, [x9, x8, lsl #2]
  40467c:	cbz	w10, 40489c <ferror@plt+0x2b4c>
  404680:	ldursw	x8, [x29, #-24]
  404684:	add	x9, sp, #0x1, lsl #12
  404688:	add	x9, x9, #0xfc
  40468c:	mov	w10, wzr
  404690:	str	w10, [x9, x8, lsl #2]
  404694:	ldursw	x8, [x29, #-24]
  404698:	add	x9, sp, #0xcd8
  40469c:	ldr	w10, [x9, x8, lsl #2]
  4046a0:	cbnz	w10, 4047d8 <ferror@plt+0x2a88>
  4046a4:	ldur	x0, [x29, #-56]
  4046a8:	ldur	w1, [x29, #-36]
  4046ac:	ldur	w2, [x29, #-24]
  4046b0:	ldur	x3, [x29, #-48]
  4046b4:	bl	405574 <ferror@plt+0x3824>
  4046b8:	sub	x1, x29, #0x20
  4046bc:	stur	w0, [x29, #-32]
  4046c0:	ldur	x0, [x29, #-48]
  4046c4:	ldur	x2, [x29, #-8]
  4046c8:	sub	x3, x29, #0x10
  4046cc:	sub	x4, x29, #0x1c
  4046d0:	bl	403580 <ferror@plt+0x1830>
  4046d4:	stur	x0, [x29, #-48]
  4046d8:	ldur	x0, [x29, #-48]
  4046dc:	ldur	w1, [x29, #-32]
  4046e0:	ldur	x2, [x29, #-8]
  4046e4:	ldur	w3, [x29, #-16]
  4046e8:	ldur	w4, [x29, #-28]
  4046ec:	sub	x5, x29, #0x14
  4046f0:	bl	404cdc <ferror@plt+0x2f8c>
  4046f4:	cbz	w0, 404760 <ferror@plt+0x2a10>
  4046f8:	ldr	x8, [sp, #40]
  4046fc:	ldr	w9, [x8]
  404700:	ldur	w10, [x29, #-32]
  404704:	add	w9, w9, w10
  404708:	str	w9, [x8]
  40470c:	ldr	w9, [sp, #4336]
  404710:	add	w9, w9, #0x1
  404714:	str	w9, [sp, #4336]
  404718:	ldur	w9, [x29, #-16]
  40471c:	ldr	x11, [sp, #56]
  404720:	ldr	w10, [x11]
  404724:	add	w9, w10, w9
  404728:	str	w9, [x11]
  40472c:	adrp	x12, 467000 <stdin@@GLIBC_2.17+0x42f0>
  404730:	add	x12, x12, #0x9a4
  404734:	ldr	w9, [x12]
  404738:	cbz	w9, 404760 <ferror@plt+0x2a10>
  40473c:	ldur	w8, [x29, #-16]
  404740:	cmp	w8, #0x0
  404744:	cset	w8, le
  404748:	tbnz	w8, #0, 404760 <ferror@plt+0x2a10>
  40474c:	ldur	x0, [x29, #-48]
  404750:	ldur	w1, [x29, #-32]
  404754:	ldur	x2, [x29, #-8]
  404758:	ldur	w3, [x29, #-16]
  40475c:	bl	403454 <ferror@plt+0x1704>
  404760:	ldur	w8, [x29, #-20]
  404764:	ldursw	x9, [x29, #-24]
  404768:	add	x10, sp, #0x8d4
  40476c:	str	w8, [x10, x9, lsl #2]
  404770:	ldr	x9, [sp, #136]
  404774:	ldr	w8, [x9]
  404778:	cbz	w8, 404798 <ferror@plt+0x2a48>
  40477c:	ldr	x8, [sp, #120]
  404780:	ldr	x0, [x8]
  404784:	ldur	w2, [x29, #-24]
  404788:	ldur	w3, [x29, #-20]
  40478c:	adrp	x1, 427000 <ferror@plt+0x252b0>
  404790:	add	x1, x1, #0xb26
  404794:	bl	401d20 <fprintf@plt>
  404798:	ldur	w8, [x29, #-60]
  40479c:	mov	w9, #0x1                   	// #1
  4047a0:	add	w8, w8, #0x1
  4047a4:	stur	w8, [x29, #-60]
  4047a8:	add	x10, sp, #0x4d0
  4047ac:	str	w9, [x10, w8, sxtw #2]
  4047b0:	ldur	w8, [x29, #-20]
  4047b4:	ldursw	x10, [x29, #-60]
  4047b8:	add	x11, sp, #0xcc
  4047bc:	str	w8, [x11, x10, lsl #2]
  4047c0:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x12f0>
  4047c4:	add	x10, x10, #0x9ec
  4047c8:	ldr	w8, [x10]
  4047cc:	add	w8, w8, #0x1
  4047d0:	str	w8, [x10]
  4047d4:	b	404880 <ferror@plt+0x2b30>
  4047d8:	ldursw	x8, [x29, #-24]
  4047dc:	add	x9, sp, #0xcd8
  4047e0:	ldrsw	x8, [x9, x8, lsl #2]
  4047e4:	add	x9, sp, #0x8d4
  4047e8:	ldr	w10, [x9, x8, lsl #2]
  4047ec:	stur	w10, [x29, #-80]
  4047f0:	ldur	w10, [x29, #-80]
  4047f4:	ldursw	x8, [x29, #-24]
  4047f8:	str	w10, [x9, x8, lsl #2]
  4047fc:	ldr	x8, [sp, #136]
  404800:	ldr	w10, [x8]
  404804:	cbz	w10, 404824 <ferror@plt+0x2ad4>
  404808:	ldr	x8, [sp, #120]
  40480c:	ldr	x0, [x8]
  404810:	ldur	w2, [x29, #-24]
  404814:	ldur	w3, [x29, #-80]
  404818:	adrp	x1, 427000 <ferror@plt+0x252b0>
  40481c:	add	x1, x1, #0xb26
  404820:	bl	401d20 <fprintf@plt>
  404824:	stur	wzr, [x29, #-68]
  404828:	ldur	w8, [x29, #-68]
  40482c:	add	w8, w8, #0x1
  404830:	stur	w8, [x29, #-68]
  404834:	add	x9, sp, #0xcc
  404838:	ldr	w8, [x9, w8, sxtw #2]
  40483c:	ldur	w10, [x29, #-80]
  404840:	cmp	w8, w10
  404844:	b.eq	40484c <ferror@plt+0x2afc>  // b.none
  404848:	b	404828 <ferror@plt+0x2ad8>
  40484c:	ldursw	x8, [x29, #-68]
  404850:	mov	x9, #0x4                   	// #4
  404854:	mul	x8, x9, x8
  404858:	add	x9, sp, #0x4d0
  40485c:	add	x8, x9, x8
  404860:	ldr	w10, [x8]
  404864:	add	w10, w10, #0x1
  404868:	str	w10, [x8]
  40486c:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  404870:	add	x8, x8, #0x9d8
  404874:	ldr	w10, [x8]
  404878:	add	w10, w10, #0x1
  40487c:	str	w10, [x8]
  404880:	ldur	w8, [x29, #-64]
  404884:	add	w8, w8, #0x1
  404888:	stur	w8, [x29, #-64]
  40488c:	ldursw	x9, [x29, #-24]
  404890:	add	x10, sp, #0xcd8
  404894:	mov	w8, wzr
  404898:	str	w8, [x10, x9, lsl #2]
  40489c:	ldur	w8, [x29, #-24]
  4048a0:	add	w8, w8, #0x1
  4048a4:	stur	w8, [x29, #-24]
  4048a8:	b	404658 <ferror@plt+0x2908>
  4048ac:	ldur	w8, [x29, #-64]
  4048b0:	adrp	x9, 468000 <stdin@@GLIBC_2.17+0x52f0>
  4048b4:	add	x9, x9, #0x2d0
  4048b8:	ldr	w10, [x9]
  4048bc:	add	w8, w10, w8
  4048c0:	str	w8, [x9]
  4048c4:	ldur	w8, [x29, #-12]
  4048c8:	ldr	w10, [sp, #4344]
  4048cc:	cmp	w8, w10
  4048d0:	b.le	4048e0 <ferror@plt+0x2b90>
  4048d4:	ldur	w0, [x29, #-12]
  4048d8:	add	x1, sp, #0x8d4
  4048dc:	bl	402fa8 <ferror@plt+0x1258>
  4048e0:	ldr	x8, [sp, #104]
  4048e4:	ldr	x9, [x8]
  4048e8:	cbz	x9, 40491c <ferror@plt+0x2bcc>
  4048ec:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  4048f0:	add	x8, x8, #0xc30
  4048f4:	ldrsw	x9, [x8]
  4048f8:	add	x10, sp, #0x8d4
  4048fc:	ldr	w11, [x10, x9, lsl #2]
  404900:	ldr	x9, [sp, #104]
  404904:	ldr	x12, [x9]
  404908:	ldursw	x13, [x29, #-12]
  40490c:	str	w11, [x12, x13, lsl #2]
  404910:	ldrsw	x8, [x8]
  404914:	mov	w11, wzr
  404918:	str	w11, [x10, x8, lsl #2]
  40491c:	ldr	x8, [sp, #184]
  404920:	ldr	w9, [x8]
  404924:	cbz	w9, 404ae4 <ferror@plt+0x2d94>
  404928:	ldr	x8, [sp, #4328]
  40492c:	ldr	w9, [x8, #4]
  404930:	add	w9, w9, #0x1
  404934:	str	w9, [x8, #4]
  404938:	ldr	x0, [sp, #4320]
  40493c:	ldr	x8, [sp, #4328]
  404940:	ldr	w9, [x8, #4]
  404944:	ldr	x8, [sp, #4328]
  404948:	ldr	w10, [x8, #8]
  40494c:	mul	w9, w9, w10
  404950:	mov	w10, #0x4                   	// #4
  404954:	umull	x1, w9, w10
  404958:	bl	401a90 <realloc@plt>
  40495c:	str	x0, [sp, #4320]
  404960:	ldr	x8, [sp, #4328]
  404964:	str	x0, [x8, #16]
  404968:	ldr	x8, [sp, #72]
  40496c:	ldrb	w9, [x8]
  404970:	tbnz	w9, #0, 404978 <ferror@plt+0x2c28>
  404974:	b	404984 <ferror@plt+0x2c34>
  404978:	adrp	x0, 43f000 <ferror@plt+0x3d2b0>
  40497c:	add	x0, x0, #0xe11
  404980:	bl	410800 <ferror@plt+0xeab0>
  404984:	ldur	w8, [x29, #-12]
  404988:	ldr	x9, [sp, #64]
  40498c:	ldr	w10, [x9]
  404990:	cmp	w8, w10
  404994:	b.ne	4049dc <ferror@plt+0x2c8c>  // b.any
  404998:	ldr	x8, [sp, #64]
  40499c:	ldr	w9, [x8]
  4049a0:	mov	w10, wzr
  4049a4:	subs	w0, w10, w9
  4049a8:	str	w10, [sp, #12]
  4049ac:	bl	410c18 <ferror@plt+0xeec8>
  4049b0:	ldr	x8, [sp, #64]
  4049b4:	ldr	w9, [x8]
  4049b8:	ldr	w10, [sp, #12]
  4049bc:	subs	w9, w10, w9
  4049c0:	ldr	x11, [sp, #4320]
  4049c4:	ldrsw	x12, [sp, #4316]
  4049c8:	mov	w13, w12
  4049cc:	add	w13, w13, #0x1
  4049d0:	str	w13, [sp, #4316]
  4049d4:	str	w9, [x11, x12, lsl #2]
  4049d8:	b	404a08 <ferror@plt+0x2cb8>
  4049dc:	ldr	x8, [sp, #64]
  4049e0:	ldr	w0, [x8]
  4049e4:	bl	410c18 <ferror@plt+0xeec8>
  4049e8:	ldr	x8, [sp, #64]
  4049ec:	ldr	w9, [x8]
  4049f0:	ldr	x10, [sp, #4320]
  4049f4:	ldrsw	x11, [sp, #4316]
  4049f8:	mov	w12, w11
  4049fc:	add	w12, w12, #0x1
  404a00:	str	w12, [sp, #4316]
  404a04:	str	w9, [x10, x11, lsl #2]
  404a08:	mov	w8, #0x1                   	// #1
  404a0c:	stur	w8, [x29, #-68]
  404a10:	ldur	w8, [x29, #-68]
  404a14:	ldur	w9, [x29, #-40]
  404a18:	cmp	w8, w9
  404a1c:	b.ge	404ac0 <ferror@plt+0x2d70>  // b.tcont
  404a20:	ldursw	x8, [x29, #-68]
  404a24:	add	x9, sp, #0x8d4
  404a28:	ldr	w10, [x9, x8, lsl #2]
  404a2c:	cbz	w10, 404a44 <ferror@plt+0x2cf4>
  404a30:	ldursw	x8, [x29, #-68]
  404a34:	add	x9, sp, #0x8d4
  404a38:	ldr	w10, [x9, x8, lsl #2]
  404a3c:	str	w10, [sp, #8]
  404a40:	b	404a54 <ferror@plt+0x2d04>
  404a44:	ldur	w8, [x29, #-12]
  404a48:	mov	w9, wzr
  404a4c:	subs	w8, w9, w8
  404a50:	str	w8, [sp, #8]
  404a54:	ldr	w8, [sp, #8]
  404a58:	mov	w0, w8
  404a5c:	bl	410c18 <ferror@plt+0xeec8>
  404a60:	ldursw	x9, [x29, #-68]
  404a64:	add	x10, sp, #0x8d4
  404a68:	ldr	w8, [x10, x9, lsl #2]
  404a6c:	cbz	w8, 404a84 <ferror@plt+0x2d34>
  404a70:	ldursw	x8, [x29, #-68]
  404a74:	add	x9, sp, #0x8d4
  404a78:	ldr	w10, [x9, x8, lsl #2]
  404a7c:	str	w10, [sp, #4]
  404a80:	b	404a94 <ferror@plt+0x2d44>
  404a84:	ldur	w8, [x29, #-12]
  404a88:	mov	w9, wzr
  404a8c:	subs	w8, w9, w8
  404a90:	str	w8, [sp, #4]
  404a94:	ldr	w8, [sp, #4]
  404a98:	ldr	x9, [sp, #4320]
  404a9c:	ldrsw	x10, [sp, #4316]
  404aa0:	mov	w11, w10
  404aa4:	add	w11, w11, #0x1
  404aa8:	str	w11, [sp, #4316]
  404aac:	str	w8, [x9, x10, lsl #2]
  404ab0:	ldur	w8, [x29, #-68]
  404ab4:	add	w8, w8, #0x1
  404ab8:	stur	w8, [x29, #-68]
  404abc:	b	404a10 <ferror@plt+0x2cc0>
  404ac0:	bl	41078c <ferror@plt+0xea3c>
  404ac4:	ldr	x8, [sp, #72]
  404ac8:	ldrb	w9, [x8]
  404acc:	tbnz	w9, #0, 404ad4 <ferror@plt+0x2d84>
  404ad0:	b	404ae0 <ferror@plt+0x2d90>
  404ad4:	adrp	x0, 427000 <ferror@plt+0x252b0>
  404ad8:	add	x0, x0, #0xae5
  404adc:	bl	410800 <ferror@plt+0xeab0>
  404ae0:	b	404bb4 <ferror@plt+0x2e64>
  404ae4:	ldr	x8, [sp, #112]
  404ae8:	ldr	w9, [x8]
  404aec:	cbz	w9, 404b04 <ferror@plt+0x2db4>
  404af0:	ldur	w1, [x29, #-12]
  404af4:	ldur	w2, [x29, #-64]
  404af8:	add	x0, sp, #0x8d4
  404afc:	bl	41bef8 <ferror@plt+0x1a1a8>
  404b00:	b	404bb4 <ferror@plt+0x2e64>
  404b04:	ldur	w8, [x29, #-12]
  404b08:	ldr	x9, [sp, #64]
  404b0c:	ldr	w10, [x9]
  404b10:	cmp	w8, w10
  404b14:	b.ne	404b34 <ferror@plt+0x2de4>  // b.any
  404b18:	ldur	w0, [x29, #-12]
  404b1c:	mov	w8, wzr
  404b20:	mov	w1, w8
  404b24:	mov	w2, w8
  404b28:	mov	w3, #0xffff8002            	// #-32766
  404b2c:	bl	41bcec <ferror@plt+0x19f9c>
  404b30:	b	404bb4 <ferror@plt+0x2e64>
  404b34:	stur	wzr, [x29, #-76]
  404b38:	stur	wzr, [x29, #-72]
  404b3c:	mov	w8, #0x1                   	// #1
  404b40:	stur	w8, [x29, #-68]
  404b44:	ldur	w8, [x29, #-68]
  404b48:	ldur	w9, [x29, #-60]
  404b4c:	cmp	w8, w9
  404b50:	b.gt	404b9c <ferror@plt+0x2e4c>
  404b54:	ldursw	x8, [x29, #-68]
  404b58:	add	x9, sp, #0x4d0
  404b5c:	ldr	w10, [x9, x8, lsl #2]
  404b60:	ldur	w11, [x29, #-76]
  404b64:	cmp	w10, w11
  404b68:	b.le	404b8c <ferror@plt+0x2e3c>
  404b6c:	ldursw	x8, [x29, #-68]
  404b70:	add	x9, sp, #0x4d0
  404b74:	ldr	w10, [x9, x8, lsl #2]
  404b78:	stur	w10, [x29, #-76]
  404b7c:	ldursw	x8, [x29, #-68]
  404b80:	add	x9, sp, #0xcc
  404b84:	ldr	w10, [x9, x8, lsl #2]
  404b88:	stur	w10, [x29, #-72]
  404b8c:	ldur	w8, [x29, #-68]
  404b90:	add	w8, w8, #0x1
  404b94:	stur	w8, [x29, #-68]
  404b98:	b	404b44 <ferror@plt+0x2df4>
  404b9c:	ldur	w1, [x29, #-12]
  404ba0:	ldur	w2, [x29, #-64]
  404ba4:	ldur	w3, [x29, #-72]
  404ba8:	ldur	w4, [x29, #-76]
  404bac:	add	x0, sp, #0x8d4
  404bb0:	bl	41a6a8 <ferror@plt+0x18958>
  404bb4:	b	404558 <ferror@plt+0x2808>
  404bb8:	ldr	x8, [sp, #184]
  404bbc:	ldr	w9, [x8]
  404bc0:	cbz	w9, 404c2c <ferror@plt+0x2edc>
  404bc4:	bl	410728 <ferror@plt+0xe9d8>
  404bc8:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  404bcc:	add	x8, x8, #0xc4c
  404bd0:	ldrb	w9, [x8]
  404bd4:	tbnz	w9, #0, 404bdc <ferror@plt+0x2e8c>
  404bd8:	b	404c10 <ferror@plt+0x2ec0>
  404bdc:	ldr	x0, [sp, #4328]
  404be0:	bl	41a1b8 <ferror@plt+0x18468>
  404be4:	ldr	x1, [sp, #4328]
  404be8:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x12f0>
  404bec:	add	x0, x0, #0x1d0
  404bf0:	bl	419a10 <ferror@plt+0x17cc0>
  404bf4:	cmp	w0, #0x0
  404bf8:	cset	w8, ge  // ge = tcont
  404bfc:	tbnz	w8, #0, 404c10 <ferror@plt+0x2ec0>
  404c00:	adrp	x0, 427000 <ferror@plt+0x252b0>
  404c04:	add	x0, x0, #0xb2e
  404c08:	bl	401d10 <gettext@plt>
  404c0c:	bl	410880 <ferror@plt+0xeb30>
  404c10:	ldr	x8, [sp, #4328]
  404c14:	cbz	x8, 404c28 <ferror@plt+0x2ed8>
  404c18:	ldr	x0, [sp, #4328]
  404c1c:	bl	41928c <ferror@plt+0x1753c>
  404c20:	mov	x8, xzr
  404c24:	str	x8, [sp, #4328]
  404c28:	b	404cb0 <ferror@plt+0x2f60>
  404c2c:	ldr	x8, [sp, #112]
  404c30:	ldr	w9, [x8]
  404c34:	cbnz	w9, 404cb0 <ferror@plt+0x2f60>
  404c38:	bl	41b4cc <ferror@plt+0x1977c>
  404c3c:	ldr	x8, [sp, #48]
  404c40:	ldr	w9, [x8]
  404c44:	cmp	w9, #0x0
  404c48:	cset	w9, le
  404c4c:	tbnz	w9, #0, 404cac <ferror@plt+0x2f5c>
  404c50:	ldr	x8, [sp, #48]
  404c54:	ldrsw	x9, [x8]
  404c58:	adrp	x10, 468000 <stdin@@GLIBC_2.17+0x52f0>
  404c5c:	add	x10, x10, #0xac0
  404c60:	ldr	w0, [x10, x9, lsl #2]
  404c64:	ldrsw	x9, [x8]
  404c68:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x12f0>
  404c6c:	add	x10, x10, #0x1f0
  404c70:	ldr	w1, [x10, x9, lsl #2]
  404c74:	ldrsw	x9, [x8]
  404c78:	adrp	x10, 469000 <stdin@@GLIBC_2.17+0x62f0>
  404c7c:	add	x10, x10, #0x2c8
  404c80:	ldr	w2, [x10, x9, lsl #2]
  404c84:	ldrsw	x9, [x8]
  404c88:	adrp	x10, 468000 <stdin@@GLIBC_2.17+0x52f0>
  404c8c:	add	x10, x10, #0x2d8
  404c90:	ldr	w3, [x10, x9, lsl #2]
  404c94:	bl	41bda4 <ferror@plt+0x1a054>
  404c98:	ldr	x8, [sp, #48]
  404c9c:	ldr	w11, [x8]
  404ca0:	subs	w11, w11, #0x1
  404ca4:	str	w11, [x8]
  404ca8:	b	404c3c <ferror@plt+0x2eec>
  404cac:	bl	41bb3c <ferror@plt+0x19dec>
  404cb0:	ldur	x0, [x29, #-8]
  404cb4:	bl	401b80 <free@plt>
  404cb8:	ldur	x0, [x29, #-48]
  404cbc:	bl	401b80 <free@plt>
  404cc0:	add	sp, sp, #0x1, lsl #12
  404cc4:	add	sp, sp, #0x550
  404cc8:	ldp	x20, x19, [sp, #48]
  404ccc:	ldp	x22, x21, [sp, #32]
  404cd0:	ldp	x28, x23, [sp, #16]
  404cd4:	ldp	x29, x30, [sp], #64
  404cd8:	ret
  404cdc:	sub	sp, sp, #0x90
  404ce0:	stp	x29, x30, [sp, #128]
  404ce4:	add	x29, sp, #0x80
  404ce8:	mov	w8, #0x1                   	// #1
  404cec:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  404cf0:	add	x9, x9, #0xa1c
  404cf4:	adrp	x10, 469000 <stdin@@GLIBC_2.17+0x62f0>
  404cf8:	add	x10, x10, #0xfa0
  404cfc:	adrp	x11, 410000 <ferror@plt+0xe2b0>
  404d00:	add	x11, x11, #0x350
  404d04:	adrp	x12, 469000 <stdin@@GLIBC_2.17+0x62f0>
  404d08:	add	x12, x12, #0x298
  404d0c:	adrp	x13, 466000 <stdin@@GLIBC_2.17+0x32f0>
  404d10:	add	x13, x13, #0xd58
  404d14:	stur	x0, [x29, #-16]
  404d18:	stur	w1, [x29, #-20]
  404d1c:	stur	x2, [x29, #-32]
  404d20:	stur	w3, [x29, #-36]
  404d24:	stur	w4, [x29, #-40]
  404d28:	stur	x5, [x29, #-48]
  404d2c:	stur	wzr, [x29, #-52]
  404d30:	stur	w8, [x29, #-56]
  404d34:	str	x9, [sp, #48]
  404d38:	str	x10, [sp, #40]
  404d3c:	str	x11, [sp, #32]
  404d40:	str	x12, [sp, #24]
  404d44:	str	x13, [sp, #16]
  404d48:	ldur	w8, [x29, #-56]
  404d4c:	ldr	x9, [sp, #48]
  404d50:	ldr	w10, [x9]
  404d54:	cmp	w8, w10
  404d58:	b.gt	404ea4 <ferror@plt+0x3154>
  404d5c:	ldur	w8, [x29, #-40]
  404d60:	adrp	x9, 466000 <stdin@@GLIBC_2.17+0x32f0>
  404d64:	add	x9, x9, #0xa80
  404d68:	ldr	x9, [x9]
  404d6c:	ldursw	x10, [x29, #-56]
  404d70:	ldr	w11, [x9, x10, lsl #2]
  404d74:	cmp	w8, w11
  404d78:	b.ne	404e94 <ferror@plt+0x3144>  // b.any
  404d7c:	ldur	w8, [x29, #-20]
  404d80:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  404d84:	add	x9, x9, #0x9c0
  404d88:	ldr	x9, [x9]
  404d8c:	ldursw	x10, [x29, #-56]
  404d90:	ldr	w11, [x9, x10, lsl #2]
  404d94:	cmp	w8, w11
  404d98:	b.ne	404e80 <ferror@plt+0x3130>  // b.any
  404d9c:	ldr	x8, [sp, #40]
  404da0:	ldr	x9, [x8]
  404da4:	ldursw	x10, [x29, #-56]
  404da8:	mov	x11, #0x8                   	// #8
  404dac:	mul	x10, x11, x10
  404db0:	add	x9, x9, x10
  404db4:	ldr	x9, [x9]
  404db8:	str	x9, [sp, #56]
  404dbc:	ldur	w12, [x29, #-52]
  404dc0:	cbnz	w12, 404de4 <ferror@plt+0x3094>
  404dc4:	ldur	x8, [x29, #-16]
  404dc8:	add	x0, x8, #0x4
  404dcc:	ldursw	x1, [x29, #-20]
  404dd0:	mov	x2, #0x4                   	// #4
  404dd4:	ldr	x3, [sp, #32]
  404dd8:	bl	401950 <qsort@plt>
  404ddc:	mov	w9, #0x1                   	// #1
  404de0:	stur	w9, [x29, #-52]
  404de4:	mov	w8, #0x1                   	// #1
  404de8:	stur	w8, [x29, #-60]
  404dec:	ldur	w8, [x29, #-60]
  404df0:	ldur	w9, [x29, #-20]
  404df4:	cmp	w8, w9
  404df8:	b.gt	404e30 <ferror@plt+0x30e0>
  404dfc:	ldur	x8, [x29, #-16]
  404e00:	ldursw	x9, [x29, #-60]
  404e04:	ldr	w10, [x8, x9, lsl #2]
  404e08:	ldr	x8, [sp, #56]
  404e0c:	ldursw	x9, [x29, #-60]
  404e10:	ldr	w11, [x8, x9, lsl #2]
  404e14:	cmp	w10, w11
  404e18:	b.eq	404e20 <ferror@plt+0x30d0>  // b.none
  404e1c:	b	404e30 <ferror@plt+0x30e0>
  404e20:	ldur	w8, [x29, #-60]
  404e24:	add	w8, w8, #0x1
  404e28:	stur	w8, [x29, #-60]
  404e2c:	b	404dec <ferror@plt+0x309c>
  404e30:	ldur	w8, [x29, #-60]
  404e34:	ldur	w9, [x29, #-20]
  404e38:	cmp	w8, w9
  404e3c:	b.le	404e68 <ferror@plt+0x3118>
  404e40:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  404e44:	add	x8, x8, #0x9f8
  404e48:	ldr	w9, [x8]
  404e4c:	add	w9, w9, #0x1
  404e50:	str	w9, [x8]
  404e54:	ldur	w9, [x29, #-56]
  404e58:	ldur	x8, [x29, #-48]
  404e5c:	str	w9, [x8]
  404e60:	stur	wzr, [x29, #-4]
  404e64:	b	4051f0 <ferror@plt+0x34a0>
  404e68:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  404e6c:	add	x8, x8, #0x168
  404e70:	ldr	w9, [x8]
  404e74:	add	w9, w9, #0x1
  404e78:	str	w9, [x8]
  404e7c:	b	404e94 <ferror@plt+0x3144>
  404e80:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  404e84:	add	x8, x8, #0xaac
  404e88:	ldr	w9, [x8]
  404e8c:	add	w9, w9, #0x1
  404e90:	str	w9, [x8]
  404e94:	ldur	w8, [x29, #-56]
  404e98:	add	w8, w8, #0x1
  404e9c:	stur	w8, [x29, #-56]
  404ea0:	b	404d48 <ferror@plt+0x2ff8>
  404ea4:	ldr	x8, [sp, #48]
  404ea8:	ldr	w9, [x8]
  404eac:	add	w9, w9, #0x1
  404eb0:	str	w9, [x8]
  404eb4:	adrp	x10, 468000 <stdin@@GLIBC_2.17+0x52f0>
  404eb8:	add	x10, x10, #0xab0
  404ebc:	ldr	w11, [x10]
  404ec0:	cmp	w9, w11
  404ec4:	b.lt	404ecc <ferror@plt+0x317c>  // b.tstop
  404ec8:	bl	403c94 <ferror@plt+0x1f44>
  404ecc:	ldr	x8, [sp, #48]
  404ed0:	ldr	w9, [x8]
  404ed4:	str	w9, [sp, #64]
  404ed8:	ldur	w9, [x29, #-20]
  404edc:	add	w0, w9, #0x1
  404ee0:	mov	x1, #0x4                   	// #4
  404ee4:	bl	41018c <ferror@plt+0xe43c>
  404ee8:	ldr	x8, [sp, #40]
  404eec:	ldr	x10, [x8]
  404ef0:	ldrsw	x11, [sp, #64]
  404ef4:	mov	x12, #0x8                   	// #8
  404ef8:	mul	x11, x12, x11
  404efc:	add	x10, x10, x11
  404f00:	str	x0, [x10]
  404f04:	ldur	w9, [x29, #-52]
  404f08:	cbnz	w9, 404f24 <ferror@plt+0x31d4>
  404f0c:	ldur	x8, [x29, #-16]
  404f10:	add	x0, x8, #0x4
  404f14:	ldursw	x1, [x29, #-20]
  404f18:	mov	x2, #0x4                   	// #4
  404f1c:	ldr	x3, [sp, #32]
  404f20:	bl	401950 <qsort@plt>
  404f24:	mov	w8, #0x1                   	// #1
  404f28:	stur	w8, [x29, #-56]
  404f2c:	ldur	w8, [x29, #-56]
  404f30:	ldur	w9, [x29, #-20]
  404f34:	cmp	w8, w9
  404f38:	b.gt	404f7c <ferror@plt+0x322c>
  404f3c:	ldur	x8, [x29, #-16]
  404f40:	ldursw	x9, [x29, #-56]
  404f44:	ldr	w10, [x8, x9, lsl #2]
  404f48:	ldr	x8, [sp, #40]
  404f4c:	ldr	x9, [x8]
  404f50:	ldrsw	x11, [sp, #64]
  404f54:	mov	x12, #0x8                   	// #8
  404f58:	mul	x11, x12, x11
  404f5c:	add	x9, x9, x11
  404f60:	ldr	x9, [x9]
  404f64:	ldursw	x11, [x29, #-56]
  404f68:	str	w10, [x9, x11, lsl #2]
  404f6c:	ldur	w8, [x29, #-56]
  404f70:	add	w8, w8, #0x1
  404f74:	stur	w8, [x29, #-56]
  404f78:	b	404f2c <ferror@plt+0x31dc>
  404f7c:	ldur	w8, [x29, #-20]
  404f80:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  404f84:	add	x9, x9, #0x9c0
  404f88:	ldr	x9, [x9]
  404f8c:	ldrsw	x10, [sp, #64]
  404f90:	str	w8, [x9, x10, lsl #2]
  404f94:	ldur	w8, [x29, #-40]
  404f98:	adrp	x9, 466000 <stdin@@GLIBC_2.17+0x32f0>
  404f9c:	add	x9, x9, #0xa80
  404fa0:	ldr	x9, [x9]
  404fa4:	ldrsw	x10, [sp, #64]
  404fa8:	str	w8, [x9, x10, lsl #2]
  404fac:	ldur	w8, [x29, #-36]
  404fb0:	cbnz	w8, 405020 <ferror@plt+0x32d0>
  404fb4:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  404fb8:	add	x8, x8, #0xb20
  404fbc:	ldr	w9, [x8]
  404fc0:	cbz	w9, 404fe8 <ferror@plt+0x3298>
  404fc4:	ldr	x8, [sp, #16]
  404fc8:	ldr	x9, [x8]
  404fcc:	ldrsw	x10, [sp, #64]
  404fd0:	mov	x11, #0x8                   	// #8
  404fd4:	mul	x10, x11, x10
  404fd8:	add	x9, x9, x10
  404fdc:	mov	x10, xzr
  404fe0:	str	x10, [x9]
  404fe4:	b	405004 <ferror@plt+0x32b4>
  404fe8:	ldr	x8, [sp, #16]
  404fec:	ldr	x9, [x8]
  404ff0:	ldrsw	x10, [sp, #64]
  404ff4:	mov	x11, #0x8                   	// #8
  404ff8:	mul	x10, x11, x10
  404ffc:	mov	w12, wzr
  405000:	str	w12, [x9, x10]
  405004:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  405008:	add	x8, x8, #0xac8
  40500c:	ldr	x8, [x8]
  405010:	ldrsw	x9, [sp, #64]
  405014:	mov	w10, wzr
  405018:	str	w10, [x8, x9, lsl #2]
  40501c:	b	4051dc <ferror@plt+0x348c>
  405020:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  405024:	add	x8, x8, #0xb20
  405028:	ldr	w9, [x8]
  40502c:	cbz	w9, 405134 <ferror@plt+0x33e4>
  405030:	ldur	x8, [x29, #-32]
  405034:	add	x0, x8, #0x4
  405038:	ldursw	x1, [x29, #-36]
  40503c:	mov	x8, #0x4                   	// #4
  405040:	mov	x2, x8
  405044:	ldr	x3, [sp, #32]
  405048:	str	x8, [sp, #8]
  40504c:	bl	401950 <qsort@plt>
  405050:	ldur	w9, [x29, #-36]
  405054:	mov	w10, #0x1                   	// #1
  405058:	add	w0, w9, #0x1
  40505c:	ldr	x1, [sp, #8]
  405060:	str	w10, [sp, #4]
  405064:	bl	41018c <ferror@plt+0xe43c>
  405068:	ldr	x8, [sp, #16]
  40506c:	ldr	x11, [x8]
  405070:	ldrsw	x12, [sp, #64]
  405074:	mov	x13, #0x8                   	// #8
  405078:	mul	x12, x13, x12
  40507c:	add	x11, x11, x12
  405080:	str	x0, [x11]
  405084:	ldr	w9, [sp, #4]
  405088:	stur	w9, [x29, #-56]
  40508c:	ldur	w8, [x29, #-56]
  405090:	ldur	w9, [x29, #-36]
  405094:	cmp	w8, w9
  405098:	b.gt	405118 <ferror@plt+0x33c8>
  40509c:	ldur	x8, [x29, #-32]
  4050a0:	ldursw	x9, [x29, #-56]
  4050a4:	ldr	w10, [x8, x9, lsl #2]
  4050a8:	ldr	x8, [sp, #16]
  4050ac:	ldr	x9, [x8]
  4050b0:	ldrsw	x11, [sp, #64]
  4050b4:	mov	x12, #0x8                   	// #8
  4050b8:	mul	x11, x12, x11
  4050bc:	add	x9, x9, x11
  4050c0:	ldr	x9, [x9]
  4050c4:	ldursw	x11, [x29, #-56]
  4050c8:	str	w10, [x9, x11, lsl #2]
  4050cc:	ldur	x9, [x29, #-32]
  4050d0:	ldursw	x11, [x29, #-56]
  4050d4:	ldr	w10, [x9, x11, lsl #2]
  4050d8:	ldr	x9, [sp, #24]
  4050dc:	ldr	w13, [x9]
  4050e0:	cmp	w10, w13
  4050e4:	b.gt	405108 <ferror@plt+0x33b8>
  4050e8:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  4050ec:	add	x8, x8, #0xc60
  4050f0:	ldr	x8, [x8]
  4050f4:	ldur	x9, [x29, #-32]
  4050f8:	ldursw	x10, [x29, #-56]
  4050fc:	ldrsw	x9, [x9, x10, lsl #2]
  405100:	mov	w11, #0x1                   	// #1
  405104:	str	w11, [x8, x9, lsl #2]
  405108:	ldur	w8, [x29, #-56]
  40510c:	add	w8, w8, #0x1
  405110:	stur	w8, [x29, #-56]
  405114:	b	40508c <ferror@plt+0x333c>
  405118:	ldur	w8, [x29, #-36]
  40511c:	adrp	x9, 466000 <stdin@@GLIBC_2.17+0x32f0>
  405120:	add	x9, x9, #0xac8
  405124:	ldr	x9, [x9]
  405128:	ldrsw	x10, [sp, #64]
  40512c:	str	w8, [x9, x10, lsl #2]
  405130:	b	4051dc <ferror@plt+0x348c>
  405134:	ldr	x8, [sp, #24]
  405138:	ldr	w9, [x8]
  40513c:	mov	w10, #0x1                   	// #1
  405140:	add	w9, w9, #0x1
  405144:	stur	w9, [x29, #-60]
  405148:	stur	w10, [x29, #-56]
  40514c:	ldur	w8, [x29, #-56]
  405150:	ldur	w9, [x29, #-36]
  405154:	cmp	w8, w9
  405158:	b.gt	405194 <ferror@plt+0x3444>
  40515c:	ldur	x8, [x29, #-32]
  405160:	ldursw	x9, [x29, #-56]
  405164:	ldr	w10, [x8, x9, lsl #2]
  405168:	ldur	w11, [x29, #-60]
  40516c:	cmp	w10, w11
  405170:	b.ge	405184 <ferror@plt+0x3434>  // b.tcont
  405174:	ldur	x8, [x29, #-32]
  405178:	ldursw	x9, [x29, #-56]
  40517c:	ldr	w10, [x8, x9, lsl #2]
  405180:	stur	w10, [x29, #-60]
  405184:	ldur	w8, [x29, #-56]
  405188:	add	w8, w8, #0x1
  40518c:	stur	w8, [x29, #-56]
  405190:	b	40514c <ferror@plt+0x33fc>
  405194:	ldur	w8, [x29, #-60]
  405198:	ldr	x9, [sp, #16]
  40519c:	ldr	x10, [x9]
  4051a0:	ldrsw	x11, [sp, #64]
  4051a4:	mov	x12, #0x8                   	// #8
  4051a8:	mul	x11, x12, x11
  4051ac:	str	w8, [x10, x11]
  4051b0:	ldur	w8, [x29, #-60]
  4051b4:	ldr	x10, [sp, #24]
  4051b8:	ldr	w13, [x10]
  4051bc:	cmp	w8, w13
  4051c0:	b.gt	4051dc <ferror@plt+0x348c>
  4051c4:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  4051c8:	add	x8, x8, #0xc60
  4051cc:	ldr	x8, [x8]
  4051d0:	ldursw	x9, [x29, #-60]
  4051d4:	mov	w10, #0x1                   	// #1
  4051d8:	str	w10, [x8, x9, lsl #2]
  4051dc:	ldr	w8, [sp, #64]
  4051e0:	ldur	x9, [x29, #-48]
  4051e4:	str	w8, [x9]
  4051e8:	mov	w8, #0x1                   	// #1
  4051ec:	stur	w8, [x29, #-4]
  4051f0:	ldur	w0, [x29, #-4]
  4051f4:	ldp	x29, x30, [sp, #128]
  4051f8:	add	sp, sp, #0x90
  4051fc:	ret
  405200:	stp	x29, x30, [sp, #-32]!
  405204:	str	x28, [sp, #16]
  405208:	mov	x29, sp
  40520c:	sub	sp, sp, #0x460
  405210:	mov	w8, #0x1                   	// #1
  405214:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  405218:	add	x9, x9, #0x9e0
  40521c:	adrp	x10, 466000 <stdin@@GLIBC_2.17+0x32f0>
  405220:	add	x10, x10, #0xc28
  405224:	adrp	x11, 466000 <stdin@@GLIBC_2.17+0x32f0>
  405228:	add	x11, x11, #0xc30
  40522c:	stur	x0, [x29, #-8]
  405230:	stur	w1, [x29, #-12]
  405234:	stur	x2, [x29, #-24]
  405238:	stur	x3, [x29, #-32]
  40523c:	stur	w8, [x29, #-40]
  405240:	str	x9, [sp, #16]
  405244:	str	x10, [sp, #8]
  405248:	str	x11, [sp]
  40524c:	ldur	w8, [x29, #-40]
  405250:	ldr	x9, [sp, #16]
  405254:	ldr	w10, [x9]
  405258:	cmp	w8, w10
  40525c:	b.gt	405298 <ferror@plt+0x3548>
  405260:	ldur	w8, [x29, #-40]
  405264:	subs	w8, w8, #0x1
  405268:	ldur	x9, [x29, #-32]
  40526c:	ldursw	x10, [x29, #-40]
  405270:	str	w8, [x9, x10, lsl #2]
  405274:	ldur	w8, [x29, #-40]
  405278:	add	w8, w8, #0x1
  40527c:	ldursw	x9, [x29, #-40]
  405280:	add	x10, sp, #0x28
  405284:	str	w8, [x10, x9, lsl #2]
  405288:	ldur	w8, [x29, #-40]
  40528c:	add	w8, w8, #0x1
  405290:	stur	w8, [x29, #-40]
  405294:	b	40524c <ferror@plt+0x34fc>
  405298:	ldur	x8, [x29, #-32]
  40529c:	mov	w9, wzr
  4052a0:	str	wzr, [x8, #4]
  4052a4:	ldr	x8, [sp, #16]
  4052a8:	ldrsw	x10, [x8]
  4052ac:	add	x11, sp, #0x28
  4052b0:	str	w9, [x11, x10, lsl #2]
  4052b4:	mov	w9, #0x1                   	// #1
  4052b8:	stur	w9, [x29, #-40]
  4052bc:	ldur	w8, [x29, #-40]
  4052c0:	ldur	w9, [x29, #-12]
  4052c4:	cmp	w8, w9
  4052c8:	b.gt	405564 <ferror@plt+0x3814>
  4052cc:	ldur	x8, [x29, #-8]
  4052d0:	ldursw	x9, [x29, #-40]
  4052d4:	ldr	w10, [x8, x9, lsl #2]
  4052d8:	stur	w10, [x29, #-52]
  4052dc:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  4052e0:	add	x8, x8, #0x2b8
  4052e4:	ldr	x8, [x8]
  4052e8:	ldursw	x9, [x29, #-52]
  4052ec:	ldr	w10, [x8, x9, lsl #2]
  4052f0:	stur	w10, [x29, #-36]
  4052f4:	ldur	w10, [x29, #-36]
  4052f8:	cmp	w10, #0x101
  4052fc:	b.eq	405554 <ferror@plt+0x3804>  // b.none
  405300:	ldur	w8, [x29, #-36]
  405304:	adrp	x9, 466000 <stdin@@GLIBC_2.17+0x32f0>
  405308:	add	x9, x9, #0xc34
  40530c:	ldr	w10, [x9]
  405310:	mov	w11, wzr
  405314:	subs	w10, w11, w10
  405318:	cmp	w8, w10
  40531c:	b.lt	405338 <ferror@plt+0x35e8>  // b.tstop
  405320:	ldur	w8, [x29, #-36]
  405324:	adrp	x9, 466000 <stdin@@GLIBC_2.17+0x32f0>
  405328:	add	x9, x9, #0xc20
  40532c:	ldr	w10, [x9]
  405330:	cmp	w8, w10
  405334:	b.lt	405348 <ferror@plt+0x35f8>  // b.tstop
  405338:	adrp	x0, 427000 <ferror@plt+0x252b0>
  40533c:	add	x0, x0, #0xb4c
  405340:	bl	401d10 <gettext@plt>
  405344:	bl	4101e0 <ferror@plt+0xe490>
  405348:	ldur	w8, [x29, #-36]
  40534c:	cmp	w8, #0x0
  405350:	cset	w8, lt  // lt = tstop
  405354:	tbnz	w8, #0, 405390 <ferror@plt+0x3640>
  405358:	ldursw	x8, [x29, #-36]
  40535c:	adrp	x9, 469000 <stdin@@GLIBC_2.17+0x62f0>
  405360:	add	x9, x9, #0xad0
  405364:	ldr	w10, [x9, x8, lsl #2]
  405368:	str	w10, [sp, #24]
  40536c:	ldr	w0, [sp, #24]
  405370:	ldur	x2, [x29, #-32]
  405374:	add	x1, sp, #0x28
  405378:	bl	405ca8 <ferror@plt+0x3f58>
  40537c:	ldur	x8, [x29, #-24]
  405380:	ldrsw	x9, [sp, #24]
  405384:	mov	w10, #0x1                   	// #1
  405388:	str	w10, [x8, x9, lsl #2]
  40538c:	b	405554 <ferror@plt+0x3804>
  405390:	ldur	w8, [x29, #-36]
  405394:	mov	w9, wzr
  405398:	subs	w8, w9, w8
  40539c:	stur	w8, [x29, #-36]
  4053a0:	adrp	x10, 468000 <stdin@@GLIBC_2.17+0x52f0>
  4053a4:	add	x10, x10, #0x288
  4053a8:	ldr	x10, [x10]
  4053ac:	ldursw	x11, [x29, #-36]
  4053b0:	ldr	w8, [x10, x11, lsl #2]
  4053b4:	str	w8, [sp, #36]
  4053b8:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x12f0>
  4053bc:	add	x10, x10, #0x9d0
  4053c0:	ldr	x10, [x10]
  4053c4:	ldursw	x11, [x29, #-36]
  4053c8:	ldr	w8, [x10, x11, lsl #2]
  4053cc:	str	w8, [sp, #32]
  4053d0:	ldr	x10, [sp, #8]
  4053d4:	ldr	x11, [x10]
  4053d8:	ldrsw	x12, [sp, #32]
  4053dc:	add	x0, x11, x12
  4053e0:	ldr	w1, [sp, #36]
  4053e4:	ldur	x3, [x29, #-32]
  4053e8:	ldr	x11, [sp, #16]
  4053ec:	ldr	w4, [x11]
  4053f0:	ldr	x12, [sp]
  4053f4:	ldr	w5, [x12]
  4053f8:	add	x2, sp, #0x28
  4053fc:	bl	405a04 <ferror@plt+0x3cb4>
  405400:	adrp	x10, 466000 <stdin@@GLIBC_2.17+0x32f0>
  405404:	add	x10, x10, #0xab0
  405408:	ldr	x10, [x10]
  40540c:	ldursw	x11, [x29, #-36]
  405410:	ldr	w8, [x10, x11, lsl #2]
  405414:	cbz	w8, 4054f0 <ferror@plt+0x37a0>
  405418:	stur	wzr, [x29, #-44]
  40541c:	stur	wzr, [x29, #-48]
  405420:	ldur	w8, [x29, #-48]
  405424:	ldr	w9, [sp, #36]
  405428:	cmp	w8, w9
  40542c:	b.ge	4054ac <ferror@plt+0x375c>  // b.tcont
  405430:	ldr	x8, [sp, #8]
  405434:	ldr	x9, [x8]
  405438:	ldr	w10, [sp, #32]
  40543c:	ldur	w11, [x29, #-48]
  405440:	add	w10, w10, w11
  405444:	ldrb	w10, [x9, w10, sxtw]
  405448:	str	w10, [sp, #28]
  40544c:	ldr	w10, [sp, #28]
  405450:	cbnz	w10, 405460 <ferror@plt+0x3710>
  405454:	ldr	x8, [sp]
  405458:	ldr	w9, [x8]
  40545c:	str	w9, [sp, #28]
  405460:	ldur	w8, [x29, #-44]
  405464:	add	w8, w8, #0x1
  405468:	stur	w8, [x29, #-44]
  40546c:	ldur	w8, [x29, #-44]
  405470:	ldr	w9, [sp, #28]
  405474:	cmp	w8, w9
  405478:	b.ge	40549c <ferror@plt+0x374c>  // b.tcont
  40547c:	ldur	x8, [x29, #-24]
  405480:	ldursw	x9, [x29, #-44]
  405484:	mov	w10, #0x1                   	// #1
  405488:	str	w10, [x8, x9, lsl #2]
  40548c:	ldur	w8, [x29, #-44]
  405490:	add	w8, w8, #0x1
  405494:	stur	w8, [x29, #-44]
  405498:	b	40546c <ferror@plt+0x371c>
  40549c:	ldur	w8, [x29, #-48]
  4054a0:	add	w8, w8, #0x1
  4054a4:	stur	w8, [x29, #-48]
  4054a8:	b	405420 <ferror@plt+0x36d0>
  4054ac:	ldur	w8, [x29, #-44]
  4054b0:	add	w8, w8, #0x1
  4054b4:	stur	w8, [x29, #-44]
  4054b8:	ldur	w8, [x29, #-44]
  4054bc:	ldr	x9, [sp, #16]
  4054c0:	ldr	w10, [x9]
  4054c4:	cmp	w8, w10
  4054c8:	b.gt	4054ec <ferror@plt+0x379c>
  4054cc:	ldur	x8, [x29, #-24]
  4054d0:	ldursw	x9, [x29, #-44]
  4054d4:	mov	w10, #0x1                   	// #1
  4054d8:	str	w10, [x8, x9, lsl #2]
  4054dc:	ldur	w8, [x29, #-44]
  4054e0:	add	w8, w8, #0x1
  4054e4:	stur	w8, [x29, #-44]
  4054e8:	b	4054b8 <ferror@plt+0x3768>
  4054ec:	b	405554 <ferror@plt+0x3804>
  4054f0:	stur	wzr, [x29, #-48]
  4054f4:	ldur	w8, [x29, #-48]
  4054f8:	ldr	w9, [sp, #36]
  4054fc:	cmp	w8, w9
  405500:	b.ge	405554 <ferror@plt+0x3804>  // b.tcont
  405504:	ldr	x8, [sp, #8]
  405508:	ldr	x9, [x8]
  40550c:	ldr	w10, [sp, #32]
  405510:	ldur	w11, [x29, #-48]
  405514:	add	w10, w10, w11
  405518:	ldrb	w10, [x9, w10, sxtw]
  40551c:	str	w10, [sp, #28]
  405520:	ldr	w10, [sp, #28]
  405524:	cbnz	w10, 405534 <ferror@plt+0x37e4>
  405528:	ldr	x8, [sp]
  40552c:	ldr	w9, [x8]
  405530:	str	w9, [sp, #28]
  405534:	ldur	x8, [x29, #-24]
  405538:	ldrsw	x9, [sp, #28]
  40553c:	mov	w10, #0x1                   	// #1
  405540:	str	w10, [x8, x9, lsl #2]
  405544:	ldur	w8, [x29, #-48]
  405548:	add	w8, w8, #0x1
  40554c:	stur	w8, [x29, #-48]
  405550:	b	4054f4 <ferror@plt+0x37a4>
  405554:	ldur	w8, [x29, #-40]
  405558:	add	w8, w8, #0x1
  40555c:	stur	w8, [x29, #-40]
  405560:	b	4052bc <ferror@plt+0x356c>
  405564:	add	sp, sp, #0x460
  405568:	ldr	x28, [sp, #16]
  40556c:	ldp	x29, x30, [sp], #32
  405570:	ret
  405574:	sub	sp, sp, #0x50
  405578:	mov	w8, #0x1                   	// #1
  40557c:	adrp	x9, 469000 <stdin@@GLIBC_2.17+0x62f0>
  405580:	add	x9, x9, #0xad0
  405584:	str	x0, [sp, #72]
  405588:	str	w1, [sp, #68]
  40558c:	str	w2, [sp, #64]
  405590:	str	x3, [sp, #56]
  405594:	str	wzr, [sp, #24]
  405598:	str	w8, [sp, #40]
  40559c:	str	x9, [sp, #8]
  4055a0:	ldr	w8, [sp, #40]
  4055a4:	ldr	w9, [sp, #68]
  4055a8:	cmp	w8, w9
  4055ac:	b.gt	405824 <ferror@plt+0x3ad4>
  4055b0:	ldr	x8, [sp, #72]
  4055b4:	ldrsw	x9, [sp, #40]
  4055b8:	ldr	w10, [x8, x9, lsl #2]
  4055bc:	str	w10, [sp, #52]
  4055c0:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  4055c4:	add	x8, x8, #0x2b8
  4055c8:	ldr	x8, [x8]
  4055cc:	ldrsw	x9, [sp, #52]
  4055d0:	ldr	w10, [x8, x9, lsl #2]
  4055d4:	str	w10, [sp, #44]
  4055d8:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  4055dc:	add	x8, x8, #0xc50
  4055e0:	ldr	x8, [x8]
  4055e4:	ldrsw	x9, [sp, #52]
  4055e8:	ldr	w10, [x8, x9, lsl #2]
  4055ec:	str	w10, [sp, #48]
  4055f0:	ldr	w10, [sp, #44]
  4055f4:	cmp	w10, #0x0
  4055f8:	cset	w10, ge  // ge = tcont
  4055fc:	tbnz	w10, #0, 405798 <ferror@plt+0x3a48>
  405600:	ldr	w8, [sp, #44]
  405604:	mov	w9, wzr
  405608:	subs	w8, w9, w8
  40560c:	str	w8, [sp, #44]
  405610:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x12f0>
  405614:	add	x10, x10, #0x9d0
  405618:	ldr	x10, [x10]
  40561c:	ldrsw	x11, [sp, #44]
  405620:	ldr	w8, [x10, x11, lsl #2]
  405624:	str	w8, [sp, #20]
  405628:	adrp	x10, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40562c:	add	x10, x10, #0x288
  405630:	ldr	x10, [x10]
  405634:	ldrsw	x11, [sp, #44]
  405638:	ldr	w8, [x10, x11, lsl #2]
  40563c:	str	w8, [sp, #32]
  405640:	adrp	x10, 466000 <stdin@@GLIBC_2.17+0x32f0>
  405644:	add	x10, x10, #0xab0
  405648:	ldr	x10, [x10]
  40564c:	ldrsw	x11, [sp, #44]
  405650:	ldr	w8, [x10, x11, lsl #2]
  405654:	cbz	w8, 4056f8 <ferror@plt+0x39a8>
  405658:	str	wzr, [sp, #36]
  40565c:	ldr	w8, [sp, #36]
  405660:	ldr	w9, [sp, #32]
  405664:	cmp	w8, w9
  405668:	b.ge	4056dc <ferror@plt+0x398c>  // b.tcont
  40566c:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  405670:	add	x8, x8, #0xc28
  405674:	ldr	x8, [x8]
  405678:	ldr	w9, [sp, #20]
  40567c:	ldr	w10, [sp, #36]
  405680:	add	w9, w9, w10
  405684:	ldrb	w9, [x8, w9, sxtw]
  405688:	str	w9, [sp, #28]
  40568c:	ldr	w9, [sp, #28]
  405690:	cbnz	w9, 4056a4 <ferror@plt+0x3954>
  405694:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  405698:	add	x8, x8, #0xc30
  40569c:	ldr	w9, [x8]
  4056a0:	str	w9, [sp, #28]
  4056a4:	ldr	w8, [sp, #28]
  4056a8:	ldr	w9, [sp, #64]
  4056ac:	cmp	w8, w9
  4056b0:	b.le	4056b8 <ferror@plt+0x3968>
  4056b4:	b	4056dc <ferror@plt+0x398c>
  4056b8:	ldr	w8, [sp, #28]
  4056bc:	ldr	w9, [sp, #64]
  4056c0:	cmp	w8, w9
  4056c4:	b.ne	4056cc <ferror@plt+0x397c>  // b.any
  4056c8:	b	405814 <ferror@plt+0x3ac4>
  4056cc:	ldr	w8, [sp, #36]
  4056d0:	add	w8, w8, #0x1
  4056d4:	str	w8, [sp, #36]
  4056d8:	b	40565c <ferror@plt+0x390c>
  4056dc:	ldr	w8, [sp, #48]
  4056e0:	ldr	x9, [sp, #56]
  4056e4:	ldr	w10, [sp, #24]
  4056e8:	add	w10, w10, #0x1
  4056ec:	str	w10, [sp, #24]
  4056f0:	str	w8, [x9, w10, sxtw #2]
  4056f4:	b	405794 <ferror@plt+0x3a44>
  4056f8:	str	wzr, [sp, #36]
  4056fc:	ldr	w8, [sp, #36]
  405700:	ldr	w9, [sp, #32]
  405704:	cmp	w8, w9
  405708:	b.ge	405794 <ferror@plt+0x3a44>  // b.tcont
  40570c:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  405710:	add	x8, x8, #0xc28
  405714:	ldr	x8, [x8]
  405718:	ldr	w9, [sp, #20]
  40571c:	ldr	w10, [sp, #36]
  405720:	add	w9, w9, w10
  405724:	ldrb	w9, [x8, w9, sxtw]
  405728:	str	w9, [sp, #28]
  40572c:	ldr	w9, [sp, #28]
  405730:	cbnz	w9, 405744 <ferror@plt+0x39f4>
  405734:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  405738:	add	x8, x8, #0xc30
  40573c:	ldr	w9, [x8]
  405740:	str	w9, [sp, #28]
  405744:	ldr	w8, [sp, #28]
  405748:	ldr	w9, [sp, #64]
  40574c:	cmp	w8, w9
  405750:	b.le	405758 <ferror@plt+0x3a08>
  405754:	b	405794 <ferror@plt+0x3a44>
  405758:	ldr	w8, [sp, #28]
  40575c:	ldr	w9, [sp, #64]
  405760:	cmp	w8, w9
  405764:	b.ne	405784 <ferror@plt+0x3a34>  // b.any
  405768:	ldr	w8, [sp, #48]
  40576c:	ldr	x9, [sp, #56]
  405770:	ldr	w10, [sp, #24]
  405774:	add	w10, w10, #0x1
  405778:	str	w10, [sp, #24]
  40577c:	str	w8, [x9, w10, sxtw #2]
  405780:	b	405794 <ferror@plt+0x3a44>
  405784:	ldr	w8, [sp, #36]
  405788:	add	w8, w8, #0x1
  40578c:	str	w8, [sp, #36]
  405790:	b	4056fc <ferror@plt+0x39ac>
  405794:	b	405814 <ferror@plt+0x3ac4>
  405798:	ldr	w8, [sp, #44]
  40579c:	cmp	w8, #0x101
  4057a0:	b.ne	4057a8 <ferror@plt+0x3a58>  // b.any
  4057a4:	b	405814 <ferror@plt+0x3ac4>
  4057a8:	ldrsw	x8, [sp, #44]
  4057ac:	ldr	x9, [sp, #8]
  4057b0:	ldr	w10, [x9, x8, lsl #2]
  4057b4:	cmp	w10, #0x0
  4057b8:	cset	w10, ge  // ge = tcont
  4057bc:	tbnz	w10, #0, 4057dc <ferror@plt+0x3a8c>
  4057c0:	ldrsw	x8, [sp, #44]
  4057c4:	ldr	x9, [sp, #8]
  4057c8:	ldr	w10, [x9, x8, lsl #2]
  4057cc:	mov	w11, wzr
  4057d0:	subs	w10, w11, w10
  4057d4:	str	w10, [sp, #4]
  4057d8:	b	4057ec <ferror@plt+0x3a9c>
  4057dc:	ldrsw	x8, [sp, #44]
  4057e0:	ldr	x9, [sp, #8]
  4057e4:	ldr	w10, [x9, x8, lsl #2]
  4057e8:	str	w10, [sp, #4]
  4057ec:	ldr	w8, [sp, #4]
  4057f0:	ldr	w9, [sp, #64]
  4057f4:	cmp	w8, w9
  4057f8:	b.ne	405814 <ferror@plt+0x3ac4>  // b.any
  4057fc:	ldr	w8, [sp, #48]
  405800:	ldr	x9, [sp, #56]
  405804:	ldr	w10, [sp, #24]
  405808:	add	w10, w10, #0x1
  40580c:	str	w10, [sp, #24]
  405810:	str	w8, [x9, w10, sxtw #2]
  405814:	ldr	w8, [sp, #40]
  405818:	add	w8, w8, #0x1
  40581c:	str	w8, [sp, #40]
  405820:	b	4055a0 <ferror@plt+0x3850>
  405824:	ldr	w0, [sp, #24]
  405828:	add	sp, sp, #0x50
  40582c:	ret
  405830:	sub	sp, sp, #0x20
  405834:	mov	w8, #0x1                   	// #1
  405838:	str	w8, [sp, #28]
  40583c:	ldr	w8, [sp, #28]
  405840:	adrp	x9, 466000 <stdin@@GLIBC_2.17+0x32f0>
  405844:	add	x9, x9, #0xc34
  405848:	ldr	w10, [x9]
  40584c:	cmp	w8, w10
  405850:	b.gt	405948 <ferror@plt+0x3bf8>
  405854:	str	wzr, [sp, #20]
  405858:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40585c:	add	x8, x8, #0x9d0
  405860:	ldr	x8, [x8]
  405864:	ldrsw	x9, [sp, #28]
  405868:	ldr	w10, [x8, x9, lsl #2]
  40586c:	str	w10, [sp, #16]
  405870:	str	wzr, [sp, #12]
  405874:	ldr	w8, [sp, #12]
  405878:	adrp	x9, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40587c:	add	x9, x9, #0x288
  405880:	ldr	x9, [x9]
  405884:	ldrsw	x10, [sp, #28]
  405888:	ldr	w11, [x9, x10, lsl #2]
  40588c:	cmp	w8, w11
  405890:	b.ge	405920 <ferror@plt+0x3bd0>  // b.tcont
  405894:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  405898:	add	x8, x8, #0xc28
  40589c:	ldr	x8, [x8]
  4058a0:	ldr	w9, [sp, #16]
  4058a4:	ldr	w10, [sp, #12]
  4058a8:	add	w9, w9, w10
  4058ac:	ldrb	w9, [x8, w9, sxtw]
  4058b0:	str	w9, [sp, #24]
  4058b4:	ldrsw	x8, [sp, #24]
  4058b8:	adrp	x11, 469000 <stdin@@GLIBC_2.17+0x62f0>
  4058bc:	add	x11, x11, #0xad0
  4058c0:	ldr	w9, [x11, x8, lsl #2]
  4058c4:	str	w9, [sp, #8]
  4058c8:	ldr	w9, [sp, #8]
  4058cc:	cmp	w9, #0x0
  4058d0:	cset	w9, le
  4058d4:	tbnz	w9, #0, 405910 <ferror@plt+0x3bc0>
  4058d8:	ldr	w8, [sp, #8]
  4058dc:	adrp	x9, 466000 <stdin@@GLIBC_2.17+0x32f0>
  4058e0:	add	x9, x9, #0xc28
  4058e4:	ldr	x9, [x9]
  4058e8:	ldr	w10, [sp, #16]
  4058ec:	ldr	w11, [sp, #20]
  4058f0:	add	w10, w10, w11
  4058f4:	mov	w0, w10
  4058f8:	sxtw	x12, w0
  4058fc:	add	x9, x9, x12
  405900:	strb	w8, [x9]
  405904:	ldr	w8, [sp, #20]
  405908:	add	w8, w8, #0x1
  40590c:	str	w8, [sp, #20]
  405910:	ldr	w8, [sp, #12]
  405914:	add	w8, w8, #0x1
  405918:	str	w8, [sp, #12]
  40591c:	b	405874 <ferror@plt+0x3b24>
  405920:	ldr	w8, [sp, #20]
  405924:	adrp	x9, 468000 <stdin@@GLIBC_2.17+0x52f0>
  405928:	add	x9, x9, #0x288
  40592c:	ldr	x9, [x9]
  405930:	ldrsw	x10, [sp, #28]
  405934:	str	w8, [x9, x10, lsl #2]
  405938:	ldr	w8, [sp, #28]
  40593c:	add	w8, w8, #0x1
  405940:	str	w8, [sp, #28]
  405944:	b	40583c <ferror@plt+0x3aec>
  405948:	add	sp, sp, #0x20
  40594c:	ret
  405950:	sub	sp, sp, #0x20
  405954:	mov	w8, #0x1                   	// #1
  405958:	str	x0, [sp, #24]
  40595c:	str	x1, [sp, #16]
  405960:	str	w2, [sp, #12]
  405964:	str	wzr, [sp]
  405968:	str	w8, [sp, #8]
  40596c:	ldr	w8, [sp, #8]
  405970:	ldr	w9, [sp, #12]
  405974:	cmp	w8, w9
  405978:	b.gt	4059f8 <ferror@plt+0x3ca8>
  40597c:	ldr	x8, [sp, #16]
  405980:	ldrsw	x9, [sp, #8]
  405984:	ldr	w10, [x8, x9, lsl #2]
  405988:	cbnz	w10, 4059e8 <ferror@plt+0x3c98>
  40598c:	ldr	w8, [sp]
  405990:	add	w8, w8, #0x1
  405994:	str	w8, [sp]
  405998:	ldr	x9, [sp, #16]
  40599c:	ldrsw	x10, [sp, #8]
  4059a0:	str	w8, [x9, x10, lsl #2]
  4059a4:	ldr	x9, [sp, #24]
  4059a8:	ldrsw	x10, [sp, #8]
  4059ac:	ldr	w8, [x9, x10, lsl #2]
  4059b0:	str	w8, [sp, #4]
  4059b4:	ldr	w8, [sp, #4]
  4059b8:	cbz	w8, 4059e8 <ferror@plt+0x3c98>
  4059bc:	ldr	w8, [sp]
  4059c0:	mov	w9, wzr
  4059c4:	subs	w8, w9, w8
  4059c8:	ldr	x10, [sp, #16]
  4059cc:	ldrsw	x11, [sp, #4]
  4059d0:	str	w8, [x10, x11, lsl #2]
  4059d4:	ldr	x8, [sp, #24]
  4059d8:	ldrsw	x9, [sp, #4]
  4059dc:	ldr	w10, [x8, x9, lsl #2]
  4059e0:	str	w10, [sp, #4]
  4059e4:	b	4059b4 <ferror@plt+0x3c64>
  4059e8:	ldr	w8, [sp, #8]
  4059ec:	add	w8, w8, #0x1
  4059f0:	str	w8, [sp, #8]
  4059f4:	b	40596c <ferror@plt+0x3c1c>
  4059f8:	ldr	w0, [sp]
  4059fc:	add	sp, sp, #0x20
  405a00:	ret
  405a04:	sub	sp, sp, #0x60
  405a08:	adrp	x8, 462000 <ferror@plt+0x602b0>
  405a0c:	add	x8, x8, #0xd30
  405a10:	str	x0, [sp, #88]
  405a14:	str	w1, [sp, #84]
  405a18:	str	x2, [sp, #72]
  405a1c:	str	x3, [sp, #64]
  405a20:	str	w4, [sp, #60]
  405a24:	str	w5, [sp, #56]
  405a28:	str	wzr, [sp, #52]
  405a2c:	str	x8, [sp, #16]
  405a30:	ldr	w8, [sp, #52]
  405a34:	ldr	w9, [sp, #84]
  405a38:	cmp	w8, w9
  405a3c:	b.ge	405ca0 <ferror@plt+0x3f50>  // b.tcont
  405a40:	ldr	x8, [sp, #88]
  405a44:	ldrsw	x9, [sp, #52]
  405a48:	ldrb	w10, [x8, x9]
  405a4c:	str	w10, [sp, #40]
  405a50:	ldr	w10, [sp, #56]
  405a54:	cbz	w10, 405a68 <ferror@plt+0x3d18>
  405a58:	ldr	w8, [sp, #40]
  405a5c:	cbnz	w8, 405a68 <ferror@plt+0x3d18>
  405a60:	ldr	w8, [sp, #56]
  405a64:	str	w8, [sp, #40]
  405a68:	ldr	x8, [sp, #64]
  405a6c:	ldrsw	x9, [sp, #40]
  405a70:	ldr	w10, [x8, x9, lsl #2]
  405a74:	str	w10, [sp, #48]
  405a78:	ldr	w10, [sp, #40]
  405a7c:	str	w10, [sp, #44]
  405a80:	ldr	w10, [sp, #52]
  405a84:	add	w10, w10, #0x1
  405a88:	str	w10, [sp, #32]
  405a8c:	ldr	x8, [sp, #72]
  405a90:	ldrsw	x9, [sp, #40]
  405a94:	ldr	w10, [x8, x9, lsl #2]
  405a98:	str	w10, [sp, #36]
  405a9c:	ldr	w8, [sp, #36]
  405aa0:	mov	w9, #0x0                   	// #0
  405aa4:	str	w9, [sp, #12]
  405aa8:	cbz	w8, 405ac0 <ferror@plt+0x3d70>
  405aac:	ldr	w8, [sp, #36]
  405ab0:	ldr	w9, [sp, #60]
  405ab4:	cmp	w8, w9
  405ab8:	cset	w8, le
  405abc:	str	w8, [sp, #12]
  405ac0:	ldr	w8, [sp, #12]
  405ac4:	tbnz	w8, #0, 405acc <ferror@plt+0x3d7c>
  405ac8:	b	405bdc <ferror@plt+0x3e8c>
  405acc:	ldr	w8, [sp, #32]
  405ad0:	ldr	w9, [sp, #84]
  405ad4:	cmp	w8, w9
  405ad8:	b.ge	405b98 <ferror@plt+0x3e48>  // b.tcont
  405adc:	ldr	w8, [sp, #56]
  405ae0:	cbz	w8, 405b00 <ferror@plt+0x3db0>
  405ae4:	ldr	x8, [sp, #88]
  405ae8:	ldrsw	x9, [sp, #32]
  405aec:	ldrb	w10, [x8, x9]
  405af0:	cbnz	w10, 405b00 <ferror@plt+0x3db0>
  405af4:	ldr	w8, [sp, #56]
  405af8:	str	w8, [sp, #28]
  405afc:	b	405b10 <ferror@plt+0x3dc0>
  405b00:	ldr	x8, [sp, #88]
  405b04:	ldrsw	x9, [sp, #32]
  405b08:	ldrb	w10, [x8, x9]
  405b0c:	str	w10, [sp, #28]
  405b10:	ldr	w8, [sp, #28]
  405b14:	ldr	w9, [sp, #36]
  405b18:	cmp	w8, w9
  405b1c:	b.le	405b24 <ferror@plt+0x3dd4>
  405b20:	b	405b98 <ferror@plt+0x3e48>
  405b24:	ldr	w8, [sp, #28]
  405b28:	ldr	w9, [sp, #36]
  405b2c:	cmp	w8, w9
  405b30:	b.ne	405b88 <ferror@plt+0x3e38>  // b.any
  405b34:	ldrsw	x8, [sp, #32]
  405b38:	ldr	x9, [sp, #16]
  405b3c:	add	x8, x9, x8
  405b40:	ldrb	w10, [x8]
  405b44:	cbnz	w10, 405b88 <ferror@plt+0x3e38>
  405b48:	ldr	w8, [sp, #44]
  405b4c:	ldr	x9, [sp, #64]
  405b50:	ldrsw	x10, [sp, #36]
  405b54:	str	w8, [x9, x10, lsl #2]
  405b58:	ldr	w8, [sp, #36]
  405b5c:	ldr	x9, [sp, #72]
  405b60:	ldrsw	x10, [sp, #44]
  405b64:	str	w8, [x9, x10, lsl #2]
  405b68:	ldr	w8, [sp, #36]
  405b6c:	str	w8, [sp, #44]
  405b70:	ldrsw	x9, [sp, #32]
  405b74:	ldr	x10, [sp, #16]
  405b78:	add	x9, x10, x9
  405b7c:	mov	w8, #0x1                   	// #1
  405b80:	strb	w8, [x9]
  405b84:	b	405bc8 <ferror@plt+0x3e78>
  405b88:	ldr	w8, [sp, #32]
  405b8c:	add	w8, w8, #0x1
  405b90:	str	w8, [sp, #32]
  405b94:	b	405acc <ferror@plt+0x3d7c>
  405b98:	ldr	w8, [sp, #48]
  405b9c:	ldr	x9, [sp, #64]
  405ba0:	ldrsw	x10, [sp, #36]
  405ba4:	str	w8, [x9, x10, lsl #2]
  405ba8:	ldr	w8, [sp, #48]
  405bac:	cbz	w8, 405bc0 <ferror@plt+0x3e70>
  405bb0:	ldr	w8, [sp, #36]
  405bb4:	ldr	x9, [sp, #72]
  405bb8:	ldrsw	x10, [sp, #48]
  405bbc:	str	w8, [x9, x10, lsl #2]
  405bc0:	ldr	w8, [sp, #36]
  405bc4:	str	w8, [sp, #48]
  405bc8:	ldr	x8, [sp, #72]
  405bcc:	ldrsw	x9, [sp, #36]
  405bd0:	ldr	w10, [x8, x9, lsl #2]
  405bd4:	str	w10, [sp, #36]
  405bd8:	b	405a9c <ferror@plt+0x3d4c>
  405bdc:	ldr	x8, [sp, #64]
  405be0:	ldrsw	x9, [sp, #40]
  405be4:	ldr	w10, [x8, x9, lsl #2]
  405be8:	cbnz	w10, 405c04 <ferror@plt+0x3eb4>
  405bec:	ldr	w8, [sp, #48]
  405bf0:	ldr	x9, [sp, #64]
  405bf4:	ldrsw	x10, [sp, #40]
  405bf8:	ldr	w11, [x9, x10, lsl #2]
  405bfc:	cmp	w8, w11
  405c00:	b.eq	405c20 <ferror@plt+0x3ed0>  // b.none
  405c04:	ldr	x8, [sp, #64]
  405c08:	ldrsw	x9, [sp, #40]
  405c0c:	mov	w10, wzr
  405c10:	str	w10, [x8, x9, lsl #2]
  405c14:	ldr	x8, [sp, #72]
  405c18:	ldrsw	x9, [sp, #48]
  405c1c:	str	w10, [x8, x9, lsl #2]
  405c20:	ldr	x8, [sp, #72]
  405c24:	ldrsw	x9, [sp, #44]
  405c28:	mov	w10, wzr
  405c2c:	str	w10, [x8, x9, lsl #2]
  405c30:	ldr	w10, [sp, #52]
  405c34:	add	w10, w10, #0x1
  405c38:	str	w10, [sp, #52]
  405c3c:	ldr	w8, [sp, #52]
  405c40:	ldr	w9, [sp, #84]
  405c44:	mov	w10, #0x0                   	// #0
  405c48:	cmp	w8, w9
  405c4c:	str	w10, [sp, #8]
  405c50:	b.ge	405c6c <ferror@plt+0x3f1c>  // b.tcont
  405c54:	ldrsw	x8, [sp, #52]
  405c58:	ldr	x9, [sp, #16]
  405c5c:	ldrb	w10, [x9, x8]
  405c60:	cmp	w10, #0x0
  405c64:	cset	w10, ne  // ne = any
  405c68:	str	w10, [sp, #8]
  405c6c:	ldr	w8, [sp, #8]
  405c70:	tbnz	w8, #0, 405c78 <ferror@plt+0x3f28>
  405c74:	b	405c9c <ferror@plt+0x3f4c>
  405c78:	ldrsw	x8, [sp, #52]
  405c7c:	ldr	x9, [sp, #16]
  405c80:	add	x8, x9, x8
  405c84:	mov	w10, #0x0                   	// #0
  405c88:	strb	w10, [x8]
  405c8c:	ldr	w8, [sp, #52]
  405c90:	add	w8, w8, #0x1
  405c94:	str	w8, [sp, #52]
  405c98:	b	405c3c <ferror@plt+0x3eec>
  405c9c:	b	405a30 <ferror@plt+0x3ce0>
  405ca0:	add	sp, sp, #0x60
  405ca4:	ret
  405ca8:	sub	sp, sp, #0x20
  405cac:	str	w0, [sp, #28]
  405cb0:	str	x1, [sp, #16]
  405cb4:	str	x2, [sp, #8]
  405cb8:	ldr	x8, [sp, #16]
  405cbc:	ldrsw	x9, [sp, #28]
  405cc0:	ldr	w10, [x8, x9, lsl #2]
  405cc4:	cbz	w10, 405ce8 <ferror@plt+0x3f98>
  405cc8:	ldr	x8, [sp, #8]
  405ccc:	ldrsw	x9, [sp, #28]
  405cd0:	ldr	w10, [x8, x9, lsl #2]
  405cd4:	ldr	x8, [sp, #8]
  405cd8:	ldr	x9, [sp, #16]
  405cdc:	ldrsw	x11, [sp, #28]
  405ce0:	ldrsw	x9, [x9, x11, lsl #2]
  405ce4:	str	w10, [x8, x9, lsl #2]
  405ce8:	ldr	x8, [sp, #8]
  405cec:	ldrsw	x9, [sp, #28]
  405cf0:	ldr	w10, [x8, x9, lsl #2]
  405cf4:	cbz	w10, 405d18 <ferror@plt+0x3fc8>
  405cf8:	ldr	x8, [sp, #16]
  405cfc:	ldrsw	x9, [sp, #28]
  405d00:	ldr	w10, [x8, x9, lsl #2]
  405d04:	ldr	x8, [sp, #16]
  405d08:	ldr	x9, [sp, #8]
  405d0c:	ldrsw	x11, [sp, #28]
  405d10:	ldrsw	x9, [x9, x11, lsl #2]
  405d14:	str	w10, [x8, x9, lsl #2]
  405d18:	ldr	x8, [sp, #16]
  405d1c:	ldrsw	x9, [sp, #28]
  405d20:	mov	w10, wzr
  405d24:	str	w10, [x8, x9, lsl #2]
  405d28:	ldr	x8, [sp, #8]
  405d2c:	ldrsw	x9, [sp, #28]
  405d30:	str	w10, [x8, x9, lsl #2]
  405d34:	add	sp, sp, #0x20
  405d38:	ret
  405d3c:	sub	sp, sp, #0x140
  405d40:	stp	x29, x30, [sp, #288]
  405d44:	str	x28, [sp, #304]
  405d48:	add	x29, sp, #0x120
  405d4c:	str	q7, [sp, #144]
  405d50:	str	q6, [sp, #128]
  405d54:	str	q5, [sp, #112]
  405d58:	str	q4, [sp, #96]
  405d5c:	str	q3, [sp, #80]
  405d60:	str	q2, [sp, #64]
  405d64:	str	q1, [sp, #48]
  405d68:	str	q0, [sp, #32]
  405d6c:	stur	x7, [x29, #-80]
  405d70:	stur	x6, [x29, #-88]
  405d74:	stur	x5, [x29, #-96]
  405d78:	stur	x4, [x29, #-104]
  405d7c:	stur	x3, [x29, #-112]
  405d80:	stur	x2, [x29, #-120]
  405d84:	stur	x0, [x29, #-8]
  405d88:	stur	x1, [x29, #-16]
  405d8c:	mov	w8, #0x28                  	// #40
  405d90:	mov	w0, w8
  405d94:	bl	4019e0 <malloc@plt>
  405d98:	stur	x0, [x29, #-24]
  405d9c:	ldur	x9, [x29, #-24]
  405da0:	cbnz	x9, 405dbc <ferror@plt+0x406c>
  405da4:	b	405da8 <ferror@plt+0x4058>
  405da8:	adrp	x0, 427000 <ferror@plt+0x252b0>
  405dac:	add	x0, x0, #0xb80
  405db0:	bl	401d10 <gettext@plt>
  405db4:	bl	410880 <ferror@plt+0xeb30>
  405db8:	b	405dbc <ferror@plt+0x406c>
  405dbc:	ldur	x8, [x29, #-24]
  405dc0:	mov	x9, xzr
  405dc4:	str	x9, [x8, #32]
  405dc8:	movi	v0.2d, #0x0
  405dcc:	str	q0, [x8, #16]
  405dd0:	str	q0, [x8]
  405dd4:	ldur	x8, [x29, #-24]
  405dd8:	str	x9, [x8]
  405ddc:	ldur	x8, [x29, #-24]
  405de0:	str	x9, [x8, #8]
  405de4:	ldur	x8, [x29, #-24]
  405de8:	str	x9, [x8, #32]
  405dec:	ldur	x8, [x29, #-24]
  405df0:	mov	w10, wzr
  405df4:	str	w10, [x8, #16]
  405df8:	ldur	x8, [x29, #-8]
  405dfc:	cbz	x8, 405e38 <ferror@plt+0x40e8>
  405e00:	b	405e04 <ferror@plt+0x40b4>
  405e04:	b	405e08 <ferror@plt+0x40b8>
  405e08:	ldur	x8, [x29, #-8]
  405e0c:	ldr	x8, [x8, #32]
  405e10:	cbz	x8, 405e28 <ferror@plt+0x40d8>
  405e14:	b	405e18 <ferror@plt+0x40c8>
  405e18:	ldur	x8, [x29, #-8]
  405e1c:	ldr	x8, [x8, #32]
  405e20:	stur	x8, [x29, #-8]
  405e24:	b	405e08 <ferror@plt+0x40b8>
  405e28:	ldur	x8, [x29, #-24]
  405e2c:	ldur	x9, [x29, #-8]
  405e30:	str	x8, [x9, #32]
  405e34:	b	405e38 <ferror@plt+0x40e8>
  405e38:	mov	w8, #0x8                   	// #8
  405e3c:	stur	w8, [x29, #-28]
  405e40:	ldur	w8, [x29, #-28]
  405e44:	add	w8, w8, #0x1
  405e48:	mov	w0, w8
  405e4c:	sbfiz	x0, x0, #3, #32
  405e50:	bl	4019e0 <malloc@plt>
  405e54:	ldur	x9, [x29, #-24]
  405e58:	str	x0, [x9, #24]
  405e5c:	ldur	x9, [x29, #-24]
  405e60:	ldr	x9, [x9, #24]
  405e64:	cbnz	x9, 405e80 <ferror@plt+0x4130>
  405e68:	b	405e6c <ferror@plt+0x411c>
  405e6c:	adrp	x0, 427000 <ferror@plt+0x252b0>
  405e70:	add	x0, x0, #0xba7
  405e74:	bl	401d10 <gettext@plt>
  405e78:	bl	410880 <ferror@plt+0xeb30>
  405e7c:	b	405e80 <ferror@plt+0x4130>
  405e80:	ldur	x8, [x29, #-16]
  405e84:	ldur	x9, [x29, #-24]
  405e88:	ldr	x10, [x9, #24]
  405e8c:	ldrsw	x11, [x9, #16]
  405e90:	mov	w12, w11
  405e94:	add	w12, w12, #0x1
  405e98:	str	w12, [x9, #16]
  405e9c:	str	x8, [x10, x11, lsl #3]
  405ea0:	mov	w12, #0xffffff80            	// #-128
  405ea4:	stur	w12, [x29, #-44]
  405ea8:	mov	w12, #0xffffffd0            	// #-48
  405eac:	stur	w12, [x29, #-48]
  405eb0:	add	x8, sp, #0x20
  405eb4:	add	x8, x8, #0x80
  405eb8:	stur	x8, [x29, #-56]
  405ebc:	sub	x8, x29, #0x78
  405ec0:	add	x8, x8, #0x30
  405ec4:	stur	x8, [x29, #-64]
  405ec8:	add	x8, x29, #0x20
  405ecc:	stur	x8, [x29, #-72]
  405ed0:	b	405ed4 <ferror@plt+0x4184>
  405ed4:	sub	x8, x29, #0x48
  405ed8:	add	x8, x8, #0x18
  405edc:	ldur	w9, [x29, #-48]
  405ee0:	mov	w10, w9
  405ee4:	str	x8, [sp, #24]
  405ee8:	str	w10, [sp, #20]
  405eec:	tbz	w9, #31, 405f24 <ferror@plt+0x41d4>
  405ef0:	b	405ef4 <ferror@plt+0x41a4>
  405ef4:	ldr	w8, [sp, #20]
  405ef8:	add	w9, w8, #0x8
  405efc:	ldr	x10, [sp, #24]
  405f00:	str	w9, [x10]
  405f04:	subs	w9, w9, #0x0
  405f08:	b.gt	405f24 <ferror@plt+0x41d4>
  405f0c:	b	405f10 <ferror@plt+0x41c0>
  405f10:	ldur	x8, [x29, #-64]
  405f14:	ldr	w9, [sp, #20]
  405f18:	add	x8, x8, w9, sxtw
  405f1c:	str	x8, [sp, #8]
  405f20:	b	405f38 <ferror@plt+0x41e8>
  405f24:	ldur	x8, [x29, #-72]
  405f28:	add	x9, x8, #0x8
  405f2c:	stur	x9, [x29, #-72]
  405f30:	str	x8, [sp, #8]
  405f34:	b	405f38 <ferror@plt+0x41e8>
  405f38:	ldr	x8, [sp, #8]
  405f3c:	ldr	x8, [x8]
  405f40:	stur	x8, [x29, #-40]
  405f44:	cbz	x8, 405fbc <ferror@plt+0x426c>
  405f48:	b	405f4c <ferror@plt+0x41fc>
  405f4c:	ldur	x8, [x29, #-24]
  405f50:	ldr	w9, [x8, #16]
  405f54:	ldur	w10, [x29, #-28]
  405f58:	subs	w9, w9, w10
  405f5c:	b.lt	405f98 <ferror@plt+0x4248>  // b.tstop
  405f60:	b	405f64 <ferror@plt+0x4214>
  405f64:	ldur	w8, [x29, #-28]
  405f68:	add	w8, w8, #0x8
  405f6c:	stur	w8, [x29, #-28]
  405f70:	ldur	x9, [x29, #-24]
  405f74:	ldr	x0, [x9, #24]
  405f78:	ldur	w8, [x29, #-28]
  405f7c:	add	w8, w8, #0x1
  405f80:	mov	w1, w8
  405f84:	sbfiz	x1, x1, #3, #32
  405f88:	bl	401a90 <realloc@plt>
  405f8c:	ldur	x9, [x29, #-24]
  405f90:	str	x0, [x9, #24]
  405f94:	b	405f98 <ferror@plt+0x4248>
  405f98:	ldur	x8, [x29, #-40]
  405f9c:	ldur	x9, [x29, #-24]
  405fa0:	ldr	x10, [x9, #24]
  405fa4:	ldrsw	x11, [x9, #16]
  405fa8:	mov	w12, w11
  405fac:	add	w12, w12, #0x1
  405fb0:	str	w12, [x9, #16]
  405fb4:	str	x8, [x10, x11, lsl #3]
  405fb8:	b	405ed4 <ferror@plt+0x4184>
  405fbc:	ldur	x8, [x29, #-24]
  405fc0:	ldr	x9, [x8, #24]
  405fc4:	ldrsw	x8, [x8, #16]
  405fc8:	mov	x10, xzr
  405fcc:	str	x10, [x9, x8, lsl #3]
  405fd0:	ldur	x0, [x29, #-24]
  405fd4:	ldr	x28, [sp, #304]
  405fd8:	ldp	x29, x30, [sp, #288]
  405fdc:	add	sp, sp, #0x140
  405fe0:	ret
  405fe4:	sub	sp, sp, #0x30
  405fe8:	stp	x29, x30, [sp, #32]
  405fec:	add	x29, sp, #0x20
  405ff0:	mov	x8, #0x28                  	// #40
  405ff4:	stur	x0, [x29, #-8]
  405ff8:	str	x1, [sp, #16]
  405ffc:	str	x2, [sp, #8]
  406000:	mov	x0, x8
  406004:	bl	4019e0 <malloc@plt>
  406008:	str	x0, [sp]
  40600c:	ldr	x8, [sp]
  406010:	cbnz	x8, 406024 <ferror@plt+0x42d4>
  406014:	adrp	x0, 427000 <ferror@plt+0x252b0>
  406018:	add	x0, x0, #0xbd4
  40601c:	bl	401d10 <gettext@plt>
  406020:	bl	410880 <ferror@plt+0xeb30>
  406024:	ldr	x0, [sp]
  406028:	mov	w8, wzr
  40602c:	mov	w1, w8
  406030:	mov	x2, #0x28                  	// #40
  406034:	bl	401a40 <memset@plt>
  406038:	ldr	x9, [sp]
  40603c:	mov	x10, xzr
  406040:	str	x10, [x9, #32]
  406044:	ldr	x9, [sp]
  406048:	str	wzr, [x9, #16]
  40604c:	ldr	x9, [sp]
  406050:	str	x10, [x9, #24]
  406054:	ldr	x9, [sp, #16]
  406058:	ldr	x10, [sp]
  40605c:	str	x9, [x10]
  406060:	ldr	x9, [sp, #8]
  406064:	ldr	x10, [sp]
  406068:	str	x9, [x10, #8]
  40606c:	ldur	x9, [x29, #-8]
  406070:	cbz	x9, 40609c <ferror@plt+0x434c>
  406074:	ldur	x8, [x29, #-8]
  406078:	ldr	x8, [x8, #32]
  40607c:	cbz	x8, 406090 <ferror@plt+0x4340>
  406080:	ldur	x8, [x29, #-8]
  406084:	ldr	x8, [x8, #32]
  406088:	stur	x8, [x29, #-8]
  40608c:	b	406074 <ferror@plt+0x4324>
  406090:	ldr	x8, [sp]
  406094:	ldur	x9, [x29, #-8]
  406098:	str	x8, [x9, #32]
  40609c:	ldr	x0, [sp]
  4060a0:	ldp	x29, x30, [sp, #32]
  4060a4:	add	sp, sp, #0x30
  4060a8:	ret
  4060ac:	sub	sp, sp, #0x50
  4060b0:	stp	x29, x30, [sp, #64]
  4060b4:	add	x29, sp, #0x40
  4060b8:	adrp	x8, 462000 <ferror@plt+0x602b0>
  4060bc:	add	x8, x8, #0xd08
  4060c0:	adrp	x9, 462000 <ferror@plt+0x602b0>
  4060c4:	add	x9, x9, #0xd10
  4060c8:	stur	x0, [x29, #-16]
  4060cc:	ldur	x10, [x29, #-16]
  4060d0:	str	x8, [sp, #24]
  4060d4:	str	x9, [sp, #16]
  4060d8:	cbz	x10, 4060ec <ferror@plt+0x439c>
  4060dc:	ldur	x8, [x29, #-16]
  4060e0:	ldr	x0, [x8, #32]
  4060e4:	bl	4060ac <ferror@plt+0x435c>
  4060e8:	b	4060fc <ferror@plt+0x43ac>
  4060ec:	mov	w8, #0x1                   	// #1
  4060f0:	and	w8, w8, #0x1
  4060f4:	sturb	w8, [x29, #-1]
  4060f8:	b	40632c <ferror@plt+0x45dc>
  4060fc:	ldr	x8, [sp, #24]
  406100:	ldr	x0, [x8]
  406104:	bl	401c00 <fflush@plt>
  406108:	adrp	x8, 462000 <ferror@plt+0x602b0>
  40610c:	add	x8, x8, #0xd00
  406110:	ldr	x8, [x8]
  406114:	mov	x0, x8
  406118:	bl	401c00 <fflush@plt>
  40611c:	sub	x8, x29, #0x1c
  406120:	mov	x0, x8
  406124:	bl	401930 <pipe@plt>
  406128:	mov	w9, #0xffffffff            	// #-1
  40612c:	cmp	w0, w9
  406130:	b.ne	406144 <ferror@plt+0x43f4>  // b.any
  406134:	adrp	x0, 427000 <ferror@plt+0x252b0>
  406138:	add	x0, x0, #0xbf7
  40613c:	bl	401d10 <gettext@plt>
  406140:	bl	410880 <ferror@plt+0xeb30>
  406144:	bl	401960 <fork@plt>
  406148:	stur	w0, [x29, #-20]
  40614c:	mov	w8, #0xffffffff            	// #-1
  406150:	cmp	w0, w8
  406154:	b.ne	406168 <ferror@plt+0x4418>  // b.any
  406158:	adrp	x0, 427000 <ferror@plt+0x252b0>
  40615c:	add	x0, x0, #0xc03
  406160:	bl	401d10 <gettext@plt>
  406164:	bl	410880 <ferror@plt+0xeb30>
  406168:	ldur	w8, [x29, #-20]
  40616c:	cbnz	w8, 4062ac <ferror@plt+0x455c>
  406170:	ldur	w0, [x29, #-24]
  406174:	bl	401ad0 <close@plt>
  406178:	ldr	x8, [sp, #16]
  40617c:	ldr	x9, [x8]
  406180:	mov	x0, x9
  406184:	bl	401bf0 <clearerr@plt>
  406188:	ldur	w0, [x29, #-28]
  40618c:	ldr	x8, [sp, #16]
  406190:	ldr	x9, [x8]
  406194:	str	w0, [sp, #12]
  406198:	mov	x0, x9
  40619c:	bl	4019a0 <fileno@plt>
  4061a0:	ldr	w10, [sp, #12]
  4061a4:	str	w0, [sp, #8]
  4061a8:	mov	w0, w10
  4061ac:	ldr	w1, [sp, #8]
  4061b0:	bl	401c70 <dup2@plt>
  4061b4:	mov	w10, #0xffffffff            	// #-1
  4061b8:	cmp	w0, w10
  4061bc:	b.ne	4061d0 <ferror@plt+0x4480>  // b.any
  4061c0:	adrp	x0, 427000 <ferror@plt+0x252b0>
  4061c4:	add	x0, x0, #0xc0f
  4061c8:	bl	401d10 <gettext@plt>
  4061cc:	bl	4101e0 <ferror@plt+0xe490>
  4061d0:	ldur	w0, [x29, #-28]
  4061d4:	bl	401ad0 <close@plt>
  4061d8:	ldr	x8, [sp, #16]
  4061dc:	ldr	x9, [x8]
  4061e0:	mov	x0, x9
  4061e4:	mov	x9, xzr
  4061e8:	mov	x1, x9
  4061ec:	mov	w2, #0x1                   	// #1
  4061f0:	bl	401b00 <fseek@plt>
  4061f4:	ldr	x8, [sp, #16]
  4061f8:	ldr	x1, [x8]
  4061fc:	mov	w10, #0x20                  	// #32
  406200:	mov	w0, w10
  406204:	bl	401ba0 <ungetc@plt>
  406208:	ldr	x8, [sp, #16]
  40620c:	ldr	x9, [x8]
  406210:	mov	x0, x9
  406214:	bl	401a30 <fgetc@plt>
  406218:	ldur	x8, [x29, #-16]
  40621c:	ldr	x8, [x8]
  406220:	cbz	x8, 406264 <ferror@plt+0x4514>
  406224:	ldur	x8, [x29, #-16]
  406228:	ldr	x8, [x8]
  40622c:	ldur	x0, [x29, #-16]
  406230:	blr	x8
  406234:	str	w0, [sp, #32]
  406238:	mov	w9, #0xffffffff            	// #-1
  40623c:	cmp	w0, w9
  406240:	b.ne	406254 <ferror@plt+0x4504>  // b.any
  406244:	adrp	x0, 427000 <ferror@plt+0x252b0>
  406248:	add	x0, x0, #0xc20
  40624c:	bl	401d10 <gettext@plt>
  406250:	bl	4101e0 <ferror@plt+0xe490>
  406254:	adrp	x0, 466000 <stdin@@GLIBC_2.17+0x32f0>
  406258:	add	x0, x0, #0xae8
  40625c:	mov	w1, #0x1                   	// #1
  406260:	bl	401c60 <longjmp@plt>
  406264:	ldur	x8, [x29, #-16]
  406268:	ldr	x8, [x8, #24]
  40626c:	ldr	x0, [x8]
  406270:	ldur	x8, [x29, #-16]
  406274:	ldr	x1, [x8, #24]
  406278:	bl	401b30 <execvp@plt>
  40627c:	adrp	x8, 427000 <ferror@plt+0x252b0>
  406280:	add	x8, x8, #0xc33
  406284:	mov	x0, x8
  406288:	bl	401d10 <gettext@plt>
  40628c:	ldur	x8, [x29, #-16]
  406290:	ldr	x8, [x8, #24]
  406294:	ldr	x1, [x8]
  406298:	bl	4108d8 <ferror@plt+0xeb88>
  40629c:	adrp	x0, 466000 <stdin@@GLIBC_2.17+0x32f0>
  4062a0:	add	x0, x0, #0xae8
  4062a4:	mov	w1, #0x2                   	// #2
  4062a8:	bl	401c60 <longjmp@plt>
  4062ac:	ldur	w0, [x29, #-28]
  4062b0:	bl	401ad0 <close@plt>
  4062b4:	ldur	w8, [x29, #-24]
  4062b8:	ldr	x9, [sp, #24]
  4062bc:	ldr	x10, [x9]
  4062c0:	mov	x0, x10
  4062c4:	str	w8, [sp, #4]
  4062c8:	bl	4019a0 <fileno@plt>
  4062cc:	ldr	w8, [sp, #4]
  4062d0:	str	w0, [sp]
  4062d4:	mov	w0, w8
  4062d8:	ldr	w1, [sp]
  4062dc:	bl	401c70 <dup2@plt>
  4062e0:	mov	w8, #0xffffffff            	// #-1
  4062e4:	cmp	w0, w8
  4062e8:	b.ne	4062fc <ferror@plt+0x45ac>  // b.any
  4062ec:	adrp	x0, 427000 <ferror@plt+0x252b0>
  4062f0:	add	x0, x0, #0xc45
  4062f4:	bl	401d10 <gettext@plt>
  4062f8:	bl	4101e0 <ferror@plt+0xe490>
  4062fc:	ldur	w0, [x29, #-24]
  406300:	bl	401ad0 <close@plt>
  406304:	ldr	x8, [sp, #24]
  406308:	ldr	x9, [x8]
  40630c:	mov	x0, x9
  406310:	mov	x9, xzr
  406314:	mov	x1, x9
  406318:	mov	w2, #0x1                   	// #1
  40631c:	bl	401b00 <fseek@plt>
  406320:	mov	w10, #0x1                   	// #1
  406324:	and	w10, w10, #0x1
  406328:	sturb	w10, [x29, #-1]
  40632c:	ldurb	w8, [x29, #-1]
  406330:	and	w0, w8, #0x1
  406334:	ldp	x29, x30, [sp, #64]
  406338:	add	sp, sp, #0x50
  40633c:	ret
  406340:	sub	sp, sp, #0x20
  406344:	mov	w8, #0x1                   	// #1
  406348:	str	x0, [sp, #16]
  40634c:	str	w1, [sp, #12]
  406350:	str	w8, [sp, #8]
  406354:	ldr	x9, [sp, #16]
  406358:	cbnz	x9, 406364 <ferror@plt+0x4614>
  40635c:	str	wzr, [sp, #28]
  406360:	b	4063c8 <ferror@plt+0x4678>
  406364:	ldr	x8, [sp, #16]
  406368:	ldr	x8, [x8, #32]
  40636c:	mov	w9, #0x0                   	// #0
  406370:	str	w9, [sp, #4]
  406374:	cbz	x8, 40638c <ferror@plt+0x463c>
  406378:	ldr	w8, [sp, #8]
  40637c:	ldr	w9, [sp, #12]
  406380:	cmp	w8, w9
  406384:	cset	w8, lt  // lt = tstop
  406388:	str	w8, [sp, #4]
  40638c:	ldr	w8, [sp, #4]
  406390:	tbnz	w8, #0, 406398 <ferror@plt+0x4648>
  406394:	b	4063b4 <ferror@plt+0x4664>
  406398:	ldr	x8, [sp, #16]
  40639c:	ldr	x8, [x8, #32]
  4063a0:	str	x8, [sp, #16]
  4063a4:	ldr	w9, [sp, #8]
  4063a8:	add	w9, w9, #0x1
  4063ac:	str	w9, [sp, #8]
  4063b0:	b	406364 <ferror@plt+0x4614>
  4063b4:	ldr	x8, [sp, #16]
  4063b8:	mov	x9, xzr
  4063bc:	str	x9, [x8, #32]
  4063c0:	ldr	w10, [sp, #8]
  4063c4:	str	w10, [sp, #28]
  4063c8:	ldr	w0, [sp, #28]
  4063cc:	add	sp, sp, #0x20
  4063d0:	ret
  4063d4:	sub	sp, sp, #0xa0
  4063d8:	stp	x29, x30, [sp, #144]
  4063dc:	add	x29, sp, #0x90
  4063e0:	mov	w8, #0x200                 	// #512
  4063e4:	mov	w9, #0xffffffff            	// #-1
  4063e8:	mov	x10, xzr
  4063ec:	mov	w11, #0x1                   	// #1
  4063f0:	adrp	x12, 468000 <stdin@@GLIBC_2.17+0x52f0>
  4063f4:	add	x12, x12, #0x278
  4063f8:	adrp	x13, 462000 <ferror@plt+0x602b0>
  4063fc:	add	x13, x13, #0xe60
  406400:	adrp	x14, 427000 <ferror@plt+0x252b0>
  406404:	add	x14, x14, #0xd96
  406408:	stur	x0, [x29, #-8]
  40640c:	stur	w8, [x29, #-12]
  406410:	stur	w9, [x29, #-28]
  406414:	stur	x10, [x29, #-40]
  406418:	stur	x10, [x29, #-48]
  40641c:	ldur	x10, [x29, #-8]
  406420:	ldr	x10, [x10, #8]
  406424:	cmp	x10, #0x0
  406428:	cset	w8, ne  // ne = any
  40642c:	and	w8, w8, w11
  406430:	sturb	w8, [x29, #-49]
  406434:	mov	w0, w11
  406438:	stur	w9, [x29, #-56]
  40643c:	stur	x12, [x29, #-64]
  406440:	str	x13, [sp, #72]
  406444:	str	x14, [sp, #64]
  406448:	bl	4018f0 <dup@plt>
  40644c:	stur	w0, [x29, #-28]
  406450:	ldur	w8, [x29, #-56]
  406454:	cmp	w0, w8
  406458:	b.ne	40646c <ferror@plt+0x471c>  // b.any
  40645c:	adrp	x0, 427000 <ferror@plt+0x252b0>
  406460:	add	x0, x0, #0xc56
  406464:	bl	401d10 <gettext@plt>
  406468:	bl	4101e0 <ferror@plt+0xe490>
  40646c:	ldur	w0, [x29, #-28]
  406470:	adrp	x1, 42c000 <ferror@plt+0x2a2b0>
  406474:	add	x1, x1, #0xc3b
  406478:	bl	401a50 <fdopen@plt>
  40647c:	stur	x0, [x29, #-40]
  406480:	ldurb	w8, [x29, #-49]
  406484:	tbnz	w8, #0, 40648c <ferror@plt+0x473c>
  406488:	b	4064dc <ferror@plt+0x478c>
  40648c:	ldur	x8, [x29, #-8]
  406490:	ldr	x0, [x8, #8]
  406494:	adrp	x8, 462000 <ferror@plt+0x602b0>
  406498:	add	x8, x8, #0xd08
  40649c:	ldr	x2, [x8]
  4064a0:	adrp	x1, 42c000 <ferror@plt+0x2a2b0>
  4064a4:	add	x1, x1, #0xc3b
  4064a8:	bl	401bb0 <freopen@plt>
  4064ac:	cbnz	x0, 4064c0 <ferror@plt+0x4770>
  4064b0:	adrp	x0, 427000 <ferror@plt+0x252b0>
  4064b4:	add	x0, x0, #0xc64
  4064b8:	bl	401d10 <gettext@plt>
  4064bc:	bl	4101e0 <ferror@plt+0xe490>
  4064c0:	ldur	x8, [x29, #-8]
  4064c4:	ldr	x0, [x8, #32]
  4064c8:	bl	4060ac <ferror@plt+0x435c>
  4064cc:	adrp	x8, 462000 <ferror@plt+0x602b0>
  4064d0:	add	x8, x8, #0xd08
  4064d4:	ldr	x8, [x8]
  4064d8:	stur	x8, [x29, #-48]
  4064dc:	ldurb	w8, [x29, #-49]
  4064e0:	tbnz	w8, #0, 4064e8 <ferror@plt+0x4798>
  4064e4:	b	406600 <ferror@plt+0x48b0>
  4064e8:	adrp	x8, 45a000 <ferror@plt+0x582b0>
  4064ec:	add	x8, x8, #0x280
  4064f0:	ldr	x0, [x8]
  4064f4:	ldur	x1, [x29, #-48]
  4064f8:	bl	4018b0 <fputs@plt>
  4064fc:	ldur	x1, [x29, #-48]
  406500:	adrp	x8, 427000 <ferror@plt+0x252b0>
  406504:	add	x8, x8, #0xc83
  406508:	mov	x0, x8
  40650c:	bl	4018b0 <fputs@plt>
  406510:	ldur	x1, [x29, #-48]
  406514:	adrp	x8, 427000 <ferror@plt+0x252b0>
  406518:	add	x8, x8, #0xc99
  40651c:	mov	x0, x8
  406520:	bl	4018b0 <fputs@plt>
  406524:	ldur	x1, [x29, #-48]
  406528:	adrp	x8, 427000 <ferror@plt+0x252b0>
  40652c:	add	x8, x8, #0xcb1
  406530:	mov	x0, x8
  406534:	bl	4018b0 <fputs@plt>
  406538:	ldur	x1, [x29, #-48]
  40653c:	adrp	x8, 427000 <ferror@plt+0x252b0>
  406540:	add	x8, x8, #0xcd2
  406544:	mov	x0, x8
  406548:	bl	4018b0 <fputs@plt>
  40654c:	ldur	x1, [x29, #-48]
  406550:	adrp	x8, 427000 <ferror@plt+0x252b0>
  406554:	add	x8, x8, #0xcf7
  406558:	mov	x0, x8
  40655c:	bl	4018b0 <fputs@plt>
  406560:	ldur	x8, [x29, #-48]
  406564:	ldur	x9, [x29, #-64]
  406568:	ldr	x2, [x9]
  40656c:	mov	x0, x8
  406570:	adrp	x1, 427000 <ferror@plt+0x252b0>
  406574:	add	x1, x1, #0xd23
  406578:	bl	401d20 <fprintf@plt>
  40657c:	ldur	x8, [x29, #-48]
  406580:	ldur	x9, [x29, #-64]
  406584:	ldr	x2, [x9]
  406588:	mov	x0, x8
  40658c:	adrp	x1, 427000 <ferror@plt+0x252b0>
  406590:	add	x1, x1, #0xd37
  406594:	bl	401d20 <fprintf@plt>
  406598:	ldur	x8, [x29, #-48]
  40659c:	ldur	x9, [x29, #-64]
  4065a0:	ldr	x2, [x9]
  4065a4:	mov	x0, x8
  4065a8:	adrp	x1, 427000 <ferror@plt+0x252b0>
  4065ac:	add	x1, x1, #0xd4d
  4065b0:	bl	401d20 <fprintf@plt>
  4065b4:	ldur	x8, [x29, #-48]
  4065b8:	adrp	x9, 462000 <ferror@plt+0x602b0>
  4065bc:	add	x9, x9, #0xe68
  4065c0:	ldr	x9, [x9]
  4065c4:	str	x8, [sp, #56]
  4065c8:	cbz	x9, 4065e0 <ferror@plt+0x4890>
  4065cc:	adrp	x8, 462000 <ferror@plt+0x602b0>
  4065d0:	add	x8, x8, #0xe68
  4065d4:	ldr	x8, [x8]
  4065d8:	str	x8, [sp, #48]
  4065dc:	b	4065e8 <ferror@plt+0x4898>
  4065e0:	ldr	x8, [sp, #64]
  4065e4:	str	x8, [sp, #48]
  4065e8:	ldr	x8, [sp, #48]
  4065ec:	ldr	x0, [sp, #56]
  4065f0:	adrp	x1, 427000 <ferror@plt+0x252b0>
  4065f4:	add	x1, x1, #0xd65
  4065f8:	mov	x2, x8
  4065fc:	bl	401d20 <fprintf@plt>
  406600:	adrp	x8, 45a000 <ferror@plt+0x582b0>
  406604:	add	x8, x8, #0x280
  406608:	ldr	x0, [x8]
  40660c:	ldur	x1, [x29, #-40]
  406610:	bl	4018b0 <fputs@plt>
  406614:	ldur	x1, [x29, #-40]
  406618:	adrp	x8, 427000 <ferror@plt+0x252b0>
  40661c:	add	x8, x8, #0xc83
  406620:	mov	x0, x8
  406624:	bl	4018b0 <fputs@plt>
  406628:	ldur	x1, [x29, #-40]
  40662c:	adrp	x8, 427000 <ferror@plt+0x252b0>
  406630:	add	x8, x8, #0xc99
  406634:	mov	x0, x8
  406638:	bl	4018b0 <fputs@plt>
  40663c:	ldur	x1, [x29, #-40]
  406640:	adrp	x8, 427000 <ferror@plt+0x252b0>
  406644:	add	x8, x8, #0xcb1
  406648:	mov	x0, x8
  40664c:	bl	4018b0 <fputs@plt>
  406650:	ldur	x1, [x29, #-40]
  406654:	adrp	x8, 427000 <ferror@plt+0x252b0>
  406658:	add	x8, x8, #0xcd2
  40665c:	mov	x0, x8
  406660:	bl	4018b0 <fputs@plt>
  406664:	ldur	x8, [x29, #-40]
  406668:	ldr	x9, [sp, #72]
  40666c:	ldr	x10, [x9]
  406670:	str	x8, [sp, #40]
  406674:	cbz	x10, 406688 <ferror@plt+0x4938>
  406678:	ldr	x8, [sp, #72]
  40667c:	ldr	x9, [x8]
  406680:	str	x9, [sp, #32]
  406684:	b	406690 <ferror@plt+0x4940>
  406688:	ldr	x8, [sp, #64]
  40668c:	str	x8, [sp, #32]
  406690:	ldr	x8, [sp, #32]
  406694:	ldr	x0, [sp, #40]
  406698:	adrp	x1, 427000 <ferror@plt+0x252b0>
  40669c:	add	x1, x1, #0xd65
  4066a0:	mov	x2, x8
  4066a4:	bl	401d20 <fprintf@plt>
  4066a8:	mov	x8, #0x200                 	// #512
  4066ac:	mov	x0, x8
  4066b0:	bl	4019e0 <malloc@plt>
  4066b4:	stur	x0, [x29, #-24]
  4066b8:	ldur	x8, [x29, #-24]
  4066bc:	cbnz	x8, 4066d0 <ferror@plt+0x4980>
  4066c0:	adrp	x0, 427000 <ferror@plt+0x252b0>
  4066c4:	add	x0, x0, #0xd9f
  4066c8:	bl	401d10 <gettext@plt>
  4066cc:	bl	410880 <ferror@plt+0xeb30>
  4066d0:	ldur	x0, [x29, #-24]
  4066d4:	adrp	x8, 462000 <ferror@plt+0x602b0>
  4066d8:	add	x8, x8, #0xd10
  4066dc:	ldr	x2, [x8]
  4066e0:	mov	w1, #0x200                 	// #512
  4066e4:	bl	401d30 <fgets@plt>
  4066e8:	cbz	x0, 406714 <ferror@plt+0x49c4>
  4066ec:	ldur	x0, [x29, #-24]
  4066f0:	ldur	x1, [x29, #-40]
  4066f4:	bl	4018b0 <fputs@plt>
  4066f8:	ldurb	w8, [x29, #-49]
  4066fc:	tbnz	w8, #0, 406704 <ferror@plt+0x49b4>
  406700:	b	406710 <ferror@plt+0x49c0>
  406704:	ldur	x0, [x29, #-24]
  406708:	ldur	x1, [x29, #-48]
  40670c:	bl	4018b0 <fputs@plt>
  406710:	b	4066d0 <ferror@plt+0x4980>
  406714:	ldurb	w8, [x29, #-49]
  406718:	tbnz	w8, #0, 406720 <ferror@plt+0x49d0>
  40671c:	b	4067f4 <ferror@plt+0x4aa4>
  406720:	ldur	x0, [x29, #-48]
  406724:	adrp	x1, 427000 <ferror@plt+0x252b0>
  406728:	add	x1, x1, #0xd63
  40672c:	bl	401d20 <fprintf@plt>
  406730:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  406734:	add	x8, x8, #0xc7c
  406738:	ldr	w9, [x8]
  40673c:	cbz	w9, 406750 <ferror@plt+0x4a00>
  406740:	ldur	x0, [x29, #-48]
  406744:	adrp	x1, 427000 <ferror@plt+0x252b0>
  406748:	add	x1, x1, #0xdc2
  40674c:	bl	401d20 <fprintf@plt>
  406750:	ldur	x0, [x29, #-48]
  406754:	ldur	x8, [x29, #-64]
  406758:	ldr	x2, [x8]
  40675c:	adrp	x1, 427000 <ferror@plt+0x252b0>
  406760:	add	x1, x1, #0xde3
  406764:	bl	401d20 <fprintf@plt>
  406768:	ldur	x8, [x29, #-48]
  40676c:	ldur	x9, [x29, #-64]
  406770:	ldr	x2, [x9]
  406774:	mov	x0, x8
  406778:	adrp	x1, 427000 <ferror@plt+0x252b0>
  40677c:	add	x1, x1, #0xdf7
  406780:	bl	401d20 <fprintf@plt>
  406784:	ldur	x1, [x29, #-48]
  406788:	adrp	x8, 427000 <ferror@plt+0x252b0>
  40678c:	add	x8, x8, #0xe10
  406790:	mov	x0, x8
  406794:	bl	4018b0 <fputs@plt>
  406798:	ldur	x8, [x29, #-48]
  40679c:	mov	x0, x8
  4067a0:	bl	401c00 <fflush@plt>
  4067a4:	ldur	x8, [x29, #-48]
  4067a8:	mov	x0, x8
  4067ac:	bl	401d50 <ferror@plt>
  4067b0:	cbz	w0, 4067d0 <ferror@plt+0x4a80>
  4067b4:	adrp	x0, 427000 <ferror@plt+0x252b0>
  4067b8:	add	x0, x0, #0xe39
  4067bc:	bl	401d10 <gettext@plt>
  4067c0:	ldur	x8, [x29, #-8]
  4067c4:	ldr	x1, [x8, #8]
  4067c8:	bl	410418 <ferror@plt+0xe6c8>
  4067cc:	b	4067f4 <ferror@plt+0x4aa4>
  4067d0:	ldur	x0, [x29, #-48]
  4067d4:	bl	4019b0 <fclose@plt>
  4067d8:	cbz	w0, 4067f4 <ferror@plt+0x4aa4>
  4067dc:	adrp	x0, 427000 <ferror@plt+0x252b0>
  4067e0:	add	x0, x0, #0xe56
  4067e4:	bl	401d10 <gettext@plt>
  4067e8:	ldur	x8, [x29, #-8]
  4067ec:	ldr	x1, [x8, #8]
  4067f0:	bl	410418 <ferror@plt+0xe6c8>
  4067f4:	ldur	x0, [x29, #-40]
  4067f8:	bl	401c00 <fflush@plt>
  4067fc:	ldur	x8, [x29, #-40]
  406800:	mov	x0, x8
  406804:	bl	401d50 <ferror@plt>
  406808:	cbz	w0, 406854 <ferror@plt+0x4b04>
  40680c:	adrp	x0, 427000 <ferror@plt+0x252b0>
  406810:	add	x0, x0, #0xe39
  406814:	bl	401d10 <gettext@plt>
  406818:	ldr	x8, [sp, #72]
  40681c:	ldr	x9, [x8]
  406820:	str	x0, [sp, #24]
  406824:	cbz	x9, 406838 <ferror@plt+0x4ae8>
  406828:	ldr	x8, [sp, #72]
  40682c:	ldr	x9, [x8]
  406830:	str	x9, [sp, #16]
  406834:	b	406840 <ferror@plt+0x4af0>
  406838:	ldr	x8, [sp, #64]
  40683c:	str	x8, [sp, #16]
  406840:	ldr	x8, [sp, #16]
  406844:	ldr	x0, [sp, #24]
  406848:	mov	x1, x8
  40684c:	bl	410418 <ferror@plt+0xe6c8>
  406850:	b	4068a4 <ferror@plt+0x4b54>
  406854:	ldur	x0, [x29, #-40]
  406858:	bl	4019b0 <fclose@plt>
  40685c:	cbz	w0, 4068a4 <ferror@plt+0x4b54>
  406860:	adrp	x0, 427000 <ferror@plt+0x252b0>
  406864:	add	x0, x0, #0xe56
  406868:	bl	401d10 <gettext@plt>
  40686c:	ldr	x8, [sp, #72]
  406870:	ldr	x9, [x8]
  406874:	str	x0, [sp, #8]
  406878:	cbz	x9, 40688c <ferror@plt+0x4b3c>
  40687c:	ldr	x8, [sp, #72]
  406880:	ldr	x9, [x8]
  406884:	str	x9, [sp]
  406888:	b	406894 <ferror@plt+0x4b44>
  40688c:	ldr	x8, [sp, #64]
  406890:	str	x8, [sp]
  406894:	ldr	x8, [sp]
  406898:	ldr	x0, [sp, #8]
  40689c:	mov	x1, x8
  4068a0:	bl	410418 <ferror@plt+0xe6c8>
  4068a4:	mov	x8, xzr
  4068a8:	mov	x0, x8
  4068ac:	bl	401be0 <wait@plt>
  4068b0:	cmp	w0, #0x0
  4068b4:	cset	w9, le
  4068b8:	tbnz	w9, #0, 4068c0 <ferror@plt+0x4b70>
  4068bc:	b	4068a4 <ferror@plt+0x4b54>
  4068c0:	adrp	x0, 466000 <stdin@@GLIBC_2.17+0x32f0>
  4068c4:	add	x0, x0, #0xae8
  4068c8:	mov	w1, #0x1                   	// #1
  4068cc:	bl	401c60 <longjmp@plt>
  4068d0:	stp	x29, x30, [sp, #-32]!
  4068d4:	str	x28, [sp, #16]
  4068d8:	mov	x29, sp
  4068dc:	sub	sp, sp, #0x8f0
  4068e0:	mov	x8, #0x200                 	// #512
  4068e4:	mov	w9, #0x1                   	// #1
  4068e8:	mov	w10, #0x1                   	// #1
  4068ec:	mov	w11, #0x0                   	// #0
  4068f0:	adrp	x12, 462000 <ferror@plt+0x602b0>
  4068f4:	add	x12, x12, #0xd08
  4068f8:	adrp	x13, 462000 <ferror@plt+0x602b0>
  4068fc:	add	x13, x13, #0xe60
  406900:	adrp	x14, 427000 <ferror@plt+0x252b0>
  406904:	add	x14, x14, #0xd96
  406908:	stur	x0, [x29, #-16]
  40690c:	stur	x8, [x29, #-32]
  406910:	stur	w9, [x29, #-36]
  406914:	sturb	w10, [x29, #-37]
  406918:	sturb	w11, [x29, #-38]
  40691c:	ldur	x8, [x29, #-16]
  406920:	str	x12, [sp, #88]
  406924:	str	x13, [sp, #80]
  406928:	str	x14, [sp, #72]
  40692c:	cbnz	x8, 406938 <ferror@plt+0x4be8>
  406930:	stur	wzr, [x29, #-4]
  406934:	b	406c88 <ferror@plt+0x4f38>
  406938:	mov	x0, #0x200                 	// #512
  40693c:	bl	4019e0 <malloc@plt>
  406940:	stur	x0, [x29, #-24]
  406944:	ldur	x8, [x29, #-24]
  406948:	cbnz	x8, 40695c <ferror@plt+0x4c0c>
  40694c:	adrp	x0, 427000 <ferror@plt+0x252b0>
  406950:	add	x0, x0, #0xe73
  406954:	bl	401d10 <gettext@plt>
  406958:	bl	410880 <ferror@plt+0xeb30>
  40695c:	ldur	x0, [x29, #-24]
  406960:	adrp	x8, 462000 <ferror@plt+0x602b0>
  406964:	add	x8, x8, #0xd10
  406968:	ldr	x2, [x8]
  40696c:	mov	w1, #0x200                 	// #512
  406970:	bl	401d30 <fgets@plt>
  406974:	cbz	x0, 406bc8 <ferror@plt+0x4e78>
  406978:	ldur	x8, [x29, #-24]
  40697c:	ldrb	w9, [x8]
  406980:	cmp	w9, #0x23
  406984:	b.ne	406b50 <ferror@plt+0x4e00>  // b.any
  406988:	ldur	x1, [x29, #-24]
  40698c:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x72f0>
  406990:	add	x0, x0, #0x18
  406994:	mov	x2, #0x3                   	// #3
  406998:	sub	x3, x29, #0x78
  40699c:	mov	w8, wzr
  4069a0:	mov	w4, w8
  4069a4:	bl	401c50 <regexec@plt>
  4069a8:	cbnz	w0, 406b50 <ferror@plt+0x4e00>
  4069ac:	sub	x8, x29, #0x78
  4069b0:	add	x0, x8, #0x10
  4069b4:	ldur	x1, [x29, #-24]
  4069b8:	bl	416860 <ferror@plt+0x14b10>
  4069bc:	stur	x0, [x29, #-128]
  4069c0:	ldur	x0, [x29, #-128]
  4069c4:	ldr	x8, [sp, #80]
  4069c8:	ldr	x9, [x8]
  4069cc:	str	x0, [sp, #64]
  4069d0:	cbz	x9, 4069e4 <ferror@plt+0x4c94>
  4069d4:	ldr	x8, [sp, #80]
  4069d8:	ldr	x9, [x8]
  4069dc:	str	x9, [sp, #56]
  4069e0:	b	4069ec <ferror@plt+0x4c9c>
  4069e4:	ldr	x8, [sp, #72]
  4069e8:	str	x8, [sp, #56]
  4069ec:	ldr	x8, [sp, #56]
  4069f0:	ldr	x0, [sp, #64]
  4069f4:	mov	x1, x8
  4069f8:	bl	401b40 <strcmp@plt>
  4069fc:	cbz	w0, 406a48 <ferror@plt+0x4cf8>
  406a00:	ldur	x0, [x29, #-128]
  406a04:	adrp	x8, 462000 <ferror@plt+0x602b0>
  406a08:	add	x8, x8, #0xe68
  406a0c:	ldr	x8, [x8]
  406a10:	str	x0, [sp, #48]
  406a14:	cbz	x8, 406a2c <ferror@plt+0x4cdc>
  406a18:	adrp	x8, 462000 <ferror@plt+0x602b0>
  406a1c:	add	x8, x8, #0xe68
  406a20:	ldr	x8, [x8]
  406a24:	str	x8, [sp, #40]
  406a28:	b	406a34 <ferror@plt+0x4ce4>
  406a2c:	ldr	x8, [sp, #72]
  406a30:	str	x8, [sp, #40]
  406a34:	ldr	x8, [sp, #40]
  406a38:	ldr	x0, [sp, #48]
  406a3c:	mov	x1, x8
  406a40:	bl	401b40 <strcmp@plt>
  406a44:	cbnz	w0, 406b34 <ferror@plt+0x4de4>
  406a48:	ldur	x8, [x29, #-128]
  406a4c:	stur	x8, [x29, #-136]
  406a50:	add	x8, sp, #0x60
  406a54:	stur	x8, [x29, #-144]
  406a58:	ldur	x8, [x29, #-144]
  406a5c:	add	x9, sp, #0x60
  406a60:	subs	x8, x8, x9
  406a64:	mov	w10, #0x0                   	// #0
  406a68:	cmp	x8, #0x7ff
  406a6c:	str	w10, [sp, #36]
  406a70:	b.ge	406a88 <ferror@plt+0x4d38>  // b.tcont
  406a74:	ldur	x8, [x29, #-136]
  406a78:	ldrb	w9, [x8]
  406a7c:	cmp	w9, #0x0
  406a80:	cset	w9, ne  // ne = any
  406a84:	str	w9, [sp, #36]
  406a88:	ldr	w8, [sp, #36]
  406a8c:	tbnz	w8, #0, 406a94 <ferror@plt+0x4d44>
  406a90:	b	406b00 <ferror@plt+0x4db0>
  406a94:	ldur	x8, [x29, #-136]
  406a98:	ldrb	w9, [x8]
  406a9c:	cmp	w9, #0x5c
  406aa0:	b.ne	406ab8 <ferror@plt+0x4d68>  // b.any
  406aa4:	ldur	x8, [x29, #-144]
  406aa8:	add	x9, x8, #0x1
  406aac:	stur	x9, [x29, #-144]
  406ab0:	mov	w10, #0x5c                  	// #92
  406ab4:	strb	w10, [x8]
  406ab8:	ldur	x8, [x29, #-136]
  406abc:	ldrb	w9, [x8]
  406ac0:	cmp	w9, #0x22
  406ac4:	b.ne	406adc <ferror@plt+0x4d8c>  // b.any
  406ac8:	ldur	x8, [x29, #-144]
  406acc:	add	x9, x8, #0x1
  406ad0:	stur	x9, [x29, #-144]
  406ad4:	mov	w10, #0x5c                  	// #92
  406ad8:	strb	w10, [x8]
  406adc:	ldur	x8, [x29, #-136]
  406ae0:	add	x9, x8, #0x1
  406ae4:	stur	x9, [x29, #-136]
  406ae8:	ldrb	w10, [x8]
  406aec:	ldur	x8, [x29, #-144]
  406af0:	add	x9, x8, #0x1
  406af4:	stur	x9, [x29, #-144]
  406af8:	strb	w10, [x8]
  406afc:	b	406a58 <ferror@plt+0x4d08>
  406b00:	ldur	x8, [x29, #-144]
  406b04:	mov	w9, #0x0                   	// #0
  406b08:	strb	w9, [x8]
  406b0c:	mov	w9, #0x1                   	// #1
  406b10:	sturb	w9, [x29, #-37]
  406b14:	ldur	x0, [x29, #-24]
  406b18:	ldur	w3, [x29, #-36]
  406b1c:	mov	x1, #0x200                 	// #512
  406b20:	adrp	x2, 427000 <ferror@plt+0x252b0>
  406b24:	add	x2, x2, #0xe98
  406b28:	add	x4, sp, #0x60
  406b2c:	bl	401970 <snprintf@plt>
  406b30:	b	406b3c <ferror@plt+0x4dec>
  406b34:	mov	w8, #0x0                   	// #0
  406b38:	sturb	w8, [x29, #-37]
  406b3c:	ldur	x0, [x29, #-128]
  406b40:	bl	401b80 <free@plt>
  406b44:	mov	w8, #0x0                   	// #0
  406b48:	sturb	w8, [x29, #-38]
  406b4c:	b	406ba8 <ferror@plt+0x4e58>
  406b50:	ldurb	w8, [x29, #-37]
  406b54:	tbnz	w8, #0, 406b5c <ferror@plt+0x4e0c>
  406b58:	b	406ba0 <ferror@plt+0x4e50>
  406b5c:	ldur	x1, [x29, #-24]
  406b60:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x72f0>
  406b64:	add	x0, x0, #0x58
  406b68:	mov	x8, xzr
  406b6c:	mov	x2, x8
  406b70:	mov	x3, x8
  406b74:	mov	w9, wzr
  406b78:	mov	w4, w9
  406b7c:	bl	401c50 <regexec@plt>
  406b80:	cbnz	w0, 406ba0 <ferror@plt+0x4e50>
  406b84:	ldurb	w8, [x29, #-38]
  406b88:	tbnz	w8, #0, 406b90 <ferror@plt+0x4e40>
  406b8c:	b	406b94 <ferror@plt+0x4e44>
  406b90:	b	40695c <ferror@plt+0x4c0c>
  406b94:	mov	w8, #0x1                   	// #1
  406b98:	sturb	w8, [x29, #-38]
  406b9c:	b	406ba8 <ferror@plt+0x4e58>
  406ba0:	mov	w8, #0x0                   	// #0
  406ba4:	sturb	w8, [x29, #-38]
  406ba8:	ldur	x0, [x29, #-24]
  406bac:	ldr	x8, [sp, #88]
  406bb0:	ldr	x1, [x8]
  406bb4:	bl	4018b0 <fputs@plt>
  406bb8:	ldur	w9, [x29, #-36]
  406bbc:	add	w9, w9, #0x1
  406bc0:	stur	w9, [x29, #-36]
  406bc4:	b	40695c <ferror@plt+0x4c0c>
  406bc8:	ldr	x8, [sp, #88]
  406bcc:	ldr	x0, [x8]
  406bd0:	bl	401c00 <fflush@plt>
  406bd4:	ldr	x8, [sp, #88]
  406bd8:	ldr	x9, [x8]
  406bdc:	mov	x0, x9
  406be0:	bl	401d50 <ferror@plt>
  406be4:	cbz	w0, 406c30 <ferror@plt+0x4ee0>
  406be8:	adrp	x0, 427000 <ferror@plt+0x252b0>
  406bec:	add	x0, x0, #0xe39
  406bf0:	bl	401d10 <gettext@plt>
  406bf4:	ldr	x8, [sp, #80]
  406bf8:	ldr	x9, [x8]
  406bfc:	str	x0, [sp, #24]
  406c00:	cbz	x9, 406c14 <ferror@plt+0x4ec4>
  406c04:	ldr	x8, [sp, #80]
  406c08:	ldr	x9, [x8]
  406c0c:	str	x9, [sp, #16]
  406c10:	b	406c1c <ferror@plt+0x4ecc>
  406c14:	ldr	x8, [sp, #72]
  406c18:	str	x8, [sp, #16]
  406c1c:	ldr	x8, [sp, #16]
  406c20:	ldr	x0, [sp, #24]
  406c24:	mov	x1, x8
  406c28:	bl	410418 <ferror@plt+0xe6c8>
  406c2c:	b	406c84 <ferror@plt+0x4f34>
  406c30:	ldr	x8, [sp, #88]
  406c34:	ldr	x0, [x8]
  406c38:	bl	4019b0 <fclose@plt>
  406c3c:	cbz	w0, 406c84 <ferror@plt+0x4f34>
  406c40:	adrp	x0, 427000 <ferror@plt+0x252b0>
  406c44:	add	x0, x0, #0xe56
  406c48:	bl	401d10 <gettext@plt>
  406c4c:	ldr	x8, [sp, #80]
  406c50:	ldr	x9, [x8]
  406c54:	str	x0, [sp, #8]
  406c58:	cbz	x9, 406c6c <ferror@plt+0x4f1c>
  406c5c:	ldr	x8, [sp, #80]
  406c60:	ldr	x9, [x8]
  406c64:	str	x9, [sp]
  406c68:	b	406c74 <ferror@plt+0x4f24>
  406c6c:	ldr	x8, [sp, #72]
  406c70:	str	x8, [sp]
  406c74:	ldr	x8, [sp]
  406c78:	ldr	x0, [sp, #8]
  406c7c:	mov	x1, x8
  406c80:	bl	410418 <ferror@plt+0xe6c8>
  406c84:	stur	wzr, [x29, #-4]
  406c88:	ldur	w0, [x29, #-4]
  406c8c:	add	sp, sp, #0x8f0
  406c90:	ldr	x28, [sp, #16]
  406c94:	ldp	x29, x30, [sp], #32
  406c98:	ret
  406c9c:	sub	sp, sp, #0x20
  406ca0:	stp	x29, x30, [sp, #16]
  406ca4:	add	x29, sp, #0x10
  406ca8:	adrp	x8, 462000 <ferror@plt+0x602b0>
  406cac:	add	x8, x8, #0xe38
  406cb0:	mov	w9, #0x8                   	// #8
  406cb4:	ldr	w10, [x8]
  406cb8:	mul	w9, w10, w9
  406cbc:	stur	w9, [x29, #-4]
  406cc0:	ldur	w8, [x29, #-4]
  406cc4:	cmp	w8, #0x8
  406cc8:	b.lt	406ce4 <ferror@plt+0x4f94>  // b.tstop
  406ccc:	mov	w0, #0x9                   	// #9
  406cd0:	bl	410850 <ferror@plt+0xeb00>
  406cd4:	ldur	w8, [x29, #-4]
  406cd8:	subs	w8, w8, #0x8
  406cdc:	stur	w8, [x29, #-4]
  406ce0:	b	406cc0 <ferror@plt+0x4f70>
  406ce4:	ldur	w8, [x29, #-4]
  406ce8:	cmp	w8, #0x0
  406cec:	cset	w8, le
  406cf0:	tbnz	w8, #0, 406d0c <ferror@plt+0x4fbc>
  406cf4:	mov	w0, #0x20                  	// #32
  406cf8:	bl	410850 <ferror@plt+0xeb00>
  406cfc:	ldur	w8, [x29, #-4]
  406d00:	subs	w8, w8, #0x1
  406d04:	stur	w8, [x29, #-4]
  406d08:	b	406ce4 <ferror@plt+0x4f94>
  406d0c:	ldp	x29, x30, [sp, #16]
  406d10:	add	sp, sp, #0x20
  406d14:	ret
  406d18:	sub	sp, sp, #0x20
  406d1c:	stp	x29, x30, [sp, #16]
  406d20:	add	x29, sp, #0x10
  406d24:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  406d28:	add	x8, x8, #0xb20
  406d2c:	adrp	x9, 462000 <ferror@plt+0x602b0>
  406d30:	add	x9, x9, #0xe38
  406d34:	ldr	w10, [x8]
  406d38:	str	x9, [sp, #8]
  406d3c:	cbnz	w10, 406d50 <ferror@plt+0x5000>
  406d40:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  406d44:	add	x8, x8, #0xc74
  406d48:	ldr	w9, [x8]
  406d4c:	cbnz	w9, 406d54 <ferror@plt+0x5004>
  406d50:	b	406dd0 <ferror@plt+0x5080>
  406d54:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  406d58:	add	x8, x8, #0xaa4
  406d5c:	ldr	w9, [x8]
  406d60:	cbz	w9, 406d74 <ferror@plt+0x5024>
  406d64:	adrp	x0, 427000 <ferror@plt+0x252b0>
  406d68:	add	x0, x0, #0xf30
  406d6c:	bl	406ddc <ferror@plt+0x508c>
  406d70:	b	406d80 <ferror@plt+0x5030>
  406d74:	adrp	x0, 427000 <ferror@plt+0x252b0>
  406d78:	add	x0, x0, #0xf53
  406d7c:	bl	406ddc <ferror@plt+0x508c>
  406d80:	ldr	x8, [sp, #8]
  406d84:	ldr	w9, [x8]
  406d88:	add	w9, w9, #0x1
  406d8c:	str	w9, [x8]
  406d90:	adrp	x0, 437000 <ferror@plt+0x352b0>
  406d94:	add	x0, x0, #0x2a0
  406d98:	bl	406ddc <ferror@plt+0x508c>
  406d9c:	adrp	x0, 427000 <ferror@plt+0x252b0>
  406da0:	add	x0, x0, #0xf76
  406da4:	bl	406ddc <ferror@plt+0x508c>
  406da8:	adrp	x0, 427000 <ferror@plt+0x252b0>
  406dac:	add	x0, x0, #0xfa8
  406db0:	bl	406ddc <ferror@plt+0x508c>
  406db4:	adrp	x0, 437000 <ferror@plt+0x352b0>
  406db8:	add	x0, x0, #0x46a
  406dbc:	bl	406ddc <ferror@plt+0x508c>
  406dc0:	ldr	x8, [sp, #8]
  406dc4:	ldr	w9, [x8]
  406dc8:	subs	w9, w9, #0x1
  406dcc:	str	w9, [x8]
  406dd0:	ldp	x29, x30, [sp, #16]
  406dd4:	add	sp, sp, #0x20
  406dd8:	ret
  406ddc:	sub	sp, sp, #0x20
  406de0:	stp	x29, x30, [sp, #16]
  406de4:	add	x29, sp, #0x10
  406de8:	str	x0, [sp, #8]
  406dec:	bl	406c9c <ferror@plt+0x4f4c>
  406df0:	ldr	x0, [sp, #8]
  406df4:	bl	410800 <ferror@plt+0xeab0>
  406df8:	ldp	x29, x30, [sp, #16]
  406dfc:	add	sp, sp, #0x20
  406e00:	ret
  406e04:	stp	x29, x30, [sp, #-16]!
  406e08:	mov	x29, sp
  406e0c:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  406e10:	add	x8, x8, #0xb20
  406e14:	ldr	w9, [x8]
  406e18:	cbnz	w9, 406e2c <ferror@plt+0x50dc>
  406e1c:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  406e20:	add	x8, x8, #0xc74
  406e24:	ldr	w9, [x8]
  406e28:	cbnz	w9, 406e30 <ferror@plt+0x50e0>
  406e2c:	b	406ecc <ferror@plt+0x517c>
  406e30:	adrp	x8, 462000 <ferror@plt+0x602b0>
  406e34:	add	x8, x8, #0xe38
  406e38:	mov	w9, #0x3                   	// #3
  406e3c:	str	w9, [x8]
  406e40:	adrp	x0, 427000 <ferror@plt+0x252b0>
  406e44:	add	x0, x0, #0xfce
  406e48:	bl	406ddc <ferror@plt+0x508c>
  406e4c:	adrp	x0, 427000 <ferror@plt+0x252b0>
  406e50:	add	x0, x0, #0xfe9
  406e54:	bl	406ddc <ferror@plt+0x508c>
  406e58:	adrp	x0, 436000 <ferror@plt+0x342b0>
  406e5c:	add	x0, x0, #0x7f9
  406e60:	bl	406ddc <ferror@plt+0x508c>
  406e64:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  406e68:	add	x8, x8, #0xaa4
  406e6c:	ldr	w9, [x8]
  406e70:	cbnz	w9, 406e84 <ferror@plt+0x5134>
  406e74:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  406e78:	add	x8, x8, #0x9dc
  406e7c:	ldr	w9, [x8]
  406e80:	cbz	w9, 406e94 <ferror@plt+0x5144>
  406e84:	adrp	x0, 428000 <ferror@plt+0x262b0>
  406e88:	add	x0, x0, #0x17
  406e8c:	bl	406ddc <ferror@plt+0x508c>
  406e90:	b	406ea0 <ferror@plt+0x5150>
  406e94:	adrp	x0, 428000 <ferror@plt+0x262b0>
  406e98:	add	x0, x0, #0x41
  406e9c:	bl	406ddc <ferror@plt+0x508c>
  406ea0:	adrp	x0, 428000 <ferror@plt+0x262b0>
  406ea4:	add	x0, x0, #0x67
  406ea8:	bl	406ddc <ferror@plt+0x508c>
  406eac:	adrp	x0, 437000 <ferror@plt+0x352b0>
  406eb0:	add	x0, x0, #0x21f
  406eb4:	bl	406ddc <ferror@plt+0x508c>
  406eb8:	mov	w0, #0xa                   	// #10
  406ebc:	bl	410850 <ferror@plt+0xeb00>
  406ec0:	adrp	x8, 462000 <ferror@plt+0x602b0>
  406ec4:	add	x8, x8, #0xe38
  406ec8:	str	wzr, [x8]
  406ecc:	ldp	x29, x30, [sp], #16
  406ed0:	ret
  406ed4:	sub	sp, sp, #0x60
  406ed8:	stp	x29, x30, [sp, #80]
  406edc:	add	x29, sp, #0x50
  406ee0:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  406ee4:	add	x8, x8, #0x298
  406ee8:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  406eec:	add	x9, x9, #0x9e8
  406ef0:	adrp	x10, 466000 <stdin@@GLIBC_2.17+0x32f0>
  406ef4:	add	x10, x10, #0xc24
  406ef8:	adrp	x11, 464000 <stdin@@GLIBC_2.17+0x12f0>
  406efc:	add	x11, x11, #0x9e0
  406f00:	adrp	x12, 464000 <stdin@@GLIBC_2.17+0x12f0>
  406f04:	add	x12, x12, #0xa1c
  406f08:	adrp	x13, 464000 <stdin@@GLIBC_2.17+0x12f0>
  406f0c:	add	x13, x13, #0x1c0
  406f10:	adrp	x14, 469000 <stdin@@GLIBC_2.17+0x62f0>
  406f14:	add	x14, x14, #0xfa8
  406f18:	adrp	x15, 464000 <stdin@@GLIBC_2.17+0x12f0>
  406f1c:	add	x15, x15, #0x9f0
  406f20:	ldr	w16, [x8]
  406f24:	add	w16, w16, #0x1
  406f28:	stur	w16, [x29, #-8]
  406f2c:	ldrb	w16, [x9]
  406f30:	stur	x9, [x29, #-24]
  406f34:	stur	x10, [x29, #-32]
  406f38:	str	x11, [sp, #40]
  406f3c:	str	x12, [sp, #32]
  406f40:	str	x13, [sp, #24]
  406f44:	str	x14, [sp, #16]
  406f48:	str	x15, [sp, #8]
  406f4c:	tbnz	w16, #0, 406f54 <ferror@plt+0x5204>
  406f50:	b	406f7c <ferror@plt+0x522c>
  406f54:	ldur	x8, [x29, #-32]
  406f58:	ldr	w9, [x8]
  406f5c:	ldr	x10, [sp, #40]
  406f60:	ldr	w11, [x10]
  406f64:	add	w9, w9, w11
  406f68:	add	w1, w9, #0x1
  406f6c:	adrp	x0, 428000 <ferror@plt+0x262b0>
  406f70:	add	x0, x0, #0x99
  406f74:	bl	410ce4 <ferror@plt+0xef94>
  406f78:	b	406f88 <ferror@plt+0x5238>
  406f7c:	adrp	x0, 428000 <ferror@plt+0x262b0>
  406f80:	add	x0, x0, #0xd6
  406f84:	bl	410800 <ferror@plt+0xeab0>
  406f88:	ldur	x8, [x29, #-32]
  406f8c:	ldr	w9, [x8]
  406f90:	add	w9, w9, #0x2
  406f94:	adrp	x10, 469000 <stdin@@GLIBC_2.17+0x62f0>
  406f98:	add	x10, x10, #0x2ac
  406f9c:	ldr	w11, [x10]
  406fa0:	cmp	w9, w11
  406fa4:	b.lt	406fb0 <ferror@plt+0x5260>  // b.tstop
  406fa8:	bl	41b70c <ferror@plt+0x199bc>
  406fac:	b	406f88 <ferror@plt+0x5238>
  406fb0:	ldr	x8, [sp, #32]
  406fb4:	ldr	w9, [x8]
  406fb8:	add	w9, w9, #0x1
  406fbc:	adrp	x10, 468000 <stdin@@GLIBC_2.17+0x52f0>
  406fc0:	add	x10, x10, #0xab0
  406fc4:	ldr	w11, [x10]
  406fc8:	cmp	w9, w11
  406fcc:	b.lt	406fd8 <ferror@plt+0x5288>  // b.tstop
  406fd0:	bl	403c94 <ferror@plt+0x1f44>
  406fd4:	b	406fb0 <ferror@plt+0x5260>
  406fd8:	ldur	x8, [x29, #-32]
  406fdc:	ldr	w9, [x8]
  406fe0:	add	w9, w9, #0x2
  406fe4:	ldr	x10, [sp, #24]
  406fe8:	ldr	x11, [x10]
  406fec:	ldr	x12, [sp, #32]
  406ff0:	ldr	w13, [x12]
  406ff4:	mov	w14, #0x1                   	// #1
  406ff8:	add	w13, w13, #0x1
  406ffc:	str	w9, [x11, w13, sxtw #2]
  407000:	ldur	w9, [x29, #-8]
  407004:	ldr	x11, [sp, #16]
  407008:	ldr	x15, [x11]
  40700c:	ldr	w13, [x8]
  407010:	add	w13, w13, #0x1
  407014:	str	w9, [x15, w13, sxtw #2]
  407018:	ldr	x15, [sp, #40]
  40701c:	ldr	w9, [x15]
  407020:	add	w9, w9, #0x1
  407024:	ldr	x16, [sp, #8]
  407028:	ldr	x17, [x16]
  40702c:	ldr	w13, [x8]
  407030:	add	w13, w13, #0x1
  407034:	str	w9, [x17, w13, sxtw #2]
  407038:	ldr	x17, [x16]
  40703c:	ldr	w9, [x8]
  407040:	add	w9, w9, #0x2
  407044:	str	w14, [x17, w9, sxtw #2]
  407048:	ldr	x17, [x11]
  40704c:	ldr	w9, [x8]
  407050:	add	w9, w9, #0x2
  407054:	mov	w13, wzr
  407058:	str	w13, [x17, w9, sxtw #2]
  40705c:	stur	wzr, [x29, #-4]
  407060:	ldur	w8, [x29, #-4]
  407064:	ldr	x9, [sp, #32]
  407068:	ldr	w10, [x9]
  40706c:	cmp	w8, w10
  407070:	b.gt	4070f8 <ferror@plt+0x53a8>
  407074:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  407078:	add	x8, x8, #0xd58
  40707c:	ldr	x8, [x8]
  407080:	ldursw	x9, [x29, #-4]
  407084:	mov	x10, #0x8                   	// #8
  407088:	mul	x9, x10, x9
  40708c:	ldr	w11, [x8, x9]
  407090:	stur	w11, [x29, #-12]
  407094:	ldr	x8, [sp, #24]
  407098:	ldr	x9, [x8]
  40709c:	ldursw	x10, [x29, #-4]
  4070a0:	ldr	w11, [x9, x10, lsl #2]
  4070a4:	stur	w11, [x29, #-16]
  4070a8:	ldr	x9, [sp, #8]
  4070ac:	ldr	x10, [x9]
  4070b0:	ldursw	x12, [x29, #-16]
  4070b4:	mov	w11, #0xffffffff            	// #-1
  4070b8:	str	w11, [x10, x12, lsl #2]
  4070bc:	ldr	x10, [x9]
  4070c0:	ldur	w11, [x29, #-16]
  4070c4:	subs	w11, w11, #0x1
  4070c8:	mov	w13, #0xfffffffe            	// #-2
  4070cc:	str	w13, [x10, w11, sxtw #2]
  4070d0:	ldur	w11, [x29, #-12]
  4070d4:	ldr	x10, [sp, #16]
  4070d8:	ldr	x12, [x10]
  4070dc:	ldur	w13, [x29, #-16]
  4070e0:	subs	w13, w13, #0x1
  4070e4:	str	w11, [x12, w13, sxtw #2]
  4070e8:	ldur	w8, [x29, #-4]
  4070ec:	add	w8, w8, #0x1
  4070f0:	stur	w8, [x29, #-4]
  4070f4:	b	407060 <ferror@plt+0x5310>
  4070f8:	stur	wzr, [x29, #-4]
  4070fc:	ldur	w8, [x29, #-4]
  407100:	ldur	x9, [x29, #-32]
  407104:	ldr	w10, [x9]
  407108:	cmp	w8, w10
  40710c:	b.gt	407238 <ferror@plt+0x54e8>
  407110:	ldr	x8, [sp, #8]
  407114:	ldr	x9, [x8]
  407118:	ldursw	x10, [x29, #-4]
  40711c:	ldr	w11, [x9, x10, lsl #2]
  407120:	mov	w12, #0xffffffff            	// #-1
  407124:	cmp	w11, w12
  407128:	b.ne	40715c <ferror@plt+0x540c>  // b.any
  40712c:	ldr	x8, [sp, #24]
  407130:	ldr	x9, [x8]
  407134:	ldr	x10, [sp, #32]
  407138:	ldr	w11, [x10]
  40713c:	add	w11, w11, #0x1
  407140:	ldr	w11, [x9, w11, sxtw #2]
  407144:	ldur	w12, [x29, #-4]
  407148:	subs	w1, w11, w12
  40714c:	mov	w11, wzr
  407150:	mov	w0, w11
  407154:	bl	411c14 <ferror@plt+0xfec4>
  407158:	b	407228 <ferror@plt+0x54d8>
  40715c:	ldr	x8, [sp, #8]
  407160:	ldr	x9, [x8]
  407164:	ldursw	x10, [x29, #-4]
  407168:	ldr	w11, [x9, x10, lsl #2]
  40716c:	mov	w12, #0xfffffffe            	// #-2
  407170:	cmp	w11, w12
  407174:	b.ne	407198 <ferror@plt+0x5448>  // b.any
  407178:	ldr	x8, [sp, #16]
  40717c:	ldr	x9, [x8]
  407180:	ldursw	x10, [x29, #-4]
  407184:	ldr	w1, [x9, x10, lsl #2]
  407188:	mov	w11, wzr
  40718c:	mov	w0, w11
  407190:	bl	411c14 <ferror@plt+0xfec4>
  407194:	b	407228 <ferror@plt+0x54d8>
  407198:	ldr	x8, [sp, #8]
  40719c:	ldr	x9, [x8]
  4071a0:	ldursw	x10, [x29, #-4]
  4071a4:	ldr	w11, [x9, x10, lsl #2]
  4071a8:	ldr	x9, [sp, #40]
  4071ac:	ldr	w12, [x9]
  4071b0:	cmp	w11, w12
  4071b4:	b.gt	4071cc <ferror@plt+0x547c>
  4071b8:	ldr	x8, [sp, #8]
  4071bc:	ldr	x9, [x8]
  4071c0:	ldursw	x10, [x29, #-4]
  4071c4:	ldr	w11, [x9, x10, lsl #2]
  4071c8:	cbnz	w11, 4071e0 <ferror@plt+0x5490>
  4071cc:	mov	w8, wzr
  4071d0:	mov	w0, w8
  4071d4:	mov	w1, w8
  4071d8:	bl	411c14 <ferror@plt+0xfec4>
  4071dc:	b	407228 <ferror@plt+0x54d8>
  4071e0:	ldr	x8, [sp, #8]
  4071e4:	ldr	x9, [x8]
  4071e8:	ldursw	x10, [x29, #-4]
  4071ec:	ldr	w0, [x9, x10, lsl #2]
  4071f0:	ldr	x9, [sp, #24]
  4071f4:	ldr	x10, [x9]
  4071f8:	ldr	x11, [sp, #16]
  4071fc:	ldr	x12, [x11]
  407200:	ldursw	x13, [x29, #-4]
  407204:	ldrsw	x12, [x12, x13, lsl #2]
  407208:	ldr	w14, [x10, x12, lsl #2]
  40720c:	ldur	w15, [x29, #-4]
  407210:	ldr	x10, [x8]
  407214:	ldursw	x12, [x29, #-4]
  407218:	ldr	w16, [x10, x12, lsl #2]
  40721c:	subs	w15, w15, w16
  407220:	subs	w1, w14, w15
  407224:	bl	411c14 <ferror@plt+0xfec4>
  407228:	ldur	w8, [x29, #-4]
  40722c:	add	w8, w8, #0x1
  407230:	stur	w8, [x29, #-4]
  407234:	b	4070fc <ferror@plt+0x53ac>
  407238:	ldr	x8, [sp, #8]
  40723c:	ldr	x9, [x8]
  407240:	ldur	x10, [x29, #-32]
  407244:	ldr	w11, [x10]
  407248:	add	w11, w11, #0x1
  40724c:	ldr	w0, [x9, w11, sxtw #2]
  407250:	ldr	x9, [sp, #16]
  407254:	ldr	x12, [x9]
  407258:	ldr	w11, [x10]
  40725c:	add	w11, w11, #0x1
  407260:	ldr	w1, [x12, w11, sxtw #2]
  407264:	bl	411c14 <ferror@plt+0xfec4>
  407268:	ldr	x8, [sp, #8]
  40726c:	ldr	x9, [x8]
  407270:	ldur	x10, [x29, #-32]
  407274:	ldr	w11, [x10]
  407278:	add	w11, w11, #0x2
  40727c:	ldr	w0, [x9, w11, sxtw #2]
  407280:	ldr	x9, [sp, #16]
  407284:	ldr	x12, [x9]
  407288:	ldr	w11, [x10]
  40728c:	add	w11, w11, #0x2
  407290:	ldr	w1, [x12, w11, sxtw #2]
  407294:	bl	411c14 <ferror@plt+0xfec4>
  407298:	ldur	x8, [x29, #-24]
  40729c:	ldrb	w11, [x8]
  4072a0:	tbnz	w11, #0, 4072a8 <ferror@plt+0x5558>
  4072a4:	b	4072b4 <ferror@plt+0x5564>
  4072a8:	adrp	x0, 428000 <ferror@plt+0x262b0>
  4072ac:	add	x0, x0, #0x10c
  4072b0:	bl	410800 <ferror@plt+0xeab0>
  4072b4:	ldur	x8, [x29, #-24]
  4072b8:	ldrb	w9, [x8]
  4072bc:	tbnz	w9, #0, 4072c4 <ferror@plt+0x5574>
  4072c0:	b	4072ec <ferror@plt+0x559c>
  4072c4:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  4072c8:	add	x8, x8, #0x59c
  4072cc:	ldr	w9, [x8]
  4072d0:	mov	w10, #0x2                   	// #2
  4072d4:	mul	w9, w9, w10
  4072d8:	add	w1, w9, #0x1
  4072dc:	adrp	x0, 428000 <ferror@plt+0x262b0>
  4072e0:	add	x0, x0, #0x114
  4072e4:	bl	410ce4 <ferror@plt+0xef94>
  4072e8:	b	4072f8 <ferror@plt+0x55a8>
  4072ec:	adrp	x0, 428000 <ferror@plt+0x262b0>
  4072f0:	add	x0, x0, #0x152
  4072f4:	bl	410800 <ferror@plt+0xeab0>
  4072f8:	ldur	x8, [x29, #-24]
  4072fc:	ldrb	w9, [x8]
  407300:	tbnz	w9, #0, 407308 <ferror@plt+0x55b8>
  407304:	b	407368 <ferror@plt+0x5618>
  407308:	adrp	x0, 43f000 <ferror@plt+0x3d2b0>
  40730c:	add	x0, x0, #0xe11
  407310:	bl	410800 <ferror@plt+0xeab0>
  407314:	stur	wzr, [x29, #-4]
  407318:	ldur	w8, [x29, #-4]
  40731c:	adrp	x9, 467000 <stdin@@GLIBC_2.17+0x42f0>
  407320:	add	x9, x9, #0x59c
  407324:	ldr	w10, [x9]
  407328:	mov	w11, #0x2                   	// #2
  40732c:	mul	w10, w10, w11
  407330:	cmp	w8, w10
  407334:	b.gt	407364 <ferror@plt+0x5614>
  407338:	ldr	x8, [sp, #24]
  40733c:	ldr	x9, [x8]
  407340:	ldursw	x10, [x29, #-4]
  407344:	ldr	w1, [x9, x10, lsl #2]
  407348:	adrp	x0, 428000 <ferror@plt+0x262b0>
  40734c:	add	x0, x0, #0x18e
  407350:	bl	410ce4 <ferror@plt+0xef94>
  407354:	ldur	w8, [x29, #-4]
  407358:	add	w8, w8, #0x1
  40735c:	stur	w8, [x29, #-4]
  407360:	b	407318 <ferror@plt+0x55c8>
  407364:	bl	410728 <ferror@plt+0xe9d8>
  407368:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40736c:	add	x8, x8, #0x2ac
  407370:	ldr	w9, [x8]
  407374:	cbz	w9, 40737c <ferror@plt+0x562c>
  407378:	bl	407388 <ferror@plt+0x5638>
  40737c:	ldp	x29, x30, [sp, #80]
  407380:	add	sp, sp, #0x60
  407384:	ret
  407388:	sub	sp, sp, #0x60
  40738c:	stp	x29, x30, [sp, #80]
  407390:	add	x29, sp, #0x50
  407394:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  407398:	add	x8, x8, #0xc20
  40739c:	adrp	x1, 428000 <ferror@plt+0x262b0>
  4073a0:	add	x1, x1, #0x1a7
  4073a4:	mov	w9, #0x1                   	// #1
  4073a8:	adrp	x10, 462000 <ferror@plt+0x602b0>
  4073ac:	add	x10, x10, #0xd00
  4073b0:	adrp	x11, 469000 <stdin@@GLIBC_2.17+0x62f0>
  4073b4:	add	x11, x11, #0xad0
  4073b8:	stur	x8, [x29, #-24]
  4073bc:	stur	x1, [x29, #-32]
  4073c0:	stur	w9, [x29, #-36]
  4073c4:	str	x10, [sp, #32]
  4073c8:	str	x11, [sp, #24]
  4073cc:	bl	407570 <ferror@plt+0x5820>
  4073d0:	ldur	x8, [x29, #-24]
  4073d4:	ldr	w2, [x8]
  4073d8:	ldur	x1, [x29, #-32]
  4073dc:	bl	411134 <ferror@plt+0xf3e4>
  4073e0:	ldur	w9, [x29, #-36]
  4073e4:	stur	w9, [x29, #-4]
  4073e8:	ldur	w8, [x29, #-4]
  4073ec:	ldur	x9, [x29, #-24]
  4073f0:	ldr	w10, [x9]
  4073f4:	cmp	w8, w10
  4073f8:	b.ge	40746c <ferror@plt+0x571c>  // b.tcont
  4073fc:	ldursw	x8, [x29, #-4]
  407400:	ldr	x9, [sp, #24]
  407404:	ldr	w10, [x9, x8, lsl #2]
  407408:	cmp	w10, #0x0
  40740c:	cset	w10, ge  // ge = tcont
  407410:	tbnz	w10, #0, 407430 <ferror@plt+0x56e0>
  407414:	ldursw	x8, [x29, #-4]
  407418:	ldr	x9, [sp, #24]
  40741c:	ldr	w10, [x9, x8, lsl #2]
  407420:	mov	w11, wzr
  407424:	subs	w10, w11, w10
  407428:	str	w10, [sp, #20]
  40742c:	b	407440 <ferror@plt+0x56f0>
  407430:	ldursw	x8, [x29, #-4]
  407434:	ldr	x9, [sp, #24]
  407438:	ldr	w10, [x9, x8, lsl #2]
  40743c:	str	w10, [sp, #20]
  407440:	ldr	w8, [sp, #20]
  407444:	ldursw	x9, [x29, #-4]
  407448:	ldr	x10, [sp, #24]
  40744c:	str	w8, [x10, x9, lsl #2]
  407450:	ldursw	x9, [x29, #-4]
  407454:	ldr	w0, [x10, x9, lsl #2]
  407458:	bl	410d1c <ferror@plt+0xefcc>
  40745c:	ldur	w8, [x29, #-4]
  407460:	add	w8, w8, #0x1
  407464:	stur	w8, [x29, #-4]
  407468:	b	4073e8 <ferror@plt+0x5698>
  40746c:	bl	410728 <ferror@plt+0xe9d8>
  407470:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  407474:	add	x8, x8, #0x2c8
  407478:	ldr	w9, [x8]
  40747c:	cbz	w9, 407564 <ferror@plt+0x5814>
  407480:	adrp	x0, 428000 <ferror@plt+0x262b0>
  407484:	add	x0, x0, #0x1ad
  407488:	bl	401d10 <gettext@plt>
  40748c:	ldr	x8, [sp, #32]
  407490:	ldr	x1, [x8]
  407494:	bl	4018b0 <fputs@plt>
  407498:	ldur	x8, [x29, #-24]
  40749c:	ldr	w9, [x8]
  4074a0:	mov	w10, #0x8                   	// #8
  4074a4:	sdiv	w9, w9, w10
  4074a8:	stur	w9, [x29, #-12]
  4074ac:	stur	wzr, [x29, #-8]
  4074b0:	ldur	w8, [x29, #-8]
  4074b4:	ldur	w9, [x29, #-12]
  4074b8:	cmp	w8, w9
  4074bc:	b.ge	407564 <ferror@plt+0x5814>  // b.tcont
  4074c0:	ldur	w8, [x29, #-8]
  4074c4:	stur	w8, [x29, #-4]
  4074c8:	ldur	w8, [x29, #-4]
  4074cc:	ldur	x9, [x29, #-24]
  4074d0:	ldr	w10, [x9]
  4074d4:	cmp	w8, w10
  4074d8:	b.ge	407544 <ferror@plt+0x57f4>  // b.tcont
  4074dc:	ldr	x8, [sp, #32]
  4074e0:	ldr	x0, [x8]
  4074e4:	ldur	w9, [x29, #-4]
  4074e8:	str	x0, [sp, #8]
  4074ec:	mov	w0, w9
  4074f0:	bl	4104ec <ferror@plt+0xe79c>
  4074f4:	ldursw	x8, [x29, #-4]
  4074f8:	ldr	x10, [sp, #24]
  4074fc:	ldr	w3, [x10, x8, lsl #2]
  407500:	ldr	x8, [sp, #8]
  407504:	str	x0, [sp]
  407508:	mov	x0, x8
  40750c:	adrp	x1, 428000 <ferror@plt+0x262b0>
  407510:	add	x1, x1, #0x1c6
  407514:	ldr	x2, [sp]
  407518:	bl	401d20 <fprintf@plt>
  40751c:	ldr	x8, [sp, #32]
  407520:	ldr	x1, [x8]
  407524:	mov	w9, #0x20                  	// #32
  407528:	mov	w0, w9
  40752c:	bl	401920 <putc@plt>
  407530:	ldur	w8, [x29, #-4]
  407534:	ldur	w9, [x29, #-12]
  407538:	add	w8, w8, w9
  40753c:	stur	w8, [x29, #-4]
  407540:	b	4074c8 <ferror@plt+0x5778>
  407544:	ldr	x8, [sp, #32]
  407548:	ldr	x1, [x8]
  40754c:	mov	w0, #0xa                   	// #10
  407550:	bl	401920 <putc@plt>
  407554:	ldur	w8, [x29, #-8]
  407558:	add	w8, w8, #0x1
  40755c:	stur	w8, [x29, #-8]
  407560:	b	4074b0 <ferror@plt+0x5760>
  407564:	ldp	x29, x30, [sp, #80]
  407568:	add	sp, sp, #0x60
  40756c:	ret
  407570:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  407574:	add	x8, x8, #0x9e8
  407578:	adrp	x9, 42a000 <ferror@plt+0x282b0>
  40757c:	add	x9, x9, #0xff
  407580:	adrp	x10, 42a000 <ferror@plt+0x282b0>
  407584:	add	x10, x10, #0x129
  407588:	ldrb	w11, [x8]
  40758c:	tst	w11, #0x1
  407590:	csel	x0, x9, x10, ne  // ne = any
  407594:	ret
  407598:	sub	sp, sp, #0x50
  40759c:	stp	x29, x30, [sp, #64]
  4075a0:	add	x29, sp, #0x40
  4075a4:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  4075a8:	add	x8, x8, #0xaa4
  4075ac:	adrp	x9, 428000 <ferror@plt+0x262b0>
  4075b0:	add	x9, x9, #0x1f7
  4075b4:	adrp	x10, 462000 <ferror@plt+0x602b0>
  4075b8:	add	x10, x10, #0xe38
  4075bc:	adrp	x11, 437000 <ferror@plt+0x352b0>
  4075c0:	add	x11, x11, #0x46a
  4075c4:	adrp	x12, 467000 <stdin@@GLIBC_2.17+0x42f0>
  4075c8:	add	x12, x12, #0x9a4
  4075cc:	adrp	x13, 437000 <ferror@plt+0x352b0>
  4075d0:	add	x13, x13, #0x2a0
  4075d4:	adrp	x14, 428000 <ferror@plt+0x262b0>
  4075d8:	add	x14, x14, #0x4d3
  4075dc:	adrp	x15, 439000 <ferror@plt+0x372b0>
  4075e0:	add	x15, x15, #0xafc
  4075e4:	ldr	w16, [x8]
  4075e8:	stur	x9, [x29, #-8]
  4075ec:	stur	x10, [x29, #-16]
  4075f0:	stur	x11, [x29, #-24]
  4075f4:	str	x12, [sp, #32]
  4075f8:	str	x13, [sp, #24]
  4075fc:	str	x14, [sp, #16]
  407600:	str	x15, [sp, #8]
  407604:	cbz	w16, 407618 <ferror@plt+0x58c8>
  407608:	adrp	x0, 428000 <ferror@plt+0x262b0>
  40760c:	add	x0, x0, #0x1d1
  407610:	bl	406ddc <ferror@plt+0x508c>
  407614:	b	4079d0 <ferror@plt+0x5c80>
  407618:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40761c:	add	x8, x8, #0x9dc
  407620:	ldr	w9, [x8]
  407624:	cbz	w9, 407634 <ferror@plt+0x58e4>
  407628:	ldur	x0, [x29, #-8]
  40762c:	bl	406ddc <ferror@plt+0x508c>
  407630:	b	4079d0 <ferror@plt+0x5c80>
  407634:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  407638:	add	x8, x8, #0xb20
  40763c:	ldr	w9, [x8]
  407640:	cbz	w9, 407948 <ferror@plt+0x5bf8>
  407644:	adrp	x0, 428000 <ferror@plt+0x262b0>
  407648:	add	x0, x0, #0x21d
  40764c:	bl	406ddc <ferror@plt+0x508c>
  407650:	adrp	x0, 428000 <ferror@plt+0x262b0>
  407654:	add	x0, x0, #0x247
  407658:	bl	406ddc <ferror@plt+0x508c>
  40765c:	ldr	x8, [sp, #32]
  407660:	ldr	w9, [x8]
  407664:	cbnz	w9, 407674 <ferror@plt+0x5924>
  407668:	adrp	x0, 428000 <ferror@plt+0x262b0>
  40766c:	add	x0, x0, #0x272
  407670:	bl	410800 <ferror@plt+0xeab0>
  407674:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  407678:	add	x8, x8, #0x2b0
  40767c:	ldr	w9, [x8]
  407680:	cbz	w9, 407690 <ferror@plt+0x5940>
  407684:	adrp	x0, 428000 <ferror@plt+0x262b0>
  407688:	add	x0, x0, #0x296
  40768c:	bl	410800 <ferror@plt+0xeab0>
  407690:	ldr	x8, [sp, #32]
  407694:	ldr	w9, [x8]
  407698:	cbnz	w9, 4076a8 <ferror@plt+0x5958>
  40769c:	adrp	x0, 42a000 <ferror@plt+0x282b0>
  4076a0:	add	x0, x0, #0xedd
  4076a4:	bl	410800 <ferror@plt+0xeab0>
  4076a8:	adrp	x0, 428000 <ferror@plt+0x262b0>
  4076ac:	add	x0, x0, #0x2cf
  4076b0:	bl	406ddc <ferror@plt+0x508c>
  4076b4:	ldur	x8, [x29, #-16]
  4076b8:	ldr	w9, [x8]
  4076bc:	add	w9, w9, #0x1
  4076c0:	str	w9, [x8]
  4076c4:	ldr	x0, [sp, #24]
  4076c8:	bl	406ddc <ferror@plt+0x508c>
  4076cc:	adrp	x0, 428000 <ferror@plt+0x262b0>
  4076d0:	add	x0, x0, #0x304
  4076d4:	bl	406ddc <ferror@plt+0x508c>
  4076d8:	ldur	x8, [x29, #-16]
  4076dc:	ldr	w9, [x8]
  4076e0:	add	w9, w9, #0x1
  4076e4:	str	w9, [x8]
  4076e8:	ldr	x0, [sp, #24]
  4076ec:	bl	406ddc <ferror@plt+0x508c>
  4076f0:	adrp	x0, 428000 <ferror@plt+0x262b0>
  4076f4:	add	x0, x0, #0x348
  4076f8:	bl	406ddc <ferror@plt+0x508c>
  4076fc:	ldr	x8, [sp, #32]
  407700:	ldr	w9, [x8]
  407704:	cbz	w9, 4078b0 <ferror@plt+0x5b60>
  407708:	adrp	x0, 428000 <ferror@plt+0x262b0>
  40770c:	add	x0, x0, #0x36a
  407710:	bl	406ddc <ferror@plt+0x508c>
  407714:	adrp	x0, 428000 <ferror@plt+0x262b0>
  407718:	add	x0, x0, #0x391
  40771c:	bl	406ddc <ferror@plt+0x508c>
  407720:	ldur	x8, [x29, #-16]
  407724:	ldr	w9, [x8]
  407728:	add	w9, w9, #0x1
  40772c:	str	w9, [x8]
  407730:	ldr	x0, [sp, #24]
  407734:	bl	406ddc <ferror@plt+0x508c>
  407738:	adrp	x0, 428000 <ferror@plt+0x262b0>
  40773c:	add	x0, x0, #0x3b9
  407740:	bl	406ddc <ferror@plt+0x508c>
  407744:	ldur	x8, [x29, #-16]
  407748:	ldr	w9, [x8]
  40774c:	add	w9, w9, #0x1
  407750:	str	w9, [x8]
  407754:	ldr	x0, [sp, #24]
  407758:	bl	406ddc <ferror@plt+0x508c>
  40775c:	adrp	x0, 428000 <ferror@plt+0x262b0>
  407760:	add	x0, x0, #0x3eb
  407764:	bl	406ddc <ferror@plt+0x508c>
  407768:	adrp	x0, 428000 <ferror@plt+0x262b0>
  40776c:	add	x0, x0, #0x411
  407770:	bl	406ddc <ferror@plt+0x508c>
  407774:	ldr	x0, [sp, #8]
  407778:	bl	406ddc <ferror@plt+0x508c>
  40777c:	ldur	x0, [x29, #-24]
  407780:	bl	406ddc <ferror@plt+0x508c>
  407784:	ldur	x8, [x29, #-16]
  407788:	ldr	w9, [x8]
  40778c:	subs	w9, w9, #0x1
  407790:	str	w9, [x8]
  407794:	ldur	x0, [x29, #-24]
  407798:	bl	406ddc <ferror@plt+0x508c>
  40779c:	ldur	x8, [x29, #-16]
  4077a0:	ldr	w9, [x8]
  4077a4:	subs	w9, w9, #0x1
  4077a8:	str	w9, [x8]
  4077ac:	adrp	x0, 428000 <ferror@plt+0x262b0>
  4077b0:	add	x0, x0, #0x433
  4077b4:	bl	406ddc <ferror@plt+0x508c>
  4077b8:	ldur	x8, [x29, #-16]
  4077bc:	ldr	w9, [x8]
  4077c0:	add	w9, w9, #0x1
  4077c4:	str	w9, [x8]
  4077c8:	ldr	x0, [sp, #24]
  4077cc:	bl	406ddc <ferror@plt+0x508c>
  4077d0:	adrp	x0, 428000 <ferror@plt+0x262b0>
  4077d4:	add	x0, x0, #0x459
  4077d8:	bl	406ddc <ferror@plt+0x508c>
  4077dc:	adrp	x0, 428000 <ferror@plt+0x262b0>
  4077e0:	add	x0, x0, #0x498
  4077e4:	bl	406ddc <ferror@plt+0x508c>
  4077e8:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  4077ec:	add	x8, x8, #0xa20
  4077f0:	ldr	w9, [x8]
  4077f4:	cbz	w9, 407818 <ferror@plt+0x5ac8>
  4077f8:	ldr	x0, [sp, #16]
  4077fc:	bl	406ddc <ferror@plt+0x508c>
  407800:	adrp	x0, 428000 <ferror@plt+0x262b0>
  407804:	add	x0, x0, #0x4f0
  407808:	bl	406ddc <ferror@plt+0x508c>
  40780c:	adrp	x0, 428000 <ferror@plt+0x262b0>
  407810:	add	x0, x0, #0x51a
  407814:	bl	406ddc <ferror@plt+0x508c>
  407818:	ldur	x0, [x29, #-24]
  40781c:	bl	406ddc <ferror@plt+0x508c>
  407820:	ldur	x8, [x29, #-16]
  407824:	ldr	w9, [x8]
  407828:	subs	w9, w9, #0x1
  40782c:	str	w9, [x8]
  407830:	adrp	x0, 437000 <ferror@plt+0x352b0>
  407834:	add	x0, x0, #0x470
  407838:	bl	406ddc <ferror@plt+0x508c>
  40783c:	ldur	x8, [x29, #-16]
  407840:	ldr	w9, [x8]
  407844:	add	w9, w9, #0x1
  407848:	str	w9, [x8]
  40784c:	ldr	x0, [sp, #24]
  407850:	bl	406ddc <ferror@plt+0x508c>
  407854:	ldr	x0, [sp, #16]
  407858:	bl	406ddc <ferror@plt+0x508c>
  40785c:	adrp	x0, 428000 <ferror@plt+0x262b0>
  407860:	add	x0, x0, #0x4f0
  407864:	bl	406ddc <ferror@plt+0x508c>
  407868:	adrp	x0, 428000 <ferror@plt+0x262b0>
  40786c:	add	x0, x0, #0x51a
  407870:	bl	406ddc <ferror@plt+0x508c>
  407874:	ldr	x0, [sp, #8]
  407878:	bl	406ddc <ferror@plt+0x508c>
  40787c:	ldur	x0, [x29, #-24]
  407880:	bl	406ddc <ferror@plt+0x508c>
  407884:	ldur	x8, [x29, #-16]
  407888:	ldr	w9, [x8]
  40788c:	subs	w9, w9, #0x1
  407890:	str	w9, [x8]
  407894:	adrp	x0, 428000 <ferror@plt+0x262b0>
  407898:	add	x0, x0, #0x53a
  40789c:	bl	406ddc <ferror@plt+0x508c>
  4078a0:	adrp	x0, 428000 <ferror@plt+0x262b0>
  4078a4:	add	x0, x0, #0x549
  4078a8:	bl	406ddc <ferror@plt+0x508c>
  4078ac:	b	4078f0 <ferror@plt+0x5ba0>
  4078b0:	ldur	x8, [x29, #-16]
  4078b4:	ldr	w9, [x8]
  4078b8:	add	w9, w9, #0x1
  4078bc:	str	w9, [x8]
  4078c0:	ldr	x0, [sp, #24]
  4078c4:	bl	406ddc <ferror@plt+0x508c>
  4078c8:	ldr	x0, [sp, #16]
  4078cc:	bl	406ddc <ferror@plt+0x508c>
  4078d0:	ldr	x0, [sp, #8]
  4078d4:	bl	406ddc <ferror@plt+0x508c>
  4078d8:	ldur	x0, [x29, #-24]
  4078dc:	bl	406ddc <ferror@plt+0x508c>
  4078e0:	ldur	x8, [x29, #-16]
  4078e4:	ldr	w9, [x8]
  4078e8:	subs	w9, w9, #0x1
  4078ec:	str	w9, [x8]
  4078f0:	ldur	x0, [x29, #-24]
  4078f4:	bl	406ddc <ferror@plt+0x508c>
  4078f8:	ldur	x8, [x29, #-16]
  4078fc:	ldr	w9, [x8]
  407900:	subs	w9, w9, #0x1
  407904:	str	w9, [x8]
  407908:	adrp	x0, 428000 <ferror@plt+0x262b0>
  40790c:	add	x0, x0, #0x559
  407910:	bl	406ddc <ferror@plt+0x508c>
  407914:	adrp	x0, 428000 <ferror@plt+0x262b0>
  407918:	add	x0, x0, #0x21d
  40791c:	bl	406ddc <ferror@plt+0x508c>
  407920:	adrp	x0, 428000 <ferror@plt+0x262b0>
  407924:	add	x0, x0, #0x247
  407928:	bl	406ddc <ferror@plt+0x508c>
  40792c:	ldur	x0, [x29, #-24]
  407930:	bl	406ddc <ferror@plt+0x508c>
  407934:	ldur	x8, [x29, #-16]
  407938:	ldr	w9, [x8]
  40793c:	subs	w9, w9, #0x1
  407940:	str	w9, [x8]
  407944:	b	4079d0 <ferror@plt+0x5c80>
  407948:	ldur	x0, [x29, #-8]
  40794c:	bl	406ddc <ferror@plt+0x508c>
  407950:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  407954:	add	x8, x8, #0x590
  407958:	ldr	w9, [x8]
  40795c:	cbz	w9, 4079d0 <ferror@plt+0x5c80>
  407960:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  407964:	add	x8, x8, #0xb20
  407968:	ldr	w9, [x8]
  40796c:	cbnz	w9, 4079d0 <ferror@plt+0x5c80>
  407970:	adrp	x0, 428000 <ferror@plt+0x262b0>
  407974:	add	x0, x0, #0x562
  407978:	bl	406ddc <ferror@plt+0x508c>
  40797c:	ldur	x8, [x29, #-16]
  407980:	ldr	w9, [x8]
  407984:	add	w9, w9, #0x1
  407988:	str	w9, [x8]
  40798c:	adrp	x0, 428000 <ferror@plt+0x262b0>
  407990:	add	x0, x0, #0x575
  407994:	bl	406ddc <ferror@plt+0x508c>
  407998:	adrp	x0, 428000 <ferror@plt+0x262b0>
  40799c:	add	x0, x0, #0x41
  4079a0:	bl	406ddc <ferror@plt+0x508c>
  4079a4:	adrp	x0, 428000 <ferror@plt+0x262b0>
  4079a8:	add	x0, x0, #0x67
  4079ac:	bl	406ddc <ferror@plt+0x508c>
  4079b0:	ldur	x0, [x29, #-8]
  4079b4:	bl	406ddc <ferror@plt+0x508c>
  4079b8:	ldur	x0, [x29, #-24]
  4079bc:	bl	406ddc <ferror@plt+0x508c>
  4079c0:	ldur	x8, [x29, #-16]
  4079c4:	ldr	w9, [x8]
  4079c8:	subs	w9, w9, #0x1
  4079cc:	str	w9, [x8]
  4079d0:	ldp	x29, x30, [sp, #64]
  4079d4:	add	sp, sp, #0x50
  4079d8:	ret
  4079dc:	sub	sp, sp, #0x70
  4079e0:	stp	x29, x30, [sp, #96]
  4079e4:	add	x29, sp, #0x60
  4079e8:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  4079ec:	add	x8, x8, #0x298
  4079f0:	mov	w9, #0x1                   	// #1
  4079f4:	mov	x10, xzr
  4079f8:	mov	x0, #0x1                   	// #1
  4079fc:	mov	x1, #0x18                  	// #24
  407a00:	adrp	x11, 464000 <stdin@@GLIBC_2.17+0x12f0>
  407a04:	add	x11, x11, #0xa1c
  407a08:	mov	x12, #0x4                   	// #4
  407a0c:	adrp	x13, 466000 <stdin@@GLIBC_2.17+0x32f0>
  407a10:	add	x13, x13, #0xd58
  407a14:	adrp	x14, 466000 <stdin@@GLIBC_2.17+0x32f0>
  407a18:	add	x14, x14, #0xaa8
  407a1c:	ldr	w15, [x8]
  407a20:	add	w15, w15, #0x1
  407a24:	stur	w15, [x29, #-8]
  407a28:	stur	x10, [x29, #-24]
  407a2c:	stur	w9, [x29, #-32]
  407a30:	stur	x11, [x29, #-40]
  407a34:	str	x12, [sp, #48]
  407a38:	str	x13, [sp, #40]
  407a3c:	str	x14, [sp, #32]
  407a40:	bl	401a60 <calloc@plt>
  407a44:	stur	x0, [x29, #-16]
  407a48:	ldur	x0, [x29, #-16]
  407a4c:	ldur	w1, [x29, #-32]
  407a50:	bl	419248 <ferror@plt+0x174f8>
  407a54:	ldur	x8, [x29, #-16]
  407a58:	ldrh	w9, [x8, #2]
  407a5c:	orr	w9, w9, #0x4
  407a60:	strh	w9, [x8, #2]
  407a64:	ldur	x8, [x29, #-16]
  407a68:	str	wzr, [x8, #4]
  407a6c:	ldur	x8, [x29, #-40]
  407a70:	ldr	w9, [x8]
  407a74:	add	w9, w9, #0x1
  407a78:	ldur	x10, [x29, #-16]
  407a7c:	mov	x11, #0x8                   	// #8
  407a80:	str	w9, [x10, #8]
  407a84:	ldur	x10, [x29, #-16]
  407a88:	ldr	w9, [x10, #8]
  407a8c:	mov	w2, w9
  407a90:	mov	x0, x2
  407a94:	ldr	x1, [sp, #48]
  407a98:	str	x11, [sp, #24]
  407a9c:	bl	401a60 <calloc@plt>
  407aa0:	stur	x0, [x29, #-24]
  407aa4:	ldur	x8, [x29, #-16]
  407aa8:	str	x0, [x8, #16]
  407aac:	ldur	w9, [x29, #-8]
  407ab0:	ldr	x8, [sp, #40]
  407ab4:	ldr	x10, [x8]
  407ab8:	ldr	x11, [sp, #32]
  407abc:	ldrsw	x12, [x11]
  407ac0:	ldr	x13, [sp, #24]
  407ac4:	mul	x12, x13, x12
  407ac8:	str	w9, [x10, x12]
  407acc:	ldur	w9, [x29, #-32]
  407ad0:	stur	w9, [x29, #-4]
  407ad4:	ldur	w8, [x29, #-4]
  407ad8:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  407adc:	add	x9, x9, #0xa1c
  407ae0:	ldr	w10, [x9]
  407ae4:	cmp	w8, w10
  407ae8:	b.gt	407b80 <ferror@plt+0x5e30>
  407aec:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  407af0:	add	x8, x8, #0xd58
  407af4:	ldr	x8, [x8]
  407af8:	ldursw	x9, [x29, #-4]
  407afc:	mov	x10, #0x8                   	// #8
  407b00:	mul	x9, x10, x9
  407b04:	ldr	w11, [x8, x9]
  407b08:	stur	w11, [x29, #-28]
  407b0c:	ldur	w11, [x29, #-28]
  407b10:	ldur	x8, [x29, #-24]
  407b14:	ldursw	x9, [x29, #-4]
  407b18:	str	w11, [x8, x9, lsl #2]
  407b1c:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  407b20:	add	x8, x8, #0x2c8
  407b24:	ldr	w11, [x8]
  407b28:	cbz	w11, 407b70 <ferror@plt+0x5e20>
  407b2c:	ldur	w8, [x29, #-28]
  407b30:	cbz	w8, 407b70 <ferror@plt+0x5e20>
  407b34:	adrp	x8, 462000 <ferror@plt+0x602b0>
  407b38:	add	x8, x8, #0xd00
  407b3c:	ldr	x0, [x8]
  407b40:	adrp	x8, 428000 <ferror@plt+0x262b0>
  407b44:	add	x8, x8, #0x58d
  407b48:	str	x0, [sp, #16]
  407b4c:	mov	x0, x8
  407b50:	bl	401d10 <gettext@plt>
  407b54:	ldur	w2, [x29, #-4]
  407b58:	ldur	w3, [x29, #-28]
  407b5c:	ldr	x8, [sp, #16]
  407b60:	str	x0, [sp, #8]
  407b64:	mov	x0, x8
  407b68:	ldr	x1, [sp, #8]
  407b6c:	bl	401d20 <fprintf@plt>
  407b70:	ldur	w8, [x29, #-4]
  407b74:	add	w8, w8, #0x1
  407b78:	stur	w8, [x29, #-4]
  407b7c:	b	407ad4 <ferror@plt+0x5d84>
  407b80:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  407b84:	add	x8, x8, #0xaa4
  407b88:	ldr	w9, [x8]
  407b8c:	adrp	x8, 427000 <ferror@plt+0x252b0>
  407b90:	add	x8, x8, #0xa66
  407b94:	adrp	x10, 427000 <ferror@plt+0x252b0>
  407b98:	add	x10, x10, #0xa59
  407b9c:	cmp	w9, #0x0
  407ba0:	csel	x2, x10, x8, ne  // ne = any
  407ba4:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x12f0>
  407ba8:	add	x0, x0, #0x168
  407bac:	adrp	x1, 428000 <ferror@plt+0x262b0>
  407bb0:	add	x1, x1, #0x5a7
  407bb4:	bl	401f18 <ferror@plt+0x1c8>
  407bb8:	ldur	x8, [x29, #-16]
  407bbc:	mov	x0, x8
  407bc0:	ldp	x29, x30, [sp, #96]
  407bc4:	add	sp, sp, #0x70
  407bc8:	ret
  407bcc:	sub	sp, sp, #0x40
  407bd0:	stp	x29, x30, [sp, #48]
  407bd4:	add	x29, sp, #0x30
  407bd8:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  407bdc:	add	x8, x8, #0x298
  407be0:	adrp	x9, 466000 <stdin@@GLIBC_2.17+0x32f0>
  407be4:	add	x9, x9, #0xaa4
  407be8:	ldr	w10, [x8]
  407bec:	add	w10, w10, #0x1
  407bf0:	stur	w10, [x29, #-8]
  407bf4:	ldr	w10, [x9]
  407bf8:	cbz	w10, 407c08 <ferror@plt+0x5eb8>
  407bfc:	bl	407d34 <ferror@plt+0x5fe4>
  407c00:	str	x0, [sp, #24]
  407c04:	b	407c10 <ferror@plt+0x5ec0>
  407c08:	bl	407d5c <ferror@plt+0x600c>
  407c0c:	str	x0, [sp, #24]
  407c10:	ldr	x8, [sp, #24]
  407c14:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  407c18:	add	x9, x9, #0xa1c
  407c1c:	ldr	w10, [x9]
  407c20:	mov	w11, #0x1                   	// #1
  407c24:	add	w2, w10, #0x1
  407c28:	mov	x0, x8
  407c2c:	adrp	x1, 428000 <ferror@plt+0x262b0>
  407c30:	add	x1, x1, #0x5db
  407c34:	str	w11, [sp, #20]
  407c38:	bl	411134 <ferror@plt+0xf3e4>
  407c3c:	ldur	w10, [x29, #-8]
  407c40:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  407c44:	add	x8, x8, #0xd58
  407c48:	ldr	x8, [x8]
  407c4c:	adrp	x9, 466000 <stdin@@GLIBC_2.17+0x32f0>
  407c50:	add	x9, x9, #0xaa8
  407c54:	ldrsw	x9, [x9]
  407c58:	mov	x12, #0x8                   	// #8
  407c5c:	mul	x9, x12, x9
  407c60:	str	w10, [x8, x9]
  407c64:	ldr	w10, [sp, #20]
  407c68:	stur	w10, [x29, #-4]
  407c6c:	ldur	w8, [x29, #-4]
  407c70:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  407c74:	add	x9, x9, #0xa1c
  407c78:	ldr	w10, [x9]
  407c7c:	cmp	w8, w10
  407c80:	b.gt	407d10 <ferror@plt+0x5fc0>
  407c84:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  407c88:	add	x8, x8, #0xd58
  407c8c:	ldr	x8, [x8]
  407c90:	ldursw	x9, [x29, #-4]
  407c94:	mov	x10, #0x8                   	// #8
  407c98:	mul	x9, x10, x9
  407c9c:	ldr	w11, [x8, x9]
  407ca0:	stur	w11, [x29, #-12]
  407ca4:	ldur	w0, [x29, #-12]
  407ca8:	bl	410d1c <ferror@plt+0xefcc>
  407cac:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  407cb0:	add	x8, x8, #0x2c8
  407cb4:	ldr	w11, [x8]
  407cb8:	cbz	w11, 407d00 <ferror@plt+0x5fb0>
  407cbc:	ldur	w8, [x29, #-12]
  407cc0:	cbz	w8, 407d00 <ferror@plt+0x5fb0>
  407cc4:	adrp	x8, 462000 <ferror@plt+0x602b0>
  407cc8:	add	x8, x8, #0xd00
  407ccc:	ldr	x0, [x8]
  407cd0:	adrp	x8, 428000 <ferror@plt+0x262b0>
  407cd4:	add	x8, x8, #0x58d
  407cd8:	str	x0, [sp, #8]
  407cdc:	mov	x0, x8
  407ce0:	bl	401d10 <gettext@plt>
  407ce4:	ldur	w2, [x29, #-4]
  407ce8:	ldur	w3, [x29, #-12]
  407cec:	ldr	x8, [sp, #8]
  407cf0:	str	x0, [sp]
  407cf4:	mov	x0, x8
  407cf8:	ldr	x1, [sp]
  407cfc:	bl	401d20 <fprintf@plt>
  407d00:	ldur	w8, [x29, #-4]
  407d04:	add	w8, w8, #0x1
  407d08:	stur	w8, [x29, #-4]
  407d0c:	b	407c6c <ferror@plt+0x5f1c>
  407d10:	bl	410728 <ferror@plt+0xe9d8>
  407d14:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  407d18:	add	x8, x8, #0x2ac
  407d1c:	ldr	w9, [x8]
  407d20:	cbz	w9, 407d28 <ferror@plt+0x5fd8>
  407d24:	bl	407388 <ferror@plt+0x5638>
  407d28:	ldp	x29, x30, [sp, #48]
  407d2c:	add	sp, sp, #0x40
  407d30:	ret
  407d34:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  407d38:	add	x8, x8, #0x9e8
  407d3c:	adrp	x9, 42a000 <ferror@plt+0x282b0>
  407d40:	add	x9, x9, #0x149
  407d44:	adrp	x10, 42a000 <ferror@plt+0x282b0>
  407d48:	add	x10, x10, #0x178
  407d4c:	ldrb	w11, [x8]
  407d50:	tst	w11, #0x1
  407d54:	csel	x0, x9, x10, ne  // ne = any
  407d58:	ret
  407d5c:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  407d60:	add	x8, x8, #0x9e8
  407d64:	adrp	x9, 42a000 <ferror@plt+0x282b0>
  407d68:	add	x9, x9, #0x19d
  407d6c:	adrp	x10, 42a000 <ferror@plt+0x282b0>
  407d70:	add	x10, x10, #0x1cc
  407d74:	ldrb	w11, [x8]
  407d78:	tst	w11, #0x1
  407d7c:	csel	x0, x9, x10, ne  // ne = any
  407d80:	ret
  407d84:	sub	sp, sp, #0x40
  407d88:	stp	x29, x30, [sp, #48]
  407d8c:	add	x29, sp, #0x30
  407d90:	adrp	x8, 428000 <ferror@plt+0x262b0>
  407d94:	add	x8, x8, #0x5e5
  407d98:	adrp	x9, 428000 <ferror@plt+0x262b0>
  407d9c:	add	x9, x9, #0x5f8
  407da0:	adrp	x10, 462000 <ferror@plt+0x602b0>
  407da4:	add	x10, x10, #0xe38
  407da8:	adrp	x11, 437000 <ferror@plt+0x352b0>
  407dac:	add	x11, x11, #0x2a0
  407db0:	adrp	x12, 428000 <ferror@plt+0x262b0>
  407db4:	add	x12, x12, #0x63f
  407db8:	adrp	x13, 467000 <stdin@@GLIBC_2.17+0x42f0>
  407dbc:	add	x13, x13, #0x588
  407dc0:	stur	x0, [x29, #-8]
  407dc4:	ldur	x1, [x29, #-8]
  407dc8:	mov	x0, x8
  407dcc:	stur	x9, [x29, #-16]
  407dd0:	str	x10, [sp, #24]
  407dd4:	str	x11, [sp, #16]
  407dd8:	str	x12, [sp, #8]
  407ddc:	str	x13, [sp]
  407de0:	bl	407e9c <ferror@plt+0x614c>
  407de4:	bl	406d18 <ferror@plt+0x4fc8>
  407de8:	ldur	x0, [x29, #-16]
  407dec:	bl	406ddc <ferror@plt+0x508c>
  407df0:	ldr	x8, [sp, #24]
  407df4:	ldr	w14, [x8]
  407df8:	add	w14, w14, #0x1
  407dfc:	str	w14, [x8]
  407e00:	ldr	x0, [sp, #16]
  407e04:	bl	406ddc <ferror@plt+0x508c>
  407e08:	ldr	x0, [sp, #8]
  407e0c:	bl	406ddc <ferror@plt+0x508c>
  407e10:	ldr	x8, [sp]
  407e14:	ldr	w14, [x8]
  407e18:	cbz	w14, 407e68 <ferror@plt+0x6118>
  407e1c:	bl	406c9c <ferror@plt+0x4f4c>
  407e20:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  407e24:	add	x8, x8, #0xa1c
  407e28:	ldr	w9, [x8]
  407e2c:	add	w1, w9, #0x2
  407e30:	adrp	x0, 428000 <ferror@plt+0x262b0>
  407e34:	add	x0, x0, #0x672
  407e38:	bl	410ce4 <ferror@plt+0xef94>
  407e3c:	ldr	x8, [sp, #24]
  407e40:	ldr	w9, [x8]
  407e44:	add	w9, w9, #0x1
  407e48:	str	w9, [x8]
  407e4c:	adrp	x0, 428000 <ferror@plt+0x262b0>
  407e50:	add	x0, x0, #0x691
  407e54:	bl	406ddc <ferror@plt+0x508c>
  407e58:	ldr	x8, [sp, #24]
  407e5c:	ldr	w9, [x8]
  407e60:	subs	w9, w9, #0x1
  407e64:	str	w9, [x8]
  407e68:	adrp	x0, 437000 <ferror@plt+0x352b0>
  407e6c:	add	x0, x0, #0x46a
  407e70:	bl	406ddc <ferror@plt+0x508c>
  407e74:	ldr	x8, [sp, #24]
  407e78:	ldr	w9, [x8]
  407e7c:	subs	w9, w9, #0x1
  407e80:	str	w9, [x8]
  407e84:	adrp	x0, 428000 <ferror@plt+0x262b0>
  407e88:	add	x0, x0, #0x6a7
  407e8c:	bl	406ddc <ferror@plt+0x508c>
  407e90:	ldp	x29, x30, [sp, #48]
  407e94:	add	sp, sp, #0x40
  407e98:	ret
  407e9c:	sub	sp, sp, #0x30
  407ea0:	stp	x29, x30, [sp, #32]
  407ea4:	add	x29, sp, #0x20
  407ea8:	adrp	x8, 442000 <ferror@plt+0x402b0>
  407eac:	add	x8, x8, #0xb75
  407eb0:	stur	x0, [x29, #-8]
  407eb4:	str	x1, [sp, #16]
  407eb8:	str	x8, [sp, #8]
  407ebc:	bl	406c9c <ferror@plt+0x4f4c>
  407ec0:	ldur	x0, [x29, #-8]
  407ec4:	ldr	x1, [sp, #16]
  407ec8:	bl	4110b4 <ferror@plt+0xf364>
  407ecc:	ldr	x0, [sp, #8]
  407ed0:	bl	410800 <ferror@plt+0xeab0>
  407ed4:	ldp	x29, x30, [sp, #32]
  407ed8:	add	sp, sp, #0x30
  407edc:	ret
  407ee0:	sub	sp, sp, #0x40
  407ee4:	stp	x29, x30, [sp, #48]
  407ee8:	add	x29, sp, #0x30
  407eec:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  407ef0:	add	x8, x8, #0x2ac
  407ef4:	adrp	x9, 428000 <ferror@plt+0x262b0>
  407ef8:	add	x9, x9, #0x6e4
  407efc:	adrp	x10, 428000 <ferror@plt+0x262b0>
  407f00:	add	x10, x10, #0x700
  407f04:	adrp	x11, 428000 <ferror@plt+0x262b0>
  407f08:	add	x11, x11, #0x714
  407f0c:	adrp	x12, 428000 <ferror@plt+0x262b0>
  407f10:	add	x12, x12, #0x732
  407f14:	adrp	x13, 464000 <stdin@@GLIBC_2.17+0x12f0>
  407f18:	add	x13, x13, #0x9dc
  407f1c:	adrp	x14, 462000 <ferror@plt+0x602b0>
  407f20:	add	x14, x14, #0xe38
  407f24:	adrp	x15, 437000 <ferror@plt+0x352b0>
  407f28:	add	x15, x15, #0x2a0
  407f2c:	adrp	x16, 437000 <ferror@plt+0x352b0>
  407f30:	add	x16, x16, #0x46a
  407f34:	adrp	x17, 466000 <stdin@@GLIBC_2.17+0x32f0>
  407f38:	add	x17, x17, #0xc74
  407f3c:	ldr	w18, [x8]
  407f40:	cmp	w18, #0x0
  407f44:	csel	x9, x9, x10, ne  // ne = any
  407f48:	stur	x9, [x29, #-8]
  407f4c:	ldr	w18, [x8]
  407f50:	cmp	w18, #0x0
  407f54:	csel	x8, x11, x12, ne  // ne = any
  407f58:	stur	x8, [x29, #-16]
  407f5c:	ldr	w18, [x13]
  407f60:	str	x14, [sp, #24]
  407f64:	str	x15, [sp, #16]
  407f68:	str	x16, [sp, #8]
  407f6c:	str	x17, [sp]
  407f70:	cbz	w18, 408034 <ferror@plt+0x62e4>
  407f74:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  407f78:	add	x8, x8, #0x9e8
  407f7c:	ldrb	w9, [x8]
  407f80:	tbnz	w9, #0, 407f88 <ferror@plt+0x6238>
  407f84:	b	407f9c <ferror@plt+0x624c>
  407f88:	ldur	x1, [x29, #-8]
  407f8c:	adrp	x0, 428000 <ferror@plt+0x262b0>
  407f90:	add	x0, x0, #0x748
  407f94:	bl	407e9c <ferror@plt+0x614c>
  407f98:	b	407fac <ferror@plt+0x625c>
  407f9c:	ldur	x1, [x29, #-8]
  407fa0:	adrp	x0, 428000 <ferror@plt+0x262b0>
  407fa4:	add	x0, x0, #0x78a
  407fa8:	bl	407e9c <ferror@plt+0x614c>
  407fac:	ldr	x8, [sp, #24]
  407fb0:	ldr	w9, [x8]
  407fb4:	add	w9, w9, #0x1
  407fb8:	str	w9, [x8]
  407fbc:	ldr	x10, [sp]
  407fc0:	ldr	w9, [x10]
  407fc4:	cmp	w9, #0x0
  407fc8:	cset	w9, le
  407fcc:	tbnz	w9, #0, 407fe4 <ferror@plt+0x6294>
  407fd0:	ldr	x0, [sp, #16]
  407fd4:	bl	406ddc <ferror@plt+0x508c>
  407fd8:	bl	406d18 <ferror@plt+0x4fc8>
  407fdc:	mov	w0, #0xa                   	// #10
  407fe0:	bl	410850 <ferror@plt+0xeb00>
  407fe4:	adrp	x0, 428000 <ferror@plt+0x262b0>
  407fe8:	add	x0, x0, #0x7da
  407fec:	bl	406ddc <ferror@plt+0x508c>
  407ff0:	ldr	x8, [sp]
  407ff4:	ldr	w9, [x8]
  407ff8:	cmp	w9, #0x0
  407ffc:	cset	w9, le
  408000:	tbnz	w9, #0, 40800c <ferror@plt+0x62bc>
  408004:	ldr	x0, [sp, #8]
  408008:	bl	406ddc <ferror@plt+0x508c>
  40800c:	ldr	x8, [sp, #24]
  408010:	ldr	w9, [x8]
  408014:	subs	w9, w9, #0x1
  408018:	str	w9, [x8]
  40801c:	mov	w0, #0xa                   	// #10
  408020:	bl	410850 <ferror@plt+0xeb00>
  408024:	adrp	x0, 428000 <ferror@plt+0x262b0>
  408028:	add	x0, x0, #0x7e3
  40802c:	bl	406ddc <ferror@plt+0x508c>
  408030:	b	4081ec <ferror@plt+0x649c>
  408034:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  408038:	add	x8, x8, #0xaa4
  40803c:	ldr	w9, [x8]
  408040:	cbz	w9, 408118 <ferror@plt+0x63c8>
  408044:	ldr	x0, [sp, #16]
  408048:	bl	406ddc <ferror@plt+0x508c>
  40804c:	adrp	x0, 428000 <ferror@plt+0x262b0>
  408050:	add	x0, x0, #0x809
  408054:	bl	406ddc <ferror@plt+0x508c>
  408058:	adrp	x0, 428000 <ferror@plt+0x262b0>
  40805c:	add	x0, x0, #0x835
  408060:	bl	406ddc <ferror@plt+0x508c>
  408064:	ldur	x1, [x29, #-8]
  408068:	adrp	x0, 428000 <ferror@plt+0x262b0>
  40806c:	add	x0, x0, #0x844
  408070:	bl	407e9c <ferror@plt+0x614c>
  408074:	adrp	x0, 428000 <ferror@plt+0x262b0>
  408078:	add	x0, x0, #0x855
  40807c:	bl	406ddc <ferror@plt+0x508c>
  408080:	adrp	x0, 428000 <ferror@plt+0x262b0>
  408084:	add	x0, x0, #0x887
  408088:	bl	406ddc <ferror@plt+0x508c>
  40808c:	ldur	x1, [x29, #-16]
  408090:	adrp	x0, 428000 <ferror@plt+0x262b0>
  408094:	add	x0, x0, #0x89a
  408098:	bl	407e9c <ferror@plt+0x614c>
  40809c:	ldr	x8, [sp, #24]
  4080a0:	ldr	w9, [x8]
  4080a4:	add	w9, w9, #0x1
  4080a8:	str	w9, [x8]
  4080ac:	ldr	x10, [sp]
  4080b0:	ldr	w9, [x10]
  4080b4:	cmp	w9, #0x0
  4080b8:	cset	w9, le
  4080bc:	tbnz	w9, #0, 4080c8 <ferror@plt+0x6378>
  4080c0:	ldr	x0, [sp, #16]
  4080c4:	bl	406ddc <ferror@plt+0x508c>
  4080c8:	adrp	x0, 428000 <ferror@plt+0x262b0>
  4080cc:	add	x0, x0, #0x8ac
  4080d0:	bl	406ddc <ferror@plt+0x508c>
  4080d4:	ldr	x8, [sp]
  4080d8:	ldr	w9, [x8]
  4080dc:	cmp	w9, #0x0
  4080e0:	cset	w9, le
  4080e4:	tbnz	w9, #0, 4080fc <ferror@plt+0x63ac>
  4080e8:	mov	w0, #0xa                   	// #10
  4080ec:	bl	410850 <ferror@plt+0xeb00>
  4080f0:	bl	406d18 <ferror@plt+0x4fc8>
  4080f4:	ldr	x0, [sp, #8]
  4080f8:	bl	406ddc <ferror@plt+0x508c>
  4080fc:	ldr	x8, [sp, #24]
  408100:	ldr	w9, [x8]
  408104:	subs	w9, w9, #0x1
  408108:	str	w9, [x8]
  40810c:	ldr	x0, [sp, #8]
  408110:	bl	406ddc <ferror@plt+0x508c>
  408114:	b	4081ec <ferror@plt+0x649c>
  408118:	adrp	x0, 428000 <ferror@plt+0x262b0>
  40811c:	add	x0, x0, #0x8d7
  408120:	bl	406ddc <ferror@plt+0x508c>
  408124:	ldr	x8, [sp, #24]
  408128:	ldr	w9, [x8]
  40812c:	add	w9, w9, #0x1
  408130:	str	w9, [x8]
  408134:	ldr	x0, [sp, #16]
  408138:	bl	406ddc <ferror@plt+0x508c>
  40813c:	mov	w9, wzr
  408140:	mov	w0, w9
  408144:	bl	4081f8 <ferror@plt+0x64a8>
  408148:	adrp	x0, 428000 <ferror@plt+0x262b0>
  40814c:	add	x0, x0, #0x7da
  408150:	bl	406ddc <ferror@plt+0x508c>
  408154:	ldr	x0, [sp, #8]
  408158:	bl	406ddc <ferror@plt+0x508c>
  40815c:	ldr	x8, [sp, #24]
  408160:	ldr	w9, [x8]
  408164:	subs	w9, w9, #0x1
  408168:	str	w9, [x8]
  40816c:	bl	406c9c <ferror@plt+0x4f4c>
  408170:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  408174:	add	x8, x8, #0x590
  408178:	ldr	w9, [x8]
  40817c:	cbz	w9, 40819c <ferror@plt+0x644c>
  408180:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  408184:	add	x8, x8, #0xc6c
  408188:	ldr	w1, [x8]
  40818c:	adrp	x0, 428000 <ferror@plt+0x262b0>
  408190:	add	x0, x0, #0x8da
  408194:	bl	410ce4 <ferror@plt+0xef94>
  408198:	b	4081b4 <ferror@plt+0x6464>
  40819c:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  4081a0:	add	x8, x8, #0x9fc
  4081a4:	ldr	w1, [x8]
  4081a8:	adrp	x0, 428000 <ferror@plt+0x262b0>
  4081ac:	add	x0, x0, #0x906
  4081b0:	bl	410ce4 <ferror@plt+0xef94>
  4081b4:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  4081b8:	add	x8, x8, #0xb20
  4081bc:	ldr	w9, [x8]
  4081c0:	cbnz	w9, 4081ec <ferror@plt+0x649c>
  4081c4:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  4081c8:	add	x8, x8, #0x590
  4081cc:	ldr	w9, [x8]
  4081d0:	cbnz	w9, 4081ec <ferror@plt+0x649c>
  4081d4:	adrp	x0, 428000 <ferror@plt+0x262b0>
  4081d8:	add	x0, x0, #0x41
  4081dc:	bl	406ddc <ferror@plt+0x508c>
  4081e0:	adrp	x0, 428000 <ferror@plt+0x262b0>
  4081e4:	add	x0, x0, #0x67
  4081e8:	bl	406ddc <ferror@plt+0x508c>
  4081ec:	ldp	x29, x30, [sp, #48]
  4081f0:	add	sp, sp, #0x40
  4081f4:	ret
  4081f8:	sub	sp, sp, #0x150
  4081fc:	stp	x29, x30, [sp, #304]
  408200:	str	x28, [sp, #320]
  408204:	add	x29, sp, #0x130
  408208:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40820c:	add	x8, x8, #0xa28
  408210:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  408214:	add	x9, x9, #0x9dc
  408218:	adrp	x10, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40821c:	add	x10, x10, #0xaa4
  408220:	adrp	x11, 462000 <ferror@plt+0x602b0>
  408224:	add	x11, x11, #0xe38
  408228:	stur	w0, [x29, #-4]
  40822c:	ldur	w12, [x29, #-4]
  408230:	str	x8, [sp, #32]
  408234:	str	x9, [sp, #24]
  408238:	str	x10, [sp, #16]
  40823c:	str	x11, [sp, #8]
  408240:	cbz	w12, 4082a8 <ferror@plt+0x6558>
  408244:	ldr	x8, [sp, #32]
  408248:	ldr	x9, [x8]
  40824c:	cbnz	x9, 4082a8 <ferror@plt+0x6558>
  408250:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  408254:	add	x8, x8, #0x2ac
  408258:	ldr	w9, [x8]
  40825c:	cbz	w9, 408284 <ferror@plt+0x6534>
  408260:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  408264:	add	x8, x8, #0xc30
  408268:	ldr	w3, [x8]
  40826c:	add	x0, sp, #0x2c
  408270:	mov	x1, #0x100                 	// #256
  408274:	adrp	x2, 428000 <ferror@plt+0x262b0>
  408278:	add	x2, x2, #0x929
  40827c:	bl	401970 <snprintf@plt>
  408280:	b	4082a4 <ferror@plt+0x6554>
  408284:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  408288:	add	x8, x8, #0xc30
  40828c:	ldr	w3, [x8]
  408290:	add	x0, sp, #0x2c
  408294:	mov	x1, #0x100                 	// #256
  408298:	adrp	x2, 428000 <ferror@plt+0x262b0>
  40829c:	add	x2, x2, #0x954
  4082a0:	bl	401970 <snprintf@plt>
  4082a4:	b	4082d4 <ferror@plt+0x6584>
  4082a8:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  4082ac:	add	x8, x8, #0x2ac
  4082b0:	ldr	w9, [x8]
  4082b4:	adrp	x8, 428000 <ferror@plt+0x262b0>
  4082b8:	add	x8, x8, #0x700
  4082bc:	adrp	x10, 428000 <ferror@plt+0x262b0>
  4082c0:	add	x10, x10, #0x6e4
  4082c4:	cmp	w9, #0x0
  4082c8:	csel	x1, x10, x8, ne  // ne = any
  4082cc:	add	x0, sp, #0x2c
  4082d0:	bl	401c10 <strcpy@plt>
  4082d4:	ldur	w8, [x29, #-4]
  4082d8:	cbz	w8, 40832c <ferror@plt+0x65dc>
  4082dc:	ldr	x8, [sp, #32]
  4082e0:	ldr	x9, [x8]
  4082e4:	cbz	x9, 40832c <ferror@plt+0x65dc>
  4082e8:	ldr	x8, [sp, #24]
  4082ec:	ldr	w9, [x8]
  4082f0:	cbnz	w9, 408304 <ferror@plt+0x65b4>
  4082f4:	ldr	x8, [sp, #16]
  4082f8:	ldr	w9, [x8]
  4082fc:	cbnz	w9, 408304 <ferror@plt+0x65b4>
  408300:	bl	406d18 <ferror@plt+0x4fc8>
  408304:	adrp	x0, 428000 <ferror@plt+0x262b0>
  408308:	add	x0, x0, #0x978
  40830c:	bl	406ddc <ferror@plt+0x508c>
  408310:	ldr	x8, [sp, #8]
  408314:	ldr	w9, [x8]
  408318:	add	w9, w9, #0x1
  40831c:	str	w9, [x8]
  408320:	adrp	x0, 437000 <ferror@plt+0x352b0>
  408324:	add	x0, x0, #0x2a0
  408328:	bl	406ddc <ferror@plt+0x508c>
  40832c:	ldr	x8, [sp, #24]
  408330:	ldr	w9, [x8]
  408334:	cbz	w9, 408374 <ferror@plt+0x6624>
  408338:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40833c:	add	x8, x8, #0x9e8
  408340:	ldrb	w9, [x8]
  408344:	tbnz	w9, #0, 40834c <ferror@plt+0x65fc>
  408348:	b	408360 <ferror@plt+0x6610>
  40834c:	adrp	x0, 428000 <ferror@plt+0x262b0>
  408350:	add	x0, x0, #0x986
  408354:	add	x1, sp, #0x2c
  408358:	bl	407e9c <ferror@plt+0x614c>
  40835c:	b	408370 <ferror@plt+0x6620>
  408360:	adrp	x0, 428000 <ferror@plt+0x262b0>
  408364:	add	x0, x0, #0x9b7
  408368:	add	x1, sp, #0x2c
  40836c:	bl	407e9c <ferror@plt+0x614c>
  408370:	b	40839c <ferror@plt+0x664c>
  408374:	ldr	x8, [sp, #16]
  408378:	ldr	w9, [x8]
  40837c:	cbz	w9, 408394 <ferror@plt+0x6644>
  408380:	adrp	x0, 428000 <ferror@plt+0x262b0>
  408384:	add	x0, x0, #0x9f6
  408388:	add	x1, sp, #0x2c
  40838c:	bl	407e9c <ferror@plt+0x614c>
  408390:	b	40839c <ferror@plt+0x664c>
  408394:	add	x0, sp, #0x2c
  408398:	bl	407d84 <ferror@plt+0x6034>
  40839c:	ldur	w8, [x29, #-4]
  4083a0:	cbz	w8, 408404 <ferror@plt+0x66b4>
  4083a4:	ldr	x8, [sp, #32]
  4083a8:	ldr	x9, [x8]
  4083ac:	cbz	x9, 408404 <ferror@plt+0x66b4>
  4083b0:	adrp	x0, 437000 <ferror@plt+0x352b0>
  4083b4:	add	x0, x0, #0x46a
  4083b8:	bl	406ddc <ferror@plt+0x508c>
  4083bc:	ldr	x8, [sp, #8]
  4083c0:	ldr	w9, [x8]
  4083c4:	subs	w9, w9, #0x1
  4083c8:	str	w9, [x8]
  4083cc:	adrp	x0, 437000 <ferror@plt+0x352b0>
  4083d0:	add	x0, x0, #0x470
  4083d4:	bl	406ddc <ferror@plt+0x508c>
  4083d8:	ldr	x8, [sp, #8]
  4083dc:	ldr	w9, [x8]
  4083e0:	add	w9, w9, #0x1
  4083e4:	str	w9, [x8]
  4083e8:	adrp	x0, 428000 <ferror@plt+0x262b0>
  4083ec:	add	x0, x0, #0xa27
  4083f0:	bl	406ddc <ferror@plt+0x508c>
  4083f4:	ldr	x8, [sp, #8]
  4083f8:	ldr	w9, [x8]
  4083fc:	subs	w9, w9, #0x1
  408400:	str	w9, [x8]
  408404:	ldr	x8, [sp, #16]
  408408:	ldr	w9, [x8]
  40840c:	cbnz	w9, 40841c <ferror@plt+0x66cc>
  408410:	ldr	x8, [sp, #24]
  408414:	ldr	w9, [x8]
  408418:	cbz	w9, 408420 <ferror@plt+0x66d0>
  40841c:	bl	406d18 <ferror@plt+0x4fc8>
  408420:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  408424:	add	x8, x8, #0xb20
  408428:	ldr	w9, [x8]
  40842c:	cbz	w9, 40843c <ferror@plt+0x66ec>
  408430:	adrp	x0, 428000 <ferror@plt+0x262b0>
  408434:	add	x0, x0, #0xa5a
  408438:	bl	406ddc <ferror@plt+0x508c>
  40843c:	ldr	x28, [sp, #320]
  408440:	ldp	x29, x30, [sp, #304]
  408444:	add	sp, sp, #0x150
  408448:	ret
  40844c:	sub	sp, sp, #0x60
  408450:	stp	x29, x30, [sp, #80]
  408454:	add	x29, sp, #0x50
  408458:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40845c:	add	x8, x8, #0xc74
  408460:	adrp	x9, 469000 <stdin@@GLIBC_2.17+0x62f0>
  408464:	add	x9, x9, #0xaa4
  408468:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40846c:	add	x10, x10, #0x9dc
  408470:	adrp	x11, 466000 <stdin@@GLIBC_2.17+0x32f0>
  408474:	add	x11, x11, #0xc30
  408478:	adrp	x12, 462000 <ferror@plt+0x602b0>
  40847c:	add	x12, x12, #0xe38
  408480:	ldr	w13, [x8]
  408484:	cmp	w13, #0x0
  408488:	cset	w13, le
  40848c:	mov	w14, #0x0                   	// #0
  408490:	stur	x9, [x29, #-32]
  408494:	str	x10, [sp, #40]
  408498:	str	x11, [sp, #32]
  40849c:	str	x12, [sp, #24]
  4084a0:	str	w14, [sp, #20]
  4084a4:	tbnz	w13, #0, 4084c4 <ferror@plt+0x6774>
  4084a8:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  4084ac:	add	x8, x8, #0xb20
  4084b0:	ldr	w9, [x8]
  4084b4:	cmp	w9, #0x0
  4084b8:	cset	w9, ne  // ne = any
  4084bc:	eor	w9, w9, #0x1
  4084c0:	str	w9, [sp, #20]
  4084c4:	ldr	w8, [sp, #20]
  4084c8:	and	w8, w8, #0x1
  4084cc:	stur	w8, [x29, #-4]
  4084d0:	ldur	w8, [x29, #-4]
  4084d4:	cbz	w8, 40850c <ferror@plt+0x67bc>
  4084d8:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  4084dc:	add	x8, x8, #0xa28
  4084e0:	ldr	x8, [x8]
  4084e4:	cbz	x8, 408500 <ferror@plt+0x67b0>
  4084e8:	ldur	x8, [x29, #-32]
  4084ec:	ldr	w9, [x8]
  4084f0:	cbnz	w9, 408500 <ferror@plt+0x67b0>
  4084f4:	ldr	x8, [sp, #40]
  4084f8:	ldr	w9, [x8]
  4084fc:	cbz	w9, 40850c <ferror@plt+0x67bc>
  408500:	adrp	x0, 428000 <ferror@plt+0x262b0>
  408504:	add	x0, x0, #0xa84
  408508:	bl	406ddc <ferror@plt+0x508c>
  40850c:	mov	w0, #0xa                   	// #10
  408510:	bl	410850 <ferror@plt+0xeb00>
  408514:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  408518:	add	x8, x8, #0xa28
  40851c:	ldr	x8, [x8]
  408520:	cbz	x8, 408540 <ferror@plt+0x67f0>
  408524:	adrp	x0, 428000 <ferror@plt+0x262b0>
  408528:	add	x0, x0, #0xa27
  40852c:	bl	406ddc <ferror@plt+0x508c>
  408530:	adrp	x0, 428000 <ferror@plt+0x262b0>
  408534:	add	x0, x0, #0xaa4
  408538:	bl	406ddc <ferror@plt+0x508c>
  40853c:	b	40868c <ferror@plt+0x693c>
  408540:	ldr	x8, [sp, #40]
  408544:	ldr	w9, [x8]
  408548:	cbz	w9, 4085a0 <ferror@plt+0x6850>
  40854c:	bl	406c9c <ferror@plt+0x4f4c>
  408550:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  408554:	add	x8, x8, #0x9e8
  408558:	ldrb	w9, [x8]
  40855c:	tbnz	w9, #0, 408564 <ferror@plt+0x6814>
  408560:	b	40857c <ferror@plt+0x682c>
  408564:	ldr	x8, [sp, #32]
  408568:	ldr	w1, [x8]
  40856c:	adrp	x0, 428000 <ferror@plt+0x262b0>
  408570:	add	x0, x0, #0xac9
  408574:	bl	410ce4 <ferror@plt+0xef94>
  408578:	b	408590 <ferror@plt+0x6840>
  40857c:	ldr	x8, [sp, #32]
  408580:	ldr	w1, [x8]
  408584:	adrp	x0, 428000 <ferror@plt+0x262b0>
  408588:	add	x0, x0, #0xafb
  40858c:	bl	410ce4 <ferror@plt+0xef94>
  408590:	adrp	x0, 428000 <ferror@plt+0x262b0>
  408594:	add	x0, x0, #0xb3b
  408598:	bl	406ddc <ferror@plt+0x508c>
  40859c:	b	40868c <ferror@plt+0x693c>
  4085a0:	ldur	x8, [x29, #-32]
  4085a4:	ldr	w9, [x8]
  4085a8:	cbz	w9, 4085f8 <ferror@plt+0x68a8>
  4085ac:	bl	406c9c <ferror@plt+0x4f4c>
  4085b0:	ldr	x8, [sp, #32]
  4085b4:	ldr	w1, [x8]
  4085b8:	adrp	x0, 428000 <ferror@plt+0x262b0>
  4085bc:	add	x0, x0, #0xb60
  4085c0:	bl	410ce4 <ferror@plt+0xef94>
  4085c4:	adrp	x0, 428000 <ferror@plt+0x262b0>
  4085c8:	add	x0, x0, #0x809
  4085cc:	bl	406ddc <ferror@plt+0x508c>
  4085d0:	adrp	x0, 428000 <ferror@plt+0x262b0>
  4085d4:	add	x0, x0, #0xb70
  4085d8:	bl	406ddc <ferror@plt+0x508c>
  4085dc:	adrp	x0, 428000 <ferror@plt+0x262b0>
  4085e0:	add	x0, x0, #0x8ac
  4085e4:	bl	406ddc <ferror@plt+0x508c>
  4085e8:	adrp	x0, 428000 <ferror@plt+0x262b0>
  4085ec:	add	x0, x0, #0xba8
  4085f0:	bl	406ddc <ferror@plt+0x508c>
  4085f4:	b	40868c <ferror@plt+0x693c>
  4085f8:	ldr	x8, [sp, #32]
  4085fc:	ldr	w3, [x8]
  408600:	sub	x9, x29, #0x18
  408604:	mov	x0, x9
  408608:	mov	x1, #0x14                  	// #20
  40860c:	adrp	x2, 427000 <ferror@plt+0x252b0>
  408610:	add	x2, x2, #0x9c6
  408614:	str	x9, [sp, #8]
  408618:	bl	401970 <snprintf@plt>
  40861c:	ldr	x8, [sp, #8]
  408620:	mov	x0, x8
  408624:	bl	407d84 <ferror@plt+0x6034>
  408628:	bl	406c9c <ferror@plt+0x4f4c>
  40862c:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  408630:	add	x8, x8, #0x9fc
  408634:	ldr	w1, [x8]
  408638:	adrp	x0, 428000 <ferror@plt+0x262b0>
  40863c:	add	x0, x0, #0xbd8
  408640:	bl	410ce4 <ferror@plt+0xef94>
  408644:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  408648:	add	x8, x8, #0xb20
  40864c:	ldr	w10, [x8]
  408650:	cbz	w10, 40868c <ferror@plt+0x693c>
  408654:	adrp	x0, 428000 <ferror@plt+0x262b0>
  408658:	add	x0, x0, #0xbff
  40865c:	bl	406ddc <ferror@plt+0x508c>
  408660:	ldr	x8, [sp, #24]
  408664:	ldr	w9, [x8]
  408668:	add	w9, w9, #0x1
  40866c:	str	w9, [x8]
  408670:	adrp	x0, 428000 <ferror@plt+0x262b0>
  408674:	add	x0, x0, #0xa5a
  408678:	bl	406ddc <ferror@plt+0x508c>
  40867c:	ldr	x8, [sp, #24]
  408680:	ldr	w9, [x8]
  408684:	subs	w9, w9, #0x1
  408688:	str	w9, [x8]
  40868c:	ldur	w8, [x29, #-4]
  408690:	cbz	w8, 4086fc <ferror@plt+0x69ac>
  408694:	ldur	x8, [x29, #-32]
  408698:	ldr	w9, [x8]
  40869c:	cbnz	w9, 4086ac <ferror@plt+0x695c>
  4086a0:	ldr	x8, [sp, #40]
  4086a4:	ldr	w9, [x8]
  4086a8:	cbz	w9, 4086fc <ferror@plt+0x69ac>
  4086ac:	mov	w0, #0xa                   	// #10
  4086b0:	bl	410850 <ferror@plt+0xeb00>
  4086b4:	adrp	x0, 428000 <ferror@plt+0x262b0>
  4086b8:	add	x0, x0, #0xbff
  4086bc:	bl	406ddc <ferror@plt+0x508c>
  4086c0:	ldr	x8, [sp, #24]
  4086c4:	ldr	w9, [x8]
  4086c8:	add	w9, w9, #0x1
  4086cc:	str	w9, [x8]
  4086d0:	adrp	x0, 437000 <ferror@plt+0x352b0>
  4086d4:	add	x0, x0, #0x2a0
  4086d8:	bl	406ddc <ferror@plt+0x508c>
  4086dc:	bl	406d18 <ferror@plt+0x4fc8>
  4086e0:	adrp	x0, 437000 <ferror@plt+0x352b0>
  4086e4:	add	x0, x0, #0x46a
  4086e8:	bl	406ddc <ferror@plt+0x508c>
  4086ec:	ldr	x8, [sp, #24]
  4086f0:	ldr	w9, [x8]
  4086f4:	subs	w9, w9, #0x1
  4086f8:	str	w9, [x8]
  4086fc:	ldp	x29, x30, [sp, #80]
  408700:	add	sp, sp, #0x60
  408704:	ret
  408708:	stp	x29, x30, [sp, #-16]!
  40870c:	mov	x29, sp
  408710:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  408714:	add	x8, x8, #0xaa4
  408718:	ldr	w9, [x8]
  40871c:	cbz	w9, 408750 <ferror@plt+0x6a00>
  408720:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  408724:	add	x8, x8, #0xc48
  408728:	ldr	w9, [x8]
  40872c:	cbz	w9, 408740 <ferror@plt+0x69f0>
  408730:	adrp	x0, 428000 <ferror@plt+0x262b0>
  408734:	add	x0, x0, #0xc12
  408738:	bl	406ddc <ferror@plt+0x508c>
  40873c:	b	40874c <ferror@plt+0x69fc>
  408740:	adrp	x0, 428000 <ferror@plt+0x262b0>
  408744:	add	x0, x0, #0xc58
  408748:	bl	406ddc <ferror@plt+0x508c>
  40874c:	b	4087b8 <ferror@plt+0x6a68>
  408750:	adrp	x0, 428000 <ferror@plt+0x262b0>
  408754:	add	x0, x0, #0xc90
  408758:	bl	406ddc <ferror@plt+0x508c>
  40875c:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  408760:	add	x8, x8, #0xc48
  408764:	ldr	w9, [x8]
  408768:	cbz	w9, 408778 <ferror@plt+0x6a28>
  40876c:	adrp	x0, 428000 <ferror@plt+0x262b0>
  408770:	add	x0, x0, #0xcb3
  408774:	bl	406ddc <ferror@plt+0x508c>
  408778:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40877c:	add	x8, x8, #0xb20
  408780:	ldr	w9, [x8]
  408784:	cbz	w9, 4087b8 <ferror@plt+0x6a68>
  408788:	adrp	x0, 428000 <ferror@plt+0x262b0>
  40878c:	add	x0, x0, #0x272
  408790:	bl	410800 <ferror@plt+0xeab0>
  408794:	adrp	x0, 428000 <ferror@plt+0x262b0>
  408798:	add	x0, x0, #0xcd4
  40879c:	bl	406ddc <ferror@plt+0x508c>
  4087a0:	adrp	x0, 428000 <ferror@plt+0x262b0>
  4087a4:	add	x0, x0, #0xa5a
  4087a8:	bl	406ddc <ferror@plt+0x508c>
  4087ac:	adrp	x0, 42f000 <ferror@plt+0x2d2b0>
  4087b0:	add	x0, x0, #0x2a8
  4087b4:	bl	410800 <ferror@plt+0xeab0>
  4087b8:	ldp	x29, x30, [sp], #16
  4087bc:	ret
  4087c0:	stp	x29, x30, [sp, #-96]!
  4087c4:	stp	x28, x27, [sp, #16]
  4087c8:	stp	x26, x25, [sp, #32]
  4087cc:	stp	x24, x23, [sp, #48]
  4087d0:	stp	x22, x21, [sp, #64]
  4087d4:	stp	x20, x19, [sp, #80]
  4087d8:	mov	x29, sp
  4087dc:	sub	sp, sp, #0x250
  4087e0:	sub	x8, x29, #0x48
  4087e4:	adrp	x9, 469000 <stdin@@GLIBC_2.17+0x62f0>
  4087e8:	add	x9, x9, #0x298
  4087ec:	mov	x10, xzr
  4087f0:	adrp	x11, 468000 <stdin@@GLIBC_2.17+0x52f0>
  4087f4:	add	x11, x11, #0xab0
  4087f8:	mov	x1, #0x4                   	// #4
  4087fc:	adrp	x12, 466000 <stdin@@GLIBC_2.17+0x32f0>
  408800:	add	x12, x12, #0xc58
  408804:	adrp	x13, 466000 <stdin@@GLIBC_2.17+0x32f0>
  408808:	add	x13, x13, #0xc74
  40880c:	adrp	x14, 464000 <stdin@@GLIBC_2.17+0x12f0>
  408810:	add	x14, x14, #0xb20
  408814:	adrp	x15, 466000 <stdin@@GLIBC_2.17+0x32f0>
  408818:	add	x15, x15, #0xd58
  40881c:	adrp	x16, 466000 <stdin@@GLIBC_2.17+0x32f0>
  408820:	add	x16, x16, #0xaa8
  408824:	adrp	x17, 464000 <stdin@@GLIBC_2.17+0x12f0>
  408828:	add	x17, x17, #0xa1c
  40882c:	adrp	x18, 466000 <stdin@@GLIBC_2.17+0x32f0>
  408830:	add	x18, x18, #0xac8
  408834:	adrp	x0, 466000 <stdin@@GLIBC_2.17+0x32f0>
  408838:	add	x0, x0, #0xaa4
  40883c:	adrp	x2, 466000 <stdin@@GLIBC_2.17+0x32f0>
  408840:	add	x2, x2, #0xc5c
  408844:	adrp	x3, 427000 <ferror@plt+0x252b0>
  408848:	add	x3, x3, #0xa59
  40884c:	adrp	x4, 427000 <ferror@plt+0x252b0>
  408850:	add	x4, x4, #0xa66
  408854:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x12f0>
  408858:	add	x5, x5, #0x168
  40885c:	adrp	x6, 466000 <stdin@@GLIBC_2.17+0x32f0>
  408860:	add	x6, x6, #0xc4c
  408864:	adrp	x7, 464000 <stdin@@GLIBC_2.17+0x12f0>
  408868:	add	x7, x7, #0x1d0
  40886c:	adrp	x19, 464000 <stdin@@GLIBC_2.17+0x12f0>
  408870:	add	x19, x19, #0x9e0
  408874:	adrp	x20, 468000 <stdin@@GLIBC_2.17+0x52f0>
  408878:	add	x20, x20, #0x2c8
  40887c:	adrp	x21, 462000 <ferror@plt+0x602b0>
  408880:	add	x21, x21, #0xd00
  408884:	adrp	x22, 466000 <stdin@@GLIBC_2.17+0x32f0>
  408888:	add	x22, x22, #0xc24
  40888c:	adrp	x23, 464000 <stdin@@GLIBC_2.17+0x12f0>
  408890:	add	x23, x23, #0x1c0
  408894:	adrp	x24, 464000 <stdin@@GLIBC_2.17+0x12f0>
  408898:	add	x24, x24, #0x9f0
  40889c:	adrp	x25, 469000 <stdin@@GLIBC_2.17+0x62f0>
  4088a0:	add	x25, x25, #0xfa8
  4088a4:	adrp	x26, 464000 <stdin@@GLIBC_2.17+0x12f0>
  4088a8:	add	x26, x26, #0x9fc
  4088ac:	adrp	x27, 468000 <stdin@@GLIBC_2.17+0x52f0>
  4088b0:	add	x27, x27, #0x2b0
  4088b4:	adrp	x28, 467000 <stdin@@GLIBC_2.17+0x42f0>
  4088b8:	add	x28, x28, #0x16c
  4088bc:	ldr	w30, [x9]
  4088c0:	add	w30, w30, #0x1
  4088c4:	stur	w30, [x29, #-56]
  4088c8:	str	x10, [x8, #8]
  4088cc:	str	x10, [x8]
  4088d0:	stur	x10, [x29, #-80]
  4088d4:	stur	x10, [x29, #-88]
  4088d8:	stur	x10, [x29, #-96]
  4088dc:	stur	x10, [x29, #-104]
  4088e0:	stur	x10, [x29, #-112]
  4088e4:	stur	x10, [x29, #-120]
  4088e8:	stur	x10, [x29, #-128]
  4088ec:	stur	x10, [x29, #-136]
  4088f0:	stur	x10, [x29, #-144]
  4088f4:	stur	x10, [x29, #-152]
  4088f8:	stur	x10, [x29, #-160]
  4088fc:	stur	wzr, [x29, #-164]
  408900:	stur	wzr, [x29, #-168]
  408904:	stur	wzr, [x29, #-172]
  408908:	ldr	w30, [x11]
  40890c:	stur	x0, [x29, #-216]
  408910:	mov	w0, w30
  408914:	stur	x8, [x29, #-224]
  408918:	stur	x12, [x29, #-232]
  40891c:	stur	x13, [x29, #-240]
  408920:	stur	x14, [x29, #-248]
  408924:	stur	x15, [x29, #-256]
  408928:	str	x16, [sp, #328]
  40892c:	str	x17, [sp, #320]
  408930:	str	x18, [sp, #312]
  408934:	str	x2, [sp, #304]
  408938:	str	x3, [sp, #296]
  40893c:	str	x4, [sp, #288]
  408940:	str	x5, [sp, #280]
  408944:	str	x6, [sp, #272]
  408948:	str	x7, [sp, #264]
  40894c:	str	x19, [sp, #256]
  408950:	str	x20, [sp, #248]
  408954:	str	x21, [sp, #240]
  408958:	str	x22, [sp, #232]
  40895c:	str	x23, [sp, #224]
  408960:	str	x24, [sp, #216]
  408964:	str	x25, [sp, #208]
  408968:	str	x26, [sp, #200]
  40896c:	str	x27, [sp, #192]
  408970:	str	x28, [sp, #184]
  408974:	bl	41018c <ferror@plt+0xe43c>
  408978:	ldur	x8, [x29, #-224]
  40897c:	str	x0, [x8, #24]
  408980:	ldur	x9, [x29, #-232]
  408984:	str	wzr, [x9]
  408988:	ldur	x10, [x29, #-240]
  40898c:	ldr	w11, [x10]
  408990:	add	w11, w11, #0x1
  408994:	str	w11, [x10]
  408998:	ldur	x12, [x29, #-248]
  40899c:	ldr	w11, [x12]
  4089a0:	cbz	w11, 408d78 <ferror@plt+0x7028>
  4089a4:	sub	x8, x29, #0xb4
  4089a8:	stur	wzr, [x29, #-180]
  4089ac:	ldur	w9, [x29, #-56]
  4089b0:	stur	w9, [x29, #-176]
  4089b4:	ldr	x10, [sp, #312]
  4089b8:	ldr	x11, [x10]
  4089bc:	ldr	x12, [sp, #328]
  4089c0:	ldrsw	x13, [x12]
  4089c4:	mov	w9, #0x1                   	// #1
  4089c8:	str	w9, [x11, x13, lsl #2]
  4089cc:	ldur	x11, [x29, #-256]
  4089d0:	ldr	x13, [x11]
  4089d4:	ldrsw	x14, [x12]
  4089d8:	mov	x15, #0x8                   	// #8
  4089dc:	mul	x14, x15, x14
  4089e0:	add	x13, x13, x14
  4089e4:	str	x8, [x13]
  4089e8:	ldur	x8, [x29, #-216]
  4089ec:	ldr	w9, [x8]
  4089f0:	cbz	w9, 408a00 <ferror@plt+0x6cb0>
  4089f4:	bl	407d34 <ferror@plt+0x5fe4>
  4089f8:	str	x0, [sp, #176]
  4089fc:	b	408a08 <ferror@plt+0x6cb8>
  408a00:	bl	407d5c <ferror@plt+0x600c>
  408a04:	str	x0, [sp, #176]
  408a08:	ldr	x8, [sp, #176]
  408a0c:	ldr	x9, [sp, #304]
  408a10:	ldr	w10, [x9]
  408a14:	cmp	w10, #0x1
  408a18:	str	x8, [sp, #168]
  408a1c:	b.le	408a30 <ferror@plt+0x6ce0>
  408a20:	ldr	x8, [sp, #304]
  408a24:	ldr	w9, [x8]
  408a28:	str	w9, [sp, #164]
  408a2c:	b	408a38 <ferror@plt+0x6ce8>
  408a30:	mov	w8, #0x1                   	// #1
  408a34:	str	w8, [sp, #164]
  408a38:	ldr	w8, [sp, #164]
  408a3c:	add	w2, w8, #0x1
  408a40:	ldr	x0, [sp, #168]
  408a44:	adrp	x1, 428000 <ferror@plt+0x262b0>
  408a48:	add	x1, x1, #0xcfd
  408a4c:	bl	411134 <ferror@plt+0xf3e4>
  408a50:	ldur	x9, [x29, #-216]
  408a54:	ldr	w8, [x9]
  408a58:	cmp	w8, #0x0
  408a5c:	ldr	x10, [sp, #296]
  408a60:	ldr	x11, [sp, #288]
  408a64:	csel	x2, x10, x11, ne  // ne = any
  408a68:	ldr	x0, [sp, #280]
  408a6c:	adrp	x1, 428000 <ferror@plt+0x262b0>
  408a70:	add	x1, x1, #0xd08
  408a74:	bl	401f18 <ferror@plt+0x1c8>
  408a78:	mov	x9, #0x1                   	// #1
  408a7c:	mov	x0, x9
  408a80:	mov	x1, #0x18                  	// #24
  408a84:	bl	401a60 <calloc@plt>
  408a88:	stur	x0, [x29, #-112]
  408a8c:	ldur	x0, [x29, #-112]
  408a90:	mov	w1, #0xc                   	// #12
  408a94:	bl	419248 <ferror@plt+0x174f8>
  408a98:	ldr	x9, [sp, #304]
  408a9c:	ldr	w8, [x9]
  408aa0:	cmp	w8, #0x1
  408aa4:	b.le	408ab8 <ferror@plt+0x6d68>
  408aa8:	ldr	x8, [sp, #304]
  408aac:	ldr	w9, [x8]
  408ab0:	str	w9, [sp, #160]
  408ab4:	b	408ac0 <ferror@plt+0x6d70>
  408ab8:	mov	w8, #0x1                   	// #1
  408abc:	str	w8, [sp, #160]
  408ac0:	ldr	w8, [sp, #160]
  408ac4:	mov	w9, #0x1                   	// #1
  408ac8:	add	w8, w8, #0x1
  408acc:	ldur	x10, [x29, #-112]
  408ad0:	str	w8, [x10, #8]
  408ad4:	ldur	x10, [x29, #-112]
  408ad8:	ldr	w8, [x10, #8]
  408adc:	mov	w0, w8
  408ae0:	mov	x1, #0x4                   	// #4
  408ae4:	str	w9, [sp, #156]
  408ae8:	bl	401a60 <calloc@plt>
  408aec:	stur	x0, [x29, #-160]
  408af0:	ldur	x10, [x29, #-112]
  408af4:	str	x0, [x10, #16]
  408af8:	ldr	w8, [sp, #156]
  408afc:	stur	w8, [x29, #-168]
  408b00:	stur	w8, [x29, #-16]
  408b04:	stur	w8, [x29, #-12]
  408b08:	ldur	w8, [x29, #-12]
  408b0c:	ldr	x9, [sp, #320]
  408b10:	ldr	w10, [x9]
  408b14:	cmp	w8, w10
  408b18:	b.gt	408d0c <ferror@plt+0x6fbc>
  408b1c:	ldur	w8, [x29, #-16]
  408b20:	ldur	x9, [x29, #-224]
  408b24:	ldr	x10, [x9, #24]
  408b28:	ldursw	x11, [x29, #-12]
  408b2c:	str	w8, [x10, x11, lsl #2]
  408b30:	ldr	x10, [sp, #312]
  408b34:	ldr	x11, [x10]
  408b38:	ldursw	x12, [x29, #-12]
  408b3c:	ldr	w8, [x11, x12, lsl #2]
  408b40:	cbz	w8, 408cfc <ferror@plt+0x6fac>
  408b44:	ldur	x8, [x29, #-256]
  408b48:	ldr	x9, [x8]
  408b4c:	ldursw	x10, [x29, #-12]
  408b50:	mov	x11, #0x8                   	// #8
  408b54:	mul	x10, x11, x10
  408b58:	add	x9, x9, x10
  408b5c:	ldr	x9, [x9]
  408b60:	ldur	x10, [x29, #-224]
  408b64:	str	x9, [x10, #40]
  408b68:	ldr	x9, [sp, #312]
  408b6c:	ldr	x11, [x9]
  408b70:	ldursw	x12, [x29, #-12]
  408b74:	ldr	w13, [x11, x12, lsl #2]
  408b78:	stur	w13, [x29, #-36]
  408b7c:	ldr	x11, [sp, #248]
  408b80:	ldr	w13, [x11]
  408b84:	cbz	w13, 408bbc <ferror@plt+0x6e6c>
  408b88:	ldr	x8, [sp, #240]
  408b8c:	ldr	x0, [x8]
  408b90:	adrp	x9, 428000 <ferror@plt+0x262b0>
  408b94:	add	x9, x9, #0xd3e
  408b98:	str	x0, [sp, #144]
  408b9c:	mov	x0, x9
  408ba0:	bl	401d10 <gettext@plt>
  408ba4:	ldur	w2, [x29, #-12]
  408ba8:	ldr	x8, [sp, #144]
  408bac:	str	x0, [sp, #136]
  408bb0:	mov	x0, x8
  408bb4:	ldr	x1, [sp, #136]
  408bb8:	bl	401d20 <fprintf@plt>
  408bbc:	mov	w8, #0x1                   	// #1
  408bc0:	stur	w8, [x29, #-20]
  408bc4:	ldur	w8, [x29, #-20]
  408bc8:	ldur	w9, [x29, #-36]
  408bcc:	cmp	w8, w9
  408bd0:	b.gt	408cfc <ferror@plt+0x6fac>
  408bd4:	ldur	x8, [x29, #-224]
  408bd8:	ldr	x9, [x8, #40]
  408bdc:	ldursw	x10, [x29, #-20]
  408be0:	ldr	w11, [x9, x10, lsl #2]
  408be4:	stur	w11, [x29, #-184]
  408be8:	ldur	w11, [x29, #-16]
  408bec:	add	w11, w11, #0x1
  408bf0:	stur	w11, [x29, #-16]
  408bf4:	adrp	x9, 467000 <stdin@@GLIBC_2.17+0x42f0>
  408bf8:	add	x9, x9, #0x9a4
  408bfc:	ldr	w11, [x9]
  408c00:	cbz	w11, 408c60 <ferror@plt+0x6f10>
  408c04:	ldur	w8, [x29, #-184]
  408c08:	and	w8, w8, #0x4000
  408c0c:	cbnz	w8, 408c60 <ferror@plt+0x6f10>
  408c10:	ldur	w8, [x29, #-184]
  408c14:	cmp	w8, #0x0
  408c18:	cset	w8, le
  408c1c:	tbnz	w8, #0, 408c60 <ferror@plt+0x6f10>
  408c20:	ldur	w8, [x29, #-184]
  408c24:	adrp	x9, 469000 <stdin@@GLIBC_2.17+0x62f0>
  408c28:	add	x9, x9, #0x298
  408c2c:	ldr	w10, [x9]
  408c30:	cmp	w8, w10
  408c34:	b.gt	408c60 <ferror@plt+0x6f10>
  408c38:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  408c3c:	add	x8, x8, #0xb28
  408c40:	ldr	x8, [x8]
  408c44:	ldursw	x9, [x29, #-184]
  408c48:	ldr	w10, [x8, x9, lsl #2]
  408c4c:	cmp	w10, #0x1
  408c50:	b.ne	408c60 <ferror@plt+0x6f10>  // b.any
  408c54:	ldur	w8, [x29, #-184]
  408c58:	orr	w8, w8, #0x2000
  408c5c:	stur	w8, [x29, #-184]
  408c60:	ldur	w0, [x29, #-184]
  408c64:	bl	410d1c <ferror@plt+0xefcc>
  408c68:	ldur	w8, [x29, #-184]
  408c6c:	ldur	x9, [x29, #-160]
  408c70:	ldursw	x10, [x29, #-168]
  408c74:	mov	w11, w10
  408c78:	add	w11, w11, #0x1
  408c7c:	stur	w11, [x29, #-168]
  408c80:	str	w8, [x9, x10, lsl #2]
  408c84:	ldr	x9, [sp, #248]
  408c88:	ldr	w8, [x9]
  408c8c:	cbz	w8, 408cec <ferror@plt+0x6f9c>
  408c90:	ldr	x8, [sp, #240]
  408c94:	ldr	x0, [x8]
  408c98:	ldur	x9, [x29, #-224]
  408c9c:	ldr	x10, [x9, #40]
  408ca0:	ldursw	x11, [x29, #-20]
  408ca4:	ldr	w2, [x10, x11, lsl #2]
  408ca8:	adrp	x1, 42c000 <ferror@plt+0x2a2b0>
  408cac:	add	x1, x1, #0x737
  408cb0:	bl	401d20 <fprintf@plt>
  408cb4:	ldur	w12, [x29, #-20]
  408cb8:	ldur	w13, [x29, #-36]
  408cbc:	cmp	w12, w13
  408cc0:	b.ge	408cdc <ferror@plt+0x6f8c>  // b.tcont
  408cc4:	ldr	x8, [sp, #240]
  408cc8:	ldr	x1, [x8]
  408ccc:	adrp	x0, 42a000 <ferror@plt+0x282b0>
  408cd0:	add	x0, x0, #0x2f0
  408cd4:	bl	4018b0 <fputs@plt>
  408cd8:	b	408cec <ferror@plt+0x6f9c>
  408cdc:	ldr	x8, [sp, #240]
  408ce0:	ldr	x1, [x8]
  408ce4:	mov	w0, #0xa                   	// #10
  408ce8:	bl	401920 <putc@plt>
  408cec:	ldur	w8, [x29, #-20]
  408cf0:	add	w8, w8, #0x1
  408cf4:	stur	w8, [x29, #-20]
  408cf8:	b	408bc4 <ferror@plt+0x6e74>
  408cfc:	ldur	w8, [x29, #-12]
  408d00:	add	w8, w8, #0x1
  408d04:	stur	w8, [x29, #-12]
  408d08:	b	408b08 <ferror@plt+0x6db8>
  408d0c:	ldur	w8, [x29, #-16]
  408d10:	ldur	x9, [x29, #-224]
  408d14:	ldr	x10, [x9, #24]
  408d18:	ldursw	x11, [x29, #-12]
  408d1c:	str	w8, [x10, x11, lsl #2]
  408d20:	bl	410728 <ferror@plt+0xe9d8>
  408d24:	ldr	x9, [sp, #272]
  408d28:	ldrb	w8, [x9]
  408d2c:	tbnz	w8, #0, 408d34 <ferror@plt+0x6fe4>
  408d30:	b	408d74 <ferror@plt+0x7024>
  408d34:	ldur	x0, [x29, #-112]
  408d38:	bl	41a1b8 <ferror@plt+0x18468>
  408d3c:	ldur	x1, [x29, #-112]
  408d40:	ldr	x0, [sp, #264]
  408d44:	bl	419a10 <ferror@plt+0x17cc0>
  408d48:	cmp	w0, #0x0
  408d4c:	cset	w8, ge  // ge = tcont
  408d50:	tbnz	w8, #0, 408d64 <ferror@plt+0x7014>
  408d54:	adrp	x0, 428000 <ferror@plt+0x262b0>
  408d58:	add	x0, x0, #0xd53
  408d5c:	bl	401d10 <gettext@plt>
  408d60:	bl	410880 <ferror@plt+0xeb30>
  408d64:	ldur	x0, [x29, #-112]
  408d68:	bl	41928c <ferror@plt+0x1753c>
  408d6c:	mov	x8, xzr
  408d70:	stur	x8, [x29, #-112]
  408d74:	b	408e00 <ferror@plt+0x70b0>
  408d78:	ldur	w8, [x29, #-56]
  408d7c:	ldur	x9, [x29, #-256]
  408d80:	ldr	x10, [x9]
  408d84:	ldr	x11, [sp, #328]
  408d88:	ldrsw	x12, [x11]
  408d8c:	mov	x13, #0x8                   	// #8
  408d90:	mul	x12, x13, x12
  408d94:	str	w8, [x10, x12]
  408d98:	mov	w8, #0x1                   	// #1
  408d9c:	stur	w8, [x29, #-12]
  408da0:	ldur	w8, [x29, #-12]
  408da4:	ldr	x9, [sp, #320]
  408da8:	ldr	w10, [x9]
  408dac:	cmp	w8, w10
  408db0:	b.gt	408dec <ferror@plt+0x709c>
  408db4:	ldur	x8, [x29, #-256]
  408db8:	ldr	x9, [x8]
  408dbc:	ldursw	x10, [x29, #-12]
  408dc0:	mov	x11, #0x8                   	// #8
  408dc4:	mul	x10, x11, x10
  408dc8:	ldr	w12, [x9, x10]
  408dcc:	ldur	x9, [x29, #-224]
  408dd0:	ldr	x10, [x9, #24]
  408dd4:	ldursw	x11, [x29, #-12]
  408dd8:	str	w12, [x10, x11, lsl #2]
  408ddc:	ldur	w8, [x29, #-12]
  408de0:	add	w8, w8, #0x1
  408de4:	stur	w8, [x29, #-12]
  408de8:	b	408da0 <ferror@plt+0x7050>
  408dec:	ldur	x8, [x29, #-224]
  408df0:	ldr	x9, [x8, #24]
  408df4:	ldursw	x10, [x29, #-12]
  408df8:	mov	w11, wzr
  408dfc:	str	w11, [x9, x10, lsl #2]
  408e00:	ldr	x8, [sp, #320]
  408e04:	ldr	w9, [x8]
  408e08:	add	w9, w9, #0x2
  408e0c:	stur	w9, [x29, #-20]
  408e10:	ldur	x10, [x29, #-248]
  408e14:	ldr	w9, [x10]
  408e18:	cbz	w9, 408e28 <ferror@plt+0x70d8>
  408e1c:	ldur	w8, [x29, #-20]
  408e20:	add	w8, w8, #0x1
  408e24:	stur	w8, [x29, #-20]
  408e28:	ldur	x8, [x29, #-216]
  408e2c:	ldr	w9, [x8]
  408e30:	cbz	w9, 408e40 <ferror@plt+0x70f0>
  408e34:	bl	407d34 <ferror@plt+0x5fe4>
  408e38:	str	x0, [sp, #128]
  408e3c:	b	408e48 <ferror@plt+0x70f8>
  408e40:	bl	407d5c <ferror@plt+0x600c>
  408e44:	str	x0, [sp, #128]
  408e48:	ldr	x8, [sp, #128]
  408e4c:	ldur	w2, [x29, #-20]
  408e50:	mov	x0, x8
  408e54:	adrp	x1, 428000 <ferror@plt+0x262b0>
  408e58:	add	x1, x1, #0x5db
  408e5c:	bl	411134 <ferror@plt+0xf3e4>
  408e60:	ldur	x8, [x29, #-216]
  408e64:	ldr	w9, [x8]
  408e68:	cmp	w9, #0x0
  408e6c:	ldr	x10, [sp, #296]
  408e70:	ldr	x11, [sp, #288]
  408e74:	csel	x2, x10, x11, ne  // ne = any
  408e78:	ldr	x0, [sp, #280]
  408e7c:	adrp	x1, 428000 <ferror@plt+0x262b0>
  408e80:	add	x1, x1, #0x5a7
  408e84:	bl	401f18 <ferror@plt+0x1c8>
  408e88:	mov	x8, #0x1                   	// #1
  408e8c:	mov	x0, x8
  408e90:	mov	x1, #0x18                  	// #24
  408e94:	bl	401a60 <calloc@plt>
  408e98:	ldur	x8, [x29, #-224]
  408e9c:	str	x0, [x8, #8]
  408ea0:	ldr	x0, [x8, #8]
  408ea4:	mov	w9, #0x1                   	// #1
  408ea8:	mov	w1, w9
  408eac:	str	w9, [sp, #124]
  408eb0:	bl	419248 <ferror@plt+0x174f8>
  408eb4:	ldur	w9, [x29, #-20]
  408eb8:	ldur	x8, [x29, #-224]
  408ebc:	ldr	x10, [x8, #8]
  408ec0:	str	w9, [x10, #8]
  408ec4:	ldr	x10, [x8, #8]
  408ec8:	ldr	w9, [x10, #8]
  408ecc:	mov	w2, w9
  408ed0:	mov	x0, x2
  408ed4:	mov	x1, #0x4                   	// #4
  408ed8:	bl	401a60 <calloc@plt>
  408edc:	stur	x0, [x29, #-120]
  408ee0:	ldur	x8, [x29, #-224]
  408ee4:	ldr	x10, [x8, #8]
  408ee8:	str	x0, [x10, #16]
  408eec:	ldr	w9, [sp, #124]
  408ef0:	stur	w9, [x29, #-172]
  408ef4:	stur	w9, [x29, #-12]
  408ef8:	ldur	w8, [x29, #-12]
  408efc:	ldr	x9, [sp, #320]
  408f00:	ldr	w10, [x9]
  408f04:	cmp	w8, w10
  408f08:	b.gt	408fc8 <ferror@plt+0x7278>
  408f0c:	ldur	x8, [x29, #-224]
  408f10:	ldr	x9, [x8, #24]
  408f14:	ldursw	x10, [x29, #-12]
  408f18:	ldr	w0, [x9, x10, lsl #2]
  408f1c:	bl	410d1c <ferror@plt+0xefcc>
  408f20:	ldur	x8, [x29, #-224]
  408f24:	ldr	x9, [x8, #24]
  408f28:	ldursw	x10, [x29, #-12]
  408f2c:	ldr	w11, [x9, x10, lsl #2]
  408f30:	ldur	x9, [x29, #-120]
  408f34:	ldursw	x10, [x29, #-172]
  408f38:	mov	w12, w10
  408f3c:	add	w12, w12, #0x1
  408f40:	stur	w12, [x29, #-172]
  408f44:	str	w11, [x9, x10, lsl #2]
  408f48:	ldur	x9, [x29, #-248]
  408f4c:	ldr	w11, [x9]
  408f50:	cbnz	w11, 408fb8 <ferror@plt+0x7268>
  408f54:	ldr	x8, [sp, #248]
  408f58:	ldr	w9, [x8]
  408f5c:	cbz	w9, 408fb8 <ferror@plt+0x7268>
  408f60:	ldur	x8, [x29, #-224]
  408f64:	ldr	x9, [x8, #24]
  408f68:	ldursw	x10, [x29, #-12]
  408f6c:	ldr	w11, [x9, x10, lsl #2]
  408f70:	cbz	w11, 408fb8 <ferror@plt+0x7268>
  408f74:	ldr	x8, [sp, #240]
  408f78:	ldr	x0, [x8]
  408f7c:	adrp	x9, 428000 <ferror@plt+0x262b0>
  408f80:	add	x9, x9, #0x58d
  408f84:	str	x0, [sp, #112]
  408f88:	mov	x0, x9
  408f8c:	bl	401d10 <gettext@plt>
  408f90:	ldur	w2, [x29, #-12]
  408f94:	ldur	x8, [x29, #-224]
  408f98:	ldr	x9, [x8, #24]
  408f9c:	ldursw	x10, [x29, #-12]
  408fa0:	ldr	w3, [x9, x10, lsl #2]
  408fa4:	ldr	x9, [sp, #112]
  408fa8:	str	x0, [sp, #104]
  408fac:	mov	x0, x9
  408fb0:	ldr	x1, [sp, #104]
  408fb4:	bl	401d20 <fprintf@plt>
  408fb8:	ldur	w8, [x29, #-12]
  408fbc:	add	w8, w8, #0x1
  408fc0:	stur	w8, [x29, #-12]
  408fc4:	b	408ef8 <ferror@plt+0x71a8>
  408fc8:	ldur	x8, [x29, #-224]
  408fcc:	ldr	x9, [x8, #24]
  408fd0:	ldursw	x10, [x29, #-12]
  408fd4:	ldr	w0, [x9, x10, lsl #2]
  408fd8:	bl	410d1c <ferror@plt+0xefcc>
  408fdc:	ldur	x8, [x29, #-224]
  408fe0:	ldr	x9, [x8, #24]
  408fe4:	ldursw	x10, [x29, #-12]
  408fe8:	ldr	w11, [x9, x10, lsl #2]
  408fec:	ldur	x9, [x29, #-120]
  408ff0:	ldursw	x10, [x29, #-172]
  408ff4:	mov	w12, w10
  408ff8:	add	w12, w12, #0x1
  408ffc:	stur	w12, [x29, #-172]
  409000:	str	w11, [x9, x10, lsl #2]
  409004:	ldur	x9, [x29, #-248]
  409008:	ldr	w11, [x9]
  40900c:	cbz	w11, 40904c <ferror@plt+0x72fc>
  409010:	ldur	x8, [x29, #-224]
  409014:	ldr	x9, [x8, #24]
  409018:	ldursw	x10, [x29, #-12]
  40901c:	ldr	w0, [x9, x10, lsl #2]
  409020:	bl	410d1c <ferror@plt+0xefcc>
  409024:	ldur	x8, [x29, #-224]
  409028:	ldr	x9, [x8, #24]
  40902c:	ldursw	x10, [x29, #-12]
  409030:	ldr	w11, [x9, x10, lsl #2]
  409034:	ldur	x9, [x29, #-120]
  409038:	ldursw	x10, [x29, #-172]
  40903c:	mov	w12, w10
  409040:	add	w12, w12, #0x1
  409044:	stur	w12, [x29, #-172]
  409048:	str	w11, [x9, x10, lsl #2]
  40904c:	bl	410728 <ferror@plt+0xe9d8>
  409050:	ldr	x8, [sp, #272]
  409054:	ldrb	w9, [x8]
  409058:	tbnz	w9, #0, 409060 <ferror@plt+0x7310>
  40905c:	b	4090b0 <ferror@plt+0x7360>
  409060:	ldur	x8, [x29, #-224]
  409064:	ldr	x0, [x8, #8]
  409068:	bl	41a1b8 <ferror@plt+0x18468>
  40906c:	ldur	x8, [x29, #-224]
  409070:	ldr	x1, [x8, #8]
  409074:	ldr	x0, [sp, #264]
  409078:	bl	419a10 <ferror@plt+0x17cc0>
  40907c:	cmp	w0, #0x0
  409080:	cset	w9, ge  // ge = tcont
  409084:	tbnz	w9, #0, 409098 <ferror@plt+0x7348>
  409088:	adrp	x0, 428000 <ferror@plt+0x262b0>
  40908c:	add	x0, x0, #0xd71
  409090:	bl	401d10 <gettext@plt>
  409094:	bl	410880 <ferror@plt+0xeb30>
  409098:	ldur	x8, [x29, #-224]
  40909c:	ldr	x0, [x8, #8]
  4090a0:	bl	41928c <ferror@plt+0x1753c>
  4090a4:	mov	x8, xzr
  4090a8:	ldur	x9, [x29, #-224]
  4090ac:	str	x8, [x9, #8]
  4090b0:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  4090b4:	add	x8, x8, #0x2ac
  4090b8:	ldr	w9, [x8]
  4090bc:	cbz	w9, 40911c <ferror@plt+0x73cc>
  4090c0:	bl	407388 <ferror@plt+0x5638>
  4090c4:	ldr	x8, [sp, #272]
  4090c8:	ldrb	w9, [x8]
  4090cc:	tbnz	w9, #0, 4090d4 <ferror@plt+0x7384>
  4090d0:	b	40911c <ferror@plt+0x73cc>
  4090d4:	bl	409c94 <ferror@plt+0x7f44>
  4090d8:	stur	x0, [x29, #-192]
  4090dc:	ldur	x0, [x29, #-192]
  4090e0:	bl	41a1b8 <ferror@plt+0x18468>
  4090e4:	ldur	x1, [x29, #-192]
  4090e8:	ldr	x0, [sp, #264]
  4090ec:	bl	419a10 <ferror@plt+0x17cc0>
  4090f0:	cmp	w0, #0x0
  4090f4:	cset	w8, ge  // ge = tcont
  4090f8:	tbnz	w8, #0, 40910c <ferror@plt+0x73bc>
  4090fc:	adrp	x0, 428000 <ferror@plt+0x262b0>
  409100:	add	x0, x0, #0xd8b
  409104:	bl	401d10 <gettext@plt>
  409108:	bl	410880 <ferror@plt+0xeb30>
  40910c:	ldur	x0, [x29, #-192]
  409110:	bl	41928c <ferror@plt+0x1753c>
  409114:	mov	x8, xzr
  409118:	stur	x8, [x29, #-192]
  40911c:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  409120:	add	x8, x8, #0x588
  409124:	ldr	w9, [x8]
  409128:	cbz	w9, 4093a8 <ferror@plt+0x7658>
  40912c:	mov	x8, xzr
  409130:	stur	x8, [x29, #-200]
  409134:	mov	x0, #0x1                   	// #1
  409138:	mov	x1, #0x18                  	// #24
  40913c:	bl	401a60 <calloc@plt>
  409140:	ldur	x8, [x29, #-224]
  409144:	str	x0, [x8]
  409148:	ldr	x0, [x8]
  40914c:	mov	w1, #0x6                   	// #6
  409150:	bl	419248 <ferror@plt+0x174f8>
  409154:	ldr	x8, [sp, #256]
  409158:	ldr	w9, [x8]
  40915c:	add	w9, w9, #0x1
  409160:	ldur	x10, [x29, #-224]
  409164:	ldr	x11, [x10]
  409168:	str	w9, [x11, #8]
  40916c:	ldr	x11, [x10]
  409170:	ldr	w9, [x11, #8]
  409174:	mov	w2, w9
  409178:	mov	x0, x2
  40917c:	mov	x1, #0x4                   	// #4
  409180:	bl	401a60 <calloc@plt>
  409184:	stur	x0, [x29, #-200]
  409188:	ldur	x8, [x29, #-224]
  40918c:	ldr	x10, [x8]
  409190:	str	x0, [x10, #16]
  409194:	ldr	x10, [sp, #248]
  409198:	ldr	w9, [x10]
  40919c:	cbz	w9, 4091b8 <ferror@plt+0x7468>
  4091a0:	adrp	x0, 428000 <ferror@plt+0x262b0>
  4091a4:	add	x0, x0, #0xda2
  4091a8:	bl	401d10 <gettext@plt>
  4091ac:	ldr	x8, [sp, #240]
  4091b0:	ldr	x1, [x8]
  4091b4:	bl	4018b0 <fputs@plt>
  4091b8:	bl	407570 <ferror@plt+0x5820>
  4091bc:	ldr	x8, [sp, #256]
  4091c0:	ldr	w9, [x8]
  4091c4:	mov	w10, #0x1                   	// #1
  4091c8:	add	w2, w9, #0x1
  4091cc:	adrp	x1, 428000 <ferror@plt+0x262b0>
  4091d0:	add	x1, x1, #0xdbf
  4091d4:	str	w10, [sp, #100]
  4091d8:	bl	411134 <ferror@plt+0xf3e4>
  4091dc:	ldr	x0, [sp, #280]
  4091e0:	adrp	x1, 428000 <ferror@plt+0x262b0>
  4091e4:	add	x1, x1, #0xdc7
  4091e8:	adrp	x2, 428000 <ferror@plt+0x262b0>
  4091ec:	add	x2, x2, #0xdf7
  4091f0:	bl	401f18 <ferror@plt+0x1c8>
  4091f4:	ldr	w9, [sp, #100]
  4091f8:	stur	w9, [x29, #-12]
  4091fc:	ldur	w8, [x29, #-12]
  409200:	ldr	x9, [sp, #256]
  409204:	ldr	w10, [x9]
  409208:	cmp	w8, w10
  40920c:	b.gt	409344 <ferror@plt+0x75f4>
  409210:	ldr	x8, [sp, #248]
  409214:	ldr	w9, [x8]
  409218:	cbz	w9, 409290 <ferror@plt+0x7540>
  40921c:	ldr	x8, [sp, #240]
  409220:	ldr	x0, [x8]
  409224:	ldur	w2, [x29, #-12]
  409228:	ldursw	x9, [x29, #-12]
  40922c:	ldr	x10, [sp, #184]
  409230:	ldr	w11, [x10, x9, lsl #2]
  409234:	cmp	w11, #0x0
  409238:	cset	w11, ge  // ge = tcont
  40923c:	str	x0, [sp, #88]
  409240:	str	w2, [sp, #84]
  409244:	tbnz	w11, #0, 409264 <ferror@plt+0x7514>
  409248:	ldursw	x8, [x29, #-12]
  40924c:	ldr	x9, [sp, #184]
  409250:	ldr	w10, [x9, x8, lsl #2]
  409254:	mov	w11, wzr
  409258:	subs	w10, w11, w10
  40925c:	str	w10, [sp, #80]
  409260:	b	409274 <ferror@plt+0x7524>
  409264:	ldursw	x8, [x29, #-12]
  409268:	ldr	x9, [sp, #184]
  40926c:	ldr	w10, [x9, x8, lsl #2]
  409270:	str	w10, [sp, #80]
  409274:	ldr	w8, [sp, #80]
  409278:	ldr	x0, [sp, #88]
  40927c:	adrp	x1, 428000 <ferror@plt+0x262b0>
  409280:	add	x1, x1, #0xdff
  409284:	ldr	w2, [sp, #84]
  409288:	mov	w3, w8
  40928c:	bl	401d20 <fprintf@plt>
  409290:	ldursw	x8, [x29, #-12]
  409294:	ldr	x9, [sp, #184]
  409298:	ldr	w10, [x9, x8, lsl #2]
  40929c:	cmp	w10, #0x0
  4092a0:	cset	w10, ge  // ge = tcont
  4092a4:	tbnz	w10, #0, 4092c4 <ferror@plt+0x7574>
  4092a8:	ldursw	x8, [x29, #-12]
  4092ac:	ldr	x9, [sp, #184]
  4092b0:	ldr	w10, [x9, x8, lsl #2]
  4092b4:	mov	w11, wzr
  4092b8:	subs	w10, w11, w10
  4092bc:	str	w10, [sp, #76]
  4092c0:	b	4092d4 <ferror@plt+0x7584>
  4092c4:	ldursw	x8, [x29, #-12]
  4092c8:	ldr	x9, [sp, #184]
  4092cc:	ldr	w10, [x9, x8, lsl #2]
  4092d0:	str	w10, [sp, #76]
  4092d4:	ldr	w8, [sp, #76]
  4092d8:	mov	w0, w8
  4092dc:	bl	410d1c <ferror@plt+0xefcc>
  4092e0:	ldursw	x9, [x29, #-12]
  4092e4:	ldr	x10, [sp, #184]
  4092e8:	ldr	w8, [x10, x9, lsl #2]
  4092ec:	cmp	w8, #0x0
  4092f0:	cset	w8, ge  // ge = tcont
  4092f4:	tbnz	w8, #0, 409314 <ferror@plt+0x75c4>
  4092f8:	ldursw	x8, [x29, #-12]
  4092fc:	ldr	x9, [sp, #184]
  409300:	ldr	w10, [x9, x8, lsl #2]
  409304:	mov	w11, wzr
  409308:	subs	w10, w11, w10
  40930c:	str	w10, [sp, #72]
  409310:	b	409324 <ferror@plt+0x75d4>
  409314:	ldursw	x8, [x29, #-12]
  409318:	ldr	x9, [sp, #184]
  40931c:	ldr	w10, [x9, x8, lsl #2]
  409320:	str	w10, [sp, #72]
  409324:	ldr	w8, [sp, #72]
  409328:	ldur	x9, [x29, #-200]
  40932c:	ldursw	x10, [x29, #-12]
  409330:	str	w8, [x9, x10, lsl #2]
  409334:	ldur	w8, [x29, #-12]
  409338:	add	w8, w8, #0x1
  40933c:	stur	w8, [x29, #-12]
  409340:	b	4091fc <ferror@plt+0x74ac>
  409344:	bl	410728 <ferror@plt+0xe9d8>
  409348:	ldr	x8, [sp, #272]
  40934c:	ldrb	w9, [x8]
  409350:	tbnz	w9, #0, 409358 <ferror@plt+0x7608>
  409354:	b	4093a8 <ferror@plt+0x7658>
  409358:	ldur	x8, [x29, #-224]
  40935c:	ldr	x0, [x8]
  409360:	bl	41a1b8 <ferror@plt+0x18468>
  409364:	ldur	x8, [x29, #-224]
  409368:	ldr	x1, [x8]
  40936c:	ldr	x0, [sp, #264]
  409370:	bl	419a10 <ferror@plt+0x17cc0>
  409374:	cmp	w0, #0x0
  409378:	cset	w9, ge  // ge = tcont
  40937c:	tbnz	w9, #0, 409390 <ferror@plt+0x7640>
  409380:	adrp	x0, 428000 <ferror@plt+0x262b0>
  409384:	add	x0, x0, #0xe08
  409388:	bl	401d10 <gettext@plt>
  40938c:	bl	410880 <ferror@plt+0xeb30>
  409390:	ldur	x8, [x29, #-224]
  409394:	ldr	x0, [x8]
  409398:	bl	41928c <ferror@plt+0x1753c>
  40939c:	mov	x8, xzr
  4093a0:	ldur	x9, [x29, #-224]
  4093a4:	str	x8, [x9]
  4093a8:	ldr	x8, [sp, #320]
  4093ac:	ldr	w9, [x8]
  4093b0:	adrp	x10, 466000 <stdin@@GLIBC_2.17+0x32f0>
  4093b4:	add	x10, x10, #0xac4
  4093b8:	ldr	w11, [x10]
  4093bc:	add	w9, w9, w11
  4093c0:	stur	w9, [x29, #-52]
  4093c4:	ldr	x10, [sp, #232]
  4093c8:	ldr	w9, [x10]
  4093cc:	mov	w11, #0x7fff                	// #32767
  4093d0:	cmp	w9, w11
  4093d4:	b.ge	4093e4 <ferror@plt+0x7694>  // b.tcont
  4093d8:	ldur	x8, [x29, #-216]
  4093dc:	ldr	w9, [x8]
  4093e0:	cbz	w9, 4093f0 <ferror@plt+0x76a0>
  4093e4:	bl	407d34 <ferror@plt+0x5fe4>
  4093e8:	str	x0, [sp, #64]
  4093ec:	b	4093f8 <ferror@plt+0x76a8>
  4093f0:	bl	407d5c <ferror@plt+0x600c>
  4093f4:	str	x0, [sp, #64]
  4093f8:	ldr	x8, [sp, #64]
  4093fc:	ldur	w9, [x29, #-52]
  409400:	add	w2, w9, #0x1
  409404:	mov	x0, x8
  409408:	adrp	x1, 428000 <ferror@plt+0x262b0>
  40940c:	add	x1, x1, #0xe23
  409410:	bl	411134 <ferror@plt+0xf3e4>
  409414:	ldr	x8, [sp, #232]
  409418:	ldr	w9, [x8]
  40941c:	mov	w10, #0x7fff                	// #32767
  409420:	mov	w11, #0x1                   	// #1
  409424:	cmp	w9, w10
  409428:	str	w11, [sp, #60]
  40942c:	b.ge	409444 <ferror@plt+0x76f4>  // b.tcont
  409430:	ldur	x8, [x29, #-216]
  409434:	ldr	w9, [x8]
  409438:	cmp	w9, #0x0
  40943c:	cset	w9, ne  // ne = any
  409440:	str	w9, [sp, #60]
  409444:	ldr	w8, [sp, #60]
  409448:	tst	w8, #0x1
  40944c:	ldr	x9, [sp, #296]
  409450:	ldr	x10, [sp, #288]
  409454:	csel	x2, x9, x10, ne  // ne = any
  409458:	ldr	x0, [sp, #280]
  40945c:	adrp	x1, 428000 <ferror@plt+0x262b0>
  409460:	add	x1, x1, #0xe2b
  409464:	bl	401f18 <ferror@plt+0x1c8>
  409468:	mov	x9, #0x1                   	// #1
  40946c:	mov	x0, x9
  409470:	mov	x1, #0x18                  	// #24
  409474:	bl	401a60 <calloc@plt>
  409478:	stur	x0, [x29, #-80]
  40947c:	ldur	x0, [x29, #-80]
  409480:	mov	w1, #0x2                   	// #2
  409484:	bl	419248 <ferror@plt+0x174f8>
  409488:	ldur	w8, [x29, #-52]
  40948c:	mov	w11, #0x1                   	// #1
  409490:	add	w8, w8, #0x1
  409494:	ldur	x9, [x29, #-80]
  409498:	str	w8, [x9, #8]
  40949c:	ldur	x9, [x29, #-80]
  4094a0:	ldr	w8, [x9, #8]
  4094a4:	mov	w2, w8
  4094a8:	mov	x0, x2
  4094ac:	mov	x1, #0x4                   	// #4
  4094b0:	str	w11, [sp, #56]
  4094b4:	bl	401a60 <calloc@plt>
  4094b8:	stur	x0, [x29, #-128]
  4094bc:	ldur	x9, [x29, #-80]
  4094c0:	str	x0, [x9, #16]
  4094c4:	ldr	w8, [sp, #56]
  4094c8:	stur	w8, [x29, #-164]
  4094cc:	stur	w8, [x29, #-12]
  4094d0:	ldur	w8, [x29, #-12]
  4094d4:	ldr	x9, [sp, #320]
  4094d8:	ldr	w10, [x9]
  4094dc:	cmp	w8, w10
  4094e0:	b.gt	4095f0 <ferror@plt+0x78a0>
  4094e4:	ldr	x8, [sp, #192]
  4094e8:	ldr	x9, [x8]
  4094ec:	ldursw	x10, [x29, #-12]
  4094f0:	ldr	w11, [x9, x10, lsl #2]
  4094f4:	stur	w11, [x29, #-204]
  4094f8:	ldr	x9, [sp, #224]
  4094fc:	ldr	x10, [x9]
  409500:	ldursw	x12, [x29, #-12]
  409504:	ldr	w11, [x10, x12, lsl #2]
  409508:	mov	w13, #0xffff8002            	// #-32766
  40950c:	cmp	w11, w13
  409510:	b.ne	409530 <ferror@plt+0x77e0>  // b.any
  409514:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  409518:	add	x8, x8, #0xc6c
  40951c:	ldr	w9, [x8]
  409520:	ldr	x8, [sp, #224]
  409524:	ldr	x10, [x8]
  409528:	ldursw	x11, [x29, #-12]
  40952c:	str	w9, [x10, x11, lsl #2]
  409530:	ldur	w8, [x29, #-204]
  409534:	mov	w9, #0xffff8002            	// #-32766
  409538:	cmp	w8, w9
  40953c:	b.ne	40955c <ferror@plt+0x780c>  // b.any
  409540:	ldr	x8, [sp, #200]
  409544:	ldr	w9, [x8]
  409548:	ldr	x10, [sp, #192]
  40954c:	ldr	x11, [x10]
  409550:	ldursw	x12, [x29, #-12]
  409554:	str	w9, [x11, x12, lsl #2]
  409558:	b	4095a4 <ferror@plt+0x7854>
  40955c:	ldur	w8, [x29, #-204]
  409560:	cmp	w8, #0x0
  409564:	cset	w8, ge  // ge = tcont
  409568:	tbnz	w8, #0, 4095a4 <ferror@plt+0x7854>
  40956c:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  409570:	add	x8, x8, #0xabc
  409574:	ldr	w9, [x8]
  409578:	add	w9, w9, #0x1
  40957c:	str	w9, [x8]
  409580:	ldr	x8, [sp, #320]
  409584:	ldr	w9, [x8]
  409588:	ldur	w10, [x29, #-204]
  40958c:	subs	w9, w9, w10
  409590:	add	w9, w9, #0x1
  409594:	ldr	x11, [sp, #192]
  409598:	ldr	x12, [x11]
  40959c:	ldursw	x13, [x29, #-12]
  4095a0:	str	w9, [x12, x13, lsl #2]
  4095a4:	ldr	x8, [sp, #224]
  4095a8:	ldr	x9, [x8]
  4095ac:	ldursw	x10, [x29, #-12]
  4095b0:	ldr	w0, [x9, x10, lsl #2]
  4095b4:	bl	410d1c <ferror@plt+0xefcc>
  4095b8:	ldr	x8, [sp, #224]
  4095bc:	ldr	x9, [x8]
  4095c0:	ldursw	x10, [x29, #-12]
  4095c4:	ldr	w11, [x9, x10, lsl #2]
  4095c8:	ldur	x9, [x29, #-128]
  4095cc:	ldursw	x10, [x29, #-164]
  4095d0:	mov	w12, w10
  4095d4:	add	w12, w12, #0x1
  4095d8:	stur	w12, [x29, #-164]
  4095dc:	str	w11, [x9, x10, lsl #2]
  4095e0:	ldur	w8, [x29, #-12]
  4095e4:	add	w8, w8, #0x1
  4095e8:	stur	w8, [x29, #-12]
  4095ec:	b	4094d0 <ferror@plt+0x7780>
  4095f0:	ldr	x8, [sp, #224]
  4095f4:	ldr	x9, [x8]
  4095f8:	ldursw	x10, [x29, #-12]
  4095fc:	ldr	w0, [x9, x10, lsl #2]
  409600:	bl	410d1c <ferror@plt+0xefcc>
  409604:	ldr	x8, [sp, #224]
  409608:	ldr	x9, [x8]
  40960c:	ldursw	x10, [x29, #-12]
  409610:	ldr	w11, [x9, x10, lsl #2]
  409614:	ldur	x9, [x29, #-128]
  409618:	ldursw	x10, [x29, #-164]
  40961c:	mov	w12, w10
  409620:	add	w12, w12, #0x1
  409624:	stur	w12, [x29, #-164]
  409628:	str	w11, [x9, x10, lsl #2]
  40962c:	ldur	w11, [x29, #-12]
  409630:	add	w11, w11, #0x1
  409634:	stur	w11, [x29, #-12]
  409638:	ldur	w8, [x29, #-12]
  40963c:	ldur	w9, [x29, #-52]
  409640:	cmp	w8, w9
  409644:	b.gt	4096ac <ferror@plt+0x795c>
  409648:	ldr	x8, [sp, #224]
  40964c:	ldr	x9, [x8]
  409650:	ldursw	x10, [x29, #-12]
  409654:	ldr	w0, [x9, x10, lsl #2]
  409658:	bl	410d1c <ferror@plt+0xefcc>
  40965c:	ldr	x8, [sp, #224]
  409660:	ldr	x9, [x8]
  409664:	ldursw	x10, [x29, #-12]
  409668:	ldr	w11, [x9, x10, lsl #2]
  40966c:	ldur	x9, [x29, #-128]
  409670:	ldursw	x10, [x29, #-164]
  409674:	mov	w12, w10
  409678:	add	w12, w12, #0x1
  40967c:	stur	w12, [x29, #-164]
  409680:	str	w11, [x9, x10, lsl #2]
  409684:	ldr	x9, [sp, #200]
  409688:	ldr	w11, [x9]
  40968c:	ldr	x10, [sp, #192]
  409690:	ldr	x13, [x10]
  409694:	ldursw	x14, [x29, #-12]
  409698:	str	w11, [x13, x14, lsl #2]
  40969c:	ldur	w8, [x29, #-12]
  4096a0:	add	w8, w8, #0x1
  4096a4:	stur	w8, [x29, #-12]
  4096a8:	b	409638 <ferror@plt+0x78e8>
  4096ac:	bl	410728 <ferror@plt+0xe9d8>
  4096b0:	ldr	x8, [sp, #272]
  4096b4:	ldrb	w9, [x8]
  4096b8:	tbnz	w9, #0, 4096c0 <ferror@plt+0x7970>
  4096bc:	b	409700 <ferror@plt+0x79b0>
  4096c0:	ldur	x0, [x29, #-80]
  4096c4:	bl	41a1b8 <ferror@plt+0x18468>
  4096c8:	ldur	x1, [x29, #-80]
  4096cc:	ldr	x0, [sp, #264]
  4096d0:	bl	419a10 <ferror@plt+0x17cc0>
  4096d4:	cmp	w0, #0x0
  4096d8:	cset	w8, ge  // ge = tcont
  4096dc:	tbnz	w8, #0, 4096f0 <ferror@plt+0x79a0>
  4096e0:	adrp	x0, 428000 <ferror@plt+0x262b0>
  4096e4:	add	x0, x0, #0xe5b
  4096e8:	bl	401d10 <gettext@plt>
  4096ec:	bl	410880 <ferror@plt+0xeb30>
  4096f0:	ldur	x0, [x29, #-80]
  4096f4:	bl	41928c <ferror@plt+0x1753c>
  4096f8:	mov	x8, xzr
  4096fc:	stur	x8, [x29, #-80]
  409700:	ldur	w8, [x29, #-52]
  409704:	mov	w9, #0x7fff                	// #32767
  409708:	cmp	w8, w9
  40970c:	b.ge	40971c <ferror@plt+0x79cc>  // b.tcont
  409710:	ldur	x8, [x29, #-216]
  409714:	ldr	w9, [x8]
  409718:	cbz	w9, 409728 <ferror@plt+0x79d8>
  40971c:	bl	407d34 <ferror@plt+0x5fe4>
  409720:	str	x0, [sp, #48]
  409724:	b	409730 <ferror@plt+0x79e0>
  409728:	bl	407d5c <ferror@plt+0x600c>
  40972c:	str	x0, [sp, #48]
  409730:	ldr	x8, [sp, #48]
  409734:	ldur	w9, [x29, #-52]
  409738:	add	w2, w9, #0x1
  40973c:	mov	x0, x8
  409740:	adrp	x1, 428000 <ferror@plt+0x262b0>
  409744:	add	x1, x1, #0xe76
  409748:	bl	411134 <ferror@plt+0xf3e4>
  40974c:	ldur	w9, [x29, #-52]
  409750:	mov	w10, #0x7fff                	// #32767
  409754:	mov	w11, #0x1                   	// #1
  409758:	cmp	w9, w10
  40975c:	str	w11, [sp, #44]
  409760:	b.ge	409778 <ferror@plt+0x7a28>  // b.tcont
  409764:	ldur	x8, [x29, #-216]
  409768:	ldr	w9, [x8]
  40976c:	cmp	w9, #0x0
  409770:	cset	w9, ne  // ne = any
  409774:	str	w9, [sp, #44]
  409778:	ldr	w8, [sp, #44]
  40977c:	tst	w8, #0x1
  409780:	ldr	x9, [sp, #296]
  409784:	ldr	x10, [sp, #288]
  409788:	csel	x2, x9, x10, ne  // ne = any
  40978c:	ldr	x0, [sp, #280]
  409790:	adrp	x1, 428000 <ferror@plt+0x262b0>
  409794:	add	x1, x1, #0xe7d
  409798:	bl	401f18 <ferror@plt+0x1c8>
  40979c:	mov	x9, #0x1                   	// #1
  4097a0:	mov	x0, x9
  4097a4:	mov	x1, #0x18                  	// #24
  4097a8:	bl	401a60 <calloc@plt>
  4097ac:	stur	x0, [x29, #-88]
  4097b0:	ldur	x0, [x29, #-88]
  4097b4:	mov	w1, #0x4                   	// #4
  4097b8:	bl	419248 <ferror@plt+0x174f8>
  4097bc:	ldur	w8, [x29, #-52]
  4097c0:	mov	w11, #0x1                   	// #1
  4097c4:	add	w8, w8, #0x1
  4097c8:	ldur	x9, [x29, #-88]
  4097cc:	str	w8, [x9, #8]
  4097d0:	ldur	x9, [x29, #-88]
  4097d4:	ldr	w8, [x9, #8]
  4097d8:	mov	w2, w8
  4097dc:	mov	x0, x2
  4097e0:	mov	x1, #0x4                   	// #4
  4097e4:	str	w11, [sp, #40]
  4097e8:	bl	401a60 <calloc@plt>
  4097ec:	stur	x0, [x29, #-136]
  4097f0:	ldur	x9, [x29, #-88]
  4097f4:	str	x0, [x9, #16]
  4097f8:	ldr	w8, [sp, #40]
  4097fc:	stur	w8, [x29, #-12]
  409800:	ldur	w8, [x29, #-12]
  409804:	ldur	w9, [x29, #-52]
  409808:	cmp	w8, w9
  40980c:	b.gt	409850 <ferror@plt+0x7b00>
  409810:	ldr	x8, [sp, #192]
  409814:	ldr	x9, [x8]
  409818:	ldursw	x10, [x29, #-12]
  40981c:	ldr	w0, [x9, x10, lsl #2]
  409820:	bl	410d1c <ferror@plt+0xefcc>
  409824:	ldr	x8, [sp, #192]
  409828:	ldr	x9, [x8]
  40982c:	ldursw	x10, [x29, #-12]
  409830:	ldr	w11, [x9, x10, lsl #2]
  409834:	ldur	x9, [x29, #-136]
  409838:	ldursw	x10, [x29, #-12]
  40983c:	str	w11, [x9, x10, lsl #2]
  409840:	ldur	w8, [x29, #-12]
  409844:	add	w8, w8, #0x1
  409848:	stur	w8, [x29, #-12]
  40984c:	b	409800 <ferror@plt+0x7ab0>
  409850:	bl	410728 <ferror@plt+0xe9d8>
  409854:	ldr	x8, [sp, #272]
  409858:	ldrb	w9, [x8]
  40985c:	tbnz	w9, #0, 409864 <ferror@plt+0x7b14>
  409860:	b	4098a4 <ferror@plt+0x7b54>
  409864:	ldur	x0, [x29, #-88]
  409868:	bl	41a1b8 <ferror@plt+0x18468>
  40986c:	ldur	x1, [x29, #-88]
  409870:	ldr	x0, [sp, #264]
  409874:	bl	419a10 <ferror@plt+0x17cc0>
  409878:	cmp	w0, #0x0
  40987c:	cset	w8, ge  // ge = tcont
  409880:	tbnz	w8, #0, 409894 <ferror@plt+0x7b44>
  409884:	adrp	x0, 428000 <ferror@plt+0x262b0>
  409888:	add	x0, x0, #0xeab
  40988c:	bl	401d10 <gettext@plt>
  409890:	bl	410880 <ferror@plt+0xeb30>
  409894:	ldur	x0, [x29, #-88]
  409898:	bl	41928c <ferror@plt+0x1753c>
  40989c:	mov	x8, xzr
  4098a0:	stur	x8, [x29, #-88]
  4098a4:	ldur	w8, [x29, #-52]
  4098a8:	mov	w9, #0x7fff                	// #32767
  4098ac:	cmp	w8, w9
  4098b0:	b.ge	4098c0 <ferror@plt+0x7b70>  // b.tcont
  4098b4:	ldur	x8, [x29, #-216]
  4098b8:	ldr	w9, [x8]
  4098bc:	cbz	w9, 4098cc <ferror@plt+0x7b7c>
  4098c0:	bl	407d34 <ferror@plt+0x5fe4>
  4098c4:	str	x0, [sp, #32]
  4098c8:	b	4098d4 <ferror@plt+0x7b84>
  4098cc:	bl	407d5c <ferror@plt+0x600c>
  4098d0:	str	x0, [sp, #32]
  4098d4:	ldr	x8, [sp, #32]
  4098d8:	ldr	x9, [sp, #232]
  4098dc:	ldr	w10, [x9]
  4098e0:	add	w2, w10, #0x1
  4098e4:	mov	x0, x8
  4098e8:	adrp	x1, 428000 <ferror@plt+0x262b0>
  4098ec:	add	x1, x1, #0xec5
  4098f0:	bl	411134 <ferror@plt+0xf3e4>
  4098f4:	ldur	w10, [x29, #-52]
  4098f8:	mov	w11, #0x7fff                	// #32767
  4098fc:	mov	w12, #0x1                   	// #1
  409900:	cmp	w10, w11
  409904:	str	w12, [sp, #28]
  409908:	b.ge	409920 <ferror@plt+0x7bd0>  // b.tcont
  40990c:	ldur	x8, [x29, #-216]
  409910:	ldr	w9, [x8]
  409914:	cmp	w9, #0x0
  409918:	cset	w9, ne  // ne = any
  40991c:	str	w9, [sp, #28]
  409920:	ldr	w8, [sp, #28]
  409924:	tst	w8, #0x1
  409928:	ldr	x9, [sp, #296]
  40992c:	ldr	x10, [sp, #288]
  409930:	csel	x2, x9, x10, ne  // ne = any
  409934:	ldr	x0, [sp, #280]
  409938:	adrp	x1, 427000 <ferror@plt+0x252b0>
  40993c:	add	x1, x1, #0xa2b
  409940:	bl	401f18 <ferror@plt+0x1c8>
  409944:	mov	x9, #0x1                   	// #1
  409948:	mov	x0, x9
  40994c:	mov	x1, #0x18                  	// #24
  409950:	bl	401a60 <calloc@plt>
  409954:	stur	x0, [x29, #-96]
  409958:	ldur	x0, [x29, #-96]
  40995c:	mov	w1, #0x8                   	// #8
  409960:	bl	419248 <ferror@plt+0x174f8>
  409964:	ldr	x9, [sp, #232]
  409968:	ldr	w8, [x9]
  40996c:	mov	w11, #0x1                   	// #1
  409970:	add	w8, w8, #0x1
  409974:	ldur	x10, [x29, #-96]
  409978:	str	w8, [x10, #8]
  40997c:	ldur	x10, [x29, #-96]
  409980:	ldr	w8, [x10, #8]
  409984:	mov	w2, w8
  409988:	mov	x0, x2
  40998c:	mov	x1, #0x4                   	// #4
  409990:	str	w11, [sp, #24]
  409994:	bl	401a60 <calloc@plt>
  409998:	stur	x0, [x29, #-144]
  40999c:	ldur	x9, [x29, #-96]
  4099a0:	str	x0, [x9, #16]
  4099a4:	ldr	w8, [sp, #24]
  4099a8:	stur	w8, [x29, #-12]
  4099ac:	ldur	w8, [x29, #-12]
  4099b0:	ldr	x9, [sp, #232]
  4099b4:	ldr	w10, [x9]
  4099b8:	cmp	w8, w10
  4099bc:	b.gt	409a40 <ferror@plt+0x7cf0>
  4099c0:	ldr	x8, [sp, #216]
  4099c4:	ldr	x9, [x8]
  4099c8:	ldursw	x10, [x29, #-12]
  4099cc:	ldr	w11, [x9, x10, lsl #2]
  4099d0:	cbz	w11, 4099e8 <ferror@plt+0x7c98>
  4099d4:	ldr	x8, [sp, #208]
  4099d8:	ldr	x9, [x8]
  4099dc:	ldursw	x10, [x29, #-12]
  4099e0:	ldr	w11, [x9, x10, lsl #2]
  4099e4:	cbnz	w11, 409a00 <ferror@plt+0x7cb0>
  4099e8:	ldr	x8, [sp, #200]
  4099ec:	ldr	w9, [x8]
  4099f0:	ldr	x10, [sp, #208]
  4099f4:	ldr	x11, [x10]
  4099f8:	ldursw	x12, [x29, #-12]
  4099fc:	str	w9, [x11, x12, lsl #2]
  409a00:	ldr	x8, [sp, #208]
  409a04:	ldr	x9, [x8]
  409a08:	ldursw	x10, [x29, #-12]
  409a0c:	ldr	w0, [x9, x10, lsl #2]
  409a10:	bl	410d1c <ferror@plt+0xefcc>
  409a14:	ldr	x8, [sp, #208]
  409a18:	ldr	x9, [x8]
  409a1c:	ldursw	x10, [x29, #-12]
  409a20:	ldr	w11, [x9, x10, lsl #2]
  409a24:	ldur	x9, [x29, #-144]
  409a28:	ldursw	x10, [x29, #-12]
  409a2c:	str	w11, [x9, x10, lsl #2]
  409a30:	ldur	w8, [x29, #-12]
  409a34:	add	w8, w8, #0x1
  409a38:	stur	w8, [x29, #-12]
  409a3c:	b	4099ac <ferror@plt+0x7c5c>
  409a40:	bl	410728 <ferror@plt+0xe9d8>
  409a44:	ldr	x8, [sp, #272]
  409a48:	ldrb	w9, [x8]
  409a4c:	tbnz	w9, #0, 409a54 <ferror@plt+0x7d04>
  409a50:	b	409a94 <ferror@plt+0x7d44>
  409a54:	ldur	x0, [x29, #-96]
  409a58:	bl	41a1b8 <ferror@plt+0x18468>
  409a5c:	ldur	x1, [x29, #-96]
  409a60:	ldr	x0, [sp, #264]
  409a64:	bl	419a10 <ferror@plt+0x17cc0>
  409a68:	cmp	w0, #0x0
  409a6c:	cset	w8, ge  // ge = tcont
  409a70:	tbnz	w8, #0, 409a84 <ferror@plt+0x7d34>
  409a74:	adrp	x0, 428000 <ferror@plt+0x262b0>
  409a78:	add	x0, x0, #0xecc
  409a7c:	bl	401d10 <gettext@plt>
  409a80:	bl	410880 <ferror@plt+0xeb30>
  409a84:	ldur	x0, [x29, #-96]
  409a88:	bl	41928c <ferror@plt+0x1753c>
  409a8c:	mov	x8, xzr
  409a90:	stur	x8, [x29, #-96]
  409a94:	ldur	w8, [x29, #-52]
  409a98:	mov	w9, #0x7fff                	// #32767
  409a9c:	cmp	w8, w9
  409aa0:	b.ge	409ab0 <ferror@plt+0x7d60>  // b.tcont
  409aa4:	ldur	x8, [x29, #-216]
  409aa8:	ldr	w9, [x8]
  409aac:	cbz	w9, 409abc <ferror@plt+0x7d6c>
  409ab0:	bl	407d34 <ferror@plt+0x5fe4>
  409ab4:	str	x0, [sp, #16]
  409ab8:	b	409ac4 <ferror@plt+0x7d74>
  409abc:	bl	407d5c <ferror@plt+0x600c>
  409ac0:	str	x0, [sp, #16]
  409ac4:	ldr	x8, [sp, #16]
  409ac8:	ldr	x9, [sp, #232]
  409acc:	ldr	w10, [x9]
  409ad0:	add	w2, w10, #0x1
  409ad4:	mov	x0, x8
  409ad8:	adrp	x1, 428000 <ferror@plt+0x262b0>
  409adc:	add	x1, x1, #0xee6
  409ae0:	bl	411134 <ferror@plt+0xf3e4>
  409ae4:	ldur	w10, [x29, #-52]
  409ae8:	mov	w11, #0x7fff                	// #32767
  409aec:	mov	w12, #0x1                   	// #1
  409af0:	cmp	w10, w11
  409af4:	str	w12, [sp, #12]
  409af8:	b.ge	409b10 <ferror@plt+0x7dc0>  // b.tcont
  409afc:	ldur	x8, [x29, #-216]
  409b00:	ldr	w9, [x8]
  409b04:	cmp	w9, #0x0
  409b08:	cset	w9, ne  // ne = any
  409b0c:	str	w9, [sp, #12]
  409b10:	ldr	w8, [sp, #12]
  409b14:	tst	w8, #0x1
  409b18:	ldr	x9, [sp, #296]
  409b1c:	ldr	x10, [sp, #288]
  409b20:	csel	x2, x9, x10, ne  // ne = any
  409b24:	ldr	x0, [sp, #280]
  409b28:	adrp	x1, 428000 <ferror@plt+0x262b0>
  409b2c:	add	x1, x1, #0xeed
  409b30:	bl	401f18 <ferror@plt+0x1c8>
  409b34:	mov	x9, #0x1                   	// #1
  409b38:	mov	x0, x9
  409b3c:	mov	x1, #0x18                  	// #24
  409b40:	bl	401a60 <calloc@plt>
  409b44:	stur	x0, [x29, #-104]
  409b48:	ldur	x0, [x29, #-104]
  409b4c:	mov	w1, #0x3                   	// #3
  409b50:	bl	419248 <ferror@plt+0x174f8>
  409b54:	ldr	x9, [sp, #232]
  409b58:	ldr	w8, [x9]
  409b5c:	mov	w11, #0x1                   	// #1
  409b60:	add	w8, w8, #0x1
  409b64:	ldur	x10, [x29, #-104]
  409b68:	str	w8, [x10, #8]
  409b6c:	ldur	x10, [x29, #-104]
  409b70:	ldr	w8, [x10, #8]
  409b74:	mov	w2, w8
  409b78:	mov	x0, x2
  409b7c:	mov	x1, #0x4                   	// #4
  409b80:	str	w11, [sp, #8]
  409b84:	bl	401a60 <calloc@plt>
  409b88:	stur	x0, [x29, #-152]
  409b8c:	ldur	x9, [x29, #-104]
  409b90:	str	x0, [x9, #16]
  409b94:	ldr	w8, [sp, #8]
  409b98:	stur	w8, [x29, #-12]
  409b9c:	ldur	w8, [x29, #-12]
  409ba0:	ldr	x9, [sp, #232]
  409ba4:	ldr	w10, [x9]
  409ba8:	cmp	w8, w10
  409bac:	b.gt	409c14 <ferror@plt+0x7ec4>
  409bb0:	ldr	x8, [sp, #216]
  409bb4:	ldr	x9, [x8]
  409bb8:	ldursw	x10, [x29, #-12]
  409bbc:	ldr	w11, [x9, x10, lsl #2]
  409bc0:	cbnz	w11, 409bd4 <ferror@plt+0x7e84>
  409bc4:	ldur	x8, [x29, #-232]
  409bc8:	ldr	w9, [x8]
  409bcc:	add	w9, w9, #0x1
  409bd0:	str	w9, [x8]
  409bd4:	ldr	x8, [sp, #216]
  409bd8:	ldr	x9, [x8]
  409bdc:	ldursw	x10, [x29, #-12]
  409be0:	ldr	w0, [x9, x10, lsl #2]
  409be4:	bl	410d1c <ferror@plt+0xefcc>
  409be8:	ldr	x8, [sp, #216]
  409bec:	ldr	x9, [x8]
  409bf0:	ldursw	x10, [x29, #-12]
  409bf4:	ldr	w11, [x9, x10, lsl #2]
  409bf8:	ldur	x9, [x29, #-152]
  409bfc:	ldursw	x10, [x29, #-12]
  409c00:	str	w11, [x9, x10, lsl #2]
  409c04:	ldur	w8, [x29, #-12]
  409c08:	add	w8, w8, #0x1
  409c0c:	stur	w8, [x29, #-12]
  409c10:	b	409b9c <ferror@plt+0x7e4c>
  409c14:	bl	410728 <ferror@plt+0xe9d8>
  409c18:	ldr	x8, [sp, #272]
  409c1c:	ldrb	w9, [x8]
  409c20:	tbnz	w9, #0, 409c28 <ferror@plt+0x7ed8>
  409c24:	b	409c68 <ferror@plt+0x7f18>
  409c28:	ldur	x0, [x29, #-104]
  409c2c:	bl	41a1b8 <ferror@plt+0x18468>
  409c30:	ldur	x1, [x29, #-104]
  409c34:	ldr	x0, [sp, #264]
  409c38:	bl	419a10 <ferror@plt+0x17cc0>
  409c3c:	cmp	w0, #0x0
  409c40:	cset	w8, ge  // ge = tcont
  409c44:	tbnz	w8, #0, 409c58 <ferror@plt+0x7f08>
  409c48:	adrp	x0, 428000 <ferror@plt+0x262b0>
  409c4c:	add	x0, x0, #0xf1b
  409c50:	bl	401d10 <gettext@plt>
  409c54:	bl	410880 <ferror@plt+0xeb30>
  409c58:	ldur	x0, [x29, #-104]
  409c5c:	bl	41928c <ferror@plt+0x1753c>
  409c60:	mov	x8, xzr
  409c64:	stur	x8, [x29, #-104]
  409c68:	ldur	x8, [x29, #-224]
  409c6c:	ldr	x0, [x8, #24]
  409c70:	bl	401b80 <free@plt>
  409c74:	add	sp, sp, #0x250
  409c78:	ldp	x20, x19, [sp, #80]
  409c7c:	ldp	x22, x21, [sp, #64]
  409c80:	ldp	x24, x23, [sp, #48]
  409c84:	ldp	x26, x25, [sp, #32]
  409c88:	ldp	x28, x27, [sp, #16]
  409c8c:	ldp	x29, x30, [sp], #96
  409c90:	ret
  409c94:	sub	sp, sp, #0x60
  409c98:	stp	x29, x30, [sp, #80]
  409c9c:	add	x29, sp, #0x50
  409ca0:	mov	x8, xzr
  409ca4:	mov	x0, #0x1                   	// #1
  409ca8:	mov	x1, #0x18                  	// #24
  409cac:	mov	w9, #0x5                   	// #5
  409cb0:	adrp	x10, 466000 <stdin@@GLIBC_2.17+0x32f0>
  409cb4:	add	x10, x10, #0xc20
  409cb8:	mov	x11, #0x4                   	// #4
  409cbc:	mov	w12, #0x1                   	// #1
  409cc0:	adrp	x13, 469000 <stdin@@GLIBC_2.17+0x62f0>
  409cc4:	add	x13, x13, #0xad0
  409cc8:	stur	x8, [x29, #-16]
  409ccc:	stur	x8, [x29, #-24]
  409cd0:	stur	w9, [x29, #-28]
  409cd4:	str	x10, [sp, #40]
  409cd8:	str	x11, [sp, #32]
  409cdc:	str	w12, [sp, #28]
  409ce0:	str	x13, [sp, #16]
  409ce4:	bl	401a60 <calloc@plt>
  409ce8:	stur	x0, [x29, #-16]
  409cec:	ldur	x0, [x29, #-16]
  409cf0:	ldur	w1, [x29, #-28]
  409cf4:	bl	419248 <ferror@plt+0x174f8>
  409cf8:	ldur	x8, [x29, #-16]
  409cfc:	ldrh	w9, [x8, #2]
  409d00:	orr	w9, w9, #0x4
  409d04:	strh	w9, [x8, #2]
  409d08:	ldur	x8, [x29, #-16]
  409d0c:	str	wzr, [x8, #4]
  409d10:	ldr	x8, [sp, #40]
  409d14:	ldr	w9, [x8]
  409d18:	ldur	x10, [x29, #-16]
  409d1c:	str	w9, [x10, #8]
  409d20:	ldur	x10, [x29, #-16]
  409d24:	ldr	w9, [x10, #8]
  409d28:	mov	w2, w9
  409d2c:	mov	x0, x2
  409d30:	ldr	x1, [sp, #32]
  409d34:	bl	401a60 <calloc@plt>
  409d38:	stur	x0, [x29, #-24]
  409d3c:	ldur	x8, [x29, #-16]
  409d40:	str	x0, [x8, #16]
  409d44:	ldr	w9, [sp, #28]
  409d48:	stur	w9, [x29, #-4]
  409d4c:	ldur	w8, [x29, #-4]
  409d50:	adrp	x9, 466000 <stdin@@GLIBC_2.17+0x32f0>
  409d54:	add	x9, x9, #0xc20
  409d58:	ldr	w10, [x9]
  409d5c:	cmp	w8, w10
  409d60:	b.ge	409ddc <ferror@plt+0x808c>  // b.tcont
  409d64:	ldursw	x8, [x29, #-4]
  409d68:	ldr	x9, [sp, #16]
  409d6c:	ldr	w10, [x9, x8, lsl #2]
  409d70:	cmp	w10, #0x0
  409d74:	cset	w10, ge  // ge = tcont
  409d78:	tbnz	w10, #0, 409d98 <ferror@plt+0x8048>
  409d7c:	ldursw	x8, [x29, #-4]
  409d80:	ldr	x9, [sp, #16]
  409d84:	ldr	w10, [x9, x8, lsl #2]
  409d88:	mov	w11, wzr
  409d8c:	subs	w10, w11, w10
  409d90:	str	w10, [sp, #12]
  409d94:	b	409da8 <ferror@plt+0x8058>
  409d98:	ldursw	x8, [x29, #-4]
  409d9c:	ldr	x9, [sp, #16]
  409da0:	ldr	w10, [x9, x8, lsl #2]
  409da4:	str	w10, [sp, #12]
  409da8:	ldr	w8, [sp, #12]
  409dac:	ldursw	x9, [x29, #-4]
  409db0:	ldr	x10, [sp, #16]
  409db4:	str	w8, [x10, x9, lsl #2]
  409db8:	ldursw	x9, [x29, #-4]
  409dbc:	ldr	w8, [x10, x9, lsl #2]
  409dc0:	ldur	x9, [x29, #-24]
  409dc4:	ldursw	x11, [x29, #-4]
  409dc8:	str	w8, [x9, x11, lsl #2]
  409dcc:	ldur	w8, [x29, #-4]
  409dd0:	add	w8, w8, #0x1
  409dd4:	stur	w8, [x29, #-4]
  409dd8:	b	409d4c <ferror@plt+0x7ffc>
  409ddc:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x12f0>
  409de0:	add	x0, x0, #0x168
  409de4:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  409de8:	add	x1, x1, #0x1f1
  409dec:	adrp	x2, 428000 <ferror@plt+0x262b0>
  409df0:	add	x2, x2, #0xdf7
  409df4:	bl	401f18 <ferror@plt+0x1c8>
  409df8:	ldur	x8, [x29, #-16]
  409dfc:	mov	x0, x8
  409e00:	ldp	x29, x30, [sp, #80]
  409e04:	add	sp, sp, #0x60
  409e08:	ret
  409e0c:	sub	sp, sp, #0x150
  409e10:	stp	x29, x30, [sp, #272]
  409e14:	str	x28, [sp, #288]
  409e18:	stp	x22, x21, [sp, #304]
  409e1c:	stp	x20, x19, [sp, #320]
  409e20:	add	x29, sp, #0x110
  409e24:	mov	x8, xzr
  409e28:	mov	w9, #0x1                   	// #1
  409e2c:	adrp	x10, 462000 <ferror@plt+0x602b0>
  409e30:	add	x10, x10, #0xe38
  409e34:	adrp	x11, 469000 <stdin@@GLIBC_2.17+0x62f0>
  409e38:	add	x11, x11, #0xfb4
  409e3c:	adrp	x12, 466000 <stdin@@GLIBC_2.17+0x32f0>
  409e40:	add	x12, x12, #0xa88
  409e44:	adrp	x13, 469000 <stdin@@GLIBC_2.17+0x62f0>
  409e48:	add	x13, x13, #0x298
  409e4c:	adrp	x14, 469000 <stdin@@GLIBC_2.17+0x62f0>
  409e50:	add	x14, x14, #0xaa4
  409e54:	adrp	x15, 437000 <ferror@plt+0x352b0>
  409e58:	add	x15, x15, #0x2a0
  409e5c:	adrp	x16, 466000 <stdin@@GLIBC_2.17+0x32f0>
  409e60:	add	x16, x16, #0xc4c
  409e64:	adrp	x17, 464000 <stdin@@GLIBC_2.17+0x12f0>
  409e68:	add	x17, x17, #0x1d0
  409e6c:	adrp	x18, 464000 <stdin@@GLIBC_2.17+0x12f0>
  409e70:	add	x18, x18, #0xa30
  409e74:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x12f0>
  409e78:	add	x0, x0, #0xb20
  409e7c:	adrp	x1, 466000 <stdin@@GLIBC_2.17+0x32f0>
  409e80:	add	x1, x1, #0xc38
  409e84:	adrp	x2, 467000 <stdin@@GLIBC_2.17+0x42f0>
  409e88:	add	x2, x2, #0x58c
  409e8c:	adrp	x3, 464000 <stdin@@GLIBC_2.17+0x12f0>
  409e90:	add	x3, x3, #0xa28
  409e94:	adrp	x4, 464000 <stdin@@GLIBC_2.17+0x12f0>
  409e98:	add	x4, x4, #0xa1c
  409e9c:	adrp	x5, 467000 <stdin@@GLIBC_2.17+0x42f0>
  409ea0:	add	x5, x5, #0x574
  409ea4:	adrp	x6, 437000 <ferror@plt+0x352b0>
  409ea8:	add	x6, x6, #0x46a
  409eac:	adrp	x7, 468000 <stdin@@GLIBC_2.17+0x52f0>
  409eb0:	add	x7, x7, #0x290
  409eb4:	adrp	x19, 462000 <ferror@plt+0x602b0>
  409eb8:	add	x19, x19, #0xd08
  409ebc:	adrp	x20, 429000 <ferror@plt+0x272b0>
  409ec0:	add	x20, x20, #0xb00
  409ec4:	adrp	x21, 429000 <ferror@plt+0x272b0>
  409ec8:	add	x21, x21, #0xd4f
  409ecc:	stur	wzr, [x29, #-8]
  409ed0:	stur	x8, [x29, #-16]
  409ed4:	stur	w9, [x29, #-68]
  409ed8:	stur	x10, [x29, #-80]
  409edc:	stur	x11, [x29, #-88]
  409ee0:	stur	x12, [x29, #-96]
  409ee4:	stur	x13, [x29, #-104]
  409ee8:	stur	x14, [x29, #-112]
  409eec:	stur	x15, [x29, #-120]
  409ef0:	stur	x16, [x29, #-128]
  409ef4:	str	x17, [sp, #136]
  409ef8:	str	x18, [sp, #128]
  409efc:	str	x0, [sp, #120]
  409f00:	str	x1, [sp, #112]
  409f04:	str	x2, [sp, #104]
  409f08:	str	x3, [sp, #96]
  409f0c:	str	x4, [sp, #88]
  409f10:	str	x5, [sp, #80]
  409f14:	str	x6, [sp, #72]
  409f18:	str	x7, [sp, #64]
  409f1c:	str	x19, [sp, #56]
  409f20:	str	x20, [sp, #48]
  409f24:	str	x21, [sp, #40]
  409f28:	bl	4111f8 <ferror@plt+0xf4a8>
  409f2c:	ldur	w9, [x29, #-68]
  409f30:	ldur	x8, [x29, #-80]
  409f34:	str	w9, [x8]
  409f38:	ldur	x10, [x29, #-88]
  409f3c:	ldr	w22, [x10]
  409f40:	cbz	w22, 409f6c <ferror@plt+0x821c>
  409f44:	ldur	x8, [x29, #-96]
  409f48:	ldr	w9, [x8]
  409f4c:	cbnz	w9, 409f6c <ferror@plt+0x821c>
  409f50:	adrp	x0, 428000 <ferror@plt+0x262b0>
  409f54:	add	x0, x0, #0xf35
  409f58:	bl	406ddc <ferror@plt+0x508c>
  409f5c:	adrp	x0, 428000 <ferror@plt+0x262b0>
  409f60:	add	x0, x0, #0xf5e
  409f64:	bl	406ddc <ferror@plt+0x508c>
  409f68:	b	409f78 <ferror@plt+0x8228>
  409f6c:	adrp	x0, 428000 <ferror@plt+0x262b0>
  409f70:	add	x0, x0, #0xf8b
  409f74:	bl	406ddc <ferror@plt+0x508c>
  409f78:	bl	4111f8 <ferror@plt+0xf4a8>
  409f7c:	ldur	x8, [x29, #-96]
  409f80:	ldr	w9, [x8]
  409f84:	cbz	w9, 40a028 <ferror@plt+0x82d8>
  409f88:	ldur	x8, [x29, #-88]
  409f8c:	ldr	w9, [x8]
  409f90:	cbz	w9, 409fa4 <ferror@plt+0x8254>
  409f94:	adrp	x0, 428000 <ferror@plt+0x262b0>
  409f98:	add	x0, x0, #0xfad
  409f9c:	bl	406ddc <ferror@plt+0x508c>
  409fa0:	b	409fb0 <ferror@plt+0x8260>
  409fa4:	adrp	x0, 428000 <ferror@plt+0x262b0>
  409fa8:	add	x0, x0, #0xfde
  409fac:	bl	406ddc <ferror@plt+0x508c>
  409fb0:	ldur	x8, [x29, #-80]
  409fb4:	ldr	w9, [x8]
  409fb8:	add	w9, w9, #0x1
  409fbc:	str	w9, [x8]
  409fc0:	adrp	x0, 428000 <ferror@plt+0x262b0>
  409fc4:	add	x0, x0, #0xff8
  409fc8:	bl	406ddc <ferror@plt+0x508c>
  409fcc:	ldur	x8, [x29, #-80]
  409fd0:	ldr	w9, [x8]
  409fd4:	subs	w9, w9, #0x1
  409fd8:	str	w9, [x8]
  409fdc:	ldur	x10, [x29, #-88]
  409fe0:	ldr	w9, [x10]
  409fe4:	cbz	w9, 40a01c <ferror@plt+0x82cc>
  409fe8:	adrp	x0, 429000 <ferror@plt+0x272b0>
  409fec:	add	x0, x0, #0x2f
  409ff0:	bl	406ddc <ferror@plt+0x508c>
  409ff4:	adrp	x0, 429000 <ferror@plt+0x272b0>
  409ff8:	add	x0, x0, #0x94
  409ffc:	bl	406ddc <ferror@plt+0x508c>
  40a000:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a004:	add	x0, x0, #0xb6
  40a008:	bl	406ddc <ferror@plt+0x508c>
  40a00c:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a010:	add	x0, x0, #0xea
  40a014:	bl	406ddc <ferror@plt+0x508c>
  40a018:	b	40a028 <ferror@plt+0x82d8>
  40a01c:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a020:	add	x0, x0, #0x106
  40a024:	bl	406ddc <ferror@plt+0x508c>
  40a028:	ldur	x8, [x29, #-80]
  40a02c:	str	wzr, [x8]
  40a030:	bl	4111f8 <ferror@plt+0xf4a8>
  40a034:	ldur	x8, [x29, #-104]
  40a038:	ldr	w1, [x8]
  40a03c:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a040:	add	x0, x0, #0x154
  40a044:	bl	410ce4 <ferror@plt+0xef94>
  40a048:	ldur	x8, [x29, #-104]
  40a04c:	ldr	w9, [x8]
  40a050:	add	w1, w9, #0x1
  40a054:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a058:	add	x0, x0, #0x16d
  40a05c:	bl	410ce4 <ferror@plt+0xef94>
  40a060:	ldur	x8, [x29, #-112]
  40a064:	ldr	w9, [x8]
  40a068:	cbz	w9, 40a14c <ferror@plt+0x83fc>
  40a06c:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40a070:	add	x8, x8, #0xc24
  40a074:	ldr	w9, [x8]
  40a078:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40a07c:	add	x8, x8, #0x9e0
  40a080:	ldr	w10, [x8]
  40a084:	add	w9, w9, w10
  40a088:	add	w9, w9, #0x1
  40a08c:	stur	w9, [x29, #-20]
  40a090:	ldur	w9, [x29, #-20]
  40a094:	mov	w10, #0x7fff                	// #32767
  40a098:	mov	w11, #0x1                   	// #1
  40a09c:	cmp	w9, w10
  40a0a0:	str	w11, [sp, #36]
  40a0a4:	b.ge	40a0c0 <ferror@plt+0x8370>  // b.tcont
  40a0a8:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40a0ac:	add	x8, x8, #0xaa4
  40a0b0:	ldr	w9, [x8]
  40a0b4:	cmp	w9, #0x0
  40a0b8:	cset	w9, ne  // ne = any
  40a0bc:	str	w9, [sp, #36]
  40a0c0:	ldr	w8, [sp, #36]
  40a0c4:	adrp	x9, 427000 <ferror@plt+0x252b0>
  40a0c8:	add	x9, x9, #0xa66
  40a0cc:	adrp	x10, 427000 <ferror@plt+0x252b0>
  40a0d0:	add	x10, x10, #0xa59
  40a0d4:	tst	w8, #0x1
  40a0d8:	csel	x9, x10, x9, ne  // ne = any
  40a0dc:	stur	x9, [x29, #-32]
  40a0e0:	ldur	x9, [x29, #-80]
  40a0e4:	str	wzr, [x9]
  40a0e8:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a0ec:	add	x0, x0, #0x18a
  40a0f0:	bl	406ddc <ferror@plt+0x508c>
  40a0f4:	ldur	x9, [x29, #-80]
  40a0f8:	ldr	w8, [x9]
  40a0fc:	add	w8, w8, #0x1
  40a100:	str	w8, [x9]
  40a104:	ldur	x0, [x29, #-120]
  40a108:	bl	406ddc <ferror@plt+0x508c>
  40a10c:	ldur	x1, [x29, #-32]
  40a110:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a114:	add	x0, x0, #0x19f
  40a118:	bl	407e9c <ferror@plt+0x614c>
  40a11c:	ldur	x1, [x29, #-32]
  40a120:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a124:	add	x0, x0, #0x1ad
  40a128:	bl	407e9c <ferror@plt+0x614c>
  40a12c:	adrp	x0, 431000 <ferror@plt+0x2f2b0>
  40a130:	add	x0, x0, #0xce7
  40a134:	bl	406ddc <ferror@plt+0x508c>
  40a138:	ldur	x9, [x29, #-80]
  40a13c:	ldr	w8, [x9]
  40a140:	subs	w8, w8, #0x1
  40a144:	str	w8, [x9]
  40a148:	b	40a1bc <ferror@plt+0x846c>
  40a14c:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a150:	add	x0, x0, #0x1b8
  40a154:	bl	406ddc <ferror@plt+0x508c>
  40a158:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a15c:	add	x0, x0, #0x1e4
  40a160:	bl	406ddc <ferror@plt+0x508c>
  40a164:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a168:	add	x0, x0, #0x18a
  40a16c:	bl	406ddc <ferror@plt+0x508c>
  40a170:	ldur	x8, [x29, #-80]
  40a174:	ldr	w9, [x8]
  40a178:	add	w9, w9, #0x1
  40a17c:	str	w9, [x8]
  40a180:	ldur	x0, [x29, #-120]
  40a184:	bl	406ddc <ferror@plt+0x508c>
  40a188:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a18c:	add	x0, x0, #0x209
  40a190:	bl	406ddc <ferror@plt+0x508c>
  40a194:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a198:	add	x0, x0, #0x221
  40a19c:	bl	406ddc <ferror@plt+0x508c>
  40a1a0:	adrp	x0, 431000 <ferror@plt+0x2f2b0>
  40a1a4:	add	x0, x0, #0xce7
  40a1a8:	bl	406ddc <ferror@plt+0x508c>
  40a1ac:	ldur	x8, [x29, #-80]
  40a1b0:	ldr	w9, [x8]
  40a1b4:	subs	w9, w9, #0x1
  40a1b8:	str	w9, [x8]
  40a1bc:	ldur	x8, [x29, #-112]
  40a1c0:	ldr	w9, [x8]
  40a1c4:	cbz	w9, 40a2c0 <ferror@plt+0x8570>
  40a1c8:	bl	406ed4 <ferror@plt+0x5184>
  40a1cc:	ldur	x8, [x29, #-128]
  40a1d0:	ldrb	w9, [x8]
  40a1d4:	tbnz	w9, #0, 40a1dc <ferror@plt+0x848c>
  40a1d8:	b	40a2bc <ferror@plt+0x856c>
  40a1dc:	bl	40b438 <ferror@plt+0x96e8>
  40a1e0:	stur	x0, [x29, #-40]
  40a1e4:	ldur	x0, [x29, #-40]
  40a1e8:	bl	41a1b8 <ferror@plt+0x18468>
  40a1ec:	ldur	x1, [x29, #-40]
  40a1f0:	ldr	x0, [sp, #136]
  40a1f4:	bl	419a10 <ferror@plt+0x17cc0>
  40a1f8:	cmp	w0, #0x0
  40a1fc:	cset	w8, ge  // ge = tcont
  40a200:	tbnz	w8, #0, 40a214 <ferror@plt+0x84c4>
  40a204:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a208:	add	x0, x0, #0x236
  40a20c:	bl	401d10 <gettext@plt>
  40a210:	bl	410880 <ferror@plt+0xeb30>
  40a214:	ldur	x0, [x29, #-40]
  40a218:	bl	41928c <ferror@plt+0x1753c>
  40a21c:	bl	40b9ac <ferror@plt+0x9c5c>
  40a220:	stur	x0, [x29, #-40]
  40a224:	ldur	x0, [x29, #-40]
  40a228:	bl	41a1b8 <ferror@plt+0x18468>
  40a22c:	ldur	x1, [x29, #-40]
  40a230:	ldr	x0, [sp, #136]
  40a234:	bl	419a10 <ferror@plt+0x17cc0>
  40a238:	cmp	w0, #0x0
  40a23c:	cset	w8, ge  // ge = tcont
  40a240:	tbnz	w8, #0, 40a254 <ferror@plt+0x8504>
  40a244:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a248:	add	x0, x0, #0x24b
  40a24c:	bl	401d10 <gettext@plt>
  40a250:	bl	410880 <ferror@plt+0xeb30>
  40a254:	ldur	x0, [x29, #-40]
  40a258:	bl	41928c <ferror@plt+0x1753c>
  40a25c:	mov	x8, xzr
  40a260:	stur	x8, [x29, #-40]
  40a264:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40a268:	add	x8, x8, #0x2ac
  40a26c:	ldr	w9, [x8]
  40a270:	cbz	w9, 40a2bc <ferror@plt+0x856c>
  40a274:	bl	409c94 <ferror@plt+0x7f44>
  40a278:	stur	x0, [x29, #-40]
  40a27c:	ldur	x0, [x29, #-40]
  40a280:	bl	41a1b8 <ferror@plt+0x18468>
  40a284:	ldur	x1, [x29, #-40]
  40a288:	ldr	x0, [sp, #136]
  40a28c:	bl	419a10 <ferror@plt+0x17cc0>
  40a290:	cmp	w0, #0x0
  40a294:	cset	w8, ge  // ge = tcont
  40a298:	tbnz	w8, #0, 40a2ac <ferror@plt+0x855c>
  40a29c:	adrp	x0, 428000 <ferror@plt+0x262b0>
  40a2a0:	add	x0, x0, #0xd8b
  40a2a4:	bl	401d10 <gettext@plt>
  40a2a8:	bl	410880 <ferror@plt+0xeb30>
  40a2ac:	ldur	x0, [x29, #-40]
  40a2b0:	bl	41928c <ferror@plt+0x1753c>
  40a2b4:	mov	x8, xzr
  40a2b8:	stur	x8, [x29, #-40]
  40a2bc:	b	40a38c <ferror@plt+0x863c>
  40a2c0:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40a2c4:	add	x8, x8, #0x9dc
  40a2c8:	ldr	w9, [x8]
  40a2cc:	cbz	w9, 40a388 <ferror@plt+0x8638>
  40a2d0:	bl	407bcc <ferror@plt+0x5e7c>
  40a2d4:	ldur	x8, [x29, #-128]
  40a2d8:	ldrb	w9, [x8]
  40a2dc:	tbnz	w9, #0, 40a2e4 <ferror@plt+0x8594>
  40a2e0:	b	40a384 <ferror@plt+0x8634>
  40a2e4:	bl	4079dc <ferror@plt+0x5c8c>
  40a2e8:	stur	x0, [x29, #-48]
  40a2ec:	ldur	x0, [x29, #-48]
  40a2f0:	bl	41a1b8 <ferror@plt+0x18468>
  40a2f4:	ldur	x1, [x29, #-48]
  40a2f8:	ldr	x0, [sp, #136]
  40a2fc:	bl	419a10 <ferror@plt+0x17cc0>
  40a300:	cmp	w0, #0x0
  40a304:	cset	w8, ge  // ge = tcont
  40a308:	tbnz	w8, #0, 40a31c <ferror@plt+0x85cc>
  40a30c:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a310:	add	x0, x0, #0x236
  40a314:	bl	401d10 <gettext@plt>
  40a318:	bl	410880 <ferror@plt+0xeb30>
  40a31c:	ldur	x0, [x29, #-48]
  40a320:	bl	41928c <ferror@plt+0x1753c>
  40a324:	mov	x8, xzr
  40a328:	stur	x8, [x29, #-48]
  40a32c:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40a330:	add	x8, x8, #0x2ac
  40a334:	ldr	w9, [x8]
  40a338:	cbz	w9, 40a384 <ferror@plt+0x8634>
  40a33c:	bl	409c94 <ferror@plt+0x7f44>
  40a340:	stur	x0, [x29, #-48]
  40a344:	ldur	x0, [x29, #-48]
  40a348:	bl	41a1b8 <ferror@plt+0x18468>
  40a34c:	ldur	x1, [x29, #-48]
  40a350:	ldr	x0, [sp, #136]
  40a354:	bl	419a10 <ferror@plt+0x17cc0>
  40a358:	cmp	w0, #0x0
  40a35c:	cset	w8, ge  // ge = tcont
  40a360:	tbnz	w8, #0, 40a374 <ferror@plt+0x8624>
  40a364:	adrp	x0, 428000 <ferror@plt+0x262b0>
  40a368:	add	x0, x0, #0xd8b
  40a36c:	bl	401d10 <gettext@plt>
  40a370:	bl	410880 <ferror@plt+0xeb30>
  40a374:	ldur	x0, [x29, #-48]
  40a378:	bl	41928c <ferror@plt+0x1753c>
  40a37c:	mov	x8, xzr
  40a380:	stur	x8, [x29, #-48]
  40a384:	b	40a38c <ferror@plt+0x863c>
  40a388:	bl	4087c0 <ferror@plt+0x6a70>
  40a38c:	ldr	x8, [sp, #128]
  40a390:	ldr	w9, [x8]
  40a394:	cbz	w9, 40a3f4 <ferror@plt+0x86a4>
  40a398:	bl	40bae4 <ferror@plt+0x9d94>
  40a39c:	ldur	x8, [x29, #-128]
  40a3a0:	ldrb	w9, [x8]
  40a3a4:	tbnz	w9, #0, 40a3ac <ferror@plt+0x865c>
  40a3a8:	b	40a3f4 <ferror@plt+0x86a4>
  40a3ac:	bl	40bc0c <ferror@plt+0x9ebc>
  40a3b0:	stur	x0, [x29, #-56]
  40a3b4:	ldur	x0, [x29, #-56]
  40a3b8:	bl	41a1b8 <ferror@plt+0x18468>
  40a3bc:	ldur	x1, [x29, #-56]
  40a3c0:	ldr	x0, [sp, #136]
  40a3c4:	bl	419a10 <ferror@plt+0x17cc0>
  40a3c8:	cmp	w0, #0x0
  40a3cc:	cset	w8, ge  // ge = tcont
  40a3d0:	tbnz	w8, #0, 40a3e4 <ferror@plt+0x8694>
  40a3d4:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a3d8:	add	x0, x0, #0x262
  40a3dc:	bl	401d10 <gettext@plt>
  40a3e0:	bl	410880 <ferror@plt+0xeb30>
  40a3e4:	ldur	x0, [x29, #-56]
  40a3e8:	bl	41928c <ferror@plt+0x1753c>
  40a3ec:	mov	x8, xzr
  40a3f0:	stur	x8, [x29, #-56]
  40a3f4:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40a3f8:	add	x8, x8, #0xc74
  40a3fc:	ldr	w9, [x8]
  40a400:	cmp	w9, #0x0
  40a404:	cset	w9, le
  40a408:	tbnz	w9, #0, 40a448 <ferror@plt+0x86f8>
  40a40c:	ldr	x8, [sp, #120]
  40a410:	ldr	w9, [x8]
  40a414:	cbnz	w9, 40a448 <ferror@plt+0x86f8>
  40a418:	ldr	x8, [sp, #112]
  40a41c:	ldr	w9, [x8]
  40a420:	cbnz	w9, 40a448 <ferror@plt+0x86f8>
  40a424:	ldr	x8, [sp, #104]
  40a428:	ldr	w9, [x8]
  40a42c:	cbnz	w9, 40a448 <ferror@plt+0x86f8>
  40a430:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a434:	add	x0, x0, #0x279
  40a438:	bl	406ddc <ferror@plt+0x508c>
  40a43c:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a440:	add	x0, x0, #0x2a7
  40a444:	bl	406ddc <ferror@plt+0x508c>
  40a448:	ldr	x8, [sp, #96]
  40a44c:	ldr	x9, [x8]
  40a450:	cbz	x9, 40a62c <ferror@plt+0x88dc>
  40a454:	mov	x8, xzr
  40a458:	stur	x8, [x29, #-64]
  40a45c:	bl	40bd44 <ferror@plt+0x9ff4>
  40a460:	ldr	x8, [sp, #88]
  40a464:	ldr	w9, [x8]
  40a468:	add	w2, w9, #0x1
  40a46c:	adrp	x1, 429000 <ferror@plt+0x272b0>
  40a470:	add	x1, x1, #0x2cd
  40a474:	bl	411134 <ferror@plt+0xf3e4>
  40a478:	ldur	x8, [x29, #-112]
  40a47c:	ldr	w9, [x8]
  40a480:	adrp	x10, 429000 <ferror@plt+0x272b0>
  40a484:	add	x10, x10, #0x314
  40a488:	adrp	x11, 427000 <ferror@plt+0x252b0>
  40a48c:	add	x11, x11, #0xa59
  40a490:	cmp	w9, #0x0
  40a494:	csel	x2, x10, x11, ne  // ne = any
  40a498:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40a49c:	add	x0, x0, #0x168
  40a4a0:	adrp	x1, 429000 <ferror@plt+0x272b0>
  40a4a4:	add	x1, x1, #0x2da
  40a4a8:	bl	401f18 <ferror@plt+0x1c8>
  40a4ac:	mov	x8, #0x1                   	// #1
  40a4b0:	mov	x0, x8
  40a4b4:	mov	x1, #0x18                  	// #24
  40a4b8:	bl	401a60 <calloc@plt>
  40a4bc:	stur	x0, [x29, #-16]
  40a4c0:	ldur	x0, [x29, #-16]
  40a4c4:	mov	w1, #0x7                   	// #7
  40a4c8:	bl	419248 <ferror@plt+0x174f8>
  40a4cc:	ldur	x8, [x29, #-112]
  40a4d0:	ldr	w9, [x8]
  40a4d4:	cbz	w9, 40a4e8 <ferror@plt+0x8798>
  40a4d8:	ldur	x8, [x29, #-16]
  40a4dc:	ldrh	w9, [x8, #2]
  40a4e0:	orr	w9, w9, #0x8
  40a4e4:	strh	w9, [x8, #2]
  40a4e8:	ldr	x8, [sp, #88]
  40a4ec:	ldr	w9, [x8]
  40a4f0:	mov	w10, #0x1                   	// #1
  40a4f4:	add	w9, w9, #0x1
  40a4f8:	ldur	x11, [x29, #-16]
  40a4fc:	str	w9, [x11, #8]
  40a500:	ldur	x11, [x29, #-16]
  40a504:	ldr	w9, [x11, #8]
  40a508:	mov	w0, w9
  40a50c:	mov	x1, #0x4                   	// #4
  40a510:	str	w10, [sp, #32]
  40a514:	bl	401a60 <calloc@plt>
  40a518:	stur	x0, [x29, #-64]
  40a51c:	ldur	x8, [x29, #-16]
  40a520:	str	x0, [x8, #16]
  40a524:	ldr	w9, [sp, #32]
  40a528:	stur	w9, [x29, #-4]
  40a52c:	ldur	w8, [x29, #-4]
  40a530:	ldr	x9, [sp, #88]
  40a534:	ldr	w10, [x9]
  40a538:	cmp	w8, w10
  40a53c:	b.gt	40a5d0 <ferror@plt+0x8880>
  40a540:	ldur	x8, [x29, #-112]
  40a544:	ldr	w9, [x8]
  40a548:	cbz	w9, 40a590 <ferror@plt+0x8840>
  40a54c:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40a550:	add	x8, x8, #0x1c0
  40a554:	ldr	x9, [x8]
  40a558:	ldursw	x10, [x29, #-4]
  40a55c:	ldr	w1, [x9, x10, lsl #2]
  40a560:	adrp	x0, 428000 <ferror@plt+0x262b0>
  40a564:	add	x0, x0, #0x18e
  40a568:	str	x8, [sp, #24]
  40a56c:	bl	410ce4 <ferror@plt+0xef94>
  40a570:	ldr	x8, [sp, #24]
  40a574:	ldr	x9, [x8]
  40a578:	ldursw	x10, [x29, #-4]
  40a57c:	ldr	w11, [x9, x10, lsl #2]
  40a580:	ldur	x9, [x29, #-64]
  40a584:	ldursw	x10, [x29, #-4]
  40a588:	str	w11, [x9, x10, lsl #2]
  40a58c:	b	40a5c0 <ferror@plt+0x8870>
  40a590:	ldr	x8, [sp, #96]
  40a594:	ldr	x9, [x8]
  40a598:	ldursw	x10, [x29, #-4]
  40a59c:	ldr	w0, [x9, x10, lsl #2]
  40a5a0:	bl	410d1c <ferror@plt+0xefcc>
  40a5a4:	ldr	x8, [sp, #96]
  40a5a8:	ldr	x9, [x8]
  40a5ac:	ldursw	x10, [x29, #-4]
  40a5b0:	ldr	w11, [x9, x10, lsl #2]
  40a5b4:	ldur	x9, [x29, #-64]
  40a5b8:	ldursw	x10, [x29, #-4]
  40a5bc:	str	w11, [x9, x10, lsl #2]
  40a5c0:	ldur	w8, [x29, #-4]
  40a5c4:	add	w8, w8, #0x1
  40a5c8:	stur	w8, [x29, #-4]
  40a5cc:	b	40a52c <ferror@plt+0x87dc>
  40a5d0:	bl	410728 <ferror@plt+0xe9d8>
  40a5d4:	ldur	x8, [x29, #-128]
  40a5d8:	ldrb	w9, [x8]
  40a5dc:	tbnz	w9, #0, 40a5e4 <ferror@plt+0x8894>
  40a5e0:	b	40a614 <ferror@plt+0x88c4>
  40a5e4:	ldur	x0, [x29, #-16]
  40a5e8:	bl	41a1b8 <ferror@plt+0x18468>
  40a5ec:	ldur	x1, [x29, #-16]
  40a5f0:	ldr	x0, [sp, #136]
  40a5f4:	bl	419a10 <ferror@plt+0x17cc0>
  40a5f8:	cmp	w0, #0x0
  40a5fc:	cset	w8, ge  // ge = tcont
  40a600:	tbnz	w8, #0, 40a614 <ferror@plt+0x88c4>
  40a604:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a608:	add	x0, x0, #0x32a
  40a60c:	bl	401d10 <gettext@plt>
  40a610:	bl	410880 <ferror@plt+0xeb30>
  40a614:	ldur	x8, [x29, #-16]
  40a618:	cbz	x8, 40a62c <ferror@plt+0x88dc>
  40a61c:	ldur	x0, [x29, #-16]
  40a620:	bl	41928c <ferror@plt+0x1753c>
  40a624:	mov	x8, xzr
  40a628:	stur	x8, [x29, #-16]
  40a62c:	ldr	x8, [sp, #112]
  40a630:	ldr	w9, [x8]
  40a634:	cbnz	w9, 40a67c <ferror@plt+0x892c>
  40a638:	ldr	x8, [sp, #104]
  40a63c:	ldr	w9, [x8]
  40a640:	cbnz	w9, 40a67c <ferror@plt+0x892c>
  40a644:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a648:	add	x0, x0, #0x349
  40a64c:	bl	406ddc <ferror@plt+0x508c>
  40a650:	ldr	x8, [sp, #80]
  40a654:	ldr	w9, [x8]
  40a658:	adrp	x10, 43e000 <ferror@plt+0x3c2b0>
  40a65c:	add	x10, x10, #0xf64
  40a660:	adrp	x11, 431000 <ferror@plt+0x2f2b0>
  40a664:	add	x11, x11, #0x12
  40a668:	cmp	w9, #0x0
  40a66c:	csel	x1, x11, x10, ne  // ne = any
  40a670:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a674:	add	x0, x0, #0x363
  40a678:	bl	407e9c <ferror@plt+0x614c>
  40a67c:	ldr	x8, [sp, #80]
  40a680:	ldr	w9, [x8]
  40a684:	cbz	w9, 40a710 <ferror@plt+0x89c0>
  40a688:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40a68c:	add	x8, x8, #0xaa4
  40a690:	ldr	w9, [x8]
  40a694:	cbz	w9, 40a6a4 <ferror@plt+0x8954>
  40a698:	bl	407d34 <ferror@plt+0x5fe4>
  40a69c:	str	x0, [sp, #16]
  40a6a0:	b	40a6ac <ferror@plt+0x895c>
  40a6a4:	bl	407d5c <ferror@plt+0x600c>
  40a6a8:	str	x0, [sp, #16]
  40a6ac:	ldr	x8, [sp, #16]
  40a6b0:	ldur	x9, [x29, #-104]
  40a6b4:	ldr	w2, [x9]
  40a6b8:	mov	x0, x8
  40a6bc:	adrp	x1, 429000 <ferror@plt+0x272b0>
  40a6c0:	add	x1, x1, #0x37c
  40a6c4:	bl	411134 <ferror@plt+0xf3e4>
  40a6c8:	mov	w10, #0x1                   	// #1
  40a6cc:	stur	w10, [x29, #-4]
  40a6d0:	ldur	w8, [x29, #-4]
  40a6d4:	ldur	x9, [x29, #-104]
  40a6d8:	ldr	w10, [x9]
  40a6dc:	cmp	w8, w10
  40a6e0:	b.ge	40a70c <ferror@plt+0x89bc>  // b.tcont
  40a6e4:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40a6e8:	add	x8, x8, #0x2c0
  40a6ec:	ldr	x8, [x8]
  40a6f0:	ldursw	x9, [x29, #-4]
  40a6f4:	ldr	w0, [x8, x9, lsl #2]
  40a6f8:	bl	410d1c <ferror@plt+0xefcc>
  40a6fc:	ldur	w8, [x29, #-4]
  40a700:	add	w8, w8, #0x1
  40a704:	stur	w8, [x29, #-4]
  40a708:	b	40a6d0 <ferror@plt+0x8980>
  40a70c:	bl	410728 <ferror@plt+0xe9d8>
  40a710:	ldr	x8, [sp, #120]
  40a714:	ldr	w9, [x8]
  40a718:	cbz	w9, 40a864 <ferror@plt+0x8b14>
  40a71c:	adrp	x0, 428000 <ferror@plt+0x262b0>
  40a720:	add	x0, x0, #0x272
  40a724:	bl	410800 <ferror@plt+0xeab0>
  40a728:	ldr	x8, [sp, #112]
  40a72c:	ldr	w9, [x8]
  40a730:	cbnz	w9, 40a764 <ferror@plt+0x8a14>
  40a734:	ldr	x8, [sp, #104]
  40a738:	ldr	w9, [x8]
  40a73c:	cbnz	w9, 40a764 <ferror@plt+0x8a14>
  40a740:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a744:	add	x0, x0, #0x38c
  40a748:	bl	410800 <ferror@plt+0xeab0>
  40a74c:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a750:	add	x0, x0, #0x3c3
  40a754:	bl	410800 <ferror@plt+0xeab0>
  40a758:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a75c:	add	x0, x0, #0x3df
  40a760:	bl	410800 <ferror@plt+0xeab0>
  40a764:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  40a768:	add	x8, x8, #0x9a4
  40a76c:	ldr	w9, [x8]
  40a770:	cbz	w9, 40a7d0 <ferror@plt+0x8a80>
  40a774:	ldr	x8, [sp, #112]
  40a778:	ldr	w9, [x8]
  40a77c:	cbnz	w9, 40a7b0 <ferror@plt+0x8a60>
  40a780:	ldr	x8, [sp, #104]
  40a784:	ldr	w9, [x8]
  40a788:	cbnz	w9, 40a7b0 <ferror@plt+0x8a60>
  40a78c:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a790:	add	x0, x0, #0x3f1
  40a794:	bl	410800 <ferror@plt+0xeab0>
  40a798:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a79c:	add	x0, x0, #0x41c
  40a7a0:	bl	410800 <ferror@plt+0xeab0>
  40a7a4:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a7a8:	add	x0, x0, #0x433
  40a7ac:	bl	410800 <ferror@plt+0xeab0>
  40a7b0:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a7b4:	add	x0, x0, #0x44e
  40a7b8:	mov	w1, #0x2000                	// #8192
  40a7bc:	bl	41107c <ferror@plt+0xf32c>
  40a7c0:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a7c4:	add	x0, x0, #0x46d
  40a7c8:	mov	w1, #0x4000                	// #16384
  40a7cc:	bl	41107c <ferror@plt+0xf32c>
  40a7d0:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a7d4:	add	x0, x0, #0x491
  40a7d8:	bl	410800 <ferror@plt+0xeab0>
  40a7dc:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a7e0:	add	x0, x0, #0xb02
  40a7e4:	bl	410800 <ferror@plt+0xeab0>
  40a7e8:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a7ec:	add	x0, x0, #0x4a2
  40a7f0:	bl	410800 <ferror@plt+0xeab0>
  40a7f4:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a7f8:	add	x0, x0, #0x4e9
  40a7fc:	bl	410800 <ferror@plt+0xeab0>
  40a800:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  40a804:	add	x8, x8, #0x9a4
  40a808:	ldr	w9, [x8]
  40a80c:	cbz	w9, 40a834 <ferror@plt+0x8ae4>
  40a810:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a814:	add	x0, x0, #0x52d
  40a818:	bl	410800 <ferror@plt+0xeab0>
  40a81c:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a820:	add	x0, x0, #0x572
  40a824:	bl	410800 <ferror@plt+0xeab0>
  40a828:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a82c:	add	x0, x0, #0x5b8
  40a830:	bl	410800 <ferror@plt+0xeab0>
  40a834:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a838:	add	x0, x0, #0x5fc
  40a83c:	bl	410800 <ferror@plt+0xeab0>
  40a840:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a844:	add	x0, x0, #0x60d
  40a848:	bl	410800 <ferror@plt+0xeab0>
  40a84c:	ldr	x0, [sp, #72]
  40a850:	bl	410800 <ferror@plt+0xeab0>
  40a854:	adrp	x0, 42a000 <ferror@plt+0x282b0>
  40a858:	add	x0, x0, #0xedd
  40a85c:	bl	410800 <ferror@plt+0xeab0>
  40a860:	b	40a894 <ferror@plt+0x8b44>
  40a864:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a868:	add	x0, x0, #0x61f
  40a86c:	bl	410800 <ferror@plt+0xeab0>
  40a870:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a874:	add	x0, x0, #0x658
  40a878:	bl	410800 <ferror@plt+0xeab0>
  40a87c:	adrp	x0, 437000 <ferror@plt+0x352b0>
  40a880:	add	x0, x0, #0x3ee
  40a884:	bl	410800 <ferror@plt+0xeab0>
  40a888:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a88c:	add	x0, x0, #0x681
  40a890:	bl	410800 <ferror@plt+0xeab0>
  40a894:	ldur	x8, [x29, #-88]
  40a898:	ldr	w9, [x8]
  40a89c:	cbz	w9, 40a9b8 <ferror@plt+0x8c68>
  40a8a0:	ldr	x8, [sp, #112]
  40a8a4:	ldr	w9, [x8]
  40a8a8:	cbnz	w9, 40a904 <ferror@plt+0x8bb4>
  40a8ac:	ldur	x8, [x29, #-96]
  40a8b0:	ldr	w9, [x8]
  40a8b4:	cbz	w9, 40a8e0 <ferror@plt+0x8b90>
  40a8b8:	ldr	x8, [sp, #104]
  40a8bc:	ldr	w9, [x8]
  40a8c0:	cbnz	w9, 40a8dc <ferror@plt+0x8b8c>
  40a8c4:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a8c8:	add	x0, x0, #0x6ad
  40a8cc:	bl	406ddc <ferror@plt+0x508c>
  40a8d0:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a8d4:	add	x0, x0, #0x6cc
  40a8d8:	bl	406ddc <ferror@plt+0x508c>
  40a8dc:	b	40a904 <ferror@plt+0x8bb4>
  40a8e0:	ldr	x8, [sp, #104]
  40a8e4:	ldr	w9, [x8]
  40a8e8:	cbnz	w9, 40a904 <ferror@plt+0x8bb4>
  40a8ec:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a8f0:	add	x0, x0, #0x6f0
  40a8f4:	bl	406ddc <ferror@plt+0x508c>
  40a8f8:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a8fc:	add	x0, x0, #0x70d
  40a900:	bl	406ddc <ferror@plt+0x508c>
  40a904:	ldur	x8, [x29, #-96]
  40a908:	ldr	w9, [x8]
  40a90c:	cbz	w9, 40a990 <ferror@plt+0x8c40>
  40a910:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a914:	add	x0, x0, #0x729
  40a918:	bl	406ddc <ferror@plt+0x508c>
  40a91c:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a920:	add	x0, x0, #0x77f
  40a924:	bl	406ddc <ferror@plt+0x508c>
  40a928:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a92c:	add	x0, x0, #0x796
  40a930:	bl	406ddc <ferror@plt+0x508c>
  40a934:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a938:	add	x0, x0, #0x7ac
  40a93c:	bl	406ddc <ferror@plt+0x508c>
  40a940:	ldur	x8, [x29, #-80]
  40a944:	ldr	w9, [x8]
  40a948:	add	w9, w9, #0x1
  40a94c:	str	w9, [x8]
  40a950:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a954:	add	x0, x0, #0xb02
  40a958:	bl	406ddc <ferror@plt+0x508c>
  40a95c:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a960:	add	x0, x0, #0x7d0
  40a964:	bl	406ddc <ferror@plt+0x508c>
  40a968:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a96c:	add	x0, x0, #0x804
  40a970:	bl	406ddc <ferror@plt+0x508c>
  40a974:	ldr	x0, [sp, #72]
  40a978:	bl	406ddc <ferror@plt+0x508c>
  40a97c:	ldur	x8, [x29, #-80]
  40a980:	ldr	w9, [x8]
  40a984:	subs	w9, w9, #0x1
  40a988:	str	w9, [x8]
  40a98c:	b	40a9b4 <ferror@plt+0x8c64>
  40a990:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a994:	add	x0, x0, #0x826
  40a998:	bl	406ddc <ferror@plt+0x508c>
  40a99c:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a9a0:	add	x0, x0, #0x850
  40a9a4:	bl	406ddc <ferror@plt+0x508c>
  40a9a8:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a9ac:	add	x0, x0, #0x876
  40a9b0:	bl	406ddc <ferror@plt+0x508c>
  40a9b4:	b	40a9dc <ferror@plt+0x8c8c>
  40a9b8:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a9bc:	add	x0, x0, #0x898
  40a9c0:	bl	406ddc <ferror@plt+0x508c>
  40a9c4:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a9c8:	add	x0, x0, #0x796
  40a9cc:	bl	406ddc <ferror@plt+0x508c>
  40a9d0:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a9d4:	add	x0, x0, #0x876
  40a9d8:	bl	406ddc <ferror@plt+0x508c>
  40a9dc:	ldr	x8, [sp, #112]
  40a9e0:	ldr	w9, [x8]
  40a9e4:	cbnz	w9, 40aa58 <ferror@plt+0x8d08>
  40a9e8:	ldur	x8, [x29, #-96]
  40a9ec:	ldr	w9, [x8]
  40a9f0:	cbz	w9, 40aa40 <ferror@plt+0x8cf0>
  40a9f4:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40a9f8:	add	x0, x0, #0x8c6
  40a9fc:	bl	410800 <ferror@plt+0xeab0>
  40aa00:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40aa04:	add	x0, x0, #0x8d5
  40aa08:	bl	410800 <ferror@plt+0xeab0>
  40aa0c:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40aa10:	add	x0, x0, #0x8e9
  40aa14:	bl	410800 <ferror@plt+0xeab0>
  40aa18:	ldr	x8, [sp, #104]
  40aa1c:	ldr	w9, [x8]
  40aa20:	cbnz	w9, 40aa3c <ferror@plt+0x8cec>
  40aa24:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40aa28:	add	x0, x0, #0x8f1
  40aa2c:	bl	410800 <ferror@plt+0xeab0>
  40aa30:	adrp	x0, 433000 <ferror@plt+0x312b0>
  40aa34:	add	x0, x0, #0x335
  40aa38:	bl	410800 <ferror@plt+0xeab0>
  40aa3c:	b	40aa58 <ferror@plt+0x8d08>
  40aa40:	ldr	x8, [sp, #104]
  40aa44:	ldr	w9, [x8]
  40aa48:	cbnz	w9, 40aa58 <ferror@plt+0x8d08>
  40aa4c:	adrp	x0, 42b000 <ferror@plt+0x292b0>
  40aa50:	add	x0, x0, #0x663
  40aa54:	bl	410800 <ferror@plt+0xeab0>
  40aa58:	ldr	x8, [sp, #64]
  40aa5c:	ldr	x9, [x8]
  40aa60:	adrp	x10, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40aa64:	add	x10, x10, #0xc70
  40aa68:	ldrsw	x10, [x10]
  40aa6c:	add	x0, x9, x10
  40aa70:	bl	410cb4 <ferror@plt+0xef64>
  40aa74:	ldr	x8, [sp, #56]
  40aa78:	ldr	x0, [x8]
  40aa7c:	mov	w11, wzr
  40aa80:	mov	w1, w11
  40aa84:	bl	4109ac <ferror@plt+0xec5c>
  40aa88:	bl	4111f8 <ferror@plt+0xf4a8>
  40aa8c:	ldr	x8, [sp, #112]
  40aa90:	ldr	w11, [x8]
  40aa94:	cbnz	w11, 40ac68 <ferror@plt+0x8f18>
  40aa98:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40aa9c:	add	x8, x8, #0xc44
  40aaa0:	ldr	w9, [x8]
  40aaa4:	cbz	w9, 40ab2c <ferror@plt+0x8ddc>
  40aaa8:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40aaac:	add	x0, x0, #0xb55
  40aab0:	bl	410800 <ferror@plt+0xeab0>
  40aab4:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40aab8:	add	x0, x0, #0x906
  40aabc:	bl	410800 <ferror@plt+0xeab0>
  40aac0:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40aac4:	add	x0, x0, #0xb01
  40aac8:	bl	410800 <ferror@plt+0xeab0>
  40aacc:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40aad0:	add	x0, x0, #0xae6
  40aad4:	bl	410800 <ferror@plt+0xeab0>
  40aad8:	ldr	x0, [sp, #48]
  40aadc:	bl	410800 <ferror@plt+0xeab0>
  40aae0:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40aae4:	add	x0, x0, #0xb07
  40aae8:	bl	410800 <ferror@plt+0xeab0>
  40aaec:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40aaf0:	add	x0, x0, #0xb3f
  40aaf4:	bl	410800 <ferror@plt+0xeab0>
  40aaf8:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40aafc:	add	x0, x0, #0xb4d
  40ab00:	bl	410800 <ferror@plt+0xeab0>
  40ab04:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40ab08:	add	x0, x0, #0xb54
  40ab0c:	bl	410800 <ferror@plt+0xeab0>
  40ab10:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40ab14:	add	x0, x0, #0xb62
  40ab18:	bl	410800 <ferror@plt+0xeab0>
  40ab1c:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40ab20:	add	x0, x0, #0xb77
  40ab24:	bl	410800 <ferror@plt+0xeab0>
  40ab28:	b	40ac68 <ferror@plt+0x8f18>
  40ab2c:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40ab30:	add	x0, x0, #0x958
  40ab34:	bl	410800 <ferror@plt+0xeab0>
  40ab38:	ldr	x0, [sp, #48]
  40ab3c:	bl	410800 <ferror@plt+0xeab0>
  40ab40:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40ab44:	add	x0, x0, #0x98e
  40ab48:	bl	410800 <ferror@plt+0xeab0>
  40ab4c:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40ab50:	add	x0, x0, #0x99f
  40ab54:	bl	410800 <ferror@plt+0xeab0>
  40ab58:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40ab5c:	add	x0, x0, #0x9aa
  40ab60:	bl	410800 <ferror@plt+0xeab0>
  40ab64:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40ab68:	add	x0, x0, #0x9cb
  40ab6c:	bl	410800 <ferror@plt+0xeab0>
  40ab70:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40ab74:	add	x0, x0, #0xa03
  40ab78:	bl	410800 <ferror@plt+0xeab0>
  40ab7c:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40ab80:	add	x0, x0, #0xa1b
  40ab84:	bl	410800 <ferror@plt+0xeab0>
  40ab88:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40ab8c:	add	x0, x0, #0xa30
  40ab90:	bl	410800 <ferror@plt+0xeab0>
  40ab94:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40ab98:	add	x0, x0, #0xa4a
  40ab9c:	bl	410800 <ferror@plt+0xeab0>
  40aba0:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40aba4:	add	x0, x0, #0xb07
  40aba8:	bl	410800 <ferror@plt+0xeab0>
  40abac:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40abb0:	add	x0, x0, #0xa70
  40abb4:	bl	410800 <ferror@plt+0xeab0>
  40abb8:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40abbc:	add	x0, x0, #0xb4d
  40abc0:	bl	410800 <ferror@plt+0xeab0>
  40abc4:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40abc8:	add	x0, x0, #0xa80
  40abcc:	bl	410800 <ferror@plt+0xeab0>
  40abd0:	ldr	x0, [sp, #48]
  40abd4:	bl	410800 <ferror@plt+0xeab0>
  40abd8:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40abdc:	add	x0, x0, #0xb54
  40abe0:	bl	410800 <ferror@plt+0xeab0>
  40abe4:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40abe8:	add	x0, x0, #0xa88
  40abec:	bl	410800 <ferror@plt+0xeab0>
  40abf0:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40abf4:	add	x0, x0, #0xaff
  40abf8:	bl	410800 <ferror@plt+0xeab0>
  40abfc:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40ac00:	add	x0, x0, #0xae5
  40ac04:	bl	410800 <ferror@plt+0xeab0>
  40ac08:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40ac0c:	add	x0, x0, #0xafe
  40ac10:	bl	410800 <ferror@plt+0xeab0>
  40ac14:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40ac18:	add	x0, x0, #0xb06
  40ac1c:	bl	410800 <ferror@plt+0xeab0>
  40ac20:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40ac24:	add	x0, x0, #0xb3e
  40ac28:	bl	410800 <ferror@plt+0xeab0>
  40ac2c:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40ac30:	add	x0, x0, #0xb4b
  40ac34:	bl	410800 <ferror@plt+0xeab0>
  40ac38:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40ac3c:	add	x0, x0, #0xb53
  40ac40:	bl	410800 <ferror@plt+0xeab0>
  40ac44:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40ac48:	add	x0, x0, #0xb61
  40ac4c:	bl	410800 <ferror@plt+0xeab0>
  40ac50:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40ac54:	add	x0, x0, #0xb4c
  40ac58:	bl	410800 <ferror@plt+0xeab0>
  40ac5c:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40ac60:	add	x0, x0, #0xb76
  40ac64:	bl	410800 <ferror@plt+0xeab0>
  40ac68:	bl	4111f8 <ferror@plt+0xf4a8>
  40ac6c:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40ac70:	add	x0, x0, #0xb7b
  40ac74:	bl	406ddc <ferror@plt+0x508c>
  40ac78:	ldur	x8, [x29, #-80]
  40ac7c:	ldr	w9, [x8]
  40ac80:	add	w9, w9, #0x1
  40ac84:	str	w9, [x8]
  40ac88:	adrp	x10, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40ac8c:	add	x10, x10, #0xc48
  40ac90:	ldr	w9, [x10]
  40ac94:	cbz	w9, 40acdc <ferror@plt+0x8f8c>
  40ac98:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40ac9c:	add	x0, x0, #0xb93
  40aca0:	bl	406ddc <ferror@plt+0x508c>
  40aca4:	ldur	x8, [x29, #-80]
  40aca8:	ldr	w9, [x8]
  40acac:	add	w9, w9, #0x1
  40acb0:	str	w9, [x8]
  40acb4:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40acb8:	add	x0, x0, #0xba7
  40acbc:	bl	406ddc <ferror@plt+0x508c>
  40acc0:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40acc4:	add	x0, x0, #0xbcf
  40acc8:	bl	406ddc <ferror@plt+0x508c>
  40accc:	ldur	x8, [x29, #-80]
  40acd0:	ldr	w9, [x8]
  40acd4:	subs	w9, w9, #0x1
  40acd8:	str	w9, [x8]
  40acdc:	adrp	x0, 436000 <ferror@plt+0x342b0>
  40ace0:	add	x0, x0, #0x285
  40ace4:	bl	406ddc <ferror@plt+0x508c>
  40ace8:	ldur	x8, [x29, #-80]
  40acec:	ldr	w9, [x8]
  40acf0:	subs	w9, w9, #0x1
  40acf4:	str	w9, [x8]
  40acf8:	bl	4111f8 <ferror@plt+0xf4a8>
  40acfc:	ldr	x8, [sp, #64]
  40ad00:	ldr	x10, [x8]
  40ad04:	adrp	x11, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40ad08:	add	x11, x11, #0xb14
  40ad0c:	ldrsw	x11, [x11]
  40ad10:	add	x0, x10, x11
  40ad14:	bl	410cb4 <ferror@plt+0xef64>
  40ad18:	ldr	x8, [sp, #56]
  40ad1c:	ldr	x0, [x8]
  40ad20:	mov	w9, wzr
  40ad24:	mov	w1, w9
  40ad28:	bl	4109ac <ferror@plt+0xec5c>
  40ad2c:	bl	4111f8 <ferror@plt+0xf4a8>
  40ad30:	mov	w9, #0x2                   	// #2
  40ad34:	ldur	x8, [x29, #-80]
  40ad38:	str	w9, [x8]
  40ad3c:	ldur	x10, [x29, #-88]
  40ad40:	ldr	w9, [x10]
  40ad44:	cbz	w9, 40adb4 <ferror@plt+0x9064>
  40ad48:	ldur	x8, [x29, #-96]
  40ad4c:	ldr	w9, [x8]
  40ad50:	cbnz	w9, 40adb4 <ferror@plt+0x9064>
  40ad54:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40ad58:	add	x0, x0, #0xbf1
  40ad5c:	bl	406ddc <ferror@plt+0x508c>
  40ad60:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40ad64:	add	x0, x0, #0xc08
  40ad68:	bl	406ddc <ferror@plt+0x508c>
  40ad6c:	ldur	x8, [x29, #-80]
  40ad70:	ldr	w9, [x8]
  40ad74:	add	w9, w9, #0x1
  40ad78:	str	w9, [x8]
  40ad7c:	ldur	x0, [x29, #-120]
  40ad80:	bl	406ddc <ferror@plt+0x508c>
  40ad84:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40ad88:	add	x0, x0, #0xc22
  40ad8c:	bl	406ddc <ferror@plt+0x508c>
  40ad90:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40ad94:	add	x0, x0, #0xc63
  40ad98:	bl	406ddc <ferror@plt+0x508c>
  40ad9c:	ldr	x0, [sp, #72]
  40ada0:	bl	406ddc <ferror@plt+0x508c>
  40ada4:	ldur	x8, [x29, #-80]
  40ada8:	ldr	w9, [x8]
  40adac:	subs	w9, w9, #0x1
  40adb0:	str	w9, [x8]
  40adb4:	bl	4111f8 <ferror@plt+0xf4a8>
  40adb8:	bl	408708 <ferror@plt+0x69b8>
  40adbc:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40adc0:	add	x0, x0, #0xc7b
  40adc4:	bl	410800 <ferror@plt+0xeab0>
  40adc8:	bl	407ee0 <ferror@plt+0x6190>
  40adcc:	bl	4111f8 <ferror@plt+0xf4a8>
  40add0:	mov	w8, #0x2                   	// #2
  40add4:	ldur	x9, [x29, #-80]
  40add8:	str	w8, [x9]
  40addc:	bl	407598 <ferror@plt+0x5848>
  40ade0:	bl	4111f8 <ferror@plt+0xf4a8>
  40ade4:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40ade8:	add	x0, x0, #0xc85
  40adec:	bl	410800 <ferror@plt+0xeab0>
  40adf0:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40adf4:	add	x0, x0, #0xca7
  40adf8:	bl	406ddc <ferror@plt+0x508c>
  40adfc:	ldur	x9, [x29, #-80]
  40ae00:	ldr	w8, [x9]
  40ae04:	add	w8, w8, #0x1
  40ae08:	str	w8, [x9]
  40ae0c:	ldur	x0, [x29, #-120]
  40ae10:	bl	406ddc <ferror@plt+0x508c>
  40ae14:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40ae18:	add	x0, x0, #0xcea
  40ae1c:	bl	406ddc <ferror@plt+0x508c>
  40ae20:	bl	406c9c <ferror@plt+0x4f4c>
  40ae24:	ldur	x9, [x29, #-88]
  40ae28:	ldr	w8, [x9]
  40ae2c:	cbz	w8, 40ae58 <ferror@plt+0x9108>
  40ae30:	ldur	x8, [x29, #-96]
  40ae34:	ldr	w9, [x8]
  40ae38:	adrp	x10, 429000 <ferror@plt+0x272b0>
  40ae3c:	add	x10, x10, #0x864
  40ae40:	adrp	x11, 429000 <ferror@plt+0x272b0>
  40ae44:	add	x11, x11, #0xd1a
  40ae48:	cmp	w9, #0x0
  40ae4c:	csel	x10, x11, x10, ne  // ne = any
  40ae50:	str	x10, [sp, #8]
  40ae54:	b	40ae64 <ferror@plt+0x9114>
  40ae58:	adrp	x8, 43e000 <ferror@plt+0x3c2b0>
  40ae5c:	add	x8, x8, #0xf64
  40ae60:	str	x8, [sp, #8]
  40ae64:	ldr	x8, [sp, #8]
  40ae68:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40ae6c:	add	x0, x0, #0xcf3
  40ae70:	mov	x1, x8
  40ae74:	bl	4110b4 <ferror@plt+0xf364>
  40ae78:	ldur	x8, [x29, #-80]
  40ae7c:	ldr	w9, [x8]
  40ae80:	add	w9, w9, #0x1
  40ae84:	str	w9, [x8]
  40ae88:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40ae8c:	add	x0, x0, #0xd34
  40ae90:	bl	406ddc <ferror@plt+0x508c>
  40ae94:	ldur	x8, [x29, #-80]
  40ae98:	ldr	w9, [x8]
  40ae9c:	add	w9, w9, #0x1
  40aea0:	str	w9, [x8]
  40aea4:	ldr	x0, [sp, #40]
  40aea8:	bl	406ddc <ferror@plt+0x508c>
  40aeac:	ldur	x8, [x29, #-80]
  40aeb0:	ldr	w9, [x8]
  40aeb4:	subs	w9, w9, #0x1
  40aeb8:	str	w9, [x8]
  40aebc:	ldr	w9, [x8]
  40aec0:	subs	w9, w9, #0x1
  40aec4:	str	w9, [x8]
  40aec8:	ldr	x0, [sp, #72]
  40aecc:	bl	406ddc <ferror@plt+0x508c>
  40aed0:	ldur	x8, [x29, #-80]
  40aed4:	ldr	w9, [x8]
  40aed8:	subs	w9, w9, #0x1
  40aedc:	str	w9, [x8]
  40aee0:	adrp	x0, 42f000 <ferror@plt+0x2d2b0>
  40aee4:	add	x0, x0, #0x2a8
  40aee8:	bl	410800 <ferror@plt+0xeab0>
  40aeec:	bl	4111f8 <ferror@plt+0xf4a8>
  40aef0:	ldr	x8, [sp, #80]
  40aef4:	ldr	w9, [x8]
  40aef8:	cbz	w9, 40b124 <ferror@plt+0x93d4>
  40aefc:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40af00:	add	x0, x0, #0xd64
  40af04:	bl	406ddc <ferror@plt+0x508c>
  40af08:	ldur	x8, [x29, #-80]
  40af0c:	ldr	w9, [x8]
  40af10:	add	w9, w9, #0x1
  40af14:	str	w9, [x8]
  40af18:	ldur	x0, [x29, #-120]
  40af1c:	bl	406ddc <ferror@plt+0x508c>
  40af20:	adrp	x0, 428000 <ferror@plt+0x262b0>
  40af24:	add	x0, x0, #0x562
  40af28:	bl	406ddc <ferror@plt+0x508c>
  40af2c:	ldur	x8, [x29, #-80]
  40af30:	ldr	w9, [x8]
  40af34:	add	w9, w9, #0x1
  40af38:	str	w9, [x8]
  40af3c:	ldr	x10, [sp, #112]
  40af40:	ldr	w9, [x10]
  40af44:	adrp	x11, 429000 <ferror@plt+0x272b0>
  40af48:	add	x11, x11, #0xda0
  40af4c:	adrp	x12, 429000 <ferror@plt+0x272b0>
  40af50:	add	x12, x12, #0xd79
  40af54:	cmp	w9, #0x0
  40af58:	csel	x0, x12, x11, ne  // ne = any
  40af5c:	bl	406ddc <ferror@plt+0x508c>
  40af60:	ldur	x8, [x29, #-80]
  40af64:	ldr	w9, [x8]
  40af68:	subs	w9, w9, #0x1
  40af6c:	str	w9, [x8]
  40af70:	bl	406c9c <ferror@plt+0x4f4c>
  40af74:	ldur	x8, [x29, #-104]
  40af78:	ldr	w1, [x8]
  40af7c:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40af80:	add	x0, x0, #0xdcd
  40af84:	bl	410ce4 <ferror@plt+0xef94>
  40af88:	ldur	x8, [x29, #-80]
  40af8c:	ldr	w9, [x8]
  40af90:	add	w9, w9, #0x1
  40af94:	str	w9, [x8]
  40af98:	ldr	x10, [sp, #112]
  40af9c:	ldr	w9, [x10]
  40afa0:	cbz	w9, 40afc0 <ferror@plt+0x9270>
  40afa4:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40afa8:	add	x0, x0, #0xde6
  40afac:	bl	406ddc <ferror@plt+0x508c>
  40afb0:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40afb4:	add	x0, x0, #0xe2d
  40afb8:	bl	406ddc <ferror@plt+0x508c>
  40afbc:	b	40afd8 <ferror@plt+0x9288>
  40afc0:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40afc4:	add	x0, x0, #0xe52
  40afc8:	bl	406ddc <ferror@plt+0x508c>
  40afcc:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40afd0:	add	x0, x0, #0xe8e
  40afd4:	bl	406ddc <ferror@plt+0x508c>
  40afd8:	ldur	x8, [x29, #-80]
  40afdc:	ldr	w9, [x8]
  40afe0:	subs	w9, w9, #0x1
  40afe4:	str	w9, [x8]
  40afe8:	bl	406c9c <ferror@plt+0x4f4c>
  40afec:	ldur	x8, [x29, #-104]
  40aff0:	ldr	w1, [x8]
  40aff4:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40aff8:	add	x0, x0, #0xec0
  40affc:	bl	410ce4 <ferror@plt+0xef94>
  40b000:	ldur	x8, [x29, #-80]
  40b004:	ldr	w9, [x8]
  40b008:	add	w9, w9, #0x1
  40b00c:	str	w9, [x8]
  40b010:	ldr	x10, [sp, #112]
  40b014:	ldr	w9, [x10]
  40b018:	cbz	w9, 40b02c <ferror@plt+0x92dc>
  40b01c:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40b020:	add	x0, x0, #0xeda
  40b024:	bl	406ddc <ferror@plt+0x508c>
  40b028:	b	40b044 <ferror@plt+0x92f4>
  40b02c:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40b030:	add	x0, x0, #0xf1c
  40b034:	bl	406ddc <ferror@plt+0x508c>
  40b038:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40b03c:	add	x0, x0, #0xf54
  40b040:	bl	406ddc <ferror@plt+0x508c>
  40b044:	ldur	x8, [x29, #-80]
  40b048:	ldr	w9, [x8]
  40b04c:	subs	w9, w9, #0x1
  40b050:	str	w9, [x8]
  40b054:	bl	406c9c <ferror@plt+0x4f4c>
  40b058:	ldur	x8, [x29, #-104]
  40b05c:	ldr	w9, [x8]
  40b060:	add	w1, w9, #0x1
  40b064:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40b068:	add	x0, x0, #0xec0
  40b06c:	bl	410ce4 <ferror@plt+0xef94>
  40b070:	ldur	x8, [x29, #-80]
  40b074:	ldr	w9, [x8]
  40b078:	add	w9, w9, #0x1
  40b07c:	str	w9, [x8]
  40b080:	ldr	x10, [sp, #112]
  40b084:	ldr	w9, [x10]
  40b088:	adrp	x11, 429000 <ferror@plt+0x272b0>
  40b08c:	add	x11, x11, #0xf94
  40b090:	adrp	x12, 429000 <ferror@plt+0x272b0>
  40b094:	add	x12, x12, #0xf67
  40b098:	cmp	w9, #0x0
  40b09c:	csel	x0, x12, x11, ne  // ne = any
  40b0a0:	bl	406ddc <ferror@plt+0x508c>
  40b0a4:	ldur	x8, [x29, #-80]
  40b0a8:	ldr	w9, [x8]
  40b0ac:	subs	w9, w9, #0x1
  40b0b0:	str	w9, [x8]
  40b0b4:	bl	406c9c <ferror@plt+0x4f4c>
  40b0b8:	adrp	x0, 437000 <ferror@plt+0x352b0>
  40b0bc:	add	x0, x0, #0x470
  40b0c0:	bl	410800 <ferror@plt+0xeab0>
  40b0c4:	ldur	x8, [x29, #-80]
  40b0c8:	ldr	w9, [x8]
  40b0cc:	add	w9, w9, #0x1
  40b0d0:	str	w9, [x8]
  40b0d4:	ldr	x10, [sp, #112]
  40b0d8:	ldr	w9, [x10]
  40b0dc:	cbz	w9, 40b0f0 <ferror@plt+0x93a0>
  40b0e0:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40b0e4:	add	x0, x0, #0xfc7
  40b0e8:	bl	406ddc <ferror@plt+0x508c>
  40b0ec:	b	40b0fc <ferror@plt+0x93ac>
  40b0f0:	adrp	x0, 42a000 <ferror@plt+0x282b0>
  40b0f4:	add	x0, x0, #0x4
  40b0f8:	bl	406ddc <ferror@plt+0x508c>
  40b0fc:	ldur	x8, [x29, #-80]
  40b100:	ldr	w9, [x8]
  40b104:	subs	w9, w9, #0x1
  40b108:	str	w9, [x8]
  40b10c:	ldr	x0, [sp, #72]
  40b110:	bl	406ddc <ferror@plt+0x508c>
  40b114:	ldur	x8, [x29, #-80]
  40b118:	ldr	w9, [x8]
  40b11c:	subs	w9, w9, #0x1
  40b120:	str	w9, [x8]
  40b124:	bl	4111f8 <ferror@plt+0xf4a8>
  40b128:	ldur	x8, [x29, #-80]
  40b12c:	ldr	w9, [x8]
  40b130:	mov	w10, #0x1                   	// #1
  40b134:	add	w9, w9, #0x1
  40b138:	str	w9, [x8]
  40b13c:	str	w10, [sp, #4]
  40b140:	bl	406e04 <ferror@plt+0x50b4>
  40b144:	ldr	x8, [sp, #64]
  40b148:	ldr	x11, [x8]
  40b14c:	adrp	x12, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40b150:	add	x12, x12, #0xac0
  40b154:	ldrsw	x12, [x12]
  40b158:	add	x0, x11, x12
  40b15c:	bl	410cb4 <ferror@plt+0xef64>
  40b160:	ldr	x8, [sp, #56]
  40b164:	ldr	x0, [x8]
  40b168:	mov	w9, wzr
  40b16c:	mov	w1, w9
  40b170:	bl	4109ac <ferror@plt+0xec5c>
  40b174:	ldr	w9, [sp, #4]
  40b178:	stur	w9, [x29, #-4]
  40b17c:	ldur	w8, [x29, #-4]
  40b180:	adrp	x9, 467000 <stdin@@GLIBC_2.17+0x42f0>
  40b184:	add	x9, x9, #0x59c
  40b188:	ldr	w10, [x9]
  40b18c:	cmp	w8, w10
  40b190:	b.gt	40b1f4 <ferror@plt+0x94a4>
  40b194:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40b198:	add	x8, x8, #0xac8
  40b19c:	ldr	x8, [x8]
  40b1a0:	ldursw	x9, [x29, #-4]
  40b1a4:	ldr	w10, [x8, x9, lsl #2]
  40b1a8:	cbnz	w10, 40b1e4 <ferror@plt+0x9494>
  40b1ac:	bl	406c9c <ferror@plt+0x4f4c>
  40b1b0:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40b1b4:	add	x8, x8, #0x2a0
  40b1b8:	ldr	x8, [x8]
  40b1bc:	ldursw	x9, [x29, #-4]
  40b1c0:	mov	x10, #0x8                   	// #8
  40b1c4:	mul	x9, x10, x9
  40b1c8:	add	x8, x8, x9
  40b1cc:	ldr	x1, [x8]
  40b1d0:	adrp	x0, 42a000 <ferror@plt+0x282b0>
  40b1d4:	add	x0, x0, #0x41
  40b1d8:	bl	4110b4 <ferror@plt+0xf364>
  40b1dc:	mov	w11, #0x1                   	// #1
  40b1e0:	stur	w11, [x29, #-8]
  40b1e4:	ldur	w8, [x29, #-4]
  40b1e8:	add	w8, w8, #0x1
  40b1ec:	stur	w8, [x29, #-4]
  40b1f0:	b	40b17c <ferror@plt+0x942c>
  40b1f4:	ldur	w8, [x29, #-8]
  40b1f8:	cbz	w8, 40b228 <ferror@plt+0x94d8>
  40b1fc:	ldur	x8, [x29, #-80]
  40b200:	ldr	w9, [x8]
  40b204:	add	w9, w9, #0x1
  40b208:	str	w9, [x8]
  40b20c:	adrp	x0, 42a000 <ferror@plt+0x282b0>
  40b210:	add	x0, x0, #0x59
  40b214:	bl	406ddc <ferror@plt+0x508c>
  40b218:	ldur	x8, [x29, #-80]
  40b21c:	ldr	w9, [x8]
  40b220:	subs	w9, w9, #0x1
  40b224:	str	w9, [x8]
  40b228:	bl	4111f8 <ferror@plt+0xf4a8>
  40b22c:	mov	w8, #0x4                   	// #4
  40b230:	ldur	x9, [x29, #-80]
  40b234:	str	w8, [x9]
  40b238:	ldur	x10, [x29, #-112]
  40b23c:	ldr	w8, [x10]
  40b240:	cbnz	w8, 40b254 <ferror@plt+0x9504>
  40b244:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40b248:	add	x8, x8, #0x9dc
  40b24c:	ldr	w9, [x8]
  40b250:	cbz	w9, 40b264 <ferror@plt+0x9514>
  40b254:	adrp	x0, 437000 <ferror@plt+0x352b0>
  40b258:	add	x0, x0, #0x54b
  40b25c:	bl	406ddc <ferror@plt+0x508c>
  40b260:	b	40b2a8 <ferror@plt+0x9558>
  40b264:	ldr	x8, [sp, #120]
  40b268:	ldr	w9, [x8]
  40b26c:	cbnz	w9, 40b29c <ferror@plt+0x954c>
  40b270:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  40b274:	add	x8, x8, #0x590
  40b278:	ldr	w9, [x8]
  40b27c:	cbnz	w9, 40b29c <ferror@plt+0x954c>
  40b280:	adrp	x0, 428000 <ferror@plt+0x262b0>
  40b284:	add	x0, x0, #0x41
  40b288:	bl	406ddc <ferror@plt+0x508c>
  40b28c:	adrp	x0, 428000 <ferror@plt+0x262b0>
  40b290:	add	x0, x0, #0x67
  40b294:	bl	406ddc <ferror@plt+0x508c>
  40b298:	b	40b2a8 <ferror@plt+0x9558>
  40b29c:	adrp	x0, 437000 <ferror@plt+0x352b0>
  40b2a0:	add	x0, x0, #0x54b
  40b2a4:	bl	406ddc <ferror@plt+0x508c>
  40b2a8:	mov	w8, #0x1                   	// #1
  40b2ac:	ldur	x9, [x29, #-80]
  40b2b0:	str	w8, [x9]
  40b2b4:	str	w8, [sp]
  40b2b8:	bl	4111f8 <ferror@plt+0xf4a8>
  40b2bc:	bl	408708 <ferror@plt+0x69b8>
  40b2c0:	mov	w8, #0x2                   	// #2
  40b2c4:	ldur	x9, [x29, #-80]
  40b2c8:	str	w8, [x9]
  40b2cc:	bl	4111f8 <ferror@plt+0xf4a8>
  40b2d0:	ldr	w0, [sp]
  40b2d4:	bl	4081f8 <ferror@plt+0x64a8>
  40b2d8:	ldr	w8, [sp]
  40b2dc:	ldur	x9, [x29, #-80]
  40b2e0:	str	w8, [x9]
  40b2e4:	bl	4111f8 <ferror@plt+0xf4a8>
  40b2e8:	bl	40844c <ferror@plt+0x66fc>
  40b2ec:	bl	4111f8 <ferror@plt+0xf4a8>
  40b2f0:	bl	4111f8 <ferror@plt+0xf4a8>
  40b2f4:	adrp	x9, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40b2f8:	add	x9, x9, #0xc48
  40b2fc:	ldr	w8, [x9]
  40b300:	cbz	w8, 40b354 <ferror@plt+0x9604>
  40b304:	adrp	x0, 42a000 <ferror@plt+0x282b0>
  40b308:	add	x0, x0, #0x68
  40b30c:	bl	406ddc <ferror@plt+0x508c>
  40b310:	ldr	x8, [sp, #128]
  40b314:	ldr	w9, [x8]
  40b318:	cbz	w9, 40b350 <ferror@plt+0x9600>
  40b31c:	adrp	x0, 42a000 <ferror@plt+0x282b0>
  40b320:	add	x0, x0, #0x9b
  40b324:	bl	406ddc <ferror@plt+0x508c>
  40b328:	ldur	x8, [x29, #-80]
  40b32c:	ldr	w9, [x8]
  40b330:	add	w9, w9, #0x1
  40b334:	str	w9, [x8]
  40b338:	ldr	x0, [sp, #40]
  40b33c:	bl	406ddc <ferror@plt+0x508c>
  40b340:	ldur	x8, [x29, #-80]
  40b344:	ldr	w9, [x8]
  40b348:	subs	w9, w9, #0x1
  40b34c:	str	w9, [x8]
  40b350:	b	40b394 <ferror@plt+0x9644>
  40b354:	ldr	x8, [sp, #128]
  40b358:	ldr	w9, [x8]
  40b35c:	cbz	w9, 40b394 <ferror@plt+0x9644>
  40b360:	adrp	x0, 42a000 <ferror@plt+0x282b0>
  40b364:	add	x0, x0, #0xc6
  40b368:	bl	406ddc <ferror@plt+0x508c>
  40b36c:	ldur	x8, [x29, #-80]
  40b370:	ldr	w9, [x8]
  40b374:	add	w9, w9, #0x1
  40b378:	str	w9, [x8]
  40b37c:	ldr	x0, [sp, #40]
  40b380:	bl	406ddc <ferror@plt+0x508c>
  40b384:	ldur	x8, [x29, #-80]
  40b388:	ldr	w9, [x8]
  40b38c:	subs	w9, w9, #0x1
  40b390:	str	w9, [x8]
  40b394:	bl	4111f8 <ferror@plt+0xf4a8>
  40b398:	ldr	x8, [sp, #56]
  40b39c:	ldr	x0, [x8]
  40b3a0:	mov	w1, #0x1                   	// #1
  40b3a4:	bl	4109ac <ferror@plt+0xec5c>
  40b3a8:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40b3ac:	add	x8, x8, #0xa48
  40b3b0:	ldr	w9, [x8]
  40b3b4:	cmp	w9, #0x3
  40b3b8:	b.ne	40b420 <ferror@plt+0x96d0>  // b.any
  40b3bc:	adrp	x0, 42a000 <ferror@plt+0x282b0>
  40b3c0:	add	x0, x0, #0xd7
  40b3c4:	bl	410800 <ferror@plt+0xeab0>
  40b3c8:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40b3cc:	add	x8, x8, #0x80
  40b3d0:	ldrb	w9, [x8]
  40b3d4:	tbnz	w9, #0, 40b3ec <ferror@plt+0x969c>
  40b3d8:	ldr	x8, [sp, #56]
  40b3dc:	ldr	x1, [x8]
  40b3e0:	adrp	x0, 428000 <ferror@plt+0x262b0>
  40b3e4:	add	x0, x0, #0x293
  40b3e8:	bl	4018b0 <fputs@plt>
  40b3ec:	bl	41c470 <ferror@plt+0x1a720>
  40b3f0:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40b3f4:	add	x8, x8, #0x80
  40b3f8:	ldrb	w9, [x8]
  40b3fc:	tbnz	w9, #0, 40b414 <ferror@plt+0x96c4>
  40b400:	ldr	x8, [sp, #56]
  40b404:	ldr	x1, [x8]
  40b408:	adrp	x0, 449000 <ferror@plt+0x472b0>
  40b40c:	add	x0, x0, #0x58e
  40b410:	bl	4018b0 <fputs@plt>
  40b414:	adrp	x0, 42f000 <ferror@plt+0x2d2b0>
  40b418:	add	x0, x0, #0x2a8
  40b41c:	bl	410800 <ferror@plt+0xeab0>
  40b420:	ldp	x20, x19, [sp, #320]
  40b424:	ldp	x22, x21, [sp, #304]
  40b428:	ldr	x28, [sp, #288]
  40b42c:	ldp	x29, x30, [sp, #272]
  40b430:	add	sp, sp, #0x150
  40b434:	ret
  40b438:	sub	sp, sp, #0x70
  40b43c:	stp	x29, x30, [sp, #96]
  40b440:	add	x29, sp, #0x60
  40b444:	mov	x8, xzr
  40b448:	adrp	x9, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40b44c:	add	x9, x9, #0x298
  40b450:	adrp	x10, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40b454:	add	x10, x10, #0xc24
  40b458:	adrp	x11, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40b45c:	add	x11, x11, #0x9e0
  40b460:	mov	w12, #0x7fff                	// #32767
  40b464:	adrp	x13, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40b468:	add	x13, x13, #0xa1c
  40b46c:	adrp	x14, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40b470:	add	x14, x14, #0x1c0
  40b474:	adrp	x15, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40b478:	add	x15, x15, #0xfa8
  40b47c:	adrp	x16, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40b480:	add	x16, x16, #0x9f0
  40b484:	stur	x8, [x29, #-16]
  40b488:	stur	x8, [x29, #-24]
  40b48c:	stur	wzr, [x29, #-28]
  40b490:	ldr	w17, [x9]
  40b494:	add	w17, w17, #0x1
  40b498:	stur	w17, [x29, #-32]
  40b49c:	ldr	w17, [x10]
  40b4a0:	ldr	w18, [x11]
  40b4a4:	add	w17, w17, w18
  40b4a8:	add	w17, w17, #0x1
  40b4ac:	mov	w18, #0x1                   	// #1
  40b4b0:	cmp	w17, w12
  40b4b4:	str	x10, [sp, #48]
  40b4b8:	str	x11, [sp, #40]
  40b4bc:	str	x13, [sp, #32]
  40b4c0:	str	x14, [sp, #24]
  40b4c4:	str	x15, [sp, #16]
  40b4c8:	str	x16, [sp, #8]
  40b4cc:	str	w18, [sp, #4]
  40b4d0:	b.ge	40b4ec <ferror@plt+0x979c>  // b.tcont
  40b4d4:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40b4d8:	add	x8, x8, #0xaa4
  40b4dc:	ldr	w9, [x8]
  40b4e0:	cmp	w9, #0x0
  40b4e4:	cset	w9, ne  // ne = any
  40b4e8:	str	w9, [sp, #4]
  40b4ec:	ldr	w8, [sp, #4]
  40b4f0:	adrp	x9, 427000 <ferror@plt+0x252b0>
  40b4f4:	add	x9, x9, #0xa66
  40b4f8:	adrp	x10, 427000 <ferror@plt+0x252b0>
  40b4fc:	add	x10, x10, #0xa59
  40b500:	tst	w8, #0x1
  40b504:	csel	x2, x10, x9, ne  // ne = any
  40b508:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40b50c:	add	x0, x0, #0x168
  40b510:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  40b514:	add	x1, x1, #0x21d
  40b518:	bl	401f18 <ferror@plt+0x1c8>
  40b51c:	mov	x9, #0x1                   	// #1
  40b520:	mov	x0, x9
  40b524:	mov	x1, #0x18                  	// #24
  40b528:	bl	401a60 <calloc@plt>
  40b52c:	stur	x0, [x29, #-16]
  40b530:	ldur	x0, [x29, #-16]
  40b534:	mov	w1, #0xb                   	// #11
  40b538:	bl	419248 <ferror@plt+0x174f8>
  40b53c:	ldur	x9, [x29, #-16]
  40b540:	mov	w8, #0x14                  	// #20
  40b544:	strh	w8, [x9, #2]
  40b548:	ldur	x9, [x29, #-16]
  40b54c:	str	wzr, [x9, #4]
  40b550:	ldr	x9, [sp, #48]
  40b554:	ldr	w8, [x9]
  40b558:	ldr	x10, [sp, #40]
  40b55c:	ldr	w11, [x10]
  40b560:	add	w8, w8, w11
  40b564:	add	w8, w8, #0x1
  40b568:	ldur	x12, [x29, #-16]
  40b56c:	str	w8, [x12, #8]
  40b570:	ldur	x12, [x29, #-16]
  40b574:	ldr	w8, [x12, #8]
  40b578:	mov	w11, #0x2                   	// #2
  40b57c:	mul	w8, w8, w11
  40b580:	mov	w12, w8
  40b584:	ubfx	x12, x12, #0, #32
  40b588:	mov	x0, x12
  40b58c:	mov	x1, #0x4                   	// #4
  40b590:	bl	401a60 <calloc@plt>
  40b594:	stur	x0, [x29, #-24]
  40b598:	ldur	x9, [x29, #-16]
  40b59c:	str	x0, [x9, #16]
  40b5a0:	ldr	x8, [sp, #48]
  40b5a4:	ldr	w9, [x8]
  40b5a8:	add	w9, w9, #0x2
  40b5ac:	adrp	x10, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40b5b0:	add	x10, x10, #0x2ac
  40b5b4:	ldr	w11, [x10]
  40b5b8:	cmp	w9, w11
  40b5bc:	b.lt	40b5c8 <ferror@plt+0x9878>  // b.tstop
  40b5c0:	bl	41b70c <ferror@plt+0x199bc>
  40b5c4:	b	40b5a0 <ferror@plt+0x9850>
  40b5c8:	ldr	x8, [sp, #32]
  40b5cc:	ldr	w9, [x8]
  40b5d0:	add	w9, w9, #0x1
  40b5d4:	adrp	x10, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40b5d8:	add	x10, x10, #0xab0
  40b5dc:	ldr	w11, [x10]
  40b5e0:	cmp	w9, w11
  40b5e4:	b.lt	40b5f0 <ferror@plt+0x98a0>  // b.tstop
  40b5e8:	bl	403c94 <ferror@plt+0x1f44>
  40b5ec:	b	40b5c8 <ferror@plt+0x9878>
  40b5f0:	ldr	x8, [sp, #48]
  40b5f4:	ldr	w9, [x8]
  40b5f8:	add	w9, w9, #0x2
  40b5fc:	ldr	x10, [sp, #24]
  40b600:	ldr	x11, [x10]
  40b604:	ldr	x12, [sp, #32]
  40b608:	ldr	w13, [x12]
  40b60c:	mov	w14, #0x1                   	// #1
  40b610:	add	w13, w13, #0x1
  40b614:	str	w9, [x11, w13, sxtw #2]
  40b618:	ldur	w9, [x29, #-32]
  40b61c:	ldr	x11, [sp, #16]
  40b620:	ldr	x15, [x11]
  40b624:	ldr	w13, [x8]
  40b628:	add	w13, w13, #0x1
  40b62c:	str	w9, [x15, w13, sxtw #2]
  40b630:	ldr	x15, [sp, #40]
  40b634:	ldr	w9, [x15]
  40b638:	add	w9, w9, #0x1
  40b63c:	ldr	x16, [sp, #8]
  40b640:	ldr	x17, [x16]
  40b644:	ldr	w13, [x8]
  40b648:	add	w13, w13, #0x1
  40b64c:	str	w9, [x17, w13, sxtw #2]
  40b650:	ldr	x17, [x16]
  40b654:	ldr	w9, [x8]
  40b658:	add	w9, w9, #0x2
  40b65c:	str	w14, [x17, w9, sxtw #2]
  40b660:	ldr	x17, [x11]
  40b664:	ldr	w9, [x8]
  40b668:	add	w9, w9, #0x2
  40b66c:	mov	w13, wzr
  40b670:	str	w13, [x17, w9, sxtw #2]
  40b674:	stur	wzr, [x29, #-4]
  40b678:	ldur	w8, [x29, #-4]
  40b67c:	ldr	x9, [sp, #32]
  40b680:	ldr	w10, [x9]
  40b684:	cmp	w8, w10
  40b688:	b.gt	40b710 <ferror@plt+0x99c0>
  40b68c:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40b690:	add	x8, x8, #0xd58
  40b694:	ldr	x8, [x8]
  40b698:	ldursw	x9, [x29, #-4]
  40b69c:	mov	x10, #0x8                   	// #8
  40b6a0:	mul	x9, x10, x9
  40b6a4:	ldr	w11, [x8, x9]
  40b6a8:	stur	w11, [x29, #-36]
  40b6ac:	ldr	x8, [sp, #24]
  40b6b0:	ldr	x9, [x8]
  40b6b4:	ldursw	x10, [x29, #-4]
  40b6b8:	ldr	w11, [x9, x10, lsl #2]
  40b6bc:	stur	w11, [x29, #-40]
  40b6c0:	ldr	x9, [sp, #8]
  40b6c4:	ldr	x10, [x9]
  40b6c8:	ldursw	x12, [x29, #-40]
  40b6cc:	mov	w11, #0xffffffff            	// #-1
  40b6d0:	str	w11, [x10, x12, lsl #2]
  40b6d4:	ldr	x10, [x9]
  40b6d8:	ldur	w11, [x29, #-40]
  40b6dc:	subs	w11, w11, #0x1
  40b6e0:	mov	w13, #0xfffffffe            	// #-2
  40b6e4:	str	w13, [x10, w11, sxtw #2]
  40b6e8:	ldur	w11, [x29, #-36]
  40b6ec:	ldr	x10, [sp, #16]
  40b6f0:	ldr	x12, [x10]
  40b6f4:	ldur	w13, [x29, #-40]
  40b6f8:	subs	w13, w13, #0x1
  40b6fc:	str	w11, [x12, w13, sxtw #2]
  40b700:	ldur	w8, [x29, #-4]
  40b704:	add	w8, w8, #0x1
  40b708:	stur	w8, [x29, #-4]
  40b70c:	b	40b678 <ferror@plt+0x9928>
  40b710:	stur	wzr, [x29, #-4]
  40b714:	ldur	w8, [x29, #-4]
  40b718:	ldr	x9, [sp, #48]
  40b71c:	ldr	w10, [x9]
  40b720:	cmp	w8, w10
  40b724:	b.gt	40b8f0 <ferror@plt+0x9ba0>
  40b728:	ldr	x8, [sp, #8]
  40b72c:	ldr	x9, [x8]
  40b730:	ldursw	x10, [x29, #-4]
  40b734:	ldr	w11, [x9, x10, lsl #2]
  40b738:	mov	w12, #0xffffffff            	// #-1
  40b73c:	cmp	w11, w12
  40b740:	b.ne	40b79c <ferror@plt+0x9a4c>  // b.any
  40b744:	ldur	x8, [x29, #-24]
  40b748:	ldursw	x9, [x29, #-28]
  40b74c:	mov	w10, w9
  40b750:	add	w10, w10, #0x1
  40b754:	stur	w10, [x29, #-28]
  40b758:	mov	w10, wzr
  40b75c:	str	w10, [x8, x9, lsl #2]
  40b760:	ldr	x8, [sp, #24]
  40b764:	ldr	x9, [x8]
  40b768:	ldr	x11, [sp, #32]
  40b76c:	ldr	w10, [x11]
  40b770:	add	w10, w10, #0x1
  40b774:	ldr	w10, [x9, w10, sxtw #2]
  40b778:	ldur	w12, [x29, #-4]
  40b77c:	subs	w10, w10, w12
  40b780:	ldur	x9, [x29, #-24]
  40b784:	ldursw	x13, [x29, #-28]
  40b788:	mov	w12, w13
  40b78c:	add	w12, w12, #0x1
  40b790:	stur	w12, [x29, #-28]
  40b794:	str	w10, [x9, x13, lsl #2]
  40b798:	b	40b8e0 <ferror@plt+0x9b90>
  40b79c:	ldr	x8, [sp, #8]
  40b7a0:	ldr	x9, [x8]
  40b7a4:	ldursw	x10, [x29, #-4]
  40b7a8:	ldr	w11, [x9, x10, lsl #2]
  40b7ac:	mov	w12, #0xfffffffe            	// #-2
  40b7b0:	cmp	w11, w12
  40b7b4:	b.ne	40b800 <ferror@plt+0x9ab0>  // b.any
  40b7b8:	ldur	x8, [x29, #-24]
  40b7bc:	ldursw	x9, [x29, #-28]
  40b7c0:	mov	w10, w9
  40b7c4:	add	w10, w10, #0x1
  40b7c8:	stur	w10, [x29, #-28]
  40b7cc:	mov	w10, wzr
  40b7d0:	str	w10, [x8, x9, lsl #2]
  40b7d4:	ldr	x8, [sp, #16]
  40b7d8:	ldr	x9, [x8]
  40b7dc:	ldursw	x11, [x29, #-4]
  40b7e0:	ldr	w10, [x9, x11, lsl #2]
  40b7e4:	ldur	x9, [x29, #-24]
  40b7e8:	ldursw	x11, [x29, #-28]
  40b7ec:	mov	w12, w11
  40b7f0:	add	w12, w12, #0x1
  40b7f4:	stur	w12, [x29, #-28]
  40b7f8:	str	w10, [x9, x11, lsl #2]
  40b7fc:	b	40b8e0 <ferror@plt+0x9b90>
  40b800:	ldr	x8, [sp, #8]
  40b804:	ldr	x9, [x8]
  40b808:	ldursw	x10, [x29, #-4]
  40b80c:	ldr	w11, [x9, x10, lsl #2]
  40b810:	ldr	x9, [sp, #40]
  40b814:	ldr	w12, [x9]
  40b818:	cmp	w11, w12
  40b81c:	b.gt	40b834 <ferror@plt+0x9ae4>
  40b820:	ldr	x8, [sp, #8]
  40b824:	ldr	x9, [x8]
  40b828:	ldursw	x10, [x29, #-4]
  40b82c:	ldr	w11, [x9, x10, lsl #2]
  40b830:	cbnz	w11, 40b86c <ferror@plt+0x9b1c>
  40b834:	ldur	x8, [x29, #-24]
  40b838:	ldursw	x9, [x29, #-28]
  40b83c:	mov	w10, w9
  40b840:	add	w10, w10, #0x1
  40b844:	stur	w10, [x29, #-28]
  40b848:	mov	w10, wzr
  40b84c:	str	w10, [x8, x9, lsl #2]
  40b850:	ldur	x8, [x29, #-24]
  40b854:	ldursw	x9, [x29, #-28]
  40b858:	mov	w11, w9
  40b85c:	add	w11, w11, #0x1
  40b860:	stur	w11, [x29, #-28]
  40b864:	str	w10, [x8, x9, lsl #2]
  40b868:	b	40b8e0 <ferror@plt+0x9b90>
  40b86c:	ldr	x8, [sp, #8]
  40b870:	ldr	x9, [x8]
  40b874:	ldursw	x10, [x29, #-4]
  40b878:	ldr	w11, [x9, x10, lsl #2]
  40b87c:	ldur	x9, [x29, #-24]
  40b880:	ldursw	x10, [x29, #-28]
  40b884:	mov	w12, w10
  40b888:	add	w12, w12, #0x1
  40b88c:	stur	w12, [x29, #-28]
  40b890:	str	w11, [x9, x10, lsl #2]
  40b894:	ldr	x9, [sp, #24]
  40b898:	ldr	x10, [x9]
  40b89c:	ldr	x13, [sp, #16]
  40b8a0:	ldr	x14, [x13]
  40b8a4:	ldursw	x15, [x29, #-4]
  40b8a8:	ldrsw	x14, [x14, x15, lsl #2]
  40b8ac:	ldr	w11, [x10, x14, lsl #2]
  40b8b0:	ldur	w12, [x29, #-4]
  40b8b4:	ldr	x10, [x8]
  40b8b8:	ldursw	x14, [x29, #-4]
  40b8bc:	ldr	w16, [x10, x14, lsl #2]
  40b8c0:	subs	w12, w12, w16
  40b8c4:	subs	w11, w11, w12
  40b8c8:	ldur	x10, [x29, #-24]
  40b8cc:	ldursw	x14, [x29, #-28]
  40b8d0:	mov	w12, w14
  40b8d4:	add	w12, w12, #0x1
  40b8d8:	stur	w12, [x29, #-28]
  40b8dc:	str	w11, [x10, x14, lsl #2]
  40b8e0:	ldur	w8, [x29, #-4]
  40b8e4:	add	w8, w8, #0x1
  40b8e8:	stur	w8, [x29, #-4]
  40b8ec:	b	40b714 <ferror@plt+0x99c4>
  40b8f0:	ldr	x8, [sp, #8]
  40b8f4:	ldr	x9, [x8]
  40b8f8:	ldr	x10, [sp, #48]
  40b8fc:	ldr	w11, [x10]
  40b900:	add	w11, w11, #0x1
  40b904:	ldr	w11, [x9, w11, sxtw #2]
  40b908:	ldur	x9, [x29, #-24]
  40b90c:	ldursw	x12, [x29, #-28]
  40b910:	mov	w13, w12
  40b914:	add	w13, w13, #0x1
  40b918:	stur	w13, [x29, #-28]
  40b91c:	str	w11, [x9, x12, lsl #2]
  40b920:	ldr	x9, [sp, #16]
  40b924:	ldr	x12, [x9]
  40b928:	ldr	w11, [x10]
  40b92c:	add	w11, w11, #0x1
  40b930:	ldr	w11, [x12, w11, sxtw #2]
  40b934:	ldur	x12, [x29, #-24]
  40b938:	ldursw	x14, [x29, #-28]
  40b93c:	mov	w13, w14
  40b940:	add	w13, w13, #0x1
  40b944:	stur	w13, [x29, #-28]
  40b948:	str	w11, [x12, x14, lsl #2]
  40b94c:	ldr	x12, [x8]
  40b950:	ldr	w11, [x10]
  40b954:	add	w11, w11, #0x2
  40b958:	ldr	w11, [x12, w11, sxtw #2]
  40b95c:	ldur	x12, [x29, #-24]
  40b960:	ldursw	x14, [x29, #-28]
  40b964:	mov	w13, w14
  40b968:	add	w13, w13, #0x1
  40b96c:	stur	w13, [x29, #-28]
  40b970:	str	w11, [x12, x14, lsl #2]
  40b974:	ldr	x12, [x9]
  40b978:	ldr	w11, [x10]
  40b97c:	add	w11, w11, #0x2
  40b980:	ldr	w11, [x12, w11, sxtw #2]
  40b984:	ldur	x12, [x29, #-24]
  40b988:	ldursw	x14, [x29, #-28]
  40b98c:	mov	w13, w14
  40b990:	add	w13, w13, #0x1
  40b994:	stur	w13, [x29, #-28]
  40b998:	str	w11, [x12, x14, lsl #2]
  40b99c:	ldur	x0, [x29, #-16]
  40b9a0:	ldp	x29, x30, [sp, #96]
  40b9a4:	add	sp, sp, #0x70
  40b9a8:	ret
  40b9ac:	sub	sp, sp, #0x50
  40b9b0:	stp	x29, x30, [sp, #64]
  40b9b4:	add	x29, sp, #0x40
  40b9b8:	mov	x8, xzr
  40b9bc:	mov	x0, #0x1                   	// #1
  40b9c0:	mov	x1, #0x18                  	// #24
  40b9c4:	mov	w9, #0xa                   	// #10
  40b9c8:	mov	w10, #0xc                   	// #12
  40b9cc:	adrp	x11, 467000 <stdin@@GLIBC_2.17+0x42f0>
  40b9d0:	add	x11, x11, #0x59c
  40b9d4:	mov	w12, #0x2                   	// #2
  40b9d8:	mov	x13, #0x4                   	// #4
  40b9dc:	stur	x8, [x29, #-8]
  40b9e0:	stur	x8, [x29, #-16]
  40b9e4:	stur	w9, [x29, #-24]
  40b9e8:	stur	w10, [x29, #-28]
  40b9ec:	str	x11, [sp, #24]
  40b9f0:	str	w12, [sp, #20]
  40b9f4:	str	x13, [sp, #8]
  40b9f8:	bl	401a60 <calloc@plt>
  40b9fc:	stur	x0, [x29, #-8]
  40ba00:	ldur	x0, [x29, #-8]
  40ba04:	ldur	w1, [x29, #-24]
  40ba08:	bl	419248 <ferror@plt+0x174f8>
  40ba0c:	ldur	x8, [x29, #-8]
  40ba10:	ldur	w9, [x29, #-28]
  40ba14:	strh	w9, [x8, #2]
  40ba18:	ldur	x8, [x29, #-8]
  40ba1c:	str	wzr, [x8, #4]
  40ba20:	ldr	x8, [sp, #24]
  40ba24:	ldr	w10, [x8]
  40ba28:	ldr	w12, [sp, #20]
  40ba2c:	mul	w10, w10, w12
  40ba30:	add	w10, w10, #0x1
  40ba34:	ldur	x11, [x29, #-8]
  40ba38:	str	w10, [x11, #8]
  40ba3c:	ldur	x11, [x29, #-8]
  40ba40:	ldr	w10, [x11, #8]
  40ba44:	mov	w2, w10
  40ba48:	mov	x0, x2
  40ba4c:	ldr	x1, [sp, #8]
  40ba50:	bl	401a60 <calloc@plt>
  40ba54:	stur	x0, [x29, #-16]
  40ba58:	ldur	x8, [x29, #-8]
  40ba5c:	str	x0, [x8, #16]
  40ba60:	stur	wzr, [x29, #-20]
  40ba64:	ldur	w8, [x29, #-20]
  40ba68:	adrp	x9, 467000 <stdin@@GLIBC_2.17+0x42f0>
  40ba6c:	add	x9, x9, #0x59c
  40ba70:	ldr	w10, [x9]
  40ba74:	mov	w11, #0x2                   	// #2
  40ba78:	mul	w10, w10, w11
  40ba7c:	cmp	w8, w10
  40ba80:	b.gt	40bab4 <ferror@plt+0x9d64>
  40ba84:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40ba88:	add	x8, x8, #0x1c0
  40ba8c:	ldr	x8, [x8]
  40ba90:	ldursw	x9, [x29, #-20]
  40ba94:	ldr	w10, [x8, x9, lsl #2]
  40ba98:	ldur	x8, [x29, #-16]
  40ba9c:	ldursw	x9, [x29, #-20]
  40baa0:	str	w10, [x8, x9, lsl #2]
  40baa4:	ldur	w8, [x29, #-20]
  40baa8:	add	w8, w8, #0x1
  40baac:	stur	w8, [x29, #-20]
  40bab0:	b	40ba64 <ferror@plt+0x9d14>
  40bab4:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40bab8:	add	x0, x0, #0x168
  40babc:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  40bac0:	add	x1, x1, #0x259
  40bac4:	adrp	x2, 429000 <ferror@plt+0x272b0>
  40bac8:	add	x2, x2, #0x314
  40bacc:	bl	401f18 <ferror@plt+0x1c8>
  40bad0:	ldur	x8, [x29, #-8]
  40bad4:	mov	x0, x8
  40bad8:	ldp	x29, x30, [sp, #64]
  40badc:	add	sp, sp, #0x50
  40bae0:	ret
  40bae4:	sub	sp, sp, #0x40
  40bae8:	stp	x29, x30, [sp, #48]
  40baec:	add	x29, sp, #0x30
  40baf0:	adrp	x0, 429000 <ferror@plt+0x272b0>
  40baf4:	add	x0, x0, #0xc85
  40baf8:	adrp	x8, 42a000 <ferror@plt+0x282b0>
  40bafc:	add	x8, x8, #0x2a1
  40bb00:	adrp	x9, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40bb04:	add	x9, x9, #0x298
  40bb08:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  40bb0c:	add	x1, x1, #0x2d8
  40bb10:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40bb14:	add	x10, x10, #0x9e8
  40bb18:	stur	x8, [x29, #-16]
  40bb1c:	str	x9, [sp, #24]
  40bb20:	str	x1, [sp, #16]
  40bb24:	str	x10, [sp, #8]
  40bb28:	bl	410800 <ferror@plt+0xeab0>
  40bb2c:	ldur	x0, [x29, #-16]
  40bb30:	bl	410800 <ferror@plt+0xeab0>
  40bb34:	bl	407d34 <ferror@plt+0x5fe4>
  40bb38:	ldr	x8, [sp, #24]
  40bb3c:	ldr	w11, [x8]
  40bb40:	add	w2, w11, #0x1
  40bb44:	ldr	x1, [sp, #16]
  40bb48:	bl	411134 <ferror@plt+0xf3e4>
  40bb4c:	ldr	x8, [sp, #8]
  40bb50:	ldrb	w11, [x8]
  40bb54:	tbnz	w11, #0, 40bb5c <ferror@plt+0x9e0c>
  40bb58:	b	40bbf4 <ferror@plt+0x9ea4>
  40bb5c:	mov	w8, #0x1                   	// #1
  40bb60:	stur	w8, [x29, #-4]
  40bb64:	ldur	w8, [x29, #-4]
  40bb68:	adrp	x9, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40bb6c:	add	x9, x9, #0x298
  40bb70:	ldr	w10, [x9]
  40bb74:	cmp	w8, w10
  40bb78:	b.gt	40bbe8 <ferror@plt+0x9e98>
  40bb7c:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40bb80:	add	x8, x8, #0xab8
  40bb84:	ldr	x8, [x8]
  40bb88:	ldursw	x9, [x29, #-4]
  40bb8c:	add	x8, x8, x9
  40bb90:	ldrb	w10, [x8]
  40bb94:	mov	w11, wzr
  40bb98:	mov	w12, #0x1                   	// #1
  40bb9c:	tst	w10, #0x1
  40bba0:	csel	w1, w12, w11, ne  // ne = any
  40bba4:	adrp	x0, 42a000 <ferror@plt+0x282b0>
  40bba8:	add	x0, x0, #0x2ee
  40bbac:	bl	410ce4 <ferror@plt+0xef94>
  40bbb0:	ldur	w10, [x29, #-4]
  40bbb4:	mov	w11, #0x14                  	// #20
  40bbb8:	sdiv	w12, w10, w11
  40bbbc:	mul	w11, w12, w11
  40bbc0:	subs	w10, w10, w11
  40bbc4:	cmp	w10, #0x13
  40bbc8:	b.ne	40bbd8 <ferror@plt+0x9e88>  // b.any
  40bbcc:	adrp	x0, 42a000 <ferror@plt+0x282b0>
  40bbd0:	add	x0, x0, #0x2f3
  40bbd4:	bl	410cb4 <ferror@plt+0xef64>
  40bbd8:	ldur	w8, [x29, #-4]
  40bbdc:	add	w8, w8, #0x1
  40bbe0:	stur	w8, [x29, #-4]
  40bbe4:	b	40bb64 <ferror@plt+0x9e14>
  40bbe8:	adrp	x0, 428000 <ferror@plt+0x262b0>
  40bbec:	add	x0, x0, #0x10c
  40bbf0:	bl	410cb4 <ferror@plt+0xef64>
  40bbf4:	adrp	x0, 42f000 <ferror@plt+0x2d2b0>
  40bbf8:	add	x0, x0, #0x2a8
  40bbfc:	bl	410800 <ferror@plt+0xeab0>
  40bc00:	ldp	x29, x30, [sp, #48]
  40bc04:	add	sp, sp, #0x40
  40bc08:	ret
  40bc0c:	sub	sp, sp, #0x50
  40bc10:	stp	x29, x30, [sp, #64]
  40bc14:	add	x29, sp, #0x40
  40bc18:	mov	x8, xzr
  40bc1c:	mov	x9, #0x1                   	// #1
  40bc20:	mov	x1, #0x18                  	// #24
  40bc24:	mov	w10, #0x9                   	// #9
  40bc28:	mov	w11, #0x1                   	// #1
  40bc2c:	adrp	x12, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40bc30:	add	x12, x12, #0x298
  40bc34:	mov	w13, #0x1                   	// #1
  40bc38:	stur	x8, [x29, #-16]
  40bc3c:	mov	x0, x9
  40bc40:	str	x9, [sp, #32]
  40bc44:	str	w10, [sp, #28]
  40bc48:	str	w11, [sp, #24]
  40bc4c:	str	x12, [sp, #16]
  40bc50:	str	w13, [sp, #12]
  40bc54:	bl	401a60 <calloc@plt>
  40bc58:	stur	x0, [x29, #-24]
  40bc5c:	ldur	x0, [x29, #-24]
  40bc60:	ldr	w1, [sp, #28]
  40bc64:	bl	419248 <ferror@plt+0x174f8>
  40bc68:	ldur	x8, [x29, #-24]
  40bc6c:	ldr	w10, [sp, #24]
  40bc70:	strh	w10, [x8, #2]
  40bc74:	ldr	x8, [sp, #16]
  40bc78:	ldr	w11, [x8]
  40bc7c:	add	w11, w11, #0x1
  40bc80:	ldur	x9, [x29, #-24]
  40bc84:	str	w11, [x9, #8]
  40bc88:	ldur	x9, [x29, #-24]
  40bc8c:	ldr	w11, [x9, #8]
  40bc90:	mov	w2, w11
  40bc94:	mov	x0, x2
  40bc98:	ldr	x1, [sp, #32]
  40bc9c:	bl	401a60 <calloc@plt>
  40bca0:	stur	x0, [x29, #-16]
  40bca4:	ldur	x8, [x29, #-24]
  40bca8:	str	x0, [x8, #16]
  40bcac:	ldr	w10, [sp, #12]
  40bcb0:	stur	w10, [x29, #-4]
  40bcb4:	ldur	w8, [x29, #-4]
  40bcb8:	adrp	x9, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40bcbc:	add	x9, x9, #0x298
  40bcc0:	ldr	w10, [x9]
  40bcc4:	cmp	w8, w10
  40bcc8:	b.gt	40bd14 <ferror@plt+0x9fc4>
  40bccc:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40bcd0:	add	x8, x8, #0xab8
  40bcd4:	ldr	x8, [x8]
  40bcd8:	ldursw	x9, [x29, #-4]
  40bcdc:	add	x8, x8, x9
  40bce0:	ldrb	w10, [x8]
  40bce4:	mov	w11, wzr
  40bce8:	mov	w12, #0x1                   	// #1
  40bcec:	tst	w10, #0x1
  40bcf0:	csel	w10, w12, w11, ne  // ne = any
  40bcf4:	ldur	x8, [x29, #-16]
  40bcf8:	ldursw	x9, [x29, #-4]
  40bcfc:	add	x8, x8, x9
  40bd00:	strb	w10, [x8]
  40bd04:	ldur	w8, [x29, #-4]
  40bd08:	add	w8, w8, #0x1
  40bd0c:	stur	w8, [x29, #-4]
  40bd10:	b	40bcb4 <ferror@plt+0x9f64>
  40bd14:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40bd18:	add	x0, x0, #0x168
  40bd1c:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  40bd20:	add	x1, x1, #0x2f9
  40bd24:	adrp	x2, 427000 <ferror@plt+0x252b0>
  40bd28:	add	x2, x2, #0xa59
  40bd2c:	bl	401f18 <ferror@plt+0x1c8>
  40bd30:	ldur	x8, [x29, #-24]
  40bd34:	mov	x0, x8
  40bd38:	ldp	x29, x30, [sp, #64]
  40bd3c:	add	sp, sp, #0x50
  40bd40:	ret
  40bd44:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40bd48:	add	x8, x8, #0x9e8
  40bd4c:	adrp	x9, 42a000 <ferror@plt+0x282b0>
  40bd50:	add	x9, x9, #0x345
  40bd54:	adrp	x10, 42a000 <ferror@plt+0x282b0>
  40bd58:	add	x10, x10, #0x375
  40bd5c:	ldrb	w11, [x8]
  40bd60:	tst	w11, #0x1
  40bd64:	csel	x0, x9, x10, ne  // ne = any
  40bd68:	ret
  40bd6c:	sub	sp, sp, #0x40
  40bd70:	stp	x29, x30, [sp, #48]
  40bd74:	add	x29, sp, #0x30
  40bd78:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40bd7c:	add	x8, x8, #0xae8
  40bd80:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40bd84:	add	x9, x9, #0x1a8
  40bd88:	adrp	x10, 462000 <ferror@plt+0x602b0>
  40bd8c:	add	x10, x10, #0xd08
  40bd90:	stur	w0, [x29, #-8]
  40bd94:	stur	x1, [x29, #-16]
  40bd98:	mov	x0, x8
  40bd9c:	str	x9, [sp, #8]
  40bda0:	str	x10, [sp]
  40bda4:	bl	4018d0 <_setjmp@plt>
  40bda8:	str	w0, [sp, #24]
  40bdac:	ldr	w11, [sp, #24]
  40bdb0:	cbz	w11, 40be54 <ferror@plt+0xa104>
  40bdb4:	ldr	x8, [sp]
  40bdb8:	ldr	x9, [x8]
  40bdbc:	cbz	x9, 40bdfc <ferror@plt+0xa0ac>
  40bdc0:	adrp	x8, 462000 <ferror@plt+0x602b0>
  40bdc4:	add	x8, x8, #0xe88
  40bdc8:	ldr	w9, [x8]
  40bdcc:	cbnz	w9, 40bdfc <ferror@plt+0xa0ac>
  40bdd0:	ldr	x8, [sp]
  40bdd4:	ldr	x0, [x8]
  40bdd8:	bl	401d50 <ferror@plt>
  40bddc:	cbnz	w0, 40bdfc <ferror@plt+0xa0ac>
  40bde0:	ldr	x8, [sp]
  40bde4:	ldr	x0, [x8]
  40bde8:	bl	401c00 <fflush@plt>
  40bdec:	ldr	x8, [sp]
  40bdf0:	ldr	x9, [x8]
  40bdf4:	mov	x0, x9
  40bdf8:	bl	4019b0 <fclose@plt>
  40bdfc:	add	x0, sp, #0x14
  40be00:	bl	401be0 <wait@plt>
  40be04:	cmp	w0, #0x0
  40be08:	cset	w8, le
  40be0c:	tbnz	w8, #0, 40be44 <ferror@plt+0xa0f4>
  40be10:	ldr	w8, [sp, #20]
  40be14:	and	w8, w8, #0x7f
  40be18:	cbnz	w8, 40be2c <ferror@plt+0xa0dc>
  40be1c:	ldr	w8, [sp, #20]
  40be20:	and	w8, w8, #0xff00
  40be24:	asr	w8, w8, #8
  40be28:	cbz	w8, 40be40 <ferror@plt+0xa0f0>
  40be2c:	ldr	w8, [sp, #24]
  40be30:	cmp	w8, #0x1
  40be34:	b.gt	40be40 <ferror@plt+0xa0f0>
  40be38:	mov	w8, #0x2                   	// #2
  40be3c:	str	w8, [sp, #24]
  40be40:	b	40bdfc <ferror@plt+0xa0ac>
  40be44:	ldr	w8, [sp, #24]
  40be48:	subs	w8, w8, #0x1
  40be4c:	stur	w8, [x29, #-4]
  40be50:	b	40bf64 <ferror@plt+0xa214>
  40be54:	ldur	w0, [x29, #-8]
  40be58:	ldur	x1, [x29, #-16]
  40be5c:	bl	40bf74 <ferror@plt+0xa224>
  40be60:	bl	40d124 <ferror@plt+0xb3d4>
  40be64:	bl	4111f8 <ferror@plt+0xf4a8>
  40be68:	bl	403e50 <ferror@plt+0x2100>
  40be6c:	mov	w8, #0x1                   	// #1
  40be70:	stur	w8, [x29, #-20]
  40be74:	ldur	w8, [x29, #-20]
  40be78:	adrp	x9, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40be7c:	add	x9, x9, #0x298
  40be80:	ldr	w10, [x9]
  40be84:	cmp	w8, w10
  40be88:	b.gt	40beec <ferror@plt+0xa19c>
  40be8c:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40be90:	add	x8, x8, #0xc60
  40be94:	ldr	x8, [x8]
  40be98:	ldursw	x9, [x29, #-20]
  40be9c:	ldr	w10, [x8, x9, lsl #2]
  40bea0:	cbnz	w10, 40bedc <ferror@plt+0xa18c>
  40bea4:	ldur	w8, [x29, #-20]
  40bea8:	ldr	x9, [sp, #8]
  40beac:	ldr	w10, [x9]
  40beb0:	cmp	w8, w10
  40beb4:	b.eq	40bedc <ferror@plt+0xa18c>  // b.none
  40beb8:	adrp	x0, 42a000 <ferror@plt+0x282b0>
  40bebc:	add	x0, x0, #0x637
  40bec0:	bl	401d10 <gettext@plt>
  40bec4:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40bec8:	add	x8, x8, #0x2c0
  40becc:	ldr	x8, [x8]
  40bed0:	ldursw	x9, [x29, #-20]
  40bed4:	ldr	w1, [x8, x9, lsl #2]
  40bed8:	bl	416658 <ferror@plt+0x14908>
  40bedc:	ldur	w8, [x29, #-20]
  40bee0:	add	w8, w8, #0x1
  40bee4:	stur	w8, [x29, #-20]
  40bee8:	b	40be74 <ferror@plt+0xa124>
  40beec:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  40bef0:	add	x8, x8, #0x9ac
  40bef4:	ldr	w9, [x8]
  40bef8:	cbz	w9, 40bf50 <ferror@plt+0xa200>
  40befc:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40bf00:	add	x8, x8, #0xb20
  40bf04:	ldr	w9, [x8]
  40bf08:	cbnz	w9, 40bf50 <ferror@plt+0xa200>
  40bf0c:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40bf10:	add	x8, x8, #0xc60
  40bf14:	ldr	x8, [x8]
  40bf18:	ldr	x9, [sp, #8]
  40bf1c:	ldrsw	x10, [x9]
  40bf20:	ldr	w11, [x8, x10, lsl #2]
  40bf24:	cbz	w11, 40bf50 <ferror@plt+0xa200>
  40bf28:	adrp	x0, 42a000 <ferror@plt+0x282b0>
  40bf2c:	add	x0, x0, #0x64e
  40bf30:	bl	401d10 <gettext@plt>
  40bf34:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40bf38:	add	x8, x8, #0x2c0
  40bf3c:	ldr	x8, [x8]
  40bf40:	ldr	x9, [sp, #8]
  40bf44:	ldrsw	x10, [x9]
  40bf48:	ldr	w1, [x8, x10, lsl #2]
  40bf4c:	bl	416658 <ferror@plt+0x14908>
  40bf50:	bl	409e0c <ferror@plt+0x80bc>
  40bf54:	mov	w8, wzr
  40bf58:	mov	w0, w8
  40bf5c:	bl	40da30 <ferror@plt+0xbce0>
  40bf60:	stur	wzr, [x29, #-4]
  40bf64:	ldur	w0, [x29, #-4]
  40bf68:	ldp	x29, x30, [sp, #48]
  40bf6c:	add	sp, sp, #0x40
  40bf70:	ret
  40bf74:	stp	x29, x30, [sp, #-96]!
  40bf78:	stp	x28, x27, [sp, #16]
  40bf7c:	stp	x26, x25, [sp, #32]
  40bf80:	stp	x24, x23, [sp, #48]
  40bf84:	stp	x22, x21, [sp, #64]
  40bf88:	stp	x20, x19, [sp, #80]
  40bf8c:	mov	x29, sp
  40bf90:	sub	sp, sp, #0x280
  40bf94:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  40bf98:	add	x8, x8, #0x9ac
  40bf9c:	adrp	x9, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40bfa0:	add	x9, x9, #0x2c8
  40bfa4:	adrp	x10, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40bfa8:	add	x10, x10, #0xfb8
  40bfac:	adrp	x11, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40bfb0:	add	x11, x11, #0xfbc
  40bfb4:	adrp	x12, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40bfb8:	add	x12, x12, #0x9dc
  40bfbc:	adrp	x13, 467000 <stdin@@GLIBC_2.17+0x42f0>
  40bfc0:	add	x13, x13, #0x574
  40bfc4:	adrp	x14, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40bfc8:	add	x14, x14, #0x2a8
  40bfcc:	adrp	x15, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40bfd0:	add	x15, x15, #0xc38
  40bfd4:	adrp	x16, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40bfd8:	add	x16, x16, #0xc88
  40bfdc:	adrp	x17, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40bfe0:	add	x17, x17, #0xa44
  40bfe4:	adrp	x18, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40bfe8:	add	x18, x18, #0xa40
  40bfec:	adrp	x2, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40bff0:	add	x2, x2, #0xfb4
  40bff4:	adrp	x3, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40bff8:	add	x3, x3, #0xaac
  40bffc:	adrp	x4, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40c000:	add	x4, x4, #0xaa4
  40c004:	adrp	x5, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40c008:	add	x5, x5, #0xaa4
  40c00c:	adrp	x6, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40c010:	add	x6, x6, #0xad0
  40c014:	adrp	x7, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40c018:	add	x7, x7, #0xb20
  40c01c:	adrp	x19, 467000 <stdin@@GLIBC_2.17+0x42f0>
  40c020:	add	x19, x19, #0x598
  40c024:	adrp	x20, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40c028:	add	x20, x20, #0xa88
  40c02c:	adrp	x21, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40c030:	add	x21, x21, #0xa30
  40c034:	mov	w22, #0xffffffff            	// #-1
  40c038:	adrp	x23, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40c03c:	add	x23, x23, #0x2b0
  40c040:	adrp	x24, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40c044:	add	x24, x24, #0x2a8
  40c048:	adrp	x25, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40c04c:	add	x25, x25, #0xc20
  40c050:	adrp	x26, 467000 <stdin@@GLIBC_2.17+0x42f0>
  40c054:	add	x26, x26, #0x590
  40c058:	mov	w27, #0x1                   	// #1
  40c05c:	adrp	x28, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40c060:	add	x28, x28, #0x2ac
  40c064:	adrp	x30, 467000 <stdin@@GLIBC_2.17+0x42f0>
  40c068:	add	x30, x30, #0x588
  40c06c:	stur	x8, [x29, #-96]
  40c070:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40c074:	add	x8, x8, #0xc7c
  40c078:	stur	x8, [x29, #-104]
  40c07c:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40c080:	add	x8, x8, #0xaa0
  40c084:	stur	x8, [x29, #-112]
  40c088:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40c08c:	add	x8, x8, #0x9e4
  40c090:	stur	x8, [x29, #-120]
  40c094:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40c098:	add	x8, x8, #0xc84
  40c09c:	stur	x8, [x29, #-128]
  40c0a0:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  40c0a4:	add	x8, x8, #0x58c
  40c0a8:	stur	x8, [x29, #-136]
  40c0ac:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40c0b0:	add	x8, x8, #0xc40
  40c0b4:	stur	x8, [x29, #-144]
  40c0b8:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40c0bc:	add	x8, x8, #0xc68
  40c0c0:	stur	x8, [x29, #-152]
  40c0c4:	adrp	x8, 42a000 <ferror@plt+0x282b0>
  40c0c8:	add	x8, x8, #0xb5b
  40c0cc:	stur	x8, [x29, #-160]
  40c0d0:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40c0d4:	add	x8, x8, #0x278
  40c0d8:	stur	x8, [x29, #-168]
  40c0dc:	mov	x8, xzr
  40c0e0:	stur	x8, [x29, #-176]
  40c0e4:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40c0e8:	add	x8, x8, #0xa78
  40c0ec:	stur	x8, [x29, #-184]
  40c0f0:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40c0f4:	add	x8, x8, #0xab8
  40c0f8:	stur	x8, [x29, #-192]
  40c0fc:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40c100:	add	x8, x8, #0xc44
  40c104:	stur	x8, [x29, #-200]
  40c108:	mov	w8, #0x0                   	// #0
  40c10c:	stur	w8, [x29, #-204]
  40c110:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40c114:	add	x8, x8, #0xac0
  40c118:	stur	x8, [x29, #-216]
  40c11c:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40c120:	add	x8, x8, #0xc4c
  40c124:	stur	x8, [x29, #-224]
  40c128:	mov	w8, #0x1                   	// #1
  40c12c:	stur	w8, [x29, #-228]
  40c130:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40c134:	add	x8, x8, #0x9e8
  40c138:	stur	x8, [x29, #-240]
  40c13c:	adrp	x8, 462000 <ferror@plt+0x602b0>
  40c140:	add	x8, x8, #0xe80
  40c144:	stur	x8, [x29, #-248]
  40c148:	adrp	x8, 462000 <ferror@plt+0x602b0>
  40c14c:	add	x8, x8, #0xe78
  40c150:	stur	x8, [x29, #-256]
  40c154:	mov	w8, #0x800                 	// #2048
  40c158:	str	w8, [sp, #380]
  40c15c:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40c160:	add	x8, x8, #0xc3c
  40c164:	str	x8, [sp, #368]
  40c168:	mov	x8, #0x1                   	// #1
  40c16c:	str	x8, [sp, #360]
  40c170:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40c174:	add	x8, x8, #0x290
  40c178:	str	x8, [sp, #352]
  40c17c:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40c180:	add	x8, x8, #0x2b8
  40c184:	str	x8, [sp, #344]
  40c188:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40c18c:	add	x8, x8, #0xac0
  40c190:	str	x8, [sp, #336]
  40c194:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40c198:	add	x8, x8, #0xb14
  40c19c:	str	x8, [sp, #328]
  40c1a0:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40c1a4:	add	x8, x8, #0xc70
  40c1a8:	str	x8, [sp, #320]
  40c1ac:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40c1b0:	add	x8, x8, #0x148
  40c1b4:	str	w0, [sp, #316]
  40c1b8:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40c1bc:	add	x0, x0, #0x128
  40c1c0:	str	x8, [sp, #304]
  40c1c4:	mov	x8, #0x8                   	// #8
  40c1c8:	str	x0, [sp, #296]
  40c1cc:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40c1d0:	add	x0, x0, #0x168
  40c1d4:	str	x0, [sp, #288]
  40c1d8:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40c1dc:	add	x0, x0, #0x188
  40c1e0:	str	x8, [sp, #280]
  40c1e4:	adrp	x8, 42a000 <ferror@plt+0x282b0>
  40c1e8:	add	x8, x8, #0x5d8
  40c1ec:	str	x8, [sp, #272]
  40c1f0:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40c1f4:	add	x8, x8, #0x108
  40c1f8:	str	x2, [sp, #264]
  40c1fc:	mov	w2, #0x2                   	// #2
  40c200:	str	x8, [sp, #256]
  40c204:	adrp	x8, 45a000 <ferror@plt+0x582b0>
  40c208:	add	x8, x8, #0x290
  40c20c:	str	x8, [sp, #248]
  40c210:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40c214:	add	x8, x8, #0xae8
  40c218:	str	x1, [sp, #240]
  40c21c:	sub	x1, x29, #0x50
  40c220:	str	x8, [sp, #232]
  40c224:	ldr	w8, [sp, #316]
  40c228:	stur	w8, [x29, #-12]
  40c22c:	ldr	x8, [sp, #240]
  40c230:	stur	x8, [x29, #-24]
  40c234:	ldur	x8, [x29, #-96]
  40c238:	str	wzr, [x8]
  40c23c:	str	wzr, [x9]
  40c240:	str	wzr, [x10]
  40c244:	str	wzr, [x11]
  40c248:	str	wzr, [x12]
  40c24c:	str	wzr, [x13]
  40c250:	str	wzr, [x14]
  40c254:	str	wzr, [x15]
  40c258:	str	wzr, [x16]
  40c25c:	str	wzr, [x17]
  40c260:	str	wzr, [x18]
  40c264:	ldr	x9, [sp, #264]
  40c268:	str	wzr, [x9]
  40c26c:	str	wzr, [x3]
  40c270:	str	wzr, [x4]
  40c274:	str	wzr, [x5]
  40c278:	str	wzr, [x6]
  40c27c:	str	wzr, [x7]
  40c280:	str	wzr, [x19]
  40c284:	str	wzr, [x20]
  40c288:	str	wzr, [x21]
  40c28c:	str	w22, [x23]
  40c290:	str	w22, [x24]
  40c294:	str	w22, [x25]
  40c298:	str	w22, [x26]
  40c29c:	str	w27, [x28]
  40c2a0:	str	w27, [x30]
  40c2a4:	ldur	x10, [x29, #-104]
  40c2a8:	str	w27, [x10]
  40c2ac:	ldur	x11, [x29, #-112]
  40c2b0:	str	w27, [x11]
  40c2b4:	ldur	x14, [x29, #-120]
  40c2b8:	str	wzr, [x14]
  40c2bc:	ldur	x16, [x29, #-128]
  40c2c0:	str	wzr, [x16]
  40c2c4:	ldur	x17, [x29, #-136]
  40c2c8:	str	wzr, [x17]
  40c2cc:	ldur	x18, [x29, #-144]
  40c2d0:	str	wzr, [x18]
  40c2d4:	ldur	x7, [x29, #-152]
  40c2d8:	str	wzr, [x7]
  40c2dc:	ldur	x19, [x29, #-160]
  40c2e0:	ldur	x22, [x29, #-168]
  40c2e4:	str	x19, [x22]
  40c2e8:	ldur	x27, [x29, #-176]
  40c2ec:	ldur	x8, [x29, #-184]
  40c2f0:	str	x27, [x8]
  40c2f4:	ldur	x8, [x29, #-192]
  40c2f8:	str	wzr, [x8]
  40c2fc:	ldur	x8, [x29, #-200]
  40c300:	str	wzr, [x8]
  40c304:	ldur	w8, [x29, #-204]
  40c308:	ldur	x9, [x29, #-216]
  40c30c:	strb	w8, [x9]
  40c310:	ldur	x9, [x29, #-224]
  40c314:	strb	w8, [x9]
  40c318:	ldur	w8, [x29, #-228]
  40c31c:	ldur	x9, [x29, #-240]
  40c320:	strb	w8, [x9]
  40c324:	ldur	x8, [x29, #-248]
  40c328:	str	x27, [x8]
  40c32c:	ldur	x8, [x29, #-256]
  40c330:	str	x27, [x8]
  40c334:	stur	wzr, [x29, #-32]
  40c338:	ldr	w8, [sp, #380]
  40c33c:	ldr	x9, [sp, #368]
  40c340:	str	w8, [x9]
  40c344:	ldr	w8, [x9]
  40c348:	str	x0, [sp, #224]
  40c34c:	mov	w0, w8
  40c350:	ldr	x8, [sp, #360]
  40c354:	str	x1, [sp, #216]
  40c358:	mov	x1, x8
  40c35c:	str	x12, [sp, #208]
  40c360:	str	x13, [sp, #200]
  40c364:	str	x15, [sp, #192]
  40c368:	str	x3, [sp, #184]
  40c36c:	str	x4, [sp, #176]
  40c370:	str	x5, [sp, #168]
  40c374:	str	x6, [sp, #160]
  40c378:	str	x20, [sp, #152]
  40c37c:	str	x21, [sp, #144]
  40c380:	str	x23, [sp, #136]
  40c384:	str	x24, [sp, #128]
  40c388:	str	x25, [sp, #120]
  40c38c:	str	x26, [sp, #112]
  40c390:	str	x28, [sp, #104]
  40c394:	str	x30, [sp, #96]
  40c398:	str	w2, [sp, #92]
  40c39c:	bl	41018c <ferror@plt+0xe43c>
  40c3a0:	ldr	x8, [sp, #352]
  40c3a4:	str	x0, [x8]
  40c3a8:	ldr	x9, [sp, #344]
  40c3ac:	str	wzr, [x9]
  40c3b0:	ldr	x10, [sp, #336]
  40c3b4:	str	wzr, [x10]
  40c3b8:	ldr	x11, [sp, #328]
  40c3bc:	str	wzr, [x11]
  40c3c0:	ldr	x12, [sp, #320]
  40c3c4:	str	wzr, [x12]
  40c3c8:	ldr	x13, [x8]
  40c3cc:	ldur	w2, [x29, #-204]
  40c3d0:	strb	w2, [x13]
  40c3d4:	ldr	x0, [sp, #304]
  40c3d8:	ldr	x1, [sp, #360]
  40c3dc:	bl	40261c <ferror@plt+0x8cc>
  40c3e0:	ldr	x0, [sp, #296]
  40c3e4:	ldr	x1, [sp, #280]
  40c3e8:	bl	40261c <ferror@plt+0x8cc>
  40c3ec:	ldr	x0, [sp, #288]
  40c3f0:	ldr	x1, [sp, #360]
  40c3f4:	bl	40261c <ferror@plt+0x8cc>
  40c3f8:	ldr	x0, [sp, #224]
  40c3fc:	ldr	x1, [sp, #360]
  40c400:	bl	40261c <ferror@plt+0x8cc>
  40c404:	ldr	x8, [sp, #272]
  40c408:	ldr	q0, [x8]
  40c40c:	stur	q0, [x29, #-80]
  40c410:	ldr	x0, [sp, #256]
  40c414:	ldr	x1, [sp, #280]
  40c418:	bl	40261c <ferror@plt+0x8cc>
  40c41c:	ldr	x0, [sp, #256]
  40c420:	ldr	x1, [sp, #216]
  40c424:	ldr	w2, [sp, #92]
  40c428:	bl	4021e4 <ferror@plt+0x494>
  40c42c:	bl	416c2c <ferror@plt+0x14edc>
  40c430:	bl	41671c <ferror@plt+0x149cc>
  40c434:	ldur	x8, [x29, #-24]
  40c438:	ldr	x8, [x8]
  40c43c:	mov	x0, x8
  40c440:	bl	401a70 <__xpg_basename@plt>
  40c444:	ldr	x8, [sp, #248]
  40c448:	str	x0, [x8]
  40c44c:	ldr	x9, [x8]
  40c450:	cbz	x9, 40c488 <ferror@plt+0xa738>
  40c454:	ldr	x8, [sp, #248]
  40c458:	ldr	x9, [x8]
  40c45c:	ldr	x0, [x8]
  40c460:	str	x9, [sp, #80]
  40c464:	bl	4018a0 <strlen@plt>
  40c468:	subs	x8, x0, #0x1
  40c46c:	ldr	x9, [sp, #80]
  40c470:	ldrb	w10, [x9, x8]
  40c474:	cmp	w10, #0x2b
  40c478:	b.ne	40c488 <ferror@plt+0xa738>  // b.any
  40c47c:	mov	w8, #0x1                   	// #1
  40c480:	ldr	x9, [sp, #192]
  40c484:	str	w8, [x9]
  40c488:	ldur	w1, [x29, #-12]
  40c48c:	ldur	x2, [x29, #-24]
  40c490:	adrp	x0, 45a000 <ferror@plt+0x582b0>
  40c494:	add	x0, x0, #0x300
  40c498:	mov	w8, wzr
  40c49c:	mov	w3, w8
  40c4a0:	bl	416cb0 <ferror@plt+0x14f60>
  40c4a4:	stur	x0, [x29, #-56]
  40c4a8:	ldur	x9, [x29, #-56]
  40c4ac:	cbnz	x9, 40c4f4 <ferror@plt+0xa7a4>
  40c4b0:	adrp	x8, 462000 <ferror@plt+0x602b0>
  40c4b4:	add	x8, x8, #0xd00
  40c4b8:	ldr	x0, [x8]
  40c4bc:	adrp	x8, 42a000 <ferror@plt+0x282b0>
  40c4c0:	add	x8, x8, #0xee2
  40c4c4:	str	x0, [sp, #72]
  40c4c8:	mov	x0, x8
  40c4cc:	bl	401d10 <gettext@plt>
  40c4d0:	ldr	x8, [sp, #72]
  40c4d4:	str	x0, [sp, #64]
  40c4d8:	mov	x0, x8
  40c4dc:	ldr	x1, [sp, #64]
  40c4e0:	bl	401d20 <fprintf@plt>
  40c4e4:	ldr	x8, [sp, #232]
  40c4e8:	mov	x0, x8
  40c4ec:	mov	w1, #0x2                   	// #2
  40c4f0:	bl	401c60 <longjmp@plt>
  40c4f4:	ldur	x0, [x29, #-56]
  40c4f8:	sub	x1, x29, #0x30
  40c4fc:	sub	x2, x29, #0x28
  40c500:	bl	417f34 <ferror@plt+0x161e4>
  40c504:	stur	w0, [x29, #-36]
  40c508:	cbz	w0, 40cf00 <ferror@plt+0xb1b0>
  40c50c:	ldur	w8, [x29, #-36]
  40c510:	cmp	w8, #0x0
  40c514:	cset	w8, ge  // ge = tcont
  40c518:	tbnz	w8, #0, 40c568 <ferror@plt+0xa818>
  40c51c:	adrp	x8, 462000 <ferror@plt+0x602b0>
  40c520:	add	x8, x8, #0xd00
  40c524:	ldr	x0, [x8]
  40c528:	adrp	x8, 42a000 <ferror@plt+0x282b0>
  40c52c:	add	x8, x8, #0xf0b
  40c530:	str	x0, [sp, #56]
  40c534:	mov	x0, x8
  40c538:	bl	401d10 <gettext@plt>
  40c53c:	ldr	x8, [sp, #248]
  40c540:	ldr	x2, [x8]
  40c544:	ldr	x9, [sp, #56]
  40c548:	str	x0, [sp, #48]
  40c54c:	mov	x0, x9
  40c550:	ldr	x1, [sp, #48]
  40c554:	bl	401d20 <fprintf@plt>
  40c558:	ldr	x8, [sp, #232]
  40c55c:	mov	x0, x8
  40c560:	mov	w1, #0x2                   	// #2
  40c564:	bl	401c60 <longjmp@plt>
  40c568:	ldur	w8, [x29, #-36]
  40c56c:	subs	w8, w8, #0x1
  40c570:	mov	w9, w8
  40c574:	ubfx	x9, x9, #0, #32
  40c578:	cmp	x9, #0x56
  40c57c:	str	x9, [sp, #40]
  40c580:	b.hi	40cefc <ferror@plt+0xb1ac>  // b.pmore
  40c584:	adrp	x8, 42a000 <ferror@plt+0x282b0>
  40c588:	add	x8, x8, #0x3a0
  40c58c:	ldr	x11, [sp, #40]
  40c590:	ldrsw	x10, [x8, x11, lsl #2]
  40c594:	add	x9, x8, x10
  40c598:	br	x9
  40c59c:	mov	w8, #0x1                   	// #1
  40c5a0:	ldr	x9, [sp, #192]
  40c5a4:	str	w8, [x9]
  40c5a8:	b	40cefc <ferror@plt+0xb1ac>
  40c5ac:	ldr	x8, [sp, #112]
  40c5b0:	str	wzr, [x8]
  40c5b4:	b	40cefc <ferror@plt+0xb1ac>
  40c5b8:	mov	w8, #0x1                   	// #1
  40c5bc:	adrp	x9, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40c5c0:	add	x9, x9, #0x2a8
  40c5c4:	str	w8, [x9]
  40c5c8:	b	40cefc <ferror@plt+0xb1ac>
  40c5cc:	b	40cefc <ferror@plt+0xb1ac>
  40c5d0:	ldur	w8, [x29, #-32]
  40c5d4:	cbnz	w8, 40c5f8 <ferror@plt+0xa8a8>
  40c5d8:	ldr	x8, [sp, #104]
  40c5dc:	str	wzr, [x8]
  40c5e0:	ldr	x9, [sp, #96]
  40c5e4:	str	wzr, [x9]
  40c5e8:	ldr	x10, [sp, #208]
  40c5ec:	str	wzr, [x10]
  40c5f0:	mov	w11, #0x1                   	// #1
  40c5f4:	stur	w11, [x29, #-32]
  40c5f8:	stur	wzr, [x29, #-28]
  40c5fc:	ldur	x8, [x29, #-48]
  40c600:	mov	w9, #0x0                   	// #0
  40c604:	str	w9, [sp, #36]
  40c608:	cbz	x8, 40c624 <ferror@plt+0xa8d4>
  40c60c:	ldur	x8, [x29, #-48]
  40c610:	ldursw	x9, [x29, #-28]
  40c614:	ldrb	w10, [x8, x9]
  40c618:	cmp	w10, #0x0
  40c61c:	cset	w10, ne  // ne = any
  40c620:	str	w10, [sp, #36]
  40c624:	ldr	w8, [sp, #36]
  40c628:	tbnz	w8, #0, 40c630 <ferror@plt+0xa8e0>
  40c62c:	b	40c6f8 <ferror@plt+0xa9a8>
  40c630:	ldur	x8, [x29, #-48]
  40c634:	ldursw	x9, [x29, #-28]
  40c638:	ldrb	w10, [x8, x9]
  40c63c:	subs	w10, w10, #0x46
  40c640:	mov	w8, w10
  40c644:	ubfx	x8, x8, #0, #32
  40c648:	cmp	x8, #0x2c
  40c64c:	str	x8, [sp, #24]
  40c650:	b.hi	40c6cc <ferror@plt+0xa97c>  // b.pmore
  40c654:	adrp	x8, 42a000 <ferror@plt+0x282b0>
  40c658:	add	x8, x8, #0x4fc
  40c65c:	ldr	x11, [sp, #24]
  40c660:	ldrsw	x10, [x8, x11, lsl #2]
  40c664:	add	x9, x8, x10
  40c668:	br	x9
  40c66c:	mov	w8, #0x1                   	// #1
  40c670:	ldr	x9, [sp, #176]
  40c674:	str	w8, [x9]
  40c678:	b	40c6e8 <ferror@plt+0xa998>
  40c67c:	mov	w8, #0x1                   	// #1
  40c680:	ldr	x9, [sp, #104]
  40c684:	str	w8, [x9]
  40c688:	b	40c6e8 <ferror@plt+0xa998>
  40c68c:	mov	w8, #0x1                   	// #1
  40c690:	ldr	x9, [sp, #168]
  40c694:	str	w8, [x9]
  40c698:	b	40c6e8 <ferror@plt+0xa998>
  40c69c:	mov	w8, #0x1                   	// #1
  40c6a0:	ldr	x9, [sp, #208]
  40c6a4:	str	w8, [x9]
  40c6a8:	b	40c6e8 <ferror@plt+0xa998>
  40c6ac:	mov	w8, #0x1                   	// #1
  40c6b0:	ldr	x9, [sp, #96]
  40c6b4:	str	w8, [x9]
  40c6b8:	b	40c6e8 <ferror@plt+0xa998>
  40c6bc:	mov	w8, #0x1                   	// #1
  40c6c0:	ldur	x9, [x29, #-200]
  40c6c4:	str	w8, [x9]
  40c6c8:	b	40c6e8 <ferror@plt+0xa998>
  40c6cc:	adrp	x0, 42a000 <ferror@plt+0x282b0>
  40c6d0:	add	x0, x0, #0xf32
  40c6d4:	bl	401d10 <gettext@plt>
  40c6d8:	ldur	x8, [x29, #-48]
  40c6dc:	ldursw	x9, [x29, #-28]
  40c6e0:	ldrb	w1, [x8, x9]
  40c6e4:	bl	410418 <ferror@plt+0xe6c8>
  40c6e8:	ldur	w8, [x29, #-28]
  40c6ec:	add	w8, w8, #0x1
  40c6f0:	stur	w8, [x29, #-28]
  40c6f4:	b	40c5fc <ferror@plt+0xa8ac>
  40c6f8:	b	40cefc <ferror@plt+0xb1ac>
  40c6fc:	mov	w8, #0x1                   	// #1
  40c700:	ldr	x9, [sp, #200]
  40c704:	str	w8, [x9]
  40c708:	b	40cefc <ferror@plt+0xb1ac>
  40c70c:	ldr	x8, [sp, #200]
  40c710:	str	wzr, [x8]
  40c714:	b	40cefc <ferror@plt+0xb1ac>
  40c718:	ldr	x8, [sp, #96]
  40c71c:	str	wzr, [x8]
  40c720:	ldr	x9, [sp, #104]
  40c724:	str	wzr, [x9]
  40c728:	mov	w10, #0x1                   	// #1
  40c72c:	ldr	x11, [sp, #208]
  40c730:	str	w10, [x11]
  40c734:	ldur	x12, [x29, #-200]
  40c738:	str	w10, [x12]
  40c73c:	b	40cefc <ferror@plt+0xb1ac>
  40c740:	ldr	x8, [sp, #96]
  40c744:	str	wzr, [x8]
  40c748:	ldr	x9, [sp, #104]
  40c74c:	str	wzr, [x9]
  40c750:	mov	w10, #0x1                   	// #1
  40c754:	ldr	x11, [sp, #168]
  40c758:	str	w10, [x11]
  40c75c:	ldur	x12, [x29, #-200]
  40c760:	str	w10, [x12]
  40c764:	b	40cefc <ferror@plt+0xb1ac>
  40c768:	bl	40f7ec <ferror@plt+0xda9c>
  40c76c:	ldr	x0, [sp, #232]
  40c770:	mov	w1, #0x1                   	// #1
  40c774:	bl	401c60 <longjmp@plt>
  40c778:	mov	w8, #0x1                   	// #1
  40c77c:	ldr	x9, [sp, #112]
  40c780:	str	w8, [x9]
  40c784:	b	40cefc <ferror@plt+0xb1ac>
  40c788:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x2f0>
  40c78c:	add	x8, x8, #0x6c8
  40c790:	ldr	x8, [x8]
  40c794:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x2f0>
  40c798:	add	x9, x9, #0x6d0
  40c79c:	ldr	x9, [x9]
  40c7a0:	mov	x10, #0x4                   	// #4
  40c7a4:	mul	x9, x10, x9
  40c7a8:	add	x8, x8, x9
  40c7ac:	ldr	w11, [x8]
  40c7b0:	orr	w11, w11, #0x1
  40c7b4:	str	w11, [x8]
  40c7b8:	b	40cefc <ferror@plt+0xb1ac>
  40c7bc:	mov	w8, #0x1                   	// #1
  40c7c0:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40c7c4:	add	x9, x9, #0xa44
  40c7c8:	str	w8, [x9]
  40c7cc:	b	40cefc <ferror@plt+0xb1ac>
  40c7d0:	mov	w8, #0x1                   	// #1
  40c7d4:	adrp	x9, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40c7d8:	add	x9, x9, #0xc88
  40c7dc:	str	w8, [x9]
  40c7e0:	b	40cefc <ferror@plt+0xb1ac>
  40c7e4:	ldur	x0, [x29, #-48]
  40c7e8:	mov	x8, xzr
  40c7ec:	mov	x1, x8
  40c7f0:	mov	w9, wzr
  40c7f4:	mov	w2, w9
  40c7f8:	bl	401b60 <strtol@plt>
  40c7fc:	adrp	x8, 45a000 <ferror@plt+0x582b0>
  40c800:	add	x8, x8, #0x2a8
  40c804:	str	w0, [x8]
  40c808:	b	40cefc <ferror@plt+0xb1ac>
  40c80c:	ldr	x0, [sp, #304]
  40c810:	adrp	x1, 449000 <ferror@plt+0x472b0>
  40c814:	add	x1, x1, #0x5f7
  40c818:	adrp	x2, 431000 <ferror@plt+0x2f2b0>
  40c81c:	add	x2, x2, #0x12
  40c820:	bl	4023c8 <ferror@plt+0x678>
  40c824:	ldur	x8, [x29, #-112]
  40c828:	str	wzr, [x8]
  40c82c:	b	40cefc <ferror@plt+0xb1ac>
  40c830:	ldr	x0, [sp, #304]
  40c834:	adrp	x1, 449000 <ferror@plt+0x472b0>
  40c838:	add	x1, x1, #0x5f7
  40c83c:	adrp	x2, 43e000 <ferror@plt+0x3c2b0>
  40c840:	add	x2, x2, #0xf64
  40c844:	bl	4023c8 <ferror@plt+0x678>
  40c848:	b	40cefc <ferror@plt+0xb1ac>
  40c84c:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40c850:	add	x8, x8, #0xc7c
  40c854:	str	wzr, [x8]
  40c858:	b	40cefc <ferror@plt+0xb1ac>
  40c85c:	ldur	x8, [x29, #-48]
  40c860:	adrp	x9, 462000 <ferror@plt+0x602b0>
  40c864:	add	x9, x9, #0xe60
  40c868:	str	x8, [x9]
  40c86c:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40c870:	add	x8, x8, #0xc68
  40c874:	mov	w10, #0x1                   	// #1
  40c878:	str	w10, [x8]
  40c87c:	b	40cefc <ferror@plt+0xb1ac>
  40c880:	ldur	x8, [x29, #-48]
  40c884:	adrp	x9, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40c888:	add	x9, x9, #0x278
  40c88c:	str	x8, [x9]
  40c890:	b	40cefc <ferror@plt+0xb1ac>
  40c894:	ldur	x8, [x29, #-144]
  40c898:	ldr	w9, [x8]
  40c89c:	add	w9, w9, #0x1
  40c8a0:	str	w9, [x8]
  40c8a4:	b	40cefc <ferror@plt+0xb1ac>
  40c8a8:	mov	w8, #0x1                   	// #1
  40c8ac:	ldur	x9, [x29, #-128]
  40c8b0:	str	w8, [x9]
  40c8b4:	b	40cefc <ferror@plt+0xb1ac>
  40c8b8:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40c8bc:	add	x8, x8, #0x9e4
  40c8c0:	mov	w9, #0x1                   	// #1
  40c8c4:	str	w9, [x8]
  40c8c8:	ldur	x8, [x29, #-128]
  40c8cc:	str	w9, [x8]
  40c8d0:	b	40cefc <ferror@plt+0xb1ac>
  40c8d4:	mov	w8, #0x1                   	// #1
  40c8d8:	ldur	x9, [x29, #-136]
  40c8dc:	str	w8, [x9]
  40c8e0:	b	40cefc <ferror@plt+0xb1ac>
  40c8e4:	ldur	x8, [x29, #-136]
  40c8e8:	str	wzr, [x8]
  40c8ec:	b	40cefc <ferror@plt+0xb1ac>
  40c8f0:	ldur	x8, [x29, #-48]
  40c8f4:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x2f0>
  40c8f8:	add	x9, x9, #0x690
  40c8fc:	str	x8, [x9]
  40c900:	b	40cefc <ferror@plt+0xb1ac>
  40c904:	ldur	x8, [x29, #-96]
  40c908:	str	wzr, [x8]
  40c90c:	b	40cefc <ferror@plt+0xb1ac>
  40c910:	mov	w8, #0x1                   	// #1
  40c914:	ldur	x9, [x29, #-96]
  40c918:	str	w8, [x9]
  40c91c:	b	40cefc <ferror@plt+0xb1ac>
  40c920:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40c924:	add	x8, x8, #0xab8
  40c928:	mov	w9, #0x1                   	// #1
  40c92c:	str	w9, [x8]
  40c930:	b	40cefc <ferror@plt+0xb1ac>
  40c934:	ldr	x0, [sp, #256]
  40c938:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  40c93c:	add	x1, x1, #0xf49
  40c940:	mov	x8, xzr
  40c944:	mov	x2, x8
  40c948:	bl	402470 <ferror@plt+0x720>
  40c94c:	b	40cefc <ferror@plt+0xb1ac>
  40c950:	mov	w8, #0x1                   	// #1
  40c954:	adrp	x9, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40c958:	add	x9, x9, #0xc4c
  40c95c:	strb	w8, [x9]
  40c960:	ldur	x9, [x29, #-48]
  40c964:	adrp	x10, 462000 <ferror@plt+0x602b0>
  40c968:	add	x10, x10, #0xe78
  40c96c:	str	x9, [x10]
  40c970:	b	40cefc <ferror@plt+0xb1ac>
  40c974:	mov	w8, #0x1                   	// #1
  40c978:	adrp	x9, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40c97c:	add	x9, x9, #0xac0
  40c980:	strb	w8, [x9]
  40c984:	b	40cefc <ferror@plt+0xb1ac>
  40c988:	mov	w8, #0x1                   	// #1
  40c98c:	adrp	x9, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40c990:	add	x9, x9, #0x2c8
  40c994:	str	w8, [x9]
  40c998:	b	40cefc <ferror@plt+0xb1ac>
  40c99c:	mov	w8, #0x1                   	// #1
  40c9a0:	adrp	x9, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40c9a4:	add	x9, x9, #0xfbc
  40c9a8:	str	w8, [x9]
  40c9ac:	b	40cefc <ferror@plt+0xb1ac>
  40c9b0:	adrp	x0, 42a000 <ferror@plt+0x282b0>
  40c9b4:	add	x0, x0, #0xf5b
  40c9b8:	bl	401d10 <gettext@plt>
  40c9bc:	ldr	x8, [sp, #248]
  40c9c0:	ldr	x1, [x8]
  40c9c4:	adrp	x2, 45a000 <ferror@plt+0x582b0>
  40c9c8:	add	x2, x2, #0x2ac
  40c9cc:	bl	401ca0 <printf@plt>
  40c9d0:	ldr	x8, [sp, #232]
  40c9d4:	mov	x0, x8
  40c9d8:	mov	w1, #0x1                   	// #1
  40c9dc:	bl	401c60 <longjmp@plt>
  40c9e0:	ldr	x8, [sp, #184]
  40c9e4:	str	wzr, [x8]
  40c9e8:	b	40cefc <ferror@plt+0xb1ac>
  40c9ec:	mov	w8, #0x1                   	// #1
  40c9f0:	ldr	x9, [sp, #184]
  40c9f4:	str	w8, [x9]
  40c9f8:	b	40cefc <ferror@plt+0xb1ac>
  40c9fc:	mov	w8, #0x80                  	// #128
  40ca00:	ldr	x9, [sp, #120]
  40ca04:	str	w8, [x9]
  40ca08:	b	40cefc <ferror@plt+0xb1ac>
  40ca0c:	mov	w8, #0x100                 	// #256
  40ca10:	ldr	x9, [sp, #120]
  40ca14:	str	w8, [x9]
  40ca18:	b	40cefc <ferror@plt+0xb1ac>
  40ca1c:	mov	w8, #0x1                   	// #1
  40ca20:	ldr	x9, [sp, #176]
  40ca24:	str	w8, [x9]
  40ca28:	b	40cefc <ferror@plt+0xb1ac>
  40ca2c:	ldr	x8, [sp, #176]
  40ca30:	str	wzr, [x8]
  40ca34:	b	40cefc <ferror@plt+0xb1ac>
  40ca38:	ldr	x0, [sp, #256]
  40ca3c:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  40ca40:	add	x1, x1, #0xf62
  40ca44:	mov	x8, xzr
  40ca48:	mov	x2, x8
  40ca4c:	bl	402470 <ferror@plt+0x720>
  40ca50:	b	40cefc <ferror@plt+0xb1ac>
  40ca54:	ldr	x0, [sp, #256]
  40ca58:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  40ca5c:	add	x1, x1, #0xf7b
  40ca60:	mov	x8, xzr
  40ca64:	mov	x2, x8
  40ca68:	bl	402470 <ferror@plt+0x720>
  40ca6c:	b	40cefc <ferror@plt+0xb1ac>
  40ca70:	mov	w8, #0x1                   	// #1
  40ca74:	ldr	x9, [sp, #152]
  40ca78:	str	w8, [x9]
  40ca7c:	b	40cefc <ferror@plt+0xb1ac>
  40ca80:	ldr	x8, [sp, #152]
  40ca84:	str	wzr, [x8]
  40ca88:	b	40cefc <ferror@plt+0xb1ac>
  40ca8c:	mov	w8, #0x1                   	// #1
  40ca90:	ldr	x9, [sp, #104]
  40ca94:	str	w8, [x9]
  40ca98:	b	40cefc <ferror@plt+0xb1ac>
  40ca9c:	ldr	x8, [sp, #104]
  40caa0:	str	wzr, [x8]
  40caa4:	b	40cefc <ferror@plt+0xb1ac>
  40caa8:	ldur	x8, [x29, #-48]
  40caac:	adrp	x9, 462000 <ferror@plt+0x602b0>
  40cab0:	add	x9, x9, #0xe68
  40cab4:	str	x8, [x9]
  40cab8:	b	40cefc <ferror@plt+0xb1ac>
  40cabc:	mov	w8, #0x1                   	// #1
  40cac0:	ldr	x9, [sp, #96]
  40cac4:	str	w8, [x9]
  40cac8:	b	40cefc <ferror@plt+0xb1ac>
  40cacc:	ldr	x8, [sp, #96]
  40cad0:	str	wzr, [x8]
  40cad4:	b	40cefc <ferror@plt+0xb1ac>
  40cad8:	ldur	x8, [x29, #-48]
  40cadc:	stur	x8, [x29, #-88]
  40cae0:	ldur	x8, [x29, #-88]
  40cae4:	ldrb	w9, [x8]
  40cae8:	mov	w10, #0x0                   	// #0
  40caec:	str	w10, [sp, #20]
  40caf0:	cbz	w9, 40cb08 <ferror@plt+0xadb8>
  40caf4:	ldur	x8, [x29, #-88]
  40caf8:	ldrb	w9, [x8]
  40cafc:	cmp	w9, #0x3d
  40cb00:	cset	w9, ne  // ne = any
  40cb04:	str	w9, [sp, #20]
  40cb08:	ldr	w8, [sp, #20]
  40cb0c:	tbnz	w8, #0, 40cb14 <ferror@plt+0xadc4>
  40cb10:	b	40cb24 <ferror@plt+0xadd4>
  40cb14:	ldur	x8, [x29, #-88]
  40cb18:	add	x8, x8, #0x1
  40cb1c:	stur	x8, [x29, #-88]
  40cb20:	b	40cae0 <ferror@plt+0xad90>
  40cb24:	ldr	x0, [sp, #304]
  40cb28:	adrp	x1, 427000 <ferror@plt+0x252b0>
  40cb2c:	add	x1, x1, #0x8ce
  40cb30:	bl	401fbc <ferror@plt+0x26c>
  40cb34:	ldur	x8, [x29, #-88]
  40cb38:	ldrb	w9, [x8]
  40cb3c:	cbnz	w9, 40cb64 <ferror@plt+0xae14>
  40cb40:	ldur	x1, [x29, #-48]
  40cb44:	ldr	x0, [sp, #304]
  40cb48:	bl	401fbc <ferror@plt+0x26c>
  40cb4c:	ldr	x8, [sp, #304]
  40cb50:	mov	x0, x8
  40cb54:	adrp	x1, 427000 <ferror@plt+0x252b0>
  40cb58:	add	x1, x1, #0xd49
  40cb5c:	bl	401fbc <ferror@plt+0x26c>
  40cb60:	b	40cbbc <ferror@plt+0xae6c>
  40cb64:	ldur	x1, [x29, #-48]
  40cb68:	ldur	x8, [x29, #-88]
  40cb6c:	ldur	x9, [x29, #-48]
  40cb70:	subs	x8, x8, x9
  40cb74:	ldr	x0, [sp, #304]
  40cb78:	mov	w2, w8
  40cb7c:	bl	402378 <ferror@plt+0x628>
  40cb80:	ldr	x9, [sp, #304]
  40cb84:	mov	x0, x9
  40cb88:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  40cb8c:	add	x1, x1, #0x2f7
  40cb90:	bl	401fbc <ferror@plt+0x26c>
  40cb94:	ldur	x9, [x29, #-88]
  40cb98:	add	x1, x9, #0x1
  40cb9c:	ldr	x9, [sp, #304]
  40cba0:	mov	x0, x9
  40cba4:	bl	401fbc <ferror@plt+0x26c>
  40cba8:	ldr	x9, [sp, #304]
  40cbac:	mov	x0, x9
  40cbb0:	adrp	x1, 427000 <ferror@plt+0x252b0>
  40cbb4:	add	x1, x1, #0xd63
  40cbb8:	bl	401fbc <ferror@plt+0x26c>
  40cbbc:	b	40cefc <ferror@plt+0xb1ac>
  40cbc0:	mov	w8, #0x1                   	// #1
  40cbc4:	ldur	x9, [x29, #-200]
  40cbc8:	str	w8, [x9]
  40cbcc:	b	40cefc <ferror@plt+0xb1ac>
  40cbd0:	ldr	x0, [sp, #256]
  40cbd4:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  40cbd8:	add	x1, x1, #0xf93
  40cbdc:	mov	x8, xzr
  40cbe0:	mov	x2, x8
  40cbe4:	bl	402470 <ferror@plt+0x720>
  40cbe8:	b	40cefc <ferror@plt+0xb1ac>
  40cbec:	mov	w8, #0x1                   	// #1
  40cbf0:	ldr	x9, [sp, #160]
  40cbf4:	str	w8, [x9]
  40cbf8:	b	40cefc <ferror@plt+0xb1ac>
  40cbfc:	ldr	x8, [sp, #160]
  40cc00:	str	wzr, [x8]
  40cc04:	b	40cefc <ferror@plt+0xb1ac>
  40cc08:	ldur	x8, [x29, #-48]
  40cc0c:	adrp	x9, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40cc10:	add	x9, x9, #0xa78
  40cc14:	str	x8, [x9]
  40cc18:	b	40cefc <ferror@plt+0xb1ac>
  40cc1c:	mov	w8, #0x1                   	// #1
  40cc20:	ldr	x9, [sp, #144]
  40cc24:	str	w8, [x9]
  40cc28:	b	40cefc <ferror@plt+0xb1ac>
  40cc2c:	ldr	x8, [sp, #144]
  40cc30:	str	wzr, [x8]
  40cc34:	b	40cefc <ferror@plt+0xb1ac>
  40cc38:	mov	w8, #0x1                   	// #1
  40cc3c:	ldur	x9, [x29, #-112]
  40cc40:	str	w8, [x9]
  40cc44:	b	40cefc <ferror@plt+0xb1ac>
  40cc48:	ldur	x8, [x29, #-112]
  40cc4c:	str	wzr, [x8]
  40cc50:	b	40cefc <ferror@plt+0xb1ac>
  40cc54:	mov	w8, #0x1                   	// #1
  40cc58:	ldr	x9, [sp, #128]
  40cc5c:	str	w8, [x9]
  40cc60:	b	40cefc <ferror@plt+0xb1ac>
  40cc64:	ldr	x8, [sp, #128]
  40cc68:	str	wzr, [x8]
  40cc6c:	b	40cefc <ferror@plt+0xb1ac>
  40cc70:	mov	w8, #0x1                   	// #1
  40cc74:	ldr	x9, [sp, #136]
  40cc78:	str	w8, [x9]
  40cc7c:	b	40cefc <ferror@plt+0xb1ac>
  40cc80:	ldr	x8, [sp, #136]
  40cc84:	str	wzr, [x8]
  40cc88:	b	40cefc <ferror@plt+0xb1ac>
  40cc8c:	ldr	x0, [sp, #256]
  40cc90:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  40cc94:	add	x1, x1, #0xfa4
  40cc98:	mov	x8, xzr
  40cc9c:	mov	x2, x8
  40cca0:	bl	402470 <ferror@plt+0x720>
  40cca4:	b	40cefc <ferror@plt+0xb1ac>
  40cca8:	ldr	x0, [sp, #256]
  40ccac:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  40ccb0:	add	x1, x1, #0xfb8
  40ccb4:	mov	x8, xzr
  40ccb8:	mov	x2, x8
  40ccbc:	bl	402470 <ferror@plt+0x720>
  40ccc0:	b	40cefc <ferror@plt+0xb1ac>
  40ccc4:	ldr	x0, [sp, #256]
  40ccc8:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  40cccc:	add	x1, x1, #0xfcb
  40ccd0:	mov	x8, xzr
  40ccd4:	mov	x2, x8
  40ccd8:	bl	402470 <ferror@plt+0x720>
  40ccdc:	b	40cefc <ferror@plt+0xb1ac>
  40cce0:	ldr	x0, [sp, #256]
  40cce4:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  40cce8:	add	x1, x1, #0xfde
  40ccec:	mov	x8, xzr
  40ccf0:	mov	x2, x8
  40ccf4:	bl	402470 <ferror@plt+0x720>
  40ccf8:	b	40cefc <ferror@plt+0xb1ac>
  40ccfc:	ldr	x0, [sp, #256]
  40cd00:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  40cd04:	add	x1, x1, #0xfed
  40cd08:	mov	x8, xzr
  40cd0c:	mov	x2, x8
  40cd10:	bl	402470 <ferror@plt+0x720>
  40cd14:	b	40cefc <ferror@plt+0xb1ac>
  40cd18:	ldr	x0, [sp, #256]
  40cd1c:	adrp	x1, 42b000 <ferror@plt+0x292b0>
  40cd20:	add	x1, x1, #0x2
  40cd24:	mov	x8, xzr
  40cd28:	mov	x2, x8
  40cd2c:	bl	402470 <ferror@plt+0x720>
  40cd30:	b	40cefc <ferror@plt+0xb1ac>
  40cd34:	ldr	x0, [sp, #256]
  40cd38:	adrp	x1, 42b000 <ferror@plt+0x292b0>
  40cd3c:	add	x1, x1, #0x16
  40cd40:	mov	x8, xzr
  40cd44:	mov	x2, x8
  40cd48:	bl	402470 <ferror@plt+0x720>
  40cd4c:	b	40cefc <ferror@plt+0xb1ac>
  40cd50:	ldr	x0, [sp, #256]
  40cd54:	adrp	x1, 42b000 <ferror@plt+0x292b0>
  40cd58:	add	x1, x1, #0x2b
  40cd5c:	mov	x8, xzr
  40cd60:	mov	x2, x8
  40cd64:	bl	402470 <ferror@plt+0x720>
  40cd68:	b	40cefc <ferror@plt+0xb1ac>
  40cd6c:	ldr	x0, [sp, #256]
  40cd70:	adrp	x1, 42b000 <ferror@plt+0x292b0>
  40cd74:	add	x1, x1, #0x3e
  40cd78:	mov	x8, xzr
  40cd7c:	mov	x2, x8
  40cd80:	bl	402470 <ferror@plt+0x720>
  40cd84:	b	40cefc <ferror@plt+0xb1ac>
  40cd88:	ldr	x0, [sp, #256]
  40cd8c:	adrp	x1, 42b000 <ferror@plt+0x292b0>
  40cd90:	add	x1, x1, #0x51
  40cd94:	mov	x8, xzr
  40cd98:	mov	x2, x8
  40cd9c:	bl	402470 <ferror@plt+0x720>
  40cda0:	b	40cefc <ferror@plt+0xb1ac>
  40cda4:	ldr	x0, [sp, #256]
  40cda8:	adrp	x1, 42b000 <ferror@plt+0x292b0>
  40cdac:	add	x1, x1, #0x63
  40cdb0:	mov	x8, xzr
  40cdb4:	mov	x2, x8
  40cdb8:	bl	402470 <ferror@plt+0x720>
  40cdbc:	b	40cefc <ferror@plt+0xb1ac>
  40cdc0:	ldr	x0, [sp, #256]
  40cdc4:	adrp	x1, 42b000 <ferror@plt+0x292b0>
  40cdc8:	add	x1, x1, #0x75
  40cdcc:	mov	x8, xzr
  40cdd0:	mov	x2, x8
  40cdd4:	bl	402470 <ferror@plt+0x720>
  40cdd8:	b	40cefc <ferror@plt+0xb1ac>
  40cddc:	ldr	x0, [sp, #256]
  40cde0:	adrp	x1, 42b000 <ferror@plt+0x292b0>
  40cde4:	add	x1, x1, #0x89
  40cde8:	mov	x8, xzr
  40cdec:	mov	x2, x8
  40cdf0:	bl	402470 <ferror@plt+0x720>
  40cdf4:	b	40cefc <ferror@plt+0xb1ac>
  40cdf8:	ldr	x0, [sp, #256]
  40cdfc:	adrp	x1, 42b000 <ferror@plt+0x292b0>
  40ce00:	add	x1, x1, #0x9d
  40ce04:	mov	x8, xzr
  40ce08:	mov	x2, x8
  40ce0c:	bl	402470 <ferror@plt+0x720>
  40ce10:	b	40cefc <ferror@plt+0xb1ac>
  40ce14:	ldr	x0, [sp, #256]
  40ce18:	adrp	x1, 42b000 <ferror@plt+0x292b0>
  40ce1c:	add	x1, x1, #0xad
  40ce20:	mov	x8, xzr
  40ce24:	mov	x2, x8
  40ce28:	bl	402470 <ferror@plt+0x720>
  40ce2c:	b	40cefc <ferror@plt+0xb1ac>
  40ce30:	ldr	x0, [sp, #256]
  40ce34:	adrp	x1, 42b000 <ferror@plt+0x292b0>
  40ce38:	add	x1, x1, #0xbd
  40ce3c:	mov	x8, xzr
  40ce40:	mov	x2, x8
  40ce44:	bl	402470 <ferror@plt+0x720>
  40ce48:	b	40cefc <ferror@plt+0xb1ac>
  40ce4c:	ldr	x0, [sp, #256]
  40ce50:	adrp	x1, 42b000 <ferror@plt+0x292b0>
  40ce54:	add	x1, x1, #0xce
  40ce58:	mov	x8, xzr
  40ce5c:	mov	x2, x8
  40ce60:	bl	402470 <ferror@plt+0x720>
  40ce64:	b	40cefc <ferror@plt+0xb1ac>
  40ce68:	ldr	x0, [sp, #256]
  40ce6c:	adrp	x1, 42b000 <ferror@plt+0x292b0>
  40ce70:	add	x1, x1, #0xdf
  40ce74:	mov	x8, xzr
  40ce78:	mov	x2, x8
  40ce7c:	bl	402470 <ferror@plt+0x720>
  40ce80:	b	40cefc <ferror@plt+0xb1ac>
  40ce84:	ldr	x0, [sp, #256]
  40ce88:	adrp	x1, 42b000 <ferror@plt+0x292b0>
  40ce8c:	add	x1, x1, #0xf1
  40ce90:	mov	x8, xzr
  40ce94:	mov	x2, x8
  40ce98:	bl	402470 <ferror@plt+0x720>
  40ce9c:	b	40cefc <ferror@plt+0xb1ac>
  40cea0:	ldr	x0, [sp, #256]
  40cea4:	adrp	x1, 42b000 <ferror@plt+0x292b0>
  40cea8:	add	x1, x1, #0x103
  40ceac:	mov	x8, xzr
  40ceb0:	mov	x2, x8
  40ceb4:	bl	402470 <ferror@plt+0x720>
  40ceb8:	b	40cefc <ferror@plt+0xb1ac>
  40cebc:	ldr	x0, [sp, #256]
  40cec0:	adrp	x1, 42b000 <ferror@plt+0x292b0>
  40cec4:	add	x1, x1, #0x115
  40cec8:	mov	x8, xzr
  40cecc:	mov	x2, x8
  40ced0:	bl	402470 <ferror@plt+0x720>
  40ced4:	b	40cefc <ferror@plt+0xb1ac>
  40ced8:	adrp	x8, 462000 <ferror@plt+0x602b0>
  40cedc:	add	x8, x8, #0xe40
  40cee0:	mov	w9, #0x1                   	// #1
  40cee4:	str	w9, [x8]
  40cee8:	b	40cefc <ferror@plt+0xb1ac>
  40ceec:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40cef0:	add	x8, x8, #0x80
  40cef4:	mov	w9, #0x1                   	// #1
  40cef8:	strb	w9, [x8]
  40cefc:	b	40c4f4 <ferror@plt+0xa7a4>
  40cf00:	ldur	x0, [x29, #-56]
  40cf04:	bl	418a80 <ferror@plt+0x16d30>
  40cf08:	ldur	w8, [x29, #-12]
  40cf0c:	ldur	w9, [x29, #-40]
  40cf10:	subs	w8, w8, w9
  40cf14:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40cf18:	add	x10, x10, #0x1b8
  40cf1c:	str	w8, [x10]
  40cf20:	ldur	x11, [x29, #-24]
  40cf24:	ldursw	x12, [x29, #-40]
  40cf28:	mov	x13, #0x8                   	// #8
  40cf2c:	mul	x12, x13, x12
  40cf30:	add	x11, x11, x12
  40cf34:	adrp	x12, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40cf38:	add	x12, x12, #0xa90
  40cf3c:	str	x11, [x12]
  40cf40:	ldr	w8, [x10]
  40cf44:	cmp	w8, #0x0
  40cf48:	cset	w8, le
  40cf4c:	tbnz	w8, #0, 40cf68 <ferror@plt+0xb218>
  40cf50:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40cf54:	add	x8, x8, #0xa90
  40cf58:	ldr	x8, [x8]
  40cf5c:	ldr	x8, [x8]
  40cf60:	str	x8, [sp, #8]
  40cf64:	b	40cf70 <ferror@plt+0xb220>
  40cf68:	mov	x8, xzr
  40cf6c:	str	x8, [sp, #8]
  40cf70:	ldr	x8, [sp, #8]
  40cf74:	mov	x0, x8
  40cf78:	bl	4276d4 <ferror@plt+0x25984>
  40cf7c:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40cf80:	add	x8, x8, #0x1c8
  40cf84:	str	wzr, [x8]
  40cf88:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40cf8c:	add	x8, x8, #0xa1c
  40cf90:	str	wzr, [x8]
  40cf94:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  40cf98:	add	x8, x8, #0x59c
  40cf9c:	str	wzr, [x8]
  40cfa0:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40cfa4:	add	x8, x8, #0xc34
  40cfa8:	str	wzr, [x8]
  40cfac:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40cfb0:	add	x8, x8, #0x1a8
  40cfb4:	str	wzr, [x8]
  40cfb8:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40cfbc:	add	x8, x8, #0xaa0
  40cfc0:	str	wzr, [x8]
  40cfc4:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40cfc8:	add	x8, x8, #0x298
  40cfcc:	str	wzr, [x8]
  40cfd0:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40cfd4:	add	x8, x8, #0xabc
  40cfd8:	str	wzr, [x8]
  40cfdc:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40cfe0:	add	x8, x8, #0x2d0
  40cfe4:	str	wzr, [x8]
  40cfe8:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40cfec:	add	x8, x8, #0xc5c
  40cff0:	str	wzr, [x8]
  40cff4:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40cff8:	add	x8, x8, #0xa70
  40cffc:	str	wzr, [x8]
  40d000:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40d004:	add	x8, x8, #0x9f8
  40d008:	str	wzr, [x8]
  40d00c:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  40d010:	add	x8, x8, #0x168
  40d014:	str	wzr, [x8]
  40d018:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40d01c:	add	x8, x8, #0xfb0
  40d020:	str	wzr, [x8]
  40d024:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40d028:	add	x8, x8, #0x2cc
  40d02c:	str	wzr, [x8]
  40d030:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40d034:	add	x8, x8, #0x280
  40d038:	str	wzr, [x8]
  40d03c:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40d040:	add	x8, x8, #0x9e0
  40d044:	str	wzr, [x8]
  40d048:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40d04c:	add	x8, x8, #0xaa8
  40d050:	str	wzr, [x8]
  40d054:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40d058:	add	x8, x8, #0x9c8
  40d05c:	str	wzr, [x8]
  40d060:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  40d064:	add	x8, x8, #0x578
  40d068:	str	wzr, [x8]
  40d06c:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40d070:	add	x8, x8, #0xaac
  40d074:	str	wzr, [x8]
  40d078:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40d07c:	add	x8, x8, #0x9d8
  40d080:	str	wzr, [x8]
  40d084:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40d088:	add	x8, x8, #0x9ec
  40d08c:	str	wzr, [x8]
  40d090:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40d094:	add	x8, x8, #0xc80
  40d098:	str	wzr, [x8]
  40d09c:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  40d0a0:	add	x8, x8, #0x9a8
  40d0a4:	str	wzr, [x8]
  40d0a8:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40d0ac:	add	x8, x8, #0xc74
  40d0b0:	str	wzr, [x8]
  40d0b4:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40d0b8:	add	x8, x8, #0xc48
  40d0bc:	str	wzr, [x8]
  40d0c0:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  40d0c4:	add	x8, x8, #0x9a4
  40d0c8:	str	wzr, [x8]
  40d0cc:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40d0d0:	add	x8, x8, #0xa48
  40d0d4:	mov	w9, #0x1                   	// #1
  40d0d8:	str	w9, [x8]
  40d0dc:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  40d0e0:	add	x8, x8, #0x594
  40d0e4:	str	w9, [x8]
  40d0e8:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40d0ec:	add	x8, x8, #0xabc
  40d0f0:	str	wzr, [x8]
  40d0f4:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40d0f8:	add	x8, x8, #0xa8c
  40d0fc:	str	w9, [x8]
  40d100:	bl	40f908 <ferror@plt+0xdbb8>
  40d104:	add	sp, sp, #0x280
  40d108:	ldp	x20, x19, [sp, #80]
  40d10c:	ldp	x22, x21, [sp, #64]
  40d110:	ldp	x24, x23, [sp, #48]
  40d114:	ldp	x26, x25, [sp, #32]
  40d118:	ldp	x28, x27, [sp, #16]
  40d11c:	ldp	x29, x30, [sp], #96
  40d120:	ret
  40d124:	sub	sp, sp, #0x100
  40d128:	stp	x29, x30, [sp, #240]
  40d12c:	add	x29, sp, #0xf0
  40d130:	mov	x8, xzr
  40d134:	mov	w1, #0x1                   	// #1
  40d138:	adrp	x9, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40d13c:	add	x9, x9, #0x2c0
  40d140:	adrp	x10, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40d144:	add	x10, x10, #0xfb4
  40d148:	adrp	x11, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40d14c:	add	x11, x11, #0xb20
  40d150:	adrp	x12, 462000 <ferror@plt+0x602b0>
  40d154:	add	x12, x12, #0xd00
  40d158:	adrp	x13, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40d15c:	add	x13, x13, #0xc38
  40d160:	adrp	x14, 467000 <stdin@@GLIBC_2.17+0x42f0>
  40d164:	add	x14, x14, #0x58c
  40d168:	adrp	x15, 42a000 <ferror@plt+0x282b0>
  40d16c:	add	x15, x15, #0xd7
  40d170:	adrp	x16, 42f000 <ferror@plt+0x2d2b0>
  40d174:	add	x16, x16, #0x2a8
  40d178:	adrp	x17, 42b000 <ferror@plt+0x292b0>
  40d17c:	add	x17, x17, #0x4cf
  40d180:	adrp	x18, 42b000 <ferror@plt+0x292b0>
  40d184:	add	x18, x18, #0x4d6
  40d188:	adrp	x0, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40d18c:	add	x0, x0, #0xa78
  40d190:	adrp	x2, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40d194:	add	x2, x2, #0xc20
  40d198:	adrp	x3, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40d19c:	add	x3, x3, #0xad0
  40d1a0:	stur	x0, [x29, #-8]
  40d1a4:	mov	x0, x8
  40d1a8:	stur	x9, [x29, #-16]
  40d1ac:	stur	x10, [x29, #-24]
  40d1b0:	stur	x11, [x29, #-32]
  40d1b4:	stur	x12, [x29, #-40]
  40d1b8:	stur	x13, [x29, #-48]
  40d1bc:	stur	x14, [x29, #-56]
  40d1c0:	stur	x15, [x29, #-64]
  40d1c4:	stur	x16, [x29, #-72]
  40d1c8:	stur	x17, [x29, #-80]
  40d1cc:	stur	x18, [x29, #-88]
  40d1d0:	stur	x2, [x29, #-96]
  40d1d4:	stur	x3, [x29, #-104]
  40d1d8:	bl	4109ac <ferror@plt+0xec5c>
  40d1dc:	bl	4133c4 <ferror@plt+0x11674>
  40d1e0:	cbz	w0, 40d1fc <ferror@plt+0xb4ac>
  40d1e4:	adrp	x0, 42b000 <ferror@plt+0x292b0>
  40d1e8:	add	x0, x0, #0x127
  40d1ec:	bl	401d10 <gettext@plt>
  40d1f0:	bl	41632c <ferror@plt+0x145dc>
  40d1f4:	mov	w0, #0x1                   	// #1
  40d1f8:	bl	40da30 <ferror@plt+0xbce0>
  40d1fc:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40d200:	add	x8, x8, #0xfb8
  40d204:	ldr	w9, [x8]
  40d208:	cbz	w9, 40d214 <ferror@plt+0xb4c4>
  40d20c:	mov	w0, #0x1                   	// #1
  40d210:	bl	40da30 <ferror@plt+0xbce0>
  40d214:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40d218:	add	x8, x8, #0xc88
  40d21c:	ldr	w9, [x8]
  40d220:	cbz	w9, 40d224 <ferror@plt+0xb4d4>
  40d224:	adrp	x0, 42b000 <ferror@plt+0x292b0>
  40d228:	add	x0, x0, #0x139
  40d22c:	bl	401ce0 <getenv@plt>
  40d230:	cbz	x0, 40d244 <ferror@plt+0xb4f4>
  40d234:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40d238:	add	x8, x8, #0xc88
  40d23c:	mov	w9, #0x1                   	// #1
  40d240:	str	w9, [x8]
  40d244:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40d248:	add	x8, x8, #0x2a8
  40d24c:	ldr	w9, [x8]
  40d250:	cbz	w9, 40d294 <ferror@plt+0xb544>
  40d254:	adrp	x0, 42a000 <ferror@plt+0x282b0>
  40d258:	add	x0, x0, #0x5c8
  40d25c:	adrp	x1, 42c000 <ferror@plt+0x2a2b0>
  40d260:	add	x1, x1, #0xc3b
  40d264:	bl	4019d0 <fopen@plt>
  40d268:	ldur	x8, [x29, #-16]
  40d26c:	str	x0, [x8]
  40d270:	ldr	x9, [x8]
  40d274:	cbnz	x9, 40d290 <ferror@plt+0xb540>
  40d278:	adrp	x0, 42b000 <ferror@plt+0x292b0>
  40d27c:	add	x0, x0, #0x149
  40d280:	bl	401d10 <gettext@plt>
  40d284:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  40d288:	add	x1, x1, #0x5c8
  40d28c:	bl	410418 <ferror@plt+0xe6c8>
  40d290:	b	40d2a0 <ferror@plt+0xb550>
  40d294:	mov	x8, xzr
  40d298:	ldur	x9, [x29, #-16]
  40d29c:	str	x8, [x9]
  40d2a0:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40d2a4:	add	x8, x8, #0x2a8
  40d2a8:	ldr	w9, [x8]
  40d2ac:	cmp	w9, #0x1
  40d2b0:	b.ne	40d2c4 <ferror@plt+0xb574>  // b.any
  40d2b4:	mov	w8, #0x1                   	// #1
  40d2b8:	ldur	x9, [x29, #-24]
  40d2bc:	str	w8, [x9]
  40d2c0:	b	40d2dc <ferror@plt+0xb58c>
  40d2c4:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40d2c8:	add	x8, x8, #0x2a8
  40d2cc:	ldr	w9, [x8]
  40d2d0:	cbnz	w9, 40d2dc <ferror@plt+0xb58c>
  40d2d4:	ldur	x8, [x29, #-24]
  40d2d8:	str	wzr, [x8]
  40d2dc:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40d2e0:	add	x8, x8, #0x2b0
  40d2e4:	ldr	w9, [x8]
  40d2e8:	cmp	w9, #0x1
  40d2ec:	b.ne	40d300 <ferror@plt+0xb5b0>  // b.any
  40d2f0:	mov	w8, #0x1                   	// #1
  40d2f4:	ldur	x9, [x29, #-32]
  40d2f8:	str	w8, [x9]
  40d2fc:	b	40d318 <ferror@plt+0xb5c8>
  40d300:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40d304:	add	x8, x8, #0x2b0
  40d308:	ldr	w9, [x8]
  40d30c:	cbnz	w9, 40d318 <ferror@plt+0xb5c8>
  40d310:	ldur	x8, [x29, #-32]
  40d314:	str	wzr, [x8]
  40d318:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40d31c:	add	x8, x8, #0xc40
  40d320:	ldr	w9, [x8]
  40d324:	cmp	w9, #0x0
  40d328:	cset	w9, le
  40d32c:	tbnz	w9, #0, 40d4f0 <ferror@plt+0xb7a0>
  40d330:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40d334:	add	x8, x8, #0xa44
  40d338:	ldr	w9, [x8]
  40d33c:	cbz	w9, 40d3a4 <ferror@plt+0xb654>
  40d340:	ldur	x8, [x29, #-40]
  40d344:	ldr	x0, [x8]
  40d348:	adrp	x9, 42b000 <ferror@plt+0x292b0>
  40d34c:	add	x9, x9, #0x172
  40d350:	stur	x0, [x29, #-112]
  40d354:	mov	x0, x9
  40d358:	bl	401d10 <gettext@plt>
  40d35c:	ldur	x8, [x29, #-112]
  40d360:	str	x0, [sp, #120]
  40d364:	mov	x0, x8
  40d368:	ldr	x1, [sp, #120]
  40d36c:	bl	401d20 <fprintf@plt>
  40d370:	ldur	x8, [x29, #-40]
  40d374:	ldr	x9, [x8]
  40d378:	adrp	x10, 42b000 <ferror@plt+0x292b0>
  40d37c:	add	x10, x10, #0x1b8
  40d380:	mov	x0, x10
  40d384:	str	x9, [sp, #112]
  40d388:	bl	401d10 <gettext@plt>
  40d38c:	ldr	x8, [sp, #112]
  40d390:	str	x0, [sp, #104]
  40d394:	mov	x0, x8
  40d398:	ldr	x1, [sp, #104]
  40d39c:	bl	401d20 <fprintf@plt>
  40d3a0:	b	40d3e4 <ferror@plt+0xb694>
  40d3a4:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40d3a8:	add	x8, x8, #0xa30
  40d3ac:	ldr	w9, [x8]
  40d3b0:	cbz	w9, 40d3e4 <ferror@plt+0xb694>
  40d3b4:	ldur	x8, [x29, #-40]
  40d3b8:	ldr	x0, [x8]
  40d3bc:	adrp	x9, 42b000 <ferror@plt+0x292b0>
  40d3c0:	add	x9, x9, #0x1ff
  40d3c4:	str	x0, [sp, #96]
  40d3c8:	mov	x0, x9
  40d3cc:	bl	401d10 <gettext@plt>
  40d3d0:	ldr	x8, [sp, #96]
  40d3d4:	str	x0, [sp, #88]
  40d3d8:	mov	x0, x8
  40d3dc:	ldr	x1, [sp, #88]
  40d3e0:	bl	401d20 <fprintf@plt>
  40d3e4:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40d3e8:	add	x8, x8, #0xc40
  40d3ec:	ldr	w9, [x8]
  40d3f0:	cmp	w9, #0x1
  40d3f4:	b.le	40d474 <ferror@plt+0xb724>
  40d3f8:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  40d3fc:	add	x8, x8, #0x590
  40d400:	ldr	w9, [x8]
  40d404:	cbz	w9, 40d438 <ferror@plt+0xb6e8>
  40d408:	ldur	x8, [x29, #-40]
  40d40c:	ldr	x0, [x8]
  40d410:	adrp	x9, 42b000 <ferror@plt+0x292b0>
  40d414:	add	x9, x9, #0x260
  40d418:	str	x0, [sp, #80]
  40d41c:	mov	x0, x9
  40d420:	bl	401d10 <gettext@plt>
  40d424:	ldr	x8, [sp, #80]
  40d428:	str	x0, [sp, #72]
  40d42c:	mov	x0, x8
  40d430:	ldr	x1, [sp, #72]
  40d434:	bl	401d20 <fprintf@plt>
  40d438:	ldur	x8, [x29, #-24]
  40d43c:	ldr	w9, [x8]
  40d440:	cbz	w9, 40d474 <ferror@plt+0xb724>
  40d444:	ldur	x8, [x29, #-40]
  40d448:	ldr	x0, [x8]
  40d44c:	adrp	x9, 42b000 <ferror@plt+0x292b0>
  40d450:	add	x9, x9, #0x296
  40d454:	str	x0, [sp, #64]
  40d458:	mov	x0, x9
  40d45c:	bl	401d10 <gettext@plt>
  40d460:	ldr	x8, [sp, #64]
  40d464:	str	x0, [sp, #56]
  40d468:	mov	x0, x8
  40d46c:	ldr	x1, [sp, #56]
  40d470:	bl	401d20 <fprintf@plt>
  40d474:	ldur	x8, [x29, #-32]
  40d478:	ldr	w9, [x8]
  40d47c:	cbz	w9, 40d4b0 <ferror@plt+0xb760>
  40d480:	ldur	x8, [x29, #-40]
  40d484:	ldr	x0, [x8]
  40d488:	adrp	x9, 42b000 <ferror@plt+0x292b0>
  40d48c:	add	x9, x9, #0x2c4
  40d490:	str	x0, [sp, #48]
  40d494:	mov	x0, x9
  40d498:	bl	401d10 <gettext@plt>
  40d49c:	ldr	x8, [sp, #48]
  40d4a0:	str	x0, [sp, #40]
  40d4a4:	mov	x0, x8
  40d4a8:	ldr	x1, [sp, #40]
  40d4ac:	bl	401d20 <fprintf@plt>
  40d4b0:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  40d4b4:	add	x8, x8, #0x9a4
  40d4b8:	ldr	w9, [x8]
  40d4bc:	cbz	w9, 40d4f0 <ferror@plt+0xb7a0>
  40d4c0:	ldur	x8, [x29, #-40]
  40d4c4:	ldr	x0, [x8]
  40d4c8:	adrp	x9, 42b000 <ferror@plt+0x292b0>
  40d4cc:	add	x9, x9, #0x2f0
  40d4d0:	str	x0, [sp, #32]
  40d4d4:	mov	x0, x9
  40d4d8:	bl	401d10 <gettext@plt>
  40d4dc:	ldr	x8, [sp, #32]
  40d4e0:	str	x0, [sp, #24]
  40d4e4:	mov	x0, x8
  40d4e8:	ldr	x1, [sp, #24]
  40d4ec:	bl	401d20 <fprintf@plt>
  40d4f0:	ldur	x8, [x29, #-32]
  40d4f4:	ldr	w9, [x8]
  40d4f8:	cbz	w9, 40d50c <ferror@plt+0xb7bc>
  40d4fc:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40d500:	add	x8, x8, #0xa20
  40d504:	mov	w9, #0x1                   	// #1
  40d508:	str	w9, [x8]
  40d50c:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  40d510:	add	x8, x8, #0x9a4
  40d514:	ldr	w9, [x8]
  40d518:	cbz	w9, 40d528 <ferror@plt+0xb7d8>
  40d51c:	mov	w8, #0x1                   	// #1
  40d520:	ldur	x9, [x29, #-32]
  40d524:	str	w8, [x9]
  40d528:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40d52c:	add	x8, x8, #0x9dc
  40d530:	ldr	w9, [x8]
  40d534:	cbnz	w9, 40d548 <ferror@plt+0xb7f8>
  40d538:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40d53c:	add	x8, x8, #0xaa4
  40d540:	ldr	w9, [x8]
  40d544:	cbz	w9, 40d5ac <ferror@plt+0xb85c>
  40d548:	ldur	x8, [x29, #-32]
  40d54c:	ldr	w9, [x8]
  40d550:	cbz	w9, 40d5ac <ferror@plt+0xb85c>
  40d554:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40d558:	add	x8, x8, #0xa20
  40d55c:	ldr	w9, [x8]
  40d560:	cbz	w9, 40d578 <ferror@plt+0xb828>
  40d564:	adrp	x0, 42b000 <ferror@plt+0x292b0>
  40d568:	add	x0, x0, #0x334
  40d56c:	bl	401d10 <gettext@plt>
  40d570:	bl	410880 <ferror@plt+0xeb30>
  40d574:	b	40d5ac <ferror@plt+0xb85c>
  40d578:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40d57c:	add	x8, x8, #0xa30
  40d580:	ldr	w9, [x8]
  40d584:	cbz	w9, 40d59c <ferror@plt+0xb84c>
  40d588:	adrp	x0, 42b000 <ferror@plt+0x292b0>
  40d58c:	add	x0, x0, #0x358
  40d590:	bl	401d10 <gettext@plt>
  40d594:	bl	410880 <ferror@plt+0xeb30>
  40d598:	b	40d5ac <ferror@plt+0xb85c>
  40d59c:	adrp	x0, 42b000 <ferror@plt+0x292b0>
  40d5a0:	add	x0, x0, #0x384
  40d5a4:	bl	401d10 <gettext@plt>
  40d5a8:	bl	410880 <ferror@plt+0xeb30>
  40d5ac:	ldur	x8, [x29, #-32]
  40d5b0:	ldr	w9, [x8]
  40d5b4:	cbz	w9, 40d5cc <ferror@plt+0xb87c>
  40d5b8:	adrp	x0, 42b000 <ferror@plt+0x292b0>
  40d5bc:	add	x0, x0, #0x3c1
  40d5c0:	mov	x8, xzr
  40d5c4:	mov	x1, x8
  40d5c8:	bl	411174 <ferror@plt+0xf424>
  40d5cc:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40d5d0:	add	x8, x8, #0xaa0
  40d5d4:	ldr	w9, [x8]
  40d5d8:	cbnz	w9, 40d634 <ferror@plt+0xb8e4>
  40d5dc:	ldur	x8, [x29, #-48]
  40d5e0:	ldr	w9, [x8]
  40d5e4:	cbnz	w9, 40d628 <ferror@plt+0xb8d8>
  40d5e8:	ldur	x8, [x29, #-56]
  40d5ec:	ldr	w9, [x8]
  40d5f0:	cbz	w9, 40d610 <ferror@plt+0xb8c0>
  40d5f4:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40d5f8:	add	x8, x8, #0x278
  40d5fc:	ldr	x1, [x8]
  40d600:	adrp	x0, 42b000 <ferror@plt+0x292b0>
  40d604:	add	x0, x0, #0x3d3
  40d608:	bl	4110b4 <ferror@plt+0xf364>
  40d60c:	b	40d628 <ferror@plt+0xb8d8>
  40d610:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40d614:	add	x8, x8, #0x278
  40d618:	ldr	x1, [x8]
  40d61c:	adrp	x0, 42b000 <ferror@plt+0x292b0>
  40d620:	add	x0, x0, #0x400
  40d624:	bl	4110b4 <ferror@plt+0xf364>
  40d628:	adrp	x0, 42b000 <ferror@plt+0x292b0>
  40d62c:	add	x0, x0, #0x424
  40d630:	bl	410800 <ferror@plt+0xeab0>
  40d634:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  40d638:	add	x8, x8, #0x574
  40d63c:	ldr	w9, [x8]
  40d640:	cbz	w9, 40d650 <ferror@plt+0xb900>
  40d644:	adrp	x0, 42b000 <ferror@plt+0x292b0>
  40d648:	add	x0, x0, #0x43b
  40d64c:	bl	410800 <ferror@plt+0xeab0>
  40d650:	ldur	x0, [x29, #-64]
  40d654:	bl	410800 <ferror@plt+0xeab0>
  40d658:	adrp	x0, 42b000 <ferror@plt+0x292b0>
  40d65c:	add	x0, x0, #0x44f
  40d660:	bl	410800 <ferror@plt+0xeab0>
  40d664:	ldur	x0, [x29, #-72]
  40d668:	bl	410800 <ferror@plt+0xeab0>
  40d66c:	ldur	x8, [x29, #-48]
  40d670:	ldr	w9, [x8]
  40d674:	cbz	w9, 40d6a4 <ferror@plt+0xb954>
  40d678:	adrp	x0, 42b000 <ferror@plt+0x292b0>
  40d67c:	add	x0, x0, #0x46d
  40d680:	bl	410800 <ferror@plt+0xeab0>
  40d684:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  40d688:	add	x8, x8, #0x590
  40d68c:	ldr	w9, [x8]
  40d690:	cbz	w9, 40d6a0 <ferror@plt+0xb950>
  40d694:	adrp	x0, 42b000 <ferror@plt+0x292b0>
  40d698:	add	x0, x0, #0x487
  40d69c:	bl	410800 <ferror@plt+0xeab0>
  40d6a0:	b	40d798 <ferror@plt+0xba48>
  40d6a4:	ldur	x0, [x29, #-64]
  40d6a8:	bl	410800 <ferror@plt+0xeab0>
  40d6ac:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40d6b0:	add	x8, x8, #0xad0
  40d6b4:	ldr	w9, [x8]
  40d6b8:	cbz	w9, 40d778 <ferror@plt+0xba28>
  40d6bc:	ldur	x8, [x29, #-56]
  40d6c0:	ldr	w9, [x8]
  40d6c4:	cbz	w9, 40d714 <ferror@plt+0xb9c4>
  40d6c8:	adrp	x0, 42b000 <ferror@plt+0x292b0>
  40d6cc:	add	x0, x0, #0x49e
  40d6d0:	bl	410800 <ferror@plt+0xeab0>
  40d6d4:	adrp	x0, 42b000 <ferror@plt+0x292b0>
  40d6d8:	add	x0, x0, #0x4a9
  40d6dc:	bl	410800 <ferror@plt+0xeab0>
  40d6e0:	adrp	x8, 42b000 <ferror@plt+0x292b0>
  40d6e4:	add	x8, x8, #0x4bc
  40d6e8:	mov	x0, x8
  40d6ec:	str	x8, [sp, #16]
  40d6f0:	bl	410800 <ferror@plt+0xeab0>
  40d6f4:	ldur	x0, [x29, #-80]
  40d6f8:	bl	410800 <ferror@plt+0xeab0>
  40d6fc:	ldur	x0, [x29, #-88]
  40d700:	bl	410800 <ferror@plt+0xeab0>
  40d704:	ldr	x0, [sp, #16]
  40d708:	bl	410800 <ferror@plt+0xeab0>
  40d70c:	ldur	x0, [x29, #-80]
  40d710:	bl	410800 <ferror@plt+0xeab0>
  40d714:	adrp	x0, 42b000 <ferror@plt+0x292b0>
  40d718:	add	x0, x0, #0x49e
  40d71c:	bl	410800 <ferror@plt+0xeab0>
  40d720:	adrp	x0, 42b000 <ferror@plt+0x292b0>
  40d724:	add	x0, x0, #0x4dc
  40d728:	bl	410800 <ferror@plt+0xeab0>
  40d72c:	adrp	x0, 45a000 <ferror@plt+0x582b0>
  40d730:	add	x0, x0, #0x2dd
  40d734:	bl	410800 <ferror@plt+0xeab0>
  40d738:	ldur	x0, [x29, #-88]
  40d73c:	bl	410800 <ferror@plt+0xeab0>
  40d740:	adrp	x8, 45a000 <ferror@plt+0x582b0>
  40d744:	add	x8, x8, #0x2b8
  40d748:	mov	x0, x8
  40d74c:	str	x8, [sp, #8]
  40d750:	bl	410800 <ferror@plt+0xeab0>
  40d754:	ldur	x0, [x29, #-80]
  40d758:	bl	410800 <ferror@plt+0xeab0>
  40d75c:	ldur	x0, [x29, #-88]
  40d760:	bl	410800 <ferror@plt+0xeab0>
  40d764:	ldr	x0, [sp, #8]
  40d768:	bl	410800 <ferror@plt+0xeab0>
  40d76c:	ldur	x0, [x29, #-80]
  40d770:	bl	410800 <ferror@plt+0xeab0>
  40d774:	b	40d790 <ferror@plt+0xba40>
  40d778:	ldur	x8, [x29, #-56]
  40d77c:	ldr	w9, [x8]
  40d780:	cbnz	w9, 40d790 <ferror@plt+0xba40>
  40d784:	adrp	x0, 45a000 <ferror@plt+0x582b0>
  40d788:	add	x0, x0, #0x2dd
  40d78c:	bl	410800 <ferror@plt+0xeab0>
  40d790:	ldur	x0, [x29, #-72]
  40d794:	bl	410800 <ferror@plt+0xeab0>
  40d798:	ldur	x0, [x29, #-64]
  40d79c:	bl	410800 <ferror@plt+0xeab0>
  40d7a0:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40d7a4:	add	x8, x8, #0xaa4
  40d7a8:	ldr	w9, [x8]
  40d7ac:	cbz	w9, 40d7c0 <ferror@plt+0xba70>
  40d7b0:	adrp	x0, 42b000 <ferror@plt+0x292b0>
  40d7b4:	add	x0, x0, #0x4f0
  40d7b8:	bl	410800 <ferror@plt+0xeab0>
  40d7bc:	b	40d7d8 <ferror@plt+0xba88>
  40d7c0:	ldur	x8, [x29, #-48]
  40d7c4:	ldr	w9, [x8]
  40d7c8:	cbnz	w9, 40d7d8 <ferror@plt+0xba88>
  40d7cc:	adrp	x0, 42b000 <ferror@plt+0x292b0>
  40d7d0:	add	x0, x0, #0x523
  40d7d4:	bl	410800 <ferror@plt+0xeab0>
  40d7d8:	ldur	x0, [x29, #-72]
  40d7dc:	bl	410800 <ferror@plt+0xeab0>
  40d7e0:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40d7e4:	add	x8, x8, #0xa44
  40d7e8:	ldr	w9, [x8]
  40d7ec:	cbz	w9, 40d7fc <ferror@plt+0xbaac>
  40d7f0:	adrp	x0, 42b000 <ferror@plt+0x292b0>
  40d7f4:	add	x0, x0, #0x53e
  40d7f8:	bl	410800 <ferror@plt+0xeab0>
  40d7fc:	ldur	x8, [x29, #-48]
  40d800:	ldr	w9, [x8]
  40d804:	cbnz	w9, 40d83c <ferror@plt+0xbaec>
  40d808:	ldur	x8, [x29, #-56]
  40d80c:	ldr	w9, [x8]
  40d810:	cbnz	w9, 40d83c <ferror@plt+0xbaec>
  40d814:	adrp	x0, 42b000 <ferror@plt+0x292b0>
  40d818:	add	x0, x0, #0x559
  40d81c:	bl	410800 <ferror@plt+0xeab0>
  40d820:	ldur	x0, [x29, #-64]
  40d824:	bl	410800 <ferror@plt+0xeab0>
  40d828:	adrp	x0, 42b000 <ferror@plt+0x292b0>
  40d82c:	add	x0, x0, #0x56e
  40d830:	bl	410800 <ferror@plt+0xeab0>
  40d834:	ldur	x0, [x29, #-72]
  40d838:	bl	410800 <ferror@plt+0xeab0>
  40d83c:	ldur	x8, [x29, #-48]
  40d840:	ldr	w9, [x8]
  40d844:	cbz	w9, 40d8d0 <ferror@plt+0xbb80>
  40d848:	adrp	x0, 42b000 <ferror@plt+0x292b0>
  40d84c:	add	x0, x0, #0x580
  40d850:	bl	410800 <ferror@plt+0xeab0>
  40d854:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40d858:	add	x8, x8, #0xaa0
  40d85c:	ldr	w9, [x8]
  40d860:	cbnz	w9, 40d870 <ferror@plt+0xbb20>
  40d864:	adrp	x0, 42b000 <ferror@plt+0x292b0>
  40d868:	add	x0, x0, #0x598
  40d86c:	bl	410800 <ferror@plt+0xeab0>
  40d870:	ldur	x8, [x29, #-8]
  40d874:	ldr	x9, [x8]
  40d878:	cbz	x9, 40d8cc <ferror@plt+0xbb7c>
  40d87c:	adrp	x0, 436000 <ferror@plt+0x342b0>
  40d880:	add	x0, x0, #0x1da
  40d884:	bl	410800 <ferror@plt+0xeab0>
  40d888:	adrp	x0, 437000 <ferror@plt+0x352b0>
  40d88c:	add	x0, x0, #0x29f
  40d890:	bl	410800 <ferror@plt+0xeab0>
  40d894:	adrp	x0, 42b000 <ferror@plt+0x292b0>
  40d898:	add	x0, x0, #0x5c1
  40d89c:	bl	410800 <ferror@plt+0xeab0>
  40d8a0:	adrp	x0, 439000 <ferror@plt+0x372b0>
  40d8a4:	add	x0, x0, #0xa47
  40d8a8:	bl	410800 <ferror@plt+0xeab0>
  40d8ac:	adrp	x0, 437000 <ferror@plt+0x352b0>
  40d8b0:	add	x0, x0, #0x469
  40d8b4:	bl	410800 <ferror@plt+0xeab0>
  40d8b8:	ldur	x8, [x29, #-8]
  40d8bc:	ldr	x1, [x8]
  40d8c0:	adrp	x0, 42b000 <ferror@plt+0x292b0>
  40d8c4:	add	x0, x0, #0x607
  40d8c8:	bl	4110b4 <ferror@plt+0xf364>
  40d8cc:	b	40d96c <ferror@plt+0xbc1c>
  40d8d0:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40d8d4:	add	x8, x8, #0xa88
  40d8d8:	ldr	w9, [x8]
  40d8dc:	cbz	w9, 40d8fc <ferror@plt+0xbbac>
  40d8e0:	ldur	x8, [x29, #-56]
  40d8e4:	ldr	w9, [x8]
  40d8e8:	cbnz	w9, 40d8f8 <ferror@plt+0xbba8>
  40d8ec:	adrp	x0, 42b000 <ferror@plt+0x292b0>
  40d8f0:	add	x0, x0, #0x629
  40d8f4:	bl	410800 <ferror@plt+0xeab0>
  40d8f8:	b	40d950 <ferror@plt+0xbc00>
  40d8fc:	ldur	x8, [x29, #-56]
  40d900:	ldr	w9, [x8]
  40d904:	cbz	w9, 40d918 <ferror@plt+0xbbc8>
  40d908:	adrp	x0, 42b000 <ferror@plt+0x292b0>
  40d90c:	add	x0, x0, #0x640
  40d910:	bl	410800 <ferror@plt+0xeab0>
  40d914:	b	40d950 <ferror@plt+0xbc00>
  40d918:	adrp	x0, 42b000 <ferror@plt+0x292b0>
  40d91c:	add	x0, x0, #0x65c
  40d920:	bl	410800 <ferror@plt+0xeab0>
  40d924:	adrp	x0, 42b000 <ferror@plt+0x292b0>
  40d928:	add	x0, x0, #0x671
  40d92c:	bl	410800 <ferror@plt+0xeab0>
  40d930:	adrp	x0, 42b000 <ferror@plt+0x292b0>
  40d934:	add	x0, x0, #0x683
  40d938:	bl	410800 <ferror@plt+0xeab0>
  40d93c:	ldur	x0, [x29, #-80]
  40d940:	bl	410800 <ferror@plt+0xeab0>
  40d944:	adrp	x0, 42b000 <ferror@plt+0x292b0>
  40d948:	add	x0, x0, #0x46d
  40d94c:	bl	410800 <ferror@plt+0xeab0>
  40d950:	ldur	x8, [x29, #-8]
  40d954:	ldr	x9, [x8]
  40d958:	cbz	x9, 40d96c <ferror@plt+0xbc1c>
  40d95c:	adrp	x0, 42b000 <ferror@plt+0x292b0>
  40d960:	add	x0, x0, #0x695
  40d964:	bl	401d10 <gettext@plt>
  40d968:	bl	410880 <ferror@plt+0xeb30>
  40d96c:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40d970:	add	x8, x8, #0x2ac
  40d974:	ldr	w9, [x8]
  40d978:	cbz	w9, 40d9a4 <ferror@plt+0xbc54>
  40d97c:	ldur	x8, [x29, #-96]
  40d980:	ldr	w2, [x8]
  40d984:	adrp	x0, 467000 <stdin@@GLIBC_2.17+0x42f0>
  40d988:	add	x0, x0, #0x5a0
  40d98c:	ldur	x1, [x29, #-104]
  40d990:	bl	405950 <ferror@plt+0x3c00>
  40d994:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40d998:	add	x8, x8, #0x9e0
  40d99c:	str	w0, [x8]
  40d9a0:	b	40d9b8 <ferror@plt+0xbc68>
  40d9a4:	ldur	x8, [x29, #-96]
  40d9a8:	ldr	w9, [x8]
  40d9ac:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40d9b0:	add	x10, x10, #0x9e0
  40d9b4:	str	w9, [x10]
  40d9b8:	ldur	x8, [x29, #-96]
  40d9bc:	ldrsw	x9, [x8]
  40d9c0:	ldur	x10, [x29, #-104]
  40d9c4:	ldr	w11, [x10, x9, lsl #2]
  40d9c8:	str	w11, [x10]
  40d9cc:	ldr	w11, [x10]
  40d9d0:	cmp	w11, #0x0
  40d9d4:	cset	w11, ge  // ge = tcont
  40d9d8:	tbnz	w11, #0, 40d9f4 <ferror@plt+0xbca4>
  40d9dc:	ldur	x8, [x29, #-104]
  40d9e0:	ldr	w9, [x8]
  40d9e4:	mov	w10, wzr
  40d9e8:	subs	w9, w10, w9
  40d9ec:	str	w9, [sp, #4]
  40d9f0:	b	40da00 <ferror@plt+0xbcb0>
  40d9f4:	ldur	x8, [x29, #-104]
  40d9f8:	ldr	w9, [x8]
  40d9fc:	str	w9, [sp, #4]
  40da00:	ldr	w8, [sp, #4]
  40da04:	adrp	x9, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40da08:	add	x9, x9, #0xc30
  40da0c:	str	w8, [x9]
  40da10:	adrp	x9, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40da14:	add	x9, x9, #0x2ac
  40da18:	ldr	w8, [x9]
  40da1c:	cbz	w8, 40da24 <ferror@plt+0xbcd4>
  40da20:	bl	405830 <ferror@plt+0x3ae0>
  40da24:	ldp	x29, x30, [sp, #240]
  40da28:	add	sp, sp, #0x100
  40da2c:	ret
  40da30:	stp	x29, x30, [sp, #-32]!
  40da34:	str	x28, [sp, #16]
  40da38:	mov	x29, sp
  40da3c:	sub	sp, sp, #0x260
  40da40:	adrp	x8, 45a000 <ferror@plt+0x582b0>
  40da44:	add	x8, x8, #0x2b4
  40da48:	adrp	x9, 462000 <ferror@plt+0x602b0>
  40da4c:	add	x9, x9, #0xe48
  40da50:	adrp	x10, 463000 <stdin@@GLIBC_2.17+0x2f0>
  40da54:	add	x10, x10, #0x690
  40da58:	mov	w11, #0x1                   	// #1
  40da5c:	adrp	x12, 462000 <ferror@plt+0x602b0>
  40da60:	add	x12, x12, #0xe60
  40da64:	adrp	x13, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40da68:	add	x13, x13, #0x2c0
  40da6c:	adrp	x14, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40da70:	add	x14, x14, #0xc74
  40da74:	adrp	x15, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40da78:	add	x15, x15, #0xaa4
  40da7c:	adrp	x16, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40da80:	add	x16, x16, #0x9dc
  40da84:	adrp	x17, 462000 <ferror@plt+0x602b0>
  40da88:	add	x17, x17, #0xd00
  40da8c:	adrp	x18, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40da90:	add	x18, x18, #0xc20
  40da94:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40da98:	add	x1, x1, #0xa1c
  40da9c:	adrp	x2, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40daa0:	add	x2, x2, #0xc34
  40daa4:	adrp	x3, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40daa8:	add	x3, x3, #0xac4
  40daac:	adrp	x4, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40dab0:	add	x4, x4, #0x9e0
  40dab4:	stur	w0, [x29, #-4]
  40dab8:	ldr	w0, [x8]
  40dabc:	add	w0, w0, #0x1
  40dac0:	str	w0, [x8]
  40dac4:	stur	x9, [x29, #-16]
  40dac8:	stur	x10, [x29, #-24]
  40dacc:	stur	w11, [x29, #-28]
  40dad0:	stur	x12, [x29, #-40]
  40dad4:	stur	x13, [x29, #-48]
  40dad8:	stur	x14, [x29, #-56]
  40dadc:	stur	x15, [x29, #-64]
  40dae0:	stur	x16, [x29, #-72]
  40dae4:	stur	x17, [x29, #-80]
  40dae8:	stur	x18, [x29, #-88]
  40daec:	stur	x1, [x29, #-96]
  40daf0:	stur	x2, [x29, #-104]
  40daf4:	stur	x3, [x29, #-112]
  40daf8:	stur	x4, [x29, #-120]
  40dafc:	cbz	w0, 40db14 <ferror@plt+0xbdc4>
  40db00:	ldur	w8, [x29, #-4]
  40db04:	add	w1, w8, #0x1
  40db08:	adrp	x0, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40db0c:	add	x0, x0, #0xae8
  40db10:	bl	401c60 <longjmp@plt>
  40db14:	ldur	x8, [x29, #-16]
  40db18:	ldr	x9, [x8]
  40db1c:	cbz	x9, 40db74 <ferror@plt+0xbe24>
  40db20:	ldur	x8, [x29, #-16]
  40db24:	ldr	x0, [x8]
  40db28:	bl	401d50 <ferror@plt>
  40db2c:	cbz	w0, 40db4c <ferror@plt+0xbdfc>
  40db30:	adrp	x0, 42a000 <ferror@plt+0x282b0>
  40db34:	add	x0, x0, #0x9f2
  40db38:	bl	401d10 <gettext@plt>
  40db3c:	ldur	x8, [x29, #-24]
  40db40:	ldr	x1, [x8]
  40db44:	bl	410418 <ferror@plt+0xe6c8>
  40db48:	b	40db74 <ferror@plt+0xbe24>
  40db4c:	ldur	x8, [x29, #-16]
  40db50:	ldr	x0, [x8]
  40db54:	bl	4019b0 <fclose@plt>
  40db58:	cbz	w0, 40db74 <ferror@plt+0xbe24>
  40db5c:	adrp	x0, 42a000 <ferror@plt+0x282b0>
  40db60:	add	x0, x0, #0xa17
  40db64:	bl	401d10 <gettext@plt>
  40db68:	ldur	x8, [x29, #-24]
  40db6c:	ldr	x1, [x8]
  40db70:	bl	410418 <ferror@plt+0xe6c8>
  40db74:	ldur	w8, [x29, #-4]
  40db78:	cbz	w8, 40dc30 <ferror@plt+0xbee0>
  40db7c:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x2f0>
  40db80:	add	x8, x8, #0x68c
  40db84:	ldr	w9, [x8]
  40db88:	cbz	w9, 40dc30 <ferror@plt+0xbee0>
  40db8c:	adrp	x8, 462000 <ferror@plt+0x602b0>
  40db90:	add	x8, x8, #0xd08
  40db94:	ldr	x0, [x8]
  40db98:	bl	401d50 <ferror@plt>
  40db9c:	cbz	w0, 40dbbc <ferror@plt+0xbe6c>
  40dba0:	adrp	x0, 427000 <ferror@plt+0x252b0>
  40dba4:	add	x0, x0, #0xe39
  40dba8:	bl	401d10 <gettext@plt>
  40dbac:	ldur	x8, [x29, #-40]
  40dbb0:	ldr	x1, [x8]
  40dbb4:	bl	410418 <ferror@plt+0xe6c8>
  40dbb8:	b	40dc30 <ferror@plt+0xbee0>
  40dbbc:	adrp	x8, 462000 <ferror@plt+0x602b0>
  40dbc0:	add	x8, x8, #0xe88
  40dbc4:	mov	w9, #0x1                   	// #1
  40dbc8:	str	w9, [x8]
  40dbcc:	ldur	w9, [x29, #-28]
  40dbd0:	tbnz	w9, #0, 40dbd8 <ferror@plt+0xbe88>
  40dbd4:	b	40dc08 <ferror@plt+0xbeb8>
  40dbd8:	adrp	x8, 462000 <ferror@plt+0x602b0>
  40dbdc:	add	x8, x8, #0xd08
  40dbe0:	ldr	x0, [x8]
  40dbe4:	bl	4019b0 <fclose@plt>
  40dbe8:	cbz	w0, 40dc08 <ferror@plt+0xbeb8>
  40dbec:	adrp	x0, 427000 <ferror@plt+0x252b0>
  40dbf0:	add	x0, x0, #0xe56
  40dbf4:	bl	401d10 <gettext@plt>
  40dbf8:	ldur	x8, [x29, #-40]
  40dbfc:	ldr	x1, [x8]
  40dc00:	bl	410418 <ferror@plt+0xe6c8>
  40dc04:	b	40dc30 <ferror@plt+0xbee0>
  40dc08:	ldur	x8, [x29, #-40]
  40dc0c:	ldr	x0, [x8]
  40dc10:	bl	401d00 <unlink@plt>
  40dc14:	cbz	w0, 40dc30 <ferror@plt+0xbee0>
  40dc18:	adrp	x0, 42a000 <ferror@plt+0x282b0>
  40dc1c:	add	x0, x0, #0xa36
  40dc20:	bl	401d10 <gettext@plt>
  40dc24:	ldur	x8, [x29, #-40]
  40dc28:	ldr	x1, [x8]
  40dc2c:	bl	410418 <ferror@plt+0xe6c8>
  40dc30:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40dc34:	add	x8, x8, #0x2a8
  40dc38:	ldr	w9, [x8]
  40dc3c:	cbz	w9, 40dd64 <ferror@plt+0xc014>
  40dc40:	ldur	x8, [x29, #-48]
  40dc44:	ldr	x9, [x8]
  40dc48:	cbz	x9, 40dd64 <ferror@plt+0xc014>
  40dc4c:	ldur	x8, [x29, #-56]
  40dc50:	ldr	w9, [x8]
  40dc54:	cbnz	w9, 40dc8c <ferror@plt+0xbf3c>
  40dc58:	ldur	x8, [x29, #-48]
  40dc5c:	ldr	x0, [x8]
  40dc60:	adrp	x9, 42a000 <ferror@plt+0x282b0>
  40dc64:	add	x9, x9, #0xa54
  40dc68:	stur	x0, [x29, #-128]
  40dc6c:	mov	x0, x9
  40dc70:	bl	401d10 <gettext@plt>
  40dc74:	ldur	x8, [x29, #-128]
  40dc78:	stur	x0, [x29, #-136]
  40dc7c:	mov	x0, x8
  40dc80:	ldur	x1, [x29, #-136]
  40dc84:	bl	401d20 <fprintf@plt>
  40dc88:	b	40dd10 <ferror@plt+0xbfc0>
  40dc8c:	ldur	x8, [x29, #-64]
  40dc90:	ldr	w9, [x8]
  40dc94:	cbnz	w9, 40dca4 <ferror@plt+0xbf54>
  40dc98:	ldur	x8, [x29, #-72]
  40dc9c:	ldr	w9, [x8]
  40dca0:	cbz	w9, 40dce0 <ferror@plt+0xbf90>
  40dca4:	ldur	x8, [x29, #-48]
  40dca8:	ldr	x0, [x8]
  40dcac:	adrp	x9, 42a000 <ferror@plt+0x282b0>
  40dcb0:	add	x9, x9, #0xa64
  40dcb4:	stur	x0, [x29, #-144]
  40dcb8:	mov	x0, x9
  40dcbc:	bl	401d10 <gettext@plt>
  40dcc0:	ldur	x8, [x29, #-56]
  40dcc4:	ldr	w2, [x8]
  40dcc8:	ldur	x9, [x29, #-144]
  40dccc:	stur	x0, [x29, #-152]
  40dcd0:	mov	x0, x9
  40dcd4:	ldur	x1, [x29, #-152]
  40dcd8:	bl	401d20 <fprintf@plt>
  40dcdc:	b	40dd10 <ferror@plt+0xbfc0>
  40dce0:	ldur	x8, [x29, #-48]
  40dce4:	ldr	x0, [x8]
  40dce8:	adrp	x9, 42a000 <ferror@plt+0x282b0>
  40dcec:	add	x9, x9, #0xa8b
  40dcf0:	stur	x0, [x29, #-160]
  40dcf4:	mov	x0, x9
  40dcf8:	bl	401d10 <gettext@plt>
  40dcfc:	ldur	x8, [x29, #-160]
  40dd00:	stur	x0, [x29, #-168]
  40dd04:	mov	x0, x8
  40dd08:	ldur	x1, [x29, #-168]
  40dd0c:	bl	401d20 <fprintf@plt>
  40dd10:	ldur	x8, [x29, #-48]
  40dd14:	ldr	x0, [x8]
  40dd18:	bl	401d50 <ferror@plt>
  40dd1c:	cbz	w0, 40dd3c <ferror@plt+0xbfec>
  40dd20:	adrp	x0, 42a000 <ferror@plt+0x282b0>
  40dd24:	add	x0, x0, #0xaae
  40dd28:	bl	401d10 <gettext@plt>
  40dd2c:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  40dd30:	add	x1, x1, #0x5c8
  40dd34:	bl	410418 <ferror@plt+0xe6c8>
  40dd38:	b	40dd64 <ferror@plt+0xc014>
  40dd3c:	ldur	x8, [x29, #-48]
  40dd40:	ldr	x0, [x8]
  40dd44:	bl	4019b0 <fclose@plt>
  40dd48:	cbz	w0, 40dd64 <ferror@plt+0xc014>
  40dd4c:	adrp	x0, 42a000 <ferror@plt+0x282b0>
  40dd50:	add	x0, x0, #0xacb
  40dd54:	bl	401d10 <gettext@plt>
  40dd58:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  40dd5c:	add	x1, x1, #0x5c8
  40dd60:	bl	410418 <ferror@plt+0xe6c8>
  40dd64:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40dd68:	add	x8, x8, #0xfbc
  40dd6c:	ldr	w9, [x8]
  40dd70:	cbz	w9, 40e9e4 <ferror@plt+0xcc94>
  40dd74:	ldur	x8, [x29, #-80]
  40dd78:	ldr	x0, [x8]
  40dd7c:	adrp	x9, 42a000 <ferror@plt+0x282b0>
  40dd80:	add	x9, x9, #0xae8
  40dd84:	stur	x0, [x29, #-176]
  40dd88:	mov	x0, x9
  40dd8c:	bl	401d10 <gettext@plt>
  40dd90:	adrp	x8, 45a000 <ferror@plt+0x582b0>
  40dd94:	add	x8, x8, #0x290
  40dd98:	ldr	x2, [x8]
  40dd9c:	ldur	x8, [x29, #-176]
  40dda0:	stur	x0, [x29, #-184]
  40dda4:	mov	x0, x8
  40dda8:	ldur	x1, [x29, #-184]
  40ddac:	adrp	x3, 45a000 <ferror@plt+0x582b0>
  40ddb0:	add	x3, x3, #0x2ac
  40ddb4:	bl	401d20 <fprintf@plt>
  40ddb8:	ldur	x8, [x29, #-80]
  40ddbc:	ldr	x9, [x8]
  40ddc0:	adrp	x10, 42a000 <ferror@plt+0x282b0>
  40ddc4:	add	x10, x10, #0xb09
  40ddc8:	mov	x0, x10
  40ddcc:	stur	x9, [x29, #-192]
  40ddd0:	bl	401d10 <gettext@plt>
  40ddd4:	ldur	x8, [x29, #-192]
  40ddd8:	stur	x0, [x29, #-200]
  40dddc:	mov	x0, x8
  40dde0:	ldur	x1, [x29, #-200]
  40dde4:	bl	401d20 <fprintf@plt>
  40dde8:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40ddec:	add	x8, x8, #0xc38
  40ddf0:	ldr	w11, [x8]
  40ddf4:	cbz	w11, 40de08 <ferror@plt+0xc0b8>
  40ddf8:	ldur	x8, [x29, #-80]
  40ddfc:	ldr	x1, [x8]
  40de00:	mov	w0, #0x2b                  	// #43
  40de04:	bl	401920 <putc@plt>
  40de08:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40de0c:	add	x8, x8, #0x2a8
  40de10:	ldr	w9, [x8]
  40de14:	cbz	w9, 40de28 <ferror@plt+0xc0d8>
  40de18:	ldur	x8, [x29, #-80]
  40de1c:	ldr	x1, [x8]
  40de20:	mov	w0, #0x62                  	// #98
  40de24:	bl	401920 <putc@plt>
  40de28:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  40de2c:	add	x8, x8, #0x574
  40de30:	ldr	w9, [x8]
  40de34:	cbz	w9, 40de48 <ferror@plt+0xc0f8>
  40de38:	ldur	x8, [x29, #-80]
  40de3c:	ldr	x1, [x8]
  40de40:	mov	w0, #0x64                  	// #100
  40de44:	bl	401920 <putc@plt>
  40de48:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x2f0>
  40de4c:	add	x8, x8, #0x6c8
  40de50:	ldr	x8, [x8]
  40de54:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x2f0>
  40de58:	add	x9, x9, #0x6d0
  40de5c:	ldr	x9, [x9]
  40de60:	ldr	w10, [x8, x9, lsl #2]
  40de64:	and	w10, w10, #0x1
  40de68:	cbz	w10, 40de7c <ferror@plt+0xc12c>
  40de6c:	ldur	x8, [x29, #-80]
  40de70:	ldr	x1, [x8]
  40de74:	mov	w0, #0x69                  	// #105
  40de78:	bl	401920 <putc@plt>
  40de7c:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40de80:	add	x8, x8, #0xa44
  40de84:	ldr	w9, [x8]
  40de88:	cbz	w9, 40de9c <ferror@plt+0xc14c>
  40de8c:	ldur	x8, [x29, #-80]
  40de90:	ldr	x1, [x8]
  40de94:	mov	w0, #0x6c                  	// #108
  40de98:	bl	401920 <putc@plt>
  40de9c:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40dea0:	add	x8, x8, #0xc88
  40dea4:	ldr	w9, [x8]
  40dea8:	cbz	w9, 40debc <ferror@plt+0xc16c>
  40deac:	ldur	x8, [x29, #-80]
  40deb0:	ldr	x1, [x8]
  40deb4:	mov	w0, #0x58                  	// #88
  40deb8:	bl	401920 <putc@plt>
  40debc:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40dec0:	add	x8, x8, #0xc40
  40dec4:	ldr	w9, [x8]
  40dec8:	cmp	w9, #0x0
  40decc:	cset	w9, le
  40ded0:	tbnz	w9, #0, 40dee4 <ferror@plt+0xc194>
  40ded4:	ldur	x8, [x29, #-80]
  40ded8:	ldr	x1, [x8]
  40dedc:	mov	w0, #0x70                  	// #112
  40dee0:	bl	401920 <putc@plt>
  40dee4:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40dee8:	add	x8, x8, #0xc40
  40deec:	ldr	w9, [x8]
  40def0:	cmp	w9, #0x1
  40def4:	b.le	40df08 <ferror@plt+0xc1b8>
  40def8:	ldur	x8, [x29, #-80]
  40defc:	ldr	x1, [x8]
  40df00:	mov	w0, #0x70                  	// #112
  40df04:	bl	401920 <putc@plt>
  40df08:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  40df0c:	add	x8, x8, #0x9ac
  40df10:	ldr	w9, [x8]
  40df14:	cbz	w9, 40df28 <ferror@plt+0xc1d8>
  40df18:	ldur	x8, [x29, #-80]
  40df1c:	ldr	x1, [x8]
  40df20:	mov	w0, #0x73                  	// #115
  40df24:	bl	401920 <putc@plt>
  40df28:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  40df2c:	add	x8, x8, #0x58c
  40df30:	ldr	w9, [x8]
  40df34:	cbz	w9, 40df4c <ferror@plt+0xc1fc>
  40df38:	ldur	x8, [x29, #-80]
  40df3c:	ldr	x1, [x8]
  40df40:	adrp	x0, 42a000 <ferror@plt+0x282b0>
  40df44:	add	x0, x0, #0xb1e
  40df48:	bl	4018b0 <fputs@plt>
  40df4c:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40df50:	add	x8, x8, #0xc84
  40df54:	ldr	w9, [x8]
  40df58:	cbz	w9, 40df70 <ferror@plt+0xc220>
  40df5c:	ldur	x8, [x29, #-80]
  40df60:	ldr	x1, [x8]
  40df64:	adrp	x0, 42a000 <ferror@plt+0x282b0>
  40df68:	add	x0, x0, #0xb2a
  40df6c:	bl	4018b0 <fputs@plt>
  40df70:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40df74:	add	x8, x8, #0x9e4
  40df78:	ldr	w9, [x8]
  40df7c:	cbz	w9, 40df94 <ferror@plt+0xc244>
  40df80:	ldur	x8, [x29, #-80]
  40df84:	ldr	x1, [x8]
  40df88:	adrp	x0, 42a000 <ferror@plt+0x282b0>
  40df8c:	add	x0, x0, #0xb39
  40df90:	bl	4018b0 <fputs@plt>
  40df94:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40df98:	add	x8, x8, #0xab8
  40df9c:	ldr	w9, [x8]
  40dfa0:	cbz	w9, 40dfb4 <ferror@plt+0xc264>
  40dfa4:	ldur	x8, [x29, #-80]
  40dfa8:	ldr	x1, [x8]
  40dfac:	mov	w0, #0x74                  	// #116
  40dfb0:	bl	401920 <putc@plt>
  40dfb4:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40dfb8:	add	x8, x8, #0xfbc
  40dfbc:	ldr	w9, [x8]
  40dfc0:	cbz	w9, 40dfd4 <ferror@plt+0xc284>
  40dfc4:	ldur	x8, [x29, #-80]
  40dfc8:	ldr	x1, [x8]
  40dfcc:	mov	w0, #0x76                  	// #118
  40dfd0:	bl	401920 <putc@plt>
  40dfd4:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40dfd8:	add	x8, x8, #0xaac
  40dfdc:	ldr	w9, [x8]
  40dfe0:	cbz	w9, 40dff4 <ferror@plt+0xc2a4>
  40dfe4:	ldur	x8, [x29, #-80]
  40dfe8:	ldr	x1, [x8]
  40dfec:	mov	w0, #0x77                  	// #119
  40dff0:	bl	401920 <putc@plt>
  40dff4:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  40dff8:	add	x8, x8, #0x590
  40dffc:	ldr	w9, [x8]
  40e000:	cbnz	w9, 40e014 <ferror@plt+0xc2c4>
  40e004:	ldur	x8, [x29, #-80]
  40e008:	ldr	x1, [x8]
  40e00c:	mov	w0, #0x42                  	// #66
  40e010:	bl	401920 <putc@plt>
  40e014:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  40e018:	add	x8, x8, #0x590
  40e01c:	ldr	w9, [x8]
  40e020:	cmp	w9, #0x1
  40e024:	b.ne	40e038 <ferror@plt+0xc2e8>  // b.any
  40e028:	ldur	x8, [x29, #-80]
  40e02c:	ldr	x1, [x8]
  40e030:	mov	w0, #0x49                  	// #73
  40e034:	bl	401920 <putc@plt>
  40e038:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40e03c:	add	x8, x8, #0xc7c
  40e040:	ldr	w9, [x8]
  40e044:	cbnz	w9, 40e058 <ferror@plt+0xc308>
  40e048:	ldur	x8, [x29, #-80]
  40e04c:	ldr	x1, [x8]
  40e050:	mov	w0, #0x4c                  	// #76
  40e054:	bl	401920 <putc@plt>
  40e058:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40e05c:	add	x8, x8, #0x2c8
  40e060:	ldr	w9, [x8]
  40e064:	cbz	w9, 40e078 <ferror@plt+0xc328>
  40e068:	ldur	x8, [x29, #-80]
  40e06c:	ldr	x1, [x8]
  40e070:	mov	w0, #0x54                  	// #84
  40e074:	bl	401920 <putc@plt>
  40e078:	ldur	x8, [x29, #-88]
  40e07c:	ldr	w9, [x8]
  40e080:	mov	w10, #0xffffffff            	// #-1
  40e084:	cmp	w9, w10
  40e088:	b.ne	40e098 <ferror@plt+0xc348>  // b.any
  40e08c:	mov	w8, #0x100                 	// #256
  40e090:	ldur	x9, [x29, #-88]
  40e094:	str	w8, [x9]
  40e098:	ldur	x8, [x29, #-88]
  40e09c:	ldr	w9, [x8]
  40e0a0:	cmp	w9, #0x80
  40e0a4:	b.ne	40e0bc <ferror@plt+0xc36c>  // b.any
  40e0a8:	ldur	x8, [x29, #-80]
  40e0ac:	ldr	x1, [x8]
  40e0b0:	mov	w0, #0x37                  	// #55
  40e0b4:	bl	401920 <putc@plt>
  40e0b8:	b	40e0cc <ferror@plt+0xc37c>
  40e0bc:	ldur	x8, [x29, #-80]
  40e0c0:	ldr	x1, [x8]
  40e0c4:	mov	w0, #0x38                  	// #56
  40e0c8:	bl	401920 <putc@plt>
  40e0cc:	ldur	x8, [x29, #-80]
  40e0d0:	ldr	x0, [x8]
  40e0d4:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  40e0d8:	add	x1, x1, #0xb4b
  40e0dc:	bl	401d20 <fprintf@plt>
  40e0e0:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40e0e4:	add	x8, x8, #0xaa4
  40e0e8:	ldr	w9, [x8]
  40e0ec:	cbz	w9, 40e100 <ferror@plt+0xc3b0>
  40e0f0:	ldur	x8, [x29, #-80]
  40e0f4:	ldr	x1, [x8]
  40e0f8:	mov	w0, #0x61                  	// #97
  40e0fc:	bl	401920 <putc@plt>
  40e100:	ldur	x8, [x29, #-72]
  40e104:	ldr	w9, [x8]
  40e108:	cbz	w9, 40e11c <ferror@plt+0xc3cc>
  40e10c:	ldur	x8, [x29, #-80]
  40e110:	ldr	x1, [x8]
  40e114:	mov	w0, #0x66                  	// #102
  40e118:	bl	401920 <putc@plt>
  40e11c:	ldur	x8, [x29, #-64]
  40e120:	ldr	w9, [x8]
  40e124:	cbz	w9, 40e138 <ferror@plt+0xc3e8>
  40e128:	ldur	x8, [x29, #-80]
  40e12c:	ldr	x1, [x8]
  40e130:	mov	w0, #0x46                  	// #70
  40e134:	bl	401920 <putc@plt>
  40e138:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40e13c:	add	x8, x8, #0x2ac
  40e140:	ldr	w9, [x8]
  40e144:	cbz	w9, 40e158 <ferror@plt+0xc408>
  40e148:	ldur	x8, [x29, #-80]
  40e14c:	ldr	x1, [x8]
  40e150:	mov	w0, #0x65                  	// #101
  40e154:	bl	401920 <putc@plt>
  40e158:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  40e15c:	add	x8, x8, #0x588
  40e160:	ldr	w9, [x8]
  40e164:	cbz	w9, 40e178 <ferror@plt+0xc428>
  40e168:	ldur	x8, [x29, #-80]
  40e16c:	ldr	x1, [x8]
  40e170:	mov	w0, #0x6d                  	// #109
  40e174:	bl	401920 <putc@plt>
  40e178:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40e17c:	add	x8, x8, #0xc44
  40e180:	ldr	w9, [x8]
  40e184:	cbz	w9, 40e198 <ferror@plt+0xc448>
  40e188:	ldur	x8, [x29, #-80]
  40e18c:	ldr	x1, [x8]
  40e190:	mov	w0, #0x72                  	// #114
  40e194:	bl	401920 <putc@plt>
  40e198:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40e19c:	add	x8, x8, #0xc68
  40e1a0:	ldr	w9, [x8]
  40e1a4:	cbz	w9, 40e1c4 <ferror@plt+0xc474>
  40e1a8:	ldur	x8, [x29, #-80]
  40e1ac:	ldr	x0, [x8]
  40e1b0:	ldur	x9, [x29, #-40]
  40e1b4:	ldr	x2, [x9]
  40e1b8:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  40e1bc:	add	x1, x1, #0xb4f
  40e1c0:	bl	401d20 <fprintf@plt>
  40e1c4:	ldur	x8, [x29, #-24]
  40e1c8:	ldr	x9, [x8]
  40e1cc:	cbz	x9, 40e1ec <ferror@plt+0xc49c>
  40e1d0:	ldur	x8, [x29, #-80]
  40e1d4:	ldr	x0, [x8]
  40e1d8:	ldur	x9, [x29, #-24]
  40e1dc:	ldr	x2, [x9]
  40e1e0:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  40e1e4:	add	x1, x1, #0xb55
  40e1e8:	bl	401d20 <fprintf@plt>
  40e1ec:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40e1f0:	add	x8, x8, #0x278
  40e1f4:	ldr	x0, [x8]
  40e1f8:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  40e1fc:	add	x1, x1, #0xb5b
  40e200:	bl	401b40 <strcmp@plt>
  40e204:	cbz	w0, 40e228 <ferror@plt+0xc4d8>
  40e208:	ldur	x8, [x29, #-80]
  40e20c:	ldr	x0, [x8]
  40e210:	adrp	x9, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40e214:	add	x9, x9, #0x278
  40e218:	ldr	x2, [x9]
  40e21c:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  40e220:	add	x1, x1, #0xb5e
  40e224:	bl	401d20 <fprintf@plt>
  40e228:	ldur	x8, [x29, #-80]
  40e22c:	ldr	x1, [x8]
  40e230:	mov	w0, #0xa                   	// #10
  40e234:	bl	401920 <putc@plt>
  40e238:	ldur	x8, [x29, #-80]
  40e23c:	ldr	x9, [x8]
  40e240:	adrp	x10, 42a000 <ferror@plt+0x282b0>
  40e244:	add	x10, x10, #0xb64
  40e248:	mov	x0, x10
  40e24c:	stur	x9, [x29, #-208]
  40e250:	bl	401d10 <gettext@plt>
  40e254:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40e258:	add	x8, x8, #0x1c8
  40e25c:	ldr	w2, [x8]
  40e260:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40e264:	add	x8, x8, #0x298
  40e268:	ldr	w3, [x8]
  40e26c:	ldur	x8, [x29, #-208]
  40e270:	stur	x0, [x29, #-216]
  40e274:	mov	x0, x8
  40e278:	ldur	x1, [x29, #-216]
  40e27c:	bl	401d20 <fprintf@plt>
  40e280:	ldur	x8, [x29, #-80]
  40e284:	ldr	x9, [x8]
  40e288:	adrp	x10, 42a000 <ferror@plt+0x282b0>
  40e28c:	add	x10, x10, #0xb78
  40e290:	mov	x0, x10
  40e294:	stur	x9, [x29, #-224]
  40e298:	bl	401d10 <gettext@plt>
  40e29c:	ldur	x8, [x29, #-96]
  40e2a0:	ldr	w2, [x8]
  40e2a4:	adrp	x9, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40e2a8:	add	x9, x9, #0xab0
  40e2ac:	ldr	w3, [x9]
  40e2b0:	adrp	x9, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40e2b4:	add	x9, x9, #0xa70
  40e2b8:	ldr	w4, [x9]
  40e2bc:	ldur	x9, [x29, #-224]
  40e2c0:	stur	x0, [x29, #-232]
  40e2c4:	mov	x0, x9
  40e2c8:	ldur	x1, [x29, #-232]
  40e2cc:	bl	401d20 <fprintf@plt>
  40e2d0:	ldur	x8, [x29, #-80]
  40e2d4:	ldr	x9, [x8]
  40e2d8:	adrp	x10, 42a000 <ferror@plt+0x282b0>
  40e2dc:	add	x10, x10, #0xb97
  40e2e0:	mov	x0, x10
  40e2e4:	stur	x9, [x29, #-240]
  40e2e8:	bl	401d10 <gettext@plt>
  40e2ec:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40e2f0:	add	x8, x8, #0x298
  40e2f4:	ldr	w11, [x8]
  40e2f8:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40e2fc:	add	x8, x8, #0xaa0
  40e300:	ldr	w12, [x8]
  40e304:	add	w11, w11, w12
  40e308:	subs	w2, w11, #0x1
  40e30c:	ldur	x8, [x29, #-240]
  40e310:	stur	x0, [x29, #-248]
  40e314:	mov	x0, x8
  40e318:	ldur	x1, [x29, #-248]
  40e31c:	bl	401d20 <fprintf@plt>
  40e320:	ldur	x8, [x29, #-56]
  40e324:	ldr	w11, [x8]
  40e328:	cbnz	w11, 40e360 <ferror@plt+0xc610>
  40e32c:	ldur	x8, [x29, #-80]
  40e330:	ldr	x0, [x8]
  40e334:	adrp	x9, 42a000 <ferror@plt+0x282b0>
  40e338:	add	x9, x9, #0xba3
  40e33c:	stur	x0, [x29, #-256]
  40e340:	mov	x0, x9
  40e344:	bl	401d10 <gettext@plt>
  40e348:	ldur	x8, [x29, #-256]
  40e34c:	str	x0, [sp, #344]
  40e350:	mov	x0, x8
  40e354:	ldr	x1, [sp, #344]
  40e358:	bl	401d20 <fprintf@plt>
  40e35c:	b	40e3e4 <ferror@plt+0xc694>
  40e360:	ldur	x8, [x29, #-64]
  40e364:	ldr	w9, [x8]
  40e368:	cbnz	w9, 40e378 <ferror@plt+0xc628>
  40e36c:	ldur	x8, [x29, #-72]
  40e370:	ldr	w9, [x8]
  40e374:	cbz	w9, 40e3b4 <ferror@plt+0xc664>
  40e378:	ldur	x8, [x29, #-80]
  40e37c:	ldr	x0, [x8]
  40e380:	adrp	x9, 42a000 <ferror@plt+0x282b0>
  40e384:	add	x9, x9, #0xbb4
  40e388:	str	x0, [sp, #336]
  40e38c:	mov	x0, x9
  40e390:	bl	401d10 <gettext@plt>
  40e394:	ldur	x8, [x29, #-56]
  40e398:	ldr	w2, [x8]
  40e39c:	ldr	x9, [sp, #336]
  40e3a0:	str	x0, [sp, #328]
  40e3a4:	mov	x0, x9
  40e3a8:	ldr	x1, [sp, #328]
  40e3ac:	bl	401d20 <fprintf@plt>
  40e3b0:	b	40e3e4 <ferror@plt+0xc694>
  40e3b4:	ldur	x8, [x29, #-80]
  40e3b8:	ldr	x0, [x8]
  40e3bc:	adrp	x9, 42a000 <ferror@plt+0x282b0>
  40e3c0:	add	x9, x9, #0xbdc
  40e3c4:	str	x0, [sp, #320]
  40e3c8:	mov	x0, x9
  40e3cc:	bl	401d10 <gettext@plt>
  40e3d0:	ldr	x8, [sp, #320]
  40e3d4:	str	x0, [sp, #312]
  40e3d8:	mov	x0, x8
  40e3dc:	ldr	x1, [sp, #312]
  40e3e0:	bl	401d20 <fprintf@plt>
  40e3e4:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40e3e8:	add	x8, x8, #0xc48
  40e3ec:	ldr	w9, [x8]
  40e3f0:	cbz	w9, 40e424 <ferror@plt+0xc6d4>
  40e3f4:	ldur	x8, [x29, #-80]
  40e3f8:	ldr	x0, [x8]
  40e3fc:	adrp	x9, 42a000 <ferror@plt+0x282b0>
  40e400:	add	x9, x9, #0xc00
  40e404:	str	x0, [sp, #304]
  40e408:	mov	x0, x9
  40e40c:	bl	401d10 <gettext@plt>
  40e410:	ldr	x8, [sp, #304]
  40e414:	str	x0, [sp, #296]
  40e418:	mov	x0, x8
  40e41c:	ldr	x1, [sp, #296]
  40e420:	bl	401d20 <fprintf@plt>
  40e424:	ldur	x8, [x29, #-80]
  40e428:	ldr	x0, [x8]
  40e42c:	adrp	x9, 42a000 <ferror@plt+0x282b0>
  40e430:	add	x9, x9, #0xc23
  40e434:	str	x0, [sp, #288]
  40e438:	mov	x0, x9
  40e43c:	bl	401d10 <gettext@plt>
  40e440:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  40e444:	add	x8, x8, #0x59c
  40e448:	ldr	w2, [x8]
  40e44c:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40e450:	add	x8, x8, #0xab8
  40e454:	ldr	w3, [x8]
  40e458:	ldr	x8, [sp, #288]
  40e45c:	str	x0, [sp, #280]
  40e460:	mov	x0, x8
  40e464:	ldr	x1, [sp, #280]
  40e468:	bl	401d20 <fprintf@plt>
  40e46c:	ldur	x8, [x29, #-80]
  40e470:	ldr	x9, [x8]
  40e474:	adrp	x10, 42a000 <ferror@plt+0x282b0>
  40e478:	add	x10, x10, #0xc3d
  40e47c:	mov	x0, x10
  40e480:	str	x9, [sp, #272]
  40e484:	bl	401d10 <gettext@plt>
  40e488:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40e48c:	add	x8, x8, #0x280
  40e490:	ldr	w2, [x8]
  40e494:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40e498:	add	x8, x8, #0x2cc
  40e49c:	ldr	w3, [x8]
  40e4a0:	ldr	x8, [sp, #272]
  40e4a4:	str	x0, [sp, #264]
  40e4a8:	mov	x0, x8
  40e4ac:	ldr	x1, [sp, #264]
  40e4b0:	bl	401d20 <fprintf@plt>
  40e4b4:	ldur	x8, [x29, #-104]
  40e4b8:	ldr	w11, [x8]
  40e4bc:	cbnz	w11, 40e4f4 <ferror@plt+0xc7a4>
  40e4c0:	ldur	x8, [x29, #-80]
  40e4c4:	ldr	x0, [x8]
  40e4c8:	adrp	x9, 42a000 <ferror@plt+0x282b0>
  40e4cc:	add	x9, x9, #0xc6c
  40e4d0:	str	x0, [sp, #256]
  40e4d4:	mov	x0, x9
  40e4d8:	bl	401d10 <gettext@plt>
  40e4dc:	ldr	x8, [sp, #256]
  40e4e0:	str	x0, [sp, #248]
  40e4e4:	mov	x0, x8
  40e4e8:	ldr	x1, [sp, #248]
  40e4ec:	bl	401d20 <fprintf@plt>
  40e4f0:	b	40e57c <ferror@plt+0xc82c>
  40e4f4:	ldur	x8, [x29, #-80]
  40e4f8:	ldr	x0, [x8]
  40e4fc:	adrp	x9, 42a000 <ferror@plt+0x282b0>
  40e500:	add	x9, x9, #0xc84
  40e504:	str	x0, [sp, #240]
  40e508:	mov	x0, x9
  40e50c:	bl	401d10 <gettext@plt>
  40e510:	ldur	x8, [x29, #-104]
  40e514:	ldr	w2, [x8]
  40e518:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40e51c:	add	x9, x9, #0xa18
  40e520:	ldr	w3, [x9]
  40e524:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40e528:	add	x9, x9, #0x9d0
  40e52c:	ldr	x9, [x9]
  40e530:	ldrsw	x10, [x8]
  40e534:	ldr	w11, [x9, x10, lsl #2]
  40e538:	adrp	x9, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40e53c:	add	x9, x9, #0x288
  40e540:	ldr	x9, [x9]
  40e544:	ldrsw	x10, [x8]
  40e548:	ldr	w12, [x9, x10, lsl #2]
  40e54c:	add	w4, w11, w12
  40e550:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40e554:	add	x9, x9, #0x1bc
  40e558:	ldr	w5, [x9]
  40e55c:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40e560:	add	x9, x9, #0xb24
  40e564:	ldr	w6, [x9]
  40e568:	ldr	x9, [sp, #240]
  40e56c:	str	x0, [sp, #232]
  40e570:	mov	x0, x9
  40e574:	ldr	x1, [sp, #232]
  40e578:	bl	401d20 <fprintf@plt>
  40e57c:	ldur	x8, [x29, #-80]
  40e580:	ldr	x0, [x8]
  40e584:	adrp	x9, 42a000 <ferror@plt+0x282b0>
  40e588:	add	x9, x9, #0xcc8
  40e58c:	str	x0, [sp, #224]
  40e590:	mov	x0, x9
  40e594:	bl	401d10 <gettext@plt>
  40e598:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40e59c:	add	x8, x8, #0x2d0
  40e5a0:	ldr	w2, [x8]
  40e5a4:	ldr	x8, [sp, #224]
  40e5a8:	str	x0, [sp, #216]
  40e5ac:	mov	x0, x8
  40e5b0:	ldr	x1, [sp, #216]
  40e5b4:	bl	401d20 <fprintf@plt>
  40e5b8:	ldur	x8, [x29, #-80]
  40e5bc:	ldr	x9, [x8]
  40e5c0:	adrp	x10, 42a000 <ferror@plt+0x282b0>
  40e5c4:	add	x10, x10, #0xcec
  40e5c8:	mov	x0, x10
  40e5cc:	str	x9, [sp, #208]
  40e5d0:	bl	401d10 <gettext@plt>
  40e5d4:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40e5d8:	add	x8, x8, #0x9ec
  40e5dc:	ldr	w2, [x8]
  40e5e0:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40e5e4:	add	x8, x8, #0x9d8
  40e5e8:	ldr	w3, [x8]
  40e5ec:	ldr	x8, [sp, #208]
  40e5f0:	str	x0, [sp, #200]
  40e5f4:	mov	x0, x8
  40e5f8:	ldr	x1, [sp, #200]
  40e5fc:	bl	401d20 <fprintf@plt>
  40e600:	ldur	x8, [x29, #-72]
  40e604:	ldr	w11, [x8]
  40e608:	cbz	w11, 40e65c <ferror@plt+0xc90c>
  40e60c:	ldur	x8, [x29, #-96]
  40e610:	ldr	w9, [x8]
  40e614:	ldur	x10, [x29, #-120]
  40e618:	ldr	w11, [x10]
  40e61c:	mul	w9, w9, w11
  40e620:	stur	w9, [x29, #-8]
  40e624:	ldur	x12, [x29, #-80]
  40e628:	ldr	x0, [x12]
  40e62c:	adrp	x13, 42a000 <ferror@plt+0x282b0>
  40e630:	add	x13, x13, #0xd12
  40e634:	str	x0, [sp, #192]
  40e638:	mov	x0, x13
  40e63c:	bl	401d10 <gettext@plt>
  40e640:	ldur	w2, [x29, #-8]
  40e644:	ldr	x8, [sp, #192]
  40e648:	str	x0, [sp, #184]
  40e64c:	mov	x0, x8
  40e650:	ldr	x1, [sp, #184]
  40e654:	bl	401d20 <fprintf@plt>
  40e658:	b	40e854 <ferror@plt+0xcb04>
  40e65c:	ldur	x8, [x29, #-96]
  40e660:	ldr	w9, [x8]
  40e664:	ldur	x10, [x29, #-112]
  40e668:	ldr	w11, [x10]
  40e66c:	add	w9, w9, w11
  40e670:	mov	w11, #0x2                   	// #2
  40e674:	mul	w9, w11, w9
  40e678:	adrp	x12, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40e67c:	add	x12, x12, #0xc24
  40e680:	ldr	w13, [x12]
  40e684:	mul	w11, w11, w13
  40e688:	add	w9, w9, w11
  40e68c:	stur	w9, [x29, #-8]
  40e690:	ldur	x14, [x29, #-80]
  40e694:	ldr	x0, [x14]
  40e698:	adrp	x15, 42a000 <ferror@plt+0x282b0>
  40e69c:	add	x15, x15, #0xd26
  40e6a0:	str	x0, [sp, #176]
  40e6a4:	mov	x0, x15
  40e6a8:	str	x12, [sp, #168]
  40e6ac:	bl	401d10 <gettext@plt>
  40e6b0:	ldur	x8, [x29, #-96]
  40e6b4:	ldr	w9, [x8]
  40e6b8:	ldur	x10, [x29, #-112]
  40e6bc:	ldr	w11, [x10]
  40e6c0:	add	w2, w9, w11
  40e6c4:	adrp	x12, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40e6c8:	add	x12, x12, #0xab0
  40e6cc:	ldr	w3, [x12]
  40e6d0:	ldr	x12, [sp, #176]
  40e6d4:	str	x0, [sp, #160]
  40e6d8:	mov	x0, x12
  40e6dc:	ldr	x1, [sp, #160]
  40e6e0:	bl	401d20 <fprintf@plt>
  40e6e4:	ldur	x8, [x29, #-80]
  40e6e8:	ldr	x10, [x8]
  40e6ec:	adrp	x12, 42a000 <ferror@plt+0x282b0>
  40e6f0:	add	x12, x12, #0xd48
  40e6f4:	mov	x0, x12
  40e6f8:	str	x10, [sp, #152]
  40e6fc:	bl	401d10 <gettext@plt>
  40e700:	ldr	x8, [sp, #168]
  40e704:	ldr	w2, [x8]
  40e708:	adrp	x10, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40e70c:	add	x10, x10, #0x2ac
  40e710:	ldr	w3, [x10]
  40e714:	adrp	x10, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40e718:	add	x10, x10, #0xab4
  40e71c:	ldr	w4, [x10]
  40e720:	ldr	x10, [sp, #152]
  40e724:	str	x0, [sp, #144]
  40e728:	mov	x0, x10
  40e72c:	ldr	x1, [sp, #144]
  40e730:	bl	401d20 <fprintf@plt>
  40e734:	ldur	x8, [x29, #-80]
  40e738:	ldr	x10, [x8]
  40e73c:	adrp	x12, 42a000 <ferror@plt+0x282b0>
  40e740:	add	x12, x12, #0xd73
  40e744:	mov	x0, x12
  40e748:	str	x10, [sp, #136]
  40e74c:	bl	401d10 <gettext@plt>
  40e750:	ldur	x8, [x29, #-112]
  40e754:	ldr	w9, [x8]
  40e758:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40e75c:	add	x10, x10, #0xa08
  40e760:	ldr	w11, [x10]
  40e764:	mul	w2, w9, w11
  40e768:	adrp	x10, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40e76c:	add	x10, x10, #0xae0
  40e770:	ldr	w3, [x10]
  40e774:	ldr	w9, [x8]
  40e778:	ldur	x10, [x29, #-120]
  40e77c:	ldr	w11, [x10]
  40e780:	mul	w4, w9, w11
  40e784:	ldr	x12, [sp, #136]
  40e788:	str	x0, [sp, #128]
  40e78c:	mov	x0, x12
  40e790:	ldr	x1, [sp, #128]
  40e794:	bl	401d20 <fprintf@plt>
  40e798:	ldur	x8, [x29, #-80]
  40e79c:	ldr	x10, [x8]
  40e7a0:	adrp	x12, 42a000 <ferror@plt+0x282b0>
  40e7a4:	add	x12, x12, #0xda7
  40e7a8:	mov	x0, x12
  40e7ac:	str	x10, [sp, #120]
  40e7b0:	bl	401d10 <gettext@plt>
  40e7b4:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40e7b8:	add	x8, x8, #0xc58
  40e7bc:	ldr	w2, [x8]
  40e7c0:	ldr	x8, [sp, #120]
  40e7c4:	str	x0, [sp, #112]
  40e7c8:	mov	x0, x8
  40e7cc:	ldr	x1, [sp, #112]
  40e7d0:	bl	401d20 <fprintf@plt>
  40e7d4:	ldur	x8, [x29, #-80]
  40e7d8:	ldr	x10, [x8]
  40e7dc:	adrp	x12, 42a000 <ferror@plt+0x282b0>
  40e7e0:	add	x12, x12, #0xdc1
  40e7e4:	mov	x0, x12
  40e7e8:	str	x10, [sp, #104]
  40e7ec:	bl	401d10 <gettext@plt>
  40e7f0:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40e7f4:	add	x8, x8, #0xc80
  40e7f8:	ldr	w2, [x8]
  40e7fc:	ldr	x8, [sp, #104]
  40e800:	str	x0, [sp, #96]
  40e804:	mov	x0, x8
  40e808:	ldr	x1, [sp, #96]
  40e80c:	bl	401d20 <fprintf@plt>
  40e810:	ldur	x8, [x29, #-80]
  40e814:	ldr	x10, [x8]
  40e818:	adrp	x12, 42a000 <ferror@plt+0x282b0>
  40e81c:	add	x12, x12, #0xdd6
  40e820:	mov	x0, x12
  40e824:	str	x10, [sp, #88]
  40e828:	bl	401d10 <gettext@plt>
  40e82c:	ldur	x8, [x29, #-112]
  40e830:	ldr	w2, [x8]
  40e834:	adrp	x10, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40e838:	add	x10, x10, #0xabc
  40e83c:	ldr	w3, [x10]
  40e840:	ldr	x10, [sp, #88]
  40e844:	str	x0, [sp, #80]
  40e848:	mov	x0, x10
  40e84c:	ldr	x1, [sp, #80]
  40e850:	bl	401d20 <fprintf@plt>
  40e854:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40e858:	add	x8, x8, #0x2ac
  40e85c:	ldr	w9, [x8]
  40e860:	cbz	w9, 40e8b8 <ferror@plt+0xcb68>
  40e864:	ldur	w8, [x29, #-8]
  40e868:	ldur	x9, [x29, #-88]
  40e86c:	ldr	w10, [x9]
  40e870:	add	w8, w8, w10
  40e874:	stur	w8, [x29, #-8]
  40e878:	ldur	x11, [x29, #-80]
  40e87c:	ldr	x0, [x11]
  40e880:	adrp	x12, 42a000 <ferror@plt+0x282b0>
  40e884:	add	x12, x12, #0xdf7
  40e888:	str	x0, [sp, #72]
  40e88c:	mov	x0, x12
  40e890:	bl	401d10 <gettext@plt>
  40e894:	ldur	x9, [x29, #-120]
  40e898:	ldr	w2, [x9]
  40e89c:	ldur	x11, [x29, #-88]
  40e8a0:	ldr	w3, [x11]
  40e8a4:	ldr	x12, [sp, #72]
  40e8a8:	str	x0, [sp, #64]
  40e8ac:	mov	x0, x12
  40e8b0:	ldr	x1, [sp, #64]
  40e8b4:	bl	401d20 <fprintf@plt>
  40e8b8:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  40e8bc:	add	x8, x8, #0x588
  40e8c0:	ldr	w9, [x8]
  40e8c4:	cbz	w9, 40e920 <ferror@plt+0xcbd0>
  40e8c8:	ldur	w8, [x29, #-8]
  40e8cc:	ldur	x9, [x29, #-120]
  40e8d0:	ldr	w10, [x9]
  40e8d4:	add	w8, w8, w10
  40e8d8:	stur	w8, [x29, #-8]
  40e8dc:	ldur	x11, [x29, #-80]
  40e8e0:	ldr	x0, [x11]
  40e8e4:	adrp	x12, 42a000 <ferror@plt+0x282b0>
  40e8e8:	add	x12, x12, #0xe1c
  40e8ec:	str	x0, [sp, #56]
  40e8f0:	mov	x0, x12
  40e8f4:	bl	401d10 <gettext@plt>
  40e8f8:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40e8fc:	add	x9, x9, #0xa08
  40e900:	ldr	w2, [x9]
  40e904:	ldur	x9, [x29, #-88]
  40e908:	ldr	w3, [x9]
  40e90c:	ldr	x11, [sp, #56]
  40e910:	str	x0, [sp, #48]
  40e914:	mov	x0, x11
  40e918:	ldr	x1, [sp, #48]
  40e91c:	bl	401d20 <fprintf@plt>
  40e920:	ldur	x8, [x29, #-80]
  40e924:	ldr	x0, [x8]
  40e928:	adrp	x9, 42a000 <ferror@plt+0x282b0>
  40e92c:	add	x9, x9, #0xe46
  40e930:	str	x0, [sp, #40]
  40e934:	mov	x0, x9
  40e938:	bl	401d10 <gettext@plt>
  40e93c:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  40e940:	add	x8, x8, #0x168
  40e944:	ldr	w2, [x8]
  40e948:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40e94c:	add	x8, x8, #0xaac
  40e950:	ldr	w3, [x8]
  40e954:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40e958:	add	x8, x8, #0x9f8
  40e95c:	ldr	w4, [x8]
  40e960:	ldr	x8, [sp, #40]
  40e964:	str	x0, [sp, #32]
  40e968:	mov	x0, x8
  40e96c:	ldr	x1, [sp, #32]
  40e970:	bl	401d20 <fprintf@plt>
  40e974:	ldur	x8, [x29, #-80]
  40e978:	ldr	x9, [x8]
  40e97c:	adrp	x10, 42a000 <ferror@plt+0x282b0>
  40e980:	add	x10, x10, #0xe76
  40e984:	mov	x0, x10
  40e988:	str	x9, [sp, #24]
  40e98c:	bl	401d10 <gettext@plt>
  40e990:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40e994:	add	x8, x8, #0xfb0
  40e998:	ldr	w2, [x8]
  40e99c:	ldr	x8, [sp, #24]
  40e9a0:	str	x0, [sp, #16]
  40e9a4:	mov	x0, x8
  40e9a8:	ldr	x1, [sp, #16]
  40e9ac:	bl	401d20 <fprintf@plt>
  40e9b0:	ldur	x8, [x29, #-80]
  40e9b4:	ldr	x9, [x8]
  40e9b8:	adrp	x10, 42a000 <ferror@plt+0x282b0>
  40e9bc:	add	x10, x10, #0xe99
  40e9c0:	mov	x0, x10
  40e9c4:	str	x9, [sp, #8]
  40e9c8:	bl	401d10 <gettext@plt>
  40e9cc:	ldur	w2, [x29, #-8]
  40e9d0:	ldr	x8, [sp, #8]
  40e9d4:	str	x0, [sp]
  40e9d8:	mov	x0, x8
  40e9dc:	ldr	x1, [sp]
  40e9e0:	bl	401d20 <fprintf@plt>
  40e9e4:	ldur	w8, [x29, #-4]
  40e9e8:	add	w1, w8, #0x1
  40e9ec:	adrp	x0, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40e9f0:	add	x0, x0, #0xae8
  40e9f4:	bl	401c60 <longjmp@plt>
  40e9f8:	sub	sp, sp, #0x40
  40e9fc:	stp	x29, x30, [sp, #48]
  40ea00:	add	x29, sp, #0x30
  40ea04:	mov	w8, wzr
  40ea08:	mov	w9, #0x5                   	// #5
  40ea0c:	adrp	x10, 442000 <ferror@plt+0x402b0>
  40ea10:	add	x10, x10, #0xb75
  40ea14:	adrp	x11, 42a000 <ferror@plt+0x282b0>
  40ea18:	add	x11, x11, #0x5e8
  40ea1c:	adrp	x12, 42a000 <ferror@plt+0x282b0>
  40ea20:	add	x12, x12, #0x67e
  40ea24:	stur	wzr, [x29, #-4]
  40ea28:	stur	w0, [x29, #-8]
  40ea2c:	stur	x1, [x29, #-16]
  40ea30:	mov	w0, w9
  40ea34:	mov	x1, x10
  40ea38:	stur	w8, [x29, #-20]
  40ea3c:	str	x10, [sp, #16]
  40ea40:	str	x11, [sp, #8]
  40ea44:	str	x12, [sp]
  40ea48:	bl	401d40 <setlocale@plt>
  40ea4c:	ldur	w8, [x29, #-20]
  40ea50:	mov	w0, w8
  40ea54:	ldr	x1, [sp, #16]
  40ea58:	bl	401d40 <setlocale@plt>
  40ea5c:	ldr	x10, [sp, #8]
  40ea60:	mov	x0, x10
  40ea64:	bl	401b20 <textdomain@plt>
  40ea68:	ldr	x10, [sp, #8]
  40ea6c:	mov	x0, x10
  40ea70:	ldr	x1, [sp]
  40ea74:	bl	401a10 <bindtextdomain@plt>
  40ea78:	ldur	w8, [x29, #-8]
  40ea7c:	ldur	x1, [x29, #-16]
  40ea80:	mov	w0, w8
  40ea84:	bl	40bd6c <ferror@plt+0xa01c>
  40ea88:	ldp	x29, x30, [sp, #48]
  40ea8c:	add	sp, sp, #0x40
  40ea90:	ret
  40ea94:	stp	x29, x30, [sp, #-64]!
  40ea98:	str	x28, [sp, #16]
  40ea9c:	stp	x22, x21, [sp, #32]
  40eaa0:	stp	x20, x19, [sp, #48]
  40eaa4:	mov	x29, sp
  40eaa8:	sub	sp, sp, #0x220
  40eaac:	mov	x8, xzr
  40eab0:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40eab4:	add	x9, x9, #0xa44
  40eab8:	adrp	x10, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40eabc:	add	x10, x10, #0xc38
  40eac0:	adrp	x11, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40eac4:	add	x11, x11, #0x9dc
  40eac8:	adrp	x12, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40eacc:	add	x12, x12, #0xaa4
  40ead0:	adrp	x13, 467000 <stdin@@GLIBC_2.17+0x42f0>
  40ead4:	add	x13, x13, #0x58c
  40ead8:	adrp	x14, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40eadc:	add	x14, x14, #0xc84
  40eae0:	adrp	x15, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40eae4:	add	x15, x15, #0xa88
  40eae8:	adrp	x16, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40eaec:	add	x16, x16, #0xc20
  40eaf0:	adrp	x17, 467000 <stdin@@GLIBC_2.17+0x42f0>
  40eaf4:	add	x17, x17, #0x590
  40eaf8:	adrp	x18, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40eafc:	add	x18, x18, #0xad0
  40eb00:	adrp	x0, 467000 <stdin@@GLIBC_2.17+0x42f0>
  40eb04:	add	x0, x0, #0x5a0
  40eb08:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40eb0c:	add	x1, x1, #0x108
  40eb10:	adrp	x2, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40eb14:	add	x2, x2, #0x278
  40eb18:	adrp	x3, 462000 <ferror@plt+0x602b0>
  40eb1c:	add	x3, x3, #0xe60
  40eb20:	adrp	x4, 462000 <ferror@plt+0x602b0>
  40eb24:	add	x4, x4, #0xd08
  40eb28:	adrp	x5, 462000 <ferror@plt+0x602b0>
  40eb2c:	add	x5, x5, #0xe30
  40eb30:	adrp	x6, 42a000 <ferror@plt+0x282b0>
  40eb34:	add	x6, x6, #0x867
  40eb38:	adrp	x7, 462000 <ferror@plt+0x602b0>
  40eb3c:	add	x7, x7, #0xe78
  40eb40:	adrp	x19, 462000 <ferror@plt+0x602b0>
  40eb44:	add	x19, x19, #0xe80
  40eb48:	adrp	x20, 463000 <stdin@@GLIBC_2.17+0x2f0>
  40eb4c:	add	x20, x20, #0x690
  40eb50:	adrp	x21, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40eb54:	add	x21, x21, #0x148
  40eb58:	stur	x8, [x29, #-16]
  40eb5c:	ldr	w22, [x9]
  40eb60:	str	x10, [sp, #216]
  40eb64:	str	x11, [sp, #208]
  40eb68:	str	x12, [sp, #200]
  40eb6c:	str	x13, [sp, #192]
  40eb70:	str	x14, [sp, #184]
  40eb74:	str	x15, [sp, #176]
  40eb78:	str	x16, [sp, #168]
  40eb7c:	str	x17, [sp, #160]
  40eb80:	str	x18, [sp, #152]
  40eb84:	str	x0, [sp, #144]
  40eb88:	str	x1, [sp, #136]
  40eb8c:	str	x2, [sp, #128]
  40eb90:	str	x3, [sp, #120]
  40eb94:	str	x4, [sp, #112]
  40eb98:	str	x5, [sp, #104]
  40eb9c:	str	x6, [sp, #96]
  40eba0:	str	x7, [sp, #88]
  40eba4:	str	x19, [sp, #80]
  40eba8:	str	x20, [sp, #72]
  40ebac:	str	x21, [sp, #64]
  40ebb0:	cbz	w22, 40ec44 <ferror@plt+0xcef4>
  40ebb4:	ldr	x8, [sp, #216]
  40ebb8:	ldr	w9, [x8]
  40ebbc:	cbz	w9, 40ebd0 <ferror@plt+0xce80>
  40ebc0:	adrp	x0, 42a000 <ferror@plt+0x282b0>
  40ebc4:	add	x0, x0, #0x690
  40ebc8:	bl	401d10 <gettext@plt>
  40ebcc:	bl	410880 <ferror@plt+0xeb30>
  40ebd0:	ldr	x8, [sp, #208]
  40ebd4:	ldr	w9, [x8]
  40ebd8:	cbnz	w9, 40ebe8 <ferror@plt+0xce98>
  40ebdc:	ldr	x8, [sp, #200]
  40ebe0:	ldr	w9, [x8]
  40ebe4:	cbz	w9, 40ebf8 <ferror@plt+0xcea8>
  40ebe8:	adrp	x0, 42a000 <ferror@plt+0x282b0>
  40ebec:	add	x0, x0, #0x6ac
  40ebf0:	bl	401d10 <gettext@plt>
  40ebf4:	bl	410880 <ferror@plt+0xeb30>
  40ebf8:	ldr	x8, [sp, #192]
  40ebfc:	ldr	w9, [x8]
  40ec00:	cbnz	w9, 40ec10 <ferror@plt+0xcec0>
  40ec04:	ldr	x8, [sp, #184]
  40ec08:	ldr	w9, [x8]
  40ec0c:	cbz	w9, 40ec20 <ferror@plt+0xced0>
  40ec10:	adrp	x0, 42a000 <ferror@plt+0x282b0>
  40ec14:	add	x0, x0, #0x6ce
  40ec18:	bl	401d10 <gettext@plt>
  40ec1c:	bl	410880 <ferror@plt+0xeb30>
  40ec20:	mov	w8, #0x1                   	// #1
  40ec24:	ldr	x9, [sp, #176]
  40ec28:	str	w8, [x9]
  40ec2c:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40ec30:	add	x10, x10, #0xa30
  40ec34:	str	w8, [x10]
  40ec38:	adrp	x10, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40ec3c:	add	x10, x10, #0xc44
  40ec40:	str	wzr, [x10]
  40ec44:	ldr	x8, [sp, #168]
  40ec48:	ldr	w9, [x8]
  40ec4c:	mov	w10, #0xffffffff            	// #-1
  40ec50:	cmp	w9, w10
  40ec54:	b.ne	40ec9c <ferror@plt+0xcf4c>  // b.any
  40ec58:	ldr	x8, [sp, #208]
  40ec5c:	ldr	w9, [x8]
  40ec60:	cbnz	w9, 40ec70 <ferror@plt+0xcf20>
  40ec64:	ldr	x8, [sp, #200]
  40ec68:	ldr	w9, [x8]
  40ec6c:	cbz	w9, 40ec90 <ferror@plt+0xcf40>
  40ec70:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40ec74:	add	x8, x8, #0x2ac
  40ec78:	ldr	w9, [x8]
  40ec7c:	cbnz	w9, 40ec90 <ferror@plt+0xcf40>
  40ec80:	mov	w8, #0x80                  	// #128
  40ec84:	ldr	x9, [sp, #168]
  40ec88:	str	w8, [x9]
  40ec8c:	b	40ec9c <ferror@plt+0xcf4c>
  40ec90:	mov	w8, #0x100                 	// #256
  40ec94:	ldr	x9, [sp, #168]
  40ec98:	str	w8, [x9]
  40ec9c:	ldr	x8, [sp, #160]
  40eca0:	ldr	w9, [x8]
  40eca4:	mov	w10, #0xffffffff            	// #-1
  40eca8:	cmp	w9, w10
  40ecac:	b.ne	40ece0 <ferror@plt+0xcf90>  // b.any
  40ecb0:	ldr	x8, [sp, #208]
  40ecb4:	ldr	w9, [x8]
  40ecb8:	cbnz	w9, 40ecc8 <ferror@plt+0xcf78>
  40ecbc:	ldr	x8, [sp, #200]
  40ecc0:	ldr	w9, [x8]
  40ecc4:	cbz	w9, 40ecd4 <ferror@plt+0xcf84>
  40ecc8:	ldr	x8, [sp, #160]
  40eccc:	str	wzr, [x8]
  40ecd0:	b	40ece0 <ferror@plt+0xcf90>
  40ecd4:	mov	w8, #0x1                   	// #1
  40ecd8:	ldr	x9, [sp, #160]
  40ecdc:	str	w8, [x9]
  40ece0:	ldr	x8, [sp, #208]
  40ece4:	ldr	w9, [x8]
  40ece8:	cbnz	w9, 40ecf8 <ferror@plt+0xcfa8>
  40ecec:	ldr	x8, [sp, #200]
  40ecf0:	ldr	w9, [x8]
  40ecf4:	cbz	w9, 40ed7c <ferror@plt+0xd02c>
  40ecf8:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  40ecfc:	add	x8, x8, #0x588
  40ed00:	ldr	w9, [x8]
  40ed04:	cbz	w9, 40ed18 <ferror@plt+0xcfc8>
  40ed08:	adrp	x0, 42a000 <ferror@plt+0x282b0>
  40ed0c:	add	x0, x0, #0x705
  40ed10:	bl	401d10 <gettext@plt>
  40ed14:	bl	410880 <ferror@plt+0xeb30>
  40ed18:	ldr	x8, [sp, #160]
  40ed1c:	ldr	w9, [x8]
  40ed20:	cbz	w9, 40ed34 <ferror@plt+0xcfe4>
  40ed24:	adrp	x0, 42a000 <ferror@plt+0x282b0>
  40ed28:	add	x0, x0, #0x72f
  40ed2c:	bl	401d10 <gettext@plt>
  40ed30:	bl	410880 <ferror@plt+0xeb30>
  40ed34:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40ed38:	add	x8, x8, #0xa44
  40ed3c:	ldr	w9, [x8]
  40ed40:	cbz	w9, 40ed54 <ferror@plt+0xd004>
  40ed44:	adrp	x0, 42a000 <ferror@plt+0x282b0>
  40ed48:	add	x0, x0, #0x74f
  40ed4c:	bl	401d10 <gettext@plt>
  40ed50:	bl	410880 <ferror@plt+0xeb30>
  40ed54:	ldr	x8, [sp, #208]
  40ed58:	ldr	w9, [x8]
  40ed5c:	cbz	w9, 40ed7c <ferror@plt+0xd02c>
  40ed60:	ldr	x8, [sp, #200]
  40ed64:	ldr	w9, [x8]
  40ed68:	cbz	w9, 40ed7c <ferror@plt+0xd02c>
  40ed6c:	adrp	x0, 42a000 <ferror@plt+0x282b0>
  40ed70:	add	x0, x0, #0x784
  40ed74:	bl	401d10 <gettext@plt>
  40ed78:	bl	410880 <ferror@plt+0xeb30>
  40ed7c:	ldr	x8, [sp, #216]
  40ed80:	ldr	w9, [x8]
  40ed84:	cbz	w9, 40eda4 <ferror@plt+0xd054>
  40ed88:	ldr	x8, [sp, #200]
  40ed8c:	ldr	w9, [x8]
  40ed90:	cbz	w9, 40eda4 <ferror@plt+0xd054>
  40ed94:	adrp	x0, 42a000 <ferror@plt+0x282b0>
  40ed98:	add	x0, x0, #0x7a7
  40ed9c:	bl	401d10 <gettext@plt>
  40eda0:	bl	410880 <ferror@plt+0xeb30>
  40eda4:	ldr	x8, [sp, #216]
  40eda8:	ldr	w9, [x8]
  40edac:	cbz	w9, 40edd4 <ferror@plt+0xd084>
  40edb0:	ldr	x8, [sp, #176]
  40edb4:	ldr	w9, [x8]
  40edb8:	cbz	w9, 40edd4 <ferror@plt+0xd084>
  40edbc:	adrp	x0, 42a000 <ferror@plt+0x282b0>
  40edc0:	add	x0, x0, #0x7c4
  40edc4:	bl	401d10 <gettext@plt>
  40edc8:	bl	4164f0 <ferror@plt+0x147a0>
  40edcc:	ldr	x8, [sp, #176]
  40edd0:	str	wzr, [x8]
  40edd4:	ldr	x8, [sp, #216]
  40edd8:	ldr	w9, [x8]
  40eddc:	cbz	w9, 40edfc <ferror@plt+0xd0ac>
  40ede0:	ldr	x8, [sp, #192]
  40ede4:	ldr	w9, [x8]
  40ede8:	cbz	w9, 40edfc <ferror@plt+0xd0ac>
  40edec:	adrp	x0, 42a000 <ferror@plt+0x282b0>
  40edf0:	add	x0, x0, #0x7e7
  40edf4:	bl	401d10 <gettext@plt>
  40edf8:	bl	410880 <ferror@plt+0xeb30>
  40edfc:	ldr	x8, [sp, #216]
  40ee00:	ldr	w9, [x8]
  40ee04:	cbz	w9, 40ee24 <ferror@plt+0xd0d4>
  40ee08:	ldr	x8, [sp, #184]
  40ee0c:	ldr	w9, [x8]
  40ee10:	cbz	w9, 40ee24 <ferror@plt+0xd0d4>
  40ee14:	adrp	x0, 42a000 <ferror@plt+0x282b0>
  40ee18:	add	x0, x0, #0x81a
  40ee1c:	bl	401d10 <gettext@plt>
  40ee20:	bl	410880 <ferror@plt+0xeb30>
  40ee24:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40ee28:	add	x8, x8, #0x2ac
  40ee2c:	ldr	w9, [x8]
  40ee30:	cbz	w9, 40eea8 <ferror@plt+0xd158>
  40ee34:	ldr	x8, [sp, #152]
  40ee38:	str	wzr, [x8, #4]
  40ee3c:	mov	w9, #0x2                   	// #2
  40ee40:	stur	w9, [x29, #-4]
  40ee44:	ldur	w8, [x29, #-4]
  40ee48:	ldr	x9, [sp, #168]
  40ee4c:	ldr	w10, [x9]
  40ee50:	cmp	w8, w10
  40ee54:	b.gt	40ee90 <ferror@plt+0xd140>
  40ee58:	ldur	w8, [x29, #-4]
  40ee5c:	subs	w8, w8, #0x1
  40ee60:	ldursw	x9, [x29, #-4]
  40ee64:	ldr	x10, [sp, #152]
  40ee68:	str	w8, [x10, x9, lsl #2]
  40ee6c:	ldur	w8, [x29, #-4]
  40ee70:	ldur	w11, [x29, #-4]
  40ee74:	subs	w11, w11, #0x1
  40ee78:	ldr	x9, [sp, #144]
  40ee7c:	str	w8, [x9, w11, sxtw #2]
  40ee80:	ldur	w8, [x29, #-4]
  40ee84:	add	w8, w8, #0x1
  40ee88:	stur	w8, [x29, #-4]
  40ee8c:	b	40ee44 <ferror@plt+0xd0f4>
  40ee90:	ldr	x8, [sp, #168]
  40ee94:	ldrsw	x9, [x8]
  40ee98:	mov	w10, wzr
  40ee9c:	ldr	x11, [sp, #144]
  40eea0:	str	w10, [x11, x9, lsl #2]
  40eea4:	b	40eef4 <ferror@plt+0xd1a4>
  40eea8:	mov	w8, #0x1                   	// #1
  40eeac:	stur	w8, [x29, #-4]
  40eeb0:	ldur	w8, [x29, #-4]
  40eeb4:	ldr	x9, [sp, #168]
  40eeb8:	ldr	w10, [x9]
  40eebc:	cmp	w8, w10
  40eec0:	b.gt	40eef4 <ferror@plt+0xd1a4>
  40eec4:	ldur	w8, [x29, #-4]
  40eec8:	ldursw	x9, [x29, #-4]
  40eecc:	ldr	x10, [sp, #152]
  40eed0:	str	w8, [x10, x9, lsl #2]
  40eed4:	ldursw	x9, [x29, #-4]
  40eed8:	mov	w8, #0xffff8001            	// #-32767
  40eedc:	ldr	x11, [sp, #144]
  40eee0:	str	w8, [x11, x9, lsl #2]
  40eee4:	ldur	w8, [x29, #-4]
  40eee8:	add	w8, w8, #0x1
  40eeec:	stur	w8, [x29, #-4]
  40eef0:	b	40eeb0 <ferror@plt+0xd160>
  40eef4:	adrp	x8, 462000 <ferror@plt+0x602b0>
  40eef8:	add	x8, x8, #0xe70
  40eefc:	ldr	x8, [x8]
  40ef00:	cbz	x8, 40ef20 <ferror@plt+0xd1d0>
  40ef04:	adrp	x8, 462000 <ferror@plt+0x602b0>
  40ef08:	add	x8, x8, #0xe70
  40ef0c:	ldr	x2, [x8]
  40ef10:	ldr	x0, [sp, #136]
  40ef14:	adrp	x1, 432000 <ferror@plt+0x302b0>
  40ef18:	add	x1, x1, #0xe01
  40ef1c:	bl	402470 <ferror@plt+0x720>
  40ef20:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40ef24:	add	x8, x8, #0xab8
  40ef28:	ldr	w9, [x8]
  40ef2c:	cbnz	w9, 40eff0 <ferror@plt+0xd2a0>
  40ef30:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40ef34:	add	x8, x8, #0xc68
  40ef38:	ldr	w9, [x8]
  40ef3c:	cbnz	w9, 40efa0 <ferror@plt+0xd250>
  40ef40:	ldr	x8, [sp, #216]
  40ef44:	ldr	w9, [x8]
  40ef48:	cbz	w9, 40ef5c <ferror@plt+0xd20c>
  40ef4c:	adrp	x8, 42a000 <ferror@plt+0x282b0>
  40ef50:	add	x8, x8, #0x84a
  40ef54:	stur	x8, [x29, #-32]
  40ef58:	b	40ef68 <ferror@plt+0xd218>
  40ef5c:	adrp	x8, 442000 <ferror@plt+0x402b0>
  40ef60:	add	x8, x8, #0xb84
  40ef64:	stur	x8, [x29, #-32]
  40ef68:	ldr	x8, [sp, #128]
  40ef6c:	ldr	x3, [x8]
  40ef70:	ldur	x4, [x29, #-32]
  40ef74:	adrp	x9, 462000 <ferror@plt+0x602b0>
  40ef78:	add	x9, x9, #0xe8c
  40ef7c:	mov	x0, x9
  40ef80:	mov	x1, #0x800                 	// #2048
  40ef84:	adrp	x2, 42a000 <ferror@plt+0x282b0>
  40ef88:	add	x2, x2, #0x5b0
  40ef8c:	str	x9, [sp, #56]
  40ef90:	bl	401970 <snprintf@plt>
  40ef94:	ldr	x8, [sp, #56]
  40ef98:	ldr	x9, [sp, #120]
  40ef9c:	str	x8, [x9]
  40efa0:	ldr	x8, [sp, #120]
  40efa4:	ldr	x0, [x8]
  40efa8:	ldr	x9, [sp, #112]
  40efac:	ldr	x2, [x9]
  40efb0:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  40efb4:	add	x1, x1, #0x84d
  40efb8:	bl	401bb0 <freopen@plt>
  40efbc:	stur	x0, [x29, #-24]
  40efc0:	ldur	x8, [x29, #-24]
  40efc4:	cbnz	x8, 40efe0 <ferror@plt+0xd290>
  40efc8:	adrp	x0, 42a000 <ferror@plt+0x282b0>
  40efcc:	add	x0, x0, #0x850
  40efd0:	bl	401d10 <gettext@plt>
  40efd4:	ldr	x8, [sp, #120]
  40efd8:	ldr	x1, [x8]
  40efdc:	bl	410418 <ferror@plt+0xe6c8>
  40efe0:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x2f0>
  40efe4:	add	x8, x8, #0x68c
  40efe8:	mov	w9, #0x1                   	// #1
  40efec:	str	w9, [x8]
  40eff0:	adrp	x8, 462000 <ferror@plt+0x602b0>
  40eff4:	add	x8, x8, #0xe68
  40eff8:	ldr	x2, [x8]
  40effc:	mov	x8, xzr
  40f000:	mov	x0, x8
  40f004:	adrp	x1, 406000 <ferror@plt+0x42b0>
  40f008:	add	x1, x1, #0x3d4
  40f00c:	bl	405fe4 <ferror@plt+0x4294>
  40f010:	ldr	x8, [sp, #104]
  40f014:	str	x0, [x8]
  40f018:	adrp	x0, 42a000 <ferror@plt+0x282b0>
  40f01c:	add	x0, x0, #0x864
  40f020:	bl	401ce0 <getenv@plt>
  40f024:	stur	x0, [x29, #-16]
  40f028:	cbnz	x0, 40f1b0 <ferror@plt+0xd460>
  40f02c:	ldr	x8, [sp, #96]
  40f030:	stur	x8, [x29, #-16]
  40f034:	mov	x0, x8
  40f038:	mov	w1, #0x2f                  	// #47
  40f03c:	bl	401ae0 <strrchr@plt>
  40f040:	stur	x0, [x29, #-40]
  40f044:	cbz	x0, 40f1b0 <ferror@plt+0xd460>
  40f048:	ldur	x8, [x29, #-40]
  40f04c:	add	x8, x8, #0x1
  40f050:	stur	x8, [x29, #-16]
  40f054:	adrp	x0, 42a000 <ferror@plt+0x282b0>
  40f058:	add	x0, x0, #0x873
  40f05c:	bl	401ce0 <getenv@plt>
  40f060:	stur	x0, [x29, #-48]
  40f064:	ldur	x8, [x29, #-48]
  40f068:	cbnz	x8, 40f078 <ferror@plt+0xd328>
  40f06c:	ldr	x8, [sp, #96]
  40f070:	stur	x8, [x29, #-16]
  40f074:	b	40f1b0 <ferror@plt+0xd460>
  40f078:	ldur	x0, [x29, #-16]
  40f07c:	bl	4018a0 <strlen@plt>
  40f080:	stur	w0, [x29, #-52]
  40f084:	ldur	x0, [x29, #-48]
  40f088:	bl	4018a0 <strlen@plt>
  40f08c:	stur	x0, [x29, #-64]
  40f090:	ldur	x0, [x29, #-48]
  40f094:	mov	w1, #0x3a                  	// #58
  40f098:	bl	401bc0 <strchr@plt>
  40f09c:	stur	x0, [x29, #-200]
  40f0a0:	ldur	x8, [x29, #-200]
  40f0a4:	cbnz	x8, 40f0b8 <ferror@plt+0xd368>
  40f0a8:	ldur	x8, [x29, #-48]
  40f0ac:	ldur	x9, [x29, #-64]
  40f0b0:	add	x8, x8, x9
  40f0b4:	stur	x8, [x29, #-200]
  40f0b8:	ldur	x8, [x29, #-200]
  40f0bc:	ldur	x9, [x29, #-48]
  40f0c0:	subs	x8, x8, x9
  40f0c4:	mov	x1, #0x1                   	// #1
  40f0c8:	add	x8, x8, #0x1
  40f0cc:	ldursw	x9, [x29, #-52]
  40f0d0:	add	x8, x8, x9
  40f0d4:	add	x0, x8, #0x1
  40f0d8:	bl	401a60 <calloc@plt>
  40f0dc:	stur	x0, [x29, #-208]
  40f0e0:	ldur	x0, [x29, #-208]
  40f0e4:	ldur	x1, [x29, #-48]
  40f0e8:	ldur	x8, [x29, #-200]
  40f0ec:	ldur	x9, [x29, #-48]
  40f0f0:	subs	x2, x8, x9
  40f0f4:	bl	401880 <memcpy@plt>
  40f0f8:	ldur	x8, [x29, #-208]
  40f0fc:	ldur	x9, [x29, #-200]
  40f100:	ldur	x10, [x29, #-48]
  40f104:	subs	x9, x9, x10
  40f108:	add	x8, x8, x9
  40f10c:	mov	w11, #0x2f                  	// #47
  40f110:	strb	w11, [x8]
  40f114:	ldur	x8, [x29, #-208]
  40f118:	ldur	x9, [x29, #-200]
  40f11c:	ldur	x10, [x29, #-48]
  40f120:	subs	x9, x9, x10
  40f124:	add	x8, x8, x9
  40f128:	add	x0, x8, #0x1
  40f12c:	ldur	x1, [x29, #-16]
  40f130:	ldur	w11, [x29, #-52]
  40f134:	add	w11, w11, #0x1
  40f138:	mov	w2, w11
  40f13c:	sxtw	x2, w2
  40f140:	bl	401880 <memcpy@plt>
  40f144:	ldur	x0, [x29, #-208]
  40f148:	sub	x1, x29, #0xc0
  40f14c:	bl	427830 <ferror@plt+0x25ae0>
  40f150:	cbnz	w0, 40f17c <ferror@plt+0xd42c>
  40f154:	ldur	w8, [x29, #-176]
  40f158:	and	w8, w8, #0xf000
  40f15c:	cmp	w8, #0x8, lsl #12
  40f160:	b.ne	40f17c <ferror@plt+0xd42c>  // b.any
  40f164:	ldur	w8, [x29, #-176]
  40f168:	and	w8, w8, #0x40
  40f16c:	cbz	w8, 40f17c <ferror@plt+0xd42c>
  40f170:	ldur	x8, [x29, #-208]
  40f174:	stur	x8, [x29, #-16]
  40f178:	b	40f19c <ferror@plt+0xd44c>
  40f17c:	ldur	x0, [x29, #-208]
  40f180:	bl	401b80 <free@plt>
  40f184:	ldur	x8, [x29, #-200]
  40f188:	add	x8, x8, #0x1
  40f18c:	stur	x8, [x29, #-48]
  40f190:	ldur	x8, [x29, #-48]
  40f194:	ldrb	w9, [x8]
  40f198:	cbnz	w9, 40f084 <ferror@plt+0xd334>
  40f19c:	ldur	x8, [x29, #-48]
  40f1a0:	ldrb	w9, [x8]
  40f1a4:	cbnz	w9, 40f1b0 <ferror@plt+0xd460>
  40f1a8:	ldr	x8, [sp, #96]
  40f1ac:	stur	x8, [x29, #-16]
  40f1b0:	ldr	x8, [sp, #104]
  40f1b4:	ldr	x0, [x8]
  40f1b8:	ldur	x1, [x29, #-16]
  40f1bc:	adrp	x2, 42a000 <ferror@plt+0x282b0>
  40f1c0:	add	x2, x2, #0x878
  40f1c4:	mov	w9, wzr
  40f1c8:	mov	w3, w9
  40f1cc:	bl	405d3c <ferror@plt+0x3fec>
  40f1d0:	ldr	x8, [sp, #104]
  40f1d4:	ldr	x10, [x8]
  40f1d8:	mov	x0, x10
  40f1dc:	adrp	x1, 406000 <ferror@plt+0x42b0>
  40f1e0:	add	x1, x1, #0x8d0
  40f1e4:	mov	x10, xzr
  40f1e8:	mov	x2, x10
  40f1ec:	bl	405fe4 <ferror@plt+0x4294>
  40f1f0:	adrp	x8, 45a000 <ferror@plt+0x582b0>
  40f1f4:	add	x8, x8, #0x2a8
  40f1f8:	ldr	w9, [x8]
  40f1fc:	cmp	w9, #0x0
  40f200:	cset	w9, le
  40f204:	tbnz	w9, #0, 40f230 <ferror@plt+0xd4e0>
  40f208:	ldr	x8, [sp, #104]
  40f20c:	ldr	x0, [x8]
  40f210:	adrp	x9, 45a000 <ferror@plt+0x582b0>
  40f214:	add	x9, x9, #0x2a8
  40f218:	ldr	w1, [x9]
  40f21c:	bl	406340 <ferror@plt+0x45f0>
  40f220:	ldr	x8, [sp, #104]
  40f224:	ldr	x9, [x8]
  40f228:	mov	x0, x9
  40f22c:	bl	4060ac <ferror@plt+0x435c>
  40f230:	ldr	x8, [sp, #112]
  40f234:	ldr	x9, [x8]
  40f238:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40f23c:	add	x10, x10, #0x90
  40f240:	str	x9, [x10]
  40f244:	adrp	x9, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40f248:	add	x9, x9, #0xac0
  40f24c:	ldrb	w11, [x9]
  40f250:	adrp	x9, 43e000 <ferror@plt+0x3c2b0>
  40f254:	add	x9, x9, #0xf64
  40f258:	adrp	x10, 431000 <ferror@plt+0x2f2b0>
  40f25c:	add	x10, x10, #0x12
  40f260:	tst	w11, #0x1
  40f264:	csel	x2, x10, x9, ne  // ne = any
  40f268:	ldr	x0, [sp, #136]
  40f26c:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  40f270:	add	x1, x1, #0x87b
  40f274:	bl	402470 <ferror@plt+0x720>
  40f278:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40f27c:	add	x8, x8, #0xc4c
  40f280:	ldrb	w11, [x8]
  40f284:	tbnz	w11, #0, 40f28c <ferror@plt+0xd53c>
  40f288:	b	40f29c <ferror@plt+0xd54c>
  40f28c:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40f290:	add	x8, x8, #0x9e8
  40f294:	mov	w9, #0x0                   	// #0
  40f298:	strb	w9, [x8]
  40f29c:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40f2a0:	add	x8, x8, #0xac0
  40f2a4:	ldrb	w9, [x8]
  40f2a8:	tbnz	w9, #0, 40f2b0 <ferror@plt+0xd560>
  40f2ac:	b	40f2c0 <ferror@plt+0xd570>
  40f2b0:	mov	w8, #0x1                   	// #1
  40f2b4:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40f2b8:	add	x9, x9, #0x9e8
  40f2bc:	strb	w8, [x9]
  40f2c0:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40f2c4:	add	x8, x8, #0xc4c
  40f2c8:	ldrb	w9, [x8]
  40f2cc:	tbnz	w9, #0, 40f2d4 <ferror@plt+0xd584>
  40f2d0:	b	40f45c <ferror@plt+0xd70c>
  40f2d4:	mov	x8, xzr
  40f2d8:	stur	x8, [x29, #-256]
  40f2dc:	str	xzr, [sp, #280]
  40f2e0:	ldr	x0, [sp, #136]
  40f2e4:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  40f2e8:	add	x1, x1, #0x88f
  40f2ec:	mov	x2, x8
  40f2f0:	bl	402470 <ferror@plt+0x720>
  40f2f4:	ldr	x8, [sp, #88]
  40f2f8:	ldr	x9, [x8]
  40f2fc:	cbnz	x9, 40f364 <ferror@plt+0xd614>
  40f300:	ldr	x8, [sp, #128]
  40f304:	ldr	x0, [x8]
  40f308:	bl	4018a0 <strlen@plt>
  40f30c:	adrp	x8, 42a000 <ferror@plt+0x282b0>
  40f310:	add	x8, x8, #0x5ba
  40f314:	str	x0, [sp, #48]
  40f318:	mov	x0, x8
  40f31c:	str	x8, [sp, #40]
  40f320:	bl	4018a0 <strlen@plt>
  40f324:	ldr	x8, [sp, #48]
  40f328:	add	x9, x8, x0
  40f32c:	add	x9, x9, #0x2
  40f330:	str	x9, [sp, #280]
  40f334:	ldr	x0, [sp, #280]
  40f338:	mov	x1, #0x1                   	// #1
  40f33c:	bl	401a60 <calloc@plt>
  40f340:	stur	x0, [x29, #-256]
  40f344:	ldr	x8, [sp, #88]
  40f348:	str	x0, [x8]
  40f34c:	ldur	x0, [x29, #-256]
  40f350:	ldr	x1, [sp, #280]
  40f354:	ldr	x9, [sp, #128]
  40f358:	ldr	x3, [x9]
  40f35c:	ldr	x2, [sp, #40]
  40f360:	bl	401970 <snprintf@plt>
  40f364:	ldr	x8, [sp, #88]
  40f368:	ldr	x0, [x8]
  40f36c:	adrp	x1, 42c000 <ferror@plt+0x2a2b0>
  40f370:	add	x1, x1, #0xc3b
  40f374:	bl	4019d0 <fopen@plt>
  40f378:	stur	x0, [x29, #-216]
  40f37c:	cbnz	x0, 40f398 <ferror@plt+0xd648>
  40f380:	adrp	x0, 42a000 <ferror@plt+0x282b0>
  40f384:	add	x0, x0, #0x850
  40f388:	bl	401d10 <gettext@plt>
  40f38c:	ldr	x8, [sp, #88]
  40f390:	ldr	x1, [x8]
  40f394:	bl	410418 <ferror@plt+0xe6c8>
  40f398:	ldur	x0, [x29, #-256]
  40f39c:	bl	401b80 <free@plt>
  40f3a0:	mov	x8, xzr
  40f3a4:	ldr	x9, [sp, #88]
  40f3a8:	str	x8, [x9]
  40f3ac:	ldur	x1, [x29, #-216]
  40f3b0:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40f3b4:	add	x8, x8, #0x1d0
  40f3b8:	mov	x0, x8
  40f3bc:	str	x8, [sp, #32]
  40f3c0:	bl	41910c <ferror@plt+0x173bc>
  40f3c4:	ldr	x8, [sp, #128]
  40f3c8:	ldr	x9, [x8]
  40f3cc:	mov	x0, x9
  40f3d0:	bl	4018a0 <strlen@plt>
  40f3d4:	add	x8, x0, #0x6
  40f3d8:	add	x8, x8, #0x2
  40f3dc:	str	x8, [sp, #280]
  40f3e0:	ldr	x0, [sp, #280]
  40f3e4:	mov	x1, #0x1                   	// #1
  40f3e8:	bl	401a60 <calloc@plt>
  40f3ec:	ldr	x8, [sp, #80]
  40f3f0:	str	x0, [x8]
  40f3f4:	ldr	x0, [x8]
  40f3f8:	ldr	x1, [sp, #280]
  40f3fc:	ldr	x9, [sp, #128]
  40f400:	ldr	x3, [x9]
  40f404:	adrp	x2, 42a000 <ferror@plt+0x282b0>
  40f408:	add	x2, x2, #0x8a5
  40f40c:	bl	401970 <snprintf@plt>
  40f410:	ldr	x8, [sp, #80]
  40f414:	ldr	x2, [x8]
  40f418:	sub	x9, x29, #0xf8
  40f41c:	mov	x0, x9
  40f420:	adrp	x1, 45a000 <ferror@plt+0x582b0>
  40f424:	add	x1, x1, #0x2ac
  40f428:	str	x9, [sp, #24]
  40f42c:	bl	41913c <ferror@plt+0x173ec>
  40f430:	ldr	x8, [sp, #32]
  40f434:	mov	x0, x8
  40f438:	ldr	x1, [sp, #24]
  40f43c:	bl	4192dc <ferror@plt+0x1758c>
  40f440:	cmp	w0, #0x0
  40f444:	cset	w10, gt
  40f448:	tbnz	w10, #0, 40f45c <ferror@plt+0xd70c>
  40f44c:	adrp	x0, 42a000 <ferror@plt+0x282b0>
  40f450:	add	x0, x0, #0x8ae
  40f454:	bl	401d10 <gettext@plt>
  40f458:	bl	410880 <ferror@plt+0xeb30>
  40f45c:	ldr	x8, [sp, #72]
  40f460:	ldr	x9, [x8]
  40f464:	cbz	x9, 40f4a4 <ferror@plt+0xd754>
  40f468:	ldr	x8, [sp, #72]
  40f46c:	ldr	x0, [x8]
  40f470:	adrp	x1, 42c000 <ferror@plt+0x2a2b0>
  40f474:	add	x1, x1, #0x492
  40f478:	bl	4019d0 <fopen@plt>
  40f47c:	adrp	x8, 462000 <ferror@plt+0x602b0>
  40f480:	add	x8, x8, #0xe48
  40f484:	str	x0, [x8]
  40f488:	cbnz	x0, 40f4a4 <ferror@plt+0xd754>
  40f48c:	adrp	x0, 42a000 <ferror@plt+0x282b0>
  40f490:	add	x0, x0, #0x8cc
  40f494:	bl	401d10 <gettext@plt>
  40f498:	ldr	x8, [sp, #72]
  40f49c:	ldr	x1, [x8]
  40f4a0:	bl	410418 <ferror@plt+0xe6c8>
  40f4a4:	ldr	x8, [sp, #192]
  40f4a8:	ldr	w9, [x8]
  40f4ac:	cbz	w9, 40f4ec <ferror@plt+0xd79c>
  40f4b0:	ldr	x0, [sp, #136]
  40f4b4:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  40f4b8:	add	x1, x1, #0x8e8
  40f4bc:	mov	x8, xzr
  40f4c0:	mov	x2, x8
  40f4c4:	bl	402470 <ferror@plt+0x720>
  40f4c8:	ldr	x8, [sp, #176]
  40f4cc:	ldr	w9, [x8]
  40f4d0:	cbz	w9, 40f4ec <ferror@plt+0xd79c>
  40f4d4:	ldr	x0, [sp, #136]
  40f4d8:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  40f4dc:	add	x1, x1, #0x8f8
  40f4e0:	mov	x8, xzr
  40f4e4:	mov	x2, x8
  40f4e8:	bl	402470 <ferror@plt+0x720>
  40f4ec:	ldr	x8, [sp, #184]
  40f4f0:	ldr	w9, [x8]
  40f4f4:	cbz	w9, 40f510 <ferror@plt+0xd7c0>
  40f4f8:	ldr	x0, [sp, #136]
  40f4fc:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  40f500:	add	x1, x1, #0x90c
  40f504:	mov	x8, xzr
  40f508:	mov	x2, x8
  40f50c:	bl	402470 <ferror@plt+0x720>
  40f510:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40f514:	add	x8, x8, #0x9e4
  40f518:	ldr	w9, [x8]
  40f51c:	cbz	w9, 40f538 <ferror@plt+0xd7e8>
  40f520:	ldr	x0, [sp, #136]
  40f524:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  40f528:	add	x1, x1, #0x91d
  40f52c:	mov	x8, xzr
  40f530:	mov	x2, x8
  40f534:	bl	402470 <ferror@plt+0x720>
  40f538:	ldr	x8, [sp, #128]
  40f53c:	ldr	x0, [x8]
  40f540:	mov	w1, #0x5b                  	// #91
  40f544:	bl	401bc0 <strchr@plt>
  40f548:	cbnz	x0, 40f560 <ferror@plt+0xd810>
  40f54c:	ldr	x8, [sp, #128]
  40f550:	ldr	x0, [x8]
  40f554:	mov	w1, #0x5d                  	// #93
  40f558:	bl	401bc0 <strchr@plt>
  40f55c:	cbz	x0, 40f570 <ferror@plt+0xd820>
  40f560:	adrp	x0, 42a000 <ferror@plt+0x282b0>
  40f564:	add	x0, x0, #0x930
  40f568:	bl	401d10 <gettext@plt>
  40f56c:	bl	410880 <ferror@plt+0xeb30>
  40f570:	ldr	x8, [sp, #128]
  40f574:	ldr	x2, [x8]
  40f578:	ldr	x0, [sp, #136]
  40f57c:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  40f580:	add	x1, x1, #0x951
  40f584:	bl	402470 <ferror@plt+0x720>
  40f588:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40f58c:	add	x8, x8, #0xc68
  40f590:	ldr	w9, [x8]
  40f594:	cbz	w9, 40f5ac <ferror@plt+0xd85c>
  40f598:	ldr	x8, [sp, #112]
  40f59c:	ldr	x0, [x8]
  40f5a0:	mov	w9, wzr
  40f5a4:	mov	w1, w9
  40f5a8:	bl	4109ac <ferror@plt+0xec5c>
  40f5ac:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40f5b0:	add	x8, x8, #0xa30
  40f5b4:	ldr	w9, [x8]
  40f5b8:	cbz	w9, 40f5d4 <ferror@plt+0xd884>
  40f5bc:	ldr	x0, [sp, #136]
  40f5c0:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  40f5c4:	add	x1, x1, #0x95e
  40f5c8:	mov	x8, xzr
  40f5cc:	mov	x2, x8
  40f5d0:	bl	402470 <ferror@plt+0x720>
  40f5d4:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40f5d8:	add	x8, x8, #0xaa4
  40f5dc:	ldr	w9, [x8]
  40f5e0:	adrp	x8, 42a000 <ferror@plt+0x282b0>
  40f5e4:	add	x8, x8, #0x987
  40f5e8:	adrp	x10, 42a000 <ferror@plt+0x282b0>
  40f5ec:	add	x10, x10, #0x97e
  40f5f0:	cmp	w9, #0x0
  40f5f4:	csel	x2, x10, x8, ne  // ne = any
  40f5f8:	ldr	x0, [sp, #64]
  40f5fc:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  40f600:	add	x1, x1, #0x96f
  40f604:	bl	4023c8 <ferror@plt+0x678>
  40f608:	add	x8, sp, #0xf8
  40f60c:	mov	x0, x8
  40f610:	mov	x1, #0x1                   	// #1
  40f614:	bl	40261c <ferror@plt+0x8cc>
  40f618:	mov	w9, #0x1                   	// #1
  40f61c:	stur	w9, [x29, #-4]
  40f620:	ldur	w8, [x29, #-4]
  40f624:	adrp	x9, 467000 <stdin@@GLIBC_2.17+0x42f0>
  40f628:	add	x9, x9, #0x59c
  40f62c:	ldr	w10, [x9]
  40f630:	cmp	w8, w10
  40f634:	b.gt	40f738 <ferror@plt+0xd9e8>
  40f638:	adrp	x8, 42a000 <ferror@plt+0x282b0>
  40f63c:	add	x8, x8, #0x991
  40f640:	str	x8, [sp, #232]
  40f644:	ldr	x0, [sp, #232]
  40f648:	bl	4018a0 <strlen@plt>
  40f64c:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40f650:	add	x8, x8, #0x2a0
  40f654:	ldr	x8, [x8]
  40f658:	ldursw	x9, [x29, #-4]
  40f65c:	mov	x10, #0x8                   	// #8
  40f660:	mul	x9, x10, x9
  40f664:	add	x8, x8, x9
  40f668:	ldr	x8, [x8]
  40f66c:	str	x0, [sp, #16]
  40f670:	mov	x0, x8
  40f674:	bl	4018a0 <strlen@plt>
  40f678:	ldr	x8, [sp, #16]
  40f67c:	add	x9, x8, x0
  40f680:	ldur	w11, [x29, #-4]
  40f684:	scvtf	d0, w11
  40f688:	str	x9, [sp, #8]
  40f68c:	bl	401980 <log10@plt>
  40f690:	frintp	d0, d0
  40f694:	fmov	d1, #1.000000000000000000e+00
  40f698:	fadd	d0, d1, d0
  40f69c:	fcvtzu	x8, d0
  40f6a0:	ldr	x9, [sp, #8]
  40f6a4:	add	x8, x9, x8
  40f6a8:	add	x8, x8, #0x2
  40f6ac:	str	x8, [sp, #224]
  40f6b0:	ldr	x0, [sp, #224]
  40f6b4:	bl	4019e0 <malloc@plt>
  40f6b8:	str	x0, [sp, #240]
  40f6bc:	ldr	x8, [sp, #240]
  40f6c0:	cbnz	x8, 40f6d4 <ferror@plt+0xd984>
  40f6c4:	adrp	x0, 42a000 <ferror@plt+0x282b0>
  40f6c8:	add	x0, x0, #0x9a0
  40f6cc:	bl	401d10 <gettext@plt>
  40f6d0:	bl	4101e0 <ferror@plt+0xe490>
  40f6d4:	ldr	x0, [sp, #240]
  40f6d8:	ldr	x1, [sp, #224]
  40f6dc:	ldr	x2, [sp, #232]
  40f6e0:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40f6e4:	add	x8, x8, #0x2a0
  40f6e8:	ldr	x8, [x8]
  40f6ec:	ldursw	x9, [x29, #-4]
  40f6f0:	mov	x10, #0x8                   	// #8
  40f6f4:	mul	x9, x10, x9
  40f6f8:	add	x8, x8, x9
  40f6fc:	ldr	x3, [x8]
  40f700:	ldur	w11, [x29, #-4]
  40f704:	subs	w4, w11, #0x1
  40f708:	bl	401970 <snprintf@plt>
  40f70c:	ldr	x1, [sp, #240]
  40f710:	add	x8, sp, #0xf8
  40f714:	mov	x0, x8
  40f718:	bl	401fbc <ferror@plt+0x26c>
  40f71c:	ldr	x8, [sp, #240]
  40f720:	mov	x0, x8
  40f724:	bl	401b80 <free@plt>
  40f728:	ldur	w8, [x29, #-4]
  40f72c:	add	w8, w8, #0x1
  40f730:	stur	w8, [x29, #-4]
  40f734:	b	40f620 <ferror@plt+0xd8d0>
  40f738:	add	x0, sp, #0xf8
  40f73c:	ldr	x2, [sp, #248]
  40f740:	ldr	x8, [sp, #136]
  40f744:	str	x0, [sp]
  40f748:	mov	x0, x8
  40f74c:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  40f750:	add	x1, x1, #0x9c6
  40f754:	bl	402470 <ferror@plt+0x720>
  40f758:	ldr	x8, [sp]
  40f75c:	mov	x0, x8
  40f760:	bl	402658 <ferror@plt+0x908>
  40f764:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40f768:	add	x8, x8, #0x188
  40f76c:	ldr	x8, [x8]
  40f770:	cbz	x8, 40f784 <ferror@plt+0xda34>
  40f774:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40f778:	add	x8, x8, #0x188
  40f77c:	ldr	x0, [x8]
  40f780:	bl	410800 <ferror@plt+0xeab0>
  40f784:	ldr	x8, [sp, #112]
  40f788:	ldr	x1, [x8]
  40f78c:	ldr	x0, [sp, #136]
  40f790:	bl	401e6c <ferror@plt+0x11c>
  40f794:	ldr	x8, [sp, #136]
  40f798:	str	wzr, [x8, #8]
  40f79c:	adrp	x9, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40f7a0:	add	x9, x9, #0xc7c
  40f7a4:	ldr	w10, [x9]
  40f7a8:	cbz	w10, 40f7b8 <ferror@plt+0xda68>
  40f7ac:	adrp	x0, 42a000 <ferror@plt+0x282b0>
  40f7b0:	add	x0, x0, #0x9d4
  40f7b4:	bl	410800 <ferror@plt+0xeab0>
  40f7b8:	ldr	x8, [sp, #64]
  40f7bc:	ldr	x9, [x8]
  40f7c0:	cbz	x9, 40f7d0 <ferror@plt+0xda80>
  40f7c4:	ldr	x8, [sp, #64]
  40f7c8:	ldr	x0, [x8]
  40f7cc:	bl	410800 <ferror@plt+0xeab0>
  40f7d0:	bl	4111f8 <ferror@plt+0xf4a8>
  40f7d4:	add	sp, sp, #0x220
  40f7d8:	ldp	x20, x19, [sp, #48]
  40f7dc:	ldp	x22, x21, [sp, #32]
  40f7e0:	ldr	x28, [sp, #16]
  40f7e4:	ldp	x29, x30, [sp], #64
  40f7e8:	ret
  40f7ec:	sub	sp, sp, #0x50
  40f7f0:	stp	x29, x30, [sp, #64]
  40f7f4:	add	x29, sp, #0x40
  40f7f8:	adrp	x8, 462000 <ferror@plt+0x602b0>
  40f7fc:	add	x8, x8, #0xd08
  40f800:	adrp	x9, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40f804:	add	x9, x9, #0xc68
  40f808:	adrp	x10, 462000 <ferror@plt+0x602b0>
  40f80c:	add	x10, x10, #0xe8c
  40f810:	adrp	x11, 45a000 <ferror@plt+0x582b0>
  40f814:	add	x11, x11, #0x290
  40f818:	ldr	x8, [x8]
  40f81c:	stur	x8, [x29, #-8]
  40f820:	ldr	w12, [x9]
  40f824:	stur	x10, [x29, #-16]
  40f828:	stur	x11, [x29, #-24]
  40f82c:	cbnz	w12, 40f884 <ferror@plt+0xdb34>
  40f830:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40f834:	add	x8, x8, #0x278
  40f838:	ldr	x3, [x8]
  40f83c:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40f840:	add	x8, x8, #0xc38
  40f844:	ldr	w9, [x8]
  40f848:	adrp	x8, 442000 <ferror@plt+0x402b0>
  40f84c:	add	x8, x8, #0xb84
  40f850:	adrp	x10, 42a000 <ferror@plt+0x282b0>
  40f854:	add	x10, x10, #0x84a
  40f858:	cmp	w9, #0x0
  40f85c:	csel	x4, x10, x8, ne  // ne = any
  40f860:	ldur	x0, [x29, #-16]
  40f864:	mov	x1, #0x800                 	// #2048
  40f868:	adrp	x2, 42a000 <ferror@plt+0x282b0>
  40f86c:	add	x2, x2, #0x5b0
  40f870:	bl	401970 <snprintf@plt>
  40f874:	adrp	x8, 462000 <ferror@plt+0x602b0>
  40f878:	add	x8, x8, #0xe60
  40f87c:	ldur	x10, [x29, #-16]
  40f880:	str	x10, [x8]
  40f884:	ldur	x0, [x29, #-8]
  40f888:	adrp	x8, 42b000 <ferror@plt+0x292b0>
  40f88c:	add	x8, x8, #0x6c6
  40f890:	str	x0, [sp, #32]
  40f894:	mov	x0, x8
  40f898:	bl	401d10 <gettext@plt>
  40f89c:	ldur	x8, [x29, #-24]
  40f8a0:	ldr	x2, [x8]
  40f8a4:	ldr	x9, [sp, #32]
  40f8a8:	str	x0, [sp, #24]
  40f8ac:	mov	x0, x9
  40f8b0:	ldr	x1, [sp, #24]
  40f8b4:	bl	401d20 <fprintf@plt>
  40f8b8:	ldur	x8, [x29, #-8]
  40f8bc:	adrp	x9, 42b000 <ferror@plt+0x292b0>
  40f8c0:	add	x9, x9, #0x6e5
  40f8c4:	mov	x0, x9
  40f8c8:	str	x8, [sp, #16]
  40f8cc:	bl	401d10 <gettext@plt>
  40f8d0:	ldur	x8, [x29, #-24]
  40f8d4:	ldr	x3, [x8]
  40f8d8:	ldr	x5, [x8]
  40f8dc:	ldr	x9, [sp, #16]
  40f8e0:	str	x0, [sp, #8]
  40f8e4:	mov	x0, x9
  40f8e8:	ldr	x1, [sp, #8]
  40f8ec:	adrp	x2, 42a000 <ferror@plt+0x282b0>
  40f8f0:	add	x2, x2, #0x5c8
  40f8f4:	ldur	x4, [x29, #-16]
  40f8f8:	bl	401d20 <fprintf@plt>
  40f8fc:	ldp	x29, x30, [sp, #64]
  40f900:	add	sp, sp, #0x50
  40f904:	ret
  40f908:	stp	x29, x30, [sp, #-96]!
  40f90c:	stp	x28, x27, [sp, #16]
  40f910:	stp	x26, x25, [sp, #32]
  40f914:	stp	x24, x23, [sp, #48]
  40f918:	stp	x22, x21, [sp, #64]
  40f91c:	stp	x20, x19, [sp, #80]
  40f920:	mov	x29, sp
  40f924:	sub	sp, sp, #0x1c0
  40f928:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40f92c:	add	x8, x8, #0xaa4
  40f930:	mov	w9, #0x93ff                	// #37887
  40f934:	movk	w9, #0x7735, lsl #16
  40f938:	mov	w10, #0x7cff                	// #31999
  40f93c:	adrp	x11, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40f940:	add	x11, x11, #0xd60
  40f944:	mov	w12, #0x7d0                 	// #2000
  40f948:	adrp	x13, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40f94c:	add	x13, x13, #0x298
  40f950:	mov	x14, #0x4                   	// #4
  40f954:	adrp	x15, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40f958:	add	x15, x15, #0xad8
  40f95c:	adrp	x16, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40f960:	add	x16, x16, #0xa10
  40f964:	adrp	x17, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40f968:	add	x17, x17, #0xab0
  40f96c:	adrp	x18, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40f970:	add	x18, x18, #0x2b8
  40f974:	adrp	x0, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40f978:	add	x0, x0, #0xc50
  40f97c:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40f980:	add	x1, x1, #0x1b0
  40f984:	adrp	x2, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40f988:	add	x2, x2, #0x290
  40f98c:	adrp	x3, 467000 <stdin@@GLIBC_2.17+0x42f0>
  40f990:	add	x3, x3, #0x580
  40f994:	adrp	x4, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40f998:	add	x4, x4, #0xa00
  40f99c:	mov	w5, #0x64                  	// #100
  40f9a0:	adrp	x6, 467000 <stdin@@GLIBC_2.17+0x42f0>
  40f9a4:	add	x6, x6, #0x570
  40f9a8:	adrp	x7, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40f9ac:	add	x7, x7, #0xb28
  40f9b0:	adrp	x19, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40f9b4:	add	x19, x19, #0x2c0
  40f9b8:	adrp	x20, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40f9bc:	add	x20, x20, #0xc60
  40f9c0:	mov	x21, #0x1                   	// #1
  40f9c4:	adrp	x22, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40f9c8:	add	x22, x22, #0xab8
  40f9cc:	mov	w23, #0x28                  	// #40
  40f9d0:	adrp	x24, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40f9d4:	add	x24, x24, #0xab8
  40f9d8:	adrp	x25, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40f9dc:	add	x25, x25, #0xa38
  40f9e0:	adrp	x26, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40f9e4:	add	x26, x26, #0xb18
  40f9e8:	adrp	x27, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40f9ec:	add	x27, x27, #0xa98
  40f9f0:	adrp	x28, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40f9f4:	add	x28, x28, #0xac8
  40f9f8:	mov	x30, #0x8                   	// #8
  40f9fc:	stur	x8, [x29, #-16]
  40fa00:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40fa04:	add	x8, x8, #0x2a0
  40fa08:	stur	x8, [x29, #-24]
  40fa0c:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40fa10:	add	x8, x8, #0xa18
  40fa14:	stur	x8, [x29, #-32]
  40fa18:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40fa1c:	add	x8, x8, #0x9d0
  40fa20:	stur	x8, [x29, #-40]
  40fa24:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40fa28:	add	x8, x8, #0x288
  40fa2c:	stur	x8, [x29, #-48]
  40fa30:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40fa34:	add	x8, x8, #0xab0
  40fa38:	stur	x8, [x29, #-56]
  40fa3c:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40fa40:	add	x8, x8, #0x2a0
  40fa44:	stur	x8, [x29, #-64]
  40fa48:	mov	w8, #0x1f4                 	// #500
  40fa4c:	stur	w8, [x29, #-68]
  40fa50:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40fa54:	add	x8, x8, #0x1bc
  40fa58:	stur	x8, [x29, #-80]
  40fa5c:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40fa60:	add	x8, x8, #0xc28
  40fa64:	stur	x8, [x29, #-88]
  40fa68:	mov	w8, #0x2ee                 	// #750
  40fa6c:	stur	w8, [x29, #-92]
  40fa70:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40fa74:	add	x8, x8, #0xc78
  40fa78:	stur	x8, [x29, #-104]
  40fa7c:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40fa80:	add	x8, x8, #0x2ac
  40fa84:	stur	x8, [x29, #-112]
  40fa88:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40fa8c:	add	x8, x8, #0xfa8
  40fa90:	stur	x8, [x29, #-120]
  40fa94:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40fa98:	add	x8, x8, #0x9f0
  40fa9c:	stur	x8, [x29, #-128]
  40faa0:	mov	w8, #0x9c4                 	// #2500
  40faa4:	stur	w8, [x29, #-132]
  40faa8:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40faac:	add	x8, x8, #0xae0
  40fab0:	stur	x8, [x29, #-144]
  40fab4:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40fab8:	add	x8, x8, #0xa98
  40fabc:	stur	x8, [x29, #-152]
  40fac0:	mov	w8, #0x3e8                 	// #1000
  40fac4:	stur	w8, [x29, #-156]
  40fac8:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40facc:	add	x8, x8, #0xab0
  40fad0:	stur	x8, [x29, #-168]
  40fad4:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40fad8:	add	x8, x8, #0x1c0
  40fadc:	stur	x8, [x29, #-176]
  40fae0:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40fae4:	add	x8, x8, #0x2b0
  40fae8:	stur	x8, [x29, #-184]
  40faec:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40faf0:	add	x8, x8, #0x9c0
  40faf4:	stur	x8, [x29, #-192]
  40faf8:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40fafc:	add	x8, x8, #0xac8
  40fb00:	stur	x8, [x29, #-200]
  40fb04:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40fb08:	add	x8, x8, #0xa80
  40fb0c:	stur	x8, [x29, #-208]
  40fb10:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  40fb14:	add	x8, x8, #0xfa0
  40fb18:	stur	x8, [x29, #-216]
  40fb1c:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40fb20:	add	x8, x8, #0xd58
  40fb24:	str	x8, [sp, #224]
  40fb28:	mov	x8, xzr
  40fb2c:	str	x8, [sp, #216]
  40fb30:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40fb34:	add	x8, x8, #0xa28
  40fb38:	str	x8, [sp, #208]
  40fb3c:	ldur	x8, [x29, #-16]
  40fb40:	ldr	w8, [x8]
  40fb44:	cmp	w8, #0x0
  40fb48:	csel	w8, w9, w10, ne  // ne = any
  40fb4c:	str	w8, [x11]
  40fb50:	str	w12, [x13]
  40fb54:	ldr	w8, [x13]
  40fb58:	str	x0, [sp, #200]
  40fb5c:	mov	w0, w8
  40fb60:	str	x1, [sp, #192]
  40fb64:	mov	x1, x14
  40fb68:	str	w12, [sp, #188]
  40fb6c:	str	x13, [sp, #176]
  40fb70:	str	x14, [sp, #168]
  40fb74:	str	x15, [sp, #160]
  40fb78:	str	x16, [sp, #152]
  40fb7c:	str	x17, [sp, #144]
  40fb80:	str	x18, [sp, #136]
  40fb84:	str	x2, [sp, #128]
  40fb88:	str	x3, [sp, #120]
  40fb8c:	str	x4, [sp, #112]
  40fb90:	str	w5, [sp, #108]
  40fb94:	str	x6, [sp, #96]
  40fb98:	str	x7, [sp, #88]
  40fb9c:	str	x19, [sp, #80]
  40fba0:	str	x20, [sp, #72]
  40fba4:	str	x21, [sp, #64]
  40fba8:	str	x22, [sp, #56]
  40fbac:	str	w23, [sp, #52]
  40fbb0:	str	x24, [sp, #40]
  40fbb4:	str	x25, [sp, #32]
  40fbb8:	str	x26, [sp, #24]
  40fbbc:	str	x27, [sp, #16]
  40fbc0:	str	x28, [sp, #8]
  40fbc4:	str	x30, [sp]
  40fbc8:	bl	41018c <ferror@plt+0xe43c>
  40fbcc:	ldr	x11, [sp, #160]
  40fbd0:	str	x0, [x11]
  40fbd4:	ldr	x13, [sp, #176]
  40fbd8:	ldr	w0, [x13]
  40fbdc:	ldr	x1, [sp, #168]
  40fbe0:	bl	41018c <ferror@plt+0xe43c>
  40fbe4:	ldr	x11, [sp, #152]
  40fbe8:	str	x0, [x11]
  40fbec:	ldr	x13, [sp, #176]
  40fbf0:	ldr	w0, [x13]
  40fbf4:	ldr	x1, [sp, #168]
  40fbf8:	bl	41018c <ferror@plt+0xe43c>
  40fbfc:	ldr	x11, [sp, #144]
  40fc00:	str	x0, [x11]
  40fc04:	ldr	x13, [sp, #176]
  40fc08:	ldr	w0, [x13]
  40fc0c:	ldr	x1, [sp, #168]
  40fc10:	bl	41018c <ferror@plt+0xe43c>
  40fc14:	ldr	x11, [sp, #136]
  40fc18:	str	x0, [x11]
  40fc1c:	ldr	x13, [sp, #176]
  40fc20:	ldr	w0, [x13]
  40fc24:	ldr	x1, [sp, #168]
  40fc28:	bl	41018c <ferror@plt+0xe43c>
  40fc2c:	ldr	x11, [sp, #200]
  40fc30:	str	x0, [x11]
  40fc34:	ldr	x13, [sp, #176]
  40fc38:	ldr	w0, [x13]
  40fc3c:	ldr	x1, [sp, #168]
  40fc40:	bl	41018c <ferror@plt+0xe43c>
  40fc44:	ldr	x11, [sp, #192]
  40fc48:	str	x0, [x11]
  40fc4c:	ldr	x13, [sp, #176]
  40fc50:	ldr	w0, [x13]
  40fc54:	ldr	x1, [sp, #168]
  40fc58:	bl	41018c <ferror@plt+0xe43c>
  40fc5c:	ldr	x11, [sp, #128]
  40fc60:	str	x0, [x11]
  40fc64:	ldr	x13, [sp, #176]
  40fc68:	ldr	w0, [x13]
  40fc6c:	ldr	x1, [sp, #168]
  40fc70:	bl	41018c <ferror@plt+0xe43c>
  40fc74:	ldr	x11, [sp, #120]
  40fc78:	str	x0, [x11]
  40fc7c:	ldr	x13, [sp, #176]
  40fc80:	ldr	w0, [x13]
  40fc84:	ldr	x1, [sp, #168]
  40fc88:	bl	41018c <ferror@plt+0xe43c>
  40fc8c:	ldr	x11, [sp, #112]
  40fc90:	str	x0, [x11]
  40fc94:	ldr	w8, [sp, #108]
  40fc98:	ldr	x13, [sp, #96]
  40fc9c:	str	w8, [x13]
  40fca0:	ldr	w0, [x13]
  40fca4:	ldr	x1, [sp, #168]
  40fca8:	bl	41018c <ferror@plt+0xe43c>
  40fcac:	ldr	x11, [sp, #88]
  40fcb0:	str	x0, [x11]
  40fcb4:	ldr	x13, [sp, #96]
  40fcb8:	ldr	w0, [x13]
  40fcbc:	ldr	x1, [sp, #168]
  40fcc0:	bl	41018c <ferror@plt+0xe43c>
  40fcc4:	ldr	x11, [sp, #80]
  40fcc8:	str	x0, [x11]
  40fccc:	ldr	x13, [sp, #96]
  40fcd0:	ldr	w0, [x13]
  40fcd4:	ldr	x1, [sp, #168]
  40fcd8:	bl	41018c <ferror@plt+0xe43c>
  40fcdc:	ldr	x11, [sp, #72]
  40fce0:	str	x0, [x11]
  40fce4:	ldr	x13, [sp, #96]
  40fce8:	ldr	w0, [x13]
  40fcec:	ldr	x1, [sp, #64]
  40fcf0:	bl	41018c <ferror@plt+0xe43c>
  40fcf4:	ldr	x11, [sp, #56]
  40fcf8:	str	x0, [x11]
  40fcfc:	ldr	w8, [sp, #52]
  40fd00:	ldr	x13, [sp, #40]
  40fd04:	str	w8, [x13]
  40fd08:	ldr	w0, [x13]
  40fd0c:	ldr	x1, [sp, #168]
  40fd10:	bl	41018c <ferror@plt+0xe43c>
  40fd14:	ldr	x11, [sp, #32]
  40fd18:	str	x0, [x11]
  40fd1c:	ldr	x13, [sp, #40]
  40fd20:	ldr	w0, [x13]
  40fd24:	ldr	x1, [sp, #168]
  40fd28:	bl	41018c <ferror@plt+0xe43c>
  40fd2c:	ldr	x11, [sp, #24]
  40fd30:	str	x0, [x11]
  40fd34:	ldr	x13, [sp, #40]
  40fd38:	ldr	w0, [x13]
  40fd3c:	ldr	x1, [sp, #168]
  40fd40:	bl	41018c <ferror@plt+0xe43c>
  40fd44:	ldr	x11, [sp, #16]
  40fd48:	str	x0, [x11]
  40fd4c:	ldr	x13, [sp, #40]
  40fd50:	ldr	w0, [x13]
  40fd54:	ldr	x1, [sp, #168]
  40fd58:	bl	41018c <ferror@plt+0xe43c>
  40fd5c:	ldr	x11, [sp, #8]
  40fd60:	str	x0, [x11]
  40fd64:	ldr	x13, [sp, #40]
  40fd68:	ldr	w0, [x13]
  40fd6c:	ldr	x1, [sp]
  40fd70:	bl	41018c <ferror@plt+0xe43c>
  40fd74:	ldur	x11, [x29, #-24]
  40fd78:	str	x0, [x11]
  40fd7c:	ldr	w8, [sp, #108]
  40fd80:	ldur	x13, [x29, #-32]
  40fd84:	str	w8, [x13]
  40fd88:	ldr	w0, [x13]
  40fd8c:	ldr	x1, [sp, #168]
  40fd90:	bl	41018c <ferror@plt+0xe43c>
  40fd94:	ldur	x11, [x29, #-40]
  40fd98:	str	x0, [x11]
  40fd9c:	ldur	x13, [x29, #-32]
  40fda0:	ldr	w0, [x13]
  40fda4:	ldr	x1, [sp, #168]
  40fda8:	bl	41018c <ferror@plt+0xe43c>
  40fdac:	ldur	x11, [x29, #-48]
  40fdb0:	str	x0, [x11]
  40fdb4:	ldur	x13, [x29, #-32]
  40fdb8:	ldr	w0, [x13]
  40fdbc:	ldr	x1, [sp, #168]
  40fdc0:	bl	41018c <ferror@plt+0xe43c>
  40fdc4:	ldur	x11, [x29, #-56]
  40fdc8:	str	x0, [x11]
  40fdcc:	ldur	x13, [x29, #-32]
  40fdd0:	ldr	w0, [x13]
  40fdd4:	ldr	x1, [sp, #64]
  40fdd8:	bl	41018c <ferror@plt+0xe43c>
  40fddc:	ldur	x11, [x29, #-64]
  40fde0:	str	x0, [x11]
  40fde4:	ldur	w8, [x29, #-68]
  40fde8:	ldur	x13, [x29, #-80]
  40fdec:	str	w8, [x13]
  40fdf0:	ldr	w0, [x13]
  40fdf4:	ldr	x1, [sp, #64]
  40fdf8:	bl	41018c <ferror@plt+0xe43c>
  40fdfc:	ldur	x11, [x29, #-88]
  40fe00:	str	x0, [x11]
  40fe04:	ldur	w8, [x29, #-92]
  40fe08:	ldur	x13, [x29, #-104]
  40fe0c:	str	w8, [x13]
  40fe10:	ldr	w9, [sp, #188]
  40fe14:	ldur	x14, [x29, #-112]
  40fe18:	str	w9, [x14]
  40fe1c:	ldr	w0, [x14]
  40fe20:	ldr	x1, [sp, #168]
  40fe24:	bl	41018c <ferror@plt+0xe43c>
  40fe28:	ldur	x11, [x29, #-120]
  40fe2c:	str	x0, [x11]
  40fe30:	ldur	x13, [x29, #-112]
  40fe34:	ldr	w0, [x13]
  40fe38:	ldr	x1, [sp, #168]
  40fe3c:	bl	41018c <ferror@plt+0xe43c>
  40fe40:	ldur	x11, [x29, #-128]
  40fe44:	str	x0, [x11]
  40fe48:	ldur	w8, [x29, #-132]
  40fe4c:	ldur	x13, [x29, #-144]
  40fe50:	str	w8, [x13]
  40fe54:	ldr	w0, [x13]
  40fe58:	ldr	x1, [sp, #168]
  40fe5c:	bl	41018c <ferror@plt+0xe43c>
  40fe60:	ldur	x11, [x29, #-152]
  40fe64:	str	x0, [x11]
  40fe68:	ldur	w8, [x29, #-156]
  40fe6c:	ldur	x13, [x29, #-168]
  40fe70:	str	w8, [x13]
  40fe74:	ldr	w0, [x13]
  40fe78:	ldr	x1, [sp, #168]
  40fe7c:	bl	41018c <ferror@plt+0xe43c>
  40fe80:	ldur	x11, [x29, #-176]
  40fe84:	str	x0, [x11]
  40fe88:	ldur	x13, [x29, #-168]
  40fe8c:	ldr	w0, [x13]
  40fe90:	ldr	x1, [sp, #168]
  40fe94:	bl	41018c <ferror@plt+0xe43c>
  40fe98:	ldur	x11, [x29, #-184]
  40fe9c:	str	x0, [x11]
  40fea0:	ldur	x13, [x29, #-168]
  40fea4:	ldr	w0, [x13]
  40fea8:	ldr	x1, [sp, #168]
  40feac:	bl	41018c <ferror@plt+0xe43c>
  40feb0:	ldur	x11, [x29, #-192]
  40feb4:	str	x0, [x11]
  40feb8:	ldur	x13, [x29, #-168]
  40febc:	ldr	w0, [x13]
  40fec0:	ldr	x1, [sp, #168]
  40fec4:	bl	41018c <ferror@plt+0xe43c>
  40fec8:	ldur	x11, [x29, #-200]
  40fecc:	str	x0, [x11]
  40fed0:	ldur	x13, [x29, #-168]
  40fed4:	ldr	w0, [x13]
  40fed8:	ldr	x1, [sp, #168]
  40fedc:	bl	41018c <ferror@plt+0xe43c>
  40fee0:	ldur	x11, [x29, #-208]
  40fee4:	str	x0, [x11]
  40fee8:	ldur	x13, [x29, #-168]
  40feec:	ldr	w0, [x13]
  40fef0:	ldr	x1, [sp]
  40fef4:	bl	41018c <ferror@plt+0xe43c>
  40fef8:	ldur	x11, [x29, #-216]
  40fefc:	str	x0, [x11]
  40ff00:	ldur	x13, [x29, #-168]
  40ff04:	ldr	w0, [x13]
  40ff08:	ldr	x1, [sp]
  40ff0c:	bl	41018c <ferror@plt+0xe43c>
  40ff10:	ldr	x11, [sp, #224]
  40ff14:	str	x0, [x11]
  40ff18:	ldr	x13, [sp, #216]
  40ff1c:	ldr	x14, [sp, #208]
  40ff20:	str	x13, [x14]
  40ff24:	add	sp, sp, #0x1c0
  40ff28:	ldp	x20, x19, [sp, #80]
  40ff2c:	ldp	x22, x21, [sp, #64]
  40ff30:	ldp	x24, x23, [sp, #48]
  40ff34:	ldp	x26, x25, [sp, #32]
  40ff38:	ldp	x28, x27, [sp, #16]
  40ff3c:	ldp	x29, x30, [sp], #96
  40ff40:	ret
  40ff44:	stp	x29, x30, [sp, #-32]!
  40ff48:	str	x28, [sp, #16]
  40ff4c:	mov	x29, sp
  40ff50:	sub	sp, sp, #0x820
  40ff54:	stur	x0, [x29, #-8]
  40ff58:	stur	w1, [x29, #-12]
  40ff5c:	ldur	x0, [x29, #-8]
  40ff60:	bl	4018a0 <strlen@plt>
  40ff64:	cmp	w0, #0x400
  40ff68:	b.le	40ff84 <ferror@plt+0xe234>
  40ff6c:	adrp	x0, 42c000 <ferror@plt+0x2a2b0>
  40ff70:	add	x0, x0, #0x34b
  40ff74:	bl	401d10 <gettext@plt>
  40ff78:	ldur	x1, [x29, #-8]
  40ff7c:	bl	416520 <ferror@plt+0x147d0>
  40ff80:	b	40ffd4 <ferror@plt+0xe284>
  40ff84:	ldur	x3, [x29, #-8]
  40ff88:	ldur	w4, [x29, #-12]
  40ff8c:	add	x8, sp, #0x14
  40ff90:	mov	x0, x8
  40ff94:	mov	x1, #0x800                 	// #2048
  40ff98:	adrp	x2, 42a000 <ferror@plt+0x282b0>
  40ff9c:	add	x2, x2, #0x991
  40ffa0:	str	x8, [sp]
  40ffa4:	bl	401970 <snprintf@plt>
  40ffa8:	ldr	x8, [sp]
  40ffac:	mov	x0, x8
  40ffb0:	bl	40ffe4 <ferror@plt+0xe294>
  40ffb4:	ldur	x0, [x29, #-8]
  40ffb8:	bl	4100f8 <ferror@plt+0xe3a8>
  40ffbc:	add	x1, sp, #0x8
  40ffc0:	str	x0, [sp, #8]
  40ffc4:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x12f0>
  40ffc8:	add	x0, x0, #0x128
  40ffcc:	mov	w2, #0x1                   	// #1
  40ffd0:	bl	4021e4 <ferror@plt+0x494>
  40ffd4:	add	sp, sp, #0x820
  40ffd8:	ldr	x28, [sp, #16]
  40ffdc:	ldp	x29, x30, [sp], #32
  40ffe0:	ret
  40ffe4:	sub	sp, sp, #0x40
  40ffe8:	stp	x29, x30, [sp, #48]
  40ffec:	add	x29, sp, #0x30
  40fff0:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  40fff4:	add	x8, x8, #0x2b8
  40fff8:	adrp	x9, 466000 <stdin@@GLIBC_2.17+0x32f0>
  40fffc:	add	x9, x9, #0xc3c
  410000:	adrp	x10, 468000 <stdin@@GLIBC_2.17+0x52f0>
  410004:	add	x10, x10, #0x290
  410008:	stur	x0, [x29, #-8]
  41000c:	ldur	x0, [x29, #-8]
  410010:	str	x8, [sp, #24]
  410014:	str	x9, [sp, #16]
  410018:	str	x10, [sp, #8]
  41001c:	bl	4018a0 <strlen@plt>
  410020:	stur	w0, [x29, #-12]
  410024:	ldur	w8, [x29, #-12]
  410028:	ldr	x9, [sp, #24]
  41002c:	ldr	w10, [x9]
  410030:	add	w8, w8, w10
  410034:	ldr	x11, [sp, #16]
  410038:	ldr	w10, [x11]
  41003c:	subs	w10, w10, #0xa
  410040:	cmp	w8, w10
  410044:	b.lt	4100bc <ferror@plt+0xe36c>  // b.tstop
  410048:	ldr	x8, [sp, #16]
  41004c:	ldr	w9, [x8]
  410050:	mov	w10, #0x2                   	// #2
  410054:	mul	w9, w9, w10
  410058:	stur	w9, [x29, #-16]
  41005c:	ldur	w9, [x29, #-16]
  410060:	cmp	w9, #0x0
  410064:	cset	w9, gt
  410068:	tbnz	w9, #0, 41008c <ferror@plt+0xe33c>
  41006c:	ldr	x8, [sp, #16]
  410070:	ldr	w9, [x8]
  410074:	mov	w10, #0x8                   	// #8
  410078:	sdiv	w9, w9, w10
  41007c:	ldr	w10, [x8]
  410080:	add	w9, w10, w9
  410084:	str	w9, [x8]
  410088:	b	410098 <ferror@plt+0xe348>
  41008c:	ldur	w8, [x29, #-16]
  410090:	ldr	x9, [sp, #16]
  410094:	str	w8, [x9]
  410098:	ldr	x8, [sp, #8]
  41009c:	ldr	x0, [x8]
  4100a0:	ldr	x9, [sp, #16]
  4100a4:	ldr	w1, [x9]
  4100a8:	mov	x2, #0x1                   	// #1
  4100ac:	bl	410138 <ferror@plt+0xe3e8>
  4100b0:	ldr	x8, [sp, #8]
  4100b4:	str	x0, [x8]
  4100b8:	b	410024 <ferror@plt+0xe2d4>
  4100bc:	ldr	x8, [sp, #8]
  4100c0:	ldr	x9, [x8]
  4100c4:	ldr	x10, [sp, #24]
  4100c8:	ldrsw	x11, [x10]
  4100cc:	add	x0, x9, x11
  4100d0:	ldur	x1, [x29, #-8]
  4100d4:	bl	401c10 <strcpy@plt>
  4100d8:	ldur	w12, [x29, #-12]
  4100dc:	ldr	x8, [sp, #24]
  4100e0:	ldr	w13, [x8]
  4100e4:	add	w12, w13, w12
  4100e8:	str	w12, [x8]
  4100ec:	ldp	x29, x30, [sp, #48]
  4100f0:	add	sp, sp, #0x40
  4100f4:	ret
  4100f8:	sub	sp, sp, #0x20
  4100fc:	stp	x29, x30, [sp, #16]
  410100:	add	x29, sp, #0x10
  410104:	str	x0, [sp, #8]
  410108:	ldr	x0, [sp, #8]
  41010c:	bl	401ac0 <strdup@plt>
  410110:	str	x0, [sp]
  410114:	cbnz	x0, 410128 <ferror@plt+0xe3d8>
  410118:	adrp	x0, 42c000 <ferror@plt+0x2a2b0>
  41011c:	add	x0, x0, #0x3f1
  410120:	bl	401d10 <gettext@plt>
  410124:	bl	4101e0 <ferror@plt+0xe490>
  410128:	ldr	x0, [sp]
  41012c:	ldp	x29, x30, [sp, #16]
  410130:	add	sp, sp, #0x20
  410134:	ret
  410138:	sub	sp, sp, #0x30
  41013c:	stp	x29, x30, [sp, #32]
  410140:	add	x29, sp, #0x20
  410144:	stur	x0, [x29, #-8]
  410148:	stur	w1, [x29, #-12]
  41014c:	str	x2, [sp, #8]
  410150:	ldur	x0, [x29, #-8]
  410154:	ldursw	x1, [x29, #-12]
  410158:	ldr	x2, [sp, #8]
  41015c:	bl	401910 <reallocarray@plt>
  410160:	str	x0, [sp]
  410164:	ldr	x8, [sp]
  410168:	cbnz	x8, 41017c <ferror@plt+0xe42c>
  41016c:	adrp	x0, 42c000 <ferror@plt+0x2a2b0>
  410170:	add	x0, x0, #0x4ae
  410174:	bl	401d10 <gettext@plt>
  410178:	bl	4101e0 <ferror@plt+0xe490>
  41017c:	ldr	x0, [sp]
  410180:	ldp	x29, x30, [sp, #32]
  410184:	add	sp, sp, #0x30
  410188:	ret
  41018c:	sub	sp, sp, #0x30
  410190:	stp	x29, x30, [sp, #32]
  410194:	add	x29, sp, #0x20
  410198:	mov	x8, xzr
  41019c:	stur	w0, [x29, #-4]
  4101a0:	str	x1, [sp, #16]
  4101a4:	ldursw	x1, [x29, #-4]
  4101a8:	ldr	x2, [sp, #16]
  4101ac:	mov	x0, x8
  4101b0:	bl	401910 <reallocarray@plt>
  4101b4:	str	x0, [sp, #8]
  4101b8:	ldr	x8, [sp, #8]
  4101bc:	cbnz	x8, 4101d0 <ferror@plt+0xe480>
  4101c0:	adrp	x0, 42c000 <ferror@plt+0x2a2b0>
  4101c4:	add	x0, x0, #0x367
  4101c8:	bl	401d10 <gettext@plt>
  4101cc:	bl	4101e0 <ferror@plt+0xe490>
  4101d0:	ldr	x0, [sp, #8]
  4101d4:	ldp	x29, x30, [sp, #32]
  4101d8:	add	sp, sp, #0x30
  4101dc:	ret
  4101e0:	sub	sp, sp, #0x40
  4101e4:	stp	x29, x30, [sp, #48]
  4101e8:	add	x29, sp, #0x30
  4101ec:	adrp	x8, 462000 <ferror@plt+0x602b0>
  4101f0:	add	x8, x8, #0xd00
  4101f4:	adrp	x9, 42c000 <ferror@plt+0x2a2b0>
  4101f8:	add	x9, x9, #0x429
  4101fc:	adrp	x10, 45a000 <ferror@plt+0x582b0>
  410200:	add	x10, x10, #0x290
  410204:	adrp	x11, 466000 <stdin@@GLIBC_2.17+0x32f0>
  410208:	add	x11, x11, #0xae8
  41020c:	mov	w1, #0x2                   	// #2
  410210:	stur	x0, [x29, #-8]
  410214:	ldr	x0, [x8]
  410218:	stur	x0, [x29, #-16]
  41021c:	mov	x0, x9
  410220:	str	x10, [sp, #24]
  410224:	str	x11, [sp, #16]
  410228:	str	w1, [sp, #12]
  41022c:	bl	401d10 <gettext@plt>
  410230:	ldr	x8, [sp, #24]
  410234:	ldr	x2, [x8]
  410238:	ldur	x3, [x29, #-8]
  41023c:	ldur	x9, [x29, #-16]
  410240:	str	x0, [sp]
  410244:	mov	x0, x9
  410248:	ldr	x1, [sp]
  41024c:	bl	401d20 <fprintf@plt>
  410250:	ldr	x8, [sp, #16]
  410254:	mov	x0, x8
  410258:	ldr	w1, [sp, #12]
  41025c:	bl	401c60 <longjmp@plt>
  410260:	sub	sp, sp, #0x20
  410264:	stp	x29, x30, [sp, #16]
  410268:	add	x29, sp, #0x10
  41026c:	str	x0, [sp]
  410270:	ldr	x8, [sp]
  410274:	ldrb	w9, [x8]
  410278:	cbz	w9, 4102c0 <ferror@plt+0xe570>
  41027c:	ldr	x8, [sp]
  410280:	ldrb	w9, [x8]
  410284:	and	w9, w9, #0xffffff80
  410288:	cbnz	w9, 4102a8 <ferror@plt+0xe558>
  41028c:	bl	401b50 <__ctype_b_loc@plt>
  410290:	ldr	x8, [x0]
  410294:	ldr	x9, [sp]
  410298:	ldrb	w10, [x9]
  41029c:	ldrh	w10, [x8, w10, sxtw #1]
  4102a0:	and	w10, w10, #0x200
  4102a4:	cbnz	w10, 4102b0 <ferror@plt+0xe560>
  4102a8:	stur	wzr, [x29, #-4]
  4102ac:	b	4102c8 <ferror@plt+0xe578>
  4102b0:	ldr	x8, [sp]
  4102b4:	add	x8, x8, #0x1
  4102b8:	str	x8, [sp]
  4102bc:	b	410270 <ferror@plt+0xe520>
  4102c0:	mov	w8, #0x1                   	// #1
  4102c4:	stur	w8, [x29, #-4]
  4102c8:	ldur	w0, [x29, #-4]
  4102cc:	ldp	x29, x30, [sp, #16]
  4102d0:	add	sp, sp, #0x20
  4102d4:	ret
  4102d8:	sub	sp, sp, #0x20
  4102dc:	stp	x29, x30, [sp, #16]
  4102e0:	add	x29, sp, #0x10
  4102e4:	str	x0, [sp]
  4102e8:	ldr	x8, [sp]
  4102ec:	ldrb	w9, [x8]
  4102f0:	cbz	w9, 410338 <ferror@plt+0xe5e8>
  4102f4:	ldr	x8, [sp]
  4102f8:	ldrb	w9, [x8]
  4102fc:	and	w9, w9, #0xffffff80
  410300:	cbnz	w9, 410320 <ferror@plt+0xe5d0>
  410304:	bl	401b50 <__ctype_b_loc@plt>
  410308:	ldr	x8, [x0]
  41030c:	ldr	x9, [sp]
  410310:	ldrb	w10, [x9]
  410314:	ldrh	w10, [x8, w10, sxtw #1]
  410318:	and	w10, w10, #0x100
  41031c:	cbnz	w10, 410328 <ferror@plt+0xe5d8>
  410320:	stur	wzr, [x29, #-4]
  410324:	b	410340 <ferror@plt+0xe5f0>
  410328:	ldr	x8, [sp]
  41032c:	add	x8, x8, #0x1
  410330:	str	x8, [sp]
  410334:	b	4102e8 <ferror@plt+0xe598>
  410338:	mov	w8, #0x1                   	// #1
  41033c:	stur	w8, [x29, #-4]
  410340:	ldur	w0, [x29, #-4]
  410344:	ldp	x29, x30, [sp, #16]
  410348:	add	sp, sp, #0x20
  41034c:	ret
  410350:	sub	sp, sp, #0x10
  410354:	str	x0, [sp, #8]
  410358:	str	x1, [sp]
  41035c:	ldr	x8, [sp, #8]
  410360:	ldr	w9, [x8]
  410364:	ldr	x8, [sp]
  410368:	ldr	w10, [x8]
  41036c:	subs	w0, w9, w10
  410370:	add	sp, sp, #0x10
  410374:	ret
  410378:	sub	sp, sp, #0x40
  41037c:	stp	x29, x30, [sp, #48]
  410380:	add	x29, sp, #0x30
  410384:	stur	w0, [x29, #-4]
  410388:	ldur	w8, [x29, #-4]
  41038c:	cmp	w8, #0x100
  410390:	b.lt	4103c4 <ferror@plt+0xe674>  // b.tstop
  410394:	adrp	x0, 42c000 <ferror@plt+0x2a2b0>
  410398:	add	x0, x0, #0x394
  41039c:	bl	401d10 <gettext@plt>
  4103a0:	ldur	w8, [x29, #-4]
  4103a4:	stur	x0, [x29, #-16]
  4103a8:	mov	w0, w8
  4103ac:	bl	4104ec <ferror@plt+0xe79c>
  4103b0:	ldur	x1, [x29, #-16]
  4103b4:	str	x0, [sp, #24]
  4103b8:	mov	x0, x1
  4103bc:	ldr	x1, [sp, #24]
  4103c0:	bl	410418 <ferror@plt+0xe6c8>
  4103c4:	ldur	w8, [x29, #-4]
  4103c8:	adrp	x9, 466000 <stdin@@GLIBC_2.17+0x32f0>
  4103cc:	add	x9, x9, #0xc20
  4103d0:	ldr	w10, [x9]
  4103d4:	cmp	w8, w10
  4103d8:	b.lt	41040c <ferror@plt+0xe6bc>  // b.tstop
  4103dc:	adrp	x0, 42c000 <ferror@plt+0x2a2b0>
  4103e0:	add	x0, x0, #0x3c0
  4103e4:	bl	401d10 <gettext@plt>
  4103e8:	ldur	w8, [x29, #-4]
  4103ec:	str	x0, [sp, #16]
  4103f0:	mov	w0, w8
  4103f4:	bl	4104ec <ferror@plt+0xe79c>
  4103f8:	ldr	x1, [sp, #16]
  4103fc:	str	x0, [sp, #8]
  410400:	mov	x0, x1
  410404:	ldr	x1, [sp, #8]
  410408:	bl	410418 <ferror@plt+0xe6c8>
  41040c:	ldp	x29, x30, [sp, #48]
  410410:	add	sp, sp, #0x40
  410414:	ret
  410418:	stp	x29, x30, [sp, #-32]!
  41041c:	str	x28, [sp, #16]
  410420:	mov	x29, sp
  410424:	sub	sp, sp, #0x920
  410428:	add	x8, sp, #0xf8
  41042c:	str	q7, [sp, #128]
  410430:	str	q6, [sp, #112]
  410434:	str	q5, [sp, #96]
  410438:	str	q4, [sp, #80]
  41043c:	str	q3, [sp, #64]
  410440:	str	q2, [sp, #48]
  410444:	str	q1, [sp, #32]
  410448:	str	q0, [sp, #16]
  41044c:	str	x7, [sp, #200]
  410450:	str	x6, [sp, #192]
  410454:	str	x5, [sp, #184]
  410458:	str	x4, [sp, #176]
  41045c:	str	x3, [sp, #168]
  410460:	str	x2, [sp, #160]
  410464:	str	x1, [sp, #152]
  410468:	stur	x0, [x29, #-8]
  41046c:	mov	w9, #0xffffff80            	// #-128
  410470:	str	w9, [sp, #276]
  410474:	mov	w9, #0xffffffc8            	// #-56
  410478:	str	w9, [sp, #272]
  41047c:	add	x10, sp, #0x10
  410480:	add	x10, x10, #0x80
  410484:	str	x10, [sp, #264]
  410488:	add	x10, sp, #0x98
  41048c:	add	x10, x10, #0x38
  410490:	str	x10, [sp, #256]
  410494:	add	x10, x29, #0x20
  410498:	str	x10, [sp, #248]
  41049c:	ldur	x2, [x29, #-8]
  4104a0:	ldr	q0, [x8]
  4104a4:	ldr	q1, [x8, #16]
  4104a8:	str	q1, [sp, #224]
  4104ac:	str	q0, [sp, #208]
  4104b0:	mov	w9, #0x800                 	// #2048
  4104b4:	mov	w1, w9
  4104b8:	add	x8, sp, #0x118
  4104bc:	add	x3, sp, #0xd0
  4104c0:	mov	x0, x8
  4104c4:	str	x8, [sp, #8]
  4104c8:	bl	401c40 <vsnprintf@plt>
  4104cc:	ldr	x8, [sp, #8]
  4104d0:	str	w0, [sp, #4]
  4104d4:	mov	x0, x8
  4104d8:	bl	410880 <ferror@plt+0xeb30>
  4104dc:	add	sp, sp, #0x920
  4104e0:	ldr	x28, [sp, #16]
  4104e4:	ldp	x29, x30, [sp], #32
  4104e8:	ret
  4104ec:	sub	sp, sp, #0x30
  4104f0:	stp	x29, x30, [sp, #32]
  4104f4:	add	x29, sp, #0x20
  4104f8:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x2f0>
  4104fc:	add	x8, x8, #0x698
  410500:	stur	w0, [x29, #-12]
  410504:	ldur	w9, [x29, #-12]
  410508:	cmp	w9, #0x0
  41050c:	cset	w9, lt  // lt = tstop
  410510:	str	x8, [sp, #8]
  410514:	tbnz	w9, #0, 410524 <ferror@plt+0xe7d4>
  410518:	ldur	w8, [x29, #-12]
  41051c:	cmp	w8, #0x20
  410520:	b.lt	410530 <ferror@plt+0xe7e0>  // b.tstop
  410524:	ldur	w8, [x29, #-12]
  410528:	cmp	w8, #0x7f
  41052c:	b.lt	410624 <ferror@plt+0xe8d4>  // b.tstop
  410530:	ldur	w8, [x29, #-12]
  410534:	subs	w8, w8, #0x7
  410538:	mov	w9, w8
  41053c:	ubfx	x9, x9, #0, #32
  410540:	cmp	x9, #0x6
  410544:	str	x9, [sp]
  410548:	b.hi	4105d4 <ferror@plt+0xe884>  // b.pmore
  41054c:	adrp	x8, 42c000 <ferror@plt+0x2a2b0>
  410550:	add	x8, x8, #0x1fc
  410554:	ldr	x11, [sp]
  410558:	ldrsw	x10, [x8, x11, lsl #2]
  41055c:	add	x9, x8, x10
  410560:	br	x9
  410564:	adrp	x8, 42c000 <ferror@plt+0x2a2b0>
  410568:	add	x8, x8, #0x488
  41056c:	stur	x8, [x29, #-8]
  410570:	b	410658 <ferror@plt+0xe908>
  410574:	adrp	x8, 42c000 <ferror@plt+0x2a2b0>
  410578:	add	x8, x8, #0x48b
  41057c:	stur	x8, [x29, #-8]
  410580:	b	410658 <ferror@plt+0xe908>
  410584:	adrp	x8, 42c000 <ferror@plt+0x2a2b0>
  410588:	add	x8, x8, #0x48e
  41058c:	stur	x8, [x29, #-8]
  410590:	b	410658 <ferror@plt+0xe908>
  410594:	adrp	x8, 42c000 <ferror@plt+0x2a2b0>
  410598:	add	x8, x8, #0x491
  41059c:	stur	x8, [x29, #-8]
  4105a0:	b	410658 <ferror@plt+0xe908>
  4105a4:	adrp	x8, 42c000 <ferror@plt+0x2a2b0>
  4105a8:	add	x8, x8, #0x494
  4105ac:	stur	x8, [x29, #-8]
  4105b0:	b	410658 <ferror@plt+0xe908>
  4105b4:	adrp	x8, 42c000 <ferror@plt+0x2a2b0>
  4105b8:	add	x8, x8, #0x497
  4105bc:	stur	x8, [x29, #-8]
  4105c0:	b	410658 <ferror@plt+0xe908>
  4105c4:	adrp	x8, 42c000 <ferror@plt+0x2a2b0>
  4105c8:	add	x8, x8, #0x49a
  4105cc:	stur	x8, [x29, #-8]
  4105d0:	b	410658 <ferror@plt+0xe908>
  4105d4:	adrp	x8, 462000 <ferror@plt+0x602b0>
  4105d8:	add	x8, x8, #0xe40
  4105dc:	ldr	w9, [x8]
  4105e0:	cbz	w9, 410600 <ferror@plt+0xe8b0>
  4105e4:	ldur	w3, [x29, #-12]
  4105e8:	ldr	x0, [sp, #8]
  4105ec:	mov	x1, #0x14                  	// #20
  4105f0:	adrp	x2, 42c000 <ferror@plt+0x2a2b0>
  4105f4:	add	x2, x2, #0x49d
  4105f8:	bl	401970 <snprintf@plt>
  4105fc:	b	410618 <ferror@plt+0xe8c8>
  410600:	ldur	w3, [x29, #-12]
  410604:	ldr	x0, [sp, #8]
  410608:	mov	x1, #0x14                  	// #20
  41060c:	adrp	x2, 42c000 <ferror@plt+0x2a2b0>
  410610:	add	x2, x2, #0x4a4
  410614:	bl	401970 <snprintf@plt>
  410618:	ldr	x8, [sp, #8]
  41061c:	stur	x8, [x29, #-8]
  410620:	b	410658 <ferror@plt+0xe908>
  410624:	ldur	w8, [x29, #-12]
  410628:	cmp	w8, #0x20
  41062c:	b.ne	410640 <ferror@plt+0xe8f0>  // b.any
  410630:	adrp	x8, 42c000 <ferror@plt+0x2a2b0>
  410634:	add	x8, x8, #0x4aa
  410638:	stur	x8, [x29, #-8]
  41063c:	b	410658 <ferror@plt+0xe908>
  410640:	ldur	w8, [x29, #-12]
  410644:	ldr	x9, [sp, #8]
  410648:	strb	w8, [x9]
  41064c:	mov	w8, #0x0                   	// #0
  410650:	strb	w8, [x9, #1]
  410654:	stur	x9, [x29, #-8]
  410658:	ldur	x0, [x29, #-8]
  41065c:	ldp	x29, x30, [sp, #32]
  410660:	add	sp, sp, #0x30
  410664:	ret
  410668:	sub	sp, sp, #0x20
  41066c:	stp	x29, x30, [sp, #16]
  410670:	add	x29, sp, #0x10
  410674:	stur	w0, [x29, #-4]
  410678:	ldur	w8, [x29, #-4]
  41067c:	and	w8, w8, #0xffffff80
  410680:	cbnz	w8, 4106ac <ferror@plt+0xe95c>
  410684:	bl	401b50 <__ctype_b_loc@plt>
  410688:	ldr	x8, [x0]
  41068c:	ldursw	x9, [x29, #-4]
  410690:	ldrh	w10, [x8, x9, lsl #1]
  410694:	and	w10, w10, #0x100
  410698:	cbz	w10, 4106ac <ferror@plt+0xe95c>
  41069c:	ldur	w0, [x29, #-4]
  4106a0:	bl	401cc0 <tolower@plt>
  4106a4:	str	w0, [sp, #8]
  4106a8:	b	4106b4 <ferror@plt+0xe964>
  4106ac:	ldur	w8, [x29, #-4]
  4106b0:	str	w8, [sp, #8]
  4106b4:	ldr	w8, [sp, #8]
  4106b8:	mov	w0, w8
  4106bc:	ldp	x29, x30, [sp, #16]
  4106c0:	add	sp, sp, #0x20
  4106c4:	ret
  4106c8:	sub	sp, sp, #0x20
  4106cc:	str	x0, [sp, #16]
  4106d0:	str	x1, [sp, #8]
  4106d4:	ldr	x8, [sp, #16]
  4106d8:	ldrb	w9, [x8]
  4106dc:	cbnz	w9, 4106ec <ferror@plt+0xe99c>
  4106e0:	mov	w8, #0x1                   	// #1
  4106e4:	str	w8, [sp, #28]
  4106e8:	b	41071c <ferror@plt+0xe9cc>
  4106ec:	ldr	x8, [sp, #8]
  4106f0:	ldrb	w9, [x8]
  4106f4:	cbnz	w9, 410704 <ferror@plt+0xe9b4>
  4106f8:	mov	w8, #0xffffffff            	// #-1
  4106fc:	str	w8, [sp, #28]
  410700:	b	41071c <ferror@plt+0xe9cc>
  410704:	ldr	x8, [sp, #16]
  410708:	ldrb	w9, [x8]
  41070c:	ldr	x8, [sp, #8]
  410710:	ldrb	w10, [x8]
  410714:	subs	w9, w9, w10
  410718:	str	w9, [sp, #28]
  41071c:	ldr	w0, [sp, #28]
  410720:	add	sp, sp, #0x20
  410724:	ret
  410728:	stp	x29, x30, [sp, #-16]!
  41072c:	mov	x29, sp
  410730:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  410734:	add	x8, x8, #0x9e8
  410738:	ldrb	w9, [x8]
  41073c:	tbnz	w9, #0, 410744 <ferror@plt+0xe9f4>
  410740:	b	41076c <ferror@plt+0xea1c>
  410744:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  410748:	add	x8, x8, #0x9c8
  41074c:	ldr	w9, [x8]
  410750:	cmp	w9, #0x0
  410754:	cset	w9, le
  410758:	tbnz	w9, #0, 410760 <ferror@plt+0xea10>
  41075c:	bl	41078c <ferror@plt+0xea3c>
  410760:	adrp	x0, 42c000 <ferror@plt+0x2a2b0>
  410764:	add	x0, x0, #0x418
  410768:	bl	410800 <ferror@plt+0xeab0>
  41076c:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  410770:	add	x8, x8, #0xaa8
  410774:	str	wzr, [x8]
  410778:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41077c:	add	x8, x8, #0x9c8
  410780:	str	wzr, [x8]
  410784:	ldp	x29, x30, [sp], #16
  410788:	ret
  41078c:	sub	sp, sp, #0x20
  410790:	stp	x29, x30, [sp, #16]
  410794:	add	x29, sp, #0x10
  410798:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41079c:	add	x8, x8, #0x9e8
  4107a0:	adrp	x9, 468000 <stdin@@GLIBC_2.17+0x52f0>
  4107a4:	add	x9, x9, #0xaa8
  4107a8:	ldrb	w10, [x8]
  4107ac:	str	x9, [sp, #8]
  4107b0:	tbnz	w10, #0, 4107b8 <ferror@plt+0xea68>
  4107b4:	b	4107f4 <ferror@plt+0xeaa4>
  4107b8:	mov	w0, #0xa                   	// #10
  4107bc:	bl	410850 <ferror@plt+0xeb00>
  4107c0:	ldr	x8, [sp, #8]
  4107c4:	ldr	w9, [x8]
  4107c8:	add	w9, w9, #0x1
  4107cc:	str	w9, [x8]
  4107d0:	cmp	w9, #0xa
  4107d4:	b.lt	4107e8 <ferror@plt+0xea98>  // b.tstop
  4107d8:	mov	w0, #0xa                   	// #10
  4107dc:	bl	410850 <ferror@plt+0xeb00>
  4107e0:	ldr	x8, [sp, #8]
  4107e4:	str	wzr, [x8]
  4107e8:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  4107ec:	add	x8, x8, #0x9c8
  4107f0:	str	wzr, [x8]
  4107f4:	ldp	x29, x30, [sp, #16]
  4107f8:	add	sp, sp, #0x20
  4107fc:	ret
  410800:	sub	sp, sp, #0x30
  410804:	stp	x29, x30, [sp, #32]
  410808:	add	x29, sp, #0x20
  41080c:	adrp	x8, 462000 <ferror@plt+0x602b0>
  410810:	add	x8, x8, #0xd08
  410814:	mov	w9, #0xa                   	// #10
  410818:	stur	x0, [x29, #-8]
  41081c:	ldur	x0, [x29, #-8]
  410820:	ldr	x1, [x8]
  410824:	str	x8, [sp, #16]
  410828:	str	w9, [sp, #12]
  41082c:	bl	4018b0 <fputs@plt>
  410830:	ldr	x8, [sp, #16]
  410834:	ldr	x1, [x8]
  410838:	ldr	w9, [sp, #12]
  41083c:	mov	w0, w9
  410840:	bl	401940 <fputc@plt>
  410844:	ldp	x29, x30, [sp, #32]
  410848:	add	sp, sp, #0x30
  41084c:	ret
  410850:	sub	sp, sp, #0x20
  410854:	stp	x29, x30, [sp, #16]
  410858:	add	x29, sp, #0x10
  41085c:	adrp	x8, 462000 <ferror@plt+0x602b0>
  410860:	add	x8, x8, #0xd08
  410864:	stur	w0, [x29, #-4]
  410868:	ldur	w0, [x29, #-4]
  41086c:	ldr	x1, [x8]
  410870:	bl	401940 <fputc@plt>
  410874:	ldp	x29, x30, [sp, #16]
  410878:	add	sp, sp, #0x20
  41087c:	ret
  410880:	sub	sp, sp, #0x20
  410884:	stp	x29, x30, [sp, #16]
  410888:	add	x29, sp, #0x10
  41088c:	adrp	x8, 462000 <ferror@plt+0x602b0>
  410890:	add	x8, x8, #0xd00
  410894:	adrp	x9, 45a000 <ferror@plt+0x582b0>
  410898:	add	x9, x9, #0x290
  41089c:	adrp	x1, 42c000 <ferror@plt+0x2a2b0>
  4108a0:	add	x1, x1, #0x421
  4108a4:	mov	w10, #0x1                   	// #1
  4108a8:	str	x0, [sp, #8]
  4108ac:	ldr	x0, [x8]
  4108b0:	ldr	x2, [x9]
  4108b4:	ldr	x3, [sp, #8]
  4108b8:	str	w10, [sp, #4]
  4108bc:	bl	401d20 <fprintf@plt>
  4108c0:	ldr	w10, [sp, #4]
  4108c4:	mov	w0, w10
  4108c8:	bl	40da30 <ferror@plt+0xbce0>
  4108cc:	ldp	x29, x30, [sp, #16]
  4108d0:	add	sp, sp, #0x20
  4108d4:	ret
  4108d8:	stp	x29, x30, [sp, #-32]!
  4108dc:	str	x28, [sp, #16]
  4108e0:	mov	x29, sp
  4108e4:	sub	sp, sp, #0x920
  4108e8:	add	x8, sp, #0xf8
  4108ec:	str	q7, [sp, #128]
  4108f0:	str	q6, [sp, #112]
  4108f4:	str	q5, [sp, #96]
  4108f8:	str	q4, [sp, #80]
  4108fc:	str	q3, [sp, #64]
  410900:	str	q2, [sp, #48]
  410904:	str	q1, [sp, #32]
  410908:	str	q0, [sp, #16]
  41090c:	str	x7, [sp, #200]
  410910:	str	x6, [sp, #192]
  410914:	str	x5, [sp, #184]
  410918:	str	x4, [sp, #176]
  41091c:	str	x3, [sp, #168]
  410920:	str	x2, [sp, #160]
  410924:	str	x1, [sp, #152]
  410928:	stur	x0, [x29, #-8]
  41092c:	mov	w9, #0xffffff80            	// #-128
  410930:	str	w9, [sp, #276]
  410934:	mov	w9, #0xffffffc8            	// #-56
  410938:	str	w9, [sp, #272]
  41093c:	add	x10, sp, #0x10
  410940:	add	x10, x10, #0x80
  410944:	str	x10, [sp, #264]
  410948:	add	x10, sp, #0x98
  41094c:	add	x10, x10, #0x38
  410950:	str	x10, [sp, #256]
  410954:	add	x10, x29, #0x20
  410958:	str	x10, [sp, #248]
  41095c:	ldur	x2, [x29, #-8]
  410960:	ldr	q0, [x8]
  410964:	ldr	q1, [x8, #16]
  410968:	str	q1, [sp, #224]
  41096c:	str	q0, [sp, #208]
  410970:	mov	w9, #0x800                 	// #2048
  410974:	mov	w1, w9
  410978:	add	x8, sp, #0x118
  41097c:	add	x3, sp, #0xd0
  410980:	mov	x0, x8
  410984:	str	x8, [sp, #8]
  410988:	bl	401c40 <vsnprintf@plt>
  41098c:	ldr	x8, [sp, #8]
  410990:	str	w0, [sp, #4]
  410994:	mov	x0, x8
  410998:	bl	4101e0 <ferror@plt+0xe490>
  41099c:	add	sp, sp, #0x920
  4109a0:	ldr	x28, [sp, #16]
  4109a4:	ldp	x29, x30, [sp], #32
  4109a8:	ret
  4109ac:	stp	x29, x30, [sp, #-32]!
  4109b0:	str	x28, [sp, #16]
  4109b4:	mov	x29, sp
  4109b8:	sub	sp, sp, #0x1, lsl #12
  4109bc:	sub	sp, sp, #0x40
  4109c0:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  4109c4:	add	x8, x8, #0xc7c
  4109c8:	stur	x0, [x29, #-8]
  4109cc:	stur	w1, [x29, #-12]
  4109d0:	ldr	w9, [x8]
  4109d4:	cbnz	w9, 4109dc <ferror@plt+0xec8c>
  4109d8:	b	410b44 <ferror@plt+0xedf4>
  4109dc:	ldur	w8, [x29, #-12]
  4109e0:	cbz	w8, 4109f8 <ferror@plt+0xeca8>
  4109e4:	adrp	x8, 462000 <ferror@plt+0x602b0>
  4109e8:	add	x8, x8, #0xe58
  4109ec:	ldr	x8, [x8]
  4109f0:	str	x8, [sp, #16]
  4109f4:	b	410a04 <ferror@plt+0xecb4>
  4109f8:	adrp	x8, 42c000 <ferror@plt+0x2a2b0>
  4109fc:	add	x8, x8, #0x447
  410a00:	str	x8, [sp, #16]
  410a04:	ldr	x8, [sp, #16]
  410a08:	str	x8, [sp, #40]
  410a0c:	ldur	w9, [x29, #-12]
  410a10:	cbz	w9, 410a28 <ferror@plt+0xecd8>
  410a14:	ldr	x8, [sp, #40]
  410a18:	cbnz	x8, 410a28 <ferror@plt+0xecd8>
  410a1c:	adrp	x8, 42c000 <ferror@plt+0x2a2b0>
  410a20:	add	x8, x8, #0x45a
  410a24:	str	x8, [sp, #40]
  410a28:	add	x8, sp, #0x34
  410a2c:	str	x8, [sp, #32]
  410a30:	add	x8, x8, #0x7fe
  410a34:	str	x8, [sp, #24]
  410a38:	ldr	x8, [sp, #32]
  410a3c:	ldr	x9, [sp, #24]
  410a40:	mov	w10, #0x0                   	// #0
  410a44:	cmp	x8, x9
  410a48:	str	w10, [sp, #12]
  410a4c:	b.cs	410a64 <ferror@plt+0xed14>  // b.hs, b.nlast
  410a50:	ldr	x8, [sp, #40]
  410a54:	ldrb	w9, [x8]
  410a58:	cmp	w9, #0x0
  410a5c:	cset	w9, ne  // ne = any
  410a60:	str	w9, [sp, #12]
  410a64:	ldr	w8, [sp, #12]
  410a68:	tbnz	w8, #0, 410a70 <ferror@plt+0xed20>
  410a6c:	b	410ac8 <ferror@plt+0xed78>
  410a70:	ldr	x8, [sp, #40]
  410a74:	ldrb	w9, [x8]
  410a78:	cmp	w9, #0x5c
  410a7c:	b.eq	410a90 <ferror@plt+0xed40>  // b.none
  410a80:	ldr	x8, [sp, #40]
  410a84:	ldrb	w9, [x8]
  410a88:	cmp	w9, #0x22
  410a8c:	b.ne	410aa4 <ferror@plt+0xed54>  // b.any
  410a90:	ldr	x8, [sp, #32]
  410a94:	add	x9, x8, #0x1
  410a98:	str	x9, [sp, #32]
  410a9c:	mov	w10, #0x5c                  	// #92
  410aa0:	strb	w10, [x8]
  410aa4:	ldr	x8, [sp, #40]
  410aa8:	add	x9, x8, #0x1
  410aac:	str	x9, [sp, #40]
  410ab0:	ldrb	w10, [x8]
  410ab4:	ldr	x8, [sp, #32]
  410ab8:	add	x9, x8, #0x1
  410abc:	str	x9, [sp, #32]
  410ac0:	strb	w10, [x8]
  410ac4:	b	410a38 <ferror@plt+0xece8>
  410ac8:	ldr	x8, [sp, #32]
  410acc:	mov	w9, #0x0                   	// #0
  410ad0:	strb	w9, [x8]
  410ad4:	ldur	w9, [x29, #-12]
  410ad8:	cbz	w9, 410b04 <ferror@plt+0xedb4>
  410adc:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  410ae0:	add	x8, x8, #0x594
  410ae4:	ldr	w3, [x8]
  410ae8:	add	x0, sp, #0x834
  410aec:	mov	x1, #0x800                 	// #2048
  410af0:	adrp	x2, 42c000 <ferror@plt+0x2a2b0>
  410af4:	add	x2, x2, #0x33c
  410af8:	add	x4, sp, #0x34
  410afc:	bl	401970 <snprintf@plt>
  410b00:	b	410b24 <ferror@plt+0xedd4>
  410b04:	add	x0, sp, #0x834
  410b08:	mov	x1, #0x800                 	// #2048
  410b0c:	adrp	x2, 42c000 <ferror@plt+0x2a2b0>
  410b10:	add	x2, x2, #0x33c
  410b14:	mov	w8, wzr
  410b18:	mov	w3, w8
  410b1c:	add	x4, sp, #0x34
  410b20:	bl	401970 <snprintf@plt>
  410b24:	ldur	x8, [x29, #-8]
  410b28:	cbz	x8, 410b3c <ferror@plt+0xedec>
  410b2c:	ldur	x1, [x29, #-8]
  410b30:	add	x0, sp, #0x834
  410b34:	bl	4018b0 <fputs@plt>
  410b38:	b	410b44 <ferror@plt+0xedf4>
  410b3c:	add	x0, sp, #0x834
  410b40:	bl	40ffe4 <ferror@plt+0xe294>
  410b44:	add	sp, sp, #0x1, lsl #12
  410b48:	add	sp, sp, #0x40
  410b4c:	ldr	x28, [sp, #16]
  410b50:	ldp	x29, x30, [sp], #32
  410b54:	ret
  410b58:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  410b5c:	add	x8, x8, #0xc70
  410b60:	adrp	x9, 468000 <stdin@@GLIBC_2.17+0x52f0>
  410b64:	add	x9, x9, #0x290
  410b68:	adrp	x10, 468000 <stdin@@GLIBC_2.17+0x52f0>
  410b6c:	add	x10, x10, #0x2b8
  410b70:	mov	w11, #0x0                   	// #0
  410b74:	adrp	x12, 464000 <stdin@@GLIBC_2.17+0x12f0>
  410b78:	add	x12, x12, #0xb14
  410b7c:	adrp	x13, 466000 <stdin@@GLIBC_2.17+0x32f0>
  410b80:	add	x13, x13, #0xac0
  410b84:	str	wzr, [x8]
  410b88:	ldr	x8, [x9]
  410b8c:	ldrsw	x14, [x10]
  410b90:	mov	w15, w14
  410b94:	add	w15, w15, #0x1
  410b98:	str	w15, [x10]
  410b9c:	add	x8, x8, x14
  410ba0:	strb	w11, [x8]
  410ba4:	ldr	w15, [x10]
  410ba8:	str	w15, [x12]
  410bac:	str	w15, [x13]
  410bb0:	ldr	x8, [x9]
  410bb4:	ldrsw	x9, [x10]
  410bb8:	add	x8, x8, x9
  410bbc:	strb	w11, [x8]
  410bc0:	ret
  410bc4:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  410bc8:	add	x8, x8, #0x290
  410bcc:	adrp	x9, 468000 <stdin@@GLIBC_2.17+0x52f0>
  410bd0:	add	x9, x9, #0x2b8
  410bd4:	mov	w10, #0x0                   	// #0
  410bd8:	adrp	x11, 466000 <stdin@@GLIBC_2.17+0x32f0>
  410bdc:	add	x11, x11, #0xac0
  410be0:	ldr	x12, [x8]
  410be4:	ldrsw	x13, [x9]
  410be8:	mov	w14, w13
  410bec:	add	w14, w14, #0x1
  410bf0:	str	w14, [x9]
  410bf4:	add	x12, x12, x13
  410bf8:	strb	w10, [x12]
  410bfc:	ldr	w14, [x9]
  410c00:	str	w14, [x11]
  410c04:	ldr	x8, [x8]
  410c08:	ldrsw	x9, [x9]
  410c0c:	add	x8, x8, x9
  410c10:	strb	w10, [x8]
  410c14:	ret
  410c18:	sub	sp, sp, #0x20
  410c1c:	stp	x29, x30, [sp, #16]
  410c20:	add	x29, sp, #0x10
  410c24:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  410c28:	add	x8, x8, #0x9e8
  410c2c:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  410c30:	add	x9, x9, #0x9c8
  410c34:	stur	w0, [x29, #-4]
  410c38:	ldrb	w10, [x8]
  410c3c:	str	x9, [sp]
  410c40:	tbnz	w10, #0, 410c48 <ferror@plt+0xeef8>
  410c44:	b	410ca8 <ferror@plt+0xef58>
  410c48:	ldr	x8, [sp]
  410c4c:	ldr	w9, [x8]
  410c50:	cmp	w9, #0xa
  410c54:	b.lt	410c64 <ferror@plt+0xef14>  // b.tstop
  410c58:	mov	w0, #0x2c                  	// #44
  410c5c:	bl	410850 <ferror@plt+0xeb00>
  410c60:	bl	41078c <ferror@plt+0xea3c>
  410c64:	ldr	x8, [sp]
  410c68:	ldr	w9, [x8]
  410c6c:	cbnz	w9, 410c80 <ferror@plt+0xef30>
  410c70:	adrp	x0, 42a000 <ferror@plt+0x282b0>
  410c74:	add	x0, x0, #0x2f4
  410c78:	bl	410cb4 <ferror@plt+0xef64>
  410c7c:	b	410c88 <ferror@plt+0xef38>
  410c80:	mov	w0, #0x2c                  	// #44
  410c84:	bl	410850 <ferror@plt+0xeb00>
  410c88:	ldr	x8, [sp]
  410c8c:	ldr	w9, [x8]
  410c90:	add	w9, w9, #0x1
  410c94:	str	w9, [x8]
  410c98:	ldur	w1, [x29, #-4]
  410c9c:	adrp	x0, 42c000 <ferror@plt+0x2a2b0>
  410ca0:	add	x0, x0, #0x462
  410ca4:	bl	410ce4 <ferror@plt+0xef94>
  410ca8:	ldp	x29, x30, [sp, #16]
  410cac:	add	sp, sp, #0x20
  410cb0:	ret
  410cb4:	sub	sp, sp, #0x20
  410cb8:	stp	x29, x30, [sp, #16]
  410cbc:	add	x29, sp, #0x10
  410cc0:	adrp	x8, 462000 <ferror@plt+0x602b0>
  410cc4:	add	x8, x8, #0xd08
  410cc8:	str	x0, [sp, #8]
  410ccc:	ldr	x0, [sp, #8]
  410cd0:	ldr	x1, [x8]
  410cd4:	bl	4018b0 <fputs@plt>
  410cd8:	ldp	x29, x30, [sp, #16]
  410cdc:	add	sp, sp, #0x20
  410ce0:	ret
  410ce4:	sub	sp, sp, #0x20
  410ce8:	stp	x29, x30, [sp, #16]
  410cec:	add	x29, sp, #0x10
  410cf0:	adrp	x8, 462000 <ferror@plt+0x602b0>
  410cf4:	add	x8, x8, #0xd08
  410cf8:	str	x0, [sp, #8]
  410cfc:	str	w1, [sp, #4]
  410d00:	ldr	x0, [x8]
  410d04:	ldr	x1, [sp, #8]
  410d08:	ldr	w2, [sp, #4]
  410d0c:	bl	401d20 <fprintf@plt>
  410d10:	ldp	x29, x30, [sp, #16]
  410d14:	add	sp, sp, #0x20
  410d18:	ret
  410d1c:	sub	sp, sp, #0x20
  410d20:	stp	x29, x30, [sp, #16]
  410d24:	add	x29, sp, #0x10
  410d28:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  410d2c:	add	x8, x8, #0x9e8
  410d30:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  410d34:	add	x9, x9, #0x9c8
  410d38:	stur	w0, [x29, #-4]
  410d3c:	ldrb	w10, [x8]
  410d40:	str	x9, [sp]
  410d44:	tbnz	w10, #0, 410d4c <ferror@plt+0xeffc>
  410d48:	b	410dac <ferror@plt+0xf05c>
  410d4c:	ldr	x8, [sp]
  410d50:	ldr	w9, [x8]
  410d54:	cmp	w9, #0xa
  410d58:	b.lt	410d68 <ferror@plt+0xf018>  // b.tstop
  410d5c:	mov	w0, #0x2c                  	// #44
  410d60:	bl	410850 <ferror@plt+0xeb00>
  410d64:	bl	41078c <ferror@plt+0xea3c>
  410d68:	ldr	x8, [sp]
  410d6c:	ldr	w9, [x8]
  410d70:	cbnz	w9, 410d84 <ferror@plt+0xf034>
  410d74:	adrp	x0, 42a000 <ferror@plt+0x282b0>
  410d78:	add	x0, x0, #0x2f4
  410d7c:	bl	410cb4 <ferror@plt+0xef64>
  410d80:	b	410d8c <ferror@plt+0xf03c>
  410d84:	mov	w0, #0x2c                  	// #44
  410d88:	bl	410850 <ferror@plt+0xeb00>
  410d8c:	ldr	x8, [sp]
  410d90:	ldr	w9, [x8]
  410d94:	add	w9, w9, #0x1
  410d98:	str	w9, [x8]
  410d9c:	ldur	w1, [x29, #-4]
  410da0:	adrp	x0, 42c000 <ferror@plt+0x2a2b0>
  410da4:	add	x0, x0, #0x462
  410da8:	bl	410ce4 <ferror@plt+0xef94>
  410dac:	ldp	x29, x30, [sp, #16]
  410db0:	add	sp, sp, #0x20
  410db4:	ret
  410db8:	sub	sp, sp, #0x20
  410dbc:	stp	x29, x30, [sp, #16]
  410dc0:	add	x29, sp, #0x10
  410dc4:	adrp	x1, 427000 <ferror@plt+0x252b0>
  410dc8:	add	x1, x1, #0x9c6
  410dcc:	add	x2, sp, #0x4
  410dd0:	str	x0, [sp, #8]
  410dd4:	str	wzr, [sp, #4]
  410dd8:	ldr	x0, [sp, #8]
  410ddc:	bl	401c30 <__isoc99_sscanf@plt>
  410de0:	ldr	w8, [sp, #4]
  410de4:	mov	w0, w8
  410de8:	ldp	x29, x30, [sp, #16]
  410dec:	add	sp, sp, #0x20
  410df0:	ret
  410df4:	sub	sp, sp, #0x40
  410df8:	stp	x29, x30, [sp, #48]
  410dfc:	add	x29, sp, #0x30
  410e00:	stur	x0, [x29, #-16]
  410e04:	ldur	x8, [x29, #-16]
  410e08:	ldrb	w9, [x8, #1]
  410e0c:	subs	w9, w9, #0x30
  410e10:	mov	w8, w9
  410e14:	ubfx	x8, x8, #0, #32
  410e18:	cmp	x8, #0x48
  410e1c:	str	x8, [sp, #8]
  410e20:	b.hi	411020 <ferror@plt+0xf2d0>  // b.pmore
  410e24:	adrp	x8, 42c000 <ferror@plt+0x2a2b0>
  410e28:	add	x8, x8, #0x218
  410e2c:	ldr	x11, [sp, #8]
  410e30:	ldrsw	x10, [x8, x11, lsl #2]
  410e34:	add	x9, x8, x10
  410e38:	br	x9
  410e3c:	mov	w8, #0x8                   	// #8
  410e40:	sturb	w8, [x29, #-1]
  410e44:	b	41102c <ferror@plt+0xf2dc>
  410e48:	mov	w8, #0xc                   	// #12
  410e4c:	sturb	w8, [x29, #-1]
  410e50:	b	41102c <ferror@plt+0xf2dc>
  410e54:	mov	w8, #0xa                   	// #10
  410e58:	sturb	w8, [x29, #-1]
  410e5c:	b	41102c <ferror@plt+0xf2dc>
  410e60:	mov	w8, #0xd                   	// #13
  410e64:	sturb	w8, [x29, #-1]
  410e68:	b	41102c <ferror@plt+0xf2dc>
  410e6c:	mov	w8, #0x9                   	// #9
  410e70:	sturb	w8, [x29, #-1]
  410e74:	b	41102c <ferror@plt+0xf2dc>
  410e78:	mov	w8, #0x7                   	// #7
  410e7c:	sturb	w8, [x29, #-1]
  410e80:	b	41102c <ferror@plt+0xf2dc>
  410e84:	mov	w8, #0xb                   	// #11
  410e88:	sturb	w8, [x29, #-1]
  410e8c:	b	41102c <ferror@plt+0xf2dc>
  410e90:	mov	w8, #0x1                   	// #1
  410e94:	str	w8, [sp, #24]
  410e98:	ldr	w8, [sp, #24]
  410e9c:	mov	w9, #0x0                   	// #0
  410ea0:	cmp	w8, #0x3
  410ea4:	str	w9, [sp, #4]
  410ea8:	b.gt	410ee0 <ferror@plt+0xf190>
  410eac:	ldur	x8, [x29, #-16]
  410eb0:	ldrsw	x9, [sp, #24]
  410eb4:	ldrb	w10, [x8, x9]
  410eb8:	mov	w11, #0x0                   	// #0
  410ebc:	cmp	w10, #0x30
  410ec0:	str	w11, [sp, #4]
  410ec4:	b.lt	410ee0 <ferror@plt+0xf190>  // b.tstop
  410ec8:	ldur	x8, [x29, #-16]
  410ecc:	ldrsw	x9, [sp, #24]
  410ed0:	ldrb	w10, [x8, x9]
  410ed4:	cmp	w10, #0x37
  410ed8:	cset	w10, le
  410edc:	str	w10, [sp, #4]
  410ee0:	ldr	w8, [sp, #4]
  410ee4:	tbnz	w8, #0, 410eec <ferror@plt+0xf19c>
  410ee8:	b	410efc <ferror@plt+0xf1ac>
  410eec:	ldr	w8, [sp, #24]
  410ef0:	add	w8, w8, #0x1
  410ef4:	str	w8, [sp, #24]
  410ef8:	b	410e98 <ferror@plt+0xf148>
  410efc:	ldur	x8, [x29, #-16]
  410f00:	ldrsw	x9, [sp, #24]
  410f04:	add	x8, x8, x9
  410f08:	ldrb	w10, [x8]
  410f0c:	sturb	w10, [x29, #-17]
  410f10:	ldur	x8, [x29, #-16]
  410f14:	ldrsw	x9, [sp, #24]
  410f18:	add	x8, x8, x9
  410f1c:	mov	w10, #0x0                   	// #0
  410f20:	strb	w10, [x8]
  410f24:	ldur	x8, [x29, #-16]
  410f28:	add	x0, x8, #0x1
  410f2c:	mov	x8, xzr
  410f30:	mov	x1, x8
  410f34:	mov	w2, #0x8                   	// #8
  410f38:	bl	401890 <strtoul@plt>
  410f3c:	sturb	w0, [x29, #-18]
  410f40:	ldurb	w10, [x29, #-17]
  410f44:	ldur	x8, [x29, #-16]
  410f48:	ldrsw	x9, [sp, #24]
  410f4c:	add	x8, x8, x9
  410f50:	strb	w10, [x8]
  410f54:	ldurb	w10, [x29, #-18]
  410f58:	sturb	w10, [x29, #-1]
  410f5c:	b	41102c <ferror@plt+0xf2dc>
  410f60:	mov	w8, #0x2                   	// #2
  410f64:	str	w8, [sp, #20]
  410f68:	ldr	w8, [sp, #20]
  410f6c:	mov	w9, #0x0                   	// #0
  410f70:	cmp	w8, #0x3
  410f74:	str	w9, [sp]
  410f78:	b.gt	410fa0 <ferror@plt+0xf250>
  410f7c:	bl	401b50 <__ctype_b_loc@plt>
  410f80:	ldr	x8, [x0]
  410f84:	ldur	x9, [x29, #-16]
  410f88:	ldrsw	x10, [sp, #20]
  410f8c:	ldrb	w11, [x9, x10]
  410f90:	ldrh	w11, [x8, w11, sxtw #1]
  410f94:	tst	w11, #0x1000
  410f98:	cset	w11, ne  // ne = any
  410f9c:	str	w11, [sp]
  410fa0:	ldr	w8, [sp]
  410fa4:	tbnz	w8, #0, 410fac <ferror@plt+0xf25c>
  410fa8:	b	410fbc <ferror@plt+0xf26c>
  410fac:	ldr	w8, [sp, #20]
  410fb0:	add	w8, w8, #0x1
  410fb4:	str	w8, [sp, #20]
  410fb8:	b	410f68 <ferror@plt+0xf218>
  410fbc:	ldur	x8, [x29, #-16]
  410fc0:	ldrsw	x9, [sp, #20]
  410fc4:	add	x8, x8, x9
  410fc8:	ldrb	w10, [x8]
  410fcc:	sturb	w10, [x29, #-17]
  410fd0:	ldur	x8, [x29, #-16]
  410fd4:	ldrsw	x9, [sp, #20]
  410fd8:	add	x8, x8, x9
  410fdc:	mov	w10, #0x0                   	// #0
  410fe0:	strb	w10, [x8]
  410fe4:	ldur	x8, [x29, #-16]
  410fe8:	add	x0, x8, #0x2
  410fec:	mov	x8, xzr
  410ff0:	mov	x1, x8
  410ff4:	mov	w2, #0x10                  	// #16
  410ff8:	bl	401890 <strtoul@plt>
  410ffc:	sturb	w0, [x29, #-18]
  411000:	ldurb	w10, [x29, #-17]
  411004:	ldur	x8, [x29, #-16]
  411008:	ldrsw	x9, [sp, #20]
  41100c:	add	x8, x8, x9
  411010:	strb	w10, [x8]
  411014:	ldurb	w10, [x29, #-18]
  411018:	sturb	w10, [x29, #-1]
  41101c:	b	41102c <ferror@plt+0xf2dc>
  411020:	ldur	x8, [x29, #-16]
  411024:	ldrb	w9, [x8, #1]
  411028:	sturb	w9, [x29, #-1]
  41102c:	ldurb	w0, [x29, #-1]
  411030:	ldp	x29, x30, [sp, #48]
  411034:	add	sp, sp, #0x40
  411038:	ret
  41103c:	sub	sp, sp, #0x20
  411040:	stp	x29, x30, [sp, #16]
  411044:	add	x29, sp, #0x10
  411048:	adrp	x8, 462000 <ferror@plt+0x602b0>
  41104c:	add	x8, x8, #0xd08
  411050:	str	x0, [sp, #8]
  411054:	str	w1, [sp, #4]
  411058:	str	w2, [sp]
  41105c:	ldr	x0, [x8]
  411060:	ldr	x1, [sp, #8]
  411064:	ldr	w2, [sp, #4]
  411068:	ldr	w3, [sp]
  41106c:	bl	401d20 <fprintf@plt>
  411070:	ldp	x29, x30, [sp, #16]
  411074:	add	sp, sp, #0x20
  411078:	ret
  41107c:	sub	sp, sp, #0x20
  411080:	stp	x29, x30, [sp, #16]
  411084:	add	x29, sp, #0x10
  411088:	adrp	x8, 462000 <ferror@plt+0x602b0>
  41108c:	add	x8, x8, #0xd08
  411090:	str	x0, [sp, #8]
  411094:	str	w1, [sp, #4]
  411098:	ldr	x0, [x8]
  41109c:	ldr	x1, [sp, #8]
  4110a0:	ldr	w2, [sp, #4]
  4110a4:	bl	401d20 <fprintf@plt>
  4110a8:	ldp	x29, x30, [sp, #16]
  4110ac:	add	sp, sp, #0x20
  4110b0:	ret
  4110b4:	sub	sp, sp, #0x20
  4110b8:	stp	x29, x30, [sp, #16]
  4110bc:	add	x29, sp, #0x10
  4110c0:	adrp	x8, 462000 <ferror@plt+0x602b0>
  4110c4:	add	x8, x8, #0xd08
  4110c8:	str	x0, [sp, #8]
  4110cc:	str	x1, [sp]
  4110d0:	ldr	x0, [x8]
  4110d4:	ldr	x1, [sp, #8]
  4110d8:	ldr	x2, [sp]
  4110dc:	bl	401d20 <fprintf@plt>
  4110e0:	ldp	x29, x30, [sp, #16]
  4110e4:	add	sp, sp, #0x20
  4110e8:	ret
  4110ec:	sub	sp, sp, #0x30
  4110f0:	stp	x29, x30, [sp, #32]
  4110f4:	add	x29, sp, #0x20
  4110f8:	adrp	x8, 462000 <ferror@plt+0x602b0>
  4110fc:	add	x8, x8, #0xd08
  411100:	stur	x0, [x29, #-8]
  411104:	str	x1, [sp, #16]
  411108:	str	x2, [sp, #8]
  41110c:	str	x3, [sp]
  411110:	ldr	x0, [x8]
  411114:	ldur	x1, [x29, #-8]
  411118:	ldr	x2, [sp, #16]
  41111c:	ldr	x3, [sp, #8]
  411120:	ldr	x4, [sp]
  411124:	bl	401d20 <fprintf@plt>
  411128:	ldp	x29, x30, [sp, #32]
  41112c:	add	sp, sp, #0x30
  411130:	ret
  411134:	sub	sp, sp, #0x30
  411138:	stp	x29, x30, [sp, #32]
  41113c:	add	x29, sp, #0x20
  411140:	adrp	x8, 462000 <ferror@plt+0x602b0>
  411144:	add	x8, x8, #0xd08
  411148:	stur	x0, [x29, #-8]
  41114c:	str	x1, [sp, #16]
  411150:	str	w2, [sp, #12]
  411154:	ldr	x0, [x8]
  411158:	ldur	x1, [x29, #-8]
  41115c:	ldr	x2, [sp, #16]
  411160:	ldr	w3, [sp, #12]
  411164:	bl	401d20 <fprintf@plt>
  411168:	ldp	x29, x30, [sp, #32]
  41116c:	add	sp, sp, #0x30
  411170:	ret
  411174:	sub	sp, sp, #0x50
  411178:	stp	x29, x30, [sp, #64]
  41117c:	add	x29, sp, #0x40
  411180:	adrp	x8, 42c000 <ferror@plt+0x2a2b0>
  411184:	add	x8, x8, #0x466
  411188:	adrp	x9, 462000 <ferror@plt+0x602b0>
  41118c:	add	x9, x9, #0xd08
  411190:	stur	x0, [x29, #-8]
  411194:	stur	x1, [x29, #-16]
  411198:	stur	x8, [x29, #-24]
  41119c:	ldr	x0, [x9]
  4111a0:	ldur	x1, [x29, #-24]
  4111a4:	ldur	x2, [x29, #-8]
  4111a8:	ldur	x8, [x29, #-16]
  4111ac:	str	x0, [sp, #32]
  4111b0:	str	x1, [sp, #24]
  4111b4:	str	x2, [sp, #16]
  4111b8:	cbz	x8, 4111c8 <ferror@plt+0xf478>
  4111bc:	ldur	x8, [x29, #-16]
  4111c0:	str	x8, [sp, #8]
  4111c4:	b	4111d4 <ferror@plt+0xf484>
  4111c8:	adrp	x8, 442000 <ferror@plt+0x402b0>
  4111cc:	add	x8, x8, #0xb75
  4111d0:	str	x8, [sp, #8]
  4111d4:	ldr	x8, [sp, #8]
  4111d8:	ldr	x0, [sp, #32]
  4111dc:	ldr	x1, [sp, #24]
  4111e0:	ldr	x2, [sp, #16]
  4111e4:	mov	x3, x8
  4111e8:	bl	401d20 <fprintf@plt>
  4111ec:	ldp	x29, x30, [sp, #64]
  4111f0:	add	sp, sp, #0x50
  4111f4:	ret
  4111f8:	stp	x29, x30, [sp, #-32]!
  4111fc:	str	x28, [sp, #16]
  411200:	mov	x29, sp
  411204:	sub	sp, sp, #0x870
  411208:	mov	w8, #0x1                   	// #1
  41120c:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x2f0>
  411210:	add	x9, x9, #0x6ac
  411214:	adrp	x10, 462000 <ferror@plt+0x602b0>
  411218:	add	x10, x10, #0xe48
  41121c:	adrp	x11, 467000 <stdin@@GLIBC_2.17+0x42f0>
  411220:	add	x11, x11, #0x574
  411224:	add	x12, sp, #0x70
  411228:	str	x12, [sp, #104]
  41122c:	strb	w8, [sp, #103]
  411230:	ldr	w8, [x9]
  411234:	cmp	w8, #0x0
  411238:	cset	w8, le
  41123c:	str	x10, [sp, #88]
  411240:	str	x11, [sp, #80]
  411244:	tbnz	w8, #0, 411250 <ferror@plt+0xf500>
  411248:	add	x0, sp, #0x67
  41124c:	bl	411890 <ferror@plt+0xfb40>
  411250:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x2f0>
  411254:	add	x8, x8, #0x6ac
  411258:	str	wzr, [x8]
  41125c:	mov	w9, #0x1                   	// #1
  411260:	strb	w9, [sp, #103]
  411264:	mov	w9, #0x1                   	// #1
  411268:	and	w0, w9, #0x1
  41126c:	bl	41196c <ferror@plt+0xfc1c>
  411270:	ldr	x8, [sp, #88]
  411274:	ldr	x9, [x8]
  411278:	cbz	x9, 4112a4 <ferror@plt+0xf554>
  41127c:	ldr	x0, [sp, #104]
  411280:	ldr	x8, [sp, #88]
  411284:	ldr	x2, [x8]
  411288:	mov	w1, #0x800                 	// #2048
  41128c:	bl	401d30 <fgets@plt>
  411290:	cmp	x0, #0x0
  411294:	cset	w9, ne  // ne = any
  411298:	and	w9, w9, #0x1
  41129c:	str	w9, [sp, #76]
  4112a0:	b	4112e8 <ferror@plt+0xf598>
  4112a4:	adrp	x8, 462000 <ferror@plt+0x602b0>
  4112a8:	add	x8, x8, #0xe50
  4112ac:	ldrsw	x9, [x8]
  4112b0:	mov	w10, w9
  4112b4:	add	w10, w10, #0x1
  4112b8:	str	w10, [x8]
  4112bc:	mov	x8, #0x8                   	// #8
  4112c0:	mul	x8, x8, x9
  4112c4:	adrp	x9, 45a000 <ferror@plt+0x582b0>
  4112c8:	add	x9, x9, #0xdd8
  4112cc:	add	x8, x9, x8
  4112d0:	ldr	x8, [x8]
  4112d4:	str	x8, [sp, #104]
  4112d8:	cmp	x8, #0x0
  4112dc:	cset	w10, ne  // ne = any
  4112e0:	and	w10, w10, #0x1
  4112e4:	str	w10, [sp, #76]
  4112e8:	ldr	w8, [sp, #76]
  4112ec:	cbz	w8, 411880 <ferror@plt+0xfb30>
  4112f0:	ldr	x8, [sp, #88]
  4112f4:	ldr	x9, [x8]
  4112f8:	cbz	x9, 411304 <ferror@plt+0xf5b4>
  4112fc:	ldr	x0, [sp, #104]
  411300:	bl	411a78 <ferror@plt+0xfd28>
  411304:	ldr	x8, [sp, #104]
  411308:	ldrb	w9, [x8]
  41130c:	cmp	w9, #0x25
  411310:	b.ne	411868 <ferror@plt+0xfb18>  // b.any
  411314:	ldr	x8, [sp, #80]
  411318:	ldr	w9, [x8]
  41131c:	cbz	w9, 411378 <ferror@plt+0xf628>
  411320:	ldr	x8, [sp, #104]
  411324:	ldrb	w9, [x8, #1]
  411328:	cmp	w9, #0x23
  41132c:	b.eq	411378 <ferror@plt+0xf628>  // b.none
  411330:	ldr	x8, [sp, #104]
  411334:	ldr	x0, [sp, #104]
  411338:	str	x8, [sp, #64]
  41133c:	bl	4018a0 <strlen@plt>
  411340:	subs	x8, x0, #0x1
  411344:	ldr	x9, [sp, #64]
  411348:	ldrb	w10, [x9, x8]
  41134c:	cmp	w10, #0x5c
  411350:	b.ne	411368 <ferror@plt+0xf618>  // b.any
  411354:	ldr	x1, [sp, #104]
  411358:	adrp	x0, 42c000 <ferror@plt+0x2a2b0>
  41135c:	add	x0, x0, #0x4d4
  411360:	bl	4110b4 <ferror@plt+0xf364>
  411364:	b	411378 <ferror@plt+0xf628>
  411368:	ldr	x1, [sp, #104]
  41136c:	adrp	x0, 42c000 <ferror@plt+0x2a2b0>
  411370:	add	x0, x0, #0x4df
  411374:	bl	4110b4 <ferror@plt+0xf364>
  411378:	ldr	x8, [sp, #104]
  41137c:	ldrb	w9, [x8, #1]
  411380:	cmp	w9, #0x25
  411384:	b.ne	41138c <ferror@plt+0xf63c>  // b.any
  411388:	b	411880 <ferror@plt+0xfb30>
  41138c:	ldr	x0, [sp, #104]
  411390:	adrp	x1, 42c000 <ferror@plt+0x2a2b0>
  411394:	add	x1, x1, #0x4e9
  411398:	mov	x2, #0x5                   	// #5
  41139c:	bl	401a00 <strncmp@plt>
  4113a0:	cbnz	w0, 411428 <ferror@plt+0xf6d8>
  4113a4:	ldrb	w8, [sp, #103]
  4113a8:	and	w0, w8, #0x1
  4113ac:	bl	41196c <ferror@plt+0xfc1c>
  4113b0:	ldr	x9, [sp, #80]
  4113b4:	ldr	w8, [x9]
  4113b8:	cbz	w8, 4113e4 <ferror@plt+0xf694>
  4113bc:	ldrb	w8, [sp, #103]
  4113c0:	adrp	x9, 42c000 <ferror@plt+0x2a2b0>
  4113c4:	add	x9, x9, #0x507
  4113c8:	adrp	x10, 42c000 <ferror@plt+0x2a2b0>
  4113cc:	add	x10, x10, #0x502
  4113d0:	tst	w8, #0x1
  4113d4:	csel	x1, x10, x9, ne  // ne = any
  4113d8:	adrp	x0, 42c000 <ferror@plt+0x2a2b0>
  4113dc:	add	x0, x0, #0x4ef
  4113e0:	bl	4110b4 <ferror@plt+0xf364>
  4113e4:	ldr	x8, [sp, #104]
  4113e8:	ldr	x0, [sp, #104]
  4113ec:	str	x8, [sp, #56]
  4113f0:	bl	4018a0 <strlen@plt>
  4113f4:	subs	x8, x0, #0x1
  4113f8:	ldr	x9, [sp, #56]
  4113fc:	ldrb	w10, [x9, x8]
  411400:	adrp	x8, 442000 <ferror@plt+0x402b0>
  411404:	add	x8, x8, #0xb75
  411408:	adrp	x11, 432000 <ferror@plt+0x302b0>
  41140c:	add	x11, x11, #0x7ba
  411410:	cmp	w10, #0x5c
  411414:	csel	x1, x11, x8, eq  // eq = none
  411418:	adrp	x0, 42c000 <ferror@plt+0x2a2b0>
  41141c:	add	x0, x0, #0x443
  411420:	bl	4110b4 <ferror@plt+0xf364>
  411424:	b	411864 <ferror@plt+0xfb14>
  411428:	ldr	x0, [sp, #104]
  41142c:	adrp	x1, 42c000 <ferror@plt+0x2a2b0>
  411430:	add	x1, x1, #0x50d
  411434:	mov	x2, #0x4                   	// #4
  411438:	bl	401a00 <strncmp@plt>
  41143c:	cbnz	w0, 4114c0 <ferror@plt+0xf770>
  411440:	add	x0, sp, #0x67
  411444:	bl	411b5c <ferror@plt+0xfe0c>
  411448:	ldr	x8, [sp, #80]
  41144c:	ldr	w9, [x8]
  411450:	cbz	w9, 41147c <ferror@plt+0xf72c>
  411454:	ldrb	w8, [sp, #103]
  411458:	adrp	x9, 42c000 <ferror@plt+0x2a2b0>
  41145c:	add	x9, x9, #0x507
  411460:	adrp	x10, 42c000 <ferror@plt+0x2a2b0>
  411464:	add	x10, x10, #0x502
  411468:	tst	w8, #0x1
  41146c:	csel	x1, x10, x9, ne  // ne = any
  411470:	adrp	x0, 42c000 <ferror@plt+0x2a2b0>
  411474:	add	x0, x0, #0x4ef
  411478:	bl	4110b4 <ferror@plt+0xf364>
  41147c:	ldr	x8, [sp, #104]
  411480:	ldr	x0, [sp, #104]
  411484:	str	x8, [sp, #48]
  411488:	bl	4018a0 <strlen@plt>
  41148c:	subs	x8, x0, #0x1
  411490:	ldr	x9, [sp, #48]
  411494:	ldrb	w10, [x9, x8]
  411498:	adrp	x8, 442000 <ferror@plt+0x402b0>
  41149c:	add	x8, x8, #0xb75
  4114a0:	adrp	x11, 432000 <ferror@plt+0x302b0>
  4114a4:	add	x11, x11, #0x7ba
  4114a8:	cmp	w10, #0x5c
  4114ac:	csel	x1, x11, x8, eq  // eq = none
  4114b0:	adrp	x0, 42c000 <ferror@plt+0x2a2b0>
  4114b4:	add	x0, x0, #0x443
  4114b8:	bl	4110b4 <ferror@plt+0xf364>
  4114bc:	b	411864 <ferror@plt+0xfb14>
  4114c0:	ldr	x0, [sp, #104]
  4114c4:	adrp	x1, 42c000 <ferror@plt+0x2a2b0>
  4114c8:	add	x1, x1, #0x512
  4114cc:	mov	x2, #0xd                   	// #13
  4114d0:	bl	401a00 <strncmp@plt>
  4114d4:	cbnz	w0, 411514 <ferror@plt+0xf7c4>
  4114d8:	ldrb	w8, [sp, #103]
  4114dc:	and	w0, w8, #0x1
  4114e0:	bl	41196c <ferror@plt+0xfc1c>
  4114e4:	adrp	x9, 467000 <stdin@@GLIBC_2.17+0x42f0>
  4114e8:	add	x9, x9, #0x58c
  4114ec:	ldr	w8, [x9]
  4114f0:	mov	w10, #0x0                   	// #0
  4114f4:	str	w10, [sp, #44]
  4114f8:	cbz	w8, 411504 <ferror@plt+0xf7b4>
  4114fc:	ldrb	w8, [sp, #103]
  411500:	str	w8, [sp, #44]
  411504:	ldr	w8, [sp, #44]
  411508:	and	w8, w8, #0x1
  41150c:	strb	w8, [sp, #103]
  411510:	b	411864 <ferror@plt+0xfb14>
  411514:	ldr	x0, [sp, #104]
  411518:	adrp	x1, 42c000 <ferror@plt+0x2a2b0>
  41151c:	add	x1, x1, #0x520
  411520:	mov	x2, #0x11                  	// #17
  411524:	bl	401a00 <strncmp@plt>
  411528:	cbnz	w0, 411568 <ferror@plt+0xf818>
  41152c:	ldrb	w8, [sp, #103]
  411530:	and	w0, w8, #0x1
  411534:	bl	41196c <ferror@plt+0xfc1c>
  411538:	adrp	x9, 467000 <stdin@@GLIBC_2.17+0x42f0>
  41153c:	add	x9, x9, #0x58c
  411540:	ldr	w8, [x9]
  411544:	mov	w10, #0x0                   	// #0
  411548:	str	w10, [sp, #40]
  41154c:	cbnz	w8, 411558 <ferror@plt+0xf808>
  411550:	ldrb	w8, [sp, #103]
  411554:	str	w8, [sp, #40]
  411558:	ldr	w8, [sp, #40]
  41155c:	and	w8, w8, #0x1
  411560:	strb	w8, [sp, #103]
  411564:	b	411864 <ferror@plt+0xfb14>
  411568:	ldr	x0, [sp, #104]
  41156c:	adrp	x1, 42c000 <ferror@plt+0x2a2b0>
  411570:	add	x1, x1, #0x532
  411574:	mov	x2, #0x10                  	// #16
  411578:	bl	401a00 <strncmp@plt>
  41157c:	cbnz	w0, 4115bc <ferror@plt+0xf86c>
  411580:	ldrb	w8, [sp, #103]
  411584:	and	w0, w8, #0x1
  411588:	bl	41196c <ferror@plt+0xfc1c>
  41158c:	adrp	x9, 466000 <stdin@@GLIBC_2.17+0x32f0>
  411590:	add	x9, x9, #0xc84
  411594:	ldr	w8, [x9]
  411598:	mov	w10, #0x0                   	// #0
  41159c:	str	w10, [sp, #36]
  4115a0:	cbz	w8, 4115ac <ferror@plt+0xf85c>
  4115a4:	ldrb	w8, [sp, #103]
  4115a8:	str	w8, [sp, #36]
  4115ac:	ldr	w8, [sp, #36]
  4115b0:	and	w8, w8, #0x1
  4115b4:	strb	w8, [sp, #103]
  4115b8:	b	411864 <ferror@plt+0xfb14>
  4115bc:	ldr	x0, [sp, #104]
  4115c0:	adrp	x1, 42c000 <ferror@plt+0x2a2b0>
  4115c4:	add	x1, x1, #0x543
  4115c8:	mov	x2, #0x14                  	// #20
  4115cc:	bl	401a00 <strncmp@plt>
  4115d0:	cbnz	w0, 411610 <ferror@plt+0xf8c0>
  4115d4:	ldrb	w8, [sp, #103]
  4115d8:	and	w0, w8, #0x1
  4115dc:	bl	41196c <ferror@plt+0xfc1c>
  4115e0:	adrp	x9, 466000 <stdin@@GLIBC_2.17+0x32f0>
  4115e4:	add	x9, x9, #0xc84
  4115e8:	ldr	w8, [x9]
  4115ec:	mov	w10, #0x0                   	// #0
  4115f0:	str	w10, [sp, #32]
  4115f4:	cbnz	w8, 411600 <ferror@plt+0xf8b0>
  4115f8:	ldrb	w8, [sp, #103]
  4115fc:	str	w8, [sp, #32]
  411600:	ldr	w8, [sp, #32]
  411604:	and	w8, w8, #0x1
  411608:	strb	w8, [sp, #103]
  41160c:	b	411864 <ferror@plt+0xfb14>
  411610:	ldr	x0, [sp, #104]
  411614:	adrp	x1, 42c000 <ferror@plt+0x2a2b0>
  411618:	add	x1, x1, #0x558
  41161c:	mov	x2, #0x6                   	// #6
  411620:	bl	401a00 <strncmp@plt>
  411624:	cbnz	w0, 411634 <ferror@plt+0xf8e4>
  411628:	add	x0, sp, #0x67
  41162c:	bl	411b5c <ferror@plt+0xfe0c>
  411630:	b	411864 <ferror@plt+0xfb14>
  411634:	ldr	x0, [sp, #104]
  411638:	adrp	x1, 42c000 <ferror@plt+0x2a2b0>
  41163c:	add	x1, x1, #0x55f
  411640:	mov	x2, #0x18                  	// #24
  411644:	bl	401a00 <strncmp@plt>
  411648:	cbnz	w0, 411680 <ferror@plt+0xf930>
  41164c:	ldrb	w8, [sp, #103]
  411650:	mov	w9, #0x0                   	// #0
  411654:	str	w9, [sp, #28]
  411658:	tbnz	w8, #0, 411660 <ferror@plt+0xf910>
  41165c:	b	411670 <ferror@plt+0xf920>
  411660:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  411664:	add	x8, x8, #0xc4c
  411668:	ldrb	w9, [x8]
  41166c:	str	w9, [sp, #28]
  411670:	ldr	w8, [sp, #28]
  411674:	and	w8, w8, #0x1
  411678:	strb	w8, [sp, #103]
  41167c:	b	411864 <ferror@plt+0xfb14>
  411680:	ldr	x0, [sp, #104]
  411684:	adrp	x1, 42c000 <ferror@plt+0x2a2b0>
  411688:	add	x1, x1, #0x578
  41168c:	mov	x2, #0xe                   	// #14
  411690:	bl	401a00 <strncmp@plt>
  411694:	cbnz	w0, 4116d0 <ferror@plt+0xf980>
  411698:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41169c:	add	x8, x8, #0xc4c
  4116a0:	ldrb	w9, [x8]
  4116a4:	tbnz	w9, #0, 4116ac <ferror@plt+0xf95c>
  4116a8:	b	4116cc <ferror@plt+0xf97c>
  4116ac:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  4116b0:	add	x8, x8, #0x168
  4116b4:	ldr	x8, [x8]
  4116b8:	cbz	x8, 4116cc <ferror@plt+0xf97c>
  4116bc:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  4116c0:	add	x8, x8, #0x168
  4116c4:	ldr	x0, [x8]
  4116c8:	bl	410800 <ferror@plt+0xeab0>
  4116cc:	b	411864 <ferror@plt+0xfb14>
  4116d0:	ldr	x0, [sp, #104]
  4116d4:	adrp	x1, 42c000 <ferror@plt+0x2a2b0>
  4116d8:	add	x1, x1, #0x587
  4116dc:	mov	x2, #0x10                  	// #16
  4116e0:	bl	401a00 <strncmp@plt>
  4116e4:	cbnz	w0, 411730 <ferror@plt+0xf9e0>
  4116e8:	adrp	x8, 462000 <ferror@plt+0x602b0>
  4116ec:	add	x8, x8, #0xe80
  4116f0:	ldr	x8, [x8]
  4116f4:	cbz	x8, 41170c <ferror@plt+0xf9bc>
  4116f8:	adrp	x8, 462000 <ferror@plt+0x602b0>
  4116fc:	add	x8, x8, #0xe80
  411700:	ldr	x8, [x8]
  411704:	str	x8, [sp, #16]
  411708:	b	411718 <ferror@plt+0xf9c8>
  41170c:	adrp	x8, 42c000 <ferror@plt+0x2a2b0>
  411710:	add	x8, x8, #0x58f
  411714:	str	x8, [sp, #16]
  411718:	ldr	x8, [sp, #16]
  41171c:	adrp	x0, 42c000 <ferror@plt+0x2a2b0>
  411720:	add	x0, x0, #0x598
  411724:	mov	x1, x8
  411728:	bl	4110b4 <ferror@plt+0xf364>
  41172c:	b	411864 <ferror@plt+0xfb14>
  411730:	ldr	x0, [sp, #104]
  411734:	adrp	x1, 42c000 <ferror@plt+0x2a2b0>
  411738:	add	x1, x1, #0x5b4
  41173c:	mov	x2, #0xc                   	// #12
  411740:	bl	401a00 <strncmp@plt>
  411744:	cbnz	w0, 411780 <ferror@plt+0xfa30>
  411748:	ldrb	w8, [sp, #103]
  41174c:	mov	w9, #0x1                   	// #1
  411750:	and	w0, w8, #0x1
  411754:	str	w9, [sp, #12]
  411758:	bl	41196c <ferror@plt+0xfc1c>
  41175c:	adrp	x10, 466000 <stdin@@GLIBC_2.17+0x32f0>
  411760:	add	x10, x10, #0xc38
  411764:	ldr	w8, [x10]
  411768:	cmp	w8, #0x0
  41176c:	cset	w8, ne  // ne = any
  411770:	ldr	w9, [sp, #12]
  411774:	and	w8, w8, w9
  411778:	strb	w8, [sp, #103]
  41177c:	b	411864 <ferror@plt+0xfb14>
  411780:	ldr	x0, [sp, #104]
  411784:	adrp	x1, 42c000 <ferror@plt+0x2a2b0>
  411788:	add	x1, x1, #0x5c1
  41178c:	mov	x2, #0xa                   	// #10
  411790:	bl	401a00 <strncmp@plt>
  411794:	cbnz	w0, 4117d4 <ferror@plt+0xfa84>
  411798:	ldrb	w8, [sp, #103]
  41179c:	mov	w9, #0x1                   	// #1
  4117a0:	and	w0, w8, #0x1
  4117a4:	str	w9, [sp, #8]
  4117a8:	bl	41196c <ferror@plt+0xfc1c>
  4117ac:	adrp	x10, 466000 <stdin@@GLIBC_2.17+0x32f0>
  4117b0:	add	x10, x10, #0xc38
  4117b4:	ldr	w8, [x10]
  4117b8:	cmp	w8, #0x0
  4117bc:	cset	w8, ne  // ne = any
  4117c0:	eor	w8, w8, #0x1
  4117c4:	ldr	w9, [sp, #8]
  4117c8:	and	w8, w8, w9
  4117cc:	strb	w8, [sp, #103]
  4117d0:	b	411864 <ferror@plt+0xfb14>
  4117d4:	ldr	x0, [sp, #104]
  4117d8:	adrp	x1, 42c000 <ferror@plt+0x2a2b0>
  4117dc:	add	x1, x1, #0x5cc
  4117e0:	mov	x2, #0xc                   	// #12
  4117e4:	bl	401a00 <strncmp@plt>
  4117e8:	cbnz	w0, 411804 <ferror@plt+0xfab4>
  4117ec:	ldrb	w8, [sp, #103]
  4117f0:	and	w0, w8, #0x1
  4117f4:	bl	41196c <ferror@plt+0xfc1c>
  4117f8:	mov	w8, #0x1                   	// #1
  4117fc:	strb	w8, [sp, #103]
  411800:	b	411864 <ferror@plt+0xfb14>
  411804:	ldr	x0, [sp, #104]
  411808:	adrp	x1, 42c000 <ferror@plt+0x2a2b0>
  41180c:	add	x1, x1, #0x5d9
  411810:	mov	x2, #0xf                   	// #15
  411814:	bl	401a00 <strncmp@plt>
  411818:	cbnz	w0, 41182c <ferror@plt+0xfadc>
  41181c:	adrp	x0, 42a000 <ferror@plt+0x282b0>
  411820:	add	x0, x0, #0xd7
  411824:	bl	410800 <ferror@plt+0xeab0>
  411828:	b	411864 <ferror@plt+0xfb14>
  41182c:	ldr	x0, [sp, #104]
  411830:	adrp	x1, 42c000 <ferror@plt+0x2a2b0>
  411834:	add	x1, x1, #0x5e9
  411838:	mov	x2, #0xe                   	// #14
  41183c:	bl	401a00 <strncmp@plt>
  411840:	cbnz	w0, 411854 <ferror@plt+0xfb04>
  411844:	adrp	x0, 42f000 <ferror@plt+0x2d2b0>
  411848:	add	x0, x0, #0x2a8
  41184c:	bl	410800 <ferror@plt+0xeab0>
  411850:	b	411864 <ferror@plt+0xfb14>
  411854:	adrp	x0, 42c000 <ferror@plt+0x2a2b0>
  411858:	add	x0, x0, #0x5f8
  41185c:	bl	401d10 <gettext@plt>
  411860:	bl	4101e0 <ferror@plt+0xe490>
  411864:	b	41187c <ferror@plt+0xfb2c>
  411868:	ldrb	w8, [sp, #103]
  41186c:	tbnz	w8, #0, 411874 <ferror@plt+0xfb24>
  411870:	b	41187c <ferror@plt+0xfb2c>
  411874:	ldr	x0, [sp, #104]
  411878:	bl	410800 <ferror@plt+0xeab0>
  41187c:	b	411270 <ferror@plt+0xf520>
  411880:	add	sp, sp, #0x870
  411884:	ldr	x28, [sp, #16]
  411888:	ldp	x29, x30, [sp], #32
  41188c:	ret
  411890:	sub	sp, sp, #0x30
  411894:	stp	x29, x30, [sp, #32]
  411898:	add	x29, sp, #0x20
  41189c:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x2f0>
  4118a0:	add	x8, x8, #0x6ac
  4118a4:	stur	x0, [x29, #-8]
  4118a8:	ldr	w9, [x8]
  4118ac:	cmp	w9, #0x0
  4118b0:	cset	w9, gt
  4118b4:	tbnz	w9, #0, 411920 <ferror@plt+0xfbd0>
  4118b8:	adrp	x8, 462000 <ferror@plt+0x602b0>
  4118bc:	add	x8, x8, #0xd00
  4118c0:	ldr	x0, [x8]
  4118c4:	adrp	x8, 42c000 <ferror@plt+0x2a2b0>
  4118c8:	add	x8, x8, #0x64d
  4118cc:	str	x0, [sp, #16]
  4118d0:	mov	x0, x8
  4118d4:	bl	401d10 <gettext@plt>
  4118d8:	adrp	x8, 45a000 <ferror@plt+0x582b0>
  4118dc:	add	x8, x8, #0x290
  4118e0:	ldr	x2, [x8]
  4118e4:	ldr	x8, [sp, #16]
  4118e8:	str	x0, [sp, #8]
  4118ec:	mov	x0, x8
  4118f0:	ldr	x1, [sp, #8]
  4118f4:	adrp	x3, 42c000 <ferror@plt+0x2a2b0>
  4118f8:	add	x3, x3, #0x673
  4118fc:	mov	w4, #0x50                  	// #80
  411900:	adrp	x5, 42c000 <ferror@plt+0x2a2b0>
  411904:	add	x5, x5, #0x67a
  411908:	bl	401d20 <fprintf@plt>
  41190c:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  411910:	add	x8, x8, #0xae8
  411914:	mov	x0, x8
  411918:	mov	w1, #0x2                   	// #2
  41191c:	bl	401c60 <longjmp@plt>
  411920:	ldur	x8, [x29, #-8]
  411924:	cbz	x8, 411960 <ferror@plt+0xfc10>
  411928:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x2f0>
  41192c:	add	x8, x8, #0x6b0
  411930:	ldr	x8, [x8]
  411934:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x2f0>
  411938:	add	x9, x9, #0x6ac
  41193c:	ldr	w10, [x9]
  411940:	subs	w10, w10, #0x1
  411944:	mov	w0, w10
  411948:	sxtw	x9, w0
  41194c:	add	x8, x8, x9
  411950:	ldrb	w10, [x8]
  411954:	ldur	x8, [x29, #-8]
  411958:	and	w10, w10, #0x1
  41195c:	strb	w10, [x8]
  411960:	ldp	x29, x30, [sp, #32]
  411964:	add	sp, sp, #0x30
  411968:	ret
  41196c:	sub	sp, sp, #0x30
  411970:	stp	x29, x30, [sp, #32]
  411974:	add	x29, sp, #0x20
  411978:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x2f0>
  41197c:	add	x8, x8, #0x6b0
  411980:	mov	w9, #0x1                   	// #1
  411984:	adrp	x10, 463000 <stdin@@GLIBC_2.17+0x2f0>
  411988:	add	x10, x10, #0x6b8
  41198c:	adrp	x11, 463000 <stdin@@GLIBC_2.17+0x2f0>
  411990:	add	x11, x11, #0x6ac
  411994:	and	w9, w0, w9
  411998:	sturb	w9, [x29, #-1]
  41199c:	ldr	x12, [x8]
  4119a0:	str	x8, [sp, #16]
  4119a4:	str	x10, [sp, #8]
  4119a8:	str	x11, [sp]
  4119ac:	cbnz	x12, 4119f4 <ferror@plt+0xfca4>
  4119b0:	mov	w8, #0x1                   	// #1
  4119b4:	ldr	x9, [sp, #8]
  4119b8:	str	w8, [x9]
  4119bc:	ldrsw	x10, [x9]
  4119c0:	mov	x11, #0x1                   	// #1
  4119c4:	mul	x0, x11, x10
  4119c8:	bl	4019e0 <malloc@plt>
  4119cc:	ldr	x9, [sp, #16]
  4119d0:	str	x0, [x9]
  4119d4:	ldr	x10, [x9]
  4119d8:	cbnz	x10, 4119ec <ferror@plt+0xfc9c>
  4119dc:	adrp	x0, 42c000 <ferror@plt+0x2a2b0>
  4119e0:	add	x0, x0, #0x69f
  4119e4:	bl	401d10 <gettext@plt>
  4119e8:	bl	4101e0 <ferror@plt+0xe490>
  4119ec:	ldr	x8, [sp]
  4119f0:	str	wzr, [x8]
  4119f4:	ldr	x8, [sp]
  4119f8:	ldr	w9, [x8]
  4119fc:	ldr	x10, [sp, #8]
  411a00:	ldr	w11, [x10]
  411a04:	cmp	w9, w11
  411a08:	b.lt	411a40 <ferror@plt+0xfcf0>  // b.tstop
  411a0c:	ldr	x8, [sp, #8]
  411a10:	ldr	w9, [x8]
  411a14:	mov	w10, #0x2                   	// #2
  411a18:	mul	w9, w9, w10
  411a1c:	str	w9, [x8]
  411a20:	ldr	x11, [sp, #16]
  411a24:	ldr	x0, [x11]
  411a28:	ldrsw	x12, [x8]
  411a2c:	mov	x13, #0x1                   	// #1
  411a30:	mul	x1, x13, x12
  411a34:	bl	401a90 <realloc@plt>
  411a38:	ldr	x8, [sp, #16]
  411a3c:	str	x0, [x8]
  411a40:	ldurb	w8, [x29, #-1]
  411a44:	ldr	x9, [sp, #16]
  411a48:	ldr	x10, [x9]
  411a4c:	ldr	x11, [sp]
  411a50:	ldrsw	x12, [x11]
  411a54:	add	x10, x10, x12
  411a58:	and	w8, w8, #0x1
  411a5c:	strb	w8, [x10]
  411a60:	ldr	w8, [x11]
  411a64:	add	w8, w8, #0x1
  411a68:	str	w8, [x11]
  411a6c:	ldp	x29, x30, [sp, #32]
  411a70:	add	sp, sp, #0x30
  411a74:	ret
  411a78:	sub	sp, sp, #0x20
  411a7c:	str	x0, [sp, #16]
  411a80:	ldr	x8, [sp, #16]
  411a84:	str	x8, [sp, #8]
  411a88:	ldr	x8, [sp, #16]
  411a8c:	cbz	x8, 411a9c <ferror@plt+0xfd4c>
  411a90:	ldr	x8, [sp, #16]
  411a94:	ldrb	w9, [x8]
  411a98:	cbnz	w9, 411aa8 <ferror@plt+0xfd58>
  411a9c:	ldr	x8, [sp, #16]
  411aa0:	str	x8, [sp, #24]
  411aa4:	b	411b50 <ferror@plt+0xfe00>
  411aa8:	ldr	x8, [sp, #8]
  411aac:	ldrb	w9, [x8]
  411ab0:	cbz	w9, 411ac4 <ferror@plt+0xfd74>
  411ab4:	ldr	x8, [sp, #8]
  411ab8:	add	x8, x8, #0x1
  411abc:	str	x8, [sp, #8]
  411ac0:	b	411aa8 <ferror@plt+0xfd58>
  411ac4:	ldr	x8, [sp, #8]
  411ac8:	mov	x9, #0xffffffffffffffff    	// #-1
  411acc:	add	x8, x8, x9
  411ad0:	str	x8, [sp, #8]
  411ad4:	ldr	x8, [sp, #8]
  411ad8:	ldr	x9, [sp, #16]
  411adc:	mov	w10, #0x0                   	// #0
  411ae0:	cmp	x8, x9
  411ae4:	str	w10, [sp, #4]
  411ae8:	b.cc	411b20 <ferror@plt+0xfdd0>  // b.lo, b.ul, b.last
  411aec:	ldr	x8, [sp, #8]
  411af0:	ldrb	w9, [x8]
  411af4:	mov	w10, #0x1                   	// #1
  411af8:	cmp	w9, #0xd
  411afc:	str	w10, [sp]
  411b00:	b.eq	411b18 <ferror@plt+0xfdc8>  // b.none
  411b04:	ldr	x8, [sp, #8]
  411b08:	ldrb	w9, [x8]
  411b0c:	cmp	w9, #0xa
  411b10:	cset	w9, eq  // eq = none
  411b14:	str	w9, [sp]
  411b18:	ldr	w8, [sp]
  411b1c:	str	w8, [sp, #4]
  411b20:	ldr	w8, [sp, #4]
  411b24:	tbnz	w8, #0, 411b2c <ferror@plt+0xfddc>
  411b28:	b	411b48 <ferror@plt+0xfdf8>
  411b2c:	ldr	x8, [sp, #8]
  411b30:	mov	x9, #0xffffffffffffffff    	// #-1
  411b34:	add	x9, x8, x9
  411b38:	str	x9, [sp, #8]
  411b3c:	mov	w10, #0x0                   	// #0
  411b40:	strb	w10, [x8]
  411b44:	b	411ad4 <ferror@plt+0xfd84>
  411b48:	ldr	x8, [sp, #16]
  411b4c:	str	x8, [sp, #24]
  411b50:	ldr	x0, [sp, #24]
  411b54:	add	sp, sp, #0x20
  411b58:	ret
  411b5c:	sub	sp, sp, #0x30
  411b60:	stp	x29, x30, [sp, #32]
  411b64:	add	x29, sp, #0x20
  411b68:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x2f0>
  411b6c:	add	x8, x8, #0x6ac
  411b70:	stur	x0, [x29, #-8]
  411b74:	ldur	x0, [x29, #-8]
  411b78:	str	x8, [sp, #16]
  411b7c:	bl	411890 <ferror@plt+0xfb40>
  411b80:	ldr	x8, [sp, #16]
  411b84:	ldr	w9, [x8]
  411b88:	subs	w9, w9, #0x1
  411b8c:	str	w9, [x8]
  411b90:	ldr	w9, [x8]
  411b94:	cmp	w9, #0x0
  411b98:	cset	w9, ge  // ge = tcont
  411b9c:	tbnz	w9, #0, 411c08 <ferror@plt+0xfeb8>
  411ba0:	adrp	x8, 462000 <ferror@plt+0x602b0>
  411ba4:	add	x8, x8, #0xd00
  411ba8:	ldr	x0, [x8]
  411bac:	adrp	x8, 42c000 <ferror@plt+0x2a2b0>
  411bb0:	add	x8, x8, #0x64d
  411bb4:	str	x0, [sp, #8]
  411bb8:	mov	x0, x8
  411bbc:	bl	401d10 <gettext@plt>
  411bc0:	adrp	x8, 45a000 <ferror@plt+0x582b0>
  411bc4:	add	x8, x8, #0x290
  411bc8:	ldr	x2, [x8]
  411bcc:	ldr	x8, [sp, #8]
  411bd0:	str	x0, [sp]
  411bd4:	mov	x0, x8
  411bd8:	ldr	x1, [sp]
  411bdc:	adrp	x3, 42c000 <ferror@plt+0x2a2b0>
  411be0:	add	x3, x3, #0x673
  411be4:	mov	w4, #0x59                  	// #89
  411be8:	adrp	x5, 42c000 <ferror@plt+0x2a2b0>
  411bec:	add	x5, x5, #0x6be
  411bf0:	bl	401d20 <fprintf@plt>
  411bf4:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  411bf8:	add	x8, x8, #0xae8
  411bfc:	mov	x0, x8
  411c00:	mov	w1, #0x2                   	// #2
  411c04:	bl	401c60 <longjmp@plt>
  411c08:	ldp	x29, x30, [sp, #32]
  411c0c:	add	sp, sp, #0x30
  411c10:	ret
  411c14:	sub	sp, sp, #0x30
  411c18:	stp	x29, x30, [sp, #32]
  411c1c:	add	x29, sp, #0x20
  411c20:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  411c24:	add	x8, x8, #0x9e8
  411c28:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  411c2c:	add	x9, x9, #0x9c8
  411c30:	stur	w0, [x29, #-4]
  411c34:	stur	w1, [x29, #-8]
  411c38:	ldrb	w10, [x8]
  411c3c:	str	x9, [sp, #16]
  411c40:	tbnz	w10, #0, 411c48 <ferror@plt+0xfef8>
  411c44:	b	411cc0 <ferror@plt+0xff70>
  411c48:	ldur	w1, [x29, #-4]
  411c4c:	ldur	w2, [x29, #-8]
  411c50:	adrp	x0, 42c000 <ferror@plt+0x2a2b0>
  411c54:	add	x0, x0, #0x612
  411c58:	bl	41103c <ferror@plt+0xf2ec>
  411c5c:	ldr	x8, [sp, #16]
  411c60:	ldr	w9, [x8]
  411c64:	add	w9, w9, #0xe
  411c68:	str	w9, [x8]
  411c6c:	ldr	w9, [x8]
  411c70:	cmp	w9, #0x41
  411c74:	b.lt	411cc0 <ferror@plt+0xff70>  // b.tstop
  411c78:	mov	w8, #0xa                   	// #10
  411c7c:	mov	w0, w8
  411c80:	str	w8, [sp, #12]
  411c84:	bl	410850 <ferror@plt+0xeb00>
  411c88:	adrp	x9, 468000 <stdin@@GLIBC_2.17+0x52f0>
  411c8c:	add	x9, x9, #0xaa8
  411c90:	ldr	w8, [x9]
  411c94:	add	w8, w8, #0x1
  411c98:	str	w8, [x9]
  411c9c:	ldr	w10, [sp, #12]
  411ca0:	sdiv	w11, w8, w10
  411ca4:	mul	w11, w11, w10
  411ca8:	subs	w8, w8, w11
  411cac:	cbnz	w8, 411cb8 <ferror@plt+0xff68>
  411cb0:	mov	w0, #0xa                   	// #10
  411cb4:	bl	410850 <ferror@plt+0xeb00>
  411cb8:	ldr	x8, [sp, #16]
  411cbc:	str	wzr, [x8]
  411cc0:	ldp	x29, x30, [sp, #32]
  411cc4:	add	sp, sp, #0x30
  411cc8:	ret
  411ccc:	sub	sp, sp, #0x20
  411cd0:	stp	x29, x30, [sp, #16]
  411cd4:	add	x29, sp, #0x10
  411cd8:	stur	w0, [x29, #-4]
  411cdc:	ldursw	x0, [x29, #-4]
  411ce0:	bl	4019e0 <malloc@plt>
  411ce4:	str	x0, [sp]
  411ce8:	ldr	x8, [sp]
  411cec:	cbnz	x8, 411d00 <ferror@plt+0xffb0>
  411cf0:	adrp	x0, 42c000 <ferror@plt+0x2a2b0>
  411cf4:	add	x0, x0, #0x61f
  411cf8:	bl	401d10 <gettext@plt>
  411cfc:	bl	4101e0 <ferror@plt+0xe490>
  411d00:	ldr	x0, [sp]
  411d04:	ldp	x29, x30, [sp, #16]
  411d08:	add	sp, sp, #0x20
  411d0c:	ret
  411d10:	sub	sp, sp, #0x20
  411d14:	stp	x29, x30, [sp, #16]
  411d18:	add	x29, sp, #0x10
  411d1c:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  411d20:	add	x8, x8, #0x2b8
  411d24:	adrp	x9, 469000 <stdin@@GLIBC_2.17+0x62f0>
  411d28:	add	x9, x9, #0xab0
  411d2c:	stur	w0, [x29, #-4]
  411d30:	str	w1, [sp, #8]
  411d34:	ldr	x8, [x8]
  411d38:	ldr	x9, [x9]
  411d3c:	ldursw	x10, [x29, #-4]
  411d40:	ldrsw	x9, [x9, x10, lsl #2]
  411d44:	ldr	w11, [x8, x9, lsl #2]
  411d48:	cmp	w11, #0x101
  411d4c:	b.ne	411d7c <ferror@plt+0x1002c>  // b.any
  411d50:	ldr	w8, [sp, #8]
  411d54:	adrp	x9, 469000 <stdin@@GLIBC_2.17+0x62f0>
  411d58:	add	x9, x9, #0x290
  411d5c:	ldr	x9, [x9]
  411d60:	adrp	x10, 469000 <stdin@@GLIBC_2.17+0x62f0>
  411d64:	add	x10, x10, #0xab0
  411d68:	ldr	x10, [x10]
  411d6c:	ldursw	x11, [x29, #-4]
  411d70:	ldrsw	x10, [x10, x11, lsl #2]
  411d74:	str	w8, [x9, x10, lsl #2]
  411d78:	b	411dac <ferror@plt+0x1005c>
  411d7c:	mov	w0, #0x101                 	// #257
  411d80:	bl	411db8 <ferror@plt+0x10068>
  411d84:	str	w0, [sp, #4]
  411d88:	ldr	w8, [sp, #8]
  411d8c:	adrp	x9, 469000 <stdin@@GLIBC_2.17+0x62f0>
  411d90:	add	x9, x9, #0x290
  411d94:	ldr	x9, [x9]
  411d98:	ldrsw	x10, [sp, #4]
  411d9c:	str	w8, [x9, x10, lsl #2]
  411da0:	ldur	w0, [x29, #-4]
  411da4:	ldr	w1, [sp, #4]
  411da8:	bl	412140 <ferror@plt+0x103f0>
  411dac:	ldp	x29, x30, [sp, #16]
  411db0:	add	sp, sp, #0x20
  411db4:	ret
  411db8:	sub	sp, sp, #0x80
  411dbc:	stp	x29, x30, [sp, #112]
  411dc0:	add	x29, sp, #0x70
  411dc4:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  411dc8:	add	x8, x8, #0x1c8
  411dcc:	adrp	x9, 468000 <stdin@@GLIBC_2.17+0x52f0>
  411dd0:	add	x9, x9, #0x298
  411dd4:	adrp	x10, 466000 <stdin@@GLIBC_2.17+0x32f0>
  411dd8:	add	x10, x10, #0xad8
  411ddc:	adrp	x11, 464000 <stdin@@GLIBC_2.17+0x12f0>
  411de0:	add	x11, x11, #0xa10
  411de4:	adrp	x12, 469000 <stdin@@GLIBC_2.17+0x62f0>
  411de8:	add	x12, x12, #0xab0
  411dec:	adrp	x13, 469000 <stdin@@GLIBC_2.17+0x62f0>
  411df0:	add	x13, x13, #0x2b8
  411df4:	adrp	x14, 466000 <stdin@@GLIBC_2.17+0x32f0>
  411df8:	add	x14, x14, #0xc50
  411dfc:	adrp	x15, 464000 <stdin@@GLIBC_2.17+0x12f0>
  411e00:	add	x15, x15, #0x1b0
  411e04:	adrp	x16, 469000 <stdin@@GLIBC_2.17+0x62f0>
  411e08:	add	x16, x16, #0x290
  411e0c:	adrp	x17, 467000 <stdin@@GLIBC_2.17+0x42f0>
  411e10:	add	x17, x17, #0x580
  411e14:	adrp	x18, 464000 <stdin@@GLIBC_2.17+0x12f0>
  411e18:	add	x18, x18, #0xa00
  411e1c:	stur	w0, [x29, #-4]
  411e20:	ldr	w0, [x8]
  411e24:	add	w0, w0, #0x1
  411e28:	str	w0, [x8]
  411e2c:	ldr	w1, [x9]
  411e30:	cmp	w0, w1
  411e34:	stur	x8, [x29, #-16]
  411e38:	stur	x9, [x29, #-24]
  411e3c:	stur	x10, [x29, #-32]
  411e40:	stur	x11, [x29, #-40]
  411e44:	stur	x12, [x29, #-48]
  411e48:	str	x13, [sp, #56]
  411e4c:	str	x14, [sp, #48]
  411e50:	str	x15, [sp, #40]
  411e54:	str	x16, [sp, #32]
  411e58:	str	x17, [sp, #24]
  411e5c:	str	x18, [sp, #16]
  411e60:	b.lt	411fdc <ferror@plt+0x1028c>  // b.tstop
  411e64:	ldur	x8, [x29, #-24]
  411e68:	ldr	w9, [x8]
  411e6c:	add	w9, w9, #0x3e8
  411e70:	str	w9, [x8]
  411e74:	adrp	x10, 466000 <stdin@@GLIBC_2.17+0x32f0>
  411e78:	add	x10, x10, #0xd60
  411e7c:	ldr	w11, [x10]
  411e80:	cmp	w9, w11
  411e84:	b.lt	411ea0 <ferror@plt+0x10150>  // b.tstop
  411e88:	adrp	x0, 42c000 <ferror@plt+0x2a2b0>
  411e8c:	add	x0, x0, #0x8f0
  411e90:	bl	401d10 <gettext@plt>
  411e94:	ldur	x8, [x29, #-24]
  411e98:	ldr	w1, [x8]
  411e9c:	bl	410418 <ferror@plt+0xe6c8>
  411ea0:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  411ea4:	add	x8, x8, #0xfb0
  411ea8:	ldr	w9, [x8]
  411eac:	add	w9, w9, #0x1
  411eb0:	str	w9, [x8]
  411eb4:	ldur	x8, [x29, #-32]
  411eb8:	ldr	x0, [x8]
  411ebc:	ldur	x10, [x29, #-24]
  411ec0:	ldr	w1, [x10]
  411ec4:	mov	x11, #0x4                   	// #4
  411ec8:	mov	x2, x11
  411ecc:	str	x11, [sp, #8]
  411ed0:	bl	410138 <ferror@plt+0xe3e8>
  411ed4:	ldur	x8, [x29, #-32]
  411ed8:	str	x0, [x8]
  411edc:	ldur	x10, [x29, #-40]
  411ee0:	ldr	x0, [x10]
  411ee4:	ldur	x11, [x29, #-24]
  411ee8:	ldr	w1, [x11]
  411eec:	ldr	x2, [sp, #8]
  411ef0:	bl	410138 <ferror@plt+0xe3e8>
  411ef4:	ldur	x8, [x29, #-40]
  411ef8:	str	x0, [x8]
  411efc:	ldur	x10, [x29, #-48]
  411f00:	ldr	x0, [x10]
  411f04:	ldur	x11, [x29, #-24]
  411f08:	ldr	w1, [x11]
  411f0c:	ldr	x2, [sp, #8]
  411f10:	bl	410138 <ferror@plt+0xe3e8>
  411f14:	ldur	x8, [x29, #-48]
  411f18:	str	x0, [x8]
  411f1c:	ldr	x10, [sp, #56]
  411f20:	ldr	x0, [x10]
  411f24:	ldur	x11, [x29, #-24]
  411f28:	ldr	w1, [x11]
  411f2c:	ldr	x2, [sp, #8]
  411f30:	bl	410138 <ferror@plt+0xe3e8>
  411f34:	ldr	x8, [sp, #56]
  411f38:	str	x0, [x8]
  411f3c:	ldr	x10, [sp, #48]
  411f40:	ldr	x0, [x10]
  411f44:	ldur	x11, [x29, #-24]
  411f48:	ldr	w1, [x11]
  411f4c:	ldr	x2, [sp, #8]
  411f50:	bl	410138 <ferror@plt+0xe3e8>
  411f54:	ldr	x8, [sp, #48]
  411f58:	str	x0, [x8]
  411f5c:	ldr	x10, [sp, #40]
  411f60:	ldr	x0, [x10]
  411f64:	ldur	x11, [x29, #-24]
  411f68:	ldr	w1, [x11]
  411f6c:	ldr	x2, [sp, #8]
  411f70:	bl	410138 <ferror@plt+0xe3e8>
  411f74:	ldr	x8, [sp, #40]
  411f78:	str	x0, [x8]
  411f7c:	ldr	x10, [sp, #32]
  411f80:	ldr	x0, [x10]
  411f84:	ldur	x11, [x29, #-24]
  411f88:	ldr	w1, [x11]
  411f8c:	ldr	x2, [sp, #8]
  411f90:	bl	410138 <ferror@plt+0xe3e8>
  411f94:	ldr	x8, [sp, #32]
  411f98:	str	x0, [x8]
  411f9c:	ldr	x10, [sp, #24]
  411fa0:	ldr	x0, [x10]
  411fa4:	ldur	x11, [x29, #-24]
  411fa8:	ldr	w1, [x11]
  411fac:	ldr	x2, [sp, #8]
  411fb0:	bl	410138 <ferror@plt+0xe3e8>
  411fb4:	ldr	x8, [sp, #24]
  411fb8:	str	x0, [x8]
  411fbc:	ldr	x10, [sp, #16]
  411fc0:	ldr	x0, [x10]
  411fc4:	ldur	x11, [x29, #-24]
  411fc8:	ldr	w1, [x11]
  411fcc:	ldr	x2, [sp, #8]
  411fd0:	bl	410138 <ferror@plt+0xe3e8>
  411fd4:	ldr	x8, [sp, #16]
  411fd8:	str	x0, [x8]
  411fdc:	ldur	x8, [x29, #-16]
  411fe0:	ldr	w9, [x8]
  411fe4:	ldur	x10, [x29, #-32]
  411fe8:	ldr	x11, [x10]
  411fec:	ldrsw	x12, [x8]
  411ff0:	str	w9, [x11, x12, lsl #2]
  411ff4:	ldr	w9, [x8]
  411ff8:	ldur	x11, [x29, #-48]
  411ffc:	ldr	x12, [x11]
  412000:	ldrsw	x13, [x8]
  412004:	str	w9, [x12, x13, lsl #2]
  412008:	ldr	w9, [x8]
  41200c:	ldur	x12, [x29, #-40]
  412010:	ldr	x13, [x12]
  412014:	ldrsw	x14, [x8]
  412018:	str	w9, [x13, x14, lsl #2]
  41201c:	ldur	w9, [x29, #-4]
  412020:	ldr	x13, [sp, #56]
  412024:	ldr	x14, [x13]
  412028:	ldrsw	x15, [x8]
  41202c:	str	w9, [x14, x15, lsl #2]
  412030:	ldr	x14, [sp, #48]
  412034:	ldr	x15, [x14]
  412038:	ldrsw	x16, [x8]
  41203c:	mov	w9, wzr
  412040:	str	w9, [x15, x16, lsl #2]
  412044:	ldr	x15, [sp, #40]
  412048:	ldr	x16, [x15]
  41204c:	ldrsw	x17, [x8]
  412050:	str	w9, [x16, x17, lsl #2]
  412054:	ldr	x16, [sp, #32]
  412058:	ldr	x17, [x16]
  41205c:	ldrsw	x18, [x8]
  412060:	str	w9, [x17, x18, lsl #2]
  412064:	adrp	x17, 469000 <stdin@@GLIBC_2.17+0x62f0>
  412068:	add	x17, x17, #0x298
  41206c:	ldr	w9, [x17]
  412070:	ldr	x17, [sp, #24]
  412074:	ldr	x18, [x17]
  412078:	ldrsw	x0, [x8]
  41207c:	str	w9, [x18, x0, lsl #2]
  412080:	adrp	x18, 469000 <stdin@@GLIBC_2.17+0x62f0>
  412084:	add	x18, x18, #0xaa8
  412088:	ldr	w9, [x18]
  41208c:	ldr	x18, [sp, #16]
  412090:	ldr	x0, [x18]
  412094:	ldrsw	x1, [x8]
  412098:	str	w9, [x0, x1, lsl #2]
  41209c:	ldur	w9, [x29, #-4]
  4120a0:	cmp	w9, #0x0
  4120a4:	cset	w9, ge  // ge = tcont
  4120a8:	tbnz	w9, #0, 4120b0 <ferror@plt+0x10360>
  4120ac:	b	41212c <ferror@plt+0x103dc>
  4120b0:	ldur	w8, [x29, #-4]
  4120b4:	cmp	w8, #0x101
  4120b8:	b.ne	4120d4 <ferror@plt+0x10384>  // b.any
  4120bc:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  4120c0:	add	x8, x8, #0x280
  4120c4:	ldr	w9, [x8]
  4120c8:	add	w9, w9, #0x1
  4120cc:	str	w9, [x8]
  4120d0:	b	41212c <ferror@plt+0x103dc>
  4120d4:	ldur	w0, [x29, #-4]
  4120d8:	bl	410378 <ferror@plt+0xe628>
  4120dc:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  4120e0:	add	x8, x8, #0x2ac
  4120e4:	ldr	w9, [x8]
  4120e8:	cbz	w9, 41212c <ferror@plt+0x103dc>
  4120ec:	ldur	w8, [x29, #-4]
  4120f0:	cbz	w8, 412100 <ferror@plt+0x103b0>
  4120f4:	ldur	w8, [x29, #-4]
  4120f8:	str	w8, [sp, #4]
  4120fc:	b	412110 <ferror@plt+0x103c0>
  412100:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  412104:	add	x8, x8, #0xc20
  412108:	ldr	w9, [x8]
  41210c:	str	w9, [sp, #4]
  412110:	ldr	w8, [sp, #4]
  412114:	mov	w0, w8
  412118:	adrp	x1, 467000 <stdin@@GLIBC_2.17+0x42f0>
  41211c:	add	x1, x1, #0x5a0
  412120:	adrp	x2, 469000 <stdin@@GLIBC_2.17+0x62f0>
  412124:	add	x2, x2, #0xad0
  412128:	bl	405ca8 <ferror@plt+0x3f58>
  41212c:	ldur	x8, [x29, #-16]
  412130:	ldr	w0, [x8]
  412134:	ldp	x29, x30, [sp, #112]
  412138:	add	sp, sp, #0x80
  41213c:	ret
  412140:	sub	sp, sp, #0x40
  412144:	stp	x29, x30, [sp, #48]
  412148:	add	x29, sp, #0x30
  41214c:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  412150:	add	x8, x8, #0xab0
  412154:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  412158:	add	x9, x9, #0xa10
  41215c:	adrp	x10, 466000 <stdin@@GLIBC_2.17+0x32f0>
  412160:	add	x10, x10, #0xad8
  412164:	stur	w0, [x29, #-8]
  412168:	stur	w1, [x29, #-12]
  41216c:	ldur	w11, [x29, #-8]
  412170:	str	x8, [sp, #24]
  412174:	str	x9, [sp, #16]
  412178:	str	x10, [sp, #8]
  41217c:	cbnz	w11, 41218c <ferror@plt+0x1043c>
  412180:	ldur	w8, [x29, #-12]
  412184:	stur	w8, [x29, #-4]
  412188:	b	4122a4 <ferror@plt+0x10554>
  41218c:	ldur	w8, [x29, #-12]
  412190:	cbnz	w8, 4121a0 <ferror@plt+0x10450>
  412194:	ldur	w8, [x29, #-8]
  412198:	stur	w8, [x29, #-4]
  41219c:	b	4122a4 <ferror@plt+0x10554>
  4121a0:	ldr	x8, [sp, #24]
  4121a4:	ldr	x9, [x8]
  4121a8:	ldursw	x10, [x29, #-8]
  4121ac:	ldr	w0, [x9, x10, lsl #2]
  4121b0:	ldur	w1, [x29, #-12]
  4121b4:	bl	412718 <ferror@plt+0x109c8>
  4121b8:	ldr	x8, [sp, #24]
  4121bc:	ldr	x9, [x8]
  4121c0:	ldursw	x10, [x29, #-12]
  4121c4:	ldr	w11, [x9, x10, lsl #2]
  4121c8:	ldr	x9, [x8]
  4121cc:	ldursw	x10, [x29, #-8]
  4121d0:	str	w11, [x9, x10, lsl #2]
  4121d4:	ldr	x9, [sp, #16]
  4121d8:	ldr	x10, [x9]
  4121dc:	ldursw	x12, [x29, #-8]
  4121e0:	ldr	w11, [x10, x12, lsl #2]
  4121e4:	ldr	x10, [x9]
  4121e8:	ldursw	x12, [x29, #-12]
  4121ec:	ldr	w13, [x10, x12, lsl #2]
  4121f0:	cmp	w11, w13
  4121f4:	b.le	412210 <ferror@plt+0x104c0>
  4121f8:	ldr	x8, [sp, #16]
  4121fc:	ldr	x9, [x8]
  412200:	ldursw	x10, [x29, #-8]
  412204:	ldr	w11, [x9, x10, lsl #2]
  412208:	str	w11, [sp, #4]
  41220c:	b	412224 <ferror@plt+0x104d4>
  412210:	ldr	x8, [sp, #16]
  412214:	ldr	x9, [x8]
  412218:	ldursw	x10, [x29, #-12]
  41221c:	ldr	w11, [x9, x10, lsl #2]
  412220:	str	w11, [sp, #4]
  412224:	ldr	w8, [sp, #4]
  412228:	ldr	x9, [sp, #16]
  41222c:	ldr	x10, [x9]
  412230:	ldursw	x11, [x29, #-8]
  412234:	str	w8, [x10, x11, lsl #2]
  412238:	ldr	x10, [sp, #8]
  41223c:	ldr	x11, [x10]
  412240:	ldursw	x12, [x29, #-8]
  412244:	ldr	w8, [x11, x12, lsl #2]
  412248:	ldr	x11, [x10]
  41224c:	ldursw	x12, [x29, #-12]
  412250:	ldr	w13, [x11, x12, lsl #2]
  412254:	cmp	w8, w13
  412258:	b.ge	412274 <ferror@plt+0x10524>  // b.tcont
  41225c:	ldr	x8, [sp, #8]
  412260:	ldr	x9, [x8]
  412264:	ldursw	x10, [x29, #-8]
  412268:	ldr	w11, [x9, x10, lsl #2]
  41226c:	str	w11, [sp]
  412270:	b	412288 <ferror@plt+0x10538>
  412274:	ldr	x8, [sp, #8]
  412278:	ldr	x9, [x8]
  41227c:	ldursw	x10, [x29, #-12]
  412280:	ldr	w11, [x9, x10, lsl #2]
  412284:	str	w11, [sp]
  412288:	ldr	w8, [sp]
  41228c:	ldr	x9, [sp, #8]
  412290:	ldr	x10, [x9]
  412294:	ldursw	x11, [x29, #-8]
  412298:	str	w8, [x10, x11, lsl #2]
  41229c:	ldur	w8, [x29, #-8]
  4122a0:	stur	w8, [x29, #-4]
  4122a4:	ldur	w0, [x29, #-4]
  4122a8:	ldp	x29, x30, [sp, #48]
  4122ac:	add	sp, sp, #0x40
  4122b0:	ret
  4122b4:	sub	sp, sp, #0x30
  4122b8:	stp	x29, x30, [sp, #32]
  4122bc:	add	x29, sp, #0x20
  4122c0:	mov	w8, #0x101                 	// #257
  4122c4:	mov	w9, #0x1                   	// #1
  4122c8:	stur	w0, [x29, #-4]
  4122cc:	stur	w1, [x29, #-8]
  4122d0:	mov	w0, w8
  4122d4:	str	w9, [sp, #12]
  4122d8:	bl	411db8 <ferror@plt+0x10068>
  4122dc:	stur	w0, [x29, #-12]
  4122e0:	ldr	w8, [sp, #12]
  4122e4:	str	w8, [sp, #16]
  4122e8:	ldr	w8, [sp, #16]
  4122ec:	ldur	w9, [x29, #-8]
  4122f0:	cmp	w8, w9
  4122f4:	b.gt	412334 <ferror@plt+0x105e4>
  4122f8:	ldur	w0, [x29, #-12]
  4122fc:	ldur	w8, [x29, #-4]
  412300:	str	w0, [sp, #8]
  412304:	mov	w0, w8
  412308:	bl	412344 <ferror@plt+0x105f4>
  41230c:	ldr	w8, [sp, #8]
  412310:	str	w0, [sp, #4]
  412314:	mov	w0, w8
  412318:	ldr	w1, [sp, #4]
  41231c:	bl	412140 <ferror@plt+0x103f0>
  412320:	stur	w0, [x29, #-12]
  412324:	ldr	w8, [sp, #16]
  412328:	add	w8, w8, #0x1
  41232c:	str	w8, [sp, #16]
  412330:	b	4122e8 <ferror@plt+0x10598>
  412334:	ldur	w0, [x29, #-12]
  412338:	ldp	x29, x30, [sp, #32]
  41233c:	add	sp, sp, #0x30
  412340:	ret
  412344:	sub	sp, sp, #0x40
  412348:	stp	x29, x30, [sp, #48]
  41234c:	add	x29, sp, #0x30
  412350:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  412354:	add	x8, x8, #0xa10
  412358:	adrp	x9, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41235c:	add	x9, x9, #0xad8
  412360:	adrp	x10, 469000 <stdin@@GLIBC_2.17+0x62f0>
  412364:	add	x10, x10, #0xab0
  412368:	stur	w0, [x29, #-4]
  41236c:	stur	wzr, [x29, #-20]
  412370:	ldr	x11, [x8]
  412374:	ldursw	x12, [x29, #-4]
  412378:	ldr	w13, [x11, x12, lsl #2]
  41237c:	str	w13, [sp, #24]
  412380:	ldr	x11, [x9]
  412384:	ldursw	x12, [x29, #-4]
  412388:	ldr	w13, [x11, x12, lsl #2]
  41238c:	stur	w13, [x29, #-8]
  412390:	str	x8, [sp, #16]
  412394:	str	x9, [sp, #8]
  412398:	str	x10, [sp]
  41239c:	ldur	w8, [x29, #-8]
  4123a0:	ldr	w9, [sp, #24]
  4123a4:	cmp	w8, w9
  4123a8:	b.gt	4124b4 <ferror@plt+0x10764>
  4123ac:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  4123b0:	add	x8, x8, #0x2b8
  4123b4:	ldr	x8, [x8]
  4123b8:	ldursw	x9, [x29, #-8]
  4123bc:	ldr	w0, [x8, x9, lsl #2]
  4123c0:	bl	411db8 <ferror@plt+0x10068>
  4123c4:	stur	w0, [x29, #-20]
  4123c8:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  4123cc:	add	x8, x8, #0xc50
  4123d0:	ldr	x8, [x8]
  4123d4:	ldursw	x9, [x29, #-8]
  4123d8:	ldr	w10, [x8, x9, lsl #2]
  4123dc:	cbz	w10, 412484 <ferror@plt+0x10734>
  4123e0:	ldr	x8, [sp]
  4123e4:	ldr	x9, [x8]
  4123e8:	ldursw	x10, [x29, #-20]
  4123ec:	ldr	w0, [x9, x10, lsl #2]
  4123f0:	adrp	x9, 466000 <stdin@@GLIBC_2.17+0x32f0>
  4123f4:	add	x9, x9, #0xc50
  4123f8:	ldr	x9, [x9]
  4123fc:	ldursw	x10, [x29, #-8]
  412400:	ldr	w11, [x9, x10, lsl #2]
  412404:	ldur	w12, [x29, #-20]
  412408:	add	w11, w11, w12
  41240c:	ldur	w12, [x29, #-8]
  412410:	subs	w1, w11, w12
  412414:	bl	412718 <ferror@plt+0x109c8>
  412418:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  41241c:	add	x8, x8, #0x2b8
  412420:	ldr	x8, [x8]
  412424:	ldursw	x9, [x29, #-8]
  412428:	ldr	w11, [x8, x9, lsl #2]
  41242c:	cmp	w11, #0x101
  412430:	b.ne	412484 <ferror@plt+0x10734>  // b.any
  412434:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  412438:	add	x8, x8, #0x1b0
  41243c:	ldr	x8, [x8]
  412440:	ldursw	x9, [x29, #-8]
  412444:	ldr	w10, [x8, x9, lsl #2]
  412448:	cbz	w10, 412484 <ferror@plt+0x10734>
  41244c:	ldr	x8, [sp]
  412450:	ldr	x9, [x8]
  412454:	ldursw	x10, [x29, #-20]
  412458:	ldr	w0, [x9, x10, lsl #2]
  41245c:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  412460:	add	x9, x9, #0x1b0
  412464:	ldr	x9, [x9]
  412468:	ldursw	x10, [x29, #-8]
  41246c:	ldr	w11, [x9, x10, lsl #2]
  412470:	ldur	w12, [x29, #-20]
  412474:	add	w11, w11, w12
  412478:	ldur	w12, [x29, #-8]
  41247c:	subs	w1, w11, w12
  412480:	bl	412718 <ferror@plt+0x109c8>
  412484:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  412488:	add	x8, x8, #0x290
  41248c:	ldr	x9, [x8]
  412490:	ldursw	x10, [x29, #-8]
  412494:	ldr	w11, [x9, x10, lsl #2]
  412498:	ldr	x8, [x8]
  41249c:	ldursw	x9, [x29, #-20]
  4124a0:	str	w11, [x8, x9, lsl #2]
  4124a4:	ldur	w8, [x29, #-8]
  4124a8:	add	w8, w8, #0x1
  4124ac:	stur	w8, [x29, #-8]
  4124b0:	b	41239c <ferror@plt+0x1064c>
  4124b4:	ldur	w8, [x29, #-20]
  4124b8:	cbnz	w8, 4124cc <ferror@plt+0x1077c>
  4124bc:	adrp	x0, 42c000 <ferror@plt+0x2a2b0>
  4124c0:	add	x0, x0, #0x754
  4124c4:	bl	401d10 <gettext@plt>
  4124c8:	bl	4101e0 <ferror@plt+0xe490>
  4124cc:	ldur	w8, [x29, #-20]
  4124d0:	ldur	w9, [x29, #-8]
  4124d4:	subs	w8, w8, w9
  4124d8:	add	w8, w8, #0x1
  4124dc:	stur	w8, [x29, #-16]
  4124e0:	ldur	w8, [x29, #-4]
  4124e4:	ldur	w9, [x29, #-16]
  4124e8:	add	w8, w8, w9
  4124ec:	stur	w8, [x29, #-12]
  4124f0:	ldr	x10, [sp, #8]
  4124f4:	ldr	x11, [x10]
  4124f8:	ldursw	x12, [x29, #-4]
  4124fc:	ldr	w8, [x11, x12, lsl #2]
  412500:	ldur	w9, [x29, #-16]
  412504:	add	w8, w8, w9
  412508:	ldr	x11, [x10]
  41250c:	ldursw	x12, [x29, #-12]
  412510:	str	w8, [x11, x12, lsl #2]
  412514:	ldr	x11, [sp]
  412518:	ldr	x12, [x11]
  41251c:	ldursw	x13, [x29, #-4]
  412520:	ldr	w8, [x12, x13, lsl #2]
  412524:	ldur	w9, [x29, #-16]
  412528:	add	w8, w8, w9
  41252c:	ldr	x12, [x11]
  412530:	ldursw	x13, [x29, #-12]
  412534:	str	w8, [x12, x13, lsl #2]
  412538:	ldr	x12, [sp, #16]
  41253c:	ldr	x13, [x12]
  412540:	ldursw	x14, [x29, #-4]
  412544:	ldr	w8, [x13, x14, lsl #2]
  412548:	ldur	w9, [x29, #-16]
  41254c:	add	w8, w8, w9
  412550:	ldr	x13, [x12]
  412554:	ldursw	x14, [x29, #-12]
  412558:	str	w8, [x13, x14, lsl #2]
  41255c:	ldur	w0, [x29, #-12]
  412560:	ldp	x29, x30, [sp, #48]
  412564:	add	sp, sp, #0x40
  412568:	ret
  41256c:	sub	sp, sp, #0x70
  412570:	stp	x29, x30, [sp, #96]
  412574:	add	x29, sp, #0x60
  412578:	adrp	x8, 462000 <ferror@plt+0x602b0>
  41257c:	add	x8, x8, #0xd00
  412580:	adrp	x9, 42c000 <ferror@plt+0x2a2b0>
  412584:	add	x9, x9, #0x6e1
  412588:	mov	w10, #0x1                   	// #1
  41258c:	stur	w0, [x29, #-4]
  412590:	ldr	x0, [x8]
  412594:	stur	x0, [x29, #-32]
  412598:	mov	x0, x9
  41259c:	stur	x8, [x29, #-40]
  4125a0:	stur	w10, [x29, #-44]
  4125a4:	bl	401d10 <gettext@plt>
  4125a8:	ldur	w2, [x29, #-4]
  4125ac:	ldur	x8, [x29, #-32]
  4125b0:	str	x0, [sp, #40]
  4125b4:	mov	x0, x8
  4125b8:	ldr	x1, [sp, #40]
  4125bc:	bl	401d20 <fprintf@plt>
  4125c0:	ldur	w10, [x29, #-44]
  4125c4:	stur	w10, [x29, #-24]
  4125c8:	ldur	w8, [x29, #-24]
  4125cc:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  4125d0:	add	x9, x9, #0x1c8
  4125d4:	ldr	w10, [x9]
  4125d8:	cmp	w8, w10
  4125dc:	b.gt	4126dc <ferror@plt+0x1098c>
  4125e0:	ldur	x8, [x29, #-40]
  4125e4:	ldr	x0, [x8]
  4125e8:	adrp	x9, 42c000 <ferror@plt+0x2a2b0>
  4125ec:	add	x9, x9, #0x719
  4125f0:	str	x0, [sp, #32]
  4125f4:	mov	x0, x9
  4125f8:	bl	401d10 <gettext@plt>
  4125fc:	ldur	w2, [x29, #-24]
  412600:	ldr	x8, [sp, #32]
  412604:	str	x0, [sp, #24]
  412608:	mov	x0, x8
  41260c:	ldr	x1, [sp, #24]
  412610:	bl	401d20 <fprintf@plt>
  412614:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  412618:	add	x8, x8, #0x2b8
  41261c:	ldr	x8, [x8]
  412620:	ldursw	x9, [x29, #-24]
  412624:	ldr	w10, [x8, x9, lsl #2]
  412628:	stur	w10, [x29, #-8]
  41262c:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  412630:	add	x8, x8, #0xc50
  412634:	ldr	x8, [x8]
  412638:	ldursw	x9, [x29, #-24]
  41263c:	ldr	w10, [x8, x9, lsl #2]
  412640:	stur	w10, [x29, #-12]
  412644:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  412648:	add	x8, x8, #0x1b0
  41264c:	ldr	x8, [x8]
  412650:	ldursw	x9, [x29, #-24]
  412654:	ldr	w10, [x8, x9, lsl #2]
  412658:	stur	w10, [x29, #-16]
  41265c:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  412660:	add	x8, x8, #0x290
  412664:	ldr	x8, [x8]
  412668:	ldursw	x9, [x29, #-24]
  41266c:	ldr	w10, [x8, x9, lsl #2]
  412670:	stur	w10, [x29, #-20]
  412674:	ldur	x8, [x29, #-40]
  412678:	ldr	x9, [x8]
  41267c:	ldur	w2, [x29, #-8]
  412680:	ldur	w3, [x29, #-12]
  412684:	ldur	w4, [x29, #-16]
  412688:	mov	x0, x9
  41268c:	adrp	x1, 42c000 <ferror@plt+0x2a2b0>
  412690:	add	x1, x1, #0x726
  412694:	bl	401d20 <fprintf@plt>
  412698:	ldur	w10, [x29, #-20]
  41269c:	cbz	w10, 4126b8 <ferror@plt+0x10968>
  4126a0:	ldur	x8, [x29, #-40]
  4126a4:	ldr	x0, [x8]
  4126a8:	ldur	w2, [x29, #-20]
  4126ac:	adrp	x1, 42c000 <ferror@plt+0x2a2b0>
  4126b0:	add	x1, x1, #0x735
  4126b4:	bl	401d20 <fprintf@plt>
  4126b8:	ldur	x8, [x29, #-40]
  4126bc:	ldr	x0, [x8]
  4126c0:	adrp	x1, 427000 <ferror@plt+0x252b0>
  4126c4:	add	x1, x1, #0xd63
  4126c8:	bl	401d20 <fprintf@plt>
  4126cc:	ldur	w8, [x29, #-24]
  4126d0:	add	w8, w8, #0x1
  4126d4:	stur	w8, [x29, #-24]
  4126d8:	b	4125c8 <ferror@plt+0x10878>
  4126dc:	ldur	x8, [x29, #-40]
  4126e0:	ldr	x0, [x8]
  4126e4:	adrp	x9, 42c000 <ferror@plt+0x2a2b0>
  4126e8:	add	x9, x9, #0x73c
  4126ec:	str	x0, [sp, #16]
  4126f0:	mov	x0, x9
  4126f4:	bl	401d10 <gettext@plt>
  4126f8:	ldr	x8, [sp, #16]
  4126fc:	str	x0, [sp, #8]
  412700:	mov	x0, x8
  412704:	ldr	x1, [sp, #8]
  412708:	bl	401d20 <fprintf@plt>
  41270c:	ldp	x29, x30, [sp, #96]
  412710:	add	sp, sp, #0x70
  412714:	ret
  412718:	sub	sp, sp, #0x20
  41271c:	stp	x29, x30, [sp, #16]
  412720:	add	x29, sp, #0x10
  412724:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  412728:	add	x8, x8, #0xc50
  41272c:	stur	w0, [x29, #-4]
  412730:	str	w1, [sp, #8]
  412734:	ldr	x8, [x8]
  412738:	ldursw	x9, [x29, #-4]
  41273c:	ldr	w10, [x8, x9, lsl #2]
  412740:	cbnz	w10, 412760 <ferror@plt+0x10a10>
  412744:	ldr	w8, [sp, #8]
  412748:	adrp	x9, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41274c:	add	x9, x9, #0xc50
  412750:	ldr	x9, [x9]
  412754:	ldursw	x10, [x29, #-4]
  412758:	str	w8, [x9, x10, lsl #2]
  41275c:	b	4127d4 <ferror@plt+0x10a84>
  412760:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  412764:	add	x8, x8, #0x2b8
  412768:	ldr	x8, [x8]
  41276c:	ldursw	x9, [x29, #-4]
  412770:	ldr	w10, [x8, x9, lsl #2]
  412774:	cmp	w10, #0x101
  412778:	b.ne	412794 <ferror@plt+0x10a44>  // b.any
  41277c:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  412780:	add	x8, x8, #0x1b0
  412784:	ldr	x8, [x8]
  412788:	ldursw	x9, [x29, #-4]
  41278c:	ldr	w10, [x8, x9, lsl #2]
  412790:	cbz	w10, 4127a8 <ferror@plt+0x10a58>
  412794:	adrp	x0, 42c000 <ferror@plt+0x2a2b0>
  412798:	add	x0, x0, #0x923
  41279c:	bl	401d10 <gettext@plt>
  4127a0:	bl	4101e0 <ferror@plt+0xe490>
  4127a4:	b	4127d4 <ferror@plt+0x10a84>
  4127a8:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  4127ac:	add	x8, x8, #0x2cc
  4127b0:	ldr	w9, [x8]
  4127b4:	add	w9, w9, #0x1
  4127b8:	str	w9, [x8]
  4127bc:	ldr	w9, [sp, #8]
  4127c0:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  4127c4:	add	x8, x8, #0x1b0
  4127c8:	ldr	x8, [x8]
  4127cc:	ldursw	x10, [x29, #-4]
  4127d0:	str	w9, [x8, x10, lsl #2]
  4127d4:	ldp	x29, x30, [sp, #16]
  4127d8:	add	sp, sp, #0x20
  4127dc:	ret
  4127e0:	stp	x29, x30, [sp, #-32]!
  4127e4:	str	x28, [sp, #16]
  4127e8:	mov	x29, sp
  4127ec:	sub	sp, sp, #0x890
  4127f0:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  4127f4:	add	x8, x8, #0x298
  4127f8:	adrp	x9, 467000 <stdin@@GLIBC_2.17+0x42f0>
  4127fc:	add	x9, x9, #0x594
  412800:	adrp	x10, 468000 <stdin@@GLIBC_2.17+0x52f0>
  412804:	add	x10, x10, #0x2c0
  412808:	adrp	x11, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41280c:	add	x11, x11, #0xa40
  412810:	adrp	x12, 468000 <stdin@@GLIBC_2.17+0x52f0>
  412814:	add	x12, x12, #0xab8
  412818:	stur	w0, [x29, #-4]
  41281c:	stur	w1, [x29, #-8]
  412820:	stur	w2, [x29, #-12]
  412824:	stur	w3, [x29, #-16]
  412828:	stur	w4, [x29, #-20]
  41282c:	ldur	w0, [x29, #-4]
  412830:	ldr	w1, [x8]
  412834:	str	x8, [sp, #96]
  412838:	str	x9, [sp, #88]
  41283c:	str	x10, [sp, #80]
  412840:	str	x11, [sp, #72]
  412844:	str	x12, [sp, #64]
  412848:	bl	411d10 <ferror@plt+0xffc0>
  41284c:	ldr	x8, [sp, #88]
  412850:	ldr	w13, [x8]
  412854:	ldr	x9, [sp, #80]
  412858:	ldr	x10, [x9]
  41285c:	ldr	x11, [sp, #96]
  412860:	ldrsw	x12, [x11]
  412864:	str	w13, [x10, x12, lsl #2]
  412868:	ldr	x10, [sp, #72]
  41286c:	ldr	w13, [x10]
  412870:	cbz	w13, 41289c <ferror@plt+0x10b4c>
  412874:	ldr	x8, [sp, #80]
  412878:	ldr	x9, [x8]
  41287c:	ldr	x10, [sp, #96]
  412880:	ldrsw	x11, [x10]
  412884:	mov	x12, #0x4                   	// #4
  412888:	mul	x11, x12, x11
  41288c:	add	x9, x9, x11
  412890:	ldr	w13, [x9]
  412894:	subs	w13, w13, #0x1
  412898:	str	w13, [x9]
  41289c:	ldur	w8, [x29, #-20]
  4128a0:	cbz	w8, 4128ec <ferror@plt+0x10b9c>
  4128a4:	ldr	x8, [sp, #64]
  4128a8:	ldr	x9, [x8]
  4128ac:	ldr	x10, [sp, #96]
  4128b0:	ldr	w11, [x10]
  4128b4:	subs	w11, w11, #0x1
  4128b8:	mov	w0, w11
  4128bc:	sxtw	x12, w0
  4128c0:	add	x9, x9, x12
  4128c4:	ldrb	w11, [x9]
  4128c8:	tbnz	w11, #0, 4128d0 <ferror@plt+0x10b80>
  4128cc:	b	4128ec <ferror@plt+0x10b9c>
  4128d0:	ldr	x8, [sp, #64]
  4128d4:	ldr	x9, [x8]
  4128d8:	ldr	x10, [sp, #96]
  4128dc:	ldrsw	x11, [x10]
  4128e0:	add	x9, x9, x11
  4128e4:	mov	w12, #0x1                   	// #1
  4128e8:	strb	w12, [x9]
  4128ec:	ldr	x8, [sp, #96]
  4128f0:	ldr	w3, [x8]
  4128f4:	add	x9, sp, #0x7c
  4128f8:	mov	x0, x9
  4128fc:	mov	x1, #0x800                 	// #2048
  412900:	adrp	x2, 42c000 <ferror@plt+0x2a2b0>
  412904:	add	x2, x2, #0x772
  412908:	str	x9, [sp, #56]
  41290c:	bl	401970 <snprintf@plt>
  412910:	ldr	x8, [sp, #56]
  412914:	mov	x0, x8
  412918:	bl	40ffe4 <ferror@plt+0xe294>
  41291c:	ldr	x8, [sp, #64]
  412920:	ldr	x9, [x8]
  412924:	ldr	x10, [sp, #96]
  412928:	ldrsw	x11, [x10]
  41292c:	add	x9, x9, x11
  412930:	ldrb	w12, [x9]
  412934:	tbnz	w12, #0, 41293c <ferror@plt+0x10bec>
  412938:	b	41296c <ferror@plt+0x10c1c>
  41293c:	ldr	x8, [sp, #96]
  412940:	ldr	w3, [x8]
  412944:	add	x9, sp, #0x7c
  412948:	mov	x0, x9
  41294c:	mov	x1, #0x800                 	// #2048
  412950:	adrp	x2, 42c000 <ferror@plt+0x2a2b0>
  412954:	add	x2, x2, #0x77c
  412958:	str	x9, [sp, #48]
  41295c:	bl	401970 <snprintf@plt>
  412960:	ldr	x8, [sp, #48]
  412964:	mov	x0, x8
  412968:	bl	40ffe4 <ferror@plt+0xe294>
  41296c:	ldur	w8, [x29, #-8]
  412970:	cbz	w8, 412a04 <ferror@plt+0x10cb4>
  412974:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  412978:	add	x8, x8, #0xb28
  41297c:	ldr	x8, [x8]
  412980:	ldr	x9, [sp, #96]
  412984:	ldrsw	x10, [x9]
  412988:	mov	w11, #0x1                   	// #1
  41298c:	str	w11, [x8, x10, lsl #2]
  412990:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  412994:	add	x8, x8, #0xc40
  412998:	ldr	w11, [x8]
  41299c:	cmp	w11, #0x0
  4129a0:	cset	w11, le
  4129a4:	tbnz	w11, #0, 4129f0 <ferror@plt+0x10ca0>
  4129a8:	adrp	x8, 462000 <ferror@plt+0x602b0>
  4129ac:	add	x8, x8, #0xd00
  4129b0:	ldr	x0, [x8]
  4129b4:	adrp	x8, 42c000 <ferror@plt+0x2a2b0>
  4129b8:	add	x8, x8, #0x799
  4129bc:	str	x0, [sp, #40]
  4129c0:	mov	x0, x8
  4129c4:	bl	401d10 <gettext@plt>
  4129c8:	ldr	x8, [sp, #80]
  4129cc:	ldr	x9, [x8]
  4129d0:	ldr	x10, [sp, #96]
  4129d4:	ldrsw	x11, [x10]
  4129d8:	ldr	w2, [x9, x11, lsl #2]
  4129dc:	ldr	x9, [sp, #40]
  4129e0:	str	x0, [sp, #32]
  4129e4:	mov	x0, x9
  4129e8:	ldr	x1, [sp, #32]
  4129ec:	bl	401d20 <fprintf@plt>
  4129f0:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  4129f4:	add	x8, x8, #0x9a4
  4129f8:	mov	w9, #0x1                   	// #1
  4129fc:	str	w9, [x8]
  412a00:	b	412b84 <ferror@plt+0x10e34>
  412a04:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  412a08:	add	x8, x8, #0xb28
  412a0c:	ldr	x8, [x8]
  412a10:	ldr	x9, [sp, #96]
  412a14:	ldrsw	x10, [x9]
  412a18:	mov	w11, wzr
  412a1c:	str	w11, [x8, x10, lsl #2]
  412a20:	ldur	w11, [x29, #-12]
  412a24:	cmp	w11, #0x0
  412a28:	cset	w11, gt
  412a2c:	tbnz	w11, #0, 412a40 <ferror@plt+0x10cf0>
  412a30:	ldur	w8, [x29, #-16]
  412a34:	cmp	w8, #0x0
  412a38:	cset	w8, le
  412a3c:	tbnz	w8, #0, 412b84 <ferror@plt+0x10e34>
  412a40:	adrp	x8, 42c000 <ferror@plt+0x2a2b0>
  412a44:	add	x8, x8, #0x7c4
  412a48:	str	x8, [sp, #112]
  412a4c:	adrp	x8, 42c000 <ferror@plt+0x2a2b0>
  412a50:	add	x8, x8, #0x7dd
  412a54:	str	x8, [sp, #104]
  412a58:	adrp	x0, 42c000 <ferror@plt+0x2a2b0>
  412a5c:	add	x0, x0, #0x7e3
  412a60:	bl	40ffe4 <ferror@plt+0xe294>
  412a64:	ldur	w9, [x29, #-12]
  412a68:	cmp	w9, #0x0
  412a6c:	cset	w9, le
  412a70:	tbnz	w9, #0, 412afc <ferror@plt+0x10dac>
  412a74:	ldr	x8, [sp, #64]
  412a78:	ldr	x9, [x8]
  412a7c:	ldr	x10, [sp, #96]
  412a80:	ldrsw	x11, [x10]
  412a84:	add	x9, x9, x11
  412a88:	ldrb	w12, [x9]
  412a8c:	tbnz	w12, #0, 412a94 <ferror@plt+0x10d44>
  412a90:	b	412ac4 <ferror@plt+0x10d74>
  412a94:	ldr	x3, [sp, #104]
  412a98:	ldur	w4, [x29, #-12]
  412a9c:	add	x8, sp, #0x7c
  412aa0:	mov	x0, x8
  412aa4:	mov	x1, #0x800                 	// #2048
  412aa8:	adrp	x2, 42c000 <ferror@plt+0x2a2b0>
  412aac:	add	x2, x2, #0x829
  412ab0:	str	x8, [sp, #24]
  412ab4:	bl	401970 <snprintf@plt>
  412ab8:	ldr	x8, [sp, #24]
  412abc:	mov	x0, x8
  412ac0:	bl	40ffe4 <ferror@plt+0xe294>
  412ac4:	ldr	x3, [sp, #112]
  412ac8:	ldr	x4, [sp, #104]
  412acc:	ldur	w5, [x29, #-12]
  412ad0:	add	x8, sp, #0x7c
  412ad4:	mov	x0, x8
  412ad8:	mov	x1, #0x800                 	// #2048
  412adc:	adrp	x2, 42c000 <ferror@plt+0x2a2b0>
  412ae0:	add	x2, x2, #0x848
  412ae4:	str	x8, [sp, #16]
  412ae8:	bl	401970 <snprintf@plt>
  412aec:	ldr	x8, [sp, #16]
  412af0:	mov	x0, x8
  412af4:	bl	40ffe4 <ferror@plt+0xe294>
  412af8:	b	412b78 <ferror@plt+0x10e28>
  412afc:	ldr	x8, [sp, #64]
  412b00:	ldr	x9, [x8]
  412b04:	ldr	x10, [sp, #96]
  412b08:	ldrsw	x11, [x10]
  412b0c:	add	x9, x9, x11
  412b10:	ldrb	w12, [x9]
  412b14:	tbnz	w12, #0, 412b1c <ferror@plt+0x10dcc>
  412b18:	b	412b48 <ferror@plt+0x10df8>
  412b1c:	ldur	w3, [x29, #-16]
  412b20:	add	x8, sp, #0x7c
  412b24:	mov	x0, x8
  412b28:	mov	x1, #0x800                 	// #2048
  412b2c:	adrp	x2, 42c000 <ferror@plt+0x2a2b0>
  412b30:	add	x2, x2, #0x857
  412b34:	str	x8, [sp, #8]
  412b38:	bl	401970 <snprintf@plt>
  412b3c:	ldr	x8, [sp, #8]
  412b40:	mov	x0, x8
  412b44:	bl	40ffe4 <ferror@plt+0xe294>
  412b48:	ldr	x3, [sp, #112]
  412b4c:	ldur	w4, [x29, #-16]
  412b50:	add	x8, sp, #0x7c
  412b54:	mov	x0, x8
  412b58:	mov	x1, #0x800                 	// #2048
  412b5c:	adrp	x2, 42c000 <ferror@plt+0x2a2b0>
  412b60:	add	x2, x2, #0x879
  412b64:	str	x8, [sp]
  412b68:	bl	401970 <snprintf@plt>
  412b6c:	ldr	x8, [sp]
  412b70:	mov	x0, x8
  412b74:	bl	40ffe4 <ferror@plt+0xe294>
  412b78:	adrp	x0, 42c000 <ferror@plt+0x2a2b0>
  412b7c:	add	x0, x0, #0x884
  412b80:	bl	40ffe4 <ferror@plt+0xe294>
  412b84:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  412b88:	add	x8, x8, #0xa40
  412b8c:	ldr	w9, [x8]
  412b90:	cbnz	w9, 412ba0 <ferror@plt+0x10e50>
  412b94:	adrp	x0, 42c000 <ferror@plt+0x2a2b0>
  412b98:	add	x0, x0, #0x8b4
  412b9c:	bl	40ffe4 <ferror@plt+0xe294>
  412ba0:	mov	x8, xzr
  412ba4:	mov	x0, x8
  412ba8:	mov	w1, #0x1                   	// #1
  412bac:	bl	4109ac <ferror@plt+0xec5c>
  412bb0:	adrp	x0, 428000 <ferror@plt+0x262b0>
  412bb4:	add	x0, x0, #0x293
  412bb8:	bl	40ffe4 <ferror@plt+0xe294>
  412bbc:	add	sp, sp, #0x890
  412bc0:	ldr	x28, [sp, #16]
  412bc4:	ldp	x29, x30, [sp], #32
  412bc8:	ret
  412bcc:	sub	sp, sp, #0x20
  412bd0:	stp	x29, x30, [sp, #16]
  412bd4:	add	x29, sp, #0x10
  412bd8:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  412bdc:	add	x8, x8, #0xa00
  412be0:	stur	w0, [x29, #-4]
  412be4:	ldr	x8, [x8]
  412be8:	ldursw	x9, [x29, #-4]
  412bec:	ldr	w10, [x8, x9, lsl #2]
  412bf0:	cmp	w10, #0x1
  412bf4:	str	w10, [sp, #8]
  412bf8:	b.eq	412c10 <ferror@plt+0x10ec0>  // b.none
  412bfc:	b	412c00 <ferror@plt+0x10eb0>
  412c00:	ldr	w8, [sp, #8]
  412c04:	cmp	w8, #0x2
  412c08:	b.eq	412c14 <ferror@plt+0x10ec4>  // b.none
  412c0c:	b	412cac <ferror@plt+0x10f5c>
  412c10:	b	412cbc <ferror@plt+0x10f6c>
  412c14:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  412c18:	add	x8, x8, #0xa00
  412c1c:	ldr	x8, [x8]
  412c20:	ldursw	x9, [x29, #-4]
  412c24:	mov	w10, #0x1                   	// #1
  412c28:	str	w10, [x8, x9, lsl #2]
  412c2c:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  412c30:	add	x8, x8, #0x2b8
  412c34:	ldr	x8, [x8]
  412c38:	ldursw	x9, [x29, #-4]
  412c3c:	ldr	w10, [x8, x9, lsl #2]
  412c40:	cmp	w10, #0x101
  412c44:	b.ne	412ca8 <ferror@plt+0x10f58>  // b.any
  412c48:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  412c4c:	add	x8, x8, #0xc50
  412c50:	ldr	x8, [x8]
  412c54:	ldursw	x9, [x29, #-4]
  412c58:	ldr	w10, [x8, x9, lsl #2]
  412c5c:	cbz	w10, 412c78 <ferror@plt+0x10f28>
  412c60:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  412c64:	add	x8, x8, #0xc50
  412c68:	ldr	x8, [x8]
  412c6c:	ldursw	x9, [x29, #-4]
  412c70:	ldr	w0, [x8, x9, lsl #2]
  412c74:	bl	412bcc <ferror@plt+0x10e7c>
  412c78:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  412c7c:	add	x8, x8, #0x1b0
  412c80:	ldr	x8, [x8]
  412c84:	ldursw	x9, [x29, #-4]
  412c88:	ldr	w10, [x8, x9, lsl #2]
  412c8c:	cbz	w10, 412ca8 <ferror@plt+0x10f58>
  412c90:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  412c94:	add	x8, x8, #0x1b0
  412c98:	ldr	x8, [x8]
  412c9c:	ldursw	x9, [x29, #-4]
  412ca0:	ldr	w0, [x8, x9, lsl #2]
  412ca4:	bl	412bcc <ferror@plt+0x10e7c>
  412ca8:	b	412cbc <ferror@plt+0x10f6c>
  412cac:	adrp	x0, 42c000 <ferror@plt+0x2a2b0>
  412cb0:	add	x0, x0, #0x8c3
  412cb4:	bl	401d10 <gettext@plt>
  412cb8:	bl	410880 <ferror@plt+0xeb30>
  412cbc:	ldp	x29, x30, [sp, #16]
  412cc0:	add	sp, sp, #0x20
  412cc4:	ret
  412cc8:	sub	sp, sp, #0x20
  412ccc:	stp	x29, x30, [sp, #16]
  412cd0:	add	x29, sp, #0x10
  412cd4:	str	w0, [sp, #8]
  412cd8:	str	w1, [sp, #4]
  412cdc:	ldr	w8, [sp, #8]
  412ce0:	cbnz	w8, 412cf0 <ferror@plt+0x10fa0>
  412ce4:	ldr	w8, [sp, #4]
  412ce8:	stur	w8, [x29, #-4]
  412cec:	b	412d30 <ferror@plt+0x10fe0>
  412cf0:	ldr	w8, [sp, #4]
  412cf4:	cbnz	w8, 412d04 <ferror@plt+0x10fb4>
  412cf8:	ldr	w8, [sp, #8]
  412cfc:	stur	w8, [x29, #-4]
  412d00:	b	412d30 <ferror@plt+0x10fe0>
  412d04:	mov	w0, #0x101                 	// #257
  412d08:	bl	411db8 <ferror@plt+0x10068>
  412d0c:	str	w0, [sp]
  412d10:	ldr	w0, [sp]
  412d14:	ldr	w1, [sp, #8]
  412d18:	bl	412718 <ferror@plt+0x109c8>
  412d1c:	ldr	w0, [sp]
  412d20:	ldr	w1, [sp, #4]
  412d24:	bl	412718 <ferror@plt+0x109c8>
  412d28:	ldr	w8, [sp]
  412d2c:	stur	w8, [x29, #-4]
  412d30:	ldur	w0, [x29, #-4]
  412d34:	ldp	x29, x30, [sp, #16]
  412d38:	add	sp, sp, #0x20
  412d3c:	ret
  412d40:	sub	sp, sp, #0x20
  412d44:	stp	x29, x30, [sp, #16]
  412d48:	add	x29, sp, #0x10
  412d4c:	stur	w0, [x29, #-4]
  412d50:	ldur	w0, [x29, #-4]
  412d54:	bl	412e2c <ferror@plt+0x110dc>
  412d58:	bl	412d68 <ferror@plt+0x11018>
  412d5c:	ldp	x29, x30, [sp, #16]
  412d60:	add	sp, sp, #0x20
  412d64:	ret
  412d68:	sub	sp, sp, #0x20
  412d6c:	stp	x29, x30, [sp, #16]
  412d70:	add	x29, sp, #0x10
  412d74:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  412d78:	add	x8, x8, #0x2b8
  412d7c:	adrp	x9, 469000 <stdin@@GLIBC_2.17+0x62f0>
  412d80:	add	x9, x9, #0xab0
  412d84:	stur	w0, [x29, #-4]
  412d88:	ldr	x8, [x8]
  412d8c:	ldr	x10, [x9]
  412d90:	ldursw	x11, [x29, #-4]
  412d94:	ldrsw	x10, [x10, x11, lsl #2]
  412d98:	ldr	w12, [x8, x10, lsl #2]
  412d9c:	cmp	w12, #0x101
  412da0:	str	x9, [sp]
  412da4:	b.ne	412dcc <ferror@plt+0x1107c>  // b.any
  412da8:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  412dac:	add	x8, x8, #0xc50
  412db0:	ldr	x8, [x8]
  412db4:	ldr	x9, [sp]
  412db8:	ldr	x10, [x9]
  412dbc:	ldursw	x11, [x29, #-4]
  412dc0:	ldrsw	x10, [x10, x11, lsl #2]
  412dc4:	ldr	w12, [x8, x10, lsl #2]
  412dc8:	cbz	w12, 412de8 <ferror@plt+0x11098>
  412dcc:	mov	w0, #0x101                 	// #257
  412dd0:	bl	411db8 <ferror@plt+0x10068>
  412dd4:	str	w0, [sp, #8]
  412dd8:	ldur	w0, [x29, #-4]
  412ddc:	ldr	w1, [sp, #8]
  412de0:	bl	412140 <ferror@plt+0x103f0>
  412de4:	stur	w0, [x29, #-4]
  412de8:	mov	w0, #0x101                 	// #257
  412dec:	bl	411db8 <ferror@plt+0x10068>
  412df0:	str	w0, [sp, #8]
  412df4:	ldr	w0, [sp, #8]
  412df8:	ldur	w1, [x29, #-4]
  412dfc:	bl	412140 <ferror@plt+0x103f0>
  412e00:	stur	w0, [x29, #-4]
  412e04:	ldur	w0, [x29, #-4]
  412e08:	ldr	x8, [sp]
  412e0c:	ldr	x9, [x8]
  412e10:	ldursw	x10, [x29, #-4]
  412e14:	ldr	w1, [x9, x10, lsl #2]
  412e18:	bl	412718 <ferror@plt+0x109c8>
  412e1c:	ldur	w0, [x29, #-4]
  412e20:	ldp	x29, x30, [sp, #16]
  412e24:	add	sp, sp, #0x20
  412e28:	ret
  412e2c:	sub	sp, sp, #0x30
  412e30:	stp	x29, x30, [sp, #32]
  412e34:	add	x29, sp, #0x20
  412e38:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  412e3c:	add	x8, x8, #0x2b8
  412e40:	adrp	x9, 469000 <stdin@@GLIBC_2.17+0x62f0>
  412e44:	add	x9, x9, #0xab0
  412e48:	stur	w0, [x29, #-8]
  412e4c:	ldr	x8, [x8]
  412e50:	ldr	x10, [x9]
  412e54:	ldursw	x11, [x29, #-8]
  412e58:	ldrsw	x10, [x10, x11, lsl #2]
  412e5c:	ldr	w12, [x8, x10, lsl #2]
  412e60:	cmp	w12, #0x101
  412e64:	str	x9, [sp, #8]
  412e68:	b.ne	412eb4 <ferror@plt+0x11164>  // b.any
  412e6c:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  412e70:	add	x8, x8, #0xc50
  412e74:	ldr	x8, [x8]
  412e78:	ldr	x9, [sp, #8]
  412e7c:	ldr	x10, [x9]
  412e80:	ldursw	x11, [x29, #-8]
  412e84:	ldrsw	x10, [x10, x11, lsl #2]
  412e88:	ldr	w12, [x8, x10, lsl #2]
  412e8c:	cbnz	w12, 412eb4 <ferror@plt+0x11164>
  412e90:	ldr	x8, [sp, #8]
  412e94:	ldr	x9, [x8]
  412e98:	ldursw	x10, [x29, #-8]
  412e9c:	ldr	w0, [x9, x10, lsl #2]
  412ea0:	ldur	w1, [x29, #-8]
  412ea4:	bl	412718 <ferror@plt+0x109c8>
  412ea8:	ldur	w11, [x29, #-8]
  412eac:	stur	w11, [x29, #-4]
  412eb0:	b	412edc <ferror@plt+0x1118c>
  412eb4:	mov	w0, #0x101                 	// #257
  412eb8:	bl	411db8 <ferror@plt+0x10068>
  412ebc:	stur	w0, [x29, #-12]
  412ec0:	ldur	w0, [x29, #-12]
  412ec4:	ldur	w1, [x29, #-8]
  412ec8:	bl	412718 <ferror@plt+0x109c8>
  412ecc:	ldur	w0, [x29, #-8]
  412ed0:	ldur	w1, [x29, #-12]
  412ed4:	bl	412140 <ferror@plt+0x103f0>
  412ed8:	stur	w0, [x29, #-4]
  412edc:	ldur	w0, [x29, #-4]
  412ee0:	ldp	x29, x30, [sp, #32]
  412ee4:	add	sp, sp, #0x30
  412ee8:	ret
  412eec:	sub	sp, sp, #0x30
  412ef0:	stp	x29, x30, [sp, #32]
  412ef4:	add	x29, sp, #0x20
  412ef8:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  412efc:	add	x8, x8, #0xab0
  412f00:	stur	w0, [x29, #-8]
  412f04:	stur	w1, [x29, #-12]
  412f08:	ldur	w9, [x29, #-8]
  412f0c:	str	x8, [sp]
  412f10:	cbnz	w9, 412f20 <ferror@plt+0x111d0>
  412f14:	ldur	w8, [x29, #-12]
  412f18:	stur	w8, [x29, #-4]
  412f1c:	b	4130f4 <ferror@plt+0x113a4>
  412f20:	ldur	w8, [x29, #-12]
  412f24:	cbnz	w8, 412f34 <ferror@plt+0x111e4>
  412f28:	ldur	w8, [x29, #-8]
  412f2c:	stur	w8, [x29, #-4]
  412f30:	b	4130f4 <ferror@plt+0x113a4>
  412f34:	mov	w0, #0x101                 	// #257
  412f38:	bl	411db8 <ferror@plt+0x10068>
  412f3c:	str	w0, [sp, #16]
  412f40:	ldr	w0, [sp, #16]
  412f44:	ldur	w1, [x29, #-8]
  412f48:	bl	412140 <ferror@plt+0x103f0>
  412f4c:	stur	w0, [x29, #-8]
  412f50:	ldur	w0, [x29, #-8]
  412f54:	ldur	w1, [x29, #-12]
  412f58:	bl	412718 <ferror@plt+0x109c8>
  412f5c:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  412f60:	add	x8, x8, #0x2b8
  412f64:	ldr	x8, [x8]
  412f68:	ldr	x9, [sp]
  412f6c:	ldr	x10, [x9]
  412f70:	ldursw	x11, [x29, #-8]
  412f74:	ldrsw	x10, [x10, x11, lsl #2]
  412f78:	ldr	w12, [x8, x10, lsl #2]
  412f7c:	cmp	w12, #0x101
  412f80:	b.ne	412ff8 <ferror@plt+0x112a8>  // b.any
  412f84:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  412f88:	add	x8, x8, #0xc50
  412f8c:	ldr	x8, [x8]
  412f90:	ldr	x9, [sp]
  412f94:	ldr	x10, [x9]
  412f98:	ldursw	x11, [x29, #-8]
  412f9c:	ldrsw	x10, [x10, x11, lsl #2]
  412fa0:	ldr	w12, [x8, x10, lsl #2]
  412fa4:	cbnz	w12, 412ff8 <ferror@plt+0x112a8>
  412fa8:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  412fac:	add	x8, x8, #0x290
  412fb0:	ldr	x8, [x8]
  412fb4:	ldr	x9, [sp]
  412fb8:	ldr	x10, [x9]
  412fbc:	ldursw	x11, [x29, #-8]
  412fc0:	ldrsw	x10, [x10, x11, lsl #2]
  412fc4:	ldr	w12, [x8, x10, lsl #2]
  412fc8:	cbnz	w12, 412ff8 <ferror@plt+0x112a8>
  412fcc:	ldr	x8, [sp]
  412fd0:	ldr	x9, [x8]
  412fd4:	ldursw	x10, [x29, #-8]
  412fd8:	ldr	w11, [x9, x10, lsl #2]
  412fdc:	str	w11, [sp, #12]
  412fe0:	ldr	x9, [x8]
  412fe4:	ldursw	x10, [x29, #-12]
  412fe8:	ldr	w0, [x9, x10, lsl #2]
  412fec:	ldr	w1, [sp, #12]
  412ff0:	bl	412718 <ferror@plt+0x109c8>
  412ff4:	b	4130d8 <ferror@plt+0x11388>
  412ff8:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  412ffc:	add	x8, x8, #0x2b8
  413000:	ldr	x8, [x8]
  413004:	ldr	x9, [sp]
  413008:	ldr	x10, [x9]
  41300c:	ldursw	x11, [x29, #-12]
  413010:	ldrsw	x10, [x10, x11, lsl #2]
  413014:	ldr	w12, [x8, x10, lsl #2]
  413018:	cmp	w12, #0x101
  41301c:	b.ne	413094 <ferror@plt+0x11344>  // b.any
  413020:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  413024:	add	x8, x8, #0xc50
  413028:	ldr	x8, [x8]
  41302c:	ldr	x9, [sp]
  413030:	ldr	x10, [x9]
  413034:	ldursw	x11, [x29, #-12]
  413038:	ldrsw	x10, [x10, x11, lsl #2]
  41303c:	ldr	w12, [x8, x10, lsl #2]
  413040:	cbnz	w12, 413094 <ferror@plt+0x11344>
  413044:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  413048:	add	x8, x8, #0x290
  41304c:	ldr	x8, [x8]
  413050:	ldr	x9, [sp]
  413054:	ldr	x10, [x9]
  413058:	ldursw	x11, [x29, #-12]
  41305c:	ldrsw	x10, [x10, x11, lsl #2]
  413060:	ldr	w12, [x8, x10, lsl #2]
  413064:	cbnz	w12, 413094 <ferror@plt+0x11344>
  413068:	ldr	x8, [sp]
  41306c:	ldr	x9, [x8]
  413070:	ldursw	x10, [x29, #-12]
  413074:	ldr	w11, [x9, x10, lsl #2]
  413078:	str	w11, [sp, #12]
  41307c:	ldr	x9, [x8]
  413080:	ldursw	x10, [x29, #-8]
  413084:	ldr	w0, [x9, x10, lsl #2]
  413088:	ldr	w1, [sp, #12]
  41308c:	bl	412718 <ferror@plt+0x109c8>
  413090:	b	4130d8 <ferror@plt+0x11388>
  413094:	mov	w0, #0x101                 	// #257
  413098:	bl	411db8 <ferror@plt+0x10068>
  41309c:	str	w0, [sp, #16]
  4130a0:	ldur	w0, [x29, #-8]
  4130a4:	ldr	w1, [sp, #16]
  4130a8:	bl	412140 <ferror@plt+0x103f0>
  4130ac:	stur	w0, [x29, #-8]
  4130b0:	ldr	x8, [sp]
  4130b4:	ldr	x9, [x8]
  4130b8:	ldursw	x10, [x29, #-8]
  4130bc:	ldr	w11, [x9, x10, lsl #2]
  4130c0:	str	w11, [sp, #12]
  4130c4:	ldr	x9, [x8]
  4130c8:	ldursw	x10, [x29, #-12]
  4130cc:	ldr	w0, [x9, x10, lsl #2]
  4130d0:	ldr	w1, [sp, #12]
  4130d4:	bl	412718 <ferror@plt+0x109c8>
  4130d8:	ldr	w8, [sp, #12]
  4130dc:	ldr	x9, [sp]
  4130e0:	ldr	x10, [x9]
  4130e4:	ldursw	x11, [x29, #-8]
  4130e8:	str	w8, [x10, x11, lsl #2]
  4130ec:	ldur	w8, [x29, #-8]
  4130f0:	stur	w8, [x29, #-4]
  4130f4:	ldur	w0, [x29, #-4]
  4130f8:	ldp	x29, x30, [sp, #32]
  4130fc:	add	sp, sp, #0x30
  413100:	ret
  413104:	sub	sp, sp, #0x50
  413108:	stp	x29, x30, [sp, #64]
  41310c:	add	x29, sp, #0x40
  413110:	mov	w8, #0xffffffff            	// #-1
  413114:	stur	w0, [x29, #-4]
  413118:	stur	w1, [x29, #-8]
  41311c:	stur	w2, [x29, #-12]
  413120:	ldur	w0, [x29, #-4]
  413124:	ldur	w9, [x29, #-8]
  413128:	subs	w1, w9, #0x1
  41312c:	str	w8, [sp, #32]
  413130:	bl	4122b4 <ferror@plt+0x10564>
  413134:	stur	w0, [x29, #-16]
  413138:	ldur	w8, [x29, #-12]
  41313c:	ldr	w9, [sp, #32]
  413140:	cmp	w8, w9
  413144:	b.ne	4131a0 <ferror@plt+0x11450>  // b.any
  413148:	ldur	w0, [x29, #-4]
  41314c:	bl	412344 <ferror@plt+0x105f4>
  413150:	stur	w0, [x29, #-24]
  413154:	ldur	w0, [x29, #-4]
  413158:	ldur	w8, [x29, #-16]
  41315c:	ldur	w9, [x29, #-24]
  413160:	str	w0, [sp, #28]
  413164:	mov	w0, w9
  413168:	str	w8, [sp, #24]
  41316c:	bl	412d40 <ferror@plt+0x10ff0>
  413170:	ldr	w8, [sp, #24]
  413174:	str	w0, [sp, #20]
  413178:	mov	w0, w8
  41317c:	ldr	w1, [sp, #20]
  413180:	bl	412140 <ferror@plt+0x103f0>
  413184:	ldr	w8, [sp, #28]
  413188:	str	w0, [sp, #16]
  41318c:	mov	w0, w8
  413190:	ldr	w1, [sp, #16]
  413194:	bl	412140 <ferror@plt+0x103f0>
  413198:	stur	w0, [x29, #-4]
  41319c:	b	413224 <ferror@plt+0x114d4>
  4131a0:	mov	w0, #0x101                 	// #257
  4131a4:	bl	411db8 <ferror@plt+0x10068>
  4131a8:	stur	w0, [x29, #-20]
  4131ac:	ldur	w8, [x29, #-8]
  4131b0:	stur	w8, [x29, #-28]
  4131b4:	ldur	w8, [x29, #-28]
  4131b8:	ldur	w9, [x29, #-12]
  4131bc:	cmp	w8, w9
  4131c0:	b.ge	4131f4 <ferror@plt+0x114a4>  // b.tcont
  4131c4:	ldur	w0, [x29, #-4]
  4131c8:	bl	412344 <ferror@plt+0x105f4>
  4131cc:	stur	w0, [x29, #-24]
  4131d0:	ldur	w0, [x29, #-24]
  4131d4:	ldur	w1, [x29, #-20]
  4131d8:	bl	412140 <ferror@plt+0x103f0>
  4131dc:	bl	412d68 <ferror@plt+0x11018>
  4131e0:	stur	w0, [x29, #-20]
  4131e4:	ldur	w8, [x29, #-28]
  4131e8:	add	w8, w8, #0x1
  4131ec:	stur	w8, [x29, #-28]
  4131f0:	b	4131b4 <ferror@plt+0x11464>
  4131f4:	ldur	w0, [x29, #-4]
  4131f8:	ldur	w8, [x29, #-16]
  4131fc:	ldur	w1, [x29, #-20]
  413200:	str	w0, [sp, #12]
  413204:	mov	w0, w8
  413208:	bl	412140 <ferror@plt+0x103f0>
  41320c:	ldr	w8, [sp, #12]
  413210:	str	w0, [sp, #8]
  413214:	mov	w0, w8
  413218:	ldr	w1, [sp, #8]
  41321c:	bl	412140 <ferror@plt+0x103f0>
  413220:	stur	w0, [x29, #-4]
  413224:	ldur	w0, [x29, #-4]
  413228:	ldp	x29, x30, [sp, #64]
  41322c:	add	sp, sp, #0x50
  413230:	ret
  413234:	sub	sp, sp, #0x50
  413238:	stp	x29, x30, [sp, #64]
  41323c:	add	x29, sp, #0x40
  413240:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  413244:	add	x8, x8, #0x298
  413248:	adrp	x9, 467000 <stdin@@GLIBC_2.17+0x42f0>
  41324c:	add	x9, x9, #0x570
  413250:	adrp	x10, 468000 <stdin@@GLIBC_2.17+0x52f0>
  413254:	add	x10, x10, #0x2c0
  413258:	adrp	x11, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41325c:	add	x11, x11, #0xc60
  413260:	adrp	x12, 468000 <stdin@@GLIBC_2.17+0x52f0>
  413264:	add	x12, x12, #0xab8
  413268:	ldr	w13, [x8]
  41326c:	add	w13, w13, #0x1
  413270:	str	w13, [x8]
  413274:	ldr	w14, [x9]
  413278:	cmp	w13, w14
  41327c:	stur	x8, [x29, #-8]
  413280:	stur	x9, [x29, #-16]
  413284:	stur	x10, [x29, #-24]
  413288:	str	x11, [sp, #32]
  41328c:	str	x12, [sp, #24]
  413290:	b.lt	413344 <ferror@plt+0x115f4>  // b.tstop
  413294:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  413298:	add	x8, x8, #0xfb0
  41329c:	ldr	w9, [x8]
  4132a0:	add	w9, w9, #0x1
  4132a4:	str	w9, [x8]
  4132a8:	ldur	x8, [x29, #-16]
  4132ac:	ldr	w9, [x8]
  4132b0:	add	w9, w9, #0x64
  4132b4:	str	w9, [x8]
  4132b8:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x12f0>
  4132bc:	add	x10, x10, #0xb28
  4132c0:	ldr	x0, [x10]
  4132c4:	ldr	w1, [x8]
  4132c8:	mov	x11, #0x4                   	// #4
  4132cc:	mov	x2, x11
  4132d0:	str	x10, [sp, #16]
  4132d4:	str	x11, [sp, #8]
  4132d8:	bl	410138 <ferror@plt+0xe3e8>
  4132dc:	ldr	x8, [sp, #16]
  4132e0:	str	x0, [x8]
  4132e4:	ldur	x10, [x29, #-24]
  4132e8:	ldr	x0, [x10]
  4132ec:	ldur	x11, [x29, #-16]
  4132f0:	ldr	w1, [x11]
  4132f4:	ldr	x2, [sp, #8]
  4132f8:	bl	410138 <ferror@plt+0xe3e8>
  4132fc:	ldur	x8, [x29, #-24]
  413300:	str	x0, [x8]
  413304:	ldr	x10, [sp, #32]
  413308:	ldr	x0, [x10]
  41330c:	ldur	x11, [x29, #-16]
  413310:	ldr	w1, [x11]
  413314:	ldr	x2, [sp, #8]
  413318:	bl	410138 <ferror@plt+0xe3e8>
  41331c:	ldr	x8, [sp, #32]
  413320:	str	x0, [x8]
  413324:	ldr	x10, [sp, #24]
  413328:	ldr	x0, [x10]
  41332c:	ldur	x11, [x29, #-16]
  413330:	ldr	w1, [x11]
  413334:	mov	x2, #0x1                   	// #1
  413338:	bl	410138 <ferror@plt+0xe3e8>
  41333c:	ldr	x8, [sp, #24]
  413340:	str	x0, [x8]
  413344:	ldur	x8, [x29, #-8]
  413348:	ldr	w9, [x8]
  41334c:	mov	w10, #0x1fff                	// #8191
  413350:	cmp	w9, w10
  413354:	b.le	41336c <ferror@plt+0x1161c>
  413358:	adrp	x0, 42c000 <ferror@plt+0x2a2b0>
  41335c:	add	x0, x0, #0x94b
  413360:	bl	401d10 <gettext@plt>
  413364:	mov	w1, #0x1fff                	// #8191
  413368:	bl	410418 <ferror@plt+0xe6c8>
  41336c:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  413370:	add	x8, x8, #0x594
  413374:	ldr	w9, [x8]
  413378:	ldur	x8, [x29, #-24]
  41337c:	ldr	x10, [x8]
  413380:	ldur	x11, [x29, #-8]
  413384:	ldrsw	x12, [x11]
  413388:	str	w9, [x10, x12, lsl #2]
  41338c:	ldr	x10, [sp, #32]
  413390:	ldr	x12, [x10]
  413394:	ldrsw	x13, [x11]
  413398:	mov	w9, wzr
  41339c:	str	w9, [x12, x13, lsl #2]
  4133a0:	ldr	x12, [sp, #24]
  4133a4:	ldr	x13, [x12]
  4133a8:	ldrsw	x14, [x11]
  4133ac:	add	x13, x13, x14
  4133b0:	mov	w9, #0x0                   	// #0
  4133b4:	strb	w9, [x13]
  4133b8:	ldp	x29, x30, [sp, #64]
  4133bc:	add	sp, sp, #0x50
  4133c0:	ret
  4133c4:	stp	x29, x30, [sp, #-96]!
  4133c8:	stp	x28, x27, [sp, #16]
  4133cc:	stp	x26, x25, [sp, #32]
  4133d0:	stp	x24, x23, [sp, #48]
  4133d4:	stp	x22, x21, [sp, #64]
  4133d8:	stp	x20, x19, [sp, #80]
  4133dc:	mov	x29, sp
  4133e0:	sub	sp, sp, #0x1, lsl #12
  4133e4:	sub	sp, sp, #0x7d0
  4133e8:	mov	x8, #0xc8                  	// #200
  4133ec:	adrp	x9, 469000 <stdin@@GLIBC_2.17+0x62f0>
  4133f0:	add	x9, x9, #0xfc0
  4133f4:	mov	w10, #0xfffffffe            	// #-2
  4133f8:	adrp	x11, 469000 <stdin@@GLIBC_2.17+0x62f0>
  4133fc:	add	x11, x11, #0xfe4
  413400:	adrp	x12, 42d000 <ferror@plt+0x2b2b0>
  413404:	add	x12, x12, #0x94
  413408:	adrp	x13, 42d000 <ferror@plt+0x2b2b0>
  41340c:	add	x13, x13, #0x1c3
  413410:	adrp	x14, 42d000 <ferror@plt+0x2b2b0>
  413414:	add	x14, x14, #0x266
  413418:	adrp	x15, 46a000 <stdin@@GLIBC_2.17+0x72f0>
  41341c:	add	x15, x15, #0x0
  413420:	adrp	x16, 468000 <stdin@@GLIBC_2.17+0x52f0>
  413424:	add	x16, x16, #0xab8
  413428:	adrp	x17, 469000 <stdin@@GLIBC_2.17+0x62f0>
  41342c:	add	x17, x17, #0x298
  413430:	adrp	x18, 469000 <stdin@@GLIBC_2.17+0x62f0>
  413434:	add	x18, x18, #0xfdc
  413438:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x2f0>
  41343c:	add	x0, x0, #0x6c8
  413440:	adrp	x1, 463000 <stdin@@GLIBC_2.17+0x2f0>
  413444:	add	x1, x1, #0x6d0
  413448:	adrp	x2, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41344c:	add	x2, x2, #0xc20
  413450:	adrp	x3, 46a000 <stdin@@GLIBC_2.17+0x72f0>
  413454:	add	x3, x3, #0x10
  413458:	adrp	x4, 469000 <stdin@@GLIBC_2.17+0x62f0>
  41345c:	add	x4, x4, #0xfe0
  413460:	adrp	x5, 469000 <stdin@@GLIBC_2.17+0x62f0>
  413464:	add	x5, x5, #0xfd0
  413468:	adrp	x6, 469000 <stdin@@GLIBC_2.17+0x62f0>
  41346c:	add	x6, x6, #0xff0
  413470:	adrp	x7, 466000 <stdin@@GLIBC_2.17+0x32f0>
  413474:	add	x7, x7, #0xc28
  413478:	adrp	x19, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41347c:	add	x19, x19, #0x9d0
  413480:	adrp	x20, 468000 <stdin@@GLIBC_2.17+0x52f0>
  413484:	add	x20, x20, #0x288
  413488:	adrp	x21, 468000 <stdin@@GLIBC_2.17+0x52f0>
  41348c:	add	x21, x21, #0x2ac
  413490:	adrp	x22, 467000 <stdin@@GLIBC_2.17+0x42f0>
  413494:	add	x22, x22, #0x5a0
  413498:	adrp	x23, 469000 <stdin@@GLIBC_2.17+0x62f0>
  41349c:	add	x23, x23, #0xad0
  4134a0:	adrp	x24, 463000 <stdin@@GLIBC_2.17+0x2f0>
  4134a4:	add	x24, x24, #0x6c0
  4134a8:	adrp	x25, 463000 <stdin@@GLIBC_2.17+0x2f0>
  4134ac:	add	x25, x25, #0x6c4
  4134b0:	adrp	x26, 469000 <stdin@@GLIBC_2.17+0x62f0>
  4134b4:	add	x26, x26, #0xffc
  4134b8:	adrp	x27, 42d000 <ferror@plt+0x2b2b0>
  4134bc:	add	x27, x27, #0x782
  4134c0:	adrp	x28, 42d000 <ferror@plt+0x2b2b0>
  4134c4:	add	x28, x28, #0x76d
  4134c8:	adrp	x30, 469000 <stdin@@GLIBC_2.17+0x62f0>
  4134cc:	add	x30, x30, #0xfec
  4134d0:	str	x8, [sp, #560]
  4134d4:	adrp	x8, 42d000 <ferror@plt+0x2b2b0>
  4134d8:	add	x8, x8, #0x751
  4134dc:	str	x8, [sp, #552]
  4134e0:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  4134e4:	add	x8, x8, #0xfc4
  4134e8:	str	x8, [sp, #544]
  4134ec:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  4134f0:	add	x8, x8, #0xaa8
  4134f4:	str	x8, [sp, #536]
  4134f8:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  4134fc:	add	x8, x8, #0xa44
  413500:	str	x8, [sp, #528]
  413504:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  413508:	add	x8, x8, #0xfcc
  41350c:	str	x8, [sp, #520]
  413510:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  413514:	add	x8, x8, #0xfd4
  413518:	str	x8, [sp, #512]
  41351c:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  413520:	add	x8, x8, #0xfd8
  413524:	str	x8, [sp, #504]
  413528:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  41352c:	add	x8, x8, #0xa78
  413530:	str	x8, [sp, #496]
  413534:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  413538:	add	x8, x8, #0xff8
  41353c:	str	x8, [sp, #488]
  413540:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  413544:	add	x8, x8, #0xfe8
  413548:	str	x8, [sp, #480]
  41354c:	adrp	x8, 46a000 <stdin@@GLIBC_2.17+0x72f0>
  413550:	add	x8, x8, #0x8
  413554:	str	x8, [sp, #472]
  413558:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  41355c:	add	x8, x8, #0x59c
  413560:	str	x8, [sp, #464]
  413564:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  413568:	add	x8, x8, #0xff4
  41356c:	str	x8, [sp, #456]
  413570:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  413574:	add	x8, x8, #0xa38
  413578:	str	x8, [sp, #448]
  41357c:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  413580:	add	x8, x8, #0xb18
  413584:	str	x8, [sp, #440]
  413588:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  41358c:	add	x8, x8, #0x278
  413590:	str	x8, [sp, #432]
  413594:	adrp	x8, 46a000 <stdin@@GLIBC_2.17+0x72f0>
  413598:	add	x8, x8, #0x4
  41359c:	str	x8, [sp, #424]
  4135a0:	add	x8, sp, #0x1, lsl #12
  4135a4:	add	x8, x8, #0x630
  4135a8:	str	x8, [sp, #416]
  4135ac:	add	x8, sp, #0x1, lsl #12
  4135b0:	add	x8, x8, #0x300
  4135b4:	str	wzr, [sp, #4828]
  4135b8:	str	wzr, [sp, #4820]
  4135bc:	str	x8, [sp, #408]
  4135c0:	ldr	x8, [sp, #416]
  4135c4:	str	x8, [sp, #5672]
  4135c8:	str	x8, [sp, #5664]
  4135cc:	ldr	x8, [sp, #408]
  4135d0:	str	x8, [sp, #4856]
  4135d4:	str	x8, [sp, #4848]
  4135d8:	ldr	x8, [sp, #560]
  4135dc:	str	x8, [sp, #4840]
  4135e0:	stur	wzr, [x29, #-12]
  4135e4:	stur	wzr, [x29, #-16]
  4135e8:	str	wzr, [x9]
  4135ec:	str	w10, [x11]
  4135f0:	str	x9, [sp, #400]
  4135f4:	str	x11, [sp, #392]
  4135f8:	str	x12, [sp, #384]
  4135fc:	str	x13, [sp, #376]
  413600:	str	x14, [sp, #368]
  413604:	str	x15, [sp, #360]
  413608:	str	x16, [sp, #352]
  41360c:	str	x17, [sp, #344]
  413610:	str	x18, [sp, #336]
  413614:	str	x0, [sp, #328]
  413618:	str	x1, [sp, #320]
  41361c:	str	x2, [sp, #312]
  413620:	str	x3, [sp, #304]
  413624:	str	x4, [sp, #296]
  413628:	str	x5, [sp, #288]
  41362c:	str	x6, [sp, #280]
  413630:	str	x7, [sp, #272]
  413634:	str	x19, [sp, #264]
  413638:	str	x20, [sp, #256]
  41363c:	str	x21, [sp, #248]
  413640:	str	x22, [sp, #240]
  413644:	str	x23, [sp, #232]
  413648:	str	x24, [sp, #224]
  41364c:	str	x25, [sp, #216]
  413650:	str	x26, [sp, #208]
  413654:	str	x27, [sp, #200]
  413658:	str	x28, [sp, #192]
  41365c:	str	x30, [sp, #184]
  413660:	b	413670 <ferror@plt+0x11920>
  413664:	ldr	x8, [sp, #5664]
  413668:	add	x8, x8, #0x2
  41366c:	str	x8, [sp, #5664]
  413670:	ldur	w8, [x29, #-12]
  413674:	ldr	x9, [sp, #5664]
  413678:	strh	w8, [x9]
  41367c:	ldr	x9, [sp, #5672]
  413680:	ldr	x10, [sp, #4840]
  413684:	mov	x11, #0x2                   	// #2
  413688:	mul	x10, x11, x10
  41368c:	add	x9, x9, x10
  413690:	mov	x10, #0xfffffffffffffffe    	// #-2
  413694:	add	x9, x9, x10
  413698:	ldr	x10, [sp, #5664]
  41369c:	cmp	x9, x10
  4136a0:	b.hi	413854 <ferror@plt+0x11b04>  // b.pmore
  4136a4:	ldr	x8, [sp, #5664]
  4136a8:	ldr	x9, [sp, #5672]
  4136ac:	subs	x8, x8, x9
  4136b0:	mov	x9, #0x2                   	// #2
  4136b4:	sdiv	x8, x8, x9
  4136b8:	add	x8, x8, #0x1
  4136bc:	str	x8, [sp, #4808]
  4136c0:	ldr	x8, [sp, #4840]
  4136c4:	mov	x9, #0x2710                	// #10000
  4136c8:	cmp	x9, x8
  4136cc:	b.hi	4136d4 <ferror@plt+0x11984>  // b.pmore
  4136d0:	b	4161b8 <ferror@plt+0x14468>
  4136d4:	ldr	x8, [sp, #4840]
  4136d8:	mov	x9, #0x2                   	// #2
  4136dc:	mul	x8, x8, x9
  4136e0:	str	x8, [sp, #4840]
  4136e4:	ldr	x8, [sp, #4840]
  4136e8:	mov	x9, #0x2710                	// #10000
  4136ec:	cmp	x9, x8
  4136f0:	b.cs	4136fc <ferror@plt+0x119ac>  // b.hs, b.nlast
  4136f4:	mov	x8, #0x2710                	// #10000
  4136f8:	str	x8, [sp, #4840]
  4136fc:	ldr	x8, [sp, #5672]
  413700:	str	x8, [sp, #4800]
  413704:	ldr	x8, [sp, #4840]
  413708:	mov	x9, #0x6                   	// #6
  41370c:	mul	x8, x8, x9
  413710:	add	x0, x8, #0x3
  413714:	bl	4019e0 <malloc@plt>
  413718:	str	x0, [sp, #4792]
  41371c:	ldr	x8, [sp, #4792]
  413720:	cbnz	x8, 413728 <ferror@plt+0x119d8>
  413724:	b	4161b8 <ferror@plt+0x14468>
  413728:	ldr	x0, [sp, #4792]
  41372c:	ldr	x1, [sp, #5672]
  413730:	ldr	x8, [sp, #4808]
  413734:	mov	x9, #0x2                   	// #2
  413738:	mul	x2, x8, x9
  41373c:	str	x9, [sp, #176]
  413740:	bl	401880 <memcpy@plt>
  413744:	ldr	x8, [sp, #4792]
  413748:	str	x8, [sp, #5672]
  41374c:	ldr	x8, [sp, #4840]
  413750:	ldr	x9, [sp, #176]
  413754:	mul	x8, x8, x9
  413758:	add	x8, x8, #0x3
  41375c:	str	x8, [sp, #4784]
  413760:	ldr	x8, [sp, #4784]
  413764:	mov	x10, #0x4                   	// #4
  413768:	udiv	x8, x8, x10
  41376c:	ldr	x10, [sp, #4792]
  413770:	mov	x11, #0x4                   	// #4
  413774:	mul	x8, x11, x8
  413778:	add	x8, x10, x8
  41377c:	str	x8, [sp, #4792]
  413780:	ldr	x0, [sp, #4792]
  413784:	ldr	x1, [sp, #4856]
  413788:	ldr	x8, [sp, #4808]
  41378c:	mov	x9, #0x4                   	// #4
  413790:	mul	x2, x8, x9
  413794:	str	x9, [sp, #168]
  413798:	bl	401880 <memcpy@plt>
  41379c:	ldr	x8, [sp, #4792]
  4137a0:	str	x8, [sp, #4856]
  4137a4:	ldr	x8, [sp, #4840]
  4137a8:	ldr	x9, [sp, #168]
  4137ac:	mul	x8, x8, x9
  4137b0:	add	x8, x8, #0x3
  4137b4:	str	x8, [sp, #4776]
  4137b8:	ldr	x8, [sp, #4776]
  4137bc:	udiv	x8, x8, x9
  4137c0:	ldr	x10, [sp, #4792]
  4137c4:	mov	x11, #0x4                   	// #4
  4137c8:	mul	x8, x11, x8
  4137cc:	add	x8, x10, x8
  4137d0:	str	x8, [sp, #4792]
  4137d4:	ldr	x8, [sp, #4800]
  4137d8:	add	x9, sp, #0x1, lsl #12
  4137dc:	add	x9, x9, #0x630
  4137e0:	cmp	x8, x9
  4137e4:	b.eq	4137f0 <ferror@plt+0x11aa0>  // b.none
  4137e8:	ldr	x0, [sp, #4800]
  4137ec:	bl	401b80 <free@plt>
  4137f0:	ldr	x8, [sp, #5672]
  4137f4:	ldr	x9, [sp, #4808]
  4137f8:	mov	x10, #0x2                   	// #2
  4137fc:	mul	x9, x10, x9
  413800:	add	x8, x8, x9
  413804:	mov	x9, #0xfffffffffffffffe    	// #-2
  413808:	add	x8, x8, x9
  41380c:	str	x8, [sp, #5664]
  413810:	ldr	x8, [sp, #4856]
  413814:	ldr	x11, [sp, #4808]
  413818:	mov	x12, #0x4                   	// #4
  41381c:	mul	x11, x12, x11
  413820:	add	x8, x8, x11
  413824:	mov	x11, #0xfffffffffffffffc    	// #-4
  413828:	add	x8, x8, x11
  41382c:	str	x8, [sp, #4848]
  413830:	ldr	x8, [sp, #5672]
  413834:	ldr	x11, [sp, #4840]
  413838:	mul	x10, x10, x11
  41383c:	add	x8, x8, x10
  413840:	add	x8, x8, x9
  413844:	ldr	x9, [sp, #5664]
  413848:	cmp	x8, x9
  41384c:	b.hi	413854 <ferror@plt+0x11b04>  // b.pmore
  413850:	b	4161ac <ferror@plt+0x1445c>
  413854:	ldur	w8, [x29, #-12]
  413858:	cmp	w8, #0x3
  41385c:	b.ne	413864 <ferror@plt+0x11b14>  // b.any
  413860:	b	4161a4 <ferror@plt+0x14454>
  413864:	ldursw	x8, [x29, #-12]
  413868:	adrp	x9, 42c000 <ferror@plt+0x2a2b0>
  41386c:	add	x9, x9, #0xf7c
  413870:	ldrsh	w10, [x9, x8, lsl #1]
  413874:	str	w10, [sp, #4836]
  413878:	ldr	w10, [sp, #4836]
  41387c:	mov	w11, #0xffffffcc            	// #-52
  413880:	cmp	w10, w11
  413884:	b.ne	41388c <ferror@plt+0x11b3c>  // b.any
  413888:	b	4139cc <ferror@plt+0x11c7c>
  41388c:	ldr	x8, [sp, #392]
  413890:	ldr	w9, [x8]
  413894:	mov	w10, #0xfffffffe            	// #-2
  413898:	cmp	w9, w10
  41389c:	b.ne	4138ac <ferror@plt+0x11b5c>  // b.any
  4138a0:	bl	41c05c <ferror@plt+0x1a30c>
  4138a4:	ldr	x8, [sp, #392]
  4138a8:	str	w0, [x8]
  4138ac:	ldr	x8, [sp, #392]
  4138b0:	ldr	w9, [x8]
  4138b4:	cmp	w9, #0x0
  4138b8:	cset	w9, gt
  4138bc:	tbnz	w9, #0, 4138d0 <ferror@plt+0x11b80>
  4138c0:	str	wzr, [sp, #4828]
  4138c4:	ldr	x8, [sp, #392]
  4138c8:	str	wzr, [x8]
  4138cc:	b	413908 <ferror@plt+0x11bb8>
  4138d0:	ldr	x8, [sp, #392]
  4138d4:	ldr	w9, [x8]
  4138d8:	cmp	w9, #0x12e
  4138dc:	b.hi	4138f8 <ferror@plt+0x11ba8>  // b.pmore
  4138e0:	ldr	x8, [sp, #392]
  4138e4:	ldrsw	x9, [x8]
  4138e8:	ldr	x10, [sp, #384]
  4138ec:	ldrb	w11, [x10, x9]
  4138f0:	str	w11, [sp, #164]
  4138f4:	b	413900 <ferror@plt+0x11bb0>
  4138f8:	mov	w8, #0x2                   	// #2
  4138fc:	str	w8, [sp, #164]
  413900:	ldr	w8, [sp, #164]
  413904:	str	w8, [sp, #4828]
  413908:	ldr	w8, [sp, #4828]
  41390c:	ldr	w9, [sp, #4836]
  413910:	add	w8, w9, w8
  413914:	str	w8, [sp, #4836]
  413918:	ldr	w8, [sp, #4836]
  41391c:	cmp	w8, #0x0
  413920:	cset	w8, lt  // lt = tstop
  413924:	tbnz	w8, #0, 413950 <ferror@plt+0x11c00>
  413928:	ldr	w8, [sp, #4836]
  41392c:	mov	w9, #0xa1                  	// #161
  413930:	cmp	w9, w8
  413934:	b.lt	413950 <ferror@plt+0x11c00>  // b.tstop
  413938:	ldrsw	x8, [sp, #4836]
  41393c:	ldr	x9, [sp, #376]
  413940:	ldrsb	w10, [x9, x8]
  413944:	ldr	w11, [sp, #4828]
  413948:	cmp	w10, w11
  41394c:	b.eq	413954 <ferror@plt+0x11c04>  // b.none
  413950:	b	4139cc <ferror@plt+0x11c7c>
  413954:	ldrsw	x8, [sp, #4836]
  413958:	ldr	x9, [sp, #368]
  41395c:	ldrsh	w10, [x9, x8, lsl #1]
  413960:	str	w10, [sp, #4836]
  413964:	ldr	w10, [sp, #4836]
  413968:	cmp	w10, #0x0
  41396c:	cset	w10, gt
  413970:	tbnz	w10, #0, 413988 <ferror@plt+0x11c38>
  413974:	ldr	w8, [sp, #4836]
  413978:	mov	w9, wzr
  41397c:	subs	w8, w9, w8
  413980:	str	w8, [sp, #4836]
  413984:	b	4139ec <ferror@plt+0x11c9c>
  413988:	ldur	w8, [x29, #-16]
  41398c:	cbz	w8, 41399c <ferror@plt+0x11c4c>
  413990:	ldur	w8, [x29, #-16]
  413994:	subs	w8, w8, #0x1
  413998:	stur	w8, [x29, #-16]
  41399c:	mov	w8, #0xfffffffe            	// #-2
  4139a0:	ldr	x9, [sp, #392]
  4139a4:	str	w8, [x9]
  4139a8:	ldr	w8, [sp, #4836]
  4139ac:	stur	w8, [x29, #-12]
  4139b0:	ldr	x10, [sp, #360]
  4139b4:	ldr	w8, [x10]
  4139b8:	ldr	x11, [sp, #4848]
  4139bc:	add	x12, x11, #0x4
  4139c0:	str	x12, [sp, #4848]
  4139c4:	str	w8, [x11, #4]
  4139c8:	b	413664 <ferror@plt+0x11914>
  4139cc:	ldursw	x8, [x29, #-12]
  4139d0:	adrp	x9, 42d000 <ferror@plt+0x2b2b0>
  4139d4:	add	x9, x9, #0x3aa
  4139d8:	ldrb	w10, [x9, x8]
  4139dc:	str	w10, [sp, #4836]
  4139e0:	ldr	w10, [sp, #4836]
  4139e4:	cbnz	w10, 4139ec <ferror@plt+0x11c9c>
  4139e8:	b	415fb0 <ferror@plt+0x14260>
  4139ec:	ldrsw	x8, [sp, #4836]
  4139f0:	adrp	x9, 42d000 <ferror@plt+0x2b2b0>
  4139f4:	add	x9, x9, #0x436
  4139f8:	ldrb	w10, [x9, x8]
  4139fc:	str	w10, [sp, #4820]
  413a00:	ldr	x8, [sp, #4848]
  413a04:	ldr	w10, [sp, #4820]
  413a08:	mov	w11, #0x1                   	// #1
  413a0c:	subs	w10, w11, w10
  413a10:	ldr	w10, [x8, w10, sxtw #2]
  413a14:	str	w10, [sp, #4824]
  413a18:	ldr	w10, [sp, #4836]
  413a1c:	subs	w10, w10, #0x2
  413a20:	mov	w8, w10
  413a24:	ubfx	x8, x8, #0, #32
  413a28:	cmp	x8, #0x5f
  413a2c:	str	x8, [sp, #152]
  413a30:	b.hi	415ec4 <ferror@plt+0x14174>  // b.pmore
  413a34:	adrp	x8, 42c000 <ferror@plt+0x2a2b0>
  413a38:	add	x8, x8, #0xdfc
  413a3c:	ldr	x11, [sp, #152]
  413a40:	ldrsw	x10, [x8, x11, lsl #2]
  413a44:	add	x9, x8, x10
  413a48:	br	x9
  413a4c:	bl	4028b4 <ferror@plt+0xb64>
  413a50:	ldr	x8, [sp, #456]
  413a54:	str	w0, [x8]
  413a58:	ldr	w0, [x8]
  413a5c:	bl	402c68 <ferror@plt+0xf18>
  413a60:	ldr	x8, [sp, #456]
  413a64:	ldr	w9, [x8]
  413a68:	mov	w10, wzr
  413a6c:	subs	w0, w10, w9
  413a70:	str	w10, [sp, #148]
  413a74:	bl	411db8 <ferror@plt+0x10068>
  413a78:	str	w0, [sp, #4772]
  413a7c:	ldr	x8, [sp, #344]
  413a80:	ldr	w9, [x8]
  413a84:	adrp	x11, 464000 <stdin@@GLIBC_2.17+0x12f0>
  413a88:	add	x11, x11, #0x1a8
  413a8c:	str	w9, [x11]
  413a90:	ldr	w0, [sp, #4772]
  413a94:	ldr	w1, [sp, #148]
  413a98:	ldr	w2, [sp, #148]
  413a9c:	ldr	w3, [sp, #148]
  413aa0:	ldr	w4, [sp, #148]
  413aa4:	bl	4127e0 <ferror@plt+0x10a90>
  413aa8:	mov	w9, #0x1                   	// #1
  413aac:	ldr	x8, [sp, #280]
  413ab0:	str	w9, [x8]
  413ab4:	ldr	x8, [sp, #280]
  413ab8:	ldr	w9, [x8]
  413abc:	ldr	x10, [sp, #464]
  413ac0:	ldr	w11, [x10]
  413ac4:	cmp	w9, w11
  413ac8:	b.gt	413b10 <ferror@plt+0x11dc0>
  413acc:	ldr	x8, [sp, #448]
  413ad0:	ldr	x9, [x8]
  413ad4:	ldr	x10, [sp, #280]
  413ad8:	ldrsw	x11, [x10]
  413adc:	ldr	w0, [x9, x11, lsl #2]
  413ae0:	ldr	w1, [sp, #4772]
  413ae4:	bl	412cc8 <ferror@plt+0x10f78>
  413ae8:	ldr	x8, [sp, #448]
  413aec:	ldr	x9, [x8]
  413af0:	ldr	x10, [sp, #280]
  413af4:	ldrsw	x11, [x10]
  413af8:	str	w0, [x9, x11, lsl #2]
  413afc:	ldr	x8, [sp, #280]
  413b00:	ldr	w9, [x8]
  413b04:	add	w9, w9, #0x1
  413b08:	str	w9, [x8]
  413b0c:	b	413ab4 <ferror@plt+0x11d64>
  413b10:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  413b14:	add	x8, x8, #0x9ac
  413b18:	ldr	w9, [x8]
  413b1c:	cbz	w9, 413b30 <ferror@plt+0x11de0>
  413b20:	adrp	x0, 42d000 <ferror@plt+0x2b2b0>
  413b24:	add	x0, x0, #0x5d7
  413b28:	bl	40ffe4 <ferror@plt+0xe294>
  413b2c:	b	413b3c <ferror@plt+0x11dec>
  413b30:	adrp	x0, 434000 <ferror@plt+0x322b0>
  413b34:	add	x0, x0, #0x271
  413b38:	bl	40ffe4 <ferror@plt+0xe294>
  413b3c:	adrp	x0, 42d000 <ferror@plt+0x2b2b0>
  413b40:	add	x0, x0, #0x5ff
  413b44:	bl	40ffe4 <ferror@plt+0xe294>
  413b48:	b	415ec4 <ferror@plt+0x14174>
  413b4c:	adrp	x0, 42d000 <ferror@plt+0x2b2b0>
  413b50:	add	x0, x0, #0x60e
  413b54:	mov	w8, wzr
  413b58:	mov	w1, w8
  413b5c:	bl	418f28 <ferror@plt+0x171d8>
  413b60:	b	415ec4 <ferror@plt+0x14174>
  413b64:	adrp	x0, 42d000 <ferror@plt+0x2b2b0>
  413b68:	add	x0, x0, #0x616
  413b6c:	bl	401d10 <gettext@plt>
  413b70:	bl	4162f8 <ferror@plt+0x145a8>
  413b74:	b	415ec4 <ferror@plt+0x14174>
  413b78:	bl	40ea94 <ferror@plt+0xcd44>
  413b7c:	ldr	x8, [sp, #464]
  413b80:	ldr	w9, [x8]
  413b84:	add	w0, w9, #0x1
  413b88:	mov	x1, #0x4                   	// #4
  413b8c:	bl	41018c <ferror@plt+0xe43c>
  413b90:	ldr	x8, [sp, #472]
  413b94:	str	x0, [x8]
  413b98:	ldr	x10, [sp, #480]
  413b9c:	str	wzr, [x10]
  413ba0:	b	415ec4 <ferror@plt+0x14174>
  413ba4:	ldr	x8, [sp, #424]
  413ba8:	str	wzr, [x8]
  413bac:	b	415ec4 <ferror@plt+0x14174>
  413bb0:	mov	w8, #0x1                   	// #1
  413bb4:	ldr	x9, [sp, #424]
  413bb8:	str	w8, [x9]
  413bbc:	b	415ec4 <ferror@plt+0x14174>
  413bc0:	ldr	x8, [sp, #424]
  413bc4:	ldr	w1, [x8]
  413bc8:	ldr	x0, [sp, #496]
  413bcc:	bl	418f28 <ferror@plt+0x171d8>
  413bd0:	b	415ec4 <ferror@plt+0x14174>
  413bd4:	ldr	x8, [sp, #424]
  413bd8:	ldr	w1, [x8]
  413bdc:	ldr	x0, [sp, #496]
  413be0:	bl	418f28 <ferror@plt+0x171d8>
  413be4:	b	415ec4 <ferror@plt+0x14174>
  413be8:	adrp	x0, 42d000 <ferror@plt+0x2b2b0>
  413bec:	add	x0, x0, #0x639
  413bf0:	bl	401d10 <gettext@plt>
  413bf4:	bl	4162f8 <ferror@plt+0x145a8>
  413bf8:	b	415ec4 <ferror@plt+0x14174>
  413bfc:	ldr	x0, [sp, #496]
  413c00:	bl	4100f8 <ferror@plt+0xe3a8>
  413c04:	adrp	x8, 462000 <ferror@plt+0x602b0>
  413c08:	add	x8, x8, #0xe60
  413c0c:	str	x0, [x8]
  413c10:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  413c14:	add	x8, x8, #0xc68
  413c18:	mov	w9, #0x1                   	// #1
  413c1c:	str	w9, [x8]
  413c20:	b	415ec4 <ferror@plt+0x14174>
  413c24:	ldr	x0, [sp, #496]
  413c28:	bl	4100f8 <ferror@plt+0xe3a8>
  413c2c:	adrp	x8, 462000 <ferror@plt+0x602b0>
  413c30:	add	x8, x8, #0xe70
  413c34:	str	x0, [x8]
  413c38:	b	415ec4 <ferror@plt+0x14174>
  413c3c:	ldr	x0, [sp, #496]
  413c40:	bl	4100f8 <ferror@plt+0xe3a8>
  413c44:	ldr	x8, [sp, #432]
  413c48:	str	x0, [x8]
  413c4c:	ldr	x0, [x8]
  413c50:	mov	w1, #0x5b                  	// #91
  413c54:	bl	401bc0 <strchr@plt>
  413c58:	cbnz	x0, 413c70 <ferror@plt+0x11f20>
  413c5c:	ldr	x8, [sp, #432]
  413c60:	ldr	x0, [x8]
  413c64:	mov	w1, #0x5d                  	// #93
  413c68:	bl	401bc0 <strchr@plt>
  413c6c:	cbz	x0, 413c80 <ferror@plt+0x11f30>
  413c70:	adrp	x0, 42d000 <ferror@plt+0x2b2b0>
  413c74:	add	x0, x0, #0x652
  413c78:	bl	401d10 <gettext@plt>
  413c7c:	bl	410880 <ferror@plt+0xeb30>
  413c80:	b	415ec4 <ferror@plt+0x14174>
  413c84:	ldr	x0, [sp, #496]
  413c88:	bl	4100f8 <ferror@plt+0xe3a8>
  413c8c:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  413c90:	add	x8, x8, #0xa78
  413c94:	str	x0, [x8]
  413c98:	b	415ec4 <ferror@plt+0x14174>
  413c9c:	ldr	x0, [sp, #496]
  413ca0:	bl	4100f8 <ferror@plt+0xe3a8>
  413ca4:	adrp	x8, 462000 <ferror@plt+0x602b0>
  413ca8:	add	x8, x8, #0xe68
  413cac:	str	x0, [x8]
  413cb0:	b	415ec4 <ferror@plt+0x14174>
  413cb4:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  413cb8:	add	x8, x8, #0xc4c
  413cbc:	mov	w9, #0x1                   	// #1
  413cc0:	strb	w9, [x8]
  413cc4:	ldr	x0, [sp, #496]
  413cc8:	bl	4100f8 <ferror@plt+0xe3a8>
  413ccc:	adrp	x8, 462000 <ferror@plt+0x602b0>
  413cd0:	add	x8, x8, #0xe78
  413cd4:	str	x0, [x8]
  413cd8:	b	415ec4 <ferror@plt+0x14174>
  413cdc:	ldr	x8, [sp, #4848]
  413ce0:	ldur	w9, [x8, #-12]
  413ce4:	ldr	x8, [sp, #480]
  413ce8:	str	w9, [x8]
  413cec:	b	415ec4 <ferror@plt+0x14174>
  413cf0:	ldr	x8, [sp, #4848]
  413cf4:	ldur	w9, [x8, #-12]
  413cf8:	ldr	x8, [sp, #480]
  413cfc:	str	w9, [x8]
  413d00:	b	415ec4 <ferror@plt+0x14174>
  413d04:	ldr	x8, [sp, #208]
  413d08:	str	wzr, [x8]
  413d0c:	ldr	x9, [sp, #512]
  413d10:	str	wzr, [x9]
  413d14:	ldr	x10, [sp, #184]
  413d18:	str	wzr, [x10]
  413d1c:	ldr	x11, [sp, #336]
  413d20:	str	wzr, [x11]
  413d24:	ldr	x12, [sp, #544]
  413d28:	str	wzr, [x12]
  413d2c:	ldr	x13, [sp, #520]
  413d30:	str	wzr, [x13]
  413d34:	mov	w14, #0x1                   	// #1
  413d38:	ldr	x15, [sp, #536]
  413d3c:	str	w14, [x15]
  413d40:	adrp	x16, 464000 <stdin@@GLIBC_2.17+0x12f0>
  413d44:	add	x16, x16, #0xa40
  413d48:	ldr	w17, [x16]
  413d4c:	ldr	x16, [sp, #504]
  413d50:	str	w17, [x16]
  413d54:	adrp	x18, 467000 <stdin@@GLIBC_2.17+0x42f0>
  413d58:	add	x18, x18, #0x598
  413d5c:	str	w14, [x18]
  413d60:	bl	413234 <ferror@plt+0x114e4>
  413d64:	b	415ec4 <ferror@plt+0x14174>
  413d68:	ldr	x8, [sp, #4848]
  413d6c:	ldr	w9, [x8]
  413d70:	ldr	x8, [sp, #456]
  413d74:	str	w9, [x8]
  413d78:	ldr	w0, [x8]
  413d7c:	ldr	x10, [sp, #512]
  413d80:	ldr	w1, [x10]
  413d84:	ldr	x11, [sp, #544]
  413d88:	ldr	w2, [x11]
  413d8c:	ldr	x12, [sp, #520]
  413d90:	ldr	w3, [x12]
  413d94:	ldr	x13, [sp, #504]
  413d98:	ldr	w4, [x13]
  413d9c:	bl	4127e0 <ferror@plt+0x10a90>
  413da0:	ldr	x8, [sp, #480]
  413da4:	ldr	w9, [x8]
  413da8:	cmp	w9, #0x0
  413dac:	cset	w9, le
  413db0:	tbnz	w9, #0, 413e3c <ferror@plt+0x120ec>
  413db4:	mov	w8, #0x1                   	// #1
  413db8:	ldr	x9, [sp, #280]
  413dbc:	str	w8, [x9]
  413dc0:	ldr	x8, [sp, #280]
  413dc4:	ldr	w9, [x8]
  413dc8:	ldr	x10, [sp, #480]
  413dcc:	ldr	w11, [x10]
  413dd0:	cmp	w9, w11
  413dd4:	b.gt	413e38 <ferror@plt+0x120e8>
  413dd8:	ldr	x8, [sp, #440]
  413ddc:	ldr	x9, [x8]
  413de0:	ldr	x10, [sp, #472]
  413de4:	ldr	x11, [x10]
  413de8:	ldr	x12, [sp, #280]
  413dec:	ldrsw	x13, [x12]
  413df0:	ldrsw	x11, [x11, x13, lsl #2]
  413df4:	ldr	w0, [x9, x11, lsl #2]
  413df8:	ldr	x9, [sp, #456]
  413dfc:	ldr	w1, [x9]
  413e00:	bl	412cc8 <ferror@plt+0x10f78>
  413e04:	ldr	x8, [sp, #440]
  413e08:	ldr	x9, [x8]
  413e0c:	ldr	x10, [sp, #472]
  413e10:	ldr	x11, [x10]
  413e14:	ldr	x12, [sp, #280]
  413e18:	ldrsw	x13, [x12]
  413e1c:	ldrsw	x11, [x11, x13, lsl #2]
  413e20:	str	w0, [x9, x11, lsl #2]
  413e24:	ldr	x8, [sp, #280]
  413e28:	ldr	w9, [x8]
  413e2c:	add	w9, w9, #0x1
  413e30:	str	w9, [x8]
  413e34:	b	413dc0 <ferror@plt+0x12070>
  413e38:	b	413ec4 <ferror@plt+0x12174>
  413e3c:	mov	w8, #0x1                   	// #1
  413e40:	ldr	x9, [sp, #280]
  413e44:	str	w8, [x9]
  413e48:	ldr	x8, [sp, #280]
  413e4c:	ldr	w9, [x8]
  413e50:	ldr	x10, [sp, #464]
  413e54:	ldr	w11, [x10]
  413e58:	cmp	w9, w11
  413e5c:	b.gt	413ec4 <ferror@plt+0x12174>
  413e60:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  413e64:	add	x8, x8, #0xa98
  413e68:	ldr	x8, [x8]
  413e6c:	ldr	x9, [sp, #280]
  413e70:	ldrsw	x10, [x9]
  413e74:	ldr	w11, [x8, x10, lsl #2]
  413e78:	cbnz	w11, 413eb0 <ferror@plt+0x12160>
  413e7c:	ldr	x8, [sp, #440]
  413e80:	ldr	x9, [x8]
  413e84:	ldr	x10, [sp, #280]
  413e88:	ldrsw	x11, [x10]
  413e8c:	ldr	w0, [x9, x11, lsl #2]
  413e90:	ldr	x9, [sp, #456]
  413e94:	ldr	w1, [x9]
  413e98:	bl	412cc8 <ferror@plt+0x10f78>
  413e9c:	ldr	x8, [sp, #440]
  413ea0:	ldr	x9, [x8]
  413ea4:	ldr	x10, [sp, #280]
  413ea8:	ldrsw	x11, [x10]
  413eac:	str	w0, [x9, x11, lsl #2]
  413eb0:	ldr	x8, [sp, #280]
  413eb4:	ldr	w9, [x8]
  413eb8:	add	w9, w9, #0x1
  413ebc:	str	w9, [x8]
  413ec0:	b	413e48 <ferror@plt+0x120f8>
  413ec4:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  413ec8:	add	x8, x8, #0xc48
  413ecc:	ldr	w9, [x8]
  413ed0:	cbnz	w9, 413f04 <ferror@plt+0x121b4>
  413ed4:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  413ed8:	add	x8, x8, #0xc48
  413edc:	mov	w9, #0x1                   	// #1
  413ee0:	str	w9, [x8]
  413ee4:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  413ee8:	add	x8, x8, #0xc40
  413eec:	ldr	w9, [x8]
  413ef0:	cmp	w9, #0x1
  413ef4:	b.le	413f04 <ferror@plt+0x121b4>
  413ef8:	adrp	x0, 42d000 <ferror@plt+0x2b2b0>
  413efc:	add	x0, x0, #0x671
  413f00:	bl	41632c <ferror@plt+0x145dc>
  413f04:	b	415ec4 <ferror@plt+0x14174>
  413f08:	ldr	x8, [sp, #4848]
  413f0c:	ldr	w9, [x8]
  413f10:	ldr	x8, [sp, #456]
  413f14:	str	w9, [x8]
  413f18:	ldr	w0, [x8]
  413f1c:	ldr	x10, [sp, #512]
  413f20:	ldr	w1, [x10]
  413f24:	ldr	x11, [sp, #544]
  413f28:	ldr	w2, [x11]
  413f2c:	ldr	x12, [sp, #520]
  413f30:	ldr	w3, [x12]
  413f34:	ldr	x13, [sp, #504]
  413f38:	ldr	w4, [x13]
  413f3c:	bl	4127e0 <ferror@plt+0x10a90>
  413f40:	ldr	x8, [sp, #480]
  413f44:	ldr	w9, [x8]
  413f48:	cmp	w9, #0x0
  413f4c:	cset	w9, le
  413f50:	tbnz	w9, #0, 413fdc <ferror@plt+0x1228c>
  413f54:	mov	w8, #0x1                   	// #1
  413f58:	ldr	x9, [sp, #280]
  413f5c:	str	w8, [x9]
  413f60:	ldr	x8, [sp, #280]
  413f64:	ldr	w9, [x8]
  413f68:	ldr	x10, [sp, #480]
  413f6c:	ldr	w11, [x10]
  413f70:	cmp	w9, w11
  413f74:	b.gt	413fd8 <ferror@plt+0x12288>
  413f78:	ldr	x8, [sp, #448]
  413f7c:	ldr	x9, [x8]
  413f80:	ldr	x10, [sp, #472]
  413f84:	ldr	x11, [x10]
  413f88:	ldr	x12, [sp, #280]
  413f8c:	ldrsw	x13, [x12]
  413f90:	ldrsw	x11, [x11, x13, lsl #2]
  413f94:	ldr	w0, [x9, x11, lsl #2]
  413f98:	ldr	x9, [sp, #456]
  413f9c:	ldr	w1, [x9]
  413fa0:	bl	412cc8 <ferror@plt+0x10f78>
  413fa4:	ldr	x8, [sp, #448]
  413fa8:	ldr	x9, [x8]
  413fac:	ldr	x10, [sp, #472]
  413fb0:	ldr	x11, [x10]
  413fb4:	ldr	x12, [sp, #280]
  413fb8:	ldrsw	x13, [x12]
  413fbc:	ldrsw	x11, [x11, x13, lsl #2]
  413fc0:	str	w0, [x9, x11, lsl #2]
  413fc4:	ldr	x8, [sp, #280]
  413fc8:	ldr	w9, [x8]
  413fcc:	add	w9, w9, #0x1
  413fd0:	str	w9, [x8]
  413fd4:	b	413f60 <ferror@plt+0x12210>
  413fd8:	b	414064 <ferror@plt+0x12314>
  413fdc:	mov	w8, #0x1                   	// #1
  413fe0:	ldr	x9, [sp, #280]
  413fe4:	str	w8, [x9]
  413fe8:	ldr	x8, [sp, #280]
  413fec:	ldr	w9, [x8]
  413ff0:	ldr	x10, [sp, #464]
  413ff4:	ldr	w11, [x10]
  413ff8:	cmp	w9, w11
  413ffc:	b.gt	414064 <ferror@plt+0x12314>
  414000:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  414004:	add	x8, x8, #0xa98
  414008:	ldr	x8, [x8]
  41400c:	ldr	x9, [sp, #280]
  414010:	ldrsw	x10, [x9]
  414014:	ldr	w11, [x8, x10, lsl #2]
  414018:	cbnz	w11, 414050 <ferror@plt+0x12300>
  41401c:	ldr	x8, [sp, #448]
  414020:	ldr	x9, [x8]
  414024:	ldr	x10, [sp, #280]
  414028:	ldrsw	x11, [x10]
  41402c:	ldr	w0, [x9, x11, lsl #2]
  414030:	ldr	x9, [sp, #456]
  414034:	ldr	w1, [x9]
  414038:	bl	412cc8 <ferror@plt+0x10f78>
  41403c:	ldr	x8, [sp, #448]
  414040:	ldr	x9, [x8]
  414044:	ldr	x10, [sp, #280]
  414048:	ldrsw	x11, [x10]
  41404c:	str	w0, [x9, x11, lsl #2]
  414050:	ldr	x8, [sp, #280]
  414054:	ldr	w9, [x8]
  414058:	add	w9, w9, #0x1
  41405c:	str	w9, [x8]
  414060:	b	413fe8 <ferror@plt+0x12298>
  414064:	b	415ec4 <ferror@plt+0x14174>
  414068:	ldr	x8, [sp, #480]
  41406c:	ldr	w9, [x8]
  414070:	cmp	w9, #0x0
  414074:	cset	w9, le
  414078:	tbnz	w9, #0, 414084 <ferror@plt+0x12334>
  41407c:	bl	41635c <ferror@plt+0x1460c>
  414080:	b	41411c <ferror@plt+0x123cc>
  414084:	mov	w8, #0x1                   	// #1
  414088:	ldr	x9, [sp, #280]
  41408c:	str	w8, [x9]
  414090:	ldr	x8, [sp, #280]
  414094:	ldr	w9, [x8]
  414098:	ldr	x10, [sp, #464]
  41409c:	ldr	w11, [x10]
  4140a0:	cmp	w9, w11
  4140a4:	b.gt	4140fc <ferror@plt+0x123ac>
  4140a8:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  4140ac:	add	x8, x8, #0xac8
  4140b0:	ldr	x8, [x8]
  4140b4:	ldr	x9, [sp, #280]
  4140b8:	ldrsw	x10, [x9]
  4140bc:	ldr	w11, [x8, x10, lsl #2]
  4140c0:	cbnz	w11, 4140e8 <ferror@plt+0x12398>
  4140c4:	ldr	x8, [sp, #280]
  4140c8:	ldr	w9, [x8]
  4140cc:	ldr	x10, [sp, #472]
  4140d0:	ldr	x11, [x10]
  4140d4:	ldr	x12, [sp, #480]
  4140d8:	ldr	w13, [x12]
  4140dc:	add	w13, w13, #0x1
  4140e0:	str	w13, [x12]
  4140e4:	str	w9, [x11, w13, sxtw #2]
  4140e8:	ldr	x8, [sp, #280]
  4140ec:	ldr	w9, [x8]
  4140f0:	add	w9, w9, #0x1
  4140f4:	str	w9, [x8]
  4140f8:	b	414090 <ferror@plt+0x12340>
  4140fc:	ldr	x8, [sp, #480]
  414100:	ldr	w9, [x8]
  414104:	cbnz	w9, 414118 <ferror@plt+0x123c8>
  414108:	adrp	x0, 42d000 <ferror@plt+0x2b2b0>
  41410c:	add	x0, x0, #0x6a1
  414110:	bl	4164f0 <ferror@plt+0x147a0>
  414114:	b	41411c <ferror@plt+0x123cc>
  414118:	bl	41635c <ferror@plt+0x1460c>
  41411c:	b	415ec4 <ferror@plt+0x14174>
  414120:	adrp	x0, 42d000 <ferror@plt+0x2b2b0>
  414124:	add	x0, x0, #0x6d1
  414128:	bl	401d10 <gettext@plt>
  41412c:	bl	4162f8 <ferror@plt+0x145a8>
  414130:	b	415ec4 <ferror@plt+0x14174>
  414134:	ldr	x8, [sp, #480]
  414138:	ldr	w9, [x8]
  41413c:	str	w9, [sp, #4824]
  414140:	b	415ec4 <ferror@plt+0x14174>
  414144:	ldr	x8, [sp, #4848]
  414148:	ldur	w9, [x8, #-8]
  41414c:	str	w9, [sp, #4824]
  414150:	b	415ec4 <ferror@plt+0x14174>
  414154:	ldr	x8, [sp, #480]
  414158:	ldr	w9, [x8]
  41415c:	str	w9, [sp, #4824]
  414160:	mov	w9, #0x1                   	// #1
  414164:	ldr	x10, [sp, #280]
  414168:	str	w9, [x10]
  41416c:	ldr	x8, [sp, #280]
  414170:	ldr	w9, [x8]
  414174:	ldr	x10, [sp, #464]
  414178:	ldr	w11, [x10]
  41417c:	cmp	w9, w11
  414180:	b.gt	414220 <ferror@plt+0x124d0>
  414184:	mov	w8, #0x1                   	// #1
  414188:	str	w8, [sp, #4768]
  41418c:	ldr	w8, [sp, #4768]
  414190:	ldr	x9, [sp, #480]
  414194:	ldr	w10, [x9]
  414198:	cmp	w8, w10
  41419c:	b.gt	4141d4 <ferror@plt+0x12484>
  4141a0:	ldr	x8, [sp, #472]
  4141a4:	ldr	x9, [x8]
  4141a8:	ldrsw	x10, [sp, #4768]
  4141ac:	ldr	w11, [x9, x10, lsl #2]
  4141b0:	ldr	x9, [sp, #280]
  4141b4:	ldr	w12, [x9]
  4141b8:	cmp	w11, w12
  4141bc:	b.ne	4141c4 <ferror@plt+0x12474>  // b.any
  4141c0:	b	4141d4 <ferror@plt+0x12484>
  4141c4:	ldr	w8, [sp, #4768]
  4141c8:	add	w8, w8, #0x1
  4141cc:	str	w8, [sp, #4768]
  4141d0:	b	41418c <ferror@plt+0x1243c>
  4141d4:	ldr	w8, [sp, #4768]
  4141d8:	ldr	x9, [sp, #480]
  4141dc:	ldr	w10, [x9]
  4141e0:	cmp	w8, w10
  4141e4:	b.le	41420c <ferror@plt+0x124bc>
  4141e8:	ldr	x8, [sp, #280]
  4141ec:	ldr	w9, [x8]
  4141f0:	ldr	x10, [sp, #472]
  4141f4:	ldr	x11, [x10]
  4141f8:	ldr	x12, [sp, #480]
  4141fc:	ldr	w13, [x12]
  414200:	add	w13, w13, #0x1
  414204:	str	w13, [x12]
  414208:	str	w9, [x11, w13, sxtw #2]
  41420c:	ldr	x8, [sp, #280]
  414210:	ldr	w9, [x8]
  414214:	add	w9, w9, #0x1
  414218:	str	w9, [x8]
  41421c:	b	41416c <ferror@plt+0x1241c>
  414220:	b	415ec4 <ferror@plt+0x14174>
  414224:	ldr	x8, [sp, #480]
  414228:	ldr	w9, [x8]
  41422c:	str	w9, [sp, #4824]
  414230:	b	415ec4 <ferror@plt+0x14174>
  414234:	adrp	x0, 42d000 <ferror@plt+0x2b2b0>
  414238:	add	x0, x0, #0x639
  41423c:	bl	401d10 <gettext@plt>
  414240:	bl	4162f8 <ferror@plt+0x145a8>
  414244:	b	415ec4 <ferror@plt+0x14174>
  414248:	ldr	x0, [sp, #496]
  41424c:	bl	419064 <ferror@plt+0x17314>
  414250:	ldr	x8, [sp, #488]
  414254:	str	w0, [x8]
  414258:	cbnz	w0, 414270 <ferror@plt+0x12520>
  41425c:	adrp	x0, 42d000 <ferror@plt+0x2b2b0>
  414260:	add	x0, x0, #0x6e3
  414264:	ldr	x1, [sp, #496]
  414268:	bl	416520 <ferror@plt+0x147d0>
  41426c:	b	41433c <ferror@plt+0x125ec>
  414270:	mov	w8, #0x1                   	// #1
  414274:	ldr	x9, [sp, #280]
  414278:	str	w8, [x9]
  41427c:	ldr	x8, [sp, #280]
  414280:	ldr	w9, [x8]
  414284:	ldr	x10, [sp, #480]
  414288:	ldr	w11, [x10]
  41428c:	cmp	w9, w11
  414290:	b.gt	414300 <ferror@plt+0x125b0>
  414294:	ldr	x8, [sp, #472]
  414298:	ldr	x9, [x8]
  41429c:	ldr	x10, [sp, #280]
  4142a0:	ldrsw	x11, [x10]
  4142a4:	ldr	w12, [x9, x11, lsl #2]
  4142a8:	ldr	x9, [sp, #488]
  4142ac:	ldr	w13, [x9]
  4142b0:	cmp	w12, w13
  4142b4:	b.ne	4142ec <ferror@plt+0x1259c>  // b.any
  4142b8:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  4142bc:	add	x8, x8, #0x2a0
  4142c0:	ldr	x8, [x8]
  4142c4:	ldr	x9, [sp, #488]
  4142c8:	ldrsw	x10, [x9]
  4142cc:	mov	x11, #0x8                   	// #8
  4142d0:	mul	x10, x11, x10
  4142d4:	add	x8, x8, x10
  4142d8:	ldr	x1, [x8]
  4142dc:	adrp	x0, 42d000 <ferror@plt+0x2b2b0>
  4142e0:	add	x0, x0, #0x701
  4142e4:	bl	416574 <ferror@plt+0x14824>
  4142e8:	b	414300 <ferror@plt+0x125b0>
  4142ec:	ldr	x8, [sp, #280]
  4142f0:	ldr	w9, [x8]
  4142f4:	add	w9, w9, #0x1
  4142f8:	str	w9, [x8]
  4142fc:	b	41427c <ferror@plt+0x1252c>
  414300:	ldr	x8, [sp, #280]
  414304:	ldr	w9, [x8]
  414308:	ldr	x10, [sp, #480]
  41430c:	ldr	w11, [x10]
  414310:	cmp	w9, w11
  414314:	b.le	41433c <ferror@plt+0x125ec>
  414318:	ldr	x8, [sp, #488]
  41431c:	ldr	w9, [x8]
  414320:	ldr	x10, [sp, #472]
  414324:	ldr	x11, [x10]
  414328:	ldr	x12, [sp, #480]
  41432c:	ldr	w13, [x12]
  414330:	add	w13, w13, #0x1
  414334:	str	w13, [x12]
  414338:	str	w9, [x11, w13, sxtw #2]
  41433c:	b	415ec4 <ferror@plt+0x14174>
  414340:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  414344:	add	x8, x8, #0x2b8
  414348:	ldr	x8, [x8]
  41434c:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  414350:	add	x9, x9, #0xa10
  414354:	ldr	x9, [x9]
  414358:	ldr	x10, [sp, #4848]
  41435c:	ldrsw	x10, [x10]
  414360:	ldrsw	x9, [x9, x10, lsl #2]
  414364:	ldr	w11, [x8, x9, lsl #2]
  414368:	cmp	w11, #0x101
  41436c:	b.eq	4143a4 <ferror@plt+0x12654>  // b.none
  414370:	ldr	x8, [sp, #4848]
  414374:	ldr	w0, [x8]
  414378:	mov	w9, #0x101                 	// #257
  41437c:	str	w0, [sp, #144]
  414380:	mov	w0, w9
  414384:	bl	411db8 <ferror@plt+0x10068>
  414388:	ldr	w9, [sp, #144]
  41438c:	str	w0, [sp, #140]
  414390:	mov	w0, w9
  414394:	ldr	w1, [sp, #140]
  414398:	bl	412140 <ferror@plt+0x103f0>
  41439c:	ldr	x8, [sp, #4848]
  4143a0:	str	w0, [x8]
  4143a4:	ldr	x8, [sp, #4848]
  4143a8:	ldr	w0, [x8]
  4143ac:	bl	412bcc <ferror@plt+0x10e7c>
  4143b0:	mov	w9, #0x1                   	// #1
  4143b4:	ldr	x8, [sp, #536]
  4143b8:	str	w9, [x8]
  4143bc:	ldr	x10, [sp, #504]
  4143c0:	ldr	w9, [x10]
  4143c4:	cbz	w9, 414400 <ferror@plt+0x126b0>
  4143c8:	ldr	x8, [sp, #208]
  4143cc:	ldr	w9, [x8]
  4143d0:	cbz	w9, 4143e0 <ferror@plt+0x12690>
  4143d4:	ldr	x8, [sp, #544]
  4143d8:	ldr	w9, [x8]
  4143dc:	cbz	w9, 4143ec <ferror@plt+0x1269c>
  4143e0:	adrp	x0, 42d000 <ferror@plt+0x2b2b0>
  4143e4:	add	x0, x0, #0x716
  4143e8:	bl	4164f0 <ferror@plt+0x147a0>
  4143ec:	mov	w8, #0x1                   	// #1
  4143f0:	ldr	x9, [sp, #208]
  4143f4:	str	w8, [x9]
  4143f8:	ldr	x10, [sp, #544]
  4143fc:	str	wzr, [x10]
  414400:	ldr	x8, [sp, #528]
  414404:	ldr	w9, [x8]
  414408:	cbnz	w9, 414424 <ferror@plt+0x126d4>
  41440c:	ldr	x8, [sp, #208]
  414410:	ldr	w9, [x8]
  414414:	cbz	w9, 41444c <ferror@plt+0x126fc>
  414418:	ldr	x8, [sp, #544]
  41441c:	ldr	w9, [x8]
  414420:	cbnz	w9, 41444c <ferror@plt+0x126fc>
  414424:	ldr	x8, [sp, #4848]
  414428:	ldur	w0, [x8, #-4]
  41442c:	ldr	x8, [sp, #344]
  414430:	ldr	w9, [x8]
  414434:	orr	w1, w9, #0x4000
  414438:	bl	411d10 <ferror@plt+0xffc0>
  41443c:	mov	w9, #0x1                   	// #1
  414440:	ldr	x8, [sp, #512]
  414444:	str	w9, [x8]
  414448:	b	41445c <ferror@plt+0x1270c>
  41444c:	ldr	x8, [sp, #336]
  414450:	ldr	w9, [x8]
  414454:	ldr	x10, [sp, #520]
  414458:	str	w9, [x10]
  41445c:	ldr	x8, [sp, #4848]
  414460:	ldur	w0, [x8, #-4]
  414464:	ldr	x8, [sp, #4848]
  414468:	ldr	w1, [x8]
  41446c:	bl	412140 <ferror@plt+0x103f0>
  414470:	str	w0, [sp, #4824]
  414474:	b	415ec4 <ferror@plt+0x14174>
  414478:	ldr	x0, [sp, #552]
  41447c:	bl	401d10 <gettext@plt>
  414480:	bl	4162f8 <ferror@plt+0x145a8>
  414484:	b	415ec4 <ferror@plt+0x14174>
  414488:	ldr	x8, [sp, #544]
  41448c:	str	wzr, [x8]
  414490:	mov	w9, #0x1                   	// #1
  414494:	ldr	x10, [sp, #520]
  414498:	str	w9, [x10]
  41449c:	ldr	x11, [sp, #336]
  4144a0:	str	w9, [x11]
  4144a4:	ldr	x12, [sp, #208]
  4144a8:	str	wzr, [x12]
  4144ac:	mov	w9, #0x2                   	// #2
  4144b0:	ldr	x13, [sp, #536]
  4144b4:	str	w9, [x13]
  4144b8:	ldr	x14, [sp, #184]
  4144bc:	ldr	w9, [x14]
  4144c0:	cbz	w9, 4144e0 <ferror@plt+0x12790>
  4144c4:	ldr	x0, [sp, #552]
  4144c8:	bl	401d10 <gettext@plt>
  4144cc:	bl	4162f8 <ferror@plt+0x145a8>
  4144d0:	mov	w0, #0x101                 	// #257
  4144d4:	bl	411db8 <ferror@plt+0x10068>
  4144d8:	str	w0, [sp, #4824]
  4144dc:	b	414504 <ferror@plt+0x127b4>
  4144e0:	ldr	x8, [sp, #504]
  4144e4:	ldr	w9, [x8]
  4144e8:	cbz	w9, 414504 <ferror@plt+0x127b4>
  4144ec:	adrp	x0, 42d000 <ferror@plt+0x2b2b0>
  4144f0:	add	x0, x0, #0x716
  4144f4:	bl	4164f0 <ferror@plt+0x147a0>
  4144f8:	mov	w8, #0x1                   	// #1
  4144fc:	ldr	x9, [sp, #208]
  414500:	str	w8, [x9]
  414504:	ldr	x8, [sp, #528]
  414508:	ldr	w9, [x8]
  41450c:	cbnz	w9, 41451c <ferror@plt+0x127cc>
  414510:	ldr	x8, [sp, #208]
  414514:	ldr	w9, [x8]
  414518:	cbz	w9, 414540 <ferror@plt+0x127f0>
  41451c:	ldr	x8, [sp, #4848]
  414520:	ldur	w0, [x8, #-4]
  414524:	ldr	x8, [sp, #344]
  414528:	ldr	w9, [x8]
  41452c:	orr	w1, w9, #0x4000
  414530:	bl	411d10 <ferror@plt+0xffc0>
  414534:	mov	w9, #0x1                   	// #1
  414538:	ldr	x8, [sp, #512]
  41453c:	str	w9, [x8]
  414540:	mov	w8, #0x1                   	// #1
  414544:	ldr	x9, [sp, #184]
  414548:	str	w8, [x9]
  41454c:	mov	w0, #0x101                 	// #257
  414550:	bl	411db8 <ferror@plt+0x10068>
  414554:	adrp	x9, 469000 <stdin@@GLIBC_2.17+0x62f0>
  414558:	add	x9, x9, #0xfc8
  41455c:	str	w0, [x9]
  414560:	ldr	x10, [sp, #4848]
  414564:	ldur	w0, [x10, #-4]
  414568:	ldr	w8, [x9]
  41456c:	mov	w11, #0xa                   	// #10
  414570:	str	w0, [sp, #136]
  414574:	mov	w0, w11
  414578:	str	w8, [sp, #132]
  41457c:	bl	411db8 <ferror@plt+0x10068>
  414580:	ldr	w8, [sp, #132]
  414584:	str	w0, [sp, #128]
  414588:	mov	w0, w8
  41458c:	ldr	w1, [sp, #128]
  414590:	bl	412140 <ferror@plt+0x103f0>
  414594:	ldr	w8, [sp, #136]
  414598:	str	w0, [sp, #124]
  41459c:	mov	w0, w8
  4145a0:	ldr	w1, [sp, #124]
  4145a4:	bl	412140 <ferror@plt+0x103f0>
  4145a8:	str	w0, [sp, #4824]
  4145ac:	b	415ec4 <ferror@plt+0x14174>
  4145b0:	ldr	x8, [sp, #4848]
  4145b4:	ldr	w9, [x8]
  4145b8:	str	w9, [sp, #4824]
  4145bc:	ldr	x8, [sp, #184]
  4145c0:	ldr	w9, [x8]
  4145c4:	cbz	w9, 41460c <ferror@plt+0x128bc>
  4145c8:	ldr	x8, [sp, #528]
  4145cc:	ldr	w9, [x8]
  4145d0:	cbnz	w9, 4145ec <ferror@plt+0x1289c>
  4145d4:	ldr	x8, [sp, #208]
  4145d8:	ldr	w9, [x8]
  4145dc:	cbz	w9, 4145fc <ferror@plt+0x128ac>
  4145e0:	ldr	x8, [sp, #544]
  4145e4:	ldr	w9, [x8]
  4145e8:	cbnz	w9, 4145fc <ferror@plt+0x128ac>
  4145ec:	mov	w8, #0x1                   	// #1
  4145f0:	ldr	x9, [sp, #512]
  4145f4:	str	w8, [x9]
  4145f8:	b	41460c <ferror@plt+0x128bc>
  4145fc:	ldr	x8, [sp, #336]
  414600:	ldr	w9, [x8]
  414604:	ldr	x10, [sp, #520]
  414608:	str	w9, [x10]
  41460c:	b	415ec4 <ferror@plt+0x14174>
  414610:	mov	w8, #0x1                   	// #1
  414614:	ldr	x9, [sp, #208]
  414618:	str	w8, [x9]
  41461c:	ldr	x10, [sp, #4848]
  414620:	ldur	w0, [x10, #-8]
  414624:	ldr	x10, [sp, #4848]
  414628:	ldr	w1, [x10]
  41462c:	bl	412eec <ferror@plt+0x1119c>
  414630:	str	w0, [sp, #4824]
  414634:	b	415ec4 <ferror@plt+0x14174>
  414638:	ldr	x8, [sp, #4848]
  41463c:	ldr	w9, [x8]
  414640:	str	w9, [sp, #4824]
  414644:	b	415ec4 <ferror@plt+0x14174>
  414648:	ldr	x8, [sp, #184]
  41464c:	ldr	w9, [x8]
  414650:	cbz	w9, 414664 <ferror@plt+0x12914>
  414654:	ldr	x0, [sp, #552]
  414658:	bl	401d10 <gettext@plt>
  41465c:	bl	4162f8 <ferror@plt+0x145a8>
  414660:	b	414670 <ferror@plt+0x12920>
  414664:	mov	w8, #0x1                   	// #1
  414668:	ldr	x9, [sp, #184]
  41466c:	str	w8, [x9]
  414670:	ldr	x8, [sp, #208]
  414674:	ldr	w9, [x8]
  414678:	cbz	w9, 414688 <ferror@plt+0x12938>
  41467c:	ldr	x8, [sp, #208]
  414680:	str	wzr, [x8]
  414684:	b	414698 <ferror@plt+0x12948>
  414688:	ldr	x8, [sp, #336]
  41468c:	ldr	w9, [x8]
  414690:	ldr	x10, [sp, #544]
  414694:	str	w9, [x10]
  414698:	ldr	x8, [sp, #336]
  41469c:	str	wzr, [x8]
  4146a0:	mov	w9, #0x2                   	// #2
  4146a4:	ldr	x10, [sp, #536]
  4146a8:	str	w9, [x10]
  4146ac:	ldr	x11, [sp, #4848]
  4146b0:	ldur	w9, [x11, #-4]
  4146b4:	str	w9, [sp, #4824]
  4146b8:	b	415ec4 <ferror@plt+0x14174>
  4146bc:	ldr	x8, [sp, #4848]
  4146c0:	ldur	w0, [x8, #-4]
  4146c4:	ldr	x8, [sp, #4848]
  4146c8:	ldr	w1, [x8]
  4146cc:	bl	412140 <ferror@plt+0x103f0>
  4146d0:	str	w0, [sp, #4824]
  4146d4:	b	415ec4 <ferror@plt+0x14174>
  4146d8:	ldr	x8, [sp, #4848]
  4146dc:	ldr	w9, [x8]
  4146e0:	str	w9, [sp, #4824]
  4146e4:	b	415ec4 <ferror@plt+0x14174>
  4146e8:	mov	w8, #0x1                   	// #1
  4146ec:	ldr	x9, [sp, #208]
  4146f0:	str	w8, [x9]
  4146f4:	ldr	x10, [sp, #4848]
  4146f8:	ldur	w8, [x10, #-12]
  4146fc:	ldr	x10, [sp, #4848]
  414700:	ldur	w11, [x10, #-4]
  414704:	cmp	w8, w11
  414708:	b.gt	414720 <ferror@plt+0x129d0>
  41470c:	ldr	x8, [sp, #4848]
  414710:	ldur	w9, [x8, #-12]
  414714:	cmp	w9, #0x0
  414718:	cset	w9, ge  // ge = tcont
  41471c:	tbnz	w9, #0, 41473c <ferror@plt+0x129ec>
  414720:	ldr	x0, [sp, #192]
  414724:	bl	401d10 <gettext@plt>
  414728:	bl	4162f8 <ferror@plt+0x145a8>
  41472c:	ldr	x8, [sp, #4848]
  414730:	ldur	w9, [x8, #-20]
  414734:	str	w9, [sp, #4824]
  414738:	b	4147bc <ferror@plt+0x12a6c>
  41473c:	ldr	x8, [sp, #4848]
  414740:	ldur	w9, [x8, #-12]
  414744:	cbnz	w9, 41479c <ferror@plt+0x12a4c>
  414748:	ldr	x8, [sp, #4848]
  41474c:	ldur	w9, [x8, #-4]
  414750:	cmp	w9, #0x0
  414754:	cset	w9, gt
  414758:	tbnz	w9, #0, 414778 <ferror@plt+0x12a28>
  41475c:	ldr	x0, [sp, #192]
  414760:	bl	401d10 <gettext@plt>
  414764:	bl	4162f8 <ferror@plt+0x145a8>
  414768:	ldr	x8, [sp, #4848]
  41476c:	ldur	w9, [x8, #-20]
  414770:	str	w9, [sp, #4824]
  414774:	b	414798 <ferror@plt+0x12a48>
  414778:	ldr	x8, [sp, #4848]
  41477c:	ldur	w0, [x8, #-20]
  414780:	ldr	x8, [sp, #4848]
  414784:	ldur	w2, [x8, #-4]
  414788:	mov	w1, #0x1                   	// #1
  41478c:	bl	413104 <ferror@plt+0x113b4>
  414790:	bl	412d68 <ferror@plt+0x11018>
  414794:	str	w0, [sp, #4824]
  414798:	b	4147bc <ferror@plt+0x12a6c>
  41479c:	ldr	x8, [sp, #4848]
  4147a0:	ldur	w0, [x8, #-20]
  4147a4:	ldr	x8, [sp, #4848]
  4147a8:	ldur	w1, [x8, #-12]
  4147ac:	ldr	x8, [sp, #4848]
  4147b0:	ldur	w2, [x8, #-4]
  4147b4:	bl	413104 <ferror@plt+0x113b4>
  4147b8:	str	w0, [sp, #4824]
  4147bc:	b	415ec4 <ferror@plt+0x14174>
  4147c0:	mov	w8, #0x1                   	// #1
  4147c4:	ldr	x9, [sp, #208]
  4147c8:	str	w8, [x9]
  4147cc:	ldr	x10, [sp, #4848]
  4147d0:	ldur	w8, [x10, #-8]
  4147d4:	cmp	w8, #0x0
  4147d8:	cset	w8, gt
  4147dc:	tbnz	w8, #0, 4147fc <ferror@plt+0x12aac>
  4147e0:	ldr	x0, [sp, #200]
  4147e4:	bl	401d10 <gettext@plt>
  4147e8:	bl	4162f8 <ferror@plt+0x145a8>
  4147ec:	ldr	x8, [sp, #4848]
  4147f0:	ldur	w9, [x8, #-16]
  4147f4:	str	w9, [sp, #4824]
  4147f8:	b	414818 <ferror@plt+0x12ac8>
  4147fc:	ldr	x8, [sp, #4848]
  414800:	ldur	w0, [x8, #-16]
  414804:	ldr	x8, [sp, #4848]
  414808:	ldur	w1, [x8, #-8]
  41480c:	mov	w2, #0xffffffff            	// #-1
  414810:	bl	413104 <ferror@plt+0x113b4>
  414814:	str	w0, [sp, #4824]
  414818:	b	415ec4 <ferror@plt+0x14174>
  41481c:	mov	w8, #0x1                   	// #1
  414820:	ldr	x9, [sp, #208]
  414824:	str	w8, [x9]
  414828:	ldr	x10, [sp, #4848]
  41482c:	ldur	w8, [x10, #-4]
  414830:	cmp	w8, #0x0
  414834:	cset	w8, gt
  414838:	tbnz	w8, #0, 414858 <ferror@plt+0x12b08>
  41483c:	ldr	x0, [sp, #200]
  414840:	bl	401d10 <gettext@plt>
  414844:	bl	4162f8 <ferror@plt+0x145a8>
  414848:	ldr	x8, [sp, #4848]
  41484c:	ldur	w9, [x8, #-12]
  414850:	str	w9, [sp, #4824]
  414854:	b	414898 <ferror@plt+0x12b48>
  414858:	ldr	x8, [sp, #4848]
  41485c:	ldur	w0, [x8, #-12]
  414860:	ldr	x8, [sp, #4848]
  414864:	ldur	w9, [x8, #-12]
  414868:	ldr	x8, [sp, #4848]
  41486c:	ldur	w10, [x8, #-4]
  414870:	subs	w1, w10, #0x1
  414874:	str	w0, [sp, #120]
  414878:	mov	w0, w9
  41487c:	bl	4122b4 <ferror@plt+0x10564>
  414880:	ldr	w9, [sp, #120]
  414884:	str	w0, [sp, #116]
  414888:	mov	w0, w9
  41488c:	ldr	w1, [sp, #116]
  414890:	bl	412140 <ferror@plt+0x103f0>
  414894:	str	w0, [sp, #4824]
  414898:	b	415ec4 <ferror@plt+0x14174>
  41489c:	mov	w8, #0x1                   	// #1
  4148a0:	ldr	x9, [sp, #208]
  4148a4:	str	w8, [x9]
  4148a8:	ldr	x10, [sp, #4848]
  4148ac:	ldur	w0, [x10, #-4]
  4148b0:	bl	412d40 <ferror@plt+0x10ff0>
  4148b4:	str	w0, [sp, #4824]
  4148b8:	b	415ec4 <ferror@plt+0x14174>
  4148bc:	mov	w8, #0x1                   	// #1
  4148c0:	ldr	x9, [sp, #208]
  4148c4:	str	w8, [x9]
  4148c8:	ldr	x10, [sp, #4848]
  4148cc:	ldur	w0, [x10, #-4]
  4148d0:	bl	412e2c <ferror@plt+0x110dc>
  4148d4:	str	w0, [sp, #4824]
  4148d8:	b	415ec4 <ferror@plt+0x14174>
  4148dc:	mov	w8, #0x1                   	// #1
  4148e0:	ldr	x9, [sp, #208]
  4148e4:	str	w8, [x9]
  4148e8:	ldr	x10, [sp, #4848]
  4148ec:	ldur	w0, [x10, #-4]
  4148f0:	bl	412d68 <ferror@plt+0x11018>
  4148f4:	str	w0, [sp, #4824]
  4148f8:	b	415ec4 <ferror@plt+0x14174>
  4148fc:	mov	w8, #0x1                   	// #1
  414900:	ldr	x9, [sp, #208]
  414904:	str	w8, [x9]
  414908:	ldr	x10, [sp, #4848]
  41490c:	ldur	w8, [x10, #-12]
  414910:	ldr	x10, [sp, #4848]
  414914:	ldur	w11, [x10, #-4]
  414918:	cmp	w8, w11
  41491c:	b.gt	414934 <ferror@plt+0x12be4>
  414920:	ldr	x8, [sp, #4848]
  414924:	ldur	w9, [x8, #-12]
  414928:	cmp	w9, #0x0
  41492c:	cset	w9, ge  // ge = tcont
  414930:	tbnz	w9, #0, 414950 <ferror@plt+0x12c00>
  414934:	ldr	x0, [sp, #192]
  414938:	bl	401d10 <gettext@plt>
  41493c:	bl	4162f8 <ferror@plt+0x145a8>
  414940:	ldr	x8, [sp, #4848]
  414944:	ldur	w9, [x8, #-20]
  414948:	str	w9, [sp, #4824]
  41494c:	b	4149d0 <ferror@plt+0x12c80>
  414950:	ldr	x8, [sp, #4848]
  414954:	ldur	w9, [x8, #-12]
  414958:	cbnz	w9, 4149b0 <ferror@plt+0x12c60>
  41495c:	ldr	x8, [sp, #4848]
  414960:	ldur	w9, [x8, #-4]
  414964:	cmp	w9, #0x0
  414968:	cset	w9, gt
  41496c:	tbnz	w9, #0, 41498c <ferror@plt+0x12c3c>
  414970:	ldr	x0, [sp, #192]
  414974:	bl	401d10 <gettext@plt>
  414978:	bl	4162f8 <ferror@plt+0x145a8>
  41497c:	ldr	x8, [sp, #4848]
  414980:	ldur	w9, [x8, #-20]
  414984:	str	w9, [sp, #4824]
  414988:	b	4149ac <ferror@plt+0x12c5c>
  41498c:	ldr	x8, [sp, #4848]
  414990:	ldur	w0, [x8, #-20]
  414994:	ldr	x8, [sp, #4848]
  414998:	ldur	w2, [x8, #-4]
  41499c:	mov	w1, #0x1                   	// #1
  4149a0:	bl	413104 <ferror@plt+0x113b4>
  4149a4:	bl	412d68 <ferror@plt+0x11018>
  4149a8:	str	w0, [sp, #4824]
  4149ac:	b	4149d0 <ferror@plt+0x12c80>
  4149b0:	ldr	x8, [sp, #4848]
  4149b4:	ldur	w0, [x8, #-20]
  4149b8:	ldr	x8, [sp, #4848]
  4149bc:	ldur	w1, [x8, #-12]
  4149c0:	ldr	x8, [sp, #4848]
  4149c4:	ldur	w2, [x8, #-4]
  4149c8:	bl	413104 <ferror@plt+0x113b4>
  4149cc:	str	w0, [sp, #4824]
  4149d0:	b	415ec4 <ferror@plt+0x14174>
  4149d4:	mov	w8, #0x1                   	// #1
  4149d8:	ldr	x9, [sp, #208]
  4149dc:	str	w8, [x9]
  4149e0:	ldr	x10, [sp, #4848]
  4149e4:	ldur	w8, [x10, #-8]
  4149e8:	cmp	w8, #0x0
  4149ec:	cset	w8, gt
  4149f0:	tbnz	w8, #0, 414a10 <ferror@plt+0x12cc0>
  4149f4:	ldr	x0, [sp, #200]
  4149f8:	bl	401d10 <gettext@plt>
  4149fc:	bl	4162f8 <ferror@plt+0x145a8>
  414a00:	ldr	x8, [sp, #4848]
  414a04:	ldur	w9, [x8, #-16]
  414a08:	str	w9, [sp, #4824]
  414a0c:	b	414a2c <ferror@plt+0x12cdc>
  414a10:	ldr	x8, [sp, #4848]
  414a14:	ldur	w0, [x8, #-16]
  414a18:	ldr	x8, [sp, #4848]
  414a1c:	ldur	w1, [x8, #-8]
  414a20:	mov	w2, #0xffffffff            	// #-1
  414a24:	bl	413104 <ferror@plt+0x113b4>
  414a28:	str	w0, [sp, #4824]
  414a2c:	b	415ec4 <ferror@plt+0x14174>
  414a30:	mov	w8, #0x1                   	// #1
  414a34:	ldr	x9, [sp, #208]
  414a38:	str	w8, [x9]
  414a3c:	ldr	x10, [sp, #4848]
  414a40:	ldur	w8, [x10, #-4]
  414a44:	cmp	w8, #0x0
  414a48:	cset	w8, gt
  414a4c:	tbnz	w8, #0, 414a6c <ferror@plt+0x12d1c>
  414a50:	ldr	x0, [sp, #200]
  414a54:	bl	401d10 <gettext@plt>
  414a58:	bl	4162f8 <ferror@plt+0x145a8>
  414a5c:	ldr	x8, [sp, #4848]
  414a60:	ldur	w9, [x8, #-12]
  414a64:	str	w9, [sp, #4824]
  414a68:	b	414aac <ferror@plt+0x12d5c>
  414a6c:	ldr	x8, [sp, #4848]
  414a70:	ldur	w0, [x8, #-12]
  414a74:	ldr	x8, [sp, #4848]
  414a78:	ldur	w9, [x8, #-12]
  414a7c:	ldr	x8, [sp, #4848]
  414a80:	ldur	w10, [x8, #-4]
  414a84:	subs	w1, w10, #0x1
  414a88:	str	w0, [sp, #112]
  414a8c:	mov	w0, w9
  414a90:	bl	4122b4 <ferror@plt+0x10564>
  414a94:	ldr	w9, [sp, #112]
  414a98:	str	w0, [sp, #108]
  414a9c:	mov	w0, w9
  414aa0:	ldr	w1, [sp, #108]
  414aa4:	bl	412140 <ferror@plt+0x103f0>
  414aa8:	str	w0, [sp, #4824]
  414aac:	b	415ec4 <ferror@plt+0x14174>
  414ab0:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x2f0>
  414ab4:	add	x8, x8, #0x6bc
  414ab8:	ldr	w9, [x8]
  414abc:	cbnz	w9, 414bb0 <ferror@plt+0x12e60>
  414ac0:	bl	4028b4 <ferror@plt+0xb64>
  414ac4:	ldr	x8, [sp, #224]
  414ac8:	str	w0, [x8]
  414acc:	ldr	w0, [x8]
  414ad0:	mov	w1, #0xa                   	// #10
  414ad4:	bl	402694 <ferror@plt+0x944>
  414ad8:	ldr	x8, [sp, #224]
  414adc:	ldr	w0, [x8]
  414ae0:	bl	402c68 <ferror@plt+0xf18>
  414ae4:	ldr	x8, [sp, #248]
  414ae8:	ldr	w9, [x8]
  414aec:	cbz	w9, 414b38 <ferror@plt+0x12de8>
  414af0:	ldr	x8, [sp, #272]
  414af4:	ldr	x9, [x8]
  414af8:	ldr	x10, [sp, #264]
  414afc:	ldr	x11, [x10]
  414b00:	ldr	x12, [sp, #224]
  414b04:	ldrsw	x13, [x12]
  414b08:	ldrsw	x11, [x11, x13, lsl #2]
  414b0c:	add	x0, x9, x11
  414b10:	ldr	x9, [sp, #256]
  414b14:	ldr	x11, [x9]
  414b18:	ldrsw	x13, [x12]
  414b1c:	ldr	w1, [x11, x13, lsl #2]
  414b20:	ldr	x11, [sp, #312]
  414b24:	ldr	w4, [x11]
  414b28:	ldr	w5, [x11]
  414b2c:	ldr	x2, [sp, #240]
  414b30:	ldr	x3, [sp, #232]
  414b34:	bl	405a04 <ferror@plt+0x3cb4>
  414b38:	bl	4028b4 <ferror@plt+0xb64>
  414b3c:	ldr	x8, [sp, #216]
  414b40:	str	w0, [x8]
  414b44:	ldr	w0, [x8]
  414b48:	bl	402c68 <ferror@plt+0xf18>
  414b4c:	ldr	x8, [sp, #248]
  414b50:	ldr	w9, [x8]
  414b54:	cbz	w9, 414ba0 <ferror@plt+0x12e50>
  414b58:	ldr	x8, [sp, #272]
  414b5c:	ldr	x9, [x8]
  414b60:	ldr	x10, [sp, #264]
  414b64:	ldr	x11, [x10]
  414b68:	ldr	x12, [sp, #216]
  414b6c:	ldrsw	x13, [x12]
  414b70:	ldrsw	x11, [x11, x13, lsl #2]
  414b74:	add	x0, x9, x11
  414b78:	ldr	x9, [sp, #256]
  414b7c:	ldr	x11, [x9]
  414b80:	ldrsw	x13, [x12]
  414b84:	ldr	w1, [x11, x13, lsl #2]
  414b88:	ldr	x11, [sp, #312]
  414b8c:	ldr	w4, [x11]
  414b90:	ldr	w5, [x11]
  414b94:	ldr	x2, [sp, #240]
  414b98:	ldr	x3, [sp, #232]
  414b9c:	bl	405a04 <ferror@plt+0x3cb4>
  414ba0:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x2f0>
  414ba4:	add	x8, x8, #0x6bc
  414ba8:	mov	w9, #0x1                   	// #1
  414bac:	str	w9, [x8]
  414bb0:	ldr	x8, [sp, #336]
  414bb4:	ldr	w9, [x8]
  414bb8:	add	w9, w9, #0x1
  414bbc:	str	w9, [x8]
  414bc0:	ldr	x10, [sp, #328]
  414bc4:	ldr	x11, [x10]
  414bc8:	ldr	x12, [sp, #320]
  414bcc:	ldr	x13, [x12]
  414bd0:	ldr	w9, [x11, x13, lsl #2]
  414bd4:	and	w9, w9, #0x2
  414bd8:	cbz	w9, 414bf8 <ferror@plt+0x12ea8>
  414bdc:	ldr	x8, [sp, #216]
  414be0:	ldr	w9, [x8]
  414be4:	mov	w10, wzr
  414be8:	subs	w0, w10, w9
  414bec:	bl	411db8 <ferror@plt+0x10068>
  414bf0:	str	w0, [sp, #4824]
  414bf4:	b	414c10 <ferror@plt+0x12ec0>
  414bf8:	ldr	x8, [sp, #224]
  414bfc:	ldr	w9, [x8]
  414c00:	mov	w10, wzr
  414c04:	subs	w0, w10, w9
  414c08:	bl	411db8 <ferror@plt+0x10068>
  414c0c:	str	w0, [sp, #4824]
  414c10:	b	415ec4 <ferror@plt+0x14174>
  414c14:	ldr	x8, [sp, #272]
  414c18:	ldr	x9, [x8]
  414c1c:	ldr	x10, [sp, #264]
  414c20:	ldr	x11, [x10]
  414c24:	ldr	x12, [sp, #4848]
  414c28:	ldrsw	x12, [x12]
  414c2c:	ldrsw	x11, [x11, x12, lsl #2]
  414c30:	add	x0, x9, x11
  414c34:	ldr	x9, [sp, #256]
  414c38:	ldr	x11, [x9]
  414c3c:	ldr	x12, [sp, #4848]
  414c40:	ldrsw	x12, [x12]
  414c44:	ldrsw	x1, [x11, x12, lsl #2]
  414c48:	mov	x2, #0x1                   	// #1
  414c4c:	adrp	x3, 410000 <ferror@plt+0xe2b0>
  414c50:	add	x3, x3, #0x6c8
  414c54:	bl	401950 <qsort@plt>
  414c58:	ldr	x8, [sp, #248]
  414c5c:	ldr	w13, [x8]
  414c60:	cbz	w13, 414cb0 <ferror@plt+0x12f60>
  414c64:	ldr	x8, [sp, #272]
  414c68:	ldr	x9, [x8]
  414c6c:	ldr	x10, [sp, #264]
  414c70:	ldr	x11, [x10]
  414c74:	ldr	x12, [sp, #4848]
  414c78:	ldrsw	x12, [x12]
  414c7c:	ldrsw	x11, [x11, x12, lsl #2]
  414c80:	add	x0, x9, x11
  414c84:	ldr	x9, [sp, #256]
  414c88:	ldr	x11, [x9]
  414c8c:	ldr	x12, [sp, #4848]
  414c90:	ldrsw	x12, [x12]
  414c94:	ldr	w1, [x11, x12, lsl #2]
  414c98:	ldr	x11, [sp, #312]
  414c9c:	ldr	w4, [x11]
  414ca0:	ldr	w5, [x11]
  414ca4:	ldr	x2, [sp, #240]
  414ca8:	ldr	x3, [sp, #232]
  414cac:	bl	405a04 <ferror@plt+0x3cb4>
  414cb0:	ldr	x8, [sp, #336]
  414cb4:	ldr	w9, [x8]
  414cb8:	add	w9, w9, #0x1
  414cbc:	str	w9, [x8]
  414cc0:	adrp	x10, 469000 <stdin@@GLIBC_2.17+0x62f0>
  414cc4:	add	x10, x10, #0x2a0
  414cc8:	ldr	x10, [x10]
  414ccc:	ldr	x11, [sp, #4848]
  414cd0:	ldrsw	x11, [x11]
  414cd4:	add	x10, x10, x11
  414cd8:	ldrb	w9, [x10]
  414cdc:	tbnz	w9, #0, 414ce4 <ferror@plt+0x12f94>
  414ce0:	b	414d00 <ferror@plt+0x12fb0>
  414ce4:	ldr	x8, [sp, #352]
  414ce8:	ldr	x9, [x8]
  414cec:	ldr	x10, [sp, #344]
  414cf0:	ldrsw	x11, [x10]
  414cf4:	add	x9, x9, x11
  414cf8:	mov	w12, #0x1                   	// #1
  414cfc:	strb	w12, [x9]
  414d00:	ldr	x8, [sp, #4848]
  414d04:	ldr	w9, [x8]
  414d08:	mov	w10, wzr
  414d0c:	subs	w0, w10, w9
  414d10:	bl	411db8 <ferror@plt+0x10068>
  414d14:	str	w0, [sp, #4824]
  414d18:	b	415ec4 <ferror@plt+0x14174>
  414d1c:	ldr	x8, [sp, #336]
  414d20:	ldr	w9, [x8]
  414d24:	add	w9, w9, #0x1
  414d28:	str	w9, [x8]
  414d2c:	adrp	x10, 469000 <stdin@@GLIBC_2.17+0x62f0>
  414d30:	add	x10, x10, #0x2a0
  414d34:	ldr	x10, [x10]
  414d38:	ldr	x11, [sp, #4848]
  414d3c:	ldrsw	x11, [x11]
  414d40:	add	x10, x10, x11
  414d44:	ldrb	w9, [x10]
  414d48:	tbnz	w9, #0, 414d50 <ferror@plt+0x13000>
  414d4c:	b	414d6c <ferror@plt+0x1301c>
  414d50:	ldr	x8, [sp, #352]
  414d54:	ldr	x9, [x8]
  414d58:	ldr	x10, [sp, #344]
  414d5c:	ldrsw	x11, [x10]
  414d60:	add	x9, x9, x11
  414d64:	mov	w12, #0x1                   	// #1
  414d68:	strb	w12, [x9]
  414d6c:	ldr	x8, [sp, #4848]
  414d70:	ldr	w9, [x8]
  414d74:	mov	w10, wzr
  414d78:	subs	w0, w10, w9
  414d7c:	bl	411db8 <ferror@plt+0x10068>
  414d80:	str	w0, [sp, #4824]
  414d84:	b	415ec4 <ferror@plt+0x14174>
  414d88:	ldr	x8, [sp, #4848]
  414d8c:	ldur	w9, [x8, #-4]
  414d90:	str	w9, [sp, #4824]
  414d94:	b	415ec4 <ferror@plt+0x14174>
  414d98:	ldr	x8, [sp, #4848]
  414d9c:	ldur	w9, [x8, #-4]
  414da0:	str	w9, [sp, #4824]
  414da4:	b	415ec4 <ferror@plt+0x14174>
  414da8:	ldr	x8, [sp, #336]
  414dac:	ldr	w9, [x8]
  414db0:	add	w9, w9, #0x1
  414db4:	str	w9, [x8]
  414db8:	ldr	x10, [sp, #4848]
  414dbc:	ldr	w9, [x10]
  414dc0:	adrp	x10, 45a000 <ferror@plt+0x582b0>
  414dc4:	add	x10, x10, #0x288
  414dc8:	ldr	w11, [x10]
  414dcc:	cmp	w9, w11
  414dd0:	b.ne	414df0 <ferror@plt+0x130a0>  // b.any
  414dd4:	ldr	x8, [sp, #352]
  414dd8:	ldr	x9, [x8]
  414ddc:	ldr	x10, [sp, #344]
  414de0:	ldrsw	x11, [x10]
  414de4:	add	x9, x9, x11
  414de8:	mov	w12, #0x1                   	// #1
  414dec:	strb	w12, [x9]
  414df0:	ldr	x8, [sp, #328]
  414df4:	ldr	x9, [x8]
  414df8:	ldr	x10, [sp, #320]
  414dfc:	ldr	x11, [x10]
  414e00:	ldr	w12, [x9, x11, lsl #2]
  414e04:	and	w12, w12, #0x1
  414e08:	cbz	w12, 414e60 <ferror@plt+0x13110>
  414e0c:	ldr	x8, [sp, #4848]
  414e10:	ldr	w0, [x8]
  414e14:	bl	402eac <ferror@plt+0x115c>
  414e18:	tbnz	w0, #0, 414e20 <ferror@plt+0x130d0>
  414e1c:	b	414e60 <ferror@plt+0x13110>
  414e20:	ldr	x8, [sp, #4848]
  414e24:	ldr	w0, [x8]
  414e28:	bl	411db8 <ferror@plt+0x10068>
  414e2c:	ldr	x8, [sp, #4848]
  414e30:	ldr	w9, [x8]
  414e34:	str	w0, [sp, #104]
  414e38:	mov	w0, w9
  414e3c:	bl	402f24 <ferror@plt+0x11d4>
  414e40:	bl	411db8 <ferror@plt+0x10068>
  414e44:	ldr	w1, [sp, #104]
  414e48:	str	w0, [sp, #100]
  414e4c:	mov	w0, w1
  414e50:	ldr	w1, [sp, #100]
  414e54:	bl	412eec <ferror@plt+0x1119c>
  414e58:	str	w0, [sp, #4824]
  414e5c:	b	414e70 <ferror@plt+0x13120>
  414e60:	ldr	x8, [sp, #4848]
  414e64:	ldr	w0, [x8]
  414e68:	bl	411db8 <ferror@plt+0x10068>
  414e6c:	str	w0, [sp, #4824]
  414e70:	b	415ec4 <ferror@plt+0x14174>
  414e74:	ldr	x8, [sp, #4848]
  414e78:	ldur	w0, [x8, #-8]
  414e7c:	ldr	x8, [sp, #4848]
  414e80:	ldr	w1, [x8]
  414e84:	bl	40282c <ferror@plt+0xadc>
  414e88:	str	w0, [sp, #4824]
  414e8c:	b	415ec4 <ferror@plt+0x14174>
  414e90:	ldr	x8, [sp, #4848]
  414e94:	ldur	w0, [x8, #-8]
  414e98:	ldr	x8, [sp, #4848]
  414e9c:	ldr	w1, [x8]
  414ea0:	bl	402b6c <ferror@plt+0xe1c>
  414ea4:	str	w0, [sp, #4824]
  414ea8:	b	415ec4 <ferror@plt+0x14174>
  414eac:	ldr	x8, [sp, #4848]
  414eb0:	ldur	w9, [x8, #-4]
  414eb4:	str	w9, [sp, #4824]
  414eb8:	b	415ec4 <ferror@plt+0x14174>
  414ebc:	ldr	x8, [sp, #4848]
  414ec0:	ldur	w0, [x8, #-4]
  414ec4:	bl	402c68 <ferror@plt+0xf18>
  414ec8:	ldr	x8, [sp, #4848]
  414ecc:	ldur	w9, [x8, #-4]
  414ed0:	str	w9, [sp, #4824]
  414ed4:	b	415ec4 <ferror@plt+0x14174>
  414ed8:	ldr	x8, [sp, #328]
  414edc:	ldr	x9, [x8]
  414ee0:	ldr	x10, [sp, #320]
  414ee4:	ldr	x11, [x10]
  414ee8:	ldr	w12, [x9, x11, lsl #2]
  414eec:	and	w12, w12, #0x1
  414ef0:	cbz	w12, 4150d0 <ferror@plt+0x13380>
  414ef4:	ldr	x8, [sp, #4848]
  414ef8:	ldur	w0, [x8, #-8]
  414efc:	bl	402eac <ferror@plt+0x115c>
  414f00:	and	w9, w0, #0x1
  414f04:	ldr	x8, [sp, #4848]
  414f08:	ldr	w0, [x8]
  414f0c:	str	w9, [sp, #96]
  414f10:	bl	402eac <ferror@plt+0x115c>
  414f14:	and	w9, w0, #0x1
  414f18:	ldr	w10, [sp, #96]
  414f1c:	cmp	w10, w9
  414f20:	b.ne	41500c <ferror@plt+0x132bc>  // b.any
  414f24:	ldr	x8, [sp, #4848]
  414f28:	ldur	w0, [x8, #-8]
  414f2c:	bl	402eac <ferror@plt+0x115c>
  414f30:	tbnz	w0, #0, 414f38 <ferror@plt+0x131e8>
  414f34:	b	414f98 <ferror@plt+0x13248>
  414f38:	bl	401b50 <__ctype_b_loc@plt>
  414f3c:	ldr	x8, [x0]
  414f40:	ldr	x9, [sp, #4848]
  414f44:	ldursw	x9, [x9, #-8]
  414f48:	ldrh	w10, [x8, x9, lsl #1]
  414f4c:	mov	w11, wzr
  414f50:	mov	w12, #0x1                   	// #1
  414f54:	tst	w10, #0x200
  414f58:	csel	w10, w12, w11, ne  // ne = any
  414f5c:	str	w11, [sp, #92]
  414f60:	str	w12, [sp, #88]
  414f64:	str	w10, [sp, #84]
  414f68:	bl	401b50 <__ctype_b_loc@plt>
  414f6c:	ldr	x8, [x0]
  414f70:	ldr	x9, [sp, #4848]
  414f74:	ldrsw	x9, [x9]
  414f78:	ldrh	w10, [x8, x9, lsl #1]
  414f7c:	tst	w10, #0x200
  414f80:	ldr	w10, [sp, #88]
  414f84:	ldr	w11, [sp, #92]
  414f88:	csel	w12, w10, w11, ne  // ne = any
  414f8c:	ldr	w13, [sp, #84]
  414f90:	cmp	w13, w12
  414f94:	b.ne	41500c <ferror@plt+0x132bc>  // b.any
  414f98:	ldr	x8, [sp, #4848]
  414f9c:	ldur	w0, [x8, #-8]
  414fa0:	bl	402eac <ferror@plt+0x115c>
  414fa4:	tbnz	w0, #0, 414fac <ferror@plt+0x1325c>
  414fa8:	b	415054 <ferror@plt+0x13304>
  414fac:	bl	401b50 <__ctype_b_loc@plt>
  414fb0:	ldr	x8, [x0]
  414fb4:	ldr	x9, [sp, #4848]
  414fb8:	ldursw	x9, [x9, #-8]
  414fbc:	ldrh	w10, [x8, x9, lsl #1]
  414fc0:	mov	w11, wzr
  414fc4:	mov	w12, #0x1                   	// #1
  414fc8:	tst	w10, #0x100
  414fcc:	csel	w10, w12, w11, ne  // ne = any
  414fd0:	str	w11, [sp, #80]
  414fd4:	str	w12, [sp, #76]
  414fd8:	str	w10, [sp, #72]
  414fdc:	bl	401b50 <__ctype_b_loc@plt>
  414fe0:	ldr	x8, [x0]
  414fe4:	ldr	x9, [sp, #4848]
  414fe8:	ldrsw	x9, [x9]
  414fec:	ldrh	w10, [x8, x9, lsl #1]
  414ff0:	tst	w10, #0x100
  414ff4:	ldr	w10, [sp, #76]
  414ff8:	ldr	w11, [sp, #80]
  414ffc:	csel	w12, w10, w11, ne  // ne = any
  415000:	ldr	w13, [sp, #72]
  415004:	cmp	w13, w12
  415008:	b.eq	415054 <ferror@plt+0x13304>  // b.none
  41500c:	adrp	x0, 42d000 <ferror@plt+0x2b2b0>
  415010:	add	x0, x0, #0x7a3
  415014:	bl	401d10 <gettext@plt>
  415018:	ldr	x8, [sp, #4848]
  41501c:	ldur	w3, [x8, #-8]
  415020:	ldr	x8, [sp, #4848]
  415024:	ldr	w4, [x8]
  415028:	add	x8, sp, #0xaa0
  41502c:	str	x0, [sp, #64]
  415030:	mov	x0, x8
  415034:	mov	x1, #0x800                 	// #2048
  415038:	ldr	x2, [sp, #64]
  41503c:	str	x8, [sp, #56]
  415040:	bl	401970 <snprintf@plt>
  415044:	ldr	x8, [sp, #56]
  415048:	mov	x0, x8
  41504c:	bl	4164f0 <ferror@plt+0x147a0>
  415050:	b	4150d0 <ferror@plt+0x13380>
  415054:	ldr	x8, [sp, #4848]
  415058:	ldur	w0, [x8, #-8]
  41505c:	bl	402eac <ferror@plt+0x115c>
  415060:	tbnz	w0, #0, 4150d0 <ferror@plt+0x13380>
  415064:	ldr	x8, [sp, #4848]
  415068:	ldr	w0, [x8]
  41506c:	bl	402eac <ferror@plt+0x115c>
  415070:	tbnz	w0, #0, 4150d0 <ferror@plt+0x13380>
  415074:	ldr	x8, [sp, #4848]
  415078:	ldur	w0, [x8, #-8]
  41507c:	ldr	x8, [sp, #4848]
  415080:	ldr	w1, [x8]
  415084:	bl	402e04 <ferror@plt+0x10b4>
  415088:	tbnz	w0, #0, 4150d0 <ferror@plt+0x13380>
  41508c:	adrp	x0, 42d000 <ferror@plt+0x2b2b0>
  415090:	add	x0, x0, #0x7a3
  415094:	bl	401d10 <gettext@plt>
  415098:	ldr	x8, [sp, #4848]
  41509c:	ldur	w3, [x8, #-8]
  4150a0:	ldr	x8, [sp, #4848]
  4150a4:	ldr	w4, [x8]
  4150a8:	add	x8, sp, #0x2a0
  4150ac:	str	x0, [sp, #48]
  4150b0:	mov	x0, x8
  4150b4:	mov	x1, #0x800                 	// #2048
  4150b8:	ldr	x2, [sp, #48]
  4150bc:	str	x8, [sp, #40]
  4150c0:	bl	401970 <snprintf@plt>
  4150c4:	ldr	x8, [sp, #40]
  4150c8:	mov	x0, x8
  4150cc:	bl	4164f0 <ferror@plt+0x147a0>
  4150d0:	ldr	x8, [sp, #4848]
  4150d4:	ldur	w9, [x8, #-8]
  4150d8:	ldr	x8, [sp, #4848]
  4150dc:	ldr	w10, [x8]
  4150e0:	cmp	w9, w10
  4150e4:	b.le	4150fc <ferror@plt+0x133ac>
  4150e8:	adrp	x0, 42d000 <ferror@plt+0x2b2b0>
  4150ec:	add	x0, x0, #0x7ea
  4150f0:	bl	401d10 <gettext@plt>
  4150f4:	bl	4162f8 <ferror@plt+0x145a8>
  4150f8:	b	4152a8 <ferror@plt+0x13558>
  4150fc:	ldr	x8, [sp, #4848]
  415100:	ldur	w9, [x8, #-8]
  415104:	ldr	x8, [sp, #280]
  415108:	str	w9, [x8]
  41510c:	ldr	x8, [sp, #280]
  415110:	ldr	w9, [x8]
  415114:	ldr	x10, [sp, #4848]
  415118:	ldr	w11, [x10]
  41511c:	cmp	w9, w11
  415120:	b.gt	41514c <ferror@plt+0x133fc>
  415124:	ldr	x8, [sp, #4848]
  415128:	ldur	w0, [x8, #-12]
  41512c:	ldr	x8, [sp, #280]
  415130:	ldr	w1, [x8]
  415134:	bl	402694 <ferror@plt+0x944>
  415138:	ldr	x8, [sp, #280]
  41513c:	ldr	w9, [x8]
  415140:	add	w9, w9, #0x1
  415144:	str	w9, [x8]
  415148:	b	41510c <ferror@plt+0x133bc>
  41514c:	ldr	x8, [sp, #296]
  415150:	ldr	w9, [x8]
  415154:	mov	w10, #0x0                   	// #0
  415158:	str	w10, [sp, #36]
  41515c:	cbz	w9, 41517c <ferror@plt+0x1342c>
  415160:	ldr	x8, [sp, #4848]
  415164:	ldur	w9, [x8, #-8]
  415168:	ldr	x8, [sp, #288]
  41516c:	ldr	w10, [x8]
  415170:	cmp	w9, w10
  415174:	cset	w9, gt
  415178:	str	w9, [sp, #36]
  41517c:	ldr	w8, [sp, #36]
  415180:	and	w8, w8, #0x1
  415184:	ldr	x9, [sp, #296]
  415188:	str	w8, [x9]
  41518c:	ldr	x10, [sp, #4848]
  415190:	ldr	w8, [x10]
  415194:	ldr	x10, [sp, #288]
  415198:	str	w8, [x10]
  41519c:	ldr	x11, [sp, #328]
  4151a0:	ldr	x12, [x11]
  4151a4:	ldr	x13, [sp, #320]
  4151a8:	ldr	x14, [x13]
  4151ac:	ldr	w8, [x12, x14, lsl #2]
  4151b0:	and	w8, w8, #0x1
  4151b4:	cbz	w8, 4152a8 <ferror@plt+0x13558>
  4151b8:	ldr	x8, [sp, #4848]
  4151bc:	ldur	w0, [x8, #-8]
  4151c0:	bl	402eac <ferror@plt+0x115c>
  4151c4:	tbnz	w0, #0, 4151cc <ferror@plt+0x1347c>
  4151c8:	b	4152a8 <ferror@plt+0x13558>
  4151cc:	ldr	x8, [sp, #4848]
  4151d0:	ldr	w0, [x8]
  4151d4:	bl	402eac <ferror@plt+0x115c>
  4151d8:	tbnz	w0, #0, 4151e0 <ferror@plt+0x13490>
  4151dc:	b	4152a8 <ferror@plt+0x13558>
  4151e0:	ldr	x8, [sp, #4848]
  4151e4:	ldur	w0, [x8, #-8]
  4151e8:	bl	402f24 <ferror@plt+0x11d4>
  4151ec:	ldr	x8, [sp, #4848]
  4151f0:	stur	w0, [x8, #-8]
  4151f4:	ldr	x8, [sp, #4848]
  4151f8:	ldr	w0, [x8]
  4151fc:	bl	402f24 <ferror@plt+0x11d4>
  415200:	ldr	x8, [sp, #4848]
  415204:	str	w0, [x8]
  415208:	ldr	x8, [sp, #4848]
  41520c:	ldur	w9, [x8, #-8]
  415210:	ldr	x8, [sp, #280]
  415214:	str	w9, [x8]
  415218:	ldr	x8, [sp, #280]
  41521c:	ldr	w9, [x8]
  415220:	ldr	x10, [sp, #4848]
  415224:	ldr	w11, [x10]
  415228:	cmp	w9, w11
  41522c:	b.gt	415258 <ferror@plt+0x13508>
  415230:	ldr	x8, [sp, #4848]
  415234:	ldur	w0, [x8, #-12]
  415238:	ldr	x8, [sp, #280]
  41523c:	ldr	w1, [x8]
  415240:	bl	402694 <ferror@plt+0x944>
  415244:	ldr	x8, [sp, #280]
  415248:	ldr	w9, [x8]
  41524c:	add	w9, w9, #0x1
  415250:	str	w9, [x8]
  415254:	b	415218 <ferror@plt+0x134c8>
  415258:	ldr	x8, [sp, #296]
  41525c:	ldr	w9, [x8]
  415260:	mov	w10, #0x0                   	// #0
  415264:	str	w10, [sp, #32]
  415268:	cbz	w9, 415288 <ferror@plt+0x13538>
  41526c:	ldr	x8, [sp, #4848]
  415270:	ldur	w9, [x8, #-8]
  415274:	ldr	x8, [sp, #288]
  415278:	ldr	w10, [x8]
  41527c:	cmp	w9, w10
  415280:	cset	w9, gt
  415284:	str	w9, [sp, #32]
  415288:	ldr	w8, [sp, #32]
  41528c:	and	w8, w8, #0x1
  415290:	ldr	x9, [sp, #296]
  415294:	str	w8, [x9]
  415298:	ldr	x10, [sp, #4848]
  41529c:	ldr	w8, [x10]
  4152a0:	ldr	x10, [sp, #288]
  4152a4:	str	w8, [x10]
  4152a8:	ldr	x8, [sp, #4848]
  4152ac:	ldur	w9, [x8, #-12]
  4152b0:	str	w9, [sp, #4824]
  4152b4:	b	415ec4 <ferror@plt+0x14174>
  4152b8:	ldr	x8, [sp, #4848]
  4152bc:	ldur	w0, [x8, #-4]
  4152c0:	ldr	x8, [sp, #4848]
  4152c4:	ldr	w1, [x8]
  4152c8:	bl	402694 <ferror@plt+0x944>
  4152cc:	ldr	x8, [sp, #296]
  4152d0:	ldr	w9, [x8]
  4152d4:	mov	w10, #0x0                   	// #0
  4152d8:	str	w10, [sp, #28]
  4152dc:	cbz	w9, 4152fc <ferror@plt+0x135ac>
  4152e0:	ldr	x8, [sp, #4848]
  4152e4:	ldr	w9, [x8]
  4152e8:	ldr	x8, [sp, #288]
  4152ec:	ldr	w10, [x8]
  4152f0:	cmp	w9, w10
  4152f4:	cset	w9, gt
  4152f8:	str	w9, [sp, #28]
  4152fc:	ldr	w8, [sp, #28]
  415300:	and	w8, w8, #0x1
  415304:	ldr	x9, [sp, #296]
  415308:	str	w8, [x9]
  41530c:	ldr	x10, [sp, #4848]
  415310:	ldr	w8, [x10]
  415314:	ldr	x10, [sp, #288]
  415318:	str	w8, [x10]
  41531c:	ldr	x11, [sp, #328]
  415320:	ldr	x12, [x11]
  415324:	ldr	x13, [sp, #320]
  415328:	ldr	x14, [x13]
  41532c:	ldr	w8, [x12, x14, lsl #2]
  415330:	and	w8, w8, #0x1
  415334:	cbz	w8, 4153c4 <ferror@plt+0x13674>
  415338:	ldr	x8, [sp, #4848]
  41533c:	ldr	w0, [x8]
  415340:	bl	402eac <ferror@plt+0x115c>
  415344:	tbnz	w0, #0, 41534c <ferror@plt+0x135fc>
  415348:	b	4153c4 <ferror@plt+0x13674>
  41534c:	ldr	x8, [sp, #4848]
  415350:	ldr	w0, [x8]
  415354:	bl	402f24 <ferror@plt+0x11d4>
  415358:	ldr	x8, [sp, #4848]
  41535c:	str	w0, [x8]
  415360:	ldr	x8, [sp, #4848]
  415364:	ldur	w0, [x8, #-4]
  415368:	ldr	x8, [sp, #4848]
  41536c:	ldr	w1, [x8]
  415370:	bl	402694 <ferror@plt+0x944>
  415374:	ldr	x8, [sp, #296]
  415378:	ldr	w9, [x8]
  41537c:	mov	w10, #0x0                   	// #0
  415380:	str	w10, [sp, #24]
  415384:	cbz	w9, 4153a4 <ferror@plt+0x13654>
  415388:	ldr	x8, [sp, #4848]
  41538c:	ldr	w9, [x8]
  415390:	ldr	x8, [sp, #288]
  415394:	ldr	w10, [x8]
  415398:	cmp	w9, w10
  41539c:	cset	w9, gt
  4153a0:	str	w9, [sp, #24]
  4153a4:	ldr	w8, [sp, #24]
  4153a8:	and	w8, w8, #0x1
  4153ac:	ldr	x9, [sp, #296]
  4153b0:	str	w8, [x9]
  4153b4:	ldr	x10, [sp, #4848]
  4153b8:	ldr	w8, [x10]
  4153bc:	ldr	x10, [sp, #288]
  4153c0:	str	w8, [x10]
  4153c4:	ldr	x8, [sp, #4848]
  4153c8:	ldur	w9, [x8, #-4]
  4153cc:	str	w9, [sp, #4824]
  4153d0:	b	415ec4 <ferror@plt+0x14174>
  4153d4:	ldr	x8, [sp, #296]
  4153d8:	str	wzr, [x8]
  4153dc:	ldr	x9, [sp, #4848]
  4153e0:	ldur	w10, [x9, #-4]
  4153e4:	str	w10, [sp, #4824]
  4153e8:	b	415ec4 <ferror@plt+0x14174>
  4153ec:	mov	w8, #0x1                   	// #1
  4153f0:	ldr	x9, [sp, #296]
  4153f4:	str	w8, [x9]
  4153f8:	ldr	x10, [sp, #288]
  4153fc:	str	wzr, [x10]
  415400:	bl	4028b4 <ferror@plt+0xb64>
  415404:	str	w0, [sp, #4824]
  415408:	ldr	x9, [sp, #304]
  41540c:	str	w0, [x9]
  415410:	b	415ec4 <ferror@plt+0x14174>
  415414:	str	wzr, [sp, #668]
  415418:	ldr	w8, [sp, #668]
  41541c:	ldr	x9, [sp, #312]
  415420:	ldr	w10, [x9]
  415424:	cmp	w8, w10
  415428:	b.ge	415470 <ferror@plt+0x13720>  // b.tcont
  41542c:	ldr	w8, [sp, #668]
  415430:	and	w8, w8, #0xffffff80
  415434:	cbnz	w8, 415460 <ferror@plt+0x13710>
  415438:	bl	401b50 <__ctype_b_loc@plt>
  41543c:	ldr	x8, [x0]
  415440:	ldrsw	x9, [sp, #668]
  415444:	ldrh	w10, [x8, x9, lsl #1]
  415448:	and	w10, w10, #0x8
  41544c:	cbz	w10, 415460 <ferror@plt+0x13710>
  415450:	ldr	x8, [sp, #304]
  415454:	ldr	w0, [x8]
  415458:	ldr	w1, [sp, #668]
  41545c:	bl	402694 <ferror@plt+0x944>
  415460:	ldr	w8, [sp, #668]
  415464:	add	w8, w8, #0x1
  415468:	str	w8, [sp, #668]
  41546c:	b	415418 <ferror@plt+0x136c8>
  415470:	b	415ec4 <ferror@plt+0x14174>
  415474:	str	wzr, [sp, #664]
  415478:	ldr	w8, [sp, #664]
  41547c:	ldr	x9, [sp, #312]
  415480:	ldr	w10, [x9]
  415484:	cmp	w8, w10
  415488:	b.ge	4154d0 <ferror@plt+0x13780>  // b.tcont
  41548c:	ldr	w8, [sp, #664]
  415490:	and	w8, w8, #0xffffff80
  415494:	cbnz	w8, 4154c0 <ferror@plt+0x13770>
  415498:	bl	401b50 <__ctype_b_loc@plt>
  41549c:	ldr	x8, [x0]
  4154a0:	ldrsw	x9, [sp, #664]
  4154a4:	ldrh	w10, [x8, x9, lsl #1]
  4154a8:	and	w10, w10, #0x400
  4154ac:	cbz	w10, 4154c0 <ferror@plt+0x13770>
  4154b0:	ldr	x8, [sp, #304]
  4154b4:	ldr	w0, [x8]
  4154b8:	ldr	w1, [sp, #664]
  4154bc:	bl	402694 <ferror@plt+0x944>
  4154c0:	ldr	w8, [sp, #664]
  4154c4:	add	w8, w8, #0x1
  4154c8:	str	w8, [sp, #664]
  4154cc:	b	415478 <ferror@plt+0x13728>
  4154d0:	b	415ec4 <ferror@plt+0x14174>
  4154d4:	str	wzr, [sp, #660]
  4154d8:	ldr	w8, [sp, #660]
  4154dc:	ldr	x9, [sp, #312]
  4154e0:	ldr	w10, [x9]
  4154e4:	cmp	w8, w10
  4154e8:	b.ge	415530 <ferror@plt+0x137e0>  // b.tcont
  4154ec:	ldr	w8, [sp, #660]
  4154f0:	and	w8, w8, #0xffffff80
  4154f4:	cbnz	w8, 415520 <ferror@plt+0x137d0>
  4154f8:	ldr	w8, [sp, #660]
  4154fc:	cmp	w8, #0x20
  415500:	b.eq	415510 <ferror@plt+0x137c0>  // b.none
  415504:	ldr	w8, [sp, #660]
  415508:	cmp	w8, #0x9
  41550c:	b.ne	415520 <ferror@plt+0x137d0>  // b.any
  415510:	ldr	x8, [sp, #304]
  415514:	ldr	w0, [x8]
  415518:	ldr	w1, [sp, #660]
  41551c:	bl	402694 <ferror@plt+0x944>
  415520:	ldr	w8, [sp, #660]
  415524:	add	w8, w8, #0x1
  415528:	str	w8, [sp, #660]
  41552c:	b	4154d8 <ferror@plt+0x13788>
  415530:	b	415ec4 <ferror@plt+0x14174>
  415534:	str	wzr, [sp, #656]
  415538:	ldr	w8, [sp, #656]
  41553c:	ldr	x9, [sp, #312]
  415540:	ldr	w10, [x9]
  415544:	cmp	w8, w10
  415548:	b.ge	415590 <ferror@plt+0x13840>  // b.tcont
  41554c:	ldr	w8, [sp, #656]
  415550:	and	w8, w8, #0xffffff80
  415554:	cbnz	w8, 415580 <ferror@plt+0x13830>
  415558:	bl	401b50 <__ctype_b_loc@plt>
  41555c:	ldr	x8, [x0]
  415560:	ldrsw	x9, [sp, #656]
  415564:	ldrh	w10, [x8, x9, lsl #1]
  415568:	and	w10, w10, #0x2
  41556c:	cbz	w10, 415580 <ferror@plt+0x13830>
  415570:	ldr	x8, [sp, #304]
  415574:	ldr	w0, [x8]
  415578:	ldr	w1, [sp, #656]
  41557c:	bl	402694 <ferror@plt+0x944>
  415580:	ldr	w8, [sp, #656]
  415584:	add	w8, w8, #0x1
  415588:	str	w8, [sp, #656]
  41558c:	b	415538 <ferror@plt+0x137e8>
  415590:	b	415ec4 <ferror@plt+0x14174>
  415594:	str	wzr, [sp, #652]
  415598:	ldr	w8, [sp, #652]
  41559c:	ldr	x9, [sp, #312]
  4155a0:	ldr	w10, [x9]
  4155a4:	cmp	w8, w10
  4155a8:	b.ge	4155f0 <ferror@plt+0x138a0>  // b.tcont
  4155ac:	ldr	w8, [sp, #652]
  4155b0:	and	w8, w8, #0xffffff80
  4155b4:	cbnz	w8, 4155e0 <ferror@plt+0x13890>
  4155b8:	bl	401b50 <__ctype_b_loc@plt>
  4155bc:	ldr	x8, [x0]
  4155c0:	ldrsw	x9, [sp, #652]
  4155c4:	ldrh	w10, [x8, x9, lsl #1]
  4155c8:	and	w10, w10, #0x800
  4155cc:	cbz	w10, 4155e0 <ferror@plt+0x13890>
  4155d0:	ldr	x8, [sp, #304]
  4155d4:	ldr	w0, [x8]
  4155d8:	ldr	w1, [sp, #652]
  4155dc:	bl	402694 <ferror@plt+0x944>
  4155e0:	ldr	w8, [sp, #652]
  4155e4:	add	w8, w8, #0x1
  4155e8:	str	w8, [sp, #652]
  4155ec:	b	415598 <ferror@plt+0x13848>
  4155f0:	b	415ec4 <ferror@plt+0x14174>
  4155f4:	str	wzr, [sp, #648]
  4155f8:	ldr	w8, [sp, #648]
  4155fc:	ldr	x9, [sp, #312]
  415600:	ldr	w10, [x9]
  415604:	cmp	w8, w10
  415608:	b.ge	415650 <ferror@plt+0x13900>  // b.tcont
  41560c:	ldr	w8, [sp, #648]
  415610:	and	w8, w8, #0xffffff80
  415614:	cbnz	w8, 415640 <ferror@plt+0x138f0>
  415618:	bl	401b50 <__ctype_b_loc@plt>
  41561c:	ldr	x8, [x0]
  415620:	ldrsw	x9, [sp, #648]
  415624:	ldrh	w10, [x8, x9, lsl #1]
  415628:	and	w10, w10, #0x8000
  41562c:	cbz	w10, 415640 <ferror@plt+0x138f0>
  415630:	ldr	x8, [sp, #304]
  415634:	ldr	w0, [x8]
  415638:	ldr	w1, [sp, #648]
  41563c:	bl	402694 <ferror@plt+0x944>
  415640:	ldr	w8, [sp, #648]
  415644:	add	w8, w8, #0x1
  415648:	str	w8, [sp, #648]
  41564c:	b	4155f8 <ferror@plt+0x138a8>
  415650:	b	415ec4 <ferror@plt+0x14174>
  415654:	str	wzr, [sp, #644]
  415658:	ldr	w8, [sp, #644]
  41565c:	ldr	x9, [sp, #312]
  415660:	ldr	w10, [x9]
  415664:	cmp	w8, w10
  415668:	b.ge	4156b0 <ferror@plt+0x13960>  // b.tcont
  41566c:	ldr	w8, [sp, #644]
  415670:	and	w8, w8, #0xffffff80
  415674:	cbnz	w8, 4156a0 <ferror@plt+0x13950>
  415678:	bl	401b50 <__ctype_b_loc@plt>
  41567c:	ldr	x8, [x0]
  415680:	ldrsw	x9, [sp, #644]
  415684:	ldrh	w10, [x8, x9, lsl #1]
  415688:	and	w10, w10, #0x200
  41568c:	cbz	w10, 4156a0 <ferror@plt+0x13950>
  415690:	ldr	x8, [sp, #304]
  415694:	ldr	w0, [x8]
  415698:	ldr	w1, [sp, #644]
  41569c:	bl	402694 <ferror@plt+0x944>
  4156a0:	ldr	w8, [sp, #644]
  4156a4:	add	w8, w8, #0x1
  4156a8:	str	w8, [sp, #644]
  4156ac:	b	415658 <ferror@plt+0x13908>
  4156b0:	ldr	x8, [sp, #328]
  4156b4:	ldr	x9, [x8]
  4156b8:	ldr	x10, [sp, #320]
  4156bc:	ldr	x11, [x10]
  4156c0:	ldr	w12, [x9, x11, lsl #2]
  4156c4:	and	w12, w12, #0x1
  4156c8:	cbz	w12, 415728 <ferror@plt+0x139d8>
  4156cc:	str	wzr, [sp, #640]
  4156d0:	ldr	w8, [sp, #640]
  4156d4:	ldr	x9, [sp, #312]
  4156d8:	ldr	w10, [x9]
  4156dc:	cmp	w8, w10
  4156e0:	b.ge	415728 <ferror@plt+0x139d8>  // b.tcont
  4156e4:	ldr	w8, [sp, #640]
  4156e8:	and	w8, w8, #0xffffff80
  4156ec:	cbnz	w8, 415718 <ferror@plt+0x139c8>
  4156f0:	bl	401b50 <__ctype_b_loc@plt>
  4156f4:	ldr	x8, [x0]
  4156f8:	ldrsw	x9, [sp, #640]
  4156fc:	ldrh	w10, [x8, x9, lsl #1]
  415700:	and	w10, w10, #0x100
  415704:	cbz	w10, 415718 <ferror@plt+0x139c8>
  415708:	ldr	x8, [sp, #304]
  41570c:	ldr	w0, [x8]
  415710:	ldr	w1, [sp, #640]
  415714:	bl	402694 <ferror@plt+0x944>
  415718:	ldr	w8, [sp, #640]
  41571c:	add	w8, w8, #0x1
  415720:	str	w8, [sp, #640]
  415724:	b	4156d0 <ferror@plt+0x13980>
  415728:	b	415ec4 <ferror@plt+0x14174>
  41572c:	str	wzr, [sp, #636]
  415730:	ldr	w8, [sp, #636]
  415734:	ldr	x9, [sp, #312]
  415738:	ldr	w10, [x9]
  41573c:	cmp	w8, w10
  415740:	b.ge	415788 <ferror@plt+0x13a38>  // b.tcont
  415744:	ldr	w8, [sp, #636]
  415748:	and	w8, w8, #0xffffff80
  41574c:	cbnz	w8, 415778 <ferror@plt+0x13a28>
  415750:	bl	401b50 <__ctype_b_loc@plt>
  415754:	ldr	x8, [x0]
  415758:	ldrsw	x9, [sp, #636]
  41575c:	ldrh	w10, [x8, x9, lsl #1]
  415760:	and	w10, w10, #0x4000
  415764:	cbz	w10, 415778 <ferror@plt+0x13a28>
  415768:	ldr	x8, [sp, #304]
  41576c:	ldr	w0, [x8]
  415770:	ldr	w1, [sp, #636]
  415774:	bl	402694 <ferror@plt+0x944>
  415778:	ldr	w8, [sp, #636]
  41577c:	add	w8, w8, #0x1
  415780:	str	w8, [sp, #636]
  415784:	b	415730 <ferror@plt+0x139e0>
  415788:	b	415ec4 <ferror@plt+0x14174>
  41578c:	str	wzr, [sp, #632]
  415790:	ldr	w8, [sp, #632]
  415794:	ldr	x9, [sp, #312]
  415798:	ldr	w10, [x9]
  41579c:	cmp	w8, w10
  4157a0:	b.ge	4157e8 <ferror@plt+0x13a98>  // b.tcont
  4157a4:	ldr	w8, [sp, #632]
  4157a8:	and	w8, w8, #0xffffff80
  4157ac:	cbnz	w8, 4157d8 <ferror@plt+0x13a88>
  4157b0:	bl	401b50 <__ctype_b_loc@plt>
  4157b4:	ldr	x8, [x0]
  4157b8:	ldrsw	x9, [sp, #632]
  4157bc:	ldrh	w10, [x8, x9, lsl #1]
  4157c0:	and	w10, w10, #0x4
  4157c4:	cbz	w10, 4157d8 <ferror@plt+0x13a88>
  4157c8:	ldr	x8, [sp, #304]
  4157cc:	ldr	w0, [x8]
  4157d0:	ldr	w1, [sp, #632]
  4157d4:	bl	402694 <ferror@plt+0x944>
  4157d8:	ldr	w8, [sp, #632]
  4157dc:	add	w8, w8, #0x1
  4157e0:	str	w8, [sp, #632]
  4157e4:	b	415790 <ferror@plt+0x13a40>
  4157e8:	b	415ec4 <ferror@plt+0x14174>
  4157ec:	str	wzr, [sp, #628]
  4157f0:	ldr	w8, [sp, #628]
  4157f4:	ldr	x9, [sp, #312]
  4157f8:	ldr	w10, [x9]
  4157fc:	cmp	w8, w10
  415800:	b.ge	415848 <ferror@plt+0x13af8>  // b.tcont
  415804:	ldr	w8, [sp, #628]
  415808:	and	w8, w8, #0xffffff80
  41580c:	cbnz	w8, 415838 <ferror@plt+0x13ae8>
  415810:	bl	401b50 <__ctype_b_loc@plt>
  415814:	ldr	x8, [x0]
  415818:	ldrsw	x9, [sp, #628]
  41581c:	ldrh	w10, [x8, x9, lsl #1]
  415820:	and	w10, w10, #0x2000
  415824:	cbz	w10, 415838 <ferror@plt+0x13ae8>
  415828:	ldr	x8, [sp, #304]
  41582c:	ldr	w0, [x8]
  415830:	ldr	w1, [sp, #628]
  415834:	bl	402694 <ferror@plt+0x944>
  415838:	ldr	w8, [sp, #628]
  41583c:	add	w8, w8, #0x1
  415840:	str	w8, [sp, #628]
  415844:	b	4157f0 <ferror@plt+0x13aa0>
  415848:	b	415ec4 <ferror@plt+0x14174>
  41584c:	str	wzr, [sp, #624]
  415850:	ldr	w8, [sp, #624]
  415854:	ldr	x9, [sp, #312]
  415858:	ldr	w10, [x9]
  41585c:	cmp	w8, w10
  415860:	b.ge	4158a8 <ferror@plt+0x13b58>  // b.tcont
  415864:	ldr	w8, [sp, #624]
  415868:	and	w8, w8, #0xffffff80
  41586c:	cbnz	w8, 415898 <ferror@plt+0x13b48>
  415870:	bl	401b50 <__ctype_b_loc@plt>
  415874:	ldr	x8, [x0]
  415878:	ldrsw	x9, [sp, #624]
  41587c:	ldrh	w10, [x8, x9, lsl #1]
  415880:	and	w10, w10, #0x1000
  415884:	cbz	w10, 415898 <ferror@plt+0x13b48>
  415888:	ldr	x8, [sp, #304]
  41588c:	ldr	w0, [x8]
  415890:	ldr	w1, [sp, #624]
  415894:	bl	402694 <ferror@plt+0x944>
  415898:	ldr	w8, [sp, #624]
  41589c:	add	w8, w8, #0x1
  4158a0:	str	w8, [sp, #624]
  4158a4:	b	415850 <ferror@plt+0x13b00>
  4158a8:	b	415ec4 <ferror@plt+0x14174>
  4158ac:	str	wzr, [sp, #620]
  4158b0:	ldr	w8, [sp, #620]
  4158b4:	ldr	x9, [sp, #312]
  4158b8:	ldr	w10, [x9]
  4158bc:	cmp	w8, w10
  4158c0:	b.ge	415908 <ferror@plt+0x13bb8>  // b.tcont
  4158c4:	ldr	w8, [sp, #620]
  4158c8:	and	w8, w8, #0xffffff80
  4158cc:	cbnz	w8, 4158f8 <ferror@plt+0x13ba8>
  4158d0:	bl	401b50 <__ctype_b_loc@plt>
  4158d4:	ldr	x8, [x0]
  4158d8:	ldrsw	x9, [sp, #620]
  4158dc:	ldrh	w10, [x8, x9, lsl #1]
  4158e0:	and	w10, w10, #0x100
  4158e4:	cbz	w10, 4158f8 <ferror@plt+0x13ba8>
  4158e8:	ldr	x8, [sp, #304]
  4158ec:	ldr	w0, [x8]
  4158f0:	ldr	w1, [sp, #620]
  4158f4:	bl	402694 <ferror@plt+0x944>
  4158f8:	ldr	w8, [sp, #620]
  4158fc:	add	w8, w8, #0x1
  415900:	str	w8, [sp, #620]
  415904:	b	4158b0 <ferror@plt+0x13b60>
  415908:	ldr	x8, [sp, #328]
  41590c:	ldr	x9, [x8]
  415910:	ldr	x10, [sp, #320]
  415914:	ldr	x11, [x10]
  415918:	ldr	w12, [x9, x11, lsl #2]
  41591c:	and	w12, w12, #0x1
  415920:	cbz	w12, 415980 <ferror@plt+0x13c30>
  415924:	str	wzr, [sp, #616]
  415928:	ldr	w8, [sp, #616]
  41592c:	ldr	x9, [sp, #312]
  415930:	ldr	w10, [x9]
  415934:	cmp	w8, w10
  415938:	b.ge	415980 <ferror@plt+0x13c30>  // b.tcont
  41593c:	ldr	w8, [sp, #616]
  415940:	and	w8, w8, #0xffffff80
  415944:	cbnz	w8, 415970 <ferror@plt+0x13c20>
  415948:	bl	401b50 <__ctype_b_loc@plt>
  41594c:	ldr	x8, [x0]
  415950:	ldrsw	x9, [sp, #616]
  415954:	ldrh	w10, [x8, x9, lsl #1]
  415958:	and	w10, w10, #0x200
  41595c:	cbz	w10, 415970 <ferror@plt+0x13c20>
  415960:	ldr	x8, [sp, #304]
  415964:	ldr	w0, [x8]
  415968:	ldr	w1, [sp, #616]
  41596c:	bl	402694 <ferror@plt+0x944>
  415970:	ldr	w8, [sp, #616]
  415974:	add	w8, w8, #0x1
  415978:	str	w8, [sp, #616]
  41597c:	b	415928 <ferror@plt+0x13bd8>
  415980:	b	415ec4 <ferror@plt+0x14174>
  415984:	str	wzr, [sp, #612]
  415988:	ldr	w8, [sp, #612]
  41598c:	ldr	x9, [sp, #312]
  415990:	ldr	w10, [x9]
  415994:	cmp	w8, w10
  415998:	b.ge	4159d4 <ferror@plt+0x13c84>  // b.tcont
  41599c:	bl	401b50 <__ctype_b_loc@plt>
  4159a0:	ldr	x8, [x0]
  4159a4:	ldrsw	x9, [sp, #612]
  4159a8:	ldrh	w10, [x8, x9, lsl #1]
  4159ac:	and	w10, w10, #0x8
  4159b0:	cbnz	w10, 4159c4 <ferror@plt+0x13c74>
  4159b4:	ldr	x8, [sp, #304]
  4159b8:	ldr	w0, [x8]
  4159bc:	ldr	w1, [sp, #612]
  4159c0:	bl	402694 <ferror@plt+0x944>
  4159c4:	ldr	w8, [sp, #612]
  4159c8:	add	w8, w8, #0x1
  4159cc:	str	w8, [sp, #612]
  4159d0:	b	415988 <ferror@plt+0x13c38>
  4159d4:	b	415ec4 <ferror@plt+0x14174>
  4159d8:	str	wzr, [sp, #608]
  4159dc:	ldr	w8, [sp, #608]
  4159e0:	ldr	x9, [sp, #312]
  4159e4:	ldr	w10, [x9]
  4159e8:	cmp	w8, w10
  4159ec:	b.ge	415a28 <ferror@plt+0x13cd8>  // b.tcont
  4159f0:	bl	401b50 <__ctype_b_loc@plt>
  4159f4:	ldr	x8, [x0]
  4159f8:	ldrsw	x9, [sp, #608]
  4159fc:	ldrh	w10, [x8, x9, lsl #1]
  415a00:	and	w10, w10, #0x400
  415a04:	cbnz	w10, 415a18 <ferror@plt+0x13cc8>
  415a08:	ldr	x8, [sp, #304]
  415a0c:	ldr	w0, [x8]
  415a10:	ldr	w1, [sp, #608]
  415a14:	bl	402694 <ferror@plt+0x944>
  415a18:	ldr	w8, [sp, #608]
  415a1c:	add	w8, w8, #0x1
  415a20:	str	w8, [sp, #608]
  415a24:	b	4159dc <ferror@plt+0x13c8c>
  415a28:	b	415ec4 <ferror@plt+0x14174>
  415a2c:	str	wzr, [sp, #604]
  415a30:	ldr	w8, [sp, #604]
  415a34:	ldr	x9, [sp, #312]
  415a38:	ldr	w10, [x9]
  415a3c:	cmp	w8, w10
  415a40:	b.ge	415a7c <ferror@plt+0x13d2c>  // b.tcont
  415a44:	ldr	w8, [sp, #604]
  415a48:	cmp	w8, #0x20
  415a4c:	b.eq	415a6c <ferror@plt+0x13d1c>  // b.none
  415a50:	ldr	w8, [sp, #604]
  415a54:	cmp	w8, #0x9
  415a58:	b.eq	415a6c <ferror@plt+0x13d1c>  // b.none
  415a5c:	ldr	x8, [sp, #304]
  415a60:	ldr	w0, [x8]
  415a64:	ldr	w1, [sp, #604]
  415a68:	bl	402694 <ferror@plt+0x944>
  415a6c:	ldr	w8, [sp, #604]
  415a70:	add	w8, w8, #0x1
  415a74:	str	w8, [sp, #604]
  415a78:	b	415a30 <ferror@plt+0x13ce0>
  415a7c:	b	415ec4 <ferror@plt+0x14174>
  415a80:	str	wzr, [sp, #600]
  415a84:	ldr	w8, [sp, #600]
  415a88:	ldr	x9, [sp, #312]
  415a8c:	ldr	w10, [x9]
  415a90:	cmp	w8, w10
  415a94:	b.ge	415ad0 <ferror@plt+0x13d80>  // b.tcont
  415a98:	bl	401b50 <__ctype_b_loc@plt>
  415a9c:	ldr	x8, [x0]
  415aa0:	ldrsw	x9, [sp, #600]
  415aa4:	ldrh	w10, [x8, x9, lsl #1]
  415aa8:	and	w10, w10, #0x2
  415aac:	cbnz	w10, 415ac0 <ferror@plt+0x13d70>
  415ab0:	ldr	x8, [sp, #304]
  415ab4:	ldr	w0, [x8]
  415ab8:	ldr	w1, [sp, #600]
  415abc:	bl	402694 <ferror@plt+0x944>
  415ac0:	ldr	w8, [sp, #600]
  415ac4:	add	w8, w8, #0x1
  415ac8:	str	w8, [sp, #600]
  415acc:	b	415a84 <ferror@plt+0x13d34>
  415ad0:	b	415ec4 <ferror@plt+0x14174>
  415ad4:	str	wzr, [sp, #596]
  415ad8:	ldr	w8, [sp, #596]
  415adc:	ldr	x9, [sp, #312]
  415ae0:	ldr	w10, [x9]
  415ae4:	cmp	w8, w10
  415ae8:	b.ge	415b24 <ferror@plt+0x13dd4>  // b.tcont
  415aec:	bl	401b50 <__ctype_b_loc@plt>
  415af0:	ldr	x8, [x0]
  415af4:	ldrsw	x9, [sp, #596]
  415af8:	ldrh	w10, [x8, x9, lsl #1]
  415afc:	and	w10, w10, #0x800
  415b00:	cbnz	w10, 415b14 <ferror@plt+0x13dc4>
  415b04:	ldr	x8, [sp, #304]
  415b08:	ldr	w0, [x8]
  415b0c:	ldr	w1, [sp, #596]
  415b10:	bl	402694 <ferror@plt+0x944>
  415b14:	ldr	w8, [sp, #596]
  415b18:	add	w8, w8, #0x1
  415b1c:	str	w8, [sp, #596]
  415b20:	b	415ad8 <ferror@plt+0x13d88>
  415b24:	b	415ec4 <ferror@plt+0x14174>
  415b28:	str	wzr, [sp, #592]
  415b2c:	ldr	w8, [sp, #592]
  415b30:	ldr	x9, [sp, #312]
  415b34:	ldr	w10, [x9]
  415b38:	cmp	w8, w10
  415b3c:	b.ge	415b78 <ferror@plt+0x13e28>  // b.tcont
  415b40:	bl	401b50 <__ctype_b_loc@plt>
  415b44:	ldr	x8, [x0]
  415b48:	ldrsw	x9, [sp, #592]
  415b4c:	ldrh	w10, [x8, x9, lsl #1]
  415b50:	and	w10, w10, #0x8000
  415b54:	cbnz	w10, 415b68 <ferror@plt+0x13e18>
  415b58:	ldr	x8, [sp, #304]
  415b5c:	ldr	w0, [x8]
  415b60:	ldr	w1, [sp, #592]
  415b64:	bl	402694 <ferror@plt+0x944>
  415b68:	ldr	w8, [sp, #592]
  415b6c:	add	w8, w8, #0x1
  415b70:	str	w8, [sp, #592]
  415b74:	b	415b2c <ferror@plt+0x13ddc>
  415b78:	b	415ec4 <ferror@plt+0x14174>
  415b7c:	str	wzr, [sp, #588]
  415b80:	ldr	w8, [sp, #588]
  415b84:	ldr	x9, [sp, #312]
  415b88:	ldr	w10, [x9]
  415b8c:	cmp	w8, w10
  415b90:	b.ge	415bcc <ferror@plt+0x13e7c>  // b.tcont
  415b94:	bl	401b50 <__ctype_b_loc@plt>
  415b98:	ldr	x8, [x0]
  415b9c:	ldrsw	x9, [sp, #588]
  415ba0:	ldrh	w10, [x8, x9, lsl #1]
  415ba4:	and	w10, w10, #0x4000
  415ba8:	cbnz	w10, 415bbc <ferror@plt+0x13e6c>
  415bac:	ldr	x8, [sp, #304]
  415bb0:	ldr	w0, [x8]
  415bb4:	ldr	w1, [sp, #588]
  415bb8:	bl	402694 <ferror@plt+0x944>
  415bbc:	ldr	w8, [sp, #588]
  415bc0:	add	w8, w8, #0x1
  415bc4:	str	w8, [sp, #588]
  415bc8:	b	415b80 <ferror@plt+0x13e30>
  415bcc:	b	415ec4 <ferror@plt+0x14174>
  415bd0:	str	wzr, [sp, #584]
  415bd4:	ldr	w8, [sp, #584]
  415bd8:	ldr	x9, [sp, #312]
  415bdc:	ldr	w10, [x9]
  415be0:	cmp	w8, w10
  415be4:	b.ge	415c20 <ferror@plt+0x13ed0>  // b.tcont
  415be8:	bl	401b50 <__ctype_b_loc@plt>
  415bec:	ldr	x8, [x0]
  415bf0:	ldrsw	x9, [sp, #584]
  415bf4:	ldrh	w10, [x8, x9, lsl #1]
  415bf8:	and	w10, w10, #0x4
  415bfc:	cbnz	w10, 415c10 <ferror@plt+0x13ec0>
  415c00:	ldr	x8, [sp, #304]
  415c04:	ldr	w0, [x8]
  415c08:	ldr	w1, [sp, #584]
  415c0c:	bl	402694 <ferror@plt+0x944>
  415c10:	ldr	w8, [sp, #584]
  415c14:	add	w8, w8, #0x1
  415c18:	str	w8, [sp, #584]
  415c1c:	b	415bd4 <ferror@plt+0x13e84>
  415c20:	b	415ec4 <ferror@plt+0x14174>
  415c24:	str	wzr, [sp, #580]
  415c28:	ldr	w8, [sp, #580]
  415c2c:	ldr	x9, [sp, #312]
  415c30:	ldr	w10, [x9]
  415c34:	cmp	w8, w10
  415c38:	b.ge	415c74 <ferror@plt+0x13f24>  // b.tcont
  415c3c:	bl	401b50 <__ctype_b_loc@plt>
  415c40:	ldr	x8, [x0]
  415c44:	ldrsw	x9, [sp, #580]
  415c48:	ldrh	w10, [x8, x9, lsl #1]
  415c4c:	and	w10, w10, #0x2000
  415c50:	cbnz	w10, 415c64 <ferror@plt+0x13f14>
  415c54:	ldr	x8, [sp, #304]
  415c58:	ldr	w0, [x8]
  415c5c:	ldr	w1, [sp, #580]
  415c60:	bl	402694 <ferror@plt+0x944>
  415c64:	ldr	w8, [sp, #580]
  415c68:	add	w8, w8, #0x1
  415c6c:	str	w8, [sp, #580]
  415c70:	b	415c28 <ferror@plt+0x13ed8>
  415c74:	b	415ec4 <ferror@plt+0x14174>
  415c78:	str	wzr, [sp, #576]
  415c7c:	ldr	w8, [sp, #576]
  415c80:	ldr	x9, [sp, #312]
  415c84:	ldr	w10, [x9]
  415c88:	cmp	w8, w10
  415c8c:	b.ge	415cc8 <ferror@plt+0x13f78>  // b.tcont
  415c90:	bl	401b50 <__ctype_b_loc@plt>
  415c94:	ldr	x8, [x0]
  415c98:	ldrsw	x9, [sp, #576]
  415c9c:	ldrh	w10, [x8, x9, lsl #1]
  415ca0:	and	w10, w10, #0x1000
  415ca4:	cbnz	w10, 415cb8 <ferror@plt+0x13f68>
  415ca8:	ldr	x8, [sp, #304]
  415cac:	ldr	w0, [x8]
  415cb0:	ldr	w1, [sp, #576]
  415cb4:	bl	402694 <ferror@plt+0x944>
  415cb8:	ldr	w8, [sp, #576]
  415cbc:	add	w8, w8, #0x1
  415cc0:	str	w8, [sp, #576]
  415cc4:	b	415c7c <ferror@plt+0x13f2c>
  415cc8:	b	415ec4 <ferror@plt+0x14174>
  415ccc:	ldr	x8, [sp, #328]
  415cd0:	ldr	x9, [x8]
  415cd4:	ldr	x10, [sp, #320]
  415cd8:	ldr	x11, [x10]
  415cdc:	ldr	w12, [x9, x11, lsl #2]
  415ce0:	and	w12, w12, #0x1
  415ce4:	cbz	w12, 415cfc <ferror@plt+0x13fac>
  415ce8:	adrp	x0, 42d000 <ferror@plt+0x2b2b0>
  415cec:	add	x0, x0, #0x80c
  415cf0:	bl	401d10 <gettext@plt>
  415cf4:	bl	4164f0 <ferror@plt+0x147a0>
  415cf8:	b	415d4c <ferror@plt+0x13ffc>
  415cfc:	str	wzr, [sp, #572]
  415d00:	ldr	w8, [sp, #572]
  415d04:	ldr	x9, [sp, #312]
  415d08:	ldr	w10, [x9]
  415d0c:	cmp	w8, w10
  415d10:	b.ge	415d4c <ferror@plt+0x13ffc>  // b.tcont
  415d14:	bl	401b50 <__ctype_b_loc@plt>
  415d18:	ldr	x8, [x0]
  415d1c:	ldrsw	x9, [sp, #572]
  415d20:	ldrh	w10, [x8, x9, lsl #1]
  415d24:	and	w10, w10, #0x200
  415d28:	cbnz	w10, 415d3c <ferror@plt+0x13fec>
  415d2c:	ldr	x8, [sp, #304]
  415d30:	ldr	w0, [x8]
  415d34:	ldr	w1, [sp, #572]
  415d38:	bl	402694 <ferror@plt+0x944>
  415d3c:	ldr	w8, [sp, #572]
  415d40:	add	w8, w8, #0x1
  415d44:	str	w8, [sp, #572]
  415d48:	b	415d00 <ferror@plt+0x13fb0>
  415d4c:	b	415ec4 <ferror@plt+0x14174>
  415d50:	ldr	x8, [sp, #328]
  415d54:	ldr	x9, [x8]
  415d58:	ldr	x10, [sp, #320]
  415d5c:	ldr	x11, [x10]
  415d60:	ldr	w12, [x9, x11, lsl #2]
  415d64:	and	w12, w12, #0x1
  415d68:	cbz	w12, 415d80 <ferror@plt+0x14030>
  415d6c:	adrp	x0, 42d000 <ferror@plt+0x2b2b0>
  415d70:	add	x0, x0, #0x840
  415d74:	bl	401d10 <gettext@plt>
  415d78:	bl	4164f0 <ferror@plt+0x147a0>
  415d7c:	b	415dd0 <ferror@plt+0x14080>
  415d80:	str	wzr, [sp, #568]
  415d84:	ldr	w8, [sp, #568]
  415d88:	ldr	x9, [sp, #312]
  415d8c:	ldr	w10, [x9]
  415d90:	cmp	w8, w10
  415d94:	b.ge	415dd0 <ferror@plt+0x14080>  // b.tcont
  415d98:	bl	401b50 <__ctype_b_loc@plt>
  415d9c:	ldr	x8, [x0]
  415da0:	ldrsw	x9, [sp, #568]
  415da4:	ldrh	w10, [x8, x9, lsl #1]
  415da8:	and	w10, w10, #0x100
  415dac:	cbnz	w10, 415dc0 <ferror@plt+0x14070>
  415db0:	ldr	x8, [sp, #304]
  415db4:	ldr	w0, [x8]
  415db8:	ldr	w1, [sp, #568]
  415dbc:	bl	402694 <ferror@plt+0x944>
  415dc0:	ldr	w8, [sp, #568]
  415dc4:	add	w8, w8, #0x1
  415dc8:	str	w8, [sp, #568]
  415dcc:	b	415d84 <ferror@plt+0x14034>
  415dd0:	b	415ec4 <ferror@plt+0x14174>
  415dd4:	ldr	x8, [sp, #4848]
  415dd8:	ldr	w9, [x8]
  415ddc:	adrp	x8, 45a000 <ferror@plt+0x582b0>
  415de0:	add	x8, x8, #0x288
  415de4:	ldr	w10, [x8]
  415de8:	cmp	w9, w10
  415dec:	b.ne	415e0c <ferror@plt+0x140bc>  // b.any
  415df0:	ldr	x8, [sp, #352]
  415df4:	ldr	x9, [x8]
  415df8:	ldr	x10, [sp, #344]
  415dfc:	ldrsw	x11, [x10]
  415e00:	add	x9, x9, x11
  415e04:	mov	w12, #0x1                   	// #1
  415e08:	strb	w12, [x9]
  415e0c:	ldr	x8, [sp, #336]
  415e10:	ldr	w9, [x8]
  415e14:	add	w9, w9, #0x1
  415e18:	str	w9, [x8]
  415e1c:	ldr	x10, [sp, #328]
  415e20:	ldr	x11, [x10]
  415e24:	ldr	x12, [sp, #320]
  415e28:	ldr	x13, [x12]
  415e2c:	ldr	w9, [x11, x13, lsl #2]
  415e30:	and	w9, w9, #0x1
  415e34:	cbz	w9, 415e8c <ferror@plt+0x1413c>
  415e38:	ldr	x8, [sp, #4848]
  415e3c:	ldr	w0, [x8]
  415e40:	bl	402eac <ferror@plt+0x115c>
  415e44:	tbnz	w0, #0, 415e4c <ferror@plt+0x140fc>
  415e48:	b	415e8c <ferror@plt+0x1413c>
  415e4c:	ldr	x8, [sp, #4848]
  415e50:	ldr	w0, [x8]
  415e54:	bl	411db8 <ferror@plt+0x10068>
  415e58:	ldr	x8, [sp, #4848]
  415e5c:	ldr	w9, [x8]
  415e60:	str	w0, [sp, #20]
  415e64:	mov	w0, w9
  415e68:	bl	402f24 <ferror@plt+0x11d4>
  415e6c:	bl	411db8 <ferror@plt+0x10068>
  415e70:	ldr	w1, [sp, #20]
  415e74:	str	w0, [sp, #16]
  415e78:	mov	w0, w1
  415e7c:	ldr	w1, [sp, #16]
  415e80:	bl	412eec <ferror@plt+0x1119c>
  415e84:	str	w0, [sp, #4824]
  415e88:	b	415e9c <ferror@plt+0x1414c>
  415e8c:	ldr	x8, [sp, #4848]
  415e90:	ldr	w0, [x8]
  415e94:	bl	411db8 <ferror@plt+0x10068>
  415e98:	str	w0, [sp, #4824]
  415e9c:	ldr	x8, [sp, #4848]
  415ea0:	ldur	w0, [x8, #-4]
  415ea4:	ldr	w1, [sp, #4824]
  415ea8:	bl	412140 <ferror@plt+0x103f0>
  415eac:	str	w0, [sp, #4824]
  415eb0:	b	415ec4 <ferror@plt+0x14174>
  415eb4:	mov	w0, #0x101                 	// #257
  415eb8:	bl	411db8 <ferror@plt+0x10068>
  415ebc:	str	w0, [sp, #4824]
  415ec0:	b	415ec4 <ferror@plt+0x14174>
  415ec4:	ldrsw	x8, [sp, #4820]
  415ec8:	ldr	x9, [sp, #4848]
  415ecc:	mov	x10, #0x4                   	// #4
  415ed0:	mneg	x8, x8, x10
  415ed4:	add	x8, x9, x8
  415ed8:	str	x8, [sp, #4848]
  415edc:	ldrsw	x8, [sp, #4820]
  415ee0:	ldr	x9, [sp, #5664]
  415ee4:	mov	x10, #0x2                   	// #2
  415ee8:	mneg	x8, x8, x10
  415eec:	add	x8, x9, x8
  415ef0:	str	x8, [sp, #5664]
  415ef4:	mov	w11, wzr
  415ef8:	str	wzr, [sp, #4820]
  415efc:	ldr	w12, [sp, #4824]
  415f00:	ldr	x8, [sp, #4848]
  415f04:	add	x9, x8, #0x4
  415f08:	str	x9, [sp, #4848]
  415f0c:	str	w12, [x8, #4]
  415f10:	ldrsw	x8, [sp, #4836]
  415f14:	adrp	x9, 42d000 <ferror@plt+0x2b2b0>
  415f18:	add	x9, x9, #0x498
  415f1c:	ldrb	w12, [x9, x8]
  415f20:	str	w12, [sp, #4836]
  415f24:	ldr	w12, [sp, #4836]
  415f28:	subs	w12, w12, #0x45
  415f2c:	adrp	x8, 42d000 <ferror@plt+0x2b2b0>
  415f30:	add	x8, x8, #0x4fa
  415f34:	ldrsh	w12, [x8, w12, sxtw #1]
  415f38:	ldr	x8, [sp, #5664]
  415f3c:	ldrsh	w13, [x8]
  415f40:	add	w12, w12, w13
  415f44:	stur	w12, [x29, #-12]
  415f48:	ldur	w12, [x29, #-12]
  415f4c:	cmp	w11, w12
  415f50:	cset	w11, gt
  415f54:	tbnz	w11, #0, 415f94 <ferror@plt+0x14244>
  415f58:	ldur	w8, [x29, #-12]
  415f5c:	cmp	w8, #0xa1
  415f60:	b.gt	415f94 <ferror@plt+0x14244>
  415f64:	ldursw	x8, [x29, #-12]
  415f68:	ldr	x9, [sp, #376]
  415f6c:	ldrsb	w10, [x9, x8]
  415f70:	ldr	x8, [sp, #5664]
  415f74:	ldrsh	w11, [x8]
  415f78:	cmp	w10, w11
  415f7c:	b.ne	415f94 <ferror@plt+0x14244>  // b.any
  415f80:	ldursw	x8, [x29, #-12]
  415f84:	ldr	x9, [sp, #368]
  415f88:	ldrsh	w10, [x9, x8, lsl #1]
  415f8c:	stur	w10, [x29, #-12]
  415f90:	b	415fac <ferror@plt+0x1425c>
  415f94:	ldr	w8, [sp, #4836]
  415f98:	subs	w8, w8, #0x45
  415f9c:	adrp	x9, 42d000 <ferror@plt+0x2b2b0>
  415fa0:	add	x9, x9, #0x530
  415fa4:	ldrsb	w8, [x9, w8, sxtw]
  415fa8:	stur	w8, [x29, #-12]
  415fac:	b	413664 <ferror@plt+0x11914>
  415fb0:	ldr	x8, [sp, #392]
  415fb4:	ldr	w9, [x8]
  415fb8:	mov	w10, #0xfffffffe            	// #-2
  415fbc:	cmp	w9, w10
  415fc0:	b.ne	415fd0 <ferror@plt+0x14280>  // b.any
  415fc4:	mov	w8, #0xfffffffe            	// #-2
  415fc8:	str	w8, [sp, #12]
  415fcc:	b	416008 <ferror@plt+0x142b8>
  415fd0:	ldr	x8, [sp, #392]
  415fd4:	ldr	w9, [x8]
  415fd8:	cmp	w9, #0x12e
  415fdc:	b.hi	415ff8 <ferror@plt+0x142a8>  // b.pmore
  415fe0:	ldr	x8, [sp, #392]
  415fe4:	ldrsw	x9, [x8]
  415fe8:	ldr	x10, [sp, #384]
  415fec:	ldrb	w11, [x10, x9]
  415ff0:	str	w11, [sp, #8]
  415ff4:	b	416000 <ferror@plt+0x142b0>
  415ff8:	mov	w8, #0x2                   	// #2
  415ffc:	str	w8, [sp, #8]
  416000:	ldr	w8, [sp, #8]
  416004:	str	w8, [sp, #12]
  416008:	ldr	w8, [sp, #12]
  41600c:	str	w8, [sp, #4828]
  416010:	ldur	w8, [x29, #-16]
  416014:	cbnz	w8, 416034 <ferror@plt+0x142e4>
  416018:	ldr	x8, [sp, #400]
  41601c:	ldr	w9, [x8]
  416020:	add	w9, w9, #0x1
  416024:	str	w9, [x8]
  416028:	adrp	x0, 42d000 <ferror@plt+0x2b2b0>
  41602c:	add	x0, x0, #0x871
  416030:	bl	4165c8 <ferror@plt+0x14878>
  416034:	ldur	w8, [x29, #-16]
  416038:	cmp	w8, #0x3
  41603c:	b.ne	416088 <ferror@plt+0x14338>  // b.any
  416040:	ldr	x8, [sp, #392]
  416044:	ldr	w9, [x8]
  416048:	cmp	w9, #0x0
  41604c:	cset	w9, gt
  416050:	tbnz	w9, #0, 416068 <ferror@plt+0x14318>
  416054:	ldr	x8, [sp, #392]
  416058:	ldr	w9, [x8]
  41605c:	cbnz	w9, 416064 <ferror@plt+0x14314>
  416060:	b	4161ac <ferror@plt+0x1445c>
  416064:	b	416088 <ferror@plt+0x14338>
  416068:	ldr	w1, [sp, #4828]
  41606c:	adrp	x0, 42d000 <ferror@plt+0x2b2b0>
  416070:	add	x0, x0, #0x87e
  416074:	ldr	x2, [sp, #360]
  416078:	bl	4165d8 <ferror@plt+0x14888>
  41607c:	mov	w8, #0xfffffffe            	// #-2
  416080:	ldr	x9, [sp, #392]
  416084:	str	w8, [x9]
  416088:	mov	w8, #0x3                   	// #3
  41608c:	stur	w8, [x29, #-16]
  416090:	ldursw	x8, [x29, #-12]
  416094:	adrp	x9, 42c000 <ferror@plt+0x2a2b0>
  416098:	add	x9, x9, #0xf7c
  41609c:	ldrsh	w10, [x9, x8, lsl #1]
  4160a0:	str	w10, [sp, #4836]
  4160a4:	ldr	w10, [sp, #4836]
  4160a8:	mov	w11, #0xffffffcc            	// #-52
  4160ac:	cmp	w10, w11
  4160b0:	b.eq	41611c <ferror@plt+0x143cc>  // b.none
  4160b4:	ldr	w8, [sp, #4836]
  4160b8:	add	w8, w8, #0x1
  4160bc:	str	w8, [sp, #4836]
  4160c0:	ldr	w8, [sp, #4836]
  4160c4:	mov	w9, wzr
  4160c8:	cmp	w9, w8
  4160cc:	cset	w8, gt
  4160d0:	tbnz	w8, #0, 41611c <ferror@plt+0x143cc>
  4160d4:	ldr	w8, [sp, #4836]
  4160d8:	cmp	w8, #0xa1
  4160dc:	b.gt	41611c <ferror@plt+0x143cc>
  4160e0:	ldrsw	x8, [sp, #4836]
  4160e4:	ldr	x9, [sp, #376]
  4160e8:	ldrsb	w10, [x9, x8]
  4160ec:	cmp	w10, #0x1
  4160f0:	b.ne	41611c <ferror@plt+0x143cc>  // b.any
  4160f4:	ldrsw	x8, [sp, #4836]
  4160f8:	ldr	x9, [sp, #368]
  4160fc:	ldrsh	w10, [x9, x8, lsl #1]
  416100:	str	w10, [sp, #4836]
  416104:	ldr	w10, [sp, #4836]
  416108:	mov	w11, wzr
  41610c:	cmp	w11, w10
  416110:	cset	w10, ge  // ge = tcont
  416114:	tbnz	w10, #0, 41611c <ferror@plt+0x143cc>
  416118:	b	416180 <ferror@plt+0x14430>
  41611c:	ldr	x8, [sp, #5664]
  416120:	ldr	x9, [sp, #5672]
  416124:	cmp	x8, x9
  416128:	b.ne	416130 <ferror@plt+0x143e0>  // b.any
  41612c:	b	4161ac <ferror@plt+0x1445c>
  416130:	ldursw	x8, [x29, #-12]
  416134:	adrp	x9, 42d000 <ferror@plt+0x2b2b0>
  416138:	add	x9, x9, #0x54b
  41613c:	ldrb	w1, [x9, x8]
  416140:	ldr	x2, [sp, #4848]
  416144:	adrp	x0, 42d000 <ferror@plt+0x2b2b0>
  416148:	add	x0, x0, #0x890
  41614c:	bl	4165d8 <ferror@plt+0x14888>
  416150:	ldr	x8, [sp, #4848]
  416154:	mov	x9, #0xfffffffffffffffc    	// #-4
  416158:	add	x8, x8, x9
  41615c:	str	x8, [sp, #4848]
  416160:	ldr	x8, [sp, #5664]
  416164:	mov	x9, #0xfffffffffffffffe    	// #-2
  416168:	add	x8, x8, x9
  41616c:	str	x8, [sp, #5664]
  416170:	ldr	x8, [sp, #5664]
  416174:	ldrsh	w10, [x8]
  416178:	stur	w10, [x29, #-12]
  41617c:	b	416090 <ferror@plt+0x14340>
  416180:	ldr	x8, [sp, #360]
  416184:	ldr	w9, [x8]
  416188:	ldr	x10, [sp, #4848]
  41618c:	add	x11, x10, #0x4
  416190:	str	x11, [sp, #4848]
  416194:	str	w9, [x10, #4]
  416198:	ldr	w9, [sp, #4836]
  41619c:	stur	w9, [x29, #-12]
  4161a0:	b	413664 <ferror@plt+0x11914>
  4161a4:	str	wzr, [sp, #4832]
  4161a8:	b	4161cc <ferror@plt+0x1447c>
  4161ac:	mov	w8, #0x1                   	// #1
  4161b0:	str	w8, [sp, #4832]
  4161b4:	b	4161cc <ferror@plt+0x1447c>
  4161b8:	adrp	x0, 42d000 <ferror@plt+0x2b2b0>
  4161bc:	add	x0, x0, #0x89f
  4161c0:	bl	4165c8 <ferror@plt+0x14878>
  4161c4:	mov	w8, #0x2                   	// #2
  4161c8:	str	w8, [sp, #4832]
  4161cc:	ldr	x8, [sp, #392]
  4161d0:	ldr	w9, [x8]
  4161d4:	mov	w10, #0xfffffffe            	// #-2
  4161d8:	cmp	w9, w10
  4161dc:	b.eq	41622c <ferror@plt+0x144dc>  // b.none
  4161e0:	ldr	x8, [sp, #392]
  4161e4:	ldr	w9, [x8]
  4161e8:	cmp	w9, #0x12e
  4161ec:	b.hi	416208 <ferror@plt+0x144b8>  // b.pmore
  4161f0:	ldr	x8, [sp, #392]
  4161f4:	ldrsw	x9, [x8]
  4161f8:	ldr	x10, [sp, #384]
  4161fc:	ldrb	w11, [x10, x9]
  416200:	str	w11, [sp, #4]
  416204:	b	416210 <ferror@plt+0x144c0>
  416208:	mov	w8, #0x2                   	// #2
  41620c:	str	w8, [sp, #4]
  416210:	ldr	w8, [sp, #4]
  416214:	str	w8, [sp, #4828]
  416218:	ldr	w1, [sp, #4828]
  41621c:	adrp	x0, 42d000 <ferror@plt+0x2b2b0>
  416220:	add	x0, x0, #0x8b0
  416224:	ldr	x2, [sp, #360]
  416228:	bl	4165d8 <ferror@plt+0x14888>
  41622c:	ldrsw	x8, [sp, #4820]
  416230:	ldr	x9, [sp, #4848]
  416234:	mov	x10, #0x4                   	// #4
  416238:	mneg	x8, x8, x10
  41623c:	add	x8, x9, x8
  416240:	str	x8, [sp, #4848]
  416244:	ldrsw	x8, [sp, #4820]
  416248:	ldr	x9, [sp, #5664]
  41624c:	mov	x10, #0x2                   	// #2
  416250:	mneg	x8, x8, x10
  416254:	add	x8, x9, x8
  416258:	str	x8, [sp, #5664]
  41625c:	ldr	x8, [sp, #5664]
  416260:	ldr	x9, [sp, #5672]
  416264:	cmp	x8, x9
  416268:	b.eq	4162b4 <ferror@plt+0x14564>  // b.none
  41626c:	ldr	x8, [sp, #5664]
  416270:	ldrsh	x8, [x8]
  416274:	adrp	x9, 42d000 <ferror@plt+0x2b2b0>
  416278:	add	x9, x9, #0x54b
  41627c:	ldrb	w1, [x9, x8]
  416280:	ldr	x2, [sp, #4848]
  416284:	adrp	x0, 42d000 <ferror@plt+0x2b2b0>
  416288:	add	x0, x0, #0x8ce
  41628c:	bl	4165d8 <ferror@plt+0x14888>
  416290:	ldr	x8, [sp, #4848]
  416294:	mov	x9, #0xfffffffffffffffc    	// #-4
  416298:	add	x8, x8, x9
  41629c:	str	x8, [sp, #4848]
  4162a0:	ldr	x8, [sp, #5664]
  4162a4:	mov	x9, #0xfffffffffffffffe    	// #-2
  4162a8:	add	x8, x8, x9
  4162ac:	str	x8, [sp, #5664]
  4162b0:	b	41625c <ferror@plt+0x1450c>
  4162b4:	ldr	x8, [sp, #5672]
  4162b8:	add	x9, sp, #0x1, lsl #12
  4162bc:	add	x9, x9, #0x630
  4162c0:	cmp	x8, x9
  4162c4:	b.eq	4162d0 <ferror@plt+0x14580>  // b.none
  4162c8:	ldr	x0, [sp, #5672]
  4162cc:	bl	401b80 <free@plt>
  4162d0:	ldr	w0, [sp, #4832]
  4162d4:	add	sp, sp, #0x1, lsl #12
  4162d8:	add	sp, sp, #0x7d0
  4162dc:	ldp	x20, x19, [sp, #80]
  4162e0:	ldp	x22, x21, [sp, #64]
  4162e4:	ldp	x24, x23, [sp, #48]
  4162e8:	ldp	x26, x25, [sp, #32]
  4162ec:	ldp	x28, x27, [sp, #16]
  4162f0:	ldp	x29, x30, [sp], #96
  4162f4:	ret
  4162f8:	sub	sp, sp, #0x20
  4162fc:	stp	x29, x30, [sp, #16]
  416300:	add	x29, sp, #0x10
  416304:	mov	w8, #0x1                   	// #1
  416308:	adrp	x9, 469000 <stdin@@GLIBC_2.17+0x62f0>
  41630c:	add	x9, x9, #0xfb8
  416310:	str	x0, [sp, #8]
  416314:	str	w8, [x9]
  416318:	ldr	x0, [sp, #8]
  41631c:	bl	41632c <ferror@plt+0x145dc>
  416320:	ldp	x29, x30, [sp, #16]
  416324:	add	sp, sp, #0x20
  416328:	ret
  41632c:	sub	sp, sp, #0x20
  416330:	stp	x29, x30, [sp, #16]
  416334:	add	x29, sp, #0x10
  416338:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  41633c:	add	x8, x8, #0x594
  416340:	str	x0, [sp, #8]
  416344:	ldr	x0, [sp, #8]
  416348:	ldr	w1, [x8]
  41634c:	bl	4166cc <ferror@plt+0x1497c>
  416350:	ldp	x29, x30, [sp, #16]
  416354:	add	sp, sp, #0x20
  416358:	ret
  41635c:	stp	x29, x30, [sp, #-32]!
  416360:	str	x28, [sp, #16]
  416364:	mov	x29, sp
  416368:	sub	sp, sp, #0x820
  41636c:	mov	w8, #0x1                   	// #1
  416370:	adrp	x9, 46a000 <stdin@@GLIBC_2.17+0x72f0>
  416374:	add	x9, x9, #0x8
  416378:	stur	w8, [x29, #-4]
  41637c:	str	x9, [sp, #16]
  416380:	ldur	w8, [x29, #-4]
  416384:	adrp	x9, 469000 <stdin@@GLIBC_2.17+0x62f0>
  416388:	add	x9, x9, #0xfe8
  41638c:	ldr	w10, [x9]
  416390:	cmp	w8, w10
  416394:	b.gt	41649c <ferror@plt+0x1474c>
  416398:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  41639c:	add	x8, x8, #0xac8
  4163a0:	ldr	x8, [x8]
  4163a4:	ldr	x9, [sp, #16]
  4163a8:	ldr	x10, [x9]
  4163ac:	ldursw	x11, [x29, #-4]
  4163b0:	ldrsw	x10, [x10, x11, lsl #2]
  4163b4:	ldr	w12, [x8, x10, lsl #2]
  4163b8:	cbz	w12, 4163f8 <ferror@plt+0x146a8>
  4163bc:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  4163c0:	add	x8, x8, #0x2a0
  4163c4:	ldr	x8, [x8]
  4163c8:	ldr	x9, [sp, #16]
  4163cc:	ldr	x10, [x9]
  4163d0:	ldursw	x11, [x29, #-4]
  4163d4:	ldrsw	x10, [x10, x11, lsl #2]
  4163d8:	mov	x11, #0x8                   	// #8
  4163dc:	mul	x10, x11, x10
  4163e0:	add	x8, x8, x10
  4163e4:	ldr	x1, [x8]
  4163e8:	adrp	x0, 42d000 <ferror@plt+0x2b2b0>
  4163ec:	add	x0, x0, #0x8df
  4163f0:	bl	416520 <ferror@plt+0x147d0>
  4163f4:	b	41648c <ferror@plt+0x1473c>
  4163f8:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  4163fc:	add	x8, x8, #0xac8
  416400:	ldr	x8, [x8]
  416404:	ldr	x9, [sp, #16]
  416408:	ldr	x10, [x9]
  41640c:	ldursw	x11, [x29, #-4]
  416410:	ldrsw	x10, [x10, x11, lsl #2]
  416414:	mov	w12, #0x1                   	// #1
  416418:	str	w12, [x8, x10, lsl #2]
  41641c:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  416420:	add	x8, x8, #0xfd8
  416424:	ldr	w12, [x8]
  416428:	cbz	w12, 416438 <ferror@plt+0x146e8>
  41642c:	adrp	x0, 42c000 <ferror@plt+0x2a2b0>
  416430:	add	x0, x0, #0x8b4
  416434:	bl	40ffe4 <ferror@plt+0xe294>
  416438:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  41643c:	add	x8, x8, #0x2a0
  416440:	ldr	x8, [x8]
  416444:	ldr	x9, [sp, #16]
  416448:	ldr	x10, [x9]
  41644c:	ldursw	x11, [x29, #-4]
  416450:	ldrsw	x10, [x10, x11, lsl #2]
  416454:	mov	x11, #0x8                   	// #8
  416458:	mul	x10, x11, x10
  41645c:	add	x8, x8, x10
  416460:	ldr	x3, [x8]
  416464:	add	x8, sp, #0x1c
  416468:	mov	x0, x8
  41646c:	mov	x1, #0x800                 	// #2048
  416470:	adrp	x2, 42a000 <ferror@plt+0x282b0>
  416474:	add	x2, x2, #0x41
  416478:	str	x8, [sp, #8]
  41647c:	bl	401970 <snprintf@plt>
  416480:	ldr	x8, [sp, #8]
  416484:	mov	x0, x8
  416488:	bl	40ffe4 <ferror@plt+0xe294>
  41648c:	ldur	w8, [x29, #-4]
  416490:	add	w8, w8, #0x1
  416494:	stur	w8, [x29, #-4]
  416498:	b	416380 <ferror@plt+0x14630>
  41649c:	mov	x8, xzr
  4164a0:	mov	x0, x8
  4164a4:	mov	w1, #0x1                   	// #1
  4164a8:	bl	4109ac <ferror@plt+0xec5c>
  4164ac:	adrp	x0, 428000 <ferror@plt+0x262b0>
  4164b0:	add	x0, x0, #0x293
  4164b4:	bl	40ffe4 <ferror@plt+0xe294>
  4164b8:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  4164bc:	add	x8, x8, #0x298
  4164c0:	ldr	w9, [x8]
  4164c4:	subs	w9, w9, #0x1
  4164c8:	str	w9, [x8]
  4164cc:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  4164d0:	add	x8, x8, #0xaa0
  4164d4:	ldr	w9, [x8]
  4164d8:	add	w9, w9, #0x1
  4164dc:	str	w9, [x8]
  4164e0:	add	sp, sp, #0x820
  4164e4:	ldr	x28, [sp, #16]
  4164e8:	ldp	x29, x30, [sp], #32
  4164ec:	ret
  4164f0:	sub	sp, sp, #0x20
  4164f4:	stp	x29, x30, [sp, #16]
  4164f8:	add	x29, sp, #0x10
  4164fc:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  416500:	add	x8, x8, #0x594
  416504:	str	x0, [sp, #8]
  416508:	ldr	x0, [sp, #8]
  41650c:	ldr	w1, [x8]
  416510:	bl	416658 <ferror@plt+0x14908>
  416514:	ldp	x29, x30, [sp, #16]
  416518:	add	sp, sp, #0x20
  41651c:	ret
  416520:	stp	x29, x30, [sp, #-32]!
  416524:	str	x28, [sp, #16]
  416528:	mov	x29, sp
  41652c:	sub	sp, sp, #0x820
  416530:	mov	x8, #0x800                 	// #2048
  416534:	add	x9, sp, #0x10
  416538:	stur	x0, [x29, #-8]
  41653c:	stur	x1, [x29, #-16]
  416540:	ldur	x2, [x29, #-8]
  416544:	ldur	x3, [x29, #-16]
  416548:	mov	x0, x9
  41654c:	mov	x1, x8
  416550:	str	x9, [sp, #8]
  416554:	bl	401970 <snprintf@plt>
  416558:	ldr	x8, [sp, #8]
  41655c:	mov	x0, x8
  416560:	bl	41632c <ferror@plt+0x145dc>
  416564:	add	sp, sp, #0x820
  416568:	ldr	x28, [sp, #16]
  41656c:	ldp	x29, x30, [sp], #32
  416570:	ret
  416574:	stp	x29, x30, [sp, #-32]!
  416578:	str	x28, [sp, #16]
  41657c:	mov	x29, sp
  416580:	sub	sp, sp, #0x820
  416584:	mov	x8, #0x800                 	// #2048
  416588:	add	x9, sp, #0x10
  41658c:	stur	x0, [x29, #-8]
  416590:	stur	x1, [x29, #-16]
  416594:	ldur	x2, [x29, #-8]
  416598:	ldur	x3, [x29, #-16]
  41659c:	mov	x0, x9
  4165a0:	mov	x1, x8
  4165a4:	str	x9, [sp, #8]
  4165a8:	bl	401970 <snprintf@plt>
  4165ac:	ldr	x8, [sp, #8]
  4165b0:	mov	x0, x8
  4165b4:	bl	4164f0 <ferror@plt+0x147a0>
  4165b8:	add	sp, sp, #0x820
  4165bc:	ldr	x28, [sp, #16]
  4165c0:	ldp	x29, x30, [sp], #32
  4165c4:	ret
  4165c8:	sub	sp, sp, #0x10
  4165cc:	str	x0, [sp, #8]
  4165d0:	add	sp, sp, #0x10
  4165d4:	ret
  4165d8:	sub	sp, sp, #0x20
  4165dc:	str	x0, [sp, #24]
  4165e0:	str	w1, [sp, #20]
  4165e4:	str	x2, [sp, #8]
  4165e8:	ldr	x8, [sp, #24]
  4165ec:	cbnz	x8, 4165fc <ferror@plt+0x148ac>
  4165f0:	adrp	x8, 42d000 <ferror@plt+0x2b2b0>
  4165f4:	add	x8, x8, #0x924
  4165f8:	str	x8, [sp, #24]
  4165fc:	add	sp, sp, #0x20
  416600:	ret
  416604:	stp	x29, x30, [sp, #-32]!
  416608:	str	x28, [sp, #16]
  41660c:	mov	x29, sp
  416610:	sub	sp, sp, #0x820
  416614:	mov	x8, #0x800                 	// #2048
  416618:	add	x9, sp, #0x10
  41661c:	stur	x0, [x29, #-8]
  416620:	stur	x1, [x29, #-16]
  416624:	ldur	x2, [x29, #-8]
  416628:	ldur	x3, [x29, #-16]
  41662c:	mov	x0, x9
  416630:	mov	x1, x8
  416634:	str	x9, [sp, #8]
  416638:	bl	401970 <snprintf@plt>
  41663c:	ldr	x8, [sp, #8]
  416640:	mov	x0, x8
  416644:	bl	4162f8 <ferror@plt+0x145a8>
  416648:	add	sp, sp, #0x820
  41664c:	ldr	x28, [sp, #16]
  416650:	ldp	x29, x30, [sp], #32
  416654:	ret
  416658:	stp	x29, x30, [sp, #-32]!
  41665c:	str	x28, [sp, #16]
  416660:	mov	x29, sp
  416664:	sub	sp, sp, #0x820
  416668:	sub	x8, x29, #0x8
  41666c:	adrp	x9, 466000 <stdin@@GLIBC_2.17+0x32f0>
  416670:	add	x9, x9, #0xaac
  416674:	str	x0, [x8]
  416678:	stur	w1, [x29, #-12]
  41667c:	ldr	w10, [x9]
  416680:	str	x8, [sp, #8]
  416684:	cbnz	w10, 4166bc <ferror@plt+0x1496c>
  416688:	ldr	x8, [sp, #8]
  41668c:	ldr	x3, [x8]
  416690:	add	x9, sp, #0x14
  416694:	mov	x0, x9
  416698:	mov	x1, #0x800                 	// #2048
  41669c:	adrp	x2, 42d000 <ferror@plt+0x2b2b0>
  4166a0:	add	x2, x2, #0x90d
  4166a4:	str	x9, [sp]
  4166a8:	bl	401970 <snprintf@plt>
  4166ac:	ldur	w1, [x29, #-12]
  4166b0:	ldr	x8, [sp]
  4166b4:	mov	x0, x8
  4166b8:	bl	4166cc <ferror@plt+0x1497c>
  4166bc:	add	sp, sp, #0x820
  4166c0:	ldr	x28, [sp, #16]
  4166c4:	ldp	x29, x30, [sp], #32
  4166c8:	ret
  4166cc:	sub	sp, sp, #0x20
  4166d0:	stp	x29, x30, [sp, #16]
  4166d4:	add	x29, sp, #0x10
  4166d8:	adrp	x8, 462000 <ferror@plt+0x602b0>
  4166dc:	add	x8, x8, #0xd00
  4166e0:	adrp	x9, 462000 <ferror@plt+0x602b0>
  4166e4:	add	x9, x9, #0xe58
  4166e8:	adrp	x10, 42d000 <ferror@plt+0x2b2b0>
  4166ec:	add	x10, x10, #0x919
  4166f0:	str	x0, [sp, #8]
  4166f4:	str	w1, [sp, #4]
  4166f8:	ldr	x0, [x8]
  4166fc:	ldr	x2, [x9]
  416700:	ldr	w3, [sp, #4]
  416704:	ldr	x4, [sp, #8]
  416708:	mov	x1, x10
  41670c:	bl	401d20 <fprintf@plt>
  416710:	ldp	x29, x30, [sp, #16]
  416714:	add	sp, sp, #0x20
  416718:	ret
  41671c:	sub	sp, sp, #0x30
  416720:	stp	x29, x30, [sp, #32]
  416724:	add	x29, sp, #0x20
  416728:	adrp	x8, 45a000 <ferror@plt+0x582b0>
  41672c:	add	x8, x8, #0xdc8
  416730:	adrp	x0, 46a000 <stdin@@GLIBC_2.17+0x72f0>
  416734:	add	x0, x0, #0x18
  416738:	mov	w9, #0x1                   	// #1
  41673c:	adrp	x10, 45a000 <ferror@plt+0x582b0>
  416740:	add	x10, x10, #0xdd0
  416744:	adrp	x11, 46a000 <stdin@@GLIBC_2.17+0x72f0>
  416748:	add	x11, x11, #0x58
  41674c:	ldr	x1, [x8]
  416750:	mov	w2, w9
  416754:	stur	w9, [x29, #-4]
  416758:	str	x10, [sp, #16]
  41675c:	str	x11, [sp, #8]
  416760:	bl	41678c <ferror@plt+0x14a3c>
  416764:	ldr	x8, [sp, #16]
  416768:	ldr	x1, [x8]
  41676c:	ldr	x0, [sp, #8]
  416770:	ldur	w2, [x29, #-4]
  416774:	bl	41678c <ferror@plt+0x14a3c>
  416778:	ldur	w9, [x29, #-4]
  41677c:	and	w0, w9, #0x1
  416780:	ldp	x29, x30, [sp, #32]
  416784:	add	sp, sp, #0x30
  416788:	ret
  41678c:	sub	sp, sp, #0x50
  416790:	stp	x29, x30, [sp, #64]
  416794:	add	x29, sp, #0x40
  416798:	mov	x8, #0x40                  	// #64
  41679c:	mov	w9, wzr
  4167a0:	stur	x0, [x29, #-8]
  4167a4:	stur	x1, [x29, #-16]
  4167a8:	stur	w2, [x29, #-20]
  4167ac:	ldur	x0, [x29, #-8]
  4167b0:	mov	w1, w9
  4167b4:	mov	x2, x8
  4167b8:	bl	401a40 <memset@plt>
  4167bc:	ldur	x0, [x29, #-8]
  4167c0:	ldur	x1, [x29, #-16]
  4167c4:	ldur	w2, [x29, #-20]
  4167c8:	bl	401c80 <regcomp@plt>
  4167cc:	stur	w0, [x29, #-24]
  4167d0:	cbz	w0, 416854 <ferror@plt+0x14b04>
  4167d4:	mov	x8, #0xc8                  	// #200
  4167d8:	str	x8, [sp, #32]
  4167dc:	mov	x0, x8
  4167e0:	bl	4019e0 <malloc@plt>
  4167e4:	str	x0, [sp, #24]
  4167e8:	ldr	x8, [sp, #24]
  4167ec:	cbnz	x8, 416800 <ferror@plt+0x14ab0>
  4167f0:	adrp	x0, 42d000 <ferror@plt+0x2b2b0>
  4167f4:	add	x0, x0, #0x92d
  4167f8:	bl	401d10 <gettext@plt>
  4167fc:	bl	4101e0 <ferror@plt+0xe490>
  416800:	ldr	x0, [sp, #24]
  416804:	ldur	x3, [x29, #-16]
  416808:	mov	x8, #0xc8                  	// #200
  41680c:	mov	x1, x8
  416810:	adrp	x2, 42d000 <ferror@plt+0x2b2b0>
  416814:	add	x2, x2, #0x959
  416818:	str	x8, [sp, #8]
  41681c:	bl	401970 <snprintf@plt>
  416820:	str	w0, [sp, #20]
  416824:	ldur	w0, [x29, #-24]
  416828:	ldur	x1, [x29, #-8]
  41682c:	ldr	x8, [sp, #24]
  416830:	ldrsw	x9, [sp, #20]
  416834:	add	x2, x8, x9
  416838:	ldrsw	x8, [sp, #20]
  41683c:	ldr	x9, [sp, #8]
  416840:	subs	x3, x9, x8
  416844:	bl	401cd0 <regerror@plt>
  416848:	ldr	x8, [sp, #24]
  41684c:	mov	x0, x8
  416850:	bl	4101e0 <ferror@plt+0xe490>
  416854:	ldp	x29, x30, [sp, #64]
  416858:	add	sp, sp, #0x50
  41685c:	ret
  416860:	sub	sp, sp, #0x40
  416864:	stp	x29, x30, [sp, #48]
  416868:	add	x29, sp, #0x30
  41686c:	stur	x0, [x29, #-16]
  416870:	str	x1, [sp, #24]
  416874:	ldur	x8, [x29, #-16]
  416878:	cbz	x8, 4168a8 <ferror@plt+0x14b58>
  41687c:	ldur	x8, [x29, #-16]
  416880:	ldr	w9, [x8]
  416884:	cmp	w9, #0x0
  416888:	cset	w9, lt  // lt = tstop
  41688c:	tbnz	w9, #0, 4168a8 <ferror@plt+0x14b58>
  416890:	ldur	x8, [x29, #-16]
  416894:	ldr	w9, [x8, #4]
  416898:	ldur	x8, [x29, #-16]
  41689c:	ldr	w10, [x8]
  4168a0:	cmp	w9, w10
  4168a4:	b.ge	4168b4 <ferror@plt+0x14b64>  // b.tcont
  4168a8:	mov	x8, xzr
  4168ac:	stur	x8, [x29, #-8]
  4168b0:	b	41693c <ferror@plt+0x14bec>
  4168b4:	ldur	x8, [x29, #-16]
  4168b8:	ldr	w9, [x8, #4]
  4168bc:	ldur	x8, [x29, #-16]
  4168c0:	ldr	w10, [x8]
  4168c4:	subs	w9, w9, w10
  4168c8:	mov	w0, w9
  4168cc:	sxtw	x8, w0
  4168d0:	str	x8, [sp, #8]
  4168d4:	ldr	x8, [sp, #8]
  4168d8:	mov	x11, #0x1                   	// #1
  4168dc:	add	x8, x8, #0x1
  4168e0:	mul	x0, x8, x11
  4168e4:	bl	4019e0 <malloc@plt>
  4168e8:	str	x0, [sp, #16]
  4168ec:	ldr	x8, [sp, #16]
  4168f0:	cbnz	x8, 416904 <ferror@plt+0x14bb4>
  4168f4:	adrp	x0, 42d000 <ferror@plt+0x2b2b0>
  4168f8:	add	x0, x0, #0x973
  4168fc:	bl	401d10 <gettext@plt>
  416900:	bl	4101e0 <ferror@plt+0xe490>
  416904:	ldr	x0, [sp, #16]
  416908:	ldr	x8, [sp, #24]
  41690c:	ldur	x9, [x29, #-16]
  416910:	ldrsw	x9, [x9]
  416914:	add	x1, x8, x9
  416918:	ldr	x2, [sp, #8]
  41691c:	bl	401c90 <strncpy@plt>
  416920:	ldr	x8, [sp, #16]
  416924:	ldr	x9, [sp, #8]
  416928:	add	x8, x8, x9
  41692c:	mov	w10, #0x0                   	// #0
  416930:	strb	w10, [x8]
  416934:	ldr	x8, [sp, #16]
  416938:	stur	x8, [x29, #-8]
  41693c:	ldur	x0, [x29, #-8]
  416940:	ldp	x29, x30, [sp, #48]
  416944:	add	sp, sp, #0x40
  416948:	ret
  41694c:	sub	sp, sp, #0x40
  416950:	stp	x29, x30, [sp, #48]
  416954:	add	x29, sp, #0x30
  416958:	stur	x0, [x29, #-16]
  41695c:	str	x1, [sp, #24]
  416960:	str	x2, [sp, #16]
  416964:	ldur	x8, [x29, #-16]
  416968:	cbz	x8, 416980 <ferror@plt+0x14c30>
  41696c:	ldur	x8, [x29, #-16]
  416970:	ldr	w9, [x8]
  416974:	cmp	w9, #0x0
  416978:	cset	w9, ge  // ge = tcont
  41697c:	tbnz	w9, #0, 4169a0 <ferror@plt+0x14c50>
  416980:	ldr	x8, [sp, #24]
  416984:	cbz	x8, 416994 <ferror@plt+0x14c44>
  416988:	ldr	x8, [sp, #24]
  41698c:	mov	w9, #0x0                   	// #0
  416990:	strb	w9, [x8]
  416994:	ldr	x8, [sp, #24]
  416998:	stur	x8, [x29, #-8]
  41699c:	b	4169e4 <ferror@plt+0x14c94>
  4169a0:	ldr	x0, [sp, #24]
  4169a4:	ldur	x8, [x29, #-16]
  4169a8:	str	x0, [sp, #8]
  4169ac:	mov	x0, x8
  4169b0:	bl	4169f4 <ferror@plt+0x14ca4>
  4169b4:	mov	w1, w0
  4169b8:	sxtw	x1, w1
  4169bc:	ldr	x8, [sp, #16]
  4169c0:	ldur	x9, [x29, #-16]
  4169c4:	ldrsw	x9, [x9]
  4169c8:	add	x3, x8, x9
  4169cc:	ldr	x0, [sp, #8]
  4169d0:	adrp	x2, 42d000 <ferror@plt+0x2b2b0>
  4169d4:	add	x2, x2, #0x916
  4169d8:	bl	401970 <snprintf@plt>
  4169dc:	ldr	x8, [sp, #24]
  4169e0:	stur	x8, [x29, #-8]
  4169e4:	ldur	x0, [x29, #-8]
  4169e8:	ldp	x29, x30, [sp, #48]
  4169ec:	add	sp, sp, #0x40
  4169f0:	ret
  4169f4:	sub	sp, sp, #0x10
  4169f8:	str	x0, [sp]
  4169fc:	ldr	x8, [sp]
  416a00:	cbz	x8, 416a18 <ferror@plt+0x14cc8>
  416a04:	ldr	x8, [sp]
  416a08:	ldr	w9, [x8]
  416a0c:	cmp	w9, #0x0
  416a10:	cset	w9, ge  // ge = tcont
  416a14:	tbnz	w9, #0, 416a20 <ferror@plt+0x14cd0>
  416a18:	str	wzr, [sp, #12]
  416a1c:	b	416a38 <ferror@plt+0x14ce8>
  416a20:	ldr	x8, [sp]
  416a24:	ldr	w9, [x8, #4]
  416a28:	ldr	x8, [sp]
  416a2c:	ldr	w10, [x8]
  416a30:	subs	w9, w9, w10
  416a34:	str	w9, [sp, #12]
  416a38:	ldr	w0, [sp, #12]
  416a3c:	add	sp, sp, #0x10
  416a40:	ret
  416a44:	sub	sp, sp, #0x60
  416a48:	stp	x29, x30, [sp, #80]
  416a4c:	add	x29, sp, #0x50
  416a50:	stur	x0, [x29, #-16]
  416a54:	stur	x1, [x29, #-24]
  416a58:	stur	x2, [x29, #-32]
  416a5c:	stur	w3, [x29, #-36]
  416a60:	str	wzr, [sp, #40]
  416a64:	ldur	x8, [x29, #-16]
  416a68:	cbz	x8, 416a80 <ferror@plt+0x14d30>
  416a6c:	ldur	x8, [x29, #-16]
  416a70:	ldr	w9, [x8]
  416a74:	cmp	w9, #0x0
  416a78:	cset	w9, ge  // ge = tcont
  416a7c:	tbnz	w9, #0, 416a88 <ferror@plt+0x14d38>
  416a80:	stur	wzr, [x29, #-4]
  416a84:	b	416af4 <ferror@plt+0x14da4>
  416a88:	ldur	x0, [x29, #-16]
  416a8c:	bl	4169f4 <ferror@plt+0x14ca4>
  416a90:	cmp	w0, #0x14
  416a94:	b.ge	416ab0 <ferror@plt+0x14d60>  // b.tcont
  416a98:	ldur	x0, [x29, #-16]
  416a9c:	ldur	x2, [x29, #-24]
  416aa0:	add	x1, sp, #0x14
  416aa4:	bl	41694c <ferror@plt+0x14bfc>
  416aa8:	str	x0, [sp, #8]
  416aac:	b	416ac0 <ferror@plt+0x14d70>
  416ab0:	ldur	x0, [x29, #-16]
  416ab4:	ldur	x1, [x29, #-24]
  416ab8:	bl	416860 <ferror@plt+0x14b10>
  416abc:	str	x0, [sp, #8]
  416ac0:	ldr	x0, [sp, #8]
  416ac4:	ldur	x1, [x29, #-32]
  416ac8:	ldur	w2, [x29, #-36]
  416acc:	bl	401b60 <strtol@plt>
  416ad0:	str	w0, [sp, #40]
  416ad4:	ldr	x8, [sp, #8]
  416ad8:	add	x9, sp, #0x14
  416adc:	cmp	x8, x9
  416ae0:	b.eq	416aec <ferror@plt+0x14d9c>  // b.none
  416ae4:	ldr	x0, [sp, #8]
  416ae8:	bl	401b80 <free@plt>
  416aec:	ldr	w8, [sp, #40]
  416af0:	stur	w8, [x29, #-4]
  416af4:	ldur	w0, [x29, #-4]
  416af8:	ldp	x29, x30, [sp, #80]
  416afc:	add	sp, sp, #0x60
  416b00:	ret
  416b04:	sub	sp, sp, #0x10
  416b08:	str	x0, [sp, #8]
  416b0c:	ldr	x8, [sp, #8]
  416b10:	mov	w9, #0x1                   	// #1
  416b14:	str	w9, [sp, #4]
  416b18:	cbz	x8, 416b54 <ferror@plt+0x14e04>
  416b1c:	ldr	x8, [sp, #8]
  416b20:	ldr	w9, [x8]
  416b24:	cmp	w9, #0x0
  416b28:	cset	w9, lt  // lt = tstop
  416b2c:	mov	w10, #0x1                   	// #1
  416b30:	str	w10, [sp, #4]
  416b34:	tbnz	w9, #0, 416b54 <ferror@plt+0x14e04>
  416b38:	ldr	x8, [sp, #8]
  416b3c:	ldr	w9, [x8]
  416b40:	ldr	x8, [sp, #8]
  416b44:	ldr	w10, [x8, #4]
  416b48:	cmp	w9, w10
  416b4c:	cset	w9, eq  // eq = none
  416b50:	str	w9, [sp, #4]
  416b54:	ldr	w8, [sp, #4]
  416b58:	and	w0, w8, #0x1
  416b5c:	add	sp, sp, #0x10
  416b60:	ret
  416b64:	sub	sp, sp, #0x30
  416b68:	stp	x29, x30, [sp, #32]
  416b6c:	add	x29, sp, #0x20
  416b70:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x2f0>
  416b74:	add	x8, x8, #0x6d0
  416b78:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x2f0>
  416b7c:	add	x9, x9, #0x6d8
  416b80:	adrp	x10, 463000 <stdin@@GLIBC_2.17+0x2f0>
  416b84:	add	x10, x10, #0x6c8
  416b88:	ldr	x11, [x8]
  416b8c:	add	x11, x11, #0x1
  416b90:	ldr	x12, [x9]
  416b94:	cmp	x11, x12
  416b98:	stur	x8, [x29, #-8]
  416b9c:	str	x9, [sp, #16]
  416ba0:	str	x10, [sp, #8]
  416ba4:	b.cc	416bd8 <ferror@plt+0x14e88>  // b.lo, b.ul, b.last
  416ba8:	ldr	x8, [sp, #16]
  416bac:	ldr	x9, [x8]
  416bb0:	add	x9, x9, #0x20
  416bb4:	str	x9, [x8]
  416bb8:	ldr	x9, [sp, #8]
  416bbc:	ldr	x0, [x9]
  416bc0:	ldr	x10, [x8]
  416bc4:	mov	x11, #0x4                   	// #4
  416bc8:	mul	x1, x11, x10
  416bcc:	bl	401a90 <realloc@plt>
  416bd0:	ldr	x8, [sp, #8]
  416bd4:	str	x0, [x8]
  416bd8:	ldr	x8, [sp, #8]
  416bdc:	ldr	x9, [x8]
  416be0:	ldur	x10, [x29, #-8]
  416be4:	ldr	x11, [x10]
  416be8:	ldr	w12, [x9, x11, lsl #2]
  416bec:	ldr	x9, [x8]
  416bf0:	ldr	x11, [x10]
  416bf4:	add	x11, x11, #0x1
  416bf8:	str	w12, [x9, x11, lsl #2]
  416bfc:	ldr	x9, [x10]
  416c00:	add	x9, x9, #0x1
  416c04:	str	x9, [x10]
  416c08:	ldp	x29, x30, [sp, #32]
  416c0c:	add	sp, sp, #0x30
  416c10:	ret
  416c14:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x2f0>
  416c18:	add	x8, x8, #0x6d0
  416c1c:	ldr	x9, [x8]
  416c20:	subs	x9, x9, #0x1
  416c24:	str	x9, [x8]
  416c28:	ret
  416c2c:	sub	sp, sp, #0x20
  416c30:	stp	x29, x30, [sp, #16]
  416c34:	add	x29, sp, #0x10
  416c38:	mov	x8, #0x20                  	// #32
  416c3c:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x2f0>
  416c40:	add	x9, x9, #0x6d8
  416c44:	mov	x10, #0x4                   	// #4
  416c48:	adrp	x11, 463000 <stdin@@GLIBC_2.17+0x2f0>
  416c4c:	add	x11, x11, #0x6c8
  416c50:	str	x8, [x9]
  416c54:	ldr	x8, [x9]
  416c58:	mul	x0, x10, x8
  416c5c:	str	x11, [sp, #8]
  416c60:	bl	4019e0 <malloc@plt>
  416c64:	ldr	x8, [sp, #8]
  416c68:	str	x0, [x8]
  416c6c:	ldr	x9, [x8]
  416c70:	cbnz	x9, 416c88 <ferror@plt+0x14f38>
  416c74:	adrp	x0, 42d000 <ferror@plt+0x2b2b0>
  416c78:	add	x0, x0, #0x9c6
  416c7c:	bl	401d10 <gettext@plt>
  416c80:	mov	x1, #0x4                   	// #4
  416c84:	bl	4108d8 <ferror@plt+0xeb88>
  416c88:	ldr	x8, [sp, #8]
  416c8c:	ldr	x9, [x8]
  416c90:	adrp	x10, 463000 <stdin@@GLIBC_2.17+0x2f0>
  416c94:	add	x10, x10, #0x6d0
  416c98:	ldr	x10, [x10]
  416c9c:	mov	w11, wzr
  416ca0:	str	w11, [x9, x10, lsl #2]
  416ca4:	ldp	x29, x30, [sp, #16]
  416ca8:	add	sp, sp, #0x20
  416cac:	ret
  416cb0:	sub	sp, sp, #0x70
  416cb4:	stp	x29, x30, [sp, #96]
  416cb8:	add	x29, sp, #0x60
  416cbc:	mov	x8, #0x30                  	// #48
  416cc0:	mov	w9, #0x1                   	// #1
  416cc4:	mov	w10, #0x0                   	// #0
  416cc8:	stur	x0, [x29, #-8]
  416ccc:	stur	w1, [x29, #-12]
  416cd0:	stur	x2, [x29, #-24]
  416cd4:	stur	w3, [x29, #-28]
  416cd8:	mov	x0, x8
  416cdc:	str	w9, [sp, #20]
  416ce0:	str	w10, [sp, #16]
  416ce4:	bl	4019e0 <malloc@plt>
  416ce8:	stur	x0, [x29, #-40]
  416cec:	ldur	x8, [x29, #-8]
  416cf0:	ldur	x11, [x29, #-40]
  416cf4:	str	x8, [x11]
  416cf8:	ldur	x8, [x29, #-40]
  416cfc:	str	wzr, [x8, #16]
  416d00:	ldur	w9, [x29, #-12]
  416d04:	ldur	x8, [x29, #-40]
  416d08:	str	w9, [x8, #20]
  416d0c:	ldur	x8, [x29, #-24]
  416d10:	ldur	x11, [x29, #-40]
  416d14:	str	x8, [x11, #24]
  416d18:	ldur	x8, [x29, #-40]
  416d1c:	ldr	w9, [sp, #20]
  416d20:	str	w9, [x8, #32]
  416d24:	ldur	x8, [x29, #-40]
  416d28:	str	wzr, [x8, #36]
  416d2c:	ldur	w10, [x29, #-28]
  416d30:	and	w10, w10, #0x1
  416d34:	ldur	x8, [x29, #-40]
  416d38:	strb	w10, [x8, #40]
  416d3c:	ldur	x8, [x29, #-40]
  416d40:	ldr	w10, [sp, #16]
  416d44:	strb	w10, [x8, #41]
  416d48:	ldur	x8, [x29, #-40]
  416d4c:	strb	w10, [x8, #42]
  416d50:	ldur	x8, [x29, #-40]
  416d54:	str	wzr, [x8, #16]
  416d58:	ldur	x8, [x29, #-8]
  416d5c:	ldur	x9, [x29, #-40]
  416d60:	ldrsw	x9, [x9, #16]
  416d64:	mov	x10, #0x18                  	// #24
  416d68:	mul	x9, x10, x9
  416d6c:	add	x8, x8, x9
  416d70:	ldr	x8, [x8]
  416d74:	mov	w11, #0x1                   	// #1
  416d78:	str	w11, [sp, #12]
  416d7c:	cbnz	x8, 416dd0 <ferror@plt+0x15080>
  416d80:	ldur	x8, [x29, #-8]
  416d84:	ldur	x9, [x29, #-40]
  416d88:	ldrsw	x9, [x9, #16]
  416d8c:	mov	x10, #0x18                  	// #24
  416d90:	mul	x9, x10, x9
  416d94:	add	x8, x8, x9
  416d98:	ldr	w11, [x8, #8]
  416d9c:	mov	w12, #0x1                   	// #1
  416da0:	str	w12, [sp, #12]
  416da4:	cbnz	w11, 416dd0 <ferror@plt+0x15080>
  416da8:	ldur	x8, [x29, #-8]
  416dac:	ldur	x9, [x29, #-40]
  416db0:	ldrsw	x9, [x9, #16]
  416db4:	mov	x10, #0x18                  	// #24
  416db8:	mul	x9, x10, x9
  416dbc:	add	x8, x8, x9
  416dc0:	ldr	x8, [x8, #16]
  416dc4:	cmp	x8, #0x0
  416dc8:	cset	w11, ne  // ne = any
  416dcc:	str	w11, [sp, #12]
  416dd0:	ldr	w8, [sp, #12]
  416dd4:	tbnz	w8, #0, 416ddc <ferror@plt+0x1508c>
  416dd8:	b	416df0 <ferror@plt+0x150a0>
  416ddc:	ldur	x8, [x29, #-40]
  416de0:	ldr	w9, [x8, #16]
  416de4:	add	w9, w9, #0x1
  416de8:	str	w9, [x8, #16]
  416dec:	b	416d58 <ferror@plt+0x15008>
  416df0:	ldur	x8, [x29, #-40]
  416df4:	ldrsw	x8, [x8, #16]
  416df8:	mov	x9, #0xc                   	// #12
  416dfc:	mul	x0, x8, x9
  416e00:	bl	4019e0 <malloc@plt>
  416e04:	ldur	x8, [x29, #-40]
  416e08:	str	x0, [x8, #8]
  416e0c:	stur	wzr, [x29, #-32]
  416e10:	ldur	w8, [x29, #-32]
  416e14:	ldur	x9, [x29, #-40]
  416e18:	ldr	w10, [x9, #16]
  416e1c:	cmp	w8, w10
  416e20:	b.ge	417020 <ferror@plt+0x152d0>  // b.tcont
  416e24:	ldur	x8, [x29, #-40]
  416e28:	ldr	x8, [x8]
  416e2c:	ldursw	x9, [x29, #-32]
  416e30:	mov	x10, #0x18                  	// #24
  416e34:	mul	x9, x10, x9
  416e38:	add	x8, x8, x9
  416e3c:	str	x8, [sp, #32]
  416e40:	ldur	x8, [x29, #-40]
  416e44:	ldr	x8, [x8, #8]
  416e48:	ldursw	x9, [x29, #-32]
  416e4c:	mov	x10, #0xc                   	// #12
  416e50:	mul	x9, x10, x9
  416e54:	add	x8, x8, x9
  416e58:	str	x8, [sp, #24]
  416e5c:	ldr	x8, [sp, #24]
  416e60:	mov	w11, #0x1                   	// #1
  416e64:	str	w11, [x8]
  416e68:	ldr	x8, [sp, #32]
  416e6c:	ldr	x8, [x8]
  416e70:	ldrb	w11, [x8]
  416e74:	cmp	w11, #0x2d
  416e78:	b.ne	416ec0 <ferror@plt+0x15170>  // b.any
  416e7c:	ldr	x8, [sp, #32]
  416e80:	ldr	x8, [x8]
  416e84:	ldrb	w9, [x8, #1]
  416e88:	cmp	w9, #0x2d
  416e8c:	b.ne	416ec0 <ferror@plt+0x15170>  // b.any
  416e90:	ldr	x8, [sp, #24]
  416e94:	ldr	w9, [x8]
  416e98:	orr	w9, w9, #0x8
  416e9c:	str	w9, [x8]
  416ea0:	ldr	x8, [sp, #32]
  416ea4:	ldr	x8, [x8]
  416ea8:	add	x8, x8, #0x2
  416eac:	str	x8, [sp, #40]
  416eb0:	ldur	x8, [x29, #-40]
  416eb4:	mov	w9, #0x1                   	// #1
  416eb8:	strb	w9, [x8, #41]
  416ebc:	b	416edc <ferror@plt+0x1518c>
  416ec0:	ldr	x8, [sp, #32]
  416ec4:	ldr	x8, [x8]
  416ec8:	add	x8, x8, #0x1
  416ecc:	str	x8, [sp, #40]
  416ed0:	ldur	x8, [x29, #-40]
  416ed4:	mov	w9, #0x1                   	// #1
  416ed8:	strb	w9, [x8, #42]
  416edc:	ldr	x8, [sp, #32]
  416ee0:	ldr	x0, [x8]
  416ee4:	bl	4018a0 <strlen@plt>
  416ee8:	ldr	x8, [sp, #24]
  416eec:	str	w0, [x8, #8]
  416ef0:	ldr	x8, [sp, #24]
  416ef4:	str	wzr, [x8, #4]
  416ef8:	ldr	x8, [sp, #40]
  416efc:	add	x8, x8, #0x1
  416f00:	str	x8, [sp, #48]
  416f04:	ldr	x8, [sp, #48]
  416f08:	ldrb	w9, [x8]
  416f0c:	cbz	w9, 416ff0 <ferror@plt+0x152a0>
  416f10:	ldr	x8, [sp, #48]
  416f14:	ldrb	w9, [x8]
  416f18:	cmp	w9, #0x3d
  416f1c:	b.eq	416f4c <ferror@plt+0x151fc>  // b.none
  416f20:	bl	401b50 <__ctype_b_loc@plt>
  416f24:	ldr	x8, [x0]
  416f28:	ldr	x9, [sp, #48]
  416f2c:	ldrb	w10, [x9]
  416f30:	ldrh	w10, [x8, w10, sxtw #1]
  416f34:	and	w10, w10, #0x2000
  416f38:	cbnz	w10, 416f4c <ferror@plt+0x151fc>
  416f3c:	ldr	x8, [sp, #24]
  416f40:	ldr	w9, [x8]
  416f44:	and	w9, w9, #0x8
  416f48:	cbnz	w9, 416f8c <ferror@plt+0x1523c>
  416f4c:	ldr	x8, [sp, #24]
  416f50:	ldr	w9, [x8, #4]
  416f54:	cbnz	w9, 416f6c <ferror@plt+0x1521c>
  416f58:	ldr	x8, [sp, #48]
  416f5c:	ldr	x9, [sp, #40]
  416f60:	subs	x8, x8, x9
  416f64:	ldr	x9, [sp, #24]
  416f68:	str	w8, [x9, #4]
  416f6c:	ldr	x8, [sp, #24]
  416f70:	ldr	w9, [x8]
  416f74:	orr	w9, w9, #0x2
  416f78:	str	w9, [x8]
  416f7c:	ldr	x8, [sp, #24]
  416f80:	ldr	w9, [x8]
  416f84:	and	w9, w9, #0xfffffffe
  416f88:	str	w9, [x8]
  416f8c:	ldr	x8, [sp, #48]
  416f90:	ldrb	w9, [x8]
  416f94:	cmp	w9, #0x5b
  416f98:	b.ne	416fe0 <ferror@plt+0x15290>  // b.any
  416f9c:	ldr	x8, [sp, #24]
  416fa0:	ldr	w9, [x8, #4]
  416fa4:	cbnz	w9, 416fbc <ferror@plt+0x1526c>
  416fa8:	ldr	x8, [sp, #48]
  416fac:	ldr	x9, [sp, #40]
  416fb0:	subs	x8, x8, x9
  416fb4:	ldr	x9, [sp, #24]
  416fb8:	str	w8, [x9, #4]
  416fbc:	ldr	x8, [sp, #24]
  416fc0:	ldr	w9, [x8]
  416fc4:	and	w9, w9, #0xfffffffc
  416fc8:	str	w9, [x8]
  416fcc:	ldr	x8, [sp, #24]
  416fd0:	ldr	w9, [x8]
  416fd4:	orr	w9, w9, #0x4
  416fd8:	str	w9, [x8]
  416fdc:	b	416ff0 <ferror@plt+0x152a0>
  416fe0:	ldr	x8, [sp, #48]
  416fe4:	add	x8, x8, #0x1
  416fe8:	str	x8, [sp, #48]
  416fec:	b	416f04 <ferror@plt+0x151b4>
  416ff0:	ldr	x8, [sp, #24]
  416ff4:	ldr	w9, [x8, #4]
  416ff8:	cbnz	w9, 417010 <ferror@plt+0x152c0>
  416ffc:	ldr	x8, [sp, #48]
  417000:	ldr	x9, [sp, #40]
  417004:	subs	x8, x8, x9
  417008:	ldr	x9, [sp, #24]
  41700c:	str	w8, [x9, #4]
  417010:	ldur	w8, [x29, #-32]
  417014:	add	w8, w8, #0x1
  417018:	stur	w8, [x29, #-32]
  41701c:	b	416e10 <ferror@plt+0x150c0>
  417020:	ldur	x0, [x29, #-40]
  417024:	ldp	x29, x30, [sp, #96]
  417028:	add	sp, sp, #0x70
  41702c:	ret
  417030:	sub	sp, sp, #0x180
  417034:	stp	x29, x30, [sp, #352]
  417038:	str	x28, [sp, #368]
  41703c:	add	x29, sp, #0x160
  417040:	mov	w8, #0x2                   	// #2
  417044:	mov	x9, xzr
  417048:	adrp	x10, 42a000 <ferror@plt+0x282b0>
  41704c:	add	x10, x10, #0x2f0
  417050:	adrp	x11, 42d000 <ferror@plt+0x2b2b0>
  417054:	add	x11, x11, #0x916
  417058:	adrp	x12, 42d000 <ferror@plt+0x2b2b0>
  41705c:	add	x12, x12, #0xa10
  417060:	stur	x0, [x29, #-8]
  417064:	stur	x1, [x29, #-16]
  417068:	stur	x2, [x29, #-24]
  41706c:	stur	w8, [x29, #-44]
  417070:	stur	x9, [x29, #-56]
  417074:	stur	wzr, [x29, #-68]
  417078:	stur	wzr, [x29, #-92]
  41707c:	stur	wzr, [x29, #-96]
  417080:	stur	wzr, [x29, #-88]
  417084:	stur	wzr, [x29, #-84]
  417088:	ldur	x9, [x29, #-8]
  41708c:	stur	x9, [x29, #-32]
  417090:	ldur	x9, [x29, #-24]
  417094:	str	x10, [sp, #120]
  417098:	str	x11, [sp, #112]
  41709c:	str	x12, [sp, #104]
  4170a0:	cbz	x9, 4170bc <ferror@plt+0x1536c>
  4170a4:	ldur	x0, [x29, #-16]
  4170a8:	ldur	x2, [x29, #-24]
  4170ac:	adrp	x1, 42c000 <ferror@plt+0x2a2b0>
  4170b0:	add	x1, x1, #0x443
  4170b4:	bl	401d20 <fprintf@plt>
  4170b8:	b	417188 <ferror@plt+0x15438>
  4170bc:	ldur	x8, [x29, #-32]
  4170c0:	ldr	x8, [x8, #24]
  4170c4:	ldr	x8, [x8]
  4170c8:	ldur	x9, [x29, #-32]
  4170cc:	ldr	x9, [x9, #24]
  4170d0:	ldr	x0, [x9]
  4170d4:	str	x8, [sp, #96]
  4170d8:	bl	4018a0 <strlen@plt>
  4170dc:	ldr	x8, [sp, #96]
  4170e0:	add	x9, x8, x0
  4170e4:	stur	x9, [x29, #-104]
  4170e8:	ldur	x8, [x29, #-104]
  4170ec:	ldur	x9, [x29, #-32]
  4170f0:	ldr	x9, [x9, #24]
  4170f4:	ldr	x9, [x9]
  4170f8:	mov	w10, #0x0                   	// #0
  4170fc:	cmp	x8, x9
  417100:	str	w10, [sp, #92]
  417104:	b.eq	41711c <ferror@plt+0x153cc>  // b.none
  417108:	ldur	x8, [x29, #-104]
  41710c:	ldrb	w9, [x8]
  417110:	cmp	w9, #0x2f
  417114:	cset	w9, ne  // ne = any
  417118:	str	w9, [sp, #92]
  41711c:	ldr	w8, [sp, #92]
  417120:	tbnz	w8, #0, 417128 <ferror@plt+0x153d8>
  417124:	b	41713c <ferror@plt+0x153ec>
  417128:	ldur	x8, [x29, #-104]
  41712c:	mov	x9, #0xffffffffffffffff    	// #-1
  417130:	add	x8, x8, x9
  417134:	stur	x8, [x29, #-104]
  417138:	b	4170e8 <ferror@plt+0x15398>
  41713c:	ldur	x8, [x29, #-104]
  417140:	ldrb	w9, [x8]
  417144:	cmp	w9, #0x2f
  417148:	b.ne	417158 <ferror@plt+0x15408>  // b.any
  41714c:	ldur	x8, [x29, #-104]
  417150:	add	x8, x8, #0x1
  417154:	stur	x8, [x29, #-104]
  417158:	ldur	x0, [x29, #-16]
  41715c:	adrp	x8, 42d000 <ferror@plt+0x2b2b0>
  417160:	add	x8, x8, #0x9f8
  417164:	str	x0, [sp, #80]
  417168:	mov	x0, x8
  41716c:	bl	401d10 <gettext@plt>
  417170:	ldur	x2, [x29, #-104]
  417174:	ldr	x8, [sp, #80]
  417178:	str	x0, [sp, #72]
  41717c:	mov	x0, x8
  417180:	ldr	x1, [sp, #72]
  417184:	bl	401d20 <fprintf@plt>
  417188:	ldur	x0, [x29, #-16]
  41718c:	adrp	x1, 427000 <ferror@plt+0x252b0>
  417190:	add	x1, x1, #0xd63
  417194:	bl	401d20 <fprintf@plt>
  417198:	ldur	x8, [x29, #-32]
  41719c:	ldrsw	x8, [x8, #16]
  4171a0:	mov	x9, #0x18                  	// #24
  4171a4:	mul	x8, x8, x9
  4171a8:	mov	x0, x8
  4171ac:	bl	4019e0 <malloc@plt>
  4171b0:	stur	x0, [x29, #-64]
  4171b4:	stur	wzr, [x29, #-36]
  4171b8:	ldur	w8, [x29, #-36]
  4171bc:	ldur	x9, [x29, #-32]
  4171c0:	ldr	w10, [x9, #16]
  4171c4:	cmp	w8, w10
  4171c8:	b.ge	41734c <ferror@plt+0x155fc>  // b.tcont
  4171cc:	ldur	x8, [x29, #-64]
  4171d0:	ldursw	x9, [x29, #-68]
  4171d4:	mov	w10, w9
  4171d8:	add	w10, w10, #0x1
  4171dc:	stur	w10, [x29, #-68]
  4171e0:	mov	x11, #0x18                  	// #24
  4171e4:	mul	x9, x11, x9
  4171e8:	add	x8, x8, x9
  4171ec:	stur	x8, [x29, #-80]
  4171f0:	ldur	w10, [x29, #-36]
  4171f4:	ldur	x8, [x29, #-80]
  4171f8:	str	w10, [x8]
  4171fc:	ldur	x8, [x29, #-80]
  417200:	mov	x9, xzr
  417204:	str	x9, [x8, #16]
  417208:	ldur	x8, [x29, #-80]
  41720c:	str	x9, [x8, #8]
  417210:	ldur	x8, [x29, #-56]
  417214:	cbnz	x8, 417224 <ferror@plt+0x154d4>
  417218:	ldur	x8, [x29, #-80]
  41721c:	stur	x8, [x29, #-56]
  417220:	b	41733c <ferror@plt+0x155ec>
  417224:	stur	wzr, [x29, #-108]
  417228:	mov	x8, xzr
  41722c:	stur	x8, [x29, #-128]
  417230:	sub	x8, x29, #0x38
  417234:	stur	x8, [x29, #-120]
  417238:	ldur	x8, [x29, #-120]
  41723c:	ldr	x8, [x8]
  417240:	cbz	x8, 417308 <ferror@plt+0x155b8>
  417244:	ldur	x0, [x29, #-32]
  417248:	ldur	x8, [x29, #-120]
  41724c:	ldr	x8, [x8]
  417250:	ldr	w1, [x8]
  417254:	bl	417d94 <ferror@plt+0x16044>
  417258:	ldur	x8, [x29, #-32]
  41725c:	ldur	x9, [x29, #-80]
  417260:	ldr	w1, [x9]
  417264:	str	w0, [sp, #68]
  417268:	mov	x0, x8
  41726c:	bl	417d94 <ferror@plt+0x16044>
  417270:	ldr	w10, [sp, #68]
  417274:	cmp	w10, w0
  417278:	b.ne	417298 <ferror@plt+0x15548>  // b.any
  41727c:	ldur	x8, [x29, #-120]
  417280:	ldr	x8, [x8]
  417284:	add	x8, x8, #0x10
  417288:	stur	x8, [x29, #-120]
  41728c:	mov	w9, #0x1                   	// #1
  417290:	stur	w9, [x29, #-108]
  417294:	b	417308 <ferror@plt+0x155b8>
  417298:	ldur	x8, [x29, #-128]
  41729c:	cbnz	x8, 4172f4 <ferror@plt+0x155a4>
  4172a0:	ldur	x0, [x29, #-32]
  4172a4:	ldur	x8, [x29, #-120]
  4172a8:	ldr	x8, [x8]
  4172ac:	ldr	w1, [x8]
  4172b0:	bl	417dc4 <ferror@plt+0x16074>
  4172b4:	ldur	x8, [x29, #-32]
  4172b8:	ldur	x9, [x29, #-80]
  4172bc:	ldr	w1, [x9]
  4172c0:	str	x0, [sp, #56]
  4172c4:	mov	x0, x8
  4172c8:	bl	417dc4 <ferror@plt+0x16074>
  4172cc:	ldr	x2, [sp, #56]
  4172d0:	str	x0, [sp, #48]
  4172d4:	mov	x0, x2
  4172d8:	ldr	x1, [sp, #48]
  4172dc:	bl	401a80 <strcasecmp@plt>
  4172e0:	cmp	w0, #0x0
  4172e4:	cset	w10, le
  4172e8:	tbnz	w10, #0, 4172f4 <ferror@plt+0x155a4>
  4172ec:	ldur	x8, [x29, #-120]
  4172f0:	stur	x8, [x29, #-128]
  4172f4:	ldur	x8, [x29, #-120]
  4172f8:	ldr	x8, [x8]
  4172fc:	add	x8, x8, #0x8
  417300:	stur	x8, [x29, #-120]
  417304:	b	417238 <ferror@plt+0x154e8>
  417308:	ldur	w8, [x29, #-108]
  41730c:	cbnz	w8, 417320 <ferror@plt+0x155d0>
  417310:	ldur	x8, [x29, #-128]
  417314:	cbz	x8, 417320 <ferror@plt+0x155d0>
  417318:	ldur	x8, [x29, #-128]
  41731c:	stur	x8, [x29, #-120]
  417320:	ldur	x8, [x29, #-120]
  417324:	ldr	x8, [x8]
  417328:	ldur	x9, [x29, #-80]
  41732c:	str	x8, [x9, #8]
  417330:	ldur	x8, [x29, #-80]
  417334:	ldur	x9, [x29, #-120]
  417338:	str	x8, [x9]
  41733c:	ldur	w8, [x29, #-36]
  417340:	add	w8, w8, #0x1
  417344:	stur	w8, [x29, #-36]
  417348:	b	4171b8 <ferror@plt+0x15468>
  41734c:	ldur	x8, [x29, #-56]
  417350:	stur	x8, [x29, #-80]
  417354:	ldur	x8, [x29, #-80]
  417358:	cbz	x8, 4177a0 <ferror@plt+0x15a50>
  41735c:	stur	wzr, [x29, #-140]
  417360:	stur	wzr, [x29, #-144]
  417364:	stur	wzr, [x29, #-148]
  417368:	ldur	x0, [x29, #-32]
  41736c:	ldur	x8, [x29, #-80]
  417370:	ldr	w1, [x8]
  417374:	bl	417e28 <ferror@plt+0x160d8>
  417378:	and	w9, w0, #0x8
  41737c:	cbnz	w9, 41744c <ferror@plt+0x156fc>
  417380:	ldur	x0, [x29, #-32]
  417384:	ldur	x8, [x29, #-80]
  417388:	ldr	w1, [x8]
  41738c:	bl	417e28 <ferror@plt+0x160d8>
  417390:	and	w9, w0, #0x8
  417394:	cbz	w9, 4173f4 <ferror@plt+0x156a4>
  417398:	ldur	w8, [x29, #-148]
  41739c:	add	w9, w8, #0x1
  4173a0:	stur	w9, [x29, #-148]
  4173a4:	cbnz	w8, 4173b0 <ferror@plt+0x15660>
  4173a8:	ldur	w8, [x29, #-144]
  4173ac:	cbz	w8, 4173cc <ferror@plt+0x1567c>
  4173b0:	ldur	x0, [x29, #-32]
  4173b4:	ldur	x8, [x29, #-80]
  4173b8:	ldr	w1, [x8]
  4173bc:	bl	417e54 <ferror@plt+0x16104>
  4173c0:	add	w9, w0, #0x2
  4173c4:	str	w9, [sp, #44]
  4173c8:	b	4173e0 <ferror@plt+0x15690>
  4173cc:	ldur	x0, [x29, #-32]
  4173d0:	ldur	x8, [x29, #-80]
  4173d4:	ldr	w1, [x8]
  4173d8:	bl	417e54 <ferror@plt+0x16104>
  4173dc:	str	w0, [sp, #44]
  4173e0:	ldr	w8, [sp, #44]
  4173e4:	ldur	w9, [x29, #-140]
  4173e8:	add	w8, w9, w8
  4173ec:	stur	w8, [x29, #-140]
  4173f0:	b	41744c <ferror@plt+0x156fc>
  4173f4:	ldur	w8, [x29, #-144]
  4173f8:	add	w9, w8, #0x1
  4173fc:	stur	w9, [x29, #-144]
  417400:	cbnz	w8, 41740c <ferror@plt+0x156bc>
  417404:	ldur	w8, [x29, #-148]
  417408:	cbz	w8, 417428 <ferror@plt+0x156d8>
  41740c:	ldur	x0, [x29, #-32]
  417410:	ldur	x8, [x29, #-80]
  417414:	ldr	w1, [x8]
  417418:	bl	417e54 <ferror@plt+0x16104>
  41741c:	add	w9, w0, #0x2
  417420:	str	w9, [sp, #40]
  417424:	b	41743c <ferror@plt+0x156ec>
  417428:	ldur	x0, [x29, #-32]
  41742c:	ldur	x8, [x29, #-80]
  417430:	ldr	w1, [x8]
  417434:	bl	417e54 <ferror@plt+0x16104>
  417438:	str	w0, [sp, #40]
  41743c:	ldr	w8, [sp, #40]
  417440:	ldur	w9, [x29, #-140]
  417444:	add	w8, w9, w8
  417448:	stur	w8, [x29, #-140]
  41744c:	ldur	x8, [x29, #-80]
  417450:	ldr	x8, [x8, #16]
  417454:	stur	x8, [x29, #-136]
  417458:	ldur	x8, [x29, #-136]
  41745c:	cbz	x8, 417558 <ferror@plt+0x15808>
  417460:	ldur	x0, [x29, #-32]
  417464:	ldur	x8, [x29, #-136]
  417468:	ldr	w1, [x8]
  41746c:	bl	417e28 <ferror@plt+0x160d8>
  417470:	and	w9, w0, #0x8
  417474:	cbz	w9, 41747c <ferror@plt+0x1572c>
  417478:	b	417548 <ferror@plt+0x157f8>
  41747c:	ldur	x0, [x29, #-32]
  417480:	ldur	x8, [x29, #-136]
  417484:	ldr	w1, [x8]
  417488:	bl	417e28 <ferror@plt+0x160d8>
  41748c:	and	w9, w0, #0x8
  417490:	cbz	w9, 4174f0 <ferror@plt+0x157a0>
  417494:	ldur	w8, [x29, #-148]
  417498:	add	w9, w8, #0x1
  41749c:	stur	w9, [x29, #-148]
  4174a0:	cbnz	w8, 4174ac <ferror@plt+0x1575c>
  4174a4:	ldur	w8, [x29, #-144]
  4174a8:	cbz	w8, 4174c8 <ferror@plt+0x15778>
  4174ac:	ldur	x0, [x29, #-32]
  4174b0:	ldur	x8, [x29, #-136]
  4174b4:	ldr	w1, [x8]
  4174b8:	bl	417e54 <ferror@plt+0x16104>
  4174bc:	add	w9, w0, #0x2
  4174c0:	str	w9, [sp, #36]
  4174c4:	b	4174dc <ferror@plt+0x1578c>
  4174c8:	ldur	x0, [x29, #-32]
  4174cc:	ldur	x8, [x29, #-136]
  4174d0:	ldr	w1, [x8]
  4174d4:	bl	417e54 <ferror@plt+0x16104>
  4174d8:	str	w0, [sp, #36]
  4174dc:	ldr	w8, [sp, #36]
  4174e0:	ldur	w9, [x29, #-140]
  4174e4:	add	w8, w9, w8
  4174e8:	stur	w8, [x29, #-140]
  4174ec:	b	417548 <ferror@plt+0x157f8>
  4174f0:	ldur	w8, [x29, #-144]
  4174f4:	add	w9, w8, #0x1
  4174f8:	stur	w9, [x29, #-144]
  4174fc:	cbnz	w8, 417508 <ferror@plt+0x157b8>
  417500:	ldur	w8, [x29, #-148]
  417504:	cbz	w8, 417524 <ferror@plt+0x157d4>
  417508:	ldur	x0, [x29, #-32]
  41750c:	ldur	x8, [x29, #-136]
  417510:	ldr	w1, [x8]
  417514:	bl	417e54 <ferror@plt+0x16104>
  417518:	add	w9, w0, #0x2
  41751c:	str	w9, [sp, #32]
  417520:	b	417538 <ferror@plt+0x157e8>
  417524:	ldur	x0, [x29, #-32]
  417528:	ldur	x8, [x29, #-136]
  41752c:	ldr	w1, [x8]
  417530:	bl	417e54 <ferror@plt+0x16104>
  417534:	str	w0, [sp, #32]
  417538:	ldr	w8, [sp, #32]
  41753c:	ldur	w9, [x29, #-140]
  417540:	add	w8, w9, w8
  417544:	stur	w8, [x29, #-140]
  417548:	ldur	x8, [x29, #-136]
  41754c:	ldr	x8, [x8, #8]
  417550:	stur	x8, [x29, #-136]
  417554:	b	417458 <ferror@plt+0x15708>
  417558:	ldur	x0, [x29, #-32]
  41755c:	ldur	x8, [x29, #-80]
  417560:	ldr	w1, [x8]
  417564:	bl	417e28 <ferror@plt+0x160d8>
  417568:	and	w9, w0, #0x8
  41756c:	cbz	w9, 41763c <ferror@plt+0x158ec>
  417570:	ldur	x0, [x29, #-32]
  417574:	ldur	x8, [x29, #-80]
  417578:	ldr	w1, [x8]
  41757c:	bl	417e28 <ferror@plt+0x160d8>
  417580:	and	w9, w0, #0x8
  417584:	cbz	w9, 4175e4 <ferror@plt+0x15894>
  417588:	ldur	w8, [x29, #-148]
  41758c:	add	w9, w8, #0x1
  417590:	stur	w9, [x29, #-148]
  417594:	cbnz	w8, 4175a0 <ferror@plt+0x15850>
  417598:	ldur	w8, [x29, #-144]
  41759c:	cbz	w8, 4175bc <ferror@plt+0x1586c>
  4175a0:	ldur	x0, [x29, #-32]
  4175a4:	ldur	x8, [x29, #-80]
  4175a8:	ldr	w1, [x8]
  4175ac:	bl	417e54 <ferror@plt+0x16104>
  4175b0:	add	w9, w0, #0x2
  4175b4:	str	w9, [sp, #28]
  4175b8:	b	4175d0 <ferror@plt+0x15880>
  4175bc:	ldur	x0, [x29, #-32]
  4175c0:	ldur	x8, [x29, #-80]
  4175c4:	ldr	w1, [x8]
  4175c8:	bl	417e54 <ferror@plt+0x16104>
  4175cc:	str	w0, [sp, #28]
  4175d0:	ldr	w8, [sp, #28]
  4175d4:	ldur	w9, [x29, #-140]
  4175d8:	add	w8, w9, w8
  4175dc:	stur	w8, [x29, #-140]
  4175e0:	b	41763c <ferror@plt+0x158ec>
  4175e4:	ldur	w8, [x29, #-144]
  4175e8:	add	w9, w8, #0x1
  4175ec:	stur	w9, [x29, #-144]
  4175f0:	cbnz	w8, 4175fc <ferror@plt+0x158ac>
  4175f4:	ldur	w8, [x29, #-148]
  4175f8:	cbz	w8, 417618 <ferror@plt+0x158c8>
  4175fc:	ldur	x0, [x29, #-32]
  417600:	ldur	x8, [x29, #-80]
  417604:	ldr	w1, [x8]
  417608:	bl	417e54 <ferror@plt+0x16104>
  41760c:	add	w9, w0, #0x2
  417610:	str	w9, [sp, #24]
  417614:	b	41762c <ferror@plt+0x158dc>
  417618:	ldur	x0, [x29, #-32]
  41761c:	ldur	x8, [x29, #-80]
  417620:	ldr	w1, [x8]
  417624:	bl	417e54 <ferror@plt+0x16104>
  417628:	str	w0, [sp, #24]
  41762c:	ldr	w8, [sp, #24]
  417630:	ldur	w9, [x29, #-140]
  417634:	add	w8, w9, w8
  417638:	stur	w8, [x29, #-140]
  41763c:	ldur	x8, [x29, #-80]
  417640:	ldr	x8, [x8, #16]
  417644:	stur	x8, [x29, #-136]
  417648:	ldur	x8, [x29, #-136]
  41764c:	cbz	x8, 417748 <ferror@plt+0x159f8>
  417650:	ldur	x0, [x29, #-32]
  417654:	ldur	x8, [x29, #-136]
  417658:	ldr	w1, [x8]
  41765c:	bl	417e28 <ferror@plt+0x160d8>
  417660:	and	w9, w0, #0x8
  417664:	cbnz	w9, 41766c <ferror@plt+0x1591c>
  417668:	b	417738 <ferror@plt+0x159e8>
  41766c:	ldur	x0, [x29, #-32]
  417670:	ldur	x8, [x29, #-136]
  417674:	ldr	w1, [x8]
  417678:	bl	417e28 <ferror@plt+0x160d8>
  41767c:	and	w9, w0, #0x8
  417680:	cbz	w9, 4176e0 <ferror@plt+0x15990>
  417684:	ldur	w8, [x29, #-148]
  417688:	add	w9, w8, #0x1
  41768c:	stur	w9, [x29, #-148]
  417690:	cbnz	w8, 41769c <ferror@plt+0x1594c>
  417694:	ldur	w8, [x29, #-144]
  417698:	cbz	w8, 4176b8 <ferror@plt+0x15968>
  41769c:	ldur	x0, [x29, #-32]
  4176a0:	ldur	x8, [x29, #-136]
  4176a4:	ldr	w1, [x8]
  4176a8:	bl	417e54 <ferror@plt+0x16104>
  4176ac:	add	w9, w0, #0x2
  4176b0:	str	w9, [sp, #20]
  4176b4:	b	4176cc <ferror@plt+0x1597c>
  4176b8:	ldur	x0, [x29, #-32]
  4176bc:	ldur	x8, [x29, #-136]
  4176c0:	ldr	w1, [x8]
  4176c4:	bl	417e54 <ferror@plt+0x16104>
  4176c8:	str	w0, [sp, #20]
  4176cc:	ldr	w8, [sp, #20]
  4176d0:	ldur	w9, [x29, #-140]
  4176d4:	add	w8, w9, w8
  4176d8:	stur	w8, [x29, #-140]
  4176dc:	b	417738 <ferror@plt+0x159e8>
  4176e0:	ldur	w8, [x29, #-144]
  4176e4:	add	w9, w8, #0x1
  4176e8:	stur	w9, [x29, #-144]
  4176ec:	cbnz	w8, 4176f8 <ferror@plt+0x159a8>
  4176f0:	ldur	w8, [x29, #-148]
  4176f4:	cbz	w8, 417714 <ferror@plt+0x159c4>
  4176f8:	ldur	x0, [x29, #-32]
  4176fc:	ldur	x8, [x29, #-136]
  417700:	ldr	w1, [x8]
  417704:	bl	417e54 <ferror@plt+0x16104>
  417708:	add	w9, w0, #0x2
  41770c:	str	w9, [sp, #16]
  417710:	b	417728 <ferror@plt+0x159d8>
  417714:	ldur	x0, [x29, #-32]
  417718:	ldur	x8, [x29, #-136]
  41771c:	ldr	w1, [x8]
  417720:	bl	417e54 <ferror@plt+0x16104>
  417724:	str	w0, [sp, #16]
  417728:	ldr	w8, [sp, #16]
  41772c:	ldur	w9, [x29, #-140]
  417730:	add	w8, w9, w8
  417734:	stur	w8, [x29, #-140]
  417738:	ldur	x8, [x29, #-136]
  41773c:	ldr	x8, [x8, #8]
  417740:	stur	x8, [x29, #-136]
  417744:	b	417648 <ferror@plt+0x158f8>
  417748:	ldur	w8, [x29, #-140]
  41774c:	ldur	w9, [x29, #-88]
  417750:	cmp	w8, w9
  417754:	b.le	417760 <ferror@plt+0x15a10>
  417758:	ldur	w8, [x29, #-140]
  41775c:	stur	w8, [x29, #-88]
  417760:	ldur	x0, [x29, #-32]
  417764:	ldur	x8, [x29, #-80]
  417768:	ldr	w1, [x8]
  41776c:	bl	417e84 <ferror@plt+0x16134>
  417770:	bl	4018a0 <strlen@plt>
  417774:	stur	w0, [x29, #-140]
  417778:	ldur	w9, [x29, #-140]
  41777c:	ldur	w10, [x29, #-84]
  417780:	cmp	w9, w10
  417784:	b.le	417790 <ferror@plt+0x15a40>
  417788:	ldur	w8, [x29, #-140]
  41778c:	stur	w8, [x29, #-84]
  417790:	ldur	x8, [x29, #-80]
  417794:	ldr	x8, [x8, #8]
  417798:	stur	x8, [x29, #-80]
  41779c:	b	417354 <ferror@plt+0x15604>
  4177a0:	bl	417ef0 <ferror@plt+0x161a0>
  4177a4:	subs	w8, w0, #0x1
  4177a8:	stur	w8, [x29, #-40]
  4177ac:	ldur	w8, [x29, #-88]
  4177b0:	ldur	w9, [x29, #-84]
  4177b4:	add	w8, w8, w9
  4177b8:	ldur	w9, [x29, #-44]
  4177bc:	mov	w10, #0x2                   	// #2
  4177c0:	mul	w9, w9, w10
  4177c4:	add	w8, w8, w9
  4177c8:	ldur	w9, [x29, #-40]
  4177cc:	cmp	w8, w9
  4177d0:	b.le	417808 <ferror@plt+0x15ab8>
  4177d4:	ldur	w8, [x29, #-40]
  4177d8:	ldur	w9, [x29, #-88]
  4177dc:	ldur	w10, [x29, #-44]
  4177e0:	mov	w11, #0x2                   	// #2
  4177e4:	mul	w10, w10, w11
  4177e8:	add	w9, w9, w10
  4177ec:	subs	w8, w8, w9
  4177f0:	stur	w8, [x29, #-84]
  4177f4:	ldur	w8, [x29, #-84]
  4177f8:	cmp	w8, #0xe
  4177fc:	b.ge	417808 <ferror@plt+0x15ab8>  // b.tcont
  417800:	mov	w8, #0x7fffffff            	// #2147483647
  417804:	stur	w8, [x29, #-84]
  417808:	ldur	w8, [x29, #-88]
  41780c:	ldur	w9, [x29, #-44]
  417810:	mov	w10, #0x2                   	// #2
  417814:	mul	w9, w9, w10
  417818:	add	w8, w8, w9
  41781c:	stur	w8, [x29, #-92]
  417820:	ldur	w8, [x29, #-96]
  417824:	add	w9, w8, #0x1
  417828:	stur	w9, [x29, #-96]
  41782c:	cmp	w8, #0x2
  417830:	b.ge	417d74 <ferror@plt+0x16024>  // b.tcont
  417834:	ldur	x8, [x29, #-56]
  417838:	stur	x8, [x29, #-80]
  41783c:	ldur	x8, [x29, #-80]
  417840:	cbz	x8, 417d70 <ferror@plt+0x16020>
  417844:	stur	wzr, [x29, #-164]
  417848:	stur	wzr, [x29, #-168]
  41784c:	stur	wzr, [x29, #-172]
  417850:	ldur	x0, [x29, #-32]
  417854:	ldur	x8, [x29, #-80]
  417858:	ldr	w1, [x8]
  41785c:	bl	417e28 <ferror@plt+0x160d8>
  417860:	tst	w0, #0x8
  417864:	cset	w9, ne  // ne = any
  417868:	eor	w9, w9, #0x1
  41786c:	and	w9, w9, #0x1
  417870:	stur	w9, [x29, #-172]
  417874:	ldur	x8, [x29, #-80]
  417878:	ldr	x8, [x8, #16]
  41787c:	stur	x8, [x29, #-160]
  417880:	ldur	x8, [x29, #-160]
  417884:	cbz	x8, 4178bc <ferror@plt+0x15b6c>
  417888:	ldur	x0, [x29, #-32]
  41788c:	ldur	x8, [x29, #-160]
  417890:	ldr	w1, [x8]
  417894:	bl	417e28 <ferror@plt+0x160d8>
  417898:	and	w9, w0, #0x8
  41789c:	cbnz	w9, 4178ac <ferror@plt+0x15b5c>
  4178a0:	mov	w8, #0x1                   	// #1
  4178a4:	stur	w8, [x29, #-172]
  4178a8:	b	4178bc <ferror@plt+0x15b6c>
  4178ac:	ldur	x8, [x29, #-160]
  4178b0:	ldr	x8, [x8, #8]
  4178b4:	stur	x8, [x29, #-160]
  4178b8:	b	417880 <ferror@plt+0x15b30>
  4178bc:	ldur	w8, [x29, #-96]
  4178c0:	cmp	w8, #0x1
  4178c4:	b.ne	4178d0 <ferror@plt+0x15b80>  // b.any
  4178c8:	ldur	w8, [x29, #-172]
  4178cc:	cbz	w8, 4178e4 <ferror@plt+0x15b94>
  4178d0:	ldur	w8, [x29, #-96]
  4178d4:	cmp	w8, #0x2
  4178d8:	b.ne	4178e8 <ferror@plt+0x15b98>  // b.any
  4178dc:	ldur	w8, [x29, #-172]
  4178e0:	cbz	w8, 4178e8 <ferror@plt+0x15b98>
  4178e4:	b	417d60 <ferror@plt+0x16010>
  4178e8:	ldur	w8, [x29, #-44]
  4178ec:	str	w8, [sp, #176]
  4178f0:	ldr	w8, [sp, #176]
  4178f4:	subs	w9, w8, #0x1
  4178f8:	str	w9, [sp, #176]
  4178fc:	cmp	w8, #0x0
  417900:	cset	w8, le
  417904:	tbnz	w8, #0, 417918 <ferror@plt+0x15bc8>
  417908:	ldur	x1, [x29, #-16]
  41790c:	mov	w0, #0x20                  	// #32
  417910:	bl	401940 <fputc@plt>
  417914:	b	4178f0 <ferror@plt+0x15ba0>
  417918:	ldur	w8, [x29, #-44]
  41791c:	ldur	w9, [x29, #-168]
  417920:	add	w8, w9, w8
  417924:	stur	w8, [x29, #-168]
  417928:	ldur	x0, [x29, #-32]
  41792c:	ldur	x10, [x29, #-80]
  417930:	ldr	w1, [x10]
  417934:	bl	417e28 <ferror@plt+0x160d8>
  417938:	and	w8, w0, #0x8
  41793c:	cbnz	w8, 4179a0 <ferror@plt+0x15c50>
  417940:	ldur	w8, [x29, #-164]
  417944:	add	w9, w8, #0x1
  417948:	stur	w9, [x29, #-164]
  41794c:	cbz	w8, 417968 <ferror@plt+0x15c18>
  417950:	ldur	x0, [x29, #-16]
  417954:	ldr	x1, [sp, #120]
  417958:	bl	401d20 <fprintf@plt>
  41795c:	ldur	w8, [x29, #-168]
  417960:	add	w8, w8, w0
  417964:	stur	w8, [x29, #-168]
  417968:	ldur	x0, [x29, #-16]
  41796c:	ldur	x8, [x29, #-32]
  417970:	ldr	x8, [x8]
  417974:	ldur	x9, [x29, #-80]
  417978:	ldrsw	x9, [x9]
  41797c:	mov	x10, #0x18                  	// #24
  417980:	mul	x9, x10, x9
  417984:	add	x8, x8, x9
  417988:	ldr	x2, [x8]
  41798c:	ldr	x1, [sp, #112]
  417990:	bl	401d20 <fprintf@plt>
  417994:	ldur	w11, [x29, #-168]
  417998:	add	w11, w11, w0
  41799c:	stur	w11, [x29, #-168]
  4179a0:	ldur	x8, [x29, #-80]
  4179a4:	ldr	x8, [x8, #16]
  4179a8:	stur	x8, [x29, #-160]
  4179ac:	ldur	x8, [x29, #-160]
  4179b0:	cbz	x8, 417a3c <ferror@plt+0x15cec>
  4179b4:	ldur	x0, [x29, #-32]
  4179b8:	ldur	x8, [x29, #-160]
  4179bc:	ldr	w1, [x8]
  4179c0:	bl	417e28 <ferror@plt+0x160d8>
  4179c4:	and	w9, w0, #0x8
  4179c8:	cbnz	w9, 417a2c <ferror@plt+0x15cdc>
  4179cc:	ldur	w8, [x29, #-164]
  4179d0:	add	w9, w8, #0x1
  4179d4:	stur	w9, [x29, #-164]
  4179d8:	cbz	w8, 4179f4 <ferror@plt+0x15ca4>
  4179dc:	ldur	x0, [x29, #-16]
  4179e0:	ldr	x1, [sp, #120]
  4179e4:	bl	401d20 <fprintf@plt>
  4179e8:	ldur	w8, [x29, #-168]
  4179ec:	add	w8, w8, w0
  4179f0:	stur	w8, [x29, #-168]
  4179f4:	ldur	x0, [x29, #-16]
  4179f8:	ldur	x8, [x29, #-32]
  4179fc:	ldr	x8, [x8]
  417a00:	ldur	x9, [x29, #-160]
  417a04:	ldrsw	x9, [x9]
  417a08:	mov	x10, #0x18                  	// #24
  417a0c:	mul	x9, x10, x9
  417a10:	add	x8, x8, x9
  417a14:	ldr	x2, [x8]
  417a18:	ldr	x1, [sp, #112]
  417a1c:	bl	401d20 <fprintf@plt>
  417a20:	ldur	w11, [x29, #-168]
  417a24:	add	w11, w11, w0
  417a28:	stur	w11, [x29, #-168]
  417a2c:	ldur	x8, [x29, #-160]
  417a30:	ldr	x8, [x8, #8]
  417a34:	stur	x8, [x29, #-160]
  417a38:	b	4179ac <ferror@plt+0x15c5c>
  417a3c:	ldur	x0, [x29, #-32]
  417a40:	ldur	x8, [x29, #-80]
  417a44:	ldr	w1, [x8]
  417a48:	bl	417e28 <ferror@plt+0x160d8>
  417a4c:	and	w9, w0, #0x8
  417a50:	cbz	w9, 417ab4 <ferror@plt+0x15d64>
  417a54:	ldur	w8, [x29, #-164]
  417a58:	add	w9, w8, #0x1
  417a5c:	stur	w9, [x29, #-164]
  417a60:	cbz	w8, 417a7c <ferror@plt+0x15d2c>
  417a64:	ldur	x0, [x29, #-16]
  417a68:	ldr	x1, [sp, #120]
  417a6c:	bl	401d20 <fprintf@plt>
  417a70:	ldur	w8, [x29, #-168]
  417a74:	add	w8, w8, w0
  417a78:	stur	w8, [x29, #-168]
  417a7c:	ldur	x0, [x29, #-16]
  417a80:	ldur	x8, [x29, #-32]
  417a84:	ldr	x8, [x8]
  417a88:	ldur	x9, [x29, #-80]
  417a8c:	ldrsw	x9, [x9]
  417a90:	mov	x10, #0x18                  	// #24
  417a94:	mul	x9, x10, x9
  417a98:	add	x8, x8, x9
  417a9c:	ldr	x2, [x8]
  417aa0:	ldr	x1, [sp, #112]
  417aa4:	bl	401d20 <fprintf@plt>
  417aa8:	ldur	w11, [x29, #-168]
  417aac:	add	w11, w11, w0
  417ab0:	stur	w11, [x29, #-168]
  417ab4:	ldur	x8, [x29, #-80]
  417ab8:	ldr	x8, [x8, #16]
  417abc:	stur	x8, [x29, #-160]
  417ac0:	ldur	x8, [x29, #-160]
  417ac4:	cbz	x8, 417b50 <ferror@plt+0x15e00>
  417ac8:	ldur	x0, [x29, #-32]
  417acc:	ldur	x8, [x29, #-160]
  417ad0:	ldr	w1, [x8]
  417ad4:	bl	417e28 <ferror@plt+0x160d8>
  417ad8:	and	w9, w0, #0x8
  417adc:	cbz	w9, 417b40 <ferror@plt+0x15df0>
  417ae0:	ldur	w8, [x29, #-164]
  417ae4:	add	w9, w8, #0x1
  417ae8:	stur	w9, [x29, #-164]
  417aec:	cbz	w8, 417b08 <ferror@plt+0x15db8>
  417af0:	ldur	x0, [x29, #-16]
  417af4:	ldr	x1, [sp, #120]
  417af8:	bl	401d20 <fprintf@plt>
  417afc:	ldur	w8, [x29, #-168]
  417b00:	add	w8, w8, w0
  417b04:	stur	w8, [x29, #-168]
  417b08:	ldur	x0, [x29, #-16]
  417b0c:	ldur	x8, [x29, #-32]
  417b10:	ldr	x8, [x8]
  417b14:	ldur	x9, [x29, #-160]
  417b18:	ldrsw	x9, [x9]
  417b1c:	mov	x10, #0x18                  	// #24
  417b20:	mul	x9, x10, x9
  417b24:	add	x8, x8, x9
  417b28:	ldr	x2, [x8]
  417b2c:	ldr	x1, [sp, #112]
  417b30:	bl	401d20 <fprintf@plt>
  417b34:	ldur	w11, [x29, #-168]
  417b38:	add	w11, w11, w0
  417b3c:	stur	w11, [x29, #-168]
  417b40:	ldur	x8, [x29, #-160]
  417b44:	ldr	x8, [x8, #8]
  417b48:	stur	x8, [x29, #-160]
  417b4c:	b	417ac0 <ferror@plt+0x15d70>
  417b50:	ldur	w8, [x29, #-92]
  417b54:	ldur	w9, [x29, #-168]
  417b58:	subs	w8, w8, w9
  417b5c:	str	w8, [sp, #172]
  417b60:	ldr	w8, [sp, #172]
  417b64:	subs	w9, w8, #0x1
  417b68:	str	w9, [sp, #172]
  417b6c:	cmp	w8, #0x0
  417b70:	cset	w8, le
  417b74:	tbnz	w8, #0, 417b88 <ferror@plt+0x15e38>
  417b78:	ldur	x1, [x29, #-16]
  417b7c:	mov	w0, #0x20                  	// #32
  417b80:	bl	401940 <fputc@plt>
  417b84:	b	417b60 <ferror@plt+0x15e10>
  417b88:	ldur	x0, [x29, #-32]
  417b8c:	ldur	x8, [x29, #-80]
  417b90:	ldr	w1, [x8]
  417b94:	bl	417e84 <ferror@plt+0x16134>
  417b98:	str	x0, [sp, #160]
  417b9c:	str	wzr, [sp, #156]
  417ba0:	mov	x8, xzr
  417ba4:	str	x8, [sp, #144]
  417ba8:	ldr	x8, [sp, #160]
  417bac:	str	x8, [sp, #136]
  417bb0:	ldr	x8, [sp, #136]
  417bb4:	ldrb	w9, [x8]
  417bb8:	mov	w10, #0x0                   	// #0
  417bbc:	str	w10, [sp, #12]
  417bc0:	cbz	w9, 417bf0 <ferror@plt+0x15ea0>
  417bc4:	ldr	w8, [sp, #156]
  417bc8:	ldur	w9, [x29, #-84]
  417bcc:	mov	w10, #0x0                   	// #0
  417bd0:	cmp	w8, w9
  417bd4:	str	w10, [sp, #12]
  417bd8:	b.ge	417bf0 <ferror@plt+0x15ea0>  // b.tcont
  417bdc:	ldr	x8, [sp, #136]
  417be0:	ldrb	w9, [x8]
  417be4:	cmp	w9, #0xa
  417be8:	cset	w9, ne  // ne = any
  417bec:	str	w9, [sp, #12]
  417bf0:	ldr	w8, [sp, #12]
  417bf4:	tbnz	w8, #0, 417bfc <ferror@plt+0x15eac>
  417bf8:	b	417c4c <ferror@plt+0x15efc>
  417bfc:	bl	401b50 <__ctype_b_loc@plt>
  417c00:	ldr	x8, [x0]
  417c04:	ldr	x9, [sp, #136]
  417c08:	ldrb	w10, [x9]
  417c0c:	ldrh	w10, [x8, w10, sxtw #1]
  417c10:	and	w10, w10, #0x2000
  417c14:	cbnz	w10, 417c28 <ferror@plt+0x15ed8>
  417c18:	ldr	x8, [sp, #136]
  417c1c:	ldrb	w9, [x8]
  417c20:	cmp	w9, #0x2d
  417c24:	b.ne	417c30 <ferror@plt+0x15ee0>  // b.any
  417c28:	ldr	x8, [sp, #136]
  417c2c:	str	x8, [sp, #144]
  417c30:	ldr	w8, [sp, #156]
  417c34:	add	w8, w8, #0x1
  417c38:	str	w8, [sp, #156]
  417c3c:	ldr	x9, [sp, #136]
  417c40:	add	x9, x9, #0x1
  417c44:	str	x9, [sp, #136]
  417c48:	b	417bb0 <ferror@plt+0x15e60>
  417c4c:	ldr	x8, [sp, #136]
  417c50:	ldrb	w9, [x8]
  417c54:	cbnz	w9, 417c70 <ferror@plt+0x15f20>
  417c58:	ldur	x0, [x29, #-16]
  417c5c:	ldr	x2, [sp, #160]
  417c60:	adrp	x1, 42c000 <ferror@plt+0x2a2b0>
  417c64:	add	x1, x1, #0x443
  417c68:	bl	401d20 <fprintf@plt>
  417c6c:	b	417d60 <ferror@plt+0x16010>
  417c70:	ldr	x8, [sp, #136]
  417c74:	ldrb	w9, [x8]
  417c78:	cmp	w9, #0xa
  417c7c:	b.ne	417cd4 <ferror@plt+0x15f84>  // b.any
  417c80:	ldur	x0, [x29, #-16]
  417c84:	ldr	w2, [sp, #156]
  417c88:	ldr	x3, [sp, #160]
  417c8c:	ldr	x1, [sp, #104]
  417c90:	bl	401d20 <fprintf@plt>
  417c94:	ldur	w8, [x29, #-92]
  417c98:	str	w8, [sp, #132]
  417c9c:	ldr	w8, [sp, #132]
  417ca0:	subs	w9, w8, #0x1
  417ca4:	str	w9, [sp, #132]
  417ca8:	cmp	w8, #0x0
  417cac:	cset	w8, le
  417cb0:	tbnz	w8, #0, 417cc4 <ferror@plt+0x15f74>
  417cb4:	ldur	x1, [x29, #-16]
  417cb8:	mov	w0, #0x20                  	// #32
  417cbc:	bl	401940 <fputc@plt>
  417cc0:	b	417c9c <ferror@plt+0x15f4c>
  417cc4:	ldr	x8, [sp, #136]
  417cc8:	add	x8, x8, #0x1
  417ccc:	str	x8, [sp, #160]
  417cd0:	b	417b9c <ferror@plt+0x15e4c>
  417cd4:	ldr	x8, [sp, #144]
  417cd8:	cbz	x8, 417d0c <ferror@plt+0x15fbc>
  417cdc:	ldur	x0, [x29, #-16]
  417ce0:	ldr	x8, [sp, #144]
  417ce4:	ldr	x9, [sp, #160]
  417ce8:	subs	x8, x8, x9
  417cec:	ldr	x3, [sp, #160]
  417cf0:	ldr	x1, [sp, #104]
  417cf4:	mov	w2, w8
  417cf8:	bl	401d20 <fprintf@plt>
  417cfc:	ldr	x9, [sp, #144]
  417d00:	add	x9, x9, #0x1
  417d04:	str	x9, [sp, #160]
  417d08:	b	417d2c <ferror@plt+0x15fdc>
  417d0c:	ldur	x0, [x29, #-16]
  417d10:	ldr	w2, [sp, #156]
  417d14:	ldr	x3, [sp, #160]
  417d18:	ldr	x1, [sp, #104]
  417d1c:	bl	401d20 <fprintf@plt>
  417d20:	ldr	x8, [sp, #136]
  417d24:	add	x8, x8, #0x1
  417d28:	str	x8, [sp, #160]
  417d2c:	ldur	w8, [x29, #-92]
  417d30:	str	w8, [sp, #128]
  417d34:	ldr	w8, [sp, #128]
  417d38:	subs	w9, w8, #0x1
  417d3c:	str	w9, [sp, #128]
  417d40:	cmp	w8, #0x0
  417d44:	cset	w8, le
  417d48:	tbnz	w8, #0, 417d5c <ferror@plt+0x1600c>
  417d4c:	ldur	x1, [x29, #-16]
  417d50:	mov	w0, #0x20                  	// #32
  417d54:	bl	401940 <fputc@plt>
  417d58:	b	417d34 <ferror@plt+0x15fe4>
  417d5c:	b	417b9c <ferror@plt+0x15e4c>
  417d60:	ldur	x8, [x29, #-80]
  417d64:	ldr	x8, [x8, #8]
  417d68:	stur	x8, [x29, #-80]
  417d6c:	b	41783c <ferror@plt+0x15aec>
  417d70:	b	417820 <ferror@plt+0x15ad0>
  417d74:	ldur	x0, [x29, #-64]
  417d78:	bl	401b80 <free@plt>
  417d7c:	mov	w8, wzr
  417d80:	mov	w0, w8
  417d84:	ldr	x28, [sp, #368]
  417d88:	ldp	x29, x30, [sp, #352]
  417d8c:	add	sp, sp, #0x180
  417d90:	ret
  417d94:	sub	sp, sp, #0x10
  417d98:	str	x0, [sp, #8]
  417d9c:	str	w1, [sp, #4]
  417da0:	ldr	x8, [sp, #8]
  417da4:	ldr	x8, [x8]
  417da8:	ldrsw	x9, [sp, #4]
  417dac:	mov	x10, #0x18                  	// #24
  417db0:	mul	x9, x10, x9
  417db4:	add	x8, x8, x9
  417db8:	ldr	w0, [x8, #8]
  417dbc:	add	sp, sp, #0x10
  417dc0:	ret
  417dc4:	sub	sp, sp, #0x10
  417dc8:	mov	w8, #0x2                   	// #2
  417dcc:	mov	w9, #0x1                   	// #1
  417dd0:	str	x0, [sp, #8]
  417dd4:	str	w1, [sp, #4]
  417dd8:	ldr	x10, [sp, #8]
  417ddc:	ldr	x10, [x10]
  417de0:	ldrsw	x11, [sp, #4]
  417de4:	mov	x12, #0x18                  	// #24
  417de8:	mul	x11, x12, x11
  417dec:	add	x10, x10, x11
  417df0:	ldr	x10, [x10]
  417df4:	ldr	x11, [sp, #8]
  417df8:	ldr	x11, [x11, #8]
  417dfc:	ldrsw	x12, [sp, #4]
  417e00:	mov	x13, #0xc                   	// #12
  417e04:	mul	x12, x13, x12
  417e08:	ldr	w14, [x11, x12]
  417e0c:	tst	w14, #0x8
  417e10:	csel	w8, w8, w9, ne  // ne = any
  417e14:	mov	w0, w8
  417e18:	sxtw	x11, w0
  417e1c:	add	x0, x10, x11
  417e20:	add	sp, sp, #0x10
  417e24:	ret
  417e28:	sub	sp, sp, #0x10
  417e2c:	str	x0, [sp, #8]
  417e30:	str	w1, [sp, #4]
  417e34:	ldr	x8, [sp, #8]
  417e38:	ldr	x8, [x8, #8]
  417e3c:	ldrsw	x9, [sp, #4]
  417e40:	mov	x10, #0xc                   	// #12
  417e44:	mul	x9, x10, x9
  417e48:	ldr	w0, [x8, x9]
  417e4c:	add	sp, sp, #0x10
  417e50:	ret
  417e54:	sub	sp, sp, #0x10
  417e58:	str	x0, [sp, #8]
  417e5c:	str	w1, [sp, #4]
  417e60:	ldr	x8, [sp, #8]
  417e64:	ldr	x8, [x8, #8]
  417e68:	ldrsw	x9, [sp, #4]
  417e6c:	mov	x10, #0xc                   	// #12
  417e70:	mul	x9, x10, x9
  417e74:	add	x8, x8, x9
  417e78:	ldr	w0, [x8, #8]
  417e7c:	add	sp, sp, #0x10
  417e80:	ret
  417e84:	sub	sp, sp, #0x20
  417e88:	str	x0, [sp, #24]
  417e8c:	str	w1, [sp, #20]
  417e90:	ldr	x8, [sp, #24]
  417e94:	ldr	x8, [x8]
  417e98:	ldrsw	x9, [sp, #20]
  417e9c:	mov	x10, #0x18                  	// #24
  417ea0:	mul	x9, x10, x9
  417ea4:	add	x8, x8, x9
  417ea8:	ldr	x8, [x8, #16]
  417eac:	cbz	x8, 417ed4 <ferror@plt+0x16184>
  417eb0:	ldr	x8, [sp, #24]
  417eb4:	ldr	x8, [x8]
  417eb8:	ldrsw	x9, [sp, #20]
  417ebc:	mov	x10, #0x18                  	// #24
  417ec0:	mul	x9, x10, x9
  417ec4:	add	x8, x8, x9
  417ec8:	ldr	x8, [x8, #16]
  417ecc:	str	x8, [sp, #8]
  417ed0:	b	417ee0 <ferror@plt+0x16190>
  417ed4:	adrp	x8, 442000 <ferror@plt+0x402b0>
  417ed8:	add	x8, x8, #0xb75
  417edc:	str	x8, [sp, #8]
  417ee0:	ldr	x8, [sp, #8]
  417ee4:	mov	x0, x8
  417ee8:	add	sp, sp, #0x20
  417eec:	ret
  417ef0:	sub	sp, sp, #0x20
  417ef4:	stp	x29, x30, [sp, #16]
  417ef8:	add	x29, sp, #0x10
  417efc:	mov	w8, #0x50                  	// #80
  417f00:	adrp	x0, 42d000 <ferror@plt+0x2b2b0>
  417f04:	add	x0, x0, #0xa19
  417f08:	str	w8, [sp, #4]
  417f0c:	bl	401ce0 <getenv@plt>
  417f10:	str	x0, [sp, #8]
  417f14:	cbz	x0, 417f24 <ferror@plt+0x161d4>
  417f18:	ldr	x0, [sp, #8]
  417f1c:	bl	4019c0 <atoi@plt>
  417f20:	str	w0, [sp, #4]
  417f24:	ldr	w0, [sp, #4]
  417f28:	ldp	x29, x30, [sp, #16]
  417f2c:	add	sp, sp, #0x20
  417f30:	ret
  417f34:	sub	sp, sp, #0x80
  417f38:	stp	x29, x30, [sp, #112]
  417f3c:	add	x29, sp, #0x70
  417f40:	mov	x8, xzr
  417f44:	mov	w9, #0xffffffff            	// #-1
  417f48:	stur	x0, [x29, #-16]
  417f4c:	stur	x1, [x29, #-24]
  417f50:	stur	x2, [x29, #-32]
  417f54:	stur	x8, [x29, #-40]
  417f58:	stur	x8, [x29, #-48]
  417f5c:	str	wzr, [sp, #52]
  417f60:	str	wzr, [sp, #48]
  417f64:	str	wzr, [sp, #44]
  417f68:	str	w9, [sp, #8]
  417f6c:	ldur	x8, [x29, #-16]
  417f70:	str	x8, [sp, #24]
  417f74:	ldur	x8, [x29, #-24]
  417f78:	cbz	x8, 417f88 <ferror@plt+0x16238>
  417f7c:	ldur	x8, [x29, #-24]
  417f80:	mov	x9, xzr
  417f84:	str	x9, [x8]
  417f88:	ldur	x8, [x29, #-32]
  417f8c:	cbz	x8, 417fa0 <ferror@plt+0x16250>
  417f90:	ldr	x8, [sp, #24]
  417f94:	ldr	w9, [x8, #32]
  417f98:	ldur	x8, [x29, #-32]
  417f9c:	str	w9, [x8]
  417fa0:	ldr	x8, [sp, #24]
  417fa4:	ldr	w9, [x8, #32]
  417fa8:	ldr	x8, [sp, #24]
  417fac:	ldr	w10, [x8, #20]
  417fb0:	cmp	w9, w10
  417fb4:	b.lt	417fc0 <ferror@plt+0x16270>  // b.tstop
  417fb8:	stur	wzr, [x29, #-4]
  417fbc:	b	418424 <ferror@plt+0x166d4>
  417fc0:	ldr	x8, [sp, #24]
  417fc4:	ldr	x8, [x8, #24]
  417fc8:	ldr	x9, [sp, #24]
  417fcc:	ldrsw	x9, [x9, #32]
  417fd0:	mov	x10, #0x8                   	// #8
  417fd4:	mul	x9, x10, x9
  417fd8:	add	x8, x8, x9
  417fdc:	ldr	x8, [x8]
  417fe0:	ldr	x9, [sp, #24]
  417fe4:	ldrsw	x9, [x9, #36]
  417fe8:	add	x8, x8, x9
  417fec:	str	x8, [sp, #56]
  417ff0:	ldr	x8, [sp, #56]
  417ff4:	cbnz	x8, 418000 <ferror@plt+0x162b0>
  417ff8:	stur	wzr, [x29, #-4]
  417ffc:	b	418424 <ferror@plt+0x166d4>
  418000:	ldr	x8, [sp, #24]
  418004:	ldr	w9, [x8, #36]
  418008:	cbnz	w9, 418124 <ferror@plt+0x163d4>
  41800c:	ldr	x8, [sp, #56]
  418010:	ldrb	w9, [x8]
  418014:	cmp	w9, #0x2d
  418018:	b.ne	418074 <ferror@plt+0x16324>  // b.any
  41801c:	ldr	x8, [sp, #56]
  418020:	ldrb	w9, [x8, #1]
  418024:	cmp	w9, #0x2d
  418028:	b.ne	418074 <ferror@plt+0x16324>  // b.any
  41802c:	ldr	x8, [sp, #56]
  418030:	ldrb	w9, [x8, #2]
  418034:	cbnz	w9, 418074 <ferror@plt+0x16324>
  418038:	ldur	x8, [x29, #-32]
  41803c:	cbz	x8, 418054 <ferror@plt+0x16304>
  418040:	ldr	x8, [sp, #24]
  418044:	ldr	w9, [x8, #32]
  418048:	add	w9, w9, #0x1
  41804c:	ldur	x8, [x29, #-32]
  418050:	str	w9, [x8]
  418054:	ldr	x8, [sp, #24]
  418058:	ldr	w9, [x8, #32]
  41805c:	add	w9, w9, #0x1
  418060:	str	w9, [x8, #32]
  418064:	ldr	x8, [sp, #24]
  418068:	str	wzr, [x8, #36]
  41806c:	stur	wzr, [x29, #-4]
  418070:	b	418424 <ferror@plt+0x166d4>
  418074:	ldr	x0, [sp, #56]
  418078:	sub	x1, x29, #0x28
  41807c:	add	x2, sp, #0x34
  418080:	sub	x3, x29, #0x30
  418084:	add	x4, sp, #0x30
  418088:	bl	418434 <ferror@plt+0x166e4>
  41808c:	cbz	w0, 4180d8 <ferror@plt+0x16388>
  418090:	ldr	x0, [sp, #24]
  418094:	ldur	x2, [x29, #-40]
  418098:	ldr	w3, [sp, #52]
  41809c:	mov	w1, #0x1                   	// #1
  4180a0:	add	x4, sp, #0x2c
  4180a4:	add	x5, sp, #0x8
  4180a8:	bl	418598 <ferror@plt+0x16848>
  4180ac:	cbnz	w0, 4180d0 <ferror@plt+0x16380>
  4180b0:	ldr	x0, [sp, #24]
  4180b4:	ldr	w2, [sp, #44]
  4180b8:	mov	w8, wzr
  4180bc:	mov	w1, w8
  4180c0:	bl	41882c <ferror@plt+0x16adc>
  4180c4:	ldr	w8, [sp, #44]
  4180c8:	stur	w8, [x29, #-4]
  4180cc:	b	418424 <ferror@plt+0x166d4>
  4180d0:	str	wzr, [sp, #12]
  4180d4:	b	418124 <ferror@plt+0x163d4>
  4180d8:	ldr	x8, [sp, #56]
  4180dc:	ldrb	w9, [x8]
  4180e0:	cmp	w9, #0x2d
  4180e4:	b.ne	41811c <ferror@plt+0x163cc>  // b.any
  4180e8:	ldr	x8, [sp, #56]
  4180ec:	ldrb	w9, [x8, #1]
  4180f0:	cbz	w9, 41811c <ferror@plt+0x163cc>
  4180f4:	mov	w8, #0x1                   	// #1
  4180f8:	str	w8, [sp, #12]
  4180fc:	ldr	x9, [sp, #24]
  418100:	ldr	w8, [x9, #36]
  418104:	add	w8, w8, #0x1
  418108:	str	w8, [x9, #36]
  41810c:	ldr	x9, [sp, #56]
  418110:	add	x9, x9, #0x1
  418114:	str	x9, [sp, #56]
  418118:	b	418124 <ferror@plt+0x163d4>
  41811c:	stur	wzr, [x29, #-4]
  418120:	b	418424 <ferror@plt+0x166d4>
  418124:	ldr	x8, [sp, #24]
  418128:	ldr	w9, [x8, #36]
  41812c:	cbz	w9, 4181b4 <ferror@plt+0x16464>
  418130:	ldr	x8, [sp, #56]
  418134:	stur	x8, [x29, #-40]
  418138:	mov	w9, #0x1                   	// #1
  41813c:	str	w9, [sp, #52]
  418140:	str	w9, [sp, #12]
  418144:	ldr	x0, [sp, #24]
  418148:	ldr	x2, [sp, #56]
  41814c:	ldr	w3, [sp, #52]
  418150:	mov	w9, wzr
  418154:	mov	w1, w9
  418158:	add	x4, sp, #0x2c
  41815c:	add	x5, sp, #0x8
  418160:	bl	418598 <ferror@plt+0x16848>
  418164:	cbnz	w0, 418180 <ferror@plt+0x16430>
  418168:	ldr	x0, [sp, #24]
  41816c:	ldr	w2, [sp, #44]
  418170:	mov	w1, #0x1                   	// #1
  418174:	bl	41882c <ferror@plt+0x16adc>
  418178:	stur	w0, [x29, #-4]
  41817c:	b	418424 <ferror@plt+0x166d4>
  418180:	ldr	x8, [sp, #56]
  418184:	add	x8, x8, #0x1
  418188:	stur	x8, [x29, #-48]
  41818c:	ldur	x8, [x29, #-48]
  418190:	ldrb	w9, [x8]
  418194:	cbnz	w9, 4181a8 <ferror@plt+0x16458>
  418198:	mov	x8, xzr
  41819c:	stur	x8, [x29, #-48]
  4181a0:	str	wzr, [sp, #48]
  4181a4:	b	4181b4 <ferror@plt+0x16464>
  4181a8:	ldur	x0, [x29, #-48]
  4181ac:	bl	4018a0 <strlen@plt>
  4181b0:	str	w0, [sp, #48]
  4181b4:	ldr	x8, [sp, #24]
  4181b8:	ldr	w9, [x8, #32]
  4181bc:	add	w9, w9, #0x1
  4181c0:	ldr	x8, [sp, #24]
  4181c4:	ldr	w10, [x8, #20]
  4181c8:	mov	w11, #0x0                   	// #0
  4181cc:	cmp	w9, w10
  4181d0:	str	w11, [sp, #4]
  4181d4:	b.ge	41821c <ferror@plt+0x164cc>  // b.tcont
  4181d8:	ldr	x8, [sp, #24]
  4181dc:	ldr	x8, [x8, #24]
  4181e0:	ldr	x9, [sp, #24]
  4181e4:	ldr	w10, [x9, #32]
  4181e8:	add	w10, w10, #0x1
  4181ec:	mov	w0, w10
  4181f0:	sxtw	x9, w0
  4181f4:	mov	x11, #0x8                   	// #8
  4181f8:	mul	x9, x11, x9
  4181fc:	add	x8, x8, x9
  418200:	ldr	x1, [x8]
  418204:	adrp	x0, 42d000 <ferror@plt+0x2b2b0>
  418208:	add	x0, x0, #0xa16
  41820c:	bl	401b40 <strcmp@plt>
  418210:	cmp	w0, #0x0
  418214:	cset	w10, ne  // ne = any
  418218:	str	w10, [sp, #4]
  41821c:	ldr	w8, [sp, #4]
  418220:	and	w8, w8, #0x1
  418224:	str	w8, [sp, #40]
  418228:	ldr	x9, [sp, #24]
  41822c:	ldr	x9, [x9]
  418230:	ldrsw	x10, [sp, #8]
  418234:	mov	x11, #0x18                  	// #24
  418238:	mul	x10, x11, x10
  41823c:	add	x9, x9, x10
  418240:	str	x9, [sp, #32]
  418244:	ldr	x9, [sp, #24]
  418248:	ldr	x9, [x9, #8]
  41824c:	ldrsw	x10, [sp, #8]
  418250:	mov	x11, #0xc                   	// #12
  418254:	mul	x10, x11, x10
  418258:	add	x9, x9, x10
  41825c:	str	x9, [sp, #16]
  418260:	ldr	x9, [sp, #16]
  418264:	ldr	w8, [x9]
  418268:	and	w8, w8, #0x1
  41826c:	cbz	w8, 418300 <ferror@plt+0x165b0>
  418270:	ldur	x8, [x29, #-48]
  418274:	cbz	x8, 4182bc <ferror@plt+0x1656c>
  418278:	ldr	w8, [sp, #12]
  41827c:	cbnz	w8, 4182bc <ferror@plt+0x1656c>
  418280:	ldr	x0, [sp, #24]
  418284:	ldr	w1, [sp, #12]
  418288:	mov	w8, #0xfffffffc            	// #-4
  41828c:	str	w8, [sp, #44]
  418290:	mov	w2, w8
  418294:	bl	41882c <ferror@plt+0x16adc>
  418298:	ldr	x8, [sp, #24]
  41829c:	ldr	w9, [x8, #32]
  4182a0:	add	w9, w9, #0x1
  4182a4:	str	w9, [x8, #32]
  4182a8:	ldr	x8, [sp, #24]
  4182ac:	str	wzr, [x8, #36]
  4182b0:	ldr	w8, [sp, #44]
  4182b4:	stur	w8, [x29, #-4]
  4182b8:	b	418424 <ferror@plt+0x166d4>
  4182bc:	ldur	x8, [x29, #-48]
  4182c0:	cbnz	x8, 4182e0 <ferror@plt+0x16590>
  4182c4:	ldr	x8, [sp, #24]
  4182c8:	ldr	w9, [x8, #32]
  4182cc:	add	w9, w9, #0x1
  4182d0:	str	w9, [x8, #32]
  4182d4:	ldr	x8, [sp, #24]
  4182d8:	str	wzr, [x8, #36]
  4182dc:	b	4182f0 <ferror@plt+0x165a0>
  4182e0:	ldr	x8, [sp, #24]
  4182e4:	ldr	w9, [x8, #36]
  4182e8:	add	w9, w9, #0x1
  4182ec:	str	w9, [x8, #36]
  4182f0:	ldr	x8, [sp, #32]
  4182f4:	ldr	w9, [x8, #8]
  4182f8:	stur	w9, [x29, #-4]
  4182fc:	b	418424 <ferror@plt+0x166d4>
  418300:	ldr	x8, [sp, #16]
  418304:	ldr	w9, [x8]
  418308:	and	w9, w9, #0x2
  41830c:	cbz	w9, 4183d4 <ferror@plt+0x16684>
  418310:	ldur	x8, [x29, #-48]
  418314:	cbnz	x8, 418338 <ferror@plt+0x165e8>
  418318:	ldr	w8, [sp, #40]
  41831c:	cbnz	w8, 418338 <ferror@plt+0x165e8>
  418320:	ldr	x0, [sp, #24]
  418324:	ldr	w1, [sp, #12]
  418328:	mov	w2, #0xfffffffd            	// #-3
  41832c:	bl	41882c <ferror@plt+0x16adc>
  418330:	stur	w0, [x29, #-4]
  418334:	b	418424 <ferror@plt+0x166d4>
  418338:	ldur	x8, [x29, #-48]
  41833c:	cbnz	x8, 418398 <ferror@plt+0x16648>
  418340:	ldur	x8, [x29, #-24]
  418344:	cbz	x8, 41837c <ferror@plt+0x1662c>
  418348:	ldr	x8, [sp, #24]
  41834c:	ldr	x8, [x8, #24]
  418350:	ldr	x9, [sp, #24]
  418354:	ldr	w10, [x9, #32]
  418358:	add	w10, w10, #0x1
  41835c:	mov	w0, w10
  418360:	sxtw	x9, w0
  418364:	mov	x11, #0x8                   	// #8
  418368:	mul	x9, x11, x9
  41836c:	add	x8, x8, x9
  418370:	ldr	x8, [x8]
  418374:	ldur	x9, [x29, #-24]
  418378:	str	x8, [x9]
  41837c:	ldr	x8, [sp, #24]
  418380:	ldr	w9, [x8, #32]
  418384:	add	w9, w9, #0x2
  418388:	str	w9, [x8, #32]
  41838c:	ldr	x8, [sp, #24]
  418390:	str	wzr, [x8, #36]
  418394:	b	4183c4 <ferror@plt+0x16674>
  418398:	ldur	x8, [x29, #-24]
  41839c:	cbz	x8, 4183ac <ferror@plt+0x1665c>
  4183a0:	ldur	x8, [x29, #-48]
  4183a4:	ldur	x9, [x29, #-24]
  4183a8:	str	x8, [x9]
  4183ac:	ldr	x8, [sp, #24]
  4183b0:	ldr	w9, [x8, #32]
  4183b4:	add	w9, w9, #0x1
  4183b8:	str	w9, [x8, #32]
  4183bc:	ldr	x8, [sp, #24]
  4183c0:	str	wzr, [x8, #36]
  4183c4:	ldr	x8, [sp, #32]
  4183c8:	ldr	w9, [x8, #8]
  4183cc:	stur	w9, [x29, #-4]
  4183d0:	b	418424 <ferror@plt+0x166d4>
  4183d4:	ldr	x8, [sp, #16]
  4183d8:	ldr	w9, [x8]
  4183dc:	and	w9, w9, #0x4
  4183e0:	cbz	w9, 418420 <ferror@plt+0x166d0>
  4183e4:	ldur	x8, [x29, #-24]
  4183e8:	cbz	x8, 4183f8 <ferror@plt+0x166a8>
  4183ec:	ldur	x8, [x29, #-48]
  4183f0:	ldur	x9, [x29, #-24]
  4183f4:	str	x8, [x9]
  4183f8:	ldr	x8, [sp, #24]
  4183fc:	ldr	w9, [x8, #32]
  418400:	add	w9, w9, #0x1
  418404:	str	w9, [x8, #32]
  418408:	ldr	x8, [sp, #24]
  41840c:	str	wzr, [x8, #36]
  418410:	ldr	x8, [sp, #32]
  418414:	ldr	w9, [x8, #8]
  418418:	stur	w9, [x29, #-4]
  41841c:	b	418424 <ferror@plt+0x166d4>
  418420:	stur	wzr, [x29, #-4]
  418424:	ldur	w0, [x29, #-4]
  418428:	ldp	x29, x30, [sp, #112]
  41842c:	add	sp, sp, #0x80
  418430:	ret
  418434:	sub	sp, sp, #0x40
  418438:	mov	x8, xzr
  41843c:	str	x0, [sp, #48]
  418440:	str	x1, [sp, #40]
  418444:	str	x2, [sp, #32]
  418448:	str	x3, [sp, #24]
  41844c:	str	x4, [sp, #16]
  418450:	ldr	x9, [sp, #24]
  418454:	str	x8, [x9]
  418458:	ldr	x9, [sp, #40]
  41845c:	str	x8, [x9]
  418460:	ldr	x8, [sp, #16]
  418464:	str	wzr, [x8]
  418468:	ldr	x8, [sp, #32]
  41846c:	str	wzr, [x8]
  418470:	ldr	x8, [sp, #48]
  418474:	str	x8, [sp, #8]
  418478:	ldr	x8, [sp, #8]
  41847c:	ldrb	w10, [x8]
  418480:	cmp	w10, #0x2d
  418484:	b.ne	4184a4 <ferror@plt+0x16754>  // b.any
  418488:	ldr	x8, [sp, #8]
  41848c:	ldrb	w9, [x8, #1]
  418490:	cmp	w9, #0x2d
  418494:	b.ne	4184a4 <ferror@plt+0x16754>  // b.any
  418498:	ldr	x8, [sp, #8]
  41849c:	ldrb	w9, [x8, #2]
  4184a0:	cbnz	w9, 4184ac <ferror@plt+0x1675c>
  4184a4:	str	wzr, [sp, #60]
  4184a8:	b	41858c <ferror@plt+0x1683c>
  4184ac:	ldr	x8, [sp, #8]
  4184b0:	add	x8, x8, #0x2
  4184b4:	str	x8, [sp, #8]
  4184b8:	ldr	x8, [sp, #8]
  4184bc:	ldr	x9, [sp, #40]
  4184c0:	str	x8, [x9]
  4184c4:	ldr	x8, [sp, #8]
  4184c8:	ldrb	w9, [x8]
  4184cc:	mov	w10, #0x0                   	// #0
  4184d0:	str	w10, [sp, #4]
  4184d4:	cbz	w9, 4184ec <ferror@plt+0x1679c>
  4184d8:	ldr	x8, [sp, #8]
  4184dc:	ldrb	w9, [x8]
  4184e0:	cmp	w9, #0x3d
  4184e4:	cset	w9, ne  // ne = any
  4184e8:	str	w9, [sp, #4]
  4184ec:	ldr	w8, [sp, #4]
  4184f0:	tbnz	w8, #0, 4184f8 <ferror@plt+0x167a8>
  4184f4:	b	418508 <ferror@plt+0x167b8>
  4184f8:	ldr	x8, [sp, #8]
  4184fc:	add	x8, x8, #0x1
  418500:	str	x8, [sp, #8]
  418504:	b	4184c4 <ferror@plt+0x16774>
  418508:	ldr	x8, [sp, #8]
  41850c:	ldr	x9, [sp, #40]
  418510:	ldr	x9, [x9]
  418514:	subs	x8, x8, x9
  418518:	ldr	x9, [sp, #32]
  41851c:	str	w8, [x9]
  418520:	ldr	x9, [sp, #8]
  418524:	ldrb	w8, [x9]
  418528:	cbnz	w8, 418538 <ferror@plt+0x167e8>
  41852c:	mov	w8, #0x1                   	// #1
  418530:	str	w8, [sp, #60]
  418534:	b	41858c <ferror@plt+0x1683c>
  418538:	ldr	x8, [sp, #8]
  41853c:	add	x8, x8, #0x1
  418540:	str	x8, [sp, #8]
  418544:	ldr	x8, [sp, #8]
  418548:	ldr	x9, [sp, #24]
  41854c:	str	x8, [x9]
  418550:	ldr	x8, [sp, #8]
  418554:	ldrb	w9, [x8]
  418558:	cbz	w9, 41856c <ferror@plt+0x1681c>
  41855c:	ldr	x8, [sp, #8]
  418560:	add	x8, x8, #0x1
  418564:	str	x8, [sp, #8]
  418568:	b	418550 <ferror@plt+0x16800>
  41856c:	ldr	x8, [sp, #8]
  418570:	ldr	x9, [sp, #24]
  418574:	ldr	x9, [x9]
  418578:	subs	x8, x8, x9
  41857c:	ldr	x9, [sp, #16]
  418580:	str	w8, [x9]
  418584:	mov	w8, #0x1                   	// #1
  418588:	str	w8, [sp, #60]
  41858c:	ldr	w0, [sp, #60]
  418590:	add	sp, sp, #0x40
  418594:	ret
  418598:	sub	sp, sp, #0x60
  41859c:	stp	x29, x30, [sp, #80]
  4185a0:	add	x29, sp, #0x50
  4185a4:	mov	w8, #0xffffffff            	// #-1
  4185a8:	stur	x0, [x29, #-16]
  4185ac:	stur	w1, [x29, #-20]
  4185b0:	stur	x2, [x29, #-32]
  4185b4:	stur	w3, [x29, #-36]
  4185b8:	str	x4, [sp, #32]
  4185bc:	str	x5, [sp, #24]
  4185c0:	str	wzr, [sp, #20]
  4185c4:	str	wzr, [sp, #16]
  4185c8:	ldr	x9, [sp, #32]
  4185cc:	str	wzr, [x9]
  4185d0:	ldr	x9, [sp, #24]
  4185d4:	str	w8, [x9]
  4185d8:	ldur	x9, [x29, #-32]
  4185dc:	cbnz	x9, 4185e8 <ferror@plt+0x16898>
  4185e0:	stur	wzr, [x29, #-4]
  4185e4:	b	41881c <ferror@plt+0x16acc>
  4185e8:	str	wzr, [sp, #12]
  4185ec:	ldr	w8, [sp, #12]
  4185f0:	ldur	x9, [x29, #-16]
  4185f4:	ldr	w10, [x9, #16]
  4185f8:	cmp	w8, w10
  4185fc:	b.ge	4187bc <ferror@plt+0x16a6c>  // b.tcont
  418600:	ldur	x8, [x29, #-16]
  418604:	ldr	x8, [x8]
  418608:	ldrsw	x9, [sp, #12]
  41860c:	mov	x10, #0x18                  	// #24
  418610:	mul	x9, x10, x9
  418614:	add	x8, x8, x9
  418618:	ldr	x8, [x8]
  41861c:	ldur	w11, [x29, #-20]
  418620:	mov	w12, #0x1                   	// #1
  418624:	mov	w13, #0x2                   	// #2
  418628:	cmp	w11, #0x0
  41862c:	csel	w11, w13, w12, ne  // ne = any
  418630:	mov	w0, w11
  418634:	sxtw	x9, w0
  418638:	add	x8, x8, x9
  41863c:	str	x8, [sp]
  418640:	ldur	w11, [x29, #-20]
  418644:	cbz	w11, 418754 <ferror@plt+0x16a04>
  418648:	ldur	x8, [x29, #-16]
  41864c:	ldr	x8, [x8, #8]
  418650:	ldrsw	x9, [sp, #12]
  418654:	mov	x10, #0xc                   	// #12
  418658:	mul	x9, x10, x9
  41865c:	ldr	w11, [x8, x9]
  418660:	and	w11, w11, #0x8
  418664:	cbz	w11, 418754 <ferror@plt+0x16a04>
  418668:	ldur	w8, [x29, #-36]
  41866c:	ldur	x9, [x29, #-16]
  418670:	ldr	x9, [x9, #8]
  418674:	ldrsw	x10, [sp, #12]
  418678:	mov	x11, #0xc                   	// #12
  41867c:	mul	x10, x11, x10
  418680:	add	x9, x9, x10
  418684:	ldr	w12, [x9, #4]
  418688:	cmp	w8, w12
  41868c:	b.le	418694 <ferror@plt+0x16944>
  418690:	b	4187ac <ferror@plt+0x16a5c>
  418694:	ldr	x0, [sp]
  418698:	ldur	x1, [x29, #-32]
  41869c:	ldursw	x2, [x29, #-36]
  4186a0:	bl	401a00 <strncmp@plt>
  4186a4:	cbnz	w0, 418750 <ferror@plt+0x16a00>
  4186a8:	ldr	w8, [sp, #20]
  4186ac:	add	w8, w8, #0x1
  4186b0:	str	w8, [sp, #20]
  4186b4:	ldr	w8, [sp, #12]
  4186b8:	ldr	x9, [sp, #24]
  4186bc:	str	w8, [x9]
  4186c0:	ldur	w8, [x29, #-36]
  4186c4:	ldur	x9, [x29, #-16]
  4186c8:	ldr	x9, [x9, #8]
  4186cc:	ldrsw	x10, [sp, #12]
  4186d0:	mov	x11, #0xc                   	// #12
  4186d4:	mul	x10, x11, x10
  4186d8:	add	x9, x9, x10
  4186dc:	ldr	w12, [x9, #4]
  4186e0:	cmp	w8, w12
  4186e4:	b.ne	4186f4 <ferror@plt+0x169a4>  // b.any
  4186e8:	mov	w8, #0x1                   	// #1
  4186ec:	str	w8, [sp, #20]
  4186f0:	b	4187bc <ferror@plt+0x16a6c>
  4186f4:	ldr	w8, [sp, #16]
  4186f8:	cbz	w8, 418730 <ferror@plt+0x169e0>
  4186fc:	ldr	w8, [sp, #16]
  418700:	ldur	x9, [x29, #-16]
  418704:	ldr	x9, [x9]
  418708:	ldrsw	x10, [sp, #12]
  41870c:	mov	x11, #0x18                  	// #24
  418710:	mul	x10, x11, x10
  418714:	add	x9, x9, x10
  418718:	ldr	w12, [x9, #8]
  41871c:	cmp	w8, w12
  418720:	b.ne	418730 <ferror@plt+0x169e0>  // b.any
  418724:	ldr	w8, [sp, #20]
  418728:	subs	w8, w8, #0x1
  41872c:	str	w8, [sp, #20]
  418730:	ldur	x8, [x29, #-16]
  418734:	ldr	x8, [x8]
  418738:	ldrsw	x9, [sp, #12]
  41873c:	mov	x10, #0x18                  	// #24
  418740:	mul	x9, x10, x9
  418744:	add	x8, x8, x9
  418748:	ldr	w11, [x8, #8]
  41874c:	str	w11, [sp, #16]
  418750:	b	4187ac <ferror@plt+0x16a5c>
  418754:	ldur	w8, [x29, #-20]
  418758:	cbnz	w8, 4187ac <ferror@plt+0x16a5c>
  41875c:	ldur	x8, [x29, #-16]
  418760:	ldr	x8, [x8, #8]
  418764:	ldrsw	x9, [sp, #12]
  418768:	mov	x10, #0xc                   	// #12
  41876c:	mul	x9, x10, x9
  418770:	ldr	w11, [x8, x9]
  418774:	and	w11, w11, #0x8
  418778:	cbnz	w11, 4187ac <ferror@plt+0x16a5c>
  41877c:	ldr	x8, [sp]
  418780:	ldrb	w9, [x8]
  418784:	ldur	x8, [x29, #-32]
  418788:	ldrb	w10, [x8]
  41878c:	cmp	w9, w10
  418790:	b.ne	4187ac <ferror@plt+0x16a5c>  // b.any
  418794:	ldr	w8, [sp, #20]
  418798:	add	w8, w8, #0x1
  41879c:	str	w8, [sp, #20]
  4187a0:	ldr	w8, [sp, #12]
  4187a4:	ldr	x9, [sp, #24]
  4187a8:	str	w8, [x9]
  4187ac:	ldr	w8, [sp, #12]
  4187b0:	add	w8, w8, #0x1
  4187b4:	str	w8, [sp, #12]
  4187b8:	b	4185ec <ferror@plt+0x1689c>
  4187bc:	ldr	w8, [sp, #20]
  4187c0:	cbnz	w8, 4187dc <ferror@plt+0x16a8c>
  4187c4:	ldr	x8, [sp, #32]
  4187c8:	mov	w9, #0xffffffff            	// #-1
  4187cc:	str	w9, [x8]
  4187d0:	ldr	x8, [sp, #24]
  4187d4:	str	w9, [x8]
  4187d8:	b	418800 <ferror@plt+0x16ab0>
  4187dc:	ldr	w8, [sp, #20]
  4187e0:	cmp	w8, #0x1
  4187e4:	b.le	418800 <ferror@plt+0x16ab0>
  4187e8:	ldr	x8, [sp, #32]
  4187ec:	mov	w9, #0xfffffffe            	// #-2
  4187f0:	str	w9, [x8]
  4187f4:	ldr	x8, [sp, #24]
  4187f8:	mov	w9, #0xffffffff            	// #-1
  4187fc:	str	w9, [x8]
  418800:	ldr	x8, [sp, #32]
  418804:	ldr	w9, [x8]
  418808:	mov	w10, wzr
  41880c:	mov	w11, #0x1                   	// #1
  418810:	cmp	w9, #0x0
  418814:	csel	w9, w10, w11, ne  // ne = any
  418818:	stur	w9, [x29, #-4]
  41881c:	ldur	w0, [x29, #-4]
  418820:	ldp	x29, x30, [sp, #80]
  418824:	add	sp, sp, #0x60
  418828:	ret
  41882c:	sub	sp, sp, #0x90
  418830:	stp	x29, x30, [sp, #128]
  418834:	add	x29, sp, #0x80
  418838:	adrp	x8, 442000 <ferror@plt+0x402b0>
  41883c:	add	x8, x8, #0xb75
  418840:	adrp	x9, 462000 <ferror@plt+0x602b0>
  418844:	add	x9, x9, #0xd00
  418848:	stur	x0, [x29, #-8]
  41884c:	stur	w1, [x29, #-12]
  418850:	stur	w2, [x29, #-16]
  418854:	stur	x8, [x29, #-24]
  418858:	ldur	x8, [x29, #-8]
  41885c:	ldrb	w10, [x8, #40]
  418860:	stur	x9, [x29, #-40]
  418864:	cbnz	w10, 418a70 <ferror@plt+0x16d20>
  418868:	ldur	x8, [x29, #-8]
  41886c:	ldr	w9, [x8, #32]
  418870:	cmp	w9, #0x0
  418874:	cset	w9, le
  418878:	tbnz	w9, #0, 418908 <ferror@plt+0x16bb8>
  41887c:	ldur	x8, [x29, #-8]
  418880:	ldr	w9, [x8, #32]
  418884:	ldur	x8, [x29, #-8]
  418888:	ldr	w10, [x8, #20]
  41888c:	cmp	w9, w10
  418890:	b.ge	418908 <ferror@plt+0x16bb8>  // b.tcont
  418894:	ldur	w8, [x29, #-12]
  418898:	cbz	w8, 4188e4 <ferror@plt+0x16b94>
  41889c:	ldur	x8, [x29, #-8]
  4188a0:	ldr	x8, [x8, #24]
  4188a4:	ldur	x9, [x29, #-8]
  4188a8:	ldrsw	x9, [x9, #32]
  4188ac:	mov	x10, #0x8                   	// #8
  4188b0:	mul	x9, x10, x9
  4188b4:	add	x8, x8, x9
  4188b8:	ldr	x8, [x8]
  4188bc:	ldur	x9, [x29, #-8]
  4188c0:	ldrsw	x9, [x9, #36]
  4188c4:	add	x8, x8, x9
  4188c8:	ldrb	w11, [x8]
  4188cc:	sub	x8, x29, #0x1a
  4188d0:	sturb	w11, [x29, #-26]
  4188d4:	mov	w11, #0x0                   	// #0
  4188d8:	strb	w11, [x8, #1]
  4188dc:	stur	x8, [x29, #-24]
  4188e0:	b	418908 <ferror@plt+0x16bb8>
  4188e4:	ldur	x8, [x29, #-8]
  4188e8:	ldr	x8, [x8, #24]
  4188ec:	ldur	x9, [x29, #-8]
  4188f0:	ldrsw	x9, [x9, #32]
  4188f4:	mov	x10, #0x8                   	// #8
  4188f8:	mul	x9, x10, x9
  4188fc:	add	x8, x8, x9
  418900:	ldr	x8, [x8]
  418904:	stur	x8, [x29, #-24]
  418908:	ldur	x8, [x29, #-40]
  41890c:	ldr	x0, [x8]
  418910:	ldur	x9, [x29, #-8]
  418914:	ldr	x9, [x9, #24]
  418918:	ldr	x2, [x9]
  41891c:	adrp	x1, 42d000 <ferror@plt+0x2b2b0>
  418920:	add	x1, x1, #0xa21
  418924:	bl	401d20 <fprintf@plt>
  418928:	ldur	w10, [x29, #-16]
  41892c:	add	w10, w10, #0x4
  418930:	mov	w8, w10
  418934:	ubfx	x8, x8, #0, #32
  418938:	cmp	x8, #0x3
  41893c:	stur	x8, [x29, #-48]
  418940:	b.hi	418a3c <ferror@plt+0x16cec>  // b.pmore
  418944:	adrp	x8, 42d000 <ferror@plt+0x2b2b0>
  418948:	add	x8, x8, #0x9e8
  41894c:	ldur	x11, [x29, #-48]
  418950:	ldrsw	x10, [x8, x11, lsl #2]
  418954:	add	x9, x8, x10
  418958:	br	x9
  41895c:	ldur	x8, [x29, #-40]
  418960:	ldr	x0, [x8]
  418964:	adrp	x9, 42d000 <ferror@plt+0x2b2b0>
  418968:	add	x9, x9, #0xa26
  41896c:	stur	x0, [x29, #-56]
  418970:	mov	x0, x9
  418974:	bl	401d10 <gettext@plt>
  418978:	ldur	x2, [x29, #-24]
  41897c:	ldur	x8, [x29, #-56]
  418980:	str	x0, [sp, #64]
  418984:	mov	x0, x8
  418988:	ldr	x1, [sp, #64]
  41898c:	bl	401d20 <fprintf@plt>
  418990:	b	418a70 <ferror@plt+0x16d20>
  418994:	ldur	x8, [x29, #-40]
  418998:	ldr	x0, [x8]
  41899c:	adrp	x9, 42d000 <ferror@plt+0x2b2b0>
  4189a0:	add	x9, x9, #0xa4d
  4189a4:	str	x0, [sp, #56]
  4189a8:	mov	x0, x9
  4189ac:	bl	401d10 <gettext@plt>
  4189b0:	ldur	x2, [x29, #-24]
  4189b4:	ldr	x8, [sp, #56]
  4189b8:	str	x0, [sp, #48]
  4189bc:	mov	x0, x8
  4189c0:	ldr	x1, [sp, #48]
  4189c4:	bl	401d20 <fprintf@plt>
  4189c8:	b	418a70 <ferror@plt+0x16d20>
  4189cc:	ldur	x8, [x29, #-40]
  4189d0:	ldr	x0, [x8]
  4189d4:	adrp	x9, 42d000 <ferror@plt+0x2b2b0>
  4189d8:	add	x9, x9, #0xa6f
  4189dc:	str	x0, [sp, #40]
  4189e0:	mov	x0, x9
  4189e4:	bl	401d10 <gettext@plt>
  4189e8:	ldur	x2, [x29, #-24]
  4189ec:	ldr	x8, [sp, #40]
  4189f0:	str	x0, [sp, #32]
  4189f4:	mov	x0, x8
  4189f8:	ldr	x1, [sp, #32]
  4189fc:	bl	401d20 <fprintf@plt>
  418a00:	b	418a70 <ferror@plt+0x16d20>
  418a04:	ldur	x8, [x29, #-40]
  418a08:	ldr	x0, [x8]
  418a0c:	adrp	x9, 42d000 <ferror@plt+0x2b2b0>
  418a10:	add	x9, x9, #0xa89
  418a14:	str	x0, [sp, #24]
  418a18:	mov	x0, x9
  418a1c:	bl	401d10 <gettext@plt>
  418a20:	ldur	x2, [x29, #-24]
  418a24:	ldr	x8, [sp, #24]
  418a28:	str	x0, [sp, #16]
  418a2c:	mov	x0, x8
  418a30:	ldr	x1, [sp, #16]
  418a34:	bl	401d20 <fprintf@plt>
  418a38:	b	418a70 <ferror@plt+0x16d20>
  418a3c:	ldur	x8, [x29, #-40]
  418a40:	ldr	x0, [x8]
  418a44:	adrp	x9, 42d000 <ferror@plt+0x2b2b0>
  418a48:	add	x9, x9, #0xaa3
  418a4c:	str	x0, [sp, #8]
  418a50:	mov	x0, x9
  418a54:	bl	401d10 <gettext@plt>
  418a58:	ldur	w2, [x29, #-16]
  418a5c:	ldr	x8, [sp, #8]
  418a60:	str	x0, [sp]
  418a64:	mov	x0, x8
  418a68:	ldr	x1, [sp]
  418a6c:	bl	401d20 <fprintf@plt>
  418a70:	ldur	w0, [x29, #-16]
  418a74:	ldp	x29, x30, [sp, #128]
  418a78:	add	sp, sp, #0x90
  418a7c:	ret
  418a80:	sub	sp, sp, #0x20
  418a84:	stp	x29, x30, [sp, #16]
  418a88:	add	x29, sp, #0x10
  418a8c:	str	x0, [sp, #8]
  418a90:	ldr	x8, [sp, #8]
  418a94:	str	x8, [sp]
  418a98:	ldr	x8, [sp]
  418a9c:	cbz	x8, 418ab4 <ferror@plt+0x16d64>
  418aa0:	ldr	x8, [sp]
  418aa4:	ldr	x0, [x8, #8]
  418aa8:	bl	401b80 <free@plt>
  418aac:	ldr	x0, [sp]
  418ab0:	bl	401b80 <free@plt>
  418ab4:	mov	w8, wzr
  418ab8:	mov	w0, w8
  418abc:	ldp	x29, x30, [sp, #16]
  418ac0:	add	sp, sp, #0x20
  418ac4:	ret
  418ac8:	sub	sp, sp, #0x40
  418acc:	stp	x29, x30, [sp, #48]
  418ad0:	add	x29, sp, #0x30
  418ad4:	mov	x8, xzr
  418ad8:	adrp	x3, 463000 <stdin@@GLIBC_2.17+0x2f0>
  418adc:	add	x3, x3, #0x6e0
  418ae0:	mov	w4, #0x65                  	// #101
  418ae4:	stur	x0, [x29, #-8]
  418ae8:	stur	w1, [x29, #-12]
  418aec:	ldur	x0, [x29, #-8]
  418af0:	str	x8, [sp, #24]
  418af4:	str	x3, [sp, #16]
  418af8:	str	w4, [sp, #12]
  418afc:	bl	4100f8 <ferror@plt+0xe3a8>
  418b00:	ldur	w2, [x29, #-12]
  418b04:	ldr	x1, [sp, #24]
  418b08:	ldr	x3, [sp, #16]
  418b0c:	ldr	w4, [sp, #12]
  418b10:	bl	418b20 <ferror@plt+0x16dd0>
  418b14:	ldp	x29, x30, [sp, #48]
  418b18:	add	sp, sp, #0x40
  418b1c:	ret
  418b20:	sub	sp, sp, #0x60
  418b24:	stp	x29, x30, [sp, #80]
  418b28:	add	x29, sp, #0x50
  418b2c:	stur	x0, [x29, #-16]
  418b30:	stur	x1, [x29, #-24]
  418b34:	stur	w2, [x29, #-28]
  418b38:	str	x3, [sp, #40]
  418b3c:	str	w4, [sp, #36]
  418b40:	ldur	x0, [x29, #-16]
  418b44:	ldr	w1, [sp, #36]
  418b48:	bl	419098 <ferror@plt+0x17348>
  418b4c:	str	w0, [sp, #32]
  418b50:	ldr	x8, [sp, #40]
  418b54:	ldrsw	x9, [sp, #32]
  418b58:	mov	x10, #0x8                   	// #8
  418b5c:	mul	x9, x10, x9
  418b60:	add	x8, x8, x9
  418b64:	ldr	x8, [x8]
  418b68:	str	x8, [sp, #24]
  418b6c:	ldr	x8, [sp, #24]
  418b70:	cbz	x8, 418ba4 <ferror@plt+0x16e54>
  418b74:	ldur	x0, [x29, #-16]
  418b78:	ldr	x8, [sp, #24]
  418b7c:	ldr	x1, [x8, #16]
  418b80:	bl	401b40 <strcmp@plt>
  418b84:	cbnz	w0, 418b94 <ferror@plt+0x16e44>
  418b88:	mov	w8, #0xffffffff            	// #-1
  418b8c:	stur	w8, [x29, #-4]
  418b90:	b	418c60 <ferror@plt+0x16f10>
  418b94:	ldr	x8, [sp, #24]
  418b98:	ldr	x8, [x8, #8]
  418b9c:	str	x8, [sp, #24]
  418ba0:	b	418b6c <ferror@plt+0x16e1c>
  418ba4:	mov	x0, #0x28                  	// #40
  418ba8:	bl	4019e0 <malloc@plt>
  418bac:	str	x0, [sp, #16]
  418bb0:	ldr	x8, [sp, #16]
  418bb4:	cbnz	x8, 418bc8 <ferror@plt+0x16e78>
  418bb8:	adrp	x0, 442000 <ferror@plt+0x402b0>
  418bbc:	add	x0, x0, #0x448
  418bc0:	bl	401d10 <gettext@plt>
  418bc4:	bl	4101e0 <ferror@plt+0xe490>
  418bc8:	ldr	x8, [sp, #40]
  418bcc:	ldrsw	x9, [sp, #32]
  418bd0:	mov	x10, #0x8                   	// #8
  418bd4:	mul	x9, x10, x9
  418bd8:	add	x8, x8, x9
  418bdc:	ldr	x8, [x8]
  418be0:	str	x8, [sp, #8]
  418be4:	cbz	x8, 418c04 <ferror@plt+0x16eb4>
  418be8:	ldr	x8, [sp, #8]
  418bec:	ldr	x9, [sp, #16]
  418bf0:	str	x8, [x9, #8]
  418bf4:	ldr	x8, [sp, #16]
  418bf8:	ldr	x9, [sp, #8]
  418bfc:	str	x8, [x9]
  418c00:	b	418c10 <ferror@plt+0x16ec0>
  418c04:	ldr	x8, [sp, #16]
  418c08:	mov	x9, xzr
  418c0c:	str	x9, [x8, #8]
  418c10:	ldr	x8, [sp, #16]
  418c14:	mov	x9, xzr
  418c18:	str	x9, [x8]
  418c1c:	ldur	x8, [x29, #-16]
  418c20:	ldr	x9, [sp, #16]
  418c24:	str	x8, [x9, #16]
  418c28:	ldur	x8, [x29, #-24]
  418c2c:	ldr	x9, [sp, #16]
  418c30:	str	x8, [x9, #24]
  418c34:	ldur	w10, [x29, #-28]
  418c38:	ldr	x8, [sp, #16]
  418c3c:	str	w10, [x8, #32]
  418c40:	ldr	x8, [sp, #16]
  418c44:	ldr	x9, [sp, #40]
  418c48:	ldrsw	x11, [sp, #32]
  418c4c:	mov	x12, #0x8                   	// #8
  418c50:	mul	x11, x12, x11
  418c54:	add	x9, x9, x11
  418c58:	str	x8, [x9]
  418c5c:	stur	wzr, [x29, #-4]
  418c60:	ldur	w0, [x29, #-4]
  418c64:	ldp	x29, x30, [sp, #80]
  418c68:	add	sp, sp, #0x60
  418c6c:	ret
  418c70:	sub	sp, sp, #0x20
  418c74:	stp	x29, x30, [sp, #16]
  418c78:	add	x29, sp, #0x10
  418c7c:	adrp	x1, 463000 <stdin@@GLIBC_2.17+0x2f0>
  418c80:	add	x1, x1, #0x6e0
  418c84:	mov	w2, #0x65                  	// #101
  418c88:	str	x0, [sp, #8]
  418c8c:	ldr	x0, [sp, #8]
  418c90:	bl	418ca4 <ferror@plt+0x16f54>
  418c94:	ldr	w0, [x0, #32]
  418c98:	ldp	x29, x30, [sp, #16]
  418c9c:	add	sp, sp, #0x20
  418ca0:	ret
  418ca4:	sub	sp, sp, #0x40
  418ca8:	stp	x29, x30, [sp, #48]
  418cac:	add	x29, sp, #0x30
  418cb0:	stur	x0, [x29, #-16]
  418cb4:	str	x1, [sp, #24]
  418cb8:	str	w2, [sp, #20]
  418cbc:	ldr	x8, [sp, #24]
  418cc0:	ldur	x0, [x29, #-16]
  418cc4:	ldr	w1, [sp, #20]
  418cc8:	str	x8, [sp]
  418ccc:	bl	419098 <ferror@plt+0x17348>
  418cd0:	mov	w3, w0
  418cd4:	sxtw	x8, w3
  418cd8:	mov	x9, #0x8                   	// #8
  418cdc:	mul	x8, x9, x8
  418ce0:	ldr	x9, [sp]
  418ce4:	add	x8, x9, x8
  418ce8:	ldr	x8, [x8]
  418cec:	str	x8, [sp, #8]
  418cf0:	ldr	x8, [sp, #8]
  418cf4:	cbz	x8, 418d28 <ferror@plt+0x16fd8>
  418cf8:	ldur	x0, [x29, #-16]
  418cfc:	ldr	x8, [sp, #8]
  418d00:	ldr	x1, [x8, #16]
  418d04:	bl	401b40 <strcmp@plt>
  418d08:	cbnz	w0, 418d18 <ferror@plt+0x16fc8>
  418d0c:	ldr	x8, [sp, #8]
  418d10:	stur	x8, [x29, #-8]
  418d14:	b	418d34 <ferror@plt+0x16fe4>
  418d18:	ldr	x8, [sp, #8]
  418d1c:	ldr	x8, [x8, #8]
  418d20:	str	x8, [sp, #8]
  418d24:	b	418cf0 <ferror@plt+0x16fa0>
  418d28:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  418d2c:	add	x8, x8, #0x58
  418d30:	stur	x8, [x29, #-8]
  418d34:	ldur	x0, [x29, #-8]
  418d38:	ldp	x29, x30, [sp, #48]
  418d3c:	add	sp, sp, #0x40
  418d40:	ret
  418d44:	sub	sp, sp, #0x50
  418d48:	stp	x29, x30, [sp, #64]
  418d4c:	add	x29, sp, #0x40
  418d50:	mov	w8, wzr
  418d54:	adrp	x3, 463000 <stdin@@GLIBC_2.17+0x2f0>
  418d58:	add	x3, x3, #0xa08
  418d5c:	mov	w4, #0x65                  	// #101
  418d60:	stur	x0, [x29, #-8]
  418d64:	stur	x1, [x29, #-16]
  418d68:	ldur	x0, [x29, #-8]
  418d6c:	stur	w8, [x29, #-20]
  418d70:	str	x3, [sp, #32]
  418d74:	str	w4, [sp, #28]
  418d78:	bl	4100f8 <ferror@plt+0xe3a8>
  418d7c:	ldur	x9, [x29, #-16]
  418d80:	str	x0, [sp, #16]
  418d84:	mov	x0, x9
  418d88:	bl	4100f8 <ferror@plt+0xe3a8>
  418d8c:	ldr	x1, [sp, #16]
  418d90:	str	x0, [sp, #8]
  418d94:	mov	x0, x1
  418d98:	ldr	x1, [sp, #8]
  418d9c:	ldur	w2, [x29, #-20]
  418da0:	ldr	x3, [sp, #32]
  418da4:	ldr	w4, [sp, #28]
  418da8:	bl	418b20 <ferror@plt+0x16dd0>
  418dac:	cbz	w0, 418dc0 <ferror@plt+0x17070>
  418db0:	adrp	x0, 442000 <ferror@plt+0x402b0>
  418db4:	add	x0, x0, #0x413
  418db8:	bl	401d10 <gettext@plt>
  418dbc:	bl	4162f8 <ferror@plt+0x145a8>
  418dc0:	ldp	x29, x30, [sp, #64]
  418dc4:	add	sp, sp, #0x50
  418dc8:	ret
  418dcc:	sub	sp, sp, #0x20
  418dd0:	stp	x29, x30, [sp, #16]
  418dd4:	add	x29, sp, #0x10
  418dd8:	adrp	x1, 463000 <stdin@@GLIBC_2.17+0x2f0>
  418ddc:	add	x1, x1, #0xa08
  418de0:	mov	w2, #0x65                  	// #101
  418de4:	str	x0, [sp, #8]
  418de8:	ldr	x0, [sp, #8]
  418dec:	bl	418ca4 <ferror@plt+0x16f54>
  418df0:	ldr	x0, [x0, #24]
  418df4:	ldp	x29, x30, [sp, #16]
  418df8:	add	sp, sp, #0x20
  418dfc:	ret
  418e00:	sub	sp, sp, #0x50
  418e04:	stp	x29, x30, [sp, #64]
  418e08:	add	x29, sp, #0x40
  418e0c:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  418e10:	add	x8, x8, #0xab8
  418e14:	adrp	x9, 469000 <stdin@@GLIBC_2.17+0x62f0>
  418e18:	add	x9, x9, #0xfb0
  418e1c:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x12f0>
  418e20:	add	x10, x10, #0xa38
  418e24:	mov	x11, #0x4                   	// #4
  418e28:	adrp	x12, 464000 <stdin@@GLIBC_2.17+0x12f0>
  418e2c:	add	x12, x12, #0xb18
  418e30:	adrp	x13, 469000 <stdin@@GLIBC_2.17+0x62f0>
  418e34:	add	x13, x13, #0xa98
  418e38:	adrp	x14, 469000 <stdin@@GLIBC_2.17+0x62f0>
  418e3c:	add	x14, x14, #0xac8
  418e40:	adrp	x15, 468000 <stdin@@GLIBC_2.17+0x52f0>
  418e44:	add	x15, x15, #0x2a0
  418e48:	mov	x2, #0x8                   	// #8
  418e4c:	ldr	w16, [x8]
  418e50:	add	w16, w16, #0x28
  418e54:	str	w16, [x8]
  418e58:	ldr	w16, [x9]
  418e5c:	add	w16, w16, #0x1
  418e60:	str	w16, [x9]
  418e64:	ldr	x0, [x10]
  418e68:	ldr	w1, [x8]
  418e6c:	stur	x2, [x29, #-8]
  418e70:	mov	x2, x11
  418e74:	stur	x8, [x29, #-16]
  418e78:	stur	x10, [x29, #-24]
  418e7c:	str	x11, [sp, #32]
  418e80:	str	x12, [sp, #24]
  418e84:	str	x13, [sp, #16]
  418e88:	str	x14, [sp, #8]
  418e8c:	str	x15, [sp]
  418e90:	bl	410138 <ferror@plt+0xe3e8>
  418e94:	ldur	x8, [x29, #-24]
  418e98:	str	x0, [x8]
  418e9c:	ldr	x9, [sp, #24]
  418ea0:	ldr	x0, [x9]
  418ea4:	ldur	x10, [x29, #-16]
  418ea8:	ldr	w1, [x10]
  418eac:	ldr	x2, [sp, #32]
  418eb0:	bl	410138 <ferror@plt+0xe3e8>
  418eb4:	ldr	x8, [sp, #24]
  418eb8:	str	x0, [x8]
  418ebc:	ldr	x9, [sp, #16]
  418ec0:	ldr	x0, [x9]
  418ec4:	ldur	x10, [x29, #-16]
  418ec8:	ldr	w1, [x10]
  418ecc:	ldr	x2, [sp, #32]
  418ed0:	bl	410138 <ferror@plt+0xe3e8>
  418ed4:	ldr	x8, [sp, #16]
  418ed8:	str	x0, [x8]
  418edc:	ldr	x9, [sp, #8]
  418ee0:	ldr	x0, [x9]
  418ee4:	ldur	x10, [x29, #-16]
  418ee8:	ldr	w1, [x10]
  418eec:	ldr	x2, [sp, #32]
  418ef0:	bl	410138 <ferror@plt+0xe3e8>
  418ef4:	ldr	x8, [sp, #8]
  418ef8:	str	x0, [x8]
  418efc:	ldr	x9, [sp]
  418f00:	ldr	x0, [x9]
  418f04:	ldur	x10, [x29, #-16]
  418f08:	ldr	w1, [x10]
  418f0c:	ldur	x2, [x29, #-8]
  418f10:	bl	410138 <ferror@plt+0xe3e8>
  418f14:	ldr	x8, [sp]
  418f18:	str	x0, [x8]
  418f1c:	ldp	x29, x30, [sp, #64]
  418f20:	add	sp, sp, #0x50
  418f24:	ret
  418f28:	sub	sp, sp, #0x30
  418f2c:	stp	x29, x30, [sp, #32]
  418f30:	add	x29, sp, #0x20
  418f34:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  418f38:	add	x8, x8, #0x59c
  418f3c:	adrp	x9, 469000 <stdin@@GLIBC_2.17+0x62f0>
  418f40:	add	x9, x9, #0xab8
  418f44:	stur	x0, [x29, #-8]
  418f48:	stur	w1, [x29, #-12]
  418f4c:	ldr	w10, [x8]
  418f50:	add	w10, w10, #0x1
  418f54:	str	w10, [x8]
  418f58:	ldr	w11, [x9]
  418f5c:	cmp	w10, w11
  418f60:	str	x8, [sp, #8]
  418f64:	b.lt	418f6c <ferror@plt+0x1721c>  // b.tstop
  418f68:	bl	418e00 <ferror@plt+0x170b0>
  418f6c:	ldur	x0, [x29, #-8]
  418f70:	bl	4100f8 <ferror@plt+0xe3a8>
  418f74:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  418f78:	add	x8, x8, #0x2a0
  418f7c:	ldr	x9, [x8]
  418f80:	ldr	x10, [sp, #8]
  418f84:	ldrsw	x11, [x10]
  418f88:	mov	x12, #0x8                   	// #8
  418f8c:	mul	x11, x12, x11
  418f90:	add	x9, x9, x11
  418f94:	str	x0, [x9]
  418f98:	ldr	x8, [x8]
  418f9c:	ldrsw	x9, [x10]
  418fa0:	mul	x9, x12, x9
  418fa4:	add	x8, x8, x9
  418fa8:	ldr	x0, [x8]
  418fac:	ldr	w2, [x10]
  418fb0:	mov	x8, xzr
  418fb4:	mov	x1, x8
  418fb8:	adrp	x3, 463000 <stdin@@GLIBC_2.17+0x2f0>
  418fbc:	add	x3, x3, #0xd30
  418fc0:	mov	w4, #0x65                  	// #101
  418fc4:	bl	418b20 <ferror@plt+0x16dd0>
  418fc8:	cbz	w0, 418fe0 <ferror@plt+0x17290>
  418fcc:	adrp	x0, 442000 <ferror@plt+0x402b0>
  418fd0:	add	x0, x0, #0x426
  418fd4:	bl	401d10 <gettext@plt>
  418fd8:	ldur	x1, [x29, #-8]
  418fdc:	bl	416520 <ferror@plt+0x147d0>
  418fe0:	mov	w8, #0x101                 	// #257
  418fe4:	mov	w0, w8
  418fe8:	str	w8, [sp, #4]
  418fec:	bl	411db8 <ferror@plt+0x10068>
  418ff0:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  418ff4:	add	x9, x9, #0xa38
  418ff8:	ldr	x9, [x9]
  418ffc:	ldr	x10, [sp, #8]
  419000:	ldrsw	x11, [x10]
  419004:	str	w0, [x9, x11, lsl #2]
  419008:	ldr	w0, [sp, #4]
  41900c:	bl	411db8 <ferror@plt+0x10068>
  419010:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  419014:	add	x9, x9, #0xb18
  419018:	ldr	x9, [x9]
  41901c:	ldr	x10, [sp, #8]
  419020:	ldrsw	x11, [x10]
  419024:	str	w0, [x9, x11, lsl #2]
  419028:	ldur	w8, [x29, #-12]
  41902c:	adrp	x9, 469000 <stdin@@GLIBC_2.17+0x62f0>
  419030:	add	x9, x9, #0xa98
  419034:	ldr	x9, [x9]
  419038:	ldrsw	x11, [x10]
  41903c:	str	w8, [x9, x11, lsl #2]
  419040:	adrp	x9, 469000 <stdin@@GLIBC_2.17+0x62f0>
  419044:	add	x9, x9, #0xac8
  419048:	ldr	x9, [x9]
  41904c:	ldrsw	x11, [x10]
  419050:	mov	w8, wzr
  419054:	str	w8, [x9, x11, lsl #2]
  419058:	ldp	x29, x30, [sp, #32]
  41905c:	add	sp, sp, #0x30
  419060:	ret
  419064:	sub	sp, sp, #0x20
  419068:	stp	x29, x30, [sp, #16]
  41906c:	add	x29, sp, #0x10
  419070:	adrp	x1, 463000 <stdin@@GLIBC_2.17+0x2f0>
  419074:	add	x1, x1, #0xd30
  419078:	mov	w2, #0x65                  	// #101
  41907c:	str	x0, [sp, #8]
  419080:	ldr	x0, [sp, #8]
  419084:	bl	418ca4 <ferror@plt+0x16f54>
  419088:	ldr	w0, [x0, #32]
  41908c:	ldp	x29, x30, [sp, #16]
  419090:	add	sp, sp, #0x20
  419094:	ret
  419098:	sub	sp, sp, #0x20
  41909c:	str	x0, [sp, #24]
  4190a0:	str	w1, [sp, #20]
  4190a4:	str	wzr, [sp, #16]
  4190a8:	str	wzr, [sp, #12]
  4190ac:	ldr	x8, [sp, #24]
  4190b0:	ldrsw	x9, [sp, #12]
  4190b4:	add	x8, x8, x9
  4190b8:	ldrb	w10, [x8]
  4190bc:	cbz	w10, 419100 <ferror@plt+0x173b0>
  4190c0:	ldr	w8, [sp, #16]
  4190c4:	ldr	x9, [sp, #24]
  4190c8:	ldrsw	x10, [sp, #12]
  4190cc:	mov	w11, w10
  4190d0:	add	w11, w11, #0x1
  4190d4:	str	w11, [sp, #12]
  4190d8:	ldrb	w11, [x9, x10]
  4190dc:	add	w8, w11, w8, lsl #1
  4190e0:	str	w8, [sp, #16]
  4190e4:	ldr	w8, [sp, #20]
  4190e8:	ldr	w11, [sp, #16]
  4190ec:	sdiv	w12, w11, w8
  4190f0:	mul	w8, w12, w8
  4190f4:	subs	w8, w11, w8
  4190f8:	str	w8, [sp, #16]
  4190fc:	b	4190ac <ferror@plt+0x1735c>
  419100:	ldr	w0, [sp, #16]
  419104:	add	sp, sp, #0x20
  419108:	ret
  41910c:	sub	sp, sp, #0x10
  419110:	mov	w8, wzr
  419114:	str	x0, [sp, #8]
  419118:	str	x1, [sp]
  41911c:	ldr	x9, [sp]
  419120:	ldr	x10, [sp, #8]
  419124:	str	x9, [x10]
  419128:	ldr	x9, [sp, #8]
  41912c:	str	wzr, [x9, #8]
  419130:	mov	w0, w8
  419134:	add	sp, sp, #0x10
  419138:	ret
  41913c:	sub	sp, sp, #0x40
  419140:	stp	x29, x30, [sp, #48]
  419144:	add	x29, sp, #0x30
  419148:	mov	x8, #0x20                  	// #32
  41914c:	mov	w9, #0x57b1                	// #22449
  419150:	movk	w9, #0xf13c, lsl #16
  419154:	mov	w10, #0x8                   	// #8
  419158:	mov	w11, wzr
  41915c:	mov	w12, #0x0                   	// #0
  419160:	stur	x0, [x29, #-8]
  419164:	stur	x1, [x29, #-16]
  419168:	str	x2, [sp, #24]
  41916c:	ldur	x0, [x29, #-8]
  419170:	mov	w3, w11
  419174:	mov	w1, w3
  419178:	mov	x2, x8
  41917c:	str	w9, [sp, #20]
  419180:	str	w10, [sp, #16]
  419184:	str	w11, [sp, #12]
  419188:	str	w12, [sp, #8]
  41918c:	bl	401a40 <memset@plt>
  419190:	ldur	x8, [x29, #-8]
  419194:	ldr	w9, [sp, #20]
  419198:	str	w9, [x8]
  41919c:	ldur	x0, [x29, #-16]
  4191a0:	bl	4018a0 <strlen@plt>
  4191a4:	add	x8, x0, #0xe
  4191a8:	add	x8, x8, #0x1
  4191ac:	ldr	x0, [sp, #24]
  4191b0:	str	x8, [sp]
  4191b4:	bl	4018a0 <strlen@plt>
  4191b8:	ldr	x8, [sp]
  4191bc:	add	x13, x8, x0
  4191c0:	add	x13, x13, #0x1
  4191c4:	ldur	x14, [x29, #-8]
  4191c8:	str	w13, [x14, #4]
  4191cc:	ldur	x14, [x29, #-8]
  4191d0:	ldr	w9, [x14, #4]
  4191d4:	ldr	w10, [sp, #16]
  4191d8:	udiv	w11, w9, w10
  4191dc:	mul	w11, w11, w10
  4191e0:	subs	w9, w9, w11
  4191e4:	subs	w9, w10, w9
  4191e8:	udiv	w11, w9, w10
  4191ec:	mul	w11, w11, w10
  4191f0:	subs	w9, w9, w11
  4191f4:	ldur	x14, [x29, #-8]
  4191f8:	ldr	w11, [x14, #4]
  4191fc:	add	w9, w11, w9
  419200:	str	w9, [x14, #4]
  419204:	ldur	x14, [x29, #-8]
  419208:	str	wzr, [x14, #8]
  41920c:	ldur	x14, [x29, #-8]
  419210:	ldr	w9, [sp, #8]
  419214:	strh	w9, [x14, #12]
  419218:	ldur	x0, [x29, #-16]
  41921c:	bl	4100f8 <ferror@plt+0xe3a8>
  419220:	ldur	x8, [x29, #-8]
  419224:	str	x0, [x8, #16]
  419228:	ldr	x0, [sp, #24]
  41922c:	bl	4100f8 <ferror@plt+0xe3a8>
  419230:	ldur	x8, [x29, #-8]
  419234:	str	x0, [x8, #24]
  419238:	ldr	w0, [sp, #12]
  41923c:	ldp	x29, x30, [sp, #48]
  419240:	add	sp, sp, #0x40
  419244:	ret
  419248:	sub	sp, sp, #0x10
  41924c:	mov	w8, #0x4                   	// #4
  419250:	mov	w9, wzr
  419254:	str	x0, [sp, #8]
  419258:	str	w1, [sp, #4]
  41925c:	ldr	x10, [sp, #8]
  419260:	str	xzr, [x10]
  419264:	str	xzr, [x10, #8]
  419268:	str	xzr, [x10, #16]
  41926c:	ldr	w11, [sp, #4]
  419270:	ldr	x10, [sp, #8]
  419274:	strh	w11, [x10]
  419278:	ldr	x10, [sp, #8]
  41927c:	strh	w8, [x10, #2]
  419280:	mov	w0, w9
  419284:	add	sp, sp, #0x10
  419288:	ret
  41928c:	sub	sp, sp, #0x30
  419290:	stp	x29, x30, [sp, #32]
  419294:	add	x29, sp, #0x20
  419298:	mov	x8, xzr
  41929c:	mov	w9, wzr
  4192a0:	stur	x0, [x29, #-8]
  4192a4:	ldur	x10, [x29, #-8]
  4192a8:	ldr	x0, [x10, #16]
  4192ac:	str	x8, [sp, #16]
  4192b0:	str	w9, [sp, #12]
  4192b4:	bl	401b80 <free@plt>
  4192b8:	ldur	x8, [x29, #-8]
  4192bc:	ldr	x10, [sp, #16]
  4192c0:	str	x10, [x8, #16]
  4192c4:	ldur	x0, [x29, #-8]
  4192c8:	bl	401b80 <free@plt>
  4192cc:	ldr	w0, [sp, #12]
  4192d0:	ldp	x29, x30, [sp, #32]
  4192d4:	add	sp, sp, #0x30
  4192d8:	ret
  4192dc:	sub	sp, sp, #0x150
  4192e0:	stp	x29, x30, [sp, #304]
  4192e4:	str	x28, [sp, #320]
  4192e8:	add	x29, sp, #0x130
  4192ec:	adrp	x8, 462000 <ferror@plt+0x602b0>
  4192f0:	add	x8, x8, #0xd00
  4192f4:	adrp	x9, 42c000 <ferror@plt+0x2a2b0>
  4192f8:	add	x9, x9, #0x64d
  4192fc:	adrp	x10, 45a000 <ferror@plt+0x582b0>
  419300:	add	x10, x10, #0x290
  419304:	adrp	x11, 442000 <ferror@plt+0x402b0>
  419308:	add	x11, x11, #0x46e
  41930c:	adrp	x12, 466000 <stdin@@GLIBC_2.17+0x32f0>
  419310:	add	x12, x12, #0xae8
  419314:	stur	x0, [x29, #-8]
  419318:	stur	x1, [x29, #-16]
  41931c:	stur	wzr, [x29, #-28]
  419320:	ldur	x0, [x29, #-8]
  419324:	ldur	x13, [x29, #-16]
  419328:	ldr	w1, [x13]
  41932c:	stur	x8, [x29, #-40]
  419330:	stur	x9, [x29, #-48]
  419334:	stur	x10, [x29, #-56]
  419338:	stur	x11, [x29, #-64]
  41933c:	stur	x12, [x29, #-72]
  419340:	bl	4197a8 <ferror@plt+0x17a58>
  419344:	cmp	w0, #0x0
  419348:	cset	w14, lt  // lt = tstop
  41934c:	tbnz	w14, #0, 41936c <ferror@plt+0x1761c>
  419350:	ldur	x0, [x29, #-8]
  419354:	ldur	x8, [x29, #-16]
  419358:	ldr	w1, [x8, #4]
  41935c:	bl	4197a8 <ferror@plt+0x17a58>
  419360:	cmp	w0, #0x0
  419364:	cset	w9, ge  // ge = tcont
  419368:	tbnz	w9, #0, 4193d8 <ferror@plt+0x17688>
  41936c:	ldur	x8, [x29, #-40]
  419370:	ldr	x0, [x8]
  419374:	ldur	x9, [x29, #-48]
  419378:	stur	x0, [x29, #-80]
  41937c:	mov	x0, x9
  419380:	bl	401d10 <gettext@plt>
  419384:	ldur	x8, [x29, #-56]
  419388:	ldr	x2, [x8]
  41938c:	adrp	x9, 442000 <ferror@plt+0x402b0>
  419390:	add	x9, x9, #0x477
  419394:	stur	x0, [x29, #-88]
  419398:	mov	x0, x9
  41939c:	stur	x2, [x29, #-96]
  4193a0:	bl	401d10 <gettext@plt>
  4193a4:	ldur	x8, [x29, #-80]
  4193a8:	stur	x0, [x29, #-104]
  4193ac:	mov	x0, x8
  4193b0:	ldur	x1, [x29, #-88]
  4193b4:	ldur	x2, [x29, #-96]
  4193b8:	ldur	x3, [x29, #-64]
  4193bc:	mov	w4, #0x96                  	// #150
  4193c0:	ldur	x5, [x29, #-104]
  4193c4:	bl	401d20 <fprintf@plt>
  4193c8:	ldur	x8, [x29, #-72]
  4193cc:	mov	x0, x8
  4193d0:	mov	w1, #0x2                   	// #2
  4193d4:	bl	401c60 <longjmp@plt>
  4193d8:	ldur	w8, [x29, #-28]
  4193dc:	add	w8, w8, #0x8
  4193e0:	stur	w8, [x29, #-28]
  4193e4:	ldur	x9, [x29, #-8]
  4193e8:	ldr	x0, [x9]
  4193ec:	ldur	x9, [x29, #-8]
  4193f0:	add	x1, x9, #0x10
  4193f4:	bl	4018e0 <fgetpos@plt>
  4193f8:	cbz	w0, 419468 <ferror@plt+0x17718>
  4193fc:	ldur	x8, [x29, #-40]
  419400:	ldr	x0, [x8]
  419404:	ldur	x9, [x29, #-48]
  419408:	stur	x0, [x29, #-112]
  41940c:	mov	x0, x9
  419410:	bl	401d10 <gettext@plt>
  419414:	ldur	x8, [x29, #-56]
  419418:	ldr	x2, [x8]
  41941c:	adrp	x9, 442000 <ferror@plt+0x402b0>
  419420:	add	x9, x9, #0x498
  419424:	stur	x0, [x29, #-120]
  419428:	mov	x0, x9
  41942c:	stur	x2, [x29, #-128]
  419430:	bl	401d10 <gettext@plt>
  419434:	ldur	x8, [x29, #-112]
  419438:	stur	x0, [x29, #-136]
  41943c:	mov	x0, x8
  419440:	ldur	x1, [x29, #-120]
  419444:	ldur	x2, [x29, #-128]
  419448:	ldur	x3, [x29, #-64]
  41944c:	mov	w4, #0x9a                  	// #154
  419450:	ldur	x5, [x29, #-136]
  419454:	bl	401d20 <fprintf@plt>
  419458:	ldur	x8, [x29, #-72]
  41945c:	mov	x0, x8
  419460:	mov	w1, #0x2                   	// #2
  419464:	bl	401c60 <longjmp@plt>
  419468:	ldur	x0, [x29, #-8]
  41946c:	ldur	x8, [x29, #-16]
  419470:	ldr	w1, [x8, #8]
  419474:	bl	4197a8 <ferror@plt+0x17a58>
  419478:	cmp	w0, #0x0
  41947c:	cset	w9, lt  // lt = tstop
  419480:	tbnz	w9, #0, 4194a0 <ferror@plt+0x17750>
  419484:	ldur	x0, [x29, #-8]
  419488:	ldur	x8, [x29, #-16]
  41948c:	ldrh	w1, [x8, #12]
  419490:	bl	419848 <ferror@plt+0x17af8>
  419494:	cmp	w0, #0x0
  419498:	cset	w9, ge  // ge = tcont
  41949c:	tbnz	w9, #0, 41950c <ferror@plt+0x177bc>
  4194a0:	ldur	x8, [x29, #-40]
  4194a4:	ldr	x0, [x8]
  4194a8:	ldur	x9, [x29, #-48]
  4194ac:	stur	x0, [x29, #-144]
  4194b0:	mov	x0, x9
  4194b4:	bl	401d10 <gettext@plt>
  4194b8:	ldur	x8, [x29, #-56]
  4194bc:	ldr	x2, [x8]
  4194c0:	adrp	x9, 442000 <ferror@plt+0x402b0>
  4194c4:	add	x9, x9, #0x4a7
  4194c8:	str	x0, [sp, #152]
  4194cc:	mov	x0, x9
  4194d0:	str	x2, [sp, #144]
  4194d4:	bl	401d10 <gettext@plt>
  4194d8:	ldur	x8, [x29, #-144]
  4194dc:	str	x0, [sp, #136]
  4194e0:	mov	x0, x8
  4194e4:	ldr	x1, [sp, #152]
  4194e8:	ldr	x2, [sp, #144]
  4194ec:	ldur	x3, [x29, #-64]
  4194f0:	mov	w4, #0x9e                  	// #158
  4194f4:	ldr	x5, [sp, #136]
  4194f8:	bl	401d20 <fprintf@plt>
  4194fc:	ldur	x8, [x29, #-72]
  419500:	mov	x0, x8
  419504:	mov	w1, #0x2                   	// #2
  419508:	bl	401c60 <longjmp@plt>
  41950c:	ldur	w8, [x29, #-28]
  419510:	add	w8, w8, #0x6
  419514:	stur	w8, [x29, #-28]
  419518:	ldur	x9, [x29, #-16]
  41951c:	ldr	x0, [x9, #16]
  419520:	bl	4018a0 <strlen@plt>
  419524:	add	w8, w0, #0x1
  419528:	stur	w8, [x29, #-20]
  41952c:	ldur	x0, [x29, #-8]
  419530:	ldur	x9, [x29, #-16]
  419534:	ldr	x1, [x9, #16]
  419538:	ldur	w2, [x29, #-20]
  41953c:	bl	4198e8 <ferror@plt+0x17b98>
  419540:	stur	w0, [x29, #-24]
  419544:	ldur	w8, [x29, #-20]
  419548:	cmp	w0, w8
  41954c:	b.eq	4195bc <ferror@plt+0x1786c>  // b.none
  419550:	ldur	x8, [x29, #-40]
  419554:	ldr	x0, [x8]
  419558:	ldur	x9, [x29, #-48]
  41955c:	str	x0, [sp, #128]
  419560:	mov	x0, x9
  419564:	bl	401d10 <gettext@plt>
  419568:	ldur	x8, [x29, #-56]
  41956c:	ldr	x2, [x8]
  419570:	adrp	x9, 442000 <ferror@plt+0x402b0>
  419574:	add	x9, x9, #0x4c6
  419578:	str	x0, [sp, #120]
  41957c:	mov	x0, x9
  419580:	str	x2, [sp, #112]
  419584:	bl	401d10 <gettext@plt>
  419588:	ldr	x8, [sp, #128]
  41958c:	str	x0, [sp, #104]
  419590:	mov	x0, x8
  419594:	ldr	x1, [sp, #120]
  419598:	ldr	x2, [sp, #112]
  41959c:	ldur	x3, [x29, #-64]
  4195a0:	mov	w4, #0xa3                  	// #163
  4195a4:	ldr	x5, [sp, #104]
  4195a8:	bl	401d20 <fprintf@plt>
  4195ac:	ldur	x8, [x29, #-72]
  4195b0:	mov	x0, x8
  4195b4:	mov	w1, #0x2                   	// #2
  4195b8:	bl	401c60 <longjmp@plt>
  4195bc:	ldur	w8, [x29, #-24]
  4195c0:	ldur	w9, [x29, #-28]
  4195c4:	add	w8, w9, w8
  4195c8:	stur	w8, [x29, #-28]
  4195cc:	ldur	x10, [x29, #-16]
  4195d0:	ldr	x0, [x10, #24]
  4195d4:	bl	4018a0 <strlen@plt>
  4195d8:	add	w8, w0, #0x1
  4195dc:	stur	w8, [x29, #-20]
  4195e0:	ldur	x0, [x29, #-8]
  4195e4:	ldur	x10, [x29, #-16]
  4195e8:	ldr	x1, [x10, #24]
  4195ec:	ldur	w2, [x29, #-20]
  4195f0:	bl	4198e8 <ferror@plt+0x17b98>
  4195f4:	stur	w0, [x29, #-24]
  4195f8:	ldur	w8, [x29, #-20]
  4195fc:	cmp	w0, w8
  419600:	b.eq	419670 <ferror@plt+0x17920>  // b.none
  419604:	ldur	x8, [x29, #-40]
  419608:	ldr	x0, [x8]
  41960c:	ldur	x9, [x29, #-48]
  419610:	str	x0, [sp, #96]
  419614:	mov	x0, x9
  419618:	bl	401d10 <gettext@plt>
  41961c:	ldur	x8, [x29, #-56]
  419620:	ldr	x2, [x8]
  419624:	adrp	x9, 442000 <ferror@plt+0x402b0>
  419628:	add	x9, x9, #0x4df
  41962c:	str	x0, [sp, #88]
  419630:	mov	x0, x9
  419634:	str	x2, [sp, #80]
  419638:	bl	401d10 <gettext@plt>
  41963c:	ldr	x8, [sp, #96]
  419640:	str	x0, [sp, #72]
  419644:	mov	x0, x8
  419648:	ldr	x1, [sp, #88]
  41964c:	ldr	x2, [sp, #80]
  419650:	ldur	x3, [x29, #-64]
  419654:	mov	w4, #0xa8                  	// #168
  419658:	ldr	x5, [sp, #72]
  41965c:	bl	401d20 <fprintf@plt>
  419660:	ldur	x8, [x29, #-72]
  419664:	mov	x0, x8
  419668:	mov	w1, #0x2                   	// #2
  41966c:	bl	401c60 <longjmp@plt>
  419670:	ldur	w8, [x29, #-24]
  419674:	ldur	w9, [x29, #-28]
  419678:	add	w8, w9, w8
  41967c:	stur	w8, [x29, #-28]
  419680:	ldur	x0, [x29, #-8]
  419684:	bl	419968 <ferror@plt+0x17c18>
  419688:	stur	w0, [x29, #-24]
  41968c:	cmp	w0, #0x0
  419690:	cset	w8, ge  // ge = tcont
  419694:	tbnz	w8, #0, 419704 <ferror@plt+0x179b4>
  419698:	ldur	x8, [x29, #-40]
  41969c:	ldr	x0, [x8]
  4196a0:	ldur	x9, [x29, #-48]
  4196a4:	str	x0, [sp, #64]
  4196a8:	mov	x0, x9
  4196ac:	bl	401d10 <gettext@plt>
  4196b0:	ldur	x8, [x29, #-56]
  4196b4:	ldr	x2, [x8]
  4196b8:	adrp	x9, 442000 <ferror@plt+0x402b0>
  4196bc:	add	x9, x9, #0x4f5
  4196c0:	str	x0, [sp, #56]
  4196c4:	mov	x0, x9
  4196c8:	str	x2, [sp, #48]
  4196cc:	bl	401d10 <gettext@plt>
  4196d0:	ldr	x8, [sp, #64]
  4196d4:	str	x0, [sp, #40]
  4196d8:	mov	x0, x8
  4196dc:	ldr	x1, [sp, #56]
  4196e0:	ldr	x2, [sp, #48]
  4196e4:	ldur	x3, [x29, #-64]
  4196e8:	mov	w4, #0xad                  	// #173
  4196ec:	ldr	x5, [sp, #40]
  4196f0:	bl	401d20 <fprintf@plt>
  4196f4:	ldur	x8, [x29, #-72]
  4196f8:	mov	x0, x8
  4196fc:	mov	w1, #0x2                   	// #2
  419700:	bl	401c60 <longjmp@plt>
  419704:	ldur	w8, [x29, #-24]
  419708:	ldur	w9, [x29, #-28]
  41970c:	add	w8, w9, w8
  419710:	stur	w8, [x29, #-28]
  419714:	ldur	w8, [x29, #-28]
  419718:	ldur	x10, [x29, #-16]
  41971c:	ldr	w9, [x10, #4]
  419720:	cmp	w8, w9
  419724:	b.eq	419794 <ferror@plt+0x17a44>  // b.none
  419728:	ldur	x8, [x29, #-40]
  41972c:	ldr	x0, [x8]
  419730:	ldur	x9, [x29, #-48]
  419734:	str	x0, [sp, #32]
  419738:	mov	x0, x9
  41973c:	bl	401d10 <gettext@plt>
  419740:	ldur	x8, [x29, #-56]
  419744:	ldr	x2, [x8]
  419748:	adrp	x9, 442000 <ferror@plt+0x402b0>
  41974c:	add	x9, x9, #0x4f5
  419750:	str	x0, [sp, #24]
  419754:	mov	x0, x9
  419758:	str	x2, [sp, #16]
  41975c:	bl	401d10 <gettext@plt>
  419760:	ldr	x8, [sp, #32]
  419764:	str	x0, [sp, #8]
  419768:	mov	x0, x8
  41976c:	ldr	x1, [sp, #24]
  419770:	ldr	x2, [sp, #16]
  419774:	ldur	x3, [x29, #-64]
  419778:	mov	w4, #0xb2                  	// #178
  41977c:	ldr	x5, [sp, #8]
  419780:	bl	401d20 <fprintf@plt>
  419784:	ldur	x8, [x29, #-72]
  419788:	mov	x0, x8
  41978c:	mov	w1, #0x2                   	// #2
  419790:	bl	401c60 <longjmp@plt>
  419794:	ldur	w0, [x29, #-28]
  419798:	ldr	x28, [sp, #320]
  41979c:	ldp	x29, x30, [sp, #304]
  4197a0:	add	sp, sp, #0x150
  4197a4:	ret
  4197a8:	sub	sp, sp, #0x50
  4197ac:	stp	x29, x30, [sp, #64]
  4197b0:	add	x29, sp, #0x40
  4197b4:	mov	w8, #0x4                   	// #4
  4197b8:	mov	x2, #0x1                   	// #1
  4197bc:	sub	x9, x29, #0x18
  4197c0:	stur	x0, [x29, #-16]
  4197c4:	stur	w1, [x29, #-20]
  4197c8:	ldur	w0, [x29, #-20]
  4197cc:	str	w8, [sp, #28]
  4197d0:	str	x2, [sp, #16]
  4197d4:	str	x9, [sp, #8]
  4197d8:	bl	401900 <htonl@plt>
  4197dc:	stur	w0, [x29, #-24]
  4197e0:	ldr	w8, [sp, #28]
  4197e4:	stur	w8, [x29, #-28]
  4197e8:	ldursw	x1, [x29, #-28]
  4197ec:	ldur	x9, [x29, #-16]
  4197f0:	ldr	x3, [x9]
  4197f4:	ldr	x0, [sp, #8]
  4197f8:	ldr	x2, [sp, #16]
  4197fc:	bl	401bd0 <fwrite@plt>
  419800:	str	w0, [sp, #32]
  419804:	ldr	w8, [sp, #32]
  419808:	cmp	w8, #0x1
  41980c:	b.eq	41981c <ferror@plt+0x17acc>  // b.none
  419810:	mov	w8, #0xffffffff            	// #-1
  419814:	stur	w8, [x29, #-4]
  419818:	b	419838 <ferror@plt+0x17ae8>
  41981c:	ldur	w8, [x29, #-28]
  419820:	ldur	x9, [x29, #-16]
  419824:	ldr	w10, [x9, #8]
  419828:	add	w8, w10, w8
  41982c:	str	w8, [x9, #8]
  419830:	ldur	w8, [x29, #-28]
  419834:	stur	w8, [x29, #-4]
  419838:	ldur	w0, [x29, #-4]
  41983c:	ldp	x29, x30, [sp, #64]
  419840:	add	sp, sp, #0x50
  419844:	ret
  419848:	sub	sp, sp, #0x40
  41984c:	stp	x29, x30, [sp, #48]
  419850:	add	x29, sp, #0x30
  419854:	mov	w8, #0x2                   	// #2
  419858:	mov	x2, #0x1                   	// #1
  41985c:	sub	x9, x29, #0x14
  419860:	stur	x0, [x29, #-16]
  419864:	sturh	w1, [x29, #-18]
  419868:	ldurh	w0, [x29, #-18]
  41986c:	str	w8, [sp, #16]
  419870:	str	x2, [sp, #8]
  419874:	str	x9, [sp]
  419878:	bl	401aa0 <htons@plt>
  41987c:	sturh	w0, [x29, #-20]
  419880:	ldr	w8, [sp, #16]
  419884:	str	w8, [sp, #24]
  419888:	ldrsw	x1, [sp, #24]
  41988c:	ldur	x9, [x29, #-16]
  419890:	ldr	x3, [x9]
  419894:	ldr	x0, [sp]
  419898:	ldr	x2, [sp, #8]
  41989c:	bl	401bd0 <fwrite@plt>
  4198a0:	str	w0, [sp, #20]
  4198a4:	ldr	w8, [sp, #20]
  4198a8:	cmp	w8, #0x1
  4198ac:	b.eq	4198bc <ferror@plt+0x17b6c>  // b.none
  4198b0:	mov	w8, #0xffffffff            	// #-1
  4198b4:	stur	w8, [x29, #-4]
  4198b8:	b	4198d8 <ferror@plt+0x17b88>
  4198bc:	ldr	w8, [sp, #24]
  4198c0:	ldur	x9, [x29, #-16]
  4198c4:	ldr	w10, [x9, #8]
  4198c8:	add	w8, w10, w8
  4198cc:	str	w8, [x9, #8]
  4198d0:	ldr	w8, [sp, #24]
  4198d4:	stur	w8, [x29, #-4]
  4198d8:	ldur	w0, [x29, #-4]
  4198dc:	ldp	x29, x30, [sp, #48]
  4198e0:	add	sp, sp, #0x40
  4198e4:	ret
  4198e8:	sub	sp, sp, #0x30
  4198ec:	stp	x29, x30, [sp, #32]
  4198f0:	add	x29, sp, #0x20
  4198f4:	mov	x8, #0x1                   	// #1
  4198f8:	str	x0, [sp, #16]
  4198fc:	str	x1, [sp, #8]
  419900:	str	w2, [sp, #4]
  419904:	ldr	x0, [sp, #8]
  419908:	ldrsw	x2, [sp, #4]
  41990c:	ldr	x9, [sp, #16]
  419910:	ldr	x3, [x9]
  419914:	mov	x1, x8
  419918:	bl	401bd0 <fwrite@plt>
  41991c:	str	w0, [sp]
  419920:	ldr	w10, [sp]
  419924:	ldr	w11, [sp, #4]
  419928:	cmp	w10, w11
  41992c:	b.eq	41993c <ferror@plt+0x17bec>  // b.none
  419930:	mov	w8, #0xffffffff            	// #-1
  419934:	stur	w8, [x29, #-4]
  419938:	b	419958 <ferror@plt+0x17c08>
  41993c:	ldr	w8, [sp, #4]
  419940:	ldr	x9, [sp, #16]
  419944:	ldr	w10, [x9, #8]
  419948:	add	w8, w10, w8
  41994c:	str	w8, [x9, #8]
  419950:	ldr	w8, [sp, #4]
  419954:	stur	w8, [x29, #-4]
  419958:	ldur	w0, [x29, #-4]
  41995c:	ldp	x29, x30, [sp, #32]
  419960:	add	sp, sp, #0x30
  419964:	ret
  419968:	sub	sp, sp, #0x30
  41996c:	stp	x29, x30, [sp, #32]
  419970:	add	x29, sp, #0x20
  419974:	mov	w8, #0x8                   	// #8
  419978:	str	x0, [sp, #16]
  41997c:	str	wzr, [sp, #8]
  419980:	ldr	x9, [sp, #16]
  419984:	ldr	w10, [x9, #8]
  419988:	sdiv	w11, w10, w8
  41998c:	mul	w11, w11, w8
  419990:	subs	w10, w10, w11
  419994:	subs	w10, w8, w10
  419998:	sdiv	w11, w10, w8
  41999c:	mul	w8, w11, w8
  4199a0:	subs	w8, w10, w8
  4199a4:	str	w8, [sp, #12]
  4199a8:	ldr	w8, [sp, #12]
  4199ac:	subs	w9, w8, #0x1
  4199b0:	str	w9, [sp, #12]
  4199b4:	cmp	w8, #0x0
  4199b8:	cset	w8, le
  4199bc:	tbnz	w8, #0, 4199f8 <ferror@plt+0x17ca8>
  4199c0:	ldr	x0, [sp, #16]
  4199c4:	mov	w8, wzr
  4199c8:	mov	w1, w8
  4199cc:	bl	419fe0 <ferror@plt+0x18290>
  4199d0:	cmp	w0, #0x0
  4199d4:	cset	w8, ge  // ge = tcont
  4199d8:	tbnz	w8, #0, 4199e8 <ferror@plt+0x17c98>
  4199dc:	mov	w8, #0xffffffff            	// #-1
  4199e0:	stur	w8, [x29, #-4]
  4199e4:	b	419a00 <ferror@plt+0x17cb0>
  4199e8:	ldr	w8, [sp, #8]
  4199ec:	add	w8, w8, #0x1
  4199f0:	str	w8, [sp, #8]
  4199f4:	b	4199a8 <ferror@plt+0x17c58>
  4199f8:	ldr	w8, [sp, #8]
  4199fc:	stur	w8, [x29, #-4]
  419a00:	ldur	w0, [x29, #-4]
  419a04:	ldp	x29, x30, [sp, #32]
  419a08:	add	sp, sp, #0x30
  419a0c:	ret
  419a10:	sub	sp, sp, #0x170
  419a14:	stp	x29, x30, [sp, #336]
  419a18:	str	x28, [sp, #352]
  419a1c:	add	x29, sp, #0x150
  419a20:	adrp	x8, 462000 <ferror@plt+0x602b0>
  419a24:	add	x8, x8, #0xd00
  419a28:	adrp	x9, 42c000 <ferror@plt+0x2a2b0>
  419a2c:	add	x9, x9, #0x64d
  419a30:	adrp	x10, 45a000 <ferror@plt+0x582b0>
  419a34:	add	x10, x10, #0x290
  419a38:	adrp	x11, 442000 <ferror@plt+0x402b0>
  419a3c:	add	x11, x11, #0x46e
  419a40:	adrp	x12, 466000 <stdin@@GLIBC_2.17+0x32f0>
  419a44:	add	x12, x12, #0xae8
  419a48:	stur	x0, [x29, #-16]
  419a4c:	stur	x1, [x29, #-24]
  419a50:	stur	wzr, [x29, #-32]
  419a54:	ldur	x0, [x29, #-16]
  419a58:	ldur	x13, [x29, #-24]
  419a5c:	ldrh	w1, [x13]
  419a60:	stur	x8, [x29, #-64]
  419a64:	stur	x9, [x29, #-72]
  419a68:	stur	x10, [x29, #-80]
  419a6c:	stur	x11, [x29, #-88]
  419a70:	stur	x12, [x29, #-96]
  419a74:	bl	419848 <ferror@plt+0x17af8>
  419a78:	stur	w0, [x29, #-28]
  419a7c:	cmp	w0, #0x0
  419a80:	cset	w14, ge  // ge = tcont
  419a84:	tbnz	w14, #0, 419a94 <ferror@plt+0x17d44>
  419a88:	mov	w8, #0xffffffff            	// #-1
  419a8c:	stur	w8, [x29, #-4]
  419a90:	b	419fcc <ferror@plt+0x1827c>
  419a94:	ldur	w8, [x29, #-28]
  419a98:	ldur	w9, [x29, #-32]
  419a9c:	add	w8, w9, w8
  419aa0:	stur	w8, [x29, #-32]
  419aa4:	ldur	x0, [x29, #-16]
  419aa8:	ldur	x10, [x29, #-24]
  419aac:	ldrh	w1, [x10, #2]
  419ab0:	bl	419848 <ferror@plt+0x17af8>
  419ab4:	stur	w0, [x29, #-28]
  419ab8:	cmp	w0, #0x0
  419abc:	cset	w8, ge  // ge = tcont
  419ac0:	tbnz	w8, #0, 419ad0 <ferror@plt+0x17d80>
  419ac4:	mov	w8, #0xffffffff            	// #-1
  419ac8:	stur	w8, [x29, #-4]
  419acc:	b	419fcc <ferror@plt+0x1827c>
  419ad0:	ldur	w8, [x29, #-28]
  419ad4:	ldur	w9, [x29, #-32]
  419ad8:	add	w8, w9, w8
  419adc:	stur	w8, [x29, #-32]
  419ae0:	ldur	x0, [x29, #-16]
  419ae4:	ldur	x10, [x29, #-24]
  419ae8:	ldr	w1, [x10, #4]
  419aec:	bl	4197a8 <ferror@plt+0x17a58>
  419af0:	stur	w0, [x29, #-28]
  419af4:	cmp	w0, #0x0
  419af8:	cset	w8, ge  // ge = tcont
  419afc:	tbnz	w8, #0, 419b0c <ferror@plt+0x17dbc>
  419b00:	mov	w8, #0xffffffff            	// #-1
  419b04:	stur	w8, [x29, #-4]
  419b08:	b	419fcc <ferror@plt+0x1827c>
  419b0c:	ldur	w8, [x29, #-28]
  419b10:	ldur	w9, [x29, #-32]
  419b14:	add	w8, w9, w8
  419b18:	stur	w8, [x29, #-32]
  419b1c:	ldur	x0, [x29, #-16]
  419b20:	ldur	x10, [x29, #-24]
  419b24:	ldr	w1, [x10, #8]
  419b28:	bl	4197a8 <ferror@plt+0x17a58>
  419b2c:	stur	w0, [x29, #-28]
  419b30:	cmp	w0, #0x0
  419b34:	cset	w8, ge  // ge = tcont
  419b38:	tbnz	w8, #0, 419b48 <ferror@plt+0x17df8>
  419b3c:	mov	w8, #0xffffffff            	// #-1
  419b40:	stur	w8, [x29, #-4]
  419b44:	b	419fcc <ferror@plt+0x1827c>
  419b48:	ldur	w8, [x29, #-28]
  419b4c:	ldur	w9, [x29, #-32]
  419b50:	add	w8, w9, w8
  419b54:	stur	w8, [x29, #-32]
  419b58:	ldur	x0, [x29, #-24]
  419b5c:	bl	41a640 <ferror@plt+0x188f0>
  419b60:	stur	w0, [x29, #-40]
  419b64:	stur	wzr, [x29, #-36]
  419b68:	ldur	w8, [x29, #-36]
  419b6c:	ldur	w9, [x29, #-40]
  419b70:	cmp	w8, w9
  419b74:	b.ge	419d88 <ferror@plt+0x18038>  // b.tcont
  419b78:	ldur	x8, [x29, #-24]
  419b7c:	ldrh	w9, [x8, #2]
  419b80:	and	w9, w9, #0x1
  419b84:	cbz	w9, 419b94 <ferror@plt+0x17e44>
  419b88:	mov	x8, #0x1                   	// #1
  419b8c:	stur	x8, [x29, #-104]
  419b90:	b	419bb0 <ferror@plt+0x17e60>
  419b94:	ldur	x8, [x29, #-24]
  419b98:	ldrh	w9, [x8, #2]
  419b9c:	mov	x8, #0x4                   	// #4
  419ba0:	mov	x10, #0x2                   	// #2
  419ba4:	tst	w9, #0x2
  419ba8:	csel	x8, x10, x8, ne  // ne = any
  419bac:	stur	x8, [x29, #-104]
  419bb0:	ldur	x8, [x29, #-104]
  419bb4:	cmp	x8, #0x1
  419bb8:	stur	x8, [x29, #-112]
  419bbc:	b.eq	419be4 <ferror@plt+0x17e94>  // b.none
  419bc0:	b	419bc4 <ferror@plt+0x17e74>
  419bc4:	ldur	x8, [x29, #-112]
  419bc8:	cmp	x8, #0x2
  419bcc:	b.eq	419c18 <ferror@plt+0x17ec8>  // b.none
  419bd0:	b	419bd4 <ferror@plt+0x17e84>
  419bd4:	ldur	x8, [x29, #-112]
  419bd8:	cmp	x8, #0x4
  419bdc:	b.eq	419c4c <ferror@plt+0x17efc>  // b.none
  419be0:	b	419c80 <ferror@plt+0x17f30>
  419be4:	ldur	x0, [x29, #-16]
  419be8:	ldur	x8, [x29, #-24]
  419bec:	ldur	w1, [x29, #-36]
  419bf0:	stur	x0, [x29, #-120]
  419bf4:	mov	x0, x8
  419bf8:	bl	41a060 <ferror@plt+0x18310>
  419bfc:	ldur	x8, [x29, #-120]
  419c00:	stur	w0, [x29, #-124]
  419c04:	mov	x0, x8
  419c08:	ldur	w1, [x29, #-124]
  419c0c:	bl	419fe0 <ferror@plt+0x18290>
  419c10:	stur	w0, [x29, #-28]
  419c14:	b	419cec <ferror@plt+0x17f9c>
  419c18:	ldur	x0, [x29, #-16]
  419c1c:	ldur	x8, [x29, #-24]
  419c20:	ldur	w1, [x29, #-36]
  419c24:	stur	x0, [x29, #-136]
  419c28:	mov	x0, x8
  419c2c:	bl	41a060 <ferror@plt+0x18310>
  419c30:	ldur	x8, [x29, #-136]
  419c34:	stur	w0, [x29, #-140]
  419c38:	mov	x0, x8
  419c3c:	ldur	w1, [x29, #-140]
  419c40:	bl	419848 <ferror@plt+0x17af8>
  419c44:	stur	w0, [x29, #-28]
  419c48:	b	419cec <ferror@plt+0x17f9c>
  419c4c:	ldur	x0, [x29, #-16]
  419c50:	ldur	x8, [x29, #-24]
  419c54:	ldur	w1, [x29, #-36]
  419c58:	stur	x0, [x29, #-152]
  419c5c:	mov	x0, x8
  419c60:	bl	41a060 <ferror@plt+0x18310>
  419c64:	ldur	x8, [x29, #-152]
  419c68:	stur	w0, [x29, #-156]
  419c6c:	mov	x0, x8
  419c70:	ldur	w1, [x29, #-156]
  419c74:	bl	4197a8 <ferror@plt+0x17a58>
  419c78:	stur	w0, [x29, #-28]
  419c7c:	b	419cec <ferror@plt+0x17f9c>
  419c80:	ldur	x8, [x29, #-64]
  419c84:	ldr	x0, [x8]
  419c88:	ldur	x9, [x29, #-72]
  419c8c:	str	x0, [sp, #168]
  419c90:	mov	x0, x9
  419c94:	bl	401d10 <gettext@plt>
  419c98:	ldur	x8, [x29, #-80]
  419c9c:	ldr	x2, [x8]
  419ca0:	adrp	x9, 442000 <ferror@plt+0x402b0>
  419ca4:	add	x9, x9, #0x502
  419ca8:	str	x0, [sp, #160]
  419cac:	mov	x0, x9
  419cb0:	str	x2, [sp, #152]
  419cb4:	bl	401d10 <gettext@plt>
  419cb8:	ldr	x8, [sp, #168]
  419cbc:	str	x0, [sp, #144]
  419cc0:	mov	x0, x8
  419cc4:	ldr	x1, [sp, #160]
  419cc8:	ldr	x2, [sp, #152]
  419ccc:	ldur	x3, [x29, #-88]
  419cd0:	mov	w4, #0xe1                  	// #225
  419cd4:	ldr	x5, [sp, #144]
  419cd8:	bl	401d20 <fprintf@plt>
  419cdc:	ldur	x8, [x29, #-96]
  419ce0:	mov	x0, x8
  419ce4:	mov	w1, #0x2                   	// #2
  419ce8:	bl	401c60 <longjmp@plt>
  419cec:	ldur	w8, [x29, #-28]
  419cf0:	cmp	w8, #0x0
  419cf4:	cset	w8, ge  // ge = tcont
  419cf8:	tbnz	w8, #0, 419d68 <ferror@plt+0x18018>
  419cfc:	ldur	x8, [x29, #-64]
  419d00:	ldr	x0, [x8]
  419d04:	ldur	x9, [x29, #-72]
  419d08:	str	x0, [sp, #136]
  419d0c:	mov	x0, x9
  419d10:	bl	401d10 <gettext@plt>
  419d14:	ldur	x8, [x29, #-80]
  419d18:	ldr	x2, [x8]
  419d1c:	adrp	x9, 442000 <ferror@plt+0x402b0>
  419d20:	add	x9, x9, #0x51c
  419d24:	str	x0, [sp, #128]
  419d28:	mov	x0, x9
  419d2c:	str	x2, [sp, #120]
  419d30:	bl	401d10 <gettext@plt>
  419d34:	ldr	x8, [sp, #136]
  419d38:	str	x0, [sp, #112]
  419d3c:	mov	x0, x8
  419d40:	ldr	x1, [sp, #128]
  419d44:	ldr	x2, [sp, #120]
  419d48:	ldur	x3, [x29, #-88]
  419d4c:	mov	w4, #0xe4                  	// #228
  419d50:	ldr	x5, [sp, #112]
  419d54:	bl	401d20 <fprintf@plt>
  419d58:	ldur	x8, [x29, #-96]
  419d5c:	mov	x0, x8
  419d60:	mov	w1, #0x2                   	// #2
  419d64:	bl	401c60 <longjmp@plt>
  419d68:	ldur	w8, [x29, #-28]
  419d6c:	ldur	w9, [x29, #-32]
  419d70:	add	w8, w9, w8
  419d74:	stur	w8, [x29, #-32]
  419d78:	ldur	w8, [x29, #-36]
  419d7c:	add	w8, w8, #0x1
  419d80:	stur	w8, [x29, #-36]
  419d84:	b	419b68 <ferror@plt+0x17e18>
  419d88:	ldur	w8, [x29, #-32]
  419d8c:	ldur	w9, [x29, #-40]
  419d90:	ldur	x10, [x29, #-24]
  419d94:	ldrh	w11, [x10, #2]
  419d98:	and	w11, w11, #0x1
  419d9c:	str	w8, [sp, #108]
  419da0:	str	w9, [sp, #104]
  419da4:	cbz	w11, 419db4 <ferror@plt+0x18064>
  419da8:	mov	x8, #0x1                   	// #1
  419dac:	str	x8, [sp, #96]
  419db0:	b	419dd0 <ferror@plt+0x18080>
  419db4:	ldur	x8, [x29, #-24]
  419db8:	ldrh	w9, [x8, #2]
  419dbc:	mov	x8, #0x4                   	// #4
  419dc0:	mov	x10, #0x2                   	// #2
  419dc4:	tst	w9, #0x2
  419dc8:	csel	x8, x10, x8, ne  // ne = any
  419dcc:	str	x8, [sp, #96]
  419dd0:	ldr	x8, [sp, #96]
  419dd4:	ldr	w9, [sp, #104]
  419dd8:	mul	w8, w9, w8
  419ddc:	add	w8, w8, #0xc
  419de0:	ldr	w10, [sp, #108]
  419de4:	cmp	w10, w8
  419de8:	b.eq	419e58 <ferror@plt+0x18108>  // b.none
  419dec:	ldur	x8, [x29, #-64]
  419df0:	ldr	x0, [x8]
  419df4:	ldur	x9, [x29, #-72]
  419df8:	str	x0, [sp, #88]
  419dfc:	mov	x0, x9
  419e00:	bl	401d10 <gettext@plt>
  419e04:	ldur	x8, [x29, #-80]
  419e08:	ldr	x2, [x8]
  419e0c:	adrp	x9, 442000 <ferror@plt+0x402b0>
  419e10:	add	x9, x9, #0x537
  419e14:	str	x0, [sp, #80]
  419e18:	mov	x0, x9
  419e1c:	str	x2, [sp, #72]
  419e20:	bl	401d10 <gettext@plt>
  419e24:	ldr	x8, [sp, #88]
  419e28:	str	x0, [sp, #64]
  419e2c:	mov	x0, x8
  419e30:	ldr	x1, [sp, #80]
  419e34:	ldr	x2, [sp, #72]
  419e38:	ldur	x3, [x29, #-88]
  419e3c:	mov	w4, #0xec                  	// #236
  419e40:	ldr	x5, [sp, #64]
  419e44:	bl	401d20 <fprintf@plt>
  419e48:	ldur	x8, [x29, #-96]
  419e4c:	mov	x0, x8
  419e50:	mov	w1, #0x2                   	// #2
  419e54:	bl	401c60 <longjmp@plt>
  419e58:	ldur	x0, [x29, #-16]
  419e5c:	bl	419968 <ferror@plt+0x17c18>
  419e60:	stur	w0, [x29, #-28]
  419e64:	cmp	w0, #0x0
  419e68:	cset	w8, ge  // ge = tcont
  419e6c:	tbnz	w8, #0, 419edc <ferror@plt+0x1818c>
  419e70:	ldur	x8, [x29, #-64]
  419e74:	ldr	x0, [x8]
  419e78:	ldur	x9, [x29, #-72]
  419e7c:	str	x0, [sp, #56]
  419e80:	mov	x0, x9
  419e84:	bl	401d10 <gettext@plt>
  419e88:	ldur	x8, [x29, #-80]
  419e8c:	ldr	x2, [x8]
  419e90:	adrp	x9, 442000 <ferror@plt+0x402b0>
  419e94:	add	x9, x9, #0x4f5
  419e98:	str	x0, [sp, #48]
  419e9c:	mov	x0, x9
  419ea0:	str	x2, [sp, #40]
  419ea4:	bl	401d10 <gettext@plt>
  419ea8:	ldr	x8, [sp, #56]
  419eac:	str	x0, [sp, #32]
  419eb0:	mov	x0, x8
  419eb4:	ldr	x1, [sp, #48]
  419eb8:	ldr	x2, [sp, #40]
  419ebc:	ldur	x3, [x29, #-88]
  419ec0:	mov	w4, #0xf2                  	// #242
  419ec4:	ldr	x5, [sp, #32]
  419ec8:	bl	401d20 <fprintf@plt>
  419ecc:	ldur	x8, [x29, #-96]
  419ed0:	mov	x0, x8
  419ed4:	mov	w1, #0x2                   	// #2
  419ed8:	bl	401c60 <longjmp@plt>
  419edc:	ldur	w8, [x29, #-28]
  419ee0:	ldur	w9, [x29, #-32]
  419ee4:	add	w8, w9, w8
  419ee8:	stur	w8, [x29, #-32]
  419eec:	ldur	x10, [x29, #-16]
  419ef0:	ldr	x0, [x10]
  419ef4:	sub	x1, x29, #0x38
  419ef8:	bl	4018e0 <fgetpos@plt>
  419efc:	cbnz	w0, 419f48 <ferror@plt+0x181f8>
  419f00:	ldur	x8, [x29, #-16]
  419f04:	ldr	x0, [x8]
  419f08:	ldur	x8, [x29, #-16]
  419f0c:	add	x1, x8, #0x10
  419f10:	bl	401b90 <fsetpos@plt>
  419f14:	cbnz	w0, 419f48 <ferror@plt+0x181f8>
  419f18:	ldur	x0, [x29, #-16]
  419f1c:	ldur	x8, [x29, #-16]
  419f20:	ldr	w1, [x8, #8]
  419f24:	bl	4197a8 <ferror@plt+0x17a58>
  419f28:	cmp	w0, #0x0
  419f2c:	cset	w9, lt  // lt = tstop
  419f30:	tbnz	w9, #0, 419f48 <ferror@plt+0x181f8>
  419f34:	ldur	x8, [x29, #-16]
  419f38:	ldr	x0, [x8]
  419f3c:	sub	x1, x29, #0x38
  419f40:	bl	401b90 <fsetpos@plt>
  419f44:	cbz	w0, 419fb4 <ferror@plt+0x18264>
  419f48:	ldur	x8, [x29, #-64]
  419f4c:	ldr	x0, [x8]
  419f50:	ldur	x9, [x29, #-72]
  419f54:	str	x0, [sp, #24]
  419f58:	mov	x0, x9
  419f5c:	bl	401d10 <gettext@plt>
  419f60:	ldur	x8, [x29, #-80]
  419f64:	ldr	x2, [x8]
  419f68:	adrp	x9, 442000 <ferror@plt+0x402b0>
  419f6c:	add	x9, x9, #0x549
  419f70:	str	x0, [sp, #16]
  419f74:	mov	x0, x9
  419f78:	str	x2, [sp, #8]
  419f7c:	bl	401d10 <gettext@plt>
  419f80:	ldr	x8, [sp, #24]
  419f84:	str	x0, [sp]
  419f88:	mov	x0, x8
  419f8c:	ldr	x1, [sp, #16]
  419f90:	ldr	x2, [sp, #8]
  419f94:	ldur	x3, [x29, #-88]
  419f98:	mov	w4, #0xfc                  	// #252
  419f9c:	ldr	x5, [sp]
  419fa0:	bl	401d20 <fprintf@plt>
  419fa4:	ldur	x8, [x29, #-96]
  419fa8:	mov	x0, x8
  419fac:	mov	w1, #0x2                   	// #2
  419fb0:	bl	401c60 <longjmp@plt>
  419fb4:	ldur	x8, [x29, #-16]
  419fb8:	ldr	w9, [x8, #8]
  419fbc:	subs	w9, w9, #0x4
  419fc0:	str	w9, [x8, #8]
  419fc4:	ldur	w8, [x29, #-32]
  419fc8:	stur	w8, [x29, #-4]
  419fcc:	ldur	w0, [x29, #-4]
  419fd0:	ldr	x28, [sp, #352]
  419fd4:	ldp	x29, x30, [sp, #336]
  419fd8:	add	sp, sp, #0x170
  419fdc:	ret
  419fe0:	sub	sp, sp, #0x30
  419fe4:	stp	x29, x30, [sp, #32]
  419fe8:	add	x29, sp, #0x20
  419fec:	mov	w8, #0x1                   	// #1
  419ff0:	mov	x2, #0x1                   	// #1
  419ff4:	add	x9, sp, #0xf
  419ff8:	str	x0, [sp, #16]
  419ffc:	strb	w1, [sp, #15]
  41a000:	str	w8, [sp, #8]
  41a004:	ldrsw	x1, [sp, #8]
  41a008:	ldr	x10, [sp, #16]
  41a00c:	ldr	x3, [x10]
  41a010:	mov	x0, x9
  41a014:	bl	401bd0 <fwrite@plt>
  41a018:	str	w0, [sp, #4]
  41a01c:	ldr	w8, [sp, #4]
  41a020:	cmp	w8, #0x1
  41a024:	b.eq	41a034 <ferror@plt+0x182e4>  // b.none
  41a028:	mov	w8, #0xffffffff            	// #-1
  41a02c:	stur	w8, [x29, #-4]
  41a030:	b	41a050 <ferror@plt+0x18300>
  41a034:	ldr	w8, [sp, #8]
  41a038:	ldr	x9, [sp, #16]
  41a03c:	ldr	w10, [x9, #8]
  41a040:	add	w8, w10, w8
  41a044:	str	w8, [x9, #8]
  41a048:	ldr	w8, [sp, #8]
  41a04c:	stur	w8, [x29, #-4]
  41a050:	ldur	w0, [x29, #-4]
  41a054:	ldp	x29, x30, [sp, #32]
  41a058:	add	sp, sp, #0x30
  41a05c:	ret
  41a060:	sub	sp, sp, #0x60
  41a064:	stp	x29, x30, [sp, #80]
  41a068:	add	x29, sp, #0x50
  41a06c:	stur	x0, [x29, #-16]
  41a070:	stur	w1, [x29, #-20]
  41a074:	ldur	x8, [x29, #-16]
  41a078:	ldrh	w9, [x8, #2]
  41a07c:	and	w9, w9, #0x1
  41a080:	cbz	w9, 41a090 <ferror@plt+0x18340>
  41a084:	mov	x8, #0x1                   	// #1
  41a088:	stur	x8, [x29, #-32]
  41a08c:	b	41a0ac <ferror@plt+0x1835c>
  41a090:	ldur	x8, [x29, #-16]
  41a094:	ldrh	w9, [x8, #2]
  41a098:	mov	x8, #0x4                   	// #4
  41a09c:	mov	x10, #0x2                   	// #2
  41a0a0:	tst	w9, #0x2
  41a0a4:	csel	x8, x10, x8, ne  // ne = any
  41a0a8:	stur	x8, [x29, #-32]
  41a0ac:	ldur	x8, [x29, #-32]
  41a0b0:	cmp	x8, #0x1
  41a0b4:	str	x8, [sp, #40]
  41a0b8:	b.eq	41a0e0 <ferror@plt+0x18390>  // b.none
  41a0bc:	b	41a0c0 <ferror@plt+0x18370>
  41a0c0:	ldr	x8, [sp, #40]
  41a0c4:	cmp	x8, #0x2
  41a0c8:	b.eq	41a0f8 <ferror@plt+0x183a8>  // b.none
  41a0cc:	b	41a0d0 <ferror@plt+0x18380>
  41a0d0:	ldr	x8, [sp, #40]
  41a0d4:	cmp	x8, #0x4
  41a0d8:	b.eq	41a110 <ferror@plt+0x183c0>  // b.none
  41a0dc:	b	41a128 <ferror@plt+0x183d8>
  41a0e0:	ldur	x8, [x29, #-16]
  41a0e4:	ldr	x8, [x8, #16]
  41a0e8:	ldursw	x9, [x29, #-20]
  41a0ec:	ldrsb	w10, [x8, x9]
  41a0f0:	stur	w10, [x29, #-4]
  41a0f4:	b	41a1a8 <ferror@plt+0x18458>
  41a0f8:	ldur	x8, [x29, #-16]
  41a0fc:	ldr	x8, [x8, #16]
  41a100:	ldursw	x9, [x29, #-20]
  41a104:	ldrsh	w10, [x8, x9, lsl #1]
  41a108:	stur	w10, [x29, #-4]
  41a10c:	b	41a1a8 <ferror@plt+0x18458>
  41a110:	ldur	x8, [x29, #-16]
  41a114:	ldr	x8, [x8, #16]
  41a118:	ldursw	x9, [x29, #-20]
  41a11c:	ldr	w10, [x8, x9, lsl #2]
  41a120:	stur	w10, [x29, #-4]
  41a124:	b	41a1a8 <ferror@plt+0x18458>
  41a128:	adrp	x8, 462000 <ferror@plt+0x602b0>
  41a12c:	add	x8, x8, #0xd00
  41a130:	ldr	x0, [x8]
  41a134:	adrp	x8, 42c000 <ferror@plt+0x2a2b0>
  41a138:	add	x8, x8, #0x64d
  41a13c:	str	x0, [sp, #32]
  41a140:	mov	x0, x8
  41a144:	bl	401d10 <gettext@plt>
  41a148:	adrp	x8, 45a000 <ferror@plt+0x582b0>
  41a14c:	add	x8, x8, #0x290
  41a150:	ldr	x2, [x8]
  41a154:	adrp	x8, 442000 <ferror@plt+0x402b0>
  41a158:	add	x8, x8, #0x502
  41a15c:	str	x0, [sp, #24]
  41a160:	mov	x0, x8
  41a164:	str	x2, [sp, #16]
  41a168:	bl	401d10 <gettext@plt>
  41a16c:	ldr	x8, [sp, #32]
  41a170:	str	x0, [sp, #8]
  41a174:	mov	x0, x8
  41a178:	ldr	x1, [sp, #24]
  41a17c:	ldr	x2, [sp, #16]
  41a180:	adrp	x3, 442000 <ferror@plt+0x402b0>
  41a184:	add	x3, x3, #0x46e
  41a188:	mov	w4, #0x186                 	// #390
  41a18c:	ldr	x5, [sp, #8]
  41a190:	bl	401d20 <fprintf@plt>
  41a194:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41a198:	add	x8, x8, #0xae8
  41a19c:	mov	x0, x8
  41a1a0:	mov	w1, #0x2                   	// #2
  41a1a4:	bl	401c60 <longjmp@plt>
  41a1a8:	ldur	w0, [x29, #-4]
  41a1ac:	ldp	x29, x30, [sp, #80]
  41a1b0:	add	sp, sp, #0x60
  41a1b4:	ret
  41a1b8:	sub	sp, sp, #0xa0
  41a1bc:	stp	x29, x30, [sp, #144]
  41a1c0:	add	x29, sp, #0x90
  41a1c4:	sub	x8, x29, #0x30
  41a1c8:	stur	x0, [x29, #-8]
  41a1cc:	ldur	x9, [x29, #-8]
  41a1d0:	ldrh	w1, [x9]
  41a1d4:	mov	x0, x8
  41a1d8:	stur	x8, [x29, #-64]
  41a1dc:	bl	419248 <ferror@plt+0x174f8>
  41a1e0:	ldur	x8, [x29, #-8]
  41a1e4:	ldr	w10, [x8, #4]
  41a1e8:	stur	w10, [x29, #-44]
  41a1ec:	ldur	x8, [x29, #-8]
  41a1f0:	ldr	w10, [x8, #8]
  41a1f4:	stur	w10, [x29, #-40]
  41a1f8:	ldur	x8, [x29, #-8]
  41a1fc:	ldrh	w10, [x8, #2]
  41a200:	ldur	x8, [x29, #-64]
  41a204:	strh	w10, [x8, #2]
  41a208:	ldur	x9, [x29, #-8]
  41a20c:	mov	x0, x9
  41a210:	bl	41a41c <ferror@plt+0x186cc>
  41a214:	stur	x0, [x29, #-24]
  41a218:	ldur	x8, [x29, #-24]
  41a21c:	ldur	x9, [x29, #-8]
  41a220:	ldrh	w10, [x9, #2]
  41a224:	and	w10, w10, #0x1
  41a228:	str	x8, [sp, #72]
  41a22c:	cbz	w10, 41a23c <ferror@plt+0x184ec>
  41a230:	mov	x8, #0x1                   	// #1
  41a234:	str	x8, [sp, #64]
  41a238:	b	41a258 <ferror@plt+0x18508>
  41a23c:	ldur	x8, [x29, #-8]
  41a240:	ldrh	w9, [x8, #2]
  41a244:	mov	x8, #0x4                   	// #4
  41a248:	mov	x10, #0x2                   	// #2
  41a24c:	tst	w9, #0x2
  41a250:	csel	x8, x10, x8, ne  // ne = any
  41a254:	str	x8, [sp, #64]
  41a258:	ldr	x8, [sp, #64]
  41a25c:	ldr	x9, [sp, #72]
  41a260:	cmp	x9, x8
  41a264:	b.ne	41a26c <ferror@plt+0x1851c>  // b.any
  41a268:	b	41a410 <ferror@plt+0x186c0>
  41a26c:	ldur	x8, [x29, #-24]
  41a270:	ldur	x9, [x29, #-8]
  41a274:	ldrh	w10, [x9, #2]
  41a278:	and	w10, w10, #0x1
  41a27c:	str	x8, [sp, #56]
  41a280:	cbz	w10, 41a290 <ferror@plt+0x18540>
  41a284:	mov	x8, #0x1                   	// #1
  41a288:	str	x8, [sp, #48]
  41a28c:	b	41a2ac <ferror@plt+0x1855c>
  41a290:	ldur	x8, [x29, #-8]
  41a294:	ldrh	w9, [x8, #2]
  41a298:	mov	x8, #0x4                   	// #4
  41a29c:	mov	x10, #0x2                   	// #2
  41a2a0:	tst	w9, #0x2
  41a2a4:	csel	x8, x10, x8, ne  // ne = any
  41a2a8:	str	x8, [sp, #48]
  41a2ac:	ldr	x8, [sp, #48]
  41a2b0:	ldr	x9, [sp, #56]
  41a2b4:	cmp	x9, x8
  41a2b8:	b.ls	41a33c <ferror@plt+0x185ec>  // b.plast
  41a2bc:	adrp	x8, 462000 <ferror@plt+0x602b0>
  41a2c0:	add	x8, x8, #0xd00
  41a2c4:	ldr	x0, [x8]
  41a2c8:	adrp	x8, 42c000 <ferror@plt+0x2a2b0>
  41a2cc:	add	x8, x8, #0x64d
  41a2d0:	str	x0, [sp, #40]
  41a2d4:	mov	x0, x8
  41a2d8:	bl	401d10 <gettext@plt>
  41a2dc:	adrp	x8, 45a000 <ferror@plt+0x582b0>
  41a2e0:	add	x8, x8, #0x290
  41a2e4:	ldr	x2, [x8]
  41a2e8:	adrp	x8, 442000 <ferror@plt+0x402b0>
  41a2ec:	add	x8, x8, #0x561
  41a2f0:	str	x0, [sp, #32]
  41a2f4:	mov	x0, x8
  41a2f8:	str	x2, [sp, #24]
  41a2fc:	bl	401d10 <gettext@plt>
  41a300:	ldr	x8, [sp, #40]
  41a304:	str	x0, [sp, #16]
  41a308:	mov	x0, x8
  41a30c:	ldr	x1, [sp, #32]
  41a310:	ldr	x2, [sp, #24]
  41a314:	adrp	x3, 442000 <ferror@plt+0x402b0>
  41a318:	add	x3, x3, #0x46e
  41a31c:	mov	w4, #0x1e0                 	// #480
  41a320:	ldr	x5, [sp, #16]
  41a324:	bl	401d20 <fprintf@plt>
  41a328:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41a32c:	add	x8, x8, #0xae8
  41a330:	mov	x0, x8
  41a334:	mov	w1, #0x2                   	// #2
  41a338:	bl	401c60 <longjmp@plt>
  41a33c:	ldur	x0, [x29, #-8]
  41a340:	bl	41a640 <ferror@plt+0x188f0>
  41a344:	stur	w0, [x29, #-16]
  41a348:	ldursw	x0, [x29, #-16]
  41a34c:	ldur	x1, [x29, #-24]
  41a350:	bl	401a60 <calloc@plt>
  41a354:	sub	x8, x29, #0x30
  41a358:	str	x0, [x8, #16]
  41a35c:	ldurh	w9, [x29, #-46]
  41a360:	and	w9, w9, #0xfffffff8
  41a364:	ldur	x8, [x29, #-24]
  41a368:	cmp	x8, #0x1
  41a36c:	str	w9, [sp, #12]
  41a370:	b.ne	41a380 <ferror@plt+0x18630>  // b.any
  41a374:	mov	w8, #0x1                   	// #1
  41a378:	str	w8, [sp, #8]
  41a37c:	b	41a398 <ferror@plt+0x18648>
  41a380:	ldur	x8, [x29, #-24]
  41a384:	mov	w9, #0x4                   	// #4
  41a388:	mov	w10, #0x2                   	// #2
  41a38c:	cmp	x8, #0x2
  41a390:	csel	w9, w10, w9, eq  // eq = none
  41a394:	str	w9, [sp, #8]
  41a398:	ldr	w8, [sp, #8]
  41a39c:	ldr	w9, [sp, #12]
  41a3a0:	orr	w8, w9, w8
  41a3a4:	sub	x10, x29, #0x30
  41a3a8:	strh	w8, [x10, #2]
  41a3ac:	stur	wzr, [x29, #-12]
  41a3b0:	ldur	w8, [x29, #-12]
  41a3b4:	ldur	w9, [x29, #-16]
  41a3b8:	cmp	w8, w9
  41a3bc:	b.ge	41a3f0 <ferror@plt+0x186a0>  // b.tcont
  41a3c0:	ldur	x0, [x29, #-8]
  41a3c4:	ldur	w1, [x29, #-12]
  41a3c8:	bl	41a060 <ferror@plt+0x18310>
  41a3cc:	stur	w0, [x29, #-52]
  41a3d0:	ldur	w1, [x29, #-12]
  41a3d4:	ldur	w2, [x29, #-52]
  41a3d8:	sub	x0, x29, #0x30
  41a3dc:	bl	41a4d8 <ferror@plt+0x18788>
  41a3e0:	ldur	w8, [x29, #-12]
  41a3e4:	add	w8, w8, #0x1
  41a3e8:	stur	w8, [x29, #-12]
  41a3ec:	b	41a3b0 <ferror@plt+0x18660>
  41a3f0:	ldur	x8, [x29, #-8]
  41a3f4:	ldr	x0, [x8, #16]
  41a3f8:	bl	401b80 <free@plt>
  41a3fc:	ldur	x8, [x29, #-8]
  41a400:	ldur	q0, [x29, #-48]
  41a404:	str	q0, [x8]
  41a408:	ldur	x9, [x29, #-32]
  41a40c:	str	x9, [x8, #16]
  41a410:	ldp	x29, x30, [sp, #144]
  41a414:	add	sp, sp, #0xa0
  41a418:	ret
  41a41c:	sub	sp, sp, #0x30
  41a420:	stp	x29, x30, [sp, #32]
  41a424:	add	x29, sp, #0x20
  41a428:	str	x0, [sp, #16]
  41a42c:	str	wzr, [sp, #4]
  41a430:	ldr	x0, [sp, #16]
  41a434:	bl	41a640 <ferror@plt+0x188f0>
  41a438:	str	w0, [sp, #8]
  41a43c:	str	wzr, [sp, #12]
  41a440:	ldr	w8, [sp, #12]
  41a444:	ldr	w9, [sp, #8]
  41a448:	cmp	w8, w9
  41a44c:	b.ge	41a48c <ferror@plt+0x1873c>  // b.tcont
  41a450:	ldr	x0, [sp, #16]
  41a454:	ldr	w1, [sp, #12]
  41a458:	bl	41a060 <ferror@plt+0x18310>
  41a45c:	bl	401990 <abs@plt>
  41a460:	str	w0, [sp]
  41a464:	ldr	w8, [sp, #4]
  41a468:	ldr	w9, [sp]
  41a46c:	cmp	w8, w9
  41a470:	b.ge	41a47c <ferror@plt+0x1872c>  // b.tcont
  41a474:	ldr	w8, [sp]
  41a478:	str	w8, [sp, #4]
  41a47c:	ldr	w8, [sp, #12]
  41a480:	add	w8, w8, #0x1
  41a484:	str	w8, [sp, #12]
  41a488:	b	41a440 <ferror@plt+0x186f0>
  41a48c:	ldr	w8, [sp, #4]
  41a490:	cmp	w8, #0x7f
  41a494:	b.gt	41a4a4 <ferror@plt+0x18754>
  41a498:	mov	x8, #0x1                   	// #1
  41a49c:	stur	x8, [x29, #-8]
  41a4a0:	b	41a4c8 <ferror@plt+0x18778>
  41a4a4:	ldr	w8, [sp, #4]
  41a4a8:	mov	w9, #0x7fff                	// #32767
  41a4ac:	cmp	w8, w9
  41a4b0:	b.gt	41a4c0 <ferror@plt+0x18770>
  41a4b4:	mov	x8, #0x2                   	// #2
  41a4b8:	stur	x8, [x29, #-8]
  41a4bc:	b	41a4c8 <ferror@plt+0x18778>
  41a4c0:	mov	x8, #0x4                   	// #4
  41a4c4:	stur	x8, [x29, #-8]
  41a4c8:	ldur	x0, [x29, #-8]
  41a4cc:	ldp	x29, x30, [sp, #32]
  41a4d0:	add	sp, sp, #0x30
  41a4d4:	ret
  41a4d8:	sub	sp, sp, #0x50
  41a4dc:	stp	x29, x30, [sp, #64]
  41a4e0:	add	x29, sp, #0x40
  41a4e4:	stur	x0, [x29, #-8]
  41a4e8:	stur	w1, [x29, #-12]
  41a4ec:	stur	w2, [x29, #-16]
  41a4f0:	ldur	x8, [x29, #-8]
  41a4f4:	ldrh	w9, [x8, #2]
  41a4f8:	and	w9, w9, #0x1
  41a4fc:	cbz	w9, 41a50c <ferror@plt+0x187bc>
  41a500:	mov	x8, #0x1                   	// #1
  41a504:	stur	x8, [x29, #-24]
  41a508:	b	41a528 <ferror@plt+0x187d8>
  41a50c:	ldur	x8, [x29, #-8]
  41a510:	ldrh	w9, [x8, #2]
  41a514:	mov	x8, #0x4                   	// #4
  41a518:	mov	x10, #0x2                   	// #2
  41a51c:	tst	w9, #0x2
  41a520:	csel	x8, x10, x8, ne  // ne = any
  41a524:	stur	x8, [x29, #-24]
  41a528:	ldur	x8, [x29, #-24]
  41a52c:	cmp	x8, #0x1
  41a530:	str	x8, [sp, #32]
  41a534:	b.eq	41a55c <ferror@plt+0x1880c>  // b.none
  41a538:	b	41a53c <ferror@plt+0x187ec>
  41a53c:	ldr	x8, [sp, #32]
  41a540:	cmp	x8, #0x2
  41a544:	b.eq	41a578 <ferror@plt+0x18828>  // b.none
  41a548:	b	41a54c <ferror@plt+0x187fc>
  41a54c:	ldr	x8, [sp, #32]
  41a550:	cmp	x8, #0x4
  41a554:	b.eq	41a59c <ferror@plt+0x1884c>  // b.none
  41a558:	b	41a5b4 <ferror@plt+0x18864>
  41a55c:	ldur	w8, [x29, #-16]
  41a560:	ldur	x9, [x29, #-8]
  41a564:	ldr	x9, [x9, #16]
  41a568:	ldursw	x10, [x29, #-12]
  41a56c:	add	x9, x9, x10
  41a570:	strb	w8, [x9]
  41a574:	b	41a634 <ferror@plt+0x188e4>
  41a578:	ldur	w8, [x29, #-16]
  41a57c:	ldur	x9, [x29, #-8]
  41a580:	ldr	x9, [x9, #16]
  41a584:	ldursw	x10, [x29, #-12]
  41a588:	mov	x11, #0x2                   	// #2
  41a58c:	mul	x10, x11, x10
  41a590:	add	x9, x9, x10
  41a594:	strh	w8, [x9]
  41a598:	b	41a634 <ferror@plt+0x188e4>
  41a59c:	ldur	w8, [x29, #-16]
  41a5a0:	ldur	x9, [x29, #-8]
  41a5a4:	ldr	x9, [x9, #16]
  41a5a8:	ldursw	x10, [x29, #-12]
  41a5ac:	str	w8, [x9, x10, lsl #2]
  41a5b0:	b	41a634 <ferror@plt+0x188e4>
  41a5b4:	adrp	x8, 462000 <ferror@plt+0x602b0>
  41a5b8:	add	x8, x8, #0xd00
  41a5bc:	ldr	x0, [x8]
  41a5c0:	adrp	x8, 42c000 <ferror@plt+0x2a2b0>
  41a5c4:	add	x8, x8, #0x64d
  41a5c8:	str	x0, [sp, #24]
  41a5cc:	mov	x0, x8
  41a5d0:	bl	401d10 <gettext@plt>
  41a5d4:	adrp	x8, 45a000 <ferror@plt+0x582b0>
  41a5d8:	add	x8, x8, #0x290
  41a5dc:	ldr	x2, [x8]
  41a5e0:	adrp	x8, 442000 <ferror@plt+0x402b0>
  41a5e4:	add	x8, x8, #0x502
  41a5e8:	str	x0, [sp, #16]
  41a5ec:	mov	x0, x8
  41a5f0:	str	x2, [sp, #8]
  41a5f4:	bl	401d10 <gettext@plt>
  41a5f8:	ldr	x8, [sp, #24]
  41a5fc:	str	x0, [sp]
  41a600:	mov	x0, x8
  41a604:	ldr	x1, [sp, #16]
  41a608:	ldr	x2, [sp, #8]
  41a60c:	adrp	x3, 442000 <ferror@plt+0x402b0>
  41a610:	add	x3, x3, #0x46e
  41a614:	mov	w4, #0x1a2                 	// #418
  41a618:	ldr	x5, [sp]
  41a61c:	bl	401d20 <fprintf@plt>
  41a620:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41a624:	add	x8, x8, #0xae8
  41a628:	mov	x0, x8
  41a62c:	mov	w1, #0x2                   	// #2
  41a630:	bl	401c60 <longjmp@plt>
  41a634:	ldp	x29, x30, [sp, #64]
  41a638:	add	sp, sp, #0x50
  41a63c:	ret
  41a640:	sub	sp, sp, #0x10
  41a644:	str	x0, [sp, #8]
  41a648:	ldr	x8, [sp, #8]
  41a64c:	ldr	w9, [x8, #8]
  41a650:	str	w9, [sp, #4]
  41a654:	ldr	x8, [sp, #8]
  41a658:	ldr	w9, [x8, #4]
  41a65c:	cmp	w9, #0x0
  41a660:	cset	w9, ls  // ls = plast
  41a664:	tbnz	w9, #0, 41a67c <ferror@plt+0x1892c>
  41a668:	ldr	x8, [sp, #8]
  41a66c:	ldr	w9, [x8, #4]
  41a670:	ldr	w10, [sp, #4]
  41a674:	mul	w9, w10, w9
  41a678:	str	w9, [sp, #4]
  41a67c:	ldr	x8, [sp, #8]
  41a680:	ldrh	w9, [x8]
  41a684:	cmp	w9, #0xb
  41a688:	b.ne	41a69c <ferror@plt+0x1894c>  // b.any
  41a68c:	ldr	w8, [sp, #4]
  41a690:	mov	w9, #0x2                   	// #2
  41a694:	mul	w8, w8, w9
  41a698:	str	w8, [sp, #4]
  41a69c:	ldr	w0, [sp, #4]
  41a6a0:	add	sp, sp, #0x10
  41a6a4:	ret
  41a6a8:	stp	x29, x30, [sp, #-32]!
  41a6ac:	str	x28, [sp, #16]
  41a6b0:	mov	x29, sp
  41a6b4:	sub	sp, sp, #0x850
  41a6b8:	mov	w8, #0x64                  	// #100
  41a6bc:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41a6c0:	add	x9, x9, #0x9e0
  41a6c4:	mov	w10, #0xf                   	// #15
  41a6c8:	adrp	x11, 469000 <stdin@@GLIBC_2.17+0x62f0>
  41a6cc:	add	x11, x11, #0xabc
  41a6d0:	stur	x0, [x29, #-8]
  41a6d4:	stur	w1, [x29, #-12]
  41a6d8:	stur	w2, [x29, #-16]
  41a6dc:	stur	w3, [x29, #-20]
  41a6e0:	stur	w4, [x29, #-24]
  41a6e4:	stur	wzr, [x29, #-28]
  41a6e8:	ldur	w12, [x29, #-16]
  41a6ec:	mul	w8, w12, w8
  41a6f0:	ldr	w12, [x9]
  41a6f4:	mul	w10, w12, w10
  41a6f8:	cmp	w8, w10
  41a6fc:	str	x9, [sp, #16]
  41a700:	str	x11, [sp, #8]
  41a704:	b.ge	41a728 <ferror@plt+0x189d8>  // b.tcont
  41a708:	ldur	x0, [x29, #-8]
  41a70c:	ldr	x8, [sp, #16]
  41a710:	ldr	w1, [x8]
  41a714:	ldur	w2, [x29, #-12]
  41a718:	ldur	w4, [x29, #-16]
  41a71c:	mov	w3, #0xffff8002            	// #-32766
  41a720:	bl	41a9d8 <ferror@plt+0x18c88>
  41a724:	b	41a9c8 <ferror@plt+0x18c78>
  41a728:	ldur	w8, [x29, #-24]
  41a72c:	mov	w9, #0x64                  	// #100
  41a730:	mul	w8, w8, w9
  41a734:	ldur	w9, [x29, #-16]
  41a738:	mov	w10, #0x32                  	// #50
  41a73c:	mul	w9, w9, w10
  41a740:	cmp	w8, w9
  41a744:	cset	w8, gt
  41a748:	and	w8, w8, #0x1
  41a74c:	str	w8, [sp, #24]
  41a750:	ldr	x11, [sp, #8]
  41a754:	ldr	w8, [x11]
  41a758:	str	w8, [sp, #36]
  41a75c:	ldur	w8, [x29, #-16]
  41a760:	str	w8, [sp, #40]
  41a764:	ldr	w8, [sp, #24]
  41a768:	cbz	w8, 41a7e8 <ferror@plt+0x18a98>
  41a76c:	ldr	x8, [sp, #8]
  41a770:	ldr	w9, [x8]
  41a774:	str	w9, [sp, #32]
  41a778:	ldr	w8, [sp, #32]
  41a77c:	cbz	w8, 41a7e4 <ferror@plt+0x18a94>
  41a780:	ldrsw	x8, [sp, #32]
  41a784:	adrp	x9, 469000 <stdin@@GLIBC_2.17+0x62f0>
  41a788:	add	x9, x9, #0xed4
  41a78c:	ldr	w10, [x9, x8, lsl #2]
  41a790:	ldur	w11, [x29, #-20]
  41a794:	cmp	w10, w11
  41a798:	b.ne	41a7cc <ferror@plt+0x18a7c>  // b.any
  41a79c:	ldr	w8, [sp, #32]
  41a7a0:	str	w8, [sp, #36]
  41a7a4:	ldur	x0, [x29, #-8]
  41a7a8:	ldr	w1, [sp, #36]
  41a7ac:	ldursw	x9, [x29, #-28]
  41a7b0:	mov	x10, #0x404                 	// #1028
  41a7b4:	mul	x9, x10, x9
  41a7b8:	add	x10, sp, #0x2c
  41a7bc:	add	x2, x10, x9
  41a7c0:	bl	41af2c <ferror@plt+0x191dc>
  41a7c4:	str	w0, [sp, #40]
  41a7c8:	b	41a7e4 <ferror@plt+0x18a94>
  41a7cc:	ldrsw	x8, [sp, #32]
  41a7d0:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41a7d4:	add	x9, x9, #0xa4c
  41a7d8:	ldr	w10, [x9, x8, lsl #2]
  41a7dc:	str	w10, [sp, #32]
  41a7e0:	b	41a778 <ferror@plt+0x18a28>
  41a7e4:	b	41a828 <ferror@plt+0x18ad8>
  41a7e8:	stur	wzr, [x29, #-20]
  41a7ec:	ldr	x8, [sp, #8]
  41a7f0:	ldr	w9, [x8]
  41a7f4:	cbz	w9, 41a828 <ferror@plt+0x18ad8>
  41a7f8:	ldr	x8, [sp, #8]
  41a7fc:	ldr	w9, [x8]
  41a800:	str	w9, [sp, #36]
  41a804:	ldur	x0, [x29, #-8]
  41a808:	ldr	w1, [sp, #36]
  41a80c:	ldursw	x10, [x29, #-28]
  41a810:	mov	x11, #0x404                 	// #1028
  41a814:	mul	x10, x11, x10
  41a818:	add	x11, sp, #0x2c
  41a81c:	add	x2, x11, x10
  41a820:	bl	41af2c <ferror@plt+0x191dc>
  41a824:	str	w0, [sp, #40]
  41a828:	ldr	w8, [sp, #40]
  41a82c:	mov	w9, #0x64                  	// #100
  41a830:	mul	w8, w8, w9
  41a834:	ldur	w9, [x29, #-16]
  41a838:	mov	w10, #0xa                   	// #10
  41a83c:	mul	w9, w9, w10
  41a840:	cmp	w8, w9
  41a844:	b.le	41a8d4 <ferror@plt+0x18b84>
  41a848:	ldr	w8, [sp, #36]
  41a84c:	str	w8, [sp, #32]
  41a850:	ldr	w8, [sp, #32]
  41a854:	cbz	w8, 41a8d4 <ferror@plt+0x18b84>
  41a858:	ldur	x0, [x29, #-8]
  41a85c:	ldr	w1, [sp, #32]
  41a860:	ldur	w8, [x29, #-28]
  41a864:	mov	w9, #0x1                   	// #1
  41a868:	subs	w8, w9, w8
  41a86c:	mov	w2, w8
  41a870:	sxtw	x10, w2
  41a874:	mov	x11, #0x404                 	// #1028
  41a878:	mul	x10, x11, x10
  41a87c:	add	x11, sp, #0x2c
  41a880:	add	x2, x11, x10
  41a884:	bl	41af2c <ferror@plt+0x191dc>
  41a888:	str	w0, [sp, #28]
  41a88c:	ldr	w8, [sp, #28]
  41a890:	ldr	w9, [sp, #40]
  41a894:	cmp	w8, w9
  41a898:	b.ge	41a8bc <ferror@plt+0x18b6c>  // b.tcont
  41a89c:	ldur	w8, [x29, #-28]
  41a8a0:	mov	w9, #0x1                   	// #1
  41a8a4:	subs	w8, w9, w8
  41a8a8:	stur	w8, [x29, #-28]
  41a8ac:	ldr	w8, [sp, #28]
  41a8b0:	str	w8, [sp, #40]
  41a8b4:	ldr	w8, [sp, #32]
  41a8b8:	str	w8, [sp, #36]
  41a8bc:	ldrsw	x8, [sp, #32]
  41a8c0:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41a8c4:	add	x9, x9, #0xa4c
  41a8c8:	ldr	w10, [x9, x8, lsl #2]
  41a8cc:	str	w10, [sp, #32]
  41a8d0:	b	41a850 <ferror@plt+0x18b00>
  41a8d4:	ldr	w8, [sp, #40]
  41a8d8:	mov	w9, #0x64                  	// #100
  41a8dc:	mul	w8, w8, w9
  41a8e0:	ldur	w9, [x29, #-16]
  41a8e4:	mov	w10, #0x32                  	// #50
  41a8e8:	mul	w9, w9, w10
  41a8ec:	cmp	w8, w9
  41a8f0:	b.le	41a958 <ferror@plt+0x18c08>
  41a8f4:	ldur	w8, [x29, #-24]
  41a8f8:	mov	w9, #0x64                  	// #100
  41a8fc:	mul	w8, w8, w9
  41a900:	ldur	w9, [x29, #-16]
  41a904:	mov	w10, #0x3c                  	// #60
  41a908:	mul	w9, w9, w10
  41a90c:	cmp	w8, w9
  41a910:	b.lt	41a928 <ferror@plt+0x18bd8>  // b.tstop
  41a914:	ldur	x0, [x29, #-8]
  41a918:	ldur	w1, [x29, #-12]
  41a91c:	ldur	w2, [x29, #-20]
  41a920:	bl	41b020 <ferror@plt+0x192d0>
  41a924:	b	41a954 <ferror@plt+0x18c04>
  41a928:	ldur	x0, [x29, #-8]
  41a92c:	ldur	w1, [x29, #-12]
  41a930:	ldur	w2, [x29, #-20]
  41a934:	bl	41b248 <ferror@plt+0x194f8>
  41a938:	ldur	x0, [x29, #-8]
  41a93c:	ldr	x8, [sp, #16]
  41a940:	ldr	w1, [x8]
  41a944:	ldur	w2, [x29, #-12]
  41a948:	ldur	w4, [x29, #-16]
  41a94c:	mov	w3, #0xffff8002            	// #-32766
  41a950:	bl	41a9d8 <ferror@plt+0x18c88>
  41a954:	b	41a9c8 <ferror@plt+0x18c78>
  41a958:	ldursw	x8, [x29, #-28]
  41a95c:	mov	x9, #0x404                 	// #1028
  41a960:	mul	x8, x9, x8
  41a964:	add	x9, sp, #0x2c
  41a968:	add	x0, x9, x8
  41a96c:	ldr	x8, [sp, #16]
  41a970:	ldr	w1, [x8]
  41a974:	ldur	w2, [x29, #-12]
  41a978:	ldrsw	x9, [sp, #36]
  41a97c:	adrp	x10, 467000 <stdin@@GLIBC_2.17+0x42f0>
  41a980:	add	x10, x10, #0x9b0
  41a984:	ldr	w3, [x10, x9, lsl #2]
  41a988:	ldr	w4, [sp, #40]
  41a98c:	bl	41a9d8 <ferror@plt+0x18c88>
  41a990:	ldr	w11, [sp, #40]
  41a994:	mov	w12, #0x64                  	// #100
  41a998:	mul	w11, w11, w12
  41a99c:	ldur	w12, [x29, #-16]
  41a9a0:	mov	w13, #0x14                  	// #20
  41a9a4:	mul	w12, w12, w13
  41a9a8:	cmp	w11, w12
  41a9ac:	b.lt	41a9c0 <ferror@plt+0x18c70>  // b.tstop
  41a9b0:	ldur	x0, [x29, #-8]
  41a9b4:	ldur	w1, [x29, #-12]
  41a9b8:	ldur	w2, [x29, #-20]
  41a9bc:	bl	41b248 <ferror@plt+0x194f8>
  41a9c0:	ldr	w0, [sp, #36]
  41a9c4:	bl	41b3d8 <ferror@plt+0x19688>
  41a9c8:	add	sp, sp, #0x850
  41a9cc:	ldr	x28, [sp, #16]
  41a9d0:	ldp	x29, x30, [sp], #32
  41a9d4:	ret
  41a9d8:	sub	sp, sp, #0x80
  41a9dc:	stp	x29, x30, [sp, #112]
  41a9e0:	add	x29, sp, #0x70
  41a9e4:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41a9e8:	add	x8, x8, #0xc24
  41a9ec:	adrp	x9, 468000 <stdin@@GLIBC_2.17+0x52f0>
  41a9f0:	add	x9, x9, #0x2d4
  41a9f4:	adrp	x10, 469000 <stdin@@GLIBC_2.17+0x62f0>
  41a9f8:	add	x10, x10, #0x2ac
  41a9fc:	adrp	x11, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41aa00:	add	x11, x11, #0x1c0
  41aa04:	adrp	x12, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41aa08:	add	x12, x12, #0x9f0
  41aa0c:	stur	x0, [x29, #-8]
  41aa10:	stur	w1, [x29, #-12]
  41aa14:	stur	w2, [x29, #-16]
  41aa18:	stur	w3, [x29, #-20]
  41aa1c:	stur	w4, [x29, #-24]
  41aa20:	ldur	w13, [x29, #-24]
  41aa24:	str	x8, [sp, #56]
  41aa28:	str	x9, [sp, #48]
  41aa2c:	str	x10, [sp, #40]
  41aa30:	str	x11, [sp, #32]
  41aa34:	str	x12, [sp, #24]
  41aa38:	cbnz	w13, 41aa94 <ferror@plt+0x18d44>
  41aa3c:	ldur	w8, [x29, #-20]
  41aa40:	mov	w9, #0xffff8002            	// #-32766
  41aa44:	cmp	w8, w9
  41aa48:	b.ne	41aa64 <ferror@plt+0x18d14>  // b.any
  41aa4c:	ldr	x8, [sp, #32]
  41aa50:	ldr	x9, [x8]
  41aa54:	ldursw	x10, [x29, #-16]
  41aa58:	mov	w11, #0xffff8002            	// #-32766
  41aa5c:	str	w11, [x9, x10, lsl #2]
  41aa60:	b	41aa78 <ferror@plt+0x18d28>
  41aa64:	ldr	x8, [sp, #32]
  41aa68:	ldr	x9, [x8]
  41aa6c:	ldursw	x10, [x29, #-16]
  41aa70:	mov	w11, wzr
  41aa74:	str	w11, [x9, x10, lsl #2]
  41aa78:	ldur	w8, [x29, #-20]
  41aa7c:	adrp	x9, 468000 <stdin@@GLIBC_2.17+0x52f0>
  41aa80:	add	x9, x9, #0x2b0
  41aa84:	ldr	x9, [x9]
  41aa88:	ldursw	x10, [x29, #-16]
  41aa8c:	str	w8, [x9, x10, lsl #2]
  41aa90:	b	41af20 <ferror@plt+0x191d0>
  41aa94:	mov	w8, #0x1                   	// #1
  41aa98:	stur	w8, [x29, #-28]
  41aa9c:	ldur	w8, [x29, #-28]
  41aaa0:	ldur	w9, [x29, #-12]
  41aaa4:	cmp	w8, w9
  41aaa8:	b.gt	41aaf8 <ferror@plt+0x18da8>
  41aaac:	ldur	x8, [x29, #-8]
  41aab0:	ldursw	x9, [x29, #-28]
  41aab4:	ldr	w10, [x8, x9, lsl #2]
  41aab8:	mov	w11, #0xffffffff            	// #-1
  41aabc:	cmp	w10, w11
  41aac0:	b.eq	41aae8 <ferror@plt+0x18d98>  // b.none
  41aac4:	ldur	x8, [x29, #-8]
  41aac8:	ldursw	x9, [x29, #-28]
  41aacc:	ldr	w10, [x8, x9, lsl #2]
  41aad0:	cbnz	w10, 41aae4 <ferror@plt+0x18d94>
  41aad4:	ldur	w8, [x29, #-20]
  41aad8:	mov	w9, #0xffff8002            	// #-32766
  41aadc:	cmp	w8, w9
  41aae0:	b.eq	41aae8 <ferror@plt+0x18d98>  // b.none
  41aae4:	b	41aaf8 <ferror@plt+0x18da8>
  41aae8:	ldur	w8, [x29, #-28]
  41aaec:	add	w8, w8, #0x1
  41aaf0:	stur	w8, [x29, #-28]
  41aaf4:	b	41aa9c <ferror@plt+0x18d4c>
  41aaf8:	ldur	w8, [x29, #-24]
  41aafc:	cmp	w8, #0x1
  41ab00:	b.ne	41ab24 <ferror@plt+0x18dd4>  // b.any
  41ab04:	ldur	w0, [x29, #-16]
  41ab08:	ldur	w1, [x29, #-28]
  41ab0c:	ldur	x8, [x29, #-8]
  41ab10:	ldursw	x9, [x29, #-28]
  41ab14:	ldr	w2, [x8, x9, lsl #2]
  41ab18:	ldur	w3, [x29, #-20]
  41ab1c:	bl	41bcec <ferror@plt+0x19f9c>
  41ab20:	b	41af20 <ferror@plt+0x191d0>
  41ab24:	ldur	w8, [x29, #-12]
  41ab28:	stur	w8, [x29, #-32]
  41ab2c:	ldur	w8, [x29, #-32]
  41ab30:	cmp	w8, #0x0
  41ab34:	cset	w8, le
  41ab38:	tbnz	w8, #0, 41ab88 <ferror@plt+0x18e38>
  41ab3c:	ldur	x8, [x29, #-8]
  41ab40:	ldursw	x9, [x29, #-32]
  41ab44:	ldr	w10, [x8, x9, lsl #2]
  41ab48:	mov	w11, #0xffffffff            	// #-1
  41ab4c:	cmp	w10, w11
  41ab50:	b.eq	41ab78 <ferror@plt+0x18e28>  // b.none
  41ab54:	ldur	x8, [x29, #-8]
  41ab58:	ldursw	x9, [x29, #-32]
  41ab5c:	ldr	w10, [x8, x9, lsl #2]
  41ab60:	cbnz	w10, 41ab74 <ferror@plt+0x18e24>
  41ab64:	ldur	w8, [x29, #-20]
  41ab68:	mov	w9, #0xffff8002            	// #-32766
  41ab6c:	cmp	w8, w9
  41ab70:	b.eq	41ab78 <ferror@plt+0x18e28>  // b.none
  41ab74:	b	41ab88 <ferror@plt+0x18e38>
  41ab78:	ldur	w8, [x29, #-32]
  41ab7c:	subs	w8, w8, #0x1
  41ab80:	stur	w8, [x29, #-32]
  41ab84:	b	41ab2c <ferror@plt+0x18ddc>
  41ab88:	ldur	w8, [x29, #-24]
  41ab8c:	mov	w9, #0x64                  	// #100
  41ab90:	mul	w8, w8, w9
  41ab94:	ldur	w9, [x29, #-12]
  41ab98:	mov	w10, #0xf                   	// #15
  41ab9c:	mul	w9, w9, w10
  41aba0:	cmp	w8, w9
  41aba4:	b.gt	41ad4c <ferror@plt+0x18ffc>
  41aba8:	ldr	x8, [sp, #48]
  41abac:	ldr	w9, [x8]
  41abb0:	stur	w9, [x29, #-40]
  41abb4:	ldur	w8, [x29, #-40]
  41abb8:	ldur	w9, [x29, #-28]
  41abbc:	cmp	w8, w9
  41abc0:	b.ge	41abf8 <ferror@plt+0x18ea8>  // b.tcont
  41abc4:	ldur	w8, [x29, #-40]
  41abc8:	add	w8, w8, #0x1
  41abcc:	stur	w8, [x29, #-40]
  41abd0:	ldr	x8, [sp, #24]
  41abd4:	ldr	x9, [x8]
  41abd8:	ldursw	x10, [x29, #-40]
  41abdc:	ldr	w11, [x9, x10, lsl #2]
  41abe0:	cbz	w11, 41abf4 <ferror@plt+0x18ea4>
  41abe4:	ldur	w8, [x29, #-40]
  41abe8:	add	w8, w8, #0x1
  41abec:	stur	w8, [x29, #-40]
  41abf0:	b	41abd0 <ferror@plt+0x18e80>
  41abf4:	b	41abb4 <ferror@plt+0x18e64>
  41abf8:	ldur	w8, [x29, #-40]
  41abfc:	ldur	w9, [x29, #-32]
  41ac00:	add	w8, w8, w9
  41ac04:	ldur	w9, [x29, #-28]
  41ac08:	subs	w8, w8, w9
  41ac0c:	add	w8, w8, #0x1
  41ac10:	ldr	x10, [sp, #40]
  41ac14:	ldr	w9, [x10]
  41ac18:	cmp	w8, w9
  41ac1c:	b.lt	41ac28 <ferror@plt+0x18ed8>  // b.tstop
  41ac20:	bl	41b70c <ferror@plt+0x199bc>
  41ac24:	b	41abf8 <ferror@plt+0x18ea8>
  41ac28:	ldur	w8, [x29, #-28]
  41ac2c:	stur	w8, [x29, #-36]
  41ac30:	ldur	w8, [x29, #-36]
  41ac34:	ldur	w9, [x29, #-32]
  41ac38:	cmp	w8, w9
  41ac3c:	b.gt	41ad48 <ferror@plt+0x18ff8>
  41ac40:	ldur	x8, [x29, #-8]
  41ac44:	ldursw	x9, [x29, #-36]
  41ac48:	ldr	w10, [x8, x9, lsl #2]
  41ac4c:	mov	w11, #0xffffffff            	// #-1
  41ac50:	cmp	w10, w11
  41ac54:	b.eq	41ad38 <ferror@plt+0x18fe8>  // b.none
  41ac58:	ldur	x8, [x29, #-8]
  41ac5c:	ldursw	x9, [x29, #-36]
  41ac60:	ldr	w10, [x8, x9, lsl #2]
  41ac64:	cbnz	w10, 41ac78 <ferror@plt+0x18f28>
  41ac68:	ldur	w8, [x29, #-20]
  41ac6c:	mov	w9, #0xffff8002            	// #-32766
  41ac70:	cmp	w8, w9
  41ac74:	b.eq	41ad38 <ferror@plt+0x18fe8>  // b.none
  41ac78:	ldr	x8, [sp, #24]
  41ac7c:	ldr	x9, [x8]
  41ac80:	ldur	w10, [x29, #-40]
  41ac84:	ldur	w11, [x29, #-36]
  41ac88:	add	w10, w10, w11
  41ac8c:	ldur	w11, [x29, #-28]
  41ac90:	subs	w10, w10, w11
  41ac94:	ldr	w10, [x9, w10, sxtw #2]
  41ac98:	cbz	w10, 41ad38 <ferror@plt+0x18fe8>
  41ac9c:	ldur	w8, [x29, #-40]
  41aca0:	add	w8, w8, #0x1
  41aca4:	stur	w8, [x29, #-40]
  41aca8:	ldur	w8, [x29, #-40]
  41acac:	ldr	x9, [sp, #40]
  41acb0:	ldr	w10, [x9]
  41acb4:	mov	w11, #0x0                   	// #0
  41acb8:	cmp	w8, w10
  41acbc:	str	w11, [sp, #20]
  41acc0:	b.ge	41ace0 <ferror@plt+0x18f90>  // b.tcont
  41acc4:	ldr	x8, [sp, #24]
  41acc8:	ldr	x9, [x8]
  41accc:	ldursw	x10, [x29, #-40]
  41acd0:	ldr	w11, [x9, x10, lsl #2]
  41acd4:	cmp	w11, #0x0
  41acd8:	cset	w11, ne  // ne = any
  41acdc:	str	w11, [sp, #20]
  41ace0:	ldr	w8, [sp, #20]
  41ace4:	tbnz	w8, #0, 41acec <ferror@plt+0x18f9c>
  41ace8:	b	41acfc <ferror@plt+0x18fac>
  41acec:	ldur	w8, [x29, #-40]
  41acf0:	add	w8, w8, #0x1
  41acf4:	stur	w8, [x29, #-40]
  41acf8:	b	41aca8 <ferror@plt+0x18f58>
  41acfc:	ldur	w8, [x29, #-40]
  41ad00:	ldur	w9, [x29, #-32]
  41ad04:	add	w8, w8, w9
  41ad08:	ldur	w9, [x29, #-28]
  41ad0c:	subs	w8, w8, w9
  41ad10:	add	w8, w8, #0x1
  41ad14:	ldr	x10, [sp, #40]
  41ad18:	ldr	w9, [x10]
  41ad1c:	cmp	w8, w9
  41ad20:	b.lt	41ad2c <ferror@plt+0x18fdc>  // b.tstop
  41ad24:	bl	41b70c <ferror@plt+0x199bc>
  41ad28:	b	41acfc <ferror@plt+0x18fac>
  41ad2c:	ldur	w8, [x29, #-28]
  41ad30:	subs	w8, w8, #0x1
  41ad34:	stur	w8, [x29, #-36]
  41ad38:	ldur	w8, [x29, #-36]
  41ad3c:	add	w8, w8, #0x1
  41ad40:	stur	w8, [x29, #-36]
  41ad44:	b	41ac30 <ferror@plt+0x18ee0>
  41ad48:	b	41ad88 <ferror@plt+0x19038>
  41ad4c:	ldr	x8, [sp, #56]
  41ad50:	ldr	w9, [x8]
  41ad54:	add	w9, w9, #0x1
  41ad58:	ldur	w10, [x29, #-28]
  41ad5c:	cmp	w9, w10
  41ad60:	b.le	41ad78 <ferror@plt+0x19028>
  41ad64:	ldr	x8, [sp, #56]
  41ad68:	ldr	w9, [x8]
  41ad6c:	add	w9, w9, #0x1
  41ad70:	str	w9, [sp, #16]
  41ad74:	b	41ad80 <ferror@plt+0x19030>
  41ad78:	ldur	w8, [x29, #-28]
  41ad7c:	str	w8, [sp, #16]
  41ad80:	ldr	w8, [sp, #16]
  41ad84:	stur	w8, [x29, #-40]
  41ad88:	ldur	w8, [x29, #-40]
  41ad8c:	ldur	w9, [x29, #-28]
  41ad90:	subs	w8, w8, w9
  41ad94:	stur	w8, [x29, #-44]
  41ad98:	ldur	w8, [x29, #-44]
  41ad9c:	ldur	w9, [x29, #-32]
  41ada0:	add	w8, w8, w9
  41ada4:	stur	w8, [x29, #-48]
  41ada8:	ldur	w8, [x29, #-48]
  41adac:	add	w8, w8, #0x1
  41adb0:	ldr	x9, [sp, #40]
  41adb4:	ldr	w10, [x9]
  41adb8:	cmp	w8, w10
  41adbc:	b.lt	41adc8 <ferror@plt+0x19078>  // b.tstop
  41adc0:	bl	41b70c <ferror@plt+0x199bc>
  41adc4:	b	41ada8 <ferror@plt+0x19058>
  41adc8:	ldur	w8, [x29, #-44]
  41adcc:	ldr	x9, [sp, #32]
  41add0:	ldr	x10, [x9]
  41add4:	ldursw	x11, [x29, #-16]
  41add8:	str	w8, [x10, x11, lsl #2]
  41addc:	ldur	w8, [x29, #-20]
  41ade0:	adrp	x10, 468000 <stdin@@GLIBC_2.17+0x52f0>
  41ade4:	add	x10, x10, #0x2b0
  41ade8:	ldr	x10, [x10]
  41adec:	ldursw	x11, [x29, #-16]
  41adf0:	str	w8, [x10, x11, lsl #2]
  41adf4:	ldur	w8, [x29, #-28]
  41adf8:	stur	w8, [x29, #-36]
  41adfc:	ldur	w8, [x29, #-36]
  41ae00:	ldur	w9, [x29, #-32]
  41ae04:	cmp	w8, w9
  41ae08:	b.gt	41ae98 <ferror@plt+0x19148>
  41ae0c:	ldur	x8, [x29, #-8]
  41ae10:	ldursw	x9, [x29, #-36]
  41ae14:	ldr	w10, [x8, x9, lsl #2]
  41ae18:	mov	w11, #0xffffffff            	// #-1
  41ae1c:	cmp	w10, w11
  41ae20:	b.eq	41ae88 <ferror@plt+0x19138>  // b.none
  41ae24:	ldur	x8, [x29, #-8]
  41ae28:	ldursw	x9, [x29, #-36]
  41ae2c:	ldr	w10, [x8, x9, lsl #2]
  41ae30:	cbnz	w10, 41ae44 <ferror@plt+0x190f4>
  41ae34:	ldur	w8, [x29, #-20]
  41ae38:	mov	w9, #0xffff8002            	// #-32766
  41ae3c:	cmp	w8, w9
  41ae40:	b.eq	41ae88 <ferror@plt+0x19138>  // b.none
  41ae44:	ldur	x8, [x29, #-8]
  41ae48:	ldursw	x9, [x29, #-36]
  41ae4c:	ldr	w10, [x8, x9, lsl #2]
  41ae50:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  41ae54:	add	x8, x8, #0xfa8
  41ae58:	ldr	x8, [x8]
  41ae5c:	ldur	w11, [x29, #-44]
  41ae60:	ldur	w12, [x29, #-36]
  41ae64:	add	w11, w11, w12
  41ae68:	str	w10, [x8, w11, sxtw #2]
  41ae6c:	ldur	w10, [x29, #-16]
  41ae70:	ldr	x8, [sp, #24]
  41ae74:	ldr	x9, [x8]
  41ae78:	ldur	w11, [x29, #-44]
  41ae7c:	ldur	w12, [x29, #-36]
  41ae80:	add	w11, w11, w12
  41ae84:	str	w10, [x9, w11, sxtw #2]
  41ae88:	ldur	w8, [x29, #-36]
  41ae8c:	add	w8, w8, #0x1
  41ae90:	stur	w8, [x29, #-36]
  41ae94:	b	41adfc <ferror@plt+0x190ac>
  41ae98:	ldur	w8, [x29, #-40]
  41ae9c:	ldr	x9, [sp, #48]
  41aea0:	ldr	w10, [x9]
  41aea4:	cmp	w8, w10
  41aea8:	b.ne	41aee8 <ferror@plt+0x19198>  // b.any
  41aeac:	ldr	x8, [sp, #48]
  41aeb0:	ldr	w9, [x8]
  41aeb4:	add	w9, w9, #0x1
  41aeb8:	str	w9, [x8]
  41aebc:	ldr	x8, [sp, #24]
  41aec0:	ldr	x9, [x8]
  41aec4:	ldr	x10, [sp, #48]
  41aec8:	ldrsw	x11, [x10]
  41aecc:	ldr	w12, [x9, x11, lsl #2]
  41aed0:	cbz	w12, 41aee8 <ferror@plt+0x19198>
  41aed4:	ldr	x8, [sp, #48]
  41aed8:	ldr	w9, [x8]
  41aedc:	add	w9, w9, #0x1
  41aee0:	str	w9, [x8]
  41aee4:	b	41aebc <ferror@plt+0x1916c>
  41aee8:	ldr	x8, [sp, #56]
  41aeec:	ldr	w9, [x8]
  41aef0:	ldur	w10, [x29, #-48]
  41aef4:	cmp	w9, w10
  41aef8:	b.le	41af0c <ferror@plt+0x191bc>
  41aefc:	ldr	x8, [sp, #56]
  41af00:	ldr	w9, [x8]
  41af04:	str	w9, [sp, #12]
  41af08:	b	41af14 <ferror@plt+0x191c4>
  41af0c:	ldur	w8, [x29, #-48]
  41af10:	str	w8, [sp, #12]
  41af14:	ldr	w8, [sp, #12]
  41af18:	ldr	x9, [sp, #56]
  41af1c:	str	w8, [x9]
  41af20:	ldp	x29, x30, [sp, #112]
  41af24:	add	sp, sp, #0x80
  41af28:	ret
  41af2c:	sub	sp, sp, #0x40
  41af30:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41af34:	add	x8, x8, #0x9e0
  41af38:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41af3c:	add	x9, x9, #0xb30
  41af40:	str	x0, [sp, #56]
  41af44:	str	w1, [sp, #52]
  41af48:	str	x2, [sp, #40]
  41af4c:	ldr	x10, [sp, #56]
  41af50:	str	x10, [sp, #24]
  41af54:	ldr	x10, [sp, #40]
  41af58:	str	x10, [sp, #16]
  41af5c:	str	wzr, [sp, #4]
  41af60:	ldr	w11, [x8]
  41af64:	ldr	w12, [sp, #52]
  41af68:	subs	w12, w12, #0x1
  41af6c:	mul	w11, w11, w12
  41af70:	mov	w0, w11
  41af74:	sxtw	x10, w0
  41af78:	mov	x13, #0x4                   	// #4
  41af7c:	mul	x10, x13, x10
  41af80:	add	x9, x9, x10
  41af84:	str	x9, [sp, #8]
  41af88:	ldr	w11, [x8]
  41af8c:	str	w11, [sp, #36]
  41af90:	ldr	w8, [sp, #36]
  41af94:	cmp	w8, #0x0
  41af98:	cset	w8, le
  41af9c:	tbnz	w8, #0, 41b014 <ferror@plt+0x192c4>
  41afa0:	ldr	x8, [sp, #8]
  41afa4:	add	x9, x8, #0x4
  41afa8:	str	x9, [sp, #8]
  41afac:	ldr	w10, [x8, #4]
  41afb0:	ldr	x8, [sp, #24]
  41afb4:	add	x9, x8, #0x4
  41afb8:	str	x9, [sp, #24]
  41afbc:	ldr	w11, [x8, #4]
  41afc0:	cmp	w10, w11
  41afc4:	b.ne	41afe0 <ferror@plt+0x19290>  // b.any
  41afc8:	ldr	x8, [sp, #16]
  41afcc:	add	x9, x8, #0x4
  41afd0:	str	x9, [sp, #16]
  41afd4:	mov	w10, #0xffffffff            	// #-1
  41afd8:	str	w10, [x8, #4]
  41afdc:	b	41b004 <ferror@plt+0x192b4>
  41afe0:	ldr	x8, [sp, #24]
  41afe4:	ldr	w9, [x8]
  41afe8:	ldr	x8, [sp, #16]
  41afec:	add	x10, x8, #0x4
  41aff0:	str	x10, [sp, #16]
  41aff4:	str	w9, [x8, #4]
  41aff8:	ldr	w9, [sp, #4]
  41affc:	add	w9, w9, #0x1
  41b000:	str	w9, [sp, #4]
  41b004:	ldr	w8, [sp, #36]
  41b008:	subs	w8, w8, #0x1
  41b00c:	str	w8, [sp, #36]
  41b010:	b	41af90 <ferror@plt+0x19240>
  41b014:	ldr	w0, [sp, #4]
  41b018:	add	sp, sp, #0x40
  41b01c:	ret
  41b020:	stp	x29, x30, [sp, #-32]!
  41b024:	str	x28, [sp, #16]
  41b028:	mov	x29, sp
  41b02c:	sub	sp, sp, #0x560
  41b030:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41b034:	add	x8, x8, #0xac4
  41b038:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41b03c:	add	x9, x9, #0x9e0
  41b040:	adrp	x10, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41b044:	add	x10, x10, #0xae0
  41b048:	adrp	x11, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41b04c:	add	x11, x11, #0xa98
  41b050:	stur	x0, [x29, #-8]
  41b054:	stur	w1, [x29, #-12]
  41b058:	stur	w2, [x29, #-16]
  41b05c:	ldr	w12, [x8]
  41b060:	add	w12, w12, #0x1
  41b064:	str	w12, [x8]
  41b068:	str	wzr, [sp, #56]
  41b06c:	ldr	w12, [x8]
  41b070:	ldr	w13, [x9]
  41b074:	mul	w12, w12, w13
  41b078:	stur	w12, [x29, #-28]
  41b07c:	ldur	w12, [x29, #-28]
  41b080:	ldr	w13, [x9]
  41b084:	add	w12, w12, w13
  41b088:	ldr	w13, [x10]
  41b08c:	cmp	w12, w13
  41b090:	str	x8, [sp, #48]
  41b094:	str	x9, [sp, #40]
  41b098:	str	x10, [sp, #32]
  41b09c:	str	x11, [sp, #24]
  41b0a0:	b.lt	41b0e4 <ferror@plt+0x19394>  // b.tstop
  41b0a4:	ldr	x8, [sp, #32]
  41b0a8:	ldr	w9, [x8]
  41b0ac:	add	w9, w9, #0x9c4
  41b0b0:	str	w9, [x8]
  41b0b4:	adrp	x10, 469000 <stdin@@GLIBC_2.17+0x62f0>
  41b0b8:	add	x10, x10, #0xfb0
  41b0bc:	ldr	w9, [x10]
  41b0c0:	add	w9, w9, #0x1
  41b0c4:	str	w9, [x10]
  41b0c8:	ldr	x10, [sp, #24]
  41b0cc:	ldr	x0, [x10]
  41b0d0:	ldr	w1, [x8]
  41b0d4:	mov	x2, #0x4                   	// #4
  41b0d8:	bl	410138 <ferror@plt+0xe3e8>
  41b0dc:	ldr	x8, [sp, #24]
  41b0e0:	str	x0, [x8]
  41b0e4:	mov	w8, #0x1                   	// #1
  41b0e8:	stur	w8, [x29, #-20]
  41b0ec:	ldur	w8, [x29, #-20]
  41b0f0:	ldr	x9, [sp, #40]
  41b0f4:	ldr	w10, [x9]
  41b0f8:	cmp	w8, w10
  41b0fc:	b.gt	41b17c <ferror@plt+0x1942c>
  41b100:	ldur	x8, [x29, #-8]
  41b104:	ldursw	x9, [x29, #-20]
  41b108:	ldr	w10, [x8, x9, lsl #2]
  41b10c:	cbnz	w10, 41b130 <ferror@plt+0x193e0>
  41b110:	ldr	x8, [sp, #24]
  41b114:	ldr	x9, [x8]
  41b118:	ldur	w10, [x29, #-28]
  41b11c:	ldur	w11, [x29, #-20]
  41b120:	add	w10, w10, w11
  41b124:	mov	w11, wzr
  41b128:	str	w11, [x9, w10, sxtw #2]
  41b12c:	b	41b16c <ferror@plt+0x1941c>
  41b130:	ldur	w8, [x29, #-20]
  41b134:	ldrsw	x9, [sp, #56]
  41b138:	mov	w10, w9
  41b13c:	add	w10, w10, #0x1
  41b140:	str	w10, [sp, #56]
  41b144:	add	x11, sp, #0x3f
  41b148:	add	x9, x11, x9
  41b14c:	strb	w8, [x9]
  41b150:	ldur	w8, [x29, #-16]
  41b154:	ldr	x9, [sp, #24]
  41b158:	ldr	x11, [x9]
  41b15c:	ldur	w10, [x29, #-28]
  41b160:	ldur	w12, [x29, #-20]
  41b164:	add	w10, w10, w12
  41b168:	str	w8, [x11, w10, sxtw #2]
  41b16c:	ldur	w8, [x29, #-20]
  41b170:	add	w8, w8, #0x1
  41b174:	stur	w8, [x29, #-20]
  41b178:	b	41b0ec <ferror@plt+0x1939c>
  41b17c:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  41b180:	add	x8, x8, #0x588
  41b184:	ldr	w9, [x8]
  41b188:	cbz	w9, 41b1b8 <ferror@plt+0x19468>
  41b18c:	ldr	w1, [sp, #56]
  41b190:	ldr	x8, [sp, #40]
  41b194:	ldr	w4, [x8]
  41b198:	add	x0, sp, #0x3f
  41b19c:	adrp	x2, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41b1a0:	add	x2, x2, #0xd64
  41b1a4:	adrp	x3, 467000 <stdin@@GLIBC_2.17+0x42f0>
  41b1a8:	add	x3, x3, #0x16c
  41b1ac:	mov	w9, wzr
  41b1b0:	mov	w5, w9
  41b1b4:	bl	405a04 <ferror@plt+0x3cb4>
  41b1b8:	ldr	x8, [sp, #24]
  41b1bc:	ldr	x9, [x8]
  41b1c0:	ldursw	x10, [x29, #-28]
  41b1c4:	mov	x11, #0x4                   	// #4
  41b1c8:	mul	x10, x11, x10
  41b1cc:	add	x0, x9, x10
  41b1d0:	ldr	x9, [sp, #48]
  41b1d4:	ldr	w12, [x9]
  41b1d8:	mov	w13, wzr
  41b1dc:	subs	w1, w13, w12
  41b1e0:	ldur	w2, [x29, #-16]
  41b1e4:	str	w13, [sp, #20]
  41b1e8:	bl	41b248 <ferror@plt+0x194f8>
  41b1ec:	ldur	x0, [x29, #-8]
  41b1f0:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  41b1f4:	add	x8, x8, #0xabc
  41b1f8:	ldr	w1, [x8]
  41b1fc:	add	x8, sp, #0x140
  41b200:	mov	x2, x8
  41b204:	str	x8, [sp, #8]
  41b208:	bl	41af2c <ferror@plt+0x191dc>
  41b20c:	stur	w0, [x29, #-24]
  41b210:	ldr	x8, [sp, #40]
  41b214:	ldr	w1, [x8]
  41b218:	ldur	w2, [x29, #-12]
  41b21c:	ldr	x9, [sp, #48]
  41b220:	ldr	w12, [x9]
  41b224:	ldr	w13, [sp, #20]
  41b228:	subs	w3, w13, w12
  41b22c:	ldur	w4, [x29, #-24]
  41b230:	ldr	x0, [sp, #8]
  41b234:	bl	41a9d8 <ferror@plt+0x18c88>
  41b238:	add	sp, sp, #0x560
  41b23c:	ldr	x28, [sp, #16]
  41b240:	ldp	x29, x30, [sp], #32
  41b244:	ret
  41b248:	sub	sp, sp, #0x40
  41b24c:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41b250:	add	x8, x8, #0xc80
  41b254:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41b258:	add	x9, x9, #0x9e0
  41b25c:	adrp	x10, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41b260:	add	x10, x10, #0xa8c
  41b264:	adrp	x11, 469000 <stdin@@GLIBC_2.17+0x62f0>
  41b268:	add	x11, x11, #0xabc
  41b26c:	str	x0, [sp, #56]
  41b270:	str	w1, [sp, #52]
  41b274:	str	w2, [sp, #48]
  41b278:	ldr	w12, [x8]
  41b27c:	add	w12, w12, #0x1
  41b280:	str	w12, [x8]
  41b284:	cmp	w12, #0x32
  41b288:	str	x8, [sp, #24]
  41b28c:	str	x9, [sp, #16]
  41b290:	str	x10, [sp, #8]
  41b294:	str	x11, [sp]
  41b298:	b.ge	41b2b8 <ferror@plt+0x19568>  // b.tcont
  41b29c:	ldr	x8, [sp, #16]
  41b2a0:	ldr	w9, [x8]
  41b2a4:	ldr	x10, [sp, #24]
  41b2a8:	ldr	w11, [x10]
  41b2ac:	mul	w9, w9, w11
  41b2b0:	cmp	w9, #0x7d0
  41b2b4:	b.lt	41b2f0 <ferror@plt+0x195a0>  // b.tstop
  41b2b8:	ldr	x8, [sp, #8]
  41b2bc:	ldr	w9, [x8]
  41b2c0:	str	w9, [sp, #40]
  41b2c4:	ldrsw	x10, [x8]
  41b2c8:	adrp	x11, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41b2cc:	add	x11, x11, #0xc8c
  41b2d0:	ldr	w9, [x11, x10, lsl #2]
  41b2d4:	str	w9, [x8]
  41b2d8:	ldrsw	x10, [x8]
  41b2dc:	adrp	x11, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41b2e0:	add	x11, x11, #0xa4c
  41b2e4:	mov	w9, wzr
  41b2e8:	str	w9, [x11, x10, lsl #2]
  41b2ec:	b	41b2fc <ferror@plt+0x195ac>
  41b2f0:	ldr	x8, [sp, #24]
  41b2f4:	ldr	w9, [x8]
  41b2f8:	str	w9, [sp, #40]
  41b2fc:	ldr	x8, [sp]
  41b300:	ldr	w9, [x8]
  41b304:	ldrsw	x10, [sp, #40]
  41b308:	adrp	x11, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41b30c:	add	x11, x11, #0xa4c
  41b310:	str	w9, [x11, x10, lsl #2]
  41b314:	ldr	w9, [x8]
  41b318:	cbz	w9, 41b334 <ferror@plt+0x195e4>
  41b31c:	ldr	w8, [sp, #40]
  41b320:	ldr	x9, [sp]
  41b324:	ldrsw	x10, [x9]
  41b328:	adrp	x11, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41b32c:	add	x11, x11, #0xc8c
  41b330:	str	w8, [x11, x10, lsl #2]
  41b334:	ldr	w8, [sp, #40]
  41b338:	ldr	x9, [sp]
  41b33c:	str	w8, [x9]
  41b340:	ldr	w8, [sp, #52]
  41b344:	ldrsw	x10, [sp, #40]
  41b348:	adrp	x11, 467000 <stdin@@GLIBC_2.17+0x42f0>
  41b34c:	add	x11, x11, #0x9b0
  41b350:	str	w8, [x11, x10, lsl #2]
  41b354:	ldr	w8, [sp, #48]
  41b358:	ldrsw	x10, [sp, #40]
  41b35c:	adrp	x11, 469000 <stdin@@GLIBC_2.17+0x62f0>
  41b360:	add	x11, x11, #0xed4
  41b364:	str	w8, [x11, x10, lsl #2]
  41b368:	ldr	x10, [sp, #16]
  41b36c:	ldr	w8, [x10]
  41b370:	ldr	w12, [sp, #40]
  41b374:	mov	w13, #0x1                   	// #1
  41b378:	subs	w12, w12, #0x1
  41b37c:	mul	w8, w8, w12
  41b380:	str	w8, [sp, #36]
  41b384:	str	w13, [sp, #44]
  41b388:	ldr	w8, [sp, #44]
  41b38c:	ldr	x9, [sp, #16]
  41b390:	ldr	w10, [x9]
  41b394:	cmp	w8, w10
  41b398:	b.gt	41b3d0 <ferror@plt+0x19680>
  41b39c:	ldr	x8, [sp, #56]
  41b3a0:	ldrsw	x9, [sp, #44]
  41b3a4:	ldr	w10, [x8, x9, lsl #2]
  41b3a8:	ldr	w11, [sp, #36]
  41b3ac:	ldr	w12, [sp, #44]
  41b3b0:	add	w11, w11, w12
  41b3b4:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41b3b8:	add	x8, x8, #0xb30
  41b3bc:	str	w10, [x8, w11, sxtw #2]
  41b3c0:	ldr	w8, [sp, #44]
  41b3c4:	add	w8, w8, #0x1
  41b3c8:	str	w8, [sp, #44]
  41b3cc:	b	41b388 <ferror@plt+0x19638>
  41b3d0:	add	sp, sp, #0x40
  41b3d4:	ret
  41b3d8:	sub	sp, sp, #0x30
  41b3dc:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  41b3e0:	add	x8, x8, #0xabc
  41b3e4:	adrp	x9, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41b3e8:	add	x9, x9, #0xa8c
  41b3ec:	adrp	x10, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41b3f0:	add	x10, x10, #0xc8c
  41b3f4:	adrp	x11, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41b3f8:	add	x11, x11, #0xa4c
  41b3fc:	str	w0, [sp, #44]
  41b400:	ldr	w12, [x8]
  41b404:	ldr	w13, [sp, #44]
  41b408:	cmp	w12, w13
  41b40c:	str	x8, [sp, #32]
  41b410:	str	x9, [sp, #24]
  41b414:	str	x10, [sp, #16]
  41b418:	str	x11, [sp, #8]
  41b41c:	b.eq	41b4c4 <ferror@plt+0x19774>  // b.none
  41b420:	ldr	w8, [sp, #44]
  41b424:	ldr	x9, [sp, #24]
  41b428:	ldr	w10, [x9]
  41b42c:	cmp	w8, w10
  41b430:	b.ne	41b448 <ferror@plt+0x196f8>  // b.any
  41b434:	ldr	x8, [sp, #24]
  41b438:	ldrsw	x9, [x8]
  41b43c:	ldr	x10, [sp, #16]
  41b440:	ldr	w11, [x10, x9, lsl #2]
  41b444:	str	w11, [x8]
  41b448:	ldrsw	x8, [sp, #44]
  41b44c:	ldr	x9, [sp, #8]
  41b450:	ldr	w10, [x9, x8, lsl #2]
  41b454:	ldrsw	x8, [sp, #44]
  41b458:	ldr	x11, [sp, #16]
  41b45c:	ldrsw	x8, [x11, x8, lsl #2]
  41b460:	str	w10, [x9, x8, lsl #2]
  41b464:	ldrsw	x8, [sp, #44]
  41b468:	ldr	w10, [x9, x8, lsl #2]
  41b46c:	cbz	w10, 41b48c <ferror@plt+0x1973c>
  41b470:	ldrsw	x8, [sp, #44]
  41b474:	ldr	x9, [sp, #16]
  41b478:	ldr	w10, [x9, x8, lsl #2]
  41b47c:	ldrsw	x8, [sp, #44]
  41b480:	ldr	x11, [sp, #8]
  41b484:	ldrsw	x8, [x11, x8, lsl #2]
  41b488:	str	w10, [x9, x8, lsl #2]
  41b48c:	ldrsw	x8, [sp, #44]
  41b490:	mov	w9, wzr
  41b494:	ldr	x10, [sp, #16]
  41b498:	str	w9, [x10, x8, lsl #2]
  41b49c:	ldr	x8, [sp, #32]
  41b4a0:	ldr	w9, [x8]
  41b4a4:	ldrsw	x11, [sp, #44]
  41b4a8:	ldr	x12, [sp, #8]
  41b4ac:	str	w9, [x12, x11, lsl #2]
  41b4b0:	ldr	w9, [sp, #44]
  41b4b4:	ldrsw	x11, [x8]
  41b4b8:	str	w9, [x10, x11, lsl #2]
  41b4bc:	ldr	w9, [sp, #44]
  41b4c0:	str	w9, [x8]
  41b4c4:	add	sp, sp, #0x30
  41b4c8:	ret
  41b4cc:	stp	x29, x30, [sp, #-32]!
  41b4d0:	str	x28, [sp, #16]
  41b4d4:	mov	x29, sp
  41b4d8:	sub	sp, sp, #0x440
  41b4dc:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41b4e0:	add	x8, x8, #0xac4
  41b4e4:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41b4e8:	add	x9, x9, #0x9e0
  41b4ec:	adrp	x10, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41b4f0:	add	x10, x10, #0xc24
  41b4f4:	adrp	x11, 468000 <stdin@@GLIBC_2.17+0x52f0>
  41b4f8:	add	x11, x11, #0xab4
  41b4fc:	adrp	x12, 467000 <stdin@@GLIBC_2.17+0x42f0>
  41b500:	add	x12, x12, #0x588
  41b504:	adrp	x13, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41b508:	add	x13, x13, #0xa08
  41b50c:	adrp	x14, 467000 <stdin@@GLIBC_2.17+0x42f0>
  41b510:	add	x14, x14, #0x16c
  41b514:	add	x15, sp, #0x3c
  41b518:	str	x15, [sp, #48]
  41b51c:	ldr	w16, [x8]
  41b520:	ldr	w17, [x9]
  41b524:	mul	w16, w16, w17
  41b528:	ldr	w17, [x10]
  41b52c:	add	w16, w16, w17
  41b530:	str	w16, [x11]
  41b534:	ldr	w16, [x12]
  41b538:	str	x8, [sp, #24]
  41b53c:	str	x9, [sp, #16]
  41b540:	str	x13, [sp, #8]
  41b544:	str	x14, [sp]
  41b548:	cbz	w16, 41b570 <ferror@plt+0x19820>
  41b54c:	ldr	x8, [sp, #16]
  41b550:	ldr	w2, [x8]
  41b554:	adrp	x0, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41b558:	add	x0, x0, #0xd64
  41b55c:	ldr	x1, [sp]
  41b560:	bl	405950 <ferror@plt+0x3c00>
  41b564:	ldr	x8, [sp, #8]
  41b568:	str	w0, [x8]
  41b56c:	b	41b580 <ferror@plt+0x19830>
  41b570:	ldr	x8, [sp, #16]
  41b574:	ldr	w9, [x8]
  41b578:	ldr	x10, [sp, #8]
  41b57c:	str	w9, [x10]
  41b580:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41b584:	add	x8, x8, #0xa1c
  41b588:	ldr	w9, [x8]
  41b58c:	ldr	x8, [sp, #24]
  41b590:	ldr	w10, [x8]
  41b594:	add	w9, w9, w10
  41b598:	add	w9, w9, #0x1
  41b59c:	adrp	x11, 468000 <stdin@@GLIBC_2.17+0x52f0>
  41b5a0:	add	x11, x11, #0xab0
  41b5a4:	ldr	w10, [x11]
  41b5a8:	cmp	w9, w10
  41b5ac:	b.lt	41b5b8 <ferror@plt+0x19868>  // b.tstop
  41b5b0:	bl	403c94 <ferror@plt+0x1f44>
  41b5b4:	b	41b580 <ferror@plt+0x19830>
  41b5b8:	mov	w8, #0x1                   	// #1
  41b5bc:	str	w8, [sp, #44]
  41b5c0:	ldr	w8, [sp, #44]
  41b5c4:	ldr	x9, [sp, #24]
  41b5c8:	ldr	w10, [x9]
  41b5cc:	cmp	w8, w10
  41b5d0:	b.gt	41b6fc <ferror@plt+0x199ac>
  41b5d4:	str	wzr, [sp, #36]
  41b5d8:	mov	w8, #0x1                   	// #1
  41b5dc:	str	w8, [sp, #40]
  41b5e0:	ldr	w8, [sp, #40]
  41b5e4:	ldr	x9, [sp, #16]
  41b5e8:	ldr	w10, [x9]
  41b5ec:	cmp	w8, w10
  41b5f0:	b.gt	41b6bc <ferror@plt+0x1996c>
  41b5f4:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41b5f8:	add	x8, x8, #0xa98
  41b5fc:	ldr	x8, [x8]
  41b600:	ldr	x9, [sp, #16]
  41b604:	ldr	w10, [x9]
  41b608:	ldr	w11, [sp, #44]
  41b60c:	mul	w10, w10, w11
  41b610:	ldr	w11, [sp, #40]
  41b614:	add	w10, w10, w11
  41b618:	ldr	w10, [x8, w10, sxtw #2]
  41b61c:	str	w10, [sp, #32]
  41b620:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  41b624:	add	x8, x8, #0x588
  41b628:	ldr	w10, [x8]
  41b62c:	cbz	w10, 41b680 <ferror@plt+0x19930>
  41b630:	ldrsw	x8, [sp, #40]
  41b634:	ldr	x9, [sp]
  41b638:	ldr	w10, [x9, x8, lsl #2]
  41b63c:	cmp	w10, #0x0
  41b640:	cset	w10, le
  41b644:	tbnz	w10, #0, 41b67c <ferror@plt+0x1992c>
  41b648:	ldr	w8, [sp, #32]
  41b64c:	ldr	x9, [sp, #48]
  41b650:	ldrsw	x10, [sp, #40]
  41b654:	ldr	x11, [sp]
  41b658:	ldrsw	x10, [x11, x10, lsl #2]
  41b65c:	str	w8, [x9, x10, lsl #2]
  41b660:	ldr	w8, [sp, #32]
  41b664:	cmp	w8, #0x0
  41b668:	cset	w8, le
  41b66c:	tbnz	w8, #0, 41b67c <ferror@plt+0x1992c>
  41b670:	ldr	w8, [sp, #36]
  41b674:	add	w8, w8, #0x1
  41b678:	str	w8, [sp, #36]
  41b67c:	b	41b6ac <ferror@plt+0x1995c>
  41b680:	ldr	w8, [sp, #32]
  41b684:	ldr	x9, [sp, #48]
  41b688:	ldrsw	x10, [sp, #40]
  41b68c:	str	w8, [x9, x10, lsl #2]
  41b690:	ldr	w8, [sp, #32]
  41b694:	cmp	w8, #0x0
  41b698:	cset	w8, le
  41b69c:	tbnz	w8, #0, 41b6ac <ferror@plt+0x1995c>
  41b6a0:	ldr	w8, [sp, #36]
  41b6a4:	add	w8, w8, #0x1
  41b6a8:	str	w8, [sp, #36]
  41b6ac:	ldr	w8, [sp, #40]
  41b6b0:	add	w8, w8, #0x1
  41b6b4:	str	w8, [sp, #40]
  41b6b8:	b	41b5e0 <ferror@plt+0x19890>
  41b6bc:	ldr	x0, [sp, #48]
  41b6c0:	ldr	x8, [sp, #8]
  41b6c4:	ldr	w1, [x8]
  41b6c8:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41b6cc:	add	x9, x9, #0xa1c
  41b6d0:	ldr	w10, [x9]
  41b6d4:	ldr	w11, [sp, #44]
  41b6d8:	add	w10, w10, w11
  41b6dc:	add	w2, w10, #0x1
  41b6e0:	ldr	w4, [sp, #36]
  41b6e4:	mov	w3, #0xffff8002            	// #-32766
  41b6e8:	bl	41a9d8 <ferror@plt+0x18c88>
  41b6ec:	ldr	w8, [sp, #44]
  41b6f0:	add	w8, w8, #0x1
  41b6f4:	str	w8, [sp, #44]
  41b6f8:	b	41b5c0 <ferror@plt+0x19870>
  41b6fc:	add	sp, sp, #0x440
  41b700:	ldr	x28, [sp, #16]
  41b704:	ldp	x29, x30, [sp], #32
  41b708:	ret
  41b70c:	sub	sp, sp, #0x40
  41b710:	stp	x29, x30, [sp, #48]
  41b714:	add	x29, sp, #0x30
  41b718:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  41b71c:	add	x8, x8, #0x2ac
  41b720:	adrp	x9, 469000 <stdin@@GLIBC_2.17+0x62f0>
  41b724:	add	x9, x9, #0xfb0
  41b728:	adrp	x10, 469000 <stdin@@GLIBC_2.17+0x62f0>
  41b72c:	add	x10, x10, #0xfa8
  41b730:	mov	x11, #0x4                   	// #4
  41b734:	adrp	x12, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41b738:	add	x12, x12, #0x9f0
  41b73c:	mov	x2, #0x1f40                	// #8000
  41b740:	ldr	w13, [x8]
  41b744:	stur	w13, [x29, #-4]
  41b748:	ldr	w13, [x8]
  41b74c:	add	w13, w13, #0x7d0
  41b750:	str	w13, [x8]
  41b754:	ldr	w13, [x9]
  41b758:	add	w13, w13, #0x1
  41b75c:	str	w13, [x9]
  41b760:	ldr	x0, [x10]
  41b764:	ldr	w1, [x8]
  41b768:	stur	x2, [x29, #-16]
  41b76c:	mov	x2, x11
  41b770:	str	x8, [sp, #24]
  41b774:	str	x10, [sp, #16]
  41b778:	str	x11, [sp, #8]
  41b77c:	str	x12, [sp]
  41b780:	bl	410138 <ferror@plt+0xe3e8>
  41b784:	ldr	x8, [sp, #16]
  41b788:	str	x0, [x8]
  41b78c:	ldr	x9, [sp]
  41b790:	ldr	x0, [x9]
  41b794:	ldr	x10, [sp, #24]
  41b798:	ldr	w1, [x10]
  41b79c:	ldr	x2, [sp, #8]
  41b7a0:	bl	410138 <ferror@plt+0xe3e8>
  41b7a4:	ldr	x8, [sp]
  41b7a8:	str	x0, [x8]
  41b7ac:	ldr	x9, [x8]
  41b7b0:	ldursw	x10, [x29, #-4]
  41b7b4:	mov	x11, #0x4                   	// #4
  41b7b8:	mul	x10, x11, x10
  41b7bc:	add	x0, x9, x10
  41b7c0:	mov	w13, wzr
  41b7c4:	mov	w1, w13
  41b7c8:	ldur	x2, [x29, #-16]
  41b7cc:	bl	401a40 <memset@plt>
  41b7d0:	ldp	x29, x30, [sp, #48]
  41b7d4:	add	sp, sp, #0x40
  41b7d8:	ret
  41b7dc:	sub	sp, sp, #0x50
  41b7e0:	stp	x29, x30, [sp, #64]
  41b7e4:	add	x29, sp, #0x40
  41b7e8:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41b7ec:	add	x8, x8, #0x9e0
  41b7f0:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41b7f4:	add	x9, x9, #0x9f0
  41b7f8:	stur	x0, [x29, #-16]
  41b7fc:	stur	w1, [x29, #-20]
  41b800:	ldur	w10, [x29, #-20]
  41b804:	cmp	w10, #0x4
  41b808:	str	x8, [sp, #8]
  41b80c:	str	x9, [sp]
  41b810:	b.le	41b854 <ferror@plt+0x19b04>
  41b814:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41b818:	add	x8, x8, #0xc24
  41b81c:	ldr	w9, [x8]
  41b820:	cmp	w9, #0x2
  41b824:	b.ge	41b834 <ferror@plt+0x19ae4>  // b.tcont
  41b828:	mov	w8, #0x1                   	// #1
  41b82c:	stur	w8, [x29, #-4]
  41b830:	b	41b9fc <ferror@plt+0x19cac>
  41b834:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41b838:	add	x8, x8, #0xc24
  41b83c:	ldr	w9, [x8]
  41b840:	ldr	x8, [sp, #8]
  41b844:	ldr	w10, [x8]
  41b848:	subs	w9, w9, w10
  41b84c:	stur	w9, [x29, #-24]
  41b850:	b	41b864 <ferror@plt+0x19b14>
  41b854:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  41b858:	add	x8, x8, #0x2d4
  41b85c:	ldr	w9, [x8]
  41b860:	stur	w9, [x29, #-24]
  41b864:	ldur	w8, [x29, #-24]
  41b868:	ldr	x9, [sp, #8]
  41b86c:	ldr	w10, [x9]
  41b870:	add	w8, w8, w10
  41b874:	adrp	x11, 469000 <stdin@@GLIBC_2.17+0x62f0>
  41b878:	add	x11, x11, #0x2ac
  41b87c:	ldr	w10, [x11]
  41b880:	cmp	w8, w10
  41b884:	b.lt	41b890 <ferror@plt+0x19b40>  // b.tstop
  41b888:	bl	41b70c <ferror@plt+0x199bc>
  41b88c:	b	41b864 <ferror@plt+0x19b14>
  41b890:	ldr	x8, [sp]
  41b894:	ldr	x9, [x8]
  41b898:	ldur	w10, [x29, #-24]
  41b89c:	subs	w10, w10, #0x1
  41b8a0:	ldr	w10, [x9, w10, sxtw #2]
  41b8a4:	cbnz	w10, 41b8d0 <ferror@plt+0x19b80>
  41b8a8:	ldr	x8, [sp]
  41b8ac:	ldr	x9, [x8]
  41b8b0:	ldursw	x10, [x29, #-24]
  41b8b4:	ldr	w11, [x9, x10, lsl #2]
  41b8b8:	cbnz	w11, 41b8c0 <ferror@plt+0x19b70>
  41b8bc:	b	41b90c <ferror@plt+0x19bbc>
  41b8c0:	ldur	w8, [x29, #-24]
  41b8c4:	add	w8, w8, #0x2
  41b8c8:	stur	w8, [x29, #-24]
  41b8cc:	b	41b8dc <ferror@plt+0x19b8c>
  41b8d0:	ldur	w8, [x29, #-24]
  41b8d4:	add	w8, w8, #0x1
  41b8d8:	stur	w8, [x29, #-24]
  41b8dc:	ldur	w8, [x29, #-24]
  41b8e0:	ldr	x9, [sp, #8]
  41b8e4:	ldr	w10, [x9]
  41b8e8:	add	w8, w8, w10
  41b8ec:	adrp	x11, 469000 <stdin@@GLIBC_2.17+0x62f0>
  41b8f0:	add	x11, x11, #0x2ac
  41b8f4:	ldr	w10, [x11]
  41b8f8:	cmp	w8, w10
  41b8fc:	b.lt	41b908 <ferror@plt+0x19bb8>  // b.tstop
  41b900:	bl	41b70c <ferror@plt+0x199bc>
  41b904:	b	41b8dc <ferror@plt+0x19b8c>
  41b908:	b	41b890 <ferror@plt+0x19b40>
  41b90c:	ldur	w8, [x29, #-20]
  41b910:	cmp	w8, #0x4
  41b914:	b.gt	41b92c <ferror@plt+0x19bdc>
  41b918:	ldur	w8, [x29, #-24]
  41b91c:	add	w8, w8, #0x1
  41b920:	adrp	x9, 468000 <stdin@@GLIBC_2.17+0x52f0>
  41b924:	add	x9, x9, #0x2d4
  41b928:	str	w8, [x9]
  41b92c:	ldur	x8, [x29, #-16]
  41b930:	mov	x9, #0x4                   	// #4
  41b934:	add	x8, x8, #0x4
  41b938:	str	x8, [sp, #32]
  41b93c:	ldr	x8, [sp]
  41b940:	ldr	x10, [x8]
  41b944:	ldur	w11, [x29, #-24]
  41b948:	ldr	x12, [sp, #8]
  41b94c:	ldr	w13, [x12]
  41b950:	add	w11, w11, w13
  41b954:	add	w11, w11, #0x1
  41b958:	mov	w0, w11
  41b95c:	sxtw	x14, w0
  41b960:	mul	x14, x9, x14
  41b964:	add	x10, x10, x14
  41b968:	str	x10, [sp, #16]
  41b96c:	ldr	x10, [x8]
  41b970:	ldur	w11, [x29, #-24]
  41b974:	add	w11, w11, #0x1
  41b978:	mov	w0, w11
  41b97c:	sxtw	x14, w0
  41b980:	mul	x9, x9, x14
  41b984:	add	x9, x10, x9
  41b988:	str	x9, [sp, #24]
  41b98c:	ldr	x8, [sp, #24]
  41b990:	ldr	x9, [sp, #16]
  41b994:	cmp	x8, x9
  41b998:	b.eq	41b9d0 <ferror@plt+0x19c80>  // b.none
  41b99c:	ldr	x8, [sp, #32]
  41b9a0:	add	x9, x8, #0x4
  41b9a4:	str	x9, [sp, #32]
  41b9a8:	ldr	w10, [x8]
  41b9ac:	cbz	w10, 41b9c0 <ferror@plt+0x19c70>
  41b9b0:	ldr	x8, [sp, #24]
  41b9b4:	ldr	w9, [x8]
  41b9b8:	cbz	w9, 41b9c0 <ferror@plt+0x19c70>
  41b9bc:	b	41b9d0 <ferror@plt+0x19c80>
  41b9c0:	ldr	x8, [sp, #24]
  41b9c4:	add	x8, x8, #0x4
  41b9c8:	str	x8, [sp, #24]
  41b9cc:	b	41b98c <ferror@plt+0x19c3c>
  41b9d0:	ldr	x8, [sp, #24]
  41b9d4:	ldr	x9, [sp, #16]
  41b9d8:	cmp	x8, x9
  41b9dc:	b.ne	41b9ec <ferror@plt+0x19c9c>  // b.any
  41b9e0:	ldur	w8, [x29, #-24]
  41b9e4:	stur	w8, [x29, #-4]
  41b9e8:	b	41b9fc <ferror@plt+0x19cac>
  41b9ec:	ldur	w8, [x29, #-24]
  41b9f0:	add	w8, w8, #0x1
  41b9f4:	stur	w8, [x29, #-24]
  41b9f8:	b	41b864 <ferror@plt+0x19b14>
  41b9fc:	ldur	w0, [x29, #-4]
  41ba00:	ldp	x29, x30, [sp, #64]
  41ba04:	add	sp, sp, #0x50
  41ba08:	ret
  41ba0c:	sub	sp, sp, #0x40
  41ba10:	stp	x29, x30, [sp, #48]
  41ba14:	add	x29, sp, #0x30
  41ba18:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41ba1c:	add	x8, x8, #0x9f0
  41ba20:	adrp	x9, 469000 <stdin@@GLIBC_2.17+0x62f0>
  41ba24:	add	x9, x9, #0x2ac
  41ba28:	mov	x10, #0x4                   	// #4
  41ba2c:	mov	w11, wzr
  41ba30:	adrp	x12, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41ba34:	add	x12, x12, #0xc24
  41ba38:	adrp	x13, 468000 <stdin@@GLIBC_2.17+0x52f0>
  41ba3c:	add	x13, x13, #0x2d4
  41ba40:	adrp	x14, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41ba44:	add	x14, x14, #0xac4
  41ba48:	adrp	x15, 467000 <stdin@@GLIBC_2.17+0x42f0>
  41ba4c:	add	x15, x15, #0x588
  41ba50:	adrp	x16, 467000 <stdin@@GLIBC_2.17+0x42f0>
  41ba54:	add	x16, x16, #0x16c
  41ba58:	ldr	x0, [x8]
  41ba5c:	ldrsw	x8, [x9]
  41ba60:	mul	x2, x8, x10
  41ba64:	mov	w1, w11
  41ba68:	stur	x12, [x29, #-16]
  41ba6c:	str	x13, [sp, #24]
  41ba70:	str	x14, [sp, #16]
  41ba74:	str	x15, [sp, #8]
  41ba78:	str	x16, [sp]
  41ba7c:	bl	401a40 <memset@plt>
  41ba80:	ldur	x8, [x29, #-16]
  41ba84:	str	wzr, [x8]
  41ba88:	ldr	w11, [x8]
  41ba8c:	add	w11, w11, #0x1
  41ba90:	ldr	x9, [sp, #24]
  41ba94:	str	w11, [x9]
  41ba98:	ldr	x10, [sp, #16]
  41ba9c:	str	wzr, [x10]
  41baa0:	ldr	x12, [sp, #8]
  41baa4:	ldr	w11, [x12]
  41baa8:	cbz	w11, 41bb30 <ferror@plt+0x19de0>
  41baac:	ldr	x8, [sp]
  41bab0:	str	wzr, [x8, #4]
  41bab4:	mov	w9, #0x2                   	// #2
  41bab8:	stur	w9, [x29, #-4]
  41babc:	ldur	w8, [x29, #-4]
  41bac0:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41bac4:	add	x9, x9, #0x9e0
  41bac8:	ldr	w10, [x9]
  41bacc:	cmp	w8, w10
  41bad0:	b.gt	41bb14 <ferror@plt+0x19dc4>
  41bad4:	ldur	w8, [x29, #-4]
  41bad8:	subs	w8, w8, #0x1
  41badc:	ldursw	x9, [x29, #-4]
  41bae0:	adrp	x10, 467000 <stdin@@GLIBC_2.17+0x42f0>
  41bae4:	add	x10, x10, #0x16c
  41bae8:	str	w8, [x10, x9, lsl #2]
  41baec:	ldur	w8, [x29, #-4]
  41baf0:	ldur	w11, [x29, #-4]
  41baf4:	subs	w11, w11, #0x1
  41baf8:	adrp	x9, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41bafc:	add	x9, x9, #0xd64
  41bb00:	str	w8, [x9, w11, sxtw #2]
  41bb04:	ldur	w8, [x29, #-4]
  41bb08:	add	w8, w8, #0x1
  41bb0c:	stur	w8, [x29, #-4]
  41bb10:	b	41babc <ferror@plt+0x19d6c>
  41bb14:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41bb18:	add	x8, x8, #0x9e0
  41bb1c:	ldrsw	x8, [x8]
  41bb20:	adrp	x9, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41bb24:	add	x9, x9, #0xd64
  41bb28:	mov	w10, wzr
  41bb2c:	str	w10, [x9, x8, lsl #2]
  41bb30:	ldp	x29, x30, [sp, #48]
  41bb34:	add	sp, sp, #0x40
  41bb38:	ret
  41bb3c:	sub	sp, sp, #0x30
  41bb40:	stp	x29, x30, [sp, #32]
  41bb44:	add	x29, sp, #0x20
  41bb48:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41bb4c:	add	x8, x8, #0xa1c
  41bb50:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41bb54:	add	x9, x9, #0x9fc
  41bb58:	adrp	x10, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41bb5c:	add	x10, x10, #0xc24
  41bb60:	adrp	x11, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41bb64:	add	x11, x11, #0x9e0
  41bb68:	ldr	w12, [x8]
  41bb6c:	add	w12, w12, #0x1
  41bb70:	str	w12, [x9]
  41bb74:	ldr	w12, [x10]
  41bb78:	add	w12, w12, #0x1
  41bb7c:	str	w12, [x10]
  41bb80:	str	x9, [sp, #16]
  41bb84:	str	x10, [sp, #8]
  41bb88:	str	x11, [sp]
  41bb8c:	ldr	x8, [sp, #8]
  41bb90:	ldr	w9, [x8]
  41bb94:	ldr	x10, [sp]
  41bb98:	ldr	w11, [x10]
  41bb9c:	add	w9, w9, w11
  41bba0:	adrp	x12, 469000 <stdin@@GLIBC_2.17+0x62f0>
  41bba4:	add	x12, x12, #0x2ac
  41bba8:	ldr	w11, [x12]
  41bbac:	cmp	w9, w11
  41bbb0:	b.lt	41bbbc <ferror@plt+0x19e6c>  // b.tstop
  41bbb4:	bl	41b70c <ferror@plt+0x199bc>
  41bbb8:	b	41bb8c <ferror@plt+0x19e3c>
  41bbbc:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41bbc0:	add	x8, x8, #0xaa8
  41bbc4:	ldr	w9, [x8]
  41bbc8:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  41bbcc:	add	x8, x8, #0xfa8
  41bbd0:	ldr	x8, [x8]
  41bbd4:	ldr	x10, [sp, #8]
  41bbd8:	ldrsw	x11, [x10]
  41bbdc:	str	w9, [x8, x11, lsl #2]
  41bbe0:	ldr	x8, [sp, #16]
  41bbe4:	ldr	w9, [x8]
  41bbe8:	adrp	x11, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41bbec:	add	x11, x11, #0x9f0
  41bbf0:	ldr	x11, [x11]
  41bbf4:	ldrsw	x12, [x10]
  41bbf8:	str	w9, [x11, x12, lsl #2]
  41bbfc:	mov	w9, #0x1                   	// #1
  41bc00:	stur	w9, [x29, #-4]
  41bc04:	ldur	w8, [x29, #-4]
  41bc08:	ldr	x9, [sp]
  41bc0c:	ldr	w10, [x9]
  41bc10:	cmp	w8, w10
  41bc14:	b.gt	41bc70 <ferror@plt+0x19f20>
  41bc18:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  41bc1c:	add	x8, x8, #0xfa8
  41bc20:	ldr	x8, [x8]
  41bc24:	ldr	x9, [sp, #8]
  41bc28:	ldr	w10, [x9]
  41bc2c:	ldur	w11, [x29, #-4]
  41bc30:	add	w10, w10, w11
  41bc34:	mov	w11, wzr
  41bc38:	str	w11, [x8, w10, sxtw #2]
  41bc3c:	ldr	x8, [sp, #16]
  41bc40:	ldr	w10, [x8]
  41bc44:	adrp	x12, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41bc48:	add	x12, x12, #0x9f0
  41bc4c:	ldr	x12, [x12]
  41bc50:	ldr	w11, [x9]
  41bc54:	ldur	w13, [x29, #-4]
  41bc58:	add	w11, w11, w13
  41bc5c:	str	w10, [x12, w11, sxtw #2]
  41bc60:	ldur	w8, [x29, #-4]
  41bc64:	add	w8, w8, #0x1
  41bc68:	stur	w8, [x29, #-4]
  41bc6c:	b	41bc04 <ferror@plt+0x19eb4>
  41bc70:	ldr	x8, [sp, #8]
  41bc74:	ldr	w9, [x8]
  41bc78:	adrp	x10, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41bc7c:	add	x10, x10, #0xc6c
  41bc80:	str	w9, [x10]
  41bc84:	ldr	w9, [x10]
  41bc88:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41bc8c:	add	x10, x10, #0x1c0
  41bc90:	ldr	x10, [x10]
  41bc94:	ldr	x11, [sp, #16]
  41bc98:	ldrsw	x12, [x11]
  41bc9c:	str	w9, [x10, x12, lsl #2]
  41bca0:	adrp	x10, 468000 <stdin@@GLIBC_2.17+0x52f0>
  41bca4:	add	x10, x10, #0x2b0
  41bca8:	ldr	x10, [x10]
  41bcac:	ldrsw	x12, [x11]
  41bcb0:	mov	w9, wzr
  41bcb4:	str	w9, [x10, x12, lsl #2]
  41bcb8:	ldr	x10, [sp]
  41bcbc:	ldr	w9, [x10]
  41bcc0:	ldr	w13, [x8]
  41bcc4:	add	w9, w13, w9
  41bcc8:	str	w9, [x8]
  41bccc:	adrp	x12, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41bcd0:	add	x12, x12, #0xac4
  41bcd4:	ldr	w9, [x12]
  41bcd8:	add	w9, w9, #0x1
  41bcdc:	str	w9, [x12]
  41bce0:	ldp	x29, x30, [sp, #32]
  41bce4:	add	sp, sp, #0x30
  41bce8:	ret
  41bcec:	sub	sp, sp, #0x30
  41bcf0:	stp	x29, x30, [sp, #32]
  41bcf4:	add	x29, sp, #0x20
  41bcf8:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  41bcfc:	add	x8, x8, #0x9a8
  41bd00:	stur	w0, [x29, #-4]
  41bd04:	stur	w1, [x29, #-8]
  41bd08:	stur	w2, [x29, #-12]
  41bd0c:	str	w3, [sp, #16]
  41bd10:	ldr	w9, [x8]
  41bd14:	cmp	w9, #0x1f3
  41bd18:	str	x8, [sp, #8]
  41bd1c:	b.lt	41bd38 <ferror@plt+0x19fe8>  // b.tstop
  41bd20:	ldur	w0, [x29, #-4]
  41bd24:	ldur	w1, [x29, #-8]
  41bd28:	ldur	w2, [x29, #-12]
  41bd2c:	ldr	w3, [sp, #16]
  41bd30:	bl	41bda4 <ferror@plt+0x1a054>
  41bd34:	b	41bd98 <ferror@plt+0x1a048>
  41bd38:	ldr	x8, [sp, #8]
  41bd3c:	ldr	w9, [x8]
  41bd40:	add	w9, w9, #0x1
  41bd44:	str	w9, [x8]
  41bd48:	ldur	w9, [x29, #-4]
  41bd4c:	ldrsw	x10, [x8]
  41bd50:	adrp	x11, 468000 <stdin@@GLIBC_2.17+0x52f0>
  41bd54:	add	x11, x11, #0xac0
  41bd58:	str	w9, [x11, x10, lsl #2]
  41bd5c:	ldur	w9, [x29, #-8]
  41bd60:	ldrsw	x10, [x8]
  41bd64:	adrp	x11, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41bd68:	add	x11, x11, #0x1f0
  41bd6c:	str	w9, [x11, x10, lsl #2]
  41bd70:	ldur	w9, [x29, #-12]
  41bd74:	ldrsw	x10, [x8]
  41bd78:	adrp	x11, 469000 <stdin@@GLIBC_2.17+0x62f0>
  41bd7c:	add	x11, x11, #0x2c8
  41bd80:	str	w9, [x11, x10, lsl #2]
  41bd84:	ldr	w9, [sp, #16]
  41bd88:	ldrsw	x10, [x8]
  41bd8c:	adrp	x11, 468000 <stdin@@GLIBC_2.17+0x52f0>
  41bd90:	add	x11, x11, #0x2d8
  41bd94:	str	w9, [x11, x10, lsl #2]
  41bd98:	ldp	x29, x30, [sp, #32]
  41bd9c:	add	sp, sp, #0x30
  41bda0:	ret
  41bda4:	sub	sp, sp, #0x30
  41bda8:	stp	x29, x30, [sp, #32]
  41bdac:	add	x29, sp, #0x20
  41bdb0:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  41bdb4:	add	x8, x8, #0x2d4
  41bdb8:	stur	w0, [x29, #-4]
  41bdbc:	stur	w1, [x29, #-8]
  41bdc0:	stur	w2, [x29, #-12]
  41bdc4:	str	w3, [sp, #16]
  41bdc8:	ldr	w9, [x8]
  41bdcc:	ldur	w10, [x29, #-8]
  41bdd0:	cmp	w9, w10
  41bdd4:	str	x8, [sp, #8]
  41bdd8:	b.ge	41bde8 <ferror@plt+0x1a098>  // b.tcont
  41bddc:	ldur	w8, [x29, #-8]
  41bde0:	ldr	x9, [sp, #8]
  41bde4:	str	w8, [x9]
  41bde8:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41bdec:	add	x8, x8, #0x9f0
  41bdf0:	ldr	x8, [x8]
  41bdf4:	ldr	x9, [sp, #8]
  41bdf8:	ldrsw	x10, [x9]
  41bdfc:	ldr	w11, [x8, x10, lsl #2]
  41be00:	cbz	w11, 41be30 <ferror@plt+0x1a0e0>
  41be04:	ldr	x8, [sp, #8]
  41be08:	ldr	w9, [x8]
  41be0c:	add	w9, w9, #0x1
  41be10:	str	w9, [x8]
  41be14:	adrp	x10, 469000 <stdin@@GLIBC_2.17+0x62f0>
  41be18:	add	x10, x10, #0x2ac
  41be1c:	ldr	w11, [x10]
  41be20:	cmp	w9, w11
  41be24:	b.lt	41be2c <ferror@plt+0x1a0dc>  // b.tstop
  41be28:	bl	41b70c <ferror@plt+0x199bc>
  41be2c:	b	41bde8 <ferror@plt+0x1a098>
  41be30:	ldr	x8, [sp, #8]
  41be34:	ldr	w9, [x8]
  41be38:	ldur	w10, [x29, #-8]
  41be3c:	subs	w9, w9, w10
  41be40:	adrp	x11, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41be44:	add	x11, x11, #0x1c0
  41be48:	ldr	x11, [x11]
  41be4c:	ldursw	x12, [x29, #-4]
  41be50:	str	w9, [x11, x12, lsl #2]
  41be54:	ldr	w9, [sp, #16]
  41be58:	adrp	x11, 468000 <stdin@@GLIBC_2.17+0x52f0>
  41be5c:	add	x11, x11, #0x2b0
  41be60:	ldr	x11, [x11]
  41be64:	ldursw	x12, [x29, #-4]
  41be68:	str	w9, [x11, x12, lsl #2]
  41be6c:	ldur	w9, [x29, #-4]
  41be70:	adrp	x11, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41be74:	add	x11, x11, #0x9f0
  41be78:	ldr	x11, [x11]
  41be7c:	ldrsw	x12, [x8]
  41be80:	str	w9, [x11, x12, lsl #2]
  41be84:	ldur	w9, [x29, #-12]
  41be88:	adrp	x11, 469000 <stdin@@GLIBC_2.17+0x62f0>
  41be8c:	add	x11, x11, #0xfa8
  41be90:	ldr	x11, [x11]
  41be94:	ldrsw	x12, [x8]
  41be98:	str	w9, [x11, x12, lsl #2]
  41be9c:	ldr	w9, [x8]
  41bea0:	adrp	x11, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41bea4:	add	x11, x11, #0xc24
  41bea8:	ldr	w10, [x11]
  41beac:	cmp	w9, w10
  41beb0:	b.le	41beec <ferror@plt+0x1a19c>
  41beb4:	ldr	x8, [sp, #8]
  41beb8:	ldr	w9, [x8]
  41bebc:	add	w10, w9, #0x1
  41bec0:	str	w10, [x8]
  41bec4:	adrp	x11, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41bec8:	add	x11, x11, #0xc24
  41becc:	str	w9, [x11]
  41bed0:	ldr	w9, [x8]
  41bed4:	adrp	x11, 469000 <stdin@@GLIBC_2.17+0x62f0>
  41bed8:	add	x11, x11, #0x2ac
  41bedc:	ldr	w10, [x11]
  41bee0:	cmp	w9, w10
  41bee4:	b.lt	41beec <ferror@plt+0x1a19c>  // b.tstop
  41bee8:	bl	41b70c <ferror@plt+0x199bc>
  41beec:	ldp	x29, x30, [sp, #32]
  41bef0:	add	sp, sp, #0x30
  41bef4:	ret
  41bef8:	sub	sp, sp, #0x60
  41befc:	stp	x29, x30, [sp, #80]
  41bf00:	add	x29, sp, #0x50
  41bf04:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41bf08:	add	x8, x8, #0x1c0
  41bf0c:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41bf10:	add	x9, x9, #0x9f0
  41bf14:	mov	w10, #0x1                   	// #1
  41bf18:	adrp	x11, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41bf1c:	add	x11, x11, #0x9e0
  41bf20:	stur	x0, [x29, #-8]
  41bf24:	stur	w1, [x29, #-12]
  41bf28:	stur	w2, [x29, #-16]
  41bf2c:	ldur	x0, [x29, #-8]
  41bf30:	ldur	w1, [x29, #-16]
  41bf34:	str	x8, [sp, #32]
  41bf38:	str	x9, [sp, #24]
  41bf3c:	str	w10, [sp, #20]
  41bf40:	str	x11, [sp, #8]
  41bf44:	bl	41b7dc <ferror@plt+0x19a8c>
  41bf48:	stur	w0, [x29, #-36]
  41bf4c:	ldur	w10, [x29, #-36]
  41bf50:	ldr	x8, [sp, #32]
  41bf54:	ldr	x9, [x8]
  41bf58:	ldursw	x11, [x29, #-12]
  41bf5c:	str	w10, [x9, x11, lsl #2]
  41bf60:	ldr	x9, [sp, #24]
  41bf64:	ldr	x11, [x9]
  41bf68:	ldur	w10, [x29, #-36]
  41bf6c:	subs	w10, w10, #0x1
  41bf70:	ldr	w12, [sp, #20]
  41bf74:	str	w12, [x11, w10, sxtw #2]
  41bf78:	ldr	x11, [x9]
  41bf7c:	ldursw	x13, [x29, #-36]
  41bf80:	str	w12, [x11, x13, lsl #2]
  41bf84:	ldur	x11, [x29, #-8]
  41bf88:	add	x11, x11, #0x4
  41bf8c:	stur	x11, [x29, #-32]
  41bf90:	stur	w12, [x29, #-20]
  41bf94:	ldur	w8, [x29, #-20]
  41bf98:	ldr	x9, [sp, #8]
  41bf9c:	ldr	w10, [x9]
  41bfa0:	cmp	w8, w10
  41bfa4:	b.gt	41c010 <ferror@plt+0x1a2c0>
  41bfa8:	ldur	x8, [x29, #-32]
  41bfac:	ldr	w9, [x8]
  41bfb0:	cbz	w9, 41bff4 <ferror@plt+0x1a2a4>
  41bfb4:	ldur	w8, [x29, #-20]
  41bfb8:	ldr	x9, [sp, #24]
  41bfbc:	ldr	x10, [x9]
  41bfc0:	ldur	w11, [x29, #-36]
  41bfc4:	ldur	w12, [x29, #-20]
  41bfc8:	add	w11, w11, w12
  41bfcc:	str	w8, [x10, w11, sxtw #2]
  41bfd0:	ldur	x10, [x29, #-32]
  41bfd4:	ldr	w8, [x10]
  41bfd8:	adrp	x10, 469000 <stdin@@GLIBC_2.17+0x62f0>
  41bfdc:	add	x10, x10, #0xfa8
  41bfe0:	ldr	x10, [x10]
  41bfe4:	ldur	w11, [x29, #-36]
  41bfe8:	ldur	w12, [x29, #-20]
  41bfec:	add	w11, w11, w12
  41bff0:	str	w8, [x10, w11, sxtw #2]
  41bff4:	ldur	w8, [x29, #-20]
  41bff8:	add	w8, w8, #0x1
  41bffc:	stur	w8, [x29, #-20]
  41c000:	ldur	x9, [x29, #-32]
  41c004:	add	x9, x9, #0x4
  41c008:	stur	x9, [x29, #-32]
  41c00c:	b	41bf94 <ferror@plt+0x1a244>
  41c010:	ldur	w8, [x29, #-36]
  41c014:	ldr	x9, [sp, #8]
  41c018:	ldr	w10, [x9]
  41c01c:	add	w8, w8, w10
  41c020:	adrp	x11, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41c024:	add	x11, x11, #0xc24
  41c028:	ldr	w10, [x11]
  41c02c:	cmp	w8, w10
  41c030:	b.le	41c050 <ferror@plt+0x1a300>
  41c034:	ldur	w8, [x29, #-36]
  41c038:	ldr	x9, [sp, #8]
  41c03c:	ldr	w10, [x9]
  41c040:	add	w8, w8, w10
  41c044:	adrp	x11, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41c048:	add	x11, x11, #0xc24
  41c04c:	str	w8, [x11]
  41c050:	ldp	x29, x30, [sp, #80]
  41c054:	add	sp, sp, #0x60
  41c058:	ret
  41c05c:	sub	sp, sp, #0x70
  41c060:	stp	x29, x30, [sp, #96]
  41c064:	add	x29, sp, #0x60
  41c068:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  41c06c:	add	x8, x8, #0x578
  41c070:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41c074:	add	x9, x9, #0xa48
  41c078:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41c07c:	add	x10, x10, #0x84
  41c080:	adrp	x11, 462000 <ferror@plt+0x602b0>
  41c084:	add	x11, x11, #0xd00
  41c088:	adrp	x12, 46a000 <stdin@@GLIBC_2.17+0x72f0>
  41c08c:	add	x12, x12, #0x0
  41c090:	ldr	w13, [x8]
  41c094:	stur	x9, [x29, #-16]
  41c098:	stur	x10, [x29, #-24]
  41c09c:	stur	x11, [x29, #-32]
  41c0a0:	stur	x12, [x29, #-40]
  41c0a4:	cbz	w13, 41c0b4 <ferror@plt+0x1a364>
  41c0a8:	mov	w8, #0xffffffff            	// #-1
  41c0ac:	stur	w8, [x29, #-4]
  41c0b0:	b	41c0bc <ferror@plt+0x1a36c>
  41c0b4:	bl	41c470 <ferror@plt+0x1a720>
  41c0b8:	stur	w0, [x29, #-4]
  41c0bc:	ldur	w8, [x29, #-4]
  41c0c0:	mov	w9, #0xffffffff            	// #-1
  41c0c4:	cmp	w8, w9
  41c0c8:	b.eq	41c0d4 <ferror@plt+0x1a384>  // b.none
  41c0cc:	ldur	w8, [x29, #-4]
  41c0d0:	cbnz	w8, 41c120 <ferror@plt+0x1a3d0>
  41c0d4:	mov	w8, #0x1                   	// #1
  41c0d8:	adrp	x9, 467000 <stdin@@GLIBC_2.17+0x42f0>
  41c0dc:	add	x9, x9, #0x578
  41c0e0:	str	w8, [x9]
  41c0e4:	ldur	x9, [x29, #-16]
  41c0e8:	ldr	w8, [x9]
  41c0ec:	cmp	w8, #0x1
  41c0f0:	b.ne	41c11c <ferror@plt+0x1a3cc>  // b.any
  41c0f4:	adrp	x0, 442000 <ferror@plt+0x402b0>
  41c0f8:	add	x0, x0, #0xb64
  41c0fc:	bl	401d10 <gettext@plt>
  41c100:	bl	4162f8 <ferror@plt+0x145a8>
  41c104:	mov	w8, #0x2                   	// #2
  41c108:	ldur	x9, [x29, #-16]
  41c10c:	str	w8, [x9]
  41c110:	mov	w8, #0x104                 	// #260
  41c114:	stur	w8, [x29, #-4]
  41c118:	b	41c120 <ferror@plt+0x1a3d0>
  41c11c:	stur	wzr, [x29, #-4]
  41c120:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  41c124:	add	x8, x8, #0x2c8
  41c128:	ldr	w9, [x8]
  41c12c:	cbz	w9, 41c460 <ferror@plt+0x1a710>
  41c130:	ldur	x8, [x29, #-24]
  41c134:	ldr	w9, [x8]
  41c138:	cbz	w9, 41c168 <ferror@plt+0x1a418>
  41c13c:	ldur	x8, [x29, #-32]
  41c140:	ldr	x0, [x8]
  41c144:	adrp	x9, 469000 <stdin@@GLIBC_2.17+0x62f0>
  41c148:	add	x9, x9, #0x298
  41c14c:	ldr	w10, [x9]
  41c150:	add	w2, w10, #0x1
  41c154:	adrp	x1, 442000 <ferror@plt+0x402b0>
  41c158:	add	x1, x1, #0xb72
  41c15c:	bl	401d20 <fprintf@plt>
  41c160:	ldur	x8, [x29, #-24]
  41c164:	str	wzr, [x8]
  41c168:	ldur	w8, [x29, #-4]
  41c16c:	subs	w8, w8, #0x0
  41c170:	mov	w9, w8
  41c174:	ubfx	x9, x9, #0, #32
  41c178:	cmp	x9, #0x11c
  41c17c:	str	x9, [sp, #48]
  41c180:	b.hi	41c424 <ferror@plt+0x1a6d4>  // b.pmore
  41c184:	adrp	x8, 442000 <ferror@plt+0x402b0>
  41c188:	add	x8, x8, #0x580
  41c18c:	ldr	x11, [sp, #48]
  41c190:	ldrsw	x10, [x8, x11, lsl #2]
  41c194:	add	x9, x8, x10
  41c198:	br	x9
  41c19c:	ldur	w0, [x29, #-4]
  41c1a0:	ldur	x8, [x29, #-32]
  41c1a4:	ldr	x1, [x8]
  41c1a8:	bl	401920 <putc@plt>
  41c1ac:	b	41c460 <ferror@plt+0x1a710>
  41c1b0:	ldur	x8, [x29, #-32]
  41c1b4:	ldr	x1, [x8]
  41c1b8:	mov	w0, #0xa                   	// #10
  41c1bc:	bl	401920 <putc@plt>
  41c1c0:	ldur	x8, [x29, #-16]
  41c1c4:	ldr	w9, [x8]
  41c1c8:	cmp	w9, #0x2
  41c1cc:	b.ne	41c1dc <ferror@plt+0x1a48c>  // b.any
  41c1d0:	mov	w8, #0x1                   	// #1
  41c1d4:	ldur	x9, [x29, #-24]
  41c1d8:	str	w8, [x9]
  41c1dc:	b	41c460 <ferror@plt+0x1a710>
  41c1e0:	ldur	x8, [x29, #-32]
  41c1e4:	ldr	x1, [x8]
  41c1e8:	adrp	x0, 42d000 <ferror@plt+0x2b2b0>
  41c1ec:	add	x0, x0, #0x916
  41c1f0:	bl	4018b0 <fputs@plt>
  41c1f4:	b	41c460 <ferror@plt+0x1a710>
  41c1f8:	ldur	x8, [x29, #-32]
  41c1fc:	ldr	x1, [x8]
  41c200:	adrp	x0, 442000 <ferror@plt+0x402b0>
  41c204:	add	x0, x0, #0xb76
  41c208:	bl	4018b0 <fputs@plt>
  41c20c:	b	41c460 <ferror@plt+0x1a710>
  41c210:	ldur	x8, [x29, #-32]
  41c214:	ldr	x1, [x8]
  41c218:	adrp	x0, 442000 <ferror@plt+0x402b0>
  41c21c:	add	x0, x0, #0xb79
  41c220:	bl	4018b0 <fputs@plt>
  41c224:	ldur	x8, [x29, #-16]
  41c228:	ldr	w9, [x8]
  41c22c:	cmp	w9, #0x2
  41c230:	b.ne	41c240 <ferror@plt+0x1a4f0>  // b.any
  41c234:	mov	w8, #0x1                   	// #1
  41c238:	ldur	x9, [x29, #-24]
  41c23c:	str	w8, [x9]
  41c240:	b	41c460 <ferror@plt+0x1a710>
  41c244:	ldur	x8, [x29, #-32]
  41c248:	ldr	x0, [x8]
  41c24c:	adrp	x1, 442000 <ferror@plt+0x402b0>
  41c250:	add	x1, x1, #0xb7d
  41c254:	adrp	x2, 467000 <stdin@@GLIBC_2.17+0x42f0>
  41c258:	add	x2, x2, #0xa78
  41c25c:	bl	401d20 <fprintf@plt>
  41c260:	b	41c460 <ferror@plt+0x1a710>
  41c264:	ldur	x8, [x29, #-40]
  41c268:	ldr	w9, [x8]
  41c26c:	subs	w9, w9, #0x22
  41c270:	mov	w10, w9
  41c274:	ubfx	x10, x10, #0, #32
  41c278:	cmp	x10, #0x5b
  41c27c:	str	x10, [sp, #40]
  41c280:	b.hi	41c2bc <ferror@plt+0x1a56c>  // b.pmore
  41c284:	adrp	x8, 442000 <ferror@plt+0x402b0>
  41c288:	add	x8, x8, #0x9f4
  41c28c:	ldr	x11, [sp, #40]
  41c290:	ldrsw	x10, [x8, x11, lsl #2]
  41c294:	add	x9, x8, x10
  41c298:	br	x9
  41c29c:	ldur	x8, [x29, #-32]
  41c2a0:	ldr	x0, [x8]
  41c2a4:	ldur	x9, [x29, #-40]
  41c2a8:	ldr	w2, [x9]
  41c2ac:	adrp	x1, 442000 <ferror@plt+0x402b0>
  41c2b0:	add	x1, x1, #0xb82
  41c2b4:	bl	401d20 <fprintf@plt>
  41c2b8:	b	41c34c <ferror@plt+0x1a5fc>
  41c2bc:	ldur	x8, [x29, #-40]
  41c2c0:	ldr	w9, [x8]
  41c2c4:	and	w9, w9, #0xffffff80
  41c2c8:	cbnz	w9, 41c2e8 <ferror@plt+0x1a598>
  41c2cc:	bl	401b50 <__ctype_b_loc@plt>
  41c2d0:	ldr	x8, [x0]
  41c2d4:	ldur	x9, [x29, #-40]
  41c2d8:	ldrsw	x10, [x9]
  41c2dc:	ldrh	w11, [x8, x10, lsl #1]
  41c2e0:	and	w11, w11, #0x4000
  41c2e4:	cbnz	w11, 41c338 <ferror@plt+0x1a5e8>
  41c2e8:	adrp	x8, 462000 <ferror@plt+0x602b0>
  41c2ec:	add	x8, x8, #0xe40
  41c2f0:	ldr	w9, [x8]
  41c2f4:	cbz	w9, 41c318 <ferror@plt+0x1a5c8>
  41c2f8:	ldur	x8, [x29, #-32]
  41c2fc:	ldr	x0, [x8]
  41c300:	ldur	x9, [x29, #-40]
  41c304:	ldr	w2, [x9]
  41c308:	adrp	x1, 442000 <ferror@plt+0x402b0>
  41c30c:	add	x1, x1, #0xb86
  41c310:	bl	401d20 <fprintf@plt>
  41c314:	b	41c334 <ferror@plt+0x1a5e4>
  41c318:	ldur	x8, [x29, #-32]
  41c31c:	ldr	x0, [x8]
  41c320:	ldur	x9, [x29, #-40]
  41c324:	ldr	w2, [x9]
  41c328:	adrp	x1, 42c000 <ferror@plt+0x2a2b0>
  41c32c:	add	x1, x1, #0x4a4
  41c330:	bl	401d20 <fprintf@plt>
  41c334:	b	41c34c <ferror@plt+0x1a5fc>
  41c338:	ldur	x8, [x29, #-40]
  41c33c:	ldr	w0, [x8]
  41c340:	ldur	x9, [x29, #-32]
  41c344:	ldr	x1, [x9]
  41c348:	bl	401920 <putc@plt>
  41c34c:	b	41c460 <ferror@plt+0x1a710>
  41c350:	ldur	x8, [x29, #-32]
  41c354:	ldr	x0, [x8]
  41c358:	ldur	x9, [x29, #-40]
  41c35c:	ldr	w2, [x9]
  41c360:	adrp	x1, 427000 <ferror@plt+0x252b0>
  41c364:	add	x1, x1, #0x9c6
  41c368:	bl	401d20 <fprintf@plt>
  41c36c:	b	41c460 <ferror@plt+0x1a710>
  41c370:	ldur	x8, [x29, #-32]
  41c374:	ldr	x0, [x8]
  41c378:	ldur	x9, [x29, #-40]
  41c37c:	ldr	w2, [x9]
  41c380:	adrp	x1, 42c000 <ferror@plt+0x2a2b0>
  41c384:	add	x1, x1, #0x737
  41c388:	bl	401d20 <fprintf@plt>
  41c38c:	b	41c460 <ferror@plt+0x1a710>
  41c390:	ldur	x8, [x29, #-32]
  41c394:	ldr	x0, [x8]
  41c398:	adrp	x1, 442000 <ferror@plt+0x402b0>
  41c39c:	add	x1, x1, #0xb8d
  41c3a0:	bl	401d20 <fprintf@plt>
  41c3a4:	b	41c460 <ferror@plt+0x1a710>
  41c3a8:	ldur	x8, [x29, #-32]
  41c3ac:	ldr	x0, [x8]
  41c3b0:	adrp	x9, 46a000 <stdin@@GLIBC_2.17+0x72f0>
  41c3b4:	add	x9, x9, #0x98
  41c3b8:	ldr	x2, [x9]
  41c3bc:	adrp	x1, 442000 <ferror@plt+0x402b0>
  41c3c0:	add	x1, x1, #0xb95
  41c3c4:	bl	401d20 <fprintf@plt>
  41c3c8:	b	41c460 <ferror@plt+0x1a710>
  41c3cc:	ldur	x8, [x29, #-32]
  41c3d0:	ldr	x0, [x8]
  41c3d4:	adrp	x9, 46a000 <stdin@@GLIBC_2.17+0x72f0>
  41c3d8:	add	x9, x9, #0x98
  41c3dc:	ldr	x2, [x9]
  41c3e0:	adrp	x1, 42d000 <ferror@plt+0x2b2b0>
  41c3e4:	add	x1, x1, #0x916
  41c3e8:	bl	401d20 <fprintf@plt>
  41c3ec:	b	41c460 <ferror@plt+0x1a710>
  41c3f0:	ldur	x8, [x29, #-32]
  41c3f4:	ldr	x0, [x8]
  41c3f8:	adrp	x9, 442000 <ferror@plt+0x402b0>
  41c3fc:	add	x9, x9, #0xb99
  41c400:	str	x0, [sp, #32]
  41c404:	mov	x0, x9
  41c408:	bl	401d10 <gettext@plt>
  41c40c:	ldr	x8, [sp, #32]
  41c410:	str	x0, [sp, #24]
  41c414:	mov	x0, x8
  41c418:	ldr	x1, [sp, #24]
  41c41c:	bl	401d20 <fprintf@plt>
  41c420:	b	41c460 <ferror@plt+0x1a710>
  41c424:	ldur	x8, [x29, #-32]
  41c428:	ldr	x0, [x8]
  41c42c:	adrp	x9, 442000 <ferror@plt+0x402b0>
  41c430:	add	x9, x9, #0xba5
  41c434:	str	x0, [sp, #16]
  41c438:	mov	x0, x9
  41c43c:	bl	401d10 <gettext@plt>
  41c440:	ldur	w2, [x29, #-4]
  41c444:	ldur	x8, [x29, #-40]
  41c448:	ldr	w3, [x8]
  41c44c:	ldr	x9, [sp, #16]
  41c450:	str	x0, [sp, #8]
  41c454:	mov	x0, x9
  41c458:	ldr	x1, [sp, #8]
  41c45c:	bl	401d20 <fprintf@plt>
  41c460:	ldur	w0, [x29, #-4]
  41c464:	ldp	x29, x30, [sp, #96]
  41c468:	add	sp, sp, #0x70
  41c46c:	ret
  41c470:	stp	x29, x30, [sp, #-96]!
  41c474:	stp	x28, x27, [sp, #16]
  41c478:	stp	x26, x25, [sp, #32]
  41c47c:	stp	x24, x23, [sp, #48]
  41c480:	stp	x22, x21, [sp, #64]
  41c484:	stp	x20, x19, [sp, #80]
  41c488:	mov	x29, sp
  41c48c:	sub	sp, sp, #0xa50
  41c490:	sub	x8, x29, #0x20
  41c494:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41c498:	add	x9, x9, #0x9c
  41c49c:	adrp	x10, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41c4a0:	add	x10, x10, #0xc88
  41c4a4:	adrp	x11, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41c4a8:	add	x11, x11, #0xa0
  41c4ac:	adrp	x12, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41c4b0:	add	x12, x12, #0x88
  41c4b4:	adrp	x13, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41c4b8:	add	x13, x13, #0x90
  41c4bc:	adrp	x14, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41c4c0:	add	x14, x14, #0xa8
  41c4c4:	mov	w15, #0x0                   	// #0
  41c4c8:	adrp	x16, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41c4cc:	add	x16, x16, #0xb0
  41c4d0:	adrp	x17, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41c4d4:	add	x17, x17, #0xd0
  41c4d8:	adrp	x18, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41c4dc:	add	x18, x18, #0xd8
  41c4e0:	adrp	x0, 443000 <ferror@plt+0x412b0>
  41c4e4:	add	x0, x0, #0x134
  41c4e8:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41c4ec:	add	x1, x1, #0xdc
  41c4f0:	adrp	x2, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41c4f4:	add	x2, x2, #0xe0
  41c4f8:	adrp	x3, 445000 <ferror@plt+0x432b0>
  41c4fc:	add	x3, x3, #0xdd0
  41c500:	adrp	x4, 46a000 <stdin@@GLIBC_2.17+0x72f0>
  41c504:	add	x4, x4, #0x98
  41c508:	adrp	x5, 46a000 <stdin@@GLIBC_2.17+0x72f0>
  41c50c:	add	x5, x5, #0xa0
  41c510:	adrp	x6, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41c514:	add	x6, x6, #0xe8
  41c518:	adrp	x7, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41c51c:	add	x7, x7, #0xa48
  41c520:	adrp	x19, 45a000 <ferror@plt+0x582b0>
  41c524:	add	x19, x19, #0x2a0
  41c528:	adrp	x20, 45a000 <ferror@plt+0x582b0>
  41c52c:	add	x20, x20, #0x298
  41c530:	adrp	x21, 46a000 <stdin@@GLIBC_2.17+0x72f0>
  41c534:	add	x21, x21, #0x0
  41c538:	adrp	x22, 467000 <stdin@@GLIBC_2.17+0x42f0>
  41c53c:	add	x22, x22, #0x594
  41c540:	adrp	x23, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41c544:	add	x23, x23, #0xb8
  41c548:	adrp	x24, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41c54c:	add	x24, x24, #0xc4
  41c550:	adrp	x25, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41c554:	add	x25, x25, #0xc0
  41c558:	adrp	x26, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41c55c:	add	x26, x26, #0xa44
  41c560:	adrp	x27, 463000 <stdin@@GLIBC_2.17+0x2f0>
  41c564:	add	x27, x27, #0x6c8
  41c568:	adrp	x28, 463000 <stdin@@GLIBC_2.17+0x2f0>
  41c56c:	add	x28, x28, #0x6d0
  41c570:	adrp	x30, 449000 <ferror@plt+0x472b0>
  41c574:	add	x30, x30, #0x577
  41c578:	str	x8, [sp, #424]
  41c57c:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41c580:	add	x8, x8, #0xae8
  41c584:	str	x8, [sp, #416]
  41c588:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  41c58c:	add	x8, x8, #0xa78
  41c590:	str	x8, [sp, #408]
  41c594:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41c598:	add	x8, x8, #0xa40
  41c59c:	str	x8, [sp, #400]
  41c5a0:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  41c5a4:	add	x8, x8, #0x598
  41c5a8:	str	x8, [sp, #392]
  41c5ac:	adrp	x8, 449000 <ferror@plt+0x472b0>
  41c5b0:	add	x8, x8, #0x58e
  41c5b4:	str	x8, [sp, #384]
  41c5b8:	adrp	x8, 428000 <ferror@plt+0x262b0>
  41c5bc:	add	x8, x8, #0x293
  41c5c0:	str	x8, [sp, #376]
  41c5c4:	mov	w8, #0x1                   	// #1
  41c5c8:	str	w8, [sp, #372]
  41c5cc:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41c5d0:	add	x8, x8, #0xc8
  41c5d4:	str	x8, [sp, #360]
  41c5d8:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41c5dc:	add	x8, x8, #0x108
  41c5e0:	str	x8, [sp, #352]
  41c5e4:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41c5e8:	add	x8, x8, #0xc44
  41c5ec:	str	x8, [sp, #344]
  41c5f0:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41c5f4:	add	x8, x8, #0xa88
  41c5f8:	str	x8, [sp, #336]
  41c5fc:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  41c600:	add	x8, x8, #0x590
  41c604:	str	x8, [sp, #328]
  41c608:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  41c60c:	add	x8, x8, #0x588
  41c610:	str	x8, [sp, #320]
  41c614:	adrp	x8, 468000 <stdin@@GLIBC_2.17+0x52f0>
  41c618:	add	x8, x8, #0x2ac
  41c61c:	str	x8, [sp, #312]
  41c620:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41c624:	add	x8, x8, #0xbc
  41c628:	str	x8, [sp, #304]
  41c62c:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41c630:	add	x8, x8, #0x188
  41c634:	str	x8, [sp, #296]
  41c638:	adrp	x8, 462000 <ferror@plt+0x602b0>
  41c63c:	add	x8, x8, #0xe58
  41c640:	ldr	w9, [x9]
  41c644:	str	x10, [sp, #288]
  41c648:	str	x11, [sp, #280]
  41c64c:	str	x12, [sp, #272]
  41c650:	str	x13, [sp, #264]
  41c654:	str	x14, [sp, #256]
  41c658:	str	w15, [sp, #252]
  41c65c:	str	x16, [sp, #240]
  41c660:	str	x17, [sp, #232]
  41c664:	str	x18, [sp, #224]
  41c668:	str	x0, [sp, #216]
  41c66c:	str	x1, [sp, #208]
  41c670:	str	x2, [sp, #200]
  41c674:	str	x3, [sp, #192]
  41c678:	str	x4, [sp, #184]
  41c67c:	str	x5, [sp, #176]
  41c680:	str	x6, [sp, #168]
  41c684:	str	x7, [sp, #160]
  41c688:	str	x19, [sp, #152]
  41c68c:	str	x20, [sp, #144]
  41c690:	str	x21, [sp, #136]
  41c694:	str	x22, [sp, #128]
  41c698:	str	x23, [sp, #120]
  41c69c:	str	x24, [sp, #112]
  41c6a0:	str	x25, [sp, #104]
  41c6a4:	str	x26, [sp, #96]
  41c6a8:	str	x27, [sp, #88]
  41c6ac:	str	x28, [sp, #80]
  41c6b0:	str	x30, [sp, #72]
  41c6b4:	str	x8, [sp, #64]
  41c6b8:	cbnz	w9, 41c7b4 <ferror@plt+0x1aa64>
  41c6bc:	mov	w8, #0x1                   	// #1
  41c6c0:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41c6c4:	add	x9, x9, #0x9c
  41c6c8:	str	w8, [x9]
  41c6cc:	adrp	x0, 42b000 <ferror@plt+0x292b0>
  41c6d0:	add	x0, x0, #0x139
  41c6d4:	bl	401ce0 <getenv@plt>
  41c6d8:	cbz	x0, 41c6e8 <ferror@plt+0x1a998>
  41c6dc:	mov	w8, #0x1                   	// #1
  41c6e0:	ldr	x9, [sp, #288]
  41c6e4:	str	w8, [x9]
  41c6e8:	ldr	x8, [sp, #280]
  41c6ec:	ldr	w9, [x8]
  41c6f0:	cbnz	w9, 41c700 <ferror@plt+0x1a9b0>
  41c6f4:	mov	w8, #0x1                   	// #1
  41c6f8:	ldr	x9, [sp, #280]
  41c6fc:	str	w8, [x9]
  41c700:	ldr	x8, [sp, #272]
  41c704:	ldr	x9, [x8]
  41c708:	cbnz	x9, 41c720 <ferror@plt+0x1a9d0>
  41c70c:	adrp	x8, 462000 <ferror@plt+0x602b0>
  41c710:	add	x8, x8, #0xd10
  41c714:	ldr	x8, [x8]
  41c718:	ldr	x9, [sp, #272]
  41c71c:	str	x8, [x9]
  41c720:	ldr	x8, [sp, #264]
  41c724:	ldr	x9, [x8]
  41c728:	cbnz	x9, 41c740 <ferror@plt+0x1a9f0>
  41c72c:	adrp	x8, 462000 <ferror@plt+0x602b0>
  41c730:	add	x8, x8, #0xd08
  41c734:	ldr	x8, [x8]
  41c738:	ldr	x9, [sp, #264]
  41c73c:	str	x8, [x9]
  41c740:	ldr	x8, [sp, #256]
  41c744:	ldr	x9, [x8]
  41c748:	cbz	x9, 41c774 <ferror@plt+0x1aa24>
  41c74c:	ldr	x8, [sp, #256]
  41c750:	ldr	x9, [x8]
  41c754:	ldr	x10, [sp, #240]
  41c758:	ldr	x11, [x10]
  41c75c:	mov	x12, #0x8                   	// #8
  41c760:	mul	x11, x12, x11
  41c764:	add	x9, x9, x11
  41c768:	ldr	x9, [x9]
  41c76c:	cbnz	x9, 41c7b0 <ferror@plt+0x1aa60>
  41c770:	b	41c77c <ferror@plt+0x1aa2c>
  41c774:	ldr	w8, [sp, #252]
  41c778:	tbnz	w8, #0, 41c7b0 <ferror@plt+0x1aa60>
  41c77c:	bl	425798 <ferror@plt+0x23a48>
  41c780:	ldr	x8, [sp, #272]
  41c784:	ldr	x0, [x8]
  41c788:	mov	w1, #0x4000                	// #16384
  41c78c:	bl	4258ec <ferror@plt+0x23b9c>
  41c790:	ldr	x8, [sp, #256]
  41c794:	ldr	x9, [x8]
  41c798:	ldr	x10, [sp, #240]
  41c79c:	ldr	x11, [x10]
  41c7a0:	mov	x12, #0x8                   	// #8
  41c7a4:	mul	x11, x12, x11
  41c7a8:	add	x9, x9, x11
  41c7ac:	str	x0, [x9]
  41c7b0:	bl	425990 <ferror@plt+0x23c40>
  41c7b4:	stur	wzr, [x29, #-40]
  41c7b8:	stur	wzr, [x29, #-44]
  41c7bc:	stur	wzr, [x29, #-48]
  41c7c0:	ldr	x8, [sp, #232]
  41c7c4:	ldr	x9, [x8]
  41c7c8:	ldr	x10, [sp, #424]
  41c7cc:	str	x9, [x10, #8]
  41c7d0:	ldr	x9, [sp, #224]
  41c7d4:	ldrb	w11, [x9]
  41c7d8:	ldr	x12, [x10, #8]
  41c7dc:	strb	w11, [x12]
  41c7e0:	ldr	x12, [x10, #8]
  41c7e4:	str	x12, [x10]
  41c7e8:	ldr	x12, [sp, #280]
  41c7ec:	ldr	w11, [x12]
  41c7f0:	stur	w11, [x29, #-16]
  41c7f4:	ldr	x13, [sp, #256]
  41c7f8:	ldr	x14, [x13]
  41c7fc:	ldr	x15, [sp, #240]
  41c800:	ldr	x16, [x15]
  41c804:	mov	x17, #0x8                   	// #8
  41c808:	mul	x16, x17, x16
  41c80c:	add	x14, x14, x16
  41c810:	ldr	x14, [x14]
  41c814:	ldr	w11, [x14, #40]
  41c818:	ldur	w18, [x29, #-16]
  41c81c:	add	w11, w18, w11
  41c820:	stur	w11, [x29, #-16]
  41c824:	ldr	x8, [sp, #424]
  41c828:	ldr	x9, [x8, #8]
  41c82c:	ldrb	w10, [x9]
  41c830:	mov	w9, w10
  41c834:	adrp	x11, 443000 <ferror@plt+0x412b0>
  41c838:	add	x11, x11, #0x34
  41c83c:	add	x9, x11, x9
  41c840:	ldrb	w10, [x9]
  41c844:	strb	w10, [sp, #543]
  41c848:	ldursw	x9, [x29, #-16]
  41c84c:	mov	x11, #0x2                   	// #2
  41c850:	mul	x9, x11, x9
  41c854:	ldr	x11, [sp, #216]
  41c858:	add	x9, x11, x9
  41c85c:	ldrh	w10, [x9]
  41c860:	cbz	w10, 41c880 <ferror@plt+0x1ab30>
  41c864:	ldur	w8, [x29, #-16]
  41c868:	ldr	x9, [sp, #208]
  41c86c:	str	w8, [x9]
  41c870:	ldr	x10, [sp, #424]
  41c874:	ldr	x11, [x10, #8]
  41c878:	ldr	x12, [sp, #200]
  41c87c:	str	x11, [x12]
  41c880:	ldursw	x8, [x29, #-16]
  41c884:	ldr	x9, [sp, #192]
  41c888:	ldrsh	w10, [x9, x8, lsl #1]
  41c88c:	ldrb	w11, [sp, #543]
  41c890:	add	w10, w10, w11
  41c894:	adrp	x8, 443000 <ferror@plt+0x412b0>
  41c898:	add	x8, x8, #0x9e8
  41c89c:	ldrsh	w10, [x8, w10, sxtw #1]
  41c8a0:	ldur	w11, [x29, #-16]
  41c8a4:	cmp	w10, w11
  41c8a8:	b.eq	41c8ec <ferror@plt+0x1ab9c>  // b.none
  41c8ac:	ldursw	x8, [x29, #-16]
  41c8b0:	adrp	x9, 446000 <ferror@plt+0x442b0>
  41c8b4:	add	x9, x9, #0x75a
  41c8b8:	ldrsh	w10, [x9, x8, lsl #1]
  41c8bc:	stur	w10, [x29, #-16]
  41c8c0:	ldur	w10, [x29, #-16]
  41c8c4:	cmp	w10, #0x45a
  41c8c8:	b.lt	41c8e8 <ferror@plt+0x1ab98>  // b.tstop
  41c8cc:	ldrb	w8, [sp, #543]
  41c8d0:	mov	w9, w8
  41c8d4:	adrp	x10, 447000 <ferror@plt+0x452b0>
  41c8d8:	add	x10, x10, #0xe4
  41c8dc:	add	x9, x10, x9
  41c8e0:	ldrb	w8, [x9]
  41c8e4:	strb	w8, [sp, #543]
  41c8e8:	b	41c880 <ferror@plt+0x1ab30>
  41c8ec:	ldursw	x8, [x29, #-16]
  41c8f0:	ldr	x9, [sp, #192]
  41c8f4:	ldrsh	w10, [x9, x8, lsl #1]
  41c8f8:	ldrb	w11, [sp, #543]
  41c8fc:	add	w10, w10, w11
  41c900:	adrp	x8, 447000 <ferror@plt+0x452b0>
  41c904:	add	x8, x8, #0x13a
  41c908:	ldrsh	w10, [x8, w10, sxtw #1]
  41c90c:	stur	w10, [x29, #-16]
  41c910:	ldr	x8, [sp, #424]
  41c914:	ldr	x12, [x8, #8]
  41c918:	add	x12, x12, #0x1
  41c91c:	str	x12, [x8, #8]
  41c920:	ldursw	x8, [x29, #-16]
  41c924:	ldr	x9, [sp, #192]
  41c928:	ldrsh	w10, [x9, x8, lsl #1]
  41c92c:	mov	w11, #0x119f                	// #4511
  41c930:	cmp	w10, w11
  41c934:	b.ne	41c824 <ferror@plt+0x1aad4>  // b.any
  41c938:	ldursw	x8, [x29, #-16]
  41c93c:	ldr	x9, [sp, #216]
  41c940:	ldrsh	w10, [x9, x8, lsl #1]
  41c944:	stur	w10, [x29, #-36]
  41c948:	ldur	w10, [x29, #-36]
  41c94c:	cbnz	w10, 41c97c <ferror@plt+0x1ac2c>
  41c950:	ldr	x8, [sp, #200]
  41c954:	ldr	x9, [x8]
  41c958:	ldr	x10, [sp, #424]
  41c95c:	str	x9, [x10, #8]
  41c960:	ldr	x9, [sp, #208]
  41c964:	ldr	w11, [x9]
  41c968:	stur	w11, [x29, #-16]
  41c96c:	ldursw	x12, [x29, #-16]
  41c970:	ldr	x13, [sp, #216]
  41c974:	ldrsh	w11, [x13, x12, lsl #1]
  41c978:	stur	w11, [x29, #-36]
  41c97c:	ldr	x8, [sp, #424]
  41c980:	ldr	x9, [x8]
  41c984:	ldr	x10, [sp, #184]
  41c988:	str	x9, [x10]
  41c98c:	ldr	x9, [x8, #8]
  41c990:	ldr	x11, [x8]
  41c994:	subs	x9, x9, x11
  41c998:	ldr	x11, [sp, #176]
  41c99c:	str	w9, [x11]
  41c9a0:	ldr	x12, [x8, #8]
  41c9a4:	ldrb	w9, [x12]
  41c9a8:	ldr	x12, [sp, #224]
  41c9ac:	strb	w9, [x12]
  41c9b0:	ldr	x13, [x8, #8]
  41c9b4:	mov	w9, #0x0                   	// #0
  41c9b8:	strb	w9, [x13]
  41c9bc:	ldr	x13, [x8, #8]
  41c9c0:	ldr	x14, [sp, #232]
  41c9c4:	str	x13, [x14]
  41c9c8:	ldur	w8, [x29, #-36]
  41c9cc:	subs	w8, w8, #0x0
  41c9d0:	mov	w9, w8
  41c9d4:	ubfx	x9, x9, #0, #32
  41c9d8:	cmp	x9, #0x119
  41c9dc:	str	x9, [sp, #56]
  41c9e0:	b.hi	425764 <ferror@plt+0x23a14>  // b.pmore
  41c9e4:	adrp	x8, 442000 <ferror@plt+0x402b0>
  41c9e8:	add	x8, x8, #0xbcc
  41c9ec:	ldr	x11, [sp, #56]
  41c9f0:	ldrsw	x10, [x8, x11, lsl #2]
  41c9f4:	add	x9, x8, x10
  41c9f8:	br	x9
  41c9fc:	ldr	x8, [sp, #224]
  41ca00:	ldrb	w9, [x8]
  41ca04:	ldr	x10, [sp, #424]
  41ca08:	ldr	x11, [x10, #8]
  41ca0c:	strb	w9, [x11]
  41ca10:	ldr	x11, [sp, #200]
  41ca14:	ldr	x12, [x11]
  41ca18:	str	x12, [x10, #8]
  41ca1c:	ldr	x12, [sp, #208]
  41ca20:	ldr	w9, [x12]
  41ca24:	stur	w9, [x29, #-16]
  41ca28:	b	41c938 <ferror@plt+0x1abe8>
  41ca2c:	ldr	x8, [sp, #176]
  41ca30:	ldr	w9, [x8]
  41ca34:	cmp	w9, #0x0
  41ca38:	cset	w9, le
  41ca3c:	tbnz	w9, #0, 41ca88 <ferror@plt+0x1ad38>
  41ca40:	ldr	x8, [sp, #184]
  41ca44:	ldr	x9, [x8]
  41ca48:	ldr	x10, [sp, #176]
  41ca4c:	ldr	w11, [x10]
  41ca50:	subs	w11, w11, #0x1
  41ca54:	ldrb	w11, [x9, w11, sxtw]
  41ca58:	cmp	w11, #0xa
  41ca5c:	cset	w11, eq  // eq = none
  41ca60:	and	w11, w11, #0x1
  41ca64:	ldr	x9, [sp, #256]
  41ca68:	ldr	x12, [x9]
  41ca6c:	ldr	x13, [sp, #240]
  41ca70:	ldr	x14, [x13]
  41ca74:	mov	x15, #0x8                   	// #8
  41ca78:	mul	x14, x15, x14
  41ca7c:	add	x12, x12, x14
  41ca80:	ldr	x12, [x12]
  41ca84:	str	w11, [x12, #40]
  41ca88:	ldr	x8, [sp, #104]
  41ca8c:	ldr	w9, [x8]
  41ca90:	cbnz	w9, 41cab4 <ferror@plt+0x1ad64>
  41ca94:	ldr	x8, [sp, #128]
  41ca98:	ldr	w9, [x8]
  41ca9c:	mov	w1, #0x1                   	// #1
  41caa0:	add	w9, w9, #0x1
  41caa4:	str	w9, [x8]
  41caa8:	mov	x10, xzr
  41caac:	mov	x0, x10
  41cab0:	bl	4109ac <ferror@plt+0xec5c>
  41cab4:	ldr	x0, [sp, #376]
  41cab8:	bl	40ffe4 <ferror@plt+0xe294>
  41cabc:	mov	w0, #0x4                   	// #4
  41cac0:	bl	425a34 <ferror@plt+0x23ce4>
  41cac4:	mov	w8, #0x1                   	// #1
  41cac8:	ldr	x9, [sp, #104]
  41cacc:	str	w8, [x9]
  41cad0:	ldr	w8, [sp, #372]
  41cad4:	tbnz	w8, #0, 41cadc <ferror@plt+0x1ad8c>
  41cad8:	b	41cae8 <ferror@plt+0x1ad98>
  41cadc:	ldr	x8, [sp, #184]
  41cae0:	ldr	x0, [x8]
  41cae4:	bl	40ffe4 <ferror@plt+0xe294>
  41cae8:	b	425770 <ferror@plt+0x23a20>
  41caec:	ldr	x8, [sp, #176]
  41caf0:	ldr	w9, [x8]
  41caf4:	cmp	w9, #0x0
  41caf8:	cset	w9, le
  41cafc:	tbnz	w9, #0, 41cb48 <ferror@plt+0x1adf8>
  41cb00:	ldr	x8, [sp, #184]
  41cb04:	ldr	x9, [x8]
  41cb08:	ldr	x10, [sp, #176]
  41cb0c:	ldr	w11, [x10]
  41cb10:	subs	w11, w11, #0x1
  41cb14:	ldrb	w11, [x9, w11, sxtw]
  41cb18:	cmp	w11, #0xa
  41cb1c:	cset	w11, eq  // eq = none
  41cb20:	and	w11, w11, #0x1
  41cb24:	ldr	x9, [sp, #256]
  41cb28:	ldr	x12, [x9]
  41cb2c:	ldr	x13, [sp, #240]
  41cb30:	ldr	x14, [x13]
  41cb34:	mov	x15, #0x8                   	// #8
  41cb38:	mul	x14, x15, x14
  41cb3c:	add	x12, x12, x14
  41cb40:	ldr	x12, [x12]
  41cb44:	str	w11, [x12, #40]
  41cb48:	adrp	x0, 449000 <ferror@plt+0x472b0>
  41cb4c:	add	x0, x0, #0x522
  41cb50:	bl	40ffe4 <ferror@plt+0xe294>
  41cb54:	mov	w0, #0xe                   	// #14
  41cb58:	bl	425a34 <ferror@plt+0x23ce4>
  41cb5c:	b	425770 <ferror@plt+0x23a20>
  41cb60:	ldr	x8, [sp, #176]
  41cb64:	ldr	w9, [x8]
  41cb68:	cmp	w9, #0x0
  41cb6c:	cset	w9, le
  41cb70:	tbnz	w9, #0, 41cbbc <ferror@plt+0x1ae6c>
  41cb74:	ldr	x8, [sp, #184]
  41cb78:	ldr	x9, [x8]
  41cb7c:	ldr	x10, [sp, #176]
  41cb80:	ldr	w11, [x10]
  41cb84:	subs	w11, w11, #0x1
  41cb88:	ldrb	w11, [x9, w11, sxtw]
  41cb8c:	cmp	w11, #0xa
  41cb90:	cset	w11, eq  // eq = none
  41cb94:	and	w11, w11, #0x1
  41cb98:	ldr	x9, [sp, #256]
  41cb9c:	ldr	x12, [x9]
  41cba0:	ldr	x13, [sp, #240]
  41cba4:	ldr	x14, [x13]
  41cba8:	mov	x15, #0x8                   	// #8
  41cbac:	mul	x14, x15, x14
  41cbb0:	add	x12, x12, x14
  41cbb4:	ldr	x12, [x12]
  41cbb8:	str	w11, [x12, #40]
  41cbbc:	mov	w0, #0x12                  	// #18
  41cbc0:	bl	425a34 <ferror@plt+0x23ce4>
  41cbc4:	b	425770 <ferror@plt+0x23a20>
  41cbc8:	ldr	x8, [sp, #176]
  41cbcc:	ldr	w9, [x8]
  41cbd0:	cmp	w9, #0x0
  41cbd4:	cset	w9, le
  41cbd8:	tbnz	w9, #0, 41cc24 <ferror@plt+0x1aed4>
  41cbdc:	ldr	x8, [sp, #184]
  41cbe0:	ldr	x9, [x8]
  41cbe4:	ldr	x10, [sp, #176]
  41cbe8:	ldr	w11, [x10]
  41cbec:	subs	w11, w11, #0x1
  41cbf0:	ldrb	w11, [x9, w11, sxtw]
  41cbf4:	cmp	w11, #0xa
  41cbf8:	cset	w11, eq  // eq = none
  41cbfc:	and	w11, w11, #0x1
  41cc00:	ldr	x9, [sp, #256]
  41cc04:	ldr	x12, [x9]
  41cc08:	ldr	x13, [sp, #240]
  41cc0c:	ldr	x14, [x13]
  41cc10:	mov	x15, #0x8                   	// #8
  41cc14:	mul	x14, x15, x14
  41cc18:	add	x12, x12, x14
  41cc1c:	ldr	x12, [x12]
  41cc20:	str	w11, [x12, #40]
  41cc24:	mov	w8, #0x105                 	// #261
  41cc28:	stur	w8, [x29, #-12]
  41cc2c:	b	425774 <ferror@plt+0x23a24>
  41cc30:	ldr	x8, [sp, #176]
  41cc34:	ldr	w9, [x8]
  41cc38:	cmp	w9, #0x0
  41cc3c:	cset	w9, le
  41cc40:	tbnz	w9, #0, 41cc8c <ferror@plt+0x1af3c>
  41cc44:	ldr	x8, [sp, #184]
  41cc48:	ldr	x9, [x8]
  41cc4c:	ldr	x10, [sp, #176]
  41cc50:	ldr	w11, [x10]
  41cc54:	subs	w11, w11, #0x1
  41cc58:	ldrb	w11, [x9, w11, sxtw]
  41cc5c:	cmp	w11, #0xa
  41cc60:	cset	w11, eq  // eq = none
  41cc64:	and	w11, w11, #0x1
  41cc68:	ldr	x9, [sp, #256]
  41cc6c:	ldr	x12, [x9]
  41cc70:	ldr	x13, [sp, #240]
  41cc74:	ldr	x14, [x13]
  41cc78:	mov	x15, #0x8                   	// #8
  41cc7c:	mul	x14, x15, x14
  41cc80:	add	x12, x12, x14
  41cc84:	ldr	x12, [x12]
  41cc88:	str	w11, [x12, #40]
  41cc8c:	mov	w8, #0x106                 	// #262
  41cc90:	stur	w8, [x29, #-12]
  41cc94:	b	425774 <ferror@plt+0x23a24>
  41cc98:	ldr	x8, [sp, #176]
  41cc9c:	ldr	w9, [x8]
  41cca0:	cmp	w9, #0x0
  41cca4:	cset	w9, le
  41cca8:	tbnz	w9, #0, 41ccf4 <ferror@plt+0x1afa4>
  41ccac:	ldr	x8, [sp, #184]
  41ccb0:	ldr	x9, [x8]
  41ccb4:	ldr	x10, [sp, #176]
  41ccb8:	ldr	w11, [x10]
  41ccbc:	subs	w11, w11, #0x1
  41ccc0:	ldrb	w11, [x9, w11, sxtw]
  41ccc4:	cmp	w11, #0xa
  41ccc8:	cset	w11, eq  // eq = none
  41cccc:	and	w11, w11, #0x1
  41ccd0:	ldr	x9, [sp, #256]
  41ccd4:	ldr	x12, [x9]
  41ccd8:	ldr	x13, [sp, #240]
  41ccdc:	ldr	x14, [x13]
  41cce0:	mov	x15, #0x8                   	// #8
  41cce4:	mul	x14, x15, x14
  41cce8:	add	x12, x12, x14
  41ccec:	ldr	x12, [x12]
  41ccf0:	str	w11, [x12, #40]
  41ccf4:	ldr	x8, [sp, #104]
  41ccf8:	ldr	w9, [x8]
  41ccfc:	cbnz	w9, 41cd20 <ferror@plt+0x1afd0>
  41cd00:	ldr	x8, [sp, #128]
  41cd04:	ldr	w9, [x8]
  41cd08:	mov	w1, #0x1                   	// #1
  41cd0c:	add	w9, w9, #0x1
  41cd10:	str	w9, [x8]
  41cd14:	mov	x10, xzr
  41cd18:	mov	x0, x10
  41cd1c:	bl	4109ac <ferror@plt+0xec5c>
  41cd20:	ldr	x0, [sp, #376]
  41cd24:	bl	40ffe4 <ferror@plt+0xe294>
  41cd28:	mov	w0, #0x4                   	// #4
  41cd2c:	bl	425a34 <ferror@plt+0x23ce4>
  41cd30:	ldr	x8, [sp, #104]
  41cd34:	str	wzr, [x8]
  41cd38:	ldr	w9, [sp, #252]
  41cd3c:	tbnz	w9, #0, 41cd44 <ferror@plt+0x1aff4>
  41cd40:	b	41cd50 <ferror@plt+0x1b000>
  41cd44:	ldr	x8, [sp, #184]
  41cd48:	ldr	x0, [x8]
  41cd4c:	bl	40ffe4 <ferror@plt+0xe294>
  41cd50:	b	425770 <ferror@plt+0x23a20>
  41cd54:	ldr	x8, [sp, #176]
  41cd58:	ldr	w9, [x8]
  41cd5c:	cmp	w9, #0x0
  41cd60:	cset	w9, le
  41cd64:	tbnz	w9, #0, 41cdb0 <ferror@plt+0x1b060>
  41cd68:	ldr	x8, [sp, #184]
  41cd6c:	ldr	x9, [x8]
  41cd70:	ldr	x10, [sp, #176]
  41cd74:	ldr	w11, [x10]
  41cd78:	subs	w11, w11, #0x1
  41cd7c:	ldrb	w11, [x9, w11, sxtw]
  41cd80:	cmp	w11, #0xa
  41cd84:	cset	w11, eq  // eq = none
  41cd88:	and	w11, w11, #0x1
  41cd8c:	ldr	x9, [sp, #256]
  41cd90:	ldr	x12, [x9]
  41cd94:	ldr	x13, [sp, #240]
  41cd98:	ldr	x14, [x13]
  41cd9c:	mov	x15, #0x8                   	// #8
  41cda0:	mul	x14, x15, x14
  41cda4:	add	x12, x12, x14
  41cda8:	ldr	x12, [x12]
  41cdac:	str	w11, [x12, #40]
  41cdb0:	ldr	x8, [sp, #128]
  41cdb4:	ldr	w9, [x8]
  41cdb8:	stur	w9, [x29, #-48]
  41cdbc:	ldr	w9, [x8]
  41cdc0:	add	w9, w9, #0x1
  41cdc4:	str	w9, [x8]
  41cdc8:	ldr	x10, [sp, #64]
  41cdcc:	ldr	x11, [x10]
  41cdd0:	cbz	x11, 41cde4 <ferror@plt+0x1b094>
  41cdd4:	ldr	x8, [sp, #64]
  41cdd8:	ldr	x9, [x8]
  41cddc:	str	x9, [sp, #48]
  41cde0:	b	41cdf0 <ferror@plt+0x1b0a0>
  41cde4:	adrp	x8, 42c000 <ferror@plt+0x2a2b0>
  41cde8:	add	x8, x8, #0x45a
  41cdec:	str	x8, [sp, #48]
  41cdf0:	ldr	x8, [sp, #48]
  41cdf4:	ldr	x9, [sp, #128]
  41cdf8:	ldr	w2, [x9]
  41cdfc:	ldr	x0, [sp, #296]
  41ce00:	mov	x1, x8
  41ce04:	bl	402010 <ferror@plt+0x2c0>
  41ce08:	mov	w10, #0x1                   	// #1
  41ce0c:	stur	w10, [x29, #-44]
  41ce10:	mov	w10, #0x13                  	// #19
  41ce14:	mov	w0, w10
  41ce18:	bl	425a34 <ferror@plt+0x23ce4>
  41ce1c:	b	425770 <ferror@plt+0x23a20>
  41ce20:	ldr	x8, [sp, #176]
  41ce24:	ldr	w9, [x8]
  41ce28:	cmp	w9, #0x0
  41ce2c:	cset	w9, le
  41ce30:	tbnz	w9, #0, 41ce7c <ferror@plt+0x1b12c>
  41ce34:	ldr	x8, [sp, #184]
  41ce38:	ldr	x9, [x8]
  41ce3c:	ldr	x10, [sp, #176]
  41ce40:	ldr	w11, [x10]
  41ce44:	subs	w11, w11, #0x1
  41ce48:	ldrb	w11, [x9, w11, sxtw]
  41ce4c:	cmp	w11, #0xa
  41ce50:	cset	w11, eq  // eq = none
  41ce54:	and	w11, w11, #0x1
  41ce58:	ldr	x9, [sp, #256]
  41ce5c:	ldr	x12, [x9]
  41ce60:	ldr	x13, [sp, #240]
  41ce64:	ldr	x14, [x13]
  41ce68:	mov	x15, #0x8                   	// #8
  41ce6c:	mul	x14, x15, x14
  41ce70:	add	x12, x12, x14
  41ce74:	ldr	x12, [x12]
  41ce78:	str	w11, [x12, #40]
  41ce7c:	adrp	x0, 449000 <ferror@plt+0x472b0>
  41ce80:	add	x0, x0, #0x527
  41ce84:	bl	401d10 <gettext@plt>
  41ce88:	bl	4162f8 <ferror@plt+0x145a8>
  41ce8c:	b	425770 <ferror@plt+0x23a20>
  41ce90:	ldr	x8, [sp, #176]
  41ce94:	ldr	w9, [x8]
  41ce98:	cmp	w9, #0x0
  41ce9c:	cset	w9, le
  41cea0:	tbnz	w9, #0, 41ceec <ferror@plt+0x1b19c>
  41cea4:	ldr	x8, [sp, #184]
  41cea8:	ldr	x9, [x8]
  41ceac:	ldr	x10, [sp, #176]
  41ceb0:	ldr	w11, [x10]
  41ceb4:	subs	w11, w11, #0x1
  41ceb8:	ldrb	w11, [x9, w11, sxtw]
  41cebc:	cmp	w11, #0xa
  41cec0:	cset	w11, eq  // eq = none
  41cec4:	and	w11, w11, #0x1
  41cec8:	ldr	x9, [sp, #256]
  41cecc:	ldr	x12, [x9]
  41ced0:	ldr	x13, [sp, #240]
  41ced4:	ldr	x14, [x13]
  41ced8:	mov	x15, #0x8                   	// #8
  41cedc:	mul	x14, x15, x14
  41cee0:	add	x12, x12, x14
  41cee4:	ldr	x12, [x12]
  41cee8:	str	w11, [x12, #40]
  41ceec:	b	425770 <ferror@plt+0x23a20>
  41cef0:	ldr	x8, [sp, #176]
  41cef4:	ldr	w9, [x8]
  41cef8:	cmp	w9, #0x0
  41cefc:	cset	w9, le
  41cf00:	tbnz	w9, #0, 41cf4c <ferror@plt+0x1b1fc>
  41cf04:	ldr	x8, [sp, #184]
  41cf08:	ldr	x9, [x8]
  41cf0c:	ldr	x10, [sp, #176]
  41cf10:	ldr	w11, [x10]
  41cf14:	subs	w11, w11, #0x1
  41cf18:	ldrb	w11, [x9, w11, sxtw]
  41cf1c:	cmp	w11, #0xa
  41cf20:	cset	w11, eq  // eq = none
  41cf24:	and	w11, w11, #0x1
  41cf28:	ldr	x9, [sp, #256]
  41cf2c:	ldr	x12, [x9]
  41cf30:	ldr	x13, [sp, #240]
  41cf34:	ldr	x14, [x13]
  41cf38:	mov	x15, #0x8                   	// #8
  41cf3c:	mul	x14, x15, x14
  41cf40:	add	x12, x12, x14
  41cf44:	ldr	x12, [x12]
  41cf48:	str	w11, [x12, #40]
  41cf4c:	mov	w8, #0x2                   	// #2
  41cf50:	ldr	x9, [sp, #160]
  41cf54:	str	w8, [x9]
  41cf58:	ldr	x10, [sp, #120]
  41cf5c:	str	wzr, [x10]
  41cf60:	bl	410b58 <ferror@plt+0xee08>
  41cf64:	mov	x9, xzr
  41cf68:	mov	x0, x9
  41cf6c:	mov	w1, #0x1                   	// #1
  41cf70:	bl	4109ac <ferror@plt+0xec5c>
  41cf74:	mov	w8, #0x5                   	// #5
  41cf78:	ldr	x9, [sp, #280]
  41cf7c:	str	w8, [x9]
  41cf80:	mov	w8, #0x104                 	// #260
  41cf84:	stur	w8, [x29, #-12]
  41cf88:	b	425774 <ferror@plt+0x23a24>
  41cf8c:	ldr	x8, [sp, #176]
  41cf90:	ldr	w9, [x8]
  41cf94:	cmp	w9, #0x0
  41cf98:	cset	w9, le
  41cf9c:	tbnz	w9, #0, 41cfe8 <ferror@plt+0x1b298>
  41cfa0:	ldr	x8, [sp, #184]
  41cfa4:	ldr	x9, [x8]
  41cfa8:	ldr	x10, [sp, #176]
  41cfac:	ldr	w11, [x10]
  41cfb0:	subs	w11, w11, #0x1
  41cfb4:	ldrb	w11, [x9, w11, sxtw]
  41cfb8:	cmp	w11, #0xa
  41cfbc:	cset	w11, eq  // eq = none
  41cfc0:	and	w11, w11, #0x1
  41cfc4:	ldr	x9, [sp, #256]
  41cfc8:	ldr	x12, [x9]
  41cfcc:	ldr	x13, [sp, #240]
  41cfd0:	ldr	x14, [x13]
  41cfd4:	mov	x15, #0x8                   	// #8
  41cfd8:	mul	x14, x15, x14
  41cfdc:	add	x12, x12, x14
  41cfe0:	ldr	x12, [x12]
  41cfe4:	str	w11, [x12, #40]
  41cfe8:	ldr	x8, [sp, #336]
  41cfec:	str	wzr, [x8]
  41cff0:	ldr	x9, [sp, #128]
  41cff4:	ldr	w10, [x9]
  41cff8:	add	w10, w10, #0x1
  41cffc:	str	w10, [x9]
  41d000:	b	425770 <ferror@plt+0x23a20>
  41d004:	ldr	x8, [sp, #176]
  41d008:	ldr	w9, [x8]
  41d00c:	cmp	w9, #0x0
  41d010:	cset	w9, le
  41d014:	tbnz	w9, #0, 41d060 <ferror@plt+0x1b310>
  41d018:	ldr	x8, [sp, #184]
  41d01c:	ldr	x9, [x8]
  41d020:	ldr	x10, [sp, #176]
  41d024:	ldr	w11, [x10]
  41d028:	subs	w11, w11, #0x1
  41d02c:	ldrb	w11, [x9, w11, sxtw]
  41d030:	cmp	w11, #0xa
  41d034:	cset	w11, eq  // eq = none
  41d038:	and	w11, w11, #0x1
  41d03c:	ldr	x9, [sp, #256]
  41d040:	ldr	x12, [x9]
  41d044:	ldr	x13, [sp, #240]
  41d048:	ldr	x14, [x13]
  41d04c:	mov	x15, #0x8                   	// #8
  41d050:	mul	x14, x15, x14
  41d054:	add	x12, x12, x14
  41d058:	ldr	x12, [x12]
  41d05c:	str	w11, [x12, #40]
  41d060:	mov	w8, #0x1                   	// #1
  41d064:	ldr	x9, [sp, #336]
  41d068:	str	w8, [x9]
  41d06c:	ldr	x10, [sp, #128]
  41d070:	ldr	w8, [x10]
  41d074:	add	w8, w8, #0x1
  41d078:	str	w8, [x10]
  41d07c:	b	425770 <ferror@plt+0x23a20>
  41d080:	ldr	x8, [sp, #176]
  41d084:	ldr	w9, [x8]
  41d088:	cmp	w9, #0x0
  41d08c:	cset	w9, le
  41d090:	tbnz	w9, #0, 41d0dc <ferror@plt+0x1b38c>
  41d094:	ldr	x8, [sp, #184]
  41d098:	ldr	x9, [x8]
  41d09c:	ldr	x10, [sp, #176]
  41d0a0:	ldr	w11, [x10]
  41d0a4:	subs	w11, w11, #0x1
  41d0a8:	ldrb	w11, [x9, w11, sxtw]
  41d0ac:	cmp	w11, #0xa
  41d0b0:	cset	w11, eq  // eq = none
  41d0b4:	and	w11, w11, #0x1
  41d0b8:	ldr	x9, [sp, #256]
  41d0bc:	ldr	x12, [x9]
  41d0c0:	ldr	x13, [sp, #240]
  41d0c4:	ldr	x14, [x13]
  41d0c8:	mov	x15, #0x8                   	// #8
  41d0cc:	mul	x14, x15, x14
  41d0d0:	add	x12, x12, x14
  41d0d4:	ldr	x12, [x12]
  41d0d8:	str	w11, [x12, #40]
  41d0dc:	mov	w8, #0x23                  	// #35
  41d0e0:	ldr	x9, [sp, #280]
  41d0e4:	str	w8, [x9]
  41d0e8:	mov	w8, #0x10a                 	// #266
  41d0ec:	stur	w8, [x29, #-12]
  41d0f0:	b	425774 <ferror@plt+0x23a24>
  41d0f4:	ldr	x8, [sp, #176]
  41d0f8:	ldr	w9, [x8]
  41d0fc:	cmp	w9, #0x0
  41d100:	cset	w9, le
  41d104:	tbnz	w9, #0, 41d150 <ferror@plt+0x1b400>
  41d108:	ldr	x8, [sp, #184]
  41d10c:	ldr	x9, [x8]
  41d110:	ldr	x10, [sp, #176]
  41d114:	ldr	w11, [x10]
  41d118:	subs	w11, w11, #0x1
  41d11c:	ldrb	w11, [x9, w11, sxtw]
  41d120:	cmp	w11, #0xa
  41d124:	cset	w11, eq  // eq = none
  41d128:	and	w11, w11, #0x1
  41d12c:	ldr	x9, [sp, #256]
  41d130:	ldr	x12, [x9]
  41d134:	ldr	x13, [sp, #240]
  41d138:	ldr	x14, [x13]
  41d13c:	mov	x15, #0x8                   	// #8
  41d140:	mul	x14, x15, x14
  41d144:	add	x12, x12, x14
  41d148:	ldr	x12, [x12]
  41d14c:	str	w11, [x12, #40]
  41d150:	ldr	x8, [sp, #128]
  41d154:	ldr	w9, [x8]
  41d158:	add	w9, w9, #0x1
  41d15c:	str	w9, [x8]
  41d160:	b	425770 <ferror@plt+0x23a20>
  41d164:	ldr	x8, [sp, #176]
  41d168:	ldr	w9, [x8]
  41d16c:	cmp	w9, #0x0
  41d170:	cset	w9, le
  41d174:	tbnz	w9, #0, 41d1c0 <ferror@plt+0x1b470>
  41d178:	ldr	x8, [sp, #184]
  41d17c:	ldr	x9, [x8]
  41d180:	ldr	x10, [sp, #176]
  41d184:	ldr	w11, [x10]
  41d188:	subs	w11, w11, #0x1
  41d18c:	ldrb	w11, [x9, w11, sxtw]
  41d190:	cmp	w11, #0xa
  41d194:	cset	w11, eq  // eq = none
  41d198:	and	w11, w11, #0x1
  41d19c:	ldr	x9, [sp, #256]
  41d1a0:	ldr	x12, [x9]
  41d1a4:	ldr	x13, [sp, #240]
  41d1a8:	ldr	x14, [x13]
  41d1ac:	mov	x15, #0x8                   	// #8
  41d1b0:	mul	x14, x15, x14
  41d1b4:	add	x12, x12, x14
  41d1b8:	ldr	x12, [x12]
  41d1bc:	str	w11, [x12, #40]
  41d1c0:	ldr	x8, [sp, #128]
  41d1c4:	ldr	w9, [x8]
  41d1c8:	add	w9, w9, #0x1
  41d1cc:	str	w9, [x8]
  41d1d0:	b	425770 <ferror@plt+0x23a20>
  41d1d4:	ldr	x8, [sp, #176]
  41d1d8:	ldr	w9, [x8]
  41d1dc:	cmp	w9, #0x0
  41d1e0:	cset	w9, le
  41d1e4:	tbnz	w9, #0, 41d230 <ferror@plt+0x1b4e0>
  41d1e8:	ldr	x8, [sp, #184]
  41d1ec:	ldr	x9, [x8]
  41d1f0:	ldr	x10, [sp, #176]
  41d1f4:	ldr	w11, [x10]
  41d1f8:	subs	w11, w11, #0x1
  41d1fc:	ldrb	w11, [x9, w11, sxtw]
  41d200:	cmp	w11, #0xa
  41d204:	cset	w11, eq  // eq = none
  41d208:	and	w11, w11, #0x1
  41d20c:	ldr	x9, [sp, #256]
  41d210:	ldr	x12, [x9]
  41d214:	ldr	x13, [sp, #240]
  41d218:	ldr	x14, [x13]
  41d21c:	mov	x15, #0x8                   	// #8
  41d220:	mul	x14, x15, x14
  41d224:	add	x12, x12, x14
  41d228:	ldr	x12, [x12]
  41d22c:	str	w11, [x12, #40]
  41d230:	adrp	x0, 449000 <ferror@plt+0x472b0>
  41d234:	add	x0, x0, #0x542
  41d238:	bl	401d10 <gettext@plt>
  41d23c:	bl	4162f8 <ferror@plt+0x145a8>
  41d240:	b	425770 <ferror@plt+0x23a20>
  41d244:	ldr	x8, [sp, #176]
  41d248:	ldr	w9, [x8]
  41d24c:	cmp	w9, #0x0
  41d250:	cset	w9, le
  41d254:	tbnz	w9, #0, 41d2a0 <ferror@plt+0x1b550>
  41d258:	ldr	x8, [sp, #184]
  41d25c:	ldr	x9, [x8]
  41d260:	ldr	x10, [sp, #176]
  41d264:	ldr	w11, [x10]
  41d268:	subs	w11, w11, #0x1
  41d26c:	ldrb	w11, [x9, w11, sxtw]
  41d270:	cmp	w11, #0xa
  41d274:	cset	w11, eq  // eq = none
  41d278:	and	w11, w11, #0x1
  41d27c:	ldr	x9, [sp, #256]
  41d280:	ldr	x12, [x9]
  41d284:	ldr	x13, [sp, #240]
  41d288:	ldr	x14, [x13]
  41d28c:	mov	x15, #0x8                   	// #8
  41d290:	mul	x14, x15, x14
  41d294:	add	x12, x12, x14
  41d298:	ldr	x12, [x12]
  41d29c:	str	w11, [x12, #40]
  41d2a0:	ldr	x8, [sp, #176]
  41d2a4:	ldr	w9, [x8]
  41d2a8:	cmp	w9, #0x800
  41d2ac:	b.ge	41d2c8 <ferror@plt+0x1b578>  // b.tcont
  41d2b0:	ldr	x8, [sp, #184]
  41d2b4:	ldr	x1, [x8]
  41d2b8:	ldr	x0, [sp, #408]
  41d2bc:	mov	x2, #0x800                 	// #2048
  41d2c0:	bl	401c90 <strncpy@plt>
  41d2c4:	b	41d2e4 <ferror@plt+0x1b594>
  41d2c8:	adrp	x0, 449000 <ferror@plt+0x472b0>
  41d2cc:	add	x0, x0, #0x55d
  41d2d0:	bl	401d10 <gettext@plt>
  41d2d4:	bl	4162f8 <ferror@plt+0x145a8>
  41d2d8:	ldr	x0, [sp, #416]
  41d2dc:	mov	w1, #0x2                   	// #2
  41d2e0:	bl	401c60 <longjmp@plt>
  41d2e4:	ldr	x8, [sp, #304]
  41d2e8:	str	wzr, [x8]
  41d2ec:	mov	w9, #0xb                   	// #11
  41d2f0:	ldr	x10, [sp, #280]
  41d2f4:	str	w9, [x10]
  41d2f8:	b	425770 <ferror@plt+0x23a20>
  41d2fc:	ldr	x8, [sp, #176]
  41d300:	ldr	w9, [x8]
  41d304:	cmp	w9, #0x0
  41d308:	cset	w9, le
  41d30c:	tbnz	w9, #0, 41d358 <ferror@plt+0x1b608>
  41d310:	ldr	x8, [sp, #184]
  41d314:	ldr	x9, [x8]
  41d318:	ldr	x10, [sp, #176]
  41d31c:	ldr	w11, [x10]
  41d320:	subs	w11, w11, #0x1
  41d324:	ldrb	w11, [x9, w11, sxtw]
  41d328:	cmp	w11, #0xa
  41d32c:	cset	w11, eq  // eq = none
  41d330:	and	w11, w11, #0x1
  41d334:	ldr	x9, [sp, #256]
  41d338:	ldr	x12, [x9]
  41d33c:	ldr	x13, [sp, #240]
  41d340:	ldr	x14, [x13]
  41d344:	mov	x15, #0x8                   	// #8
  41d348:	mul	x14, x15, x14
  41d34c:	add	x12, x12, x14
  41d350:	ldr	x12, [x12]
  41d354:	str	w11, [x12, #40]
  41d358:	ldr	x8, [sp, #176]
  41d35c:	ldr	w9, [x8]
  41d360:	cmp	w9, #0x800
  41d364:	b.ge	41d388 <ferror@plt+0x1b638>  // b.tcont
  41d368:	ldr	x8, [sp, #184]
  41d36c:	ldr	x1, [x8]
  41d370:	ldr	x0, [sp, #408]
  41d374:	mov	x2, #0x800                 	// #2048
  41d378:	bl	401c90 <strncpy@plt>
  41d37c:	mov	w9, #0x107                 	// #263
  41d380:	stur	w9, [x29, #-12]
  41d384:	b	425774 <ferror@plt+0x23a24>
  41d388:	ldr	x0, [sp, #72]
  41d38c:	bl	401d10 <gettext@plt>
  41d390:	bl	4162f8 <ferror@plt+0x145a8>
  41d394:	ldr	x0, [sp, #416]
  41d398:	mov	w1, #0x2                   	// #2
  41d39c:	bl	401c60 <longjmp@plt>
  41d3a0:	ldr	x8, [sp, #176]
  41d3a4:	ldr	w9, [x8]
  41d3a8:	cmp	w9, #0x0
  41d3ac:	cset	w9, le
  41d3b0:	tbnz	w9, #0, 41d3fc <ferror@plt+0x1b6ac>
  41d3b4:	ldr	x8, [sp, #184]
  41d3b8:	ldr	x9, [x8]
  41d3bc:	ldr	x10, [sp, #176]
  41d3c0:	ldr	w11, [x10]
  41d3c4:	subs	w11, w11, #0x1
  41d3c8:	ldrb	w11, [x9, w11, sxtw]
  41d3cc:	cmp	w11, #0xa
  41d3d0:	cset	w11, eq  // eq = none
  41d3d4:	and	w11, w11, #0x1
  41d3d8:	ldr	x9, [sp, #256]
  41d3dc:	ldr	x12, [x9]
  41d3e0:	ldr	x13, [sp, #240]
  41d3e4:	ldr	x14, [x13]
  41d3e8:	mov	x15, #0x8                   	// #8
  41d3ec:	mul	x14, x15, x14
  41d3f0:	add	x12, x12, x14
  41d3f4:	ldr	x12, [x12]
  41d3f8:	str	w11, [x12, #40]
  41d3fc:	ldr	x8, [sp, #128]
  41d400:	ldr	w9, [x8]
  41d404:	add	w9, w9, #0x1
  41d408:	str	w9, [x8]
  41d40c:	b	425770 <ferror@plt+0x23a20>
  41d410:	ldr	x8, [sp, #176]
  41d414:	ldr	w9, [x8]
  41d418:	cmp	w9, #0x0
  41d41c:	cset	w9, le
  41d420:	tbnz	w9, #0, 41d46c <ferror@plt+0x1b71c>
  41d424:	ldr	x8, [sp, #184]
  41d428:	ldr	x9, [x8]
  41d42c:	ldr	x10, [sp, #176]
  41d430:	ldr	w11, [x10]
  41d434:	subs	w11, w11, #0x1
  41d438:	ldrb	w11, [x9, w11, sxtw]
  41d43c:	cmp	w11, #0xa
  41d440:	cset	w11, eq  // eq = none
  41d444:	and	w11, w11, #0x1
  41d448:	ldr	x9, [sp, #256]
  41d44c:	ldr	x12, [x9]
  41d450:	ldr	x13, [sp, #240]
  41d454:	ldr	x14, [x13]
  41d458:	mov	x15, #0x8                   	// #8
  41d45c:	mul	x14, x15, x14
  41d460:	add	x12, x12, x14
  41d464:	ldr	x12, [x12]
  41d468:	str	w11, [x12, #40]
  41d46c:	ldr	x8, [sp, #184]
  41d470:	ldr	x0, [x8]
  41d474:	bl	40ffe4 <ferror@plt+0xe294>
  41d478:	ldr	x8, [sp, #128]
  41d47c:	ldr	w9, [x8]
  41d480:	add	w9, w9, #0x1
  41d484:	str	w9, [x8]
  41d488:	b	425770 <ferror@plt+0x23a20>
  41d48c:	ldr	x8, [sp, #176]
  41d490:	ldr	w9, [x8]
  41d494:	cmp	w9, #0x0
  41d498:	cset	w9, le
  41d49c:	tbnz	w9, #0, 41d4e8 <ferror@plt+0x1b798>
  41d4a0:	ldr	x8, [sp, #184]
  41d4a4:	ldr	x9, [x8]
  41d4a8:	ldr	x10, [sp, #176]
  41d4ac:	ldr	w11, [x10]
  41d4b0:	subs	w11, w11, #0x1
  41d4b4:	ldrb	w11, [x9, w11, sxtw]
  41d4b8:	cmp	w11, #0xa
  41d4bc:	cset	w11, eq  // eq = none
  41d4c0:	and	w11, w11, #0x1
  41d4c4:	ldr	x9, [sp, #256]
  41d4c8:	ldr	x12, [x9]
  41d4cc:	ldr	x13, [sp, #240]
  41d4d0:	ldr	x14, [x13]
  41d4d4:	mov	x15, #0x8                   	// #8
  41d4d8:	mul	x14, x15, x14
  41d4dc:	add	x12, x12, x14
  41d4e0:	ldr	x12, [x12]
  41d4e4:	str	w11, [x12, #40]
  41d4e8:	ldr	x8, [sp, #184]
  41d4ec:	ldr	x0, [x8]
  41d4f0:	bl	40ffe4 <ferror@plt+0xe294>
  41d4f4:	b	425770 <ferror@plt+0x23a20>
  41d4f8:	ldr	x8, [sp, #176]
  41d4fc:	ldr	w9, [x8]
  41d500:	cmp	w9, #0x0
  41d504:	cset	w9, le
  41d508:	tbnz	w9, #0, 41d554 <ferror@plt+0x1b804>
  41d50c:	ldr	x8, [sp, #184]
  41d510:	ldr	x9, [x8]
  41d514:	ldr	x10, [sp, #176]
  41d518:	ldr	w11, [x10]
  41d51c:	subs	w11, w11, #0x1
  41d520:	ldrb	w11, [x9, w11, sxtw]
  41d524:	cmp	w11, #0xa
  41d528:	cset	w11, eq  // eq = none
  41d52c:	and	w11, w11, #0x1
  41d530:	ldr	x9, [sp, #256]
  41d534:	ldr	x12, [x9]
  41d538:	ldr	x13, [sp, #240]
  41d53c:	ldr	x14, [x13]
  41d540:	mov	x15, #0x8                   	// #8
  41d544:	mul	x14, x15, x14
  41d548:	add	x12, x12, x14
  41d54c:	ldr	x12, [x12]
  41d550:	str	w11, [x12, #40]
  41d554:	ldr	x8, [sp, #184]
  41d558:	ldr	x0, [x8]
  41d55c:	bl	40ffe4 <ferror@plt+0xe294>
  41d560:	b	425770 <ferror@plt+0x23a20>
  41d564:	ldr	x8, [sp, #176]
  41d568:	ldr	w9, [x8]
  41d56c:	cmp	w9, #0x0
  41d570:	cset	w9, le
  41d574:	tbnz	w9, #0, 41d5c0 <ferror@plt+0x1b870>
  41d578:	ldr	x8, [sp, #184]
  41d57c:	ldr	x9, [x8]
  41d580:	ldr	x10, [sp, #176]
  41d584:	ldr	w11, [x10]
  41d588:	subs	w11, w11, #0x1
  41d58c:	ldrb	w11, [x9, w11, sxtw]
  41d590:	cmp	w11, #0xa
  41d594:	cset	w11, eq  // eq = none
  41d598:	and	w11, w11, #0x1
  41d59c:	ldr	x9, [sp, #256]
  41d5a0:	ldr	x12, [x9]
  41d5a4:	ldr	x13, [sp, #240]
  41d5a8:	ldr	x14, [x13]
  41d5ac:	mov	x15, #0x8                   	// #8
  41d5b0:	mul	x14, x15, x14
  41d5b4:	add	x12, x12, x14
  41d5b8:	ldr	x12, [x12]
  41d5bc:	str	w11, [x12, #40]
  41d5c0:	ldr	x8, [sp, #128]
  41d5c4:	ldr	w9, [x8]
  41d5c8:	add	w9, w9, #0x1
  41d5cc:	str	w9, [x8]
  41d5d0:	ldr	x10, [sp, #184]
  41d5d4:	ldr	x0, [x10]
  41d5d8:	bl	40ffe4 <ferror@plt+0xe294>
  41d5dc:	b	425770 <ferror@plt+0x23a20>
  41d5e0:	ldr	x8, [sp, #176]
  41d5e4:	ldr	w9, [x8]
  41d5e8:	cmp	w9, #0x0
  41d5ec:	cset	w9, le
  41d5f0:	tbnz	w9, #0, 41d63c <ferror@plt+0x1b8ec>
  41d5f4:	ldr	x8, [sp, #184]
  41d5f8:	ldr	x9, [x8]
  41d5fc:	ldr	x10, [sp, #176]
  41d600:	ldr	w11, [x10]
  41d604:	subs	w11, w11, #0x1
  41d608:	ldrb	w11, [x9, w11, sxtw]
  41d60c:	cmp	w11, #0xa
  41d610:	cset	w11, eq  // eq = none
  41d614:	and	w11, w11, #0x1
  41d618:	ldr	x9, [sp, #256]
  41d61c:	ldr	x12, [x9]
  41d620:	ldr	x13, [sp, #240]
  41d624:	ldr	x14, [x13]
  41d628:	mov	x15, #0x8                   	// #8
  41d62c:	mul	x14, x15, x14
  41d630:	add	x12, x12, x14
  41d634:	ldr	x12, [x12]
  41d638:	str	w11, [x12, #40]
  41d63c:	adrp	x0, 449000 <ferror@plt+0x472b0>
  41d640:	add	x0, x0, #0x58c
  41d644:	bl	40ffe4 <ferror@plt+0xe294>
  41d648:	bl	425b3c <ferror@plt+0x23dec>
  41d64c:	b	425770 <ferror@plt+0x23a20>
  41d650:	ldr	x8, [sp, #176]
  41d654:	ldr	w9, [x8]
  41d658:	cmp	w9, #0x0
  41d65c:	cset	w9, le
  41d660:	tbnz	w9, #0, 41d6ac <ferror@plt+0x1b95c>
  41d664:	ldr	x8, [sp, #184]
  41d668:	ldr	x9, [x8]
  41d66c:	ldr	x10, [sp, #176]
  41d670:	ldr	w11, [x10]
  41d674:	subs	w11, w11, #0x1
  41d678:	ldrb	w11, [x9, w11, sxtw]
  41d67c:	cmp	w11, #0xa
  41d680:	cset	w11, eq  // eq = none
  41d684:	and	w11, w11, #0x1
  41d688:	ldr	x9, [sp, #256]
  41d68c:	ldr	x12, [x9]
  41d690:	ldr	x13, [sp, #240]
  41d694:	ldr	x14, [x13]
  41d698:	mov	x15, #0x8                   	// #8
  41d69c:	mul	x14, x15, x14
  41d6a0:	add	x12, x12, x14
  41d6a4:	ldr	x12, [x12]
  41d6a8:	str	w11, [x12, #40]
  41d6ac:	ldr	x8, [sp, #184]
  41d6b0:	ldr	x0, [x8]
  41d6b4:	bl	40ffe4 <ferror@plt+0xe294>
  41d6b8:	bl	425b3c <ferror@plt+0x23dec>
  41d6bc:	b	425770 <ferror@plt+0x23a20>
  41d6c0:	ldr	x8, [sp, #176]
  41d6c4:	ldr	w9, [x8]
  41d6c8:	cmp	w9, #0x0
  41d6cc:	cset	w9, le
  41d6d0:	tbnz	w9, #0, 41d71c <ferror@plt+0x1b9cc>
  41d6d4:	ldr	x8, [sp, #184]
  41d6d8:	ldr	x9, [x8]
  41d6dc:	ldr	x10, [sp, #176]
  41d6e0:	ldr	w11, [x10]
  41d6e4:	subs	w11, w11, #0x1
  41d6e8:	ldrb	w11, [x9, w11, sxtw]
  41d6ec:	cmp	w11, #0xa
  41d6f0:	cset	w11, eq  // eq = none
  41d6f4:	and	w11, w11, #0x1
  41d6f8:	ldr	x9, [sp, #256]
  41d6fc:	ldr	x12, [x9]
  41d700:	ldr	x13, [sp, #240]
  41d704:	ldr	x14, [x13]
  41d708:	mov	x15, #0x8                   	// #8
  41d70c:	mul	x14, x15, x14
  41d710:	add	x12, x12, x14
  41d714:	ldr	x12, [x12]
  41d718:	str	w11, [x12, #40]
  41d71c:	bl	425b3c <ferror@plt+0x23dec>
  41d720:	b	425770 <ferror@plt+0x23a20>
  41d724:	ldr	x8, [sp, #176]
  41d728:	ldr	w9, [x8]
  41d72c:	cmp	w9, #0x0
  41d730:	cset	w9, le
  41d734:	tbnz	w9, #0, 41d780 <ferror@plt+0x1ba30>
  41d738:	ldr	x8, [sp, #184]
  41d73c:	ldr	x9, [x8]
  41d740:	ldr	x10, [sp, #176]
  41d744:	ldr	w11, [x10]
  41d748:	subs	w11, w11, #0x1
  41d74c:	ldrb	w11, [x9, w11, sxtw]
  41d750:	cmp	w11, #0xa
  41d754:	cset	w11, eq  // eq = none
  41d758:	and	w11, w11, #0x1
  41d75c:	ldr	x9, [sp, #256]
  41d760:	ldr	x12, [x9]
  41d764:	ldr	x13, [sp, #240]
  41d768:	ldr	x14, [x13]
  41d76c:	mov	x15, #0x8                   	// #8
  41d770:	mul	x14, x15, x14
  41d774:	add	x12, x12, x14
  41d778:	ldr	x12, [x12]
  41d77c:	str	w11, [x12, #40]
  41d780:	b	425770 <ferror@plt+0x23a20>
  41d784:	ldr	x8, [sp, #176]
  41d788:	ldr	w9, [x8]
  41d78c:	cmp	w9, #0x0
  41d790:	cset	w9, le
  41d794:	tbnz	w9, #0, 41d7e0 <ferror@plt+0x1ba90>
  41d798:	ldr	x8, [sp, #184]
  41d79c:	ldr	x9, [x8]
  41d7a0:	ldr	x10, [sp, #176]
  41d7a4:	ldr	w11, [x10]
  41d7a8:	subs	w11, w11, #0x1
  41d7ac:	ldrb	w11, [x9, w11, sxtw]
  41d7b0:	cmp	w11, #0xa
  41d7b4:	cset	w11, eq  // eq = none
  41d7b8:	and	w11, w11, #0x1
  41d7bc:	ldr	x9, [sp, #256]
  41d7c0:	ldr	x12, [x9]
  41d7c4:	ldr	x13, [sp, #240]
  41d7c8:	ldr	x14, [x13]
  41d7cc:	mov	x15, #0x8                   	// #8
  41d7d0:	mul	x14, x15, x14
  41d7d4:	add	x12, x12, x14
  41d7d8:	ldr	x12, [x12]
  41d7dc:	str	w11, [x12, #40]
  41d7e0:	b	425770 <ferror@plt+0x23a20>
  41d7e4:	ldr	x8, [sp, #176]
  41d7e8:	ldr	w9, [x8]
  41d7ec:	cmp	w9, #0x0
  41d7f0:	cset	w9, le
  41d7f4:	tbnz	w9, #0, 41d840 <ferror@plt+0x1baf0>
  41d7f8:	ldr	x8, [sp, #184]
  41d7fc:	ldr	x9, [x8]
  41d800:	ldr	x10, [sp, #176]
  41d804:	ldr	w11, [x10]
  41d808:	subs	w11, w11, #0x1
  41d80c:	ldrb	w11, [x9, w11, sxtw]
  41d810:	cmp	w11, #0xa
  41d814:	cset	w11, eq  // eq = none
  41d818:	and	w11, w11, #0x1
  41d81c:	ldr	x9, [sp, #256]
  41d820:	ldr	x12, [x9]
  41d824:	ldr	x13, [sp, #240]
  41d828:	ldr	x14, [x13]
  41d82c:	mov	x15, #0x8                   	// #8
  41d830:	mul	x14, x15, x14
  41d834:	add	x12, x12, x14
  41d838:	ldr	x12, [x12]
  41d83c:	str	w11, [x12, #40]
  41d840:	ldr	x8, [sp, #128]
  41d844:	ldr	w9, [x8]
  41d848:	add	w9, w9, #0x1
  41d84c:	str	w9, [x8]
  41d850:	b	425770 <ferror@plt+0x23a20>
  41d854:	ldr	x8, [sp, #176]
  41d858:	ldr	w9, [x8]
  41d85c:	cmp	w9, #0x0
  41d860:	cset	w9, le
  41d864:	tbnz	w9, #0, 41d8b0 <ferror@plt+0x1bb60>
  41d868:	ldr	x8, [sp, #184]
  41d86c:	ldr	x9, [x8]
  41d870:	ldr	x10, [sp, #176]
  41d874:	ldr	w11, [x10]
  41d878:	subs	w11, w11, #0x1
  41d87c:	ldrb	w11, [x9, w11, sxtw]
  41d880:	cmp	w11, #0xa
  41d884:	cset	w11, eq  // eq = none
  41d888:	and	w11, w11, #0x1
  41d88c:	ldr	x9, [sp, #256]
  41d890:	ldr	x12, [x9]
  41d894:	ldr	x13, [sp, #240]
  41d898:	ldr	x14, [x13]
  41d89c:	mov	x15, #0x8                   	// #8
  41d8a0:	mul	x14, x15, x14
  41d8a4:	add	x12, x12, x14
  41d8a8:	ldr	x12, [x12]
  41d8ac:	str	w11, [x12, #40]
  41d8b0:	bl	425b3c <ferror@plt+0x23dec>
  41d8b4:	b	425770 <ferror@plt+0x23a20>
  41d8b8:	ldr	x8, [sp, #176]
  41d8bc:	ldr	w9, [x8]
  41d8c0:	cmp	w9, #0x0
  41d8c4:	cset	w9, le
  41d8c8:	tbnz	w9, #0, 41d914 <ferror@plt+0x1bbc4>
  41d8cc:	ldr	x8, [sp, #184]
  41d8d0:	ldr	x9, [x8]
  41d8d4:	ldr	x10, [sp, #176]
  41d8d8:	ldr	w11, [x10]
  41d8dc:	subs	w11, w11, #0x1
  41d8e0:	ldrb	w11, [x9, w11, sxtw]
  41d8e4:	cmp	w11, #0xa
  41d8e8:	cset	w11, eq  // eq = none
  41d8ec:	and	w11, w11, #0x1
  41d8f0:	ldr	x9, [sp, #256]
  41d8f4:	ldr	x12, [x9]
  41d8f8:	ldr	x13, [sp, #240]
  41d8fc:	ldr	x14, [x13]
  41d900:	mov	x15, #0x8                   	// #8
  41d904:	mul	x14, x15, x14
  41d908:	add	x12, x12, x14
  41d90c:	ldr	x12, [x12]
  41d910:	str	w11, [x12, #40]
  41d914:	b	425770 <ferror@plt+0x23a20>
  41d918:	ldr	x8, [sp, #176]
  41d91c:	ldr	w9, [x8]
  41d920:	cmp	w9, #0x0
  41d924:	cset	w9, le
  41d928:	tbnz	w9, #0, 41d974 <ferror@plt+0x1bc24>
  41d92c:	ldr	x8, [sp, #184]
  41d930:	ldr	x9, [x8]
  41d934:	ldr	x10, [sp, #176]
  41d938:	ldr	w11, [x10]
  41d93c:	subs	w11, w11, #0x1
  41d940:	ldrb	w11, [x9, w11, sxtw]
  41d944:	cmp	w11, #0xa
  41d948:	cset	w11, eq  // eq = none
  41d94c:	and	w11, w11, #0x1
  41d950:	ldr	x9, [sp, #256]
  41d954:	ldr	x12, [x9]
  41d958:	ldr	x13, [sp, #240]
  41d95c:	ldr	x14, [x13]
  41d960:	mov	x15, #0x8                   	// #8
  41d964:	mul	x14, x15, x14
  41d968:	add	x12, x12, x14
  41d96c:	ldr	x12, [x12]
  41d970:	str	w11, [x12, #40]
  41d974:	ldr	x8, [sp, #128]
  41d978:	ldr	w9, [x8]
  41d97c:	add	w9, w9, #0x1
  41d980:	str	w9, [x8]
  41d984:	b	425770 <ferror@plt+0x23a20>
  41d988:	ldr	x8, [sp, #176]
  41d98c:	ldr	w9, [x8]
  41d990:	cmp	w9, #0x0
  41d994:	cset	w9, le
  41d998:	tbnz	w9, #0, 41d9e4 <ferror@plt+0x1bc94>
  41d99c:	ldr	x8, [sp, #184]
  41d9a0:	ldr	x9, [x8]
  41d9a4:	ldr	x10, [sp, #176]
  41d9a8:	ldr	w11, [x10]
  41d9ac:	subs	w11, w11, #0x1
  41d9b0:	ldrb	w11, [x9, w11, sxtw]
  41d9b4:	cmp	w11, #0xa
  41d9b8:	cset	w11, eq  // eq = none
  41d9bc:	and	w11, w11, #0x1
  41d9c0:	ldr	x9, [sp, #256]
  41d9c4:	ldr	x12, [x9]
  41d9c8:	ldr	x13, [sp, #240]
  41d9cc:	ldr	x14, [x13]
  41d9d0:	mov	x15, #0x8                   	// #8
  41d9d4:	mul	x14, x15, x14
  41d9d8:	add	x12, x12, x14
  41d9dc:	ldr	x12, [x12]
  41d9e0:	str	w11, [x12, #40]
  41d9e4:	bl	425b3c <ferror@plt+0x23dec>
  41d9e8:	b	425770 <ferror@plt+0x23a20>
  41d9ec:	ldr	x8, [sp, #176]
  41d9f0:	ldr	w9, [x8]
  41d9f4:	cmp	w9, #0x0
  41d9f8:	cset	w9, le
  41d9fc:	tbnz	w9, #0, 41da48 <ferror@plt+0x1bcf8>
  41da00:	ldr	x8, [sp, #184]
  41da04:	ldr	x9, [x8]
  41da08:	ldr	x10, [sp, #176]
  41da0c:	ldr	w11, [x10]
  41da10:	subs	w11, w11, #0x1
  41da14:	ldrb	w11, [x9, w11, sxtw]
  41da18:	cmp	w11, #0xa
  41da1c:	cset	w11, eq  // eq = none
  41da20:	and	w11, w11, #0x1
  41da24:	ldr	x9, [sp, #256]
  41da28:	ldr	x12, [x9]
  41da2c:	ldr	x13, [sp, #240]
  41da30:	ldr	x14, [x13]
  41da34:	mov	x15, #0x8                   	// #8
  41da38:	mul	x14, x15, x14
  41da3c:	add	x12, x12, x14
  41da40:	ldr	x12, [x12]
  41da44:	str	w11, [x12, #40]
  41da48:	ldr	x8, [sp, #184]
  41da4c:	ldr	x0, [x8]
  41da50:	bl	410db8 <ferror@plt+0xf068>
  41da54:	ldr	x8, [sp, #128]
  41da58:	str	w0, [x8]
  41da5c:	b	425770 <ferror@plt+0x23a20>
  41da60:	ldr	x8, [sp, #176]
  41da64:	ldr	w9, [x8]
  41da68:	cmp	w9, #0x0
  41da6c:	cset	w9, le
  41da70:	tbnz	w9, #0, 41dabc <ferror@plt+0x1bd6c>
  41da74:	ldr	x8, [sp, #184]
  41da78:	ldr	x9, [x8]
  41da7c:	ldr	x10, [sp, #176]
  41da80:	ldr	w11, [x10]
  41da84:	subs	w11, w11, #0x1
  41da88:	ldrb	w11, [x9, w11, sxtw]
  41da8c:	cmp	w11, #0xa
  41da90:	cset	w11, eq  // eq = none
  41da94:	and	w11, w11, #0x1
  41da98:	ldr	x9, [sp, #256]
  41da9c:	ldr	x12, [x9]
  41daa0:	ldr	x13, [sp, #240]
  41daa4:	ldr	x14, [x13]
  41daa8:	mov	x15, #0x8                   	// #8
  41daac:	mul	x14, x15, x14
  41dab0:	add	x12, x12, x14
  41dab4:	ldr	x12, [x12]
  41dab8:	str	w11, [x12, #40]
  41dabc:	ldr	x8, [sp, #64]
  41dac0:	ldr	x0, [x8]
  41dac4:	bl	401b80 <free@plt>
  41dac8:	ldr	x8, [sp, #184]
  41dacc:	ldr	x9, [x8]
  41dad0:	add	x0, x9, #0x1
  41dad4:	bl	4100f8 <ferror@plt+0xe3a8>
  41dad8:	ldr	x8, [sp, #64]
  41dadc:	str	x0, [x8]
  41dae0:	ldr	x9, [x8]
  41dae4:	ldr	x0, [x8]
  41dae8:	str	x9, [sp, #40]
  41daec:	bl	4018a0 <strlen@plt>
  41daf0:	subs	x8, x0, #0x1
  41daf4:	ldr	x9, [sp, #40]
  41daf8:	add	x8, x9, x8
  41dafc:	mov	w10, #0x0                   	// #0
  41db00:	strb	w10, [x8]
  41db04:	b	425770 <ferror@plt+0x23a20>
  41db08:	ldr	x8, [sp, #176]
  41db0c:	ldr	w9, [x8]
  41db10:	cmp	w9, #0x0
  41db14:	cset	w9, le
  41db18:	tbnz	w9, #0, 41db64 <ferror@plt+0x1be14>
  41db1c:	ldr	x8, [sp, #184]
  41db20:	ldr	x9, [x8]
  41db24:	ldr	x10, [sp, #176]
  41db28:	ldr	w11, [x10]
  41db2c:	subs	w11, w11, #0x1
  41db30:	ldrb	w11, [x9, w11, sxtw]
  41db34:	cmp	w11, #0xa
  41db38:	cset	w11, eq  // eq = none
  41db3c:	and	w11, w11, #0x1
  41db40:	ldr	x9, [sp, #256]
  41db44:	ldr	x12, [x9]
  41db48:	ldr	x13, [sp, #240]
  41db4c:	ldr	x14, [x13]
  41db50:	mov	x15, #0x8                   	// #8
  41db54:	mul	x14, x15, x14
  41db58:	add	x12, x12, x14
  41db5c:	ldr	x12, [x12]
  41db60:	str	w11, [x12, #40]
  41db64:	b	425770 <ferror@plt+0x23a20>
  41db68:	ldr	x8, [sp, #176]
  41db6c:	ldr	w9, [x8]
  41db70:	cmp	w9, #0x0
  41db74:	cset	w9, le
  41db78:	tbnz	w9, #0, 41dbc4 <ferror@plt+0x1be74>
  41db7c:	ldr	x8, [sp, #184]
  41db80:	ldr	x9, [x8]
  41db84:	ldr	x10, [sp, #176]
  41db88:	ldr	w11, [x10]
  41db8c:	subs	w11, w11, #0x1
  41db90:	ldrb	w11, [x9, w11, sxtw]
  41db94:	cmp	w11, #0xa
  41db98:	cset	w11, eq  // eq = none
  41db9c:	and	w11, w11, #0x1
  41dba0:	ldr	x9, [sp, #256]
  41dba4:	ldr	x12, [x9]
  41dba8:	ldr	x13, [sp, #240]
  41dbac:	ldr	x14, [x13]
  41dbb0:	mov	x15, #0x8                   	// #8
  41dbb4:	mul	x14, x15, x14
  41dbb8:	add	x12, x12, x14
  41dbbc:	ldr	x12, [x12]
  41dbc0:	str	w11, [x12, #40]
  41dbc4:	adrp	x0, 449000 <ferror@plt+0x472b0>
  41dbc8:	add	x0, x0, #0x591
  41dbcc:	bl	40ffe4 <ferror@plt+0xe294>
  41dbd0:	b	425770 <ferror@plt+0x23a20>
  41dbd4:	ldr	x8, [sp, #176]
  41dbd8:	ldr	w9, [x8]
  41dbdc:	cmp	w9, #0x0
  41dbe0:	cset	w9, le
  41dbe4:	tbnz	w9, #0, 41dc30 <ferror@plt+0x1bee0>
  41dbe8:	ldr	x8, [sp, #184]
  41dbec:	ldr	x9, [x8]
  41dbf0:	ldr	x10, [sp, #176]
  41dbf4:	ldr	w11, [x10]
  41dbf8:	subs	w11, w11, #0x1
  41dbfc:	ldrb	w11, [x9, w11, sxtw]
  41dc00:	cmp	w11, #0xa
  41dc04:	cset	w11, eq  // eq = none
  41dc08:	and	w11, w11, #0x1
  41dc0c:	ldr	x9, [sp, #256]
  41dc10:	ldr	x12, [x9]
  41dc14:	ldr	x13, [sp, #240]
  41dc18:	ldr	x14, [x13]
  41dc1c:	mov	x15, #0x8                   	// #8
  41dc20:	mul	x14, x15, x14
  41dc24:	add	x12, x12, x14
  41dc28:	ldr	x12, [x12]
  41dc2c:	str	w11, [x12, #40]
  41dc30:	adrp	x0, 449000 <ferror@plt+0x472b0>
  41dc34:	add	x0, x0, #0x59c
  41dc38:	bl	40ffe4 <ferror@plt+0xe294>
  41dc3c:	b	425770 <ferror@plt+0x23a20>
  41dc40:	ldr	x8, [sp, #176]
  41dc44:	ldr	w9, [x8]
  41dc48:	cmp	w9, #0x0
  41dc4c:	cset	w9, le
  41dc50:	tbnz	w9, #0, 41dc9c <ferror@plt+0x1bf4c>
  41dc54:	ldr	x8, [sp, #184]
  41dc58:	ldr	x9, [x8]
  41dc5c:	ldr	x10, [sp, #176]
  41dc60:	ldr	w11, [x10]
  41dc64:	subs	w11, w11, #0x1
  41dc68:	ldrb	w11, [x9, w11, sxtw]
  41dc6c:	cmp	w11, #0xa
  41dc70:	cset	w11, eq  // eq = none
  41dc74:	and	w11, w11, #0x1
  41dc78:	ldr	x9, [sp, #256]
  41dc7c:	ldr	x12, [x9]
  41dc80:	ldr	x13, [sp, #240]
  41dc84:	ldr	x14, [x13]
  41dc88:	mov	x15, #0x8                   	// #8
  41dc8c:	mul	x14, x15, x14
  41dc90:	add	x12, x12, x14
  41dc94:	ldr	x12, [x12]
  41dc98:	str	w11, [x12, #40]
  41dc9c:	ldr	x8, [sp, #128]
  41dca0:	ldr	w9, [x8]
  41dca4:	add	w9, w9, #0x1
  41dca8:	str	w9, [x8]
  41dcac:	bl	425b3c <ferror@plt+0x23dec>
  41dcb0:	ldr	x0, [sp, #384]
  41dcb4:	bl	40ffe4 <ferror@plt+0xe294>
  41dcb8:	ldr	x8, [sp, #104]
  41dcbc:	ldr	w9, [x8]
  41dcc0:	cbnz	w9, 41dcd8 <ferror@plt+0x1bf88>
  41dcc4:	mov	x8, xzr
  41dcc8:	mov	x0, x8
  41dccc:	mov	w9, wzr
  41dcd0:	mov	w1, w9
  41dcd4:	bl	4109ac <ferror@plt+0xec5c>
  41dcd8:	b	425770 <ferror@plt+0x23a20>
  41dcdc:	ldr	x8, [sp, #176]
  41dce0:	ldr	w9, [x8]
  41dce4:	cmp	w9, #0x0
  41dce8:	cset	w9, le
  41dcec:	tbnz	w9, #0, 41dd38 <ferror@plt+0x1bfe8>
  41dcf0:	ldr	x8, [sp, #184]
  41dcf4:	ldr	x9, [x8]
  41dcf8:	ldr	x10, [sp, #176]
  41dcfc:	ldr	w11, [x10]
  41dd00:	subs	w11, w11, #0x1
  41dd04:	ldrb	w11, [x9, w11, sxtw]
  41dd08:	cmp	w11, #0xa
  41dd0c:	cset	w11, eq  // eq = none
  41dd10:	and	w11, w11, #0x1
  41dd14:	ldr	x9, [sp, #256]
  41dd18:	ldr	x12, [x9]
  41dd1c:	ldr	x13, [sp, #240]
  41dd20:	ldr	x14, [x13]
  41dd24:	mov	x15, #0x8                   	// #8
  41dd28:	mul	x14, x15, x14
  41dd2c:	add	x12, x12, x14
  41dd30:	ldr	x12, [x12]
  41dd34:	str	w11, [x12, #40]
  41dd38:	ldr	x8, [sp, #184]
  41dd3c:	ldr	x0, [x8]
  41dd40:	bl	40ffe4 <ferror@plt+0xe294>
  41dd44:	b	425770 <ferror@plt+0x23a20>
  41dd48:	ldr	x8, [sp, #176]
  41dd4c:	ldr	w9, [x8]
  41dd50:	cmp	w9, #0x0
  41dd54:	cset	w9, le
  41dd58:	tbnz	w9, #0, 41dda4 <ferror@plt+0x1c054>
  41dd5c:	ldr	x8, [sp, #184]
  41dd60:	ldr	x9, [x8]
  41dd64:	ldr	x10, [sp, #176]
  41dd68:	ldr	w11, [x10]
  41dd6c:	subs	w11, w11, #0x1
  41dd70:	ldrb	w11, [x9, w11, sxtw]
  41dd74:	cmp	w11, #0xa
  41dd78:	cset	w11, eq  // eq = none
  41dd7c:	and	w11, w11, #0x1
  41dd80:	ldr	x9, [sp, #256]
  41dd84:	ldr	x12, [x9]
  41dd88:	ldr	x13, [sp, #240]
  41dd8c:	ldr	x14, [x13]
  41dd90:	mov	x15, #0x8                   	// #8
  41dd94:	mul	x14, x15, x14
  41dd98:	add	x12, x12, x14
  41dd9c:	ldr	x12, [x12]
  41dda0:	str	w11, [x12, #40]
  41dda4:	ldr	x8, [sp, #184]
  41dda8:	ldr	x0, [x8]
  41ddac:	bl	40ffe4 <ferror@plt+0xe294>
  41ddb0:	b	425770 <ferror@plt+0x23a20>
  41ddb4:	ldr	x8, [sp, #176]
  41ddb8:	ldr	w9, [x8]
  41ddbc:	cmp	w9, #0x0
  41ddc0:	cset	w9, le
  41ddc4:	tbnz	w9, #0, 41de10 <ferror@plt+0x1c0c0>
  41ddc8:	ldr	x8, [sp, #184]
  41ddcc:	ldr	x9, [x8]
  41ddd0:	ldr	x10, [sp, #176]
  41ddd4:	ldr	w11, [x10]
  41ddd8:	subs	w11, w11, #0x1
  41dddc:	ldrb	w11, [x9, w11, sxtw]
  41dde0:	cmp	w11, #0xa
  41dde4:	cset	w11, eq  // eq = none
  41dde8:	and	w11, w11, #0x1
  41ddec:	ldr	x9, [sp, #256]
  41ddf0:	ldr	x12, [x9]
  41ddf4:	ldr	x13, [sp, #240]
  41ddf8:	ldr	x14, [x13]
  41ddfc:	mov	x15, #0x8                   	// #8
  41de00:	mul	x14, x15, x14
  41de04:	add	x12, x12, x14
  41de08:	ldr	x12, [x12]
  41de0c:	str	w11, [x12, #40]
  41de10:	ldr	x8, [sp, #128]
  41de14:	ldr	w9, [x8]
  41de18:	add	w9, w9, #0x1
  41de1c:	str	w9, [x8]
  41de20:	ldr	x10, [sp, #184]
  41de24:	ldr	x0, [x10]
  41de28:	bl	40ffe4 <ferror@plt+0xe294>
  41de2c:	ldr	x8, [sp, #104]
  41de30:	ldr	w9, [x8]
  41de34:	cbz	w9, 41de64 <ferror@plt+0x1c114>
  41de38:	bl	425b3c <ferror@plt+0x23dec>
  41de3c:	ldr	x0, [sp, #384]
  41de40:	bl	40ffe4 <ferror@plt+0xe294>
  41de44:	ldr	x8, [sp, #104]
  41de48:	ldr	w9, [x8]
  41de4c:	cbnz	w9, 41de64 <ferror@plt+0x1c114>
  41de50:	mov	x8, xzr
  41de54:	mov	x0, x8
  41de58:	mov	w9, wzr
  41de5c:	mov	w1, w9
  41de60:	bl	4109ac <ferror@plt+0xec5c>
  41de64:	b	425770 <ferror@plt+0x23a20>
  41de68:	ldr	x8, [sp, #176]
  41de6c:	ldr	w9, [x8]
  41de70:	cmp	w9, #0x0
  41de74:	cset	w9, le
  41de78:	tbnz	w9, #0, 41dec4 <ferror@plt+0x1c174>
  41de7c:	ldr	x8, [sp, #184]
  41de80:	ldr	x9, [x8]
  41de84:	ldr	x10, [sp, #176]
  41de88:	ldr	w11, [x10]
  41de8c:	subs	w11, w11, #0x1
  41de90:	ldrb	w11, [x9, w11, sxtw]
  41de94:	cmp	w11, #0xa
  41de98:	cset	w11, eq  // eq = none
  41de9c:	and	w11, w11, #0x1
  41dea0:	ldr	x9, [sp, #256]
  41dea4:	ldr	x12, [x9]
  41dea8:	ldr	x13, [sp, #240]
  41deac:	ldr	x14, [x13]
  41deb0:	mov	x15, #0x8                   	// #8
  41deb4:	mul	x14, x15, x14
  41deb8:	add	x12, x12, x14
  41debc:	ldr	x12, [x12]
  41dec0:	str	w11, [x12, #40]
  41dec4:	ldur	w8, [x29, #-44]
  41dec8:	subs	w8, w8, #0x1
  41decc:	stur	w8, [x29, #-44]
  41ded0:	cbnz	w8, 41dedc <ferror@plt+0x1c18c>
  41ded4:	bl	425b3c <ferror@plt+0x23dec>
  41ded8:	b	41def4 <ferror@plt+0x1c1a4>
  41dedc:	ldr	x8, [sp, #184]
  41dee0:	ldr	x1, [x8]
  41dee4:	ldr	x9, [sp, #176]
  41dee8:	ldr	w2, [x9]
  41deec:	ldr	x0, [sp, #296]
  41def0:	bl	402378 <ferror@plt+0x628>
  41def4:	b	425770 <ferror@plt+0x23a20>
  41def8:	ldr	x8, [sp, #176]
  41defc:	ldr	w9, [x8]
  41df00:	cmp	w9, #0x0
  41df04:	cset	w9, le
  41df08:	tbnz	w9, #0, 41df54 <ferror@plt+0x1c204>
  41df0c:	ldr	x8, [sp, #184]
  41df10:	ldr	x9, [x8]
  41df14:	ldr	x10, [sp, #176]
  41df18:	ldr	w11, [x10]
  41df1c:	subs	w11, w11, #0x1
  41df20:	ldrb	w11, [x9, w11, sxtw]
  41df24:	cmp	w11, #0xa
  41df28:	cset	w11, eq  // eq = none
  41df2c:	and	w11, w11, #0x1
  41df30:	ldr	x9, [sp, #256]
  41df34:	ldr	x12, [x9]
  41df38:	ldr	x13, [sp, #240]
  41df3c:	ldr	x14, [x13]
  41df40:	mov	x15, #0x8                   	// #8
  41df44:	mul	x14, x15, x14
  41df48:	add	x12, x12, x14
  41df4c:	ldr	x12, [x12]
  41df50:	str	w11, [x12, #40]
  41df54:	ldur	w8, [x29, #-44]
  41df58:	add	w8, w8, #0x1
  41df5c:	stur	w8, [x29, #-44]
  41df60:	ldr	x9, [sp, #184]
  41df64:	ldr	x1, [x9]
  41df68:	ldr	x10, [sp, #176]
  41df6c:	ldr	w2, [x10]
  41df70:	ldr	x0, [sp, #296]
  41df74:	bl	402378 <ferror@plt+0x628>
  41df78:	b	425770 <ferror@plt+0x23a20>
  41df7c:	ldr	x8, [sp, #176]
  41df80:	ldr	w9, [x8]
  41df84:	cmp	w9, #0x0
  41df88:	cset	w9, le
  41df8c:	tbnz	w9, #0, 41dfd8 <ferror@plt+0x1c288>
  41df90:	ldr	x8, [sp, #184]
  41df94:	ldr	x9, [x8]
  41df98:	ldr	x10, [sp, #176]
  41df9c:	ldr	w11, [x10]
  41dfa0:	subs	w11, w11, #0x1
  41dfa4:	ldrb	w11, [x9, w11, sxtw]
  41dfa8:	cmp	w11, #0xa
  41dfac:	cset	w11, eq  // eq = none
  41dfb0:	and	w11, w11, #0x1
  41dfb4:	ldr	x9, [sp, #256]
  41dfb8:	ldr	x12, [x9]
  41dfbc:	ldr	x13, [sp, #240]
  41dfc0:	ldr	x14, [x13]
  41dfc4:	mov	x15, #0x8                   	// #8
  41dfc8:	mul	x14, x15, x14
  41dfcc:	add	x12, x12, x14
  41dfd0:	ldr	x12, [x12]
  41dfd4:	str	w11, [x12, #40]
  41dfd8:	ldr	x8, [sp, #128]
  41dfdc:	ldr	w9, [x8]
  41dfe0:	add	w9, w9, #0x1
  41dfe4:	str	w9, [x8]
  41dfe8:	ldr	x10, [sp, #184]
  41dfec:	ldr	x1, [x10]
  41dff0:	ldr	x11, [sp, #176]
  41dff4:	ldr	w2, [x11]
  41dff8:	ldr	x0, [sp, #296]
  41dffc:	bl	402378 <ferror@plt+0x628>
  41e000:	b	425770 <ferror@plt+0x23a20>
  41e004:	ldr	x8, [sp, #176]
  41e008:	ldr	w9, [x8]
  41e00c:	cmp	w9, #0x0
  41e010:	cset	w9, le
  41e014:	tbnz	w9, #0, 41e060 <ferror@plt+0x1c310>
  41e018:	ldr	x8, [sp, #184]
  41e01c:	ldr	x9, [x8]
  41e020:	ldr	x10, [sp, #176]
  41e024:	ldr	w11, [x10]
  41e028:	subs	w11, w11, #0x1
  41e02c:	ldrb	w11, [x9, w11, sxtw]
  41e030:	cmp	w11, #0xa
  41e034:	cset	w11, eq  // eq = none
  41e038:	and	w11, w11, #0x1
  41e03c:	ldr	x9, [sp, #256]
  41e040:	ldr	x12, [x9]
  41e044:	ldr	x13, [sp, #240]
  41e048:	ldr	x14, [x13]
  41e04c:	mov	x15, #0x8                   	// #8
  41e050:	mul	x14, x15, x14
  41e054:	add	x12, x12, x14
  41e058:	ldr	x12, [x12]
  41e05c:	str	w11, [x12, #40]
  41e060:	ldr	x8, [sp, #144]
  41e064:	ldr	x1, [x8]
  41e068:	ldr	x0, [x8]
  41e06c:	str	x1, [sp, #32]
  41e070:	bl	4018a0 <strlen@plt>
  41e074:	ldr	x8, [sp, #296]
  41e078:	str	w0, [sp, #28]
  41e07c:	mov	x0, x8
  41e080:	ldr	x1, [sp, #32]
  41e084:	ldr	w2, [sp, #28]
  41e088:	bl	402378 <ferror@plt+0x628>
  41e08c:	b	425770 <ferror@plt+0x23a20>
  41e090:	ldr	x8, [sp, #176]
  41e094:	ldr	w9, [x8]
  41e098:	cmp	w9, #0x0
  41e09c:	cset	w9, le
  41e0a0:	tbnz	w9, #0, 41e0ec <ferror@plt+0x1c39c>
  41e0a4:	ldr	x8, [sp, #184]
  41e0a8:	ldr	x9, [x8]
  41e0ac:	ldr	x10, [sp, #176]
  41e0b0:	ldr	w11, [x10]
  41e0b4:	subs	w11, w11, #0x1
  41e0b8:	ldrb	w11, [x9, w11, sxtw]
  41e0bc:	cmp	w11, #0xa
  41e0c0:	cset	w11, eq  // eq = none
  41e0c4:	and	w11, w11, #0x1
  41e0c8:	ldr	x9, [sp, #256]
  41e0cc:	ldr	x12, [x9]
  41e0d0:	ldr	x13, [sp, #240]
  41e0d4:	ldr	x14, [x13]
  41e0d8:	mov	x15, #0x8                   	// #8
  41e0dc:	mul	x14, x15, x14
  41e0e0:	add	x12, x12, x14
  41e0e4:	ldr	x12, [x12]
  41e0e8:	str	w11, [x12, #40]
  41e0ec:	ldr	x8, [sp, #152]
  41e0f0:	ldr	x1, [x8]
  41e0f4:	ldr	x0, [x8]
  41e0f8:	str	x1, [sp, #16]
  41e0fc:	bl	4018a0 <strlen@plt>
  41e100:	ldr	x8, [sp, #296]
  41e104:	str	w0, [sp, #12]
  41e108:	mov	x0, x8
  41e10c:	ldr	x1, [sp, #16]
  41e110:	ldr	w2, [sp, #12]
  41e114:	bl	402378 <ferror@plt+0x628>
  41e118:	b	425770 <ferror@plt+0x23a20>
  41e11c:	ldr	x8, [sp, #176]
  41e120:	ldr	w9, [x8]
  41e124:	cmp	w9, #0x0
  41e128:	cset	w9, le
  41e12c:	tbnz	w9, #0, 41e178 <ferror@plt+0x1c428>
  41e130:	ldr	x8, [sp, #184]
  41e134:	ldr	x9, [x8]
  41e138:	ldr	x10, [sp, #176]
  41e13c:	ldr	w11, [x10]
  41e140:	subs	w11, w11, #0x1
  41e144:	ldrb	w11, [x9, w11, sxtw]
  41e148:	cmp	w11, #0xa
  41e14c:	cset	w11, eq  // eq = none
  41e150:	and	w11, w11, #0x1
  41e154:	ldr	x9, [sp, #256]
  41e158:	ldr	x12, [x9]
  41e15c:	ldr	x13, [sp, #240]
  41e160:	ldr	x14, [x13]
  41e164:	mov	x15, #0x8                   	// #8
  41e168:	mul	x14, x15, x14
  41e16c:	add	x12, x12, x14
  41e170:	ldr	x12, [x12]
  41e174:	str	w11, [x12, #40]
  41e178:	ldr	x8, [sp, #184]
  41e17c:	ldr	x1, [x8]
  41e180:	ldr	x9, [sp, #176]
  41e184:	ldr	w2, [x9]
  41e188:	ldr	x0, [sp, #296]
  41e18c:	bl	402378 <ferror@plt+0x628>
  41e190:	b	425770 <ferror@plt+0x23a20>
  41e194:	ldur	w8, [x29, #-48]
  41e198:	ldr	x9, [sp, #128]
  41e19c:	str	w8, [x9]
  41e1a0:	adrp	x0, 449000 <ferror@plt+0x472b0>
  41e1a4:	add	x0, x0, #0x5a7
  41e1a8:	bl	401d10 <gettext@plt>
  41e1ac:	bl	4162f8 <ferror@plt+0x145a8>
  41e1b0:	stur	wzr, [x29, #-12]
  41e1b4:	b	425774 <ferror@plt+0x23a24>
  41e1b8:	ldr	x8, [sp, #176]
  41e1bc:	ldr	w9, [x8]
  41e1c0:	cmp	w9, #0x0
  41e1c4:	cset	w9, le
  41e1c8:	tbnz	w9, #0, 41e214 <ferror@plt+0x1c4c4>
  41e1cc:	ldr	x8, [sp, #184]
  41e1d0:	ldr	x9, [x8]
  41e1d4:	ldr	x10, [sp, #176]
  41e1d8:	ldr	w11, [x10]
  41e1dc:	subs	w11, w11, #0x1
  41e1e0:	ldrb	w11, [x9, w11, sxtw]
  41e1e4:	cmp	w11, #0xa
  41e1e8:	cset	w11, eq  // eq = none
  41e1ec:	and	w11, w11, #0x1
  41e1f0:	ldr	x9, [sp, #256]
  41e1f4:	ldr	x12, [x9]
  41e1f8:	ldr	x13, [sp, #240]
  41e1fc:	ldr	x14, [x13]
  41e200:	mov	x15, #0x8                   	// #8
  41e204:	mul	x14, x15, x14
  41e208:	add	x12, x12, x14
  41e20c:	ldr	x12, [x12]
  41e210:	str	w11, [x12, #40]
  41e214:	b	425770 <ferror@plt+0x23a20>
  41e218:	ldr	x8, [sp, #176]
  41e21c:	ldr	w9, [x8]
  41e220:	cmp	w9, #0x0
  41e224:	cset	w9, le
  41e228:	tbnz	w9, #0, 41e274 <ferror@plt+0x1c524>
  41e22c:	ldr	x8, [sp, #184]
  41e230:	ldr	x9, [x8]
  41e234:	ldr	x10, [sp, #176]
  41e238:	ldr	w11, [x10]
  41e23c:	subs	w11, w11, #0x1
  41e240:	ldrb	w11, [x9, w11, sxtw]
  41e244:	cmp	w11, #0xa
  41e248:	cset	w11, eq  // eq = none
  41e24c:	and	w11, w11, #0x1
  41e250:	ldr	x9, [sp, #256]
  41e254:	ldr	x12, [x9]
  41e258:	ldr	x13, [sp, #240]
  41e25c:	ldr	x14, [x13]
  41e260:	mov	x15, #0x8                   	// #8
  41e264:	mul	x14, x15, x14
  41e268:	add	x12, x12, x14
  41e26c:	ldr	x12, [x12]
  41e270:	str	w11, [x12, #40]
  41e274:	ldr	x8, [sp, #176]
  41e278:	ldr	w9, [x8]
  41e27c:	cmp	w9, #0x800
  41e280:	b.ge	41e29c <ferror@plt+0x1c54c>  // b.tcont
  41e284:	ldr	x8, [sp, #184]
  41e288:	ldr	x1, [x8]
  41e28c:	add	x0, sp, #0x220
  41e290:	mov	x2, #0x800                 	// #2048
  41e294:	bl	401c90 <strncpy@plt>
  41e298:	b	41e2bc <ferror@plt+0x1c56c>
  41e29c:	adrp	x0, 449000 <ferror@plt+0x472b0>
  41e2a0:	add	x0, x0, #0x5b5
  41e2a4:	bl	401d10 <gettext@plt>
  41e2a8:	ldr	x1, [sp, #408]
  41e2ac:	bl	416604 <ferror@plt+0x148b4>
  41e2b0:	ldr	x0, [sp, #416]
  41e2b4:	mov	w1, #0x2                   	// #2
  41e2b8:	bl	401c60 <longjmp@plt>
  41e2bc:	add	x0, sp, #0x220
  41e2c0:	bl	4018a0 <strlen@plt>
  41e2c4:	str	x0, [sp, #528]
  41e2c8:	ldr	x8, [sp, #528]
  41e2cc:	cmp	x8, #0x0
  41e2d0:	cset	w9, ls  // ls = plast
  41e2d4:	mov	w10, #0x0                   	// #0
  41e2d8:	str	w10, [sp, #8]
  41e2dc:	tbnz	w9, #0, 41e324 <ferror@plt+0x1c5d4>
  41e2e0:	ldr	x8, [sp, #528]
  41e2e4:	subs	x8, x8, #0x1
  41e2e8:	add	x9, sp, #0x220
  41e2ec:	ldrb	w10, [x9, x8]
  41e2f0:	mov	w11, #0x1                   	// #1
  41e2f4:	cmp	w10, #0x20
  41e2f8:	str	w11, [sp, #4]
  41e2fc:	b.eq	41e31c <ferror@plt+0x1c5cc>  // b.none
  41e300:	ldr	x8, [sp, #528]
  41e304:	subs	x8, x8, #0x1
  41e308:	add	x9, sp, #0x220
  41e30c:	ldrb	w10, [x9, x8]
  41e310:	cmp	w10, #0x9
  41e314:	cset	w10, eq  // eq = none
  41e318:	str	w10, [sp, #4]
  41e31c:	ldr	w8, [sp, #4]
  41e320:	str	w8, [sp, #8]
  41e324:	ldr	w8, [sp, #8]
  41e328:	tbnz	w8, #0, 41e330 <ferror@plt+0x1c5e0>
  41e32c:	b	41e340 <ferror@plt+0x1c5f0>
  41e330:	ldr	x8, [sp, #528]
  41e334:	subs	x8, x8, #0x1
  41e338:	str	x8, [sp, #528]
  41e33c:	b	41e2c8 <ferror@plt+0x1c578>
  41e340:	ldr	x8, [sp, #528]
  41e344:	add	x9, sp, #0x220
  41e348:	add	x8, x9, x8
  41e34c:	mov	w10, #0x0                   	// #0
  41e350:	strb	w10, [x8]
  41e354:	ldr	x0, [sp, #408]
  41e358:	mov	x1, x9
  41e35c:	bl	418d44 <ferror@plt+0x16ff4>
  41e360:	mov	w10, #0x1                   	// #1
  41e364:	ldr	x8, [sp, #304]
  41e368:	str	w10, [x8]
  41e36c:	b	425770 <ferror@plt+0x23a20>
  41e370:	ldr	x8, [sp, #176]
  41e374:	ldr	w9, [x8]
  41e378:	cmp	w9, #0x0
  41e37c:	cset	w9, le
  41e380:	tbnz	w9, #0, 41e3cc <ferror@plt+0x1c67c>
  41e384:	ldr	x8, [sp, #184]
  41e388:	ldr	x9, [x8]
  41e38c:	ldr	x10, [sp, #176]
  41e390:	ldr	w11, [x10]
  41e394:	subs	w11, w11, #0x1
  41e398:	ldrb	w11, [x9, w11, sxtw]
  41e39c:	cmp	w11, #0xa
  41e3a0:	cset	w11, eq  // eq = none
  41e3a4:	and	w11, w11, #0x1
  41e3a8:	ldr	x9, [sp, #256]
  41e3ac:	ldr	x12, [x9]
  41e3b0:	ldr	x13, [sp, #240]
  41e3b4:	ldr	x14, [x13]
  41e3b8:	mov	x15, #0x8                   	// #8
  41e3bc:	mul	x14, x15, x14
  41e3c0:	add	x12, x12, x14
  41e3c4:	ldr	x12, [x12]
  41e3c8:	str	w11, [x12, #40]
  41e3cc:	ldr	x8, [sp, #304]
  41e3d0:	ldr	w9, [x8]
  41e3d4:	cbnz	w9, 41e3e8 <ferror@plt+0x1c698>
  41e3d8:	adrp	x0, 449000 <ferror@plt+0x472b0>
  41e3dc:	add	x0, x0, #0x5d9
  41e3e0:	bl	401d10 <gettext@plt>
  41e3e4:	bl	4162f8 <ferror@plt+0x145a8>
  41e3e8:	mov	w8, #0x1                   	// #1
  41e3ec:	ldr	x9, [sp, #280]
  41e3f0:	str	w8, [x9]
  41e3f4:	ldr	x10, [sp, #128]
  41e3f8:	ldr	w8, [x10]
  41e3fc:	add	w8, w8, #0x1
  41e400:	str	w8, [x10]
  41e404:	b	425770 <ferror@plt+0x23a20>
  41e408:	ldr	x8, [sp, #176]
  41e40c:	ldr	w9, [x8]
  41e410:	cmp	w9, #0x0
  41e414:	cset	w9, le
  41e418:	tbnz	w9, #0, 41e464 <ferror@plt+0x1c714>
  41e41c:	ldr	x8, [sp, #184]
  41e420:	ldr	x9, [x8]
  41e424:	ldr	x10, [sp, #176]
  41e428:	ldr	w11, [x10]
  41e42c:	subs	w11, w11, #0x1
  41e430:	ldrb	w11, [x9, w11, sxtw]
  41e434:	cmp	w11, #0xa
  41e438:	cset	w11, eq  // eq = none
  41e43c:	and	w11, w11, #0x1
  41e440:	ldr	x9, [sp, #256]
  41e444:	ldr	x12, [x9]
  41e448:	ldr	x13, [sp, #240]
  41e44c:	ldr	x14, [x13]
  41e450:	mov	x15, #0x8                   	// #8
  41e454:	mul	x14, x15, x14
  41e458:	add	x12, x12, x14
  41e45c:	ldr	x12, [x12]
  41e460:	str	w11, [x12, #40]
  41e464:	ldr	x8, [sp, #128]
  41e468:	ldr	w9, [x8]
  41e46c:	mov	w10, #0x1                   	// #1
  41e470:	add	w9, w9, #0x1
  41e474:	str	w9, [x8]
  41e478:	ldr	x11, [sp, #280]
  41e47c:	str	w10, [x11]
  41e480:	b	425770 <ferror@plt+0x23a20>
  41e484:	ldr	x8, [sp, #176]
  41e488:	ldr	w9, [x8]
  41e48c:	cmp	w9, #0x0
  41e490:	cset	w9, le
  41e494:	tbnz	w9, #0, 41e4e0 <ferror@plt+0x1c790>
  41e498:	ldr	x8, [sp, #184]
  41e49c:	ldr	x9, [x8]
  41e4a0:	ldr	x10, [sp, #176]
  41e4a4:	ldr	w11, [x10]
  41e4a8:	subs	w11, w11, #0x1
  41e4ac:	ldrb	w11, [x9, w11, sxtw]
  41e4b0:	cmp	w11, #0xa
  41e4b4:	cset	w11, eq  // eq = none
  41e4b8:	and	w11, w11, #0x1
  41e4bc:	ldr	x9, [sp, #256]
  41e4c0:	ldr	x12, [x9]
  41e4c4:	ldr	x13, [sp, #240]
  41e4c8:	ldr	x14, [x13]
  41e4cc:	mov	x15, #0x8                   	// #8
  41e4d0:	mul	x14, x15, x14
  41e4d4:	add	x12, x12, x14
  41e4d8:	ldr	x12, [x12]
  41e4dc:	str	w11, [x12, #40]
  41e4e0:	mov	w8, #0x1                   	// #1
  41e4e4:	ldr	x9, [sp, #360]
  41e4e8:	str	w8, [x9]
  41e4ec:	b	425770 <ferror@plt+0x23a20>
  41e4f0:	ldr	x8, [sp, #176]
  41e4f4:	ldr	w9, [x8]
  41e4f8:	cmp	w9, #0x0
  41e4fc:	cset	w9, le
  41e500:	tbnz	w9, #0, 41e54c <ferror@plt+0x1c7fc>
  41e504:	ldr	x8, [sp, #184]
  41e508:	ldr	x9, [x8]
  41e50c:	ldr	x10, [sp, #176]
  41e510:	ldr	w11, [x10]
  41e514:	subs	w11, w11, #0x1
  41e518:	ldrb	w11, [x9, w11, sxtw]
  41e51c:	cmp	w11, #0xa
  41e520:	cset	w11, eq  // eq = none
  41e524:	and	w11, w11, #0x1
  41e528:	ldr	x9, [sp, #256]
  41e52c:	ldr	x12, [x9]
  41e530:	ldr	x13, [sp, #240]
  41e534:	ldr	x14, [x13]
  41e538:	mov	x15, #0x8                   	// #8
  41e53c:	mul	x14, x15, x14
  41e540:	add	x12, x12, x14
  41e544:	ldr	x12, [x12]
  41e548:	str	w11, [x12, #40]
  41e54c:	mov	w8, #0x3d                  	// #61
  41e550:	stur	w8, [x29, #-12]
  41e554:	b	425774 <ferror@plt+0x23a24>
  41e558:	ldr	x8, [sp, #176]
  41e55c:	ldr	w9, [x8]
  41e560:	cmp	w9, #0x0
  41e564:	cset	w9, le
  41e568:	tbnz	w9, #0, 41e5b4 <ferror@plt+0x1c864>
  41e56c:	ldr	x8, [sp, #184]
  41e570:	ldr	x9, [x8]
  41e574:	ldr	x10, [sp, #176]
  41e578:	ldr	w11, [x10]
  41e57c:	subs	w11, w11, #0x1
  41e580:	ldrb	w11, [x9, w11, sxtw]
  41e584:	cmp	w11, #0xa
  41e588:	cset	w11, eq  // eq = none
  41e58c:	and	w11, w11, #0x1
  41e590:	ldr	x9, [sp, #256]
  41e594:	ldr	x12, [x9]
  41e598:	ldr	x13, [sp, #240]
  41e59c:	ldr	x14, [x13]
  41e5a0:	mov	x15, #0x8                   	// #8
  41e5a4:	mul	x14, x15, x14
  41e5a8:	add	x12, x12, x14
  41e5ac:	ldr	x12, [x12]
  41e5b0:	str	w11, [x12, #40]
  41e5b4:	ldr	x8, [sp, #360]
  41e5b8:	ldr	w9, [x8]
  41e5bc:	cmp	w9, #0x0
  41e5c0:	cset	w9, ne  // ne = any
  41e5c4:	eor	w9, w9, #0x1
  41e5c8:	and	w9, w9, #0x1
  41e5cc:	str	w9, [x8]
  41e5d0:	b	425770 <ferror@plt+0x23a20>
  41e5d4:	ldr	x8, [sp, #176]
  41e5d8:	ldr	w9, [x8]
  41e5dc:	cmp	w9, #0x0
  41e5e0:	cset	w9, le
  41e5e4:	tbnz	w9, #0, 41e630 <ferror@plt+0x1c8e0>
  41e5e8:	ldr	x8, [sp, #184]
  41e5ec:	ldr	x9, [x8]
  41e5f0:	ldr	x10, [sp, #176]
  41e5f4:	ldr	w11, [x10]
  41e5f8:	subs	w11, w11, #0x1
  41e5fc:	ldrb	w11, [x9, w11, sxtw]
  41e600:	cmp	w11, #0xa
  41e604:	cset	w11, eq  // eq = none
  41e608:	and	w11, w11, #0x1
  41e60c:	ldr	x9, [sp, #256]
  41e610:	ldr	x12, [x9]
  41e614:	ldr	x13, [sp, #240]
  41e618:	ldr	x14, [x13]
  41e61c:	mov	x15, #0x8                   	// #8
  41e620:	mul	x14, x15, x14
  41e624:	add	x12, x12, x14
  41e628:	ldr	x12, [x12]
  41e62c:	str	w11, [x12, #40]
  41e630:	ldr	x8, [sp, #360]
  41e634:	ldr	w9, [x8]
  41e638:	mov	w10, #0x80                  	// #128
  41e63c:	mov	w11, #0x100                 	// #256
  41e640:	cmp	w9, #0x0
  41e644:	csel	w9, w10, w11, ne  // ne = any
  41e648:	adrp	x12, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41e64c:	add	x12, x12, #0xc20
  41e650:	str	w9, [x12]
  41e654:	b	425770 <ferror@plt+0x23a20>
  41e658:	ldr	x8, [sp, #176]
  41e65c:	ldr	w9, [x8]
  41e660:	cmp	w9, #0x0
  41e664:	cset	w9, le
  41e668:	tbnz	w9, #0, 41e6b4 <ferror@plt+0x1c964>
  41e66c:	ldr	x8, [sp, #184]
  41e670:	ldr	x9, [x8]
  41e674:	ldr	x10, [sp, #176]
  41e678:	ldr	w11, [x10]
  41e67c:	subs	w11, w11, #0x1
  41e680:	ldrb	w11, [x9, w11, sxtw]
  41e684:	cmp	w11, #0xa
  41e688:	cset	w11, eq  // eq = none
  41e68c:	and	w11, w11, #0x1
  41e690:	ldr	x9, [sp, #256]
  41e694:	ldr	x12, [x9]
  41e698:	ldr	x13, [sp, #240]
  41e69c:	ldr	x14, [x13]
  41e6a0:	mov	x15, #0x8                   	// #8
  41e6a4:	mul	x14, x15, x14
  41e6a8:	add	x12, x12, x14
  41e6ac:	ldr	x12, [x12]
  41e6b0:	str	w11, [x12, #40]
  41e6b4:	ldr	x8, [sp, #360]
  41e6b8:	ldr	w9, [x8]
  41e6bc:	mov	w10, #0x80                  	// #128
  41e6c0:	mov	w11, #0x100                 	// #256
  41e6c4:	cmp	w9, #0x0
  41e6c8:	csel	w9, w11, w10, ne  // ne = any
  41e6cc:	adrp	x12, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41e6d0:	add	x12, x12, #0xc20
  41e6d4:	str	w9, [x12]
  41e6d8:	b	425770 <ferror@plt+0x23a20>
  41e6dc:	ldr	x8, [sp, #176]
  41e6e0:	ldr	w9, [x8]
  41e6e4:	cmp	w9, #0x0
  41e6e8:	cset	w9, le
  41e6ec:	tbnz	w9, #0, 41e738 <ferror@plt+0x1c9e8>
  41e6f0:	ldr	x8, [sp, #184]
  41e6f4:	ldr	x9, [x8]
  41e6f8:	ldr	x10, [sp, #176]
  41e6fc:	ldr	w11, [x10]
  41e700:	subs	w11, w11, #0x1
  41e704:	ldrb	w11, [x9, w11, sxtw]
  41e708:	cmp	w11, #0xa
  41e70c:	cset	w11, eq  // eq = none
  41e710:	and	w11, w11, #0x1
  41e714:	ldr	x9, [sp, #256]
  41e718:	ldr	x12, [x9]
  41e71c:	ldr	x13, [sp, #240]
  41e720:	ldr	x14, [x13]
  41e724:	mov	x15, #0x8                   	// #8
  41e728:	mul	x14, x15, x14
  41e72c:	add	x12, x12, x14
  41e730:	ldr	x12, [x12]
  41e734:	str	w11, [x12, #40]
  41e738:	ldr	x8, [sp, #360]
  41e73c:	ldr	w9, [x8]
  41e740:	adrp	x10, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41e744:	add	x10, x10, #0xaa4
  41e748:	str	w9, [x10]
  41e74c:	b	425770 <ferror@plt+0x23a20>
  41e750:	ldr	x8, [sp, #176]
  41e754:	ldr	w9, [x8]
  41e758:	cmp	w9, #0x0
  41e75c:	cset	w9, le
  41e760:	tbnz	w9, #0, 41e7ac <ferror@plt+0x1ca5c>
  41e764:	ldr	x8, [sp, #184]
  41e768:	ldr	x9, [x8]
  41e76c:	ldr	x10, [sp, #176]
  41e770:	ldr	w11, [x10]
  41e774:	subs	w11, w11, #0x1
  41e778:	ldrb	w11, [x9, w11, sxtw]
  41e77c:	cmp	w11, #0xa
  41e780:	cset	w11, eq  // eq = none
  41e784:	and	w11, w11, #0x1
  41e788:	ldr	x9, [sp, #256]
  41e78c:	ldr	x12, [x9]
  41e790:	ldr	x13, [sp, #240]
  41e794:	ldr	x14, [x13]
  41e798:	mov	x15, #0x8                   	// #8
  41e79c:	mul	x14, x15, x14
  41e7a0:	add	x12, x12, x14
  41e7a4:	ldr	x12, [x12]
  41e7a8:	str	w11, [x12, #40]
  41e7ac:	ldr	x8, [sp, #360]
  41e7b0:	ldr	w9, [x8]
  41e7b4:	cbz	w9, 41e7d4 <ferror@plt+0x1ca84>
  41e7b8:	ldr	x0, [sp, #352]
  41e7bc:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  41e7c0:	add	x1, x1, #0xf62
  41e7c4:	mov	x8, xzr
  41e7c8:	mov	x2, x8
  41e7cc:	bl	402470 <ferror@plt+0x720>
  41e7d0:	b	41e7e4 <ferror@plt+0x1ca94>
  41e7d4:	ldr	x0, [sp, #352]
  41e7d8:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  41e7dc:	add	x1, x1, #0xf62
  41e7e0:	bl	402568 <ferror@plt+0x818>
  41e7e4:	ldr	x8, [sp, #360]
  41e7e8:	ldr	w9, [x8]
  41e7ec:	ldr	x10, [sp, #328]
  41e7f0:	str	w9, [x10]
  41e7f4:	b	425770 <ferror@plt+0x23a20>
  41e7f8:	ldr	x8, [sp, #176]
  41e7fc:	ldr	w9, [x8]
  41e800:	cmp	w9, #0x0
  41e804:	cset	w9, le
  41e808:	tbnz	w9, #0, 41e854 <ferror@plt+0x1cb04>
  41e80c:	ldr	x8, [sp, #184]
  41e810:	ldr	x9, [x8]
  41e814:	ldr	x10, [sp, #176]
  41e818:	ldr	w11, [x10]
  41e81c:	subs	w11, w11, #0x1
  41e820:	ldrb	w11, [x9, w11, sxtw]
  41e824:	cmp	w11, #0xa
  41e828:	cset	w11, eq  // eq = none
  41e82c:	and	w11, w11, #0x1
  41e830:	ldr	x9, [sp, #256]
  41e834:	ldr	x12, [x9]
  41e838:	ldr	x13, [sp, #240]
  41e83c:	ldr	x14, [x13]
  41e840:	mov	x15, #0x8                   	// #8
  41e844:	mul	x14, x15, x14
  41e848:	add	x12, x12, x14
  41e84c:	ldr	x12, [x12]
  41e850:	str	w11, [x12, #40]
  41e854:	ldr	x8, [sp, #360]
  41e858:	ldr	w9, [x8]
  41e85c:	ldr	x10, [sp, #336]
  41e860:	str	w9, [x10]
  41e864:	b	425770 <ferror@plt+0x23a20>
  41e868:	ldr	x8, [sp, #176]
  41e86c:	ldr	w9, [x8]
  41e870:	cmp	w9, #0x0
  41e874:	cset	w9, le
  41e878:	tbnz	w9, #0, 41e8c4 <ferror@plt+0x1cb74>
  41e87c:	ldr	x8, [sp, #184]
  41e880:	ldr	x9, [x8]
  41e884:	ldr	x10, [sp, #176]
  41e888:	ldr	w11, [x10]
  41e88c:	subs	w11, w11, #0x1
  41e890:	ldrb	w11, [x9, w11, sxtw]
  41e894:	cmp	w11, #0xa
  41e898:	cset	w11, eq  // eq = none
  41e89c:	and	w11, w11, #0x1
  41e8a0:	ldr	x9, [sp, #256]
  41e8a4:	ldr	x12, [x9]
  41e8a8:	ldr	x13, [sp, #240]
  41e8ac:	ldr	x14, [x13]
  41e8b0:	mov	x15, #0x8                   	// #8
  41e8b4:	mul	x14, x15, x14
  41e8b8:	add	x12, x12, x14
  41e8bc:	ldr	x12, [x12]
  41e8c0:	str	w11, [x12, #40]
  41e8c4:	ldr	x8, [sp, #360]
  41e8c8:	ldr	w9, [x8]
  41e8cc:	adrp	x10, 469000 <stdin@@GLIBC_2.17+0x62f0>
  41e8d0:	add	x10, x10, #0x2a8
  41e8d4:	str	w9, [x10]
  41e8d8:	b	425770 <ferror@plt+0x23a20>
  41e8dc:	ldr	x8, [sp, #176]
  41e8e0:	ldr	w9, [x8]
  41e8e4:	cmp	w9, #0x0
  41e8e8:	cset	w9, le
  41e8ec:	tbnz	w9, #0, 41e938 <ferror@plt+0x1cbe8>
  41e8f0:	ldr	x8, [sp, #184]
  41e8f4:	ldr	x9, [x8]
  41e8f8:	ldr	x10, [sp, #176]
  41e8fc:	ldr	w11, [x10]
  41e900:	subs	w11, w11, #0x1
  41e904:	ldrb	w11, [x9, w11, sxtw]
  41e908:	cmp	w11, #0xa
  41e90c:	cset	w11, eq  // eq = none
  41e910:	and	w11, w11, #0x1
  41e914:	ldr	x9, [sp, #256]
  41e918:	ldr	x12, [x9]
  41e91c:	ldr	x13, [sp, #240]
  41e920:	ldr	x14, [x13]
  41e924:	mov	x15, #0x8                   	// #8
  41e928:	mul	x14, x15, x14
  41e92c:	add	x12, x12, x14
  41e930:	ldr	x12, [x12]
  41e934:	str	w11, [x12, #40]
  41e938:	ldr	x8, [sp, #360]
  41e93c:	ldr	w9, [x8]
  41e940:	cmp	w9, #0x0
  41e944:	cset	w9, ne  // ne = any
  41e948:	eor	w9, w9, #0x1
  41e94c:	and	w9, w9, #0x1
  41e950:	ldr	x10, [sp, #328]
  41e954:	str	w9, [x10]
  41e958:	b	425770 <ferror@plt+0x23a20>
  41e95c:	ldr	x8, [sp, #176]
  41e960:	ldr	w9, [x8]
  41e964:	cmp	w9, #0x0
  41e968:	cset	w9, le
  41e96c:	tbnz	w9, #0, 41e9b8 <ferror@plt+0x1cc68>
  41e970:	ldr	x8, [sp, #184]
  41e974:	ldr	x9, [x8]
  41e978:	ldr	x10, [sp, #176]
  41e97c:	ldr	w11, [x10]
  41e980:	subs	w11, w11, #0x1
  41e984:	ldrb	w11, [x9, w11, sxtw]
  41e988:	cmp	w11, #0xa
  41e98c:	cset	w11, eq  // eq = none
  41e990:	and	w11, w11, #0x1
  41e994:	ldr	x9, [sp, #256]
  41e998:	ldr	x12, [x9]
  41e99c:	ldr	x13, [sp, #240]
  41e9a0:	ldr	x14, [x13]
  41e9a4:	mov	x15, #0x8                   	// #8
  41e9a8:	mul	x14, x15, x14
  41e9ac:	add	x12, x12, x14
  41e9b0:	ldr	x12, [x12]
  41e9b4:	str	w11, [x12, #40]
  41e9b8:	ldr	x8, [sp, #360]
  41e9bc:	ldr	w9, [x8]
  41e9c0:	adrp	x10, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41e9c4:	add	x10, x10, #0xc84
  41e9c8:	str	w9, [x10]
  41e9cc:	b	425770 <ferror@plt+0x23a20>
  41e9d0:	ldr	x8, [sp, #176]
  41e9d4:	ldr	w9, [x8]
  41e9d8:	cmp	w9, #0x0
  41e9dc:	cset	w9, le
  41e9e0:	tbnz	w9, #0, 41ea2c <ferror@plt+0x1ccdc>
  41e9e4:	ldr	x8, [sp, #184]
  41e9e8:	ldr	x9, [x8]
  41e9ec:	ldr	x10, [sp, #176]
  41e9f0:	ldr	w11, [x10]
  41e9f4:	subs	w11, w11, #0x1
  41e9f8:	ldrb	w11, [x9, w11, sxtw]
  41e9fc:	cmp	w11, #0xa
  41ea00:	cset	w11, eq  // eq = none
  41ea04:	and	w11, w11, #0x1
  41ea08:	ldr	x9, [sp, #256]
  41ea0c:	ldr	x12, [x9]
  41ea10:	ldr	x13, [sp, #240]
  41ea14:	ldr	x14, [x13]
  41ea18:	mov	x15, #0x8                   	// #8
  41ea1c:	mul	x14, x15, x14
  41ea20:	add	x12, x12, x14
  41ea24:	ldr	x12, [x12]
  41ea28:	str	w11, [x12, #40]
  41ea2c:	ldr	x8, [sp, #360]
  41ea30:	ldr	w9, [x8]
  41ea34:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41ea38:	add	x10, x10, #0x9e4
  41ea3c:	str	w9, [x10]
  41ea40:	cbz	w9, 41ea54 <ferror@plt+0x1cd04>
  41ea44:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41ea48:	add	x8, x8, #0xc84
  41ea4c:	mov	w9, #0x1                   	// #1
  41ea50:	str	w9, [x8]
  41ea54:	b	425770 <ferror@plt+0x23a20>
  41ea58:	ldr	x8, [sp, #176]
  41ea5c:	ldr	w9, [x8]
  41ea60:	cmp	w9, #0x0
  41ea64:	cset	w9, le
  41ea68:	tbnz	w9, #0, 41eab4 <ferror@plt+0x1cd64>
  41ea6c:	ldr	x8, [sp, #184]
  41ea70:	ldr	x9, [x8]
  41ea74:	ldr	x10, [sp, #176]
  41ea78:	ldr	w11, [x10]
  41ea7c:	subs	w11, w11, #0x1
  41ea80:	ldrb	w11, [x9, w11, sxtw]
  41ea84:	cmp	w11, #0xa
  41ea88:	cset	w11, eq  // eq = none
  41ea8c:	and	w11, w11, #0x1
  41ea90:	ldr	x9, [sp, #256]
  41ea94:	ldr	x12, [x9]
  41ea98:	ldr	x13, [sp, #240]
  41ea9c:	ldr	x14, [x13]
  41eaa0:	mov	x15, #0x8                   	// #8
  41eaa4:	mul	x14, x15, x14
  41eaa8:	add	x12, x12, x14
  41eaac:	ldr	x12, [x12]
  41eab0:	str	w11, [x12, #40]
  41eab4:	ldr	x8, [sp, #360]
  41eab8:	ldr	w9, [x8]
  41eabc:	adrp	x10, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41eac0:	add	x10, x10, #0xc38
  41eac4:	str	w9, [x10]
  41eac8:	b	425770 <ferror@plt+0x23a20>
  41eacc:	ldr	x8, [sp, #176]
  41ead0:	ldr	w9, [x8]
  41ead4:	cmp	w9, #0x0
  41ead8:	cset	w9, le
  41eadc:	tbnz	w9, #0, 41eb28 <ferror@plt+0x1cdd8>
  41eae0:	ldr	x8, [sp, #184]
  41eae4:	ldr	x9, [x8]
  41eae8:	ldr	x10, [sp, #176]
  41eaec:	ldr	w11, [x10]
  41eaf0:	subs	w11, w11, #0x1
  41eaf4:	ldrb	w11, [x9, w11, sxtw]
  41eaf8:	cmp	w11, #0xa
  41eafc:	cset	w11, eq  // eq = none
  41eb00:	and	w11, w11, #0x1
  41eb04:	ldr	x9, [sp, #256]
  41eb08:	ldr	x12, [x9]
  41eb0c:	ldr	x13, [sp, #240]
  41eb10:	ldr	x14, [x13]
  41eb14:	mov	x15, #0x8                   	// #8
  41eb18:	mul	x14, x15, x14
  41eb1c:	add	x12, x12, x14
  41eb20:	ldr	x12, [x12]
  41eb24:	str	w11, [x12, #40]
  41eb28:	ldr	x8, [sp, #360]
  41eb2c:	ldr	w9, [x8]
  41eb30:	cbnz	w9, 41eb60 <ferror@plt+0x1ce10>
  41eb34:	ldr	x8, [sp, #88]
  41eb38:	ldr	x9, [x8]
  41eb3c:	ldr	x10, [sp, #80]
  41eb40:	ldr	x11, [x10]
  41eb44:	mov	x12, #0x4                   	// #4
  41eb48:	mul	x11, x12, x11
  41eb4c:	add	x9, x9, x11
  41eb50:	ldr	w13, [x9]
  41eb54:	orr	w13, w13, #0x1
  41eb58:	str	w13, [x9]
  41eb5c:	b	41eb88 <ferror@plt+0x1ce38>
  41eb60:	ldr	x8, [sp, #88]
  41eb64:	ldr	x9, [x8]
  41eb68:	ldr	x10, [sp, #80]
  41eb6c:	ldr	x11, [x10]
  41eb70:	mov	x12, #0x4                   	// #4
  41eb74:	mul	x11, x12, x11
  41eb78:	add	x9, x9, x11
  41eb7c:	ldr	w13, [x9]
  41eb80:	and	w13, w13, #0xfffffffe
  41eb84:	str	w13, [x9]
  41eb88:	b	425770 <ferror@plt+0x23a20>
  41eb8c:	ldr	x8, [sp, #176]
  41eb90:	ldr	w9, [x8]
  41eb94:	cmp	w9, #0x0
  41eb98:	cset	w9, le
  41eb9c:	tbnz	w9, #0, 41ebe8 <ferror@plt+0x1ce98>
  41eba0:	ldr	x8, [sp, #184]
  41eba4:	ldr	x9, [x8]
  41eba8:	ldr	x10, [sp, #176]
  41ebac:	ldr	w11, [x10]
  41ebb0:	subs	w11, w11, #0x1
  41ebb4:	ldrb	w11, [x9, w11, sxtw]
  41ebb8:	cmp	w11, #0xa
  41ebbc:	cset	w11, eq  // eq = none
  41ebc0:	and	w11, w11, #0x1
  41ebc4:	ldr	x9, [sp, #256]
  41ebc8:	ldr	x12, [x9]
  41ebcc:	ldr	x13, [sp, #240]
  41ebd0:	ldr	x14, [x13]
  41ebd4:	mov	x15, #0x8                   	// #8
  41ebd8:	mul	x14, x15, x14
  41ebdc:	add	x12, x12, x14
  41ebe0:	ldr	x12, [x12]
  41ebe4:	str	w11, [x12, #40]
  41ebe8:	ldr	x8, [sp, #360]
  41ebec:	ldr	w9, [x8]
  41ebf0:	cbz	w9, 41ec20 <ferror@plt+0x1ced0>
  41ebf4:	ldr	x8, [sp, #88]
  41ebf8:	ldr	x9, [x8]
  41ebfc:	ldr	x10, [sp, #80]
  41ec00:	ldr	x11, [x10]
  41ec04:	mov	x12, #0x4                   	// #4
  41ec08:	mul	x11, x12, x11
  41ec0c:	add	x9, x9, x11
  41ec10:	ldr	w13, [x9]
  41ec14:	orr	w13, w13, #0x1
  41ec18:	str	w13, [x9]
  41ec1c:	b	41ec48 <ferror@plt+0x1cef8>
  41ec20:	ldr	x8, [sp, #88]
  41ec24:	ldr	x9, [x8]
  41ec28:	ldr	x10, [sp, #80]
  41ec2c:	ldr	x11, [x10]
  41ec30:	mov	x12, #0x4                   	// #4
  41ec34:	mul	x11, x12, x11
  41ec38:	add	x9, x9, x11
  41ec3c:	ldr	w13, [x9]
  41ec40:	and	w13, w13, #0xfffffffe
  41ec44:	str	w13, [x9]
  41ec48:	b	425770 <ferror@plt+0x23a20>
  41ec4c:	ldr	x8, [sp, #176]
  41ec50:	ldr	w9, [x8]
  41ec54:	cmp	w9, #0x0
  41ec58:	cset	w9, le
  41ec5c:	tbnz	w9, #0, 41eca8 <ferror@plt+0x1cf58>
  41ec60:	ldr	x8, [sp, #184]
  41ec64:	ldr	x9, [x8]
  41ec68:	ldr	x10, [sp, #176]
  41ec6c:	ldr	w11, [x10]
  41ec70:	subs	w11, w11, #0x1
  41ec74:	ldrb	w11, [x9, w11, sxtw]
  41ec78:	cmp	w11, #0xa
  41ec7c:	cset	w11, eq  // eq = none
  41ec80:	and	w11, w11, #0x1
  41ec84:	ldr	x9, [sp, #256]
  41ec88:	ldr	x12, [x9]
  41ec8c:	ldr	x13, [sp, #240]
  41ec90:	ldr	x14, [x13]
  41ec94:	mov	x15, #0x8                   	// #8
  41ec98:	mul	x14, x15, x14
  41ec9c:	add	x12, x12, x14
  41eca0:	ldr	x12, [x12]
  41eca4:	str	w11, [x12, #40]
  41eca8:	ldr	x8, [sp, #360]
  41ecac:	ldr	w9, [x8]
  41ecb0:	adrp	x10, 467000 <stdin@@GLIBC_2.17+0x42f0>
  41ecb4:	add	x10, x10, #0x574
  41ecb8:	str	w9, [x10]
  41ecbc:	b	425770 <ferror@plt+0x23a20>
  41ecc0:	ldr	x8, [sp, #176]
  41ecc4:	ldr	w9, [x8]
  41ecc8:	cmp	w9, #0x0
  41eccc:	cset	w9, le
  41ecd0:	tbnz	w9, #0, 41ed1c <ferror@plt+0x1cfcc>
  41ecd4:	ldr	x8, [sp, #184]
  41ecd8:	ldr	x9, [x8]
  41ecdc:	ldr	x10, [sp, #176]
  41ece0:	ldr	w11, [x10]
  41ece4:	subs	w11, w11, #0x1
  41ece8:	ldrb	w11, [x9, w11, sxtw]
  41ecec:	cmp	w11, #0xa
  41ecf0:	cset	w11, eq  // eq = none
  41ecf4:	and	w11, w11, #0x1
  41ecf8:	ldr	x9, [sp, #256]
  41ecfc:	ldr	x12, [x9]
  41ed00:	ldr	x13, [sp, #240]
  41ed04:	ldr	x14, [x13]
  41ed08:	mov	x15, #0x8                   	// #8
  41ed0c:	mul	x14, x15, x14
  41ed10:	add	x12, x12, x14
  41ed14:	ldr	x12, [x12]
  41ed18:	str	w11, [x12, #40]
  41ed1c:	ldr	x8, [sp, #360]
  41ed20:	ldr	w9, [x8]
  41ed24:	cmp	w9, #0x0
  41ed28:	cset	w9, ne  // ne = any
  41ed2c:	eor	w9, w9, #0x1
  41ed30:	and	w9, w9, #0x1
  41ed34:	adrp	x10, 467000 <stdin@@GLIBC_2.17+0x42f0>
  41ed38:	add	x10, x10, #0x9ac
  41ed3c:	str	w9, [x10]
  41ed40:	b	425770 <ferror@plt+0x23a20>
  41ed44:	ldr	x8, [sp, #176]
  41ed48:	ldr	w9, [x8]
  41ed4c:	cmp	w9, #0x0
  41ed50:	cset	w9, le
  41ed54:	tbnz	w9, #0, 41eda0 <ferror@plt+0x1d050>
  41ed58:	ldr	x8, [sp, #184]
  41ed5c:	ldr	x9, [x8]
  41ed60:	ldr	x10, [sp, #176]
  41ed64:	ldr	w11, [x10]
  41ed68:	subs	w11, w11, #0x1
  41ed6c:	ldrb	w11, [x9, w11, sxtw]
  41ed70:	cmp	w11, #0xa
  41ed74:	cset	w11, eq  // eq = none
  41ed78:	and	w11, w11, #0x1
  41ed7c:	ldr	x9, [sp, #256]
  41ed80:	ldr	x12, [x9]
  41ed84:	ldr	x13, [sp, #240]
  41ed88:	ldr	x14, [x13]
  41ed8c:	mov	x15, #0x8                   	// #8
  41ed90:	mul	x14, x15, x14
  41ed94:	add	x12, x12, x14
  41ed98:	ldr	x12, [x12]
  41ed9c:	str	w11, [x12, #40]
  41eda0:	ldr	x8, [sp, #360]
  41eda4:	ldr	w9, [x8]
  41eda8:	ldr	x10, [sp, #312]
  41edac:	str	w9, [x10]
  41edb0:	b	425770 <ferror@plt+0x23a20>
  41edb4:	ldr	x8, [sp, #176]
  41edb8:	ldr	w9, [x8]
  41edbc:	cmp	w9, #0x0
  41edc0:	cset	w9, le
  41edc4:	tbnz	w9, #0, 41ee10 <ferror@plt+0x1d0c0>
  41edc8:	ldr	x8, [sp, #184]
  41edcc:	ldr	x9, [x8]
  41edd0:	ldr	x10, [sp, #176]
  41edd4:	ldr	w11, [x10]
  41edd8:	subs	w11, w11, #0x1
  41eddc:	ldrb	w11, [x9, w11, sxtw]
  41ede0:	cmp	w11, #0xa
  41ede4:	cset	w11, eq  // eq = none
  41ede8:	and	w11, w11, #0x1
  41edec:	ldr	x9, [sp, #256]
  41edf0:	ldr	x12, [x9]
  41edf4:	ldr	x13, [sp, #240]
  41edf8:	ldr	x14, [x13]
  41edfc:	mov	x15, #0x8                   	// #8
  41ee00:	mul	x14, x15, x14
  41ee04:	add	x12, x12, x14
  41ee08:	ldr	x12, [x12]
  41ee0c:	str	w11, [x12, #40]
  41ee10:	ldr	x8, [sp, #320]
  41ee14:	str	wzr, [x8]
  41ee18:	ldr	x9, [sp, #312]
  41ee1c:	str	wzr, [x9]
  41ee20:	adrp	x10, 469000 <stdin@@GLIBC_2.17+0x62f0>
  41ee24:	add	x10, x10, #0xaa4
  41ee28:	mov	w11, #0x1                   	// #1
  41ee2c:	str	w11, [x10]
  41ee30:	ldr	x10, [sp, #344]
  41ee34:	str	w11, [x10]
  41ee38:	b	425770 <ferror@plt+0x23a20>
  41ee3c:	ldr	x8, [sp, #176]
  41ee40:	ldr	w9, [x8]
  41ee44:	cmp	w9, #0x0
  41ee48:	cset	w9, le
  41ee4c:	tbnz	w9, #0, 41ee98 <ferror@plt+0x1d148>
  41ee50:	ldr	x8, [sp, #184]
  41ee54:	ldr	x9, [x8]
  41ee58:	ldr	x10, [sp, #176]
  41ee5c:	ldr	w11, [x10]
  41ee60:	subs	w11, w11, #0x1
  41ee64:	ldrb	w11, [x9, w11, sxtw]
  41ee68:	cmp	w11, #0xa
  41ee6c:	cset	w11, eq  // eq = none
  41ee70:	and	w11, w11, #0x1
  41ee74:	ldr	x9, [sp, #256]
  41ee78:	ldr	x12, [x9]
  41ee7c:	ldr	x13, [sp, #240]
  41ee80:	ldr	x14, [x13]
  41ee84:	mov	x15, #0x8                   	// #8
  41ee88:	mul	x14, x15, x14
  41ee8c:	add	x12, x12, x14
  41ee90:	ldr	x12, [x12]
  41ee94:	str	w11, [x12, #40]
  41ee98:	ldr	x8, [sp, #320]
  41ee9c:	str	wzr, [x8]
  41eea0:	ldr	x9, [sp, #312]
  41eea4:	str	wzr, [x9]
  41eea8:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41eeac:	add	x10, x10, #0x9dc
  41eeb0:	mov	w11, #0x1                   	// #1
  41eeb4:	str	w11, [x10]
  41eeb8:	ldr	x10, [sp, #344]
  41eebc:	str	w11, [x10]
  41eec0:	b	425770 <ferror@plt+0x23a20>
  41eec4:	ldr	x8, [sp, #176]
  41eec8:	ldr	w9, [x8]
  41eecc:	cmp	w9, #0x0
  41eed0:	cset	w9, le
  41eed4:	tbnz	w9, #0, 41ef20 <ferror@plt+0x1d1d0>
  41eed8:	ldr	x8, [sp, #184]
  41eedc:	ldr	x9, [x8]
  41eee0:	ldr	x10, [sp, #176]
  41eee4:	ldr	w11, [x10]
  41eee8:	subs	w11, w11, #0x1
  41eeec:	ldrb	w11, [x9, w11, sxtw]
  41eef0:	cmp	w11, #0xa
  41eef4:	cset	w11, eq  // eq = none
  41eef8:	and	w11, w11, #0x1
  41eefc:	ldr	x9, [sp, #256]
  41ef00:	ldr	x12, [x9]
  41ef04:	ldr	x13, [sp, #240]
  41ef08:	ldr	x14, [x13]
  41ef0c:	mov	x15, #0x8                   	// #8
  41ef10:	mul	x14, x15, x14
  41ef14:	add	x12, x12, x14
  41ef18:	ldr	x12, [x12]
  41ef1c:	str	w11, [x12, #40]
  41ef20:	ldr	x8, [sp, #360]
  41ef24:	ldr	w9, [x8]
  41ef28:	cbnz	w9, 41ef3c <ferror@plt+0x1d1ec>
  41ef2c:	adrp	x0, 433000 <ferror@plt+0x312b0>
  41ef30:	add	x0, x0, #0xeaf
  41ef34:	mov	w1, #0x1                   	// #1
  41ef38:	bl	40ff44 <ferror@plt+0xe1f4>
  41ef3c:	b	425770 <ferror@plt+0x23a20>
  41ef40:	ldr	x8, [sp, #176]
  41ef44:	ldr	w9, [x8]
  41ef48:	cmp	w9, #0x0
  41ef4c:	cset	w9, le
  41ef50:	tbnz	w9, #0, 41ef9c <ferror@plt+0x1d24c>
  41ef54:	ldr	x8, [sp, #184]
  41ef58:	ldr	x9, [x8]
  41ef5c:	ldr	x10, [sp, #176]
  41ef60:	ldr	w11, [x10]
  41ef64:	subs	w11, w11, #0x1
  41ef68:	ldrb	w11, [x9, w11, sxtw]
  41ef6c:	cmp	w11, #0xa
  41ef70:	cset	w11, eq  // eq = none
  41ef74:	and	w11, w11, #0x1
  41ef78:	ldr	x9, [sp, #256]
  41ef7c:	ldr	x12, [x9]
  41ef80:	ldr	x13, [sp, #240]
  41ef84:	ldr	x14, [x13]
  41ef88:	mov	x15, #0x8                   	// #8
  41ef8c:	mul	x14, x15, x14
  41ef90:	add	x12, x12, x14
  41ef94:	ldr	x12, [x12]
  41ef98:	str	w11, [x12, #40]
  41ef9c:	ldr	x8, [sp, #360]
  41efa0:	ldr	w9, [x8]
  41efa4:	ldr	x10, [sp, #328]
  41efa8:	str	w9, [x10]
  41efac:	b	425770 <ferror@plt+0x23a20>
  41efb0:	ldr	x8, [sp, #176]
  41efb4:	ldr	w9, [x8]
  41efb8:	cmp	w9, #0x0
  41efbc:	cset	w9, le
  41efc0:	tbnz	w9, #0, 41f00c <ferror@plt+0x1d2bc>
  41efc4:	ldr	x8, [sp, #184]
  41efc8:	ldr	x9, [x8]
  41efcc:	ldr	x10, [sp, #176]
  41efd0:	ldr	w11, [x10]
  41efd4:	subs	w11, w11, #0x1
  41efd8:	ldrb	w11, [x9, w11, sxtw]
  41efdc:	cmp	w11, #0xa
  41efe0:	cset	w11, eq  // eq = none
  41efe4:	and	w11, w11, #0x1
  41efe8:	ldr	x9, [sp, #256]
  41efec:	ldr	x12, [x9]
  41eff0:	ldr	x13, [sp, #240]
  41eff4:	ldr	x14, [x13]
  41eff8:	mov	x15, #0x8                   	// #8
  41effc:	mul	x14, x15, x14
  41f000:	add	x12, x12, x14
  41f004:	ldr	x12, [x12]
  41f008:	str	w11, [x12, #40]
  41f00c:	ldr	x8, [sp, #360]
  41f010:	ldr	w9, [x8]
  41f014:	ldr	x10, [sp, #96]
  41f018:	str	w9, [x10]
  41f01c:	b	425770 <ferror@plt+0x23a20>
  41f020:	ldr	x8, [sp, #176]
  41f024:	ldr	w9, [x8]
  41f028:	cmp	w9, #0x0
  41f02c:	cset	w9, le
  41f030:	tbnz	w9, #0, 41f07c <ferror@plt+0x1d32c>
  41f034:	ldr	x8, [sp, #184]
  41f038:	ldr	x9, [x8]
  41f03c:	ldr	x10, [sp, #176]
  41f040:	ldr	w11, [x10]
  41f044:	subs	w11, w11, #0x1
  41f048:	ldrb	w11, [x9, w11, sxtw]
  41f04c:	cmp	w11, #0xa
  41f050:	cset	w11, eq  // eq = none
  41f054:	and	w11, w11, #0x1
  41f058:	ldr	x9, [sp, #256]
  41f05c:	ldr	x12, [x9]
  41f060:	ldr	x13, [sp, #240]
  41f064:	ldr	x14, [x13]
  41f068:	mov	x15, #0x8                   	// #8
  41f06c:	mul	x14, x15, x14
  41f070:	add	x12, x12, x14
  41f074:	ldr	x12, [x12]
  41f078:	str	w11, [x12, #40]
  41f07c:	ldr	x8, [sp, #360]
  41f080:	ldr	w9, [x8]
  41f084:	ldr	x10, [sp, #288]
  41f088:	str	w9, [x10]
  41f08c:	b	425770 <ferror@plt+0x23a20>
  41f090:	ldr	x8, [sp, #176]
  41f094:	ldr	w9, [x8]
  41f098:	cmp	w9, #0x0
  41f09c:	cset	w9, le
  41f0a0:	tbnz	w9, #0, 41f0ec <ferror@plt+0x1d39c>
  41f0a4:	ldr	x8, [sp, #184]
  41f0a8:	ldr	x9, [x8]
  41f0ac:	ldr	x10, [sp, #176]
  41f0b0:	ldr	w11, [x10]
  41f0b4:	subs	w11, w11, #0x1
  41f0b8:	ldrb	w11, [x9, w11, sxtw]
  41f0bc:	cmp	w11, #0xa
  41f0c0:	cset	w11, eq  // eq = none
  41f0c4:	and	w11, w11, #0x1
  41f0c8:	ldr	x9, [sp, #256]
  41f0cc:	ldr	x12, [x9]
  41f0d0:	ldr	x13, [sp, #240]
  41f0d4:	ldr	x14, [x13]
  41f0d8:	mov	x15, #0x8                   	// #8
  41f0dc:	mul	x14, x15, x14
  41f0e0:	add	x12, x12, x14
  41f0e4:	ldr	x12, [x12]
  41f0e8:	str	w11, [x12, #40]
  41f0ec:	ldr	x8, [sp, #360]
  41f0f0:	ldr	w9, [x8]
  41f0f4:	adrp	x10, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41f0f8:	add	x10, x10, #0xc7c
  41f0fc:	str	w9, [x10]
  41f100:	b	425770 <ferror@plt+0x23a20>
  41f104:	ldr	x8, [sp, #176]
  41f108:	ldr	w9, [x8]
  41f10c:	cmp	w9, #0x0
  41f110:	cset	w9, le
  41f114:	tbnz	w9, #0, 41f160 <ferror@plt+0x1d410>
  41f118:	ldr	x8, [sp, #184]
  41f11c:	ldr	x9, [x8]
  41f120:	ldr	x10, [sp, #176]
  41f124:	ldr	w11, [x10]
  41f128:	subs	w11, w11, #0x1
  41f12c:	ldrb	w11, [x9, w11, sxtw]
  41f130:	cmp	w11, #0xa
  41f134:	cset	w11, eq  // eq = none
  41f138:	and	w11, w11, #0x1
  41f13c:	ldr	x9, [sp, #256]
  41f140:	ldr	x12, [x9]
  41f144:	ldr	x13, [sp, #240]
  41f148:	ldr	x14, [x13]
  41f14c:	mov	x15, #0x8                   	// #8
  41f150:	mul	x14, x15, x14
  41f154:	add	x12, x12, x14
  41f158:	ldr	x12, [x12]
  41f15c:	str	w11, [x12, #40]
  41f160:	ldr	x8, [sp, #360]
  41f164:	ldr	w9, [x8]
  41f168:	cbz	w9, 41f188 <ferror@plt+0x1d438>
  41f16c:	ldr	x0, [sp, #352]
  41f170:	adrp	x1, 449000 <ferror@plt+0x472b0>
  41f174:	add	x1, x1, #0x5f4
  41f178:	mov	x8, xzr
  41f17c:	mov	x2, x8
  41f180:	bl	402470 <ferror@plt+0x720>
  41f184:	b	41f198 <ferror@plt+0x1d448>
  41f188:	ldr	x0, [sp, #352]
  41f18c:	adrp	x1, 449000 <ferror@plt+0x472b0>
  41f190:	add	x1, x1, #0x5f4
  41f194:	bl	402568 <ferror@plt+0x818>
  41f198:	ldr	x8, [sp, #360]
  41f19c:	ldr	w9, [x8]
  41f1a0:	cmp	w9, #0x1
  41f1a4:	b.ne	41f1b4 <ferror@plt+0x1d464>  // b.any
  41f1a8:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41f1ac:	add	x8, x8, #0xaa0
  41f1b0:	str	wzr, [x8]
  41f1b4:	b	425770 <ferror@plt+0x23a20>
  41f1b8:	ldr	x8, [sp, #176]
  41f1bc:	ldr	w9, [x8]
  41f1c0:	cmp	w9, #0x0
  41f1c4:	cset	w9, le
  41f1c8:	tbnz	w9, #0, 41f214 <ferror@plt+0x1d4c4>
  41f1cc:	ldr	x8, [sp, #184]
  41f1d0:	ldr	x9, [x8]
  41f1d4:	ldr	x10, [sp, #176]
  41f1d8:	ldr	w11, [x10]
  41f1dc:	subs	w11, w11, #0x1
  41f1e0:	ldrb	w11, [x9, w11, sxtw]
  41f1e4:	cmp	w11, #0xa
  41f1e8:	cset	w11, eq  // eq = none
  41f1ec:	and	w11, w11, #0x1
  41f1f0:	ldr	x9, [sp, #256]
  41f1f4:	ldr	x12, [x9]
  41f1f8:	ldr	x13, [sp, #240]
  41f1fc:	ldr	x14, [x13]
  41f200:	mov	x15, #0x8                   	// #8
  41f204:	mul	x14, x15, x14
  41f208:	add	x12, x12, x14
  41f20c:	ldr	x12, [x12]
  41f210:	str	w11, [x12, #40]
  41f214:	ldr	x8, [sp, #360]
  41f218:	ldr	w9, [x8]
  41f21c:	ldr	x10, [sp, #320]
  41f220:	str	w9, [x10]
  41f224:	b	425770 <ferror@plt+0x23a20>
  41f228:	ldr	x8, [sp, #176]
  41f22c:	ldr	w9, [x8]
  41f230:	cmp	w9, #0x0
  41f234:	cset	w9, le
  41f238:	tbnz	w9, #0, 41f284 <ferror@plt+0x1d534>
  41f23c:	ldr	x8, [sp, #184]
  41f240:	ldr	x9, [x8]
  41f244:	ldr	x10, [sp, #176]
  41f248:	ldr	w11, [x10]
  41f24c:	subs	w11, w11, #0x1
  41f250:	ldrb	w11, [x9, w11, sxtw]
  41f254:	cmp	w11, #0xa
  41f258:	cset	w11, eq  // eq = none
  41f25c:	and	w11, w11, #0x1
  41f260:	ldr	x9, [sp, #256]
  41f264:	ldr	x12, [x9]
  41f268:	ldr	x13, [sp, #240]
  41f26c:	ldr	x14, [x13]
  41f270:	mov	x15, #0x8                   	// #8
  41f274:	mul	x14, x15, x14
  41f278:	add	x12, x12, x14
  41f27c:	ldr	x12, [x12]
  41f280:	str	w11, [x12, #40]
  41f284:	ldr	x8, [sp, #360]
  41f288:	ldr	w9, [x8]
  41f28c:	cbz	w9, 41f2ac <ferror@plt+0x1d55c>
  41f290:	ldr	x0, [sp, #352]
  41f294:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  41f298:	add	x1, x1, #0xf7b
  41f29c:	mov	x8, xzr
  41f2a0:	mov	x2, x8
  41f2a4:	bl	402470 <ferror@plt+0x720>
  41f2a8:	b	41f2bc <ferror@plt+0x1d56c>
  41f2ac:	ldr	x0, [sp, #352]
  41f2b0:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  41f2b4:	add	x1, x1, #0xf7b
  41f2b8:	bl	402568 <ferror@plt+0x818>
  41f2bc:	ldr	x8, [sp, #360]
  41f2c0:	ldr	w9, [x8]
  41f2c4:	cmp	w9, #0x0
  41f2c8:	cset	w9, ne  // ne = any
  41f2cc:	eor	w9, w9, #0x1
  41f2d0:	and	w9, w9, #0x1
  41f2d4:	ldr	x10, [sp, #328]
  41f2d8:	str	w9, [x10]
  41f2dc:	b	425770 <ferror@plt+0x23a20>
  41f2e0:	ldr	x8, [sp, #176]
  41f2e4:	ldr	w9, [x8]
  41f2e8:	cmp	w9, #0x0
  41f2ec:	cset	w9, le
  41f2f0:	tbnz	w9, #0, 41f33c <ferror@plt+0x1d5ec>
  41f2f4:	ldr	x8, [sp, #184]
  41f2f8:	ldr	x9, [x8]
  41f2fc:	ldr	x10, [sp, #176]
  41f300:	ldr	w11, [x10]
  41f304:	subs	w11, w11, #0x1
  41f308:	ldrb	w11, [x9, w11, sxtw]
  41f30c:	cmp	w11, #0xa
  41f310:	cset	w11, eq  // eq = none
  41f314:	and	w11, w11, #0x1
  41f318:	ldr	x9, [sp, #256]
  41f31c:	ldr	x12, [x9]
  41f320:	ldr	x13, [sp, #240]
  41f324:	ldr	x14, [x13]
  41f328:	mov	x15, #0x8                   	// #8
  41f32c:	mul	x14, x15, x14
  41f330:	add	x12, x12, x14
  41f334:	ldr	x12, [x12]
  41f338:	str	w11, [x12, #40]
  41f33c:	ldr	x8, [sp, #360]
  41f340:	ldr	w9, [x8]
  41f344:	mov	w10, #0xffffffff            	// #-1
  41f348:	mov	w11, #0x1                   	// #1
  41f34c:	cmp	w9, #0x0
  41f350:	csel	w9, w11, w10, ne  // ne = any
  41f354:	adrp	x12, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41f358:	add	x12, x12, #0xc40
  41f35c:	ldr	w10, [x12]
  41f360:	add	w9, w10, w9
  41f364:	str	w9, [x12]
  41f368:	b	425770 <ferror@plt+0x23a20>
  41f36c:	ldr	x8, [sp, #176]
  41f370:	ldr	w9, [x8]
  41f374:	cmp	w9, #0x0
  41f378:	cset	w9, le
  41f37c:	tbnz	w9, #0, 41f3c8 <ferror@plt+0x1d678>
  41f380:	ldr	x8, [sp, #184]
  41f384:	ldr	x9, [x8]
  41f388:	ldr	x10, [sp, #176]
  41f38c:	ldr	w11, [x10]
  41f390:	subs	w11, w11, #0x1
  41f394:	ldrb	w11, [x9, w11, sxtw]
  41f398:	cmp	w11, #0xa
  41f39c:	cset	w11, eq  // eq = none
  41f3a0:	and	w11, w11, #0x1
  41f3a4:	ldr	x9, [sp, #256]
  41f3a8:	ldr	x12, [x9]
  41f3ac:	ldr	x13, [sp, #240]
  41f3b0:	ldr	x14, [x13]
  41f3b4:	mov	x15, #0x8                   	// #8
  41f3b8:	mul	x14, x15, x14
  41f3bc:	add	x12, x12, x14
  41f3c0:	ldr	x12, [x12]
  41f3c4:	str	w11, [x12, #40]
  41f3c8:	ldr	x8, [sp, #360]
  41f3cc:	ldr	w9, [x8]
  41f3d0:	cmp	w9, #0x0
  41f3d4:	cset	w9, ne  // ne = any
  41f3d8:	eor	w9, w9, #0x1
  41f3dc:	and	w9, w9, #0x1
  41f3e0:	ldr	x10, [sp, #336]
  41f3e4:	str	w9, [x10]
  41f3e8:	b	425770 <ferror@plt+0x23a20>
  41f3ec:	ldr	x8, [sp, #176]
  41f3f0:	ldr	w9, [x8]
  41f3f4:	cmp	w9, #0x0
  41f3f8:	cset	w9, le
  41f3fc:	tbnz	w9, #0, 41f448 <ferror@plt+0x1d6f8>
  41f400:	ldr	x8, [sp, #184]
  41f404:	ldr	x9, [x8]
  41f408:	ldr	x10, [sp, #176]
  41f40c:	ldr	w11, [x10]
  41f410:	subs	w11, w11, #0x1
  41f414:	ldrb	w11, [x9, w11, sxtw]
  41f418:	cmp	w11, #0xa
  41f41c:	cset	w11, eq  // eq = none
  41f420:	and	w11, w11, #0x1
  41f424:	ldr	x9, [sp, #256]
  41f428:	ldr	x12, [x9]
  41f42c:	ldr	x13, [sp, #240]
  41f430:	ldr	x14, [x13]
  41f434:	mov	x15, #0x8                   	// #8
  41f438:	mul	x14, x15, x14
  41f43c:	add	x12, x12, x14
  41f440:	ldr	x12, [x12]
  41f444:	str	w11, [x12, #40]
  41f448:	ldr	x8, [sp, #360]
  41f44c:	ldr	w9, [x8]
  41f450:	ldr	x10, [sp, #344]
  41f454:	str	w9, [x10]
  41f458:	b	425770 <ferror@plt+0x23a20>
  41f45c:	ldr	x8, [sp, #176]
  41f460:	ldr	w9, [x8]
  41f464:	cmp	w9, #0x0
  41f468:	cset	w9, le
  41f46c:	tbnz	w9, #0, 41f4b8 <ferror@plt+0x1d768>
  41f470:	ldr	x8, [sp, #184]
  41f474:	ldr	x9, [x8]
  41f478:	ldr	x10, [sp, #176]
  41f47c:	ldr	w11, [x10]
  41f480:	subs	w11, w11, #0x1
  41f484:	ldrb	w11, [x9, w11, sxtw]
  41f488:	cmp	w11, #0xa
  41f48c:	cset	w11, eq  // eq = none
  41f490:	and	w11, w11, #0x1
  41f494:	ldr	x9, [sp, #256]
  41f498:	ldr	x12, [x9]
  41f49c:	ldr	x13, [sp, #240]
  41f4a0:	ldr	x14, [x13]
  41f4a4:	mov	x15, #0x8                   	// #8
  41f4a8:	mul	x14, x15, x14
  41f4ac:	add	x12, x12, x14
  41f4b0:	ldr	x12, [x12]
  41f4b4:	str	w11, [x12, #40]
  41f4b8:	ldr	x8, [sp, #360]
  41f4bc:	ldr	w9, [x8]
  41f4c0:	adrp	x10, 467000 <stdin@@GLIBC_2.17+0x42f0>
  41f4c4:	add	x10, x10, #0x58c
  41f4c8:	str	w9, [x10]
  41f4cc:	b	425770 <ferror@plt+0x23a20>
  41f4d0:	ldr	x8, [sp, #176]
  41f4d4:	ldr	w9, [x8]
  41f4d8:	cmp	w9, #0x0
  41f4dc:	cset	w9, le
  41f4e0:	tbnz	w9, #0, 41f52c <ferror@plt+0x1d7dc>
  41f4e4:	ldr	x8, [sp, #184]
  41f4e8:	ldr	x9, [x8]
  41f4ec:	ldr	x10, [sp, #176]
  41f4f0:	ldr	w11, [x10]
  41f4f4:	subs	w11, w11, #0x1
  41f4f8:	ldrb	w11, [x9, w11, sxtw]
  41f4fc:	cmp	w11, #0xa
  41f500:	cset	w11, eq  // eq = none
  41f504:	and	w11, w11, #0x1
  41f508:	ldr	x9, [sp, #256]
  41f50c:	ldr	x12, [x9]
  41f510:	ldr	x13, [sp, #240]
  41f514:	ldr	x14, [x13]
  41f518:	mov	x15, #0x8                   	// #8
  41f51c:	mul	x14, x15, x14
  41f520:	add	x12, x12, x14
  41f524:	ldr	x12, [x12]
  41f528:	str	w11, [x12, #40]
  41f52c:	ldr	x8, [sp, #360]
  41f530:	ldr	w9, [x8]
  41f534:	adrp	x10, 469000 <stdin@@GLIBC_2.17+0x62f0>
  41f538:	add	x10, x10, #0x2b0
  41f53c:	str	w9, [x10]
  41f540:	b	425770 <ferror@plt+0x23a20>
  41f544:	ldr	x8, [sp, #176]
  41f548:	ldr	w9, [x8]
  41f54c:	cmp	w9, #0x0
  41f550:	cset	w9, le
  41f554:	tbnz	w9, #0, 41f5a0 <ferror@plt+0x1d850>
  41f558:	ldr	x8, [sp, #184]
  41f55c:	ldr	x9, [x8]
  41f560:	ldr	x10, [sp, #176]
  41f564:	ldr	w11, [x10]
  41f568:	subs	w11, w11, #0x1
  41f56c:	ldrb	w11, [x9, w11, sxtw]
  41f570:	cmp	w11, #0xa
  41f574:	cset	w11, eq  // eq = none
  41f578:	and	w11, w11, #0x1
  41f57c:	ldr	x9, [sp, #256]
  41f580:	ldr	x12, [x9]
  41f584:	ldr	x13, [sp, #240]
  41f588:	ldr	x14, [x13]
  41f58c:	mov	x15, #0x8                   	// #8
  41f590:	mul	x14, x15, x14
  41f594:	add	x12, x12, x14
  41f598:	ldr	x12, [x12]
  41f59c:	str	w11, [x12, #40]
  41f5a0:	ldr	x8, [sp, #360]
  41f5a4:	ldr	w9, [x8]
  41f5a8:	cbz	w9, 41f5c8 <ferror@plt+0x1d878>
  41f5ac:	ldr	x0, [sp, #352]
  41f5b0:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  41f5b4:	add	x1, x1, #0xf93
  41f5b8:	mov	x8, xzr
  41f5bc:	mov	x2, x8
  41f5c0:	bl	402470 <ferror@plt+0x720>
  41f5c4:	b	41f5d8 <ferror@plt+0x1d888>
  41f5c8:	ldr	x0, [sp, #352]
  41f5cc:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  41f5d0:	add	x1, x1, #0xf93
  41f5d4:	bl	402568 <ferror@plt+0x818>
  41f5d8:	b	425770 <ferror@plt+0x23a20>
  41f5dc:	ldr	x8, [sp, #176]
  41f5e0:	ldr	w9, [x8]
  41f5e4:	cmp	w9, #0x0
  41f5e8:	cset	w9, le
  41f5ec:	tbnz	w9, #0, 41f638 <ferror@plt+0x1d8e8>
  41f5f0:	ldr	x8, [sp, #184]
  41f5f4:	ldr	x9, [x8]
  41f5f8:	ldr	x10, [sp, #176]
  41f5fc:	ldr	w11, [x10]
  41f600:	subs	w11, w11, #0x1
  41f604:	ldrb	w11, [x9, w11, sxtw]
  41f608:	cmp	w11, #0xa
  41f60c:	cset	w11, eq  // eq = none
  41f610:	and	w11, w11, #0x1
  41f614:	ldr	x9, [sp, #256]
  41f618:	ldr	x12, [x9]
  41f61c:	ldr	x13, [sp, #240]
  41f620:	ldr	x14, [x13]
  41f624:	mov	x15, #0x8                   	// #8
  41f628:	mul	x14, x15, x14
  41f62c:	add	x12, x12, x14
  41f630:	ldr	x12, [x12]
  41f634:	str	w11, [x12, #40]
  41f638:	ldr	x8, [sp, #360]
  41f63c:	ldr	w9, [x8]
  41f640:	adrp	x10, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41f644:	add	x10, x10, #0xad0
  41f648:	str	w9, [x10]
  41f64c:	b	425770 <ferror@plt+0x23a20>
  41f650:	ldr	x8, [sp, #176]
  41f654:	ldr	w9, [x8]
  41f658:	cmp	w9, #0x0
  41f65c:	cset	w9, le
  41f660:	tbnz	w9, #0, 41f6ac <ferror@plt+0x1d95c>
  41f664:	ldr	x8, [sp, #184]
  41f668:	ldr	x9, [x8]
  41f66c:	ldr	x10, [sp, #176]
  41f670:	ldr	w11, [x10]
  41f674:	subs	w11, w11, #0x1
  41f678:	ldrb	w11, [x9, w11, sxtw]
  41f67c:	cmp	w11, #0xa
  41f680:	cset	w11, eq  // eq = none
  41f684:	and	w11, w11, #0x1
  41f688:	ldr	x9, [sp, #256]
  41f68c:	ldr	x12, [x9]
  41f690:	ldr	x13, [sp, #240]
  41f694:	ldr	x14, [x13]
  41f698:	mov	x15, #0x8                   	// #8
  41f69c:	mul	x14, x15, x14
  41f6a0:	add	x12, x12, x14
  41f6a4:	ldr	x12, [x12]
  41f6a8:	str	w11, [x12, #40]
  41f6ac:	ldr	x8, [sp, #360]
  41f6b0:	ldr	w9, [x8]
  41f6b4:	adrp	x10, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41f6b8:	add	x10, x10, #0xab8
  41f6bc:	str	w9, [x10]
  41f6c0:	b	425770 <ferror@plt+0x23a20>
  41f6c4:	ldr	x8, [sp, #176]
  41f6c8:	ldr	w9, [x8]
  41f6cc:	cmp	w9, #0x0
  41f6d0:	cset	w9, le
  41f6d4:	tbnz	w9, #0, 41f720 <ferror@plt+0x1d9d0>
  41f6d8:	ldr	x8, [sp, #184]
  41f6dc:	ldr	x9, [x8]
  41f6e0:	ldr	x10, [sp, #176]
  41f6e4:	ldr	w11, [x10]
  41f6e8:	subs	w11, w11, #0x1
  41f6ec:	ldrb	w11, [x9, w11, sxtw]
  41f6f0:	cmp	w11, #0xa
  41f6f4:	cset	w11, eq  // eq = none
  41f6f8:	and	w11, w11, #0x1
  41f6fc:	ldr	x9, [sp, #256]
  41f700:	ldr	x12, [x9]
  41f704:	ldr	x13, [sp, #240]
  41f708:	ldr	x14, [x13]
  41f70c:	mov	x15, #0x8                   	// #8
  41f710:	mul	x14, x15, x14
  41f714:	add	x12, x12, x14
  41f718:	ldr	x12, [x12]
  41f71c:	str	w11, [x12, #40]
  41f720:	ldr	x8, [sp, #360]
  41f724:	ldr	w9, [x8]
  41f728:	cbnz	w9, 41f73c <ferror@plt+0x1d9ec>
  41f72c:	adrp	x0, 432000 <ferror@plt+0x302b0>
  41f730:	add	x0, x0, #0xcd8
  41f734:	mov	w1, #0x1                   	// #1
  41f738:	bl	40ff44 <ferror@plt+0xe1f4>
  41f73c:	b	425770 <ferror@plt+0x23a20>
  41f740:	ldr	x8, [sp, #176]
  41f744:	ldr	w9, [x8]
  41f748:	cmp	w9, #0x0
  41f74c:	cset	w9, le
  41f750:	tbnz	w9, #0, 41f79c <ferror@plt+0x1da4c>
  41f754:	ldr	x8, [sp, #184]
  41f758:	ldr	x9, [x8]
  41f75c:	ldr	x10, [sp, #176]
  41f760:	ldr	w11, [x10]
  41f764:	subs	w11, w11, #0x1
  41f768:	ldrb	w11, [x9, w11, sxtw]
  41f76c:	cmp	w11, #0xa
  41f770:	cset	w11, eq  // eq = none
  41f774:	and	w11, w11, #0x1
  41f778:	ldr	x9, [sp, #256]
  41f77c:	ldr	x12, [x9]
  41f780:	ldr	x13, [sp, #240]
  41f784:	ldr	x14, [x13]
  41f788:	mov	x15, #0x8                   	// #8
  41f78c:	mul	x14, x15, x14
  41f790:	add	x12, x12, x14
  41f794:	ldr	x12, [x12]
  41f798:	str	w11, [x12, #40]
  41f79c:	ldr	x8, [sp, #360]
  41f7a0:	ldr	w9, [x8]
  41f7a4:	cbnz	w9, 41f7c4 <ferror@plt+0x1da74>
  41f7a8:	ldr	x0, [sp, #352]
  41f7ac:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  41f7b0:	add	x1, x1, #0xfde
  41f7b4:	mov	x8, xzr
  41f7b8:	mov	x2, x8
  41f7bc:	bl	402470 <ferror@plt+0x720>
  41f7c0:	b	41f7d4 <ferror@plt+0x1da84>
  41f7c4:	ldr	x0, [sp, #352]
  41f7c8:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  41f7cc:	add	x1, x1, #0xfde
  41f7d0:	bl	402568 <ferror@plt+0x818>
  41f7d4:	b	425770 <ferror@plt+0x23a20>
  41f7d8:	ldr	x8, [sp, #176]
  41f7dc:	ldr	w9, [x8]
  41f7e0:	cmp	w9, #0x0
  41f7e4:	cset	w9, le
  41f7e8:	tbnz	w9, #0, 41f834 <ferror@plt+0x1dae4>
  41f7ec:	ldr	x8, [sp, #184]
  41f7f0:	ldr	x9, [x8]
  41f7f4:	ldr	x10, [sp, #176]
  41f7f8:	ldr	w11, [x10]
  41f7fc:	subs	w11, w11, #0x1
  41f800:	ldrb	w11, [x9, w11, sxtw]
  41f804:	cmp	w11, #0xa
  41f808:	cset	w11, eq  // eq = none
  41f80c:	and	w11, w11, #0x1
  41f810:	ldr	x9, [sp, #256]
  41f814:	ldr	x12, [x9]
  41f818:	ldr	x13, [sp, #240]
  41f81c:	ldr	x14, [x13]
  41f820:	mov	x15, #0x8                   	// #8
  41f824:	mul	x14, x15, x14
  41f828:	add	x12, x12, x14
  41f82c:	ldr	x12, [x12]
  41f830:	str	w11, [x12, #40]
  41f834:	ldr	x8, [sp, #360]
  41f838:	ldr	w9, [x8]
  41f83c:	adrp	x10, 469000 <stdin@@GLIBC_2.17+0x62f0>
  41f840:	add	x10, x10, #0xfbc
  41f844:	str	w9, [x10]
  41f848:	b	425770 <ferror@plt+0x23a20>
  41f84c:	ldr	x8, [sp, #176]
  41f850:	ldr	w9, [x8]
  41f854:	cmp	w9, #0x0
  41f858:	cset	w9, le
  41f85c:	tbnz	w9, #0, 41f8a8 <ferror@plt+0x1db58>
  41f860:	ldr	x8, [sp, #184]
  41f864:	ldr	x9, [x8]
  41f868:	ldr	x10, [sp, #176]
  41f86c:	ldr	w11, [x10]
  41f870:	subs	w11, w11, #0x1
  41f874:	ldrb	w11, [x9, w11, sxtw]
  41f878:	cmp	w11, #0xa
  41f87c:	cset	w11, eq  // eq = none
  41f880:	and	w11, w11, #0x1
  41f884:	ldr	x9, [sp, #256]
  41f888:	ldr	x12, [x9]
  41f88c:	ldr	x13, [sp, #240]
  41f890:	ldr	x14, [x13]
  41f894:	mov	x15, #0x8                   	// #8
  41f898:	mul	x14, x15, x14
  41f89c:	add	x12, x12, x14
  41f8a0:	ldr	x12, [x12]
  41f8a4:	str	w11, [x12, #40]
  41f8a8:	ldr	x8, [sp, #360]
  41f8ac:	ldr	w9, [x8]
  41f8b0:	cmp	w9, #0x0
  41f8b4:	cset	w9, ne  // ne = any
  41f8b8:	eor	w9, w9, #0x1
  41f8bc:	and	w9, w9, #0x1
  41f8c0:	adrp	x10, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41f8c4:	add	x10, x10, #0xaac
  41f8c8:	str	w9, [x10]
  41f8cc:	b	425770 <ferror@plt+0x23a20>
  41f8d0:	ldr	x8, [sp, #176]
  41f8d4:	ldr	w9, [x8]
  41f8d8:	cmp	w9, #0x0
  41f8dc:	cset	w9, le
  41f8e0:	tbnz	w9, #0, 41f92c <ferror@plt+0x1dbdc>
  41f8e4:	ldr	x8, [sp, #184]
  41f8e8:	ldr	x9, [x8]
  41f8ec:	ldr	x10, [sp, #176]
  41f8f0:	ldr	w11, [x10]
  41f8f4:	subs	w11, w11, #0x1
  41f8f8:	ldrb	w11, [x9, w11, sxtw]
  41f8fc:	cmp	w11, #0xa
  41f900:	cset	w11, eq  // eq = none
  41f904:	and	w11, w11, #0x1
  41f908:	ldr	x9, [sp, #256]
  41f90c:	ldr	x12, [x9]
  41f910:	ldr	x13, [sp, #240]
  41f914:	ldr	x14, [x13]
  41f918:	mov	x15, #0x8                   	// #8
  41f91c:	mul	x14, x15, x14
  41f920:	add	x12, x12, x14
  41f924:	ldr	x12, [x12]
  41f928:	str	w11, [x12, #40]
  41f92c:	ldr	x8, [sp, #360]
  41f930:	ldr	w9, [x8]
  41f934:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x12f0>
  41f938:	add	x10, x10, #0xa30
  41f93c:	str	w9, [x10]
  41f940:	ldr	x8, [sp, #360]
  41f944:	ldr	w9, [x8]
  41f948:	cbz	w9, 41f968 <ferror@plt+0x1dc18>
  41f94c:	ldr	x0, [sp, #352]
  41f950:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  41f954:	add	x1, x1, #0x95e
  41f958:	mov	x8, xzr
  41f95c:	mov	x2, x8
  41f960:	bl	402470 <ferror@plt+0x720>
  41f964:	b	41f978 <ferror@plt+0x1dc28>
  41f968:	ldr	x0, [sp, #352]
  41f96c:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  41f970:	add	x1, x1, #0x95e
  41f974:	bl	402568 <ferror@plt+0x818>
  41f978:	b	425770 <ferror@plt+0x23a20>
  41f97c:	ldr	x8, [sp, #176]
  41f980:	ldr	w9, [x8]
  41f984:	cmp	w9, #0x0
  41f988:	cset	w9, le
  41f98c:	tbnz	w9, #0, 41f9d8 <ferror@plt+0x1dc88>
  41f990:	ldr	x8, [sp, #184]
  41f994:	ldr	x9, [x8]
  41f998:	ldr	x10, [sp, #176]
  41f99c:	ldr	w11, [x10]
  41f9a0:	subs	w11, w11, #0x1
  41f9a4:	ldrb	w11, [x9, w11, sxtw]
  41f9a8:	cmp	w11, #0xa
  41f9ac:	cset	w11, eq  // eq = none
  41f9b0:	and	w11, w11, #0x1
  41f9b4:	ldr	x9, [sp, #256]
  41f9b8:	ldr	x12, [x9]
  41f9bc:	ldr	x13, [sp, #240]
  41f9c0:	ldr	x14, [x13]
  41f9c4:	mov	x15, #0x8                   	// #8
  41f9c8:	mul	x14, x15, x14
  41f9cc:	add	x12, x12, x14
  41f9d0:	ldr	x12, [x12]
  41f9d4:	str	w11, [x12, #40]
  41f9d8:	ldr	x8, [sp, #360]
  41f9dc:	ldr	w9, [x8]
  41f9e0:	adrp	x10, 468000 <stdin@@GLIBC_2.17+0x52f0>
  41f9e4:	add	x10, x10, #0x2a8
  41f9e8:	str	w9, [x10]
  41f9ec:	b	425770 <ferror@plt+0x23a20>
  41f9f0:	ldr	x8, [sp, #176]
  41f9f4:	ldr	w9, [x8]
  41f9f8:	cmp	w9, #0x0
  41f9fc:	cset	w9, le
  41fa00:	tbnz	w9, #0, 41fa4c <ferror@plt+0x1dcfc>
  41fa04:	ldr	x8, [sp, #184]
  41fa08:	ldr	x9, [x8]
  41fa0c:	ldr	x10, [sp, #176]
  41fa10:	ldr	w11, [x10]
  41fa14:	subs	w11, w11, #0x1
  41fa18:	ldrb	w11, [x9, w11, sxtw]
  41fa1c:	cmp	w11, #0xa
  41fa20:	cset	w11, eq  // eq = none
  41fa24:	and	w11, w11, #0x1
  41fa28:	ldr	x9, [sp, #256]
  41fa2c:	ldr	x12, [x9]
  41fa30:	ldr	x13, [sp, #240]
  41fa34:	ldr	x14, [x13]
  41fa38:	mov	x15, #0x8                   	// #8
  41fa3c:	mul	x14, x15, x14
  41fa40:	add	x12, x12, x14
  41fa44:	ldr	x12, [x12]
  41fa48:	str	w11, [x12, #40]
  41fa4c:	ldr	x8, [sp, #360]
  41fa50:	ldr	w9, [x8]
  41fa54:	adrp	x10, 466000 <stdin@@GLIBC_2.17+0x32f0>
  41fa58:	add	x10, x10, #0xaa0
  41fa5c:	str	w9, [x10]
  41fa60:	b	425770 <ferror@plt+0x23a20>
  41fa64:	ldr	x8, [sp, #176]
  41fa68:	ldr	w9, [x8]
  41fa6c:	cmp	w9, #0x0
  41fa70:	cset	w9, le
  41fa74:	tbnz	w9, #0, 41fac0 <ferror@plt+0x1dd70>
  41fa78:	ldr	x8, [sp, #184]
  41fa7c:	ldr	x9, [x8]
  41fa80:	ldr	x10, [sp, #176]
  41fa84:	ldr	w11, [x10]
  41fa88:	subs	w11, w11, #0x1
  41fa8c:	ldrb	w11, [x9, w11, sxtw]
  41fa90:	cmp	w11, #0xa
  41fa94:	cset	w11, eq  // eq = none
  41fa98:	and	w11, w11, #0x1
  41fa9c:	ldr	x9, [sp, #256]
  41faa0:	ldr	x12, [x9]
  41faa4:	ldr	x13, [sp, #240]
  41faa8:	ldr	x14, [x13]
  41faac:	mov	x15, #0x8                   	// #8
  41fab0:	mul	x14, x15, x14
  41fab4:	add	x12, x12, x14
  41fab8:	ldr	x12, [x12]
  41fabc:	str	w11, [x12, #40]
  41fac0:	ldr	x8, [sp, #360]
  41fac4:	ldr	w9, [x8]
  41fac8:	cbnz	w9, 41fae8 <ferror@plt+0x1dd98>
  41facc:	ldr	x0, [sp, #352]
  41fad0:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  41fad4:	add	x1, x1, #0xfa4
  41fad8:	mov	x8, xzr
  41fadc:	mov	x2, x8
  41fae0:	bl	402470 <ferror@plt+0x720>
  41fae4:	b	41faf8 <ferror@plt+0x1dda8>
  41fae8:	ldr	x0, [sp, #352]
  41faec:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  41faf0:	add	x1, x1, #0xfa4
  41faf4:	bl	402568 <ferror@plt+0x818>
  41faf8:	b	425770 <ferror@plt+0x23a20>
  41fafc:	ldr	x8, [sp, #176]
  41fb00:	ldr	w9, [x8]
  41fb04:	cmp	w9, #0x0
  41fb08:	cset	w9, le
  41fb0c:	tbnz	w9, #0, 41fb58 <ferror@plt+0x1de08>
  41fb10:	ldr	x8, [sp, #184]
  41fb14:	ldr	x9, [x8]
  41fb18:	ldr	x10, [sp, #176]
  41fb1c:	ldr	w11, [x10]
  41fb20:	subs	w11, w11, #0x1
  41fb24:	ldrb	w11, [x9, w11, sxtw]
  41fb28:	cmp	w11, #0xa
  41fb2c:	cset	w11, eq  // eq = none
  41fb30:	and	w11, w11, #0x1
  41fb34:	ldr	x9, [sp, #256]
  41fb38:	ldr	x12, [x9]
  41fb3c:	ldr	x13, [sp, #240]
  41fb40:	ldr	x14, [x13]
  41fb44:	mov	x15, #0x8                   	// #8
  41fb48:	mul	x14, x15, x14
  41fb4c:	add	x12, x12, x14
  41fb50:	ldr	x12, [x12]
  41fb54:	str	w11, [x12, #40]
  41fb58:	ldr	x8, [sp, #360]
  41fb5c:	ldr	w9, [x8]
  41fb60:	cbnz	w9, 41fb80 <ferror@plt+0x1de30>
  41fb64:	ldr	x0, [sp, #352]
  41fb68:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  41fb6c:	add	x1, x1, #0xfb8
  41fb70:	mov	x8, xzr
  41fb74:	mov	x2, x8
  41fb78:	bl	402470 <ferror@plt+0x720>
  41fb7c:	b	41fb90 <ferror@plt+0x1de40>
  41fb80:	ldr	x0, [sp, #352]
  41fb84:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  41fb88:	add	x1, x1, #0xfb8
  41fb8c:	bl	402568 <ferror@plt+0x818>
  41fb90:	b	425770 <ferror@plt+0x23a20>
  41fb94:	ldr	x8, [sp, #176]
  41fb98:	ldr	w9, [x8]
  41fb9c:	cmp	w9, #0x0
  41fba0:	cset	w9, le
  41fba4:	tbnz	w9, #0, 41fbf0 <ferror@plt+0x1dea0>
  41fba8:	ldr	x8, [sp, #184]
  41fbac:	ldr	x9, [x8]
  41fbb0:	ldr	x10, [sp, #176]
  41fbb4:	ldr	w11, [x10]
  41fbb8:	subs	w11, w11, #0x1
  41fbbc:	ldrb	w11, [x9, w11, sxtw]
  41fbc0:	cmp	w11, #0xa
  41fbc4:	cset	w11, eq  // eq = none
  41fbc8:	and	w11, w11, #0x1
  41fbcc:	ldr	x9, [sp, #256]
  41fbd0:	ldr	x12, [x9]
  41fbd4:	ldr	x13, [sp, #240]
  41fbd8:	ldr	x14, [x13]
  41fbdc:	mov	x15, #0x8                   	// #8
  41fbe0:	mul	x14, x15, x14
  41fbe4:	add	x12, x12, x14
  41fbe8:	ldr	x12, [x12]
  41fbec:	str	w11, [x12, #40]
  41fbf0:	ldr	x8, [sp, #360]
  41fbf4:	ldr	w9, [x8]
  41fbf8:	cbnz	w9, 41fc18 <ferror@plt+0x1dec8>
  41fbfc:	ldr	x0, [sp, #352]
  41fc00:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  41fc04:	add	x1, x1, #0xfcb
  41fc08:	mov	x8, xzr
  41fc0c:	mov	x2, x8
  41fc10:	bl	402470 <ferror@plt+0x720>
  41fc14:	b	41fc28 <ferror@plt+0x1ded8>
  41fc18:	ldr	x0, [sp, #352]
  41fc1c:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  41fc20:	add	x1, x1, #0xfcb
  41fc24:	bl	402568 <ferror@plt+0x818>
  41fc28:	b	425770 <ferror@plt+0x23a20>
  41fc2c:	ldr	x8, [sp, #176]
  41fc30:	ldr	w9, [x8]
  41fc34:	cmp	w9, #0x0
  41fc38:	cset	w9, le
  41fc3c:	tbnz	w9, #0, 41fc88 <ferror@plt+0x1df38>
  41fc40:	ldr	x8, [sp, #184]
  41fc44:	ldr	x9, [x8]
  41fc48:	ldr	x10, [sp, #176]
  41fc4c:	ldr	w11, [x10]
  41fc50:	subs	w11, w11, #0x1
  41fc54:	ldrb	w11, [x9, w11, sxtw]
  41fc58:	cmp	w11, #0xa
  41fc5c:	cset	w11, eq  // eq = none
  41fc60:	and	w11, w11, #0x1
  41fc64:	ldr	x9, [sp, #256]
  41fc68:	ldr	x12, [x9]
  41fc6c:	ldr	x13, [sp, #240]
  41fc70:	ldr	x14, [x13]
  41fc74:	mov	x15, #0x8                   	// #8
  41fc78:	mul	x14, x15, x14
  41fc7c:	add	x12, x12, x14
  41fc80:	ldr	x12, [x12]
  41fc84:	str	w11, [x12, #40]
  41fc88:	ldr	x8, [sp, #360]
  41fc8c:	ldr	w9, [x8]
  41fc90:	cbnz	w9, 41fcb0 <ferror@plt+0x1df60>
  41fc94:	ldr	x0, [sp, #352]
  41fc98:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  41fc9c:	add	x1, x1, #0xfed
  41fca0:	mov	x8, xzr
  41fca4:	mov	x2, x8
  41fca8:	bl	402470 <ferror@plt+0x720>
  41fcac:	b	41fcc0 <ferror@plt+0x1df70>
  41fcb0:	ldr	x0, [sp, #352]
  41fcb4:	adrp	x1, 42a000 <ferror@plt+0x282b0>
  41fcb8:	add	x1, x1, #0xfed
  41fcbc:	bl	402568 <ferror@plt+0x818>
  41fcc0:	b	425770 <ferror@plt+0x23a20>
  41fcc4:	ldr	x8, [sp, #176]
  41fcc8:	ldr	w9, [x8]
  41fccc:	cmp	w9, #0x0
  41fcd0:	cset	w9, le
  41fcd4:	tbnz	w9, #0, 41fd20 <ferror@plt+0x1dfd0>
  41fcd8:	ldr	x8, [sp, #184]
  41fcdc:	ldr	x9, [x8]
  41fce0:	ldr	x10, [sp, #176]
  41fce4:	ldr	w11, [x10]
  41fce8:	subs	w11, w11, #0x1
  41fcec:	ldrb	w11, [x9, w11, sxtw]
  41fcf0:	cmp	w11, #0xa
  41fcf4:	cset	w11, eq  // eq = none
  41fcf8:	and	w11, w11, #0x1
  41fcfc:	ldr	x9, [sp, #256]
  41fd00:	ldr	x12, [x9]
  41fd04:	ldr	x13, [sp, #240]
  41fd08:	ldr	x14, [x13]
  41fd0c:	mov	x15, #0x8                   	// #8
  41fd10:	mul	x14, x15, x14
  41fd14:	add	x12, x12, x14
  41fd18:	ldr	x12, [x12]
  41fd1c:	str	w11, [x12, #40]
  41fd20:	ldr	x8, [sp, #360]
  41fd24:	ldr	w9, [x8]
  41fd28:	cbnz	w9, 41fd48 <ferror@plt+0x1dff8>
  41fd2c:	ldr	x0, [sp, #352]
  41fd30:	adrp	x1, 42b000 <ferror@plt+0x292b0>
  41fd34:	add	x1, x1, #0x2
  41fd38:	mov	x8, xzr
  41fd3c:	mov	x2, x8
  41fd40:	bl	402470 <ferror@plt+0x720>
  41fd44:	b	41fd58 <ferror@plt+0x1e008>
  41fd48:	ldr	x0, [sp, #352]
  41fd4c:	adrp	x1, 42b000 <ferror@plt+0x292b0>
  41fd50:	add	x1, x1, #0x2
  41fd54:	bl	402568 <ferror@plt+0x818>
  41fd58:	b	425770 <ferror@plt+0x23a20>
  41fd5c:	ldr	x8, [sp, #176]
  41fd60:	ldr	w9, [x8]
  41fd64:	cmp	w9, #0x0
  41fd68:	cset	w9, le
  41fd6c:	tbnz	w9, #0, 41fdb8 <ferror@plt+0x1e068>
  41fd70:	ldr	x8, [sp, #184]
  41fd74:	ldr	x9, [x8]
  41fd78:	ldr	x10, [sp, #176]
  41fd7c:	ldr	w11, [x10]
  41fd80:	subs	w11, w11, #0x1
  41fd84:	ldrb	w11, [x9, w11, sxtw]
  41fd88:	cmp	w11, #0xa
  41fd8c:	cset	w11, eq  // eq = none
  41fd90:	and	w11, w11, #0x1
  41fd94:	ldr	x9, [sp, #256]
  41fd98:	ldr	x12, [x9]
  41fd9c:	ldr	x13, [sp, #240]
  41fda0:	ldr	x14, [x13]
  41fda4:	mov	x15, #0x8                   	// #8
  41fda8:	mul	x14, x15, x14
  41fdac:	add	x12, x12, x14
  41fdb0:	ldr	x12, [x12]
  41fdb4:	str	w11, [x12, #40]
  41fdb8:	ldr	x8, [sp, #360]
  41fdbc:	ldr	w9, [x8]
  41fdc0:	cbnz	w9, 41fde0 <ferror@plt+0x1e090>
  41fdc4:	ldr	x0, [sp, #352]
  41fdc8:	adrp	x1, 42b000 <ferror@plt+0x292b0>
  41fdcc:	add	x1, x1, #0x16
  41fdd0:	mov	x8, xzr
  41fdd4:	mov	x2, x8
  41fdd8:	bl	402470 <ferror@plt+0x720>
  41fddc:	b	41fdf0 <ferror@plt+0x1e0a0>
  41fde0:	ldr	x0, [sp, #352]
  41fde4:	adrp	x1, 42b000 <ferror@plt+0x292b0>
  41fde8:	add	x1, x1, #0x16
  41fdec:	bl	402568 <ferror@plt+0x818>
  41fdf0:	b	425770 <ferror@plt+0x23a20>
  41fdf4:	ldr	x8, [sp, #176]
  41fdf8:	ldr	w9, [x8]
  41fdfc:	cmp	w9, #0x0
  41fe00:	cset	w9, le
  41fe04:	tbnz	w9, #0, 41fe50 <ferror@plt+0x1e100>
  41fe08:	ldr	x8, [sp, #184]
  41fe0c:	ldr	x9, [x8]
  41fe10:	ldr	x10, [sp, #176]
  41fe14:	ldr	w11, [x10]
  41fe18:	subs	w11, w11, #0x1
  41fe1c:	ldrb	w11, [x9, w11, sxtw]
  41fe20:	cmp	w11, #0xa
  41fe24:	cset	w11, eq  // eq = none
  41fe28:	and	w11, w11, #0x1
  41fe2c:	ldr	x9, [sp, #256]
  41fe30:	ldr	x12, [x9]
  41fe34:	ldr	x13, [sp, #240]
  41fe38:	ldr	x14, [x13]
  41fe3c:	mov	x15, #0x8                   	// #8
  41fe40:	mul	x14, x15, x14
  41fe44:	add	x12, x12, x14
  41fe48:	ldr	x12, [x12]
  41fe4c:	str	w11, [x12, #40]
  41fe50:	ldr	x8, [sp, #360]
  41fe54:	ldr	w9, [x8]
  41fe58:	cbnz	w9, 41fe78 <ferror@plt+0x1e128>
  41fe5c:	ldr	x0, [sp, #352]
  41fe60:	adrp	x1, 449000 <ferror@plt+0x472b0>
  41fe64:	add	x1, x1, #0x5ff
  41fe68:	mov	x8, xzr
  41fe6c:	mov	x2, x8
  41fe70:	bl	402470 <ferror@plt+0x720>
  41fe74:	b	41fe88 <ferror@plt+0x1e138>
  41fe78:	ldr	x0, [sp, #352]
  41fe7c:	adrp	x1, 449000 <ferror@plt+0x472b0>
  41fe80:	add	x1, x1, #0x5ff
  41fe84:	bl	402568 <ferror@plt+0x818>
  41fe88:	b	425770 <ferror@plt+0x23a20>
  41fe8c:	ldr	x8, [sp, #176]
  41fe90:	ldr	w9, [x8]
  41fe94:	cmp	w9, #0x0
  41fe98:	cset	w9, le
  41fe9c:	tbnz	w9, #0, 41fee8 <ferror@plt+0x1e198>
  41fea0:	ldr	x8, [sp, #184]
  41fea4:	ldr	x9, [x8]
  41fea8:	ldr	x10, [sp, #176]
  41feac:	ldr	w11, [x10]
  41feb0:	subs	w11, w11, #0x1
  41feb4:	ldrb	w11, [x9, w11, sxtw]
  41feb8:	cmp	w11, #0xa
  41febc:	cset	w11, eq  // eq = none
  41fec0:	and	w11, w11, #0x1
  41fec4:	ldr	x9, [sp, #256]
  41fec8:	ldr	x12, [x9]
  41fecc:	ldr	x13, [sp, #240]
  41fed0:	ldr	x14, [x13]
  41fed4:	mov	x15, #0x8                   	// #8
  41fed8:	mul	x14, x15, x14
  41fedc:	add	x12, x12, x14
  41fee0:	ldr	x12, [x12]
  41fee4:	str	w11, [x12, #40]
  41fee8:	ldr	x8, [sp, #360]
  41feec:	ldr	w9, [x8]
  41fef0:	cbnz	w9, 41ff10 <ferror@plt+0x1e1c0>
  41fef4:	ldr	x0, [sp, #352]
  41fef8:	adrp	x1, 449000 <ferror@plt+0x472b0>
  41fefc:	add	x1, x1, #0x613
  41ff00:	mov	x8, xzr
  41ff04:	mov	x2, x8
  41ff08:	bl	402470 <ferror@plt+0x720>
  41ff0c:	b	41ff20 <ferror@plt+0x1e1d0>
  41ff10:	ldr	x0, [sp, #352]
  41ff14:	adrp	x1, 449000 <ferror@plt+0x472b0>
  41ff18:	add	x1, x1, #0x613
  41ff1c:	bl	402568 <ferror@plt+0x818>
  41ff20:	b	425770 <ferror@plt+0x23a20>
  41ff24:	ldr	x8, [sp, #176]
  41ff28:	ldr	w9, [x8]
  41ff2c:	cmp	w9, #0x0
  41ff30:	cset	w9, le
  41ff34:	tbnz	w9, #0, 41ff80 <ferror@plt+0x1e230>
  41ff38:	ldr	x8, [sp, #184]
  41ff3c:	ldr	x9, [x8]
  41ff40:	ldr	x10, [sp, #176]
  41ff44:	ldr	w11, [x10]
  41ff48:	subs	w11, w11, #0x1
  41ff4c:	ldrb	w11, [x9, w11, sxtw]
  41ff50:	cmp	w11, #0xa
  41ff54:	cset	w11, eq  // eq = none
  41ff58:	and	w11, w11, #0x1
  41ff5c:	ldr	x9, [sp, #256]
  41ff60:	ldr	x12, [x9]
  41ff64:	ldr	x13, [sp, #240]
  41ff68:	ldr	x14, [x13]
  41ff6c:	mov	x15, #0x8                   	// #8
  41ff70:	mul	x14, x15, x14
  41ff74:	add	x12, x12, x14
  41ff78:	ldr	x12, [x12]
  41ff7c:	str	w11, [x12, #40]
  41ff80:	ldr	x8, [sp, #360]
  41ff84:	ldr	w9, [x8]
  41ff88:	cbnz	w9, 41ffa8 <ferror@plt+0x1e258>
  41ff8c:	ldr	x0, [sp, #352]
  41ff90:	adrp	x1, 449000 <ferror@plt+0x472b0>
  41ff94:	add	x1, x1, #0x629
  41ff98:	mov	x8, xzr
  41ff9c:	mov	x2, x8
  41ffa0:	bl	402470 <ferror@plt+0x720>
  41ffa4:	b	41ffb8 <ferror@plt+0x1e268>
  41ffa8:	ldr	x0, [sp, #352]
  41ffac:	adrp	x1, 449000 <ferror@plt+0x472b0>
  41ffb0:	add	x1, x1, #0x629
  41ffb4:	bl	402568 <ferror@plt+0x818>
  41ffb8:	b	425770 <ferror@plt+0x23a20>
  41ffbc:	ldr	x8, [sp, #176]
  41ffc0:	ldr	w9, [x8]
  41ffc4:	cmp	w9, #0x0
  41ffc8:	cset	w9, le
  41ffcc:	tbnz	w9, #0, 420018 <ferror@plt+0x1e2c8>
  41ffd0:	ldr	x8, [sp, #184]
  41ffd4:	ldr	x9, [x8]
  41ffd8:	ldr	x10, [sp, #176]
  41ffdc:	ldr	w11, [x10]
  41ffe0:	subs	w11, w11, #0x1
  41ffe4:	ldrb	w11, [x9, w11, sxtw]
  41ffe8:	cmp	w11, #0xa
  41ffec:	cset	w11, eq  // eq = none
  41fff0:	and	w11, w11, #0x1
  41fff4:	ldr	x9, [sp, #256]
  41fff8:	ldr	x12, [x9]
  41fffc:	ldr	x13, [sp, #240]
  420000:	ldr	x14, [x13]
  420004:	mov	x15, #0x8                   	// #8
  420008:	mul	x14, x15, x14
  42000c:	add	x12, x12, x14
  420010:	ldr	x12, [x12]
  420014:	str	w11, [x12, #40]
  420018:	ldr	x8, [sp, #360]
  42001c:	ldr	w9, [x8]
  420020:	cbnz	w9, 420040 <ferror@plt+0x1e2f0>
  420024:	ldr	x0, [sp, #352]
  420028:	adrp	x1, 449000 <ferror@plt+0x472b0>
  42002c:	add	x1, x1, #0x63c
  420030:	mov	x8, xzr
  420034:	mov	x2, x8
  420038:	bl	402470 <ferror@plt+0x720>
  42003c:	b	420050 <ferror@plt+0x1e300>
  420040:	ldr	x0, [sp, #352]
  420044:	adrp	x1, 449000 <ferror@plt+0x472b0>
  420048:	add	x1, x1, #0x63c
  42004c:	bl	402568 <ferror@plt+0x818>
  420050:	b	425770 <ferror@plt+0x23a20>
  420054:	ldr	x8, [sp, #176]
  420058:	ldr	w9, [x8]
  42005c:	cmp	w9, #0x0
  420060:	cset	w9, le
  420064:	tbnz	w9, #0, 4200b0 <ferror@plt+0x1e360>
  420068:	ldr	x8, [sp, #184]
  42006c:	ldr	x9, [x8]
  420070:	ldr	x10, [sp, #176]
  420074:	ldr	w11, [x10]
  420078:	subs	w11, w11, #0x1
  42007c:	ldrb	w11, [x9, w11, sxtw]
  420080:	cmp	w11, #0xa
  420084:	cset	w11, eq  // eq = none
  420088:	and	w11, w11, #0x1
  42008c:	ldr	x9, [sp, #256]
  420090:	ldr	x12, [x9]
  420094:	ldr	x13, [sp, #240]
  420098:	ldr	x14, [x13]
  42009c:	mov	x15, #0x8                   	// #8
  4200a0:	mul	x14, x15, x14
  4200a4:	add	x12, x12, x14
  4200a8:	ldr	x12, [x12]
  4200ac:	str	w11, [x12, #40]
  4200b0:	ldr	x8, [sp, #360]
  4200b4:	ldr	w9, [x8]
  4200b8:	cbnz	w9, 4200d8 <ferror@plt+0x1e388>
  4200bc:	ldr	x0, [sp, #352]
  4200c0:	adrp	x1, 449000 <ferror@plt+0x472b0>
  4200c4:	add	x1, x1, #0x64f
  4200c8:	mov	x8, xzr
  4200cc:	mov	x2, x8
  4200d0:	bl	402470 <ferror@plt+0x720>
  4200d4:	b	4200e8 <ferror@plt+0x1e398>
  4200d8:	ldr	x0, [sp, #352]
  4200dc:	adrp	x1, 449000 <ferror@plt+0x472b0>
  4200e0:	add	x1, x1, #0x64f
  4200e4:	bl	402568 <ferror@plt+0x818>
  4200e8:	b	425770 <ferror@plt+0x23a20>
  4200ec:	ldr	x8, [sp, #176]
  4200f0:	ldr	w9, [x8]
  4200f4:	cmp	w9, #0x0
  4200f8:	cset	w9, le
  4200fc:	tbnz	w9, #0, 420148 <ferror@plt+0x1e3f8>
  420100:	ldr	x8, [sp, #184]
  420104:	ldr	x9, [x8]
  420108:	ldr	x10, [sp, #176]
  42010c:	ldr	w11, [x10]
  420110:	subs	w11, w11, #0x1
  420114:	ldrb	w11, [x9, w11, sxtw]
  420118:	cmp	w11, #0xa
  42011c:	cset	w11, eq  // eq = none
  420120:	and	w11, w11, #0x1
  420124:	ldr	x9, [sp, #256]
  420128:	ldr	x12, [x9]
  42012c:	ldr	x13, [sp, #240]
  420130:	ldr	x14, [x13]
  420134:	mov	x15, #0x8                   	// #8
  420138:	mul	x14, x15, x14
  42013c:	add	x12, x12, x14
  420140:	ldr	x12, [x12]
  420144:	str	w11, [x12, #40]
  420148:	ldr	x8, [sp, #360]
  42014c:	ldr	w9, [x8]
  420150:	cbnz	w9, 420170 <ferror@plt+0x1e420>
  420154:	ldr	x0, [sp, #352]
  420158:	adrp	x1, 42b000 <ferror@plt+0x292b0>
  42015c:	add	x1, x1, #0x2b
  420160:	mov	x8, xzr
  420164:	mov	x2, x8
  420168:	bl	402470 <ferror@plt+0x720>
  42016c:	b	420180 <ferror@plt+0x1e430>
  420170:	ldr	x0, [sp, #352]
  420174:	adrp	x1, 42b000 <ferror@plt+0x292b0>
  420178:	add	x1, x1, #0x2b
  42017c:	bl	402568 <ferror@plt+0x818>
  420180:	b	425770 <ferror@plt+0x23a20>
  420184:	ldr	x8, [sp, #176]
  420188:	ldr	w9, [x8]
  42018c:	cmp	w9, #0x0
  420190:	cset	w9, le
  420194:	tbnz	w9, #0, 4201e0 <ferror@plt+0x1e490>
  420198:	ldr	x8, [sp, #184]
  42019c:	ldr	x9, [x8]
  4201a0:	ldr	x10, [sp, #176]
  4201a4:	ldr	w11, [x10]
  4201a8:	subs	w11, w11, #0x1
  4201ac:	ldrb	w11, [x9, w11, sxtw]
  4201b0:	cmp	w11, #0xa
  4201b4:	cset	w11, eq  // eq = none
  4201b8:	and	w11, w11, #0x1
  4201bc:	ldr	x9, [sp, #256]
  4201c0:	ldr	x12, [x9]
  4201c4:	ldr	x13, [sp, #240]
  4201c8:	ldr	x14, [x13]
  4201cc:	mov	x15, #0x8                   	// #8
  4201d0:	mul	x14, x15, x14
  4201d4:	add	x12, x12, x14
  4201d8:	ldr	x12, [x12]
  4201dc:	str	w11, [x12, #40]
  4201e0:	ldr	x8, [sp, #360]
  4201e4:	ldr	w9, [x8]
  4201e8:	cbnz	w9, 420208 <ferror@plt+0x1e4b8>
  4201ec:	ldr	x0, [sp, #352]
  4201f0:	adrp	x1, 42b000 <ferror@plt+0x292b0>
  4201f4:	add	x1, x1, #0x3e
  4201f8:	mov	x8, xzr
  4201fc:	mov	x2, x8
  420200:	bl	402470 <ferror@plt+0x720>
  420204:	b	420218 <ferror@plt+0x1e4c8>
  420208:	ldr	x0, [sp, #352]
  42020c:	adrp	x1, 42b000 <ferror@plt+0x292b0>
  420210:	add	x1, x1, #0x3e
  420214:	bl	402568 <ferror@plt+0x818>
  420218:	b	425770 <ferror@plt+0x23a20>
  42021c:	ldr	x8, [sp, #176]
  420220:	ldr	w9, [x8]
  420224:	cmp	w9, #0x0
  420228:	cset	w9, le
  42022c:	tbnz	w9, #0, 420278 <ferror@plt+0x1e528>
  420230:	ldr	x8, [sp, #184]
  420234:	ldr	x9, [x8]
  420238:	ldr	x10, [sp, #176]
  42023c:	ldr	w11, [x10]
  420240:	subs	w11, w11, #0x1
  420244:	ldrb	w11, [x9, w11, sxtw]
  420248:	cmp	w11, #0xa
  42024c:	cset	w11, eq  // eq = none
  420250:	and	w11, w11, #0x1
  420254:	ldr	x9, [sp, #256]
  420258:	ldr	x12, [x9]
  42025c:	ldr	x13, [sp, #240]
  420260:	ldr	x14, [x13]
  420264:	mov	x15, #0x8                   	// #8
  420268:	mul	x14, x15, x14
  42026c:	add	x12, x12, x14
  420270:	ldr	x12, [x12]
  420274:	str	w11, [x12, #40]
  420278:	ldr	x8, [sp, #360]
  42027c:	ldr	w9, [x8]
  420280:	cbnz	w9, 4202a0 <ferror@plt+0x1e550>
  420284:	ldr	x0, [sp, #352]
  420288:	adrp	x1, 42b000 <ferror@plt+0x292b0>
  42028c:	add	x1, x1, #0x51
  420290:	mov	x8, xzr
  420294:	mov	x2, x8
  420298:	bl	402470 <ferror@plt+0x720>
  42029c:	b	4202b0 <ferror@plt+0x1e560>
  4202a0:	ldr	x0, [sp, #352]
  4202a4:	adrp	x1, 42b000 <ferror@plt+0x292b0>
  4202a8:	add	x1, x1, #0x51
  4202ac:	bl	402568 <ferror@plt+0x818>
  4202b0:	b	425770 <ferror@plt+0x23a20>
  4202b4:	ldr	x8, [sp, #176]
  4202b8:	ldr	w9, [x8]
  4202bc:	cmp	w9, #0x0
  4202c0:	cset	w9, le
  4202c4:	tbnz	w9, #0, 420310 <ferror@plt+0x1e5c0>
  4202c8:	ldr	x8, [sp, #184]
  4202cc:	ldr	x9, [x8]
  4202d0:	ldr	x10, [sp, #176]
  4202d4:	ldr	w11, [x10]
  4202d8:	subs	w11, w11, #0x1
  4202dc:	ldrb	w11, [x9, w11, sxtw]
  4202e0:	cmp	w11, #0xa
  4202e4:	cset	w11, eq  // eq = none
  4202e8:	and	w11, w11, #0x1
  4202ec:	ldr	x9, [sp, #256]
  4202f0:	ldr	x12, [x9]
  4202f4:	ldr	x13, [sp, #240]
  4202f8:	ldr	x14, [x13]
  4202fc:	mov	x15, #0x8                   	// #8
  420300:	mul	x14, x15, x14
  420304:	add	x12, x12, x14
  420308:	ldr	x12, [x12]
  42030c:	str	w11, [x12, #40]
  420310:	ldr	x8, [sp, #360]
  420314:	ldr	w9, [x8]
  420318:	cbnz	w9, 420338 <ferror@plt+0x1e5e8>
  42031c:	ldr	x0, [sp, #352]
  420320:	adrp	x1, 42b000 <ferror@plt+0x292b0>
  420324:	add	x1, x1, #0x63
  420328:	mov	x8, xzr
  42032c:	mov	x2, x8
  420330:	bl	402470 <ferror@plt+0x720>
  420334:	b	420348 <ferror@plt+0x1e5f8>
  420338:	ldr	x0, [sp, #352]
  42033c:	adrp	x1, 42b000 <ferror@plt+0x292b0>
  420340:	add	x1, x1, #0x63
  420344:	bl	402568 <ferror@plt+0x818>
  420348:	b	425770 <ferror@plt+0x23a20>
  42034c:	ldr	x8, [sp, #176]
  420350:	ldr	w9, [x8]
  420354:	cmp	w9, #0x0
  420358:	cset	w9, le
  42035c:	tbnz	w9, #0, 4203a8 <ferror@plt+0x1e658>
  420360:	ldr	x8, [sp, #184]
  420364:	ldr	x9, [x8]
  420368:	ldr	x10, [sp, #176]
  42036c:	ldr	w11, [x10]
  420370:	subs	w11, w11, #0x1
  420374:	ldrb	w11, [x9, w11, sxtw]
  420378:	cmp	w11, #0xa
  42037c:	cset	w11, eq  // eq = none
  420380:	and	w11, w11, #0x1
  420384:	ldr	x9, [sp, #256]
  420388:	ldr	x12, [x9]
  42038c:	ldr	x13, [sp, #240]
  420390:	ldr	x14, [x13]
  420394:	mov	x15, #0x8                   	// #8
  420398:	mul	x14, x15, x14
  42039c:	add	x12, x12, x14
  4203a0:	ldr	x12, [x12]
  4203a4:	str	w11, [x12, #40]
  4203a8:	ldr	x8, [sp, #360]
  4203ac:	ldr	w9, [x8]
  4203b0:	cbnz	w9, 4203d0 <ferror@plt+0x1e680>
  4203b4:	ldr	x0, [sp, #352]
  4203b8:	adrp	x1, 42b000 <ferror@plt+0x292b0>
  4203bc:	add	x1, x1, #0x75
  4203c0:	mov	x8, xzr
  4203c4:	mov	x2, x8
  4203c8:	bl	402470 <ferror@plt+0x720>
  4203cc:	b	4203e0 <ferror@plt+0x1e690>
  4203d0:	ldr	x0, [sp, #352]
  4203d4:	adrp	x1, 42b000 <ferror@plt+0x292b0>
  4203d8:	add	x1, x1, #0x75
  4203dc:	bl	402568 <ferror@plt+0x818>
  4203e0:	b	425770 <ferror@plt+0x23a20>
  4203e4:	ldr	x8, [sp, #176]
  4203e8:	ldr	w9, [x8]
  4203ec:	cmp	w9, #0x0
  4203f0:	cset	w9, le
  4203f4:	tbnz	w9, #0, 420440 <ferror@plt+0x1e6f0>
  4203f8:	ldr	x8, [sp, #184]
  4203fc:	ldr	x9, [x8]
  420400:	ldr	x10, [sp, #176]
  420404:	ldr	w11, [x10]
  420408:	subs	w11, w11, #0x1
  42040c:	ldrb	w11, [x9, w11, sxtw]
  420410:	cmp	w11, #0xa
  420414:	cset	w11, eq  // eq = none
  420418:	and	w11, w11, #0x1
  42041c:	ldr	x9, [sp, #256]
  420420:	ldr	x12, [x9]
  420424:	ldr	x13, [sp, #240]
  420428:	ldr	x14, [x13]
  42042c:	mov	x15, #0x8                   	// #8
  420430:	mul	x14, x15, x14
  420434:	add	x12, x12, x14
  420438:	ldr	x12, [x12]
  42043c:	str	w11, [x12, #40]
  420440:	ldr	x8, [sp, #360]
  420444:	ldr	w9, [x8]
  420448:	cbnz	w9, 420468 <ferror@plt+0x1e718>
  42044c:	ldr	x0, [sp, #352]
  420450:	adrp	x1, 42b000 <ferror@plt+0x292b0>
  420454:	add	x1, x1, #0x89
  420458:	mov	x8, xzr
  42045c:	mov	x2, x8
  420460:	bl	402470 <ferror@plt+0x720>
  420464:	b	420478 <ferror@plt+0x1e728>
  420468:	ldr	x0, [sp, #352]
  42046c:	adrp	x1, 42b000 <ferror@plt+0x292b0>
  420470:	add	x1, x1, #0x89
  420474:	bl	402568 <ferror@plt+0x818>
  420478:	b	425770 <ferror@plt+0x23a20>
  42047c:	ldr	x8, [sp, #176]
  420480:	ldr	w9, [x8]
  420484:	cmp	w9, #0x0
  420488:	cset	w9, le
  42048c:	tbnz	w9, #0, 4204d8 <ferror@plt+0x1e788>
  420490:	ldr	x8, [sp, #184]
  420494:	ldr	x9, [x8]
  420498:	ldr	x10, [sp, #176]
  42049c:	ldr	w11, [x10]
  4204a0:	subs	w11, w11, #0x1
  4204a4:	ldrb	w11, [x9, w11, sxtw]
  4204a8:	cmp	w11, #0xa
  4204ac:	cset	w11, eq  // eq = none
  4204b0:	and	w11, w11, #0x1
  4204b4:	ldr	x9, [sp, #256]
  4204b8:	ldr	x12, [x9]
  4204bc:	ldr	x13, [sp, #240]
  4204c0:	ldr	x14, [x13]
  4204c4:	mov	x15, #0x8                   	// #8
  4204c8:	mul	x14, x15, x14
  4204cc:	add	x12, x12, x14
  4204d0:	ldr	x12, [x12]
  4204d4:	str	w11, [x12, #40]
  4204d8:	ldr	x8, [sp, #360]
  4204dc:	ldr	w9, [x8]
  4204e0:	cbnz	w9, 420500 <ferror@plt+0x1e7b0>
  4204e4:	ldr	x0, [sp, #352]
  4204e8:	adrp	x1, 42b000 <ferror@plt+0x292b0>
  4204ec:	add	x1, x1, #0x9d
  4204f0:	mov	x8, xzr
  4204f4:	mov	x2, x8
  4204f8:	bl	402470 <ferror@plt+0x720>
  4204fc:	b	420510 <ferror@plt+0x1e7c0>
  420500:	ldr	x0, [sp, #352]
  420504:	adrp	x1, 42b000 <ferror@plt+0x292b0>
  420508:	add	x1, x1, #0x9d
  42050c:	bl	402568 <ferror@plt+0x818>
  420510:	b	425770 <ferror@plt+0x23a20>
  420514:	ldr	x8, [sp, #176]
  420518:	ldr	w9, [x8]
  42051c:	cmp	w9, #0x0
  420520:	cset	w9, le
  420524:	tbnz	w9, #0, 420570 <ferror@plt+0x1e820>
  420528:	ldr	x8, [sp, #184]
  42052c:	ldr	x9, [x8]
  420530:	ldr	x10, [sp, #176]
  420534:	ldr	w11, [x10]
  420538:	subs	w11, w11, #0x1
  42053c:	ldrb	w11, [x9, w11, sxtw]
  420540:	cmp	w11, #0xa
  420544:	cset	w11, eq  // eq = none
  420548:	and	w11, w11, #0x1
  42054c:	ldr	x9, [sp, #256]
  420550:	ldr	x12, [x9]
  420554:	ldr	x13, [sp, #240]
  420558:	ldr	x14, [x13]
  42055c:	mov	x15, #0x8                   	// #8
  420560:	mul	x14, x15, x14
  420564:	add	x12, x12, x14
  420568:	ldr	x12, [x12]
  42056c:	str	w11, [x12, #40]
  420570:	ldr	x8, [sp, #360]
  420574:	ldr	w9, [x8]
  420578:	cbnz	w9, 420598 <ferror@plt+0x1e848>
  42057c:	ldr	x0, [sp, #352]
  420580:	adrp	x1, 42b000 <ferror@plt+0x292b0>
  420584:	add	x1, x1, #0xad
  420588:	mov	x8, xzr
  42058c:	mov	x2, x8
  420590:	bl	402470 <ferror@plt+0x720>
  420594:	b	4205a8 <ferror@plt+0x1e858>
  420598:	ldr	x0, [sp, #352]
  42059c:	adrp	x1, 42b000 <ferror@plt+0x292b0>
  4205a0:	add	x1, x1, #0xad
  4205a4:	bl	402568 <ferror@plt+0x818>
  4205a8:	b	425770 <ferror@plt+0x23a20>
  4205ac:	ldr	x8, [sp, #176]
  4205b0:	ldr	w9, [x8]
  4205b4:	cmp	w9, #0x0
  4205b8:	cset	w9, le
  4205bc:	tbnz	w9, #0, 420608 <ferror@plt+0x1e8b8>
  4205c0:	ldr	x8, [sp, #184]
  4205c4:	ldr	x9, [x8]
  4205c8:	ldr	x10, [sp, #176]
  4205cc:	ldr	w11, [x10]
  4205d0:	subs	w11, w11, #0x1
  4205d4:	ldrb	w11, [x9, w11, sxtw]
  4205d8:	cmp	w11, #0xa
  4205dc:	cset	w11, eq  // eq = none
  4205e0:	and	w11, w11, #0x1
  4205e4:	ldr	x9, [sp, #256]
  4205e8:	ldr	x12, [x9]
  4205ec:	ldr	x13, [sp, #240]
  4205f0:	ldr	x14, [x13]
  4205f4:	mov	x15, #0x8                   	// #8
  4205f8:	mul	x14, x15, x14
  4205fc:	add	x12, x12, x14
  420600:	ldr	x12, [x12]
  420604:	str	w11, [x12, #40]
  420608:	ldr	x8, [sp, #360]
  42060c:	ldr	w9, [x8]
  420610:	cbnz	w9, 420630 <ferror@plt+0x1e8e0>
  420614:	ldr	x0, [sp, #352]
  420618:	adrp	x1, 42b000 <ferror@plt+0x292b0>
  42061c:	add	x1, x1, #0xbd
  420620:	mov	x8, xzr
  420624:	mov	x2, x8
  420628:	bl	402470 <ferror@plt+0x720>
  42062c:	b	420640 <ferror@plt+0x1e8f0>
  420630:	ldr	x0, [sp, #352]
  420634:	adrp	x1, 42b000 <ferror@plt+0x292b0>
  420638:	add	x1, x1, #0xbd
  42063c:	bl	402568 <ferror@plt+0x818>
  420640:	b	425770 <ferror@plt+0x23a20>
  420644:	ldr	x8, [sp, #176]
  420648:	ldr	w9, [x8]
  42064c:	cmp	w9, #0x0
  420650:	cset	w9, le
  420654:	tbnz	w9, #0, 4206a0 <ferror@plt+0x1e950>
  420658:	ldr	x8, [sp, #184]
  42065c:	ldr	x9, [x8]
  420660:	ldr	x10, [sp, #176]
  420664:	ldr	w11, [x10]
  420668:	subs	w11, w11, #0x1
  42066c:	ldrb	w11, [x9, w11, sxtw]
  420670:	cmp	w11, #0xa
  420674:	cset	w11, eq  // eq = none
  420678:	and	w11, w11, #0x1
  42067c:	ldr	x9, [sp, #256]
  420680:	ldr	x12, [x9]
  420684:	ldr	x13, [sp, #240]
  420688:	ldr	x14, [x13]
  42068c:	mov	x15, #0x8                   	// #8
  420690:	mul	x14, x15, x14
  420694:	add	x12, x12, x14
  420698:	ldr	x12, [x12]
  42069c:	str	w11, [x12, #40]
  4206a0:	ldr	x8, [sp, #360]
  4206a4:	ldr	w9, [x8]
  4206a8:	cbnz	w9, 4206c8 <ferror@plt+0x1e978>
  4206ac:	ldr	x0, [sp, #352]
  4206b0:	adrp	x1, 42b000 <ferror@plt+0x292b0>
  4206b4:	add	x1, x1, #0xce
  4206b8:	mov	x8, xzr
  4206bc:	mov	x2, x8
  4206c0:	bl	402470 <ferror@plt+0x720>
  4206c4:	b	4206d8 <ferror@plt+0x1e988>
  4206c8:	ldr	x0, [sp, #352]
  4206cc:	adrp	x1, 42b000 <ferror@plt+0x292b0>
  4206d0:	add	x1, x1, #0xce
  4206d4:	bl	402568 <ferror@plt+0x818>
  4206d8:	b	425770 <ferror@plt+0x23a20>
  4206dc:	ldr	x8, [sp, #176]
  4206e0:	ldr	w9, [x8]
  4206e4:	cmp	w9, #0x0
  4206e8:	cset	w9, le
  4206ec:	tbnz	w9, #0, 420738 <ferror@plt+0x1e9e8>
  4206f0:	ldr	x8, [sp, #184]
  4206f4:	ldr	x9, [x8]
  4206f8:	ldr	x10, [sp, #176]
  4206fc:	ldr	w11, [x10]
  420700:	subs	w11, w11, #0x1
  420704:	ldrb	w11, [x9, w11, sxtw]
  420708:	cmp	w11, #0xa
  42070c:	cset	w11, eq  // eq = none
  420710:	and	w11, w11, #0x1
  420714:	ldr	x9, [sp, #256]
  420718:	ldr	x12, [x9]
  42071c:	ldr	x13, [sp, #240]
  420720:	ldr	x14, [x13]
  420724:	mov	x15, #0x8                   	// #8
  420728:	mul	x14, x15, x14
  42072c:	add	x12, x12, x14
  420730:	ldr	x12, [x12]
  420734:	str	w11, [x12, #40]
  420738:	ldr	x8, [sp, #360]
  42073c:	ldr	w9, [x8]
  420740:	cbnz	w9, 420760 <ferror@plt+0x1ea10>
  420744:	ldr	x0, [sp, #352]
  420748:	adrp	x1, 42b000 <ferror@plt+0x292b0>
  42074c:	add	x1, x1, #0xdf
  420750:	mov	x8, xzr
  420754:	mov	x2, x8
  420758:	bl	402470 <ferror@plt+0x720>
  42075c:	b	420770 <ferror@plt+0x1ea20>
  420760:	ldr	x0, [sp, #352]
  420764:	adrp	x1, 42b000 <ferror@plt+0x292b0>
  420768:	add	x1, x1, #0xdf
  42076c:	bl	402568 <ferror@plt+0x818>
  420770:	b	425770 <ferror@plt+0x23a20>
  420774:	ldr	x8, [sp, #176]
  420778:	ldr	w9, [x8]
  42077c:	cmp	w9, #0x0
  420780:	cset	w9, le
  420784:	tbnz	w9, #0, 4207d0 <ferror@plt+0x1ea80>
  420788:	ldr	x8, [sp, #184]
  42078c:	ldr	x9, [x8]
  420790:	ldr	x10, [sp, #176]
  420794:	ldr	w11, [x10]
  420798:	subs	w11, w11, #0x1
  42079c:	ldrb	w11, [x9, w11, sxtw]
  4207a0:	cmp	w11, #0xa
  4207a4:	cset	w11, eq  // eq = none
  4207a8:	and	w11, w11, #0x1
  4207ac:	ldr	x9, [sp, #256]
  4207b0:	ldr	x12, [x9]
  4207b4:	ldr	x13, [sp, #240]
  4207b8:	ldr	x14, [x13]
  4207bc:	mov	x15, #0x8                   	// #8
  4207c0:	mul	x14, x15, x14
  4207c4:	add	x12, x12, x14
  4207c8:	ldr	x12, [x12]
  4207cc:	str	w11, [x12, #40]
  4207d0:	ldr	x8, [sp, #360]
  4207d4:	ldr	w9, [x8]
  4207d8:	cbnz	w9, 4207f8 <ferror@plt+0x1eaa8>
  4207dc:	ldr	x0, [sp, #352]
  4207e0:	adrp	x1, 42b000 <ferror@plt+0x292b0>
  4207e4:	add	x1, x1, #0xf1
  4207e8:	mov	x8, xzr
  4207ec:	mov	x2, x8
  4207f0:	bl	402470 <ferror@plt+0x720>
  4207f4:	b	420808 <ferror@plt+0x1eab8>
  4207f8:	ldr	x0, [sp, #352]
  4207fc:	adrp	x1, 42b000 <ferror@plt+0x292b0>
  420800:	add	x1, x1, #0xf1
  420804:	bl	402568 <ferror@plt+0x818>
  420808:	b	425770 <ferror@plt+0x23a20>
  42080c:	ldr	x8, [sp, #176]
  420810:	ldr	w9, [x8]
  420814:	cmp	w9, #0x0
  420818:	cset	w9, le
  42081c:	tbnz	w9, #0, 420868 <ferror@plt+0x1eb18>
  420820:	ldr	x8, [sp, #184]
  420824:	ldr	x9, [x8]
  420828:	ldr	x10, [sp, #176]
  42082c:	ldr	w11, [x10]
  420830:	subs	w11, w11, #0x1
  420834:	ldrb	w11, [x9, w11, sxtw]
  420838:	cmp	w11, #0xa
  42083c:	cset	w11, eq  // eq = none
  420840:	and	w11, w11, #0x1
  420844:	ldr	x9, [sp, #256]
  420848:	ldr	x12, [x9]
  42084c:	ldr	x13, [sp, #240]
  420850:	ldr	x14, [x13]
  420854:	mov	x15, #0x8                   	// #8
  420858:	mul	x14, x15, x14
  42085c:	add	x12, x12, x14
  420860:	ldr	x12, [x12]
  420864:	str	w11, [x12, #40]
  420868:	ldr	x8, [sp, #360]
  42086c:	ldr	w9, [x8]
  420870:	cbnz	w9, 420890 <ferror@plt+0x1eb40>
  420874:	ldr	x0, [sp, #352]
  420878:	adrp	x1, 42b000 <ferror@plt+0x292b0>
  42087c:	add	x1, x1, #0x103
  420880:	mov	x8, xzr
  420884:	mov	x2, x8
  420888:	bl	402470 <ferror@plt+0x720>
  42088c:	b	4208a0 <ferror@plt+0x1eb50>
  420890:	ldr	x0, [sp, #352]
  420894:	adrp	x1, 42b000 <ferror@plt+0x292b0>
  420898:	add	x1, x1, #0x103
  42089c:	bl	402568 <ferror@plt+0x818>
  4208a0:	b	425770 <ferror@plt+0x23a20>
  4208a4:	ldr	x8, [sp, #176]
  4208a8:	ldr	w9, [x8]
  4208ac:	cmp	w9, #0x0
  4208b0:	cset	w9, le
  4208b4:	tbnz	w9, #0, 420900 <ferror@plt+0x1ebb0>
  4208b8:	ldr	x8, [sp, #184]
  4208bc:	ldr	x9, [x8]
  4208c0:	ldr	x10, [sp, #176]
  4208c4:	ldr	w11, [x10]
  4208c8:	subs	w11, w11, #0x1
  4208cc:	ldrb	w11, [x9, w11, sxtw]
  4208d0:	cmp	w11, #0xa
  4208d4:	cset	w11, eq  // eq = none
  4208d8:	and	w11, w11, #0x1
  4208dc:	ldr	x9, [sp, #256]
  4208e0:	ldr	x12, [x9]
  4208e4:	ldr	x13, [sp, #240]
  4208e8:	ldr	x14, [x13]
  4208ec:	mov	x15, #0x8                   	// #8
  4208f0:	mul	x14, x15, x14
  4208f4:	add	x12, x12, x14
  4208f8:	ldr	x12, [x12]
  4208fc:	str	w11, [x12, #40]
  420900:	ldr	x8, [sp, #360]
  420904:	ldr	w9, [x8]
  420908:	cbnz	w9, 420928 <ferror@plt+0x1ebd8>
  42090c:	ldr	x0, [sp, #352]
  420910:	adrp	x1, 42b000 <ferror@plt+0x292b0>
  420914:	add	x1, x1, #0x115
  420918:	mov	x8, xzr
  42091c:	mov	x2, x8
  420920:	bl	402470 <ferror@plt+0x720>
  420924:	b	420938 <ferror@plt+0x1ebe8>
  420928:	ldr	x0, [sp, #352]
  42092c:	adrp	x1, 42b000 <ferror@plt+0x292b0>
  420930:	add	x1, x1, #0x115
  420934:	bl	402568 <ferror@plt+0x818>
  420938:	b	425770 <ferror@plt+0x23a20>
  42093c:	ldr	x8, [sp, #176]
  420940:	ldr	w9, [x8]
  420944:	cmp	w9, #0x0
  420948:	cset	w9, le
  42094c:	tbnz	w9, #0, 420998 <ferror@plt+0x1ec48>
  420950:	ldr	x8, [sp, #184]
  420954:	ldr	x9, [x8]
  420958:	ldr	x10, [sp, #176]
  42095c:	ldr	w11, [x10]
  420960:	subs	w11, w11, #0x1
  420964:	ldrb	w11, [x9, w11, sxtw]
  420968:	cmp	w11, #0xa
  42096c:	cset	w11, eq  // eq = none
  420970:	and	w11, w11, #0x1
  420974:	ldr	x9, [sp, #256]
  420978:	ldr	x12, [x9]
  42097c:	ldr	x13, [sp, #240]
  420980:	ldr	x14, [x13]
  420984:	mov	x15, #0x8                   	// #8
  420988:	mul	x14, x15, x14
  42098c:	add	x12, x12, x14
  420990:	ldr	x12, [x12]
  420994:	str	w11, [x12, #40]
  420998:	mov	w8, #0x10f                 	// #271
  42099c:	stur	w8, [x29, #-12]
  4209a0:	b	425774 <ferror@plt+0x23a24>
  4209a4:	ldr	x8, [sp, #176]
  4209a8:	ldr	w9, [x8]
  4209ac:	cmp	w9, #0x0
  4209b0:	cset	w9, le
  4209b4:	tbnz	w9, #0, 420a00 <ferror@plt+0x1ecb0>
  4209b8:	ldr	x8, [sp, #184]
  4209bc:	ldr	x9, [x8]
  4209c0:	ldr	x10, [sp, #176]
  4209c4:	ldr	w11, [x10]
  4209c8:	subs	w11, w11, #0x1
  4209cc:	ldrb	w11, [x9, w11, sxtw]
  4209d0:	cmp	w11, #0xa
  4209d4:	cset	w11, eq  // eq = none
  4209d8:	and	w11, w11, #0x1
  4209dc:	ldr	x9, [sp, #256]
  4209e0:	ldr	x12, [x9]
  4209e4:	ldr	x13, [sp, #240]
  4209e8:	ldr	x14, [x13]
  4209ec:	mov	x15, #0x8                   	// #8
  4209f0:	mul	x14, x15, x14
  4209f4:	add	x12, x12, x14
  4209f8:	ldr	x12, [x12]
  4209fc:	str	w11, [x12, #40]
  420a00:	mov	w8, #0x10b                 	// #267
  420a04:	stur	w8, [x29, #-12]
  420a08:	b	425774 <ferror@plt+0x23a24>
  420a0c:	ldr	x8, [sp, #176]
  420a10:	ldr	w9, [x8]
  420a14:	cmp	w9, #0x0
  420a18:	cset	w9, le
  420a1c:	tbnz	w9, #0, 420a68 <ferror@plt+0x1ed18>
  420a20:	ldr	x8, [sp, #184]
  420a24:	ldr	x9, [x8]
  420a28:	ldr	x10, [sp, #176]
  420a2c:	ldr	w11, [x10]
  420a30:	subs	w11, w11, #0x1
  420a34:	ldrb	w11, [x9, w11, sxtw]
  420a38:	cmp	w11, #0xa
  420a3c:	cset	w11, eq  // eq = none
  420a40:	and	w11, w11, #0x1
  420a44:	ldr	x9, [sp, #256]
  420a48:	ldr	x12, [x9]
  420a4c:	ldr	x13, [sp, #240]
  420a50:	ldr	x14, [x13]
  420a54:	mov	x15, #0x8                   	// #8
  420a58:	mul	x14, x15, x14
  420a5c:	add	x12, x12, x14
  420a60:	ldr	x12, [x12]
  420a64:	str	w11, [x12, #40]
  420a68:	mov	w8, #0x10c                 	// #268
  420a6c:	stur	w8, [x29, #-12]
  420a70:	b	425774 <ferror@plt+0x23a24>
  420a74:	ldr	x8, [sp, #176]
  420a78:	ldr	w9, [x8]
  420a7c:	cmp	w9, #0x0
  420a80:	cset	w9, le
  420a84:	tbnz	w9, #0, 420ad0 <ferror@plt+0x1ed80>
  420a88:	ldr	x8, [sp, #184]
  420a8c:	ldr	x9, [x8]
  420a90:	ldr	x10, [sp, #176]
  420a94:	ldr	w11, [x10]
  420a98:	subs	w11, w11, #0x1
  420a9c:	ldrb	w11, [x9, w11, sxtw]
  420aa0:	cmp	w11, #0xa
  420aa4:	cset	w11, eq  // eq = none
  420aa8:	and	w11, w11, #0x1
  420aac:	ldr	x9, [sp, #256]
  420ab0:	ldr	x12, [x9]
  420ab4:	ldr	x13, [sp, #240]
  420ab8:	ldr	x14, [x13]
  420abc:	mov	x15, #0x8                   	// #8
  420ac0:	mul	x14, x15, x14
  420ac4:	add	x12, x12, x14
  420ac8:	ldr	x12, [x12]
  420acc:	str	w11, [x12, #40]
  420ad0:	mov	w8, #0x10d                 	// #269
  420ad4:	stur	w8, [x29, #-12]
  420ad8:	b	425774 <ferror@plt+0x23a24>
  420adc:	ldr	x8, [sp, #176]
  420ae0:	ldr	w9, [x8]
  420ae4:	cmp	w9, #0x0
  420ae8:	cset	w9, le
  420aec:	tbnz	w9, #0, 420b38 <ferror@plt+0x1ede8>
  420af0:	ldr	x8, [sp, #184]
  420af4:	ldr	x9, [x8]
  420af8:	ldr	x10, [sp, #176]
  420afc:	ldr	w11, [x10]
  420b00:	subs	w11, w11, #0x1
  420b04:	ldrb	w11, [x9, w11, sxtw]
  420b08:	cmp	w11, #0xa
  420b0c:	cset	w11, eq  // eq = none
  420b10:	and	w11, w11, #0x1
  420b14:	ldr	x9, [sp, #256]
  420b18:	ldr	x12, [x9]
  420b1c:	ldr	x13, [sp, #240]
  420b20:	ldr	x14, [x13]
  420b24:	mov	x15, #0x8                   	// #8
  420b28:	mul	x14, x15, x14
  420b2c:	add	x12, x12, x14
  420b30:	ldr	x12, [x12]
  420b34:	str	w11, [x12, #40]
  420b38:	mov	w8, #0x10e                 	// #270
  420b3c:	stur	w8, [x29, #-12]
  420b40:	b	425774 <ferror@plt+0x23a24>
  420b44:	ldr	x8, [sp, #176]
  420b48:	ldr	w9, [x8]
  420b4c:	cmp	w9, #0x0
  420b50:	cset	w9, le
  420b54:	tbnz	w9, #0, 420ba0 <ferror@plt+0x1ee50>
  420b58:	ldr	x8, [sp, #184]
  420b5c:	ldr	x9, [x8]
  420b60:	ldr	x10, [sp, #176]
  420b64:	ldr	w11, [x10]
  420b68:	subs	w11, w11, #0x1
  420b6c:	ldrb	w11, [x9, w11, sxtw]
  420b70:	cmp	w11, #0xa
  420b74:	cset	w11, eq  // eq = none
  420b78:	and	w11, w11, #0x1
  420b7c:	ldr	x9, [sp, #256]
  420b80:	ldr	x12, [x9]
  420b84:	ldr	x13, [sp, #240]
  420b88:	ldr	x14, [x13]
  420b8c:	mov	x15, #0x8                   	// #8
  420b90:	mul	x14, x15, x14
  420b94:	add	x12, x12, x14
  420b98:	ldr	x12, [x12]
  420b9c:	str	w11, [x12, #40]
  420ba0:	mov	w8, #0x110                 	// #272
  420ba4:	stur	w8, [x29, #-12]
  420ba8:	b	425774 <ferror@plt+0x23a24>
  420bac:	ldr	x8, [sp, #176]
  420bb0:	ldr	w9, [x8]
  420bb4:	cmp	w9, #0x0
  420bb8:	cset	w9, le
  420bbc:	tbnz	w9, #0, 420c08 <ferror@plt+0x1eeb8>
  420bc0:	ldr	x8, [sp, #184]
  420bc4:	ldr	x9, [x8]
  420bc8:	ldr	x10, [sp, #176]
  420bcc:	ldr	w11, [x10]
  420bd0:	subs	w11, w11, #0x1
  420bd4:	ldrb	w11, [x9, w11, sxtw]
  420bd8:	cmp	w11, #0xa
  420bdc:	cset	w11, eq  // eq = none
  420be0:	and	w11, w11, #0x1
  420be4:	ldr	x9, [sp, #256]
  420be8:	ldr	x12, [x9]
  420bec:	ldr	x13, [sp, #240]
  420bf0:	ldr	x14, [x13]
  420bf4:	mov	x15, #0x8                   	// #8
  420bf8:	mul	x14, x15, x14
  420bfc:	add	x12, x12, x14
  420c00:	ldr	x12, [x12]
  420c04:	str	w11, [x12, #40]
  420c08:	ldr	x8, [sp, #360]
  420c0c:	ldr	w9, [x8]
  420c10:	cmp	w9, #0x0
  420c14:	cset	w9, ne  // ne = any
  420c18:	and	w9, w9, #0x1
  420c1c:	adrp	x10, 469000 <stdin@@GLIBC_2.17+0x62f0>
  420c20:	add	x10, x10, #0xac0
  420c24:	strb	w9, [x10]
  420c28:	adrp	x10, 466000 <stdin@@GLIBC_2.17+0x32f0>
  420c2c:	add	x10, x10, #0xc4c
  420c30:	ldrb	w9, [x10]
  420c34:	tbnz	w9, #0, 420c54 <ferror@plt+0x1ef04>
  420c38:	ldr	x8, [sp, #360]
  420c3c:	ldr	w9, [x8]
  420c40:	cbz	w9, 420c54 <ferror@plt+0x1ef04>
  420c44:	mov	w8, #0x1                   	// #1
  420c48:	adrp	x9, 466000 <stdin@@GLIBC_2.17+0x32f0>
  420c4c:	add	x9, x9, #0xc4c
  420c50:	strb	w8, [x9]
  420c54:	b	425770 <ferror@plt+0x23a20>
  420c58:	ldr	x8, [sp, #176]
  420c5c:	ldr	w9, [x8]
  420c60:	cmp	w9, #0x0
  420c64:	cset	w9, le
  420c68:	tbnz	w9, #0, 420cb4 <ferror@plt+0x1ef64>
  420c6c:	ldr	x8, [sp, #184]
  420c70:	ldr	x9, [x8]
  420c74:	ldr	x10, [sp, #176]
  420c78:	ldr	w11, [x10]
  420c7c:	subs	w11, w11, #0x1
  420c80:	ldrb	w11, [x9, w11, sxtw]
  420c84:	cmp	w11, #0xa
  420c88:	cset	w11, eq  // eq = none
  420c8c:	and	w11, w11, #0x1
  420c90:	ldr	x9, [sp, #256]
  420c94:	ldr	x12, [x9]
  420c98:	ldr	x13, [sp, #240]
  420c9c:	ldr	x14, [x13]
  420ca0:	mov	x15, #0x8                   	// #8
  420ca4:	mul	x14, x15, x14
  420ca8:	add	x12, x12, x14
  420cac:	ldr	x12, [x12]
  420cb0:	str	w11, [x12, #40]
  420cb4:	ldr	x8, [sp, #176]
  420cb8:	ldr	w9, [x8]
  420cbc:	subs	w9, w9, #0x1
  420cc0:	cmp	w9, #0x800
  420cc4:	b.ge	420ce4 <ferror@plt+0x1ef94>  // b.tcont
  420cc8:	ldr	x8, [sp, #184]
  420ccc:	ldr	x9, [x8]
  420cd0:	add	x1, x9, #0x1
  420cd4:	ldr	x0, [sp, #408]
  420cd8:	mov	x2, #0x800                 	// #2048
  420cdc:	bl	401c90 <strncpy@plt>
  420ce0:	b	420d00 <ferror@plt+0x1efb0>
  420ce4:	adrp	x0, 449000 <ferror@plt+0x472b0>
  420ce8:	add	x0, x0, #0x662
  420cec:	bl	401d10 <gettext@plt>
  420cf0:	bl	4162f8 <ferror@plt+0x145a8>
  420cf4:	ldr	x0, [sp, #416]
  420cf8:	mov	w1, #0x2                   	// #2
  420cfc:	bl	401c60 <longjmp@plt>
  420d00:	ldr	x0, [sp, #408]
  420d04:	bl	4018a0 <strlen@plt>
  420d08:	subs	x8, x0, #0x1
  420d0c:	ldr	x9, [sp, #408]
  420d10:	add	x8, x9, x8
  420d14:	mov	w10, #0x0                   	// #0
  420d18:	strb	w10, [x8]
  420d1c:	mov	w10, #0x107                 	// #263
  420d20:	stur	w10, [x29, #-12]
  420d24:	b	425774 <ferror@plt+0x23a24>
  420d28:	ldr	x8, [sp, #176]
  420d2c:	ldr	w9, [x8]
  420d30:	cmp	w9, #0x0
  420d34:	cset	w9, le
  420d38:	tbnz	w9, #0, 420d84 <ferror@plt+0x1f034>
  420d3c:	ldr	x8, [sp, #184]
  420d40:	ldr	x9, [x8]
  420d44:	ldr	x10, [sp, #176]
  420d48:	ldr	w11, [x10]
  420d4c:	subs	w11, w11, #0x1
  420d50:	ldrb	w11, [x9, w11, sxtw]
  420d54:	cmp	w11, #0xa
  420d58:	cset	w11, eq  // eq = none
  420d5c:	and	w11, w11, #0x1
  420d60:	ldr	x9, [sp, #256]
  420d64:	ldr	x12, [x9]
  420d68:	ldr	x13, [sp, #240]
  420d6c:	ldr	x14, [x13]
  420d70:	mov	x15, #0x8                   	// #8
  420d74:	mul	x14, x15, x14
  420d78:	add	x12, x12, x14
  420d7c:	ldr	x12, [x12]
  420d80:	str	w11, [x12, #40]
  420d84:	adrp	x0, 449000 <ferror@plt+0x472b0>
  420d88:	add	x0, x0, #0x678
  420d8c:	bl	401d10 <gettext@plt>
  420d90:	ldr	x8, [sp, #184]
  420d94:	ldr	x1, [x8]
  420d98:	bl	416604 <ferror@plt+0x148b4>
  420d9c:	mov	w9, #0x1b                  	// #27
  420da0:	ldr	x8, [sp, #280]
  420da4:	str	w9, [x8]
  420da8:	b	425770 <ferror@plt+0x23a20>
  420dac:	ldr	x8, [sp, #176]
  420db0:	ldr	w9, [x8]
  420db4:	cmp	w9, #0x0
  420db8:	cset	w9, le
  420dbc:	tbnz	w9, #0, 420e08 <ferror@plt+0x1f0b8>
  420dc0:	ldr	x8, [sp, #184]
  420dc4:	ldr	x9, [x8]
  420dc8:	ldr	x10, [sp, #176]
  420dcc:	ldr	w11, [x10]
  420dd0:	subs	w11, w11, #0x1
  420dd4:	ldrb	w11, [x9, w11, sxtw]
  420dd8:	cmp	w11, #0xa
  420ddc:	cset	w11, eq  // eq = none
  420de0:	and	w11, w11, #0x1
  420de4:	ldr	x9, [sp, #256]
  420de8:	ldr	x12, [x9]
  420dec:	ldr	x13, [sp, #240]
  420df0:	ldr	x14, [x13]
  420df4:	mov	x15, #0x8                   	// #8
  420df8:	mul	x14, x15, x14
  420dfc:	add	x12, x12, x14
  420e00:	ldr	x12, [x12]
  420e04:	str	w11, [x12, #40]
  420e08:	ldr	x8, [sp, #128]
  420e0c:	ldr	w9, [x8]
  420e10:	mov	w10, #0x1                   	// #1
  420e14:	add	w9, w9, #0x1
  420e18:	str	w9, [x8]
  420e1c:	ldr	x11, [sp, #280]
  420e20:	str	w10, [x11]
  420e24:	b	425770 <ferror@plt+0x23a20>
  420e28:	ldr	x8, [sp, #176]
  420e2c:	ldr	w9, [x8]
  420e30:	cmp	w9, #0x0
  420e34:	cset	w9, le
  420e38:	tbnz	w9, #0, 420e84 <ferror@plt+0x1f134>
  420e3c:	ldr	x8, [sp, #184]
  420e40:	ldr	x9, [x8]
  420e44:	ldr	x10, [sp, #176]
  420e48:	ldr	w11, [x10]
  420e4c:	subs	w11, w11, #0x1
  420e50:	ldrb	w11, [x9, w11, sxtw]
  420e54:	cmp	w11, #0xa
  420e58:	cset	w11, eq  // eq = none
  420e5c:	and	w11, w11, #0x1
  420e60:	ldr	x9, [sp, #256]
  420e64:	ldr	x12, [x9]
  420e68:	ldr	x13, [sp, #240]
  420e6c:	ldr	x14, [x13]
  420e70:	mov	x15, #0x8                   	// #8
  420e74:	mul	x14, x15, x14
  420e78:	add	x12, x12, x14
  420e7c:	ldr	x12, [x12]
  420e80:	str	w11, [x12, #40]
  420e84:	ldr	x8, [sp, #120]
  420e88:	ldr	w9, [x8]
  420e8c:	add	w9, w9, #0x1
  420e90:	str	w9, [x8]
  420e94:	mov	w8, #0x2                   	// #2
  420e98:	str	w8, [sp, #524]
  420e9c:	ldr	x9, [sp, #224]
  420ea0:	ldrb	w8, [x9]
  420ea4:	ldr	x10, [sp, #424]
  420ea8:	ldr	x11, [x10, #8]
  420eac:	strb	w8, [x11]
  420eb0:	ldr	x11, [x10]
  420eb4:	ldrsw	x12, [sp, #524]
  420eb8:	add	x11, x11, x12
  420ebc:	str	x11, [x10, #8]
  420ec0:	ldr	x12, [sp, #232]
  420ec4:	str	x11, [x12]
  420ec8:	ldr	x11, [x10]
  420ecc:	ldr	x13, [sp, #184]
  420ed0:	str	x11, [x13]
  420ed4:	ldr	x11, [x10, #8]
  420ed8:	ldr	x14, [x10]
  420edc:	subs	x11, x11, x14
  420ee0:	ldr	x14, [sp, #176]
  420ee4:	str	w11, [x14]
  420ee8:	ldr	x15, [x10, #8]
  420eec:	ldrb	w8, [x15]
  420ef0:	strb	w8, [x9]
  420ef4:	ldr	x15, [x10, #8]
  420ef8:	mov	w8, #0x0                   	// #0
  420efc:	strb	w8, [x15]
  420f00:	ldr	x15, [x10, #8]
  420f04:	str	x15, [x12]
  420f08:	b	425770 <ferror@plt+0x23a20>
  420f0c:	ldr	x8, [sp, #176]
  420f10:	ldr	w9, [x8]
  420f14:	cmp	w9, #0x0
  420f18:	cset	w9, le
  420f1c:	tbnz	w9, #0, 420f68 <ferror@plt+0x1f218>
  420f20:	ldr	x8, [sp, #184]
  420f24:	ldr	x9, [x8]
  420f28:	ldr	x10, [sp, #176]
  420f2c:	ldr	w11, [x10]
  420f30:	subs	w11, w11, #0x1
  420f34:	ldrb	w11, [x9, w11, sxtw]
  420f38:	cmp	w11, #0xa
  420f3c:	cset	w11, eq  // eq = none
  420f40:	and	w11, w11, #0x1
  420f44:	ldr	x9, [sp, #256]
  420f48:	ldr	x12, [x9]
  420f4c:	ldr	x13, [sp, #240]
  420f50:	ldr	x14, [x13]
  420f54:	mov	x15, #0x8                   	// #8
  420f58:	mul	x14, x15, x14
  420f5c:	add	x12, x12, x14
  420f60:	ldr	x12, [x12]
  420f64:	str	w11, [x12, #40]
  420f68:	ldr	x8, [sp, #120]
  420f6c:	ldr	w9, [x8]
  420f70:	subs	w9, w9, #0x1
  420f74:	str	w9, [x8]
  420f78:	mov	w8, #0x2                   	// #2
  420f7c:	str	w8, [sp, #520]
  420f80:	ldr	x9, [sp, #224]
  420f84:	ldrb	w8, [x9]
  420f88:	ldr	x10, [sp, #424]
  420f8c:	ldr	x11, [x10, #8]
  420f90:	strb	w8, [x11]
  420f94:	ldr	x11, [x10]
  420f98:	ldrsw	x12, [sp, #520]
  420f9c:	add	x11, x11, x12
  420fa0:	str	x11, [x10, #8]
  420fa4:	ldr	x12, [sp, #232]
  420fa8:	str	x11, [x12]
  420fac:	ldr	x11, [x10]
  420fb0:	ldr	x13, [sp, #184]
  420fb4:	str	x11, [x13]
  420fb8:	ldr	x11, [x10, #8]
  420fbc:	ldr	x14, [x10]
  420fc0:	subs	x11, x11, x14
  420fc4:	ldr	x14, [sp, #176]
  420fc8:	str	w11, [x14]
  420fcc:	ldr	x15, [x10, #8]
  420fd0:	ldrb	w8, [x15]
  420fd4:	strb	w8, [x9]
  420fd8:	ldr	x15, [x10, #8]
  420fdc:	mov	w8, #0x0                   	// #0
  420fe0:	strb	w8, [x15]
  420fe4:	ldr	x15, [x10, #8]
  420fe8:	str	x15, [x12]
  420fec:	b	425770 <ferror@plt+0x23a20>
  420ff0:	ldr	x8, [sp, #176]
  420ff4:	ldr	w9, [x8]
  420ff8:	cmp	w9, #0x0
  420ffc:	cset	w9, le
  421000:	tbnz	w9, #0, 42104c <ferror@plt+0x1f2fc>
  421004:	ldr	x8, [sp, #184]
  421008:	ldr	x9, [x8]
  42100c:	ldr	x10, [sp, #176]
  421010:	ldr	w11, [x10]
  421014:	subs	w11, w11, #0x1
  421018:	ldrb	w11, [x9, w11, sxtw]
  42101c:	cmp	w11, #0xa
  421020:	cset	w11, eq  // eq = none
  421024:	and	w11, w11, #0x1
  421028:	ldr	x9, [sp, #256]
  42102c:	ldr	x12, [x9]
  421030:	ldr	x13, [sp, #240]
  421034:	ldr	x14, [x13]
  421038:	mov	x15, #0x8                   	// #8
  42103c:	mul	x14, x15, x14
  421040:	add	x12, x12, x14
  421044:	ldr	x12, [x12]
  421048:	str	w11, [x12, #40]
  42104c:	ldr	x8, [sp, #104]
  421050:	ldr	w9, [x8]
  421054:	cbnz	w9, 421078 <ferror@plt+0x1f328>
  421058:	ldr	x8, [sp, #128]
  42105c:	ldr	w9, [x8]
  421060:	mov	w1, #0x1                   	// #1
  421064:	add	w9, w9, #0x1
  421068:	str	w9, [x8]
  42106c:	mov	x10, xzr
  421070:	mov	x0, x10
  421074:	bl	4109ac <ferror@plt+0xec5c>
  421078:	ldr	x0, [sp, #376]
  42107c:	bl	40ffe4 <ferror@plt+0xe294>
  421080:	mov	w0, #0x4                   	// #4
  421084:	bl	425a34 <ferror@plt+0x23ce4>
  421088:	mov	w8, #0x1                   	// #1
  42108c:	ldr	x9, [sp, #104]
  421090:	str	w8, [x9]
  421094:	ldr	w8, [sp, #372]
  421098:	tbnz	w8, #0, 4210a0 <ferror@plt+0x1f350>
  42109c:	b	4210ac <ferror@plt+0x1f35c>
  4210a0:	ldr	x8, [sp, #184]
  4210a4:	ldr	x0, [x8]
  4210a8:	bl	40ffe4 <ferror@plt+0xe294>
  4210ac:	b	425770 <ferror@plt+0x23a20>
  4210b0:	ldr	x8, [sp, #176]
  4210b4:	ldr	w9, [x8]
  4210b8:	cmp	w9, #0x0
  4210bc:	cset	w9, le
  4210c0:	tbnz	w9, #0, 42110c <ferror@plt+0x1f3bc>
  4210c4:	ldr	x8, [sp, #184]
  4210c8:	ldr	x9, [x8]
  4210cc:	ldr	x10, [sp, #176]
  4210d0:	ldr	w11, [x10]
  4210d4:	subs	w11, w11, #0x1
  4210d8:	ldrb	w11, [x9, w11, sxtw]
  4210dc:	cmp	w11, #0xa
  4210e0:	cset	w11, eq  // eq = none
  4210e4:	and	w11, w11, #0x1
  4210e8:	ldr	x9, [sp, #256]
  4210ec:	ldr	x12, [x9]
  4210f0:	ldr	x13, [sp, #240]
  4210f4:	ldr	x14, [x13]
  4210f8:	mov	x15, #0x8                   	// #8
  4210fc:	mul	x14, x15, x14
  421100:	add	x12, x12, x14
  421104:	ldr	x12, [x12]
  421108:	str	w11, [x12, #40]
  42110c:	ldr	x8, [sp, #120]
  421110:	ldr	w9, [x8]
  421114:	cmp	w9, #0x0
  421118:	cset	w9, gt
  42111c:	tbnz	w9, #0, 42123c <ferror@plt+0x1f4ec>
  421120:	str	wzr, [sp, #516]
  421124:	ldr	x8, [sp, #224]
  421128:	ldrb	w9, [x8]
  42112c:	ldr	x10, [sp, #424]
  421130:	ldr	x11, [x10, #8]
  421134:	strb	w9, [x11]
  421138:	ldr	x11, [x10]
  42113c:	ldrsw	x12, [sp, #516]
  421140:	add	x11, x11, x12
  421144:	str	x11, [x10, #8]
  421148:	ldr	x12, [sp, #232]
  42114c:	str	x11, [x12]
  421150:	ldr	x11, [x10]
  421154:	ldr	x13, [sp, #184]
  421158:	str	x11, [x13]
  42115c:	ldr	x11, [x10, #8]
  421160:	ldr	x14, [x10]
  421164:	subs	x11, x11, x14
  421168:	ldr	x14, [sp, #176]
  42116c:	str	w11, [x14]
  421170:	ldr	x15, [x10, #8]
  421174:	ldrb	w9, [x15]
  421178:	strb	w9, [x8]
  42117c:	ldr	x15, [x10, #8]
  421180:	mov	w9, #0x0                   	// #0
  421184:	strb	w9, [x15]
  421188:	ldr	x15, [x10, #8]
  42118c:	str	x15, [x12]
  421190:	ldr	x8, [sp, #256]
  421194:	ldr	x9, [x8]
  421198:	cbz	x9, 4211c4 <ferror@plt+0x1f474>
  42119c:	ldr	x8, [sp, #256]
  4211a0:	ldr	x9, [x8]
  4211a4:	ldr	x10, [sp, #240]
  4211a8:	ldr	x11, [x10]
  4211ac:	mov	x12, #0x8                   	// #8
  4211b0:	mul	x11, x12, x11
  4211b4:	add	x9, x9, x11
  4211b8:	ldr	x9, [x9]
  4211bc:	cbnz	x9, 421200 <ferror@plt+0x1f4b0>
  4211c0:	b	4211cc <ferror@plt+0x1f47c>
  4211c4:	ldr	w8, [sp, #252]
  4211c8:	tbnz	w8, #0, 421200 <ferror@plt+0x1f4b0>
  4211cc:	bl	425798 <ferror@plt+0x23a48>
  4211d0:	ldr	x8, [sp, #272]
  4211d4:	ldr	x0, [x8]
  4211d8:	mov	w1, #0x4000                	// #16384
  4211dc:	bl	4258ec <ferror@plt+0x23b9c>
  4211e0:	ldr	x8, [sp, #256]
  4211e4:	ldr	x9, [x8]
  4211e8:	ldr	x10, [sp, #240]
  4211ec:	ldr	x11, [x10]
  4211f0:	mov	x12, #0x8                   	// #8
  4211f4:	mul	x11, x12, x11
  4211f8:	add	x9, x9, x11
  4211fc:	str	x0, [x9]
  421200:	ldr	x8, [sp, #256]
  421204:	ldr	x9, [x8]
  421208:	ldr	x10, [sp, #240]
  42120c:	ldr	x11, [x10]
  421210:	mov	x12, #0x8                   	// #8
  421214:	mul	x11, x12, x11
  421218:	add	x9, x9, x11
  42121c:	ldr	x9, [x9]
  421220:	mov	w13, #0x1                   	// #1
  421224:	str	w13, [x9, #40]
  421228:	bl	410bc4 <ferror@plt+0xee74>
  42122c:	mov	w13, #0x3                   	// #3
  421230:	ldr	x8, [sp, #280]
  421234:	str	w13, [x8]
  421238:	b	42129c <ferror@plt+0x1f54c>
  42123c:	ldr	x8, [sp, #104]
  421240:	ldr	w9, [x8]
  421244:	cbnz	w9, 421268 <ferror@plt+0x1f518>
  421248:	ldr	x8, [sp, #128]
  42124c:	ldr	w9, [x8]
  421250:	mov	w1, #0x1                   	// #1
  421254:	add	w9, w9, #0x1
  421258:	str	w9, [x8]
  42125c:	mov	x10, xzr
  421260:	mov	x0, x10
  421264:	bl	4109ac <ferror@plt+0xec5c>
  421268:	ldr	x0, [sp, #376]
  42126c:	bl	40ffe4 <ferror@plt+0xe294>
  421270:	mov	w0, #0x4                   	// #4
  421274:	bl	425a34 <ferror@plt+0x23ce4>
  421278:	mov	w8, #0x1                   	// #1
  42127c:	ldr	x9, [sp, #104]
  421280:	str	w8, [x9]
  421284:	ldr	w8, [sp, #372]
  421288:	tbnz	w8, #0, 421290 <ferror@plt+0x1f540>
  42128c:	b	42129c <ferror@plt+0x1f54c>
  421290:	ldr	x8, [sp, #184]
  421294:	ldr	x0, [x8]
  421298:	bl	40ffe4 <ferror@plt+0xe294>
  42129c:	b	425770 <ferror@plt+0x23a20>
  4212a0:	ldr	x8, [sp, #176]
  4212a4:	ldr	w9, [x8]
  4212a8:	cmp	w9, #0x0
  4212ac:	cset	w9, le
  4212b0:	tbnz	w9, #0, 4212fc <ferror@plt+0x1f5ac>
  4212b4:	ldr	x8, [sp, #184]
  4212b8:	ldr	x9, [x8]
  4212bc:	ldr	x10, [sp, #176]
  4212c0:	ldr	w11, [x10]
  4212c4:	subs	w11, w11, #0x1
  4212c8:	ldrb	w11, [x9, w11, sxtw]
  4212cc:	cmp	w11, #0xa
  4212d0:	cset	w11, eq  // eq = none
  4212d4:	and	w11, w11, #0x1
  4212d8:	ldr	x9, [sp, #256]
  4212dc:	ldr	x12, [x9]
  4212e0:	ldr	x13, [sp, #240]
  4212e4:	ldr	x14, [x13]
  4212e8:	mov	x15, #0x8                   	// #8
  4212ec:	mul	x14, x15, x14
  4212f0:	add	x12, x12, x14
  4212f4:	ldr	x12, [x12]
  4212f8:	str	w11, [x12, #40]
  4212fc:	ldr	x8, [sp, #184]
  421300:	ldr	x0, [x8]
  421304:	bl	40ffe4 <ferror@plt+0xe294>
  421308:	b	425770 <ferror@plt+0x23a20>
  42130c:	ldr	x8, [sp, #176]
  421310:	ldr	w9, [x8]
  421314:	cmp	w9, #0x0
  421318:	cset	w9, le
  42131c:	tbnz	w9, #0, 421368 <ferror@plt+0x1f618>
  421320:	ldr	x8, [sp, #184]
  421324:	ldr	x9, [x8]
  421328:	ldr	x10, [sp, #176]
  42132c:	ldr	w11, [x10]
  421330:	subs	w11, w11, #0x1
  421334:	ldrb	w11, [x9, w11, sxtw]
  421338:	cmp	w11, #0xa
  42133c:	cset	w11, eq  // eq = none
  421340:	and	w11, w11, #0x1
  421344:	ldr	x9, [sp, #256]
  421348:	ldr	x12, [x9]
  42134c:	ldr	x13, [sp, #240]
  421350:	ldr	x14, [x13]
  421354:	mov	x15, #0x8                   	// #8
  421358:	mul	x14, x15, x14
  42135c:	add	x12, x12, x14
  421360:	ldr	x12, [x12]
  421364:	str	w11, [x12, #40]
  421368:	ldr	x8, [sp, #128]
  42136c:	ldr	w9, [x8]
  421370:	add	w9, w9, #0x1
  421374:	str	w9, [x8]
  421378:	ldr	x10, [sp, #184]
  42137c:	ldr	x0, [x10]
  421380:	bl	40ffe4 <ferror@plt+0xe294>
  421384:	b	425770 <ferror@plt+0x23a20>
  421388:	bl	410bc4 <ferror@plt+0xee74>
  42138c:	ldr	x8, [sp, #160]
  421390:	str	wzr, [x8]
  421394:	stur	wzr, [x29, #-12]
  421398:	b	425774 <ferror@plt+0x23a24>
  42139c:	ldr	x8, [sp, #176]
  4213a0:	ldr	w9, [x8]
  4213a4:	cmp	w9, #0x0
  4213a8:	cset	w9, le
  4213ac:	tbnz	w9, #0, 4213f8 <ferror@plt+0x1f6a8>
  4213b0:	ldr	x8, [sp, #184]
  4213b4:	ldr	x9, [x8]
  4213b8:	ldr	x10, [sp, #176]
  4213bc:	ldr	w11, [x10]
  4213c0:	subs	w11, w11, #0x1
  4213c4:	ldrb	w11, [x9, w11, sxtw]
  4213c8:	cmp	w11, #0xa
  4213cc:	cset	w11, eq  // eq = none
  4213d0:	and	w11, w11, #0x1
  4213d4:	ldr	x9, [sp, #256]
  4213d8:	ldr	x12, [x9]
  4213dc:	ldr	x13, [sp, #240]
  4213e0:	ldr	x14, [x13]
  4213e4:	mov	x15, #0x8                   	// #8
  4213e8:	mul	x14, x15, x14
  4213ec:	add	x12, x12, x14
  4213f0:	ldr	x12, [x12]
  4213f4:	str	w11, [x12, #40]
  4213f8:	ldr	x8, [sp, #128]
  4213fc:	ldr	w9, [x8]
  421400:	add	w9, w9, #0x1
  421404:	str	w9, [x8]
  421408:	b	425770 <ferror@plt+0x23a20>
  42140c:	ldr	x8, [sp, #176]
  421410:	ldr	w9, [x8]
  421414:	cmp	w9, #0x0
  421418:	cset	w9, le
  42141c:	tbnz	w9, #0, 421468 <ferror@plt+0x1f718>
  421420:	ldr	x8, [sp, #184]
  421424:	ldr	x9, [x8]
  421428:	ldr	x10, [sp, #176]
  42142c:	ldr	w11, [x10]
  421430:	subs	w11, w11, #0x1
  421434:	ldrb	w11, [x9, w11, sxtw]
  421438:	cmp	w11, #0xa
  42143c:	cset	w11, eq  // eq = none
  421440:	and	w11, w11, #0x1
  421444:	ldr	x9, [sp, #256]
  421448:	ldr	x12, [x9]
  42144c:	ldr	x13, [sp, #240]
  421450:	ldr	x14, [x13]
  421454:	mov	x15, #0x8                   	// #8
  421458:	mul	x14, x15, x14
  42145c:	add	x12, x12, x14
  421460:	ldr	x12, [x12]
  421464:	str	w11, [x12, #40]
  421468:	ldr	x8, [sp, #104]
  42146c:	str	wzr, [x8]
  421470:	mov	w9, #0x1                   	// #1
  421474:	stur	w9, [x29, #-40]
  421478:	ldr	x10, [sp, #120]
  42147c:	str	w9, [x10]
  421480:	mov	w9, #0x21                  	// #33
  421484:	ldr	x11, [sp, #280]
  421488:	str	w9, [x11]
  42148c:	b	425770 <ferror@plt+0x23a20>
  421490:	ldr	x8, [sp, #176]
  421494:	ldr	w9, [x8]
  421498:	cmp	w9, #0x0
  42149c:	cset	w9, le
  4214a0:	tbnz	w9, #0, 4214ec <ferror@plt+0x1f79c>
  4214a4:	ldr	x8, [sp, #184]
  4214a8:	ldr	x9, [x8]
  4214ac:	ldr	x10, [sp, #176]
  4214b0:	ldr	w11, [x10]
  4214b4:	subs	w11, w11, #0x1
  4214b8:	ldrb	w11, [x9, w11, sxtw]
  4214bc:	cmp	w11, #0xa
  4214c0:	cset	w11, eq  // eq = none
  4214c4:	and	w11, w11, #0x1
  4214c8:	ldr	x9, [sp, #256]
  4214cc:	ldr	x12, [x9]
  4214d0:	ldr	x13, [sp, #240]
  4214d4:	ldr	x14, [x13]
  4214d8:	mov	x15, #0x8                   	// #8
  4214dc:	mul	x14, x15, x14
  4214e0:	add	x12, x12, x14
  4214e4:	ldr	x12, [x12]
  4214e8:	str	w11, [x12, #40]
  4214ec:	ldr	x8, [sp, #88]
  4214f0:	ldr	x9, [x8]
  4214f4:	ldr	x10, [sp, #80]
  4214f8:	ldr	x11, [x10]
  4214fc:	ldr	w12, [x9, x11, lsl #2]
  421500:	and	w12, w12, #0x4
  421504:	cbnz	w12, 421514 <ferror@plt+0x1f7c4>
  421508:	mov	w8, #0xd                   	// #13
  42150c:	ldr	x9, [sp, #280]
  421510:	str	w8, [x9]
  421514:	mov	w8, #0x3c                  	// #60
  421518:	stur	w8, [x29, #-12]
  42151c:	b	425774 <ferror@plt+0x23a24>
  421520:	ldr	x8, [sp, #176]
  421524:	ldr	w9, [x8]
  421528:	cmp	w9, #0x0
  42152c:	cset	w9, le
  421530:	tbnz	w9, #0, 42157c <ferror@plt+0x1f82c>
  421534:	ldr	x8, [sp, #184]
  421538:	ldr	x9, [x8]
  42153c:	ldr	x10, [sp, #176]
  421540:	ldr	w11, [x10]
  421544:	subs	w11, w11, #0x1
  421548:	ldrb	w11, [x9, w11, sxtw]
  42154c:	cmp	w11, #0xa
  421550:	cset	w11, eq  // eq = none
  421554:	and	w11, w11, #0x1
  421558:	ldr	x9, [sp, #256]
  42155c:	ldr	x12, [x9]
  421560:	ldr	x13, [sp, #240]
  421564:	ldr	x14, [x13]
  421568:	mov	x15, #0x8                   	// #8
  42156c:	mul	x14, x15, x14
  421570:	add	x12, x12, x14
  421574:	ldr	x12, [x12]
  421578:	str	w11, [x12, #40]
  42157c:	mov	w8, #0x5e                  	// #94
  421580:	stur	w8, [x29, #-12]
  421584:	b	425774 <ferror@plt+0x23a24>
  421588:	ldr	x8, [sp, #176]
  42158c:	ldr	w9, [x8]
  421590:	cmp	w9, #0x0
  421594:	cset	w9, le
  421598:	tbnz	w9, #0, 4215e4 <ferror@plt+0x1f894>
  42159c:	ldr	x8, [sp, #184]
  4215a0:	ldr	x9, [x8]
  4215a4:	ldr	x10, [sp, #176]
  4215a8:	ldr	w11, [x10]
  4215ac:	subs	w11, w11, #0x1
  4215b0:	ldrb	w11, [x9, w11, sxtw]
  4215b4:	cmp	w11, #0xa
  4215b8:	cset	w11, eq  // eq = none
  4215bc:	and	w11, w11, #0x1
  4215c0:	ldr	x9, [sp, #256]
  4215c4:	ldr	x12, [x9]
  4215c8:	ldr	x13, [sp, #240]
  4215cc:	ldr	x14, [x13]
  4215d0:	mov	x15, #0x8                   	// #8
  4215d4:	mul	x14, x15, x14
  4215d8:	add	x12, x12, x14
  4215dc:	ldr	x12, [x12]
  4215e0:	str	w11, [x12, #40]
  4215e4:	mov	w8, #0x13                  	// #19
  4215e8:	ldr	x9, [sp, #280]
  4215ec:	str	w8, [x9]
  4215f0:	mov	w8, #0x22                  	// #34
  4215f4:	stur	w8, [x29, #-12]
  4215f8:	b	425774 <ferror@plt+0x23a24>
  4215fc:	ldr	x8, [sp, #224]
  421600:	ldrb	w9, [x8]
  421604:	ldr	x10, [sp, #424]
  421608:	ldr	x11, [x10, #8]
  42160c:	strb	w9, [x11]
  421610:	ldr	x11, [x10]
  421614:	add	x11, x11, #0x1
  421618:	str	x11, [x10, #8]
  42161c:	ldr	x12, [sp, #232]
  421620:	str	x11, [x12]
  421624:	ldr	x11, [x10]
  421628:	ldr	x13, [sp, #184]
  42162c:	str	x11, [x13]
  421630:	ldr	x11, [x10, #8]
  421634:	ldr	x14, [x10]
  421638:	subs	x11, x11, x14
  42163c:	ldr	x14, [sp, #176]
  421640:	str	w11, [x14]
  421644:	ldr	x15, [x10, #8]
  421648:	ldrb	w9, [x15]
  42164c:	strb	w9, [x8]
  421650:	ldr	x15, [x10, #8]
  421654:	mov	w9, #0x0                   	// #0
  421658:	strb	w9, [x15]
  42165c:	ldr	x15, [x10, #8]
  421660:	str	x15, [x12]
  421664:	ldr	w9, [x14]
  421668:	cmp	w9, #0x0
  42166c:	cset	w9, le
  421670:	tbnz	w9, #0, 4216bc <ferror@plt+0x1f96c>
  421674:	ldr	x8, [sp, #184]
  421678:	ldr	x9, [x8]
  42167c:	ldr	x10, [sp, #176]
  421680:	ldr	w11, [x10]
  421684:	subs	w11, w11, #0x1
  421688:	ldrb	w11, [x9, w11, sxtw]
  42168c:	cmp	w11, #0xa
  421690:	cset	w11, eq  // eq = none
  421694:	and	w11, w11, #0x1
  421698:	ldr	x9, [sp, #256]
  42169c:	ldr	x12, [x9]
  4216a0:	ldr	x13, [sp, #240]
  4216a4:	ldr	x14, [x13]
  4216a8:	mov	x15, #0x8                   	// #8
  4216ac:	mul	x14, x15, x14
  4216b0:	add	x12, x12, x14
  4216b4:	ldr	x12, [x12]
  4216b8:	str	w11, [x12, #40]
  4216bc:	mov	w8, #0x11                  	// #17
  4216c0:	ldr	x9, [sp, #280]
  4216c4:	str	w8, [x9]
  4216c8:	ldr	x10, [sp, #96]
  4216cc:	ldr	w8, [x10]
  4216d0:	cbnz	w8, 4216e0 <ferror@plt+0x1f990>
  4216d4:	ldr	x8, [sp, #288]
  4216d8:	ldr	w9, [x8]
  4216dc:	cbz	w9, 4216ec <ferror@plt+0x1f99c>
  4216e0:	mov	w8, #0x12b                 	// #299
  4216e4:	stur	w8, [x29, #-12]
  4216e8:	b	425774 <ferror@plt+0x23a24>
  4216ec:	mov	w8, #0x12d                 	// #301
  4216f0:	stur	w8, [x29, #-12]
  4216f4:	b	425774 <ferror@plt+0x23a24>
  4216f8:	ldr	x8, [sp, #224]
  4216fc:	ldrb	w9, [x8]
  421700:	ldr	x10, [sp, #424]
  421704:	ldr	x11, [x10, #8]
  421708:	strb	w9, [x11]
  42170c:	ldr	x11, [x10]
  421710:	add	x11, x11, #0x1
  421714:	str	x11, [x10, #8]
  421718:	ldr	x12, [sp, #232]
  42171c:	str	x11, [x12]
  421720:	ldr	x11, [x10]
  421724:	ldr	x13, [sp, #184]
  421728:	str	x11, [x13]
  42172c:	ldr	x11, [x10, #8]
  421730:	ldr	x14, [x10]
  421734:	subs	x11, x11, x14
  421738:	ldr	x14, [sp, #176]
  42173c:	str	w11, [x14]
  421740:	ldr	x15, [x10, #8]
  421744:	ldrb	w9, [x15]
  421748:	strb	w9, [x8]
  42174c:	ldr	x15, [x10, #8]
  421750:	mov	w9, #0x0                   	// #0
  421754:	strb	w9, [x15]
  421758:	ldr	x15, [x10, #8]
  42175c:	str	x15, [x12]
  421760:	ldr	w9, [x14]
  421764:	cmp	w9, #0x0
  421768:	cset	w9, le
  42176c:	tbnz	w9, #0, 4217b8 <ferror@plt+0x1fa68>
  421770:	ldr	x8, [sp, #184]
  421774:	ldr	x9, [x8]
  421778:	ldr	x10, [sp, #176]
  42177c:	ldr	w11, [x10]
  421780:	subs	w11, w11, #0x1
  421784:	ldrb	w11, [x9, w11, sxtw]
  421788:	cmp	w11, #0xa
  42178c:	cset	w11, eq  // eq = none
  421790:	and	w11, w11, #0x1
  421794:	ldr	x9, [sp, #256]
  421798:	ldr	x12, [x9]
  42179c:	ldr	x13, [sp, #240]
  4217a0:	ldr	x14, [x13]
  4217a4:	mov	x15, #0x8                   	// #8
  4217a8:	mul	x14, x15, x14
  4217ac:	add	x12, x12, x14
  4217b0:	ldr	x12, [x12]
  4217b4:	str	w11, [x12, #40]
  4217b8:	mov	w8, #0x24                  	// #36
  4217bc:	stur	w8, [x29, #-12]
  4217c0:	b	425774 <ferror@plt+0x23a24>
  4217c4:	ldr	x8, [sp, #176]
  4217c8:	ldr	w9, [x8]
  4217cc:	cmp	w9, #0x0
  4217d0:	cset	w9, le
  4217d4:	tbnz	w9, #0, 421820 <ferror@plt+0x1fad0>
  4217d8:	ldr	x8, [sp, #184]
  4217dc:	ldr	x9, [x8]
  4217e0:	ldr	x10, [sp, #176]
  4217e4:	ldr	w11, [x10]
  4217e8:	subs	w11, w11, #0x1
  4217ec:	ldrb	w11, [x9, w11, sxtw]
  4217f0:	cmp	w11, #0xa
  4217f4:	cset	w11, eq  // eq = none
  4217f8:	and	w11, w11, #0x1
  4217fc:	ldr	x9, [sp, #256]
  421800:	ldr	x12, [x9]
  421804:	ldr	x13, [sp, #240]
  421808:	ldr	x14, [x13]
  42180c:	mov	x15, #0x8                   	// #8
  421810:	mul	x14, x15, x14
  421814:	add	x12, x12, x14
  421818:	ldr	x12, [x12]
  42181c:	str	w11, [x12, #40]
  421820:	mov	w8, #0x1                   	// #1
  421824:	ldr	x9, [sp, #120]
  421828:	str	w8, [x9]
  42182c:	mov	w8, #0x21                  	// #33
  421830:	ldr	x10, [sp, #280]
  421834:	str	w8, [x10]
  421838:	ldr	x11, [sp, #392]
  42183c:	ldr	w8, [x11]
  421840:	cbz	w8, 421864 <ferror@plt+0x1fb14>
  421844:	mov	w8, #0x1                   	// #1
  421848:	ldr	x9, [sp, #112]
  42184c:	str	w8, [x9]
  421850:	ldr	x10, [sp, #392]
  421854:	str	wzr, [x10]
  421858:	mov	w8, #0xa                   	// #10
  42185c:	stur	w8, [x29, #-12]
  421860:	b	425774 <ferror@plt+0x23a24>
  421864:	b	425770 <ferror@plt+0x23a20>
  421868:	ldr	x8, [sp, #176]
  42186c:	ldr	w9, [x8]
  421870:	cmp	w9, #0x0
  421874:	cset	w9, le
  421878:	tbnz	w9, #0, 4218c4 <ferror@plt+0x1fb74>
  42187c:	ldr	x8, [sp, #184]
  421880:	ldr	x9, [x8]
  421884:	ldr	x10, [sp, #176]
  421888:	ldr	w11, [x10]
  42188c:	subs	w11, w11, #0x1
  421890:	ldrb	w11, [x9, w11, sxtw]
  421894:	cmp	w11, #0xa
  421898:	cset	w11, eq  // eq = none
  42189c:	and	w11, w11, #0x1
  4218a0:	ldr	x9, [sp, #256]
  4218a4:	ldr	x12, [x9]
  4218a8:	ldr	x13, [sp, #240]
  4218ac:	ldr	x14, [x13]
  4218b0:	mov	x15, #0x8                   	// #8
  4218b4:	mul	x14, x15, x14
  4218b8:	add	x12, x12, x14
  4218bc:	ldr	x12, [x12]
  4218c0:	str	w11, [x12, #40]
  4218c4:	ldr	x8, [sp, #88]
  4218c8:	ldr	x9, [x8]
  4218cc:	ldr	x10, [sp, #80]
  4218d0:	ldr	x11, [x10]
  4218d4:	ldr	w12, [x9, x11, lsl #2]
  4218d8:	and	w12, w12, #0x4
  4218dc:	cbz	w12, 421978 <ferror@plt+0x1fc28>
  4218e0:	ldr	x8, [sp, #184]
  4218e4:	ldr	x0, [x8]
  4218e8:	mov	w1, #0x7c                  	// #124
  4218ec:	bl	401bc0 <strchr@plt>
  4218f0:	ldr	x8, [sp, #184]
  4218f4:	ldr	x9, [x8]
  4218f8:	subs	x9, x0, x9
  4218fc:	str	w9, [sp, #512]
  421900:	ldr	w8, [sp, #512]
  421904:	str	w8, [sp, #508]
  421908:	ldr	x9, [sp, #224]
  42190c:	ldrb	w8, [x9]
  421910:	ldr	x10, [sp, #424]
  421914:	ldr	x11, [x10, #8]
  421918:	strb	w8, [x11]
  42191c:	ldr	x11, [x10]
  421920:	ldrsw	x12, [sp, #508]
  421924:	add	x11, x11, x12
  421928:	str	x11, [x10, #8]
  42192c:	ldr	x12, [sp, #232]
  421930:	str	x11, [x12]
  421934:	ldr	x11, [x10]
  421938:	ldr	x13, [sp, #184]
  42193c:	str	x11, [x13]
  421940:	ldr	x11, [x10, #8]
  421944:	ldr	x14, [x10]
  421948:	subs	x11, x11, x14
  42194c:	ldr	x14, [sp, #176]
  421950:	str	w11, [x14]
  421954:	ldr	x15, [x10, #8]
  421958:	ldrb	w8, [x15]
  42195c:	strb	w8, [x9]
  421960:	ldr	x15, [x10, #8]
  421964:	mov	w8, #0x0                   	// #0
  421968:	strb	w8, [x15]
  42196c:	ldr	x15, [x10, #8]
  421970:	str	x15, [x12]
  421974:	b	4219a8 <ferror@plt+0x1fc58>
  421978:	ldr	x0, [sp, #384]
  42197c:	bl	40ffe4 <ferror@plt+0xe294>
  421980:	mov	w8, #0x1                   	// #1
  421984:	ldr	x9, [sp, #400]
  421988:	str	w8, [x9]
  42198c:	ldr	x10, [sp, #128]
  421990:	ldr	w8, [x10]
  421994:	add	w8, w8, #0x1
  421998:	str	w8, [x10]
  42199c:	mov	w8, #0xa                   	// #10
  4219a0:	stur	w8, [x29, #-12]
  4219a4:	b	425774 <ferror@plt+0x23a24>
  4219a8:	b	425770 <ferror@plt+0x23a20>
  4219ac:	ldr	x8, [sp, #176]
  4219b0:	ldr	w9, [x8]
  4219b4:	cmp	w9, #0x0
  4219b8:	cset	w9, le
  4219bc:	tbnz	w9, #0, 421a08 <ferror@plt+0x1fcb8>
  4219c0:	ldr	x8, [sp, #184]
  4219c4:	ldr	x9, [x8]
  4219c8:	ldr	x10, [sp, #176]
  4219cc:	ldr	w11, [x10]
  4219d0:	subs	w11, w11, #0x1
  4219d4:	ldrb	w11, [x9, w11, sxtw]
  4219d8:	cmp	w11, #0xa
  4219dc:	cset	w11, eq  // eq = none
  4219e0:	and	w11, w11, #0x1
  4219e4:	ldr	x9, [sp, #256]
  4219e8:	ldr	x12, [x9]
  4219ec:	ldr	x13, [sp, #240]
  4219f0:	ldr	x14, [x13]
  4219f4:	mov	x15, #0x8                   	// #8
  4219f8:	mul	x14, x15, x14
  4219fc:	add	x12, x12, x14
  421a00:	ldr	x12, [x12]
  421a04:	str	w11, [x12, #40]
  421a08:	ldr	x8, [sp, #88]
  421a0c:	ldr	x9, [x8]
  421a10:	ldr	x10, [sp, #80]
  421a14:	ldr	x11, [x10]
  421a18:	ldr	w12, [x9, x11, lsl #2]
  421a1c:	and	w12, w12, #0x4
  421a20:	cbz	w12, 421a30 <ferror@plt+0x1fce0>
  421a24:	mov	w0, #0x17                  	// #23
  421a28:	bl	425a34 <ferror@plt+0x23ce4>
  421a2c:	b	421ac4 <ferror@plt+0x1fd74>
  421a30:	ldr	x8, [sp, #176]
  421a34:	ldr	w9, [x8]
  421a38:	subs	w9, w9, #0x2
  421a3c:	str	w9, [sp, #504]
  421a40:	ldr	x10, [sp, #224]
  421a44:	ldrb	w9, [x10]
  421a48:	ldr	x11, [sp, #424]
  421a4c:	ldr	x12, [x11, #8]
  421a50:	strb	w9, [x12]
  421a54:	ldr	x12, [x11]
  421a58:	ldrsw	x13, [sp, #504]
  421a5c:	add	x12, x12, x13
  421a60:	str	x12, [x11, #8]
  421a64:	ldr	x13, [sp, #232]
  421a68:	str	x12, [x13]
  421a6c:	ldr	x12, [x11]
  421a70:	ldr	x14, [sp, #184]
  421a74:	str	x12, [x14]
  421a78:	ldr	x12, [x11, #8]
  421a7c:	ldr	x15, [x11]
  421a80:	subs	x12, x12, x15
  421a84:	str	w12, [x8]
  421a88:	ldr	x15, [x11, #8]
  421a8c:	ldrb	w9, [x15]
  421a90:	strb	w9, [x10]
  421a94:	ldr	x15, [x11, #8]
  421a98:	mov	w9, #0x0                   	// #0
  421a9c:	strb	w9, [x15]
  421aa0:	ldr	x15, [x11, #8]
  421aa4:	str	x15, [x13]
  421aa8:	ldr	x8, [sp, #120]
  421aac:	str	wzr, [x8]
  421ab0:	ldr	x9, [sp, #400]
  421ab4:	str	wzr, [x9]
  421ab8:	mov	w10, #0x19                  	// #25
  421abc:	ldr	x11, [sp, #280]
  421ac0:	str	w10, [x11]
  421ac4:	b	425770 <ferror@plt+0x23a20>
  421ac8:	ldr	x8, [sp, #176]
  421acc:	ldr	w9, [x8]
  421ad0:	cmp	w9, #0x0
  421ad4:	cset	w9, le
  421ad8:	tbnz	w9, #0, 421b24 <ferror@plt+0x1fdd4>
  421adc:	ldr	x8, [sp, #184]
  421ae0:	ldr	x9, [x8]
  421ae4:	ldr	x10, [sp, #176]
  421ae8:	ldr	w11, [x10]
  421aec:	subs	w11, w11, #0x1
  421af0:	ldrb	w11, [x9, w11, sxtw]
  421af4:	cmp	w11, #0xa
  421af8:	cset	w11, eq  // eq = none
  421afc:	and	w11, w11, #0x1
  421b00:	ldr	x9, [sp, #256]
  421b04:	ldr	x12, [x9]
  421b08:	ldr	x13, [sp, #240]
  421b0c:	ldr	x14, [x13]
  421b10:	mov	x15, #0x8                   	// #8
  421b14:	mul	x14, x15, x14
  421b18:	add	x12, x12, x14
  421b1c:	ldr	x12, [x12]
  421b20:	str	w11, [x12, #40]
  421b24:	b	425770 <ferror@plt+0x23a20>
  421b28:	ldr	x8, [sp, #176]
  421b2c:	ldr	w9, [x8]
  421b30:	cmp	w9, #0x0
  421b34:	cset	w9, le
  421b38:	tbnz	w9, #0, 421b84 <ferror@plt+0x1fe34>
  421b3c:	ldr	x8, [sp, #184]
  421b40:	ldr	x9, [x8]
  421b44:	ldr	x10, [sp, #176]
  421b48:	ldr	w11, [x10]
  421b4c:	subs	w11, w11, #0x1
  421b50:	ldrb	w11, [x9, w11, sxtw]
  421b54:	cmp	w11, #0xa
  421b58:	cset	w11, eq  // eq = none
  421b5c:	and	w11, w11, #0x1
  421b60:	ldr	x9, [sp, #256]
  421b64:	ldr	x12, [x9]
  421b68:	ldr	x13, [sp, #240]
  421b6c:	ldr	x14, [x13]
  421b70:	mov	x15, #0x8                   	// #8
  421b74:	mul	x14, x15, x14
  421b78:	add	x12, x12, x14
  421b7c:	ldr	x12, [x12]
  421b80:	str	w11, [x12, #40]
  421b84:	ldr	x8, [sp, #88]
  421b88:	ldr	x9, [x8]
  421b8c:	ldr	x10, [sp, #80]
  421b90:	ldr	x11, [x10]
  421b94:	ldr	w12, [x9, x11, lsl #2]
  421b98:	and	w12, w12, #0x4
  421b9c:	cbz	w12, 421ba4 <ferror@plt+0x1fe54>
  421ba0:	b	421bec <ferror@plt+0x1fe9c>
  421ba4:	ldr	x8, [sp, #120]
  421ba8:	str	wzr, [x8]
  421bac:	ldr	x9, [sp, #400]
  421bb0:	str	wzr, [x9]
  421bb4:	mov	w10, #0x19                  	// #25
  421bb8:	ldr	x11, [sp, #280]
  421bbc:	str	w10, [x11]
  421bc0:	ldr	x12, [sp, #392]
  421bc4:	ldr	w10, [x12]
  421bc8:	cbz	w10, 421bec <ferror@plt+0x1fe9c>
  421bcc:	mov	w8, #0x1                   	// #1
  421bd0:	ldr	x9, [sp, #112]
  421bd4:	str	w8, [x9]
  421bd8:	ldr	x10, [sp, #392]
  421bdc:	str	wzr, [x10]
  421be0:	mov	w8, #0xa                   	// #10
  421be4:	stur	w8, [x29, #-12]
  421be8:	b	425774 <ferror@plt+0x23a24>
  421bec:	b	425770 <ferror@plt+0x23a20>
  421bf0:	ldr	x8, [sp, #176]
  421bf4:	ldr	w9, [x8]
  421bf8:	cmp	w9, #0x0
  421bfc:	cset	w9, le
  421c00:	tbnz	w9, #0, 421c4c <ferror@plt+0x1fefc>
  421c04:	ldr	x8, [sp, #184]
  421c08:	ldr	x9, [x8]
  421c0c:	ldr	x10, [sp, #176]
  421c10:	ldr	w11, [x10]
  421c14:	subs	w11, w11, #0x1
  421c18:	ldrb	w11, [x9, w11, sxtw]
  421c1c:	cmp	w11, #0xa
  421c20:	cset	w11, eq  // eq = none
  421c24:	and	w11, w11, #0x1
  421c28:	ldr	x9, [sp, #256]
  421c2c:	ldr	x12, [x9]
  421c30:	ldr	x13, [sp, #240]
  421c34:	ldr	x14, [x13]
  421c38:	mov	x15, #0x8                   	// #8
  421c3c:	mul	x14, x15, x14
  421c40:	add	x12, x12, x14
  421c44:	ldr	x12, [x12]
  421c48:	str	w11, [x12, #40]
  421c4c:	ldr	x8, [sp, #88]
  421c50:	ldr	x9, [x8]
  421c54:	ldr	x10, [sp, #80]
  421c58:	ldr	x11, [x10]
  421c5c:	ldr	w12, [x9, x11, lsl #2]
  421c60:	and	w12, w12, #0x4
  421c64:	cbz	w12, 421c7c <ferror@plt+0x1ff2c>
  421c68:	ldr	x8, [sp, #128]
  421c6c:	ldr	w9, [x8]
  421c70:	add	w9, w9, #0x1
  421c74:	str	w9, [x8]
  421c78:	b	421cd4 <ferror@plt+0x1ff84>
  421c7c:	ldr	x8, [sp, #120]
  421c80:	str	wzr, [x8]
  421c84:	ldr	x9, [sp, #400]
  421c88:	str	wzr, [x9]
  421c8c:	mov	w10, #0x19                  	// #25
  421c90:	ldr	x11, [sp, #280]
  421c94:	str	w10, [x11]
  421c98:	ldr	x12, [sp, #184]
  421c9c:	ldr	x1, [x12]
  421ca0:	mov	w0, #0xa                   	// #10
  421ca4:	bl	425bb4 <ferror@plt+0x23e64>
  421ca8:	ldr	x8, [sp, #392]
  421cac:	ldr	w10, [x8]
  421cb0:	cbz	w10, 421cd4 <ferror@plt+0x1ff84>
  421cb4:	mov	w8, #0x1                   	// #1
  421cb8:	ldr	x9, [sp, #112]
  421cbc:	str	w8, [x9]
  421cc0:	ldr	x10, [sp, #392]
  421cc4:	str	wzr, [x10]
  421cc8:	mov	w8, #0xa                   	// #10
  421ccc:	stur	w8, [x29, #-12]
  421cd0:	b	425774 <ferror@plt+0x23a24>
  421cd4:	b	425770 <ferror@plt+0x23a20>
  421cd8:	ldr	x8, [sp, #176]
  421cdc:	ldr	w9, [x8]
  421ce0:	cmp	w9, #0x0
  421ce4:	cset	w9, le
  421ce8:	tbnz	w9, #0, 421d34 <ferror@plt+0x1ffe4>
  421cec:	ldr	x8, [sp, #184]
  421cf0:	ldr	x9, [x8]
  421cf4:	ldr	x10, [sp, #176]
  421cf8:	ldr	w11, [x10]
  421cfc:	subs	w11, w11, #0x1
  421d00:	ldrb	w11, [x9, w11, sxtw]
  421d04:	cmp	w11, #0xa
  421d08:	cset	w11, eq  // eq = none
  421d0c:	and	w11, w11, #0x1
  421d10:	ldr	x9, [sp, #256]
  421d14:	ldr	x12, [x9]
  421d18:	ldr	x13, [sp, #240]
  421d1c:	ldr	x14, [x13]
  421d20:	mov	x15, #0x8                   	// #8
  421d24:	mul	x14, x15, x14
  421d28:	add	x12, x12, x14
  421d2c:	ldr	x12, [x12]
  421d30:	str	w11, [x12, #40]
  421d34:	mov	w8, #0x109                 	// #265
  421d38:	stur	w8, [x29, #-12]
  421d3c:	b	425774 <ferror@plt+0x23a24>
  421d40:	ldr	x8, [sp, #176]
  421d44:	ldr	w9, [x8]
  421d48:	cmp	w9, #0x0
  421d4c:	cset	w9, le
  421d50:	tbnz	w9, #0, 421d9c <ferror@plt+0x2004c>
  421d54:	ldr	x8, [sp, #184]
  421d58:	ldr	x9, [x8]
  421d5c:	ldr	x10, [sp, #176]
  421d60:	ldr	w11, [x10]
  421d64:	subs	w11, w11, #0x1
  421d68:	ldrb	w11, [x9, w11, sxtw]
  421d6c:	cmp	w11, #0xa
  421d70:	cset	w11, eq  // eq = none
  421d74:	and	w11, w11, #0x1
  421d78:	ldr	x9, [sp, #256]
  421d7c:	ldr	x12, [x9]
  421d80:	ldr	x13, [sp, #240]
  421d84:	ldr	x14, [x13]
  421d88:	mov	x15, #0x8                   	// #8
  421d8c:	mul	x14, x15, x14
  421d90:	add	x12, x12, x14
  421d94:	ldr	x12, [x12]
  421d98:	str	w11, [x12, #40]
  421d9c:	mov	w8, #0x3                   	// #3
  421da0:	ldr	x9, [sp, #160]
  421da4:	str	w8, [x9]
  421da8:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x12f0>
  421dac:	add	x10, x10, #0x80
  421db0:	ldrb	w11, [x10]
  421db4:	mov	w12, #0x19                  	// #25
  421db8:	tst	w11, #0x1
  421dbc:	csel	w8, w12, w8, ne  // ne = any
  421dc0:	mov	w11, #0x2                   	// #2
  421dc4:	mul	w8, w11, w8
  421dc8:	add	w8, w8, #0x1
  421dcc:	ldr	x10, [sp, #280]
  421dd0:	str	w8, [x10]
  421dd4:	adrp	x0, 449000 <ferror@plt+0x472b0>
  421dd8:	add	x0, x0, #0x692
  421ddc:	bl	410800 <ferror@plt+0xeab0>
  421de0:	stur	wzr, [x29, #-12]
  421de4:	b	425774 <ferror@plt+0x23a24>
  421de8:	ldr	x8, [sp, #176]
  421dec:	ldr	w9, [x8]
  421df0:	cmp	w9, #0x0
  421df4:	cset	w9, le
  421df8:	tbnz	w9, #0, 421e44 <ferror@plt+0x200f4>
  421dfc:	ldr	x8, [sp, #184]
  421e00:	ldr	x9, [x8]
  421e04:	ldr	x10, [sp, #176]
  421e08:	ldr	w11, [x10]
  421e0c:	subs	w11, w11, #0x1
  421e10:	ldrb	w11, [x9, w11, sxtw]
  421e14:	cmp	w11, #0xa
  421e18:	cset	w11, eq  // eq = none
  421e1c:	and	w11, w11, #0x1
  421e20:	ldr	x9, [sp, #256]
  421e24:	ldr	x12, [x9]
  421e28:	ldr	x13, [sp, #240]
  421e2c:	ldr	x14, [x13]
  421e30:	mov	x15, #0x8                   	// #8
  421e34:	mul	x14, x15, x14
  421e38:	add	x12, x12, x14
  421e3c:	ldr	x12, [x12]
  421e40:	str	w11, [x12, #40]
  421e44:	ldr	x8, [sp, #176]
  421e48:	ldr	w9, [x8]
  421e4c:	cmp	w9, #0x800
  421e50:	b.ge	421e6c <ferror@plt+0x2011c>  // b.tcont
  421e54:	ldr	x8, [sp, #184]
  421e58:	ldr	x1, [x8]
  421e5c:	ldr	x0, [sp, #408]
  421e60:	mov	x2, #0x800                 	// #2048
  421e64:	bl	401c90 <strncpy@plt>
  421e68:	b	421e84 <ferror@plt+0x20134>
  421e6c:	ldr	x0, [sp, #72]
  421e70:	bl	401d10 <gettext@plt>
  421e74:	bl	4162f8 <ferror@plt+0x145a8>
  421e78:	ldr	x0, [sp, #416]
  421e7c:	mov	w1, #0x2                   	// #2
  421e80:	bl	401c60 <longjmp@plt>
  421e84:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  421e88:	add	x8, x8, #0xc34
  421e8c:	ldr	w9, [x8]
  421e90:	add	w1, w9, #0x1
  421e94:	ldr	x0, [sp, #408]
  421e98:	bl	418ac8 <ferror@plt+0x16d78>
  421e9c:	mov	w8, #0x1                   	// #1
  421ea0:	str	w8, [sp, #496]
  421ea4:	ldr	x9, [sp, #224]
  421ea8:	ldrb	w8, [x9]
  421eac:	ldr	x10, [sp, #424]
  421eb0:	ldr	x11, [x10, #8]
  421eb4:	strb	w8, [x11]
  421eb8:	ldr	x11, [x10]
  421ebc:	ldrsw	x12, [sp, #496]
  421ec0:	add	x11, x11, x12
  421ec4:	str	x11, [x10, #8]
  421ec8:	ldr	x12, [sp, #232]
  421ecc:	str	x11, [x12]
  421ed0:	ldr	x11, [x10]
  421ed4:	ldr	x13, [sp, #184]
  421ed8:	str	x11, [x13]
  421edc:	ldr	x11, [x10, #8]
  421ee0:	ldr	x14, [x10]
  421ee4:	subs	x11, x11, x14
  421ee8:	ldr	x14, [sp, #176]
  421eec:	str	w11, [x14]
  421ef0:	ldr	x15, [x10, #8]
  421ef4:	ldrb	w8, [x15]
  421ef8:	strb	w8, [x9]
  421efc:	ldr	x15, [x10, #8]
  421f00:	mov	w8, #0x0                   	// #0
  421f04:	strb	w8, [x15]
  421f08:	ldr	x15, [x10, #8]
  421f0c:	str	x15, [x12]
  421f10:	mov	w8, #0x15                  	// #21
  421f14:	ldr	x9, [sp, #280]
  421f18:	str	w8, [x9]
  421f1c:	mov	w8, #0x5b                  	// #91
  421f20:	stur	w8, [x29, #-12]
  421f24:	b	425774 <ferror@plt+0x23a24>
  421f28:	ldr	x8, [sp, #176]
  421f2c:	ldr	w9, [x8]
  421f30:	cmp	w9, #0x0
  421f34:	cset	w9, le
  421f38:	tbnz	w9, #0, 421f84 <ferror@plt+0x20234>
  421f3c:	ldr	x8, [sp, #184]
  421f40:	ldr	x9, [x8]
  421f44:	ldr	x10, [sp, #176]
  421f48:	ldr	w11, [x10]
  421f4c:	subs	w11, w11, #0x1
  421f50:	ldrb	w11, [x9, w11, sxtw]
  421f54:	cmp	w11, #0xa
  421f58:	cset	w11, eq  // eq = none
  421f5c:	and	w11, w11, #0x1
  421f60:	ldr	x9, [sp, #256]
  421f64:	ldr	x12, [x9]
  421f68:	ldr	x13, [sp, #240]
  421f6c:	ldr	x14, [x13]
  421f70:	mov	x15, #0x8                   	// #8
  421f74:	mul	x14, x15, x14
  421f78:	add	x12, x12, x14
  421f7c:	ldr	x12, [x12]
  421f80:	str	w11, [x12, #40]
  421f84:	mov	w8, #0x129                 	// #297
  421f88:	stur	w8, [x29, #-12]
  421f8c:	b	425774 <ferror@plt+0x23a24>
  421f90:	ldr	x8, [sp, #176]
  421f94:	ldr	w9, [x8]
  421f98:	cmp	w9, #0x0
  421f9c:	cset	w9, le
  421fa0:	tbnz	w9, #0, 421fec <ferror@plt+0x2029c>
  421fa4:	ldr	x8, [sp, #184]
  421fa8:	ldr	x9, [x8]
  421fac:	ldr	x10, [sp, #176]
  421fb0:	ldr	w11, [x10]
  421fb4:	subs	w11, w11, #0x1
  421fb8:	ldrb	w11, [x9, w11, sxtw]
  421fbc:	cmp	w11, #0xa
  421fc0:	cset	w11, eq  // eq = none
  421fc4:	and	w11, w11, #0x1
  421fc8:	ldr	x9, [sp, #256]
  421fcc:	ldr	x12, [x9]
  421fd0:	ldr	x13, [sp, #240]
  421fd4:	ldr	x14, [x13]
  421fd8:	mov	x15, #0x8                   	// #8
  421fdc:	mul	x14, x15, x14
  421fe0:	add	x12, x12, x14
  421fe4:	ldr	x12, [x12]
  421fe8:	str	w11, [x12, #40]
  421fec:	mov	w8, #0x12a                 	// #298
  421ff0:	stur	w8, [x29, #-12]
  421ff4:	b	425774 <ferror@plt+0x23a24>
  421ff8:	ldr	x8, [sp, #176]
  421ffc:	ldr	w9, [x8]
  422000:	cmp	w9, #0x0
  422004:	cset	w9, le
  422008:	tbnz	w9, #0, 422054 <ferror@plt+0x20304>
  42200c:	ldr	x8, [sp, #184]
  422010:	ldr	x9, [x8]
  422014:	ldr	x10, [sp, #176]
  422018:	ldr	w11, [x10]
  42201c:	subs	w11, w11, #0x1
  422020:	ldrb	w11, [x9, w11, sxtw]
  422024:	cmp	w11, #0xa
  422028:	cset	w11, eq  // eq = none
  42202c:	and	w11, w11, #0x1
  422030:	ldr	x9, [sp, #256]
  422034:	ldr	x12, [x9]
  422038:	ldr	x13, [sp, #240]
  42203c:	ldr	x14, [x13]
  422040:	mov	x15, #0x8                   	// #8
  422044:	mul	x14, x15, x14
  422048:	add	x12, x12, x14
  42204c:	ldr	x12, [x12]
  422050:	str	w11, [x12, #40]
  422054:	ldr	x8, [sp, #184]
  422058:	ldr	x9, [x8]
  42205c:	ldr	x10, [sp, #176]
  422060:	ldr	w11, [x10]
  422064:	mov	w12, #0x1                   	// #1
  422068:	subs	w11, w11, #0x1
  42206c:	ldrb	w11, [x9, w11, sxtw]
  422070:	str	w11, [sp, #480]
  422074:	ldr	w11, [sp, #480]
  422078:	mov	w13, wzr
  42207c:	cmp	w11, #0x7d
  422080:	csel	w11, w12, w13, ne  // ne = any
  422084:	str	w11, [sp, #484]
  422088:	ldr	w11, [x10]
  42208c:	subs	w11, w11, #0x1
  422090:	cmp	w11, #0x800
  422094:	b.ge	4220b4 <ferror@plt+0x20364>  // b.tcont
  422098:	ldr	x8, [sp, #184]
  42209c:	ldr	x9, [x8]
  4220a0:	add	x1, x9, #0x1
  4220a4:	ldr	x0, [sp, #408]
  4220a8:	mov	x2, #0x800                 	// #2048
  4220ac:	bl	401c90 <strncpy@plt>
  4220b0:	b	4220cc <ferror@plt+0x2037c>
  4220b4:	ldr	x0, [sp, #72]
  4220b8:	bl	401d10 <gettext@plt>
  4220bc:	bl	4162f8 <ferror@plt+0x145a8>
  4220c0:	ldr	x0, [sp, #416]
  4220c4:	mov	w1, #0x2                   	// #2
  4220c8:	bl	401c60 <longjmp@plt>
  4220cc:	ldr	x8, [sp, #176]
  4220d0:	ldr	w9, [x8]
  4220d4:	subs	w9, w9, #0x2
  4220d8:	ldr	w10, [sp, #484]
  4220dc:	subs	w9, w9, w10
  4220e0:	mov	w0, w9
  4220e4:	sxtw	x11, w0
  4220e8:	ldr	x12, [sp, #408]
  4220ec:	add	x11, x12, x11
  4220f0:	mov	w9, #0x0                   	// #0
  4220f4:	strb	w9, [x11]
  4220f8:	mov	x0, x12
  4220fc:	bl	418dcc <ferror@plt+0x1707c>
  422100:	str	x0, [sp, #488]
  422104:	cbnz	x0, 422120 <ferror@plt+0x203d0>
  422108:	adrp	x0, 449000 <ferror@plt+0x472b0>
  42210c:	add	x0, x0, #0x6a9
  422110:	bl	401d10 <gettext@plt>
  422114:	ldr	x1, [sp, #408]
  422118:	bl	416604 <ferror@plt+0x148b4>
  42211c:	b	42227c <ferror@plt+0x2052c>
  422120:	ldr	x0, [sp, #488]
  422124:	bl	4018a0 <strlen@plt>
  422128:	str	x0, [sp, #472]
  42212c:	ldr	w8, [sp, #484]
  422130:	cbz	w8, 422144 <ferror@plt+0x203f4>
  422134:	ldr	w0, [sp, #480]
  422138:	ldr	x8, [sp, #184]
  42213c:	ldr	x1, [x8]
  422140:	bl	425bb4 <ferror@plt+0x23e64>
  422144:	ldr	x8, [sp, #96]
  422148:	ldr	w9, [x8]
  42214c:	cbnz	w9, 4221bc <ferror@plt+0x2046c>
  422150:	ldr	x8, [sp, #488]
  422154:	ldrb	w9, [x8]
  422158:	cmp	w9, #0x5e
  42215c:	b.eq	4221bc <ferror@plt+0x2046c>  // b.none
  422160:	ldr	x8, [sp, #472]
  422164:	cmp	x8, #0x0
  422168:	cset	w9, ls  // ls = plast
  42216c:	tbnz	w9, #0, 422188 <ferror@plt+0x20438>
  422170:	ldr	x8, [sp, #488]
  422174:	ldr	x9, [sp, #472]
  422178:	subs	x9, x9, #0x1
  42217c:	ldrb	w10, [x8, x9]
  422180:	cmp	w10, #0x24
  422184:	b.eq	4221bc <ferror@plt+0x2046c>  // b.none
  422188:	ldr	w8, [sp, #484]
  42218c:	cbz	w8, 42221c <ferror@plt+0x204cc>
  422190:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  422194:	add	x8, x8, #0xfec
  422198:	ldr	w9, [x8]
  42219c:	cbz	w9, 42221c <ferror@plt+0x204cc>
  4221a0:	ldr	x8, [sp, #88]
  4221a4:	ldr	x9, [x8]
  4221a8:	ldr	x10, [sp, #80]
  4221ac:	ldr	x11, [x10]
  4221b0:	ldr	w12, [x9, x11, lsl #2]
  4221b4:	and	w12, w12, #0x4
  4221b8:	cbnz	w12, 42221c <ferror@plt+0x204cc>
  4221bc:	ldr	x0, [sp, #488]
  4221c0:	bl	4018a0 <strlen@plt>
  4221c4:	str	x0, [sp, #464]
  4221c8:	ldr	x8, [sp, #464]
  4221cc:	cmp	x8, #0x0
  4221d0:	cset	w9, ls  // ls = plast
  4221d4:	tbnz	w9, #0, 4221fc <ferror@plt+0x204ac>
  4221d8:	ldr	x8, [sp, #488]
  4221dc:	ldr	x9, [sp, #464]
  4221e0:	subs	x9, x9, #0x1
  4221e4:	str	x9, [sp, #464]
  4221e8:	ldrb	w0, [x8, x9]
  4221ec:	ldr	x8, [sp, #184]
  4221f0:	ldr	x1, [x8]
  4221f4:	bl	425bb4 <ferror@plt+0x23e64>
  4221f8:	b	4221c8 <ferror@plt+0x20478>
  4221fc:	ldr	x8, [sp, #488]
  422200:	ldrb	w9, [x8]
  422204:	cmp	w9, #0x5e
  422208:	b.ne	422218 <ferror@plt+0x204c8>  // b.any
  42220c:	mov	w8, #0xf                   	// #15
  422210:	ldr	x9, [sp, #280]
  422214:	str	w8, [x9]
  422218:	b	42227c <ferror@plt+0x2052c>
  42221c:	ldr	x8, [sp, #184]
  422220:	ldr	x1, [x8]
  422224:	mov	w0, #0x29                  	// #41
  422228:	bl	425bb4 <ferror@plt+0x23e64>
  42222c:	ldr	x0, [sp, #488]
  422230:	bl	4018a0 <strlen@plt>
  422234:	str	x0, [sp, #456]
  422238:	ldr	x8, [sp, #456]
  42223c:	cmp	x8, #0x0
  422240:	cset	w9, ls  // ls = plast
  422244:	tbnz	w9, #0, 42226c <ferror@plt+0x2051c>
  422248:	ldr	x8, [sp, #488]
  42224c:	ldr	x9, [sp, #456]
  422250:	subs	x9, x9, #0x1
  422254:	str	x9, [sp, #456]
  422258:	ldrb	w0, [x8, x9]
  42225c:	ldr	x8, [sp, #184]
  422260:	ldr	x1, [x8]
  422264:	bl	425bb4 <ferror@plt+0x23e64>
  422268:	b	422238 <ferror@plt+0x204e8>
  42226c:	ldr	x8, [sp, #184]
  422270:	ldr	x1, [x8]
  422274:	mov	w0, #0x28                  	// #40
  422278:	bl	425bb4 <ferror@plt+0x23e64>
  42227c:	b	425770 <ferror@plt+0x23a20>
  422280:	ldr	x8, [sp, #176]
  422284:	ldr	w9, [x8]
  422288:	cmp	w9, #0x0
  42228c:	cset	w9, le
  422290:	tbnz	w9, #0, 4222dc <ferror@plt+0x2058c>
  422294:	ldr	x8, [sp, #184]
  422298:	ldr	x9, [x8]
  42229c:	ldr	x10, [sp, #176]
  4222a0:	ldr	w11, [x10]
  4222a4:	subs	w11, w11, #0x1
  4222a8:	ldrb	w11, [x9, w11, sxtw]
  4222ac:	cmp	w11, #0xa
  4222b0:	cset	w11, eq  // eq = none
  4222b4:	and	w11, w11, #0x1
  4222b8:	ldr	x9, [sp, #256]
  4222bc:	ldr	x12, [x9]
  4222c0:	ldr	x13, [sp, #240]
  4222c4:	ldr	x14, [x13]
  4222c8:	mov	x15, #0x8                   	// #8
  4222cc:	mul	x14, x15, x14
  4222d0:	add	x12, x12, x14
  4222d4:	ldr	x12, [x12]
  4222d8:	str	w11, [x12, #40]
  4222dc:	ldr	x8, [sp, #88]
  4222e0:	ldr	x9, [x8]
  4222e4:	ldr	x10, [sp, #80]
  4222e8:	ldr	x11, [x10]
  4222ec:	ldr	w12, [x9, x11, lsl #2]
  4222f0:	and	w12, w12, #0x4
  4222f4:	cbz	w12, 422304 <ferror@plt+0x205b4>
  4222f8:	mov	w0, #0x17                  	// #23
  4222fc:	bl	425a34 <ferror@plt+0x23ce4>
  422300:	b	422384 <ferror@plt+0x20634>
  422304:	mov	w8, #0x1                   	// #1
  422308:	str	w8, [sp, #452]
  42230c:	ldr	x9, [sp, #224]
  422310:	ldrb	w8, [x9]
  422314:	ldr	x10, [sp, #424]
  422318:	ldr	x11, [x10, #8]
  42231c:	strb	w8, [x11]
  422320:	ldr	x11, [x10]
  422324:	ldrsw	x12, [sp, #452]
  422328:	add	x11, x11, x12
  42232c:	str	x11, [x10, #8]
  422330:	ldr	x12, [sp, #232]
  422334:	str	x11, [x12]
  422338:	ldr	x11, [x10]
  42233c:	ldr	x13, [sp, #184]
  422340:	str	x11, [x13]
  422344:	ldr	x11, [x10, #8]
  422348:	ldr	x14, [x10]
  42234c:	subs	x11, x11, x14
  422350:	ldr	x14, [sp, #176]
  422354:	str	w11, [x14]
  422358:	ldr	x15, [x10, #8]
  42235c:	ldrb	w8, [x15]
  422360:	strb	w8, [x9]
  422364:	ldr	x15, [x10, #8]
  422368:	mov	w8, #0x0                   	// #0
  42236c:	strb	w8, [x15]
  422370:	ldr	x15, [x10, #8]
  422374:	str	x15, [x12]
  422378:	mov	w8, #0x2f                  	// #47
  42237c:	stur	w8, [x29, #-12]
  422380:	b	425774 <ferror@plt+0x23a24>
  422384:	b	425770 <ferror@plt+0x23a20>
  422388:	ldr	x8, [sp, #176]
  42238c:	ldr	w9, [x8]
  422390:	cmp	w9, #0x0
  422394:	cset	w9, le
  422398:	tbnz	w9, #0, 4223e4 <ferror@plt+0x20694>
  42239c:	ldr	x8, [sp, #184]
  4223a0:	ldr	x9, [x8]
  4223a4:	ldr	x10, [sp, #176]
  4223a8:	ldr	w11, [x10]
  4223ac:	subs	w11, w11, #0x1
  4223b0:	ldrb	w11, [x9, w11, sxtw]
  4223b4:	cmp	w11, #0xa
  4223b8:	cset	w11, eq  // eq = none
  4223bc:	and	w11, w11, #0x1
  4223c0:	ldr	x9, [sp, #256]
  4223c4:	ldr	x12, [x9]
  4223c8:	ldr	x13, [sp, #240]
  4223cc:	ldr	x14, [x13]
  4223d0:	mov	x15, #0x8                   	// #8
  4223d4:	mul	x14, x15, x14
  4223d8:	add	x12, x12, x14
  4223dc:	ldr	x12, [x12]
  4223e0:	str	w11, [x12, #40]
  4223e4:	ldr	x8, [sp, #96]
  4223e8:	ldr	w9, [x8]
  4223ec:	cbnz	w9, 4223fc <ferror@plt+0x206ac>
  4223f0:	ldr	x8, [sp, #288]
  4223f4:	ldr	w9, [x8]
  4223f8:	cbz	w9, 422480 <ferror@plt+0x20730>
  4223fc:	mov	w8, #0x1                   	// #1
  422400:	str	w8, [sp, #448]
  422404:	ldr	x9, [sp, #224]
  422408:	ldrb	w8, [x9]
  42240c:	ldr	x10, [sp, #424]
  422410:	ldr	x11, [x10, #8]
  422414:	strb	w8, [x11]
  422418:	ldr	x11, [x10]
  42241c:	ldrsw	x12, [sp, #448]
  422420:	add	x11, x11, x12
  422424:	str	x11, [x10, #8]
  422428:	ldr	x12, [sp, #232]
  42242c:	str	x11, [x12]
  422430:	ldr	x11, [x10]
  422434:	ldr	x13, [sp, #184]
  422438:	str	x11, [x13]
  42243c:	ldr	x11, [x10, #8]
  422440:	ldr	x14, [x10]
  422444:	subs	x11, x11, x14
  422448:	ldr	x14, [sp, #176]
  42244c:	str	w11, [x14]
  422450:	ldr	x15, [x10, #8]
  422454:	ldrb	w8, [x15]
  422458:	strb	w8, [x9]
  42245c:	ldr	x15, [x10, #8]
  422460:	mov	w8, #0x0                   	// #0
  422464:	strb	w8, [x15]
  422468:	ldr	x15, [x10, #8]
  42246c:	str	x15, [x12]
  422470:	bl	416b64 <ferror@plt+0x14e14>
  422474:	mov	w8, #0x28                  	// #40
  422478:	stur	w8, [x29, #-12]
  42247c:	b	425774 <ferror@plt+0x23a24>
  422480:	mov	w0, #0x16                  	// #22
  422484:	bl	425a34 <ferror@plt+0x23ce4>
  422488:	b	425770 <ferror@plt+0x23a20>
  42248c:	ldr	x8, [sp, #176]
  422490:	ldr	w9, [x8]
  422494:	cmp	w9, #0x0
  422498:	cset	w9, le
  42249c:	tbnz	w9, #0, 4224e8 <ferror@plt+0x20798>
  4224a0:	ldr	x8, [sp, #184]
  4224a4:	ldr	x9, [x8]
  4224a8:	ldr	x10, [sp, #176]
  4224ac:	ldr	w11, [x10]
  4224b0:	subs	w11, w11, #0x1
  4224b4:	ldrb	w11, [x9, w11, sxtw]
  4224b8:	cmp	w11, #0xa
  4224bc:	cset	w11, eq  // eq = none
  4224c0:	and	w11, w11, #0x1
  4224c4:	ldr	x9, [sp, #256]
  4224c8:	ldr	x12, [x9]
  4224cc:	ldr	x13, [sp, #240]
  4224d0:	ldr	x14, [x13]
  4224d4:	mov	x15, #0x8                   	// #8
  4224d8:	mul	x14, x15, x14
  4224dc:	add	x12, x12, x14
  4224e0:	ldr	x12, [x12]
  4224e4:	str	w11, [x12, #40]
  4224e8:	bl	416b64 <ferror@plt+0x14e14>
  4224ec:	ldr	x8, [sp, #96]
  4224f0:	ldr	w9, [x8]
  4224f4:	cbnz	w9, 422504 <ferror@plt+0x207b4>
  4224f8:	ldr	x8, [sp, #288]
  4224fc:	ldr	w9, [x8]
  422500:	cbz	w9, 42257c <ferror@plt+0x2082c>
  422504:	mov	w8, #0x1                   	// #1
  422508:	str	w8, [sp, #444]
  42250c:	ldr	x9, [sp, #224]
  422510:	ldrb	w8, [x9]
  422514:	ldr	x10, [sp, #424]
  422518:	ldr	x11, [x10, #8]
  42251c:	strb	w8, [x11]
  422520:	ldr	x11, [x10]
  422524:	ldrsw	x12, [sp, #444]
  422528:	add	x11, x11, x12
  42252c:	str	x11, [x10, #8]
  422530:	ldr	x12, [sp, #232]
  422534:	str	x11, [x12]
  422538:	ldr	x11, [x10]
  42253c:	ldr	x13, [sp, #184]
  422540:	str	x11, [x13]
  422544:	ldr	x11, [x10, #8]
  422548:	ldr	x14, [x10]
  42254c:	subs	x11, x11, x14
  422550:	ldr	x14, [sp, #176]
  422554:	str	w11, [x14]
  422558:	ldr	x15, [x10, #8]
  42255c:	ldrb	w8, [x15]
  422560:	strb	w8, [x9]
  422564:	ldr	x15, [x10, #8]
  422568:	mov	w8, #0x0                   	// #0
  42256c:	strb	w8, [x15]
  422570:	ldr	x15, [x10, #8]
  422574:	str	x15, [x12]
  422578:	b	422588 <ferror@plt+0x20838>
  42257c:	mov	w8, #0x29                  	// #41
  422580:	ldr	x9, [sp, #280]
  422584:	str	w8, [x9]
  422588:	mov	w8, #0x28                  	// #40
  42258c:	stur	w8, [x29, #-12]
  422590:	b	425774 <ferror@plt+0x23a24>
  422594:	ldr	x8, [sp, #176]
  422598:	ldr	w9, [x8]
  42259c:	cmp	w9, #0x0
  4225a0:	cset	w9, le
  4225a4:	tbnz	w9, #0, 4225f0 <ferror@plt+0x208a0>
  4225a8:	ldr	x8, [sp, #184]
  4225ac:	ldr	x9, [x8]
  4225b0:	ldr	x10, [sp, #176]
  4225b4:	ldr	w11, [x10]
  4225b8:	subs	w11, w11, #0x1
  4225bc:	ldrb	w11, [x9, w11, sxtw]
  4225c0:	cmp	w11, #0xa
  4225c4:	cset	w11, eq  // eq = none
  4225c8:	and	w11, w11, #0x1
  4225cc:	ldr	x9, [sp, #256]
  4225d0:	ldr	x12, [x9]
  4225d4:	ldr	x13, [sp, #240]
  4225d8:	ldr	x14, [x13]
  4225dc:	mov	x15, #0x8                   	// #8
  4225e0:	mul	x14, x15, x14
  4225e4:	add	x12, x12, x14
  4225e8:	ldr	x12, [x12]
  4225ec:	str	w11, [x12, #40]
  4225f0:	bl	416b64 <ferror@plt+0x14e14>
  4225f4:	mov	w8, #0x28                  	// #40
  4225f8:	stur	w8, [x29, #-12]
  4225fc:	b	425774 <ferror@plt+0x23a24>
  422600:	ldr	x8, [sp, #176]
  422604:	ldr	w9, [x8]
  422608:	cmp	w9, #0x0
  42260c:	cset	w9, le
  422610:	tbnz	w9, #0, 42265c <ferror@plt+0x2090c>
  422614:	ldr	x8, [sp, #184]
  422618:	ldr	x9, [x8]
  42261c:	ldr	x10, [sp, #176]
  422620:	ldr	w11, [x10]
  422624:	subs	w11, w11, #0x1
  422628:	ldrb	w11, [x9, w11, sxtw]
  42262c:	cmp	w11, #0xa
  422630:	cset	w11, eq  // eq = none
  422634:	and	w11, w11, #0x1
  422638:	ldr	x9, [sp, #256]
  42263c:	ldr	x12, [x9]
  422640:	ldr	x13, [sp, #240]
  422644:	ldr	x14, [x13]
  422648:	mov	x15, #0x8                   	// #8
  42264c:	mul	x14, x15, x14
  422650:	add	x12, x12, x14
  422654:	ldr	x12, [x12]
  422658:	str	w11, [x12, #40]
  42265c:	ldr	x8, [sp, #80]
  422660:	ldr	x9, [x8]
  422664:	cmp	x9, #0x0
  422668:	cset	w10, ls  // ls = plast
  42266c:	tbnz	w10, #0, 422680 <ferror@plt+0x20930>
  422670:	bl	416c14 <ferror@plt+0x14ec4>
  422674:	mov	w8, #0x29                  	// #41
  422678:	stur	w8, [x29, #-12]
  42267c:	b	425774 <ferror@plt+0x23a24>
  422680:	adrp	x0, 449000 <ferror@plt+0x472b0>
  422684:	add	x0, x0, #0x6c3
  422688:	bl	401d10 <gettext@plt>
  42268c:	bl	4162f8 <ferror@plt+0x145a8>
  422690:	b	425770 <ferror@plt+0x23a20>
  422694:	ldr	x8, [sp, #176]
  422698:	ldr	w9, [x8]
  42269c:	cmp	w9, #0x0
  4226a0:	cset	w9, le
  4226a4:	tbnz	w9, #0, 4226f0 <ferror@plt+0x209a0>
  4226a8:	ldr	x8, [sp, #184]
  4226ac:	ldr	x9, [x8]
  4226b0:	ldr	x10, [sp, #176]
  4226b4:	ldr	w11, [x10]
  4226b8:	subs	w11, w11, #0x1
  4226bc:	ldrb	w11, [x9, w11, sxtw]
  4226c0:	cmp	w11, #0xa
  4226c4:	cset	w11, eq  // eq = none
  4226c8:	and	w11, w11, #0x1
  4226cc:	ldr	x9, [sp, #256]
  4226d0:	ldr	x12, [x9]
  4226d4:	ldr	x13, [sp, #240]
  4226d8:	ldr	x14, [x13]
  4226dc:	mov	x15, #0x8                   	// #8
  4226e0:	mul	x14, x15, x14
  4226e4:	add	x12, x12, x14
  4226e8:	ldr	x12, [x12]
  4226ec:	str	w11, [x12, #40]
  4226f0:	ldr	x8, [sp, #184]
  4226f4:	ldr	x9, [x8]
  4226f8:	ldrb	w10, [x9]
  4226fc:	stur	w10, [x29, #-12]
  422700:	b	425774 <ferror@plt+0x23a24>
  422704:	ldr	x8, [sp, #176]
  422708:	ldr	w9, [x8]
  42270c:	cmp	w9, #0x0
  422710:	cset	w9, le
  422714:	tbnz	w9, #0, 422760 <ferror@plt+0x20a10>
  422718:	ldr	x8, [sp, #184]
  42271c:	ldr	x9, [x8]
  422720:	ldr	x10, [sp, #176]
  422724:	ldr	w11, [x10]
  422728:	subs	w11, w11, #0x1
  42272c:	ldrb	w11, [x9, w11, sxtw]
  422730:	cmp	w11, #0xa
  422734:	cset	w11, eq  // eq = none
  422738:	and	w11, w11, #0x1
  42273c:	ldr	x9, [sp, #256]
  422740:	ldr	x12, [x9]
  422744:	ldr	x13, [sp, #240]
  422748:	ldr	x14, [x13]
  42274c:	mov	x15, #0x8                   	// #8
  422750:	mul	x14, x15, x14
  422754:	add	x12, x12, x14
  422758:	ldr	x12, [x12]
  42275c:	str	w11, [x12, #40]
  422760:	ldr	x8, [sp, #184]
  422764:	ldr	x9, [x8]
  422768:	ldrb	w10, [x9]
  42276c:	ldr	x9, [sp, #136]
  422770:	str	w10, [x9]
  422774:	mov	w10, #0x102                 	// #258
  422778:	stur	w10, [x29, #-12]
  42277c:	b	425774 <ferror@plt+0x23a24>
  422780:	ldr	x8, [sp, #176]
  422784:	ldr	w9, [x8]
  422788:	cmp	w9, #0x0
  42278c:	cset	w9, le
  422790:	tbnz	w9, #0, 4227dc <ferror@plt+0x20a8c>
  422794:	ldr	x8, [sp, #184]
  422798:	ldr	x9, [x8]
  42279c:	ldr	x10, [sp, #176]
  4227a0:	ldr	w11, [x10]
  4227a4:	subs	w11, w11, #0x1
  4227a8:	ldrb	w11, [x9, w11, sxtw]
  4227ac:	cmp	w11, #0xa
  4227b0:	cset	w11, eq  // eq = none
  4227b4:	and	w11, w11, #0x1
  4227b8:	ldr	x9, [sp, #256]
  4227bc:	ldr	x12, [x9]
  4227c0:	ldr	x13, [sp, #240]
  4227c4:	ldr	x14, [x13]
  4227c8:	mov	x15, #0x8                   	// #8
  4227cc:	mul	x14, x15, x14
  4227d0:	add	x12, x12, x14
  4227d4:	ldr	x12, [x12]
  4227d8:	str	w11, [x12, #40]
  4227dc:	ldr	x8, [sp, #128]
  4227e0:	ldr	w9, [x8]
  4227e4:	add	w9, w9, #0x1
  4227e8:	str	w9, [x8]
  4227ec:	b	425770 <ferror@plt+0x23a20>
  4227f0:	ldr	x8, [sp, #176]
  4227f4:	ldr	w9, [x8]
  4227f8:	cmp	w9, #0x0
  4227fc:	cset	w9, le
  422800:	tbnz	w9, #0, 42284c <ferror@plt+0x20afc>
  422804:	ldr	x8, [sp, #184]
  422808:	ldr	x9, [x8]
  42280c:	ldr	x10, [sp, #176]
  422810:	ldr	w11, [x10]
  422814:	subs	w11, w11, #0x1
  422818:	ldrb	w11, [x9, w11, sxtw]
  42281c:	cmp	w11, #0xa
  422820:	cset	w11, eq  // eq = none
  422824:	and	w11, w11, #0x1
  422828:	ldr	x9, [sp, #256]
  42282c:	ldr	x12, [x9]
  422830:	ldr	x13, [sp, #240]
  422834:	ldr	x14, [x13]
  422838:	mov	x15, #0x8                   	// #8
  42283c:	mul	x14, x15, x14
  422840:	add	x12, x12, x14
  422844:	ldr	x12, [x12]
  422848:	str	w11, [x12, #40]
  42284c:	ldr	x8, [sp, #184]
  422850:	ldr	x9, [x8]
  422854:	ldrb	w10, [x9]
  422858:	stur	w10, [x29, #-12]
  42285c:	b	425774 <ferror@plt+0x23a24>
  422860:	ldr	x8, [sp, #176]
  422864:	ldr	w9, [x8]
  422868:	cmp	w9, #0x0
  42286c:	cset	w9, le
  422870:	tbnz	w9, #0, 4228bc <ferror@plt+0x20b6c>
  422874:	ldr	x8, [sp, #184]
  422878:	ldr	x9, [x8]
  42287c:	ldr	x10, [sp, #176]
  422880:	ldr	w11, [x10]
  422884:	subs	w11, w11, #0x1
  422888:	ldrb	w11, [x9, w11, sxtw]
  42288c:	cmp	w11, #0xa
  422890:	cset	w11, eq  // eq = none
  422894:	and	w11, w11, #0x1
  422898:	ldr	x9, [sp, #256]
  42289c:	ldr	x12, [x9]
  4228a0:	ldr	x13, [sp, #240]
  4228a4:	ldr	x14, [x13]
  4228a8:	mov	x15, #0x8                   	// #8
  4228ac:	mul	x14, x15, x14
  4228b0:	add	x12, x12, x14
  4228b4:	ldr	x12, [x12]
  4228b8:	str	w11, [x12, #40]
  4228bc:	mov	w8, #0x3                   	// #3
  4228c0:	ldr	x9, [sp, #280]
  4228c4:	str	w8, [x9]
  4228c8:	mov	w8, #0x3e                  	// #62
  4228cc:	stur	w8, [x29, #-12]
  4228d0:	b	425774 <ferror@plt+0x23a24>
  4228d4:	ldr	x8, [sp, #224]
  4228d8:	ldrb	w9, [x8]
  4228dc:	ldr	x10, [sp, #424]
  4228e0:	ldr	x11, [x10, #8]
  4228e4:	strb	w9, [x11]
  4228e8:	ldr	x11, [x10]
  4228ec:	add	x11, x11, #0x1
  4228f0:	str	x11, [x10, #8]
  4228f4:	ldr	x12, [sp, #232]
  4228f8:	str	x11, [x12]
  4228fc:	ldr	x11, [x10]
  422900:	ldr	x13, [sp, #184]
  422904:	str	x11, [x13]
  422908:	ldr	x11, [x10, #8]
  42290c:	ldr	x14, [x10]
  422910:	subs	x11, x11, x14
  422914:	ldr	x14, [sp, #176]
  422918:	str	w11, [x14]
  42291c:	ldr	x15, [x10, #8]
  422920:	ldrb	w9, [x15]
  422924:	strb	w9, [x8]
  422928:	ldr	x15, [x10, #8]
  42292c:	mov	w9, #0x0                   	// #0
  422930:	strb	w9, [x15]
  422934:	ldr	x15, [x10, #8]
  422938:	str	x15, [x12]
  42293c:	ldr	w9, [x14]
  422940:	cmp	w9, #0x0
  422944:	cset	w9, le
  422948:	tbnz	w9, #0, 422994 <ferror@plt+0x20c44>
  42294c:	ldr	x8, [sp, #184]
  422950:	ldr	x9, [x8]
  422954:	ldr	x10, [sp, #176]
  422958:	ldr	w11, [x10]
  42295c:	subs	w11, w11, #0x1
  422960:	ldrb	w11, [x9, w11, sxtw]
  422964:	cmp	w11, #0xa
  422968:	cset	w11, eq  // eq = none
  42296c:	and	w11, w11, #0x1
  422970:	ldr	x9, [sp, #256]
  422974:	ldr	x12, [x9]
  422978:	ldr	x13, [sp, #240]
  42297c:	ldr	x14, [x13]
  422980:	mov	x15, #0x8                   	// #8
  422984:	mul	x14, x15, x14
  422988:	add	x12, x12, x14
  42298c:	ldr	x12, [x12]
  422990:	str	w11, [x12, #40]
  422994:	mov	w8, #0xf                   	// #15
  422998:	ldr	x9, [sp, #280]
  42299c:	str	w8, [x9]
  4229a0:	mov	w8, #0x3e                  	// #62
  4229a4:	stur	w8, [x29, #-12]
  4229a8:	b	425774 <ferror@plt+0x23a24>
  4229ac:	ldr	x8, [sp, #176]
  4229b0:	ldr	w9, [x8]
  4229b4:	cmp	w9, #0x0
  4229b8:	cset	w9, le
  4229bc:	tbnz	w9, #0, 422a08 <ferror@plt+0x20cb8>
  4229c0:	ldr	x8, [sp, #184]
  4229c4:	ldr	x9, [x8]
  4229c8:	ldr	x10, [sp, #176]
  4229cc:	ldr	w11, [x10]
  4229d0:	subs	w11, w11, #0x1
  4229d4:	ldrb	w11, [x9, w11, sxtw]
  4229d8:	cmp	w11, #0xa
  4229dc:	cset	w11, eq  // eq = none
  4229e0:	and	w11, w11, #0x1
  4229e4:	ldr	x9, [sp, #256]
  4229e8:	ldr	x12, [x9]
  4229ec:	ldr	x13, [sp, #240]
  4229f0:	ldr	x14, [x13]
  4229f4:	mov	x15, #0x8                   	// #8
  4229f8:	mul	x14, x15, x14
  4229fc:	add	x12, x12, x14
  422a00:	ldr	x12, [x12]
  422a04:	str	w11, [x12, #40]
  422a08:	ldr	x8, [sp, #176]
  422a0c:	ldr	w9, [x8]
  422a10:	cmp	w9, #0x800
  422a14:	b.ge	422a38 <ferror@plt+0x20ce8>  // b.tcont
  422a18:	ldr	x8, [sp, #184]
  422a1c:	ldr	x1, [x8]
  422a20:	ldr	x0, [sp, #408]
  422a24:	mov	x2, #0x800                 	// #2048
  422a28:	bl	401c90 <strncpy@plt>
  422a2c:	mov	w9, #0x107                 	// #263
  422a30:	stur	w9, [x29, #-12]
  422a34:	b	425774 <ferror@plt+0x23a24>
  422a38:	ldr	x0, [sp, #72]
  422a3c:	bl	401d10 <gettext@plt>
  422a40:	bl	4162f8 <ferror@plt+0x145a8>
  422a44:	ldr	x0, [sp, #416]
  422a48:	mov	w1, #0x2                   	// #2
  422a4c:	bl	401c60 <longjmp@plt>
  422a50:	ldr	x8, [sp, #176]
  422a54:	ldr	w9, [x8]
  422a58:	cmp	w9, #0x0
  422a5c:	cset	w9, le
  422a60:	tbnz	w9, #0, 422aac <ferror@plt+0x20d5c>
  422a64:	ldr	x8, [sp, #184]
  422a68:	ldr	x9, [x8]
  422a6c:	ldr	x10, [sp, #176]
  422a70:	ldr	w11, [x10]
  422a74:	subs	w11, w11, #0x1
  422a78:	ldrb	w11, [x9, w11, sxtw]
  422a7c:	cmp	w11, #0xa
  422a80:	cset	w11, eq  // eq = none
  422a84:	and	w11, w11, #0x1
  422a88:	ldr	x9, [sp, #256]
  422a8c:	ldr	x12, [x9]
  422a90:	ldr	x13, [sp, #240]
  422a94:	ldr	x14, [x13]
  422a98:	mov	x15, #0x8                   	// #8
  422a9c:	mul	x14, x15, x14
  422aa0:	add	x12, x12, x14
  422aa4:	ldr	x12, [x12]
  422aa8:	str	w11, [x12, #40]
  422aac:	adrp	x0, 449000 <ferror@plt+0x472b0>
  422ab0:	add	x0, x0, #0x6da
  422ab4:	bl	401d10 <gettext@plt>
  422ab8:	ldr	x8, [sp, #184]
  422abc:	ldr	x1, [x8]
  422ac0:	bl	416604 <ferror@plt+0x148b4>
  422ac4:	b	425770 <ferror@plt+0x23a20>
  422ac8:	ldr	x8, [sp, #176]
  422acc:	ldr	w9, [x8]
  422ad0:	cmp	w9, #0x0
  422ad4:	cset	w9, le
  422ad8:	tbnz	w9, #0, 422b24 <ferror@plt+0x20dd4>
  422adc:	ldr	x8, [sp, #184]
  422ae0:	ldr	x9, [x8]
  422ae4:	ldr	x10, [sp, #176]
  422ae8:	ldr	w11, [x10]
  422aec:	subs	w11, w11, #0x1
  422af0:	ldrb	w11, [x9, w11, sxtw]
  422af4:	cmp	w11, #0xa
  422af8:	cset	w11, eq  // eq = none
  422afc:	and	w11, w11, #0x1
  422b00:	ldr	x9, [sp, #256]
  422b04:	ldr	x12, [x9]
  422b08:	ldr	x13, [sp, #240]
  422b0c:	ldr	x14, [x13]
  422b10:	mov	x15, #0x8                   	// #8
  422b14:	mul	x14, x15, x14
  422b18:	add	x12, x12, x14
  422b1c:	ldr	x12, [x12]
  422b20:	str	w11, [x12, #40]
  422b24:	mov	w8, #0x3                   	// #3
  422b28:	ldr	x9, [sp, #280]
  422b2c:	str	w8, [x9]
  422b30:	mov	w8, #0x5e                  	// #94
  422b34:	stur	w8, [x29, #-12]
  422b38:	b	425774 <ferror@plt+0x23a24>
  422b3c:	ldr	x8, [sp, #176]
  422b40:	ldr	w9, [x8]
  422b44:	cmp	w9, #0x0
  422b48:	cset	w9, le
  422b4c:	tbnz	w9, #0, 422b98 <ferror@plt+0x20e48>
  422b50:	ldr	x8, [sp, #184]
  422b54:	ldr	x9, [x8]
  422b58:	ldr	x10, [sp, #176]
  422b5c:	ldr	w11, [x10]
  422b60:	subs	w11, w11, #0x1
  422b64:	ldrb	w11, [x9, w11, sxtw]
  422b68:	cmp	w11, #0xa
  422b6c:	cset	w11, eq  // eq = none
  422b70:	and	w11, w11, #0x1
  422b74:	ldr	x9, [sp, #256]
  422b78:	ldr	x12, [x9]
  422b7c:	ldr	x13, [sp, #240]
  422b80:	ldr	x14, [x13]
  422b84:	mov	x15, #0x8                   	// #8
  422b88:	mul	x14, x15, x14
  422b8c:	add	x12, x12, x14
  422b90:	ldr	x12, [x12]
  422b94:	str	w11, [x12, #40]
  422b98:	ldr	x8, [sp, #184]
  422b9c:	ldr	x9, [x8]
  422ba0:	ldrb	w10, [x9]
  422ba4:	ldr	x9, [sp, #136]
  422ba8:	str	w10, [x9]
  422bac:	mov	w10, #0x102                 	// #258
  422bb0:	stur	w10, [x29, #-12]
  422bb4:	b	425774 <ferror@plt+0x23a24>
  422bb8:	ldr	x8, [sp, #176]
  422bbc:	ldr	w9, [x8]
  422bc0:	cmp	w9, #0x0
  422bc4:	cset	w9, le
  422bc8:	tbnz	w9, #0, 422c14 <ferror@plt+0x20ec4>
  422bcc:	ldr	x8, [sp, #184]
  422bd0:	ldr	x9, [x8]
  422bd4:	ldr	x10, [sp, #176]
  422bd8:	ldr	w11, [x10]
  422bdc:	subs	w11, w11, #0x1
  422be0:	ldrb	w11, [x9, w11, sxtw]
  422be4:	cmp	w11, #0xa
  422be8:	cset	w11, eq  // eq = none
  422bec:	and	w11, w11, #0x1
  422bf0:	ldr	x9, [sp, #256]
  422bf4:	ldr	x12, [x9]
  422bf8:	ldr	x13, [sp, #240]
  422bfc:	ldr	x14, [x13]
  422c00:	mov	x15, #0x8                   	// #8
  422c04:	mul	x14, x15, x14
  422c08:	add	x12, x12, x14
  422c0c:	ldr	x12, [x12]
  422c10:	str	w11, [x12, #40]
  422c14:	mov	w8, #0x3                   	// #3
  422c18:	ldr	x9, [sp, #280]
  422c1c:	str	w8, [x9]
  422c20:	mov	w8, #0x22                  	// #34
  422c24:	stur	w8, [x29, #-12]
  422c28:	b	425774 <ferror@plt+0x23a24>
  422c2c:	ldr	x8, [sp, #176]
  422c30:	ldr	w9, [x8]
  422c34:	cmp	w9, #0x0
  422c38:	cset	w9, le
  422c3c:	tbnz	w9, #0, 422c88 <ferror@plt+0x20f38>
  422c40:	ldr	x8, [sp, #184]
  422c44:	ldr	x9, [x8]
  422c48:	ldr	x10, [sp, #176]
  422c4c:	ldr	w11, [x10]
  422c50:	subs	w11, w11, #0x1
  422c54:	ldrb	w11, [x9, w11, sxtw]
  422c58:	cmp	w11, #0xa
  422c5c:	cset	w11, eq  // eq = none
  422c60:	and	w11, w11, #0x1
  422c64:	ldr	x9, [sp, #256]
  422c68:	ldr	x12, [x9]
  422c6c:	ldr	x13, [sp, #240]
  422c70:	ldr	x14, [x13]
  422c74:	mov	x15, #0x8                   	// #8
  422c78:	mul	x14, x15, x14
  422c7c:	add	x12, x12, x14
  422c80:	ldr	x12, [x12]
  422c84:	str	w11, [x12, #40]
  422c88:	adrp	x0, 449000 <ferror@plt+0x472b0>
  422c8c:	add	x0, x0, #0x6f4
  422c90:	bl	401d10 <gettext@plt>
  422c94:	bl	4162f8 <ferror@plt+0x145a8>
  422c98:	mov	w8, #0x3                   	// #3
  422c9c:	ldr	x9, [sp, #280]
  422ca0:	str	w8, [x9]
  422ca4:	ldr	x10, [sp, #128]
  422ca8:	ldr	w8, [x10]
  422cac:	add	w8, w8, #0x1
  422cb0:	str	w8, [x10]
  422cb4:	mov	w8, #0x22                  	// #34
  422cb8:	stur	w8, [x29, #-12]
  422cbc:	b	425774 <ferror@plt+0x23a24>
  422cc0:	ldr	x8, [sp, #176]
  422cc4:	ldr	w9, [x8]
  422cc8:	cmp	w9, #0x0
  422ccc:	cset	w9, le
  422cd0:	tbnz	w9, #0, 422d1c <ferror@plt+0x20fcc>
  422cd4:	ldr	x8, [sp, #184]
  422cd8:	ldr	x9, [x8]
  422cdc:	ldr	x10, [sp, #176]
  422ce0:	ldr	w11, [x10]
  422ce4:	subs	w11, w11, #0x1
  422ce8:	ldrb	w11, [x9, w11, sxtw]
  422cec:	cmp	w11, #0xa
  422cf0:	cset	w11, eq  // eq = none
  422cf4:	and	w11, w11, #0x1
  422cf8:	ldr	x9, [sp, #256]
  422cfc:	ldr	x12, [x9]
  422d00:	ldr	x13, [sp, #240]
  422d04:	ldr	x14, [x13]
  422d08:	mov	x15, #0x8                   	// #8
  422d0c:	mul	x14, x15, x14
  422d10:	add	x12, x12, x14
  422d14:	ldr	x12, [x12]
  422d18:	str	w11, [x12, #40]
  422d1c:	mov	w8, #0x3                   	// #3
  422d20:	ldr	x9, [sp, #280]
  422d24:	str	w8, [x9]
  422d28:	b	425770 <ferror@plt+0x23a20>
  422d2c:	ldr	x8, [sp, #176]
  422d30:	ldr	w9, [x8]
  422d34:	cmp	w9, #0x0
  422d38:	cset	w9, le
  422d3c:	tbnz	w9, #0, 422d88 <ferror@plt+0x21038>
  422d40:	ldr	x8, [sp, #184]
  422d44:	ldr	x9, [x8]
  422d48:	ldr	x10, [sp, #176]
  422d4c:	ldr	w11, [x10]
  422d50:	subs	w11, w11, #0x1
  422d54:	ldrb	w11, [x9, w11, sxtw]
  422d58:	cmp	w11, #0xa
  422d5c:	cset	w11, eq  // eq = none
  422d60:	and	w11, w11, #0x1
  422d64:	ldr	x9, [sp, #256]
  422d68:	ldr	x12, [x9]
  422d6c:	ldr	x13, [sp, #240]
  422d70:	ldr	x14, [x13]
  422d74:	mov	x15, #0x8                   	// #8
  422d78:	mul	x14, x15, x14
  422d7c:	add	x12, x12, x14
  422d80:	ldr	x12, [x12]
  422d84:	str	w11, [x12, #40]
  422d88:	mov	w8, #0x2b                  	// #43
  422d8c:	ldr	x9, [sp, #280]
  422d90:	str	w8, [x9]
  422d94:	b	425770 <ferror@plt+0x23a20>
  422d98:	ldr	x8, [sp, #176]
  422d9c:	ldr	w9, [x8]
  422da0:	cmp	w9, #0x0
  422da4:	cset	w9, le
  422da8:	tbnz	w9, #0, 422df4 <ferror@plt+0x210a4>
  422dac:	ldr	x8, [sp, #184]
  422db0:	ldr	x9, [x8]
  422db4:	ldr	x10, [sp, #176]
  422db8:	ldr	w11, [x10]
  422dbc:	subs	w11, w11, #0x1
  422dc0:	ldrb	w11, [x9, w11, sxtw]
  422dc4:	cmp	w11, #0xa
  422dc8:	cset	w11, eq  // eq = none
  422dcc:	and	w11, w11, #0x1
  422dd0:	ldr	x9, [sp, #256]
  422dd4:	ldr	x12, [x9]
  422dd8:	ldr	x13, [sp, #240]
  422ddc:	ldr	x14, [x13]
  422de0:	mov	x15, #0x8                   	// #8
  422de4:	mul	x14, x15, x14
  422de8:	add	x12, x12, x14
  422dec:	ldr	x12, [x12]
  422df0:	str	w11, [x12, #40]
  422df4:	ldr	x8, [sp, #88]
  422df8:	ldr	x9, [x8]
  422dfc:	ldr	x10, [sp, #80]
  422e00:	ldr	x11, [x10]
  422e04:	mov	x12, #0x4                   	// #4
  422e08:	mul	x11, x12, x11
  422e0c:	add	x9, x9, x11
  422e10:	ldr	w13, [x9]
  422e14:	orr	w13, w13, #0x1
  422e18:	str	w13, [x9]
  422e1c:	b	425770 <ferror@plt+0x23a20>
  422e20:	ldr	x8, [sp, #176]
  422e24:	ldr	w9, [x8]
  422e28:	cmp	w9, #0x0
  422e2c:	cset	w9, le
  422e30:	tbnz	w9, #0, 422e7c <ferror@plt+0x2112c>
  422e34:	ldr	x8, [sp, #184]
  422e38:	ldr	x9, [x8]
  422e3c:	ldr	x10, [sp, #176]
  422e40:	ldr	w11, [x10]
  422e44:	subs	w11, w11, #0x1
  422e48:	ldrb	w11, [x9, w11, sxtw]
  422e4c:	cmp	w11, #0xa
  422e50:	cset	w11, eq  // eq = none
  422e54:	and	w11, w11, #0x1
  422e58:	ldr	x9, [sp, #256]
  422e5c:	ldr	x12, [x9]
  422e60:	ldr	x13, [sp, #240]
  422e64:	ldr	x14, [x13]
  422e68:	mov	x15, #0x8                   	// #8
  422e6c:	mul	x14, x15, x14
  422e70:	add	x12, x12, x14
  422e74:	ldr	x12, [x12]
  422e78:	str	w11, [x12, #40]
  422e7c:	ldr	x8, [sp, #88]
  422e80:	ldr	x9, [x8]
  422e84:	ldr	x10, [sp, #80]
  422e88:	ldr	x11, [x10]
  422e8c:	mov	x12, #0x4                   	// #4
  422e90:	mul	x11, x12, x11
  422e94:	add	x9, x9, x11
  422e98:	ldr	w13, [x9]
  422e9c:	orr	w13, w13, #0x2
  422ea0:	str	w13, [x9]
  422ea4:	b	425770 <ferror@plt+0x23a20>
  422ea8:	ldr	x8, [sp, #176]
  422eac:	ldr	w9, [x8]
  422eb0:	cmp	w9, #0x0
  422eb4:	cset	w9, le
  422eb8:	tbnz	w9, #0, 422f04 <ferror@plt+0x211b4>
  422ebc:	ldr	x8, [sp, #184]
  422ec0:	ldr	x9, [x8]
  422ec4:	ldr	x10, [sp, #176]
  422ec8:	ldr	w11, [x10]
  422ecc:	subs	w11, w11, #0x1
  422ed0:	ldrb	w11, [x9, w11, sxtw]
  422ed4:	cmp	w11, #0xa
  422ed8:	cset	w11, eq  // eq = none
  422edc:	and	w11, w11, #0x1
  422ee0:	ldr	x9, [sp, #256]
  422ee4:	ldr	x12, [x9]
  422ee8:	ldr	x13, [sp, #240]
  422eec:	ldr	x14, [x13]
  422ef0:	mov	x15, #0x8                   	// #8
  422ef4:	mul	x14, x15, x14
  422ef8:	add	x12, x12, x14
  422efc:	ldr	x12, [x12]
  422f00:	str	w11, [x12, #40]
  422f04:	ldr	x8, [sp, #88]
  422f08:	ldr	x9, [x8]
  422f0c:	ldr	x10, [sp, #80]
  422f10:	ldr	x11, [x10]
  422f14:	mov	x12, #0x4                   	// #4
  422f18:	mul	x11, x12, x11
  422f1c:	add	x9, x9, x11
  422f20:	ldr	w13, [x9]
  422f24:	orr	w13, w13, #0x4
  422f28:	str	w13, [x9]
  422f2c:	b	425770 <ferror@plt+0x23a20>
  422f30:	ldr	x8, [sp, #176]
  422f34:	ldr	w9, [x8]
  422f38:	cmp	w9, #0x0
  422f3c:	cset	w9, le
  422f40:	tbnz	w9, #0, 422f8c <ferror@plt+0x2123c>
  422f44:	ldr	x8, [sp, #184]
  422f48:	ldr	x9, [x8]
  422f4c:	ldr	x10, [sp, #176]
  422f50:	ldr	w11, [x10]
  422f54:	subs	w11, w11, #0x1
  422f58:	ldrb	w11, [x9, w11, sxtw]
  422f5c:	cmp	w11, #0xa
  422f60:	cset	w11, eq  // eq = none
  422f64:	and	w11, w11, #0x1
  422f68:	ldr	x9, [sp, #256]
  422f6c:	ldr	x12, [x9]
  422f70:	ldr	x13, [sp, #240]
  422f74:	ldr	x14, [x13]
  422f78:	mov	x15, #0x8                   	// #8
  422f7c:	mul	x14, x15, x14
  422f80:	add	x12, x12, x14
  422f84:	ldr	x12, [x12]
  422f88:	str	w11, [x12, #40]
  422f8c:	mov	w8, #0x3                   	// #3
  422f90:	ldr	x9, [sp, #280]
  422f94:	str	w8, [x9]
  422f98:	b	425770 <ferror@plt+0x23a20>
  422f9c:	ldr	x8, [sp, #176]
  422fa0:	ldr	w9, [x8]
  422fa4:	cmp	w9, #0x0
  422fa8:	cset	w9, le
  422fac:	tbnz	w9, #0, 422ff8 <ferror@plt+0x212a8>
  422fb0:	ldr	x8, [sp, #184]
  422fb4:	ldr	x9, [x8]
  422fb8:	ldr	x10, [sp, #176]
  422fbc:	ldr	w11, [x10]
  422fc0:	subs	w11, w11, #0x1
  422fc4:	ldrb	w11, [x9, w11, sxtw]
  422fc8:	cmp	w11, #0xa
  422fcc:	cset	w11, eq  // eq = none
  422fd0:	and	w11, w11, #0x1
  422fd4:	ldr	x9, [sp, #256]
  422fd8:	ldr	x12, [x9]
  422fdc:	ldr	x13, [sp, #240]
  422fe0:	ldr	x14, [x13]
  422fe4:	mov	x15, #0x8                   	// #8
  422fe8:	mul	x14, x15, x14
  422fec:	add	x12, x12, x14
  422ff0:	ldr	x12, [x12]
  422ff4:	str	w11, [x12, #40]
  422ff8:	ldr	x8, [sp, #88]
  422ffc:	ldr	x9, [x8]
  423000:	ldr	x10, [sp, #80]
  423004:	ldr	x11, [x10]
  423008:	mov	x12, #0x4                   	// #4
  42300c:	mul	x11, x12, x11
  423010:	add	x9, x9, x11
  423014:	ldr	w13, [x9]
  423018:	and	w13, w13, #0xfffffffe
  42301c:	str	w13, [x9]
  423020:	b	425770 <ferror@plt+0x23a20>
  423024:	ldr	x8, [sp, #176]
  423028:	ldr	w9, [x8]
  42302c:	cmp	w9, #0x0
  423030:	cset	w9, le
  423034:	tbnz	w9, #0, 423080 <ferror@plt+0x21330>
  423038:	ldr	x8, [sp, #184]
  42303c:	ldr	x9, [x8]
  423040:	ldr	x10, [sp, #176]
  423044:	ldr	w11, [x10]
  423048:	subs	w11, w11, #0x1
  42304c:	ldrb	w11, [x9, w11, sxtw]
  423050:	cmp	w11, #0xa
  423054:	cset	w11, eq  // eq = none
  423058:	and	w11, w11, #0x1
  42305c:	ldr	x9, [sp, #256]
  423060:	ldr	x12, [x9]
  423064:	ldr	x13, [sp, #240]
  423068:	ldr	x14, [x13]
  42306c:	mov	x15, #0x8                   	// #8
  423070:	mul	x14, x15, x14
  423074:	add	x12, x12, x14
  423078:	ldr	x12, [x12]
  42307c:	str	w11, [x12, #40]
  423080:	ldr	x8, [sp, #88]
  423084:	ldr	x9, [x8]
  423088:	ldr	x10, [sp, #80]
  42308c:	ldr	x11, [x10]
  423090:	mov	x12, #0x4                   	// #4
  423094:	mul	x11, x12, x11
  423098:	add	x9, x9, x11
  42309c:	ldr	w13, [x9]
  4230a0:	and	w13, w13, #0xfffffffd
  4230a4:	str	w13, [x9]
  4230a8:	b	425770 <ferror@plt+0x23a20>
  4230ac:	ldr	x8, [sp, #176]
  4230b0:	ldr	w9, [x8]
  4230b4:	cmp	w9, #0x0
  4230b8:	cset	w9, le
  4230bc:	tbnz	w9, #0, 423108 <ferror@plt+0x213b8>
  4230c0:	ldr	x8, [sp, #184]
  4230c4:	ldr	x9, [x8]
  4230c8:	ldr	x10, [sp, #176]
  4230cc:	ldr	w11, [x10]
  4230d0:	subs	w11, w11, #0x1
  4230d4:	ldrb	w11, [x9, w11, sxtw]
  4230d8:	cmp	w11, #0xa
  4230dc:	cset	w11, eq  // eq = none
  4230e0:	and	w11, w11, #0x1
  4230e4:	ldr	x9, [sp, #256]
  4230e8:	ldr	x12, [x9]
  4230ec:	ldr	x13, [sp, #240]
  4230f0:	ldr	x14, [x13]
  4230f4:	mov	x15, #0x8                   	// #8
  4230f8:	mul	x14, x15, x14
  4230fc:	add	x12, x12, x14
  423100:	ldr	x12, [x12]
  423104:	str	w11, [x12, #40]
  423108:	ldr	x8, [sp, #88]
  42310c:	ldr	x9, [x8]
  423110:	ldr	x10, [sp, #80]
  423114:	ldr	x11, [x10]
  423118:	mov	x12, #0x4                   	// #4
  42311c:	mul	x11, x12, x11
  423120:	add	x9, x9, x11
  423124:	ldr	w13, [x9]
  423128:	and	w13, w13, #0xfffffffb
  42312c:	str	w13, [x9]
  423130:	b	425770 <ferror@plt+0x23a20>
  423134:	ldr	x8, [sp, #224]
  423138:	ldrb	w9, [x8]
  42313c:	ldr	x10, [sp, #424]
  423140:	ldr	x11, [x10, #8]
  423144:	strb	w9, [x11]
  423148:	ldr	x11, [x10]
  42314c:	add	x11, x11, #0x1
  423150:	str	x11, [x10, #8]
  423154:	ldr	x12, [sp, #232]
  423158:	str	x11, [x12]
  42315c:	ldr	x11, [x10]
  423160:	ldr	x13, [sp, #184]
  423164:	str	x11, [x13]
  423168:	ldr	x11, [x10, #8]
  42316c:	ldr	x14, [x10]
  423170:	subs	x11, x11, x14
  423174:	ldr	x14, [sp, #176]
  423178:	str	w11, [x14]
  42317c:	ldr	x15, [x10, #8]
  423180:	ldrb	w9, [x15]
  423184:	strb	w9, [x8]
  423188:	ldr	x15, [x10, #8]
  42318c:	mov	w9, #0x0                   	// #0
  423190:	strb	w9, [x15]
  423194:	ldr	x15, [x10, #8]
  423198:	str	x15, [x12]
  42319c:	ldr	w9, [x14]
  4231a0:	cmp	w9, #0x0
  4231a4:	cset	w9, le
  4231a8:	tbnz	w9, #0, 4231f4 <ferror@plt+0x214a4>
  4231ac:	ldr	x8, [sp, #184]
  4231b0:	ldr	x9, [x8]
  4231b4:	ldr	x10, [sp, #176]
  4231b8:	ldr	w11, [x10]
  4231bc:	subs	w11, w11, #0x1
  4231c0:	ldrb	w11, [x9, w11, sxtw]
  4231c4:	cmp	w11, #0xa
  4231c8:	cset	w11, eq  // eq = none
  4231cc:	and	w11, w11, #0x1
  4231d0:	ldr	x9, [sp, #256]
  4231d4:	ldr	x12, [x9]
  4231d8:	ldr	x13, [sp, #240]
  4231dc:	ldr	x14, [x13]
  4231e0:	mov	x15, #0x8                   	// #8
  4231e4:	mul	x14, x15, x14
  4231e8:	add	x12, x12, x14
  4231ec:	ldr	x12, [x12]
  4231f0:	str	w11, [x12, #40]
  4231f4:	mov	w8, #0x17                  	// #23
  4231f8:	ldr	x9, [sp, #280]
  4231fc:	str	w8, [x9]
  423200:	mov	w8, #0x5e                  	// #94
  423204:	stur	w8, [x29, #-12]
  423208:	b	425774 <ferror@plt+0x23a24>
  42320c:	ldr	x8, [sp, #224]
  423210:	ldrb	w9, [x8]
  423214:	ldr	x10, [sp, #424]
  423218:	ldr	x11, [x10, #8]
  42321c:	strb	w9, [x11]
  423220:	ldr	x11, [x10]
  423224:	add	x11, x11, #0x1
  423228:	str	x11, [x10, #8]
  42322c:	ldr	x12, [sp, #232]
  423230:	str	x11, [x12]
  423234:	ldr	x11, [x10]
  423238:	ldr	x13, [sp, #184]
  42323c:	str	x11, [x13]
  423240:	ldr	x11, [x10, #8]
  423244:	ldr	x14, [x10]
  423248:	subs	x11, x11, x14
  42324c:	ldr	x14, [sp, #176]
  423250:	str	w11, [x14]
  423254:	ldr	x15, [x10, #8]
  423258:	ldrb	w9, [x15]
  42325c:	strb	w9, [x8]
  423260:	ldr	x15, [x10, #8]
  423264:	mov	w9, #0x0                   	// #0
  423268:	strb	w9, [x15]
  42326c:	ldr	x15, [x10, #8]
  423270:	str	x15, [x12]
  423274:	ldr	w9, [x14]
  423278:	cmp	w9, #0x0
  42327c:	cset	w9, le
  423280:	tbnz	w9, #0, 4232cc <ferror@plt+0x2157c>
  423284:	ldr	x8, [sp, #184]
  423288:	ldr	x9, [x8]
  42328c:	ldr	x10, [sp, #176]
  423290:	ldr	w11, [x10]
  423294:	subs	w11, w11, #0x1
  423298:	ldrb	w11, [x9, w11, sxtw]
  42329c:	cmp	w11, #0xa
  4232a0:	cset	w11, eq  // eq = none
  4232a4:	and	w11, w11, #0x1
  4232a8:	ldr	x9, [sp, #256]
  4232ac:	ldr	x12, [x9]
  4232b0:	ldr	x13, [sp, #240]
  4232b4:	ldr	x14, [x13]
  4232b8:	mov	x15, #0x8                   	// #8
  4232bc:	mul	x14, x15, x14
  4232c0:	add	x12, x12, x14
  4232c4:	ldr	x12, [x12]
  4232c8:	str	w11, [x12, #40]
  4232cc:	mov	w8, #0x5e                  	// #94
  4232d0:	stur	w8, [x29, #-12]
  4232d4:	b	425774 <ferror@plt+0x23a24>
  4232d8:	ldr	x8, [sp, #176]
  4232dc:	ldr	w9, [x8]
  4232e0:	cmp	w9, #0x0
  4232e4:	cset	w9, le
  4232e8:	tbnz	w9, #0, 423334 <ferror@plt+0x215e4>
  4232ec:	ldr	x8, [sp, #184]
  4232f0:	ldr	x9, [x8]
  4232f4:	ldr	x10, [sp, #176]
  4232f8:	ldr	w11, [x10]
  4232fc:	subs	w11, w11, #0x1
  423300:	ldrb	w11, [x9, w11, sxtw]
  423304:	cmp	w11, #0xa
  423308:	cset	w11, eq  // eq = none
  42330c:	and	w11, w11, #0x1
  423310:	ldr	x9, [sp, #256]
  423314:	ldr	x12, [x9]
  423318:	ldr	x13, [sp, #240]
  42331c:	ldr	x14, [x13]
  423320:	mov	x15, #0x8                   	// #8
  423324:	mul	x14, x15, x14
  423328:	add	x12, x12, x14
  42332c:	ldr	x12, [x12]
  423330:	str	w11, [x12, #40]
  423334:	mov	w8, #0x17                  	// #23
  423338:	ldr	x9, [sp, #280]
  42333c:	str	w8, [x9]
  423340:	ldr	x10, [sp, #184]
  423344:	ldr	x11, [x10]
  423348:	ldrb	w8, [x11]
  42334c:	ldr	x11, [sp, #136]
  423350:	str	w8, [x11]
  423354:	mov	w8, #0x102                 	// #258
  423358:	stur	w8, [x29, #-12]
  42335c:	b	425774 <ferror@plt+0x23a24>
  423360:	ldr	x8, [sp, #224]
  423364:	ldrb	w9, [x8]
  423368:	ldr	x10, [sp, #424]
  42336c:	ldr	x11, [x10, #8]
  423370:	strb	w9, [x11]
  423374:	ldr	x11, [x10]
  423378:	add	x11, x11, #0x1
  42337c:	str	x11, [x10, #8]
  423380:	ldr	x12, [sp, #232]
  423384:	str	x11, [x12]
  423388:	ldr	x11, [x10]
  42338c:	ldr	x13, [sp, #184]
  423390:	str	x11, [x13]
  423394:	ldr	x11, [x10, #8]
  423398:	ldr	x14, [x10]
  42339c:	subs	x11, x11, x14
  4233a0:	ldr	x14, [sp, #176]
  4233a4:	str	w11, [x14]
  4233a8:	ldr	x15, [x10, #8]
  4233ac:	ldrb	w9, [x15]
  4233b0:	strb	w9, [x8]
  4233b4:	ldr	x15, [x10, #8]
  4233b8:	mov	w9, #0x0                   	// #0
  4233bc:	strb	w9, [x15]
  4233c0:	ldr	x15, [x10, #8]
  4233c4:	str	x15, [x12]
  4233c8:	ldr	w9, [x14]
  4233cc:	cmp	w9, #0x0
  4233d0:	cset	w9, le
  4233d4:	tbnz	w9, #0, 423420 <ferror@plt+0x216d0>
  4233d8:	ldr	x8, [sp, #184]
  4233dc:	ldr	x9, [x8]
  4233e0:	ldr	x10, [sp, #176]
  4233e4:	ldr	w11, [x10]
  4233e8:	subs	w11, w11, #0x1
  4233ec:	ldrb	w11, [x9, w11, sxtw]
  4233f0:	cmp	w11, #0xa
  4233f4:	cset	w11, eq  // eq = none
  4233f8:	and	w11, w11, #0x1
  4233fc:	ldr	x9, [sp, #256]
  423400:	ldr	x12, [x9]
  423404:	ldr	x13, [sp, #240]
  423408:	ldr	x14, [x13]
  42340c:	mov	x15, #0x8                   	// #8
  423410:	mul	x14, x15, x14
  423414:	add	x12, x12, x14
  423418:	ldr	x12, [x12]
  42341c:	str	w11, [x12, #40]
  423420:	mov	w8, #0x2d                  	// #45
  423424:	stur	w8, [x29, #-12]
  423428:	b	425774 <ferror@plt+0x23a24>
  42342c:	ldr	x8, [sp, #176]
  423430:	ldr	w9, [x8]
  423434:	cmp	w9, #0x0
  423438:	cset	w9, le
  42343c:	tbnz	w9, #0, 423488 <ferror@plt+0x21738>
  423440:	ldr	x8, [sp, #184]
  423444:	ldr	x9, [x8]
  423448:	ldr	x10, [sp, #176]
  42344c:	ldr	w11, [x10]
  423450:	subs	w11, w11, #0x1
  423454:	ldrb	w11, [x9, w11, sxtw]
  423458:	cmp	w11, #0xa
  42345c:	cset	w11, eq  // eq = none
  423460:	and	w11, w11, #0x1
  423464:	ldr	x9, [sp, #256]
  423468:	ldr	x12, [x9]
  42346c:	ldr	x13, [sp, #240]
  423470:	ldr	x14, [x13]
  423474:	mov	x15, #0x8                   	// #8
  423478:	mul	x14, x15, x14
  42347c:	add	x12, x12, x14
  423480:	ldr	x12, [x12]
  423484:	str	w11, [x12, #40]
  423488:	ldr	x8, [sp, #184]
  42348c:	ldr	x9, [x8]
  423490:	ldrb	w10, [x9]
  423494:	ldr	x9, [sp, #136]
  423498:	str	w10, [x9]
  42349c:	mov	w10, #0x102                 	// #258
  4234a0:	stur	w10, [x29, #-12]
  4234a4:	b	425774 <ferror@plt+0x23a24>
  4234a8:	ldr	x8, [sp, #176]
  4234ac:	ldr	w9, [x8]
  4234b0:	cmp	w9, #0x0
  4234b4:	cset	w9, le
  4234b8:	tbnz	w9, #0, 423504 <ferror@plt+0x217b4>
  4234bc:	ldr	x8, [sp, #184]
  4234c0:	ldr	x9, [x8]
  4234c4:	ldr	x10, [sp, #176]
  4234c8:	ldr	w11, [x10]
  4234cc:	subs	w11, w11, #0x1
  4234d0:	ldrb	w11, [x9, w11, sxtw]
  4234d4:	cmp	w11, #0xa
  4234d8:	cset	w11, eq  // eq = none
  4234dc:	and	w11, w11, #0x1
  4234e0:	ldr	x9, [sp, #256]
  4234e4:	ldr	x12, [x9]
  4234e8:	ldr	x13, [sp, #240]
  4234ec:	ldr	x14, [x13]
  4234f0:	mov	x15, #0x8                   	// #8
  4234f4:	mul	x14, x15, x14
  4234f8:	add	x12, x12, x14
  4234fc:	ldr	x12, [x12]
  423500:	str	w11, [x12, #40]
  423504:	mov	w8, #0x3                   	// #3
  423508:	ldr	x9, [sp, #280]
  42350c:	str	w8, [x9]
  423510:	mov	w8, #0x5d                  	// #93
  423514:	stur	w8, [x29, #-12]
  423518:	b	425774 <ferror@plt+0x23a24>
  42351c:	ldr	x8, [sp, #176]
  423520:	ldr	w9, [x8]
  423524:	cmp	w9, #0x0
  423528:	cset	w9, le
  42352c:	tbnz	w9, #0, 423578 <ferror@plt+0x21828>
  423530:	ldr	x8, [sp, #184]
  423534:	ldr	x9, [x8]
  423538:	ldr	x10, [sp, #176]
  42353c:	ldr	w11, [x10]
  423540:	subs	w11, w11, #0x1
  423544:	ldrb	w11, [x9, w11, sxtw]
  423548:	cmp	w11, #0xa
  42354c:	cset	w11, eq  // eq = none
  423550:	and	w11, w11, #0x1
  423554:	ldr	x9, [sp, #256]
  423558:	ldr	x12, [x9]
  42355c:	ldr	x13, [sp, #240]
  423560:	ldr	x14, [x13]
  423564:	mov	x15, #0x8                   	// #8
  423568:	mul	x14, x15, x14
  42356c:	add	x12, x12, x14
  423570:	ldr	x12, [x12]
  423574:	str	w11, [x12, #40]
  423578:	adrp	x0, 449000 <ferror@plt+0x472b0>
  42357c:	add	x0, x0, #0x702
  423580:	bl	401d10 <gettext@plt>
  423584:	bl	4162f8 <ferror@plt+0x145a8>
  423588:	mov	w8, #0x3                   	// #3
  42358c:	ldr	x9, [sp, #280]
  423590:	str	w8, [x9]
  423594:	mov	w8, #0x5d                  	// #93
  423598:	stur	w8, [x29, #-12]
  42359c:	b	425774 <ferror@plt+0x23a24>
  4235a0:	ldr	x8, [sp, #176]
  4235a4:	ldr	w9, [x8]
  4235a8:	cmp	w9, #0x0
  4235ac:	cset	w9, le
  4235b0:	tbnz	w9, #0, 4235fc <ferror@plt+0x218ac>
  4235b4:	ldr	x8, [sp, #184]
  4235b8:	ldr	x9, [x8]
  4235bc:	ldr	x10, [sp, #176]
  4235c0:	ldr	w11, [x10]
  4235c4:	subs	w11, w11, #0x1
  4235c8:	ldrb	w11, [x9, w11, sxtw]
  4235cc:	cmp	w11, #0xa
  4235d0:	cset	w11, eq  // eq = none
  4235d4:	and	w11, w11, #0x1
  4235d8:	ldr	x9, [sp, #256]
  4235dc:	ldr	x12, [x9]
  4235e0:	ldr	x13, [sp, #240]
  4235e4:	ldr	x14, [x13]
  4235e8:	mov	x15, #0x8                   	// #8
  4235ec:	mul	x14, x15, x14
  4235f0:	add	x12, x12, x14
  4235f4:	ldr	x12, [x12]
  4235f8:	str	w11, [x12, #40]
  4235fc:	mov	w8, #0x17                  	// #23
  423600:	ldr	x9, [sp, #280]
  423604:	str	w8, [x9]
  423608:	mov	w8, #0x111                 	// #273
  42360c:	stur	w8, [x29, #-12]
  423610:	b	425774 <ferror@plt+0x23a24>
  423614:	ldr	x8, [sp, #176]
  423618:	ldr	w9, [x8]
  42361c:	cmp	w9, #0x0
  423620:	cset	w9, le
  423624:	tbnz	w9, #0, 423670 <ferror@plt+0x21920>
  423628:	ldr	x8, [sp, #184]
  42362c:	ldr	x9, [x8]
  423630:	ldr	x10, [sp, #176]
  423634:	ldr	w11, [x10]
  423638:	subs	w11, w11, #0x1
  42363c:	ldrb	w11, [x9, w11, sxtw]
  423640:	cmp	w11, #0xa
  423644:	cset	w11, eq  // eq = none
  423648:	and	w11, w11, #0x1
  42364c:	ldr	x9, [sp, #256]
  423650:	ldr	x12, [x9]
  423654:	ldr	x13, [sp, #240]
  423658:	ldr	x14, [x13]
  42365c:	mov	x15, #0x8                   	// #8
  423660:	mul	x14, x15, x14
  423664:	add	x12, x12, x14
  423668:	ldr	x12, [x12]
  42366c:	str	w11, [x12, #40]
  423670:	mov	w8, #0x17                  	// #23
  423674:	ldr	x9, [sp, #280]
  423678:	str	w8, [x9]
  42367c:	mov	w8, #0x112                 	// #274
  423680:	stur	w8, [x29, #-12]
  423684:	b	425774 <ferror@plt+0x23a24>
  423688:	ldr	x8, [sp, #176]
  42368c:	ldr	w9, [x8]
  423690:	cmp	w9, #0x0
  423694:	cset	w9, le
  423698:	tbnz	w9, #0, 4236e4 <ferror@plt+0x21994>
  42369c:	ldr	x8, [sp, #184]
  4236a0:	ldr	x9, [x8]
  4236a4:	ldr	x10, [sp, #176]
  4236a8:	ldr	w11, [x10]
  4236ac:	subs	w11, w11, #0x1
  4236b0:	ldrb	w11, [x9, w11, sxtw]
  4236b4:	cmp	w11, #0xa
  4236b8:	cset	w11, eq  // eq = none
  4236bc:	and	w11, w11, #0x1
  4236c0:	ldr	x9, [sp, #256]
  4236c4:	ldr	x12, [x9]
  4236c8:	ldr	x13, [sp, #240]
  4236cc:	ldr	x14, [x13]
  4236d0:	mov	x15, #0x8                   	// #8
  4236d4:	mul	x14, x15, x14
  4236d8:	add	x12, x12, x14
  4236dc:	ldr	x12, [x12]
  4236e0:	str	w11, [x12, #40]
  4236e4:	mov	w8, #0x17                  	// #23
  4236e8:	ldr	x9, [sp, #280]
  4236ec:	str	w8, [x9]
  4236f0:	mov	w8, #0x113                 	// #275
  4236f4:	stur	w8, [x29, #-12]
  4236f8:	b	425774 <ferror@plt+0x23a24>
  4236fc:	ldr	x8, [sp, #176]
  423700:	ldr	w9, [x8]
  423704:	cmp	w9, #0x0
  423708:	cset	w9, le
  42370c:	tbnz	w9, #0, 423758 <ferror@plt+0x21a08>
  423710:	ldr	x8, [sp, #184]
  423714:	ldr	x9, [x8]
  423718:	ldr	x10, [sp, #176]
  42371c:	ldr	w11, [x10]
  423720:	subs	w11, w11, #0x1
  423724:	ldrb	w11, [x9, w11, sxtw]
  423728:	cmp	w11, #0xa
  42372c:	cset	w11, eq  // eq = none
  423730:	and	w11, w11, #0x1
  423734:	ldr	x9, [sp, #256]
  423738:	ldr	x12, [x9]
  42373c:	ldr	x13, [sp, #240]
  423740:	ldr	x14, [x13]
  423744:	mov	x15, #0x8                   	// #8
  423748:	mul	x14, x15, x14
  42374c:	add	x12, x12, x14
  423750:	ldr	x12, [x12]
  423754:	str	w11, [x12, #40]
  423758:	mov	w8, #0x17                  	// #23
  42375c:	ldr	x9, [sp, #280]
  423760:	str	w8, [x9]
  423764:	mov	w8, #0x114                 	// #276
  423768:	stur	w8, [x29, #-12]
  42376c:	b	425774 <ferror@plt+0x23a24>
  423770:	ldr	x8, [sp, #176]
  423774:	ldr	w9, [x8]
  423778:	cmp	w9, #0x0
  42377c:	cset	w9, le
  423780:	tbnz	w9, #0, 4237cc <ferror@plt+0x21a7c>
  423784:	ldr	x8, [sp, #184]
  423788:	ldr	x9, [x8]
  42378c:	ldr	x10, [sp, #176]
  423790:	ldr	w11, [x10]
  423794:	subs	w11, w11, #0x1
  423798:	ldrb	w11, [x9, w11, sxtw]
  42379c:	cmp	w11, #0xa
  4237a0:	cset	w11, eq  // eq = none
  4237a4:	and	w11, w11, #0x1
  4237a8:	ldr	x9, [sp, #256]
  4237ac:	ldr	x12, [x9]
  4237b0:	ldr	x13, [sp, #240]
  4237b4:	ldr	x14, [x13]
  4237b8:	mov	x15, #0x8                   	// #8
  4237bc:	mul	x14, x15, x14
  4237c0:	add	x12, x12, x14
  4237c4:	ldr	x12, [x12]
  4237c8:	str	w11, [x12, #40]
  4237cc:	mov	w8, #0x17                  	// #23
  4237d0:	ldr	x9, [sp, #280]
  4237d4:	str	w8, [x9]
  4237d8:	mov	w8, #0x115                 	// #277
  4237dc:	stur	w8, [x29, #-12]
  4237e0:	b	425774 <ferror@plt+0x23a24>
  4237e4:	ldr	x8, [sp, #176]
  4237e8:	ldr	w9, [x8]
  4237ec:	cmp	w9, #0x0
  4237f0:	cset	w9, le
  4237f4:	tbnz	w9, #0, 423840 <ferror@plt+0x21af0>
  4237f8:	ldr	x8, [sp, #184]
  4237fc:	ldr	x9, [x8]
  423800:	ldr	x10, [sp, #176]
  423804:	ldr	w11, [x10]
  423808:	subs	w11, w11, #0x1
  42380c:	ldrb	w11, [x9, w11, sxtw]
  423810:	cmp	w11, #0xa
  423814:	cset	w11, eq  // eq = none
  423818:	and	w11, w11, #0x1
  42381c:	ldr	x9, [sp, #256]
  423820:	ldr	x12, [x9]
  423824:	ldr	x13, [sp, #240]
  423828:	ldr	x14, [x13]
  42382c:	mov	x15, #0x8                   	// #8
  423830:	mul	x14, x15, x14
  423834:	add	x12, x12, x14
  423838:	ldr	x12, [x12]
  42383c:	str	w11, [x12, #40]
  423840:	mov	w8, #0x17                  	// #23
  423844:	ldr	x9, [sp, #280]
  423848:	str	w8, [x9]
  42384c:	mov	w8, #0x116                 	// #278
  423850:	stur	w8, [x29, #-12]
  423854:	b	425774 <ferror@plt+0x23a24>
  423858:	ldr	x8, [sp, #176]
  42385c:	ldr	w9, [x8]
  423860:	cmp	w9, #0x0
  423864:	cset	w9, le
  423868:	tbnz	w9, #0, 4238b4 <ferror@plt+0x21b64>
  42386c:	ldr	x8, [sp, #184]
  423870:	ldr	x9, [x8]
  423874:	ldr	x10, [sp, #176]
  423878:	ldr	w11, [x10]
  42387c:	subs	w11, w11, #0x1
  423880:	ldrb	w11, [x9, w11, sxtw]
  423884:	cmp	w11, #0xa
  423888:	cset	w11, eq  // eq = none
  42388c:	and	w11, w11, #0x1
  423890:	ldr	x9, [sp, #256]
  423894:	ldr	x12, [x9]
  423898:	ldr	x13, [sp, #240]
  42389c:	ldr	x14, [x13]
  4238a0:	mov	x15, #0x8                   	// #8
  4238a4:	mul	x14, x15, x14
  4238a8:	add	x12, x12, x14
  4238ac:	ldr	x12, [x12]
  4238b0:	str	w11, [x12, #40]
  4238b4:	mov	w8, #0x17                  	// #23
  4238b8:	ldr	x9, [sp, #280]
  4238bc:	str	w8, [x9]
  4238c0:	mov	w8, #0x117                 	// #279
  4238c4:	stur	w8, [x29, #-12]
  4238c8:	b	425774 <ferror@plt+0x23a24>
  4238cc:	ldr	x8, [sp, #176]
  4238d0:	ldr	w9, [x8]
  4238d4:	cmp	w9, #0x0
  4238d8:	cset	w9, le
  4238dc:	tbnz	w9, #0, 423928 <ferror@plt+0x21bd8>
  4238e0:	ldr	x8, [sp, #184]
  4238e4:	ldr	x9, [x8]
  4238e8:	ldr	x10, [sp, #176]
  4238ec:	ldr	w11, [x10]
  4238f0:	subs	w11, w11, #0x1
  4238f4:	ldrb	w11, [x9, w11, sxtw]
  4238f8:	cmp	w11, #0xa
  4238fc:	cset	w11, eq  // eq = none
  423900:	and	w11, w11, #0x1
  423904:	ldr	x9, [sp, #256]
  423908:	ldr	x12, [x9]
  42390c:	ldr	x13, [sp, #240]
  423910:	ldr	x14, [x13]
  423914:	mov	x15, #0x8                   	// #8
  423918:	mul	x14, x15, x14
  42391c:	add	x12, x12, x14
  423920:	ldr	x12, [x12]
  423924:	str	w11, [x12, #40]
  423928:	mov	w8, #0x17                  	// #23
  42392c:	ldr	x9, [sp, #280]
  423930:	str	w8, [x9]
  423934:	mov	w8, #0x118                 	// #280
  423938:	stur	w8, [x29, #-12]
  42393c:	b	425774 <ferror@plt+0x23a24>
  423940:	ldr	x8, [sp, #176]
  423944:	ldr	w9, [x8]
  423948:	cmp	w9, #0x0
  42394c:	cset	w9, le
  423950:	tbnz	w9, #0, 42399c <ferror@plt+0x21c4c>
  423954:	ldr	x8, [sp, #184]
  423958:	ldr	x9, [x8]
  42395c:	ldr	x10, [sp, #176]
  423960:	ldr	w11, [x10]
  423964:	subs	w11, w11, #0x1
  423968:	ldrb	w11, [x9, w11, sxtw]
  42396c:	cmp	w11, #0xa
  423970:	cset	w11, eq  // eq = none
  423974:	and	w11, w11, #0x1
  423978:	ldr	x9, [sp, #256]
  42397c:	ldr	x12, [x9]
  423980:	ldr	x13, [sp, #240]
  423984:	ldr	x14, [x13]
  423988:	mov	x15, #0x8                   	// #8
  42398c:	mul	x14, x15, x14
  423990:	add	x12, x12, x14
  423994:	ldr	x12, [x12]
  423998:	str	w11, [x12, #40]
  42399c:	mov	w8, #0x17                  	// #23
  4239a0:	ldr	x9, [sp, #280]
  4239a4:	str	w8, [x9]
  4239a8:	mov	w8, #0x119                 	// #281
  4239ac:	stur	w8, [x29, #-12]
  4239b0:	b	425774 <ferror@plt+0x23a24>
  4239b4:	ldr	x8, [sp, #176]
  4239b8:	ldr	w9, [x8]
  4239bc:	cmp	w9, #0x0
  4239c0:	cset	w9, le
  4239c4:	tbnz	w9, #0, 423a10 <ferror@plt+0x21cc0>
  4239c8:	ldr	x8, [sp, #184]
  4239cc:	ldr	x9, [x8]
  4239d0:	ldr	x10, [sp, #176]
  4239d4:	ldr	w11, [x10]
  4239d8:	subs	w11, w11, #0x1
  4239dc:	ldrb	w11, [x9, w11, sxtw]
  4239e0:	cmp	w11, #0xa
  4239e4:	cset	w11, eq  // eq = none
  4239e8:	and	w11, w11, #0x1
  4239ec:	ldr	x9, [sp, #256]
  4239f0:	ldr	x12, [x9]
  4239f4:	ldr	x13, [sp, #240]
  4239f8:	ldr	x14, [x13]
  4239fc:	mov	x15, #0x8                   	// #8
  423a00:	mul	x14, x15, x14
  423a04:	add	x12, x12, x14
  423a08:	ldr	x12, [x12]
  423a0c:	str	w11, [x12, #40]
  423a10:	mov	w8, #0x17                  	// #23
  423a14:	ldr	x9, [sp, #280]
  423a18:	str	w8, [x9]
  423a1c:	mov	w8, #0x11a                 	// #282
  423a20:	stur	w8, [x29, #-12]
  423a24:	b	425774 <ferror@plt+0x23a24>
  423a28:	ldr	x8, [sp, #176]
  423a2c:	ldr	w9, [x8]
  423a30:	cmp	w9, #0x0
  423a34:	cset	w9, le
  423a38:	tbnz	w9, #0, 423a84 <ferror@plt+0x21d34>
  423a3c:	ldr	x8, [sp, #184]
  423a40:	ldr	x9, [x8]
  423a44:	ldr	x10, [sp, #176]
  423a48:	ldr	w11, [x10]
  423a4c:	subs	w11, w11, #0x1
  423a50:	ldrb	w11, [x9, w11, sxtw]
  423a54:	cmp	w11, #0xa
  423a58:	cset	w11, eq  // eq = none
  423a5c:	and	w11, w11, #0x1
  423a60:	ldr	x9, [sp, #256]
  423a64:	ldr	x12, [x9]
  423a68:	ldr	x13, [sp, #240]
  423a6c:	ldr	x14, [x13]
  423a70:	mov	x15, #0x8                   	// #8
  423a74:	mul	x14, x15, x14
  423a78:	add	x12, x12, x14
  423a7c:	ldr	x12, [x12]
  423a80:	str	w11, [x12, #40]
  423a84:	mov	w8, #0x17                  	// #23
  423a88:	ldr	x9, [sp, #280]
  423a8c:	str	w8, [x9]
  423a90:	mov	w8, #0x11b                 	// #283
  423a94:	stur	w8, [x29, #-12]
  423a98:	b	425774 <ferror@plt+0x23a24>
  423a9c:	ldr	x8, [sp, #176]
  423aa0:	ldr	w9, [x8]
  423aa4:	cmp	w9, #0x0
  423aa8:	cset	w9, le
  423aac:	tbnz	w9, #0, 423af8 <ferror@plt+0x21da8>
  423ab0:	ldr	x8, [sp, #184]
  423ab4:	ldr	x9, [x8]
  423ab8:	ldr	x10, [sp, #176]
  423abc:	ldr	w11, [x10]
  423ac0:	subs	w11, w11, #0x1
  423ac4:	ldrb	w11, [x9, w11, sxtw]
  423ac8:	cmp	w11, #0xa
  423acc:	cset	w11, eq  // eq = none
  423ad0:	and	w11, w11, #0x1
  423ad4:	ldr	x9, [sp, #256]
  423ad8:	ldr	x12, [x9]
  423adc:	ldr	x13, [sp, #240]
  423ae0:	ldr	x14, [x13]
  423ae4:	mov	x15, #0x8                   	// #8
  423ae8:	mul	x14, x15, x14
  423aec:	add	x12, x12, x14
  423af0:	ldr	x12, [x12]
  423af4:	str	w11, [x12, #40]
  423af8:	mov	w8, #0x17                  	// #23
  423afc:	ldr	x9, [sp, #280]
  423b00:	str	w8, [x9]
  423b04:	mov	w8, #0x11c                 	// #284
  423b08:	stur	w8, [x29, #-12]
  423b0c:	b	425774 <ferror@plt+0x23a24>
  423b10:	ldr	x8, [sp, #176]
  423b14:	ldr	w9, [x8]
  423b18:	cmp	w9, #0x0
  423b1c:	cset	w9, le
  423b20:	tbnz	w9, #0, 423b6c <ferror@plt+0x21e1c>
  423b24:	ldr	x8, [sp, #184]
  423b28:	ldr	x9, [x8]
  423b2c:	ldr	x10, [sp, #176]
  423b30:	ldr	w11, [x10]
  423b34:	subs	w11, w11, #0x1
  423b38:	ldrb	w11, [x9, w11, sxtw]
  423b3c:	cmp	w11, #0xa
  423b40:	cset	w11, eq  // eq = none
  423b44:	and	w11, w11, #0x1
  423b48:	ldr	x9, [sp, #256]
  423b4c:	ldr	x12, [x9]
  423b50:	ldr	x13, [sp, #240]
  423b54:	ldr	x14, [x13]
  423b58:	mov	x15, #0x8                   	// #8
  423b5c:	mul	x14, x15, x14
  423b60:	add	x12, x12, x14
  423b64:	ldr	x12, [x12]
  423b68:	str	w11, [x12, #40]
  423b6c:	mov	w8, #0x17                  	// #23
  423b70:	ldr	x9, [sp, #280]
  423b74:	str	w8, [x9]
  423b78:	mov	w8, #0x11d                 	// #285
  423b7c:	stur	w8, [x29, #-12]
  423b80:	b	425774 <ferror@plt+0x23a24>
  423b84:	ldr	x8, [sp, #176]
  423b88:	ldr	w9, [x8]
  423b8c:	cmp	w9, #0x0
  423b90:	cset	w9, le
  423b94:	tbnz	w9, #0, 423be0 <ferror@plt+0x21e90>
  423b98:	ldr	x8, [sp, #184]
  423b9c:	ldr	x9, [x8]
  423ba0:	ldr	x10, [sp, #176]
  423ba4:	ldr	w11, [x10]
  423ba8:	subs	w11, w11, #0x1
  423bac:	ldrb	w11, [x9, w11, sxtw]
  423bb0:	cmp	w11, #0xa
  423bb4:	cset	w11, eq  // eq = none
  423bb8:	and	w11, w11, #0x1
  423bbc:	ldr	x9, [sp, #256]
  423bc0:	ldr	x12, [x9]
  423bc4:	ldr	x13, [sp, #240]
  423bc8:	ldr	x14, [x13]
  423bcc:	mov	x15, #0x8                   	// #8
  423bd0:	mul	x14, x15, x14
  423bd4:	add	x12, x12, x14
  423bd8:	ldr	x12, [x12]
  423bdc:	str	w11, [x12, #40]
  423be0:	mov	w8, #0x17                  	// #23
  423be4:	ldr	x9, [sp, #280]
  423be8:	str	w8, [x9]
  423bec:	mov	w8, #0x11e                 	// #286
  423bf0:	stur	w8, [x29, #-12]
  423bf4:	b	425774 <ferror@plt+0x23a24>
  423bf8:	ldr	x8, [sp, #176]
  423bfc:	ldr	w9, [x8]
  423c00:	cmp	w9, #0x0
  423c04:	cset	w9, le
  423c08:	tbnz	w9, #0, 423c54 <ferror@plt+0x21f04>
  423c0c:	ldr	x8, [sp, #184]
  423c10:	ldr	x9, [x8]
  423c14:	ldr	x10, [sp, #176]
  423c18:	ldr	w11, [x10]
  423c1c:	subs	w11, w11, #0x1
  423c20:	ldrb	w11, [x9, w11, sxtw]
  423c24:	cmp	w11, #0xa
  423c28:	cset	w11, eq  // eq = none
  423c2c:	and	w11, w11, #0x1
  423c30:	ldr	x9, [sp, #256]
  423c34:	ldr	x12, [x9]
  423c38:	ldr	x13, [sp, #240]
  423c3c:	ldr	x14, [x13]
  423c40:	mov	x15, #0x8                   	// #8
  423c44:	mul	x14, x15, x14
  423c48:	add	x12, x12, x14
  423c4c:	ldr	x12, [x12]
  423c50:	str	w11, [x12, #40]
  423c54:	mov	w8, #0x17                  	// #23
  423c58:	ldr	x9, [sp, #280]
  423c5c:	str	w8, [x9]
  423c60:	mov	w8, #0x11f                 	// #287
  423c64:	stur	w8, [x29, #-12]
  423c68:	b	425774 <ferror@plt+0x23a24>
  423c6c:	ldr	x8, [sp, #176]
  423c70:	ldr	w9, [x8]
  423c74:	cmp	w9, #0x0
  423c78:	cset	w9, le
  423c7c:	tbnz	w9, #0, 423cc8 <ferror@plt+0x21f78>
  423c80:	ldr	x8, [sp, #184]
  423c84:	ldr	x9, [x8]
  423c88:	ldr	x10, [sp, #176]
  423c8c:	ldr	w11, [x10]
  423c90:	subs	w11, w11, #0x1
  423c94:	ldrb	w11, [x9, w11, sxtw]
  423c98:	cmp	w11, #0xa
  423c9c:	cset	w11, eq  // eq = none
  423ca0:	and	w11, w11, #0x1
  423ca4:	ldr	x9, [sp, #256]
  423ca8:	ldr	x12, [x9]
  423cac:	ldr	x13, [sp, #240]
  423cb0:	ldr	x14, [x13]
  423cb4:	mov	x15, #0x8                   	// #8
  423cb8:	mul	x14, x15, x14
  423cbc:	add	x12, x12, x14
  423cc0:	ldr	x12, [x12]
  423cc4:	str	w11, [x12, #40]
  423cc8:	mov	w8, #0x17                  	// #23
  423ccc:	ldr	x9, [sp, #280]
  423cd0:	str	w8, [x9]
  423cd4:	mov	w8, #0x120                 	// #288
  423cd8:	stur	w8, [x29, #-12]
  423cdc:	b	425774 <ferror@plt+0x23a24>
  423ce0:	ldr	x8, [sp, #176]
  423ce4:	ldr	w9, [x8]
  423ce8:	cmp	w9, #0x0
  423cec:	cset	w9, le
  423cf0:	tbnz	w9, #0, 423d3c <ferror@plt+0x21fec>
  423cf4:	ldr	x8, [sp, #184]
  423cf8:	ldr	x9, [x8]
  423cfc:	ldr	x10, [sp, #176]
  423d00:	ldr	w11, [x10]
  423d04:	subs	w11, w11, #0x1
  423d08:	ldrb	w11, [x9, w11, sxtw]
  423d0c:	cmp	w11, #0xa
  423d10:	cset	w11, eq  // eq = none
  423d14:	and	w11, w11, #0x1
  423d18:	ldr	x9, [sp, #256]
  423d1c:	ldr	x12, [x9]
  423d20:	ldr	x13, [sp, #240]
  423d24:	ldr	x14, [x13]
  423d28:	mov	x15, #0x8                   	// #8
  423d2c:	mul	x14, x15, x14
  423d30:	add	x12, x12, x14
  423d34:	ldr	x12, [x12]
  423d38:	str	w11, [x12, #40]
  423d3c:	mov	w8, #0x17                  	// #23
  423d40:	ldr	x9, [sp, #280]
  423d44:	str	w8, [x9]
  423d48:	mov	w8, #0x121                 	// #289
  423d4c:	stur	w8, [x29, #-12]
  423d50:	b	425774 <ferror@plt+0x23a24>
  423d54:	ldr	x8, [sp, #176]
  423d58:	ldr	w9, [x8]
  423d5c:	cmp	w9, #0x0
  423d60:	cset	w9, le
  423d64:	tbnz	w9, #0, 423db0 <ferror@plt+0x22060>
  423d68:	ldr	x8, [sp, #184]
  423d6c:	ldr	x9, [x8]
  423d70:	ldr	x10, [sp, #176]
  423d74:	ldr	w11, [x10]
  423d78:	subs	w11, w11, #0x1
  423d7c:	ldrb	w11, [x9, w11, sxtw]
  423d80:	cmp	w11, #0xa
  423d84:	cset	w11, eq  // eq = none
  423d88:	and	w11, w11, #0x1
  423d8c:	ldr	x9, [sp, #256]
  423d90:	ldr	x12, [x9]
  423d94:	ldr	x13, [sp, #240]
  423d98:	ldr	x14, [x13]
  423d9c:	mov	x15, #0x8                   	// #8
  423da0:	mul	x14, x15, x14
  423da4:	add	x12, x12, x14
  423da8:	ldr	x12, [x12]
  423dac:	str	w11, [x12, #40]
  423db0:	mov	w8, #0x17                  	// #23
  423db4:	ldr	x9, [sp, #280]
  423db8:	str	w8, [x9]
  423dbc:	mov	w8, #0x122                 	// #290
  423dc0:	stur	w8, [x29, #-12]
  423dc4:	b	425774 <ferror@plt+0x23a24>
  423dc8:	ldr	x8, [sp, #176]
  423dcc:	ldr	w9, [x8]
  423dd0:	cmp	w9, #0x0
  423dd4:	cset	w9, le
  423dd8:	tbnz	w9, #0, 423e24 <ferror@plt+0x220d4>
  423ddc:	ldr	x8, [sp, #184]
  423de0:	ldr	x9, [x8]
  423de4:	ldr	x10, [sp, #176]
  423de8:	ldr	w11, [x10]
  423dec:	subs	w11, w11, #0x1
  423df0:	ldrb	w11, [x9, w11, sxtw]
  423df4:	cmp	w11, #0xa
  423df8:	cset	w11, eq  // eq = none
  423dfc:	and	w11, w11, #0x1
  423e00:	ldr	x9, [sp, #256]
  423e04:	ldr	x12, [x9]
  423e08:	ldr	x13, [sp, #240]
  423e0c:	ldr	x14, [x13]
  423e10:	mov	x15, #0x8                   	// #8
  423e14:	mul	x14, x15, x14
  423e18:	add	x12, x12, x14
  423e1c:	ldr	x12, [x12]
  423e20:	str	w11, [x12, #40]
  423e24:	mov	w8, #0x17                  	// #23
  423e28:	ldr	x9, [sp, #280]
  423e2c:	str	w8, [x9]
  423e30:	mov	w8, #0x123                 	// #291
  423e34:	stur	w8, [x29, #-12]
  423e38:	b	425774 <ferror@plt+0x23a24>
  423e3c:	ldr	x8, [sp, #176]
  423e40:	ldr	w9, [x8]
  423e44:	cmp	w9, #0x0
  423e48:	cset	w9, le
  423e4c:	tbnz	w9, #0, 423e98 <ferror@plt+0x22148>
  423e50:	ldr	x8, [sp, #184]
  423e54:	ldr	x9, [x8]
  423e58:	ldr	x10, [sp, #176]
  423e5c:	ldr	w11, [x10]
  423e60:	subs	w11, w11, #0x1
  423e64:	ldrb	w11, [x9, w11, sxtw]
  423e68:	cmp	w11, #0xa
  423e6c:	cset	w11, eq  // eq = none
  423e70:	and	w11, w11, #0x1
  423e74:	ldr	x9, [sp, #256]
  423e78:	ldr	x12, [x9]
  423e7c:	ldr	x13, [sp, #240]
  423e80:	ldr	x14, [x13]
  423e84:	mov	x15, #0x8                   	// #8
  423e88:	mul	x14, x15, x14
  423e8c:	add	x12, x12, x14
  423e90:	ldr	x12, [x12]
  423e94:	str	w11, [x12, #40]
  423e98:	mov	w8, #0x17                  	// #23
  423e9c:	ldr	x9, [sp, #280]
  423ea0:	str	w8, [x9]
  423ea4:	mov	w8, #0x124                 	// #292
  423ea8:	stur	w8, [x29, #-12]
  423eac:	b	425774 <ferror@plt+0x23a24>
  423eb0:	ldr	x8, [sp, #176]
  423eb4:	ldr	w9, [x8]
  423eb8:	cmp	w9, #0x0
  423ebc:	cset	w9, le
  423ec0:	tbnz	w9, #0, 423f0c <ferror@plt+0x221bc>
  423ec4:	ldr	x8, [sp, #184]
  423ec8:	ldr	x9, [x8]
  423ecc:	ldr	x10, [sp, #176]
  423ed0:	ldr	w11, [x10]
  423ed4:	subs	w11, w11, #0x1
  423ed8:	ldrb	w11, [x9, w11, sxtw]
  423edc:	cmp	w11, #0xa
  423ee0:	cset	w11, eq  // eq = none
  423ee4:	and	w11, w11, #0x1
  423ee8:	ldr	x9, [sp, #256]
  423eec:	ldr	x12, [x9]
  423ef0:	ldr	x13, [sp, #240]
  423ef4:	ldr	x14, [x13]
  423ef8:	mov	x15, #0x8                   	// #8
  423efc:	mul	x14, x15, x14
  423f00:	add	x12, x12, x14
  423f04:	ldr	x12, [x12]
  423f08:	str	w11, [x12, #40]
  423f0c:	mov	w8, #0x17                  	// #23
  423f10:	ldr	x9, [sp, #280]
  423f14:	str	w8, [x9]
  423f18:	mov	w8, #0x125                 	// #293
  423f1c:	stur	w8, [x29, #-12]
  423f20:	b	425774 <ferror@plt+0x23a24>
  423f24:	ldr	x8, [sp, #176]
  423f28:	ldr	w9, [x8]
  423f2c:	cmp	w9, #0x0
  423f30:	cset	w9, le
  423f34:	tbnz	w9, #0, 423f80 <ferror@plt+0x22230>
  423f38:	ldr	x8, [sp, #184]
  423f3c:	ldr	x9, [x8]
  423f40:	ldr	x10, [sp, #176]
  423f44:	ldr	w11, [x10]
  423f48:	subs	w11, w11, #0x1
  423f4c:	ldrb	w11, [x9, w11, sxtw]
  423f50:	cmp	w11, #0xa
  423f54:	cset	w11, eq  // eq = none
  423f58:	and	w11, w11, #0x1
  423f5c:	ldr	x9, [sp, #256]
  423f60:	ldr	x12, [x9]
  423f64:	ldr	x13, [sp, #240]
  423f68:	ldr	x14, [x13]
  423f6c:	mov	x15, #0x8                   	// #8
  423f70:	mul	x14, x15, x14
  423f74:	add	x12, x12, x14
  423f78:	ldr	x12, [x12]
  423f7c:	str	w11, [x12, #40]
  423f80:	mov	w8, #0x17                  	// #23
  423f84:	ldr	x9, [sp, #280]
  423f88:	str	w8, [x9]
  423f8c:	mov	w8, #0x126                 	// #294
  423f90:	stur	w8, [x29, #-12]
  423f94:	b	425774 <ferror@plt+0x23a24>
  423f98:	ldr	x8, [sp, #176]
  423f9c:	ldr	w9, [x8]
  423fa0:	cmp	w9, #0x0
  423fa4:	cset	w9, le
  423fa8:	tbnz	w9, #0, 423ff4 <ferror@plt+0x222a4>
  423fac:	ldr	x8, [sp, #184]
  423fb0:	ldr	x9, [x8]
  423fb4:	ldr	x10, [sp, #176]
  423fb8:	ldr	w11, [x10]
  423fbc:	subs	w11, w11, #0x1
  423fc0:	ldrb	w11, [x9, w11, sxtw]
  423fc4:	cmp	w11, #0xa
  423fc8:	cset	w11, eq  // eq = none
  423fcc:	and	w11, w11, #0x1
  423fd0:	ldr	x9, [sp, #256]
  423fd4:	ldr	x12, [x9]
  423fd8:	ldr	x13, [sp, #240]
  423fdc:	ldr	x14, [x13]
  423fe0:	mov	x15, #0x8                   	// #8
  423fe4:	mul	x14, x15, x14
  423fe8:	add	x12, x12, x14
  423fec:	ldr	x12, [x12]
  423ff0:	str	w11, [x12, #40]
  423ff4:	mov	w8, #0x17                  	// #23
  423ff8:	ldr	x9, [sp, #280]
  423ffc:	str	w8, [x9]
  424000:	mov	w8, #0x127                 	// #295
  424004:	stur	w8, [x29, #-12]
  424008:	b	425774 <ferror@plt+0x23a24>
  42400c:	ldr	x8, [sp, #176]
  424010:	ldr	w9, [x8]
  424014:	cmp	w9, #0x0
  424018:	cset	w9, le
  42401c:	tbnz	w9, #0, 424068 <ferror@plt+0x22318>
  424020:	ldr	x8, [sp, #184]
  424024:	ldr	x9, [x8]
  424028:	ldr	x10, [sp, #176]
  42402c:	ldr	w11, [x10]
  424030:	subs	w11, w11, #0x1
  424034:	ldrb	w11, [x9, w11, sxtw]
  424038:	cmp	w11, #0xa
  42403c:	cset	w11, eq  // eq = none
  424040:	and	w11, w11, #0x1
  424044:	ldr	x9, [sp, #256]
  424048:	ldr	x12, [x9]
  42404c:	ldr	x13, [sp, #240]
  424050:	ldr	x14, [x13]
  424054:	mov	x15, #0x8                   	// #8
  424058:	mul	x14, x15, x14
  42405c:	add	x12, x12, x14
  424060:	ldr	x12, [x12]
  424064:	str	w11, [x12, #40]
  424068:	mov	w8, #0x17                  	// #23
  42406c:	ldr	x9, [sp, #280]
  424070:	str	w8, [x9]
  424074:	mov	w8, #0x128                 	// #296
  424078:	stur	w8, [x29, #-12]
  42407c:	b	425774 <ferror@plt+0x23a24>
  424080:	ldr	x8, [sp, #176]
  424084:	ldr	w9, [x8]
  424088:	cmp	w9, #0x0
  42408c:	cset	w9, le
  424090:	tbnz	w9, #0, 4240dc <ferror@plt+0x2238c>
  424094:	ldr	x8, [sp, #184]
  424098:	ldr	x9, [x8]
  42409c:	ldr	x10, [sp, #176]
  4240a0:	ldr	w11, [x10]
  4240a4:	subs	w11, w11, #0x1
  4240a8:	ldrb	w11, [x9, w11, sxtw]
  4240ac:	cmp	w11, #0xa
  4240b0:	cset	w11, eq  // eq = none
  4240b4:	and	w11, w11, #0x1
  4240b8:	ldr	x9, [sp, #256]
  4240bc:	ldr	x12, [x9]
  4240c0:	ldr	x13, [sp, #240]
  4240c4:	ldr	x14, [x13]
  4240c8:	mov	x15, #0x8                   	// #8
  4240cc:	mul	x14, x15, x14
  4240d0:	add	x12, x12, x14
  4240d4:	ldr	x12, [x12]
  4240d8:	str	w11, [x12, #40]
  4240dc:	adrp	x0, 449000 <ferror@plt+0x472b0>
  4240e0:	add	x0, x0, #0x716
  4240e4:	bl	401d10 <gettext@plt>
  4240e8:	ldr	x8, [sp, #184]
  4240ec:	ldr	x1, [x8]
  4240f0:	bl	416604 <ferror@plt+0x148b4>
  4240f4:	mov	w9, #0x17                  	// #23
  4240f8:	ldr	x8, [sp, #280]
  4240fc:	str	w9, [x8]
  424100:	mov	w9, #0x111                 	// #273
  424104:	stur	w9, [x29, #-12]
  424108:	b	425774 <ferror@plt+0x23a24>
  42410c:	ldr	x8, [sp, #176]
  424110:	ldr	w9, [x8]
  424114:	cmp	w9, #0x0
  424118:	cset	w9, le
  42411c:	tbnz	w9, #0, 424168 <ferror@plt+0x22418>
  424120:	ldr	x8, [sp, #184]
  424124:	ldr	x9, [x8]
  424128:	ldr	x10, [sp, #176]
  42412c:	ldr	w11, [x10]
  424130:	subs	w11, w11, #0x1
  424134:	ldrb	w11, [x9, w11, sxtw]
  424138:	cmp	w11, #0xa
  42413c:	cset	w11, eq  // eq = none
  424140:	and	w11, w11, #0x1
  424144:	ldr	x9, [sp, #256]
  424148:	ldr	x12, [x9]
  42414c:	ldr	x13, [sp, #240]
  424150:	ldr	x14, [x13]
  424154:	mov	x15, #0x8                   	// #8
  424158:	mul	x14, x15, x14
  42415c:	add	x12, x12, x14
  424160:	ldr	x12, [x12]
  424164:	str	w11, [x12, #40]
  424168:	ldr	x8, [sp, #184]
  42416c:	ldr	x0, [x8]
  424170:	bl	410db8 <ferror@plt+0xf068>
  424174:	ldr	x8, [sp, #136]
  424178:	str	w0, [x8]
  42417c:	mov	w9, #0x103                 	// #259
  424180:	stur	w9, [x29, #-12]
  424184:	b	425774 <ferror@plt+0x23a24>
  424188:	ldr	x8, [sp, #176]
  42418c:	ldr	w9, [x8]
  424190:	cmp	w9, #0x0
  424194:	cset	w9, le
  424198:	tbnz	w9, #0, 4241e4 <ferror@plt+0x22494>
  42419c:	ldr	x8, [sp, #184]
  4241a0:	ldr	x9, [x8]
  4241a4:	ldr	x10, [sp, #176]
  4241a8:	ldr	w11, [x10]
  4241ac:	subs	w11, w11, #0x1
  4241b0:	ldrb	w11, [x9, w11, sxtw]
  4241b4:	cmp	w11, #0xa
  4241b8:	cset	w11, eq  // eq = none
  4241bc:	and	w11, w11, #0x1
  4241c0:	ldr	x9, [sp, #256]
  4241c4:	ldr	x12, [x9]
  4241c8:	ldr	x13, [sp, #240]
  4241cc:	ldr	x14, [x13]
  4241d0:	mov	x15, #0x8                   	// #8
  4241d4:	mul	x14, x15, x14
  4241d8:	add	x12, x12, x14
  4241dc:	ldr	x12, [x12]
  4241e0:	str	w11, [x12, #40]
  4241e4:	mov	w8, #0x2c                  	// #44
  4241e8:	stur	w8, [x29, #-12]
  4241ec:	b	425774 <ferror@plt+0x23a24>
  4241f0:	ldr	x8, [sp, #176]
  4241f4:	ldr	w9, [x8]
  4241f8:	cmp	w9, #0x0
  4241fc:	cset	w9, le
  424200:	tbnz	w9, #0, 42424c <ferror@plt+0x224fc>
  424204:	ldr	x8, [sp, #184]
  424208:	ldr	x9, [x8]
  42420c:	ldr	x10, [sp, #176]
  424210:	ldr	w11, [x10]
  424214:	subs	w11, w11, #0x1
  424218:	ldrb	w11, [x9, w11, sxtw]
  42421c:	cmp	w11, #0xa
  424220:	cset	w11, eq  // eq = none
  424224:	and	w11, w11, #0x1
  424228:	ldr	x9, [sp, #256]
  42422c:	ldr	x12, [x9]
  424230:	ldr	x13, [sp, #240]
  424234:	ldr	x14, [x13]
  424238:	mov	x15, #0x8                   	// #8
  42423c:	mul	x14, x15, x14
  424240:	add	x12, x12, x14
  424244:	ldr	x12, [x12]
  424248:	str	w11, [x12, #40]
  42424c:	mov	w8, #0x3                   	// #3
  424250:	ldr	x9, [sp, #280]
  424254:	str	w8, [x9]
  424258:	ldr	x10, [sp, #96]
  42425c:	ldr	w8, [x10]
  424260:	cbnz	w8, 424270 <ferror@plt+0x22520>
  424264:	ldr	x8, [sp, #288]
  424268:	ldr	w9, [x8]
  42426c:	cbz	w9, 42427c <ferror@plt+0x2252c>
  424270:	mov	w8, #0x12c                 	// #300
  424274:	stur	w8, [x29, #-12]
  424278:	b	425774 <ferror@plt+0x23a24>
  42427c:	mov	w8, #0x12e                 	// #302
  424280:	stur	w8, [x29, #-12]
  424284:	b	425774 <ferror@plt+0x23a24>
  424288:	ldr	x8, [sp, #176]
  42428c:	ldr	w9, [x8]
  424290:	cmp	w9, #0x0
  424294:	cset	w9, le
  424298:	tbnz	w9, #0, 4242e4 <ferror@plt+0x22594>
  42429c:	ldr	x8, [sp, #184]
  4242a0:	ldr	x9, [x8]
  4242a4:	ldr	x10, [sp, #176]
  4242a8:	ldr	w11, [x10]
  4242ac:	subs	w11, w11, #0x1
  4242b0:	ldrb	w11, [x9, w11, sxtw]
  4242b4:	cmp	w11, #0xa
  4242b8:	cset	w11, eq  // eq = none
  4242bc:	and	w11, w11, #0x1
  4242c0:	ldr	x9, [sp, #256]
  4242c4:	ldr	x12, [x9]
  4242c8:	ldr	x13, [sp, #240]
  4242cc:	ldr	x14, [x13]
  4242d0:	mov	x15, #0x8                   	// #8
  4242d4:	mul	x14, x15, x14
  4242d8:	add	x12, x12, x14
  4242dc:	ldr	x12, [x12]
  4242e0:	str	w11, [x12, #40]
  4242e4:	adrp	x0, 449000 <ferror@plt+0x472b0>
  4242e8:	add	x0, x0, #0x739
  4242ec:	bl	401d10 <gettext@plt>
  4242f0:	bl	4162f8 <ferror@plt+0x145a8>
  4242f4:	mov	w8, #0x3                   	// #3
  4242f8:	ldr	x9, [sp, #280]
  4242fc:	str	w8, [x9]
  424300:	mov	w8, #0x7d                  	// #125
  424304:	stur	w8, [x29, #-12]
  424308:	b	425774 <ferror@plt+0x23a24>
  42430c:	ldr	x8, [sp, #176]
  424310:	ldr	w9, [x8]
  424314:	cmp	w9, #0x0
  424318:	cset	w9, le
  42431c:	tbnz	w9, #0, 424368 <ferror@plt+0x22618>
  424320:	ldr	x8, [sp, #184]
  424324:	ldr	x9, [x8]
  424328:	ldr	x10, [sp, #176]
  42432c:	ldr	w11, [x10]
  424330:	subs	w11, w11, #0x1
  424334:	ldrb	w11, [x9, w11, sxtw]
  424338:	cmp	w11, #0xa
  42433c:	cset	w11, eq  // eq = none
  424340:	and	w11, w11, #0x1
  424344:	ldr	x9, [sp, #256]
  424348:	ldr	x12, [x9]
  42434c:	ldr	x13, [sp, #240]
  424350:	ldr	x14, [x13]
  424354:	mov	x15, #0x8                   	// #8
  424358:	mul	x14, x15, x14
  42435c:	add	x12, x12, x14
  424360:	ldr	x12, [x12]
  424364:	str	w11, [x12, #40]
  424368:	adrp	x0, 449000 <ferror@plt+0x472b0>
  42436c:	add	x0, x0, #0x753
  424370:	bl	401d10 <gettext@plt>
  424374:	bl	4162f8 <ferror@plt+0x145a8>
  424378:	mov	w8, #0x3                   	// #3
  42437c:	ldr	x9, [sp, #280]
  424380:	str	w8, [x9]
  424384:	ldr	x10, [sp, #128]
  424388:	ldr	w8, [x10]
  42438c:	add	w8, w8, #0x1
  424390:	str	w8, [x10]
  424394:	mov	w8, #0x7d                  	// #125
  424398:	stur	w8, [x29, #-12]
  42439c:	b	425774 <ferror@plt+0x23a24>
  4243a0:	ldr	x8, [sp, #176]
  4243a4:	ldr	w9, [x8]
  4243a8:	cmp	w9, #0x0
  4243ac:	cset	w9, le
  4243b0:	tbnz	w9, #0, 4243fc <ferror@plt+0x226ac>
  4243b4:	ldr	x8, [sp, #184]
  4243b8:	ldr	x9, [x8]
  4243bc:	ldr	x10, [sp, #176]
  4243c0:	ldr	w11, [x10]
  4243c4:	subs	w11, w11, #0x1
  4243c8:	ldrb	w11, [x9, w11, sxtw]
  4243cc:	cmp	w11, #0xa
  4243d0:	cset	w11, eq  // eq = none
  4243d4:	and	w11, w11, #0x1
  4243d8:	ldr	x9, [sp, #256]
  4243dc:	ldr	x12, [x9]
  4243e0:	ldr	x13, [sp, #240]
  4243e4:	ldr	x14, [x13]
  4243e8:	mov	x15, #0x8                   	// #8
  4243ec:	mul	x14, x15, x14
  4243f0:	add	x12, x12, x14
  4243f4:	ldr	x12, [x12]
  4243f8:	str	w11, [x12, #40]
  4243fc:	ldr	x8, [sp, #120]
  424400:	str	wzr, [x8]
  424404:	b	425770 <ferror@plt+0x23a20>
  424408:	ldr	x8, [sp, #176]
  42440c:	ldr	w9, [x8]
  424410:	cmp	w9, #0x0
  424414:	cset	w9, le
  424418:	tbnz	w9, #0, 424464 <ferror@plt+0x22714>
  42441c:	ldr	x8, [sp, #184]
  424420:	ldr	x9, [x8]
  424424:	ldr	x10, [sp, #176]
  424428:	ldr	w11, [x10]
  42442c:	subs	w11, w11, #0x1
  424430:	ldrb	w11, [x9, w11, sxtw]
  424434:	cmp	w11, #0xa
  424438:	cset	w11, eq  // eq = none
  42443c:	and	w11, w11, #0x1
  424440:	ldr	x9, [sp, #256]
  424444:	ldr	x12, [x9]
  424448:	ldr	x13, [sp, #240]
  42444c:	ldr	x14, [x13]
  424450:	mov	x15, #0x8                   	// #8
  424454:	mul	x14, x15, x14
  424458:	add	x12, x12, x14
  42445c:	ldr	x12, [x12]
  424460:	str	w11, [x12, #40]
  424464:	ldr	x8, [sp, #184]
  424468:	ldr	x0, [x8]
  42446c:	bl	40ffe4 <ferror@plt+0xe294>
  424470:	mov	w0, #0x18                  	// #24
  424474:	bl	425a34 <ferror@plt+0x23ce4>
  424478:	b	425770 <ferror@plt+0x23a20>
  42447c:	ldr	x8, [sp, #176]
  424480:	ldr	w9, [x8]
  424484:	cmp	w9, #0x0
  424488:	cset	w9, le
  42448c:	tbnz	w9, #0, 4244d8 <ferror@plt+0x22788>
  424490:	ldr	x8, [sp, #184]
  424494:	ldr	x9, [x8]
  424498:	ldr	x10, [sp, #176]
  42449c:	ldr	w11, [x10]
  4244a0:	subs	w11, w11, #0x1
  4244a4:	ldrb	w11, [x9, w11, sxtw]
  4244a8:	cmp	w11, #0xa
  4244ac:	cset	w11, eq  // eq = none
  4244b0:	and	w11, w11, #0x1
  4244b4:	ldr	x9, [sp, #256]
  4244b8:	ldr	x12, [x9]
  4244bc:	ldr	x13, [sp, #240]
  4244c0:	ldr	x14, [x13]
  4244c4:	mov	x15, #0x8                   	// #8
  4244c8:	mul	x14, x15, x14
  4244cc:	add	x12, x12, x14
  4244d0:	ldr	x12, [x12]
  4244d4:	str	w11, [x12, #40]
  4244d8:	ldr	x8, [sp, #184]
  4244dc:	ldr	x0, [x8]
  4244e0:	bl	40ffe4 <ferror@plt+0xe294>
  4244e4:	ldr	x8, [sp, #184]
  4244e8:	ldr	x0, [x8]
  4244ec:	bl	4102d8 <ferror@plt+0xe588>
  4244f0:	cbz	w0, 424504 <ferror@plt+0x227b4>
  4244f4:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  4244f8:	add	x8, x8, #0xb20
  4244fc:	mov	w9, #0x1                   	// #1
  424500:	str	w9, [x8]
  424504:	b	425770 <ferror@plt+0x23a20>
  424508:	ldr	x8, [sp, #176]
  42450c:	ldr	w9, [x8]
  424510:	cmp	w9, #0x0
  424514:	cset	w9, le
  424518:	tbnz	w9, #0, 424564 <ferror@plt+0x22814>
  42451c:	ldr	x8, [sp, #184]
  424520:	ldr	x9, [x8]
  424524:	ldr	x10, [sp, #176]
  424528:	ldr	w11, [x10]
  42452c:	subs	w11, w11, #0x1
  424530:	ldrb	w11, [x9, w11, sxtw]
  424534:	cmp	w11, #0xa
  424538:	cset	w11, eq  // eq = none
  42453c:	and	w11, w11, #0x1
  424540:	ldr	x9, [sp, #256]
  424544:	ldr	x12, [x9]
  424548:	ldr	x13, [sp, #240]
  42454c:	ldr	x14, [x13]
  424550:	mov	x15, #0x8                   	// #8
  424554:	mul	x14, x15, x14
  424558:	add	x12, x12, x14
  42455c:	ldr	x12, [x12]
  424560:	str	w11, [x12, #40]
  424564:	ldr	x8, [sp, #184]
  424568:	ldr	x0, [x8]
  42456c:	bl	40ffe4 <ferror@plt+0xe294>
  424570:	ldr	x8, [sp, #184]
  424574:	ldr	x0, [x8]
  424578:	bl	410260 <ferror@plt+0xe510>
  42457c:	cbz	w0, 424590 <ferror@plt+0x22840>
  424580:	adrp	x8, 469000 <stdin@@GLIBC_2.17+0x62f0>
  424584:	add	x8, x8, #0xfb4
  424588:	mov	w9, #0x1                   	// #1
  42458c:	str	w9, [x8]
  424590:	b	425770 <ferror@plt+0x23a20>
  424594:	ldr	x8, [sp, #176]
  424598:	ldr	w9, [x8]
  42459c:	cmp	w9, #0x0
  4245a0:	cset	w9, le
  4245a4:	tbnz	w9, #0, 4245f0 <ferror@plt+0x228a0>
  4245a8:	ldr	x8, [sp, #184]
  4245ac:	ldr	x9, [x8]
  4245b0:	ldr	x10, [sp, #176]
  4245b4:	ldr	w11, [x10]
  4245b8:	subs	w11, w11, #0x1
  4245bc:	ldrb	w11, [x9, w11, sxtw]
  4245c0:	cmp	w11, #0xa
  4245c4:	cset	w11, eq  // eq = none
  4245c8:	and	w11, w11, #0x1
  4245cc:	ldr	x9, [sp, #256]
  4245d0:	ldr	x12, [x9]
  4245d4:	ldr	x13, [sp, #240]
  4245d8:	ldr	x14, [x13]
  4245dc:	mov	x15, #0x8                   	// #8
  4245e0:	mul	x14, x15, x14
  4245e4:	add	x12, x12, x14
  4245e8:	ldr	x12, [x12]
  4245ec:	str	w11, [x12, #40]
  4245f0:	ldr	x8, [sp, #184]
  4245f4:	ldr	x0, [x8]
  4245f8:	bl	40ffe4 <ferror@plt+0xe294>
  4245fc:	b	425770 <ferror@plt+0x23a20>
  424600:	ldr	x8, [sp, #176]
  424604:	ldr	w9, [x8]
  424608:	cmp	w9, #0x0
  42460c:	cset	w9, le
  424610:	tbnz	w9, #0, 42465c <ferror@plt+0x2290c>
  424614:	ldr	x8, [sp, #184]
  424618:	ldr	x9, [x8]
  42461c:	ldr	x10, [sp, #176]
  424620:	ldr	w11, [x10]
  424624:	subs	w11, w11, #0x1
  424628:	ldrb	w11, [x9, w11, sxtw]
  42462c:	cmp	w11, #0xa
  424630:	cset	w11, eq  // eq = none
  424634:	and	w11, w11, #0x1
  424638:	ldr	x9, [sp, #256]
  42463c:	ldr	x12, [x9]
  424640:	ldr	x13, [sp, #240]
  424644:	ldr	x14, [x13]
  424648:	mov	x15, #0x8                   	// #8
  42464c:	mul	x14, x15, x14
  424650:	add	x12, x12, x14
  424654:	ldr	x12, [x12]
  424658:	str	w11, [x12, #40]
  42465c:	ldr	x8, [sp, #128]
  424660:	ldr	w9, [x8]
  424664:	add	w9, w9, #0x1
  424668:	str	w9, [x8]
  42466c:	ldr	x10, [sp, #184]
  424670:	ldr	x0, [x10]
  424674:	bl	40ffe4 <ferror@plt+0xe294>
  424678:	ldr	x8, [sp, #120]
  42467c:	ldr	w9, [x8]
  424680:	cmp	w9, #0x0
  424684:	cset	w9, le
  424688:	tbnz	w9, #0, 4246a0 <ferror@plt+0x22950>
  42468c:	ldur	w8, [x29, #-40]
  424690:	cbz	w8, 4246d0 <ferror@plt+0x22980>
  424694:	ldr	x8, [sp, #104]
  424698:	ldr	w9, [x8]
  42469c:	cbz	w9, 4246d0 <ferror@plt+0x22980>
  4246a0:	ldr	x8, [sp, #112]
  4246a4:	ldr	w9, [x8]
  4246a8:	cbz	w9, 4246b8 <ferror@plt+0x22968>
  4246ac:	adrp	x0, 42d000 <ferror@plt+0x2b2b0>
  4246b0:	add	x0, x0, #0x601
  4246b4:	bl	40ffe4 <ferror@plt+0xe294>
  4246b8:	stur	wzr, [x29, #-40]
  4246bc:	ldr	x8, [sp, #112]
  4246c0:	str	wzr, [x8]
  4246c4:	mov	w9, #0x3                   	// #3
  4246c8:	ldr	x10, [sp, #280]
  4246cc:	str	w9, [x10]
  4246d0:	b	425770 <ferror@plt+0x23a20>
  4246d4:	ldr	x8, [sp, #176]
  4246d8:	ldr	w9, [x8]
  4246dc:	cmp	w9, #0x0
  4246e0:	cset	w9, le
  4246e4:	tbnz	w9, #0, 424730 <ferror@plt+0x229e0>
  4246e8:	ldr	x8, [sp, #184]
  4246ec:	ldr	x9, [x8]
  4246f0:	ldr	x10, [sp, #176]
  4246f4:	ldr	w11, [x10]
  4246f8:	subs	w11, w11, #0x1
  4246fc:	ldrb	w11, [x9, w11, sxtw]
  424700:	cmp	w11, #0xa
  424704:	cset	w11, eq  // eq = none
  424708:	and	w11, w11, #0x1
  42470c:	ldr	x9, [sp, #256]
  424710:	ldr	x12, [x9]
  424714:	ldr	x13, [sp, #240]
  424718:	ldr	x14, [x13]
  42471c:	mov	x15, #0x8                   	// #8
  424720:	mul	x14, x15, x14
  424724:	add	x12, x12, x14
  424728:	ldr	x12, [x12]
  42472c:	str	w11, [x12, #40]
  424730:	ldr	x8, [sp, #184]
  424734:	ldr	x0, [x8]
  424738:	bl	40ffe4 <ferror@plt+0xe294>
  42473c:	ldr	x8, [sp, #120]
  424740:	ldr	w9, [x8]
  424744:	add	w9, w9, #0x1
  424748:	str	w9, [x8]
  42474c:	b	425770 <ferror@plt+0x23a20>
  424750:	ldr	x8, [sp, #176]
  424754:	ldr	w9, [x8]
  424758:	cmp	w9, #0x0
  42475c:	cset	w9, le
  424760:	tbnz	w9, #0, 4247ac <ferror@plt+0x22a5c>
  424764:	ldr	x8, [sp, #184]
  424768:	ldr	x9, [x8]
  42476c:	ldr	x10, [sp, #176]
  424770:	ldr	w11, [x10]
  424774:	subs	w11, w11, #0x1
  424778:	ldrb	w11, [x9, w11, sxtw]
  42477c:	cmp	w11, #0xa
  424780:	cset	w11, eq  // eq = none
  424784:	and	w11, w11, #0x1
  424788:	ldr	x9, [sp, #256]
  42478c:	ldr	x12, [x9]
  424790:	ldr	x13, [sp, #240]
  424794:	ldr	x14, [x13]
  424798:	mov	x15, #0x8                   	// #8
  42479c:	mul	x14, x15, x14
  4247a0:	add	x12, x12, x14
  4247a4:	ldr	x12, [x12]
  4247a8:	str	w11, [x12, #40]
  4247ac:	ldr	x8, [sp, #184]
  4247b0:	ldr	x0, [x8]
  4247b4:	bl	40ffe4 <ferror@plt+0xe294>
  4247b8:	ldr	x8, [sp, #120]
  4247bc:	ldr	w9, [x8]
  4247c0:	subs	w9, w9, #0x1
  4247c4:	str	w9, [x8]
  4247c8:	b	425770 <ferror@plt+0x23a20>
  4247cc:	ldr	x8, [sp, #176]
  4247d0:	ldr	w9, [x8]
  4247d4:	cmp	w9, #0x0
  4247d8:	cset	w9, le
  4247dc:	tbnz	w9, #0, 424828 <ferror@plt+0x22ad8>
  4247e0:	ldr	x8, [sp, #184]
  4247e4:	ldr	x9, [x8]
  4247e8:	ldr	x10, [sp, #176]
  4247ec:	ldr	w11, [x10]
  4247f0:	subs	w11, w11, #0x1
  4247f4:	ldrb	w11, [x9, w11, sxtw]
  4247f8:	cmp	w11, #0xa
  4247fc:	cset	w11, eq  // eq = none
  424800:	and	w11, w11, #0x1
  424804:	ldr	x9, [sp, #256]
  424808:	ldr	x12, [x9]
  42480c:	ldr	x13, [sp, #240]
  424810:	ldr	x14, [x13]
  424814:	mov	x15, #0x8                   	// #8
  424818:	mul	x14, x15, x14
  42481c:	add	x12, x12, x14
  424820:	ldr	x12, [x12]
  424824:	str	w11, [x12, #40]
  424828:	ldr	x8, [sp, #184]
  42482c:	ldr	x0, [x8]
  424830:	bl	40ffe4 <ferror@plt+0xe294>
  424834:	b	425770 <ferror@plt+0x23a20>
  424838:	ldr	x8, [sp, #176]
  42483c:	ldr	w9, [x8]
  424840:	cmp	w9, #0x0
  424844:	cset	w9, le
  424848:	tbnz	w9, #0, 424894 <ferror@plt+0x22b44>
  42484c:	ldr	x8, [sp, #184]
  424850:	ldr	x9, [x8]
  424854:	ldr	x10, [sp, #176]
  424858:	ldr	w11, [x10]
  42485c:	subs	w11, w11, #0x1
  424860:	ldrb	w11, [x9, w11, sxtw]
  424864:	cmp	w11, #0xa
  424868:	cset	w11, eq  // eq = none
  42486c:	and	w11, w11, #0x1
  424870:	ldr	x9, [sp, #256]
  424874:	ldr	x12, [x9]
  424878:	ldr	x13, [sp, #240]
  42487c:	ldr	x14, [x13]
  424880:	mov	x15, #0x8                   	// #8
  424884:	mul	x14, x15, x14
  424888:	add	x12, x12, x14
  42488c:	ldr	x12, [x12]
  424890:	str	w11, [x12, #40]
  424894:	ldr	x8, [sp, #184]
  424898:	ldr	x0, [x8]
  42489c:	bl	40ffe4 <ferror@plt+0xe294>
  4248a0:	b	425770 <ferror@plt+0x23a20>
  4248a4:	ldr	x8, [sp, #176]
  4248a8:	ldr	w9, [x8]
  4248ac:	cmp	w9, #0x0
  4248b0:	cset	w9, le
  4248b4:	tbnz	w9, #0, 424900 <ferror@plt+0x22bb0>
  4248b8:	ldr	x8, [sp, #184]
  4248bc:	ldr	x9, [x8]
  4248c0:	ldr	x10, [sp, #176]
  4248c4:	ldr	w11, [x10]
  4248c8:	subs	w11, w11, #0x1
  4248cc:	ldrb	w11, [x9, w11, sxtw]
  4248d0:	cmp	w11, #0xa
  4248d4:	cset	w11, eq  // eq = none
  4248d8:	and	w11, w11, #0x1
  4248dc:	ldr	x9, [sp, #256]
  4248e0:	ldr	x12, [x9]
  4248e4:	ldr	x13, [sp, #240]
  4248e8:	ldr	x14, [x13]
  4248ec:	mov	x15, #0x8                   	// #8
  4248f0:	mul	x14, x15, x14
  4248f4:	add	x12, x12, x14
  4248f8:	ldr	x12, [x12]
  4248fc:	str	w11, [x12, #40]
  424900:	ldr	x8, [sp, #184]
  424904:	ldr	x0, [x8]
  424908:	bl	40ffe4 <ferror@plt+0xe294>
  42490c:	b	425770 <ferror@plt+0x23a20>
  424910:	ldr	x8, [sp, #176]
  424914:	ldr	w9, [x8]
  424918:	cmp	w9, #0x0
  42491c:	cset	w9, le
  424920:	tbnz	w9, #0, 42496c <ferror@plt+0x22c1c>
  424924:	ldr	x8, [sp, #184]
  424928:	ldr	x9, [x8]
  42492c:	ldr	x10, [sp, #176]
  424930:	ldr	w11, [x10]
  424934:	subs	w11, w11, #0x1
  424938:	ldrb	w11, [x9, w11, sxtw]
  42493c:	cmp	w11, #0xa
  424940:	cset	w11, eq  // eq = none
  424944:	and	w11, w11, #0x1
  424948:	ldr	x9, [sp, #256]
  42494c:	ldr	x12, [x9]
  424950:	ldr	x13, [sp, #240]
  424954:	ldr	x14, [x13]
  424958:	mov	x15, #0x8                   	// #8
  42495c:	mul	x14, x15, x14
  424960:	add	x12, x12, x14
  424964:	ldr	x12, [x12]
  424968:	str	w11, [x12, #40]
  42496c:	ldr	x8, [sp, #184]
  424970:	ldr	x0, [x8]
  424974:	bl	40ffe4 <ferror@plt+0xe294>
  424978:	mov	w9, #0x35                  	// #53
  42497c:	ldr	x8, [sp, #280]
  424980:	str	w9, [x8]
  424984:	b	425770 <ferror@plt+0x23a20>
  424988:	ldr	x8, [sp, #176]
  42498c:	ldr	w9, [x8]
  424990:	cmp	w9, #0x0
  424994:	cset	w9, le
  424998:	tbnz	w9, #0, 4249e4 <ferror@plt+0x22c94>
  42499c:	ldr	x8, [sp, #184]
  4249a0:	ldr	x9, [x8]
  4249a4:	ldr	x10, [sp, #176]
  4249a8:	ldr	w11, [x10]
  4249ac:	subs	w11, w11, #0x1
  4249b0:	ldrb	w11, [x9, w11, sxtw]
  4249b4:	cmp	w11, #0xa
  4249b8:	cset	w11, eq  // eq = none
  4249bc:	and	w11, w11, #0x1
  4249c0:	ldr	x9, [sp, #256]
  4249c4:	ldr	x12, [x9]
  4249c8:	ldr	x13, [sp, #240]
  4249cc:	ldr	x14, [x13]
  4249d0:	mov	x15, #0x8                   	// #8
  4249d4:	mul	x14, x15, x14
  4249d8:	add	x12, x12, x14
  4249dc:	ldr	x12, [x12]
  4249e0:	str	w11, [x12, #40]
  4249e4:	ldr	x8, [sp, #184]
  4249e8:	ldr	x0, [x8]
  4249ec:	bl	40ffe4 <ferror@plt+0xe294>
  4249f0:	mov	w9, #0x1f                  	// #31
  4249f4:	ldr	x8, [sp, #280]
  4249f8:	str	w9, [x8]
  4249fc:	b	425770 <ferror@plt+0x23a20>
  424a00:	ldr	x8, [sp, #176]
  424a04:	ldr	w9, [x8]
  424a08:	cmp	w9, #0x0
  424a0c:	cset	w9, le
  424a10:	tbnz	w9, #0, 424a5c <ferror@plt+0x22d0c>
  424a14:	ldr	x8, [sp, #184]
  424a18:	ldr	x9, [x8]
  424a1c:	ldr	x10, [sp, #176]
  424a20:	ldr	w11, [x10]
  424a24:	subs	w11, w11, #0x1
  424a28:	ldrb	w11, [x9, w11, sxtw]
  424a2c:	cmp	w11, #0xa
  424a30:	cset	w11, eq  // eq = none
  424a34:	and	w11, w11, #0x1
  424a38:	ldr	x9, [sp, #256]
  424a3c:	ldr	x12, [x9]
  424a40:	ldr	x13, [sp, #240]
  424a44:	ldr	x14, [x13]
  424a48:	mov	x15, #0x8                   	// #8
  424a4c:	mul	x14, x15, x14
  424a50:	add	x12, x12, x14
  424a54:	ldr	x12, [x12]
  424a58:	str	w11, [x12, #40]
  424a5c:	ldr	x8, [sp, #128]
  424a60:	ldr	w9, [x8]
  424a64:	add	w9, w9, #0x1
  424a68:	str	w9, [x8]
  424a6c:	ldr	x10, [sp, #184]
  424a70:	ldr	x0, [x10]
  424a74:	bl	40ffe4 <ferror@plt+0xe294>
  424a78:	ldr	x8, [sp, #120]
  424a7c:	ldr	w9, [x8]
  424a80:	cmp	w9, #0x0
  424a84:	cset	w9, gt
  424a88:	tbnz	w9, #0, 424ab8 <ferror@plt+0x22d68>
  424a8c:	ldr	x8, [sp, #112]
  424a90:	ldr	w9, [x8]
  424a94:	cbz	w9, 424aa4 <ferror@plt+0x22d54>
  424a98:	adrp	x0, 42d000 <ferror@plt+0x2b2b0>
  424a9c:	add	x0, x0, #0x601
  424aa0:	bl	40ffe4 <ferror@plt+0xe294>
  424aa4:	ldr	x8, [sp, #112]
  424aa8:	str	wzr, [x8]
  424aac:	mov	w9, #0x3                   	// #3
  424ab0:	ldr	x10, [sp, #280]
  424ab4:	str	w9, [x10]
  424ab8:	b	425770 <ferror@plt+0x23a20>
  424abc:	ldr	x8, [sp, #176]
  424ac0:	ldr	w9, [x8]
  424ac4:	cmp	w9, #0x0
  424ac8:	cset	w9, le
  424acc:	tbnz	w9, #0, 424b18 <ferror@plt+0x22dc8>
  424ad0:	ldr	x8, [sp, #184]
  424ad4:	ldr	x9, [x8]
  424ad8:	ldr	x10, [sp, #176]
  424adc:	ldr	w11, [x10]
  424ae0:	subs	w11, w11, #0x1
  424ae4:	ldrb	w11, [x9, w11, sxtw]
  424ae8:	cmp	w11, #0xa
  424aec:	cset	w11, eq  // eq = none
  424af0:	and	w11, w11, #0x1
  424af4:	ldr	x9, [sp, #256]
  424af8:	ldr	x12, [x9]
  424afc:	ldr	x13, [sp, #240]
  424b00:	ldr	x14, [x13]
  424b04:	mov	x15, #0x8                   	// #8
  424b08:	mul	x14, x15, x14
  424b0c:	add	x12, x12, x14
  424b10:	ldr	x12, [x12]
  424b14:	str	w11, [x12, #40]
  424b18:	ldr	x8, [sp, #184]
  424b1c:	ldr	x0, [x8]
  424b20:	bl	40ffe4 <ferror@plt+0xe294>
  424b24:	b	425770 <ferror@plt+0x23a20>
  424b28:	ldr	x8, [sp, #176]
  424b2c:	ldr	w9, [x8]
  424b30:	cmp	w9, #0x0
  424b34:	cset	w9, le
  424b38:	tbnz	w9, #0, 424b84 <ferror@plt+0x22e34>
  424b3c:	ldr	x8, [sp, #184]
  424b40:	ldr	x9, [x8]
  424b44:	ldr	x10, [sp, #176]
  424b48:	ldr	w11, [x10]
  424b4c:	subs	w11, w11, #0x1
  424b50:	ldrb	w11, [x9, w11, sxtw]
  424b54:	cmp	w11, #0xa
  424b58:	cset	w11, eq  // eq = none
  424b5c:	and	w11, w11, #0x1
  424b60:	ldr	x9, [sp, #256]
  424b64:	ldr	x12, [x9]
  424b68:	ldr	x13, [sp, #240]
  424b6c:	ldr	x14, [x13]
  424b70:	mov	x15, #0x8                   	// #8
  424b74:	mul	x14, x15, x14
  424b78:	add	x12, x12, x14
  424b7c:	ldr	x12, [x12]
  424b80:	str	w11, [x12, #40]
  424b84:	ldr	x8, [sp, #184]
  424b88:	ldr	x0, [x8]
  424b8c:	bl	40ffe4 <ferror@plt+0xe294>
  424b90:	b	425770 <ferror@plt+0x23a20>
  424b94:	ldr	x8, [sp, #176]
  424b98:	ldr	w9, [x8]
  424b9c:	cmp	w9, #0x0
  424ba0:	cset	w9, le
  424ba4:	tbnz	w9, #0, 424bf0 <ferror@plt+0x22ea0>
  424ba8:	ldr	x8, [sp, #184]
  424bac:	ldr	x9, [x8]
  424bb0:	ldr	x10, [sp, #176]
  424bb4:	ldr	w11, [x10]
  424bb8:	subs	w11, w11, #0x1
  424bbc:	ldrb	w11, [x9, w11, sxtw]
  424bc0:	cmp	w11, #0xa
  424bc4:	cset	w11, eq  // eq = none
  424bc8:	and	w11, w11, #0x1
  424bcc:	ldr	x9, [sp, #256]
  424bd0:	ldr	x12, [x9]
  424bd4:	ldr	x13, [sp, #240]
  424bd8:	ldr	x14, [x13]
  424bdc:	mov	x15, #0x8                   	// #8
  424be0:	mul	x14, x15, x14
  424be4:	add	x12, x12, x14
  424be8:	ldr	x12, [x12]
  424bec:	str	w11, [x12, #40]
  424bf0:	ldr	x8, [sp, #184]
  424bf4:	ldr	x0, [x8]
  424bf8:	bl	40ffe4 <ferror@plt+0xe294>
  424bfc:	mov	w9, #0x19                  	// #25
  424c00:	ldr	x8, [sp, #280]
  424c04:	str	w9, [x8]
  424c08:	b	425770 <ferror@plt+0x23a20>
  424c0c:	ldr	x8, [sp, #176]
  424c10:	ldr	w9, [x8]
  424c14:	cmp	w9, #0x0
  424c18:	cset	w9, le
  424c1c:	tbnz	w9, #0, 424c68 <ferror@plt+0x22f18>
  424c20:	ldr	x8, [sp, #184]
  424c24:	ldr	x9, [x8]
  424c28:	ldr	x10, [sp, #176]
  424c2c:	ldr	w11, [x10]
  424c30:	subs	w11, w11, #0x1
  424c34:	ldrb	w11, [x9, w11, sxtw]
  424c38:	cmp	w11, #0xa
  424c3c:	cset	w11, eq  // eq = none
  424c40:	and	w11, w11, #0x1
  424c44:	ldr	x9, [sp, #256]
  424c48:	ldr	x12, [x9]
  424c4c:	ldr	x13, [sp, #240]
  424c50:	ldr	x14, [x13]
  424c54:	mov	x15, #0x8                   	// #8
  424c58:	mul	x14, x15, x14
  424c5c:	add	x12, x12, x14
  424c60:	ldr	x12, [x12]
  424c64:	str	w11, [x12, #40]
  424c68:	ldr	x8, [sp, #184]
  424c6c:	ldr	x0, [x8]
  424c70:	bl	40ffe4 <ferror@plt+0xe294>
  424c74:	b	425770 <ferror@plt+0x23a20>
  424c78:	ldr	x8, [sp, #176]
  424c7c:	ldr	w9, [x8]
  424c80:	cmp	w9, #0x0
  424c84:	cset	w9, le
  424c88:	tbnz	w9, #0, 424cd4 <ferror@plt+0x22f84>
  424c8c:	ldr	x8, [sp, #184]
  424c90:	ldr	x9, [x8]
  424c94:	ldr	x10, [sp, #176]
  424c98:	ldr	w11, [x10]
  424c9c:	subs	w11, w11, #0x1
  424ca0:	ldrb	w11, [x9, w11, sxtw]
  424ca4:	cmp	w11, #0xa
  424ca8:	cset	w11, eq  // eq = none
  424cac:	and	w11, w11, #0x1
  424cb0:	ldr	x9, [sp, #256]
  424cb4:	ldr	x12, [x9]
  424cb8:	ldr	x13, [sp, #240]
  424cbc:	ldr	x14, [x13]
  424cc0:	mov	x15, #0x8                   	// #8
  424cc4:	mul	x14, x15, x14
  424cc8:	add	x12, x12, x14
  424ccc:	ldr	x12, [x12]
  424cd0:	str	w11, [x12, #40]
  424cd4:	ldr	x8, [sp, #184]
  424cd8:	ldr	x0, [x8]
  424cdc:	bl	40ffe4 <ferror@plt+0xe294>
  424ce0:	mov	w9, #0x19                  	// #25
  424ce4:	ldr	x8, [sp, #280]
  424ce8:	str	w9, [x8]
  424cec:	b	425770 <ferror@plt+0x23a20>
  424cf0:	ldr	x8, [sp, #176]
  424cf4:	ldr	w9, [x8]
  424cf8:	cmp	w9, #0x0
  424cfc:	cset	w9, le
  424d00:	tbnz	w9, #0, 424d4c <ferror@plt+0x22ffc>
  424d04:	ldr	x8, [sp, #184]
  424d08:	ldr	x9, [x8]
  424d0c:	ldr	x10, [sp, #176]
  424d10:	ldr	w11, [x10]
  424d14:	subs	w11, w11, #0x1
  424d18:	ldrb	w11, [x9, w11, sxtw]
  424d1c:	cmp	w11, #0xa
  424d20:	cset	w11, eq  // eq = none
  424d24:	and	w11, w11, #0x1
  424d28:	ldr	x9, [sp, #256]
  424d2c:	ldr	x12, [x9]
  424d30:	ldr	x13, [sp, #240]
  424d34:	ldr	x14, [x13]
  424d38:	mov	x15, #0x8                   	// #8
  424d3c:	mul	x14, x15, x14
  424d40:	add	x12, x12, x14
  424d44:	ldr	x12, [x12]
  424d48:	str	w11, [x12, #40]
  424d4c:	ldr	x8, [sp, #184]
  424d50:	ldr	x0, [x8]
  424d54:	bl	40ffe4 <ferror@plt+0xe294>
  424d58:	b	425770 <ferror@plt+0x23a20>
  424d5c:	ldr	x8, [sp, #176]
  424d60:	ldr	w9, [x8]
  424d64:	cmp	w9, #0x0
  424d68:	cset	w9, le
  424d6c:	tbnz	w9, #0, 424db8 <ferror@plt+0x23068>
  424d70:	ldr	x8, [sp, #184]
  424d74:	ldr	x9, [x8]
  424d78:	ldr	x10, [sp, #176]
  424d7c:	ldr	w11, [x10]
  424d80:	subs	w11, w11, #0x1
  424d84:	ldrb	w11, [x9, w11, sxtw]
  424d88:	cmp	w11, #0xa
  424d8c:	cset	w11, eq  // eq = none
  424d90:	and	w11, w11, #0x1
  424d94:	ldr	x9, [sp, #256]
  424d98:	ldr	x12, [x9]
  424d9c:	ldr	x13, [sp, #240]
  424da0:	ldr	x14, [x13]
  424da4:	mov	x15, #0x8                   	// #8
  424da8:	mul	x14, x15, x14
  424dac:	add	x12, x12, x14
  424db0:	ldr	x12, [x12]
  424db4:	str	w11, [x12, #40]
  424db8:	ldr	x8, [sp, #184]
  424dbc:	ldr	x0, [x8]
  424dc0:	bl	40ffe4 <ferror@plt+0xe294>
  424dc4:	b	425770 <ferror@plt+0x23a20>
  424dc8:	ldr	x8, [sp, #176]
  424dcc:	ldr	w9, [x8]
  424dd0:	cmp	w9, #0x0
  424dd4:	cset	w9, le
  424dd8:	tbnz	w9, #0, 424e24 <ferror@plt+0x230d4>
  424ddc:	ldr	x8, [sp, #184]
  424de0:	ldr	x9, [x8]
  424de4:	ldr	x10, [sp, #176]
  424de8:	ldr	w11, [x10]
  424dec:	subs	w11, w11, #0x1
  424df0:	ldrb	w11, [x9, w11, sxtw]
  424df4:	cmp	w11, #0xa
  424df8:	cset	w11, eq  // eq = none
  424dfc:	and	w11, w11, #0x1
  424e00:	ldr	x9, [sp, #256]
  424e04:	ldr	x12, [x9]
  424e08:	ldr	x13, [sp, #240]
  424e0c:	ldr	x14, [x13]
  424e10:	mov	x15, #0x8                   	// #8
  424e14:	mul	x14, x15, x14
  424e18:	add	x12, x12, x14
  424e1c:	ldr	x12, [x12]
  424e20:	str	w11, [x12, #40]
  424e24:	ldr	x8, [sp, #128]
  424e28:	ldr	w9, [x8]
  424e2c:	add	w9, w9, #0x1
  424e30:	str	w9, [x8]
  424e34:	ldr	x10, [sp, #184]
  424e38:	ldr	x0, [x10]
  424e3c:	bl	40ffe4 <ferror@plt+0xe294>
  424e40:	ldr	x8, [sp, #120]
  424e44:	ldr	w9, [x8]
  424e48:	cmp	w9, #0x0
  424e4c:	cset	w9, gt
  424e50:	tbnz	w9, #0, 424e64 <ferror@plt+0x23114>
  424e54:	mov	w8, #0x3                   	// #3
  424e58:	ldr	x9, [sp, #280]
  424e5c:	str	w8, [x9]
  424e60:	b	424e70 <ferror@plt+0x23120>
  424e64:	mov	w8, #0x19                  	// #25
  424e68:	ldr	x9, [sp, #280]
  424e6c:	str	w8, [x9]
  424e70:	b	425770 <ferror@plt+0x23a20>
  424e74:	ldr	x8, [sp, #176]
  424e78:	ldr	w9, [x8]
  424e7c:	cmp	w9, #0x0
  424e80:	cset	w9, le
  424e84:	tbnz	w9, #0, 424ed0 <ferror@plt+0x23180>
  424e88:	ldr	x8, [sp, #184]
  424e8c:	ldr	x9, [x8]
  424e90:	ldr	x10, [sp, #176]
  424e94:	ldr	w11, [x10]
  424e98:	subs	w11, w11, #0x1
  424e9c:	ldrb	w11, [x9, w11, sxtw]
  424ea0:	cmp	w11, #0xa
  424ea4:	cset	w11, eq  // eq = none
  424ea8:	and	w11, w11, #0x1
  424eac:	ldr	x9, [sp, #256]
  424eb0:	ldr	x12, [x9]
  424eb4:	ldr	x13, [sp, #240]
  424eb8:	ldr	x14, [x13]
  424ebc:	mov	x15, #0x8                   	// #8
  424ec0:	mul	x14, x15, x14
  424ec4:	add	x12, x12, x14
  424ec8:	ldr	x12, [x12]
  424ecc:	str	w11, [x12, #40]
  424ed0:	ldr	x8, [sp, #184]
  424ed4:	ldr	x0, [x8]
  424ed8:	bl	40ffe4 <ferror@plt+0xe294>
  424edc:	b	425770 <ferror@plt+0x23a20>
  424ee0:	adrp	x0, 449000 <ferror@plt+0x472b0>
  424ee4:	add	x0, x0, #0x75d
  424ee8:	bl	401d10 <gettext@plt>
  424eec:	bl	4162f8 <ferror@plt+0x145a8>
  424ef0:	stur	wzr, [x29, #-12]
  424ef4:	b	425774 <ferror@plt+0x23a24>
  424ef8:	adrp	x0, 449000 <ferror@plt+0x472b0>
  424efc:	add	x0, x0, #0x77e
  424f00:	bl	401d10 <gettext@plt>
  424f04:	bl	4162f8 <ferror@plt+0x145a8>
  424f08:	stur	wzr, [x29, #-12]
  424f0c:	b	425774 <ferror@plt+0x23a24>
  424f10:	ldr	x8, [sp, #176]
  424f14:	ldr	w9, [x8]
  424f18:	cmp	w9, #0x0
  424f1c:	cset	w9, le
  424f20:	tbnz	w9, #0, 424f6c <ferror@plt+0x2321c>
  424f24:	ldr	x8, [sp, #184]
  424f28:	ldr	x9, [x8]
  424f2c:	ldr	x10, [sp, #176]
  424f30:	ldr	w11, [x10]
  424f34:	subs	w11, w11, #0x1
  424f38:	ldrb	w11, [x9, w11, sxtw]
  424f3c:	cmp	w11, #0xa
  424f40:	cset	w11, eq  // eq = none
  424f44:	and	w11, w11, #0x1
  424f48:	ldr	x9, [sp, #256]
  424f4c:	ldr	x12, [x9]
  424f50:	ldr	x13, [sp, #240]
  424f54:	ldr	x14, [x13]
  424f58:	mov	x15, #0x8                   	// #8
  424f5c:	mul	x14, x15, x14
  424f60:	add	x12, x12, x14
  424f64:	ldr	x12, [x12]
  424f68:	str	w11, [x12, #40]
  424f6c:	ldr	x8, [sp, #184]
  424f70:	ldr	x0, [x8]
  424f74:	bl	410df4 <ferror@plt+0xf0a4>
  424f78:	and	w9, w0, #0xff
  424f7c:	ldr	x8, [sp, #136]
  424f80:	str	w9, [x8]
  424f84:	ldr	x10, [sp, #280]
  424f88:	ldr	w9, [x10]
  424f8c:	subs	w9, w9, #0x1
  424f90:	mov	w11, #0x2                   	// #2
  424f94:	sdiv	w9, w9, w11
  424f98:	cmp	w9, #0xa
  424f9c:	b.ne	424fac <ferror@plt+0x2325c>  // b.any
  424fa0:	mov	w8, #0x17                  	// #23
  424fa4:	ldr	x9, [sp, #280]
  424fa8:	str	w8, [x9]
  424fac:	mov	w8, #0x102                 	// #258
  424fb0:	stur	w8, [x29, #-12]
  424fb4:	b	425774 <ferror@plt+0x23a24>
  424fb8:	ldr	x8, [sp, #176]
  424fbc:	ldr	w9, [x8]
  424fc0:	cmp	w9, #0x0
  424fc4:	cset	w9, le
  424fc8:	tbnz	w9, #0, 425014 <ferror@plt+0x232c4>
  424fcc:	ldr	x8, [sp, #184]
  424fd0:	ldr	x9, [x8]
  424fd4:	ldr	x10, [sp, #176]
  424fd8:	ldr	w11, [x10]
  424fdc:	subs	w11, w11, #0x1
  424fe0:	ldrb	w11, [x9, w11, sxtw]
  424fe4:	cmp	w11, #0xa
  424fe8:	cset	w11, eq  // eq = none
  424fec:	and	w11, w11, #0x1
  424ff0:	ldr	x9, [sp, #256]
  424ff4:	ldr	x12, [x9]
  424ff8:	ldr	x13, [sp, #240]
  424ffc:	ldr	x14, [x13]
  425000:	mov	x15, #0x8                   	// #8
  425004:	mul	x14, x15, x14
  425008:	add	x12, x12, x14
  42500c:	ldr	x12, [x12]
  425010:	str	w11, [x12, #40]
  425014:	ldr	x8, [sp, #144]
  425018:	ldr	x0, [x8]
  42501c:	ldr	x9, [sp, #264]
  425020:	ldr	x1, [x9]
  425024:	bl	4018b0 <fputs@plt>
  425028:	b	425770 <ferror@plt+0x23a20>
  42502c:	ldr	x8, [sp, #176]
  425030:	ldr	w9, [x8]
  425034:	cmp	w9, #0x0
  425038:	cset	w9, le
  42503c:	tbnz	w9, #0, 425088 <ferror@plt+0x23338>
  425040:	ldr	x8, [sp, #184]
  425044:	ldr	x9, [x8]
  425048:	ldr	x10, [sp, #176]
  42504c:	ldr	w11, [x10]
  425050:	subs	w11, w11, #0x1
  425054:	ldrb	w11, [x9, w11, sxtw]
  425058:	cmp	w11, #0xa
  42505c:	cset	w11, eq  // eq = none
  425060:	and	w11, w11, #0x1
  425064:	ldr	x9, [sp, #256]
  425068:	ldr	x12, [x9]
  42506c:	ldr	x13, [sp, #240]
  425070:	ldr	x14, [x13]
  425074:	mov	x15, #0x8                   	// #8
  425078:	mul	x14, x15, x14
  42507c:	add	x12, x12, x14
  425080:	ldr	x12, [x12]
  425084:	str	w11, [x12, #40]
  425088:	ldr	x8, [sp, #152]
  42508c:	ldr	x0, [x8]
  425090:	ldr	x9, [sp, #264]
  425094:	ldr	x1, [x9]
  425098:	bl	4018b0 <fputs@plt>
  42509c:	b	425770 <ferror@plt+0x23a20>
  4250a0:	ldr	x8, [sp, #176]
  4250a4:	ldr	w9, [x8]
  4250a8:	cmp	w9, #0x0
  4250ac:	cset	w9, le
  4250b0:	tbnz	w9, #0, 4250fc <ferror@plt+0x233ac>
  4250b4:	ldr	x8, [sp, #184]
  4250b8:	ldr	x9, [x8]
  4250bc:	ldr	x10, [sp, #176]
  4250c0:	ldr	w11, [x10]
  4250c4:	subs	w11, w11, #0x1
  4250c8:	ldrb	w11, [x9, w11, sxtw]
  4250cc:	cmp	w11, #0xa
  4250d0:	cset	w11, eq  // eq = none
  4250d4:	and	w11, w11, #0x1
  4250d8:	ldr	x9, [sp, #256]
  4250dc:	ldr	x12, [x9]
  4250e0:	ldr	x13, [sp, #240]
  4250e4:	ldr	x14, [x13]
  4250e8:	mov	x15, #0x8                   	// #8
  4250ec:	mul	x14, x15, x14
  4250f0:	add	x12, x12, x14
  4250f4:	ldr	x12, [x12]
  4250f8:	str	w11, [x12, #40]
  4250fc:	ldr	x8, [sp, #184]
  425100:	ldr	x0, [x8]
  425104:	ldr	x9, [sp, #176]
  425108:	ldrsw	x1, [x9]
  42510c:	ldr	x10, [sp, #264]
  425110:	ldr	x3, [x10]
  425114:	mov	x2, #0x1                   	// #1
  425118:	bl	401bd0 <fwrite@plt>
  42511c:	cbz	x0, 425120 <ferror@plt+0x233d0>
  425120:	b	425770 <ferror@plt+0x23a20>
  425124:	ldr	x8, [sp, #176]
  425128:	ldr	w9, [x8]
  42512c:	cmp	w9, #0x0
  425130:	cset	w9, le
  425134:	tbnz	w9, #0, 425180 <ferror@plt+0x23430>
  425138:	ldr	x8, [sp, #184]
  42513c:	ldr	x9, [x8]
  425140:	ldr	x10, [sp, #176]
  425144:	ldr	w11, [x10]
  425148:	subs	w11, w11, #0x1
  42514c:	ldrb	w11, [x9, w11, sxtw]
  425150:	cmp	w11, #0xa
  425154:	cset	w11, eq  // eq = none
  425158:	and	w11, w11, #0x1
  42515c:	ldr	x9, [sp, #256]
  425160:	ldr	x12, [x9]
  425164:	ldr	x13, [sp, #240]
  425168:	ldr	x14, [x13]
  42516c:	mov	x15, #0x8                   	// #8
  425170:	mul	x14, x15, x14
  425174:	add	x12, x12, x14
  425178:	ldr	x12, [x12]
  42517c:	str	w11, [x12, #40]
  425180:	ldr	x8, [sp, #184]
  425184:	ldr	x0, [x8]
  425188:	ldr	x9, [sp, #176]
  42518c:	ldrsw	x1, [x9]
  425190:	ldr	x10, [sp, #264]
  425194:	ldr	x3, [x10]
  425198:	mov	x2, #0x1                   	// #1
  42519c:	bl	401bd0 <fwrite@plt>
  4251a0:	cbz	x0, 4251a4 <ferror@plt+0x23454>
  4251a4:	b	425770 <ferror@plt+0x23a20>
  4251a8:	ldr	x8, [sp, #160]
  4251ac:	str	wzr, [x8]
  4251b0:	stur	wzr, [x29, #-12]
  4251b4:	b	425774 <ferror@plt+0x23a24>
  4251b8:	ldr	x8, [sp, #176]
  4251bc:	ldr	w9, [x8]
  4251c0:	cmp	w9, #0x0
  4251c4:	cset	w9, le
  4251c8:	tbnz	w9, #0, 425214 <ferror@plt+0x234c4>
  4251cc:	ldr	x8, [sp, #184]
  4251d0:	ldr	x9, [x8]
  4251d4:	ldr	x10, [sp, #176]
  4251d8:	ldr	w11, [x10]
  4251dc:	subs	w11, w11, #0x1
  4251e0:	ldrb	w11, [x9, w11, sxtw]
  4251e4:	cmp	w11, #0xa
  4251e8:	cset	w11, eq  // eq = none
  4251ec:	and	w11, w11, #0x1
  4251f0:	ldr	x9, [sp, #256]
  4251f4:	ldr	x12, [x9]
  4251f8:	ldr	x13, [sp, #240]
  4251fc:	ldr	x14, [x13]
  425200:	mov	x15, #0x8                   	// #8
  425204:	mul	x14, x15, x14
  425208:	add	x12, x12, x14
  42520c:	ldr	x12, [x12]
  425210:	str	w11, [x12, #40]
  425214:	ldr	x8, [sp, #264]
  425218:	ldr	x0, [x8]
  42521c:	ldr	x9, [sp, #144]
  425220:	ldr	x2, [x9]
  425224:	adrp	x1, 449000 <ferror@plt+0x472b0>
  425228:	add	x1, x1, #0x79d
  42522c:	bl	401d20 <fprintf@plt>
  425230:	b	425770 <ferror@plt+0x23a20>
  425234:	ldr	x8, [sp, #176]
  425238:	ldr	w9, [x8]
  42523c:	cmp	w9, #0x0
  425240:	cset	w9, le
  425244:	tbnz	w9, #0, 425290 <ferror@plt+0x23540>
  425248:	ldr	x8, [sp, #184]
  42524c:	ldr	x9, [x8]
  425250:	ldr	x10, [sp, #176]
  425254:	ldr	w11, [x10]
  425258:	subs	w11, w11, #0x1
  42525c:	ldrb	w11, [x9, w11, sxtw]
  425260:	cmp	w11, #0xa
  425264:	cset	w11, eq  // eq = none
  425268:	and	w11, w11, #0x1
  42526c:	ldr	x9, [sp, #256]
  425270:	ldr	x12, [x9]
  425274:	ldr	x13, [sp, #240]
  425278:	ldr	x14, [x13]
  42527c:	mov	x15, #0x8                   	// #8
  425280:	mul	x14, x15, x14
  425284:	add	x12, x12, x14
  425288:	ldr	x12, [x12]
  42528c:	str	w11, [x12, #40]
  425290:	ldr	x8, [sp, #264]
  425294:	ldr	x0, [x8]
  425298:	ldr	x9, [sp, #152]
  42529c:	ldr	x2, [x9]
  4252a0:	adrp	x1, 449000 <ferror@plt+0x472b0>
  4252a4:	add	x1, x1, #0x79d
  4252a8:	bl	401d20 <fprintf@plt>
  4252ac:	b	425770 <ferror@plt+0x23a20>
  4252b0:	ldr	x8, [sp, #176]
  4252b4:	ldr	w9, [x8]
  4252b8:	cmp	w9, #0x0
  4252bc:	cset	w9, le
  4252c0:	tbnz	w9, #0, 42530c <ferror@plt+0x235bc>
  4252c4:	ldr	x8, [sp, #184]
  4252c8:	ldr	x9, [x8]
  4252cc:	ldr	x10, [sp, #176]
  4252d0:	ldr	w11, [x10]
  4252d4:	subs	w11, w11, #0x1
  4252d8:	ldrb	w11, [x9, w11, sxtw]
  4252dc:	cmp	w11, #0xa
  4252e0:	cset	w11, eq  // eq = none
  4252e4:	and	w11, w11, #0x1
  4252e8:	ldr	x9, [sp, #256]
  4252ec:	ldr	x12, [x9]
  4252f0:	ldr	x13, [sp, #240]
  4252f4:	ldr	x14, [x13]
  4252f8:	mov	x15, #0x8                   	// #8
  4252fc:	mul	x14, x15, x14
  425300:	add	x12, x12, x14
  425304:	ldr	x12, [x12]
  425308:	str	w11, [x12, #40]
  42530c:	ldr	x8, [sp, #184]
  425310:	ldr	x0, [x8]
  425314:	ldr	x9, [sp, #176]
  425318:	ldrsw	x1, [x9]
  42531c:	ldr	x10, [sp, #264]
  425320:	ldr	x3, [x10]
  425324:	mov	x2, #0x1                   	// #1
  425328:	bl	401bd0 <fwrite@plt>
  42532c:	cbz	x0, 425330 <ferror@plt+0x235e0>
  425330:	b	425770 <ferror@plt+0x23a20>
  425334:	ldr	x8, [sp, #176]
  425338:	ldr	w9, [x8]
  42533c:	cmp	w9, #0x0
  425340:	cset	w9, le
  425344:	tbnz	w9, #0, 425390 <ferror@plt+0x23640>
  425348:	ldr	x8, [sp, #184]
  42534c:	ldr	x9, [x8]
  425350:	ldr	x10, [sp, #176]
  425354:	ldr	w11, [x10]
  425358:	subs	w11, w11, #0x1
  42535c:	ldrb	w11, [x9, w11, sxtw]
  425360:	cmp	w11, #0xa
  425364:	cset	w11, eq  // eq = none
  425368:	and	w11, w11, #0x1
  42536c:	ldr	x9, [sp, #256]
  425370:	ldr	x12, [x9]
  425374:	ldr	x13, [sp, #240]
  425378:	ldr	x14, [x13]
  42537c:	mov	x15, #0x8                   	// #8
  425380:	mul	x14, x15, x14
  425384:	add	x12, x12, x14
  425388:	ldr	x12, [x12]
  42538c:	str	w11, [x12, #40]
  425390:	ldr	x8, [sp, #184]
  425394:	ldr	x0, [x8]
  425398:	ldr	x9, [sp, #176]
  42539c:	ldrsw	x1, [x9]
  4253a0:	ldr	x10, [sp, #264]
  4253a4:	ldr	x3, [x10]
  4253a8:	mov	x2, #0x1                   	// #1
  4253ac:	bl	401bd0 <fwrite@plt>
  4253b0:	cbz	x0, 4253b4 <ferror@plt+0x23664>
  4253b4:	b	425770 <ferror@plt+0x23a20>
  4253b8:	ldr	x8, [sp, #160]
  4253bc:	str	wzr, [x8]
  4253c0:	stur	wzr, [x29, #-12]
  4253c4:	b	425774 <ferror@plt+0x23a24>
  4253c8:	ldr	x8, [sp, #176]
  4253cc:	ldr	w9, [x8]
  4253d0:	cmp	w9, #0x0
  4253d4:	cset	w9, le
  4253d8:	tbnz	w9, #0, 425424 <ferror@plt+0x236d4>
  4253dc:	ldr	x8, [sp, #184]
  4253e0:	ldr	x9, [x8]
  4253e4:	ldr	x10, [sp, #176]
  4253e8:	ldr	w11, [x10]
  4253ec:	subs	w11, w11, #0x1
  4253f0:	ldrb	w11, [x9, w11, sxtw]
  4253f4:	cmp	w11, #0xa
  4253f8:	cset	w11, eq  // eq = none
  4253fc:	and	w11, w11, #0x1
  425400:	ldr	x9, [sp, #256]
  425404:	ldr	x12, [x9]
  425408:	ldr	x13, [sp, #240]
  42540c:	ldr	x14, [x13]
  425410:	mov	x15, #0x8                   	// #8
  425414:	mul	x14, x15, x14
  425418:	add	x12, x12, x14
  42541c:	ldr	x12, [x12]
  425420:	str	w11, [x12, #40]
  425424:	adrp	x0, 449000 <ferror@plt+0x472b0>
  425428:	add	x0, x0, #0x7a4
  42542c:	bl	401d10 <gettext@plt>
  425430:	ldr	x8, [sp, #184]
  425434:	ldr	x1, [x8]
  425438:	bl	416604 <ferror@plt+0x148b4>
  42543c:	b	425770 <ferror@plt+0x23a20>
  425440:	ldr	x8, [sp, #176]
  425444:	ldr	w9, [x8]
  425448:	cmp	w9, #0x0
  42544c:	cset	w9, le
  425450:	tbnz	w9, #0, 42549c <ferror@plt+0x2374c>
  425454:	ldr	x8, [sp, #184]
  425458:	ldr	x9, [x8]
  42545c:	ldr	x10, [sp, #176]
  425460:	ldr	w11, [x10]
  425464:	subs	w11, w11, #0x1
  425468:	ldrb	w11, [x9, w11, sxtw]
  42546c:	cmp	w11, #0xa
  425470:	cset	w11, eq  // eq = none
  425474:	and	w11, w11, #0x1
  425478:	ldr	x9, [sp, #256]
  42547c:	ldr	x12, [x9]
  425480:	ldr	x13, [sp, #240]
  425484:	ldr	x14, [x13]
  425488:	mov	x15, #0x8                   	// #8
  42548c:	mul	x14, x15, x14
  425490:	add	x12, x12, x14
  425494:	ldr	x12, [x12]
  425498:	str	w11, [x12, #40]
  42549c:	adrp	x0, 449000 <ferror@plt+0x472b0>
  4254a0:	add	x0, x0, #0x7b6
  4254a4:	bl	425e24 <ferror@plt+0x240d4>
  4254a8:	stur	wzr, [x29, #-12]
  4254ac:	b	425774 <ferror@plt+0x23a24>
  4254b0:	ldr	x8, [sp, #424]
  4254b4:	ldr	x9, [x8, #8]
  4254b8:	ldr	x10, [sp, #184]
  4254bc:	ldr	x11, [x10]
  4254c0:	subs	x9, x9, x11
  4254c4:	subs	w9, w9, #0x1
  4254c8:	str	w9, [sp, #440]
  4254cc:	ldr	x11, [sp, #224]
  4254d0:	ldrb	w9, [x11]
  4254d4:	ldr	x12, [x8, #8]
  4254d8:	strb	w9, [x12]
  4254dc:	ldr	x12, [sp, #256]
  4254e0:	ldr	x13, [x12]
  4254e4:	ldr	x14, [sp, #240]
  4254e8:	ldr	x15, [x14]
  4254ec:	mov	x16, #0x8                   	// #8
  4254f0:	mul	x15, x16, x15
  4254f4:	add	x13, x13, x15
  4254f8:	ldr	x13, [x13]
  4254fc:	ldr	w9, [x13, #56]
  425500:	cbnz	w9, 42556c <ferror@plt+0x2381c>
  425504:	ldr	x8, [sp, #256]
  425508:	ldr	x9, [x8]
  42550c:	ldr	x10, [sp, #240]
  425510:	ldr	x11, [x10]
  425514:	mov	x12, #0x8                   	// #8
  425518:	mul	x11, x12, x11
  42551c:	add	x9, x9, x11
  425520:	ldr	x9, [x9]
  425524:	ldr	w13, [x9, #28]
  425528:	ldr	x9, [sp, #168]
  42552c:	str	w13, [x9]
  425530:	ldr	x11, [sp, #272]
  425534:	ldr	x14, [x11]
  425538:	ldr	x15, [x8]
  42553c:	ldr	x16, [x10]
  425540:	mul	x16, x12, x16
  425544:	add	x15, x15, x16
  425548:	ldr	x15, [x15]
  42554c:	str	x14, [x15]
  425550:	ldr	x14, [x8]
  425554:	ldr	x15, [x10]
  425558:	mul	x12, x12, x15
  42555c:	add	x12, x14, x12
  425560:	ldr	x12, [x12]
  425564:	mov	w13, #0x1                   	// #1
  425568:	str	w13, [x12, #56]
  42556c:	ldr	x8, [sp, #232]
  425570:	ldr	x9, [x8]
  425574:	ldr	x10, [sp, #256]
  425578:	ldr	x11, [x10]
  42557c:	ldr	x12, [sp, #240]
  425580:	ldr	x13, [x12]
  425584:	mov	x14, #0x8                   	// #8
  425588:	mul	x13, x14, x13
  42558c:	add	x11, x11, x13
  425590:	ldr	x11, [x11]
  425594:	ldr	x11, [x11, #8]
  425598:	ldr	x13, [sp, #168]
  42559c:	ldrsw	x14, [x13]
  4255a0:	add	x11, x11, x14
  4255a4:	cmp	x9, x11
  4255a8:	b.hi	425628 <ferror@plt+0x238d8>  // b.pmore
  4255ac:	ldr	x8, [sp, #184]
  4255b0:	ldr	x9, [x8]
  4255b4:	ldrsw	x10, [sp, #440]
  4255b8:	add	x9, x9, x10
  4255bc:	ldr	x10, [sp, #232]
  4255c0:	str	x9, [x10]
  4255c4:	bl	425e64 <ferror@plt+0x24114>
  4255c8:	stur	w0, [x29, #-16]
  4255cc:	ldur	w0, [x29, #-16]
  4255d0:	bl	426008 <ferror@plt+0x242b8>
  4255d4:	str	w0, [sp, #436]
  4255d8:	ldr	x8, [sp, #184]
  4255dc:	ldr	x9, [x8]
  4255e0:	ldr	x10, [sp, #424]
  4255e4:	str	x9, [x10]
  4255e8:	ldr	w11, [sp, #436]
  4255ec:	cbz	w11, 425614 <ferror@plt+0x238c4>
  4255f0:	ldr	x8, [sp, #232]
  4255f4:	ldr	x9, [x8]
  4255f8:	add	x9, x9, #0x1
  4255fc:	str	x9, [x8]
  425600:	ldr	x10, [sp, #424]
  425604:	str	x9, [x10, #8]
  425608:	ldr	w11, [sp, #436]
  42560c:	stur	w11, [x29, #-16]
  425610:	b	41c824 <ferror@plt+0x1aad4>
  425614:	ldr	x8, [sp, #232]
  425618:	ldr	x9, [x8]
  42561c:	ldr	x10, [sp, #424]
  425620:	str	x9, [x10, #8]
  425624:	b	41c938 <ferror@plt+0x1abe8>
  425628:	bl	426140 <ferror@plt+0x243f0>
  42562c:	str	w0, [sp]
  425630:	cbz	w0, 4256c0 <ferror@plt+0x23970>
  425634:	b	425638 <ferror@plt+0x238e8>
  425638:	ldr	w8, [sp]
  42563c:	cmp	w8, #0x1
  425640:	b.eq	425658 <ferror@plt+0x23908>  // b.none
  425644:	b	425648 <ferror@plt+0x238f8>
  425648:	ldr	w8, [sp]
  42564c:	cmp	w8, #0x2
  425650:	b.eq	425700 <ferror@plt+0x239b0>  // b.none
  425654:	b	425760 <ferror@plt+0x23a10>
  425658:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  42565c:	add	x8, x8, #0xec
  425660:	str	wzr, [x8]
  425664:	bl	426910 <ferror@plt+0x24bc0>
  425668:	cbz	w0, 4256a0 <ferror@plt+0x23950>
  42566c:	ldr	x8, [sp, #184]
  425670:	ldr	x9, [x8]
  425674:	ldr	x10, [sp, #232]
  425678:	str	x9, [x10]
  42567c:	ldr	x9, [sp, #280]
  425680:	ldr	w11, [x9]
  425684:	subs	w11, w11, #0x1
  425688:	mov	w12, #0x2                   	// #2
  42568c:	sdiv	w11, w11, w12
  425690:	add	w11, w11, #0xfe
  425694:	add	w11, w11, #0x1
  425698:	stur	w11, [x29, #-36]
  42569c:	b	41c9c8 <ferror@plt+0x1ac78>
  4256a0:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  4256a4:	add	x8, x8, #0xec
  4256a8:	ldr	w9, [x8]
  4256ac:	cbnz	w9, 4256bc <ferror@plt+0x2396c>
  4256b0:	ldr	x8, [sp, #272]
  4256b4:	ldr	x0, [x8]
  4256b8:	bl	426978 <ferror@plt+0x24c28>
  4256bc:	b	425760 <ferror@plt+0x23a10>
  4256c0:	ldr	x8, [sp, #184]
  4256c4:	ldr	x9, [x8]
  4256c8:	ldrsw	x10, [sp, #440]
  4256cc:	add	x9, x9, x10
  4256d0:	ldr	x10, [sp, #232]
  4256d4:	str	x9, [x10]
  4256d8:	bl	425e64 <ferror@plt+0x24114>
  4256dc:	stur	w0, [x29, #-16]
  4256e0:	ldr	x8, [sp, #232]
  4256e4:	ldr	x9, [x8]
  4256e8:	ldr	x10, [sp, #424]
  4256ec:	str	x9, [x10, #8]
  4256f0:	ldr	x9, [sp, #184]
  4256f4:	ldr	x11, [x9]
  4256f8:	str	x11, [x10]
  4256fc:	b	41c824 <ferror@plt+0x1aad4>
  425700:	ldr	x8, [sp, #256]
  425704:	ldr	x9, [x8]
  425708:	ldr	x10, [sp, #240]
  42570c:	ldr	x11, [x10]
  425710:	mov	x12, #0x8                   	// #8
  425714:	mul	x11, x12, x11
  425718:	add	x9, x9, x11
  42571c:	ldr	x9, [x9]
  425720:	ldr	x9, [x9, #8]
  425724:	ldr	x11, [sp, #168]
  425728:	ldrsw	x12, [x11]
  42572c:	add	x9, x9, x12
  425730:	ldr	x12, [sp, #232]
  425734:	str	x9, [x12]
  425738:	bl	425e64 <ferror@plt+0x24114>
  42573c:	stur	w0, [x29, #-16]
  425740:	ldr	x8, [sp, #232]
  425744:	ldr	x9, [x8]
  425748:	ldr	x10, [sp, #424]
  42574c:	str	x9, [x10, #8]
  425750:	ldr	x9, [sp, #184]
  425754:	ldr	x11, [x9]
  425758:	str	x11, [x10]
  42575c:	b	41c938 <ferror@plt+0x1abe8>
  425760:	b	425770 <ferror@plt+0x23a20>
  425764:	adrp	x0, 449000 <ferror@plt+0x472b0>
  425768:	add	x0, x0, #0x7ca
  42576c:	bl	425e24 <ferror@plt+0x240d4>
  425770:	b	41c7c0 <ferror@plt+0x1aa70>
  425774:	ldur	w0, [x29, #-12]
  425778:	add	sp, sp, #0xa50
  42577c:	ldp	x20, x19, [sp, #80]
  425780:	ldp	x22, x21, [sp, #64]
  425784:	ldp	x24, x23, [sp, #48]
  425788:	ldp	x26, x25, [sp, #32]
  42578c:	ldp	x28, x27, [sp, #16]
  425790:	ldp	x29, x30, [sp], #96
  425794:	ret
  425798:	sub	sp, sp, #0x30
  42579c:	stp	x29, x30, [sp, #32]
  4257a0:	add	x29, sp, #0x20
  4257a4:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  4257a8:	add	x8, x8, #0xa8
  4257ac:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  4257b0:	add	x9, x9, #0xf8
  4257b4:	ldr	x10, [x8]
  4257b8:	str	x8, [sp, #8]
  4257bc:	str	x9, [sp]
  4257c0:	cbnz	x10, 425834 <ferror@plt+0x23ae4>
  4257c4:	mov	x8, #0x1                   	// #1
  4257c8:	stur	x8, [x29, #-8]
  4257cc:	ldur	x8, [x29, #-8]
  4257d0:	mov	x9, #0x8                   	// #8
  4257d4:	mul	x0, x8, x9
  4257d8:	bl	426d04 <ferror@plt+0x24fb4>
  4257dc:	ldr	x8, [sp, #8]
  4257e0:	str	x0, [x8]
  4257e4:	ldr	x9, [x8]
  4257e8:	cbnz	x9, 4257f8 <ferror@plt+0x23aa8>
  4257ec:	adrp	x0, 449000 <ferror@plt+0x472b0>
  4257f0:	add	x0, x0, #0x977
  4257f4:	bl	425e24 <ferror@plt+0x240d4>
  4257f8:	ldr	x8, [sp, #8]
  4257fc:	ldr	x0, [x8]
  425800:	ldur	x9, [x29, #-8]
  425804:	mov	x10, #0x8                   	// #8
  425808:	mul	x2, x9, x10
  42580c:	mov	w11, wzr
  425810:	mov	w1, w11
  425814:	bl	401a40 <memset@plt>
  425818:	ldur	x8, [x29, #-8]
  42581c:	ldr	x9, [sp]
  425820:	str	x8, [x9]
  425824:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  425828:	add	x8, x8, #0xb0
  42582c:	str	xzr, [x8]
  425830:	b	4258e0 <ferror@plt+0x23b90>
  425834:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  425838:	add	x8, x8, #0xb0
  42583c:	ldr	x8, [x8]
  425840:	ldr	x9, [sp]
  425844:	ldr	x10, [x9]
  425848:	subs	x10, x10, #0x1
  42584c:	cmp	x8, x10
  425850:	b.cc	4258e0 <ferror@plt+0x23b90>  // b.lo, b.ul, b.last
  425854:	mov	x8, #0x8                   	// #8
  425858:	str	x8, [sp, #16]
  42585c:	ldr	x9, [sp]
  425860:	ldr	x10, [x9]
  425864:	ldr	x11, [sp, #16]
  425868:	add	x10, x10, x11
  42586c:	stur	x10, [x29, #-8]
  425870:	ldr	x10, [sp, #8]
  425874:	ldr	x0, [x10]
  425878:	ldur	x11, [x29, #-8]
  42587c:	mul	x1, x11, x8
  425880:	bl	4276a8 <ferror@plt+0x25958>
  425884:	ldr	x8, [sp, #8]
  425888:	str	x0, [x8]
  42588c:	ldr	x9, [x8]
  425890:	cbnz	x9, 4258a0 <ferror@plt+0x23b50>
  425894:	adrp	x0, 449000 <ferror@plt+0x472b0>
  425898:	add	x0, x0, #0x977
  42589c:	bl	425e24 <ferror@plt+0x240d4>
  4258a0:	ldr	x8, [sp, #8]
  4258a4:	ldr	x9, [x8]
  4258a8:	ldr	x10, [sp]
  4258ac:	ldr	x11, [x10]
  4258b0:	mov	x12, #0x8                   	// #8
  4258b4:	mul	x11, x12, x11
  4258b8:	add	x0, x9, x11
  4258bc:	ldr	x9, [sp, #16]
  4258c0:	mov	x11, #0x8                   	// #8
  4258c4:	mul	x2, x9, x11
  4258c8:	mov	w13, wzr
  4258cc:	mov	w1, w13
  4258d0:	bl	401a40 <memset@plt>
  4258d4:	ldur	x8, [x29, #-8]
  4258d8:	ldr	x9, [sp]
  4258dc:	str	x8, [x9]
  4258e0:	ldp	x29, x30, [sp, #32]
  4258e4:	add	sp, sp, #0x30
  4258e8:	ret
  4258ec:	sub	sp, sp, #0x30
  4258f0:	stp	x29, x30, [sp, #32]
  4258f4:	add	x29, sp, #0x20
  4258f8:	mov	x8, #0x40                  	// #64
  4258fc:	stur	x0, [x29, #-8]
  425900:	stur	w1, [x29, #-12]
  425904:	mov	x0, x8
  425908:	bl	426d04 <ferror@plt+0x24fb4>
  42590c:	str	x0, [sp, #8]
  425910:	ldr	x8, [sp, #8]
  425914:	cbnz	x8, 425924 <ferror@plt+0x23bd4>
  425918:	adrp	x0, 449000 <ferror@plt+0x472b0>
  42591c:	add	x0, x0, #0x7fd
  425920:	bl	425e24 <ferror@plt+0x240d4>
  425924:	ldur	w8, [x29, #-12]
  425928:	ldr	x9, [sp, #8]
  42592c:	str	w8, [x9, #24]
  425930:	ldr	x9, [sp, #8]
  425934:	ldr	w8, [x9, #24]
  425938:	add	w8, w8, #0x2
  42593c:	mov	w0, w8
  425940:	sxtw	x0, w0
  425944:	bl	426d04 <ferror@plt+0x24fb4>
  425948:	ldr	x9, [sp, #8]
  42594c:	str	x0, [x9, #8]
  425950:	ldr	x9, [sp, #8]
  425954:	ldr	x9, [x9, #8]
  425958:	cbnz	x9, 425968 <ferror@plt+0x23c18>
  42595c:	adrp	x0, 449000 <ferror@plt+0x472b0>
  425960:	add	x0, x0, #0x7fd
  425964:	bl	425e24 <ferror@plt+0x240d4>
  425968:	ldr	x8, [sp, #8]
  42596c:	mov	w9, #0x1                   	// #1
  425970:	str	w9, [x8, #32]
  425974:	ldr	x0, [sp, #8]
  425978:	ldur	x1, [x29, #-8]
  42597c:	bl	426a74 <ferror@plt+0x24d24>
  425980:	ldr	x0, [sp, #8]
  425984:	ldp	x29, x30, [sp, #32]
  425988:	add	sp, sp, #0x30
  42598c:	ret
  425990:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  425994:	add	x8, x8, #0xa8
  425998:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  42599c:	add	x9, x9, #0xb0
  4259a0:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x12f0>
  4259a4:	add	x10, x10, #0xe8
  4259a8:	adrp	x11, 464000 <stdin@@GLIBC_2.17+0x12f0>
  4259ac:	add	x11, x11, #0xd0
  4259b0:	adrp	x12, 46a000 <stdin@@GLIBC_2.17+0x72f0>
  4259b4:	add	x12, x12, #0x98
  4259b8:	adrp	x13, 464000 <stdin@@GLIBC_2.17+0x12f0>
  4259bc:	add	x13, x13, #0x88
  4259c0:	adrp	x14, 464000 <stdin@@GLIBC_2.17+0x12f0>
  4259c4:	add	x14, x14, #0xd8
  4259c8:	ldr	x15, [x8]
  4259cc:	ldr	x16, [x9]
  4259d0:	mov	x17, #0x8                   	// #8
  4259d4:	mul	x16, x17, x16
  4259d8:	add	x15, x15, x16
  4259dc:	ldr	x15, [x15]
  4259e0:	ldr	w18, [x15, #28]
  4259e4:	str	w18, [x10]
  4259e8:	ldr	x10, [x8]
  4259ec:	ldr	x15, [x9]
  4259f0:	mul	x15, x17, x15
  4259f4:	add	x10, x10, x15
  4259f8:	ldr	x10, [x10]
  4259fc:	ldr	x10, [x10, #16]
  425a00:	str	x10, [x11]
  425a04:	str	x10, [x12]
  425a08:	ldr	x8, [x8]
  425a0c:	ldr	x9, [x9]
  425a10:	mul	x9, x17, x9
  425a14:	add	x8, x8, x9
  425a18:	ldr	x8, [x8]
  425a1c:	ldr	x8, [x8]
  425a20:	str	x8, [x13]
  425a24:	ldr	x8, [x11]
  425a28:	ldrb	w18, [x8]
  425a2c:	strb	w18, [x14]
  425a30:	ret
  425a34:	sub	sp, sp, #0x40
  425a38:	stp	x29, x30, [sp, #48]
  425a3c:	add	x29, sp, #0x30
  425a40:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  425a44:	add	x8, x8, #0x100
  425a48:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  425a4c:	add	x9, x9, #0x104
  425a50:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x12f0>
  425a54:	add	x10, x10, #0xf0
  425a58:	stur	w0, [x29, #-4]
  425a5c:	ldr	w11, [x8]
  425a60:	ldr	w12, [x9]
  425a64:	cmp	w11, w12
  425a68:	str	x8, [sp, #24]
  425a6c:	str	x9, [sp, #16]
  425a70:	str	x10, [sp, #8]
  425a74:	b.lt	425ae8 <ferror@plt+0x23d98>  // b.tstop
  425a78:	ldr	x8, [sp, #16]
  425a7c:	ldr	w9, [x8]
  425a80:	add	w9, w9, #0x19
  425a84:	str	w9, [x8]
  425a88:	ldrsw	x10, [x8]
  425a8c:	mov	x11, #0x4                   	// #4
  425a90:	mul	x10, x10, x11
  425a94:	stur	x10, [x29, #-16]
  425a98:	ldr	x10, [sp, #8]
  425a9c:	ldr	x11, [x10]
  425aa0:	cbnz	x11, 425ab8 <ferror@plt+0x23d68>
  425aa4:	ldur	x0, [x29, #-16]
  425aa8:	bl	426d04 <ferror@plt+0x24fb4>
  425aac:	ldr	x8, [sp, #8]
  425ab0:	str	x0, [x8]
  425ab4:	b	425ad0 <ferror@plt+0x23d80>
  425ab8:	ldr	x8, [sp, #8]
  425abc:	ldr	x0, [x8]
  425ac0:	ldur	x1, [x29, #-16]
  425ac4:	bl	4276a8 <ferror@plt+0x25958>
  425ac8:	ldr	x8, [sp, #8]
  425acc:	str	x0, [x8]
  425ad0:	ldr	x8, [sp, #8]
  425ad4:	ldr	x9, [x8]
  425ad8:	cbnz	x9, 425ae8 <ferror@plt+0x23d98>
  425adc:	adrp	x0, 449000 <ferror@plt+0x472b0>
  425ae0:	add	x0, x0, #0x9a8
  425ae4:	bl	425e24 <ferror@plt+0x240d4>
  425ae8:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  425aec:	add	x8, x8, #0xa0
  425af0:	ldr	w9, [x8]
  425af4:	subs	w9, w9, #0x1
  425af8:	mov	w10, #0x2                   	// #2
  425afc:	sdiv	w9, w9, w10
  425b00:	ldr	x11, [sp, #8]
  425b04:	ldr	x12, [x11]
  425b08:	ldr	x13, [sp, #24]
  425b0c:	ldrsw	x14, [x13]
  425b10:	mov	w15, w14
  425b14:	add	w15, w15, #0x1
  425b18:	str	w15, [x13]
  425b1c:	str	w9, [x12, x14, lsl #2]
  425b20:	ldur	w9, [x29, #-4]
  425b24:	mul	w9, w10, w9
  425b28:	add	w9, w9, #0x1
  425b2c:	str	w9, [x8]
  425b30:	ldp	x29, x30, [sp, #48]
  425b34:	add	sp, sp, #0x40
  425b38:	ret
  425b3c:	sub	sp, sp, #0x20
  425b40:	stp	x29, x30, [sp, #16]
  425b44:	add	x29, sp, #0x10
  425b48:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  425b4c:	add	x8, x8, #0x100
  425b50:	ldr	w9, [x8]
  425b54:	subs	w9, w9, #0x1
  425b58:	str	w9, [x8]
  425b5c:	cmp	w9, #0x0
  425b60:	cset	w9, ge  // ge = tcont
  425b64:	str	x8, [sp, #8]
  425b68:	tbnz	w9, #0, 425b78 <ferror@plt+0x23e28>
  425b6c:	adrp	x0, 449000 <ferror@plt+0x472b0>
  425b70:	add	x0, x0, #0x9d6
  425b74:	bl	425e24 <ferror@plt+0x240d4>
  425b78:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  425b7c:	add	x8, x8, #0xf0
  425b80:	ldr	x8, [x8]
  425b84:	ldr	x9, [sp, #8]
  425b88:	ldrsw	x10, [x9]
  425b8c:	ldr	w11, [x8, x10, lsl #2]
  425b90:	mov	w12, #0x2                   	// #2
  425b94:	mul	w11, w12, w11
  425b98:	add	w11, w11, #0x1
  425b9c:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  425ba0:	add	x8, x8, #0xa0
  425ba4:	str	w11, [x8]
  425ba8:	ldp	x29, x30, [sp, #16]
  425bac:	add	sp, sp, #0x20
  425bb0:	ret
  425bb4:	sub	sp, sp, #0x50
  425bb8:	stp	x29, x30, [sp, #64]
  425bbc:	add	x29, sp, #0x40
  425bc0:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  425bc4:	add	x8, x8, #0xd0
  425bc8:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  425bcc:	add	x9, x9, #0xd8
  425bd0:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x12f0>
  425bd4:	add	x10, x10, #0xa8
  425bd8:	adrp	x11, 464000 <stdin@@GLIBC_2.17+0x12f0>
  425bdc:	add	x11, x11, #0xb0
  425be0:	stur	w0, [x29, #-4]
  425be4:	stur	x1, [x29, #-16]
  425be8:	ldr	x8, [x8]
  425bec:	stur	x8, [x29, #-24]
  425bf0:	ldrb	w12, [x9]
  425bf4:	ldur	x8, [x29, #-24]
  425bf8:	strb	w12, [x8]
  425bfc:	ldur	x8, [x29, #-24]
  425c00:	ldr	x9, [x10]
  425c04:	ldr	x13, [x11]
  425c08:	mov	x14, #0x8                   	// #8
  425c0c:	mul	x13, x14, x13
  425c10:	add	x9, x9, x13
  425c14:	ldr	x9, [x9]
  425c18:	ldr	x9, [x9, #8]
  425c1c:	add	x9, x9, #0x2
  425c20:	cmp	x8, x9
  425c24:	str	x10, [sp, #8]
  425c28:	str	x11, [sp]
  425c2c:	b.cs	425dcc <ferror@plt+0x2407c>  // b.hs, b.nlast
  425c30:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  425c34:	add	x8, x8, #0xe8
  425c38:	ldr	w9, [x8]
  425c3c:	add	w9, w9, #0x2
  425c40:	stur	w9, [x29, #-28]
  425c44:	ldr	x8, [sp, #8]
  425c48:	ldr	x10, [x8]
  425c4c:	ldr	x11, [sp]
  425c50:	ldr	x12, [x11]
  425c54:	mov	x13, #0x8                   	// #8
  425c58:	mul	x12, x13, x12
  425c5c:	add	x10, x10, x12
  425c60:	ldr	x10, [x10]
  425c64:	ldr	x10, [x10, #8]
  425c68:	ldr	x12, [x8]
  425c6c:	ldr	x14, [x11]
  425c70:	mul	x14, x13, x14
  425c74:	add	x12, x12, x14
  425c78:	ldr	x12, [x12]
  425c7c:	ldr	w9, [x12, #24]
  425c80:	add	w9, w9, #0x2
  425c84:	mov	w0, w9
  425c88:	sxtw	x12, w0
  425c8c:	add	x10, x10, x12
  425c90:	str	x10, [sp, #24]
  425c94:	ldr	x10, [x8]
  425c98:	ldr	x12, [x11]
  425c9c:	mul	x12, x13, x12
  425ca0:	add	x10, x10, x12
  425ca4:	ldr	x10, [x10]
  425ca8:	ldr	x10, [x10, #8]
  425cac:	ldursw	x12, [x29, #-28]
  425cb0:	add	x10, x10, x12
  425cb4:	str	x10, [sp, #16]
  425cb8:	ldr	x8, [sp, #16]
  425cbc:	ldr	x9, [sp, #8]
  425cc0:	ldr	x10, [x9]
  425cc4:	ldr	x11, [sp]
  425cc8:	ldr	x12, [x11]
  425ccc:	mov	x13, #0x8                   	// #8
  425cd0:	mul	x12, x13, x12
  425cd4:	add	x10, x10, x12
  425cd8:	ldr	x10, [x10]
  425cdc:	ldr	x10, [x10, #8]
  425ce0:	cmp	x8, x10
  425ce4:	b.ls	425d10 <ferror@plt+0x23fc0>  // b.plast
  425ce8:	ldr	x8, [sp, #16]
  425cec:	mov	x9, #0xffffffffffffffff    	// #-1
  425cf0:	add	x8, x8, x9
  425cf4:	str	x8, [sp, #16]
  425cf8:	ldrb	w10, [x8]
  425cfc:	ldr	x8, [sp, #24]
  425d00:	add	x8, x8, x9
  425d04:	str	x8, [sp, #24]
  425d08:	strb	w10, [x8]
  425d0c:	b	425cb8 <ferror@plt+0x23f68>
  425d10:	ldr	x8, [sp, #24]
  425d14:	ldr	x9, [sp, #16]
  425d18:	subs	x8, x8, x9
  425d1c:	ldur	x9, [x29, #-24]
  425d20:	lsl	x8, x8, #32
  425d24:	asr	x8, x8, #32
  425d28:	add	x8, x9, x8
  425d2c:	stur	x8, [x29, #-24]
  425d30:	ldr	x8, [sp, #24]
  425d34:	ldr	x9, [sp, #16]
  425d38:	subs	x8, x8, x9
  425d3c:	ldur	x9, [x29, #-16]
  425d40:	lsl	x8, x8, #32
  425d44:	asr	x8, x8, #32
  425d48:	add	x8, x9, x8
  425d4c:	stur	x8, [x29, #-16]
  425d50:	ldr	x8, [sp, #8]
  425d54:	ldr	x9, [x8]
  425d58:	ldr	x10, [sp]
  425d5c:	ldr	x11, [x10]
  425d60:	mov	x12, #0x8                   	// #8
  425d64:	mul	x11, x12, x11
  425d68:	add	x9, x9, x11
  425d6c:	ldr	x9, [x9]
  425d70:	ldr	w13, [x9, #24]
  425d74:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  425d78:	add	x9, x9, #0xe8
  425d7c:	str	w13, [x9]
  425d80:	ldr	x9, [x8]
  425d84:	ldr	x11, [x10]
  425d88:	mul	x11, x12, x11
  425d8c:	add	x9, x9, x11
  425d90:	ldr	x9, [x9]
  425d94:	str	w13, [x9, #28]
  425d98:	ldur	x9, [x29, #-24]
  425d9c:	ldr	x11, [x8]
  425da0:	ldr	x14, [x10]
  425da4:	mul	x12, x12, x14
  425da8:	add	x11, x11, x12
  425dac:	ldr	x11, [x11]
  425db0:	ldr	x11, [x11, #8]
  425db4:	add	x11, x11, #0x2
  425db8:	cmp	x9, x11
  425dbc:	b.cs	425dcc <ferror@plt+0x2407c>  // b.hs, b.nlast
  425dc0:	adrp	x0, 449000 <ferror@plt+0x472b0>
  425dc4:	add	x0, x0, #0x957
  425dc8:	bl	425e24 <ferror@plt+0x240d4>
  425dcc:	ldur	w8, [x29, #-4]
  425dd0:	ldur	x9, [x29, #-24]
  425dd4:	mov	x10, #0xffffffffffffffff    	// #-1
  425dd8:	add	x9, x9, x10
  425ddc:	stur	x9, [x29, #-24]
  425de0:	strb	w8, [x9]
  425de4:	ldur	x9, [x29, #-16]
  425de8:	adrp	x10, 46a000 <stdin@@GLIBC_2.17+0x72f0>
  425dec:	add	x10, x10, #0x98
  425df0:	str	x9, [x10]
  425df4:	ldur	x9, [x29, #-24]
  425df8:	ldrb	w8, [x9]
  425dfc:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  425e00:	add	x9, x9, #0xd8
  425e04:	strb	w8, [x9]
  425e08:	ldur	x9, [x29, #-24]
  425e0c:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x12f0>
  425e10:	add	x10, x10, #0xd0
  425e14:	str	x9, [x10]
  425e18:	ldp	x29, x30, [sp, #64]
  425e1c:	add	sp, sp, #0x50
  425e20:	ret
  425e24:	sub	sp, sp, #0x20
  425e28:	stp	x29, x30, [sp, #16]
  425e2c:	add	x29, sp, #0x10
  425e30:	adrp	x8, 462000 <ferror@plt+0x602b0>
  425e34:	add	x8, x8, #0xd00
  425e38:	adrp	x1, 42c000 <ferror@plt+0x2a2b0>
  425e3c:	add	x1, x1, #0x443
  425e40:	mov	w9, #0x2                   	// #2
  425e44:	str	x0, [sp, #8]
  425e48:	ldr	x0, [x8]
  425e4c:	ldr	x2, [sp, #8]
  425e50:	str	w9, [sp, #4]
  425e54:	bl	401d20 <fprintf@plt>
  425e58:	ldr	w9, [sp, #4]
  425e5c:	mov	w0, w9
  425e60:	bl	4018c0 <exit@plt>
  425e64:	sub	sp, sp, #0x20
  425e68:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  425e6c:	add	x8, x8, #0xa0
  425e70:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  425e74:	add	x9, x9, #0xa8
  425e78:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x12f0>
  425e7c:	add	x10, x10, #0xb0
  425e80:	adrp	x11, 46a000 <stdin@@GLIBC_2.17+0x72f0>
  425e84:	add	x11, x11, #0x98
  425e88:	ldr	w12, [x8]
  425e8c:	str	w12, [sp, #28]
  425e90:	ldr	x8, [x9]
  425e94:	ldr	x9, [x10]
  425e98:	mov	x10, #0x8                   	// #8
  425e9c:	mul	x9, x10, x9
  425ea0:	add	x8, x8, x9
  425ea4:	ldr	x8, [x8]
  425ea8:	ldr	w12, [x8, #40]
  425eac:	ldr	w13, [sp, #28]
  425eb0:	add	w12, w13, w12
  425eb4:	str	w12, [sp, #28]
  425eb8:	ldr	x8, [x11]
  425ebc:	str	x8, [sp, #16]
  425ec0:	ldr	x8, [sp, #16]
  425ec4:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  425ec8:	add	x9, x9, #0xd0
  425ecc:	ldr	x9, [x9]
  425ed0:	cmp	x8, x9
  425ed4:	b.cs	425ffc <ferror@plt+0x242ac>  // b.hs, b.nlast
  425ed8:	ldr	x8, [sp, #16]
  425edc:	ldrb	w9, [x8]
  425ee0:	cbz	w9, 425f04 <ferror@plt+0x241b4>
  425ee4:	ldr	x8, [sp, #16]
  425ee8:	ldrb	w9, [x8]
  425eec:	mov	w8, w9
  425ef0:	adrp	x10, 443000 <ferror@plt+0x412b0>
  425ef4:	add	x10, x10, #0x34
  425ef8:	ldrb	w9, [x10, x8]
  425efc:	str	w9, [sp, #8]
  425f00:	b	425f0c <ferror@plt+0x241bc>
  425f04:	mov	w8, #0x1                   	// #1
  425f08:	str	w8, [sp, #8]
  425f0c:	ldr	w8, [sp, #8]
  425f10:	strb	w8, [sp, #15]
  425f14:	ldrsw	x9, [sp, #28]
  425f18:	mov	x10, #0x2                   	// #2
  425f1c:	mul	x9, x10, x9
  425f20:	adrp	x10, 443000 <ferror@plt+0x412b0>
  425f24:	add	x10, x10, #0x134
  425f28:	add	x9, x10, x9
  425f2c:	ldrh	w8, [x9]
  425f30:	cbz	w8, 425f54 <ferror@plt+0x24204>
  425f34:	ldr	w8, [sp, #28]
  425f38:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  425f3c:	add	x9, x9, #0xdc
  425f40:	str	w8, [x9]
  425f44:	ldr	x9, [sp, #16]
  425f48:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x12f0>
  425f4c:	add	x10, x10, #0xe0
  425f50:	str	x9, [x10]
  425f54:	ldrsw	x8, [sp, #28]
  425f58:	adrp	x9, 445000 <ferror@plt+0x432b0>
  425f5c:	add	x9, x9, #0xdd0
  425f60:	ldrsh	w10, [x9, x8, lsl #1]
  425f64:	ldrb	w11, [sp, #15]
  425f68:	add	w10, w10, w11
  425f6c:	adrp	x8, 443000 <ferror@plt+0x412b0>
  425f70:	add	x8, x8, #0x9e8
  425f74:	ldrsh	w10, [x8, w10, sxtw #1]
  425f78:	ldr	w11, [sp, #28]
  425f7c:	cmp	w10, w11
  425f80:	b.eq	425fc4 <ferror@plt+0x24274>  // b.none
  425f84:	ldrsw	x8, [sp, #28]
  425f88:	adrp	x9, 446000 <ferror@plt+0x442b0>
  425f8c:	add	x9, x9, #0x75a
  425f90:	ldrsh	w10, [x9, x8, lsl #1]
  425f94:	str	w10, [sp, #28]
  425f98:	ldr	w10, [sp, #28]
  425f9c:	cmp	w10, #0x45a
  425fa0:	b.lt	425fc0 <ferror@plt+0x24270>  // b.tstop
  425fa4:	ldrb	w8, [sp, #15]
  425fa8:	mov	w9, w8
  425fac:	adrp	x10, 447000 <ferror@plt+0x452b0>
  425fb0:	add	x10, x10, #0xe4
  425fb4:	add	x9, x10, x9
  425fb8:	ldrb	w8, [x9]
  425fbc:	strb	w8, [sp, #15]
  425fc0:	b	425f54 <ferror@plt+0x24204>
  425fc4:	ldrsw	x8, [sp, #28]
  425fc8:	adrp	x9, 445000 <ferror@plt+0x432b0>
  425fcc:	add	x9, x9, #0xdd0
  425fd0:	ldrsh	w10, [x9, x8, lsl #1]
  425fd4:	ldrb	w11, [sp, #15]
  425fd8:	add	w10, w10, w11
  425fdc:	adrp	x8, 447000 <ferror@plt+0x452b0>
  425fe0:	add	x8, x8, #0x13a
  425fe4:	ldrsh	w10, [x8, w10, sxtw #1]
  425fe8:	str	w10, [sp, #28]
  425fec:	ldr	x8, [sp, #16]
  425ff0:	add	x8, x8, #0x1
  425ff4:	str	x8, [sp, #16]
  425ff8:	b	425ec0 <ferror@plt+0x24170>
  425ffc:	ldr	w0, [sp, #28]
  426000:	add	sp, sp, #0x20
  426004:	ret
  426008:	sub	sp, sp, #0x20
  42600c:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  426010:	add	x8, x8, #0xd0
  426014:	mov	w9, #0x1                   	// #1
  426018:	adrp	x10, 443000 <ferror@plt+0x412b0>
  42601c:	add	x10, x10, #0x134
  426020:	str	w0, [sp, #28]
  426024:	ldr	x8, [x8]
  426028:	str	x8, [sp, #16]
  42602c:	strb	w9, [sp, #15]
  426030:	ldrsw	x8, [sp, #28]
  426034:	mov	x11, #0x2                   	// #2
  426038:	mul	x8, x11, x8
  42603c:	add	x8, x10, x8
  426040:	ldrh	w9, [x8]
  426044:	cbz	w9, 426068 <ferror@plt+0x24318>
  426048:	ldr	w8, [sp, #28]
  42604c:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  426050:	add	x9, x9, #0xdc
  426054:	str	w8, [x9]
  426058:	ldr	x9, [sp, #16]
  42605c:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x12f0>
  426060:	add	x10, x10, #0xe0
  426064:	str	x9, [x10]
  426068:	ldrsw	x8, [sp, #28]
  42606c:	adrp	x9, 445000 <ferror@plt+0x432b0>
  426070:	add	x9, x9, #0xdd0
  426074:	ldrsh	w10, [x9, x8, lsl #1]
  426078:	ldrb	w11, [sp, #15]
  42607c:	add	w10, w10, w11
  426080:	adrp	x8, 443000 <ferror@plt+0x412b0>
  426084:	add	x8, x8, #0x9e8
  426088:	ldrsh	w10, [x8, w10, sxtw #1]
  42608c:	ldr	w11, [sp, #28]
  426090:	cmp	w10, w11
  426094:	b.eq	4260d8 <ferror@plt+0x24388>  // b.none
  426098:	ldrsw	x8, [sp, #28]
  42609c:	adrp	x9, 446000 <ferror@plt+0x442b0>
  4260a0:	add	x9, x9, #0x75a
  4260a4:	ldrsh	w10, [x9, x8, lsl #1]
  4260a8:	str	w10, [sp, #28]
  4260ac:	ldr	w10, [sp, #28]
  4260b0:	cmp	w10, #0x45a
  4260b4:	b.lt	4260d4 <ferror@plt+0x24384>  // b.tstop
  4260b8:	ldrb	w8, [sp, #15]
  4260bc:	mov	w9, w8
  4260c0:	adrp	x10, 447000 <ferror@plt+0x452b0>
  4260c4:	add	x10, x10, #0xe4
  4260c8:	add	x9, x10, x9
  4260cc:	ldrb	w8, [x9]
  4260d0:	strb	w8, [sp, #15]
  4260d4:	b	426068 <ferror@plt+0x24318>
  4260d8:	ldrsw	x8, [sp, #28]
  4260dc:	adrp	x9, 445000 <ferror@plt+0x432b0>
  4260e0:	add	x9, x9, #0xdd0
  4260e4:	ldrsh	w10, [x9, x8, lsl #1]
  4260e8:	ldrb	w11, [sp, #15]
  4260ec:	add	w10, w10, w11
  4260f0:	adrp	x8, 447000 <ferror@plt+0x452b0>
  4260f4:	add	x8, x8, #0x13a
  4260f8:	ldrsh	w10, [x8, w10, sxtw #1]
  4260fc:	str	w10, [sp, #28]
  426100:	ldr	w10, [sp, #28]
  426104:	cmp	w10, #0x459
  426108:	cset	w10, eq  // eq = none
  42610c:	and	w10, w10, #0x1
  426110:	str	w10, [sp, #24]
  426114:	ldr	w10, [sp, #24]
  426118:	cbz	w10, 426128 <ferror@plt+0x243d8>
  42611c:	mov	w8, wzr
  426120:	str	w8, [sp, #8]
  426124:	b	426130 <ferror@plt+0x243e0>
  426128:	ldr	w8, [sp, #28]
  42612c:	str	w8, [sp, #8]
  426130:	ldr	w8, [sp, #8]
  426134:	mov	w0, w8
  426138:	add	sp, sp, #0x20
  42613c:	ret
  426140:	sub	sp, sp, #0xa0
  426144:	stp	x29, x30, [sp, #144]
  426148:	add	x29, sp, #0x90
  42614c:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  426150:	add	x8, x8, #0xa8
  426154:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  426158:	add	x9, x9, #0xb0
  42615c:	adrp	x10, 46a000 <stdin@@GLIBC_2.17+0x72f0>
  426160:	add	x10, x10, #0x98
  426164:	adrp	x11, 464000 <stdin@@GLIBC_2.17+0x12f0>
  426168:	add	x11, x11, #0xd0
  42616c:	adrp	x12, 464000 <stdin@@GLIBC_2.17+0x12f0>
  426170:	add	x12, x12, #0xe8
  426174:	adrp	x13, 464000 <stdin@@GLIBC_2.17+0x12f0>
  426178:	add	x13, x13, #0x88
  42617c:	ldr	x14, [x8]
  426180:	ldr	x15, [x9]
  426184:	mov	x16, #0x8                   	// #8
  426188:	mul	x15, x16, x15
  42618c:	add	x14, x14, x15
  426190:	ldr	x14, [x14]
  426194:	ldr	x14, [x14, #8]
  426198:	stur	x14, [x29, #-16]
  42619c:	ldr	x14, [x10]
  4261a0:	stur	x14, [x29, #-24]
  4261a4:	ldr	x14, [x11]
  4261a8:	ldr	x15, [x8]
  4261ac:	ldr	x17, [x9]
  4261b0:	mul	x16, x16, x17
  4261b4:	add	x15, x15, x16
  4261b8:	ldr	x15, [x15]
  4261bc:	ldr	x15, [x15, #8]
  4261c0:	ldr	w18, [x12]
  4261c4:	add	w18, w18, #0x1
  4261c8:	mov	w0, w18
  4261cc:	sxtw	x16, w0
  4261d0:	add	x15, x15, x16
  4261d4:	cmp	x14, x15
  4261d8:	str	x8, [sp, #64]
  4261dc:	str	x9, [sp, #56]
  4261e0:	str	x10, [sp, #48]
  4261e4:	str	x11, [sp, #40]
  4261e8:	str	x12, [sp, #32]
  4261ec:	str	x13, [sp, #24]
  4261f0:	b.ls	426200 <ferror@plt+0x244b0>  // b.plast
  4261f4:	adrp	x0, 449000 <ferror@plt+0x472b0>
  4261f8:	add	x0, x0, #0x8a8
  4261fc:	bl	425e24 <ferror@plt+0x240d4>
  426200:	ldr	x8, [sp, #64]
  426204:	ldr	x9, [x8]
  426208:	ldr	x10, [sp, #56]
  42620c:	ldr	x11, [x10]
  426210:	mov	x12, #0x8                   	// #8
  426214:	mul	x11, x12, x11
  426218:	add	x9, x9, x11
  42621c:	ldr	x9, [x9]
  426220:	ldr	w13, [x9, #52]
  426224:	cbnz	w13, 426260 <ferror@plt+0x24510>
  426228:	ldr	x8, [sp, #40]
  42622c:	ldr	x9, [x8]
  426230:	ldr	x10, [sp, #48]
  426234:	ldr	x11, [x10]
  426238:	subs	x9, x9, x11
  42623c:	subs	x9, x9, #0x0
  426240:	cmp	x9, #0x1
  426244:	b.ne	426254 <ferror@plt+0x24504>  // b.any
  426248:	mov	w8, #0x1                   	// #1
  42624c:	stur	w8, [x29, #-4]
  426250:	b	426900 <ferror@plt+0x24bb0>
  426254:	mov	w8, #0x2                   	// #2
  426258:	stur	w8, [x29, #-4]
  42625c:	b	426900 <ferror@plt+0x24bb0>
  426260:	ldr	x8, [sp, #40]
  426264:	ldr	x9, [x8]
  426268:	ldr	x10, [sp, #48]
  42626c:	ldr	x11, [x10]
  426270:	subs	x9, x9, x11
  426274:	subs	x9, x9, #0x1
  426278:	stur	w9, [x29, #-28]
  42627c:	stur	wzr, [x29, #-32]
  426280:	ldur	w8, [x29, #-32]
  426284:	ldur	w9, [x29, #-28]
  426288:	cmp	w8, w9
  42628c:	b.ge	4262c0 <ferror@plt+0x24570>  // b.tcont
  426290:	ldur	x8, [x29, #-24]
  426294:	add	x9, x8, #0x1
  426298:	stur	x9, [x29, #-24]
  42629c:	ldrb	w10, [x8]
  4262a0:	ldur	x8, [x29, #-16]
  4262a4:	add	x9, x8, #0x1
  4262a8:	stur	x9, [x29, #-16]
  4262ac:	strb	w10, [x8]
  4262b0:	ldur	w8, [x29, #-32]
  4262b4:	add	w8, w8, #0x1
  4262b8:	stur	w8, [x29, #-32]
  4262bc:	b	426280 <ferror@plt+0x24530>
  4262c0:	ldr	x8, [sp, #64]
  4262c4:	ldr	x9, [x8]
  4262c8:	ldr	x10, [sp, #56]
  4262cc:	ldr	x11, [x10]
  4262d0:	mov	x12, #0x8                   	// #8
  4262d4:	mul	x11, x12, x11
  4262d8:	add	x9, x9, x11
  4262dc:	ldr	x9, [x9]
  4262e0:	ldr	w13, [x9, #56]
  4262e4:	cmp	w13, #0x2
  4262e8:	b.ne	42631c <ferror@plt+0x245cc>  // b.any
  4262ec:	ldr	x8, [sp, #32]
  4262f0:	str	wzr, [x8]
  4262f4:	ldr	x9, [sp, #64]
  4262f8:	ldr	x10, [x9]
  4262fc:	ldr	x11, [sp, #56]
  426300:	ldr	x12, [x11]
  426304:	mov	x13, #0x8                   	// #8
  426308:	mul	x12, x13, x12
  42630c:	add	x10, x10, x12
  426310:	ldr	x10, [x10]
  426314:	str	wzr, [x10, #28]
  426318:	b	426700 <ferror@plt+0x249b0>
  42631c:	ldr	x8, [sp, #64]
  426320:	ldr	x9, [x8]
  426324:	ldr	x10, [sp, #56]
  426328:	ldr	x11, [x10]
  42632c:	mov	x12, #0x8                   	// #8
  426330:	mul	x11, x12, x11
  426334:	add	x9, x9, x11
  426338:	ldr	x9, [x9]
  42633c:	ldr	w13, [x9, #24]
  426340:	ldur	w14, [x29, #-28]
  426344:	subs	w13, w13, w14
  426348:	subs	w13, w13, #0x1
  42634c:	stur	w13, [x29, #-40]
  426350:	ldur	w8, [x29, #-40]
  426354:	cmp	w8, #0x0
  426358:	cset	w8, gt
  42635c:	tbnz	w8, #0, 4264a4 <ferror@plt+0x24754>
  426360:	ldr	x8, [sp, #64]
  426364:	ldr	x9, [x8]
  426368:	ldr	x10, [sp, #56]
  42636c:	ldr	x11, [x10]
  426370:	mov	x12, #0x8                   	// #8
  426374:	mul	x11, x12, x11
  426378:	add	x9, x9, x11
  42637c:	ldr	x9, [x9]
  426380:	stur	x9, [x29, #-48]
  426384:	ldr	x9, [sp, #40]
  426388:	ldr	x11, [x9]
  42638c:	ldur	x12, [x29, #-48]
  426390:	ldr	x12, [x12, #8]
  426394:	subs	x11, x11, x12
  426398:	stur	w11, [x29, #-52]
  42639c:	ldur	x12, [x29, #-48]
  4263a0:	ldr	w11, [x12, #32]
  4263a4:	cbz	w11, 426430 <ferror@plt+0x246e0>
  4263a8:	ldur	x8, [x29, #-48]
  4263ac:	ldr	w9, [x8, #24]
  4263b0:	mov	w10, #0x2                   	// #2
  4263b4:	mul	w9, w9, w10
  4263b8:	stur	w9, [x29, #-56]
  4263bc:	ldur	w9, [x29, #-56]
  4263c0:	cmp	w9, #0x0
  4263c4:	cset	w9, gt
  4263c8:	tbnz	w9, #0, 4263f0 <ferror@plt+0x246a0>
  4263cc:	ldur	x8, [x29, #-48]
  4263d0:	ldr	w9, [x8, #24]
  4263d4:	mov	w10, #0x8                   	// #8
  4263d8:	sdiv	w9, w9, w10
  4263dc:	ldur	x8, [x29, #-48]
  4263e0:	ldr	w10, [x8, #24]
  4263e4:	add	w9, w10, w9
  4263e8:	str	w9, [x8, #24]
  4263ec:	b	426404 <ferror@plt+0x246b4>
  4263f0:	ldur	x8, [x29, #-48]
  4263f4:	ldr	w9, [x8, #24]
  4263f8:	mov	w10, #0x2                   	// #2
  4263fc:	mul	w9, w9, w10
  426400:	str	w9, [x8, #24]
  426404:	ldur	x8, [x29, #-48]
  426408:	ldr	x0, [x8, #8]
  42640c:	ldur	x8, [x29, #-48]
  426410:	ldr	w9, [x8, #24]
  426414:	add	w9, w9, #0x2
  426418:	mov	w1, w9
  42641c:	sxtw	x1, w1
  426420:	bl	4276a8 <ferror@plt+0x25958>
  426424:	ldur	x8, [x29, #-48]
  426428:	str	x0, [x8, #8]
  42642c:	b	42643c <ferror@plt+0x246ec>
  426430:	ldur	x8, [x29, #-48]
  426434:	mov	x9, xzr
  426438:	str	x9, [x8, #8]
  42643c:	ldur	x8, [x29, #-48]
  426440:	ldr	x8, [x8, #8]
  426444:	cbnz	x8, 426454 <ferror@plt+0x24704>
  426448:	adrp	x0, 449000 <ferror@plt+0x472b0>
  42644c:	add	x0, x0, #0x8e0
  426450:	bl	425e24 <ferror@plt+0x240d4>
  426454:	ldur	x8, [x29, #-48]
  426458:	mov	x9, #0x8                   	// #8
  42645c:	ldr	x8, [x8, #8]
  426460:	ldursw	x10, [x29, #-52]
  426464:	add	x8, x8, x10
  426468:	ldr	x10, [sp, #40]
  42646c:	str	x8, [x10]
  426470:	ldr	x8, [sp, #64]
  426474:	ldr	x11, [x8]
  426478:	ldr	x12, [sp, #56]
  42647c:	ldr	x13, [x12]
  426480:	mul	x9, x9, x13
  426484:	add	x9, x11, x9
  426488:	ldr	x9, [x9]
  42648c:	ldr	w14, [x9, #24]
  426490:	ldur	w15, [x29, #-28]
  426494:	subs	w14, w14, w15
  426498:	subs	w14, w14, #0x1
  42649c:	stur	w14, [x29, #-40]
  4264a0:	b	426350 <ferror@plt+0x24600>
  4264a4:	ldur	w8, [x29, #-40]
  4264a8:	cmp	w8, #0x2, lsl #12
  4264ac:	b.le	4264b8 <ferror@plt+0x24768>
  4264b0:	mov	w8, #0x2000                	// #8192
  4264b4:	stur	w8, [x29, #-40]
  4264b8:	ldr	x8, [sp, #64]
  4264bc:	ldr	x9, [x8]
  4264c0:	ldr	x10, [sp, #56]
  4264c4:	ldr	x11, [x10]
  4264c8:	mov	x12, #0x8                   	// #8
  4264cc:	mul	x11, x12, x11
  4264d0:	add	x9, x9, x11
  4264d4:	ldr	x9, [x9]
  4264d8:	ldr	w13, [x9, #36]
  4264dc:	cbz	w13, 426620 <ferror@plt+0x248d0>
  4264e0:	mov	w8, #0x2a                  	// #42
  4264e4:	stur	w8, [x29, #-60]
  4264e8:	stur	wzr, [x29, #-64]
  4264ec:	ldur	w8, [x29, #-64]
  4264f0:	ldur	w9, [x29, #-40]
  4264f4:	mov	w10, #0x0                   	// #0
  4264f8:	cmp	w8, w9
  4264fc:	str	w10, [sp, #20]
  426500:	b.ge	426538 <ferror@plt+0x247e8>  // b.tcont
  426504:	ldr	x8, [sp, #24]
  426508:	ldr	x0, [x8]
  42650c:	bl	401ab0 <getc@plt>
  426510:	stur	w0, [x29, #-60]
  426514:	mov	w9, #0xffffffff            	// #-1
  426518:	mov	w10, #0x0                   	// #0
  42651c:	cmp	w0, w9
  426520:	str	w10, [sp, #20]
  426524:	b.eq	426538 <ferror@plt+0x247e8>  // b.none
  426528:	ldur	w8, [x29, #-60]
  42652c:	cmp	w8, #0xa
  426530:	cset	w8, ne  // ne = any
  426534:	str	w8, [sp, #20]
  426538:	ldr	w8, [sp, #20]
  42653c:	tbnz	w8, #0, 426544 <ferror@plt+0x247f4>
  426540:	b	426590 <ferror@plt+0x24840>
  426544:	ldur	w8, [x29, #-60]
  426548:	ldr	x9, [sp, #64]
  42654c:	ldr	x10, [x9]
  426550:	ldr	x11, [sp, #56]
  426554:	ldr	x12, [x11]
  426558:	mov	x13, #0x8                   	// #8
  42655c:	mul	x12, x13, x12
  426560:	add	x10, x10, x12
  426564:	ldr	x10, [x10]
  426568:	ldr	x10, [x10, #8]
  42656c:	ldursw	x12, [x29, #-28]
  426570:	add	x10, x10, x12
  426574:	ldursw	x12, [x29, #-64]
  426578:	add	x10, x10, x12
  42657c:	strb	w8, [x10]
  426580:	ldur	w8, [x29, #-64]
  426584:	add	w8, w8, #0x1
  426588:	stur	w8, [x29, #-64]
  42658c:	b	4264ec <ferror@plt+0x2479c>
  426590:	ldur	w8, [x29, #-60]
  426594:	cmp	w8, #0xa
  426598:	b.ne	4265e4 <ferror@plt+0x24894>  // b.any
  42659c:	ldur	w8, [x29, #-60]
  4265a0:	ldr	x9, [sp, #64]
  4265a4:	ldr	x10, [x9]
  4265a8:	ldr	x11, [sp, #56]
  4265ac:	ldr	x12, [x11]
  4265b0:	mov	x13, #0x8                   	// #8
  4265b4:	mul	x12, x13, x12
  4265b8:	add	x10, x10, x12
  4265bc:	ldr	x10, [x10]
  4265c0:	ldr	x10, [x10, #8]
  4265c4:	ldursw	x12, [x29, #-28]
  4265c8:	add	x10, x10, x12
  4265cc:	ldursw	x12, [x29, #-64]
  4265d0:	mov	w14, w12
  4265d4:	add	w14, w14, #0x1
  4265d8:	stur	w14, [x29, #-64]
  4265dc:	add	x10, x10, x12
  4265e0:	strb	w8, [x10]
  4265e4:	ldur	w8, [x29, #-60]
  4265e8:	mov	w9, #0xffffffff            	// #-1
  4265ec:	cmp	w8, w9
  4265f0:	b.ne	426610 <ferror@plt+0x248c0>  // b.any
  4265f4:	ldr	x8, [sp, #24]
  4265f8:	ldr	x0, [x8]
  4265fc:	bl	401d50 <ferror@plt>
  426600:	cbz	w0, 426610 <ferror@plt+0x248c0>
  426604:	adrp	x0, 449000 <ferror@plt+0x472b0>
  426608:	add	x0, x0, #0x90c
  42660c:	bl	425e24 <ferror@plt+0x240d4>
  426610:	ldur	w8, [x29, #-64]
  426614:	ldr	x9, [sp, #32]
  426618:	str	w8, [x9]
  42661c:	b	4266d4 <ferror@plt+0x24984>
  426620:	bl	401cb0 <__errno_location@plt>
  426624:	str	wzr, [x0]
  426628:	ldr	x8, [sp, #64]
  42662c:	ldr	x9, [x8]
  426630:	ldr	x10, [sp, #56]
  426634:	ldr	x11, [x10]
  426638:	mov	x12, #0x8                   	// #8
  42663c:	mul	x11, x12, x11
  426640:	add	x9, x9, x11
  426644:	ldr	x9, [x9]
  426648:	ldr	x9, [x9, #8]
  42664c:	ldursw	x11, [x29, #-28]
  426650:	add	x0, x9, x11
  426654:	ldursw	x2, [x29, #-40]
  426658:	ldr	x9, [sp, #24]
  42665c:	ldr	x3, [x9]
  426660:	mov	x1, #0x1                   	// #1
  426664:	bl	401b70 <fread@plt>
  426668:	ldr	x8, [sp, #32]
  42666c:	str	w0, [x8]
  426670:	mov	w13, #0x0                   	// #0
  426674:	str	w13, [sp, #16]
  426678:	cbnz	w0, 426694 <ferror@plt+0x24944>
  42667c:	ldr	x8, [sp, #24]
  426680:	ldr	x0, [x8]
  426684:	bl	401d50 <ferror@plt>
  426688:	cmp	w0, #0x0
  42668c:	cset	w9, ne  // ne = any
  426690:	str	w9, [sp, #16]
  426694:	ldr	w8, [sp, #16]
  426698:	tbnz	w8, #0, 4266a0 <ferror@plt+0x24950>
  42669c:	b	4266d4 <ferror@plt+0x24984>
  4266a0:	bl	401cb0 <__errno_location@plt>
  4266a4:	ldr	w8, [x0]
  4266a8:	cmp	w8, #0x4
  4266ac:	b.eq	4266bc <ferror@plt+0x2496c>  // b.none
  4266b0:	adrp	x0, 449000 <ferror@plt+0x472b0>
  4266b4:	add	x0, x0, #0x90c
  4266b8:	bl	425e24 <ferror@plt+0x240d4>
  4266bc:	bl	401cb0 <__errno_location@plt>
  4266c0:	str	wzr, [x0]
  4266c4:	ldr	x8, [sp, #24]
  4266c8:	ldr	x0, [x8]
  4266cc:	bl	401bf0 <clearerr@plt>
  4266d0:	b	426628 <ferror@plt+0x248d8>
  4266d4:	ldr	x8, [sp, #32]
  4266d8:	ldr	w9, [x8]
  4266dc:	ldr	x10, [sp, #64]
  4266e0:	ldr	x11, [x10]
  4266e4:	ldr	x12, [sp, #56]
  4266e8:	ldr	x13, [x12]
  4266ec:	mov	x14, #0x8                   	// #8
  4266f0:	mul	x13, x14, x13
  4266f4:	add	x11, x11, x13
  4266f8:	ldr	x11, [x11]
  4266fc:	str	w9, [x11, #28]
  426700:	ldr	x8, [sp, #32]
  426704:	ldr	w9, [x8]
  426708:	cbnz	w9, 42675c <ferror@plt+0x24a0c>
  42670c:	ldur	w8, [x29, #-28]
  426710:	cbnz	w8, 42672c <ferror@plt+0x249dc>
  426714:	mov	w8, #0x1                   	// #1
  426718:	stur	w8, [x29, #-36]
  42671c:	ldr	x9, [sp, #24]
  426720:	ldr	x0, [x9]
  426724:	bl	426978 <ferror@plt+0x24c28>
  426728:	b	426758 <ferror@plt+0x24a08>
  42672c:	mov	w8, #0x2                   	// #2
  426730:	stur	w8, [x29, #-36]
  426734:	ldr	x9, [sp, #64]
  426738:	ldr	x10, [x9]
  42673c:	ldr	x11, [sp, #56]
  426740:	ldr	x12, [x11]
  426744:	mov	x13, #0x8                   	// #8
  426748:	mul	x12, x13, x12
  42674c:	add	x10, x10, x12
  426750:	ldr	x10, [x10]
  426754:	str	w8, [x10, #56]
  426758:	b	426760 <ferror@plt+0x24a10>
  42675c:	stur	wzr, [x29, #-36]
  426760:	ldr	x8, [sp, #32]
  426764:	ldr	w9, [x8]
  426768:	ldur	w10, [x29, #-28]
  42676c:	add	w9, w9, w10
  426770:	ldr	x11, [sp, #64]
  426774:	ldr	x12, [x11]
  426778:	ldr	x13, [sp, #56]
  42677c:	ldr	x14, [x13]
  426780:	mov	x15, #0x8                   	// #8
  426784:	mul	x14, x15, x14
  426788:	add	x12, x12, x14
  42678c:	ldr	x12, [x12]
  426790:	ldr	w10, [x12, #24]
  426794:	cmp	w9, w10
  426798:	b.le	426860 <ferror@plt+0x24b10>
  42679c:	ldr	x8, [sp, #32]
  4267a0:	ldr	w9, [x8]
  4267a4:	ldur	w10, [x29, #-28]
  4267a8:	add	w9, w9, w10
  4267ac:	ldr	w10, [x8]
  4267b0:	add	w9, w9, w10, asr #1
  4267b4:	stur	w9, [x29, #-68]
  4267b8:	ldr	x11, [sp, #64]
  4267bc:	ldr	x12, [x11]
  4267c0:	ldr	x13, [sp, #56]
  4267c4:	ldr	x14, [x13]
  4267c8:	mov	x15, #0x8                   	// #8
  4267cc:	mul	x14, x15, x14
  4267d0:	add	x12, x12, x14
  4267d4:	ldr	x12, [x12]
  4267d8:	ldr	x0, [x12, #8]
  4267dc:	ldursw	x1, [x29, #-68]
  4267e0:	str	x15, [sp, #8]
  4267e4:	bl	4276a8 <ferror@plt+0x25958>
  4267e8:	ldr	x8, [sp, #64]
  4267ec:	ldr	x11, [x8]
  4267f0:	ldr	x12, [sp, #56]
  4267f4:	ldr	x13, [x12]
  4267f8:	ldr	x14, [sp, #8]
  4267fc:	mul	x13, x14, x13
  426800:	add	x11, x11, x13
  426804:	ldr	x11, [x11]
  426808:	str	x0, [x11, #8]
  42680c:	ldr	x11, [x8]
  426810:	ldr	x13, [x12]
  426814:	mul	x13, x14, x13
  426818:	add	x11, x11, x13
  42681c:	ldr	x11, [x11]
  426820:	ldr	x11, [x11, #8]
  426824:	cbnz	x11, 426834 <ferror@plt+0x24ae4>
  426828:	adrp	x0, 449000 <ferror@plt+0x472b0>
  42682c:	add	x0, x0, #0x929
  426830:	bl	425e24 <ferror@plt+0x240d4>
  426834:	ldur	w8, [x29, #-68]
  426838:	subs	w8, w8, #0x2
  42683c:	ldr	x9, [sp, #64]
  426840:	ldr	x10, [x9]
  426844:	ldr	x11, [sp, #56]
  426848:	ldr	x12, [x11]
  42684c:	mov	x13, #0x8                   	// #8
  426850:	mul	x12, x13, x12
  426854:	add	x10, x10, x12
  426858:	ldr	x10, [x10]
  42685c:	str	w8, [x10, #24]
  426860:	ldur	w8, [x29, #-28]
  426864:	ldr	x9, [sp, #32]
  426868:	ldr	w10, [x9]
  42686c:	add	w8, w10, w8
  426870:	str	w8, [x9]
  426874:	ldr	x11, [sp, #64]
  426878:	ldr	x12, [x11]
  42687c:	ldr	x13, [sp, #56]
  426880:	ldr	x14, [x13]
  426884:	mov	x15, #0x8                   	// #8
  426888:	mul	x14, x15, x14
  42688c:	add	x12, x12, x14
  426890:	ldr	x12, [x12]
  426894:	ldr	x12, [x12, #8]
  426898:	ldrsw	x14, [x9]
  42689c:	add	x12, x12, x14
  4268a0:	mov	w8, #0x0                   	// #0
  4268a4:	strb	w8, [x12]
  4268a8:	ldr	x12, [x11]
  4268ac:	ldr	x14, [x13]
  4268b0:	mul	x14, x15, x14
  4268b4:	add	x12, x12, x14
  4268b8:	ldr	x12, [x12]
  4268bc:	ldr	x12, [x12, #8]
  4268c0:	ldr	w10, [x9]
  4268c4:	add	w10, w10, #0x1
  4268c8:	mov	w0, w10
  4268cc:	sxtw	x14, w0
  4268d0:	add	x12, x12, x14
  4268d4:	strb	w8, [x12]
  4268d8:	ldr	x12, [x11]
  4268dc:	ldr	x14, [x13]
  4268e0:	mul	x14, x15, x14
  4268e4:	add	x12, x12, x14
  4268e8:	ldr	x12, [x12]
  4268ec:	ldr	x12, [x12, #8]
  4268f0:	ldr	x14, [sp, #48]
  4268f4:	str	x12, [x14]
  4268f8:	ldur	w8, [x29, #-36]
  4268fc:	stur	w8, [x29, #-4]
  426900:	ldur	w0, [x29, #-4]
  426904:	ldp	x29, x30, [sp, #144]
  426908:	add	sp, sp, #0xa0
  42690c:	ret
  426910:	sub	sp, sp, #0x20
  426914:	stp	x29, x30, [sp, #16]
  426918:	add	x29, sp, #0x10
  42691c:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  426920:	add	x8, x8, #0x1b8
  426924:	ldr	w9, [x8]
  426928:	subs	w9, w9, #0x1
  42692c:	str	w9, [x8]
  426930:	cmp	w9, #0x0
  426934:	cset	w9, le
  426938:	tbnz	w9, #0, 426960 <ferror@plt+0x24c10>
  42693c:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x32f0>
  426940:	add	x8, x8, #0xa90
  426944:	ldr	x9, [x8]
  426948:	add	x10, x9, #0x8
  42694c:	str	x10, [x8]
  426950:	ldr	x0, [x9, #8]
  426954:	bl	4276d4 <ferror@plt+0x25984>
  426958:	stur	wzr, [x29, #-4]
  42695c:	b	426968 <ferror@plt+0x24c18>
  426960:	mov	w8, #0x1                   	// #1
  426964:	stur	w8, [x29, #-4]
  426968:	ldur	w0, [x29, #-4]
  42696c:	ldp	x29, x30, [sp, #16]
  426970:	add	sp, sp, #0x20
  426974:	ret
  426978:	sub	sp, sp, #0x40
  42697c:	stp	x29, x30, [sp, #48]
  426980:	add	x29, sp, #0x30
  426984:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  426988:	add	x8, x8, #0xa8
  42698c:	mov	w9, #0x0                   	// #0
  426990:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x12f0>
  426994:	add	x10, x10, #0xb0
  426998:	stur	x0, [x29, #-8]
  42699c:	ldr	x11, [x8]
  4269a0:	stur	x8, [x29, #-16]
  4269a4:	stur	w9, [x29, #-20]
  4269a8:	str	x10, [sp, #16]
  4269ac:	cbz	x11, 4269d8 <ferror@plt+0x24c88>
  4269b0:	ldur	x8, [x29, #-16]
  4269b4:	ldr	x9, [x8]
  4269b8:	ldr	x10, [sp, #16]
  4269bc:	ldr	x11, [x10]
  4269c0:	mov	x12, #0x8                   	// #8
  4269c4:	mul	x11, x12, x11
  4269c8:	add	x9, x9, x11
  4269cc:	ldr	x9, [x9]
  4269d0:	cbnz	x9, 426a18 <ferror@plt+0x24cc8>
  4269d4:	b	4269e0 <ferror@plt+0x24c90>
  4269d8:	ldur	w8, [x29, #-20]
  4269dc:	tbnz	w8, #0, 426a18 <ferror@plt+0x24cc8>
  4269e0:	bl	425798 <ferror@plt+0x23a48>
  4269e4:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  4269e8:	add	x8, x8, #0x88
  4269ec:	ldr	x0, [x8]
  4269f0:	mov	w1, #0x4000                	// #16384
  4269f4:	bl	4258ec <ferror@plt+0x23b9c>
  4269f8:	ldur	x8, [x29, #-16]
  4269fc:	ldr	x9, [x8]
  426a00:	ldr	x10, [sp, #16]
  426a04:	ldr	x11, [x10]
  426a08:	mov	x12, #0x8                   	// #8
  426a0c:	mul	x11, x12, x11
  426a10:	add	x9, x9, x11
  426a14:	str	x0, [x9]
  426a18:	ldur	x8, [x29, #-16]
  426a1c:	ldr	x9, [x8]
  426a20:	cbz	x9, 426a4c <ferror@plt+0x24cfc>
  426a24:	ldur	x8, [x29, #-16]
  426a28:	ldr	x9, [x8]
  426a2c:	ldr	x10, [sp, #16]
  426a30:	ldr	x11, [x10]
  426a34:	mov	x12, #0x8                   	// #8
  426a38:	mul	x11, x12, x11
  426a3c:	add	x9, x9, x11
  426a40:	ldr	x9, [x9]
  426a44:	str	x9, [sp, #8]
  426a48:	b	426a54 <ferror@plt+0x24d04>
  426a4c:	mov	x8, xzr
  426a50:	str	x8, [sp, #8]
  426a54:	ldr	x8, [sp, #8]
  426a58:	ldur	x1, [x29, #-8]
  426a5c:	mov	x0, x8
  426a60:	bl	426a74 <ferror@plt+0x24d24>
  426a64:	bl	425990 <ferror@plt+0x23c40>
  426a68:	ldp	x29, x30, [sp, #48]
  426a6c:	add	sp, sp, #0x40
  426a70:	ret
  426a74:	sub	sp, sp, #0x50
  426a78:	stp	x29, x30, [sp, #64]
  426a7c:	add	x29, sp, #0x40
  426a80:	mov	w8, #0x1                   	// #1
  426a84:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  426a88:	add	x9, x9, #0xa8
  426a8c:	stur	x0, [x29, #-8]
  426a90:	stur	x1, [x29, #-16]
  426a94:	stur	w8, [x29, #-24]
  426a98:	str	x9, [sp, #32]
  426a9c:	bl	401cb0 <__errno_location@plt>
  426aa0:	ldr	w8, [x0]
  426aa4:	stur	w8, [x29, #-20]
  426aa8:	ldur	x0, [x29, #-8]
  426aac:	bl	426e20 <ferror@plt+0x250d0>
  426ab0:	ldur	x9, [x29, #-16]
  426ab4:	ldur	x10, [x29, #-8]
  426ab8:	str	x9, [x10]
  426abc:	ldur	x9, [x29, #-8]
  426ac0:	ldur	w8, [x29, #-24]
  426ac4:	str	w8, [x9, #52]
  426ac8:	ldur	x9, [x29, #-8]
  426acc:	ldr	x10, [sp, #32]
  426ad0:	ldr	x11, [x10]
  426ad4:	str	x9, [sp, #24]
  426ad8:	cbz	x11, 426b0c <ferror@plt+0x24dbc>
  426adc:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  426ae0:	add	x8, x8, #0xa8
  426ae4:	ldr	x8, [x8]
  426ae8:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  426aec:	add	x9, x9, #0xb0
  426af0:	ldr	x9, [x9]
  426af4:	mov	x10, #0x8                   	// #8
  426af8:	mul	x9, x10, x9
  426afc:	add	x8, x8, x9
  426b00:	ldr	x8, [x8]
  426b04:	str	x8, [sp, #16]
  426b08:	b	426b14 <ferror@plt+0x24dc4>
  426b0c:	mov	x8, xzr
  426b10:	str	x8, [sp, #16]
  426b14:	ldr	x8, [sp, #16]
  426b18:	ldr	x9, [sp, #24]
  426b1c:	cmp	x9, x8
  426b20:	b.eq	426b38 <ferror@plt+0x24de8>  // b.none
  426b24:	ldur	x8, [x29, #-8]
  426b28:	mov	w9, #0x1                   	// #1
  426b2c:	str	w9, [x8, #44]
  426b30:	ldur	x8, [x29, #-8]
  426b34:	str	wzr, [x8, #48]
  426b38:	ldur	x8, [x29, #-16]
  426b3c:	cbz	x8, 426b60 <ferror@plt+0x24e10>
  426b40:	ldur	x0, [x29, #-16]
  426b44:	bl	4019a0 <fileno@plt>
  426b48:	bl	401c20 <isatty@plt>
  426b4c:	cmp	w0, #0x0
  426b50:	cset	w8, gt
  426b54:	and	w8, w8, #0x1
  426b58:	str	w8, [sp, #12]
  426b5c:	b	426b68 <ferror@plt+0x24e18>
  426b60:	mov	w8, wzr
  426b64:	str	w8, [sp, #12]
  426b68:	ldr	w8, [sp, #12]
  426b6c:	ldur	x9, [x29, #-8]
  426b70:	str	w8, [x9, #36]
  426b74:	ldur	w8, [x29, #-20]
  426b78:	str	w8, [sp, #8]
  426b7c:	bl	401cb0 <__errno_location@plt>
  426b80:	ldr	w8, [sp, #8]
  426b84:	str	w8, [x0]
  426b88:	ldp	x29, x30, [sp, #64]
  426b8c:	add	sp, sp, #0x50
  426b90:	ret
  426b94:	sub	sp, sp, #0x40
  426b98:	stp	x29, x30, [sp, #48]
  426b9c:	add	x29, sp, #0x30
  426ba0:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  426ba4:	add	x8, x8, #0xa8
  426ba8:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  426bac:	add	x9, x9, #0xb0
  426bb0:	mov	w10, #0x0                   	// #0
  426bb4:	stur	x0, [x29, #-8]
  426bb8:	stur	x8, [x29, #-16]
  426bbc:	str	x9, [sp, #24]
  426bc0:	str	w10, [sp, #20]
  426bc4:	bl	425798 <ferror@plt+0x23a48>
  426bc8:	ldur	x8, [x29, #-16]
  426bcc:	ldr	x9, [x8]
  426bd0:	cbz	x9, 426bfc <ferror@plt+0x24eac>
  426bd4:	ldur	x8, [x29, #-16]
  426bd8:	ldr	x9, [x8]
  426bdc:	ldr	x10, [sp, #24]
  426be0:	ldr	x11, [x10]
  426be4:	mov	x12, #0x8                   	// #8
  426be8:	mul	x11, x12, x11
  426bec:	add	x9, x9, x11
  426bf0:	ldr	x9, [x9]
  426bf4:	str	x9, [sp, #8]
  426bf8:	b	426c04 <ferror@plt+0x24eb4>
  426bfc:	mov	x8, xzr
  426c00:	str	x8, [sp, #8]
  426c04:	ldr	x8, [sp, #8]
  426c08:	ldur	x9, [x29, #-8]
  426c0c:	cmp	x8, x9
  426c10:	b.ne	426c18 <ferror@plt+0x24ec8>  // b.any
  426c14:	b	426cf8 <ferror@plt+0x24fa8>
  426c18:	ldur	x8, [x29, #-16]
  426c1c:	ldr	x9, [x8]
  426c20:	cbz	x9, 426c4c <ferror@plt+0x24efc>
  426c24:	ldur	x8, [x29, #-16]
  426c28:	ldr	x9, [x8]
  426c2c:	ldr	x10, [sp, #24]
  426c30:	ldr	x11, [x10]
  426c34:	mov	x12, #0x8                   	// #8
  426c38:	mul	x11, x12, x11
  426c3c:	add	x9, x9, x11
  426c40:	ldr	x9, [x9]
  426c44:	cbnz	x9, 426c58 <ferror@plt+0x24f08>
  426c48:	b	426cc0 <ferror@plt+0x24f70>
  426c4c:	ldr	w8, [sp, #20]
  426c50:	tbnz	w8, #0, 426c58 <ferror@plt+0x24f08>
  426c54:	b	426cc0 <ferror@plt+0x24f70>
  426c58:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  426c5c:	add	x8, x8, #0xd8
  426c60:	ldrb	w9, [x8]
  426c64:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  426c68:	add	x8, x8, #0xd0
  426c6c:	ldr	x10, [x8]
  426c70:	strb	w9, [x10]
  426c74:	ldr	x8, [x8]
  426c78:	ldur	x10, [x29, #-16]
  426c7c:	ldr	x11, [x10]
  426c80:	ldr	x12, [sp, #24]
  426c84:	ldr	x13, [x12]
  426c88:	mov	x14, #0x8                   	// #8
  426c8c:	mul	x13, x14, x13
  426c90:	add	x11, x11, x13
  426c94:	ldr	x11, [x11]
  426c98:	str	x8, [x11, #16]
  426c9c:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  426ca0:	add	x8, x8, #0xe8
  426ca4:	ldr	w9, [x8]
  426ca8:	ldr	x8, [x10]
  426cac:	ldr	x11, [x12]
  426cb0:	mul	x11, x14, x11
  426cb4:	add	x8, x8, x11
  426cb8:	ldr	x8, [x8]
  426cbc:	str	w9, [x8, #28]
  426cc0:	ldur	x8, [x29, #-8]
  426cc4:	ldur	x9, [x29, #-16]
  426cc8:	ldr	x10, [x9]
  426ccc:	ldr	x11, [sp, #24]
  426cd0:	ldr	x12, [x11]
  426cd4:	mov	x13, #0x8                   	// #8
  426cd8:	mul	x12, x13, x12
  426cdc:	add	x10, x10, x12
  426ce0:	str	x8, [x10]
  426ce4:	bl	425990 <ferror@plt+0x23c40>
  426ce8:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  426cec:	add	x8, x8, #0xec
  426cf0:	mov	w14, #0x1                   	// #1
  426cf4:	str	w14, [x8]
  426cf8:	ldp	x29, x30, [sp, #48]
  426cfc:	add	sp, sp, #0x40
  426d00:	ret
  426d04:	sub	sp, sp, #0x20
  426d08:	stp	x29, x30, [sp, #16]
  426d0c:	add	x29, sp, #0x10
  426d10:	str	x0, [sp, #8]
  426d14:	ldr	x0, [sp, #8]
  426d18:	bl	4019e0 <malloc@plt>
  426d1c:	ldp	x29, x30, [sp, #16]
  426d20:	add	sp, sp, #0x20
  426d24:	ret
  426d28:	sub	sp, sp, #0x30
  426d2c:	stp	x29, x30, [sp, #32]
  426d30:	add	x29, sp, #0x20
  426d34:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  426d38:	add	x8, x8, #0xa8
  426d3c:	stur	x0, [x29, #-8]
  426d40:	ldur	x9, [x29, #-8]
  426d44:	str	x8, [sp, #16]
  426d48:	cbnz	x9, 426d50 <ferror@plt+0x25000>
  426d4c:	b	426df0 <ferror@plt+0x250a0>
  426d50:	ldur	x8, [x29, #-8]
  426d54:	ldr	x9, [sp, #16]
  426d58:	ldr	x10, [x9]
  426d5c:	str	x8, [sp, #8]
  426d60:	cbz	x10, 426d90 <ferror@plt+0x25040>
  426d64:	ldr	x8, [sp, #16]
  426d68:	ldr	x9, [x8]
  426d6c:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x12f0>
  426d70:	add	x10, x10, #0xb0
  426d74:	ldr	x10, [x10]
  426d78:	mov	x11, #0x8                   	// #8
  426d7c:	mul	x10, x11, x10
  426d80:	add	x9, x9, x10
  426d84:	ldr	x9, [x9]
  426d88:	str	x9, [sp]
  426d8c:	b	426d98 <ferror@plt+0x25048>
  426d90:	mov	x8, xzr
  426d94:	str	x8, [sp]
  426d98:	ldr	x8, [sp]
  426d9c:	ldr	x9, [sp, #8]
  426da0:	cmp	x9, x8
  426da4:	b.ne	426dd0 <ferror@plt+0x25080>  // b.any
  426da8:	ldr	x8, [sp, #16]
  426dac:	ldr	x9, [x8]
  426db0:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x12f0>
  426db4:	add	x10, x10, #0xb0
  426db8:	ldr	x10, [x10]
  426dbc:	mov	x11, #0x8                   	// #8
  426dc0:	mul	x10, x11, x10
  426dc4:	add	x9, x9, x10
  426dc8:	mov	x10, xzr
  426dcc:	str	x10, [x9]
  426dd0:	ldur	x8, [x29, #-8]
  426dd4:	ldr	w9, [x8, #32]
  426dd8:	cbz	w9, 426de8 <ferror@plt+0x25098>
  426ddc:	ldur	x8, [x29, #-8]
  426de0:	ldr	x0, [x8, #8]
  426de4:	bl	426dfc <ferror@plt+0x250ac>
  426de8:	ldur	x0, [x29, #-8]
  426dec:	bl	426dfc <ferror@plt+0x250ac>
  426df0:	ldp	x29, x30, [sp, #32]
  426df4:	add	sp, sp, #0x30
  426df8:	ret
  426dfc:	sub	sp, sp, #0x20
  426e00:	stp	x29, x30, [sp, #16]
  426e04:	add	x29, sp, #0x10
  426e08:	str	x0, [sp, #8]
  426e0c:	ldr	x0, [sp, #8]
  426e10:	bl	401b80 <free@plt>
  426e14:	ldp	x29, x30, [sp, #16]
  426e18:	add	sp, sp, #0x20
  426e1c:	ret
  426e20:	sub	sp, sp, #0x30
  426e24:	stp	x29, x30, [sp, #32]
  426e28:	add	x29, sp, #0x20
  426e2c:	stur	x0, [x29, #-8]
  426e30:	ldur	x8, [x29, #-8]
  426e34:	cbnz	x8, 426e3c <ferror@plt+0x250ec>
  426e38:	b	426ee8 <ferror@plt+0x25198>
  426e3c:	ldur	x8, [x29, #-8]
  426e40:	str	wzr, [x8, #28]
  426e44:	ldur	x8, [x29, #-8]
  426e48:	ldr	x8, [x8, #8]
  426e4c:	mov	w9, #0x0                   	// #0
  426e50:	strb	w9, [x8]
  426e54:	ldur	x8, [x29, #-8]
  426e58:	ldr	x8, [x8, #8]
  426e5c:	strb	w9, [x8, #1]
  426e60:	ldur	x8, [x29, #-8]
  426e64:	ldr	x8, [x8, #8]
  426e68:	ldur	x10, [x29, #-8]
  426e6c:	str	x8, [x10, #16]
  426e70:	ldur	x8, [x29, #-8]
  426e74:	mov	w9, #0x1                   	// #1
  426e78:	str	w9, [x8, #40]
  426e7c:	ldur	x8, [x29, #-8]
  426e80:	str	wzr, [x8, #56]
  426e84:	ldur	x8, [x29, #-8]
  426e88:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x12f0>
  426e8c:	add	x10, x10, #0xa8
  426e90:	ldr	x10, [x10]
  426e94:	str	x8, [sp, #16]
  426e98:	cbz	x10, 426ecc <ferror@plt+0x2517c>
  426e9c:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  426ea0:	add	x8, x8, #0xa8
  426ea4:	ldr	x8, [x8]
  426ea8:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  426eac:	add	x9, x9, #0xb0
  426eb0:	ldr	x9, [x9]
  426eb4:	mov	x10, #0x8                   	// #8
  426eb8:	mul	x9, x10, x9
  426ebc:	add	x8, x8, x9
  426ec0:	ldr	x8, [x8]
  426ec4:	str	x8, [sp, #8]
  426ec8:	b	426ed4 <ferror@plt+0x25184>
  426ecc:	mov	x8, xzr
  426ed0:	str	x8, [sp, #8]
  426ed4:	ldr	x8, [sp, #8]
  426ed8:	ldr	x9, [sp, #16]
  426edc:	cmp	x9, x8
  426ee0:	b.ne	426ee8 <ferror@plt+0x25198>  // b.any
  426ee4:	bl	425990 <ferror@plt+0x23c40>
  426ee8:	ldp	x29, x30, [sp, #32]
  426eec:	add	sp, sp, #0x30
  426ef0:	ret
  426ef4:	sub	sp, sp, #0x30
  426ef8:	stp	x29, x30, [sp, #32]
  426efc:	add	x29, sp, #0x20
  426f00:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  426f04:	add	x8, x8, #0xa8
  426f08:	mov	w9, #0x0                   	// #0
  426f0c:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x12f0>
  426f10:	add	x10, x10, #0xb0
  426f14:	stur	x0, [x29, #-8]
  426f18:	ldur	x11, [x29, #-8]
  426f1c:	str	x8, [sp, #16]
  426f20:	str	w9, [sp, #12]
  426f24:	str	x10, [sp]
  426f28:	cbnz	x11, 426f30 <ferror@plt+0x251e0>
  426f2c:	b	427064 <ferror@plt+0x25314>
  426f30:	bl	425798 <ferror@plt+0x23a48>
  426f34:	ldr	x8, [sp, #16]
  426f38:	ldr	x9, [x8]
  426f3c:	cbz	x9, 426f68 <ferror@plt+0x25218>
  426f40:	ldr	x8, [sp, #16]
  426f44:	ldr	x9, [x8]
  426f48:	ldr	x10, [sp]
  426f4c:	ldr	x11, [x10]
  426f50:	mov	x12, #0x8                   	// #8
  426f54:	mul	x11, x12, x11
  426f58:	add	x9, x9, x11
  426f5c:	ldr	x9, [x9]
  426f60:	cbnz	x9, 426f74 <ferror@plt+0x25224>
  426f64:	b	426fdc <ferror@plt+0x2528c>
  426f68:	ldr	w8, [sp, #12]
  426f6c:	tbnz	w8, #0, 426f74 <ferror@plt+0x25224>
  426f70:	b	426fdc <ferror@plt+0x2528c>
  426f74:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  426f78:	add	x8, x8, #0xd8
  426f7c:	ldrb	w9, [x8]
  426f80:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  426f84:	add	x8, x8, #0xd0
  426f88:	ldr	x10, [x8]
  426f8c:	strb	w9, [x10]
  426f90:	ldr	x8, [x8]
  426f94:	ldr	x10, [sp, #16]
  426f98:	ldr	x11, [x10]
  426f9c:	ldr	x12, [sp]
  426fa0:	ldr	x13, [x12]
  426fa4:	mov	x14, #0x8                   	// #8
  426fa8:	mul	x13, x14, x13
  426fac:	add	x11, x11, x13
  426fb0:	ldr	x11, [x11]
  426fb4:	str	x8, [x11, #16]
  426fb8:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  426fbc:	add	x8, x8, #0xe8
  426fc0:	ldr	w9, [x8]
  426fc4:	ldr	x8, [x10]
  426fc8:	ldr	x11, [x12]
  426fcc:	mul	x11, x14, x11
  426fd0:	add	x8, x8, x11
  426fd4:	ldr	x8, [x8]
  426fd8:	str	w9, [x8, #28]
  426fdc:	ldr	x8, [sp, #16]
  426fe0:	ldr	x9, [x8]
  426fe4:	cbz	x9, 427010 <ferror@plt+0x252c0>
  426fe8:	ldr	x8, [sp, #16]
  426fec:	ldr	x9, [x8]
  426ff0:	ldr	x10, [sp]
  426ff4:	ldr	x11, [x10]
  426ff8:	mov	x12, #0x8                   	// #8
  426ffc:	mul	x11, x12, x11
  427000:	add	x9, x9, x11
  427004:	ldr	x9, [x9]
  427008:	cbnz	x9, 42701c <ferror@plt+0x252cc>
  42700c:	b	42702c <ferror@plt+0x252dc>
  427010:	ldr	w8, [sp, #12]
  427014:	tbnz	w8, #0, 42701c <ferror@plt+0x252cc>
  427018:	b	42702c <ferror@plt+0x252dc>
  42701c:	ldr	x8, [sp]
  427020:	ldr	x9, [x8]
  427024:	add	x9, x9, #0x1
  427028:	str	x9, [x8]
  42702c:	ldur	x8, [x29, #-8]
  427030:	ldr	x9, [sp, #16]
  427034:	ldr	x10, [x9]
  427038:	ldr	x11, [sp]
  42703c:	ldr	x12, [x11]
  427040:	mov	x13, #0x8                   	// #8
  427044:	mul	x12, x13, x12
  427048:	add	x10, x10, x12
  42704c:	str	x8, [x10]
  427050:	bl	425990 <ferror@plt+0x23c40>
  427054:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  427058:	add	x8, x8, #0xec
  42705c:	mov	w14, #0x1                   	// #1
  427060:	str	w14, [x8]
  427064:	ldp	x29, x30, [sp, #32]
  427068:	add	sp, sp, #0x30
  42706c:	ret
  427070:	sub	sp, sp, #0x30
  427074:	stp	x29, x30, [sp, #32]
  427078:	add	x29, sp, #0x20
  42707c:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  427080:	add	x8, x8, #0xa8
  427084:	mov	w9, #0x0                   	// #0
  427088:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x12f0>
  42708c:	add	x10, x10, #0xb0
  427090:	ldr	x11, [x8]
  427094:	stur	x8, [x29, #-8]
  427098:	stur	w9, [x29, #-12]
  42709c:	str	x10, [sp, #8]
  4270a0:	cbz	x11, 4270cc <ferror@plt+0x2537c>
  4270a4:	ldur	x8, [x29, #-8]
  4270a8:	ldr	x9, [x8]
  4270ac:	ldr	x10, [sp, #8]
  4270b0:	ldr	x11, [x10]
  4270b4:	mov	x12, #0x8                   	// #8
  4270b8:	mul	x11, x12, x11
  4270bc:	add	x9, x9, x11
  4270c0:	ldr	x9, [x9]
  4270c4:	cbnz	x9, 4270d8 <ferror@plt+0x25388>
  4270c8:	b	4270d4 <ferror@plt+0x25384>
  4270cc:	ldur	w8, [x29, #-12]
  4270d0:	tbnz	w8, #0, 4270d8 <ferror@plt+0x25388>
  4270d4:	b	4271b8 <ferror@plt+0x25468>
  4270d8:	ldur	x8, [x29, #-8]
  4270dc:	ldr	x9, [x8]
  4270e0:	cbz	x9, 42710c <ferror@plt+0x253bc>
  4270e4:	ldur	x8, [x29, #-8]
  4270e8:	ldr	x9, [x8]
  4270ec:	ldr	x10, [sp, #8]
  4270f0:	ldr	x11, [x10]
  4270f4:	mov	x12, #0x8                   	// #8
  4270f8:	mul	x11, x12, x11
  4270fc:	add	x9, x9, x11
  427100:	ldr	x9, [x9]
  427104:	str	x9, [sp]
  427108:	b	427114 <ferror@plt+0x253c4>
  42710c:	mov	x8, xzr
  427110:	str	x8, [sp]
  427114:	ldr	x8, [sp]
  427118:	mov	x0, x8
  42711c:	bl	426d28 <ferror@plt+0x24fd8>
  427120:	ldur	x8, [x29, #-8]
  427124:	ldr	x9, [x8]
  427128:	ldr	x10, [sp, #8]
  42712c:	ldr	x11, [x10]
  427130:	mov	x12, #0x8                   	// #8
  427134:	mul	x11, x12, x11
  427138:	add	x9, x9, x11
  42713c:	mov	x11, xzr
  427140:	str	x11, [x9]
  427144:	ldr	x9, [x10]
  427148:	cmp	x9, #0x0
  42714c:	cset	w13, ls  // ls = plast
  427150:	tbnz	w13, #0, 427164 <ferror@plt+0x25414>
  427154:	ldr	x8, [sp, #8]
  427158:	ldr	x9, [x8]
  42715c:	subs	x9, x9, #0x1
  427160:	str	x9, [x8]
  427164:	ldur	x8, [x29, #-8]
  427168:	ldr	x9, [x8]
  42716c:	cbz	x9, 427198 <ferror@plt+0x25448>
  427170:	ldur	x8, [x29, #-8]
  427174:	ldr	x9, [x8]
  427178:	ldr	x10, [sp, #8]
  42717c:	ldr	x11, [x10]
  427180:	mov	x12, #0x8                   	// #8
  427184:	mul	x11, x12, x11
  427188:	add	x9, x9, x11
  42718c:	ldr	x9, [x9]
  427190:	cbnz	x9, 4271a4 <ferror@plt+0x25454>
  427194:	b	4271b8 <ferror@plt+0x25468>
  427198:	ldur	w8, [x29, #-12]
  42719c:	tbnz	w8, #0, 4271a4 <ferror@plt+0x25454>
  4271a0:	b	4271b8 <ferror@plt+0x25468>
  4271a4:	bl	425990 <ferror@plt+0x23c40>
  4271a8:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  4271ac:	add	x8, x8, #0xec
  4271b0:	mov	w9, #0x1                   	// #1
  4271b4:	str	w9, [x8]
  4271b8:	ldp	x29, x30, [sp, #32]
  4271bc:	add	sp, sp, #0x30
  4271c0:	ret
  4271c4:	sub	sp, sp, #0x30
  4271c8:	stp	x29, x30, [sp, #32]
  4271cc:	add	x29, sp, #0x20
  4271d0:	str	x0, [sp, #16]
  4271d4:	str	x1, [sp, #8]
  4271d8:	ldr	x8, [sp, #8]
  4271dc:	cmp	x8, #0x2
  4271e0:	b.cc	42720c <ferror@plt+0x254bc>  // b.lo, b.ul, b.last
  4271e4:	ldr	x8, [sp, #16]
  4271e8:	ldr	x9, [sp, #8]
  4271ec:	subs	x9, x9, #0x2
  4271f0:	ldrb	w10, [x8, x9]
  4271f4:	cbnz	w10, 42720c <ferror@plt+0x254bc>
  4271f8:	ldr	x8, [sp, #16]
  4271fc:	ldr	x9, [sp, #8]
  427200:	subs	x9, x9, #0x1
  427204:	ldrb	w10, [x8, x9]
  427208:	cbz	w10, 427218 <ferror@plt+0x254c8>
  42720c:	mov	x8, xzr
  427210:	stur	x8, [x29, #-8]
  427214:	b	4272b4 <ferror@plt+0x25564>
  427218:	mov	x0, #0x40                  	// #64
  42721c:	bl	426d04 <ferror@plt+0x24fb4>
  427220:	str	x0, [sp]
  427224:	ldr	x8, [sp]
  427228:	cbnz	x8, 427238 <ferror@plt+0x254e8>
  42722c:	adrp	x0, 449000 <ferror@plt+0x472b0>
  427230:	add	x0, x0, #0x829
  427234:	bl	425e24 <ferror@plt+0x240d4>
  427238:	ldr	x8, [sp, #8]
  42723c:	subs	x8, x8, #0x2
  427240:	ldr	x9, [sp]
  427244:	str	w8, [x9, #24]
  427248:	ldr	x9, [sp, #16]
  42724c:	ldr	x10, [sp]
  427250:	str	x9, [x10, #8]
  427254:	ldr	x10, [sp]
  427258:	str	x9, [x10, #16]
  42725c:	ldr	x9, [sp]
  427260:	str	wzr, [x9, #32]
  427264:	ldr	x9, [sp]
  427268:	mov	x10, xzr
  42726c:	str	x10, [x9]
  427270:	ldr	x9, [sp]
  427274:	ldr	w8, [x9, #24]
  427278:	ldr	x9, [sp]
  42727c:	str	w8, [x9, #28]
  427280:	ldr	x9, [sp]
  427284:	str	wzr, [x9, #36]
  427288:	ldr	x9, [sp]
  42728c:	mov	w8, #0x1                   	// #1
  427290:	str	w8, [x9, #40]
  427294:	ldr	x9, [sp]
  427298:	str	wzr, [x9, #52]
  42729c:	ldr	x9, [sp]
  4272a0:	str	wzr, [x9, #56]
  4272a4:	ldr	x0, [sp]
  4272a8:	bl	426b94 <ferror@plt+0x24e44>
  4272ac:	ldr	x9, [sp]
  4272b0:	stur	x9, [x29, #-8]
  4272b4:	ldur	x0, [x29, #-8]
  4272b8:	ldp	x29, x30, [sp, #32]
  4272bc:	add	sp, sp, #0x30
  4272c0:	ret
  4272c4:	sub	sp, sp, #0x30
  4272c8:	stp	x29, x30, [sp, #32]
  4272cc:	add	x29, sp, #0x20
  4272d0:	stur	x0, [x29, #-8]
  4272d4:	ldur	x0, [x29, #-8]
  4272d8:	ldur	x8, [x29, #-8]
  4272dc:	str	x0, [sp, #16]
  4272e0:	mov	x0, x8
  4272e4:	bl	4018a0 <strlen@plt>
  4272e8:	ldr	x8, [sp, #16]
  4272ec:	str	w0, [sp, #12]
  4272f0:	mov	x0, x8
  4272f4:	ldr	w1, [sp, #12]
  4272f8:	bl	427308 <ferror@plt+0x255b8>
  4272fc:	ldp	x29, x30, [sp, #32]
  427300:	add	sp, sp, #0x30
  427304:	ret
  427308:	sub	sp, sp, #0x40
  42730c:	stp	x29, x30, [sp, #48]
  427310:	add	x29, sp, #0x30
  427314:	stur	x0, [x29, #-8]
  427318:	stur	w1, [x29, #-12]
  42731c:	ldur	w8, [x29, #-12]
  427320:	add	w8, w8, #0x2
  427324:	mov	w0, w8
  427328:	sxtw	x9, w0
  42732c:	str	x9, [sp, #8]
  427330:	ldr	x0, [sp, #8]
  427334:	bl	426d04 <ferror@plt+0x24fb4>
  427338:	str	x0, [sp, #16]
  42733c:	ldr	x9, [sp, #16]
  427340:	cbnz	x9, 427350 <ferror@plt+0x25600>
  427344:	adrp	x0, 449000 <ferror@plt+0x472b0>
  427348:	add	x0, x0, #0x853
  42734c:	bl	425e24 <ferror@plt+0x240d4>
  427350:	str	wzr, [sp, #4]
  427354:	ldr	w8, [sp, #4]
  427358:	ldur	w9, [x29, #-12]
  42735c:	cmp	w8, w9
  427360:	b.ge	427394 <ferror@plt+0x25644>  // b.tcont
  427364:	ldur	x8, [x29, #-8]
  427368:	ldrsw	x9, [sp, #4]
  42736c:	add	x8, x8, x9
  427370:	ldrb	w10, [x8]
  427374:	ldr	x8, [sp, #16]
  427378:	ldrsw	x9, [sp, #4]
  42737c:	add	x8, x8, x9
  427380:	strb	w10, [x8]
  427384:	ldr	w8, [sp, #4]
  427388:	add	w8, w8, #0x1
  42738c:	str	w8, [sp, #4]
  427390:	b	427354 <ferror@plt+0x25604>
  427394:	ldr	x8, [sp, #16]
  427398:	ldur	w9, [x29, #-12]
  42739c:	add	w9, w9, #0x1
  4273a0:	mov	w0, w9
  4273a4:	sxtw	x10, w0
  4273a8:	add	x8, x8, x10
  4273ac:	mov	w9, #0x0                   	// #0
  4273b0:	strb	w9, [x8]
  4273b4:	ldr	x8, [sp, #16]
  4273b8:	ldursw	x10, [x29, #-12]
  4273bc:	add	x8, x8, x10
  4273c0:	strb	w9, [x8]
  4273c4:	ldr	x0, [sp, #16]
  4273c8:	ldr	x1, [sp, #8]
  4273cc:	bl	4271c4 <ferror@plt+0x25474>
  4273d0:	str	x0, [sp, #24]
  4273d4:	ldr	x8, [sp, #24]
  4273d8:	cbnz	x8, 4273e8 <ferror@plt+0x25698>
  4273dc:	adrp	x0, 449000 <ferror@plt+0x472b0>
  4273e0:	add	x0, x0, #0x87c
  4273e4:	bl	425e24 <ferror@plt+0x240d4>
  4273e8:	ldr	x8, [sp, #24]
  4273ec:	mov	w9, #0x1                   	// #1
  4273f0:	str	w9, [x8, #32]
  4273f4:	ldr	x0, [sp, #24]
  4273f8:	ldp	x29, x30, [sp, #48]
  4273fc:	add	sp, sp, #0x40
  427400:	ret
  427404:	adrp	x8, 462000 <ferror@plt+0x602b0>
  427408:	add	x8, x8, #0xcf8
  42740c:	ldr	w0, [x8]
  427410:	ret
  427414:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  427418:	add	x8, x8, #0x88
  42741c:	ldr	x0, [x8]
  427420:	ret
  427424:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  427428:	add	x8, x8, #0x90
  42742c:	ldr	x0, [x8]
  427430:	ret
  427434:	adrp	x8, 46a000 <stdin@@GLIBC_2.17+0x72f0>
  427438:	add	x8, x8, #0xa0
  42743c:	ldr	w0, [x8]
  427440:	ret
  427444:	adrp	x8, 46a000 <stdin@@GLIBC_2.17+0x72f0>
  427448:	add	x8, x8, #0x98
  42744c:	ldr	x0, [x8]
  427450:	ret
  427454:	sub	sp, sp, #0x10
  427458:	adrp	x8, 462000 <ferror@plt+0x602b0>
  42745c:	add	x8, x8, #0xcf8
  427460:	str	w0, [sp, #12]
  427464:	ldr	w9, [sp, #12]
  427468:	str	w9, [x8]
  42746c:	add	sp, sp, #0x10
  427470:	ret
  427474:	sub	sp, sp, #0x10
  427478:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  42747c:	add	x8, x8, #0x88
  427480:	str	x0, [sp, #8]
  427484:	ldr	x9, [sp, #8]
  427488:	str	x9, [x8]
  42748c:	add	sp, sp, #0x10
  427490:	ret
  427494:	sub	sp, sp, #0x10
  427498:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  42749c:	add	x8, x8, #0x90
  4274a0:	str	x0, [sp, #8]
  4274a4:	ldr	x9, [sp, #8]
  4274a8:	str	x9, [x8]
  4274ac:	add	sp, sp, #0x10
  4274b0:	ret
  4274b4:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  4274b8:	add	x8, x8, #0x98
  4274bc:	ldr	w0, [x8]
  4274c0:	ret
  4274c4:	sub	sp, sp, #0x10
  4274c8:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  4274cc:	add	x8, x8, #0x98
  4274d0:	str	w0, [sp, #12]
  4274d4:	ldr	w9, [sp, #12]
  4274d8:	str	w9, [x8]
  4274dc:	add	sp, sp, #0x10
  4274e0:	ret
  4274e4:	sub	sp, sp, #0x40
  4274e8:	stp	x29, x30, [sp, #48]
  4274ec:	add	x29, sp, #0x30
  4274f0:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  4274f4:	add	x8, x8, #0xa8
  4274f8:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  4274fc:	add	x9, x9, #0xb0
  427500:	stur	x8, [x29, #-8]
  427504:	stur	x9, [x29, #-16]
  427508:	ldur	x8, [x29, #-8]
  42750c:	ldr	x9, [x8]
  427510:	cbz	x9, 42753c <ferror@plt+0x257ec>
  427514:	ldur	x8, [x29, #-8]
  427518:	ldr	x9, [x8]
  42751c:	ldur	x10, [x29, #-16]
  427520:	ldr	x11, [x10]
  427524:	mov	x12, #0x8                   	// #8
  427528:	mul	x11, x12, x11
  42752c:	add	x9, x9, x11
  427530:	ldr	x9, [x9]
  427534:	str	x9, [sp, #24]
  427538:	b	427544 <ferror@plt+0x257f4>
  42753c:	mov	x8, xzr
  427540:	str	x8, [sp, #24]
  427544:	ldr	x8, [sp, #24]
  427548:	cbz	x8, 4275c0 <ferror@plt+0x25870>
  42754c:	ldur	x8, [x29, #-8]
  427550:	ldr	x9, [x8]
  427554:	cbz	x9, 427580 <ferror@plt+0x25830>
  427558:	ldur	x8, [x29, #-8]
  42755c:	ldr	x9, [x8]
  427560:	ldur	x10, [x29, #-16]
  427564:	ldr	x11, [x10]
  427568:	mov	x12, #0x8                   	// #8
  42756c:	mul	x11, x12, x11
  427570:	add	x9, x9, x11
  427574:	ldr	x9, [x9]
  427578:	str	x9, [sp, #16]
  42757c:	b	427588 <ferror@plt+0x25838>
  427580:	mov	x8, xzr
  427584:	str	x8, [sp, #16]
  427588:	ldr	x8, [sp, #16]
  42758c:	mov	x0, x8
  427590:	bl	426d28 <ferror@plt+0x24fd8>
  427594:	ldur	x8, [x29, #-8]
  427598:	ldr	x9, [x8]
  42759c:	ldur	x10, [x29, #-16]
  4275a0:	ldr	x11, [x10]
  4275a4:	mov	x12, #0x8                   	// #8
  4275a8:	mul	x11, x12, x11
  4275ac:	add	x9, x9, x11
  4275b0:	mov	x11, xzr
  4275b4:	str	x11, [x9]
  4275b8:	bl	427070 <ferror@plt+0x25320>
  4275bc:	b	427508 <ferror@plt+0x257b8>
  4275c0:	ldur	x8, [x29, #-8]
  4275c4:	ldr	x0, [x8]
  4275c8:	bl	426dfc <ferror@plt+0x250ac>
  4275cc:	mov	x8, xzr
  4275d0:	ldur	x9, [x29, #-8]
  4275d4:	str	x8, [x9]
  4275d8:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x12f0>
  4275dc:	add	x10, x10, #0xf0
  4275e0:	ldr	x0, [x10]
  4275e4:	str	x8, [sp, #8]
  4275e8:	str	x10, [sp]
  4275ec:	bl	426dfc <ferror@plt+0x250ac>
  4275f0:	ldr	x8, [sp, #8]
  4275f4:	ldr	x9, [sp]
  4275f8:	str	x8, [x9]
  4275fc:	bl	427614 <ferror@plt+0x258c4>
  427600:	mov	w11, wzr
  427604:	mov	w0, w11
  427608:	ldp	x29, x30, [sp, #48]
  42760c:	add	sp, sp, #0x40
  427610:	ret
  427614:	mov	x8, xzr
  427618:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x12f0>
  42761c:	add	x9, x9, #0xa8
  427620:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x12f0>
  427624:	add	x10, x10, #0xb0
  427628:	adrp	x11, 464000 <stdin@@GLIBC_2.17+0x12f0>
  42762c:	add	x11, x11, #0xf8
  427630:	adrp	x12, 464000 <stdin@@GLIBC_2.17+0x12f0>
  427634:	add	x12, x12, #0xd0
  427638:	mov	w13, wzr
  42763c:	adrp	x14, 464000 <stdin@@GLIBC_2.17+0x12f0>
  427640:	add	x14, x14, #0x9c
  427644:	adrp	x15, 464000 <stdin@@GLIBC_2.17+0x12f0>
  427648:	add	x15, x15, #0xa0
  42764c:	adrp	x16, 464000 <stdin@@GLIBC_2.17+0x12f0>
  427650:	add	x16, x16, #0x100
  427654:	adrp	x17, 464000 <stdin@@GLIBC_2.17+0x12f0>
  427658:	add	x17, x17, #0x104
  42765c:	adrp	x18, 464000 <stdin@@GLIBC_2.17+0x12f0>
  427660:	add	x18, x18, #0xf0
  427664:	adrp	x0, 464000 <stdin@@GLIBC_2.17+0x12f0>
  427668:	add	x0, x0, #0x88
  42766c:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x12f0>
  427670:	add	x1, x1, #0x90
  427674:	str	x8, [x9]
  427678:	str	xzr, [x10]
  42767c:	str	xzr, [x11]
  427680:	str	x8, [x12]
  427684:	str	wzr, [x14]
  427688:	str	wzr, [x15]
  42768c:	str	wzr, [x16]
  427690:	str	wzr, [x17]
  427694:	str	x8, [x18]
  427698:	str	x8, [x0]
  42769c:	str	x8, [x1]
  4276a0:	mov	w0, w13
  4276a4:	ret
  4276a8:	sub	sp, sp, #0x20
  4276ac:	stp	x29, x30, [sp, #16]
  4276b0:	add	x29, sp, #0x10
  4276b4:	str	x0, [sp, #8]
  4276b8:	str	x1, [sp]
  4276bc:	ldr	x0, [sp, #8]
  4276c0:	ldr	x1, [sp]
  4276c4:	bl	401a90 <realloc@plt>
  4276c8:	ldp	x29, x30, [sp, #16]
  4276cc:	add	sp, sp, #0x20
  4276d0:	ret
  4276d4:	sub	sp, sp, #0x30
  4276d8:	stp	x29, x30, [sp, #32]
  4276dc:	add	x29, sp, #0x20
  4276e0:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x12f0>
  4276e4:	add	x8, x8, #0x88
  4276e8:	adrp	x9, 462000 <ferror@plt+0x602b0>
  4276ec:	add	x9, x9, #0xe58
  4276f0:	stur	x0, [x29, #-8]
  4276f4:	ldur	x10, [x29, #-8]
  4276f8:	str	x8, [sp, #16]
  4276fc:	str	x9, [sp, #8]
  427700:	cbz	x10, 427760 <ferror@plt+0x25a10>
  427704:	ldur	x0, [x29, #-8]
  427708:	adrp	x1, 434000 <ferror@plt+0x322b0>
  42770c:	add	x1, x1, #0x546
  427710:	bl	401b40 <strcmp@plt>
  427714:	cbz	w0, 427760 <ferror@plt+0x25a10>
  427718:	ldur	x0, [x29, #-8]
  42771c:	bl	4100f8 <ferror@plt+0xe3a8>
  427720:	ldr	x8, [sp, #8]
  427724:	str	x0, [x8]
  427728:	ldr	x0, [x8]
  42772c:	adrp	x1, 42c000 <ferror@plt+0x2a2b0>
  427730:	add	x1, x1, #0x492
  427734:	bl	4019d0 <fopen@plt>
  427738:	ldr	x8, [sp, #16]
  42773c:	str	x0, [x8]
  427740:	ldr	x9, [x8]
  427744:	cbnz	x9, 42775c <ferror@plt+0x25a0c>
  427748:	adrp	x0, 449000 <ferror@plt+0x472b0>
  42774c:	add	x0, x0, #0x89a
  427750:	bl	401d10 <gettext@plt>
  427754:	ldur	x1, [x29, #-8]
  427758:	bl	410418 <ferror@plt+0xe6c8>
  42775c:	b	427788 <ferror@plt+0x25a38>
  427760:	adrp	x8, 462000 <ferror@plt+0x602b0>
  427764:	add	x8, x8, #0xd10
  427768:	ldr	x8, [x8]
  42776c:	ldr	x9, [sp, #16]
  427770:	str	x8, [x9]
  427774:	adrp	x0, 42c000 <ferror@plt+0x2a2b0>
  427778:	add	x0, x0, #0x45a
  42777c:	bl	4100f8 <ferror@plt+0xe3a8>
  427780:	ldr	x8, [sp, #8]
  427784:	str	x0, [x8]
  427788:	adrp	x8, 467000 <stdin@@GLIBC_2.17+0x42f0>
  42778c:	add	x8, x8, #0x594
  427790:	mov	w9, #0x1                   	// #1
  427794:	str	w9, [x8]
  427798:	ldp	x29, x30, [sp, #32]
  42779c:	add	sp, sp, #0x30
  4277a0:	ret
  4277a4:	nop
  4277a8:	stp	x29, x30, [sp, #-64]!
  4277ac:	mov	x29, sp
  4277b0:	stp	x19, x20, [sp, #16]
  4277b4:	adrp	x20, 459000 <ferror@plt+0x572b0>
  4277b8:	add	x20, x20, #0xde0
  4277bc:	stp	x21, x22, [sp, #32]
  4277c0:	adrp	x21, 459000 <ferror@plt+0x572b0>
  4277c4:	add	x21, x21, #0xdd8
  4277c8:	sub	x20, x20, x21
  4277cc:	mov	w22, w0
  4277d0:	stp	x23, x24, [sp, #48]
  4277d4:	mov	x23, x1
  4277d8:	mov	x24, x2
  4277dc:	bl	401848 <memcpy@plt-0x38>
  4277e0:	cmp	xzr, x20, asr #3
  4277e4:	b.eq	427810 <ferror@plt+0x25ac0>  // b.none
  4277e8:	asr	x20, x20, #3
  4277ec:	mov	x19, #0x0                   	// #0
  4277f0:	ldr	x3, [x21, x19, lsl #3]
  4277f4:	mov	x2, x24
  4277f8:	add	x19, x19, #0x1
  4277fc:	mov	x1, x23
  427800:	mov	w0, w22
  427804:	blr	x3
  427808:	cmp	x20, x19
  42780c:	b.ne	4277f0 <ferror@plt+0x25aa0>  // b.any
  427810:	ldp	x19, x20, [sp, #16]
  427814:	ldp	x21, x22, [sp, #32]
  427818:	ldp	x23, x24, [sp, #48]
  42781c:	ldp	x29, x30, [sp], #64
  427820:	ret
  427824:	nop
  427828:	ret
  42782c:	nop
  427830:	mov	x2, x1
  427834:	mov	x1, x0
  427838:	mov	w0, #0x0                   	// #0
  42783c:	b	401cf0 <__xstat@plt>

Disassembly of section .fini:

0000000000427840 <.fini>:
  427840:	stp	x29, x30, [sp, #-16]!
  427844:	mov	x29, sp
  427848:	ldp	x29, x30, [sp], #16
  42784c:	ret
