// Seed: 3816347076
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  logic id_4;
  logic id_5;
  assign id_2 = id_4;
endmodule
