// Seed: 3814247308
module module_0;
  logic id_1, id_2;
endmodule
module module_1 (
    output uwire id_0,
    input tri1 id_1,
    input supply0 id_2,
    input tri1 id_3,
    input wire id_4,
    input tri0 id_5,
    input uwire id_6,
    input tri id_7,
    output wire id_8,
    output wor id_9,
    output tri0 id_10,
    output wand id_11,
    input supply0 id_12,
    output uwire id_13,
    output wire id_14,
    output wire id_15
);
  assign id_9 = 1;
  module_0 modCall_1 ();
  wire id_17;
endmodule
