{"sha": "285363a1bee051abdfa5bd4b3bd2c296c2fd6777", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6Mjg1MzYzYTFiZWUwNTFhYmRmYTViZDRiM2JkMmMyOTZjMmZkNjc3Nw==", "commit": {"author": {"name": "Andreas Krebbel", "email": "krebbel@linux.vnet.ibm.com", "date": "2017-03-24T13:53:08Z"}, "committer": {"name": "Andreas Krebbel", "email": "krebbel@gcc.gnu.org", "date": "2017-03-24T13:53:08Z"}, "message": "S/390: Rename cpu facility vec to vx.\n\ngcc/ChangeLog:\n\n2017-03-24  Andreas Krebbel  <krebbel@linux.vnet.ibm.com>\n\n\t* config/s390/s390.md: Rename the cpu facilty vec to vx throughout\n\tthe file.\n\nFrom-SVN: r246444", "tree": {"sha": "78a0b06682cb164dc8d5c2891ce86a535e245317", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/78a0b06682cb164dc8d5c2891ce86a535e245317"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/285363a1bee051abdfa5bd4b3bd2c296c2fd6777", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/285363a1bee051abdfa5bd4b3bd2c296c2fd6777", "html_url": "https://github.com/Rust-GCC/gccrs/commit/285363a1bee051abdfa5bd4b3bd2c296c2fd6777", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/285363a1bee051abdfa5bd4b3bd2c296c2fd6777/comments", "author": null, "committer": null, "parents": [{"sha": "085db63d5899052fa0cf8c09e51b9ebaf5c5fb0c", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/085db63d5899052fa0cf8c09e51b9ebaf5c5fb0c", "html_url": "https://github.com/Rust-GCC/gccrs/commit/085db63d5899052fa0cf8c09e51b9ebaf5c5fb0c"}], "stats": {"total": 51, "additions": 28, "deletions": 23}, "files": [{"sha": "b11b508826ead888ab5ac47c85e90177a84d4105", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/285363a1bee051abdfa5bd4b3bd2c296c2fd6777/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/285363a1bee051abdfa5bd4b3bd2c296c2fd6777/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=285363a1bee051abdfa5bd4b3bd2c296c2fd6777", "patch": "@@ -1,3 +1,8 @@\n+2017-03-24  Andreas Krebbel  <krebbel@linux.vnet.ibm.com>\n+\n+\t* config/s390/s390.md: Rename the cpu facilty vec to vx throughout\n+\tthe file.\n+\n 2017-03-24  Andreas Krebbel  <krebbel@linux.vnet.ibm.com>\n \n \tPR target/79893"}, {"sha": "660b5f955ab482dfff16104f65b19aea9ce8aae6", "filename": "gcc/config/s390/s390.md", "status": "modified", "additions": 23, "deletions": 23, "changes": 46, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/285363a1bee051abdfa5bd4b3bd2c296c2fd6777/gcc%2Fconfig%2Fs390%2Fs390.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/285363a1bee051abdfa5bd4b3bd2c296c2fd6777/gcc%2Fconfig%2Fs390%2Fs390.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fs390%2Fs390.md?ref=285363a1bee051abdfa5bd4b3bd2c296c2fd6777", "patch": "@@ -482,7 +482,7 @@\n   (const (symbol_ref \"s390_tune_attr\")))\n \n (define_attr \"cpu_facility\"\n-  \"standard,ieee,zarch,cpu_zarch,longdisp,extimm,dfp,z10,z196,zEC12,vec,z13\"\n+  \"standard,ieee,zarch,cpu_zarch,longdisp,extimm,dfp,z10,z196,zEC12,vx,z13\"\n   (const_string \"standard\"))\n \n (define_attr \"enabled\" \"\"\n@@ -525,7 +525,7 @@\n               (match_test \"TARGET_ZEC12\"))\n \t (const_int 1)\n \n-         (and (eq_attr \"cpu_facility\" \"vec\")\n+         (and (eq_attr \"cpu_facility\" \"vx\")\n               (match_test \"TARGET_VX\"))\n \t (const_int 1)\n \n@@ -1484,7 +1484,7 @@\n    #\"\n   [(set_attr \"op_type\" \"RSY,RSY,VRR,VRI,VRI,VRR,*,VRX,VRX,*,*\")\n    (set_attr \"type\" \"lm,stm,*,*,*,*,*,*,*,*,*\")\n-   (set_attr \"cpu_facility\" \"*,*,vec,vec,vec,vec,vec,vec,vec,*,*\")])\n+   (set_attr \"cpu_facility\" \"*,*,vx,vx,vx,vx,vx,vx,vx,*,*\")])\n \n (define_split\n   [(set (match_operand:TI 0 \"nonimmediate_operand\" \"\")\n@@ -1720,7 +1720,7 @@\n                      *,*,*,*,*,*,*\")\n    (set_attr \"cpu_facility\" \"*,*,*,*,*,extimm,extimm,extimm,dfp,dfp,longdisp,\n                              z10,*,*,*,*,*,longdisp,*,longdisp,\n-                             z10,z10,*,*,*,*,vec,vec,vec,vec,vec,vec\")\n+                             z10,z10,*,*,*,*,vx,vx,vx,vx,vx,vx\")\n    (set_attr \"z10prop\" \"z10_fwd_A1,\n                         z10_fwd_E1,\n                         z10_fwd_E1,\n@@ -2001,7 +2001,7 @@\n                      *,\n                      *,*,*,*,*,*,*\")\n    (set_attr \"cpu_facility\" \"*,*,*,extimm,longdisp,z10,*,*,longdisp,*,longdisp,\n-                             vec,*,vec,*,longdisp,*,longdisp,*,*,*,z10,z10,*,vec,vec,vec,vec,vec,vec\")\n+                             vx,*,vx,*,longdisp,*,longdisp,*,*,*,z10,z10,*,vx,vx,vx,vx,vx,vx\")\n    (set_attr \"z10prop\" \"z10_fwd_A1,\n                         z10_fwd_E1,\n                         z10_fwd_E1,\n@@ -2049,7 +2049,7 @@\n    (set_attr \"type\" \"*,lr,load,store,floadsf,floadsf,floadsf,floadsf,fstoresf,*,*,*,*\")\n    (set_attr \"z10prop\" \"z10_fwd_A1,z10_fr_E1,z10_fwd_A3,z10_rec,*,*,*,*,*,z10_super_E1,\n                         z10_super,*,*\")\n-   (set_attr \"cpu_facility\" \"*,*,*,*,vec,*,vec,*,*,*,*,*,*\")\n+   (set_attr \"cpu_facility\" \"*,*,*,*,vx,*,vx,*,*,*,*,*,*\")\n ])\n \n (define_peephole2\n@@ -2183,7 +2183,7 @@\n    vsteh\\t%v1,%0,0\"\n   [(set_attr \"op_type\"      \"RR,RI,RX,RXY,RIL,RX,RXY,RIL,SIL,VRI,VRR,VRS,VRS,VRX,VRX\")\n    (set_attr \"type\"         \"lr,*,*,*,larl,store,store,store,*,*,*,*,*,*,*\")\n-   (set_attr \"cpu_facility\" \"*,*,*,longdisp,z10,*,longdisp,z10,z10,vec,vec,vec,vec,vec,vec\")\n+   (set_attr \"cpu_facility\" \"*,*,*,longdisp,z10,*,longdisp,z10,z10,vx,vx,vx,vx,vx,vx\")\n    (set_attr \"z10prop\" \"z10_fr_E1,\n                        z10_fwd_A1,\n                        z10_super_E1,\n@@ -2248,7 +2248,7 @@\n    vsteb\\t%v1,%0,0\"\n   [(set_attr \"op_type\" \"RR,RI,RX,RXY,RX,RXY,SI,SIY,SS,VRI,VRR,VRS,VRS,VRX,VRX\")\n    (set_attr \"type\" \"lr,*,*,*,store,store,store,store,*,*,*,*,*,*,*\")\n-   (set_attr \"cpu_facility\" \"*,*,*,longdisp,*,longdisp,*,longdisp,*,vec,vec,vec,vec,vec,vec\")\n+   (set_attr \"cpu_facility\" \"*,*,*,longdisp,*,longdisp,*,longdisp,*,vx,vx,vx,vx,vx,vx\")\n    (set_attr \"z10prop\" \"z10_fr_E1,\n                         z10_fwd_A1,\n                         z10_super_E1,\n@@ -2476,7 +2476,7 @@\n    (set_attr \"type\" \"fsimpdf,floaddf,floaddf,floaddf,floaddf,floaddf,\n                      fstoredf,fstoredf,*,lr,load,load,store,store,*,*,*,load,store\")\n    (set_attr \"z10prop\" \"*,*,*,*,*,*,*,*,z10_fwd_A1,z10_fr_E1,z10_fwd_A3,z10_fwd_A3,z10_rec,z10_rec,*,*,*,*,*\")\n-   (set_attr \"cpu_facility\" \"z196,*,*,*,*,longdisp,*,longdisp,*,*,z10,*,z10,*,vec,vec,vec,vec,vec\")])\n+   (set_attr \"cpu_facility\" \"z196,*,*,*,*,longdisp,*,longdisp,*,*,z10,*,z10,*,vx,vx,vx,vx,vx\")])\n \n (define_insn \"*mov<mode>_64\"\n   [(set (match_operand:DD_DF 0 \"nonimmediate_operand\" \"=f,f,f,f,R,T,d,d,d,d,b,T,v,v,R\")\n@@ -2502,7 +2502,7 @@\n    (set_attr \"type\"    \"fsimpdf,fload<mode>,fload<mode>,fload<mode>,\n                         fstore<mode>,fstore<mode>,*,lr,load,load,store,store,*,load,store\")\n    (set_attr \"z10prop\" \"*,*,*,*,*,*,z10_fwd_A1,z10_fr_E1,z10_fwd_A3,z10_fwd_A3,z10_rec,z10_rec,*,*,*\")\n-   (set_attr \"cpu_facility\" \"z196,*,*,longdisp,*,longdisp,*,*,z10,*,z10,*,vec,vec,vec\")])\n+   (set_attr \"cpu_facility\" \"z196,*,*,longdisp,*,longdisp,*,*,z10,*,z10,*,vx,vx,vx\")])\n \n (define_insn \"*mov<mode>_31\"\n   [(set (match_operand:DD_DF 0 \"nonimmediate_operand\"\n@@ -2606,7 +2606,7 @@\n    (set_attr \"type\"    \"fsimpsf,fsimpsf,fload<mode>,fload<mode>,fload<mode>,fload<mode>,\n                         fstore<mode>,fstore<mode>,*,lr,load,load,load,store,store,store,*,*,*,*,load,store\")\n    (set_attr \"z10prop\" \"*,*,*,*,*,*,*,*,z10_fwd_A1,z10_fr_E1,z10_fr_E1,z10_fwd_A3,z10_fwd_A3,z10_rec,z10_rec,z10_rec,*,*,*,*,*,*\")\n-   (set_attr \"cpu_facility\" \"z196,vec,*,vec,*,longdisp,*,longdisp,*,*,z10,*,longdisp,z10,*,longdisp,vec,vec,vec,vec,vec,vec\")])\n+   (set_attr \"cpu_facility\" \"z196,vx,*,vx,*,longdisp,*,longdisp,*,*,z10,*,longdisp,z10,*,longdisp,vx,vx,vx,vx,vx,vx\")])\n \n ;\n ; movcc instruction pattern\n@@ -4983,7 +4983,7 @@\n    wcdgb\\t%v0,%v1,0,0\"\n   [(set_attr \"op_type\"      \"RRE,VRR\")\n    (set_attr \"type\"         \"itof<mode>\" )\n-   (set_attr \"cpu_facility\" \"*,vec\")\n+   (set_attr \"cpu_facility\" \"*,vx\")\n    (set_attr \"enabled\"      \"*,<DFDI>\")])\n \n ; cxfbr, cdfbr, cefbr\n@@ -5048,7 +5048,7 @@\n                        ; According to BFP rounding mode\n   [(set_attr \"op_type\"      \"RRE,VRR\")\n    (set_attr \"type\"         \"ftruncdf\")\n-   (set_attr \"cpu_facility\" \"*,vec\")])\n+   (set_attr \"cpu_facility\" \"*,vx\")])\n \n ;\n ; trunctf(df|sf)2 instruction pattern(s).\n@@ -5767,7 +5767,7 @@\n    wfadb\\t%v0,%v1,%v2\"\n   [(set_attr \"op_type\"      \"RRF,RRE,RXE,VRR\")\n    (set_attr \"type\"         \"fsimp<mode>\")\n-   (set_attr \"cpu_facility\" \"*,*,*,vec\")\n+   (set_attr \"cpu_facility\" \"*,*,*,vx\")\n    (set_attr \"enabled\"      \"<nBFP>,<nDFP>,<DSF>,<DFDI>\")])\n \n ; axbr, adbr, aebr, axb, adb, aeb, adtr, axtr\n@@ -6198,7 +6198,7 @@\n    wfsdb\\t%v0,%v1,%v2\"\n   [(set_attr \"op_type\"      \"RRF,RRE,RXE,VRR\")\n    (set_attr \"type\"         \"fsimp<mode>\")\n-   (set_attr \"cpu_facility\" \"*,*,*,vec\")\n+   (set_attr \"cpu_facility\" \"*,*,*,vx\")\n    (set_attr \"enabled\"      \"<nBFP>,<nDFP>,<DSF>,<DFDI>\")])\n \n ; sxbr, sdbr, sebr, sdb, seb, sxtr, sdtr\n@@ -6628,7 +6628,7 @@\n    wfmdb\\t%v0,%v1,%v2\"\n   [(set_attr \"op_type\"      \"RRF,RRE,RXE,VRR\")\n    (set_attr \"type\"         \"fmul<mode>\")\n-   (set_attr \"cpu_facility\" \"*,*,*,vec\")\n+   (set_attr \"cpu_facility\" \"*,*,*,vx\")\n    (set_attr \"enabled\"      \"<nBFP>,<nDFP>,<DSF>,<DFDI>\")])\n \n ; madbr, maebr, maxb, madb, maeb\n@@ -6644,7 +6644,7 @@\n    wfmadb\\t%v0,%v1,%v2,%v3\"\n   [(set_attr \"op_type\"      \"RRE,RXE,VRR\")\n    (set_attr \"type\"         \"fmadd<mode>\")\n-   (set_attr \"cpu_facility\" \"*,*,vec\")\n+   (set_attr \"cpu_facility\" \"*,*,vx\")\n    (set_attr \"enabled\"      \"*,*,<DFDI>\")])\n \n ; msxbr, msdbr, msebr, msxb, msdb, mseb\n@@ -6660,7 +6660,7 @@\n    wfmsdb\\t%v0,%v1,%v2,%v3\"\n   [(set_attr \"op_type\"      \"RRE,RXE,VRR\")\n    (set_attr \"type\"         \"fmadd<mode>\")\n-   (set_attr \"cpu_facility\" \"*,*,vec\")\n+   (set_attr \"cpu_facility\" \"*,*,vx\")\n    (set_attr \"enabled\"      \"*,*,<DFDI>\")])\n \n ;;\n@@ -7104,7 +7104,7 @@\n    wfddb\\t%v0,%v1,%v2\"\n   [(set_attr \"op_type\"      \"RRF,RRE,RXE,VRR\")\n    (set_attr \"type\"         \"fdiv<mode>\")\n-   (set_attr \"cpu_facility\" \"*,*,*,vec\")\n+   (set_attr \"cpu_facility\" \"*,*,*,vx\")\n    (set_attr \"enabled\"      \"<nBFP>,<nDFP>,<DSF>,<DFDI>\")])\n \n \n@@ -8353,7 +8353,7 @@\n    lc<xde>br\\t%0,%1\n    wflcdb\\t%0,%1\"\n   [(set_attr \"op_type\"      \"RRE,VRR\")\n-   (set_attr \"cpu_facility\" \"*,vec\")\n+   (set_attr \"cpu_facility\" \"*,vx\")\n    (set_attr \"type\"         \"fsimp<mode>,*\")\n    (set_attr \"enabled\"      \"*,<DFDI>\")])\n \n@@ -8476,7 +8476,7 @@\n     lp<xde>br\\t%0,%1\n     wflpdb\\t%0,%1\"\n   [(set_attr \"op_type\"      \"RRE,VRR\")\n-   (set_attr \"cpu_facility\" \"*,vec\")\n+   (set_attr \"cpu_facility\" \"*,vx\")\n    (set_attr \"type\"         \"fsimp<mode>,*\")\n    (set_attr \"enabled\"      \"*,<DFDI>\")])\n \n@@ -8592,7 +8592,7 @@\n    ln<xde>br\\t%0,%1\n    wflndb\\t%0,%1\"\n   [(set_attr \"op_type\"      \"RRE,VRR\")\n-   (set_attr \"cpu_facility\" \"*,vec\")\n+   (set_attr \"cpu_facility\" \"*,vx\")\n    (set_attr \"type\"         \"fsimp<mode>,*\")\n    (set_attr \"enabled\"      \"*,<DFDI>\")])\n \n@@ -8615,7 +8615,7 @@\n    wfsqdb\\t%v0,%v1\"\n   [(set_attr \"op_type\"      \"RRE,RXE,VRR\")\n    (set_attr \"type\"         \"fsqrt<mode>\")\n-   (set_attr \"cpu_facility\" \"*,*,vec\")\n+   (set_attr \"cpu_facility\" \"*,*,vx\")\n    (set_attr \"enabled\"      \"*,<DSF>,<DFDI>\")])\n \n "}]}