--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3024 paths analyzed, 694 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.564ns.
--------------------------------------------------------------------------------
Slack:                  15.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_1 (FF)
  Destination:          myState/scoreSum/M_regs_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.557ns (Levels of Logic = 3)
  Clock Path Skew:      0.028ns (0.680 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_1 to myState/scoreSum/M_regs_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.AQ       Tcko                  0.430   myState/M_state_q_1
                                                       myState/M_state_q_1
    SLICE_X10Y53.B5      net (fanout=26)       2.551   myState/M_state_q_1
    SLICE_X10Y53.COUT    Topcyb                0.448   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_lut<1>
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y54.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y54.DMUX    Tcind                 0.289   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X11Y54.D5      net (fanout=1)        0.463   myState/M_myalu_alu[7]
    SLICE_X11Y54.CLK     Tas                   0.373   M_regs_q_7
                                                       myState/Mmux_M_scoreSum_data81
                                                       myState/scoreSum/M_regs_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.557ns (1.540ns logic, 3.017ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  15.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/mainState/score/M_regs_q_0 (FF)
  Destination:          myState/scoreSum/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (0.680 - 0.648)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/mainState/score/M_regs_q_0 to myState/scoreSum/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.AQ      Tcko                  0.430   M_myState_result[1]
                                                       myState/mainState/score/M_regs_q_0
    SLICE_X11Y34.A3      net (fanout=21)       0.753   M_myState_result[0]
    SLICE_X11Y34.AMUX    Tilo                  0.337   myState/M_ctr_q_0
                                                       myState/M_scoreSum_en1
    SLICE_X11Y54.CE      net (fanout=3)        2.581   myState/M_scoreSum_en
    SLICE_X11Y54.CLK     Tceck                 0.408   M_regs_q_7
                                                       myState/scoreSum/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.509ns (1.175ns logic, 3.334ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  15.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/mainState/score/M_regs_q_0 (FF)
  Destination:          myState/scoreSum/M_regs_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.491ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (0.680 - 0.648)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/mainState/score/M_regs_q_0 to myState/scoreSum/M_regs_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.AQ      Tcko                  0.430   M_myState_result[1]
                                                       myState/mainState/score/M_regs_q_0
    SLICE_X11Y34.A3      net (fanout=21)       0.753   M_myState_result[0]
    SLICE_X11Y34.AMUX    Tilo                  0.337   myState/M_ctr_q_0
                                                       myState/M_scoreSum_en1
    SLICE_X11Y54.CE      net (fanout=3)        2.581   myState/M_scoreSum_en
    SLICE_X11Y54.CLK     Tceck                 0.390   M_regs_q_7
                                                       myState/scoreSum/M_regs_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.491ns (1.157ns logic, 3.334ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  15.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_1 (FF)
  Destination:          myState/scoreSum/M_regs_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.483ns (Levels of Logic = 4)
  Clock Path Skew:      0.028ns (0.680 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_1 to myState/scoreSum/M_regs_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.AQ       Tcko                  0.430   myState/M_state_q_1
                                                       myState/M_state_q_1
    SLICE_X11Y52.D3      net (fanout=26)       1.812   myState/M_state_q_1
    SLICE_X11Y52.D       Tilo                  0.259   myState/M_myalu_a[1]
                                                       myState/Mmux_M_myalu_a21
    SLICE_X10Y53.BX      net (fanout=1)        0.657   myState/M_myalu_a[1]
    SLICE_X10Y53.COUT    Tbxcy                 0.197   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y54.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y54.DMUX    Tcind                 0.289   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X11Y54.D5      net (fanout=1)        0.463   myState/M_myalu_alu[7]
    SLICE_X11Y54.CLK     Tas                   0.373   M_regs_q_7
                                                       myState/Mmux_M_scoreSum_data81
                                                       myState/scoreSum/M_regs_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.483ns (1.548ns logic, 2.935ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  15.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/mainState/score/M_regs_q_0 (FF)
  Destination:          myState/scoreSum/M_regs_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.483ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (0.680 - 0.648)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/mainState/score/M_regs_q_0 to myState/scoreSum/M_regs_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.AQ      Tcko                  0.430   M_myState_result[1]
                                                       myState/mainState/score/M_regs_q_0
    SLICE_X11Y34.A3      net (fanout=21)       0.753   M_myState_result[0]
    SLICE_X11Y34.AMUX    Tilo                  0.337   myState/M_ctr_q_0
                                                       myState/M_scoreSum_en1
    SLICE_X11Y54.CE      net (fanout=3)        2.581   myState/M_scoreSum_en
    SLICE_X11Y54.CLK     Tceck                 0.382   M_regs_q_7
                                                       myState/scoreSum/M_regs_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.483ns (1.149ns logic, 3.334ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  15.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_1 (FF)
  Destination:          myState/scoreSum/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.476ns (Levels of Logic = 3)
  Clock Path Skew:      0.028ns (0.680 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_1 to myState/scoreSum/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.AQ       Tcko                  0.430   myState/M_state_q_1
                                                       myState/M_state_q_1
    SLICE_X10Y53.B5      net (fanout=26)       2.551   myState/M_state_q_1
    SLICE_X10Y53.COUT    Topcyb                0.448   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_lut<1>
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y54.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y54.CMUX    Tcinc                 0.289   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X11Y54.C3      net (fanout=1)        0.382   myState/M_myalu_alu[6]
    SLICE_X11Y54.CLK     Tas                   0.373   M_regs_q_7
                                                       myState/Mmux_M_scoreSum_data71
                                                       myState/scoreSum/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.476ns (1.540ns logic, 2.936ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  15.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_1 (FF)
  Destination:          myState/scoreSum/M_regs_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.476ns (Levels of Logic = 3)
  Clock Path Skew:      0.028ns (0.680 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_1 to myState/scoreSum/M_regs_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.AQ       Tcko                  0.430   myState/M_state_q_1
                                                       myState/M_state_q_1
    SLICE_X10Y53.B5      net (fanout=26)       2.551   myState/M_state_q_1
    SLICE_X10Y53.COUT    Topcyb                0.448   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_lut<1>
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y54.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y54.BMUX    Tcinb                 0.277   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X11Y54.B3      net (fanout=1)        0.394   myState/M_myalu_alu[5]
    SLICE_X11Y54.CLK     Tas                   0.373   M_regs_q_7
                                                       myState/Mmux_M_scoreSum_data61
                                                       myState/scoreSum/M_regs_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.476ns (1.528ns logic, 2.948ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  15.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/mainState/score/M_regs_q_0 (FF)
  Destination:          myState/scoreSum/M_regs_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.466ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (0.680 - 0.648)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/mainState/score/M_regs_q_0 to myState/scoreSum/M_regs_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.AQ      Tcko                  0.430   M_myState_result[1]
                                                       myState/mainState/score/M_regs_q_0
    SLICE_X11Y34.A3      net (fanout=21)       0.753   M_myState_result[0]
    SLICE_X11Y34.AMUX    Tilo                  0.337   myState/M_ctr_q_0
                                                       myState/M_scoreSum_en1
    SLICE_X11Y54.CE      net (fanout=3)        2.581   myState/M_scoreSum_en
    SLICE_X11Y54.CLK     Tceck                 0.365   M_regs_q_7
                                                       myState/scoreSum/M_regs_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.466ns (1.132ns logic, 3.334ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  15.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/mainState/score/M_regs_q_1 (FF)
  Destination:          myState/scoreSum/M_regs_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.421ns (Levels of Logic = 2)
  Clock Path Skew:      0.032ns (0.680 - 0.648)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/mainState/score/M_regs_q_1 to myState/scoreSum/M_regs_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.BQ      Tcko                  0.430   M_myState_result[1]
                                                       myState/mainState/score/M_regs_q_1
    SLICE_X10Y54.B2      net (fanout=20)       2.511   M_myState_result[1]
    SLICE_X10Y54.DMUX    Topbd                 0.644   myState/M_myalu_alu[7]
                                                       myState/Mmux_M_myalu_b61
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X11Y54.D5      net (fanout=1)        0.463   myState/M_myalu_alu[7]
    SLICE_X11Y54.CLK     Tas                   0.373   M_regs_q_7
                                                       myState/Mmux_M_scoreSum_data81
                                                       myState/scoreSum/M_regs_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.421ns (1.447ns logic, 2.974ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  15.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_1 (FF)
  Destination:          myState/scoreSum/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.402ns (Levels of Logic = 4)
  Clock Path Skew:      0.028ns (0.680 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_1 to myState/scoreSum/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.AQ       Tcko                  0.430   myState/M_state_q_1
                                                       myState/M_state_q_1
    SLICE_X11Y52.D3      net (fanout=26)       1.812   myState/M_state_q_1
    SLICE_X11Y52.D       Tilo                  0.259   myState/M_myalu_a[1]
                                                       myState/Mmux_M_myalu_a21
    SLICE_X10Y53.BX      net (fanout=1)        0.657   myState/M_myalu_a[1]
    SLICE_X10Y53.COUT    Tbxcy                 0.197   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y54.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y54.CMUX    Tcinc                 0.289   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X11Y54.C3      net (fanout=1)        0.382   myState/M_myalu_alu[6]
    SLICE_X11Y54.CLK     Tas                   0.373   M_regs_q_7
                                                       myState/Mmux_M_scoreSum_data71
                                                       myState/scoreSum/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.402ns (1.548ns logic, 2.854ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  15.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_1 (FF)
  Destination:          myState/scoreSum/M_regs_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.402ns (Levels of Logic = 4)
  Clock Path Skew:      0.028ns (0.680 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_1 to myState/scoreSum/M_regs_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.AQ       Tcko                  0.430   myState/M_state_q_1
                                                       myState/M_state_q_1
    SLICE_X11Y52.D3      net (fanout=26)       1.812   myState/M_state_q_1
    SLICE_X11Y52.D       Tilo                  0.259   myState/M_myalu_a[1]
                                                       myState/Mmux_M_myalu_a21
    SLICE_X10Y53.BX      net (fanout=1)        0.657   myState/M_myalu_a[1]
    SLICE_X10Y53.COUT    Tbxcy                 0.197   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y54.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y54.BMUX    Tcinb                 0.277   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X11Y54.B3      net (fanout=1)        0.394   myState/M_myalu_alu[5]
    SLICE_X11Y54.CLK     Tas                   0.373   M_regs_q_7
                                                       myState/Mmux_M_scoreSum_data61
                                                       myState/scoreSum/M_regs_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.402ns (1.536ns logic, 2.866ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  15.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/mainState/score/M_regs_q_1 (FF)
  Destination:          myState/scoreSum/M_regs_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.397ns (Levels of Logic = 2)
  Clock Path Skew:      0.032ns (0.680 - 0.648)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/mainState/score/M_regs_q_1 to myState/scoreSum/M_regs_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.BQ      Tcko                  0.430   M_myState_result[1]
                                                       myState/mainState/score/M_regs_q_1
    SLICE_X10Y54.A2      net (fanout=20)       2.464   M_myState_result[1]
    SLICE_X10Y54.DMUX    Topad                 0.667   myState/M_myalu_alu[7]
                                                       myState/Mmux_M_myalu_b51
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X11Y54.D5      net (fanout=1)        0.463   myState/M_myalu_alu[7]
    SLICE_X11Y54.CLK     Tas                   0.373   M_regs_q_7
                                                       myState/Mmux_M_scoreSum_data81
                                                       myState/scoreSum/M_regs_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.397ns (1.470ns logic, 2.927ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  15.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_1 (FF)
  Destination:          myState/scoreSum/M_regs_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.354ns (Levels of Logic = 4)
  Clock Path Skew:      0.028ns (0.680 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_1 to myState/scoreSum/M_regs_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.AQ       Tcko                  0.430   myState/M_state_q_1
                                                       myState/M_state_q_1
    SLICE_X11Y51.D3      net (fanout=26)       1.614   myState/M_state_q_1
    SLICE_X11Y51.D       Tilo                  0.259   myState/M_myalu_a[0]
                                                       myState/Mmux_M_myalu_a11
    SLICE_X10Y53.AX      net (fanout=1)        0.642   myState/M_myalu_a[0]
    SLICE_X10Y53.COUT    Taxcy                 0.281   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y54.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y54.DMUX    Tcind                 0.289   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X11Y54.D5      net (fanout=1)        0.463   myState/M_myalu_alu[7]
    SLICE_X11Y54.CLK     Tas                   0.373   M_regs_q_7
                                                       myState/Mmux_M_scoreSum_data81
                                                       myState/scoreSum/M_regs_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.354ns (1.632ns logic, 2.722ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  15.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_1 (FF)
  Destination:          myState/scoreSum/M_regs_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.349ns (Levels of Logic = 2)
  Clock Path Skew:      0.030ns (0.682 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_1 to myState/scoreSum/M_regs_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.AQ       Tcko                  0.430   myState/M_state_q_1
                                                       myState/M_state_q_1
    SLICE_X10Y53.B5      net (fanout=26)       2.551   myState/M_state_q_1
    SLICE_X10Y53.CMUX    Topbc                 0.613   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_lut<1>
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X11Y53.C3      net (fanout=1)        0.382   myState/M_myalu_alu[2]
    SLICE_X11Y53.CLK     Tas                   0.373   M_regs_q_3
                                                       myState/Mmux_M_scoreSum_data31
                                                       myState/scoreSum/M_regs_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.349ns (1.416ns logic, 2.933ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  15.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_1 (FF)
  Destination:          myState/scoreSum/M_regs_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.337ns (Levels of Logic = 3)
  Clock Path Skew:      0.028ns (0.680 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_1 to myState/scoreSum/M_regs_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.AQ       Tcko                  0.430   myState/M_state_q_1
                                                       myState/M_state_q_1
    SLICE_X10Y53.B5      net (fanout=26)       2.551   myState/M_state_q_1
    SLICE_X10Y53.COUT    Topcyb                0.448   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_lut<1>
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y54.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y54.AMUX    Tcina                 0.210   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X11Y54.A4      net (fanout=1)        0.322   myState/M_myalu_alu[4]
    SLICE_X11Y54.CLK     Tas                   0.373   M_regs_q_7
                                                       myState/Mmux_M_scoreSum_data51
                                                       myState/scoreSum/M_regs_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.337ns (1.461ns logic, 2.876ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  15.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q (FF)
  Destination:          myState/scoreSum/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.333ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (0.680 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q to myState/scoreSum/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.BQ      Tcko                  0.430   myState/M_ctr_q_0
                                                       myState/M_state_q
    SLICE_X11Y34.A1      net (fanout=67)       0.577   myState/M_state_q
    SLICE_X11Y34.AMUX    Tilo                  0.337   myState/M_ctr_q_0
                                                       myState/M_scoreSum_en1
    SLICE_X11Y54.CE      net (fanout=3)        2.581   myState/M_scoreSum_en
    SLICE_X11Y54.CLK     Tceck                 0.408   M_regs_q_7
                                                       myState/scoreSum/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.333ns (1.175ns logic, 3.158ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  15.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/mainState/score/M_regs_q_1 (FF)
  Destination:          myState/scoreSum/M_regs_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.319ns (Levels of Logic = 2)
  Clock Path Skew:      0.032ns (0.680 - 0.648)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/mainState/score/M_regs_q_1 to myState/scoreSum/M_regs_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.BQ      Tcko                  0.430   M_myState_result[1]
                                                       myState/mainState/score/M_regs_q_1
    SLICE_X10Y54.D2      net (fanout=20)       2.607   M_myState_result[1]
    SLICE_X10Y54.DMUX    Topdd                 0.446   myState/M_myalu_alu[7]
                                                       myState/Mmux_M_myalu_b81
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X11Y54.D5      net (fanout=1)        0.463   myState/M_myalu_alu[7]
    SLICE_X11Y54.CLK     Tas                   0.373   M_regs_q_7
                                                       myState/Mmux_M_scoreSum_data81
                                                       myState/scoreSum/M_regs_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.319ns (1.249ns logic, 3.070ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  15.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q (FF)
  Destination:          myState/scoreSum/M_regs_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.315ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (0.680 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q to myState/scoreSum/M_regs_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.BQ      Tcko                  0.430   myState/M_ctr_q_0
                                                       myState/M_state_q
    SLICE_X11Y34.A1      net (fanout=67)       0.577   myState/M_state_q
    SLICE_X11Y34.AMUX    Tilo                  0.337   myState/M_ctr_q_0
                                                       myState/M_scoreSum_en1
    SLICE_X11Y54.CE      net (fanout=3)        2.581   myState/M_scoreSum_en
    SLICE_X11Y54.CLK     Tceck                 0.390   M_regs_q_7
                                                       myState/scoreSum/M_regs_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.315ns (1.157ns logic, 3.158ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  15.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/mainState/score/M_regs_q_1 (FF)
  Destination:          myState/scoreSum/M_regs_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.315ns (Levels of Logic = 2)
  Clock Path Skew:      0.032ns (0.680 - 0.648)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/mainState/score/M_regs_q_1 to myState/scoreSum/M_regs_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.BQ      Tcko                  0.430   M_myState_result[1]
                                                       myState/mainState/score/M_regs_q_1
    SLICE_X10Y54.C2      net (fanout=20)       2.556   M_myState_result[1]
    SLICE_X10Y54.DMUX    Topcd                 0.493   myState/M_myalu_alu[7]
                                                       myState/Mmux_M_myalu_b71
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X11Y54.D5      net (fanout=1)        0.463   myState/M_myalu_alu[7]
    SLICE_X11Y54.CLK     Tas                   0.373   M_regs_q_7
                                                       myState/Mmux_M_scoreSum_data81
                                                       myState/scoreSum/M_regs_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.315ns (1.296ns logic, 3.019ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  15.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_1 (FF)
  Destination:          myState/scoreSum/M_regs_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.312ns (Levels of Logic = 2)
  Clock Path Skew:      0.030ns (0.682 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_1 to myState/scoreSum/M_regs_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.AQ       Tcko                  0.430   myState/M_state_q_1
                                                       myState/M_state_q_1
    SLICE_X10Y53.B5      net (fanout=26)       2.551   myState/M_state_q_1
    SLICE_X10Y53.DMUX    Topbd                 0.644   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_lut<1>
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X11Y53.D4      net (fanout=1)        0.314   myState/M_myalu_alu[3]
    SLICE_X11Y53.CLK     Tas                   0.373   M_regs_q_3
                                                       myState/Mmux_M_scoreSum_data41
                                                       myState/scoreSum/M_regs_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.312ns (1.447ns logic, 2.865ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  15.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/mainState/score/M_regs_q_1 (FF)
  Destination:          myState/scoreSum/M_regs_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.312ns (Levels of Logic = 3)
  Clock Path Skew:      0.032ns (0.680 - 0.648)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/mainState/score/M_regs_q_1 to myState/scoreSum/M_regs_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.BQ      Tcko                  0.430   M_myState_result[1]
                                                       myState/mainState/score/M_regs_q_1
    SLICE_X10Y53.D1      net (fanout=20)       2.464   M_myState_result[1]
    SLICE_X10Y53.COUT    Topcyd                0.290   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/Mmux_M_myalu_b41
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y54.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y54.DMUX    Tcind                 0.289   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X11Y54.D5      net (fanout=1)        0.463   myState/M_myalu_alu[7]
    SLICE_X11Y54.CLK     Tas                   0.373   M_regs_q_7
                                                       myState/Mmux_M_scoreSum_data81
                                                       myState/scoreSum/M_regs_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.312ns (1.382ns logic, 2.930ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  15.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q (FF)
  Destination:          myState/scoreSum/M_regs_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.307ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (0.680 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q to myState/scoreSum/M_regs_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.BQ      Tcko                  0.430   myState/M_ctr_q_0
                                                       myState/M_state_q
    SLICE_X11Y34.A1      net (fanout=67)       0.577   myState/M_state_q
    SLICE_X11Y34.AMUX    Tilo                  0.337   myState/M_ctr_q_0
                                                       myState/M_scoreSum_en1
    SLICE_X11Y54.CE      net (fanout=3)        2.581   myState/M_scoreSum_en
    SLICE_X11Y54.CLK     Tceck                 0.382   M_regs_q_7
                                                       myState/scoreSum/M_regs_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.307ns (1.149ns logic, 3.158ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  15.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/mainState/score/M_regs_q_1 (FF)
  Destination:          myState/scoreSum/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.309ns (Levels of Logic = 2)
  Clock Path Skew:      0.032ns (0.680 - 0.648)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/mainState/score/M_regs_q_1 to myState/scoreSum/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.BQ      Tcko                  0.430   M_myState_result[1]
                                                       myState/mainState/score/M_regs_q_1
    SLICE_X10Y54.B2      net (fanout=20)       2.511   M_myState_result[1]
    SLICE_X10Y54.CMUX    Topbc                 0.613   myState/M_myalu_alu[7]
                                                       myState/Mmux_M_myalu_b61
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X11Y54.C3      net (fanout=1)        0.382   myState/M_myalu_alu[6]
    SLICE_X11Y54.CLK     Tas                   0.373   M_regs_q_7
                                                       myState/Mmux_M_scoreSum_data71
                                                       myState/scoreSum/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.309ns (1.416ns logic, 2.893ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  15.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q (FF)
  Destination:          myState/scoreSum/M_regs_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.290ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (0.680 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q to myState/scoreSum/M_regs_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.BQ      Tcko                  0.430   myState/M_ctr_q_0
                                                       myState/M_state_q
    SLICE_X11Y34.A1      net (fanout=67)       0.577   myState/M_state_q
    SLICE_X11Y34.AMUX    Tilo                  0.337   myState/M_ctr_q_0
                                                       myState/M_scoreSum_en1
    SLICE_X11Y54.CE      net (fanout=3)        2.581   myState/M_scoreSum_en
    SLICE_X11Y54.CLK     Tceck                 0.365   M_regs_q_7
                                                       myState/scoreSum/M_regs_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.290ns (1.132ns logic, 3.158ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  15.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/mainState/score/M_regs_q_1 (FF)
  Destination:          myState/scoreSum/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.285ns (Levels of Logic = 2)
  Clock Path Skew:      0.032ns (0.680 - 0.648)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/mainState/score/M_regs_q_1 to myState/scoreSum/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.BQ      Tcko                  0.430   M_myState_result[1]
                                                       myState/mainState/score/M_regs_q_1
    SLICE_X10Y54.A2      net (fanout=20)       2.464   M_myState_result[1]
    SLICE_X10Y54.CMUX    Topac                 0.636   myState/M_myalu_alu[7]
                                                       myState/Mmux_M_myalu_b51
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X11Y54.C3      net (fanout=1)        0.382   myState/M_myalu_alu[6]
    SLICE_X11Y54.CLK     Tas                   0.373   M_regs_q_7
                                                       myState/Mmux_M_scoreSum_data71
                                                       myState/scoreSum/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.285ns (1.439ns logic, 2.846ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  15.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_1 (FF)
  Destination:          myState/scoreSum/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.273ns (Levels of Logic = 4)
  Clock Path Skew:      0.028ns (0.680 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_1 to myState/scoreSum/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.AQ       Tcko                  0.430   myState/M_state_q_1
                                                       myState/M_state_q_1
    SLICE_X11Y51.D3      net (fanout=26)       1.614   myState/M_state_q_1
    SLICE_X11Y51.D       Tilo                  0.259   myState/M_myalu_a[0]
                                                       myState/Mmux_M_myalu_a11
    SLICE_X10Y53.AX      net (fanout=1)        0.642   myState/M_myalu_a[0]
    SLICE_X10Y53.COUT    Taxcy                 0.281   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y54.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y54.CMUX    Tcinc                 0.289   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X11Y54.C3      net (fanout=1)        0.382   myState/M_myalu_alu[6]
    SLICE_X11Y54.CLK     Tas                   0.373   M_regs_q_7
                                                       myState/Mmux_M_scoreSum_data71
                                                       myState/scoreSum/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.273ns (1.632ns logic, 2.641ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  15.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_1 (FF)
  Destination:          myState/scoreSum/M_regs_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.273ns (Levels of Logic = 4)
  Clock Path Skew:      0.028ns (0.680 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_1 to myState/scoreSum/M_regs_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.AQ       Tcko                  0.430   myState/M_state_q_1
                                                       myState/M_state_q_1
    SLICE_X11Y51.D3      net (fanout=26)       1.614   myState/M_state_q_1
    SLICE_X11Y51.D       Tilo                  0.259   myState/M_myalu_a[0]
                                                       myState/Mmux_M_myalu_a11
    SLICE_X10Y53.AX      net (fanout=1)        0.642   myState/M_myalu_a[0]
    SLICE_X10Y53.COUT    Taxcy                 0.281   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y54.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y54.BMUX    Tcinb                 0.277   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X11Y54.B3      net (fanout=1)        0.394   myState/M_myalu_alu[5]
    SLICE_X11Y54.CLK     Tas                   0.373   M_regs_q_7
                                                       myState/Mmux_M_scoreSum_data61
                                                       myState/scoreSum/M_regs_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.273ns (1.620ns logic, 2.653ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  15.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_1 (FF)
  Destination:          myState/scoreSum/M_regs_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.263ns (Levels of Logic = 4)
  Clock Path Skew:      0.028ns (0.680 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_1 to myState/scoreSum/M_regs_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.AQ       Tcko                  0.430   myState/M_state_q_1
                                                       myState/M_state_q_1
    SLICE_X11Y52.D3      net (fanout=26)       1.812   myState/M_state_q_1
    SLICE_X11Y52.D       Tilo                  0.259   myState/M_myalu_a[1]
                                                       myState/Mmux_M_myalu_a21
    SLICE_X10Y53.BX      net (fanout=1)        0.657   myState/M_myalu_a[1]
    SLICE_X10Y53.COUT    Tbxcy                 0.197   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y54.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y54.AMUX    Tcina                 0.210   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X11Y54.A4      net (fanout=1)        0.322   myState/M_myalu_alu[4]
    SLICE_X11Y54.CLK     Tas                   0.373   M_regs_q_7
                                                       myState/Mmux_M_scoreSum_data51
                                                       myState/scoreSum/M_regs_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.263ns (1.469ns logic, 2.794ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  15.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/M_state_q_1 (FF)
  Destination:          myState/scoreSum/M_regs_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.253ns (Levels of Logic = 3)
  Clock Path Skew:      0.030ns (0.682 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/M_state_q_1 to myState/scoreSum/M_regs_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.AQ       Tcko                  0.430   myState/M_state_q_1
                                                       myState/M_state_q_1
    SLICE_X11Y52.D3      net (fanout=26)       1.812   myState/M_state_q_1
    SLICE_X11Y52.D       Tilo                  0.259   myState/M_myalu_a[1]
                                                       myState/Mmux_M_myalu_a21
    SLICE_X10Y53.BX      net (fanout=1)        0.657   myState/M_myalu_a[1]
    SLICE_X10Y53.CMUX    Taxc                  0.340   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X11Y53.C3      net (fanout=1)        0.382   myState/M_myalu_alu[2]
    SLICE_X11Y53.CLK     Tas                   0.373   M_regs_q_3
                                                       myState/Mmux_M_scoreSum_data31
                                                       myState/scoreSum/M_regs_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.253ns (1.402ns logic, 2.851ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  15.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myState/mainState/score/M_regs_q_1 (FF)
  Destination:          myState/scoreSum/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.231ns (Levels of Logic = 3)
  Clock Path Skew:      0.032ns (0.680 - 0.648)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myState/mainState/score/M_regs_q_1 to myState/scoreSum/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.BQ      Tcko                  0.430   M_myState_result[1]
                                                       myState/mainState/score/M_regs_q_1
    SLICE_X10Y53.D1      net (fanout=20)       2.464   M_myState_result[1]
    SLICE_X10Y53.COUT    Topcyd                0.290   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
                                                       myState/Mmux_M_myalu_b41
                                                       myState/myalu/Madd_n0127[8:0]_Madd_cy<3>
    SLICE_X10Y54.CIN     net (fanout=1)        0.003   myState/myalu/Madd_n0127[8:0]_Madd_cy[3]
    SLICE_X10Y54.CMUX    Tcinc                 0.289   myState/M_myalu_alu[7]
                                                       myState/myalu/Madd_n0127[8:0]_Madd_xor<7>
    SLICE_X11Y54.C3      net (fanout=1)        0.382   myState/M_myalu_alu[6]
    SLICE_X11Y54.CLK     Tas                   0.373   M_regs_q_7
                                                       myState/Mmux_M_scoreSum_data71
                                                       myState/scoreSum/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.231ns (1.382ns logic, 2.849ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_sync_out/CLK
  Logical resource: myState/bttnpress/button_cond2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_sync_out/CLK
  Logical resource: myState/bttnpress/button_cond3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: myState/bttnpress/button_cond/M_sync_out/CLK
  Logical resource: myState/bttnpress/button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_3_0/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_1/CK
  Location pin: SLICE_X16Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_3_0/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_2/CK
  Location pin: SLICE_X16Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_3_0/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_3/CK
  Location pin: SLICE_X16Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_7_0/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_4/CK
  Location pin: SLICE_X16Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_7_0/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_5/CK
  Location pin: SLICE_X16Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_7_0/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_6/CK
  Location pin: SLICE_X16Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_7_0/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_7/CK
  Location pin: SLICE_X16Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_11_0/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_8/CK
  Location pin: SLICE_X16Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_11_0/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_9/CK
  Location pin: SLICE_X16Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_11_0/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_10/CK
  Location pin: SLICE_X16Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_11_0/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_11/CK
  Location pin: SLICE_X16Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_15_0/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_12/CK
  Location pin: SLICE_X16Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_15_0/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_13/CK
  Location pin: SLICE_X16Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_15_0/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_14/CK
  Location pin: SLICE_X16Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_15_0/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_15/CK
  Location pin: SLICE_X16Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_19_0/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_16/CK
  Location pin: SLICE_X16Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_19_0/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_17/CK
  Location pin: SLICE_X16Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_19_0/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_18/CK
  Location pin: SLICE_X16Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_19_0/CLK
  Logical resource: myState/bttnpress/button_cond2/M_ctr_q_19/CK
  Location pin: SLICE_X16Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_3_1/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_1/CK
  Location pin: SLICE_X12Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_3_1/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_2/CK
  Location pin: SLICE_X12Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_3_1/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_3/CK
  Location pin: SLICE_X12Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_7_1/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_4/CK
  Location pin: SLICE_X12Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_7_1/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_5/CK
  Location pin: SLICE_X12Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_7_1/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_6/CK
  Location pin: SLICE_X12Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myState/M_ctr_q_7_1/CLK
  Logical resource: myState/bttnpress/button_cond3/M_ctr_q_7/CK
  Location pin: SLICE_X12Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.564|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3024 paths, 0 nets, and 577 connections

Design statistics:
   Minimum period:   4.564ns{1}   (Maximum frequency: 219.106MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 08 01:13:32 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 276 MB



