#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Jun 25 00:46:25 2024
# Process ID: 3591070
# Current directory: /shares/zitipoolhome/ol233/mb-fpga-VU9P
# Command line: vivado
# Log file: /shares/zitipoolhome/ol233/mb-fpga-VU9P/vivado.log
# Journal file: /shares/zitipoolhome/ol233/mb-fpga-VU9P/vivado.jou
# Running On: nct-epic, OS: Linux, CPU Frequency: 1199.712 MHz, CPU Physical cores: 32, Host memory: 676204 MB
#-----------------------------------------------------------
start_gui
open_project /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.xpr
file mkdir /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new
close [ open /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/top_display.sv w ]
add_files /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/top_display.sv
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Algorithm {Fixed_Primitives} CONFIG.Primitive {16kx1} CONFIG.Write_Width_A {6} CONFIG.Write_Depth_A {1000000} CONFIG.Read_Width_A {6} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {6} CONFIG.Read_Width_B {6} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Core {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Core {true} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs blk_mem_gen_0_synth_1 -jobs 64
wait_on_run blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.ip_user_files/sim_scripts -ip_user_files_dir /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.ip_user_files -ipstatic_source_dir /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.ip_user_files/ipstatic -lib_map_path [list {modelsim=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/modelsim} {questa=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/questa} {xcelium=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/xcelium} {vcs=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/vcs} {riviera=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_35_24_core
set_property -dict [list CONFIG.Component_Name {mult_35_24_core} CONFIG.PortAWidth {35} CONFIG.PortBType {Unsigned} CONFIG.PortBWidth {24} CONFIG.Multiplier_Construction {Use_Mults} CONFIG.OutputWidthHigh {58} CONFIG.PipeStages {4} CONFIG.ClockEnable {true}] [get_ips mult_35_24_core]
generate_target {instantiation_template} [get_files /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/mult_35_24_core/mult_35_24_core.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/mult_35_24_core/mult_35_24_core.xci]
catch { config_ip_cache -export [get_ips -all mult_35_24_core] }
export_ip_user_files -of_objects [get_files /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/mult_35_24_core/mult_35_24_core.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/mult_35_24_core/mult_35_24_core.xci]
launch_runs mult_35_24_core_synth_1 -jobs 64
wait_on_run mult_35_24_core_synth_1
export_simulation -of_objects [get_files /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/mult_35_24_core/mult_35_24_core.xci] -directory /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.ip_user_files/sim_scripts -ip_user_files_dir /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.ip_user_files -ipstatic_source_dir /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.ip_user_files/ipstatic -lib_map_path [list {modelsim=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/modelsim} {questa=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/questa} {xcelium=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/xcelium} {vcs=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/vcs} {riviera=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_35_35_core
set_property -dict [list CONFIG.Component_Name {mult_35_35_core} CONFIG.PortAWidth {35} CONFIG.PortBWidth {35} CONFIG.Multiplier_Construction {Use_Mults} CONFIG.OutputWidthHigh {69} CONFIG.PipeStages {6} CONFIG.ClockEnable {true}] [get_ips mult_35_35_core]
generate_target {instantiation_template} [get_files /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/mult_35_35_core/mult_35_35_core.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/mult_35_35_core/mult_35_35_core.xci]
catch { config_ip_cache -export [get_ips -all mult_35_35_core] }
export_ip_user_files -of_objects [get_files /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/mult_35_35_core/mult_35_35_core.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/mult_35_35_core/mult_35_35_core.xci]
launch_runs mult_35_35_core_synth_1 -jobs 64
wait_on_run mult_35_35_core_synth_1
export_simulation -of_objects [get_files /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/mult_35_35_core/mult_35_35_core.xci] -directory /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.ip_user_files/sim_scripts -ip_user_files_dir /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.ip_user_files -ipstatic_source_dir /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.ip_user_files/ipstatic -lib_map_path [list {modelsim=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/modelsim} {questa=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/questa} {xcelium=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/xcelium} {vcs=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/vcs} {riviera=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_gen_0
set_property -dict [list CONFIG.PortAType {Unsigned} CONFIG.PortAWidth {34} CONFIG.PortBType {Unsigned} CONFIG.PortBWidth {34} CONFIG.Multiplier_Construction {Use_Mults} CONFIG.OutputWidthHigh {67} CONFIG.PipeStages {3} CONFIG.ClockEnable {true}] [get_ips mult_gen_0]
generate_target {instantiation_template} [get_files /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
catch { config_ip_cache -export [get_ips -all mult_gen_0] }
export_ip_user_files -of_objects [get_files /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
launch_runs mult_gen_0_synth_1 -jobs 64
wait_on_run mult_gen_0_synth_1
export_simulation -of_objects [get_files /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -directory /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.ip_user_files/sim_scripts -ip_user_files_dir /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.ip_user_files -ipstatic_source_dir /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.ip_user_files/ipstatic -lib_map_path [list {modelsim=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/modelsim} {questa=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/questa} {xcelium=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/xcelium} {vcs=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/vcs} {riviera=/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
