{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1520567626069 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Full Version " "Version 13.1.4 Build 182 03/12/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1520567626082 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  8 21:53:45 2018 " "Processing started: Thu Mar  8 21:53:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1520567626082 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1520567626082 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mp3 -c mp3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mp3 -c mp3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1520567626083 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1520567627389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lc3b_types.sv 1 0 " "Found 1 design units, including 0 entities, in source file lc3b_types.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lc3b_types (SystemVerilog) " "Found design unit 1: lc3b_types (SystemVerilog)" {  } { { "lc3b_types.sv" "" { Text "/home/rding4/ece411/mp3/lc3b_types.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520567628365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520567628365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adj.sv 6 6 " "Found 6 design units, including 6 entities, in source file adj.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adj " "Found entity 1: adj" {  } { { "adj.sv" "" { Text "/home/rding4/ece411/mp3/adj.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520567628390 ""} { "Info" "ISGN_ENTITY_NAME" "2 sext " "Found entity 2: sext" {  } { { "adj.sv" "" { Text "/home/rding4/ece411/mp3/adj.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520567628390 ""} { "Info" "ISGN_ENTITY_NAME" "3 zext " "Found entity 3: zext" {  } { { "adj.sv" "" { Text "/home/rding4/ece411/mp3/adj.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520567628390 ""} { "Info" "ISGN_ENTITY_NAME" "4 zext_shift " "Found entity 4: zext_shift" {  } { { "adj.sv" "" { Text "/home/rding4/ece411/mp3/adj.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520567628390 ""} { "Info" "ISGN_ENTITY_NAME" "5 mdrmask " "Found entity 5: mdrmask" {  } { { "adj.sv" "" { Text "/home/rding4/ece411/mp3/adj.sv" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520567628390 ""} { "Info" "ISGN_ENTITY_NAME" "6 srmask " "Found entity 6: srmask" {  } { { "adj.sv" "" { Text "/home/rding4/ece411/mp3/adj.sv" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520567628390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520567628390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "/home/rding4/ece411/mp3/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520567628401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520567628401 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "â control.sv(14) " "Verilog HDL syntax error at control.sv(14) near text â" {  } { { "control.sv" "" { Text "/home/rding4/ece411/mp3/control.sv" 14 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1520567628409 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"â\";  expecting \";\" control.sv(14) " "Verilog HDL syntax error at control.sv(14) near text \"â\";  expecting \";\"" {  } { { "control.sv" "" { Text "/home/rding4/ece411/mp3/control.sv" 14 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1520567628410 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "€ control.sv(14) " "Verilog HDL syntax error at control.sv(14) near text €" {  } { { "control.sv" "" { Text "/home/rding4/ece411/mp3/control.sv" 14 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1520567628410 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "™ control.sv(14) " "Verilog HDL syntax error at control.sv(14) near text ™" {  } { { "control.sv" "" { Text "/home/rding4/ece411/mp3/control.sv" 14 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1520567628410 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "control_rom control.sv(4) " "Ignored design unit \"control_rom\" at control.sv(4) due to previous errors" {  } { { "control.sv" "" { Text "/home/rding4/ece411/mp3/control.sv" 4 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1520567628410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 0 0 " "Found 0 design units, including 0 entities, in source file control.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520567628410 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \")\" datapath.sv(173) " "Verilog HDL syntax error at datapath.sv(173) near text \".\";  expecting \")\"" {  } { { "datapath.sv" "" { Text "/home/rding4/ece411/mp3/datapath.sv" 173 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1520567628425 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"import\";  expecting \")\" datapath.sv(243) " "Verilog HDL syntax error at datapath.sv(243) near text \"import\";  expecting \")\"" {  } { { "datapath.sv" "" { Text "/home/rding4/ece411/mp3/datapath.sv" 243 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1520567628425 ""}
{ "Error" "EVRFX_SV_CLOSING_LABEL_MISMATCH" "cccomp datapath datapath.sv(257) " "SystemVerilog error at datapath.sv(257): closing label \"cccomp\" must match the original label \"datapath\"" {  } { { "datapath.sv" "" { Text "/home/rding4/ece411/mp3/datapath.sv" 257 0 0 } }  } 0 10987 "SystemVerilog error at %3!s!: closing label \"%1!s!\" must match the original label \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520567628425 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "datapath datapath.sv(3) " "Ignored design unit \"datapath\" at datapath.sv(3) due to previous errors" {  } { { "datapath.sv" "" { Text "/home/rding4/ece411/mp3/datapath.sv" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1520567628425 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting a description datapath.sv(259) " "Verilog HDL syntax error at datapath.sv(259) near text \".\";  expecting a description" {  } { { "datapath.sv" "" { Text "/home/rding4/ece411/mp3/datapath.sv" 259 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1520567628426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 0 0 " "Found 0 design units, including 0 entities, in source file datapath.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520567628426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gencc.sv 1 1 " "Found 1 design units, including 1 entities, in source file gencc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gencc " "Found entity 1: gencc" {  } { { "gencc.sv" "" { Text "/home/rding4/ece411/mp3/gencc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520567628440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520567628440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.sv 1 1 " "Found 1 design units, including 1 entities, in source file ir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.sv" "" { Text "/home/rding4/ece411/mp3/ir.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520567628450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520567628450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mp3 " "Found entity 1: mp3" {  } { { "mp3.sv" "" { Text "/home/rding4/ece411/mp3/mp3.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520567628462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520567628462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plus2.sv 1 1 " "Found 1 design units, including 1 entities, in source file plus2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 plus2 " "Found entity 1: plus2" {  } { { "plus2.sv" "" { Text "/home/rding4/ece411/mp3/plus2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520567628475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520567628475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "/home/rding4/ece411/mp3/regfile.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520567628488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520567628488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "/home/rding4/ece411/mp3/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520567628500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520567628500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.sv 1 1 " "Found 1 design units, including 1 entities, in source file add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add.sv" "" { Text "/home/rding4/ece411/mp3/add.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520567628513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520567628513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cccomp.sv 1 1 " "Found 1 design units, including 1 entities, in source file cccomp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cccomp " "Found entity 1: cccomp" {  } { { "cccomp.sv" "" { Text "/home/rding4/ece411/mp3/cccomp.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520567628526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520567628526 ""}
{ "Error" "EVRFX_SV_CLOSING_LABEL_MISMATCH" "mux4 mux8 mux.sv(61) " "SystemVerilog error at mux.sv(61): closing label \"mux4\" must match the original label \"mux8\"" {  } { { "mux.sv" "" { Text "/home/rding4/ece411/mp3/mux.sv" 61 0 0 } }  } 0 10987 "SystemVerilog error at %3!s!: closing label \"%1!s!\" must match the original label \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520567628561 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mux8 mux.sv(35) " "Ignored design unit \"mux8\" at mux.sv(35) due to previous errors" {  } { { "mux.sv" "" { Text "/home/rding4/ece411/mp3/mux.sv" 35 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1520567628561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520567628562 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand br_ctrl.sv(13) " "Verilog HDL syntax error at br_ctrl.sv(13) near text \":\";  expecting an operand" {  } { { "br_ctrl.sv" "" { Text "/home/rding4/ece411/mp3/br_ctrl.sv" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1520567628576 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endcase\" br_ctrl.sv(27) " "Verilog HDL syntax error at br_ctrl.sv(27) near text \"end\";  expecting \"endcase\"" {  } { { "br_ctrl.sv" "" { Text "/home/rding4/ece411/mp3/br_ctrl.sv" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1520567628576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "br_ctrl.sv 0 0 " "Found 0 design units, including 0 entities, in source file br_ctrl.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520567628576 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 14 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 14 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "383 " "Peak virtual memory: 383 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1520567628862 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar  8 21:53:48 2018 " "Processing ended: Thu Mar  8 21:53:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1520567628862 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1520567628862 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1520567628862 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1520567628862 ""}
