

================================================================
== Vivado HLS Report for 'pool_write'
================================================================
* Date:           Wed Jan 20 17:36:47 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        finalpool_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.107 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      903|      903| 9.030 us | 9.030 us |  903|  903|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      901|      901|         7|          1|          1|   896|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    398|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     198|    977|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     75|    -|
|Register         |        0|      -|     656|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     854|   1546|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |pool_hw_fcmp_32nsbkb_U40  |pool_hw_fcmp_32nsbkb  |        0|      0|  66|  239|    0|
    |pool_hw_fcmp_32nsbkb_U41  |pool_hw_fcmp_32nsbkb  |        0|      0|  66|  239|    0|
    |pool_hw_fcmp_32nsbkb_U42  |pool_hw_fcmp_32nsbkb  |        0|      0|  66|  239|    0|
    |pool_hw_mux_164_3cud_U43  |pool_hw_mux_164_3cud  |        0|      0|   0|   65|    0|
    |pool_hw_mux_164_3cud_U44  |pool_hw_mux_164_3cud  |        0|      0|   0|   65|    0|
    |pool_hw_mux_164_3cud_U45  |pool_hw_mux_164_3cud  |        0|      0|   0|   65|    0|
    |pool_hw_mux_164_3cud_U46  |pool_hw_mux_164_3cud  |        0|      0|   0|   65|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                     |                      |        0|      0| 198|  977|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln179_fu_1243_p2       |     +    |      0|  0|  14|          10|           1|
    |add_ln189_fu_1307_p2       |     +    |      0|  0|  15|           2|           6|
    |col_fu_1231_p2             |     +    |      0|  0|  15|           6|           1|
    |ti_fu_1361_p2              |     +    |      0|  0|  15|           5|           1|
    |and_ln189_1_fu_1591_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln189_fu_1585_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln190_1_fu_1679_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln190_fu_1673_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln191_1_fu_1767_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln191_fu_1761_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln179_fu_1237_p2      |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln184_fu_1249_p2      |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln189_1_fu_1555_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln189_2_fu_1567_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln189_3_fu_1573_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln189_fu_1549_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln190_1_fu_1643_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln190_2_fu_1655_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln190_3_fu_1661_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln190_fu_1637_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln191_1_fu_1731_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln191_2_fu_1743_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln191_3_fu_1749_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln191_fu_1725_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln189_1_fu_1579_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln189_fu_1561_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln190_1_fu_1667_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln190_fu_1649_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln191_1_fu_1755_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln191_fu_1737_p2        |    or    |      0|  0|   2|           1|           1|
    |Y_fu_1773_p3               |  select  |      0|  0|  32|           1|          32|
    |com0_fu_1597_p3            |  select  |      0|  0|  32|           1|          32|
    |com1_fu_1685_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln189_1_fu_1263_p3  |  select  |      0|  0|   6|           1|           6|
    |select_ln189_2_fu_1313_p3  |  select  |      0|  0|   6|           1|           6|
    |select_ln189_fu_1255_p3    |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 398|         245|         166|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6          |   9|          2|    1|          2|
    |ap_phi_mux_col_0_phi_fu_1201_p4  |   9|          2|    6|         12|
    |col_0_reg_1197                   |   9|          2|    6|         12|
    |indvar_flatten_reg_1186          |   9|          2|   10|         20|
    |ti_0_reg_1208                    |   9|          2|    5|         10|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  75|         16|   30|         62|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |Y_reg_2188                    |  32|   0|   32|          0|
    |ap_CS_fsm                     |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6       |   1|   0|    1|          0|
    |col_0_reg_1197                |   6|   0|    6|          0|
    |com0_reg_2174                 |  32|   0|   32|          0|
    |com0_reg_2174_pp0_iter4_reg   |  32|   0|   32|          0|
    |com1_reg_2181                 |  32|   0|   32|          0|
    |com1_reg_2181_pp0_iter4_reg   |  32|   0|   32|          0|
    |icmp_ln179_reg_1779           |   1|   0|    1|          0|
    |indvar_flatten_reg_1186       |  10|   0|   10|          0|
    |select_ln189_1_reg_1788       |   6|   0|    6|          0|
    |ti_0_reg_1208                 |   5|   0|    5|          0|
    |tmp_1_reg_2153                |  32|   0|   32|          0|
    |tmp_1_reg_2153_pp0_iter2_reg  |  32|   0|   32|          0|
    |tmp_7_reg_2160                |  32|   0|   32|          0|
    |tmp_7_reg_2160_pp0_iter2_reg  |  32|   0|   32|          0|
    |tmp_8_reg_2167                |  32|   0|   32|          0|
    |tmp_8_reg_2167_pp0_iter2_reg  |  32|   0|   32|          0|
    |tmp_reg_2146                  |  32|   0|   32|          0|
    |tmp_reg_2146_pp0_iter2_reg    |  32|   0|   32|          0|
    |trunc_ln189_reg_1813          |   4|   0|    4|          0|
    |zext_ln189_reg_1793           |   6|   0|   64|         58|
    |icmp_ln179_reg_1779           |  64|  32|    1|          0|
    |trunc_ln189_reg_1813          |  64|  32|    4|          0|
    |zext_ln189_reg_1793           |  64|  32|   64|         58|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 656|  96|  591|        116|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |  pool_write  | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |  pool_write  | return value |
|ap_start               |  in |    1| ap_ctrl_hs |  pool_write  | return value |
|ap_done                | out |    1| ap_ctrl_hs |  pool_write  | return value |
|ap_idle                | out |    1| ap_ctrl_hs |  pool_write  | return value |
|ap_ready               | out |    1| ap_ctrl_hs |  pool_write  | return value |
|ifm_buff0_0_address0   | out |    6|  ap_memory |  ifm_buff0_0 |     array    |
|ifm_buff0_0_ce0        | out |    1|  ap_memory |  ifm_buff0_0 |     array    |
|ifm_buff0_0_q0         |  in |   32|  ap_memory |  ifm_buff0_0 |     array    |
|ifm_buff0_0_address1   | out |    6|  ap_memory |  ifm_buff0_0 |     array    |
|ifm_buff0_0_ce1        | out |    1|  ap_memory |  ifm_buff0_0 |     array    |
|ifm_buff0_0_q1         |  in |   32|  ap_memory |  ifm_buff0_0 |     array    |
|ifm_buff0_1_address0   | out |    6|  ap_memory |  ifm_buff0_1 |     array    |
|ifm_buff0_1_ce0        | out |    1|  ap_memory |  ifm_buff0_1 |     array    |
|ifm_buff0_1_q0         |  in |   32|  ap_memory |  ifm_buff0_1 |     array    |
|ifm_buff0_1_address1   | out |    6|  ap_memory |  ifm_buff0_1 |     array    |
|ifm_buff0_1_ce1        | out |    1|  ap_memory |  ifm_buff0_1 |     array    |
|ifm_buff0_1_q1         |  in |   32|  ap_memory |  ifm_buff0_1 |     array    |
|ifm_buff0_2_address0   | out |    6|  ap_memory |  ifm_buff0_2 |     array    |
|ifm_buff0_2_ce0        | out |    1|  ap_memory |  ifm_buff0_2 |     array    |
|ifm_buff0_2_q0         |  in |   32|  ap_memory |  ifm_buff0_2 |     array    |
|ifm_buff0_2_address1   | out |    6|  ap_memory |  ifm_buff0_2 |     array    |
|ifm_buff0_2_ce1        | out |    1|  ap_memory |  ifm_buff0_2 |     array    |
|ifm_buff0_2_q1         |  in |   32|  ap_memory |  ifm_buff0_2 |     array    |
|ifm_buff0_3_address0   | out |    6|  ap_memory |  ifm_buff0_3 |     array    |
|ifm_buff0_3_ce0        | out |    1|  ap_memory |  ifm_buff0_3 |     array    |
|ifm_buff0_3_q0         |  in |   32|  ap_memory |  ifm_buff0_3 |     array    |
|ifm_buff0_3_address1   | out |    6|  ap_memory |  ifm_buff0_3 |     array    |
|ifm_buff0_3_ce1        | out |    1|  ap_memory |  ifm_buff0_3 |     array    |
|ifm_buff0_3_q1         |  in |   32|  ap_memory |  ifm_buff0_3 |     array    |
|ifm_buff0_4_address0   | out |    6|  ap_memory |  ifm_buff0_4 |     array    |
|ifm_buff0_4_ce0        | out |    1|  ap_memory |  ifm_buff0_4 |     array    |
|ifm_buff0_4_q0         |  in |   32|  ap_memory |  ifm_buff0_4 |     array    |
|ifm_buff0_4_address1   | out |    6|  ap_memory |  ifm_buff0_4 |     array    |
|ifm_buff0_4_ce1        | out |    1|  ap_memory |  ifm_buff0_4 |     array    |
|ifm_buff0_4_q1         |  in |   32|  ap_memory |  ifm_buff0_4 |     array    |
|ifm_buff0_5_address0   | out |    6|  ap_memory |  ifm_buff0_5 |     array    |
|ifm_buff0_5_ce0        | out |    1|  ap_memory |  ifm_buff0_5 |     array    |
|ifm_buff0_5_q0         |  in |   32|  ap_memory |  ifm_buff0_5 |     array    |
|ifm_buff0_5_address1   | out |    6|  ap_memory |  ifm_buff0_5 |     array    |
|ifm_buff0_5_ce1        | out |    1|  ap_memory |  ifm_buff0_5 |     array    |
|ifm_buff0_5_q1         |  in |   32|  ap_memory |  ifm_buff0_5 |     array    |
|ifm_buff0_6_address0   | out |    6|  ap_memory |  ifm_buff0_6 |     array    |
|ifm_buff0_6_ce0        | out |    1|  ap_memory |  ifm_buff0_6 |     array    |
|ifm_buff0_6_q0         |  in |   32|  ap_memory |  ifm_buff0_6 |     array    |
|ifm_buff0_6_address1   | out |    6|  ap_memory |  ifm_buff0_6 |     array    |
|ifm_buff0_6_ce1        | out |    1|  ap_memory |  ifm_buff0_6 |     array    |
|ifm_buff0_6_q1         |  in |   32|  ap_memory |  ifm_buff0_6 |     array    |
|ifm_buff0_7_address0   | out |    6|  ap_memory |  ifm_buff0_7 |     array    |
|ifm_buff0_7_ce0        | out |    1|  ap_memory |  ifm_buff0_7 |     array    |
|ifm_buff0_7_q0         |  in |   32|  ap_memory |  ifm_buff0_7 |     array    |
|ifm_buff0_7_address1   | out |    6|  ap_memory |  ifm_buff0_7 |     array    |
|ifm_buff0_7_ce1        | out |    1|  ap_memory |  ifm_buff0_7 |     array    |
|ifm_buff0_7_q1         |  in |   32|  ap_memory |  ifm_buff0_7 |     array    |
|ifm_buff0_8_address0   | out |    6|  ap_memory |  ifm_buff0_8 |     array    |
|ifm_buff0_8_ce0        | out |    1|  ap_memory |  ifm_buff0_8 |     array    |
|ifm_buff0_8_q0         |  in |   32|  ap_memory |  ifm_buff0_8 |     array    |
|ifm_buff0_8_address1   | out |    6|  ap_memory |  ifm_buff0_8 |     array    |
|ifm_buff0_8_ce1        | out |    1|  ap_memory |  ifm_buff0_8 |     array    |
|ifm_buff0_8_q1         |  in |   32|  ap_memory |  ifm_buff0_8 |     array    |
|ifm_buff0_9_address0   | out |    6|  ap_memory |  ifm_buff0_9 |     array    |
|ifm_buff0_9_ce0        | out |    1|  ap_memory |  ifm_buff0_9 |     array    |
|ifm_buff0_9_q0         |  in |   32|  ap_memory |  ifm_buff0_9 |     array    |
|ifm_buff0_9_address1   | out |    6|  ap_memory |  ifm_buff0_9 |     array    |
|ifm_buff0_9_ce1        | out |    1|  ap_memory |  ifm_buff0_9 |     array    |
|ifm_buff0_9_q1         |  in |   32|  ap_memory |  ifm_buff0_9 |     array    |
|ifm_buff0_10_address0  | out |    6|  ap_memory | ifm_buff0_10 |     array    |
|ifm_buff0_10_ce0       | out |    1|  ap_memory | ifm_buff0_10 |     array    |
|ifm_buff0_10_q0        |  in |   32|  ap_memory | ifm_buff0_10 |     array    |
|ifm_buff0_10_address1  | out |    6|  ap_memory | ifm_buff0_10 |     array    |
|ifm_buff0_10_ce1       | out |    1|  ap_memory | ifm_buff0_10 |     array    |
|ifm_buff0_10_q1        |  in |   32|  ap_memory | ifm_buff0_10 |     array    |
|ifm_buff0_11_address0  | out |    6|  ap_memory | ifm_buff0_11 |     array    |
|ifm_buff0_11_ce0       | out |    1|  ap_memory | ifm_buff0_11 |     array    |
|ifm_buff0_11_q0        |  in |   32|  ap_memory | ifm_buff0_11 |     array    |
|ifm_buff0_11_address1  | out |    6|  ap_memory | ifm_buff0_11 |     array    |
|ifm_buff0_11_ce1       | out |    1|  ap_memory | ifm_buff0_11 |     array    |
|ifm_buff0_11_q1        |  in |   32|  ap_memory | ifm_buff0_11 |     array    |
|ifm_buff0_12_address0  | out |    6|  ap_memory | ifm_buff0_12 |     array    |
|ifm_buff0_12_ce0       | out |    1|  ap_memory | ifm_buff0_12 |     array    |
|ifm_buff0_12_q0        |  in |   32|  ap_memory | ifm_buff0_12 |     array    |
|ifm_buff0_12_address1  | out |    6|  ap_memory | ifm_buff0_12 |     array    |
|ifm_buff0_12_ce1       | out |    1|  ap_memory | ifm_buff0_12 |     array    |
|ifm_buff0_12_q1        |  in |   32|  ap_memory | ifm_buff0_12 |     array    |
|ifm_buff0_13_address0  | out |    6|  ap_memory | ifm_buff0_13 |     array    |
|ifm_buff0_13_ce0       | out |    1|  ap_memory | ifm_buff0_13 |     array    |
|ifm_buff0_13_q0        |  in |   32|  ap_memory | ifm_buff0_13 |     array    |
|ifm_buff0_13_address1  | out |    6|  ap_memory | ifm_buff0_13 |     array    |
|ifm_buff0_13_ce1       | out |    1|  ap_memory | ifm_buff0_13 |     array    |
|ifm_buff0_13_q1        |  in |   32|  ap_memory | ifm_buff0_13 |     array    |
|ifm_buff0_14_address0  | out |    6|  ap_memory | ifm_buff0_14 |     array    |
|ifm_buff0_14_ce0       | out |    1|  ap_memory | ifm_buff0_14 |     array    |
|ifm_buff0_14_q0        |  in |   32|  ap_memory | ifm_buff0_14 |     array    |
|ifm_buff0_14_address1  | out |    6|  ap_memory | ifm_buff0_14 |     array    |
|ifm_buff0_14_ce1       | out |    1|  ap_memory | ifm_buff0_14 |     array    |
|ifm_buff0_14_q1        |  in |   32|  ap_memory | ifm_buff0_14 |     array    |
|ifm_buff0_15_address0  | out |    6|  ap_memory | ifm_buff0_15 |     array    |
|ifm_buff0_15_ce0       | out |    1|  ap_memory | ifm_buff0_15 |     array    |
|ifm_buff0_15_q0        |  in |   32|  ap_memory | ifm_buff0_15 |     array    |
|ifm_buff0_15_address1  | out |    6|  ap_memory | ifm_buff0_15 |     array    |
|ifm_buff0_15_ce1       | out |    1|  ap_memory | ifm_buff0_15 |     array    |
|ifm_buff0_15_q1        |  in |   32|  ap_memory | ifm_buff0_15 |     array    |
|ifm_buff1_0_address0   | out |    6|  ap_memory |  ifm_buff1_0 |     array    |
|ifm_buff1_0_ce0        | out |    1|  ap_memory |  ifm_buff1_0 |     array    |
|ifm_buff1_0_q0         |  in |   32|  ap_memory |  ifm_buff1_0 |     array    |
|ifm_buff1_0_address1   | out |    6|  ap_memory |  ifm_buff1_0 |     array    |
|ifm_buff1_0_ce1        | out |    1|  ap_memory |  ifm_buff1_0 |     array    |
|ifm_buff1_0_q1         |  in |   32|  ap_memory |  ifm_buff1_0 |     array    |
|ifm_buff1_1_address0   | out |    6|  ap_memory |  ifm_buff1_1 |     array    |
|ifm_buff1_1_ce0        | out |    1|  ap_memory |  ifm_buff1_1 |     array    |
|ifm_buff1_1_q0         |  in |   32|  ap_memory |  ifm_buff1_1 |     array    |
|ifm_buff1_1_address1   | out |    6|  ap_memory |  ifm_buff1_1 |     array    |
|ifm_buff1_1_ce1        | out |    1|  ap_memory |  ifm_buff1_1 |     array    |
|ifm_buff1_1_q1         |  in |   32|  ap_memory |  ifm_buff1_1 |     array    |
|ifm_buff1_2_address0   | out |    6|  ap_memory |  ifm_buff1_2 |     array    |
|ifm_buff1_2_ce0        | out |    1|  ap_memory |  ifm_buff1_2 |     array    |
|ifm_buff1_2_q0         |  in |   32|  ap_memory |  ifm_buff1_2 |     array    |
|ifm_buff1_2_address1   | out |    6|  ap_memory |  ifm_buff1_2 |     array    |
|ifm_buff1_2_ce1        | out |    1|  ap_memory |  ifm_buff1_2 |     array    |
|ifm_buff1_2_q1         |  in |   32|  ap_memory |  ifm_buff1_2 |     array    |
|ifm_buff1_3_address0   | out |    6|  ap_memory |  ifm_buff1_3 |     array    |
|ifm_buff1_3_ce0        | out |    1|  ap_memory |  ifm_buff1_3 |     array    |
|ifm_buff1_3_q0         |  in |   32|  ap_memory |  ifm_buff1_3 |     array    |
|ifm_buff1_3_address1   | out |    6|  ap_memory |  ifm_buff1_3 |     array    |
|ifm_buff1_3_ce1        | out |    1|  ap_memory |  ifm_buff1_3 |     array    |
|ifm_buff1_3_q1         |  in |   32|  ap_memory |  ifm_buff1_3 |     array    |
|ifm_buff1_4_address0   | out |    6|  ap_memory |  ifm_buff1_4 |     array    |
|ifm_buff1_4_ce0        | out |    1|  ap_memory |  ifm_buff1_4 |     array    |
|ifm_buff1_4_q0         |  in |   32|  ap_memory |  ifm_buff1_4 |     array    |
|ifm_buff1_4_address1   | out |    6|  ap_memory |  ifm_buff1_4 |     array    |
|ifm_buff1_4_ce1        | out |    1|  ap_memory |  ifm_buff1_4 |     array    |
|ifm_buff1_4_q1         |  in |   32|  ap_memory |  ifm_buff1_4 |     array    |
|ifm_buff1_5_address0   | out |    6|  ap_memory |  ifm_buff1_5 |     array    |
|ifm_buff1_5_ce0        | out |    1|  ap_memory |  ifm_buff1_5 |     array    |
|ifm_buff1_5_q0         |  in |   32|  ap_memory |  ifm_buff1_5 |     array    |
|ifm_buff1_5_address1   | out |    6|  ap_memory |  ifm_buff1_5 |     array    |
|ifm_buff1_5_ce1        | out |    1|  ap_memory |  ifm_buff1_5 |     array    |
|ifm_buff1_5_q1         |  in |   32|  ap_memory |  ifm_buff1_5 |     array    |
|ifm_buff1_6_address0   | out |    6|  ap_memory |  ifm_buff1_6 |     array    |
|ifm_buff1_6_ce0        | out |    1|  ap_memory |  ifm_buff1_6 |     array    |
|ifm_buff1_6_q0         |  in |   32|  ap_memory |  ifm_buff1_6 |     array    |
|ifm_buff1_6_address1   | out |    6|  ap_memory |  ifm_buff1_6 |     array    |
|ifm_buff1_6_ce1        | out |    1|  ap_memory |  ifm_buff1_6 |     array    |
|ifm_buff1_6_q1         |  in |   32|  ap_memory |  ifm_buff1_6 |     array    |
|ifm_buff1_7_address0   | out |    6|  ap_memory |  ifm_buff1_7 |     array    |
|ifm_buff1_7_ce0        | out |    1|  ap_memory |  ifm_buff1_7 |     array    |
|ifm_buff1_7_q0         |  in |   32|  ap_memory |  ifm_buff1_7 |     array    |
|ifm_buff1_7_address1   | out |    6|  ap_memory |  ifm_buff1_7 |     array    |
|ifm_buff1_7_ce1        | out |    1|  ap_memory |  ifm_buff1_7 |     array    |
|ifm_buff1_7_q1         |  in |   32|  ap_memory |  ifm_buff1_7 |     array    |
|ifm_buff1_8_address0   | out |    6|  ap_memory |  ifm_buff1_8 |     array    |
|ifm_buff1_8_ce0        | out |    1|  ap_memory |  ifm_buff1_8 |     array    |
|ifm_buff1_8_q0         |  in |   32|  ap_memory |  ifm_buff1_8 |     array    |
|ifm_buff1_8_address1   | out |    6|  ap_memory |  ifm_buff1_8 |     array    |
|ifm_buff1_8_ce1        | out |    1|  ap_memory |  ifm_buff1_8 |     array    |
|ifm_buff1_8_q1         |  in |   32|  ap_memory |  ifm_buff1_8 |     array    |
|ifm_buff1_9_address0   | out |    6|  ap_memory |  ifm_buff1_9 |     array    |
|ifm_buff1_9_ce0        | out |    1|  ap_memory |  ifm_buff1_9 |     array    |
|ifm_buff1_9_q0         |  in |   32|  ap_memory |  ifm_buff1_9 |     array    |
|ifm_buff1_9_address1   | out |    6|  ap_memory |  ifm_buff1_9 |     array    |
|ifm_buff1_9_ce1        | out |    1|  ap_memory |  ifm_buff1_9 |     array    |
|ifm_buff1_9_q1         |  in |   32|  ap_memory |  ifm_buff1_9 |     array    |
|ifm_buff1_10_address0  | out |    6|  ap_memory | ifm_buff1_10 |     array    |
|ifm_buff1_10_ce0       | out |    1|  ap_memory | ifm_buff1_10 |     array    |
|ifm_buff1_10_q0        |  in |   32|  ap_memory | ifm_buff1_10 |     array    |
|ifm_buff1_10_address1  | out |    6|  ap_memory | ifm_buff1_10 |     array    |
|ifm_buff1_10_ce1       | out |    1|  ap_memory | ifm_buff1_10 |     array    |
|ifm_buff1_10_q1        |  in |   32|  ap_memory | ifm_buff1_10 |     array    |
|ifm_buff1_11_address0  | out |    6|  ap_memory | ifm_buff1_11 |     array    |
|ifm_buff1_11_ce0       | out |    1|  ap_memory | ifm_buff1_11 |     array    |
|ifm_buff1_11_q0        |  in |   32|  ap_memory | ifm_buff1_11 |     array    |
|ifm_buff1_11_address1  | out |    6|  ap_memory | ifm_buff1_11 |     array    |
|ifm_buff1_11_ce1       | out |    1|  ap_memory | ifm_buff1_11 |     array    |
|ifm_buff1_11_q1        |  in |   32|  ap_memory | ifm_buff1_11 |     array    |
|ifm_buff1_12_address0  | out |    6|  ap_memory | ifm_buff1_12 |     array    |
|ifm_buff1_12_ce0       | out |    1|  ap_memory | ifm_buff1_12 |     array    |
|ifm_buff1_12_q0        |  in |   32|  ap_memory | ifm_buff1_12 |     array    |
|ifm_buff1_12_address1  | out |    6|  ap_memory | ifm_buff1_12 |     array    |
|ifm_buff1_12_ce1       | out |    1|  ap_memory | ifm_buff1_12 |     array    |
|ifm_buff1_12_q1        |  in |   32|  ap_memory | ifm_buff1_12 |     array    |
|ifm_buff1_13_address0  | out |    6|  ap_memory | ifm_buff1_13 |     array    |
|ifm_buff1_13_ce0       | out |    1|  ap_memory | ifm_buff1_13 |     array    |
|ifm_buff1_13_q0        |  in |   32|  ap_memory | ifm_buff1_13 |     array    |
|ifm_buff1_13_address1  | out |    6|  ap_memory | ifm_buff1_13 |     array    |
|ifm_buff1_13_ce1       | out |    1|  ap_memory | ifm_buff1_13 |     array    |
|ifm_buff1_13_q1        |  in |   32|  ap_memory | ifm_buff1_13 |     array    |
|ifm_buff1_14_address0  | out |    6|  ap_memory | ifm_buff1_14 |     array    |
|ifm_buff1_14_ce0       | out |    1|  ap_memory | ifm_buff1_14 |     array    |
|ifm_buff1_14_q0        |  in |   32|  ap_memory | ifm_buff1_14 |     array    |
|ifm_buff1_14_address1  | out |    6|  ap_memory | ifm_buff1_14 |     array    |
|ifm_buff1_14_ce1       | out |    1|  ap_memory | ifm_buff1_14 |     array    |
|ifm_buff1_14_q1        |  in |   32|  ap_memory | ifm_buff1_14 |     array    |
|ifm_buff1_15_address0  | out |    6|  ap_memory | ifm_buff1_15 |     array    |
|ifm_buff1_15_ce0       | out |    1|  ap_memory | ifm_buff1_15 |     array    |
|ifm_buff1_15_q0        |  in |   32|  ap_memory | ifm_buff1_15 |     array    |
|ifm_buff1_15_address1  | out |    6|  ap_memory | ifm_buff1_15 |     array    |
|ifm_buff1_15_ce1       | out |    1|  ap_memory | ifm_buff1_15 |     array    |
|ifm_buff1_15_q1        |  in |   32|  ap_memory | ifm_buff1_15 |     array    |
|ofm_buff0_0_address0   | out |    6|  ap_memory |  ofm_buff0_0 |     array    |
|ofm_buff0_0_ce0        | out |    1|  ap_memory |  ofm_buff0_0 |     array    |
|ofm_buff0_0_we0        | out |    1|  ap_memory |  ofm_buff0_0 |     array    |
|ofm_buff0_0_d0         | out |   32|  ap_memory |  ofm_buff0_0 |     array    |
|ofm_buff0_1_address0   | out |    6|  ap_memory |  ofm_buff0_1 |     array    |
|ofm_buff0_1_ce0        | out |    1|  ap_memory |  ofm_buff0_1 |     array    |
|ofm_buff0_1_we0        | out |    1|  ap_memory |  ofm_buff0_1 |     array    |
|ofm_buff0_1_d0         | out |   32|  ap_memory |  ofm_buff0_1 |     array    |
|ofm_buff0_2_address0   | out |    6|  ap_memory |  ofm_buff0_2 |     array    |
|ofm_buff0_2_ce0        | out |    1|  ap_memory |  ofm_buff0_2 |     array    |
|ofm_buff0_2_we0        | out |    1|  ap_memory |  ofm_buff0_2 |     array    |
|ofm_buff0_2_d0         | out |   32|  ap_memory |  ofm_buff0_2 |     array    |
|ofm_buff0_3_address0   | out |    6|  ap_memory |  ofm_buff0_3 |     array    |
|ofm_buff0_3_ce0        | out |    1|  ap_memory |  ofm_buff0_3 |     array    |
|ofm_buff0_3_we0        | out |    1|  ap_memory |  ofm_buff0_3 |     array    |
|ofm_buff0_3_d0         | out |   32|  ap_memory |  ofm_buff0_3 |     array    |
|ofm_buff0_4_address0   | out |    6|  ap_memory |  ofm_buff0_4 |     array    |
|ofm_buff0_4_ce0        | out |    1|  ap_memory |  ofm_buff0_4 |     array    |
|ofm_buff0_4_we0        | out |    1|  ap_memory |  ofm_buff0_4 |     array    |
|ofm_buff0_4_d0         | out |   32|  ap_memory |  ofm_buff0_4 |     array    |
|ofm_buff0_5_address0   | out |    6|  ap_memory |  ofm_buff0_5 |     array    |
|ofm_buff0_5_ce0        | out |    1|  ap_memory |  ofm_buff0_5 |     array    |
|ofm_buff0_5_we0        | out |    1|  ap_memory |  ofm_buff0_5 |     array    |
|ofm_buff0_5_d0         | out |   32|  ap_memory |  ofm_buff0_5 |     array    |
|ofm_buff0_6_address0   | out |    6|  ap_memory |  ofm_buff0_6 |     array    |
|ofm_buff0_6_ce0        | out |    1|  ap_memory |  ofm_buff0_6 |     array    |
|ofm_buff0_6_we0        | out |    1|  ap_memory |  ofm_buff0_6 |     array    |
|ofm_buff0_6_d0         | out |   32|  ap_memory |  ofm_buff0_6 |     array    |
|ofm_buff0_7_address0   | out |    6|  ap_memory |  ofm_buff0_7 |     array    |
|ofm_buff0_7_ce0        | out |    1|  ap_memory |  ofm_buff0_7 |     array    |
|ofm_buff0_7_we0        | out |    1|  ap_memory |  ofm_buff0_7 |     array    |
|ofm_buff0_7_d0         | out |   32|  ap_memory |  ofm_buff0_7 |     array    |
|ofm_buff0_8_address0   | out |    6|  ap_memory |  ofm_buff0_8 |     array    |
|ofm_buff0_8_ce0        | out |    1|  ap_memory |  ofm_buff0_8 |     array    |
|ofm_buff0_8_we0        | out |    1|  ap_memory |  ofm_buff0_8 |     array    |
|ofm_buff0_8_d0         | out |   32|  ap_memory |  ofm_buff0_8 |     array    |
|ofm_buff0_9_address0   | out |    6|  ap_memory |  ofm_buff0_9 |     array    |
|ofm_buff0_9_ce0        | out |    1|  ap_memory |  ofm_buff0_9 |     array    |
|ofm_buff0_9_we0        | out |    1|  ap_memory |  ofm_buff0_9 |     array    |
|ofm_buff0_9_d0         | out |   32|  ap_memory |  ofm_buff0_9 |     array    |
|ofm_buff0_10_address0  | out |    6|  ap_memory | ofm_buff0_10 |     array    |
|ofm_buff0_10_ce0       | out |    1|  ap_memory | ofm_buff0_10 |     array    |
|ofm_buff0_10_we0       | out |    1|  ap_memory | ofm_buff0_10 |     array    |
|ofm_buff0_10_d0        | out |   32|  ap_memory | ofm_buff0_10 |     array    |
|ofm_buff0_11_address0  | out |    6|  ap_memory | ofm_buff0_11 |     array    |
|ofm_buff0_11_ce0       | out |    1|  ap_memory | ofm_buff0_11 |     array    |
|ofm_buff0_11_we0       | out |    1|  ap_memory | ofm_buff0_11 |     array    |
|ofm_buff0_11_d0        | out |   32|  ap_memory | ofm_buff0_11 |     array    |
|ofm_buff0_12_address0  | out |    6|  ap_memory | ofm_buff0_12 |     array    |
|ofm_buff0_12_ce0       | out |    1|  ap_memory | ofm_buff0_12 |     array    |
|ofm_buff0_12_we0       | out |    1|  ap_memory | ofm_buff0_12 |     array    |
|ofm_buff0_12_d0        | out |   32|  ap_memory | ofm_buff0_12 |     array    |
|ofm_buff0_13_address0  | out |    6|  ap_memory | ofm_buff0_13 |     array    |
|ofm_buff0_13_ce0       | out |    1|  ap_memory | ofm_buff0_13 |     array    |
|ofm_buff0_13_we0       | out |    1|  ap_memory | ofm_buff0_13 |     array    |
|ofm_buff0_13_d0        | out |   32|  ap_memory | ofm_buff0_13 |     array    |
|ofm_buff0_14_address0  | out |    6|  ap_memory | ofm_buff0_14 |     array    |
|ofm_buff0_14_ce0       | out |    1|  ap_memory | ofm_buff0_14 |     array    |
|ofm_buff0_14_we0       | out |    1|  ap_memory | ofm_buff0_14 |     array    |
|ofm_buff0_14_d0        | out |   32|  ap_memory | ofm_buff0_14 |     array    |
|ofm_buff0_15_address0  | out |    6|  ap_memory | ofm_buff0_15 |     array    |
|ofm_buff0_15_ce0       | out |    1|  ap_memory | ofm_buff0_15 |     array    |
|ofm_buff0_15_we0       | out |    1|  ap_memory | ofm_buff0_15 |     array    |
|ofm_buff0_15_d0        | out |   32|  ap_memory | ofm_buff0_15 |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

