xpm_memory.sv,systemverilog,xpm,../../../../../../../Apps/util/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../Apps/util/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_9,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
ram_axi4.v,verilog,xil_defaultlib,../../../../cqu_mips.gen/sources_1/ip/ram_axi4/sim/ram_axi4.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
