
STM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a38  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  08004b44  08004b44  00005b44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004bb8  08004bb8  00006064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004bb8  08004bb8  00005bb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004bc0  08004bc0  00006064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004bc0  08004bc0  00005bc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004bc4  08004bc4  00005bc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  08004bc8  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000028c  20000064  08004c2c  00006064  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002f0  08004c2c  000062f0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006064  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010196  00000000  00000000  0000608d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002511  00000000  00000000  00016223  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001040  00000000  00000000  00018738  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cd8  00000000  00000000  00019778  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002df7  00000000  00000000  0001a450  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013aa4  00000000  00000000  0001d247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00092421  00000000  00000000  00030ceb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c310c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004a30  00000000  00000000  000c3150  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  000c7b80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000064 	.word	0x20000064
 8000128:	00000000 	.word	0x00000000
 800012c:	08004b2c 	.word	0x08004b2c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000068 	.word	0x20000068
 8000148:	08004b2c 	.word	0x08004b2c

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	@ 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	3a01      	subs	r2, #1
 8000206:	bf28      	it	cs
 8000208:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 800020c:	d2ed      	bcs.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__aeabi_fmul>:
 8000368:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800036c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000370:	bf1e      	ittt	ne
 8000372:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000376:	ea92 0f0c 	teqne	r2, ip
 800037a:	ea93 0f0c 	teqne	r3, ip
 800037e:	d06f      	beq.n	8000460 <__aeabi_fmul+0xf8>
 8000380:	441a      	add	r2, r3
 8000382:	ea80 0c01 	eor.w	ip, r0, r1
 8000386:	0240      	lsls	r0, r0, #9
 8000388:	bf18      	it	ne
 800038a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800038e:	d01e      	beq.n	80003ce <__aeabi_fmul+0x66>
 8000390:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000394:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000398:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800039c:	fba0 3101 	umull	r3, r1, r0, r1
 80003a0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003a4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003a8:	bf3e      	ittt	cc
 80003aa:	0049      	lslcc	r1, r1, #1
 80003ac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b0:	005b      	lslcc	r3, r3, #1
 80003b2:	ea40 0001 	orr.w	r0, r0, r1
 80003b6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003ba:	2afd      	cmp	r2, #253	@ 0xfd
 80003bc:	d81d      	bhi.n	80003fa <__aeabi_fmul+0x92>
 80003be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003c6:	bf08      	it	eq
 80003c8:	f020 0001 	biceq.w	r0, r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	f090 0f00 	teq	r0, #0
 80003d2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80003d6:	bf08      	it	eq
 80003d8:	0249      	lsleq	r1, r1, #9
 80003da:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003de:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e2:	3a7f      	subs	r2, #127	@ 0x7f
 80003e4:	bfc2      	ittt	gt
 80003e6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80003ea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003ee:	4770      	bxgt	lr
 80003f0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80003f4:	f04f 0300 	mov.w	r3, #0
 80003f8:	3a01      	subs	r2, #1
 80003fa:	dc5d      	bgt.n	80004b8 <__aeabi_fmul+0x150>
 80003fc:	f112 0f19 	cmn.w	r2, #25
 8000400:	bfdc      	itt	le
 8000402:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000406:	4770      	bxle	lr
 8000408:	f1c2 0200 	rsb	r2, r2, #0
 800040c:	0041      	lsls	r1, r0, #1
 800040e:	fa21 f102 	lsr.w	r1, r1, r2
 8000412:	f1c2 0220 	rsb	r2, r2, #32
 8000416:	fa00 fc02 	lsl.w	ip, r0, r2
 800041a:	ea5f 0031 	movs.w	r0, r1, rrx
 800041e:	f140 0000 	adc.w	r0, r0, #0
 8000422:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000426:	bf08      	it	eq
 8000428:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800042c:	4770      	bx	lr
 800042e:	f092 0f00 	teq	r2, #0
 8000432:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000436:	bf02      	ittt	eq
 8000438:	0040      	lsleq	r0, r0, #1
 800043a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800043e:	3a01      	subeq	r2, #1
 8000440:	d0f9      	beq.n	8000436 <__aeabi_fmul+0xce>
 8000442:	ea40 000c 	orr.w	r0, r0, ip
 8000446:	f093 0f00 	teq	r3, #0
 800044a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800044e:	bf02      	ittt	eq
 8000450:	0049      	lsleq	r1, r1, #1
 8000452:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000456:	3b01      	subeq	r3, #1
 8000458:	d0f9      	beq.n	800044e <__aeabi_fmul+0xe6>
 800045a:	ea41 010c 	orr.w	r1, r1, ip
 800045e:	e78f      	b.n	8000380 <__aeabi_fmul+0x18>
 8000460:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000464:	ea92 0f0c 	teq	r2, ip
 8000468:	bf18      	it	ne
 800046a:	ea93 0f0c 	teqne	r3, ip
 800046e:	d00a      	beq.n	8000486 <__aeabi_fmul+0x11e>
 8000470:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000474:	bf18      	it	ne
 8000476:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800047a:	d1d8      	bne.n	800042e <__aeabi_fmul+0xc6>
 800047c:	ea80 0001 	eor.w	r0, r0, r1
 8000480:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000484:	4770      	bx	lr
 8000486:	f090 0f00 	teq	r0, #0
 800048a:	bf17      	itett	ne
 800048c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000490:	4608      	moveq	r0, r1
 8000492:	f091 0f00 	teqne	r1, #0
 8000496:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800049a:	d014      	beq.n	80004c6 <__aeabi_fmul+0x15e>
 800049c:	ea92 0f0c 	teq	r2, ip
 80004a0:	d101      	bne.n	80004a6 <__aeabi_fmul+0x13e>
 80004a2:	0242      	lsls	r2, r0, #9
 80004a4:	d10f      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004a6:	ea93 0f0c 	teq	r3, ip
 80004aa:	d103      	bne.n	80004b4 <__aeabi_fmul+0x14c>
 80004ac:	024b      	lsls	r3, r1, #9
 80004ae:	bf18      	it	ne
 80004b0:	4608      	movne	r0, r1
 80004b2:	d108      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004b4:	ea80 0001 	eor.w	r0, r0, r1
 80004b8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004bc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004c0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004c4:	4770      	bx	lr
 80004c6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004ca:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_fdiv>:
 80004d0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004d8:	bf1e      	ittt	ne
 80004da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004de:	ea92 0f0c 	teqne	r2, ip
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d069      	beq.n	80005bc <__aeabi_fdiv+0xec>
 80004e8:	eba2 0203 	sub.w	r2, r2, r3
 80004ec:	ea80 0c01 	eor.w	ip, r0, r1
 80004f0:	0249      	lsls	r1, r1, #9
 80004f2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004f6:	d037      	beq.n	8000568 <__aeabi_fdiv+0x98>
 80004f8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80004fc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000500:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000504:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000508:	428b      	cmp	r3, r1
 800050a:	bf38      	it	cc
 800050c:	005b      	lslcc	r3, r3, #1
 800050e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000512:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000516:	428b      	cmp	r3, r1
 8000518:	bf24      	itt	cs
 800051a:	1a5b      	subcs	r3, r3, r1
 800051c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000520:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000524:	bf24      	itt	cs
 8000526:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800052e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000532:	bf24      	itt	cs
 8000534:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000538:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800053c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000540:	bf24      	itt	cs
 8000542:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000546:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054a:	011b      	lsls	r3, r3, #4
 800054c:	bf18      	it	ne
 800054e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000552:	d1e0      	bne.n	8000516 <__aeabi_fdiv+0x46>
 8000554:	2afd      	cmp	r2, #253	@ 0xfd
 8000556:	f63f af50 	bhi.w	80003fa <__aeabi_fmul+0x92>
 800055a:	428b      	cmp	r3, r1
 800055c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000560:	bf08      	it	eq
 8000562:	f020 0001 	biceq.w	r0, r0, #1
 8000566:	4770      	bx	lr
 8000568:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800056c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000570:	327f      	adds	r2, #127	@ 0x7f
 8000572:	bfc2      	ittt	gt
 8000574:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000578:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800057c:	4770      	bxgt	lr
 800057e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000582:	f04f 0300 	mov.w	r3, #0
 8000586:	3a01      	subs	r2, #1
 8000588:	e737      	b.n	80003fa <__aeabi_fmul+0x92>
 800058a:	f092 0f00 	teq	r2, #0
 800058e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000592:	bf02      	ittt	eq
 8000594:	0040      	lsleq	r0, r0, #1
 8000596:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800059a:	3a01      	subeq	r2, #1
 800059c:	d0f9      	beq.n	8000592 <__aeabi_fdiv+0xc2>
 800059e:	ea40 000c 	orr.w	r0, r0, ip
 80005a2:	f093 0f00 	teq	r3, #0
 80005a6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0049      	lsleq	r1, r1, #1
 80005ae:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005b2:	3b01      	subeq	r3, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fdiv+0xda>
 80005b6:	ea41 010c 	orr.w	r1, r1, ip
 80005ba:	e795      	b.n	80004e8 <__aeabi_fdiv+0x18>
 80005bc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d108      	bne.n	80005d8 <__aeabi_fdiv+0x108>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	f47f af7d 	bne.w	80004c6 <__aeabi_fmul+0x15e>
 80005cc:	ea93 0f0c 	teq	r3, ip
 80005d0:	f47f af70 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005d4:	4608      	mov	r0, r1
 80005d6:	e776      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005d8:	ea93 0f0c 	teq	r3, ip
 80005dc:	d104      	bne.n	80005e8 <__aeabi_fdiv+0x118>
 80005de:	024b      	lsls	r3, r1, #9
 80005e0:	f43f af4c 	beq.w	800047c <__aeabi_fmul+0x114>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e76e      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005e8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80005ec:	bf18      	it	ne
 80005ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80005f2:	d1ca      	bne.n	800058a <__aeabi_fdiv+0xba>
 80005f4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80005f8:	f47f af5c 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005fc:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000600:	f47f af3c 	bne.w	800047c <__aeabi_fmul+0x114>
 8000604:	e75f      	b.n	80004c6 <__aeabi_fmul+0x15e>
 8000606:	bf00      	nop

08000608 <__gesf2>:
 8000608:	f04f 3cff 	mov.w	ip, #4294967295
 800060c:	e006      	b.n	800061c <__cmpsf2+0x4>
 800060e:	bf00      	nop

08000610 <__lesf2>:
 8000610:	f04f 0c01 	mov.w	ip, #1
 8000614:	e002      	b.n	800061c <__cmpsf2+0x4>
 8000616:	bf00      	nop

08000618 <__cmpsf2>:
 8000618:	f04f 0c01 	mov.w	ip, #1
 800061c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000620:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000624:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000628:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800062c:	bf18      	it	ne
 800062e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000632:	d011      	beq.n	8000658 <__cmpsf2+0x40>
 8000634:	b001      	add	sp, #4
 8000636:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800063a:	bf18      	it	ne
 800063c:	ea90 0f01 	teqne	r0, r1
 8000640:	bf58      	it	pl
 8000642:	ebb2 0003 	subspl.w	r0, r2, r3
 8000646:	bf88      	it	hi
 8000648:	17c8      	asrhi	r0, r1, #31
 800064a:	bf38      	it	cc
 800064c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000650:	bf18      	it	ne
 8000652:	f040 0001 	orrne.w	r0, r0, #1
 8000656:	4770      	bx	lr
 8000658:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800065c:	d102      	bne.n	8000664 <__cmpsf2+0x4c>
 800065e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000662:	d105      	bne.n	8000670 <__cmpsf2+0x58>
 8000664:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000668:	d1e4      	bne.n	8000634 <__cmpsf2+0x1c>
 800066a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800066e:	d0e1      	beq.n	8000634 <__cmpsf2+0x1c>
 8000670:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop

08000678 <__aeabi_cfrcmple>:
 8000678:	4684      	mov	ip, r0
 800067a:	4608      	mov	r0, r1
 800067c:	4661      	mov	r1, ip
 800067e:	e7ff      	b.n	8000680 <__aeabi_cfcmpeq>

08000680 <__aeabi_cfcmpeq>:
 8000680:	b50f      	push	{r0, r1, r2, r3, lr}
 8000682:	f7ff ffc9 	bl	8000618 <__cmpsf2>
 8000686:	2800      	cmp	r0, #0
 8000688:	bf48      	it	mi
 800068a:	f110 0f00 	cmnmi.w	r0, #0
 800068e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000690 <__aeabi_fcmpeq>:
 8000690:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000694:	f7ff fff4 	bl	8000680 <__aeabi_cfcmpeq>
 8000698:	bf0c      	ite	eq
 800069a:	2001      	moveq	r0, #1
 800069c:	2000      	movne	r0, #0
 800069e:	f85d fb08 	ldr.w	pc, [sp], #8
 80006a2:	bf00      	nop

080006a4 <__aeabi_fcmplt>:
 80006a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006a8:	f7ff ffea 	bl	8000680 <__aeabi_cfcmpeq>
 80006ac:	bf34      	ite	cc
 80006ae:	2001      	movcc	r0, #1
 80006b0:	2000      	movcs	r0, #0
 80006b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006b6:	bf00      	nop

080006b8 <__aeabi_fcmple>:
 80006b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006bc:	f7ff ffe0 	bl	8000680 <__aeabi_cfcmpeq>
 80006c0:	bf94      	ite	ls
 80006c2:	2001      	movls	r0, #1
 80006c4:	2000      	movhi	r0, #0
 80006c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ca:	bf00      	nop

080006cc <__aeabi_fcmpge>:
 80006cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006d0:	f7ff ffd2 	bl	8000678 <__aeabi_cfrcmple>
 80006d4:	bf94      	ite	ls
 80006d6:	2001      	movls	r0, #1
 80006d8:	2000      	movhi	r0, #0
 80006da:	f85d fb08 	ldr.w	pc, [sp], #8
 80006de:	bf00      	nop

080006e0 <__aeabi_fcmpgt>:
 80006e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e4:	f7ff ffc8 	bl	8000678 <__aeabi_cfrcmple>
 80006e8:	bf34      	ite	cc
 80006ea:	2001      	movcc	r0, #1
 80006ec:	2000      	movcs	r0, #0
 80006ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80006f2:	bf00      	nop

080006f4 <__aeabi_fcmpun>:
 80006f4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80006f8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80006fc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000700:	d102      	bne.n	8000708 <__aeabi_fcmpun+0x14>
 8000702:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000706:	d108      	bne.n	800071a <__aeabi_fcmpun+0x26>
 8000708:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800070c:	d102      	bne.n	8000714 <__aeabi_fcmpun+0x20>
 800070e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000712:	d102      	bne.n	800071a <__aeabi_fcmpun+0x26>
 8000714:	f04f 0000 	mov.w	r0, #0
 8000718:	4770      	bx	lr
 800071a:	f04f 0001 	mov.w	r0, #1
 800071e:	4770      	bx	lr

08000720 <__aeabi_f2iz>:
 8000720:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000724:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000728:	d30f      	bcc.n	800074a <__aeabi_f2iz+0x2a>
 800072a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800072e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000732:	d90d      	bls.n	8000750 <__aeabi_f2iz+0x30>
 8000734:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000738:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800073c:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000740:	fa23 f002 	lsr.w	r0, r3, r2
 8000744:	bf18      	it	ne
 8000746:	4240      	negne	r0, r0
 8000748:	4770      	bx	lr
 800074a:	f04f 0000 	mov.w	r0, #0
 800074e:	4770      	bx	lr
 8000750:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000754:	d101      	bne.n	800075a <__aeabi_f2iz+0x3a>
 8000756:	0242      	lsls	r2, r0, #9
 8000758:	d105      	bne.n	8000766 <__aeabi_f2iz+0x46>
 800075a:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 800075e:	bf08      	it	eq
 8000760:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000764:	4770      	bx	lr
 8000766:	f04f 0000 	mov.w	r0, #0
 800076a:	4770      	bx	lr

0800076c <__aeabi_ldivmod>:
 800076c:	b97b      	cbnz	r3, 800078e <__aeabi_ldivmod+0x22>
 800076e:	b972      	cbnz	r2, 800078e <__aeabi_ldivmod+0x22>
 8000770:	2900      	cmp	r1, #0
 8000772:	bfbe      	ittt	lt
 8000774:	2000      	movlt	r0, #0
 8000776:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 800077a:	e006      	blt.n	800078a <__aeabi_ldivmod+0x1e>
 800077c:	bf08      	it	eq
 800077e:	2800      	cmpeq	r0, #0
 8000780:	bf1c      	itt	ne
 8000782:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000786:	f04f 30ff 	movne.w	r0, #4294967295
 800078a:	f000 b9bf 	b.w	8000b0c <__aeabi_idiv0>
 800078e:	f1ad 0c08 	sub.w	ip, sp, #8
 8000792:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000796:	2900      	cmp	r1, #0
 8000798:	db09      	blt.n	80007ae <__aeabi_ldivmod+0x42>
 800079a:	2b00      	cmp	r3, #0
 800079c:	db1a      	blt.n	80007d4 <__aeabi_ldivmod+0x68>
 800079e:	f000 f835 	bl	800080c <__udivmoddi4>
 80007a2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80007a6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80007aa:	b004      	add	sp, #16
 80007ac:	4770      	bx	lr
 80007ae:	4240      	negs	r0, r0
 80007b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	db1b      	blt.n	80007f0 <__aeabi_ldivmod+0x84>
 80007b8:	f000 f828 	bl	800080c <__udivmoddi4>
 80007bc:	f8dd e004 	ldr.w	lr, [sp, #4]
 80007c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80007c4:	b004      	add	sp, #16
 80007c6:	4240      	negs	r0, r0
 80007c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007cc:	4252      	negs	r2, r2
 80007ce:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80007d2:	4770      	bx	lr
 80007d4:	4252      	negs	r2, r2
 80007d6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80007da:	f000 f817 	bl	800080c <__udivmoddi4>
 80007de:	f8dd e004 	ldr.w	lr, [sp, #4]
 80007e2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80007e6:	b004      	add	sp, #16
 80007e8:	4240      	negs	r0, r0
 80007ea:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007ee:	4770      	bx	lr
 80007f0:	4252      	negs	r2, r2
 80007f2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80007f6:	f000 f809 	bl	800080c <__udivmoddi4>
 80007fa:	f8dd e004 	ldr.w	lr, [sp, #4]
 80007fe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000802:	b004      	add	sp, #16
 8000804:	4252      	negs	r2, r2
 8000806:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800080a:	4770      	bx	lr

0800080c <__udivmoddi4>:
 800080c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000810:	9d08      	ldr	r5, [sp, #32]
 8000812:	468e      	mov	lr, r1
 8000814:	4604      	mov	r4, r0
 8000816:	4688      	mov	r8, r1
 8000818:	2b00      	cmp	r3, #0
 800081a:	d14a      	bne.n	80008b2 <__udivmoddi4+0xa6>
 800081c:	428a      	cmp	r2, r1
 800081e:	4617      	mov	r7, r2
 8000820:	d962      	bls.n	80008e8 <__udivmoddi4+0xdc>
 8000822:	fab2 f682 	clz	r6, r2
 8000826:	b14e      	cbz	r6, 800083c <__udivmoddi4+0x30>
 8000828:	f1c6 0320 	rsb	r3, r6, #32
 800082c:	fa01 f806 	lsl.w	r8, r1, r6
 8000830:	fa20 f303 	lsr.w	r3, r0, r3
 8000834:	40b7      	lsls	r7, r6
 8000836:	ea43 0808 	orr.w	r8, r3, r8
 800083a:	40b4      	lsls	r4, r6
 800083c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000840:	fbb8 f1fe 	udiv	r1, r8, lr
 8000844:	fa1f fc87 	uxth.w	ip, r7
 8000848:	fb0e 8811 	mls	r8, lr, r1, r8
 800084c:	fb01 f20c 	mul.w	r2, r1, ip
 8000850:	0c23      	lsrs	r3, r4, #16
 8000852:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000856:	429a      	cmp	r2, r3
 8000858:	d909      	bls.n	800086e <__udivmoddi4+0x62>
 800085a:	18fb      	adds	r3, r7, r3
 800085c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000860:	f080 80eb 	bcs.w	8000a3a <__udivmoddi4+0x22e>
 8000864:	429a      	cmp	r2, r3
 8000866:	f240 80e8 	bls.w	8000a3a <__udivmoddi4+0x22e>
 800086a:	3902      	subs	r1, #2
 800086c:	443b      	add	r3, r7
 800086e:	1a9a      	subs	r2, r3, r2
 8000870:	fbb2 f0fe 	udiv	r0, r2, lr
 8000874:	fb0e 2210 	mls	r2, lr, r0, r2
 8000878:	fb00 fc0c 	mul.w	ip, r0, ip
 800087c:	b2a3      	uxth	r3, r4
 800087e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000882:	459c      	cmp	ip, r3
 8000884:	d909      	bls.n	800089a <__udivmoddi4+0x8e>
 8000886:	18fb      	adds	r3, r7, r3
 8000888:	f100 32ff 	add.w	r2, r0, #4294967295
 800088c:	f080 80d7 	bcs.w	8000a3e <__udivmoddi4+0x232>
 8000890:	459c      	cmp	ip, r3
 8000892:	f240 80d4 	bls.w	8000a3e <__udivmoddi4+0x232>
 8000896:	443b      	add	r3, r7
 8000898:	3802      	subs	r0, #2
 800089a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800089e:	2100      	movs	r1, #0
 80008a0:	eba3 030c 	sub.w	r3, r3, ip
 80008a4:	b11d      	cbz	r5, 80008ae <__udivmoddi4+0xa2>
 80008a6:	2200      	movs	r2, #0
 80008a8:	40f3      	lsrs	r3, r6
 80008aa:	e9c5 3200 	strd	r3, r2, [r5]
 80008ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008b2:	428b      	cmp	r3, r1
 80008b4:	d905      	bls.n	80008c2 <__udivmoddi4+0xb6>
 80008b6:	b10d      	cbz	r5, 80008bc <__udivmoddi4+0xb0>
 80008b8:	e9c5 0100 	strd	r0, r1, [r5]
 80008bc:	2100      	movs	r1, #0
 80008be:	4608      	mov	r0, r1
 80008c0:	e7f5      	b.n	80008ae <__udivmoddi4+0xa2>
 80008c2:	fab3 f183 	clz	r1, r3
 80008c6:	2900      	cmp	r1, #0
 80008c8:	d146      	bne.n	8000958 <__udivmoddi4+0x14c>
 80008ca:	4573      	cmp	r3, lr
 80008cc:	d302      	bcc.n	80008d4 <__udivmoddi4+0xc8>
 80008ce:	4282      	cmp	r2, r0
 80008d0:	f200 8108 	bhi.w	8000ae4 <__udivmoddi4+0x2d8>
 80008d4:	1a84      	subs	r4, r0, r2
 80008d6:	eb6e 0203 	sbc.w	r2, lr, r3
 80008da:	2001      	movs	r0, #1
 80008dc:	4690      	mov	r8, r2
 80008de:	2d00      	cmp	r5, #0
 80008e0:	d0e5      	beq.n	80008ae <__udivmoddi4+0xa2>
 80008e2:	e9c5 4800 	strd	r4, r8, [r5]
 80008e6:	e7e2      	b.n	80008ae <__udivmoddi4+0xa2>
 80008e8:	2a00      	cmp	r2, #0
 80008ea:	f000 8091 	beq.w	8000a10 <__udivmoddi4+0x204>
 80008ee:	fab2 f682 	clz	r6, r2
 80008f2:	2e00      	cmp	r6, #0
 80008f4:	f040 80a5 	bne.w	8000a42 <__udivmoddi4+0x236>
 80008f8:	1a8a      	subs	r2, r1, r2
 80008fa:	2101      	movs	r1, #1
 80008fc:	0c03      	lsrs	r3, r0, #16
 80008fe:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000902:	b280      	uxth	r0, r0
 8000904:	b2bc      	uxth	r4, r7
 8000906:	fbb2 fcfe 	udiv	ip, r2, lr
 800090a:	fb0e 221c 	mls	r2, lr, ip, r2
 800090e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000912:	fb04 f20c 	mul.w	r2, r4, ip
 8000916:	429a      	cmp	r2, r3
 8000918:	d907      	bls.n	800092a <__udivmoddi4+0x11e>
 800091a:	18fb      	adds	r3, r7, r3
 800091c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000920:	d202      	bcs.n	8000928 <__udivmoddi4+0x11c>
 8000922:	429a      	cmp	r2, r3
 8000924:	f200 80e3 	bhi.w	8000aee <__udivmoddi4+0x2e2>
 8000928:	46c4      	mov	ip, r8
 800092a:	1a9b      	subs	r3, r3, r2
 800092c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000930:	fb0e 3312 	mls	r3, lr, r2, r3
 8000934:	fb02 f404 	mul.w	r4, r2, r4
 8000938:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800093c:	429c      	cmp	r4, r3
 800093e:	d907      	bls.n	8000950 <__udivmoddi4+0x144>
 8000940:	18fb      	adds	r3, r7, r3
 8000942:	f102 30ff 	add.w	r0, r2, #4294967295
 8000946:	d202      	bcs.n	800094e <__udivmoddi4+0x142>
 8000948:	429c      	cmp	r4, r3
 800094a:	f200 80cd 	bhi.w	8000ae8 <__udivmoddi4+0x2dc>
 800094e:	4602      	mov	r2, r0
 8000950:	1b1b      	subs	r3, r3, r4
 8000952:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000956:	e7a5      	b.n	80008a4 <__udivmoddi4+0x98>
 8000958:	f1c1 0620 	rsb	r6, r1, #32
 800095c:	408b      	lsls	r3, r1
 800095e:	fa22 f706 	lsr.w	r7, r2, r6
 8000962:	431f      	orrs	r7, r3
 8000964:	fa2e fa06 	lsr.w	sl, lr, r6
 8000968:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800096c:	fbba f8f9 	udiv	r8, sl, r9
 8000970:	fa0e fe01 	lsl.w	lr, lr, r1
 8000974:	fa20 f306 	lsr.w	r3, r0, r6
 8000978:	fb09 aa18 	mls	sl, r9, r8, sl
 800097c:	fa1f fc87 	uxth.w	ip, r7
 8000980:	ea43 030e 	orr.w	r3, r3, lr
 8000984:	fa00 fe01 	lsl.w	lr, r0, r1
 8000988:	fb08 f00c 	mul.w	r0, r8, ip
 800098c:	0c1c      	lsrs	r4, r3, #16
 800098e:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000992:	42a0      	cmp	r0, r4
 8000994:	fa02 f201 	lsl.w	r2, r2, r1
 8000998:	d90a      	bls.n	80009b0 <__udivmoddi4+0x1a4>
 800099a:	193c      	adds	r4, r7, r4
 800099c:	f108 3aff 	add.w	sl, r8, #4294967295
 80009a0:	f080 809e 	bcs.w	8000ae0 <__udivmoddi4+0x2d4>
 80009a4:	42a0      	cmp	r0, r4
 80009a6:	f240 809b 	bls.w	8000ae0 <__udivmoddi4+0x2d4>
 80009aa:	f1a8 0802 	sub.w	r8, r8, #2
 80009ae:	443c      	add	r4, r7
 80009b0:	1a24      	subs	r4, r4, r0
 80009b2:	b298      	uxth	r0, r3
 80009b4:	fbb4 f3f9 	udiv	r3, r4, r9
 80009b8:	fb09 4413 	mls	r4, r9, r3, r4
 80009bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80009c0:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 80009c4:	45a4      	cmp	ip, r4
 80009c6:	d909      	bls.n	80009dc <__udivmoddi4+0x1d0>
 80009c8:	193c      	adds	r4, r7, r4
 80009ca:	f103 30ff 	add.w	r0, r3, #4294967295
 80009ce:	f080 8085 	bcs.w	8000adc <__udivmoddi4+0x2d0>
 80009d2:	45a4      	cmp	ip, r4
 80009d4:	f240 8082 	bls.w	8000adc <__udivmoddi4+0x2d0>
 80009d8:	3b02      	subs	r3, #2
 80009da:	443c      	add	r4, r7
 80009dc:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 80009e0:	eba4 040c 	sub.w	r4, r4, ip
 80009e4:	fba0 8c02 	umull	r8, ip, r0, r2
 80009e8:	4564      	cmp	r4, ip
 80009ea:	4643      	mov	r3, r8
 80009ec:	46e1      	mov	r9, ip
 80009ee:	d364      	bcc.n	8000aba <__udivmoddi4+0x2ae>
 80009f0:	d061      	beq.n	8000ab6 <__udivmoddi4+0x2aa>
 80009f2:	b15d      	cbz	r5, 8000a0c <__udivmoddi4+0x200>
 80009f4:	ebbe 0203 	subs.w	r2, lr, r3
 80009f8:	eb64 0409 	sbc.w	r4, r4, r9
 80009fc:	fa04 f606 	lsl.w	r6, r4, r6
 8000a00:	fa22 f301 	lsr.w	r3, r2, r1
 8000a04:	431e      	orrs	r6, r3
 8000a06:	40cc      	lsrs	r4, r1
 8000a08:	e9c5 6400 	strd	r6, r4, [r5]
 8000a0c:	2100      	movs	r1, #0
 8000a0e:	e74e      	b.n	80008ae <__udivmoddi4+0xa2>
 8000a10:	fbb1 fcf2 	udiv	ip, r1, r2
 8000a14:	0c01      	lsrs	r1, r0, #16
 8000a16:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000a1a:	b280      	uxth	r0, r0
 8000a1c:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000a20:	463b      	mov	r3, r7
 8000a22:	fbb1 f1f7 	udiv	r1, r1, r7
 8000a26:	4638      	mov	r0, r7
 8000a28:	463c      	mov	r4, r7
 8000a2a:	46b8      	mov	r8, r7
 8000a2c:	46be      	mov	lr, r7
 8000a2e:	2620      	movs	r6, #32
 8000a30:	eba2 0208 	sub.w	r2, r2, r8
 8000a34:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000a38:	e765      	b.n	8000906 <__udivmoddi4+0xfa>
 8000a3a:	4601      	mov	r1, r0
 8000a3c:	e717      	b.n	800086e <__udivmoddi4+0x62>
 8000a3e:	4610      	mov	r0, r2
 8000a40:	e72b      	b.n	800089a <__udivmoddi4+0x8e>
 8000a42:	f1c6 0120 	rsb	r1, r6, #32
 8000a46:	fa2e fc01 	lsr.w	ip, lr, r1
 8000a4a:	40b7      	lsls	r7, r6
 8000a4c:	fa0e fe06 	lsl.w	lr, lr, r6
 8000a50:	fa20 f101 	lsr.w	r1, r0, r1
 8000a54:	ea41 010e 	orr.w	r1, r1, lr
 8000a58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a5c:	fbbc f8fe 	udiv	r8, ip, lr
 8000a60:	b2bc      	uxth	r4, r7
 8000a62:	fb0e cc18 	mls	ip, lr, r8, ip
 8000a66:	fb08 f904 	mul.w	r9, r8, r4
 8000a6a:	0c0a      	lsrs	r2, r1, #16
 8000a6c:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8000a70:	40b0      	lsls	r0, r6
 8000a72:	4591      	cmp	r9, r2
 8000a74:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a78:	b280      	uxth	r0, r0
 8000a7a:	d93e      	bls.n	8000afa <__udivmoddi4+0x2ee>
 8000a7c:	18ba      	adds	r2, r7, r2
 8000a7e:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a82:	d201      	bcs.n	8000a88 <__udivmoddi4+0x27c>
 8000a84:	4591      	cmp	r9, r2
 8000a86:	d81f      	bhi.n	8000ac8 <__udivmoddi4+0x2bc>
 8000a88:	eba2 0209 	sub.w	r2, r2, r9
 8000a8c:	fbb2 f9fe 	udiv	r9, r2, lr
 8000a90:	fb09 f804 	mul.w	r8, r9, r4
 8000a94:	fb0e 2a19 	mls	sl, lr, r9, r2
 8000a98:	b28a      	uxth	r2, r1
 8000a9a:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 8000a9e:	4542      	cmp	r2, r8
 8000aa0:	d229      	bcs.n	8000af6 <__udivmoddi4+0x2ea>
 8000aa2:	18ba      	adds	r2, r7, r2
 8000aa4:	f109 31ff 	add.w	r1, r9, #4294967295
 8000aa8:	d2c2      	bcs.n	8000a30 <__udivmoddi4+0x224>
 8000aaa:	4542      	cmp	r2, r8
 8000aac:	d2c0      	bcs.n	8000a30 <__udivmoddi4+0x224>
 8000aae:	f1a9 0102 	sub.w	r1, r9, #2
 8000ab2:	443a      	add	r2, r7
 8000ab4:	e7bc      	b.n	8000a30 <__udivmoddi4+0x224>
 8000ab6:	45c6      	cmp	lr, r8
 8000ab8:	d29b      	bcs.n	80009f2 <__udivmoddi4+0x1e6>
 8000aba:	ebb8 0302 	subs.w	r3, r8, r2
 8000abe:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ac2:	3801      	subs	r0, #1
 8000ac4:	46e1      	mov	r9, ip
 8000ac6:	e794      	b.n	80009f2 <__udivmoddi4+0x1e6>
 8000ac8:	eba7 0909 	sub.w	r9, r7, r9
 8000acc:	444a      	add	r2, r9
 8000ace:	fbb2 f9fe 	udiv	r9, r2, lr
 8000ad2:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ad6:	fb09 f804 	mul.w	r8, r9, r4
 8000ada:	e7db      	b.n	8000a94 <__udivmoddi4+0x288>
 8000adc:	4603      	mov	r3, r0
 8000ade:	e77d      	b.n	80009dc <__udivmoddi4+0x1d0>
 8000ae0:	46d0      	mov	r8, sl
 8000ae2:	e765      	b.n	80009b0 <__udivmoddi4+0x1a4>
 8000ae4:	4608      	mov	r0, r1
 8000ae6:	e6fa      	b.n	80008de <__udivmoddi4+0xd2>
 8000ae8:	443b      	add	r3, r7
 8000aea:	3a02      	subs	r2, #2
 8000aec:	e730      	b.n	8000950 <__udivmoddi4+0x144>
 8000aee:	f1ac 0c02 	sub.w	ip, ip, #2
 8000af2:	443b      	add	r3, r7
 8000af4:	e719      	b.n	800092a <__udivmoddi4+0x11e>
 8000af6:	4649      	mov	r1, r9
 8000af8:	e79a      	b.n	8000a30 <__udivmoddi4+0x224>
 8000afa:	eba2 0209 	sub.w	r2, r2, r9
 8000afe:	fbb2 f9fe 	udiv	r9, r2, lr
 8000b02:	46c4      	mov	ip, r8
 8000b04:	fb09 f804 	mul.w	r8, r9, r4
 8000b08:	e7c4      	b.n	8000a94 <__udivmoddi4+0x288>
 8000b0a:	bf00      	nop

08000b0c <__aeabi_idiv0>:
 8000b0c:	4770      	bx	lr
 8000b0e:	bf00      	nop

08000b10 <UART_Send>:
// ************** VARIABLES ************** //
extern UART_HandleTypeDef huart1;
uint8_t PICs_8Bit[8];

// ************** Transmit ************** //
void UART_Send(uint8_t M_0, uint8_t M_1, uint8_t M_2, uint8_t M_3, uint8_t M_4){
 8000b10:	b590      	push	{r4, r7, lr}
 8000b12:	b085      	sub	sp, #20
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	4604      	mov	r4, r0
 8000b18:	4608      	mov	r0, r1
 8000b1a:	4611      	mov	r1, r2
 8000b1c:	461a      	mov	r2, r3
 8000b1e:	4623      	mov	r3, r4
 8000b20:	71fb      	strb	r3, [r7, #7]
 8000b22:	4603      	mov	r3, r0
 8000b24:	71bb      	strb	r3, [r7, #6]
 8000b26:	460b      	mov	r3, r1
 8000b28:	717b      	strb	r3, [r7, #5]
 8000b2a:	4613      	mov	r3, r2
 8000b2c:	713b      	strb	r3, [r7, #4]
    uint8_t CheckSum;
    UART_Com('G');
 8000b2e:	2047      	movs	r0, #71	@ 0x47
 8000b30:	f000 f830 	bl	8000b94 <UART_Com>
    UART_Com('O');
 8000b34:	204f      	movs	r0, #79	@ 0x4f
 8000b36:	f000 f82d 	bl	8000b94 <UART_Com>
    UART_Com(M_0);
 8000b3a:	79fb      	ldrb	r3, [r7, #7]
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	f000 f829 	bl	8000b94 <UART_Com>
    UART_Com(M_1);
 8000b42:	79bb      	ldrb	r3, [r7, #6]
 8000b44:	4618      	mov	r0, r3
 8000b46:	f000 f825 	bl	8000b94 <UART_Com>
    UART_Com(M_2);
 8000b4a:	797b      	ldrb	r3, [r7, #5]
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	f000 f821 	bl	8000b94 <UART_Com>
    UART_Com(M_3);
 8000b52:	793b      	ldrb	r3, [r7, #4]
 8000b54:	4618      	mov	r0, r3
 8000b56:	f000 f81d 	bl	8000b94 <UART_Com>
    UART_Com(M_4);
 8000b5a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000b5e:	4618      	mov	r0, r3
 8000b60:	f000 f818 	bl	8000b94 <UART_Com>

    CheckSum = ('G' + 'O' + M_0 + M_1 + M_2 + M_3 + M_4);
 8000b64:	79fa      	ldrb	r2, [r7, #7]
 8000b66:	79bb      	ldrb	r3, [r7, #6]
 8000b68:	4413      	add	r3, r2
 8000b6a:	b2da      	uxtb	r2, r3
 8000b6c:	797b      	ldrb	r3, [r7, #5]
 8000b6e:	4413      	add	r3, r2
 8000b70:	b2da      	uxtb	r2, r3
 8000b72:	793b      	ldrb	r3, [r7, #4]
 8000b74:	4413      	add	r3, r2
 8000b76:	b2da      	uxtb	r2, r3
 8000b78:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000b7c:	4413      	add	r3, r2
 8000b7e:	b2db      	uxtb	r3, r3
 8000b80:	3b6a      	subs	r3, #106	@ 0x6a
 8000b82:	73fb      	strb	r3, [r7, #15]
    UART_Com(CheckSum);
 8000b84:	7bfb      	ldrb	r3, [r7, #15]
 8000b86:	4618      	mov	r0, r3
 8000b88:	f000 f804 	bl	8000b94 <UART_Com>
}
 8000b8c:	bf00      	nop
 8000b8e:	3714      	adds	r7, #20
 8000b90:	46bd      	mov	sp, r7
 8000b92:	bd90      	pop	{r4, r7, pc}

08000b94 <UART_Com>:

void UART_Com(uint8_t V_TX){
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b082      	sub	sp, #8
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	71fb      	strb	r3, [r7, #7]
    HAL_UART_Transmit(&huart1, &V_TX, 1, 1);
 8000b9e:	1df9      	adds	r1, r7, #7
 8000ba0:	2301      	movs	r3, #1
 8000ba2:	2201      	movs	r2, #1
 8000ba4:	4803      	ldr	r0, [pc, #12]	@ (8000bb4 <UART_Com+0x20>)
 8000ba6:	f003 f927 	bl	8003df8 <HAL_UART_Transmit>
}
 8000baa:	bf00      	nop
 8000bac:	3708      	adds	r7, #8
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	20000150 	.word	0x20000150

08000bb8 <ARM_LOGIC>:

//************************* SETUP MAIN PROGRAM *******************************
// the logic of the 2 pivot points and hand control is in this function
// this function takes in x,y coordinates
// to get the hand to a certain position in space
int ARM_LOGIC(int *In_Coords, int *Out_Pivots){
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b08a      	sub	sp, #40	@ 0x28
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
 8000bc0:	6039      	str	r1, [r7, #0]
    int Pivots[5] = {0,0,0,0,0};
 8000bc2:	f107 030c 	add.w	r3, r7, #12
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	601a      	str	r2, [r3, #0]
 8000bca:	605a      	str	r2, [r3, #4]
 8000bcc:	609a      	str	r2, [r3, #8]
 8000bce:	60da      	str	r2, [r3, #12]
 8000bd0:	611a      	str	r2, [r3, #16]

    BASE_ROTATION(In_Coords, Pivots); {
 8000bd2:	f107 030c 	add.w	r3, r7, #12
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	6878      	ldr	r0, [r7, #4]
 8000bda:	f000 f853 	bl	8000c84 <BASE_ROTATION>
        float bx = (float)In_Coords[0];
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	4618      	mov	r0, r3
 8000be4:	f7ff fb6c 	bl	80002c0 <__aeabi_i2f>
 8000be8:	4603      	mov	r3, r0
 8000bea:	627b      	str	r3, [r7, #36]	@ 0x24
        float by = (float)In_Coords[1];
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	3304      	adds	r3, #4
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	f7ff fb64 	bl	80002c0 <__aeabi_i2f>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	623b      	str	r3, [r7, #32]
        Pivots[0] = (int)roundf(atan2f(by, bx) * 180.0f / 3.14159f);
 8000bfc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8000bfe:	6a38      	ldr	r0, [r7, #32]
 8000c00:	f003 fb20 	bl	8004244 <atan2f>
 8000c04:	4603      	mov	r3, r0
 8000c06:	491d      	ldr	r1, [pc, #116]	@ (8000c7c <ARM_LOGIC+0xc4>)
 8000c08:	4618      	mov	r0, r3
 8000c0a:	f7ff fbad 	bl	8000368 <__aeabi_fmul>
 8000c0e:	4603      	mov	r3, r0
 8000c10:	491b      	ldr	r1, [pc, #108]	@ (8000c80 <ARM_LOGIC+0xc8>)
 8000c12:	4618      	mov	r0, r3
 8000c14:	f7ff fc5c 	bl	80004d0 <__aeabi_fdiv>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f003 fb3c 	bl	8004298 <roundf>
 8000c20:	4603      	mov	r3, r0
 8000c22:	4618      	mov	r0, r3
 8000c24:	f7ff fd7c 	bl	8000720 <__aeabi_f2iz>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	60fb      	str	r3, [r7, #12]
    }

    if (ARM_ROTATIONS(In_Coords, Pivots) != 0) {
 8000c2c:	f107 030c 	add.w	r3, r7, #12
 8000c30:	4619      	mov	r1, r3
 8000c32:	6878      	ldr	r0, [r7, #4]
 8000c34:	f000 f85c 	bl	8000cf0 <ARM_ROTATIONS>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d002      	beq.n	8000c44 <ARM_LOGIC+0x8c>
        return -1;
 8000c3e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c42:	e017      	b.n	8000c74 <ARM_LOGIC+0xbc>
    }
    WRIST_ANGLE(Pivots);
 8000c44:	f107 030c 	add.w	r3, r7, #12
 8000c48:	4618      	mov	r0, r3
 8000c4a:	f000 f9c3 	bl	8000fd4 <WRIST_ANGLE>
    //HAND_CONTROL(Hand_action); //(prob will do a logic that it does X when ti reaches its desired coords)
    PIV_TRANSLATE(Pivots,Out_Pivots);
 8000c4e:	f107 030c 	add.w	r3, r7, #12
 8000c52:	6839      	ldr	r1, [r7, #0]
 8000c54:	4618      	mov	r0, r3
 8000c56:	f000 fb57 	bl	8001308 <PIV_TRANSLATE>

    if (!VERIFY_PIVOTS(Out_Pivots)) {
 8000c5a:	6838      	ldr	r0, [r7, #0]
 8000c5c:	f000 fbd4 	bl	8001408 <VERIFY_PIVOTS>
 8000c60:	4603      	mov	r3, r0
 8000c62:	f083 0301 	eor.w	r3, r3, #1
 8000c66:	b2db      	uxtb	r3, r3
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d002      	beq.n	8000c72 <ARM_LOGIC+0xba>
        // return error code
        return -1;
 8000c6c:	f04f 33ff 	mov.w	r3, #4294967295
 8000c70:	e000      	b.n	8000c74 <ARM_LOGIC+0xbc>
    }
    return 0;
 8000c72:	2300      	movs	r3, #0
}
 8000c74:	4618      	mov	r0, r3
 8000c76:	3728      	adds	r7, #40	@ 0x28
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	bd80      	pop	{r7, pc}
 8000c7c:	43340000 	.word	0x43340000
 8000c80:	40490fd0 	.word	0x40490fd0

08000c84 <BASE_ROTATION>:
// controls the base rotation of the arm
// the base rotation:
// the robot it at 0,0 (if we look from top down)
// to get the correct base rotation angle we do
// atan2(y,x) = base rotation angle
void BASE_ROTATION(int *In_Coords, int *Pivots){
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b084      	sub	sp, #16
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
 8000c8c:	6039      	str	r1, [r7, #0]
    float x = In_Coords[0];
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	4618      	mov	r0, r3
 8000c94:	f7ff fb14 	bl	80002c0 <__aeabi_i2f>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	60fb      	str	r3, [r7, #12]
    float y = In_Coords[1];
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	3304      	adds	r3, #4
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f7ff fb0c 	bl	80002c0 <__aeabi_i2f>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	60bb      	str	r3, [r7, #8]
    
    // gets the rotation from the coords
    Pivots[0] = (int)roundf(atan2f(y, x) * 180.0f / 3.14159f);
 8000cac:	68f9      	ldr	r1, [r7, #12]
 8000cae:	68b8      	ldr	r0, [r7, #8]
 8000cb0:	f003 fac8 	bl	8004244 <atan2f>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	490c      	ldr	r1, [pc, #48]	@ (8000ce8 <BASE_ROTATION+0x64>)
 8000cb8:	4618      	mov	r0, r3
 8000cba:	f7ff fb55 	bl	8000368 <__aeabi_fmul>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	490a      	ldr	r1, [pc, #40]	@ (8000cec <BASE_ROTATION+0x68>)
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f7ff fc04 	bl	80004d0 <__aeabi_fdiv>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	4618      	mov	r0, r3
 8000ccc:	f003 fae4 	bl	8004298 <roundf>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	f7ff fd24 	bl	8000720 <__aeabi_f2iz>
 8000cd8:	4602      	mov	r2, r0
 8000cda:	683b      	ldr	r3, [r7, #0]
 8000cdc:	601a      	str	r2, [r3, #0]
}
 8000cde:	bf00      	nop
 8000ce0:	3710      	adds	r7, #16
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	43340000 	.word	0x43340000
 8000cec:	40490fd0 	.word	0x40490fd0

08000cf0 <ARM_ROTATIONS>:
// so if we have the distance d,
// we can compute r = sqrt(d^2 + z^2)
// check if r is reachable
// use law of cosines: elbow_angle = acos((L1^2 + L2^2 - r^2)/(2*L1*L2))
// compute shoulder_angle = atan2(z, d) - atan2(L2*sin(elbow_angle), L1 + L2*cos(elbow_angle))
int ARM_ROTATIONS(int *In_Coords, int *Pivots) {
 8000cf0:	b590      	push	{r4, r7, lr}
 8000cf2:	b095      	sub	sp, #84	@ 0x54
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
 8000cf8:	6039      	str	r1, [r7, #0]
    float x = (float) In_Coords[0];
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	4618      	mov	r0, r3
 8000d00:	f7ff fade 	bl	80002c0 <__aeabi_i2f>
 8000d04:	4603      	mov	r3, r0
 8000d06:	637b      	str	r3, [r7, #52]	@ 0x34
    float y = (float) In_Coords[1];
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	3304      	adds	r3, #4
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f7ff fad6 	bl	80002c0 <__aeabi_i2f>
 8000d14:	4603      	mov	r3, r0
 8000d16:	633b      	str	r3, [r7, #48]	@ 0x30
    
    // Horizontal distance from base to target
    float d = hypotf(x, y);
 8000d18:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8000d1a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8000d1c:	f003 fa94 	bl	8004248 <hypotf>
 8000d20:	62f8      	str	r0, [r7, #44]	@ 0x2c
    
    // Vertical offset: wrist at 15cm, shoulder at 10cm â†’ z = 5cm above shoulder
    // Droop compensation - linear formula
    float compensation = (d - 25.0f) * 0.33f;
 8000d22:	4996      	ldr	r1, [pc, #600]	@ (8000f7c <ARM_ROTATIONS+0x28c>)
 8000d24:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8000d26:	f7ff fa15 	bl	8000154 <__aeabi_fsub>
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	4994      	ldr	r1, [pc, #592]	@ (8000f80 <ARM_ROTATIONS+0x290>)
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f7ff fb1a 	bl	8000368 <__aeabi_fmul>
 8000d34:	4603      	mov	r3, r0
 8000d36:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (compensation < -5.0f) compensation = -5.0f;
 8000d38:	4992      	ldr	r1, [pc, #584]	@ (8000f84 <ARM_ROTATIONS+0x294>)
 8000d3a:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8000d3c:	f7ff fcb2 	bl	80006a4 <__aeabi_fcmplt>
 8000d40:	4603      	mov	r3, r0
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d001      	beq.n	8000d4a <ARM_ROTATIONS+0x5a>
 8000d46:	4b8f      	ldr	r3, [pc, #572]	@ (8000f84 <ARM_ROTATIONS+0x294>)
 8000d48:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (compensation > 3.0f) compensation = 3.0f;
 8000d4a:	498f      	ldr	r1, [pc, #572]	@ (8000f88 <ARM_ROTATIONS+0x298>)
 8000d4c:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8000d4e:	f7ff fcc7 	bl	80006e0 <__aeabi_fcmpgt>
 8000d52:	4603      	mov	r3, r0
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d001      	beq.n	8000d5c <ARM_ROTATIONS+0x6c>
 8000d58:	4b8b      	ldr	r3, [pc, #556]	@ (8000f88 <ARM_ROTATIONS+0x298>)
 8000d5a:	64fb      	str	r3, [r7, #76]	@ 0x4c

    float z = 10.0f + compensation;
 8000d5c:	498b      	ldr	r1, [pc, #556]	@ (8000f8c <ARM_ROTATIONS+0x29c>)
 8000d5e:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8000d60:	f7ff f9fa 	bl	8000158 <__addsf3>
 8000d64:	4603      	mov	r3, r0
 8000d66:	62bb      	str	r3, [r7, #40]	@ 0x28

    // 3D distance in vertical plane from shoulder to wrist
    float r = hypotf(d, z);
 8000d68:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8000d6a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8000d6c:	f003 fa6c 	bl	8004248 <hypotf>
 8000d70:	6278      	str	r0, [r7, #36]	@ 0x24
    
    float L1f = L1;
 8000d72:	4b87      	ldr	r3, [pc, #540]	@ (8000f90 <ARM_ROTATIONS+0x2a0>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	623b      	str	r3, [r7, #32]
    float L2f = L2;
 8000d78:	4b86      	ldr	r3, [pc, #536]	@ (8000f94 <ARM_ROTATIONS+0x2a4>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	61fb      	str	r3, [r7, #28]
    
    // Reachability check
    if (r > (L1f + L2f) - 0.001f) return -1;
 8000d7e:	69f9      	ldr	r1, [r7, #28]
 8000d80:	6a38      	ldr	r0, [r7, #32]
 8000d82:	f7ff f9e9 	bl	8000158 <__addsf3>
 8000d86:	4603      	mov	r3, r0
 8000d88:	4983      	ldr	r1, [pc, #524]	@ (8000f98 <ARM_ROTATIONS+0x2a8>)
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f7ff f9e2 	bl	8000154 <__aeabi_fsub>
 8000d90:	4603      	mov	r3, r0
 8000d92:	4619      	mov	r1, r3
 8000d94:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000d96:	f7ff fca3 	bl	80006e0 <__aeabi_fcmpgt>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d002      	beq.n	8000da6 <ARM_ROTATIONS+0xb6>
 8000da0:	f04f 33ff 	mov.w	r3, #4294967295
 8000da4:	e112      	b.n	8000fcc <ARM_ROTATIONS+0x2dc>
    if (r < fabsf(L1f - L2f) + 0.001f) return -1;
 8000da6:	69f9      	ldr	r1, [r7, #28]
 8000da8:	6a38      	ldr	r0, [r7, #32]
 8000daa:	f7ff f9d3 	bl	8000154 <__aeabi_fsub>
 8000dae:	4603      	mov	r3, r0
 8000db0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8000db4:	4978      	ldr	r1, [pc, #480]	@ (8000f98 <ARM_ROTATIONS+0x2a8>)
 8000db6:	4618      	mov	r0, r3
 8000db8:	f7ff f9ce 	bl	8000158 <__addsf3>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	4619      	mov	r1, r3
 8000dc0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000dc2:	f7ff fc6f 	bl	80006a4 <__aeabi_fcmplt>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d002      	beq.n	8000dd2 <ARM_ROTATIONS+0xe2>
 8000dcc:	f04f 33ff 	mov.w	r3, #4294967295
 8000dd0:	e0fc      	b.n	8000fcc <ARM_ROTATIONS+0x2dc>
    
    // Internal angle between the two arms (this equals Pivot 2)
    float cos_internal = (L1f*L1f + L2f*L2f - r*r) / (2.0f * L1f * L2f);
 8000dd2:	6a39      	ldr	r1, [r7, #32]
 8000dd4:	6a38      	ldr	r0, [r7, #32]
 8000dd6:	f7ff fac7 	bl	8000368 <__aeabi_fmul>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	461c      	mov	r4, r3
 8000dde:	69f9      	ldr	r1, [r7, #28]
 8000de0:	69f8      	ldr	r0, [r7, #28]
 8000de2:	f7ff fac1 	bl	8000368 <__aeabi_fmul>
 8000de6:	4603      	mov	r3, r0
 8000de8:	4619      	mov	r1, r3
 8000dea:	4620      	mov	r0, r4
 8000dec:	f7ff f9b4 	bl	8000158 <__addsf3>
 8000df0:	4603      	mov	r3, r0
 8000df2:	461c      	mov	r4, r3
 8000df4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8000df6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000df8:	f7ff fab6 	bl	8000368 <__aeabi_fmul>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	4619      	mov	r1, r3
 8000e00:	4620      	mov	r0, r4
 8000e02:	f7ff f9a7 	bl	8000154 <__aeabi_fsub>
 8000e06:	4603      	mov	r3, r0
 8000e08:	461c      	mov	r4, r3
 8000e0a:	6a3b      	ldr	r3, [r7, #32]
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	4618      	mov	r0, r3
 8000e10:	f7ff f9a2 	bl	8000158 <__addsf3>
 8000e14:	4603      	mov	r3, r0
 8000e16:	69f9      	ldr	r1, [r7, #28]
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f7ff faa5 	bl	8000368 <__aeabi_fmul>
 8000e1e:	4603      	mov	r3, r0
 8000e20:	4619      	mov	r1, r3
 8000e22:	4620      	mov	r0, r4
 8000e24:	f7ff fb54 	bl	80004d0 <__aeabi_fdiv>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (cos_internal > 1.0f) cos_internal = 1.0f;
 8000e2c:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8000e30:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8000e32:	f7ff fc55 	bl	80006e0 <__aeabi_fcmpgt>
 8000e36:	4603      	mov	r3, r0
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d002      	beq.n	8000e42 <ARM_ROTATIONS+0x152>
 8000e3c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000e40:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (cos_internal < -1.0f) cos_internal = -1.0f;
 8000e42:	4956      	ldr	r1, [pc, #344]	@ (8000f9c <ARM_ROTATIONS+0x2ac>)
 8000e44:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8000e46:	f7ff fc2d 	bl	80006a4 <__aeabi_fcmplt>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d001      	beq.n	8000e54 <ARM_ROTATIONS+0x164>
 8000e50:	4b52      	ldr	r3, [pc, #328]	@ (8000f9c <ARM_ROTATIONS+0x2ac>)
 8000e52:	64bb      	str	r3, [r7, #72]	@ 0x48
    float internal_rad = acosf(cos_internal);
 8000e54:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8000e56:	f003 f9d5 	bl	8004204 <acosf>
 8000e5a:	61b8      	str	r0, [r7, #24]
    float pivot2_deg = internal_rad * (180.0f / 3.14159265f);
 8000e5c:	4950      	ldr	r1, [pc, #320]	@ (8000fa0 <ARM_ROTATIONS+0x2b0>)
 8000e5e:	69b8      	ldr	r0, [r7, #24]
 8000e60:	f7ff fa82 	bl	8000368 <__aeabi_fmul>
 8000e64:	4603      	mov	r3, r0
 8000e66:	647b      	str	r3, [r7, #68]	@ 0x44
    
    // Shoulder angle calculation
    float alpha = atan2f(z, d);
 8000e68:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000e6a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000e6c:	f003 f9ea 	bl	8004244 <atan2f>
 8000e70:	6178      	str	r0, [r7, #20]
    
    float cos_beta = (L1f*L1f + r*r - L2f*L2f) / (2.0f * L1f * r);
 8000e72:	6a39      	ldr	r1, [r7, #32]
 8000e74:	6a38      	ldr	r0, [r7, #32]
 8000e76:	f7ff fa77 	bl	8000368 <__aeabi_fmul>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	461c      	mov	r4, r3
 8000e7e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8000e80:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000e82:	f7ff fa71 	bl	8000368 <__aeabi_fmul>
 8000e86:	4603      	mov	r3, r0
 8000e88:	4619      	mov	r1, r3
 8000e8a:	4620      	mov	r0, r4
 8000e8c:	f7ff f964 	bl	8000158 <__addsf3>
 8000e90:	4603      	mov	r3, r0
 8000e92:	461c      	mov	r4, r3
 8000e94:	69f9      	ldr	r1, [r7, #28]
 8000e96:	69f8      	ldr	r0, [r7, #28]
 8000e98:	f7ff fa66 	bl	8000368 <__aeabi_fmul>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	4619      	mov	r1, r3
 8000ea0:	4620      	mov	r0, r4
 8000ea2:	f7ff f957 	bl	8000154 <__aeabi_fsub>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	461c      	mov	r4, r3
 8000eaa:	6a3b      	ldr	r3, [r7, #32]
 8000eac:	4619      	mov	r1, r3
 8000eae:	4618      	mov	r0, r3
 8000eb0:	f7ff f952 	bl	8000158 <__addsf3>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8000eb8:	4618      	mov	r0, r3
 8000eba:	f7ff fa55 	bl	8000368 <__aeabi_fmul>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	4619      	mov	r1, r3
 8000ec2:	4620      	mov	r0, r4
 8000ec4:	f7ff fb04 	bl	80004d0 <__aeabi_fdiv>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	643b      	str	r3, [r7, #64]	@ 0x40
    if (cos_beta > 1.0f) cos_beta = 1.0f;
 8000ecc:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8000ed0:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8000ed2:	f7ff fc05 	bl	80006e0 <__aeabi_fcmpgt>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d002      	beq.n	8000ee2 <ARM_ROTATIONS+0x1f2>
 8000edc:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000ee0:	643b      	str	r3, [r7, #64]	@ 0x40
    if (cos_beta < -1.0f) cos_beta = -1.0f;
 8000ee2:	492e      	ldr	r1, [pc, #184]	@ (8000f9c <ARM_ROTATIONS+0x2ac>)
 8000ee4:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8000ee6:	f7ff fbdd 	bl	80006a4 <__aeabi_fcmplt>
 8000eea:	4603      	mov	r3, r0
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d001      	beq.n	8000ef4 <ARM_ROTATIONS+0x204>
 8000ef0:	4b2a      	ldr	r3, [pc, #168]	@ (8000f9c <ARM_ROTATIONS+0x2ac>)
 8000ef2:	643b      	str	r3, [r7, #64]	@ 0x40
    float beta = acosf(cos_beta);
 8000ef4:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8000ef6:	f003 f985 	bl	8004204 <acosf>
 8000efa:	6138      	str	r0, [r7, #16]
    
    // Shoulder angle (elbow-up configuration)
    float pivot1_rad = alpha + beta;
 8000efc:	6939      	ldr	r1, [r7, #16]
 8000efe:	6978      	ldr	r0, [r7, #20]
 8000f00:	f7ff f92a 	bl	8000158 <__addsf3>
 8000f04:	4603      	mov	r3, r0
 8000f06:	60fb      	str	r3, [r7, #12]
    float pivot1_deg = pivot1_rad * (180.0f / 3.14159265f);
 8000f08:	4925      	ldr	r1, [pc, #148]	@ (8000fa0 <ARM_ROTATIONS+0x2b0>)
 8000f0a:	68f8      	ldr	r0, [r7, #12]
 8000f0c:	f7ff fa2c 	bl	8000368 <__aeabi_fmul>
 8000f10:	4603      	mov	r3, r0
 8000f12:	63fb      	str	r3, [r7, #60]	@ 0x3c
    
    // Check if elbow-up solution is valid, else try elbow-down
    if (pivot1_deg > 131.0f) {
 8000f14:	4923      	ldr	r1, [pc, #140]	@ (8000fa4 <ARM_ROTATIONS+0x2b4>)
 8000f16:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8000f18:	f7ff fbe2 	bl	80006e0 <__aeabi_fcmpgt>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d011      	beq.n	8000f46 <ARM_ROTATIONS+0x256>
        pivot1_rad = alpha - beta;
 8000f22:	6939      	ldr	r1, [r7, #16]
 8000f24:	6978      	ldr	r0, [r7, #20]
 8000f26:	f7ff f915 	bl	8000154 <__aeabi_fsub>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	60fb      	str	r3, [r7, #12]
        pivot1_deg = pivot1_rad * (180.0f / 3.14159265f);
 8000f2e:	491c      	ldr	r1, [pc, #112]	@ (8000fa0 <ARM_ROTATIONS+0x2b0>)
 8000f30:	68f8      	ldr	r0, [r7, #12]
 8000f32:	f7ff fa19 	bl	8000368 <__aeabi_fmul>
 8000f36:	4603      	mov	r3, r0
 8000f38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        pivot2_deg = 360.0f - pivot2_deg;
 8000f3a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8000f3c:	481a      	ldr	r0, [pc, #104]	@ (8000fa8 <ARM_ROTATIONS+0x2b8>)
 8000f3e:	f7ff f909 	bl	8000154 <__aeabi_fsub>
 8000f42:	4603      	mov	r3, r0
 8000f44:	647b      	str	r3, [r7, #68]	@ 0x44
    }
    
    int s = (int) roundf(pivot1_deg);
 8000f46:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8000f48:	f003 f9a6 	bl	8004298 <roundf>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	4618      	mov	r0, r3
 8000f50:	f7ff fbe6 	bl	8000720 <__aeabi_f2iz>
 8000f54:	4603      	mov	r3, r0
 8000f56:	60bb      	str	r3, [r7, #8]
    int e = (int) roundf(pivot2_deg);
 8000f58:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8000f5a:	f003 f99d 	bl	8004298 <roundf>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	4618      	mov	r0, r3
 8000f62:	f7ff fbdd 	bl	8000720 <__aeabi_f2iz>
 8000f66:	4603      	mov	r3, r0
 8000f68:	63bb      	str	r3, [r7, #56]	@ 0x38
    
    if (s < 0 || s > 131) return -1;
 8000f6a:	68bb      	ldr	r3, [r7, #8]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	db02      	blt.n	8000f76 <ARM_ROTATIONS+0x286>
 8000f70:	68bb      	ldr	r3, [r7, #8]
 8000f72:	2b83      	cmp	r3, #131	@ 0x83
 8000f74:	dd1a      	ble.n	8000fac <ARM_ROTATIONS+0x2bc>
 8000f76:	f04f 33ff 	mov.w	r3, #4294967295
 8000f7a:	e027      	b.n	8000fcc <ARM_ROTATIONS+0x2dc>
 8000f7c:	41c80000 	.word	0x41c80000
 8000f80:	3ea8f5c3 	.word	0x3ea8f5c3
 8000f84:	c0a00000 	.word	0xc0a00000
 8000f88:	40400000 	.word	0x40400000
 8000f8c:	41200000 	.word	0x41200000
 8000f90:	20000000 	.word	0x20000000
 8000f94:	20000004 	.word	0x20000004
 8000f98:	3a83126f 	.word	0x3a83126f
 8000f9c:	bf800000 	.word	0xbf800000
 8000fa0:	42652ee0 	.word	0x42652ee0
 8000fa4:	43030000 	.word	0x43030000
 8000fa8:	43b40000 	.word	0x43b40000
    if (e < 0) e += 360;
 8000fac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	da03      	bge.n	8000fba <ARM_ROTATIONS+0x2ca>
 8000fb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000fb4:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8000fb8:	63bb      	str	r3, [r7, #56]	@ 0x38
    
    Pivots[1] = s;
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	3304      	adds	r3, #4
 8000fbe:	68ba      	ldr	r2, [r7, #8]
 8000fc0:	601a      	str	r2, [r3, #0]
    Pivots[2] = e;
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	3308      	adds	r3, #8
 8000fc6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000fc8:	601a      	str	r2, [r3, #0]
    return 0;
 8000fca:	2300      	movs	r3, #0
}
 8000fcc:	4618      	mov	r0, r3
 8000fce:	3754      	adds	r7, #84	@ 0x54
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd90      	pop	{r4, r7, pc}

08000fd4 <WRIST_ANGLE>:

// imagin angle of pivot 1 (in that case its 45 degrees)
// and angle of pivot 2  (in that case its 100 degrees)
// - to get the hand to be down (90 degrees relative to horizontal)
//   you need to do __________
void WRIST_ANGLE(int *Pivots){
 8000fd4:	b480      	push	{r7}
 8000fd6:	b087      	sub	sp, #28
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
    // Wrist angle = always keep hand down relative to arm
    // Minimal implementation: try to keep end-effector "down".
    // Use the same conventions as Pivots: Pivots[1] is shoulder deg, Pivots[2] is motor-style (180 - elbow_deg).
    // Simple heuristic: wrist = 270 - (shoulder + elbow_motor). Keep as integer.
    int shoulder = Pivots[1];
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	617b      	str	r3, [r7, #20]
    int elbow_motor = Pivots[2];
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	689b      	ldr	r3, [r3, #8]
 8000fe6:	613b      	str	r3, [r7, #16]
    int wrist = 270 - (shoulder + elbow_motor);
 8000fe8:	697a      	ldr	r2, [r7, #20]
 8000fea:	693b      	ldr	r3, [r7, #16]
 8000fec:	4413      	add	r3, r2
 8000fee:	f5c3 7387 	rsb	r3, r3, #270	@ 0x10e
 8000ff2:	60fb      	str	r3, [r7, #12]
    Pivots[3] = wrist;
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	330c      	adds	r3, #12
 8000ff8:	68fa      	ldr	r2, [r7, #12]
 8000ffa:	601a      	str	r2, [r3, #0]
}
 8000ffc:	bf00      	nop
 8000ffe:	371c      	adds	r7, #28
 8001000:	46bd      	mov	sp, r7
 8001002:	bc80      	pop	{r7}
 8001004:	4770      	bx	lr

08001006 <linear_deg_to_pwm>:
//
// Endpoints derived from the table you supplied:
// pivot0: PWM0 = -169, PWM205 = 165
// pivot1: PWM0 = 131,  PWM205 = 0
// pivot2: PWM0 = 34,   PWM205 = 375
static inline int linear_deg_to_pwm(int deg, int deg0, int deg205){
 8001006:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800100a:	b0a6      	sub	sp, #152	@ 0x98
 800100c:	af00      	add	r7, sp, #0
 800100e:	66f8      	str	r0, [r7, #108]	@ 0x6c
 8001010:	66b9      	str	r1, [r7, #104]	@ 0x68
 8001012:	667a      	str	r2, [r7, #100]	@ 0x64
    // denom = deg205 - deg0
    int denom = deg205 - deg0;
 8001014:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8001016:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001018:	1ad3      	subs	r3, r2, r3
 800101a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (denom == 0) return 0;
 800101e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001022:	2b00      	cmp	r3, #0
 8001024:	d101      	bne.n	800102a <linear_deg_to_pwm+0x24>
 8001026:	2300      	movs	r3, #0
 8001028:	e0e9      	b.n	80011fe <linear_deg_to_pwm+0x1f8>
    // compute numerator with 64-bit to avoid overflow: (deg - deg0) * 205
    long long numer = (long long)(deg - deg0) * 205LL;
 800102a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800102c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800102e:	1ad3      	subs	r3, r2, r3
 8001030:	17da      	asrs	r2, r3, #31
 8001032:	469a      	mov	sl, r3
 8001034:	4693      	mov	fp, r2
 8001036:	4652      	mov	r2, sl
 8001038:	465b      	mov	r3, fp
 800103a:	1891      	adds	r1, r2, r2
 800103c:	62b9      	str	r1, [r7, #40]	@ 0x28
 800103e:	415b      	adcs	r3, r3
 8001040:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001042:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001046:	eb12 040a 	adds.w	r4, r2, sl
 800104a:	eb43 050b 	adc.w	r5, r3, fp
 800104e:	f04f 0200 	mov.w	r2, #0
 8001052:	f04f 0300 	mov.w	r3, #0
 8001056:	012b      	lsls	r3, r5, #4
 8001058:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 800105c:	0122      	lsls	r2, r4, #4
 800105e:	eb14 0802 	adds.w	r8, r4, r2
 8001062:	eb45 0903 	adc.w	r9, r5, r3
 8001066:	f04f 0200 	mov.w	r2, #0
 800106a:	f04f 0300 	mov.w	r3, #0
 800106e:	ea4f 0389 	mov.w	r3, r9, lsl #2
 8001072:	ea43 7398 	orr.w	r3, r3, r8, lsr #30
 8001076:	ea4f 0288 	mov.w	r2, r8, lsl #2
 800107a:	4690      	mov	r8, r2
 800107c:	4699      	mov	r9, r3
 800107e:	eb18 030a 	adds.w	r3, r8, sl
 8001082:	623b      	str	r3, [r7, #32]
 8001084:	eb49 030b 	adc.w	r3, r9, fp
 8001088:	627b      	str	r3, [r7, #36]	@ 0x24
 800108a:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800108e:	e9c7 3420 	strd	r3, r4, [r7, #128]	@ 0x80
    long long absden = (denom >= 0) ? denom : - (long long)denom;
 8001092:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001096:	2b00      	cmp	r3, #0
 8001098:	bfb8      	it	lt
 800109a:	425b      	neglt	r3, r3
 800109c:	2200      	movs	r2, #0
 800109e:	61bb      	str	r3, [r7, #24]
 80010a0:	61fa      	str	r2, [r7, #28]
 80010a2:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 80010a6:	e9c7 341e 	strd	r3, r4, [r7, #120]	@ 0x78
    // do rounding toward nearest:
    long long adj = absden / 2;
 80010aa:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 80010ae:	f04f 0000 	mov.w	r0, #0
 80010b2:	f04f 0100 	mov.w	r1, #0
 80010b6:	0fd8      	lsrs	r0, r3, #31
 80010b8:	2100      	movs	r1, #0
 80010ba:	1884      	adds	r4, r0, r2
 80010bc:	613c      	str	r4, [r7, #16]
 80010be:	eb41 0303 	adc.w	r3, r1, r3
 80010c2:	617b      	str	r3, [r7, #20]
 80010c4:	f04f 0200 	mov.w	r2, #0
 80010c8:	f04f 0300 	mov.w	r3, #0
 80010cc:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80010d0:	4621      	mov	r1, r4
 80010d2:	084a      	lsrs	r2, r1, #1
 80010d4:	4620      	mov	r0, r4
 80010d6:	4629      	mov	r1, r5
 80010d8:	460c      	mov	r4, r1
 80010da:	ea42 72c4 	orr.w	r2, r2, r4, lsl #31
 80010de:	104b      	asrs	r3, r1, #1
 80010e0:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
    long long pwm;
    if (denom > 0) {
 80010e4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	dd3d      	ble.n	8001168 <linear_deg_to_pwm+0x162>
        if (numer >= 0) pwm = (numer + adj) / denom;
 80010ec:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	db18      	blt.n	8001126 <linear_deg_to_pwm+0x120>
 80010f4:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80010f8:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80010fc:	1884      	adds	r4, r0, r2
 80010fe:	65bc      	str	r4, [r7, #88]	@ 0x58
 8001100:	eb41 0303 	adc.w	r3, r1, r3
 8001104:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001106:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800110a:	17da      	asrs	r2, r3, #31
 800110c:	653b      	str	r3, [r7, #80]	@ 0x50
 800110e:	657a      	str	r2, [r7, #84]	@ 0x54
 8001110:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8001114:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 8001118:	f7ff fb28 	bl	800076c <__aeabi_ldivmod>
 800111c:	4602      	mov	r2, r0
 800111e:	460b      	mov	r3, r1
 8001120:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90
 8001124:	e053      	b.n	80011ce <linear_deg_to_pwm+0x1c8>
        else pwm = - ( ( -numer + adj ) / denom );
 8001126:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 800112a:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 800112e:	1a84      	subs	r4, r0, r2
 8001130:	64bc      	str	r4, [r7, #72]	@ 0x48
 8001132:	eb61 0303 	sbc.w	r3, r1, r3
 8001136:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001138:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800113c:	17da      	asrs	r2, r3, #31
 800113e:	643b      	str	r3, [r7, #64]	@ 0x40
 8001140:	647a      	str	r2, [r7, #68]	@ 0x44
 8001142:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001146:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 800114a:	f7ff fb0f 	bl	800076c <__aeabi_ldivmod>
 800114e:	4602      	mov	r2, r0
 8001150:	460b      	mov	r3, r1
 8001152:	2100      	movs	r1, #0
 8001154:	4250      	negs	r0, r2
 8001156:	60b8      	str	r0, [r7, #8]
 8001158:	eb61 0303 	sbc.w	r3, r1, r3
 800115c:	60fb      	str	r3, [r7, #12]
 800115e:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8001162:	e9c7 3424 	strd	r3, r4, [r7, #144]	@ 0x90
 8001166:	e032      	b.n	80011ce <linear_deg_to_pwm+0x1c8>
    } else {
        // denom < 0: result sign flips
        if (numer >= 0) pwm = - ( ( numer + adj ) / absden );
 8001168:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 800116c:	2b00      	cmp	r3, #0
 800116e:	db1b      	blt.n	80011a8 <linear_deg_to_pwm+0x1a2>
 8001170:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8001174:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001178:	1884      	adds	r4, r0, r2
 800117a:	63bc      	str	r4, [r7, #56]	@ 0x38
 800117c:	eb41 0303 	adc.w	r3, r1, r3
 8001180:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001182:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8001186:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 800118a:	f7ff faef 	bl	800076c <__aeabi_ldivmod>
 800118e:	4602      	mov	r2, r0
 8001190:	460b      	mov	r3, r1
 8001192:	2100      	movs	r1, #0
 8001194:	4250      	negs	r0, r2
 8001196:	6038      	str	r0, [r7, #0]
 8001198:	eb61 0303 	sbc.w	r3, r1, r3
 800119c:	607b      	str	r3, [r7, #4]
 800119e:	e9d7 3400 	ldrd	r3, r4, [r7]
 80011a2:	e9c7 3424 	strd	r3, r4, [r7, #144]	@ 0x90
 80011a6:	e012      	b.n	80011ce <linear_deg_to_pwm+0x1c8>
        else pwm = ( ( -numer + adj ) / absden );
 80011a8:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 80011ac:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 80011b0:	1a84      	subs	r4, r0, r2
 80011b2:	633c      	str	r4, [r7, #48]	@ 0x30
 80011b4:	eb61 0303 	sbc.w	r3, r1, r3
 80011b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80011ba:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 80011be:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80011c2:	f7ff fad3 	bl	800076c <__aeabi_ldivmod>
 80011c6:	4602      	mov	r2, r0
 80011c8:	460b      	mov	r3, r1
 80011ca:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90
    }
    // clamp
    if (pwm < 0) pwm = 0;
 80011ce:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	da05      	bge.n	80011e2 <linear_deg_to_pwm+0x1dc>
 80011d6:	f04f 0200 	mov.w	r2, #0
 80011da:	f04f 0300 	mov.w	r3, #0
 80011de:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90
    if (pwm > 205) pwm = 205;
 80011e2:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 80011e6:	2ace      	cmp	r2, #206	@ 0xce
 80011e8:	f173 0300 	sbcs.w	r3, r3, #0
 80011ec:	db05      	blt.n	80011fa <linear_deg_to_pwm+0x1f4>
 80011ee:	f04f 02cd 	mov.w	r2, #205	@ 0xcd
 80011f2:	f04f 0300 	mov.w	r3, #0
 80011f6:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90
    return (int)pwm;
 80011fa:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 80011fe:	4618      	mov	r0, r3
 8001200:	3798      	adds	r7, #152	@ 0x98
 8001202:	46bd      	mov	sp, r7
 8001204:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08001208 <pwm_to_deg>:

// inverse helper: pwm -> deg using endpoints
// inverse: pwm -> deg using endpoints deg0 @ 0 and deg205 @ 205
int pwm_to_deg(int pwm, int deg0, int deg205) {
 8001208:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800120c:	b09e      	sub	sp, #120	@ 0x78
 800120e:	af00      	add	r7, sp, #0
 8001210:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8001212:	64b9      	str	r1, [r7, #72]	@ 0x48
 8001214:	647a      	str	r2, [r7, #68]	@ 0x44
    // deg = deg0 + (deg205 - deg0) * pwm / 205  (rounded to nearest)
    int denom = 205;
 8001216:	23cd      	movs	r3, #205	@ 0xcd
 8001218:	677b      	str	r3, [r7, #116]	@ 0x74
    long long numer = (long long)(deg205 - deg0) * (long long)pwm;
 800121a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800121c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800121e:	1ad3      	subs	r3, r2, r3
 8001220:	17da      	asrs	r2, r3, #31
 8001222:	469a      	mov	sl, r3
 8001224:	4693      	mov	fp, r2
 8001226:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001228:	17da      	asrs	r2, r3, #31
 800122a:	4698      	mov	r8, r3
 800122c:	4691      	mov	r9, r2
 800122e:	fb08 f20b 	mul.w	r2, r8, fp
 8001232:	fb0a f309 	mul.w	r3, sl, r9
 8001236:	4413      	add	r3, r2
 8001238:	fbaa 4508 	umull	r4, r5, sl, r8
 800123c:	442b      	add	r3, r5
 800123e:	461d      	mov	r5, r3
 8001240:	e9c7 451a 	strd	r4, r5, [r7, #104]	@ 0x68
 8001244:	e9c7 451a 	strd	r4, r5, [r7, #104]	@ 0x68
    long long adj = denom / 2;
 8001248:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800124a:	0fd3      	lsrs	r3, r2, #31
 800124c:	4413      	add	r3, r2
 800124e:	105b      	asrs	r3, r3, #1
 8001250:	17da      	asrs	r2, r3, #31
 8001252:	60bb      	str	r3, [r7, #8]
 8001254:	60fa      	str	r2, [r7, #12]
 8001256:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800125a:	e9c7 3418 	strd	r3, r4, [r7, #96]	@ 0x60
    long long frac = (numer >= 0) ? ( (numer + adj) / denom ) : ( - ( ( -numer + adj ) / denom ) );
 800125e:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8001262:	2b00      	cmp	r3, #0
 8001264:	db17      	blt.n	8001296 <pwm_to_deg+0x8e>
 8001266:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800126a:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 800126e:	1884      	adds	r4, r0, r2
 8001270:	633c      	str	r4, [r7, #48]	@ 0x30
 8001272:	eb41 0303 	adc.w	r3, r1, r3
 8001276:	637b      	str	r3, [r7, #52]	@ 0x34
 8001278:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800127a:	17da      	asrs	r2, r3, #31
 800127c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800127e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001280:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001284:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8001288:	f7ff fa70 	bl	800076c <__aeabi_ldivmod>
 800128c:	4602      	mov	r2, r0
 800128e:	460b      	mov	r3, r1
 8001290:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
 8001294:	e01a      	b.n	80012cc <pwm_to_deg+0xc4>
 8001296:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 800129a:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 800129e:	1a84      	subs	r4, r0, r2
 80012a0:	623c      	str	r4, [r7, #32]
 80012a2:	eb61 0303 	sbc.w	r3, r1, r3
 80012a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80012a8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80012aa:	17da      	asrs	r2, r3, #31
 80012ac:	61bb      	str	r3, [r7, #24]
 80012ae:	61fa      	str	r2, [r7, #28]
 80012b0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80012b4:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80012b8:	f7ff fa58 	bl	800076c <__aeabi_ldivmod>
 80012bc:	4602      	mov	r2, r0
 80012be:	460b      	mov	r3, r1
 80012c0:	2100      	movs	r1, #0
 80012c2:	4250      	negs	r0, r2
 80012c4:	63b8      	str	r0, [r7, #56]	@ 0x38
 80012c6:	eb61 0303 	sbc.w	r3, r1, r3
 80012ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80012cc:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 80012d0:	e9c7 3416 	strd	r3, r4, [r7, #88]	@ 0x58
    long long out = (long long)deg0 + frac;
 80012d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80012d6:	17da      	asrs	r2, r3, #31
 80012d8:	613b      	str	r3, [r7, #16]
 80012da:	617a      	str	r2, [r7, #20]
 80012dc:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80012e0:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80012e4:	4621      	mov	r1, r4
 80012e6:	1851      	adds	r1, r2, r1
 80012e8:	6039      	str	r1, [r7, #0]
 80012ea:	4629      	mov	r1, r5
 80012ec:	eb43 0101 	adc.w	r1, r3, r1
 80012f0:	6079      	str	r1, [r7, #4]
 80012f2:	e9d7 3400 	ldrd	r3, r4, [r7]
 80012f6:	e9c7 3414 	strd	r3, r4, [r7, #80]	@ 0x50
    return (int)out;
 80012fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 80012fc:	4618      	mov	r0, r3
 80012fe:	3778      	adds	r7, #120	@ 0x78
 8001300:	46bd      	mov	sp, r7
 8001302:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08001308 <PIV_TRANSLATE>:

void PIV_TRANSLATE(int *Pivots, int *Out_Pivots){
 8001308:	b590      	push	{r4, r7, lr}
 800130a:	b085      	sub	sp, #20
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
 8001310:	6039      	str	r1, [r7, #0]
    // pivot0: deg0 = -169, deg205 = 165
    Out_Pivots[0] = linear_deg_to_pwm(Pivots[0], -169, 165);
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	22a5      	movs	r2, #165	@ 0xa5
 8001318:	f06f 01a8 	mvn.w	r1, #168	@ 0xa8
 800131c:	4618      	mov	r0, r3
 800131e:	f7ff fe72 	bl	8001006 <linear_deg_to_pwm>
 8001322:	4602      	mov	r2, r0
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	601a      	str	r2, [r3, #0]
    
    // pivot1: Piecewise linear from calibration table
    // 131Â° â†’ PWM 50, 90Â° â†’ PWM 93, 0Â° â†’ PWM 142
    {
        int deg = Pivots[1];
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	685b      	ldr	r3, [r3, #4]
 800132c:	60bb      	str	r3, [r7, #8]
        int pwm;
        if (deg >= 90) {
 800132e:	68bb      	ldr	r3, [r7, #8]
 8001330:	2b59      	cmp	r3, #89	@ 0x59
 8001332:	dd0e      	ble.n	8001352 <PIV_TRANSLATE+0x4a>
            // 131Â° to 90Â°: PWM 50 to 93
            pwm = 50 + (131 - deg) * 43 / 41;
 8001334:	68bb      	ldr	r3, [r7, #8]
 8001336:	f1c3 0383 	rsb	r3, r3, #131	@ 0x83
 800133a:	222b      	movs	r2, #43	@ 0x2b
 800133c:	fb02 f303 	mul.w	r3, r2, r3
 8001340:	4a2f      	ldr	r2, [pc, #188]	@ (8001400 <PIV_TRANSLATE+0xf8>)
 8001342:	fb82 1203 	smull	r1, r2, r2, r3
 8001346:	1112      	asrs	r2, r2, #4
 8001348:	17db      	asrs	r3, r3, #31
 800134a:	1ad3      	subs	r3, r2, r3
 800134c:	3332      	adds	r3, #50	@ 0x32
 800134e:	60fb      	str	r3, [r7, #12]
 8001350:	e010      	b.n	8001374 <PIV_TRANSLATE+0x6c>
        } else {
            // 90Â° to 0Â°: PWM 93 to 142
            pwm = 93 + (90 - deg) * 49 / 90;
 8001352:	68bb      	ldr	r3, [r7, #8]
 8001354:	f1c3 025a 	rsb	r2, r3, #90	@ 0x5a
 8001358:	4613      	mov	r3, r2
 800135a:	00db      	lsls	r3, r3, #3
 800135c:	1a9b      	subs	r3, r3, r2
 800135e:	00da      	lsls	r2, r3, #3
 8001360:	1ad3      	subs	r3, r2, r3
 8001362:	4a28      	ldr	r2, [pc, #160]	@ (8001404 <PIV_TRANSLATE+0xfc>)
 8001364:	fb82 1203 	smull	r1, r2, r2, r3
 8001368:	441a      	add	r2, r3
 800136a:	1192      	asrs	r2, r2, #6
 800136c:	17db      	asrs	r3, r3, #31
 800136e:	1ad3      	subs	r3, r2, r3
 8001370:	335d      	adds	r3, #93	@ 0x5d
 8001372:	60fb      	str	r3, [r7, #12]
        }
        if (pwm < 0) pwm = 0;
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	2b00      	cmp	r3, #0
 8001378:	da01      	bge.n	800137e <PIV_TRANSLATE+0x76>
 800137a:	2300      	movs	r3, #0
 800137c:	60fb      	str	r3, [r7, #12]
        if (pwm > 205) pwm = 205;
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	2bcd      	cmp	r3, #205	@ 0xcd
 8001382:	dd01      	ble.n	8001388 <PIV_TRANSLATE+0x80>
 8001384:	23cd      	movs	r3, #205	@ 0xcd
 8001386:	60fb      	str	r3, [r7, #12]
        Out_Pivots[1] = pwm;
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	3304      	adds	r3, #4
 800138c:	68fa      	ldr	r2, [r7, #12]
 800138e:	601a      	str	r2, [r3, #0]
    }
    
    // pivot2: deg0 = 34, deg205 = 375
    Out_Pivots[2] = linear_deg_to_pwm(Pivots[2], 34, 375);
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	3308      	adds	r3, #8
 8001394:	6818      	ldr	r0, [r3, #0]
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	f103 0408 	add.w	r4, r3, #8
 800139c:	f240 1277 	movw	r2, #375	@ 0x177
 80013a0:	2122      	movs	r1, #34	@ 0x22
 80013a2:	f7ff fe30 	bl	8001006 <linear_deg_to_pwm>
 80013a6:	4603      	mov	r3, r0
 80013a8:	6023      	str	r3, [r4, #0]
    
    Out_Pivots[3] = linear_deg_to_pwm(Pivots[3], 34, 375);
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	330c      	adds	r3, #12
 80013ae:	6818      	ldr	r0, [r3, #0]
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	f103 040c 	add.w	r4, r3, #12
 80013b6:	f240 1277 	movw	r2, #375	@ 0x177
 80013ba:	2122      	movs	r1, #34	@ 0x22
 80013bc:	f7ff fe23 	bl	8001006 <linear_deg_to_pwm>
 80013c0:	4603      	mov	r3, r0
 80013c2:	6023      	str	r3, [r4, #0]
    if (Pivots[4] < 0) Out_Pivots[4] = 0;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	3310      	adds	r3, #16
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	da04      	bge.n	80013d8 <PIV_TRANSLATE+0xd0>
 80013ce:	683b      	ldr	r3, [r7, #0]
 80013d0:	3310      	adds	r3, #16
 80013d2:	2200      	movs	r2, #0
 80013d4:	601a      	str	r2, [r3, #0]
    else if (Pivots[4] > 125) Out_Pivots[4] = 125;
    else Out_Pivots[4] = Pivots[4];
}
 80013d6:	e00e      	b.n	80013f6 <PIV_TRANSLATE+0xee>
    else if (Pivots[4] > 125) Out_Pivots[4] = 125;
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	3310      	adds	r3, #16
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	2b7d      	cmp	r3, #125	@ 0x7d
 80013e0:	dd04      	ble.n	80013ec <PIV_TRANSLATE+0xe4>
 80013e2:	683b      	ldr	r3, [r7, #0]
 80013e4:	3310      	adds	r3, #16
 80013e6:	227d      	movs	r2, #125	@ 0x7d
 80013e8:	601a      	str	r2, [r3, #0]
}
 80013ea:	e004      	b.n	80013f6 <PIV_TRANSLATE+0xee>
    else Out_Pivots[4] = Pivots[4];
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	3310      	adds	r3, #16
 80013f0:	687a      	ldr	r2, [r7, #4]
 80013f2:	6912      	ldr	r2, [r2, #16]
 80013f4:	601a      	str	r2, [r3, #0]
}
 80013f6:	bf00      	nop
 80013f8:	3714      	adds	r7, #20
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd90      	pop	{r4, r7, pc}
 80013fe:	bf00      	nop
 8001400:	63e7063f 	.word	0x63e7063f
 8001404:	b60b60b7 	.word	0xb60b60b7

08001408 <VERIFY_PIVOTS>:

// ----- VERIFY PIVOTS ----- //// makes sure the pivot angles are within the min/max range
bool VERIFY_PIVOTS(int *Out_Pivots) {
 8001408:	b580      	push	{r7, lr}
 800140a:	b088      	sub	sp, #32
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
//
// Out_Pivots[] contains *PWM values* after translation,
// We convert back to degrees using the inverse linear mapping
// (derived from the same endpoints) and compare to the mechanical ranges.
    // motor0: -169..169
    int a0 = pwm_to_deg(Out_Pivots[0], -169, 165);
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	22a5      	movs	r2, #165	@ 0xa5
 8001416:	f06f 01a8 	mvn.w	r1, #168	@ 0xa8
 800141a:	4618      	mov	r0, r3
 800141c:	f7ff fef4 	bl	8001208 <pwm_to_deg>
 8001420:	61f8      	str	r0, [r7, #28]
    if (a0 < -169 || a0 > 169) return false;
 8001422:	69fb      	ldr	r3, [r7, #28]
 8001424:	f113 0fa9 	cmn.w	r3, #169	@ 0xa9
 8001428:	db02      	blt.n	8001430 <VERIFY_PIVOTS+0x28>
 800142a:	69fb      	ldr	r3, [r7, #28]
 800142c:	2ba9      	cmp	r3, #169	@ 0xa9
 800142e:	dd01      	ble.n	8001434 <VERIFY_PIVOTS+0x2c>
 8001430:	2300      	movs	r3, #0
 8001432:	e050      	b.n	80014d6 <VERIFY_PIVOTS+0xce>

    // motor1: 0..131
    int a1 = pwm_to_deg(Out_Pivots[1], 131, 0);
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	3304      	adds	r3, #4
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	2200      	movs	r2, #0
 800143c:	2183      	movs	r1, #131	@ 0x83
 800143e:	4618      	mov	r0, r3
 8001440:	f7ff fee2 	bl	8001208 <pwm_to_deg>
 8001444:	61b8      	str	r0, [r7, #24]
    if (a1 < 0 || a1 > 131) return false;
 8001446:	69bb      	ldr	r3, [r7, #24]
 8001448:	2b00      	cmp	r3, #0
 800144a:	db02      	blt.n	8001452 <VERIFY_PIVOTS+0x4a>
 800144c:	69bb      	ldr	r3, [r7, #24]
 800144e:	2b83      	cmp	r3, #131	@ 0x83
 8001450:	dd01      	ble.n	8001456 <VERIFY_PIVOTS+0x4e>
 8001452:	2300      	movs	r3, #0
 8001454:	e03f      	b.n	80014d6 <VERIFY_PIVOTS+0xce>

    // motor2: allowed if >=300 or <=60 (wrapped)
    int a2 = pwm_to_deg(Out_Pivots[2], 34, 375);
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	3308      	adds	r3, #8
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f240 1277 	movw	r2, #375	@ 0x177
 8001460:	2122      	movs	r1, #34	@ 0x22
 8001462:	4618      	mov	r0, r3
 8001464:	f7ff fed0 	bl	8001208 <pwm_to_deg>
 8001468:	6178      	str	r0, [r7, #20]
    if (!((a2 >= 300 && a2 <= 360) || (a2 >= 0 && a2 <= 60))) return false;
 800146a:	697b      	ldr	r3, [r7, #20]
 800146c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001470:	db03      	blt.n	800147a <VERIFY_PIVOTS+0x72>
 8001472:	697b      	ldr	r3, [r7, #20]
 8001474:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 8001478:	dd07      	ble.n	800148a <VERIFY_PIVOTS+0x82>
 800147a:	697b      	ldr	r3, [r7, #20]
 800147c:	2b00      	cmp	r3, #0
 800147e:	db02      	blt.n	8001486 <VERIFY_PIVOTS+0x7e>
 8001480:	697b      	ldr	r3, [r7, #20]
 8001482:	2b3c      	cmp	r3, #60	@ 0x3c
 8001484:	dd01      	ble.n	800148a <VERIFY_PIVOTS+0x82>
 8001486:	2300      	movs	r3, #0
 8001488:	e025      	b.n	80014d6 <VERIFY_PIVOTS+0xce>

    // motor3: wrist same wrapped check using pivot2 mapping
    int a3 = pwm_to_deg(Out_Pivots[3], 34, 375);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	330c      	adds	r3, #12
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f240 1277 	movw	r2, #375	@ 0x177
 8001494:	2122      	movs	r1, #34	@ 0x22
 8001496:	4618      	mov	r0, r3
 8001498:	f7ff feb6 	bl	8001208 <pwm_to_deg>
 800149c:	6138      	str	r0, [r7, #16]
    if (!((a3 >= 300 && a3 <= 360) || (a3 >= 0 && a3 <= 60))) return false;
 800149e:	693b      	ldr	r3, [r7, #16]
 80014a0:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80014a4:	db03      	blt.n	80014ae <VERIFY_PIVOTS+0xa6>
 80014a6:	693b      	ldr	r3, [r7, #16]
 80014a8:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 80014ac:	dd07      	ble.n	80014be <VERIFY_PIVOTS+0xb6>
 80014ae:	693b      	ldr	r3, [r7, #16]
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	db02      	blt.n	80014ba <VERIFY_PIVOTS+0xb2>
 80014b4:	693b      	ldr	r3, [r7, #16]
 80014b6:	2b3c      	cmp	r3, #60	@ 0x3c
 80014b8:	dd01      	ble.n	80014be <VERIFY_PIVOTS+0xb6>
 80014ba:	2300      	movs	r3, #0
 80014bc:	e00b      	b.n	80014d6 <VERIFY_PIVOTS+0xce>

    // motor4: 0..125 (already PWM mapped directly)
    int a4 = Out_Pivots[4];
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	691b      	ldr	r3, [r3, #16]
 80014c2:	60fb      	str	r3, [r7, #12]
    if (a4 < 0 || a4 > 125) return false;
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	db02      	blt.n	80014d0 <VERIFY_PIVOTS+0xc8>
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	2b7d      	cmp	r3, #125	@ 0x7d
 80014ce:	dd01      	ble.n	80014d4 <VERIFY_PIVOTS+0xcc>
 80014d0:	2300      	movs	r3, #0
 80014d2:	e000      	b.n	80014d6 <VERIFY_PIVOTS+0xce>

    return true;
 80014d4:	2301      	movs	r3, #1
}
 80014d6:	4618      	mov	r0, r3
 80014d8:	3720      	adds	r7, #32
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}
	...

080014e0 <LCD_EnablePulse>:
static uint8_t lcd_col = 0;

// === Fonctions internes ===

static void LCD_EnablePulse(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LCD_EN_GPIO_Port, LCD_EN_Pin, GPIO_PIN_SET);
 80014e4:	2201      	movs	r2, #1
 80014e6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80014ea:	4808      	ldr	r0, [pc, #32]	@ (800150c <LCD_EnablePulse+0x2c>)
 80014ec:	f001 fa6a 	bl	80029c4 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 80014f0:	2001      	movs	r0, #1
 80014f2:	f000 fd9f 	bl	8002034 <HAL_Delay>
    HAL_GPIO_WritePin(LCD_EN_GPIO_Port, LCD_EN_Pin, GPIO_PIN_RESET);
 80014f6:	2200      	movs	r2, #0
 80014f8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80014fc:	4803      	ldr	r0, [pc, #12]	@ (800150c <LCD_EnablePulse+0x2c>)
 80014fe:	f001 fa61 	bl	80029c4 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8001502:	2001      	movs	r0, #1
 8001504:	f000 fd96 	bl	8002034 <HAL_Delay>
}
 8001508:	bf00      	nop
 800150a:	bd80      	pop	{r7, pc}
 800150c:	40010c00 	.word	0x40010c00

08001510 <LCD_Send4Bits>:

static void LCD_Send4Bits(uint8_t data)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b082      	sub	sp, #8
 8001514:	af00      	add	r7, sp, #0
 8001516:	4603      	mov	r3, r0
 8001518:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(LCD_D4_GPIO_Port, LCD_D4_Pin, (data >> 0) & 0x01);
 800151a:	79fb      	ldrb	r3, [r7, #7]
 800151c:	f003 0301 	and.w	r3, r3, #1
 8001520:	b2db      	uxtb	r3, r3
 8001522:	461a      	mov	r2, r3
 8001524:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001528:	4815      	ldr	r0, [pc, #84]	@ (8001580 <LCD_Send4Bits+0x70>)
 800152a:	f001 fa4b 	bl	80029c4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_D5_GPIO_Port, LCD_D5_Pin, (data >> 1) & 0x01);
 800152e:	79fb      	ldrb	r3, [r7, #7]
 8001530:	085b      	lsrs	r3, r3, #1
 8001532:	b2db      	uxtb	r3, r3
 8001534:	f003 0301 	and.w	r3, r3, #1
 8001538:	b2db      	uxtb	r3, r3
 800153a:	461a      	mov	r2, r3
 800153c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001540:	480f      	ldr	r0, [pc, #60]	@ (8001580 <LCD_Send4Bits+0x70>)
 8001542:	f001 fa3f 	bl	80029c4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_D6_GPIO_Port, LCD_D6_Pin, (data >> 2) & 0x01);
 8001546:	79fb      	ldrb	r3, [r7, #7]
 8001548:	089b      	lsrs	r3, r3, #2
 800154a:	b2db      	uxtb	r3, r3
 800154c:	f003 0301 	and.w	r3, r3, #1
 8001550:	b2db      	uxtb	r3, r3
 8001552:	461a      	mov	r2, r3
 8001554:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001558:	4809      	ldr	r0, [pc, #36]	@ (8001580 <LCD_Send4Bits+0x70>)
 800155a:	f001 fa33 	bl	80029c4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_D7_GPIO_Port, LCD_D7_Pin, (data >> 3) & 0x01);
 800155e:	79fb      	ldrb	r3, [r7, #7]
 8001560:	08db      	lsrs	r3, r3, #3
 8001562:	b2db      	uxtb	r3, r3
 8001564:	f003 0301 	and.w	r3, r3, #1
 8001568:	b2db      	uxtb	r3, r3
 800156a:	461a      	mov	r2, r3
 800156c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001570:	4803      	ldr	r0, [pc, #12]	@ (8001580 <LCD_Send4Bits+0x70>)
 8001572:	f001 fa27 	bl	80029c4 <HAL_GPIO_WritePin>
}
 8001576:	bf00      	nop
 8001578:	3708      	adds	r7, #8
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	40010c00 	.word	0x40010c00

08001584 <LCD_SendCommand>:

static void LCD_SendCommand(uint8_t cmd)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b082      	sub	sp, #8
 8001588:	af00      	add	r7, sp, #0
 800158a:	4603      	mov	r3, r0
 800158c:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(LCD_RS_GPIO_Port, LCD_RS_Pin, GPIO_PIN_RESET);
 800158e:	2200      	movs	r2, #0
 8001590:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001594:	480b      	ldr	r0, [pc, #44]	@ (80015c4 <LCD_SendCommand+0x40>)
 8001596:	f001 fa15 	bl	80029c4 <HAL_GPIO_WritePin>
    LCD_Send4Bits(cmd >> 4);
 800159a:	79fb      	ldrb	r3, [r7, #7]
 800159c:	091b      	lsrs	r3, r3, #4
 800159e:	b2db      	uxtb	r3, r3
 80015a0:	4618      	mov	r0, r3
 80015a2:	f7ff ffb5 	bl	8001510 <LCD_Send4Bits>
    LCD_EnablePulse();
 80015a6:	f7ff ff9b 	bl	80014e0 <LCD_EnablePulse>
    LCD_Send4Bits(cmd & 0x0F);
 80015aa:	79fb      	ldrb	r3, [r7, #7]
 80015ac:	f003 030f 	and.w	r3, r3, #15
 80015b0:	b2db      	uxtb	r3, r3
 80015b2:	4618      	mov	r0, r3
 80015b4:	f7ff ffac 	bl	8001510 <LCD_Send4Bits>
    LCD_EnablePulse();
 80015b8:	f7ff ff92 	bl	80014e0 <LCD_EnablePulse>
}
 80015bc:	bf00      	nop
 80015be:	3708      	adds	r7, #8
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd80      	pop	{r7, pc}
 80015c4:	40010c00 	.word	0x40010c00

080015c8 <LCD_SendData>:

void LCD_SendData(uint8_t data)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b082      	sub	sp, #8
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	4603      	mov	r3, r0
 80015d0:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(LCD_RS_GPIO_Port, LCD_RS_Pin, GPIO_PIN_SET);
 80015d2:	2201      	movs	r2, #1
 80015d4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80015d8:	480e      	ldr	r0, [pc, #56]	@ (8001614 <LCD_SendData+0x4c>)
 80015da:	f001 f9f3 	bl	80029c4 <HAL_GPIO_WritePin>
    LCD_Send4Bits(data >> 4);
 80015de:	79fb      	ldrb	r3, [r7, #7]
 80015e0:	091b      	lsrs	r3, r3, #4
 80015e2:	b2db      	uxtb	r3, r3
 80015e4:	4618      	mov	r0, r3
 80015e6:	f7ff ff93 	bl	8001510 <LCD_Send4Bits>
    LCD_EnablePulse();
 80015ea:	f7ff ff79 	bl	80014e0 <LCD_EnablePulse>
    LCD_Send4Bits(data & 0x0F);
 80015ee:	79fb      	ldrb	r3, [r7, #7]
 80015f0:	f003 030f 	and.w	r3, r3, #15
 80015f4:	b2db      	uxtb	r3, r3
 80015f6:	4618      	mov	r0, r3
 80015f8:	f7ff ff8a 	bl	8001510 <LCD_Send4Bits>
    LCD_EnablePulse();
 80015fc:	f7ff ff70 	bl	80014e0 <LCD_EnablePulse>
    lcd_col++;
 8001600:	4b05      	ldr	r3, [pc, #20]	@ (8001618 <LCD_SendData+0x50>)
 8001602:	781b      	ldrb	r3, [r3, #0]
 8001604:	3301      	adds	r3, #1
 8001606:	b2da      	uxtb	r2, r3
 8001608:	4b03      	ldr	r3, [pc, #12]	@ (8001618 <LCD_SendData+0x50>)
 800160a:	701a      	strb	r2, [r3, #0]
}
 800160c:	bf00      	nop
 800160e:	3708      	adds	r7, #8
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}
 8001614:	40010c00 	.word	0x40010c00
 8001618:	20000081 	.word	0x20000081

0800161c <LCD_Init>:

// === Fonctions publiques ===

void LCD_Init(void)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	af00      	add	r7, sp, #0
    HAL_Delay(50);
 8001620:	2032      	movs	r0, #50	@ 0x32
 8001622:	f000 fd07 	bl	8002034 <HAL_Delay>
    LCD_Send4Bits(0x03);
 8001626:	2003      	movs	r0, #3
 8001628:	f7ff ff72 	bl	8001510 <LCD_Send4Bits>
    LCD_EnablePulse();
 800162c:	f7ff ff58 	bl	80014e0 <LCD_EnablePulse>
    HAL_Delay(5);
 8001630:	2005      	movs	r0, #5
 8001632:	f000 fcff 	bl	8002034 <HAL_Delay>
    LCD_Send4Bits(0x03);
 8001636:	2003      	movs	r0, #3
 8001638:	f7ff ff6a 	bl	8001510 <LCD_Send4Bits>
    LCD_EnablePulse();
 800163c:	f7ff ff50 	bl	80014e0 <LCD_EnablePulse>
    HAL_Delay(1);
 8001640:	2001      	movs	r0, #1
 8001642:	f000 fcf7 	bl	8002034 <HAL_Delay>
    LCD_Send4Bits(0x03);
 8001646:	2003      	movs	r0, #3
 8001648:	f7ff ff62 	bl	8001510 <LCD_Send4Bits>
    LCD_EnablePulse();
 800164c:	f7ff ff48 	bl	80014e0 <LCD_EnablePulse>
    LCD_Send4Bits(0x02); // Mode 4 bits
 8001650:	2002      	movs	r0, #2
 8001652:	f7ff ff5d 	bl	8001510 <LCD_Send4Bits>
    LCD_EnablePulse();
 8001656:	f7ff ff43 	bl	80014e0 <LCD_EnablePulse>

    LCD_SendCommand(0x28); // 4 bits, 2 lignes, 5x8
 800165a:	2028      	movs	r0, #40	@ 0x28
 800165c:	f7ff ff92 	bl	8001584 <LCD_SendCommand>
    LCD_SendCommand(0x0F); // Ã‰cran ON, curseur ON, clignotement ON
 8001660:	200f      	movs	r0, #15
 8001662:	f7ff ff8f 	bl	8001584 <LCD_SendCommand>
    LCD_SendCommand(0x06); // Auto-incrÃ©ment
 8001666:	2006      	movs	r0, #6
 8001668:	f7ff ff8c 	bl	8001584 <LCD_SendCommand>
    LCD_Clear();
 800166c:	f000 f802 	bl	8001674 <LCD_Clear>
}
 8001670:	bf00      	nop
 8001672:	bd80      	pop	{r7, pc}

08001674 <LCD_Clear>:

void LCD_Clear(void)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	af00      	add	r7, sp, #0
    LCD_SendCommand(0x01);
 8001678:	2001      	movs	r0, #1
 800167a:	f7ff ff83 	bl	8001584 <LCD_SendCommand>
    HAL_Delay(2);
 800167e:	2002      	movs	r0, #2
 8001680:	f000 fcd8 	bl	8002034 <HAL_Delay>
    lcd_row = 0;
 8001684:	4b03      	ldr	r3, [pc, #12]	@ (8001694 <LCD_Clear+0x20>)
 8001686:	2200      	movs	r2, #0
 8001688:	701a      	strb	r2, [r3, #0]
    lcd_col = 0;
 800168a:	4b03      	ldr	r3, [pc, #12]	@ (8001698 <LCD_Clear+0x24>)
 800168c:	2200      	movs	r2, #0
 800168e:	701a      	strb	r2, [r3, #0]
}
 8001690:	bf00      	nop
 8001692:	bd80      	pop	{r7, pc}
 8001694:	20000080 	.word	0x20000080
 8001698:	20000081 	.word	0x20000081

0800169c <LCD_SetCursor>:

void LCD_SetCursor(uint8_t col, uint8_t row)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b084      	sub	sp, #16
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	4603      	mov	r3, r0
 80016a4:	460a      	mov	r2, r1
 80016a6:	71fb      	strb	r3, [r7, #7]
 80016a8:	4613      	mov	r3, r2
 80016aa:	71bb      	strb	r3, [r7, #6]
    uint8_t offsets[] = {0x00, 0x40, 0x14, 0x54};
 80016ac:	4b0f      	ldr	r3, [pc, #60]	@ (80016ec <LCD_SetCursor+0x50>)
 80016ae:	60fb      	str	r3, [r7, #12]
    lcd_row = row;
 80016b0:	4a0f      	ldr	r2, [pc, #60]	@ (80016f0 <LCD_SetCursor+0x54>)
 80016b2:	79bb      	ldrb	r3, [r7, #6]
 80016b4:	7013      	strb	r3, [r2, #0]
    lcd_col = col;
 80016b6:	4a0f      	ldr	r2, [pc, #60]	@ (80016f4 <LCD_SetCursor+0x58>)
 80016b8:	79fb      	ldrb	r3, [r7, #7]
 80016ba:	7013      	strb	r3, [r2, #0]
    LCD_SendCommand(0x80 | (col + offsets[row]));
 80016bc:	79bb      	ldrb	r3, [r7, #6]
 80016be:	3310      	adds	r3, #16
 80016c0:	443b      	add	r3, r7
 80016c2:	f813 2c04 	ldrb.w	r2, [r3, #-4]
 80016c6:	79fb      	ldrb	r3, [r7, #7]
 80016c8:	4413      	add	r3, r2
 80016ca:	b2db      	uxtb	r3, r3
 80016cc:	b25b      	sxtb	r3, r3
 80016ce:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80016d2:	b25b      	sxtb	r3, r3
 80016d4:	b2db      	uxtb	r3, r3
 80016d6:	4618      	mov	r0, r3
 80016d8:	f7ff ff54 	bl	8001584 <LCD_SendCommand>
    HAL_Delay(2);
 80016dc:	2002      	movs	r0, #2
 80016de:	f000 fca9 	bl	8002034 <HAL_Delay>
}
 80016e2:	bf00      	nop
 80016e4:	3710      	adds	r7, #16
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	54144000 	.word	0x54144000
 80016f0:	20000080 	.word	0x20000080
 80016f4:	20000081 	.word	0x20000081

080016f8 <LCD_Print>:

void LCD_Print(char *str)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
    while (*str)
 8001700:	e02f      	b.n	8001762 <LCD_Print+0x6a>
    {
        LCD_SendData(*str++);
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	1c5a      	adds	r2, r3, #1
 8001706:	607a      	str	r2, [r7, #4]
 8001708:	781b      	ldrb	r3, [r3, #0]
 800170a:	4618      	mov	r0, r3
 800170c:	f7ff ff5c 	bl	80015c8 <LCD_SendData>
        HAL_Delay(2);
 8001710:	2002      	movs	r0, #2
 8001712:	f000 fc8f 	bl	8002034 <HAL_Delay>
        // GÃ©rer dÃ©bordement automatique
        if (lcd_col >= 20)
 8001716:	4b17      	ldr	r3, [pc, #92]	@ (8001774 <LCD_Print+0x7c>)
 8001718:	781b      	ldrb	r3, [r3, #0]
 800171a:	2b13      	cmp	r3, #19
 800171c:	d921      	bls.n	8001762 <LCD_Print+0x6a>
        {
            lcd_col = 0;
 800171e:	4b15      	ldr	r3, [pc, #84]	@ (8001774 <LCD_Print+0x7c>)
 8001720:	2200      	movs	r2, #0
 8001722:	701a      	strb	r2, [r3, #0]
            lcd_row++;
 8001724:	4b14      	ldr	r3, [pc, #80]	@ (8001778 <LCD_Print+0x80>)
 8001726:	781b      	ldrb	r3, [r3, #0]
 8001728:	3301      	adds	r3, #1
 800172a:	b2da      	uxtb	r2, r3
 800172c:	4b12      	ldr	r3, [pc, #72]	@ (8001778 <LCD_Print+0x80>)
 800172e:	701a      	strb	r2, [r3, #0]

            if (lcd_row >= 4) {
 8001730:	4b11      	ldr	r3, [pc, #68]	@ (8001778 <LCD_Print+0x80>)
 8001732:	781b      	ldrb	r3, [r3, #0]
 8001734:	2b03      	cmp	r3, #3
 8001736:	d909      	bls.n	800174c <LCD_Print+0x54>
            	lcd_row = 0;
 8001738:	4b0f      	ldr	r3, [pc, #60]	@ (8001778 <LCD_Print+0x80>)
 800173a:	2200      	movs	r2, #0
 800173c:	701a      	strb	r2, [r3, #0]
                LCD_SendCommand(0x02);
 800173e:	2002      	movs	r0, #2
 8001740:	f7ff ff20 	bl	8001584 <LCD_SendCommand>
                HAL_Delay(2);
 8001744:	2002      	movs	r0, #2
 8001746:	f000 fc75 	bl	8002034 <HAL_Delay>
 800174a:	e00a      	b.n	8001762 <LCD_Print+0x6a>
            }
            else{
				LCD_SetCursor(lcd_col, lcd_row);
 800174c:	4b09      	ldr	r3, [pc, #36]	@ (8001774 <LCD_Print+0x7c>)
 800174e:	781b      	ldrb	r3, [r3, #0]
 8001750:	4a09      	ldr	r2, [pc, #36]	@ (8001778 <LCD_Print+0x80>)
 8001752:	7812      	ldrb	r2, [r2, #0]
 8001754:	4611      	mov	r1, r2
 8001756:	4618      	mov	r0, r3
 8001758:	f7ff ffa0 	bl	800169c <LCD_SetCursor>
				HAL_Delay(2);
 800175c:	2002      	movs	r0, #2
 800175e:	f000 fc69 	bl	8002034 <HAL_Delay>
    while (*str)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	781b      	ldrb	r3, [r3, #0]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d1cb      	bne.n	8001702 <LCD_Print+0xa>
            }
        }
    }
}
 800176a:	bf00      	nop
 800176c:	bf00      	nop
 800176e:	3708      	adds	r7, #8
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}
 8001774:	20000081 	.word	0x20000081
 8001778:	20000080 	.word	0x20000080

0800177c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800177c:	b590      	push	{r4, r7, lr}
 800177e:	b087      	sub	sp, #28
 8001780:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */
  int Valeur_Prnt[2];
  Valeur_Prnt[1] = '\0';     // NE PAS TOUCHER C'EST TRÃˆS IMPORTANT POUR LE LCD
 8001782:	2300      	movs	r3, #0
 8001784:	60bb      	str	r3, [r7, #8]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001786:	f000 fbf3 	bl	8001f70 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800178a:	f000 f89b 	bl	80018c4 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800178e:	f000 f9d5 	bl	8001b3c <MX_GPIO_Init>
  MX_TIM2_Init();
 8001792:	f000 f95d 	bl	8001a50 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8001796:	f000 f9a7 	bl	8001ae8 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 800179a:	f000 f92b 	bl	80019f4 <MX_I2C1_Init>
  MX_ADC1_Init();
 800179e:	f000 f8eb 	bl	8001978 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  /* Initialize LCD */
  LCD_Init();
 80017a2:	f7ff ff3b 	bl	800161c <LCD_Init>
  /* USER CODE BEGIN WHILE */
while (1) {
  // ----- run main code if pic received shit----- //
  // prints all the PIC's values on the LCD
  // Check buttons and set pivot values
  for (int i = 0; i < 5; i++){   // code pour afficher chaque valeur ds moteur sur le lcd
 80017a6:	2300      	movs	r3, #0
 80017a8:	60fb      	str	r3, [r7, #12]
 80017aa:	e058      	b.n	800185e <main+0xe2>
    Valeur_Prnt[0] = 1 + i + 0x30;
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	3331      	adds	r3, #49	@ 0x31
 80017b0:	607b      	str	r3, [r7, #4]
    if(i == 3) LCD_SetCursor(0,1);
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	2b03      	cmp	r3, #3
 80017b6:	d103      	bne.n	80017c0 <main+0x44>
 80017b8:	2101      	movs	r1, #1
 80017ba:	2000      	movs	r0, #0
 80017bc:	f7ff ff6e 	bl	800169c <LCD_SetCursor>
    LCD_Print(Valeur_Prnt); 
 80017c0:	1d3b      	adds	r3, r7, #4
 80017c2:	4618      	mov	r0, r3
 80017c4:	f7ff ff98 	bl	80016f8 <LCD_Print>
    LCD_Print(":"); 
 80017c8:	4838      	ldr	r0, [pc, #224]	@ (80018ac <main+0x130>)
 80017ca:	f7ff ff95 	bl	80016f8 <LCD_Print>
    Valeur_Prnt[0] = (Out_Pivots[i] /100)+0x30; // affiche la centaine
 80017ce:	4a38      	ldr	r2, [pc, #224]	@ (80018b0 <main+0x134>)
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017d6:	4a37      	ldr	r2, [pc, #220]	@ (80018b4 <main+0x138>)
 80017d8:	fb82 1203 	smull	r1, r2, r2, r3
 80017dc:	1152      	asrs	r2, r2, #5
 80017de:	17db      	asrs	r3, r3, #31
 80017e0:	1ad3      	subs	r3, r2, r3
 80017e2:	3330      	adds	r3, #48	@ 0x30
 80017e4:	607b      	str	r3, [r7, #4]
    LCD_Print(Valeur_Prnt); 
 80017e6:	1d3b      	adds	r3, r7, #4
 80017e8:	4618      	mov	r0, r3
 80017ea:	f7ff ff85 	bl	80016f8 <LCD_Print>
    Valeur_Prnt[0] = ((Out_Pivots[i] /10)%10)+0x30; // affiche la dizaine
 80017ee:	4a30      	ldr	r2, [pc, #192]	@ (80018b0 <main+0x134>)
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017f6:	4a30      	ldr	r2, [pc, #192]	@ (80018b8 <main+0x13c>)
 80017f8:	fb82 1203 	smull	r1, r2, r2, r3
 80017fc:	1092      	asrs	r2, r2, #2
 80017fe:	17db      	asrs	r3, r3, #31
 8001800:	1ad1      	subs	r1, r2, r3
 8001802:	4b2d      	ldr	r3, [pc, #180]	@ (80018b8 <main+0x13c>)
 8001804:	fb83 2301 	smull	r2, r3, r3, r1
 8001808:	109a      	asrs	r2, r3, #2
 800180a:	17cb      	asrs	r3, r1, #31
 800180c:	1ad2      	subs	r2, r2, r3
 800180e:	4613      	mov	r3, r2
 8001810:	009b      	lsls	r3, r3, #2
 8001812:	4413      	add	r3, r2
 8001814:	005b      	lsls	r3, r3, #1
 8001816:	1aca      	subs	r2, r1, r3
 8001818:	f102 0330 	add.w	r3, r2, #48	@ 0x30
 800181c:	607b      	str	r3, [r7, #4]
    LCD_Print(Valeur_Prnt); 
 800181e:	1d3b      	adds	r3, r7, #4
 8001820:	4618      	mov	r0, r3
 8001822:	f7ff ff69 	bl	80016f8 <LCD_Print>
    Valeur_Prnt[0] = (Out_Pivots[i] %10)+0x30; // affiche l'unitÃ©
 8001826:	4a22      	ldr	r2, [pc, #136]	@ (80018b0 <main+0x134>)
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800182e:	4b22      	ldr	r3, [pc, #136]	@ (80018b8 <main+0x13c>)
 8001830:	fb83 2301 	smull	r2, r3, r3, r1
 8001834:	109a      	asrs	r2, r3, #2
 8001836:	17cb      	asrs	r3, r1, #31
 8001838:	1ad2      	subs	r2, r2, r3
 800183a:	4613      	mov	r3, r2
 800183c:	009b      	lsls	r3, r3, #2
 800183e:	4413      	add	r3, r2
 8001840:	005b      	lsls	r3, r3, #1
 8001842:	1aca      	subs	r2, r1, r3
 8001844:	f102 0330 	add.w	r3, r2, #48	@ 0x30
 8001848:	607b      	str	r3, [r7, #4]
    LCD_Print(Valeur_Prnt); 
 800184a:	1d3b      	adds	r3, r7, #4
 800184c:	4618      	mov	r0, r3
 800184e:	f7ff ff53 	bl	80016f8 <LCD_Print>
    LCD_Print(" ");
 8001852:	481a      	ldr	r0, [pc, #104]	@ (80018bc <main+0x140>)
 8001854:	f7ff ff50 	bl	80016f8 <LCD_Print>
  for (int i = 0; i < 5; i++){   // code pour afficher chaque valeur ds moteur sur le lcd
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	3301      	adds	r3, #1
 800185c:	60fb      	str	r3, [r7, #12]
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	2b04      	cmp	r3, #4
 8001862:	dda3      	ble.n	80017ac <main+0x30>

  LCD_Print(" ");*/

  //Membrane = UART_Receive(); // fills PICs_8Bit

  In_Coords[1] = 0; // x (in cm)
 8001864:	4b16      	ldr	r3, [pc, #88]	@ (80018c0 <main+0x144>)
 8001866:	2200      	movs	r2, #0
 8001868:	605a      	str	r2, [r3, #4]
  In_Coords[0] = 40; // y (in cm)
 800186a:	4b15      	ldr	r3, [pc, #84]	@ (80018c0 <main+0x144>)
 800186c:	2228      	movs	r2, #40	@ 0x28
 800186e:	601a      	str	r2, [r3, #0]

  ARM_LOGIC(In_Coords, Out_Pivots);
 8001870:	490f      	ldr	r1, [pc, #60]	@ (80018b0 <main+0x134>)
 8001872:	4813      	ldr	r0, [pc, #76]	@ (80018c0 <main+0x144>)
 8001874:	f7ff f9a0 	bl	8000bb8 <ARM_LOGIC>
      
  //Out_Pivots[0] = 117;
  //Out_Pivots[1] = 93;
  //Out_Pivots[2] = 20;
  Out_Pivots[3] = 50;
 8001878:	4b0d      	ldr	r3, [pc, #52]	@ (80018b0 <main+0x134>)
 800187a:	2232      	movs	r2, #50	@ 0x32
 800187c:	60da      	str	r2, [r3, #12]
  Out_Pivots[4] = 95;
 800187e:	4b0c      	ldr	r3, [pc, #48]	@ (80018b0 <main+0x134>)
 8001880:	225f      	movs	r2, #95	@ 0x5f
 8001882:	611a      	str	r2, [r3, #16]
  
  UART_Send(
    (uint8_t)Out_Pivots[0],
 8001884:	4b0a      	ldr	r3, [pc, #40]	@ (80018b0 <main+0x134>)
 8001886:	681b      	ldr	r3, [r3, #0]
  UART_Send(
 8001888:	b2d8      	uxtb	r0, r3
    (uint8_t)Out_Pivots[1],
 800188a:	4b09      	ldr	r3, [pc, #36]	@ (80018b0 <main+0x134>)
 800188c:	685b      	ldr	r3, [r3, #4]
  UART_Send(
 800188e:	b2d9      	uxtb	r1, r3
    (uint8_t)Out_Pivots[2],
 8001890:	4b07      	ldr	r3, [pc, #28]	@ (80018b0 <main+0x134>)
 8001892:	689b      	ldr	r3, [r3, #8]
  UART_Send(
 8001894:	b2da      	uxtb	r2, r3
    (uint8_t)Out_Pivots[3],
 8001896:	4b06      	ldr	r3, [pc, #24]	@ (80018b0 <main+0x134>)
 8001898:	68db      	ldr	r3, [r3, #12]
  UART_Send(
 800189a:	b2dc      	uxtb	r4, r3
    (uint8_t)Out_Pivots[4]
 800189c:	4b04      	ldr	r3, [pc, #16]	@ (80018b0 <main+0x134>)
 800189e:	691b      	ldr	r3, [r3, #16]
  UART_Send(
 80018a0:	b2db      	uxtb	r3, r3
 80018a2:	9300      	str	r3, [sp, #0]
 80018a4:	4623      	mov	r3, r4
 80018a6:	f7ff f933 	bl	8000b10 <UART_Send>
  for (int i = 0; i < 5; i++){   // code pour afficher chaque valeur ds moteur sur le lcd
 80018aa:	e77c      	b.n	80017a6 <main+0x2a>
 80018ac:	08004b44 	.word	0x08004b44
 80018b0:	20000198 	.word	0x20000198
 80018b4:	51eb851f 	.word	0x51eb851f
 80018b8:	66666667 	.word	0x66666667
 80018bc:	08004b48 	.word	0x08004b48
 80018c0:	200001ac 	.word	0x200001ac

080018c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b094      	sub	sp, #80	@ 0x50
 80018c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018ca:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80018ce:	2228      	movs	r2, #40	@ 0x28
 80018d0:	2100      	movs	r1, #0
 80018d2:	4618      	mov	r0, r3
 80018d4:	f002 fc64 	bl	80041a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018d8:	f107 0314 	add.w	r3, r7, #20
 80018dc:	2200      	movs	r2, #0
 80018de:	601a      	str	r2, [r3, #0]
 80018e0:	605a      	str	r2, [r3, #4]
 80018e2:	609a      	str	r2, [r3, #8]
 80018e4:	60da      	str	r2, [r3, #12]
 80018e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018e8:	1d3b      	adds	r3, r7, #4
 80018ea:	2200      	movs	r2, #0
 80018ec:	601a      	str	r2, [r3, #0]
 80018ee:	605a      	str	r2, [r3, #4]
 80018f0:	609a      	str	r2, [r3, #8]
 80018f2:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80018f4:	2301      	movs	r3, #1
 80018f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80018f8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80018fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80018fe:	2300      	movs	r3, #0
 8001900:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001902:	2301      	movs	r3, #1
 8001904:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001906:	2302      	movs	r3, #2
 8001908:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800190a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800190e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001910:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001914:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001916:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800191a:	4618      	mov	r0, r3
 800191c:	f001 f9ae 	bl	8002c7c <HAL_RCC_OscConfig>
 8001920:	4603      	mov	r3, r0
 8001922:	2b00      	cmp	r3, #0
 8001924:	d001      	beq.n	800192a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001926:	f000 f99f 	bl	8001c68 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800192a:	230f      	movs	r3, #15
 800192c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800192e:	2302      	movs	r3, #2
 8001930:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8001932:	2380      	movs	r3, #128	@ 0x80
 8001934:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001936:	2300      	movs	r3, #0
 8001938:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800193a:	2300      	movs	r3, #0
 800193c:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800193e:	f107 0314 	add.w	r3, r7, #20
 8001942:	2101      	movs	r1, #1
 8001944:	4618      	mov	r0, r3
 8001946:	f001 fc1b 	bl	8003180 <HAL_RCC_ClockConfig>
 800194a:	4603      	mov	r3, r0
 800194c:	2b00      	cmp	r3, #0
 800194e:	d001      	beq.n	8001954 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001950:	f000 f98a 	bl	8001c68 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001954:	2302      	movs	r3, #2
 8001956:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8001958:	2300      	movs	r3, #0
 800195a:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800195c:	1d3b      	adds	r3, r7, #4
 800195e:	4618      	mov	r0, r3
 8001960:	f001 fd9c 	bl	800349c <HAL_RCCEx_PeriphCLKConfig>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
 8001968:	d001      	beq.n	800196e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800196a:	f000 f97d 	bl	8001c68 <Error_Handler>
  }
}
 800196e:	bf00      	nop
 8001970:	3750      	adds	r7, #80	@ 0x50
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
	...

08001978 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b084      	sub	sp, #16
 800197c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800197e:	1d3b      	adds	r3, r7, #4
 8001980:	2200      	movs	r2, #0
 8001982:	601a      	str	r2, [r3, #0]
 8001984:	605a      	str	r2, [r3, #4]
 8001986:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001988:	4b18      	ldr	r3, [pc, #96]	@ (80019ec <MX_ADC1_Init+0x74>)
 800198a:	4a19      	ldr	r2, [pc, #100]	@ (80019f0 <MX_ADC1_Init+0x78>)
 800198c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800198e:	4b17      	ldr	r3, [pc, #92]	@ (80019ec <MX_ADC1_Init+0x74>)
 8001990:	2200      	movs	r2, #0
 8001992:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001994:	4b15      	ldr	r3, [pc, #84]	@ (80019ec <MX_ADC1_Init+0x74>)
 8001996:	2200      	movs	r2, #0
 8001998:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800199a:	4b14      	ldr	r3, [pc, #80]	@ (80019ec <MX_ADC1_Init+0x74>)
 800199c:	2200      	movs	r2, #0
 800199e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80019a0:	4b12      	ldr	r3, [pc, #72]	@ (80019ec <MX_ADC1_Init+0x74>)
 80019a2:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80019a6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80019a8:	4b10      	ldr	r3, [pc, #64]	@ (80019ec <MX_ADC1_Init+0x74>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80019ae:	4b0f      	ldr	r3, [pc, #60]	@ (80019ec <MX_ADC1_Init+0x74>)
 80019b0:	2201      	movs	r2, #1
 80019b2:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80019b4:	480d      	ldr	r0, [pc, #52]	@ (80019ec <MX_ADC1_Init+0x74>)
 80019b6:	f000 fb61 	bl	800207c <HAL_ADC_Init>
 80019ba:	4603      	mov	r3, r0
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d001      	beq.n	80019c4 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80019c0:	f000 f952 	bl	8001c68 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80019c4:	2300      	movs	r3, #0
 80019c6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80019c8:	2301      	movs	r3, #1
 80019ca:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80019cc:	2300      	movs	r3, #0
 80019ce:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80019d0:	1d3b      	adds	r3, r7, #4
 80019d2:	4619      	mov	r1, r3
 80019d4:	4805      	ldr	r0, [pc, #20]	@ (80019ec <MX_ADC1_Init+0x74>)
 80019d6:	f000 fc29 	bl	800222c <HAL_ADC_ConfigChannel>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d001      	beq.n	80019e4 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80019e0:	f000 f942 	bl	8001c68 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80019e4:	bf00      	nop
 80019e6:	3710      	adds	r7, #16
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}
 80019ec:	20000084 	.word	0x20000084
 80019f0:	40012400 	.word	0x40012400

080019f4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80019f8:	4b12      	ldr	r3, [pc, #72]	@ (8001a44 <MX_I2C1_Init+0x50>)
 80019fa:	4a13      	ldr	r2, [pc, #76]	@ (8001a48 <MX_I2C1_Init+0x54>)
 80019fc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80019fe:	4b11      	ldr	r3, [pc, #68]	@ (8001a44 <MX_I2C1_Init+0x50>)
 8001a00:	4a12      	ldr	r2, [pc, #72]	@ (8001a4c <MX_I2C1_Init+0x58>)
 8001a02:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a04:	4b0f      	ldr	r3, [pc, #60]	@ (8001a44 <MX_I2C1_Init+0x50>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001a0a:	4b0e      	ldr	r3, [pc, #56]	@ (8001a44 <MX_I2C1_Init+0x50>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a10:	4b0c      	ldr	r3, [pc, #48]	@ (8001a44 <MX_I2C1_Init+0x50>)
 8001a12:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001a16:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a18:	4b0a      	ldr	r3, [pc, #40]	@ (8001a44 <MX_I2C1_Init+0x50>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001a1e:	4b09      	ldr	r3, [pc, #36]	@ (8001a44 <MX_I2C1_Init+0x50>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a24:	4b07      	ldr	r3, [pc, #28]	@ (8001a44 <MX_I2C1_Init+0x50>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a2a:	4b06      	ldr	r3, [pc, #24]	@ (8001a44 <MX_I2C1_Init+0x50>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a30:	4804      	ldr	r0, [pc, #16]	@ (8001a44 <MX_I2C1_Init+0x50>)
 8001a32:	f000 ffdf 	bl	80029f4 <HAL_I2C_Init>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d001      	beq.n	8001a40 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001a3c:	f000 f914 	bl	8001c68 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001a40:	bf00      	nop
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	200000b4 	.word	0x200000b4
 8001a48:	40005400 	.word	0x40005400
 8001a4c:	000186a0 	.word	0x000186a0

08001a50 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b086      	sub	sp, #24
 8001a54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a56:	f107 0308 	add.w	r3, r7, #8
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	601a      	str	r2, [r3, #0]
 8001a5e:	605a      	str	r2, [r3, #4]
 8001a60:	609a      	str	r2, [r3, #8]
 8001a62:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a64:	463b      	mov	r3, r7
 8001a66:	2200      	movs	r2, #0
 8001a68:	601a      	str	r2, [r3, #0]
 8001a6a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a6c:	4b1d      	ldr	r3, [pc, #116]	@ (8001ae4 <MX_TIM2_Init+0x94>)
 8001a6e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001a72:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001a74:	4b1b      	ldr	r3, [pc, #108]	@ (8001ae4 <MX_TIM2_Init+0x94>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a7a:	4b1a      	ldr	r3, [pc, #104]	@ (8001ae4 <MX_TIM2_Init+0x94>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001a80:	4b18      	ldr	r3, [pc, #96]	@ (8001ae4 <MX_TIM2_Init+0x94>)
 8001a82:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a86:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a88:	4b16      	ldr	r3, [pc, #88]	@ (8001ae4 <MX_TIM2_Init+0x94>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a8e:	4b15      	ldr	r3, [pc, #84]	@ (8001ae4 <MX_TIM2_Init+0x94>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001a94:	4813      	ldr	r0, [pc, #76]	@ (8001ae4 <MX_TIM2_Init+0x94>)
 8001a96:	f001 fdb7 	bl	8003608 <HAL_TIM_Base_Init>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d001      	beq.n	8001aa4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001aa0:	f000 f8e2 	bl	8001c68 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001aa4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001aa8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001aaa:	f107 0308 	add.w	r3, r7, #8
 8001aae:	4619      	mov	r1, r3
 8001ab0:	480c      	ldr	r0, [pc, #48]	@ (8001ae4 <MX_TIM2_Init+0x94>)
 8001ab2:	f001 fee8 	bl	8003886 <HAL_TIM_ConfigClockSource>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d001      	beq.n	8001ac0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001abc:	f000 f8d4 	bl	8001c68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ac8:	463b      	mov	r3, r7
 8001aca:	4619      	mov	r1, r3
 8001acc:	4805      	ldr	r0, [pc, #20]	@ (8001ae4 <MX_TIM2_Init+0x94>)
 8001ace:	f002 f8d3 	bl	8003c78 <HAL_TIMEx_MasterConfigSynchronization>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d001      	beq.n	8001adc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001ad8:	f000 f8c6 	bl	8001c68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001adc:	bf00      	nop
 8001ade:	3718      	adds	r7, #24
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	20000108 	.word	0x20000108

08001ae8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001aec:	4b11      	ldr	r3, [pc, #68]	@ (8001b34 <MX_USART1_UART_Init+0x4c>)
 8001aee:	4a12      	ldr	r2, [pc, #72]	@ (8001b38 <MX_USART1_UART_Init+0x50>)
 8001af0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 19200;
 8001af2:	4b10      	ldr	r3, [pc, #64]	@ (8001b34 <MX_USART1_UART_Init+0x4c>)
 8001af4:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 8001af8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001afa:	4b0e      	ldr	r3, [pc, #56]	@ (8001b34 <MX_USART1_UART_Init+0x4c>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001b00:	4b0c      	ldr	r3, [pc, #48]	@ (8001b34 <MX_USART1_UART_Init+0x4c>)
 8001b02:	2200      	movs	r2, #0
 8001b04:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001b06:	4b0b      	ldr	r3, [pc, #44]	@ (8001b34 <MX_USART1_UART_Init+0x4c>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001b0c:	4b09      	ldr	r3, [pc, #36]	@ (8001b34 <MX_USART1_UART_Init+0x4c>)
 8001b0e:	220c      	movs	r2, #12
 8001b10:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b12:	4b08      	ldr	r3, [pc, #32]	@ (8001b34 <MX_USART1_UART_Init+0x4c>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b18:	4b06      	ldr	r3, [pc, #24]	@ (8001b34 <MX_USART1_UART_Init+0x4c>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001b1e:	4805      	ldr	r0, [pc, #20]	@ (8001b34 <MX_USART1_UART_Init+0x4c>)
 8001b20:	f002 f91a 	bl	8003d58 <HAL_UART_Init>
 8001b24:	4603      	mov	r3, r0
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d001      	beq.n	8001b2e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001b2a:	f000 f89d 	bl	8001c68 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001b2e:	bf00      	nop
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	20000150 	.word	0x20000150
 8001b38:	40013800 	.word	0x40013800

08001b3c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b088      	sub	sp, #32
 8001b40:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b42:	f107 0310 	add.w	r3, r7, #16
 8001b46:	2200      	movs	r2, #0
 8001b48:	601a      	str	r2, [r3, #0]
 8001b4a:	605a      	str	r2, [r3, #4]
 8001b4c:	609a      	str	r2, [r3, #8]
 8001b4e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b50:	4b41      	ldr	r3, [pc, #260]	@ (8001c58 <MX_GPIO_Init+0x11c>)
 8001b52:	699b      	ldr	r3, [r3, #24]
 8001b54:	4a40      	ldr	r2, [pc, #256]	@ (8001c58 <MX_GPIO_Init+0x11c>)
 8001b56:	f043 0310 	orr.w	r3, r3, #16
 8001b5a:	6193      	str	r3, [r2, #24]
 8001b5c:	4b3e      	ldr	r3, [pc, #248]	@ (8001c58 <MX_GPIO_Init+0x11c>)
 8001b5e:	699b      	ldr	r3, [r3, #24]
 8001b60:	f003 0310 	and.w	r3, r3, #16
 8001b64:	60fb      	str	r3, [r7, #12]
 8001b66:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b68:	4b3b      	ldr	r3, [pc, #236]	@ (8001c58 <MX_GPIO_Init+0x11c>)
 8001b6a:	699b      	ldr	r3, [r3, #24]
 8001b6c:	4a3a      	ldr	r2, [pc, #232]	@ (8001c58 <MX_GPIO_Init+0x11c>)
 8001b6e:	f043 0320 	orr.w	r3, r3, #32
 8001b72:	6193      	str	r3, [r2, #24]
 8001b74:	4b38      	ldr	r3, [pc, #224]	@ (8001c58 <MX_GPIO_Init+0x11c>)
 8001b76:	699b      	ldr	r3, [r3, #24]
 8001b78:	f003 0320 	and.w	r3, r3, #32
 8001b7c:	60bb      	str	r3, [r7, #8]
 8001b7e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b80:	4b35      	ldr	r3, [pc, #212]	@ (8001c58 <MX_GPIO_Init+0x11c>)
 8001b82:	699b      	ldr	r3, [r3, #24]
 8001b84:	4a34      	ldr	r2, [pc, #208]	@ (8001c58 <MX_GPIO_Init+0x11c>)
 8001b86:	f043 0304 	orr.w	r3, r3, #4
 8001b8a:	6193      	str	r3, [r2, #24]
 8001b8c:	4b32      	ldr	r3, [pc, #200]	@ (8001c58 <MX_GPIO_Init+0x11c>)
 8001b8e:	699b      	ldr	r3, [r3, #24]
 8001b90:	f003 0304 	and.w	r3, r3, #4
 8001b94:	607b      	str	r3, [r7, #4]
 8001b96:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b98:	4b2f      	ldr	r3, [pc, #188]	@ (8001c58 <MX_GPIO_Init+0x11c>)
 8001b9a:	699b      	ldr	r3, [r3, #24]
 8001b9c:	4a2e      	ldr	r2, [pc, #184]	@ (8001c58 <MX_GPIO_Init+0x11c>)
 8001b9e:	f043 0308 	orr.w	r3, r3, #8
 8001ba2:	6193      	str	r3, [r2, #24]
 8001ba4:	4b2c      	ldr	r3, [pc, #176]	@ (8001c58 <MX_GPIO_Init+0x11c>)
 8001ba6:	699b      	ldr	r3, [r3, #24]
 8001ba8:	f003 0308 	and.w	r3, r3, #8
 8001bac:	603b      	str	r3, [r7, #0]
 8001bae:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, P1_0_Pin|P1_1_Pin|P1_2_Pin|P1_3_Pin, GPIO_PIN_RESET);
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	211e      	movs	r1, #30
 8001bb4:	4829      	ldr	r0, [pc, #164]	@ (8001c5c <MX_GPIO_Init+0x120>)
 8001bb6:	f000 ff05 	bl	80029c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RW_Pin|EN_Pin|D4_Pin|D5_Pin
 8001bba:	2200      	movs	r2, #0
 8001bbc:	f44f 417e 	mov.w	r1, #65024	@ 0xfe00
 8001bc0:	4827      	ldr	r0, [pc, #156]	@ (8001c60 <MX_GPIO_Init+0x124>)
 8001bc2:	f000 feff 	bl	80029c4 <HAL_GPIO_WritePin>
                          |D6_Pin|D7_Pin|RS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : LED_BP_Pin */
  GPIO_InitStruct.Pin = LED_BP_Pin;
 8001bc6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001bca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_BP_GPIO_Port, &GPIO_InitStruct);
 8001bd4:	f107 0310 	add.w	r3, r7, #16
 8001bd8:	4619      	mov	r1, r3
 8001bda:	4822      	ldr	r0, [pc, #136]	@ (8001c64 <MX_GPIO_Init+0x128>)
 8001bdc:	f000 fd6e 	bl	80026bc <HAL_GPIO_Init>

  /*Configure GPIO pins : P1_0_Pin P1_1_Pin P1_2_Pin P1_3_Pin */
  GPIO_InitStruct.Pin = P1_0_Pin|P1_1_Pin|P1_2_Pin|P1_3_Pin;
 8001be0:	231e      	movs	r3, #30
 8001be2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001be4:	2301      	movs	r3, #1
 8001be6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be8:	2300      	movs	r3, #0
 8001bea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bec:	2302      	movs	r3, #2
 8001bee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bf0:	f107 0310 	add.w	r3, r7, #16
 8001bf4:	4619      	mov	r1, r3
 8001bf6:	4819      	ldr	r0, [pc, #100]	@ (8001c5c <MX_GPIO_Init+0x120>)
 8001bf8:	f000 fd60 	bl	80026bc <HAL_GPIO_Init>

  /*Configure GPIO pins : P1_4_Pin P1_5_Pin P1_6_Pin P1_7_Pin */
  GPIO_InitStruct.Pin = P1_4_Pin|P1_5_Pin|P1_6_Pin|P1_7_Pin;
 8001bfc:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8001c00:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c02:	2300      	movs	r3, #0
 8001c04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c06:	2300      	movs	r3, #0
 8001c08:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c0a:	f107 0310 	add.w	r3, r7, #16
 8001c0e:	4619      	mov	r1, r3
 8001c10:	4812      	ldr	r0, [pc, #72]	@ (8001c5c <MX_GPIO_Init+0x120>)
 8001c12:	f000 fd53 	bl	80026bc <HAL_GPIO_Init>

  /*Configure GPIO pins : P2_0_Pin P2_6_Pin P2_3_Pin P2_1_Pin
                           P2_2_Pin P2_7_Pin */
  GPIO_InitStruct.Pin = P2_0_Pin|P2_6_Pin|P2_3_Pin|P2_1_Pin
 8001c16:	f240 133b 	movw	r3, #315	@ 0x13b
 8001c1a:	613b      	str	r3, [r7, #16]
                          |P2_2_Pin|P2_7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c20:	2300      	movs	r3, #0
 8001c22:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c24:	f107 0310 	add.w	r3, r7, #16
 8001c28:	4619      	mov	r1, r3
 8001c2a:	480d      	ldr	r0, [pc, #52]	@ (8001c60 <MX_GPIO_Init+0x124>)
 8001c2c:	f000 fd46 	bl	80026bc <HAL_GPIO_Init>

  /*Configure GPIO pins : RW_Pin EN_Pin D4_Pin D5_Pin
                           D6_Pin D7_Pin RS_Pin */
  GPIO_InitStruct.Pin = RW_Pin|EN_Pin|D4_Pin|D5_Pin
 8001c30:	f44f 437e 	mov.w	r3, #65024	@ 0xfe00
 8001c34:	613b      	str	r3, [r7, #16]
                          |D6_Pin|D7_Pin|RS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c36:	2301      	movs	r3, #1
 8001c38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c3e:	2302      	movs	r3, #2
 8001c40:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c42:	f107 0310 	add.w	r3, r7, #16
 8001c46:	4619      	mov	r1, r3
 8001c48:	4805      	ldr	r0, [pc, #20]	@ (8001c60 <MX_GPIO_Init+0x124>)
 8001c4a:	f000 fd37 	bl	80026bc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001c4e:	bf00      	nop
 8001c50:	3720      	adds	r7, #32
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	bf00      	nop
 8001c58:	40021000 	.word	0x40021000
 8001c5c:	40010800 	.word	0x40010800
 8001c60:	40010c00 	.word	0x40010c00
 8001c64:	40011000 	.word	0x40011000

08001c68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c6c:	b672      	cpsid	i
}
 8001c6e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c70:	bf00      	nop
 8001c72:	e7fd      	b.n	8001c70 <Error_Handler+0x8>

08001c74 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c74:	b480      	push	{r7}
 8001c76:	b085      	sub	sp, #20
 8001c78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001c7a:	4b15      	ldr	r3, [pc, #84]	@ (8001cd0 <HAL_MspInit+0x5c>)
 8001c7c:	699b      	ldr	r3, [r3, #24]
 8001c7e:	4a14      	ldr	r2, [pc, #80]	@ (8001cd0 <HAL_MspInit+0x5c>)
 8001c80:	f043 0301 	orr.w	r3, r3, #1
 8001c84:	6193      	str	r3, [r2, #24]
 8001c86:	4b12      	ldr	r3, [pc, #72]	@ (8001cd0 <HAL_MspInit+0x5c>)
 8001c88:	699b      	ldr	r3, [r3, #24]
 8001c8a:	f003 0301 	and.w	r3, r3, #1
 8001c8e:	60bb      	str	r3, [r7, #8]
 8001c90:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c92:	4b0f      	ldr	r3, [pc, #60]	@ (8001cd0 <HAL_MspInit+0x5c>)
 8001c94:	69db      	ldr	r3, [r3, #28]
 8001c96:	4a0e      	ldr	r2, [pc, #56]	@ (8001cd0 <HAL_MspInit+0x5c>)
 8001c98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c9c:	61d3      	str	r3, [r2, #28]
 8001c9e:	4b0c      	ldr	r3, [pc, #48]	@ (8001cd0 <HAL_MspInit+0x5c>)
 8001ca0:	69db      	ldr	r3, [r3, #28]
 8001ca2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ca6:	607b      	str	r3, [r7, #4]
 8001ca8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001caa:	4b0a      	ldr	r3, [pc, #40]	@ (8001cd4 <HAL_MspInit+0x60>)
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	60fb      	str	r3, [r7, #12]
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001cb6:	60fb      	str	r3, [r7, #12]
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001cbe:	60fb      	str	r3, [r7, #12]
 8001cc0:	4a04      	ldr	r2, [pc, #16]	@ (8001cd4 <HAL_MspInit+0x60>)
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cc6:	bf00      	nop
 8001cc8:	3714      	adds	r7, #20
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bc80      	pop	{r7}
 8001cce:	4770      	bx	lr
 8001cd0:	40021000 	.word	0x40021000
 8001cd4:	40010000 	.word	0x40010000

08001cd8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b088      	sub	sp, #32
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ce0:	f107 0310 	add.w	r3, r7, #16
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	601a      	str	r2, [r3, #0]
 8001ce8:	605a      	str	r2, [r3, #4]
 8001cea:	609a      	str	r2, [r3, #8]
 8001cec:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4a14      	ldr	r2, [pc, #80]	@ (8001d44 <HAL_ADC_MspInit+0x6c>)
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	d121      	bne.n	8001d3c <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001cf8:	4b13      	ldr	r3, [pc, #76]	@ (8001d48 <HAL_ADC_MspInit+0x70>)
 8001cfa:	699b      	ldr	r3, [r3, #24]
 8001cfc:	4a12      	ldr	r2, [pc, #72]	@ (8001d48 <HAL_ADC_MspInit+0x70>)
 8001cfe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d02:	6193      	str	r3, [r2, #24]
 8001d04:	4b10      	ldr	r3, [pc, #64]	@ (8001d48 <HAL_ADC_MspInit+0x70>)
 8001d06:	699b      	ldr	r3, [r3, #24]
 8001d08:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001d0c:	60fb      	str	r3, [r7, #12]
 8001d0e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d10:	4b0d      	ldr	r3, [pc, #52]	@ (8001d48 <HAL_ADC_MspInit+0x70>)
 8001d12:	699b      	ldr	r3, [r3, #24]
 8001d14:	4a0c      	ldr	r2, [pc, #48]	@ (8001d48 <HAL_ADC_MspInit+0x70>)
 8001d16:	f043 0304 	orr.w	r3, r3, #4
 8001d1a:	6193      	str	r3, [r2, #24]
 8001d1c:	4b0a      	ldr	r3, [pc, #40]	@ (8001d48 <HAL_ADC_MspInit+0x70>)
 8001d1e:	699b      	ldr	r3, [r3, #24]
 8001d20:	f003 0304 	and.w	r3, r3, #4
 8001d24:	60bb      	str	r3, [r7, #8]
 8001d26:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001d28:	2301      	movs	r3, #1
 8001d2a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d2c:	2303      	movs	r3, #3
 8001d2e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d30:	f107 0310 	add.w	r3, r7, #16
 8001d34:	4619      	mov	r1, r3
 8001d36:	4805      	ldr	r0, [pc, #20]	@ (8001d4c <HAL_ADC_MspInit+0x74>)
 8001d38:	f000 fcc0 	bl	80026bc <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001d3c:	bf00      	nop
 8001d3e:	3720      	adds	r7, #32
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bd80      	pop	{r7, pc}
 8001d44:	40012400 	.word	0x40012400
 8001d48:	40021000 	.word	0x40021000
 8001d4c:	40010800 	.word	0x40010800

08001d50 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b088      	sub	sp, #32
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d58:	f107 0310 	add.w	r3, r7, #16
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	601a      	str	r2, [r3, #0]
 8001d60:	605a      	str	r2, [r3, #4]
 8001d62:	609a      	str	r2, [r3, #8]
 8001d64:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4a15      	ldr	r2, [pc, #84]	@ (8001dc0 <HAL_I2C_MspInit+0x70>)
 8001d6c:	4293      	cmp	r3, r2
 8001d6e:	d123      	bne.n	8001db8 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d70:	4b14      	ldr	r3, [pc, #80]	@ (8001dc4 <HAL_I2C_MspInit+0x74>)
 8001d72:	699b      	ldr	r3, [r3, #24]
 8001d74:	4a13      	ldr	r2, [pc, #76]	@ (8001dc4 <HAL_I2C_MspInit+0x74>)
 8001d76:	f043 0308 	orr.w	r3, r3, #8
 8001d7a:	6193      	str	r3, [r2, #24]
 8001d7c:	4b11      	ldr	r3, [pc, #68]	@ (8001dc4 <HAL_I2C_MspInit+0x74>)
 8001d7e:	699b      	ldr	r3, [r3, #24]
 8001d80:	f003 0308 	and.w	r3, r3, #8
 8001d84:	60fb      	str	r3, [r7, #12]
 8001d86:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001d88:	23c0      	movs	r3, #192	@ 0xc0
 8001d8a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d8c:	2312      	movs	r3, #18
 8001d8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d90:	2303      	movs	r3, #3
 8001d92:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d94:	f107 0310 	add.w	r3, r7, #16
 8001d98:	4619      	mov	r1, r3
 8001d9a:	480b      	ldr	r0, [pc, #44]	@ (8001dc8 <HAL_I2C_MspInit+0x78>)
 8001d9c:	f000 fc8e 	bl	80026bc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001da0:	4b08      	ldr	r3, [pc, #32]	@ (8001dc4 <HAL_I2C_MspInit+0x74>)
 8001da2:	69db      	ldr	r3, [r3, #28]
 8001da4:	4a07      	ldr	r2, [pc, #28]	@ (8001dc4 <HAL_I2C_MspInit+0x74>)
 8001da6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001daa:	61d3      	str	r3, [r2, #28]
 8001dac:	4b05      	ldr	r3, [pc, #20]	@ (8001dc4 <HAL_I2C_MspInit+0x74>)
 8001dae:	69db      	ldr	r3, [r3, #28]
 8001db0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001db4:	60bb      	str	r3, [r7, #8]
 8001db6:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001db8:	bf00      	nop
 8001dba:	3720      	adds	r7, #32
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	40005400 	.word	0x40005400
 8001dc4:	40021000 	.word	0x40021000
 8001dc8:	40010c00 	.word	0x40010c00

08001dcc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b084      	sub	sp, #16
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ddc:	d113      	bne.n	8001e06 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001dde:	4b0c      	ldr	r3, [pc, #48]	@ (8001e10 <HAL_TIM_Base_MspInit+0x44>)
 8001de0:	69db      	ldr	r3, [r3, #28]
 8001de2:	4a0b      	ldr	r2, [pc, #44]	@ (8001e10 <HAL_TIM_Base_MspInit+0x44>)
 8001de4:	f043 0301 	orr.w	r3, r3, #1
 8001de8:	61d3      	str	r3, [r2, #28]
 8001dea:	4b09      	ldr	r3, [pc, #36]	@ (8001e10 <HAL_TIM_Base_MspInit+0x44>)
 8001dec:	69db      	ldr	r3, [r3, #28]
 8001dee:	f003 0301 	and.w	r3, r3, #1
 8001df2:	60fb      	str	r3, [r7, #12]
 8001df4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001df6:	2200      	movs	r2, #0
 8001df8:	2100      	movs	r1, #0
 8001dfa:	201c      	movs	r0, #28
 8001dfc:	f000 fc27 	bl	800264e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001e00:	201c      	movs	r0, #28
 8001e02:	f000 fc40 	bl	8002686 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001e06:	bf00      	nop
 8001e08:	3710      	adds	r7, #16
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	40021000 	.word	0x40021000

08001e14 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b088      	sub	sp, #32
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e1c:	f107 0310 	add.w	r3, r7, #16
 8001e20:	2200      	movs	r2, #0
 8001e22:	601a      	str	r2, [r3, #0]
 8001e24:	605a      	str	r2, [r3, #4]
 8001e26:	609a      	str	r2, [r3, #8]
 8001e28:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4a1c      	ldr	r2, [pc, #112]	@ (8001ea0 <HAL_UART_MspInit+0x8c>)
 8001e30:	4293      	cmp	r3, r2
 8001e32:	d131      	bne.n	8001e98 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001e34:	4b1b      	ldr	r3, [pc, #108]	@ (8001ea4 <HAL_UART_MspInit+0x90>)
 8001e36:	699b      	ldr	r3, [r3, #24]
 8001e38:	4a1a      	ldr	r2, [pc, #104]	@ (8001ea4 <HAL_UART_MspInit+0x90>)
 8001e3a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e3e:	6193      	str	r3, [r2, #24]
 8001e40:	4b18      	ldr	r3, [pc, #96]	@ (8001ea4 <HAL_UART_MspInit+0x90>)
 8001e42:	699b      	ldr	r3, [r3, #24]
 8001e44:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e48:	60fb      	str	r3, [r7, #12]
 8001e4a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e4c:	4b15      	ldr	r3, [pc, #84]	@ (8001ea4 <HAL_UART_MspInit+0x90>)
 8001e4e:	699b      	ldr	r3, [r3, #24]
 8001e50:	4a14      	ldr	r2, [pc, #80]	@ (8001ea4 <HAL_UART_MspInit+0x90>)
 8001e52:	f043 0304 	orr.w	r3, r3, #4
 8001e56:	6193      	str	r3, [r2, #24]
 8001e58:	4b12      	ldr	r3, [pc, #72]	@ (8001ea4 <HAL_UART_MspInit+0x90>)
 8001e5a:	699b      	ldr	r3, [r3, #24]
 8001e5c:	f003 0304 	and.w	r3, r3, #4
 8001e60:	60bb      	str	r3, [r7, #8]
 8001e62:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001e64:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001e68:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e6a:	2302      	movs	r3, #2
 8001e6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e6e:	2303      	movs	r3, #3
 8001e70:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e72:	f107 0310 	add.w	r3, r7, #16
 8001e76:	4619      	mov	r1, r3
 8001e78:	480b      	ldr	r0, [pc, #44]	@ (8001ea8 <HAL_UART_MspInit+0x94>)
 8001e7a:	f000 fc1f 	bl	80026bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001e7e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001e82:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e84:	2300      	movs	r3, #0
 8001e86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e8c:	f107 0310 	add.w	r3, r7, #16
 8001e90:	4619      	mov	r1, r3
 8001e92:	4805      	ldr	r0, [pc, #20]	@ (8001ea8 <HAL_UART_MspInit+0x94>)
 8001e94:	f000 fc12 	bl	80026bc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001e98:	bf00      	nop
 8001e9a:	3720      	adds	r7, #32
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	40013800 	.word	0x40013800
 8001ea4:	40021000 	.word	0x40021000
 8001ea8:	40010800 	.word	0x40010800

08001eac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001eac:	b480      	push	{r7}
 8001eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001eb0:	bf00      	nop
 8001eb2:	e7fd      	b.n	8001eb0 <NMI_Handler+0x4>

08001eb4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001eb8:	bf00      	nop
 8001eba:	e7fd      	b.n	8001eb8 <HardFault_Handler+0x4>

08001ebc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ec0:	bf00      	nop
 8001ec2:	e7fd      	b.n	8001ec0 <MemManage_Handler+0x4>

08001ec4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ec8:	bf00      	nop
 8001eca:	e7fd      	b.n	8001ec8 <BusFault_Handler+0x4>

08001ecc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ed0:	bf00      	nop
 8001ed2:	e7fd      	b.n	8001ed0 <UsageFault_Handler+0x4>

08001ed4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ed8:	bf00      	nop
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bc80      	pop	{r7}
 8001ede:	4770      	bx	lr

08001ee0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ee4:	bf00      	nop
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bc80      	pop	{r7}
 8001eea:	4770      	bx	lr

08001eec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001eec:	b480      	push	{r7}
 8001eee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ef0:	bf00      	nop
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bc80      	pop	{r7}
 8001ef6:	4770      	bx	lr

08001ef8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001efc:	f000 f87e 	bl	8001ffc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f00:	bf00      	nop
 8001f02:	bd80      	pop	{r7, pc}

08001f04 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001f08:	4802      	ldr	r0, [pc, #8]	@ (8001f14 <TIM2_IRQHandler+0x10>)
 8001f0a:	f001 fbcc 	bl	80036a6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001f0e:	bf00      	nop
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	bf00      	nop
 8001f14:	20000108 	.word	0x20000108

08001f18 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f1c:	bf00      	nop
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bc80      	pop	{r7}
 8001f22:	4770      	bx	lr

08001f24 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001f24:	f7ff fff8 	bl	8001f18 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f28:	480b      	ldr	r0, [pc, #44]	@ (8001f58 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001f2a:	490c      	ldr	r1, [pc, #48]	@ (8001f5c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001f2c:	4a0c      	ldr	r2, [pc, #48]	@ (8001f60 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001f2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f30:	e002      	b.n	8001f38 <LoopCopyDataInit>

08001f32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f36:	3304      	adds	r3, #4

08001f38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f3c:	d3f9      	bcc.n	8001f32 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f3e:	4a09      	ldr	r2, [pc, #36]	@ (8001f64 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001f40:	4c09      	ldr	r4, [pc, #36]	@ (8001f68 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001f42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f44:	e001      	b.n	8001f4a <LoopFillZerobss>

08001f46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f48:	3204      	adds	r2, #4

08001f4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f4c:	d3fb      	bcc.n	8001f46 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f4e:	f002 f935 	bl	80041bc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001f52:	f7ff fc13 	bl	800177c <main>
  bx lr
 8001f56:	4770      	bx	lr
  ldr r0, =_sdata
 8001f58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f5c:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8001f60:	08004bc8 	.word	0x08004bc8
  ldr r2, =_sbss
 8001f64:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8001f68:	200002f0 	.word	0x200002f0

08001f6c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001f6c:	e7fe      	b.n	8001f6c <ADC1_2_IRQHandler>
	...

08001f70 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f74:	4b08      	ldr	r3, [pc, #32]	@ (8001f98 <HAL_Init+0x28>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4a07      	ldr	r2, [pc, #28]	@ (8001f98 <HAL_Init+0x28>)
 8001f7a:	f043 0310 	orr.w	r3, r3, #16
 8001f7e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f80:	2003      	movs	r0, #3
 8001f82:	f000 fb59 	bl	8002638 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f86:	200f      	movs	r0, #15
 8001f88:	f000 f808 	bl	8001f9c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f8c:	f7ff fe72 	bl	8001c74 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f90:	2300      	movs	r3, #0
}
 8001f92:	4618      	mov	r0, r3
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	40022000 	.word	0x40022000

08001f9c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b082      	sub	sp, #8
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001fa4:	4b12      	ldr	r3, [pc, #72]	@ (8001ff0 <HAL_InitTick+0x54>)
 8001fa6:	681a      	ldr	r2, [r3, #0]
 8001fa8:	4b12      	ldr	r3, [pc, #72]	@ (8001ff4 <HAL_InitTick+0x58>)
 8001faa:	781b      	ldrb	r3, [r3, #0]
 8001fac:	4619      	mov	r1, r3
 8001fae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001fb2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001fb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fba:	4618      	mov	r0, r3
 8001fbc:	f000 fb71 	bl	80026a2 <HAL_SYSTICK_Config>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d001      	beq.n	8001fca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	e00e      	b.n	8001fe8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2b0f      	cmp	r3, #15
 8001fce:	d80a      	bhi.n	8001fe6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	6879      	ldr	r1, [r7, #4]
 8001fd4:	f04f 30ff 	mov.w	r0, #4294967295
 8001fd8:	f000 fb39 	bl	800264e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001fdc:	4a06      	ldr	r2, [pc, #24]	@ (8001ff8 <HAL_InitTick+0x5c>)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	e000      	b.n	8001fe8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001fe6:	2301      	movs	r3, #1
}
 8001fe8:	4618      	mov	r0, r3
 8001fea:	3708      	adds	r7, #8
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bd80      	pop	{r7, pc}
 8001ff0:	20000008 	.word	0x20000008
 8001ff4:	20000010 	.word	0x20000010
 8001ff8:	2000000c 	.word	0x2000000c

08001ffc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002000:	4b05      	ldr	r3, [pc, #20]	@ (8002018 <HAL_IncTick+0x1c>)
 8002002:	781b      	ldrb	r3, [r3, #0]
 8002004:	461a      	mov	r2, r3
 8002006:	4b05      	ldr	r3, [pc, #20]	@ (800201c <HAL_IncTick+0x20>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4413      	add	r3, r2
 800200c:	4a03      	ldr	r2, [pc, #12]	@ (800201c <HAL_IncTick+0x20>)
 800200e:	6013      	str	r3, [r2, #0]
}
 8002010:	bf00      	nop
 8002012:	46bd      	mov	sp, r7
 8002014:	bc80      	pop	{r7}
 8002016:	4770      	bx	lr
 8002018:	20000010 	.word	0x20000010
 800201c:	200001b4 	.word	0x200001b4

08002020 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002020:	b480      	push	{r7}
 8002022:	af00      	add	r7, sp, #0
  return uwTick;
 8002024:	4b02      	ldr	r3, [pc, #8]	@ (8002030 <HAL_GetTick+0x10>)
 8002026:	681b      	ldr	r3, [r3, #0]
}
 8002028:	4618      	mov	r0, r3
 800202a:	46bd      	mov	sp, r7
 800202c:	bc80      	pop	{r7}
 800202e:	4770      	bx	lr
 8002030:	200001b4 	.word	0x200001b4

08002034 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b084      	sub	sp, #16
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800203c:	f7ff fff0 	bl	8002020 <HAL_GetTick>
 8002040:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	f1b3 3fff 	cmp.w	r3, #4294967295
 800204c:	d005      	beq.n	800205a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800204e:	4b0a      	ldr	r3, [pc, #40]	@ (8002078 <HAL_Delay+0x44>)
 8002050:	781b      	ldrb	r3, [r3, #0]
 8002052:	461a      	mov	r2, r3
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	4413      	add	r3, r2
 8002058:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800205a:	bf00      	nop
 800205c:	f7ff ffe0 	bl	8002020 <HAL_GetTick>
 8002060:	4602      	mov	r2, r0
 8002062:	68bb      	ldr	r3, [r7, #8]
 8002064:	1ad3      	subs	r3, r2, r3
 8002066:	68fa      	ldr	r2, [r7, #12]
 8002068:	429a      	cmp	r2, r3
 800206a:	d8f7      	bhi.n	800205c <HAL_Delay+0x28>
  {
  }
}
 800206c:	bf00      	nop
 800206e:	bf00      	nop
 8002070:	3710      	adds	r7, #16
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	20000010 	.word	0x20000010

0800207c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b086      	sub	sp, #24
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002084:	2300      	movs	r3, #0
 8002086:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002088:	2300      	movs	r3, #0
 800208a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800208c:	2300      	movs	r3, #0
 800208e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002090:	2300      	movs	r3, #0
 8002092:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2b00      	cmp	r3, #0
 8002098:	d101      	bne.n	800209e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800209a:	2301      	movs	r3, #1
 800209c:	e0be      	b.n	800221c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	689b      	ldr	r3, [r3, #8]
 80020a2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d109      	bne.n	80020c0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2200      	movs	r2, #0
 80020b0:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2200      	movs	r2, #0
 80020b6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80020ba:	6878      	ldr	r0, [r7, #4]
 80020bc:	f7ff fe0c 	bl	8001cd8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80020c0:	6878      	ldr	r0, [r7, #4]
 80020c2:	f000 f9ab 	bl	800241c <ADC_ConversionStop_Disable>
 80020c6:	4603      	mov	r3, r0
 80020c8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020ce:	f003 0310 	and.w	r3, r3, #16
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	f040 8099 	bne.w	800220a <HAL_ADC_Init+0x18e>
 80020d8:	7dfb      	ldrb	r3, [r7, #23]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	f040 8095 	bne.w	800220a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020e4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80020e8:	f023 0302 	bic.w	r3, r3, #2
 80020ec:	f043 0202 	orr.w	r2, r3, #2
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80020fc:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	7b1b      	ldrb	r3, [r3, #12]
 8002102:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002104:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002106:	68ba      	ldr	r2, [r7, #8]
 8002108:	4313      	orrs	r3, r2
 800210a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	689b      	ldr	r3, [r3, #8]
 8002110:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002114:	d003      	beq.n	800211e <HAL_ADC_Init+0xa2>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	689b      	ldr	r3, [r3, #8]
 800211a:	2b01      	cmp	r3, #1
 800211c:	d102      	bne.n	8002124 <HAL_ADC_Init+0xa8>
 800211e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002122:	e000      	b.n	8002126 <HAL_ADC_Init+0xaa>
 8002124:	2300      	movs	r3, #0
 8002126:	693a      	ldr	r2, [r7, #16]
 8002128:	4313      	orrs	r3, r2
 800212a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	7d1b      	ldrb	r3, [r3, #20]
 8002130:	2b01      	cmp	r3, #1
 8002132:	d119      	bne.n	8002168 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	7b1b      	ldrb	r3, [r3, #12]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d109      	bne.n	8002150 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	699b      	ldr	r3, [r3, #24]
 8002140:	3b01      	subs	r3, #1
 8002142:	035a      	lsls	r2, r3, #13
 8002144:	693b      	ldr	r3, [r7, #16]
 8002146:	4313      	orrs	r3, r2
 8002148:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800214c:	613b      	str	r3, [r7, #16]
 800214e:	e00b      	b.n	8002168 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002154:	f043 0220 	orr.w	r2, r3, #32
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002160:	f043 0201 	orr.w	r2, r3, #1
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	693a      	ldr	r2, [r7, #16]
 8002178:	430a      	orrs	r2, r1
 800217a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	689a      	ldr	r2, [r3, #8]
 8002182:	4b28      	ldr	r3, [pc, #160]	@ (8002224 <HAL_ADC_Init+0x1a8>)
 8002184:	4013      	ands	r3, r2
 8002186:	687a      	ldr	r2, [r7, #4]
 8002188:	6812      	ldr	r2, [r2, #0]
 800218a:	68b9      	ldr	r1, [r7, #8]
 800218c:	430b      	orrs	r3, r1
 800218e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	689b      	ldr	r3, [r3, #8]
 8002194:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002198:	d003      	beq.n	80021a2 <HAL_ADC_Init+0x126>
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	689b      	ldr	r3, [r3, #8]
 800219e:	2b01      	cmp	r3, #1
 80021a0:	d104      	bne.n	80021ac <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	691b      	ldr	r3, [r3, #16]
 80021a6:	3b01      	subs	r3, #1
 80021a8:	051b      	lsls	r3, r3, #20
 80021aa:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021b2:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	68fa      	ldr	r2, [r7, #12]
 80021bc:	430a      	orrs	r2, r1
 80021be:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	689a      	ldr	r2, [r3, #8]
 80021c6:	4b18      	ldr	r3, [pc, #96]	@ (8002228 <HAL_ADC_Init+0x1ac>)
 80021c8:	4013      	ands	r3, r2
 80021ca:	68ba      	ldr	r2, [r7, #8]
 80021cc:	429a      	cmp	r2, r3
 80021ce:	d10b      	bne.n	80021e8 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2200      	movs	r2, #0
 80021d4:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021da:	f023 0303 	bic.w	r3, r3, #3
 80021de:	f043 0201 	orr.w	r2, r3, #1
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80021e6:	e018      	b.n	800221a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021ec:	f023 0312 	bic.w	r3, r3, #18
 80021f0:	f043 0210 	orr.w	r2, r3, #16
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021fc:	f043 0201 	orr.w	r2, r3, #1
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002204:	2301      	movs	r3, #1
 8002206:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002208:	e007      	b.n	800221a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800220e:	f043 0210 	orr.w	r2, r3, #16
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002216:	2301      	movs	r3, #1
 8002218:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800221a:	7dfb      	ldrb	r3, [r7, #23]
}
 800221c:	4618      	mov	r0, r3
 800221e:	3718      	adds	r7, #24
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}
 8002224:	ffe1f7fd 	.word	0xffe1f7fd
 8002228:	ff1f0efe 	.word	0xff1f0efe

0800222c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800222c:	b480      	push	{r7}
 800222e:	b085      	sub	sp, #20
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
 8002234:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002236:	2300      	movs	r3, #0
 8002238:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800223a:	2300      	movs	r3, #0
 800223c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002244:	2b01      	cmp	r3, #1
 8002246:	d101      	bne.n	800224c <HAL_ADC_ConfigChannel+0x20>
 8002248:	2302      	movs	r3, #2
 800224a:	e0dc      	b.n	8002406 <HAL_ADC_ConfigChannel+0x1da>
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2201      	movs	r2, #1
 8002250:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	2b06      	cmp	r3, #6
 800225a:	d81c      	bhi.n	8002296 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	685a      	ldr	r2, [r3, #4]
 8002266:	4613      	mov	r3, r2
 8002268:	009b      	lsls	r3, r3, #2
 800226a:	4413      	add	r3, r2
 800226c:	3b05      	subs	r3, #5
 800226e:	221f      	movs	r2, #31
 8002270:	fa02 f303 	lsl.w	r3, r2, r3
 8002274:	43db      	mvns	r3, r3
 8002276:	4019      	ands	r1, r3
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	6818      	ldr	r0, [r3, #0]
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	685a      	ldr	r2, [r3, #4]
 8002280:	4613      	mov	r3, r2
 8002282:	009b      	lsls	r3, r3, #2
 8002284:	4413      	add	r3, r2
 8002286:	3b05      	subs	r3, #5
 8002288:	fa00 f203 	lsl.w	r2, r0, r3
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	430a      	orrs	r2, r1
 8002292:	635a      	str	r2, [r3, #52]	@ 0x34
 8002294:	e03c      	b.n	8002310 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	2b0c      	cmp	r3, #12
 800229c:	d81c      	bhi.n	80022d8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	685a      	ldr	r2, [r3, #4]
 80022a8:	4613      	mov	r3, r2
 80022aa:	009b      	lsls	r3, r3, #2
 80022ac:	4413      	add	r3, r2
 80022ae:	3b23      	subs	r3, #35	@ 0x23
 80022b0:	221f      	movs	r2, #31
 80022b2:	fa02 f303 	lsl.w	r3, r2, r3
 80022b6:	43db      	mvns	r3, r3
 80022b8:	4019      	ands	r1, r3
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	6818      	ldr	r0, [r3, #0]
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	685a      	ldr	r2, [r3, #4]
 80022c2:	4613      	mov	r3, r2
 80022c4:	009b      	lsls	r3, r3, #2
 80022c6:	4413      	add	r3, r2
 80022c8:	3b23      	subs	r3, #35	@ 0x23
 80022ca:	fa00 f203 	lsl.w	r2, r0, r3
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	430a      	orrs	r2, r1
 80022d4:	631a      	str	r2, [r3, #48]	@ 0x30
 80022d6:	e01b      	b.n	8002310 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	685a      	ldr	r2, [r3, #4]
 80022e2:	4613      	mov	r3, r2
 80022e4:	009b      	lsls	r3, r3, #2
 80022e6:	4413      	add	r3, r2
 80022e8:	3b41      	subs	r3, #65	@ 0x41
 80022ea:	221f      	movs	r2, #31
 80022ec:	fa02 f303 	lsl.w	r3, r2, r3
 80022f0:	43db      	mvns	r3, r3
 80022f2:	4019      	ands	r1, r3
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	6818      	ldr	r0, [r3, #0]
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	685a      	ldr	r2, [r3, #4]
 80022fc:	4613      	mov	r3, r2
 80022fe:	009b      	lsls	r3, r3, #2
 8002300:	4413      	add	r3, r2
 8002302:	3b41      	subs	r3, #65	@ 0x41
 8002304:	fa00 f203 	lsl.w	r2, r0, r3
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	430a      	orrs	r2, r1
 800230e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	2b09      	cmp	r3, #9
 8002316:	d91c      	bls.n	8002352 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	68d9      	ldr	r1, [r3, #12]
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	681a      	ldr	r2, [r3, #0]
 8002322:	4613      	mov	r3, r2
 8002324:	005b      	lsls	r3, r3, #1
 8002326:	4413      	add	r3, r2
 8002328:	3b1e      	subs	r3, #30
 800232a:	2207      	movs	r2, #7
 800232c:	fa02 f303 	lsl.w	r3, r2, r3
 8002330:	43db      	mvns	r3, r3
 8002332:	4019      	ands	r1, r3
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	6898      	ldr	r0, [r3, #8]
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	681a      	ldr	r2, [r3, #0]
 800233c:	4613      	mov	r3, r2
 800233e:	005b      	lsls	r3, r3, #1
 8002340:	4413      	add	r3, r2
 8002342:	3b1e      	subs	r3, #30
 8002344:	fa00 f203 	lsl.w	r2, r0, r3
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	430a      	orrs	r2, r1
 800234e:	60da      	str	r2, [r3, #12]
 8002350:	e019      	b.n	8002386 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	6919      	ldr	r1, [r3, #16]
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	681a      	ldr	r2, [r3, #0]
 800235c:	4613      	mov	r3, r2
 800235e:	005b      	lsls	r3, r3, #1
 8002360:	4413      	add	r3, r2
 8002362:	2207      	movs	r2, #7
 8002364:	fa02 f303 	lsl.w	r3, r2, r3
 8002368:	43db      	mvns	r3, r3
 800236a:	4019      	ands	r1, r3
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	6898      	ldr	r0, [r3, #8]
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	681a      	ldr	r2, [r3, #0]
 8002374:	4613      	mov	r3, r2
 8002376:	005b      	lsls	r3, r3, #1
 8002378:	4413      	add	r3, r2
 800237a:	fa00 f203 	lsl.w	r2, r0, r3
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	430a      	orrs	r2, r1
 8002384:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	2b10      	cmp	r3, #16
 800238c:	d003      	beq.n	8002396 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002392:	2b11      	cmp	r3, #17
 8002394:	d132      	bne.n	80023fc <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	4a1d      	ldr	r2, [pc, #116]	@ (8002410 <HAL_ADC_ConfigChannel+0x1e4>)
 800239c:	4293      	cmp	r3, r2
 800239e:	d125      	bne.n	80023ec <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	689b      	ldr	r3, [r3, #8]
 80023a6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d126      	bne.n	80023fc <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	689a      	ldr	r2, [r3, #8]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80023bc:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	2b10      	cmp	r3, #16
 80023c4:	d11a      	bne.n	80023fc <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80023c6:	4b13      	ldr	r3, [pc, #76]	@ (8002414 <HAL_ADC_ConfigChannel+0x1e8>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	4a13      	ldr	r2, [pc, #76]	@ (8002418 <HAL_ADC_ConfigChannel+0x1ec>)
 80023cc:	fba2 2303 	umull	r2, r3, r2, r3
 80023d0:	0c9a      	lsrs	r2, r3, #18
 80023d2:	4613      	mov	r3, r2
 80023d4:	009b      	lsls	r3, r3, #2
 80023d6:	4413      	add	r3, r2
 80023d8:	005b      	lsls	r3, r3, #1
 80023da:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80023dc:	e002      	b.n	80023e4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80023de:	68bb      	ldr	r3, [r7, #8]
 80023e0:	3b01      	subs	r3, #1
 80023e2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80023e4:	68bb      	ldr	r3, [r7, #8]
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d1f9      	bne.n	80023de <HAL_ADC_ConfigChannel+0x1b2>
 80023ea:	e007      	b.n	80023fc <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023f0:	f043 0220 	orr.w	r2, r3, #32
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 80023f8:	2301      	movs	r3, #1
 80023fa:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2200      	movs	r2, #0
 8002400:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002404:	7bfb      	ldrb	r3, [r7, #15]
}
 8002406:	4618      	mov	r0, r3
 8002408:	3714      	adds	r7, #20
 800240a:	46bd      	mov	sp, r7
 800240c:	bc80      	pop	{r7}
 800240e:	4770      	bx	lr
 8002410:	40012400 	.word	0x40012400
 8002414:	20000008 	.word	0x20000008
 8002418:	431bde83 	.word	0x431bde83

0800241c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b084      	sub	sp, #16
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002424:	2300      	movs	r3, #0
 8002426:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	689b      	ldr	r3, [r3, #8]
 800242e:	f003 0301 	and.w	r3, r3, #1
 8002432:	2b01      	cmp	r3, #1
 8002434:	d12e      	bne.n	8002494 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	689a      	ldr	r2, [r3, #8]
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f022 0201 	bic.w	r2, r2, #1
 8002444:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002446:	f7ff fdeb 	bl	8002020 <HAL_GetTick>
 800244a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800244c:	e01b      	b.n	8002486 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800244e:	f7ff fde7 	bl	8002020 <HAL_GetTick>
 8002452:	4602      	mov	r2, r0
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	1ad3      	subs	r3, r2, r3
 8002458:	2b02      	cmp	r3, #2
 800245a:	d914      	bls.n	8002486 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	689b      	ldr	r3, [r3, #8]
 8002462:	f003 0301 	and.w	r3, r3, #1
 8002466:	2b01      	cmp	r3, #1
 8002468:	d10d      	bne.n	8002486 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800246e:	f043 0210 	orr.w	r2, r3, #16
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800247a:	f043 0201 	orr.w	r2, r3, #1
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002482:	2301      	movs	r3, #1
 8002484:	e007      	b.n	8002496 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	689b      	ldr	r3, [r3, #8]
 800248c:	f003 0301 	and.w	r3, r3, #1
 8002490:	2b01      	cmp	r3, #1
 8002492:	d0dc      	beq.n	800244e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002494:	2300      	movs	r3, #0
}
 8002496:	4618      	mov	r0, r3
 8002498:	3710      	adds	r7, #16
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}
	...

080024a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b085      	sub	sp, #20
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	f003 0307 	and.w	r3, r3, #7
 80024ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024b0:	4b0c      	ldr	r3, [pc, #48]	@ (80024e4 <__NVIC_SetPriorityGrouping+0x44>)
 80024b2:	68db      	ldr	r3, [r3, #12]
 80024b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024b6:	68ba      	ldr	r2, [r7, #8]
 80024b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80024bc:	4013      	ands	r3, r2
 80024be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024c4:	68bb      	ldr	r3, [r7, #8]
 80024c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80024cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80024d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024d2:	4a04      	ldr	r2, [pc, #16]	@ (80024e4 <__NVIC_SetPriorityGrouping+0x44>)
 80024d4:	68bb      	ldr	r3, [r7, #8]
 80024d6:	60d3      	str	r3, [r2, #12]
}
 80024d8:	bf00      	nop
 80024da:	3714      	adds	r7, #20
 80024dc:	46bd      	mov	sp, r7
 80024de:	bc80      	pop	{r7}
 80024e0:	4770      	bx	lr
 80024e2:	bf00      	nop
 80024e4:	e000ed00 	.word	0xe000ed00

080024e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024e8:	b480      	push	{r7}
 80024ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024ec:	4b04      	ldr	r3, [pc, #16]	@ (8002500 <__NVIC_GetPriorityGrouping+0x18>)
 80024ee:	68db      	ldr	r3, [r3, #12]
 80024f0:	0a1b      	lsrs	r3, r3, #8
 80024f2:	f003 0307 	and.w	r3, r3, #7
}
 80024f6:	4618      	mov	r0, r3
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bc80      	pop	{r7}
 80024fc:	4770      	bx	lr
 80024fe:	bf00      	nop
 8002500:	e000ed00 	.word	0xe000ed00

08002504 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002504:	b480      	push	{r7}
 8002506:	b083      	sub	sp, #12
 8002508:	af00      	add	r7, sp, #0
 800250a:	4603      	mov	r3, r0
 800250c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800250e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002512:	2b00      	cmp	r3, #0
 8002514:	db0b      	blt.n	800252e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002516:	79fb      	ldrb	r3, [r7, #7]
 8002518:	f003 021f 	and.w	r2, r3, #31
 800251c:	4906      	ldr	r1, [pc, #24]	@ (8002538 <__NVIC_EnableIRQ+0x34>)
 800251e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002522:	095b      	lsrs	r3, r3, #5
 8002524:	2001      	movs	r0, #1
 8002526:	fa00 f202 	lsl.w	r2, r0, r2
 800252a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800252e:	bf00      	nop
 8002530:	370c      	adds	r7, #12
 8002532:	46bd      	mov	sp, r7
 8002534:	bc80      	pop	{r7}
 8002536:	4770      	bx	lr
 8002538:	e000e100 	.word	0xe000e100

0800253c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800253c:	b480      	push	{r7}
 800253e:	b083      	sub	sp, #12
 8002540:	af00      	add	r7, sp, #0
 8002542:	4603      	mov	r3, r0
 8002544:	6039      	str	r1, [r7, #0]
 8002546:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002548:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800254c:	2b00      	cmp	r3, #0
 800254e:	db0a      	blt.n	8002566 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	b2da      	uxtb	r2, r3
 8002554:	490c      	ldr	r1, [pc, #48]	@ (8002588 <__NVIC_SetPriority+0x4c>)
 8002556:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800255a:	0112      	lsls	r2, r2, #4
 800255c:	b2d2      	uxtb	r2, r2
 800255e:	440b      	add	r3, r1
 8002560:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002564:	e00a      	b.n	800257c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	b2da      	uxtb	r2, r3
 800256a:	4908      	ldr	r1, [pc, #32]	@ (800258c <__NVIC_SetPriority+0x50>)
 800256c:	79fb      	ldrb	r3, [r7, #7]
 800256e:	f003 030f 	and.w	r3, r3, #15
 8002572:	3b04      	subs	r3, #4
 8002574:	0112      	lsls	r2, r2, #4
 8002576:	b2d2      	uxtb	r2, r2
 8002578:	440b      	add	r3, r1
 800257a:	761a      	strb	r2, [r3, #24]
}
 800257c:	bf00      	nop
 800257e:	370c      	adds	r7, #12
 8002580:	46bd      	mov	sp, r7
 8002582:	bc80      	pop	{r7}
 8002584:	4770      	bx	lr
 8002586:	bf00      	nop
 8002588:	e000e100 	.word	0xe000e100
 800258c:	e000ed00 	.word	0xe000ed00

08002590 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002590:	b480      	push	{r7}
 8002592:	b089      	sub	sp, #36	@ 0x24
 8002594:	af00      	add	r7, sp, #0
 8002596:	60f8      	str	r0, [r7, #12]
 8002598:	60b9      	str	r1, [r7, #8]
 800259a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	f003 0307 	and.w	r3, r3, #7
 80025a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025a4:	69fb      	ldr	r3, [r7, #28]
 80025a6:	f1c3 0307 	rsb	r3, r3, #7
 80025aa:	2b04      	cmp	r3, #4
 80025ac:	bf28      	it	cs
 80025ae:	2304      	movcs	r3, #4
 80025b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025b2:	69fb      	ldr	r3, [r7, #28]
 80025b4:	3304      	adds	r3, #4
 80025b6:	2b06      	cmp	r3, #6
 80025b8:	d902      	bls.n	80025c0 <NVIC_EncodePriority+0x30>
 80025ba:	69fb      	ldr	r3, [r7, #28]
 80025bc:	3b03      	subs	r3, #3
 80025be:	e000      	b.n	80025c2 <NVIC_EncodePriority+0x32>
 80025c0:	2300      	movs	r3, #0
 80025c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025c4:	f04f 32ff 	mov.w	r2, #4294967295
 80025c8:	69bb      	ldr	r3, [r7, #24]
 80025ca:	fa02 f303 	lsl.w	r3, r2, r3
 80025ce:	43da      	mvns	r2, r3
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	401a      	ands	r2, r3
 80025d4:	697b      	ldr	r3, [r7, #20]
 80025d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025d8:	f04f 31ff 	mov.w	r1, #4294967295
 80025dc:	697b      	ldr	r3, [r7, #20]
 80025de:	fa01 f303 	lsl.w	r3, r1, r3
 80025e2:	43d9      	mvns	r1, r3
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025e8:	4313      	orrs	r3, r2
         );
}
 80025ea:	4618      	mov	r0, r3
 80025ec:	3724      	adds	r7, #36	@ 0x24
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bc80      	pop	{r7}
 80025f2:	4770      	bx	lr

080025f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b082      	sub	sp, #8
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	3b01      	subs	r3, #1
 8002600:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002604:	d301      	bcc.n	800260a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002606:	2301      	movs	r3, #1
 8002608:	e00f      	b.n	800262a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800260a:	4a0a      	ldr	r2, [pc, #40]	@ (8002634 <SysTick_Config+0x40>)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	3b01      	subs	r3, #1
 8002610:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002612:	210f      	movs	r1, #15
 8002614:	f04f 30ff 	mov.w	r0, #4294967295
 8002618:	f7ff ff90 	bl	800253c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800261c:	4b05      	ldr	r3, [pc, #20]	@ (8002634 <SysTick_Config+0x40>)
 800261e:	2200      	movs	r2, #0
 8002620:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002622:	4b04      	ldr	r3, [pc, #16]	@ (8002634 <SysTick_Config+0x40>)
 8002624:	2207      	movs	r2, #7
 8002626:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002628:	2300      	movs	r3, #0
}
 800262a:	4618      	mov	r0, r3
 800262c:	3708      	adds	r7, #8
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}
 8002632:	bf00      	nop
 8002634:	e000e010 	.word	0xe000e010

08002638 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b082      	sub	sp, #8
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002640:	6878      	ldr	r0, [r7, #4]
 8002642:	f7ff ff2d 	bl	80024a0 <__NVIC_SetPriorityGrouping>
}
 8002646:	bf00      	nop
 8002648:	3708      	adds	r7, #8
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}

0800264e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800264e:	b580      	push	{r7, lr}
 8002650:	b086      	sub	sp, #24
 8002652:	af00      	add	r7, sp, #0
 8002654:	4603      	mov	r3, r0
 8002656:	60b9      	str	r1, [r7, #8]
 8002658:	607a      	str	r2, [r7, #4]
 800265a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800265c:	2300      	movs	r3, #0
 800265e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002660:	f7ff ff42 	bl	80024e8 <__NVIC_GetPriorityGrouping>
 8002664:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002666:	687a      	ldr	r2, [r7, #4]
 8002668:	68b9      	ldr	r1, [r7, #8]
 800266a:	6978      	ldr	r0, [r7, #20]
 800266c:	f7ff ff90 	bl	8002590 <NVIC_EncodePriority>
 8002670:	4602      	mov	r2, r0
 8002672:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002676:	4611      	mov	r1, r2
 8002678:	4618      	mov	r0, r3
 800267a:	f7ff ff5f 	bl	800253c <__NVIC_SetPriority>
}
 800267e:	bf00      	nop
 8002680:	3718      	adds	r7, #24
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}

08002686 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002686:	b580      	push	{r7, lr}
 8002688:	b082      	sub	sp, #8
 800268a:	af00      	add	r7, sp, #0
 800268c:	4603      	mov	r3, r0
 800268e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002690:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002694:	4618      	mov	r0, r3
 8002696:	f7ff ff35 	bl	8002504 <__NVIC_EnableIRQ>
}
 800269a:	bf00      	nop
 800269c:	3708      	adds	r7, #8
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd80      	pop	{r7, pc}

080026a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026a2:	b580      	push	{r7, lr}
 80026a4:	b082      	sub	sp, #8
 80026a6:	af00      	add	r7, sp, #0
 80026a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026aa:	6878      	ldr	r0, [r7, #4]
 80026ac:	f7ff ffa2 	bl	80025f4 <SysTick_Config>
 80026b0:	4603      	mov	r3, r0
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	3708      	adds	r7, #8
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}
	...

080026bc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026bc:	b480      	push	{r7}
 80026be:	b08b      	sub	sp, #44	@ 0x2c
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
 80026c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80026c6:	2300      	movs	r3, #0
 80026c8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80026ca:	2300      	movs	r3, #0
 80026cc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026ce:	e169      	b.n	80029a4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80026d0:	2201      	movs	r2, #1
 80026d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026d4:	fa02 f303 	lsl.w	r3, r2, r3
 80026d8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	69fa      	ldr	r2, [r7, #28]
 80026e0:	4013      	ands	r3, r2
 80026e2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80026e4:	69ba      	ldr	r2, [r7, #24]
 80026e6:	69fb      	ldr	r3, [r7, #28]
 80026e8:	429a      	cmp	r2, r3
 80026ea:	f040 8158 	bne.w	800299e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	4a9a      	ldr	r2, [pc, #616]	@ (800295c <HAL_GPIO_Init+0x2a0>)
 80026f4:	4293      	cmp	r3, r2
 80026f6:	d05e      	beq.n	80027b6 <HAL_GPIO_Init+0xfa>
 80026f8:	4a98      	ldr	r2, [pc, #608]	@ (800295c <HAL_GPIO_Init+0x2a0>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d875      	bhi.n	80027ea <HAL_GPIO_Init+0x12e>
 80026fe:	4a98      	ldr	r2, [pc, #608]	@ (8002960 <HAL_GPIO_Init+0x2a4>)
 8002700:	4293      	cmp	r3, r2
 8002702:	d058      	beq.n	80027b6 <HAL_GPIO_Init+0xfa>
 8002704:	4a96      	ldr	r2, [pc, #600]	@ (8002960 <HAL_GPIO_Init+0x2a4>)
 8002706:	4293      	cmp	r3, r2
 8002708:	d86f      	bhi.n	80027ea <HAL_GPIO_Init+0x12e>
 800270a:	4a96      	ldr	r2, [pc, #600]	@ (8002964 <HAL_GPIO_Init+0x2a8>)
 800270c:	4293      	cmp	r3, r2
 800270e:	d052      	beq.n	80027b6 <HAL_GPIO_Init+0xfa>
 8002710:	4a94      	ldr	r2, [pc, #592]	@ (8002964 <HAL_GPIO_Init+0x2a8>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d869      	bhi.n	80027ea <HAL_GPIO_Init+0x12e>
 8002716:	4a94      	ldr	r2, [pc, #592]	@ (8002968 <HAL_GPIO_Init+0x2ac>)
 8002718:	4293      	cmp	r3, r2
 800271a:	d04c      	beq.n	80027b6 <HAL_GPIO_Init+0xfa>
 800271c:	4a92      	ldr	r2, [pc, #584]	@ (8002968 <HAL_GPIO_Init+0x2ac>)
 800271e:	4293      	cmp	r3, r2
 8002720:	d863      	bhi.n	80027ea <HAL_GPIO_Init+0x12e>
 8002722:	4a92      	ldr	r2, [pc, #584]	@ (800296c <HAL_GPIO_Init+0x2b0>)
 8002724:	4293      	cmp	r3, r2
 8002726:	d046      	beq.n	80027b6 <HAL_GPIO_Init+0xfa>
 8002728:	4a90      	ldr	r2, [pc, #576]	@ (800296c <HAL_GPIO_Init+0x2b0>)
 800272a:	4293      	cmp	r3, r2
 800272c:	d85d      	bhi.n	80027ea <HAL_GPIO_Init+0x12e>
 800272e:	2b12      	cmp	r3, #18
 8002730:	d82a      	bhi.n	8002788 <HAL_GPIO_Init+0xcc>
 8002732:	2b12      	cmp	r3, #18
 8002734:	d859      	bhi.n	80027ea <HAL_GPIO_Init+0x12e>
 8002736:	a201      	add	r2, pc, #4	@ (adr r2, 800273c <HAL_GPIO_Init+0x80>)
 8002738:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800273c:	080027b7 	.word	0x080027b7
 8002740:	08002791 	.word	0x08002791
 8002744:	080027a3 	.word	0x080027a3
 8002748:	080027e5 	.word	0x080027e5
 800274c:	080027eb 	.word	0x080027eb
 8002750:	080027eb 	.word	0x080027eb
 8002754:	080027eb 	.word	0x080027eb
 8002758:	080027eb 	.word	0x080027eb
 800275c:	080027eb 	.word	0x080027eb
 8002760:	080027eb 	.word	0x080027eb
 8002764:	080027eb 	.word	0x080027eb
 8002768:	080027eb 	.word	0x080027eb
 800276c:	080027eb 	.word	0x080027eb
 8002770:	080027eb 	.word	0x080027eb
 8002774:	080027eb 	.word	0x080027eb
 8002778:	080027eb 	.word	0x080027eb
 800277c:	080027eb 	.word	0x080027eb
 8002780:	08002799 	.word	0x08002799
 8002784:	080027ad 	.word	0x080027ad
 8002788:	4a79      	ldr	r2, [pc, #484]	@ (8002970 <HAL_GPIO_Init+0x2b4>)
 800278a:	4293      	cmp	r3, r2
 800278c:	d013      	beq.n	80027b6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800278e:	e02c      	b.n	80027ea <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	68db      	ldr	r3, [r3, #12]
 8002794:	623b      	str	r3, [r7, #32]
          break;
 8002796:	e029      	b.n	80027ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	68db      	ldr	r3, [r3, #12]
 800279c:	3304      	adds	r3, #4
 800279e:	623b      	str	r3, [r7, #32]
          break;
 80027a0:	e024      	b.n	80027ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	68db      	ldr	r3, [r3, #12]
 80027a6:	3308      	adds	r3, #8
 80027a8:	623b      	str	r3, [r7, #32]
          break;
 80027aa:	e01f      	b.n	80027ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	68db      	ldr	r3, [r3, #12]
 80027b0:	330c      	adds	r3, #12
 80027b2:	623b      	str	r3, [r7, #32]
          break;
 80027b4:	e01a      	b.n	80027ec <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	689b      	ldr	r3, [r3, #8]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d102      	bne.n	80027c4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80027be:	2304      	movs	r3, #4
 80027c0:	623b      	str	r3, [r7, #32]
          break;
 80027c2:	e013      	b.n	80027ec <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	689b      	ldr	r3, [r3, #8]
 80027c8:	2b01      	cmp	r3, #1
 80027ca:	d105      	bne.n	80027d8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80027cc:	2308      	movs	r3, #8
 80027ce:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	69fa      	ldr	r2, [r7, #28]
 80027d4:	611a      	str	r2, [r3, #16]
          break;
 80027d6:	e009      	b.n	80027ec <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80027d8:	2308      	movs	r3, #8
 80027da:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	69fa      	ldr	r2, [r7, #28]
 80027e0:	615a      	str	r2, [r3, #20]
          break;
 80027e2:	e003      	b.n	80027ec <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80027e4:	2300      	movs	r3, #0
 80027e6:	623b      	str	r3, [r7, #32]
          break;
 80027e8:	e000      	b.n	80027ec <HAL_GPIO_Init+0x130>
          break;
 80027ea:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80027ec:	69bb      	ldr	r3, [r7, #24]
 80027ee:	2bff      	cmp	r3, #255	@ 0xff
 80027f0:	d801      	bhi.n	80027f6 <HAL_GPIO_Init+0x13a>
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	e001      	b.n	80027fa <HAL_GPIO_Init+0x13e>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	3304      	adds	r3, #4
 80027fa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80027fc:	69bb      	ldr	r3, [r7, #24]
 80027fe:	2bff      	cmp	r3, #255	@ 0xff
 8002800:	d802      	bhi.n	8002808 <HAL_GPIO_Init+0x14c>
 8002802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002804:	009b      	lsls	r3, r3, #2
 8002806:	e002      	b.n	800280e <HAL_GPIO_Init+0x152>
 8002808:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800280a:	3b08      	subs	r3, #8
 800280c:	009b      	lsls	r3, r3, #2
 800280e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	681a      	ldr	r2, [r3, #0]
 8002814:	210f      	movs	r1, #15
 8002816:	693b      	ldr	r3, [r7, #16]
 8002818:	fa01 f303 	lsl.w	r3, r1, r3
 800281c:	43db      	mvns	r3, r3
 800281e:	401a      	ands	r2, r3
 8002820:	6a39      	ldr	r1, [r7, #32]
 8002822:	693b      	ldr	r3, [r7, #16]
 8002824:	fa01 f303 	lsl.w	r3, r1, r3
 8002828:	431a      	orrs	r2, r3
 800282a:	697b      	ldr	r3, [r7, #20]
 800282c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002836:	2b00      	cmp	r3, #0
 8002838:	f000 80b1 	beq.w	800299e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800283c:	4b4d      	ldr	r3, [pc, #308]	@ (8002974 <HAL_GPIO_Init+0x2b8>)
 800283e:	699b      	ldr	r3, [r3, #24]
 8002840:	4a4c      	ldr	r2, [pc, #304]	@ (8002974 <HAL_GPIO_Init+0x2b8>)
 8002842:	f043 0301 	orr.w	r3, r3, #1
 8002846:	6193      	str	r3, [r2, #24]
 8002848:	4b4a      	ldr	r3, [pc, #296]	@ (8002974 <HAL_GPIO_Init+0x2b8>)
 800284a:	699b      	ldr	r3, [r3, #24]
 800284c:	f003 0301 	and.w	r3, r3, #1
 8002850:	60bb      	str	r3, [r7, #8]
 8002852:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002854:	4a48      	ldr	r2, [pc, #288]	@ (8002978 <HAL_GPIO_Init+0x2bc>)
 8002856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002858:	089b      	lsrs	r3, r3, #2
 800285a:	3302      	adds	r3, #2
 800285c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002860:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002864:	f003 0303 	and.w	r3, r3, #3
 8002868:	009b      	lsls	r3, r3, #2
 800286a:	220f      	movs	r2, #15
 800286c:	fa02 f303 	lsl.w	r3, r2, r3
 8002870:	43db      	mvns	r3, r3
 8002872:	68fa      	ldr	r2, [r7, #12]
 8002874:	4013      	ands	r3, r2
 8002876:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	4a40      	ldr	r2, [pc, #256]	@ (800297c <HAL_GPIO_Init+0x2c0>)
 800287c:	4293      	cmp	r3, r2
 800287e:	d013      	beq.n	80028a8 <HAL_GPIO_Init+0x1ec>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	4a3f      	ldr	r2, [pc, #252]	@ (8002980 <HAL_GPIO_Init+0x2c4>)
 8002884:	4293      	cmp	r3, r2
 8002886:	d00d      	beq.n	80028a4 <HAL_GPIO_Init+0x1e8>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	4a3e      	ldr	r2, [pc, #248]	@ (8002984 <HAL_GPIO_Init+0x2c8>)
 800288c:	4293      	cmp	r3, r2
 800288e:	d007      	beq.n	80028a0 <HAL_GPIO_Init+0x1e4>
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	4a3d      	ldr	r2, [pc, #244]	@ (8002988 <HAL_GPIO_Init+0x2cc>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d101      	bne.n	800289c <HAL_GPIO_Init+0x1e0>
 8002898:	2303      	movs	r3, #3
 800289a:	e006      	b.n	80028aa <HAL_GPIO_Init+0x1ee>
 800289c:	2304      	movs	r3, #4
 800289e:	e004      	b.n	80028aa <HAL_GPIO_Init+0x1ee>
 80028a0:	2302      	movs	r3, #2
 80028a2:	e002      	b.n	80028aa <HAL_GPIO_Init+0x1ee>
 80028a4:	2301      	movs	r3, #1
 80028a6:	e000      	b.n	80028aa <HAL_GPIO_Init+0x1ee>
 80028a8:	2300      	movs	r3, #0
 80028aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028ac:	f002 0203 	and.w	r2, r2, #3
 80028b0:	0092      	lsls	r2, r2, #2
 80028b2:	4093      	lsls	r3, r2
 80028b4:	68fa      	ldr	r2, [r7, #12]
 80028b6:	4313      	orrs	r3, r2
 80028b8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80028ba:	492f      	ldr	r1, [pc, #188]	@ (8002978 <HAL_GPIO_Init+0x2bc>)
 80028bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028be:	089b      	lsrs	r3, r3, #2
 80028c0:	3302      	adds	r3, #2
 80028c2:	68fa      	ldr	r2, [r7, #12]
 80028c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d006      	beq.n	80028e2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80028d4:	4b2d      	ldr	r3, [pc, #180]	@ (800298c <HAL_GPIO_Init+0x2d0>)
 80028d6:	689a      	ldr	r2, [r3, #8]
 80028d8:	492c      	ldr	r1, [pc, #176]	@ (800298c <HAL_GPIO_Init+0x2d0>)
 80028da:	69bb      	ldr	r3, [r7, #24]
 80028dc:	4313      	orrs	r3, r2
 80028de:	608b      	str	r3, [r1, #8]
 80028e0:	e006      	b.n	80028f0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80028e2:	4b2a      	ldr	r3, [pc, #168]	@ (800298c <HAL_GPIO_Init+0x2d0>)
 80028e4:	689a      	ldr	r2, [r3, #8]
 80028e6:	69bb      	ldr	r3, [r7, #24]
 80028e8:	43db      	mvns	r3, r3
 80028ea:	4928      	ldr	r1, [pc, #160]	@ (800298c <HAL_GPIO_Init+0x2d0>)
 80028ec:	4013      	ands	r3, r2
 80028ee:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d006      	beq.n	800290a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80028fc:	4b23      	ldr	r3, [pc, #140]	@ (800298c <HAL_GPIO_Init+0x2d0>)
 80028fe:	68da      	ldr	r2, [r3, #12]
 8002900:	4922      	ldr	r1, [pc, #136]	@ (800298c <HAL_GPIO_Init+0x2d0>)
 8002902:	69bb      	ldr	r3, [r7, #24]
 8002904:	4313      	orrs	r3, r2
 8002906:	60cb      	str	r3, [r1, #12]
 8002908:	e006      	b.n	8002918 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800290a:	4b20      	ldr	r3, [pc, #128]	@ (800298c <HAL_GPIO_Init+0x2d0>)
 800290c:	68da      	ldr	r2, [r3, #12]
 800290e:	69bb      	ldr	r3, [r7, #24]
 8002910:	43db      	mvns	r3, r3
 8002912:	491e      	ldr	r1, [pc, #120]	@ (800298c <HAL_GPIO_Init+0x2d0>)
 8002914:	4013      	ands	r3, r2
 8002916:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002920:	2b00      	cmp	r3, #0
 8002922:	d006      	beq.n	8002932 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002924:	4b19      	ldr	r3, [pc, #100]	@ (800298c <HAL_GPIO_Init+0x2d0>)
 8002926:	685a      	ldr	r2, [r3, #4]
 8002928:	4918      	ldr	r1, [pc, #96]	@ (800298c <HAL_GPIO_Init+0x2d0>)
 800292a:	69bb      	ldr	r3, [r7, #24]
 800292c:	4313      	orrs	r3, r2
 800292e:	604b      	str	r3, [r1, #4]
 8002930:	e006      	b.n	8002940 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002932:	4b16      	ldr	r3, [pc, #88]	@ (800298c <HAL_GPIO_Init+0x2d0>)
 8002934:	685a      	ldr	r2, [r3, #4]
 8002936:	69bb      	ldr	r3, [r7, #24]
 8002938:	43db      	mvns	r3, r3
 800293a:	4914      	ldr	r1, [pc, #80]	@ (800298c <HAL_GPIO_Init+0x2d0>)
 800293c:	4013      	ands	r3, r2
 800293e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002948:	2b00      	cmp	r3, #0
 800294a:	d021      	beq.n	8002990 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800294c:	4b0f      	ldr	r3, [pc, #60]	@ (800298c <HAL_GPIO_Init+0x2d0>)
 800294e:	681a      	ldr	r2, [r3, #0]
 8002950:	490e      	ldr	r1, [pc, #56]	@ (800298c <HAL_GPIO_Init+0x2d0>)
 8002952:	69bb      	ldr	r3, [r7, #24]
 8002954:	4313      	orrs	r3, r2
 8002956:	600b      	str	r3, [r1, #0]
 8002958:	e021      	b.n	800299e <HAL_GPIO_Init+0x2e2>
 800295a:	bf00      	nop
 800295c:	10320000 	.word	0x10320000
 8002960:	10310000 	.word	0x10310000
 8002964:	10220000 	.word	0x10220000
 8002968:	10210000 	.word	0x10210000
 800296c:	10120000 	.word	0x10120000
 8002970:	10110000 	.word	0x10110000
 8002974:	40021000 	.word	0x40021000
 8002978:	40010000 	.word	0x40010000
 800297c:	40010800 	.word	0x40010800
 8002980:	40010c00 	.word	0x40010c00
 8002984:	40011000 	.word	0x40011000
 8002988:	40011400 	.word	0x40011400
 800298c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002990:	4b0b      	ldr	r3, [pc, #44]	@ (80029c0 <HAL_GPIO_Init+0x304>)
 8002992:	681a      	ldr	r2, [r3, #0]
 8002994:	69bb      	ldr	r3, [r7, #24]
 8002996:	43db      	mvns	r3, r3
 8002998:	4909      	ldr	r1, [pc, #36]	@ (80029c0 <HAL_GPIO_Init+0x304>)
 800299a:	4013      	ands	r3, r2
 800299c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800299e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029a0:	3301      	adds	r3, #1
 80029a2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	681a      	ldr	r2, [r3, #0]
 80029a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029aa:	fa22 f303 	lsr.w	r3, r2, r3
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	f47f ae8e 	bne.w	80026d0 <HAL_GPIO_Init+0x14>
  }
}
 80029b4:	bf00      	nop
 80029b6:	bf00      	nop
 80029b8:	372c      	adds	r7, #44	@ 0x2c
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bc80      	pop	{r7}
 80029be:	4770      	bx	lr
 80029c0:	40010400 	.word	0x40010400

080029c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029c4:	b480      	push	{r7}
 80029c6:	b083      	sub	sp, #12
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
 80029cc:	460b      	mov	r3, r1
 80029ce:	807b      	strh	r3, [r7, #2]
 80029d0:	4613      	mov	r3, r2
 80029d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80029d4:	787b      	ldrb	r3, [r7, #1]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d003      	beq.n	80029e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80029da:	887a      	ldrh	r2, [r7, #2]
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80029e0:	e003      	b.n	80029ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80029e2:	887b      	ldrh	r3, [r7, #2]
 80029e4:	041a      	lsls	r2, r3, #16
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	611a      	str	r2, [r3, #16]
}
 80029ea:	bf00      	nop
 80029ec:	370c      	adds	r7, #12
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bc80      	pop	{r7}
 80029f2:	4770      	bx	lr

080029f4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b084      	sub	sp, #16
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d101      	bne.n	8002a06 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002a02:	2301      	movs	r3, #1
 8002a04:	e12b      	b.n	8002c5e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a0c:	b2db      	uxtb	r3, r3
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d106      	bne.n	8002a20 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2200      	movs	r2, #0
 8002a16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002a1a:	6878      	ldr	r0, [r7, #4]
 8002a1c:	f7ff f998 	bl	8001d50 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2224      	movs	r2, #36	@ 0x24
 8002a24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	681a      	ldr	r2, [r3, #0]
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f022 0201 	bic.w	r2, r2, #1
 8002a36:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	681a      	ldr	r2, [r3, #0]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002a46:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	681a      	ldr	r2, [r3, #0]
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002a56:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002a58:	f000 fcda 	bl	8003410 <HAL_RCC_GetPCLK1Freq>
 8002a5c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	4a81      	ldr	r2, [pc, #516]	@ (8002c68 <HAL_I2C_Init+0x274>)
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d807      	bhi.n	8002a78 <HAL_I2C_Init+0x84>
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	4a80      	ldr	r2, [pc, #512]	@ (8002c6c <HAL_I2C_Init+0x278>)
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	bf94      	ite	ls
 8002a70:	2301      	movls	r3, #1
 8002a72:	2300      	movhi	r3, #0
 8002a74:	b2db      	uxtb	r3, r3
 8002a76:	e006      	b.n	8002a86 <HAL_I2C_Init+0x92>
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	4a7d      	ldr	r2, [pc, #500]	@ (8002c70 <HAL_I2C_Init+0x27c>)
 8002a7c:	4293      	cmp	r3, r2
 8002a7e:	bf94      	ite	ls
 8002a80:	2301      	movls	r3, #1
 8002a82:	2300      	movhi	r3, #0
 8002a84:	b2db      	uxtb	r3, r3
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d001      	beq.n	8002a8e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	e0e7      	b.n	8002c5e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	4a78      	ldr	r2, [pc, #480]	@ (8002c74 <HAL_I2C_Init+0x280>)
 8002a92:	fba2 2303 	umull	r2, r3, r2, r3
 8002a96:	0c9b      	lsrs	r3, r3, #18
 8002a98:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	68ba      	ldr	r2, [r7, #8]
 8002aaa:	430a      	orrs	r2, r1
 8002aac:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	6a1b      	ldr	r3, [r3, #32]
 8002ab4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	685b      	ldr	r3, [r3, #4]
 8002abc:	4a6a      	ldr	r2, [pc, #424]	@ (8002c68 <HAL_I2C_Init+0x274>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d802      	bhi.n	8002ac8 <HAL_I2C_Init+0xd4>
 8002ac2:	68bb      	ldr	r3, [r7, #8]
 8002ac4:	3301      	adds	r3, #1
 8002ac6:	e009      	b.n	8002adc <HAL_I2C_Init+0xe8>
 8002ac8:	68bb      	ldr	r3, [r7, #8]
 8002aca:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002ace:	fb02 f303 	mul.w	r3, r2, r3
 8002ad2:	4a69      	ldr	r2, [pc, #420]	@ (8002c78 <HAL_I2C_Init+0x284>)
 8002ad4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ad8:	099b      	lsrs	r3, r3, #6
 8002ada:	3301      	adds	r3, #1
 8002adc:	687a      	ldr	r2, [r7, #4]
 8002ade:	6812      	ldr	r2, [r2, #0]
 8002ae0:	430b      	orrs	r3, r1
 8002ae2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	69db      	ldr	r3, [r3, #28]
 8002aea:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002aee:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	495c      	ldr	r1, [pc, #368]	@ (8002c68 <HAL_I2C_Init+0x274>)
 8002af8:	428b      	cmp	r3, r1
 8002afa:	d819      	bhi.n	8002b30 <HAL_I2C_Init+0x13c>
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	1e59      	subs	r1, r3, #1
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	005b      	lsls	r3, r3, #1
 8002b06:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b0a:	1c59      	adds	r1, r3, #1
 8002b0c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002b10:	400b      	ands	r3, r1
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d00a      	beq.n	8002b2c <HAL_I2C_Init+0x138>
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	1e59      	subs	r1, r3, #1
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	005b      	lsls	r3, r3, #1
 8002b20:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b24:	3301      	adds	r3, #1
 8002b26:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b2a:	e051      	b.n	8002bd0 <HAL_I2C_Init+0x1dc>
 8002b2c:	2304      	movs	r3, #4
 8002b2e:	e04f      	b.n	8002bd0 <HAL_I2C_Init+0x1dc>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	689b      	ldr	r3, [r3, #8]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d111      	bne.n	8002b5c <HAL_I2C_Init+0x168>
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	1e58      	subs	r0, r3, #1
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6859      	ldr	r1, [r3, #4]
 8002b40:	460b      	mov	r3, r1
 8002b42:	005b      	lsls	r3, r3, #1
 8002b44:	440b      	add	r3, r1
 8002b46:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b4a:	3301      	adds	r3, #1
 8002b4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	bf0c      	ite	eq
 8002b54:	2301      	moveq	r3, #1
 8002b56:	2300      	movne	r3, #0
 8002b58:	b2db      	uxtb	r3, r3
 8002b5a:	e012      	b.n	8002b82 <HAL_I2C_Init+0x18e>
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	1e58      	subs	r0, r3, #1
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6859      	ldr	r1, [r3, #4]
 8002b64:	460b      	mov	r3, r1
 8002b66:	009b      	lsls	r3, r3, #2
 8002b68:	440b      	add	r3, r1
 8002b6a:	0099      	lsls	r1, r3, #2
 8002b6c:	440b      	add	r3, r1
 8002b6e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b72:	3301      	adds	r3, #1
 8002b74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	bf0c      	ite	eq
 8002b7c:	2301      	moveq	r3, #1
 8002b7e:	2300      	movne	r3, #0
 8002b80:	b2db      	uxtb	r3, r3
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d001      	beq.n	8002b8a <HAL_I2C_Init+0x196>
 8002b86:	2301      	movs	r3, #1
 8002b88:	e022      	b.n	8002bd0 <HAL_I2C_Init+0x1dc>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	689b      	ldr	r3, [r3, #8]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d10e      	bne.n	8002bb0 <HAL_I2C_Init+0x1bc>
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	1e58      	subs	r0, r3, #1
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6859      	ldr	r1, [r3, #4]
 8002b9a:	460b      	mov	r3, r1
 8002b9c:	005b      	lsls	r3, r3, #1
 8002b9e:	440b      	add	r3, r1
 8002ba0:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ba4:	3301      	adds	r3, #1
 8002ba6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002baa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002bae:	e00f      	b.n	8002bd0 <HAL_I2C_Init+0x1dc>
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	1e58      	subs	r0, r3, #1
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6859      	ldr	r1, [r3, #4]
 8002bb8:	460b      	mov	r3, r1
 8002bba:	009b      	lsls	r3, r3, #2
 8002bbc:	440b      	add	r3, r1
 8002bbe:	0099      	lsls	r1, r3, #2
 8002bc0:	440b      	add	r3, r1
 8002bc2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bc6:	3301      	adds	r3, #1
 8002bc8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bcc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002bd0:	6879      	ldr	r1, [r7, #4]
 8002bd2:	6809      	ldr	r1, [r1, #0]
 8002bd4:	4313      	orrs	r3, r2
 8002bd6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	69da      	ldr	r2, [r3, #28]
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6a1b      	ldr	r3, [r3, #32]
 8002bea:	431a      	orrs	r2, r3
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	430a      	orrs	r2, r1
 8002bf2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	689b      	ldr	r3, [r3, #8]
 8002bfa:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002bfe:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002c02:	687a      	ldr	r2, [r7, #4]
 8002c04:	6911      	ldr	r1, [r2, #16]
 8002c06:	687a      	ldr	r2, [r7, #4]
 8002c08:	68d2      	ldr	r2, [r2, #12]
 8002c0a:	4311      	orrs	r1, r2
 8002c0c:	687a      	ldr	r2, [r7, #4]
 8002c0e:	6812      	ldr	r2, [r2, #0]
 8002c10:	430b      	orrs	r3, r1
 8002c12:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	68db      	ldr	r3, [r3, #12]
 8002c1a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	695a      	ldr	r2, [r3, #20]
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	699b      	ldr	r3, [r3, #24]
 8002c26:	431a      	orrs	r2, r3
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	430a      	orrs	r2, r1
 8002c2e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	681a      	ldr	r2, [r3, #0]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f042 0201 	orr.w	r2, r2, #1
 8002c3e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2200      	movs	r2, #0
 8002c44:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2220      	movs	r2, #32
 8002c4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2200      	movs	r2, #0
 8002c52:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2200      	movs	r2, #0
 8002c58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002c5c:	2300      	movs	r3, #0
}
 8002c5e:	4618      	mov	r0, r3
 8002c60:	3710      	adds	r7, #16
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd80      	pop	{r7, pc}
 8002c66:	bf00      	nop
 8002c68:	000186a0 	.word	0x000186a0
 8002c6c:	001e847f 	.word	0x001e847f
 8002c70:	003d08ff 	.word	0x003d08ff
 8002c74:	431bde83 	.word	0x431bde83
 8002c78:	10624dd3 	.word	0x10624dd3

08002c7c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b086      	sub	sp, #24
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d101      	bne.n	8002c8e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	e272      	b.n	8003174 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f003 0301 	and.w	r3, r3, #1
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	f000 8087 	beq.w	8002daa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002c9c:	4b92      	ldr	r3, [pc, #584]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	f003 030c 	and.w	r3, r3, #12
 8002ca4:	2b04      	cmp	r3, #4
 8002ca6:	d00c      	beq.n	8002cc2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002ca8:	4b8f      	ldr	r3, [pc, #572]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	f003 030c 	and.w	r3, r3, #12
 8002cb0:	2b08      	cmp	r3, #8
 8002cb2:	d112      	bne.n	8002cda <HAL_RCC_OscConfig+0x5e>
 8002cb4:	4b8c      	ldr	r3, [pc, #560]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002cbc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002cc0:	d10b      	bne.n	8002cda <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cc2:	4b89      	ldr	r3, [pc, #548]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d06c      	beq.n	8002da8 <HAL_RCC_OscConfig+0x12c>
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d168      	bne.n	8002da8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e24c      	b.n	8003174 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ce2:	d106      	bne.n	8002cf2 <HAL_RCC_OscConfig+0x76>
 8002ce4:	4b80      	ldr	r3, [pc, #512]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4a7f      	ldr	r2, [pc, #508]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002cea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002cee:	6013      	str	r3, [r2, #0]
 8002cf0:	e02e      	b.n	8002d50 <HAL_RCC_OscConfig+0xd4>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d10c      	bne.n	8002d14 <HAL_RCC_OscConfig+0x98>
 8002cfa:	4b7b      	ldr	r3, [pc, #492]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4a7a      	ldr	r2, [pc, #488]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002d00:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d04:	6013      	str	r3, [r2, #0]
 8002d06:	4b78      	ldr	r3, [pc, #480]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4a77      	ldr	r2, [pc, #476]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002d0c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002d10:	6013      	str	r3, [r2, #0]
 8002d12:	e01d      	b.n	8002d50 <HAL_RCC_OscConfig+0xd4>
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002d1c:	d10c      	bne.n	8002d38 <HAL_RCC_OscConfig+0xbc>
 8002d1e:	4b72      	ldr	r3, [pc, #456]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4a71      	ldr	r2, [pc, #452]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002d24:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002d28:	6013      	str	r3, [r2, #0]
 8002d2a:	4b6f      	ldr	r3, [pc, #444]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4a6e      	ldr	r2, [pc, #440]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002d30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d34:	6013      	str	r3, [r2, #0]
 8002d36:	e00b      	b.n	8002d50 <HAL_RCC_OscConfig+0xd4>
 8002d38:	4b6b      	ldr	r3, [pc, #428]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a6a      	ldr	r2, [pc, #424]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002d3e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d42:	6013      	str	r3, [r2, #0]
 8002d44:	4b68      	ldr	r3, [pc, #416]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4a67      	ldr	r2, [pc, #412]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002d4a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002d4e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d013      	beq.n	8002d80 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d58:	f7ff f962 	bl	8002020 <HAL_GetTick>
 8002d5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d5e:	e008      	b.n	8002d72 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d60:	f7ff f95e 	bl	8002020 <HAL_GetTick>
 8002d64:	4602      	mov	r2, r0
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	1ad3      	subs	r3, r2, r3
 8002d6a:	2b64      	cmp	r3, #100	@ 0x64
 8002d6c:	d901      	bls.n	8002d72 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002d6e:	2303      	movs	r3, #3
 8002d70:	e200      	b.n	8003174 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d72:	4b5d      	ldr	r3, [pc, #372]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d0f0      	beq.n	8002d60 <HAL_RCC_OscConfig+0xe4>
 8002d7e:	e014      	b.n	8002daa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d80:	f7ff f94e 	bl	8002020 <HAL_GetTick>
 8002d84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d86:	e008      	b.n	8002d9a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d88:	f7ff f94a 	bl	8002020 <HAL_GetTick>
 8002d8c:	4602      	mov	r2, r0
 8002d8e:	693b      	ldr	r3, [r7, #16]
 8002d90:	1ad3      	subs	r3, r2, r3
 8002d92:	2b64      	cmp	r3, #100	@ 0x64
 8002d94:	d901      	bls.n	8002d9a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002d96:	2303      	movs	r3, #3
 8002d98:	e1ec      	b.n	8003174 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d9a:	4b53      	ldr	r3, [pc, #332]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d1f0      	bne.n	8002d88 <HAL_RCC_OscConfig+0x10c>
 8002da6:	e000      	b.n	8002daa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002da8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f003 0302 	and.w	r3, r3, #2
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d063      	beq.n	8002e7e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002db6:	4b4c      	ldr	r3, [pc, #304]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	f003 030c 	and.w	r3, r3, #12
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d00b      	beq.n	8002dda <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002dc2:	4b49      	ldr	r3, [pc, #292]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	f003 030c 	and.w	r3, r3, #12
 8002dca:	2b08      	cmp	r3, #8
 8002dcc:	d11c      	bne.n	8002e08 <HAL_RCC_OscConfig+0x18c>
 8002dce:	4b46      	ldr	r3, [pc, #280]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d116      	bne.n	8002e08 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002dda:	4b43      	ldr	r3, [pc, #268]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f003 0302 	and.w	r3, r3, #2
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d005      	beq.n	8002df2 <HAL_RCC_OscConfig+0x176>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	691b      	ldr	r3, [r3, #16]
 8002dea:	2b01      	cmp	r3, #1
 8002dec:	d001      	beq.n	8002df2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002dee:	2301      	movs	r3, #1
 8002df0:	e1c0      	b.n	8003174 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002df2:	4b3d      	ldr	r3, [pc, #244]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	695b      	ldr	r3, [r3, #20]
 8002dfe:	00db      	lsls	r3, r3, #3
 8002e00:	4939      	ldr	r1, [pc, #228]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002e02:	4313      	orrs	r3, r2
 8002e04:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e06:	e03a      	b.n	8002e7e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	691b      	ldr	r3, [r3, #16]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d020      	beq.n	8002e52 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e10:	4b36      	ldr	r3, [pc, #216]	@ (8002eec <HAL_RCC_OscConfig+0x270>)
 8002e12:	2201      	movs	r2, #1
 8002e14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e16:	f7ff f903 	bl	8002020 <HAL_GetTick>
 8002e1a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e1c:	e008      	b.n	8002e30 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e1e:	f7ff f8ff 	bl	8002020 <HAL_GetTick>
 8002e22:	4602      	mov	r2, r0
 8002e24:	693b      	ldr	r3, [r7, #16]
 8002e26:	1ad3      	subs	r3, r2, r3
 8002e28:	2b02      	cmp	r3, #2
 8002e2a:	d901      	bls.n	8002e30 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002e2c:	2303      	movs	r3, #3
 8002e2e:	e1a1      	b.n	8003174 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e30:	4b2d      	ldr	r3, [pc, #180]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f003 0302 	and.w	r3, r3, #2
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d0f0      	beq.n	8002e1e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e3c:	4b2a      	ldr	r3, [pc, #168]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	695b      	ldr	r3, [r3, #20]
 8002e48:	00db      	lsls	r3, r3, #3
 8002e4a:	4927      	ldr	r1, [pc, #156]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002e4c:	4313      	orrs	r3, r2
 8002e4e:	600b      	str	r3, [r1, #0]
 8002e50:	e015      	b.n	8002e7e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e52:	4b26      	ldr	r3, [pc, #152]	@ (8002eec <HAL_RCC_OscConfig+0x270>)
 8002e54:	2200      	movs	r2, #0
 8002e56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e58:	f7ff f8e2 	bl	8002020 <HAL_GetTick>
 8002e5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e5e:	e008      	b.n	8002e72 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e60:	f7ff f8de 	bl	8002020 <HAL_GetTick>
 8002e64:	4602      	mov	r2, r0
 8002e66:	693b      	ldr	r3, [r7, #16]
 8002e68:	1ad3      	subs	r3, r2, r3
 8002e6a:	2b02      	cmp	r3, #2
 8002e6c:	d901      	bls.n	8002e72 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002e6e:	2303      	movs	r3, #3
 8002e70:	e180      	b.n	8003174 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e72:	4b1d      	ldr	r3, [pc, #116]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f003 0302 	and.w	r3, r3, #2
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d1f0      	bne.n	8002e60 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f003 0308 	and.w	r3, r3, #8
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d03a      	beq.n	8002f00 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	699b      	ldr	r3, [r3, #24]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d019      	beq.n	8002ec6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e92:	4b17      	ldr	r3, [pc, #92]	@ (8002ef0 <HAL_RCC_OscConfig+0x274>)
 8002e94:	2201      	movs	r2, #1
 8002e96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e98:	f7ff f8c2 	bl	8002020 <HAL_GetTick>
 8002e9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e9e:	e008      	b.n	8002eb2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ea0:	f7ff f8be 	bl	8002020 <HAL_GetTick>
 8002ea4:	4602      	mov	r2, r0
 8002ea6:	693b      	ldr	r3, [r7, #16]
 8002ea8:	1ad3      	subs	r3, r2, r3
 8002eaa:	2b02      	cmp	r3, #2
 8002eac:	d901      	bls.n	8002eb2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002eae:	2303      	movs	r3, #3
 8002eb0:	e160      	b.n	8003174 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002eb2:	4b0d      	ldr	r3, [pc, #52]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002eb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eb6:	f003 0302 	and.w	r3, r3, #2
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d0f0      	beq.n	8002ea0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002ebe:	2001      	movs	r0, #1
 8002ec0:	f000 face 	bl	8003460 <RCC_Delay>
 8002ec4:	e01c      	b.n	8002f00 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ec6:	4b0a      	ldr	r3, [pc, #40]	@ (8002ef0 <HAL_RCC_OscConfig+0x274>)
 8002ec8:	2200      	movs	r2, #0
 8002eca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ecc:	f7ff f8a8 	bl	8002020 <HAL_GetTick>
 8002ed0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ed2:	e00f      	b.n	8002ef4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ed4:	f7ff f8a4 	bl	8002020 <HAL_GetTick>
 8002ed8:	4602      	mov	r2, r0
 8002eda:	693b      	ldr	r3, [r7, #16]
 8002edc:	1ad3      	subs	r3, r2, r3
 8002ede:	2b02      	cmp	r3, #2
 8002ee0:	d908      	bls.n	8002ef4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002ee2:	2303      	movs	r3, #3
 8002ee4:	e146      	b.n	8003174 <HAL_RCC_OscConfig+0x4f8>
 8002ee6:	bf00      	nop
 8002ee8:	40021000 	.word	0x40021000
 8002eec:	42420000 	.word	0x42420000
 8002ef0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ef4:	4b92      	ldr	r3, [pc, #584]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 8002ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ef8:	f003 0302 	and.w	r3, r3, #2
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d1e9      	bne.n	8002ed4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f003 0304 	and.w	r3, r3, #4
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	f000 80a6 	beq.w	800305a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f12:	4b8b      	ldr	r3, [pc, #556]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 8002f14:	69db      	ldr	r3, [r3, #28]
 8002f16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d10d      	bne.n	8002f3a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f1e:	4b88      	ldr	r3, [pc, #544]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 8002f20:	69db      	ldr	r3, [r3, #28]
 8002f22:	4a87      	ldr	r2, [pc, #540]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 8002f24:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f28:	61d3      	str	r3, [r2, #28]
 8002f2a:	4b85      	ldr	r3, [pc, #532]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 8002f2c:	69db      	ldr	r3, [r3, #28]
 8002f2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f32:	60bb      	str	r3, [r7, #8]
 8002f34:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f36:	2301      	movs	r3, #1
 8002f38:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f3a:	4b82      	ldr	r3, [pc, #520]	@ (8003144 <HAL_RCC_OscConfig+0x4c8>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d118      	bne.n	8002f78 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f46:	4b7f      	ldr	r3, [pc, #508]	@ (8003144 <HAL_RCC_OscConfig+0x4c8>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a7e      	ldr	r2, [pc, #504]	@ (8003144 <HAL_RCC_OscConfig+0x4c8>)
 8002f4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f50:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f52:	f7ff f865 	bl	8002020 <HAL_GetTick>
 8002f56:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f58:	e008      	b.n	8002f6c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f5a:	f7ff f861 	bl	8002020 <HAL_GetTick>
 8002f5e:	4602      	mov	r2, r0
 8002f60:	693b      	ldr	r3, [r7, #16]
 8002f62:	1ad3      	subs	r3, r2, r3
 8002f64:	2b64      	cmp	r3, #100	@ 0x64
 8002f66:	d901      	bls.n	8002f6c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002f68:	2303      	movs	r3, #3
 8002f6a:	e103      	b.n	8003174 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f6c:	4b75      	ldr	r3, [pc, #468]	@ (8003144 <HAL_RCC_OscConfig+0x4c8>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d0f0      	beq.n	8002f5a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	68db      	ldr	r3, [r3, #12]
 8002f7c:	2b01      	cmp	r3, #1
 8002f7e:	d106      	bne.n	8002f8e <HAL_RCC_OscConfig+0x312>
 8002f80:	4b6f      	ldr	r3, [pc, #444]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 8002f82:	6a1b      	ldr	r3, [r3, #32]
 8002f84:	4a6e      	ldr	r2, [pc, #440]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 8002f86:	f043 0301 	orr.w	r3, r3, #1
 8002f8a:	6213      	str	r3, [r2, #32]
 8002f8c:	e02d      	b.n	8002fea <HAL_RCC_OscConfig+0x36e>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	68db      	ldr	r3, [r3, #12]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d10c      	bne.n	8002fb0 <HAL_RCC_OscConfig+0x334>
 8002f96:	4b6a      	ldr	r3, [pc, #424]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 8002f98:	6a1b      	ldr	r3, [r3, #32]
 8002f9a:	4a69      	ldr	r2, [pc, #420]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 8002f9c:	f023 0301 	bic.w	r3, r3, #1
 8002fa0:	6213      	str	r3, [r2, #32]
 8002fa2:	4b67      	ldr	r3, [pc, #412]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 8002fa4:	6a1b      	ldr	r3, [r3, #32]
 8002fa6:	4a66      	ldr	r2, [pc, #408]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 8002fa8:	f023 0304 	bic.w	r3, r3, #4
 8002fac:	6213      	str	r3, [r2, #32]
 8002fae:	e01c      	b.n	8002fea <HAL_RCC_OscConfig+0x36e>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	68db      	ldr	r3, [r3, #12]
 8002fb4:	2b05      	cmp	r3, #5
 8002fb6:	d10c      	bne.n	8002fd2 <HAL_RCC_OscConfig+0x356>
 8002fb8:	4b61      	ldr	r3, [pc, #388]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 8002fba:	6a1b      	ldr	r3, [r3, #32]
 8002fbc:	4a60      	ldr	r2, [pc, #384]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 8002fbe:	f043 0304 	orr.w	r3, r3, #4
 8002fc2:	6213      	str	r3, [r2, #32]
 8002fc4:	4b5e      	ldr	r3, [pc, #376]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 8002fc6:	6a1b      	ldr	r3, [r3, #32]
 8002fc8:	4a5d      	ldr	r2, [pc, #372]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 8002fca:	f043 0301 	orr.w	r3, r3, #1
 8002fce:	6213      	str	r3, [r2, #32]
 8002fd0:	e00b      	b.n	8002fea <HAL_RCC_OscConfig+0x36e>
 8002fd2:	4b5b      	ldr	r3, [pc, #364]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 8002fd4:	6a1b      	ldr	r3, [r3, #32]
 8002fd6:	4a5a      	ldr	r2, [pc, #360]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 8002fd8:	f023 0301 	bic.w	r3, r3, #1
 8002fdc:	6213      	str	r3, [r2, #32]
 8002fde:	4b58      	ldr	r3, [pc, #352]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 8002fe0:	6a1b      	ldr	r3, [r3, #32]
 8002fe2:	4a57      	ldr	r2, [pc, #348]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 8002fe4:	f023 0304 	bic.w	r3, r3, #4
 8002fe8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	68db      	ldr	r3, [r3, #12]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d015      	beq.n	800301e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ff2:	f7ff f815 	bl	8002020 <HAL_GetTick>
 8002ff6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ff8:	e00a      	b.n	8003010 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ffa:	f7ff f811 	bl	8002020 <HAL_GetTick>
 8002ffe:	4602      	mov	r2, r0
 8003000:	693b      	ldr	r3, [r7, #16]
 8003002:	1ad3      	subs	r3, r2, r3
 8003004:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003008:	4293      	cmp	r3, r2
 800300a:	d901      	bls.n	8003010 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800300c:	2303      	movs	r3, #3
 800300e:	e0b1      	b.n	8003174 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003010:	4b4b      	ldr	r3, [pc, #300]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 8003012:	6a1b      	ldr	r3, [r3, #32]
 8003014:	f003 0302 	and.w	r3, r3, #2
 8003018:	2b00      	cmp	r3, #0
 800301a:	d0ee      	beq.n	8002ffa <HAL_RCC_OscConfig+0x37e>
 800301c:	e014      	b.n	8003048 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800301e:	f7fe ffff 	bl	8002020 <HAL_GetTick>
 8003022:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003024:	e00a      	b.n	800303c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003026:	f7fe fffb 	bl	8002020 <HAL_GetTick>
 800302a:	4602      	mov	r2, r0
 800302c:	693b      	ldr	r3, [r7, #16]
 800302e:	1ad3      	subs	r3, r2, r3
 8003030:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003034:	4293      	cmp	r3, r2
 8003036:	d901      	bls.n	800303c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003038:	2303      	movs	r3, #3
 800303a:	e09b      	b.n	8003174 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800303c:	4b40      	ldr	r3, [pc, #256]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 800303e:	6a1b      	ldr	r3, [r3, #32]
 8003040:	f003 0302 	and.w	r3, r3, #2
 8003044:	2b00      	cmp	r3, #0
 8003046:	d1ee      	bne.n	8003026 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003048:	7dfb      	ldrb	r3, [r7, #23]
 800304a:	2b01      	cmp	r3, #1
 800304c:	d105      	bne.n	800305a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800304e:	4b3c      	ldr	r3, [pc, #240]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 8003050:	69db      	ldr	r3, [r3, #28]
 8003052:	4a3b      	ldr	r2, [pc, #236]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 8003054:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003058:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	69db      	ldr	r3, [r3, #28]
 800305e:	2b00      	cmp	r3, #0
 8003060:	f000 8087 	beq.w	8003172 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003064:	4b36      	ldr	r3, [pc, #216]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	f003 030c 	and.w	r3, r3, #12
 800306c:	2b08      	cmp	r3, #8
 800306e:	d061      	beq.n	8003134 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	69db      	ldr	r3, [r3, #28]
 8003074:	2b02      	cmp	r3, #2
 8003076:	d146      	bne.n	8003106 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003078:	4b33      	ldr	r3, [pc, #204]	@ (8003148 <HAL_RCC_OscConfig+0x4cc>)
 800307a:	2200      	movs	r2, #0
 800307c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800307e:	f7fe ffcf 	bl	8002020 <HAL_GetTick>
 8003082:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003084:	e008      	b.n	8003098 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003086:	f7fe ffcb 	bl	8002020 <HAL_GetTick>
 800308a:	4602      	mov	r2, r0
 800308c:	693b      	ldr	r3, [r7, #16]
 800308e:	1ad3      	subs	r3, r2, r3
 8003090:	2b02      	cmp	r3, #2
 8003092:	d901      	bls.n	8003098 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003094:	2303      	movs	r3, #3
 8003096:	e06d      	b.n	8003174 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003098:	4b29      	ldr	r3, [pc, #164]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d1f0      	bne.n	8003086 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6a1b      	ldr	r3, [r3, #32]
 80030a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030ac:	d108      	bne.n	80030c0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80030ae:	4b24      	ldr	r3, [pc, #144]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	689b      	ldr	r3, [r3, #8]
 80030ba:	4921      	ldr	r1, [pc, #132]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 80030bc:	4313      	orrs	r3, r2
 80030be:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80030c0:	4b1f      	ldr	r3, [pc, #124]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6a19      	ldr	r1, [r3, #32]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030d0:	430b      	orrs	r3, r1
 80030d2:	491b      	ldr	r1, [pc, #108]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 80030d4:	4313      	orrs	r3, r2
 80030d6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80030d8:	4b1b      	ldr	r3, [pc, #108]	@ (8003148 <HAL_RCC_OscConfig+0x4cc>)
 80030da:	2201      	movs	r2, #1
 80030dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030de:	f7fe ff9f 	bl	8002020 <HAL_GetTick>
 80030e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80030e4:	e008      	b.n	80030f8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030e6:	f7fe ff9b 	bl	8002020 <HAL_GetTick>
 80030ea:	4602      	mov	r2, r0
 80030ec:	693b      	ldr	r3, [r7, #16]
 80030ee:	1ad3      	subs	r3, r2, r3
 80030f0:	2b02      	cmp	r3, #2
 80030f2:	d901      	bls.n	80030f8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80030f4:	2303      	movs	r3, #3
 80030f6:	e03d      	b.n	8003174 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80030f8:	4b11      	ldr	r3, [pc, #68]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003100:	2b00      	cmp	r3, #0
 8003102:	d0f0      	beq.n	80030e6 <HAL_RCC_OscConfig+0x46a>
 8003104:	e035      	b.n	8003172 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003106:	4b10      	ldr	r3, [pc, #64]	@ (8003148 <HAL_RCC_OscConfig+0x4cc>)
 8003108:	2200      	movs	r2, #0
 800310a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800310c:	f7fe ff88 	bl	8002020 <HAL_GetTick>
 8003110:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003112:	e008      	b.n	8003126 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003114:	f7fe ff84 	bl	8002020 <HAL_GetTick>
 8003118:	4602      	mov	r2, r0
 800311a:	693b      	ldr	r3, [r7, #16]
 800311c:	1ad3      	subs	r3, r2, r3
 800311e:	2b02      	cmp	r3, #2
 8003120:	d901      	bls.n	8003126 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003122:	2303      	movs	r3, #3
 8003124:	e026      	b.n	8003174 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003126:	4b06      	ldr	r3, [pc, #24]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800312e:	2b00      	cmp	r3, #0
 8003130:	d1f0      	bne.n	8003114 <HAL_RCC_OscConfig+0x498>
 8003132:	e01e      	b.n	8003172 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	69db      	ldr	r3, [r3, #28]
 8003138:	2b01      	cmp	r3, #1
 800313a:	d107      	bne.n	800314c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800313c:	2301      	movs	r3, #1
 800313e:	e019      	b.n	8003174 <HAL_RCC_OscConfig+0x4f8>
 8003140:	40021000 	.word	0x40021000
 8003144:	40007000 	.word	0x40007000
 8003148:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800314c:	4b0b      	ldr	r3, [pc, #44]	@ (800317c <HAL_RCC_OscConfig+0x500>)
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6a1b      	ldr	r3, [r3, #32]
 800315c:	429a      	cmp	r2, r3
 800315e:	d106      	bne.n	800316e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800316a:	429a      	cmp	r2, r3
 800316c:	d001      	beq.n	8003172 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	e000      	b.n	8003174 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003172:	2300      	movs	r3, #0
}
 8003174:	4618      	mov	r0, r3
 8003176:	3718      	adds	r7, #24
 8003178:	46bd      	mov	sp, r7
 800317a:	bd80      	pop	{r7, pc}
 800317c:	40021000 	.word	0x40021000

08003180 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b084      	sub	sp, #16
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
 8003188:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d101      	bne.n	8003194 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003190:	2301      	movs	r3, #1
 8003192:	e0d0      	b.n	8003336 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003194:	4b6a      	ldr	r3, [pc, #424]	@ (8003340 <HAL_RCC_ClockConfig+0x1c0>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f003 0307 	and.w	r3, r3, #7
 800319c:	683a      	ldr	r2, [r7, #0]
 800319e:	429a      	cmp	r2, r3
 80031a0:	d910      	bls.n	80031c4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031a2:	4b67      	ldr	r3, [pc, #412]	@ (8003340 <HAL_RCC_ClockConfig+0x1c0>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f023 0207 	bic.w	r2, r3, #7
 80031aa:	4965      	ldr	r1, [pc, #404]	@ (8003340 <HAL_RCC_ClockConfig+0x1c0>)
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	4313      	orrs	r3, r2
 80031b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80031b2:	4b63      	ldr	r3, [pc, #396]	@ (8003340 <HAL_RCC_ClockConfig+0x1c0>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f003 0307 	and.w	r3, r3, #7
 80031ba:	683a      	ldr	r2, [r7, #0]
 80031bc:	429a      	cmp	r2, r3
 80031be:	d001      	beq.n	80031c4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80031c0:	2301      	movs	r3, #1
 80031c2:	e0b8      	b.n	8003336 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f003 0302 	and.w	r3, r3, #2
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d020      	beq.n	8003212 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f003 0304 	and.w	r3, r3, #4
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d005      	beq.n	80031e8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80031dc:	4b59      	ldr	r3, [pc, #356]	@ (8003344 <HAL_RCC_ClockConfig+0x1c4>)
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	4a58      	ldr	r2, [pc, #352]	@ (8003344 <HAL_RCC_ClockConfig+0x1c4>)
 80031e2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80031e6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f003 0308 	and.w	r3, r3, #8
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d005      	beq.n	8003200 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80031f4:	4b53      	ldr	r3, [pc, #332]	@ (8003344 <HAL_RCC_ClockConfig+0x1c4>)
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	4a52      	ldr	r2, [pc, #328]	@ (8003344 <HAL_RCC_ClockConfig+0x1c4>)
 80031fa:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80031fe:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003200:	4b50      	ldr	r3, [pc, #320]	@ (8003344 <HAL_RCC_ClockConfig+0x1c4>)
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	689b      	ldr	r3, [r3, #8]
 800320c:	494d      	ldr	r1, [pc, #308]	@ (8003344 <HAL_RCC_ClockConfig+0x1c4>)
 800320e:	4313      	orrs	r3, r2
 8003210:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f003 0301 	and.w	r3, r3, #1
 800321a:	2b00      	cmp	r3, #0
 800321c:	d040      	beq.n	80032a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	2b01      	cmp	r3, #1
 8003224:	d107      	bne.n	8003236 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003226:	4b47      	ldr	r3, [pc, #284]	@ (8003344 <HAL_RCC_ClockConfig+0x1c4>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800322e:	2b00      	cmp	r3, #0
 8003230:	d115      	bne.n	800325e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003232:	2301      	movs	r3, #1
 8003234:	e07f      	b.n	8003336 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	2b02      	cmp	r3, #2
 800323c:	d107      	bne.n	800324e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800323e:	4b41      	ldr	r3, [pc, #260]	@ (8003344 <HAL_RCC_ClockConfig+0x1c4>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003246:	2b00      	cmp	r3, #0
 8003248:	d109      	bne.n	800325e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800324a:	2301      	movs	r3, #1
 800324c:	e073      	b.n	8003336 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800324e:	4b3d      	ldr	r3, [pc, #244]	@ (8003344 <HAL_RCC_ClockConfig+0x1c4>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f003 0302 	and.w	r3, r3, #2
 8003256:	2b00      	cmp	r3, #0
 8003258:	d101      	bne.n	800325e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800325a:	2301      	movs	r3, #1
 800325c:	e06b      	b.n	8003336 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800325e:	4b39      	ldr	r3, [pc, #228]	@ (8003344 <HAL_RCC_ClockConfig+0x1c4>)
 8003260:	685b      	ldr	r3, [r3, #4]
 8003262:	f023 0203 	bic.w	r2, r3, #3
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	685b      	ldr	r3, [r3, #4]
 800326a:	4936      	ldr	r1, [pc, #216]	@ (8003344 <HAL_RCC_ClockConfig+0x1c4>)
 800326c:	4313      	orrs	r3, r2
 800326e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003270:	f7fe fed6 	bl	8002020 <HAL_GetTick>
 8003274:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003276:	e00a      	b.n	800328e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003278:	f7fe fed2 	bl	8002020 <HAL_GetTick>
 800327c:	4602      	mov	r2, r0
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	1ad3      	subs	r3, r2, r3
 8003282:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003286:	4293      	cmp	r3, r2
 8003288:	d901      	bls.n	800328e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800328a:	2303      	movs	r3, #3
 800328c:	e053      	b.n	8003336 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800328e:	4b2d      	ldr	r3, [pc, #180]	@ (8003344 <HAL_RCC_ClockConfig+0x1c4>)
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	f003 020c 	and.w	r2, r3, #12
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	009b      	lsls	r3, r3, #2
 800329c:	429a      	cmp	r2, r3
 800329e:	d1eb      	bne.n	8003278 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80032a0:	4b27      	ldr	r3, [pc, #156]	@ (8003340 <HAL_RCC_ClockConfig+0x1c0>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f003 0307 	and.w	r3, r3, #7
 80032a8:	683a      	ldr	r2, [r7, #0]
 80032aa:	429a      	cmp	r2, r3
 80032ac:	d210      	bcs.n	80032d0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032ae:	4b24      	ldr	r3, [pc, #144]	@ (8003340 <HAL_RCC_ClockConfig+0x1c0>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f023 0207 	bic.w	r2, r3, #7
 80032b6:	4922      	ldr	r1, [pc, #136]	@ (8003340 <HAL_RCC_ClockConfig+0x1c0>)
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	4313      	orrs	r3, r2
 80032bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80032be:	4b20      	ldr	r3, [pc, #128]	@ (8003340 <HAL_RCC_ClockConfig+0x1c0>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f003 0307 	and.w	r3, r3, #7
 80032c6:	683a      	ldr	r2, [r7, #0]
 80032c8:	429a      	cmp	r2, r3
 80032ca:	d001      	beq.n	80032d0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80032cc:	2301      	movs	r3, #1
 80032ce:	e032      	b.n	8003336 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f003 0304 	and.w	r3, r3, #4
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d008      	beq.n	80032ee <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80032dc:	4b19      	ldr	r3, [pc, #100]	@ (8003344 <HAL_RCC_ClockConfig+0x1c4>)
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	68db      	ldr	r3, [r3, #12]
 80032e8:	4916      	ldr	r1, [pc, #88]	@ (8003344 <HAL_RCC_ClockConfig+0x1c4>)
 80032ea:	4313      	orrs	r3, r2
 80032ec:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f003 0308 	and.w	r3, r3, #8
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d009      	beq.n	800330e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80032fa:	4b12      	ldr	r3, [pc, #72]	@ (8003344 <HAL_RCC_ClockConfig+0x1c4>)
 80032fc:	685b      	ldr	r3, [r3, #4]
 80032fe:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	691b      	ldr	r3, [r3, #16]
 8003306:	00db      	lsls	r3, r3, #3
 8003308:	490e      	ldr	r1, [pc, #56]	@ (8003344 <HAL_RCC_ClockConfig+0x1c4>)
 800330a:	4313      	orrs	r3, r2
 800330c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800330e:	f000 f821 	bl	8003354 <HAL_RCC_GetSysClockFreq>
 8003312:	4602      	mov	r2, r0
 8003314:	4b0b      	ldr	r3, [pc, #44]	@ (8003344 <HAL_RCC_ClockConfig+0x1c4>)
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	091b      	lsrs	r3, r3, #4
 800331a:	f003 030f 	and.w	r3, r3, #15
 800331e:	490a      	ldr	r1, [pc, #40]	@ (8003348 <HAL_RCC_ClockConfig+0x1c8>)
 8003320:	5ccb      	ldrb	r3, [r1, r3]
 8003322:	fa22 f303 	lsr.w	r3, r2, r3
 8003326:	4a09      	ldr	r2, [pc, #36]	@ (800334c <HAL_RCC_ClockConfig+0x1cc>)
 8003328:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800332a:	4b09      	ldr	r3, [pc, #36]	@ (8003350 <HAL_RCC_ClockConfig+0x1d0>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4618      	mov	r0, r3
 8003330:	f7fe fe34 	bl	8001f9c <HAL_InitTick>

  return HAL_OK;
 8003334:	2300      	movs	r3, #0
}
 8003336:	4618      	mov	r0, r3
 8003338:	3710      	adds	r7, #16
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}
 800333e:	bf00      	nop
 8003340:	40022000 	.word	0x40022000
 8003344:	40021000 	.word	0x40021000
 8003348:	08004b4c 	.word	0x08004b4c
 800334c:	20000008 	.word	0x20000008
 8003350:	2000000c 	.word	0x2000000c

08003354 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003354:	b480      	push	{r7}
 8003356:	b087      	sub	sp, #28
 8003358:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800335a:	2300      	movs	r3, #0
 800335c:	60fb      	str	r3, [r7, #12]
 800335e:	2300      	movs	r3, #0
 8003360:	60bb      	str	r3, [r7, #8]
 8003362:	2300      	movs	r3, #0
 8003364:	617b      	str	r3, [r7, #20]
 8003366:	2300      	movs	r3, #0
 8003368:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800336a:	2300      	movs	r3, #0
 800336c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800336e:	4b1e      	ldr	r3, [pc, #120]	@ (80033e8 <HAL_RCC_GetSysClockFreq+0x94>)
 8003370:	685b      	ldr	r3, [r3, #4]
 8003372:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	f003 030c 	and.w	r3, r3, #12
 800337a:	2b04      	cmp	r3, #4
 800337c:	d002      	beq.n	8003384 <HAL_RCC_GetSysClockFreq+0x30>
 800337e:	2b08      	cmp	r3, #8
 8003380:	d003      	beq.n	800338a <HAL_RCC_GetSysClockFreq+0x36>
 8003382:	e027      	b.n	80033d4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003384:	4b19      	ldr	r3, [pc, #100]	@ (80033ec <HAL_RCC_GetSysClockFreq+0x98>)
 8003386:	613b      	str	r3, [r7, #16]
      break;
 8003388:	e027      	b.n	80033da <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	0c9b      	lsrs	r3, r3, #18
 800338e:	f003 030f 	and.w	r3, r3, #15
 8003392:	4a17      	ldr	r2, [pc, #92]	@ (80033f0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003394:	5cd3      	ldrb	r3, [r2, r3]
 8003396:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d010      	beq.n	80033c4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80033a2:	4b11      	ldr	r3, [pc, #68]	@ (80033e8 <HAL_RCC_GetSysClockFreq+0x94>)
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	0c5b      	lsrs	r3, r3, #17
 80033a8:	f003 0301 	and.w	r3, r3, #1
 80033ac:	4a11      	ldr	r2, [pc, #68]	@ (80033f4 <HAL_RCC_GetSysClockFreq+0xa0>)
 80033ae:	5cd3      	ldrb	r3, [r2, r3]
 80033b0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	4a0d      	ldr	r2, [pc, #52]	@ (80033ec <HAL_RCC_GetSysClockFreq+0x98>)
 80033b6:	fb03 f202 	mul.w	r2, r3, r2
 80033ba:	68bb      	ldr	r3, [r7, #8]
 80033bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80033c0:	617b      	str	r3, [r7, #20]
 80033c2:	e004      	b.n	80033ce <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	4a0c      	ldr	r2, [pc, #48]	@ (80033f8 <HAL_RCC_GetSysClockFreq+0xa4>)
 80033c8:	fb02 f303 	mul.w	r3, r2, r3
 80033cc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80033ce:	697b      	ldr	r3, [r7, #20]
 80033d0:	613b      	str	r3, [r7, #16]
      break;
 80033d2:	e002      	b.n	80033da <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80033d4:	4b05      	ldr	r3, [pc, #20]	@ (80033ec <HAL_RCC_GetSysClockFreq+0x98>)
 80033d6:	613b      	str	r3, [r7, #16]
      break;
 80033d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80033da:	693b      	ldr	r3, [r7, #16]
}
 80033dc:	4618      	mov	r0, r3
 80033de:	371c      	adds	r7, #28
 80033e0:	46bd      	mov	sp, r7
 80033e2:	bc80      	pop	{r7}
 80033e4:	4770      	bx	lr
 80033e6:	bf00      	nop
 80033e8:	40021000 	.word	0x40021000
 80033ec:	007a1200 	.word	0x007a1200
 80033f0:	08004b64 	.word	0x08004b64
 80033f4:	08004b74 	.word	0x08004b74
 80033f8:	003d0900 	.word	0x003d0900

080033fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80033fc:	b480      	push	{r7}
 80033fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003400:	4b02      	ldr	r3, [pc, #8]	@ (800340c <HAL_RCC_GetHCLKFreq+0x10>)
 8003402:	681b      	ldr	r3, [r3, #0]
}
 8003404:	4618      	mov	r0, r3
 8003406:	46bd      	mov	sp, r7
 8003408:	bc80      	pop	{r7}
 800340a:	4770      	bx	lr
 800340c:	20000008 	.word	0x20000008

08003410 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003414:	f7ff fff2 	bl	80033fc <HAL_RCC_GetHCLKFreq>
 8003418:	4602      	mov	r2, r0
 800341a:	4b05      	ldr	r3, [pc, #20]	@ (8003430 <HAL_RCC_GetPCLK1Freq+0x20>)
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	0a1b      	lsrs	r3, r3, #8
 8003420:	f003 0307 	and.w	r3, r3, #7
 8003424:	4903      	ldr	r1, [pc, #12]	@ (8003434 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003426:	5ccb      	ldrb	r3, [r1, r3]
 8003428:	fa22 f303 	lsr.w	r3, r2, r3
}
 800342c:	4618      	mov	r0, r3
 800342e:	bd80      	pop	{r7, pc}
 8003430:	40021000 	.word	0x40021000
 8003434:	08004b5c 	.word	0x08004b5c

08003438 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800343c:	f7ff ffde 	bl	80033fc <HAL_RCC_GetHCLKFreq>
 8003440:	4602      	mov	r2, r0
 8003442:	4b05      	ldr	r3, [pc, #20]	@ (8003458 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	0adb      	lsrs	r3, r3, #11
 8003448:	f003 0307 	and.w	r3, r3, #7
 800344c:	4903      	ldr	r1, [pc, #12]	@ (800345c <HAL_RCC_GetPCLK2Freq+0x24>)
 800344e:	5ccb      	ldrb	r3, [r1, r3]
 8003450:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003454:	4618      	mov	r0, r3
 8003456:	bd80      	pop	{r7, pc}
 8003458:	40021000 	.word	0x40021000
 800345c:	08004b5c 	.word	0x08004b5c

08003460 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003460:	b480      	push	{r7}
 8003462:	b085      	sub	sp, #20
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003468:	4b0a      	ldr	r3, [pc, #40]	@ (8003494 <RCC_Delay+0x34>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4a0a      	ldr	r2, [pc, #40]	@ (8003498 <RCC_Delay+0x38>)
 800346e:	fba2 2303 	umull	r2, r3, r2, r3
 8003472:	0a5b      	lsrs	r3, r3, #9
 8003474:	687a      	ldr	r2, [r7, #4]
 8003476:	fb02 f303 	mul.w	r3, r2, r3
 800347a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800347c:	bf00      	nop
  }
  while (Delay --);
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	1e5a      	subs	r2, r3, #1
 8003482:	60fa      	str	r2, [r7, #12]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d1f9      	bne.n	800347c <RCC_Delay+0x1c>
}
 8003488:	bf00      	nop
 800348a:	bf00      	nop
 800348c:	3714      	adds	r7, #20
 800348e:	46bd      	mov	sp, r7
 8003490:	bc80      	pop	{r7}
 8003492:	4770      	bx	lr
 8003494:	20000008 	.word	0x20000008
 8003498:	10624dd3 	.word	0x10624dd3

0800349c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b086      	sub	sp, #24
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80034a4:	2300      	movs	r3, #0
 80034a6:	613b      	str	r3, [r7, #16]
 80034a8:	2300      	movs	r3, #0
 80034aa:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f003 0301 	and.w	r3, r3, #1
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d07d      	beq.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80034b8:	2300      	movs	r3, #0
 80034ba:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80034bc:	4b4f      	ldr	r3, [pc, #316]	@ (80035fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034be:	69db      	ldr	r3, [r3, #28]
 80034c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d10d      	bne.n	80034e4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034c8:	4b4c      	ldr	r3, [pc, #304]	@ (80035fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034ca:	69db      	ldr	r3, [r3, #28]
 80034cc:	4a4b      	ldr	r2, [pc, #300]	@ (80035fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034d2:	61d3      	str	r3, [r2, #28]
 80034d4:	4b49      	ldr	r3, [pc, #292]	@ (80035fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034d6:	69db      	ldr	r3, [r3, #28]
 80034d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034dc:	60bb      	str	r3, [r7, #8]
 80034de:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034e0:	2301      	movs	r3, #1
 80034e2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034e4:	4b46      	ldr	r3, [pc, #280]	@ (8003600 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d118      	bne.n	8003522 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80034f0:	4b43      	ldr	r3, [pc, #268]	@ (8003600 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4a42      	ldr	r2, [pc, #264]	@ (8003600 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80034f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034fa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80034fc:	f7fe fd90 	bl	8002020 <HAL_GetTick>
 8003500:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003502:	e008      	b.n	8003516 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003504:	f7fe fd8c 	bl	8002020 <HAL_GetTick>
 8003508:	4602      	mov	r2, r0
 800350a:	693b      	ldr	r3, [r7, #16]
 800350c:	1ad3      	subs	r3, r2, r3
 800350e:	2b64      	cmp	r3, #100	@ 0x64
 8003510:	d901      	bls.n	8003516 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003512:	2303      	movs	r3, #3
 8003514:	e06d      	b.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003516:	4b3a      	ldr	r3, [pc, #232]	@ (8003600 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800351e:	2b00      	cmp	r3, #0
 8003520:	d0f0      	beq.n	8003504 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003522:	4b36      	ldr	r3, [pc, #216]	@ (80035fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003524:	6a1b      	ldr	r3, [r3, #32]
 8003526:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800352a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	2b00      	cmp	r3, #0
 8003530:	d02e      	beq.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800353a:	68fa      	ldr	r2, [r7, #12]
 800353c:	429a      	cmp	r2, r3
 800353e:	d027      	beq.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003540:	4b2e      	ldr	r3, [pc, #184]	@ (80035fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003542:	6a1b      	ldr	r3, [r3, #32]
 8003544:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003548:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800354a:	4b2e      	ldr	r3, [pc, #184]	@ (8003604 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800354c:	2201      	movs	r2, #1
 800354e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003550:	4b2c      	ldr	r3, [pc, #176]	@ (8003604 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003552:	2200      	movs	r2, #0
 8003554:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003556:	4a29      	ldr	r2, [pc, #164]	@ (80035fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	f003 0301 	and.w	r3, r3, #1
 8003562:	2b00      	cmp	r3, #0
 8003564:	d014      	beq.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003566:	f7fe fd5b 	bl	8002020 <HAL_GetTick>
 800356a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800356c:	e00a      	b.n	8003584 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800356e:	f7fe fd57 	bl	8002020 <HAL_GetTick>
 8003572:	4602      	mov	r2, r0
 8003574:	693b      	ldr	r3, [r7, #16]
 8003576:	1ad3      	subs	r3, r2, r3
 8003578:	f241 3288 	movw	r2, #5000	@ 0x1388
 800357c:	4293      	cmp	r3, r2
 800357e:	d901      	bls.n	8003584 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003580:	2303      	movs	r3, #3
 8003582:	e036      	b.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003584:	4b1d      	ldr	r3, [pc, #116]	@ (80035fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003586:	6a1b      	ldr	r3, [r3, #32]
 8003588:	f003 0302 	and.w	r3, r3, #2
 800358c:	2b00      	cmp	r3, #0
 800358e:	d0ee      	beq.n	800356e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003590:	4b1a      	ldr	r3, [pc, #104]	@ (80035fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003592:	6a1b      	ldr	r3, [r3, #32]
 8003594:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	685b      	ldr	r3, [r3, #4]
 800359c:	4917      	ldr	r1, [pc, #92]	@ (80035fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800359e:	4313      	orrs	r3, r2
 80035a0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80035a2:	7dfb      	ldrb	r3, [r7, #23]
 80035a4:	2b01      	cmp	r3, #1
 80035a6:	d105      	bne.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035a8:	4b14      	ldr	r3, [pc, #80]	@ (80035fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035aa:	69db      	ldr	r3, [r3, #28]
 80035ac:	4a13      	ldr	r2, [pc, #76]	@ (80035fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035ae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80035b2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f003 0302 	and.w	r3, r3, #2
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d008      	beq.n	80035d2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80035c0:	4b0e      	ldr	r3, [pc, #56]	@ (80035fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	689b      	ldr	r3, [r3, #8]
 80035cc:	490b      	ldr	r1, [pc, #44]	@ (80035fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035ce:	4313      	orrs	r3, r2
 80035d0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f003 0310 	and.w	r3, r3, #16
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d008      	beq.n	80035f0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80035de:	4b07      	ldr	r3, [pc, #28]	@ (80035fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	68db      	ldr	r3, [r3, #12]
 80035ea:	4904      	ldr	r1, [pc, #16]	@ (80035fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035ec:	4313      	orrs	r3, r2
 80035ee:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80035f0:	2300      	movs	r3, #0
}
 80035f2:	4618      	mov	r0, r3
 80035f4:	3718      	adds	r7, #24
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd80      	pop	{r7, pc}
 80035fa:	bf00      	nop
 80035fc:	40021000 	.word	0x40021000
 8003600:	40007000 	.word	0x40007000
 8003604:	42420440 	.word	0x42420440

08003608 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b082      	sub	sp, #8
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d101      	bne.n	800361a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003616:	2301      	movs	r3, #1
 8003618:	e041      	b.n	800369e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003620:	b2db      	uxtb	r3, r3
 8003622:	2b00      	cmp	r3, #0
 8003624:	d106      	bne.n	8003634 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2200      	movs	r2, #0
 800362a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800362e:	6878      	ldr	r0, [r7, #4]
 8003630:	f7fe fbcc 	bl	8001dcc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2202      	movs	r2, #2
 8003638:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	3304      	adds	r3, #4
 8003644:	4619      	mov	r1, r3
 8003646:	4610      	mov	r0, r2
 8003648:	f000 fa12 	bl	8003a70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2201      	movs	r2, #1
 8003650:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2201      	movs	r2, #1
 8003658:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2201      	movs	r2, #1
 8003660:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2201      	movs	r2, #1
 8003668:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2201      	movs	r2, #1
 8003670:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2201      	movs	r2, #1
 8003678:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2201      	movs	r2, #1
 8003680:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2201      	movs	r2, #1
 8003688:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2201      	movs	r2, #1
 8003690:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2201      	movs	r2, #1
 8003698:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800369c:	2300      	movs	r3, #0
}
 800369e:	4618      	mov	r0, r3
 80036a0:	3708      	adds	r7, #8
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bd80      	pop	{r7, pc}

080036a6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80036a6:	b580      	push	{r7, lr}
 80036a8:	b084      	sub	sp, #16
 80036aa:	af00      	add	r7, sp, #0
 80036ac:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	68db      	ldr	r3, [r3, #12]
 80036b4:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	691b      	ldr	r3, [r3, #16]
 80036bc:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	f003 0302 	and.w	r3, r3, #2
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d020      	beq.n	800370a <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	f003 0302 	and.w	r3, r3, #2
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d01b      	beq.n	800370a <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f06f 0202 	mvn.w	r2, #2
 80036da:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2201      	movs	r2, #1
 80036e0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	699b      	ldr	r3, [r3, #24]
 80036e8:	f003 0303 	and.w	r3, r3, #3
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d003      	beq.n	80036f8 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80036f0:	6878      	ldr	r0, [r7, #4]
 80036f2:	f000 f9a1 	bl	8003a38 <HAL_TIM_IC_CaptureCallback>
 80036f6:	e005      	b.n	8003704 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80036f8:	6878      	ldr	r0, [r7, #4]
 80036fa:	f000 f994 	bl	8003a26 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036fe:	6878      	ldr	r0, [r7, #4]
 8003700:	f000 f9a3 	bl	8003a4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2200      	movs	r2, #0
 8003708:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800370a:	68bb      	ldr	r3, [r7, #8]
 800370c:	f003 0304 	and.w	r3, r3, #4
 8003710:	2b00      	cmp	r3, #0
 8003712:	d020      	beq.n	8003756 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	f003 0304 	and.w	r3, r3, #4
 800371a:	2b00      	cmp	r3, #0
 800371c:	d01b      	beq.n	8003756 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f06f 0204 	mvn.w	r2, #4
 8003726:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2202      	movs	r2, #2
 800372c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	699b      	ldr	r3, [r3, #24]
 8003734:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003738:	2b00      	cmp	r3, #0
 800373a:	d003      	beq.n	8003744 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800373c:	6878      	ldr	r0, [r7, #4]
 800373e:	f000 f97b 	bl	8003a38 <HAL_TIM_IC_CaptureCallback>
 8003742:	e005      	b.n	8003750 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003744:	6878      	ldr	r0, [r7, #4]
 8003746:	f000 f96e 	bl	8003a26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800374a:	6878      	ldr	r0, [r7, #4]
 800374c:	f000 f97d 	bl	8003a4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2200      	movs	r2, #0
 8003754:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003756:	68bb      	ldr	r3, [r7, #8]
 8003758:	f003 0308 	and.w	r3, r3, #8
 800375c:	2b00      	cmp	r3, #0
 800375e:	d020      	beq.n	80037a2 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	f003 0308 	and.w	r3, r3, #8
 8003766:	2b00      	cmp	r3, #0
 8003768:	d01b      	beq.n	80037a2 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f06f 0208 	mvn.w	r2, #8
 8003772:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2204      	movs	r2, #4
 8003778:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	69db      	ldr	r3, [r3, #28]
 8003780:	f003 0303 	and.w	r3, r3, #3
 8003784:	2b00      	cmp	r3, #0
 8003786:	d003      	beq.n	8003790 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003788:	6878      	ldr	r0, [r7, #4]
 800378a:	f000 f955 	bl	8003a38 <HAL_TIM_IC_CaptureCallback>
 800378e:	e005      	b.n	800379c <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003790:	6878      	ldr	r0, [r7, #4]
 8003792:	f000 f948 	bl	8003a26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003796:	6878      	ldr	r0, [r7, #4]
 8003798:	f000 f957 	bl	8003a4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2200      	movs	r2, #0
 80037a0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80037a2:	68bb      	ldr	r3, [r7, #8]
 80037a4:	f003 0310 	and.w	r3, r3, #16
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d020      	beq.n	80037ee <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	f003 0310 	and.w	r3, r3, #16
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d01b      	beq.n	80037ee <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f06f 0210 	mvn.w	r2, #16
 80037be:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2208      	movs	r2, #8
 80037c4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	69db      	ldr	r3, [r3, #28]
 80037cc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d003      	beq.n	80037dc <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80037d4:	6878      	ldr	r0, [r7, #4]
 80037d6:	f000 f92f 	bl	8003a38 <HAL_TIM_IC_CaptureCallback>
 80037da:	e005      	b.n	80037e8 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80037dc:	6878      	ldr	r0, [r7, #4]
 80037de:	f000 f922 	bl	8003a26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037e2:	6878      	ldr	r0, [r7, #4]
 80037e4:	f000 f931 	bl	8003a4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2200      	movs	r2, #0
 80037ec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80037ee:	68bb      	ldr	r3, [r7, #8]
 80037f0:	f003 0301 	and.w	r3, r3, #1
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d00c      	beq.n	8003812 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	f003 0301 	and.w	r3, r3, #1
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d007      	beq.n	8003812 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f06f 0201 	mvn.w	r2, #1
 800380a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800380c:	6878      	ldr	r0, [r7, #4]
 800380e:	f000 f901 	bl	8003a14 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003812:	68bb      	ldr	r3, [r7, #8]
 8003814:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003818:	2b00      	cmp	r3, #0
 800381a:	d00c      	beq.n	8003836 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003822:	2b00      	cmp	r3, #0
 8003824:	d007      	beq.n	8003836 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800382e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003830:	6878      	ldr	r0, [r7, #4]
 8003832:	f000 fa88 	bl	8003d46 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003836:	68bb      	ldr	r3, [r7, #8]
 8003838:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800383c:	2b00      	cmp	r3, #0
 800383e:	d00c      	beq.n	800385a <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003846:	2b00      	cmp	r3, #0
 8003848:	d007      	beq.n	800385a <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003852:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003854:	6878      	ldr	r0, [r7, #4]
 8003856:	f000 f901 	bl	8003a5c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800385a:	68bb      	ldr	r3, [r7, #8]
 800385c:	f003 0320 	and.w	r3, r3, #32
 8003860:	2b00      	cmp	r3, #0
 8003862:	d00c      	beq.n	800387e <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	f003 0320 	and.w	r3, r3, #32
 800386a:	2b00      	cmp	r3, #0
 800386c:	d007      	beq.n	800387e <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f06f 0220 	mvn.w	r2, #32
 8003876:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003878:	6878      	ldr	r0, [r7, #4]
 800387a:	f000 fa5b 	bl	8003d34 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800387e:	bf00      	nop
 8003880:	3710      	adds	r7, #16
 8003882:	46bd      	mov	sp, r7
 8003884:	bd80      	pop	{r7, pc}

08003886 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003886:	b580      	push	{r7, lr}
 8003888:	b084      	sub	sp, #16
 800388a:	af00      	add	r7, sp, #0
 800388c:	6078      	str	r0, [r7, #4]
 800388e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003890:	2300      	movs	r3, #0
 8003892:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800389a:	2b01      	cmp	r3, #1
 800389c:	d101      	bne.n	80038a2 <HAL_TIM_ConfigClockSource+0x1c>
 800389e:	2302      	movs	r3, #2
 80038a0:	e0b4      	b.n	8003a0c <HAL_TIM_ConfigClockSource+0x186>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2201      	movs	r2, #1
 80038a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2202      	movs	r2, #2
 80038ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	689b      	ldr	r3, [r3, #8]
 80038b8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80038c0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80038c2:	68bb      	ldr	r3, [r7, #8]
 80038c4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80038c8:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	68ba      	ldr	r2, [r7, #8]
 80038d0:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80038da:	d03e      	beq.n	800395a <HAL_TIM_ConfigClockSource+0xd4>
 80038dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80038e0:	f200 8087 	bhi.w	80039f2 <HAL_TIM_ConfigClockSource+0x16c>
 80038e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80038e8:	f000 8086 	beq.w	80039f8 <HAL_TIM_ConfigClockSource+0x172>
 80038ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80038f0:	d87f      	bhi.n	80039f2 <HAL_TIM_ConfigClockSource+0x16c>
 80038f2:	2b70      	cmp	r3, #112	@ 0x70
 80038f4:	d01a      	beq.n	800392c <HAL_TIM_ConfigClockSource+0xa6>
 80038f6:	2b70      	cmp	r3, #112	@ 0x70
 80038f8:	d87b      	bhi.n	80039f2 <HAL_TIM_ConfigClockSource+0x16c>
 80038fa:	2b60      	cmp	r3, #96	@ 0x60
 80038fc:	d050      	beq.n	80039a0 <HAL_TIM_ConfigClockSource+0x11a>
 80038fe:	2b60      	cmp	r3, #96	@ 0x60
 8003900:	d877      	bhi.n	80039f2 <HAL_TIM_ConfigClockSource+0x16c>
 8003902:	2b50      	cmp	r3, #80	@ 0x50
 8003904:	d03c      	beq.n	8003980 <HAL_TIM_ConfigClockSource+0xfa>
 8003906:	2b50      	cmp	r3, #80	@ 0x50
 8003908:	d873      	bhi.n	80039f2 <HAL_TIM_ConfigClockSource+0x16c>
 800390a:	2b40      	cmp	r3, #64	@ 0x40
 800390c:	d058      	beq.n	80039c0 <HAL_TIM_ConfigClockSource+0x13a>
 800390e:	2b40      	cmp	r3, #64	@ 0x40
 8003910:	d86f      	bhi.n	80039f2 <HAL_TIM_ConfigClockSource+0x16c>
 8003912:	2b30      	cmp	r3, #48	@ 0x30
 8003914:	d064      	beq.n	80039e0 <HAL_TIM_ConfigClockSource+0x15a>
 8003916:	2b30      	cmp	r3, #48	@ 0x30
 8003918:	d86b      	bhi.n	80039f2 <HAL_TIM_ConfigClockSource+0x16c>
 800391a:	2b20      	cmp	r3, #32
 800391c:	d060      	beq.n	80039e0 <HAL_TIM_ConfigClockSource+0x15a>
 800391e:	2b20      	cmp	r3, #32
 8003920:	d867      	bhi.n	80039f2 <HAL_TIM_ConfigClockSource+0x16c>
 8003922:	2b00      	cmp	r3, #0
 8003924:	d05c      	beq.n	80039e0 <HAL_TIM_ConfigClockSource+0x15a>
 8003926:	2b10      	cmp	r3, #16
 8003928:	d05a      	beq.n	80039e0 <HAL_TIM_ConfigClockSource+0x15a>
 800392a:	e062      	b.n	80039f2 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800393c:	f000 f97d 	bl	8003c3a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	689b      	ldr	r3, [r3, #8]
 8003946:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003948:	68bb      	ldr	r3, [r7, #8]
 800394a:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800394e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	68ba      	ldr	r2, [r7, #8]
 8003956:	609a      	str	r2, [r3, #8]
      break;
 8003958:	e04f      	b.n	80039fa <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800396a:	f000 f966 	bl	8003c3a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	689a      	ldr	r2, [r3, #8]
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800397c:	609a      	str	r2, [r3, #8]
      break;
 800397e:	e03c      	b.n	80039fa <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003988:	683b      	ldr	r3, [r7, #0]
 800398a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800398c:	461a      	mov	r2, r3
 800398e:	f000 f8dd 	bl	8003b4c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	2150      	movs	r1, #80	@ 0x50
 8003998:	4618      	mov	r0, r3
 800399a:	f000 f934 	bl	8003c06 <TIM_ITRx_SetConfig>
      break;
 800399e:	e02c      	b.n	80039fa <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80039ac:	461a      	mov	r2, r3
 80039ae:	f000 f8fb 	bl	8003ba8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	2160      	movs	r1, #96	@ 0x60
 80039b8:	4618      	mov	r0, r3
 80039ba:	f000 f924 	bl	8003c06 <TIM_ITRx_SetConfig>
      break;
 80039be:	e01c      	b.n	80039fa <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80039cc:	461a      	mov	r2, r3
 80039ce:	f000 f8bd 	bl	8003b4c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	2140      	movs	r1, #64	@ 0x40
 80039d8:	4618      	mov	r0, r3
 80039da:	f000 f914 	bl	8003c06 <TIM_ITRx_SetConfig>
      break;
 80039de:	e00c      	b.n	80039fa <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681a      	ldr	r2, [r3, #0]
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4619      	mov	r1, r3
 80039ea:	4610      	mov	r0, r2
 80039ec:	f000 f90b 	bl	8003c06 <TIM_ITRx_SetConfig>
      break;
 80039f0:	e003      	b.n	80039fa <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
 80039f4:	73fb      	strb	r3, [r7, #15]
      break;
 80039f6:	e000      	b.n	80039fa <HAL_TIM_ConfigClockSource+0x174>
      break;
 80039f8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2201      	movs	r2, #1
 80039fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2200      	movs	r2, #0
 8003a06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003a0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	3710      	adds	r7, #16
 8003a10:	46bd      	mov	sp, r7
 8003a12:	bd80      	pop	{r7, pc}

08003a14 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003a14:	b480      	push	{r7}
 8003a16:	b083      	sub	sp, #12
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003a1c:	bf00      	nop
 8003a1e:	370c      	adds	r7, #12
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bc80      	pop	{r7}
 8003a24:	4770      	bx	lr

08003a26 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003a26:	b480      	push	{r7}
 8003a28:	b083      	sub	sp, #12
 8003a2a:	af00      	add	r7, sp, #0
 8003a2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003a2e:	bf00      	nop
 8003a30:	370c      	adds	r7, #12
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bc80      	pop	{r7}
 8003a36:	4770      	bx	lr

08003a38 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003a38:	b480      	push	{r7}
 8003a3a:	b083      	sub	sp, #12
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003a40:	bf00      	nop
 8003a42:	370c      	adds	r7, #12
 8003a44:	46bd      	mov	sp, r7
 8003a46:	bc80      	pop	{r7}
 8003a48:	4770      	bx	lr

08003a4a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003a4a:	b480      	push	{r7}
 8003a4c:	b083      	sub	sp, #12
 8003a4e:	af00      	add	r7, sp, #0
 8003a50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003a52:	bf00      	nop
 8003a54:	370c      	adds	r7, #12
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bc80      	pop	{r7}
 8003a5a:	4770      	bx	lr

08003a5c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	b083      	sub	sp, #12
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003a64:	bf00      	nop
 8003a66:	370c      	adds	r7, #12
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	bc80      	pop	{r7}
 8003a6c:	4770      	bx	lr
	...

08003a70 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003a70:	b480      	push	{r7}
 8003a72:	b085      	sub	sp, #20
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
 8003a78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	4a2f      	ldr	r2, [pc, #188]	@ (8003b40 <TIM_Base_SetConfig+0xd0>)
 8003a84:	4293      	cmp	r3, r2
 8003a86:	d00b      	beq.n	8003aa0 <TIM_Base_SetConfig+0x30>
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a8e:	d007      	beq.n	8003aa0 <TIM_Base_SetConfig+0x30>
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	4a2c      	ldr	r2, [pc, #176]	@ (8003b44 <TIM_Base_SetConfig+0xd4>)
 8003a94:	4293      	cmp	r3, r2
 8003a96:	d003      	beq.n	8003aa0 <TIM_Base_SetConfig+0x30>
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	4a2b      	ldr	r2, [pc, #172]	@ (8003b48 <TIM_Base_SetConfig+0xd8>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d108      	bne.n	8003ab2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003aa6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	68fa      	ldr	r2, [r7, #12]
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	4a22      	ldr	r2, [pc, #136]	@ (8003b40 <TIM_Base_SetConfig+0xd0>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d00b      	beq.n	8003ad2 <TIM_Base_SetConfig+0x62>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ac0:	d007      	beq.n	8003ad2 <TIM_Base_SetConfig+0x62>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	4a1f      	ldr	r2, [pc, #124]	@ (8003b44 <TIM_Base_SetConfig+0xd4>)
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d003      	beq.n	8003ad2 <TIM_Base_SetConfig+0x62>
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	4a1e      	ldr	r2, [pc, #120]	@ (8003b48 <TIM_Base_SetConfig+0xd8>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d108      	bne.n	8003ae4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ad8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	68db      	ldr	r3, [r3, #12]
 8003ade:	68fa      	ldr	r2, [r7, #12]
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	695b      	ldr	r3, [r3, #20]
 8003aee:	4313      	orrs	r3, r2
 8003af0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	68fa      	ldr	r2, [r7, #12]
 8003af6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	689a      	ldr	r2, [r3, #8]
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	681a      	ldr	r2, [r3, #0]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	4a0d      	ldr	r2, [pc, #52]	@ (8003b40 <TIM_Base_SetConfig+0xd0>)
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	d103      	bne.n	8003b18 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	691a      	ldr	r2, [r3, #16]
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2201      	movs	r2, #1
 8003b1c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	691b      	ldr	r3, [r3, #16]
 8003b22:	f003 0301 	and.w	r3, r3, #1
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d005      	beq.n	8003b36 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	691b      	ldr	r3, [r3, #16]
 8003b2e:	f023 0201 	bic.w	r2, r3, #1
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	611a      	str	r2, [r3, #16]
  }
}
 8003b36:	bf00      	nop
 8003b38:	3714      	adds	r7, #20
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bc80      	pop	{r7}
 8003b3e:	4770      	bx	lr
 8003b40:	40012c00 	.word	0x40012c00
 8003b44:	40000400 	.word	0x40000400
 8003b48:	40000800 	.word	0x40000800

08003b4c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b087      	sub	sp, #28
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	60f8      	str	r0, [r7, #12]
 8003b54:	60b9      	str	r1, [r7, #8]
 8003b56:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	6a1b      	ldr	r3, [r3, #32]
 8003b5c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	6a1b      	ldr	r3, [r3, #32]
 8003b62:	f023 0201 	bic.w	r2, r3, #1
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	699b      	ldr	r3, [r3, #24]
 8003b6e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003b70:	693b      	ldr	r3, [r7, #16]
 8003b72:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003b76:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	011b      	lsls	r3, r3, #4
 8003b7c:	693a      	ldr	r2, [r7, #16]
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003b82:	697b      	ldr	r3, [r7, #20]
 8003b84:	f023 030a 	bic.w	r3, r3, #10
 8003b88:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003b8a:	697a      	ldr	r2, [r7, #20]
 8003b8c:	68bb      	ldr	r3, [r7, #8]
 8003b8e:	4313      	orrs	r3, r2
 8003b90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	693a      	ldr	r2, [r7, #16]
 8003b96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	697a      	ldr	r2, [r7, #20]
 8003b9c:	621a      	str	r2, [r3, #32]
}
 8003b9e:	bf00      	nop
 8003ba0:	371c      	adds	r7, #28
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bc80      	pop	{r7}
 8003ba6:	4770      	bx	lr

08003ba8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003ba8:	b480      	push	{r7}
 8003baa:	b087      	sub	sp, #28
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	60f8      	str	r0, [r7, #12]
 8003bb0:	60b9      	str	r1, [r7, #8]
 8003bb2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	6a1b      	ldr	r3, [r3, #32]
 8003bb8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	6a1b      	ldr	r3, [r3, #32]
 8003bbe:	f023 0210 	bic.w	r2, r3, #16
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	699b      	ldr	r3, [r3, #24]
 8003bca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003bcc:	693b      	ldr	r3, [r7, #16]
 8003bce:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003bd2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	031b      	lsls	r3, r3, #12
 8003bd8:	693a      	ldr	r2, [r7, #16]
 8003bda:	4313      	orrs	r3, r2
 8003bdc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003bde:	697b      	ldr	r3, [r7, #20]
 8003be0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003be4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003be6:	68bb      	ldr	r3, [r7, #8]
 8003be8:	011b      	lsls	r3, r3, #4
 8003bea:	697a      	ldr	r2, [r7, #20]
 8003bec:	4313      	orrs	r3, r2
 8003bee:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	693a      	ldr	r2, [r7, #16]
 8003bf4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	697a      	ldr	r2, [r7, #20]
 8003bfa:	621a      	str	r2, [r3, #32]
}
 8003bfc:	bf00      	nop
 8003bfe:	371c      	adds	r7, #28
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bc80      	pop	{r7}
 8003c04:	4770      	bx	lr

08003c06 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003c06:	b480      	push	{r7}
 8003c08:	b085      	sub	sp, #20
 8003c0a:	af00      	add	r7, sp, #0
 8003c0c:	6078      	str	r0, [r7, #4]
 8003c0e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	689b      	ldr	r3, [r3, #8]
 8003c14:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c1c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003c1e:	683a      	ldr	r2, [r7, #0]
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	4313      	orrs	r3, r2
 8003c24:	f043 0307 	orr.w	r3, r3, #7
 8003c28:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	68fa      	ldr	r2, [r7, #12]
 8003c2e:	609a      	str	r2, [r3, #8]
}
 8003c30:	bf00      	nop
 8003c32:	3714      	adds	r7, #20
 8003c34:	46bd      	mov	sp, r7
 8003c36:	bc80      	pop	{r7}
 8003c38:	4770      	bx	lr

08003c3a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003c3a:	b480      	push	{r7}
 8003c3c:	b087      	sub	sp, #28
 8003c3e:	af00      	add	r7, sp, #0
 8003c40:	60f8      	str	r0, [r7, #12]
 8003c42:	60b9      	str	r1, [r7, #8]
 8003c44:	607a      	str	r2, [r7, #4]
 8003c46:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	689b      	ldr	r3, [r3, #8]
 8003c4c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c4e:	697b      	ldr	r3, [r7, #20]
 8003c50:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003c54:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	021a      	lsls	r2, r3, #8
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	431a      	orrs	r2, r3
 8003c5e:	68bb      	ldr	r3, [r7, #8]
 8003c60:	4313      	orrs	r3, r2
 8003c62:	697a      	ldr	r2, [r7, #20]
 8003c64:	4313      	orrs	r3, r2
 8003c66:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	697a      	ldr	r2, [r7, #20]
 8003c6c:	609a      	str	r2, [r3, #8]
}
 8003c6e:	bf00      	nop
 8003c70:	371c      	adds	r7, #28
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bc80      	pop	{r7}
 8003c76:	4770      	bx	lr

08003c78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003c78:	b480      	push	{r7}
 8003c7a:	b085      	sub	sp, #20
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
 8003c80:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c88:	2b01      	cmp	r3, #1
 8003c8a:	d101      	bne.n	8003c90 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003c8c:	2302      	movs	r3, #2
 8003c8e:	e046      	b.n	8003d1e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2201      	movs	r2, #1
 8003c94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2202      	movs	r2, #2
 8003c9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	689b      	ldr	r3, [r3, #8]
 8003cae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003cb6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	68fa      	ldr	r2, [r7, #12]
 8003cbe:	4313      	orrs	r3, r2
 8003cc0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	68fa      	ldr	r2, [r7, #12]
 8003cc8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4a16      	ldr	r2, [pc, #88]	@ (8003d28 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d00e      	beq.n	8003cf2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003cdc:	d009      	beq.n	8003cf2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	4a12      	ldr	r2, [pc, #72]	@ (8003d2c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003ce4:	4293      	cmp	r3, r2
 8003ce6:	d004      	beq.n	8003cf2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4a10      	ldr	r2, [pc, #64]	@ (8003d30 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d10c      	bne.n	8003d0c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003cf2:	68bb      	ldr	r3, [r7, #8]
 8003cf4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003cf8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	685b      	ldr	r3, [r3, #4]
 8003cfe:	68ba      	ldr	r2, [r7, #8]
 8003d00:	4313      	orrs	r3, r2
 8003d02:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	68ba      	ldr	r2, [r7, #8]
 8003d0a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2201      	movs	r2, #1
 8003d10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2200      	movs	r2, #0
 8003d18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003d1c:	2300      	movs	r3, #0
}
 8003d1e:	4618      	mov	r0, r3
 8003d20:	3714      	adds	r7, #20
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bc80      	pop	{r7}
 8003d26:	4770      	bx	lr
 8003d28:	40012c00 	.word	0x40012c00
 8003d2c:	40000400 	.word	0x40000400
 8003d30:	40000800 	.word	0x40000800

08003d34 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003d34:	b480      	push	{r7}
 8003d36:	b083      	sub	sp, #12
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003d3c:	bf00      	nop
 8003d3e:	370c      	adds	r7, #12
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bc80      	pop	{r7}
 8003d44:	4770      	bx	lr

08003d46 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003d46:	b480      	push	{r7}
 8003d48:	b083      	sub	sp, #12
 8003d4a:	af00      	add	r7, sp, #0
 8003d4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003d4e:	bf00      	nop
 8003d50:	370c      	adds	r7, #12
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bc80      	pop	{r7}
 8003d56:	4770      	bx	lr

08003d58 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b082      	sub	sp, #8
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d101      	bne.n	8003d6a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003d66:	2301      	movs	r3, #1
 8003d68:	e042      	b.n	8003df0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d70:	b2db      	uxtb	r3, r3
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d106      	bne.n	8003d84 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2200      	movs	r2, #0
 8003d7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003d7e:	6878      	ldr	r0, [r7, #4]
 8003d80:	f7fe f848 	bl	8001e14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2224      	movs	r2, #36	@ 0x24
 8003d88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	68da      	ldr	r2, [r3, #12]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003d9a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003d9c:	6878      	ldr	r0, [r7, #4]
 8003d9e:	f000 f971 	bl	8004084 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	691a      	ldr	r2, [r3, #16]
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003db0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	695a      	ldr	r2, [r3, #20]
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003dc0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	68da      	ldr	r2, [r3, #12]
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003dd0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2220      	movs	r2, #32
 8003ddc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2220      	movs	r2, #32
 8003de4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2200      	movs	r2, #0
 8003dec:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003dee:	2300      	movs	r3, #0
}
 8003df0:	4618      	mov	r0, r3
 8003df2:	3708      	adds	r7, #8
 8003df4:	46bd      	mov	sp, r7
 8003df6:	bd80      	pop	{r7, pc}

08003df8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b08a      	sub	sp, #40	@ 0x28
 8003dfc:	af02      	add	r7, sp, #8
 8003dfe:	60f8      	str	r0, [r7, #12]
 8003e00:	60b9      	str	r1, [r7, #8]
 8003e02:	603b      	str	r3, [r7, #0]
 8003e04:	4613      	mov	r3, r2
 8003e06:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003e08:	2300      	movs	r3, #0
 8003e0a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e12:	b2db      	uxtb	r3, r3
 8003e14:	2b20      	cmp	r3, #32
 8003e16:	d175      	bne.n	8003f04 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e18:	68bb      	ldr	r3, [r7, #8]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d002      	beq.n	8003e24 <HAL_UART_Transmit+0x2c>
 8003e1e:	88fb      	ldrh	r3, [r7, #6]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d101      	bne.n	8003e28 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003e24:	2301      	movs	r3, #1
 8003e26:	e06e      	b.n	8003f06 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	2221      	movs	r2, #33	@ 0x21
 8003e32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003e36:	f7fe f8f3 	bl	8002020 <HAL_GetTick>
 8003e3a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	88fa      	ldrh	r2, [r7, #6]
 8003e40:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	88fa      	ldrh	r2, [r7, #6]
 8003e46:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	689b      	ldr	r3, [r3, #8]
 8003e4c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e50:	d108      	bne.n	8003e64 <HAL_UART_Transmit+0x6c>
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	691b      	ldr	r3, [r3, #16]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d104      	bne.n	8003e64 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003e5e:	68bb      	ldr	r3, [r7, #8]
 8003e60:	61bb      	str	r3, [r7, #24]
 8003e62:	e003      	b.n	8003e6c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003e64:	68bb      	ldr	r3, [r7, #8]
 8003e66:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003e68:	2300      	movs	r3, #0
 8003e6a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003e6c:	e02e      	b.n	8003ecc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	9300      	str	r3, [sp, #0]
 8003e72:	697b      	ldr	r3, [r7, #20]
 8003e74:	2200      	movs	r2, #0
 8003e76:	2180      	movs	r1, #128	@ 0x80
 8003e78:	68f8      	ldr	r0, [r7, #12]
 8003e7a:	f000 f848 	bl	8003f0e <UART_WaitOnFlagUntilTimeout>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d005      	beq.n	8003e90 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	2220      	movs	r2, #32
 8003e88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003e8c:	2303      	movs	r3, #3
 8003e8e:	e03a      	b.n	8003f06 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003e90:	69fb      	ldr	r3, [r7, #28]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d10b      	bne.n	8003eae <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003e96:	69bb      	ldr	r3, [r7, #24]
 8003e98:	881b      	ldrh	r3, [r3, #0]
 8003e9a:	461a      	mov	r2, r3
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003ea4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003ea6:	69bb      	ldr	r3, [r7, #24]
 8003ea8:	3302      	adds	r3, #2
 8003eaa:	61bb      	str	r3, [r7, #24]
 8003eac:	e007      	b.n	8003ebe <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003eae:	69fb      	ldr	r3, [r7, #28]
 8003eb0:	781a      	ldrb	r2, [r3, #0]
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003eb8:	69fb      	ldr	r3, [r7, #28]
 8003eba:	3301      	adds	r3, #1
 8003ebc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003ec2:	b29b      	uxth	r3, r3
 8003ec4:	3b01      	subs	r3, #1
 8003ec6:	b29a      	uxth	r2, r3
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003ed0:	b29b      	uxth	r3, r3
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d1cb      	bne.n	8003e6e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	9300      	str	r3, [sp, #0]
 8003eda:	697b      	ldr	r3, [r7, #20]
 8003edc:	2200      	movs	r2, #0
 8003ede:	2140      	movs	r1, #64	@ 0x40
 8003ee0:	68f8      	ldr	r0, [r7, #12]
 8003ee2:	f000 f814 	bl	8003f0e <UART_WaitOnFlagUntilTimeout>
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d005      	beq.n	8003ef8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	2220      	movs	r2, #32
 8003ef0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003ef4:	2303      	movs	r3, #3
 8003ef6:	e006      	b.n	8003f06 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	2220      	movs	r2, #32
 8003efc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003f00:	2300      	movs	r3, #0
 8003f02:	e000      	b.n	8003f06 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003f04:	2302      	movs	r3, #2
  }
}
 8003f06:	4618      	mov	r0, r3
 8003f08:	3720      	adds	r7, #32
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	bd80      	pop	{r7, pc}

08003f0e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003f0e:	b580      	push	{r7, lr}
 8003f10:	b086      	sub	sp, #24
 8003f12:	af00      	add	r7, sp, #0
 8003f14:	60f8      	str	r0, [r7, #12]
 8003f16:	60b9      	str	r1, [r7, #8]
 8003f18:	603b      	str	r3, [r7, #0]
 8003f1a:	4613      	mov	r3, r2
 8003f1c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f1e:	e03b      	b.n	8003f98 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f20:	6a3b      	ldr	r3, [r7, #32]
 8003f22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f26:	d037      	beq.n	8003f98 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f28:	f7fe f87a 	bl	8002020 <HAL_GetTick>
 8003f2c:	4602      	mov	r2, r0
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	1ad3      	subs	r3, r2, r3
 8003f32:	6a3a      	ldr	r2, [r7, #32]
 8003f34:	429a      	cmp	r2, r3
 8003f36:	d302      	bcc.n	8003f3e <UART_WaitOnFlagUntilTimeout+0x30>
 8003f38:	6a3b      	ldr	r3, [r7, #32]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d101      	bne.n	8003f42 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003f3e:	2303      	movs	r3, #3
 8003f40:	e03a      	b.n	8003fb8 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	68db      	ldr	r3, [r3, #12]
 8003f48:	f003 0304 	and.w	r3, r3, #4
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d023      	beq.n	8003f98 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003f50:	68bb      	ldr	r3, [r7, #8]
 8003f52:	2b80      	cmp	r3, #128	@ 0x80
 8003f54:	d020      	beq.n	8003f98 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003f56:	68bb      	ldr	r3, [r7, #8]
 8003f58:	2b40      	cmp	r3, #64	@ 0x40
 8003f5a:	d01d      	beq.n	8003f98 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f003 0308 	and.w	r3, r3, #8
 8003f66:	2b08      	cmp	r3, #8
 8003f68:	d116      	bne.n	8003f98 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	617b      	str	r3, [r7, #20]
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	617b      	str	r3, [r7, #20]
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	685b      	ldr	r3, [r3, #4]
 8003f7c:	617b      	str	r3, [r7, #20]
 8003f7e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003f80:	68f8      	ldr	r0, [r7, #12]
 8003f82:	f000 f81d 	bl	8003fc0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	2208      	movs	r2, #8
 8003f8a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	2200      	movs	r2, #0
 8003f90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003f94:	2301      	movs	r3, #1
 8003f96:	e00f      	b.n	8003fb8 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	681a      	ldr	r2, [r3, #0]
 8003f9e:	68bb      	ldr	r3, [r7, #8]
 8003fa0:	4013      	ands	r3, r2
 8003fa2:	68ba      	ldr	r2, [r7, #8]
 8003fa4:	429a      	cmp	r2, r3
 8003fa6:	bf0c      	ite	eq
 8003fa8:	2301      	moveq	r3, #1
 8003faa:	2300      	movne	r3, #0
 8003fac:	b2db      	uxtb	r3, r3
 8003fae:	461a      	mov	r2, r3
 8003fb0:	79fb      	ldrb	r3, [r7, #7]
 8003fb2:	429a      	cmp	r2, r3
 8003fb4:	d0b4      	beq.n	8003f20 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003fb6:	2300      	movs	r3, #0
}
 8003fb8:	4618      	mov	r0, r3
 8003fba:	3718      	adds	r7, #24
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	bd80      	pop	{r7, pc}

08003fc0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	b095      	sub	sp, #84	@ 0x54
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	330c      	adds	r3, #12
 8003fce:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003fd2:	e853 3f00 	ldrex	r3, [r3]
 8003fd6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003fd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fda:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003fde:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	330c      	adds	r3, #12
 8003fe6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003fe8:	643a      	str	r2, [r7, #64]	@ 0x40
 8003fea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fec:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003fee:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003ff0:	e841 2300 	strex	r3, r2, [r1]
 8003ff4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003ff6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d1e5      	bne.n	8003fc8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	3314      	adds	r3, #20
 8004002:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004004:	6a3b      	ldr	r3, [r7, #32]
 8004006:	e853 3f00 	ldrex	r3, [r3]
 800400a:	61fb      	str	r3, [r7, #28]
   return(result);
 800400c:	69fb      	ldr	r3, [r7, #28]
 800400e:	f023 0301 	bic.w	r3, r3, #1
 8004012:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	3314      	adds	r3, #20
 800401a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800401c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800401e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004020:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004022:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004024:	e841 2300 	strex	r3, r2, [r1]
 8004028:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800402a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800402c:	2b00      	cmp	r3, #0
 800402e:	d1e5      	bne.n	8003ffc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004034:	2b01      	cmp	r3, #1
 8004036:	d119      	bne.n	800406c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	330c      	adds	r3, #12
 800403e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	e853 3f00 	ldrex	r3, [r3]
 8004046:	60bb      	str	r3, [r7, #8]
   return(result);
 8004048:	68bb      	ldr	r3, [r7, #8]
 800404a:	f023 0310 	bic.w	r3, r3, #16
 800404e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	330c      	adds	r3, #12
 8004056:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004058:	61ba      	str	r2, [r7, #24]
 800405a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800405c:	6979      	ldr	r1, [r7, #20]
 800405e:	69ba      	ldr	r2, [r7, #24]
 8004060:	e841 2300 	strex	r3, r2, [r1]
 8004064:	613b      	str	r3, [r7, #16]
   return(result);
 8004066:	693b      	ldr	r3, [r7, #16]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d1e5      	bne.n	8004038 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2220      	movs	r2, #32
 8004070:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2200      	movs	r2, #0
 8004078:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800407a:	bf00      	nop
 800407c:	3754      	adds	r7, #84	@ 0x54
 800407e:	46bd      	mov	sp, r7
 8004080:	bc80      	pop	{r7}
 8004082:	4770      	bx	lr

08004084 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b084      	sub	sp, #16
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	691b      	ldr	r3, [r3, #16]
 8004092:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	68da      	ldr	r2, [r3, #12]
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	430a      	orrs	r2, r1
 80040a0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	689a      	ldr	r2, [r3, #8]
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	691b      	ldr	r3, [r3, #16]
 80040aa:	431a      	orrs	r2, r3
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	695b      	ldr	r3, [r3, #20]
 80040b0:	4313      	orrs	r3, r2
 80040b2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	68db      	ldr	r3, [r3, #12]
 80040ba:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80040be:	f023 030c 	bic.w	r3, r3, #12
 80040c2:	687a      	ldr	r2, [r7, #4]
 80040c4:	6812      	ldr	r2, [r2, #0]
 80040c6:	68b9      	ldr	r1, [r7, #8]
 80040c8:	430b      	orrs	r3, r1
 80040ca:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	695b      	ldr	r3, [r3, #20]
 80040d2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	699a      	ldr	r2, [r3, #24]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	430a      	orrs	r2, r1
 80040e0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	4a2c      	ldr	r2, [pc, #176]	@ (8004198 <UART_SetConfig+0x114>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d103      	bne.n	80040f4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80040ec:	f7ff f9a4 	bl	8003438 <HAL_RCC_GetPCLK2Freq>
 80040f0:	60f8      	str	r0, [r7, #12]
 80040f2:	e002      	b.n	80040fa <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80040f4:	f7ff f98c 	bl	8003410 <HAL_RCC_GetPCLK1Freq>
 80040f8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80040fa:	68fa      	ldr	r2, [r7, #12]
 80040fc:	4613      	mov	r3, r2
 80040fe:	009b      	lsls	r3, r3, #2
 8004100:	4413      	add	r3, r2
 8004102:	009a      	lsls	r2, r3, #2
 8004104:	441a      	add	r2, r3
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	009b      	lsls	r3, r3, #2
 800410c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004110:	4a22      	ldr	r2, [pc, #136]	@ (800419c <UART_SetConfig+0x118>)
 8004112:	fba2 2303 	umull	r2, r3, r2, r3
 8004116:	095b      	lsrs	r3, r3, #5
 8004118:	0119      	lsls	r1, r3, #4
 800411a:	68fa      	ldr	r2, [r7, #12]
 800411c:	4613      	mov	r3, r2
 800411e:	009b      	lsls	r3, r3, #2
 8004120:	4413      	add	r3, r2
 8004122:	009a      	lsls	r2, r3, #2
 8004124:	441a      	add	r2, r3
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	685b      	ldr	r3, [r3, #4]
 800412a:	009b      	lsls	r3, r3, #2
 800412c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004130:	4b1a      	ldr	r3, [pc, #104]	@ (800419c <UART_SetConfig+0x118>)
 8004132:	fba3 0302 	umull	r0, r3, r3, r2
 8004136:	095b      	lsrs	r3, r3, #5
 8004138:	2064      	movs	r0, #100	@ 0x64
 800413a:	fb00 f303 	mul.w	r3, r0, r3
 800413e:	1ad3      	subs	r3, r2, r3
 8004140:	011b      	lsls	r3, r3, #4
 8004142:	3332      	adds	r3, #50	@ 0x32
 8004144:	4a15      	ldr	r2, [pc, #84]	@ (800419c <UART_SetConfig+0x118>)
 8004146:	fba2 2303 	umull	r2, r3, r2, r3
 800414a:	095b      	lsrs	r3, r3, #5
 800414c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004150:	4419      	add	r1, r3
 8004152:	68fa      	ldr	r2, [r7, #12]
 8004154:	4613      	mov	r3, r2
 8004156:	009b      	lsls	r3, r3, #2
 8004158:	4413      	add	r3, r2
 800415a:	009a      	lsls	r2, r3, #2
 800415c:	441a      	add	r2, r3
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	009b      	lsls	r3, r3, #2
 8004164:	fbb2 f2f3 	udiv	r2, r2, r3
 8004168:	4b0c      	ldr	r3, [pc, #48]	@ (800419c <UART_SetConfig+0x118>)
 800416a:	fba3 0302 	umull	r0, r3, r3, r2
 800416e:	095b      	lsrs	r3, r3, #5
 8004170:	2064      	movs	r0, #100	@ 0x64
 8004172:	fb00 f303 	mul.w	r3, r0, r3
 8004176:	1ad3      	subs	r3, r2, r3
 8004178:	011b      	lsls	r3, r3, #4
 800417a:	3332      	adds	r3, #50	@ 0x32
 800417c:	4a07      	ldr	r2, [pc, #28]	@ (800419c <UART_SetConfig+0x118>)
 800417e:	fba2 2303 	umull	r2, r3, r2, r3
 8004182:	095b      	lsrs	r3, r3, #5
 8004184:	f003 020f 	and.w	r2, r3, #15
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	440a      	add	r2, r1
 800418e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004190:	bf00      	nop
 8004192:	3710      	adds	r7, #16
 8004194:	46bd      	mov	sp, r7
 8004196:	bd80      	pop	{r7, pc}
 8004198:	40013800 	.word	0x40013800
 800419c:	51eb851f 	.word	0x51eb851f

080041a0 <memset>:
 80041a0:	4603      	mov	r3, r0
 80041a2:	4402      	add	r2, r0
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d100      	bne.n	80041aa <memset+0xa>
 80041a8:	4770      	bx	lr
 80041aa:	f803 1b01 	strb.w	r1, [r3], #1
 80041ae:	e7f9      	b.n	80041a4 <memset+0x4>

080041b0 <__errno>:
 80041b0:	4b01      	ldr	r3, [pc, #4]	@ (80041b8 <__errno+0x8>)
 80041b2:	6818      	ldr	r0, [r3, #0]
 80041b4:	4770      	bx	lr
 80041b6:	bf00      	nop
 80041b8:	20000014 	.word	0x20000014

080041bc <__libc_init_array>:
 80041bc:	b570      	push	{r4, r5, r6, lr}
 80041be:	2600      	movs	r6, #0
 80041c0:	4d0c      	ldr	r5, [pc, #48]	@ (80041f4 <__libc_init_array+0x38>)
 80041c2:	4c0d      	ldr	r4, [pc, #52]	@ (80041f8 <__libc_init_array+0x3c>)
 80041c4:	1b64      	subs	r4, r4, r5
 80041c6:	10a4      	asrs	r4, r4, #2
 80041c8:	42a6      	cmp	r6, r4
 80041ca:	d109      	bne.n	80041e0 <__libc_init_array+0x24>
 80041cc:	f000 fcae 	bl	8004b2c <_init>
 80041d0:	2600      	movs	r6, #0
 80041d2:	4d0a      	ldr	r5, [pc, #40]	@ (80041fc <__libc_init_array+0x40>)
 80041d4:	4c0a      	ldr	r4, [pc, #40]	@ (8004200 <__libc_init_array+0x44>)
 80041d6:	1b64      	subs	r4, r4, r5
 80041d8:	10a4      	asrs	r4, r4, #2
 80041da:	42a6      	cmp	r6, r4
 80041dc:	d105      	bne.n	80041ea <__libc_init_array+0x2e>
 80041de:	bd70      	pop	{r4, r5, r6, pc}
 80041e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80041e4:	4798      	blx	r3
 80041e6:	3601      	adds	r6, #1
 80041e8:	e7ee      	b.n	80041c8 <__libc_init_array+0xc>
 80041ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80041ee:	4798      	blx	r3
 80041f0:	3601      	adds	r6, #1
 80041f2:	e7f2      	b.n	80041da <__libc_init_array+0x1e>
 80041f4:	08004bc0 	.word	0x08004bc0
 80041f8:	08004bc0 	.word	0x08004bc0
 80041fc:	08004bc0 	.word	0x08004bc0
 8004200:	08004bc4 	.word	0x08004bc4

08004204 <acosf>:
 8004204:	b538      	push	{r3, r4, r5, lr}
 8004206:	4604      	mov	r4, r0
 8004208:	f000 f86a 	bl	80042e0 <__ieee754_acosf>
 800420c:	4621      	mov	r1, r4
 800420e:	4605      	mov	r5, r0
 8004210:	4620      	mov	r0, r4
 8004212:	f7fc fa6f 	bl	80006f4 <__aeabi_fcmpun>
 8004216:	b980      	cbnz	r0, 800423a <acosf+0x36>
 8004218:	4620      	mov	r0, r4
 800421a:	f000 f82e 	bl	800427a <fabsf>
 800421e:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8004222:	f7fc fa5d 	bl	80006e0 <__aeabi_fcmpgt>
 8004226:	b140      	cbz	r0, 800423a <acosf+0x36>
 8004228:	f7ff ffc2 	bl	80041b0 <__errno>
 800422c:	2321      	movs	r3, #33	@ 0x21
 800422e:	6003      	str	r3, [r0, #0]
 8004230:	4803      	ldr	r0, [pc, #12]	@ (8004240 <acosf+0x3c>)
 8004232:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004236:	f000 b82b 	b.w	8004290 <nanf>
 800423a:	4628      	mov	r0, r5
 800423c:	bd38      	pop	{r3, r4, r5, pc}
 800423e:	bf00      	nop
 8004240:	08004b76 	.word	0x08004b76

08004244 <atan2f>:
 8004244:	f000 b9ae 	b.w	80045a4 <__ieee754_atan2f>

08004248 <hypotf>:
 8004248:	b570      	push	{r4, r5, r6, lr}
 800424a:	4606      	mov	r6, r0
 800424c:	460d      	mov	r5, r1
 800424e:	f000 fa31 	bl	80046b4 <__ieee754_hypotf>
 8004252:	4604      	mov	r4, r0
 8004254:	f000 f814 	bl	8004280 <finitef>
 8004258:	b968      	cbnz	r0, 8004276 <hypotf+0x2e>
 800425a:	4630      	mov	r0, r6
 800425c:	f000 f810 	bl	8004280 <finitef>
 8004260:	b148      	cbz	r0, 8004276 <hypotf+0x2e>
 8004262:	4628      	mov	r0, r5
 8004264:	f000 f80c 	bl	8004280 <finitef>
 8004268:	b128      	cbz	r0, 8004276 <hypotf+0x2e>
 800426a:	f7ff ffa1 	bl	80041b0 <__errno>
 800426e:	2322      	movs	r3, #34	@ 0x22
 8004270:	f04f 44ff 	mov.w	r4, #2139095040	@ 0x7f800000
 8004274:	6003      	str	r3, [r0, #0]
 8004276:	4620      	mov	r0, r4
 8004278:	bd70      	pop	{r4, r5, r6, pc}

0800427a <fabsf>:
 800427a:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800427e:	4770      	bx	lr

08004280 <finitef>:
 8004280:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8004284:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8004288:	bfac      	ite	ge
 800428a:	2000      	movge	r0, #0
 800428c:	2001      	movlt	r0, #1
 800428e:	4770      	bx	lr

08004290 <nanf>:
 8004290:	4800      	ldr	r0, [pc, #0]	@ (8004294 <nanf+0x4>)
 8004292:	4770      	bx	lr
 8004294:	7fc00000 	.word	0x7fc00000

08004298 <roundf>:
 8004298:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800429c:	3b7f      	subs	r3, #127	@ 0x7f
 800429e:	2b16      	cmp	r3, #22
 80042a0:	4601      	mov	r1, r0
 80042a2:	b510      	push	{r4, lr}
 80042a4:	dc14      	bgt.n	80042d0 <roundf+0x38>
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	da07      	bge.n	80042ba <roundf+0x22>
 80042aa:	3301      	adds	r3, #1
 80042ac:	f000 4100 	and.w	r1, r0, #2147483648	@ 0x80000000
 80042b0:	d101      	bne.n	80042b6 <roundf+0x1e>
 80042b2:	f041 517e 	orr.w	r1, r1, #1065353216	@ 0x3f800000
 80042b6:	4608      	mov	r0, r1
 80042b8:	bd10      	pop	{r4, pc}
 80042ba:	4a08      	ldr	r2, [pc, #32]	@ (80042dc <roundf+0x44>)
 80042bc:	411a      	asrs	r2, r3
 80042be:	4202      	tst	r2, r0
 80042c0:	d0f9      	beq.n	80042b6 <roundf+0x1e>
 80042c2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80042c6:	4119      	asrs	r1, r3
 80042c8:	4401      	add	r1, r0
 80042ca:	ea21 0102 	bic.w	r1, r1, r2
 80042ce:	e7f2      	b.n	80042b6 <roundf+0x1e>
 80042d0:	2b80      	cmp	r3, #128	@ 0x80
 80042d2:	d1f0      	bne.n	80042b6 <roundf+0x1e>
 80042d4:	f7fb ff40 	bl	8000158 <__addsf3>
 80042d8:	4601      	mov	r1, r0
 80042da:	e7ec      	b.n	80042b6 <roundf+0x1e>
 80042dc:	007fffff 	.word	0x007fffff

080042e0 <__ieee754_acosf>:
 80042e0:	f020 4200 	bic.w	r2, r0, #2147483648	@ 0x80000000
 80042e4:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 80042e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042ea:	4605      	mov	r5, r0
 80042ec:	d104      	bne.n	80042f8 <__ieee754_acosf+0x18>
 80042ee:	2800      	cmp	r0, #0
 80042f0:	f340 8136 	ble.w	8004560 <__ieee754_acosf+0x280>
 80042f4:	2000      	movs	r0, #0
 80042f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80042f8:	d906      	bls.n	8004308 <__ieee754_acosf+0x28>
 80042fa:	4601      	mov	r1, r0
 80042fc:	f7fb ff2a 	bl	8000154 <__aeabi_fsub>
 8004300:	4601      	mov	r1, r0
 8004302:	f7fc f8e5 	bl	80004d0 <__aeabi_fdiv>
 8004306:	e7f6      	b.n	80042f6 <__ieee754_acosf+0x16>
 8004308:	f1b2 5f7c 	cmp.w	r2, #1056964608	@ 0x3f000000
 800430c:	d257      	bcs.n	80043be <__ieee754_acosf+0xde>
 800430e:	f1b2 5f0c 	cmp.w	r2, #587202560	@ 0x23000000
 8004312:	f240 8127 	bls.w	8004564 <__ieee754_acosf+0x284>
 8004316:	4601      	mov	r1, r0
 8004318:	f7fc f826 	bl	8000368 <__aeabi_fmul>
 800431c:	4604      	mov	r4, r0
 800431e:	4992      	ldr	r1, [pc, #584]	@ (8004568 <__ieee754_acosf+0x288>)
 8004320:	f7fc f822 	bl	8000368 <__aeabi_fmul>
 8004324:	4991      	ldr	r1, [pc, #580]	@ (800456c <__ieee754_acosf+0x28c>)
 8004326:	f7fb ff17 	bl	8000158 <__addsf3>
 800432a:	4621      	mov	r1, r4
 800432c:	f7fc f81c 	bl	8000368 <__aeabi_fmul>
 8004330:	498f      	ldr	r1, [pc, #572]	@ (8004570 <__ieee754_acosf+0x290>)
 8004332:	f7fb ff0f 	bl	8000154 <__aeabi_fsub>
 8004336:	4621      	mov	r1, r4
 8004338:	f7fc f816 	bl	8000368 <__aeabi_fmul>
 800433c:	498d      	ldr	r1, [pc, #564]	@ (8004574 <__ieee754_acosf+0x294>)
 800433e:	f7fb ff0b 	bl	8000158 <__addsf3>
 8004342:	4621      	mov	r1, r4
 8004344:	f7fc f810 	bl	8000368 <__aeabi_fmul>
 8004348:	498b      	ldr	r1, [pc, #556]	@ (8004578 <__ieee754_acosf+0x298>)
 800434a:	f7fb ff03 	bl	8000154 <__aeabi_fsub>
 800434e:	4621      	mov	r1, r4
 8004350:	f7fc f80a 	bl	8000368 <__aeabi_fmul>
 8004354:	4989      	ldr	r1, [pc, #548]	@ (800457c <__ieee754_acosf+0x29c>)
 8004356:	f7fb feff 	bl	8000158 <__addsf3>
 800435a:	4621      	mov	r1, r4
 800435c:	f7fc f804 	bl	8000368 <__aeabi_fmul>
 8004360:	4987      	ldr	r1, [pc, #540]	@ (8004580 <__ieee754_acosf+0x2a0>)
 8004362:	4606      	mov	r6, r0
 8004364:	4620      	mov	r0, r4
 8004366:	f7fb ffff 	bl	8000368 <__aeabi_fmul>
 800436a:	4986      	ldr	r1, [pc, #536]	@ (8004584 <__ieee754_acosf+0x2a4>)
 800436c:	f7fb fef2 	bl	8000154 <__aeabi_fsub>
 8004370:	4621      	mov	r1, r4
 8004372:	f7fb fff9 	bl	8000368 <__aeabi_fmul>
 8004376:	4984      	ldr	r1, [pc, #528]	@ (8004588 <__ieee754_acosf+0x2a8>)
 8004378:	f7fb feee 	bl	8000158 <__addsf3>
 800437c:	4621      	mov	r1, r4
 800437e:	f7fb fff3 	bl	8000368 <__aeabi_fmul>
 8004382:	4982      	ldr	r1, [pc, #520]	@ (800458c <__ieee754_acosf+0x2ac>)
 8004384:	f7fb fee6 	bl	8000154 <__aeabi_fsub>
 8004388:	4621      	mov	r1, r4
 800438a:	f7fb ffed 	bl	8000368 <__aeabi_fmul>
 800438e:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8004392:	f7fb fee1 	bl	8000158 <__addsf3>
 8004396:	4601      	mov	r1, r0
 8004398:	4630      	mov	r0, r6
 800439a:	f7fc f899 	bl	80004d0 <__aeabi_fdiv>
 800439e:	4629      	mov	r1, r5
 80043a0:	f7fb ffe2 	bl	8000368 <__aeabi_fmul>
 80043a4:	4601      	mov	r1, r0
 80043a6:	487a      	ldr	r0, [pc, #488]	@ (8004590 <__ieee754_acosf+0x2b0>)
 80043a8:	f7fb fed4 	bl	8000154 <__aeabi_fsub>
 80043ac:	4601      	mov	r1, r0
 80043ae:	4628      	mov	r0, r5
 80043b0:	f7fb fed0 	bl	8000154 <__aeabi_fsub>
 80043b4:	4601      	mov	r1, r0
 80043b6:	4877      	ldr	r0, [pc, #476]	@ (8004594 <__ieee754_acosf+0x2b4>)
 80043b8:	f7fb fecc 	bl	8000154 <__aeabi_fsub>
 80043bc:	e79b      	b.n	80042f6 <__ieee754_acosf+0x16>
 80043be:	2800      	cmp	r0, #0
 80043c0:	da5c      	bge.n	800447c <__ieee754_acosf+0x19c>
 80043c2:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80043c6:	f7fb fec7 	bl	8000158 <__addsf3>
 80043ca:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 80043ce:	f7fb ffcb 	bl	8000368 <__aeabi_fmul>
 80043d2:	4604      	mov	r4, r0
 80043d4:	4964      	ldr	r1, [pc, #400]	@ (8004568 <__ieee754_acosf+0x288>)
 80043d6:	f7fb ffc7 	bl	8000368 <__aeabi_fmul>
 80043da:	4964      	ldr	r1, [pc, #400]	@ (800456c <__ieee754_acosf+0x28c>)
 80043dc:	f7fb febc 	bl	8000158 <__addsf3>
 80043e0:	4621      	mov	r1, r4
 80043e2:	f7fb ffc1 	bl	8000368 <__aeabi_fmul>
 80043e6:	4962      	ldr	r1, [pc, #392]	@ (8004570 <__ieee754_acosf+0x290>)
 80043e8:	f7fb feb4 	bl	8000154 <__aeabi_fsub>
 80043ec:	4621      	mov	r1, r4
 80043ee:	f7fb ffbb 	bl	8000368 <__aeabi_fmul>
 80043f2:	4960      	ldr	r1, [pc, #384]	@ (8004574 <__ieee754_acosf+0x294>)
 80043f4:	f7fb feb0 	bl	8000158 <__addsf3>
 80043f8:	4621      	mov	r1, r4
 80043fa:	f7fb ffb5 	bl	8000368 <__aeabi_fmul>
 80043fe:	495e      	ldr	r1, [pc, #376]	@ (8004578 <__ieee754_acosf+0x298>)
 8004400:	f7fb fea8 	bl	8000154 <__aeabi_fsub>
 8004404:	4621      	mov	r1, r4
 8004406:	f7fb ffaf 	bl	8000368 <__aeabi_fmul>
 800440a:	495c      	ldr	r1, [pc, #368]	@ (800457c <__ieee754_acosf+0x29c>)
 800440c:	f7fb fea4 	bl	8000158 <__addsf3>
 8004410:	4621      	mov	r1, r4
 8004412:	f7fb ffa9 	bl	8000368 <__aeabi_fmul>
 8004416:	495a      	ldr	r1, [pc, #360]	@ (8004580 <__ieee754_acosf+0x2a0>)
 8004418:	4605      	mov	r5, r0
 800441a:	4620      	mov	r0, r4
 800441c:	f7fb ffa4 	bl	8000368 <__aeabi_fmul>
 8004420:	4958      	ldr	r1, [pc, #352]	@ (8004584 <__ieee754_acosf+0x2a4>)
 8004422:	f7fb fe97 	bl	8000154 <__aeabi_fsub>
 8004426:	4621      	mov	r1, r4
 8004428:	f7fb ff9e 	bl	8000368 <__aeabi_fmul>
 800442c:	4956      	ldr	r1, [pc, #344]	@ (8004588 <__ieee754_acosf+0x2a8>)
 800442e:	f7fb fe93 	bl	8000158 <__addsf3>
 8004432:	4621      	mov	r1, r4
 8004434:	f7fb ff98 	bl	8000368 <__aeabi_fmul>
 8004438:	4954      	ldr	r1, [pc, #336]	@ (800458c <__ieee754_acosf+0x2ac>)
 800443a:	f7fb fe8b 	bl	8000154 <__aeabi_fsub>
 800443e:	4621      	mov	r1, r4
 8004440:	f7fb ff92 	bl	8000368 <__aeabi_fmul>
 8004444:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8004448:	f7fb fe86 	bl	8000158 <__addsf3>
 800444c:	4606      	mov	r6, r0
 800444e:	4620      	mov	r0, r4
 8004450:	f000 fafc 	bl	8004a4c <__ieee754_sqrtf>
 8004454:	4604      	mov	r4, r0
 8004456:	4631      	mov	r1, r6
 8004458:	4628      	mov	r0, r5
 800445a:	f7fc f839 	bl	80004d0 <__aeabi_fdiv>
 800445e:	4621      	mov	r1, r4
 8004460:	f7fb ff82 	bl	8000368 <__aeabi_fmul>
 8004464:	494a      	ldr	r1, [pc, #296]	@ (8004590 <__ieee754_acosf+0x2b0>)
 8004466:	f7fb fe75 	bl	8000154 <__aeabi_fsub>
 800446a:	4621      	mov	r1, r4
 800446c:	f7fb fe74 	bl	8000158 <__addsf3>
 8004470:	4601      	mov	r1, r0
 8004472:	f7fb fe71 	bl	8000158 <__addsf3>
 8004476:	4601      	mov	r1, r0
 8004478:	4847      	ldr	r0, [pc, #284]	@ (8004598 <__ieee754_acosf+0x2b8>)
 800447a:	e79d      	b.n	80043b8 <__ieee754_acosf+0xd8>
 800447c:	4601      	mov	r1, r0
 800447e:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8004482:	f7fb fe67 	bl	8000154 <__aeabi_fsub>
 8004486:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800448a:	f7fb ff6d 	bl	8000368 <__aeabi_fmul>
 800448e:	4604      	mov	r4, r0
 8004490:	f000 fadc 	bl	8004a4c <__ieee754_sqrtf>
 8004494:	4934      	ldr	r1, [pc, #208]	@ (8004568 <__ieee754_acosf+0x288>)
 8004496:	4605      	mov	r5, r0
 8004498:	f420 667f 	bic.w	r6, r0, #4080	@ 0xff0
 800449c:	4620      	mov	r0, r4
 800449e:	f7fb ff63 	bl	8000368 <__aeabi_fmul>
 80044a2:	4932      	ldr	r1, [pc, #200]	@ (800456c <__ieee754_acosf+0x28c>)
 80044a4:	f7fb fe58 	bl	8000158 <__addsf3>
 80044a8:	4621      	mov	r1, r4
 80044aa:	f7fb ff5d 	bl	8000368 <__aeabi_fmul>
 80044ae:	4930      	ldr	r1, [pc, #192]	@ (8004570 <__ieee754_acosf+0x290>)
 80044b0:	f7fb fe50 	bl	8000154 <__aeabi_fsub>
 80044b4:	4621      	mov	r1, r4
 80044b6:	f7fb ff57 	bl	8000368 <__aeabi_fmul>
 80044ba:	492e      	ldr	r1, [pc, #184]	@ (8004574 <__ieee754_acosf+0x294>)
 80044bc:	f7fb fe4c 	bl	8000158 <__addsf3>
 80044c0:	4621      	mov	r1, r4
 80044c2:	f7fb ff51 	bl	8000368 <__aeabi_fmul>
 80044c6:	492c      	ldr	r1, [pc, #176]	@ (8004578 <__ieee754_acosf+0x298>)
 80044c8:	f7fb fe44 	bl	8000154 <__aeabi_fsub>
 80044cc:	4621      	mov	r1, r4
 80044ce:	f7fb ff4b 	bl	8000368 <__aeabi_fmul>
 80044d2:	492a      	ldr	r1, [pc, #168]	@ (800457c <__ieee754_acosf+0x29c>)
 80044d4:	f7fb fe40 	bl	8000158 <__addsf3>
 80044d8:	4621      	mov	r1, r4
 80044da:	f7fb ff45 	bl	8000368 <__aeabi_fmul>
 80044de:	4928      	ldr	r1, [pc, #160]	@ (8004580 <__ieee754_acosf+0x2a0>)
 80044e0:	4607      	mov	r7, r0
 80044e2:	4620      	mov	r0, r4
 80044e4:	f7fb ff40 	bl	8000368 <__aeabi_fmul>
 80044e8:	4926      	ldr	r1, [pc, #152]	@ (8004584 <__ieee754_acosf+0x2a4>)
 80044ea:	f7fb fe33 	bl	8000154 <__aeabi_fsub>
 80044ee:	4621      	mov	r1, r4
 80044f0:	f7fb ff3a 	bl	8000368 <__aeabi_fmul>
 80044f4:	4924      	ldr	r1, [pc, #144]	@ (8004588 <__ieee754_acosf+0x2a8>)
 80044f6:	f7fb fe2f 	bl	8000158 <__addsf3>
 80044fa:	4621      	mov	r1, r4
 80044fc:	f7fb ff34 	bl	8000368 <__aeabi_fmul>
 8004500:	4922      	ldr	r1, [pc, #136]	@ (800458c <__ieee754_acosf+0x2ac>)
 8004502:	f7fb fe27 	bl	8000154 <__aeabi_fsub>
 8004506:	4621      	mov	r1, r4
 8004508:	f7fb ff2e 	bl	8000368 <__aeabi_fmul>
 800450c:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8004510:	f7fb fe22 	bl	8000158 <__addsf3>
 8004514:	4601      	mov	r1, r0
 8004516:	4638      	mov	r0, r7
 8004518:	f7fb ffda 	bl	80004d0 <__aeabi_fdiv>
 800451c:	4629      	mov	r1, r5
 800451e:	f7fb ff23 	bl	8000368 <__aeabi_fmul>
 8004522:	f026 060f 	bic.w	r6, r6, #15
 8004526:	4607      	mov	r7, r0
 8004528:	4631      	mov	r1, r6
 800452a:	4630      	mov	r0, r6
 800452c:	f7fb ff1c 	bl	8000368 <__aeabi_fmul>
 8004530:	4601      	mov	r1, r0
 8004532:	4620      	mov	r0, r4
 8004534:	f7fb fe0e 	bl	8000154 <__aeabi_fsub>
 8004538:	4631      	mov	r1, r6
 800453a:	4604      	mov	r4, r0
 800453c:	4628      	mov	r0, r5
 800453e:	f7fb fe0b 	bl	8000158 <__addsf3>
 8004542:	4601      	mov	r1, r0
 8004544:	4620      	mov	r0, r4
 8004546:	f7fb ffc3 	bl	80004d0 <__aeabi_fdiv>
 800454a:	4601      	mov	r1, r0
 800454c:	4638      	mov	r0, r7
 800454e:	f7fb fe03 	bl	8000158 <__addsf3>
 8004552:	4631      	mov	r1, r6
 8004554:	f7fb fe00 	bl	8000158 <__addsf3>
 8004558:	4601      	mov	r1, r0
 800455a:	f7fb fdfd 	bl	8000158 <__addsf3>
 800455e:	e6ca      	b.n	80042f6 <__ieee754_acosf+0x16>
 8004560:	480e      	ldr	r0, [pc, #56]	@ (800459c <__ieee754_acosf+0x2bc>)
 8004562:	e6c8      	b.n	80042f6 <__ieee754_acosf+0x16>
 8004564:	480e      	ldr	r0, [pc, #56]	@ (80045a0 <__ieee754_acosf+0x2c0>)
 8004566:	e6c6      	b.n	80042f6 <__ieee754_acosf+0x16>
 8004568:	3811ef08 	.word	0x3811ef08
 800456c:	3a4f7f04 	.word	0x3a4f7f04
 8004570:	3d241146 	.word	0x3d241146
 8004574:	3e4e0aa8 	.word	0x3e4e0aa8
 8004578:	3ea6b090 	.word	0x3ea6b090
 800457c:	3e2aaaab 	.word	0x3e2aaaab
 8004580:	3d9dc62e 	.word	0x3d9dc62e
 8004584:	3f303361 	.word	0x3f303361
 8004588:	4001572d 	.word	0x4001572d
 800458c:	4019d139 	.word	0x4019d139
 8004590:	33a22168 	.word	0x33a22168
 8004594:	3fc90fda 	.word	0x3fc90fda
 8004598:	40490fda 	.word	0x40490fda
 800459c:	40490fdb 	.word	0x40490fdb
 80045a0:	3fc90fdb 	.word	0x3fc90fdb

080045a4 <__ieee754_atan2f>:
 80045a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045a6:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 80045aa:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 80045ae:	4603      	mov	r3, r0
 80045b0:	d805      	bhi.n	80045be <__ieee754_atan2f+0x1a>
 80045b2:	f020 4200 	bic.w	r2, r0, #2147483648	@ 0x80000000
 80045b6:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 80045ba:	4607      	mov	r7, r0
 80045bc:	d904      	bls.n	80045c8 <__ieee754_atan2f+0x24>
 80045be:	4618      	mov	r0, r3
 80045c0:	f7fb fdca 	bl	8000158 <__addsf3>
 80045c4:	4603      	mov	r3, r0
 80045c6:	e010      	b.n	80045ea <__ieee754_atan2f+0x46>
 80045c8:	f1b1 5f7e 	cmp.w	r1, #1065353216	@ 0x3f800000
 80045cc:	d103      	bne.n	80045d6 <__ieee754_atan2f+0x32>
 80045ce:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80045d2:	f000 b92f 	b.w	8004834 <atanf>
 80045d6:	178c      	asrs	r4, r1, #30
 80045d8:	f004 0402 	and.w	r4, r4, #2
 80045dc:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 80045e0:	b92a      	cbnz	r2, 80045ee <__ieee754_atan2f+0x4a>
 80045e2:	2c02      	cmp	r4, #2
 80045e4:	d04b      	beq.n	800467e <__ieee754_atan2f+0xda>
 80045e6:	2c03      	cmp	r4, #3
 80045e8:	d04b      	beq.n	8004682 <__ieee754_atan2f+0xde>
 80045ea:	4618      	mov	r0, r3
 80045ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80045ee:	b91e      	cbnz	r6, 80045f8 <__ieee754_atan2f+0x54>
 80045f0:	2f00      	cmp	r7, #0
 80045f2:	db4c      	blt.n	800468e <__ieee754_atan2f+0xea>
 80045f4:	4b27      	ldr	r3, [pc, #156]	@ (8004694 <__ieee754_atan2f+0xf0>)
 80045f6:	e7f8      	b.n	80045ea <__ieee754_atan2f+0x46>
 80045f8:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 80045fc:	d10e      	bne.n	800461c <__ieee754_atan2f+0x78>
 80045fe:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8004602:	f104 34ff 	add.w	r4, r4, #4294967295
 8004606:	d105      	bne.n	8004614 <__ieee754_atan2f+0x70>
 8004608:	2c02      	cmp	r4, #2
 800460a:	d83c      	bhi.n	8004686 <__ieee754_atan2f+0xe2>
 800460c:	4b22      	ldr	r3, [pc, #136]	@ (8004698 <__ieee754_atan2f+0xf4>)
 800460e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8004612:	e7ea      	b.n	80045ea <__ieee754_atan2f+0x46>
 8004614:	2c02      	cmp	r4, #2
 8004616:	d838      	bhi.n	800468a <__ieee754_atan2f+0xe6>
 8004618:	4b20      	ldr	r3, [pc, #128]	@ (800469c <__ieee754_atan2f+0xf8>)
 800461a:	e7f8      	b.n	800460e <__ieee754_atan2f+0x6a>
 800461c:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8004620:	d0e6      	beq.n	80045f0 <__ieee754_atan2f+0x4c>
 8004622:	1b92      	subs	r2, r2, r6
 8004624:	f1b2 5ff4 	cmp.w	r2, #511705088	@ 0x1e800000
 8004628:	ea4f 50e2 	mov.w	r0, r2, asr #23
 800462c:	da17      	bge.n	800465e <__ieee754_atan2f+0xba>
 800462e:	2900      	cmp	r1, #0
 8004630:	da01      	bge.n	8004636 <__ieee754_atan2f+0x92>
 8004632:	303c      	adds	r0, #60	@ 0x3c
 8004634:	db15      	blt.n	8004662 <__ieee754_atan2f+0xbe>
 8004636:	4618      	mov	r0, r3
 8004638:	f7fb ff4a 	bl	80004d0 <__aeabi_fdiv>
 800463c:	f7ff fe1d 	bl	800427a <fabsf>
 8004640:	f000 f8f8 	bl	8004834 <atanf>
 8004644:	4603      	mov	r3, r0
 8004646:	2c01      	cmp	r4, #1
 8004648:	d00d      	beq.n	8004666 <__ieee754_atan2f+0xc2>
 800464a:	2c02      	cmp	r4, #2
 800464c:	d00e      	beq.n	800466c <__ieee754_atan2f+0xc8>
 800464e:	2c00      	cmp	r4, #0
 8004650:	d0cb      	beq.n	80045ea <__ieee754_atan2f+0x46>
 8004652:	4913      	ldr	r1, [pc, #76]	@ (80046a0 <__ieee754_atan2f+0xfc>)
 8004654:	4618      	mov	r0, r3
 8004656:	f7fb fd7f 	bl	8000158 <__addsf3>
 800465a:	4912      	ldr	r1, [pc, #72]	@ (80046a4 <__ieee754_atan2f+0x100>)
 800465c:	e00c      	b.n	8004678 <__ieee754_atan2f+0xd4>
 800465e:	4b0d      	ldr	r3, [pc, #52]	@ (8004694 <__ieee754_atan2f+0xf0>)
 8004660:	e7f1      	b.n	8004646 <__ieee754_atan2f+0xa2>
 8004662:	2300      	movs	r3, #0
 8004664:	e7ef      	b.n	8004646 <__ieee754_atan2f+0xa2>
 8004666:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800466a:	e7be      	b.n	80045ea <__ieee754_atan2f+0x46>
 800466c:	490c      	ldr	r1, [pc, #48]	@ (80046a0 <__ieee754_atan2f+0xfc>)
 800466e:	4618      	mov	r0, r3
 8004670:	f7fb fd72 	bl	8000158 <__addsf3>
 8004674:	4601      	mov	r1, r0
 8004676:	480b      	ldr	r0, [pc, #44]	@ (80046a4 <__ieee754_atan2f+0x100>)
 8004678:	f7fb fd6c 	bl	8000154 <__aeabi_fsub>
 800467c:	e7a2      	b.n	80045c4 <__ieee754_atan2f+0x20>
 800467e:	4b09      	ldr	r3, [pc, #36]	@ (80046a4 <__ieee754_atan2f+0x100>)
 8004680:	e7b3      	b.n	80045ea <__ieee754_atan2f+0x46>
 8004682:	4b09      	ldr	r3, [pc, #36]	@ (80046a8 <__ieee754_atan2f+0x104>)
 8004684:	e7b1      	b.n	80045ea <__ieee754_atan2f+0x46>
 8004686:	4b09      	ldr	r3, [pc, #36]	@ (80046ac <__ieee754_atan2f+0x108>)
 8004688:	e7af      	b.n	80045ea <__ieee754_atan2f+0x46>
 800468a:	2300      	movs	r3, #0
 800468c:	e7ad      	b.n	80045ea <__ieee754_atan2f+0x46>
 800468e:	4b08      	ldr	r3, [pc, #32]	@ (80046b0 <__ieee754_atan2f+0x10c>)
 8004690:	e7ab      	b.n	80045ea <__ieee754_atan2f+0x46>
 8004692:	bf00      	nop
 8004694:	3fc90fdb 	.word	0x3fc90fdb
 8004698:	08004b84 	.word	0x08004b84
 800469c:	08004b78 	.word	0x08004b78
 80046a0:	33bbbd2e 	.word	0x33bbbd2e
 80046a4:	40490fdb 	.word	0x40490fdb
 80046a8:	c0490fdb 	.word	0xc0490fdb
 80046ac:	3f490fdb 	.word	0x3f490fdb
 80046b0:	bfc90fdb 	.word	0xbfc90fdb

080046b4 <__ieee754_hypotf>:
 80046b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80046b8:	f020 4600 	bic.w	r6, r0, #2147483648	@ 0x80000000
 80046bc:	f021 4500 	bic.w	r5, r1, #2147483648	@ 0x80000000
 80046c0:	42ae      	cmp	r6, r5
 80046c2:	bfa2      	ittt	ge
 80046c4:	462b      	movge	r3, r5
 80046c6:	4635      	movge	r5, r6
 80046c8:	461e      	movge	r6, r3
 80046ca:	1bab      	subs	r3, r5, r6
 80046cc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80046d0:	462c      	mov	r4, r5
 80046d2:	4637      	mov	r7, r6
 80046d4:	dd07      	ble.n	80046e6 <__ieee754_hypotf+0x32>
 80046d6:	4631      	mov	r1, r6
 80046d8:	4628      	mov	r0, r5
 80046da:	f7fb fd3d 	bl	8000158 <__addsf3>
 80046de:	4604      	mov	r4, r0
 80046e0:	4620      	mov	r0, r4
 80046e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046e6:	f1b5 4fb1 	cmp.w	r5, #1484783616	@ 0x58800000
 80046ea:	dd69      	ble.n	80047c0 <__ieee754_hypotf+0x10c>
 80046ec:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 80046f0:	db0e      	blt.n	8004710 <__ieee754_hypotf+0x5c>
 80046f2:	d00a      	beq.n	800470a <__ieee754_hypotf+0x56>
 80046f4:	4631      	mov	r1, r6
 80046f6:	4628      	mov	r0, r5
 80046f8:	f7fb fd2e 	bl	8000158 <__addsf3>
 80046fc:	4604      	mov	r4, r0
 80046fe:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 8004702:	d1ed      	bne.n	80046e0 <__ieee754_hypotf+0x2c>
 8004704:	f04f 44ff 	mov.w	r4, #2139095040	@ 0x7f800000
 8004708:	e7ea      	b.n	80046e0 <__ieee754_hypotf+0x2c>
 800470a:	f04f 44ff 	mov.w	r4, #2139095040	@ 0x7f800000
 800470e:	e7f6      	b.n	80046fe <__ieee754_hypotf+0x4a>
 8004710:	f105 455e 	add.w	r5, r5, #3724541952	@ 0xde000000
 8004714:	f106 465e 	add.w	r6, r6, #3724541952	@ 0xde000000
 8004718:	462c      	mov	r4, r5
 800471a:	4637      	mov	r7, r6
 800471c:	f04f 0944 	mov.w	r9, #68	@ 0x44
 8004720:	f1b6 5f1a 	cmp.w	r6, #645922816	@ 0x26800000
 8004724:	da12      	bge.n	800474c <__ieee754_hypotf+0x98>
 8004726:	2e00      	cmp	r6, #0
 8004728:	d0da      	beq.n	80046e0 <__ieee754_hypotf+0x2c>
 800472a:	f5b6 0f00 	cmp.w	r6, #8388608	@ 0x800000
 800472e:	da4a      	bge.n	80047c6 <__ieee754_hypotf+0x112>
 8004730:	f04f 41fd 	mov.w	r1, #2122317824	@ 0x7e800000
 8004734:	4638      	mov	r0, r7
 8004736:	f7fb fe17 	bl	8000368 <__aeabi_fmul>
 800473a:	f04f 41fd 	mov.w	r1, #2122317824	@ 0x7e800000
 800473e:	4607      	mov	r7, r0
 8004740:	4620      	mov	r0, r4
 8004742:	f7fb fe11 	bl	8000368 <__aeabi_fmul>
 8004746:	4604      	mov	r4, r0
 8004748:	f1a9 097e 	sub.w	r9, r9, #126	@ 0x7e
 800474c:	4639      	mov	r1, r7
 800474e:	4620      	mov	r0, r4
 8004750:	f7fb fd00 	bl	8000154 <__aeabi_fsub>
 8004754:	4601      	mov	r1, r0
 8004756:	4680      	mov	r8, r0
 8004758:	4638      	mov	r0, r7
 800475a:	f7fb ffa3 	bl	80006a4 <__aeabi_fcmplt>
 800475e:	4b34      	ldr	r3, [pc, #208]	@ (8004830 <__ieee754_hypotf+0x17c>)
 8004760:	2800      	cmp	r0, #0
 8004762:	d039      	beq.n	80047d8 <__ieee754_hypotf+0x124>
 8004764:	401d      	ands	r5, r3
 8004766:	4629      	mov	r1, r5
 8004768:	4628      	mov	r0, r5
 800476a:	f7fb fdfd 	bl	8000368 <__aeabi_fmul>
 800476e:	4639      	mov	r1, r7
 8004770:	4606      	mov	r6, r0
 8004772:	f107 4000 	add.w	r0, r7, #2147483648	@ 0x80000000
 8004776:	f7fb fdf7 	bl	8000368 <__aeabi_fmul>
 800477a:	4629      	mov	r1, r5
 800477c:	4607      	mov	r7, r0
 800477e:	4620      	mov	r0, r4
 8004780:	f7fb fcea 	bl	8000158 <__addsf3>
 8004784:	4629      	mov	r1, r5
 8004786:	4680      	mov	r8, r0
 8004788:	4620      	mov	r0, r4
 800478a:	f7fb fce3 	bl	8000154 <__aeabi_fsub>
 800478e:	4601      	mov	r1, r0
 8004790:	4640      	mov	r0, r8
 8004792:	f7fb fde9 	bl	8000368 <__aeabi_fmul>
 8004796:	4601      	mov	r1, r0
 8004798:	4638      	mov	r0, r7
 800479a:	f7fb fcdb 	bl	8000154 <__aeabi_fsub>
 800479e:	4601      	mov	r1, r0
 80047a0:	4630      	mov	r0, r6
 80047a2:	f7fb fcd7 	bl	8000154 <__aeabi_fsub>
 80047a6:	f000 f951 	bl	8004a4c <__ieee754_sqrtf>
 80047aa:	4604      	mov	r4, r0
 80047ac:	f1b9 0f00 	cmp.w	r9, #0
 80047b0:	d096      	beq.n	80046e0 <__ieee754_hypotf+0x2c>
 80047b2:	ea4f 51c9 	mov.w	r1, r9, lsl #23
 80047b6:	f101 517e 	add.w	r1, r1, #1065353216	@ 0x3f800000
 80047ba:	f7fb fdd5 	bl	8000368 <__aeabi_fmul>
 80047be:	e78e      	b.n	80046de <__ieee754_hypotf+0x2a>
 80047c0:	f04f 0900 	mov.w	r9, #0
 80047c4:	e7ac      	b.n	8004720 <__ieee754_hypotf+0x6c>
 80047c6:	f105 5508 	add.w	r5, r5, #570425344	@ 0x22000000
 80047ca:	f106 5608 	add.w	r6, r6, #570425344	@ 0x22000000
 80047ce:	462c      	mov	r4, r5
 80047d0:	4637      	mov	r7, r6
 80047d2:	f1a9 0944 	sub.w	r9, r9, #68	@ 0x44
 80047d6:	e7b9      	b.n	800474c <__ieee754_hypotf+0x98>
 80047d8:	f505 0500 	add.w	r5, r5, #8388608	@ 0x800000
 80047dc:	401d      	ands	r5, r3
 80047de:	401e      	ands	r6, r3
 80047e0:	4629      	mov	r1, r5
 80047e2:	4630      	mov	r0, r6
 80047e4:	f7fb fdc0 	bl	8000368 <__aeabi_fmul>
 80047e8:	4641      	mov	r1, r8
 80047ea:	4682      	mov	sl, r0
 80047ec:	f108 4000 	add.w	r0, r8, #2147483648	@ 0x80000000
 80047f0:	f7fb fdba 	bl	8000368 <__aeabi_fmul>
 80047f4:	4621      	mov	r1, r4
 80047f6:	4680      	mov	r8, r0
 80047f8:	4620      	mov	r0, r4
 80047fa:	f7fb fcad 	bl	8000158 <__addsf3>
 80047fe:	4629      	mov	r1, r5
 8004800:	f7fb fca8 	bl	8000154 <__aeabi_fsub>
 8004804:	4639      	mov	r1, r7
 8004806:	f7fb fdaf 	bl	8000368 <__aeabi_fmul>
 800480a:	4631      	mov	r1, r6
 800480c:	4604      	mov	r4, r0
 800480e:	4638      	mov	r0, r7
 8004810:	f7fb fca0 	bl	8000154 <__aeabi_fsub>
 8004814:	4629      	mov	r1, r5
 8004816:	f7fb fda7 	bl	8000368 <__aeabi_fmul>
 800481a:	4601      	mov	r1, r0
 800481c:	4620      	mov	r0, r4
 800481e:	f7fb fc9b 	bl	8000158 <__addsf3>
 8004822:	4601      	mov	r1, r0
 8004824:	4640      	mov	r0, r8
 8004826:	f7fb fc95 	bl	8000154 <__aeabi_fsub>
 800482a:	4601      	mov	r1, r0
 800482c:	4650      	mov	r0, sl
 800482e:	e7b8      	b.n	80047a2 <__ieee754_hypotf+0xee>
 8004830:	fffff000 	.word	0xfffff000

08004834 <atanf>:
 8004834:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004838:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 800483c:	f1b5 4fa1 	cmp.w	r5, #1350565888	@ 0x50800000
 8004840:	4604      	mov	r4, r0
 8004842:	4680      	mov	r8, r0
 8004844:	d30e      	bcc.n	8004864 <atanf+0x30>
 8004846:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800484a:	d904      	bls.n	8004856 <atanf+0x22>
 800484c:	4601      	mov	r1, r0
 800484e:	f7fb fc83 	bl	8000158 <__addsf3>
 8004852:	4604      	mov	r4, r0
 8004854:	e003      	b.n	800485e <atanf+0x2a>
 8004856:	2800      	cmp	r0, #0
 8004858:	f340 80ce 	ble.w	80049f8 <atanf+0x1c4>
 800485c:	4c67      	ldr	r4, [pc, #412]	@ (80049fc <atanf+0x1c8>)
 800485e:	4620      	mov	r0, r4
 8004860:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004864:	4b66      	ldr	r3, [pc, #408]	@ (8004a00 <atanf+0x1cc>)
 8004866:	429d      	cmp	r5, r3
 8004868:	d80e      	bhi.n	8004888 <atanf+0x54>
 800486a:	f1b5 5f44 	cmp.w	r5, #822083584	@ 0x31000000
 800486e:	d208      	bcs.n	8004882 <atanf+0x4e>
 8004870:	4964      	ldr	r1, [pc, #400]	@ (8004a04 <atanf+0x1d0>)
 8004872:	f7fb fc71 	bl	8000158 <__addsf3>
 8004876:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800487a:	f7fb ff31 	bl	80006e0 <__aeabi_fcmpgt>
 800487e:	2800      	cmp	r0, #0
 8004880:	d1ed      	bne.n	800485e <atanf+0x2a>
 8004882:	f04f 36ff 	mov.w	r6, #4294967295
 8004886:	e01c      	b.n	80048c2 <atanf+0x8e>
 8004888:	f7ff fcf7 	bl	800427a <fabsf>
 800488c:	4b5e      	ldr	r3, [pc, #376]	@ (8004a08 <atanf+0x1d4>)
 800488e:	4604      	mov	r4, r0
 8004890:	429d      	cmp	r5, r3
 8004892:	d87c      	bhi.n	800498e <atanf+0x15a>
 8004894:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8004898:	429d      	cmp	r5, r3
 800489a:	d867      	bhi.n	800496c <atanf+0x138>
 800489c:	4601      	mov	r1, r0
 800489e:	f7fb fc5b 	bl	8000158 <__addsf3>
 80048a2:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80048a6:	f7fb fc55 	bl	8000154 <__aeabi_fsub>
 80048aa:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80048ae:	4605      	mov	r5, r0
 80048b0:	4620      	mov	r0, r4
 80048b2:	f7fb fc51 	bl	8000158 <__addsf3>
 80048b6:	4601      	mov	r1, r0
 80048b8:	4628      	mov	r0, r5
 80048ba:	f7fb fe09 	bl	80004d0 <__aeabi_fdiv>
 80048be:	2600      	movs	r6, #0
 80048c0:	4604      	mov	r4, r0
 80048c2:	4621      	mov	r1, r4
 80048c4:	4620      	mov	r0, r4
 80048c6:	f7fb fd4f 	bl	8000368 <__aeabi_fmul>
 80048ca:	4601      	mov	r1, r0
 80048cc:	4607      	mov	r7, r0
 80048ce:	f7fb fd4b 	bl	8000368 <__aeabi_fmul>
 80048d2:	4605      	mov	r5, r0
 80048d4:	494d      	ldr	r1, [pc, #308]	@ (8004a0c <atanf+0x1d8>)
 80048d6:	f7fb fd47 	bl	8000368 <__aeabi_fmul>
 80048da:	494d      	ldr	r1, [pc, #308]	@ (8004a10 <atanf+0x1dc>)
 80048dc:	f7fb fc3c 	bl	8000158 <__addsf3>
 80048e0:	4629      	mov	r1, r5
 80048e2:	f7fb fd41 	bl	8000368 <__aeabi_fmul>
 80048e6:	494b      	ldr	r1, [pc, #300]	@ (8004a14 <atanf+0x1e0>)
 80048e8:	f7fb fc36 	bl	8000158 <__addsf3>
 80048ec:	4629      	mov	r1, r5
 80048ee:	f7fb fd3b 	bl	8000368 <__aeabi_fmul>
 80048f2:	4949      	ldr	r1, [pc, #292]	@ (8004a18 <atanf+0x1e4>)
 80048f4:	f7fb fc30 	bl	8000158 <__addsf3>
 80048f8:	4629      	mov	r1, r5
 80048fa:	f7fb fd35 	bl	8000368 <__aeabi_fmul>
 80048fe:	4947      	ldr	r1, [pc, #284]	@ (8004a1c <atanf+0x1e8>)
 8004900:	f7fb fc2a 	bl	8000158 <__addsf3>
 8004904:	4629      	mov	r1, r5
 8004906:	f7fb fd2f 	bl	8000368 <__aeabi_fmul>
 800490a:	4945      	ldr	r1, [pc, #276]	@ (8004a20 <atanf+0x1ec>)
 800490c:	f7fb fc24 	bl	8000158 <__addsf3>
 8004910:	4639      	mov	r1, r7
 8004912:	f7fb fd29 	bl	8000368 <__aeabi_fmul>
 8004916:	4943      	ldr	r1, [pc, #268]	@ (8004a24 <atanf+0x1f0>)
 8004918:	4607      	mov	r7, r0
 800491a:	4628      	mov	r0, r5
 800491c:	f7fb fd24 	bl	8000368 <__aeabi_fmul>
 8004920:	4941      	ldr	r1, [pc, #260]	@ (8004a28 <atanf+0x1f4>)
 8004922:	f7fb fc17 	bl	8000154 <__aeabi_fsub>
 8004926:	4629      	mov	r1, r5
 8004928:	f7fb fd1e 	bl	8000368 <__aeabi_fmul>
 800492c:	493f      	ldr	r1, [pc, #252]	@ (8004a2c <atanf+0x1f8>)
 800492e:	f7fb fc11 	bl	8000154 <__aeabi_fsub>
 8004932:	4629      	mov	r1, r5
 8004934:	f7fb fd18 	bl	8000368 <__aeabi_fmul>
 8004938:	493d      	ldr	r1, [pc, #244]	@ (8004a30 <atanf+0x1fc>)
 800493a:	f7fb fc0b 	bl	8000154 <__aeabi_fsub>
 800493e:	4629      	mov	r1, r5
 8004940:	f7fb fd12 	bl	8000368 <__aeabi_fmul>
 8004944:	493b      	ldr	r1, [pc, #236]	@ (8004a34 <atanf+0x200>)
 8004946:	f7fb fc05 	bl	8000154 <__aeabi_fsub>
 800494a:	4629      	mov	r1, r5
 800494c:	f7fb fd0c 	bl	8000368 <__aeabi_fmul>
 8004950:	4601      	mov	r1, r0
 8004952:	4638      	mov	r0, r7
 8004954:	f7fb fc00 	bl	8000158 <__addsf3>
 8004958:	4621      	mov	r1, r4
 800495a:	f7fb fd05 	bl	8000368 <__aeabi_fmul>
 800495e:	1c73      	adds	r3, r6, #1
 8004960:	4601      	mov	r1, r0
 8004962:	d133      	bne.n	80049cc <atanf+0x198>
 8004964:	4620      	mov	r0, r4
 8004966:	f7fb fbf5 	bl	8000154 <__aeabi_fsub>
 800496a:	e772      	b.n	8004852 <atanf+0x1e>
 800496c:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8004970:	f7fb fbf0 	bl	8000154 <__aeabi_fsub>
 8004974:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8004978:	4605      	mov	r5, r0
 800497a:	4620      	mov	r0, r4
 800497c:	f7fb fbec 	bl	8000158 <__addsf3>
 8004980:	4601      	mov	r1, r0
 8004982:	4628      	mov	r0, r5
 8004984:	f7fb fda4 	bl	80004d0 <__aeabi_fdiv>
 8004988:	2601      	movs	r6, #1
 800498a:	4604      	mov	r4, r0
 800498c:	e799      	b.n	80048c2 <atanf+0x8e>
 800498e:	4b2a      	ldr	r3, [pc, #168]	@ (8004a38 <atanf+0x204>)
 8004990:	429d      	cmp	r5, r3
 8004992:	d814      	bhi.n	80049be <atanf+0x18a>
 8004994:	f04f 517f 	mov.w	r1, #1069547520	@ 0x3fc00000
 8004998:	f7fb fbdc 	bl	8000154 <__aeabi_fsub>
 800499c:	f04f 517f 	mov.w	r1, #1069547520	@ 0x3fc00000
 80049a0:	4605      	mov	r5, r0
 80049a2:	4620      	mov	r0, r4
 80049a4:	f7fb fce0 	bl	8000368 <__aeabi_fmul>
 80049a8:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80049ac:	f7fb fbd4 	bl	8000158 <__addsf3>
 80049b0:	4601      	mov	r1, r0
 80049b2:	4628      	mov	r0, r5
 80049b4:	f7fb fd8c 	bl	80004d0 <__aeabi_fdiv>
 80049b8:	2602      	movs	r6, #2
 80049ba:	4604      	mov	r4, r0
 80049bc:	e781      	b.n	80048c2 <atanf+0x8e>
 80049be:	4601      	mov	r1, r0
 80049c0:	481e      	ldr	r0, [pc, #120]	@ (8004a3c <atanf+0x208>)
 80049c2:	f7fb fd85 	bl	80004d0 <__aeabi_fdiv>
 80049c6:	2603      	movs	r6, #3
 80049c8:	4604      	mov	r4, r0
 80049ca:	e77a      	b.n	80048c2 <atanf+0x8e>
 80049cc:	4b1c      	ldr	r3, [pc, #112]	@ (8004a40 <atanf+0x20c>)
 80049ce:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 80049d2:	f7fb fbbf 	bl	8000154 <__aeabi_fsub>
 80049d6:	4621      	mov	r1, r4
 80049d8:	f7fb fbbc 	bl	8000154 <__aeabi_fsub>
 80049dc:	4b19      	ldr	r3, [pc, #100]	@ (8004a44 <atanf+0x210>)
 80049de:	4601      	mov	r1, r0
 80049e0:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80049e4:	f7fb fbb6 	bl	8000154 <__aeabi_fsub>
 80049e8:	f1b8 0f00 	cmp.w	r8, #0
 80049ec:	4604      	mov	r4, r0
 80049ee:	f6bf af36 	bge.w	800485e <atanf+0x2a>
 80049f2:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 80049f6:	e732      	b.n	800485e <atanf+0x2a>
 80049f8:	4c13      	ldr	r4, [pc, #76]	@ (8004a48 <atanf+0x214>)
 80049fa:	e730      	b.n	800485e <atanf+0x2a>
 80049fc:	3fc90fdb 	.word	0x3fc90fdb
 8004a00:	3edfffff 	.word	0x3edfffff
 8004a04:	7149f2ca 	.word	0x7149f2ca
 8004a08:	3f97ffff 	.word	0x3f97ffff
 8004a0c:	3c8569d7 	.word	0x3c8569d7
 8004a10:	3d4bda59 	.word	0x3d4bda59
 8004a14:	3d886b35 	.word	0x3d886b35
 8004a18:	3dba2e6e 	.word	0x3dba2e6e
 8004a1c:	3e124925 	.word	0x3e124925
 8004a20:	3eaaaaab 	.word	0x3eaaaaab
 8004a24:	bd15a221 	.word	0xbd15a221
 8004a28:	3d6ef16b 	.word	0x3d6ef16b
 8004a2c:	3d9d8795 	.word	0x3d9d8795
 8004a30:	3de38e38 	.word	0x3de38e38
 8004a34:	3e4ccccd 	.word	0x3e4ccccd
 8004a38:	401bffff 	.word	0x401bffff
 8004a3c:	bf800000 	.word	0xbf800000
 8004a40:	08004b90 	.word	0x08004b90
 8004a44:	08004ba0 	.word	0x08004ba0
 8004a48:	bfc90fdb 	.word	0xbfc90fdb

08004a4c <__ieee754_sqrtf>:
 8004a4c:	f020 4200 	bic.w	r2, r0, #2147483648	@ 0x80000000
 8004a50:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8004a54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a58:	4603      	mov	r3, r0
 8004a5a:	4604      	mov	r4, r0
 8004a5c:	d30a      	bcc.n	8004a74 <__ieee754_sqrtf+0x28>
 8004a5e:	4601      	mov	r1, r0
 8004a60:	f7fb fc82 	bl	8000368 <__aeabi_fmul>
 8004a64:	4601      	mov	r1, r0
 8004a66:	4620      	mov	r0, r4
 8004a68:	f7fb fb76 	bl	8000158 <__addsf3>
 8004a6c:	4604      	mov	r4, r0
 8004a6e:	4620      	mov	r0, r4
 8004a70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004a74:	2a00      	cmp	r2, #0
 8004a76:	d0fa      	beq.n	8004a6e <__ieee754_sqrtf+0x22>
 8004a78:	2800      	cmp	r0, #0
 8004a7a:	da06      	bge.n	8004a8a <__ieee754_sqrtf+0x3e>
 8004a7c:	4601      	mov	r1, r0
 8004a7e:	f7fb fb69 	bl	8000154 <__aeabi_fsub>
 8004a82:	4601      	mov	r1, r0
 8004a84:	f7fb fd24 	bl	80004d0 <__aeabi_fdiv>
 8004a88:	e7f0      	b.n	8004a6c <__ieee754_sqrtf+0x20>
 8004a8a:	f010 41ff 	ands.w	r1, r0, #2139095040	@ 0x7f800000
 8004a8e:	d03c      	beq.n	8004b0a <__ieee754_sqrtf+0xbe>
 8004a90:	15c2      	asrs	r2, r0, #23
 8004a92:	2400      	movs	r4, #0
 8004a94:	2019      	movs	r0, #25
 8004a96:	4626      	mov	r6, r4
 8004a98:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 8004a9c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8004aa0:	f1a2 057f 	sub.w	r5, r2, #127	@ 0x7f
 8004aa4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004aa8:	07d2      	lsls	r2, r2, #31
 8004aaa:	bf58      	it	pl
 8004aac:	005b      	lslpl	r3, r3, #1
 8004aae:	106d      	asrs	r5, r5, #1
 8004ab0:	005b      	lsls	r3, r3, #1
 8004ab2:	1872      	adds	r2, r6, r1
 8004ab4:	429a      	cmp	r2, r3
 8004ab6:	bfcf      	iteee	gt
 8004ab8:	461a      	movgt	r2, r3
 8004aba:	1856      	addle	r6, r2, r1
 8004abc:	1864      	addle	r4, r4, r1
 8004abe:	1a9a      	suble	r2, r3, r2
 8004ac0:	3801      	subs	r0, #1
 8004ac2:	ea4f 0342 	mov.w	r3, r2, lsl #1
 8004ac6:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8004aca:	d1f2      	bne.n	8004ab2 <__ieee754_sqrtf+0x66>
 8004acc:	b1ba      	cbz	r2, 8004afe <__ieee754_sqrtf+0xb2>
 8004ace:	4e15      	ldr	r6, [pc, #84]	@ (8004b24 <__ieee754_sqrtf+0xd8>)
 8004ad0:	4f15      	ldr	r7, [pc, #84]	@ (8004b28 <__ieee754_sqrtf+0xdc>)
 8004ad2:	6830      	ldr	r0, [r6, #0]
 8004ad4:	6839      	ldr	r1, [r7, #0]
 8004ad6:	f7fb fb3d 	bl	8000154 <__aeabi_fsub>
 8004ada:	f8d6 8000 	ldr.w	r8, [r6]
 8004ade:	4601      	mov	r1, r0
 8004ae0:	4640      	mov	r0, r8
 8004ae2:	f7fb fde9 	bl	80006b8 <__aeabi_fcmple>
 8004ae6:	b150      	cbz	r0, 8004afe <__ieee754_sqrtf+0xb2>
 8004ae8:	6830      	ldr	r0, [r6, #0]
 8004aea:	6839      	ldr	r1, [r7, #0]
 8004aec:	f7fb fb34 	bl	8000158 <__addsf3>
 8004af0:	6836      	ldr	r6, [r6, #0]
 8004af2:	4601      	mov	r1, r0
 8004af4:	4630      	mov	r0, r6
 8004af6:	f7fb fdd5 	bl	80006a4 <__aeabi_fcmplt>
 8004afa:	b170      	cbz	r0, 8004b1a <__ieee754_sqrtf+0xce>
 8004afc:	3402      	adds	r4, #2
 8004afe:	1064      	asrs	r4, r4, #1
 8004b00:	f104 547c 	add.w	r4, r4, #1056964608	@ 0x3f000000
 8004b04:	eb04 54c5 	add.w	r4, r4, r5, lsl #23
 8004b08:	e7b1      	b.n	8004a6e <__ieee754_sqrtf+0x22>
 8004b0a:	005b      	lsls	r3, r3, #1
 8004b0c:	0218      	lsls	r0, r3, #8
 8004b0e:	460a      	mov	r2, r1
 8004b10:	f101 0101 	add.w	r1, r1, #1
 8004b14:	d5f9      	bpl.n	8004b0a <__ieee754_sqrtf+0xbe>
 8004b16:	4252      	negs	r2, r2
 8004b18:	e7bb      	b.n	8004a92 <__ieee754_sqrtf+0x46>
 8004b1a:	3401      	adds	r4, #1
 8004b1c:	f024 0401 	bic.w	r4, r4, #1
 8004b20:	e7ed      	b.n	8004afe <__ieee754_sqrtf+0xb2>
 8004b22:	bf00      	nop
 8004b24:	08004bb4 	.word	0x08004bb4
 8004b28:	08004bb0 	.word	0x08004bb0

08004b2c <_init>:
 8004b2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b2e:	bf00      	nop
 8004b30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b32:	bc08      	pop	{r3}
 8004b34:	469e      	mov	lr, r3
 8004b36:	4770      	bx	lr

08004b38 <_fini>:
 8004b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b3a:	bf00      	nop
 8004b3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b3e:	bc08      	pop	{r3}
 8004b40:	469e      	mov	lr, r3
 8004b42:	4770      	bx	lr
