// Seed: 3316506398
module module_0 (
    input  uwire id_0,
    input  tri   id_1,
    input  tri0  id_2,
    input  tri0  id_3,
    input  wire  id_4,
    output tri0  id_5,
    output uwire id_6
);
  logic id_8;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    input wor id_2,
    output wor id_3
    , id_15,
    output uwire id_4,
    input tri0 id_5,
    output wor id_6,
    output wire id_7,
    input wire id_8,
    output uwire id_9,
    input tri id_10,
    output wire id_11,
    input uwire id_12,
    output supply0 id_13
);
  assign id_4 = 1'b0;
  module_0 modCall_1 (
      id_8,
      id_2,
      id_12,
      id_5,
      id_2,
      id_4,
      id_7
  );
  assign modCall_1.id_3 = 0;
endmodule
