INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'system_clk_gen' already exists in the project.
   Output products for this core may be overwritten.
Resolving generics for 'system_clk_gen'...
WARNING:sim - A core named 'system_clk_gen' already exists in the project.
   Output products for this core may be overwritten.
Applying external generics to 'system_clk_gen'...
Delivering associated files for 'system_clk_gen'...
WARNING:sim - Component clk_wiz_v3_6 does not have a valid model name for
   Verilog synthesis
Delivering EJava files for 'system_clk_gen'...
Delivered 3 files into directory
/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ipcore_
dir/tmp/_cg/system_clk_gen
Delivered 1 file into directory
/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ipcore_
dir/tmp/_cg/system_clk_gen
Generating ASY schematic symbol...
Loading device for application Rf_Device from file '7k325t.nph' in environment
/opt/Xilinx/14.5/ISE_DS/ISE/.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'system_clk_gen'...
Generating ISE project...
XCO file found: system_clk_gen.xco
XMDF file found: system_clk_gen_xmdf.tcl
Adding
/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ipcore_
dir/tmp/_cg/system_clk_gen/example_design/system_clk_gen_exdes.ucf -view all
-origin_type created
Adding
/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ipcore_
dir/tmp/_cg/system_clk_gen/example_design/system_clk_gen_exdes.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ipc
   ore_dir/tmp/_cg/system_clk_gen/example_design/system_clk_gen_exdes.v" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ipcore_
dir/tmp/_cg/system_clk_gen.asy -view all -origin_type imported
Adding
/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ipcore_
dir/tmp/_cg/system_clk_gen.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ipc
   ore_dir/tmp/_cg/system_clk_gen.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ipcore_
dir/tmp/_cg/system_clk_gen.veo -view all -origin_type imported
WARNING: This core does not have a top level called "/system_clk_gen"
WARNING: Top level has been set to "/system_clk_gen_exdes"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'system_clk_gen'.
