Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLCompilers:176 - Include directory \Users\Muratcan\Desktop\ does not exist
Compiling verilog file "C:/Users/Muratcan/Desktop/Top_module.v" in library work
Module <top> compiled
Module <delay> compiled
No errors in compilation
Analysis of file <"top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top> in library <work>.

Analyzing hierarchy for module <delay> in library <work> with parameters.
	CNT_WDTH = "00000000000000000000000000011011"

Analyzing hierarchy for module <delay> in library <work> with parameters.
	CNT_WDTH = "00000000000000000000000000011001"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top>.
Module <top> is correct for synthesis.
 
Analyzing module <delay.1> in library <work>.
	CNT_WDTH = 32'sb00000000000000000000000000011011
Module <delay.1> is correct for synthesis.
 
Analyzing module <delay.2> in library <work>.
	CNT_WDTH = 32'sb00000000000000000000000000011001
Module <delay.2> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <delay_1>.
    Related source file is "C:/Users/Muratcan/Desktop/Top_module.v".
    Found 27-bit register for signal <timer>.
    Found 27-bit adder for signal <timerNext$addsub0000> created at line 104.
    Summary:
	inferred  27 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <delay_1> synthesized.


Synthesizing Unit <delay_2>.
    Related source file is "C:/Users/Muratcan/Desktop/Top_module.v".
    Found 25-bit register for signal <timer>.
    Found 25-bit adder for signal <timerNext$addsub0000> created at line 104.
    Summary:
	inferred  25 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <delay_2> synthesized.


Synthesizing Unit <top>.
    Related source file is "C:/Users/Muratcan/Desktop/Top_module.v".
    Found 8-bit register for signal <ledOut>.
    Found 4-bit up counter for signal <counter>.
    Found 1-bit register for signal <flag>.
    Summary:
	inferred   1 Counter(s).
	inferred   9 D-type flip-flop(s).
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 25-bit adder                                          : 1
 27-bit adder                                          : 1
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 4
 1-bit register                                        : 1
 25-bit register                                       : 1
 27-bit register                                       : 1
 8-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 25-bit adder                                          : 1
 27-bit adder                                          : 1
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 61
 Flip-Flops                                            : 61

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <delay_1> ...

Optimizing unit <delay_2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 65
 Flip-Flops                                            : 65

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 22

Cell Usage :
# BELS                             : 208
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 50
#      LUT2                        : 4
#      LUT2_L                      : 1
#      LUT3                        : 10
#      LUT4                        : 20
#      LUT4_L                      : 1
#      MUXCY                       : 64
#      VCC                         : 1
#      XORCY                       : 52
# FlipFlops/Latches                : 65
#      FDR                         : 52
#      FDRE                        : 11
#      FDS                         : 1
#      FDSE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 1
#      OBUF                        : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       48  out of    960     5%  
 Number of Slice Flip Flops:             65  out of   1920     3%  
 Number of 4 input LUTs:                 90  out of   1920     4%  
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of     83    26%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk                               | BUFGP                  | 65    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.909ns (Maximum Frequency: 203.707MHz)
   Minimum input arrival time before clock: 4.869ns
   Maximum output required time after clock: 7.097ns
   Maximum combinational path delay: 7.090ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'mclk'
  Clock period: 4.909ns (frequency: 203.707MHz)
  Total number of paths / destination ports: 1076 / 81
-------------------------------------------------------------------------
Delay:               4.909ns (Levels of Logic = 27)
  Source:            dly/timer_1 (FF)
  Destination:       dly/timer_26 (FF)
  Source Clock:      mclk rising
  Destination Clock: mclk rising

  Data Path: dly/timer_1 to dly/timer_26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  dly/timer_1 (dly/timer_1)
     LUT1:I0->O            1   0.704   0.000  dly/Madd_timerNext_addsub0000_cy<1>_rt (dly/Madd_timerNext_addsub0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  dly/Madd_timerNext_addsub0000_cy<1> (dly/Madd_timerNext_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  dly/Madd_timerNext_addsub0000_cy<2> (dly/Madd_timerNext_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  dly/Madd_timerNext_addsub0000_cy<3> (dly/Madd_timerNext_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  dly/Madd_timerNext_addsub0000_cy<4> (dly/Madd_timerNext_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  dly/Madd_timerNext_addsub0000_cy<5> (dly/Madd_timerNext_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  dly/Madd_timerNext_addsub0000_cy<6> (dly/Madd_timerNext_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  dly/Madd_timerNext_addsub0000_cy<7> (dly/Madd_timerNext_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  dly/Madd_timerNext_addsub0000_cy<8> (dly/Madd_timerNext_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  dly/Madd_timerNext_addsub0000_cy<9> (dly/Madd_timerNext_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  dly/Madd_timerNext_addsub0000_cy<10> (dly/Madd_timerNext_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  dly/Madd_timerNext_addsub0000_cy<11> (dly/Madd_timerNext_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  dly/Madd_timerNext_addsub0000_cy<12> (dly/Madd_timerNext_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  dly/Madd_timerNext_addsub0000_cy<13> (dly/Madd_timerNext_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  dly/Madd_timerNext_addsub0000_cy<14> (dly/Madd_timerNext_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  dly/Madd_timerNext_addsub0000_cy<15> (dly/Madd_timerNext_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  dly/Madd_timerNext_addsub0000_cy<16> (dly/Madd_timerNext_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  dly/Madd_timerNext_addsub0000_cy<17> (dly/Madd_timerNext_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  dly/Madd_timerNext_addsub0000_cy<18> (dly/Madd_timerNext_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  dly/Madd_timerNext_addsub0000_cy<19> (dly/Madd_timerNext_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  dly/Madd_timerNext_addsub0000_cy<20> (dly/Madd_timerNext_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  dly/Madd_timerNext_addsub0000_cy<21> (dly/Madd_timerNext_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  dly/Madd_timerNext_addsub0000_cy<22> (dly/Madd_timerNext_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  dly/Madd_timerNext_addsub0000_cy<23> (dly/Madd_timerNext_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  dly/Madd_timerNext_addsub0000_cy<24> (dly/Madd_timerNext_addsub0000_cy<24>)
     MUXCY:CI->O           0   0.059   0.000  dly/Madd_timerNext_addsub0000_cy<25> (dly/Madd_timerNext_addsub0000_cy<25>)
     XORCY:CI->O           1   0.804   0.000  dly/Madd_timerNext_addsub0000_xor<26> (dly/timerNext<26>_norst)
     FDR:D                     0.308          dly/timer_26
    ----------------------------------------
    Total                      4.909ns (4.287ns logic, 0.622ns route)
                                       (87.3% logic, 12.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mclk'
  Total number of paths / destination ports: 65 / 65
-------------------------------------------------------------------------
Offset:              4.869ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       counter_0 (FF)
  Destination Clock: mclk rising

  Data Path: rst to counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            68   1.218   1.449  rst_IBUF (rst_IBUF)
     LUT4:I0->O            4   0.704   0.587  counter_or0000 (counter_or0000)
     FDRE:R                    0.911          counter_0
    ----------------------------------------
    Total                      4.869ns (2.833ns logic, 2.036ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mclk'
  Total number of paths / destination ports: 34 / 16
-------------------------------------------------------------------------
Offset:              7.097ns (Levels of Logic = 3)
  Source:            counter_3 (FF)
  Destination:       seg<3> (PAD)
  Source Clock:      mclk rising

  Data Path: counter_3 to seg<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.591   0.844  counter_3 (counter_3)
     LUT2:I0->O            3   0.704   0.535  seg_and00001 (seg_and0000)
     LUT4:I3->O            2   0.704   0.447  seg<3>1 (seg_3_OBUF)
     OBUF:I->O                 3.272          seg_3_OBUF (seg<3>)
    ----------------------------------------
    Total                      7.097ns (5.271ns logic, 1.826ns route)
                                       (74.3% logic, 25.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               7.090ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       seg<3> (PAD)

  Data Path: rst to seg<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            68   1.218   1.449  rst_IBUF (rst_IBUF)
     LUT4:I0->O            2   0.704   0.447  seg<3>1 (seg_3_OBUF)
     OBUF:I->O                 3.272          seg_3_OBUF (seg<3>)
    ----------------------------------------
    Total                      7.090ns (5.194ns logic, 1.896ns route)
                                       (73.3% logic, 26.7% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.67 secs
 
--> 

Total memory usage is 251020 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

