v 20150930 2
C 30200 18000 1 0 0 res_horiz.sym
{
T 30500 21000 5 8 0 0 0 0 1
device=resistor
T 30300 18200 5 10 1 1 0 0 1
refdes=R9
T 30600 18200 5 10 1 1 0 0 1
value=100K
T 30500 17800 5 8 0 1 0 0 1
footprint=0603
T 30500 20000 5 8 0 0 0 0 1
symversion=1.0
}
C 31000 18000 1 0 0 jumper_3pin.sym
{
T 30900 18900 5 10 1 1 0 0 1
refdes=BOOT0
T 31100 18900 5 10 0 1 0 0 1
value=BOOT0
T 31100 18000 5 8 0 1 0 0 1
footprint=JMP_3PIN
T 31200 20200 5 8 0 0 0 0 1
symversion=1.0
}
C 32800 18000 1 0 1 jumper_3pin.sym
{
T 33000 18900 5 10 1 1 0 6 1
refdes=BOOT1
T 32700 18900 5 10 0 1 0 6 1
value=BOOT1
T 32700 18000 5 8 0 1 0 6 1
footprint=JMP_3PIN
T 32600 20200 5 8 0 0 0 6 1
symversion=1.0
}
C 32600 18000 1 0 0 res_horiz.sym
{
T 32900 21000 5 8 0 0 0 0 1
device=resistor
T 33100 18200 5 10 1 1 0 6 1
refdes=R8
T 33200 18200 5 10 1 1 0 0 1
value=100K
T 32900 17800 5 8 0 1 0 0 1
footprint=0603
T 32900 20000 5 8 0 0 0 0 1
symversion=1.0
}
C 31800 17600 1 0 0 gnd-1.sym
N 32400 18300 31400 18300 4
N 31900 17900 31900 18300 4
N 31400 18700 32400 18700 4
N 31900 18700 31900 19400 4
N 31900 19400 35100 19400 4
C 35800 18300 1 0 0 gnd-1.sym
C 34900 18900 1 0 0 res_horiz.sym
{
T 35200 21900 5 8 0 0 0 0 1
device=resistor
T 35200 19600 5 10 1 1 0 1 1
refdes=R7
T 35400 19400 5 10 1 1 0 4 1
value=10K
T 35200 19100 5 8 0 1 0 0 1
footprint=0603
T 35200 20900 5 8 0 0 0 0 1
symversion=1.0
}
C 34900 18500 1 0 0 res_horiz.sym
{
T 35200 21500 5 8 0 0 0 0 1
device=resistor
T 35200 18800 5 10 1 1 0 1 1
refdes=R6
T 35400 19000 5 10 1 1 0 4 1
value=10K
T 35200 18300 5 8 0 1 0 0 1
footprint=0603
T 35200 20500 5 8 0 0 0 0 1
symversion=1.0
}
C 36600 20600 1 180 0 con_1x4.sym
{
T 36900 19900 5 10 1 1 180 0 1
refdes=J2
T 36600 18100 5 8 1 1 180 0 1
footprint=1x4PIN
T 36600 18300 5 10 1 1 180 0 1
value=SWD
T 36600 17600 5 8 0 0 180 0 1
symversion=1.0
}
N 36100 19400 35700 19400 4
N 35700 19000 36100 19000 4
N 36100 18600 34900 18600 4
N 34900 18600 34900 19000 4
N 35100 19000 34900 19000 4
N 36100 19800 34700 19800 4
N 34700 19400 34700 19800 4
C 35600 22000 1 0 0 STM32F103C8.sym
{
T 34300 29500 5 10 0 0 0 0 1
device=STM32F103C8
T 34300 28000 5 10 1 1 0 0 1
refdes=U1
T 39900 28000 5 10 1 1 0 0 1
value=STM32F103C8
T 34300 28700 5 10 0 0 0 0 1
footprint=LQFP48,LQFP48_7
}
N 41400 27700 42700 27700 4
C 42500 27700 1 0 0 3.3V-plus-1.sym
C 42400 26600 1 0 0 cap_vert.sym
{
T 42800 26800 5 10 1 1 0 0 1
value=100nF
T 42800 26600 5 8 1 1 0 0 1
footprint=0603
T 42700 28700 5 8 0 0 0 0 1
symversion=1.0
T 42800 27000 5 10 1 1 0 0 1
refdes=C12
}
C 42600 26600 1 0 0 gnd-1.sym
C 41400 26400 1 0 0 io-line.sym
{
T 41600 27100 5 10 0 0 0 0 1
device=none
T 41700 26600 5 10 1 1 0 1 1
value=BOOT0
T 41400 26400 5 10 0 0 0 0 1
net=BOOT0:1
}
C 41400 26100 1 0 0 io-line.sym
{
T 41600 26800 5 10 0 0 0 0 1
device=none
T 41700 26300 5 10 1 1 0 1 1
value=PB7
T 41400 26100 5 10 0 0 0 0 1
net=PB7:1
}
C 41400 25800 1 0 0 io-line.sym
{
T 41600 26500 5 10 0 0 0 0 1
device=none
T 41700 26000 5 10 1 1 0 1 1
value=PB6
T 41400 25800 5 10 0 0 0 0 1
net=PB6:1
}
C 41400 26700 1 0 0 io-line.sym
{
T 41600 27400 5 10 0 0 0 0 1
device=none
T 41700 26900 5 10 1 1 0 1 1
value=PB8
T 41400 26700 5 10 0 0 0 0 1
net=PB8:1
}
C 41400 27300 1 0 0 io-line.sym
{
T 41600 28000 5 10 0 0 0 0 1
device=none
T 41700 27500 5 10 1 1 0 1 1
value=GND
T 41400 27300 5 10 0 0 0 0 1
net=GND:1
T 41400 27300 5 10 0 0 0 0 1
pintype=pwr
}
N 42700 27000 42700 26900 4
C 41400 27000 1 0 0 io-line.sym
{
T 41600 27700 5 10 0 0 0 0 1
device=none
T 41700 27200 5 10 1 1 0 1 1
value=PB9
T 41400 27000 5 10 0 0 0 0 1
net=PB9:1
}
C 41400 25500 1 0 0 io-line.sym
{
T 41600 26200 5 10 0 0 0 0 1
device=none
T 41700 25700 5 10 1 1 0 1 1
value=PB5
T 41400 25500 5 10 0 0 0 0 1
net=PB5:1
}
C 41400 25200 1 0 0 io-line.sym
{
T 41600 25900 5 10 0 0 0 0 1
device=none
T 41700 25400 5 10 1 1 0 1 1
value=PB4
T 41400 25200 5 10 0 0 0 0 1
net=PB4:1
}
C 41400 24900 1 0 0 io-line.sym
{
T 41600 25600 5 10 0 0 0 0 1
device=none
T 41700 25100 5 10 1 1 0 1 1
value=PB3
T 41400 24900 5 10 0 0 0 0 1
net=PB3:1
}
C 41400 24600 1 0 0 io-line.sym
{
T 41600 25300 5 10 0 0 0 0 1
device=none
T 41700 24800 5 10 1 1 0 1 1
value=PA15
T 41400 24600 5 10 0 0 0 0 1
net=PA15:1
}
C 41400 24300 1 0 0 io-line.sym
{
T 41600 25000 5 10 0 0 0 0 1
device=none
T 41700 24500 5 10 1 1 0 1 1
value=PA14
T 41400 24300 5 10 0 0 0 0 1
net=PA14:1
}
C 42500 23400 1 0 0 cap_vert.sym
{
T 42800 25500 5 8 0 0 0 0 1
symversion=1.0
T 42900 23600 5 10 1 1 0 0 1
value=100nF
T 42900 23400 5 8 1 1 0 0 1
footprint=0603
T 42900 23800 5 10 1 1 0 0 1
refdes=C11
}
C 42700 23500 1 0 0 gnd-1.sym
C 42600 24400 1 0 0 3.3V-plus-1.sym
N 41400 24100 42500 24100 4
N 42800 23800 41400 23800 4
C 41400 23400 1 0 0 io-line.sym
{
T 41600 24100 5 10 0 0 0 0 1
device=none
T 41700 23600 5 10 1 1 0 1 1
value=PA13
T 41400 23400 5 10 0 0 0 0 1
net=PA13:1
}
N 41400 23200 43600 23200 4
{
T 41700 23250 5 10 1 1 0 0 1
netname=PA12
T 41500 23250 5 10 0 1 0 0 1
net=PA12:1
}
N 43600 23200 43600 29800 4
N 41400 22900 43800 22900 4
{
T 41500 22950 5 10 0 1 0 0 1
net=PA11:1
T 41700 22950 5 10 1 1 0 0 1
netname=PA11
}
N 43800 22900 43800 30100 4
N 42500 24100 42500 24400 4
N 42500 24400 42800 24400 4
C 41400 22500 1 0 0 io-line.sym
{
T 41600 23200 5 10 0 0 0 0 1
device=none
T 41700 22700 5 10 1 1 0 1 1
value=PA10
T 41400 22500 5 10 0 0 0 0 1
net=PA10:1
}
C 41400 22200 1 0 0 io-line.sym
{
T 41600 22900 5 10 0 0 0 0 1
device=none
T 41700 22400 5 10 1 1 0 1 1
value=PA9
T 41400 22200 5 10 0 0 0 0 1
net=PA9:1
}
C 43100 21800 1 0 1 switch_SPST.sym
{
T 43200 22200 5 10 1 1 0 6 1
refdes=S2
T 42800 22200 5 10 1 1 0 6 1
value=PA8
T 42800 22200 5 8 0 1 0 6 1
footprint=SW_pushbutton_SPST-2N
T 42800 23500 5 8 0 0 0 6 1
symversion=1.0
}
N 41400 22000 42500 22000 4
{
T 41700 22050 5 10 1 1 0 0 1
netname=PA8
T 41500 22050 5 10 0 1 0 0 1
net=PA8:1
}
C 43200 21700 1 0 0 gnd-1.sym
N 43300 22000 43100 22000 4
C 41400 21600 1 0 0 io-line.sym
{
T 41600 22300 5 10 0 0 0 0 1
device=none
T 41700 21800 5 10 1 1 0 1 1
value=PB15
T 41400 21600 5 10 0 0 0 0 1
net=PB15:1
}
C 41400 21300 1 0 0 io-line.sym
{
T 41600 22000 5 10 0 0 0 0 1
device=none
T 41700 21500 5 10 1 1 0 1 1
value=PB14
T 41400 21300 5 10 0 0 0 0 1
net=PB14:1
}
C 41400 21000 1 0 0 io-line.sym
{
T 41600 21700 5 10 0 0 0 0 1
device=none
T 41700 21200 5 10 1 1 0 1 1
value=PB13
T 41400 21000 5 10 0 0 0 0 1
net=PB13:1
}
C 41400 20700 1 0 0 io-line.sym
{
T 41600 21400 5 10 0 0 0 0 1
device=none
T 41700 20900 5 10 1 1 0 1 1
value=PB12
T 41400 20700 5 10 0 0 0 0 1
net=PB12:1
}
C 30400 18400 1 0 1 io-line.sym
{
T 30200 19100 5 10 0 0 0 6 1
device=none
T 30200 18600 5 10 1 1 0 7 1
value=BOOT0
T 30400 18400 5 10 0 0 0 6 1
net=BOOT0:1
}
C 33400 18400 1 0 0 io-line.sym
{
T 33600 19100 5 10 0 0 0 0 1
device=none
T 33800 18600 5 10 1 1 0 1 1
value=PB2
T 33400 18400 5 10 0 0 0 0 1
net=PB2:1
}
T 35000 17600 9 20 1 0 0 0 1
SWD
T 29800 19200 9 20 1 0 0 0 1
BOOT
C 37200 28700 1 0 0 usbmini.sym
{
T 37800 30700 5 10 1 1 0 0 1
refdes=CONN1
T 37200 30700 5 10 1 1 0 0 1
device=USB
T 37300 31550 5 10 0 0 0 0 1
footprint=usbminib
T 37935 30120 5 10 1 1 0 7 1
pinlabel=D-
}
C 39200 29600 1 0 0 res_horiz.sym
{
T 39500 32600 5 8 0 0 0 0 1
device=resistor
T 39500 30300 5 10 1 1 0 1 1
refdes=R2
T 39700 30100 5 10 1 1 0 4 1
value=20R
T 39700 30100 5 8 0 1 0 4 1
footprint=0603
T 39500 31600 5 8 0 0 0 0 1
symversion=1.0
}
C 39200 29300 1 0 0 res_horiz.sym
{
T 39500 32300 5 8 0 0 0 0 1
device=resistor
T 39500 29600 5 10 1 1 0 1 1
refdes=R3
T 39700 29800 5 10 1 1 0 4 1
value=20R
T 39700 29800 5 8 0 1 0 4 1
footprint=0603
T 39500 31300 5 8 0 0 0 0 1
symversion=1.0
}
C 39200 28800 1 0 0 res_horiz.sym
{
T 39500 31800 5 8 0 0 0 0 1
device=resistor
T 39500 29100 5 10 1 1 0 1 1
refdes=R4
T 39700 29300 5 10 1 1 0 4 1
value=1K5
T 39700 29300 5 8 0 1 0 4 1
footprint=0603
T 39500 30800 5 8 0 0 0 0 1
symversion=1.0
}
N 38400 30100 39400 30100 4
N 39400 29800 38400 29800 4
C 38400 29400 1 0 0 nc-right-1.sym
{
T 38500 29900 5 10 0 0 0 0 1
value=NoConnection
T 38500 30100 5 10 0 0 0 0 1
device=DRC_Directive
}
N 39400 29300 39100 29300 4
N 39100 29300 39100 29800 4
N 40000 30100 43800 30100 4
N 43600 29800 40000 29800 4
C 40100 29300 1 0 0 3.3V-plus-1.sym
N 40300 29300 40000 29300 4
C 38300 28400 1 0 0 gnd-1.sym
N 37800 28800 37800 28700 4
N 37800 28700 38400 28700 4
N 38400 29200 38400 28700 4
C 38700 30600 1 0 0 vcc-1.sym
N 38900 30600 38900 30400 4
N 38900 30400 38400 30400 4
C 39400 31900 1 0 0 AMS1117.sym
{
T 39700 33100 5 10 1 1 0 0 1
value=AMS1117
T 39700 33300 5 10 1 1 0 0 1
refdes=U2
T 39700 32900 5 8 1 1 0 0 1
footprint=SOT223
}
C 36900 32500 1 0 0 fuse-1.sym
{
T 37100 32900 5 10 0 0 0 0 1
device=FUSE
T 37100 32700 5 10 1 1 0 0 1
refdes=F1
T 37100 33100 5 10 0 0 0 0 1
symversion=0.1
}
C 36600 32700 1 0 0 vcc-1.sym
C 37800 31700 1 0 0 elko.sym
{
T 38100 33900 5 8 0 0 0 0 1
device=POLARIZED_CAPACITOR
T 38300 31800 5 8 0 1 0 0 1
footprint=elko_RM5_D10
T 38300 31900 5 10 1 1 0 0 1
refdes=C1
T 38100 31700 5 10 1 1 0 0 1
value=10uF
T 38100 33300 5 8 0 0 0 0 1
symversion=2
}
C 38700 31300 1 0 0 cap_vert.sym
{
T 39100 31700 5 10 1 1 0 0 1
value=100nF
T 39100 31300 5 8 0 1 0 0 1
footprint=0603
T 39000 33400 5 8 0 0 0 0 1
symversion=1.0
T 39300 31900 5 10 1 1 0 0 1
refdes=C2
}
N 37800 32500 39400 32500 4
N 38000 32500 38000 32300 4
N 39000 32300 39000 32500 4
C 38400 31200 1 0 0 gnd-1.sym
N 38000 31700 38000 31500 4
N 38000 31500 42100 31500 4
N 39000 31700 39000 31500 4
N 36900 32500 36800 32500 4
N 36800 32500 36800 32700 4
N 40200 31900 40200 31500 4
C 41900 32700 1 0 0 3.3V-plus-1.sym
C 41100 31700 1 0 0 elko.sym
{
T 41400 33900 5 8 0 0 0 0 1
device=POLARIZED_CAPACITOR
T 41600 31800 5 8 0 1 0 0 1
footprint=elko_RM5_D10
T 41600 31900 5 10 1 1 0 0 1
refdes=C3
T 41400 31700 5 10 1 1 0 0 1
value=10uF
T 41400 33300 5 8 0 0 0 0 1
symversion=2
}
C 41800 31300 1 0 0 cap_vert.sym
{
T 42200 31700 5 10 1 1 0 0 1
value=100nF
T 42200 31300 5 8 0 1 0 0 1
footprint=0603
T 42100 33400 5 8 0 0 0 0 1
symversion=1.0
T 42400 31900 5 10 1 1 0 0 1
refdes=C4
}
N 41300 31700 41300 31500 4
N 42100 31700 42100 31500 4
N 41000 32500 42100 32500 4
N 41300 32500 41300 32300 4
N 42100 32300 42100 32700 4
C 42900 31100 1 0 0 led.sym
{
T 43600 31700 5 10 1 1 0 0 1
refdes=D1
T 43600 31300 5 8 0 1 0 0 1
footprint=dio_0805
T 43600 31500 5 10 1 1 0 0 1
value=blue
}
C 43200 31800 1 0 0 res_vert.sym
{
T 43300 34600 5 8 0 0 0 0 1
device=resistor
T 43500 32000 5 8 0 1 0 0 1
footprint=0603
T 43500 32400 5 10 1 1 0 0 1
refdes=R1
T 43500 32200 5 10 1 1 0 0 1
value=1K5
T 43300 33800 5 8 0 0 0 0 1
symversion=1.0
}
C 43200 31000 1 0 0 gnd-1.sym
C 43100 32600 1 0 0 3.3V-plus-1.sym
N 43300 31800 43300 32000 4
T 38900 28500 9 20 1 0 0 0 1
USB_SLAVE
C 23100 17600 1 0 0 con_2x10.sym
{
T 23300 23300 5 8 0 0 0 0 1
symversion=1.0
T 23300 21900 5 10 1 1 0 0 1
refdes=J3
T 23300 21650 5 8 1 1 0 0 1
footprint=2x10Pin
T 23300 21800 5 10 0 1 0 0 1
value=XXX
}
C 27100 17600 1 0 0 con_2x10.sym
{
T 27300 23300 5 8 0 0 0 0 1
symversion=1.0
T 27300 21900 5 10 1 1 0 0 1
refdes=J4
T 27300 21650 5 8 1 1 0 0 1
footprint=2x10Pin
T 27300 21800 5 10 0 1 0 0 1
value=XXX
}
C 27100 19700 1 0 1 io-line.sym
{
T 26900 20400 5 10 0 0 0 6 1
device=none
T 26800 19900 5 10 1 1 0 7 1
value=PA9
T 27100 19700 5 10 0 0 0 6 1
net=PA9:1
}
C 28300 19700 1 0 0 io-line.sym
{
T 28500 20400 5 10 0 0 0 0 1
device=none
T 28600 19900 5 10 1 1 0 1 1
value=PA8
T 28300 19700 5 10 0 0 0 0 1
net=PA8:1
}
C 27100 19300 1 0 1 io-line.sym
{
T 26900 20000 5 10 0 0 0 6 1
device=none
T 26800 19500 5 10 1 1 0 7 1
value=PA7
T 27100 19300 5 10 0 0 0 6 1
net=PA7:1
}
C 27100 18900 1 0 1 io-line.sym
{
T 26900 19600 5 10 0 0 0 6 1
device=none
T 26800 19100 5 10 1 1 0 7 1
value=PA5
T 27100 18900 5 10 0 0 0 6 1
net=PA5:1
}
C 27100 18500 1 0 1 io-line.sym
{
T 26900 19200 5 10 0 0 0 6 1
device=none
T 26800 18700 5 10 1 1 0 7 1
value=PA3
T 27100 18500 5 10 0 0 0 6 1
net=PA3:1
}
C 27100 18100 1 0 1 io-line.sym
{
T 26900 18800 5 10 0 0 0 6 1
device=none
T 26800 18300 5 10 1 1 0 7 1
value=PA1
T 27100 18100 5 10 0 0 0 6 1
net=PA1:1
}
C 27100 17700 1 0 1 io-line.sym
{
T 26900 18400 5 10 0 0 0 6 1
device=none
T 26800 17900 5 10 1 1 0 7 1
value=+3.3V
T 27100 17700 5 10 0 0 0 6 1
net=+3.3V:1
T 27100 17700 5 10 0 0 0 0 1
pintype=pwr
}
C 27100 20100 1 0 1 io-line.sym
{
T 26900 20800 5 10 0 0 0 6 1
device=none
T 26800 20300 5 10 1 1 0 7 1
value=PA11
T 27100 20100 5 10 0 0 0 6 1
net=PA11:1
}
C 27100 20500 1 0 1 io-line.sym
{
T 26900 21200 5 10 0 0 0 6 1
device=none
T 26800 20700 5 10 1 1 0 7 1
value=PA13
T 27100 20500 5 10 0 0 0 6 1
net=PA13:1
}
C 27100 20900 1 0 1 io-line.sym
{
T 26900 21600 5 10 0 0 0 6 1
device=none
T 26800 21100 5 10 1 1 0 7 1
value=PA15
T 27100 20900 5 10 0 0 0 6 1
net=PA15:1
}
C 27100 21300 1 0 1 io-line.sym
{
T 26900 22000 5 10 0 0 0 6 1
device=none
T 26800 21500 5 10 1 1 0 7 1
value=PC15
T 27100 21300 5 10 0 0 0 6 1
net=PC15:1
}
N 27200 19000 27100 19000 4
N 27200 19400 27100 19400 4
N 27200 18600 27100 18600 4
N 27200 17800 27100 17800 4
N 27200 18200 27100 18200 4
N 27200 21000 27100 21000 4
N 27200 21400 27100 21400 4
N 27200 20600 27100 20600 4
N 27200 19800 27100 19800 4
N 27200 20200 27100 20200 4
N 28300 19800 28200 19800 4
C 28300 19300 1 0 0 io-line.sym
{
T 28500 20000 5 10 0 0 0 0 1
device=none
T 28600 19500 5 10 1 1 0 1 1
value=PA6
T 28300 19300 5 10 0 0 0 0 1
net=PA6:1
}
N 28300 19400 28200 19400 4
C 28300 21300 1 0 0 io-line.sym
{
T 28500 22000 5 10 0 0 0 0 1
device=none
T 28600 21500 5 10 1 1 0 1 1
value=PC14
T 28300 21300 5 10 0 0 0 0 1
net=PC14:1
}
C 28300 20900 1 0 0 io-line.sym
{
T 28500 21600 5 10 0 0 0 0 1
device=none
T 28600 21100 5 10 1 1 0 1 1
value=PA14
T 28300 20900 5 10 0 0 0 0 1
net=PA14:1
}
C 28300 20500 1 0 0 io-line.sym
{
T 28500 21200 5 10 0 0 0 0 1
device=none
T 28600 20700 5 10 1 1 0 1 1
value=PA12
T 28300 20500 5 10 0 0 0 0 1
net=PA12:1
}
C 28300 20100 1 0 0 io-line.sym
{
T 28500 20800 5 10 0 0 0 0 1
device=none
T 28600 20300 5 10 1 1 0 1 1
value=PA10
T 28300 20100 5 10 0 0 0 0 1
net=PA10:1
}
N 28300 21400 28200 21400 4
N 28300 21000 28200 21000 4
N 28300 20600 28200 20600 4
N 28300 20200 28200 20200 4
C 28300 17700 1 0 0 io-line.sym
{
T 28500 18400 5 10 0 0 0 0 1
device=none
T 28600 17900 5 10 1 1 0 1 1
value=GND
T 28300 17700 5 10 0 0 0 0 1
net=GND:1
T 28300 17700 5 10 0 0 0 6 1
pintype=pwr
}
N 28300 17800 28200 17800 4
C 28300 18900 1 0 0 io-line.sym
{
T 28500 19600 5 10 0 0 0 0 1
device=none
T 28600 19100 5 10 1 1 0 1 1
value=PA4
T 28300 18900 5 10 0 0 0 0 1
net=PA4:1
}
C 28300 18500 1 0 0 io-line.sym
{
T 28500 19200 5 10 0 0 0 0 1
device=none
T 28600 18700 5 10 1 1 0 1 1
value=PA2
T 28300 18500 5 10 0 0 0 0 1
net=PA2:1
}
C 28300 18100 1 0 0 io-line.sym
{
T 28500 18800 5 10 0 0 0 0 1
device=none
T 28600 18300 5 10 1 1 0 1 1
value=PA0
T 28300 18100 5 10 0 0 0 0 1
net=PA0:1
}
N 28300 18200 28200 18200 4
N 28300 18600 28200 18600 4
N 28300 19000 28200 19000 4
C 23200 21300 1 0 1 io-line.sym
{
T 23000 22000 5 10 0 0 0 6 1
device=none
T 22900 21500 5 10 1 1 0 7 1
value=PB14
T 23200 21300 5 10 0 0 0 6 1
net=PB14:1
}
C 24200 21300 1 0 0 io-line.sym
{
T 24400 22000 5 10 0 0 0 0 1
device=none
T 24500 21500 5 10 1 1 0 1 1
value=PB15
T 24200 21300 5 10 0 0 0 0 1
net=PB15:1
}
C 24200 20900 1 0 0 io-line.sym
{
T 24400 21600 5 10 0 0 0 0 1
device=none
T 24500 21100 5 10 1 1 0 1 1
value=PB13
T 24200 20900 5 10 0 0 0 0 1
net=PB13:1
}
C 24200 20500 1 0 0 io-line.sym
{
T 24400 21200 5 10 0 0 0 0 1
device=none
T 24500 20700 5 10 1 1 0 1 1
value=PB11
T 24200 20500 5 10 0 0 0 0 1
net=PB11:1
}
C 24200 20100 1 0 0 io-line.sym
{
T 24400 20800 5 10 0 0 0 0 1
device=none
T 24500 20300 5 10 1 1 0 1 1
value=PB9
T 24200 20100 5 10 0 0 0 0 1
net=PB9:1
}
C 24200 19700 1 0 0 io-line.sym
{
T 24400 20400 5 10 0 0 0 0 1
device=none
T 24500 19900 5 10 1 1 0 1 1
value=PB7
T 24200 19700 5 10 0 0 0 0 1
net=PB7:1
}
C 24200 19300 1 0 0 io-line.sym
{
T 24400 20000 5 10 0 0 0 0 1
device=none
T 24500 19500 5 10 1 1 0 1 1
value=PB5
T 24200 19300 5 10 0 0 0 0 1
net=PB5:1
}
C 24200 18900 1 0 0 io-line.sym
{
T 24400 19600 5 10 0 0 0 0 1
device=none
T 24500 19100 5 10 1 1 0 1 1
value=PB3
T 24200 18900 5 10 0 0 0 0 1
net=PB3:1
}
C 24200 18500 1 0 0 io-line.sym
{
T 24400 19200 5 10 0 0 0 0 1
device=none
T 24500 18700 5 10 1 1 0 1 1
value=PB1
T 24200 18500 5 10 0 0 0 0 1
net=PB1:1
}
C 24200 18100 1 0 0 io-line.sym
{
T 24400 18800 5 10 0 0 0 0 1
device=none
T 24500 18300 5 10 1 1 0 1 1
value=+3.3V
T 24200 18100 5 10 0 0 0 0 1
net=+3.3V:1
T 24200 18100 5 10 0 0 0 0 1
pintype=pwr
}
C 24200 17700 1 0 0 io-line.sym
{
T 24400 18400 5 10 0 0 0 0 1
device=none
T 24500 17900 5 10 1 1 0 1 1
value=GND
T 24200 17700 5 10 0 0 0 0 1
net=GND:1
T 24200 17700 5 10 0 0 0 0 1
pintype=pwr
}
C 23200 20900 1 0 1 io-line.sym
{
T 23000 21600 5 10 0 0 0 6 1
device=none
T 22900 21100 5 10 1 1 0 7 1
value=PB12
T 23200 20900 5 10 0 0 0 6 1
net=PB12:1
}
C 23200 20500 1 0 1 io-line.sym
{
T 23000 21200 5 10 0 0 0 6 1
device=none
T 22900 20700 5 10 1 1 0 7 1
value=PB10
T 23200 20500 5 10 0 0 0 6 1
net=PB10:1
}
C 23200 20100 1 0 1 io-line.sym
{
T 23000 20800 5 10 0 0 0 6 1
device=none
T 22900 20300 5 10 1 1 0 7 1
value=PB8
T 23200 20100 5 10 0 0 0 6 1
net=PB8:1
}
C 23200 19700 1 0 1 io-line.sym
{
T 23000 20400 5 10 0 0 0 6 1
device=none
T 22900 19900 5 10 1 1 0 7 1
value=PB6
T 23200 19700 5 10 0 0 0 6 1
net=PB6:1
}
C 23200 19300 1 0 1 io-line.sym
{
T 23000 20000 5 10 0 0 0 6 1
device=none
T 22900 19500 5 10 1 1 0 7 1
value=PB4
T 23200 19300 5 10 0 0 0 6 1
net=PB4:1
}
C 23200 18900 1 0 1 io-line.sym
{
T 23000 19600 5 10 0 0 0 6 1
device=none
T 22900 19100 5 10 1 1 0 7 1
value=PB2
T 23200 18900 5 10 0 0 0 6 1
net=PB2:1
}
C 23200 18500 1 0 1 io-line.sym
{
T 23000 19200 5 10 0 0 0 6 1
device=none
T 22900 18700 5 10 1 1 0 7 1
value=PB0
T 23200 18500 5 10 0 0 0 6 1
net=PB0:1
}
C 23200 18100 1 0 1 io-line.sym
{
T 23000 18800 5 10 0 0 0 6 1
device=none
T 22900 18300 5 10 1 1 0 7 1
value=PC13
T 23200 18100 5 10 0 0 0 6 1
net=PC13:1
}
C 23200 17700 1 0 1 io-line.sym
{
T 23000 18400 5 10 0 0 0 6 1
device=none
T 22900 17900 5 10 1 1 0 7 1
value=5V
T 23200 17700 5 10 0 0 0 6 1
net=Vcc:1
}
T 28300 21900 9 20 1 0 0 0 1
GPIO
C 34100 27300 1 0 1 io-line.sym
{
T 33900 28000 5 10 0 0 0 6 1
device=none
T 33800 27500 5 10 1 1 0 7 1
value=PC13
T 34100 27300 5 10 0 0 0 6 1
net=PC13:1
}
C 34100 24900 1 0 1 io-line.sym
{
T 33900 25600 5 10 0 0 0 6 1
device=none
T 33800 25100 5 10 1 1 0 7 1
value=PA0
T 34100 24900 5 10 0 0 0 6 1
net=PA0:1
}
C 34100 24300 1 0 1 io-line.sym
{
T 33900 25000 5 10 0 0 0 6 1
device=none
T 33800 24500 5 10 1 1 0 7 1
value=PA2
T 34100 24300 5 10 0 0 0 6 1
net=PA2:1
}
C 34100 23700 1 0 1 io-line.sym
{
T 33900 24400 5 10 0 0 0 6 1
device=none
T 33800 23900 5 10 1 1 0 7 1
value=PA4
T 34100 23700 5 10 0 0 0 6 1
net=PA4:1
}
C 34100 23100 1 0 1 io-line.sym
{
T 33900 23800 5 10 0 0 0 6 1
device=none
T 33800 23300 5 10 1 1 0 7 1
value=PA6
T 34100 23100 5 10 0 0 0 6 1
net=PA6:1
}
C 34100 23400 1 0 1 io-line.sym
{
T 33900 24100 5 10 0 0 0 6 1
device=none
T 33800 23600 5 10 1 1 0 7 1
value=PA5
T 34100 23400 5 10 0 0 0 6 1
net=PA5:1
}
N 34100 24700 32400 24700 4
{
T 33800 24750 5 10 1 1 0 6 1
netname=PA1
T 34000 24750 5 10 0 1 0 6 1
net=PA1:1
}
N 32400 24700 32400 23200 4
N 32400 23200 31000 23200 4
C 34100 24000 1 0 1 io-line.sym
{
T 33900 24700 5 10 0 0 0 6 1
device=none
T 33800 24200 5 10 1 1 0 7 1
value=PA3
T 34100 24000 5 10 0 0 0 6 1
net=PA3:1
}
C 34100 22800 1 0 1 io-line.sym
{
T 33900 23500 5 10 0 0 0 6 1
device=none
T 33800 23000 5 10 1 1 0 7 1
value=PA7
T 34100 22800 5 10 0 0 0 6 1
net=PA7:1
}
C 34100 22500 1 0 1 io-line.sym
{
T 33900 23200 5 10 0 0 0 6 1
device=none
T 33800 22700 5 10 1 1 0 7 1
value=PB0
T 34100 22500 5 10 0 0 0 6 1
net=PB0:1
}
C 34100 22200 1 0 1 io-line.sym
{
T 33900 22900 5 10 0 0 0 6 1
device=none
T 33800 22400 5 10 1 1 0 7 1
value=PB1
T 34100 22200 5 10 0 0 0 6 1
net=PB1:1
}
C 34100 21900 1 0 1 io-line.sym
{
T 33900 22600 5 10 0 0 0 6 1
device=none
T 33800 22100 5 10 1 1 0 7 1
value=PB2
T 34100 21900 5 10 0 0 0 6 1
net=PB2:1
}
C 34100 21600 1 0 1 io-line.sym
{
T 33900 22300 5 10 0 0 0 6 1
device=none
T 33800 21800 5 10 1 1 0 7 1
value=PB10
T 34100 21600 5 10 0 0 0 6 1
net=PB10:1
}
C 34100 21300 1 0 1 io-line.sym
{
T 33900 22000 5 10 0 0 0 6 1
device=none
T 33800 21500 5 10 1 1 0 7 1
value=PB11
T 34100 21300 5 10 0 0 0 6 1
net=PB11:1
}
C 32600 20100 1 0 0 cap_vert.sym
{
T 32900 22200 5 8 0 0 0 0 1
symversion=1.0
T 32300 20500 5 10 1 1 0 0 1
value=100nF
T 32500 20300 5 8 1 1 0 0 1
footprint=0603
T 32400 20900 5 10 1 1 0 0 1
refdes=C10
}
N 34100 21100 32900 21100 4
N 34100 20800 33800 20800 4
N 33800 20800 33800 20500 4
N 33800 20500 32900 20500 4
C 33300 20800 1 0 0 gnd-1.sym
C 33600 20500 1 180 0 3.3V-plus-1.sym
C 33200 29600 1 0 1 battery-2.sym
{
T 32900 30300 5 10 0 0 0 6 1
device=BATTERY
T 32800 30100 5 10 1 1 0 6 1
refdes=B1
T 32900 30900 5 10 0 0 0 6 1
symversion=0.1
T 32600 29400 5 10 1 1 0 0 1
value=3V
}
C 33100 29900 1 180 1 diode_vert.sym
{
T 33650 29600 5 10 1 1 180 6 1
refdes=D4
T 33650 29400 5 10 1 1 180 6 1
value=CD4148
T 33650 29700 5 8 0 1 180 6 1
footprint=dio_0805
T 33300 27900 5 8 0 0 180 6 1
symversion=1.0
}
C 34700 27800 1 0 1 diode.sym
{
T 34400 28700 5 10 1 1 0 1 1
refdes=D3
T 34400 28500 5 10 1 1 0 1 1
value=CD4148
T 34300 27800 5 8 0 1 0 6 1
footprint=dio_0805
T 34300 29700 5 8 0 0 0 6 1
symversion=1.0
}
N 33200 29800 33400 29800 4
N 33400 29800 33400 29600 4
N 34100 27700 33400 27700 4
N 33400 27700 33400 29100 4
N 33900 28600 33400 28600 4
C 34900 28800 1 0 0 3.3V-plus-1.sym
N 35100 28600 34400 28600 4
N 35100 28600 35100 28800 4
T 34800 30000 9 20 1 0 0 0 1
RTC
C 31900 28300 1 0 0 cap_vert.sym
{
T 32300 28700 5 10 1 1 0 0 1
value=20pF
T 32300 28500 5 8 0 1 0 0 1
footprint=0603
T 32200 30400 5 8 0 0 0 0 1
symversion=1.0
T 32300 29100 5 10 1 1 0 0 1
refdes=C7
}
C 31400 28300 1 0 0 crystal.sym
{
T 31500 28700 5 8 0 1 0 0 1
footprint=crystal-hc49
T 31500 28200 5 10 1 1 0 0 1
refdes=X2
T 31500 29900 5 10 0 0 0 0 1
device=CRYSTAL
T 31500 28000 5 10 1 1 0 0 1
value=32768Hz
}
C 30500 28300 1 0 0 cap_vert.sym
{
T 30900 28700 5 10 1 1 0 0 1
value=20pF
T 30900 28500 5 8 0 1 0 0 1
footprint=0603
T 30800 30400 5 8 0 0 0 0 1
symversion=1.0
T 30900 29100 5 10 1 1 0 0 1
refdes=C8
}
N 32200 29300 32200 29800 4
N 32200 29800 32300 29800 4
N 31900 28500 32200 28500 4
N 32200 27100 32200 28700 4
N 31400 28500 30800 28500 4
N 30800 27800 30800 28700 4
N 32200 29400 28900 29400 4
N 30800 29300 30800 29400 4
N 34100 27100 32200 27100 4
{
T 33800 27150 5 10 1 1 0 6 1
netname=PC14
T 34000 27150 5 10 0 1 0 6 1
net=PC14:1
}
N 30800 27800 32000 27800 4
N 32000 27800 32000 26800 4
N 32000 26800 34100 26800 4
{
T 32100 26850 5 10 0 1 0 0 1
net=PC15:1
T 33800 26850 5 10 1 1 0 6 1
netname=PC15
}
C 28800 29100 1 0 0 gnd-1.sym
C 30400 26600 1 0 0 crystal.sym
{
T 30500 27000 5 8 0 1 0 0 1
footprint=crystal-hc49
T 30400 26500 5 10 1 1 0 0 1
refdes=X1
T 30500 28200 5 10 0 0 0 0 1
device=CRYSTAL
T 30700 26500 5 10 1 1 0 0 1
value=8MHz
}
C 29200 26200 1 0 0 cap_horiz.sym
{
T 29600 26600 5 10 1 1 0 0 1
value=30pF
T 29600 26400 5 8 0 1 0 0 1
footprint=0603
T 29500 27850 5 8 0 0 0 0 1
symversion=1.0
T 29600 26900 5 10 1 1 0 0 1
refdes=C5
}
C 30300 26800 1 0 0 cap_horiz.sym
{
T 30700 27200 5 10 1 1 0 0 1
value=30pF
T 30700 27000 5 8 0 1 0 0 1
footprint=0603
T 30600 28450 5 8 0 0 0 0 1
symversion=1.0
T 30700 27500 5 10 1 1 0 0 1
refdes=C6
}
C 30200 25700 1 0 0 res_horiz.sym
{
T 30500 28700 5 8 0 0 0 0 1
device=resistor
T 30400 26400 5 10 1 1 0 1 1
refdes=R11
T 30700 26200 5 10 1 1 0 4 1
value=1M
T 30700 26200 5 8 0 1 0 4 1
footprint=0603
T 30500 27700 5 8 0 0 0 0 1
symversion=1.0
}
N 29800 26800 30400 26800 4
N 30400 26200 30200 26200 4
N 30200 26000 30200 26800 4
N 30300 27400 29200 27400 4
N 29200 26400 29200 29400 4
N 31000 26200 31400 26200 4
N 31400 26200 31400 27400 4
N 31400 27400 30900 27400 4
N 30900 26800 31400 26800 4
N 34100 26500 31400 26500 4
N 31600 26200 34100 26200 4
N 31600 26200 31600 26000 4
N 31600 26000 30200 26000 4
C 28900 25400 1 0 0 cap_vert.sym
{
T 29300 25800 5 10 1 1 0 0 1
value=1uF
T 29300 25600 5 8 0 1 0 0 1
footprint=0603
T 29200 27500 5 8 0 0 0 0 1
symversion=1.0
T 29300 26200 5 10 1 1 0 0 1
refdes=C13
}
C 28800 26400 1 90 1 switch_SPST.sym
{
T 27900 26300 5 10 1 1 180 6 1
refdes=S1
T 27900 26500 5 10 1 1 180 6 1
value=RESET
T 28400 26100 5 8 0 1 90 6 1
footprint=SW_pushbutton_SPST-2N
T 27100 26100 5 8 0 0 90 6 1
symversion=1.0
}
N 29200 27400 28600 27400 4
N 28600 27400 28600 26400 4
N 31800 25900 34100 25900 4
N 31800 25500 31800 25900 4
N 28600 25100 28600 25800 4
N 28600 25500 31800 25500 4
N 29200 25800 29200 25500 4
C 34100 25500 1 0 1 io-line.sym
{
T 33900 26200 5 10 0 0 0 6 1
device=none
T 33800 25700 5 10 1 1 0 7 1
value=GND
T 34100 25500 5 10 0 0 0 6 1
net=GND:1
T 34100 25500 5 10 0 0 0 0 1
pintype=pwr
}
C 29800 24800 1 0 0 3.3V-plus-1.sym
C 30300 24500 1 0 0 inductor.sym
{
T 30400 24800 5 10 1 1 0 0 1
refdes=L1
T 30700 24800 5 10 1 1 0 0 1
value=100uH
T 30500 24800 5 8 0 1 0 0 1
footprint=ind_1812
T 30500 26300 5 8 0 0 0 0 1
symversion=1.0
}
C 30400 23600 1 0 0 cap_horiz.sym
{
T 30800 24000 5 10 1 1 0 0 1
value=100nF
T 30800 23800 5 8 0 1 0 0 1
footprint=0603
T 30700 25250 5 8 0 0 0 0 1
symversion=1.0
T 30800 24300 5 10 1 1 0 0 1
refdes=C9
}
C 30100 23800 1 0 0 gnd-1.sym
N 30400 24200 30200 24200 4
N 30200 24200 30200 24100 4
N 31100 24600 31800 24600 4
N 31000 24200 31300 24200 4
N 31300 24200 31300 24600 4
N 30300 24600 30000 24600 4
N 30000 24300 30000 24800 4
C 28500 24300 1 0 0 res_vert.sym
{
T 28600 27100 5 8 0 0 0 0 1
device=resistor
T 28800 24500 5 8 0 1 0 0 1
footprint=0603
T 28800 24900 5 10 1 1 0 0 1
refdes=R10
T 28800 24700 5 10 1 1 0 0 1
value=10K
T 28600 26300 5 8 0 0 0 0 1
symversion=1.0
}
N 28600 24500 28600 23200 4
N 28600 24300 30000 24300 4
N 34100 25300 31800 25300 4
N 31800 25300 31800 24600 4
C 30200 22700 1 0 0 res_horiz.sym
{
T 30500 25700 5 8 0 0 0 0 1
device=resistor
T 30400 23400 5 10 1 1 0 1 1
refdes=R5
T 30700 23200 5 10 1 1 0 4 1
value=1K5
T 30600 23000 5 8 0 1 0 4 1
footprint=0603
T 30500 24700 5 8 0 0 0 0 1
symversion=1.0
}
C 29900 22800 1 90 0 led.sym
{
T 29000 23300 5 10 1 1 0 0 1
refdes=D2
T 29200 22700 5 8 0 1 0 0 1
footprint=dio_0805
T 29000 23000 5 10 1 1 0 0 1
value=red
}
N 29200 23200 28600 23200 4
N 29700 23200 30400 23200 4
H 3 15 1 2 100 100 0 -1 -1 -1 -1 -1 7
M 31900,30500
L 35900,30500
L 35900,28200
L 32900,28200
L 32900,29300
L 31900,29300
z
C 35100 31400 1 0 0 io-line.sym
{
T 35300 32100 5 10 0 0 0 0 1
device=none
T 35400 31600 5 10 1 1 0 1 1
value=PA2
T 35100 31400 5 10 0 0 0 0 1
net=PA2:1
}
C 33100 31000 1 0 0 esp-01.sym
{
T 34900 33200 5 10 1 1 0 6 1
refdes=J6
T 33200 33700 5 10 0 0 0 0 1
device=ESP8266
T 33200 33900 5 10 0 0 0 0 1
footprint=ESP-01
}
T 28100 30800 9 20 1 0 0 0 1
2.4G
T 33200 30700 9 20 1 0 0 0 1
WIFI
L 31900 33300 31900 30600 3 15 1 2 100 100
C 28900 31000 1 0 0 nrf24-module.sym
{
T 29000 32700 5 10 0 0 0 0 1
device=HEADER8
T 29700 32100 5 10 1 1 0 0 1
refdes=J5
T 28995 32498 5 10 0 0 0 0 1
footprint=HEADER8_2
}
C 28900 31800 1 0 1 io-line.sym
{
T 28700 32500 5 10 0 0 0 6 1
device=none
T 28600 32000 5 10 1 1 0 7 1
value=GND
T 28900 31800 5 10 0 0 0 6 1
net=GND:1
T 28900 31800 5 10 0 0 0 0 1
pintype=pwr
}
C 28900 31600 1 0 1 io-line.sym
{
T 28700 32300 5 10 0 0 0 6 1
device=none
T 28600 31800 5 10 1 1 0 7 1
value=PB0
T 28900 31600 5 10 0 0 0 6 1
net=PB0:1
}
C 28900 31400 1 0 1 io-line.sym
{
T 28700 32100 5 10 0 0 0 6 1
device=none
T 28600 31600 5 10 1 1 0 7 1
value=PA5
T 28900 31400 5 10 0 0 0 6 1
net=PA5:1
}
C 28900 31200 1 0 1 io-line.sym
{
T 28700 31900 5 10 0 0 0 6 1
device=none
T 28600 31400 5 10 1 1 0 7 1
value=PA6
T 28900 31200 5 10 0 0 0 6 1
net=PA6:1
}
C 30700 31800 1 0 0 io-line.sym
{
T 30900 32500 5 10 0 0 0 0 1
device=none
T 31000 32000 5 10 1 1 0 1 1
value=+3.3V
T 30700 31800 5 10 0 0 0 0 1
net=+3.3V:1
T 30700 31800 5 10 0 0 0 6 1
pintype=pwr
}
C 30700 31600 1 0 0 io-line.sym
{
T 30900 32300 5 10 0 0 0 0 1
device=none
T 31000 31800 5 10 1 1 0 1 1
value=PB2
T 30700 31600 5 10 0 0 0 0 1
net=PB2:1
}
C 30700 31400 1 0 0 io-line.sym
{
T 30900 32100 5 10 0 0 0 0 1
device=none
T 31000 31600 5 10 1 1 0 1 1
value=PA7
T 30700 31400 5 10 0 0 0 0 1
net=PA7:1
}
C 30700 31200 1 0 0 io-line.sym
{
T 30900 31900 5 10 0 0 0 0 1
device=none
T 31000 31400 5 10 1 1 0 1 1
value=PA15
T 30700 31200 5 10 0 0 0 0 1
net=PA15:1
}
C 22500 23200 1 0 0 24Cxx-2.sym
{
T 24300 25400 5 10 1 1 0 6 1
refdes=U4
T 22600 25900 5 10 0 0 0 0 1
device=24Cxx
T 22600 26100 5 10 0 0 0 0 1
footprint=SOIC-127P-600L1-8N
T 22800 25400 5 10 1 1 0 0 1
value=24C04
}
C 21900 23600 1 0 0 gnd-1.sym
N 22000 23900 22000 25100 4
N 22000 25100 22500 25100 4
N 22500 24800 22000 24800 4
N 22500 24500 22000 24500 4
N 22500 24200 22000 24200 4
C 24900 23600 1 0 0 gnd-1.sym
N 24500 24800 25000 24800 4
N 25000 24800 25000 23900 4
C 26200 24100 1 0 0 io-line.sym
{
T 26400 24800 5 10 0 0 0 0 1
device=none
T 26500 24300 5 10 1 1 0 1 1
value=PB5
T 26200 24100 5 10 0 0 0 0 1
net=PB5:1
}
N 24500 24200 26200 24200 4
C 26200 24400 1 0 0 io-line.sym
{
T 26400 25100 5 10 0 0 0 0 1
device=none
T 26500 24600 5 10 1 1 0 1 1
value=PB4
T 26200 24400 5 10 0 0 0 0 1
net=PB4:1
}
N 24500 24500 26200 24500 4
C 25900 24500 1 0 0 res_vert.sym
{
T 26000 27300 5 8 0 0 0 0 1
device=resistor
T 26200 24700 5 8 0 1 0 0 1
footprint=0603
T 26200 25100 5 10 1 1 0 0 1
refdes=R12
T 26200 24900 5 10 1 1 0 0 1
value=10K
T 26000 26500 5 8 0 0 0 0 1
symversion=1.0
}
C 25200 24500 1 0 0 res_vert.sym
{
T 25300 27300 5 8 0 0 0 0 1
device=resistor
T 25500 24700 5 8 0 1 0 0 1
footprint=0603
T 25500 25100 5 10 1 1 0 0 1
refdes=R13
T 25500 24900 5 10 1 1 0 0 1
value=10K
T 25300 26500 5 8 0 0 0 0 1
symversion=1.0
}
N 25300 24700 25300 24500 4
N 26000 24700 26000 24200 4
C 25400 25500 1 0 0 3.3V-plus-1.sym
N 26000 25300 26000 25500 4
N 24500 25500 26000 25500 4
N 25300 25300 25300 25500 4
N 24500 25100 24500 25500 4
T 21900 25800 9 20 1 0 0 0 1
EEPROM
L 24500 22500 31600 22500 3 15 1 2 100 100
C 23300 26000 1 0 0 25Cxx-2.sym
{
T 25100 28200 5 10 1 1 0 6 1
refdes=U5
T 23400 28700 5 10 0 0 0 0 1
device=25Cxx
T 23400 28900 5 10 0 0 0 0 1
footprint=SOIC-127P-600L1-8N
T 23600 28200 5 10 1 1 0 0 1
value=W25X16
}
C 23300 27800 1 0 1 io-line.sym
{
T 23100 28500 5 10 0 0 0 6 1
device=none
T 23000 28000 5 10 1 1 0 7 1
value=PC13
T 23300 27800 5 10 0 0 0 6 1
net=PC13:1
}
C 23300 27500 1 0 1 io-line.sym
{
T 23100 28200 5 10 0 0 0 6 1
device=none
T 23000 27700 5 10 1 1 0 7 1
value=PA6
T 23300 27500 5 10 0 0 0 6 1
net=PA6:1
}
C 22800 26600 1 0 0 gnd-1.sym
N 23300 27000 22900 27000 4
N 22900 27000 22900 26900 4
C 23300 27200 1 0 1 io-line.sym
{
T 23100 27900 5 10 0 0 0 6 1
device=none
T 23000 27400 5 10 1 1 0 7 1
value=+3.3V
T 23300 27200 5 10 0 0 0 6 1
net=+3.3V:1
T 23300 27200 5 10 0 0 0 6 1
pintype=pwr
}
C 25500 28100 1 0 0 3.3V-plus-1.sym
N 25700 27600 25700 28100 4
N 25700 27900 25300 27900 4
N 25300 27600 25700 27600 4
C 25300 27200 1 0 0 io-line.sym
{
T 25500 27900 5 10 0 0 0 0 1
device=none
T 25600 27400 5 10 1 1 0 1 1
value=PA5
T 25300 27200 5 10 0 0 0 0 1
net=PA5:1
}
C 25300 26900 1 0 0 io-line.sym
{
T 25500 27600 5 10 0 0 0 0 1
device=none
T 25600 27100 5 10 1 1 0 1 1
value=PA7
T 25300 26900 5 10 0 0 0 0 1
net=PA7:1
}
T 22400 28600 9 20 1 0 0 0 1
FLASH
L 27600 23100 27500 33100 3 15 1 2 100 100
L 28000 30200 31100 30200 3 15 1 2 100 100
C 25400 29700 1 0 0 sdcard-1.sym
{
T 27200 31900 5 10 1 1 0 6 1
refdes=TF1
T 25500 32600 5 10 0 0 0 0 1
footprint=CONN_MicroSD_SMD
T 25700 31900 5 10 1 1 0 0 1
value=microSD
}
C 24900 31500 1 0 0 nc-left-1.sym
{
T 24900 31900 5 10 0 0 0 0 1
value=NoConnection
T 24900 32300 5 10 0 0 0 0 1
device=DRC_Directive
}
C 24900 29400 1 0 0 nc-left-1.sym
{
T 24900 29800 5 10 0 0 0 0 1
value=NoConnection
T 24900 30200 5 10 0 0 0 0 1
device=DRC_Directive
}
C 22400 31200 1 0 1 io-line.sym
{
T 22200 31900 5 10 0 0 0 6 1
device=none
T 22100 31400 5 10 1 1 0 7 1
value=PA4
T 22400 31200 5 10 0 0 0 6 1
net=PA4:1
}
N 22400 31300 25400 31300 4
C 22400 30900 1 0 1 io-line.sym
{
T 22200 31600 5 10 0 0 0 6 1
device=none
T 22100 31100 5 10 1 1 0 7 1
value=PA7
T 22400 30900 5 10 0 0 0 6 1
net=PA7:1
}
N 22400 31000 25400 31000 4
C 24500 32900 1 0 0 3.3V-plus-1.sym
C 22400 31800 1 0 0 res_vert.sym
{
T 22500 34600 5 8 0 0 0 0 1
device=resistor
T 22700 32000 5 8 0 1 0 0 1
footprint=0603
T 22700 32400 5 10 1 1 0 0 1
refdes=R14
T 22700 32200 5 10 1 1 0 0 1
value=10K
T 22500 33800 5 8 0 0 0 0 1
symversion=1.0
}
C 23200 31800 1 0 0 res_vert.sym
{
T 23300 34600 5 8 0 0 0 0 1
device=resistor
T 23500 32000 5 8 0 1 0 0 1
footprint=0603
T 23500 32400 5 10 1 1 0 0 1
refdes=R15
T 23500 32200 5 10 1 1 0 0 1
value=10K
T 23300 33800 5 8 0 0 0 0 1
symversion=1.0
}
C 23900 31800 1 0 0 res_vert.sym
{
T 24000 34600 5 8 0 0 0 0 1
device=resistor
T 24200 32000 5 8 0 1 0 0 1
footprint=0603
T 24200 32400 5 10 1 1 0 0 1
refdes=R16
T 24200 32200 5 10 1 1 0 0 1
value=10K
T 24000 33800 5 8 0 0 0 0 1
symversion=1.0
}
N 22500 32000 22500 31300 4
N 23300 32000 23300 31000 4
C 22400 29700 1 0 1 io-line.sym
{
T 22200 30400 5 10 0 0 0 6 1
device=none
T 22100 29900 5 10 1 1 0 7 1
value=PA6
T 22400 29700 5 10 0 0 0 6 1
net=PA6:1
}
N 22400 29800 25400 29800 4
N 24000 32000 24000 29800 4
N 25400 30700 24700 30700 4
N 24700 30700 24700 32900 4
N 24000 32600 24000 32800 4
N 22500 32800 24700 32800 4
N 23300 32600 23300 32800 4
N 22500 32600 22500 32800 4
C 25000 30300 1 0 1 io-line.sym
{
T 24800 31000 5 10 0 0 0 6 1
device=none
T 24700 30500 5 10 1 1 0 7 1
value=PA5
T 25000 30300 5 10 0 0 0 6 1
net=PA5:1
}
N 25000 30400 25400 30400 4
C 24600 29100 1 0 0 gnd-1.sym
N 25400 30100 24700 30100 4
N 24700 30100 24700 29400 4
T 25400 32700 9 20 1 0 0 0 1
MicroSD
C 35100 31700 1 0 0 io-line.sym
{
T 35300 32400 5 10 0 0 0 0 1
device=none
T 35400 31900 5 10 1 1 0 1 1
value=PA3
T 35100 31700 5 10 0 0 0 0 1
net=PA3:1
}
C 32300 33000 1 0 0 3.3V-plus-1.sym
C 35600 32300 1 0 1 nc-left-1.sym
{
T 35600 32700 5 10 0 0 0 6 1
value=NoConnection
T 35600 33100 5 10 0 0 0 6 1
device=DRC_Directive
}
C 35600 32000 1 0 1 nc-left-1.sym
{
T 35600 32400 5 10 0 0 0 6 1
value=NoConnection
T 35600 32800 5 10 0 0 0 6 1
device=DRC_Directive
}
N 33100 32800 32500 32800 4
N 32500 31500 32500 33000 4
N 33100 31800 32500 31800 4
N 33100 31500 32500 31500 4
C 32700 31000 1 0 0 gnd-1.sym
N 32800 31300 32800 32100 4
N 32800 32100 33100 32100 4
L 36500 33400 36500 30700 3 15 1 2 100 100
T 42200 30800 9 20 1 0 0 0 1
LED
T 40400 20100 9 20 1 0 0 0 1
MCU
L 29400 20300 29400 17600 3 15 1 2 100 100
L 30000 20100 39700 20100 3 15 1 2 100 100
N 42700 27600 42700 27700 4
C 21200 17200 0 0 0 title-bordered-A2.sym
C 33500 19400 1 0 0 3.3V-plus-1.sym
T 41300 17500 9 12 1 0 0 0 1
Pat Thoyts
T 37500 18200 9 12 1 0 0 0 2
STM32F103C8 ARM mini system development board
(redrawn)
T 37300 17800 9 12 1 0 0 0 1
stm32_dev.sch
T 37800 17500 9 12 1 0 0 0 1
1
T 39400 17500 9 12 1 0 0 0 1
1
T 41300 17800 9 12 1 0 0 0 1
2-Apr-2018
