Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Apr 26 16:09:07 2023
| Host         : Ross_Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file rng_wrapper_control_sets_placed.rpt
| Design       : rng_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    44 |
|    Minimum number of control sets                        |    44 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    92 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    44 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |    12 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |    10 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             194 |           51 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              27 |           14 |
| Yes          | No                    | No                     |             431 |           83 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              64 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal                |                                                                       Enable Signal                                                                       |                                                        Set/Reset Signal                                                        | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  rng_i/processing_system7_0/inst/FCLK_CLK0 | rng_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                |                1 |              2 |         2.00 |
|  rng_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | rng_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                        |                3 |              4 |         1.33 |
|  rng_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | rng_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0 |                2 |              4 |         2.00 |
|  rng_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | rng_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0     |                2 |              4 |         2.00 |
|  rng_i/processing_system7_0/inst/FCLK_CLK0 | rng_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                |                2 |              4 |         2.00 |
|  rng_i/processing_system7_0/inst/FCLK_CLK0 | rng_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                |                1 |              4 |         4.00 |
|  rng_i/processing_system7_0/inst/FCLK_CLK0 | rng_i/rng_0/inst/rng_axi_lite_interface/inst/axi_awready0                                                                                                 | rng_i/rng_0/inst/rng_axi_lite_interface/inst/p_0_in                                                                            |                2 |              4 |         2.00 |
|  rng_i/processing_system7_0/inst/FCLK_CLK0 | rng_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]       |                                                                                                                                |                2 |              4 |         2.00 |
|  rng_i/processing_system7_0/inst/FCLK_CLK0 | rng_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                |                1 |              4 |         4.00 |
|  rng_i/processing_system7_0/inst/FCLK_CLK0 | rng_i/rng_0/inst/rng_axi_lite_interface/inst/axi_arready0                                                                                                 | rng_i/rng_0/inst/rng_axi_lite_interface/inst/p_0_in                                                                            |                1 |              4 |         4.00 |
|  rng_i/processing_system7_0/inst/FCLK_CLK0 | rng_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                   | rng_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                2 |              5 |         2.50 |
|  rng_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | rng_i/rng_0/inst/rng_axi_lite_interface/inst/p_0_in                                                                            |                3 |              5 |         1.67 |
|  rng_i/processing_system7_0/inst/FCLK_CLK0 | rng_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | rng_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                2 |              5 |         2.50 |
|  rng_i/processing_system7_0/inst/FCLK_CLK0 | rng_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | rng_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                  |                1 |              6 |         6.00 |
|  rng_i/processing_system7_0/inst/FCLK_CLK0 | rng_i/rng_0/inst/rng_axi_lite_interface/inst/slv_reg_array[2][7]_i_1_n_0                                                                                  |                                                                                                                                |                1 |              7 |         7.00 |
|  rng_i/processing_system7_0/inst/FCLK_CLK0 | rng_i/rng_0/inst/rng_axi_lite_interface/inst/slv_reg_array[1][7]_i_1_n_0                                                                                  |                                                                                                                                |                1 |              7 |         7.00 |
|  rng_i/processing_system7_0/inst/FCLK_CLK0 | rng_i/rng_0/inst/rng_axi_lite_interface/inst/slv_reg_array[0][7]_i_1_n_0                                                                                  |                                                                                                                                |                1 |              7 |         7.00 |
|  rng_i/processing_system7_0/inst/FCLK_CLK0 | rng_i/rng_0/inst/rng_axi_lite_interface/inst/slv_reg_array[0][23]_i_1_n_0                                                                                 |                                                                                                                                |                1 |              8 |         8.00 |
|  rng_i/processing_system7_0/inst/FCLK_CLK0 | rng_i/rng_0/inst/rng_axi_lite_interface/inst/slv_reg_array[0][31]_i_1_n_0                                                                                 |                                                                                                                                |                1 |              8 |         8.00 |
|  rng_i/processing_system7_0/inst/FCLK_CLK0 | rng_i/rng_0/inst/rng_axi_lite_interface/inst/slv_reg_array[1][15]_i_1_n_0                                                                                 |                                                                                                                                |                1 |              8 |         8.00 |
|  rng_i/processing_system7_0/inst/FCLK_CLK0 | rng_i/rng_0/inst/rng_axi_lite_interface/inst/slv_reg_array[1][23]_i_1_n_0                                                                                 |                                                                                                                                |                1 |              8 |         8.00 |
|  rng_i/processing_system7_0/inst/FCLK_CLK0 | rng_i/rng_0/inst/rng_axi_lite_interface/inst/slv_reg_array[1][31]_i_1_n_0                                                                                 |                                                                                                                                |                1 |              8 |         8.00 |
|  rng_i/processing_system7_0/inst/FCLK_CLK0 | rng_i/rng_0/inst/rng_axi_lite_interface/inst/slv_reg_array[0][15]_i_1_n_0                                                                                 |                                                                                                                                |                1 |              8 |         8.00 |
|  rng_i/processing_system7_0/inst/FCLK_CLK0 | rng_i/rng_0/inst/rng_axi_lite_interface/inst/slv_reg_array[2][15]_i_1_n_0                                                                                 |                                                                                                                                |                2 |              8 |         4.00 |
|  rng_i/processing_system7_0/inst/FCLK_CLK0 | rng_i/rng_0/inst/rng_axi_lite_interface/inst/slv_reg_array[2][31]_i_1_n_0                                                                                 |                                                                                                                                |                2 |              8 |         4.00 |
|  rng_i/processing_system7_0/inst/FCLK_CLK0 | rng_i/rng_0/inst/rng_axi_lite_interface/inst/slv_reg_array[2][23]_i_1_n_0                                                                                 |                                                                                                                                |                2 |              8 |         4.00 |
|  rng_i/processing_system7_0/inst/FCLK_CLK0 | rng_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | rng_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]          |                3 |              8 |         2.67 |
|  rng_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           | rng_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                4 |             10 |         2.50 |
|  rng_i/processing_system7_0/inst/FCLK_CLK0 | rng_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                |                4 |             13 |         3.25 |
|  rng_i/processing_system7_0/inst/FCLK_CLK0 | rng_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                |                2 |             14 |         7.00 |
|  rng_i/processing_system7_0/inst/FCLK_CLK0 | rng_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                |                2 |             14 |         7.00 |
|  rng_i/processing_system7_0/inst/FCLK_CLK0 | rng_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                |                3 |             16 |         5.33 |
|  rng_i/processing_system7_0/inst/FCLK_CLK0 | rng_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                |                6 |             16 |         2.67 |
|  rng_i/processing_system7_0/inst/FCLK_CLK0 | rng_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                |                8 |             16 |         2.00 |
|  rng_i/processing_system7_0/inst/FCLK_CLK0 | rng_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                      |                                                                                                                                |                5 |             27 |         5.40 |
|  rng_i/processing_system7_0/inst/FCLK_CLK0 | rng_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                |                4 |             27 |         6.75 |
|  rng_i/processing_system7_0/inst/FCLK_CLK0 | rng_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_1[0]                     |                                                                                                                                |                6 |             27 |         4.50 |
|  rng_i/processing_system7_0/inst/FCLK_CLK0 | rng_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                |                6 |             27 |         4.50 |
|  rng_i/processing_system7_0/inst/FCLK_CLK0 | rng_i/rng_0/inst/rng_axi_lite_interface/inst/slv_reg_rden__0                                                                                              | rng_i/rng_0/inst/rng_axi_lite_interface/inst/p_0_in                                                                            |                9 |             32 |         3.56 |
|  rng_i/processing_system7_0/inst/FCLK_CLK0 | rng_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                |                8 |             32 |         4.00 |
|  rng_i/processing_system7_0/inst/FCLK_CLK0 | rng_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                |                7 |             45 |         6.43 |
|  rng_i/processing_system7_0/inst/FCLK_CLK0 | rng_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                |                6 |             45 |         7.50 |
|  rng_i/processing_system7_0/inst/FCLK_CLK0 | rng_i/rng_0/inst/rng_struct/convert4/latency_test.reg/partial_one.last_srlc33e/convert4_dout_net                                                          |                                                                                                                                |               10 |             64 |         6.40 |
|  rng_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                           |                                                                                                                                |               52 |            195 |         3.75 |
+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


