#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Apr 24 13:29:33 2018
# Process ID: 14484
# Current directory: C:/Users/SUMANTH/AES FINAL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26104 C:\Users\SUMANTH\AES FINAL\aes.xpr
# Log file: C:/Users/SUMANTH/AES FINAL/vivado.log
# Journal file: C:/Users/SUMANTH/AES FINAL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/SUMANTH/AES FINAL/aes.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/SUMANTH/AES 1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/controller.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/controller.vhd}}
file delete -force {C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/controller.vhd}
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/SUMANTH/AES FINAL/aes.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SUMANTH/AES FINAL/aes.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj aes_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/add.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/addroundkey.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity addroundkey
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/aes.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aes
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/affine.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity affine
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/comp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/con2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity con2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/decryption.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decryption
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/encryption.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity encryption
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_affine.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inv_affine
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_lastround.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inv_lastround
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inv_mix
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mixcolumns.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inv_mixcolumns
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_rounds.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inv_rounds
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inv_sbox
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_shiftrows.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inv_shiftrows
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_subbytes.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inv_subbytes
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/invcomp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity invcomp
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/keyexpansion.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyexpansion
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/lastround.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lastround
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mixcolumn_c.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mixcolumn_c
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mixcolumns.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mixcolumns
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mul
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mul2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mul_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/roundkeys.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity roundkeys
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/rounds.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rounds
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/sbox.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sbox
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/shift_rows.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_rows
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/square.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/subbytes.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity subbytes
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES FINAL/aes.srcs/sim_1/new/aes_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aes_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SUMANTH/AES FINAL/aes.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 424610abc50149e9ab5bc27453a7c0db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot aes_tb_behav xil_defaultlib.aes_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.comp [comp_default]
Compiling architecture behavioral of entity xil_defaultlib.add [add_default]
Compiling architecture behavioral of entity xil_defaultlib.mul2 [mul2_default]
Compiling architecture behavioral of entity xil_defaultlib.con2 [con2_default]
Compiling architecture behavioral of entity xil_defaultlib.mul [mul_default]
Compiling architecture behavioral of entity xil_defaultlib.square [square_default]
Compiling architecture behavioral of entity xil_defaultlib.inv [inv_default]
Compiling architecture behavioral of entity xil_defaultlib.invcomp [invcomp_default]
Compiling architecture behavioral of entity xil_defaultlib.affine [affine_default]
Compiling architecture behavioral of entity xil_defaultlib.sbox [sbox_default]
Compiling architecture behavioral of entity xil_defaultlib.keyexpansion [keyexpansion_default]
Compiling architecture behavioral of entity xil_defaultlib.roundkeys [roundkeys_default]
Compiling architecture behavioral of entity xil_defaultlib.subbytes [subbytes_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_rows [shift_rows_default]
Compiling architecture behavioral of entity xil_defaultlib.mixcolumn_c [mixcolumn_c_default]
Compiling architecture behavioral of entity xil_defaultlib.mixcolumns [mixcolumns_default]
Compiling architecture behavioral of entity xil_defaultlib.addroundkey [addroundkey_default]
Compiling architecture behavioral of entity xil_defaultlib.rounds [rounds_default]
Compiling architecture behavioral of entity xil_defaultlib.lastround [lastround_default]
Compiling architecture behavioral of entity xil_defaultlib.encryption [encryption_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_shiftrows [inv_shiftrows_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_affine [inv_affine_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_sbox [inv_sbox_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_subbytes [inv_subbytes_default]
Compiling architecture behavioral of entity xil_defaultlib.mul_2 [mul_2_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_mix [inv_mix_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_mixcolumns [inv_mixcolumns_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_rounds [inv_rounds_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_lastround [inv_lastround_default]
Compiling architecture behavioral of entity xil_defaultlib.decryption [decryption_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.aes [aes_default]
Compiling architecture behavioral of entity xil_defaultlib.aes_tb
Built simulation snapshot aes_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 805.344 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SUMANTH/AES FINAL/aes.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_tb_behav -key {Behavioral:sim_1:Functional:aes_tb} -tclbatch {aes_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source aes_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 872.145 ; gain = 66.801
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 872.145 ; gain = 66.801
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/SUMANTH/AES FINAL/aes.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SUMANTH/AES FINAL/aes.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj aes_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/aes.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aes
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SUMANTH/AES FINAL/aes.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 424610abc50149e9ab5bc27453a7c0db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot aes_tb_behav xil_defaultlib.aes_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <b> does not exist in entity <aes>.  Please compare the definition of block <aes> to its component declaration and its instantion to detect the mismatch. [C:/Users/SUMANTH/AES FINAL/aes.srcs/sim_1/new/aes_tb.vhd:41]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit aes_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/SUMANTH/AES FINAL/aes.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/SUMANTH/AES FINAL/aes.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 874.832 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/SUMANTH/AES FINAL/aes.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SUMANTH/AES FINAL/aes.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj aes_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES FINAL/aes.srcs/sim_1/new/aes_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aes_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SUMANTH/AES FINAL/aes.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 424610abc50149e9ab5bc27453a7c0db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot aes_tb_behav xil_defaultlib.aes_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.comp [comp_default]
Compiling architecture behavioral of entity xil_defaultlib.add [add_default]
Compiling architecture behavioral of entity xil_defaultlib.mul2 [mul2_default]
Compiling architecture behavioral of entity xil_defaultlib.con2 [con2_default]
Compiling architecture behavioral of entity xil_defaultlib.mul [mul_default]
Compiling architecture behavioral of entity xil_defaultlib.square [square_default]
Compiling architecture behavioral of entity xil_defaultlib.inv [inv_default]
Compiling architecture behavioral of entity xil_defaultlib.invcomp [invcomp_default]
Compiling architecture behavioral of entity xil_defaultlib.affine [affine_default]
Compiling architecture behavioral of entity xil_defaultlib.sbox [sbox_default]
Compiling architecture behavioral of entity xil_defaultlib.keyexpansion [keyexpansion_default]
Compiling architecture behavioral of entity xil_defaultlib.roundkeys [roundkeys_default]
Compiling architecture behavioral of entity xil_defaultlib.subbytes [subbytes_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_rows [shift_rows_default]
Compiling architecture behavioral of entity xil_defaultlib.mixcolumn_c [mixcolumn_c_default]
Compiling architecture behavioral of entity xil_defaultlib.mixcolumns [mixcolumns_default]
Compiling architecture behavioral of entity xil_defaultlib.addroundkey [addroundkey_default]
Compiling architecture behavioral of entity xil_defaultlib.rounds [rounds_default]
Compiling architecture behavioral of entity xil_defaultlib.lastround [lastround_default]
Compiling architecture behavioral of entity xil_defaultlib.encryption [encryption_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_shiftrows [inv_shiftrows_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_affine [inv_affine_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_sbox [inv_sbox_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_subbytes [inv_subbytes_default]
Compiling architecture behavioral of entity xil_defaultlib.mul_2 [mul_2_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_mix [inv_mix_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_mixcolumns [inv_mixcolumns_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_rounds [inv_rounds_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_lastround [inv_lastround_default]
Compiling architecture behavioral of entity xil_defaultlib.decryption [decryption_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.aes [aes_default]
Compiling architecture behavioral of entity xil_defaultlib.aes_tb
Built simulation snapshot aes_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 874.832 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SUMANTH/AES FINAL/aes.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_tb_behav -key {Behavioral:sim_1:Functional:aes_tb} -tclbatch {aes_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source aes_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 900.266 ; gain = 25.434
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/SUMANTH/AES FINAL/aes.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SUMANTH/AES FINAL/aes.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj aes_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES FINAL/aes.srcs/sim_1/new/aes_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aes_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SUMANTH/AES FINAL/aes.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 424610abc50149e9ab5bc27453a7c0db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot aes_tb_behav xil_defaultlib.aes_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.comp [comp_default]
Compiling architecture behavioral of entity xil_defaultlib.add [add_default]
Compiling architecture behavioral of entity xil_defaultlib.mul2 [mul2_default]
Compiling architecture behavioral of entity xil_defaultlib.con2 [con2_default]
Compiling architecture behavioral of entity xil_defaultlib.mul [mul_default]
Compiling architecture behavioral of entity xil_defaultlib.square [square_default]
Compiling architecture behavioral of entity xil_defaultlib.inv [inv_default]
Compiling architecture behavioral of entity xil_defaultlib.invcomp [invcomp_default]
Compiling architecture behavioral of entity xil_defaultlib.affine [affine_default]
Compiling architecture behavioral of entity xil_defaultlib.sbox [sbox_default]
Compiling architecture behavioral of entity xil_defaultlib.keyexpansion [keyexpansion_default]
Compiling architecture behavioral of entity xil_defaultlib.roundkeys [roundkeys_default]
Compiling architecture behavioral of entity xil_defaultlib.subbytes [subbytes_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_rows [shift_rows_default]
Compiling architecture behavioral of entity xil_defaultlib.mixcolumn_c [mixcolumn_c_default]
Compiling architecture behavioral of entity xil_defaultlib.mixcolumns [mixcolumns_default]
Compiling architecture behavioral of entity xil_defaultlib.addroundkey [addroundkey_default]
Compiling architecture behavioral of entity xil_defaultlib.rounds [rounds_default]
Compiling architecture behavioral of entity xil_defaultlib.lastround [lastround_default]
Compiling architecture behavioral of entity xil_defaultlib.encryption [encryption_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_shiftrows [inv_shiftrows_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_affine [inv_affine_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_sbox [inv_sbox_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_subbytes [inv_subbytes_default]
Compiling architecture behavioral of entity xil_defaultlib.mul_2 [mul_2_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_mix [inv_mix_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_mixcolumns [inv_mixcolumns_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_rounds [inv_rounds_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_lastround [inv_lastround_default]
Compiling architecture behavioral of entity xil_defaultlib.decryption [decryption_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.aes [aes_default]
Compiling architecture behavioral of entity xil_defaultlib.aes_tb
Built simulation snapshot aes_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 900.266 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SUMANTH/AES FINAL/aes.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_tb_behav -key {Behavioral:sim_1:Functional:aes_tb} -tclbatch {aes_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source aes_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 918.219 ; gain = 17.953
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 918.219 ; gain = 17.953
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/SUMANTH/AES FINAL/aes.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Apr 24 13:40:42 2018] Launched synth_1...
Run output will be captured here: C:/Users/SUMANTH/AES FINAL/aes.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-2
INFO: [Netlist 29-17] Analyzing 256 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1426.137 ; gain = 499.496
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a200tfbg676-2
Top: decryption
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1987.852 ; gain = 112.941
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'decryption' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/decryption.vhd:39]
INFO: [Synth 8-3491] module 'roundkeys' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/roundkeys.vhd:34' bound to instance 'u1' of component 'roundkeys' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/decryption.vhd:59]
INFO: [Synth 8-638] synthesizing module 'roundkeys' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/roundkeys.vhd:39]
INFO: [Synth 8-3491] module 'keyexpansion' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/keyexpansion.vhd:34' bound to instance 'u1' of component 'keyexpansion' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/roundkeys.vhd:59]
INFO: [Synth 8-638] synthesizing module 'keyexpansion' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/keyexpansion.vhd:40]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/sbox.vhd:34' bound to instance 'u1' of component 'sbox' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/keyexpansion.vhd:56]
INFO: [Synth 8-638] synthesizing module 'sbox' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/sbox.vhd:39]
INFO: [Synth 8-3491] module 'comp' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/comp.vhd:34' bound to instance 'x0' of component 'comp' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/sbox.vhd:75]
INFO: [Synth 8-638] synthesizing module 'comp' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/comp.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'comp' (1#1) [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/comp.vhd:39]
INFO: [Synth 8-3491] module 'add' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/add.vhd:33' bound to instance 'x1' of component 'add' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/sbox.vhd:78]
INFO: [Synth 8-638] synthesizing module 'add' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/add.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'add' (2#1) [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/add.vhd:39]
INFO: [Synth 8-3491] module 'mul' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul.vhd:33' bound to instance 'x2' of component 'mul' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/sbox.vhd:79]
INFO: [Synth 8-638] synthesizing module 'mul' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul.vhd:39]
INFO: [Synth 8-3491] module 'mul2' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul2.vhd:34' bound to instance 'm1' of component 'mul2' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul.vhd:52]
INFO: [Synth 8-638] synthesizing module 'mul2' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul2.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'mul2' (3#1) [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul2.vhd:40]
INFO: [Synth 8-3491] module 'mul2' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul2.vhd:34' bound to instance 'm2' of component 'mul2' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul.vhd:53]
INFO: [Synth 8-3491] module 'mul2' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul2.vhd:34' bound to instance 'm3' of component 'mul2' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul.vhd:54]
INFO: [Synth 8-3491] module 'mul2' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul2.vhd:34' bound to instance 'm4' of component 'mul2' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul.vhd:55]
INFO: [Synth 8-3491] module 'con2' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/con2.vhd:34' bound to instance 'm5' of component 'con2' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul.vhd:56]
INFO: [Synth 8-638] synthesizing module 'con2' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/con2.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'con2' (4#1) [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/con2.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'mul' (5#1) [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul.vhd:39]
INFO: [Synth 8-3491] module 'square' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/square.vhd:34' bound to instance 'x3' of component 'square' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/sbox.vhd:80]
INFO: [Synth 8-638] synthesizing module 'square' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/square.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'square' (6#1) [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/square.vhd:39]
INFO: [Synth 8-3491] module 'add' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/add.vhd:33' bound to instance 'x4' of component 'add' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/sbox.vhd:81]
INFO: [Synth 8-3491] module 'inv' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv.vhd:34' bound to instance 'x5' of component 'inv' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/sbox.vhd:82]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_inv' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_inv' (7#1) [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv.vhd:39]
INFO: [Synth 8-3491] module 'mul' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul.vhd:33' bound to instance 'x6' of component 'mul' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/sbox.vhd:83]
INFO: [Synth 8-3491] module 'mul' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul.vhd:33' bound to instance 'x7' of component 'mul' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/sbox.vhd:84]
INFO: [Synth 8-3491] module 'invcomp' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/invcomp.vhd:34' bound to instance 'x8' of component 'invcomp' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/sbox.vhd:86]
INFO: [Synth 8-638] synthesizing module 'invcomp' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/invcomp.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'invcomp' (8#1) [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/invcomp.vhd:39]
INFO: [Synth 8-3491] module 'affine' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/affine.vhd:34' bound to instance 'x9' of component 'affine' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/sbox.vhd:87]
INFO: [Synth 8-638] synthesizing module 'affine' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/affine.vhd:39]
WARNING: [Synth 8-614] signal 'a' is read in the process but is not in the sensitivity list [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/affine.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'affine' (9#1) [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/affine.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'sbox' (10#1) [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/sbox.vhd:39]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/sbox.vhd:34' bound to instance 'u2' of component 'sbox' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/keyexpansion.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/sbox.vhd:34' bound to instance 'u3' of component 'sbox' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/keyexpansion.vhd:58]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/sbox.vhd:34' bound to instance 'u4' of component 'sbox' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/keyexpansion.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'keyexpansion' (11#1) [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/keyexpansion.vhd:40]
INFO: [Synth 8-3491] module 'keyexpansion' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/keyexpansion.vhd:34' bound to instance 'u2' of component 'keyexpansion' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/roundkeys.vhd:61]
INFO: [Synth 8-3491] module 'keyexpansion' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/keyexpansion.vhd:34' bound to instance 'u3' of component 'keyexpansion' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/roundkeys.vhd:63]
INFO: [Synth 8-3491] module 'keyexpansion' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/keyexpansion.vhd:34' bound to instance 'u4' of component 'keyexpansion' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/roundkeys.vhd:65]
INFO: [Synth 8-3491] module 'keyexpansion' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/keyexpansion.vhd:34' bound to instance 'u5' of component 'keyexpansion' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/roundkeys.vhd:67]
INFO: [Synth 8-3491] module 'keyexpansion' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/keyexpansion.vhd:34' bound to instance 'u6' of component 'keyexpansion' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/roundkeys.vhd:69]
INFO: [Synth 8-3491] module 'keyexpansion' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/keyexpansion.vhd:34' bound to instance 'u7' of component 'keyexpansion' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/roundkeys.vhd:71]
INFO: [Synth 8-3491] module 'keyexpansion' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/keyexpansion.vhd:34' bound to instance 'u8' of component 'keyexpansion' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/roundkeys.vhd:73]
INFO: [Synth 8-3491] module 'keyexpansion' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/keyexpansion.vhd:34' bound to instance 'u9' of component 'keyexpansion' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/roundkeys.vhd:75]
INFO: [Synth 8-3491] module 'keyexpansion' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/keyexpansion.vhd:34' bound to instance 'u10' of component 'keyexpansion' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/roundkeys.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'roundkeys' (12#1) [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/roundkeys.vhd:39]
INFO: [Synth 8-3491] module 'inv_rounds' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_rounds.vhd:34' bound to instance 'u2' of component 'inv_rounds' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/decryption.vhd:61]
INFO: [Synth 8-638] synthesizing module 'inv_rounds' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_rounds.vhd:40]
INFO: [Synth 8-3491] module 'inv_shiftrows' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_shiftrows.vhd:34' bound to instance 'u1' of component 'inv_shiftrows' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_rounds.vhd:60]
INFO: [Synth 8-638] synthesizing module 'inv_shiftrows' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_shiftrows.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'inv_shiftrows' (13#1) [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_shiftrows.vhd:39]
INFO: [Synth 8-3491] module 'inv_subbytes' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_subbytes.vhd:34' bound to instance 'u2' of component 'inv_subbytes' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_rounds.vhd:61]
INFO: [Synth 8-638] synthesizing module 'inv_subbytes' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_subbytes.vhd:39]
INFO: [Synth 8-3491] module 'inv_sbox' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:34' bound to instance 'u1' of component 'inv_sbox' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_subbytes.vhd:45]
INFO: [Synth 8-638] synthesizing module 'inv_sbox' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:39]
INFO: [Synth 8-3491] module 'inv_affine' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_affine.vhd:34' bound to instance 'x0' of component 'inv_affine' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:74]
INFO: [Synth 8-638] synthesizing module 'inv_affine' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_affine.vhd:39]
WARNING: [Synth 8-614] signal 'a' is read in the process but is not in the sensitivity list [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_affine.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'inv_affine' (14#1) [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_affine.vhd:39]
INFO: [Synth 8-3491] module 'comp' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/comp.vhd:34' bound to instance 'x1' of component 'comp' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:75]
INFO: [Synth 8-3491] module 'add' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/add.vhd:33' bound to instance 'x2' of component 'add' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:78]
INFO: [Synth 8-3491] module 'mul' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul.vhd:33' bound to instance 'x3' of component 'mul' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:79]
INFO: [Synth 8-3491] module 'square' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/square.vhd:34' bound to instance 'x4' of component 'square' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:80]
INFO: [Synth 8-3491] module 'add' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/add.vhd:33' bound to instance 'x5' of component 'add' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:81]
INFO: [Synth 8-3491] module 'inv' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv.vhd:34' bound to instance 'x6' of component 'inv' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:82]
INFO: [Synth 8-3491] module 'mul' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul.vhd:33' bound to instance 'x7' of component 'mul' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:83]
INFO: [Synth 8-3491] module 'mul' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul.vhd:33' bound to instance 'x8' of component 'mul' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:84]
INFO: [Synth 8-3491] module 'invcomp' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/invcomp.vhd:34' bound to instance 'x9' of component 'invcomp' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'inv_sbox' (15#1) [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:39]
INFO: [Synth 8-3491] module 'inv_sbox' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:34' bound to instance 'u2' of component 'inv_sbox' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_subbytes.vhd:46]
INFO: [Synth 8-3491] module 'inv_sbox' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:34' bound to instance 'u3' of component 'inv_sbox' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_subbytes.vhd:47]
INFO: [Synth 8-3491] module 'inv_sbox' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:34' bound to instance 'u4' of component 'inv_sbox' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_subbytes.vhd:48]
INFO: [Synth 8-3491] module 'inv_sbox' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:34' bound to instance 'u5' of component 'inv_sbox' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_subbytes.vhd:49]
INFO: [Synth 8-3491] module 'inv_sbox' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:34' bound to instance 'u6' of component 'inv_sbox' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_subbytes.vhd:50]
INFO: [Synth 8-3491] module 'inv_sbox' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:34' bound to instance 'u7' of component 'inv_sbox' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_subbytes.vhd:51]
INFO: [Synth 8-3491] module 'inv_sbox' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:34' bound to instance 'u8' of component 'inv_sbox' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_subbytes.vhd:52]
INFO: [Synth 8-3491] module 'inv_sbox' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:34' bound to instance 'u9' of component 'inv_sbox' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_subbytes.vhd:53]
INFO: [Synth 8-3491] module 'inv_sbox' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:34' bound to instance 'u10' of component 'inv_sbox' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_subbytes.vhd:54]
INFO: [Synth 8-3491] module 'inv_sbox' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:34' bound to instance 'u11' of component 'inv_sbox' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_subbytes.vhd:55]
INFO: [Synth 8-3491] module 'inv_sbox' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:34' bound to instance 'u12' of component 'inv_sbox' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_subbytes.vhd:56]
INFO: [Synth 8-3491] module 'inv_sbox' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:34' bound to instance 'u13' of component 'inv_sbox' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_subbytes.vhd:57]
INFO: [Synth 8-3491] module 'inv_sbox' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:34' bound to instance 'u14' of component 'inv_sbox' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_subbytes.vhd:58]
INFO: [Synth 8-3491] module 'inv_sbox' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:34' bound to instance 'u15' of component 'inv_sbox' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_subbytes.vhd:59]
INFO: [Synth 8-3491] module 'inv_sbox' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:34' bound to instance 'u16' of component 'inv_sbox' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_subbytes.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'inv_subbytes' (16#1) [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_subbytes.vhd:39]
INFO: [Synth 8-3491] module 'addroundkey' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/addroundkey.vhd:34' bound to instance 'u3' of component 'addroundkey' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_rounds.vhd:62]
INFO: [Synth 8-638] synthesizing module 'addroundkey' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/addroundkey.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'addroundkey' (17#1) [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/addroundkey.vhd:40]
INFO: [Synth 8-3491] module 'inv_mixcolumns' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mixcolumns.vhd:34' bound to instance 'u4' of component 'inv_mixcolumns' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_rounds.vhd:63]
INFO: [Synth 8-638] synthesizing module 'inv_mixcolumns' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mixcolumns.vhd:39]
INFO: [Synth 8-3491] module 'inv_mix' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:34' bound to instance 'u1' of component 'inv_mix' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mixcolumns.vhd:48]
INFO: [Synth 8-638] synthesizing module 'inv_mix' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:39]
INFO: [Synth 8-3491] module 'mul_2' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul_2.vhd:34' bound to instance 'u1' of component 'mul_2' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:46]
INFO: [Synth 8-638] synthesizing module 'mul_2' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul_2.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'mul_2' (18#1) [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul_2.vhd:39]
INFO: [Synth 8-3491] module 'mul_2' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul_2.vhd:34' bound to instance 'u2' of component 'mul_2' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:48]
INFO: [Synth 8-3491] module 'mul_2' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul_2.vhd:34' bound to instance 'u3' of component 'mul_2' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:50]
INFO: [Synth 8-3491] module 'mul_2' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul_2.vhd:34' bound to instance 'u4' of component 'mul_2' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:52]
INFO: [Synth 8-3491] module 'mul_2' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul_2.vhd:34' bound to instance 'u5' of component 'mul_2' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:53]
INFO: [Synth 8-3491] module 'mul_2' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul_2.vhd:34' bound to instance 'u6' of component 'mul_2' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:55]
INFO: [Synth 8-3491] module 'mul_2' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul_2.vhd:34' bound to instance 'u7' of component 'mul_2' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:59]
INFO: [Synth 8-3491] module 'mul_2' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul_2.vhd:34' bound to instance 'u8' of component 'mul_2' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:61]
INFO: [Synth 8-3491] module 'mul_2' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul_2.vhd:34' bound to instance 'u9' of component 'mul_2' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:62]
INFO: [Synth 8-3491] module 'mul_2' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul_2.vhd:34' bound to instance 'u10' of component 'mul_2' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:66]
INFO: [Synth 8-3491] module 'mul_2' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul_2.vhd:34' bound to instance 'u11' of component 'mul_2' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:67]
INFO: [Synth 8-3491] module 'mul_2' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul_2.vhd:34' bound to instance 'u12' of component 'mul_2' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'inv_mix' (19#1) [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:39]
INFO: [Synth 8-3491] module 'inv_mix' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:34' bound to instance 'u2' of component 'inv_mix' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mixcolumns.vhd:49]
INFO: [Synth 8-3491] module 'inv_mix' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:34' bound to instance 'u3' of component 'inv_mix' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mixcolumns.vhd:50]
INFO: [Synth 8-3491] module 'inv_mix' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:34' bound to instance 'u4' of component 'inv_mix' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mixcolumns.vhd:51]
INFO: [Synth 8-3491] module 'inv_mix' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:34' bound to instance 'u5' of component 'inv_mix' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mixcolumns.vhd:53]
INFO: [Synth 8-3491] module 'inv_mix' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:34' bound to instance 'u6' of component 'inv_mix' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mixcolumns.vhd:54]
INFO: [Synth 8-3491] module 'inv_mix' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:34' bound to instance 'u7' of component 'inv_mix' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mixcolumns.vhd:55]
INFO: [Synth 8-3491] module 'inv_mix' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:34' bound to instance 'u8' of component 'inv_mix' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mixcolumns.vhd:56]
INFO: [Synth 8-3491] module 'inv_mix' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:34' bound to instance 'u9' of component 'inv_mix' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mixcolumns.vhd:58]
INFO: [Synth 8-3491] module 'inv_mix' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:34' bound to instance 'u10' of component 'inv_mix' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mixcolumns.vhd:59]
INFO: [Synth 8-3491] module 'inv_mix' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:34' bound to instance 'u11' of component 'inv_mix' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mixcolumns.vhd:60]
INFO: [Synth 8-3491] module 'inv_mix' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:34' bound to instance 'u12' of component 'inv_mix' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mixcolumns.vhd:61]
INFO: [Synth 8-3491] module 'inv_mix' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:34' bound to instance 'u13' of component 'inv_mix' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mixcolumns.vhd:63]
INFO: [Synth 8-3491] module 'inv_mix' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:34' bound to instance 'u14' of component 'inv_mix' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mixcolumns.vhd:64]
INFO: [Synth 8-3491] module 'inv_mix' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:34' bound to instance 'u15' of component 'inv_mix' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mixcolumns.vhd:65]
INFO: [Synth 8-3491] module 'inv_mix' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:34' bound to instance 'u16' of component 'inv_mix' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mixcolumns.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'inv_mixcolumns' (20#1) [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mixcolumns.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'inv_rounds' (21#1) [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_rounds.vhd:40]
INFO: [Synth 8-3491] module 'inv_rounds' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_rounds.vhd:34' bound to instance 'u3' of component 'inv_rounds' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/decryption.vhd:62]
INFO: [Synth 8-3491] module 'inv_rounds' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_rounds.vhd:34' bound to instance 'u4' of component 'inv_rounds' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/decryption.vhd:63]
INFO: [Synth 8-3491] module 'inv_rounds' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_rounds.vhd:34' bound to instance 'u5' of component 'inv_rounds' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/decryption.vhd:64]
INFO: [Synth 8-3491] module 'inv_rounds' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_rounds.vhd:34' bound to instance 'u6' of component 'inv_rounds' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/decryption.vhd:65]
INFO: [Synth 8-3491] module 'inv_rounds' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_rounds.vhd:34' bound to instance 'u7' of component 'inv_rounds' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/decryption.vhd:66]
INFO: [Synth 8-3491] module 'inv_rounds' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_rounds.vhd:34' bound to instance 'u8' of component 'inv_rounds' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/decryption.vhd:67]
INFO: [Synth 8-3491] module 'inv_rounds' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_rounds.vhd:34' bound to instance 'u9' of component 'inv_rounds' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/decryption.vhd:68]
INFO: [Synth 8-3491] module 'inv_rounds' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_rounds.vhd:34' bound to instance 'u10' of component 'inv_rounds' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/decryption.vhd:69]
INFO: [Synth 8-3491] module 'inv_lastround' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_lastround.vhd:34' bound to instance 'u11' of component 'inv_lastround' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/decryption.vhd:70]
INFO: [Synth 8-638] synthesizing module 'inv_lastround' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_lastround.vhd:40]
INFO: [Synth 8-3491] module 'inv_shiftrows' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_shiftrows.vhd:34' bound to instance 'u1' of component 'inv_shiftrows' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_lastround.vhd:56]
INFO: [Synth 8-3491] module 'inv_subbytes' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_subbytes.vhd:34' bound to instance 'u2' of component 'inv_subbytes' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_lastround.vhd:57]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'inv_lastround' (22#1) [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_lastround.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'decryption' (23#1) [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/decryption.vhd:39]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2030.750 ; gain = 155.840
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2030.750 ; gain = 155.840
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2267.199 ; gain = 392.289
150 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2267.199 ; gain = 392.289
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/SUMANTH/AES FINAL/aes.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aes_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SUMANTH/AES FINAL/aes.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj aes_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SUMANTH/AES FINAL/aes.srcs/sim_1/new/aes_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aes_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SUMANTH/AES FINAL/aes.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 424610abc50149e9ab5bc27453a7c0db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot aes_tb_behav xil_defaultlib.aes_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.comp [comp_default]
Compiling architecture behavioral of entity xil_defaultlib.add [add_default]
Compiling architecture behavioral of entity xil_defaultlib.mul2 [mul2_default]
Compiling architecture behavioral of entity xil_defaultlib.con2 [con2_default]
Compiling architecture behavioral of entity xil_defaultlib.mul [mul_default]
Compiling architecture behavioral of entity xil_defaultlib.square [square_default]
Compiling architecture behavioral of entity xil_defaultlib.inv [inv_default]
Compiling architecture behavioral of entity xil_defaultlib.invcomp [invcomp_default]
Compiling architecture behavioral of entity xil_defaultlib.affine [affine_default]
Compiling architecture behavioral of entity xil_defaultlib.sbox [sbox_default]
Compiling architecture behavioral of entity xil_defaultlib.keyexpansion [keyexpansion_default]
Compiling architecture behavioral of entity xil_defaultlib.roundkeys [roundkeys_default]
Compiling architecture behavioral of entity xil_defaultlib.subbytes [subbytes_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_rows [shift_rows_default]
Compiling architecture behavioral of entity xil_defaultlib.mixcolumn_c [mixcolumn_c_default]
Compiling architecture behavioral of entity xil_defaultlib.mixcolumns [mixcolumns_default]
Compiling architecture behavioral of entity xil_defaultlib.addroundkey [addroundkey_default]
Compiling architecture behavioral of entity xil_defaultlib.rounds [rounds_default]
Compiling architecture behavioral of entity xil_defaultlib.lastround [lastround_default]
Compiling architecture behavioral of entity xil_defaultlib.encryption [encryption_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_shiftrows [inv_shiftrows_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_affine [inv_affine_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_sbox [inv_sbox_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_subbytes [inv_subbytes_default]
Compiling architecture behavioral of entity xil_defaultlib.mul_2 [mul_2_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_mix [inv_mix_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_mixcolumns [inv_mixcolumns_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_rounds [inv_rounds_default]
Compiling architecture behavioral of entity xil_defaultlib.inv_lastround [inv_lastround_default]
Compiling architecture behavioral of entity xil_defaultlib.decryption [decryption_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.aes [aes_default]
Compiling architecture behavioral of entity xil_defaultlib.aes_tb
Built simulation snapshot aes_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2277.402 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SUMANTH/AES FINAL/aes.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aes_tb_behav -key {Behavioral:sim_1:Functional:aes_tb} -tclbatch {aes_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source aes_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2280.805 ; gain = 3.402
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aes_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 2280.805 ; gain = 3.402
launch_runs impl_1 -jobs 4
[Tue Apr 24 14:07:40 2018] Launched impl_1...
Run output will be captured here: C:/Users/SUMANTH/AES FINAL/aes.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/decryption.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/aes.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/SUMANTH/AES FINAL/aes.srcs/sim_1/new/aes_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/decryption.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/aes.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/SUMANTH/AES FINAL/aes.srcs/sim_1/new/aes_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/datapath.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/decryption.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/aes.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/SUMANTH/AES FINAL/aes.srcs/sim_1/new/aes_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/controller.vhd:]
set_property flow {Vivado Synthesis 2017} [get_runs synth_1]
create_run synth_2 -flow {Vivado Synthesis 2017} -strategy {Vivado Synthesis Defaults} -report_strategy {Vivado Synthesis Default Reports}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7a200tfbg676-2
current_run [get_runs synth_2]
set_property part xc7a100tcsg324-1 [current_project]
INFO: [Project 1-154] The current project board 'xilinx.com:ac701:part0:1.0' is reset to empty (None). Use 'Project Settings' part selector (GUI) or issue set_property Tcl Command to set the board again.
set_property flow {Vivado Implementation 2014} [get_runs impl_2]
update_ip_catalog
close_design
close_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2468.059 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: decryption
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2468.059 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'decryption' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/decryption.vhd:39]
INFO: [Synth 8-3491] module 'roundkeys' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/roundkeys.vhd:34' bound to instance 'u1' of component 'roundkeys' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/decryption.vhd:59]
INFO: [Synth 8-638] synthesizing module 'roundkeys' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/roundkeys.vhd:39]
INFO: [Synth 8-3491] module 'keyexpansion' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/keyexpansion.vhd:34' bound to instance 'u1' of component 'keyexpansion' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/roundkeys.vhd:59]
INFO: [Synth 8-638] synthesizing module 'keyexpansion' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/keyexpansion.vhd:40]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/sbox.vhd:34' bound to instance 'u1' of component 'sbox' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/keyexpansion.vhd:56]
INFO: [Synth 8-638] synthesizing module 'sbox' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/sbox.vhd:39]
INFO: [Synth 8-3491] module 'comp' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/comp.vhd:34' bound to instance 'x0' of component 'comp' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/sbox.vhd:75]
INFO: [Synth 8-638] synthesizing module 'comp' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/comp.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'comp' (1#1) [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/comp.vhd:39]
INFO: [Synth 8-3491] module 'add' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/add.vhd:33' bound to instance 'x1' of component 'add' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/sbox.vhd:78]
INFO: [Synth 8-638] synthesizing module 'add' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/add.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'add' (2#1) [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/add.vhd:39]
INFO: [Synth 8-3491] module 'mul' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul.vhd:33' bound to instance 'x2' of component 'mul' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/sbox.vhd:79]
INFO: [Synth 8-638] synthesizing module 'mul' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul.vhd:39]
INFO: [Synth 8-3491] module 'mul2' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul2.vhd:34' bound to instance 'm1' of component 'mul2' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul.vhd:52]
INFO: [Synth 8-638] synthesizing module 'mul2' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul2.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'mul2' (3#1) [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul2.vhd:40]
INFO: [Synth 8-3491] module 'mul2' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul2.vhd:34' bound to instance 'm2' of component 'mul2' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul.vhd:53]
INFO: [Synth 8-3491] module 'mul2' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul2.vhd:34' bound to instance 'm3' of component 'mul2' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul.vhd:54]
INFO: [Synth 8-3491] module 'mul2' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul2.vhd:34' bound to instance 'm4' of component 'mul2' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul.vhd:55]
INFO: [Synth 8-3491] module 'con2' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/con2.vhd:34' bound to instance 'm5' of component 'con2' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul.vhd:56]
INFO: [Synth 8-638] synthesizing module 'con2' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/con2.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'con2' (4#1) [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/con2.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'mul' (5#1) [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul.vhd:39]
INFO: [Synth 8-3491] module 'square' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/square.vhd:34' bound to instance 'x3' of component 'square' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/sbox.vhd:80]
INFO: [Synth 8-638] synthesizing module 'square' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/square.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'square' (6#1) [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/square.vhd:39]
INFO: [Synth 8-3491] module 'add' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/add.vhd:33' bound to instance 'x4' of component 'add' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/sbox.vhd:81]
INFO: [Synth 8-3491] module 'inv' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv.vhd:34' bound to instance 'x5' of component 'inv' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/sbox.vhd:82]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_inv' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_inv' (7#1) [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv.vhd:39]
INFO: [Synth 8-3491] module 'mul' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul.vhd:33' bound to instance 'x6' of component 'mul' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/sbox.vhd:83]
INFO: [Synth 8-3491] module 'mul' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul.vhd:33' bound to instance 'x7' of component 'mul' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/sbox.vhd:84]
INFO: [Synth 8-3491] module 'invcomp' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/invcomp.vhd:34' bound to instance 'x8' of component 'invcomp' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/sbox.vhd:86]
INFO: [Synth 8-638] synthesizing module 'invcomp' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/invcomp.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'invcomp' (8#1) [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/invcomp.vhd:39]
INFO: [Synth 8-3491] module 'affine' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/affine.vhd:34' bound to instance 'x9' of component 'affine' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/sbox.vhd:87]
INFO: [Synth 8-638] synthesizing module 'affine' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/affine.vhd:39]
WARNING: [Synth 8-614] signal 'a' is read in the process but is not in the sensitivity list [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/affine.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'affine' (9#1) [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/affine.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'sbox' (10#1) [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/sbox.vhd:39]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/sbox.vhd:34' bound to instance 'u2' of component 'sbox' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/keyexpansion.vhd:57]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/sbox.vhd:34' bound to instance 'u3' of component 'sbox' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/keyexpansion.vhd:58]
INFO: [Synth 8-3491] module 'sbox' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/sbox.vhd:34' bound to instance 'u4' of component 'sbox' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/keyexpansion.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'keyexpansion' (11#1) [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/keyexpansion.vhd:40]
INFO: [Synth 8-3491] module 'keyexpansion' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/keyexpansion.vhd:34' bound to instance 'u2' of component 'keyexpansion' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/roundkeys.vhd:61]
INFO: [Synth 8-3491] module 'keyexpansion' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/keyexpansion.vhd:34' bound to instance 'u3' of component 'keyexpansion' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/roundkeys.vhd:63]
INFO: [Synth 8-3491] module 'keyexpansion' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/keyexpansion.vhd:34' bound to instance 'u4' of component 'keyexpansion' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/roundkeys.vhd:65]
INFO: [Synth 8-3491] module 'keyexpansion' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/keyexpansion.vhd:34' bound to instance 'u5' of component 'keyexpansion' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/roundkeys.vhd:67]
INFO: [Synth 8-3491] module 'keyexpansion' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/keyexpansion.vhd:34' bound to instance 'u6' of component 'keyexpansion' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/roundkeys.vhd:69]
INFO: [Synth 8-3491] module 'keyexpansion' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/keyexpansion.vhd:34' bound to instance 'u7' of component 'keyexpansion' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/roundkeys.vhd:71]
INFO: [Synth 8-3491] module 'keyexpansion' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/keyexpansion.vhd:34' bound to instance 'u8' of component 'keyexpansion' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/roundkeys.vhd:73]
INFO: [Synth 8-3491] module 'keyexpansion' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/keyexpansion.vhd:34' bound to instance 'u9' of component 'keyexpansion' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/roundkeys.vhd:75]
INFO: [Synth 8-3491] module 'keyexpansion' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/keyexpansion.vhd:34' bound to instance 'u10' of component 'keyexpansion' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/roundkeys.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'roundkeys' (12#1) [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/roundkeys.vhd:39]
INFO: [Synth 8-3491] module 'inv_rounds' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_rounds.vhd:34' bound to instance 'u2' of component 'inv_rounds' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/decryption.vhd:61]
INFO: [Synth 8-638] synthesizing module 'inv_rounds' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_rounds.vhd:40]
INFO: [Synth 8-3491] module 'inv_shiftrows' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_shiftrows.vhd:34' bound to instance 'u1' of component 'inv_shiftrows' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_rounds.vhd:60]
INFO: [Synth 8-638] synthesizing module 'inv_shiftrows' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_shiftrows.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'inv_shiftrows' (13#1) [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_shiftrows.vhd:39]
INFO: [Synth 8-3491] module 'inv_subbytes' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_subbytes.vhd:34' bound to instance 'u2' of component 'inv_subbytes' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_rounds.vhd:61]
INFO: [Synth 8-638] synthesizing module 'inv_subbytes' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_subbytes.vhd:39]
INFO: [Synth 8-3491] module 'inv_sbox' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:34' bound to instance 'u1' of component 'inv_sbox' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_subbytes.vhd:45]
INFO: [Synth 8-638] synthesizing module 'inv_sbox' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:39]
INFO: [Synth 8-3491] module 'inv_affine' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_affine.vhd:34' bound to instance 'x0' of component 'inv_affine' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:74]
INFO: [Synth 8-638] synthesizing module 'inv_affine' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_affine.vhd:39]
WARNING: [Synth 8-614] signal 'a' is read in the process but is not in the sensitivity list [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_affine.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'inv_affine' (14#1) [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_affine.vhd:39]
INFO: [Synth 8-3491] module 'comp' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/comp.vhd:34' bound to instance 'x1' of component 'comp' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:75]
INFO: [Synth 8-3491] module 'add' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/add.vhd:33' bound to instance 'x2' of component 'add' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:78]
INFO: [Synth 8-3491] module 'mul' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul.vhd:33' bound to instance 'x3' of component 'mul' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:79]
INFO: [Synth 8-3491] module 'square' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/square.vhd:34' bound to instance 'x4' of component 'square' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:80]
INFO: [Synth 8-3491] module 'add' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/add.vhd:33' bound to instance 'x5' of component 'add' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:81]
INFO: [Synth 8-3491] module 'inv' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv.vhd:34' bound to instance 'x6' of component 'inv' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:82]
INFO: [Synth 8-3491] module 'mul' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul.vhd:33' bound to instance 'x7' of component 'mul' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:83]
INFO: [Synth 8-3491] module 'mul' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul.vhd:33' bound to instance 'x8' of component 'mul' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:84]
INFO: [Synth 8-3491] module 'invcomp' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/invcomp.vhd:34' bound to instance 'x9' of component 'invcomp' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'inv_sbox' (15#1) [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:39]
INFO: [Synth 8-3491] module 'inv_sbox' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:34' bound to instance 'u2' of component 'inv_sbox' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_subbytes.vhd:46]
INFO: [Synth 8-3491] module 'inv_sbox' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:34' bound to instance 'u3' of component 'inv_sbox' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_subbytes.vhd:47]
INFO: [Synth 8-3491] module 'inv_sbox' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:34' bound to instance 'u4' of component 'inv_sbox' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_subbytes.vhd:48]
INFO: [Synth 8-3491] module 'inv_sbox' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:34' bound to instance 'u5' of component 'inv_sbox' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_subbytes.vhd:49]
INFO: [Synth 8-3491] module 'inv_sbox' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:34' bound to instance 'u6' of component 'inv_sbox' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_subbytes.vhd:50]
INFO: [Synth 8-3491] module 'inv_sbox' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:34' bound to instance 'u7' of component 'inv_sbox' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_subbytes.vhd:51]
INFO: [Synth 8-3491] module 'inv_sbox' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:34' bound to instance 'u8' of component 'inv_sbox' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_subbytes.vhd:52]
INFO: [Synth 8-3491] module 'inv_sbox' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:34' bound to instance 'u9' of component 'inv_sbox' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_subbytes.vhd:53]
INFO: [Synth 8-3491] module 'inv_sbox' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:34' bound to instance 'u10' of component 'inv_sbox' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_subbytes.vhd:54]
INFO: [Synth 8-3491] module 'inv_sbox' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:34' bound to instance 'u11' of component 'inv_sbox' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_subbytes.vhd:55]
INFO: [Synth 8-3491] module 'inv_sbox' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:34' bound to instance 'u12' of component 'inv_sbox' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_subbytes.vhd:56]
INFO: [Synth 8-3491] module 'inv_sbox' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:34' bound to instance 'u13' of component 'inv_sbox' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_subbytes.vhd:57]
INFO: [Synth 8-3491] module 'inv_sbox' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:34' bound to instance 'u14' of component 'inv_sbox' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_subbytes.vhd:58]
INFO: [Synth 8-3491] module 'inv_sbox' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:34' bound to instance 'u15' of component 'inv_sbox' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_subbytes.vhd:59]
INFO: [Synth 8-3491] module 'inv_sbox' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_sbox.vhd:34' bound to instance 'u16' of component 'inv_sbox' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_subbytes.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'inv_subbytes' (16#1) [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_subbytes.vhd:39]
INFO: [Synth 8-3491] module 'addroundkey' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/addroundkey.vhd:34' bound to instance 'u3' of component 'addroundkey' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_rounds.vhd:62]
INFO: [Synth 8-638] synthesizing module 'addroundkey' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/addroundkey.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'addroundkey' (17#1) [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/addroundkey.vhd:40]
INFO: [Synth 8-3491] module 'inv_mixcolumns' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mixcolumns.vhd:34' bound to instance 'u4' of component 'inv_mixcolumns' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_rounds.vhd:63]
INFO: [Synth 8-638] synthesizing module 'inv_mixcolumns' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mixcolumns.vhd:39]
INFO: [Synth 8-3491] module 'inv_mix' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:34' bound to instance 'u1' of component 'inv_mix' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mixcolumns.vhd:48]
INFO: [Synth 8-638] synthesizing module 'inv_mix' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:39]
INFO: [Synth 8-3491] module 'mul_2' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul_2.vhd:34' bound to instance 'u1' of component 'mul_2' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:46]
INFO: [Synth 8-638] synthesizing module 'mul_2' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul_2.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'mul_2' (18#1) [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul_2.vhd:39]
INFO: [Synth 8-3491] module 'mul_2' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul_2.vhd:34' bound to instance 'u2' of component 'mul_2' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:48]
INFO: [Synth 8-3491] module 'mul_2' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul_2.vhd:34' bound to instance 'u3' of component 'mul_2' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:50]
INFO: [Synth 8-3491] module 'mul_2' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul_2.vhd:34' bound to instance 'u4' of component 'mul_2' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:52]
INFO: [Synth 8-3491] module 'mul_2' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul_2.vhd:34' bound to instance 'u5' of component 'mul_2' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:53]
INFO: [Synth 8-3491] module 'mul_2' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul_2.vhd:34' bound to instance 'u6' of component 'mul_2' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:55]
INFO: [Synth 8-3491] module 'mul_2' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul_2.vhd:34' bound to instance 'u7' of component 'mul_2' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:59]
INFO: [Synth 8-3491] module 'mul_2' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul_2.vhd:34' bound to instance 'u8' of component 'mul_2' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:61]
INFO: [Synth 8-3491] module 'mul_2' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul_2.vhd:34' bound to instance 'u9' of component 'mul_2' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:62]
INFO: [Synth 8-3491] module 'mul_2' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul_2.vhd:34' bound to instance 'u10' of component 'mul_2' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:66]
INFO: [Synth 8-3491] module 'mul_2' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul_2.vhd:34' bound to instance 'u11' of component 'mul_2' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:67]
INFO: [Synth 8-3491] module 'mul_2' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/mul_2.vhd:34' bound to instance 'u12' of component 'mul_2' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'inv_mix' (19#1) [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:39]
INFO: [Synth 8-3491] module 'inv_mix' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:34' bound to instance 'u2' of component 'inv_mix' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mixcolumns.vhd:49]
INFO: [Synth 8-3491] module 'inv_mix' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:34' bound to instance 'u3' of component 'inv_mix' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mixcolumns.vhd:50]
INFO: [Synth 8-3491] module 'inv_mix' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:34' bound to instance 'u4' of component 'inv_mix' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mixcolumns.vhd:51]
INFO: [Synth 8-3491] module 'inv_mix' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:34' bound to instance 'u5' of component 'inv_mix' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mixcolumns.vhd:53]
INFO: [Synth 8-3491] module 'inv_mix' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:34' bound to instance 'u6' of component 'inv_mix' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mixcolumns.vhd:54]
INFO: [Synth 8-3491] module 'inv_mix' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:34' bound to instance 'u7' of component 'inv_mix' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mixcolumns.vhd:55]
INFO: [Synth 8-3491] module 'inv_mix' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:34' bound to instance 'u8' of component 'inv_mix' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mixcolumns.vhd:56]
INFO: [Synth 8-3491] module 'inv_mix' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:34' bound to instance 'u9' of component 'inv_mix' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mixcolumns.vhd:58]
INFO: [Synth 8-3491] module 'inv_mix' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:34' bound to instance 'u10' of component 'inv_mix' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mixcolumns.vhd:59]
INFO: [Synth 8-3491] module 'inv_mix' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:34' bound to instance 'u11' of component 'inv_mix' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mixcolumns.vhd:60]
INFO: [Synth 8-3491] module 'inv_mix' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:34' bound to instance 'u12' of component 'inv_mix' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mixcolumns.vhd:61]
INFO: [Synth 8-3491] module 'inv_mix' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:34' bound to instance 'u13' of component 'inv_mix' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mixcolumns.vhd:63]
INFO: [Synth 8-3491] module 'inv_mix' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:34' bound to instance 'u14' of component 'inv_mix' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mixcolumns.vhd:64]
INFO: [Synth 8-3491] module 'inv_mix' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:34' bound to instance 'u15' of component 'inv_mix' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mixcolumns.vhd:65]
INFO: [Synth 8-3491] module 'inv_mix' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mix.vhd:34' bound to instance 'u16' of component 'inv_mix' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mixcolumns.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'inv_mixcolumns' (20#1) [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_mixcolumns.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'inv_rounds' (21#1) [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_rounds.vhd:40]
INFO: [Synth 8-3491] module 'inv_rounds' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_rounds.vhd:34' bound to instance 'u3' of component 'inv_rounds' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/decryption.vhd:62]
INFO: [Synth 8-3491] module 'inv_rounds' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_rounds.vhd:34' bound to instance 'u4' of component 'inv_rounds' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/decryption.vhd:63]
INFO: [Synth 8-3491] module 'inv_rounds' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_rounds.vhd:34' bound to instance 'u5' of component 'inv_rounds' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/decryption.vhd:64]
INFO: [Synth 8-3491] module 'inv_rounds' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_rounds.vhd:34' bound to instance 'u6' of component 'inv_rounds' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/decryption.vhd:65]
INFO: [Synth 8-3491] module 'inv_rounds' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_rounds.vhd:34' bound to instance 'u7' of component 'inv_rounds' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/decryption.vhd:66]
INFO: [Synth 8-3491] module 'inv_rounds' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_rounds.vhd:34' bound to instance 'u8' of component 'inv_rounds' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/decryption.vhd:67]
INFO: [Synth 8-3491] module 'inv_rounds' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_rounds.vhd:34' bound to instance 'u9' of component 'inv_rounds' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/decryption.vhd:68]
INFO: [Synth 8-3491] module 'inv_rounds' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_rounds.vhd:34' bound to instance 'u10' of component 'inv_rounds' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/decryption.vhd:69]
INFO: [Synth 8-3491] module 'inv_lastround' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_lastround.vhd:34' bound to instance 'u11' of component 'inv_lastround' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/decryption.vhd:70]
INFO: [Synth 8-638] synthesizing module 'inv_lastround' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_lastround.vhd:40]
INFO: [Synth 8-3491] module 'inv_shiftrows' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_shiftrows.vhd:34' bound to instance 'u1' of component 'inv_shiftrows' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_lastround.vhd:56]
INFO: [Synth 8-3491] module 'inv_subbytes' declared at 'C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_subbytes.vhd:34' bound to instance 'u2' of component 'inv_subbytes' [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_lastround.vhd:57]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'inv_lastround' (22#1) [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/inv_lastround.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'decryption' (23#1) [C:/Users/SUMANTH/AES FINAL/aes.srcs/sources_1/new/decryption.vhd:39]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2468.059 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2468.059 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:14 ; elapsed = 00:00:55 . Memory (MB): peak = 2645.703 ; gain = 177.645
151 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:14 ; elapsed = 00:00:55 . Memory (MB): peak = 2645.703 ; gain = 177.645
launch_runs impl_2 -jobs 4
[Tue Apr 24 14:11:12 2018] Launched synth_2...
Run output will be captured here: C:/Users/SUMANTH/AES FINAL/aes.runs/synth_2/runme.log
[Tue Apr 24 14:11:12 2018] Launched impl_2...
Run output will be captured here: C:/Users/SUMANTH/AES FINAL/aes.runs/impl_2/runme.log
update_ip_catalog
update_ip_catalog
reset_run impl_2
current_design synth_1
close_design
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 256 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_2 -jobs 4
[Tue Apr 24 14:16:00 2018] Launched impl_2...
Run output will be captured here: C:/Users/SUMANTH/AES FINAL/aes.runs/impl_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 4
[Tue Apr 24 14:24:41 2018] Launched synth_2...
Run output will be captured here: C:/Users/SUMANTH/AES FINAL/aes.runs/synth_2/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 24 14:37:41 2018...
