Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Chowdhury, R.B.R., Kannepalli, A.K., Rotenberg, E.","AnyCore-1: A comprehensively adaptive 4-way superscalar processor",2017,"2016 IEEE Hot Chips 28 Symposium, HCS 2016",,, 7936237,"","",,,10.1109/HOTCHIPS.2016.7936237,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85025824835&doi=10.1109%2fHOTCHIPS.2016.7936237&partnerID=40&md5=3c1897209cf564239eb381e8061c203b",Conference Paper,Scopus,2-s2.0-85025824835
"Ku, S., Forbes, E., Chowdhury, R.B.R., Rotenberg, E.","A case for standard-cell based RAMs in highly-ported superscalar processor structures",2017,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 7918305,"131","137",,,10.1109/ISQED.2017.7918305,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85019591142&doi=10.1109%2fISQED.2017.7918305&partnerID=40&md5=a318bc28dfb530cd76e2ea7d7a1fbd65",Conference Paper,Scopus,2-s2.0-85019591142
"Forbes, E., Rotenberg, E.","Fast register consolidation and migration for heterogeneous multi-core processors",2016,"Proceedings of the 34th IEEE International Conference on Computer Design, ICCD 2016",,, 7753254,"1","8",,,10.1109/ICCD.2016.7753254,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85006827184&doi=10.1109%2fICCD.2016.7753254&partnerID=40&md5=44da300b99bace93bafdb127c87fbed8",Conference Paper,Scopus,2-s2.0-85006827184
"Chowdhury, R.B.R., Kannepalli, A.K., Ku, S., Rotenberg, E.","AnyCore: A synthesizable RTL model for exploring and fabricating adaptive superscalar cores",2016,"ISPASS 2016 - International Symposium on Performance Analysis of Systems and Software",,, 7482096,"214","224",,1,10.1109/ISPASS.2016.7482096,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84978651925&doi=10.1109%2fISPASS.2016.7482096&partnerID=40&md5=cc58317e9ee1d1cc5b842987c23a77bf",Conference Paper,Scopus,2-s2.0-84978651925
"Forbes, E., Zhang, Z., Widialaksono, R., Dwiel, B., Chowdhury, R.B.R., Srinivasan, V., Lipa, S., Rotenberg, E., Davis, W.R., Franzon, P.D.","Under 100-cycle thread migration latency in a single-ISA heterogeneous multi-core processor",2016,"2015 IEEE Hot Chips 27 Symposium, HCS 2015",,, 7477478,"","",,,10.1109/HOTCHIPS.2015.7477478,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84980318125&doi=10.1109%2fHOTCHIPS.2015.7477478&partnerID=40&md5=7835a35d5f6c2437baff27fe48377c13",Conference Paper,Scopus,2-s2.0-84980318125
"Franzon, P., Rotenberg, E., Tuck, J., Davis, W.R., Zhou, H., Schabel, J., Zhang, Z., Dwiel, J.B., Forbes, E., Huh, J., Lipa, S.","Computing in 3D",2015,"Proceedings of the Custom Integrated Circuits Conference","2015-November",, 7338401,"","",,,10.1109/CICC.2015.7338401,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84959200416&doi=10.1109%2fCICC.2015.7338401&partnerID=40&md5=f925493822f9bb3a8e28cf736a565ad2",Conference Paper,Scopus,2-s2.0-84959200416
"Franzon, P.D., Rotenberg, E., Davis, W.R., Tuck, J., Zhou, H., Schabel, J., Zhang, Z., Dwiel, J.B., Forbes, E., Huh, J., Tshibangu, M., Lipa, S.","Computing in 3D",2015,"2015 International 3D Systems Integration Conference, 3DIC 2015",,, 7334571,"TS6.1.1","TS6.1.2",,,10.1109/3DIC.2015.7334571,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962332855&doi=10.1109%2f3DIC.2015.7334571&partnerID=40&md5=dbdb0f2ee8d3163e924acbb09c6bcc55",Conference Paper,Scopus,2-s2.0-84962332855
"Choudhary, N.K., Dwiel, B.H., Rotenberg, E.","A physical design study of fabscalar-generated superscalar cores",2015,"IEEE/IFIP International Conference on VLSI and System-on-Chip, VLSI-SoC","07-10-October-2012",, 7332095,"165","170",,1,10.1109/VLSI-SoC.2012.7332095,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84958954025&doi=10.1109%2fVLSI-SoC.2012.7332095&partnerID=40&md5=c48459875b545a645c30d9eef6d725a9",Conference Paper,Scopus,2-s2.0-84958954025
"Sheikh, R., Tuck, J., Rotenberg, E.","Control-flow decoupling: An approach for timely, non-speculative branching",2015,"IEEE Transactions on Computers","64","8", 6915862,"2182","2203",,1,10.1109/TC.2014.2361526,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84960906308&doi=10.1109%2fTC.2014.2361526&partnerID=40&md5=e0e9b1707dbaf0489cc171420e093709",Article,Scopus,2-s2.0-84960906308
"Nakabayashi, T., Sugiyama, T., Sasaki, T., Rotenberg, E., Kondo, T.","Co-simulation framework for streamlining microprocessor development on standard ASIC design flow",2014,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 6742924,"400","405",,1,10.1109/ASPDAC.2014.6742924,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84897870718&doi=10.1109%2fASPDAC.2014.6742924&partnerID=40&md5=c49eea24e5dfaf446f4577e17eae7ae5",Conference Paper,Scopus,2-s2.0-84897870718
"Forbes, E., Choudhary, N.K., Dwiel, B.H., Rotenberg, E.","Design-effort alloy: Boosting a highly tuned primary core with untuned alternate cores",2014,"2014 32nd IEEE International Conference on Computer Design, ICCD 2014",,, 6974713,"408","415",,,10.1109/ICCD.2014.6974713,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84919608209&doi=10.1109%2fICCD.2014.6974713&partnerID=40&md5=29127a6daf6365d6a1f05e8b1545122b",Conference Paper,Scopus,2-s2.0-84919608209
"Franzon, P.D., Rotenberg, E., Tuck, J., Zhou, H., Davis, W.R., Dai, H., Huh, J., Ku, S., Lipa, S., Li, C., Park, J.B., Schabel, J.","3D-enabled customizable embedded computer (3DECC)",2014,"2014 International 3D Systems Integration Conference, 3DIC 2014 - Proceedings",,, 07152143,"","",,,10.1109/3DIC.2014.7152143,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84963852945&doi=10.1109%2f3DIC.2014.7152143&partnerID=40&md5=7b31089f77875238c4b18949395efc68",Conference Paper,Scopus,2-s2.0-84963852945
"Tshibangu, N.M., Franzon, P.D., Rotenberg, E., Davis, W.R.","Design of controller for L2 cache mapped in Tezzaron stacked DRAM",2013,"2013 IEEE International 3D Systems Integration Conference, 3DIC 2013",,, 6702397,"","",,3,10.1109/3DIC.2013.6702397,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893945367&doi=10.1109%2f3DIC.2013.6702397&partnerID=40&md5=fe28e6e889b48c9f871d544422c3c64c",Conference Paper,Scopus,2-s2.0-84893945367
"Franzon, P.D., Rotenberg, E., Tuck, J., Davis, W.R., Zhou, H., Schabel, J., Zhang, Z., Park, J., Dwiel, B., Forbes, E., Huh, J., Priyadarshi, S., Lipa, S., Thorolfsson, T.","Applications and design styles for 3DIC",2013,"Technical Digest - International Electron Devices Meeting, IEDM",,, 6724717,"29.4.1","29.4.4",,1,10.1109/IEDM.2013.6724717,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84894386779&doi=10.1109%2fIEDM.2013.6724717&partnerID=40&md5=4eb08478f019f83ffb3b4c8db594d67b",Conference Paper,Scopus,2-s2.0-84894386779
"Navada, S., Choudhary, N.K., Wadhavkar, S.V., Rotenberg, E.","A unified view of non-monotonic core selection and application steering in heterogeneous chip multiprocessors",2013,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,, 6618811,"133","144",,12,10.1109/PACT.2013.6618811,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84887727889&doi=10.1109%2fPACT.2013.6618811&partnerID=40&md5=1df7c63d6624649939392305311ac13f",Conference Paper,Scopus,2-s2.0-84887727889
"Priyadarshi, S., Choudhary, N.K., Dwiel, B., Upreti, A., Rotenberg, E., Davis, R., Franzon, P.","Hetero2 3D integration: A scheme for optimizing efficiency/cost of Chip Multiprocessors",2013,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 6523582,"1","7",,3,10.1109/ISQED.2013.6523582,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879581143&doi=10.1109%2fISQED.2013.6523582&partnerID=40&md5=fa3d27341d7b164f028fed5c279580c1",Conference Paper,Scopus,2-s2.0-84879581143
"Rotenberg, E., Dwiel, B.H., Forbes, E., Zhang, Z., Widialaksono, R., Basu Roy Chowdhury, R., Tshibangu, N., Lipa, S., Davis, W.R., Franzon, P.D.","Rationale for a 3D heterogeneous multi-core processor",2013,"2013 IEEE 31st International Conference on Computer Design, ICCD 2013",,, 6657038,"154","168",,6,10.1109/ICCD.2013.6657038,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892519536&doi=10.1109%2fICCD.2013.6657038&partnerID=40&md5=5e9800e12f18925aacb12041801891c5",Conference Paper,Scopus,2-s2.0-84892519536
"Sheikh, R., Tuck, J., Rotenberg, E.","Control-flow decoupling",2012,"Proceedings - 2012 IEEE/ACM 45th International Symposium on Microarchitecture, MICRO 2012",,, 6493631,"329","340",,4,10.1109/MICRO.2012.38,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84876541549&doi=10.1109%2fMICRO.2012.38&partnerID=40&md5=e650e4298091948c51b21ab4a4e2b8bd",Conference Paper,Scopus,2-s2.0-84876541549
"Choudhary, N.K., Dwiel, B.H., Rotenberg, E.","A physical design study of fabscalar-generated superscalar cores",2012,"20th IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2012 - Proceedings",,, 6379024,"165","170",,2,10.1109/VLSI-SoC.2012.6379024,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872190215&doi=10.1109%2fVLSI-SoC.2012.6379024&partnerID=40&md5=13f0a0f0b865f738d5618e5841abda75",Conference Paper,Scopus,2-s2.0-84872190215
"Choudhary, N., Wadhavkar, S., Shah, T., Mayukh, H., Gandhi, J., Dwiel, B., Navada, S., Najaf-Abadi, H., Rotenberg, E.","FabScalar: Automating superscalar core design",2012,"IEEE Micro","32","3", 6178201,"48","59",,16,10.1109/MM.2012.23,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84861948995&doi=10.1109%2fMM.2012.23&partnerID=40&md5=d2781f78ae37d346ad736c9b9d3e6ac2",Article,Scopus,2-s2.0-84861948995
"Dwiel, B.H., Choudhary, N.K., Rotenberg, E.","FPGA modeling of diverse superscalar processors",2012,"ISPASS 2012 - IEEE International Symposium on Performance Analysis of Systems and Software",,, 6189225,"188","199",,11,10.1109/ISPASS.2012.6189225,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862107007&doi=10.1109%2fISPASS.2012.6189225&partnerID=40&md5=07fc12bab10c4f7931cf9efa8fe0b661",Conference Paper,Scopus,2-s2.0-84862107007
"Choudhary, N.K., Wadhavkar, S.V., Shah, T.A., Mayukh, H., Gandhi, J., Dwiel, B.H., Navada, S., Najaf-Abadi, H.H., Rotenberg, E.","FabScalar: Composing synthesizable RTL designs of arbitrary cores within a canonical superscalar template",2011,"Proceedings - International Symposium on Computer Architecture",,,,"11","22",,73,10.1145/2000064.2000067,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052542497&doi=10.1145%2f2000064.2000067&partnerID=40&md5=b4f8981090bd8af8e5a899dbc572a143",Conference Paper,Scopus,2-s2.0-80052542497
"Navada, S., Choudhary, N.K., Rotenberg, E.","Criticality-driven superscalar design space exploration",2010,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,,,"261","272",,5,10.1145/1854273.1854308,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78149233658&doi=10.1145%2f1854273.1854308&partnerID=40&md5=3e176626bac362d5407f42a5612d65b5",Conference Paper,Scopus,2-s2.0-78149233658
"Al-Otoom, M., Forbes, E., Rotenberg, E.","EXACT: Explicit dynamic-branch prediction with active updates",2010,"CF 2010 - Proceedings of the 2010 Computing Frontiers Conference",,,,"165","176",,4,10.1145/1787275.1787321,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954489393&doi=10.1145%2f1787275.1787321&partnerID=40&md5=a91d56f3bfe5fe43d604082865a909ff",Conference Paper,Scopus,2-s2.0-77954489393
"Najaf-Abadi, H.H., Rotenberg, E.","The importance of accurate task arrival characterization in the design of processing cores",2009,"Proceedings of the 2009 IEEE International Symposium on Workload Characterization, IISWC 2009",,, 5306795,"75","85",,3,10.1109/IISWC.2009.5306795,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70649099377&doi=10.1109%2fIISWC.2009.5306795&partnerID=40&md5=e101548c6d4f303c29ad6dc35bee9530",Conference Paper,Scopus,2-s2.0-70649099377
"Najaf-Abadi, H.H., Choudhary, N.K., Rotenberg, E.","Core-selectability in chip multiprocessors",2009,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,, 5260555,"113","122",,16,10.1109/PACT.2009.44,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70449650857&doi=10.1109%2fPACT.2009.44&partnerID=40&md5=451078a0cc0a90c0e8bb5bd43ee1934e",Conference Paper,Scopus,2-s2.0-70449650857
"Najaf-Abadi, H.H., Rotenberg, E.","Architectural contesting",2009,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 4798254,"189","200",,13,10.1109/HPCA.2009.4798254,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-64949163311&doi=10.1109%2fHPCA.2009.4798254&partnerID=40&md5=28fc6bb5ecfba1a6d9767e779545a7f5",Conference Paper,Scopus,2-s2.0-64949163311
"Reddy, V., Rotenberg, E.","Coverage of a microarchitecture-level fault check regimen in a superscalar processor",2008,"Proceedings of the International Conference on Dependable Systems and Networks",,, 4630065,"1","10",,5,10.1109/DSN.2008.4630065,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-53349097907&doi=10.1109%2fDSN.2008.4630065&partnerID=40&md5=7a4693fa232f9a83f7dc9f6ae255110a",Conference Paper,Scopus,2-s2.0-53349097907
"Najaf-abadi, H.H., Rotenberg, E.","Configurational workload characterization",2008,"ISPASS 2008 - IEEE International Symposium on Performance Analysis of Systems and Software",,, 4510747,"147","156",,6,10.1109/ISPASS.2008.4510747,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-52249097626&doi=10.1109%2fISPASS.2008.4510747&partnerID=40&md5=498ba8f65058aaa3bca9b0faf584b2ac",Conference Paper,Scopus,2-s2.0-52249097626
"Reddy, V., Rotenberg, E.","Inherent Time Redundancy (ITR): Using program repetition for low-overhead fault tolerance",2007,"Proceedings of the International Conference on Dependable Systems and Networks",,, 4272982,"307","316",,7,10.1109/DSN.2007.59,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36048959599&doi=10.1109%2fDSN.2007.59&partnerID=40&md5=5e57043c4fd5b142f42b35691f68dd77",Conference Paper,Scopus,2-s2.0-36048959599
"Al-Zawawi, A.S., Reddy, V.K., Rotenberg, E., Akkary, H.H.","Transparent control independence (TCI)",2007,"Proceedings - International Symposium on Computer Architecture",,,,"448","459",,15,10.1145/1250662.1250717,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-35348872507&doi=10.1145%2f1250662.1250717&partnerID=40&md5=b34de4df0cebddad55e0141ea0cd2452",Conference Paper,Scopus,2-s2.0-35348872507
"Venkatesan, R.K., Al-zawawi, A.S., Sivasubramanian, K., Rotenberg, E.","ZettaRAM: A power-scalable DRAM alternative through charge-voltage decoupling",2007,"IEEE Transactions on Computers","56","2",,"147","160",,6,10.1109/TC.2007.37,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846102035&doi=10.1109%2fTC.2007.37&partnerID=40&md5=24a17877d40c8ec3f8f53e4a25f169c3",Article,Scopus,2-s2.0-33846102035
"Mahlke, S., Rotenberg, E.","Message from the program co-chairs",2006,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,, 4041827,"","",,,10.1109/MICRO.2006.36,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-40349107223&doi=10.1109%2fMICRO.2006.36&partnerID=40&md5=b661c7e8c559b8e47d6d7d64d28517ac",Editorial,Scopus,2-s2.0-40349107223
"Rotenberg, E., Venkatesan, R.K.","The state of ZettaRAM",2006,"2006 1st International Conference on Nano-Networks and Workshops, Nano-Net",,, 4152803,"","",,2,10.1109/NANONET.2006.346220,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-50149097120&doi=10.1109%2fNANONET.2006.346220&partnerID=40&md5=c27c5add7a4b108006abd66da6a7eb67",Conference Paper,Scopus,2-s2.0-50149097120
"Reddy, V.K., Rotenberg, E., Parthasarathy, S.","Understanding prediction-based partial redundant threading for low-overhead, high- coverage fault tolerance",2006,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS",,,,"83","94",,22,10.1145/1168857.1168869,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547460101&doi=10.1145%2f1168857.1168869&partnerID=40&md5=d1a95056cabfa9fc5c3a9343b1bc32b4",Conference Paper,Scopus,2-s2.0-34547460101
"Reddy, V.K., Al-Zawawi, A.S., Rotenberg, E.","Assertion-based microarchitecture design for improved fault tolerance",2006,"IEEE International Conference on Computer Design, ICCD 2006",,, 4380842,"362","369",,11,10.1109/ICCD.2006.4380842,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49749084388&doi=10.1109%2fICCD.2006.4380842&partnerID=40&md5=3aa05ab8abdc1bf951b6e9c47b4d0dbb",Conference Paper,Scopus,2-s2.0-49749084388
"Reddy, V.K., Parthasarathy, S., Rotenberg, E.","Understanding prediction-based partial redundant threading for low-overhead, high-coverage fault tolerance",2006,"ACM SIGPLAN Notices","41","11",,"83","94",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846500245&partnerID=40&md5=baf53b4c020e913702bb2dc5a885fa28",Conference Paper,Scopus,2-s2.0-33846500245
"Venkatesan, R.K., Herr, S., Rotenberg, E.","Retention-Aware Placement in DRAM (RAPID): Software methods for quasi-non-volatile DRAM",2006,"Proceedings - International Symposium on High-Performance Computer Architecture","2006",, 1598122,"157","167",,81,10.1109/HPCA.2006.1598122,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748930402&doi=10.1109%2fHPCA.2006.1598122&partnerID=40&md5=e6b084e5d98d00ec5283c3dac6444407",Conference Paper,Scopus,2-s2.0-33748930402
"Seth, K., Anantaraman, A., Mueller, F., Rotenberg, E.","FAST: Frequency-Aware Static Timing Analysis",2006,"ACM Transactions on Embedded Computing Systems","5","1",,"200","224",,12,10.1145/1132357.1132364,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85024290387&doi=10.1145%2f1132357.1132364&partnerID=40&md5=235ce00fd4755f882bb57a3edaeb57a4",Article,Scopus,2-s2.0-85024290387
"El-Haj-Mahmoud, A., Al-Zawawi, A.S., Anantaraman, A., Rotenberg, E.","Virtual Multiprocessor: An analyzable, high-performance microarchitecture for real-time computing",2005,"CASES 2005: International Conference on Compilers, Architecture, and Synthesis for Embedded Systems",,,,"213","224",,20,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-29144510518&partnerID=40&md5=6067f7b2a6980fe0a7b26f0244710fc5",Conference Paper,Scopus,2-s2.0-29144510518
"Venkatesan, R.K., Al-Zawawi, A.S., Rotenberg, E.","Tapping ZettaRAM™ for low-power memory systems",2005,"Proceedings - International Symposium on High-Performance Computer Architecture",,,,"83","94",,6,10.1109/HPCA.2005.35,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28444442686&doi=10.1109%2fHPCA.2005.35&partnerID=40&md5=586bb4c3149e6cefbd4a4b7a63758288",Conference Paper,Scopus,2-s2.0-28444442686
"Rotenberg, E., Anantaraman, A.","Architecture of Embedded Microprocessors",2005,"Multiprocessor Systems-on-Chips",,,,"81","112",,1,10.1016/B978-012385251-9/50018-9,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51549109059&doi=10.1016%2fB978-012385251-9%2f50018-9&partnerID=40&md5=a55bb468adbb0019a60fb2097dfaba05",Book Chapter,Scopus,2-s2.0-51549109059
"El-Haj-Mahmoud, A., Rotenberg, E.","Safely exploiting multithreaded processors to tolerate memory latency in real-time systems",2004,"CASES 2004: International Conference on Compilers, Architecture, and Synthesis for Embedded Systems",,,,"2","13",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-29144461034&partnerID=40&md5=8d27e035b5ebfea39af5e7b1a5035a4f",Conference Paper,Scopus,2-s2.0-29144461034
"Koppanalil, J.J., Rotenberg, E.","A simple mechanism for detecting ineffectual instructions in slipstream processors",2004,"IEEE Transactions on Computers","53","4",,"399","413",,7,10.1109/TC.2004.1268397,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1942500431&doi=10.1109%2fTC.2004.1268397&partnerID=40&md5=628e3b26e36ee31db1c973c16d31c942",Article,Scopus,2-s2.0-1942500431
"Seth, K., Anantaraman, A., Mueller, F., Rotenberg, E.","FAST: Frequency-Aware Static Timing analysis",2003,"Proceedings - Real-Time Systems Symposium",,,,"40","51",,45,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0348195821&partnerID=40&md5=81f9d983af4c56e8de48262415a4dfd2",Conference Paper,Scopus,2-s2.0-0348195821
"Zhou, H., Toburen, M.C., Rotenberg, E., Conte, T.M.","Adaptive Mode Control: A Static-Power-Efficient Cache Design",2003,"ACM Transactions on Embedded Computing Systems","2","3",,"347","372",,48,10.1145/860176.860181,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0344841297&doi=10.1145%2f860176.860181&partnerID=40&md5=dbc6a0e9db27143bfb2accf337fb8cde",Article,Scopus,2-s2.0-0344841297
"Anantaraman, A., Seth, K., Patil, K., Rotenberg, E., Mueller, F.","Virtual simple architecture (VISA): Exceeding the complexity limit in safe real-time systems",2003,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",,,,"350","361",,42,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038345691&partnerID=40&md5=0a234164926cc1f4a055ed074b569427",Conference Paper,Scopus,2-s2.0-0038345691
"Ibrahim, K.Z., Byrd, G.T., Rotenberg, E.","Slipstream execution mode for CMP-based multiprocessors",2003,"Proceedings - International Symposium on High-Performance Computer Architecture","12",, 1183536,"179","190",,14,10.1109/HPCA.2003.1183536,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84955465003&doi=10.1109%2fHPCA.2003.1183536&partnerID=40&md5=89b19feaa81eb27c58985ea8fde3314b",Conference Paper,Scopus,2-s2.0-84955465003
"Koppanalil, J., Ramrakhyani, P., Desai, S., Vaidyanathan, A., Rotenberg, E.","A case for dynamic pipeline scaling",2002,"Proceedings of the 2002 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, CASES '02",,,,"1","8",,28,10.1145/581630.581632,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70449665953&doi=10.1145%2f581630.581632&partnerID=40&md5=7b375e7c2b5863868bf0800380a4a475",Conference Paper,Scopus,2-s2.0-70449665953
"Lebeck, A.R., Koppanalil, J., Li, T., Patwardhan, J., Rotenberg, E.","A large, fast instruction window for tolerating cache misses",2002,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",,,,"59","70",,127,10.1109/ISCA.2002.1003562,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036286989&doi=10.1109%2fISCA.2002.1003562&partnerID=40&md5=4a0054adbdbdebac173a10f40b2e5669",Article,Scopus,2-s2.0-0036286989
"Rotenberg, E.","Using variable-MHz microprocessors to efficiently handle uncertainty in real-time systems",2001,"Proceedings of the Annual International Symposium on Microarchitecture",,,,"28","39",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035696755&partnerID=40&md5=6f8a9bccc26d5289d794a6ce7c794e99",Conference Paper,Scopus,2-s2.0-0035696755
"Zhou, H., Toburen, M.C., Rotenberg, E., Conte, T.M.","Adaptive mode control: A static-power-efficient cache design",2001,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,,,"61","70",,81,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035177403&partnerID=40&md5=594ea8f73c18812887500f1cd7655276",Conference Paper,Scopus,2-s2.0-0035177403
"Rotenberg, E., Smith, J.E.","Control independence in trace processors",2000,"Journal of Instruction-Level Parallelism","2",,,"","",23,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3242799739&partnerID=40&md5=35906df0c719953e9352012b37591330",Article,Scopus,2-s2.0-3242799739
"Sundaramoorthy, K., Purser, Z., Rotenberg, E.","Slipstream processors: Improving both performance and fault tolerance",2000,"Operating Systems Review (ACM)","34","5",,"257","268",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0039927458&partnerID=40&md5=0c60393c6fdbb9e625c9d5320a52e949",Article,Scopus,2-s2.0-0039927458
"Purser, Zach, Sundaramoorthy, Karthik, Rotenberg, Eric","Study of slipstream processors",2000,"Proceedings of the Annual International Symposium on Microarchitecture",,,,"269","280",,44,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034460267&partnerID=40&md5=b981d08857300c8052b6e008e15c3d8e",Conference Paper,Scopus,2-s2.0-0034460267
"Sundaramoorthy, K., Purser, Z., Rotenberg, E.","Slipstream processors: Improving both performance and fault tolerance",2000,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS",,,,"257","268",,137,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034441012&partnerID=40&md5=ffe0a246bc8576261740521dc43450e4",Conference Paper,Scopus,2-s2.0-0034441012
"Sundaramoorthy, K., Purser, Z., Rotenberg, E.","Slipstream processors: Improving both performance and fault tolerance",2000,"SIGPLAN Notices (ACM Special Interest Group on Programming Languages)","35","11",,"257","268",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-17544365514&partnerID=40&md5=bc644beb2048a4ba9de1da469a7269a4",Article,Scopus,2-s2.0-17544365514
"Rotenberg, Eric, Smith, Jim","Control independence in trace processors",1999,"Proceedings of the Annual International Symposium on Microarchitecture",,,,"4","15",,18,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033321636&partnerID=40&md5=ca38461ad85d22d7f5116e7533d08d71",Conference Paper,Scopus,2-s2.0-0033321636
"Rotenberg, E., Bennett, S., Smith, J.E.","A trace cache microarchitecture and evaluation",1999,"IEEE Transactions on Computers","48","2",,"111","120",,60,10.1109/12.752652,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033077095&doi=10.1109%2f12.752652&partnerID=40&md5=98808b8fd3ad6bdfa52d7ce05b9227fd",Review,Scopus,2-s2.0-0033077095
"Rotenberg, Eric","AR-SMT: a microarchitectural approach to fault tolerance in microprocessors",1999,"Proceedings - Annual International Conference on Fault-Tolerant Computing",,,,"84","91",,275,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032597692&partnerID=40&md5=64392e71a018eccd2b0842c6f801c27c",Article,Scopus,2-s2.0-0032597692
"Rotenberg, Eric, Jacobson, Quinn, Smith, Jim","Study of control independence in superscalar processors",1999,"IEEE High-Performance Computer Architecture Symposium Proceedings",,,,"115","124",,34,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032785290&partnerID=40&md5=57987fd13ed75fd8477bf639d95bbf38",Conference Paper,Scopus,2-s2.0-0032785290
"Jacobson, Quinn, Rotenberg, Eric, Smith, James E.","Future generation processors: Using hierarchy and replication",1997,"Proceedings of the Innovative Architecture for Future Generation High-Performance Processors and Systems",,,,"59","66",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031365716&partnerID=40&md5=df220ea0a296df6c12a7521260b7a6ab",Conference Paper,Scopus,2-s2.0-0031365716
"Rotenberg, Eric, Jacobson, Quinn, Sazeides, Yiannakis, Smith, Jim","Trace processors",1997,"Proceedings of the Annual International Symposium on Microarchitecture",,,,"138","148",,145,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031374420&partnerID=40&md5=5a32ce63c2926f1bb9db0206b139194a",Conference Paper,Scopus,2-s2.0-0031374420
"Jacobson, Quinn, Rotenberg, Eric, Smith, James E.","Path-based next trace prediction",1997,"Proceedings of the Annual International Symposium on Microarchitecture",,,,"14","23",,82,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031364559&partnerID=40&md5=e518c7b6afcea0bf3c5acb081eef0e94",Conference Paper,Scopus,2-s2.0-0031364559
"Rotenberg, Eric, Bennett, Steve, Smith, James E.","Trace cache: A low latency approach to high bandwidth instruction fetching",1996,"Proceedings of the Annual International Symposium on Microarchitecture",,,,"24","34",,225,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030380559&partnerID=40&md5=cf48d62aa427cd8b4d3bfefd8b6a27f8",Conference Paper,Scopus,2-s2.0-0030380559
"Jacobsen, Erik, Rotenberg, Eric, Smith, J.E.","Assigning confidence to conditional branch predictions",1996,"Proceedings of the Annual International Symposium on Microarchitecture",,,,"142","152",,135,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030420474&partnerID=40&md5=37e7166cb2f14de2ad8829d37c17b8dc",Conference Paper,Scopus,2-s2.0-0030420474
