<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/usr/hwpf/hwp/dram_training/mss_ddr_phy_reset/memory_mss_ddr_phy_reset.xml $ -->
<!--                                                                        -->
<!-- IBM CONFIDENTIAL                                                       -->
<!--                                                                        -->
<!-- COPYRIGHT International Business Machines Corp. 2013,2014              -->
<!--                                                                        -->
<!-- p1                                                                     -->
<!--                                                                        -->
<!-- Object Code Only (OCO) source materials                                -->
<!-- Licensed Internal Code Source Materials                                -->
<!-- IBM HostBoot Licensed Internal Code                                    -->
<!--                                                                        -->
<!-- The source code for this program is not published or otherwise         -->
<!-- divested of its trade secrets, irrespective of what has been           -->
<!-- deposited with the U.S. Copyright Office.                              -->
<!--                                                                        -->
<!-- Origin: 30                                                             -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->

<hwpErrors>
<!-- $Id: memory_mss_ddr_phy_reset.xml,v 1.3 2014/01/31 15:08:07 mfred Exp $ -->
<!-- For file ../../ipl/fapi/mss_ddr_phy_reset.C -->
<!-- // *! OWNER NAME  : Mark Fredrickson  Email: mfred@us.ibm.com -->
<!-- // *! BACKUP NAME : Mark Bellows      Email: bellows@us.ibm.com -->

<hwpError>
  <rc>RC_MSS_DP18_0_PLL_FAILED_TO_LOCK</rc>
  <description>
    mss_ddr_phy_reset: DP18  0x0C000 PLL failed to lock!
    Value in DPHY01_DDRPHY_PC_DP18_PLL_LOCK_STATUS_P0_0x8000C0000301143F
      not as expected
  </description>
  <ffdc>EXPECTED_STATUS</ffdc>
  <ffdc>ACTUAL_STATUS</ffdc>
  <callout>
    <target>MBA_IN_ERROR</target>
    <priority>HIGH</priority>
  </callout>
  <callout>
    <hw>
      <hwid>MEM_REF_CLOCK</hwid>
      <refTarget>MEMBUF_CHIP_IN_ERROR</refTarget>
    </hw>
    <priority>MEDIUM</priority>
  </callout>
  <deconfigure>
    <target>MBA_IN_ERROR</target>
  </deconfigure>
  <gard>
    <target>MBA_IN_ERROR</target>
  </gard>
</hwpError>

<hwpError>
  <rc>RC_MSS_DP18_1_PLL_FAILED_TO_LOCK</rc>
  <description>
    mss_ddr_phy_reset: DP18  0x1C000 PLL failed to lock!
    Value in DPHY01_DDRPHY_PC_DP18_PLL_LOCK_STATUS_P1_0x8001C0000301143F
      not as expected
  </description>
  <ffdc>EXPECTED_STATUS</ffdc>
  <ffdc>ACTUAL_STATUS</ffdc>
  <callout>
    <target>MBA_IN_ERROR</target>
    <priority>HIGH</priority>
  </callout>
  <callout>
    <hw>
      <hwid>MEM_REF_CLOCK</hwid>
      <refTarget>MEMBUF_CHIP_IN_ERROR</refTarget>
    </hw>
    <priority>MEDIUM</priority>
  </callout>
  <deconfigure>
    <target>MBA_IN_ERROR</target>
  </deconfigure>
  <gard>
    <target>MBA_IN_ERROR</target>
  </gard>
</hwpError>

<hwpError>
  <rc>RC_MSS_AD32S_0_PLL_FAILED_TO_LOCK</rc>
  <description>
    mss_ddr_phy_reset: AD32S 0x0C001 PLL failed to lock!
    Value in DPHY01_DDRPHY_PC_AD32S_PLL_LOCK_STATUS_P0_0x8000C0010301143F
      not as expected
  </description>
  <ffdc>EXPECTED_STATUS</ffdc>
  <ffdc>ACTUAL_STATUS</ffdc>
  <callout>
    <target>MBA_IN_ERROR</target>
    <priority>HIGH</priority>
  </callout>
  <callout>
    <hw>
      <hwid>MEM_REF_CLOCK</hwid>
      <refTarget>MEMBUF_CHIP_IN_ERROR</refTarget>
    </hw>
    <priority>MEDIUM</priority>
  </callout>
  <deconfigure>
    <target>MBA_IN_ERROR</target>
  </deconfigure>
  <gard>
    <target>MBA_IN_ERROR</target>
  </gard>
</hwpError>

<hwpError>
  <rc>RC_MSS_AD32S_1_PLL_FAILED_TO_LOCK</rc>
  <description>
    mss_ddr_phy_reset: AD32S 0x1C001 PLL failed to lock!
    Value in DPHY01_DDRPHY_PC_AD32S_PLL_LOCK_STATUS_P1_0x8001C0010301143F
      not as expected
  </description>
  <ffdc>EXPECTED_STATUS</ffdc>
  <ffdc>ACTUAL_STATUS</ffdc>
  <callout>
    <target>MBA_IN_ERROR</target>
    <priority>HIGH</priority>
  </callout>
  <callout>
    <hw>
      <hwid>MEM_REF_CLOCK</hwid>
      <refTarget>MEMBUF_CHIP_IN_ERROR</refTarget>
    </hw>
    <priority>MEDIUM</priority>
  </callout>
  <deconfigure>
    <target>MBA_IN_ERROR</target>
  </deconfigure>
  <gard>
    <target>MBA_IN_ERROR</target>
  </gard>
</hwpError>

</hwpErrors>
