
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//isosize_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004010d0 <.init>:
  4010d0:	stp	x29, x30, [sp, #-16]!
  4010d4:	mov	x29, sp
  4010d8:	bl	4019c4 <ferror@plt+0x5c4>
  4010dc:	ldp	x29, x30, [sp], #16
  4010e0:	ret

Disassembly of section .plt:

00000000004010f0 <memcpy@plt-0x20>:
  4010f0:	stp	x16, x30, [sp, #-16]!
  4010f4:	adrp	x16, 414000 <ferror@plt+0x12c00>
  4010f8:	ldr	x17, [x16, #4088]
  4010fc:	add	x16, x16, #0xff8
  401100:	br	x17
  401104:	nop
  401108:	nop
  40110c:	nop

0000000000401110 <memcpy@plt>:
  401110:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401114:	ldr	x17, [x16]
  401118:	add	x16, x16, #0x0
  40111c:	br	x17

0000000000401120 <_exit@plt>:
  401120:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401124:	ldr	x17, [x16, #8]
  401128:	add	x16, x16, #0x8
  40112c:	br	x17

0000000000401130 <strtoul@plt>:
  401130:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401134:	ldr	x17, [x16, #16]
  401138:	add	x16, x16, #0x10
  40113c:	br	x17

0000000000401140 <strlen@plt>:
  401140:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401144:	ldr	x17, [x16, #24]
  401148:	add	x16, x16, #0x18
  40114c:	br	x17

0000000000401150 <fputs@plt>:
  401150:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401154:	ldr	x17, [x16, #32]
  401158:	add	x16, x16, #0x20
  40115c:	br	x17

0000000000401160 <exit@plt>:
  401160:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401164:	ldr	x17, [x16, #40]
  401168:	add	x16, x16, #0x28
  40116c:	br	x17

0000000000401170 <dup@plt>:
  401170:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401174:	ldr	x17, [x16, #48]
  401178:	add	x16, x16, #0x30
  40117c:	br	x17

0000000000401180 <strtod@plt>:
  401180:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401184:	ldr	x17, [x16, #56]
  401188:	add	x16, x16, #0x38
  40118c:	br	x17

0000000000401190 <__cxa_atexit@plt>:
  401190:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401194:	ldr	x17, [x16, #64]
  401198:	add	x16, x16, #0x40
  40119c:	br	x17

00000000004011a0 <fputc@plt>:
  4011a0:	adrp	x16, 415000 <ferror@plt+0x13c00>
  4011a4:	ldr	x17, [x16, #72]
  4011a8:	add	x16, x16, #0x48
  4011ac:	br	x17

00000000004011b0 <snprintf@plt>:
  4011b0:	adrp	x16, 415000 <ferror@plt+0x13c00>
  4011b4:	ldr	x17, [x16, #80]
  4011b8:	add	x16, x16, #0x50
  4011bc:	br	x17

00000000004011c0 <localeconv@plt>:
  4011c0:	adrp	x16, 415000 <ferror@plt+0x13c00>
  4011c4:	ldr	x17, [x16, #88]
  4011c8:	add	x16, x16, #0x58
  4011cc:	br	x17

00000000004011d0 <fileno@plt>:
  4011d0:	adrp	x16, 415000 <ferror@plt+0x13c00>
  4011d4:	ldr	x17, [x16, #96]
  4011d8:	add	x16, x16, #0x60
  4011dc:	br	x17

00000000004011e0 <malloc@plt>:
  4011e0:	adrp	x16, 415000 <ferror@plt+0x13c00>
  4011e4:	ldr	x17, [x16, #104]
  4011e8:	add	x16, x16, #0x68
  4011ec:	br	x17

00000000004011f0 <open@plt>:
  4011f0:	adrp	x16, 415000 <ferror@plt+0x13c00>
  4011f4:	ldr	x17, [x16, #112]
  4011f8:	add	x16, x16, #0x70
  4011fc:	br	x17

0000000000401200 <__strtol_internal@plt>:
  401200:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401204:	ldr	x17, [x16, #120]
  401208:	add	x16, x16, #0x78
  40120c:	br	x17

0000000000401210 <strncmp@plt>:
  401210:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401214:	ldr	x17, [x16, #128]
  401218:	add	x16, x16, #0x80
  40121c:	br	x17

0000000000401220 <bindtextdomain@plt>:
  401220:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401224:	ldr	x17, [x16, #136]
  401228:	add	x16, x16, #0x88
  40122c:	br	x17

0000000000401230 <__libc_start_main@plt>:
  401230:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401234:	ldr	x17, [x16, #144]
  401238:	add	x16, x16, #0x90
  40123c:	br	x17

0000000000401240 <fgetc@plt>:
  401240:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401244:	ldr	x17, [x16, #152]
  401248:	add	x16, x16, #0x98
  40124c:	br	x17

0000000000401250 <__strtoul_internal@plt>:
  401250:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401254:	ldr	x17, [x16, #160]
  401258:	add	x16, x16, #0xa0
  40125c:	br	x17

0000000000401260 <strdup@plt>:
  401260:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401264:	ldr	x17, [x16, #168]
  401268:	add	x16, x16, #0xa8
  40126c:	br	x17

0000000000401270 <close@plt>:
  401270:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401274:	ldr	x17, [x16, #176]
  401278:	add	x16, x16, #0xb0
  40127c:	br	x17

0000000000401280 <__gmon_start__@plt>:
  401280:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401284:	ldr	x17, [x16, #184]
  401288:	add	x16, x16, #0xb8
  40128c:	br	x17

0000000000401290 <abort@plt>:
  401290:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401294:	ldr	x17, [x16, #192]
  401298:	add	x16, x16, #0xc0
  40129c:	br	x17

00000000004012a0 <textdomain@plt>:
  4012a0:	adrp	x16, 415000 <ferror@plt+0x13c00>
  4012a4:	ldr	x17, [x16, #200]
  4012a8:	add	x16, x16, #0xc8
  4012ac:	br	x17

00000000004012b0 <getopt_long@plt>:
  4012b0:	adrp	x16, 415000 <ferror@plt+0x13c00>
  4012b4:	ldr	x17, [x16, #208]
  4012b8:	add	x16, x16, #0xd0
  4012bc:	br	x17

00000000004012c0 <strcmp@plt>:
  4012c0:	adrp	x16, 415000 <ferror@plt+0x13c00>
  4012c4:	ldr	x17, [x16, #216]
  4012c8:	add	x16, x16, #0xd8
  4012cc:	br	x17

00000000004012d0 <warn@plt>:
  4012d0:	adrp	x16, 415000 <ferror@plt+0x13c00>
  4012d4:	ldr	x17, [x16, #224]
  4012d8:	add	x16, x16, #0xe0
  4012dc:	br	x17

00000000004012e0 <__ctype_b_loc@plt>:
  4012e0:	adrp	x16, 415000 <ferror@plt+0x13c00>
  4012e4:	ldr	x17, [x16, #232]
  4012e8:	add	x16, x16, #0xe8
  4012ec:	br	x17

00000000004012f0 <strtol@plt>:
  4012f0:	adrp	x16, 415000 <ferror@plt+0x13c00>
  4012f4:	ldr	x17, [x16, #240]
  4012f8:	add	x16, x16, #0xf0
  4012fc:	br	x17

0000000000401300 <free@plt>:
  401300:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401304:	ldr	x17, [x16, #248]
  401308:	add	x16, x16, #0xf8
  40130c:	br	x17

0000000000401310 <vasprintf@plt>:
  401310:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401314:	ldr	x17, [x16, #256]
  401318:	add	x16, x16, #0x100
  40131c:	br	x17

0000000000401320 <strndup@plt>:
  401320:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401324:	ldr	x17, [x16, #264]
  401328:	add	x16, x16, #0x108
  40132c:	br	x17

0000000000401330 <strspn@plt>:
  401330:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401334:	ldr	x17, [x16, #272]
  401338:	add	x16, x16, #0x110
  40133c:	br	x17

0000000000401340 <strchr@plt>:
  401340:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401344:	ldr	x17, [x16, #280]
  401348:	add	x16, x16, #0x118
  40134c:	br	x17

0000000000401350 <pread@plt>:
  401350:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401354:	ldr	x17, [x16, #288]
  401358:	add	x16, x16, #0x120
  40135c:	br	x17

0000000000401360 <fflush@plt>:
  401360:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401364:	ldr	x17, [x16, #296]
  401368:	add	x16, x16, #0x128
  40136c:	br	x17

0000000000401370 <warnx@plt>:
  401370:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401374:	ldr	x17, [x16, #304]
  401378:	add	x16, x16, #0x130
  40137c:	br	x17

0000000000401380 <dcgettext@plt>:
  401380:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401384:	ldr	x17, [x16, #312]
  401388:	add	x16, x16, #0x138
  40138c:	br	x17

0000000000401390 <errx@plt>:
  401390:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401394:	ldr	x17, [x16, #320]
  401398:	add	x16, x16, #0x140
  40139c:	br	x17

00000000004013a0 <strcspn@plt>:
  4013a0:	adrp	x16, 415000 <ferror@plt+0x13c00>
  4013a4:	ldr	x17, [x16, #328]
  4013a8:	add	x16, x16, #0x148
  4013ac:	br	x17

00000000004013b0 <printf@plt>:
  4013b0:	adrp	x16, 415000 <ferror@plt+0x13c00>
  4013b4:	ldr	x17, [x16, #336]
  4013b8:	add	x16, x16, #0x150
  4013bc:	br	x17

00000000004013c0 <__errno_location@plt>:
  4013c0:	adrp	x16, 415000 <ferror@plt+0x13c00>
  4013c4:	ldr	x17, [x16, #344]
  4013c8:	add	x16, x16, #0x158
  4013cc:	br	x17

00000000004013d0 <fprintf@plt>:
  4013d0:	adrp	x16, 415000 <ferror@plt+0x13c00>
  4013d4:	ldr	x17, [x16, #352]
  4013d8:	add	x16, x16, #0x160
  4013dc:	br	x17

00000000004013e0 <err@plt>:
  4013e0:	adrp	x16, 415000 <ferror@plt+0x13c00>
  4013e4:	ldr	x17, [x16, #360]
  4013e8:	add	x16, x16, #0x168
  4013ec:	br	x17

00000000004013f0 <setlocale@plt>:
  4013f0:	adrp	x16, 415000 <ferror@plt+0x13c00>
  4013f4:	ldr	x17, [x16, #368]
  4013f8:	add	x16, x16, #0x170
  4013fc:	br	x17

0000000000401400 <ferror@plt>:
  401400:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401404:	ldr	x17, [x16, #376]
  401408:	add	x16, x16, #0x178
  40140c:	br	x17

Disassembly of section .text:

0000000000401410 <.text>:
  401410:	stp	x29, x30, [sp, #-128]!
  401414:	mov	x29, sp
  401418:	stp	x19, x20, [sp, #16]
  40141c:	mov	w19, w0
  401420:	mov	x20, x1
  401424:	mov	w0, #0x6                   	// #6
  401428:	adrp	x1, 403000 <ferror@plt+0x1c00>
  40142c:	add	x1, x1, #0x750
  401430:	stp	x21, x22, [sp, #32]
  401434:	adrp	x21, 403000 <ferror@plt+0x1c00>
  401438:	stp	x23, x24, [sp, #48]
  40143c:	add	x21, x21, #0x6f0
  401440:	adrp	x24, 403000 <ferror@plt+0x1c00>
  401444:	stp	x25, x26, [sp, #64]
  401448:	adrp	x23, 403000 <ferror@plt+0x1c00>
  40144c:	add	x24, x24, #0x9f0
  401450:	stp	x27, x28, [sp, #80]
  401454:	bl	4013f0 <setlocale@plt>
  401458:	adrp	x1, 403000 <ferror@plt+0x1c00>
  40145c:	add	x1, x1, #0x6d8
  401460:	mov	x0, x21
  401464:	bl	401220 <bindtextdomain@plt>
  401468:	add	x23, x23, #0x8f8
  40146c:	mov	x0, x21
  401470:	mov	x22, #0x0                   	// #0
  401474:	bl	4012a0 <textdomain@plt>
  401478:	mov	w21, #0x0                   	// #0
  40147c:	adrp	x0, 401000 <memcpy@plt-0x110>
  401480:	add	x0, x0, #0xa80
  401484:	bl	403690 <ferror@plt+0x2290>
  401488:	adrp	x25, 415000 <ferror@plt+0x13c00>
  40148c:	adrp	x1, 403000 <ferror@plt+0x1c00>
  401490:	add	x26, x1, #0x700
  401494:	mov	x3, x24
  401498:	mov	x2, x23
  40149c:	mov	x1, x20
  4014a0:	mov	w0, w19
  4014a4:	mov	x4, #0x0                   	// #0
  4014a8:	bl	4012b0 <getopt_long@plt>
  4014ac:	cmn	w0, #0x1
  4014b0:	b.eq	40156c <ferror@plt+0x16c>  // b.none
  4014b4:	cmp	w0, #0x64
  4014b8:	b.eq	401544 <ferror@plt+0x144>  // b.none
  4014bc:	b.gt	4014f8 <ferror@plt+0xf8>
  4014c0:	cmp	w0, #0x56
  4014c4:	b.ne	40150c <ferror@plt+0x10c>  // b.any
  4014c8:	mov	w2, #0x5                   	// #5
  4014cc:	adrp	x1, 403000 <ferror@plt+0x1c00>
  4014d0:	mov	x0, #0x0                   	// #0
  4014d4:	add	x1, x1, #0x720
  4014d8:	bl	401380 <dcgettext@plt>
  4014dc:	adrp	x1, 415000 <ferror@plt+0x13c00>
  4014e0:	adrp	x2, 403000 <ferror@plt+0x1c00>
  4014e4:	add	x2, x2, #0x730
  4014e8:	ldr	x1, [x1, #440]
  4014ec:	bl	4013b0 <printf@plt>
  4014f0:	mov	w0, #0x0                   	// #0
  4014f4:	bl	401160 <exit@plt>
  4014f8:	cmp	w0, #0x68
  4014fc:	b.eq	401804 <ferror@plt+0x404>  // b.none
  401500:	cmp	w0, #0x78
  401504:	mov	w21, #0x1                   	// #1
  401508:	b.eq	401494 <ferror@plt+0x94>  // b.none
  40150c:	adrp	x0, 415000 <ferror@plt+0x13c00>
  401510:	adrp	x1, 403000 <ferror@plt+0x1c00>
  401514:	add	x1, x1, #0x8d0
  401518:	mov	w2, #0x5                   	// #5
  40151c:	ldr	x19, [x0, #408]
  401520:	mov	x0, #0x0                   	// #0
  401524:	bl	401380 <dcgettext@plt>
  401528:	mov	x1, x0
  40152c:	adrp	x2, 415000 <ferror@plt+0x13c00>
  401530:	mov	x0, x19
  401534:	ldr	x2, [x2, #440]
  401538:	bl	4013d0 <fprintf@plt>
  40153c:	mov	w0, #0x1                   	// #1
  401540:	bl	401160 <exit@plt>
  401544:	ldr	x22, [x25, #416]
  401548:	mov	w2, #0x5                   	// #5
  40154c:	mov	x1, x26
  401550:	mov	x0, #0x0                   	// #0
  401554:	bl	401380 <dcgettext@plt>
  401558:	mov	x1, x0
  40155c:	mov	x0, x22
  401560:	bl	402708 <ferror@plt+0x1308>
  401564:	mov	x22, x0
  401568:	b	401494 <ferror@plt+0x94>
  40156c:	adrp	x0, 415000 <ferror@plt+0x13c00>
  401570:	ldr	w24, [x0, #424]
  401574:	sub	w0, w19, w24
  401578:	str	w0, [sp, #100]
  40157c:	cmp	w0, #0x0
  401580:	b.le	401944 <ferror@plt+0x544>
  401584:	sxtw	x24, w24
  401588:	adrp	x28, 403000 <ferror@plt+0x1c00>
  40158c:	mov	w26, #0x0                   	// #0
  401590:	add	x0, x28, #0x9c8
  401594:	str	x0, [sp, #104]
  401598:	cmp	w19, w24
  40159c:	b.le	401744 <ferror@plt+0x344>
  4015a0:	ldr	x25, [x20, x24, lsl #3]
  4015a4:	mov	w1, #0x0                   	// #0
  4015a8:	mov	x0, x25
  4015ac:	bl	4011f0 <open@plt>
  4015b0:	mov	w23, w0
  4015b4:	tbnz	w0, #31, 4017e0 <ferror@plt+0x3e0>
  4015b8:	add	x1, sp, #0x78
  4015bc:	mov	x3, #0x8000                	// #32768
  4015c0:	mov	x2, #0x8                   	// #8
  4015c4:	bl	401350 <pread@plt>
  4015c8:	cmn	x0, #0x1
  4015cc:	b.eq	4016c8 <ferror@plt+0x2c8>  // b.none
  4015d0:	mov	x1, #0x4301                	// #17153
  4015d4:	ldr	x0, [sp, #120]
  4015d8:	movk	x1, #0x3044, lsl #16
  4015dc:	movk	x1, #0x3130, lsl #32
  4015e0:	movk	x1, #0x1, lsl #48
  4015e4:	cmp	x0, x1
  4015e8:	b.ne	4016c8 <ferror@plt+0x2c8>  // b.any
  4015ec:	add	x1, sp, #0x78
  4015f0:	mov	w0, w23
  4015f4:	mov	x3, #0x8050                	// #32848
  4015f8:	mov	x2, #0x8                   	// #8
  4015fc:	bl	401350 <pread@plt>
  401600:	cmp	x0, #0x8
  401604:	b.ne	401784 <ferror@plt+0x384>  // b.any
  401608:	add	x1, sp, #0x70
  40160c:	mov	w0, w23
  401610:	mov	x3, #0x8080                	// #32896
  401614:	mov	x2, #0x4                   	// #4
  401618:	bl	401350 <pread@plt>
  40161c:	cmp	x0, #0x4
  401620:	b.ne	401784 <ferror@plt+0x384>  // b.any
  401624:	ldp	w28, w2, [sp, #120]
  401628:	cmp	w21, #0x0
  40162c:	mov	w27, w21
  401630:	rev	w2, w2
  401634:	ccmp	w28, w2, #0x4, ne  // ne = any
  401638:	b.ne	40170c <ferror@plt+0x30c>  // b.any
  40163c:	ldrh	w2, [sp, #114]
  401640:	cmp	w27, #0x0
  401644:	ldrh	w27, [sp, #112]
  401648:	rev16	w2, w2
  40164c:	and	w2, w2, #0xffff
  401650:	ccmp	w27, w2, #0x4, ne  // ne = any
  401654:	b.ne	401698 <ferror@plt+0x298>  // b.any
  401658:	ldr	w0, [sp, #100]
  40165c:	cmp	w0, #0x1
  401660:	b.ne	4016b4 <ferror@plt+0x2b4>  // b.any
  401664:	cbnz	w21, 4016e8 <ferror@plt+0x2e8>
  401668:	and	x0, x27, #0xffff
  40166c:	cbz	x22, 401720 <ferror@plt+0x320>
  401670:	cmp	x22, x0
  401674:	b.eq	401730 <ferror@plt+0x330>  // b.none
  401678:	smull	x1, w27, w28
  40167c:	ldr	x0, [sp, #104]
  401680:	sdiv	x1, x1, x22
  401684:	bl	4013b0 <printf@plt>
  401688:	mov	w0, w23
  40168c:	add	x24, x24, #0x1
  401690:	bl	401270 <close@plt>
  401694:	b	401598 <ferror@plt+0x198>
  401698:	mov	w1, w27
  40169c:	adrp	x0, 403000 <ferror@plt+0x1c00>
  4016a0:	add	x0, x0, #0x980
  4016a4:	bl	401370 <warnx@plt>
  4016a8:	ldr	w0, [sp, #100]
  4016ac:	cmp	w0, #0x1
  4016b0:	b.eq	4016e8 <ferror@plt+0x2e8>  // b.none
  4016b4:	mov	x1, x25
  4016b8:	adrp	x0, 403000 <ferror@plt+0x1c00>
  4016bc:	add	x0, x0, #0x9c0
  4016c0:	bl	4013b0 <printf@plt>
  4016c4:	b	401664 <ferror@plt+0x264>
  4016c8:	mov	w2, #0x5                   	// #5
  4016cc:	adrp	x1, 403000 <ferror@plt+0x1c00>
  4016d0:	mov	x0, #0x0                   	// #0
  4016d4:	add	x1, x1, #0x928
  4016d8:	bl	401380 <dcgettext@plt>
  4016dc:	mov	x1, x25
  4016e0:	bl	401370 <warnx@plt>
  4016e4:	b	4015ec <ferror@plt+0x1ec>
  4016e8:	mov	w2, #0x5                   	// #5
  4016ec:	adrp	x1, 403000 <ferror@plt+0x1c00>
  4016f0:	mov	x0, #0x0                   	// #0
  4016f4:	add	x1, x1, #0x998
  4016f8:	bl	401380 <dcgettext@plt>
  4016fc:	mov	w2, w27
  401700:	mov	w1, w28
  401704:	bl	4013b0 <printf@plt>
  401708:	b	401688 <ferror@plt+0x288>
  40170c:	mov	w1, w28
  401710:	adrp	x0, 403000 <ferror@plt+0x1c00>
  401714:	add	x0, x0, #0x968
  401718:	bl	401370 <warnx@plt>
  40171c:	b	40163c <ferror@plt+0x23c>
  401720:	smull	x1, w27, w28
  401724:	ldr	x0, [sp, #104]
  401728:	bl	4013b0 <printf@plt>
  40172c:	b	401688 <ferror@plt+0x288>
  401730:	mov	w1, w28
  401734:	adrp	x0, 403000 <ferror@plt+0x1c00>
  401738:	add	x0, x0, #0x9d0
  40173c:	bl	4013b0 <printf@plt>
  401740:	b	401688 <ferror@plt+0x288>
  401744:	ldr	w0, [sp, #100]
  401748:	cmp	w26, w0
  40174c:	b.eq	40177c <ferror@plt+0x37c>  // b.none
  401750:	cmp	w26, #0x0
  401754:	mov	w0, #0x40                  	// #64
  401758:	csel	w26, w26, w0, eq  // eq = none
  40175c:	mov	w0, w26
  401760:	ldp	x19, x20, [sp, #16]
  401764:	ldp	x21, x22, [sp, #32]
  401768:	ldp	x23, x24, [sp, #48]
  40176c:	ldp	x25, x26, [sp, #64]
  401770:	ldp	x27, x28, [sp, #80]
  401774:	ldp	x29, x30, [sp], #128
  401778:	ret
  40177c:	mov	w26, #0x20                  	// #32
  401780:	b	40175c <ferror@plt+0x35c>
  401784:	bl	4013c0 <__errno_location@plt>
  401788:	ldr	w0, [x0]
  40178c:	cbz	w0, 4017c0 <ferror@plt+0x3c0>
  401790:	mov	w2, #0x5                   	// #5
  401794:	adrp	x1, 403000 <ferror@plt+0x1c00>
  401798:	mov	x0, #0x0                   	// #0
  40179c:	add	x1, x1, #0x950
  4017a0:	bl	401380 <dcgettext@plt>
  4017a4:	mov	x1, x25
  4017a8:	bl	4012d0 <warn@plt>
  4017ac:	add	w26, w26, #0x1
  4017b0:	mov	w0, w23
  4017b4:	bl	401270 <close@plt>
  4017b8:	add	x24, x24, #0x1
  4017bc:	b	401598 <ferror@plt+0x198>
  4017c0:	mov	w2, #0x5                   	// #5
  4017c4:	adrp	x1, 403000 <ferror@plt+0x1c00>
  4017c8:	mov	x0, #0x0                   	// #0
  4017cc:	add	x1, x1, #0x950
  4017d0:	bl	401380 <dcgettext@plt>
  4017d4:	mov	x1, x25
  4017d8:	bl	401370 <warnx@plt>
  4017dc:	b	4017ac <ferror@plt+0x3ac>
  4017e0:	mov	w2, #0x5                   	// #5
  4017e4:	adrp	x1, 403000 <ferror@plt+0x1c00>
  4017e8:	mov	x0, #0x0                   	// #0
  4017ec:	add	x1, x1, #0x918
  4017f0:	bl	401380 <dcgettext@plt>
  4017f4:	add	w26, w26, #0x1
  4017f8:	mov	x1, x25
  4017fc:	bl	4012d0 <warn@plt>
  401800:	b	4017b8 <ferror@plt+0x3b8>
  401804:	adrp	x19, 415000 <ferror@plt+0x13c00>
  401808:	mov	w2, #0x5                   	// #5
  40180c:	adrp	x1, 403000 <ferror@plt+0x1c00>
  401810:	mov	x0, #0x0                   	// #0
  401814:	add	x1, x1, #0x748
  401818:	bl	401380 <dcgettext@plt>
  40181c:	ldr	x1, [x19, #432]
  401820:	bl	401150 <fputs@plt>
  401824:	mov	w2, #0x5                   	// #5
  401828:	adrp	x1, 403000 <ferror@plt+0x1c00>
  40182c:	ldr	x20, [x19, #432]
  401830:	add	x1, x1, #0x758
  401834:	mov	x0, #0x0                   	// #0
  401838:	bl	401380 <dcgettext@plt>
  40183c:	adrp	x2, 415000 <ferror@plt+0x13c00>
  401840:	mov	x1, x0
  401844:	mov	x0, x20
  401848:	ldr	x2, [x2, #440]
  40184c:	bl	4013d0 <fprintf@plt>
  401850:	ldr	x1, [x19, #432]
  401854:	mov	w0, #0xa                   	// #10
  401858:	bl	4011a0 <fputc@plt>
  40185c:	mov	w2, #0x5                   	// #5
  401860:	adrp	x1, 403000 <ferror@plt+0x1c00>
  401864:	mov	x0, #0x0                   	// #0
  401868:	add	x1, x1, #0x780
  40186c:	bl	401380 <dcgettext@plt>
  401870:	ldr	x1, [x19, #432]
  401874:	bl	401150 <fputs@plt>
  401878:	mov	w2, #0x5                   	// #5
  40187c:	adrp	x1, 403000 <ferror@plt+0x1c00>
  401880:	mov	x0, #0x0                   	// #0
  401884:	add	x1, x1, #0x7b0
  401888:	bl	401380 <dcgettext@plt>
  40188c:	ldr	x1, [x19, #432]
  401890:	bl	401150 <fputs@plt>
  401894:	mov	w2, #0x5                   	// #5
  401898:	adrp	x1, 403000 <ferror@plt+0x1c00>
  40189c:	mov	x0, #0x0                   	// #0
  4018a0:	add	x1, x1, #0x7c0
  4018a4:	bl	401380 <dcgettext@plt>
  4018a8:	ldr	x1, [x19, #432]
  4018ac:	bl	401150 <fputs@plt>
  4018b0:	mov	w2, #0x5                   	// #5
  4018b4:	adrp	x1, 403000 <ferror@plt+0x1c00>
  4018b8:	mov	x0, #0x0                   	// #0
  4018bc:	add	x1, x1, #0x808
  4018c0:	bl	401380 <dcgettext@plt>
  4018c4:	ldr	x1, [x19, #432]
  4018c8:	bl	401150 <fputs@plt>
  4018cc:	mov	w2, #0x5                   	// #5
  4018d0:	adrp	x1, 403000 <ferror@plt+0x1c00>
  4018d4:	mov	x0, #0x0                   	// #0
  4018d8:	add	x1, x1, #0x840
  4018dc:	bl	401380 <dcgettext@plt>
  4018e0:	mov	x19, x0
  4018e4:	mov	w2, #0x5                   	// #5
  4018e8:	adrp	x1, 403000 <ferror@plt+0x1c00>
  4018ec:	mov	x0, #0x0                   	// #0
  4018f0:	add	x1, x1, #0x858
  4018f4:	bl	401380 <dcgettext@plt>
  4018f8:	mov	x4, x0
  4018fc:	adrp	x3, 403000 <ferror@plt+0x1c00>
  401900:	add	x3, x3, #0x868
  401904:	mov	x2, x19
  401908:	adrp	x1, 403000 <ferror@plt+0x1c00>
  40190c:	adrp	x0, 403000 <ferror@plt+0x1c00>
  401910:	add	x1, x1, #0x878
  401914:	add	x0, x0, #0x888
  401918:	bl	4013b0 <printf@plt>
  40191c:	mov	w2, #0x5                   	// #5
  401920:	adrp	x1, 403000 <ferror@plt+0x1c00>
  401924:	mov	x0, #0x0                   	// #0
  401928:	add	x1, x1, #0x8a0
  40192c:	bl	401380 <dcgettext@plt>
  401930:	adrp	x1, 403000 <ferror@plt+0x1c00>
  401934:	add	x1, x1, #0x8c0
  401938:	bl	4013b0 <printf@plt>
  40193c:	mov	w0, #0x0                   	// #0
  401940:	bl	401160 <exit@plt>
  401944:	adrp	x1, 403000 <ferror@plt+0x1c00>
  401948:	add	x1, x1, #0x900
  40194c:	mov	w2, #0x5                   	// #5
  401950:	mov	x0, #0x0                   	// #0
  401954:	bl	401380 <dcgettext@plt>
  401958:	bl	401370 <warnx@plt>
  40195c:	adrp	x0, 415000 <ferror@plt+0x13c00>
  401960:	adrp	x1, 403000 <ferror@plt+0x1c00>
  401964:	mov	w2, #0x5                   	// #5
  401968:	add	x1, x1, #0x8d0
  40196c:	ldr	x19, [x0, #408]
  401970:	b	401520 <ferror@plt+0x120>
  401974:	mov	x29, #0x0                   	// #0
  401978:	mov	x30, #0x0                   	// #0
  40197c:	mov	x5, x0
  401980:	ldr	x1, [sp]
  401984:	add	x2, sp, #0x8
  401988:	mov	x6, sp
  40198c:	movz	x0, #0x0, lsl #48
  401990:	movk	x0, #0x0, lsl #32
  401994:	movk	x0, #0x40, lsl #16
  401998:	movk	x0, #0x1410
  40199c:	movz	x3, #0x0, lsl #48
  4019a0:	movk	x3, #0x0, lsl #32
  4019a4:	movk	x3, #0x40, lsl #16
  4019a8:	movk	x3, #0x3608
  4019ac:	movz	x4, #0x0, lsl #48
  4019b0:	movk	x4, #0x0, lsl #32
  4019b4:	movk	x4, #0x40, lsl #16
  4019b8:	movk	x4, #0x3688
  4019bc:	bl	401230 <__libc_start_main@plt>
  4019c0:	bl	401290 <abort@plt>
  4019c4:	adrp	x0, 414000 <ferror@plt+0x12c00>
  4019c8:	ldr	x0, [x0, #4064]
  4019cc:	cbz	x0, 4019d4 <ferror@plt+0x5d4>
  4019d0:	b	401280 <__gmon_start__@plt>
  4019d4:	ret
  4019d8:	adrp	x0, 415000 <ferror@plt+0x13c00>
  4019dc:	add	x0, x0, #0x198
  4019e0:	adrp	x1, 415000 <ferror@plt+0x13c00>
  4019e4:	add	x1, x1, #0x198
  4019e8:	cmp	x1, x0
  4019ec:	b.eq	401a04 <ferror@plt+0x604>  // b.none
  4019f0:	adrp	x1, 403000 <ferror@plt+0x1c00>
  4019f4:	ldr	x1, [x1, #1720]
  4019f8:	cbz	x1, 401a04 <ferror@plt+0x604>
  4019fc:	mov	x16, x1
  401a00:	br	x16
  401a04:	ret
  401a08:	adrp	x0, 415000 <ferror@plt+0x13c00>
  401a0c:	add	x0, x0, #0x198
  401a10:	adrp	x1, 415000 <ferror@plt+0x13c00>
  401a14:	add	x1, x1, #0x198
  401a18:	sub	x1, x1, x0
  401a1c:	lsr	x2, x1, #63
  401a20:	add	x1, x2, x1, asr #3
  401a24:	cmp	xzr, x1, asr #1
  401a28:	asr	x1, x1, #1
  401a2c:	b.eq	401a44 <ferror@plt+0x644>  // b.none
  401a30:	adrp	x2, 403000 <ferror@plt+0x1c00>
  401a34:	ldr	x2, [x2, #1728]
  401a38:	cbz	x2, 401a44 <ferror@plt+0x644>
  401a3c:	mov	x16, x2
  401a40:	br	x16
  401a44:	ret
  401a48:	stp	x29, x30, [sp, #-32]!
  401a4c:	mov	x29, sp
  401a50:	str	x19, [sp, #16]
  401a54:	adrp	x19, 415000 <ferror@plt+0x13c00>
  401a58:	ldrb	w0, [x19, #448]
  401a5c:	cbnz	w0, 401a6c <ferror@plt+0x66c>
  401a60:	bl	4019d8 <ferror@plt+0x5d8>
  401a64:	mov	w0, #0x1                   	// #1
  401a68:	strb	w0, [x19, #448]
  401a6c:	ldr	x19, [sp, #16]
  401a70:	ldp	x29, x30, [sp], #32
  401a74:	ret
  401a78:	b	401a08 <ferror@plt+0x608>
  401a7c:	nop
  401a80:	stp	x29, x30, [sp, #-32]!
  401a84:	adrp	x0, 415000 <ferror@plt+0x13c00>
  401a88:	mov	x29, sp
  401a8c:	stp	x19, x20, [sp, #16]
  401a90:	ldr	x20, [x0, #432]
  401a94:	bl	4013c0 <__errno_location@plt>
  401a98:	mov	x19, x0
  401a9c:	mov	x0, x20
  401aa0:	str	wzr, [x19]
  401aa4:	bl	401400 <ferror@plt>
  401aa8:	cbz	w0, 401b48 <ferror@plt+0x748>
  401aac:	ldr	w0, [x19]
  401ab0:	cmp	w0, #0x9
  401ab4:	b.ne	401af8 <ferror@plt+0x6f8>  // b.any
  401ab8:	adrp	x0, 415000 <ferror@plt+0x13c00>
  401abc:	ldr	x20, [x0, #408]
  401ac0:	str	wzr, [x19]
  401ac4:	mov	x0, x20
  401ac8:	bl	401400 <ferror@plt>
  401acc:	cbnz	w0, 401ae0 <ferror@plt+0x6e0>
  401ad0:	mov	x0, x20
  401ad4:	bl	401360 <fflush@plt>
  401ad8:	cbz	w0, 401b28 <ferror@plt+0x728>
  401adc:	nop
  401ae0:	ldr	w0, [x19]
  401ae4:	cmp	w0, #0x9
  401ae8:	b.ne	401b20 <ferror@plt+0x720>  // b.any
  401aec:	ldp	x19, x20, [sp, #16]
  401af0:	ldp	x29, x30, [sp], #32
  401af4:	ret
  401af8:	cmp	w0, #0x20
  401afc:	b.eq	401ab8 <ferror@plt+0x6b8>  // b.none
  401b00:	adrp	x1, 403000 <ferror@plt+0x1c00>
  401b04:	mov	w2, #0x5                   	// #5
  401b08:	add	x1, x1, #0x6c8
  401b0c:	cbz	w0, 401b74 <ferror@plt+0x774>
  401b10:	mov	x0, #0x0                   	// #0
  401b14:	bl	401380 <dcgettext@plt>
  401b18:	bl	4012d0 <warn@plt>
  401b1c:	nop
  401b20:	mov	w0, #0x1                   	// #1
  401b24:	bl	401120 <_exit@plt>
  401b28:	mov	x0, x20
  401b2c:	bl	4011d0 <fileno@plt>
  401b30:	tbnz	w0, #31, 401ae0 <ferror@plt+0x6e0>
  401b34:	bl	401170 <dup@plt>
  401b38:	tbnz	w0, #31, 401ae0 <ferror@plt+0x6e0>
  401b3c:	bl	401270 <close@plt>
  401b40:	cbz	w0, 401aec <ferror@plt+0x6ec>
  401b44:	b	401ae0 <ferror@plt+0x6e0>
  401b48:	mov	x0, x20
  401b4c:	bl	401360 <fflush@plt>
  401b50:	cbnz	w0, 401aac <ferror@plt+0x6ac>
  401b54:	mov	x0, x20
  401b58:	bl	4011d0 <fileno@plt>
  401b5c:	tbnz	w0, #31, 401aac <ferror@plt+0x6ac>
  401b60:	bl	401170 <dup@plt>
  401b64:	tbnz	w0, #31, 401aac <ferror@plt+0x6ac>
  401b68:	bl	401270 <close@plt>
  401b6c:	cbz	w0, 401ab8 <ferror@plt+0x6b8>
  401b70:	b	401aac <ferror@plt+0x6ac>
  401b74:	mov	x0, #0x0                   	// #0
  401b78:	bl	401380 <dcgettext@plt>
  401b7c:	bl	401370 <warnx@plt>
  401b80:	b	401b20 <ferror@plt+0x720>
  401b84:	nop
  401b88:	str	xzr, [x1]
  401b8c:	mov	x2, x0
  401b90:	cbz	x0, 401c08 <ferror@plt+0x808>
  401b94:	ldrsb	w3, [x0]
  401b98:	cmp	w3, #0x2f
  401b9c:	b.ne	401bf4 <ferror@plt+0x7f4>  // b.any
  401ba0:	ldrsb	w3, [x2, #1]
  401ba4:	mov	x0, x2
  401ba8:	add	x2, x2, #0x1
  401bac:	cmp	w3, #0x2f
  401bb0:	b.eq	401ba0 <ferror@plt+0x7a0>  // b.none
  401bb4:	mov	x3, #0x1                   	// #1
  401bb8:	str	x3, [x1]
  401bbc:	ldrsb	w3, [x0, #1]
  401bc0:	cmp	w3, #0x2f
  401bc4:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  401bc8:	b.eq	401bf0 <ferror@plt+0x7f0>  // b.none
  401bcc:	sub	x2, x2, #0x1
  401bd0:	mov	x3, #0x2                   	// #2
  401bd4:	nop
  401bd8:	str	x3, [x1]
  401bdc:	ldrsb	w4, [x2, x3]
  401be0:	add	x3, x3, #0x1
  401be4:	cmp	w4, #0x2f
  401be8:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  401bec:	b.ne	401bd8 <ferror@plt+0x7d8>  // b.any
  401bf0:	ret
  401bf4:	mov	x0, #0x0                   	// #0
  401bf8:	cbz	w3, 401bf0 <ferror@plt+0x7f0>
  401bfc:	mov	x0, x2
  401c00:	add	x2, x2, #0x1
  401c04:	b	401bb4 <ferror@plt+0x7b4>
  401c08:	mov	x0, #0x0                   	// #0
  401c0c:	ret
  401c10:	stp	x29, x30, [sp, #-48]!
  401c14:	mov	x29, sp
  401c18:	stp	x19, x20, [sp, #16]
  401c1c:	mov	x20, x0
  401c20:	mov	w19, #0x0                   	// #0
  401c24:	str	x21, [sp, #32]
  401c28:	mov	x21, x1
  401c2c:	ldrsb	w1, [x0]
  401c30:	mov	x0, #0x0                   	// #0
  401c34:	cbz	w1, 401c5c <ferror@plt+0x85c>
  401c38:	cmp	w1, #0x5c
  401c3c:	b.eq	401c6c <ferror@plt+0x86c>  // b.none
  401c40:	mov	x0, x21
  401c44:	bl	401340 <strchr@plt>
  401c48:	cbnz	x0, 401c98 <ferror@plt+0x898>
  401c4c:	add	w19, w19, #0x1
  401c50:	sxtw	x0, w19
  401c54:	ldrsb	w1, [x20, w19, sxtw]
  401c58:	cbnz	w1, 401c38 <ferror@plt+0x838>
  401c5c:	ldp	x19, x20, [sp, #16]
  401c60:	ldr	x21, [sp, #32]
  401c64:	ldp	x29, x30, [sp], #48
  401c68:	ret
  401c6c:	add	w0, w19, #0x1
  401c70:	ldrsb	w0, [x20, w0, sxtw]
  401c74:	cbz	w0, 401c98 <ferror@plt+0x898>
  401c78:	add	w19, w19, #0x2
  401c7c:	sxtw	x0, w19
  401c80:	ldrsb	w1, [x20, w19, sxtw]
  401c84:	cbnz	w1, 401c38 <ferror@plt+0x838>
  401c88:	ldp	x19, x20, [sp, #16]
  401c8c:	ldr	x21, [sp, #32]
  401c90:	ldp	x29, x30, [sp], #48
  401c94:	ret
  401c98:	sxtw	x0, w19
  401c9c:	ldp	x19, x20, [sp, #16]
  401ca0:	ldr	x21, [sp, #32]
  401ca4:	ldp	x29, x30, [sp], #48
  401ca8:	ret
  401cac:	nop
  401cb0:	stp	x29, x30, [sp, #-80]!
  401cb4:	mov	x29, sp
  401cb8:	stp	x19, x20, [sp, #16]
  401cbc:	mov	x19, x0
  401cc0:	stp	x21, x22, [sp, #32]
  401cc4:	mov	x22, x1
  401cc8:	mov	w21, w2
  401ccc:	str	x23, [sp, #48]
  401cd0:	adrp	x23, 415000 <ferror@plt+0x13c00>
  401cd4:	str	xzr, [sp, #72]
  401cd8:	bl	4013c0 <__errno_location@plt>
  401cdc:	str	wzr, [x0]
  401ce0:	cbz	x19, 401cf4 <ferror@plt+0x8f4>
  401ce4:	mov	x20, x0
  401ce8:	ldrsb	w0, [x19]
  401cec:	adrp	x23, 415000 <ferror@plt+0x13c00>
  401cf0:	cbnz	w0, 401d0c <ferror@plt+0x90c>
  401cf4:	ldr	w0, [x23, #400]
  401cf8:	adrp	x1, 403000 <ferror@plt+0x1c00>
  401cfc:	mov	x3, x19
  401d00:	mov	x2, x22
  401d04:	add	x1, x1, #0xa90
  401d08:	bl	401390 <errx@plt>
  401d0c:	add	x1, sp, #0x48
  401d10:	mov	w2, w21
  401d14:	mov	x0, x19
  401d18:	mov	w3, #0x0                   	// #0
  401d1c:	bl	401250 <__strtoul_internal@plt>
  401d20:	ldr	w1, [x20]
  401d24:	cbnz	w1, 401d54 <ferror@plt+0x954>
  401d28:	ldr	x1, [sp, #72]
  401d2c:	cmp	x1, x19
  401d30:	b.eq	401cf4 <ferror@plt+0x8f4>  // b.none
  401d34:	cbz	x1, 401d40 <ferror@plt+0x940>
  401d38:	ldrsb	w1, [x1]
  401d3c:	cbnz	w1, 401cf4 <ferror@plt+0x8f4>
  401d40:	ldp	x19, x20, [sp, #16]
  401d44:	ldp	x21, x22, [sp, #32]
  401d48:	ldr	x23, [sp, #48]
  401d4c:	ldp	x29, x30, [sp], #80
  401d50:	ret
  401d54:	ldr	w0, [x23, #400]
  401d58:	cmp	w1, #0x22
  401d5c:	b.ne	401cf4 <ferror@plt+0x8f4>  // b.any
  401d60:	adrp	x1, 403000 <ferror@plt+0x1c00>
  401d64:	mov	x3, x19
  401d68:	mov	x2, x22
  401d6c:	add	x1, x1, #0xa90
  401d70:	bl	4013e0 <err@plt>
  401d74:	nop
  401d78:	stp	x29, x30, [sp, #-32]!
  401d7c:	mov	x29, sp
  401d80:	stp	x19, x20, [sp, #16]
  401d84:	mov	x19, x1
  401d88:	mov	x20, x0
  401d8c:	bl	4013c0 <__errno_location@plt>
  401d90:	mov	x4, x0
  401d94:	adrp	x0, 415000 <ferror@plt+0x13c00>
  401d98:	mov	w5, #0x22                  	// #34
  401d9c:	adrp	x1, 403000 <ferror@plt+0x1c00>
  401da0:	mov	x3, x20
  401da4:	ldr	w0, [x0, #400]
  401da8:	mov	x2, x19
  401dac:	str	w5, [x4]
  401db0:	add	x1, x1, #0xa90
  401db4:	bl	4013e0 <err@plt>
  401db8:	stp	x29, x30, [sp, #-32]!
  401dbc:	mov	x29, sp
  401dc0:	stp	x19, x20, [sp, #16]
  401dc4:	mov	x20, x1
  401dc8:	mov	x19, x0
  401dcc:	bl	401cb0 <ferror@plt+0x8b0>
  401dd0:	mov	x1, #0xffffffff            	// #4294967295
  401dd4:	cmp	x0, x1
  401dd8:	b.hi	401de8 <ferror@plt+0x9e8>  // b.pmore
  401ddc:	ldp	x19, x20, [sp, #16]
  401de0:	ldp	x29, x30, [sp], #32
  401de4:	ret
  401de8:	mov	x1, x20
  401dec:	mov	x0, x19
  401df0:	bl	401d78 <ferror@plt+0x978>
  401df4:	nop
  401df8:	adrp	x1, 415000 <ferror@plt+0x13c00>
  401dfc:	str	w0, [x1, #400]
  401e00:	ret
  401e04:	nop
  401e08:	stp	x29, x30, [sp, #-128]!
  401e0c:	mov	x29, sp
  401e10:	stp	x19, x20, [sp, #16]
  401e14:	mov	x20, x0
  401e18:	stp	x21, x22, [sp, #32]
  401e1c:	mov	x22, x1
  401e20:	stp	x23, x24, [sp, #48]
  401e24:	mov	x23, x2
  401e28:	str	xzr, [x1]
  401e2c:	bl	4013c0 <__errno_location@plt>
  401e30:	mov	x21, x0
  401e34:	cbz	x20, 4020c8 <ferror@plt+0xcc8>
  401e38:	ldrsb	w19, [x20]
  401e3c:	cbz	w19, 4020c8 <ferror@plt+0xcc8>
  401e40:	bl	4012e0 <__ctype_b_loc@plt>
  401e44:	mov	x24, x0
  401e48:	mov	x2, x20
  401e4c:	ldr	x0, [x0]
  401e50:	b	401e58 <ferror@plt+0xa58>
  401e54:	ldrsb	w19, [x2, #1]!
  401e58:	ubfiz	x1, x19, #1, #8
  401e5c:	ldrh	w1, [x0, x1]
  401e60:	tbnz	w1, #13, 401e54 <ferror@plt+0xa54>
  401e64:	cmp	w19, #0x2d
  401e68:	b.eq	4020c8 <ferror@plt+0xcc8>  // b.none
  401e6c:	stp	x25, x26, [sp, #64]
  401e70:	mov	x0, x20
  401e74:	mov	w3, #0x0                   	// #0
  401e78:	stp	x27, x28, [sp, #80]
  401e7c:	add	x27, sp, #0x78
  401e80:	mov	x1, x27
  401e84:	str	wzr, [x21]
  401e88:	mov	w2, #0x0                   	// #0
  401e8c:	str	xzr, [sp, #120]
  401e90:	bl	401250 <__strtoul_internal@plt>
  401e94:	mov	x25, x0
  401e98:	ldr	x28, [sp, #120]
  401e9c:	ldr	w0, [x21]
  401ea0:	cmp	x28, x20
  401ea4:	b.eq	4020b8 <ferror@plt+0xcb8>  // b.none
  401ea8:	cbnz	w0, 4020e8 <ferror@plt+0xce8>
  401eac:	cbz	x28, 40215c <ferror@plt+0xd5c>
  401eb0:	ldrsb	w0, [x28]
  401eb4:	mov	w20, #0x0                   	// #0
  401eb8:	mov	x26, #0x0                   	// #0
  401ebc:	cbz	w0, 40215c <ferror@plt+0xd5c>
  401ec0:	ldrsb	w0, [x28, #1]
  401ec4:	cmp	w0, #0x69
  401ec8:	b.eq	401f74 <ferror@plt+0xb74>  // b.none
  401ecc:	and	w1, w0, #0xffffffdf
  401ed0:	cmp	w1, #0x42
  401ed4:	b.ne	40214c <ferror@plt+0xd4c>  // b.any
  401ed8:	ldrsb	w0, [x28, #2]
  401edc:	cbz	w0, 402194 <ferror@plt+0xd94>
  401ee0:	bl	4011c0 <localeconv@plt>
  401ee4:	cbz	x0, 4020c0 <ferror@plt+0xcc0>
  401ee8:	ldr	x1, [x0]
  401eec:	cbz	x1, 4020c0 <ferror@plt+0xcc0>
  401ef0:	mov	x0, x1
  401ef4:	str	x1, [sp, #104]
  401ef8:	bl	401140 <strlen@plt>
  401efc:	mov	x19, x0
  401f00:	cbnz	x26, 4020c0 <ferror@plt+0xcc0>
  401f04:	ldrsb	w0, [x28]
  401f08:	cbz	w0, 4020c0 <ferror@plt+0xcc0>
  401f0c:	ldr	x1, [sp, #104]
  401f10:	mov	x2, x19
  401f14:	mov	x0, x1
  401f18:	mov	x1, x28
  401f1c:	bl	401210 <strncmp@plt>
  401f20:	cbnz	w0, 4020c0 <ferror@plt+0xcc0>
  401f24:	ldrsb	w4, [x28, x19]
  401f28:	add	x1, x28, x19
  401f2c:	cmp	w4, #0x30
  401f30:	b.ne	402170 <ferror@plt+0xd70>  // b.any
  401f34:	add	w0, w20, #0x1
  401f38:	mov	x19, x1
  401f3c:	nop
  401f40:	sub	w3, w19, w1
  401f44:	ldrsb	w4, [x19, #1]!
  401f48:	add	w20, w3, w0
  401f4c:	cmp	w4, #0x30
  401f50:	b.eq	401f40 <ferror@plt+0xb40>  // b.none
  401f54:	ldr	x0, [x24]
  401f58:	ldrh	w0, [x0, w4, sxtw #1]
  401f5c:	tbnz	w0, #11, 4020fc <ferror@plt+0xcfc>
  401f60:	mov	x28, x19
  401f64:	str	x19, [sp, #120]
  401f68:	ldrsb	w0, [x28, #1]
  401f6c:	cmp	w0, #0x69
  401f70:	b.ne	401ecc <ferror@plt+0xacc>  // b.any
  401f74:	ldrsb	w0, [x28, #2]
  401f78:	and	w0, w0, #0xffffffdf
  401f7c:	cmp	w0, #0x42
  401f80:	b.ne	401ee0 <ferror@plt+0xae0>  // b.any
  401f84:	ldrsb	w0, [x28, #3]
  401f88:	cbnz	w0, 401ee0 <ferror@plt+0xae0>
  401f8c:	mov	x19, #0x400                 	// #1024
  401f90:	ldrsb	w27, [x28]
  401f94:	adrp	x24, 403000 <ferror@plt+0x1c00>
  401f98:	add	x24, x24, #0xaa0
  401f9c:	mov	x0, x24
  401fa0:	mov	w1, w27
  401fa4:	bl	401340 <strchr@plt>
  401fa8:	cbz	x0, 40219c <ferror@plt+0xd9c>
  401fac:	sub	x1, x0, x24
  401fb0:	add	w1, w1, #0x1
  401fb4:	cbz	w1, 4021b8 <ferror@plt+0xdb8>
  401fb8:	sxtw	x2, w19
  401fbc:	umulh	x0, x25, x2
  401fc0:	cbnz	x0, 402188 <ferror@plt+0xd88>
  401fc4:	sub	w0, w1, #0x2
  401fc8:	b	401fd8 <ferror@plt+0xbd8>
  401fcc:	umulh	x3, x25, x2
  401fd0:	sub	w0, w0, #0x1
  401fd4:	cbnz	x3, 402188 <ferror@plt+0xd88>
  401fd8:	mul	x25, x25, x2
  401fdc:	cmn	w0, #0x1
  401fe0:	b.ne	401fcc <ferror@plt+0xbcc>  // b.any
  401fe4:	mov	w0, #0x0                   	// #0
  401fe8:	cbz	x23, 401ff0 <ferror@plt+0xbf0>
  401fec:	str	w1, [x23]
  401ff0:	cmp	x26, #0x0
  401ff4:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  401ff8:	b.eq	4020a4 <ferror@plt+0xca4>  // b.none
  401ffc:	sub	w1, w1, #0x2
  402000:	mov	x5, #0x1                   	// #1
  402004:	b	402014 <ferror@plt+0xc14>
  402008:	umulh	x2, x5, x19
  40200c:	sub	w1, w1, #0x1
  402010:	cbnz	x2, 402020 <ferror@plt+0xc20>
  402014:	mul	x5, x5, x19
  402018:	cmn	w1, #0x1
  40201c:	b.ne	402008 <ferror@plt+0xc08>  // b.any
  402020:	cmp	x26, #0xa
  402024:	mov	x1, #0xa                   	// #10
  402028:	b.ls	402040 <ferror@plt+0xc40>  // b.plast
  40202c:	nop
  402030:	add	x1, x1, x1, lsl #2
  402034:	cmp	x26, x1, lsl #1
  402038:	lsl	x1, x1, #1
  40203c:	b.hi	402030 <ferror@plt+0xc30>  // b.pmore
  402040:	cbz	w20, 40205c <ferror@plt+0xc5c>
  402044:	mov	w2, #0x0                   	// #0
  402048:	add	x1, x1, x1, lsl #2
  40204c:	add	w2, w2, #0x1
  402050:	cmp	w20, w2
  402054:	lsl	x1, x1, #1
  402058:	b.ne	402048 <ferror@plt+0xc48>  // b.any
  40205c:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  402060:	mov	x4, #0x1                   	// #1
  402064:	movk	x8, #0xcccd
  402068:	umulh	x6, x26, x8
  40206c:	add	x7, x4, x4, lsl #2
  402070:	mov	x3, x4
  402074:	cmp	x26, #0x9
  402078:	lsl	x4, x7, #1
  40207c:	lsr	x2, x6, #3
  402080:	add	x2, x2, x2, lsl #2
  402084:	sub	x2, x26, x2, lsl #1
  402088:	lsr	x26, x6, #3
  40208c:	cbz	x2, 4020a0 <ferror@plt+0xca0>
  402090:	udiv	x3, x1, x3
  402094:	udiv	x2, x3, x2
  402098:	udiv	x2, x5, x2
  40209c:	add	x25, x25, x2
  4020a0:	b.hi	402068 <ferror@plt+0xc68>  // b.pmore
  4020a4:	str	x25, [x22]
  4020a8:	tbnz	w0, #31, 402178 <ferror@plt+0xd78>
  4020ac:	ldp	x25, x26, [sp, #64]
  4020b0:	ldp	x27, x28, [sp, #80]
  4020b4:	b	4020d4 <ferror@plt+0xcd4>
  4020b8:	cbnz	w0, 4020f4 <ferror@plt+0xcf4>
  4020bc:	nop
  4020c0:	ldp	x25, x26, [sp, #64]
  4020c4:	ldp	x27, x28, [sp, #80]
  4020c8:	mov	w1, #0x16                  	// #22
  4020cc:	mov	w0, #0xffffffea            	// #-22
  4020d0:	str	w1, [x21]
  4020d4:	ldp	x19, x20, [sp, #16]
  4020d8:	ldp	x21, x22, [sp, #32]
  4020dc:	ldp	x23, x24, [sp, #48]
  4020e0:	ldp	x29, x30, [sp], #128
  4020e4:	ret
  4020e8:	sub	x1, x25, #0x1
  4020ec:	cmn	x1, #0x3
  4020f0:	b.ls	401eac <ferror@plt+0xaac>  // b.plast
  4020f4:	neg	w0, w0
  4020f8:	b	4020a8 <ferror@plt+0xca8>
  4020fc:	str	wzr, [x21]
  402100:	mov	x1, x27
  402104:	mov	x0, x19
  402108:	mov	w3, #0x0                   	// #0
  40210c:	mov	w2, #0x0                   	// #0
  402110:	str	xzr, [sp, #120]
  402114:	bl	401250 <__strtoul_internal@plt>
  402118:	mov	x26, x0
  40211c:	ldr	x28, [sp, #120]
  402120:	ldr	w0, [x21]
  402124:	cmp	x28, x19
  402128:	b.eq	4020b8 <ferror@plt+0xcb8>  // b.none
  40212c:	cbz	w0, 402154 <ferror@plt+0xd54>
  402130:	sub	x1, x26, #0x1
  402134:	cmn	x1, #0x3
  402138:	b.hi	4020f4 <ferror@plt+0xcf4>  // b.pmore
  40213c:	cbz	x28, 4020c0 <ferror@plt+0xcc0>
  402140:	ldrsb	w0, [x28]
  402144:	cbnz	w0, 401ec0 <ferror@plt+0xac0>
  402148:	b	4020c0 <ferror@plt+0xcc0>
  40214c:	cbnz	w0, 401ee0 <ferror@plt+0xae0>
  402150:	b	401f8c <ferror@plt+0xb8c>
  402154:	cbnz	x26, 40213c <ferror@plt+0xd3c>
  402158:	b	401ec0 <ferror@plt+0xac0>
  40215c:	mov	w0, #0x0                   	// #0
  402160:	ldp	x27, x28, [sp, #80]
  402164:	str	x25, [x22]
  402168:	ldp	x25, x26, [sp, #64]
  40216c:	b	4020d4 <ferror@plt+0xcd4>
  402170:	mov	x19, x1
  402174:	b	401f54 <ferror@plt+0xb54>
  402178:	neg	w1, w0
  40217c:	ldp	x25, x26, [sp, #64]
  402180:	ldp	x27, x28, [sp, #80]
  402184:	b	4020d0 <ferror@plt+0xcd0>
  402188:	mov	w0, #0xffffffde            	// #-34
  40218c:	cbnz	x23, 401fec <ferror@plt+0xbec>
  402190:	b	401ff0 <ferror@plt+0xbf0>
  402194:	mov	x19, #0x3e8                 	// #1000
  402198:	b	401f90 <ferror@plt+0xb90>
  40219c:	adrp	x1, 403000 <ferror@plt+0x1c00>
  4021a0:	add	x24, x1, #0xab0
  4021a4:	mov	x0, x24
  4021a8:	mov	w1, w27
  4021ac:	bl	401340 <strchr@plt>
  4021b0:	cbnz	x0, 401fac <ferror@plt+0xbac>
  4021b4:	b	4020c0 <ferror@plt+0xcc0>
  4021b8:	mov	w0, #0x0                   	// #0
  4021bc:	cbnz	x23, 401fec <ferror@plt+0xbec>
  4021c0:	ldp	x27, x28, [sp, #80]
  4021c4:	str	x25, [x22]
  4021c8:	ldp	x25, x26, [sp, #64]
  4021cc:	b	4020d4 <ferror@plt+0xcd4>
  4021d0:	mov	x2, #0x0                   	// #0
  4021d4:	b	401e08 <ferror@plt+0xa08>
  4021d8:	stp	x29, x30, [sp, #-48]!
  4021dc:	mov	x29, sp
  4021e0:	stp	x21, x22, [sp, #32]
  4021e4:	mov	x22, x1
  4021e8:	cbz	x0, 402248 <ferror@plt+0xe48>
  4021ec:	mov	x21, x0
  4021f0:	stp	x19, x20, [sp, #16]
  4021f4:	mov	x20, x0
  4021f8:	b	402214 <ferror@plt+0xe14>
  4021fc:	bl	4012e0 <__ctype_b_loc@plt>
  402200:	ubfiz	x19, x19, #1, #8
  402204:	ldr	x2, [x0]
  402208:	ldrh	w2, [x2, x19]
  40220c:	tbz	w2, #11, 40221c <ferror@plt+0xe1c>
  402210:	add	x20, x20, #0x1
  402214:	ldrsb	w19, [x20]
  402218:	cbnz	w19, 4021fc <ferror@plt+0xdfc>
  40221c:	cbz	x22, 402224 <ferror@plt+0xe24>
  402220:	str	x20, [x22]
  402224:	cmp	x20, x21
  402228:	b.ls	402260 <ferror@plt+0xe60>  // b.plast
  40222c:	ldrsb	w1, [x20]
  402230:	mov	w0, #0x1                   	// #1
  402234:	ldp	x19, x20, [sp, #16]
  402238:	cbnz	w1, 402250 <ferror@plt+0xe50>
  40223c:	ldp	x21, x22, [sp, #32]
  402240:	ldp	x29, x30, [sp], #48
  402244:	ret
  402248:	cbz	x1, 402250 <ferror@plt+0xe50>
  40224c:	str	xzr, [x1]
  402250:	mov	w0, #0x0                   	// #0
  402254:	ldp	x21, x22, [sp, #32]
  402258:	ldp	x29, x30, [sp], #48
  40225c:	ret
  402260:	mov	w0, #0x0                   	// #0
  402264:	ldp	x19, x20, [sp, #16]
  402268:	b	402254 <ferror@plt+0xe54>
  40226c:	nop
  402270:	stp	x29, x30, [sp, #-48]!
  402274:	mov	x29, sp
  402278:	stp	x21, x22, [sp, #32]
  40227c:	mov	x22, x1
  402280:	cbz	x0, 4022e0 <ferror@plt+0xee0>
  402284:	mov	x21, x0
  402288:	stp	x19, x20, [sp, #16]
  40228c:	mov	x20, x0
  402290:	b	4022ac <ferror@plt+0xeac>
  402294:	bl	4012e0 <__ctype_b_loc@plt>
  402298:	ubfiz	x19, x19, #1, #8
  40229c:	ldr	x2, [x0]
  4022a0:	ldrh	w2, [x2, x19]
  4022a4:	tbz	w2, #12, 4022b4 <ferror@plt+0xeb4>
  4022a8:	add	x20, x20, #0x1
  4022ac:	ldrsb	w19, [x20]
  4022b0:	cbnz	w19, 402294 <ferror@plt+0xe94>
  4022b4:	cbz	x22, 4022bc <ferror@plt+0xebc>
  4022b8:	str	x20, [x22]
  4022bc:	cmp	x20, x21
  4022c0:	b.ls	4022f8 <ferror@plt+0xef8>  // b.plast
  4022c4:	ldrsb	w1, [x20]
  4022c8:	mov	w0, #0x1                   	// #1
  4022cc:	ldp	x19, x20, [sp, #16]
  4022d0:	cbnz	w1, 4022e8 <ferror@plt+0xee8>
  4022d4:	ldp	x21, x22, [sp, #32]
  4022d8:	ldp	x29, x30, [sp], #48
  4022dc:	ret
  4022e0:	cbz	x1, 4022e8 <ferror@plt+0xee8>
  4022e4:	str	xzr, [x1]
  4022e8:	mov	w0, #0x0                   	// #0
  4022ec:	ldp	x21, x22, [sp, #32]
  4022f0:	ldp	x29, x30, [sp], #48
  4022f4:	ret
  4022f8:	mov	w0, #0x0                   	// #0
  4022fc:	ldp	x19, x20, [sp, #16]
  402300:	b	4022ec <ferror@plt+0xeec>
  402304:	nop
  402308:	stp	x29, x30, [sp, #-128]!
  40230c:	mov	x29, sp
  402310:	stp	x19, x20, [sp, #16]
  402314:	mov	x20, x0
  402318:	mov	w0, #0xffffffd0            	// #-48
  40231c:	stp	x21, x22, [sp, #32]
  402320:	mov	x21, x1
  402324:	add	x22, sp, #0x80
  402328:	add	x1, sp, #0x50
  40232c:	stp	x22, x22, [sp, #48]
  402330:	str	x1, [sp, #64]
  402334:	stp	w0, wzr, [sp, #72]
  402338:	stp	x2, x3, [sp, #80]
  40233c:	stp	x4, x5, [sp, #96]
  402340:	stp	x6, x7, [sp, #112]
  402344:	b	402390 <ferror@plt+0xf90>
  402348:	ldr	x1, [x2]
  40234c:	add	x0, x2, #0xf
  402350:	and	x0, x0, #0xfffffffffffffff8
  402354:	str	x0, [sp, #48]
  402358:	cbz	x1, 4023d0 <ferror@plt+0xfd0>
  40235c:	ldr	x2, [sp, #48]
  402360:	add	x0, x2, #0xf
  402364:	and	x0, x0, #0xfffffffffffffff8
  402368:	str	x0, [sp, #48]
  40236c:	ldr	x19, [x2]
  402370:	cbz	x19, 4023d0 <ferror@plt+0xfd0>
  402374:	mov	x0, x20
  402378:	bl	4012c0 <strcmp@plt>
  40237c:	cbz	w0, 4023ec <ferror@plt+0xfec>
  402380:	mov	x1, x19
  402384:	mov	x0, x20
  402388:	bl	4012c0 <strcmp@plt>
  40238c:	cbz	w0, 4023f0 <ferror@plt+0xff0>
  402390:	ldr	w3, [sp, #72]
  402394:	ldr	x2, [sp, #48]
  402398:	tbz	w3, #31, 402348 <ferror@plt+0xf48>
  40239c:	add	w0, w3, #0x8
  4023a0:	str	w0, [sp, #72]
  4023a4:	cmp	w0, #0x0
  4023a8:	b.gt	402348 <ferror@plt+0xf48>
  4023ac:	ldr	x1, [x22, w3, sxtw]
  4023b0:	cbz	x1, 4023d0 <ferror@plt+0xfd0>
  4023b4:	cbz	w0, 402360 <ferror@plt+0xf60>
  4023b8:	add	w3, w3, #0x10
  4023bc:	str	w3, [sp, #72]
  4023c0:	cmp	w3, #0x0
  4023c4:	b.gt	402360 <ferror@plt+0xf60>
  4023c8:	add	x2, x22, w0, sxtw
  4023cc:	b	40236c <ferror@plt+0xf6c>
  4023d0:	adrp	x0, 415000 <ferror@plt+0x13c00>
  4023d4:	adrp	x1, 403000 <ferror@plt+0x1c00>
  4023d8:	mov	x3, x20
  4023dc:	mov	x2, x21
  4023e0:	ldr	w0, [x0, #400]
  4023e4:	add	x1, x1, #0xa90
  4023e8:	bl	401390 <errx@plt>
  4023ec:	mov	w0, #0x1                   	// #1
  4023f0:	ldp	x19, x20, [sp, #16]
  4023f4:	ldp	x21, x22, [sp, #32]
  4023f8:	ldp	x29, x30, [sp], #128
  4023fc:	ret
  402400:	cbz	x1, 40242c <ferror@plt+0x102c>
  402404:	add	x3, x0, x1
  402408:	sxtb	w2, w2
  40240c:	b	402420 <ferror@plt+0x1020>
  402410:	b.eq	402430 <ferror@plt+0x1030>  // b.none
  402414:	add	x0, x0, #0x1
  402418:	cmp	x3, x0
  40241c:	b.eq	40242c <ferror@plt+0x102c>  // b.none
  402420:	ldrsb	w1, [x0]
  402424:	cmp	w2, w1
  402428:	cbnz	w1, 402410 <ferror@plt+0x1010>
  40242c:	mov	x0, #0x0                   	// #0
  402430:	ret
  402434:	nop
  402438:	stp	x29, x30, [sp, #-32]!
  40243c:	mov	w2, #0xa                   	// #10
  402440:	mov	x29, sp
  402444:	stp	x19, x20, [sp, #16]
  402448:	mov	x20, x1
  40244c:	mov	x19, x0
  402450:	bl	401db8 <ferror@plt+0x9b8>
  402454:	mov	w1, #0xffff                	// #65535
  402458:	cmp	w0, w1
  40245c:	b.hi	40246c <ferror@plt+0x106c>  // b.pmore
  402460:	ldp	x19, x20, [sp, #16]
  402464:	ldp	x29, x30, [sp], #32
  402468:	ret
  40246c:	mov	x1, x20
  402470:	mov	x0, x19
  402474:	bl	401d78 <ferror@plt+0x978>
  402478:	stp	x29, x30, [sp, #-32]!
  40247c:	mov	w2, #0x10                  	// #16
  402480:	mov	x29, sp
  402484:	stp	x19, x20, [sp, #16]
  402488:	mov	x20, x1
  40248c:	mov	x19, x0
  402490:	bl	401db8 <ferror@plt+0x9b8>
  402494:	mov	w1, #0xffff                	// #65535
  402498:	cmp	w0, w1
  40249c:	b.hi	4024ac <ferror@plt+0x10ac>  // b.pmore
  4024a0:	ldp	x19, x20, [sp, #16]
  4024a4:	ldp	x29, x30, [sp], #32
  4024a8:	ret
  4024ac:	mov	x1, x20
  4024b0:	mov	x0, x19
  4024b4:	bl	401d78 <ferror@plt+0x978>
  4024b8:	mov	w2, #0xa                   	// #10
  4024bc:	b	401db8 <ferror@plt+0x9b8>
  4024c0:	mov	w2, #0x10                  	// #16
  4024c4:	b	401db8 <ferror@plt+0x9b8>
  4024c8:	stp	x29, x30, [sp, #-64]!
  4024cc:	mov	x29, sp
  4024d0:	stp	x19, x20, [sp, #16]
  4024d4:	mov	x19, x0
  4024d8:	stp	x21, x22, [sp, #32]
  4024dc:	mov	x21, x1
  4024e0:	adrp	x22, 415000 <ferror@plt+0x13c00>
  4024e4:	str	xzr, [sp, #56]
  4024e8:	bl	4013c0 <__errno_location@plt>
  4024ec:	str	wzr, [x0]
  4024f0:	cbz	x19, 402504 <ferror@plt+0x1104>
  4024f4:	mov	x20, x0
  4024f8:	ldrsb	w0, [x19]
  4024fc:	adrp	x22, 415000 <ferror@plt+0x13c00>
  402500:	cbnz	w0, 40251c <ferror@plt+0x111c>
  402504:	ldr	w0, [x22, #400]
  402508:	adrp	x1, 403000 <ferror@plt+0x1c00>
  40250c:	mov	x3, x19
  402510:	mov	x2, x21
  402514:	add	x1, x1, #0xa90
  402518:	bl	401390 <errx@plt>
  40251c:	add	x1, sp, #0x38
  402520:	mov	x0, x19
  402524:	mov	w3, #0x0                   	// #0
  402528:	mov	w2, #0xa                   	// #10
  40252c:	bl	401200 <__strtol_internal@plt>
  402530:	ldr	w1, [x20]
  402534:	cbnz	w1, 402560 <ferror@plt+0x1160>
  402538:	ldr	x1, [sp, #56]
  40253c:	cmp	x1, x19
  402540:	b.eq	402504 <ferror@plt+0x1104>  // b.none
  402544:	cbz	x1, 402550 <ferror@plt+0x1150>
  402548:	ldrsb	w1, [x1]
  40254c:	cbnz	w1, 402504 <ferror@plt+0x1104>
  402550:	ldp	x19, x20, [sp, #16]
  402554:	ldp	x21, x22, [sp, #32]
  402558:	ldp	x29, x30, [sp], #64
  40255c:	ret
  402560:	ldr	w0, [x22, #400]
  402564:	cmp	w1, #0x22
  402568:	b.ne	402504 <ferror@plt+0x1104>  // b.any
  40256c:	adrp	x1, 403000 <ferror@plt+0x1c00>
  402570:	mov	x3, x19
  402574:	mov	x2, x21
  402578:	add	x1, x1, #0xa90
  40257c:	bl	4013e0 <err@plt>
  402580:	stp	x29, x30, [sp, #-32]!
  402584:	mov	x29, sp
  402588:	stp	x19, x20, [sp, #16]
  40258c:	mov	x19, x1
  402590:	mov	x20, x0
  402594:	bl	4024c8 <ferror@plt+0x10c8>
  402598:	mov	x2, #0x80000000            	// #2147483648
  40259c:	add	x2, x0, x2
  4025a0:	mov	x1, #0xffffffff            	// #4294967295
  4025a4:	cmp	x2, x1
  4025a8:	b.hi	4025b8 <ferror@plt+0x11b8>  // b.pmore
  4025ac:	ldp	x19, x20, [sp, #16]
  4025b0:	ldp	x29, x30, [sp], #32
  4025b4:	ret
  4025b8:	bl	4013c0 <__errno_location@plt>
  4025bc:	mov	x4, x0
  4025c0:	adrp	x0, 415000 <ferror@plt+0x13c00>
  4025c4:	mov	w5, #0x22                  	// #34
  4025c8:	adrp	x1, 403000 <ferror@plt+0x1c00>
  4025cc:	mov	x3, x20
  4025d0:	ldr	w0, [x0, #400]
  4025d4:	mov	x2, x19
  4025d8:	str	w5, [x4]
  4025dc:	add	x1, x1, #0xa90
  4025e0:	bl	4013e0 <err@plt>
  4025e4:	nop
  4025e8:	stp	x29, x30, [sp, #-32]!
  4025ec:	mov	x29, sp
  4025f0:	stp	x19, x20, [sp, #16]
  4025f4:	mov	x19, x1
  4025f8:	mov	x20, x0
  4025fc:	bl	402580 <ferror@plt+0x1180>
  402600:	add	w2, w0, #0x8, lsl #12
  402604:	mov	w1, #0xffff                	// #65535
  402608:	cmp	w2, w1
  40260c:	b.hi	40261c <ferror@plt+0x121c>  // b.pmore
  402610:	ldp	x19, x20, [sp, #16]
  402614:	ldp	x29, x30, [sp], #32
  402618:	ret
  40261c:	bl	4013c0 <__errno_location@plt>
  402620:	mov	x4, x0
  402624:	adrp	x0, 415000 <ferror@plt+0x13c00>
  402628:	mov	w5, #0x22                  	// #34
  40262c:	adrp	x1, 403000 <ferror@plt+0x1c00>
  402630:	mov	x3, x20
  402634:	ldr	w0, [x0, #400]
  402638:	mov	x2, x19
  40263c:	str	w5, [x4]
  402640:	add	x1, x1, #0xa90
  402644:	bl	4013e0 <err@plt>
  402648:	mov	w2, #0xa                   	// #10
  40264c:	b	401cb0 <ferror@plt+0x8b0>
  402650:	mov	w2, #0x10                  	// #16
  402654:	b	401cb0 <ferror@plt+0x8b0>
  402658:	stp	x29, x30, [sp, #-64]!
  40265c:	mov	x29, sp
  402660:	stp	x19, x20, [sp, #16]
  402664:	mov	x19, x0
  402668:	stp	x21, x22, [sp, #32]
  40266c:	mov	x21, x1
  402670:	adrp	x22, 415000 <ferror@plt+0x13c00>
  402674:	str	xzr, [sp, #56]
  402678:	bl	4013c0 <__errno_location@plt>
  40267c:	str	wzr, [x0]
  402680:	cbz	x19, 402694 <ferror@plt+0x1294>
  402684:	mov	x20, x0
  402688:	ldrsb	w0, [x19]
  40268c:	adrp	x22, 415000 <ferror@plt+0x13c00>
  402690:	cbnz	w0, 4026ac <ferror@plt+0x12ac>
  402694:	ldr	w0, [x22, #400]
  402698:	adrp	x1, 403000 <ferror@plt+0x1c00>
  40269c:	mov	x3, x19
  4026a0:	mov	x2, x21
  4026a4:	add	x1, x1, #0xa90
  4026a8:	bl	401390 <errx@plt>
  4026ac:	mov	x0, x19
  4026b0:	add	x1, sp, #0x38
  4026b4:	bl	401180 <strtod@plt>
  4026b8:	ldr	w0, [x20]
  4026bc:	cbnz	w0, 4026e8 <ferror@plt+0x12e8>
  4026c0:	ldr	x0, [sp, #56]
  4026c4:	cmp	x0, x19
  4026c8:	b.eq	402694 <ferror@plt+0x1294>  // b.none
  4026cc:	cbz	x0, 4026d8 <ferror@plt+0x12d8>
  4026d0:	ldrsb	w0, [x0]
  4026d4:	cbnz	w0, 402694 <ferror@plt+0x1294>
  4026d8:	ldp	x19, x20, [sp, #16]
  4026dc:	ldp	x21, x22, [sp, #32]
  4026e0:	ldp	x29, x30, [sp], #64
  4026e4:	ret
  4026e8:	cmp	w0, #0x22
  4026ec:	ldr	w0, [x22, #400]
  4026f0:	b.ne	402694 <ferror@plt+0x1294>  // b.any
  4026f4:	adrp	x1, 403000 <ferror@plt+0x1c00>
  4026f8:	mov	x3, x19
  4026fc:	mov	x2, x21
  402700:	add	x1, x1, #0xa90
  402704:	bl	4013e0 <err@plt>
  402708:	stp	x29, x30, [sp, #-64]!
  40270c:	mov	x29, sp
  402710:	stp	x19, x20, [sp, #16]
  402714:	mov	x19, x0
  402718:	stp	x21, x22, [sp, #32]
  40271c:	mov	x21, x1
  402720:	adrp	x22, 415000 <ferror@plt+0x13c00>
  402724:	str	xzr, [sp, #56]
  402728:	bl	4013c0 <__errno_location@plt>
  40272c:	str	wzr, [x0]
  402730:	cbz	x19, 402744 <ferror@plt+0x1344>
  402734:	mov	x20, x0
  402738:	ldrsb	w0, [x19]
  40273c:	adrp	x22, 415000 <ferror@plt+0x13c00>
  402740:	cbnz	w0, 40275c <ferror@plt+0x135c>
  402744:	ldr	w0, [x22, #400]
  402748:	adrp	x1, 403000 <ferror@plt+0x1c00>
  40274c:	mov	x3, x19
  402750:	mov	x2, x21
  402754:	add	x1, x1, #0xa90
  402758:	bl	401390 <errx@plt>
  40275c:	add	x1, sp, #0x38
  402760:	mov	x0, x19
  402764:	mov	w2, #0xa                   	// #10
  402768:	bl	4012f0 <strtol@plt>
  40276c:	ldr	w1, [x20]
  402770:	cbnz	w1, 40279c <ferror@plt+0x139c>
  402774:	ldr	x1, [sp, #56]
  402778:	cmp	x1, x19
  40277c:	b.eq	402744 <ferror@plt+0x1344>  // b.none
  402780:	cbz	x1, 40278c <ferror@plt+0x138c>
  402784:	ldrsb	w1, [x1]
  402788:	cbnz	w1, 402744 <ferror@plt+0x1344>
  40278c:	ldp	x19, x20, [sp, #16]
  402790:	ldp	x21, x22, [sp, #32]
  402794:	ldp	x29, x30, [sp], #64
  402798:	ret
  40279c:	ldr	w0, [x22, #400]
  4027a0:	cmp	w1, #0x22
  4027a4:	b.ne	402744 <ferror@plt+0x1344>  // b.any
  4027a8:	adrp	x1, 403000 <ferror@plt+0x1c00>
  4027ac:	mov	x3, x19
  4027b0:	mov	x2, x21
  4027b4:	add	x1, x1, #0xa90
  4027b8:	bl	4013e0 <err@plt>
  4027bc:	nop
  4027c0:	stp	x29, x30, [sp, #-64]!
  4027c4:	mov	x29, sp
  4027c8:	stp	x19, x20, [sp, #16]
  4027cc:	mov	x19, x0
  4027d0:	stp	x21, x22, [sp, #32]
  4027d4:	mov	x21, x1
  4027d8:	adrp	x22, 415000 <ferror@plt+0x13c00>
  4027dc:	str	xzr, [sp, #56]
  4027e0:	bl	4013c0 <__errno_location@plt>
  4027e4:	str	wzr, [x0]
  4027e8:	cbz	x19, 4027fc <ferror@plt+0x13fc>
  4027ec:	mov	x20, x0
  4027f0:	ldrsb	w0, [x19]
  4027f4:	adrp	x22, 415000 <ferror@plt+0x13c00>
  4027f8:	cbnz	w0, 402814 <ferror@plt+0x1414>
  4027fc:	ldr	w0, [x22, #400]
  402800:	adrp	x1, 403000 <ferror@plt+0x1c00>
  402804:	mov	x3, x19
  402808:	mov	x2, x21
  40280c:	add	x1, x1, #0xa90
  402810:	bl	401390 <errx@plt>
  402814:	add	x1, sp, #0x38
  402818:	mov	x0, x19
  40281c:	mov	w2, #0xa                   	// #10
  402820:	bl	401130 <strtoul@plt>
  402824:	ldr	w1, [x20]
  402828:	cbnz	w1, 402854 <ferror@plt+0x1454>
  40282c:	ldr	x1, [sp, #56]
  402830:	cmp	x1, x19
  402834:	b.eq	4027fc <ferror@plt+0x13fc>  // b.none
  402838:	cbz	x1, 402844 <ferror@plt+0x1444>
  40283c:	ldrsb	w1, [x1]
  402840:	cbnz	w1, 4027fc <ferror@plt+0x13fc>
  402844:	ldp	x19, x20, [sp, #16]
  402848:	ldp	x21, x22, [sp, #32]
  40284c:	ldp	x29, x30, [sp], #64
  402850:	ret
  402854:	ldr	w0, [x22, #400]
  402858:	cmp	w1, #0x22
  40285c:	b.ne	4027fc <ferror@plt+0x13fc>  // b.any
  402860:	adrp	x1, 403000 <ferror@plt+0x1c00>
  402864:	mov	x3, x19
  402868:	mov	x2, x21
  40286c:	add	x1, x1, #0xa90
  402870:	bl	4013e0 <err@plt>
  402874:	nop
  402878:	stp	x29, x30, [sp, #-48]!
  40287c:	mov	x29, sp
  402880:	stp	x19, x20, [sp, #16]
  402884:	mov	x19, x1
  402888:	mov	x20, x0
  40288c:	add	x1, sp, #0x28
  402890:	bl	4021d0 <ferror@plt+0xdd0>
  402894:	cbz	w0, 4028cc <ferror@plt+0x14cc>
  402898:	bl	4013c0 <__errno_location@plt>
  40289c:	ldr	w1, [x0]
  4028a0:	adrp	x2, 415000 <ferror@plt+0x13c00>
  4028a4:	mov	x3, x20
  4028a8:	ldr	w0, [x2, #400]
  4028ac:	mov	x2, x19
  4028b0:	cbz	w1, 4028c0 <ferror@plt+0x14c0>
  4028b4:	adrp	x1, 403000 <ferror@plt+0x1c00>
  4028b8:	add	x1, x1, #0xa90
  4028bc:	bl	4013e0 <err@plt>
  4028c0:	adrp	x1, 403000 <ferror@plt+0x1c00>
  4028c4:	add	x1, x1, #0xa90
  4028c8:	bl	401390 <errx@plt>
  4028cc:	ldp	x19, x20, [sp, #16]
  4028d0:	ldr	x0, [sp, #40]
  4028d4:	ldp	x29, x30, [sp], #48
  4028d8:	ret
  4028dc:	nop
  4028e0:	stp	x29, x30, [sp, #-32]!
  4028e4:	mov	x29, sp
  4028e8:	str	x19, [sp, #16]
  4028ec:	mov	x19, x1
  4028f0:	mov	x1, x2
  4028f4:	bl	402658 <ferror@plt+0x1258>
  4028f8:	fcvtzs	d2, d0
  4028fc:	mov	x0, #0x848000000000        	// #145685290680320
  402900:	movk	x0, #0x412e, lsl #48
  402904:	fmov	d1, x0
  402908:	scvtf	d3, d2
  40290c:	fsub	d0, d0, d3
  402910:	fmul	d0, d0, d1
  402914:	fcvtzs	d0, d0
  402918:	stp	d2, d0, [x19]
  40291c:	ldr	x19, [sp, #16]
  402920:	ldp	x29, x30, [sp], #32
  402924:	ret
  402928:	mov	w2, w0
  40292c:	mov	x0, x1
  402930:	and	w1, w2, #0xf000
  402934:	add	x14, x0, #0x1
  402938:	cmp	w1, #0x4, lsl #12
  40293c:	add	x13, x0, #0x2
  402940:	add	x12, x0, #0x3
  402944:	add	x11, x0, #0x4
  402948:	add	x10, x0, #0x5
  40294c:	add	x9, x0, #0x6
  402950:	add	x8, x0, #0x7
  402954:	add	x7, x0, #0x8
  402958:	add	x6, x0, #0x9
  40295c:	b.eq	402ac8 <ferror@plt+0x16c8>  // b.none
  402960:	cmp	w1, #0xa, lsl #12
  402964:	b.eq	4029bc <ferror@plt+0x15bc>  // b.none
  402968:	cmp	w1, #0x2, lsl #12
  40296c:	b.eq	402ae8 <ferror@plt+0x16e8>  // b.none
  402970:	cmp	w1, #0x6, lsl #12
  402974:	b.eq	402ad8 <ferror@plt+0x16d8>  // b.none
  402978:	cmp	w1, #0xc, lsl #12
  40297c:	b.eq	402af8 <ferror@plt+0x16f8>  // b.none
  402980:	cmp	w1, #0x1, lsl #12
  402984:	b.eq	402b08 <ferror@plt+0x1708>  // b.none
  402988:	cmp	w1, #0x8, lsl #12
  40298c:	b.eq	402b18 <ferror@plt+0x1718>  // b.none
  402990:	mov	x4, x6
  402994:	mov	x6, x7
  402998:	mov	x7, x8
  40299c:	mov	x8, x9
  4029a0:	mov	x9, x10
  4029a4:	mov	x10, x11
  4029a8:	mov	x11, x12
  4029ac:	mov	x12, x13
  4029b0:	mov	x13, x14
  4029b4:	mov	x14, x0
  4029b8:	b	4029c8 <ferror@plt+0x15c8>
  4029bc:	mov	x4, x0
  4029c0:	mov	w1, #0x6c                  	// #108
  4029c4:	strb	w1, [x4], #10
  4029c8:	tst	x2, #0x100
  4029cc:	mov	w5, #0x2d                  	// #45
  4029d0:	mov	w3, #0x72                  	// #114
  4029d4:	csel	w3, w3, w5, ne  // ne = any
  4029d8:	tst	x2, #0x80
  4029dc:	strb	w3, [x14]
  4029e0:	mov	w3, #0x77                  	// #119
  4029e4:	csel	w3, w3, w5, ne  // ne = any
  4029e8:	strb	w3, [x13]
  4029ec:	and	w1, w2, #0x40
  4029f0:	tbz	w2, #11, 402a90 <ferror@plt+0x1690>
  4029f4:	cmp	w1, #0x0
  4029f8:	mov	w3, #0x53                  	// #83
  4029fc:	mov	w1, #0x73                  	// #115
  402a00:	csel	w1, w1, w3, ne  // ne = any
  402a04:	tst	x2, #0x20
  402a08:	strb	w1, [x12]
  402a0c:	mov	w5, #0x2d                  	// #45
  402a10:	mov	w3, #0x72                  	// #114
  402a14:	csel	w3, w3, w5, ne  // ne = any
  402a18:	tst	x2, #0x10
  402a1c:	strb	w3, [x11]
  402a20:	mov	w3, #0x77                  	// #119
  402a24:	csel	w3, w3, w5, ne  // ne = any
  402a28:	strb	w3, [x10]
  402a2c:	and	w1, w2, #0x8
  402a30:	tbz	w2, #10, 402ab8 <ferror@plt+0x16b8>
  402a34:	cmp	w1, #0x0
  402a38:	mov	w3, #0x53                  	// #83
  402a3c:	mov	w1, #0x73                  	// #115
  402a40:	csel	w1, w1, w3, ne  // ne = any
  402a44:	tst	x2, #0x4
  402a48:	strb	w1, [x9]
  402a4c:	mov	w5, #0x2d                  	// #45
  402a50:	mov	w3, #0x72                  	// #114
  402a54:	csel	w3, w3, w5, ne  // ne = any
  402a58:	tst	x2, #0x2
  402a5c:	strb	w3, [x8]
  402a60:	mov	w3, #0x77                  	// #119
  402a64:	csel	w3, w3, w5, ne  // ne = any
  402a68:	strb	w3, [x7]
  402a6c:	and	w1, w2, #0x1
  402a70:	tbz	w2, #9, 402aa0 <ferror@plt+0x16a0>
  402a74:	cmp	w1, #0x0
  402a78:	mov	w2, #0x54                  	// #84
  402a7c:	mov	w1, #0x74                  	// #116
  402a80:	csel	w1, w1, w2, ne  // ne = any
  402a84:	strb	w1, [x6]
  402a88:	strb	wzr, [x4]
  402a8c:	ret
  402a90:	cmp	w1, #0x0
  402a94:	mov	w1, #0x78                  	// #120
  402a98:	csel	w1, w1, w5, ne  // ne = any
  402a9c:	b	402a04 <ferror@plt+0x1604>
  402aa0:	cmp	w1, #0x0
  402aa4:	mov	w1, #0x78                  	// #120
  402aa8:	csel	w1, w1, w5, ne  // ne = any
  402aac:	strb	w1, [x6]
  402ab0:	strb	wzr, [x4]
  402ab4:	ret
  402ab8:	cmp	w1, #0x0
  402abc:	mov	w1, #0x78                  	// #120
  402ac0:	csel	w1, w1, w5, ne  // ne = any
  402ac4:	b	402a44 <ferror@plt+0x1644>
  402ac8:	mov	x4, x0
  402acc:	mov	w1, #0x64                  	// #100
  402ad0:	strb	w1, [x4], #10
  402ad4:	b	4029c8 <ferror@plt+0x15c8>
  402ad8:	mov	x4, x0
  402adc:	mov	w1, #0x62                  	// #98
  402ae0:	strb	w1, [x4], #10
  402ae4:	b	4029c8 <ferror@plt+0x15c8>
  402ae8:	mov	x4, x0
  402aec:	mov	w1, #0x63                  	// #99
  402af0:	strb	w1, [x4], #10
  402af4:	b	4029c8 <ferror@plt+0x15c8>
  402af8:	mov	x4, x0
  402afc:	mov	w1, #0x73                  	// #115
  402b00:	strb	w1, [x4], #10
  402b04:	b	4029c8 <ferror@plt+0x15c8>
  402b08:	mov	x4, x0
  402b0c:	mov	w1, #0x70                  	// #112
  402b10:	strb	w1, [x4], #10
  402b14:	b	4029c8 <ferror@plt+0x15c8>
  402b18:	mov	x4, x0
  402b1c:	mov	w1, #0x2d                  	// #45
  402b20:	strb	w1, [x4], #10
  402b24:	b	4029c8 <ferror@plt+0x15c8>
  402b28:	stp	x29, x30, [sp, #-96]!
  402b2c:	mov	x29, sp
  402b30:	stp	x19, x20, [sp, #16]
  402b34:	stp	x21, x22, [sp, #32]
  402b38:	add	x21, sp, #0x38
  402b3c:	mov	x4, x21
  402b40:	tbz	w0, #1, 402b50 <ferror@plt+0x1750>
  402b44:	add	x4, x21, #0x1
  402b48:	mov	w2, #0x20                  	// #32
  402b4c:	strb	w2, [sp, #56]
  402b50:	mov	w2, #0xa                   	// #10
  402b54:	mov	x5, #0x1                   	// #1
  402b58:	lsl	x3, x5, x2
  402b5c:	cmp	x1, x3
  402b60:	b.cc	402c74 <ferror@plt+0x1874>  // b.lo, b.ul, b.last
  402b64:	add	w2, w2, #0xa
  402b68:	cmp	w2, #0x46
  402b6c:	b.ne	402b58 <ferror@plt+0x1758>  // b.any
  402b70:	mov	w19, #0x3c                  	// #60
  402b74:	mov	w8, #0xcccd                	// #52429
  402b78:	adrp	x6, 403000 <ferror@plt+0x1c00>
  402b7c:	movk	w8, #0xcccc, lsl #16
  402b80:	add	x6, x6, #0xac8
  402b84:	mov	x5, #0xffffffffffffffff    	// #-1
  402b88:	and	w7, w0, #0x1
  402b8c:	umull	x8, w19, w8
  402b90:	lsl	x5, x5, x19
  402b94:	lsr	x19, x1, x19
  402b98:	bic	x5, x1, x5
  402b9c:	mov	w3, w19
  402ba0:	lsr	x8, x8, #35
  402ba4:	ldrsb	w1, [x6, w8, sxtw]
  402ba8:	strb	w1, [x4]
  402bac:	cmp	w1, #0x42
  402bb0:	add	x1, x4, #0x1
  402bb4:	csel	w7, w7, wzr, ne  // ne = any
  402bb8:	cbz	w7, 402bc8 <ferror@plt+0x17c8>
  402bbc:	add	x1, x4, #0x3
  402bc0:	mov	w6, #0x4269                	// #17001
  402bc4:	sturh	w6, [x4, #1]
  402bc8:	strb	wzr, [x1]
  402bcc:	cbz	x5, 402c88 <ferror@plt+0x1888>
  402bd0:	sub	w2, w2, #0x14
  402bd4:	lsr	x2, x5, x2
  402bd8:	tbz	w0, #2, 402cbc <ferror@plt+0x18bc>
  402bdc:	add	x2, x2, #0x5
  402be0:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  402be4:	movk	x0, #0xcccd
  402be8:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  402bec:	movk	x4, #0x1999, lsl #48
  402bf0:	umulh	x20, x2, x0
  402bf4:	lsr	x20, x20, #3
  402bf8:	mul	x1, x20, x0
  402bfc:	umulh	x0, x20, x0
  402c00:	ror	x1, x1, #1
  402c04:	lsr	x0, x0, #3
  402c08:	cmp	x1, x4
  402c0c:	csel	x20, x20, x0, hi  // hi = pmore
  402c10:	cbz	x20, 402c88 <ferror@plt+0x1888>
  402c14:	bl	4011c0 <localeconv@plt>
  402c18:	cbz	x0, 402cec <ferror@plt+0x18ec>
  402c1c:	ldr	x4, [x0]
  402c20:	cbz	x4, 402cec <ferror@plt+0x18ec>
  402c24:	ldrsb	w1, [x4]
  402c28:	adrp	x0, 403000 <ferror@plt+0x1c00>
  402c2c:	add	x0, x0, #0xac0
  402c30:	cmp	w1, #0x0
  402c34:	csel	x4, x0, x4, eq  // eq = none
  402c38:	mov	x6, x21
  402c3c:	mov	x5, x20
  402c40:	mov	w3, w19
  402c44:	adrp	x2, 403000 <ferror@plt+0x1c00>
  402c48:	add	x2, x2, #0xad0
  402c4c:	add	x22, sp, #0x40
  402c50:	mov	x1, #0x20                  	// #32
  402c54:	mov	x0, x22
  402c58:	bl	4011b0 <snprintf@plt>
  402c5c:	mov	x0, x22
  402c60:	bl	401260 <strdup@plt>
  402c64:	ldp	x19, x20, [sp, #16]
  402c68:	ldp	x21, x22, [sp, #32]
  402c6c:	ldp	x29, x30, [sp], #96
  402c70:	ret
  402c74:	subs	w19, w2, #0xa
  402c78:	b.ne	402b74 <ferror@plt+0x1774>  // b.any
  402c7c:	mov	w3, w1
  402c80:	mov	w0, #0x42                  	// #66
  402c84:	strh	w0, [x4]
  402c88:	mov	x4, x21
  402c8c:	adrp	x2, 403000 <ferror@plt+0x1c00>
  402c90:	add	x2, x2, #0xae0
  402c94:	add	x22, sp, #0x40
  402c98:	mov	x1, #0x20                  	// #32
  402c9c:	mov	x0, x22
  402ca0:	bl	4011b0 <snprintf@plt>
  402ca4:	mov	x0, x22
  402ca8:	bl	401260 <strdup@plt>
  402cac:	ldp	x19, x20, [sp, #16]
  402cb0:	ldp	x21, x22, [sp, #32]
  402cb4:	ldp	x29, x30, [sp], #96
  402cb8:	ret
  402cbc:	add	x2, x2, #0x32
  402cc0:	mov	x5, #0xf5c3                	// #62915
  402cc4:	movk	x5, #0x5c28, lsl #16
  402cc8:	lsr	x20, x2, #2
  402ccc:	movk	x5, #0xc28f, lsl #32
  402cd0:	movk	x5, #0x28f5, lsl #48
  402cd4:	umulh	x20, x20, x5
  402cd8:	lsr	x20, x20, #2
  402cdc:	cmp	x20, #0xa
  402ce0:	b.ne	402c10 <ferror@plt+0x1810>  // b.any
  402ce4:	add	w3, w19, #0x1
  402ce8:	b	402c88 <ferror@plt+0x1888>
  402cec:	adrp	x4, 403000 <ferror@plt+0x1c00>
  402cf0:	add	x4, x4, #0xac0
  402cf4:	b	402c38 <ferror@plt+0x1838>
  402cf8:	cbz	x0, 402df4 <ferror@plt+0x19f4>
  402cfc:	stp	x29, x30, [sp, #-64]!
  402d00:	mov	x29, sp
  402d04:	stp	x19, x20, [sp, #16]
  402d08:	mov	x20, x0
  402d0c:	ldrsb	w4, [x0]
  402d10:	cbz	w4, 402de4 <ferror@plt+0x19e4>
  402d14:	cmp	x1, #0x0
  402d18:	stp	x21, x22, [sp, #32]
  402d1c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  402d20:	stp	x23, x24, [sp, #48]
  402d24:	mov	x21, x2
  402d28:	mov	x23, x1
  402d2c:	mov	x22, x3
  402d30:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  402d34:	b.eq	402ddc <ferror@plt+0x19dc>  // b.none
  402d38:	mov	x19, #0x0                   	// #0
  402d3c:	nop
  402d40:	cmp	w4, #0x2c
  402d44:	ldrsb	w4, [x20, #1]
  402d48:	b.eq	402d74 <ferror@plt+0x1974>  // b.none
  402d4c:	cbz	w4, 402d7c <ferror@plt+0x197c>
  402d50:	add	x20, x20, #0x1
  402d54:	cmp	x21, x19
  402d58:	b.hi	402d40 <ferror@plt+0x1940>  // b.pmore
  402d5c:	mov	w0, #0xfffffffe            	// #-2
  402d60:	ldp	x19, x20, [sp, #16]
  402d64:	ldp	x21, x22, [sp, #32]
  402d68:	ldp	x23, x24, [sp, #48]
  402d6c:	ldp	x29, x30, [sp], #64
  402d70:	ret
  402d74:	mov	x24, x20
  402d78:	cbnz	w4, 402d80 <ferror@plt+0x1980>
  402d7c:	add	x24, x20, #0x1
  402d80:	cmp	x0, x24
  402d84:	b.cs	402ddc <ferror@plt+0x19dc>  // b.hs, b.nlast
  402d88:	sub	x1, x24, x0
  402d8c:	blr	x22
  402d90:	cmn	w0, #0x1
  402d94:	b.eq	402ddc <ferror@plt+0x19dc>  // b.none
  402d98:	str	w0, [x23, x19, lsl #2]
  402d9c:	add	x19, x19, #0x1
  402da0:	ldrsb	w0, [x24]
  402da4:	cbz	w0, 402dc4 <ferror@plt+0x19c4>
  402da8:	mov	x0, x20
  402dac:	ldrsb	w4, [x0, #1]!
  402db0:	cbz	w4, 402dc4 <ferror@plt+0x19c4>
  402db4:	cmp	x21, x19
  402db8:	b.ls	402d5c <ferror@plt+0x195c>  // b.plast
  402dbc:	mov	x20, x0
  402dc0:	b	402d40 <ferror@plt+0x1940>
  402dc4:	mov	w0, w19
  402dc8:	ldp	x19, x20, [sp, #16]
  402dcc:	ldp	x21, x22, [sp, #32]
  402dd0:	ldp	x23, x24, [sp, #48]
  402dd4:	ldp	x29, x30, [sp], #64
  402dd8:	ret
  402ddc:	ldp	x21, x22, [sp, #32]
  402de0:	ldp	x23, x24, [sp, #48]
  402de4:	mov	w0, #0xffffffff            	// #-1
  402de8:	ldp	x19, x20, [sp, #16]
  402dec:	ldp	x29, x30, [sp], #64
  402df0:	ret
  402df4:	mov	w0, #0xffffffff            	// #-1
  402df8:	ret
  402dfc:	nop
  402e00:	cbz	x0, 402e7c <ferror@plt+0x1a7c>
  402e04:	stp	x29, x30, [sp, #-32]!
  402e08:	mov	x29, sp
  402e0c:	str	x19, [sp, #16]
  402e10:	mov	x19, x3
  402e14:	mov	x3, x4
  402e18:	cmp	x19, #0x0
  402e1c:	ldrsb	w4, [x0]
  402e20:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  402e24:	b.eq	402e74 <ferror@plt+0x1a74>  // b.none
  402e28:	ldr	x5, [x19]
  402e2c:	cmp	x5, x2
  402e30:	b.hi	402e74 <ferror@plt+0x1a74>  // b.pmore
  402e34:	cmp	w4, #0x2b
  402e38:	b.eq	402e64 <ferror@plt+0x1a64>  // b.none
  402e3c:	str	xzr, [x19]
  402e40:	bl	402cf8 <ferror@plt+0x18f8>
  402e44:	cmp	w0, #0x0
  402e48:	b.le	402e58 <ferror@plt+0x1a58>
  402e4c:	ldr	x1, [x19]
  402e50:	add	x1, x1, w0, sxtw
  402e54:	str	x1, [x19]
  402e58:	ldr	x19, [sp, #16]
  402e5c:	ldp	x29, x30, [sp], #32
  402e60:	ret
  402e64:	add	x0, x0, #0x1
  402e68:	add	x1, x1, x5, lsl #2
  402e6c:	sub	x2, x2, x5
  402e70:	b	402e40 <ferror@plt+0x1a40>
  402e74:	mov	w0, #0xffffffff            	// #-1
  402e78:	b	402e58 <ferror@plt+0x1a58>
  402e7c:	mov	w0, #0xffffffff            	// #-1
  402e80:	ret
  402e84:	nop
  402e88:	cmp	x2, #0x0
  402e8c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  402e90:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  402e94:	b.eq	402f70 <ferror@plt+0x1b70>  // b.none
  402e98:	stp	x29, x30, [sp, #-64]!
  402e9c:	mov	x29, sp
  402ea0:	stp	x19, x20, [sp, #16]
  402ea4:	mov	x20, x2
  402ea8:	mov	x19, x0
  402eac:	stp	x21, x22, [sp, #32]
  402eb0:	mov	w21, #0x1                   	// #1
  402eb4:	str	x23, [sp, #48]
  402eb8:	mov	x23, x1
  402ebc:	ldrsb	w3, [x0]
  402ec0:	cbz	w3, 402f58 <ferror@plt+0x1b58>
  402ec4:	nop
  402ec8:	cmp	w3, #0x2c
  402ecc:	ldrsb	w3, [x19, #1]
  402ed0:	b.eq	402ee8 <ferror@plt+0x1ae8>  // b.none
  402ed4:	cbz	w3, 402f34 <ferror@plt+0x1b34>
  402ed8:	add	x19, x19, #0x1
  402edc:	cmp	w3, #0x2c
  402ee0:	ldrsb	w3, [x19, #1]
  402ee4:	b.ne	402ed4 <ferror@plt+0x1ad4>  // b.any
  402ee8:	mov	x22, x19
  402eec:	cbz	w3, 402f34 <ferror@plt+0x1b34>
  402ef0:	cmp	x0, x22
  402ef4:	b.cs	402f40 <ferror@plt+0x1b40>  // b.hs, b.nlast
  402ef8:	sub	x1, x22, x0
  402efc:	blr	x20
  402f00:	tbnz	w0, #31, 402f44 <ferror@plt+0x1b44>
  402f04:	asr	w2, w0, #3
  402f08:	and	w0, w0, #0x7
  402f0c:	lsl	w0, w21, w0
  402f10:	ldrb	w1, [x23, w2, sxtw]
  402f14:	orr	w0, w0, w1
  402f18:	strb	w0, [x23, w2, sxtw]
  402f1c:	ldrsb	w0, [x22]
  402f20:	cbz	w0, 402f58 <ferror@plt+0x1b58>
  402f24:	ldrsb	w3, [x19, #1]!
  402f28:	cbz	w3, 402f58 <ferror@plt+0x1b58>
  402f2c:	mov	x0, x19
  402f30:	b	402ec8 <ferror@plt+0x1ac8>
  402f34:	add	x22, x19, #0x1
  402f38:	cmp	x0, x22
  402f3c:	b.cc	402ef8 <ferror@plt+0x1af8>  // b.lo, b.ul, b.last
  402f40:	mov	w0, #0xffffffff            	// #-1
  402f44:	ldp	x19, x20, [sp, #16]
  402f48:	ldp	x21, x22, [sp, #32]
  402f4c:	ldr	x23, [sp, #48]
  402f50:	ldp	x29, x30, [sp], #64
  402f54:	ret
  402f58:	mov	w0, #0x0                   	// #0
  402f5c:	ldp	x19, x20, [sp, #16]
  402f60:	ldp	x21, x22, [sp, #32]
  402f64:	ldr	x23, [sp, #48]
  402f68:	ldp	x29, x30, [sp], #64
  402f6c:	ret
  402f70:	mov	w0, #0xffffffea            	// #-22
  402f74:	ret
  402f78:	cmp	x2, #0x0
  402f7c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  402f80:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  402f84:	b.eq	403044 <ferror@plt+0x1c44>  // b.none
  402f88:	stp	x29, x30, [sp, #-48]!
  402f8c:	mov	x29, sp
  402f90:	stp	x19, x20, [sp, #16]
  402f94:	mov	x19, x0
  402f98:	stp	x21, x22, [sp, #32]
  402f9c:	mov	x21, x2
  402fa0:	mov	x22, x1
  402fa4:	ldrsb	w3, [x0]
  402fa8:	cbz	w3, 403030 <ferror@plt+0x1c30>
  402fac:	nop
  402fb0:	cmp	w3, #0x2c
  402fb4:	ldrsb	w3, [x19, #1]
  402fb8:	b.eq	402fd0 <ferror@plt+0x1bd0>  // b.none
  402fbc:	cbz	w3, 403010 <ferror@plt+0x1c10>
  402fc0:	add	x19, x19, #0x1
  402fc4:	cmp	w3, #0x2c
  402fc8:	ldrsb	w3, [x19, #1]
  402fcc:	b.ne	402fbc <ferror@plt+0x1bbc>  // b.any
  402fd0:	mov	x20, x19
  402fd4:	cbz	w3, 403010 <ferror@plt+0x1c10>
  402fd8:	cmp	x0, x20
  402fdc:	b.cs	40301c <ferror@plt+0x1c1c>  // b.hs, b.nlast
  402fe0:	sub	x1, x20, x0
  402fe4:	blr	x21
  402fe8:	tbnz	x0, #63, 403020 <ferror@plt+0x1c20>
  402fec:	ldr	x2, [x22]
  402ff0:	orr	x0, x2, x0
  402ff4:	str	x0, [x22]
  402ff8:	ldrsb	w0, [x20]
  402ffc:	cbz	w0, 403030 <ferror@plt+0x1c30>
  403000:	ldrsb	w3, [x19, #1]!
  403004:	cbz	w3, 403030 <ferror@plt+0x1c30>
  403008:	mov	x0, x19
  40300c:	b	402fb0 <ferror@plt+0x1bb0>
  403010:	add	x20, x19, #0x1
  403014:	cmp	x0, x20
  403018:	b.cc	402fe0 <ferror@plt+0x1be0>  // b.lo, b.ul, b.last
  40301c:	mov	w0, #0xffffffff            	// #-1
  403020:	ldp	x19, x20, [sp, #16]
  403024:	ldp	x21, x22, [sp, #32]
  403028:	ldp	x29, x30, [sp], #48
  40302c:	ret
  403030:	mov	w0, #0x0                   	// #0
  403034:	ldp	x19, x20, [sp, #16]
  403038:	ldp	x21, x22, [sp, #32]
  40303c:	ldp	x29, x30, [sp], #48
  403040:	ret
  403044:	mov	w0, #0xffffffea            	// #-22
  403048:	ret
  40304c:	nop
  403050:	stp	x29, x30, [sp, #-80]!
  403054:	mov	x29, sp
  403058:	str	xzr, [sp, #72]
  40305c:	cbz	x0, 4030f0 <ferror@plt+0x1cf0>
  403060:	stp	x19, x20, [sp, #16]
  403064:	mov	x19, x0
  403068:	mov	x20, x2
  40306c:	stp	x21, x22, [sp, #32]
  403070:	mov	w21, w3
  403074:	stp	x23, x24, [sp, #48]
  403078:	mov	x23, x1
  40307c:	str	w3, [x1]
  403080:	str	w3, [x2]
  403084:	bl	4013c0 <__errno_location@plt>
  403088:	str	wzr, [x0]
  40308c:	mov	x22, x0
  403090:	ldrsb	w0, [x19]
  403094:	cmp	w0, #0x3a
  403098:	b.eq	4030fc <ferror@plt+0x1cfc>  // b.none
  40309c:	add	x24, sp, #0x48
  4030a0:	mov	x0, x19
  4030a4:	mov	x1, x24
  4030a8:	mov	w2, #0xa                   	// #10
  4030ac:	bl	4012f0 <strtol@plt>
  4030b0:	str	w0, [x23]
  4030b4:	str	w0, [x20]
  4030b8:	ldr	w0, [x22]
  4030bc:	cbnz	w0, 403134 <ferror@plt+0x1d34>
  4030c0:	ldr	x2, [sp, #72]
  4030c4:	cmp	x2, #0x0
  4030c8:	ccmp	x2, x19, #0x4, ne  // ne = any
  4030cc:	b.eq	403134 <ferror@plt+0x1d34>  // b.none
  4030d0:	ldrsb	w3, [x2]
  4030d4:	cmp	w3, #0x3a
  4030d8:	b.eq	403148 <ferror@plt+0x1d48>  // b.none
  4030dc:	cmp	w3, #0x2d
  4030e0:	b.eq	403164 <ferror@plt+0x1d64>  // b.none
  4030e4:	ldp	x19, x20, [sp, #16]
  4030e8:	ldp	x21, x22, [sp, #32]
  4030ec:	ldp	x23, x24, [sp, #48]
  4030f0:	mov	w0, #0x0                   	// #0
  4030f4:	ldp	x29, x30, [sp], #80
  4030f8:	ret
  4030fc:	add	x19, x19, #0x1
  403100:	add	x1, sp, #0x48
  403104:	mov	x0, x19
  403108:	mov	w2, #0xa                   	// #10
  40310c:	bl	4012f0 <strtol@plt>
  403110:	str	w0, [x20]
  403114:	ldr	w0, [x22]
  403118:	cbnz	w0, 403134 <ferror@plt+0x1d34>
  40311c:	ldr	x0, [sp, #72]
  403120:	cbz	x0, 403134 <ferror@plt+0x1d34>
  403124:	ldrsb	w1, [x0]
  403128:	cmp	w1, #0x0
  40312c:	ccmp	x0, x19, #0x4, eq  // eq = none
  403130:	b.ne	4030e4 <ferror@plt+0x1ce4>  // b.any
  403134:	mov	w0, #0xffffffff            	// #-1
  403138:	ldp	x19, x20, [sp, #16]
  40313c:	ldp	x21, x22, [sp, #32]
  403140:	ldp	x23, x24, [sp, #48]
  403144:	b	4030f4 <ferror@plt+0x1cf4>
  403148:	ldrsb	w1, [x2, #1]
  40314c:	cbnz	w1, 403164 <ferror@plt+0x1d64>
  403150:	ldp	x23, x24, [sp, #48]
  403154:	str	w21, [x20]
  403158:	ldp	x19, x20, [sp, #16]
  40315c:	ldp	x21, x22, [sp, #32]
  403160:	b	4030f4 <ferror@plt+0x1cf4>
  403164:	str	wzr, [x22]
  403168:	add	x19, x2, #0x1
  40316c:	mov	x1, x24
  403170:	mov	x0, x19
  403174:	mov	w2, #0xa                   	// #10
  403178:	str	xzr, [sp, #72]
  40317c:	bl	4012f0 <strtol@plt>
  403180:	str	w0, [x20]
  403184:	ldr	w0, [x22]
  403188:	cbz	w0, 40311c <ferror@plt+0x1d1c>
  40318c:	b	403134 <ferror@plt+0x1d34>
  403190:	cmp	x1, #0x0
  403194:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403198:	b.eq	40326c <ferror@plt+0x1e6c>  // b.none
  40319c:	stp	x29, x30, [sp, #-80]!
  4031a0:	mov	x29, sp
  4031a4:	stp	x19, x20, [sp, #16]
  4031a8:	mov	x19, x1
  4031ac:	stp	x21, x22, [sp, #32]
  4031b0:	add	x22, sp, #0x48
  4031b4:	str	x23, [sp, #48]
  4031b8:	add	x23, sp, #0x40
  4031bc:	b	4031e0 <ferror@plt+0x1de0>
  4031c0:	cmp	x20, #0x0
  4031c4:	add	x19, x3, x4
  4031c8:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  4031cc:	ccmp	x21, x4, #0x0, ne  // ne = any
  4031d0:	b.ne	403254 <ferror@plt+0x1e54>  // b.any
  4031d4:	bl	401210 <strncmp@plt>
  4031d8:	cbnz	w0, 403254 <ferror@plt+0x1e54>
  4031dc:	add	x0, x20, x21
  4031e0:	mov	x1, x23
  4031e4:	bl	401b88 <ferror@plt+0x788>
  4031e8:	mov	x1, x22
  4031ec:	mov	x20, x0
  4031f0:	mov	x0, x19
  4031f4:	bl	401b88 <ferror@plt+0x788>
  4031f8:	ldp	x21, x4, [sp, #64]
  4031fc:	mov	x3, x0
  403200:	mov	x1, x3
  403204:	mov	x0, x20
  403208:	mov	x2, x21
  40320c:	adds	x5, x21, x4
  403210:	b.eq	40323c <ferror@plt+0x1e3c>  // b.none
  403214:	cmp	x5, #0x1
  403218:	b.ne	4031c0 <ferror@plt+0x1dc0>  // b.any
  40321c:	cbz	x20, 40322c <ferror@plt+0x1e2c>
  403220:	ldrsb	w5, [x20]
  403224:	cmp	w5, #0x2f
  403228:	b.eq	40323c <ferror@plt+0x1e3c>  // b.none
  40322c:	cbz	x3, 403254 <ferror@plt+0x1e54>
  403230:	ldrsb	w5, [x3]
  403234:	cmp	w5, #0x2f
  403238:	b.ne	4031c0 <ferror@plt+0x1dc0>  // b.any
  40323c:	mov	w0, #0x1                   	// #1
  403240:	ldp	x19, x20, [sp, #16]
  403244:	ldp	x21, x22, [sp, #32]
  403248:	ldr	x23, [sp, #48]
  40324c:	ldp	x29, x30, [sp], #80
  403250:	ret
  403254:	mov	w0, #0x0                   	// #0
  403258:	ldp	x19, x20, [sp, #16]
  40325c:	ldp	x21, x22, [sp, #32]
  403260:	ldr	x23, [sp, #48]
  403264:	ldp	x29, x30, [sp], #80
  403268:	ret
  40326c:	mov	w0, #0x0                   	// #0
  403270:	ret
  403274:	nop
  403278:	stp	x29, x30, [sp, #-64]!
  40327c:	mov	x29, sp
  403280:	stp	x19, x20, [sp, #16]
  403284:	mov	x19, x1
  403288:	orr	x1, x0, x1
  40328c:	cbz	x1, 40330c <ferror@plt+0x1f0c>
  403290:	stp	x21, x22, [sp, #32]
  403294:	mov	x20, x0
  403298:	mov	x21, x2
  40329c:	cbz	x0, 403320 <ferror@plt+0x1f20>
  4032a0:	cbz	x19, 403338 <ferror@plt+0x1f38>
  4032a4:	stp	x23, x24, [sp, #48]
  4032a8:	bl	401140 <strlen@plt>
  4032ac:	mov	x23, x0
  4032b0:	mvn	x0, x0
  4032b4:	mov	x22, #0x0                   	// #0
  4032b8:	cmp	x21, x0
  4032bc:	b.hi	4032f4 <ferror@plt+0x1ef4>  // b.pmore
  4032c0:	add	x24, x21, x23
  4032c4:	add	x0, x24, #0x1
  4032c8:	bl	4011e0 <malloc@plt>
  4032cc:	mov	x22, x0
  4032d0:	cbz	x0, 4032f4 <ferror@plt+0x1ef4>
  4032d4:	mov	x1, x20
  4032d8:	mov	x2, x23
  4032dc:	bl	401110 <memcpy@plt>
  4032e0:	mov	x2, x21
  4032e4:	mov	x1, x19
  4032e8:	add	x0, x22, x23
  4032ec:	bl	401110 <memcpy@plt>
  4032f0:	strb	wzr, [x22, x24]
  4032f4:	mov	x0, x22
  4032f8:	ldp	x19, x20, [sp, #16]
  4032fc:	ldp	x21, x22, [sp, #32]
  403300:	ldp	x23, x24, [sp, #48]
  403304:	ldp	x29, x30, [sp], #64
  403308:	ret
  40330c:	ldp	x19, x20, [sp, #16]
  403310:	adrp	x0, 403000 <ferror@plt+0x1c00>
  403314:	ldp	x29, x30, [sp], #64
  403318:	add	x0, x0, #0x750
  40331c:	b	401260 <strdup@plt>
  403320:	mov	x0, x19
  403324:	mov	x1, x2
  403328:	ldp	x19, x20, [sp, #16]
  40332c:	ldp	x21, x22, [sp, #32]
  403330:	ldp	x29, x30, [sp], #64
  403334:	b	401320 <strndup@plt>
  403338:	ldp	x19, x20, [sp, #16]
  40333c:	ldp	x21, x22, [sp, #32]
  403340:	ldp	x29, x30, [sp], #64
  403344:	b	401260 <strdup@plt>
  403348:	stp	x29, x30, [sp, #-32]!
  40334c:	mov	x2, #0x0                   	// #0
  403350:	mov	x29, sp
  403354:	stp	x19, x20, [sp, #16]
  403358:	mov	x20, x0
  40335c:	mov	x19, x1
  403360:	cbz	x1, 403370 <ferror@plt+0x1f70>
  403364:	mov	x0, x1
  403368:	bl	401140 <strlen@plt>
  40336c:	mov	x2, x0
  403370:	mov	x1, x19
  403374:	mov	x0, x20
  403378:	ldp	x19, x20, [sp, #16]
  40337c:	ldp	x29, x30, [sp], #32
  403380:	b	403278 <ferror@plt+0x1e78>
  403384:	nop
  403388:	stp	x29, x30, [sp, #-288]!
  40338c:	mov	w9, #0xffffffd0            	// #-48
  403390:	mov	w8, #0xffffff80            	// #-128
  403394:	mov	x29, sp
  403398:	add	x10, sp, #0xf0
  40339c:	add	x11, sp, #0x120
  4033a0:	stp	x11, x11, [sp, #80]
  4033a4:	str	x10, [sp, #96]
  4033a8:	stp	w9, w8, [sp, #104]
  4033ac:	ldp	x10, x11, [sp, #80]
  4033b0:	str	x19, [sp, #16]
  4033b4:	ldp	x8, x9, [sp, #96]
  4033b8:	mov	x19, x0
  4033bc:	add	x0, sp, #0x48
  4033c0:	stp	x10, x11, [sp, #32]
  4033c4:	stp	x8, x9, [sp, #48]
  4033c8:	str	q0, [sp, #112]
  4033cc:	str	q1, [sp, #128]
  4033d0:	str	q2, [sp, #144]
  4033d4:	str	q3, [sp, #160]
  4033d8:	str	q4, [sp, #176]
  4033dc:	str	q5, [sp, #192]
  4033e0:	str	q6, [sp, #208]
  4033e4:	str	q7, [sp, #224]
  4033e8:	stp	x2, x3, [sp, #240]
  4033ec:	add	x2, sp, #0x20
  4033f0:	stp	x4, x5, [sp, #256]
  4033f4:	stp	x6, x7, [sp, #272]
  4033f8:	bl	401310 <vasprintf@plt>
  4033fc:	tbnz	w0, #31, 40342c <ferror@plt+0x202c>
  403400:	ldr	x1, [sp, #72]
  403404:	sxtw	x2, w0
  403408:	mov	x0, x19
  40340c:	bl	403278 <ferror@plt+0x1e78>
  403410:	mov	x19, x0
  403414:	ldr	x0, [sp, #72]
  403418:	bl	401300 <free@plt>
  40341c:	mov	x0, x19
  403420:	ldr	x19, [sp, #16]
  403424:	ldp	x29, x30, [sp], #288
  403428:	ret
  40342c:	mov	x19, #0x0                   	// #0
  403430:	mov	x0, x19
  403434:	ldr	x19, [sp, #16]
  403438:	ldp	x29, x30, [sp], #288
  40343c:	ret
  403440:	stp	x29, x30, [sp, #-80]!
  403444:	mov	x29, sp
  403448:	stp	x21, x22, [sp, #32]
  40344c:	ldr	x21, [x0]
  403450:	stp	x19, x20, [sp, #16]
  403454:	mov	x19, x0
  403458:	ldrsb	w0, [x21]
  40345c:	cbz	w0, 4035a0 <ferror@plt+0x21a0>
  403460:	mov	x0, x21
  403464:	mov	x22, x2
  403468:	stp	x23, x24, [sp, #48]
  40346c:	mov	x24, x1
  403470:	mov	w23, w3
  403474:	mov	x1, x2
  403478:	bl	401330 <strspn@plt>
  40347c:	add	x20, x21, x0
  403480:	ldrsb	w21, [x21, x0]
  403484:	cbz	w21, 403564 <ferror@plt+0x2164>
  403488:	cbz	w23, 40350c <ferror@plt+0x210c>
  40348c:	adrp	x0, 403000 <ferror@plt+0x1c00>
  403490:	mov	w1, w21
  403494:	add	x0, x0, #0xae8
  403498:	bl	401340 <strchr@plt>
  40349c:	cbz	x0, 40353c <ferror@plt+0x213c>
  4034a0:	add	x1, sp, #0x48
  4034a4:	add	x23, x20, #0x1
  4034a8:	mov	x0, x23
  4034ac:	strb	w21, [sp, #72]
  4034b0:	strb	wzr, [sp, #73]
  4034b4:	bl	401c10 <ferror@plt+0x810>
  4034b8:	add	x1, x20, x0
  4034bc:	str	x0, [x24]
  4034c0:	ldrsb	w1, [x1, #1]
  4034c4:	cmp	w1, #0x0
  4034c8:	ccmp	w21, w1, #0x0, ne  // ne = any
  4034cc:	b.ne	403564 <ferror@plt+0x2164>  // b.any
  4034d0:	add	x0, x0, #0x2
  4034d4:	add	x21, x20, x0
  4034d8:	ldrsb	w1, [x20, x0]
  4034dc:	cbz	w1, 4034ec <ferror@plt+0x20ec>
  4034e0:	mov	x0, x22
  4034e4:	bl	401340 <strchr@plt>
  4034e8:	cbz	x0, 403564 <ferror@plt+0x2164>
  4034ec:	mov	x20, x23
  4034f0:	ldp	x23, x24, [sp, #48]
  4034f4:	str	x21, [x19]
  4034f8:	mov	x0, x20
  4034fc:	ldp	x19, x20, [sp, #16]
  403500:	ldp	x21, x22, [sp, #32]
  403504:	ldp	x29, x30, [sp], #80
  403508:	ret
  40350c:	mov	x1, x22
  403510:	mov	x0, x20
  403514:	bl	4013a0 <strcspn@plt>
  403518:	str	x0, [x24]
  40351c:	add	x0, x20, x0
  403520:	ldp	x23, x24, [sp, #48]
  403524:	str	x0, [x19]
  403528:	mov	x0, x20
  40352c:	ldp	x19, x20, [sp, #16]
  403530:	ldp	x21, x22, [sp, #32]
  403534:	ldp	x29, x30, [sp], #80
  403538:	ret
  40353c:	mov	x1, x22
  403540:	mov	x0, x20
  403544:	bl	401c10 <ferror@plt+0x810>
  403548:	str	x0, [x24]
  40354c:	add	x21, x20, x0
  403550:	ldrsb	w1, [x20, x0]
  403554:	cbz	w1, 403584 <ferror@plt+0x2184>
  403558:	mov	x0, x22
  40355c:	bl	401340 <strchr@plt>
  403560:	cbnz	x0, 403584 <ferror@plt+0x2184>
  403564:	ldp	x23, x24, [sp, #48]
  403568:	str	x20, [x19]
  40356c:	mov	x20, #0x0                   	// #0
  403570:	mov	x0, x20
  403574:	ldp	x19, x20, [sp, #16]
  403578:	ldp	x21, x22, [sp, #32]
  40357c:	ldp	x29, x30, [sp], #80
  403580:	ret
  403584:	ldp	x23, x24, [sp, #48]
  403588:	str	x21, [x19]
  40358c:	mov	x0, x20
  403590:	ldp	x19, x20, [sp, #16]
  403594:	ldp	x21, x22, [sp, #32]
  403598:	ldp	x29, x30, [sp], #80
  40359c:	ret
  4035a0:	mov	x20, #0x0                   	// #0
  4035a4:	mov	x0, x20
  4035a8:	ldp	x19, x20, [sp, #16]
  4035ac:	ldp	x21, x22, [sp, #32]
  4035b0:	ldp	x29, x30, [sp], #80
  4035b4:	ret
  4035b8:	stp	x29, x30, [sp, #-32]!
  4035bc:	mov	x29, sp
  4035c0:	str	x19, [sp, #16]
  4035c4:	mov	x19, x0
  4035c8:	b	4035d4 <ferror@plt+0x21d4>
  4035cc:	cmp	w0, #0xa
  4035d0:	b.eq	4035f4 <ferror@plt+0x21f4>  // b.none
  4035d4:	mov	x0, x19
  4035d8:	bl	401240 <fgetc@plt>
  4035dc:	cmn	w0, #0x1
  4035e0:	b.ne	4035cc <ferror@plt+0x21cc>  // b.any
  4035e4:	mov	w0, #0x1                   	// #1
  4035e8:	ldr	x19, [sp, #16]
  4035ec:	ldp	x29, x30, [sp], #32
  4035f0:	ret
  4035f4:	mov	w0, #0x0                   	// #0
  4035f8:	ldr	x19, [sp, #16]
  4035fc:	ldp	x29, x30, [sp], #32
  403600:	ret
  403604:	nop
  403608:	stp	x29, x30, [sp, #-64]!
  40360c:	mov	x29, sp
  403610:	stp	x19, x20, [sp, #16]
  403614:	adrp	x20, 414000 <ferror@plt+0x12c00>
  403618:	add	x20, x20, #0xdf0
  40361c:	stp	x21, x22, [sp, #32]
  403620:	adrp	x21, 414000 <ferror@plt+0x12c00>
  403624:	add	x21, x21, #0xde8
  403628:	sub	x20, x20, x21
  40362c:	mov	w22, w0
  403630:	stp	x23, x24, [sp, #48]
  403634:	mov	x23, x1
  403638:	mov	x24, x2
  40363c:	bl	4010d0 <memcpy@plt-0x40>
  403640:	cmp	xzr, x20, asr #3
  403644:	b.eq	403670 <ferror@plt+0x2270>  // b.none
  403648:	asr	x20, x20, #3
  40364c:	mov	x19, #0x0                   	// #0
  403650:	ldr	x3, [x21, x19, lsl #3]
  403654:	mov	x2, x24
  403658:	add	x19, x19, #0x1
  40365c:	mov	x1, x23
  403660:	mov	w0, w22
  403664:	blr	x3
  403668:	cmp	x20, x19
  40366c:	b.ne	403650 <ferror@plt+0x2250>  // b.any
  403670:	ldp	x19, x20, [sp, #16]
  403674:	ldp	x21, x22, [sp, #32]
  403678:	ldp	x23, x24, [sp, #48]
  40367c:	ldp	x29, x30, [sp], #64
  403680:	ret
  403684:	nop
  403688:	ret
  40368c:	nop
  403690:	adrp	x2, 415000 <ferror@plt+0x13c00>
  403694:	mov	x1, #0x0                   	// #0
  403698:	ldr	x2, [x2, #392]
  40369c:	b	401190 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004036a0 <.fini>:
  4036a0:	stp	x29, x30, [sp, #-16]!
  4036a4:	mov	x29, sp
  4036a8:	ldp	x29, x30, [sp], #16
  4036ac:	ret
