GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\pong\src\bin2bcd.v'
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\pong\src\controller.v'
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\pong\src\digit_module.v'
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\pong\src\game_logic.v'
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\pong\src\rotary_encoder.v'
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\pong\src\top.v'
WARN  (EX3012) : Empty statement in sequential block("C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\pong\src\top.v":310)
Compiling module 'lcd114_test'("C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\pong\src\top.v":7)
Compiling module 'controller'("C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\pong\src\controller.v":1)
Compiling module 'rotary_encoder'("C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\pong\src\rotary_encoder.v":38)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\pong\src\rotary_encoder.v":63)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\pong\src\controller.v":28)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\pong\src\controller.v":32)
Compiling module 'game_logic'("C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\pong\src\game_logic.v":1)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\pong\src\game_logic.v":47)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\pong\src\game_logic.v":52)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\pong\src\game_logic.v":63)
WARN  (EX3791) : Expression size 16 truncated to fit in target size 8("C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\pong\src\game_logic.v":68)
Compiling module 'bin2bcd(W=8)'("C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\pong\src\bin2bcd.v":5)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 10 for port 'bcd'("C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\pong\src\top.v":183)
Compiling module 'digit_module'("C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\pong\src\digit_module.v":1)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 8 for port 'xPos'("C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\pong\src\top.v":193)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 8 for port 'yPos'("C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\pong\src\top.v":194)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 8 for port 'size'("C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\pong\src\top.v":195)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 8 for port 'digit_num'("C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\pong\src\top.v":196)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 16 for port 'pixelcnt'("C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\pong\src\top.v":198)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 8 for port 'xPos'("C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\pong\src\top.v":204)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 8 for port 'yPos'("C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\pong\src\top.v":205)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 8 for port 'size'("C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\pong\src\top.v":206)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 8 for port 'digit_num'("C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\pong\src\top.v":207)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 16 for port 'pixelcnt'("C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\pong\src\top.v":209)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\pong\src\top.v":271)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\pong\src\top.v":299)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\pong\src\top.v":303)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\pong\src\top.v":335)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\pong\src\top.v":339)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\pong\src\top.v":357)
NOTE  (EX0101) : Current top module is "lcd114_test"
WARN  (EX0211) : The output port "ser_tx" of module "lcd114_test" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\pong\src\top.v":11)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input ser_rx is unused("C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\pong\src\top.v":12)
WARN  (CV0016) : Input rx is unused("C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\pong\src\top.v":17)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\pong\impl\gwsynthesis\pong.vg" completed
[100%] Generate report file "C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\pong\impl\gwsynthesis\pong_syn.rpt.html" completed
GowinSynthesis finish
