<stg><name>zint_rebuild_CRT.1</name>


<trans_list>

<trans id="329" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1646" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="2" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1646" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1665" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="7" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1665" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="10" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1560" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="11" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1560" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="12" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1487" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="13" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1487" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="14" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="normalize_signed_read" val="1"/>
<literal name="icmp_ln1693" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="17" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1591" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1591" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1465" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="18" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1465" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="19" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="32">
<![CDATA[
entry:0 %u_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:1 %tmp_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %tmp

]]></Node>
<StgValue><ssdm name="tmp_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:2 %normalize_signed_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %normalize_signed

]]></Node>
<StgValue><ssdm name="normalize_signed_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:3 %num_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %num

]]></Node>
<StgValue><ssdm name="num_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:4 %xstride_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %xstride

]]></Node>
<StgValue><ssdm name="xstride_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:5 %xlen_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %xlen

]]></Node>
<StgValue><ssdm name="xlen_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:6 %xx_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %xx

]]></Node>
<StgValue><ssdm name="xx_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="9">
<![CDATA[
entry:7 %xstride_cast = zext i9 %xstride_read

]]></Node>
<StgValue><ssdm name="xstride_cast"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="9">
<![CDATA[
entry:8 %xlen_cast = zext i9 %xlen_read

]]></Node>
<StgValue><ssdm name="xlen_cast"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:9 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:10 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:11 %lshr_ln = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %tmp_read, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="13">
<![CDATA[
entry:12 %zext_ln1645 = zext i13 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln1645"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:13 %vla18_addr = getelementptr i32 %vla18, i64 0, i64 %zext_ln1645

]]></Node>
<StgValue><ssdm name="vla18_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
entry:14 %store_ln1645 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr, i32 2147473409, i4 15

]]></Node>
<StgValue><ssdm name="store_ln1645"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:15 %store_ln1646 = store i9 1, i9 %u_1

]]></Node>
<StgValue><ssdm name="store_ln1646"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
entry:16 %br_ln1646 = br void %VITIS_LOOP_1665_1

]]></Node>
<StgValue><ssdm name="br_ln1646"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
VITIS_LOOP_1665_1:0 %u_12 = load i9 %u_1

]]></Node>
<StgValue><ssdm name="u_12"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_1665_1:1 %zext_ln1646 = zext i9 %u_12

]]></Node>
<StgValue><ssdm name="zext_ln1646"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_1665_1:2 %icmp_ln1646 = icmp_ult  i9 %u_12, i9 %xlen_read

]]></Node>
<StgValue><ssdm name="icmp_ln1646"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_1665_1:3 %br_ln1646 = br i1 %icmp_ln1646, void %for.end19.loopexit, void %VITIS_LOOP_1665_1.split

]]></Node>
<StgValue><ssdm name="br_ln1646"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1646" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1665_1.split:1 %PRIMES_p_addr = getelementptr i25 %PRIMES_p, i64 0, i64 %zext_ln1646

]]></Node>
<StgValue><ssdm name="PRIMES_p_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1646" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="25" op_0_bw="10">
<![CDATA[
VITIS_LOOP_1665_1.split:2 %p = load i10 %PRIMES_p_addr

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1646" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end19.loopexit:0 %br_ln1692 = br i1 %normalize_signed_read, void %if.end, void %for.inc23.preheader

]]></Node>
<StgValue><ssdm name="br_ln1692"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1646" val="0"/>
<literal name="normalize_signed_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="32">
<![CDATA[
for.inc23.preheader:0 %idx71 = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx71"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1646" val="0"/>
<literal name="normalize_signed_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="32">
<![CDATA[
for.inc23.preheader:1 %u_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_2"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1646" val="0"/>
<literal name="normalize_signed_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc23.preheader:2 %store_ln1693 = store i64 0, i64 %u_2

]]></Node>
<StgValue><ssdm name="store_ln1693"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1646" val="0"/>
<literal name="normalize_signed_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc23.preheader:3 %store_ln1693 = store i64 0, i64 %idx71

]]></Node>
<StgValue><ssdm name="store_ln1693"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1646" val="0"/>
<literal name="normalize_signed_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
for.inc23.preheader:4 %br_ln1693 = br void %for.inc23

]]></Node>
<StgValue><ssdm name="br_ln1693"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="49" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="25" op_0_bw="10">
<![CDATA[
VITIS_LOOP_1665_1.split:2 %p = load i10 %PRIMES_p_addr

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="24" op_0_bw="25">
<![CDATA[
VITIS_LOOP_1665_1.split:3 %trunc_ln1657 = trunc i25 %p

]]></Node>
<StgValue><ssdm name="trunc_ln1657"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="31" op_0_bw="25">
<![CDATA[
VITIS_LOOP_1665_1.split:4 %sext_ln1657 = sext i25 %p

]]></Node>
<StgValue><ssdm name="sext_ln1657"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_1665_1.split:9 %y = sub i24 2, i24 %trunc_ln1657

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="31" op_0_bw="24">
<![CDATA[
VITIS_LOOP_1665_1.split:10 %zext_ln656 = zext i24 %y

]]></Node>
<StgValue><ssdm name="zext_ln656"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_1665_1.split:11 %mul_ln656 = mul i31 %sext_ln1657, i31 %zext_ln656

]]></Node>
<StgValue><ssdm name="mul_ln656"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_1665_1.split:12 %sub_ln656 = sub i31 2, i31 %mul_ln656

]]></Node>
<StgValue><ssdm name="sub_ln656"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_1665_1.split:13 %y_1 = mul i31 %sub_ln656, i31 %zext_ln656

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_1665_1.split:14 %mul_ln657 = mul i31 %sext_ln1657, i31 %y_1

]]></Node>
<StgValue><ssdm name="mul_ln657"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_1665_1.split:15 %sub_ln657 = sub i31 2, i31 %mul_ln657

]]></Node>
<StgValue><ssdm name="sub_ln657"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_1665_1.split:16 %y_2 = mul i31 %sub_ln657, i31 %y_1

]]></Node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_1665_1.split:5 %zext_ln1657 = zext i31 %sext_ln1657

]]></Node>
<StgValue><ssdm name="zext_ln1657"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_1665_1.split:17 %mul_ln658 = mul i31 %sext_ln1657, i31 %y_2

]]></Node>
<StgValue><ssdm name="mul_ln658"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_1665_1.split:18 %sub_ln658 = sub i31 2, i31 %mul_ln658

]]></Node>
<StgValue><ssdm name="sub_ln658"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_1665_1.split:19 %y_3 = mul i31 %sub_ln658, i31 %y_2

]]></Node>
<StgValue><ssdm name="y_3"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_1665_1.split:20 %mul_ln659 = mul i31 %sext_ln1657, i31 %y_3

]]></Node>
<StgValue><ssdm name="mul_ln659"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_1665_1.split:21 %sub_ln659 = sub i31 2, i31 %mul_ln659

]]></Node>
<StgValue><ssdm name="sub_ln659"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_1665_1.split:22 %y_5 = sub i31 0, i31 %y_3

]]></Node>
<StgValue><ssdm name="y_5"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_1665_1.split:23 %p0i = mul i31 %sub_ln659, i31 %y_5

]]></Node>
<StgValue><ssdm name="p0i"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_1665_1.split:24 %zext_ln1657_2 = zext i31 %p0i

]]></Node>
<StgValue><ssdm name="zext_ln1657_2"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_1665_1.split:25 %sub_ln685_1 = sub i24 0, i24 %trunc_ln1657

]]></Node>
<StgValue><ssdm name="sub_ln685_1"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="25" op_0_bw="25" op_1_bw="24" op_2_bw="1">
<![CDATA[
VITIS_LOOP_1665_1.split:26 %shl_ln = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i24.i1, i24 %sub_ln685_1, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="25">
<![CDATA[
VITIS_LOOP_1665_1.split:27 %zext_ln685 = zext i25 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln685"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_1665_1.split:28 %sub_ln685 = sub i32 %zext_ln685, i32 %zext_ln1657

]]></Node>
<StgValue><ssdm name="sub_ln685"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_1665_1.split:29 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln685, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
VITIS_LOOP_1665_1.split:30 %select_ln685 = select i1 %tmp_1, i25 33554431, i25 0

]]></Node>
<StgValue><ssdm name="select_ln685"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_1665_1.split:31 %and_ln685 = and i25 %p, i25 %select_ln685

]]></Node>
<StgValue><ssdm name="and_ln685"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="31" op_0_bw="25">
<![CDATA[
VITIS_LOOP_1665_1.split:32 %sext_ln685 = sext i25 %and_ln685

]]></Node>
<StgValue><ssdm name="sext_ln685"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_1665_1.split:33 %zext_ln685_1 = zext i31 %sext_ln685

]]></Node>
<StgValue><ssdm name="zext_ln685_1"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_1665_1.split:34 %z = add i32 %zext_ln685_1, i32 %sub_ln685

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_1665_1.split:35 %z_1 = call i32 @modp_montymul, i32 %z, i32 %z, i32 %zext_ln1657, i32 %zext_ln1657_2

]]></Node>
<StgValue><ssdm name="z_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_1665_1.split:6 %PRIMES_s_addr = getelementptr i31 %PRIMES_s, i64 0, i64 %zext_ln1646

]]></Node>
<StgValue><ssdm name="PRIMES_s_addr"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="31" op_0_bw="10">
<![CDATA[
VITIS_LOOP_1665_1.split:7 %s = load i10 %PRIMES_s_addr

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_1665_1.split:36 %z_2 = call i32 @modp_montymul, i32 %z_1, i32 %z_1, i32 %zext_ln1657, i32 %zext_ln1657_2

]]></Node>
<StgValue><ssdm name="z_2"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_1665_1.split:37 %z_3 = call i32 @modp_montymul, i32 %z_2, i32 %z_2, i32 %zext_ln1657, i32 %zext_ln1657_2

]]></Node>
<StgValue><ssdm name="z_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_1665_1.split:0 %specloopname_ln1642 = specloopname void @_ssdm_op_SpecLoopName, void @empty_109

]]></Node>
<StgValue><ssdm name="specloopname_ln1642"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="31" op_0_bw="10">
<![CDATA[
VITIS_LOOP_1665_1.split:7 %s = load i10 %PRIMES_s_addr

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_1665_1.split:8 %zext_ln1657_1 = zext i31 %s

]]></Node>
<StgValue><ssdm name="zext_ln1657_1"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_1665_1.split:38 %z_4 = call i32 @modp_montymul, i32 %z_3, i32 %z_3, i32 %zext_ln1657, i32 %zext_ln1657_2

]]></Node>
<StgValue><ssdm name="z_4"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
VITIS_LOOP_1665_1.split:39 %z_5 = call i32 @modp_montymul, i32 %z_4, i32 %z_4, i32 %zext_ln1657, i32 %zext_ln1657_2

]]></Node>
<StgValue><ssdm name="z_5"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="32">
<![CDATA[
VITIS_LOOP_1665_1.split:40 %trunc_ln735 = trunc i32 %z_5

]]></Node>
<StgValue><ssdm name="trunc_ln735"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
VITIS_LOOP_1665_1.split:41 %select_ln757 = select i1 %trunc_ln735, i25 33554431, i25 0

]]></Node>
<StgValue><ssdm name="select_ln757"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_1665_1.split:42 %and_ln757 = and i25 %p, i25 %select_ln757

]]></Node>
<StgValue><ssdm name="and_ln757"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="31" op_0_bw="25">
<![CDATA[
VITIS_LOOP_1665_1.split:43 %sext_ln757 = sext i25 %and_ln757

]]></Node>
<StgValue><ssdm name="sext_ln757"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_1665_1.split:44 %zext_ln757 = zext i31 %sext_ln757

]]></Node>
<StgValue><ssdm name="zext_ln757"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_1665_1.split:45 %add_ln757 = add i32 %zext_ln757, i32 %z_5

]]></Node>
<StgValue><ssdm name="add_ln757"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_1665_1.split:46 %z_9 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln757, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="z_9"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_1665_1.split:47 %zext_ln757_1 = zext i31 %z_9

]]></Node>
<StgValue><ssdm name="zext_ln757_1"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="13" op_0_bw="9">
<![CDATA[
VITIS_LOOP_1665_1.split:48 %zext_ln1665 = zext i9 %u_12

]]></Node>
<StgValue><ssdm name="zext_ln1665"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_1665_1.split:49 %br_ln1665 = br void %while.body.lr.ph.i

]]></Node>
<StgValue><ssdm name="br_ln1665"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
while.body.lr.ph.i:0 %v = phi i64 0, void %VITIS_LOOP_1665_1.split, i64 %v_1, void %zint_add_mul_small.exit

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
while.body.lr.ph.i:1 %idx = phi i64 0, void %VITIS_LOOP_1665_1.split, i64 %add_ln1665_1, void %zint_add_mul_small.exit

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body.lr.ph.i:2 %icmp_ln1665 = icmp_eq  i64 %v, i64 %num_read

]]></Node>
<StgValue><ssdm name="icmp_ln1665"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body.lr.ph.i:3 %v_1 = add i64 %v, i64 1

]]></Node>
<StgValue><ssdm name="v_1"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.lr.ph.i:4 %br_ln1665 = br i1 %icmp_ln1665, void %while.body.lr.ph.i.split, void %for.body.lr.ph.i33.loopexit

]]></Node>
<StgValue><ssdm name="br_ln1665"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="13" op_0_bw="64">
<![CDATA[
while.body.lr.ph.i.split:1 %trunc_ln1673 = trunc i64 %idx

]]></Node>
<StgValue><ssdm name="trunc_ln1673"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
while.body.lr.ph.i.split:2 %add_ln1673 = add i13 %trunc_ln1673, i13 %zext_ln1665

]]></Node>
<StgValue><ssdm name="add_ln1673"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
while.body.lr.ph.i.split:3 %shl_ln1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln1673, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
while.body.lr.ph.i.split:4 %add_ln1673_1 = add i15 %shl_ln1, i15 %xx_read

]]></Node>
<StgValue><ssdm name="add_ln1673_1"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body.lr.ph.i.split:5 %lshr_ln1 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln1673_1, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="13">
<![CDATA[
while.body.lr.ph.i.split:6 %zext_ln1673 = zext i13 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln1673"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.lr.ph.i.split:7 %vla18_addr_1 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1673

]]></Node>
<StgValue><ssdm name="vla18_addr_1"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1665" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="13">
<![CDATA[
while.body.lr.ph.i.split:8 %xp = load i13 %vla18_addr_1

]]></Node>
<StgValue><ssdm name="xp"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1665" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="63" op_0_bw="31">
<![CDATA[
for.body.lr.ph.i33.loopexit:0 %zext_ln1487 = zext i31 %sext_ln1657

]]></Node>
<StgValue><ssdm name="zext_ln1487"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1665" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
for.body.lr.ph.i33.loopexit:1 %br_ln1487 = br void %for.inc.i46

]]></Node>
<StgValue><ssdm name="br_ln1487"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.lr.ph.i.split:0 %specloopname_ln1658 = specloopname void @_ssdm_op_SpecLoopName, void @empty_108

]]></Node>
<StgValue><ssdm name="specloopname_ln1658"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="13">
<![CDATA[
while.body.lr.ph.i.split:8 %xp = load i13 %vla18_addr_1

]]></Node>
<StgValue><ssdm name="xp"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
while.body.lr.ph.i.split:9 %add_ln1524 = add i13 %trunc_ln1673, i13 8191

]]></Node>
<StgValue><ssdm name="add_ln1524"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
while.body.lr.ph.i.split:10 %br_ln1520 = br void %while.body.i

]]></Node>
<StgValue><ssdm name="br_ln1520"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
while.body.i:0 %dec4_i_in = phi i64 %zext_ln1646, void %while.body.lr.ph.i.split, i64 %u_13, void %while.body.i

]]></Node>
<StgValue><ssdm name="dec4_i_in"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.body.i:1 %x = phi i32 0, void %while.body.lr.ph.i.split, i32 %x_3, void %while.body.i

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="13" op_0_bw="64">
<![CDATA[
while.body.i:2 %trunc_ln1510 = trunc i64 %dec4_i_in

]]></Node>
<StgValue><ssdm name="trunc_ln1510"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body.i:3 %u_13 = add i64 %dec4_i_in, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="u_13"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
while.body.i:5 %x_1 = call i32 @modp_montymul, i32 %x, i32 %zext_ln757_1, i32 %zext_ln1657, i32 %zext_ln1657_2

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
while.body.i:6 %add_ln1524_2 = add i13 %add_ln1524, i13 %trunc_ln1510

]]></Node>
<StgValue><ssdm name="add_ln1524_2"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
while.body.i:7 %shl_ln2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln1524_2, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
while.body.i:8 %add_ln1524_1 = add i15 %shl_ln2, i15 %xx_read

]]></Node>
<StgValue><ssdm name="add_ln1524_1"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body.i:9 %lshr_ln2 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln1524_1, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="13">
<![CDATA[
while.body.i:10 %zext_ln1524 = zext i13 %lshr_ln2

]]></Node>
<StgValue><ssdm name="zext_ln1524"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:11 %vla18_addr_2 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1524

]]></Node>
<StgValue><ssdm name="vla18_addr_2"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="13">
<![CDATA[
while.body.i:12 %vla18_load = load i13 %vla18_addr_2

]]></Node>
<StgValue><ssdm name="vla18_load"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body.i:28 %icmp_ln1520 = icmp_eq  i64 %u_13, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln1520"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i:4 %specloopname_ln1509 = specloopname void @_ssdm_op_SpecLoopName, void @empty_83

]]></Node>
<StgValue><ssdm name="specloopname_ln1509"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="13">
<![CDATA[
while.body.i:12 %vla18_load = load i13 %vla18_addr_2

]]></Node>
<StgValue><ssdm name="vla18_load"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i:13 %w = sub i32 %vla18_load, i32 %zext_ln1657

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
while.body.i:14 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %w, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
while.body.i:15 %select_ln1525 = select i1 %tmp_2, i25 33554431, i25 0

]]></Node>
<StgValue><ssdm name="select_ln1525"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
while.body.i:16 %and_ln1525 = and i25 %p, i25 %select_ln1525

]]></Node>
<StgValue><ssdm name="and_ln1525"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="31" op_0_bw="25">
<![CDATA[
while.body.i:17 %sext_ln1521 = sext i25 %and_ln1525

]]></Node>
<StgValue><ssdm name="sext_ln1521"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="31">
<![CDATA[
while.body.i:18 %zext_ln1521 = zext i31 %sext_ln1521

]]></Node>
<StgValue><ssdm name="zext_ln1521"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i:19 %w_3 = sub i32 %x_1, i32 %zext_ln1657

]]></Node>
<StgValue><ssdm name="w_3"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i:20 %add_ln685 = add i32 %w, i32 %zext_ln1521

]]></Node>
<StgValue><ssdm name="add_ln685"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i:21 %add_ln685_1 = add i32 %add_ln685, i32 %w_3

]]></Node>
<StgValue><ssdm name="add_ln685_1"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
while.body.i:22 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln685_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
while.body.i:23 %select_ln685_1 = select i1 %tmp_3, i25 33554431, i25 0

]]></Node>
<StgValue><ssdm name="select_ln685_1"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
while.body.i:24 %and_ln685_1 = and i25 %p, i25 %select_ln685_1

]]></Node>
<StgValue><ssdm name="and_ln685_1"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="31" op_0_bw="25">
<![CDATA[
while.body.i:25 %sext_ln685_1 = sext i25 %and_ln685_1

]]></Node>
<StgValue><ssdm name="sext_ln685_1"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="31">
<![CDATA[
while.body.i:26 %zext_ln685_2 = zext i31 %sext_ln685_1

]]></Node>
<StgValue><ssdm name="zext_ln685_2"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i:27 %x_3 = add i32 %zext_ln685_2, i32 %add_ln685_1

]]></Node>
<StgValue><ssdm name="x_3"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
while.body.i:29 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i:30 %br_ln1520 = br i1 %icmp_ln1520, void %while.body.i, void %for.body.lr.ph.i

]]></Node>
<StgValue><ssdm name="br_ln1520"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.lr.ph.i:0 %sub_ln697 = sub i32 %xp, i32 %x_3

]]></Node>
<StgValue><ssdm name="sub_ln697"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.lr.ph.i:1 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln697, i32 31

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
for.body.lr.ph.i:2 %select_ln697 = select i1 %tmp_4, i25 33554431, i25 0

]]></Node>
<StgValue><ssdm name="select_ln697"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body.lr.ph.i:3 %and_ln697 = and i25 %p, i25 %select_ln697

]]></Node>
<StgValue><ssdm name="and_ln697"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="31" op_0_bw="25">
<![CDATA[
for.body.lr.ph.i:4 %sext_ln697 = sext i25 %and_ln697

]]></Node>
<StgValue><ssdm name="sext_ln697"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="31">
<![CDATA[
for.body.lr.ph.i:5 %zext_ln697 = zext i31 %sext_ln697

]]></Node>
<StgValue><ssdm name="zext_ln697"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.lr.ph.i:6 %add_ln697 = add i32 %zext_ln697, i32 %sub_ln697

]]></Node>
<StgValue><ssdm name="add_ln697"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.body.lr.ph.i:7 %xr = call i32 @modp_montymul, i32 %zext_ln1657_1, i32 %add_ln697, i32 %zext_ln1657, i32 %zext_ln1657_2

]]></Node>
<StgValue><ssdm name="xr"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="63" op_0_bw="32">
<![CDATA[
for.body.lr.ph.i:8 %zext_ln1560 = zext i32 %xr

]]></Node>
<StgValue><ssdm name="zext_ln1560"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1520" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
for.body.lr.ph.i:9 %br_ln1560 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln1560"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="160" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.i:0 %cc_4 = phi i32 0, void %for.body.lr.ph.i, i32 %cc_5, void %for.inc.i.split

]]></Node>
<StgValue><ssdm name="cc_4"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
for.inc.i:1 %u_17 = phi i9 0, void %for.body.lr.ph.i, i9 %u_18, void %for.inc.i.split

]]></Node>
<StgValue><ssdm name="u_17"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i:2 %icmp_ln1560 = icmp_eq  i9 %u_17, i9 %u_12

]]></Node>
<StgValue><ssdm name="icmp_ln1560"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 308, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i:4 %u_18 = add i9 %u_17, i9 1

]]></Node>
<StgValue><ssdm name="u_18"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:5 %br_ln1560 = br i1 %icmp_ln1560, void %for.inc.i.split, void %zint_add_mul_small.exit

]]></Node>
<StgValue><ssdm name="br_ln1560"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="13" op_0_bw="9">
<![CDATA[
for.inc.i.split:1 %zext_ln1564 = zext i9 %u_17

]]></Node>
<StgValue><ssdm name="zext_ln1564"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.i.split:2 %add_ln1564 = add i13 %zext_ln1564, i13 %trunc_ln1673

]]></Node>
<StgValue><ssdm name="add_ln1564"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.inc.i.split:3 %shl_ln7 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln1564, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln7"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.i.split:4 %add_ln1564_1 = add i15 %shl_ln7, i15 %xx_read

]]></Node>
<StgValue><ssdm name="add_ln1564_1"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.split:5 %lshr_ln6 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln1564_1, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln6"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i.split:6 %zext_ln1564_1 = zext i13 %lshr_ln6

]]></Node>
<StgValue><ssdm name="zext_ln1564_1"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:7 %vla18_addr_7 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1564_1

]]></Node>
<StgValue><ssdm name="vla18_addr_7"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i.split:8 %xw = load i13 %vla18_addr_7

]]></Node>
<StgValue><ssdm name="xw"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
for.inc.i.split:9 %shl_ln8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %u_17, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln8"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="15" op_0_bw="11">
<![CDATA[
for.inc.i.split:10 %zext_ln1565 = zext i11 %shl_ln8

]]></Node>
<StgValue><ssdm name="zext_ln1565"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.i.split:11 %add_ln1565 = add i15 %zext_ln1565, i15 %tmp_read

]]></Node>
<StgValue><ssdm name="add_ln1565"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.split:12 %lshr_ln7 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln1565, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln7"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i.split:13 %zext_ln1565_1 = zext i13 %lshr_ln7

]]></Node>
<StgValue><ssdm name="zext_ln1565_1"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:14 %vla18_addr_8 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1565_1

]]></Node>
<StgValue><ssdm name="vla18_addr_8"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i.split:15 %yw = load i13 %vla18_addr_8

]]></Node>
<StgValue><ssdm name="yw"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1560" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
zint_add_mul_small.exit:0 %store_ln1570 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_1, i32 %cc_4, i4 15

]]></Node>
<StgValue><ssdm name="store_ln1570"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1560" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
zint_add_mul_small.exit:1 %add_ln1665_1 = add i64 %idx, i64 %xstride_cast

]]></Node>
<StgValue><ssdm name="add_ln1665_1"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1560" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
zint_add_mul_small.exit:2 %br_ln1665 = br void %while.body.lr.ph.i

]]></Node>
<StgValue><ssdm name="br_ln1665"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="184" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.split:0 %specloopname_ln1556 = specloopname void @_ssdm_op_SpecLoopName, void @empty_107

]]></Node>
<StgValue><ssdm name="specloopname_ln1556"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i.split:8 %xw = load i13 %vla18_addr_7

]]></Node>
<StgValue><ssdm name="xw"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i.split:15 %yw = load i13 %vla18_addr_8

]]></Node>
<StgValue><ssdm name="yw"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="63" op_0_bw="32">
<![CDATA[
for.inc.i.split:16 %zext_ln1566 = zext i32 %yw

]]></Node>
<StgValue><ssdm name="zext_ln1566"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.i.split:17 %mul_ln1566 = mul i63 %zext_ln1566, i63 %zext_ln1560

]]></Node>
<StgValue><ssdm name="mul_ln1566"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="33" op_0_bw="32">
<![CDATA[
for.inc.i.split:18 %zext_ln1566_1 = zext i32 %xw

]]></Node>
<StgValue><ssdm name="zext_ln1566_1"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="33" op_0_bw="32">
<![CDATA[
for.inc.i.split:19 %zext_ln1566_2 = zext i32 %cc_4

]]></Node>
<StgValue><ssdm name="zext_ln1566_2"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.inc.i.split:20 %add_ln1566 = add i33 %zext_ln1566_1, i33 %zext_ln1566_2

]]></Node>
<StgValue><ssdm name="add_ln1566"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="63" op_0_bw="33">
<![CDATA[
for.inc.i.split:21 %zext_ln1566_3 = zext i33 %add_ln1566

]]></Node>
<StgValue><ssdm name="zext_ln1566_3"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.i.split:22 %z_8 = add i63 %zext_ln1566_3, i63 %mul_ln1566

]]></Node>
<StgValue><ssdm name="z_8"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="31" op_0_bw="63">
<![CDATA[
for.inc.i.split:23 %trunc_ln1567 = trunc i63 %z_8

]]></Node>
<StgValue><ssdm name="trunc_ln1567"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="31">
<![CDATA[
for.inc.i.split:24 %zext_ln1567 = zext i31 %trunc_ln1567

]]></Node>
<StgValue><ssdm name="zext_ln1567"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc.i.split:25 %store_ln1567 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_7, i32 %zext_ln1567, i4 15

]]></Node>
<StgValue><ssdm name="store_ln1567"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.split:26 %cc_5 = partselect i32 @_ssdm_op_PartSelect.i32.i63.i32.i32, i63 %z_8, i32 31, i32 62

]]></Node>
<StgValue><ssdm name="cc_5"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.split:27 %br_ln1560 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln1560"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="199" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.i46:0 %cc = phi i32 0, void %for.body.lr.ph.i33.loopexit, i32 %cc_1, void %for.inc.i46.split

]]></Node>
<StgValue><ssdm name="cc"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
for.inc.i46:1 %u_4 = phi i9 0, void %for.body.lr.ph.i33.loopexit, i9 %u_16, void %for.inc.i46.split

]]></Node>
<StgValue><ssdm name="u_4"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i46:2 %icmp_ln1487 = icmp_eq  i9 %u_4, i9 %u_12

]]></Node>
<StgValue><ssdm name="icmp_ln1487"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i46:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 308, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i46:4 %u_16 = add i9 %u_4, i9 1

]]></Node>
<StgValue><ssdm name="u_16"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i46:5 %br_ln1487 = br i1 %icmp_ln1487, void %for.inc.i46.split, void %zint_mul_small.exit

]]></Node>
<StgValue><ssdm name="br_ln1487"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1487" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
for.inc.i46.split:1 %shl_ln4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %u_4, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1487" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="15" op_0_bw="11">
<![CDATA[
for.inc.i46.split:2 %zext_ln1490 = zext i11 %shl_ln4

]]></Node>
<StgValue><ssdm name="zext_ln1490"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1487" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.i46.split:3 %add_ln1490 = add i15 %zext_ln1490, i15 %tmp_read

]]></Node>
<StgValue><ssdm name="add_ln1490"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1487" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i46.split:4 %lshr_ln4 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln1490, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln4"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1487" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i46.split:5 %zext_ln1490_1 = zext i13 %lshr_ln4

]]></Node>
<StgValue><ssdm name="zext_ln1490_1"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1487" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i46.split:6 %vla18_addr_4 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1490_1

]]></Node>
<StgValue><ssdm name="vla18_addr_4"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1487" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i46.split:7 %vla18_load_1 = load i13 %vla18_addr_4

]]></Node>
<StgValue><ssdm name="vla18_load_1"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1487" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
zint_mul_small.exit:0 %shl_ln3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %u_12, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1487" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="15" op_0_bw="11">
<![CDATA[
zint_mul_small.exit:1 %zext_ln1686 = zext i11 %shl_ln3

]]></Node>
<StgValue><ssdm name="zext_ln1686"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1487" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
zint_mul_small.exit:2 %add_ln1686 = add i15 %zext_ln1686, i15 %tmp_read

]]></Node>
<StgValue><ssdm name="add_ln1686"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1487" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
zint_mul_small.exit:3 %lshr_ln3 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln1686, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln3"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1487" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="13">
<![CDATA[
zint_mul_small.exit:4 %zext_ln1686_1 = zext i13 %lshr_ln3

]]></Node>
<StgValue><ssdm name="zext_ln1686_1"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1487" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
zint_mul_small.exit:5 %vla18_addr_3 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1686_1

]]></Node>
<StgValue><ssdm name="vla18_addr_3"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1487" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4">
<![CDATA[
zint_mul_small.exit:6 %store_ln1686 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_3, i32 %cc, i4 15

]]></Node>
<StgValue><ssdm name="store_ln1686"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1487" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
zint_mul_small.exit:7 %u_15 = add i9 %u_12, i9 1

]]></Node>
<StgValue><ssdm name="u_15"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1487" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
zint_mul_small.exit:8 %store_ln1646 = store i9 %u_15, i9 %u_1

]]></Node>
<StgValue><ssdm name="store_ln1646"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1487" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
zint_mul_small.exit:9 %br_ln1646 = br void %VITIS_LOOP_1665_1

]]></Node>
<StgValue><ssdm name="br_ln1646"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="222" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i46.split:0 %specloopname_ln1483 = specloopname void @_ssdm_op_SpecLoopName, void @empty_68

]]></Node>
<StgValue><ssdm name="specloopname_ln1483"/></StgValue>
</operation>

<operation id="223" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i46.split:7 %vla18_load_1 = load i13 %vla18_addr_4

]]></Node>
<StgValue><ssdm name="vla18_load_1"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="32">
<![CDATA[
for.inc.i46.split:8 %zext_ln1490_2 = zext i32 %vla18_load_1

]]></Node>
<StgValue><ssdm name="zext_ln1490_2"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.i46.split:9 %mul_ln1490 = mul i63 %zext_ln1490_2, i63 %zext_ln1487

]]></Node>
<StgValue><ssdm name="mul_ln1490"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="63" op_0_bw="32">
<![CDATA[
for.inc.i46.split:10 %zext_ln1490_3 = zext i32 %cc

]]></Node>
<StgValue><ssdm name="zext_ln1490_3"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.i46.split:11 %z_7 = add i63 %mul_ln1490, i63 %zext_ln1490_3

]]></Node>
<StgValue><ssdm name="z_7"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="31" op_0_bw="63">
<![CDATA[
for.inc.i46.split:12 %trunc_ln1491 = trunc i63 %z_7

]]></Node>
<StgValue><ssdm name="trunc_ln1491"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="31">
<![CDATA[
for.inc.i46.split:13 %zext_ln1491 = zext i31 %trunc_ln1491

]]></Node>
<StgValue><ssdm name="zext_ln1491"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc.i46.split:14 %store_ln1491 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_4, i32 %zext_ln1491, i4 15

]]></Node>
<StgValue><ssdm name="store_ln1491"/></StgValue>
</operation>

<operation id="231" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i46.split:15 %cc_1 = partselect i32 @_ssdm_op_PartSelect.i32.i63.i32.i32, i63 %z_7, i32 31, i32 62

]]></Node>
<StgValue><ssdm name="cc_1"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i46.split:16 %br_ln1487 = br void %for.inc.i46

]]></Node>
<StgValue><ssdm name="br_ln1487"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="233" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="normalize_signed_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc23:0 %u_14 = load i64 %u_2

]]></Node>
<StgValue><ssdm name="u_14"/></StgValue>
</operation>

<operation id="234" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="normalize_signed_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc23:1 %icmp_ln1693 = icmp_eq  i64 %u_14, i64 %num_read

]]></Node>
<StgValue><ssdm name="icmp_ln1693"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="normalize_signed_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc23:2 %u_19 = add i64 %u_14, i64 1

]]></Node>
<StgValue><ssdm name="u_19"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="normalize_signed_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc23:3 %br_ln1693 = br i1 %icmp_ln1693, void %for.inc23.split, void %if.end.loopexit

]]></Node>
<StgValue><ssdm name="br_ln1693"/></StgValue>
</operation>

<operation id="237" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="normalize_signed_read" val="1"/>
<literal name="icmp_ln1693" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc23.split:0 %idx71_load = load i64 %idx71

]]></Node>
<StgValue><ssdm name="idx71_load"/></StgValue>
</operation>

<operation id="238" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="normalize_signed_read" val="1"/>
<literal name="icmp_ln1693" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc23.split:1 %specloopname_ln1642 = specloopname void @_ssdm_op_SpecLoopName, void @empty_106

]]></Node>
<StgValue><ssdm name="specloopname_ln1642"/></StgValue>
</operation>

<operation id="239" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="normalize_signed_read" val="1"/>
<literal name="icmp_ln1693" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="13" op_0_bw="64">
<![CDATA[
for.inc23.split:2 %trunc_ln1598 = trunc i64 %idx71_load

]]></Node>
<StgValue><ssdm name="trunc_ln1598"/></StgValue>
</operation>

<operation id="240" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="normalize_signed_read" val="1"/>
<literal name="icmp_ln1693" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc23.split:3 %add_ln1598 = add i13 %trunc_ln1598, i13 8191

]]></Node>
<StgValue><ssdm name="add_ln1598"/></StgValue>
</operation>

<operation id="241" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="normalize_signed_read" val="1"/>
<literal name="icmp_ln1693" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
for.inc23.split:4 %br_ln1580 = br void %while.body.i59

]]></Node>
<StgValue><ssdm name="br_ln1580"/></StgValue>
</operation>

<operation id="242" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="normalize_signed_read" val="1"/>
<literal name="icmp_ln1693" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0">
<![CDATA[
if.end.loopexit:0 %br_ln0 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="243" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1693" val="1"/>
</and_exp><and_exp><literal name="normalize_signed_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0">
<![CDATA[
if.end:0 %ret_ln1698 = ret

]]></Node>
<StgValue><ssdm name="ret_ln1698"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="244" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
while.body.i59:0 %phi_ln1580 = phi i10 %u, void %while.body.i59, i10 %xlen_cast, void %for.inc23.split

]]></Node>
<StgValue><ssdm name="phi_ln1580"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="13" op_0_bw="10">
<![CDATA[
while.body.i59:4 %sext_ln1580 = sext i10 %phi_ln1580

]]></Node>
<StgValue><ssdm name="sext_ln1580"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
while.body.i59:5 %u = add i10 %phi_ln1580, i10 1023

]]></Node>
<StgValue><ssdm name="u"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
while.body.i59:7 %add_ln1598_2 = add i13 %add_ln1598, i13 %sext_ln1580

]]></Node>
<StgValue><ssdm name="add_ln1598_2"/></StgValue>
</operation>

<operation id="248" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
while.body.i59:8 %shl_ln5 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln1598_2, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
while.body.i59:9 %add_ln1598_1 = add i15 %shl_ln5, i15 %xx_read

]]></Node>
<StgValue><ssdm name="add_ln1598_1"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body.i59:10 %lshr_ln5 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln1598_1, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln5"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="13">
<![CDATA[
while.body.i59:11 %zext_ln1598 = zext i13 %lshr_ln5

]]></Node>
<StgValue><ssdm name="zext_ln1598"/></StgValue>
</operation>

<operation id="252" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i59:12 %vla18_addr_5 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1598

]]></Node>
<StgValue><ssdm name="vla18_addr_5"/></StgValue>
</operation>

<operation id="253" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="13">
<![CDATA[
while.body.i59:13 %wx = load i13 %vla18_addr_5

]]></Node>
<StgValue><ssdm name="wx"/></StgValue>
</operation>

<operation id="254" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
while.body.i59:14 %shl_ln1599_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %u, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln1599_1"/></StgValue>
</operation>

<operation id="255" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="15" op_0_bw="12">
<![CDATA[
while.body.i59:15 %sext_ln1599 = sext i12 %shl_ln1599_1

]]></Node>
<StgValue><ssdm name="sext_ln1599"/></StgValue>
</operation>

<operation id="256" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
while.body.i59:16 %add_ln1599 = add i15 %sext_ln1599, i15 %tmp_read

]]></Node>
<StgValue><ssdm name="add_ln1599"/></StgValue>
</operation>

<operation id="257" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body.i59:17 %lshr_ln1599_1 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln1599, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln1599_1"/></StgValue>
</operation>

<operation id="258" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="13">
<![CDATA[
while.body.i59:18 %zext_ln1599 = zext i13 %lshr_ln1599_1

]]></Node>
<StgValue><ssdm name="zext_ln1599"/></StgValue>
</operation>

<operation id="259" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i59:19 %vla18_addr_6 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1599

]]></Node>
<StgValue><ssdm name="vla18_addr_6"/></StgValue>
</operation>

<operation id="260" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="13">
<![CDATA[
while.body.i59:20 %vla18_load_3 = load i13 %vla18_addr_6

]]></Node>
<StgValue><ssdm name="vla18_load_3"/></StgValue>
</operation>

<operation id="261" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
while.body.i59:37 %icmp_ln1591 = icmp_eq  i10 %u, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln1591"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="262" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
while.body.i59:1 %bb = phi i1 %bb_1, void %while.body.i59, i1 0, void %for.inc23.split

]]></Node>
<StgValue><ssdm name="bb"/></StgValue>
</operation>

<operation id="263" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.body.i59:2 %r = phi i32 %r_1, void %while.body.i59, i32 0, void %for.inc23.split

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="264" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="32">
<![CDATA[
while.body.i59:3 %trunc_ln1580 = trunc i32 %r

]]></Node>
<StgValue><ssdm name="trunc_ln1580"/></StgValue>
</operation>

<operation id="265" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i59:6 %specloopname_ln1581 = specloopname void @_ssdm_op_SpecLoopName, void @empty_114

]]></Node>
<StgValue><ssdm name="specloopname_ln1581"/></StgValue>
</operation>

<operation id="266" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="13">
<![CDATA[
while.body.i59:13 %wx = load i13 %vla18_addr_5

]]></Node>
<StgValue><ssdm name="wx"/></StgValue>
</operation>

<operation id="267" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="13">
<![CDATA[
while.body.i59:20 %vla18_load_3 = load i13 %vla18_addr_6

]]></Node>
<StgValue><ssdm name="vla18_load_3"/></StgValue>
</operation>

<operation id="268" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="32">
<![CDATA[
while.body.i59:21 %bb_1 = trunc i32 %vla18_load_3

]]></Node>
<StgValue><ssdm name="bb_1"/></StgValue>
</operation>

<operation id="269" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body.i59:22 %trunc_ln1599_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %vla18_load_3, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln1599_1"/></StgValue>
</operation>

<operation id="270" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="31" op_0_bw="31" op_1_bw="1" op_2_bw="30">
<![CDATA[
while.body.i59:23 %shl_ln6 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i30, i1 %bb, i30 0

]]></Node>
<StgValue><ssdm name="shl_ln6"/></StgValue>
</operation>

<operation id="271" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
while.body.i59:24 %wp = or i31 %trunc_ln1599_1, i31 %shl_ln6

]]></Node>
<StgValue><ssdm name="wp"/></StgValue>
</operation>

<operation id="272" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="31">
<![CDATA[
while.body.i59:25 %zext_ln1592 = zext i31 %wp

]]></Node>
<StgValue><ssdm name="zext_ln1592"/></StgValue>
</operation>

<operation id="273" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i59:26 %cc_2 = sub i32 %zext_ln1592, i32 %wx

]]></Node>
<StgValue><ssdm name="cc_2"/></StgValue>
</operation>

<operation id="274" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i59:27 %sub_ln1607 = sub i32 0, i32 %cc_2

]]></Node>
<StgValue><ssdm name="sub_ln1607"/></StgValue>
</operation>

<operation id="275" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
while.body.i59:28 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln1607, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="276" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="2" op_0_bw="1">
<![CDATA[
while.body.i59:29 %zext_ln1607 = zext i1 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln1607"/></StgValue>
</operation>

<operation id="277" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
while.body.i59:30 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %cc_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="278" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
while.body.i59:31 %cc_3 = select i1 %tmp_6, i2 3, i2 %zext_ln1607

]]></Node>
<StgValue><ssdm name="cc_3"/></StgValue>
</operation>

<operation id="279" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
while.body.i59:32 %xor_ln1613 = xor i1 %trunc_ln1580, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1613"/></StgValue>
</operation>

<operation id="280" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
while.body.i59:33 %select_ln1613 = select i1 %xor_ln1613, i2 3, i2 0

]]></Node>
<StgValue><ssdm name="select_ln1613"/></StgValue>
</operation>

<operation id="281" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
while.body.i59:34 %and_ln1613 = and i2 %cc_3, i2 %select_ln1613

]]></Node>
<StgValue><ssdm name="and_ln1613"/></StgValue>
</operation>

<operation id="282" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="2">
<![CDATA[
while.body.i59:35 %sext_ln1613 = sext i2 %and_ln1613

]]></Node>
<StgValue><ssdm name="sext_ln1613"/></StgValue>
</operation>

<operation id="283" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i59:36 %r_1 = or i32 %sext_ln1613, i32 %r

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="284" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
while.body.i59:38 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 308, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="285" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i59:39 %br_ln1591 = br i1 %icmp_ln1591, void %while.body.i59, void %while.end.i.loopexit

]]></Node>
<StgValue><ssdm name="br_ln1591"/></StgValue>
</operation>

<operation id="286" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1591" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
while.end.i.loopexit:0 %m = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %r_1, i32 31

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="287" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1591" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
while.end.i.loopexit:1 %select_ln1464 = select i1 %m, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln1464"/></StgValue>
</operation>

<operation id="288" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1591" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.loopexit:2 %br_ln1465 = br void %for.inc.i.i

]]></Node>
<StgValue><ssdm name="br_ln1465"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="289" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.i.i:0 %cc_6 = phi i1 0, void %while.end.i.loopexit, i1 %tmp_8, void %for.inc.i.i.split

]]></Node>
<StgValue><ssdm name="cc_6"/></StgValue>
</operation>

<operation id="290" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
for.inc.i.i:1 %u_20 = phi i9 0, void %while.end.i.loopexit, i9 %u_21, void %for.inc.i.i.split

]]></Node>
<StgValue><ssdm name="u_20"/></StgValue>
</operation>

<operation id="291" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.i:2 %icmp_ln1465 = icmp_eq  i9 %u_20, i9 %xlen_read

]]></Node>
<StgValue><ssdm name="icmp_ln1465"/></StgValue>
</operation>

<operation id="292" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.i:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 308, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="293" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.i:4 %u_21 = add i9 %u_20, i9 1

]]></Node>
<StgValue><ssdm name="u_21"/></StgValue>
</operation>

<operation id="294" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i.i:5 %br_ln1465 = br i1 %icmp_ln1465, void %for.inc.i.i.split, void %zint_norm_zero.exit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln1465"/></StgValue>
</operation>

<operation id="295" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="13" op_0_bw="9">
<![CDATA[
for.inc.i.i.split:1 %zext_ln1468 = zext i9 %u_20

]]></Node>
<StgValue><ssdm name="zext_ln1468"/></StgValue>
</operation>

<operation id="296" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.i.i.split:2 %add_ln1468 = add i13 %zext_ln1468, i13 %trunc_ln1598

]]></Node>
<StgValue><ssdm name="add_ln1468"/></StgValue>
</operation>

<operation id="297" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
for.inc.i.i.split:3 %shl_ln9 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln1468, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln9"/></StgValue>
</operation>

<operation id="298" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.i.i.split:4 %add_ln1468_1 = add i15 %shl_ln9, i15 %xx_read

]]></Node>
<StgValue><ssdm name="add_ln1468_1"/></StgValue>
</operation>

<operation id="299" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.i.split:5 %lshr_ln8 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln1468_1, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln8"/></StgValue>
</operation>

<operation id="300" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i.i.split:6 %zext_ln1468_1 = zext i13 %lshr_ln8

]]></Node>
<StgValue><ssdm name="zext_ln1468_1"/></StgValue>
</operation>

<operation id="301" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.i.split:7 %vla18_addr_9 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1468_1

]]></Node>
<StgValue><ssdm name="vla18_addr_9"/></StgValue>
</operation>

<operation id="302" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i.i.split:8 %aw = load i13 %vla18_addr_9

]]></Node>
<StgValue><ssdm name="aw"/></StgValue>
</operation>

<operation id="303" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
for.inc.i.i.split:9 %shl_ln10 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %u_20, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln10"/></StgValue>
</operation>

<operation id="304" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="15" op_0_bw="11">
<![CDATA[
for.inc.i.i.split:10 %zext_ln1469 = zext i11 %shl_ln10

]]></Node>
<StgValue><ssdm name="zext_ln1469"/></StgValue>
</operation>

<operation id="305" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc.i.i.split:11 %add_ln1469 = add i15 %zext_ln1469, i15 %tmp_read

]]></Node>
<StgValue><ssdm name="add_ln1469"/></StgValue>
</operation>

<operation id="306" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.i.split:12 %lshr_ln9 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln1469, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln9"/></StgValue>
</operation>

<operation id="307" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="13">
<![CDATA[
for.inc.i.i.split:13 %zext_ln1469_1 = zext i13 %lshr_ln9

]]></Node>
<StgValue><ssdm name="zext_ln1469_1"/></StgValue>
</operation>

<operation id="308" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.i.split:14 %vla18_addr_10 = getelementptr i32 %vla18, i64 0, i64 %zext_ln1469_1

]]></Node>
<StgValue><ssdm name="vla18_addr_10"/></StgValue>
</operation>

<operation id="309" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1465" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i.i.split:15 %vla18_load_7 = load i13 %vla18_addr_10

]]></Node>
<StgValue><ssdm name="vla18_load_7"/></StgValue>
</operation>

<operation id="310" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1465" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
zint_norm_zero.exit.loopexit:0 %idx71_load_1 = load i64 %idx71

]]></Node>
<StgValue><ssdm name="idx71_load_1"/></StgValue>
</operation>

<operation id="311" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1465" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
zint_norm_zero.exit.loopexit:1 %add_ln1693_1 = add i64 %idx71_load_1, i64 %xstride_cast

]]></Node>
<StgValue><ssdm name="add_ln1693_1"/></StgValue>
</operation>

<operation id="312" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1465" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
zint_norm_zero.exit.loopexit:2 %store_ln1693 = store i64 %u_19, i64 %u_2

]]></Node>
<StgValue><ssdm name="store_ln1693"/></StgValue>
</operation>

<operation id="313" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1465" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
zint_norm_zero.exit.loopexit:3 %store_ln1693 = store i64 %add_ln1693_1, i64 %idx71

]]></Node>
<StgValue><ssdm name="store_ln1693"/></StgValue>
</operation>

<operation id="314" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1465" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
zint_norm_zero.exit.loopexit:4 %br_ln1693 = br void %for.inc23

]]></Node>
<StgValue><ssdm name="br_ln1693"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="315" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.i.split:0 %specloopname_ln1460 = specloopname void @_ssdm_op_SpecLoopName, void @empty_105

]]></Node>
<StgValue><ssdm name="specloopname_ln1460"/></StgValue>
</operation>

<operation id="316" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i.i.split:8 %aw = load i13 %vla18_addr_9

]]></Node>
<StgValue><ssdm name="aw"/></StgValue>
</operation>

<operation id="317" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="13">
<![CDATA[
for.inc.i.i.split:15 %vla18_load_7 = load i13 %vla18_addr_10

]]></Node>
<StgValue><ssdm name="vla18_load_7"/></StgValue>
</operation>

<operation id="318" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.i.split:16 %sub_ln1469 = sub i32 %aw, i32 %vla18_load_7

]]></Node>
<StgValue><ssdm name="sub_ln1469"/></StgValue>
</operation>

<operation id="319" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="1">
<![CDATA[
for.inc.i.i.split:17 %zext_ln1465 = zext i1 %cc_6

]]></Node>
<StgValue><ssdm name="zext_ln1465"/></StgValue>
</operation>

<operation id="320" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.i.split:18 %w_2 = sub i32 %sub_ln1469, i32 %zext_ln1465

]]></Node>
<StgValue><ssdm name="w_2"/></StgValue>
</operation>

<operation id="321" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="31" op_0_bw="32">
<![CDATA[
for.inc.i.i.split:19 %trunc_ln1466 = trunc i32 %w_2

]]></Node>
<StgValue><ssdm name="trunc_ln1466"/></StgValue>
</operation>

<operation id="322" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.i.split:20 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %w_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="323" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="31">
<![CDATA[
for.inc.i.i.split:21 %zext_ln1471 = zext i31 %trunc_ln1466

]]></Node>
<StgValue><ssdm name="zext_ln1471"/></StgValue>
</operation>

<operation id="324" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.i.split:22 %xor_ln1471 = xor i32 %aw, i32 %zext_ln1471

]]></Node>
<StgValue><ssdm name="xor_ln1471"/></StgValue>
</operation>

<operation id="325" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.i.split:23 %and_ln1471 = and i32 %xor_ln1471, i32 %select_ln1464

]]></Node>
<StgValue><ssdm name="and_ln1471"/></StgValue>
</operation>

<operation id="326" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.i.split:24 %aw_1 = xor i32 %aw, i32 %and_ln1471

]]></Node>
<StgValue><ssdm name="aw_1"/></StgValue>
</operation>

<operation id="327" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc.i.i.split:25 %store_ln1472 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_9, i32 %aw_1, i4 15

]]></Node>
<StgValue><ssdm name="store_ln1472"/></StgValue>
</operation>

<operation id="328" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.i.split:26 %br_ln1465 = br void %for.inc.i.i

]]></Node>
<StgValue><ssdm name="br_ln1465"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
