[INF:CM0023] Creating log file ../../build/tests/PartSelectElab/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] dut.sv:1: No timescale set for "test".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@test".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@test".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/tests/PartSelectElab/slpp_unit//surelog.uhdm...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/tests/PartSelectElab/slpp_unit//surelog.uhdm.chk.html...

[INF:UH0710] Loading UHDM DB: ../../build/tests/PartSelectElab/slpp_unit//surelog.uhdm...

[INF:UH0711] Decompling UHDM...

====== UHDM =======
design: (work@test)
|vpiName:work@test
|vpiElaborated:1
|uhdmallModules:
\_module: work@test (work@test) dut.sv:1: , endln:8:9, parent:work@test
  |vpiDefName:work@test
  |vpiFullName:work@test
  |vpiProcess:
  \_always: , line:4, endln:6:3, parent:work@test
    |vpiAlwaysType:1
    |vpiStmt:
    \_event_control: , line:4:7, endln:6:3
      |vpiCondition:
      \_operation: , line:4:9, endln:4:16
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@test.clk), line:4:17, endln:4:20
          |vpiName:clk
          |vpiFullName:work@test.clk
          |vpiActual:
          \_logic_net: (work@test.clk), line:1:36, endln:1:39, parent:work@test
            |vpiName:clk
            |vpiFullName:work@test.clk
      |vpiStmt:
      \_begin: (work@test), line:4:22, endln:6:3
        |vpiFullName:work@test
        |vpiStmt:
        \_assignment: , line:5:2, endln:5:28, parent:work@test
          |vpiOpType:82
          |vpiLhs:
          \_part_select: , line:5:2, endln:5:6, parent:work@test.data
            |vpiConstantSelect:1
            |vpiParent:
            \_ref_obj: data (work@test.data)
            |vpiLeftRange:
            \_constant: , line:5:7, endln:5:8
              |vpiConstType:9
              |vpiDecompile:7
              |vpiSize:64
              |UINT:7
            |vpiRightRange:
            \_constant: , line:5:9, endln:5:10
              |vpiConstType:9
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
          |vpiRhs:
          \_operation: , line:5:15, endln:5:24, parent:work@test
            |vpiOpType:24
            |vpiOperand:
            \_part_select: , line:5:15, endln:5:24, parent:work@test.data
              |vpiConstantSelect:1
              |vpiParent:
              \_ref_obj: data (work@test.data)
              |vpiLeftRange:
              \_constant: , line:5:20, endln:5:21
                |vpiConstType:9
                |vpiDecompile:7
                |vpiSize:64
                |UINT:7
              |vpiRightRange:
              \_constant: , line:5:22, endln:5:23
                |vpiConstType:9
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
            |vpiOperand:
            \_constant: , line:5:27, endln:5:28
              |vpiConstType:9
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
  |vpiPort:
  \_port: (state), line:1:23, parent:work@test
    |vpiName:state
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@test.state), line:1:23, parent:work@test
        |vpiName:state
        |vpiFullName:work@test.state
        |vpiNetType:48
  |vpiPort:
  \_port: (clk), line:1:36, parent:work@test
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@test.clk), line:1:36, parent:work@test
        |vpiName:clk
        |vpiFullName:work@test.clk
  |vpiNet:
  \_logic_net: (work@test.state), line:1:23, parent:work@test
  |vpiNet:
  \_logic_net: (work@test.clk), line:1:36, parent:work@test
  |vpiNet:
  \_logic_net: (work@test.data), line:2:11, parent:work@test
    |vpiName:data
    |vpiFullName:work@test.data
    |vpiNetType:48
|uhdmtopModules:
\_module: work@test (work@test) dut.sv:1: , endln:8:9
  |vpiDefName:work@test
  |vpiName:work@test
  |vpiProcess:
  \_always: , line:4, endln:6:3, parent:work@test
    |vpiAlwaysType:1
    |vpiStmt:
    \_event_control: , line:4:7, endln:6:3
      |vpiCondition:
      \_operation: , line:4:9, endln:4:16
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@test.clk), line:4:17, endln:4:20
          |vpiName:clk
          |vpiFullName:work@test.clk
          |vpiActual:
          \_logic_net: (work@test.clk), line:1:36, endln:1:39, parent:work@test
            |vpiName:clk
            |vpiFullName:work@test.clk
      |vpiStmt:
      \_begin: (work@test), line:4:22, endln:6:3
        |vpiFullName:work@test
        |vpiStmt:
        \_assignment: , line:5:2, endln:5:28, parent:work@test
          |vpiOpType:82
          |vpiLhs:
          \_part_select: , line:5:2, endln:5:6, parent:work@test.data
            |vpiConstantSelect:1
            |vpiParent:
            \_ref_obj: (work@test.data)
            |vpiLeftRange:
            \_constant: , line:5:7, endln:5:8
              |vpiConstType:9
              |vpiDecompile:7
              |vpiSize:64
              |UINT:7
            |vpiRightRange:
            \_constant: , line:5:9, endln:5:10
              |vpiConstType:9
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
          |vpiRhs:
          \_operation: , line:5:15, endln:5:24
            |vpiOpType:24
            |vpiOperand:
            \_part_select: , line:5:15, endln:5:24, parent:work@test.data
              |vpiConstantSelect:1
              |vpiParent:
              \_ref_obj: (work@test.data)
              |vpiLeftRange:
              \_constant: , line:5:20, endln:5:21
                |vpiConstType:9
                |vpiDecompile:7
                |vpiSize:64
                |UINT:7
              |vpiRightRange:
              \_constant: , line:5:22, endln:5:23
                |vpiConstType:9
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
            |vpiOperand:
            \_constant: , line:5:27, endln:5:28
              |vpiConstType:9
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
  |vpiPort:
  \_port: (state), line:1:23, endln:1:28, parent:work@test
    |vpiName:state
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@test.state), line:1:23, endln:1:28, parent:work@test
        |vpiName:state
        |vpiFullName:work@test.state
        |vpiNetType:48
  |vpiPort:
  \_port: (clk), line:1:36, endln:1:39, parent:work@test
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@test.clk), line:1:36, endln:1:39, parent:work@test
  |vpiNet:
  \_logic_net: (work@test.state), line:1:23, endln:1:28, parent:work@test
  |vpiNet:
  \_logic_net: (work@test.clk), line:1:36, endln:1:39, parent:work@test
  |vpiNet:
  \_logic_net: (work@test.data), line:2:11, endln:2:15, parent:work@test
    |vpiName:data
    |vpiFullName:work@test.data
    |vpiNetType:48
    |vpiRange:
    \_range: , line:2:5, endln:2:9
      |vpiLeftRange:
      \_constant: , line:2:5, endln:2:7
        |vpiConstType:9
        |vpiDecompile:15
        |vpiSize:64
        |UINT:15
      |vpiRightRange:
      \_constant: , line:2:8, endln:2:9
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

