INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nate/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sources_1/imports/new/nfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nfsr
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'pause' is not allowed [/home/nate/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sources_1/imports/new/nfsr.sv:35]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'nfsr_data' is not allowed [/home/nate/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sources_1/imports/new/nfsr.sv:36]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'iout' is not allowed [/home/nate/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sources_1/imports/new/nfsr.sv:41]
WARNING: [VRFC 10-3248] data object 'nfsr' is already declared [/home/nate/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sources_1/imports/new/nfsr.sv:45]
WARNING: [VRFC 10-9364] second declaration of 'nfsr' is ignored [/home/nate/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sources_1/imports/new/nfsr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nate/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sources_1/new/nfsr_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nfsr_test
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'nfsr_byte' is not allowed [/home/nate/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sources_1/new/nfsr_test.sv:33]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'out_o' is not allowed [/home/nate/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sources_1/new/nfsr_test.sv:34]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'cnt' is not allowed [/home/nate/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sources_1/new/nfsr_test.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nate/Desktop/senior_design/src/fpga_practice/custom_uart_tx/custom_uart_tx.srcs/sim_1/new/test_tb3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb3
