// Seed: 1365957894
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    input id_3,
    input id_4,
    output id_5
    , id_6
);
  assign id_2 = 1;
  assign id_5 = 1;
  always @* begin
    id_5 <= 1'b0;
  end
endmodule
