<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Translate">
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>LC00/D00/OSCinst0_SEDSTDBY</Dynamic>
            <Navigation>LC00/D00/OSCinst0_SEDSTDBY</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>1</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD326 :&quot;C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd00\toplcd00.vhdl&quot;:65:2:65:5|Port outflagcw of entity work.contdatalcd00 is unconnected. If a port needs to remain unconnected, use the keyword open.</Dynamic>
            <Navigation>CD326</Navigation>
            <Navigation>C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd00\toplcd00.vhdl</Navigation>
            <Navigation>65</Navigation>
            <Navigation>2</Navigation>
            <Navigation>65</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Port outflagcw of entity work.contdatalcd00 is unconnected. If a port needs to remain unconnected, use the keyword open.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd00\dataLCD00.vhdl&quot;:41:2:41:3|Pruning register bit 7 of outwordd(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd00\dataLCD00.vhdl</Navigation>
            <Navigation>41</Navigation>
            <Navigation>2</Navigation>
            <Navigation>41</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Pruning register bit 7 of outwordd(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL240 :&quot;C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd00\contdataLCD00.vhdl&quot;:16:2:16:10|Signal outFlagcw is floating; a simulation mismatch is possible.</Dynamic>
            <Navigation>CL240</Navigation>
            <Navigation>C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd00\contdataLCD00.vhdl</Navigation>
            <Navigation>16</Navigation>
            <Navigation>2</Navigation>
            <Navigation>16</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Signal outFlagcw is floating; a simulation mismatch is possible.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD276 :&quot;C:\lscc\diamond\3.11_x64\cae_library\synthesis\vhdl\machxo2.vhd&quot;:2297:8:2297:15|Map for port sedstdby of component osch not found</Dynamic>
            <Navigation>CD276</Navigation>
            <Navigation>C:\lscc\diamond\3.11_x64\cae_library\synthesis\vhdl\machxo2.vhd</Navigation>
            <Navigation>2297</Navigation>
            <Navigation>8</Navigation>
            <Navigation>2297</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Map for port sedstdby of component osch not found</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL138 :&quot;C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd00\configLCD00.vhdl&quot;:25:2:25:3|Removing register 'RScf' because it is only assigned 0 or its original value.</Dynamic>
            <Navigation>CL138</Navigation>
            <Navigation>C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd00\configLCD00.vhdl</Navigation>
            <Navigation>25</Navigation>
            <Navigation>2</Navigation>
            <Navigation>25</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Removing register 'RScf' because it is only assigned 0 or its original value.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL138 :&quot;C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd00\configLCD00.vhdl&quot;:25:2:25:3|Removing register 'RWcf' because it is only assigned 0 or its original value.</Dynamic>
            <Navigation>CL138</Navigation>
            <Navigation>C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd00\configLCD00.vhdl</Navigation>
            <Navigation>25</Navigation>
            <Navigation>2</Navigation>
            <Navigation>25</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Removing register 'RWcf' because it is only assigned 0 or its original value.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd00\configLCD00.vhdl&quot;:25:2:25:3|Pruning register bit 6 of outwordcf(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd00\configLCD00.vhdl</Navigation>
            <Navigation>25</Navigation>
            <Navigation>2</Navigation>
            <Navigation>25</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Pruning register bit 6 of outwordcf(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL138 :&quot;C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd00\contdataLCD00.vhdl&quot;:28:2:28:3|Removing register 'RWcw' because it is only assigned 0 or its original value.</Dynamic>
            <Navigation>CL138</Navigation>
            <Navigation>C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd00\contdataLCD00.vhdl</Navigation>
            <Navigation>28</Navigation>
            <Navigation>2</Navigation>
            <Navigation>28</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Removing register 'RWcw' because it is only assigned 0 or its original value.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd00\contdataLCD00.vhdl&quot;:28:2:28:3|Pruning register bit 4 of outcontcw(4 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\lcd00\contdataLCD00.vhdl</Navigation>
            <Navigation>28</Navigation>
            <Navigation>2</Navigation>
            <Navigation>28</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Pruning register bit 4 of outcontcw(4 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\farol\documents\arquitecturadecomputadoras3cm1\div00vhdl\div00.vhdl&quot;:20:3:20:4|Found inferred clock osc00|osc_int_inferred_clock which controls 24 sequential elements including LC00.D01.sdiv[22:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\farol\documents\arquitecturadecomputadoras3cm1\div00vhdl\div00.vhdl</Navigation>
            <Navigation>20</Navigation>
            <Navigation>3</Navigation>
            <Navigation>20</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Found inferred clock osc00|osc_int_inferred_clock which controls 24 sequential elements including LC00.D01.sdiv[22:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;c:\users\farol\documents\arquitecturadecomputadoras3cm1\lcd00\datalcd00.vhdl&quot;:44:17:44:24|ROM outwordd_1_1[6:5] (in view: work.dataLCD00(datalcd0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>c:\users\farol\documents\arquitecturadecomputadoras3cm1\lcd00\datalcd00.vhdl</Navigation>
            <Navigation>44</Navigation>
            <Navigation>17</Navigation>
            <Navigation>44</Navigation>
            <Navigation>24</Navigation>
            <Navigation>ROM outwordd_1_1[6:5] (in view: work.dataLCD00(datalcd0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;c:\users\farol\documents\arquitecturadecomputadoras3cm1\lcd00\datalcd00.vhdl&quot;:44:17:44:24|ROM outwordd_1_1[3:0] (in view: work.dataLCD00(datalcd0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>c:\users\farol\documents\arquitecturadecomputadoras3cm1\lcd00\datalcd00.vhdl</Navigation>
            <Navigation>44</Navigation>
            <Navigation>17</Navigation>
            <Navigation>44</Navigation>
            <Navigation>24</Navigation>
            <Navigation>ROM outwordd_1_1[3:0] (in view: work.dataLCD00(datalcd0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;c:\users\farol\documents\arquitecturadecomputadoras3cm1\lcd00\datalcd00.vhdl&quot;:44:17:44:24|ROM outwordd_1_1[6:5] (in view: work.dataLCD00(datalcd0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>c:\users\farol\documents\arquitecturadecomputadoras3cm1\lcd00\datalcd00.vhdl</Navigation>
            <Navigation>44</Navigation>
            <Navigation>17</Navigation>
            <Navigation>44</Navigation>
            <Navigation>24</Navigation>
            <Navigation>ROM outwordd_1_1[6:5] (in view: work.dataLCD00(datalcd0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;c:\users\farol\documents\arquitecturadecomputadoras3cm1\lcd00\datalcd00.vhdl&quot;:44:17:44:24|ROM outwordd_1_1[3:0] (in view: work.dataLCD00(datalcd0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>c:\users\farol\documents\arquitecturadecomputadoras3cm1\lcd00\datalcd00.vhdl</Navigation>
            <Navigation>44</Navigation>
            <Navigation>17</Navigation>
            <Navigation>44</Navigation>
            <Navigation>24</Navigation>
            <Navigation>ROM outwordd_1_1[3:0] (in view: work.dataLCD00(datalcd0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock osc00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on net LC00.D00.sclk.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock osc00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on net LC00.D00.sclk.</Navigation>
        </Message>
    </Task>
</BaliMessageLog>