

================================================================
== Vitis HLS Report for 'DigitRec'
================================================================
* Date:           Sun Jun 23 07:13:58 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        digitrec
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.036 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  6030001|  6030001|  30.368 ms|  30.368 ms|  6030002|  6030002|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                              |                                   |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                   Instance                   |               Module              |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_DigitRec_Pipeline_SET_KNN_SET_fu_156      |DigitRec_Pipeline_SET_KNN_SET      |        5|        5|  25.180 ns|  25.180 ns|      5|      5|       no|
        |grp_DigitRec_Pipeline_3_fu_172                |DigitRec_Pipeline_3                |       12|       12|  60.000 ns|  60.000 ns|     12|     12|       no|
        |grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177    |DigitRec_Pipeline_TRAINING_LOOP    |    12011|    12011|  60.055 us|  60.055 us|  12011|  12011|       no|
        |grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201  |DigitRec_Pipeline_VITIS_LOOP_69_1  |       14|       14|  70.000 ns|  70.000 ns|     14|     14|       no|
        |grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209  |DigitRec_Pipeline_VITIS_LOOP_72_2  |       14|       14|  70.000 ns|  70.000 ns|     14|     14|       no|
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- TEST_LOOP  |  6030000|  6030000|     12060|          -|          -|   500|        no|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     30|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    2818|   3620|    -|
|Memory           |        0|    -|      32|      5|    0|
|Multiplexer      |        -|    -|       -|    173|    -|
|Register         |        -|    -|     310|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    3160|   3828|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       2|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |                   Instance                   |               Module              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |grp_DigitRec_Pipeline_3_fu_172                |DigitRec_Pipeline_3                |        0|   0|    11|    64|    0|
    |grp_DigitRec_Pipeline_SET_KNN_SET_fu_156      |DigitRec_Pipeline_SET_KNN_SET      |        0|   0|   196|   103|    0|
    |grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177    |DigitRec_Pipeline_TRAINING_LOOP    |        0|   0|  2344|  3083|    0|
    |grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201  |DigitRec_Pipeline_VITIS_LOOP_69_1  |        0|   0|    81|   168|    0|
    |grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209  |DigitRec_Pipeline_VITIS_LOOP_72_2  |        0|   0|   186|   202|    0|
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |Total                                         |                                   |        0|   0|  2818|  3620|    0|
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory |        Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |votes_U  |votes_RAM_AUTO_1R1W  |        0|  32|   5|    0|    10|   32|     1|          320|
    +---------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total    |                     |        0|  32|   5|    0|    10|   32|     1|          320|
    +---------+---------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln96_fu_229_p2               |         +|   0|  0|  14|           9|           1|
    |icmp_ln96_fu_223_p2              |      icmp|   0|  0|  14|           9|           5|
    |ap_block_state3_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  30|          19|           7|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  59|         11|    1|         11|
    |t_fu_58            |   9|          2|    9|         18|
    |test_set_address0  |  14|          3|   11|         33|
    |test_set_ce0       |  14|          3|    1|          3|
    |test_set_ce1       |   9|          2|    1|          2|
    |votes_address0     |  20|          4|    4|         16|
    |votes_ce0          |  20|          4|    1|          4|
    |votes_d0           |  14|          3|   32|         96|
    |votes_we0          |  14|          3|    1|          3|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 173|         35|   61|        186|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                  |  10|   0|   10|          0|
    |dists_0_0_fu_62                                            |  32|   0|   32|          0|
    |dists_1_0_fu_66                                            |  32|   0|   32|          0|
    |dists_2_0_fu_70                                            |  32|   0|   32|          0|
    |grp_DigitRec_Pipeline_3_fu_172_ap_start_reg                |   1|   0|    1|          0|
    |grp_DigitRec_Pipeline_SET_KNN_SET_fu_156_ap_start_reg      |   1|   0|    1|          0|
    |grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177_ap_start_reg    |   1|   0|    1|          0|
    |grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201_ap_start_reg  |   1|   0|    1|          0|
    |grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209_ap_start_reg  |   1|   0|    1|          0|
    |labels_0_0_fu_74                                           |  32|   0|   32|          0|
    |labels_1_0_fu_78                                           |  32|   0|   32|          0|
    |labels_2_0_fu_82                                           |  32|   0|   32|          0|
    |t_1_reg_451                                                |   9|   0|    9|          0|
    |t_fu_58                                                    |   9|   0|    9|          0|
    |test_set_load_reg_487                                      |  64|   0|   64|          0|
    |tmp_1_reg_477                                              |   9|   0|   11|          2|
    |trunc_ln107_1_reg_515                                      |   4|   0|    4|          0|
    |trunc_ln107_2_reg_520                                      |   4|   0|    4|          0|
    |trunc_ln107_reg_510                                        |   4|   0|    4|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      | 310|   0|  312|          2|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|          DigitRec|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|          DigitRec|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|          DigitRec|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|          DigitRec|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|          DigitRec|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|          DigitRec|  return value|
|training_samples_address0  |  out|   14|   ap_memory|  training_samples|         array|
|training_samples_ce0       |  out|    1|   ap_memory|  training_samples|         array|
|training_samples_q0        |   in|   64|   ap_memory|  training_samples|         array|
|training_samples_address1  |  out|   14|   ap_memory|  training_samples|         array|
|training_samples_ce1       |  out|    1|   ap_memory|  training_samples|         array|
|training_samples_q1        |   in|   64|   ap_memory|  training_samples|         array|
|test_set_address0          |  out|   11|   ap_memory|          test_set|         array|
|test_set_ce0               |  out|    1|   ap_memory|          test_set|         array|
|test_set_q0                |   in|   64|   ap_memory|          test_set|         array|
|test_set_address1          |  out|   11|   ap_memory|          test_set|         array|
|test_set_ce1               |  out|    1|   ap_memory|          test_set|         array|
|test_set_q1                |   in|   64|   ap_memory|          test_set|         array|
|training_labels_address0   |  out|   12|   ap_memory|   training_labels|         array|
|training_labels_ce0        |  out|    1|   ap_memory|   training_labels|         array|
|training_labels_q0         |   in|    8|   ap_memory|   training_labels|         array|
|results_address0           |  out|    9|   ap_memory|           results|         array|
|results_ce0                |  out|    1|   ap_memory|           results|         array|
|results_we0                |  out|    1|   ap_memory|           results|         array|
|results_d0                 |  out|    8|   ap_memory|           results|         array|
+---------------------------+-----+-----+------------+------------------+--------------+

