// Seed: 3095543312
module module_0 (
    output tri id_0,
    input tri0 id_1,
    input tri id_2,
    input supply0 id_3,
    input uwire id_4,
    output tri id_5
);
  logic ["" : 1] id_7, id_8, id_9, id_10, id_11;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output logic id_1,
    input  wor   id_2,
    output uwire id_3,
    input  tri0  id_4,
    output wor   id_5,
    output wand  id_6,
    output wor   id_7
);
  generate
    for (id_9 = -1; -1; id_1 = -1'b0) begin : LABEL_0
      always @(posedge 1) id_1 = -1'b0;
    end
  endgenerate
  wire id_10;
  module_0 modCall_1 (
      id_6,
      id_2,
      id_4,
      id_4,
      id_4,
      id_5
  );
endmodule
