# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../edice_v0.srcs/sources_1/new/edice.vhd" \
"../../../../edice_v0.srcs/sim_1/new/edice_tb.vhd" \

# Do not sort compile order
nosort
