[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/RepeatStmt/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/RepeatStmt/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<162> s<161> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<GOOD> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:12>
n<> u<4> t<Port> p<5> l<1:14> el<1:14>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:13> el<1:15>
n<> u<6> t<Module_nonansi_header> p<8> c<2> s<7> l<1:1> el<1:16>
n<> u<7> t<ENDMODULE> p<8> l<2:1> el<2:10>
n<> u<8> t<Module_declaration> p<9> c<6> l<1:1> el<2:10>
n<> u<9> t<Description> p<161> c<8> s<160> l<1:1> el<2:10>
n<module> u<10> t<Module_keyword> p<14> s<11> l<4:1> el<4:7>
n<constfunc11> u<11> t<StringConst> p<14> s<13> l<4:8> el<4:19>
n<> u<12> t<Port> p<13> l<4:20> el<4:20>
n<> u<13> t<List_of_ports> p<14> c<12> l<4:19> el<4:21>
n<> u<14> t<Module_nonansi_header> p<159> c<10> s<106> l<4:1> el<4:22>
n<31> u<15> t<IntConst> p<16> l<6:11> el<6:13>
n<> u<16> t<Primary_literal> p<17> c<15> l<6:11> el<6:13>
n<> u<17> t<Constant_primary> p<18> c<16> l<6:11> el<6:13>
n<> u<18> t<Constant_expression> p<23> c<17> s<22> l<6:11> el<6:13>
n<0> u<19> t<IntConst> p<20> l<6:14> el<6:15>
n<> u<20> t<Primary_literal> p<21> c<19> l<6:14> el<6:15>
n<> u<21> t<Constant_primary> p<22> c<20> l<6:14> el<6:15>
n<> u<22> t<Constant_expression> p<23> c<21> l<6:14> el<6:15>
n<> u<23> t<Constant_range> p<24> c<18> l<6:11> el<6:15>
n<> u<24> t<Packed_dimension> p<25> c<23> l<6:10> el<6:16>
n<> u<25> t<Function_data_type_or_implicit> p<99> c<24> s<26> l<6:10> el<6:16>
n<pow2> u<26> t<StringConst> p<99> s<41> l<6:17> el<6:21>
n<> u<27> t<TfPortDir_Inp> p<40> s<38> l<6:22> el<6:27>
n<5> u<28> t<IntConst> p<29> l<6:29> el<6:30>
n<> u<29> t<Primary_literal> p<30> c<28> l<6:29> el<6:30>
n<> u<30> t<Constant_primary> p<31> c<29> l<6:29> el<6:30>
n<> u<31> t<Constant_expression> p<36> c<30> s<35> l<6:29> el<6:30>
n<0> u<32> t<IntConst> p<33> l<6:31> el<6:32>
n<> u<33> t<Primary_literal> p<34> c<32> l<6:31> el<6:32>
n<> u<34> t<Constant_primary> p<35> c<33> l<6:31> el<6:32>
n<> u<35> t<Constant_expression> p<36> c<34> l<6:31> el<6:32>
n<> u<36> t<Constant_range> p<37> c<31> l<6:29> el<6:32>
n<> u<37> t<Packed_dimension> p<38> c<36> l<6:28> el<6:33>
n<> u<38> t<Data_type_or_implicit> p<40> c<37> s<39> l<6:28> el<6:33>
n<x> u<39> t<StringConst> p<40> l<6:34> el<6:35>
n<> u<40> t<Tf_port_item> p<41> c<27> l<6:22> el<6:35>
n<> u<41> t<Tf_port_list> p<99> c<40> s<97> l<6:22> el<6:35>
n<body> u<42> t<StringConst> p<94> s<57> l<8:7> el<8:11>
n<pow2> u<43> t<StringConst> p<44> l<9:3> el<9:7>
n<> u<44> t<Ps_or_hierarchical_identifier> p<47> c<43> s<46> l<9:3> el<9:7>
n<> u<45> t<Bit_select> p<46> l<9:8> el<9:8>
n<> u<46> t<Select> p<47> c<45> l<9:8> el<9:8>
n<> u<47> t<Variable_lvalue> p<53> c<44> s<48> l<9:3> el<9:7>
n<> u<48> t<AssignOp_Assign> p<53> s<52> l<9:8> el<9:9>
n<1> u<49> t<IntConst> p<50> l<9:10> el<9:11>
n<> u<50> t<Primary_literal> p<51> c<49> l<9:10> el<9:11>
n<> u<51> t<Primary> p<52> c<50> l<9:10> el<9:11>
n<> u<52> t<Expression> p<53> c<51> l<9:10> el<9:11>
n<> u<53> t<Operator_assignment> p<54> c<47> l<9:3> el<9:11>
n<> u<54> t<Blocking_assignment> p<55> c<53> l<9:3> el<9:11>
n<> u<55> t<Statement_item> p<56> c<54> l<9:3> el<9:12>
n<> u<56> t<Statement> p<57> c<55> l<9:3> el<9:12>
n<> u<57> t<Statement_or_null> p<94> c<56> s<92> l<9:3> el<9:12>
n<x> u<58> t<StringConst> p<59> l<10:11> el<10:12>
n<> u<59> t<Primary_literal> p<60> c<58> l<10:11> el<10:12>
n<> u<60> t<Primary> p<61> c<59> l<10:11> el<10:12>
n<> u<61> t<Expression> p<89> c<60> s<87> l<10:11> el<10:12>
n<pow2> u<62> t<StringConst> p<63> l<11:5> el<11:9>
n<> u<63> t<Ps_or_hierarchical_identifier> p<66> c<62> s<65> l<11:5> el<11:9>
n<> u<64> t<Bit_select> p<65> l<11:10> el<11:10>
n<> u<65> t<Select> p<66> c<64> l<11:10> el<11:10>
n<> u<66> t<Variable_lvalue> p<78> c<63> s<67> l<11:5> el<11:9>
n<> u<67> t<AssignOp_Assign> p<78> s<77> l<11:10> el<11:11>
n<2> u<68> t<IntConst> p<69> l<11:12> el<11:13>
n<> u<69> t<Primary_literal> p<70> c<68> l<11:12> el<11:13>
n<> u<70> t<Primary> p<71> c<69> l<11:12> el<11:13>
n<> u<71> t<Expression> p<77> c<70> s<76> l<11:12> el<11:13>
n<pow2> u<72> t<StringConst> p<73> l<11:16> el<11:20>
n<> u<73> t<Primary_literal> p<74> c<72> l<11:16> el<11:20>
n<> u<74> t<Primary> p<75> c<73> l<11:16> el<11:20>
n<> u<75> t<Expression> p<77> c<74> l<11:16> el<11:20>
n<> u<76> t<BinOp_Mult> p<77> s<75> l<11:14> el<11:15>
n<> u<77> t<Expression> p<78> c<71> l<11:12> el<11:20>
n<> u<78> t<Operator_assignment> p<79> c<66> l<11:5> el<11:20>
n<> u<79> t<Blocking_assignment> p<80> c<78> l<11:5> el<11:20>
n<> u<80> t<Statement_item> p<81> c<79> l<11:5> el<11:21>
n<> u<81> t<Statement> p<82> c<80> l<11:5> el<11:21>
n<> u<82> t<Statement_or_null> p<84> c<81> s<83> l<11:5> el<11:21>
n<> u<83> t<END> p<84> l<12:3> el<12:6>
n<> u<84> t<Seq_block> p<85> c<82> l<10:14> el<12:6>
n<> u<85> t<Statement_item> p<86> c<84> l<10:14> el<12:6>
n<> u<86> t<Statement> p<87> c<85> l<10:14> el<12:6>
n<> u<87> t<Statement_or_null> p<89> c<86> l<10:14> el<12:6>
n<> u<88> t<REPEAT> p<89> s<61> l<10:3> el<10:9>
n<> u<89> t<Loop_statement> p<90> c<88> l<10:3> el<12:6>
n<> u<90> t<Statement_item> p<91> c<89> l<10:3> el<12:6>
n<> u<91> t<Statement> p<92> c<90> l<10:3> el<12:6>
n<> u<92> t<Statement_or_null> p<94> c<91> s<93> l<10:3> el<12:6>
n<> u<93> t<END> p<94> l<13:1> el<13:4>
n<> u<94> t<Seq_block> p<95> c<42> l<8:1> el<13:4>
n<> u<95> t<Statement_item> p<96> c<94> l<8:1> el<13:4>
n<> u<96> t<Statement> p<97> c<95> l<8:1> el<13:4>
n<> u<97> t<Function_statement_or_null> p<99> c<96> s<98> l<8:1> el<13:4>
n<> u<98> t<ENDFUNCTION> p<99> l<15:1> el<15:12>
n<> u<99> t<Function_body_declaration> p<100> c<25> l<6:10> el<15:12>
n<> u<100> t<Function_declaration> p<101> c<99> l<6:1> el<15:12>
n<> u<101> t<Package_or_generate_item_declaration> p<102> c<100> l<6:1> el<15:12>
n<> u<102> t<Module_or_generate_item_declaration> p<103> c<101> l<6:1> el<15:12>
n<> u<103> t<Module_common_item> p<104> c<102> l<6:1> el<15:12>
n<> u<104> t<Module_or_generate_item> p<105> c<103> l<6:1> el<15:12>
n<> u<105> t<Non_port_module_item> p<106> c<104> l<6:1> el<15:12>
n<> u<106> t<Module_item> p<159> c<105> s<128> l<6:1> el<15:12>
n<> u<107> t<Data_type_or_implicit> p<122> s<121> l<17:12> el<17:12>
n<val0> u<108> t<StringConst> p<120> s<119> l<17:12> el<17:16>
n<pow2> u<109> t<StringConst> p<115> s<114> l<17:19> el<17:23>
n<4> u<110> t<IntConst> p<111> l<17:24> el<17:25>
n<> u<111> t<Primary_literal> p<112> c<110> l<17:24> el<17:25>
n<> u<112> t<Primary> p<113> c<111> l<17:24> el<17:25>
n<> u<113> t<Expression> p<114> c<112> l<17:24> el<17:25>
n<> u<114> t<List_of_arguments> p<115> c<113> l<17:24> el<17:25>
n<> u<115> t<Subroutine_call> p<116> c<109> l<17:19> el<17:26>
n<> u<116> t<Constant_primary> p<117> c<115> l<17:19> el<17:26>
n<> u<117> t<Constant_expression> p<118> c<116> l<17:19> el<17:26>
n<> u<118> t<Constant_mintypmax_expression> p<119> c<117> l<17:19> el<17:26>
n<> u<119> t<Constant_param_expression> p<120> c<118> l<17:19> el<17:26>
n<> u<120> t<Param_assignment> p<121> c<108> l<17:12> el<17:26>
n<> u<121> t<List_of_param_assignments> p<122> c<120> l<17:12> el<17:26>
n<> u<122> t<Local_parameter_declaration> p<123> c<107> l<17:1> el<17:26>
n<> u<123> t<Package_or_generate_item_declaration> p<124> c<122> l<17:1> el<17:27>
n<> u<124> t<Module_or_generate_item_declaration> p<125> c<123> l<17:1> el<17:27>
n<> u<125> t<Module_common_item> p<126> c<124> l<17:1> el<17:27>
n<> u<126> t<Module_or_generate_item> p<127> c<125> l<17:1> el<17:27>
n<> u<127> t<Non_port_module_item> p<128> c<126> l<17:1> el<17:27>
n<> u<128> t<Module_item> p<159> c<127> s<157> l<17:1> el<17:27>
n<val0> u<129> t<StringConst> p<130> l<19:5> el<19:9>
n<> u<130> t<Primary_literal> p<131> c<129> l<19:5> el<19:9>
n<> u<131> t<Constant_primary> p<132> c<130> l<19:5> el<19:9>
n<> u<132> t<Constant_expression> p<138> c<131> s<137> l<19:5> el<19:9>
n<16> u<133> t<IntConst> p<134> l<19:13> el<19:15>
n<> u<134> t<Primary_literal> p<135> c<133> l<19:13> el<19:15>
n<> u<135> t<Constant_primary> p<136> c<134> l<19:13> el<19:15>
n<> u<136> t<Constant_expression> p<138> c<135> l<19:13> el<19:15>
n<> u<137> t<BinOp_Equiv> p<138> s<136> l<19:10> el<19:12>
n<> u<138> t<Constant_expression> p<152> c<132> s<150> l<19:5> el<19:15>
n<GOOD> u<139> t<StringConst> p<145> s<144> l<20:4> el<20:8>
n<good> u<140> t<StringConst> p<141> l<20:9> el<20:13>
n<> u<141> t<Name_of_instance> p<144> c<140> s<143> l<20:9> el<20:13>
n<> u<142> t<Ordered_port_connection> p<143> l<20:14> el<20:14>
n<> u<143> t<List_of_port_connections> p<144> c<142> l<20:14> el<20:14>
n<> u<144> t<Hierarchical_instance> p<145> c<141> l<20:9> el<20:15>
n<> u<145> t<Module_instantiation> p<146> c<139> l<20:4> el<20:16>
n<> u<146> t<Module_or_generate_item> p<147> c<145> l<20:4> el<20:16>
n<> u<147> t<Generate_item> p<149> c<146> s<148> l<20:4> el<20:16>
n<> u<148> t<END> p<149> l<21:1> el<21:4>
n<> u<149> t<Generate_begin_end_block> p<150> c<147> l<19:17> el<21:4>
n<> u<150> t<Generate_item> p<152> c<149> l<19:17> el<21:4>
n<> u<151> t<IF> p<152> s<138> l<19:1> el<19:3>
n<> u<152> t<If_generate_construct> p<153> c<151> l<19:1> el<21:4>
n<> u<153> t<Conditional_generate_construct> p<154> c<152> l<19:1> el<21:4>
n<> u<154> t<Module_common_item> p<155> c<153> l<19:1> el<21:4>
n<> u<155> t<Module_or_generate_item> p<156> c<154> l<19:1> el<21:4>
n<> u<156> t<Non_port_module_item> p<157> c<155> l<19:1> el<21:4>
n<> u<157> t<Module_item> p<159> c<156> s<158> l<19:1> el<21:4>
n<> u<158> t<ENDMODULE> p<159> l<23:1> el<23:10>
n<> u<159> t<Module_declaration> p<160> c<14> l<4:1> el<23:10>
n<> u<160> t<Description> p<161> c<159> l<4:1> el<23:10>
n<> u<161> t<Source_text> p<162> c<9> l<1:1> el<23:10>
n<> u<162> t<Top_level_rule> c<1> l<1:1> el<24:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/RepeatStmt/dut.sv:1:1: No timescale set for "GOOD".

[WRN:PA0205] ${SURELOG_DIR}/tests/RepeatStmt/dut.sv:4:1: No timescale set for "constfunc11".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/RepeatStmt/dut.sv:1:1: Compile module "work@GOOD".

[INF:CP0303] ${SURELOG_DIR}/tests/RepeatStmt/dut.sv:4:1: Compile module "work@constfunc11".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/RepeatStmt/dut.sv:20:4: Compile generate block "work@constfunc11.genblk1".

[NTE:EL0503] ${SURELOG_DIR}/tests/RepeatStmt/dut.sv:4:1: Top level module "work@constfunc11".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
assignment                                             2
begin                                                  2
constant                                              24
design                                                 1
func_call                                              2
function                                               1
gen_if                                                 1
gen_scope                                              2
gen_scope_array                                        2
io_decl                                                1
logic_typespec                                         5
logic_var                                              5
module_inst                                            6
named_begin                                            1
operation                                              3
param_assign                                           8
parameter                                              8
range                                                  5
ref_module                                             2
ref_obj                                                5
ref_typespec                                           7
repeat                                                 1
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
assignment                                             4
begin                                                  3
constant                                              24
design                                                 1
func_call                                              2
function                                               2
gen_if                                                 1
gen_scope                                              3
gen_scope_array                                        3
io_decl                                                2
logic_typespec                                         5
logic_var                                              5
module_inst                                            7
named_begin                                            2
operation                                              4
param_assign                                           8
parameter                                              8
range                                                  5
ref_module                                             2
ref_obj                                                9
ref_typespec                                           8
repeat                                                 2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/RepeatStmt/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/RepeatStmt/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/RepeatStmt/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@constfunc11)
|vpiElaborated:1
|vpiName:work@constfunc11
|uhdmallModules:
\_module_inst: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/RepeatStmt/dut.sv, line:1:1, endln:2:10
  |vpiParent:
  \_design: (work@constfunc11)
  |vpiFullName:work@GOOD
  |vpiDefName:work@GOOD
|uhdmallModules:
\_module_inst: work@constfunc11 (work@constfunc11), file:${SURELOG_DIR}/tests/RepeatStmt/dut.sv, line:4:1, endln:23:10
  |vpiParent:
  \_design: (work@constfunc11)
  |vpiFullName:work@constfunc11
  |vpiParameter:
  \_parameter: (work@constfunc11.val0), line:17:12, endln:17:16
    |vpiParent:
    \_module_inst: work@constfunc11 (work@constfunc11), file:${SURELOG_DIR}/tests/RepeatStmt/dut.sv, line:4:1, endln:23:10
    |vpiLocalParam:1
    |vpiName:val0
    |vpiFullName:work@constfunc11.val0
  |vpiParamAssign:
  \_param_assign: , line:17:12, endln:17:26
    |vpiParent:
    \_module_inst: work@constfunc11 (work@constfunc11), file:${SURELOG_DIR}/tests/RepeatStmt/dut.sv, line:4:1, endln:23:10
    |vpiRhs:
    \_func_call: (pow2), line:17:19, endln:17:23
      |vpiParent:
      \_param_assign: , line:17:12, endln:17:26
      |vpiArgument:
      \_constant: , line:17:24, endln:17:25
        |vpiParent:
        \_func_call: (pow2), line:17:19, endln:17:23
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
      |vpiName:pow2
      |vpiFunction:
      \_function: (work@constfunc11.pow2), line:6:1, endln:15:12
    |vpiLhs:
    \_parameter: (work@constfunc11.val0), line:17:12, endln:17:16
  |vpiDefName:work@constfunc11
  |vpiTaskFunc:
  \_function: (work@constfunc11.pow2), line:6:1, endln:15:12
    |vpiParent:
    \_module_inst: work@constfunc11 (work@constfunc11), file:${SURELOG_DIR}/tests/RepeatStmt/dut.sv, line:4:1, endln:23:10
    |vpiName:pow2
    |vpiFullName:work@constfunc11.pow2
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (work@constfunc11.pow2), line:6:10, endln:6:16
      |vpiParent:
      \_function: (work@constfunc11.pow2), line:6:1, endln:15:12
      |vpiTypespec:
      \_ref_typespec: (work@constfunc11.pow2)
        |vpiParent:
        \_logic_var: (work@constfunc11.pow2), line:6:10, endln:6:16
        |vpiFullName:work@constfunc11.pow2
        |vpiActual:
        \_logic_typespec: , line:6:10, endln:6:16
      |vpiFullName:work@constfunc11.pow2
    |vpiIODecl:
    \_io_decl: (x), line:6:34, endln:6:35
      |vpiParent:
      \_function: (work@constfunc11.pow2), line:6:1, endln:15:12
      |vpiDirection:1
      |vpiName:x
      |vpiTypedef:
      \_ref_typespec: (work@constfunc11.pow2.x)
        |vpiParent:
        \_io_decl: (x), line:6:34, endln:6:35
        |vpiFullName:work@constfunc11.pow2.x
        |vpiActual:
        \_logic_typespec: , line:6:28, endln:6:33
    |vpiStmt:
    \_named_begin: (work@constfunc11.pow2.body), line:8:7, endln:8:11
      |vpiParent:
      \_function: (work@constfunc11.pow2), line:6:1, endln:15:12
      |vpiName:body
      |vpiFullName:work@constfunc11.pow2.body
      |vpiStmt:
      \_assignment: , line:9:3, endln:9:11
        |vpiParent:
        \_named_begin: (work@constfunc11.pow2.body), line:8:7, endln:8:11
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:9:10, endln:9:11
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@constfunc11.pow2.body.pow2), line:9:3, endln:9:7
          |vpiParent:
          \_assignment: , line:9:3, endln:9:11
          |vpiName:pow2
          |vpiFullName:work@constfunc11.pow2.body.pow2
          |vpiActual:
          \_logic_var: (work@constfunc11.pow2), line:6:10, endln:6:16
      |vpiStmt:
      \_repeat: , line:10:3, endln:10:9
        |vpiParent:
        \_named_begin: (work@constfunc11.pow2.body), line:8:7, endln:8:11
        |vpiCondition:
        \_ref_obj: (work@constfunc11.pow2.body.x), line:10:11, endln:10:12
          |vpiParent:
          \_repeat: , line:10:3, endln:10:9
          |vpiName:x
          |vpiFullName:work@constfunc11.pow2.body.x
          |vpiActual:
          \_io_decl: (x), line:6:34, endln:6:35
        |vpiStmt:
        \_begin: (work@constfunc11.pow2.body), line:10:14, endln:12:6
          |vpiParent:
          \_repeat: , line:10:3, endln:10:9
          |vpiFullName:work@constfunc11.pow2.body
          |vpiStmt:
          \_assignment: , line:11:5, endln:11:20
            |vpiParent:
            \_begin: (work@constfunc11.pow2.body), line:10:14, endln:12:6
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_operation: , line:11:12, endln:11:20
              |vpiParent:
              \_assignment: , line:11:5, endln:11:20
              |vpiOpType:25
              |vpiOperand:
              \_constant: , line:11:12, endln:11:13
                |vpiParent:
                \_operation: , line:11:12, endln:11:20
                |vpiDecompile:2
                |vpiSize:64
                |UINT:2
                |vpiConstType:9
              |vpiOperand:
              \_ref_obj: (work@constfunc11.pow2.body.pow2), line:11:16, endln:11:20
                |vpiParent:
                \_operation: , line:11:12, endln:11:20
                |vpiName:pow2
                |vpiFullName:work@constfunc11.pow2.body.pow2
                |vpiActual:
                \_logic_var: (work@constfunc11.pow2), line:6:10, endln:6:16
            |vpiLhs:
            \_ref_obj: (work@constfunc11.pow2.body.pow2), line:11:5, endln:11:9
              |vpiParent:
              \_assignment: , line:11:5, endln:11:20
              |vpiName:pow2
              |vpiFullName:work@constfunc11.pow2.body.pow2
              |vpiActual:
              \_logic_var: (work@constfunc11.pow2), line:6:10, endln:6:16
    |vpiInstance:
    \_module_inst: work@constfunc11 (work@constfunc11), file:${SURELOG_DIR}/tests/RepeatStmt/dut.sv, line:4:1, endln:23:10
  |vpiGenStmt:
  \_gen_if: , line:19:1, endln:19:3
    |vpiParent:
    \_module_inst: work@constfunc11 (work@constfunc11), file:${SURELOG_DIR}/tests/RepeatStmt/dut.sv, line:4:1, endln:23:10
    |vpiCondition:
    \_operation: , line:19:5, endln:19:15
      |vpiParent:
      \_gen_if: , line:19:1, endln:19:3
      |vpiOpType:14
      |vpiOperand:
      \_ref_obj: (work@constfunc11.val0), line:19:5, endln:19:9
        |vpiParent:
        \_operation: , line:19:5, endln:19:15
        |vpiName:val0
        |vpiFullName:work@constfunc11.val0
      |vpiOperand:
      \_constant: , line:19:13, endln:19:15
        |vpiParent:
        \_operation: , line:19:5, endln:19:15
        |vpiDecompile:16
        |vpiSize:64
        |UINT:16
        |vpiConstType:9
    |vpiStmt:
    \_begin: (work@constfunc11)
      |vpiParent:
      \_gen_if: , line:19:1, endln:19:3
      |vpiFullName:work@constfunc11
      |vpiStmt:
      \_ref_module: work@GOOD (good), line:20:9, endln:20:13
        |vpiParent:
        \_begin: (work@constfunc11)
        |vpiName:good
        |vpiDefName:work@GOOD
|uhdmtopModules:
\_module_inst: work@constfunc11 (work@constfunc11), file:${SURELOG_DIR}/tests/RepeatStmt/dut.sv, line:4:1, endln:23:10
  |vpiName:work@constfunc11
  |vpiParameter:
  \_parameter: (work@constfunc11.val0), line:17:12, endln:17:16
    |vpiParent:
    \_module_inst: work@constfunc11 (work@constfunc11), file:${SURELOG_DIR}/tests/RepeatStmt/dut.sv, line:4:1, endln:23:10
    |vpiLocalParam:1
    |vpiName:val0
    |vpiFullName:work@constfunc11.val0
  |vpiParamAssign:
  \_param_assign: , line:17:12, endln:17:26
    |vpiParent:
    \_module_inst: work@constfunc11 (work@constfunc11), file:${SURELOG_DIR}/tests/RepeatStmt/dut.sv, line:4:1, endln:23:10
    |vpiRhs:
    \_constant: , line:17:19, endln:17:26
      |vpiParent:
      \_param_assign: , line:17:12, endln:17:26
      |vpiDecompile:16
      |vpiSize:32
      |UINT:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@constfunc11.val0), line:17:12, endln:17:16
  |vpiDefName:work@constfunc11
  |vpiTop:1
  |vpiTaskFunc:
  \_function: (work@constfunc11.pow2), line:6:1, endln:15:12
    |vpiParent:
    \_module_inst: work@constfunc11 (work@constfunc11), file:${SURELOG_DIR}/tests/RepeatStmt/dut.sv, line:4:1, endln:23:10
    |vpiName:pow2
    |vpiFullName:work@constfunc11.pow2
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (work@constfunc11.pow2), line:6:10, endln:6:16
    |vpiIODecl:
    \_io_decl: (x), line:6:34, endln:6:35
      |vpiParent:
      \_function: (work@constfunc11.pow2), line:6:1, endln:15:12
      |vpiDirection:1
      |vpiName:x
      |vpiTypedef:
      \_ref_typespec: (work@constfunc11.pow2.x)
        |vpiParent:
        \_io_decl: (x), line:6:34, endln:6:35
        |vpiFullName:work@constfunc11.pow2.x
        |vpiActual:
        \_logic_typespec: , line:6:28, endln:6:33
    |vpiStmt:
    \_named_begin: (work@constfunc11.pow2.body), line:8:7, endln:8:11
      |vpiParent:
      \_function: (work@constfunc11.pow2), line:6:1, endln:15:12
      |vpiName:body
      |vpiFullName:work@constfunc11.pow2.body
      |vpiStmt:
      \_assignment: , line:9:3, endln:9:11
        |vpiParent:
        \_named_begin: (work@constfunc11.pow2.body), line:8:7, endln:8:11
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:9:10, endln:9:11
        |vpiLhs:
        \_ref_obj: (work@constfunc11.pow2.body.pow2), line:9:3, endln:9:7
          |vpiParent:
          \_assignment: , line:9:3, endln:9:11
          |vpiName:pow2
          |vpiFullName:work@constfunc11.pow2.body.pow2
          |vpiActual:
          \_logic_var: (work@constfunc11.pow2), line:6:10, endln:6:16
      |vpiStmt:
      \_repeat: , line:10:3, endln:10:9
        |vpiParent:
        \_named_begin: (work@constfunc11.pow2.body), line:8:7, endln:8:11
        |vpiCondition:
        \_ref_obj: (work@constfunc11.pow2.body.x), line:10:11, endln:10:12
          |vpiParent:
          \_repeat: , line:10:3, endln:10:9
          |vpiName:x
          |vpiFullName:work@constfunc11.pow2.body.x
          |vpiActual:
          \_io_decl: (x), line:6:34, endln:6:35
        |vpiStmt:
        \_begin: (work@constfunc11.pow2.body), line:10:14, endln:12:6
          |vpiParent:
          \_repeat: , line:10:3, endln:10:9
          |vpiFullName:work@constfunc11.pow2.body
          |vpiStmt:
          \_assignment: , line:11:5, endln:11:20
            |vpiParent:
            \_begin: (work@constfunc11.pow2.body), line:10:14, endln:12:6
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_operation: , line:11:12, endln:11:20
              |vpiParent:
              \_assignment: , line:11:5, endln:11:20
              |vpiOpType:25
              |vpiOperand:
              \_constant: , line:11:12, endln:11:13
              |vpiOperand:
              \_ref_obj: (work@constfunc11.pow2.body.pow2), line:11:16, endln:11:20
                |vpiParent:
                \_operation: , line:11:12, endln:11:20
                |vpiName:pow2
                |vpiFullName:work@constfunc11.pow2.body.pow2
                |vpiActual:
                \_logic_var: (work@constfunc11.pow2), line:6:10, endln:6:16
            |vpiLhs:
            \_ref_obj: (work@constfunc11.pow2.body.pow2), line:11:5, endln:11:9
              |vpiParent:
              \_assignment: , line:11:5, endln:11:20
              |vpiName:pow2
              |vpiFullName:work@constfunc11.pow2.body.pow2
              |vpiActual:
              \_logic_var: (work@constfunc11.pow2), line:6:10, endln:6:16
    |vpiInstance:
    \_module_inst: work@constfunc11 (work@constfunc11), file:${SURELOG_DIR}/tests/RepeatStmt/dut.sv, line:4:1, endln:23:10
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@constfunc11.genblk1), line:20:4, endln:20:16
    |vpiParent:
    \_module_inst: work@constfunc11 (work@constfunc11), file:${SURELOG_DIR}/tests/RepeatStmt/dut.sv, line:4:1, endln:23:10
    |vpiName:genblk1
    |vpiFullName:work@constfunc11.genblk1
    |vpiGenScope:
    \_gen_scope: (work@constfunc11.genblk1), line:20:4, endln:20:16
      |vpiParent:
      \_gen_scope_array: (work@constfunc11.genblk1), line:20:4, endln:20:16
      |vpiFullName:work@constfunc11.genblk1
      |vpiModule:
      \_module_inst: work@GOOD (work@constfunc11.genblk1.good), file:${SURELOG_DIR}/tests/RepeatStmt/dut.sv, line:20:4, endln:20:16
        |vpiParent:
        \_gen_scope: (work@constfunc11.genblk1), line:20:4, endln:20:16
        |vpiName:good
        |vpiFullName:work@constfunc11.genblk1.good
        |vpiDefName:work@GOOD
        |vpiDefFile:${SURELOG_DIR}/tests/RepeatStmt/dut.sv
        |vpiDefLineNo:1
\_weaklyReferenced:
\_logic_typespec: , line:6:10, endln:6:16
  |vpiRange:
  \_range: , line:6:10, endln:6:16
    |vpiParent:
    \_logic_typespec: , line:6:10, endln:6:16
    |vpiLeftRange:
    \_constant: , line:6:11, endln:6:13
      |vpiParent:
      \_range: , line:6:10, endln:6:16
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:6:14, endln:6:15
      |vpiParent:
      \_range: , line:6:10, endln:6:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:6:28, endln:6:33
  |vpiRange:
  \_range: , line:6:28, endln:6:33
    |vpiParent:
    \_logic_typespec: , line:6:28, endln:6:33
    |vpiLeftRange:
    \_constant: , line:6:29, endln:6:30
      |vpiParent:
      \_range: , line:6:28, endln:6:33
      |vpiDecompile:5
      |vpiSize:64
      |UINT:5
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:6:31, endln:6:32
      |vpiParent:
      \_range: , line:6:28, endln:6:33
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/RepeatStmt/dut.sv | ${SURELOG_DIR}/build/regression/RepeatStmt/roundtrip/dut_000.sv | 6 | 23 |