#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: D:\pango\PDS_2022.2-SP6.4\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.26120
#Hostname: DrSkyFire
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Tue Oct 21 19:56:06 2025
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {hd_iic_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST
Executing : def_port {hd_iic_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST successfully
Executing : def_port {adc_ch1_clk} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST
C: ConstraintEditor-2002: [E:/Odyssey_proj/device_map/signal_analyzer_top.pcf(line number: 4)] | Port adc_ch1_clk has been placed at location Y5, whose type is share pin.
Executing : def_port {adc_ch1_clk} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST successfully
Executing : def_port {adc_ch1_oe} LOC=AA4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST
Executing : def_port {adc_ch1_oe} LOC=AA4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST successfully
Executing : def_port {adc_ch2_clk} LOC=W12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST
Executing : def_port {adc_ch2_clk} LOC=W12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST successfully
Executing : def_port {adc_ch2_oe} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST
Executing : def_port {adc_ch2_oe} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST successfully
Executing : def_port {hd_iic_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST
Executing : def_port {hd_iic_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST successfully
Executing : def_port {hd_tx_data[0]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST
Executing : def_port {hd_tx_data[0]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST successfully
Executing : def_port {hd_tx_data[1]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST
Executing : def_port {hd_tx_data[1]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST successfully
Executing : def_port {hd_tx_data[2]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST
C: ConstraintEditor-2002: [E:/Odyssey_proj/device_map/signal_analyzer_top.pcf(line number: 11)] | Port hd_tx_data[2] has been placed at location T21, whose type is share pin.
Executing : def_port {hd_tx_data[2]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST successfully
Executing : def_port {hd_tx_data[3]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST
Executing : def_port {hd_tx_data[3]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST successfully
Executing : def_port {hd_tx_data[4]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST
C: ConstraintEditor-2002: [E:/Odyssey_proj/device_map/signal_analyzer_top.pcf(line number: 13)] | Port hd_tx_data[4] has been placed at location R20, whose type is share pin.
Executing : def_port {hd_tx_data[4]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST successfully
Executing : def_port {hd_tx_data[5]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST
C: ConstraintEditor-2002: [E:/Odyssey_proj/device_map/signal_analyzer_top.pcf(line number: 14)] | Port hd_tx_data[5] has been placed at location R22, whose type is share pin.
Executing : def_port {hd_tx_data[5]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST successfully
Executing : def_port {hd_tx_data[6]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST
Executing : def_port {hd_tx_data[6]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST successfully
Executing : def_port {hd_tx_data[7]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST
Executing : def_port {hd_tx_data[7]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST successfully
Executing : def_port {hd_tx_data[8]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST
C: ConstraintEditor-2002: [E:/Odyssey_proj/device_map/signal_analyzer_top.pcf(line number: 17)] | Port hd_tx_data[8] has been placed at location M21, whose type is share pin.
Executing : def_port {hd_tx_data[8]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST successfully
Executing : def_port {hd_tx_data[9]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST
Executing : def_port {hd_tx_data[9]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST successfully
Executing : def_port {hd_tx_data[10]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST
Executing : def_port {hd_tx_data[10]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST successfully
Executing : def_port {hd_tx_data[11]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST
Executing : def_port {hd_tx_data[11]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST successfully
Executing : def_port {hd_tx_data[12]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST
Executing : def_port {hd_tx_data[12]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST successfully
Executing : def_port {hd_tx_data[13]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST
C: ConstraintEditor-2002: [E:/Odyssey_proj/device_map/signal_analyzer_top.pcf(line number: 22)] | Port hd_tx_data[13] has been placed at location L19, whose type is share pin.
Executing : def_port {hd_tx_data[13]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST successfully
Executing : def_port {hd_tx_data[14]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST
C: ConstraintEditor-2002: [E:/Odyssey_proj/device_map/signal_analyzer_top.pcf(line number: 23)] | Port hd_tx_data[14] has been placed at location K20, whose type is share pin.
Executing : def_port {hd_tx_data[14]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST successfully
Executing : def_port {hd_tx_data[15]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST
C: ConstraintEditor-2002: [E:/Odyssey_proj/device_map/signal_analyzer_top.pcf(line number: 24)] | Port hd_tx_data[15] has been placed at location L17, whose type is share pin.
Executing : def_port {hd_tx_data[15]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST successfully
Executing : def_port {hd_tx_data[16]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST
C: ConstraintEditor-2002: [E:/Odyssey_proj/device_map/signal_analyzer_top.pcf(line number: 25)] | Port hd_tx_data[16] has been placed at location K17, whose type is share pin.
Executing : def_port {hd_tx_data[16]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST successfully
Executing : def_port {hd_tx_data[17]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST
Executing : def_port {hd_tx_data[17]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST successfully
Executing : def_port {hd_tx_data[18]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST
Executing : def_port {hd_tx_data[18]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST successfully
Executing : def_port {hd_tx_data[19]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST
Executing : def_port {hd_tx_data[19]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST successfully
Executing : def_port {hd_tx_data[20]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST
Executing : def_port {hd_tx_data[20]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST successfully
Executing : def_port {hd_tx_data[21]} LOC=H21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST
C: ConstraintEditor-2002: [E:/Odyssey_proj/device_map/signal_analyzer_top.pcf(line number: 30)] | Port hd_tx_data[21] has been placed at location H21, whose type is share pin.
Executing : def_port {hd_tx_data[21]} LOC=H21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST successfully
Executing : def_port {hd_tx_data[22]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST
C: ConstraintEditor-2002: [E:/Odyssey_proj/device_map/signal_analyzer_top.pcf(line number: 31)] | Port hd_tx_data[22] has been placed at location H22, whose type is share pin.
Executing : def_port {hd_tx_data[22]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST successfully
Executing : def_port {hd_tx_data[23]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST
C: ConstraintEditor-2002: [E:/Odyssey_proj/device_map/signal_analyzer_top.pcf(line number: 32)] | Port hd_tx_data[23] has been placed at location H19, whose type is share pin.
Executing : def_port {hd_tx_data[23]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST successfully
Executing : def_port {hd_tx_de} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST
Executing : def_port {hd_tx_de} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST successfully
Executing : def_port {hd_tx_hs} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST
Executing : def_port {hd_tx_hs} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST successfully
Executing : def_port {hd_tx_pclk} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST
C: ConstraintEditor-2002: [E:/Odyssey_proj/device_map/signal_analyzer_top.pcf(line number: 35)] | Port hd_tx_pclk has been placed at location M22, whose type is share pin.
Executing : def_port {hd_tx_pclk} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST successfully
Executing : def_port {hd_tx_vs} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST
Executing : def_port {hd_tx_vs} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST successfully
Executing : def_port {uart_tx} LOC=R9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST
Executing : def_port {uart_tx} LOC=R9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST successfully
Executing : def_port {user_led[0]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST
Executing : def_port {user_led[0]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST successfully
Executing : def_port {user_led[1]} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST
Executing : def_port {user_led[1]} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST successfully
Executing : def_port {user_led[2]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST
Executing : def_port {user_led[2]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST successfully
Executing : def_port {user_led[3]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST
Executing : def_port {user_led[3]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST successfully
Executing : def_port {user_led[4]} LOC=C5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST
Executing : def_port {user_led[4]} LOC=C5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST successfully
Executing : def_port {user_led[5]} LOC=A5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST
Executing : def_port {user_led[5]} LOC=A5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST successfully
Executing : def_port {user_led[6]} LOC=F7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST
Executing : def_port {user_led[6]} LOC=F7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST successfully
Executing : def_port {user_led[7]} LOC=F8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST
Executing : def_port {user_led[7]} LOC=F8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST successfully
Executing : def_port {adc_ch1_data[0]} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33
Executing : def_port {adc_ch1_data[0]} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {adc_ch1_data[1]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS33
Executing : def_port {adc_ch1_data[1]} LOC=U8 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {adc_ch1_data[2]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS33
Executing : def_port {adc_ch1_data[2]} LOC=T8 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {adc_ch1_data[3]} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33
Executing : def_port {adc_ch1_data[3]} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {adc_ch1_data[4]} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33
Executing : def_port {adc_ch1_data[4]} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {adc_ch1_data[5]} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33
Executing : def_port {adc_ch1_data[5]} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {adc_ch1_data[6]} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33
Executing : def_port {adc_ch1_data[6]} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {adc_ch1_data[7]} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33
Executing : def_port {adc_ch1_data[7]} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {adc_ch1_data[8]} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33
Executing : def_port {adc_ch1_data[8]} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {adc_ch1_data[9]} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33
C: ConstraintEditor-2002: [E:/Odyssey_proj/device_map/signal_analyzer_top.pcf(line number: 55)] | Port adc_ch1_data[9] has been placed at location AB5, whose type is share pin.
Executing : def_port {adc_ch1_data[9]} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {adc_ch2_data[0]} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33
Executing : def_port {adc_ch2_data[0]} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {adc_ch2_data[1]} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33
Executing : def_port {adc_ch2_data[1]} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {adc_ch2_data[2]} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33
Executing : def_port {adc_ch2_data[2]} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {adc_ch2_data[3]} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33
Executing : def_port {adc_ch2_data[3]} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {adc_ch2_data[4]} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33
Executing : def_port {adc_ch2_data[4]} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {adc_ch2_data[5]} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS33
Executing : def_port {adc_ch2_data[5]} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {adc_ch2_data[6]} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33
Executing : def_port {adc_ch2_data[6]} LOC=W10 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {adc_ch2_data[7]} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS33
Executing : def_port {adc_ch2_data[7]} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {adc_ch2_data[8]} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33
Executing : def_port {adc_ch2_data[8]} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {adc_ch2_data[9]} LOC=Y12 VCCIO=3.3 IOSTANDARD=LVCMOS33
Executing : def_port {adc_ch2_data[9]} LOC=Y12 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {sys_clk_27m} LOC=K21 VCCIO=3.3 IOSTANDARD=LVCMOS33
Executing : def_port {sys_clk_27m} LOC=K21 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {sys_clk_50m} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33
Executing : def_port {sys_clk_50m} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 successfully
Executing : def_port {sys_rst_n} LOC=B1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {sys_rst_n} LOC=B1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {user_button[0]} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2002: [E:/Odyssey_proj/device_map/signal_analyzer_top.pcf(line number: 69)] | Port user_button[0] has been placed at location K18, whose type is share pin.
Executing : def_port {user_button[0]} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {user_button[1]} LOC=L15 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {user_button[1]} LOC=L15 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {user_button[2]} LOC=J17 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {user_button[2]} LOC=J17 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {user_button[3]} LOC=K16 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2001: [E:/Odyssey_proj/device_map/signal_analyzer_top.pcf(line number: 72)] Object 'user_button[3]' is dangling, which has no connection. it will be ignored.
Executing : def_port {user_button[3]} LOC=K16 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE failed
Executing : def_port {user_button[4]} LOC=J16 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2001: [E:/Odyssey_proj/device_map/signal_analyzer_top.pcf(line number: 73)] Object 'user_button[4]' is dangling, which has no connection. it will be ignored.
Executing : def_port {user_button[4]} LOC=J16 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE failed
Executing : def_port {user_button[5]} LOC=J19 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2001: [E:/Odyssey_proj/device_map/signal_analyzer_top.pcf(line number: 74)] Object 'user_button[5]' is dangling, which has no connection. it will be ignored.
Executing : def_port {user_button[5]} LOC=J19 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE failed
Executing : def_port {user_button[6]} LOC=H20 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2002: [E:/Odyssey_proj/device_map/signal_analyzer_top.pcf(line number: 75)] | Port user_button[6] has been placed at location H20, whose type is share pin.
Executing : def_port {user_button[6]} LOC=H20 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {user_button[7]} LOC=H17 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {user_button[7]} LOC=H17 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll_hdmi/u_pll_e3/goppll to PLL_158_55.
Mapping instance u_pll_sys/u_pll_e3/goppll to PLL_158_75.
Phase 1.1 1st GP placement started.
Design Utilization : 18%.
First map gop timing takes 0.59 sec
Worst slack after clock region global placement is -464
Wirelength after clock region global placement is 90450 and checksum is E5ACDCB9C1786073.
1st GP placement takes 5.20 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_1/gopclkbufg to USCM_84_109.
Mapping instance clkbufg_2/gopclkbufg to USCM_84_110.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_111.
Clock placement takes 0.14 sec.

Wirelength after Pre Global Placement is 90450 and checksum is E5ACDCB9C1786073.
Pre global placement takes 5.55 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst adc_ch1_clk_obuf/opit_1 on IOL_35_6.
Placed fixed group with base inst adc_ch1_data_ibuf[0]/opit_1 on IOL_95_5.
Placed fixed group with base inst adc_ch1_data_ibuf[1]/opit_1 on IOL_63_5.
Placed fixed group with base inst adc_ch1_data_ibuf[2]/opit_1 on IOL_63_6.
Placed fixed group with base inst adc_ch1_data_ibuf[3]/opit_1 on IOL_47_5.
Placed fixed group with base inst adc_ch1_data_ibuf[4]/opit_1 on IOL_47_6.
Placed fixed group with base inst adc_ch1_data_ibuf[5]/opit_1 on IOL_119_5.
Placed fixed group with base inst adc_ch1_data_ibuf[6]/opit_1 on IOL_119_6.
Placed fixed group with base inst adc_ch1_data_ibuf[7]/opit_1 on IOL_39_5.
Placed fixed group with base inst adc_ch1_data_ibuf[8]/opit_1 on IOL_39_6.
Placed fixed group with base inst adc_ch1_data_ibuf[9]/opit_1 on IOL_35_5.
Placed fixed group with base inst adc_ch1_oe_obuf/opit_1 on IOL_23_6.
Placed fixed group with base inst adc_ch2_clk_obuf/opit_1 on IOL_155_6.
Placed fixed group with base inst adc_ch2_data_ibuf[0]/opit_1 on IOL_159_5.
Placed fixed group with base inst adc_ch2_data_ibuf[1]/opit_1 on IOL_135_5.
Placed fixed group with base inst adc_ch2_data_ibuf[2]/opit_1 on IOL_135_6.
Placed fixed group with base inst adc_ch2_data_ibuf[3]/opit_1 on IOL_151_5.
Placed fixed group with base inst adc_ch2_data_ibuf[4]/opit_1 on IOL_151_6.
Placed fixed group with base inst adc_ch2_data_ibuf[5]/opit_1 on IOL_123_5.
Placed fixed group with base inst adc_ch2_data_ibuf[6]/opit_1 on IOL_123_6.
Placed fixed group with base inst adc_ch2_data_ibuf[7]/opit_1 on IOL_187_5.
Placed fixed group with base inst adc_ch2_data_ibuf[8]/opit_1 on IOL_187_6.
Placed fixed group with base inst adc_ch2_data_ibuf[9]/opit_1 on IOL_155_5.
Placed fixed group with base inst adc_ch2_oe_obuf/opit_1 on IOL_171_6.
Placed fixed group with base inst hd_iic_scl_obuf/opit_1 on IOL_327_46.
Placed fixed group with base inst hd_iic_sda_tri/opit_1 on IOL_327_45.
Placed fixed group with base inst hd_tx_data_obuf[0]/opit_1 on IOL_327_150.
Placed fixed group with base inst hd_tx_data_obuf[1]/opit_1 on IOL_327_149.
Placed fixed group with base inst hd_tx_data_obuf[2]/opit_1 on IOL_327_166.
Placed fixed group with base inst hd_tx_data_obuf[3]/opit_1 on IOL_327_165.
Placed fixed group with base inst hd_tx_data_obuf[4]/opit_1 on IOL_327_170.
Placed fixed group with base inst hd_tx_data_obuf[5]/opit_1 on IOL_327_169.
Placed fixed group with base inst hd_tx_data_obuf[6]/opit_1 on IOL_327_137.
Placed fixed group with base inst hd_tx_data_obuf[7]/opit_1 on IOL_327_138.
Placed fixed group with base inst hd_tx_data_obuf[8]/opit_1 on IOL_327_202.
Placed fixed group with base inst hd_tx_data_obuf[9]/opit_1 on IOL_327_110.
Placed fixed group with base inst hd_tx_data_obuf[10]/opit_1 on IOL_327_109.
Placed fixed group with base inst hd_tx_data_obuf[11]/opit_1 on IOL_327_122.
Placed fixed group with base inst hd_tx_data_obuf[12]/opit_1 on IOL_327_121.
Placed fixed group with base inst hd_tx_data_obuf[13]/opit_1 on IOL_327_233.
Placed fixed group with base inst hd_tx_data_obuf[14]/opit_1 on IOL_327_234.
Placed fixed group with base inst hd_tx_data_obuf[15]/opit_1 on IOL_327_241.
Placed fixed group with base inst hd_tx_data_obuf[16]/opit_1 on IOL_327_242.
Placed fixed group with base inst hd_tx_data_obuf[17]/opit_1 on IOL_327_209.
Placed fixed group with base inst hd_tx_data_obuf[18]/opit_1 on IOL_327_229.
Placed fixed group with base inst hd_tx_data_obuf[19]/opit_1 on IOL_327_230.
Placed fixed group with base inst hd_tx_data_obuf[20]/opit_1 on IOL_327_213.
Placed fixed group with base inst hd_tx_data_obuf[21]/opit_1 on IOL_327_238.
Placed fixed group with base inst hd_tx_data_obuf[22]/opit_1 on IOL_327_237.
Placed fixed group with base inst hd_tx_data_obuf[23]/opit_1 on IOL_327_273.
Placed fixed group with base inst hd_tx_de_obuf/opit_1 on IOL_327_141.
Placed fixed group with base inst hd_tx_hs_obuf/opit_1 on IOL_327_142.
Placed fixed group with base inst hd_tx_pclk_obuf/opit_1 on IOL_327_201.
Placed fixed group with base inst hd_tx_vs_obuf/opit_1 on IOL_327_146.
Placed fixed group with base inst sys_clk_27m_ibuf/opit_1 on IOL_327_214.
Placed fixed group with base inst sys_clk_50m_ibuf/opit_1 on IOL_327_210.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_7_370.
Placed fixed group with base inst uart_tx_obuf/opit_1 on IOL_43_6.
Placed fixed group with base inst user_button_ibuf[0]/opit_1 on IOL_327_257.
Placed fixed group with base inst user_button_ibuf[1]/opit_1 on IOL_327_134.
Placed fixed group with base inst user_button_ibuf[2]/opit_1 on IOL_327_297.
Placed fixed group with base inst user_button_ibuf[6]/opit_1 on IOL_327_261.
Placed fixed group with base inst user_button_ibuf[7]/opit_1 on IOL_327_365.
Placed fixed group with base inst user_led_obuf[0]/opit_1 on IOL_19_374.
Placed fixed group with base inst user_led_obuf[1]/opit_1 on IOL_19_373.
Placed fixed group with base inst user_led_obuf[2]/opit_1 on IOL_35_374.
Placed fixed group with base inst user_led_obuf[3]/opit_1 on IOL_35_373.
Placed fixed group with base inst user_led_obuf[4]/opit_1 on IOL_67_374.
Placed fixed group with base inst user_led_obuf[5]/opit_1 on IOL_67_373.
Placed fixed group with base inst user_led_obuf[6]/opit_1 on IOL_47_374.
Placed fixed group with base inst user_led_obuf[7]/opit_1 on IOL_47_373.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_84_109.
Placed fixed instance clkbufg_2/gopclkbufg on USCM_84_110.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_111.
Placed fixed instance u_pll_hdmi/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance u_pll_sys/u_pll_e3/goppll on PLL_158_75.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Placed fixed instance BKCL_auto_2 on BKCL_192_0.
Placed fixed instance BKCL_auto_3 on BKCL_0_184.
Fixed placement takes 0.20 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.03 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack -4125.
	5 iterations finished.
	Final slack 713.
Super clustering done.
Design Utilization : 18%.
Worst slack after global placement is 3421
2nd GP placement takes 3.95 sec.

Wirelength after global placement is 81819 and checksum is 1F1055F26965E2F2.
Global placement takes 4.20 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 121427 and checksum is 4CAC66DB1A2235B5.
Macro cell placement takes 0.02 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack -4125.
	5 iterations finished.
	Final slack 713.
Super clustering done.
Design Utilization : 18%.
Worst slack after post global placement is 3541
3rd GP placement takes 3.62 sec.

Wirelength after post global placement is 93708 and checksum is 398DE12910EE9D95.
Post global placement takes 3.66 sec.

Phase 4 Legalization started.
The average distance in LP is 1.783942.
Wirelength after legalization is 122822 and checksum is E2961C757726D0A8.
Legalization takes 0.66 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 2243.
Replication placement takes 0.27 sec.

Wirelength after replication placement is 122822 and checksum is E2961C757726D0A8.
Phase 5.2 DP placement started.
Legalized cost 2243.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.23 sec.

Wirelength after detailed placement is 122822 and checksum is E2961C757726D0A8.
Timing-driven detailed placement takes 0.52 sec.

Worst slack is 2243, TNS after placement is 0.
Placement done.
Total placement takes 17.47 sec.
Finished placement.

Routing started.
Building routing graph takes 1.20 sec.
Worst slack is 2243, TNS before global route is 0.
Processing design graph takes 0.77 sec.
Total memory for routing:
	124.281740 M.
Total nets for routing : 15530.
Global Routing step 1 processed 0 nets, it takes 0.45 sec.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 33 nets, it takes 0.02 sec.
Unrouted nets 76 at the end of iteration 0.
Unrouted nets 59 at the end of iteration 1.
Unrouted nets 44 at the end of iteration 2.
Unrouted nets 29 at the end of iteration 3.
Unrouted nets 23 at the end of iteration 4.
Unrouted nets 20 at the end of iteration 5.
Unrouted nets 17 at the end of iteration 6.
Unrouted nets 15 at the end of iteration 7.
Unrouted nets 13 at the end of iteration 8.
Unrouted nets 9 at the end of iteration 9.
Unrouted nets 8 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 2 at the end of iteration 13.
Unrouted nets 2 at the end of iteration 14.
Unrouted nets 2 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 2 at the end of iteration 20.
Unrouted nets 0 at the end of iteration 21.
Global Routing step 2 processed 1229 nets, it takes 1.28 sec.
Unrouted nets 178 at the end of iteration 0.
Unrouted nets 104 at the end of iteration 1.
Unrouted nets 73 at the end of iteration 2.
Unrouted nets 61 at the end of iteration 3.
Unrouted nets 44 at the end of iteration 4.
Unrouted nets 48 at the end of iteration 5.
Unrouted nets 33 at the end of iteration 6.
Unrouted nets 28 at the end of iteration 7.
Unrouted nets 25 at the end of iteration 8.
Unrouted nets 24 at the end of iteration 9.
Unrouted nets 23 at the end of iteration 10.
Unrouted nets 29 at the end of iteration 11.
Unrouted nets 21 at the end of iteration 12.
Unrouted nets 19 at the end of iteration 13.
Unrouted nets 17 at the end of iteration 14.
Unrouted nets 15 at the end of iteration 15.
Unrouted nets 21 at the end of iteration 16.
Unrouted nets 20 at the end of iteration 17.
Unrouted nets 8 at the end of iteration 18.
Unrouted nets 8 at the end of iteration 19.
Unrouted nets 6 at the end of iteration 20.
Unrouted nets 5 at the end of iteration 21.
Unrouted nets 4 at the end of iteration 22.
Unrouted nets 4 at the end of iteration 23.
Unrouted nets 3 at the end of iteration 24.
Unrouted nets 3 at the end of iteration 25.
Unrouted nets 3 at the end of iteration 26.
Unrouted nets 2 at the end of iteration 27.
Unrouted nets 3 at the end of iteration 28.
Unrouted nets 7 at the end of iteration 29.
Unrouted nets 4 at the end of iteration 30.
Unrouted nets 5 at the end of iteration 31.
Unrouted nets 2 at the end of iteration 32.
Unrouted nets 2 at the end of iteration 33.
Unrouted nets 1 at the end of iteration 34.
Unrouted nets 0 at the end of iteration 35.
Global Routing step 3 processed 385 nets, it takes 4.95 sec.
Global routing takes 6.30 sec.
Total 18212 subnets.
    forward max bucket size 2811 , backward 395.
        Unrouted nets 11407 at the end of iteration 0.
    route iteration 0, CPU time elapsed 3.187500 sec.
    forward max bucket size 2151 , backward 248.
        Unrouted nets 9398 at the end of iteration 1.
    route iteration 1, CPU time elapsed 2.453125 sec.
    forward max bucket size 1774 , backward 275.
        Unrouted nets 8020 at the end of iteration 2.
    route iteration 2, CPU time elapsed 2.046875 sec.
    forward max bucket size 343 , backward 466.
        Unrouted nets 6931 at the end of iteration 3.
    route iteration 3, CPU time elapsed 1.593750 sec.
    forward max bucket size 832 , backward 509.
        Unrouted nets 6023 at the end of iteration 4.
    route iteration 4, CPU time elapsed 1.500000 sec.
    forward max bucket size 903 , backward 765.
        Unrouted nets 5291 at the end of iteration 5.
    route iteration 5, CPU time elapsed 1.156250 sec.
    forward max bucket size 1477 , backward 422.
        Unrouted nets 4574 at the end of iteration 6.
    route iteration 6, CPU time elapsed 1.093750 sec.
    forward max bucket size 722 , backward 574.
        Unrouted nets 3867 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.984375 sec.
    forward max bucket size 627 , backward 542.
        Unrouted nets 3239 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.906250 sec.
    forward max bucket size 988 , backward 629.
        Unrouted nets 2666 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.796875 sec.
    forward max bucket size 523 , backward 759.
        Unrouted nets 2222 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.656250 sec.
    forward max bucket size 1226 , backward 885.
        Unrouted nets 1894 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.640625 sec.
    forward max bucket size 706 , backward 918.
        Unrouted nets 1551 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.421875 sec.
    forward max bucket size 2565 , backward 691.
        Unrouted nets 1240 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.328125 sec.
    forward max bucket size 635 , backward 401.
        Unrouted nets 1017 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.453125 sec.
    forward max bucket size 812 , backward 399.
        Unrouted nets 827 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.250000 sec.
    forward max bucket size 903 , backward 276.
        Unrouted nets 728 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.234375 sec.
    forward max bucket size 311 , backward 467.
        Unrouted nets 596 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.187500 sec.
    forward max bucket size 282 , backward 440.
        Unrouted nets 493 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.171875 sec.
    forward max bucket size 133 , backward 214.
        Unrouted nets 405 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.140625 sec.
    forward max bucket size 399 , backward 314.
        Unrouted nets 317 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.109375 sec.
    forward max bucket size 145 , backward 245.
        Unrouted nets 293 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.125000 sec.
    forward max bucket size 97 , backward 133.
        Unrouted nets 255 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.109375 sec.
    forward max bucket size 188 , backward 212.
        Unrouted nets 222 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.093750 sec.
    forward max bucket size 137 , backward 164.
        Unrouted nets 223 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.093750 sec.
    forward max bucket size 82 , backward 103.
        Unrouted nets 171 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.078125 sec.
    forward max bucket size 73 , backward 223.
        Unrouted nets 161 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.078125 sec.
    forward max bucket size 79 , backward 47.
        Unrouted nets 118 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.062500 sec.
    forward max bucket size 69 , backward 52.
        Unrouted nets 86 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.062500 sec.
    forward max bucket size 80 , backward 103.
        Unrouted nets 51 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.046875 sec.
    forward max bucket size 31 , backward 44.
        Unrouted nets 35 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.062500 sec.
    forward max bucket size 23 , backward 101.
        Unrouted nets 26 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.046875 sec.
    forward max bucket size 31 , backward 33.
        Unrouted nets 31 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.046875 sec.
    forward max bucket size 37 , backward 31.
        Unrouted nets 27 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.046875 sec.
    forward max bucket size 29 , backward 516.
        Unrouted nets 22 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.046875 sec.
    forward max bucket size 44 , backward 57.
        Unrouted nets 29 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.031250 sec.
    forward max bucket size 32 , backward 47.
        Unrouted nets 23 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.046875 sec.
    forward max bucket size 32 , backward 52.
        Unrouted nets 18 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.062500 sec.
    forward max bucket size 28 , backward 62.
        Unrouted nets 8 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.031250 sec.
    forward max bucket size 22 , backward 22.
        Unrouted nets 6 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.046875 sec.
    forward max bucket size 24 , backward 33.
        Unrouted nets 2 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.046875 sec.
    forward max bucket size 26 , backward 29.
        Unrouted nets 2 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.015625 sec.
    forward max bucket size 10 , backward 4.
        Unrouted nets 0 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.046875 sec.
Detailed routing takes 42 iterations
Detailed routing takes 21.47 sec.
Start fix hold violation.
Build tmp routing results takes 0.14 sec.
Timing analysis takes 0.16 sec.
Hold violation fix iter 0 takes 1.22 sec, total_step_forward 6150.
Incremental timing analysis takes 0.12 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Incremental timing analysis takes 0.12 sec.
Hold violation fix iter 2 takes 0.00 sec, total_step_forward 0.
Incremental timing analysis takes 0.16 sec.
Hold violation fix iter 3 takes 0.00 sec, total_step_forward 0.
Incremental timing analysis takes 0.11 sec.
Hold violation fix iter 4 takes 0.00 sec, total_step_forward 0.
Incremental timing analysis takes 0.17 sec.
Hold violation fix iter 5 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 6 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 2.89 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.52 sec.
Used SRB routing arc is 165246.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 34.11 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 74       | 84            | 89                 
| Use of BKCL              | 4        | 4             | 100                
| Use of CLMA              | 1488     | 6450          | 24                 
|   FF                     | 4997     | 38700         | 13                 
|   LUT                    | 3801     | 25800         | 15                 
|   LUT-FF pairs           | 1841     | 25800         | 8                  
| Use of CLMS              | 1353     | 4250          | 32                 
|   FF                     | 866      | 25500         | 4                  
|   LUT                    | 3761     | 17000         | 23                 
|   LUT-FF pairs           | 284      | 17000         | 2                  
|   Distributed RAM        | 2818     | 17000         | 17                 
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 9.5      | 134           | 8                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 689      | 6672          | 11                 
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 71       | 296           | 24                 
|   IOBD                   | 17       | 64            | 27                 
|   IOBR_LR                | 2        | 7             | 29                 
|   IOBR_TB                | 2        | 8             | 25                 
|   IOBS_LR                | 36       | 161           | 23                 
|   IOBS_TB                | 14       | 56            | 25                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 71       | 400           | 18                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 2        | 5             | 40                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 6        | 30            | 20                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'signal_analyzer_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:1m:29s
Action pnr: CPU time elapsed is 0h:1m:20s
Action pnr: Process CPU time elapsed is 0h:1m:46s
Current time: Tue Oct 21 19:57:33 2025
Action pnr: Peak memory pool usage is 1,426 MB
