/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Thu Feb 20 15:33:52 2014
 *                 Full Compile MD5 Checksum 1766fea499add5f6ee91330ef96d35c5
 *                   (minus title and desc)
 *                 MD5 Checksum              4c358fb5b94802f03aec82d8df2c9afa
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 *
 ***************************************************************************/



/****************************************************************************
 ***************************************************************************/

#ifndef BCHP_AIF_MDAC_CAL_SAT_ANA_H__
#define BCHP_AIF_MDAC_CAL_SAT_ANA_H__

/***************************************************************************
 *AIF_MDAC_CAL_SAT_ANA - AIF MDAC CAL ANA WBADC Register Set
 ***************************************************************************/
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0     0x06a02000 /* adc0_cntl0 */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL1     0x06a02004 /* adc0_cntl1 */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL2     0x06a02008 /* adc0_cntl2 */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL3     0x06a0200c /* adc0_cntl3 */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL4     0x06a02010 /* adc0_cntl4 */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL5     0x06a02014 /* adc0_cntl5 */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL6     0x06a02018 /* adc0_cntl6 */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL7     0x06a0201c /* adc0_cntl7 */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL8     0x06a02020 /* adc0_cntl8 */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL9     0x06a02024 /* adc0_cntl9 */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL10    0x06a02028 /* adc0_cntl10 */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL11    0x06a0202c /* adc0_cntl11 */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL12    0x06a02030 /* adc0_cntl12 */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL13    0x06a02034 /* adc0_cntl13 */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL0      0x06a02038 /* pll_cntl0 */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL1      0x06a0203c /* pll_cntl1 */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL2      0x06a02040 /* pll_cntl2 */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL3      0x06a02044 /* pll_cntl3 */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL4      0x06a02048 /* pll_cntl4 */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL5      0x06a0204c /* pll_cntl5 */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL6      0x06a02050 /* pll_cntl6 */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL7      0x06a02054 /* pll_cntl7 */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_SYS_CNTL0      0x06a02058 /* sys_cntl0 */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_STAT       0x06a0205c /* pll_stat */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R00    0x06a02060 /* DPM_DAC_R00 */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R01    0x06a02064 /* DPM_DAC_R01 */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R02    0x06a02068 /* DPM_DAC_R02 */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R03    0x06a0206c /* DPM_DAC_R03 */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R04    0x06a02070 /* DPM_DAC_R04 */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R05    0x06a02074 /* DPM_DAC_R05 */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R06    0x06a02078 /* DPM_DAC_R06 */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R07    0x06a0207c /* DPM_DAC_R07 */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_CNTL       0x06a02080 /* DPM_CNTL */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_STAT_OUT0  0x06a02084 /* DPM_STAT_OUT0 */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_STAT_OUT1  0x06a02088 /* DPM_STAT_OUT1 */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_CLK_CTRL       0x06a0208c /* clk_ctrl */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_SW_SPARE0      0x06a02090 /* sw_spare0 */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_SW_SPARE1      0x06a02094 /* sw_spare1 */

/***************************************************************************
 *ADC0_CNTL0 - adc0_cntl0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL0 :: Reserved_i_adc_cntl0_31_24 [31:24] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_Reserved_i_adc_cntl0_31_24_MASK 0xff000000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_Reserved_i_adc_cntl0_31_24_SHIFT 24
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_Reserved_i_adc_cntl0_31_24_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL0 :: adccntl0opformat_23 [23:23] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_adccntl0opformat_23_MASK 0x00800000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_adccntl0opformat_23_SHIFT 23
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_adccntl0opformat_23_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL0 :: Flash_input_timing_adjust_control [22:22] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_Flash_input_timing_adjust_control_MASK 0x00400000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_Flash_input_timing_adjust_control_SHIFT 22
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_Flash_input_timing_adjust_control_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL0 :: MDAC3_input_timing_adjust_control [21:21] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_MDAC3_input_timing_adjust_control_MASK 0x00200000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_MDAC3_input_timing_adjust_control_SHIFT 21
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_MDAC3_input_timing_adjust_control_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL0 :: MDAC2_input_timing_adjust_control [20:20] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_MDAC2_input_timing_adjust_control_MASK 0x00100000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_MDAC2_input_timing_adjust_control_SHIFT 20
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_MDAC2_input_timing_adjust_control_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL0 :: RESERVED_MDAC1_input_timing_adjust_control [19:19] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_RESERVED_MDAC1_input_timing_adjust_control_MASK 0x00080000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_RESERVED_MDAC1_input_timing_adjust_control_SHIFT 19
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_RESERVED_MDAC1_input_timing_adjust_control_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL0 :: Flash_input_sampling_edge_selection [18:18] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_Flash_input_sampling_edge_selection_MASK 0x00040000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_Flash_input_sampling_edge_selection_SHIFT 18
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_Flash_input_sampling_edge_selection_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL0 :: MDAC3_input_sampling_edge_selection [17:17] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_MDAC3_input_sampling_edge_selection_MASK 0x00020000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_MDAC3_input_sampling_edge_selection_SHIFT 17
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_MDAC3_input_sampling_edge_selection_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL0 :: MDAC2_input_sampling_edge_selection [16:16] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_MDAC2_input_sampling_edge_selection_MASK 0x00010000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_MDAC2_input_sampling_edge_selection_SHIFT 16
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_MDAC2_input_sampling_edge_selection_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL0 :: RESERVED_MDAC1_input_sampling_edge_selection [15:15] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_RESERVED_MDAC1_input_sampling_edge_selection_MASK 0x00008000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_RESERVED_MDAC1_input_sampling_edge_selection_SHIFT 15
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_RESERVED_MDAC1_input_sampling_edge_selection_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL0 :: Saturation_bypass [14:14] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_Saturation_bypass_MASK 0x00004000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_Saturation_bypass_SHIFT 14
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_Saturation_bypass_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL0 :: adccntl0opformat_13 [13:13] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_adccntl0opformat_13_MASK 0x00002000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_adccntl0opformat_13_SHIFT 13
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_adccntl0opformat_13_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL0 :: enable [12:12] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_enable_MASK           0x00001000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_enable_SHIFT          12
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_enable_DEFAULT        0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL0 :: Invert_half_speed_output_clock_phase [11:11] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_Invert_half_speed_output_clock_phase_MASK 0x00000800
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_Invert_half_speed_output_clock_phase_SHIFT 11
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_Invert_half_speed_output_clock_phase_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL0 :: LSFR_MODE [10:10] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_LSFR_MODE_MASK        0x00000400
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_LSFR_MODE_SHIFT       10
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_LSFR_MODE_DEFAULT     0x00000001

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL0 :: adccntl0opformat_9 [09:09] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_adccntl0opformat_9_MASK 0x00000200
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_adccntl0opformat_9_SHIFT 9
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_adccntl0opformat_9_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL0 :: adccntl0opformat_8 [08:08] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_adccntl0opformat_8_MASK 0x00000100
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_adccntl0opformat_8_SHIFT 8
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_adccntl0opformat_8_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL0 :: Reserved_i_adc_cntl0_7 [07:07] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_Reserved_i_adc_cntl0_7_MASK 0x00000080
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_Reserved_i_adc_cntl0_7_SHIFT 7
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_Reserved_i_adc_cntl0_7_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL0 :: Reserved_i_adc_cntl0_6_4 [06:04] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_Reserved_i_adc_cntl0_6_4_MASK 0x00000070
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_Reserved_i_adc_cntl0_6_4_SHIFT 4
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_Reserved_i_adc_cntl0_6_4_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL0 :: Data_mask_control [03:02] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_Data_mask_control_MASK 0x0000000c
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_Data_mask_control_SHIFT 2
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_Data_mask_control_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL0 :: Output_data_format [01:01] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_Output_data_format_MASK 0x00000002
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_Output_data_format_SHIFT 1
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_Output_data_format_DEFAULT 0x00000001

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL0 :: Invert_full_speed_output_clock_phase [00:00] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_Invert_full_speed_output_clock_phase_MASK 0x00000001
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_Invert_full_speed_output_clock_phase_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL0_Invert_full_speed_output_clock_phase_DEFAULT 0x00000000

/***************************************************************************
 *ADC0_CNTL1 - adc0_cntl1
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL1 :: LDO_current [31:30] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL1_LDO_current_MASK      0xc0000000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL1_LDO_current_SHIFT     30
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL1_LDO_current_DEFAULT   0x00000001

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL1 :: LDO_ref_current [29:27] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL1_LDO_ref_current_MASK  0x38000000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL1_LDO_ref_current_SHIFT 27
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL1_LDO_ref_current_DEFAULT 0x00000003

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL1 :: REFGEN_ref_current [26:24] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL1_REFGEN_ref_current_MASK 0x07000000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL1_REFGEN_ref_current_SHIFT 24
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL1_REFGEN_ref_current_DEFAULT 0x00000003

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL1 :: LDO_common_mode [23:21] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL1_LDO_common_mode_MASK  0x00e00000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL1_LDO_common_mode_SHIFT 21
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL1_LDO_common_mode_DEFAULT 0x00000002

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL1 :: LDO_amplitude [20:17] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL1_LDO_amplitude_MASK    0x001e0000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL1_LDO_amplitude_SHIFT   17
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL1_LDO_amplitude_DEFAULT 0x00000004

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL1 :: BUFFER_input_common_mode [16:15] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL1_BUFFER_input_common_mode_MASK 0x00018000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL1_BUFFER_input_common_mode_SHIFT 15
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL1_BUFFER_input_common_mode_DEFAULT 0x00000002

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL1 :: Full_scale [14:11] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL1_Full_scale_MASK       0x00007800
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL1_Full_scale_SHIFT      11
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL1_Full_scale_DEFAULT    0x00000004

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL1 :: AMP_output_common_mode [10:08] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL1_AMP_output_common_mode_MASK 0x00000700
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL1_AMP_output_common_mode_SHIFT 8
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL1_AMP_output_common_mode_DEFAULT 0x00000002

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL1 :: Ext_R_based_current_control [07:04] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL1_Ext_R_based_current_control_MASK 0x000000f0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL1_Ext_R_based_current_control_SHIFT 4
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL1_Ext_R_based_current_control_DEFAULT 0x00000008

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL1 :: BG_V_control [03:02] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL1_BG_V_control_MASK     0x0000000c
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL1_BG_V_control_SHIFT    2
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL1_BG_V_control_DEFAULT  0x00000001

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL1 :: BG_R_control [01:00] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL1_BG_R_control_MASK     0x00000003
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL1_BG_R_control_SHIFT    0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL1_BG_R_control_DEFAULT  0x00000001

/***************************************************************************
 *ADC0_CNTL2 - adc0_cntl2
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL2 :: FLASH6_current [31:30] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL2_FLASH6_current_MASK   0xc0000000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL2_FLASH6_current_SHIFT  30
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL2_FLASH6_current_DEFAULT 0x00000001

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL2 :: MDAC3_FLASH3_current [29:28] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL2_MDAC3_FLASH3_current_MASK 0x30000000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL2_MDAC3_FLASH3_current_SHIFT 28
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL2_MDAC3_FLASH3_current_DEFAULT 0x00000001

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL2 :: MDAC2_FLASH3_current [27:26] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL2_MDAC2_FLASH3_current_MASK 0x0c000000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL2_MDAC2_FLASH3_current_SHIFT 26
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL2_MDAC2_FLASH3_current_DEFAULT 0x00000001

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL2 :: RFFE_bias_current1x50u [25:24] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL2_RFFE_bias_current1x50u_MASK 0x03000000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL2_RFFE_bias_current1x50u_SHIFT 24
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL2_RFFE_bias_current1x50u_DEFAULT 0x00000001

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL2 :: BUFFER_gb_current [23:22] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL2_BUFFER_gb_current_MASK 0x00c00000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL2_BUFFER_gb_current_SHIFT 22
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL2_BUFFER_gb_current_DEFAULT 0x00000001

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL2 :: REFBUF_current [21:20] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL2_REFBUF_current_MASK   0x00300000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL2_REFBUF_current_SHIFT  20
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL2_REFBUF_current_DEFAULT 0x00000001

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL2 :: REFGEN_current [19:18] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL2_REFGEN_current_MASK   0x000c0000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL2_REFGEN_current_SHIFT  18
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL2_REFGEN_current_DEFAULT 0x00000001

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL2 :: AMP_cascode_current [17:15] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL2_AMP_cascode_current_MASK 0x00038000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL2_AMP_cascode_current_SHIFT 15
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL2_AMP_cascode_current_DEFAULT 0x00000004

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL2 :: MDAC3_AMP_current [14:12] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL2_MDAC3_AMP_current_MASK 0x00007000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL2_MDAC3_AMP_current_SHIFT 12
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL2_MDAC3_AMP_current_DEFAULT 0x00000004

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL2 :: MDAC2_AMP_current [11:09] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL2_MDAC2_AMP_current_MASK 0x00000e00
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL2_MDAC2_AMP_current_SHIFT 9
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL2_MDAC2_AMP_current_DEFAULT 0x00000004

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL2 :: CALDAC_biascurrent [08:06] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL2_CALDAC_biascurrent_MASK 0x000001c0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL2_CALDAC_biascurrent_SHIFT 6
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL2_CALDAC_biascurrent_DEFAULT 0x00000004

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL2 :: SHA_AMP_current [05:03] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL2_SHA_AMP_current_MASK  0x00000038
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL2_SHA_AMP_current_SHIFT 3
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL2_SHA_AMP_current_DEFAULT 0x00000004

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL2 :: BUFFER_current [02:00] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL2_BUFFER_current_MASK   0x00000007
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL2_BUFFER_current_SHIFT  0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL2_BUFFER_current_DEFAULT 0x00000004

/***************************************************************************
 *ADC0_CNTL3 - adc0_cntl3
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL3 :: Reserved_i_adc_cntl3_31 [31:31] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL3_Reserved_i_adc_cntl3_31_MASK 0x80000000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL3_Reserved_i_adc_cntl3_31_SHIFT 31
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL3_Reserved_i_adc_cntl3_31_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL3 :: BG_fast_start [30:30] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL3_BG_fast_start_MASK    0x40000000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL3_BG_fast_start_SHIFT   30
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL3_BG_fast_start_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL3 :: RFFE_bias_current2x50u [29:28] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL3_RFFE_bias_current2x50u_MASK 0x30000000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL3_RFFE_bias_current2x50u_SHIFT 28
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL3_RFFE_bias_current2x50u_DEFAULT 0x00000001

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL3 :: REFBUF_output_current [27:26] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL3_REFBUF_output_current_MASK 0x0c000000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL3_REFBUF_output_current_SHIFT 26
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL3_REFBUF_output_current_DEFAULT 0x00000001

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL3 :: FLASH6_bias [25:20] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL3_FLASH6_bias_MASK      0x03f00000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL3_FLASH6_bias_SHIFT     20
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL3_FLASH6_bias_DEFAULT   0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL3 :: FLASH3_bias [19:16] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL3_FLASH3_bias_MASK      0x000f0000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL3_FLASH3_bias_SHIFT     16
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL3_FLASH3_bias_DEFAULT   0x00000001

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL3 :: AMP_cascode_bias [15:14] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL3_AMP_cascode_bias_MASK 0x0000c000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL3_AMP_cascode_bias_SHIFT 14
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL3_AMP_cascode_bias_DEFAULT 0x00000001

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL3 :: MDAC3_AMP_bias [13:11] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL3_MDAC3_AMP_bias_MASK   0x00003800
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL3_MDAC3_AMP_bias_SHIFT  11
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL3_MDAC3_AMP_bias_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL3 :: MDAC2_AMP_bias [10:08] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL3_MDAC2_AMP_bias_MASK   0x00000700
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL3_MDAC2_AMP_bias_SHIFT  8
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL3_MDAC2_AMP_bias_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL3 :: RESERVED_MDAC1_AMP_bias [07:05] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL3_RESERVED_MDAC1_AMP_bias_MASK 0x000000e0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL3_RESERVED_MDAC1_AMP_bias_SHIFT 5
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL3_RESERVED_MDAC1_AMP_bias_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL3 :: SHA_AMP_bias [04:02] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL3_SHA_AMP_bias_MASK     0x0000001c
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL3_SHA_AMP_bias_SHIFT    2
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL3_SHA_AMP_bias_DEFAULT  0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL3 :: BUFFER_bias [01:00] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL3_BUFFER_bias_MASK      0x00000003
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL3_BUFFER_bias_SHIFT     0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL3_BUFFER_bias_DEFAULT   0x00000000

/***************************************************************************
 *ADC0_CNTL4 - adc0_cntl4
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL4 :: Test_mux_select [31:28] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL4_Test_mux_select_MASK  0xf0000000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL4_Test_mux_select_SHIFT 28
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL4_Test_mux_select_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL4 :: RESERVED_cntl_27_25 [27:25] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL4_RESERVED_cntl_27_25_MASK 0x0e000000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL4_RESERVED_cntl_27_25_SHIFT 25
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL4_RESERVED_cntl_27_25_DEFAULT 0x00000003

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL4 :: CALDAC_data_sync [24:24] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL4_CALDAC_data_sync_MASK 0x01000000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL4_CALDAC_data_sync_SHIFT 24
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL4_CALDAC_data_sync_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL4 :: CALDAC_clock_divide [23:21] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL4_CALDAC_clock_divide_MASK 0x00e00000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL4_CALDAC_clock_divide_SHIFT 21
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL4_CALDAC_clock_divide_DEFAULT 0x00000007

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL4 :: CALDAC_clock_phase [20:20] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL4_CALDAC_clock_phase_MASK 0x00100000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL4_CALDAC_clock_phase_SHIFT 20
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL4_CALDAC_clock_phase_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL4 :: CALDAC_data_shuffle [19:19] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL4_CALDAC_data_shuffle_MASK 0x00080000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL4_CALDAC_data_shuffle_SHIFT 19
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL4_CALDAC_data_shuffle_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL4 :: FLASH6_timing_control [18:15] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL4_FLASH6_timing_control_MASK 0x00078000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL4_FLASH6_timing_control_SHIFT 15
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL4_FLASH6_timing_control_DEFAULT 0x00000003

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL4 :: MDAC3_FLASH3_timing_control [14:12] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL4_MDAC3_FLASH3_timing_control_MASK 0x00007000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL4_MDAC3_FLASH3_timing_control_SHIFT 12
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL4_MDAC3_FLASH3_timing_control_DEFAULT 0x00000003

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL4 :: MDAC2_FLASH3_timing_control [11:09] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL4_MDAC2_FLASH3_timing_control_MASK 0x00000e00
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL4_MDAC2_FLASH3_timing_control_SHIFT 9
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL4_MDAC2_FLASH3_timing_control_DEFAULT 0x00000003

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL4 :: RESERVED_MDAC1_FLASH3_timing_control [08:06] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL4_RESERVED_MDAC1_FLASH3_timing_control_MASK 0x000001c0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL4_RESERVED_MDAC1_FLASH3_timing_control_SHIFT 6
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL4_RESERVED_MDAC1_FLASH3_timing_control_DEFAULT 0x00000003

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL4 :: Non_overlap_time [05:03] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL4_Non_overlap_time_MASK 0x00000038
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL4_Non_overlap_time_SHIFT 3
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL4_Non_overlap_time_DEFAULT 0x00000004

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL4 :: SHA_sampling_mode [02:01] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL4_SHA_sampling_mode_MASK 0x00000006
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL4_SHA_sampling_mode_SHIFT 1
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL4_SHA_sampling_mode_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL4 :: Clock_level_shifter_mode [00:00] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL4_Clock_level_shifter_mode_MASK 0x00000001
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL4_Clock_level_shifter_mode_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL4_Clock_level_shifter_mode_DEFAULT 0x00000000

/***************************************************************************
 *ADC0_CNTL5 - adc0_cntl5
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL5 :: Slice0_Digisum_phaseSelMSB [31:31] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL5_Slice0_Digisum_phaseSelMSB_MASK 0x80000000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL5_Slice0_Digisum_phaseSelMSB_SHIFT 31
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL5_Slice0_Digisum_phaseSelMSB_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL5 :: Slice0_Digisum_sawcnt_inc [30:29] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL5_Slice0_Digisum_sawcnt_inc_MASK 0x60000000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL5_Slice0_Digisum_sawcnt_inc_SHIFT 29
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL5_Slice0_Digisum_sawcnt_inc_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL5 :: Slice0_Delay_decoder_control [28:26] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL5_Slice0_Delay_decoder_control_MASK 0x1c000000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL5_Slice0_Delay_decoder_control_SHIFT 26
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL5_Slice0_Delay_decoder_control_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL5 :: Slice0_Pong_delay_range [25:23] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL5_Slice0_Pong_delay_range_MASK 0x03800000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL5_Slice0_Pong_delay_range_SHIFT 23
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL5_Slice0_Pong_delay_range_DEFAULT 0x00000004

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL5 :: Slice0_Pong_delay [22:16] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL5_Slice0_Pong_delay_MASK 0x007f0000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL5_Slice0_Pong_delay_SHIFT 16
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL5_Slice0_Pong_delay_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL5 :: Slice0_Ping_delay_range [15:13] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL5_Slice0_Ping_delay_range_MASK 0x0000e000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL5_Slice0_Ping_delay_range_SHIFT 13
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL5_Slice0_Ping_delay_range_DEFAULT 0x00000004

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL5 :: Slice0_Ping_delay [12:06] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL5_Slice0_Ping_delay_MASK 0x00001fc0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL5_Slice0_Ping_delay_SHIFT 6
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL5_Slice0_Ping_delay_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL5 :: Slice0_Phase [05:03] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL5_Slice0_Phase_MASK     0x00000038
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL5_Slice0_Phase_SHIFT    3
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL5_Slice0_Phase_DEFAULT  0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL5 :: Slice0_Clock_rate [02:00] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL5_Slice0_Clock_rate_MASK 0x00000007
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL5_Slice0_Clock_rate_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL5_Slice0_Clock_rate_DEFAULT 0x00000000

/***************************************************************************
 *ADC0_CNTL6 - adc0_cntl6
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL6 :: Slice0_MDAC2_calibration [31:16] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL6_Slice0_MDAC2_calibration_MASK 0xffff0000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL6_Slice0_MDAC2_calibration_SHIFT 16
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL6_Slice0_MDAC2_calibration_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL6 :: RESERVED_Slice0_MDAC1_calibration [15:00] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL6_RESERVED_Slice0_MDAC1_calibration_MASK 0x0000ffff
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL6_RESERVED_Slice0_MDAC1_calibration_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL6_RESERVED_Slice0_MDAC1_calibration_DEFAULT 0x00000000

/***************************************************************************
 *ADC0_CNTL7 - adc0_cntl7
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL7 :: Reserved_i_adc_cntl7_31_30 [31:30] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL7_Reserved_i_adc_cntl7_31_30_MASK 0xc0000000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL7_Reserved_i_adc_cntl7_31_30_SHIFT 30
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL7_Reserved_i_adc_cntl7_31_30_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL7 :: Slice0_Test_enable [29:29] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL7_Slice0_Test_enable_MASK 0x20000000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL7_Slice0_Test_enable_SHIFT 29
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL7_Slice0_Test_enable_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL7 :: Slice0_CALDAC_enable [28:28] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL7_Slice0_CALDAC_enable_MASK 0x10000000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL7_Slice0_CALDAC_enable_SHIFT 28
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL7_Slice0_CALDAC_enable_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL7 :: Slice0_CALDAC_data [27:18] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL7_Slice0_CALDAC_data_MASK 0x0ffc0000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL7_Slice0_CALDAC_data_SHIFT 18
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL7_Slice0_CALDAC_data_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL7 :: Slice0_BUFFER_sleep_control [17:16] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL7_Slice0_BUFFER_sleep_control_MASK 0x00030000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL7_Slice0_BUFFER_sleep_control_SHIFT 16
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL7_Slice0_BUFFER_sleep_control_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL7 :: Slice0_MDAC3_calibration [15:00] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL7_Slice0_MDAC3_calibration_MASK 0x0000ffff
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL7_Slice0_MDAC3_calibration_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL7_Slice0_MDAC3_calibration_DEFAULT 0x00000000

/***************************************************************************
 *ADC0_CNTL8 - adc0_cntl8
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL8 :: Slice1_Digisum_phaseSelMSB [31:31] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL8_Slice1_Digisum_phaseSelMSB_MASK 0x80000000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL8_Slice1_Digisum_phaseSelMSB_SHIFT 31
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL8_Slice1_Digisum_phaseSelMSB_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL8 :: Slice1_Digisum_sawcnt_inc [30:29] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL8_Slice1_Digisum_sawcnt_inc_MASK 0x60000000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL8_Slice1_Digisum_sawcnt_inc_SHIFT 29
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL8_Slice1_Digisum_sawcnt_inc_DEFAULT 0x00000001

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL8 :: Slice1_Delay_decoder_control [28:26] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL8_Slice1_Delay_decoder_control_MASK 0x1c000000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL8_Slice1_Delay_decoder_control_SHIFT 26
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL8_Slice1_Delay_decoder_control_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL8 :: Slice1_Pong_delay_range [25:23] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL8_Slice1_Pong_delay_range_MASK 0x03800000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL8_Slice1_Pong_delay_range_SHIFT 23
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL8_Slice1_Pong_delay_range_DEFAULT 0x00000004

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL8 :: Slice1_Pong_delay [22:16] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL8_Slice1_Pong_delay_MASK 0x007f0000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL8_Slice1_Pong_delay_SHIFT 16
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL8_Slice1_Pong_delay_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL8 :: Slice1_Ping_delay_range [15:13] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL8_Slice1_Ping_delay_range_MASK 0x0000e000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL8_Slice1_Ping_delay_range_SHIFT 13
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL8_Slice1_Ping_delay_range_DEFAULT 0x00000004

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL8 :: Slice1_Ping_delay [12:06] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL8_Slice1_Ping_delay_MASK 0x00001fc0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL8_Slice1_Ping_delay_SHIFT 6
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL8_Slice1_Ping_delay_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL8 :: Slice1_Phase [05:03] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL8_Slice1_Phase_MASK     0x00000038
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL8_Slice1_Phase_SHIFT    3
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL8_Slice1_Phase_DEFAULT  0x00000001

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL8 :: Slice1_Clock_rate [02:00] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL8_Slice1_Clock_rate_MASK 0x00000007
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL8_Slice1_Clock_rate_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL8_Slice1_Clock_rate_DEFAULT 0x00000000

/***************************************************************************
 *ADC0_CNTL9 - adc0_cntl9
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL9 :: Slice1_MDAC2_calibration_31_16 [31:16] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL9_Slice1_MDAC2_calibration_31_16_MASK 0xffff0000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL9_Slice1_MDAC2_calibration_31_16_SHIFT 16
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL9_Slice1_MDAC2_calibration_31_16_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL9 :: RESERVED_Slice1_MDAC1_calibration_15_0 [15:00] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL9_RESERVED_Slice1_MDAC1_calibration_15_0_MASK 0x0000ffff
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL9_RESERVED_Slice1_MDAC1_calibration_15_0_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL9_RESERVED_Slice1_MDAC1_calibration_15_0_DEFAULT 0x00000000

/***************************************************************************
 *ADC0_CNTL10 - adc0_cntl10
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL10 :: Reserved_i_adc_cntl10_31_30 [31:30] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL10_Reserved_i_adc_cntl10_31_30_MASK 0xc0000000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL10_Reserved_i_adc_cntl10_31_30_SHIFT 30
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL10_Reserved_i_adc_cntl10_31_30_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL10 :: Slice1_Test_enable [29:29] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL10_Slice1_Test_enable_MASK 0x20000000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL10_Slice1_Test_enable_SHIFT 29
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL10_Slice1_Test_enable_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL10 :: Slice1_CALDAC_enable [28:28] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL10_Slice1_CALDAC_enable_MASK 0x10000000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL10_Slice1_CALDAC_enable_SHIFT 28
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL10_Slice1_CALDAC_enable_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL10 :: Slice1_CALDAC_data [27:18] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL10_Slice1_CALDAC_data_MASK 0x0ffc0000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL10_Slice1_CALDAC_data_SHIFT 18
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL10_Slice1_CALDAC_data_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL10 :: Slice1_BUFFER_sleep_control [17:16] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL10_Slice1_BUFFER_sleep_control_MASK 0x00030000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL10_Slice1_BUFFER_sleep_control_SHIFT 16
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL10_Slice1_BUFFER_sleep_control_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL10 :: Slice1_MDAC3_calibration [15:00] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL10_Slice1_MDAC3_calibration_MASK 0x0000ffff
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL10_Slice1_MDAC3_calibration_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL10_Slice1_MDAC3_calibration_DEFAULT 0x00000000

/***************************************************************************
 *ADC0_CNTL11 - adc0_cntl11
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL11 :: CALDAC_CM_CNTL [31:28] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL11_CALDAC_CM_CNTL_MASK  0xf0000000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL11_CALDAC_CM_CNTL_SHIFT 28
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL11_CALDAC_CM_CNTL_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL11 :: PS_shift [27:27] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL11_PS_shift_MASK        0x08000000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL11_PS_shift_SHIFT       27
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL11_PS_shift_DEFAULT     0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL11 :: PS_resetb [26:26] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL11_PS_resetb_MASK       0x04000000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL11_PS_resetb_SHIFT      26
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL11_PS_resetb_DEFAULT    0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL11 :: RESERVED_cntl11_25_8 [25:08] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL11_RESERVED_cntl11_25_8_MASK 0x03ffff00
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL11_RESERVED_cntl11_25_8_SHIFT 8
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL11_RESERVED_cntl11_25_8_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL11 :: dutyp_cntl11_7_5 [07:05] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL11_dutyp_cntl11_7_5_MASK 0x000000e0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL11_dutyp_cntl11_7_5_SHIFT 5
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL11_dutyp_cntl11_7_5_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL11 :: dutyn_cntl11_4_2 [04:02] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL11_dutyn_cntl11_4_2_MASK 0x0000001c
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL11_dutyn_cntl11_4_2_SHIFT 2
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL11_dutyn_cntl11_4_2_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL11 :: Duty_invout_cntl11_1_1 [01:01] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL11_Duty_invout_cntl11_1_1_MASK 0x00000002
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL11_Duty_invout_cntl11_1_1_SHIFT 1
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL11_Duty_invout_cntl11_1_1_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL11 :: Duty_invin_cntl11_0_0 [00:00] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL11_Duty_invin_cntl11_0_0_MASK 0x00000001
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL11_Duty_invin_cntl11_0_0_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL11_Duty_invin_cntl11_0_0_DEFAULT 0x00000000

/***************************************************************************
 *ADC0_CNTL12 - adc0_cntl12
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL12 :: RESERVED_CNTL12_31_30 [31:30] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL12_RESERVED_CNTL12_31_30_MASK 0xc0000000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL12_RESERVED_CNTL12_31_30_SHIFT 30
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL12_RESERVED_CNTL12_31_30_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL12 :: Sampler_test_bus_cntl [29:23] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL12_Sampler_test_bus_cntl_MASK 0x3f800000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL12_Sampler_test_bus_cntl_SHIFT 23
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL12_Sampler_test_bus_cntl_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL12 :: ADC_CLKGEN_DLY_CNTL4 [22:18] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL12_ADC_CLKGEN_DLY_CNTL4_MASK 0x007c0000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL12_ADC_CLKGEN_DLY_CNTL4_SHIFT 18
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL12_ADC_CLKGEN_DLY_CNTL4_DEFAULT 0x00000001

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL12 :: ADC_CLKGEN_DLY_CNTL3 [17:13] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL12_ADC_CLKGEN_DLY_CNTL3_MASK 0x0003e000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL12_ADC_CLKGEN_DLY_CNTL3_SHIFT 13
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL12_ADC_CLKGEN_DLY_CNTL3_DEFAULT 0x00000001

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL12 :: ADC_CLKGEN_DLY_CNTL2 [12:08] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL12_ADC_CLKGEN_DLY_CNTL2_MASK 0x00001f00
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL12_ADC_CLKGEN_DLY_CNTL2_SHIFT 8
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL12_ADC_CLKGEN_DLY_CNTL2_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL12 :: ADC_CLKGEN_DLY_CNTL1 [07:03] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL12_ADC_CLKGEN_DLY_CNTL1_MASK 0x000000f8
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL12_ADC_CLKGEN_DLY_CNTL1_SHIFT 3
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL12_ADC_CLKGEN_DLY_CNTL1_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL12 :: ADC_CLKGEN_TNOV_CNTL [02:00] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL12_ADC_CLKGEN_TNOV_CNTL_MASK 0x00000007
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL12_ADC_CLKGEN_TNOV_CNTL_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL12_ADC_CLKGEN_TNOV_CNTL_DEFAULT 0x00000003

/***************************************************************************
 *ADC0_CNTL13 - adc0_cntl13
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_ANA :: ADC0_CNTL13 :: RESERVED_CNTL13_31_0 [31:00] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL13_RESERVED_CNTL13_31_0_MASK 0xffffffff
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL13_RESERVED_CNTL13_31_0_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_ADC0_CNTL13_RESERVED_CNTL13_31_0_DEFAULT 0x00000000

/***************************************************************************
 *PLL_CNTL0 - pll_cntl0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_ANA :: PLL_CNTL0 :: Reserved_i_pll_cntl0_31_23 [31:23] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL0_Reserved_i_pll_cntl0_31_23_MASK 0xff800000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL0_Reserved_i_pll_cntl0_31_23_SHIFT 23
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL0_Reserved_i_pll_cntl0_31_23_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: PLL_CNTL0 :: pll_test_enable [22:22] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL0_pll_test_enable_MASK   0x00400000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL0_pll_test_enable_SHIFT  22
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL0_pll_test_enable_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: PLL_CNTL0 :: pll_pdiv_4b [21:18] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL0_pll_pdiv_4b_MASK       0x003c0000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL0_pll_pdiv_4b_SHIFT      18
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL0_pll_pdiv_4b_DEFAULT    0x00000001

/* AIF_MDAC_CAL_SAT_ANA :: PLL_CNTL0 :: pll_test_sel_3b [17:15] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL0_pll_test_sel_3b_MASK   0x00038000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL0_pll_test_sel_3b_SHIFT  15
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL0_pll_test_sel_3b_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: PLL_CNTL0 :: pll_output_sel_3b [14:12] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL0_pll_output_sel_3b_MASK 0x00007000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL0_pll_output_sel_3b_SHIFT 12
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL0_pll_output_sel_3b_DEFAULT 0x00000001

/* AIF_MDAC_CAL_SAT_ANA :: PLL_CNTL0 :: pll_kp_4b [11:08] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL0_pll_kp_4b_MASK         0x00000f00
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL0_pll_kp_4b_SHIFT        8
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL0_pll_kp_4b_DEFAULT      0x00000006

/* AIF_MDAC_CAL_SAT_ANA :: PLL_CNTL0 :: Reserved_i_pll_cntl0_7 [07:07] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL0_Reserved_i_pll_cntl0_7_MASK 0x00000080
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL0_Reserved_i_pll_cntl0_7_SHIFT 7
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL0_Reserved_i_pll_cntl0_7_DEFAULT 0x00000001

/* AIF_MDAC_CAL_SAT_ANA :: PLL_CNTL0 :: pll_ki_3b [06:04] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL0_pll_ki_3b_MASK         0x00000070
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL0_pll_ki_3b_SHIFT        4
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL0_pll_ki_3b_DEFAULT      0x00000002

/* AIF_MDAC_CAL_SAT_ANA :: PLL_CNTL0 :: Reserved_i_pll_cntl0_3_1 [03:01] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL0_Reserved_i_pll_cntl0_3_1_MASK 0x0000000e
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL0_Reserved_i_pll_cntl0_3_1_SHIFT 1
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL0_Reserved_i_pll_cntl0_3_1_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: PLL_CNTL0 :: pll_refclk_sel [00:00] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL0_pll_refclk_sel_MASK    0x00000001
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL0_pll_refclk_sel_SHIFT   0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL0_pll_refclk_sel_DEFAULT 0x00000001

/***************************************************************************
 *PLL_CNTL1 - pll_cntl1
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_ANA :: PLL_CNTL1 :: Reserved_i_pll_cntl1_31_30 [31:30] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL1_Reserved_i_pll_cntl1_31_30_MASK 0xc0000000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL1_Reserved_i_pll_cntl1_31_30_SHIFT 30
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL1_Reserved_i_pll_cntl1_31_30_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: PLL_CNTL1 :: Reserved_i_pll_cntl1_29_10 [29:10] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL1_Reserved_i_pll_cntl1_29_10_MASK 0x3ffffc00
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL1_Reserved_i_pll_cntl1_29_10_SHIFT 10
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL1_Reserved_i_pll_cntl1_29_10_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: PLL_CNTL1 :: pll_ndiv_int_10b [09:00] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL1_pll_ndiv_int_10b_MASK  0x000003ff
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL1_pll_ndiv_int_10b_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL1_pll_ndiv_int_10b_DEFAULT 0x00000030

/***************************************************************************
 *PLL_CNTL2 - pll_cntl2
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_ANA :: PLL_CNTL2 :: pll_ctrl_lsb_32b [31:00] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL2_pll_ctrl_lsb_32b_MASK  0xffffffff
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL2_pll_ctrl_lsb_32b_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL2_pll_ctrl_lsb_32b_DEFAULT 0x02040000

/***************************************************************************
 *PLL_CNTL3 - pll_cntl3
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_ANA :: PLL_CNTL3 :: pll_ctrl_msb_32b [31:00] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL3_pll_ctrl_msb_32b_MASK  0xffffffff
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL3_pll_ctrl_msb_32b_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL3_pll_ctrl_msb_32b_DEFAULT 0x00000100

/***************************************************************************
 *PLL_CNTL4 - pll_cntl4
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_ANA :: PLL_CNTL4 :: Reserved_i_pll_cntl4_31_16 [31:16] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL4_Reserved_i_pll_cntl4_31_16_MASK 0xffff0000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL4_Reserved_i_pll_cntl4_31_16_SHIFT 16
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL4_Reserved_i_pll_cntl4_31_16_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: PLL_CNTL4 :: Reserved_i_pll_cntl4_15_6 [15:06] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL4_Reserved_i_pll_cntl4_15_6_MASK 0x0000ffc0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL4_Reserved_i_pll_cntl4_15_6_SHIFT 6
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL4_Reserved_i_pll_cntl4_15_6_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: PLL_CNTL4 :: pll_ldo_ctrl_6b [05:00] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL4_pll_ldo_ctrl_6b_MASK   0x0000003f
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL4_pll_ldo_ctrl_6b_SHIFT  0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL4_pll_ldo_ctrl_6b_DEFAULT 0x00000000

/***************************************************************************
 *PLL_CNTL5 - pll_cntl5
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_ANA :: PLL_CNTL5 :: Reserved_i_pll_cntl5_31_25 [31:25] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL5_Reserved_i_pll_cntl5_31_25_MASK 0xfe000000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL5_Reserved_i_pll_cntl5_31_25_SHIFT 25
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL5_Reserved_i_pll_cntl5_31_25_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: PLL_CNTL5 :: pll_mdel_ch_6b [24:19] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL5_pll_mdel_ch_6b_MASK    0x01f80000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL5_pll_mdel_ch_6b_SHIFT   19
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL5_pll_mdel_ch_6b_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: PLL_CNTL5 :: pll_byp_en_ch_6b [18:13] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL5_pll_byp_en_ch_6b_MASK  0x0007e000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL5_pll_byp_en_ch_6b_SHIFT 13
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL5_pll_byp_en_ch_6b_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: PLL_CNTL5 :: pll_hold_ch_all [12:12] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL5_pll_hold_ch_all_MASK   0x00001000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL5_pll_hold_ch_all_SHIFT  12
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL5_pll_hold_ch_all_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: PLL_CNTL5 :: pll_hold_ch_6b [11:06] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL5_pll_hold_ch_6b_MASK    0x00000fc0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL5_pll_hold_ch_6b_SHIFT   6
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL5_pll_hold_ch_6b_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: PLL_CNTL5 :: pll_enableb_ch_6b [05:00] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL5_pll_enableb_ch_6b_MASK 0x0000003f
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL5_pll_enableb_ch_6b_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL5_pll_enableb_ch_6b_DEFAULT 0x00000000

/***************************************************************************
 *PLL_CNTL6 - pll_cntl6
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_ANA :: PLL_CNTL6 :: pll_ch3_mdiv_8b [31:24] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL6_pll_ch3_mdiv_8b_MASK   0xff000000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL6_pll_ch3_mdiv_8b_SHIFT  24
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL6_pll_ch3_mdiv_8b_DEFAULT 0x00000008

/* AIF_MDAC_CAL_SAT_ANA :: PLL_CNTL6 :: pll_ch2_mdiv_8b [23:16] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL6_pll_ch2_mdiv_8b_MASK   0x00ff0000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL6_pll_ch2_mdiv_8b_SHIFT  16
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL6_pll_ch2_mdiv_8b_DEFAULT 0x00000008

/* AIF_MDAC_CAL_SAT_ANA :: PLL_CNTL6 :: pll_ch1_mdiv_8b [15:08] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL6_pll_ch1_mdiv_8b_MASK   0x0000ff00
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL6_pll_ch1_mdiv_8b_SHIFT  8
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL6_pll_ch1_mdiv_8b_DEFAULT 0x00000008

/* AIF_MDAC_CAL_SAT_ANA :: PLL_CNTL6 :: pll_ch0_mdiv_8b [07:00] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL6_pll_ch0_mdiv_8b_MASK   0x000000ff
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL6_pll_ch0_mdiv_8b_SHIFT  0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL6_pll_ch0_mdiv_8b_DEFAULT 0x00000008

/***************************************************************************
 *PLL_CNTL7 - pll_cntl7
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_ANA :: PLL_CNTL7 :: Reserved_i_pll_cntl7_31_16 [31:16] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL7_Reserved_i_pll_cntl7_31_16_MASK 0xffff0000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL7_Reserved_i_pll_cntl7_31_16_SHIFT 16
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL7_Reserved_i_pll_cntl7_31_16_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: PLL_CNTL7 :: pll_ch5_mdiv_8b [15:08] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL7_pll_ch5_mdiv_8b_MASK   0x0000ff00
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL7_pll_ch5_mdiv_8b_SHIFT  8
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL7_pll_ch5_mdiv_8b_DEFAULT 0x00000008

/* AIF_MDAC_CAL_SAT_ANA :: PLL_CNTL7 :: pll_ch4_mdiv_8b [07:00] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL7_pll_ch4_mdiv_8b_MASK   0x000000ff
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL7_pll_ch4_mdiv_8b_SHIFT  0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_CNTL7_pll_ch4_mdiv_8b_DEFAULT 0x00000008

/***************************************************************************
 *SYS_CNTL0 - sys_cntl0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_ANA :: SYS_CNTL0 :: Reserved_i_sys_cntl0_31_21 [31:21] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_SYS_CNTL0_Reserved_i_sys_cntl0_31_21_MASK 0xffe00000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_SYS_CNTL0_Reserved_i_sys_cntl0_31_21_SHIFT 21
#define BCHP_AIF_MDAC_CAL_SAT_ANA_SYS_CNTL0_Reserved_i_sys_cntl0_31_21_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: SYS_CNTL0 :: ADC_digisum_resetb [20:20] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_SYS_CNTL0_ADC_digisum_resetb_MASK 0x00100000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_SYS_CNTL0_ADC_digisum_resetb_SHIFT 20
#define BCHP_AIF_MDAC_CAL_SAT_ANA_SYS_CNTL0_ADC_digisum_resetb_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: SYS_CNTL0 :: ADC_clkgen_resetb [19:19] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_SYS_CNTL0_ADC_clkgen_resetb_MASK 0x00080000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_SYS_CNTL0_ADC_clkgen_resetb_SHIFT 19
#define BCHP_AIF_MDAC_CAL_SAT_ANA_SYS_CNTL0_ADC_clkgen_resetb_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: SYS_CNTL0 :: ADC_resetb [18:18] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_SYS_CNTL0_ADC_resetb_MASK        0x00040000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_SYS_CNTL0_ADC_resetb_SHIFT       18
#define BCHP_AIF_MDAC_CAL_SAT_ANA_SYS_CNTL0_ADC_resetb_DEFAULT     0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: SYS_CNTL0 :: pll_post_resetb [17:17] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_SYS_CNTL0_pll_post_resetb_MASK   0x00020000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_SYS_CNTL0_pll_post_resetb_SHIFT  17
#define BCHP_AIF_MDAC_CAL_SAT_ANA_SYS_CNTL0_pll_post_resetb_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: SYS_CNTL0 :: pll_resetb [16:16] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_SYS_CNTL0_pll_resetb_MASK        0x00010000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_SYS_CNTL0_pll_resetb_SHIFT       16
#define BCHP_AIF_MDAC_CAL_SAT_ANA_SYS_CNTL0_pll_resetb_DEFAULT     0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: SYS_CNTL0 :: Reserved_i_sys_cntl0_15_5 [15:05] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_SYS_CNTL0_Reserved_i_sys_cntl0_15_5_MASK 0x0000ffe0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_SYS_CNTL0_Reserved_i_sys_cntl0_15_5_SHIFT 5
#define BCHP_AIF_MDAC_CAL_SAT_ANA_SYS_CNTL0_Reserved_i_sys_cntl0_15_5_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: SYS_CNTL0 :: ADC_power_up [04:04] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_SYS_CNTL0_ADC_power_up_MASK      0x00000010
#define BCHP_AIF_MDAC_CAL_SAT_ANA_SYS_CNTL0_ADC_power_up_SHIFT     4
#define BCHP_AIF_MDAC_CAL_SAT_ANA_SYS_CNTL0_ADC_power_up_DEFAULT   0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: SYS_CNTL0 :: ADC_clock_power_up [03:03] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_SYS_CNTL0_ADC_clock_power_up_MASK 0x00000008
#define BCHP_AIF_MDAC_CAL_SAT_ANA_SYS_CNTL0_ADC_clock_power_up_SHIFT 3
#define BCHP_AIF_MDAC_CAL_SAT_ANA_SYS_CNTL0_ADC_clock_power_up_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: SYS_CNTL0 :: ADC_bandgap_power_up [02:02] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_SYS_CNTL0_ADC_bandgap_power_up_MASK 0x00000004
#define BCHP_AIF_MDAC_CAL_SAT_ANA_SYS_CNTL0_ADC_bandgap_power_up_SHIFT 2
#define BCHP_AIF_MDAC_CAL_SAT_ANA_SYS_CNTL0_ADC_bandgap_power_up_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: SYS_CNTL0 :: pll_pwron [01:01] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_SYS_CNTL0_pll_pwron_MASK         0x00000002
#define BCHP_AIF_MDAC_CAL_SAT_ANA_SYS_CNTL0_pll_pwron_SHIFT        1
#define BCHP_AIF_MDAC_CAL_SAT_ANA_SYS_CNTL0_pll_pwron_DEFAULT      0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: SYS_CNTL0 :: pll_ldo_pwron [00:00] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_SYS_CNTL0_pll_ldo_pwron_MASK     0x00000001
#define BCHP_AIF_MDAC_CAL_SAT_ANA_SYS_CNTL0_pll_ldo_pwron_SHIFT    0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_SYS_CNTL0_pll_ldo_pwron_DEFAULT  0x00000000

/***************************************************************************
 *PLL_STAT - pll_stat
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_ANA :: PLL_STAT :: PLL_status_output_register [31:00] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_STAT_PLL_status_output_register_MASK 0xffffffff
#define BCHP_AIF_MDAC_CAL_SAT_ANA_PLL_STAT_PLL_status_output_register_SHIFT 0

/***************************************************************************
 *DPM_DAC_R00 - DPM_DAC_R00
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R00 :: DDFS_DC_DATA [31:20] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R00_DDFS_DC_DATA_MASK    0xfff00000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R00_DDFS_DC_DATA_SHIFT   20
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R00_DDFS_DC_DATA_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R00 :: DDFS_EDGE_SELECT [19:19] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R00_DDFS_EDGE_SELECT_MASK 0x00080000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R00_DDFS_EDGE_SELECT_SHIFT 19
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R00_DDFS_EDGE_SELECT_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R00 :: DDFS_DATA_FORMAT [18:18] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R00_DDFS_DATA_FORMAT_MASK 0x00040000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R00_DDFS_DATA_FORMAT_SHIFT 18
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R00_DDFS_DATA_FORMAT_DEFAULT 0x00000001

/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R00 :: LDO_SELFBIAS_DISABLE [17:17] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R00_LDO_SELFBIAS_DISABLE_MASK 0x00020000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R00_LDO_SELFBIAS_DISABLE_SHIFT 17
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R00_LDO_SELFBIAS_DISABLE_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R00 :: DDFS_CLOCK_ENABLE [16:16] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R00_DDFS_CLOCK_ENABLE_MASK 0x00010000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R00_DDFS_CLOCK_ENABLE_SHIFT 16
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R00_DDFS_CLOCK_ENABLE_DEFAULT 0x00000001

/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R00 :: BIAS_GENERATION [15:13] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R00_BIAS_GENERATION_MASK 0x0000e000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R00_BIAS_GENERATION_SHIFT 13
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R00_BIAS_GENERATION_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R00 :: ENABLE_LOW_NOISE_MODE [12:12] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R00_ENABLE_LOW_NOISE_MODE_MASK 0x00001000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R00_ENABLE_LOW_NOISE_MODE_SHIFT 12
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R00_ENABLE_LOW_NOISE_MODE_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R00 :: DAC_OUTPUT_VOLTAGE_AMPLITUDE [11:08] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R00_DAC_OUTPUT_VOLTAGE_AMPLITUDE_MASK 0x00000f00
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R00_DAC_OUTPUT_VOLTAGE_AMPLITUDE_SHIFT 8
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R00_DAC_OUTPUT_VOLTAGE_AMPLITUDE_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R00 :: REFERENCE_R_SELECT [07:06] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R00_REFERENCE_R_SELECT_MASK 0x000000c0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R00_REFERENCE_R_SELECT_SHIFT 6
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R00_REFERENCE_R_SELECT_DEFAULT 0x00000001

/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R00 :: LDO_OUTPUT_VOLTAGE_SELECT [05:03] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R00_LDO_OUTPUT_VOLTAGE_SELECT_MASK 0x00000038
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R00_LDO_OUTPUT_VOLTAGE_SELECT_SHIFT 3
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R00_LDO_OUTPUT_VOLTAGE_SELECT_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R00 :: BANDGAP_TEMPERATURE_SENSITIVITY [02:00] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R00_BANDGAP_TEMPERATURE_SENSITIVITY_MASK 0x00000007
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R00_BANDGAP_TEMPERATURE_SENSITIVITY_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R00_BANDGAP_TEMPERATURE_SENSITIVITY_DEFAULT 0x00000000

/***************************************************************************
 *DPM_DAC_R01 - DPM_DAC_R01
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R01 :: DDFS_SCALE_2 [31:24] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R01_DDFS_SCALE_2_MASK    0xff000000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R01_DDFS_SCALE_2_SHIFT   24
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R01_DDFS_SCALE_2_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R01 :: DDFS_SCALE_1 [23:16] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R01_DDFS_SCALE_1_MASK    0x00ff0000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R01_DDFS_SCALE_1_SHIFT   16
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R01_DDFS_SCALE_1_DEFAULT 0x00000040

/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R01 :: BIAS_RESISTOR_CAL_SELECT [15:09] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R01_BIAS_RESISTOR_CAL_SELECT_MASK 0x0000fe00
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R01_BIAS_RESISTOR_CAL_SELECT_SHIFT 9
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R01_BIAS_RESISTOR_CAL_SELECT_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R01 :: RESISTOR_CALIBRATION_MONITOR_ENABLE [08:07] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R01_RESISTOR_CALIBRATION_MONITOR_ENABLE_MASK 0x00000180
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R01_RESISTOR_CALIBRATION_MONITOR_ENABLE_SHIFT 7
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R01_RESISTOR_CALIBRATION_MONITOR_ENABLE_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R01 :: SOURCE_SELECT [06:05] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R01_SOURCE_SELECT_MASK   0x00000060
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R01_SOURCE_SELECT_SHIFT  5
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R01_SOURCE_SELECT_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R01 :: SAW_TRIANGLE_GEN_FREQ_SELECT [04:01] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R01_SAW_TRIANGLE_GEN_FREQ_SELECT_MASK 0x0000001e
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R01_SAW_TRIANGLE_GEN_FREQ_SELECT_SHIFT 1
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R01_SAW_TRIANGLE_GEN_FREQ_SELECT_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R01 :: SAW_TRIANGLE_GEN_ENABLE [00:00] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R01_SAW_TRIANGLE_GEN_ENABLE_MASK 0x00000001
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R01_SAW_TRIANGLE_GEN_ENABLE_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R01_SAW_TRIANGLE_GEN_ENABLE_DEFAULT 0x00000000

/***************************************************************************
 *DPM_DAC_R02 - DPM_DAC_R02
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R02 :: DDFS_TONE_1_FREQ [31:00] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R02_DDFS_TONE_1_FREQ_MASK 0xffffffff
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R02_DDFS_TONE_1_FREQ_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R02_DDFS_TONE_1_FREQ_DEFAULT 0x611a0ef6

/***************************************************************************
 *DPM_DAC_R03 - DPM_DAC_R03
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R03 :: DDFS_THR [31:00] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R03_DDFS_THR_MASK        0xffffffff
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R03_DDFS_THR_SHIFT       0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R03_DDFS_THR_DEFAULT     0x00000000

/***************************************************************************
 *DPM_DAC_R04 - DPM_DAC_R04
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R04 :: reserved_for_eco0 [31:28] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R04_reserved_for_eco0_MASK 0xf0000000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R04_reserved_for_eco0_SHIFT 28
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R04_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R04 :: KP [27:24] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R04_KP_MASK              0x0f000000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R04_KP_SHIFT             24
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R04_KP_DEFAULT           0x00000006

/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R04 :: KI [23:21] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R04_KI_MASK              0x00e00000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R04_KI_SHIFT             21
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R04_KI_DEFAULT           0x00000002

/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R04 :: PDIV [20:17] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R04_PDIV_MASK            0x001e0000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R04_PDIV_SHIFT           17
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R04_PDIV_DEFAULT         0x00000004

/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R04 :: SELECTION_OF_REF_CLOCK [16:16] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R04_SELECTION_OF_REF_CLOCK_MASK 0x00010000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R04_SELECTION_OF_REF_CLOCK_SHIFT 16
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R04_SELECTION_OF_REF_CLOCK_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R04 :: NDIV_INT [15:06] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R04_NDIV_INT_MASK        0x0000ffc0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R04_NDIV_INT_SHIFT       6
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R04_NDIV_INT_DEFAULT     0x00000037

/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R04 :: CONTROL [05:00] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R04_CONTROL_MASK         0x0000003f
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R04_CONTROL_SHIFT        0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R04_CONTROL_DEFAULT      0x00000000

/***************************************************************************
 *DPM_DAC_R05 - DPM_DAC_R05
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R05 :: T2D_DELAY_CELL_SELECTION [31:28] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R05_T2D_DELAY_CELL_SELECTION_MASK 0xf0000000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R05_T2D_DELAY_CELL_SELECTION_SHIFT 28
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R05_T2D_DELAY_CELL_SELECTION_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R05 :: BOOST_CONTROL [27:27] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R05_BOOST_CONTROL_MASK   0x08000000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R05_BOOST_CONTROL_SHIFT  27
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R05_BOOST_CONTROL_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R05 :: PRE_DIVIDER_RATIO [26:26] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R05_PRE_DIVIDER_RATIO_MASK 0x04000000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R05_PRE_DIVIDER_RATIO_SHIFT 26
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R05_PRE_DIVIDER_RATIO_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R05 :: DCO_CLOCK_ENABLE [25:25] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R05_DCO_CLOCK_ENABLE_MASK 0x02000000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R05_DCO_CLOCK_ENABLE_SHIFT 25
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R05_DCO_CLOCK_ENABLE_DEFAULT 0x00000001

/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R05 :: PLL_UPDATE [24:24] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R05_PLL_UPDATE_MASK      0x01000000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R05_PLL_UPDATE_SHIFT     24
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R05_PLL_UPDATE_DEFAULT   0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R05 :: PLL_INTERNAL_MEASURE_SEL [23:21] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R05_PLL_INTERNAL_MEASURE_SEL_MASK 0x00e00000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R05_PLL_INTERNAL_MEASURE_SEL_SHIFT 21
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R05_PLL_INTERNAL_MEASURE_SEL_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R05 :: PLL_INTERNAL_MEASURE_MODE [20:19] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R05_PLL_INTERNAL_MEASURE_MODE_MASK 0x00180000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R05_PLL_INTERNAL_MEASURE_MODE_SHIFT 19
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R05_PLL_INTERNAL_MEASURE_MODE_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R05 :: PLL_INTERNAL_MEASURE_RESET [18:18] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R05_PLL_INTERNAL_MEASURE_RESET_MASK 0x00040000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R05_PLL_INTERNAL_MEASURE_RESET_SHIFT 18
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R05_PLL_INTERNAL_MEASURE_RESET_DEFAULT 0x00000001

/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R05 :: DCO_BYPASS_WORD_LOAD [17:17] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R05_DCO_BYPASS_WORD_LOAD_MASK 0x00020000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R05_DCO_BYPASS_WORD_LOAD_SHIFT 17
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R05_DCO_BYPASS_WORD_LOAD_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R05 :: DCO_BYPASS_MODE_ENABLE [16:16] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R05_DCO_BYPASS_MODE_ENABLE_MASK 0x00010000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R05_DCO_BYPASS_MODE_ENABLE_SHIFT 16
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R05_DCO_BYPASS_MODE_ENABLE_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R05 :: DCO_BYP_FREQ_CONTROL_WORD [15:00] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R05_DCO_BYP_FREQ_CONTROL_WORD_MASK 0x0000ffff
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R05_DCO_BYP_FREQ_CONTROL_WORD_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R05_DCO_BYP_FREQ_CONTROL_WORD_DEFAULT 0x00000000

/***************************************************************************
 *DPM_DAC_R06 - DPM_DAC_R06
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R06 :: reserved_for_eco0 [31:16] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R06_reserved_for_eco0_MASK 0xffff0000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R06_reserved_for_eco0_SHIFT 16
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R06_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R06 :: PLL_OUTPUT_CLOCK_SELECT [15:15] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R06_PLL_OUTPUT_CLOCK_SELECT_MASK 0x00008000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R06_PLL_OUTPUT_CLOCK_SELECT_SHIFT 15
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R06_PLL_OUTPUT_CLOCK_SELECT_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R06 :: reserved_for_eco1 [14:13] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R06_reserved_for_eco1_MASK 0x00006000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R06_reserved_for_eco1_SHIFT 13
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R06_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R06 :: VCO_DIV3_ENABLE [12:12] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R06_VCO_DIV3_ENABLE_MASK 0x00001000
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R06_VCO_DIV3_ENABLE_SHIFT 12
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R06_VCO_DIV3_ENABLE_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R06 :: KI_ENABLE [11:11] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R06_KI_ENABLE_MASK       0x00000800
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R06_KI_ENABLE_SHIFT      11
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R06_KI_ENABLE_DEFAULT    0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R06 :: INTERNAL_RESET_MODE [10:09] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R06_INTERNAL_RESET_MODE_MASK 0x00000600
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R06_INTERNAL_RESET_MODE_SHIFT 9
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R06_INTERNAL_RESET_MODE_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R06 :: DCO_PWM_RATE [08:07] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R06_DCO_PWM_RATE_MASK    0x00000180
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R06_DCO_PWM_RATE_SHIFT   7
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R06_DCO_PWM_RATE_DEFAULT 0x00000002

/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R06 :: KPP [06:03] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R06_KPP_MASK             0x00000078
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R06_KPP_SHIFT            3
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R06_KPP_DEFAULT          0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R06 :: T2D_TEST_CLOCK_SELECT [02:02] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R06_T2D_TEST_CLOCK_SELECT_MASK 0x00000004
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R06_T2D_TEST_CLOCK_SELECT_SHIFT 2
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R06_T2D_TEST_CLOCK_SELECT_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R06 :: T2D_CLOCK_ENABLE [01:01] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R06_T2D_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R06_T2D_CLOCK_ENABLE_SHIFT 1
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R06_T2D_CLOCK_ENABLE_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R06 :: BANG_BANG_MODE_ENABLE [00:00] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R06_BANG_BANG_MODE_ENABLE_MASK 0x00000001
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R06_BANG_BANG_MODE_ENABLE_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R06_BANG_BANG_MODE_ENABLE_DEFAULT 0x00000000

/***************************************************************************
 *DPM_DAC_R07 - DPM_DAC_R07
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_ANA :: DPM_DAC_R07 :: TBD [31:00] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R07_TBD_MASK             0xffffffff
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R07_TBD_SHIFT            0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_DAC_R07_TBD_DEFAULT          0x00000000

/***************************************************************************
 *DPM_CNTL - DPM_CNTL
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_ANA :: DPM_CNTL :: reserved_for_eco0 [31:07] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_CNTL_reserved_for_eco0_MASK  0xffffff80
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_CNTL_reserved_for_eco0_SHIFT 7
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_CNTL_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: DPM_CNTL :: DAC_RESETB [06:06] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_CNTL_DAC_RESETB_MASK         0x00000040
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_CNTL_DAC_RESETB_SHIFT        6
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_CNTL_DAC_RESETB_DEFAULT      0x00000001

/* AIF_MDAC_CAL_SAT_ANA :: DPM_CNTL :: PLL_POST_RESETB [05:05] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_CNTL_PLL_POST_RESETB_MASK    0x00000020
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_CNTL_PLL_POST_RESETB_SHIFT   5
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_CNTL_PLL_POST_RESETB_DEFAULT 0x00000001

/* AIF_MDAC_CAL_SAT_ANA :: DPM_CNTL :: PLL_RESETB [04:04] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_CNTL_PLL_RESETB_MASK         0x00000010
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_CNTL_PLL_RESETB_SHIFT        4
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_CNTL_PLL_RESETB_DEFAULT      0x00000001

/* AIF_MDAC_CAL_SAT_ANA :: DPM_CNTL :: reserved_for_eco1 [03:02] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_CNTL_reserved_for_eco1_MASK  0x0000000c
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_CNTL_reserved_for_eco1_SHIFT 2
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_CNTL_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: DPM_CNTL :: DAC_PWRON [01:01] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_CNTL_DAC_PWRON_MASK          0x00000002
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_CNTL_DAC_PWRON_SHIFT         1
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_CNTL_DAC_PWRON_DEFAULT       0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: DPM_CNTL :: PLL_PWRON [00:00] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_CNTL_PLL_PWRON_MASK          0x00000001
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_CNTL_PLL_PWRON_SHIFT         0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_CNTL_PLL_PWRON_DEFAULT       0x00000000

/***************************************************************************
 *DPM_STAT_OUT0 - DPM_STAT_OUT0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_ANA :: DPM_STAT_OUT0 :: PLL_STAT_OUT [31:00] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_STAT_OUT0_PLL_STAT_OUT_MASK  0xffffffff
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_STAT_OUT0_PLL_STAT_OUT_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_STAT_OUT0_PLL_STAT_OUT_DEFAULT 0x00000000

/***************************************************************************
 *DPM_STAT_OUT1 - DPM_STAT_OUT1
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_ANA :: DPM_STAT_OUT1 :: reserved_for_eco0 [31:01] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_STAT_OUT1_reserved_for_eco0_MASK 0xfffffffe
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_STAT_OUT1_reserved_for_eco0_SHIFT 1
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_STAT_OUT1_reserved_for_eco0_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: DPM_STAT_OUT1 :: PLL_LOCK [00:00] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_STAT_OUT1_PLL_LOCK_MASK      0x00000001
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_STAT_OUT1_PLL_LOCK_SHIFT     0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_DPM_STAT_OUT1_PLL_LOCK_DEFAULT   0x00000000

/***************************************************************************
 *CLK_CTRL - clk_ctrl
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_ANA :: CLK_CTRL :: reserved0 [31:10] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_CLK_CTRL_reserved0_MASK          0xfffffc00
#define BCHP_AIF_MDAC_CAL_SAT_ANA_CLK_CTRL_reserved0_SHIFT         10

/* AIF_MDAC_CAL_SAT_ANA :: CLK_CTRL :: clk_bac_sel [09:09] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_CLK_CTRL_clk_bac_sel_MASK        0x00000200
#define BCHP_AIF_MDAC_CAL_SAT_ANA_CLK_CTRL_clk_bac_sel_SHIFT       9
#define BCHP_AIF_MDAC_CAL_SAT_ANA_CLK_CTRL_clk_bac_sel_DEFAULT     0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: CLK_CTRL :: rstn_micro_clk [08:08] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_CLK_CTRL_rstn_micro_clk_MASK     0x00000100
#define BCHP_AIF_MDAC_CAL_SAT_ANA_CLK_CTRL_rstn_micro_clk_SHIFT    8
#define BCHP_AIF_MDAC_CAL_SAT_ANA_CLK_CTRL_rstn_micro_clk_DEFAULT  0x00000001

/* AIF_MDAC_CAL_SAT_ANA :: CLK_CTRL :: reserved_for_eco1 [07:07] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_CLK_CTRL_reserved_for_eco1_MASK  0x00000080
#define BCHP_AIF_MDAC_CAL_SAT_ANA_CLK_CTRL_reserved_for_eco1_SHIFT 7
#define BCHP_AIF_MDAC_CAL_SAT_ANA_CLK_CTRL_reserved_for_eco1_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: CLK_CTRL :: pll_isolation_en [06:06] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_CLK_CTRL_pll_isolation_en_MASK   0x00000040
#define BCHP_AIF_MDAC_CAL_SAT_ANA_CLK_CTRL_pll_isolation_en_SHIFT  6
#define BCHP_AIF_MDAC_CAL_SAT_ANA_CLK_CTRL_pll_isolation_en_DEFAULT 0x00000001

/* AIF_MDAC_CAL_SAT_ANA :: CLK_CTRL :: wbadc_clk_out_enable [05:05] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_CLK_CTRL_wbadc_clk_out_enable_MASK 0x00000020
#define BCHP_AIF_MDAC_CAL_SAT_ANA_CLK_CTRL_wbadc_clk_out_enable_SHIFT 5
#define BCHP_AIF_MDAC_CAL_SAT_ANA_CLK_CTRL_wbadc_clk_out_enable_DEFAULT 0x00000001

/* AIF_MDAC_CAL_SAT_ANA :: CLK_CTRL :: wbadc_clk_misc_enable [04:04] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_CLK_CTRL_wbadc_clk_misc_enable_MASK 0x00000010
#define BCHP_AIF_MDAC_CAL_SAT_ANA_CLK_CTRL_wbadc_clk_misc_enable_SHIFT 4
#define BCHP_AIF_MDAC_CAL_SAT_ANA_CLK_CTRL_wbadc_clk_misc_enable_DEFAULT 0x00000001

/* AIF_MDAC_CAL_SAT_ANA :: CLK_CTRL :: reserved_for_eco2 [03:01] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_CLK_CTRL_reserved_for_eco2_MASK  0x0000000e
#define BCHP_AIF_MDAC_CAL_SAT_ANA_CLK_CTRL_reserved_for_eco2_SHIFT 1
#define BCHP_AIF_MDAC_CAL_SAT_ANA_CLK_CTRL_reserved_for_eco2_DEFAULT 0x00000000

/* AIF_MDAC_CAL_SAT_ANA :: CLK_CTRL :: wbadc_clk_mdac_enable [00:00] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_CLK_CTRL_wbadc_clk_mdac_enable_MASK 0x00000001
#define BCHP_AIF_MDAC_CAL_SAT_ANA_CLK_CTRL_wbadc_clk_mdac_enable_SHIFT 0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_CLK_CTRL_wbadc_clk_mdac_enable_DEFAULT 0x00000001

/***************************************************************************
 *SW_SPARE0 - sw_spare0
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_ANA :: SW_SPARE0 :: sw_spare0 [31:00] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_SW_SPARE0_sw_spare0_MASK         0xffffffff
#define BCHP_AIF_MDAC_CAL_SAT_ANA_SW_SPARE0_sw_spare0_SHIFT        0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_SW_SPARE0_sw_spare0_DEFAULT      0x00000000

/***************************************************************************
 *SW_SPARE1 - sw_spare1
 ***************************************************************************/
/* AIF_MDAC_CAL_SAT_ANA :: SW_SPARE1 :: sw_spare0 [31:00] */
#define BCHP_AIF_MDAC_CAL_SAT_ANA_SW_SPARE1_sw_spare0_MASK         0xffffffff
#define BCHP_AIF_MDAC_CAL_SAT_ANA_SW_SPARE1_sw_spare0_SHIFT        0
#define BCHP_AIF_MDAC_CAL_SAT_ANA_SW_SPARE1_sw_spare0_DEFAULT      0x00000000

#endif /* #ifndef BCHP_AIF_MDAC_CAL_SAT_ANA_H__ */

/* End of File */
