#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Oct  9 14:44:16 2020
# Process ID: 17508
# Current directory: C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl
# Command line: vivado.exe -notrace -mode batch -source run_vivado.tcl
# Log file: C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/vivado.log
# Journal file: C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl\vivado.jou
#-----------------------------------------------------------
source run_vivado.tcl -notrace
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl'
[Fri Oct  9 14:44:21 2020] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/project.runs/synth_1/runme.log
[Fri Oct  9 14:44:22 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log yuv_filter.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source yuv_filter.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source yuv_filter.tcl -notrace
Command: synth_design -top yuv_filter -part xc7z010clg400-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19036 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 301.633 ; gain = 79.312
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'yuv_filter' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.vhd:92]
INFO: [Synth 8-3491] module 'rgb2yuv11' declared at 'C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:12' bound to instance 'rgb2yuv11_U0' of component 'rgb2yuv11' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.vhd:449]
INFO: [Synth 8-638] synthesizing module 'rgb2yuv11' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:65]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:102]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:105]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:128]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:168]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:243]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'yuv_filter_mul_mubkb' declared at 'C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_mubkb.vhd:36' bound to instance 'yuv_filter_mul_mubkb_U0' of component 'yuv_filter_mul_mubkb' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:333]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_mul_mubkb' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_mubkb.vhd:49]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'yuv_filter_mul_mubkb_DSP48_0' declared at 'C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_mubkb.vhd:6' bound to instance 'yuv_filter_mul_mubkb_DSP48_0_U' of component 'yuv_filter_mul_mubkb_DSP48_0' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_mubkb.vhd:60]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_mul_mubkb_DSP48_0' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_mubkb.vhd:14]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_mubkb.vhd:15]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_mubkb.vhd:16]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_mubkb.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_mul_mubkb_DSP48_0' (1#1) [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_mubkb.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_mul_mubkb' (2#1) [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_mubkb.vhd:49]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'yuv_filter_mac_mucud' declared at 'C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mucud.vhd:45' bound to instance 'yuv_filter_mac_mucud_U1' of component 'yuv_filter_mac_mucud' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:345]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_mac_mucud' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mucud.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'yuv_filter_mac_mucud_DSP48_1' declared at 'C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mucud.vhd:12' bound to instance 'yuv_filter_mac_mucud_DSP48_1_U' of component 'yuv_filter_mac_mucud_DSP48_1' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mucud.vhd:72]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_mac_mucud_DSP48_1' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mucud.vhd:24]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_mac_mucud_DSP48_1' (3#1) [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mucud.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_mac_mucud' (4#1) [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mucud.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'yuv_filter_mac_mudEe' declared at 'C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mudEe.vhd:45' bound to instance 'yuv_filter_mac_mudEe_U2' of component 'yuv_filter_mac_mudEe' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:359]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_mac_mudEe' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mudEe.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'yuv_filter_mac_mudEe_DSP48_2' declared at 'C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mudEe.vhd:12' bound to instance 'yuv_filter_mac_mudEe_DSP48_2_U' of component 'yuv_filter_mac_mudEe_DSP48_2' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mudEe.vhd:72]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_mac_mudEe_DSP48_2' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mudEe.vhd:24]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_mac_mudEe_DSP48_2' (5#1) [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mudEe.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_mac_mudEe' (6#1) [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mudEe.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'yuv_filter_mac_mueOg' declared at 'C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mueOg.vhd:45' bound to instance 'yuv_filter_mac_mueOg_U3' of component 'yuv_filter_mac_mueOg' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:373]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_mac_mueOg' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mueOg.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'yuv_filter_mac_mueOg_DSP48_3' declared at 'C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mueOg.vhd:12' bound to instance 'yuv_filter_mac_mueOg_DSP48_3_U' of component 'yuv_filter_mac_mueOg_DSP48_3' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mueOg.vhd:72]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_mac_mueOg_DSP48_3' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mueOg.vhd:24]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_mac_mueOg_DSP48_3' (7#1) [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mueOg.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_mac_mueOg' (8#1) [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mueOg.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'yuv_filter_mac_mufYi' declared at 'C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mufYi.vhd:45' bound to instance 'yuv_filter_mac_mufYi_U4' of component 'yuv_filter_mac_mufYi' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:387]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_mac_mufYi' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mufYi.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'yuv_filter_mac_mufYi_DSP48_4' declared at 'C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mufYi.vhd:12' bound to instance 'yuv_filter_mac_mufYi_DSP48_4_U' of component 'yuv_filter_mac_mufYi_DSP48_4' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mufYi.vhd:72]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_mac_mufYi_DSP48_4' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mufYi.vhd:24]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_mac_mufYi_DSP48_4' (9#1) [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mufYi.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_mac_mufYi' (10#1) [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mufYi.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'yuv_filter_mac_mufYi' declared at 'C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_mufYi.vhd:45' bound to instance 'yuv_filter_mac_mufYi_U5' of component 'yuv_filter_mac_mufYi' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:401]
WARNING: [Synth 8-6014] Unused sequential element U_scale_out_blk_n_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element V_scale_out_blk_n_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:808]
WARNING: [Synth 8-6014] Unused sequential element Y_scale_out_blk_n_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:829]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00001001_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:853]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state1_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:871]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state10_pp0_stage0_iter8_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:877]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:908]
WARNING: [Synth 8-6014] Unused sequential element out_channels_ch1_blk_n_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:1000]
WARNING: [Synth 8-6014] Unused sequential element out_channels_ch2_blk_n_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:1021]
WARNING: [Synth 8-6014] Unused sequential element out_channels_ch3_blk_n_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:1042]
WARNING: [Synth 8-6014] Unused sequential element out_height_blk_n_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:1063]
WARNING: [Synth 8-6014] Unused sequential element out_width_blk_n_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:1084]
WARNING: [Synth 8-6014] Unused sequential element V_scale_out_write_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:819]
WARNING: [Synth 8-6014] Unused sequential element Y_scale_out_write_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:840]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00011011_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:865]
WARNING: [Synth 8-6014] Unused sequential element in_channels_ch2_ce0_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:968]
WARNING: [Synth 8-6014] Unused sequential element in_channels_ch3_ce0_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:979]
WARNING: [Synth 8-6014] Unused sequential element out_channels_ch2_write_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:1032]
WARNING: [Synth 8-6014] Unused sequential element out_channels_ch3_write_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:1053]
WARNING: [Synth 8-6014] Unused sequential element out_height_write_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:1074]
WARNING: [Synth 8-6014] Unused sequential element out_width_write_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:1095]
INFO: [Synth 8-256] done synthesizing module 'rgb2yuv11' (11#1) [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:65]
INFO: [Synth 8-3491] module 'yuv_scale' declared at 'C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:12' bound to instance 'yuv_scale_U0' of component 'yuv_scale' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.vhd:500]
INFO: [Synth 8-638] synthesizing module 'yuv_scale' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:66]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:88]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:91]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:96]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:124]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:162]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'yuv_filter_mul_mubkb' declared at 'C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_mubkb.vhd:36' bound to instance 'yuv_filter_mul_mubkb_x_U22' of component 'yuv_filter_mul_mubkb' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:189]
WARNING: [Synth 8-6014] Unused sequential element U_scale_blk_n_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:448]
WARNING: [Synth 8-6014] Unused sequential element V_scale_blk_n_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:468]
WARNING: [Synth 8-6014] Unused sequential element Y_scale_blk_n_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:488]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00001001_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:512]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state1_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:530]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state4_pp0_stage0_iter1_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:537]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state6_pp0_stage0_iter3_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:544]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:567]
WARNING: [Synth 8-6014] Unused sequential element in_channels_ch1_blk_n_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:598]
WARNING: [Synth 8-6014] Unused sequential element in_channels_ch2_blk_n_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:618]
WARNING: [Synth 8-6014] Unused sequential element in_channels_ch3_blk_n_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:638]
WARNING: [Synth 8-6014] Unused sequential element in_height_blk_n_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:658]
WARNING: [Synth 8-6014] Unused sequential element in_width_blk_n_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:678]
WARNING: [Synth 8-6014] Unused sequential element out_channels_ch1_blk_n_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:709]
WARNING: [Synth 8-6014] Unused sequential element out_channels_ch2_blk_n_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:730]
WARNING: [Synth 8-6014] Unused sequential element out_channels_ch3_blk_n_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:751]
WARNING: [Synth 8-6014] Unused sequential element out_height_blk_n_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:772]
WARNING: [Synth 8-6014] Unused sequential element out_width_blk_n_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:793]
WARNING: [Synth 8-6014] Unused sequential element V_scale_read_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:478]
WARNING: [Synth 8-6014] Unused sequential element Y_scale_read_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:498]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00011011_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:524]
WARNING: [Synth 8-6014] Unused sequential element in_channels_ch2_read_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:628]
WARNING: [Synth 8-6014] Unused sequential element in_channels_ch3_read_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:648]
WARNING: [Synth 8-6014] Unused sequential element in_height_read_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:668]
WARNING: [Synth 8-6014] Unused sequential element in_width_read_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:688]
WARNING: [Synth 8-6014] Unused sequential element out_channels_ch2_write_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:741]
WARNING: [Synth 8-6014] Unused sequential element out_channels_ch3_write_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:762]
WARNING: [Synth 8-6014] Unused sequential element out_height_write_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:783]
WARNING: [Synth 8-6014] Unused sequential element out_width_write_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:804]
INFO: [Synth 8-256] done synthesizing module 'yuv_scale' (12#1) [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:66]
INFO: [Synth 8-3491] module 'yuv2rgb' declared at 'C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:12' bound to instance 'yuv2rgb_U0' of component 'yuv2rgb' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.vhd:552]
INFO: [Synth 8-638] synthesizing module 'yuv2rgb' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:55]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:93]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:96]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:99]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:116]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:195]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:208]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:227]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'yuv_filter_mul_mubkb' declared at 'C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mul_mubkb.vhd:36' bound to instance 'yuv_filter_mul_mubkb_x_U36' of component 'yuv_filter_mul_mubkb' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:302]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter din3_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'yuv_filter_ama_adg8j' declared at 'C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_ama_adg8j.vhd:47' bound to instance 'yuv_filter_ama_adg8j_U37' of component 'yuv_filter_ama_adg8j' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:314]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_ama_adg8j' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_ama_adg8j.vhd:64]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter din3_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'yuv_filter_ama_adg8j_DSP48_5' declared at 'C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_ama_adg8j.vhd:12' bound to instance 'yuv_filter_ama_adg8j_DSP48_5_U' of component 'yuv_filter_ama_adg8j_DSP48_5' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_ama_adg8j.vhd:77]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_ama_adg8j_DSP48_5' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_ama_adg8j.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_ama_adg8j_DSP48_5' (13#1) [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_ama_adg8j.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_ama_adg8j' (14#1) [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_ama_adg8j.vhd:64]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'yuv_filter_mac_muhbi' declared at 'C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_muhbi.vhd:45' bound to instance 'yuv_filter_mac_muhbi_U38' of component 'yuv_filter_mac_muhbi' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:330]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_mac_muhbi' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_muhbi.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'yuv_filter_mac_muhbi_DSP48_6' declared at 'C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_muhbi.vhd:12' bound to instance 'yuv_filter_mac_muhbi_DSP48_6_U' of component 'yuv_filter_mac_muhbi_DSP48_6' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_muhbi.vhd:72]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_mac_muhbi_DSP48_6' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_muhbi.vhd:24]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_mac_muhbi_DSP48_6' (15#1) [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_muhbi.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_mac_muhbi' (16#1) [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_muhbi.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'yuv_filter_mac_muibs' declared at 'C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_muibs.vhd:45' bound to instance 'yuv_filter_mac_muibs_U39' of component 'yuv_filter_mac_muibs' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:344]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_mac_muibs' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_muibs.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'yuv_filter_mac_muibs_DSP48_7' declared at 'C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_muibs.vhd:12' bound to instance 'yuv_filter_mac_muibs_DSP48_7_U' of component 'yuv_filter_mac_muibs_DSP48_7' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_muibs.vhd:72]
INFO: [Synth 8-638] synthesizing module 'yuv_filter_mac_muibs_DSP48_7' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_muibs.vhd:24]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_mac_muibs_DSP48_7' (17#1) [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_muibs.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'yuv_filter_mac_muibs' (18#1) [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter_mac_muibs.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state1_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:698]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state4_pp0_stage0_iter1_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:705]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:733]
WARNING: [Synth 8-6014] Unused sequential element in_channels_ch1_blk_n_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:784]
WARNING: [Synth 8-6014] Unused sequential element in_channels_ch2_blk_n_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:804]
WARNING: [Synth 8-6014] Unused sequential element in_channels_ch3_blk_n_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:824]
WARNING: [Synth 8-6014] Unused sequential element in_height_blk_n_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:844]
WARNING: [Synth 8-6014] Unused sequential element in_width_blk_n_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:864]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00011011_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element in_channels_ch2_read_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:814]
WARNING: [Synth 8-6014] Unused sequential element in_channels_ch3_read_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:834]
WARNING: [Synth 8-6014] Unused sequential element in_width_read_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:874]
WARNING: [Synth 8-6014] Unused sequential element out_channels_ch2_ce0_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:910]
WARNING: [Synth 8-6014] Unused sequential element out_channels_ch2_we0_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:921]
WARNING: [Synth 8-6014] Unused sequential element out_channels_ch3_ce0_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:932]
WARNING: [Synth 8-6014] Unused sequential element out_channels_ch3_we0_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:943]
WARNING: [Synth 8-6014] Unused sequential element out_width_ap_vld_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:965]
INFO: [Synth 8-256] done synthesizing module 'yuv2rgb' (19#1) [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:55]
INFO: [Synth 8-3491] module 'fifo_w8_d2_A' declared at 'C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w8_d2_A.vhd:49' bound to instance 'p_yuv_channels_ch1_U' of component 'fifo_w8_d2_A' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.vhd:593]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d2_A' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w8_d2_A.vhd:68]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w8_d2_A_shiftReg' declared at 'C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w8_d2_A.vhd:13' bound to instance 'U_fifo_w8_d2_A_shiftReg' of component 'fifo_w8_d2_A_shiftReg' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w8_d2_A.vhd:126]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d2_A_shiftReg' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w8_d2_A.vhd:26]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d2_A_shiftReg' (20#1) [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w8_d2_A.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d2_A' (21#1) [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w8_d2_A.vhd:68]
INFO: [Synth 8-3491] module 'fifo_w8_d2_A' declared at 'C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w8_d2_A.vhd:49' bound to instance 'p_yuv_channels_ch2_U' of component 'fifo_w8_d2_A' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.vhd:606]
INFO: [Synth 8-3491] module 'fifo_w8_d2_A' declared at 'C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w8_d2_A.vhd:49' bound to instance 'p_yuv_channels_ch3_U' of component 'fifo_w8_d2_A' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.vhd:619]
INFO: [Synth 8-3491] module 'fifo_w16_d2_A' declared at 'C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w16_d2_A.vhd:49' bound to instance 'p_yuv_width_U' of component 'fifo_w16_d2_A' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.vhd:632]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d2_A' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w16_d2_A.vhd:68]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w16_d2_A_shiftReg' declared at 'C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w16_d2_A.vhd:13' bound to instance 'U_fifo_w16_d2_A_shiftReg' of component 'fifo_w16_d2_A_shiftReg' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w16_d2_A.vhd:126]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d2_A_shiftReg' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w16_d2_A.vhd:26]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d2_A_shiftReg' (22#1) [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w16_d2_A.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d2_A' (23#1) [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w16_d2_A.vhd:68]
INFO: [Synth 8-3491] module 'fifo_w16_d2_A' declared at 'C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w16_d2_A.vhd:49' bound to instance 'p_yuv_height_U' of component 'fifo_w16_d2_A' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.vhd:645]
INFO: [Synth 8-3491] module 'fifo_w8_d2_A' declared at 'C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w8_d2_A.vhd:49' bound to instance 'Y_scale_channel_U' of component 'fifo_w8_d2_A' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.vhd:658]
INFO: [Synth 8-3491] module 'fifo_w8_d2_A' declared at 'C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w8_d2_A.vhd:49' bound to instance 'U_scale_channel_U' of component 'fifo_w8_d2_A' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.vhd:671]
INFO: [Synth 8-3491] module 'fifo_w8_d2_A' declared at 'C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w8_d2_A.vhd:49' bound to instance 'V_scale_channel_U' of component 'fifo_w8_d2_A' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.vhd:684]
INFO: [Synth 8-3491] module 'fifo_w8_d2_A' declared at 'C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w8_d2_A.vhd:49' bound to instance 'p_scale_channels_ch1_U' of component 'fifo_w8_d2_A' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.vhd:697]
INFO: [Synth 8-3491] module 'fifo_w8_d2_A' declared at 'C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w8_d2_A.vhd:49' bound to instance 'p_scale_channels_ch2_U' of component 'fifo_w8_d2_A' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.vhd:710]
INFO: [Synth 8-3491] module 'fifo_w8_d2_A' declared at 'C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w8_d2_A.vhd:49' bound to instance 'p_scale_channels_ch3_U' of component 'fifo_w8_d2_A' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.vhd:723]
INFO: [Synth 8-3491] module 'fifo_w16_d2_A' declared at 'C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w16_d2_A.vhd:49' bound to instance 'p_scale_width_U' of component 'fifo_w16_d2_A' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.vhd:736]
INFO: [Synth 8-3491] module 'fifo_w16_d2_A' declared at 'C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w16_d2_A.vhd:49' bound to instance 'p_scale_height_U' of component 'fifo_w16_d2_A' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.vhd:749]
INFO: [Synth 8-3491] module 'start_for_yuv_scajbC' declared at 'C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/start_for_yuv_scajbC.vhd:49' bound to instance 'start_for_yuv_scajbC_U' of component 'start_for_yuv_scajbC' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.vhd:762]
INFO: [Synth 8-638] synthesizing module 'start_for_yuv_scajbC' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/start_for_yuv_scajbC.vhd:68]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'start_for_yuv_scajbC_shiftReg' declared at 'C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/start_for_yuv_scajbC.vhd:13' bound to instance 'U_start_for_yuv_scajbC_shiftReg' of component 'start_for_yuv_scajbC_shiftReg' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/start_for_yuv_scajbC.vhd:126]
INFO: [Synth 8-638] synthesizing module 'start_for_yuv_scajbC_shiftReg' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/start_for_yuv_scajbC.vhd:26]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_yuv_scajbC_shiftReg' (24#1) [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/start_for_yuv_scajbC.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'start_for_yuv_scajbC' (25#1) [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/start_for_yuv_scajbC.vhd:68]
INFO: [Synth 8-3491] module 'start_for_yuv2rgbkbM' declared at 'C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/start_for_yuv2rgbkbM.vhd:49' bound to instance 'start_for_yuv2rgbkbM_U' of component 'start_for_yuv2rgbkbM' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.vhd:775]
INFO: [Synth 8-638] synthesizing module 'start_for_yuv2rgbkbM' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/start_for_yuv2rgbkbM.vhd:68]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'start_for_yuv2rgbkbM_shiftReg' declared at 'C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/start_for_yuv2rgbkbM.vhd:13' bound to instance 'U_start_for_yuv2rgbkbM_shiftReg' of component 'start_for_yuv2rgbkbM_shiftReg' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/start_for_yuv2rgbkbM.vhd:126]
INFO: [Synth 8-638] synthesizing module 'start_for_yuv2rgbkbM_shiftReg' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/start_for_yuv2rgbkbM.vhd:26]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_yuv2rgbkbM_shiftReg' (26#1) [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/start_for_yuv2rgbkbM.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'start_for_yuv2rgbkbM' (27#1) [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/start_for_yuv2rgbkbM.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'yuv_filter' (28#1) [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.vhd:92]
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_d0[7] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_d0[6] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_d0[5] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_d0[4] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_d0[3] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_d0[2] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_d0[1] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_d0[0] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_we0 driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_address1[21] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_address1[20] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_address1[19] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_address1[18] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_address1[17] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_address1[16] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_address1[15] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_address1[14] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_address1[13] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_address1[12] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_address1[11] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_address1[10] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_address1[9] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_address1[8] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_address1[7] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_address1[6] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_address1[5] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_address1[4] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_address1[3] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_address1[2] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_address1[1] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_address1[0] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_ce1 driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_d1[7] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_d1[6] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_d1[5] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_d1[4] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_d1[3] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_d1[2] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_d1[1] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_d1[0] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch1_we1 driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_d0[7] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_d0[6] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_d0[5] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_d0[4] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_d0[3] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_d0[2] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_d0[1] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_d0[0] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_we0 driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_address1[21] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_address1[20] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_address1[19] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_address1[18] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_address1[17] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_address1[16] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_address1[15] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_address1[14] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_address1[13] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_address1[12] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_address1[11] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_address1[10] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_address1[9] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_address1[8] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_address1[7] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_address1[6] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_address1[5] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_address1[4] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_address1[3] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_address1[2] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_address1[1] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_address1[0] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_ce1 driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_d1[7] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_d1[6] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_d1[5] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_d1[4] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_d1[3] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_d1[2] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_d1[1] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_d1[0] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch2_we1 driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch3_d0[7] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch3_d0[6] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch3_d0[5] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch3_d0[4] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch3_d0[3] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch3_d0[2] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch3_d0[1] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch3_d0[0] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch3_we0 driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch3_address1[21] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch3_address1[20] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch3_address1[19] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch3_address1[18] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch3_address1[17] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch3_address1[16] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch3_address1[15] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch3_address1[14] driven by constant 0
WARNING: [Synth 8-3917] design yuv_filter has port in_channels_ch3_address1[13] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch1_q1[7]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch1_q1[6]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch1_q1[5]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch1_q1[4]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch1_q1[3]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch1_q1[2]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch1_q1[1]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch1_q1[0]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch2_q1[7]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch2_q1[6]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch2_q1[5]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch2_q1[4]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch2_q1[3]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch2_q1[2]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch2_q1[1]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch2_q1[0]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch3_q1[7]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch3_q1[6]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch3_q1[5]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch3_q1[4]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch3_q1[3]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch3_q1[2]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch3_q1[1]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch3_q1[0]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch1_q0[7]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch1_q0[6]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch1_q0[5]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch1_q0[4]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch1_q0[3]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch1_q0[2]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch1_q0[1]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch1_q0[0]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch1_q1[7]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch1_q1[6]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch1_q1[5]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch1_q1[4]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch1_q1[3]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch1_q1[2]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch1_q1[1]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch1_q1[0]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch2_q0[7]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch2_q0[6]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch2_q0[5]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch2_q0[4]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch2_q0[3]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch2_q0[2]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch2_q0[1]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch2_q0[0]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch2_q1[7]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch2_q1[6]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch2_q1[5]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch2_q1[4]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch2_q1[3]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch2_q1[2]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch2_q1[1]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch2_q1[0]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch3_q0[7]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch3_q0[6]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch3_q0[5]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch3_q0[4]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch3_q0[3]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch3_q0[2]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch3_q0[1]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch3_q0[0]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch3_q1[7]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch3_q1[6]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch3_q1[5]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch3_q1[4]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch3_q1[3]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch3_q1[2]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch3_q1[1]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch3_q1[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 345.719 ; gain = 123.398
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 345.719 ; gain = 123.398
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.xdc]
Finished Parsing XDC File [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 655.941 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 655.941 ; gain = 433.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 655.941 ; gain = 433.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 655.941 ; gain = 433.621
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_23_reg_677_reg' and it is trimmed from '23' to '22' bits. [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:728]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_21_reg_667_reg' and it is trimmed from '13' to '12' bits. [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:718]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_22_reg_672_reg' and it is trimmed from '15' to '14' bits. [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:719]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element indvar_flatten_reg_255_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:633]
WARNING: [Synth 8-6014] Unused sequential element y_i_i_mid2_reg_656_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:720]
WARNING: [Synth 8-6014] Unused sequential element tmp_i_i_mid2_v_reg_662_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:644]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element U_reg_319_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:359]
WARNING: [Synth 8-6014] Unused sequential element V_reg_324_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:360]
WARNING: [Synth 8-6014] Unused sequential element Y_reg_314_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:361]
WARNING: [Synth 8-6014] Unused sequential element indvar_flatten_reg_163_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:349]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter4_tmp_s_reg_645_reg' and it is trimmed from '23' to '22' bits. [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:579]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter3_tmp_s_reg_645_reg' and it is trimmed from '23' to '22' bits. [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:577]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter2_tmp_s_reg_645_reg' and it is trimmed from '23' to '22' bits. [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:574]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_s_reg_645_reg' and it is trimmed from '23' to '22' bits. [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:554]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1_reg_640_reg' and it is trimmed from '15' to '14' bits. [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:621]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_reg_635_reg' and it is trimmed from '13' to '12' bits. [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:622]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "icmp_fu_384_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element tmp_11_reg_678_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:341]
WARNING: [Synth 8-6014] Unused sequential element indvar_flatten_reg_196_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:500]
WARNING: [Synth 8-6014] Unused sequential element y_mid2_reg_624_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:623]
WARNING: [Synth 8-6014] Unused sequential element tmp_mid2_v_reg_630_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:511]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w8_d2_A.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w8_d2_A.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w8_d2_A.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w16_d2_A.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w16_d2_A.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/fifo_w16_d2_A.vhd:36]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 655.941 ; gain = 433.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     22 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 6     
	   4 Input     16 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 13    
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 3     
	               22 Bit    Registers := 5     
	               18 Bit    Registers := 3     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 9     
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 26    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 14    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 80    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 69    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rgb2yuv11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     22 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
	   4 Input     16 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module yuv_scale 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 3     
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module yuv2rgb 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     22 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               22 Bit    Registers := 4     
	               18 Bit    Registers := 3     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module fifo_w8_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module start_for_yuv_scajbC_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_yuv_scajbC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_yuv2rgbkbM_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_yuv2rgbkbM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
INFO: [Synth 8-4471] merging register 'yuv2rgb_U0/E_reg_660_reg[7:0]' into 'yuv2rgb_U0/E_reg_660_reg[7:0]' [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:551]
WARNING: [Synth 8-6014] Unused sequential element yuv2rgb_U0/E_reg_660_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:551]
WARNING: [Synth 8-6014] Unused sequential element yuv2rgb_U0/tmp_5_reg_683_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:355]
WARNING: [Synth 8-6014] Unused sequential element yuv2rgb_U0/Y_reg_650_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:553]
WARNING: [Synth 8-6014] Unused sequential element yuv2rgb_U0/ap_reg_pp0_iter2_Y_reg_650_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:572]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:355]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:355]
WARNING: [Synth 8-6014] Unused sequential element rgb2yuv11_U0/indvar_flatten_reg_255_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:633]
WARNING: [Synth 8-6014] Unused sequential element rgb2yuv11_U0/y_i_i_mid2_reg_656_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:720]
WARNING: [Synth 8-6014] Unused sequential element rgb2yuv11_U0/tmp_i_i_mid2_v_reg_662_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/rgb2yuv11.vhd:644]
WARNING: [Synth 8-6014] Unused sequential element yuv_scale_U0/indvar_flatten_reg_163_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_scale.vhd:349]
WARNING: [Synth 8-6014] Unused sequential element yuv2rgb_U0/indvar_flatten_reg_196_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:500]
WARNING: [Synth 8-6014] Unused sequential element yuv2rgb_U0/y_mid2_reg_624_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:623]
WARNING: [Synth 8-6014] Unused sequential element yuv2rgb_U0/tmp_mid2_v_reg_630_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv2rgb.vhd:511]
DSP Report: Generating DSP rgb2yuv11_U0/yuv_filter_mul_mubkb_U0/yuv_filter_mul_mubkb_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator rgb2yuv11_U0/yuv_filter_mul_mubkb_U0/yuv_filter_mul_mubkb_DSP48_0_U/in00 is absorbed into DSP rgb2yuv11_U0/yuv_filter_mul_mubkb_U0/yuv_filter_mul_mubkb_DSP48_0_U/in00.
DSP Report: Generating DSP yuv_scale_U0/yuv_filter_mul_mubkb_x_U22/yuv_filter_mul_mubkb_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator yuv_scale_U0/yuv_filter_mul_mubkb_x_U22/yuv_filter_mul_mubkb_DSP48_0_U/in00 is absorbed into DSP yuv_scale_U0/yuv_filter_mul_mubkb_x_U22/yuv_filter_mul_mubkb_DSP48_0_U/in00.
DSP Report: Generating DSP yuv2rgb_U0/yuv_filter_mul_mubkb_x_U36/yuv_filter_mul_mubkb_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator yuv2rgb_U0/yuv_filter_mul_mubkb_x_U36/yuv_filter_mul_mubkb_DSP48_0_U/in00 is absorbed into DSP yuv2rgb_U0/yuv_filter_mul_mubkb_x_U36/yuv_filter_mul_mubkb_DSP48_0_U/in00.
DSP Report: Generating DSP yuv2rgb_U0/tmp_5_reg_683_reg, operation Mode is: (C:0x80)+((D:0x1fffff0)+A'')*(B:0x12a).
DSP Report: register A is absorbed into DSP yuv2rgb_U0/tmp_5_reg_683_reg.
DSP Report: register A is absorbed into DSP yuv2rgb_U0/tmp_5_reg_683_reg.
DSP Report: register yuv2rgb_U0/tmp_5_reg_683_reg is absorbed into DSP yuv2rgb_U0/tmp_5_reg_683_reg.
DSP Report: operator yuv2rgb_U0/yuv_filter_ama_adg8j_U37/yuv_filter_ama_adg8j_DSP48_5_U/p is absorbed into DSP yuv2rgb_U0/tmp_5_reg_683_reg.
DSP Report: operator yuv2rgb_U0/yuv_filter_ama_adg8j_U37/yuv_filter_ama_adg8j_DSP48_5_U/m is absorbed into DSP yuv2rgb_U0/tmp_5_reg_683_reg.
DSP Report: operator yuv2rgb_U0/yuv_filter_ama_adg8j_U37/yuv_filter_ama_adg8j_DSP48_5_U/ad is absorbed into DSP yuv2rgb_U0/tmp_5_reg_683_reg.
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch1_q1[7]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch1_q1[6]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch1_q1[5]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch1_q1[4]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch1_q1[3]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch1_q1[2]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch1_q1[1]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch1_q1[0]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch2_q1[7]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch2_q1[6]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch2_q1[5]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch2_q1[4]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch2_q1[3]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch2_q1[2]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch2_q1[1]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch2_q1[0]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch3_q1[7]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch3_q1[6]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch3_q1[5]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch3_q1[4]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch3_q1[3]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch3_q1[2]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch3_q1[1]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port in_channels_ch3_q1[0]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch1_q0[7]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch1_q0[6]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch1_q0[5]
WARNING: [Synth 8-3331] design yuv_filter has unconnected port out_channels_ch1_q0[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'rgb2yuv11_U0/tmp_reg_723_reg[1]' (FDE) to 'rgb2yuv11_U0/R_reg_702_reg[0]'
INFO: [Synth 8-3886] merging instance 'rgb2yuv11_U0/tmp_reg_723_reg[2]' (FDE) to 'rgb2yuv11_U0/R_reg_702_reg[1]'
INFO: [Synth 8-3886] merging instance 'rgb2yuv11_U0/tmp_reg_723_reg[3]' (FDE) to 'rgb2yuv11_U0/R_reg_702_reg[2]'
INFO: [Synth 8-3886] merging instance 'rgb2yuv11_U0/tmp_reg_723_reg[4]' (FDE) to 'rgb2yuv11_U0/R_reg_702_reg[3]'
INFO: [Synth 8-3886] merging instance 'rgb2yuv11_U0/tmp_reg_723_reg[5]' (FDE) to 'rgb2yuv11_U0/R_reg_702_reg[4]'
INFO: [Synth 8-3886] merging instance 'rgb2yuv11_U0/tmp_reg_723_reg[6]' (FDE) to 'rgb2yuv11_U0/R_reg_702_reg[5]'
INFO: [Synth 8-3886] merging instance 'yuv2rgb_U0/tmp_1_reg_640_reg[0]' (FDE) to 'yuv2rgb_U0/tmp_reg_635_reg[0]'
INFO: [Synth 8-3886] merging instance 'yuv2rgb_U0/tmp_1_reg_640_reg[1]' (FDE) to 'yuv2rgb_U0/tmp_reg_635_reg[1]'
INFO: [Synth 8-3886] merging instance 'yuv2rgb_U0/tmp_1_reg_640_reg[2]' (FDE) to 'yuv2rgb_U0/tmp_reg_635_reg[2]'
INFO: [Synth 8-3886] merging instance 'yuv2rgb_U0/tmp_1_reg_640_reg[3]' (FDE) to 'yuv2rgb_U0/tmp_reg_635_reg[3]'
INFO: [Synth 8-3886] merging instance 'yuv2rgb_U0/tmp_1_reg_640_reg[4]' (FDE) to 'yuv2rgb_U0/tmp_reg_635_reg[4]'
INFO: [Synth 8-3886] merging instance 'yuv2rgb_U0/tmp_1_reg_640_reg[5]' (FDE) to 'yuv2rgb_U0/tmp_reg_635_reg[5]'
INFO: [Synth 8-3886] merging instance 'yuv2rgb_U0/tmp_1_reg_640_reg[6]' (FDE) to 'yuv2rgb_U0/tmp_reg_635_reg[6]'
INFO: [Synth 8-3886] merging instance 'yuv2rgb_U0/tmp_1_reg_640_reg[7]' (FDE) to 'yuv2rgb_U0/tmp_reg_635_reg[7]'
INFO: [Synth 8-3886] merging instance 'yuv2rgb_U0/tmp_1_reg_640_reg[8]' (FDE) to 'yuv2rgb_U0/tmp_reg_635_reg[8]'
INFO: [Synth 8-3886] merging instance 'yuv2rgb_U0/tmp_1_reg_640_reg[9]' (FDE) to 'yuv2rgb_U0/tmp_reg_635_reg[9]'
INFO: [Synth 8-3886] merging instance 'yuv2rgb_U0/tmp_1_reg_640_reg[10]' (FDE) to 'yuv2rgb_U0/tmp_reg_635_reg[10]'
INFO: [Synth 8-3886] merging instance 'yuv2rgb_U0/tmp_1_reg_640_reg[11]' (FDE) to 'yuv2rgb_U0/tmp_reg_635_reg[11]'
INFO: [Synth 8-3886] merging instance 'yuv2rgb_U0/tmp_11_reg_678_reg[0]' (FDE) to 'yuv2rgb_U0/tmp_11_reg_678_reg[1]'
INFO: [Synth 8-3886] merging instance 'yuv2rgb_U0/tmp_11_reg_678_reg[1]' (FDE) to 'yuv2rgb_U0/tmp_11_reg_678_reg[2]'
INFO: [Synth 8-3886] merging instance 'yuv2rgb_U0/tmp_11_reg_678_reg[2]' (FDE) to 'yuv2rgb_U0/tmp_11_reg_678_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\yuv2rgb_U0/tmp_11_reg_678_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\yuv_scale_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rgb2yuv11_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'rgb2yuv11_U0/tmp_22_reg_672_reg[0]' (FDE) to 'rgb2yuv11_U0/tmp_21_reg_667_reg[0]'
INFO: [Synth 8-3886] merging instance 'rgb2yuv11_U0/tmp_22_reg_672_reg[1]' (FDE) to 'rgb2yuv11_U0/tmp_21_reg_667_reg[1]'
INFO: [Synth 8-3886] merging instance 'rgb2yuv11_U0/tmp_22_reg_672_reg[2]' (FDE) to 'rgb2yuv11_U0/tmp_21_reg_667_reg[2]'
INFO: [Synth 8-3886] merging instance 'rgb2yuv11_U0/tmp_22_reg_672_reg[3]' (FDE) to 'rgb2yuv11_U0/tmp_21_reg_667_reg[3]'
INFO: [Synth 8-3886] merging instance 'rgb2yuv11_U0/tmp_22_reg_672_reg[4]' (FDE) to 'rgb2yuv11_U0/tmp_21_reg_667_reg[4]'
INFO: [Synth 8-3886] merging instance 'rgb2yuv11_U0/tmp_22_reg_672_reg[5]' (FDE) to 'rgb2yuv11_U0/tmp_21_reg_667_reg[5]'
INFO: [Synth 8-3886] merging instance 'rgb2yuv11_U0/tmp_22_reg_672_reg[6]' (FDE) to 'rgb2yuv11_U0/tmp_21_reg_667_reg[6]'
INFO: [Synth 8-3886] merging instance 'rgb2yuv11_U0/tmp_22_reg_672_reg[7]' (FDE) to 'rgb2yuv11_U0/tmp_21_reg_667_reg[7]'
INFO: [Synth 8-3886] merging instance 'rgb2yuv11_U0/tmp_22_reg_672_reg[8]' (FDE) to 'rgb2yuv11_U0/tmp_21_reg_667_reg[8]'
INFO: [Synth 8-3886] merging instance 'rgb2yuv11_U0/tmp_22_reg_672_reg[9]' (FDE) to 'rgb2yuv11_U0/tmp_21_reg_667_reg[9]'
INFO: [Synth 8-3886] merging instance 'rgb2yuv11_U0/tmp_22_reg_672_reg[10]' (FDE) to 'rgb2yuv11_U0/tmp_21_reg_667_reg[10]'
INFO: [Synth 8-3886] merging instance 'rgb2yuv11_U0/tmp_22_reg_672_reg[11]' (FDE) to 'rgb2yuv11_U0/tmp_21_reg_667_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\yuv2rgb_U0/ap_done_reg_reg )
WARNING: [Synth 8-3332] Sequential element (rgb2yuv11_U0/ap_done_reg_reg) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (rgb2yuv11_U0/x_i_i_reg_266_reg[15]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (rgb2yuv11_U0/x_i_i_reg_266_reg[14]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (rgb2yuv11_U0/tmp_i_i_mid2_v_reg_662_reg[14]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (rgb2yuv11_U0/tmp_i_i_mid2_v_reg_662_reg[15]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv_scale_U0/ap_done_reg_reg) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/ap_done_reg_reg) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/x_reg_207_reg[15]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/x_reg_207_reg[14]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_mid2_v_reg_630_reg[14]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_mid2_v_reg_630_reg[15]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_6_reg_702_reg[16]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_6_reg_702_reg[7]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_6_reg_702_reg[6]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_6_reg_702_reg[5]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_6_reg_702_reg[4]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_6_reg_702_reg[3]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_6_reg_702_reg[2]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_6_reg_702_reg[1]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_6_reg_702_reg[0]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (yuv2rgb_U0/tmp_11_reg_678_reg[3]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (start_for_yuv_scajbC_U/U_start_for_yuv_scajbC_shiftReg/SRL_SIG_reg[0][0]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (start_for_yuv_scajbC_U/U_start_for_yuv_scajbC_shiftReg/SRL_SIG_reg[1][0]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (start_for_yuv2rgbkbM_U/U_start_for_yuv2rgbkbM_shiftReg/SRL_SIG_reg[0][0]) is unused and will be removed from module yuv_filter.
WARNING: [Synth 8-3332] Sequential element (start_for_yuv2rgbkbM_U/U_start_for_yuv2rgbkbM_shiftReg/SRL_SIG_reg[1][0]) is unused and will be removed from module yuv_filter.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 655.941 ; gain = 433.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+----------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping                            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+----------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|yuv_filter_mac_mucud_DSP48_1 | C+A*B                                  | 9      | 7      | 9      | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|yuv_filter_mac_mudEe_DSP48_2 | C+A*B                                  | 9      | 7      | 10     | -      | 15     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|yuv_filter_mac_mueOg_DSP48_3 | C+A*B                                  | 9      | 9      | 10     | -      | 15     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|yuv_filter_mac_mufYi_DSP48_4 | C+A*B                                  | 9      | 8      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|yuv_filter_mac_mufYi_DSP48_4 | C+A*B                                  | 9      | 8      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|yuv_filter_mac_muhbi_DSP48_6 | C+A*B                                  | 8      | 8      | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|yuv_filter_mac_muibs_DSP48_7 | C+A*B                                  | 11     | 8      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|yuv_filter_mul_mubkb_DSP48_0 | A*B                                    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|yuv_filter_mul_mubkb_DSP48_0 | A*B                                    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|yuv_filter_mul_mubkb_DSP48_0 | A*B                                    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|yuv_filter                   | (C:0x80)+((D:0x1fffff0)+A'')*(B:0x12a) | 9      | 10     | 9      | 5      | 18     | 2    | 0    | 0    | 0    | 0     | 0    | 1    | 
+-----------------------------+----------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 679.562 ; gain = 457.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 686.574 ; gain = 464.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 724.648 ; gain = 502.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 727.656 ; gain = 505.336
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 727.656 ; gain = 505.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 727.656 ; gain = 505.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 727.656 ; gain = 505.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 727.656 ; gain = 505.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 727.656 ; gain = 505.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|yuv_filter  | rgb2yuv11_U0/ap_reg_pp0_iter4_exitcond_flatten_reg_647_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|yuv_filter  | yuv2rgb_U0/ap_reg_pp0_iter4_tmp_s_reg_645_reg[21]             | 3      | 22    | NO           | NO                 | YES               | 22     | 0       | 
+------------+---------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[2] | 4      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[2] | 4      | 16         | 16     | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   142|
|2     |DSP48E1_1  |     3|
|3     |DSP48E1_10 |     1|
|4     |DSP48E1_3  |     1|
|5     |DSP48E1_4  |     1|
|6     |DSP48E1_5  |     1|
|7     |DSP48E1_6  |     1|
|8     |DSP48E1_7  |     1|
|9     |DSP48E1_8  |     1|
|10    |DSP48E1_9  |     1|
|11    |LUT1       |   166|
|12    |LUT2       |   228|
|13    |LUT3       |    89|
|14    |LUT4       |   136|
|15    |LUT5       |   145|
|16    |LUT6       |   260|
|17    |SRL16E     |   159|
|18    |FDRE       |   778|
|19    |FDSE       |    50|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------------+--------------------------------+------+
|      |Instance                             |Module                          |Cells |
+------+-------------------------------------+--------------------------------+------+
|1     |top                                  |                                |  2164|
|2     |  U_scale_channel_U                  |fifo_w8_d2_A                    |    23|
|3     |    U_fifo_w8_d2_A_shiftReg          |fifo_w8_d2_A_shiftReg_27        |    10|
|4     |  V_scale_channel_U                  |fifo_w8_d2_A_0                  |    21|
|5     |    U_fifo_w8_d2_A_shiftReg          |fifo_w8_d2_A_shiftReg_26        |    10|
|6     |  Y_scale_channel_U                  |fifo_w8_d2_A_1                  |    21|
|7     |    U_fifo_w8_d2_A_shiftReg          |fifo_w8_d2_A_shiftReg_25        |    10|
|8     |  p_scale_channels_ch1_U             |fifo_w8_d2_A_2                  |    21|
|9     |    U_fifo_w8_d2_A_shiftReg          |fifo_w8_d2_A_shiftReg_24        |    10|
|10    |  p_scale_channels_ch2_U             |fifo_w8_d2_A_3                  |    21|
|11    |    U_fifo_w8_d2_A_shiftReg          |fifo_w8_d2_A_shiftReg_23        |    10|
|12    |  p_scale_channels_ch3_U             |fifo_w8_d2_A_4                  |    23|
|13    |    U_fifo_w8_d2_A_shiftReg          |fifo_w8_d2_A_shiftReg_22        |    11|
|14    |  p_scale_height_U                   |fifo_w16_d2_A                   |    29|
|15    |    U_fifo_w16_d2_A_shiftReg         |fifo_w16_d2_A_shiftReg_21       |    18|
|16    |  p_scale_width_U                    |fifo_w16_d2_A_5                 |    29|
|17    |    U_fifo_w16_d2_A_shiftReg         |fifo_w16_d2_A_shiftReg_20       |    18|
|18    |  p_yuv_channels_ch1_U               |fifo_w8_d2_A_6                  |    21|
|19    |    U_fifo_w8_d2_A_shiftReg          |fifo_w8_d2_A_shiftReg_19        |    10|
|20    |  p_yuv_channels_ch2_U               |fifo_w8_d2_A_7                  |    21|
|21    |    U_fifo_w8_d2_A_shiftReg          |fifo_w8_d2_A_shiftReg_18        |    10|
|22    |  p_yuv_channels_ch3_U               |fifo_w8_d2_A_8                  |    21|
|23    |    U_fifo_w8_d2_A_shiftReg          |fifo_w8_d2_A_shiftReg           |    10|
|24    |  p_yuv_height_U                     |fifo_w16_d2_A_9                 |    29|
|25    |    U_fifo_w16_d2_A_shiftReg         |fifo_w16_d2_A_shiftReg_17       |    18|
|26    |  p_yuv_width_U                      |fifo_w16_d2_A_10                |    29|
|27    |    U_fifo_w16_d2_A_shiftReg         |fifo_w16_d2_A_shiftReg          |    18|
|28    |  rgb2yuv11_U0                       |rgb2yuv11                       |   566|
|29    |    yuv_filter_mac_mucud_U1          |yuv_filter_mac_mucud            |    10|
|30    |      yuv_filter_mac_mucud_DSP48_1_U |yuv_filter_mac_mucud_DSP48_1    |    10|
|31    |    yuv_filter_mac_mudEe_U2          |yuv_filter_mac_mudEe            |    23|
|32    |      yuv_filter_mac_mudEe_DSP48_2_U |yuv_filter_mac_mudEe_DSP48_2    |    23|
|33    |    yuv_filter_mac_mueOg_U3          |yuv_filter_mac_mueOg            |     4|
|34    |      yuv_filter_mac_mueOg_DSP48_3_U |yuv_filter_mac_mueOg_DSP48_3    |     4|
|35    |    yuv_filter_mac_mufYi_U4          |yuv_filter_mac_mufYi            |     3|
|36    |      yuv_filter_mac_mufYi_DSP48_4_U |yuv_filter_mac_mufYi_DSP48_4_16 |     3|
|37    |    yuv_filter_mac_mufYi_U5          |yuv_filter_mac_mufYi_13         |     4|
|38    |      yuv_filter_mac_mufYi_DSP48_4_U |yuv_filter_mac_mufYi_DSP48_4    |     4|
|39    |    yuv_filter_mul_mubkb_U0          |yuv_filter_mul_mubkb_14         |     1|
|40    |      yuv_filter_mul_mubkb_DSP48_0_U |yuv_filter_mul_mubkb_DSP48_0_15 |     1|
|41    |  start_for_yuv2rgbkbM_U             |start_for_yuv2rgbkbM            |     9|
|42    |  start_for_yuv_scajbC_U             |start_for_yuv_scajbC            |    10|
|43    |  yuv2rgb_U0                         |yuv2rgb                         |   678|
|44    |    yuv_filter_mac_muhbi_U38         |yuv_filter_mac_muhbi            |    37|
|45    |      yuv_filter_mac_muhbi_DSP48_6_U |yuv_filter_mac_muhbi_DSP48_6    |    37|
|46    |    yuv_filter_mac_muibs_U39         |yuv_filter_mac_muibs            |     3|
|47    |      yuv_filter_mac_muibs_DSP48_7_U |yuv_filter_mac_muibs_DSP48_7    |     3|
|48    |    yuv_filter_mul_mubkb_x_U36       |yuv_filter_mul_mubkb_11         |     1|
|49    |      yuv_filter_mul_mubkb_DSP48_0_U |yuv_filter_mul_mubkb_DSP48_0_12 |     1|
|50    |  yuv_scale_U0                       |yuv_scale                       |   584|
|51    |    yuv_filter_mul_mubkb_x_U22       |yuv_filter_mul_mubkb            |     1|
|52    |      yuv_filter_mul_mubkb_DSP48_0_U |yuv_filter_mul_mubkb_DSP48_0    |     1|
+------+-------------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 727.656 ; gain = 505.336
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 355 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 727.656 ; gain = 195.113
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 727.656 ; gain = 505.336
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 153 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

171 Infos, 340 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 727.656 ; gain = 507.445
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/project.runs/synth_1/yuv_filter.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.035 . Memory (MB): peak = 727.656 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Oct  9 14:45:15 2020...
[Fri Oct  9 14:45:18 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:57 . Memory (MB): peak = 237.371 ; gain = 7.516
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 153 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.xdc:2]
Finished Parsing XDC File [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 493.734 ; gain = 256.363
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 493.734 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 970.539 ; gain = 476.805
[Fri Oct  9 14:45:39 2020] Launched impl_1...
Run output will be captured here: C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/project.runs/impl_1/runme.log
[Fri Oct  9 14:45:39 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log yuv_filter.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source yuv_filter.tcl -notrace


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source yuv_filter.tcl -notrace
Command: open_checkpoint C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/project.runs/impl_1/yuv_filter.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 220.668 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 153 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/project.runs/impl_1/.Xil/Vivado-14340-DESKTOP-58E2NJ4/dcp3/yuv_filter.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.xdc:2]
Finished Parsing XDC File [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/project.runs/impl_1/.Xil/Vivado-14340-DESKTOP-58E2NJ4/dcp3/yuv_filter.xdc]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.2 (64-bit) build 1909853
open_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 493.492 ; gain = 272.824
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.505 . Memory (MB): peak = 501.129 ; gain = 7.637
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 159b8e5a3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.193 . Memory (MB): peak = 972.297 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 132 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1481d36af

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.254 . Memory (MB): peak = 972.297 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: aecefc1a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.315 . Memory (MB): peak = 972.297 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: aecefc1a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.329 . Memory (MB): peak = 972.297 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: aecefc1a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.336 . Memory (MB): peak = 972.297 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 972.297 ; gain = 0.000
Ending Logic Optimization Task | Checksum: aecefc1a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.349 . Memory (MB): peak = 972.297 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14e5071bd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 972.297 ; gain = 0.000
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 972.297 ; gain = 478.805
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/project.runs/impl_1/yuv_filter_opt.dcp' has been generated.
Command: report_drc -file yuv_filter_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/project.runs/impl_1/yuv_filter_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 972.297 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fd8e9d6d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 972.297 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 972.297 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6e7d41a5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.756 . Memory (MB): peak = 972.297 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 76fe3194

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 972.297 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 76fe3194

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 972.297 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 76fe3194

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 972.297 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 19690599a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 972.297 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19690599a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 972.297 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: d9511f72

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 972.297 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: d11b5b29

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 972.297 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: d11b5b29

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 972.297 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 126689a15

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 972.297 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 16a0e92d2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 972.297 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: b9bfad65

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 972.297 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: eea80dcc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 972.297 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: eea80dcc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 972.297 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: eea80dcc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 972.297 ; gain = 0.000
Phase 3 Detail Placement | Checksum: eea80dcc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 972.297 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c9034a99

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c9034a99

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 980.262 ; gain = 7.965
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.398. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 10c6b6dbb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 980.262 ; gain = 7.965
Phase 4.1 Post Commit Optimization | Checksum: 10c6b6dbb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 980.262 ; gain = 7.965

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 10c6b6dbb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 980.262 ; gain = 7.965

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 10c6b6dbb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 980.262 ; gain = 7.965

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 16387b6fc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 980.262 ; gain = 7.965
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16387b6fc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 980.262 ; gain = 7.965
Ending Placer Task | Checksum: 14e24f894

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 980.262 ; gain = 7.965
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 980.262 ; gain = 7.965
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.249 . Memory (MB): peak = 980.262 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/project.runs/impl_1/yuv_filter_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 987.008 ; gain = 4.137
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 987.008 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 987.008 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 987.008 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 16b699858

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.623 . Memory (MB): peak = 987.008 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.398 | TNS=0.000 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 2 Fanout Optimization | Checksum: 16b699858

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.659 . Memory (MB): peak = 987.008 ; gain = 0.000

Phase 3 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 3 Placement Based Optimization | Checksum: 16b699858

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.665 . Memory (MB): peak = 987.008 ; gain = 0.000

Phase 4 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 4 Rewire | Checksum: 16b699858

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.672 . Memory (MB): peak = 987.008 ; gain = 0.000

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 5 Critical Cell Optimization | Checksum: 16b699858

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.678 . Memory (MB): peak = 987.008 ; gain = 0.000

Phase 6 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 6 DSP Register Optimization | Checksum: 16b699858

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.684 . Memory (MB): peak = 987.008 ; gain = 0.000

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 7 BRAM Register Optimization | Checksum: 16b699858

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.690 . Memory (MB): peak = 987.008 ; gain = 0.000

Phase 8 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 8 URAM Register Optimization | Checksum: 16b699858

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.696 . Memory (MB): peak = 987.008 ; gain = 0.000

Phase 9 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 9 Shift Register Optimization | Checksum: 16b699858

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.702 . Memory (MB): peak = 987.008 ; gain = 0.000

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 10 Critical Pin Optimization | Checksum: 16b699858

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.708 . Memory (MB): peak = 987.008 ; gain = 0.000

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 16b699858

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.728 . Memory (MB): peak = 987.008 ; gain = 0.000

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 16b699858

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.734 . Memory (MB): peak = 987.008 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 987.008 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.398 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Placement Based    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 1d9c75a3a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.890 . Memory (MB): peak = 987.008 ; gain = 0.000
58 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.269 . Memory (MB): peak = 987.008 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/project.runs/impl_1/yuv_filter_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 91c3681f ConstDB: 0 ShapeSum: f7421dcb RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "in_channels_ch3_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_channels_ch3_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_channels_ch3_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_channels_ch3_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_channels_ch3_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_channels_ch3_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_channels_ch3_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_channels_ch3_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_channels_ch3_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_channels_ch3_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_channels_ch3_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_channels_ch3_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_channels_ch3_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_channels_ch3_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_channels_ch3_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_channels_ch3_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_channels_ch2_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_channels_ch2_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_channels_ch2_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_channels_ch2_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_channels_ch2_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_channels_ch2_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_channels_ch2_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_channels_ch2_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_channels_ch2_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_channels_ch2_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_channels_ch2_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_channels_ch2_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_channels_ch2_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_channels_ch2_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_channels_ch2_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_channels_ch2_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_channels_ch1_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_channels_ch1_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_channels_ch1_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_channels_ch1_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_channels_ch1_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_channels_ch1_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_channels_ch1_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_channels_ch1_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_channels_ch1_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_channels_ch1_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_channels_ch1_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_channels_ch1_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_channels_ch1_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_channels_ch1_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_channels_ch1_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_channels_ch1_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_height[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_height[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_height[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_height[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_height[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_height[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_height[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_height[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_height[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_height[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_height[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_height[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_height[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_height[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_height[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_height[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_height[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_height[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_height[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_height[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_height[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_height[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_height[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_height[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_height[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_height[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_height[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_height[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_height[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_height[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_height[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_height[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_width[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_width[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_width[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_width[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_width[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_width[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_width[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_width[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_width[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_width[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_width[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_width[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_width[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_width[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_width[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_width[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_width[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_width[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_width[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_width[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_width[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_width[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_width[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_width[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_width[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_width[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_width[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_width[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_width[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_width[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_width[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_width[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "V_scale[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "V_scale[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "V_scale[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "V_scale[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "V_scale[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "V_scale[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "V_scale[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "V_scale[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "V_scale[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "V_scale[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "V_scale[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "V_scale[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "V_scale[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "V_scale[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "V_scale[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "V_scale[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "U_scale[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "U_scale[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "U_scale[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "U_scale[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "U_scale[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "U_scale[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "U_scale[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "U_scale[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "U_scale[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "U_scale[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "U_scale[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "U_scale[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "U_scale[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "U_scale[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "U_scale[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "U_scale[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Y_scale[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Y_scale[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Y_scale[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Y_scale[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Y_scale[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Y_scale[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Y_scale[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Y_scale[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Y_scale[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Y_scale[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Y_scale[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Y_scale[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Y_scale[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Y_scale[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Y_scale[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Y_scale[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 10057c548

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1052.430 ; gain = 65.422

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10057c548

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1052.430 ; gain = 65.422

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10057c548

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1057.348 ; gain = 70.340

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10057c548

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1057.348 ; gain = 70.340
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18d72fb6a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1057.902 ; gain = 70.895
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.343  | TNS=0.000  | WHS=-0.239 | THS=-13.163|

Phase 2 Router Initialization | Checksum: 204b5276d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1062.629 ; gain = 75.621

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 20dcd25fd

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1062.629 ; gain = 75.621

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 207
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.266  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 11bc45582

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1062.629 ; gain = 75.621
Phase 4 Rip-up And Reroute | Checksum: 11bc45582

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1062.629 ; gain = 75.621

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: d059b593

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1062.629 ; gain = 75.621
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.415  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: d059b593

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1062.629 ; gain = 75.621

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: d059b593

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1062.629 ; gain = 75.621
Phase 5 Delay and Skew Optimization | Checksum: d059b593

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1062.629 ; gain = 75.621

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 10bba2cc0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1062.629 ; gain = 75.621
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.415  | TNS=0.000  | WHS=0.064  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18aba1c10

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1062.629 ; gain = 75.621
Phase 6 Post Hold Fix | Checksum: 18aba1c10

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1062.629 ; gain = 75.621

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.551943 %
  Global Horizontal Routing Utilization  = 0.792739 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 137f12889

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1062.629 ; gain = 75.621

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 137f12889

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1062.629 ; gain = 75.621

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 156ed1122

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1062.629 ; gain = 75.621

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.415  | TNS=0.000  | WHS=0.064  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 156ed1122

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1062.629 ; gain = 75.621
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1062.629 ; gain = 75.621

Routing Is Done.
71 Infos, 82 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1062.629 ; gain = 75.621
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.359 . Memory (MB): peak = 1062.629 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/project.runs/impl_1/yuv_filter_routed.dcp' has been generated.
Command: report_drc -file yuv_filter_drc_routed.rpt -pb yuv_filter_drc_routed.pb -rpx yuv_filter_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/project.runs/impl_1/yuv_filter_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file yuv_filter_methodology_drc_routed.rpt -rpx yuv_filter_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/project.runs/impl_1/yuv_filter_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file yuv_filter_power_routed.rpt -pb yuv_filter_power_summary_routed.pb -rpx yuv_filter_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
78 Infos, 82 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Oct  9 14:46:40 2020...
[Fri Oct  9 14:46:46 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:06 . Memory (MB): peak = 983.086 ; gain = 4.191
INFO: [Netlist 29-17] Analyzing 153 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/.Xil/Vivado-17508-DESKTOP-58E2NJ4/dcp4/yuv_filter.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/yuv_filter.xdc:2]
Finished Parsing XDC File [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/HLS_labs/lab2/yuv_filter.prj/solution3/impl/vhdl/.Xil/Vivado-17508-DESKTOP-58E2NJ4/dcp4/yuv_filter.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.295 . Memory (MB): peak = 1073.590 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.296 . Memory (MB): peak = 1073.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.184 . Memory (MB): peak = 1167.328 ; gain = 2.004


Implementation tool: Xilinx Vivado v.2017.2
Project:             yuv_filter.prj
Solution:            solution3
Device target:       xc7z010clg400-1
Report date:         Fri Oct 09 14:46:49 +0200 2020

#=== Post-Implementation Resource usage ===
SLICE:          337
LUT:            819
FF:             828
DSP:             11
BRAM:             0
SRL:             82
#=== Final timing ===
CP required:    8.000
CP achieved post-synthesis:    7.733
CP achieved post-implementation:    7.584
Timing met
INFO: [Common 17-206] Exiting Vivado at Fri Oct  9 14:46:49 2020...
