  **** HLS Build v2025.2 6295257
Sourcing Tcl script 'c:/Users/leupe/AC-Project-AI-Model-Quantization-on-FPGA/hls/run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset proj_dense 
WARNING: [HLS 200-2182] The 'proj_dense' project will not automatically appear within Vitis IDE workspaces and is meant only for TCL batch use.  Please use open_component instead of open_project/open_solution to generate Vitis IDE compatible component files and directory structure.
Resolution: For help on HLS 200-2182 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-2182.html
INFO: [HLS 200-10] Opening and resetting solution 'C:/Users/leupe/AC-Project-AI-Model-Quantization-on-FPGA/hls/proj_dense'.
INFO: [HLS 200-1510] Running: set_top dense_int8 
INFO: [HLS 200-1510] Running: add_files dense_int8.cpp 
INFO: [HLS 200-10] Adding design file 'dense_int8.cpp' to the project
INFO: [HLS 200-1510] Running: add_files weights.h 
INFO: [HLS 200-10] Adding design file 'weights.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_dense.cpp 
INFO: [HLS 200-10] Adding test bench file 'tb_dense.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb test_image.h 
INFO: [HLS 200-10] Adding test bench file 'test_image.h' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution 'C:/Users/leupe/AC-Project-AI-Model-Quantization-on-FPGA/hls/proj_dense/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [HLS 200-2191] C-Simulation will use clang-16 as the compiler
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../tb_dense.cpp in debug mode
   Compiling ../../../../dense_int8.cpp in debug mode
   Generating csim.exe
--------------------------------
HLS PREDICTION: 3 (Score: 307521)
EXPECTED:       3
--------------------------------
[INFO] Rezultatul a fost scris cu succes in: C:/Users/leupe/AC-Project-AI-Model-Quantization-on-FPGA/hls/hls_result.txt
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:05; Allocated memory: 0.363 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.933 seconds; current allocated memory: 146.758 MB.
INFO: [HLS 200-2191] C-Synthesis will use clang-16 as the compiler
INFO: [HLS 200-10] Analyzing design file 'dense_int8.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.744 seconds; current allocated memory: 149.465 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 6,736 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (C:/Users/leupe/AC-Project-AI-Model-Quantization-on-FPGA/hls/proj_dense/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 699 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/leupe/AC-Project-AI-Model-Quantization-on-FPGA/hls/proj_dense/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 391 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/leupe/AC-Project-AI-Model-Quantization-on-FPGA/hls/proj_dense/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 336 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/leupe/AC-Project-AI-Model-Quantization-on-FPGA/hls/proj_dense/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 257 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/leupe/AC-Project-AI-Model-Quantization-on-FPGA/hls/proj_dense/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/leupe/AC-Project-AI-Model-Quantization-on-FPGA/hls/proj_dense/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/leupe/AC-Project-AI-Model-Quantization-on-FPGA/hls/proj_dense/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/leupe/AC-Project-AI-Model-Quantization-on-FPGA/hls/proj_dense/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/leupe/AC-Project-AI-Model-Quantization-on-FPGA/hls/proj_dense/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (C:/Users/leupe/AC-Project-AI-Model-Quantization-on-FPGA/hls/proj_dense/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 267 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/leupe/AC-Project-AI-Model-Quantization-on-FPGA/hls/proj_dense/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 556 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/leupe/AC-Project-AI-Model-Quantization-on-FPGA/hls/proj_dense/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 556 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/leupe/AC-Project-AI-Model-Quantization-on-FPGA/hls/proj_dense/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 556 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/leupe/AC-Project-AI-Model-Quantization-on-FPGA/hls/proj_dense/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 595 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/leupe/AC-Project-AI-Model-Quantization-on-FPGA/hls/proj_dense/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 638 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/leupe/AC-Project-AI-Model-Quantization-on-FPGA/hls/proj_dense/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' (C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'signed char generic_cast_IEEE754<signed char, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<signed char>::is_signed, bool>::type)' into 'signed char generic_cast_IEEE754<signed char, float>(float, bool)' (C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'signed char generic_cast_IEEE754<signed char, float>(float, bool)' into '__hls_fptosi_float_i8' (C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:49:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i8' into 'quant_relu(int, float)' (dense_int8.cpp:15:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i8' into 'dense_int8(float const*, float*)' (dense_int8.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'quant_relu(int, float)' into 'dense_int8(float const*, float*)' (dense_int8.cpp:23:0)
INFO: [HLS 214-376] Pipelining loop< VITIS_LOOP_38_3> at dense_int8.cpp:38:30 due to pipeline_loops threshold
INFO: [HLS 214-376] Pipelining loop< VITIS_LOOP_79_11> at dense_int8.cpp:79:43 due to pipeline_loops threshold
INFO: [HLS 214-376] Pipelining loop< VITIS_LOOP_110_15> at dense_int8.cpp:110:36 due to pipeline_loops threshold
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_4' is marked as complete unroll implied by the pipeline pragma (dense_int8.cpp:43:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_44_5' is marked as complete unroll implied by the pipeline pragma (dense_int8.cpp:44:38)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_4' (dense_int8.cpp:43:34) in function 'dense_int8' completely with a factor of 3 (dense_int8.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_5' (dense_int8.cpp:44:38) in function 'dense_int8' completely with a factor of 3 (dense_int8.cpp:23:0)
INFO: [HLS 214-115] Multiple burst writes of length 10 and bit width 32 in loop 'VITIS_LOOP_103_12'(dense_int8.cpp:103:24) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dense_int8.cpp:103:24)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 11.636 seconds; current allocated memory: 151.875 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 151.875 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 161.820 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 165.594 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (dense_int8.cpp:49:32) to (dense_int8.cpp:38:30) in function 'dense_int8'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (dense_int8.cpp:79:51) to (dense_int8.cpp:79:43) in function 'dense_int8'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (dense_int8.cpp:15:27) to (dense_int8.cpp:73:30) in function 'dense_int8'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'dense_int8' (dense_int8.cpp:15:30)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 191.324 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_37_2'(dense_int8.cpp:37:26) and 'VITIS_LOOP_38_3'(dense_int8.cpp:38:30) in function 'dense_int8' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_36_1'(dense_int8.cpp:36:22) and 'VITIS_LOOP_37_2'(dense_int8.cpp:37:26) in function 'dense_int8' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_78_10'(dense_int8.cpp:78:39) and 'VITIS_LOOP_79_11'(dense_int8.cpp:79:43) in function 'dense_int8' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_77_9'(dense_int8.cpp:77:34) and 'VITIS_LOOP_78_10'(dense_int8.cpp:78:39) in function 'dense_int8' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_73_8'(dense_int8.cpp:73:30) and 'VITIS_LOOP_77_9'(dense_int8.cpp:77:34) in function 'dense_int8' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_72_7'(dense_int8.cpp:72:26) and 'VITIS_LOOP_73_8'(dense_int8.cpp:73:30) in function 'dense_int8' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_71_6'(dense_int8.cpp:71:22) and 'VITIS_LOOP_72_7'(dense_int8.cpp:72:26) in function 'dense_int8' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_109_14'(dense_int8.cpp:109:32) and 'VITIS_LOOP_110_15'(dense_int8.cpp:110:36) in function 'dense_int8' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_108_13'(dense_int8.cpp:108:28) and 'VITIS_LOOP_109_14'(dense_int8.cpp:109:32) in function 'dense_int8' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_103_12'(dense_int8.cpp:103:24) and 'VITIS_LOOP_108_13'(dense_int8.cpp:108:28) in function 'dense_int8' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_2' (dense_int8.cpp:37:26) in function 'dense_int8'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_1' (dense_int8.cpp:36:22) in function 'dense_int8'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_10' (dense_int8.cpp:78:39) in function 'dense_int8'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_77_9' (dense_int8.cpp:77:34) in function 'dense_int8'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_8' (dense_int8.cpp:73:30) in function 'dense_int8'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_72_7' (dense_int8.cpp:72:26) in function 'dense_int8'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_6' (dense_int8.cpp:71:22) in function 'dense_int8'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_109_14' (dense_int8.cpp:109:32) in function 'dense_int8'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_108_13' (dense_int8.cpp:108:28) in function 'dense_int8'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_103_12' (dense_int8.cpp:103:24) in function 'dense_int8'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.606 seconds; current allocated memory: 216.844 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dense_int8' ...
WARNING: [SYN 201-103] Legalizing function name 'dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_' to 'dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_int8_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln60_5) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'.
WARNING: [HLS 200-448] Lower bound of II is 9 due to multiple bus read operation ('gmem_addr_read', dense_int8.cpp:54) on port 'gmem' (dense_int8.cpp:54), bus read operation ('gmem_addr_1_read', dense_int8.cpp:54) on port 'gmem' (dense_int8.cpp:54), bus read operation ('gmem_addr_2_read', dense_int8.cpp:54) on port 'gmem' (dense_int8.cpp:54), bus read operation ('gmem_addr_3_read', dense_int8.cpp:54) on port 'gmem' (dense_int8.cpp:54), bus read operation ('gmem_addr_4_read', dense_int8.cpp:54) on port 'gmem' (dense_int8.cpp:54), bus read operation ('gmem_addr_5_read', dense_int8.cpp:54) on port 'gmem' (dense_int8.cpp:54), bus read operation ('gmem_addr_6_read', dense_int8.cpp:54) on port 'gmem' (dense_int8.cpp:54), bus read operation ('gmem_addr_7_read', dense_int8.cpp:54) on port 'gmem' (dense_int8.cpp:54), bus read operation ('gmem_addr_8_read', dense_int8.cpp:54) on port 'gmem' (dense_int8.cpp:54) accessing 'gmem' m_axi read
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 45, loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.728 seconds; current allocated memory: 224.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 225.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_int8_Pipeline_VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=sum_3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 23, loop 'VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11'
WARNING: [HLS 200-871] Estimated clock period (9.011 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'dense_int8_Pipeline_VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_7' consists of the following:
	'add' operation 32 bit of DSP[210] ('sum', dense_int8.cpp:90) [210]  (2.100 ns)
	'store' operation ('sum_write_ln75', dense_int8.cpp:75) of variable 'sum', dense_int8.cpp:90 32 bit on local variable 'sum', dense_int8.cpp:75 [282]  (1.707 ns)
	'load' operation 32 bit ('sum_load') on local variable 'sum', dense_int8.cpp:75 [40]  (0.000 ns)
	'select' operation 32 bit ('sum_11_mid2107', dense_int8.cpp:71) [73]  (0.000 ns)
	'select' operation 32 bit ('sum_11_mid275', dense_int8.cpp:71) [90]  (0.698 ns)
	'select' operation 32 bit ('select_ln72_2', dense_int8.cpp:72) [136]  (0.698 ns)
	'store' operation ('sum_write_ln75', dense_int8.cpp:75) of variable 'select_ln72_2', dense_int8.cpp:72 32 bit on local variable 'sum', dense_int8.cpp:75 [138]  (1.707 ns)
	'load' operation 32 bit ('sum_load_1', dense_int8.cpp:90) on local variable 'sum', dense_int8.cpp:75 [144]  (0.000 ns)
	'add' operation 32 bit of DSP[210] ('sum', dense_int8.cpp:90) [210]  (2.100 ns)

Resolution: For help on HLS 200-1016 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 227.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 227.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=sum_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln114) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, loop 'VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15'
WARNING: [HLS 200-871] Estimated clock period (10.114 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_s' consists of the following:
	'add' operation 5 bit ('add_ln110_1', dense_int8.cpp:110) [136]  (1.780 ns)
	'store' operation ('x_write_ln110', dense_int8.cpp:110) of variable 'add_ln110_1', dense_int8.cpp:110 5 bit on local variable 'x', dense_int8.cpp:110 [173]  (1.588 ns)
	'load' operation 5 bit ('x_load', dense_int8.cpp:110) on local variable 'x', dense_int8.cpp:110 [42]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln110', dense_int8.cpp:110) [65]  (1.780 ns)
	'and' operation 1 bit ('and_ln103', dense_int8.cpp:103) [66]  (0.000 ns)
	'and' operation 1 bit ('icmp_ln110_mid2205', dense_int8.cpp:103) [80]  (0.978 ns)
	'or' operation 1 bit ('empty_26', dense_int8.cpp:103) [85]  (0.000 ns)
	'or' operation 1 bit ('empty_27', dense_int8.cpp:103) [86]  (0.000 ns)
	'select' operation 5 bit ('x_2_mid2', dense_int8.cpp:103) [87]  (1.215 ns)
	'icmp' operation 1 bit ('icmp_ln110_1', dense_int8.cpp:110) [95]  (1.780 ns)
	'and' operation 1 bit ('and_ln110', dense_int8.cpp:110) [96]  (0.993 ns)

Resolution: For help on HLS 200-1016 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.71 seconds; current allocated memory: 228.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 228.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_int8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 228.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 228.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_int8_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_int8_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3_conv1_b_ROM_AUTO_1R' to 'dense_int8_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3_conv1_b_Rbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'dense_int8_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3_conv1_w_ROM_AUTO_1R' to 'dense_int8_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3_conv1_w_Rcud' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_int8_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' pipeline 'VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_int8_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3'.
INFO: [RTMG 210-279] Implementing memory 'dense_int8_dense_int8_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3_conv1_b_Rbkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_int8_dense_int8_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3_conv1_w_Rcud' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.723 seconds; current allocated memory: 236.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_int8_Pipeline_VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_int8_Pipeline_VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_7_conv2_w_ROM_AUTO_1R' to 'dense_int8_Pipeline_VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'dense_int8_Pipeline_VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_7_conv2_b_ROM_AUTO_1R' to 'dense_int8_Pipeline_VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOeOg' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_int8_Pipeline_VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_7' pipeline 'VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_32s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_int8_Pipeline_VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_7'.
INFO: [RTMG 210-279] Implementing memory 'dense_int8_dense_int8_Pipeline_VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOdEe' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_int8_dense_int8_Pipeline_VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOeOg' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 3.194 seconds; current allocated memory: 249.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_s_fc_w_ROM_AUTO_1R' to 'dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_s_fc_b_ROM_AUTO_1R' to 'dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITg8j' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_s' pipeline 'VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_s/m_axi_gmem_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_s/m_axi_gmem_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_s/m_axi_gmem_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_s/m_axi_gmem_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_s/m_axi_gmem_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_s/m_axi_gmem_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_s/m_axi_gmem_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_s/m_axi_gmem_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_s/m_axi_gmem_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_s/m_axi_gmem_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_s/m_axi_gmem_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_s/m_axi_gmem_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_s/m_axi_gmem_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_14ns_4ns_14ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_32s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_s'.
INFO: [RTMG 210-279] Implementing memory 'dense_int8_dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITfYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_int8_dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITg8j' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.047 seconds; current allocated memory: 276.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_int8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_int8/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_int8/input_image' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense_int8/output_scores' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dense_int8' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_image', 'output_scores' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_int8'.
INFO: [RTMG 210-278] Implementing memory 'dense_int8_layer1_out_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dense_int8_layer2_out_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.859 seconds; current allocated memory: 276.137 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.417 seconds; current allocated memory: 276.137 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-2225] Wrote inferred directives to file C:/Users/leupe/AC-Project-AI-Model-Quantization-on-FPGA/hls/proj_dense/solution1/syn/inferred_directives.ini
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.167 seconds; current allocated memory: 276.137 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dense_int8.
INFO: [VLOG 209-307] Generating Verilog RTL for dense_int8.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 98.87 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:42; Allocated memory: 129.758 MB.
INFO: [HLS 200-112] Total CPU user time: 10 seconds. Total CPU system time: 10 seconds. Total elapsed time: 53.662 seconds; peak allocated memory: 276.137 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 58s
INFO: [vitis-run 60-1662] Stopping dispatch session having empty uuid.
