// Seed: 2795151728
module module_0 (
    input tri1 id_0,
    input tri id_1,
    output tri0 module_0,
    output tri0 id_3,
    input uwire id_4,
    output tri1 id_5,
    input tri0 id_6,
    input wire id_7,
    output supply1 id_8
);
  tri0 id_10;
  wire id_11;
  supply0 id_12 = id_10;
  assign id_12 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    output tri id_1,
    input supply0 id_2,
    input wor id_3,
    input tri id_4,
    input uwire id_5,
    output tri0 id_6,
    input wand id_7,
    input wor id_8,
    input wire id_9,
    input supply0 id_10,
    input wor id_11,
    input tri0 id_12,
    input tri1 id_13,
    input tri0 id_14,
    output wire id_15,
    input supply1 id_16,
    input supply0 id_17
    , id_36,
    input tri0 id_18,
    input wand id_19,
    input wire id_20,
    output wor id_21,
    output tri0 id_22,
    output supply1 id_23,
    input tri1 id_24,
    output uwire id_25,
    input tri id_26,
    output tri0 id_27,
    input tri id_28,
    output wire id_29,
    output tri0 id_30,
    input tri1 id_31
    , id_37,
    output wire id_32,
    inout wand id_33,
    input tri id_34
);
  assign id_27 = 1;
  module_0(
      id_8, id_34, id_30, id_27, id_14, id_30, id_10, id_28, id_29
  );
endmodule
