[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of UCC27323DGN production of TEXAS INSTRUMENTS from the text:UCCx732x\n1\n2\n3\n48\n7\n6\n5N/C\nINA\nINBGNDN/C\nOUTA\nOUTBVDD\n0.1μFINA\nINB\n1.0μF\nCopyright © 2016, Texas Instruments Incorporated\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.UCC27323 ,UCC27324 ,UCC27325\nUCC37323 ,UCC37324 ,UCC37325\nSLUS492J –JUNE 2001 –REVISED SEPTEMBER 2018\nUCCx732x Dual4-APeakHigh-Speed Low-Side Power-MOSFET Drivers\n11Features\n1•Bi-CMOS Output Architecture\n•±4ADrive Current attheMiller Plateau Region\n•Constant-Current Even atLow Supply Voltages\n•Outputs Paralleled forHigher Drive Current\n•Available inMSOP- PowerPAD ™Package\n•TTL/CMOS Inputs Independent ofSupply Voltage\n•Industry-Standard Pin-Out\n2Applications\n•Switch-Mode Power Supplies\n•DC-DC Converters\n•Solar Inverters, Motor Control, UPS3Description\nThe UCC2732x and UCC3732x family ofhigh-speed\ndual-MOSFET Drivers deliver 4-A source and 4-A\nsink peak current toeffectively drive MOSFETs where\nitisneeded most attheMiller Plateau Region. A\nunique BiPolar and MOSFET hybrid output stage in\nparallel also allows efficient current sourcing and\nsinking atlowsupply voltages. Three standard logic\noptions are offered — dual-inverting, dual-\nnoninverting, and one-inverting and one-noninverting\ndriver. Input thresholds arebased onTTL andCMOS\nand independent ofsupply voltage and feature wide\ninput hysteresis offering excellent noise immunity.\nThe UCC2732x and UCC3732x family isavailable in\nthestandard SOIC-8 (D)orPDIP-8 (P)packages as\nwell asthe thermally enhanced -8pin PowerPAD\nMSOP package (DGN), drastically lowering thermal\nresistance toimprove long term reliability.\nDevice Information(1)\nDEVICE KEY SPECS PACKAGE\nUCCx732x-40C <=Temp <=\n125C\n4.5V <=VDD<=15V\n20ns/15ns -Rise/Fall\ntimes @1.8nF load\n35ns/25ns Rise/Fall\nProp DelaySOIC (8):4.90 mm\n×3.91 mm\nMSOP-PowerPAD\n(8):3.00 mm×3.00\nmm\nPDIP (8):9.81 mm\n×6.35 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nSimplified Application Diagram\n2UCC27323 ,UCC27324 ,UCC27325\nUCC37323 ,UCC37324 ,UCC37325\nSLUS492J –JUNE 2001 –REVISED SEPTEMBER 2018 www.ti.com\nProduct Folder Links: UCC27323 UCC27324 UCC27325 UCC37323 UCC37324 UCC37325Submit Documentation Feedback Copyright ©2001 –2018, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5Device Comparison Table ..................................... 3\n6PinConfiguration andFunctions ......................... 4\n7Specifications ......................................................... 5\n7.1 Absolute Maximum Ratings ...................................... 5\n7.2 ESD Ratings .............................................................. 5\n7.3 Recommended Operating Conditions ....................... 5\n7.4 Thermal Information .................................................. 5\n7.5 Electrical Characteristics ........................................... 6\n7.6 Switching Characteristics .......................................... 6\n7.7 Typical Characteristics .............................................. 8\n8Detailed Description .............................................. 9\n8.1 Overview ................................................................... 9\n8.2 Functional Block Diagram ......................................... 9\n8.3 Feature Description ................................................... 98.4 Device Functional Modes ........................................ 10\n9Application andImplementation ........................ 11\n9.1 Application Information ............................................ 11\n9.2 Typical Application ................................................. 12\n10Power Supply Recommendations ..................... 16\n11Layout ................................................................... 17\n11.1 Layout Guidelines ................................................. 17\n11.2 Layout Example .................................................... 17\n11.3 Thermal Considerations ........................................ 18\n12Device andDocumentation Support ................. 19\n12.1 Documentation Support ........................................ 19\n12.2 Related Links ........................................................ 19\n12.3 Receiving Notification ofDocumentation Updates 19\n12.4 Community Resource ............................................ 19\n12.5 Trademarks ........................................................... 19\n12.6 Electrostatic Discharge Caution ............................ 19\n12.7 Glossary ................................................................ 20\n13Mechanical, Packaging, andOrderable\nInformation ........................................................... 20\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision I(July 2016) toRevision J Page\n•Changed NCdescription from "Noconnection: must begrounded ”to“NoInternal Connection ".......................................... 4\nChanges from Revision H(May 2013) toRevision I Page\n•Added ESD Ratings table, Feature Description section, Device Functional Modes ,Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section ................................................................................................. 1\n•Deleted Power Dissipation rows from Absolute Maximum Ratings ...................................................................................... 5\nChanges from Revision G(March 2010) toRevision H Page\n•Changed DSCHOTTKY diode direction andvoltage ofzener diode from 5.5to4.5VinFigure 7............................................ 13\n•Added three paragraphs after firstparagraph ofOperational Waveforms andCircuit Layout section before Figure 9....... 16\n3UCC27323 ,UCC27324 ,UCC27325\nUCC37323 ,UCC37324 ,UCC37325\nwww.ti.com SLUS492J –JUNE 2001 –REVISED SEPTEMBER 2018\nProduct Folder Links: UCC27323 UCC27324 UCC27325 UCC37323 UCC37324 UCC37325Submit Documentation Feedback Copyright ©2001 –2018, Texas Instruments Incorporated(1) D(SOIC-8) andDGN (PowerPAD-MSOP) packages areavailable taped andreeled. Add Rsuffix todevice type (forexample\nUCC27323DR, UCC27324DGNR) toorder quantities of2,500 devices perreelforDor1,000 devices perreelforDGN package.\n(2) ThePowerPAD isnotdirectly connected toanyleads ofthepackage. However, thePowerPAD iselectrically andthermally connected to\nthesubstrate which istheground ofthedevice.5Device Comparison Table\nOUTPUT CONFIGURATIONTEMPERATURE\nRANGE\nTA=TJPACKAGED DEVICES(1)\nSOIC-8 (D)MSOP-8 PowerPAD\n(DGN)(2) PDIP-8 (P)\nDual inverting–40°Cto+125 °C UCC27323D UCC27323DGN UCC27323P\n0°Cto+70°C UCC37323D UCC37323DGN UCC37323P\nDual noninverting–40°Cto+125 °C UCC27324D UCC27324DGN UCC27324P\n0°Cto+70°C UCC37324D UCC37324DGN UCC37324P\nOne inverting, onenoninverting–40°Cto+125 °C UCC27325D UCC27325DGN UCC27325P\n0°Cto+70°C UCC37325D UCC37325DGN UCC37325P\n4UCC27323 ,UCC27324 ,UCC27325\nUCC37323 ,UCC37324 ,UCC37325\nSLUS492J –JUNE 2001 –REVISED SEPTEMBER 2018 www.ti.com\nProduct Folder Links: UCC27323 UCC27324 UCC27325 UCC37323 UCC37324 UCC37325Submit Documentation Feedback Copyright ©2001 –2018, Texas Instruments Incorporated6PinConfiguration andFunctions\nD,DGN, orPPackage\n8-Pin SOIC, MSOP With PowerPAD, orPDIP\nTopView\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME NO.\nGND 3 —Common ground :This ground should beconnected very closely tothesource ofthepower MOSFET\nwhich thedriver isdriving.\nINA 2 IInput A:Input signal oftheAdriver which haslogic compatible threshold andhysteresis. Ifnotused,\nthisinput must betiedtoeither VDD orGND; itmust notbeleftfloating.\nINB 4 IInput B:Input signal oftheAdriver which haslogic compatible threshold andhysteresis. Ifnotused,\nthisinput must betiedtoeither VDD orGND; itmust notbeleftfloating.\nN/C 1 — NoInternal Connection\nN/C 8 — NoInternal Connection\nOUTA 7 ODriver output A:Theoutput stage iscapable ofproviding 4-Adrive current tothegate ofapower\nMOSFET.\nOUTB 5 ODriver output B:Theoutput stage iscapable ofproviding 4-Adrive current tothegate ofapower\nMOSFET.\nVDD 6 I Supply :Supply voltage andthepower input connection forthisdevice.\n5UCC27323 ,UCC27324 ,UCC27325\nUCC37323 ,UCC37324 ,UCC37325\nwww.ti.com SLUS492J –JUNE 2001 –REVISED SEPTEMBER 2018\nProduct Folder Links: UCC27323 UCC27324 UCC27325 UCC37323 UCC37324 UCC37325Submit Documentation Feedback Copyright ©2001 –2018, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Allvoltages arewith respect toGND. Currents arepositive into, negative outofthespecified terminal.7Specifications\n7.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)(2)\nMIN MAX UNIT\nAnalog input voltage (INA, INB) –0.3toVDD+0.3V nottoexceed 16 V\nOutput body diode DCcurrent (OUTA, OUTB) 0.2\nA IOUT_DC\nIOUT_PULSEDOutput current (OUTA, OUTB)DC 0.2\nPulsed (0.5µs) 4.5\nOutput voltage (OUTA, OUTB) 16 V\nVDD Supply voltage –0.3 16 V\nTJ Junction operating temperature –55 150\n°C\nTstg Storage temperature –65 150\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.7.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)4000\nV Charged-device model (CDM), perJEDEC specification JESD22-\nC101(2) 1000\n7.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nSupply voltage 4.5 15 V\nInput voltage 0 15 V\nOperating junction temperatureUCC2732x –40 125 °C\nUCC3732x 0 70 °C\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.7.4 Thermal Information\nTHERMAL METRIC(1)UCCx732x\nUNITD\n(SOIC)DGN\n(MSOP With\nPowerPAD)P\n(PDIP)\n8PINS 8PINS 8PINS\nRθJA Junction-to-ambient thermal resistance 107.3 56.6 55.5 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 52.2 52.8 45.3 °C/W\nRθJB Junction-to-board thermal resistance 47.3 32.6 32.6 °C/W\nψJT Junction-to-top characterization parameter 10.2 1.8 23 °C/W\nψJB Junction-to-board characterization parameter 46.8 32.3 32.5 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance N/A 5.9 N/A °C/W\n6UCC27323 ,UCC27324 ,UCC27325\nUCC37323 ,UCC37324 ,UCC37325\nSLUS492J –JUNE 2001 –REVISED SEPTEMBER 2018 www.ti.com\nProduct Folder Links: UCC27323 UCC27324 UCC27325 UCC37323 UCC37324 UCC37325Submit Documentation Feedback Copyright ©2001 –2018, Texas Instruments Incorporated(1) Thepullup andpulldown circuits ofthedriver arebipolar andMOSFET transistors inparallel. Thepulsed output current rating isthe\ncombined current from thebipolar andMOSFET transistors.\n(2) Thepullup andpulldown circuits ofthedriver arebipolar andMOSFET transistors inparallel. Theoutput resistance istheRDS(ON) ofthe\nMOSFET transistor when thevoltage onthedriver output isless than thesaturation voltage ofthebipolar transistor.7.5 Electrical Characteristics\nVDD=4.5to15V,TA=TJ(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nINPUT (INA, INB)\nVIN_H Logic 1input threshold 2\nV\nVIN_L Logic 0input threshold 1\nInput current 0V←VIN←VDD –10 10 µA\nOUTPUT (OUTA, OUTB)\nOutput current VDD=14V(1)4 A\nVOH High-level output voltage VOH=VDD–VOUT,IOUT=–10mA 300 450\nmV\nVOL Low-level output level IOUT=10mA 22 45\nOutput resistance highTA=25°C,IOUT=–10mA, VDD=14V(2)25 30 35\nΩTA=fullrange, IOUT=–10mA, VDD=14V(2)18 42\nOutput resistance lowTA=25°C,IOUT=10mA, VDD=14V(2)1.9 2.2 2.5\nTA=fullrange, IOUT=10mA, VDD=14V(2)1.2 4\nLatch-up protection 500 mA\nOVERALL\nIDDStatic Operating\nCurrentUCCx7323INA=0V,INB=0V 300 450\nµAINA=0V,INB=HIGH 300 450\nINA=HIGH, INB=0V 300 450\nINA=HIGH, INB=HIGH 300 450\nUCCx7324INA=0V,INB=0V 2 50\nINA=0V,INB=HIGH 300 450\nINA=HIGH, INB=0V 300 450\nINA=HIGH, INB=HIGH 600 750\nUCCx7325INA=0V,INB=0V 150 300\nINA=0V,INB=HIGH 450 600\nINA=HIGH, INB=0V 150 300\nINA=HIGH, INB=HIGH 450 600\n7.6 Switching Characteristics\nover operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nTR Rise time (OUTA, OUTB) CLOAD =1.8nF,seeFigure 1 20 40\nnsTF Falltime (OUTA, OUTB) CLOAD =1.8nF,seeFigure 1 15 40\nTD1 Delay, INrising (INtoOUT) CLOAD =1.8nF,seeFigure 1 25 40\nTD2 Delay, INfalling (INtoOUT) CLOAD =1.8nF,seeFigure 1 35 35\n+5V\nINPUT\n16V\nOUTPUT0V\n0V10%90%\n10%90%(a)\n90%90%\n10%90%(b)\nINPUT\nOUTPUT10%\ntD1 tD2 tFtR\ntD1tRtF\ntD2\n7UCC27323 ,UCC27324 ,UCC27325\nUCC37323 ,UCC37324 ,UCC37325\nwww.ti.com SLUS492J –JUNE 2001 –REVISED SEPTEMBER 2018\nProduct Folder Links: UCC27323 UCC27324 UCC27325 UCC37323 UCC37324 UCC37325Submit Documentation Feedback Copyright ©2001 –2018, Texas Instruments IncorporatedFigure 1.Switching Waveforms for(a)Inverting Driver and(b)Noninverting Driver\n-501.21.31.41.51.61.71.81.92.0\n125 -25 0 25 50 100 75VON-□Input□Threshold□Voltage□-□V\nTJ-□Temperature□- /c176CVDD=□15□V\nVDD=□10□V\nVDD=□4.5□V\n12141618202230\n242628\nVDD-□Supply□V oltage□-□VtD1□-□Delay□Time□-□ns\n1□nF4.7□nF\n2.2□nF10□nF\n470□pF\n4 10 16 8 6 12 14\ntD2□-□Delay□Time□-□ns\nVDD-□Supply□V oltage□-□V20222426323438\n283036\n1□nF4.7□nF\n2.2□nF10□nF\n470□pF\n4 10 16 8 6 12 14\n8UCC27323 ,UCC27324 ,UCC27325\nUCC37323 ,UCC37324 ,UCC37325\nSLUS492J –JUNE 2001 –REVISED SEPTEMBER 2018 www.ti.com\nProduct Folder Links: UCC27323 UCC27324 UCC27325 UCC37323 UCC37324 UCC37325Submit Documentation Feedback Copyright ©2001 –2018, Texas Instruments Incorporated7.7 Typical Characteristics\nFigure 2.Delay Time (tD1)vsSupply VoltageFigure 3.Delay Time (tD2)vsSupply Voltage\nFigure 4.Input Threshold vsTemperature\n1\nOUTAN/C\n2INA\n3 GND7N/C8INVERTING\nNON-INVERTING\nOUTB\n45INVERTING\nNON-INVERTING INB6 VDD\nCopyright © 2016, Texas Instruments Incorporated\n9UCC27323 ,UCC27324 ,UCC27325\nUCC37323 ,UCC37324 ,UCC37325\nwww.ti.com SLUS492J –JUNE 2001 –REVISED SEPTEMBER 2018\nProduct Folder Links: UCC27323 UCC27324 UCC27325 UCC37323 UCC37324 UCC37325Submit Documentation Feedback Copyright ©2001 –2018, Texas Instruments Incorporated8Detailed Description\n8.1 Overview\nThe UCC2732x andUCC3732x family ofhigh-speed dual MOSFET drivers candeliver large peak currents into\ncapacitive loads. Three standard logic options areoffered –dual-inverting, dual-noninverting and one-inverting\nandone-noninverting driver. Using adesign thatinherently minimizes shoot-through current, these drivers deliver\n4Aofcurrent where itisneeded most attheMiller plateau region during theMOSFET switching transition. A\nunique Bipolar andMOSFET hybrid output stage inparallel also allows efficient current sourcing andsinking at\nlowsupply voltages.\n8.2 Functional Block Diagram\n8.3 Feature Description\n8.3.1 Input Stage\nThe input thresholds have a3.3-V logic sensitivity over thefullrange ofVDDvoltage; yetitisequally compatible\nwith 0VtoVDDsignals.\nThe inputs ofUCC2732x and UCC3732x family ofdrivers aredesigned towithstand 500-mA reverse current\nwithout either damage totheICforlogic upset. The input stage ofeach driver must bedriven byasignal with a\nshort riseorfalltime. This condition issatisfied intypical power-supply applications, where theinput signals are\nprovided byaPWM controller orlogic gates with fasttransition times (<200ns).The input stages tothedrivers\nfunction asadigital gate, and arenotintended forapplications where aslow-changing input voltage isused to\ngenerate aswitching output when thelogic threshold oftheinput section isreached. While thismay notbe\nharmful tothedriver, theoutput ofthedriver may switch repeatedly atahigh frequency.\nUsers should notattempt toshape theinput signals tothedriver inanattempt toslow down (ordelay) thesignal\nattheoutput. Iflimited riseorfalltimes tothepower device isdesired, anexternal resistance canbeadded\nbetween theoutput ofthedriver and theload device, which isgenerally apower MOSFET gate. The external\nresistor may also help remove power dissipation from thedevice package, asdiscussed in(see Thermal\nConsiderations ).\nImportantly, input signal ofthetwochannels, INAandINB, which haslogic compatible threshold andhysteresis.\nIfnotused, INAandINBmust betiedtoeither VDD orGND; itmust notbeleftfloating.\n8.3.2 Output Stage\nInverting outputs oftheUCCx7323 and OUTA oftheUCCx7325 areintended todrive external P-channel\nMOSFETs. Noninverting outputs oftheUCCx7324 andOUTB oftheUCCx7325 areintended todrive external N-\nChannel MOSFETs.\n10UCC27323 ,UCC27324 ,UCC27325\nUCC37323 ,UCC37324 ,UCC37325\nSLUS492J –JUNE 2001 –REVISED SEPTEMBER 2018 www.ti.com\nProduct Folder Links: UCC27323 UCC27324 UCC27325 UCC37323 UCC37324 UCC37325Submit Documentation Feedback Copyright ©2001 –2018, Texas Instruments IncorporatedFeature Description (continued)\nEach output stage iscapable ofsupplying ±4-Apeak current pulses and swings toboth VDD and GND. The\npullup andpulldown circuits ofthedriver areconstructed ofbipolar andMOSFET transistors inparallel. Thepeak\noutput current rating isthecombined current from thebipolar andMOSFET transistors. The output resistance is\ntheRDS(on) oftheMOSFET transistor when thevoltage onthedriver output isless than thesaturation voltage of\nthebipolar transistor. Each output stage also provides avery lowimpedance toovershoot andundershoot dueto\nthebody diode oftheexternal MOSFET.\nThis means thatinmany cases, external-Schottky-clamp diodes arenotrequired. The UCCx732x family delivers\n4Aofgate drive where itismost needed during theMOSFET switching transition –attheMiller plateau region –\nproviding improved efficiency gains. Aunique Bipolar and MOSFET hybrid output stage inparallel also allows\nefficient current sourcing atlowsupply voltages.\n8.4 Device Functional Modes\nWith VDD power supply intherange of4.5Vto15V,theoutput stage isdependent onthestates oftheHIand\nLIpins. Table 1shows theUCCx732x truth table.\nTable 1.Input andOutput Table\nINPUTS (VIN_L, VIN_H) UCC37323x UCC37324x UCC37325x\nINA INB OUTA OUTB OUTA OUTB OUTA OUTB\nL L H H L L H L\nL H H L L H H H\nH L L H H L L L\nH H L L H H L H\nImportantly, ifINAandINBarenotused, they must betiedtoeither VDD orGND; itmust notbeleftfloating.\n11UCC27323 ,UCC27324 ,UCC27325\nUCC37323 ,UCC37324 ,UCC37325\nwww.ti.com SLUS492J –JUNE 2001 –REVISED SEPTEMBER 2018\nProduct Folder Links: UCC27323 UCC27324 UCC27325 UCC37323 UCC37324 UCC37325Submit Documentation Feedback Copyright ©2001 –2018, Texas Instruments Incorporated9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nHigh-frequency power supplies often require high-speed, high-current drivers such astheUCCx732x family. A\nleading application istheneeded toprovide ahigh-power buffer stage between thePWM output ofthecontrol IC\nandthegates oftheprimary power MOSFET orIGBT switching devices. Inother cases, thedriver ICisused to\ndrive thepower-device gates through adrive transformer. Synchronous rectification supplies arealso needed to\nsimultaneously drive multiple devices which presents anextremely large load tothecontrol circuitry.\nDriver ICsareused when having theprimary PWM regulator ICdirectly drive theswitching devices forone or\nmore reasons isnotfeasible. The PWMIC does nothave thebrute drive capability required fortheintended\nswitching MOSFET, limiting theswitching performance intheapplication. Inother cases there may beadesire to\nminimize theeffect ofhigh-frequency switching noise byplacing thehigh current driver physically close tothe\nload. Also, newer ICsthattarget thehighest operating frequencies donotincorporate onboard gate drivers atall.\nTheir PWM outputs areonly intended todrive thehigh impedance input toadriver such astheUCCx732x.\nFinally, thecontrol ICisunder thermal stress duetopower dissipation, andanexternal driver helps bymoving\ntheheat from thecontroller toanexternal package.\nUCCx732x\n1\n2\n3\n48\n7\n6\n5N/C\nINA\nINBGNDN/C\nOUTA\nOUTBVDD\n0.1μFINA\nINB\n1.0μF\nCopyright © 2016, Texas Instruments Incorporated\n12UCC27323 ,UCC27324 ,UCC27325\nUCC37323 ,UCC37324 ,UCC37325\nSLUS492J –JUNE 2001 –REVISED SEPTEMBER 2018 www.ti.com\nProduct Folder Links: UCC27323 UCC27324 UCC27325 UCC37323 UCC37324 UCC37325Submit Documentation Feedback Copyright ©2001 –2018, Texas Instruments Incorporated9.2 Typical Application\nFigure 5.UCCx732x Driving Two Independent MOSFETs\n9.2.1 Design Requirements\nToselect proper device from UCCx732x family, TIrecommends first checking theappropriate logic forthe\noutputs. UCCx7323 has dual inverting outputs; UCCx7324 has dual noninverting outputs; UCCx7325 have\ninverting channel Aandnoninverting channel B.Moreover, some design considerations must beevaluated firstin\norder tomake themost appropriate selection. Among these considerations areVDD, drive current, and power\ndissipation.\n9.2.2 Detailed Design Procedure\n9.2.2.1 Source/Sink Capabilities During Miller Plateau\nLarge power MOSFETs present alarge load tothecontrol circuitry. Proper drive isrequired forefficient, reliable\noperation. The UCCx732x drivers have been optimized toprovide maximum drive toapower MOSFET during\ntheMiller plateau region oftheswitching transition. This interval occurs while thedrain voltage isswinging\nbetween thevoltage levels dictated bythepower topology, requiring thecharging/discharging ofthedrain-gate\ncapacitance with current supplied orremoved bythedriver device [1].\nTwo circuits areused totestthecurrent capabilities oftheUCCx732x driver. Ineach case external circuitry is\nadded toclamp theoutput near 5Vwhile theICissinking orsourcing current. Aninput pulse of250 nsis\napplied atafrequency of1kHz intheproper polarity fortherespective test. Ineach testthere isatransient\nperiod where thecurrent peaked upand then settled down toasteady-state value. The noted current\nmeasurements aremade atatime of200nsafter theinput pulse isapplied, after theinitial transient. [1]\nThe firstcircuit inFigure 6isused toverify thecurrent sink capability when theoutput ofthedriver isclamped\naround 5V,atypical value ofgate-source voltage during theMiller plateau region. The UCCx7323 isfound to\nsink 4.5AatVDD =15Vand4.28 AatVDD =12V.\nUCCx7323\n1\n2\n3\n48\n7\n6\n5N/C\nINA\nINBGNDN/C\nOUTA\nOUTBVDD\n1 µF CER\nAL EL1 µF CER\nAL EL10 Ω\nRSNS\n0.1 ΩVSNSDSCHOTTKYVDD\n4.5V\nSignal\nGenerator\nproducing\n250 ns wide\npulse\n100 µF100 µF\nCopywright © 2016, Texas Instruments Incorporated\nUCCx 7323\n1\n2\n3\n48\n7\n6\n5N/C N/C\nINA\nINBGNDOUTA\nOUTBVDD\n1 µF CER\n100 µF\nAL EL1µF CER 100µF\nAL ELVADJ\n5.5V10 Ω\nRSNS\n0.1 ΩVSNSSignal\nGenerator\nproducing\n250 ns wide\npulseDSCHOTTKYVDD\nCopyright © 2016, Texas Instruments Incorporated\n13UCC27323 ,UCC27324 ,UCC27325\nUCC37323 ,UCC37324 ,UCC37325\nwww.ti.com SLUS492J –JUNE 2001 –REVISED SEPTEMBER 2018\nProduct Folder Links: UCC27323 UCC27324 UCC27325 UCC37323 UCC37324 UCC37325Submit Documentation Feedback Copyright ©2001 –2018, Texas Instruments IncorporatedTypical Application (continued)\nFigure 6.Current Sink Capability Test\nThe circuit shown inFigure 7isused totestthecurrent source capability with theoutput clamped toaround 5V\nwith astring ofZener diodes. TheUCCx7323 isfound tosource 4.8AatVDD =15Vand3.7AatVDD =12V.\nFigure 7.Current Source Capability Test\nUCCx7323/4\n1\n2\n3\n48\n7\n6\n5N/C\nINA\nINBGNDN/C\nOUTA\nOUTBVDD\n0.1\x1dFIN\n1.0\x1dFRG\nRG\n14UCC27323 ,UCC27324 ,UCC27325\nUCC37323 ,UCC37324 ,UCC37325\nSLUS492J –JUNE 2001 –REVISED SEPTEMBER 2018 www.ti.com\nProduct Folder Links: UCC27323 UCC27324 UCC27325 UCC37323 UCC37324 UCC37325Submit Documentation Feedback Copyright ©2001 –2018, Texas Instruments IncorporatedTypical Application (continued)\n9.2.2.2 Parallel Outputs\nThe AandBdrivers may becombined intoasingle driver byconnecting theINA/INB inputs together asclose to\ntheICaspossible, and theOUTA/OUTB outputs tiestogether iftheexternal gate drive resistor isnotused. In\nsome cases where theexternal gate drive resistor isused, Tirecommends thattheresistor canbeequally split in\nOUTA and OUTB respectively toreduce theparasitic inductance induce unbalance between twochannels, as\nshow inFigure 8.\nFigure 8.Parallel Operation ofUCCx7323 andUCCx7324\nImportant consideration about paralleling two channels forUCCx7323/4 include: 1)INA and INB should be\nshorted inPCB layout asclose tothedevice aspossible, aswell asforOUTA and OUTB, inwhich condition\nPCB layout parasitic mismatching between twochannels could beminimized. 2)INA/B input slope signal should\nbefast enough toavoid mismatched VIN_H/VIN_L,td1/td2between channel-A and channel-B. TIrecommends\nhaving input signal slope faster than 20V/us.\n9.2.2.3 VDD\nAlthough quiescent VDD current isvery low, total supply current willbehigher, depending onOUTA andOUTB\ncurrent andtheprogrammed oscillator frequency. Total VDD current isthesum ofquiescent VDD current andthe\naverage OUT current. Knowing theoperating frequency and theMOSFET gate charge (Qg),average OUT\ncurrent canbecalculated using Equation 1.\nIOUT=Qg×f\nwhere fisfrequency (1)\nForthebest high-speed circuit performance, twoVDD bypass capacitors arerecommended toprevent noise\nproblems. The useofsurface mount components ishighly recommended. A0.1-µFceramic capacitor should be\nlocated closest totheVDD toground connection. Inaddition, alarger capacitor (such as1µFandabove) with\nrelatively lowESR should beconnected inparallel, tohelp deliver thehigh current peaks totheload. Theparallel\ncombination ofcapacitors should present alowimpedance characteristic fortheexpected current levels inthe\ndriver application.\n9.2.2.4 Driver Current and Power Requirements\nThe UCCx732x family ofdrivers iscapable ofdelivering 4Aofcurrent toaMOSFET gate foraperiod oftens of\nnanoseconds. High peak current isrequired toturn thedevice ONquickly. Then, toturn thedevice OFF, the\ndriver isrequired tosink asimilar amount ofcurrent toground. This repeats attheoperating frequency ofthe\npower device. AMOSFET isused inthisdiscussion because itisthemost common type ofswitching device\nused inhigh-frequency power conversion equipment.\n15UCC27323 ,UCC27324 ,UCC27325\nUCC37323 ,UCC37324 ,UCC37325\nwww.ti.com SLUS492J –JUNE 2001 –REVISED SEPTEMBER 2018\nProduct Folder Links: UCC27323 UCC27324 UCC27325 UCC37323 UCC37324 UCC37325Submit Documentation Feedback Copyright ©2001 –2018, Texas Instruments IncorporatedTypical Application (continued)\nReference [1]andreference [2]discuss thecurrent required todrive apower MOSFET andother capacitive-input\nswitching devices. Reference [2]includes information ontheprevious generation ofbipolar ICgate drivers.\nWhen adriver ICistested with adiscrete, capacitive load, itisafairly simple matter tocalculate thepower thatis\nrequired from thebias supply. The energy thatmust betransferred from thebias supply tocharge thecapacitor\nisgiven byEquation 2.\nE=½CV2\nwhere\n•Cistheload capacitor\n•Visthebias voltage feeding thedriver (2)\nThere isanequal amount ofenergy transferred toground when thecapacitor isdischarged. This leads toa\npower loss given byEquation 3.\nP=CV2×f\nwhere fistheswitching frequency (3)\nThis power isdissipated intheresistive elements ofthecircuit. Thus, with noexternal resistor between thedriver\nand gate, thispower isdissipated inside thedriver. Half ofthetotal power isdissipated when thecapacitor is\ncharged, and theother half isdissipated when thecapacitor isdischarged. Anactual example using the\nconditions oftheprevious gate drive waveform should help clarify this.\nWith VDD=12V,CLOAD =10nF,andf=300kHz, thepower loss canbecalculated asEquation 4.\nP=10nF×(12V)2×(300 kHz) =0.432 W (4)\nWith a12-V supply, thisequates toacurrent of(see Equation 5):\nI=P/V=0.432 W/12V=36mA (5)\nThe actual current measured from thesupply was 0.037 A,andisvery close tothepredicted value. But, theIDD\ncurrent that isdue totheICinternal consumption should beconsidered. With noload theICcurrent draw is\n0.0027 A.Under thiscondition theoutput riseand falltimes arefaster than with aload. This could lead toan\nalmost insignificant, yetmeasurable current duetocross-conduction intheoutput stages ofthedriver. However,\nthese small current differences are buried inthe high frequency switching spikes, and are beyond the\nmeasurement capabilities ofabasic labsetup. Themeasured current with 10-nF load isreasonably close tothat\nexpected.\nTheswitching load presented byapower MOSFET canbeconverted toanequivalent capacitance byexamining\nthegate charge required toswitch thedevice. This gate charge includes theeffects oftheinput capacitance plus\ntheadded charge needed toswing thedrain ofthedevice between theONandOFF states. Most manufacturers\nprovide specifications that provide thetypical and maximum gate charge, innC, toswitch thedevice under\nspecified conditions. Using thegate charge Qg,one can determine thepower that must bedissipated when\ncharging acapacitor. This isdone byusing theequivalence Qg=Ceff×Vtoprovide Equation 6forpower:\nP=C×V2×f=V×Qg×f (6)\nEquation 6allows apower designer tocalculate thebias power required todrive aspecific MOSFET gate ata\nspecific bias voltage andaspecific switching frequency.\n9.2.3 Application Curves\nFigure 9shows thecircuit performance achievable with asingle driver (half ofthe8-pin IC)driving a10-nF load.\nThe input pulse width (not shown) issetto300 nstoshow both transitions intheoutput waveform. Note the\nlinear riseandfalledges oftheswitching waveforms which isduetotheconstant output current characteristic of\nthedriver asopposed totheresistive output impedance oftraditional MOSFET-based gate drivers.\nSink and source currents ofthedriver aredependent upon theVDD value and theoutput capacitive load. The\nlarger theVDD value, thehigher thecurrent capability; also, thelarger thecapacitive load, thehigher thecurrent\nsink andsource capability.\nTrace resistance andinductance, including wires andcables fortesting, slows down theriseandfalltimes ofthe\noutputs; thus reducing thecurrent capabilities ofthedriver.\n16UCC27323 ,UCC27324 ,UCC27325\nUCC37323 ,UCC37324 ,UCC37325\nSLUS492J –JUNE 2001 –REVISED SEPTEMBER 2018 www.ti.com\nProduct Folder Links: UCC27323 UCC27324 UCC27325 UCC37323 UCC37324 UCC37325Submit Documentation Feedback Copyright ©2001 –2018, Texas Instruments IncorporatedTypical Application (continued)\nToachieve higher current results, reduce resistance and inductance ontheboard asmuch aspossible and\nincrease thecapacitive load value inorder toswamp outtheeffect ofinductance values.\nCL=10nF,CL=10nF,VDD =12V\nFigure 9.Rising andFalling Time ofUCCx732x\n10Power Supply Recommendations\nTherecommended bias supply voltage range forUCCx732x isfrom 4.5Vto15V.Theupper endofthisrange is\ndriven bythe16Vabsolute maximum voltage rating oftheVDD. TIrecommends keeping proper margin toallow\nfortransient voltage spikes.\nAlocal bypass capacitor must beplaced between theVDD andGND pins. And thiscapacitor must beplaced as\nclose tothedevice aspossible. AlowESR, ceramic surface mount capacitor isrecommended. TIrecommends\nusing 2capacitors across VDD andGND: a100-nF ceramic surface-mount capacitor forhigh frequency filtering\nplaced very close toVDD andGND pin,andanother surface-mount capacitor, 220nFto\n10µF,forICbias requirements.\nUCCx732x\nINA\nGND\nINBOUTA\nVDD\nOUTBGround plane \n(Bottom Layer)\nBypassing Cap, 0.1 \x1dFExt. Gate Resistance\n(Ch-A)\nTo Ch-A \nLoad\nExt. Gate Resistance\n(Ch-B)To Ch-B \nLoad\nBypassing Cap, 1.0 \x1dF\n17UCC27323 ,UCC27324 ,UCC27325\nUCC37323 ,UCC37324 ,UCC37325\nwww.ti.com SLUS492J –JUNE 2001 –REVISED SEPTEMBER 2018\nProduct Folder Links: UCC27323 UCC27324 UCC27325 UCC37323 UCC37324 UCC37325Submit Documentation Feedback Copyright ©2001 –2018, Texas Instruments Incorporated11Layout\n11.1 Layout Guidelines\nOptimum performance ofhigh and low-side gate drivers cannot beachieved without taking due considerations\nduring circuit board layout. Thefollowing points areemphasized:\n1)Low ESR/ESL capacitors must beconnected close totheICbetween VDD and GND pins tosupport high\npeak currents drawn from VDD during theturn-on oftheexternal MOSFETs.\n2)Grounding considerations:\nThe first priority indesigning grounding connections istoconfine thehigh peak currents that charge and\ndischarge theMOSFET gates toaminimal physical area. This willdecrease theloop inductance and\nminimize noise issues onthegate terminals oftheMOSFETs. The gate driver must beplaced asclose as\npossible totheMOSFETs.\nStar-point grounding isagood way tominimize noise coupling from onecurrent loop toanother. The GND of\nthedriver isconnected totheother circuit nodes such assource ofpower MOSFET and ground ofPWM\ncontroller atone, single point. The connected paths must beasshort aspossible toreduce inductance and\nbeaswide aspossible toreduce resistance.\nUse aground plane toprovide noise shielding. Fast riseandfalltimes atOUT may corrupt theinput signals\nduring transition. The ground plane must notbeaconduction path foranycurrent loop. Instead theground\nplane must beconnected tothestar-point with onesingle trace toestablish theground potential. Inaddition\ntonoise shielding, theground plane canhelp inpower dissipation aswell.\n3)Innoisy environments, tying inputs ofanunused channel oftheUCC2742x device toVDD orGND using short\ntraces inorder toensure thattheoutput isenabled andtoprevent noise from causing malfunction intheoutput\nmay benecessary.\n4)Separate power traces andsignal traces, such asoutput andinput signals.\n11.2 Layout Example\nFigure 10.Recommended PCB Layout forUCCx732x\n18UCC27323 ,UCC27324 ,UCC27325\nUCC37323 ,UCC37324 ,UCC37325\nSLUS492J –JUNE 2001 –REVISED SEPTEMBER 2018 www.ti.com\nProduct Folder Links: UCC27323 UCC27324 UCC27325 UCC37323 UCC37324 UCC37325Submit Documentation Feedback Copyright ©2001 –2018, Texas Instruments Incorporated11.3 Thermal Considerations\nThe useful range ofadriver isgreatly affected bythedrive power requirements oftheload and thethermal\ncharacteristics oftheICpackage. Inorder forapower driver tobeuseful over aparticular temperature range, the\npackage must allow fortheefficient removal oftheheat produced while keeping thejunction temperature within\nrated limits. The UCCx732x family ofdrivers isavailable inthree different packages tocover arange of\napplication requirements.\nThe MSOP PowerPAD-8 (DGN) package significantly relieves thisconcern byoffering aneffective means of\nremoving theheat from thesemiconductor junction. Asillustrated inreference [3],thePowerPAD packages offer\nalead-frame diepadthatisexposed atthebase ofthepackage. This padissoldered tothecopper onthePC\nboard directly underneath theICpackage, reducing theθJCdown to4.7°C/W. Data ispresented inreference [3]\ntoshow that thepower dissipation can bequadrupled inthePowerPAD configuration when compared tothe\nstandard packages. The PCboard must bedesigned with thermal lands andthermal vias tocomplete theheat\nremoval subsystem, assummarized inreference [4].This design allows asignificant improvement inheat sinking\nover thatwhich isavailable intheDorPpackages, andisshown tomore than double thepower capability ofthe\nDandPpackages.\nNOTE\nThe PowerPAD isnotdirectly connected toany leads ofthepackage. However, the\nPowerPad iselectrically and thermally connected tothesubstrate which istheground of\nthedevice.\n19UCC27323 ,UCC27324 ,UCC27325\nUCC37323 ,UCC37324 ,UCC37325\nwww.ti.com SLUS492J –JUNE 2001 –REVISED SEPTEMBER 2018\nProduct Folder Links: UCC27323 UCC27324 UCC27325 UCC37323 UCC37324 UCC37325Submit Documentation Feedback Copyright ©2001 –2018, Texas Instruments Incorporated12Device andDocumentation Support\n12.1 Documentation Support\n12.1.1 Related Documentation\nSee thefollowing forrelated documentation:\n1.Power Supply Seminar SEM-1400 Topic 2,Design And Application Guide ForHigh Speed MOSFET Gate\nDrive Circuits (SLUP133)\n2.Practical Considerations inHigh Performance MOSFET, IGBT andMCT Gate Drive Circuits (SLUA105)\n3.PowerPad Thermally Enhanced Package (SLMA002)\n4.PowerPAD Made Easy (SLMA004)\n12.2 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 2.Related Links\nPARTS PRODUCT FOLDER SAMPLE &BUYTECHNICAL\nDOCUMENTSTOOLS &\nSOFTWARESUPPORT &\nCOMMUNITY\nUCC27323 Click here Click here Click here Click here Click here\nUCC27324 Click here Click here Click here Click here Click here\nUCC27325 Click here Click here Click here Click here Click here\nUCC37323 Click here Click here Click here Click here Click here\nUCC37324 Click here Click here Click here Click here Click here\nUCC37325 Click here Click here Click here Click here Click here\n12.3 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n12.4 Community Resource\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n12.5 Trademarks\nPowerPAD, E2E aretrademarks ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n12.6 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n20UCC27323 ,UCC27324 ,UCC27325\nUCC37323 ,UCC37324 ,UCC37325\nSLUS492J –JUNE 2001 –REVISED SEPTEMBER 2018 www.ti.com\nProduct Folder Links: UCC27323 UCC27324 UCC27325 UCC37323 UCC37324 UCC37325Submit Documentation Feedback Copyright ©2001 –2018, Texas Instruments Incorporated12.7 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nUCC27323D ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 27323Samples\nUCC27323DG4 ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 27323Samples\nUCC27323DGN ACTIVE HVSSOP DGN 880RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 27323Samples\nUCC27323DGNR ACTIVE HVSSOP DGN 82500RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 27323Samples\nUCC27323DR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 27323Samples\nUCC27323P ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type -40 to 125 UCC27323PSamples\nUCC27324D ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 27324Samples\nUCC27324DG4 ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 27324Samples\nUCC27324DGN ACTIVE HVSSOP DGN 880RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 27324Samples\nUCC27324DGNG4 ACTIVE HVSSOP DGN 880RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 27324Samples\nUCC27324DGNR ACTIVE HVSSOP DGN 82500RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 27324Samples\nUCC27324DGNRG4 ACTIVE HVSSOP DGN 82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 27324Samples\nUCC27324DR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 27324Samples\nUCC27324DRG4 ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 27324Samples\nUCC27324P ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type -40 to 125 UCC27324PSamples\nUCC27324PE4 ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type -40 to 125 UCC27324PSamples\nUCC27325D ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 27325Samples\nUCC27325DGN ACTIVE HVSSOP DGN 880RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 27325Samples\nUCC27325DGNR ACTIVE HVSSOP DGN 82500RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 27325Samples\nUCC27325DR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 27325Samples\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nUCC27325P ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type -40 to 125 UCC27325PSamples\nUCC27325PE4 ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type -40 to 125 UCC27325PSamples\nUCC37323D ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 37323Samples\nUCC37323DGN ACTIVE HVSSOP DGN 880RoHS & Green NIPDAUAG Level-1-260C-UNLIM 0 to 70 37323Samples\nUCC37323DGNR ACTIVE HVSSOP DGN 82500RoHS & Green NIPDAUAG Level-1-260C-UNLIM 0 to 70 37323Samples\nUCC37323DR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 37323Samples\nUCC37323P ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type 0 to 70 UCC37323PSamples\nUCC37324D ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 37324Samples\nUCC37324DG4 ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 37324Samples\nUCC37324DGN ACTIVE HVSSOP DGN 880RoHS & Green NIPDAUAG Level-1-260C-UNLIM 0 to 70 37324Samples\nUCC37324DGNR ACTIVE HVSSOP DGN 82500RoHS & Green NIPDAUAG Level-1-260C-UNLIM 0 to 70 37324Samples\nUCC37324DR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 37324Samples\nUCC37324P ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type 0 to 70 UCC37324PSamples\nUCC37324PE4 ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type 0 to 70 UCC37324PSamples\nUCC37325D ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 37325Samples\nUCC37325DGN ACTIVE HVSSOP DGN 880RoHS & Green NIPDAUAG Level-1-260C-UNLIM 0 to 70 37325Samples\nUCC37325DGNR ACTIVE HVSSOP DGN 82500RoHS & Green NIPDAUAG Level-1-260C-UNLIM 0 to 70 37325Samples\nUCC37325DGNRG4 ACTIVE HVSSOP DGN 82500RoHS & Green NIPDAUAG Level-1-260C-UNLIM 0 to 70 37325Samples\nUCC37325DR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 37325Samples\nUCC37325P ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type 0 to 70 UCC37325PSamples\n \n(1) The marketing status values are defined as follows:\nAddendum-Page 2\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF UCC27324 :\n•Automotive : UCC27324-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nAddendum-Page 3\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nUCC27323DGNR HVSSOP DGN 82500 330.0 12.4 5.33.41.48.012.0 Q1\nUCC27323DR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nUCC27324DGNR HVSSOP DGN 82500 330.0 12.4 5.33.41.48.012.0 Q1\nUCC27324DGNR HVSSOP DGN 82500 330.0 12.4 5.33.41.48.012.0 Q1\nUCC27324DR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nUCC27324DR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nUCC27325DGNR HVSSOP DGN 82500 330.0 12.4 5.33.41.48.012.0 Q1\nUCC27325DR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nUCC37323DGNR HVSSOP DGN 82500 330.0 12.4 5.33.41.48.012.0 Q1\nUCC37323DR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nUCC37324DGNR HVSSOP DGN 82500 330.0 12.4 5.33.41.48.012.0 Q1\nUCC37324DR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nUCC37325DGNR HVSSOP DGN 82500 330.0 12.4 5.33.41.48.012.0 Q1\nUCC37325DR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nUCC27323DGNR HVSSOP DGN 82500 364.0 364.0 27.0\nUCC27323DR SOIC D 82500 340.5 336.1 25.0\nUCC27324DGNR HVSSOP DGN 82500 346.0 346.0 29.0\nUCC27324DGNR HVSSOP DGN 82500 364.0 364.0 27.0\nUCC27324DR SOIC D 82500 356.0 356.0 35.0\nUCC27324DR SOIC D 82500 340.5 336.1 25.0\nUCC27325DGNR HVSSOP DGN 82500 364.0 364.0 27.0\nUCC27325DR SOIC D 82500 340.5 336.1 25.0\nUCC37323DGNR HVSSOP DGN 82500 364.0 364.0 27.0\nUCC37323DR SOIC D 82500 340.5 336.1 25.0\nUCC37324DGNR HVSSOP DGN 82500 364.0 364.0 27.0\nUCC37324DR SOIC D 82500 340.5 336.1 25.0\nUCC37325DGNR HVSSOP DGN 82500 364.0 364.0 27.0\nUCC37325DR SOIC D 82500 340.5 336.1 25.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nUCC27323D D SOIC 8 75 507 8 3940 4.32\nUCC27323DG4 D SOIC 8 75 507 8 3940 4.32\nUCC27323DGN DGN HVSSOP 8 80 330 6.55 500 2.88\nUCC27323P P PDIP 8 50 506 13.97 11230 4.32\nUCC27324D D SOIC 8 75 507 8 3940 4.32\nUCC27324DG4 D SOIC 8 75 507 8 3940 4.32\nUCC27324DGN DGN HVSSOP 8 80 330 6.55 500 2.88\nUCC27324DGNG4 DGN HVSSOP 8 80 330 6.55 500 2.88\nUCC27324P P PDIP 8 50 506 13.97 11230 4.32\nUCC27324PE4 P PDIP 8 50 506 13.97 11230 4.32\nUCC27325D D SOIC 8 75 507 8 3940 4.32\nUCC27325DGN DGN HVSSOP 8 80 330 6.55 500 2.88\nUCC27325P P PDIP 8 50 506 13.97 11230 4.32\nUCC27325PE4 P PDIP 8 50 506 13.97 11230 4.32\nUCC37323D D SOIC 8 75 507 8 3940 4.32\nUCC37323DGN DGN HVSSOP 8 80 330 6.55 500 2.88\nUCC37323P P PDIP 8 50 506 13.97 11230 4.32\nUCC37324D D SOIC 8 75 507 8 3940 4.32\nUCC37324DG4 D SOIC 8 75 507 8 3940 4.32\nUCC37324DGN DGN HVSSOP 8 80 330 6.55 500 2.88\nUCC37324P P PDIP 8 50 506 13.97 11230 4.32\nUCC37324PE4 P PDIP 8 50 506 13.97 11230 4.32\nUCC37325D D SOIC 8 75 507 8 3940 4.32\nUCC37325DGN DGN HVSSOP 8 80 330 6.55 500 2.88\nUCC37325P P PDIP 8 50 506 13.97 11230 4.32\nPack Materials-Page 3\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.PowerPAD   VSSOP - 1.1 mm max height DGN 8\nSMALL OUTLINE PACKAGE 3 x 3, 0.65 mm pitch\n4225482/A\nwww.ti.comPACKAGE OUTLINE\nC\n6X 0.65\n2X\n1.95\n8X 0.38\n0.255.054.75 TYP\nSEATINGPLANE\n0.150.050.25\nGAGE PLANE\n0-81.1 MAX0.23\n0.13\n1.571.281.891.63B3.12.9\nNOTE 4A\n3.12.9\nNOTE 3\n0.70.4PowerPAD   VSSOP - 1.1 mm max height DGN0008D\nSMALL OUTLINE PACKAGE\n4225481/A   11/20191\n4\n58\n0.13 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-187. PowerPAD is a trademark of Texas Instruments.TM\nA  20DETAIL A\nTYPICALSCALE  4.000\nEXPOSED THERMAL PAD\n14\n5\n89\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND8X (1.4)\n8X (0.45)\n6X (0.65)\n(4.4)(R0.05) TYP(2)\nNOTE 9\n(3)\nNOTE 9\n(1.22)\n(0.55)(0.2) TYP\nVIA(1.57)\n(1.89)PowerPAD   VSSOP - 1.1 mm max height DGN0008D\nSMALL OUTLINE PACKAGE\n4225481/A   11/2019\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.\n8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.9. Size of metal pad may vary due to creepage requirement.\n TM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 15XSYMMSYMM\n1\n458SOLDER MASKDEFINED PADMETAL COVERED\nBY SOLDER MASK\nSEE DETAILS9\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (1.4)\n8X (0.45)\n6X (0.65)\n(4.4)(R0.05) TYP(1.57)\nBASED ON\n0.125 THICK\nSTENCIL\n(1.89)\nBASED ON\n0.125 THICK\nSTENCILPowerPAD   VSSOP - 1.1 mm max height DGN0008D\nSMALL OUTLINE PACKAGE\n4225481/A   11/20191.33 X 1.60 0.1751.43 X 1.73 0.151.57 X 1.89 (SHOWN) 0.1251.76 X 2.11 0.1SOLDER STENCIL\nOPENINGSTENCIL\nTHICKNESS\nNOTES: (continued)\n 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate      design recommendations.   11. Board assembly site may have different recommendations for stencil design. TM\nSOLDER PASTE EXAMPLE\nEXPOSED PAD 9:\n100% PRINTED SOLDER COVERAGE BY AREA\nSCALE: 15XSYMM\nSYMM1\n4 58\nMETAL COVERED\nBY SOLDER MASKSEE TABLE FORDIFFERENT OPENINGSFOR OTHER STENCILTHICKNESSES\nwww.ti.comPACKAGE OUTLINE\nC\n6X 0.65\n2X\n1.95\n8X 0.38\n0.255.054.75 TYP\nSEATINGPLANE\n0.150.050.25\nGAGE PLANE\n0-81.1 MAX0.23\n0.13\n1.8461.6462.151.95B3.12.9\nNOTE 4A\n3.12.9\nNOTE 3\n0.70.4PowerPAD   VSSOP - 1.1 mm max height DGN0008G\nSMALL OUTLINE PACKAGE\n4225480/B   12/20221\n4\n58\n0.13 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-187. PowerPAD is a trademark of Texas Instruments.TM\nA  20DETAIL A\nTYPICALSCALE  4.000\nEXPOSED THERMAL PAD\n14\n5\n89\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND8X (1.4)\n8X (0.45)\n6X (0.65)\n(4.4)(R0.05) TYP(2)\nNOTE 9\n(3)\nNOTE 9\n(1.22)\n(0.55)(0.2) TYP\nVIA(1.57)\n(1.89)PowerPAD   VSSOP - 1.1 mm max height DGN0008G\nSMALL OUTLINE PACKAGE\n4225480/B   12/2022\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.\n8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.9. Size of metal pad may vary due to creepage requirement.\n TM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 15XSYMMSYMM\n1\n458SOLDER MASKDEFINED PADMETAL COVERED\nBY SOLDER MASK\nSEE DETAILS9\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (1.4)\n8X (0.45)\n6X (0.65)\n(4.4)(R0.05) TYP(1.57)\nBASED ON\n0.125 THICK\nSTENCIL\n(1.89)\nBASED ON\n0.125 THICK\nSTENCILPowerPAD   VSSOP - 1.1 mm max height DGN0008G\nSMALL OUTLINE PACKAGE\n4225480/B   12/20221.33 X 1.60 0.1751.43 X 1.73 0.151.57 X 1.89 (SHOWN) 0.1251.76 X 2.11 0.1SOLDER STENCIL\nOPENINGSTENCIL\nTHICKNESS\nNOTES: (continued)\n 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate      design recommendations.   11. Board assembly site may have different recommendations for stencil design. TM\nSOLDER PASTE EXAMPLE\nEXPOSED PAD 9:\n100% PRINTED SOLDER COVERAGE BY AREA\nSCALE: 15XSYMM\nSYMM1\n4 58\nMETAL COVERED\nBY SOLDER MASKSEE TABLE FORDIFFERENT OPENINGSFOR OTHER STENCILTHICKNESSES\nwww.ti.comPACKAGE OUTLINE\nC\n.228-.244  TYP\n[5.80-6.19]\n.069 MAX\n[1.75]     6X .050\n[1.27]\n8X .012-.020     [0.31-0.51]2X\n.150[3.81]\n.005-.010  TYP[0.13-0.25]\n0- 8.004-.010[0.11-0.25].010[0.25]\n.016-.050[0.41-1.27]4X (0 -15)A\n.189-.197\n[4.81-5.00]\nNOTE 3\nB .150-.157\n[3.81-3.98]\nNOTE 4\n4X (0 -15)\n(.041)\n[1.04]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES:  1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.    Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed .006 [0.15] per side. 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA. 18\n.010 [0.25] C A B54PIN 1 ID AREASEATING PLANE\n.004 [0.1] C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  2.800\nwww.ti.comEXAMPLE BOARD LAYOUT\n.0028 MAX\n[0.07]ALL AROUND.0028 MIN[0.07]ALL AROUND (.213)\n[5.4]6X (.050 )\n[1.27]8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n(R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSEXPOSED\nMETALOPENINGSOLDER MASKMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:8XSYMM\n1\n458SEEDETAILS\nSYMM\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n6X (.050 )\n[1.27]\n(.213)\n[5.4](R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON .005 INCH [0.125 MM] THICK STENCIL\nSCALE:8XSYMM\nSYMM1\n458\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: UCC27323DGN

#### Key Specifications:
- **Voltage Ratings**: 
  - Supply Voltage (VDD): 4.5V to 15V
  - Absolute Maximum Supply Voltage: 16V
- **Current Ratings**: 
  - Peak Output Current: ±4A
  - Continuous Output Current: 0.2A
- **Power Consumption**: 
  - Static Operating Current: 300 µA (typical)
- **Operating Temperature Range**: 
  - -40°C to +125°C
- **Package Type**: 
  - MSOP-PowerPAD (DGN), SOIC (D), PDIP (P)
- **Special Features**: 
  - Bi-CMOS output architecture
  - TTL/CMOS compatible inputs
  - Low output resistance
  - High-speed switching with rise/fall times of 20ns/15ns (typical at 1.8nF load)
- **Moisture Sensitive Level (MSL)**: 
  - Level 1 (JEDEC J-STD-020E)

#### Description:
The UCC27323DGN is a high-speed dual-MOSFET driver designed to efficiently drive power MOSFETs in various applications. It features a unique BiPolar and MOSFET hybrid output stage that allows for high peak current sourcing and sinking, particularly during the Miller plateau region of MOSFET switching. This driver is capable of delivering up to ±4A of peak current, making it suitable for applications requiring rapid switching and high drive capability.

#### Typical Applications:
- **Switch-Mode Power Supplies (SMPS)**: The UCC27323DGN is commonly used in power supply circuits to drive the gates of MOSFETs, ensuring efficient switching and regulation.
- **DC-DC Converters**: It is utilized in converters to manage voltage levels and improve efficiency by rapidly switching MOSFETs.
- **Solar Inverters**: The driver can be employed in solar power systems to control the switching of power devices.
- **Motor Control**: It is suitable for driving MOSFETs in motor control applications, providing the necessary gate drive for efficient operation.
- **Uninterruptible Power Supplies (UPS)**: The UCC27323DGN can be used in UPS systems to manage power switching effectively.

This component is ideal for applications that require fast switching speeds and high current drive capabilities, ensuring reliable performance in demanding environments.