Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu May 22 11:01:37 2025
| Host         : Dgda_01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 34 register/latch pins with no clock driven by root clock pin: Snake_Game_Inst/clk_divider_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 78 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.341        0.000                      0                  687        0.154        0.000                      0                  687        4.500        0.000                       0                   262  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.341        0.000                      0                  687        0.154        0.000                      0                  687        4.500        0.000                       0                   262  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.341ns  (required time - arrival time)
  Source:                 Snake_Game_Inst/direction_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Snake_Game_Inst/snake_reg[15][x][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.449ns  (logic 1.200ns (16.111%)  route 6.249ns (83.889%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.564     5.085    Snake_Game_Inst/clk_IBUF_BUFG
    SLICE_X11Y14         FDSE                                         r  Snake_Game_Inst/direction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDSE (Prop_fdse_C_Q)         0.456     5.541 r  Snake_Game_Inst/direction_reg[0]/Q
                         net (fo=29, routed)          1.402     6.943    Snake_Game_Inst/direction[0]
    SLICE_X4Y23          LUT6 (Prop_lut6_I3_O)        0.124     7.067 r  Snake_Game_Inst/snake[0][y][4]_i_8/O
                         net (fo=5, routed)           0.691     7.758    Snake_Game_Inst/snake[0][y][4]_i_8_n_0
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.124     7.882 r  Snake_Game_Inst/snake[0][y][4]_i_2/O
                         net (fo=12, routed)          0.932     8.815    Snake_Game_Inst/new_head_y[4]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.939 r  Snake_Game_Inst/snake[0][y][4]_i_25/O
                         net (fo=1, routed)           1.112    10.051    Snake_Game_Inst/snake[0][y][4]_i_25_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I0_O)        0.124    10.175 f  Snake_Game_Inst/snake[0][y][4]_i_7/O
                         net (fo=2, routed)           0.584    10.759    Snake_Game_Inst/snake[0][y][4]_i_7_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I5_O)        0.124    10.883 r  Snake_Game_Inst/snake[0][y][4]_i_1/O
                         net (fo=27, routed)          0.735    11.618    Snake_Game_Inst/snake[0][x]
    SLICE_X3Y16          LUT4 (Prop_lut4_I0_O)        0.124    11.742 r  Snake_Game_Inst/snake[15][y][4]_i_1/O
                         net (fo=10, routed)          0.791    12.534    Snake_Game_Inst/snake[15][x]
    SLICE_X1Y13          FDRE                                         r  Snake_Game_Inst/snake_reg[15][x][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.514    14.855    Snake_Game_Inst/clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  Snake_Game_Inst/snake_reg[15][x][2]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X1Y13          FDRE (Setup_fdre_C_CE)      -0.205    14.875    Snake_Game_Inst/snake_reg[15][x][2]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -12.534    
  -------------------------------------------------------------------
                         slack                                  2.341    

Slack (MET) :             2.394ns  (required time - arrival time)
  Source:                 Snake_Game_Inst/direction_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Snake_Game_Inst/snake_reg[11][x][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.392ns  (logic 1.200ns (16.233%)  route 6.192ns (83.767%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.564     5.085    Snake_Game_Inst/clk_IBUF_BUFG
    SLICE_X11Y14         FDSE                                         r  Snake_Game_Inst/direction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDSE (Prop_fdse_C_Q)         0.456     5.541 r  Snake_Game_Inst/direction_reg[0]/Q
                         net (fo=29, routed)          1.402     6.943    Snake_Game_Inst/direction[0]
    SLICE_X4Y23          LUT6 (Prop_lut6_I3_O)        0.124     7.067 r  Snake_Game_Inst/snake[0][y][4]_i_8/O
                         net (fo=5, routed)           0.691     7.758    Snake_Game_Inst/snake[0][y][4]_i_8_n_0
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.124     7.882 r  Snake_Game_Inst/snake[0][y][4]_i_2/O
                         net (fo=12, routed)          0.932     8.815    Snake_Game_Inst/new_head_y[4]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.939 r  Snake_Game_Inst/snake[0][y][4]_i_25/O
                         net (fo=1, routed)           1.112    10.051    Snake_Game_Inst/snake[0][y][4]_i_25_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I0_O)        0.124    10.175 f  Snake_Game_Inst/snake[0][y][4]_i_7/O
                         net (fo=2, routed)           0.584    10.759    Snake_Game_Inst/snake[0][y][4]_i_7_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I5_O)        0.124    10.883 r  Snake_Game_Inst/snake[0][y][4]_i_1/O
                         net (fo=27, routed)          0.738    11.621    Snake_Game_Inst/snake[0][x]
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.124    11.745 r  Snake_Game_Inst/snake[11][y][4]_i_1/O
                         net (fo=10, routed)          0.732    12.477    Snake_Game_Inst/snake[11][x]
    SLICE_X3Y17          FDRE                                         r  Snake_Game_Inst/snake_reg[11][x][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.511    14.852    Snake_Game_Inst/clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  Snake_Game_Inst/snake_reg[11][x][1]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X3Y17          FDRE (Setup_fdre_C_CE)      -0.205    14.872    Snake_Game_Inst/snake_reg[11][x][1]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                         -12.477    
  -------------------------------------------------------------------
                         slack                                  2.394    

Slack (MET) :             2.394ns  (required time - arrival time)
  Source:                 Snake_Game_Inst/direction_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Snake_Game_Inst/snake_reg[11][x][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.392ns  (logic 1.200ns (16.233%)  route 6.192ns (83.767%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.564     5.085    Snake_Game_Inst/clk_IBUF_BUFG
    SLICE_X11Y14         FDSE                                         r  Snake_Game_Inst/direction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDSE (Prop_fdse_C_Q)         0.456     5.541 r  Snake_Game_Inst/direction_reg[0]/Q
                         net (fo=29, routed)          1.402     6.943    Snake_Game_Inst/direction[0]
    SLICE_X4Y23          LUT6 (Prop_lut6_I3_O)        0.124     7.067 r  Snake_Game_Inst/snake[0][y][4]_i_8/O
                         net (fo=5, routed)           0.691     7.758    Snake_Game_Inst/snake[0][y][4]_i_8_n_0
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.124     7.882 r  Snake_Game_Inst/snake[0][y][4]_i_2/O
                         net (fo=12, routed)          0.932     8.815    Snake_Game_Inst/new_head_y[4]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.939 r  Snake_Game_Inst/snake[0][y][4]_i_25/O
                         net (fo=1, routed)           1.112    10.051    Snake_Game_Inst/snake[0][y][4]_i_25_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I0_O)        0.124    10.175 f  Snake_Game_Inst/snake[0][y][4]_i_7/O
                         net (fo=2, routed)           0.584    10.759    Snake_Game_Inst/snake[0][y][4]_i_7_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I5_O)        0.124    10.883 r  Snake_Game_Inst/snake[0][y][4]_i_1/O
                         net (fo=27, routed)          0.738    11.621    Snake_Game_Inst/snake[0][x]
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.124    11.745 r  Snake_Game_Inst/snake[11][y][4]_i_1/O
                         net (fo=10, routed)          0.732    12.477    Snake_Game_Inst/snake[11][x]
    SLICE_X3Y17          FDRE                                         r  Snake_Game_Inst/snake_reg[11][x][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.511    14.852    Snake_Game_Inst/clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  Snake_Game_Inst/snake_reg[11][x][4]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X3Y17          FDRE (Setup_fdre_C_CE)      -0.205    14.872    Snake_Game_Inst/snake_reg[11][x][4]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                         -12.477    
  -------------------------------------------------------------------
                         slack                                  2.394    

Slack (MET) :             2.394ns  (required time - arrival time)
  Source:                 Snake_Game_Inst/direction_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Snake_Game_Inst/snake_reg[11][y][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.392ns  (logic 1.200ns (16.233%)  route 6.192ns (83.767%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.564     5.085    Snake_Game_Inst/clk_IBUF_BUFG
    SLICE_X11Y14         FDSE                                         r  Snake_Game_Inst/direction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDSE (Prop_fdse_C_Q)         0.456     5.541 r  Snake_Game_Inst/direction_reg[0]/Q
                         net (fo=29, routed)          1.402     6.943    Snake_Game_Inst/direction[0]
    SLICE_X4Y23          LUT6 (Prop_lut6_I3_O)        0.124     7.067 r  Snake_Game_Inst/snake[0][y][4]_i_8/O
                         net (fo=5, routed)           0.691     7.758    Snake_Game_Inst/snake[0][y][4]_i_8_n_0
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.124     7.882 r  Snake_Game_Inst/snake[0][y][4]_i_2/O
                         net (fo=12, routed)          0.932     8.815    Snake_Game_Inst/new_head_y[4]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.939 r  Snake_Game_Inst/snake[0][y][4]_i_25/O
                         net (fo=1, routed)           1.112    10.051    Snake_Game_Inst/snake[0][y][4]_i_25_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I0_O)        0.124    10.175 f  Snake_Game_Inst/snake[0][y][4]_i_7/O
                         net (fo=2, routed)           0.584    10.759    Snake_Game_Inst/snake[0][y][4]_i_7_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I5_O)        0.124    10.883 r  Snake_Game_Inst/snake[0][y][4]_i_1/O
                         net (fo=27, routed)          0.738    11.621    Snake_Game_Inst/snake[0][x]
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.124    11.745 r  Snake_Game_Inst/snake[11][y][4]_i_1/O
                         net (fo=10, routed)          0.732    12.477    Snake_Game_Inst/snake[11][x]
    SLICE_X3Y17          FDRE                                         r  Snake_Game_Inst/snake_reg[11][y][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.511    14.852    Snake_Game_Inst/clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  Snake_Game_Inst/snake_reg[11][y][1]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X3Y17          FDRE (Setup_fdre_C_CE)      -0.205    14.872    Snake_Game_Inst/snake_reg[11][y][1]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                         -12.477    
  -------------------------------------------------------------------
                         slack                                  2.394    

Slack (MET) :             2.481ns  (required time - arrival time)
  Source:                 Snake_Game_Inst/direction_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Snake_Game_Inst/snake_reg[15][y][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.309ns  (logic 1.200ns (16.419%)  route 6.109ns (83.581%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.564     5.085    Snake_Game_Inst/clk_IBUF_BUFG
    SLICE_X11Y14         FDSE                                         r  Snake_Game_Inst/direction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDSE (Prop_fdse_C_Q)         0.456     5.541 r  Snake_Game_Inst/direction_reg[0]/Q
                         net (fo=29, routed)          1.402     6.943    Snake_Game_Inst/direction[0]
    SLICE_X4Y23          LUT6 (Prop_lut6_I3_O)        0.124     7.067 r  Snake_Game_Inst/snake[0][y][4]_i_8/O
                         net (fo=5, routed)           0.691     7.758    Snake_Game_Inst/snake[0][y][4]_i_8_n_0
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.124     7.882 r  Snake_Game_Inst/snake[0][y][4]_i_2/O
                         net (fo=12, routed)          0.932     8.815    Snake_Game_Inst/new_head_y[4]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.939 r  Snake_Game_Inst/snake[0][y][4]_i_25/O
                         net (fo=1, routed)           1.112    10.051    Snake_Game_Inst/snake[0][y][4]_i_25_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I0_O)        0.124    10.175 f  Snake_Game_Inst/snake[0][y][4]_i_7/O
                         net (fo=2, routed)           0.584    10.759    Snake_Game_Inst/snake[0][y][4]_i_7_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I5_O)        0.124    10.883 r  Snake_Game_Inst/snake[0][y][4]_i_1/O
                         net (fo=27, routed)          0.735    11.618    Snake_Game_Inst/snake[0][x]
    SLICE_X3Y16          LUT4 (Prop_lut4_I0_O)        0.124    11.742 r  Snake_Game_Inst/snake[15][y][4]_i_1/O
                         net (fo=10, routed)          0.652    12.394    Snake_Game_Inst/snake[15][x]
    SLICE_X1Y14          FDRE                                         r  Snake_Game_Inst/snake_reg[15][y][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.514    14.855    Snake_Game_Inst/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  Snake_Game_Inst/snake_reg[15][y][0]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X1Y14          FDRE (Setup_fdre_C_CE)      -0.205    14.875    Snake_Game_Inst/snake_reg[15][y][0]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -12.394    
  -------------------------------------------------------------------
                         slack                                  2.481    

Slack (MET) :             2.481ns  (required time - arrival time)
  Source:                 Snake_Game_Inst/direction_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Snake_Game_Inst/snake_reg[15][y][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.309ns  (logic 1.200ns (16.419%)  route 6.109ns (83.581%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.564     5.085    Snake_Game_Inst/clk_IBUF_BUFG
    SLICE_X11Y14         FDSE                                         r  Snake_Game_Inst/direction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDSE (Prop_fdse_C_Q)         0.456     5.541 r  Snake_Game_Inst/direction_reg[0]/Q
                         net (fo=29, routed)          1.402     6.943    Snake_Game_Inst/direction[0]
    SLICE_X4Y23          LUT6 (Prop_lut6_I3_O)        0.124     7.067 r  Snake_Game_Inst/snake[0][y][4]_i_8/O
                         net (fo=5, routed)           0.691     7.758    Snake_Game_Inst/snake[0][y][4]_i_8_n_0
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.124     7.882 r  Snake_Game_Inst/snake[0][y][4]_i_2/O
                         net (fo=12, routed)          0.932     8.815    Snake_Game_Inst/new_head_y[4]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.939 r  Snake_Game_Inst/snake[0][y][4]_i_25/O
                         net (fo=1, routed)           1.112    10.051    Snake_Game_Inst/snake[0][y][4]_i_25_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I0_O)        0.124    10.175 f  Snake_Game_Inst/snake[0][y][4]_i_7/O
                         net (fo=2, routed)           0.584    10.759    Snake_Game_Inst/snake[0][y][4]_i_7_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I5_O)        0.124    10.883 r  Snake_Game_Inst/snake[0][y][4]_i_1/O
                         net (fo=27, routed)          0.735    11.618    Snake_Game_Inst/snake[0][x]
    SLICE_X3Y16          LUT4 (Prop_lut4_I0_O)        0.124    11.742 r  Snake_Game_Inst/snake[15][y][4]_i_1/O
                         net (fo=10, routed)          0.652    12.394    Snake_Game_Inst/snake[15][x]
    SLICE_X0Y14          FDRE                                         r  Snake_Game_Inst/snake_reg[15][y][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.514    14.855    Snake_Game_Inst/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  Snake_Game_Inst/snake_reg[15][y][3]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X0Y14          FDRE (Setup_fdre_C_CE)      -0.205    14.875    Snake_Game_Inst/snake_reg[15][y][3]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -12.394    
  -------------------------------------------------------------------
                         slack                                  2.481    

Slack (MET) :             2.481ns  (required time - arrival time)
  Source:                 Snake_Game_Inst/direction_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Snake_Game_Inst/snake_reg[15][y][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.309ns  (logic 1.200ns (16.419%)  route 6.109ns (83.581%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.564     5.085    Snake_Game_Inst/clk_IBUF_BUFG
    SLICE_X11Y14         FDSE                                         r  Snake_Game_Inst/direction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDSE (Prop_fdse_C_Q)         0.456     5.541 r  Snake_Game_Inst/direction_reg[0]/Q
                         net (fo=29, routed)          1.402     6.943    Snake_Game_Inst/direction[0]
    SLICE_X4Y23          LUT6 (Prop_lut6_I3_O)        0.124     7.067 r  Snake_Game_Inst/snake[0][y][4]_i_8/O
                         net (fo=5, routed)           0.691     7.758    Snake_Game_Inst/snake[0][y][4]_i_8_n_0
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.124     7.882 r  Snake_Game_Inst/snake[0][y][4]_i_2/O
                         net (fo=12, routed)          0.932     8.815    Snake_Game_Inst/new_head_y[4]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.939 r  Snake_Game_Inst/snake[0][y][4]_i_25/O
                         net (fo=1, routed)           1.112    10.051    Snake_Game_Inst/snake[0][y][4]_i_25_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I0_O)        0.124    10.175 f  Snake_Game_Inst/snake[0][y][4]_i_7/O
                         net (fo=2, routed)           0.584    10.759    Snake_Game_Inst/snake[0][y][4]_i_7_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I5_O)        0.124    10.883 r  Snake_Game_Inst/snake[0][y][4]_i_1/O
                         net (fo=27, routed)          0.735    11.618    Snake_Game_Inst/snake[0][x]
    SLICE_X3Y16          LUT4 (Prop_lut4_I0_O)        0.124    11.742 r  Snake_Game_Inst/snake[15][y][4]_i_1/O
                         net (fo=10, routed)          0.652    12.394    Snake_Game_Inst/snake[15][x]
    SLICE_X1Y14          FDRE                                         r  Snake_Game_Inst/snake_reg[15][y][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.514    14.855    Snake_Game_Inst/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  Snake_Game_Inst/snake_reg[15][y][4]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X1Y14          FDRE (Setup_fdre_C_CE)      -0.205    14.875    Snake_Game_Inst/snake_reg[15][y][4]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -12.394    
  -------------------------------------------------------------------
                         slack                                  2.481    

Slack (MET) :             2.497ns  (required time - arrival time)
  Source:                 Snake_Game_Inst/direction_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Snake_Game_Inst/snake_reg[15][x][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.293ns  (logic 1.200ns (16.455%)  route 6.093ns (83.545%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.564     5.085    Snake_Game_Inst/clk_IBUF_BUFG
    SLICE_X11Y14         FDSE                                         r  Snake_Game_Inst/direction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDSE (Prop_fdse_C_Q)         0.456     5.541 r  Snake_Game_Inst/direction_reg[0]/Q
                         net (fo=29, routed)          1.402     6.943    Snake_Game_Inst/direction[0]
    SLICE_X4Y23          LUT6 (Prop_lut6_I3_O)        0.124     7.067 r  Snake_Game_Inst/snake[0][y][4]_i_8/O
                         net (fo=5, routed)           0.691     7.758    Snake_Game_Inst/snake[0][y][4]_i_8_n_0
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.124     7.882 r  Snake_Game_Inst/snake[0][y][4]_i_2/O
                         net (fo=12, routed)          0.932     8.815    Snake_Game_Inst/new_head_y[4]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.939 r  Snake_Game_Inst/snake[0][y][4]_i_25/O
                         net (fo=1, routed)           1.112    10.051    Snake_Game_Inst/snake[0][y][4]_i_25_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I0_O)        0.124    10.175 f  Snake_Game_Inst/snake[0][y][4]_i_7/O
                         net (fo=2, routed)           0.584    10.759    Snake_Game_Inst/snake[0][y][4]_i_7_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I5_O)        0.124    10.883 r  Snake_Game_Inst/snake[0][y][4]_i_1/O
                         net (fo=27, routed)          0.735    11.618    Snake_Game_Inst/snake[0][x]
    SLICE_X3Y16          LUT4 (Prop_lut4_I0_O)        0.124    11.742 r  Snake_Game_Inst/snake[15][y][4]_i_1/O
                         net (fo=10, routed)          0.636    12.378    Snake_Game_Inst/snake[15][x]
    SLICE_X3Y13          FDRE                                         r  Snake_Game_Inst/snake_reg[15][x][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.514    14.855    Snake_Game_Inst/clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  Snake_Game_Inst/snake_reg[15][x][0]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X3Y13          FDRE (Setup_fdre_C_CE)      -0.205    14.875    Snake_Game_Inst/snake_reg[15][x][0]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -12.378    
  -------------------------------------------------------------------
                         slack                                  2.497    

Slack (MET) :             2.497ns  (required time - arrival time)
  Source:                 Snake_Game_Inst/direction_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Snake_Game_Inst/snake_reg[15][x][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.293ns  (logic 1.200ns (16.455%)  route 6.093ns (83.545%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.564     5.085    Snake_Game_Inst/clk_IBUF_BUFG
    SLICE_X11Y14         FDSE                                         r  Snake_Game_Inst/direction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDSE (Prop_fdse_C_Q)         0.456     5.541 r  Snake_Game_Inst/direction_reg[0]/Q
                         net (fo=29, routed)          1.402     6.943    Snake_Game_Inst/direction[0]
    SLICE_X4Y23          LUT6 (Prop_lut6_I3_O)        0.124     7.067 r  Snake_Game_Inst/snake[0][y][4]_i_8/O
                         net (fo=5, routed)           0.691     7.758    Snake_Game_Inst/snake[0][y][4]_i_8_n_0
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.124     7.882 r  Snake_Game_Inst/snake[0][y][4]_i_2/O
                         net (fo=12, routed)          0.932     8.815    Snake_Game_Inst/new_head_y[4]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.939 r  Snake_Game_Inst/snake[0][y][4]_i_25/O
                         net (fo=1, routed)           1.112    10.051    Snake_Game_Inst/snake[0][y][4]_i_25_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I0_O)        0.124    10.175 f  Snake_Game_Inst/snake[0][y][4]_i_7/O
                         net (fo=2, routed)           0.584    10.759    Snake_Game_Inst/snake[0][y][4]_i_7_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I5_O)        0.124    10.883 r  Snake_Game_Inst/snake[0][y][4]_i_1/O
                         net (fo=27, routed)          0.735    11.618    Snake_Game_Inst/snake[0][x]
    SLICE_X3Y16          LUT4 (Prop_lut4_I0_O)        0.124    11.742 r  Snake_Game_Inst/snake[15][y][4]_i_1/O
                         net (fo=10, routed)          0.636    12.378    Snake_Game_Inst/snake[15][x]
    SLICE_X3Y13          FDRE                                         r  Snake_Game_Inst/snake_reg[15][x][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.514    14.855    Snake_Game_Inst/clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  Snake_Game_Inst/snake_reg[15][x][1]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X3Y13          FDRE (Setup_fdre_C_CE)      -0.205    14.875    Snake_Game_Inst/snake_reg[15][x][1]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -12.378    
  -------------------------------------------------------------------
                         slack                                  2.497    

Slack (MET) :             2.512ns  (required time - arrival time)
  Source:                 Snake_Game_Inst/direction_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Snake_Game_Inst/snake_reg[3][y][3]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.266ns  (logic 1.200ns (16.516%)  route 6.066ns (83.484%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.564     5.085    Snake_Game_Inst/clk_IBUF_BUFG
    SLICE_X11Y14         FDSE                                         r  Snake_Game_Inst/direction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDSE (Prop_fdse_C_Q)         0.456     5.541 r  Snake_Game_Inst/direction_reg[0]/Q
                         net (fo=29, routed)          1.402     6.943    Snake_Game_Inst/direction[0]
    SLICE_X4Y23          LUT6 (Prop_lut6_I3_O)        0.124     7.067 r  Snake_Game_Inst/snake[0][y][4]_i_8/O
                         net (fo=5, routed)           0.691     7.758    Snake_Game_Inst/snake[0][y][4]_i_8_n_0
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.124     7.882 r  Snake_Game_Inst/snake[0][y][4]_i_2/O
                         net (fo=12, routed)          0.932     8.815    Snake_Game_Inst/new_head_y[4]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     8.939 r  Snake_Game_Inst/snake[0][y][4]_i_25/O
                         net (fo=1, routed)           1.112    10.051    Snake_Game_Inst/snake[0][y][4]_i_25_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I0_O)        0.124    10.175 f  Snake_Game_Inst/snake[0][y][4]_i_7/O
                         net (fo=2, routed)           0.584    10.759    Snake_Game_Inst/snake[0][y][4]_i_7_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I5_O)        0.124    10.883 r  Snake_Game_Inst/snake[0][y][4]_i_1/O
                         net (fo=27, routed)          0.567    11.450    Snake_Game_Inst/snake[0][x]
    SLICE_X0Y21          LUT6 (Prop_lut6_I0_O)        0.124    11.574 r  Snake_Game_Inst/snake[3][y][4]_i_1/O
                         net (fo=10, routed)          0.777    12.351    Snake_Game_Inst/snake[3][x]
    SLICE_X3Y24          FDSE                                         r  Snake_Game_Inst/snake_reg[3][y][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.502    14.843    Snake_Game_Inst/clk_IBUF_BUFG
    SLICE_X3Y24          FDSE                                         r  Snake_Game_Inst/snake_reg[3][y][3]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X3Y24          FDSE (Setup_fdse_C_CE)      -0.205    14.863    Snake_Game_Inst/snake_reg[3][y][3]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -12.351    
  -------------------------------------------------------------------
                         slack                                  2.512    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Snake_Game_Inst/snake_reg[13][x][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Snake_Game_Inst/snake_reg[14][x][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.673%)  route 0.127ns (47.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.589     1.472    Snake_Game_Inst/clk_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  Snake_Game_Inst/snake_reg[13][x][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  Snake_Game_Inst/snake_reg[13][x][3]/Q
                         net (fo=2, routed)           0.127     1.740    Snake_Game_Inst/snake_reg[13][x][3]
    SLICE_X2Y14          FDRE                                         r  Snake_Game_Inst/snake_reg[14][x][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.861     1.988    Snake_Game_Inst/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  Snake_Game_Inst/snake_reg[14][x][3]/C
                         clock pessimism             -0.478     1.510    
    SLICE_X2Y14          FDRE (Hold_fdre_C_D)         0.076     1.586    Snake_Game_Inst/snake_reg[14][x][3]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Snake_Game_Inst/snake_reg[13][x][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Snake_Game_Inst/snake_reg[14][x][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.914%)  route 0.131ns (48.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.589     1.472    Snake_Game_Inst/clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  Snake_Game_Inst/snake_reg[13][x][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  Snake_Game_Inst/snake_reg[13][x][2]/Q
                         net (fo=2, routed)           0.131     1.744    Snake_Game_Inst/snake_reg[13][x][2]
    SLICE_X2Y14          FDRE                                         r  Snake_Game_Inst/snake_reg[14][x][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.861     1.988    Snake_Game_Inst/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  Snake_Game_Inst/snake_reg[14][x][2]/C
                         clock pessimism             -0.478     1.510    
    SLICE_X2Y14          FDRE (Hold_fdre_C_D)         0.075     1.585    Snake_Game_Inst/snake_reg[14][x][2]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Snake_Game_Inst/snake_reg[3][y][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Snake_Game_Inst/snake_reg[4][y][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.213%)  route 0.129ns (47.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.582     1.465    Snake_Game_Inst/clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  Snake_Game_Inst/snake_reg[3][y][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  Snake_Game_Inst/snake_reg[3][y][4]/Q
                         net (fo=3, routed)           0.129     1.735    Snake_Game_Inst/snake_reg[3][y][4]
    SLICE_X4Y23          FDRE                                         r  Snake_Game_Inst/snake_reg[4][y][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.849     1.976    Snake_Game_Inst/clk_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  Snake_Game_Inst/snake_reg[4][y][4]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X4Y23          FDRE (Hold_fdre_C_D)         0.072     1.570    Snake_Game_Inst/snake_reg[4][y][4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Snake_Game_Inst/snake_reg[13][y][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Snake_Game_Inst/snake_reg[14][y][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.362%)  route 0.118ns (45.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.591     1.474    Snake_Game_Inst/clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  Snake_Game_Inst/snake_reg[13][y][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  Snake_Game_Inst/snake_reg[13][y][0]/Q
                         net (fo=2, routed)           0.118     1.733    Snake_Game_Inst/snake_reg[13][y][0]
    SLICE_X2Y14          FDRE                                         r  Snake_Game_Inst/snake_reg[14][y][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.861     1.988    Snake_Game_Inst/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  Snake_Game_Inst/snake_reg[14][y][0]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y14          FDRE (Hold_fdre_C_D)         0.076     1.565    Snake_Game_Inst/snake_reg[14][y][0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Snake_Game_Inst/snake_reg[5][y][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Snake_Game_Inst/snake_reg[6][y][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.327%)  route 0.139ns (49.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.583     1.466    Snake_Game_Inst/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  Snake_Game_Inst/snake_reg[5][y][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  Snake_Game_Inst/snake_reg[5][y][0]/Q
                         net (fo=3, routed)           0.139     1.746    Snake_Game_Inst/snake_reg[5][y][0]
    SLICE_X4Y22          FDRE                                         r  Snake_Game_Inst/snake_reg[6][y][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.851     1.978    Snake_Game_Inst/clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  Snake_Game_Inst/snake_reg[6][y][0]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X4Y22          FDRE (Hold_fdre_C_D)         0.072     1.572    Snake_Game_Inst/snake_reg[6][y][0]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Snake_Game_Inst/snake_reg[12][y][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Snake_Game_Inst/snake_reg[13][y][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.590     1.473    Snake_Game_Inst/clk_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  Snake_Game_Inst/snake_reg[12][y][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Snake_Game_Inst/snake_reg[12][y][1]/Q
                         net (fo=2, routed)           0.119     1.733    Snake_Game_Inst/snake_reg[12][y][1]
    SLICE_X3Y15          FDRE                                         r  Snake_Game_Inst/snake_reg[13][y][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.860     1.987    Snake_Game_Inst/clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  Snake_Game_Inst/snake_reg[13][y][1]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X3Y15          FDRE (Hold_fdre_C_D)         0.070     1.558    Snake_Game_Inst/snake_reg[13][y][1]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Snake_Game_Inst/snake_reg[9][x][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Snake_Game_Inst/snake_reg[10][x][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.735%)  route 0.143ns (50.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.586     1.469    Snake_Game_Inst/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  Snake_Game_Inst/snake_reg[9][x][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Snake_Game_Inst/snake_reg[9][x][1]/Q
                         net (fo=3, routed)           0.143     1.753    Snake_Game_Inst/snake_reg[9][x][1]
    SLICE_X3Y19          FDRE                                         r  Snake_Game_Inst/snake_reg[10][x][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.856     1.983    Snake_Game_Inst/clk_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  Snake_Game_Inst/snake_reg[10][x][1]/C
                         clock pessimism             -0.478     1.505    
    SLICE_X3Y19          FDRE (Hold_fdre_C_D)         0.070     1.575    Snake_Game_Inst/snake_reg[10][x][1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Snake_Game_Inst/snake_reg[12][x][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Snake_Game_Inst/snake_reg[13][x][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.588     1.471    Snake_Game_Inst/clk_IBUF_BUFG
    SLICE_X5Y16          FDRE                                         r  Snake_Game_Inst/snake_reg[12][x][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Snake_Game_Inst/snake_reg[12][x][0]/Q
                         net (fo=2, routed)           0.128     1.741    Snake_Game_Inst/snake_reg[12][x][0]
    SLICE_X5Y14          FDRE                                         r  Snake_Game_Inst/snake_reg[13][x][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.859     1.986    Snake_Game_Inst/clk_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  Snake_Game_Inst/snake_reg[13][x][0]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X5Y14          FDRE (Hold_fdre_C_D)         0.070     1.557    Snake_Game_Inst/snake_reg[13][x][0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Snake_Game_Inst/snake_reg[8][y][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Snake_Game_Inst/snake_reg[9][y][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.260%)  route 0.134ns (48.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.584     1.467    Snake_Game_Inst/clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  Snake_Game_Inst/snake_reg[8][y][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  Snake_Game_Inst/snake_reg[8][y][4]/Q
                         net (fo=3, routed)           0.134     1.742    Snake_Game_Inst/snake_reg[8][y][4]
    SLICE_X5Y19          FDRE                                         r  Snake_Game_Inst/snake_reg[9][y][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.854     1.981    Snake_Game_Inst/clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  Snake_Game_Inst/snake_reg[9][y][4]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.072     1.554    Snake_Game_Inst/snake_reg[9][y][4]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Snake_Game_Inst/snake_reg[14][x][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Snake_Game_Inst/snake_reg[15][x][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (60.004%)  route 0.109ns (39.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.591     1.474    Snake_Game_Inst/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  Snake_Game_Inst/snake_reg[14][x][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  Snake_Game_Inst/snake_reg[14][x][2]/Q
                         net (fo=2, routed)           0.109     1.747    Snake_Game_Inst/snake_reg[14][x][2]
    SLICE_X1Y13          FDRE                                         r  Snake_Game_Inst/snake_reg[15][x][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.861     1.988    Snake_Game_Inst/clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  Snake_Game_Inst/snake_reg[15][x][2]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X1Y13          FDRE (Hold_fdre_C_D)         0.070     1.559    Snake_Game_Inst/snake_reg[15][x][2]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y20   Snake_Game_Inst/food_pos_reg[x][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y21   Snake_Game_Inst/food_pos_reg[x][1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X12Y20   Snake_Game_Inst/food_pos_reg[x][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y20   Snake_Game_Inst/food_pos_reg[x][3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X11Y21   Snake_Game_Inst/food_pos_reg[x][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y21    Snake_Game_Inst/food_pos_reg[y][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y20   Snake_Game_Inst/food_pos_reg[y][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y14    Snake_Game_Inst/game_clk_counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y14    Snake_Game_Inst/game_clk_counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y14    Snake_Game_Inst/game_clk_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y14    Snake_Game_Inst/game_clk_counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y14    Snake_Game_Inst/game_clk_counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y13   debounce_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y13   debounce_counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y13   debounce_counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y11    Snake_Game_Inst/game_clk_counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y11    Snake_Game_Inst/game_clk_counter_reg[5]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X11Y14   Snake_Game_Inst/next_direction_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X10Y14   Snake_Game_Inst/next_direction_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y20   Snake_Game_Inst/food_pos_reg[x][0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X12Y20   Snake_Game_Inst/food_pos_reg[x][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y20   Snake_Game_Inst/food_pos_reg[x][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y20   Snake_Game_Inst/food_pos_reg[y][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y16    Snake_Game_Inst/game_clk_counter_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y16    Snake_Game_Inst/game_clk_counter_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y19    Snake_Game_Inst/rand_counter_reg[5]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X9Y19    Snake_Game_Inst/rand_counter_reg[6]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X9Y19    Snake_Game_Inst/rand_counter_reg[7]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X9Y20    Snake_Game_Inst/rand_counter_reg[8]/C



