
---------- Begin Simulation Statistics ----------
final_tick                                  168759000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 341072                       # Simulator instruction rate (inst/s)
host_mem_usage                                 698968                       # Number of bytes of host memory used
host_op_rate                                   340745                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.22                       # Real time elapsed on the host
host_tick_rate                              770776815                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       74538                       # Number of instructions simulated
sim_ops                                         74538                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000169                       # Number of seconds simulated
sim_ticks                                   168759000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             93.229254                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   11167                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                11978                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3468                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             14410                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                558                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1248                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              690                       # Number of indirect misses.
system.cpu.branchPred.lookups                   17693                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          404                       # Number of mispredicted indirect branches.
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2291                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      14081                       # Number of branches committed
system.cpu.commit.bw_lim_events                  1619                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              23                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            8322                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                74538                       # Number of instructions committed
system.cpu.commit.committedOps                  74538                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       123401                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.604031                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.304651                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        88363     71.61%     71.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        15953     12.93%     84.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        10540      8.54%     93.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         4680      3.79%     96.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1298      1.05%     97.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          545      0.44%     98.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          225      0.18%     98.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          178      0.14%     98.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         1619      1.31%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       123401                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          7                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 1694                       # Number of function calls committed.
system.cpu.commit.int_insts                     73899                       # Number of committed integer instructions.
system.cpu.commit.loads                         13373                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            7      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            50159     67.29%     67.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1244      1.67%     68.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               73      0.10%     69.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     69.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     69.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              5      0.01%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              1      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     69.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           13372     17.94%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9676     12.98%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            1      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             74538                       # Class of committed instruction
system.cpu.commit.refs                          23049                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       74538                       # Number of Instructions Simulated
system.cpu.committedOps                         74538                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.264093                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.264093                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                  3101                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1211                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                11183                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                  91559                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    65496                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     54769                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2323                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1809                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                   350                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       17693                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     14032                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         59821                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1389                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          96897                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    7000                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.104841                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              62718                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              11725                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.574167                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             126039                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.768786                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.124602                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    68247     54.15%     54.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    35684     28.31%     82.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    12052      9.56%     92.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     6354      5.04%     97.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     1686      1.34%     98.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     1484      1.18%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      145      0.12%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                       83      0.07%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                      304      0.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               126039                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                         6                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        8                       # number of floating regfile writes
system.cpu.idleCycles                           42722                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2404                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    14993                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.473569                       # Inst execution rate
system.cpu.iew.exec_refs                        24748                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      10062                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                     735                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 14625                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 26                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              3452                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                10457                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               82861                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 14686                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1821                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 79920                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     34                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   590                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2323                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   641                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           119                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              142                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1252                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          781                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             18                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1156                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1248                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     40342                       # num instructions consuming a value
system.cpu.iew.wb_count                         78809                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.822939                       # average fanout of values written-back
system.cpu.iew.wb_producers                     33199                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.466986                       # insts written-back per cycle
system.cpu.iew.wb_sent                          78859                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   102557                       # number of integer regfile reads
system.cpu.int_regfile_writes                   54779                       # number of integer regfile writes
system.cpu.ipc                               0.441678                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.441678                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                23      0.03%      0.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 55122     67.43%     67.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1298      1.59%     69.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    73      0.09%     69.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     69.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     69.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   8      0.01%     69.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     69.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     69.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   2      0.00%     69.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     69.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     69.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     69.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     69.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     69.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     69.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     69.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     69.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     69.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     69.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     69.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     69.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     69.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     69.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     69.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     69.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     69.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     69.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     69.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     69.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     69.15% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                14925     18.26%     87.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               10289     12.59%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               1      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  81741                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                      11                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                  22                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses           10                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                 15                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         354                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.004331                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       7      1.98%      1.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    158     44.63%     46.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     46.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     46.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     46.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     46.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     46.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     46.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     46.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     46.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     46.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     46.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     46.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     46.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     46.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     46.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     46.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     46.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     46.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     46.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     46.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     46.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     46.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     46.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     46.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     46.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     46.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     46.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     46.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     46.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     46.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     46.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     46.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     46.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     46.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     46.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     46.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     46.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     46.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     46.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     46.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     46.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     46.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     46.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     46.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     46.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    150     42.37%     88.98% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    39     11.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  82061                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             289855                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        78799                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             91185                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      82835                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     81741                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  26                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            8322                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                 2                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         3527                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        126039                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.648537                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.981238                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               75723     60.08%     60.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               29442     23.36%     83.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               13355     10.60%     94.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                5498      4.36%     98.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                1230      0.98%     99.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 632      0.50%     99.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 110      0.09%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                  37      0.03%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  12      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          126039                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.484360                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads               701                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1250                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                14625                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               10457                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                      45                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      6                       # number of misc regfile writes
system.cpu.numCycles                           168761                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    1515                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 51688                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    309                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    68268                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    711                       # Number of times rename has blocked due to LQ full
system.cpu.rename.RenameLookups                114757                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  88990                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               62501                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     52315                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                     49                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2323                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1011                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    10813                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups                 8                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           114749                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            607                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 26                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1035                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             25                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       204434                       # The number of ROB reads
system.cpu.rob.rob_writes                      168359                       # The number of ROB writes
system.cpu.timesIdled                            2335                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          679                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1486                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         4595                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         9206                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                706                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          137                       # Transaction distribution
system.membus.trans_dist::CleanEvict              542                       # Transaction distribution
system.membus.trans_dist::ReadExReq                99                       # Transaction distribution
system.membus.trans_dist::ReadExResp               99                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           706                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             2                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2291                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2291                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        60288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   60288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               807                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     807    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 807                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2034000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4234250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    168759000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              4094                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1586                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2694                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             994                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              505                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             505                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2702                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1392                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           12                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           12                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         8098                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         5719                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 13817                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       345344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       214144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 559488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             679                       # Total snoops (count)
system.tol2bus.snoopTraffic                      8768                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             5290                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   5290    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               5290                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           17492000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           5706996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           8110995                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.8                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    168759000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 2178                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1616                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3794                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2178                       # number of overall hits
system.l2.overall_hits::.cpu.data                1616                       # number of overall hits
system.l2.overall_hits::total                    3794                       # number of overall hits
system.l2.demand_misses::.cpu.inst                524                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                281                       # number of demand (read+write) misses
system.l2.demand_misses::total                    805                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               524                       # number of overall misses
system.l2.overall_misses::.cpu.data               281                       # number of overall misses
system.l2.overall_misses::total                   805                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51060000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     25702000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         76762000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51060000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     25702000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        76762000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2702                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1897                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4599                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2702                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1897                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4599                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.193930                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.148129                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.175038                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.193930                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.148129                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.175038                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97442.748092                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91466.192171                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95356.521739                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97442.748092                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91466.192171                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95356.521739                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 137                       # number of writebacks
system.l2.writebacks::total                       137                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           524                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           281                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               805                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          524                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          281                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              805                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     40580000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     20082000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     60662000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     40580000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     20082000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     60662000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.193930                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.148129                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.175038                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.193930                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.148129                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.175038                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77442.748092                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71466.192171                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75356.521739                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77442.748092                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71466.192171                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75356.521739                       # average overall mshr miss latency
system.l2.replacements                            679                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1449                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1449                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1449                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1449                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2694                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2694                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2694                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2694                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               406                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   406                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data              99                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  99                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      8964000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       8964000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           505                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               505                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.196040                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.196040                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 90545.454545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90545.454545                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           99                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             99                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      6984000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      6984000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.196040                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.196040                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70545.454545                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70545.454545                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2178                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2178                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          524                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              524                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51060000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51060000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2702                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2702                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.193930                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.193930                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97442.748092                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97442.748092                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          524                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          524                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     40580000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     40580000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.193930                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.193930                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77442.748092                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77442.748092                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1210                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1210                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          182                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             182                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     16738000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     16738000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1392                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1392                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.130747                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.130747                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 91967.032967                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91967.032967                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          182                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          182                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     13098000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     13098000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.130747                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.130747                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71967.032967                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71967.032967                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            10                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                10                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               2                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           12                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            12                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.166667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.166667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data        58000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        58000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.166667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        29000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        29000                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    168759000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   119.894726                       # Cycle average of tags in use
system.l2.tags.total_refs                        9204                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       817                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.265606                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.902150                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        78.834563                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        40.158013                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.615895                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.313734                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.936678                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     74465                       # Number of tag accesses
system.l2.tags.data_accesses                    74465                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    168759000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          33536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          17984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              51520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         8768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            8768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             281                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 805                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          137                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                137                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         198721253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         106566168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             305287422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    198721253                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        198721253                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       51955748                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             51955748                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       51955748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        198721253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        106566168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            357243169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       524.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       234.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000160194750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            6                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            6                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1690                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 95                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         805                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        137                       # Number of write requests accepted
system.mem_ctrls.readBursts                       805                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      137                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     47                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     9                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                94                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                70                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                73                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      5621000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3790000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                19833500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7415.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26165.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      650                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      96                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   805                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  137                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     590                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          108                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    485.333333                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   332.830567                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   351.864035                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           17     15.74%     15.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           20     18.52%     34.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            8      7.41%     41.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           16     14.81%     56.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            9      8.33%     64.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      6.48%     71.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      6.48%     77.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      5.56%     83.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           18     16.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          108                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            6                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean            115                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    105.005670                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     57.229363                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55             1     16.67%     16.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1     16.67%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1     16.67%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1     16.67%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1     16.67%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::216-223            1     16.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             6                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            6                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.833333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.809662                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.983192                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3     50.00%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1     16.67%     66.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2     33.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             6                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  48512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    6464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   51520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 8768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       287.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        38.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    305.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     51.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     168638000                       # Total gap between requests
system.mem_ctrls.avgGap                     179021.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        14976                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         6464                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 198721253.385004669428                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 88741933.763532623649                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 38303142.350926473737                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          524                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          281                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          137                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13696000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      6137500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   3019678250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26137.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     21841.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  22041447.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               128520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                68310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy              906780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             407160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12907440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         35982960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         34502400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           84903570                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        503.105434                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     89306750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      5460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     73992250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               678300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               341550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             4505340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             120060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12907440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         52994040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         20177280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           91724010                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        543.520701                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     51989500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      5460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    111309500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    168759000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        10965                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            10965                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        10965                       # number of overall hits
system.cpu.icache.overall_hits::total           10965                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3067                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3067                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3067                       # number of overall misses
system.cpu.icache.overall_misses::total          3067                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    125977000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    125977000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    125977000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    125977000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        14032                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        14032                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        14032                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        14032                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.218572                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.218572                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.218572                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.218572                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 41074.991849                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 41074.991849                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 41074.991849                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 41074.991849                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           69                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           69                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2694                       # number of writebacks
system.cpu.icache.writebacks::total              2694                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          365                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          365                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          365                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          365                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2702                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2702                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2702                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2702                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    107915000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    107915000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    107915000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    107915000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.192560                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.192560                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.192560                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.192560                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 39938.934123                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39938.934123                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 39938.934123                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39938.934123                       # average overall mshr miss latency
system.cpu.icache.replacements                   2694                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        10965                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           10965                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3067                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3067                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    125977000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    125977000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        14032                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        14032                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.218572                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.218572                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 41074.991849                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 41074.991849                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          365                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          365                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2702                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2702                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    107915000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    107915000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.192560                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.192560                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 39938.934123                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39938.934123                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    168759000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             7.975995                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               13667                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2702                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.058105                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     7.975995                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996999                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996999                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             30766                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            30766                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    168759000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    168759000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    168759000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    168759000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    168759000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    168759000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    168759000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        19108                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            19108                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        19108                       # number of overall hits
system.cpu.dcache.overall_hits::total           19108                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4644                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4644                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4644                       # number of overall misses
system.cpu.dcache.overall_misses::total          4644                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    175473984                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    175473984                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    175473984                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    175473984                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        23752                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        23752                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        23752                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        23752                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.195520                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.195520                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.195520                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.195520                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 37785.095607                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37785.095607                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 37785.095607                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37785.095607                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1736                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           33                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               143                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.139860                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    16.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1449                       # number of writebacks
system.cpu.dcache.writebacks::total              1449                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2735                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2735                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2735                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2735                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1909                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1909                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1909                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1909                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     74107998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     74107998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     74107998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     74107998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.080372                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.080372                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.080372                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.080372                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 38820.323730                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38820.323730                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38820.323730                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38820.323730                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1901                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        11031                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           11031                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3045                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3045                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    110744000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    110744000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        14076                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        14076                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.216326                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.216326                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 36369.129721                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36369.129721                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1647                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1647                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1398                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1398                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     52520000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     52520000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.099318                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.099318                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37567.954220                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37567.954220                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         8077                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           8077                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1599                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1599                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     64729984                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     64729984                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         9676                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         9676                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.165254                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.165254                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 40481.540963                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40481.540963                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1088                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1088                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          511                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          511                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     21587998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     21587998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.052811                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.052811                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42246.571429                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42246.571429                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    168759000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             7.940987                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               21017                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1909                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             11.009429                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            538000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     7.940987                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992623                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992623                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             49413                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            49413                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    168759000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    168759000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
