// Seed: 2022655131
module module_0 (
    input  tri1  id_0,
    input  tri0  id_1,
    output uwire id_2,
    output tri0  id_3,
    input  uwire id_4,
    input  wire  id_5,
    input  uwire id_6
);
  assign id_2 = id_5 < id_6;
endmodule
module module_0 (
    output wor id_0,
    output tri id_1,
    output supply1 id_2,
    input tri1 id_3,
    output tri id_4,
    output wand id_5,
    input supply1 id_6,
    inout wand id_7,
    output supply0 id_8,
    output supply1 id_9,
    input wand id_10,
    output supply1 id_11,
    input supply0 id_12,
    output wor id_13,
    input wire id_14,
    output wand sample,
    output tri id_16,
    output uwire id_17,
    input wire id_18,
    inout wand module_1
);
  assign id_19 = 1;
  module_0 modCall_1 (
      id_19,
      id_10,
      id_1,
      id_5,
      id_3,
      id_3,
      id_18
  );
  assign modCall_1.id_2 = 0;
endmodule
