{
  "columns":
  ["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"]
  , "debug_enabled":"true"
  , "type":"module"
  , "total_percent":
  [1.27383, 0.561564, 0.728172, 2.50645, 0.197628]
  , "total":
  [3518, 12443, 68, 3, 64]
  , "name":"System"
  , "max_resources":
  [854400, 1708800, 2713, 1518, 42720]
  , "children":
  [
    {
      "name":"slavereg_comp"
      , "compute_units":1
      , "type":"function"
      , "total_percent":
      [1.27383, 0.561564, 0.728172, 2.50645, 0.197628]
      , "total_kernel_resources":
      [3518, 12443, 68, 2.5, 64]
      , "details":
      [
        {
          "type":"text"
          , "text":"Number of compute units: 1"
        }
        , {
          "type":"brief"
          , "text":"1 compute unit."
        }
      ]
      , "children":
      [
        {
          "name":"Component call"
          , "type":"resource"
          , "data":
          [0, 0, 0, 0, 0]
          , "details":
          [
            {
              "type":"text"
              , "text":"Stream implemented 256 bits wide with a buffer size of 0 elements."
            }
            , {
              "type":"brief"
              , "text":"256b wide with 0 elements."
            }
          ]
        }
        , {
          "name":"Component return"
          , "type":"resource"
          , "data":
          [0, 0, 0, 0, 0]
          , "details":
          [
            {
              "type":"text"
              , "text":"Stream implemented 128 bits wide with a buffer size of 0 elements."
            }
            , {
              "type":"brief"
              , "text":"128b wide with 0 elements."
            }
          ]
        }
        , {
          "name":"Variable: \n - 'i' (hls1.cpp:32)"
          , "type":"resource"
          , "data":
          [85, 416, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"src/hls1.cpp"
                , "line":32
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32 bits and depth 4"
              , "details":
              [
                {
                  "type":"text"
                  , "text":" Depth was increased by a factor of 466 due to a loop initiation interval of 466."
                }
              ]
            }
            , {
              "type":"text"
              , "text":"1 register of width 33 bits and depth 4"
              , "details":
              [
                {
                  "type":"text"
                  , "text":" Depth was increased by a factor of 466 due to a loop initiation interval of 466."
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 32 width by 4 depth,\n1 reg, 33 width by 4 depth"
            }
          ]
        }
        , {
          "name":"slavereg_comp.B1.start"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [23, 358, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [21, 293, 0, 0, 0]
                }
                , {
                  "name":"hls1.cpp:25"
                  , "type":"resource"
                  , "data":
                  [0, 32, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                        , "line":25
                      }
                    ]
                  ]
                }
                , {
                  "name":"hls1.cpp:32"
                  , "type":"resource"
                  , "data":
                  [2, 33, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                        , "line":32
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [14, 9, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hls1.cpp:15"
                  , "type":"resource"
                  , "data":
                  [14, 9, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                        , "line":15
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [1, 0, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hls1.cpp:15"
                  , "type":"resource"
                  , "data":
                  [1, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                        , "line":15
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Stream Read"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hls1.cpp:25"
                  , "type":"resource"
                  , "data":
                  [448, 1994, 15, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                        , "line":25
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [448, 1994, 15, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hls1.cpp:32"
                  , "type":"resource"
                  , "data":
                  [51, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                        , "line":32
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [35, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"slavereg_comp.B2"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [5, 8, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hls1.cpp:37"
                  , "type":"resource"
                  , "data":
                  [5, 8, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                        , "line":37
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [2, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"FFwd Destination"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hls1.cpp:37"
                  , "type":"resource"
                  , "data":
                  [3, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                        , "line":37
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Non-Blocking Stream Write"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"slavereg_comp.B3"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [515, 560, 21, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [515, 560, 21, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [300, 274, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hls1.cpp:32"
                  , "type":"resource"
                  , "data":
                  [177, 197, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                        , "line":32
                      }
                    ]
                  ]
                }
                , {
                  "name":"hls1.cpp:34"
                  , "type":"resource"
                  , "data":
                  [68, 42, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                        , "line":34
                      }
                    ]
                  ]
                }
                , {
                  "name":"hls1.cpp:35"
                  , "type":"resource"
                  , "data":
                  [55, 35, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                        , "line":35
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [8, 6, 0, 0, 2]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hls1.cpp:32"
                  , "type":"resource"
                  , "data":
                  [78, 21, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                        , "line":32
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [11, 0, 0, 0, 0]
                    }
                    , {
                      "name":"33-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [11, 0, 0, 0, 0]
                    }
                    , {
                      "name":"33-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [27, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                    , {
                      "name":"FFwd Destination"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [9, 9, 0, 0, 0]
                    }
                    , {
                      "name":"Iteration Initiation"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [13, 11, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hls1.cpp:34"
                  , "type":"resource"
                  , "data":
                  [903, 4396, 16, 1.5, 31]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                        , "line":34
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [2, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [82, 199, 0, 1.5, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [448, 1994, 15, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [371, 2202, 1, 0, 31]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hls1.cpp:35"
                  , "type":"resource"
                  , "data":
                  [1081, 4400, 16, 1, 31]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                        , "line":35
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Floating-point Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [0, 0, 0, 1, 0]
                    }
                    , {
                      "name":"32-bit Integer to Floating-point Conversion"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [257, 204, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [448, 1994, 15, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [374, 2202, 1, 0, 31]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
      ]
    }
  ]
}
