\doxysection{EXTI\+\_\+\+Reg\+Def\+\_\+t Struct Reference}
\hypertarget{struct_e_x_t_i___reg_def__t}{}\label{struct_e_x_t_i___reg_def__t}\index{EXTI\_RegDef\_t@{EXTI\_RegDef\_t}}


{\ttfamily \#include $<$stm32f407xx.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___reg_def__t_adf667b91e34f6a9c58bd4f0f55f2bd03}{IMR}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___reg_def__t_ae1e59849d6ef67b1766ede31342e07a4}{EMR}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___reg_def__t_a8750f176ecede5dfebf1f9ed67e2bec9}{RTSR}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___reg_def__t_ac9d02ca57991dcd0f5578bb8894e23a1}{FTSR}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___reg_def__t_a16ad4d76008318d85367d7e10444c419}{SWIER}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___reg_def__t_a95f180dda1e0dab5d9ca9c1c96a80d42}{PR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00341}{341}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.



\label{doc-variable-members}
\Hypertarget{struct_e_x_t_i___reg_def__t_doc-variable-members}
\doxysubsection{Member Data Documentation}
\Hypertarget{struct_e_x_t_i___reg_def__t_ae1e59849d6ef67b1766ede31342e07a4}\index{EXTI\_RegDef\_t@{EXTI\_RegDef\_t}!EMR@{EMR}}
\index{EMR@{EMR}!EXTI\_RegDef\_t@{EXTI\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{EMR}{EMR}}
{\footnotesize\ttfamily \label{struct_e_x_t_i___reg_def__t_ae1e59849d6ef67b1766ede31342e07a4} 
volatile uint32\+\_\+t EXTI\+\_\+\+Reg\+Def\+\_\+t\+::\+EMR}

Event Mask Register, OFFSET\+: 0x04 Controls event generation (not interrupts) 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00347}{347}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{struct_e_x_t_i___reg_def__t_ac9d02ca57991dcd0f5578bb8894e23a1}\index{EXTI\_RegDef\_t@{EXTI\_RegDef\_t}!FTSR@{FTSR}}
\index{FTSR@{FTSR}!EXTI\_RegDef\_t@{EXTI\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{FTSR}{FTSR}}
{\footnotesize\ttfamily \label{struct_e_x_t_i___reg_def__t_ac9d02ca57991dcd0f5578bb8894e23a1} 
volatile uint32\+\_\+t EXTI\+\_\+\+Reg\+Def\+\_\+t\+::\+FTSR}

Falling Trigger Selection Register, OFFSET\+: 0x0C 1 = interrupt/event on falling edge 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00353}{353}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{struct_e_x_t_i___reg_def__t_adf667b91e34f6a9c58bd4f0f55f2bd03}\index{EXTI\_RegDef\_t@{EXTI\_RegDef\_t}!IMR@{IMR}}
\index{IMR@{IMR}!EXTI\_RegDef\_t@{EXTI\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{IMR}{IMR}}
{\footnotesize\ttfamily \label{struct_e_x_t_i___reg_def__t_adf667b91e34f6a9c58bd4f0f55f2bd03} 
volatile uint32\+\_\+t EXTI\+\_\+\+Reg\+Def\+\_\+t\+::\+IMR}

Interrupt Mask Register, OFFSET\+: 0x00 0 = interrupt masked 1 = interrupt not masked (enabled) 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00343}{343}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{struct_e_x_t_i___reg_def__t_a95f180dda1e0dab5d9ca9c1c96a80d42}\index{EXTI\_RegDef\_t@{EXTI\_RegDef\_t}!PR@{PR}}
\index{PR@{PR}!EXTI\_RegDef\_t@{EXTI\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{PR}{PR}}
{\footnotesize\ttfamily \label{struct_e_x_t_i___reg_def__t_a95f180dda1e0dab5d9ca9c1c96a80d42} 
volatile uint32\+\_\+t EXTI\+\_\+\+Reg\+Def\+\_\+t\+::\+PR}

Pending Register, OFFSET\+: 0x14 Write 1 to clear the pending interrupt flag 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00359}{359}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{struct_e_x_t_i___reg_def__t_a8750f176ecede5dfebf1f9ed67e2bec9}\index{EXTI\_RegDef\_t@{EXTI\_RegDef\_t}!RTSR@{RTSR}}
\index{RTSR@{RTSR}!EXTI\_RegDef\_t@{EXTI\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{RTSR}{RTSR}}
{\footnotesize\ttfamily \label{struct_e_x_t_i___reg_def__t_a8750f176ecede5dfebf1f9ed67e2bec9} 
volatile uint32\+\_\+t EXTI\+\_\+\+Reg\+Def\+\_\+t\+::\+RTSR}

Rising Trigger Selection Register, OFFSET\+: 0x08 1 = interrupt/event on rising edge 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00350}{350}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{struct_e_x_t_i___reg_def__t_a16ad4d76008318d85367d7e10444c419}\index{EXTI\_RegDef\_t@{EXTI\_RegDef\_t}!SWIER@{SWIER}}
\index{SWIER@{SWIER}!EXTI\_RegDef\_t@{EXTI\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{SWIER}{SWIER}}
{\footnotesize\ttfamily \label{struct_e_x_t_i___reg_def__t_a16ad4d76008318d85367d7e10444c419} 
volatile uint32\+\_\+t EXTI\+\_\+\+Reg\+Def\+\_\+t\+::\+SWIER}

Software Interrupt Event Register, OFFSET\+: 0x10 Write 1 to trigger software interrupt 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00356}{356}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
STM32\+F4xx\+\_\+\+DRIVERS/\+Inc/\mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h}{stm32f407xx.\+h}}\end{DoxyCompactItemize}
