static void T_1 F_1 ( void )\r\n{\r\nint V_1 , V_2 = 1 , V_3 = 0 ;\r\nint V_4 ;\r\nswitch ( F_2 () ) {\r\ncase V_5 :\r\ncase V_6 :\r\nF_3 ( 0x30 ) ;\r\nF_4 ( 0x30000 ) ;\r\nV_3 = ! ! ( F_5 () & ( 1 << 31 ) ) ;\r\nif ( V_3 == 0 )\r\nV_4 = 0x02 ;\r\nelse\r\nV_4 = 0x1d ;\r\nF_6 ( 0xf8018000 ,\r\n( V_4 << 27 ) | ( 0x03 << 15 ) ) ;\r\nV_7 = 2 ;\r\nbreak;\r\ncase V_8 :\r\nF_7 ( 0x03 << 22 ) ;\r\nF_8 ( 0x1f << 27 , 0x02 << 27 ) ;\r\nV_7 = ( ( ( F_9 () >> 6 ) & 0x03 ) + 1 ) << 1 ;\r\nfor ( V_1 = 0 ; V_1 < V_7 ; V_1 ++ ) {\r\nF_10 ( F_11 ( V_1 , 0 ) ) ;\r\nF_10 ( F_11 ( V_1 , 1 ) ) ;\r\n}\r\nbreak;\r\ndefault:\r\nV_7 = 1 ;\r\n}\r\nif ( ! V_9 )\r\nV_7 = 1 ;\r\nif ( ! V_10 )\r\nV_10 = & V_11 ;\r\nV_12 [ V_3 ] = 0 ;\r\nV_13 [ 0 ] = V_3 ;\r\nfor ( V_1 = 0 ; V_1 < V_7 ; V_1 ++ ) {\r\nif ( V_1 != V_3 ) {\r\nV_12 [ V_1 ] = V_2 ;\r\nV_13 [ V_2 ] = V_1 ;\r\nV_2 ++ ;\r\n}\r\nF_12 ( V_1 , 1 ) ;\r\nF_13 ( V_1 , 1 ) ;\r\n}\r\n}\r\nstatic void F_14 ( unsigned int V_7 )\r\n{\r\nT_2 (* F_15)( int V_14 , void * V_15 );\r\nswitch ( F_2 () ) {\r\ncase V_5 :\r\ncase V_6 :\r\nF_15 = V_16 ;\r\nbreak;\r\ncase V_8 :\r\nF_15 = V_17 ;\r\nbreak;\r\ndefault:\r\nreturn;\r\n}\r\nif ( F_16 ( V_18 , F_15 , V_19 ,\r\nL_1 , NULL ) )\r\nF_17 ( L_2 ) ;\r\nif ( F_16 ( V_20 , F_15 , V_19 ,\r\nL_3 , NULL ) )\r\nF_17 ( L_4 ) ;\r\n}\r\nstatic void F_18 ( int V_2 , struct V_21 * V_22 )\r\n{\r\nV_23 = F_19 ( V_22 ) ;\r\nV_24 = ( unsigned long ) F_20 ( V_22 ) ;\r\nF_21 () ;\r\nF_22 ( L_5 , V_2 ) ;\r\nif ( F_23 ( V_2 , & V_25 ) ) {\r\nF_24 ( V_2 , V_26 ) ;\r\nswitch ( F_2 () ) {\r\ncase V_5 :\r\ncase V_6 :\r\nF_25 ( V_2 , 0 ) ;\r\nbreak;\r\ncase V_8 :\r\nF_26 ( V_2 , 0 ) ;\r\nbreak;\r\n}\r\n} else {\r\nF_24 ( V_2 , V_27 ) ;\r\nswitch ( F_2 () ) {\r\ncase V_5 :\r\ncase V_6 :\r\nif ( F_27 ( V_2 ) == 1 )\r\nF_28 ( 0x01 ) ;\r\nbreak;\r\ncase V_8 :\r\nF_10 ( F_29 ( V_2 ) ) ;\r\nbreak;\r\n}\r\nF_30 ( V_2 , & V_25 ) ;\r\n}\r\n}\r\nstatic void F_31 ( void )\r\n{\r\nswitch ( F_2 () ) {\r\ncase V_5 :\r\ncase V_6 :\r\nF_32 ( F_33 () ? V_28 : V_29 ) ;\r\nbreak;\r\ncase V_8 :\r\nF_10 ( F_11 ( F_33 () , 0 ) ) ;\r\nV_30 . V_31 = ( F_9 () >> 25 ) & 3 ;\r\nbreak;\r\n}\r\n}\r\nstatic void F_34 ( void )\r\n{\r\nF_22 ( L_6 , F_33 () ) ;\r\nF_35 ( F_36 () + V_32 / V_33 ) ;\r\nF_37 () ;\r\nF_38 ( V_34 | V_35 | V_36 | V_37 | V_38 ) ;\r\nF_37 () ;\r\n}\r\nstatic void F_26 ( int V_2 , unsigned int V_39 )\r\n{\r\nF_10 ( F_39 ( V_2 , V_39 == V_40 ) ) ;\r\n}\r\nstatic T_2 V_17 ( int V_14 , void * V_15 )\r\n{\r\nint V_39 = V_14 - V_18 ;\r\nF_10 ( F_11 ( F_33 () , V_39 ) ) ;\r\nif ( V_39 == 0 )\r\nF_40 () ;\r\nelse\r\nF_41 () ;\r\nreturn V_41 ;\r\n}\r\nstatic void F_42 ( const struct V_42 * V_43 ,\r\nunsigned int V_39 )\r\n{\r\nunsigned int V_1 ;\r\nF_43 (i, mask)\r\nF_26 ( V_1 , V_39 ) ;\r\n}\r\nstatic void F_25 ( int V_2 , unsigned int V_39 )\r\n{\r\nunsigned long V_44 ;\r\nF_44 ( & V_45 , V_44 ) ;\r\nF_45 ( V_2 ? V_28 : V_29 ) ;\r\nF_46 ( V_46 , V_2 ) |= V_39 ;\r\nF_37 () ;\r\nF_47 ( & V_45 , V_44 ) ;\r\n}\r\nstatic T_2 V_16 ( int V_14 , void * V_15 )\r\n{\r\nunsigned long V_44 ;\r\nint V_39 , V_2 = V_14 - V_18 ;\r\nF_44 ( & V_45 , V_44 ) ;\r\nV_39 = F_48 ( V_46 ) ;\r\nF_46 ( V_46 , V_2 ) = 0 ;\r\nF_32 ( V_2 ? V_28 : V_29 ) ;\r\nF_47 ( & V_45 , V_44 ) ;\r\nif ( V_39 & V_47 )\r\nF_40 () ;\r\nif ( V_39 & V_40 )\r\nF_41 () ;\r\nreturn V_41 ;\r\n}\r\nstatic void F_49 ( const struct V_42 * V_43 ,\r\nunsigned int V_39 )\r\n{\r\nunsigned int V_1 ;\r\nF_43 (i, mask)\r\nF_25 ( V_1 , V_39 ) ;\r\n}\r\nstatic int F_50 ( void )\r\n{\r\nunsigned int V_2 = F_33 () ;\r\nif ( V_2 == 0 )\r\nreturn - V_48 ;\r\nF_22 ( L_7 , V_2 ) ;\r\nF_51 ( V_2 , false ) ;\r\nF_52 () ;\r\nF_53 ( V_2 , & V_49 ) ;\r\nF_54 ( V_37 ) ;\r\nF_55 () ;\r\nF_56 ( 0 , ~ 0 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_57 ( unsigned int V_2 )\r\n{\r\n}\r\nvoid T_3 F_58 ( void )\r\n{\r\nF_59 () ;\r\nF_60 ( 0 , ~ 0 ) ;\r\nF_32 ( V_50 | V_29 | V_28 ) ;\r\nF_61 (\r\nV_37 | V_36 | V_34 | V_35 | V_38 | V_51 ,\r\nV_34 | V_35 | V_38 | V_51 ) ;\r\nF_62 () ;\r\n__asm__ __volatile__(\r\n" wait\n"\r\n" j bmips_secondary_reentry\n"\r\n: : : "memory");\r\n}\r\nstatic void F_63 ( unsigned long V_52 , char * V_53 , char * V_54 )\r\n{\r\nmemcpy ( ( void * ) V_52 , V_53 , V_54 - V_53 ) ;\r\nF_64 ( V_52 , V_54 - V_53 ) ;\r\nF_56 ( V_52 , V_52 + ( V_54 - V_53 ) ) ;\r\nF_65 () ;\r\n}\r\nstatic inline void F_66 ( void )\r\n{\r\nF_63 ( V_55 , & V_56 ,\r\n& V_57 ) ;\r\nF_63 ( V_58 , & V_59 ,\r\n& V_60 ) ;\r\n}\r\nstatic void F_67 ( void * V_61 )\r\n{\r\nstruct V_62 * V_63 = V_61 ;\r\nint V_64 = V_63 -> V_2 & 0x01 ? 16 : 0 ;\r\nT_4 V_43 = ~ ( 0xffff << V_64 ) , V_65 = V_63 -> V_65 >> 16 ;\r\nF_68 () ;\r\nif ( F_33 () > 0 ) {\r\nF_69 ( 0 , & F_67 ,\r\nV_63 , 1 ) ;\r\n} else {\r\nif ( V_63 -> V_2 & 0x02 ) {\r\nF_70 ( 0xa0 , ( V_65 << 16 ) | V_65 ) ;\r\nF_71 ( 0xa0 ) ;\r\n} else {\r\nF_72 ( ( F_73 () & V_43 ) |\r\n( V_65 << V_64 ) ) ;\r\n}\r\n}\r\nF_74 () ;\r\n}\r\nstatic void F_24 ( int V_2 , T_4 V_65 )\r\n{\r\nstruct V_62 V_63 ;\r\nif ( F_2 () == V_8 ) {\r\nV_63 . V_2 = V_2 ;\r\nV_63 . V_65 = V_65 ;\r\nF_67 ( & V_63 ) ;\r\n} else {\r\nvoid T_5 * V_66 = F_75 () ;\r\nif ( V_2 == 0 )\r\nF_76 ( V_65 , V_66 + V_67 ) ;\r\nelse {\r\nif ( F_2 () != V_6 )\r\nreturn;\r\nF_76 ( V_65 , V_66 + V_68 ) ;\r\n}\r\n}\r\nF_77 () ;\r\nF_78 () ;\r\n}\r\nvoid V_11 ( void )\r\n{\r\nunsigned long V_69 = V_70 ;\r\nF_79 ( V_70 != V_71 ) ;\r\nswitch ( F_2 () ) {\r\ncase V_5 :\r\nF_80 ( V_58 - V_71 ,\r\n& V_59 , 0x80 ) ;\r\nF_77 () ;\r\nreturn;\r\ncase V_72 :\r\ncase V_6 :\r\nV_69 = 0x80000400 ;\r\nF_24 ( 0 , V_26 ) ;\r\nbreak;\r\ncase V_8 :\r\nV_69 = 0x80001000 ;\r\nF_24 ( 0 , V_26 ) ;\r\nF_81 ( V_69 ) ;\r\nbreak;\r\ndefault:\r\nreturn;\r\n}\r\nV_73 = & F_66 ;\r\nV_70 = V_69 ;\r\n}\r\nT_6 void __weak F_82 ( void )\r\n{\r\n}\r\nvoid T_1 F_83 ( void )\r\n{\r\nvoid T_5 T_7 * V_66 = F_75 () ;\r\nT_4 T_7 V_74 ;\r\nswitch ( F_2 () ) {\r\ncase V_72 :\r\nF_84 ( F_85 ( 22 ) ) ;\r\nF_77 () ;\r\nF_86 ( F_85 ( 22 ) ) ;\r\nF_87 ( F_85 ( 16 ) ) ;\r\nV_74 = F_88 ( V_66 + V_75 ) ;\r\nF_76 ( V_74 | 0x100 , V_75 ) ;\r\nF_88 ( V_66 + V_75 ) ;\r\nV_74 = F_88 ( V_66 + V_75 ) ;\r\nF_76 ( V_74 | 0xf , V_75 ) ;\r\nF_88 ( V_66 + V_75 ) ;\r\nV_74 = F_88 ( V_66 + V_76 ) ;\r\nF_76 ( V_74 | 0x0fff0000 , V_66 + V_76 ) ;\r\nF_88 ( V_66 + V_76 ) ;\r\nbreak;\r\ncase V_6 :\r\nswitch ( F_89 () ) {\r\ncase 0x2a040 :\r\ncase 0x2a042 :\r\ncase 0x2a044 :\r\ncase 0x2a060 :\r\nV_74 = F_88 ( V_66 + V_77 ) ;\r\nF_76 ( V_74 & ~ 0x07000000 , V_66 + V_77 ) ;\r\nF_88 ( V_66 + V_77 ) ;\r\n}\r\nF_90 ( F_85 ( 21 ) ) ;\r\nF_4 ( F_85 ( 23 ) ) ;\r\nF_28 ( F_85 ( 15 ) ) ;\r\nbreak;\r\ncase V_8 :\r\nF_7 ( F_85 ( 17 ) | F_85 ( 21 ) ) ;\r\n__asm__ __volatile__(\r\n" .set noreorder\n"\r\n" li $8, 0x5a455048\n"\r\n" .word 0x4088b00f\n"\r\n" .word 0x4008b008\n"\r\n" li $9, 0x00008000\n"\r\n" or $8, $8, $9\n"\r\n" .word 0x4088b008\n"\r\n" sync\n"\r\n" li $8, 0x0\n"\r\n" .word 0x4088b00f\n"\r\n" .set reorder\n"\r\n: : : "$8", "$9");\r\nF_7 ( F_85 ( 27 ) ) ;\r\n__asm__ __volatile__(\r\n" li $8, 0x5a455048\n"\r\n" .word 0x4088b00f\n"\r\n" nop; nop; nop\n"\r\n" .word 0x4008b008\n"\r\n" lui $9, 0x0100\n"\r\n" or $8, $9\n"\r\n" .word 0x4088b008\n"\r\n: : : "$8", "$9");\r\nbreak;\r\n}\r\n}
