# format of a line in this file:
# <instruction name> "<x86 asm>"

# RV32I    "RV32I Base Integer Instruction Set"

# DRAFT - Work in Progress - This contains approximate mappings

lui        
auipc      
jal        
jalr       
beq        CMP, JE
bne        CMP, JNE
blt        CMP, JL
bge        CMP, JGE
bltu       CMP, JB
bgeu       CMP, JAE
lb         MOVSX
lh         MOVSX
lw         MOVSXD
lbu        MOVZX 
lhu        MOVZX
lwu        MOV
sb         MOV
sh         MOV
sw         MOV
addi       ADD						# fuse with mov
slti       CMP, SETcc, MOVZX		# fuse with branch
sltiu      CMP, SETcc, MOVZX		# fuse with branch
xori       XOR
ori        OR
andi       AND
slli       SHL
srli       SHR
srai       SAR
add        ADD						# fuse with mov
sub        SUB
sll        SHL
slt        CMP, SETcc, MOVZX		# fuse with branch
sltu       CMP, SETcc, MOVZX		# fuse with branch
xor        XOR
srl        SHR
sra        SAR
or         OR
and        AND
fence      LFENCE or SFENCE or MFENCE
fence.i    

# RV64I    "RV64I Base Integer Instruction Set (in addition to RV32I)"

ld         MOV
sd         MOV
addiw      ADD						# fuse with mov
slliw      SHL
srliw      SHR
sraiw      SAR
addw       ADD
subw       SUB
sllw       SHL
srlw       SHR
sraw       SAR

# RV32M    "RV32M Standard Extension for Integer Multiply and Divide"

mul        IMUL
mulh       IMUL						# fuse with nearby mul
mulhsu     
mulhu      MUL						# fuse with nearby mul
div        IDIV
divu       DIV
rem        IDIV						# fuse with nearby div
remu       DIV						# fuse with nearby div

# RV64M    "RV64M Standard Extension for Integer Multiply and Divide (in addition to RV32M)"

mulw       MUL
divw       IDIV
divuw      DIV
remw       IDIV						# fuse with nearby divw
remuw      DIV						# fuse with nearby divuw

# RV32A    "RV32A Standard Extension for Atomic Instructions"

lr.w       
sc.w       
amoswap.w  
amoadd.w   
amoxor.w   
amoor.w    
amoand.w   
amomin.w   
amomax.w   
amominu.w  
amomaxu.w  

# RV64A    "RV64A Standard Extension for Atomic Instructions (in addition to RV32A)"

lr.d       
sc.d       
amoswap.d  
amoadd.d   
amoxor.d   
amoor.d    
amoand.d   
amomin.d   
amomax.d   
amominu.d  
amomaxu.d  

# RV32S    "RV32S Standard Extension for Supervisor-level Instructions"

ecall
ebreak
uret
sret
hret
mret
dret
sfence.vm
wfi
rdcycle
rdtime
rdinstret
rdcycleh
rdtimeh
rdinstreth
csrrw
csrrs
csrrc
csrrwi
csrrsi
csrrci

# RV32F    "RV32F Standard Extension for Single-Precision Floating-Point"

flw        MOVSS
fsw        MOVSS
fmadd.s    VFMADD132SS
fmsub.s    VFMSUB132SS
fnmadd.s   VFNMSUB132SS
fnmsub.s   VFNMADD132SS
fadd.s     ADDSS
fsub.s     SUBSS
fmul.s     MULSS
fdiv.s     DIVSS
fsgnj.s    ANDPS, ORPS
fsgnjn.s   ANDPS, ORPS, ANDNPS
fsgnjx.s   ANDPS, ORPS, XORPS
fmin.s     MINSS
fmax.s     MAXSS
fsqrt.s    
fle.s      UCOMISS.LT
flt.s      UCOMISS.LE
feq.s      UCOMISS.EQ
fcvt.w.s   CVTSS2SI
fcvt.wu.s  
fcvt.s.w   CVTSI2SS
fcvt.s.wu  
fmv.x.s    MOVD
fclass.s   
fmv.s.x    MOVD

# RV64F    "RV64F Standard Extension for Single-Precision Floating-Point (in addition to RV32F)"

fcvt.l.s   
fcvt.lu.s  
fcvt.s.l   
fcvt.s.lu  

# RV32D    "RV32D Standard Extension for Double-Precision Floating-Point"

fld        MOVSD
fsd        MOVSD
fmadd.d    VFMADD132SD
fmsub.d    VFMSUB132SD
fnmadd.d   VFNMSUB132SD
fnmsub.d   VFNMADD132SD
fadd.d     ADDSD
fsub.d     SUBSD
fmul.d     MULSD
fdiv.d     DIVSD
fsgnj.d    ANDPD, ORPD
fsgnjn.d   ANDPD, ORPD, ANDNPD
fsgnjx.d   ANDPD, ORPD, XORPD
fmin.d     MINSD
fmax.d     MAXSD
fcvt.s.d   CVTSD2SS
fcvt.d.s   CVTSS2SD
fsqrt.d    
fle.d      UCOMISD.LT
flt.d      UCOMISD.LE
feq.d      UCOMISD.EQ
fcvt.w.d   CVTSD2SI
fcvt.wu.d  
fcvt.d.w   CVTSI2SD
fcvt.d.wu  
fclass.d   

# RV64D    "RV64D Standard Extension for Double-Precision Floating-Point (in addition to RV32F)"

fcvt.l.d   
fcvt.lu.d  
fmv.x.d    MOVQ
fcvt.d.l   
fcvt.d.lu  
fmv.d.x    MOVQ

# RV32FD   "RV32F and RV32D Common Floating-Point Instructions"

frcsr      LDMXCSR, STMXCSR
frrm       LDMXCSR, STMXCSR
frflags    LDMXCSR, STMXCSR
fscsr      LDMXCSR, STMXCSR
fsrm       LDMXCSR, STMXCSR
fsflags    LDMXCSR, STMXCSR
fsrmi      LDMXCSR, STMXCSR
fsflagsi   LDMXCSR, STMXCSR
