{
  "title": "ULQ2004ADRG4__TexasInstruments_945_componentsearchengine",
  "model_name": "llama-3.3-70b-versatile",
  "component": "[\"ULN2002A\", \"ULQ2004A\"]",
  "description": "High-voltage, high-current Darlington transistor arrays",
  "chunks": "[\"![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000000_7ba29293299d6a83a25a83a2ff8b13b563914754de47d687134ea9fd4958c172.png)\\n## ULN200x, ULQ200x High-Voltage, High-Current Darlington Transistor Arrays\\n## 1 Features\\n\\n- · 500mA-rated collector current (single output)\\n- · High-voltage outputs: 50V\\n- · Output clamp diodes\\n- · Inputs compatible with various types of logic\\n- · Relay-driver applications\\n\\nThe  ULx2004A  devices  have  a  10.5kΩ  series  base resistor to allow operation directly from CMOS devices  that  use  supply  voltages  of  6V  to  15V.  The required  input  current  of  the  ULx2004A  device  is below that of the ULx2003A devices, and the required voltage  is  less  than  that  required  by  the  ULN2002A device.\\n## 2 Applications\\n\\n- · Relay Drivers\\n- · Stepper and DC Brushed Motor Drivers\\n- · Lamp Drivers\\n- · Display Drivers (LED and Gas Discharge)\\n- · Line Drivers\\n- · Logic Buffers\\n## 3 Description\\n\\nThe ULx200xA devices are high-voltage, high-current Darlington  transistor  arrays.  Each  consists  of  seven NPN Darlington pairs that feature high-voltage outputs with common-cathode  clamp  diodes  for  switching inductive loads.\\n\\nThe collector-current rating of a single Darlington pair is 500mA.  The  Darlington  pairs  can  be  paralleled for higher current capability. Applications include relay  drivers,  hammer  drivers,  lamp  drivers,  display drivers  (LED  and  gas  discharge),  line  drivers,  and logic  buffers.  For  100V  (otherwise  interchangeable) versions of the ULx2003A devices, see the SLRS023 data sheet for the SN75468 and SN75469 devices.\\n\\nThe ULN2002A device is designed specifically for use with  14V  to  25V  PMOS  devices.  Each  input  of  this device  has  a  Zener  diode  and  resistor  in  series  to control the input current to a safe limit. The ULx2003A devices  have  a  2.7kΩ  series  base  resistor  for  each Darlington  pair  for  operation  directly  with  TTL  or  5V CMOS devices.\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000001_ccd06211c8924ce65ca991a52cbe805e83a5c1ea9781857ffeab8e68b0bf44c3.png)\\n## Package Information\\n\\n| PART NUMBER   | PACKAGE (1)   | PACKAGE SIZE (2)   |\\n|---------------|---------------|--------------------|\\n| ULN200xAD     | SOIC (16)     | 9.90mm × 3.91mm    |\\n| ULN200xAN     | PDIP (16)     | 19.30mm × 6.35mm   |\\n| ULN200xANS    | SOP (16)      | 10.30mm × 5.30mm   |\\n| ULN200xAPW    | TSSOP (16)    | 5.00mm × 4.40mm    |\\n| ULN2003ADYY   | SOT (16)      | 4.20mm × 2.00mm    |\\n\\n- (1) For all available packages, see the orderable addendum at the end of the data sheet.\\n- (2) The package size (length × width) is a nominal value and includes pins, where applicable.\\n\\nSimplified Block Diagram\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000002_6c21f56a28a6d3792ff927909fce7dd9f200e93d1673e8e3ffdc53962bcc711e.png)\\n## Table of Contents\\n\\n| 1 Features                                                                                                                  | ............................................................................1   |\\n|-----------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------|\\n| 2 Applications .....................................................................                                        | 1                                                                               |\\n| 3 Description                                                                                                               | .......................................................................1        |\\n| 4 Pin Configuration and Functions ...................................3                                                      |                                                                                 |\\n| 5 Specifications ..................................................................                                         | 4                                                                               |\\n| 5.1 Absolute Maximum Ratings........................................                                                        | 4                                                                               |\\n| 5.2 ESD Ratings...............................................................                                              | 4                                                                               |\\n| 5.3 Recommended Operating Conditions.........................4                                                              |                                                                                 |\\n| 5.4 Thermal Information....................................................4                                                |                                                                                 |\\n| 5.5 Electrical Characteristics: ULN2002A.........................                                                           | 5                                                                               |\\n| 5.6 Electrical Characteristics: ULN2003A and ULN2004A.....................................................................5 |                                                                                 |\\n| 5.7 Electrical Characteristics: ULN2003AI........................                                                           | 6                                                                               |\\n| 5.8 Electrical Characteristics: ULN2003AI........................                                                           | 6                                                                               |\\n| 5.9 Electrical Characteristics: ULQ2003A and ULQ2004A.....................................................................8 |                                                                                 |\\n| 5.10 Switching Characteristics: ULN2002A, ULN2003A, ULN2004A.................................................               | 8                                                                               |\\n| 5.11 Switching Characteristics: ULN2003AI.....................                                                              | 8                                                                               |\\n| 5.12 Switching Characteristics: ULN2003AI.....................                                                              | 9                                                                               |\\n| 5.13 Switching Characteristics: ULQ2003A, ULQ2004A.....................................................................9    |                                                                                 |\\n| 5.14 Typical Characteristics............................................                                                    | 10                                                                              |\\n\\n| 6 Parameter Measurement Information ..........................                                                           | 12   |\\n|--------------------------------------------------------------------------------------------------------------------------|------|\\n| 7 Detailed Description ......................................................14                                          |      |\\n| 7.1 Overview...................................................................                                          | 14   |\\n| 7.2 Functional Block Diagrams.......................................                                                     | 14   |\\n| 7.3 Feature Description...................................................15                                             |      |\\n| 7.4 Device Functional Modes..........................................15                                                  |      |\\n| 8 Application and Implementation ..................................                                                      | 16   |\\n| 8.1 Application Information.............................................                                                 | 16   |\\n| 8.2 Typical Application....................................................                                              | 16   |\\n| 8.3 System Examples.....................................................                                                 | 19   |\\n| 8.4 Power Supply Recommendations.............................19                                                          |      |\\n| 8.5 Layout.......................................................................                                        | 19   |\\n| 9 Device and Documentation Support ............................21                                                        |      |\\n| 9.1 Documentation Support............................................                                                    | 21   |\\n| 9.2 Related Links............................................................                                            | 21   |\\n| 9.3 Receiving Notification of Documentation Updates....21                                                                |      |\\n| 9.4 Support Resources...................................................                                                 | 21   |\\n| 9.5 Trademarks...............................................................                                            | 21   |\\n| 9.6 Electrostatic Discharge Caution................................21                                                    |      |\\n| 9.7 Glossary....................................................................21                                       |      |\\n| 10 Revision History ..........................................................                                           | 21   |\\n| 11 Mechanical, Packaging, and Orderable Information .................................................................... | 22   |\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000003_02d899fe9d266d900a763b756655d5a9cba08874d22e852b560112c51fb9ea60.png)\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000004_16db42d9c6b2869131b45a051a8d0c5d8349eb372312ce67a537bfd149951cb0.png)\\n## 4 Pin Configuration and Functions\\n\\nFigure 4-1. D, N, NS, and PW Package 16-Pin SOIC, PDIP, SO, and TSSOP Top View\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000005_742119d211249de30c32cfed9e9c9741076a3e0156b0fa379c11dda31064fcc6.png)\\n\\n| 1B   | 16 1C   |\\n|------|---------|\\n| 2B 2 | 15 2C   |\\n| 3B   | 14 3C   |\\n| 4B   | 13 4C   |\\n| 5B   | 12 5C   |\\n| 6B   | 11 6C   |\\n| 7B   | 10 7C   |\\n| E    | 9 COM   |\", \"## Table 4-1. Pin Functions\\n\\n| PIN   | PIN   | I/O (1)   | DESCRIPTION                                                           |\\n|-------|-------|-----------|-----------------------------------------------------------------------|\\n| NAME  | NO.   | I/O (1)   | DESCRIPTION                                                           |\\n| 1B    | 1     | O         | Channel 1 through 7 Darlington base input                             |\\n| 2B    | 2     | O         | Channel 1 through 7 Darlington base input                             |\\n| 3B    | 3     | O         | Channel 1 through 7 Darlington base input                             |\\n| 4B    | 4     | O         | Channel 1 through 7 Darlington base input                             |\\n| 5B    | 5     | O         | Channel 1 through 7 Darlington base input                             |\\n| 6B    | 6     | O         | Channel 1 through 7 Darlington base input                             |\\n| 7B    | 7     | O         | Channel 1 through 7 Darlington base input                             |\\n| 1C    | 16    |           | Channel 1 through 7 Darlington collector output                       |\\n| 2C    | 15    |           | Channel 1 through 7 Darlington collector output                       |\\n| 3C    | 14    |           | Channel 1 through 7 Darlington collector output                       |\\n| 4C    | 13    |           | Channel 1 through 7 Darlington collector output                       |\\n| 5C    | 12    |           | Channel 1 through 7 Darlington collector output                       |\\n| 6C    | 11    |           | Channel 1 through 7 Darlington collector output                       |\\n| 7C    | 10    |           | Channel 1 through 7 Darlington collector output                       |\\n| COM   | 9     | -         | Common cathode node for flyback diodes (required for inductive loads) |\\n| E     | 8     | -         | Common emitter shared by all channels (typically tied to ground)      |\\n\\n(1) I = Input, O = Output\\n## 5 Specifications\\n## 5.1 Absolute Maximum Ratings\\n\\nat 25°C free-air temperature (unless otherwise noted) (1)\\n\\n|       |                                                                  |                                                                  | MIN   |   MAX | UNIT   |\\n|-------|------------------------------------------------------------------|------------------------------------------------------------------|-------|-------|--------|\\n| V CC  | Collector-emitter voltage                                        |                                                                  |       |  50   | V      |\\n|       | Clamp diode reverse voltage (2)                                  |                                                                  |       |  50   | V      |\\n| V I   | Input voltage (2)                                                |                                                                  |       |  30   | V      |\\n|       | Peak collector current, See Figure 5-4 and Figure 5-5            |                                                                  |       | 500   | mA     |\\n| I OK  | Output clamp current                                             |                                                                  |       | 500   | mA     |\\n|       | Total emitter-terminal current                                   |                                                                  |       |  -2.5 | A      |\\n| T A   |                                                                  | ULN200xA                                                         | -40   |  70   | °C     |\\n|       |                                                                  | ULN200xAI                                                        | -40   | 105   | °C     |\\n|       | Operating free-air temperature range                             | ULQ200xA                                                         | -40   |  85   | °C     |\\n|       |                                                                  | ULQ200xAT                                                        | -40   | 105   | °C     |\\n|       |                                                                  | ULN2004ADR                                                       | -40   | 105   | °C     |\\n| T J   | Operating virtual junction temperature                           | Operating virtual junction temperature                           |       | 150   | °C     |\\n|       | Lead temperature for 1.6 mm (1/16 inch) from case for 10 seconds | Lead temperature for 1.6 mm (1/16 inch) from case for 10 seconds |       | 260   | °C     |\\n| T stg | Storage temperature                                              | Storage temperature                                              | -65   | 150   | °C     |\\n\\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.\\n\\n(2) All voltage values are with respect to the emitter/substrate terminal E, unless otherwise noted.\\n## 5.2 ESD Ratings\\n\\n|               |                                                                     | VALUE   | UNIT   |\\n|---------------|---------------------------------------------------------------------|---------|--------|\\n| Electrostatic | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)              | ±2000   | V      |\\n| discharge     | Charged device model (CDM), per JEDEC specification JESD22-C101 (2) | ±500    | V      |\\n\\n- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.\\n- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.\\n## 5.3 Recommended Operating Conditions\\n\\nover operating free-air temperature range (unless otherwise noted)\\n\\n|      |                                           |   MIN |   MAX | UNIT   |\\n|------|-------------------------------------------|-------|-------|--------|\\n| V CC | Collector-emitter voltage (non-V devices) |     0 |    50 | V      |\\n| T J  | Junction temperature                      |   -40 |   125 | °C     |\\n## 5.4 Thermal Information\\n\\n|                    |                                            | ULx200x   | ULx200x   | ULx200x   | ULx200x    | ULx200x   |      |\\n|--------------------|--------------------------------------------|-----------|-----------|-----------|------------|-----------|------|\\n| THERMAL METRIC (1) | THERMAL METRIC (1)                         | D (SOIC)  | N (PDIP)  | NS (SO)   | PW (TSSOP) | DYY (SOT) | UNIT |\\n|                    |                                            | 16 PINS   | 16 PINS   | 16 PINS   | 16 PINS    | 16 PINS   |      |\\n| R θJA              | Junction-to-ambient thermal resistance     | 88.6      | 66.7      | 95.0      | 114.1      | 123.1     | °C/W |\\n| R θJC(top)         | Junction-to-case (top) thermal resistance  | 50.1      | 54.2      | 53.3      | 50.3       | 59.6      | °C/W |\\n| R θJB              | Junction-to-board thermal resistance       | 49.8      | 46.7      | 57.2      | 59.3       | 56.5      | °C/W |\\n| ψ JT               | Junction-to-top characterization parameter | 12.4      | 33.7      | 19.6      | 9.7        | 3.2       | °C/W |\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000006_2cd0b8079821536518a137a468e52fd38c02f1a0d48d2d150ca74aa7811641e3.png)\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000007_919134599e2dd236209df2510313e9f51cdf3963e87eb4a0b52113bccb5a3394.png)\\n## 5.4 Thermal Information (continued)\\n\\n|      |                                              | ULx200x   | ULx200x   | ULx200x   | ULx200x    | ULx200x   |      |\\n|------|----------------------------------------------|-----------|-----------|-----------|------------|-----------|------|\\n|      | THERMAL METRIC (1)                           | D (SOIC)  | N (PDIP)  | NS (SO)   | PW (TSSOP) | DYY (SOT) | UNIT |\\n|      |                                              | 16 PINS   | 16 PINS   | 16 PINS   | 16 PINS    | 16 PINS   |      |\\n| ψ JB | Junction-to-board characterization parameter | 49.3      | 46.4      | 56.8      | 58.9       | 56.0      | °C/W |\\n\\n- (1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.\", \"## 5.5 Electrical Characteristics: ULN2002A\\n\\nTA = 25°C\\n\\n|           |                                           | TEST FIGURE   | CONDITIONS               | CONDITIONS               | ULN2002A   | ULN2002A   | ULN2002A   | UNIT   |\\n|-----------|-------------------------------------------|---------------|--------------------------|--------------------------|------------|------------|------------|--------|\\n|           | PARAMETER                                 |               | TEST                     |                          | MIN        | TYP        | MAX        |        |\\n| V I(on)   | ON-state input voltage                    | Figure 6-6    | V CE = 2 V,              | I C = 300 mA             |            |            | 13         | V      |\\n| V OH      | High-level output voltage after switching | Figure 6-10   | V S = 50 V, I O = 300 mA | V S = 50 V, I O = 300 mA | V S - 20   |            |            | mV     |\\n| V CE(sat) | Collector-emitter saturation voltage      | Figure 6-4    | I I = 250 μA,            | I C = 100 mA             |            | 0.9        | 1.1        | V      |\\n| V CE(sat) | Collector-emitter saturation voltage      | Figure 6-4    | I I = 350 μA,            | I C = 200 mA             |            | 1          | 1.3        | V      |\\n| V CE(sat) | Collector-emitter saturation voltage      | Figure 6-4    | I I = 500 μA,            | I C = 350 mA             |            | 1.2        | 1.6        | V      |\\n| V F       | Clamp forward voltage                     | Figure 6-7    | I F = 350 mA             |                          |            | 1.7        | 2          | V      |\\n| I CEX     | Collector cutoff current                  | Figure 6-1    | V CE = 50 V,             | I I = 0                  |            |            | 50         | μA     |\\n| I CEX     | Collector cutoff current                  | Figure 6-2    | V CE = 50 V, T A = 70°C  | I I = 0                  |            |            | 100        | μA     |\\n| I CEX     | Collector cutoff current                  | Figure 6-2    | V CE = 50 V, T A = 70°C  | V I = 6 V                |            |            | 500        | μA     |\\n| I I(off)  | OFF-state input current                   | Figure 6-2    | V CE = 50 V,             | I C = 500 μA             | 50         | 65         |            | μA     |\\n| I I       | Input current                             | Figure 6-3    | V I = 17 V               |                          |            | 0.82       | 1.25       | mA     |\\n| I R       | Clamp reverse current                     | Figure 6-6    | V R = 50 V               | T A = 70°C               |            |            | 100        | μA     |\\n| I R       | Clamp reverse current                     | Figure 6-6    | V R = 50 V               |                          |            |            | 50         | μA     |\\n| C i       | Input capacitance                         |               | V I = 0,                 | f = 1 MHz                |            |            | 25         | pF     |\\n## 5.6 Electrical Characteristics: ULN2003A and ULN2004A\\n\\nTA = 25°C\\n\\n| PARAMETER   |                                           | TEST        |                          |                          | ULN2003A   | ULN2003A   | ULN2003A   | ULN2004A   | ULN2004A   | ULN2004A   | UNIT   |\\n|-------------|-------------------------------------------|-------------|--------------------------|--------------------------|------------|------------|------------|------------|------------|------------|--------|\\n|             |                                           | FIGURE      | TEST CONDITIONS          | TEST CONDITIONS          | MIN        | TYP        | MAX        | MIN        | TYP        | MAX        |        |\\n| V I(on)     | ON-state input                            | Figure 6-6  | V CE = 2 V               | I C = 125 mA             |            |            |            |            |            | 5          | V      |\\n| V I(on)     | ON-state input                            | Figure 6-6  | V CE = 2 V               | I C = 200 mA             |            |            | 2.4        |            |            | 6          | V      |\\n| V I(on)     | voltage                                   | Figure 6-6  | V CE = 2 V               | I C = 250 mA             |            |            | 2.7        |            |            |            |        |\\n| V I(on)     | voltage                                   | Figure 6-6  | V CE = 2 V               | I C = 275 mA             |            |            |            |            |            | 7          |        |\\n| V I(on)     | voltage                                   | Figure 6-6  | V CE = 2 V               | I C = 300 mA             |            |            | 3          |            |            |            |        |\\n| V I(on)     | voltage                                   | Figure 6-6  | V CE = 2 V               | I C = 350 mA             |            |            |            |            |            | 8          |        |\\n| V OH        | High-level output voltage after switching | Figure 6-10 | V S = 50 V, I O = 300 mA | V S = 50 V, I O = 300 mA | V S - 20   |            |            | V S - 20   |            |            | mV     |\\n| V CE(sat)   | Collector-emitter saturation voltage      | Figure 6-5  | I I = 250 μA,            | I C = 100 mA             |            | 0.9        | 1.1        |            | 0.9        | 1.1        | V      |\\n| V CE(sat)   |                                           | Figure 6-5  | I I = 350 μA,            | I C = 200 mA             |            | 1          | 1.3        |            | 1          | 1.3        | V      |\\n| V CE(sat)   |                                           | Figure 6-5  | I I = 500 μA,            | I C = 350 mA             |            | 1.2        | 1.6        |            | 1.2        | 1.6        | V      |\\n| I CEX       | Collector cutoff current                  | Figure 6-1  | V CE = 50 V,             | I I = 0                  |            |            | 50         |            |            | 50         | μA     |\\n|             |                                           | Figure 6-2  | V CE = 50 V, T A = 70°C  | I I = 0                  |            |            | 100        |            |            | 100        | μA     |\\n|             |                                           | Figure 6-2  | V CE = 50 V, T A = 70°C  | V I = 1 V                |            |            |            |            |            | 500        | μA     |\", \"## 5.6 Electrical Characteristics: ULN2003A and ULN2004A (continued)\\n\\nTA = 25°C\\n\\n| PARAMETER   |                         | TEST FIGURE   |                          |              | ULN2003A   | ULN2003A   | ULN2003A   | ULN2004A   | ULN2004A   | ULN2004A   | UNIT   |\\n|-------------|-------------------------|---------------|--------------------------|--------------|------------|------------|------------|------------|------------|------------|--------|\\n|             |                         |               | TEST                     | CONDITIONS   | MIN        | TYP        | MAX        | MIN        | TYP        | MAX        |        |\\n| V F         | Clamp forward voltage   | Figure 6-8    | I F = 350 mA             |              |            | 1.7        | 2          |            | 1.7        | 2          | V      |\\n| I I(off)    | Off-state input current | Figure 6-3    | V CE = 50 V, T A = 70°C, | I C = 500 μA | 50         | 65         |            | 50         | 65         |            | μA     |\\n| I I         | Input current           | Figure 6-4    | V I = 3.85 V             |              |            | 0.93       | 1.35       |            |            |            | mA     |\\n| I I         | Input current           | Figure 6-4    | V I = 5 V                |              |            |            |            |            | 0.35       | 0.5        | mA     |\\n| I I         | Input current           | Figure 6-4    | V I = 12 V               |              |            |            |            |            | 1          | 1.45       | mA     |\\n| I R         | Clamp reverse current   | Figure 6-7    | V R = 50 V               |              |            |            | 50         |            |            | 50         | μA     |\\n| I R         | Clamp reverse current   | Figure 6-7    | V R = 50 V               | T A = 70°C   |            |            | 100        |            |            | 100        | μA     |\\n| C i         | Input capacitance       |               | V I = 0,                 | f = 1 MHz    |            | 15         | 25         |            | 15         | 25         | pF     |\\n## 5.7 Electrical Characteristics: ULN2003AI\\n\\nTA = 25°C\\n\\n|           | PARAMETER                                 | TEST FIGURE   | TEST CONDITIONS          |                          | ULN2003AI   | ULN2003AI   | ULN2003AI   | UNIT   |\\n|-----------|-------------------------------------------|---------------|--------------------------|--------------------------|-------------|-------------|-------------|--------|\\n|           | PARAMETER                                 | TEST FIGURE   | TEST CONDITIONS          |                          | MIN         | TYP         | MAX         | UNIT   |\\n|           |                                           |               |                          | I C = 200 mA             |             |             | 2.4         |        |\\n| V I(on)   | ON-state input voltage                    | Figure 6-6    | V CE = 2 V               | I C = 250 mA             |             |             | 2.7         | V      |\\n|           |                                           |               |                          | I C = 300 mA             |             |             | 3           |        |\\n| V OH      | High-level output voltage after switching | Figure 6-10   | V S = 50 V, I O = 300 mA | V S = 50 V, I O = 300 mA | V S - 50    |             |             | mV     |\\n|           |                                           | Figure 6-5    | I I = 250 μA,            | I C = 100 mA             |             | 0.9         | 1.1         |        |\\n| V CE(sat) | Collector-emitter saturation voltage      | Figure 6-5    | I I = 350 μA,            | I C = 200 mA             |             | 1           | 1.3         | V      |\\n|           |                                           |               | I I = 500 μA,            | I C = 350 mA             |             | 1.2         | 1.6         |        |\\n| I CEX     | Collector cutoff current                  | Figure 6-1    | V CE = 50 V,             | I I = 0                  |             |             | 50          | μA     |\\n| V F       | Clamp forward voltage                     | Figure 6-8    | I F = 350 mA             |                          |             | 1.7         | 2           | V      |\\n| I I(off)  | OFF-state input current                   | Figure 6-3    | V CE = 50 V,             | I C = 500 μA             | 50          | 65          |             | μA     |\\n| I I       | Input current                             | Figure 6-4    | V I = 3.85 V             |                          |             | 0.93        | 1.35        | mA     |\\n| I R       | Clamp reverse current                     | Figure 6-7    | V R = 50 V               |                          |             |             | 50          | μA     |\\n| C i       | Input capacitance                         |               | V I = 0,                 | f = 1 MHz                |             | 15          | 25          | pF     |\\n## 5.8 Electrical Characteristics: ULN2003AI\\n\\nTA = -40°C to 105°C\\n\\n|         | PARAMETER                                 | TEST FIGURE   | TEST CONDITIONS          | TEST CONDITIONS          | ULN2003AI   | ULN2003AI   | ULN2003AI   | UNIT   |\\n|---------|-------------------------------------------|---------------|--------------------------|--------------------------|-------------|-------------|-------------|--------|\\n|         |                                           |               |                          |                          | MIN         | TYP         | MAX         |        |\\n|         |                                           | Figure 6-6    | V CE = 2 V               | I C = 200 mA             |             |             | 2.7         | V      |\\n| V I(on) | ON-state input voltage                    | Figure 6-6    | V CE = 2 V               | I C = 250 mA             |             |             | 2.9         | V      |\\n|         |                                           | Figure 6-6    | V CE = 2 V               | I C = 300 mA             |             |             | 3           | V      |\\n| V OH    | High-level output voltage after switching | Figure 6-10   | V S = 50 V, I O = 300 mA | V S = 50 V, I O = 300 mA | V S - 50    |             |             | mV     |\\n| CE(sat) | Collector-emitter saturation voltage      | Figure 6-5    | I I = 250 μA,            | I C = 100 mA             |             | 0.9         | 1.2         | V      |\\n| V       |                                           | Figure 6-5    | I I = 350 μA,            | I C = 200 mA             |             | 1           | 1.4         | V      |\\n| V       |                                           | Figure 6-5    | I I = 500 μA,            | I C = 350 mA             |             | 1.2         | 1.7         | V      |\\n| I CEX   | Collector cutoff current                  | Figure 6-1    | V CE = 50 V,             | I I = 0                  |             |             | 100         | μA     |\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000008_7f9bcf63373f9fd70070484bba1d001e6531daaf9971a566b1b1435d0a2afe49.png)\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000009_d7f9e63d512656593102d804a6ad09e2346bd5659ce17f756e8a998c25a0983f.png)\", \"## 5.8 Electrical Characteristics: ULN2003AI (continued)\\n\\nTA = -40°C to 105°C\\n\\n| PARAMETER   | PARAMETER               | TEST FIGURE   | TEST CONDITIONS   | TEST CONDITIONS   | ULN2003AI   | ULN2003AI   | ULN2003AI   | UNIT   |\\n|-------------|-------------------------|---------------|-------------------|-------------------|-------------|-------------|-------------|--------|\\n|             |                         |               |                   |                   | MIN         | TYP         | MAX         |        |\\n| V F         | Clamp forward voltage   | Figure 6-8    | I F = 350 mA      |                   |             | 1.7         | 2.2         | V      |\\n| I I(off)    | OFF-state input current | Figure 6-3    | V CE = 50 V,      | I C = 500 μA      | 30          | 65          |             | μA     |\\n| I I         | Input current           | Figure 6-4    | V I = 3.85 V      |                   |             | 0.93        | 1.35        | mA     |\\n| I R         | Clamp reverse current   | Figure 6-7    | V R = 50 V        |                   |             |             | 100         | μA     |\\n| C i         | Input capacitance       |               | V I = 0,          | f = 1 MHz         |             | 15          | 25          | pF     |\\n## 5.9 Electrical Characteristics: ULQ2003A and ULQ2004A\\n\\nover recommended operating conditions (unless otherwise noted)\\n\\n|           | PARAMETER                                 | TEST        |                          |                          | ULQ2003A   | ULQ2003A   | ULQ2003A   | ULQ2004A   | ULQ2004A   | ULQ2004A   | UNIT   |\\n|-----------|-------------------------------------------|-------------|--------------------------|--------------------------|------------|------------|------------|------------|------------|------------|--------|\\n|           | PARAMETER                                 | FIGURE      | TEST                     | CONDITIONS               | MIN        | TYP        | MAX        | MIN        | TYP        | MAX        |        |\\n|           |                                           | Figure 6-6  | V CE = 2 V               | I C = 125 mA             |            |            |            |            |            | 5          | V      |\\n|           |                                           | Figure 6-6  | V CE = 2 V               | I C = 200 mA             |            |            | 2.7        |            |            | 6          | V      |\\n| V         | ON-state input                            | Figure 6-6  | V CE = 2 V               | I C = 250 mA             |            |            | 2.9        |            |            |            |        |\\n| I(on)     | voltage                                   | Figure 6-6  | V CE = 2 V               | I C = 275 mA             |            |            |            |            |            | 7          |        |\\n|           |                                           | Figure 6-6  | V CE = 2 V               | I C = 300 mA             |            |            | 3          |            |            |            |        |\\n|           |                                           | Figure 6-6  | V CE = 2 V               | I C = 350 mA             |            |            |            |            |            | 8          |        |\\n| V OH      | High-level output voltage after switching | Figure 6-10 | V S = 50 V, I O = 300 mA | V S = 50 V, I O = 300 mA | V S - 50   |            |            | V S - 50   |            |            | mV     |\\n| V CE(sat) | Collector-emitter saturation voltage      | Figure 6-5  | I I = 250 μA,            | I C = 100 mA             |            | 0.9        | 1.2        |            | 0.9        | 1.1        | V      |\\n| V CE(sat) |                                           | Figure 6-5  | I I = 350 μA,            | I C = 200 mA             |            | 1          | 1.4        |            | 1          | 1.3        | V      |\\n| V CE(sat) |                                           | Figure 6-5  | I I = 500 μA,            | I C = 350 mA             |            | 1.2        | 1.7        |            | 1.2        | 1.6        | V      |\\n| I CEX     | Collector cutoff current                  | Figure 6-1  | V CE = 50 V,             | I I = 0                  |            |            | 100        |            |            | 50         | μA     |\\n| I CEX     |                                           | Figure 6-2  | V CE = 50 V,             | I I = 0                  |            |            |            |            |            | 100        | μA     |\\n| I CEX     |                                           |             | T A = 70°C               | V I = 1 V                |            |            |            |            |            | 500        | μA     |\\n| V F       | Clamp forward voltage                     | Figure 6-8  | I F = 350 mA             |                          |            | 1.7        | 2.3        |            | 1.7        | 2          | V      |\\n| I I(off)  | OFF-state input current                   | Figure 6-3  | V CE = 50 V, T A = 70°C, | I C = 500 μA             |            | 65         |            | 50         | 65         |            | μA     |\\n| I I       |                                           | Figure 6-4  | V I = 3.85 V             |                          |            | 0.93       | 1.35       |            |            |            |        |\\n|           | Input current                             |             | V I = 5 V                |                          |            |            |            |            | 0.35       | 0.5        | mA     |\\n|           |                                           |             | V I = 12 V               |                          |            |            |            |            | 1          | 1.45       | mA     |\\n| I R       | Clamp reverse                             | Figure 6-7  | V R = 50 V               | T A = 25°C               |            |            | 100        |            |            | 50         | μA     |\\n| I R       | current                                   |             | V R = 50 V               |                          |            |            | 100        |            |            | 100        | μA     |\\n| C i       | Input capacitance                         |             | V I = 0,                 | f = 1 MHz                |            | 15         | 25         |            | 15         | 25         | pF     |\\n## 5.10 Switching Characteristics: ULN2002A, ULN2003A, ULN2004A\\n\\nTA = 25°C\\n\\n| PARAMETER   | PARAMETER                                         | TEST CONDITIONS   | ULN2002A, ULN2003A, ULN2004A   | ULN2002A, ULN2003A, ULN2004A   | ULN2002A, ULN2003A, ULN2004A   | UNIT   |\\n|-------------|---------------------------------------------------|-------------------|--------------------------------|--------------------------------|--------------------------------|--------|\\n|             |                                                   |                   | TYP                            |                                | MAX                            |        |\\n| t PLH       | Propagation delay time, low- to high-level output | See Figure 6-9    |                                | 0.25                           | 1                              | μs     |\\n| t PHL       | Propagation delay time, high- to low-level output | See Figure 6-9    |                                | 0.25                           | 1                              | μs     |\", \"## 5.11 Switching Characteristics: ULN2003AI\\n\\nTA = 25°C\\n\\n|           |                                                   | TEST CONDITIONS   | ULN2003AI   | ULN2003AI   | ULN2003AI   | UNIT   |\\n|-----------|---------------------------------------------------|-------------------|-------------|-------------|-------------|--------|\\n| PARAMETER | PARAMETER                                         | TEST CONDITIONS   | MIN         | TYP         | MAX         | UNIT   |\\n| t PLH     | Propagation delay time, low- to high-level output | See Figure 6-9    |             | 0.25        | 1           | μs     |\\n| t PHL     | Propagation delay time, high- to low-level output | See Figure 6-9    |             | 0.25        | 1           | μs     |\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000010_9a85a80f4b13dfa7cd2112b4848699e96f701f4e1e0e8b633b2804bd5f7e2a3b.png)\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000011_119f45e21d8cf015c055d86cc118f9627944846c2810d93e5f0dfb0c9d38fe12.png)\\n## 5.12 Switching Characteristics: ULN2003AI\\n\\nTA = -40°C to 105°C\\n\\n| PARAMETER   | PARAMETER                                         | TEST CONDITIONS   | ULN2003AI   | ULN2003AI   | ULN2003AI   | UNIT   |\\n|-------------|---------------------------------------------------|-------------------|-------------|-------------|-------------|--------|\\n|             |                                                   |                   | MIN         | TYP         | MAX         | UNIT   |\\n| t PLH       | Propagation delay time, low- to high-level output | See Figure 6-9    |             | 1           | 10          | μs     |\\n| t PHL       | Propagation delay time, high- to low-level output | See Figure 6-9    |             | 1           | 10          | μs     |\\n## 5.13 Switching Characteristics: ULQ2003A, ULQ2004A\\n\\nover recommended operating conditions (unless otherwise noted)\\n\\n| PARAMETER   | PARAMETER                                         | TEST CONDITIONS   | ULQ2003A, ULQ2004A   | ULQ2003A, ULQ2004A   | ULQ2003A, ULQ2004A   | UNIT   |\\n|-------------|---------------------------------------------------|-------------------|----------------------|----------------------|----------------------|--------|\\n|             |                                                   | TEST CONDITIONS   | MIN                  | TYP                  | MAX                  | UNIT   |\\n| t PLH       | Propagation delay time, low- to high-level output | See Figure 6-9    |                      | 1                    | 10                   | μs     |\\n| t PHL       | Propagation delay time, high- to low-level output | See Figure 6-9    |                      | 1                    | 10                   | μs     |\\n## 5.14 Typical Characteristics\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000012_e5a7e1e6db082dc19fe9d8978df03bdec9731b212ae3f859cdb23b5684305ff4.png)\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000013_5816dd31320086ad3b7d3155dab418b0f78cabe35ac9d53e546959c80ba957e3.png)\\n\\nFigure 5-3. Collector Current vs Input Current\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000014_ff9aba8399790460e955668fc8d4d582f503f2408f191433b3bd29c54aff2156.png)\\n\\nFigure 5-5. DYY Package Maximum Collector Current vs Duty Cycle (TA = 70°C)\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000015_02d899fe9d266d900a763b756655d5a9cba08874d22e852b560112c51fb9ea60.png)\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000016_fdab690b2c896eea65abeeea0fc039a481d5baed7e6946eb7af0aa7aa96c07f6.png)\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000017_d6053fc9662cf994d930d05c24a26f5360e98a769acfce9415f2b83f867c6af0.png)\\n## 5.14 Typical Characteristics (continued)\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000018_d7d31438c61b7075c59fcfc3d3951cdb12a22e342dfefdfa4de29b0ede3417a1.png)\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000019_61b98e3219ee5d99a85e342cf61a393ebcc553dd1baea3157f61e9dcd333a5b5.png)\\n## 6 Parameter Measurement Information\\n\\nFigure 6-1. I CEX Test Circuit\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000020_1dbb25eaba94b4f7e18d65d2b0d1e2a1c5e4cbdf01ca18940d3f622afa04d390.png)\\n\\nFigure 6-3. I I(off) Test Circuit\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000021_6bbae4d9a3a5fbbabd60af96260af020768fde0a7890574693134777deb83107.png)\\n\\n.\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000022_d8e22921e488480100f60d26e18b7b33ced826a54911796994aeb6aaab3d1ca5.png)\\n\\nFigure 6-5. hFE, VCE(sat)  Test Circuit\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000023_0963ba4841ae41ee55d4f04858b6b3c6408413b9e880c41361e697d53b7fb56e.png)\\n\\nFigure 6-7. I R Test Circuit\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000024_9921e941724ddb56b0b472eee34e39721cf2b231476d9078dcf223e2102d541a.png)\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000025_19941ff64a1b1cd69fa197f6991ca7b38674118cc5b41380b50619c224811855.png)\\n\\nFigure 6-2. I CEX Test Circuit\\n\\nFigure 6-4. I I Test Circuit\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000026_331718afe142eded5f6f5b6fe5c23cd1a3351f323b1cd1f55a8d4c432dd85344.png)\\n\\nFigure 6-8. VF Test Circuit\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000027_8eb5c94b781286592b5571991869574d24e32c1a2cf5fe51011085e2c04fba7b.png)\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000028_2c8114452ce1fbcfe6e3285a931d38db4a79e69bdfc2b01452f9255040318aa4.png)\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000029_2bf4085b1148ba6b0e52b6889a8f5170e4ea74b3b793589ad9dff697940be061.png)\\n\\nwww.ti.com\\n\\nFigure 6-9. Propagation Delay-Time Waveforms\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000030_31c06166dd801a7c12fce19af1dbc9fb1e19eb37d3492243025c48ec3fcd2bae.png)\\n## ULN2002A, ULN2003A, ULN2003AI ULQ2003A, ULN2004A, ULQ2004A\\n\\nSLRS027T - DECEMBER 1976 - REVISED MARCH 2025\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000031_cb5fc4217121103d208daa56c8ef1d2a961d9f781436e04b4534c2332914bbe6.png)\\n\\nThe pulse generator has the following characteristics: PRR = 12.5 kHz, ZO = 50 Ω.\\n\\nCL includes probe and jig capacitance.\\n\\nFor testing the ULN2003A device, ULN2003AI device, and ULQ2003A devices, VIH = 3 V; for the ULN2002A device, VIH = 13 V; for the ULN2004A and the ULQ2004A devices, VIH = 8 V.\\n\\nFigure 6-10. Latch-Up Test Circuit and Voltage Waveforms\\n## 7 Detailed Description\\n## 7.1 Overview\\n\\nThis  standard  device  has  proven  ubiquity  and  versatility  across  a  wide  range  of  applications.  This  is  due  to integration of 7 Darlington transistors of the device that are capable of sinking up to 500 mA and wide GPIO range capability.\\n\\nThe  ULN2003A  device  comprises  seven  high-voltage,  high-current  NPN  Darlington  transistor  pairs.  All  units feature  a  common  emitter  and  open  collector  outputs.  To  maximize  their  effectiveness,  these  units  contain suppression diodes for inductive loads. The ULN2003A device has a series base resistor to each Darlington pair, thus allowing operation directly with TTL or CMOS operating at supply voltages of 5 V or 3.3 V. The ULN2003A device offers solutions to a great many interface needs, including solenoids, relays, lamps, small motors, and LEDs. Applications requiring sink currents beyond the capability of a single output may be accommodated by paralleling the outputs.\\n\\nThis device can operate over a wide temperature range (-40°C to 105°C).\\n## 7.2 Functional Block Diagrams\\n\\nAll  resistor  values  shown  are  nominal.  The  collector-emitter  diode  is  a  parasitic  structure  and  should  not  be used to conduct current. If the collectors go below GND, an external Schottky diode should be added to clamp negative undershoots.\\n\\nFigure 7-1. ULN2002A Block Diagram\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000032_9efbabf155acd104c0e5a0056a5106a900a203f3c9f64c9cb20b3409ea733934.png)\\n\\nFigure 7-2. ULN2003A, ULQ2003A and ULN2003AI Block Diagram\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000033_89be357922c8a1d08b2100d64f7598c6117a275f60d8ec515d813c124767ff84.png)\\n\\nFigure 7-3. ULN2004A and LQ2004A Block Diagram\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000034_02d899fe9d266d900a763b756655d5a9cba08874d22e852b560112c51fb9ea60.png)\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000035_26c7921e761e4d41c339a92c81eb737339f79358684aa09295080851fc7ee9a3.png)\\n## 7.3 Feature Description\\n\\nEach  channel  of  the  ULN2003A  device  consists  of  Darlington  connected  NPN  transistors.  This  connection creates the effect of a single transistor with a very high-current gain (β2). This can be as high as 10,000 A/A at certain currents. The very high β allows for high-output current drive with a very low input current, essentially equating to operation with low GPIO voltages.\\n\\nThe GPIO voltage is converted to base current through the 2.7-kΩ resistor connected between the input and base of the predriver Darlington NPN. The 7.2-kΩ and 3-kΩ resistors connected between the base and emitter of each respective NPN act as pulldowns and suppress the amount of leakage that may occur from the input.\\n\\nThe  diodes  connected  between  the  output  and  COM  pin  is  used  to  suppress  the  kick-back  voltage  from  an inductive load that is excited when the NPN drivers are turned off (stop sinking) and the stored energy in the coils causes a reverse current to flow into the coil supply through the kick-back diode.\\n\\nIn normal operation the diodes on base and collector pins to emitter will be reversed biased. If these diodes are forward biased, internal parasitic NPN transistors will draw (a nearly equal) current from other (nearby) device pins.\\n## 7.4 Device Functional Modes\\n## 7.4.1 Inductive Load Drive\\n\\nWhen the COM pin is tied to the  coil  supply  voltage,  ULN2003A  device  is  able  to  drive  inductive  loads  and suppress the kick-back voltage through the internal free-wheeling diodes.\\n## 7.4.2 Resistive Load Drive\\n\\nWhen driving a resistive load, a pullup resistor is needed in order for ULN2003A device to sink current and for there to be a logic high level. The COM pin can be left floating for these applications.\\n## 8 Application and Implementation\", \"## Note\\n\\nInformation  in  the  following  applications  sections  is  not  part  of  the  TI  component  specification, and  TI does  not  warrant its accuracy  or completeness.  TI's customers  are  responsible  for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.\\n## 8.1 Application Information\\n\\nTypically, the ULN2003A device drives a high-voltage or high-current (or both) peripheral from an MCU or logic device that cannot tolerate these conditions. This design is a common application of ULN2003A device, driving inductive loads. This includes motors, solenoids and relays. Figure 8-1 shows a model for each load type.\\n## 8.2 Typical Application\\n\\nFigure 8-1. ULN2003A Device as Inductive Load Driver\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000036_2bfbc8f3f3d64451a4ccf04354edf75e4dc5c34a2431af322a243881146424f1.png)\\n## 8.2.1 Design Requirements\\n\\nFor this design example, use the parameters listed in Table 8-1 as the input parameters.\\n\\nTable 8-1. Design Parameters\\n\\n| DESIGN PARAMETER         | EXAMPLE VALUE               |\\n|--------------------------|-----------------------------|\\n| GPIO voltage             | 3.3 V or 5 V                |\\n| Coil supply voltage      | 12 V to 48 V                |\\n| Number of channels       | 7                           |\\n| Output current (R COIL ) | 20 mA to 300 mA per channel |\\n| Duty cycle               | 100%                        |\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000037_02d899fe9d266d900a763b756655d5a9cba08874d22e852b560112c51fb9ea60.png)\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000038_8b9ff18790a3b742c6b032d0abfa9b0b748073271282663c924aee6dd4077feb.png)\\n## 8.2.2 Detailed Design Procedure\\n\\nWhen using ULN2003A device in a coil driving application, determine the following:\\n\\n- · Input voltage range\\n- · Temperature range\\n- · Output and drive current\\n- · Power dissipation\\n## 8.2.2.1 Drive Current\\n\\nThe coil voltage (V SUP ), coil resistance (R COIL ), and low-level output voltage (V CE(SAT) or V OL ) determine the coil current.\\n\\n<!-- formula-not-decoded -->\\n\\n(1)\\n## 8.2.2.2 Low-Level Output Voltage\\n\\nThe low-level output voltage (VOL) is the same as VCE(SAT) and can be determined by, Figure 5-1, Figure 5-2, or Figure 5-7.\\n## 8.2.2.3 Power Dissipation and Temperature\\n\\nThe number of coils driven is dependent on the coil current and on-chip power dissipation. The number of coils driven can be determined by Figure 5-4 or Figure 5-5.\\n\\nFor a more accurate determination of number of coils possible, use the below equation to calculate ULN2003A device on-chip power dissipation PD:\\n\\n<!-- formula-not-decoded -->\\n## where\\n\\n- · N is the number of channels active together\\n- · VOLi is the OUTi  pin voltage for the load current I Li . This is the same as V CE(SAT)\\n\\nTo ensure reliability of ULN2003A device and the system, the on-chip power dissipation must be lower that or equal to the maximum allowable power dissipation (PD(MAX)) dictated by below equation Equation 3.\\n\\n<!-- formula-not-decoded -->\\n\\n<!-- formula-not-decoded -->\\n## where\\n\\n- · TJ(max) is the target maximum junction temperature\\n- · TA is the operating ambient temperature\\n- · RθJA is the package junction to ambient thermal resistance\\n\\nLimit the die junction temperature of the ULN2003A device to less than 125°C. The IC junction temperature is directly proportional to the on-chip power dissipation.\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000039_6d733461f7d86eb65af4405f9d866aa9896484b42c7c596ab4ea5edd1217a9e2.png)\\n## 8.2.3 Application Curves\\n\\nThe  characterization  data  shown  in  Figure  8-2  and  Figure  8-3  were  generated  using  the  ULN2003A  device driving an OMRON G5NB relay and under the following conditions: VIN = 5 V, VSUP= 12 V, and RCOIL= 2.8 kΩ.\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000040_bc486bebada1ab223d610992f0e4adc72151227d5df1c358c3c47e7edfe03204.png)\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000041_25731a544a9fd63c4cb859cfaf6889def16b1f5117e83a9486bd6678b767631e.png)\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000042_919134599e2dd236209df2510313e9f51cdf3963e87eb4a0b52113bccb5a3394.png)\\n## 8.3 System Examples\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000043_69f396019cebf4eea452d3775f3f8eaf7e91de5e5742b00d7056c871dd5dd401.png)\\n\\nFigure 8-4. P-MOS to Load\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000044_6d8f3623eab71ca6127a3df873564193de8475e4b1bb81fe30809b58bc553526.png)\\n\\nFigure 8-6. Buffer for Higher Current Loads\\n\\nFigure 8-5. TTL to Load\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000045_69236a929e631b6ceb2e4f8b8de8e8ef9f6d5d513a67082bd0cc43b51a6abdf4.png)\\n\\nFigure 8-7. Use of Pullup Resistors to Increase Drive Current\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000046_d7c962d7441ba2281fc39e54d0aa4ecd33d56608f731bed77b3c4fd6a7712a09.png)\\n## 8.4 Power Supply Recommendations\\n\\nThis device does not need a power supply. However, the COM pin is typically tied to the system power supply. When this is the case, it is very important to ensure that the output voltage does not heavily exceed the COM pin voltage. This discrepancy heavily forward biases the fly-back diodes and causes a large current to flow into COM, potentially damaging the on-chip metal or over-heating the device.\\n## 8.5 Layout\\n## 8.5.1 Layout Guidelines\\n\\nThin traces can be used on the input due to the low-current logic that is typically used to drive ULN2003A device. Take care to separate the input channels as much as possible, as to eliminate crosstalk. TI recommends thick traces for the output to drive whatever high currents that may be needed. Wire thickness can be determined by the current density of the trace material and desired drive current.\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000047_6d733461f7d86eb65af4405f9d866aa9896484b42c7c596ab4ea5edd1217a9e2.png)\\n\\nBecause all of the channels currents return to a common emitter, it is best to size that trace width to be very wide. Some applications require up to 2.5 A.\\n## 8.5.2 Layout Example\\n\\nFigure 8-8. Package Layout\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000048_00c85b6bc5444fe7526e28c027debd015187ed344e55e50cc4626de69650673d.png)\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000049_04e2825e344df1b52486e1c3f70bec9852f315c5ed3b6ce34f82ddb723daa4e6.png)\\n## 9 Device and Documentation Support\\n## 9.1 Documentation Support\\n## 9.1.1 Related Documentation\\n\\nFor related documentation, see the following:\\n\\nSN7546x Darlington Transistor Arrays , SLRS023\\n## 9.2 Related Links\\n\\nThe  table  below  lists  quick  access  links.  Categories  include  technical  documents,  support  and  community resources, tools and software, and quick access to sample or buy.\\n## Table 9-1. Related Links\\n\\n| PARTS     | PRODUCT FOLDER   | SAMPLE & BUY   | TECHNICAL DOCUMENTS   | TOOLS & SOFTWARE   | SUPPORT & COMMUNITY   |\\n|-----------|------------------|----------------|-----------------------|--------------------|-----------------------|\\n| ULN2002A  | Click here       | Click here     | Click here            | Click here         | Click here            |\\n| ULN2003A  | Click here       | Click here     | Click here            | Click here         | Click here            |\\n| ULN2003AI | Click here       | Click here     | Click here            | Click here         | Click here            |\\n| ULN2004A  | Click here       | Click here     | Click here            | Click here         | Click here            |\\n| ULQ2003A  | Click here       | Click here     | Click here            | Click here         | Click here            |\\n| ULQ2004A  | Click here       | Click here     | Click here            | Click here         | Click here            |\\n## 9.3 Receiving Notification of Documentation Updates\\n\\nTo  receive  notification  of  documentation  updates,  navigate  to  the  device  product  folder  on  ti.com.  Click  on Notifications to  register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.\", \"## 9.4 Support Resources\\n\\nTI E2E ™  support forums are an engineer's go-to source for fast, verified answers and design help - straight from the experts. Search existing answers or ask your own question to get the quick design help you need.\\n\\nLinked content is provided \\\"AS IS\\\" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.\\n## 9.5 Trademarks\\n\\nTI E2E ™  is a trademark of Texas Instruments.\\n\\nAll trademarks are the property of their respective owners.\\n## 9.6 Electrostatic Discharge Caution\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000050_68b874e40039daab8a202be643d2dd7d58e76feb161dc8978e9021ba56932b88.png)\\n\\nThis integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.\\n\\nESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.\\n## 9.7 Glossary\\n\\nTI Glossary\\n\\nThis glossary lists and explains terms, acronyms, and definitions.\\n## 10 Revision History\\n\\nNOTE: Page numbers for previous revisions may differ from page numbers in the current version.\\n## Changes from Revision S (June 2024) to Revision T (March 2025)\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000051_f5db1f5574b256199f8dc9665f052941f50ebecc2d78f27924608db4774954e3.png)\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000052_61b2fb69b55cb3e0b283a4beb4075e7669f5f2f48ab47cea4ed6480bd319663c.png)\\n\\n- · Added ULN2004ADR MIN = -40°C and MAX = 105°C for TA in the Absolute Maximum Ratings table............ 4\\n\\nSLRS027T - DECEMBER 1976 - REVISED MARCH 2025\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000053_a1245d737cf9c4fbb6a95d429778c70b7a93dbc76128f7d1b5a9d2fd91588348.png)\\n\\n- · Changed ICEX test condition From: VI = 6V To: VI = 1V in the Electrical Characteristics: ULN2003A and ULN2004A table................................................................................................................................................. 5\\n## Changes from Revision R (February 2024) to Revision S (June 2024)\\n\\nPage\\n\\n- •\\n- Added DYY package throughout the data sheet................................................................................................ 1\\n## 11 Mechanical, Packaging, and Orderable Information\\n\\nThe  following  pages  include  mechanical  packaging  and  orderable  information.  This  information  is  the  most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000054_ee7f5c7a86141fa272cf273da984890aaa7f9f1355e254aaa7ad7df4d4807196.png)\\n\\nwww.ti.com\\n## PACKAGE OPTION ADDENDUM\\n\\n2-May-2025\", \"## PACKAGING INFORMATION\\n\\n| Orderable part number   | Status (1)   | Material type (2)   | Package | Pins         | Package qty | Carrier   | RoHS (3)   | Lead finish/ Ball material (4)   | MSL rating/ Peak reflow (5)   | Op temp (°C)   | Part marking (6)     |\\n|-------------------------|--------------|---------------------|------------------------|-------------------------|------------|----------------------------------|-------------------------------|----------------|----------------------|\\n| ULN2002AN               | Active       | Production          | PDIP (N) | 16          | 25 | TUBE               | Yes        | NIPDAU                           | N/A for Pkg Type              | -20 to 70      | ULN2002AN            |\\n| ULN2003ADR              | Active       | Production          | SOIC (D) | 16          | 2500 | LARGE T&R        | Yes        | NIPDAU                           | Level-1-260C-UNLIM            | -40 to 70      | ULN2003A             |\\n| ULN2003ADYYR            | Active       | Production          | SOT-23-THIN (DYY) | 16 | 3000 | LARGE T&R        | Yes        | NIPDAU                           | Level-1-260C-UNLIM            | -40 to 70      | UN2003A              |\\n| ULN2003AIDR             | Active       | Production          | SOIC (D) | 16          | 2500 | LARGE T&R        | Yes        | NIPDAU | SN                      | Level-1-260C-UNLIM            | -40 to 105     | ULN2003AI            |\\n| ULN2003AIN              | Obsolete     | Production          | PDIP (N) | 16          | -                       | -          | Call TI                          | Call TI                       | -40 to 105     | ULN2003AIN           |\\n| ULN2003AINSR            | Active       | Production          | SOP (NS) | 16          | 2000 | LARGE T&R        | Yes        | NIPDAU                           | Level-1-260C-UNLIM            | -40 to 105     | ULN2003AI            |\\n| ULN2003AIPW             | Obsolete     | Production          | TSSOP (PW) | 16        | -                       | -          | Call TI                          | Call TI                       | -40 to 105     | UN2003AI             |\\n| ULN2003AIPWR            | Active       | Production          | TSSOP (PW) | 16        | 2000 | LARGE T&R        | Yes        | NIPDAU | SN                      | Level-1-260C-UNLIM            | -40 to 105     | (U2003AI, UN2003AI ) |\\n| ULN2003AN               | Active       | Production          | PDIP (N) | 16          | 25 | TUBE               | Yes        | NIPDAU | SN                      | N/A for Pkg Type              | -40 to 70      | ULN2003AN            |\\n| ULN2003ANS              | Obsolete     | Production          | SOP (NS) | 16          | -                       | -          | Call TI                          | Call TI                       | -40 to 70      | ULN2003A             |\\n| ULN2003ANSR             | Active       | Production          | SOP (NS) | 16          | 2000 | LARGE T&R        | Yes        | NIPDAU                           | Level-1-260C-UNLIM            | -40 to 70      | ULN2003A             |\\n| ULN2003ANSRE4           | Active       | Production          | SOP (NS) | 16          | 2000 | LARGE T&R        | Yes        | NIPDAU                           | Level-1-260C-UNLIM            | -40 to 70      | ULN2003A             |\\n| ULN2003ANSRG4           | Active       | Production          | SOP (NS) | 16          | 2000 | LARGE T&R        | Yes        | NIPDAU                           | Level-1-260C-UNLIM            | -40 to 70      | ULN2003A             |\\n| ULN2003APW              | Obsolete     | Production          | TSSOP (PW) | 16        | -                       | -          | Call TI                          | Call TI                       | -40 to 70      | UN2003A              |\\n| ULN2003APWR             | Active       | Production          | TSSOP (PW) | 16        | 2000 | LARGE T&R        | Yes        | NIPDAU | SN                      | Level-1-260C-UNLIM            | -40 to 70      | UN2003A              |\\n| ULN2003APWRG4           | Obsolete     | Production          | TSSOP (PW) | 16        | -                       | -          | Call TI                          | Call TI                       | -40 to 70      | UN2003A              |\\n| ULN2004AD               | Obsolete     | Production          | SOIC (D) | 16          | -                       | -          | Call TI                          | Call TI                       | -20 to 70      | ULN2004A             |\\n| ULN2004ADR              | Active       | Production          | SOIC (D) | 16          | 2500 | LARGE T&R        | Yes        | NIPDAU | SN                      | Level-1-260C-UNLIM            | -20 to 70      | ULN2004A             |\\n| ULN2004ADRG4            | Obsolete     | Production          | SOIC (D) | 16          | -                       | -          | Call TI                          | Call TI                       | -20 to 70      | ULN2004A             |\\n| ULN2004ADYYR            | Active       | Production          | SOT-23-THIN (DYY) | 16 | 3000 | LARGE T&R        | Yes        | NIPDAU                           | Level-1-260C-UNLIM            | -40 to 70      | UN2004A              |\\n| ULN2004AN               | Active       | Production          | PDIP (N) | 16          | 25 | TUBE               | Yes        | NIPDAU                           | N/A for Pkg Type              | -20 to 70      | ULN2004AN            |\\n| ULN2004ANSR             | Active       | Production          | SOP (NS) | 16          | 2000 | LARGE T&R        | Yes        | NIPDAU                           | Level-1-260C-UNLIM            | -20 to 70      | ULN2004A             |\\n| ULQ2003AD               | Obsolete     | Production          | SOIC (D) | 16          | -                       | -          | Call TI                          | Call TI                       | -40 to 85      | ULQ2003A             |\\n| ULQ2003ADG4             | Obsolete     | Production          | SOIC (D) | 16          | -                       | -          | Call TI                          | Call TI                       | -              | ULQ2003A             |\\n| ULQ2003AN               | Active       | Production          | PDIP (N) | 16          | 25 | TUBE               | Yes        | NIPDAU                           | N/A for Pkg Type              | -40 to 85      | ULQ2003A             |\\n| ULQ2004AD               | Active       | Production          | SOIC (D) | 16          | 40 | TUBE               | Yes        | NIPDAU                           | Level-1-260C-UNLIM            | -40 to 85      | ULQ2004A             |\\n| ULQ2004ADG4             | Active       | Production          | SOIC (D) | 16          | 40 | TUBE               | Yes        | NIPDAU                           | Level-1-260C-UNLIM            | -              | ULQ2004A             |\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000055_ee7f5c7a86141fa272cf273da984890aaa7f9f1355e254aaa7ad7df4d4807196.png)\", \"## PACKAGE OPTION ADDENDUM\\n\\nwww.ti.com\\n\\n2-May-2025\\n\\n| Orderable part number   | Status (1)   | Material type (2)   | Package | Pins   | Package qty | Carrier   | RoHS (3)   | Lead finish/ Ball material (4)   | MSL rating/ Peak reflow (5)   | Op temp (°C)   | Part marking (6)   |\\n|-------------------------|--------------|---------------------|------------------|-------------------------|------------|----------------------------------|-------------------------------|----------------|--------------------|\\n| ULQ2004ADR              | Active       | Production          | SOIC (D) | 16    | 2500 | LARGE T&R        | Yes        | NIPDAU                           | Level-1-260C-UNLIM            | -40 to 85      | ULQ2004A           |\\n| ULQ2004ADRG4            | Active       | Production          | SOIC (D) | 16    | 2500 | LARGE T&R        | Yes        | NIPDAU                           | Level-1-260C-UNLIM            | -              | ULQ2004A           |\\n| ULQ2004AN               | Active       | Production          | PDIP (N) | 16    | 25 | TUBE               | Yes        | NIPDAU                           | N/A for Pkg Type              | -40 to 85      | ULQ2004AN          |\\n\\n- (1) Status: For more details on status, see our product life cycle.\\n- (2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.\\n\\n(3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.\\n\\n- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.\\n- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.\\n- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.\\n\\nMultiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a \\\"~\\\" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.\\n\\nImportant Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\\n\\nIn no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\\n## OTHER QUALIFIED VERSIONS OF ULQ2003A, ULQ2004A :\\n\\n- •\\n\\nAutomotive : ULQ2003A-Q1, ULQ2004A-Q1\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000056_ee7f5c7a86141fa272cf273da984890aaa7f9f1355e254aaa7ad7df4d4807196.png)\\n\\nwww.ti.com\\n\\nNOTE: Qualified Version Definitions:\\n\\n• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\\n## PACKAGE OPTION ADDENDUM\\n\\n2-May-2025\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000057_9e9c487152e1880414d72ce8edab69f309589568ff97e594b24509407fc68c95.png)\\n\\nwww.ti.com\\n## PACKAGE MATERIALS INFORMATION\\n\\n20-Feb-2025\\n## TAPE AND REEL INFORMATION\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000058_a322e2e55b656bbe1216ef9113b68ecb381fc5af0fa1e2d850bf92e51a03255d.png)\\n\\nReel Width (W1)\\n\\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000059_28a249cb1d557a7c4c0051f770dbb14f905e8c3209bfa1883e29d1506d0bec72.png)\", \"## *All dimensions are nominal\\n\\n| Device       | Package Type   | Package Drawing   |   Pins |   SPQ |   Reel Diameter (mm) |   Reel Width W1 (mm) |   A0 (mm) |   B0 (mm) |   K0 (mm) |   P1 (mm) |   W (mm) | Pin1 Quadrant   |\\n|--------------|----------------|-------------------|--------|-------|----------------------|----------------------|-----------|-----------|-----------|-----------|----------|-----------------|\\n| ULN2003ADR   | SOIC           | D                 |     16 |  2500 |                  330 |                 16.4 |      6.5  |     10.3  |       2.1 |         8 |     16   | Q1              |\\n| ULN2003ADR   | SOIC           | D                 |     16 |  2500 |                  330 |                 16.4 |      6.5  |     10.3  |       2.1 |         8 |     16   | Q1              |\\n| ULN2003ADYYR | SOT-23- THIN   | DYY               |     16 |  3000 |                  330 |                 12.4 |      4.8  |      3.6  |       1.6 |         8 |     12   | Q3              |\\n| ULN2003AIDR  | SOIC           | D                 |     16 |  2500 |                  330 |                 16.4 |      6.5  |     10.3  |       2.1 |         8 |     16   | Q1              |\\n| ULN2003AIDR  | SOIC           | D                 |     16 |  2500 |                  330 |                 16.4 |      6.5  |     10.3  |       2.1 |         8 |     16   | Q1              |\\n| ULN2003AIDR  | SOIC           | D                 |     16 |  2500 |                  330 |                 16.4 |      6.5  |     10.3  |       2.1 |         8 |     16   | Q1              |\\n| ULN2003AINSR | SOP            | NS                |     16 |  2000 |                  330 |                 16.4 |      8.2  |     10.5  |       2.5 |        12 |     16   | Q1              |\\n| ULN2003AINSR | SOP            | NS                |     16 |  2000 |                  330 |                 16.4 |      8.45 |     10.55 |       2.5 |        12 |     16.2 | Q1              |\\n| ULN2003AIPWR | TSSOP          | PW                |     16 |  2000 |                  330 |                 12.4 |      6.9  |      5.6  |       1.6 |         8 |     12   | Q1              |\\n| ULN2003AIPWR | TSSOP          | PW                |     16 |  2000 |                  330 |                 12.4 |      6.9  |      5.6  |       1.6 |         8 |     12   | Q1              |\\n| ULN2003ANSR  | SOP            | NS                |     16 |  2000 |                  330 |                 16.4 |      8.2  |     10.5  |       2.5 |        12 |     16   | Q1              |\\n| ULN2003ANSR  | SOP            | NS                |     16 |  2000 |                  330 |                 16.4 |      8.45 |     10.55 |       2.5 |        12 |     16.2 | Q1              |\\n| ULN2003APWR  | TSSOP          | PW                |     16 |  2000 |                  330 |                 12.4 |      6.9  |      5.6  |       1.6 |         8 |     12   | Q1              |\\n| ULN2003APWR  | TSSOP          | PW                |     16 |  2000 |                  330 |                 12.4 |      6.9  |      5.6  |       1.6 |         8 |     12   | Q1              |\\n| ULN2004ADR   | SOIC           | D                 |     16 |  2500 |                  330 |                 16.4 |      6.5  |     10.3  |       2.1 |         8 |     16   | Q1              |\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000060_9e9c487152e1880414d72ce8edab69f309589568ff97e594b24509407fc68c95.png)\\n## PACKAGE MATERIALS INFORMATION\\n\\nwww.ti.com\\n\\n20-Feb-2025\\n\\n| Device       | Package Type   | Package Drawing   |   Pins |   SPQ |   Reel Diameter (mm) |   Reel Width W1 (mm) |   A0 (mm) |   B0 (mm) |   K0 (mm) |   P1 (mm) |   W (mm) | Pin1 Quadrant   |\\n|--------------|----------------|-------------------|--------|-------|----------------------|----------------------|-----------|-----------|-----------|-----------|----------|-----------------|\\n| ULN2004ADR   | SOIC           | D                 |     16 |  2500 |                  330 |                 16.4 |       6.5 |      10.3 |       2.1 |         8 |       16 | Q1              |\\n| ULN2004ADYYR | SOT-23- THIN   | DYY               |     16 |  3000 |                  330 |                 12.4 |       4.8 |       3.6 |       1.6 |         8 |       12 | Q3              |\\n| ULN2004ANSR  | SOP            | NS                |     16 |  2000 |                  330 |                 16.4 |       8.2 |      10.5 |       2.5 |        12 |       16 | Q1              |\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000061_9e9c487152e1880414d72ce8edab69f309589568ff97e594b24509407fc68c95.png)\\n## PACKAGE MATERIALS INFORMATION\\n\\nwww.ti.com\\n\\n20-Feb-2025\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000062_b6ac3260cb6447b8aad5858a9ffa15c1f5fce3ef0ba73d9e893a4f6fc59d1982.png)\\n## *All dimensions are nominal\\n\\n| Device       | Package Type   | Package Drawing   |   Pins |   SPQ |   Length (mm) |   Width (mm) |   Height (mm) |\\n|--------------|----------------|-------------------|--------|-------|---------------|--------------|---------------|\\n| ULN2003ADR   | SOIC           | D                 |     16 |  2500 |         356   |        356   |          35   |\\n| ULN2003ADR   | SOIC           | D                 |     16 |  2500 |         353   |        353   |          32   |\\n| ULN2003ADYYR | SOT-23-THIN    | DYY               |     16 |  3000 |         336.6 |        336.6 |          31.8 |\\n| ULN2003AIDR  | SOIC           | D                 |     16 |  2500 |         353   |        353   |          32   |\\n| ULN2003AIDR  | SOIC           | D                 |     16 |  2500 |         353   |        353   |          32   |\\n| ULN2003AIDR  | SOIC           | D                 |     16 |  2500 |         340.5 |        336.1 |          32   |\\n| ULN2003AINSR | SOP            | NS                |     16 |  2000 |         356   |        356   |          35   |\\n| ULN2003AINSR | SOP            | NS                |     16 |  2000 |         353   |        353   |          32   |\\n| ULN2003AIPWR | TSSOP          | PW                |     16 |  2000 |         356   |        356   |          35   |\\n| ULN2003AIPWR | TSSOP          | PW                |     16 |  2000 |         353   |        353   |          32   |\\n| ULN2003ANSR  | SOP            | NS                |     16 |  2000 |         356   |        356   |          35   |\\n| ULN2003ANSR  | SOP            | NS                |     16 |  2000 |         353   |        353   |          32   |\\n| ULN2003APWR  | TSSOP          | PW                |     16 |  2000 |         356   |        356   |          35   |\\n| ULN2003APWR  | TSSOP          | PW                |     16 |  2000 |         353   |        353   |          32   |\\n| ULN2004ADR   | SOIC           | D                 |     16 |  2500 |         340.5 |        336.1 |          32   |\\n| ULN2004ADR   | SOIC           | D                 |     16 |  2500 |         353   |        353   |          32   |\\n| ULN2004ADYYR | SOT-23-THIN    | DYY               |     16 |  3000 |         336.6 |        336.6 |          31.8 |\\n| ULN2004ANSR  | SOP            | NS                |     16 |  2000 |         356   |        356   |          35   |\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000063_9e9c487152e1880414d72ce8edab69f309589568ff97e594b24509407fc68c95.png)\\n\\nwww.ti.com\\n## PACKAGE MATERIALS INFORMATION\\n\\n20-Feb-2025\", \"## TUBE\\n\\nB - Alignment groove width\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000064_95a869be579d6e3ff45e48a0c91911e1bf9f3003d9a1b1657f184b683ff0a820.png)\\n\\n*All dimensions are nominal\\n\\n| Device      | Package Name   | Package Type   |   Pins |   SPQ |   L (mm) |   W(mm) |   T (µm) |   B (mm) |\\n|-------------|----------------|----------------|--------|-------|----------|---------|----------|----------|\\n| ULN2002AN   | N              | PDIP           |     16 |    25 |    506   |   13.97 |    11230 |     4.32 |\\n| ULN2002ANE4 | N              | PDIP           |     16 |    25 |    506   |   13.97 |    11230 |     4.32 |\\n| ULN2003AN   | N              | PDIP           |     16 |    25 |    506   |   13.97 |    11230 |     4.32 |\\n| ULN2003AN   | N              | PDIP           |     16 |    25 |    506   |   13.97 |    11230 |     4.32 |\\n| ULN2003AN   | N              | PDIP           |     16 |    25 |    506.1 |    9    |      600 |     5.4  |\\n| ULN2004AN   | N              | PDIP           |     16 |    25 |    506   |   13.97 |    11230 |     4.32 |\\n| ULN2004AN   | N              | PDIP           |     16 |    25 |    506   |   13.97 |    11230 |     4.32 |\\n| ULN2004ANE4 | N              | PDIP           |     16 |    25 |    506   |   13.97 |    11230 |     4.32 |\\n| ULN2004ANE4 | N              | PDIP           |     16 |    25 |    506   |   13.97 |    11230 |     4.32 |\\n| ULQ2003AN   | N              | PDIP           |     16 |    25 |    506   |   13.97 |    11230 |     4.32 |\\n| ULQ2003AN   | N              | PDIP           |     16 |    25 |    506   |   13.97 |    11230 |     4.32 |\\n| ULQ2004AD   | D              | SOIC           |     16 |    40 |    507   |    8    |     3940 |     4.32 |\\n| ULQ2004ADG4 | D              | SOIC           |     16 |    40 |    507   |    8    |     3940 |     4.32 |\\n| ULQ2004AN   | N              | PDIP           |     16 |    25 |    506   |   13.97 |    11230 |     4.32 |\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000065_ff8813a7e95228a80dde0b2cc8afdfeb9111e02b6d37a4ea4269847dc8de4ad6.png)\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000066_ef516f292d83a5665564e6b9351b59b4360e4d97f0906d0befcd0160aefbcc6a.png)\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000067_2c6d95bc0168e15c92bb05dbfba3014269fcd2d599a622b7a049dfe02d8c7f76.png)\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000068_09eca7a193ddfcb18d130ecbac8ecb16181e4e33078f1f9d8700b84ba838fb1d.png)\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000069_abaca930b032e2289e066ae1856564aa9fe2059617b602d9fe6fea8d3ec91138.png)\\n\\nSCALE  2.50\\n\\nSMALL OUTLINE PACKAGE\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000070_e621fbd3e30453311025df62a9e17a5c16ed85fc6afaf988309c463ca5259a95.png)\\n## NOTES:\\n\\n- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.\\n- 2. This drawing is subject to change without notice.\\n- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.\\n- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.\\n- 5. Reference JEDEC registration MO-153.\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000071_c83d54bc568416309e4fe475a74c20e6cca614b1a5194d84a249c0989efac769.png)\\n## PACKAGE OUTLINE\\n## TSSOP - 1.2 mm max height\\n## EXAMPLE BOARD LAYOUT\\n## TSSOP - 1.2 mm max height\\n\\nSMALL OUTLINE PACKAGE\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000072_30b2938919513412a7c705ee73a5f1a8e0dcb79439df17523532afff35e6b5ed.png)\\n\\nNOTES: (continued)\\n\\n- 6. Publication IPC-7351 may have alternate designs.\\n- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000073_d57b37f7f376a8cd3c7c261d538695cdfb47a82a2afad3cb7b0b6bc6a6adf7fc.png)\\n## EXAMPLE STENCIL DESIGN\\n## TSSOP - 1.2 mm max height\\n\\nSMALL OUTLINE PACKAGE\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000074_a09e397c22d1dbc117ab01c6e737333fdf8cb5fb35eca5f9eee4f388103e3606.png)\\n\\nNOTES: (continued)\\n\\n- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.\\n- 9. Board assembly site may have different recommendations for stencil design.\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000075_d57b37f7f376a8cd3c7c261d538695cdfb47a82a2afad3cb7b0b6bc6a6adf7fc.png)\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000076_be54876b93b982124e2604f0f255f9125b0b26efbdbf09471853a390146d4e19.png)\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000077_742828f9596d8522d251bf690548cbc24f600248cdbe55a7848eea230eed1c48.png)\\n## SOT-23-THIN - 1.1 mm max height\\n## PLASTIC SMALL OUTLINE\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000078_644eed65908a4dd08d1a37af5481bc64729f83e7a9107c6121f76a35b0bf5e05.png)\\n## NOTES:\\n\\n- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.\\n- 2. This drawing is subject to change without notice.\\n- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per side.\\n- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.50 per side.\\n- 5. Reference JEDEC Registration MO-345, Variation AA\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000079_c0e068b8de8e2ef13e5136d503037faac03a2b448d91eb079c52c8b0f13b94c1.png)\\n\\nwww.ti.com\\n## EXAMPLE BOARD LAYOUT\\n## SOT-23-THIN - 1.1 mm max height\\n\\nPLASTIC SMALL OUTLINE\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000080_a434e3a3e790601d9b9cf016e33cd342acacae4090a5d40138f60eda78d2e350.png)\\n\\nNOTES: (continued)\\n\\n- 6. Publication IPC-7351 may have alternate designs.\\n- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000081_fc6dda06d751218b32f2175730f3a11ec848a888ed8ad97163833e0e2d617ede.png)\\n\\nwww.ti.com\\n## EXAMPLE STENCIL DESIGN\\n## SOT-23-THIN - 1.1 mm max height\\n## PLASTIC SMALL OUTLINE\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000082_4ae4b3f6881073dc963d6b770cced2f2b620b7ea0aa9b358d7f3020bb69db572.png)\\n## NOTES: (continued)\\n\\n- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.\\n- 9. Board assembly site may have different recommendations for stencil design.\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000083_9124369efe9afd3636ddf0dcd7c76bb9df9b8bbf88058e529511405fb797d47f.png)\\n\\nwww.ti.com\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000084_06719310e204f4e43729f7705b16fb3d63af3d2b31363f3497c3d7f2862da150.png)\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000085_6a80ff5949c5a0551475388e0422c3f0864b1f2c100efa5bb907e68e2c66c327.png)\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000086_08c67d3707e6dc2873c7f2aec70f09a04a2357dfc709656a99b43f3e11039e3b.png)\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000087_a096d27435d6034a71ac5bac166b963316bf2d7e402487dc6f7f55258f6b5aa4.png)\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000088_d24508d353fed9c3807baad63479af4592579131f18b8482720691a0b67ae7ee.png)\\n\\nSCALE  1.50\\n## PACKAGE OUTLINE\\n## SOP - 2.00 mm max height\\n\\nSOP\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000089_454a4880fb26c4bfb1142e2bbcb04fb3bc4f0637a15389695da0f0fb4227efbb.png)\\n## NOTES:\\n\\n- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.\\n- 2. This drawing is subject to change without notice.\\n- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.\\n- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000090_9c3487303b2e91e73419f4119d42641719d29786d740d159c695a1805d2bf680.png)\\n## EXAMPLE BOARD LAYOUT\\n## SOP - 2.00 mm max height\\n\\nSOP\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000091_067a3a54ca4a371494f873fcb620a569582d0fcf83154a5452524b53e7edda23.png)\\n\\nNOTES: (continued)\\n\\n- 5. Publication IPC-7351 may have alternate designs.\\n- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000092_ccf0854036907b76c06c8a0549206f3d9bbe2ef7c87f0af66917169542f8e9c0.png)\\n## EXAMPLE STENCIL DESIGN\\n## SOP - 2.00 mm max height\\n\\nSOP\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000093_0cf64af598d3e87738026143e0168eda9fc49b7aab1fc2e5a32acb15a0307f9b.png)\\n\\nNOTES: (continued)\\n\\n- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.\\n- 8. Board assembly site may have different recommendations for stencil design.\\n\\n![Image](ULQ2004ADRG4__TexasInstruments_945_componentsearchengine-with-image-refs_artifacts/image_000094_9c3487303b2e91e73419f4119d42641719d29786d740d159c695a1805d2bf680.png)\", \"## IMPORTANT NOTICE AND DISCLAIMER\\n\\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES 'AS IS' AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.\\n\\nThese resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.\\n\\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.\\n\\nTI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.\\n\\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\\n\\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated\"]",
  "current_idx": 13
}