Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Giovanni/Documents/GitHub/Proyecto1Taller/MonitorVGA/TimerTest_isim_beh.exe -prj C:/Users/Giovanni/Documents/GitHub/Proyecto1Taller/MonitorVGA/TimerTest_beh.prj work.TimerTest work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Giovanni/Documents/GitHub/Proyecto1Taller/MonitorVGA/vga_sync.v" into library work
Analyzing Verilog file "C:/Users/Giovanni/Documents/GitHub/Proyecto1Taller/MonitorVGA/TwoDigitDeco.v" into library work
Analyzing Verilog file "C:/Users/Giovanni/Documents/GitHub/Proyecto1Taller/MonitorVGA/timer_text.v" into library work
Analyzing Verilog file "C:/Users/Giovanni/Documents/GitHub/Proyecto1Taller/MonitorVGA/SixBitCounter.v" into library work
Analyzing Verilog file "C:/Users/Giovanni/Documents/GitHub/Proyecto1Taller/MonitorVGA/FrecuencyDivider.v" into library work
Analyzing Verilog file "C:/Users/Giovanni/Documents/GitHub/Proyecto1Taller/MonitorVGA/font_rom.v" into library work
Analyzing Verilog file "C:/Users/Giovanni/Documents/GitHub/Proyecto1Taller/MonitorVGA/VgaPainter.v" into library work
Analyzing Verilog file "C:/Users/Giovanni/Documents/GitHub/Proyecto1Taller/MonitorVGA/TimerStateMachine.v" into library work
Analyzing Verilog file "C:/Users/Giovanni/Documents/GitHub/Proyecto1Taller/MonitorVGA/MinutesCounter.v" into library work
Analyzing Verilog file "C:/Users/Giovanni/Documents/GitHub/Proyecto1Taller/MonitorVGA/Temporizador.v" into library work
Analyzing Verilog file "C:/Users/Giovanni/Documents/GitHub/Proyecto1Taller/MonitorVGA/TimerTest.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module font_rom
Compiling module vga_sync
Compiling module textPainter
Compiling module VgaPainter
Compiling module FrecuencyDivider
Compiling module SixBitCounter
Compiling module TwoDigitDeco
Compiling module MinutesCounter
Compiling module TimerStateMachine
Compiling module Temporizador
Compiling module TimerTest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 5 sub-compilation(s) to finish...
Compiled 12 Verilog Units
Built simulation executable C:/Users/Giovanni/Documents/GitHub/Proyecto1Taller/MonitorVGA/TimerTest_isim_beh.exe
Fuse Memory Usage: 35332 KB
Fuse CPU Usage: 999 ms
