# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.0 Build 156 04/24/2013 SJ Full Version
# Date created = 20:08:50  September 16, 2023
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		project_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE10F17C8
set_global_assignment -name TOP_LEVEL_ENTITY top_level
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "20:08:50  SEPTEMBER 16, 2023"
set_global_assignment -name LAST_QUARTUS_VERSION 13.0
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name SIMULATION_MODE FUNCTIONAL
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST ON -section_id eda_simulation
set_global_assignment -name VECTOR_WAVEFORM_FILE simulation/qsim/project.sim.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform.vwf
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_M1 -to clock
set_location_assignment PIN_T9 -to key[3]
set_location_assignment PIN_R9 -to key[2]
set_location_assignment PIN_T10 -to key[1]
set_location_assignment PIN_R10 -to key[0]
set_location_assignment PIN_D12 -to segment[7]
set_location_assignment PIN_D11 -to segment[6]
set_location_assignment PIN_C11 -to segment[5]
set_location_assignment PIN_E10 -to segment[4]
set_location_assignment PIN_D9 -to segment[3]
set_location_assignment PIN_C9 -to segment[2]
set_location_assignment PIN_E9 -to segment[1]
set_location_assignment PIN_D16 -to segment[0]
set_location_assignment PIN_D15 -to selector[2]
set_location_assignment PIN_C16 -to selector[1]
set_location_assignment PIN_F15 -to selector[0]
set_global_assignment -name VHDL_FILE src/frequencyDivider.vhd
set_global_assignment -name VHDL_FILE src/counter.vhd
set_global_assignment -name VHDL_FILE src/top_level.vhd
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name VHDL_FILE src/digitalTube.vhd
set_global_assignment -name INCREMENTAL_VECTOR_INPUT_SOURCE "D:/LearnNote/collegeNote/test_all/test6/Waveform.vwf"
set_location_assignment PIN_N6 -to carry
set_location_assignment PIN_N9 -to key[4]
set_location_assignment PIN_T8 -to key[5]
set_location_assignment PIN_M8 -to key[6]
set_location_assignment PIN_N8 -to key[7]
set_location_assignment PIN_P8 -to key[8]
set_location_assignment PIN_L7 -to key[9]
set_location_assignment PIN_M7 -to key[10]
set_location_assignment PIN_P6 -to key[11]
set_location_assignment PIN_E16 -to reset
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top