# Generated by Yosys 0.35+58 (git sha1 8bd681acf, gcc 11.4.0-1ubuntu1~22.04 -fPIC -Os)

.model fpga_design
.inputs lut_in3 lut_in2 lut_in1 lut_in0
.outputs lut_out
.names $false
.names $true
1
.names $undef
.names lut_in0 lut_in1 lut_in3 lut_in2 lut_out
0000 1
.end
