# do lab5.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:40:22 on Apr 04,2023
# vlog -work work lab5.vo 
# -- Compiling module lab5
# 
# Top level modules:
# 	lab5
# End time: 18:40:22 on Apr 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:40:22 on Apr 04,2023
# vlog -work work pc_simulation.vwf.vt 
# -- Compiling module lab5_vlg_vec_tst
# 
# Top level modules:
# 	lab5_vlg_vec_tst
# End time: 18:40:22 on Apr 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.lab5_vlg_vec_tst 
# Start time: 18:40:23 on Apr 04,2023
# Loading work.lab5_vlg_vec_tst
# Loading work.lab5
# Loading altera_ver.dffeas
# Loading sv_std.std
# Loading altera_lnsim_ver.generic_m10k
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.common_28nm_ram_block
# Loading altera_lnsim_ver.common_28nm_ram_register
# Loading altera_lnsim_ver.common_28nm_ram_pulse_generator
# ** Warning: (vsim-3017) pc_simulation.vwf.vt(39): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /lab5_vlg_vec_tst/i1 File: lab5.vo
# ** Warning: (vsim-3722) pc_simulation.vwf.vt(39): [TFMPC] - Missing connection for port 'altera_reserved_tms'.
# ** Warning: (vsim-3722) pc_simulation.vwf.vt(39): [TFMPC] - Missing connection for port 'altera_reserved_tck'.
# ** Warning: (vsim-3722) pc_simulation.vwf.vt(39): [TFMPC] - Missing connection for port 'altera_reserved_tdi'.
# ** Warning: (vsim-3722) pc_simulation.vwf.vt(39): [TFMPC] - Missing connection for port 'altera_reserved_tdo'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3017) lab5.vo(9961): [TFMPC] - Too few port connections. Expected 21, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /lab5_vlg_vec_tst/i1/altera_internal_jtag File: nofile
# ** Warning: (vsim-3722) lab5.vo(9961): [TFMPC] - Missing connection for port 'ntrst'.
# ** Warning: (vsim-3722) lab5.vo(9961): [TFMPC] - Missing connection for port 'corectl'.
# ** Warning: (vsim-3722) lab5.vo(9961): [TFMPC] - Missing connection for port 'ntdopinena'.
# ** Warning: (vsim-3722) lab5.vo(9961): [TFMPC] - Missing connection for port 'tckcore'.
# ** Warning: (vsim-3722) lab5.vo(9961): [TFMPC] - Missing connection for port 'tdicore'.
# ** Warning: (vsim-3722) lab5.vo(9961): [TFMPC] - Missing connection for port 'tmscore'.
# ** Warning: (vsim-3722) lab5.vo(9961): [TFMPC] - Missing connection for port 'tdocore'.
# after#25
# ** Note: $finish    : pc_simulation.vwf.vt(48)
#    Time: 1 us  Iteration: 0  Instance: /lab5_vlg_vec_tst
# End time: 18:40:23 on Apr 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 13
