module ram #(
	parameter ADDR_WIDTH = 8,
	parameter DATA_WIDTH = 8
) (
	input  logic					clk		,
	input  logic					we		,
	input  logic [ADDR_WIDTH-1:0]	addr	,
	input  logic [DATA_WIDTH-1:0]	wdata	,
	output logic [DATA_WIDTH-1:0]	rdata	 
);

	localparam DEPTH = 1 << ADDR_WIDTH;
	logic [DATA_WIDTH-1:0] bram[0:DEPTH-1];

	//	logic [DATA_WIDTH-1:0] bram[0:2**ADDR_WIDTH-1];

	always @(posedge clk) begin
		if (we) begin
			bram[addr] = wdata;
		end else begin
			rdata = bram[addr];
		end
	end


endmodule
