
<directives>
<reduction_opt>off</reduction_opt>
<platform_name>/curr/software/Xilinx/SDx/2017.1/platforms/xilinx_adm-pcie-ku3_2ddr-xpr_4_0/xilinx_adm-pcie-ku3_2ddr-xpr_4_0.xpfm</platform_name>
<opt_effort>standard</opt_effort>
<ihatebug>debug-level2</ihatebug>
<merlincc>on</merlincc>
<implementation_tool>sdaccel</implementation_tool>
<clock_period>5ns</clock_period>
<part_name></part_name>
<reduction_altera>off</reduction_altera>
<include_path> -I/curr/hanhu/WORK/merlin_benchmark/machsuite/nw/original/xilinx_mo -I/curr/hanhu/WORK/merlin_benchmark/machsuite/nw/original/xilinx_mo/../src/ -I/curr/hanhu/WORK/merlin_benchmark/machsuite/nw/original/xilinx_mo/../src -I/curr/hanhu/WORK/merlin_benchmark/machsuite/nw/original/xilinx_mo/./ -I/curr/hanhu/WORK/merlin_benchmark/machsuite/nw/original/xilinx_mo/../../../common -I/curr/hanhu/WORK/Merlin_Compiler/trunk/build/..//mars-gen/lib/merlin</include_path>
<macro_define> -D XILINX </macro_define>
</directives>

