m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/19.1
vlzd
Z0 !s110 1705952526
!i10b 1
!s100 U_<nmWYR6lcJ]>Je8>n2Q0
IPFzO0N05KB9dj=:gChnM`1
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/Tao Wang/Desktop/EEC180/lab3/test/tb_partI
w1705952429
8C:/Users/Tao Wang/Desktop/EEC180/lab3/hdl/lzd.v
FC:/Users/Tao Wang/Desktop/EEC180/lab3/hdl/lzd.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1705952526.000000
!s107 C:/Users/Tao Wang/Desktop/EEC180/lab3/hdl/lzd.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Tao Wang/Desktop/EEC180/lab3/hdl/lzd.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vtestBench
R0
!i10b 1
!s100 N`XaSYnoAMZ3a:z^^;CY;0
I>^g76CzUzS:k2Bf;W:j7a0
R1
R2
w1705952522
8C:/Users/Tao Wang/Desktop/EEC180/lab3/test/tb_partI/tb_partI.v
FC:/Users/Tao Wang/Desktop/EEC180/lab3/test/tb_partI/tb_partI.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/Tao Wang/Desktop/EEC180/lab3/test/tb_partI/tb_partI.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Tao Wang/Desktop/EEC180/lab3/test/tb_partI/tb_partI.v|
!i113 1
R5
R6
ntest@bench
