

================================================================
== Vitis HLS Report for 'cnn'
================================================================
* Date:           Tue Jun  8 16:36:15 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  21.898 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    42670|    52670|  1.280 ms|  1.580 ms|  42671|  52671|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1            |      200|      200|         1|          1|          1|   200|       yes|
        |- VITIS_LOOP_239_1  |        3|        3|         3|          1|          1|     2|       yes|
        |- fc_layer2_label1  |       45|       45|         5|          5|         64|     9|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 5, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 8 }
  Pipeline-1 : II = 1, D = 3, States = { 10 11 12 }
  Pipeline-2 : II = 5, D = 5, States = { 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 8 
9 --> 10 
10 --> 13 11 
11 --> 12 
12 --> 10 
13 --> 14 
14 --> 15 
15 --> 20 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 15 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%conv1_out = alloca i64 1" [cnn.cpp:268]   --->   Operation 25 'alloca' 'conv1_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%pool1_out = alloca i64 1" [cnn.cpp:269]   --->   Operation 26 'alloca' 'pool1_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%fc1_out = alloca i64 1" [cnn.cpp:270]   --->   Operation 27 'alloca' 'fc1_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%output = alloca i64 1" [cnn.cpp:236]   --->   Operation 28 'alloca' 'output' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>

State 2 <SV = 1> <Delay = 0.52>
ST_2 : Operation 29 [2/2] (0.52ns)   --->   "%call_ln273 = call void @conv_layer1, i32 %conv1_out, i32 %in_stream_V" [cnn.cpp:273]   --->   Operation 29 'call' 'call_ln273' <Predicate = true> <Delay = 0.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln273 = call void @conv_layer1, i32 %conv1_out, i32 %in_stream_V" [cnn.cpp:273]   --->   Operation 30 'call' 'call_ln273' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln275 = call void @pool_layer1, i32 %pool1_out, i32 %conv1_out" [cnn.cpp:275]   --->   Operation 31 'call' 'call_ln275' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln275 = call void @pool_layer1, i32 %pool1_out, i32 %conv1_out" [cnn.cpp:275]   --->   Operation 32 'call' 'call_ln275' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 33 [2/2] (0.00ns)   --->   "%call_ln277 = call void @fc_layer1, i32 %fc1_out, i32 %pool1_out, i32 %fc_layer1_weights_0, i32 %fc_layer1_weights_1, i32 %fc_layer1_weights_2, i32 %fc_layer1_weights_3, i32 %fc_layer1_weights_4, i32 %fc_layer1_weights_5, i32 %fc_layer1_weights_6, i32 %fc_layer1_weights_7, i32 %fc_layer1_weights_8, i32 %fc_layer1_weights_9" [cnn.cpp:277]   --->   Operation 33 'call' 'call_ln277' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.42>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0"   --->   Operation 34 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_12, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_stream_V, void @empty_4, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_stream_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream_V, void @empty_4, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_stream_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @conv1_out_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %conv1_out, i32 %conv1_out"   --->   Operation 40 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_out, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%empty_95 = specchannel i32 @_ssdm_op_SpecChannel, void @pool1_out_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %pool1_out, i32 %pool1_out"   --->   Operation 42 'specchannel' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool1_out, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%empty_96 = specchannel i32 @_ssdm_op_SpecChannel, void @fc1_out_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %fc1_out, i32 %fc1_out"   --->   Operation 44 'specchannel' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fc1_out, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln277 = call void @fc_layer1, i32 %fc1_out, i32 %pool1_out, i32 %fc_layer1_weights_0, i32 %fc_layer1_weights_1, i32 %fc_layer1_weights_2, i32 %fc_layer1_weights_3, i32 %fc_layer1_weights_4, i32 %fc_layer1_weights_5, i32 %fc_layer1_weights_6, i32 %fc_layer1_weights_7, i32 %fc_layer1_weights_8, i32 %fc_layer1_weights_9" [cnn.cpp:277]   --->   Operation 46 'call' 'call_ln277' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 47 [1/1] (0.42ns)   --->   "%br_ln236 = br void %memset.loop" [cnn.cpp:236]   --->   Operation 47 'br' 'br_ln236' <Predicate = true> <Delay = 0.42>

State 8 <SV = 7> <Delay = 2.08>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%empty_97 = phi i8 0, void, i8 %empty_98, void %memset.loop.split"   --->   Operation 48 'phi' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.76ns)   --->   "%empty_98 = add i8 %empty_97, i8 1"   --->   Operation 49 'add' 'empty_98' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 50 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.84ns)   --->   "%exitcond94 = icmp_eq  i8 %empty_97, i8 200"   --->   Operation 51 'icmp' 'exitcond94' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%empty_99 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 200, i64 200, i64 200"   --->   Operation 52 'speclooptripcount' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond94, void %memset.loop.split, void %split"   --->   Operation 53 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%p_cast = zext i8 %empty_97"   --->   Operation 54 'zext' 'p_cast' <Predicate = (!exitcond94)> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output, i64 0, i64 %p_cast"   --->   Operation 55 'getelementptr' 'output_addr' <Predicate = (!exitcond94)> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i8 %output_addr"   --->   Operation 56 'store' 'store_ln0' <Predicate = (!exitcond94)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 57 'br' 'br_ln0' <Predicate = (!exitcond94)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.83>
ST_9 : Operation 58 [1/1] (1.83ns)   --->   "%fc1_out_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fc1_out" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 58 'read' 'fc1_out_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%read = bitcast i32 %fc1_out_read" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 59 'bitcast' 'read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.42ns)   --->   "%br_ln239 = br void" [cnn.cpp:239]   --->   Operation 60 'br' 'br_ln239' <Predicate = true> <Delay = 0.42>

State 10 <SV = 9> <Delay = 0.67>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%i = phi i2 %add_ln239, void %.split2, i2 0, void %split" [cnn.cpp:239]   --->   Operation 61 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.54ns)   --->   "%add_ln239 = add i2 %i, i2 1" [cnn.cpp:239]   --->   Operation 62 'add' 'add_ln239' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 63 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.44ns)   --->   "%icmp_ln239 = icmp_eq  i2 %i, i2 2" [cnn.cpp:239]   --->   Operation 64 'icmp' 'icmp_ln239' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%empty_100 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 65 'speclooptripcount' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln239 = br i1 %icmp_ln239, void %.split2, void" [cnn.cpp:239]   --->   Operation 66 'br' 'br_ln239' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%i_cast = zext i2 %i" [cnn.cpp:239]   --->   Operation 67 'zext' 'i_cast' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%fc_layer2_weights_addr = getelementptr i32 %fc_layer2_weights, i64 0, i64 %i_cast" [cnn.cpp:240]   --->   Operation 68 'getelementptr' 'fc_layer2_weights_addr' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_10 : Operation 69 [2/2] (0.67ns)   --->   "%fc_layer2_weights_load = load i5 %fc_layer2_weights_addr" [cnn.cpp:240]   --->   Operation 69 'load' 'fc_layer2_weights_load' <Predicate = (!icmp_ln239)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 20> <ROM>

State 11 <SV = 10> <Delay = 9.09>
ST_11 : Operation 70 [1/2] (0.67ns)   --->   "%fc_layer2_weights_load = load i5 %fc_layer2_weights_addr" [cnn.cpp:240]   --->   Operation 70 'load' 'fc_layer2_weights_load' <Predicate = (!icmp_ln239)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 20> <ROM>
ST_11 : Operation 71 [2/2] (8.41ns)   --->   "%mul_i = fmul i32 %fc_layer2_weights_load, i32 %read" [cnn.cpp:240]   --->   Operation 71 'fmul' 'mul_i' <Predicate = (!icmp_ln239)> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 9.65>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln239 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [cnn.cpp:239]   --->   Operation 72 'specloopname' 'specloopname_ln239' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_12 : Operation 73 [1/2] (8.41ns)   --->   "%mul_i = fmul i32 %fc_layer2_weights_load, i32 %read" [cnn.cpp:240]   --->   Operation 73 'fmul' 'mul_i' <Predicate = (!icmp_ln239)> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%output_addr_3 = getelementptr i32 %output, i64 0, i64 %i_cast" [cnn.cpp:240]   --->   Operation 74 'getelementptr' 'output_addr_3' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (1.23ns)   --->   "%store_ln240 = store i32 %mul_i, i8 %output_addr_3" [cnn.cpp:240]   --->   Operation 75 'store' 'store_ln240' <Predicate = (!icmp_ln239)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 76 'br' 'br_ln0' <Predicate = (!icmp_ln239)> <Delay = 0.00>

State 13 <SV = 10> <Delay = 1.23>
ST_13 : Operation 77 [1/1] (0.00ns)   --->   "%output_addr_1 = getelementptr i32 %output, i64 0, i64 0"   --->   Operation 77 'getelementptr' 'output_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 78 [1/1] (0.00ns)   --->   "%output_addr_2 = getelementptr i32 %output, i64 0, i64 1"   --->   Operation 78 'getelementptr' 'output_addr_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 79 [2/2] (1.23ns)   --->   "%output_load = load i8 %output_addr_1" [cnn.cpp:247]   --->   Operation 79 'load' 'output_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_13 : Operation 80 [2/2] (1.23ns)   --->   "%output_load_1 = load i8 %output_addr_2" [cnn.cpp:247]   --->   Operation 80 'load' 'output_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>

State 14 <SV = 11> <Delay = 1.23>
ST_14 : Operation 81 [1/2] (1.23ns)   --->   "%output_load = load i8 %output_addr_1" [cnn.cpp:247]   --->   Operation 81 'load' 'output_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_14 : Operation 82 [1/2] (1.23ns)   --->   "%output_load_1 = load i8 %output_addr_2" [cnn.cpp:247]   --->   Operation 82 'load' 'output_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_14 : Operation 83 [1/1] (0.42ns)   --->   "%br_ln242 = br void" [cnn.cpp:242]   --->   Operation 83 'br' 'br_ln242' <Predicate = true> <Delay = 0.42>

State 15 <SV = 12> <Delay = 0.72>
ST_15 : Operation 84 [1/1] (0.00ns)   --->   "%j = phi i4 %add_ln242, void %.split, i4 1, void" [cnn.cpp:242]   --->   Operation 84 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 85 [1/1] (0.00ns)   --->   "%add_113_i = phi i32 %add_1_i, void %.split, i32 %output_load_1, void" [cnn.cpp:247]   --->   Operation 85 'phi' 'add_113_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 86 [1/1] (0.00ns)   --->   "%add12_i = phi i32 %add_i, void %.split, i32 %output_load, void" [cnn.cpp:247]   --->   Operation 86 'phi' 'add12_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 87 [1/1] (0.72ns)   --->   "%icmp_ln242 = icmp_eq  i4 %j, i4 10" [cnn.cpp:242]   --->   Operation 87 'icmp' 'icmp_ln242' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 88 [1/1] (0.00ns)   --->   "%empty_101 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 88 'speclooptripcount' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln242 = br i1 %icmp_ln242, void %.split, void %_Z9fc_layer2RN3hls6streamIfLi0EEES2_PA2_fPf.exit" [cnn.cpp:242]   --->   Operation 89 'br' 'br_ln242' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %j, i1 0" [cnn.cpp:247]   --->   Operation 90 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_15 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln247 = zext i5 %tmp_1" [cnn.cpp:247]   --->   Operation 91 'zext' 'zext_ln247' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_15 : Operation 92 [1/1] (0.00ns)   --->   "%fc_layer2_weights_addr_1 = getelementptr i32 %fc_layer2_weights, i64 0, i64 %zext_ln247" [cnn.cpp:247]   --->   Operation 92 'getelementptr' 'fc_layer2_weights_addr_1' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_15 : Operation 93 [2/2] (0.67ns)   --->   "%fc_layer2_weights_load_1 = load i5 %fc_layer2_weights_addr_1" [cnn.cpp:247]   --->   Operation 93 'load' 'fc_layer2_weights_load_1' <Predicate = (!icmp_ln242)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 20> <ROM>

State 16 <SV = 13> <Delay = 10.2>
ST_16 : Operation 94 [1/1] (0.00ns)   --->   "%or_ln247 = or i5 %tmp_1, i5 1" [cnn.cpp:247]   --->   Operation 94 'or' 'or_ln247' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i59.i5, i59 0, i5 %or_ln247" [cnn.cpp:247]   --->   Operation 95 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 96 [1/1] (0.00ns)   --->   "%fc_layer2_weights_addr_2 = getelementptr i32 %fc_layer2_weights, i64 0, i64 %tmp_2" [cnn.cpp:247]   --->   Operation 96 'getelementptr' 'fc_layer2_weights_addr_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 97 [1/1] (1.83ns)   --->   "%fc1_out_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fc1_out" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 97 'read' 'fc1_out_read_1' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_16 : Operation 98 [1/1] (0.00ns)   --->   "%read_273 = bitcast i32 %fc1_out_read_1" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 98 'bitcast' 'read_273' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 99 [1/2] (0.67ns)   --->   "%fc_layer2_weights_load_1 = load i5 %fc_layer2_weights_addr_1" [cnn.cpp:247]   --->   Operation 99 'load' 'fc_layer2_weights_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 20> <ROM>
ST_16 : Operation 100 [2/2] (8.41ns)   --->   "%mul11_i = fmul i32 %fc_layer2_weights_load_1, i32 %read_273" [cnn.cpp:247]   --->   Operation 100 'fmul' 'mul11_i' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 101 [2/2] (0.67ns)   --->   "%fc_layer2_weights_load_2 = load i5 %fc_layer2_weights_addr_2" [cnn.cpp:247]   --->   Operation 101 'load' 'fc_layer2_weights_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 20> <ROM>

State 17 <SV = 14> <Delay = 21.0>
ST_17 : Operation 102 [1/2] (8.41ns)   --->   "%mul11_i = fmul i32 %fc_layer2_weights_load_1, i32 %read_273" [cnn.cpp:247]   --->   Operation 102 'fmul' 'mul11_i' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 103 [2/2] (12.6ns)   --->   "%add_i = fadd i32 %add12_i, i32 %mul11_i" [cnn.cpp:247]   --->   Operation 103 'fadd' 'add_i' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 104 [1/2] (0.67ns)   --->   "%fc_layer2_weights_load_2 = load i5 %fc_layer2_weights_addr_2" [cnn.cpp:247]   --->   Operation 104 'load' 'fc_layer2_weights_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 20> <ROM>
ST_17 : Operation 105 [2/2] (8.41ns)   --->   "%mul11_1_i = fmul i32 %fc_layer2_weights_load_2, i32 %read_273" [cnn.cpp:247]   --->   Operation 105 'fmul' 'mul11_1_i' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 21.0>
ST_18 : Operation 106 [1/2] (12.6ns)   --->   "%add_i = fadd i32 %add12_i, i32 %mul11_i" [cnn.cpp:247]   --->   Operation 106 'fadd' 'add_i' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 107 [1/2] (8.41ns)   --->   "%mul11_1_i = fmul i32 %fc_layer2_weights_load_2, i32 %read_273" [cnn.cpp:247]   --->   Operation 107 'fmul' 'mul11_1_i' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 108 [2/2] (12.6ns)   --->   "%add_1_i = fadd i32 %add_113_i, i32 %mul11_1_i" [cnn.cpp:247]   --->   Operation 108 'fadd' 'add_1_i' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 12.6>
ST_19 : Operation 109 [1/1] (0.79ns)   --->   "%add_ln242 = add i4 %j, i4 1" [cnn.cpp:242]   --->   Operation 109 'add' 'add_ln242' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 110 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 64, i32 0, i32 0, i32 0, void @empty_2" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 110 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 111 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 111 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 112 [1/2] (12.6ns)   --->   "%add_1_i = fadd i32 %add_113_i, i32 %mul11_1_i" [cnn.cpp:247]   --->   Operation 112 'fadd' 'add_1_i' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 113 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 20 <SV = 13> <Delay = 12.6>
ST_20 : Operation 114 [2/2] (12.6ns)   --->   "%a_assign = fadd i32 %add12_i, i32 0.5222" [cnn.cpp:253]   --->   Operation 114 'fadd' 'a_assign' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 14> <Delay = 12.6>
ST_21 : Operation 115 [1/2] (12.6ns)   --->   "%a_assign = fadd i32 %add12_i, i32 0.5222" [cnn.cpp:253]   --->   Operation 115 'fadd' 'a_assign' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 116 [2/2] (12.6ns)   --->   "%a_assign_s = fadd i32 %add_113_i, i32 0.3447" [cnn.cpp:253]   --->   Operation 116 'fadd' 'a_assign_s' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 15> <Delay = 12.6>
ST_22 : Operation 117 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast i32 %a_assign" [./headers/activations.h:34]   --->   Operation 117 'bitcast' 'bitcast_ln34' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 118 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34, i32 23, i32 30" [./headers/activations.h:34]   --->   Operation 118 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34" [./headers/activations.h:34]   --->   Operation 119 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 120 [1/1] (0.84ns)   --->   "%icmp_ln34 = icmp_ne  i8 %tmp, i8 255" [./headers/activations.h:34]   --->   Operation 120 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 121 [1/1] (1.05ns)   --->   "%icmp_ln34_35 = icmp_eq  i23 %trunc_ln34, i23 0" [./headers/activations.h:34]   --->   Operation 121 'icmp' 'icmp_ln34_35' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln174)   --->   "%or_ln34 = or i1 %icmp_ln34_35, i1 %icmp_ln34" [./headers/activations.h:34]   --->   Operation 122 'or' 'or_ln34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 123 [1/1] (11.5ns)   --->   "%tmp_s = fcmp_ogt  i32 %a_assign, i32 0" [./headers/activations.h:34]   --->   Operation 123 'fcmp' 'tmp_s' <Predicate = true> <Delay = 11.5> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 0> <II = 1> <Delay = 11.5> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln174)   --->   "%and_ln34 = and i1 %or_ln34, i1 %tmp_s" [./headers/activations.h:34]   --->   Operation 124 'and' 'and_ln34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 125 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln174 = select i1 %and_ln34, i32 %bitcast_ln34, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 125 'select' 'select_ln174' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 126 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_stream_V, i32 %select_ln174" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 126 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_22 : Operation 127 [1/2] (12.6ns)   --->   "%a_assign_s = fadd i32 %add_113_i, i32 0.3447" [cnn.cpp:253]   --->   Operation 127 'fadd' 'a_assign_s' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 16> <Delay = 12.0>
ST_23 : Operation 128 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_stream_V, i32 %select_ln174" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 128 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_23 : Operation 129 [1/1] (0.00ns)   --->   "%bitcast_ln34_17 = bitcast i32 %a_assign_s" [./headers/activations.h:34]   --->   Operation 129 'bitcast' 'bitcast_ln34_17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_999 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_17, i32 23, i32 30" [./headers/activations.h:34]   --->   Operation 130 'partselect' 'tmp_999' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln34_17 = trunc i32 %bitcast_ln34_17" [./headers/activations.h:34]   --->   Operation 131 'trunc' 'trunc_ln34_17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 132 [1/1] (0.84ns)   --->   "%icmp_ln34_36 = icmp_ne  i8 %tmp_999, i8 255" [./headers/activations.h:34]   --->   Operation 132 'icmp' 'icmp_ln34_36' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 133 [1/1] (1.05ns)   --->   "%icmp_ln34_37 = icmp_eq  i23 %trunc_ln34_17, i23 0" [./headers/activations.h:34]   --->   Operation 133 'icmp' 'icmp_ln34_37' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_17)   --->   "%or_ln34_17 = or i1 %icmp_ln34_37, i1 %icmp_ln34_36" [./headers/activations.h:34]   --->   Operation 134 'or' 'or_ln34_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 135 [1/1] (11.5ns)   --->   "%tmp_1000 = fcmp_ogt  i32 %a_assign_s, i32 0" [./headers/activations.h:34]   --->   Operation 135 'fcmp' 'tmp_1000' <Predicate = true> <Delay = 11.5> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 0> <II = 1> <Delay = 11.5> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln174_17)   --->   "%and_ln34_17 = and i1 %or_ln34_17, i1 %tmp_1000" [./headers/activations.h:34]   --->   Operation 136 'and' 'and_ln34_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 137 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln174_17 = select i1 %and_ln34_17, i32 %bitcast_ln34_17, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 137 'select' 'select_ln174_17' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 138 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_stream_V, i32 %select_ln174_17" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 138 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 24 <SV = 17> <Delay = 0.00>
ST_24 : Operation 139 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_stream_V, i32 %select_ln174_17" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 139 'write' 'write_ln174' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_24 : Operation 140 [1/1] (0.00ns)   --->   "%ret_ln279 = ret" [cnn.cpp:279]   --->   Operation 140 'ret' 'ret_ln279' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30ns, clock uncertainty: 8.1ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0.525ns
The critical path consists of the following:
	'call' operation ('call_ln273', cnn.cpp:273) to 'conv_layer1' [41]  (0.525 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_97') with incoming values : ('empty_98') [46]  (0.427 ns)

 <State 8>: 2.09ns
The critical path consists of the following:
	'phi' operation ('empty_97') with incoming values : ('empty_98') [46]  (0 ns)
	'getelementptr' operation ('output_addr') [54]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'output', cnn.cpp:236 [55]  (1.24 ns)
	blocking operation 0.849 ns on control path)

 <State 9>: 1.84ns
The critical path consists of the following:
	fifo read on port 'fc1_out', cnn.cpp:270 (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [58]  (1.84 ns)

 <State 10>: 0.677ns
The critical path consists of the following:
	'phi' operation ('i', cnn.cpp:239) with incoming values : ('add_ln239', cnn.cpp:239) [62]  (0 ns)
	'getelementptr' operation ('fc_layer2_weights_addr', cnn.cpp:240) [70]  (0 ns)
	'load' operation ('fc_layer2_weights_load', cnn.cpp:240) on array 'fc_layer2_weights' [72]  (0.677 ns)

 <State 11>: 9.1ns
The critical path consists of the following:
	'load' operation ('fc_layer2_weights_load', cnn.cpp:240) on array 'fc_layer2_weights' [72]  (0.677 ns)
	'fmul' operation ('mul_i', cnn.cpp:240) [73]  (8.42 ns)

 <State 12>: 9.66ns
The critical path consists of the following:
	'fmul' operation ('mul_i', cnn.cpp:240) [73]  (8.42 ns)
	'store' operation ('store_ln240', cnn.cpp:240) of variable 'mul_i', cnn.cpp:240 on array 'output', cnn.cpp:236 [75]  (1.24 ns)

 <State 13>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('output_addr_1') [78]  (0 ns)
	'load' operation ('output_load', cnn.cpp:247) on array 'output', cnn.cpp:236 [80]  (1.24 ns)

 <State 14>: 1.24ns
The critical path consists of the following:
	'load' operation ('output_load', cnn.cpp:247) on array 'output', cnn.cpp:236 [80]  (1.24 ns)

 <State 15>: 0.721ns
The critical path consists of the following:
	'phi' operation ('j', cnn.cpp:242) with incoming values : ('add_ln242', cnn.cpp:242) [84]  (0 ns)
	'icmp' operation ('icmp_ln242', cnn.cpp:242) [87]  (0.721 ns)

 <State 16>: 10.3ns
The critical path consists of the following:
	fifo read on port 'fc1_out', cnn.cpp:270 (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [100]  (1.84 ns)
	'fmul' operation ('mul11_i', cnn.cpp:247) [103]  (8.42 ns)

 <State 17>: 21.1ns
The critical path consists of the following:
	'fmul' operation ('mul11_i', cnn.cpp:247) [103]  (8.42 ns)
	'fadd' operation ('add_i', cnn.cpp:247) [104]  (12.7 ns)

 <State 18>: 21.1ns
The critical path consists of the following:
	'fmul' operation ('mul11_1_i', cnn.cpp:247) [106]  (8.42 ns)
	'fadd' operation ('add_1_i', cnn.cpp:247) [107]  (12.7 ns)

 <State 19>: 12.7ns
The critical path consists of the following:
	'fadd' operation ('add_1_i', cnn.cpp:247) [107]  (12.7 ns)

 <State 20>: 12.7ns
The critical path consists of the following:
	'fadd' operation ('a', cnn.cpp:253) [110]  (12.7 ns)

 <State 21>: 12.7ns
The critical path consists of the following:
	'fadd' operation ('a', cnn.cpp:253) [110]  (12.7 ns)

 <State 22>: 12.7ns
The critical path consists of the following:
	'fadd' operation ('a', cnn.cpp:253) [121]  (12.7 ns)

 <State 23>: 12ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1000', ./headers/activations.h:34) [128]  (11.6 ns)
	'and' operation ('and_ln34_17', ./headers/activations.h:34) [129]  (0 ns)
	'select' operation ('select_ln174_17', C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [130]  (0.449 ns)

 <State 24>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
