Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec  1 21:35:57 2019
| Host         : DESKTOP-5DFT9M2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    22 |
|    Minimum number of control sets                        |    22 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    96 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    22 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           10846 |         2011 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              98 |           34 |
| Yes          | No                    | No                     |             221 |           51 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             123 |           34 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------------------------------------------------------+---------------------------------------+------------------+----------------+
|     Clock Signal     |                               Enable Signal                              |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------------+--------------------------------------------------------------------------+---------------------------------------+------------------+----------------+
|  clkdivider/clk_out1 |                                                                          | display/strobe_out[0]_i_1_n_0         |                1 |              1 |
|  clkdivider/clk_out1 |                                                                          | display/p_0_in[0]                     |                1 |              1 |
|  clkdivider/clk_out1 |                                                                          | display/p_0_in[2]                     |                1 |              2 |
|  pclk_in_BUFG        |                                                                          |                                       |                1 |              4 |
|  clkdivider/clk_out1 |                                                                          | display/p_0_in[1]                     |                2 |              4 |
|  pclk_in_BUFG        | my_camera/pixel_data_out[7]_i_1_n_0                                      |                                       |                3 |              5 |
|  clkdivider/clk_out1 |                                                                          | numbeer1/goal_px/s_bottom0[0]         |                2 |              5 |
|  clkdivider/clk_out1 |                                                                          | numbeer1/x/s_bottom0[0]               |                1 |              5 |
|  pclk_in_BUFG        | my_camera/pixel_data_out[15]_i_1_n_0                                     |                                       |                6 |              7 |
|  clkdivider/clk_out1 |                                                                          | goal_px/SR[0]                         |                4 |             10 |
|  clkdivider/clk_out1 |                                                                          | numbeer1/x/p_0_out_inferred__4/i__n_0 |                4 |             10 |
|  clkdivider/clk_out1 | xvga1/hreset                                                             | xvga1/SR[0]                           |                5 |             10 |
|  clkdivider/clk_out1 |                                                                          | xvga1/hreset                          |                4 |             11 |
|  clkdivider/clk_out1 |                                                                          | sw_IBUF[15]                           |                2 |             11 |
|  clkdivider/clk_out1 |                                                                          | xvga1/hcount_out_reg[9]_0             |                5 |             12 |
|  pclk_in_BUFG        | my_camera/valid_pixel                                                    | my_camera/frame_done_out              |                5 |             17 |
|  clkdivider/clk_out1 | numbeer1/uut/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/rdy_int |                                       |                9 |             17 |
|  clkdivider/clk_out1 |                                                                          | numbeer1/size_[31]_i_1_n_0            |                7 |             26 |
|  clkdivider/clk_out1 | numbeer1/size_[31]_i_1_n_0                                               |                                       |               18 |             96 |
|  clkdivider/clk_out1 | xvga1/E[0]                                                               |                                       |               15 |             96 |
|  clkdivider/clk_out1 | numbeer1/goal_px/threshold                                               | xvga1/clear                           |               24 |             96 |
|  clkdivider/clk_out1 |                                                                          |                                       |             2010 |          10882 |
+----------------------+--------------------------------------------------------------------------+---------------------------------------+------------------+----------------+


