Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Mon Jul  6 15:16:48 2015
| Host              : headlight-pc running 64-bit Ubuntu 12.04.5 LTS
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design            : design_1_wrapper
| Device            : 7z030-fbg676
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.338        0.000                      0                20689        0.023        0.000                      0                20527        0.264        0.000                       0                 10840  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                      ------------         ----------      --------------
channel_x_clk_p                                            {0.000 10.416}       20.833          48.001          
  rx_mmcmout_x1                                            {0.000 10.416}       20.833          48.001          
  rx_mmcmout_xs                                            {0.000 1.488}        2.976           336.005         
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK      {0.000 15.000}       30.000          33.333          
  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {0.000 30.000}       60.000          16.667          
design_1_i/clk_wiz_0/inst/clk_in1                          {0.000 10.309}       20.619          48.499          
  clk_out1_design_1_clk_wiz_0_0                            {0.000 4.999}        9.997           100.029         
  clkfbout_design_1_clk_wiz_0_0                            {0.000 20.619}       41.238          24.249          
refclkin_clk_p                                             {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
channel_x_clk_p                                                                                                                                                                                             19.584        0.000                       0                     1  
  rx_mmcmout_x1                                                 15.918        0.000                      0                 3002        0.077        0.000                      0                 2876        9.636        0.000                       0                  1508  
  rx_mmcmout_xs                                                                                                                                                                                              1.376        0.000                       0                    56  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK           25.247        0.000                      0                  913        0.048        0.000                      0                  913       14.090        0.000                       0                   458  
  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE       58.868        0.000                      0                    1        0.407        0.000                      0                    1       29.650        0.000                       0                     2  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                                           19.370        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0                                  2.338        0.000                      0                16568        0.023        0.000                      0                16532        4.089        0.000                       0                  8809  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                                             11.395        0.000                       0                     3  
refclkin_clk_p                                                                                                                                                                                               0.264        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                               To Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                               --------                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         57.861        0.000                      0                   18       30.036        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                             From Clock                                             To Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                             ----------                                             --------                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                      clk_out1_design_1_clk_wiz_0_0                          clk_out1_design_1_clk_wiz_0_0                                7.421        0.000                      0                   87        0.263        0.000                      0                   87  
**async_default**                                      dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK       25.712        0.000                      0                   98        0.278        0.000                      0                   98  
**async_default**                                      rx_mmcmout_x1                                          rx_mmcmout_x1                                               18.136        0.000                      0                    2        0.796        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  channel_x_clk_p
  To Clock:  channel_x_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       19.584ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         channel_x_clk_p
Waveform:           { 0 10.4165 }
Period:             20.833
Sources:            { channel_x_clk_p }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                                                                                       
Min Period  n/a     MMCME2_ADV/CLKIN1  n/a            1.249     20.833  19.584  MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKIN1  
Max Period  n/a     MMCME2_ADV/CLKIN1  n/a            100.000   20.833  79.167  MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  rx_mmcmout_x1
  To Clock:  rx_mmcmout_x1

Setup :            0  Failing Endpoints,  Worst Slack       15.918ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.636ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.918ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1)
  Destination:            design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_2/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by rx_mmcmout_x1)
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        4.540ns  (logic 0.654ns (14.405%)  route 3.886ns (85.595%))
  Logic Levels:           4  (LUT2=2 LUT3=2)
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74                                       0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.308     0.308 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/Q
                         net (fo=8, routed)           0.920     1.228    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/n_0_locked_out_reg
    SLICE_X0Y70          LUT3 (Prop_lut3_I2_O)        0.068     1.296 f  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcm_lckdps_INST_0/O
                         net (fo=4, routed)           0.485     1.781    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/reset
    SLICE_X0Y71          LUT2 (Prop_lut2_I1_O)        0.172     1.953 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/bitslip_finished_INST_0/O
                         net (fo=1, routed)           0.342     2.295    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx_mmcm_lckdpsbs[2]
    SLICE_X4Y70          LUT3 (Prop_lut3_I1_O)        0.053     2.348 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/data_locked_INST_0/O
                         net (fo=186, routed)         1.229     3.577    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ce
    SLICE_X9Y75          LUT2 (Prop_lut2_I1_O)        0.053     3.630 r  design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_2_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.910     4.540    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_2_ENARDEN_cooolgate_en_sig_1
    RAMB18_X0Y28         RAMB18E1                                     r  design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.375    20.458    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_2
  -------------------------------------------------------------------
                         required time                         20.458    
                         arrival time                          -4.540    
  -------------------------------------------------------------------
                         slack                                 15.918    

Slack (MET) :             16.299ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_bs_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[2].dc_inst/mdataoutc_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (rx_mmcmout_x1 rise@20.833ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 0.322ns (7.645%)  route 3.890ns (92.355%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.817ns = ( 20.016 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.294ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.911    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807     1.718 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.305     3.023    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    -4.933 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    -2.917    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.797 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.503    -1.294    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rxclk_div
    SLICE_X1Y73                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_bs_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.269    -1.025 f  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_bs_finished_reg/Q
                         net (fo=157, routed)         2.658     1.633    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[2].dc_inst/reset
    SLICE_X11Y86         LUT1 (Prop_lut1_I0_O)        0.053     1.686 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[2].dc_inst/pd_min_i_1/O
                         net (fo=17, routed)          1.232     2.918    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[2].dc_inst/p_12_in
    SLICE_X3Y84          FDRE                                         r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[2].dc_inst/mdataoutc_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     20.833    20.833 r  
    AC23                                              0.000    20.833 r  channel_x_clk_p
                         net (fo=1, unset)            0.000    20.833    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.830    21.663 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000    21.663    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    22.387 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.215    23.602    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    16.580 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    18.497    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    18.610 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.406    20.016    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[2].dc_inst/clk
    SLICE_X3Y84                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[2].dc_inst/mdataoutc_reg[3]/C
                         clock pessimism             -0.492    19.524    
                         clock uncertainty           -0.063    19.462    
    SLICE_X3Y84          FDRE (Setup_fdre_C_CE)      -0.244    19.218    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[2].dc_inst/mdataoutc_reg[3]
  -------------------------------------------------------------------
                         required time                         19.218    
                         arrival time                          -2.918    
  -------------------------------------------------------------------
                         slack                                 16.299    

Slack (MET) :             16.489ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/cameralink_to_axis_0/inst/reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (rx_mmcmout_x1 rise@20.833ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 0.654ns (16.415%)  route 3.330ns (83.585%))
  Logic Levels:           4  (LUT2=2 LUT3=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.883ns = ( 19.950 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.297ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.911    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807     1.718 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.305     3.023    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    -4.933 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    -2.917    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.797 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.500    -1.297    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rxclk_div
    SLICE_X4Y74                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.308    -0.989 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/Q
                         net (fo=8, routed)           0.920    -0.068    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/n_0_locked_out_reg
    SLICE_X0Y70          LUT3 (Prop_lut3_I2_O)        0.068    -0.000 f  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcm_lckdps_INST_0/O
                         net (fo=4, routed)           0.485     0.484    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/reset
    SLICE_X0Y71          LUT2 (Prop_lut2_I1_O)        0.172     0.656 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/bitslip_finished_INST_0/O
                         net (fo=1, routed)           0.342     0.999    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx_mmcm_lckdpsbs[2]
    SLICE_X4Y70          LUT3 (Prop_lut3_I1_O)        0.053     1.052 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/data_locked_INST_0/O
                         net (fo=186, routed)         1.296     2.348    design_1_i/cameralink_to_axis_0/inst/data_locked
    SLICE_X10Y79         LUT2 (Prop_lut2_I0_O)        0.053     2.401 r  design_1_i/cameralink_to_axis_0/inst/reset_counter[1]_i_1/O
                         net (fo=2, routed)           0.287     2.687    design_1_i/cameralink_to_axis_0/inst/n_0_reset_counter[1]_i_1
    SLICE_X10Y79         FDCE                                         r  design_1_i/cameralink_to_axis_0/inst/reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     20.833    20.833 r  
    AC23                                              0.000    20.833 r  channel_x_clk_p
                         net (fo=1, unset)            0.000    20.833    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.830    21.663 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000    21.663    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    22.387 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.215    23.602    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    16.580 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    18.497    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    18.610 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.340    19.950    design_1_i/cameralink_to_axis_0/inst/clk_out
    SLICE_X10Y79                                                      r  design_1_i/cameralink_to_axis_0/inst/reset_counter_reg[0]/C
                         clock pessimism             -0.492    19.458    
                         clock uncertainty           -0.063    19.396    
    SLICE_X10Y79         FDCE (Setup_fdce_C_CE)      -0.219    19.177    design_1_i/cameralink_to_axis_0/inst/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         19.177    
                         arrival time                          -2.687    
  -------------------------------------------------------------------
                         slack                                 16.489    

Slack (MET) :             16.489ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/cameralink_to_axis_0/inst/reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (rx_mmcmout_x1 rise@20.833ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 0.654ns (16.415%)  route 3.330ns (83.585%))
  Logic Levels:           4  (LUT2=2 LUT3=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.883ns = ( 19.950 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.297ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.911    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807     1.718 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.305     3.023    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    -4.933 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    -2.917    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.797 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.500    -1.297    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rxclk_div
    SLICE_X4Y74                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.308    -0.989 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/Q
                         net (fo=8, routed)           0.920    -0.068    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/n_0_locked_out_reg
    SLICE_X0Y70          LUT3 (Prop_lut3_I2_O)        0.068    -0.000 f  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcm_lckdps_INST_0/O
                         net (fo=4, routed)           0.485     0.484    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/reset
    SLICE_X0Y71          LUT2 (Prop_lut2_I1_O)        0.172     0.656 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/bitslip_finished_INST_0/O
                         net (fo=1, routed)           0.342     0.999    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx_mmcm_lckdpsbs[2]
    SLICE_X4Y70          LUT3 (Prop_lut3_I1_O)        0.053     1.052 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/data_locked_INST_0/O
                         net (fo=186, routed)         1.296     2.348    design_1_i/cameralink_to_axis_0/inst/data_locked
    SLICE_X10Y79         LUT2 (Prop_lut2_I0_O)        0.053     2.401 r  design_1_i/cameralink_to_axis_0/inst/reset_counter[1]_i_1/O
                         net (fo=2, routed)           0.287     2.687    design_1_i/cameralink_to_axis_0/inst/n_0_reset_counter[1]_i_1
    SLICE_X10Y79         FDCE                                         r  design_1_i/cameralink_to_axis_0/inst/reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     20.833    20.833 r  
    AC23                                              0.000    20.833 r  channel_x_clk_p
                         net (fo=1, unset)            0.000    20.833    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.830    21.663 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000    21.663    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    22.387 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.215    23.602    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    16.580 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    18.497    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    18.610 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.340    19.950    design_1_i/cameralink_to_axis_0/inst/clk_out
    SLICE_X10Y79                                                      r  design_1_i/cameralink_to_axis_0/inst/reset_counter_reg[1]/C
                         clock pessimism             -0.492    19.458    
                         clock uncertainty           -0.063    19.396    
    SLICE_X10Y79         FDCE (Setup_fdce_C_CE)      -0.219    19.177    design_1_i/cameralink_to_axis_0/inst/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         19.177    
                         arrival time                          -2.687    
  -------------------------------------------------------------------
                         slack                                 16.489    

Slack (MET) :             16.492ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (rx_mmcmout_x1 rise@20.833ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 0.654ns (16.448%)  route 3.322ns (83.552%))
  Logic Levels:           4  (LUT2=1 LUT3=3)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.888ns = ( 19.945 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.297ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.911    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807     1.718 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.305     3.023    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    -4.933 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    -2.917    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.797 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.500    -1.297    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rxclk_div
    SLICE_X4Y74                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.308    -0.989 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/Q
                         net (fo=8, routed)           0.920    -0.068    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/n_0_locked_out_reg
    SLICE_X0Y70          LUT3 (Prop_lut3_I2_O)        0.068    -0.000 f  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcm_lckdps_INST_0/O
                         net (fo=4, routed)           0.485     0.484    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/reset
    SLICE_X0Y71          LUT2 (Prop_lut2_I1_O)        0.172     0.656 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/bitslip_finished_INST_0/O
                         net (fo=1, routed)           0.342     0.999    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx_mmcm_lckdpsbs[2]
    SLICE_X4Y70          LUT3 (Prop_lut3_I1_O)        0.053     1.052 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/data_locked_INST_0/O
                         net (fo=186, routed)         1.085     2.137    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ce
    SLICE_X11Y72         LUT3 (Prop_lut3_I1_O)        0.053     2.190 r  design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr[0]_i_1/O
                         net (fo=12, routed)          0.490     2.679    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/n_0_wr_ptr[0]_i_1
    SLICE_X10Y74         FDRE                                         r  design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     20.833    20.833 r  
    AC23                                              0.000    20.833 r  channel_x_clk_p
                         net (fo=1, unset)            0.000    20.833    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.830    21.663 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000    21.663    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    22.387 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.215    23.602    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    16.580 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    18.497    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    18.610 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.335    19.945    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_clk
    SLICE_X10Y74                                                      r  design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[10]/C
                         clock pessimism             -0.492    19.453    
                         clock uncertainty           -0.063    19.391    
    SLICE_X10Y74         FDRE (Setup_fdre_C_CE)      -0.219    19.172    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[10]
  -------------------------------------------------------------------
                         required time                         19.172    
                         arrival time                          -2.679    
  -------------------------------------------------------------------
                         slack                                 16.492    

Slack (MET) :             16.492ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (rx_mmcmout_x1 rise@20.833ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 0.654ns (16.448%)  route 3.322ns (83.552%))
  Logic Levels:           4  (LUT2=1 LUT3=3)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.888ns = ( 19.945 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.297ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.911    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807     1.718 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.305     3.023    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    -4.933 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    -2.917    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.797 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.500    -1.297    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rxclk_div
    SLICE_X4Y74                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.308    -0.989 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/Q
                         net (fo=8, routed)           0.920    -0.068    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/n_0_locked_out_reg
    SLICE_X0Y70          LUT3 (Prop_lut3_I2_O)        0.068    -0.000 f  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcm_lckdps_INST_0/O
                         net (fo=4, routed)           0.485     0.484    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/reset
    SLICE_X0Y71          LUT2 (Prop_lut2_I1_O)        0.172     0.656 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/bitslip_finished_INST_0/O
                         net (fo=1, routed)           0.342     0.999    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx_mmcm_lckdpsbs[2]
    SLICE_X4Y70          LUT3 (Prop_lut3_I1_O)        0.053     1.052 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/data_locked_INST_0/O
                         net (fo=186, routed)         1.085     2.137    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ce
    SLICE_X11Y72         LUT3 (Prop_lut3_I1_O)        0.053     2.190 r  design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr[0]_i_1/O
                         net (fo=12, routed)          0.490     2.679    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/n_0_wr_ptr[0]_i_1
    SLICE_X10Y74         FDRE                                         r  design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     20.833    20.833 r  
    AC23                                              0.000    20.833 r  channel_x_clk_p
                         net (fo=1, unset)            0.000    20.833    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.830    21.663 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000    21.663    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    22.387 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.215    23.602    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    16.580 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    18.497    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    18.610 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.335    19.945    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_clk
    SLICE_X10Y74                                                      r  design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[11]/C
                         clock pessimism             -0.492    19.453    
                         clock uncertainty           -0.063    19.391    
    SLICE_X10Y74         FDRE (Setup_fdre_C_CE)      -0.219    19.172    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[11]
  -------------------------------------------------------------------
                         required time                         19.172    
                         arrival time                          -2.679    
  -------------------------------------------------------------------
                         slack                                 16.492    

Slack (MET) :             16.492ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (rx_mmcmout_x1 rise@20.833ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 0.654ns (16.448%)  route 3.322ns (83.552%))
  Logic Levels:           4  (LUT2=1 LUT3=3)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.888ns = ( 19.945 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.297ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.911    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807     1.718 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.305     3.023    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    -4.933 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    -2.917    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.797 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.500    -1.297    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rxclk_div
    SLICE_X4Y74                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.308    -0.989 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/Q
                         net (fo=8, routed)           0.920    -0.068    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/n_0_locked_out_reg
    SLICE_X0Y70          LUT3 (Prop_lut3_I2_O)        0.068    -0.000 f  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcm_lckdps_INST_0/O
                         net (fo=4, routed)           0.485     0.484    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/reset
    SLICE_X0Y71          LUT2 (Prop_lut2_I1_O)        0.172     0.656 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/bitslip_finished_INST_0/O
                         net (fo=1, routed)           0.342     0.999    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx_mmcm_lckdpsbs[2]
    SLICE_X4Y70          LUT3 (Prop_lut3_I1_O)        0.053     1.052 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/data_locked_INST_0/O
                         net (fo=186, routed)         1.085     2.137    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ce
    SLICE_X11Y72         LUT3 (Prop_lut3_I1_O)        0.053     2.190 r  design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr[0]_i_1/O
                         net (fo=12, routed)          0.490     2.679    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/n_0_wr_ptr[0]_i_1
    SLICE_X10Y74         FDRE                                         r  design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     20.833    20.833 r  
    AC23                                              0.000    20.833 r  channel_x_clk_p
                         net (fo=1, unset)            0.000    20.833    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.830    21.663 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000    21.663    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    22.387 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.215    23.602    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    16.580 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    18.497    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    18.610 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.335    19.945    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_clk
    SLICE_X10Y74                                                      r  design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[8]/C
                         clock pessimism             -0.492    19.453    
                         clock uncertainty           -0.063    19.391    
    SLICE_X10Y74         FDRE (Setup_fdre_C_CE)      -0.219    19.172    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[8]
  -------------------------------------------------------------------
                         required time                         19.172    
                         arrival time                          -2.679    
  -------------------------------------------------------------------
                         slack                                 16.492    

Slack (MET) :             16.492ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (rx_mmcmout_x1 rise@20.833ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 0.654ns (16.448%)  route 3.322ns (83.552%))
  Logic Levels:           4  (LUT2=1 LUT3=3)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.888ns = ( 19.945 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.297ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.911    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807     1.718 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.305     3.023    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    -4.933 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    -2.917    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.797 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.500    -1.297    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rxclk_div
    SLICE_X4Y74                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.308    -0.989 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/Q
                         net (fo=8, routed)           0.920    -0.068    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/n_0_locked_out_reg
    SLICE_X0Y70          LUT3 (Prop_lut3_I2_O)        0.068    -0.000 f  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcm_lckdps_INST_0/O
                         net (fo=4, routed)           0.485     0.484    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/reset
    SLICE_X0Y71          LUT2 (Prop_lut2_I1_O)        0.172     0.656 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/bitslip_finished_INST_0/O
                         net (fo=1, routed)           0.342     0.999    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx_mmcm_lckdpsbs[2]
    SLICE_X4Y70          LUT3 (Prop_lut3_I1_O)        0.053     1.052 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/data_locked_INST_0/O
                         net (fo=186, routed)         1.085     2.137    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ce
    SLICE_X11Y72         LUT3 (Prop_lut3_I1_O)        0.053     2.190 r  design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr[0]_i_1/O
                         net (fo=12, routed)          0.490     2.679    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/n_0_wr_ptr[0]_i_1
    SLICE_X10Y74         FDRE                                         r  design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     20.833    20.833 r  
    AC23                                              0.000    20.833 r  channel_x_clk_p
                         net (fo=1, unset)            0.000    20.833    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.830    21.663 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000    21.663    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    22.387 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.215    23.602    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    16.580 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    18.497    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    18.610 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.335    19.945    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_clk
    SLICE_X10Y74                                                      r  design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[9]/C
                         clock pessimism             -0.492    19.453    
                         clock uncertainty           -0.063    19.391    
    SLICE_X10Y74         FDRE (Setup_fdre_C_CE)      -0.219    19.172    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/wr_ptr_reg[9]
  -------------------------------------------------------------------
                         required time                         19.172    
                         arrival time                          -2.679    
  -------------------------------------------------------------------
                         slack                                 16.492    

Slack (MET) :             16.502ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/not_bs_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[0].dc_inst/s_delay_mux_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (rx_mmcmout_x1 rise@20.833ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.308ns (7.922%)  route 3.580ns (92.078%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.813ns = ( 20.020 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.291ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.911    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807     1.718 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.305     3.023    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    -4.933 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    -2.917    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.797 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.506    -1.291    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/rxclk_div
    SLICE_X0Y78                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/not_bs_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.308    -0.983 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/not_bs_finished_reg/Q
                         net (fo=157, routed)         3.580     2.597    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[0].dc_inst/reset
    SLICE_X7Y99          FDRE                                         r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[0].dc_inst/s_delay_mux_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     20.833    20.833 r  
    AC23                                              0.000    20.833 r  channel_x_clk_p
                         net (fo=1, unset)            0.000    20.833    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.830    21.663 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000    21.663    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    22.387 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.215    23.602    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    16.580 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    18.497    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    18.610 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.410    20.020    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[0].dc_inst/clk
    SLICE_X7Y99                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[0].dc_inst/s_delay_mux_reg[1]/C
                         clock pessimism             -0.492    19.528    
                         clock uncertainty           -0.063    19.466    
    SLICE_X7Y99          FDRE (Setup_fdre_C_R)       -0.367    19.099    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[0].dc_inst/s_delay_mux_reg[1]
  -------------------------------------------------------------------
                         required time                         19.099    
                         arrival time                          -2.597    
  -------------------------------------------------------------------
                         slack                                 16.502    

Slack (MET) :             16.545ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_bs_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[2].dc_inst/mdataoutc_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (rx_mmcmout_x1 rise@20.833ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 0.322ns (8.119%)  route 3.644ns (91.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.817ns = ( 20.016 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.294ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.911    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807     1.718 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.305     3.023    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    -4.933 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    -2.917    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.797 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.503    -1.294    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rxclk_div
    SLICE_X1Y73                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_bs_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.269    -1.025 f  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_bs_finished_reg/Q
                         net (fo=157, routed)         2.658     1.633    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[2].dc_inst/reset
    SLICE_X11Y86         LUT1 (Prop_lut1_I0_O)        0.053     1.686 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[2].dc_inst/pd_min_i_1/O
                         net (fo=17, routed)          0.986     2.672    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[2].dc_inst/p_12_in
    SLICE_X1Y84          FDRE                                         r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[2].dc_inst/mdataoutc_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     20.833    20.833 r  
    AC23                                              0.000    20.833 r  channel_x_clk_p
                         net (fo=1, unset)            0.000    20.833    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.830    21.663 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000    21.663    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    22.387 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.215    23.602    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    16.580 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    18.497    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    18.610 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.406    20.016    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[2].dc_inst/clk
    SLICE_X1Y84                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[2].dc_inst/mdataoutc_reg[4]/C
                         clock pessimism             -0.492    19.524    
                         clock uncertainty           -0.063    19.462    
    SLICE_X1Y84          FDRE (Setup_fdre_C_CE)      -0.244    19.218    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[2].dc_inst/mdataoutc_reg[4]
  -------------------------------------------------------------------
                         required time                         19.218    
                         arrival time                          -2.672    
  -------------------------------------------------------------------
                         slack                                 16.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[0].dc_inst/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@0.000ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.293%)  route 0.142ns (58.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.001ns
    Source Clock Delay      (SCD):    -0.074ns
    Clock Pessimism Removal (CPR):    0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.422    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.749 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.564     1.313    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    -1.455 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    -0.702    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.676 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.602    -0.074    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[0].dc_inst/clk
    SLICE_X7Y75                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[0].dc_inst/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.100     0.026 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[0].dc_inst/data_out_reg[0]/Q
                         net (fo=1, routed)           0.142     0.168    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/vid_data[7]
    SLICE_X6Y75          SRL16E                                       r  design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.495    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.922 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.624     1.546    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    -1.652 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    -0.832    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.802 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.801    -0.001    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/vid_in_clk
    SLICE_X6Y75                                                       r  design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[7]_srl2/CLK
                         clock pessimism             -0.062    -0.063    
    SLICE_X6Y75          SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.091    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/sdataoutc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@0.000ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.838%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.009ns
    Source Clock Delay      (SCD):    -0.065ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.422    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.749 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.564     1.313    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    -1.455 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    -0.702    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.676 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.611    -0.065    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/clk
    SLICE_X3Y66                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/sdataoutc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.100     0.035 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/sdataoutc_reg[5]/Q
                         net (fo=1, routed)           0.055     0.090    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/sdataoutc[5]
    SLICE_X2Y66          LUT3 (Prop_lut3_I0_O)        0.028     0.118 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/data_out[5]_i_1/O
                         net (fo=1, routed)           0.000     0.118    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/n_0_data_out[5]_i_1
    SLICE_X2Y66          FDRE                                         r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.495    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.922 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.624     1.546    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    -1.652 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    -0.832    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.802 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.811     0.009    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/clk
    SLICE_X2Y66                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/data_out_reg[5]/C
                         clock pessimism             -0.063    -0.054    
    SLICE_X2Y66          FDRE (Hold_fdre_C_D)         0.087     0.033    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[47]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@0.000ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.118ns (43.649%)  route 0.152ns (56.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.008ns
    Source Clock Delay      (SCD):    -0.065ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.422    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.749 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.564     1.313    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    -1.455 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    -0.702    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.676 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.611    -0.065    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/clk
    SLICE_X2Y66                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.118     0.053 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/data_out_reg[4]/Q
                         net (fo=1, routed)           0.152     0.205    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/vid_data[47]
    SLICE_X6Y66          SRL16E                                       r  design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[47]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.495    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.922 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.624     1.546    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    -1.652 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    -0.832    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.802 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.810     0.008    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/vid_in_clk
    SLICE_X6Y66                                                       r  design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[47]_srl2/CLK
                         clock pessimism             -0.042    -0.034    
    SLICE_X6Y66          SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.120    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[47]_srl2
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[3].dc_inst/sdataoutc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[3].dc_inst/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@0.000ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.459%)  route 0.056ns (30.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.005ns
    Source Clock Delay      (SCD):    -0.069ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.422    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.749 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.564     1.313    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    -1.455 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    -0.702    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.676 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.607    -0.069    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[3].dc_inst/clk
    SLICE_X3Y79                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[3].dc_inst/sdataoutc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.100     0.031 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[3].dc_inst/sdataoutc_reg[1]/Q
                         net (fo=1, routed)           0.056     0.087    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[3].dc_inst/sdataoutc[1]
    SLICE_X2Y79          LUT3 (Prop_lut3_I0_O)        0.028     0.115 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[3].dc_inst/data_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.115    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[3].dc_inst/n_0_data_out[1]_i_1
    SLICE_X2Y79          FDRE                                         r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[3].dc_inst/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.495    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.922 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.624     1.546    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    -1.652 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    -0.832    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.802 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.807     0.005    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[3].dc_inst/clk
    SLICE_X2Y79                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[3].dc_inst/data_out_reg[1]/C
                         clock pessimism             -0.063    -0.058    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.087     0.029    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[3].dc_inst/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/sdataoutc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@0.000ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.459%)  route 0.056ns (30.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.011ns
    Source Clock Delay      (SCD):    -0.064ns
    Clock Pessimism Removal (CPR):    0.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.422    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.749 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.564     1.313    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    -1.455 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    -0.702    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.676 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.612    -0.064    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/clk
    SLICE_X5Y87                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/sdataoutc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.100     0.036 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/sdataoutc_reg[5]/Q
                         net (fo=1, routed)           0.056     0.092    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/sdataoutc[5]
    SLICE_X4Y87          LUT3 (Prop_lut3_I0_O)        0.028     0.120 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/data_out[5]_i_1/O
                         net (fo=1, routed)           0.000     0.120    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/n_0_data_out[5]_i_1
    SLICE_X4Y87          FDRE                                         r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.495    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.922 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.624     1.546    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    -1.652 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    -0.832    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.802 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.813     0.011    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/clk
    SLICE_X4Y87                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/data_out_reg[5]/C
                         clock pessimism             -0.064    -0.053    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.087     0.034    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.120    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[33]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@0.000ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.053%)  route 0.100ns (49.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.023ns
    Source Clock Delay      (SCD):    -0.098ns
    Clock Pessimism Removal (CPR):    0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.422    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.749 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.564     1.313    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    -1.455 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    -0.702    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.676 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.578    -0.098    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/clk
    SLICE_X9Y67                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.100     0.002 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/data_out_reg[0]/Q
                         net (fo=1, routed)           0.100     0.102    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/vid_data[33]
    SLICE_X8Y66          SRL16E                                       r  design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[33]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.495    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.922 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.624     1.546    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    -1.652 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    -0.832    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.802 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.779    -0.023    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/vid_in_clk
    SLICE_X8Y66                                                       r  design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[33]_srl2/CLK
                         clock pessimism             -0.062    -0.085    
    SLICE_X8Y66          SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     0.013    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[33]_srl2
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[32]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@0.000ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.053%)  route 0.100ns (49.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.023ns
    Source Clock Delay      (SCD):    -0.098ns
    Clock Pessimism Removal (CPR):    0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.422    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.749 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.564     1.313    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    -1.455 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    -0.702    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.676 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.578    -0.098    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/clk
    SLICE_X9Y67                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.100     0.002 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/data_out_reg[1]/Q
                         net (fo=1, routed)           0.100     0.102    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/vid_data[32]
    SLICE_X8Y66          SRL16E                                       r  design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[32]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.495    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.922 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.624     1.546    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    -1.652 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    -0.832    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.802 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.779    -0.023    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/vid_in_clk
    SLICE_X8Y66                                                       r  design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[32]_srl2/CLK
                         clock pessimism             -0.062    -0.085    
    SLICE_X8Y66          SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     0.007    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[32]_srl2
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[0].dc_inst/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[6]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@0.000ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.880%)  route 0.109ns (52.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.001ns
    Source Clock Delay      (SCD):    -0.074ns
    Clock Pessimism Removal (CPR):    0.062ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.422    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.749 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.564     1.313    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    -1.455 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    -0.702    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.676 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.602    -0.074    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[0].dc_inst/clk
    SLICE_X7Y75                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[0].dc_inst/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.100     0.026 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop3[0].dc_inst/data_out_reg[1]/Q
                         net (fo=1, routed)           0.109     0.135    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/vid_data[6]
    SLICE_X6Y75          SRL16E                                       r  design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[6]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.495    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.922 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.624     1.546    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    -1.652 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    -0.832    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.802 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.801    -0.001    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/vid_in_clk
    SLICE_X6Y75                                                       r  design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[6]_srl2/CLK
                         clock pessimism             -0.062    -0.063    
    SLICE_X6Y75          SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.031    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[6]_srl2
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/mdataoutc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@0.000ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.161%)  route 0.081ns (38.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.027ns
    Source Clock Delay      (SCD):    -0.101ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.422    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.749 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.564     1.313    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    -1.455 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    -0.702    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.676 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.575    -0.101    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/clk
    SLICE_X9Y70                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/mdataoutc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.100    -0.001 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/mdataoutc_reg[2]/Q
                         net (fo=1, routed)           0.081     0.080    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/mdataoutc[2]
    SLICE_X8Y70          LUT3 (Prop_lut3_I2_O)        0.028     0.108 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/data_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.108    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/n_0_data_out[2]_i_1
    SLICE_X8Y70          FDRE                                         r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.495    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.922 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.624     1.546    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    -1.652 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    -0.832    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.802 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.775    -0.027    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/clk
    SLICE_X8Y70                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/data_out_reg[2]/C
                         clock pessimism             -0.063    -0.090    
    SLICE_X8Y70          FDRE (Hold_fdre_C_D)         0.087    -0.003    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/mdataoutc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@0.000ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.161%)  route 0.081ns (38.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.026ns
    Source Clock Delay      (SCD):    -0.100ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.422    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.749 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.564     1.313    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    -1.455 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    -0.702    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.676 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.576    -0.100    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/clk
    SLICE_X9Y69                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/mdataoutc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.100     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/mdataoutc_reg[3]/Q
                         net (fo=1, routed)           0.081     0.081    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/mdataoutc[3]
    SLICE_X8Y69          LUT3 (Prop_lut3_I2_O)        0.028     0.109 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/data_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.109    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/n_0_data_out[3]_i_1
    SLICE_X8Y69          FDRE                                         r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.495    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.922 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.624     1.546    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    -1.652 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    -0.832    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.802 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.776    -0.026    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/clk
    SLICE_X8Y69                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/data_out_reg[3]/C
                         clock pessimism             -0.063    -0.089    
    SLICE_X8Y69          FDRE (Hold_fdre_C_D)         0.087    -0.002    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_mmcmout_x1
Waveform:           { 0 10.4165 }
Period:             20.833
Sources:            { design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT }

Check Type        Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                             
Min Period        n/a     RAMB36E1/CLKARDCLK   n/a            2.183     20.833  18.650   RAMB36_X0Y15     design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_0/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK   n/a            2.183     20.833  18.650   RAMB36_X0Y13     design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_1/CLKARDCLK  
Min Period        n/a     RAMB18E1/CLKARDCLK   n/a            2.183     20.833  18.650   RAMB18_X0Y28     design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_2/CLKARDCLK  
Min Period        n/a     IDELAYE2/C           n/a            2.000     20.833  18.833   IDELAY_X0Y72     design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/idelay_cm/C                                 
Min Period        n/a     IDELAYE2/C           n/a            2.000     20.833  18.833   IDELAY_X0Y70     design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].idelay_m/C                         
Min Period        n/a     IDELAYE2/C           n/a            2.000     20.833  18.833   IDELAY_X0Y69     design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].idelay_s/C                         
Min Period        n/a     IDELAYE2/C           n/a            2.000     20.833  18.833   IDELAY_X0Y64     design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].idelay_m/C                         
Min Period        n/a     IDELAYE2/C           n/a            2.000     20.833  18.833   IDELAY_X0Y63     design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].idelay_s/C                         
Min Period        n/a     IDELAYE2/C           n/a            2.000     20.833  18.833   IDELAY_X0Y68     design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].idelay_m/C                         
Min Period        n/a     IDELAYE2/C           n/a            2.000     20.833  18.833   IDELAY_X0Y67     design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].idelay_s/C                         
Max Period        n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   20.833  79.167   MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBIN                       
Max Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   20.833  192.527  MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT                      
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780     10.416  9.636    SLICE_X6Y75      design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[0]_srl2/CLK                         
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780     10.416  9.636    SLICE_X6Y75      design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[1]_srl2/CLK                         
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780     10.416  9.636    SLICE_X8Y76      design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[24]_srl2/CLK                        
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780     10.416  9.636    SLICE_X8Y76      design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[25]_srl2/CLK                        
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780     10.416  9.636    SLICE_X8Y76      design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[26]_srl2/CLK                        
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780     10.416  9.636    SLICE_X8Y76      design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[27]_srl2/CLK                        
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780     10.416  9.636    SLICE_X8Y76      design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[28]_srl2/CLK                        
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780     10.416  9.636    SLICE_X8Y76      design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[29]_srl2/CLK                        
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780     10.416  9.636    SLICE_X6Y75      design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[2]_srl2/CLK                         
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780     10.416  9.636    SLICE_X8Y76      design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[30]_srl2/CLK                        
High Pulse Width  Slow    SRL16E/CLK           n/a            0.780     10.416  9.636    SLICE_X6Y75      design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[0]_srl2/CLK                         
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780     10.416  9.636    SLICE_X8Y79      design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[10]_srl2/CLK                        
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780     10.416  9.636    SLICE_X8Y79      design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[11]_srl2/CLK                        
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780     10.416  9.636    SLICE_X8Y79      design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[12]_srl2/CLK                        
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780     10.416  9.636    SLICE_X8Y79      design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[13]_srl2/CLK                        
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780     10.416  9.636    SLICE_X8Y79      design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[14]_srl2/CLK                        
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780     10.416  9.636    SLICE_X8Y79      design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[15]_srl2/CLK                        
High Pulse Width  Slow    SRL16E/CLK           n/a            0.780     10.416  9.636    SLICE_X6Y75      design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[1]_srl2/CLK                         
High Pulse Width  Slow    SRL16E/CLK           n/a            0.780     10.416  9.636    SLICE_X8Y76      design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[24]_srl2/CLK                        
High Pulse Width  Slow    SRL16E/CLK           n/a            0.780     10.416  9.636    SLICE_X8Y76      design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[25]_srl2/CLK                        



---------------------------------------------------------------------------------------------------
From Clock:  rx_mmcmout_xs
  To Clock:  rx_mmcmout_xs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.376ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_mmcmout_xs
Waveform:           { 0 1.48807 }
Period:             2.976
Sources:            { design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                          
Min Period  n/a     BUFG/I              n/a            1.600     2.976   1.376    BUFGCTRL_X0Y1    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_xn/I              
Min Period  n/a     ISERDESE2/CLK       n/a            1.249     2.976   1.727    ILOGIC_X0Y72     design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/iserdes_cm/CLK           
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249     2.976   1.727    ILOGIC_X0Y72     design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/iserdes_cm/CLKB          
Min Period  n/a     ISERDESE2/CLK       n/a            1.249     2.976   1.727    ILOGIC_X0Y70     design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].iserdes_m/CLK   
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249     2.976   1.727    ILOGIC_X0Y70     design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].iserdes_m/CLKB  
Min Period  n/a     ISERDESE2/CLK       n/a            1.249     2.976   1.727    ILOGIC_X0Y69     design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].iserdes_s/CLK   
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249     2.976   1.727    ILOGIC_X0Y69     design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].iserdes_s/CLKB  
Min Period  n/a     ISERDESE2/CLK       n/a            1.249     2.976   1.727    ILOGIC_X0Y64     design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].iserdes_m/CLK   
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249     2.976   1.727    ILOGIC_X0Y64     design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].iserdes_m/CLKB  
Min Period  n/a     ISERDESE2/CLK       n/a            1.249     2.976   1.727    ILOGIC_X0Y63     design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].iserdes_s/CLK   
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   2.976   210.384  MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT0    



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       25.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.247ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.736ns  (logic 0.701ns (14.800%)  route 4.035ns (85.200%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.814ns = ( 32.814 - 30.000 ) 
    Source Clock Delay      (SCD):    3.149ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.648     1.648    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     1.768 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.381     3.149    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X54Y68                                                      r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.308     3.457 r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.368     3.825    dbg_hub/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X54Y68         LUT2 (Prop_lut2_I0_O)        0.053     3.878 r  dbg_hub/inst/U_ICON/U_SYNC/LC_STAT_INIT_SLV[127]_i_2/O
                         net (fo=9, routed)           0.973     4.851    dbg_hub/inst/U_ICON/U_CMD/p_103_in
    SLICE_X47Y67         LUT6 (Prop_lut6_I1_O)        0.053     4.904 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.850     5.754    dbg_hub/inst/U_ICON/U_CMD/I3[1]
    SLICE_X47Y62         LUT2 (Prop_lut2_I0_O)        0.064     5.818 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.699     6.518    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/I5[0]
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.170     6.688 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          1.144     7.832    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X43Y57         LUT3 (Prop_lut3_I1_O)        0.053     7.885 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_1/O
                         net (fo=1, routed)           0.000     7.885    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/I1
    SLICE_X43Y57         FDCE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.418    31.418    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    31.531 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.283    32.814    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/idrck
    SLICE_X43Y57                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.319    33.133    
                         clock uncertainty           -0.035    33.097    
    SLICE_X43Y57         FDCE (Setup_fdce_C_D)        0.035    33.132    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         33.132    
                         arrival time                          -7.885    
  -------------------------------------------------------------------
                         slack                                 25.247    

Slack (MET) :             25.444ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 0.648ns (15.213%)  route 3.611ns (84.787%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.813ns = ( 32.813 - 30.000 ) 
    Source Clock Delay      (SCD):    3.149ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.648     1.648    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     1.768 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.381     3.149    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X54Y68                                                      r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.308     3.457 r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.368     3.825    dbg_hub/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X54Y68         LUT2 (Prop_lut2_I0_O)        0.053     3.878 r  dbg_hub/inst/U_ICON/U_SYNC/LC_STAT_INIT_SLV[127]_i_2/O
                         net (fo=9, routed)           0.973     4.851    dbg_hub/inst/U_ICON/U_CMD/p_103_in
    SLICE_X47Y67         LUT6 (Prop_lut6_I1_O)        0.053     4.904 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.850     5.754    dbg_hub/inst/U_ICON/U_CMD/I3[1]
    SLICE_X47Y62         LUT2 (Prop_lut2_I0_O)        0.064     5.818 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.699     6.518    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/I5[0]
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.170     6.688 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.720     7.408    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X45Y56         FDPE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.418    31.418    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    31.531 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.282    32.813    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X45Y56                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.319    33.132    
                         clock uncertainty           -0.035    33.096    
    SLICE_X45Y56         FDPE (Setup_fdpe_C_CE)      -0.244    32.852    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         32.852    
                         arrival time                          -7.408    
  -------------------------------------------------------------------
                         slack                                 25.444    

Slack (MET) :             25.522ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.648ns (15.977%)  route 3.408ns (84.023%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 32.812 - 30.000 ) 
    Source Clock Delay      (SCD):    3.149ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.648     1.648    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     1.768 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.381     3.149    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X54Y68                                                      r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.308     3.457 r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.368     3.825    dbg_hub/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X54Y68         LUT2 (Prop_lut2_I0_O)        0.053     3.878 r  dbg_hub/inst/U_ICON/U_SYNC/LC_STAT_INIT_SLV[127]_i_2/O
                         net (fo=9, routed)           0.973     4.851    dbg_hub/inst/U_ICON/U_CMD/p_103_in
    SLICE_X47Y67         LUT6 (Prop_lut6_I1_O)        0.053     4.904 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.850     5.754    dbg_hub/inst/U_ICON/U_CMD/I3[1]
    SLICE_X47Y62         LUT2 (Prop_lut2_I0_O)        0.064     5.818 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.699     6.518    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/I5[0]
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.170     6.688 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.517     7.204    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X48Y58         RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.418    31.418    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    31.531 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.281    32.812    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X48Y58                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism              0.319    33.131    
                         clock uncertainty           -0.035    33.095    
    SLICE_X48Y58         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.369    32.726    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         32.726    
                         arrival time                          -7.204    
  -------------------------------------------------------------------
                         slack                                 25.522    

Slack (MET) :             25.522ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.648ns (15.977%)  route 3.408ns (84.023%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 32.812 - 30.000 ) 
    Source Clock Delay      (SCD):    3.149ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.648     1.648    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     1.768 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.381     3.149    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X54Y68                                                      r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.308     3.457 r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.368     3.825    dbg_hub/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X54Y68         LUT2 (Prop_lut2_I0_O)        0.053     3.878 r  dbg_hub/inst/U_ICON/U_SYNC/LC_STAT_INIT_SLV[127]_i_2/O
                         net (fo=9, routed)           0.973     4.851    dbg_hub/inst/U_ICON/U_CMD/p_103_in
    SLICE_X47Y67         LUT6 (Prop_lut6_I1_O)        0.053     4.904 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.850     5.754    dbg_hub/inst/U_ICON/U_CMD/I3[1]
    SLICE_X47Y62         LUT2 (Prop_lut2_I0_O)        0.064     5.818 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.699     6.518    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/I5[0]
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.170     6.688 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.517     7.204    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X48Y58         RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.418    31.418    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    31.531 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.281    32.812    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X48Y58                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism              0.319    33.131    
                         clock uncertainty           -0.035    33.095    
    SLICE_X48Y58         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.369    32.726    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         32.726    
                         arrival time                          -7.204    
  -------------------------------------------------------------------
                         slack                                 25.522    

Slack (MET) :             25.522ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.648ns (15.977%)  route 3.408ns (84.023%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 32.812 - 30.000 ) 
    Source Clock Delay      (SCD):    3.149ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.648     1.648    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     1.768 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.381     3.149    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X54Y68                                                      r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.308     3.457 r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.368     3.825    dbg_hub/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X54Y68         LUT2 (Prop_lut2_I0_O)        0.053     3.878 r  dbg_hub/inst/U_ICON/U_SYNC/LC_STAT_INIT_SLV[127]_i_2/O
                         net (fo=9, routed)           0.973     4.851    dbg_hub/inst/U_ICON/U_CMD/p_103_in
    SLICE_X47Y67         LUT6 (Prop_lut6_I1_O)        0.053     4.904 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.850     5.754    dbg_hub/inst/U_ICON/U_CMD/I3[1]
    SLICE_X47Y62         LUT2 (Prop_lut2_I0_O)        0.064     5.818 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.699     6.518    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/I5[0]
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.170     6.688 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.517     7.204    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X48Y58         RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.418    31.418    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    31.531 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.281    32.812    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X48Y58                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism              0.319    33.131    
                         clock uncertainty           -0.035    33.095    
    SLICE_X48Y58         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.369    32.726    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         32.726    
                         arrival time                          -7.204    
  -------------------------------------------------------------------
                         slack                                 25.522    

Slack (MET) :             25.522ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.648ns (15.977%)  route 3.408ns (84.023%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 32.812 - 30.000 ) 
    Source Clock Delay      (SCD):    3.149ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.648     1.648    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     1.768 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.381     3.149    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X54Y68                                                      r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.308     3.457 r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.368     3.825    dbg_hub/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X54Y68         LUT2 (Prop_lut2_I0_O)        0.053     3.878 r  dbg_hub/inst/U_ICON/U_SYNC/LC_STAT_INIT_SLV[127]_i_2/O
                         net (fo=9, routed)           0.973     4.851    dbg_hub/inst/U_ICON/U_CMD/p_103_in
    SLICE_X47Y67         LUT6 (Prop_lut6_I1_O)        0.053     4.904 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.850     5.754    dbg_hub/inst/U_ICON/U_CMD/I3[1]
    SLICE_X47Y62         LUT2 (Prop_lut2_I0_O)        0.064     5.818 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.699     6.518    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/I5[0]
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.170     6.688 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.517     7.204    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X48Y58         RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.418    31.418    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    31.531 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.281    32.812    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X48Y58                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism              0.319    33.131    
                         clock uncertainty           -0.035    33.095    
    SLICE_X48Y58         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.369    32.726    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         32.726    
                         arrival time                          -7.204    
  -------------------------------------------------------------------
                         slack                                 25.522    

Slack (MET) :             25.522ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.648ns (15.977%)  route 3.408ns (84.023%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 32.812 - 30.000 ) 
    Source Clock Delay      (SCD):    3.149ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.648     1.648    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     1.768 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.381     3.149    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X54Y68                                                      r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.308     3.457 r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.368     3.825    dbg_hub/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X54Y68         LUT2 (Prop_lut2_I0_O)        0.053     3.878 r  dbg_hub/inst/U_ICON/U_SYNC/LC_STAT_INIT_SLV[127]_i_2/O
                         net (fo=9, routed)           0.973     4.851    dbg_hub/inst/U_ICON/U_CMD/p_103_in
    SLICE_X47Y67         LUT6 (Prop_lut6_I1_O)        0.053     4.904 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.850     5.754    dbg_hub/inst/U_ICON/U_CMD/I3[1]
    SLICE_X47Y62         LUT2 (Prop_lut2_I0_O)        0.064     5.818 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.699     6.518    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/I5[0]
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.170     6.688 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.517     7.204    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X48Y58         RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.418    31.418    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    31.531 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.281    32.812    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X48Y58                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/CLK
                         clock pessimism              0.319    33.131    
                         clock uncertainty           -0.035    33.095    
    SLICE_X48Y58         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.369    32.726    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         32.726    
                         arrival time                          -7.204    
  -------------------------------------------------------------------
                         slack                                 25.522    

Slack (MET) :             25.522ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.648ns (15.977%)  route 3.408ns (84.023%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 32.812 - 30.000 ) 
    Source Clock Delay      (SCD):    3.149ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.648     1.648    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     1.768 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.381     3.149    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X54Y68                                                      r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.308     3.457 r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.368     3.825    dbg_hub/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X54Y68         LUT2 (Prop_lut2_I0_O)        0.053     3.878 r  dbg_hub/inst/U_ICON/U_SYNC/LC_STAT_INIT_SLV[127]_i_2/O
                         net (fo=9, routed)           0.973     4.851    dbg_hub/inst/U_ICON/U_CMD/p_103_in
    SLICE_X47Y67         LUT6 (Prop_lut6_I1_O)        0.053     4.904 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.850     5.754    dbg_hub/inst/U_ICON/U_CMD/I3[1]
    SLICE_X47Y62         LUT2 (Prop_lut2_I0_O)        0.064     5.818 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.699     6.518    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/I5[0]
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.170     6.688 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.517     7.204    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X48Y58         RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.418    31.418    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    31.531 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.281    32.812    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X48Y58                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
                         clock pessimism              0.319    33.131    
                         clock uncertainty           -0.035    33.095    
    SLICE_X48Y58         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.369    32.726    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         32.726    
                         arrival time                          -7.204    
  -------------------------------------------------------------------
                         slack                                 25.522    

Slack (MET) :             25.522ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.648ns (15.977%)  route 3.408ns (84.023%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 32.812 - 30.000 ) 
    Source Clock Delay      (SCD):    3.149ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.648     1.648    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     1.768 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.381     3.149    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X54Y68                                                      r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.308     3.457 r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.368     3.825    dbg_hub/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X54Y68         LUT2 (Prop_lut2_I0_O)        0.053     3.878 r  dbg_hub/inst/U_ICON/U_SYNC/LC_STAT_INIT_SLV[127]_i_2/O
                         net (fo=9, routed)           0.973     4.851    dbg_hub/inst/U_ICON/U_CMD/p_103_in
    SLICE_X47Y67         LUT6 (Prop_lut6_I1_O)        0.053     4.904 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.850     5.754    dbg_hub/inst/U_ICON/U_CMD/I3[1]
    SLICE_X47Y62         LUT2 (Prop_lut2_I0_O)        0.064     5.818 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.699     6.518    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/I5[0]
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.170     6.688 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.517     7.204    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X48Y58         RAMS32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.418    31.418    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    31.531 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.281    32.812    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X48Y58                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/CLK
                         clock pessimism              0.319    33.131    
                         clock uncertainty           -0.035    33.095    
    SLICE_X48Y58         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.369    32.726    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD
  -------------------------------------------------------------------
                         required time                         32.726    
                         arrival time                          -7.204    
  -------------------------------------------------------------------
                         slack                                 25.522    

Slack (MET) :             25.522ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.648ns (15.977%)  route 3.408ns (84.023%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 32.812 - 30.000 ) 
    Source Clock Delay      (SCD):    3.149ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.648     1.648    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     1.768 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.381     3.149    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X54Y68                                                      r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.308     3.457 r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.368     3.825    dbg_hub/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X54Y68         LUT2 (Prop_lut2_I0_O)        0.053     3.878 r  dbg_hub/inst/U_ICON/U_SYNC/LC_STAT_INIT_SLV[127]_i_2/O
                         net (fo=9, routed)           0.973     4.851    dbg_hub/inst/U_ICON/U_CMD/p_103_in
    SLICE_X47Y67         LUT6 (Prop_lut6_I1_O)        0.053     4.904 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.850     5.754    dbg_hub/inst/U_ICON/U_CMD/I3[1]
    SLICE_X47Y62         LUT2 (Prop_lut2_I0_O)        0.064     5.818 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.699     6.518    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/I5[0]
    SLICE_X43Y58         LUT6 (Prop_lut6_I0_O)        0.170     6.688 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.517     7.204    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X48Y58         RAMS32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.418    31.418    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    31.531 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.281    32.812    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X48Y58                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
                         clock pessimism              0.319    33.131    
                         clock uncertainty           -0.035    33.095    
    SLICE_X48Y58         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.369    32.726    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         32.726    
                         arrival time                          -7.204    
  -------------------------------------------------------------------
                         slack                                 25.522    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.091ns (58.613%)  route 0.064ns (41.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.545     1.340    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X47Y58                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDCE (Prop_fdce_C_Q)         0.091     1.431 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.064     1.495    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X46Y58         RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.888     0.888    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.918 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.746     1.664    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y58                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.313     1.351    
    SLICE_X46Y58         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     1.447    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.158%)  route 0.108ns (51.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.663ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.545     1.340    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X49Y58                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDCE (Prop_fdce_C_Q)         0.100     1.440 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.108     1.547    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X48Y58         RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.888     0.888    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.918 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.745     1.663    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X48Y58                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.312     1.351    
    SLICE_X48Y58         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.482    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.118ns (31.250%)  route 0.260ns (68.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.546     1.341    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X46Y56                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDCE (Prop_fdce_C_Q)         0.118     1.459 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.260     1.718    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X46Y58         RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.888     0.888    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.918 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.746     1.664    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y58                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.310     1.354    
    SLICE_X46Y58         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     1.651    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.118ns (31.250%)  route 0.260ns (68.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.546     1.341    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X46Y56                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDCE (Prop_fdce_C_Q)         0.118     1.459 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.260     1.718    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X46Y58         RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.888     0.888    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.918 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.746     1.664    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y58                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.310     1.354    
    SLICE_X46Y58         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     1.651    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.118ns (31.250%)  route 0.260ns (68.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.546     1.341    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X46Y56                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDCE (Prop_fdce_C_Q)         0.118     1.459 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.260     1.718    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X46Y58         RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.888     0.888    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.918 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.746     1.664    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y58                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.310     1.354    
    SLICE_X46Y58         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     1.651    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.118ns (31.250%)  route 0.260ns (68.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.546     1.341    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X46Y56                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDCE (Prop_fdce_C_Q)         0.118     1.459 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.260     1.718    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X46Y58         RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.888     0.888    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.918 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.746     1.664    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y58                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.310     1.354    
    SLICE_X46Y58         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     1.651    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.118ns (31.250%)  route 0.260ns (68.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.546     1.341    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X46Y56                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDCE (Prop_fdce_C_Q)         0.118     1.459 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.260     1.718    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X46Y58         RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.888     0.888    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.918 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.746     1.664    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y58                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.310     1.354    
    SLICE_X46Y58         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     1.651    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.118ns (31.250%)  route 0.260ns (68.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.546     1.341    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X46Y56                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDCE (Prop_fdce_C_Q)         0.118     1.459 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.260     1.718    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X46Y58         RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.888     0.888    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.918 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.746     1.664    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y58                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.310     1.354    
    SLICE_X46Y58         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     1.651    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.118ns (31.250%)  route 0.260ns (68.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.546     1.341    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X46Y56                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDCE (Prop_fdce_C_Q)         0.118     1.459 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.260     1.718    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X46Y58         RAMS32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.888     0.888    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.918 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.746     1.664    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y58                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD/CLK
                         clock pessimism             -0.310     1.354    
    SLICE_X46Y58         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.297     1.651    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.118ns (31.250%)  route 0.260ns (68.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.546     1.341    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X46Y56                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDCE (Prop_fdce_C_Q)         0.118     1.459 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.260     1.718    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X46Y58         RAMS32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.888     0.888    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.918 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.746     1.664    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y58                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
                         clock pessimism             -0.310     1.354    
    SLICE_X46Y58         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.297     1.651    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
Waveform:           { 0 15 }
Period:             30.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location       Pin                                                                                                                                                                                             
Min Period        n/a     BUFG/I      n/a            1.600     30.000  28.400  BUFGCTRL_X0Y4  dbg_hub/inst/u_bufg_icon/I                                                                                                                                                                      
Min Period        n/a     FDRE/C      n/a            0.750     30.000  29.250  SLICE_X42Y67   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C                                                                                                                           
Min Period        n/a     FDRE/C      n/a            0.750     30.000  29.250  SLICE_X47Y67   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C                                                                                                                           
Min Period        n/a     FDRE/C      n/a            0.750     30.000  29.250  SLICE_X49Y68   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/C                                                                                                                                  
Min Period        n/a     FDRE/C      n/a            0.750     30.000  29.250  SLICE_X48Y68   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C                                                                                                                           
Min Period        n/a     FDCE/C      n/a            0.750     30.000  29.250  SLICE_X50Y67   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C                                                                                                                           
Min Period        n/a     FDCE/C      n/a            0.750     30.000  29.250  SLICE_X50Y66   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C                                                                                                                          
Min Period        n/a     FDCE/C      n/a            0.750     30.000  29.250  SLICE_X50Y65   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C                                                                                                                          
Min Period        n/a     FDCE/C      n/a            0.750     30.000  29.250  SLICE_X50Y65   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C                                                                                                                          
Min Period        n/a     FDCE/C      n/a            0.750     30.000  29.250  SLICE_X50Y65   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C                                                                                                                          
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X46Y57   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK       
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X46Y57   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK    
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X46Y57   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK       
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X46Y57   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK    
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X46Y57   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK       
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X46Y57   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK    
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.910     15.000  14.090  SLICE_X46Y57   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK       
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.910     15.000  14.090  SLICE_X46Y57   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK    
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X46Y58   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK      
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X46Y58   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK   
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X46Y57   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK       
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X46Y57   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK    
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X46Y57   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK       
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X46Y57   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK    
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X46Y57   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK       
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X46Y57   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK    
High Pulse Width  Fast    RAMS32/CLK  n/a            0.910     15.000  14.090  SLICE_X46Y57   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK       
High Pulse Width  Fast    RAMS32/CLK  n/a            0.910     15.000  14.090  SLICE_X46Y57   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK    
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X48Y58   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK     
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X48Y58   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK  



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       58.868ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.407ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.868ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.322ns (30.303%)  route 0.741ns (69.697%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.870ns = ( 62.870 - 60.000 ) 
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.735     1.735    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     1.855 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.381     3.236    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X55Y68                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDCE (Prop_fdce_C_Q)         0.269     3.505 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.468     3.972    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X54Y68         LUT1 (Prop_lut1_I0_O)        0.053     4.025 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.273     4.298    dbg_hub/inst/U_ICON/n_0_U_SYNC
    SLICE_X55Y68         FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.486    61.486    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    61.599 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.271    62.870    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X55Y68                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.366    63.236    
                         clock uncertainty           -0.035    63.200    
    SLICE_X55Y68         FDCE (Setup_fdce_C_D)       -0.034    63.166    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         63.166    
                         arrival time                          -4.298    
  -------------------------------------------------------------------
                         slack                                 58.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.128ns (28.660%)  route 0.319ns (71.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.699ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.806     0.806    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.832 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.536     1.368    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X55Y68                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDCE (Prop_fdce_C_Q)         0.100     1.468 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.202     1.669    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X54Y68         LUT1 (Prop_lut1_I0_O)        0.028     1.697 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.117     1.814    dbg_hub/inst/U_ICON/n_0_U_SYNC
    SLICE_X55Y68         FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.934     0.934    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.964 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.735     1.699    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X55Y68                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.331     1.368    
    SLICE_X55Y68         FDCE (Hold_fdce_C_D)         0.040     1.408    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.407    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
Waveform:           { 0 30 }
Period:             60.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location       Pin                                  
Min Period        n/a     BUFG/I   n/a            1.600     60.000  58.400  BUFGCTRL_X0Y5  dbg_hub/inst/u_bufg_icon_update/I    
Min Period        n/a     FDCE/C   n/a            0.700     60.000  59.300  SLICE_X55Y68   dbg_hub/inst/U_ICON/iDATA_CMD_reg/C  
Low Pulse Width   Slow    FDCE/C   n/a            0.350     30.000  29.650  SLICE_X55Y68   dbg_hub/inst/U_ICON/iDATA_CMD_reg/C  
Low Pulse Width   Fast    FDCE/C   n/a            0.350     30.000  29.650  SLICE_X55Y68   dbg_hub/inst/U_ICON/iDATA_CMD_reg/C  
High Pulse Width  Slow    FDCE/C   n/a            0.350     30.000  29.650  SLICE_X55Y68   dbg_hub/inst/U_ICON/iDATA_CMD_reg/C  
High Pulse Width  Fast    FDCE/C   n/a            0.350     30.000  29.650  SLICE_X55Y68   dbg_hub/inst/U_ICON/iDATA_CMD_reg/C  



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       19.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform:           { 0 10.3095 }
Period:             20.619
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type  Corner  Lib Pin           Reference Pin  Required  Actual  Slack   Location        Pin                                              
Min Period  n/a     PLLE2_ADV/CLKIN1  n/a            1.249     20.619  19.370  PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1  
Max Period  n/a     PLLE2_ADV/CLKIN1  n/a            52.633    20.619  32.014  PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.338ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Destination:            design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_linebuffer1b_V_42_loc_1_reg_11031pp0_it4_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.997ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.997ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.187ns  (logic 0.687ns (9.559%)  route 6.500ns (90.441%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.289ns = ( 11.286 - 9.997 ) 
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        1.385     1.385    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/ACLK
    SLICE_X35Y69                                                      r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.269     1.654 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[1]/Q
                         net (fo=15, routed)          0.919     2.573    design_1_i/hls_synchr_strm_0/inst/hls_synchr_strm_Block_proc_U0/src_V_V_TVALID
    SLICE_X29Y66         LUT4 (Prop_lut4_I1_O)        0.063     2.636 r  design_1_i/hls_synchr_strm_0/inst/hls_synchr_strm_Block_proc_U0/dst_V_V_TVALID_INST_0/O
                         net (fo=5, routed)           0.564     3.200    design_1_i/hls_threshold_0/inst/hls_threshold_Block_crit_edge_i_04_proc_U0/src_V_V_TVALID
    SLICE_X33Y66         LUT2 (Prop_lut2_I0_O)        0.186     3.386 r  design_1_i/hls_threshold_0/inst/hls_threshold_Block_crit_edge_i_04_proc_U0/dst_V_V_TVALID_INST_0/O
                         net (fo=237, routed)         3.914     7.301    design_1_i/hls_cropping_strm_0/inst/src_V_V_TVALID
    SLICE_X85Y98         LUT2 (Prop_lut2_I1_O)        0.169     7.470 r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_linebuffer1b_V_42_loc_1_reg_11031pp0_it4[15]_i_1/O
                         net (fo=16, routed)          1.102     8.572    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_linebuffer1b_V_42_loc_1_reg_11031pp0_it4[15]_i_1
    SLICE_X79Y88         FDRE                                         r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_linebuffer1b_V_42_loc_1_reg_11031pp0_it4_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.997     9.997 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     9.997 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    11.667    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.973 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911     9.884    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     9.997 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        1.289    11.286    design_1_i/hls_cropping_strm_0/inst/ap_clk
    SLICE_X79Y88                                                      r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_linebuffer1b_V_42_loc_1_reg_11031pp0_it4_reg[14]/C
                         clock pessimism              0.010    11.296    
                         clock uncertainty           -0.142    11.154    
    SLICE_X79Y88         FDRE (Setup_fdre_C_CE)      -0.244    10.910    design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_linebuffer1b_V_42_loc_1_reg_11031pp0_it4_reg[14]
  -------------------------------------------------------------------
                         required time                         10.910    
                         arrival time                          -8.572    
  -------------------------------------------------------------------
                         slack                                  2.338    

Slack (MET) :             2.338ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Destination:            design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_linebuffer1b_V_42_loc_1_reg_11031pp0_it4_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.997ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.997ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.187ns  (logic 0.687ns (9.559%)  route 6.500ns (90.441%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.289ns = ( 11.286 - 9.997 ) 
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        1.385     1.385    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/ACLK
    SLICE_X35Y69                                                      r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.269     1.654 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[1]/Q
                         net (fo=15, routed)          0.919     2.573    design_1_i/hls_synchr_strm_0/inst/hls_synchr_strm_Block_proc_U0/src_V_V_TVALID
    SLICE_X29Y66         LUT4 (Prop_lut4_I1_O)        0.063     2.636 r  design_1_i/hls_synchr_strm_0/inst/hls_synchr_strm_Block_proc_U0/dst_V_V_TVALID_INST_0/O
                         net (fo=5, routed)           0.564     3.200    design_1_i/hls_threshold_0/inst/hls_threshold_Block_crit_edge_i_04_proc_U0/src_V_V_TVALID
    SLICE_X33Y66         LUT2 (Prop_lut2_I0_O)        0.186     3.386 r  design_1_i/hls_threshold_0/inst/hls_threshold_Block_crit_edge_i_04_proc_U0/dst_V_V_TVALID_INST_0/O
                         net (fo=237, routed)         3.914     7.301    design_1_i/hls_cropping_strm_0/inst/src_V_V_TVALID
    SLICE_X85Y98         LUT2 (Prop_lut2_I1_O)        0.169     7.470 r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_linebuffer1b_V_42_loc_1_reg_11031pp0_it4[15]_i_1/O
                         net (fo=16, routed)          1.102     8.572    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_linebuffer1b_V_42_loc_1_reg_11031pp0_it4[15]_i_1
    SLICE_X79Y88         FDRE                                         r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_linebuffer1b_V_42_loc_1_reg_11031pp0_it4_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.997     9.997 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     9.997 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    11.667    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.973 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911     9.884    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     9.997 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        1.289    11.286    design_1_i/hls_cropping_strm_0/inst/ap_clk
    SLICE_X79Y88                                                      r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_linebuffer1b_V_42_loc_1_reg_11031pp0_it4_reg[4]/C
                         clock pessimism              0.010    11.296    
                         clock uncertainty           -0.142    11.154    
    SLICE_X79Y88         FDRE (Setup_fdre_C_CE)      -0.244    10.910    design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_linebuffer1b_V_42_loc_1_reg_11031pp0_it4_reg[4]
  -------------------------------------------------------------------
                         required time                         10.910    
                         arrival time                          -8.572    
  -------------------------------------------------------------------
                         slack                                  2.338    

Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 design_1_i/hls_cropping_strm_0/inst/tmp_17_reg_32634_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Destination:            design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_21_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.997ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.997ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.418ns  (logic 0.761ns (10.259%)  route 6.657ns (89.741%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 11.303 - 9.997 ) 
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        1.381     1.381    design_1_i/hls_cropping_strm_0/inst/ap_clk
    SLICE_X55Y81                                                      r  design_1_i/hls_cropping_strm_0/inst/tmp_17_reg_32634_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDRE (Prop_fdre_C_Q)         0.269     1.650 r  design_1_i/hls_cropping_strm_0/inst/tmp_17_reg_32634_reg[0]/Q
                         net (fo=545, routed)         2.269     3.919    design_1_i/hls_cropping_strm_0/inst/n_0_tmp_17_reg_32634_reg[0]
    SLICE_X30Y112        LUT6 (Prop_lut6_I4_O)        0.053     3.972 r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_0[15]_i_25/O
                         net (fo=1, routed)           0.618     4.590    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer2b_V_0[15]_i_25
    SLICE_X30Y106        LUT6 (Prop_lut6_I3_O)        0.053     4.643 f  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_0[15]_i_17/O
                         net (fo=1, routed)           0.700     5.343    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer2b_V_0[15]_i_17
    SLICE_X37Y100        LUT6 (Prop_lut6_I5_O)        0.053     5.396 r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_0[15]_i_11/O
                         net (fo=1, routed)           0.000     5.396    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer2b_V_0[15]_i_11
    SLICE_X37Y100        MUXF7 (Prop_muxf7_I0_O)      0.127     5.523 r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_0_reg[15]_i_9/O
                         net (fo=1, routed)           0.395     5.918    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer2b_V_0_reg[15]_i_9
    SLICE_X38Y99         LUT5 (Prop_lut5_I4_O)        0.153     6.071 r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_0[15]_i_6/O
                         net (fo=61, routed)          0.942     7.013    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer2b_V_0[15]_i_6
    SLICE_X48Y89         LUT4 (Prop_lut4_I3_O)        0.053     7.066 r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_0[15]_i_2/O
                         net (fo=60, routed)          1.733     8.799    design_1_i/hls_cropping_strm_0/inst/p_Result_s_fu_32081_p2[15]
    SLICE_X30Y111        FDRE                                         r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_21_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.997     9.997 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     9.997 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    11.667    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.973 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911     9.884    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     9.997 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        1.306    11.303    design_1_i/hls_cropping_strm_0/inst/ap_clk
    SLICE_X30Y111                                                     r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_21_reg[15]/C
                         clock pessimism              0.000    11.303    
                         clock uncertainty           -0.142    11.161    
    SLICE_X30Y111        FDRE (Setup_fdre_C_D)       -0.009    11.152    design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_21_reg[15]
  -------------------------------------------------------------------
                         required time                         11.152    
                         arrival time                          -8.799    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.383ns  (required time - arrival time)
  Source:                 design_1_i/hls_cropping_strm_0/inst/tmp_17_reg_32634_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Destination:            design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_37_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.997ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.997ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.487ns  (logic 1.004ns (13.410%)  route 6.483ns (86.590%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.348ns = ( 11.345 - 9.997 ) 
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        1.381     1.381    design_1_i/hls_cropping_strm_0/inst/ap_clk
    SLICE_X55Y81                                                      r  design_1_i/hls_cropping_strm_0/inst/tmp_17_reg_32634_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDRE (Prop_fdre_C_Q)         0.269     1.650 r  design_1_i/hls_cropping_strm_0/inst/tmp_17_reg_32634_reg[0]/Q
                         net (fo=545, routed)         2.876     4.526    design_1_i/hls_cropping_strm_0/inst/n_0_tmp_17_reg_32634_reg[0]
    SLICE_X20Y94         LUT6 (Prop_lut6_I4_O)        0.053     4.579 r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_0[1]_i_24/O
                         net (fo=1, routed)           0.000     4.579    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer2b_V_0[1]_i_24
    SLICE_X20Y94         MUXF7 (Prop_muxf7_I0_O)      0.136     4.715 r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_0_reg[1]_i_14/O
                         net (fo=1, routed)           0.000     4.715    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer2b_V_0_reg[1]_i_14
    SLICE_X20Y94         MUXF8 (Prop_muxf8_I0_O)      0.057     4.772 r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_0_reg[1]_i_7/O
                         net (fo=1, routed)           1.022     5.794    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer2b_V_0_reg[1]_i_7
    SLICE_X33Y97         LUT6 (Prop_lut6_I0_O)        0.156     5.950 r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_0[1]_i_5/O
                         net (fo=1, routed)           0.000     5.950    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer2b_V_0[1]_i_5
    SLICE_X33Y97         MUXF7 (Prop_muxf7_I0_O)      0.127     6.077 r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_0_reg[1]_i_4/O
                         net (fo=1, routed)           0.530     6.607    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer2b_V_0_reg[1]_i_4
    SLICE_X37Y95         LUT6 (Prop_lut6_I2_O)        0.153     6.760 r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_0[1]_i_3/O
                         net (fo=60, routed)          0.511     7.271    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer2b_V_0[1]_i_3
    SLICE_X37Y94         LUT3 (Prop_lut3_I2_O)        0.053     7.324 r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_0[1]_i_1/O
                         net (fo=60, routed)          1.544     8.868    design_1_i/hls_cropping_strm_0/inst/p_Result_s_fu_32081_p2[1]
    SLICE_X19Y90         FDRE                                         r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_37_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.997     9.997 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     9.997 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    11.667    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.973 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911     9.884    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     9.997 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        1.348    11.345    design_1_i/hls_cropping_strm_0/inst/ap_clk
    SLICE_X19Y90                                                      r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_37_reg[1]/C
                         clock pessimism              0.082    11.427    
                         clock uncertainty           -0.142    11.285    
    SLICE_X19Y90         FDRE (Setup_fdre_C_D)       -0.034    11.251    design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_37_reg[1]
  -------------------------------------------------------------------
                         required time                         11.251    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                  2.383    

Slack (MET) :             2.387ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Destination:            design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_linebuffer1b_V_39_loc_1_reg_10296pp0_it4_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.997ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.997ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.160ns  (logic 0.687ns (9.595%)  route 6.473ns (90.405%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.286ns = ( 11.283 - 9.997 ) 
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        1.385     1.385    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/ACLK
    SLICE_X35Y69                                                      r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.269     1.654 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[1]/Q
                         net (fo=15, routed)          0.919     2.573    design_1_i/hls_synchr_strm_0/inst/hls_synchr_strm_Block_proc_U0/src_V_V_TVALID
    SLICE_X29Y66         LUT4 (Prop_lut4_I1_O)        0.063     2.636 r  design_1_i/hls_synchr_strm_0/inst/hls_synchr_strm_Block_proc_U0/dst_V_V_TVALID_INST_0/O
                         net (fo=5, routed)           0.564     3.200    design_1_i/hls_threshold_0/inst/hls_threshold_Block_crit_edge_i_04_proc_U0/src_V_V_TVALID
    SLICE_X33Y66         LUT2 (Prop_lut2_I0_O)        0.186     3.386 r  design_1_i/hls_threshold_0/inst/hls_threshold_Block_crit_edge_i_04_proc_U0/dst_V_V_TVALID_INST_0/O
                         net (fo=237, routed)         3.753     7.139    design_1_i/hls_cropping_strm_0/inst/src_V_V_TVALID
    SLICE_X84Y101        LUT2 (Prop_lut2_I1_O)        0.169     7.308 r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_linebuffer1b_V_39_loc_1_reg_10296pp0_it4[15]_i_1/O
                         net (fo=16, routed)          1.237     8.545    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_linebuffer1b_V_39_loc_1_reg_10296pp0_it4[15]_i_1
    SLICE_X70Y94         FDRE                                         r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_linebuffer1b_V_39_loc_1_reg_10296pp0_it4_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.997     9.997 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     9.997 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    11.667    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.973 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911     9.884    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     9.997 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        1.286    11.283    design_1_i/hls_cropping_strm_0/inst/ap_clk
    SLICE_X70Y94                                                      r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_linebuffer1b_V_39_loc_1_reg_10296pp0_it4_reg[4]/C
                         clock pessimism              0.010    11.293    
                         clock uncertainty           -0.142    11.151    
    SLICE_X70Y94         FDRE (Setup_fdre_C_CE)      -0.219    10.932    design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_linebuffer1b_V_39_loc_1_reg_10296pp0_it4_reg[4]
  -------------------------------------------------------------------
                         required time                         10.932    
                         arrival time                          -8.545    
  -------------------------------------------------------------------
                         slack                                  2.387    

Slack (MET) :             2.437ns  (required time - arrival time)
  Source:                 design_1_i/hls_cropping_strm_0/inst/tmp_17_reg_32634_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Destination:            design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_20_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.997ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.997ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.296ns  (logic 0.761ns (10.431%)  route 6.535ns (89.569%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 11.301 - 9.997 ) 
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        1.381     1.381    design_1_i/hls_cropping_strm_0/inst/ap_clk
    SLICE_X55Y81                                                      r  design_1_i/hls_cropping_strm_0/inst/tmp_17_reg_32634_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDRE (Prop_fdre_C_Q)         0.269     1.650 r  design_1_i/hls_cropping_strm_0/inst/tmp_17_reg_32634_reg[0]/Q
                         net (fo=545, routed)         2.269     3.919    design_1_i/hls_cropping_strm_0/inst/n_0_tmp_17_reg_32634_reg[0]
    SLICE_X30Y112        LUT6 (Prop_lut6_I4_O)        0.053     3.972 r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_0[15]_i_25/O
                         net (fo=1, routed)           0.618     4.590    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer2b_V_0[15]_i_25
    SLICE_X30Y106        LUT6 (Prop_lut6_I3_O)        0.053     4.643 f  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_0[15]_i_17/O
                         net (fo=1, routed)           0.700     5.343    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer2b_V_0[15]_i_17
    SLICE_X37Y100        LUT6 (Prop_lut6_I5_O)        0.053     5.396 r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_0[15]_i_11/O
                         net (fo=1, routed)           0.000     5.396    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer2b_V_0[15]_i_11
    SLICE_X37Y100        MUXF7 (Prop_muxf7_I0_O)      0.127     5.523 r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_0_reg[15]_i_9/O
                         net (fo=1, routed)           0.395     5.918    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer2b_V_0_reg[15]_i_9
    SLICE_X38Y99         LUT5 (Prop_lut5_I4_O)        0.153     6.071 r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_0[15]_i_6/O
                         net (fo=61, routed)          0.942     7.013    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer2b_V_0[15]_i_6
    SLICE_X48Y89         LUT4 (Prop_lut4_I3_O)        0.053     7.066 r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_0[15]_i_2/O
                         net (fo=60, routed)          1.611     8.677    design_1_i/hls_cropping_strm_0/inst/p_Result_s_fu_32081_p2[15]
    SLICE_X31Y113        FDRE                                         r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_20_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.997     9.997 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     9.997 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    11.667    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.973 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911     9.884    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     9.997 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        1.304    11.301    design_1_i/hls_cropping_strm_0/inst/ap_clk
    SLICE_X31Y113                                                     r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_20_reg[15]/C
                         clock pessimism              0.000    11.301    
                         clock uncertainty           -0.142    11.159    
    SLICE_X31Y113        FDRE (Setup_fdre_C_D)       -0.045    11.114    design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_20_reg[15]
  -------------------------------------------------------------------
                         required time                         11.114    
                         arrival time                          -8.677    
  -------------------------------------------------------------------
                         slack                                  2.437    

Slack (MET) :             2.448ns  (required time - arrival time)
  Source:                 design_1_i/hls_cropping_strm_0/inst/tmp_17_reg_32634_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Destination:            design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_38_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.997ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.997ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.421ns  (logic 1.004ns (13.529%)  route 6.417ns (86.471%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.347ns = ( 11.344 - 9.997 ) 
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        1.381     1.381    design_1_i/hls_cropping_strm_0/inst/ap_clk
    SLICE_X55Y81                                                      r  design_1_i/hls_cropping_strm_0/inst/tmp_17_reg_32634_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDRE (Prop_fdre_C_Q)         0.269     1.650 r  design_1_i/hls_cropping_strm_0/inst/tmp_17_reg_32634_reg[0]/Q
                         net (fo=545, routed)         2.876     4.526    design_1_i/hls_cropping_strm_0/inst/n_0_tmp_17_reg_32634_reg[0]
    SLICE_X20Y94         LUT6 (Prop_lut6_I4_O)        0.053     4.579 r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_0[1]_i_24/O
                         net (fo=1, routed)           0.000     4.579    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer2b_V_0[1]_i_24
    SLICE_X20Y94         MUXF7 (Prop_muxf7_I0_O)      0.136     4.715 r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_0_reg[1]_i_14/O
                         net (fo=1, routed)           0.000     4.715    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer2b_V_0_reg[1]_i_14
    SLICE_X20Y94         MUXF8 (Prop_muxf8_I0_O)      0.057     4.772 r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_0_reg[1]_i_7/O
                         net (fo=1, routed)           1.022     5.794    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer2b_V_0_reg[1]_i_7
    SLICE_X33Y97         LUT6 (Prop_lut6_I0_O)        0.156     5.950 r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_0[1]_i_5/O
                         net (fo=1, routed)           0.000     5.950    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer2b_V_0[1]_i_5
    SLICE_X33Y97         MUXF7 (Prop_muxf7_I0_O)      0.127     6.077 r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_0_reg[1]_i_4/O
                         net (fo=1, routed)           0.530     6.607    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer2b_V_0_reg[1]_i_4
    SLICE_X37Y95         LUT6 (Prop_lut6_I2_O)        0.153     6.760 r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_0[1]_i_3/O
                         net (fo=60, routed)          0.511     7.271    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer2b_V_0[1]_i_3
    SLICE_X37Y94         LUT3 (Prop_lut3_I2_O)        0.053     7.324 r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_0[1]_i_1/O
                         net (fo=60, routed)          1.479     8.802    design_1_i/hls_cropping_strm_0/inst/p_Result_s_fu_32081_p2[1]
    SLICE_X19Y88         FDRE                                         r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_38_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.997     9.997 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     9.997 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    11.667    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.973 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911     9.884    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     9.997 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        1.347    11.344    design_1_i/hls_cropping_strm_0/inst/ap_clk
    SLICE_X19Y88                                                      r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_38_reg[1]/C
                         clock pessimism              0.082    11.426    
                         clock uncertainty           -0.142    11.284    
    SLICE_X19Y88         FDRE (Setup_fdre_C_D)       -0.034    11.250    design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_38_reg[1]
  -------------------------------------------------------------------
                         required time                         11.250    
                         arrival time                          -8.802    
  -------------------------------------------------------------------
                         slack                                  2.448    

Slack (MET) :             2.457ns  (required time - arrival time)
  Source:                 design_1_i/hls_cropping_strm_0/inst/tmp_17_reg_32634_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Destination:            design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_22_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.997ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.997ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.303ns  (logic 0.761ns (10.420%)  route 6.542ns (89.580%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 11.301 - 9.997 ) 
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        1.381     1.381    design_1_i/hls_cropping_strm_0/inst/ap_clk
    SLICE_X55Y81                                                      r  design_1_i/hls_cropping_strm_0/inst/tmp_17_reg_32634_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDRE (Prop_fdre_C_Q)         0.269     1.650 r  design_1_i/hls_cropping_strm_0/inst/tmp_17_reg_32634_reg[0]/Q
                         net (fo=545, routed)         2.269     3.919    design_1_i/hls_cropping_strm_0/inst/n_0_tmp_17_reg_32634_reg[0]
    SLICE_X30Y112        LUT6 (Prop_lut6_I4_O)        0.053     3.972 r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_0[15]_i_25/O
                         net (fo=1, routed)           0.618     4.590    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer2b_V_0[15]_i_25
    SLICE_X30Y106        LUT6 (Prop_lut6_I3_O)        0.053     4.643 f  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_0[15]_i_17/O
                         net (fo=1, routed)           0.700     5.343    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer2b_V_0[15]_i_17
    SLICE_X37Y100        LUT6 (Prop_lut6_I5_O)        0.053     5.396 r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_0[15]_i_11/O
                         net (fo=1, routed)           0.000     5.396    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer2b_V_0[15]_i_11
    SLICE_X37Y100        MUXF7 (Prop_muxf7_I0_O)      0.127     5.523 r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_0_reg[15]_i_9/O
                         net (fo=1, routed)           0.395     5.918    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer2b_V_0_reg[15]_i_9
    SLICE_X38Y99         LUT5 (Prop_lut5_I4_O)        0.153     6.071 r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_0[15]_i_6/O
                         net (fo=61, routed)          0.942     7.013    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer2b_V_0[15]_i_6
    SLICE_X48Y89         LUT4 (Prop_lut4_I3_O)        0.053     7.066 r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_0[15]_i_2/O
                         net (fo=60, routed)          1.618     8.684    design_1_i/hls_cropping_strm_0/inst/p_Result_s_fu_32081_p2[15]
    SLICE_X30Y114        FDRE                                         r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_22_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.997     9.997 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     9.997 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    11.667    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.973 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911     9.884    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     9.997 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        1.304    11.301    design_1_i/hls_cropping_strm_0/inst/ap_clk
    SLICE_X30Y114                                                     r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_22_reg[15]/C
                         clock pessimism              0.000    11.301    
                         clock uncertainty           -0.142    11.159    
    SLICE_X30Y114        FDRE (Setup_fdre_C_D)       -0.018    11.141    design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_22_reg[15]
  -------------------------------------------------------------------
                         required time                         11.141    
                         arrival time                          -8.684    
  -------------------------------------------------------------------
                         slack                                  2.457    

Slack (MET) :             2.458ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Destination:            design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_linebuffer1b_V_47_loc_1_reg_12256pp0_it4_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.997ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.997ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.068ns  (logic 0.687ns (9.720%)  route 6.381ns (90.280%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 11.287 - 9.997 ) 
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        1.385     1.385    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/ACLK
    SLICE_X35Y69                                                      r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.269     1.654 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[1]/Q
                         net (fo=15, routed)          0.919     2.573    design_1_i/hls_synchr_strm_0/inst/hls_synchr_strm_Block_proc_U0/src_V_V_TVALID
    SLICE_X29Y66         LUT4 (Prop_lut4_I1_O)        0.063     2.636 r  design_1_i/hls_synchr_strm_0/inst/hls_synchr_strm_Block_proc_U0/dst_V_V_TVALID_INST_0/O
                         net (fo=5, routed)           0.564     3.200    design_1_i/hls_threshold_0/inst/hls_threshold_Block_crit_edge_i_04_proc_U0/src_V_V_TVALID
    SLICE_X33Y66         LUT2 (Prop_lut2_I0_O)        0.186     3.386 r  design_1_i/hls_threshold_0/inst/hls_threshold_Block_crit_edge_i_04_proc_U0/dst_V_V_TVALID_INST_0/O
                         net (fo=237, routed)         3.938     7.324    design_1_i/hls_cropping_strm_0/inst/src_V_V_TVALID
    SLICE_X87Y92         LUT2 (Prop_lut2_I1_O)        0.169     7.493 r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_linebuffer1b_V_47_loc_1_reg_12256pp0_it4[15]_i_1/O
                         net (fo=16, routed)          0.959     8.453    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_linebuffer1b_V_47_loc_1_reg_12256pp0_it4[15]_i_1
    SLICE_X72Y91         FDRE                                         r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_linebuffer1b_V_47_loc_1_reg_12256pp0_it4_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.997     9.997 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     9.997 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    11.667    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.973 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911     9.884    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     9.997 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        1.290    11.287    design_1_i/hls_cropping_strm_0/inst/ap_clk
    SLICE_X72Y91                                                      r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_linebuffer1b_V_47_loc_1_reg_12256pp0_it4_reg[10]/C
                         clock pessimism              0.010    11.297    
                         clock uncertainty           -0.142    11.155    
    SLICE_X72Y91         FDRE (Setup_fdre_C_CE)      -0.244    10.911    design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_linebuffer1b_V_47_loc_1_reg_12256pp0_it4_reg[10]
  -------------------------------------------------------------------
                         required time                         10.911    
                         arrival time                          -8.453    
  -------------------------------------------------------------------
                         slack                                  2.458    

Slack (MET) :             2.458ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Destination:            design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_linebuffer1b_V_47_loc_1_reg_12256pp0_it4_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.997ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.997ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.068ns  (logic 0.687ns (9.720%)  route 6.381ns (90.280%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 11.287 - 9.997 ) 
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        1.385     1.385    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/ACLK
    SLICE_X35Y69                                                      r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.269     1.654 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/state_reg[1]/Q
                         net (fo=15, routed)          0.919     2.573    design_1_i/hls_synchr_strm_0/inst/hls_synchr_strm_Block_proc_U0/src_V_V_TVALID
    SLICE_X29Y66         LUT4 (Prop_lut4_I1_O)        0.063     2.636 r  design_1_i/hls_synchr_strm_0/inst/hls_synchr_strm_Block_proc_U0/dst_V_V_TVALID_INST_0/O
                         net (fo=5, routed)           0.564     3.200    design_1_i/hls_threshold_0/inst/hls_threshold_Block_crit_edge_i_04_proc_U0/src_V_V_TVALID
    SLICE_X33Y66         LUT2 (Prop_lut2_I0_O)        0.186     3.386 r  design_1_i/hls_threshold_0/inst/hls_threshold_Block_crit_edge_i_04_proc_U0/dst_V_V_TVALID_INST_0/O
                         net (fo=237, routed)         3.938     7.324    design_1_i/hls_cropping_strm_0/inst/src_V_V_TVALID
    SLICE_X87Y92         LUT2 (Prop_lut2_I1_O)        0.169     7.493 r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_linebuffer1b_V_47_loc_1_reg_12256pp0_it4[15]_i_1/O
                         net (fo=16, routed)          0.959     8.453    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_linebuffer1b_V_47_loc_1_reg_12256pp0_it4[15]_i_1
    SLICE_X72Y91         FDRE                                         r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_linebuffer1b_V_47_loc_1_reg_12256pp0_it4_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.997     9.997 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     9.997 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    11.667    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.973 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911     9.884    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     9.997 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        1.290    11.287    design_1_i/hls_cropping_strm_0/inst/ap_clk
    SLICE_X72Y91                                                      r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_linebuffer1b_V_47_loc_1_reg_12256pp0_it4_reg[7]/C
                         clock pessimism              0.010    11.297    
                         clock uncertainty           -0.142    11.155    
    SLICE_X72Y91         FDRE (Setup_fdre_C_CE)      -0.244    10.911    design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_linebuffer1b_V_47_loc_1_reg_12256pp0_it4_reg[7]
  -------------------------------------------------------------------
                         required time                         10.911    
                         arrival time                          -8.453    
  -------------------------------------------------------------------
                         slack                                  2.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_linebuffer2b_V_1_loc_1_reg_15687pp0_it4_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Destination:            design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_1_loc_1_reg_15687_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.483%)  route 0.147ns (59.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        0.547     0.547    design_1_i/hls_cropping_strm_0/inst/ap_clk
    SLICE_X44Y98                                                      r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_linebuffer2b_V_1_loc_1_reg_15687pp0_it4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_fdre_C_Q)         0.100     0.647 r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_linebuffer2b_V_1_loc_1_reg_15687pp0_it4_reg[9]/Q
                         net (fo=1, routed)           0.147     0.794    design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_linebuffer2b_V_1_loc_1_reg_15687pp0_it4[9]
    SLICE_X45Y100        FDRE                                         r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_1_loc_1_reg_15687_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        0.739     0.739    design_1_i/hls_cropping_strm_0/inst/ap_clk
    SLICE_X45Y100                                                     r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_1_loc_1_reg_15687_reg[9]/C
                         clock pessimism              0.000     0.739    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.032     0.771    design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_1_loc_1_reg_15687_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_linebuffer2b_V_26_loc_1_reg_21837pp0_it4_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Destination:            design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_26_loc_1_reg_21837_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.100ns (33.171%)  route 0.201ns (66.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.779ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        0.553     0.553    design_1_i/hls_cropping_strm_0/inst/ap_clk
    SLICE_X27Y101                                                     r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_linebuffer2b_V_26_loc_1_reg_21837pp0_it4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.100     0.653 r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_linebuffer2b_V_26_loc_1_reg_21837pp0_it4_reg[9]/Q
                         net (fo=1, routed)           0.201     0.854    design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_linebuffer2b_V_26_loc_1_reg_21837pp0_it4[9]
    SLICE_X31Y99         FDRE                                         r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_26_loc_1_reg_21837_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        0.779     0.779    design_1_i/hls_cropping_strm_0/inst/ap_clk
    SLICE_X31Y99                                                      r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_26_loc_1_reg_21837_reg[9]/C
                         clock pessimism              0.000     0.779    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.047     0.826    design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_26_loc_1_reg_21837_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/parallel_dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/parallel_dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.100ns (29.242%)  route 0.242ns (70.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        0.579     0.579    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/s_dclk_i
    SLICE_X31Y52                                                      r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/parallel_dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.100     0.679 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/parallel_dout_reg[10]/Q
                         net (fo=2, routed)           0.242     0.921    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/s_do_o[10]
    SLICE_X28Y48         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/parallel_dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        0.851     0.851    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/s_dclk_i
    SLICE_X28Y48                                                      r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/parallel_dout_reg[9]/C
                         clock pessimism             -0.008     0.843    
    SLICE_X28Y48         FDRE (Hold_fdre_C_D)         0.047     0.890    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/parallel_dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.118ns (50.057%)  route 0.118ns (49.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        0.580     0.580    design_1_i/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X22Y57                                                      r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y57         FDRE (Prop_fdre_C_Q)         0.118     0.698 r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][0]/Q
                         net (fo=1, routed)           0.118     0.816    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DINA[0]
    RAMB18_X1Y22         RAMB18E1                                     r  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        0.816     0.816    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKA
    RAMB18_X1Y22                                                      r  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.188     0.628    
    RAMB18_X1Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.155     0.783    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           0.816    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.118ns (34.664%)  route 0.222ns (65.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        0.579     0.579    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/s_dclk_i
    SLICE_X26Y53                                                      r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y53         FDRE (Prop_fdre_C_Q)         0.118     0.697 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[4]/Q
                         net (fo=2, routed)           0.222     0.919    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/s_do_o[4]
    SLICE_X28Y49         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        0.851     0.851    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/s_dclk_i
    SLICE_X28Y49                                                      r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[3]/C
                         clock pessimism             -0.008     0.843    
    SLICE_X28Y49         FDRE (Hold_fdre_C_D)         0.043     0.886    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.107ns (51.730%)  route 0.100ns (48.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        0.580     0.580    design_1_i/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X22Y57                                                      r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y57         FDRE (Prop_fdre_C_Q)         0.107     0.687 r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][6]/Q
                         net (fo=1, routed)           0.100     0.787    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DINA[6]
    RAMB18_X1Y22         RAMB18E1                                     r  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        0.816     0.816    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKA
    RAMB18_X1Y22                                                      r  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.188     0.628    
    RAMB18_X1Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.119     0.747    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.118ns (48.803%)  route 0.124ns (51.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.778ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        0.546     0.546    design_1_i/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X32Y61                                                      r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDRE (Prop_fdre_C_Q)         0.118     0.664 r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][19]/Q
                         net (fo=1, routed)           0.124     0.788    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DINA[1]
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        0.778     0.778    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CLKA
    RAMB36_X2Y12                                                      r  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.187     0.591    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     0.746    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][84]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.107ns (51.481%)  route 0.101ns (48.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        0.577     0.577    design_1_i/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X22Y64                                                      r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y64         FDRE (Prop_fdre_C_Q)         0.107     0.684 r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][84]/Q
                         net (fo=1, routed)           0.101     0.785    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DINA[30]
    RAMB36_X1Y12         RAMB36E1                                     r  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        0.812     0.812    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CLKA
    RAMB36_X1Y12                                                      r  design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.188     0.624    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[27])
                                                      0.119     0.743    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/hls_cropping_strm_0/inst/linebuffer1b_V_20_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Destination:            design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_linebuffer1b_V_20_loc_1_reg_5641pp0_it4_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.128ns (36.950%)  route 0.218ns (63.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.743ns
    Source Clock Delay      (SCD):    0.527ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        0.527     0.527    design_1_i/hls_cropping_strm_0/inst/ap_clk
    SLICE_X59Y104                                                     r  design_1_i/hls_cropping_strm_0/inst/linebuffer1b_V_20_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y104        FDRE (Prop_fdre_C_Q)         0.100     0.627 r  design_1_i/hls_cropping_strm_0/inst/linebuffer1b_V_20_reg[9]/Q
                         net (fo=2, routed)           0.218     0.845    design_1_i/hls_cropping_strm_0/inst/linebuffer1b_V_20[9]
    SLICE_X58Y98         LUT4 (Prop_lut4_I3_O)        0.028     0.873 r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_linebuffer1b_V_20_loc_1_reg_5641pp0_it4[9]_i_1/O
                         net (fo=1, routed)           0.000     0.873    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_linebuffer1b_V_20_loc_1_reg_5641pp0_it4[9]_i_1
    SLICE_X58Y98         FDRE                                         r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_linebuffer1b_V_20_loc_1_reg_5641pp0_it4_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        0.743     0.743    design_1_i/hls_cropping_strm_0/inst/ap_clk
    SLICE_X58Y98                                                      r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_linebuffer1b_V_20_loc_1_reg_5641pp0_it4_reg[9]/C
                         clock pessimism              0.000     0.743    
    SLICE_X58Y98         FDRE (Hold_fdre_C_D)         0.087     0.830    design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_linebuffer1b_V_20_loc_1_reg_5641pp0_it4_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.091ns (32.422%)  route 0.190ns (67.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        0.580     0.580    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/s_dclk_i
    SLICE_X24Y50                                                      r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y50         FDRE (Prop_fdre_C_Q)         0.091     0.671 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_reg/Q
                         net (fo=33, routed)          0.190     0.861    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o
    SLICE_X25Y48         FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        0.853     0.853    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/s_dclk_i
    SLICE_X25Y48                                                      r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[0]/C
                         clock pessimism             -0.008     0.845    
    SLICE_X25Y48         FDRE (Hold_fdre_C_CE)       -0.028     0.817    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform:           { 0 4.99855 }
Period:             9.997
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location        Pin                                                                                                                                                                                                                                                       
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.495     9.997   7.502    RAMB18_X1Y22    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK  
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.495     9.997   7.502    RAMB18_X1Y22    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495     9.997   7.502    RAMB36_X2Y12    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495     9.997   7.502    RAMB36_X2Y12    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495     9.997   7.502    RAMB36_X1Y12    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495     9.997   7.502    RAMB36_X1Y12    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495     9.997   7.502    RAMB36_X2Y11    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495     9.997   7.502    RAMB36_X2Y11    design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183     9.997   7.814    RAMB36_X0Y15    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_0/CLKBWRCLK                                                                                                                            
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183     9.997   7.814    RAMB36_X0Y13    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_1/CLKBWRCLK                                                                                                                            
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000   9.997   150.003  PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0                                                                                                                                                                                                          
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910     4.999   4.089    SLICE_X42Y59    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK                                                                 
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910     4.999   4.089    SLICE_X42Y59    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK                                                              
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910     4.999   4.089    SLICE_X42Y59    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK                                                                 
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910     4.999   4.089    SLICE_X42Y59    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK                                                              
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910     4.999   4.089    SLICE_X42Y59    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK                                                                 
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910     4.999   4.089    SLICE_X42Y59    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK                                                              
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910     4.999   4.089    SLICE_X42Y59    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK                                                                 
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910     4.999   4.089    SLICE_X42Y59    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK                                                              
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910     4.999   4.089    SLICE_X42Y60    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK                                                               
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910     4.999   4.089    SLICE_X42Y60    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK                                                            
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910     4.999   4.089    SLICE_X42Y59    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK                                                                 
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910     4.999   4.089    SLICE_X42Y59    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK                                                              
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910     4.999   4.089    SLICE_X42Y59    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK                                                                 
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910     4.999   4.089    SLICE_X42Y59    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK                                                              
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910     4.999   4.089    SLICE_X42Y59    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK                                                                 
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910     4.999   4.089    SLICE_X42Y59    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK                                                              
High Pulse Width  Slow    RAMS32/CLK          n/a            0.910     4.999   4.089    SLICE_X42Y59    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK                                                                 
High Pulse Width  Slow    RAMS32/CLK          n/a            0.910     4.999   4.089    SLICE_X42Y59    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK                                                              
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910     4.999   4.089    SLICE_X42Y60    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK                                                               
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910     4.999   4.089    SLICE_X42Y60    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK                                                            



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.395ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform:           { 0 20.619 }
Period:             41.238
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location        Pin                                                
Min Period  n/a     BUFG/I              n/a            1.600     41.238  39.638   BUFGCTRL_X0Y6   design_1_i/clk_wiz_0/inst/clkf_buf/I               
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249     41.238  39.989   PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN   
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249     41.238  39.989   PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT  
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633    41.238  11.395   PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN   
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000   41.238  118.762  PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  refclkin_clk_p
  To Clock:  refclkin_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         refclkin_clk_p
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { refclkin_clk_p }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack  Location         Pin                                                                                        
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225     5.000   1.775  IDELAYCTRL_X0Y1  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/icontrol/REFCLK         
Min Period  n/a     BUFG/I             n/a            1.600     5.000   3.400  BUFGCTRL_X0Y2    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/I  
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264     5.000   0.264  IDELAYCTRL_X0Y1  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/icontrol/REFCLK         



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       57.861ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       30.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             57.861ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.322ns (24.284%)  route 1.004ns (75.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 32.802 - 30.000 ) 
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.735     1.735    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     1.855 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.381     3.236    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X55Y68                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDCE (Prop_fdce_C_Q)         0.269     3.505 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.468     3.972    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X54Y68         LUT1 (Prop_lut1_I0_O)        0.053     4.025 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.536     4.562    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X54Y68         FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.418    61.418    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    61.531 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.271    62.802    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X54Y68                                                      r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000    62.802    
                         clock uncertainty           -0.035    62.766    
    SLICE_X54Y68         FDRE (Setup_fdre_C_R)       -0.344    62.422    dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         62.422    
                         arrival time                          -4.562    
  -------------------------------------------------------------------
                         slack                                 57.861    

Slack (MET) :             57.861ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.322ns (24.284%)  route 1.004ns (75.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 32.802 - 30.000 ) 
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.735     1.735    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     1.855 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.381     3.236    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X55Y68                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDCE (Prop_fdce_C_Q)         0.269     3.505 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.468     3.972    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X54Y68         LUT1 (Prop_lut1_I0_O)        0.053     4.025 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.536     4.562    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X54Y68         FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.418    61.418    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    61.531 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.271    62.802    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X54Y68                                                      r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[0]/C
                         clock pessimism              0.000    62.802    
                         clock uncertainty           -0.035    62.766    
    SLICE_X54Y68         FDRE (Setup_fdre_C_R)       -0.344    62.422    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[0]
  -------------------------------------------------------------------
                         required time                         62.422    
                         arrival time                          -4.562    
  -------------------------------------------------------------------
                         slack                                 57.861    

Slack (MET) :             57.861ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.322ns (24.284%)  route 1.004ns (75.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 32.802 - 30.000 ) 
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.735     1.735    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     1.855 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.381     3.236    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X55Y68                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDCE (Prop_fdce_C_Q)         0.269     3.505 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.468     3.972    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X54Y68         LUT1 (Prop_lut1_I0_O)        0.053     4.025 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.536     4.562    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X54Y68         FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.418    61.418    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    61.531 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.271    62.802    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X54Y68                                                      r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism              0.000    62.802    
                         clock uncertainty           -0.035    62.766    
    SLICE_X54Y68         FDRE (Setup_fdre_C_R)       -0.344    62.422    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         62.422    
                         arrival time                          -4.562    
  -------------------------------------------------------------------
                         slack                                 57.861    

Slack (MET) :             57.978ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.322ns (27.148%)  route 0.864ns (72.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 32.803 - 30.000 ) 
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.735     1.735    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     1.855 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.381     3.236    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X55Y68                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDCE (Prop_fdce_C_Q)         0.269     3.505 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.468     3.972    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X54Y68         LUT1 (Prop_lut1_I0_O)        0.053     4.025 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.397     4.422    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X53Y68         FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.418    61.418    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    61.531 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.272    62.803    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X53Y68                                                      r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[3]/C
                         clock pessimism              0.000    62.803    
                         clock uncertainty           -0.035    62.767    
    SLICE_X53Y68         FDRE (Setup_fdre_C_R)       -0.367    62.400    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[3]
  -------------------------------------------------------------------
                         required time                         62.400    
                         arrival time                          -4.422    
  -------------------------------------------------------------------
                         slack                                 57.978    

Slack (MET) :             57.978ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.322ns (27.148%)  route 0.864ns (72.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 32.803 - 30.000 ) 
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.735     1.735    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     1.855 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.381     3.236    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X55Y68                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDCE (Prop_fdce_C_Q)         0.269     3.505 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.468     3.972    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X54Y68         LUT1 (Prop_lut1_I0_O)        0.053     4.025 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.397     4.422    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X53Y68         FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.418    61.418    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    61.531 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.272    62.803    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X53Y68                                                      r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[4]/C
                         clock pessimism              0.000    62.803    
                         clock uncertainty           -0.035    62.767    
    SLICE_X53Y68         FDRE (Setup_fdre_C_R)       -0.367    62.400    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[4]
  -------------------------------------------------------------------
                         required time                         62.400    
                         arrival time                          -4.422    
  -------------------------------------------------------------------
                         slack                                 57.978    

Slack (MET) :             57.978ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.322ns (27.148%)  route 0.864ns (72.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 32.803 - 30.000 ) 
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.735     1.735    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     1.855 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.381     3.236    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X55Y68                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDCE (Prop_fdce_C_Q)         0.269     3.505 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.468     3.972    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X54Y68         LUT1 (Prop_lut1_I0_O)        0.053     4.025 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.397     4.422    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X53Y68         FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.418    61.418    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    61.531 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.272    62.803    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X53Y68                                                      r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[5]/C
                         clock pessimism              0.000    62.803    
                         clock uncertainty           -0.035    62.767    
    SLICE_X53Y68         FDRE (Setup_fdre_C_R)       -0.367    62.400    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[5]
  -------------------------------------------------------------------
                         required time                         62.400    
                         arrival time                          -4.422    
  -------------------------------------------------------------------
                         slack                                 57.978    

Slack (MET) :             57.978ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.322ns (27.148%)  route 0.864ns (72.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 32.803 - 30.000 ) 
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.735     1.735    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     1.855 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.381     3.236    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X55Y68                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDCE (Prop_fdce_C_Q)         0.269     3.505 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.468     3.972    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X54Y68         LUT1 (Prop_lut1_I0_O)        0.053     4.025 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.397     4.422    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X53Y68         FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.418    61.418    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    61.531 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.272    62.803    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X53Y68                                                      r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[6]/C
                         clock pessimism              0.000    62.803    
                         clock uncertainty           -0.035    62.767    
    SLICE_X53Y68         FDRE (Setup_fdre_C_R)       -0.367    62.400    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[6]
  -------------------------------------------------------------------
                         required time                         62.400    
                         arrival time                          -4.422    
  -------------------------------------------------------------------
                         slack                                 57.978    

Slack (MET) :             58.001ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.322ns (27.148%)  route 0.864ns (72.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 32.803 - 30.000 ) 
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.735     1.735    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     1.855 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.381     3.236    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X55Y68                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDCE (Prop_fdce_C_Q)         0.269     3.505 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.468     3.972    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X54Y68         LUT1 (Prop_lut1_I0_O)        0.053     4.025 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.397     4.422    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X52Y68         FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.418    61.418    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    61.531 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.272    62.803    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X52Y68                                                      r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                         clock pessimism              0.000    62.803    
                         clock uncertainty           -0.035    62.767    
    SLICE_X52Y68         FDRE (Setup_fdre_C_R)       -0.344    62.423    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[2]
  -------------------------------------------------------------------
                         required time                         62.423    
                         arrival time                          -4.422    
  -------------------------------------------------------------------
                         slack                                 58.001    

Slack (MET) :             58.279ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.322ns (31.230%)  route 0.709ns (68.770%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 32.800 - 30.000 ) 
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.735     1.735    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     1.855 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.381     3.236    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X55Y68                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDCE (Prop_fdce_C_Q)         0.269     3.505 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.222     3.726    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X54Y68         LUT2 (Prop_lut2_I1_O)        0.053     3.779 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.487     4.267    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X54Y70         FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.418    61.418    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    61.531 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.269    62.800    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X54Y70                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.000    62.800    
                         clock uncertainty           -0.035    62.764    
    SLICE_X54Y70         FDCE (Setup_fdce_C_CE)      -0.219    62.545    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         62.545    
                         arrival time                          -4.267    
  -------------------------------------------------------------------
                         slack                                 58.279    

Slack (MET) :             58.279ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.322ns (31.230%)  route 0.709ns (68.770%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 32.800 - 30.000 ) 
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.735     1.735    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     1.855 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.381     3.236    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X55Y68                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDCE (Prop_fdce_C_Q)         0.269     3.505 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.222     3.726    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X54Y68         LUT2 (Prop_lut2_I1_O)        0.053     3.779 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.487     4.267    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X54Y70         FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.418    61.418    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    61.531 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.269    62.800    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X54Y70                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.000    62.800    
                         clock uncertainty           -0.035    62.764    
    SLICE_X54Y70         FDCE (Setup_fdce_C_CE)      -0.219    62.545    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         62.545    
                         arrival time                          -4.267    
  -------------------------------------------------------------------
                         slack                                 58.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.036ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.387ns  (logic 0.128ns (33.078%)  route 0.259ns (66.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.806    60.806    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    60.832 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.536    61.368    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X55Y68                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDCE (Prop_fdce_C_Q)         0.100    61.468 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.094    61.561    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X54Y68         LUT2 (Prop_lut2_I1_O)        0.028    61.589 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.165    61.755    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X54Y67         FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.888    30.888    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    30.918 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.736    31.654    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X54Y67                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.000    31.654    
                         clock uncertainty            0.035    31.689    
    SLICE_X54Y67         FDCE (Hold_fdce_C_CE)        0.030    31.719    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                        -31.719    
                         arrival time                          61.755    
  -------------------------------------------------------------------
                         slack                                 30.036    

Slack (MET) :             30.036ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.387ns  (logic 0.128ns (33.078%)  route 0.259ns (66.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.806    60.806    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    60.832 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.536    61.368    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X55Y68                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDCE (Prop_fdce_C_Q)         0.100    61.468 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.094    61.561    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X54Y68         LUT2 (Prop_lut2_I1_O)        0.028    61.589 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.165    61.755    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X54Y67         FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.888    30.888    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    30.918 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.736    31.654    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X54Y67                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.000    31.654    
                         clock uncertainty            0.035    31.689    
    SLICE_X54Y67         FDCE (Hold_fdce_C_CE)        0.030    31.719    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                        -31.719    
                         arrival time                          61.755    
  -------------------------------------------------------------------
                         slack                                 30.036    

Slack (MET) :             30.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.397ns  (logic 0.128ns (32.244%)  route 0.269ns (67.756%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.806    60.806    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    60.832 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.536    61.368    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X55Y68                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDCE (Prop_fdce_C_Q)         0.100    61.468 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.094    61.561    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X54Y68         LUT2 (Prop_lut2_I1_O)        0.028    61.589 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.175    61.765    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X54Y69         FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.888    30.888    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    30.918 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.734    31.652    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X54Y69                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.000    31.652    
                         clock uncertainty            0.035    31.687    
    SLICE_X54Y69         FDCE (Hold_fdce_C_CE)        0.030    31.717    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                        -31.717    
                         arrival time                          61.765    
  -------------------------------------------------------------------
                         slack                                 30.048    

Slack (MET) :             30.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.397ns  (logic 0.128ns (32.244%)  route 0.269ns (67.756%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.806    60.806    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    60.832 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.536    61.368    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X55Y68                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDCE (Prop_fdce_C_Q)         0.100    61.468 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.094    61.561    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X54Y68         LUT2 (Prop_lut2_I1_O)        0.028    61.589 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.175    61.765    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X54Y69         FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.888    30.888    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    30.918 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.734    31.652    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X54Y69                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.000    31.652    
                         clock uncertainty            0.035    31.687    
    SLICE_X54Y69         FDCE (Hold_fdce_C_CE)        0.030    31.717    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                        -31.717    
                         arrival time                          61.765    
  -------------------------------------------------------------------
                         slack                                 30.048    

Slack (MET) :             30.076ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.424ns  (logic 0.128ns (30.185%)  route 0.296ns (69.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.806    60.806    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    60.832 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.536    61.368    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X55Y68                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDCE (Prop_fdce_C_Q)         0.100    61.468 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.094    61.561    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X54Y68         LUT2 (Prop_lut2_I1_O)        0.028    61.589 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.202    61.792    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X54Y70         FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.888    30.888    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    30.918 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.733    31.651    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X54Y70                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.000    31.651    
                         clock uncertainty            0.035    31.686    
    SLICE_X54Y70         FDCE (Hold_fdce_C_CE)        0.030    31.716    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                        -31.716    
                         arrival time                          61.792    
  -------------------------------------------------------------------
                         slack                                 30.076    

Slack (MET) :             30.076ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.424ns  (logic 0.128ns (30.185%)  route 0.296ns (69.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.806    60.806    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    60.832 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.536    61.368    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X55Y68                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDCE (Prop_fdce_C_Q)         0.100    61.468 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.094    61.561    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X54Y68         LUT2 (Prop_lut2_I1_O)        0.028    61.589 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.202    61.792    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X54Y70         FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.888    30.888    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    30.918 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.733    31.651    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X54Y70                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.000    31.651    
                         clock uncertainty            0.035    31.686    
    SLICE_X54Y70         FDCE (Hold_fdce_C_CE)        0.030    31.716    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                        -31.716    
                         arrival time                          61.792    
  -------------------------------------------------------------------
                         slack                                 30.076    

Slack (MET) :             30.076ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.424ns  (logic 0.128ns (30.185%)  route 0.296ns (69.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.806    60.806    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    60.832 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.536    61.368    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X55Y68                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDCE (Prop_fdce_C_Q)         0.100    61.468 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.094    61.561    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X54Y68         LUT2 (Prop_lut2_I1_O)        0.028    61.589 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.202    61.792    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X54Y70         FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.888    30.888    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    30.918 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.733    31.651    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X54Y70                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.000    31.651    
                         clock uncertainty            0.035    31.686    
    SLICE_X54Y70         FDCE (Hold_fdce_C_CE)        0.030    31.716    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                        -31.716    
                         arrival time                          61.792    
  -------------------------------------------------------------------
                         slack                                 30.076    

Slack (MET) :             30.076ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.424ns  (logic 0.128ns (30.185%)  route 0.296ns (69.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.806    60.806    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    60.832 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.536    61.368    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X55Y68                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDCE (Prop_fdce_C_Q)         0.100    61.468 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.094    61.561    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X54Y68         LUT2 (Prop_lut2_I1_O)        0.028    61.589 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.202    61.792    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X54Y70         FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.888    30.888    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    30.918 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.733    31.651    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X54Y70                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.000    31.651    
                         clock uncertainty            0.035    31.686    
    SLICE_X54Y70         FDCE (Hold_fdce_C_CE)        0.030    31.716    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                        -31.716    
                         arrival time                          61.792    
  -------------------------------------------------------------------
                         slack                                 30.076    

Slack (MET) :             30.076ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.424ns  (logic 0.128ns (30.185%)  route 0.296ns (69.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.806    60.806    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    60.832 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.536    61.368    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X55Y68                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDCE (Prop_fdce_C_Q)         0.100    61.468 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.094    61.561    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X54Y68         LUT2 (Prop_lut2_I1_O)        0.028    61.589 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.202    61.792    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X54Y70         FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.888    30.888    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    30.918 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.733    31.651    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X54Y70                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.000    31.651    
                         clock uncertainty            0.035    31.686    
    SLICE_X54Y70         FDCE (Hold_fdce_C_CE)        0.030    31.716    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                        -31.716    
                         arrival time                          61.792    
  -------------------------------------------------------------------
                         slack                                 30.076    

Slack (MET) :             30.076ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.424ns  (logic 0.128ns (30.185%)  route 0.296ns (69.815%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.806    60.806    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    60.832 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.536    61.368    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X55Y68                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDCE (Prop_fdce_C_Q)         0.100    61.468 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.094    61.561    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X54Y68         LUT2 (Prop_lut2_I1_O)        0.028    61.589 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.202    61.792    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X54Y70         FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.888    30.888    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    30.918 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.733    31.651    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X54Y70                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.000    31.651    
                         clock uncertainty            0.035    31.686    
    SLICE_X54Y70         FDCE (Hold_fdce_C_CE)        0.030    31.716    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                        -31.716    
                         arrival time                          61.792    
  -------------------------------------------------------------------
                         slack                                 30.076    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.421ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.421ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.997ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.997ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.190ns  (logic 0.361ns (16.486%)  route 1.829ns (83.514%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 11.276 - 9.997 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        1.388     1.388    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X42Y66                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.308     1.696 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=160, routed)         0.583     2.279    dbg_hub/inst/U_ICON/U_CMD/ma_rst
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.053     2.332 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.246     3.578    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X53Y59         FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.997     9.997 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     9.997 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    11.667    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.973 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911     9.884    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     9.997 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        1.279    11.276    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y59                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.082    11.358    
                         clock uncertainty           -0.142    11.216    
    SLICE_X53Y59         FDPE (Recov_fdpe_C_PRE)     -0.217    10.999    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         10.999    
                         arrival time                          -3.578    
  -------------------------------------------------------------------
                         slack                                  7.421    

Slack (MET) :             7.885ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.997ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.997ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.725ns  (logic 0.361ns (20.929%)  route 1.364ns (79.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.278ns = ( 11.275 - 9.997 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        1.388     1.388    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X42Y66                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.308     1.696 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=160, routed)         0.583     2.279    dbg_hub/inst/U_ICON/U_CMD/ma_rst
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.053     2.332 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          0.781     3.113    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X45Y63         FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.997     9.997 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     9.997 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    11.667    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.973 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911     9.884    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     9.997 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        1.278    11.275    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X45Y63                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.082    11.357    
                         clock uncertainty           -0.142    11.215    
    SLICE_X45Y63         FDPE (Recov_fdpe_C_PRE)     -0.217    10.998    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -3.113    
  -------------------------------------------------------------------
                         slack                                  7.885    

Slack (MET) :             8.002ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.997ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.997ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.404ns (25.131%)  route 1.204ns (74.869%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 11.277 - 9.997 ) 
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        1.391     1.391    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y59                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDPE (Prop_fdpe_C_Q)         0.246     1.637 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.712     2.349    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X52Y60         LUT2 (Prop_lut2_I0_O)        0.158     2.507 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.491     2.999    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X49Y59         FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.997     9.997 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     9.997 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    11.667    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.973 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911     9.884    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     9.997 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        1.280    11.277    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y59                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.082    11.359    
                         clock uncertainty           -0.142    11.217    
    SLICE_X49Y59         FDPE (Recov_fdpe_C_PRE)     -0.217    11.000    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.000    
                         arrival time                          -2.999    
  -------------------------------------------------------------------
                         slack                                  8.002    

Slack (MET) :             8.093ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.997ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.997ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.404ns (26.838%)  route 1.101ns (73.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 11.277 - 9.997 ) 
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        1.391     1.391    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y59                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDPE (Prop_fdpe_C_Q)         0.246     1.637 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.712     2.349    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X52Y60         LUT2 (Prop_lut2_I0_O)        0.158     2.507 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.389     2.896    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X48Y60         FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.997     9.997 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     9.997 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    11.667    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.973 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911     9.884    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     9.997 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        1.280    11.277    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X48Y60                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.082    11.359    
                         clock uncertainty           -0.142    11.217    
    SLICE_X48Y60         FDPE (Recov_fdpe_C_PRE)     -0.228    10.989    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.989    
                         arrival time                          -2.896    
  -------------------------------------------------------------------
                         slack                                  8.093    

Slack (MET) :             8.252ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.997ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.997ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.322ns (23.696%)  route 1.037ns (76.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 11.278 - 9.997 ) 
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        1.390     1.390    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X45Y64                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDRE (Prop_fdre_C_Q)         0.269     1.659 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.550     2.209    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X45Y63         LUT2 (Prop_lut2_I1_O)        0.053     2.262 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0/O
                         net (fo=2, routed)           0.487     2.749    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0
    SLICE_X40Y61         FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.997     9.997 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     9.997 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    11.667    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.973 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911     9.884    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     9.997 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        1.281    11.278    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y61                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.082    11.360    
                         clock uncertainty           -0.142    11.218    
    SLICE_X40Y61         FDPE (Recov_fdpe_C_PRE)     -0.217    11.001    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.001    
                         arrival time                          -2.749    
  -------------------------------------------------------------------
                         slack                                  8.252    

Slack (MET) :             8.252ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.997ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.997ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.322ns (23.696%)  route 1.037ns (76.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 11.278 - 9.997 ) 
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        1.390     1.390    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X45Y64                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDRE (Prop_fdre_C_Q)         0.269     1.659 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.550     2.209    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X45Y63         LUT2 (Prop_lut2_I1_O)        0.053     2.262 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0/O
                         net (fo=2, routed)           0.487     2.749    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0
    SLICE_X40Y61         FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.997     9.997 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     9.997 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    11.667    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.973 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911     9.884    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     9.997 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        1.281    11.278    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y61                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.082    11.360    
                         clock uncertainty           -0.142    11.218    
    SLICE_X40Y61         FDPE (Recov_fdpe_C_PRE)     -0.217    11.001    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.001    
                         arrival time                          -2.749    
  -------------------------------------------------------------------
                         slack                                  8.252    

Slack (MET) :             8.322ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.997ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.997ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.308ns (24.705%)  route 0.939ns (75.295%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 11.271 - 9.997 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        1.388     1.388    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X42Y66                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.308     1.696 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=160, routed)         0.939     2.635    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X44Y68         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.997     9.997 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     9.997 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    11.667    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.973 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911     9.884    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     9.997 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        1.274    11.271    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X44Y68                                                      r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.082    11.353    
                         clock uncertainty           -0.142    11.211    
    SLICE_X44Y68         FDCE (Recov_fdce_C_CLR)     -0.255    10.956    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         10.956    
                         arrival time                          -2.635    
  -------------------------------------------------------------------
                         slack                                  8.322    

Slack (MET) :             8.358ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.997ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.997ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.308ns (25.382%)  route 0.905ns (74.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 11.274 - 9.997 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        1.388     1.388    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X42Y66                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.308     1.696 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=160, routed)         0.905     2.601    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X44Y65         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.997     9.997 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     9.997 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    11.667    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.973 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911     9.884    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     9.997 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        1.277    11.274    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X44Y65                                                      r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.082    11.356    
                         clock uncertainty           -0.142    11.214    
    SLICE_X44Y65         FDCE (Recov_fdce_C_CLR)     -0.255    10.959    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         10.959    
                         arrival time                          -2.601    
  -------------------------------------------------------------------
                         slack                                  8.358    

Slack (MET) :             8.358ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.997ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.997ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.308ns (25.382%)  route 0.905ns (74.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 11.274 - 9.997 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        1.388     1.388    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X42Y66                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.308     1.696 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=160, routed)         0.905     2.601    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X44Y65         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.997     9.997 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     9.997 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    11.667    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.973 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911     9.884    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     9.997 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        1.277    11.274    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X44Y65                                                      r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.082    11.356    
                         clock uncertainty           -0.142    11.214    
    SLICE_X44Y65         FDCE (Recov_fdce_C_CLR)     -0.255    10.959    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         10.959    
                         arrival time                          -2.601    
  -------------------------------------------------------------------
                         slack                                  8.358    

Slack (MET) :             8.394ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.997ns  (clk_out1_design_1_clk_wiz_0_0 rise@9.997ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.308ns (26.164%)  route 0.869ns (73.836%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 11.274 - 9.997 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        1.388     1.388    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X42Y66                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.308     1.696 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=160, routed)         0.869     2.565    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X47Y65         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      9.997     9.997 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     9.997 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    11.667    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.973 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911     9.884    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113     9.997 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        1.277    11.274    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X47Y65                                                      r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.082    11.356    
                         clock uncertainty           -0.142    11.214    
    SLICE_X47Y65         FDCE (Recov_fdce_C_CLR)     -0.255    10.959    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         10.959    
                         arrival time                          -2.565    
  -------------------------------------------------------------------
                         slack                                  8.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.534%)  route 0.106ns (51.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.740ns
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        0.541     0.541    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X45Y66                                                      r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDCE (Prop_fdce_C_Q)         0.100     0.641 f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.106     0.747    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X47Y66         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        0.740     0.740    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X47Y66                                                      r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.187     0.553    
    SLICE_X47Y66         FDCE (Remov_fdce_C_CLR)     -0.069     0.484    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.484    
                         arrival time                           0.747    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.472%)  route 0.153ns (60.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.745ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        0.545     0.545    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y59                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDPE (Prop_fdpe_C_Q)         0.100     0.645 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.153     0.798    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I5[0]
    SLICE_X48Y57         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        0.745     0.745    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/clk
    SLICE_X48Y57                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.186     0.559    
    SLICE_X48Y57         FDCE (Remov_fdce_C_CLR)     -0.050     0.509    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.472%)  route 0.153ns (60.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.745ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        0.545     0.545    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y59                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDPE (Prop_fdpe_C_Q)         0.100     0.645 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.153     0.798    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/I5[0]
    SLICE_X48Y57         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        0.745     0.745    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/clk
    SLICE_X48Y57                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.186     0.559    
    SLICE_X48Y57         FDCE (Remov_fdce_C_CLR)     -0.050     0.509    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.472%)  route 0.153ns (60.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.745ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        0.545     0.545    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y59                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDPE (Prop_fdpe_C_Q)         0.100     0.645 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.153     0.798    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/I5[0]
    SLICE_X48Y57         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        0.745     0.745    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X48Y57                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.186     0.559    
    SLICE_X48Y57         FDCE (Remov_fdce_C_CLR)     -0.050     0.509    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.472%)  route 0.153ns (60.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.745ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        0.545     0.545    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y59                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDPE (Prop_fdpe_C_Q)         0.100     0.645 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.153     0.798    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/I5[0]
    SLICE_X48Y57         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        0.745     0.745    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X48Y57                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.186     0.559    
    SLICE_X48Y57         FDCE (Remov_fdce_C_CLR)     -0.050     0.509    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.472%)  route 0.153ns (60.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.745ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        0.545     0.545    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y59                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDPE (Prop_fdpe_C_Q)         0.100     0.645 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.153     0.798    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/I5[0]
    SLICE_X48Y57         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        0.745     0.745    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X48Y57                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.186     0.559    
    SLICE_X48Y57         FDCE (Remov_fdce_C_CLR)     -0.050     0.509    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.472%)  route 0.153ns (60.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.745ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        0.545     0.545    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y59                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDPE (Prop_fdpe_C_Q)         0.100     0.645 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.153     0.798    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/I5[0]
    SLICE_X48Y57         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        0.745     0.745    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X48Y57                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.186     0.559    
    SLICE_X48Y57         FDCE (Remov_fdce_C_CLR)     -0.050     0.509    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.100ns (37.251%)  route 0.168ns (62.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.745ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        0.545     0.545    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y59                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDPE (Prop_fdpe_C_Q)         0.100     0.645 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.168     0.813    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I5[0]
    SLICE_X48Y59         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        0.745     0.745    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/clk
    SLICE_X48Y59                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.189     0.556    
    SLICE_X48Y59         FDCE (Remov_fdce_C_CLR)     -0.050     0.506    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.100ns (37.251%)  route 0.168ns (62.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.745ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        0.545     0.545    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y59                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDPE (Prop_fdpe_C_Q)         0.100     0.645 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.168     0.813    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/I5[0]
    SLICE_X48Y59         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        0.745     0.745    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/clk
    SLICE_X48Y59                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.189     0.556    
    SLICE_X48Y59         FDCE (Remov_fdce_C_CLR)     -0.050     0.506    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.999ns period=9.997ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.100ns (37.251%)  route 0.168ns (62.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.745ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        0.545     0.545    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X49Y59                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDPE (Prop_fdpe_C_Q)         0.100     0.645 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.168     0.813    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/I5[0]
    SLICE_X48Y59         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8807, routed)        0.745     0.745    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X48Y59                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.189     0.556    
    SLICE_X48Y59         FDCE (Remov_fdce_C_CLR)     -0.050     0.506    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                  0.307    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       25.712ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.278ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.712ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.467ns (11.728%)  route 3.515ns (88.273%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.813ns = ( 32.813 - 30.000 ) 
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.648     1.648    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     1.768 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.380     3.148    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X54Y69                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDCE (Prop_fdce_C_Q)         0.308     3.456 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.577     4.032    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I5_O)        0.053     4.085 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.755     4.841    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.053     4.894 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.833     5.727    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X41Y66         LUT2 (Prop_lut2_I0_O)        0.053     5.780 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.350     7.130    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X47Y58         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.418    31.418    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    31.531 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.282    32.813    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X47Y58                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                         clock pessimism              0.319    33.132    
                         clock uncertainty           -0.035    33.096    
    SLICE_X47Y58         FDCE (Recov_fdce_C_CLR)     -0.255    32.841    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         32.841    
                         arrival time                          -7.130    
  -------------------------------------------------------------------
                         slack                                 25.712    

Slack (MET) :             25.712ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.467ns (11.728%)  route 3.515ns (88.273%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.813ns = ( 32.813 - 30.000 ) 
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.648     1.648    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     1.768 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.380     3.148    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X54Y69                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDCE (Prop_fdce_C_Q)         0.308     3.456 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.577     4.032    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I5_O)        0.053     4.085 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.755     4.841    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.053     4.894 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.833     5.727    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X41Y66         LUT2 (Prop_lut2_I0_O)        0.053     5.780 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.350     7.130    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X47Y58         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.418    31.418    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    31.531 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.282    32.813    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X47Y58                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                         clock pessimism              0.319    33.132    
                         clock uncertainty           -0.035    33.096    
    SLICE_X47Y58         FDCE (Recov_fdce_C_CLR)     -0.255    32.841    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         32.841    
                         arrival time                          -7.130    
  -------------------------------------------------------------------
                         slack                                 25.712    

Slack (MET) :             25.712ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.467ns (11.728%)  route 3.515ns (88.273%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.813ns = ( 32.813 - 30.000 ) 
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.648     1.648    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     1.768 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.380     3.148    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X54Y69                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDCE (Prop_fdce_C_Q)         0.308     3.456 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.577     4.032    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I5_O)        0.053     4.085 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.755     4.841    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.053     4.894 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.833     5.727    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X41Y66         LUT2 (Prop_lut2_I0_O)        0.053     5.780 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.350     7.130    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X47Y58         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.418    31.418    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    31.531 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.282    32.813    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X47Y58                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                         clock pessimism              0.319    33.132    
                         clock uncertainty           -0.035    33.096    
    SLICE_X47Y58         FDCE (Recov_fdce_C_CLR)     -0.255    32.841    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         32.841    
                         arrival time                          -7.130    
  -------------------------------------------------------------------
                         slack                                 25.712    

Slack (MET) :             25.712ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.467ns (11.728%)  route 3.515ns (88.273%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.813ns = ( 32.813 - 30.000 ) 
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.648     1.648    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     1.768 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.380     3.148    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X54Y69                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDCE (Prop_fdce_C_Q)         0.308     3.456 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.577     4.032    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I5_O)        0.053     4.085 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.755     4.841    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.053     4.894 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.833     5.727    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X41Y66         LUT2 (Prop_lut2_I0_O)        0.053     5.780 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.350     7.130    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X47Y58         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.418    31.418    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    31.531 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.282    32.813    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X47Y58                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                         clock pessimism              0.319    33.132    
                         clock uncertainty           -0.035    33.096    
    SLICE_X47Y58         FDCE (Recov_fdce_C_CLR)     -0.255    32.841    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         32.841    
                         arrival time                          -7.130    
  -------------------------------------------------------------------
                         slack                                 25.712    

Slack (MET) :             25.712ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.467ns (11.728%)  route 3.515ns (88.273%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.813ns = ( 32.813 - 30.000 ) 
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.648     1.648    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     1.768 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.380     3.148    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X54Y69                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDCE (Prop_fdce_C_Q)         0.308     3.456 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.577     4.032    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I5_O)        0.053     4.085 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.755     4.841    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.053     4.894 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.833     5.727    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X41Y66         LUT2 (Prop_lut2_I0_O)        0.053     5.780 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.350     7.130    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X47Y58         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.418    31.418    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    31.531 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.282    32.813    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X47Y58                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                         clock pessimism              0.319    33.132    
                         clock uncertainty           -0.035    33.096    
    SLICE_X47Y58         FDCE (Recov_fdce_C_CLR)     -0.255    32.841    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         32.841    
                         arrival time                          -7.130    
  -------------------------------------------------------------------
                         slack                                 25.712    

Slack (MET) :             25.712ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.467ns (11.728%)  route 3.515ns (88.273%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.813ns = ( 32.813 - 30.000 ) 
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.648     1.648    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     1.768 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.380     3.148    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X54Y69                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDCE (Prop_fdce_C_Q)         0.308     3.456 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.577     4.032    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I5_O)        0.053     4.085 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.755     4.841    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.053     4.894 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.833     5.727    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X41Y66         LUT2 (Prop_lut2_I0_O)        0.053     5.780 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.350     7.130    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X47Y58         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.418    31.418    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    31.531 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.282    32.813    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X47Y58                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                         clock pessimism              0.319    33.132    
                         clock uncertainty           -0.035    33.096    
    SLICE_X47Y58         FDCE (Recov_fdce_C_CLR)     -0.255    32.841    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         32.841    
                         arrival time                          -7.130    
  -------------------------------------------------------------------
                         slack                                 25.712    

Slack (MET) :             25.712ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.467ns (11.728%)  route 3.515ns (88.273%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.813ns = ( 32.813 - 30.000 ) 
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.648     1.648    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     1.768 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.380     3.148    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X54Y69                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDCE (Prop_fdce_C_Q)         0.308     3.456 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.577     4.032    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I5_O)        0.053     4.085 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.755     4.841    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.053     4.894 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.833     5.727    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X41Y66         LUT2 (Prop_lut2_I0_O)        0.053     5.780 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.350     7.130    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X47Y58         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.418    31.418    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    31.531 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.282    32.813    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X47Y58                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                         clock pessimism              0.319    33.132    
                         clock uncertainty           -0.035    33.096    
    SLICE_X47Y58         FDCE (Recov_fdce_C_CLR)     -0.255    32.841    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         32.841    
                         arrival time                          -7.130    
  -------------------------------------------------------------------
                         slack                                 25.712    

Slack (MET) :             25.712ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.467ns (11.728%)  route 3.515ns (88.273%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.813ns = ( 32.813 - 30.000 ) 
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.648     1.648    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     1.768 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.380     3.148    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X54Y69                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDCE (Prop_fdce_C_Q)         0.308     3.456 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.577     4.032    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I5_O)        0.053     4.085 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.755     4.841    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.053     4.894 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.833     5.727    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X41Y66         LUT2 (Prop_lut2_I0_O)        0.053     5.780 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.350     7.130    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X47Y58         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.418    31.418    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    31.531 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.282    32.813    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X47Y58                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                         clock pessimism              0.319    33.132    
                         clock uncertainty           -0.035    33.096    
    SLICE_X47Y58         FDCE (Recov_fdce_C_CLR)     -0.255    32.841    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]
  -------------------------------------------------------------------
                         required time                         32.841    
                         arrival time                          -7.130    
  -------------------------------------------------------------------
                         slack                                 25.712    

Slack (MET) :             25.876ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.878ns  (logic 0.467ns (12.042%)  route 3.411ns (87.958%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.810ns = ( 32.810 - 30.000 ) 
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.648     1.648    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     1.768 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.380     3.148    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X54Y69                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDCE (Prop_fdce_C_Q)         0.308     3.456 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.577     4.032    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I5_O)        0.053     4.085 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.755     4.841    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.053     4.894 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.833     5.727    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X41Y66         LUT2 (Prop_lut2_I0_O)        0.053     5.780 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.246     7.026    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X52Y59         FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.418    31.418    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    31.531 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.279    32.810    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X52Y59                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.319    33.129    
                         clock uncertainty           -0.035    33.093    
    SLICE_X52Y59         FDPE (Recov_fdpe_C_PRE)     -0.192    32.901    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         32.901    
                         arrival time                          -7.026    
  -------------------------------------------------------------------
                         slack                                 25.876    

Slack (MET) :             25.933ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 0.467ns (12.421%)  route 3.293ns (87.579%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 32.812 - 30.000 ) 
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.648     1.648    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     1.768 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.380     3.148    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X54Y69                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDCE (Prop_fdce_C_Q)         0.308     3.456 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.577     4.032    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X54Y70         LUT6 (Prop_lut6_I5_O)        0.053     4.085 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.755     4.841    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.053     4.894 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.833     5.727    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X41Y66         LUT2 (Prop_lut2_I0_O)        0.053     5.780 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.128     6.907    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X49Y58         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.418    31.418    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    31.531 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         1.281    32.812    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X49Y58                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                         clock pessimism              0.319    33.131    
                         clock uncertainty           -0.035    33.095    
    SLICE_X49Y58         FDCE (Recov_fdce_C_CLR)     -0.255    32.840    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         32.840    
                         arrival time                          -6.907    
  -------------------------------------------------------------------
                         slack                                 25.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.550%)  route 0.159ns (61.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.661ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.544     1.339    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X49Y61                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDPE (Prop_fdpe_C_Q)         0.100     1.439 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.159     1.598    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I1[0]
    SLICE_X46Y62         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.888     0.888    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.918 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.743     1.661    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/idrck
    SLICE_X46Y62                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.291     1.370    
    SLICE_X46Y62         FDCE (Remov_fdce_C_CLR)     -0.050     1.320    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.550%)  route 0.159ns (61.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.661ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.544     1.339    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X49Y61                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDPE (Prop_fdpe_C_Q)         0.100     1.439 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.159     1.598    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I1[0]
    SLICE_X46Y62         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.888     0.888    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.918 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.743     1.661    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/idrck
    SLICE_X46Y62                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.291     1.370    
    SLICE_X46Y62         FDCE (Remov_fdce_C_CLR)     -0.050     1.320    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.550%)  route 0.159ns (61.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.661ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.544     1.339    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X49Y61                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDPE (Prop_fdpe_C_Q)         0.100     1.439 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.159     1.598    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I1[0]
    SLICE_X46Y62         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.888     0.888    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.918 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.743     1.661    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/idrck
    SLICE_X46Y62                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.291     1.370    
    SLICE_X46Y62         FDCE (Remov_fdce_C_CLR)     -0.050     1.320    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.550%)  route 0.159ns (61.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.661ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.544     1.339    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X49Y61                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDPE (Prop_fdpe_C_Q)         0.100     1.439 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.159     1.598    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I1[0]
    SLICE_X46Y62         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.888     0.888    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.918 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.743     1.661    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/idrck
    SLICE_X46Y62                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.291     1.370    
    SLICE_X46Y62         FDCE (Remov_fdce_C_CLR)     -0.050     1.320    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.550%)  route 0.159ns (61.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.661ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.544     1.339    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X49Y61                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDPE (Prop_fdpe_C_Q)         0.100     1.439 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.159     1.598    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I1[0]
    SLICE_X46Y62         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.888     0.888    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.918 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.743     1.661    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/idrck
    SLICE_X46Y62                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.291     1.370    
    SLICE_X46Y62         FDCE (Remov_fdce_C_CLR)     -0.050     1.320    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.550%)  route 0.159ns (61.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.661ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.544     1.339    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X49Y61                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDPE (Prop_fdpe_C_Q)         0.100     1.439 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.159     1.598    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I1[0]
    SLICE_X46Y62         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.888     0.888    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.918 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.743     1.661    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/idrck
    SLICE_X46Y62                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.291     1.370    
    SLICE_X46Y62         FDCE (Remov_fdce_C_CLR)     -0.050     1.320    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.100ns (37.130%)  route 0.169ns (62.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.663ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.544     1.339    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X49Y61                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDPE (Prop_fdpe_C_Q)         0.100     1.439 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.169     1.608    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I1[0]
    SLICE_X46Y61         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.888     0.888    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.918 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.745     1.663    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/idrck
    SLICE_X46Y61                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.291     1.372    
    SLICE_X46Y61         FDCE (Remov_fdce_C_CLR)     -0.050     1.322    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.100ns (37.130%)  route 0.169ns (62.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.663ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.544     1.339    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X49Y61                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDPE (Prop_fdpe_C_Q)         0.100     1.439 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.169     1.608    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I1[0]
    SLICE_X46Y61         FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.888     0.888    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.918 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.745     1.663    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/idrck
    SLICE_X46Y61                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.291     1.372    
    SLICE_X46Y61         FDPE (Remov_fdpe_C_PRE)     -0.052     1.320    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.100ns (37.130%)  route 0.169ns (62.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.663ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.544     1.339    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X49Y61                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDPE (Prop_fdpe_C_Q)         0.100     1.439 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.169     1.608    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X47Y61         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.888     0.888    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.918 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.745     1.663    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/idrck
    SLICE_X47Y61                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.291     1.372    
    SLICE_X47Y61         FDCE (Remov_fdce_C_CLR)     -0.069     1.303    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.100ns (37.130%)  route 0.169ns (62.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.663ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.544     1.339    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X49Y61                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDPE (Prop_fdpe_C_Q)         0.100     1.439 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.169     1.608    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X47Y61         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.888     0.888    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.918 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=457, routed)         0.745     1.663    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/idrck
    SLICE_X47Y61                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.291     1.372    
    SLICE_X47Y61         FDCE (Remov_fdce_C_CLR)     -0.069     1.303    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.305    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rx_mmcmout_x1
  To Clock:  rx_mmcmout_x1

Setup :            0  Failing Endpoints,  Worst Slack       18.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.796ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.136ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/local_reset_reg/PRE
                            (recovery check against rising-edge clock rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (rx_mmcmout_x1 rise@20.833ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        2.271ns  (logic 0.376ns (16.558%)  route 1.895ns (83.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.827ns = ( 20.006 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.297ns
    Clock Pessimism Removal (CPR):    -0.486ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.911    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807     1.718 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.305     3.023    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    -4.933 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    -2.917    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.797 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.500    -1.297    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rxclk_div
    SLICE_X4Y74                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.308    -0.989 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/Q
                         net (fo=8, routed)           0.920    -0.068    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/n_0_locked_out_reg
    SLICE_X0Y70          LUT3 (Prop_lut3_I2_O)        0.068    -0.000 f  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcm_lckdps_INST_0/O
                         net (fo=4, routed)           0.975     0.974    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/reset
    SLICE_X6Y73          FDPE                                         f  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/local_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     20.833    20.833 r  
    AC23                                              0.000    20.833 r  channel_x_clk_p
                         net (fo=1, unset)            0.000    20.833    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.830    21.663 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000    21.663    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    22.387 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.215    23.602    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    16.580 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    18.497    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    18.610 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.396    20.006    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/rxclk_div
    SLICE_X6Y73                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/local_reset_reg/C
                         clock pessimism             -0.486    19.520    
                         clock uncertainty           -0.063    19.458    
    SLICE_X6Y73          FDPE (Recov_fdpe_C_PRE)     -0.347    19.111    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/local_reset_reg
  -------------------------------------------------------------------
                         required time                         19.111    
                         arrival time                          -0.974    
  -------------------------------------------------------------------
                         slack                                 18.136    

Slack (MET) :             18.407ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset_reg/PRE
                            (recovery check against rising-edge clock rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (rx_mmcmout_x1 rise@20.833ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        2.011ns  (logic 0.376ns (18.701%)  route 1.635ns (81.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.822ns = ( 20.011 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.297ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.911    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807     1.718 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.305     3.023    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    -4.933 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    -2.917    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.797 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.500    -1.297    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rxclk_div
    SLICE_X4Y74                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.308    -0.989 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/Q
                         net (fo=8, routed)           0.920    -0.068    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/n_0_locked_out_reg
    SLICE_X0Y70          LUT3 (Prop_lut3_I2_O)        0.068    -0.000 f  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcm_lckdps_INST_0/O
                         net (fo=4, routed)           0.714     0.714    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/reset
    SLICE_X1Y70          FDPE                                         f  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     20.833    20.833 r  
    AC23                                              0.000    20.833 r  channel_x_clk_p
                         net (fo=1, unset)            0.000    20.833    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.830    21.663 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000    21.663    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    22.387 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.215    23.602    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    16.580 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    18.497    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    18.610 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        1.401    20.011    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/rxclk_div
    SLICE_X1Y70                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset_reg/C
                         clock pessimism             -0.492    19.519    
                         clock uncertainty           -0.063    19.457    
    SLICE_X1Y70          FDPE (Recov_fdpe_C_PRE)     -0.336    19.121    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset_reg
  -------------------------------------------------------------------
                         required time                         19.121    
                         arrival time                          -0.714    
  -------------------------------------------------------------------
                         slack                                 18.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset_reg/PRE
                            (removal check against rising-edge clock rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@0.000ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.148ns (21.382%)  route 0.544ns (78.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.005ns
    Source Clock Delay      (SCD):    -0.069ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.422    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.749 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.564     1.313    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    -1.455 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    -0.702    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.676 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.607    -0.069    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rxclk_div
    SLICE_X0Y70                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.118     0.049 f  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int_reg/Q
                         net (fo=30, routed)          0.196     0.245    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int
    SLICE_X0Y70          LUT3 (Prop_lut3_I0_O)        0.030     0.275 f  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcm_lckdps_INST_0/O
                         net (fo=4, routed)           0.348     0.623    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/reset
    SLICE_X1Y70          FDPE                                         f  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.495    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.922 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.624     1.546    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    -1.652 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    -0.832    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.802 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.807     0.005    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/rxclk_div
    SLICE_X1Y70                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset_reg/C
                         clock pessimism             -0.063    -0.058    
    SLICE_X1Y70          FDPE (Remov_fdpe_C_PRE)     -0.115    -0.173    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset_reg
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/local_reset_reg/PRE
                            (removal check against rising-edge clock rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@0.000ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.148ns (18.353%)  route 0.658ns (81.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.069ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.422    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.749 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.564     1.313    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    -1.455 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    -0.702    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.676 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.607    -0.069    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rxclk_div
    SLICE_X0Y70                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.118     0.049 f  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int_reg/Q
                         net (fo=30, routed)          0.196     0.245    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int
    SLICE_X0Y70          LUT3 (Prop_lut3_I0_O)        0.030     0.275 f  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcm_lckdps_INST_0/O
                         net (fo=4, routed)           0.463     0.737    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/reset
    SLICE_X6Y73          FDPE                                         f  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/local_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.495    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.922 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.624     1.546    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    -1.652 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    -0.832    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.802 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1506, routed)        0.802     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/rxclk_div
    SLICE_X6Y73                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/local_reset_reg/C
                         clock pessimism             -0.042    -0.042    
    SLICE_X6Y73          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.137    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/local_reset_reg
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                           0.737    
  -------------------------------------------------------------------
                         slack                                  0.874    





