SDHCI_CTRL_UHS_DDR50,VAR_0
SDHCI_CTRL_UHS_MASK,VAR_1
SDHCI_CTRL_UHS_SDR104,VAR_2
SDHCI_CTRL_UHS_SDR12,VAR_3
SDHCI_CTRL_UHS_SDR25,VAR_4
SDHCI_CTRL_UHS_SDR50,VAR_5
SDHCI_CTRL_VDD_180,VAR_6
SDHCI_HOST_CONTROL2,VAR_7
dev_dbg,FUNC_0
dev_warn,FUNC_1
mmc_dev,FUNC_2
sdhci_pltfm_priv,FUNC_3
sdhci_priv,FUNC_4
sdhci_readw,FUNC_5
sdhci_st_set_dll_for_clock,FUNC_6
sdhci_writew,FUNC_7
st_mmcss_set_static_delay,FUNC_8
sdhci_st_set_uhs_signaling,FUNC_9
host,VAR_8
uhs,VAR_9
pltfm_host,VAR_10
pdata,VAR_11
ctrl_2,VAR_12
ret,VAR_13
