\hypertarget{at91rm9200__pmc_8h}{}\section{bsps/arm/csb337/include/at91rm9200\+\_\+pmc.h File Reference}
\label{at91rm9200__pmc_8h}\index{bsps/arm/csb337/include/at91rm9200\_pmc.h@{bsps/arm/csb337/include/at91rm9200\_pmc.h}}


A\+T91\+R\+M9200 Power Management and Clock definitions.  


{\ttfamily \#include $<$bits.\+h$>$}\newline
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_aacd36b77ddfa06bec89a6cd95c831e92}\label{at91rm9200__pmc_8h_aacd36b77ddfa06bec89a6cd95c831e92}} 
\#define {\bfseries P\+M\+C\+\_\+\+S\+C\+ER}~0x00    /$\ast$ System Clock Enable Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_aa4807f134f3d0d90daa37f59220f6a83}\label{at91rm9200__pmc_8h_aa4807f134f3d0d90daa37f59220f6a83}} 
\#define {\bfseries P\+M\+C\+\_\+\+S\+C\+DR}~0x04    /$\ast$ System Clock Disable Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a72b837f4a2dfe540e16e049c3a20155f}\label{at91rm9200__pmc_8h_a72b837f4a2dfe540e16e049c3a20155f}} 
\#define {\bfseries P\+M\+C\+\_\+\+S\+C\+SR}~0x08    /$\ast$ System Clock Status Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a17654b41c5f9f88c153bad07eaaf9afc}\label{at91rm9200__pmc_8h_a17654b41c5f9f88c153bad07eaaf9afc}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+C\+ER}~0x10    /$\ast$ Peripheral Clock Enable Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a68bfc3402ba2db05d42f9daceeb6c1c1}\label{at91rm9200__pmc_8h_a68bfc3402ba2db05d42f9daceeb6c1c1}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+C\+DR}~0x14    /$\ast$ Peripheral Clock Disable Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_ae9434030020f0c439e6e27c3e1295fb2}\label{at91rm9200__pmc_8h_ae9434030020f0c439e6e27c3e1295fb2}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+C\+SR}~0x18    /$\ast$ Peripheral Clock Status Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a33b63e57e286641dc963e5c6e267f52e}\label{at91rm9200__pmc_8h_a33b63e57e286641dc963e5c6e267f52e}} 
\#define {\bfseries P\+M\+C\+\_\+\+M\+OR}~0x20    /$\ast$ Main Oscillator Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a30348d55427a5811fe1b61ea4d5f142c}\label{at91rm9200__pmc_8h_a30348d55427a5811fe1b61ea4d5f142c}} 
\#define {\bfseries P\+M\+C\+\_\+\+M\+C\+FR}~0x24    /$\ast$ Main Clock  Frequency Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a096f90c9b0d88054e148b36be95a82a9}\label{at91rm9200__pmc_8h_a096f90c9b0d88054e148b36be95a82a9}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+L\+L\+AR}~0x28    /$\ast$ P\+L\+L A Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a080183be336644556f369db769ad01bd}\label{at91rm9200__pmc_8h_a080183be336644556f369db769ad01bd}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+L\+L\+BR}~0x2\+C    /$\ast$ P\+L\+L B Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a314a6e99b335233bb6335868cf5ea446}\label{at91rm9200__pmc_8h_a314a6e99b335233bb6335868cf5ea446}} 
\#define {\bfseries P\+M\+C\+\_\+\+M\+C\+KR}~0x30    /$\ast$ Master Clock Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_ad31f77d25d3c1063ab6cca30ad6d1dbe}\label{at91rm9200__pmc_8h_ad31f77d25d3c1063ab6cca30ad6d1dbe}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+C\+K\+R0}~0x40    /$\ast$ Programmable Clock Register 0 $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a5e6a6aab5584f20b4e170d3fb15567ff}\label{at91rm9200__pmc_8h_a5e6a6aab5584f20b4e170d3fb15567ff}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+C\+K\+R1}~0x44    /$\ast$ Programmable Clock Register 1 $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_ab86dfa5ccdc9662180fcd241d056baf4}\label{at91rm9200__pmc_8h_ab86dfa5ccdc9662180fcd241d056baf4}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+C\+K\+R2}~0x48    /$\ast$ Programmable Clock Register 2 $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a49c30d6a41bd1e64041ae8905c30995d}\label{at91rm9200__pmc_8h_a49c30d6a41bd1e64041ae8905c30995d}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+C\+K\+R3}~0x4\+C    /$\ast$ Programmable Clock Register 3 $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a087153dff6073c94945f61e17a9c7923}\label{at91rm9200__pmc_8h_a087153dff6073c94945f61e17a9c7923}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+C\+K\+R4}~0x50    /$\ast$ Programmable Clock Register 4 $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_aebbcc19c5e992095a4a2c1f6d12264a2}\label{at91rm9200__pmc_8h_aebbcc19c5e992095a4a2c1f6d12264a2}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+C\+K\+R5}~0x54    /$\ast$ Programmable Clock Register 5 $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a9a6b8c7b67b1d995b274abf976361256}\label{at91rm9200__pmc_8h_a9a6b8c7b67b1d995b274abf976361256}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+C\+K\+R6}~0x58    /$\ast$ Programmable Clock Register 6 $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a0a15481b64650dc6fd2f1145cef38197}\label{at91rm9200__pmc_8h_a0a15481b64650dc6fd2f1145cef38197}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+C\+K\+R7}~0x5\+C    /$\ast$ Programmable Clock Register 7 $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a4c2d24c6c42778ac54cffb0b264c641f}\label{at91rm9200__pmc_8h_a4c2d24c6c42778ac54cffb0b264c641f}} 
\#define {\bfseries P\+M\+C\+\_\+\+I\+ER}~0x60    /$\ast$ Interrupt Enable Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_ae23a907cb7ef6560bf055246a7465722}\label{at91rm9200__pmc_8h_ae23a907cb7ef6560bf055246a7465722}} 
\#define {\bfseries P\+M\+C\+\_\+\+I\+DR}~0x64    /$\ast$ Interrupt Disable Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_aa809adcd1690770e60a2395914c18887}\label{at91rm9200__pmc_8h_aa809adcd1690770e60a2395914c18887}} 
\#define {\bfseries P\+M\+C\+\_\+\+SR}~0x68    /$\ast$ Status Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a59741d665166a51370dad4f6bc48431c}\label{at91rm9200__pmc_8h_a59741d665166a51370dad4f6bc48431c}} 
\#define {\bfseries P\+M\+C\+\_\+\+I\+MR}~0x6\+C    /$\ast$ Interrupt Mask Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a27e87884e54a08f3db527da316c00bfc}\label{at91rm9200__pmc_8h_a27e87884e54a08f3db527da316c00bfc}} 
\#define {\bfseries P\+M\+C\+\_\+\+S\+C\+R\+\_\+\+P\+C\+K7}~B\+I\+T15
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_af8f97a7df96f06cdc186e1d68942f1d3}\label{at91rm9200__pmc_8h_af8f97a7df96f06cdc186e1d68942f1d3}} 
\#define {\bfseries P\+M\+C\+\_\+\+S\+C\+R\+\_\+\+P\+C\+K6}~B\+I\+T14
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_afa2328f9658da34bf8625197a14f1deb}\label{at91rm9200__pmc_8h_afa2328f9658da34bf8625197a14f1deb}} 
\#define {\bfseries P\+M\+C\+\_\+\+S\+C\+R\+\_\+\+P\+C\+K5}~B\+I\+T13
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_ae9211f51581cdfa8571f3e37017c646f}\label{at91rm9200__pmc_8h_ae9211f51581cdfa8571f3e37017c646f}} 
\#define {\bfseries P\+M\+C\+\_\+\+S\+C\+R\+\_\+\+P\+C\+K4}~B\+I\+T12
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a6d7e161483b638f3154bee865f3ceac9}\label{at91rm9200__pmc_8h_a6d7e161483b638f3154bee865f3ceac9}} 
\#define {\bfseries P\+M\+C\+\_\+\+S\+C\+R\+\_\+\+P\+C\+K3}~B\+I\+T11
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a51b1c6f2d64c182cf38cc6fa52902b0d}\label{at91rm9200__pmc_8h_a51b1c6f2d64c182cf38cc6fa52902b0d}} 
\#define {\bfseries P\+M\+C\+\_\+\+S\+C\+R\+\_\+\+P\+C\+K2}~B\+I\+T10
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a762fff63ec6ecd518f8de99b4ac2ebb0}\label{at91rm9200__pmc_8h_a762fff63ec6ecd518f8de99b4ac2ebb0}} 
\#define {\bfseries P\+M\+C\+\_\+\+S\+C\+R\+\_\+\+P\+C\+K1}~B\+I\+T9
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_ae53ca24644fe82637c13bc8915a9e53c}\label{at91rm9200__pmc_8h_ae53ca24644fe82637c13bc8915a9e53c}} 
\#define {\bfseries P\+M\+C\+\_\+\+S\+C\+R\+\_\+\+P\+C\+K0}~B\+I\+T8
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a874ec2a5bc7bdde7e00249e58a242e52}\label{at91rm9200__pmc_8h_a874ec2a5bc7bdde7e00249e58a242e52}} 
\#define {\bfseries P\+M\+C\+\_\+\+S\+C\+R\+\_\+\+U\+HP}~B\+I\+T4
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a0f6f6e69d2295a3e5dc2463919530c1e}\label{at91rm9200__pmc_8h_a0f6f6e69d2295a3e5dc2463919530c1e}} 
\#define {\bfseries P\+M\+C\+\_\+\+S\+C\+R\+\_\+\+M\+C\+K\+U\+DP}~B\+I\+T2
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a27cd14293c53d54b11723750d7a1c5d0}\label{at91rm9200__pmc_8h_a27cd14293c53d54b11723750d7a1c5d0}} 
\#define {\bfseries P\+M\+C\+\_\+\+S\+C\+R\+\_\+\+U\+DP}~B\+I\+T1
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a624160101557820677d7b77a7d248d57}\label{at91rm9200__pmc_8h_a624160101557820677d7b77a7d248d57}} 
\#define {\bfseries P\+M\+C\+\_\+\+S\+C\+R\+\_\+\+P\+CK}~B\+I\+T0
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a5ff524797f432ded4fb1bef506510750}\label{at91rm9200__pmc_8h_a5ff524797f432ded4fb1bef506510750}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+C\+R\+\_\+\+P\+I\+D\+\_\+\+E\+M\+AC}~B\+I\+T24     /$\ast$ Ethernet Peripheral Clock $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a970b0fe929b13d95eba1bdc00e4d04e6}\label{at91rm9200__pmc_8h_a970b0fe929b13d95eba1bdc00e4d04e6}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+C\+R\+\_\+\+P\+I\+D\+\_\+\+U\+HP}~B\+I\+T23     /$\ast$ U\+SB Host Ports Peripheral Clock $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a3db138c57a8116ffe28494e54b02f3a7}\label{at91rm9200__pmc_8h_a3db138c57a8116ffe28494e54b02f3a7}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+C\+R\+\_\+\+P\+I\+D\+\_\+\+T\+C5}~B\+I\+T22     /$\ast$ Timer/Counter 5 Peripheral Clock $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_accfbb54d04556ee5d8d0cb4340f78b3c}\label{at91rm9200__pmc_8h_accfbb54d04556ee5d8d0cb4340f78b3c}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+C\+R\+\_\+\+P\+I\+D\+\_\+\+T\+C4}~B\+I\+T21     /$\ast$ Timer/Counter 4 Peripheral Clock $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a6bed8e2a62c9011f809d0fc6296e4352}\label{at91rm9200__pmc_8h_a6bed8e2a62c9011f809d0fc6296e4352}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+C\+R\+\_\+\+P\+I\+D\+\_\+\+T\+C3}~B\+I\+T20     /$\ast$ Timer/Counter 3 Peripheral Clock $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a221a36e109fc00fd52a6ac8596da188f}\label{at91rm9200__pmc_8h_a221a36e109fc00fd52a6ac8596da188f}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+C\+R\+\_\+\+P\+I\+D\+\_\+\+T\+C2}~B\+I\+T19     /$\ast$ Timer/Counter 2 Peripheral Clock $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_ac5564db89d78c231ad3da40b7e23d09d}\label{at91rm9200__pmc_8h_ac5564db89d78c231ad3da40b7e23d09d}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+C\+R\+\_\+\+P\+I\+D\+\_\+\+T\+C1}~B\+I\+T18     /$\ast$ Timer/Counter 1 Peripheral Clock $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a978824ffb97ea0c583ba3d8f1285f640}\label{at91rm9200__pmc_8h_a978824ffb97ea0c583ba3d8f1285f640}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+C\+R\+\_\+\+P\+I\+D\+\_\+\+T\+C0}~B\+I\+T17     /$\ast$ Timer/Counter 0 Peripheral Clock $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_ac0a7bf5effe09d5ef0eb5a4875d19a97}\label{at91rm9200__pmc_8h_ac0a7bf5effe09d5ef0eb5a4875d19a97}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+C\+R\+\_\+\+P\+I\+D\+\_\+\+S\+S\+C2}~B\+I\+T16     /$\ast$ Synchronous Serial 2 Peripheral Clock $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a78049c354ebb1d8ba54907bad1cb60dd}\label{at91rm9200__pmc_8h_a78049c354ebb1d8ba54907bad1cb60dd}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+C\+R\+\_\+\+P\+I\+D\+\_\+\+S\+S\+C1}~B\+I\+T15     /$\ast$ Synchronous Serial 1 Peripheral Clock $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_acdae76c8370c17053b56ca2f37f2692f}\label{at91rm9200__pmc_8h_acdae76c8370c17053b56ca2f37f2692f}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+C\+R\+\_\+\+P\+I\+D\+\_\+\+S\+S\+C0}~B\+I\+T14     /$\ast$ Synchronous Serial 0 Peripheral Clock $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_ac5b59899428de29a8b9277ea6ae07f92}\label{at91rm9200__pmc_8h_ac5b59899428de29a8b9277ea6ae07f92}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+C\+R\+\_\+\+P\+I\+D\+\_\+\+S\+PI}~B\+I\+T13     /$\ast$ Serial Peripheral Interface Peripheral Clock $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_abafd68eef0d018b10b30c8831f7feb0f}\label{at91rm9200__pmc_8h_abafd68eef0d018b10b30c8831f7feb0f}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+C\+R\+\_\+\+P\+I\+D\+\_\+\+T\+WI}~B\+I\+T12     /$\ast$ Two-\/Wire Interface Peripheral Clock $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a126ead4d14bea315389caf51ff274b78}\label{at91rm9200__pmc_8h_a126ead4d14bea315389caf51ff274b78}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+C\+R\+\_\+\+P\+I\+D\+\_\+\+U\+DP}~B\+I\+T11     /$\ast$ U\+SB Device Port Peripheral Clock $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_ab482c6f674f17088e45cfa209928fc3e}\label{at91rm9200__pmc_8h_ab482c6f674f17088e45cfa209928fc3e}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+C\+R\+\_\+\+P\+I\+D\+\_\+\+M\+CI}~B\+I\+T10     /$\ast$ M\+MC/SD Card Peripheral Clock $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_af45ca1a510a50ca807e871e4bf17acc1}\label{at91rm9200__pmc_8h_af45ca1a510a50ca807e871e4bf17acc1}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+C\+R\+\_\+\+P\+I\+D\+\_\+\+U\+S3}~B\+I\+T9      /$\ast$ U\+S\+A\+RT 3 Peripheral Clock $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_af4807507cf3be8c742ef94cc30084cb9}\label{at91rm9200__pmc_8h_af4807507cf3be8c742ef94cc30084cb9}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+C\+R\+\_\+\+P\+I\+D\+\_\+\+U\+S2}~B\+I\+T8      /$\ast$ U\+S\+A\+RT 2 Peripheral Clock $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_abb2867de2bf1ab216add1dc704cc21bd}\label{at91rm9200__pmc_8h_abb2867de2bf1ab216add1dc704cc21bd}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+C\+R\+\_\+\+P\+I\+D\+\_\+\+U\+S1}~B\+I\+T7      /$\ast$ U\+S\+A\+RT 1 Peripheral Clock $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a1a21d795a13266731498e25b52c7bde4}\label{at91rm9200__pmc_8h_a1a21d795a13266731498e25b52c7bde4}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+C\+R\+\_\+\+P\+I\+D\+\_\+\+U\+S0}~B\+I\+T6      /$\ast$ U\+S\+A\+RT 0 Peripheral Clock $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a3884159de7438f65dc78e1d904d0b6bb}\label{at91rm9200__pmc_8h_a3884159de7438f65dc78e1d904d0b6bb}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+C\+R\+\_\+\+P\+I\+D\+\_\+\+P\+I\+OD}~B\+I\+T5      /$\ast$ Parallel I/O D Peripheral Clock $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_ae7b2f7474c20920477b3022915479fa9}\label{at91rm9200__pmc_8h_ae7b2f7474c20920477b3022915479fa9}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+C\+R\+\_\+\+P\+I\+D\+\_\+\+P\+I\+OC}~B\+I\+T4      /$\ast$ Parallel I/O C Peripheral Clock $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a7c4ce8457a524fccf67ec65212e91c30}\label{at91rm9200__pmc_8h_a7c4ce8457a524fccf67ec65212e91c30}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+C\+R\+\_\+\+P\+I\+D\+\_\+\+P\+I\+OB}~B\+I\+T3      /$\ast$ Parallel I/O B Peripheral Clock $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a4098b85075c6d93ac32cc9486ce28eed}\label{at91rm9200__pmc_8h_a4098b85075c6d93ac32cc9486ce28eed}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+C\+R\+\_\+\+P\+I\+D\+\_\+\+P\+I\+OA}~B\+I\+T2      /$\ast$ Parallel I/O A Peripheral Clock $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_adf4f6f1301ac7fa049a2e82600e5025d}\label{at91rm9200__pmc_8h_adf4f6f1301ac7fa049a2e82600e5025d}} 
\#define {\bfseries P\+M\+C\+\_\+\+M\+O\+R\+\_\+\+M\+O\+S\+C\+EN}~B\+I\+T0
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a2103383b6b5db528b9ee9991fd1e154a}\label{at91rm9200__pmc_8h_a2103383b6b5db528b9ee9991fd1e154a}} 
\#define {\bfseries P\+M\+C\+\_\+\+M\+C\+F\+R\+\_\+\+M\+A\+I\+N\+R\+DY}~B\+I\+T16
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_af781efed6d8c1013033f15fa0f6ec6a6}\label{at91rm9200__pmc_8h_af781efed6d8c1013033f15fa0f6ec6a6}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+L\+L\+A\+R\+\_\+\+M\+U\+S\+T\+\_\+\+S\+ET}~B\+I\+T29           /$\ast$ This bit must be set according to the docs $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_ab563f058023db2305abffb74fced0e24}\label{at91rm9200__pmc_8h_ab563f058023db2305abffb74fced0e24}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+L\+L\+A\+R\+\_\+\+M\+UL}(\+\_\+x\+\_\+)~((\+\_\+x\+\_\+ \& 0x7ff) $<$$<$ 16)   /$\ast$ Multiplier    $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_aed187da803ef09211b3762f9f7ab158f}\label{at91rm9200__pmc_8h_aed187da803ef09211b3762f9f7ab158f}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+L\+L\+A\+R\+\_\+\+M\+U\+L\+\_\+\+M\+A\+SK}~(0x7ff $<$$<$ 16)   /$\ast$ Multiplier mask $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a75639401316df9ce7e93bfc8a8fba774}\label{at91rm9200__pmc_8h_a75639401316df9ce7e93bfc8a8fba774}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+L\+L\+A\+R\+\_\+\+O\+U\+T\+\_\+80\+\_\+160}~(0 $<$$<$ 14)             /$\ast$ select when P\+LL frequency is 80-\/160 Mhz $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a14dd3e25efd3a022b9235a4dc545cac2}\label{at91rm9200__pmc_8h_a14dd3e25efd3a022b9235a4dc545cac2}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+L\+L\+A\+R\+\_\+\+O\+U\+T\+\_\+150\+\_\+240}~(2 $<$$<$ 14)             /$\ast$ select when P\+LL frequency is 150-\/240 Mhz $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_ae5e7154a0b5937e32507948d8568b12f}\label{at91rm9200__pmc_8h_ae5e7154a0b5937e32507948d8568b12f}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+L\+L\+A\+R\+\_\+\+D\+IV}(\+\_\+x\+\_\+)~((\+\_\+x\+\_\+ \& 0xff) $<$$<$ 0)       /$\ast$ Divider $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a4c3cb74bbdc3f12d8b9c97a0ceb9ad8d}\label{at91rm9200__pmc_8h_a4c3cb74bbdc3f12d8b9c97a0ceb9ad8d}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+L\+L\+A\+R\+\_\+\+D\+I\+V\+\_\+\+M\+A\+SK}~(0xff)    /$\ast$ Divider mask $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_abc67231fc288cd735591384d4586bdc7}\label{at91rm9200__pmc_8h_abc67231fc288cd735591384d4586bdc7}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+L\+L\+B\+R\+\_\+\+U\+S\+B\+\_\+96M}~B\+I\+T28           /$\ast$ Set when P\+LL is 96\+Mhz to divide it by 2 for U\+S\+B $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_af80c7814f283ab5268ee17e0d5dfa78c}\label{at91rm9200__pmc_8h_af80c7814f283ab5268ee17e0d5dfa78c}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+L\+L\+B\+R\+\_\+\+M\+UL}(\+\_\+x\+\_\+)~((\+\_\+x\+\_\+ \& 0x7ff) $<$$<$ 16)   /$\ast$ Multiplier    $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a187d1447405e393e31522fe225e28575}\label{at91rm9200__pmc_8h_a187d1447405e393e31522fe225e28575}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+L\+L\+B\+R\+\_\+\+M\+U\+L\+\_\+\+M\+A\+SK}~(0x7ff $<$$<$ 16)   /$\ast$ Multiplier mask $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a6b8a100fba3781a74984f752b1c73b07}\label{at91rm9200__pmc_8h_a6b8a100fba3781a74984f752b1c73b07}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+L\+L\+B\+R\+\_\+\+O\+U\+T\+\_\+80\+\_\+160}~(0 $<$$<$ 14)         /$\ast$ select when P\+LL frequency is 80-\/160 Mhz $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a2edf15d707983dccdd613118da4606a9}\label{at91rm9200__pmc_8h_a2edf15d707983dccdd613118da4606a9}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+L\+L\+B\+R\+\_\+\+O\+U\+T\+\_\+150\+\_\+240}~(2 $<$$<$ 14)        /$\ast$ select when P\+LL frequency is 150-\/240 Mhz $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a2a46bc48513951a87509d94f97a0529e}\label{at91rm9200__pmc_8h_a2a46bc48513951a87509d94f97a0529e}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+L\+L\+B\+R\+\_\+\+D\+IV}(\+\_\+x\+\_\+)~((\+\_\+x\+\_\+ \& 0xff) $<$$<$ 0)       /$\ast$ Divider $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_ae78c7fae601eccc1ae24faef25ec91cb}\label{at91rm9200__pmc_8h_ae78c7fae601eccc1ae24faef25ec91cb}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+L\+L\+B\+R\+\_\+\+D\+I\+V\+\_\+\+M\+A\+SK}~(0xff)    /$\ast$ Divider mask $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a9e72e309a69f398c18bad6a12c82ac38}\label{at91rm9200__pmc_8h_a9e72e309a69f398c18bad6a12c82ac38}} 
\#define {\bfseries P\+M\+C\+\_\+\+M\+C\+K\+R\+\_\+\+M\+D\+I\+V\+\_\+\+M\+A\+SK}~(3 $<$$<$ 8)        /$\ast$ for masking out the M\+D\+IV field $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a4658dd35bd181ecfb02be8e197b18df2}\label{at91rm9200__pmc_8h_a4658dd35bd181ecfb02be8e197b18df2}} 
\#define {\bfseries P\+M\+C\+\_\+\+M\+C\+K\+R\+\_\+\+M\+D\+I\+V\+\_\+1}~(0 $<$$<$ 8)        /$\ast$ M\+CK = Core/1 $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a88f4c51c9fbb2a70618f2bba0103a434}\label{at91rm9200__pmc_8h_a88f4c51c9fbb2a70618f2bba0103a434}} 
\#define {\bfseries P\+M\+C\+\_\+\+M\+C\+K\+R\+\_\+\+M\+D\+I\+V\+\_\+2}~(1 $<$$<$ 8)        /$\ast$ M\+CK = Core/2 $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a6008d12af5937d3fa36236062cdb568c}\label{at91rm9200__pmc_8h_a6008d12af5937d3fa36236062cdb568c}} 
\#define {\bfseries P\+M\+C\+\_\+\+M\+C\+K\+R\+\_\+\+M\+D\+I\+V\+\_\+3}~(2 $<$$<$ 8)        /$\ast$ M\+CK = Core/3 $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a5b4d2dc4ed058a5d7e92821e1de612da}\label{at91rm9200__pmc_8h_a5b4d2dc4ed058a5d7e92821e1de612da}} 
\#define {\bfseries P\+M\+C\+\_\+\+M\+C\+K\+R\+\_\+\+M\+D\+I\+V\+\_\+4}~(3 $<$$<$ 8)        /$\ast$ M\+CK = Core/4 $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a5b884a47945bd44f0e796b116545141a}\label{at91rm9200__pmc_8h_a5b884a47945bd44f0e796b116545141a}} 
\#define {\bfseries P\+M\+C\+\_\+\+M\+C\+K\+R\+\_\+\+P\+R\+E\+S\+\_\+\+M\+A\+SK}~(7 $<$$<$ 2)        /$\ast$ for masking out the P\+R\+ES field $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a41deca120bb9e8af582bcc36fb74c704}\label{at91rm9200__pmc_8h_a41deca120bb9e8af582bcc36fb74c704}} 
\#define {\bfseries P\+M\+C\+\_\+\+M\+C\+K\+R\+\_\+\+P\+R\+E\+S\+\_\+1}~(0 $<$$<$ 2)        /$\ast$ Core = C\+SS/1 $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a11184a19db82a1bb71fe805d48d2b47b}\label{at91rm9200__pmc_8h_a11184a19db82a1bb71fe805d48d2b47b}} 
\#define {\bfseries P\+M\+C\+\_\+\+M\+C\+K\+R\+\_\+\+P\+R\+E\+S\+\_\+2}~(1 $<$$<$ 2)        /$\ast$ Core = C\+SS/2 $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a02d7a0227ec90ad7b117e274d0c1cb33}\label{at91rm9200__pmc_8h_a02d7a0227ec90ad7b117e274d0c1cb33}} 
\#define {\bfseries P\+M\+C\+\_\+\+M\+C\+K\+R\+\_\+\+P\+R\+E\+S\+\_\+4}~(2 $<$$<$ 2)        /$\ast$ Core = C\+SS/4 $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_ae311919cdb22a892a29d5ab9be73400d}\label{at91rm9200__pmc_8h_ae311919cdb22a892a29d5ab9be73400d}} 
\#define {\bfseries P\+M\+C\+\_\+\+M\+C\+K\+R\+\_\+\+P\+R\+E\+S\+\_\+8}~(3 $<$$<$ 2)        /$\ast$ Core = C\+SS/8 $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_aea214bbd7336c37b3ad3f6ab2b0dd6e2}\label{at91rm9200__pmc_8h_aea214bbd7336c37b3ad3f6ab2b0dd6e2}} 
\#define {\bfseries P\+M\+C\+\_\+\+M\+C\+K\+R\+\_\+\+P\+R\+E\+S\+\_\+16}~(4 $<$$<$ 2)        /$\ast$ Core = C\+SS/16 $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_ad9145f5346dcfa5829873829c1e0eb10}\label{at91rm9200__pmc_8h_ad9145f5346dcfa5829873829c1e0eb10}} 
\#define {\bfseries P\+M\+C\+\_\+\+M\+C\+K\+R\+\_\+\+P\+R\+E\+S\+\_\+32}~(5 $<$$<$ 2)        /$\ast$ Core = C\+SS/32 $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a85fd2075abaf0c1196f7ffc8ed168462}\label{at91rm9200__pmc_8h_a85fd2075abaf0c1196f7ffc8ed168462}} 
\#define {\bfseries P\+M\+C\+\_\+\+M\+C\+K\+R\+\_\+\+P\+R\+E\+S\+\_\+64}~(6 $<$$<$ 2)        /$\ast$ Core = C\+SS/64 $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a5c99222c9a9cf7d95321553581a831d4}\label{at91rm9200__pmc_8h_a5c99222c9a9cf7d95321553581a831d4}} 
\#define {\bfseries P\+M\+C\+\_\+\+M\+C\+K\+R\+\_\+\+C\+S\+S\+\_\+\+M\+A\+SK}~(3 $<$$<$ 0)        /$\ast$ for masking out the C\+SS field $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_aaa176a02516ac30be03e8c156b94b591}\label{at91rm9200__pmc_8h_aaa176a02516ac30be03e8c156b94b591}} 
\#define {\bfseries P\+M\+C\+\_\+\+M\+C\+K\+R\+\_\+\+C\+S\+S\+\_\+\+S\+L\+OW}~(0 $<$$<$ 0)        /$\ast$ Core Source = Slow Clock $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a37ac8e0fc3646bf6044e3338caa481c9}\label{at91rm9200__pmc_8h_a37ac8e0fc3646bf6044e3338caa481c9}} 
\#define {\bfseries P\+M\+C\+\_\+\+M\+C\+K\+R\+\_\+\+C\+S\+S\+\_\+\+M\+A\+IN}~(1 $<$$<$ 0)        /$\ast$ Core Source = Main Oscillator $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_acefe3855b17d798d1286a68e768e6578}\label{at91rm9200__pmc_8h_acefe3855b17d798d1286a68e768e6578}} 
\#define {\bfseries P\+M\+C\+\_\+\+M\+C\+K\+R\+\_\+\+C\+S\+S\+\_\+\+P\+L\+LA}~(2 $<$$<$ 0)        /$\ast$ Core Source = P\+LL A $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a4db073447d03a9dfb93a55017a4926a3}\label{at91rm9200__pmc_8h_a4db073447d03a9dfb93a55017a4926a3}} 
\#define {\bfseries P\+M\+C\+\_\+\+M\+C\+K\+R\+\_\+\+C\+S\+S\+\_\+\+P\+L\+LB}~(3 $<$$<$ 0)        /$\ast$ Core Source = P\+LL B $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a88c044a576b9792e9bf9acad9e5619b3}\label{at91rm9200__pmc_8h_a88c044a576b9792e9bf9acad9e5619b3}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+C\+K\+R\+\_\+\+P\+R\+E\+S\+\_\+1}~(0 $<$$<$ 2)        /$\ast$ Peripheral Clock = C\+SS/1 $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_ab739824d17b54727d2a1a6550598d2e3}\label{at91rm9200__pmc_8h_ab739824d17b54727d2a1a6550598d2e3}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+C\+K\+R\+\_\+\+P\+R\+E\+S\+\_\+2}~(1 $<$$<$ 2)        /$\ast$ Peripheral Clock = C\+SS/2 $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a7511115977a5e4b6043948e4704f692f}\label{at91rm9200__pmc_8h_a7511115977a5e4b6043948e4704f692f}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+C\+K\+R\+\_\+\+P\+R\+E\+S\+\_\+4}~(2 $<$$<$ 2)        /$\ast$ Peripheral Clock = C\+SS/4 $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a5c7b3a51060ae06eed27f59c2d9cca04}\label{at91rm9200__pmc_8h_a5c7b3a51060ae06eed27f59c2d9cca04}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+C\+K\+R\+\_\+\+P\+R\+E\+S\+\_\+8}~(3 $<$$<$ 2)        /$\ast$ Peripheral Clock = C\+SS/8 $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a2109e76b7e48391bbad5681665de3685}\label{at91rm9200__pmc_8h_a2109e76b7e48391bbad5681665de3685}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+C\+K\+R\+\_\+\+P\+R\+E\+S\+\_\+16}~(4 $<$$<$ 2)        /$\ast$ Peripheral Clock = C\+SS/16 $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a9154181bcd4f04954ad3af557f508d75}\label{at91rm9200__pmc_8h_a9154181bcd4f04954ad3af557f508d75}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+C\+K\+R\+\_\+\+P\+R\+E\+S\+\_\+32}~(5 $<$$<$ 2)        /$\ast$ Peripheral Clock = C\+SS/32 $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a1caf00a8378020778b702defa026bbaf}\label{at91rm9200__pmc_8h_a1caf00a8378020778b702defa026bbaf}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+C\+K\+R\+\_\+\+P\+R\+E\+S\+\_\+64}~(6 $<$$<$ 2)        /$\ast$ Peripheral Clock = C\+SS/64 $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a8cc368cbe87132a68ea5c9fcab027d74}\label{at91rm9200__pmc_8h_a8cc368cbe87132a68ea5c9fcab027d74}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+C\+K\+R\+\_\+\+C\+S\+S\+\_\+\+S\+L\+OW}~(0 $<$$<$ 0)        /$\ast$ Peripheral Clock Source = Slow Clock $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a84293ac2645b249a67a109cbeeddf9c1}\label{at91rm9200__pmc_8h_a84293ac2645b249a67a109cbeeddf9c1}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+C\+K\+R\+\_\+\+C\+S\+S\+\_\+\+M\+A\+IN}~(1 $<$$<$ 0)        /$\ast$ Peripheral Clock Source = Main Oscillator $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a76c02cea8ac197b4649413a3ae1603bb}\label{at91rm9200__pmc_8h_a76c02cea8ac197b4649413a3ae1603bb}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+C\+K\+R\+\_\+\+C\+S\+S\+\_\+\+P\+L\+LA}~(2 $<$$<$ 0)        /$\ast$ Peripheral Clock Source = P\+LL A $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_ac38fbb752a4bcfe30c628b2a02795ba5}\label{at91rm9200__pmc_8h_ac38fbb752a4bcfe30c628b2a02795ba5}} 
\#define {\bfseries P\+M\+C\+\_\+\+P\+C\+K\+R\+\_\+\+C\+S\+S\+\_\+\+P\+L\+LB}~(3 $<$$<$ 0)        /$\ast$ Peripheral Clock Source = P\+LL B $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a7883b71f2f61cf3d4830422f3db4cfc2}\label{at91rm9200__pmc_8h_a7883b71f2f61cf3d4830422f3db4cfc2}} 
\#define {\bfseries P\+M\+C\+\_\+\+I\+N\+T\+\_\+\+P\+C\+K7\+\_\+\+R\+DY}~B\+I\+T15
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a87edc6a378d822dc42fa2f59f0369a52}\label{at91rm9200__pmc_8h_a87edc6a378d822dc42fa2f59f0369a52}} 
\#define {\bfseries P\+M\+C\+\_\+\+I\+N\+T\+\_\+\+P\+C\+K6\+\_\+\+R\+DY}~B\+I\+T14
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_afd3cc932ae0355b444a0f0d76ef70340}\label{at91rm9200__pmc_8h_afd3cc932ae0355b444a0f0d76ef70340}} 
\#define {\bfseries P\+M\+C\+\_\+\+I\+N\+T\+\_\+\+P\+C\+K5\+\_\+\+R\+DY}~B\+I\+T13
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_af413d7a5e22327535b4a1aa8fe040518}\label{at91rm9200__pmc_8h_af413d7a5e22327535b4a1aa8fe040518}} 
\#define {\bfseries P\+M\+C\+\_\+\+I\+N\+T\+\_\+\+P\+C\+K4\+\_\+\+R\+DY}~B\+I\+T12
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_ad3e58dcdb889abe4ba9b96e689ad76a5}\label{at91rm9200__pmc_8h_ad3e58dcdb889abe4ba9b96e689ad76a5}} 
\#define {\bfseries P\+M\+C\+\_\+\+I\+N\+T\+\_\+\+P\+C\+K3\+\_\+\+R\+DY}~B\+I\+T11
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a95ecf8251d4c7cb3d3362397152a6ef4}\label{at91rm9200__pmc_8h_a95ecf8251d4c7cb3d3362397152a6ef4}} 
\#define {\bfseries P\+M\+C\+\_\+\+I\+N\+T\+\_\+\+P\+C\+K2\+\_\+\+R\+DY}~B\+I\+T10
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a1b2c661c31a7529d5aa7f292535e4a1d}\label{at91rm9200__pmc_8h_a1b2c661c31a7529d5aa7f292535e4a1d}} 
\#define {\bfseries P\+M\+C\+\_\+\+I\+N\+T\+\_\+\+P\+C\+K1\+\_\+\+R\+DY}~B\+I\+T9
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_aba22747218bc761ea94c35c2e46ed43b}\label{at91rm9200__pmc_8h_aba22747218bc761ea94c35c2e46ed43b}} 
\#define {\bfseries P\+M\+C\+\_\+\+I\+N\+T\+\_\+\+P\+C\+K0\+\_\+\+R\+DY}~B\+I\+T8
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a59239d47e3e140aecfdc6fd8f12cd513}\label{at91rm9200__pmc_8h_a59239d47e3e140aecfdc6fd8f12cd513}} 
\#define {\bfseries P\+M\+C\+\_\+\+I\+N\+T\+\_\+\+M\+C\+K\+\_\+\+R\+DY}~B\+I\+T3
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_ad2004759847fca378b19d2083a57a2ec}\label{at91rm9200__pmc_8h_ad2004759847fca378b19d2083a57a2ec}} 
\#define {\bfseries P\+M\+C\+\_\+\+I\+N\+T\+\_\+\+L\+O\+C\+KB}~B\+I\+T2
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_ade8b00cd5a0b5ca242ee147881a1c57c}\label{at91rm9200__pmc_8h_ade8b00cd5a0b5ca242ee147881a1c57c}} 
\#define {\bfseries P\+M\+C\+\_\+\+I\+N\+T\+\_\+\+L\+C\+KA}~B\+I\+T1
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_ad28133d5b45e08df806e260e0f4d3044}\label{at91rm9200__pmc_8h_ad28133d5b45e08df806e260e0f4d3044}} 
\#define {\bfseries P\+M\+C\+\_\+\+I\+N\+T\+\_\+\+M\+O\+S\+CS}~B\+I\+T0
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_a084f31e527dec185a0eb21dc5d72289f}\label{at91rm9200__pmc_8h_a084f31e527dec185a0eb21dc5d72289f}} 
int {\bfseries at91rm9200\+\_\+get\+\_\+mainclk} (void)
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_ac6f6c1c0cf759befc86ceddb91706a82}\label{at91rm9200__pmc_8h_ac6f6c1c0cf759befc86ceddb91706a82}} 
int {\bfseries at91rm9200\+\_\+get\+\_\+slck} (void)
\item 
\mbox{\Hypertarget{at91rm9200__pmc_8h_ad88895dc34e7d43595c4515a9d2fd86f}\label{at91rm9200__pmc_8h_ad88895dc34e7d43595c4515a9d2fd86f}} 
int {\bfseries at91rm9200\+\_\+get\+\_\+mck} (void)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
A\+T91\+R\+M9200 Power Management and Clock definitions. 

