# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_9.srcs/sources_1/new/shfit.v" \
"../../../../project_9.srcs/sources_1/new/sync_sr.v" \
"../../../../project_9.srcs/sources_1/new/synch_up.v" \
"../../../../project_9.srcs/sources_1/new/tff.v" \
"../../../../project_9.srcs/sim_1/new/sync_sr_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
