Starting process: module

Starting process: 

SCUBA, Version Diamond (64-bit) 3.11.2.446
Thu Jun 18 10:02:22 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : /usr/local/diamond/3.11_x64/ispfpga/bin/lin64/scuba -w -n LFSR1 -lang verilog -synth lse -bus_exp 7 -bb -arch xo2c00 -type lfsr -stage 16 -feedback_poly b400 -init_seed 3729 -parallel_out 
    Circuit name     : LFSR1
    Module type      : lfsr
    Module Version   : 3.7
    Ports            : 
	Inputs       : Clk, Enb, Rst
	Outputs      : Dout[15:0]
    I/O buffer       : not inserted
    EDIF output      : LFSR1.edn
    Verilog output   : LFSR1.v
    Verilog template : LFSR1_tmpl.v
    Verilog testbench: tb_LFSR1_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : LFSR1.srp
    Estimated Resource Usage:
            LUT : 1
            Reg : 16

END   SCUBA Module Synthesis

File: LFSR1.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


