library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity sign_ext6 is
port( input : in std_logic_vector(

)