

================================================================
== Vivado HLS Report for 'PE_A_dummy'
================================================================
* Date:           Sun Mar 22 14:27:14 2020

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 1.458 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66| 0.330 us | 0.330 us |   66|   66|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       64|       64|         2|          1|          1|    64|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_A_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str210, i32 0, i32 0, [1 x i8]* @p_str211, [1 x i8]* @p_str212, [1 x i8]* @p_str213, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str214, [1 x i8]* @p_str215)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.60ns)   --->   "br label %.preheader" [src/kernel_xilinx.cpp:505]   --->   Operation 6 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.59>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten95 = phi i7 [ 0, %0 ], [ %add_ln505, %hls_label_17 ]" [src/kernel_xilinx.cpp:505]   --->   Operation 7 'phi' 'indvar_flatten95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.59ns)   --->   "%icmp_ln505 = icmp eq i7 %indvar_flatten95, -64" [src/kernel_xilinx.cpp:505]   --->   Operation 8 'icmp' 'icmp_ln505' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.40ns)   --->   "%add_ln505 = add i7 %indvar_flatten95, 1" [src/kernel_xilinx.cpp:505]   --->   Operation 9 'add' 'add_ln505' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %icmp_ln505, label %1, label %hls_label_17" [src/kernel_xilinx.cpp:505]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.45>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = (!icmp_ln505)> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str20)" [src/kernel_xilinx.cpp:517]   --->   Operation 12 'specregionbegin' 'tmp' <Predicate = (!icmp_ln505)> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [src/kernel_xilinx.cpp:518]   --->   Operation 13 'specpipeline' <Predicate = (!icmp_ln505)> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (1.45ns)   --->   "%tmp_V_0 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %fifo_A_in_V_V)" [src/kernel_xilinx.cpp:521]   --->   Operation 14 'read' 'tmp_V_0' <Predicate = (!icmp_ln505)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str20, i32 %tmp)" [src/kernel_xilinx.cpp:523]   --->   Operation 15 'specregionend' 'empty_73' <Predicate = (!icmp_ln505)> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "br label %.preheader" [src/kernel_xilinx.cpp:517]   --->   Operation 16 'br' <Predicate = (!icmp_ln505)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "ret void" [src/kernel_xilinx.cpp:528]   --->   Operation 17 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten95', src/kernel_xilinx.cpp:505) with incoming values : ('add_ln505', src/kernel_xilinx.cpp:505) [5]  (0.603 ns)

 <State 2>: 0.6ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten95', src/kernel_xilinx.cpp:505) with incoming values : ('add_ln505', src/kernel_xilinx.cpp:505) [5]  (0 ns)
	'icmp' operation ('icmp_ln505', src/kernel_xilinx.cpp:505) [6]  (0.6 ns)

 <State 3>: 1.46ns
The critical path consists of the following:
	fifo read on port 'fifo_A_in_V_V' (src/kernel_xilinx.cpp:521) [13]  (1.46 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
