--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/j/a/jains/Documents/6.111/finalProj/6111_Project/6111_Project.ise
-intstyle ise -v 3 -s 4 -xml lab5 lab5.ncd -o lab5.twr lab5.pcf -ucf
/afs/athena.mit.edu/user/j/a/jains/Documents/6.111/finalProj/6111_Project/src/labkit.ucf

Design file:              lab5.ncd
Physical constraint file: lab5.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|   -0.990(F)|    1.539(F)|analyzer1_clock_OBUF|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
--------------+------------+------------+--------------------+--------+
              |  Setup to  |  Hold to   |                    | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
--------------+------------+------------+--------------------+--------+
button_down   |    4.373(R)|   -1.141(R)|analyzer4_clock_OBUF|   0.000|
button_enter  |    3.563(R)|   -1.267(R)|analyzer4_clock_OBUF|   0.000|
button_up     |    4.788(R)|   -2.300(R)|analyzer4_clock_OBUF|   0.000|
flash_data<0> |    0.129(R)|    0.143(R)|analyzer4_clock_OBUF|   0.000|
flash_data<1> |    0.276(R)|   -0.004(R)|analyzer4_clock_OBUF|   0.000|
flash_data<2> |   -0.838(R)|    1.110(R)|analyzer4_clock_OBUF|   0.000|
flash_data<3> |   -0.760(R)|    1.032(R)|analyzer4_clock_OBUF|   0.000|
flash_data<4> |   -0.204(R)|    0.476(R)|analyzer4_clock_OBUF|   0.000|
flash_data<5> |    0.360(R)|   -0.088(R)|analyzer4_clock_OBUF|   0.000|
flash_data<6> |    0.166(R)|    0.106(R)|analyzer4_clock_OBUF|   0.000|
flash_data<7> |    0.112(R)|    0.160(R)|analyzer4_clock_OBUF|   0.000|
flash_data<8> |   -0.054(R)|    0.326(R)|analyzer4_clock_OBUF|   0.000|
flash_data<9> |    0.622(R)|   -0.350(R)|analyzer4_clock_OBUF|   0.000|
flash_data<10>|   -0.335(R)|    0.607(R)|analyzer4_clock_OBUF|   0.000|
flash_data<11>|   -0.701(R)|    0.973(R)|analyzer4_clock_OBUF|   0.000|
flash_data<12>|   -0.382(R)|    0.654(R)|analyzer4_clock_OBUF|   0.000|
flash_data<13>|   -0.278(R)|    0.550(R)|analyzer4_clock_OBUF|   0.000|
flash_data<14>|    0.011(R)|    0.261(R)|analyzer4_clock_OBUF|   0.000|
flash_data<15>|    0.695(R)|   -0.423(R)|analyzer4_clock_OBUF|   0.000|
flash_sts     |    2.413(R)|   -0.694(R)|analyzer4_clock_OBUF|   0.000|
switch<0>     |    5.484(R)|   -0.276(R)|analyzer4_clock_OBUF|   0.000|
switch<1>     |    5.704(R)|   -1.205(R)|analyzer4_clock_OBUF|   0.000|
switch<2>     |    4.792(R)|   -0.341(R)|analyzer4_clock_OBUF|   0.000|
switch<3>     |    4.895(R)|   -0.259(R)|analyzer4_clock_OBUF|   0.000|
switch<4>     |    4.648(R)|    0.519(R)|analyzer4_clock_OBUF|   0.000|
switch<5>     |    2.220(R)|   -0.086(R)|analyzer4_clock_OBUF|   0.000|
switch<6>     |    2.083(R)|   -0.339(R)|analyzer4_clock_OBUF|   0.000|
switch<7>     |    2.707(R)|   -0.600(R)|analyzer4_clock_OBUF|   0.000|
user1<23>     |    4.529(R)|   -2.519(R)|analyzer4_clock_OBUF|   0.000|
user1<24>     |    3.864(R)|   -3.592(R)|analyzer4_clock_OBUF|   0.000|
user1<25>     |    3.870(R)|   -3.598(R)|analyzer4_clock_OBUF|   0.000|
user1<26>     |    4.792(R)|   -4.520(R)|analyzer4_clock_OBUF|   0.000|
user1<27>     |    3.136(R)|   -2.864(R)|analyzer4_clock_OBUF|   0.000|
user1<28>     |    2.834(R)|   -2.562(R)|analyzer4_clock_OBUF|   0.000|
user1<29>     |    2.493(R)|   -2.221(R)|analyzer4_clock_OBUF|   0.000|
user1<30>     |    2.210(R)|   -1.938(R)|analyzer4_clock_OBUF|   0.000|
user1<31>     |    1.580(R)|   -1.308(R)|analyzer4_clock_OBUF|   0.000|
--------------+------------+------------+--------------------+--------+

Clock ac97_bit_clock to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
ac97_sdata_out    |   13.216(R)|analyzer1_clock_OBUF|   0.000|
ac97_synch        |   13.019(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<1> |   18.764(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<3> |   18.892(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<8> |   15.922(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<9> |   15.595(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<10>|   15.194(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<11>|   14.634(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<12>|   14.933(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<13>|   16.322(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<14>|   15.406(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<15>|   15.474(F)|analyzer1_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
analyzer1_data<0> |   14.147(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_clock   |   17.254(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_data<0> |   13.449(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_data<1> |   13.909(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_data<2> |   13.734(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_data<3> |   13.694(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_data<4> |   15.285(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_data<5> |   14.423(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_data<6> |   15.356(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_data<7> |   14.225(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<14>|   13.647(R)|analyzer4_clock_OBUF|   0.000|
audio_reset_b     |   12.254(R)|analyzer4_clock_OBUF|   0.000|
disp_clock        |    9.385(R)|analyzer4_clock_OBUF|   0.000|
flash_address<1>  |   10.883(R)|analyzer4_clock_OBUF|   0.000|
flash_address<2>  |    9.394(R)|analyzer4_clock_OBUF|   0.000|
flash_address<3>  |    9.436(R)|analyzer4_clock_OBUF|   0.000|
flash_address<4>  |    9.760(R)|analyzer4_clock_OBUF|   0.000|
flash_address<5>  |   10.070(R)|analyzer4_clock_OBUF|   0.000|
flash_address<6>  |   10.403(R)|analyzer4_clock_OBUF|   0.000|
flash_address<7>  |   10.141(R)|analyzer4_clock_OBUF|   0.000|
flash_address<8>  |   10.162(R)|analyzer4_clock_OBUF|   0.000|
flash_address<9>  |   10.195(R)|analyzer4_clock_OBUF|   0.000|
flash_address<10> |    9.442(R)|analyzer4_clock_OBUF|   0.000|
flash_address<11> |   10.518(R)|analyzer4_clock_OBUF|   0.000|
flash_address<12> |    9.844(R)|analyzer4_clock_OBUF|   0.000|
flash_address<13> |    9.479(R)|analyzer4_clock_OBUF|   0.000|
flash_address<14> |    9.793(R)|analyzer4_clock_OBUF|   0.000|
flash_address<15> |   10.442(R)|analyzer4_clock_OBUF|   0.000|
flash_address<16> |   10.179(R)|analyzer4_clock_OBUF|   0.000|
flash_address<17> |   10.162(R)|analyzer4_clock_OBUF|   0.000|
flash_address<18> |   10.513(R)|analyzer4_clock_OBUF|   0.000|
flash_address<19> |   10.600(R)|analyzer4_clock_OBUF|   0.000|
flash_address<20> |   11.353(R)|analyzer4_clock_OBUF|   0.000|
flash_address<21> |   10.906(R)|analyzer4_clock_OBUF|   0.000|
flash_address<22> |   11.120(R)|analyzer4_clock_OBUF|   0.000|
flash_address<23> |    9.364(R)|analyzer4_clock_OBUF|   0.000|
flash_ce_b        |   11.541(R)|analyzer4_clock_OBUF|   0.000|
flash_data<0>     |   10.496(R)|analyzer4_clock_OBUF|   0.000|
flash_data<1>     |   11.453(R)|analyzer4_clock_OBUF|   0.000|
flash_data<2>     |   11.173(R)|analyzer4_clock_OBUF|   0.000|
flash_data<3>     |   11.177(R)|analyzer4_clock_OBUF|   0.000|
flash_data<4>     |   10.837(R)|analyzer4_clock_OBUF|   0.000|
flash_data<5>     |   10.836(R)|analyzer4_clock_OBUF|   0.000|
flash_data<6>     |   11.474(R)|analyzer4_clock_OBUF|   0.000|
flash_data<7>     |   11.475(R)|analyzer4_clock_OBUF|   0.000|
flash_data<8>     |   10.812(R)|analyzer4_clock_OBUF|   0.000|
flash_data<9>     |   12.504(R)|analyzer4_clock_OBUF|   0.000|
flash_data<10>    |   10.533(R)|analyzer4_clock_OBUF|   0.000|
flash_data<11>    |   10.539(R)|analyzer4_clock_OBUF|   0.000|
flash_data<12>    |   10.508(R)|analyzer4_clock_OBUF|   0.000|
flash_data<13>    |   11.147(R)|analyzer4_clock_OBUF|   0.000|
flash_data<14>    |   11.149(R)|analyzer4_clock_OBUF|   0.000|
flash_data<15>    |   12.229(R)|analyzer4_clock_OBUF|   0.000|
flash_oe_b        |    9.750(R)|analyzer4_clock_OBUF|   0.000|
flash_reset_b     |    9.531(R)|analyzer4_clock_OBUF|   0.000|
flash_we_b        |    9.470(R)|analyzer4_clock_OBUF|   0.000|
led<0>            |   11.039(R)|analyzer4_clock_OBUF|   0.000|
led<7>            |   10.463(R)|analyzer4_clock_OBUF|   0.000|
user1<22>         |   13.644(R)|analyzer4_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    8.448|         |   10.264|    3.283|
clock_27mhz    |    2.610|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    3.057|         |         |         |
clock_27mhz    |   11.751|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+------------------+---------+
Source Pad     |Destination Pad   |  Delay  |
---------------+------------------+---------+
ac97_bit_clock |analyzer1_clock   |   17.015|
ac97_sdata_in  |analyzer1_data<2> |   14.662|
clock_27mhz    |analyzer4_clock   |   16.071|
user1<23>      |analyzer4_data<15>|   15.105|
user1<24>      |analyzer4_data<0> |   10.168|
user1<25>      |analyzer4_data<1> |   10.826|
user1<26>      |analyzer4_data<2> |   10.270|
user1<27>      |analyzer4_data<3> |   12.746|
user1<28>      |analyzer4_data<4> |   12.745|
user1<29>      |analyzer4_data<5> |   16.337|
user1<30>      |analyzer4_data<6> |   16.235|
user1<31>      |analyzer4_data<7> |   15.974|
---------------+------------------+---------+


Analysis completed Sun Dec  7 16:03:11 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 362 MB



