# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab3.srcs/sources_1/new/dual_moving_avg.vhd" \
"../../../../lab3.srcs/sim_1/imports/Telegram Desktop/moving_average_simulation.vhd" \

# Do not sort compile order
nosort
