
STM32L451RCT_FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000069b8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  08006b58  08006b58  00016b58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006bf0  08006bf0  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08006bf0  08006bf0  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006bf0  08006bf0  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006bf0  08006bf0  00016bf0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006bf4  08006bf4  00016bf4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08006bf8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000019c8  20000010  08006c08  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200019d8  08006c08  000219d8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a166  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000373d  00000000  00000000  0003a1a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012a0  00000000  00000000  0003d8e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001118  00000000  00000000  0003eb88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000232ed  00000000  00000000  0003fca0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000153cd  00000000  00000000  00062f8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d04ec  00000000  00000000  0007835a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00148846  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b4c  00000000  00000000  0014889c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000010 	.word	0x20000010
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006b40 	.word	0x08006b40

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000014 	.word	0x20000014
 80001dc:	08006b40 	.word	0x08006b40

080001e0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80001e0:	b580      	push	{r7, lr}
 80001e2:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80001e4:	4a04      	ldr	r2, [pc, #16]	; (80001f8 <MX_FREERTOS_Init+0x18>)
 80001e6:	2100      	movs	r1, #0
 80001e8:	4804      	ldr	r0, [pc, #16]	; (80001fc <MX_FREERTOS_Init+0x1c>)
 80001ea:	f003 f807 	bl	80031fc <osThreadNew>
 80001ee:	4603      	mov	r3, r0
 80001f0:	4a03      	ldr	r2, [pc, #12]	; (8000200 <MX_FREERTOS_Init+0x20>)
 80001f2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80001f4:	bf00      	nop
 80001f6:	bd80      	pop	{r7, pc}
 80001f8:	08006b8c 	.word	0x08006b8c
 80001fc:	08000205 	.word	0x08000205
 8000200:	20001908 	.word	0x20001908

08000204 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000204:	b580      	push	{r7, lr}
 8000206:	b082      	sub	sp, #8
 8000208:	af00      	add	r7, sp, #0
 800020a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800020c:	2001      	movs	r0, #1
 800020e:	f003 f887 	bl	8003320 <osDelay>
 8000212:	e7fb      	b.n	800020c <StartDefaultTask+0x8>

08000214 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000214:	b580      	push	{r7, lr}
 8000216:	b08a      	sub	sp, #40	; 0x28
 8000218:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800021a:	f107 0314 	add.w	r3, r7, #20
 800021e:	2200      	movs	r2, #0
 8000220:	601a      	str	r2, [r3, #0]
 8000222:	605a      	str	r2, [r3, #4]
 8000224:	609a      	str	r2, [r3, #8]
 8000226:	60da      	str	r2, [r3, #12]
 8000228:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800022a:	4b2e      	ldr	r3, [pc, #184]	; (80002e4 <MX_GPIO_Init+0xd0>)
 800022c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800022e:	4a2d      	ldr	r2, [pc, #180]	; (80002e4 <MX_GPIO_Init+0xd0>)
 8000230:	f043 0304 	orr.w	r3, r3, #4
 8000234:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000236:	4b2b      	ldr	r3, [pc, #172]	; (80002e4 <MX_GPIO_Init+0xd0>)
 8000238:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800023a:	f003 0304 	and.w	r3, r3, #4
 800023e:	613b      	str	r3, [r7, #16]
 8000240:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000242:	4b28      	ldr	r3, [pc, #160]	; (80002e4 <MX_GPIO_Init+0xd0>)
 8000244:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000246:	4a27      	ldr	r2, [pc, #156]	; (80002e4 <MX_GPIO_Init+0xd0>)
 8000248:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800024c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800024e:	4b25      	ldr	r3, [pc, #148]	; (80002e4 <MX_GPIO_Init+0xd0>)
 8000250:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000252:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000256:	60fb      	str	r3, [r7, #12]
 8000258:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800025a:	4b22      	ldr	r3, [pc, #136]	; (80002e4 <MX_GPIO_Init+0xd0>)
 800025c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800025e:	4a21      	ldr	r2, [pc, #132]	; (80002e4 <MX_GPIO_Init+0xd0>)
 8000260:	f043 0302 	orr.w	r3, r3, #2
 8000264:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000266:	4b1f      	ldr	r3, [pc, #124]	; (80002e4 <MX_GPIO_Init+0xd0>)
 8000268:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800026a:	f003 0302 	and.w	r3, r3, #2
 800026e:	60bb      	str	r3, [r7, #8]
 8000270:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000272:	4b1c      	ldr	r3, [pc, #112]	; (80002e4 <MX_GPIO_Init+0xd0>)
 8000274:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000276:	4a1b      	ldr	r2, [pc, #108]	; (80002e4 <MX_GPIO_Init+0xd0>)
 8000278:	f043 0301 	orr.w	r3, r3, #1
 800027c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800027e:	4b19      	ldr	r3, [pc, #100]	; (80002e4 <MX_GPIO_Init+0xd0>)
 8000280:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000282:	f003 0301 	and.w	r3, r3, #1
 8000286:	607b      	str	r3, [r7, #4]
 8000288:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED1_Pin|LED2_Pin, GPIO_PIN_RESET);
 800028a:	2200      	movs	r2, #0
 800028c:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8000290:	4815      	ldr	r0, [pc, #84]	; (80002e8 <MX_GPIO_Init+0xd4>)
 8000292:	f000 fdbf 	bl	8000e14 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin;
 8000296:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 800029a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800029c:	2301      	movs	r3, #1
 800029e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002a0:	2300      	movs	r3, #0
 80002a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002a4:	2300      	movs	r3, #0
 80002a6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80002a8:	f107 0314 	add.w	r3, r7, #20
 80002ac:	4619      	mov	r1, r3
 80002ae:	480e      	ldr	r0, [pc, #56]	; (80002e8 <MX_GPIO_Init+0xd4>)
 80002b0:	f000 fc36 	bl	8000b20 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(INT_MAG_GPIO_Port, &GPIO_InitStruct);
*/
  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = INT_IMU_Pin;
 80002b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80002b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80002ba:	4b0c      	ldr	r3, [pc, #48]	; (80002ec <MX_GPIO_Init+0xd8>)
 80002bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002be:	2300      	movs	r3, #0
 80002c0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(INT_IMU_GPIO_Port, &GPIO_InitStruct);
 80002c2:	f107 0314 	add.w	r3, r7, #20
 80002c6:	4619      	mov	r1, r3
 80002c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80002cc:	f000 fc28 	bl	8000b20 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80002d0:	2200      	movs	r2, #0
 80002d2:	2105      	movs	r1, #5
 80002d4:	2028      	movs	r0, #40	; 0x28
 80002d6:	f000 fbec 	bl	8000ab2 <HAL_NVIC_SetPriority>
  //HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);

}
 80002da:	bf00      	nop
 80002dc:	3728      	adds	r7, #40	; 0x28
 80002de:	46bd      	mov	sp, r7
 80002e0:	bd80      	pop	{r7, pc}
 80002e2:	bf00      	nop
 80002e4:	40021000 	.word	0x40021000
 80002e8:	48000800 	.word	0x48000800
 80002ec:	10110000 	.word	0x10110000

080002f0 <enableIRQ>:

/* USER CODE BEGIN 2 */


void enableIRQ( void )
{
 80002f0:	b580      	push	{r7, lr}
 80002f2:	af00      	add	r7, sp, #0
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80002f4:	2028      	movs	r0, #40	; 0x28
 80002f6:	f000 fbf8 	bl	8000aea <HAL_NVIC_EnableIRQ>
}
 80002fa:	bf00      	nop
 80002fc:	bd80      	pop	{r7, pc}

080002fe <HAL_GPIO_EXTI_Callback>:


/* Redefined _weak system callback */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80002fe:	b580      	push	{r7, lr}
 8000300:	b082      	sub	sp, #8
 8000302:	af00      	add	r7, sp, #0
 8000304:	4603      	mov	r3, r0
 8000306:	80fb      	strh	r3, [r7, #6]

	if(GPIO_Pin == INT_MAG_Pin)
 8000308:	88fb      	ldrh	r3, [r7, #6]
 800030a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800030e:	d101      	bne.n	8000314 <HAL_GPIO_EXTI_Callback+0x16>
	{
		// Execute callback here
		MLX90393_DRDYCallback();
 8000310:	f006 fbb4 	bl	8006a7c <MLX90393_DRDYCallback>
	}


	if(GPIO_Pin == INT_IMU_Pin)
 8000314:	88fb      	ldrh	r3, [r7, #6]
 8000316:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800031a:	d101      	bne.n	8000320 <HAL_GPIO_EXTI_Callback+0x22>
	{
		// Execute callback here
		IIM42652_DRDYCallback();
 800031c:	f006 f9f0 	bl	8006700 <IIM42652_DRDYCallback>
	}
}
 8000320:	bf00      	nop
 8000322:	3708      	adds	r7, #8
 8000324:	46bd      	mov	sp, r7
 8000326:	bd80      	pop	{r7, pc}

08000328 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000328:	b580      	push	{r7, lr}
 800032a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800032c:	4b1b      	ldr	r3, [pc, #108]	; (800039c <MX_I2C2_Init+0x74>)
 800032e:	4a1c      	ldr	r2, [pc, #112]	; (80003a0 <MX_I2C2_Init+0x78>)
 8000330:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10909CEC;
 8000332:	4b1a      	ldr	r3, [pc, #104]	; (800039c <MX_I2C2_Init+0x74>)
 8000334:	4a1b      	ldr	r2, [pc, #108]	; (80003a4 <MX_I2C2_Init+0x7c>)
 8000336:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000338:	4b18      	ldr	r3, [pc, #96]	; (800039c <MX_I2C2_Init+0x74>)
 800033a:	2200      	movs	r2, #0
 800033c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800033e:	4b17      	ldr	r3, [pc, #92]	; (800039c <MX_I2C2_Init+0x74>)
 8000340:	2201      	movs	r2, #1
 8000342:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000344:	4b15      	ldr	r3, [pc, #84]	; (800039c <MX_I2C2_Init+0x74>)
 8000346:	2200      	movs	r2, #0
 8000348:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800034a:	4b14      	ldr	r3, [pc, #80]	; (800039c <MX_I2C2_Init+0x74>)
 800034c:	2200      	movs	r2, #0
 800034e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000350:	4b12      	ldr	r3, [pc, #72]	; (800039c <MX_I2C2_Init+0x74>)
 8000352:	2200      	movs	r2, #0
 8000354:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000356:	4b11      	ldr	r3, [pc, #68]	; (800039c <MX_I2C2_Init+0x74>)
 8000358:	2200      	movs	r2, #0
 800035a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800035c:	4b0f      	ldr	r3, [pc, #60]	; (800039c <MX_I2C2_Init+0x74>)
 800035e:	2200      	movs	r2, #0
 8000360:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000362:	480e      	ldr	r0, [pc, #56]	; (800039c <MX_I2C2_Init+0x74>)
 8000364:	f000 fd86 	bl	8000e74 <HAL_I2C_Init>
 8000368:	4603      	mov	r3, r0
 800036a:	2b00      	cmp	r3, #0
 800036c:	d001      	beq.n	8000372 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800036e:	f000 f974 	bl	800065a <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000372:	2100      	movs	r1, #0
 8000374:	4809      	ldr	r0, [pc, #36]	; (800039c <MX_I2C2_Init+0x74>)
 8000376:	f001 fcad 	bl	8001cd4 <HAL_I2CEx_ConfigAnalogFilter>
 800037a:	4603      	mov	r3, r0
 800037c:	2b00      	cmp	r3, #0
 800037e:	d001      	beq.n	8000384 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000380:	f000 f96b 	bl	800065a <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000384:	2100      	movs	r1, #0
 8000386:	4805      	ldr	r0, [pc, #20]	; (800039c <MX_I2C2_Init+0x74>)
 8000388:	f001 fcef 	bl	8001d6a <HAL_I2CEx_ConfigDigitalFilter>
 800038c:	4603      	mov	r3, r0
 800038e:	2b00      	cmp	r3, #0
 8000390:	d001      	beq.n	8000396 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000392:	f000 f962 	bl	800065a <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000396:	bf00      	nop
 8000398:	bd80      	pop	{r7, pc}
 800039a:	bf00      	nop
 800039c:	2000190c 	.word	0x2000190c
 80003a0:	40005800 	.word	0x40005800
 80003a4:	10909cec 	.word	0x10909cec

080003a8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80003a8:	b580      	push	{r7, lr}
 80003aa:	b0a2      	sub	sp, #136	; 0x88
 80003ac:	af00      	add	r7, sp, #0
 80003ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003b0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80003b4:	2200      	movs	r2, #0
 80003b6:	601a      	str	r2, [r3, #0]
 80003b8:	605a      	str	r2, [r3, #4]
 80003ba:	609a      	str	r2, [r3, #8]
 80003bc:	60da      	str	r2, [r3, #12]
 80003be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80003c0:	f107 0310 	add.w	r3, r7, #16
 80003c4:	2264      	movs	r2, #100	; 0x64
 80003c6:	2100      	movs	r1, #0
 80003c8:	4618      	mov	r0, r3
 80003ca:	f006 fbb1 	bl	8006b30 <memset>
  if(i2cHandle->Instance==I2C2)
 80003ce:	687b      	ldr	r3, [r7, #4]
 80003d0:	681b      	ldr	r3, [r3, #0]
 80003d2:	4a20      	ldr	r2, [pc, #128]	; (8000454 <HAL_I2C_MspInit+0xac>)
 80003d4:	4293      	cmp	r3, r2
 80003d6:	d138      	bne.n	800044a <HAL_I2C_MspInit+0xa2>
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80003d8:	2380      	movs	r3, #128	; 0x80
 80003da:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80003dc:	2300      	movs	r3, #0
 80003de:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80003e0:	f107 0310 	add.w	r3, r7, #16
 80003e4:	4618      	mov	r0, r3
 80003e6:	f002 fb5f 	bl	8002aa8 <HAL_RCCEx_PeriphCLKConfig>
 80003ea:	4603      	mov	r3, r0
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d001      	beq.n	80003f4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80003f0:	f000 f933 	bl	800065a <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80003f4:	4b18      	ldr	r3, [pc, #96]	; (8000458 <HAL_I2C_MspInit+0xb0>)
 80003f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80003f8:	4a17      	ldr	r2, [pc, #92]	; (8000458 <HAL_I2C_MspInit+0xb0>)
 80003fa:	f043 0302 	orr.w	r3, r3, #2
 80003fe:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000400:	4b15      	ldr	r3, [pc, #84]	; (8000458 <HAL_I2C_MspInit+0xb0>)
 8000402:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000404:	f003 0302 	and.w	r3, r3, #2
 8000408:	60fb      	str	r3, [r7, #12]
 800040a:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB13     ------> I2C2_SCL
    PB14     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 800040c:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8000410:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000412:	2312      	movs	r3, #18
 8000414:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000416:	2300      	movs	r3, #0
 8000418:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800041a:	2303      	movs	r3, #3
 800041c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000420:	2304      	movs	r3, #4
 8000422:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000426:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800042a:	4619      	mov	r1, r3
 800042c:	480b      	ldr	r0, [pc, #44]	; (800045c <HAL_I2C_MspInit+0xb4>)
 800042e:	f000 fb77 	bl	8000b20 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000432:	4b09      	ldr	r3, [pc, #36]	; (8000458 <HAL_I2C_MspInit+0xb0>)
 8000434:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000436:	4a08      	ldr	r2, [pc, #32]	; (8000458 <HAL_I2C_MspInit+0xb0>)
 8000438:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800043c:	6593      	str	r3, [r2, #88]	; 0x58
 800043e:	4b06      	ldr	r3, [pc, #24]	; (8000458 <HAL_I2C_MspInit+0xb0>)
 8000440:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000442:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000446:	60bb      	str	r3, [r7, #8]
 8000448:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 800044a:	bf00      	nop
 800044c:	3788      	adds	r7, #136	; 0x88
 800044e:	46bd      	mov	sp, r7
 8000450:	bd80      	pop	{r7, pc}
 8000452:	bf00      	nop
 8000454:	40005800 	.word	0x40005800
 8000458:	40021000 	.word	0x40021000
 800045c:	48000400 	.word	0x48000400

08000460 <taskSensorMAG>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


void taskSensorMAG ( void *pvParameters )
{
 8000460:	b580      	push	{r7, lr}
 8000462:	b084      	sub	sp, #16
 8000464:	af00      	add	r7, sp, #0
 8000466:	6078      	str	r0, [r7, #4]
	uint16_t magX, magY, magZ;

	while(1)
	{
		MLX90393_ReadMeasurementAxisAll( &MAG, &magX, &magY, &magZ );
 8000468:	f107 030a 	add.w	r3, r7, #10
 800046c:	f107 020c 	add.w	r2, r7, #12
 8000470:	f107 010e 	add.w	r1, r7, #14
 8000474:	4801      	ldr	r0, [pc, #4]	; (800047c <taskSensorMAG+0x1c>)
 8000476:	f006 fab9 	bl	80069ec <MLX90393_ReadMeasurementAxisAll>
 800047a:	e7f5      	b.n	8000468 <taskSensorMAG+0x8>
 800047c:	20001978 	.word	0x20001978

08000480 <taskSensorIMU>:
	}
}


void taskSensorIMU ( void *pvParameters )
{
 8000480:	b580      	push	{r7, lr}
 8000482:	b082      	sub	sp, #8
 8000484:	af00      	add	r7, sp, #0
 8000486:	6078      	str	r0, [r7, #4]

	while(1)
	{
		IIM42652_ReadMeasurementAxisAll( &IMU );
 8000488:	4801      	ldr	r0, [pc, #4]	; (8000490 <taskSensorIMU+0x10>)
 800048a:	f006 f901 	bl	8006690 <IIM42652_ReadMeasurementAxisAll>
 800048e:	e7fb      	b.n	8000488 <taskSensorIMU+0x8>
 8000490:	20001958 	.word	0x20001958

08000494 <taskLED>:
}


/* Task for blinking LED and sensor task initialization  */
void taskLED ( void *pvParameters )
{
 8000494:	b580      	push	{r7, lr}
 8000496:	b088      	sub	sp, #32
 8000498:	af02      	add	r7, sp, #8
 800049a:	6078      	str	r0, [r7, #4]

	static uint32_t pin_state = 0;
	HAL_StatusTypeDef i2cStatus = HAL_OK;
 800049c:	2300      	movs	r3, #0
 800049e:	75fb      	strb	r3, [r7, #23]


	/* This section initializes sensors and sensors tasks */

	i2cStatus |= IIM42652_Init(&IMU, &hi2c2);
 80004a0:	4929      	ldr	r1, [pc, #164]	; (8000548 <taskLED+0xb4>)
 80004a2:	482a      	ldr	r0, [pc, #168]	; (800054c <taskLED+0xb8>)
 80004a4:	f006 f864 	bl	8006570 <IIM42652_Init>
 80004a8:	4603      	mov	r3, r0
 80004aa:	461a      	mov	r2, r3
 80004ac:	7dfb      	ldrb	r3, [r7, #23]
 80004ae:	4313      	orrs	r3, r2
 80004b0:	75fb      	strb	r3, [r7, #23]
	i2cStatus |= MLX90393_Init(&MAG, &hi2c2);
 80004b2:	4925      	ldr	r1, [pc, #148]	; (8000548 <taskLED+0xb4>)
 80004b4:	4826      	ldr	r0, [pc, #152]	; (8000550 <taskLED+0xbc>)
 80004b6:	f006 fa17 	bl	80068e8 <MLX90393_Init>
 80004ba:	4603      	mov	r3, r0
 80004bc:	461a      	mov	r2, r3
 80004be:	7dfb      	ldrb	r3, [r7, #23]
 80004c0:	4313      	orrs	r3, r2
 80004c2:	75fb      	strb	r3, [r7, #23]

	if(i2cStatus == HAL_ERROR)  { /* Error condition */ }

	enableIRQ();
 80004c4:	f7ff ff14 	bl	80002f0 <enableIRQ>

	BaseType_t xReturnIMU = xTaskCreate ( taskSensorIMU, "IMU", 100, NULL, 3, &tasIMU_Handler );
 80004c8:	4b22      	ldr	r3, [pc, #136]	; (8000554 <taskLED+0xc0>)
 80004ca:	9301      	str	r3, [sp, #4]
 80004cc:	2303      	movs	r3, #3
 80004ce:	9300      	str	r3, [sp, #0]
 80004d0:	2300      	movs	r3, #0
 80004d2:	2264      	movs	r2, #100	; 0x64
 80004d4:	4920      	ldr	r1, [pc, #128]	; (8000558 <taskLED+0xc4>)
 80004d6:	4821      	ldr	r0, [pc, #132]	; (800055c <taskLED+0xc8>)
 80004d8:	f003 ff59 	bl	800438e <xTaskCreate>
 80004dc:	6138      	str	r0, [r7, #16]
	BaseType_t xReturnMAG = xTaskCreate ( taskSensorMAG, "MAG", 100, NULL, 3, &taskMAG_Handler );
 80004de:	4b20      	ldr	r3, [pc, #128]	; (8000560 <taskLED+0xcc>)
 80004e0:	9301      	str	r3, [sp, #4]
 80004e2:	2303      	movs	r3, #3
 80004e4:	9300      	str	r3, [sp, #0]
 80004e6:	2300      	movs	r3, #0
 80004e8:	2264      	movs	r2, #100	; 0x64
 80004ea:	491e      	ldr	r1, [pc, #120]	; (8000564 <taskLED+0xd0>)
 80004ec:	481e      	ldr	r0, [pc, #120]	; (8000568 <taskLED+0xd4>)
 80004ee:	f003 ff4e 	bl	800438e <xTaskCreate>
 80004f2:	60f8      	str	r0, [r7, #12]
	if( ( xReturnIMU | xReturnMAG ) == pdFALSE )  { /* Error condition */ }


	while(1)
	{
		vTaskDelay(150 / portTICK_PERIOD_MS);
 80004f4:	2096      	movs	r0, #150	; 0x96
 80004f6:	f004 f88f 	bl	8004618 <vTaskDelay>

		pin_state = !pin_state;
 80004fa:	4b1c      	ldr	r3, [pc, #112]	; (800056c <taskLED+0xd8>)
 80004fc:	681b      	ldr	r3, [r3, #0]
 80004fe:	2b00      	cmp	r3, #0
 8000500:	bf0c      	ite	eq
 8000502:	2301      	moveq	r3, #1
 8000504:	2300      	movne	r3, #0
 8000506:	b2db      	uxtb	r3, r3
 8000508:	461a      	mov	r2, r3
 800050a:	4b18      	ldr	r3, [pc, #96]	; (800056c <taskLED+0xd8>)
 800050c:	601a      	str	r2, [r3, #0]

		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, pin_state);
 800050e:	4b17      	ldr	r3, [pc, #92]	; (800056c <taskLED+0xd8>)
 8000510:	681b      	ldr	r3, [r3, #0]
 8000512:	b2db      	uxtb	r3, r3
 8000514:	461a      	mov	r2, r3
 8000516:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800051a:	4815      	ldr	r0, [pc, #84]	; (8000570 <taskLED+0xdc>)
 800051c:	f000 fc7a 	bl	8000e14 <HAL_GPIO_WritePin>
		HAL_Delay(50);
 8000520:	2032      	movs	r0, #50	; 0x32
 8000522:	f000 f9c7 	bl	80008b4 <HAL_Delay>

		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, !pin_state);
 8000526:	4b11      	ldr	r3, [pc, #68]	; (800056c <taskLED+0xd8>)
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	2b00      	cmp	r3, #0
 800052c:	bf0c      	ite	eq
 800052e:	2301      	moveq	r3, #1
 8000530:	2300      	movne	r3, #0
 8000532:	b2db      	uxtb	r3, r3
 8000534:	461a      	mov	r2, r3
 8000536:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800053a:	480d      	ldr	r0, [pc, #52]	; (8000570 <taskLED+0xdc>)
 800053c:	f000 fc6a 	bl	8000e14 <HAL_GPIO_WritePin>
		HAL_Delay(50);
 8000540:	2032      	movs	r0, #50	; 0x32
 8000542:	f000 f9b7 	bl	80008b4 <HAL_Delay>
		vTaskDelay(150 / portTICK_PERIOD_MS);
 8000546:	e7d5      	b.n	80004f4 <taskLED+0x60>
 8000548:	2000190c 	.word	0x2000190c
 800054c:	20001958 	.word	0x20001958
 8000550:	20001978 	.word	0x20001978
 8000554:	20000034 	.word	0x20000034
 8000558:	08006b64 	.word	0x08006b64
 800055c:	08000481 	.word	0x08000481
 8000560:	20000030 	.word	0x20000030
 8000564:	08006b68 	.word	0x08006b68
 8000568:	08000461 	.word	0x08000461
 800056c:	20000038 	.word	0x20000038
 8000570:	48000800 	.word	0x48000800

08000574 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b084      	sub	sp, #16
 8000578:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800057a:	f000 f926 	bl	80007ca <HAL_Init>

  /* USER CODE BEGIN Init */

  /* Initialize init task */
  BaseType_t xReturnLED  = xTaskCreate ( taskLED, "t_LED", 100, NULL, 2, &taskLED_Handler );
 800057e:	4b0c      	ldr	r3, [pc, #48]	; (80005b0 <main+0x3c>)
 8000580:	9301      	str	r3, [sp, #4]
 8000582:	2302      	movs	r3, #2
 8000584:	9300      	str	r3, [sp, #0]
 8000586:	2300      	movs	r3, #0
 8000588:	2264      	movs	r2, #100	; 0x64
 800058a:	490a      	ldr	r1, [pc, #40]	; (80005b4 <main+0x40>)
 800058c:	480a      	ldr	r0, [pc, #40]	; (80005b8 <main+0x44>)
 800058e:	f003 fefe 	bl	800438e <xTaskCreate>
 8000592:	6078      	str	r0, [r7, #4]


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000594:	f000 f812 	bl	80005bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000598:	f7ff fe3c 	bl	8000214 <MX_GPIO_Init>
  MX_I2C2_Init();
 800059c:	f7ff fec4 	bl	8000328 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 80005a0:	f002 fde2 	bl	8003168 <osKernelInitialize>
  MX_FREERTOS_Init();
 80005a4:	f7ff fe1c 	bl	80001e0 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 80005a8:	f002 fe02 	bl	80031b0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005ac:	e7fe      	b.n	80005ac <main+0x38>
 80005ae:	bf00      	nop
 80005b0:	2000002c 	.word	0x2000002c
 80005b4:	08006b6c 	.word	0x08006b6c
 80005b8:	08000495 	.word	0x08000495

080005bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b096      	sub	sp, #88	; 0x58
 80005c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005c2:	f107 0314 	add.w	r3, r7, #20
 80005c6:	2244      	movs	r2, #68	; 0x44
 80005c8:	2100      	movs	r1, #0
 80005ca:	4618      	mov	r0, r3
 80005cc:	f006 fab0 	bl	8006b30 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005d0:	463b      	mov	r3, r7
 80005d2:	2200      	movs	r2, #0
 80005d4:	601a      	str	r2, [r3, #0]
 80005d6:	605a      	str	r2, [r3, #4]
 80005d8:	609a      	str	r2, [r3, #8]
 80005da:	60da      	str	r2, [r3, #12]
 80005dc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80005de:	f44f 7000 	mov.w	r0, #512	; 0x200
 80005e2:	f001 fc1d 	bl	8001e20 <HAL_PWREx_ControlVoltageScaling>
 80005e6:	4603      	mov	r3, r0
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d001      	beq.n	80005f0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80005ec:	f000 f835 	bl	800065a <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005f0:	2301      	movs	r3, #1
 80005f2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005f4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80005f8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005fa:	2302      	movs	r3, #2
 80005fc:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005fe:	2303      	movs	r3, #3
 8000600:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 2;
 8000602:	2302      	movs	r3, #2
 8000604:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 8000606:	2310      	movs	r3, #16
 8000608:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800060a:	2307      	movs	r3, #7
 800060c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800060e:	2302      	movs	r3, #2
 8000610:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000612:	2302      	movs	r3, #2
 8000614:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000616:	f107 0314 	add.w	r3, r7, #20
 800061a:	4618      	mov	r0, r3
 800061c:	f001 fc56 	bl	8001ecc <HAL_RCC_OscConfig>
 8000620:	4603      	mov	r3, r0
 8000622:	2b00      	cmp	r3, #0
 8000624:	d001      	beq.n	800062a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000626:	f000 f818 	bl	800065a <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800062a:	230f      	movs	r3, #15
 800062c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800062e:	2303      	movs	r3, #3
 8000630:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000632:	2300      	movs	r3, #0
 8000634:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000636:	2300      	movs	r3, #0
 8000638:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800063a:	2300      	movs	r3, #0
 800063c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800063e:	463b      	mov	r3, r7
 8000640:	2104      	movs	r1, #4
 8000642:	4618      	mov	r0, r3
 8000644:	f002 f862 	bl	800270c <HAL_RCC_ClockConfig>
 8000648:	4603      	mov	r3, r0
 800064a:	2b00      	cmp	r3, #0
 800064c:	d001      	beq.n	8000652 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800064e:	f000 f804 	bl	800065a <Error_Handler>
  }
}
 8000652:	bf00      	nop
 8000654:	3758      	adds	r7, #88	; 0x58
 8000656:	46bd      	mov	sp, r7
 8000658:	bd80      	pop	{r7, pc}

0800065a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800065a:	b480      	push	{r7}
 800065c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800065e:	b672      	cpsid	i
}
 8000660:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000662:	e7fe      	b.n	8000662 <Error_Handler+0x8>

08000664 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b082      	sub	sp, #8
 8000668:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800066a:	4b11      	ldr	r3, [pc, #68]	; (80006b0 <HAL_MspInit+0x4c>)
 800066c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800066e:	4a10      	ldr	r2, [pc, #64]	; (80006b0 <HAL_MspInit+0x4c>)
 8000670:	f043 0301 	orr.w	r3, r3, #1
 8000674:	6613      	str	r3, [r2, #96]	; 0x60
 8000676:	4b0e      	ldr	r3, [pc, #56]	; (80006b0 <HAL_MspInit+0x4c>)
 8000678:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800067a:	f003 0301 	and.w	r3, r3, #1
 800067e:	607b      	str	r3, [r7, #4]
 8000680:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000682:	4b0b      	ldr	r3, [pc, #44]	; (80006b0 <HAL_MspInit+0x4c>)
 8000684:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000686:	4a0a      	ldr	r2, [pc, #40]	; (80006b0 <HAL_MspInit+0x4c>)
 8000688:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800068c:	6593      	str	r3, [r2, #88]	; 0x58
 800068e:	4b08      	ldr	r3, [pc, #32]	; (80006b0 <HAL_MspInit+0x4c>)
 8000690:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000692:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000696:	603b      	str	r3, [r7, #0]
 8000698:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800069a:	2200      	movs	r2, #0
 800069c:	210f      	movs	r1, #15
 800069e:	f06f 0001 	mvn.w	r0, #1
 80006a2:	f000 fa06 	bl	8000ab2 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006a6:	bf00      	nop
 80006a8:	3708      	adds	r7, #8
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	bf00      	nop
 80006b0:	40021000 	.word	0x40021000

080006b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006b4:	b480      	push	{r7}
 80006b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80006b8:	e7fe      	b.n	80006b8 <NMI_Handler+0x4>

080006ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006ba:	b480      	push	{r7}
 80006bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006be:	e7fe      	b.n	80006be <HardFault_Handler+0x4>

080006c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80006c0:	b480      	push	{r7}
 80006c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80006c4:	e7fe      	b.n	80006c4 <MemManage_Handler+0x4>

080006c6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80006c6:	b480      	push	{r7}
 80006c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80006ca:	e7fe      	b.n	80006ca <BusFault_Handler+0x4>

080006cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80006cc:	b480      	push	{r7}
 80006ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006d0:	e7fe      	b.n	80006d0 <UsageFault_Handler+0x4>

080006d2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80006d2:	b480      	push	{r7}
 80006d4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006d6:	bf00      	nop
 80006d8:	46bd      	mov	sp, r7
 80006da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006de:	4770      	bx	lr

080006e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006e4:	f000 f8c6 	bl	8000874 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80006e8:	f004 fc12 	bl	8004f10 <xTaskGetSchedulerState>
 80006ec:	4603      	mov	r3, r0
 80006ee:	2b01      	cmp	r3, #1
 80006f0:	d001      	beq.n	80006f6 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80006f2:	f005 faf9 	bl	8005ce8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006f6:	bf00      	nop
 80006f8:	bd80      	pop	{r7, pc}

080006fa <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80006fa:	b580      	push	{r7, lr}
 80006fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 80006fe:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000702:	f000 fb9f 	bl	8000e44 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8000706:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800070a:	f000 fb9b 	bl	8000e44 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800070e:	bf00      	nop
 8000710:	bd80      	pop	{r7, pc}
	...

08000714 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000714:	b480      	push	{r7}
 8000716:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000718:	4b15      	ldr	r3, [pc, #84]	; (8000770 <SystemInit+0x5c>)
 800071a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800071e:	4a14      	ldr	r2, [pc, #80]	; (8000770 <SystemInit+0x5c>)
 8000720:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000724:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000728:	4b12      	ldr	r3, [pc, #72]	; (8000774 <SystemInit+0x60>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	4a11      	ldr	r2, [pc, #68]	; (8000774 <SystemInit+0x60>)
 800072e:	f043 0301 	orr.w	r3, r3, #1
 8000732:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000734:	4b0f      	ldr	r3, [pc, #60]	; (8000774 <SystemInit+0x60>)
 8000736:	2200      	movs	r2, #0
 8000738:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800073a:	4b0e      	ldr	r3, [pc, #56]	; (8000774 <SystemInit+0x60>)
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	4a0d      	ldr	r2, [pc, #52]	; (8000774 <SystemInit+0x60>)
 8000740:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000744:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000748:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800074a:	4b0a      	ldr	r3, [pc, #40]	; (8000774 <SystemInit+0x60>)
 800074c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000750:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000752:	4b08      	ldr	r3, [pc, #32]	; (8000774 <SystemInit+0x60>)
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	4a07      	ldr	r2, [pc, #28]	; (8000774 <SystemInit+0x60>)
 8000758:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800075c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800075e:	4b05      	ldr	r3, [pc, #20]	; (8000774 <SystemInit+0x60>)
 8000760:	2200      	movs	r2, #0
 8000762:	619a      	str	r2, [r3, #24]
}
 8000764:	bf00      	nop
 8000766:	46bd      	mov	sp, r7
 8000768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076c:	4770      	bx	lr
 800076e:	bf00      	nop
 8000770:	e000ed00 	.word	0xe000ed00
 8000774:	40021000 	.word	0x40021000

08000778 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000778:	f8df d034 	ldr.w	sp, [pc, #52]	; 80007b0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800077c:	f7ff ffca 	bl	8000714 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000780:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000782:	e003      	b.n	800078c <LoopCopyDataInit>

08000784 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000784:	4b0b      	ldr	r3, [pc, #44]	; (80007b4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000786:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000788:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800078a:	3104      	adds	r1, #4

0800078c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800078c:	480a      	ldr	r0, [pc, #40]	; (80007b8 <LoopForever+0xa>)
	ldr	r3, =_edata
 800078e:	4b0b      	ldr	r3, [pc, #44]	; (80007bc <LoopForever+0xe>)
	adds	r2, r0, r1
 8000790:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000792:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000794:	d3f6      	bcc.n	8000784 <CopyDataInit>
	ldr	r2, =_sbss
 8000796:	4a0a      	ldr	r2, [pc, #40]	; (80007c0 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000798:	e002      	b.n	80007a0 <LoopFillZerobss>

0800079a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800079a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800079c:	f842 3b04 	str.w	r3, [r2], #4

080007a0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80007a0:	4b08      	ldr	r3, [pc, #32]	; (80007c4 <LoopForever+0x16>)
	cmp	r2, r3
 80007a2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80007a4:	d3f9      	bcc.n	800079a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80007a6:	f006 f991 	bl	8006acc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80007aa:	f7ff fee3 	bl	8000574 <main>

080007ae <LoopForever>:

LoopForever:
    b LoopForever
 80007ae:	e7fe      	b.n	80007ae <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80007b0:	20020000 	.word	0x20020000
	ldr	r3, =_sidata
 80007b4:	08006bf8 	.word	0x08006bf8
	ldr	r0, =_sdata
 80007b8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80007bc:	20000010 	.word	0x20000010
	ldr	r2, =_sbss
 80007c0:	20000010 	.word	0x20000010
	ldr	r3, = _ebss
 80007c4:	200019d8 	.word	0x200019d8

080007c8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80007c8:	e7fe      	b.n	80007c8 <ADC1_IRQHandler>

080007ca <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007ca:	b580      	push	{r7, lr}
 80007cc:	b082      	sub	sp, #8
 80007ce:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80007d0:	2300      	movs	r3, #0
 80007d2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007d4:	2003      	movs	r0, #3
 80007d6:	f000 f961 	bl	8000a9c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80007da:	200f      	movs	r0, #15
 80007dc:	f000 f80e 	bl	80007fc <HAL_InitTick>
 80007e0:	4603      	mov	r3, r0
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d002      	beq.n	80007ec <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80007e6:	2301      	movs	r3, #1
 80007e8:	71fb      	strb	r3, [r7, #7]
 80007ea:	e001      	b.n	80007f0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80007ec:	f7ff ff3a 	bl	8000664 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80007f0:	79fb      	ldrb	r3, [r7, #7]
}
 80007f2:	4618      	mov	r0, r3
 80007f4:	3708      	adds	r7, #8
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}
	...

080007fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b084      	sub	sp, #16
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000804:	2300      	movs	r3, #0
 8000806:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000808:	4b17      	ldr	r3, [pc, #92]	; (8000868 <HAL_InitTick+0x6c>)
 800080a:	781b      	ldrb	r3, [r3, #0]
 800080c:	2b00      	cmp	r3, #0
 800080e:	d023      	beq.n	8000858 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000810:	4b16      	ldr	r3, [pc, #88]	; (800086c <HAL_InitTick+0x70>)
 8000812:	681a      	ldr	r2, [r3, #0]
 8000814:	4b14      	ldr	r3, [pc, #80]	; (8000868 <HAL_InitTick+0x6c>)
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	4619      	mov	r1, r3
 800081a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800081e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000822:	fbb2 f3f3 	udiv	r3, r2, r3
 8000826:	4618      	mov	r0, r3
 8000828:	f000 f96d 	bl	8000b06 <HAL_SYSTICK_Config>
 800082c:	4603      	mov	r3, r0
 800082e:	2b00      	cmp	r3, #0
 8000830:	d10f      	bne.n	8000852 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	2b0f      	cmp	r3, #15
 8000836:	d809      	bhi.n	800084c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000838:	2200      	movs	r2, #0
 800083a:	6879      	ldr	r1, [r7, #4]
 800083c:	f04f 30ff 	mov.w	r0, #4294967295
 8000840:	f000 f937 	bl	8000ab2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000844:	4a0a      	ldr	r2, [pc, #40]	; (8000870 <HAL_InitTick+0x74>)
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	6013      	str	r3, [r2, #0]
 800084a:	e007      	b.n	800085c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800084c:	2301      	movs	r3, #1
 800084e:	73fb      	strb	r3, [r7, #15]
 8000850:	e004      	b.n	800085c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000852:	2301      	movs	r3, #1
 8000854:	73fb      	strb	r3, [r7, #15]
 8000856:	e001      	b.n	800085c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000858:	2301      	movs	r3, #1
 800085a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800085c:	7bfb      	ldrb	r3, [r7, #15]
}
 800085e:	4618      	mov	r0, r3
 8000860:	3710      	adds	r7, #16
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop
 8000868:	20000008 	.word	0x20000008
 800086c:	20000000 	.word	0x20000000
 8000870:	20000004 	.word	0x20000004

08000874 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000874:	b480      	push	{r7}
 8000876:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000878:	4b06      	ldr	r3, [pc, #24]	; (8000894 <HAL_IncTick+0x20>)
 800087a:	781b      	ldrb	r3, [r3, #0]
 800087c:	461a      	mov	r2, r3
 800087e:	4b06      	ldr	r3, [pc, #24]	; (8000898 <HAL_IncTick+0x24>)
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	4413      	add	r3, r2
 8000884:	4a04      	ldr	r2, [pc, #16]	; (8000898 <HAL_IncTick+0x24>)
 8000886:	6013      	str	r3, [r2, #0]
}
 8000888:	bf00      	nop
 800088a:	46bd      	mov	sp, r7
 800088c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000890:	4770      	bx	lr
 8000892:	bf00      	nop
 8000894:	20000008 	.word	0x20000008
 8000898:	2000198c 	.word	0x2000198c

0800089c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800089c:	b480      	push	{r7}
 800089e:	af00      	add	r7, sp, #0
  return uwTick;
 80008a0:	4b03      	ldr	r3, [pc, #12]	; (80008b0 <HAL_GetTick+0x14>)
 80008a2:	681b      	ldr	r3, [r3, #0]
}
 80008a4:	4618      	mov	r0, r3
 80008a6:	46bd      	mov	sp, r7
 80008a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ac:	4770      	bx	lr
 80008ae:	bf00      	nop
 80008b0:	2000198c 	.word	0x2000198c

080008b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b084      	sub	sp, #16
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80008bc:	f7ff ffee 	bl	800089c <HAL_GetTick>
 80008c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80008c6:	68fb      	ldr	r3, [r7, #12]
 80008c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80008cc:	d005      	beq.n	80008da <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80008ce:	4b0a      	ldr	r3, [pc, #40]	; (80008f8 <HAL_Delay+0x44>)
 80008d0:	781b      	ldrb	r3, [r3, #0]
 80008d2:	461a      	mov	r2, r3
 80008d4:	68fb      	ldr	r3, [r7, #12]
 80008d6:	4413      	add	r3, r2
 80008d8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80008da:	bf00      	nop
 80008dc:	f7ff ffde 	bl	800089c <HAL_GetTick>
 80008e0:	4602      	mov	r2, r0
 80008e2:	68bb      	ldr	r3, [r7, #8]
 80008e4:	1ad3      	subs	r3, r2, r3
 80008e6:	68fa      	ldr	r2, [r7, #12]
 80008e8:	429a      	cmp	r2, r3
 80008ea:	d8f7      	bhi.n	80008dc <HAL_Delay+0x28>
  {
  }
}
 80008ec:	bf00      	nop
 80008ee:	bf00      	nop
 80008f0:	3710      	adds	r7, #16
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	bf00      	nop
 80008f8:	20000008 	.word	0x20000008

080008fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008fc:	b480      	push	{r7}
 80008fe:	b085      	sub	sp, #20
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	f003 0307 	and.w	r3, r3, #7
 800090a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800090c:	4b0c      	ldr	r3, [pc, #48]	; (8000940 <__NVIC_SetPriorityGrouping+0x44>)
 800090e:	68db      	ldr	r3, [r3, #12]
 8000910:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000912:	68ba      	ldr	r2, [r7, #8]
 8000914:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000918:	4013      	ands	r3, r2
 800091a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800091c:	68fb      	ldr	r3, [r7, #12]
 800091e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000920:	68bb      	ldr	r3, [r7, #8]
 8000922:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000924:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000928:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800092c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800092e:	4a04      	ldr	r2, [pc, #16]	; (8000940 <__NVIC_SetPriorityGrouping+0x44>)
 8000930:	68bb      	ldr	r3, [r7, #8]
 8000932:	60d3      	str	r3, [r2, #12]
}
 8000934:	bf00      	nop
 8000936:	3714      	adds	r7, #20
 8000938:	46bd      	mov	sp, r7
 800093a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093e:	4770      	bx	lr
 8000940:	e000ed00 	.word	0xe000ed00

08000944 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000944:	b480      	push	{r7}
 8000946:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000948:	4b04      	ldr	r3, [pc, #16]	; (800095c <__NVIC_GetPriorityGrouping+0x18>)
 800094a:	68db      	ldr	r3, [r3, #12]
 800094c:	0a1b      	lsrs	r3, r3, #8
 800094e:	f003 0307 	and.w	r3, r3, #7
}
 8000952:	4618      	mov	r0, r3
 8000954:	46bd      	mov	sp, r7
 8000956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095a:	4770      	bx	lr
 800095c:	e000ed00 	.word	0xe000ed00

08000960 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000960:	b480      	push	{r7}
 8000962:	b083      	sub	sp, #12
 8000964:	af00      	add	r7, sp, #0
 8000966:	4603      	mov	r3, r0
 8000968:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800096a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800096e:	2b00      	cmp	r3, #0
 8000970:	db0b      	blt.n	800098a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000972:	79fb      	ldrb	r3, [r7, #7]
 8000974:	f003 021f 	and.w	r2, r3, #31
 8000978:	4907      	ldr	r1, [pc, #28]	; (8000998 <__NVIC_EnableIRQ+0x38>)
 800097a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800097e:	095b      	lsrs	r3, r3, #5
 8000980:	2001      	movs	r0, #1
 8000982:	fa00 f202 	lsl.w	r2, r0, r2
 8000986:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800098a:	bf00      	nop
 800098c:	370c      	adds	r7, #12
 800098e:	46bd      	mov	sp, r7
 8000990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000994:	4770      	bx	lr
 8000996:	bf00      	nop
 8000998:	e000e100 	.word	0xe000e100

0800099c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800099c:	b480      	push	{r7}
 800099e:	b083      	sub	sp, #12
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	4603      	mov	r3, r0
 80009a4:	6039      	str	r1, [r7, #0]
 80009a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	db0a      	blt.n	80009c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009b0:	683b      	ldr	r3, [r7, #0]
 80009b2:	b2da      	uxtb	r2, r3
 80009b4:	490c      	ldr	r1, [pc, #48]	; (80009e8 <__NVIC_SetPriority+0x4c>)
 80009b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009ba:	0112      	lsls	r2, r2, #4
 80009bc:	b2d2      	uxtb	r2, r2
 80009be:	440b      	add	r3, r1
 80009c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80009c4:	e00a      	b.n	80009dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009c6:	683b      	ldr	r3, [r7, #0]
 80009c8:	b2da      	uxtb	r2, r3
 80009ca:	4908      	ldr	r1, [pc, #32]	; (80009ec <__NVIC_SetPriority+0x50>)
 80009cc:	79fb      	ldrb	r3, [r7, #7]
 80009ce:	f003 030f 	and.w	r3, r3, #15
 80009d2:	3b04      	subs	r3, #4
 80009d4:	0112      	lsls	r2, r2, #4
 80009d6:	b2d2      	uxtb	r2, r2
 80009d8:	440b      	add	r3, r1
 80009da:	761a      	strb	r2, [r3, #24]
}
 80009dc:	bf00      	nop
 80009de:	370c      	adds	r7, #12
 80009e0:	46bd      	mov	sp, r7
 80009e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e6:	4770      	bx	lr
 80009e8:	e000e100 	.word	0xe000e100
 80009ec:	e000ed00 	.word	0xe000ed00

080009f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009f0:	b480      	push	{r7}
 80009f2:	b089      	sub	sp, #36	; 0x24
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	60f8      	str	r0, [r7, #12]
 80009f8:	60b9      	str	r1, [r7, #8]
 80009fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80009fc:	68fb      	ldr	r3, [r7, #12]
 80009fe:	f003 0307 	and.w	r3, r3, #7
 8000a02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a04:	69fb      	ldr	r3, [r7, #28]
 8000a06:	f1c3 0307 	rsb	r3, r3, #7
 8000a0a:	2b04      	cmp	r3, #4
 8000a0c:	bf28      	it	cs
 8000a0e:	2304      	movcs	r3, #4
 8000a10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a12:	69fb      	ldr	r3, [r7, #28]
 8000a14:	3304      	adds	r3, #4
 8000a16:	2b06      	cmp	r3, #6
 8000a18:	d902      	bls.n	8000a20 <NVIC_EncodePriority+0x30>
 8000a1a:	69fb      	ldr	r3, [r7, #28]
 8000a1c:	3b03      	subs	r3, #3
 8000a1e:	e000      	b.n	8000a22 <NVIC_EncodePriority+0x32>
 8000a20:	2300      	movs	r3, #0
 8000a22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a24:	f04f 32ff 	mov.w	r2, #4294967295
 8000a28:	69bb      	ldr	r3, [r7, #24]
 8000a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a2e:	43da      	mvns	r2, r3
 8000a30:	68bb      	ldr	r3, [r7, #8]
 8000a32:	401a      	ands	r2, r3
 8000a34:	697b      	ldr	r3, [r7, #20]
 8000a36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a38:	f04f 31ff 	mov.w	r1, #4294967295
 8000a3c:	697b      	ldr	r3, [r7, #20]
 8000a3e:	fa01 f303 	lsl.w	r3, r1, r3
 8000a42:	43d9      	mvns	r1, r3
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a48:	4313      	orrs	r3, r2
         );
}
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	3724      	adds	r7, #36	; 0x24
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a54:	4770      	bx	lr
	...

08000a58 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b082      	sub	sp, #8
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	3b01      	subs	r3, #1
 8000a64:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000a68:	d301      	bcc.n	8000a6e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a6a:	2301      	movs	r3, #1
 8000a6c:	e00f      	b.n	8000a8e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a6e:	4a0a      	ldr	r2, [pc, #40]	; (8000a98 <SysTick_Config+0x40>)
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	3b01      	subs	r3, #1
 8000a74:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a76:	210f      	movs	r1, #15
 8000a78:	f04f 30ff 	mov.w	r0, #4294967295
 8000a7c:	f7ff ff8e 	bl	800099c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a80:	4b05      	ldr	r3, [pc, #20]	; (8000a98 <SysTick_Config+0x40>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a86:	4b04      	ldr	r3, [pc, #16]	; (8000a98 <SysTick_Config+0x40>)
 8000a88:	2207      	movs	r2, #7
 8000a8a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a8c:	2300      	movs	r3, #0
}
 8000a8e:	4618      	mov	r0, r3
 8000a90:	3708      	adds	r7, #8
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	e000e010 	.word	0xe000e010

08000a9c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b082      	sub	sp, #8
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000aa4:	6878      	ldr	r0, [r7, #4]
 8000aa6:	f7ff ff29 	bl	80008fc <__NVIC_SetPriorityGrouping>
}
 8000aaa:	bf00      	nop
 8000aac:	3708      	adds	r7, #8
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}

08000ab2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ab2:	b580      	push	{r7, lr}
 8000ab4:	b086      	sub	sp, #24
 8000ab6:	af00      	add	r7, sp, #0
 8000ab8:	4603      	mov	r3, r0
 8000aba:	60b9      	str	r1, [r7, #8]
 8000abc:	607a      	str	r2, [r7, #4]
 8000abe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000ac4:	f7ff ff3e 	bl	8000944 <__NVIC_GetPriorityGrouping>
 8000ac8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000aca:	687a      	ldr	r2, [r7, #4]
 8000acc:	68b9      	ldr	r1, [r7, #8]
 8000ace:	6978      	ldr	r0, [r7, #20]
 8000ad0:	f7ff ff8e 	bl	80009f0 <NVIC_EncodePriority>
 8000ad4:	4602      	mov	r2, r0
 8000ad6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ada:	4611      	mov	r1, r2
 8000adc:	4618      	mov	r0, r3
 8000ade:	f7ff ff5d 	bl	800099c <__NVIC_SetPriority>
}
 8000ae2:	bf00      	nop
 8000ae4:	3718      	adds	r7, #24
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}

08000aea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000aea:	b580      	push	{r7, lr}
 8000aec:	b082      	sub	sp, #8
 8000aee:	af00      	add	r7, sp, #0
 8000af0:	4603      	mov	r3, r0
 8000af2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000af4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000af8:	4618      	mov	r0, r3
 8000afa:	f7ff ff31 	bl	8000960 <__NVIC_EnableIRQ>
}
 8000afe:	bf00      	nop
 8000b00:	3708      	adds	r7, #8
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bd80      	pop	{r7, pc}

08000b06 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b06:	b580      	push	{r7, lr}
 8000b08:	b082      	sub	sp, #8
 8000b0a:	af00      	add	r7, sp, #0
 8000b0c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b0e:	6878      	ldr	r0, [r7, #4]
 8000b10:	f7ff ffa2 	bl	8000a58 <SysTick_Config>
 8000b14:	4603      	mov	r3, r0
}
 8000b16:	4618      	mov	r0, r3
 8000b18:	3708      	adds	r7, #8
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}
	...

08000b20 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b20:	b480      	push	{r7}
 8000b22:	b087      	sub	sp, #28
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
 8000b28:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b2e:	e154      	b.n	8000dda <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000b30:	683b      	ldr	r3, [r7, #0]
 8000b32:	681a      	ldr	r2, [r3, #0]
 8000b34:	2101      	movs	r1, #1
 8000b36:	697b      	ldr	r3, [r7, #20]
 8000b38:	fa01 f303 	lsl.w	r3, r1, r3
 8000b3c:	4013      	ands	r3, r2
 8000b3e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000b40:	68fb      	ldr	r3, [r7, #12]
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	f000 8146 	beq.w	8000dd4 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b48:	683b      	ldr	r3, [r7, #0]
 8000b4a:	685b      	ldr	r3, [r3, #4]
 8000b4c:	2b01      	cmp	r3, #1
 8000b4e:	d00b      	beq.n	8000b68 <HAL_GPIO_Init+0x48>
 8000b50:	683b      	ldr	r3, [r7, #0]
 8000b52:	685b      	ldr	r3, [r3, #4]
 8000b54:	2b02      	cmp	r3, #2
 8000b56:	d007      	beq.n	8000b68 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000b58:	683b      	ldr	r3, [r7, #0]
 8000b5a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b5c:	2b11      	cmp	r3, #17
 8000b5e:	d003      	beq.n	8000b68 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000b60:	683b      	ldr	r3, [r7, #0]
 8000b62:	685b      	ldr	r3, [r3, #4]
 8000b64:	2b12      	cmp	r3, #18
 8000b66:	d130      	bne.n	8000bca <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	689b      	ldr	r3, [r3, #8]
 8000b6c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000b6e:	697b      	ldr	r3, [r7, #20]
 8000b70:	005b      	lsls	r3, r3, #1
 8000b72:	2203      	movs	r2, #3
 8000b74:	fa02 f303 	lsl.w	r3, r2, r3
 8000b78:	43db      	mvns	r3, r3
 8000b7a:	693a      	ldr	r2, [r7, #16]
 8000b7c:	4013      	ands	r3, r2
 8000b7e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000b80:	683b      	ldr	r3, [r7, #0]
 8000b82:	68da      	ldr	r2, [r3, #12]
 8000b84:	697b      	ldr	r3, [r7, #20]
 8000b86:	005b      	lsls	r3, r3, #1
 8000b88:	fa02 f303 	lsl.w	r3, r2, r3
 8000b8c:	693a      	ldr	r2, [r7, #16]
 8000b8e:	4313      	orrs	r3, r2
 8000b90:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	693a      	ldr	r2, [r7, #16]
 8000b96:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	685b      	ldr	r3, [r3, #4]
 8000b9c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000b9e:	2201      	movs	r2, #1
 8000ba0:	697b      	ldr	r3, [r7, #20]
 8000ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ba6:	43db      	mvns	r3, r3
 8000ba8:	693a      	ldr	r2, [r7, #16]
 8000baa:	4013      	ands	r3, r2
 8000bac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000bae:	683b      	ldr	r3, [r7, #0]
 8000bb0:	685b      	ldr	r3, [r3, #4]
 8000bb2:	091b      	lsrs	r3, r3, #4
 8000bb4:	f003 0201 	and.w	r2, r3, #1
 8000bb8:	697b      	ldr	r3, [r7, #20]
 8000bba:	fa02 f303 	lsl.w	r3, r2, r3
 8000bbe:	693a      	ldr	r2, [r7, #16]
 8000bc0:	4313      	orrs	r3, r2
 8000bc2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	693a      	ldr	r2, [r7, #16]
 8000bc8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	68db      	ldr	r3, [r3, #12]
 8000bce:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000bd0:	697b      	ldr	r3, [r7, #20]
 8000bd2:	005b      	lsls	r3, r3, #1
 8000bd4:	2203      	movs	r2, #3
 8000bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8000bda:	43db      	mvns	r3, r3
 8000bdc:	693a      	ldr	r2, [r7, #16]
 8000bde:	4013      	ands	r3, r2
 8000be0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000be2:	683b      	ldr	r3, [r7, #0]
 8000be4:	689a      	ldr	r2, [r3, #8]
 8000be6:	697b      	ldr	r3, [r7, #20]
 8000be8:	005b      	lsls	r3, r3, #1
 8000bea:	fa02 f303 	lsl.w	r3, r2, r3
 8000bee:	693a      	ldr	r2, [r7, #16]
 8000bf0:	4313      	orrs	r3, r2
 8000bf2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	693a      	ldr	r2, [r7, #16]
 8000bf8:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000bfa:	683b      	ldr	r3, [r7, #0]
 8000bfc:	685b      	ldr	r3, [r3, #4]
 8000bfe:	2b02      	cmp	r3, #2
 8000c00:	d003      	beq.n	8000c0a <HAL_GPIO_Init+0xea>
 8000c02:	683b      	ldr	r3, [r7, #0]
 8000c04:	685b      	ldr	r3, [r3, #4]
 8000c06:	2b12      	cmp	r3, #18
 8000c08:	d123      	bne.n	8000c52 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000c0a:	697b      	ldr	r3, [r7, #20]
 8000c0c:	08da      	lsrs	r2, r3, #3
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	3208      	adds	r2, #8
 8000c12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c16:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000c18:	697b      	ldr	r3, [r7, #20]
 8000c1a:	f003 0307 	and.w	r3, r3, #7
 8000c1e:	009b      	lsls	r3, r3, #2
 8000c20:	220f      	movs	r2, #15
 8000c22:	fa02 f303 	lsl.w	r3, r2, r3
 8000c26:	43db      	mvns	r3, r3
 8000c28:	693a      	ldr	r2, [r7, #16]
 8000c2a:	4013      	ands	r3, r2
 8000c2c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000c2e:	683b      	ldr	r3, [r7, #0]
 8000c30:	691a      	ldr	r2, [r3, #16]
 8000c32:	697b      	ldr	r3, [r7, #20]
 8000c34:	f003 0307 	and.w	r3, r3, #7
 8000c38:	009b      	lsls	r3, r3, #2
 8000c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c3e:	693a      	ldr	r2, [r7, #16]
 8000c40:	4313      	orrs	r3, r2
 8000c42:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000c44:	697b      	ldr	r3, [r7, #20]
 8000c46:	08da      	lsrs	r2, r3, #3
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	3208      	adds	r2, #8
 8000c4c:	6939      	ldr	r1, [r7, #16]
 8000c4e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000c58:	697b      	ldr	r3, [r7, #20]
 8000c5a:	005b      	lsls	r3, r3, #1
 8000c5c:	2203      	movs	r2, #3
 8000c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c62:	43db      	mvns	r3, r3
 8000c64:	693a      	ldr	r2, [r7, #16]
 8000c66:	4013      	ands	r3, r2
 8000c68:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000c6a:	683b      	ldr	r3, [r7, #0]
 8000c6c:	685b      	ldr	r3, [r3, #4]
 8000c6e:	f003 0203 	and.w	r2, r3, #3
 8000c72:	697b      	ldr	r3, [r7, #20]
 8000c74:	005b      	lsls	r3, r3, #1
 8000c76:	fa02 f303 	lsl.w	r3, r2, r3
 8000c7a:	693a      	ldr	r2, [r7, #16]
 8000c7c:	4313      	orrs	r3, r2
 8000c7e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	693a      	ldr	r2, [r7, #16]
 8000c84:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000c86:	683b      	ldr	r3, [r7, #0]
 8000c88:	685b      	ldr	r3, [r3, #4]
 8000c8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	f000 80a0 	beq.w	8000dd4 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c94:	4b58      	ldr	r3, [pc, #352]	; (8000df8 <HAL_GPIO_Init+0x2d8>)
 8000c96:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000c98:	4a57      	ldr	r2, [pc, #348]	; (8000df8 <HAL_GPIO_Init+0x2d8>)
 8000c9a:	f043 0301 	orr.w	r3, r3, #1
 8000c9e:	6613      	str	r3, [r2, #96]	; 0x60
 8000ca0:	4b55      	ldr	r3, [pc, #340]	; (8000df8 <HAL_GPIO_Init+0x2d8>)
 8000ca2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ca4:	f003 0301 	and.w	r3, r3, #1
 8000ca8:	60bb      	str	r3, [r7, #8]
 8000caa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000cac:	4a53      	ldr	r2, [pc, #332]	; (8000dfc <HAL_GPIO_Init+0x2dc>)
 8000cae:	697b      	ldr	r3, [r7, #20]
 8000cb0:	089b      	lsrs	r3, r3, #2
 8000cb2:	3302      	adds	r3, #2
 8000cb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cb8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000cba:	697b      	ldr	r3, [r7, #20]
 8000cbc:	f003 0303 	and.w	r3, r3, #3
 8000cc0:	009b      	lsls	r3, r3, #2
 8000cc2:	220f      	movs	r2, #15
 8000cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8000cc8:	43db      	mvns	r3, r3
 8000cca:	693a      	ldr	r2, [r7, #16]
 8000ccc:	4013      	ands	r3, r2
 8000cce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000cd6:	d019      	beq.n	8000d0c <HAL_GPIO_Init+0x1ec>
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	4a49      	ldr	r2, [pc, #292]	; (8000e00 <HAL_GPIO_Init+0x2e0>)
 8000cdc:	4293      	cmp	r3, r2
 8000cde:	d013      	beq.n	8000d08 <HAL_GPIO_Init+0x1e8>
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	4a48      	ldr	r2, [pc, #288]	; (8000e04 <HAL_GPIO_Init+0x2e4>)
 8000ce4:	4293      	cmp	r3, r2
 8000ce6:	d00d      	beq.n	8000d04 <HAL_GPIO_Init+0x1e4>
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	4a47      	ldr	r2, [pc, #284]	; (8000e08 <HAL_GPIO_Init+0x2e8>)
 8000cec:	4293      	cmp	r3, r2
 8000cee:	d007      	beq.n	8000d00 <HAL_GPIO_Init+0x1e0>
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	4a46      	ldr	r2, [pc, #280]	; (8000e0c <HAL_GPIO_Init+0x2ec>)
 8000cf4:	4293      	cmp	r3, r2
 8000cf6:	d101      	bne.n	8000cfc <HAL_GPIO_Init+0x1dc>
 8000cf8:	2304      	movs	r3, #4
 8000cfa:	e008      	b.n	8000d0e <HAL_GPIO_Init+0x1ee>
 8000cfc:	2307      	movs	r3, #7
 8000cfe:	e006      	b.n	8000d0e <HAL_GPIO_Init+0x1ee>
 8000d00:	2303      	movs	r3, #3
 8000d02:	e004      	b.n	8000d0e <HAL_GPIO_Init+0x1ee>
 8000d04:	2302      	movs	r3, #2
 8000d06:	e002      	b.n	8000d0e <HAL_GPIO_Init+0x1ee>
 8000d08:	2301      	movs	r3, #1
 8000d0a:	e000      	b.n	8000d0e <HAL_GPIO_Init+0x1ee>
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	697a      	ldr	r2, [r7, #20]
 8000d10:	f002 0203 	and.w	r2, r2, #3
 8000d14:	0092      	lsls	r2, r2, #2
 8000d16:	4093      	lsls	r3, r2
 8000d18:	693a      	ldr	r2, [r7, #16]
 8000d1a:	4313      	orrs	r3, r2
 8000d1c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000d1e:	4937      	ldr	r1, [pc, #220]	; (8000dfc <HAL_GPIO_Init+0x2dc>)
 8000d20:	697b      	ldr	r3, [r7, #20]
 8000d22:	089b      	lsrs	r3, r3, #2
 8000d24:	3302      	adds	r3, #2
 8000d26:	693a      	ldr	r2, [r7, #16]
 8000d28:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000d2c:	4b38      	ldr	r3, [pc, #224]	; (8000e10 <HAL_GPIO_Init+0x2f0>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d32:	68fb      	ldr	r3, [r7, #12]
 8000d34:	43db      	mvns	r3, r3
 8000d36:	693a      	ldr	r2, [r7, #16]
 8000d38:	4013      	ands	r3, r2
 8000d3a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000d3c:	683b      	ldr	r3, [r7, #0]
 8000d3e:	685b      	ldr	r3, [r3, #4]
 8000d40:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d003      	beq.n	8000d50 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8000d48:	693a      	ldr	r2, [r7, #16]
 8000d4a:	68fb      	ldr	r3, [r7, #12]
 8000d4c:	4313      	orrs	r3, r2
 8000d4e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000d50:	4a2f      	ldr	r2, [pc, #188]	; (8000e10 <HAL_GPIO_Init+0x2f0>)
 8000d52:	693b      	ldr	r3, [r7, #16]
 8000d54:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8000d56:	4b2e      	ldr	r3, [pc, #184]	; (8000e10 <HAL_GPIO_Init+0x2f0>)
 8000d58:	685b      	ldr	r3, [r3, #4]
 8000d5a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d5c:	68fb      	ldr	r3, [r7, #12]
 8000d5e:	43db      	mvns	r3, r3
 8000d60:	693a      	ldr	r2, [r7, #16]
 8000d62:	4013      	ands	r3, r2
 8000d64:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000d66:	683b      	ldr	r3, [r7, #0]
 8000d68:	685b      	ldr	r3, [r3, #4]
 8000d6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d003      	beq.n	8000d7a <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8000d72:	693a      	ldr	r2, [r7, #16]
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	4313      	orrs	r3, r2
 8000d78:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000d7a:	4a25      	ldr	r2, [pc, #148]	; (8000e10 <HAL_GPIO_Init+0x2f0>)
 8000d7c:	693b      	ldr	r3, [r7, #16]
 8000d7e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000d80:	4b23      	ldr	r3, [pc, #140]	; (8000e10 <HAL_GPIO_Init+0x2f0>)
 8000d82:	689b      	ldr	r3, [r3, #8]
 8000d84:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d86:	68fb      	ldr	r3, [r7, #12]
 8000d88:	43db      	mvns	r3, r3
 8000d8a:	693a      	ldr	r2, [r7, #16]
 8000d8c:	4013      	ands	r3, r2
 8000d8e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000d90:	683b      	ldr	r3, [r7, #0]
 8000d92:	685b      	ldr	r3, [r3, #4]
 8000d94:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d003      	beq.n	8000da4 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8000d9c:	693a      	ldr	r2, [r7, #16]
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	4313      	orrs	r3, r2
 8000da2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000da4:	4a1a      	ldr	r2, [pc, #104]	; (8000e10 <HAL_GPIO_Init+0x2f0>)
 8000da6:	693b      	ldr	r3, [r7, #16]
 8000da8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000daa:	4b19      	ldr	r3, [pc, #100]	; (8000e10 <HAL_GPIO_Init+0x2f0>)
 8000dac:	68db      	ldr	r3, [r3, #12]
 8000dae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000db0:	68fb      	ldr	r3, [r7, #12]
 8000db2:	43db      	mvns	r3, r3
 8000db4:	693a      	ldr	r2, [r7, #16]
 8000db6:	4013      	ands	r3, r2
 8000db8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000dba:	683b      	ldr	r3, [r7, #0]
 8000dbc:	685b      	ldr	r3, [r3, #4]
 8000dbe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d003      	beq.n	8000dce <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8000dc6:	693a      	ldr	r2, [r7, #16]
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	4313      	orrs	r3, r2
 8000dcc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000dce:	4a10      	ldr	r2, [pc, #64]	; (8000e10 <HAL_GPIO_Init+0x2f0>)
 8000dd0:	693b      	ldr	r3, [r7, #16]
 8000dd2:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000dd4:	697b      	ldr	r3, [r7, #20]
 8000dd6:	3301      	adds	r3, #1
 8000dd8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000dda:	683b      	ldr	r3, [r7, #0]
 8000ddc:	681a      	ldr	r2, [r3, #0]
 8000dde:	697b      	ldr	r3, [r7, #20]
 8000de0:	fa22 f303 	lsr.w	r3, r2, r3
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	f47f aea3 	bne.w	8000b30 <HAL_GPIO_Init+0x10>
  }
}
 8000dea:	bf00      	nop
 8000dec:	bf00      	nop
 8000dee:	371c      	adds	r7, #28
 8000df0:	46bd      	mov	sp, r7
 8000df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df6:	4770      	bx	lr
 8000df8:	40021000 	.word	0x40021000
 8000dfc:	40010000 	.word	0x40010000
 8000e00:	48000400 	.word	0x48000400
 8000e04:	48000800 	.word	0x48000800
 8000e08:	48000c00 	.word	0x48000c00
 8000e0c:	48001000 	.word	0x48001000
 8000e10:	40010400 	.word	0x40010400

08000e14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e14:	b480      	push	{r7}
 8000e16:	b083      	sub	sp, #12
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
 8000e1c:	460b      	mov	r3, r1
 8000e1e:	807b      	strh	r3, [r7, #2]
 8000e20:	4613      	mov	r3, r2
 8000e22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000e24:	787b      	ldrb	r3, [r7, #1]
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d003      	beq.n	8000e32 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000e2a:	887a      	ldrh	r2, [r7, #2]
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000e30:	e002      	b.n	8000e38 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000e32:	887a      	ldrh	r2, [r7, #2]
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000e38:	bf00      	nop
 8000e3a:	370c      	adds	r7, #12
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e42:	4770      	bx	lr

08000e44 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b082      	sub	sp, #8
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000e4e:	4b08      	ldr	r3, [pc, #32]	; (8000e70 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000e50:	695a      	ldr	r2, [r3, #20]
 8000e52:	88fb      	ldrh	r3, [r7, #6]
 8000e54:	4013      	ands	r3, r2
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d006      	beq.n	8000e68 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000e5a:	4a05      	ldr	r2, [pc, #20]	; (8000e70 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000e5c:	88fb      	ldrh	r3, [r7, #6]
 8000e5e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000e60:	88fb      	ldrh	r3, [r7, #6]
 8000e62:	4618      	mov	r0, r3
 8000e64:	f7ff fa4b 	bl	80002fe <HAL_GPIO_EXTI_Callback>
  }
}
 8000e68:	bf00      	nop
 8000e6a:	3708      	adds	r7, #8
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	40010400 	.word	0x40010400

08000e74 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b082      	sub	sp, #8
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d101      	bne.n	8000e86 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000e82:	2301      	movs	r3, #1
 8000e84:	e081      	b.n	8000f8a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000e8c:	b2db      	uxtb	r3, r3
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d106      	bne.n	8000ea0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	2200      	movs	r2, #0
 8000e96:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8000e9a:	6878      	ldr	r0, [r7, #4]
 8000e9c:	f7ff fa84 	bl	80003a8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	2224      	movs	r2, #36	; 0x24
 8000ea4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	681a      	ldr	r2, [r3, #0]
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	f022 0201 	bic.w	r2, r2, #1
 8000eb6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	685a      	ldr	r2, [r3, #4]
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000ec4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	689a      	ldr	r2, [r3, #8]
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000ed4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	68db      	ldr	r3, [r3, #12]
 8000eda:	2b01      	cmp	r3, #1
 8000edc:	d107      	bne.n	8000eee <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	689a      	ldr	r2, [r3, #8]
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000eea:	609a      	str	r2, [r3, #8]
 8000eec:	e006      	b.n	8000efc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	689a      	ldr	r2, [r3, #8]
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8000efa:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	68db      	ldr	r3, [r3, #12]
 8000f00:	2b02      	cmp	r3, #2
 8000f02:	d104      	bne.n	8000f0e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000f0c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	685b      	ldr	r3, [r3, #4]
 8000f14:	687a      	ldr	r2, [r7, #4]
 8000f16:	6812      	ldr	r2, [r2, #0]
 8000f18:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000f1c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000f20:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	68da      	ldr	r2, [r3, #12]
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000f30:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	691a      	ldr	r2, [r3, #16]
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	695b      	ldr	r3, [r3, #20]
 8000f3a:	ea42 0103 	orr.w	r1, r2, r3
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	699b      	ldr	r3, [r3, #24]
 8000f42:	021a      	lsls	r2, r3, #8
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	430a      	orrs	r2, r1
 8000f4a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	69d9      	ldr	r1, [r3, #28]
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	6a1a      	ldr	r2, [r3, #32]
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	430a      	orrs	r2, r1
 8000f5a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	681a      	ldr	r2, [r3, #0]
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	f042 0201 	orr.w	r2, r2, #1
 8000f6a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	2200      	movs	r2, #0
 8000f70:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	2220      	movs	r2, #32
 8000f76:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	2200      	movs	r2, #0
 8000f84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8000f88:	2300      	movs	r3, #0
}
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	3708      	adds	r7, #8
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}
	...

08000f94 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b088      	sub	sp, #32
 8000f98:	af02      	add	r7, sp, #8
 8000f9a:	60f8      	str	r0, [r7, #12]
 8000f9c:	607a      	str	r2, [r7, #4]
 8000f9e:	461a      	mov	r2, r3
 8000fa0:	460b      	mov	r3, r1
 8000fa2:	817b      	strh	r3, [r7, #10]
 8000fa4:	4613      	mov	r3, r2
 8000fa6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000fae:	b2db      	uxtb	r3, r3
 8000fb0:	2b20      	cmp	r3, #32
 8000fb2:	f040 80da 	bne.w	800116a <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000fbc:	2b01      	cmp	r3, #1
 8000fbe:	d101      	bne.n	8000fc4 <HAL_I2C_Master_Transmit+0x30>
 8000fc0:	2302      	movs	r3, #2
 8000fc2:	e0d3      	b.n	800116c <HAL_I2C_Master_Transmit+0x1d8>
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	2201      	movs	r2, #1
 8000fc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8000fcc:	f7ff fc66 	bl	800089c <HAL_GetTick>
 8000fd0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8000fd2:	697b      	ldr	r3, [r7, #20]
 8000fd4:	9300      	str	r3, [sp, #0]
 8000fd6:	2319      	movs	r3, #25
 8000fd8:	2201      	movs	r2, #1
 8000fda:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000fde:	68f8      	ldr	r0, [r7, #12]
 8000fe0:	f000 fcbc 	bl	800195c <I2C_WaitOnFlagUntilTimeout>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d001      	beq.n	8000fee <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8000fea:	2301      	movs	r3, #1
 8000fec:	e0be      	b.n	800116c <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	2221      	movs	r2, #33	; 0x21
 8000ff2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	2210      	movs	r2, #16
 8000ffa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	2200      	movs	r2, #0
 8001002:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	687a      	ldr	r2, [r7, #4]
 8001008:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	893a      	ldrh	r2, [r7, #8]
 800100e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	2200      	movs	r2, #0
 8001014:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800101a:	b29b      	uxth	r3, r3
 800101c:	2bff      	cmp	r3, #255	; 0xff
 800101e:	d90e      	bls.n	800103e <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	22ff      	movs	r2, #255	; 0xff
 8001024:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800102a:	b2da      	uxtb	r2, r3
 800102c:	8979      	ldrh	r1, [r7, #10]
 800102e:	4b51      	ldr	r3, [pc, #324]	; (8001174 <HAL_I2C_Master_Transmit+0x1e0>)
 8001030:	9300      	str	r3, [sp, #0]
 8001032:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001036:	68f8      	ldr	r0, [r7, #12]
 8001038:	f000 fe1e 	bl	8001c78 <I2C_TransferConfig>
 800103c:	e06c      	b.n	8001118 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001042:	b29a      	uxth	r2, r3
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800104c:	b2da      	uxtb	r2, r3
 800104e:	8979      	ldrh	r1, [r7, #10]
 8001050:	4b48      	ldr	r3, [pc, #288]	; (8001174 <HAL_I2C_Master_Transmit+0x1e0>)
 8001052:	9300      	str	r3, [sp, #0]
 8001054:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001058:	68f8      	ldr	r0, [r7, #12]
 800105a:	f000 fe0d 	bl	8001c78 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 800105e:	e05b      	b.n	8001118 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001060:	697a      	ldr	r2, [r7, #20]
 8001062:	6a39      	ldr	r1, [r7, #32]
 8001064:	68f8      	ldr	r0, [r7, #12]
 8001066:	f000 fcb9 	bl	80019dc <I2C_WaitOnTXISFlagUntilTimeout>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	d001      	beq.n	8001074 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8001070:	2301      	movs	r3, #1
 8001072:	e07b      	b.n	800116c <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001078:	781a      	ldrb	r2, [r3, #0]
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001084:	1c5a      	adds	r2, r3, #1
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800108e:	b29b      	uxth	r3, r3
 8001090:	3b01      	subs	r3, #1
 8001092:	b29a      	uxth	r2, r3
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800109c:	3b01      	subs	r3, #1
 800109e:	b29a      	uxth	r2, r3
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80010a8:	b29b      	uxth	r3, r3
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d034      	beq.n	8001118 <HAL_I2C_Master_Transmit+0x184>
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d130      	bne.n	8001118 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80010b6:	697b      	ldr	r3, [r7, #20]
 80010b8:	9300      	str	r3, [sp, #0]
 80010ba:	6a3b      	ldr	r3, [r7, #32]
 80010bc:	2200      	movs	r2, #0
 80010be:	2180      	movs	r1, #128	; 0x80
 80010c0:	68f8      	ldr	r0, [r7, #12]
 80010c2:	f000 fc4b 	bl	800195c <I2C_WaitOnFlagUntilTimeout>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d001      	beq.n	80010d0 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 80010cc:	2301      	movs	r3, #1
 80010ce:	e04d      	b.n	800116c <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80010d4:	b29b      	uxth	r3, r3
 80010d6:	2bff      	cmp	r3, #255	; 0xff
 80010d8:	d90e      	bls.n	80010f8 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	22ff      	movs	r2, #255	; 0xff
 80010de:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80010e4:	b2da      	uxtb	r2, r3
 80010e6:	8979      	ldrh	r1, [r7, #10]
 80010e8:	2300      	movs	r3, #0
 80010ea:	9300      	str	r3, [sp, #0]
 80010ec:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80010f0:	68f8      	ldr	r0, [r7, #12]
 80010f2:	f000 fdc1 	bl	8001c78 <I2C_TransferConfig>
 80010f6:	e00f      	b.n	8001118 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80010fc:	b29a      	uxth	r2, r3
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001106:	b2da      	uxtb	r2, r3
 8001108:	8979      	ldrh	r1, [r7, #10]
 800110a:	2300      	movs	r3, #0
 800110c:	9300      	str	r3, [sp, #0]
 800110e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001112:	68f8      	ldr	r0, [r7, #12]
 8001114:	f000 fdb0 	bl	8001c78 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800111c:	b29b      	uxth	r3, r3
 800111e:	2b00      	cmp	r3, #0
 8001120:	d19e      	bne.n	8001060 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001122:	697a      	ldr	r2, [r7, #20]
 8001124:	6a39      	ldr	r1, [r7, #32]
 8001126:	68f8      	ldr	r0, [r7, #12]
 8001128:	f000 fc98 	bl	8001a5c <I2C_WaitOnSTOPFlagUntilTimeout>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d001      	beq.n	8001136 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8001132:	2301      	movs	r3, #1
 8001134:	e01a      	b.n	800116c <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	2220      	movs	r2, #32
 800113c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	6859      	ldr	r1, [r3, #4]
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	681a      	ldr	r2, [r3, #0]
 8001148:	4b0b      	ldr	r3, [pc, #44]	; (8001178 <HAL_I2C_Master_Transmit+0x1e4>)
 800114a:	400b      	ands	r3, r1
 800114c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	2220      	movs	r2, #32
 8001152:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	2200      	movs	r2, #0
 800115a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	2200      	movs	r2, #0
 8001162:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001166:	2300      	movs	r3, #0
 8001168:	e000      	b.n	800116c <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 800116a:	2302      	movs	r3, #2
  }
}
 800116c:	4618      	mov	r0, r3
 800116e:	3718      	adds	r7, #24
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}
 8001174:	80002000 	.word	0x80002000
 8001178:	fe00e800 	.word	0xfe00e800

0800117c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                         uint32_t Timeout)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b088      	sub	sp, #32
 8001180:	af02      	add	r7, sp, #8
 8001182:	60f8      	str	r0, [r7, #12]
 8001184:	607a      	str	r2, [r7, #4]
 8001186:	461a      	mov	r2, r3
 8001188:	460b      	mov	r3, r1
 800118a:	817b      	strh	r3, [r7, #10]
 800118c:	4613      	mov	r3, r2
 800118e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001196:	b2db      	uxtb	r3, r3
 8001198:	2b20      	cmp	r3, #32
 800119a:	f040 80db 	bne.w	8001354 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80011a4:	2b01      	cmp	r3, #1
 80011a6:	d101      	bne.n	80011ac <HAL_I2C_Master_Receive+0x30>
 80011a8:	2302      	movs	r3, #2
 80011aa:	e0d4      	b.n	8001356 <HAL_I2C_Master_Receive+0x1da>
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	2201      	movs	r2, #1
 80011b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80011b4:	f7ff fb72 	bl	800089c <HAL_GetTick>
 80011b8:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80011ba:	697b      	ldr	r3, [r7, #20]
 80011bc:	9300      	str	r3, [sp, #0]
 80011be:	2319      	movs	r3, #25
 80011c0:	2201      	movs	r2, #1
 80011c2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80011c6:	68f8      	ldr	r0, [r7, #12]
 80011c8:	f000 fbc8 	bl	800195c <I2C_WaitOnFlagUntilTimeout>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d001      	beq.n	80011d6 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80011d2:	2301      	movs	r3, #1
 80011d4:	e0bf      	b.n	8001356 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	2222      	movs	r2, #34	; 0x22
 80011da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	2210      	movs	r2, #16
 80011e2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	2200      	movs	r2, #0
 80011ea:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	687a      	ldr	r2, [r7, #4]
 80011f0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	893a      	ldrh	r2, [r7, #8]
 80011f6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	2200      	movs	r2, #0
 80011fc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001202:	b29b      	uxth	r3, r3
 8001204:	2bff      	cmp	r3, #255	; 0xff
 8001206:	d90e      	bls.n	8001226 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	22ff      	movs	r2, #255	; 0xff
 800120c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001212:	b2da      	uxtb	r2, r3
 8001214:	8979      	ldrh	r1, [r7, #10]
 8001216:	4b52      	ldr	r3, [pc, #328]	; (8001360 <HAL_I2C_Master_Receive+0x1e4>)
 8001218:	9300      	str	r3, [sp, #0]
 800121a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800121e:	68f8      	ldr	r0, [r7, #12]
 8001220:	f000 fd2a 	bl	8001c78 <I2C_TransferConfig>
 8001224:	e06d      	b.n	8001302 <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800122a:	b29a      	uxth	r2, r3
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001234:	b2da      	uxtb	r2, r3
 8001236:	8979      	ldrh	r1, [r7, #10]
 8001238:	4b49      	ldr	r3, [pc, #292]	; (8001360 <HAL_I2C_Master_Receive+0x1e4>)
 800123a:	9300      	str	r3, [sp, #0]
 800123c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001240:	68f8      	ldr	r0, [r7, #12]
 8001242:	f000 fd19 	bl	8001c78 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8001246:	e05c      	b.n	8001302 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001248:	697a      	ldr	r2, [r7, #20]
 800124a:	6a39      	ldr	r1, [r7, #32]
 800124c:	68f8      	ldr	r0, [r7, #12]
 800124e:	f000 fc41 	bl	8001ad4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001252:	4603      	mov	r3, r0
 8001254:	2b00      	cmp	r3, #0
 8001256:	d001      	beq.n	800125c <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8001258:	2301      	movs	r3, #1
 800125a:	e07c      	b.n	8001356 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001266:	b2d2      	uxtb	r2, r2
 8001268:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800126e:	1c5a      	adds	r2, r3, #1
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001278:	3b01      	subs	r3, #1
 800127a:	b29a      	uxth	r2, r3
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001284:	b29b      	uxth	r3, r3
 8001286:	3b01      	subs	r3, #1
 8001288:	b29a      	uxth	r2, r3
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001292:	b29b      	uxth	r3, r3
 8001294:	2b00      	cmp	r3, #0
 8001296:	d034      	beq.n	8001302 <HAL_I2C_Master_Receive+0x186>
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800129c:	2b00      	cmp	r3, #0
 800129e:	d130      	bne.n	8001302 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80012a0:	697b      	ldr	r3, [r7, #20]
 80012a2:	9300      	str	r3, [sp, #0]
 80012a4:	6a3b      	ldr	r3, [r7, #32]
 80012a6:	2200      	movs	r2, #0
 80012a8:	2180      	movs	r1, #128	; 0x80
 80012aa:	68f8      	ldr	r0, [r7, #12]
 80012ac:	f000 fb56 	bl	800195c <I2C_WaitOnFlagUntilTimeout>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d001      	beq.n	80012ba <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80012b6:	2301      	movs	r3, #1
 80012b8:	e04d      	b.n	8001356 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80012be:	b29b      	uxth	r3, r3
 80012c0:	2bff      	cmp	r3, #255	; 0xff
 80012c2:	d90e      	bls.n	80012e2 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	22ff      	movs	r2, #255	; 0xff
 80012c8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80012ce:	b2da      	uxtb	r2, r3
 80012d0:	8979      	ldrh	r1, [r7, #10]
 80012d2:	2300      	movs	r3, #0
 80012d4:	9300      	str	r3, [sp, #0]
 80012d6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80012da:	68f8      	ldr	r0, [r7, #12]
 80012dc:	f000 fccc 	bl	8001c78 <I2C_TransferConfig>
 80012e0:	e00f      	b.n	8001302 <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80012e6:	b29a      	uxth	r2, r3
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80012f0:	b2da      	uxtb	r2, r3
 80012f2:	8979      	ldrh	r1, [r7, #10]
 80012f4:	2300      	movs	r3, #0
 80012f6:	9300      	str	r3, [sp, #0]
 80012f8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80012fc:	68f8      	ldr	r0, [r7, #12]
 80012fe:	f000 fcbb 	bl	8001c78 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001306:	b29b      	uxth	r3, r3
 8001308:	2b00      	cmp	r3, #0
 800130a:	d19d      	bne.n	8001248 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800130c:	697a      	ldr	r2, [r7, #20]
 800130e:	6a39      	ldr	r1, [r7, #32]
 8001310:	68f8      	ldr	r0, [r7, #12]
 8001312:	f000 fba3 	bl	8001a5c <I2C_WaitOnSTOPFlagUntilTimeout>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d001      	beq.n	8001320 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 800131c:	2301      	movs	r3, #1
 800131e:	e01a      	b.n	8001356 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	2220      	movs	r2, #32
 8001326:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	6859      	ldr	r1, [r3, #4]
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	681a      	ldr	r2, [r3, #0]
 8001332:	4b0c      	ldr	r3, [pc, #48]	; (8001364 <HAL_I2C_Master_Receive+0x1e8>)
 8001334:	400b      	ands	r3, r1
 8001336:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	2220      	movs	r2, #32
 800133c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	2200      	movs	r2, #0
 8001344:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	2200      	movs	r2, #0
 800134c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001350:	2300      	movs	r3, #0
 8001352:	e000      	b.n	8001356 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8001354:	2302      	movs	r3, #2
  }
}
 8001356:	4618      	mov	r0, r3
 8001358:	3718      	adds	r7, #24
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop
 8001360:	80002400 	.word	0x80002400
 8001364:	fe00e800 	.word	0xfe00e800

08001368 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b088      	sub	sp, #32
 800136c:	af02      	add	r7, sp, #8
 800136e:	60f8      	str	r0, [r7, #12]
 8001370:	4608      	mov	r0, r1
 8001372:	4611      	mov	r1, r2
 8001374:	461a      	mov	r2, r3
 8001376:	4603      	mov	r3, r0
 8001378:	817b      	strh	r3, [r7, #10]
 800137a:	460b      	mov	r3, r1
 800137c:	813b      	strh	r3, [r7, #8]
 800137e:	4613      	mov	r3, r2
 8001380:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001388:	b2db      	uxtb	r3, r3
 800138a:	2b20      	cmp	r3, #32
 800138c:	f040 80f9 	bne.w	8001582 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001390:	6a3b      	ldr	r3, [r7, #32]
 8001392:	2b00      	cmp	r3, #0
 8001394:	d002      	beq.n	800139c <HAL_I2C_Mem_Write+0x34>
 8001396:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001398:	2b00      	cmp	r3, #0
 800139a:	d105      	bne.n	80013a8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	f44f 7200 	mov.w	r2, #512	; 0x200
 80013a2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80013a4:	2301      	movs	r3, #1
 80013a6:	e0ed      	b.n	8001584 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80013ae:	2b01      	cmp	r3, #1
 80013b0:	d101      	bne.n	80013b6 <HAL_I2C_Mem_Write+0x4e>
 80013b2:	2302      	movs	r3, #2
 80013b4:	e0e6      	b.n	8001584 <HAL_I2C_Mem_Write+0x21c>
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	2201      	movs	r2, #1
 80013ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80013be:	f7ff fa6d 	bl	800089c <HAL_GetTick>
 80013c2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80013c4:	697b      	ldr	r3, [r7, #20]
 80013c6:	9300      	str	r3, [sp, #0]
 80013c8:	2319      	movs	r3, #25
 80013ca:	2201      	movs	r2, #1
 80013cc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80013d0:	68f8      	ldr	r0, [r7, #12]
 80013d2:	f000 fac3 	bl	800195c <I2C_WaitOnFlagUntilTimeout>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d001      	beq.n	80013e0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80013dc:	2301      	movs	r3, #1
 80013de:	e0d1      	b.n	8001584 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	2221      	movs	r2, #33	; 0x21
 80013e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	2240      	movs	r2, #64	; 0x40
 80013ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	2200      	movs	r2, #0
 80013f4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	6a3a      	ldr	r2, [r7, #32]
 80013fa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001400:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	2200      	movs	r2, #0
 8001406:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001408:	88f8      	ldrh	r0, [r7, #6]
 800140a:	893a      	ldrh	r2, [r7, #8]
 800140c:	8979      	ldrh	r1, [r7, #10]
 800140e:	697b      	ldr	r3, [r7, #20]
 8001410:	9301      	str	r3, [sp, #4]
 8001412:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001414:	9300      	str	r3, [sp, #0]
 8001416:	4603      	mov	r3, r0
 8001418:	68f8      	ldr	r0, [r7, #12]
 800141a:	f000 f9d3 	bl	80017c4 <I2C_RequestMemoryWrite>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d005      	beq.n	8001430 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	2200      	movs	r2, #0
 8001428:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800142c:	2301      	movs	r3, #1
 800142e:	e0a9      	b.n	8001584 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001434:	b29b      	uxth	r3, r3
 8001436:	2bff      	cmp	r3, #255	; 0xff
 8001438:	d90e      	bls.n	8001458 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	22ff      	movs	r2, #255	; 0xff
 800143e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001444:	b2da      	uxtb	r2, r3
 8001446:	8979      	ldrh	r1, [r7, #10]
 8001448:	2300      	movs	r3, #0
 800144a:	9300      	str	r3, [sp, #0]
 800144c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001450:	68f8      	ldr	r0, [r7, #12]
 8001452:	f000 fc11 	bl	8001c78 <I2C_TransferConfig>
 8001456:	e00f      	b.n	8001478 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800145c:	b29a      	uxth	r2, r3
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001466:	b2da      	uxtb	r2, r3
 8001468:	8979      	ldrh	r1, [r7, #10]
 800146a:	2300      	movs	r3, #0
 800146c:	9300      	str	r3, [sp, #0]
 800146e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001472:	68f8      	ldr	r0, [r7, #12]
 8001474:	f000 fc00 	bl	8001c78 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001478:	697a      	ldr	r2, [r7, #20]
 800147a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800147c:	68f8      	ldr	r0, [r7, #12]
 800147e:	f000 faad 	bl	80019dc <I2C_WaitOnTXISFlagUntilTimeout>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	d001      	beq.n	800148c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8001488:	2301      	movs	r3, #1
 800148a:	e07b      	b.n	8001584 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001490:	781a      	ldrb	r2, [r3, #0]
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800149c:	1c5a      	adds	r2, r3, #1
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80014a6:	b29b      	uxth	r3, r3
 80014a8:	3b01      	subs	r3, #1
 80014aa:	b29a      	uxth	r2, r3
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80014b4:	3b01      	subs	r3, #1
 80014b6:	b29a      	uxth	r2, r3
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80014c0:	b29b      	uxth	r3, r3
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d034      	beq.n	8001530 <HAL_I2C_Mem_Write+0x1c8>
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d130      	bne.n	8001530 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80014ce:	697b      	ldr	r3, [r7, #20]
 80014d0:	9300      	str	r3, [sp, #0]
 80014d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014d4:	2200      	movs	r2, #0
 80014d6:	2180      	movs	r1, #128	; 0x80
 80014d8:	68f8      	ldr	r0, [r7, #12]
 80014da:	f000 fa3f 	bl	800195c <I2C_WaitOnFlagUntilTimeout>
 80014de:	4603      	mov	r3, r0
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d001      	beq.n	80014e8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80014e4:	2301      	movs	r3, #1
 80014e6:	e04d      	b.n	8001584 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80014ec:	b29b      	uxth	r3, r3
 80014ee:	2bff      	cmp	r3, #255	; 0xff
 80014f0:	d90e      	bls.n	8001510 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	22ff      	movs	r2, #255	; 0xff
 80014f6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80014fc:	b2da      	uxtb	r2, r3
 80014fe:	8979      	ldrh	r1, [r7, #10]
 8001500:	2300      	movs	r3, #0
 8001502:	9300      	str	r3, [sp, #0]
 8001504:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001508:	68f8      	ldr	r0, [r7, #12]
 800150a:	f000 fbb5 	bl	8001c78 <I2C_TransferConfig>
 800150e:	e00f      	b.n	8001530 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001514:	b29a      	uxth	r2, r3
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800151e:	b2da      	uxtb	r2, r3
 8001520:	8979      	ldrh	r1, [r7, #10]
 8001522:	2300      	movs	r3, #0
 8001524:	9300      	str	r3, [sp, #0]
 8001526:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800152a:	68f8      	ldr	r0, [r7, #12]
 800152c:	f000 fba4 	bl	8001c78 <I2C_TransferConfig>
        }
      }

    } while (hi2c->XferCount > 0U);
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001534:	b29b      	uxth	r3, r3
 8001536:	2b00      	cmp	r3, #0
 8001538:	d19e      	bne.n	8001478 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800153a:	697a      	ldr	r2, [r7, #20]
 800153c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800153e:	68f8      	ldr	r0, [r7, #12]
 8001540:	f000 fa8c 	bl	8001a5c <I2C_WaitOnSTOPFlagUntilTimeout>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	d001      	beq.n	800154e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800154a:	2301      	movs	r3, #1
 800154c:	e01a      	b.n	8001584 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	2220      	movs	r2, #32
 8001554:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	6859      	ldr	r1, [r3, #4]
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	681a      	ldr	r2, [r3, #0]
 8001560:	4b0a      	ldr	r3, [pc, #40]	; (800158c <HAL_I2C_Mem_Write+0x224>)
 8001562:	400b      	ands	r3, r1
 8001564:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	2220      	movs	r2, #32
 800156a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	2200      	movs	r2, #0
 8001572:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	2200      	movs	r2, #0
 800157a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800157e:	2300      	movs	r3, #0
 8001580:	e000      	b.n	8001584 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8001582:	2302      	movs	r3, #2
  }
}
 8001584:	4618      	mov	r0, r3
 8001586:	3718      	adds	r7, #24
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	fe00e800 	.word	0xfe00e800

08001590 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b088      	sub	sp, #32
 8001594:	af02      	add	r7, sp, #8
 8001596:	60f8      	str	r0, [r7, #12]
 8001598:	4608      	mov	r0, r1
 800159a:	4611      	mov	r1, r2
 800159c:	461a      	mov	r2, r3
 800159e:	4603      	mov	r3, r0
 80015a0:	817b      	strh	r3, [r7, #10]
 80015a2:	460b      	mov	r3, r1
 80015a4:	813b      	strh	r3, [r7, #8]
 80015a6:	4613      	mov	r3, r2
 80015a8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80015b0:	b2db      	uxtb	r3, r3
 80015b2:	2b20      	cmp	r3, #32
 80015b4:	f040 80fd 	bne.w	80017b2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80015b8:	6a3b      	ldr	r3, [r7, #32]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d002      	beq.n	80015c4 <HAL_I2C_Mem_Read+0x34>
 80015be:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d105      	bne.n	80015d0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80015ca:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80015cc:	2301      	movs	r3, #1
 80015ce:	e0f1      	b.n	80017b4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80015d6:	2b01      	cmp	r3, #1
 80015d8:	d101      	bne.n	80015de <HAL_I2C_Mem_Read+0x4e>
 80015da:	2302      	movs	r3, #2
 80015dc:	e0ea      	b.n	80017b4 <HAL_I2C_Mem_Read+0x224>
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	2201      	movs	r2, #1
 80015e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80015e6:	f7ff f959 	bl	800089c <HAL_GetTick>
 80015ea:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80015ec:	697b      	ldr	r3, [r7, #20]
 80015ee:	9300      	str	r3, [sp, #0]
 80015f0:	2319      	movs	r3, #25
 80015f2:	2201      	movs	r2, #1
 80015f4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80015f8:	68f8      	ldr	r0, [r7, #12]
 80015fa:	f000 f9af 	bl	800195c <I2C_WaitOnFlagUntilTimeout>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d001      	beq.n	8001608 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8001604:	2301      	movs	r3, #1
 8001606:	e0d5      	b.n	80017b4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	2222      	movs	r2, #34	; 0x22
 800160c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	2240      	movs	r2, #64	; 0x40
 8001614:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	2200      	movs	r2, #0
 800161c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	6a3a      	ldr	r2, [r7, #32]
 8001622:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001628:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	2200      	movs	r2, #0
 800162e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001630:	88f8      	ldrh	r0, [r7, #6]
 8001632:	893a      	ldrh	r2, [r7, #8]
 8001634:	8979      	ldrh	r1, [r7, #10]
 8001636:	697b      	ldr	r3, [r7, #20]
 8001638:	9301      	str	r3, [sp, #4]
 800163a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800163c:	9300      	str	r3, [sp, #0]
 800163e:	4603      	mov	r3, r0
 8001640:	68f8      	ldr	r0, [r7, #12]
 8001642:	f000 f913 	bl	800186c <I2C_RequestMemoryRead>
 8001646:	4603      	mov	r3, r0
 8001648:	2b00      	cmp	r3, #0
 800164a:	d005      	beq.n	8001658 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	2200      	movs	r2, #0
 8001650:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8001654:	2301      	movs	r3, #1
 8001656:	e0ad      	b.n	80017b4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800165c:	b29b      	uxth	r3, r3
 800165e:	2bff      	cmp	r3, #255	; 0xff
 8001660:	d90e      	bls.n	8001680 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	22ff      	movs	r2, #255	; 0xff
 8001666:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800166c:	b2da      	uxtb	r2, r3
 800166e:	8979      	ldrh	r1, [r7, #10]
 8001670:	4b52      	ldr	r3, [pc, #328]	; (80017bc <HAL_I2C_Mem_Read+0x22c>)
 8001672:	9300      	str	r3, [sp, #0]
 8001674:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001678:	68f8      	ldr	r0, [r7, #12]
 800167a:	f000 fafd 	bl	8001c78 <I2C_TransferConfig>
 800167e:	e00f      	b.n	80016a0 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001684:	b29a      	uxth	r2, r3
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800168e:	b2da      	uxtb	r2, r3
 8001690:	8979      	ldrh	r1, [r7, #10]
 8001692:	4b4a      	ldr	r3, [pc, #296]	; (80017bc <HAL_I2C_Mem_Read+0x22c>)
 8001694:	9300      	str	r3, [sp, #0]
 8001696:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800169a:	68f8      	ldr	r0, [r7, #12]
 800169c:	f000 faec 	bl	8001c78 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80016a0:	697b      	ldr	r3, [r7, #20]
 80016a2:	9300      	str	r3, [sp, #0]
 80016a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016a6:	2200      	movs	r2, #0
 80016a8:	2104      	movs	r1, #4
 80016aa:	68f8      	ldr	r0, [r7, #12]
 80016ac:	f000 f956 	bl	800195c <I2C_WaitOnFlagUntilTimeout>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d001      	beq.n	80016ba <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80016b6:	2301      	movs	r3, #1
 80016b8:	e07c      	b.n	80017b4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016c4:	b2d2      	uxtb	r2, r2
 80016c6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016cc:	1c5a      	adds	r2, r3, #1
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80016d6:	3b01      	subs	r3, #1
 80016d8:	b29a      	uxth	r2, r3
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80016e2:	b29b      	uxth	r3, r3
 80016e4:	3b01      	subs	r3, #1
 80016e6:	b29a      	uxth	r2, r3
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80016f0:	b29b      	uxth	r3, r3
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d034      	beq.n	8001760 <HAL_I2C_Mem_Read+0x1d0>
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d130      	bne.n	8001760 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80016fe:	697b      	ldr	r3, [r7, #20]
 8001700:	9300      	str	r3, [sp, #0]
 8001702:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001704:	2200      	movs	r2, #0
 8001706:	2180      	movs	r1, #128	; 0x80
 8001708:	68f8      	ldr	r0, [r7, #12]
 800170a:	f000 f927 	bl	800195c <I2C_WaitOnFlagUntilTimeout>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	d001      	beq.n	8001718 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8001714:	2301      	movs	r3, #1
 8001716:	e04d      	b.n	80017b4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800171c:	b29b      	uxth	r3, r3
 800171e:	2bff      	cmp	r3, #255	; 0xff
 8001720:	d90e      	bls.n	8001740 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	22ff      	movs	r2, #255	; 0xff
 8001726:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800172c:	b2da      	uxtb	r2, r3
 800172e:	8979      	ldrh	r1, [r7, #10]
 8001730:	2300      	movs	r3, #0
 8001732:	9300      	str	r3, [sp, #0]
 8001734:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001738:	68f8      	ldr	r0, [r7, #12]
 800173a:	f000 fa9d 	bl	8001c78 <I2C_TransferConfig>
 800173e:	e00f      	b.n	8001760 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001744:	b29a      	uxth	r2, r3
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800174e:	b2da      	uxtb	r2, r3
 8001750:	8979      	ldrh	r1, [r7, #10]
 8001752:	2300      	movs	r3, #0
 8001754:	9300      	str	r3, [sp, #0]
 8001756:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800175a:	68f8      	ldr	r0, [r7, #12]
 800175c:	f000 fa8c 	bl	8001c78 <I2C_TransferConfig>
        }
      }
    } while (hi2c->XferCount > 0U);
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001764:	b29b      	uxth	r3, r3
 8001766:	2b00      	cmp	r3, #0
 8001768:	d19a      	bne.n	80016a0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800176a:	697a      	ldr	r2, [r7, #20]
 800176c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800176e:	68f8      	ldr	r0, [r7, #12]
 8001770:	f000 f974 	bl	8001a5c <I2C_WaitOnSTOPFlagUntilTimeout>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d001      	beq.n	800177e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800177a:	2301      	movs	r3, #1
 800177c:	e01a      	b.n	80017b4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	2220      	movs	r2, #32
 8001784:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	6859      	ldr	r1, [r3, #4]
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	681a      	ldr	r2, [r3, #0]
 8001790:	4b0b      	ldr	r3, [pc, #44]	; (80017c0 <HAL_I2C_Mem_Read+0x230>)
 8001792:	400b      	ands	r3, r1
 8001794:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	2220      	movs	r2, #32
 800179a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	2200      	movs	r2, #0
 80017a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	2200      	movs	r2, #0
 80017aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80017ae:	2300      	movs	r3, #0
 80017b0:	e000      	b.n	80017b4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80017b2:	2302      	movs	r3, #2
  }
}
 80017b4:	4618      	mov	r0, r3
 80017b6:	3718      	adds	r7, #24
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	80002400 	.word	0x80002400
 80017c0:	fe00e800 	.word	0xfe00e800

080017c4 <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b086      	sub	sp, #24
 80017c8:	af02      	add	r7, sp, #8
 80017ca:	60f8      	str	r0, [r7, #12]
 80017cc:	4608      	mov	r0, r1
 80017ce:	4611      	mov	r1, r2
 80017d0:	461a      	mov	r2, r3
 80017d2:	4603      	mov	r3, r0
 80017d4:	817b      	strh	r3, [r7, #10]
 80017d6:	460b      	mov	r3, r1
 80017d8:	813b      	strh	r3, [r7, #8]
 80017da:	4613      	mov	r3, r2
 80017dc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80017de:	88fb      	ldrh	r3, [r7, #6]
 80017e0:	b2da      	uxtb	r2, r3
 80017e2:	8979      	ldrh	r1, [r7, #10]
 80017e4:	4b20      	ldr	r3, [pc, #128]	; (8001868 <I2C_RequestMemoryWrite+0xa4>)
 80017e6:	9300      	str	r3, [sp, #0]
 80017e8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80017ec:	68f8      	ldr	r0, [r7, #12]
 80017ee:	f000 fa43 	bl	8001c78 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80017f2:	69fa      	ldr	r2, [r7, #28]
 80017f4:	69b9      	ldr	r1, [r7, #24]
 80017f6:	68f8      	ldr	r0, [r7, #12]
 80017f8:	f000 f8f0 	bl	80019dc <I2C_WaitOnTXISFlagUntilTimeout>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d001      	beq.n	8001806 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8001802:	2301      	movs	r3, #1
 8001804:	e02c      	b.n	8001860 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001806:	88fb      	ldrh	r3, [r7, #6]
 8001808:	2b01      	cmp	r3, #1
 800180a:	d105      	bne.n	8001818 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800180c:	893b      	ldrh	r3, [r7, #8]
 800180e:	b2da      	uxtb	r2, r3
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	629a      	str	r2, [r3, #40]	; 0x28
 8001816:	e015      	b.n	8001844 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001818:	893b      	ldrh	r3, [r7, #8]
 800181a:	0a1b      	lsrs	r3, r3, #8
 800181c:	b29b      	uxth	r3, r3
 800181e:	b2da      	uxtb	r2, r3
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001826:	69fa      	ldr	r2, [r7, #28]
 8001828:	69b9      	ldr	r1, [r7, #24]
 800182a:	68f8      	ldr	r0, [r7, #12]
 800182c:	f000 f8d6 	bl	80019dc <I2C_WaitOnTXISFlagUntilTimeout>
 8001830:	4603      	mov	r3, r0
 8001832:	2b00      	cmp	r3, #0
 8001834:	d001      	beq.n	800183a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8001836:	2301      	movs	r3, #1
 8001838:	e012      	b.n	8001860 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800183a:	893b      	ldrh	r3, [r7, #8]
 800183c:	b2da      	uxtb	r2, r3
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001844:	69fb      	ldr	r3, [r7, #28]
 8001846:	9300      	str	r3, [sp, #0]
 8001848:	69bb      	ldr	r3, [r7, #24]
 800184a:	2200      	movs	r2, #0
 800184c:	2180      	movs	r1, #128	; 0x80
 800184e:	68f8      	ldr	r0, [r7, #12]
 8001850:	f000 f884 	bl	800195c <I2C_WaitOnFlagUntilTimeout>
 8001854:	4603      	mov	r3, r0
 8001856:	2b00      	cmp	r3, #0
 8001858:	d001      	beq.n	800185e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800185a:	2301      	movs	r3, #1
 800185c:	e000      	b.n	8001860 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800185e:	2300      	movs	r3, #0
}
 8001860:	4618      	mov	r0, r3
 8001862:	3710      	adds	r7, #16
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}
 8001868:	80002000 	.word	0x80002000

0800186c <I2C_RequestMemoryRead>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                               uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b086      	sub	sp, #24
 8001870:	af02      	add	r7, sp, #8
 8001872:	60f8      	str	r0, [r7, #12]
 8001874:	4608      	mov	r0, r1
 8001876:	4611      	mov	r1, r2
 8001878:	461a      	mov	r2, r3
 800187a:	4603      	mov	r3, r0
 800187c:	817b      	strh	r3, [r7, #10]
 800187e:	460b      	mov	r3, r1
 8001880:	813b      	strh	r3, [r7, #8]
 8001882:	4613      	mov	r3, r2
 8001884:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001886:	88fb      	ldrh	r3, [r7, #6]
 8001888:	b2da      	uxtb	r2, r3
 800188a:	8979      	ldrh	r1, [r7, #10]
 800188c:	4b20      	ldr	r3, [pc, #128]	; (8001910 <I2C_RequestMemoryRead+0xa4>)
 800188e:	9300      	str	r3, [sp, #0]
 8001890:	2300      	movs	r3, #0
 8001892:	68f8      	ldr	r0, [r7, #12]
 8001894:	f000 f9f0 	bl	8001c78 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001898:	69fa      	ldr	r2, [r7, #28]
 800189a:	69b9      	ldr	r1, [r7, #24]
 800189c:	68f8      	ldr	r0, [r7, #12]
 800189e:	f000 f89d 	bl	80019dc <I2C_WaitOnTXISFlagUntilTimeout>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d001      	beq.n	80018ac <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80018a8:	2301      	movs	r3, #1
 80018aa:	e02c      	b.n	8001906 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80018ac:	88fb      	ldrh	r3, [r7, #6]
 80018ae:	2b01      	cmp	r3, #1
 80018b0:	d105      	bne.n	80018be <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80018b2:	893b      	ldrh	r3, [r7, #8]
 80018b4:	b2da      	uxtb	r2, r3
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	629a      	str	r2, [r3, #40]	; 0x28
 80018bc:	e015      	b.n	80018ea <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80018be:	893b      	ldrh	r3, [r7, #8]
 80018c0:	0a1b      	lsrs	r3, r3, #8
 80018c2:	b29b      	uxth	r3, r3
 80018c4:	b2da      	uxtb	r2, r3
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80018cc:	69fa      	ldr	r2, [r7, #28]
 80018ce:	69b9      	ldr	r1, [r7, #24]
 80018d0:	68f8      	ldr	r0, [r7, #12]
 80018d2:	f000 f883 	bl	80019dc <I2C_WaitOnTXISFlagUntilTimeout>
 80018d6:	4603      	mov	r3, r0
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d001      	beq.n	80018e0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80018dc:	2301      	movs	r3, #1
 80018de:	e012      	b.n	8001906 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80018e0:	893b      	ldrh	r3, [r7, #8]
 80018e2:	b2da      	uxtb	r2, r3
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80018ea:	69fb      	ldr	r3, [r7, #28]
 80018ec:	9300      	str	r3, [sp, #0]
 80018ee:	69bb      	ldr	r3, [r7, #24]
 80018f0:	2200      	movs	r2, #0
 80018f2:	2140      	movs	r1, #64	; 0x40
 80018f4:	68f8      	ldr	r0, [r7, #12]
 80018f6:	f000 f831 	bl	800195c <I2C_WaitOnFlagUntilTimeout>
 80018fa:	4603      	mov	r3, r0
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d001      	beq.n	8001904 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8001900:	2301      	movs	r3, #1
 8001902:	e000      	b.n	8001906 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8001904:	2300      	movs	r3, #0
}
 8001906:	4618      	mov	r0, r3
 8001908:	3710      	adds	r7, #16
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	80002000 	.word	0x80002000

08001914 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001914:	b480      	push	{r7}
 8001916:	b083      	sub	sp, #12
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	699b      	ldr	r3, [r3, #24]
 8001922:	f003 0302 	and.w	r3, r3, #2
 8001926:	2b02      	cmp	r3, #2
 8001928:	d103      	bne.n	8001932 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	2200      	movs	r2, #0
 8001930:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	699b      	ldr	r3, [r3, #24]
 8001938:	f003 0301 	and.w	r3, r3, #1
 800193c:	2b01      	cmp	r3, #1
 800193e:	d007      	beq.n	8001950 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	699a      	ldr	r2, [r3, #24]
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f042 0201 	orr.w	r2, r2, #1
 800194e:	619a      	str	r2, [r3, #24]
  }
}
 8001950:	bf00      	nop
 8001952:	370c      	adds	r7, #12
 8001954:	46bd      	mov	sp, r7
 8001956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195a:	4770      	bx	lr

0800195c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b084      	sub	sp, #16
 8001960:	af00      	add	r7, sp, #0
 8001962:	60f8      	str	r0, [r7, #12]
 8001964:	60b9      	str	r1, [r7, #8]
 8001966:	603b      	str	r3, [r7, #0]
 8001968:	4613      	mov	r3, r2
 800196a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800196c:	e022      	b.n	80019b4 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800196e:	683b      	ldr	r3, [r7, #0]
 8001970:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001974:	d01e      	beq.n	80019b4 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001976:	f7fe ff91 	bl	800089c <HAL_GetTick>
 800197a:	4602      	mov	r2, r0
 800197c:	69bb      	ldr	r3, [r7, #24]
 800197e:	1ad3      	subs	r3, r2, r3
 8001980:	683a      	ldr	r2, [r7, #0]
 8001982:	429a      	cmp	r2, r3
 8001984:	d302      	bcc.n	800198c <I2C_WaitOnFlagUntilTimeout+0x30>
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	2b00      	cmp	r3, #0
 800198a:	d113      	bne.n	80019b4 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001990:	f043 0220 	orr.w	r2, r3, #32
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	2220      	movs	r2, #32
 800199c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	2200      	movs	r2, #0
 80019a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	2200      	movs	r2, #0
 80019ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80019b0:	2301      	movs	r3, #1
 80019b2:	e00f      	b.n	80019d4 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	699a      	ldr	r2, [r3, #24]
 80019ba:	68bb      	ldr	r3, [r7, #8]
 80019bc:	4013      	ands	r3, r2
 80019be:	68ba      	ldr	r2, [r7, #8]
 80019c0:	429a      	cmp	r2, r3
 80019c2:	bf0c      	ite	eq
 80019c4:	2301      	moveq	r3, #1
 80019c6:	2300      	movne	r3, #0
 80019c8:	b2db      	uxtb	r3, r3
 80019ca:	461a      	mov	r2, r3
 80019cc:	79fb      	ldrb	r3, [r7, #7]
 80019ce:	429a      	cmp	r2, r3
 80019d0:	d0cd      	beq.n	800196e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80019d2:	2300      	movs	r3, #0
}
 80019d4:	4618      	mov	r0, r3
 80019d6:	3710      	adds	r7, #16
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd80      	pop	{r7, pc}

080019dc <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b084      	sub	sp, #16
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	60f8      	str	r0, [r7, #12]
 80019e4:	60b9      	str	r1, [r7, #8]
 80019e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80019e8:	e02c      	b.n	8001a44 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80019ea:	687a      	ldr	r2, [r7, #4]
 80019ec:	68b9      	ldr	r1, [r7, #8]
 80019ee:	68f8      	ldr	r0, [r7, #12]
 80019f0:	f000 f8dc 	bl	8001bac <I2C_IsAcknowledgeFailed>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d001      	beq.n	80019fe <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80019fa:	2301      	movs	r3, #1
 80019fc:	e02a      	b.n	8001a54 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80019fe:	68bb      	ldr	r3, [r7, #8]
 8001a00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a04:	d01e      	beq.n	8001a44 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001a06:	f7fe ff49 	bl	800089c <HAL_GetTick>
 8001a0a:	4602      	mov	r2, r0
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	1ad3      	subs	r3, r2, r3
 8001a10:	68ba      	ldr	r2, [r7, #8]
 8001a12:	429a      	cmp	r2, r3
 8001a14:	d302      	bcc.n	8001a1c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8001a16:	68bb      	ldr	r3, [r7, #8]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d113      	bne.n	8001a44 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a20:	f043 0220 	orr.w	r2, r3, #32
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	2220      	movs	r2, #32
 8001a2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	2200      	movs	r2, #0
 8001a34:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8001a40:	2301      	movs	r3, #1
 8001a42:	e007      	b.n	8001a54 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	699b      	ldr	r3, [r3, #24]
 8001a4a:	f003 0302 	and.w	r3, r3, #2
 8001a4e:	2b02      	cmp	r3, #2
 8001a50:	d1cb      	bne.n	80019ea <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001a52:	2300      	movs	r3, #0
}
 8001a54:	4618      	mov	r0, r3
 8001a56:	3710      	adds	r7, #16
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}

08001a5c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b084      	sub	sp, #16
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	60f8      	str	r0, [r7, #12]
 8001a64:	60b9      	str	r1, [r7, #8]
 8001a66:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001a68:	e028      	b.n	8001abc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001a6a:	687a      	ldr	r2, [r7, #4]
 8001a6c:	68b9      	ldr	r1, [r7, #8]
 8001a6e:	68f8      	ldr	r0, [r7, #12]
 8001a70:	f000 f89c 	bl	8001bac <I2C_IsAcknowledgeFailed>
 8001a74:	4603      	mov	r3, r0
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d001      	beq.n	8001a7e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	e026      	b.n	8001acc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001a7e:	f7fe ff0d 	bl	800089c <HAL_GetTick>
 8001a82:	4602      	mov	r2, r0
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	1ad3      	subs	r3, r2, r3
 8001a88:	68ba      	ldr	r2, [r7, #8]
 8001a8a:	429a      	cmp	r2, r3
 8001a8c:	d302      	bcc.n	8001a94 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001a8e:	68bb      	ldr	r3, [r7, #8]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d113      	bne.n	8001abc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a98:	f043 0220 	orr.w	r2, r3, #32
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	2220      	movs	r2, #32
 8001aa4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	2200      	movs	r2, #0
 8001aac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8001ab8:	2301      	movs	r3, #1
 8001aba:	e007      	b.n	8001acc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	699b      	ldr	r3, [r3, #24]
 8001ac2:	f003 0320 	and.w	r3, r3, #32
 8001ac6:	2b20      	cmp	r3, #32
 8001ac8:	d1cf      	bne.n	8001a6a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8001aca:	2300      	movs	r3, #0
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	3710      	adds	r7, #16
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}

08001ad4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b084      	sub	sp, #16
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	60f8      	str	r0, [r7, #12]
 8001adc:	60b9      	str	r1, [r7, #8]
 8001ade:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001ae0:	e055      	b.n	8001b8e <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001ae2:	687a      	ldr	r2, [r7, #4]
 8001ae4:	68b9      	ldr	r1, [r7, #8]
 8001ae6:	68f8      	ldr	r0, [r7, #12]
 8001ae8:	f000 f860 	bl	8001bac <I2C_IsAcknowledgeFailed>
 8001aec:	4603      	mov	r3, r0
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d001      	beq.n	8001af6 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001af2:	2301      	movs	r3, #1
 8001af4:	e053      	b.n	8001b9e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	699b      	ldr	r3, [r3, #24]
 8001afc:	f003 0320 	and.w	r3, r3, #32
 8001b00:	2b20      	cmp	r3, #32
 8001b02:	d129      	bne.n	8001b58 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	699b      	ldr	r3, [r3, #24]
 8001b0a:	f003 0304 	and.w	r3, r3, #4
 8001b0e:	2b04      	cmp	r3, #4
 8001b10:	d105      	bne.n	8001b1e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d001      	beq.n	8001b1e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	e03f      	b.n	8001b9e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	2220      	movs	r2, #32
 8001b24:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	6859      	ldr	r1, [r3, #4]
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	681a      	ldr	r2, [r3, #0]
 8001b30:	4b1d      	ldr	r3, [pc, #116]	; (8001ba8 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 8001b32:	400b      	ands	r3, r1
 8001b34:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	2200      	movs	r2, #0
 8001b3a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	2220      	movs	r2, #32
 8001b40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	2200      	movs	r2, #0
 8001b48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	2200      	movs	r2, #0
 8001b50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8001b54:	2301      	movs	r3, #1
 8001b56:	e022      	b.n	8001b9e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001b58:	f7fe fea0 	bl	800089c <HAL_GetTick>
 8001b5c:	4602      	mov	r2, r0
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	1ad3      	subs	r3, r2, r3
 8001b62:	68ba      	ldr	r2, [r7, #8]
 8001b64:	429a      	cmp	r2, r3
 8001b66:	d302      	bcc.n	8001b6e <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8001b68:	68bb      	ldr	r3, [r7, #8]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d10f      	bne.n	8001b8e <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b72:	f043 0220 	orr.w	r2, r3, #32
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	2220      	movs	r2, #32
 8001b7e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	2200      	movs	r2, #0
 8001b86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	e007      	b.n	8001b9e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	699b      	ldr	r3, [r3, #24]
 8001b94:	f003 0304 	and.w	r3, r3, #4
 8001b98:	2b04      	cmp	r3, #4
 8001b9a:	d1a2      	bne.n	8001ae2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8001b9c:	2300      	movs	r3, #0
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	3710      	adds	r7, #16
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	fe00e800 	.word	0xfe00e800

08001bac <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b084      	sub	sp, #16
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	60f8      	str	r0, [r7, #12]
 8001bb4:	60b9      	str	r1, [r7, #8]
 8001bb6:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	699b      	ldr	r3, [r3, #24]
 8001bbe:	f003 0310 	and.w	r3, r3, #16
 8001bc2:	2b10      	cmp	r3, #16
 8001bc4:	d151      	bne.n	8001c6a <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001bc6:	e022      	b.n	8001c0e <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001bc8:	68bb      	ldr	r3, [r7, #8]
 8001bca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bce:	d01e      	beq.n	8001c0e <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001bd0:	f7fe fe64 	bl	800089c <HAL_GetTick>
 8001bd4:	4602      	mov	r2, r0
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	1ad3      	subs	r3, r2, r3
 8001bda:	68ba      	ldr	r2, [r7, #8]
 8001bdc:	429a      	cmp	r2, r3
 8001bde:	d302      	bcc.n	8001be6 <I2C_IsAcknowledgeFailed+0x3a>
 8001be0:	68bb      	ldr	r3, [r7, #8]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d113      	bne.n	8001c0e <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bea:	f043 0220 	orr.w	r2, r3, #32
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	2220      	movs	r2, #32
 8001bf6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	2200      	movs	r2, #0
 8001c06:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	e02e      	b.n	8001c6c <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	699b      	ldr	r3, [r3, #24]
 8001c14:	f003 0320 	and.w	r3, r3, #32
 8001c18:	2b20      	cmp	r3, #32
 8001c1a:	d1d5      	bne.n	8001bc8 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	2210      	movs	r2, #16
 8001c22:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	2220      	movs	r2, #32
 8001c2a:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001c2c:	68f8      	ldr	r0, [r7, #12]
 8001c2e:	f7ff fe71 	bl	8001914 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	6859      	ldr	r1, [r3, #4]
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	681a      	ldr	r2, [r3, #0]
 8001c3c:	4b0d      	ldr	r3, [pc, #52]	; (8001c74 <I2C_IsAcknowledgeFailed+0xc8>)
 8001c3e:	400b      	ands	r3, r1
 8001c40:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c46:	f043 0204 	orr.w	r2, r3, #4
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	2220      	movs	r2, #32
 8001c52:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	2200      	movs	r2, #0
 8001c5a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	2200      	movs	r2, #0
 8001c62:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8001c66:	2301      	movs	r3, #1
 8001c68:	e000      	b.n	8001c6c <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8001c6a:	2300      	movs	r3, #0
}
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	3710      	adds	r7, #16
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	fe00e800 	.word	0xfe00e800

08001c78 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b085      	sub	sp, #20
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	60f8      	str	r0, [r7, #12]
 8001c80:	607b      	str	r3, [r7, #4]
 8001c82:	460b      	mov	r3, r1
 8001c84:	817b      	strh	r3, [r7, #10]
 8001c86:	4613      	mov	r3, r2
 8001c88:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	685a      	ldr	r2, [r3, #4]
 8001c90:	69bb      	ldr	r3, [r7, #24]
 8001c92:	0d5b      	lsrs	r3, r3, #21
 8001c94:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8001c98:	4b0d      	ldr	r3, [pc, #52]	; (8001cd0 <I2C_TransferConfig+0x58>)
 8001c9a:	430b      	orrs	r3, r1
 8001c9c:	43db      	mvns	r3, r3
 8001c9e:	ea02 0103 	and.w	r1, r2, r3
 8001ca2:	897b      	ldrh	r3, [r7, #10]
 8001ca4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001ca8:	7a7b      	ldrb	r3, [r7, #9]
 8001caa:	041b      	lsls	r3, r3, #16
 8001cac:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8001cb0:	431a      	orrs	r2, r3
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	431a      	orrs	r2, r3
 8001cb6:	69bb      	ldr	r3, [r7, #24]
 8001cb8:	431a      	orrs	r2, r3
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	430a      	orrs	r2, r1
 8001cc0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8001cc2:	bf00      	nop
 8001cc4:	3714      	adds	r7, #20
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ccc:	4770      	bx	lr
 8001cce:	bf00      	nop
 8001cd0:	03ff63ff 	.word	0x03ff63ff

08001cd4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b083      	sub	sp, #12
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
 8001cdc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001ce4:	b2db      	uxtb	r3, r3
 8001ce6:	2b20      	cmp	r3, #32
 8001ce8:	d138      	bne.n	8001d5c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001cf0:	2b01      	cmp	r3, #1
 8001cf2:	d101      	bne.n	8001cf8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001cf4:	2302      	movs	r3, #2
 8001cf6:	e032      	b.n	8001d5e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2201      	movs	r2, #1
 8001cfc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2224      	movs	r2, #36	; 0x24
 8001d04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	681a      	ldr	r2, [r3, #0]
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f022 0201 	bic.w	r2, r2, #1
 8001d16:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	681a      	ldr	r2, [r3, #0]
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001d26:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	6819      	ldr	r1, [r3, #0]
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	683a      	ldr	r2, [r7, #0]
 8001d34:	430a      	orrs	r2, r1
 8001d36:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	681a      	ldr	r2, [r3, #0]
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f042 0201 	orr.w	r2, r2, #1
 8001d46:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	2220      	movs	r2, #32
 8001d4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2200      	movs	r2, #0
 8001d54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	e000      	b.n	8001d5e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001d5c:	2302      	movs	r3, #2
  }
}
 8001d5e:	4618      	mov	r0, r3
 8001d60:	370c      	adds	r7, #12
 8001d62:	46bd      	mov	sp, r7
 8001d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d68:	4770      	bx	lr

08001d6a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001d6a:	b480      	push	{r7}
 8001d6c:	b085      	sub	sp, #20
 8001d6e:	af00      	add	r7, sp, #0
 8001d70:	6078      	str	r0, [r7, #4]
 8001d72:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001d7a:	b2db      	uxtb	r3, r3
 8001d7c:	2b20      	cmp	r3, #32
 8001d7e:	d139      	bne.n	8001df4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001d86:	2b01      	cmp	r3, #1
 8001d88:	d101      	bne.n	8001d8e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001d8a:	2302      	movs	r3, #2
 8001d8c:	e033      	b.n	8001df6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	2201      	movs	r2, #1
 8001d92:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	2224      	movs	r2, #36	; 0x24
 8001d9a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	681a      	ldr	r2, [r3, #0]
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f022 0201 	bic.w	r2, r2, #1
 8001dac:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001dbc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	021b      	lsls	r3, r3, #8
 8001dc2:	68fa      	ldr	r2, [r7, #12]
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	68fa      	ldr	r2, [r7, #12]
 8001dce:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	681a      	ldr	r2, [r3, #0]
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f042 0201 	orr.w	r2, r2, #1
 8001dde:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2220      	movs	r2, #32
 8001de4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	2200      	movs	r2, #0
 8001dec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001df0:	2300      	movs	r3, #0
 8001df2:	e000      	b.n	8001df6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001df4:	2302      	movs	r3, #2
  }
}
 8001df6:	4618      	mov	r0, r3
 8001df8:	3714      	adds	r7, #20
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e00:	4770      	bx	lr
	...

08001e04 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001e04:	b480      	push	{r7}
 8001e06:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001e08:	4b04      	ldr	r3, [pc, #16]	; (8001e1c <HAL_PWREx_GetVoltageRange+0x18>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001e10:	4618      	mov	r0, r3
 8001e12:	46bd      	mov	sp, r7
 8001e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e18:	4770      	bx	lr
 8001e1a:	bf00      	nop
 8001e1c:	40007000 	.word	0x40007000

08001e20 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b085      	sub	sp, #20
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001e2e:	d130      	bne.n	8001e92 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001e30:	4b23      	ldr	r3, [pc, #140]	; (8001ec0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001e38:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001e3c:	d038      	beq.n	8001eb0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e3e:	4b20      	ldr	r3, [pc, #128]	; (8001ec0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001e46:	4a1e      	ldr	r2, [pc, #120]	; (8001ec0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e48:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001e4c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001e4e:	4b1d      	ldr	r3, [pc, #116]	; (8001ec4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	2232      	movs	r2, #50	; 0x32
 8001e54:	fb02 f303 	mul.w	r3, r2, r3
 8001e58:	4a1b      	ldr	r2, [pc, #108]	; (8001ec8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001e5a:	fba2 2303 	umull	r2, r3, r2, r3
 8001e5e:	0c9b      	lsrs	r3, r3, #18
 8001e60:	3301      	adds	r3, #1
 8001e62:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001e64:	e002      	b.n	8001e6c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	3b01      	subs	r3, #1
 8001e6a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001e6c:	4b14      	ldr	r3, [pc, #80]	; (8001ec0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e6e:	695b      	ldr	r3, [r3, #20]
 8001e70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e74:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e78:	d102      	bne.n	8001e80 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d1f2      	bne.n	8001e66 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001e80:	4b0f      	ldr	r3, [pc, #60]	; (8001ec0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e82:	695b      	ldr	r3, [r3, #20]
 8001e84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e88:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e8c:	d110      	bne.n	8001eb0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001e8e:	2303      	movs	r3, #3
 8001e90:	e00f      	b.n	8001eb2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001e92:	4b0b      	ldr	r3, [pc, #44]	; (8001ec0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001e9a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e9e:	d007      	beq.n	8001eb0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001ea0:	4b07      	ldr	r3, [pc, #28]	; (8001ec0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001ea8:	4a05      	ldr	r2, [pc, #20]	; (8001ec0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001eaa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001eae:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001eb0:	2300      	movs	r3, #0
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	3714      	adds	r7, #20
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebc:	4770      	bx	lr
 8001ebe:	bf00      	nop
 8001ec0:	40007000 	.word	0x40007000
 8001ec4:	20000000 	.word	0x20000000
 8001ec8:	431bde83 	.word	0x431bde83

08001ecc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b088      	sub	sp, #32
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d102      	bne.n	8001ee0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001eda:	2301      	movs	r3, #1
 8001edc:	f000 bc11 	b.w	8002702 <HAL_RCC_OscConfig+0x836>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001ee0:	4ba0      	ldr	r3, [pc, #640]	; (8002164 <HAL_RCC_OscConfig+0x298>)
 8001ee2:	689b      	ldr	r3, [r3, #8]
 8001ee4:	f003 030c 	and.w	r3, r3, #12
 8001ee8:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001eea:	4b9e      	ldr	r3, [pc, #632]	; (8002164 <HAL_RCC_OscConfig+0x298>)
 8001eec:	68db      	ldr	r3, [r3, #12]
 8001eee:	f003 0303 	and.w	r3, r3, #3
 8001ef2:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f003 0310 	and.w	r3, r3, #16
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	f000 80e4 	beq.w	80020ca <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001f02:	69bb      	ldr	r3, [r7, #24]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d007      	beq.n	8001f18 <HAL_RCC_OscConfig+0x4c>
 8001f08:	69bb      	ldr	r3, [r7, #24]
 8001f0a:	2b0c      	cmp	r3, #12
 8001f0c:	f040 808b 	bne.w	8002026 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001f10:	697b      	ldr	r3, [r7, #20]
 8001f12:	2b01      	cmp	r3, #1
 8001f14:	f040 8087 	bne.w	8002026 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001f18:	4b92      	ldr	r3, [pc, #584]	; (8002164 <HAL_RCC_OscConfig+0x298>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f003 0302 	and.w	r3, r3, #2
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d005      	beq.n	8001f30 <HAL_RCC_OscConfig+0x64>
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	699b      	ldr	r3, [r3, #24]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d101      	bne.n	8001f30 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	e3e8      	b.n	8002702 <HAL_RCC_OscConfig+0x836>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	6a1a      	ldr	r2, [r3, #32]
 8001f34:	4b8b      	ldr	r3, [pc, #556]	; (8002164 <HAL_RCC_OscConfig+0x298>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f003 0308 	and.w	r3, r3, #8
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d004      	beq.n	8001f4a <HAL_RCC_OscConfig+0x7e>
 8001f40:	4b88      	ldr	r3, [pc, #544]	; (8002164 <HAL_RCC_OscConfig+0x298>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001f48:	e005      	b.n	8001f56 <HAL_RCC_OscConfig+0x8a>
 8001f4a:	4b86      	ldr	r3, [pc, #536]	; (8002164 <HAL_RCC_OscConfig+0x298>)
 8001f4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001f50:	091b      	lsrs	r3, r3, #4
 8001f52:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001f56:	4293      	cmp	r3, r2
 8001f58:	d223      	bcs.n	8001fa2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	6a1b      	ldr	r3, [r3, #32]
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f000 fd42 	bl	80029e8 <RCC_SetFlashLatencyFromMSIRange>
 8001f64:	4603      	mov	r3, r0
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d001      	beq.n	8001f6e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	e3c9      	b.n	8002702 <HAL_RCC_OscConfig+0x836>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001f6e:	4b7d      	ldr	r3, [pc, #500]	; (8002164 <HAL_RCC_OscConfig+0x298>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4a7c      	ldr	r2, [pc, #496]	; (8002164 <HAL_RCC_OscConfig+0x298>)
 8001f74:	f043 0308 	orr.w	r3, r3, #8
 8001f78:	6013      	str	r3, [r2, #0]
 8001f7a:	4b7a      	ldr	r3, [pc, #488]	; (8002164 <HAL_RCC_OscConfig+0x298>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6a1b      	ldr	r3, [r3, #32]
 8001f86:	4977      	ldr	r1, [pc, #476]	; (8002164 <HAL_RCC_OscConfig+0x298>)
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001f8c:	4b75      	ldr	r3, [pc, #468]	; (8002164 <HAL_RCC_OscConfig+0x298>)
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	69db      	ldr	r3, [r3, #28]
 8001f98:	021b      	lsls	r3, r3, #8
 8001f9a:	4972      	ldr	r1, [pc, #456]	; (8002164 <HAL_RCC_OscConfig+0x298>)
 8001f9c:	4313      	orrs	r3, r2
 8001f9e:	604b      	str	r3, [r1, #4]
 8001fa0:	e025      	b.n	8001fee <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001fa2:	4b70      	ldr	r3, [pc, #448]	; (8002164 <HAL_RCC_OscConfig+0x298>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4a6f      	ldr	r2, [pc, #444]	; (8002164 <HAL_RCC_OscConfig+0x298>)
 8001fa8:	f043 0308 	orr.w	r3, r3, #8
 8001fac:	6013      	str	r3, [r2, #0]
 8001fae:	4b6d      	ldr	r3, [pc, #436]	; (8002164 <HAL_RCC_OscConfig+0x298>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6a1b      	ldr	r3, [r3, #32]
 8001fba:	496a      	ldr	r1, [pc, #424]	; (8002164 <HAL_RCC_OscConfig+0x298>)
 8001fbc:	4313      	orrs	r3, r2
 8001fbe:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001fc0:	4b68      	ldr	r3, [pc, #416]	; (8002164 <HAL_RCC_OscConfig+0x298>)
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	69db      	ldr	r3, [r3, #28]
 8001fcc:	021b      	lsls	r3, r3, #8
 8001fce:	4965      	ldr	r1, [pc, #404]	; (8002164 <HAL_RCC_OscConfig+0x298>)
 8001fd0:	4313      	orrs	r3, r2
 8001fd2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001fd4:	69bb      	ldr	r3, [r7, #24]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d109      	bne.n	8001fee <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6a1b      	ldr	r3, [r3, #32]
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f000 fd02 	bl	80029e8 <RCC_SetFlashLatencyFromMSIRange>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d001      	beq.n	8001fee <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8001fea:	2301      	movs	r3, #1
 8001fec:	e389      	b.n	8002702 <HAL_RCC_OscConfig+0x836>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001fee:	f000 fc6f 	bl	80028d0 <HAL_RCC_GetSysClockFreq>
 8001ff2:	4602      	mov	r2, r0
 8001ff4:	4b5b      	ldr	r3, [pc, #364]	; (8002164 <HAL_RCC_OscConfig+0x298>)
 8001ff6:	689b      	ldr	r3, [r3, #8]
 8001ff8:	091b      	lsrs	r3, r3, #4
 8001ffa:	f003 030f 	and.w	r3, r3, #15
 8001ffe:	495a      	ldr	r1, [pc, #360]	; (8002168 <HAL_RCC_OscConfig+0x29c>)
 8002000:	5ccb      	ldrb	r3, [r1, r3]
 8002002:	f003 031f 	and.w	r3, r3, #31
 8002006:	fa22 f303 	lsr.w	r3, r2, r3
 800200a:	4a58      	ldr	r2, [pc, #352]	; (800216c <HAL_RCC_OscConfig+0x2a0>)
 800200c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800200e:	4b58      	ldr	r3, [pc, #352]	; (8002170 <HAL_RCC_OscConfig+0x2a4>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4618      	mov	r0, r3
 8002014:	f7fe fbf2 	bl	80007fc <HAL_InitTick>
 8002018:	4603      	mov	r3, r0
 800201a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800201c:	7bfb      	ldrb	r3, [r7, #15]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d052      	beq.n	80020c8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002022:	7bfb      	ldrb	r3, [r7, #15]
 8002024:	e36d      	b.n	8002702 <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	699b      	ldr	r3, [r3, #24]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d032      	beq.n	8002094 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800202e:	4b4d      	ldr	r3, [pc, #308]	; (8002164 <HAL_RCC_OscConfig+0x298>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4a4c      	ldr	r2, [pc, #304]	; (8002164 <HAL_RCC_OscConfig+0x298>)
 8002034:	f043 0301 	orr.w	r3, r3, #1
 8002038:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800203a:	f7fe fc2f 	bl	800089c <HAL_GetTick>
 800203e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002040:	e008      	b.n	8002054 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002042:	f7fe fc2b 	bl	800089c <HAL_GetTick>
 8002046:	4602      	mov	r2, r0
 8002048:	693b      	ldr	r3, [r7, #16]
 800204a:	1ad3      	subs	r3, r2, r3
 800204c:	2b02      	cmp	r3, #2
 800204e:	d901      	bls.n	8002054 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002050:	2303      	movs	r3, #3
 8002052:	e356      	b.n	8002702 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002054:	4b43      	ldr	r3, [pc, #268]	; (8002164 <HAL_RCC_OscConfig+0x298>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f003 0302 	and.w	r3, r3, #2
 800205c:	2b00      	cmp	r3, #0
 800205e:	d0f0      	beq.n	8002042 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002060:	4b40      	ldr	r3, [pc, #256]	; (8002164 <HAL_RCC_OscConfig+0x298>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a3f      	ldr	r2, [pc, #252]	; (8002164 <HAL_RCC_OscConfig+0x298>)
 8002066:	f043 0308 	orr.w	r3, r3, #8
 800206a:	6013      	str	r3, [r2, #0]
 800206c:	4b3d      	ldr	r3, [pc, #244]	; (8002164 <HAL_RCC_OscConfig+0x298>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	6a1b      	ldr	r3, [r3, #32]
 8002078:	493a      	ldr	r1, [pc, #232]	; (8002164 <HAL_RCC_OscConfig+0x298>)
 800207a:	4313      	orrs	r3, r2
 800207c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800207e:	4b39      	ldr	r3, [pc, #228]	; (8002164 <HAL_RCC_OscConfig+0x298>)
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	69db      	ldr	r3, [r3, #28]
 800208a:	021b      	lsls	r3, r3, #8
 800208c:	4935      	ldr	r1, [pc, #212]	; (8002164 <HAL_RCC_OscConfig+0x298>)
 800208e:	4313      	orrs	r3, r2
 8002090:	604b      	str	r3, [r1, #4]
 8002092:	e01a      	b.n	80020ca <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002094:	4b33      	ldr	r3, [pc, #204]	; (8002164 <HAL_RCC_OscConfig+0x298>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	4a32      	ldr	r2, [pc, #200]	; (8002164 <HAL_RCC_OscConfig+0x298>)
 800209a:	f023 0301 	bic.w	r3, r3, #1
 800209e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80020a0:	f7fe fbfc 	bl	800089c <HAL_GetTick>
 80020a4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80020a6:	e008      	b.n	80020ba <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80020a8:	f7fe fbf8 	bl	800089c <HAL_GetTick>
 80020ac:	4602      	mov	r2, r0
 80020ae:	693b      	ldr	r3, [r7, #16]
 80020b0:	1ad3      	subs	r3, r2, r3
 80020b2:	2b02      	cmp	r3, #2
 80020b4:	d901      	bls.n	80020ba <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80020b6:	2303      	movs	r3, #3
 80020b8:	e323      	b.n	8002702 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80020ba:	4b2a      	ldr	r3, [pc, #168]	; (8002164 <HAL_RCC_OscConfig+0x298>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f003 0302 	and.w	r3, r3, #2
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d1f0      	bne.n	80020a8 <HAL_RCC_OscConfig+0x1dc>
 80020c6:	e000      	b.n	80020ca <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80020c8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f003 0301 	and.w	r3, r3, #1
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d073      	beq.n	80021be <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80020d6:	69bb      	ldr	r3, [r7, #24]
 80020d8:	2b08      	cmp	r3, #8
 80020da:	d005      	beq.n	80020e8 <HAL_RCC_OscConfig+0x21c>
 80020dc:	69bb      	ldr	r3, [r7, #24]
 80020de:	2b0c      	cmp	r3, #12
 80020e0:	d10e      	bne.n	8002100 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80020e2:	697b      	ldr	r3, [r7, #20]
 80020e4:	2b03      	cmp	r3, #3
 80020e6:	d10b      	bne.n	8002100 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020e8:	4b1e      	ldr	r3, [pc, #120]	; (8002164 <HAL_RCC_OscConfig+0x298>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d063      	beq.n	80021bc <HAL_RCC_OscConfig+0x2f0>
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d15f      	bne.n	80021bc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80020fc:	2301      	movs	r3, #1
 80020fe:	e300      	b.n	8002702 <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002108:	d106      	bne.n	8002118 <HAL_RCC_OscConfig+0x24c>
 800210a:	4b16      	ldr	r3, [pc, #88]	; (8002164 <HAL_RCC_OscConfig+0x298>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	4a15      	ldr	r2, [pc, #84]	; (8002164 <HAL_RCC_OscConfig+0x298>)
 8002110:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002114:	6013      	str	r3, [r2, #0]
 8002116:	e01d      	b.n	8002154 <HAL_RCC_OscConfig+0x288>
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002120:	d10c      	bne.n	800213c <HAL_RCC_OscConfig+0x270>
 8002122:	4b10      	ldr	r3, [pc, #64]	; (8002164 <HAL_RCC_OscConfig+0x298>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4a0f      	ldr	r2, [pc, #60]	; (8002164 <HAL_RCC_OscConfig+0x298>)
 8002128:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800212c:	6013      	str	r3, [r2, #0]
 800212e:	4b0d      	ldr	r3, [pc, #52]	; (8002164 <HAL_RCC_OscConfig+0x298>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	4a0c      	ldr	r2, [pc, #48]	; (8002164 <HAL_RCC_OscConfig+0x298>)
 8002134:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002138:	6013      	str	r3, [r2, #0]
 800213a:	e00b      	b.n	8002154 <HAL_RCC_OscConfig+0x288>
 800213c:	4b09      	ldr	r3, [pc, #36]	; (8002164 <HAL_RCC_OscConfig+0x298>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a08      	ldr	r2, [pc, #32]	; (8002164 <HAL_RCC_OscConfig+0x298>)
 8002142:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002146:	6013      	str	r3, [r2, #0]
 8002148:	4b06      	ldr	r3, [pc, #24]	; (8002164 <HAL_RCC_OscConfig+0x298>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a05      	ldr	r2, [pc, #20]	; (8002164 <HAL_RCC_OscConfig+0x298>)
 800214e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002152:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d01b      	beq.n	8002194 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800215c:	f7fe fb9e 	bl	800089c <HAL_GetTick>
 8002160:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002162:	e010      	b.n	8002186 <HAL_RCC_OscConfig+0x2ba>
 8002164:	40021000 	.word	0x40021000
 8002168:	08006bb0 	.word	0x08006bb0
 800216c:	20000000 	.word	0x20000000
 8002170:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002174:	f7fe fb92 	bl	800089c <HAL_GetTick>
 8002178:	4602      	mov	r2, r0
 800217a:	693b      	ldr	r3, [r7, #16]
 800217c:	1ad3      	subs	r3, r2, r3
 800217e:	2b64      	cmp	r3, #100	; 0x64
 8002180:	d901      	bls.n	8002186 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002182:	2303      	movs	r3, #3
 8002184:	e2bd      	b.n	8002702 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002186:	4baf      	ldr	r3, [pc, #700]	; (8002444 <HAL_RCC_OscConfig+0x578>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800218e:	2b00      	cmp	r3, #0
 8002190:	d0f0      	beq.n	8002174 <HAL_RCC_OscConfig+0x2a8>
 8002192:	e014      	b.n	80021be <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002194:	f7fe fb82 	bl	800089c <HAL_GetTick>
 8002198:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800219a:	e008      	b.n	80021ae <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800219c:	f7fe fb7e 	bl	800089c <HAL_GetTick>
 80021a0:	4602      	mov	r2, r0
 80021a2:	693b      	ldr	r3, [r7, #16]
 80021a4:	1ad3      	subs	r3, r2, r3
 80021a6:	2b64      	cmp	r3, #100	; 0x64
 80021a8:	d901      	bls.n	80021ae <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80021aa:	2303      	movs	r3, #3
 80021ac:	e2a9      	b.n	8002702 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80021ae:	4ba5      	ldr	r3, [pc, #660]	; (8002444 <HAL_RCC_OscConfig+0x578>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d1f0      	bne.n	800219c <HAL_RCC_OscConfig+0x2d0>
 80021ba:	e000      	b.n	80021be <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f003 0302 	and.w	r3, r3, #2
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d060      	beq.n	800228c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80021ca:	69bb      	ldr	r3, [r7, #24]
 80021cc:	2b04      	cmp	r3, #4
 80021ce:	d005      	beq.n	80021dc <HAL_RCC_OscConfig+0x310>
 80021d0:	69bb      	ldr	r3, [r7, #24]
 80021d2:	2b0c      	cmp	r3, #12
 80021d4:	d119      	bne.n	800220a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80021d6:	697b      	ldr	r3, [r7, #20]
 80021d8:	2b02      	cmp	r3, #2
 80021da:	d116      	bne.n	800220a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80021dc:	4b99      	ldr	r3, [pc, #612]	; (8002444 <HAL_RCC_OscConfig+0x578>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d005      	beq.n	80021f4 <HAL_RCC_OscConfig+0x328>
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	68db      	ldr	r3, [r3, #12]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d101      	bne.n	80021f4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80021f0:	2301      	movs	r3, #1
 80021f2:	e286      	b.n	8002702 <HAL_RCC_OscConfig+0x836>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021f4:	4b93      	ldr	r3, [pc, #588]	; (8002444 <HAL_RCC_OscConfig+0x578>)
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	691b      	ldr	r3, [r3, #16]
 8002200:	061b      	lsls	r3, r3, #24
 8002202:	4990      	ldr	r1, [pc, #576]	; (8002444 <HAL_RCC_OscConfig+0x578>)
 8002204:	4313      	orrs	r3, r2
 8002206:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002208:	e040      	b.n	800228c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	68db      	ldr	r3, [r3, #12]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d023      	beq.n	800225a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002212:	4b8c      	ldr	r3, [pc, #560]	; (8002444 <HAL_RCC_OscConfig+0x578>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4a8b      	ldr	r2, [pc, #556]	; (8002444 <HAL_RCC_OscConfig+0x578>)
 8002218:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800221c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800221e:	f7fe fb3d 	bl	800089c <HAL_GetTick>
 8002222:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002224:	e008      	b.n	8002238 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002226:	f7fe fb39 	bl	800089c <HAL_GetTick>
 800222a:	4602      	mov	r2, r0
 800222c:	693b      	ldr	r3, [r7, #16]
 800222e:	1ad3      	subs	r3, r2, r3
 8002230:	2b02      	cmp	r3, #2
 8002232:	d901      	bls.n	8002238 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002234:	2303      	movs	r3, #3
 8002236:	e264      	b.n	8002702 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002238:	4b82      	ldr	r3, [pc, #520]	; (8002444 <HAL_RCC_OscConfig+0x578>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002240:	2b00      	cmp	r3, #0
 8002242:	d0f0      	beq.n	8002226 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002244:	4b7f      	ldr	r3, [pc, #508]	; (8002444 <HAL_RCC_OscConfig+0x578>)
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	691b      	ldr	r3, [r3, #16]
 8002250:	061b      	lsls	r3, r3, #24
 8002252:	497c      	ldr	r1, [pc, #496]	; (8002444 <HAL_RCC_OscConfig+0x578>)
 8002254:	4313      	orrs	r3, r2
 8002256:	604b      	str	r3, [r1, #4]
 8002258:	e018      	b.n	800228c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800225a:	4b7a      	ldr	r3, [pc, #488]	; (8002444 <HAL_RCC_OscConfig+0x578>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4a79      	ldr	r2, [pc, #484]	; (8002444 <HAL_RCC_OscConfig+0x578>)
 8002260:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002264:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002266:	f7fe fb19 	bl	800089c <HAL_GetTick>
 800226a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800226c:	e008      	b.n	8002280 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800226e:	f7fe fb15 	bl	800089c <HAL_GetTick>
 8002272:	4602      	mov	r2, r0
 8002274:	693b      	ldr	r3, [r7, #16]
 8002276:	1ad3      	subs	r3, r2, r3
 8002278:	2b02      	cmp	r3, #2
 800227a:	d901      	bls.n	8002280 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800227c:	2303      	movs	r3, #3
 800227e:	e240      	b.n	8002702 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002280:	4b70      	ldr	r3, [pc, #448]	; (8002444 <HAL_RCC_OscConfig+0x578>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002288:	2b00      	cmp	r3, #0
 800228a:	d1f0      	bne.n	800226e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f003 0308 	and.w	r3, r3, #8
 8002294:	2b00      	cmp	r3, #0
 8002296:	d03c      	beq.n	8002312 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	695b      	ldr	r3, [r3, #20]
 800229c:	2b00      	cmp	r3, #0
 800229e:	d01c      	beq.n	80022da <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80022a0:	4b68      	ldr	r3, [pc, #416]	; (8002444 <HAL_RCC_OscConfig+0x578>)
 80022a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80022a6:	4a67      	ldr	r2, [pc, #412]	; (8002444 <HAL_RCC_OscConfig+0x578>)
 80022a8:	f043 0301 	orr.w	r3, r3, #1
 80022ac:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022b0:	f7fe faf4 	bl	800089c <HAL_GetTick>
 80022b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80022b6:	e008      	b.n	80022ca <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022b8:	f7fe faf0 	bl	800089c <HAL_GetTick>
 80022bc:	4602      	mov	r2, r0
 80022be:	693b      	ldr	r3, [r7, #16]
 80022c0:	1ad3      	subs	r3, r2, r3
 80022c2:	2b02      	cmp	r3, #2
 80022c4:	d901      	bls.n	80022ca <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80022c6:	2303      	movs	r3, #3
 80022c8:	e21b      	b.n	8002702 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80022ca:	4b5e      	ldr	r3, [pc, #376]	; (8002444 <HAL_RCC_OscConfig+0x578>)
 80022cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80022d0:	f003 0302 	and.w	r3, r3, #2
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d0ef      	beq.n	80022b8 <HAL_RCC_OscConfig+0x3ec>
 80022d8:	e01b      	b.n	8002312 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80022da:	4b5a      	ldr	r3, [pc, #360]	; (8002444 <HAL_RCC_OscConfig+0x578>)
 80022dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80022e0:	4a58      	ldr	r2, [pc, #352]	; (8002444 <HAL_RCC_OscConfig+0x578>)
 80022e2:	f023 0301 	bic.w	r3, r3, #1
 80022e6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022ea:	f7fe fad7 	bl	800089c <HAL_GetTick>
 80022ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80022f0:	e008      	b.n	8002304 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022f2:	f7fe fad3 	bl	800089c <HAL_GetTick>
 80022f6:	4602      	mov	r2, r0
 80022f8:	693b      	ldr	r3, [r7, #16]
 80022fa:	1ad3      	subs	r3, r2, r3
 80022fc:	2b02      	cmp	r3, #2
 80022fe:	d901      	bls.n	8002304 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002300:	2303      	movs	r3, #3
 8002302:	e1fe      	b.n	8002702 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002304:	4b4f      	ldr	r3, [pc, #316]	; (8002444 <HAL_RCC_OscConfig+0x578>)
 8002306:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800230a:	f003 0302 	and.w	r3, r3, #2
 800230e:	2b00      	cmp	r3, #0
 8002310:	d1ef      	bne.n	80022f2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f003 0304 	and.w	r3, r3, #4
 800231a:	2b00      	cmp	r3, #0
 800231c:	f000 80a6 	beq.w	800246c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002320:	2300      	movs	r3, #0
 8002322:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002324:	4b47      	ldr	r3, [pc, #284]	; (8002444 <HAL_RCC_OscConfig+0x578>)
 8002326:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002328:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800232c:	2b00      	cmp	r3, #0
 800232e:	d10d      	bne.n	800234c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002330:	4b44      	ldr	r3, [pc, #272]	; (8002444 <HAL_RCC_OscConfig+0x578>)
 8002332:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002334:	4a43      	ldr	r2, [pc, #268]	; (8002444 <HAL_RCC_OscConfig+0x578>)
 8002336:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800233a:	6593      	str	r3, [r2, #88]	; 0x58
 800233c:	4b41      	ldr	r3, [pc, #260]	; (8002444 <HAL_RCC_OscConfig+0x578>)
 800233e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002340:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002344:	60bb      	str	r3, [r7, #8]
 8002346:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002348:	2301      	movs	r3, #1
 800234a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800234c:	4b3e      	ldr	r3, [pc, #248]	; (8002448 <HAL_RCC_OscConfig+0x57c>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002354:	2b00      	cmp	r3, #0
 8002356:	d118      	bne.n	800238a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002358:	4b3b      	ldr	r3, [pc, #236]	; (8002448 <HAL_RCC_OscConfig+0x57c>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a3a      	ldr	r2, [pc, #232]	; (8002448 <HAL_RCC_OscConfig+0x57c>)
 800235e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002362:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002364:	f7fe fa9a 	bl	800089c <HAL_GetTick>
 8002368:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800236a:	e008      	b.n	800237e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800236c:	f7fe fa96 	bl	800089c <HAL_GetTick>
 8002370:	4602      	mov	r2, r0
 8002372:	693b      	ldr	r3, [r7, #16]
 8002374:	1ad3      	subs	r3, r2, r3
 8002376:	2b02      	cmp	r3, #2
 8002378:	d901      	bls.n	800237e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800237a:	2303      	movs	r3, #3
 800237c:	e1c1      	b.n	8002702 <HAL_RCC_OscConfig+0x836>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800237e:	4b32      	ldr	r3, [pc, #200]	; (8002448 <HAL_RCC_OscConfig+0x57c>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002386:	2b00      	cmp	r3, #0
 8002388:	d0f0      	beq.n	800236c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	689b      	ldr	r3, [r3, #8]
 800238e:	2b01      	cmp	r3, #1
 8002390:	d108      	bne.n	80023a4 <HAL_RCC_OscConfig+0x4d8>
 8002392:	4b2c      	ldr	r3, [pc, #176]	; (8002444 <HAL_RCC_OscConfig+0x578>)
 8002394:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002398:	4a2a      	ldr	r2, [pc, #168]	; (8002444 <HAL_RCC_OscConfig+0x578>)
 800239a:	f043 0301 	orr.w	r3, r3, #1
 800239e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80023a2:	e024      	b.n	80023ee <HAL_RCC_OscConfig+0x522>
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	689b      	ldr	r3, [r3, #8]
 80023a8:	2b05      	cmp	r3, #5
 80023aa:	d110      	bne.n	80023ce <HAL_RCC_OscConfig+0x502>
 80023ac:	4b25      	ldr	r3, [pc, #148]	; (8002444 <HAL_RCC_OscConfig+0x578>)
 80023ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023b2:	4a24      	ldr	r2, [pc, #144]	; (8002444 <HAL_RCC_OscConfig+0x578>)
 80023b4:	f043 0304 	orr.w	r3, r3, #4
 80023b8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80023bc:	4b21      	ldr	r3, [pc, #132]	; (8002444 <HAL_RCC_OscConfig+0x578>)
 80023be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023c2:	4a20      	ldr	r2, [pc, #128]	; (8002444 <HAL_RCC_OscConfig+0x578>)
 80023c4:	f043 0301 	orr.w	r3, r3, #1
 80023c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80023cc:	e00f      	b.n	80023ee <HAL_RCC_OscConfig+0x522>
 80023ce:	4b1d      	ldr	r3, [pc, #116]	; (8002444 <HAL_RCC_OscConfig+0x578>)
 80023d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023d4:	4a1b      	ldr	r2, [pc, #108]	; (8002444 <HAL_RCC_OscConfig+0x578>)
 80023d6:	f023 0301 	bic.w	r3, r3, #1
 80023da:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80023de:	4b19      	ldr	r3, [pc, #100]	; (8002444 <HAL_RCC_OscConfig+0x578>)
 80023e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023e4:	4a17      	ldr	r2, [pc, #92]	; (8002444 <HAL_RCC_OscConfig+0x578>)
 80023e6:	f023 0304 	bic.w	r3, r3, #4
 80023ea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	689b      	ldr	r3, [r3, #8]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d016      	beq.n	8002424 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023f6:	f7fe fa51 	bl	800089c <HAL_GetTick>
 80023fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80023fc:	e00a      	b.n	8002414 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023fe:	f7fe fa4d 	bl	800089c <HAL_GetTick>
 8002402:	4602      	mov	r2, r0
 8002404:	693b      	ldr	r3, [r7, #16]
 8002406:	1ad3      	subs	r3, r2, r3
 8002408:	f241 3288 	movw	r2, #5000	; 0x1388
 800240c:	4293      	cmp	r3, r2
 800240e:	d901      	bls.n	8002414 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8002410:	2303      	movs	r3, #3
 8002412:	e176      	b.n	8002702 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002414:	4b0b      	ldr	r3, [pc, #44]	; (8002444 <HAL_RCC_OscConfig+0x578>)
 8002416:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800241a:	f003 0302 	and.w	r3, r3, #2
 800241e:	2b00      	cmp	r3, #0
 8002420:	d0ed      	beq.n	80023fe <HAL_RCC_OscConfig+0x532>
 8002422:	e01a      	b.n	800245a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002424:	f7fe fa3a 	bl	800089c <HAL_GetTick>
 8002428:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800242a:	e00f      	b.n	800244c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800242c:	f7fe fa36 	bl	800089c <HAL_GetTick>
 8002430:	4602      	mov	r2, r0
 8002432:	693b      	ldr	r3, [r7, #16]
 8002434:	1ad3      	subs	r3, r2, r3
 8002436:	f241 3288 	movw	r2, #5000	; 0x1388
 800243a:	4293      	cmp	r3, r2
 800243c:	d906      	bls.n	800244c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800243e:	2303      	movs	r3, #3
 8002440:	e15f      	b.n	8002702 <HAL_RCC_OscConfig+0x836>
 8002442:	bf00      	nop
 8002444:	40021000 	.word	0x40021000
 8002448:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800244c:	4baa      	ldr	r3, [pc, #680]	; (80026f8 <HAL_RCC_OscConfig+0x82c>)
 800244e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002452:	f003 0302 	and.w	r3, r3, #2
 8002456:	2b00      	cmp	r3, #0
 8002458:	d1e8      	bne.n	800242c <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800245a:	7ffb      	ldrb	r3, [r7, #31]
 800245c:	2b01      	cmp	r3, #1
 800245e:	d105      	bne.n	800246c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002460:	4ba5      	ldr	r3, [pc, #660]	; (80026f8 <HAL_RCC_OscConfig+0x82c>)
 8002462:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002464:	4aa4      	ldr	r2, [pc, #656]	; (80026f8 <HAL_RCC_OscConfig+0x82c>)
 8002466:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800246a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f003 0320 	and.w	r3, r3, #32
 8002474:	2b00      	cmp	r3, #0
 8002476:	d03c      	beq.n	80024f2 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800247c:	2b00      	cmp	r3, #0
 800247e:	d01c      	beq.n	80024ba <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002480:	4b9d      	ldr	r3, [pc, #628]	; (80026f8 <HAL_RCC_OscConfig+0x82c>)
 8002482:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002486:	4a9c      	ldr	r2, [pc, #624]	; (80026f8 <HAL_RCC_OscConfig+0x82c>)
 8002488:	f043 0301 	orr.w	r3, r3, #1
 800248c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002490:	f7fe fa04 	bl	800089c <HAL_GetTick>
 8002494:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002496:	e008      	b.n	80024aa <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002498:	f7fe fa00 	bl	800089c <HAL_GetTick>
 800249c:	4602      	mov	r2, r0
 800249e:	693b      	ldr	r3, [r7, #16]
 80024a0:	1ad3      	subs	r3, r2, r3
 80024a2:	2b02      	cmp	r3, #2
 80024a4:	d901      	bls.n	80024aa <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80024a6:	2303      	movs	r3, #3
 80024a8:	e12b      	b.n	8002702 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80024aa:	4b93      	ldr	r3, [pc, #588]	; (80026f8 <HAL_RCC_OscConfig+0x82c>)
 80024ac:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80024b0:	f003 0302 	and.w	r3, r3, #2
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d0ef      	beq.n	8002498 <HAL_RCC_OscConfig+0x5cc>
 80024b8:	e01b      	b.n	80024f2 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80024ba:	4b8f      	ldr	r3, [pc, #572]	; (80026f8 <HAL_RCC_OscConfig+0x82c>)
 80024bc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80024c0:	4a8d      	ldr	r2, [pc, #564]	; (80026f8 <HAL_RCC_OscConfig+0x82c>)
 80024c2:	f023 0301 	bic.w	r3, r3, #1
 80024c6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024ca:	f7fe f9e7 	bl	800089c <HAL_GetTick>
 80024ce:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80024d0:	e008      	b.n	80024e4 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80024d2:	f7fe f9e3 	bl	800089c <HAL_GetTick>
 80024d6:	4602      	mov	r2, r0
 80024d8:	693b      	ldr	r3, [r7, #16]
 80024da:	1ad3      	subs	r3, r2, r3
 80024dc:	2b02      	cmp	r3, #2
 80024de:	d901      	bls.n	80024e4 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80024e0:	2303      	movs	r3, #3
 80024e2:	e10e      	b.n	8002702 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80024e4:	4b84      	ldr	r3, [pc, #528]	; (80026f8 <HAL_RCC_OscConfig+0x82c>)
 80024e6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80024ea:	f003 0302 	and.w	r3, r3, #2
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d1ef      	bne.n	80024d2 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	f000 8102 	beq.w	8002700 <HAL_RCC_OscConfig+0x834>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002500:	2b02      	cmp	r3, #2
 8002502:	f040 80c5 	bne.w	8002690 <HAL_RCC_OscConfig+0x7c4>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002506:	4b7c      	ldr	r3, [pc, #496]	; (80026f8 <HAL_RCC_OscConfig+0x82c>)
 8002508:	68db      	ldr	r3, [r3, #12]
 800250a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800250c:	697b      	ldr	r3, [r7, #20]
 800250e:	f003 0203 	and.w	r2, r3, #3
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002516:	429a      	cmp	r2, r3
 8002518:	d12c      	bne.n	8002574 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800251a:	697b      	ldr	r3, [r7, #20]
 800251c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002524:	3b01      	subs	r3, #1
 8002526:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002528:	429a      	cmp	r2, r3
 800252a:	d123      	bne.n	8002574 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800252c:	697b      	ldr	r3, [r7, #20]
 800252e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002536:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002538:	429a      	cmp	r2, r3
 800253a:	d11b      	bne.n	8002574 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800253c:	697b      	ldr	r3, [r7, #20]
 800253e:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002546:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002548:	429a      	cmp	r2, r3
 800254a:	d113      	bne.n	8002574 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002556:	085b      	lsrs	r3, r3, #1
 8002558:	3b01      	subs	r3, #1
 800255a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800255c:	429a      	cmp	r2, r3
 800255e:	d109      	bne.n	8002574 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800256a:	085b      	lsrs	r3, r3, #1
 800256c:	3b01      	subs	r3, #1
 800256e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002570:	429a      	cmp	r2, r3
 8002572:	d067      	beq.n	8002644 <HAL_RCC_OscConfig+0x778>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002574:	69bb      	ldr	r3, [r7, #24]
 8002576:	2b0c      	cmp	r3, #12
 8002578:	d062      	beq.n	8002640 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800257a:	4b5f      	ldr	r3, [pc, #380]	; (80026f8 <HAL_RCC_OscConfig+0x82c>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002582:	2b00      	cmp	r3, #0
 8002584:	d001      	beq.n	800258a <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8002586:	2301      	movs	r3, #1
 8002588:	e0bb      	b.n	8002702 <HAL_RCC_OscConfig+0x836>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800258a:	4b5b      	ldr	r3, [pc, #364]	; (80026f8 <HAL_RCC_OscConfig+0x82c>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4a5a      	ldr	r2, [pc, #360]	; (80026f8 <HAL_RCC_OscConfig+0x82c>)
 8002590:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002594:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002596:	f7fe f981 	bl	800089c <HAL_GetTick>
 800259a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800259c:	e008      	b.n	80025b0 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800259e:	f7fe f97d 	bl	800089c <HAL_GetTick>
 80025a2:	4602      	mov	r2, r0
 80025a4:	693b      	ldr	r3, [r7, #16]
 80025a6:	1ad3      	subs	r3, r2, r3
 80025a8:	2b02      	cmp	r3, #2
 80025aa:	d901      	bls.n	80025b0 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 80025ac:	2303      	movs	r3, #3
 80025ae:	e0a8      	b.n	8002702 <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80025b0:	4b51      	ldr	r3, [pc, #324]	; (80026f8 <HAL_RCC_OscConfig+0x82c>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d1f0      	bne.n	800259e <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80025bc:	4b4e      	ldr	r3, [pc, #312]	; (80026f8 <HAL_RCC_OscConfig+0x82c>)
 80025be:	68da      	ldr	r2, [r3, #12]
 80025c0:	4b4e      	ldr	r3, [pc, #312]	; (80026fc <HAL_RCC_OscConfig+0x830>)
 80025c2:	4013      	ands	r3, r2
 80025c4:	687a      	ldr	r2, [r7, #4]
 80025c6:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80025c8:	687a      	ldr	r2, [r7, #4]
 80025ca:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80025cc:	3a01      	subs	r2, #1
 80025ce:	0112      	lsls	r2, r2, #4
 80025d0:	4311      	orrs	r1, r2
 80025d2:	687a      	ldr	r2, [r7, #4]
 80025d4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80025d6:	0212      	lsls	r2, r2, #8
 80025d8:	4311      	orrs	r1, r2
 80025da:	687a      	ldr	r2, [r7, #4]
 80025dc:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80025de:	0852      	lsrs	r2, r2, #1
 80025e0:	3a01      	subs	r2, #1
 80025e2:	0552      	lsls	r2, r2, #21
 80025e4:	4311      	orrs	r1, r2
 80025e6:	687a      	ldr	r2, [r7, #4]
 80025e8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80025ea:	0852      	lsrs	r2, r2, #1
 80025ec:	3a01      	subs	r2, #1
 80025ee:	0652      	lsls	r2, r2, #25
 80025f0:	4311      	orrs	r1, r2
 80025f2:	687a      	ldr	r2, [r7, #4]
 80025f4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80025f6:	06d2      	lsls	r2, r2, #27
 80025f8:	430a      	orrs	r2, r1
 80025fa:	493f      	ldr	r1, [pc, #252]	; (80026f8 <HAL_RCC_OscConfig+0x82c>)
 80025fc:	4313      	orrs	r3, r2
 80025fe:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002600:	4b3d      	ldr	r3, [pc, #244]	; (80026f8 <HAL_RCC_OscConfig+0x82c>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	4a3c      	ldr	r2, [pc, #240]	; (80026f8 <HAL_RCC_OscConfig+0x82c>)
 8002606:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800260a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800260c:	4b3a      	ldr	r3, [pc, #232]	; (80026f8 <HAL_RCC_OscConfig+0x82c>)
 800260e:	68db      	ldr	r3, [r3, #12]
 8002610:	4a39      	ldr	r2, [pc, #228]	; (80026f8 <HAL_RCC_OscConfig+0x82c>)
 8002612:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002616:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002618:	f7fe f940 	bl	800089c <HAL_GetTick>
 800261c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800261e:	e008      	b.n	8002632 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002620:	f7fe f93c 	bl	800089c <HAL_GetTick>
 8002624:	4602      	mov	r2, r0
 8002626:	693b      	ldr	r3, [r7, #16]
 8002628:	1ad3      	subs	r3, r2, r3
 800262a:	2b02      	cmp	r3, #2
 800262c:	d901      	bls.n	8002632 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800262e:	2303      	movs	r3, #3
 8002630:	e067      	b.n	8002702 <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002632:	4b31      	ldr	r3, [pc, #196]	; (80026f8 <HAL_RCC_OscConfig+0x82c>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800263a:	2b00      	cmp	r3, #0
 800263c:	d0f0      	beq.n	8002620 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800263e:	e05f      	b.n	8002700 <HAL_RCC_OscConfig+0x834>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002640:	2301      	movs	r3, #1
 8002642:	e05e      	b.n	8002702 <HAL_RCC_OscConfig+0x836>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002644:	4b2c      	ldr	r3, [pc, #176]	; (80026f8 <HAL_RCC_OscConfig+0x82c>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800264c:	2b00      	cmp	r3, #0
 800264e:	d157      	bne.n	8002700 <HAL_RCC_OscConfig+0x834>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002650:	4b29      	ldr	r3, [pc, #164]	; (80026f8 <HAL_RCC_OscConfig+0x82c>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	4a28      	ldr	r2, [pc, #160]	; (80026f8 <HAL_RCC_OscConfig+0x82c>)
 8002656:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800265a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800265c:	4b26      	ldr	r3, [pc, #152]	; (80026f8 <HAL_RCC_OscConfig+0x82c>)
 800265e:	68db      	ldr	r3, [r3, #12]
 8002660:	4a25      	ldr	r2, [pc, #148]	; (80026f8 <HAL_RCC_OscConfig+0x82c>)
 8002662:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002666:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002668:	f7fe f918 	bl	800089c <HAL_GetTick>
 800266c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800266e:	e008      	b.n	8002682 <HAL_RCC_OscConfig+0x7b6>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002670:	f7fe f914 	bl	800089c <HAL_GetTick>
 8002674:	4602      	mov	r2, r0
 8002676:	693b      	ldr	r3, [r7, #16]
 8002678:	1ad3      	subs	r3, r2, r3
 800267a:	2b02      	cmp	r3, #2
 800267c:	d901      	bls.n	8002682 <HAL_RCC_OscConfig+0x7b6>
            {
              return HAL_TIMEOUT;
 800267e:	2303      	movs	r3, #3
 8002680:	e03f      	b.n	8002702 <HAL_RCC_OscConfig+0x836>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002682:	4b1d      	ldr	r3, [pc, #116]	; (80026f8 <HAL_RCC_OscConfig+0x82c>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800268a:	2b00      	cmp	r3, #0
 800268c:	d0f0      	beq.n	8002670 <HAL_RCC_OscConfig+0x7a4>
 800268e:	e037      	b.n	8002700 <HAL_RCC_OscConfig+0x834>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002690:	69bb      	ldr	r3, [r7, #24]
 8002692:	2b0c      	cmp	r3, #12
 8002694:	d02d      	beq.n	80026f2 <HAL_RCC_OscConfig+0x826>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002696:	4b18      	ldr	r3, [pc, #96]	; (80026f8 <HAL_RCC_OscConfig+0x82c>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4a17      	ldr	r2, [pc, #92]	; (80026f8 <HAL_RCC_OscConfig+0x82c>)
 800269c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80026a0:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80026a2:	4b15      	ldr	r3, [pc, #84]	; (80026f8 <HAL_RCC_OscConfig+0x82c>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d105      	bne.n	80026ba <HAL_RCC_OscConfig+0x7ee>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80026ae:	4b12      	ldr	r3, [pc, #72]	; (80026f8 <HAL_RCC_OscConfig+0x82c>)
 80026b0:	68db      	ldr	r3, [r3, #12]
 80026b2:	4a11      	ldr	r2, [pc, #68]	; (80026f8 <HAL_RCC_OscConfig+0x82c>)
 80026b4:	f023 0303 	bic.w	r3, r3, #3
 80026b8:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80026ba:	4b0f      	ldr	r3, [pc, #60]	; (80026f8 <HAL_RCC_OscConfig+0x82c>)
 80026bc:	68db      	ldr	r3, [r3, #12]
 80026be:	4a0e      	ldr	r2, [pc, #56]	; (80026f8 <HAL_RCC_OscConfig+0x82c>)
 80026c0:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80026c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026c8:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026ca:	f7fe f8e7 	bl	800089c <HAL_GetTick>
 80026ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80026d0:	e008      	b.n	80026e4 <HAL_RCC_OscConfig+0x818>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026d2:	f7fe f8e3 	bl	800089c <HAL_GetTick>
 80026d6:	4602      	mov	r2, r0
 80026d8:	693b      	ldr	r3, [r7, #16]
 80026da:	1ad3      	subs	r3, r2, r3
 80026dc:	2b02      	cmp	r3, #2
 80026de:	d901      	bls.n	80026e4 <HAL_RCC_OscConfig+0x818>
          {
            return HAL_TIMEOUT;
 80026e0:	2303      	movs	r3, #3
 80026e2:	e00e      	b.n	8002702 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80026e4:	4b04      	ldr	r3, [pc, #16]	; (80026f8 <HAL_RCC_OscConfig+0x82c>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d1f0      	bne.n	80026d2 <HAL_RCC_OscConfig+0x806>
 80026f0:	e006      	b.n	8002700 <HAL_RCC_OscConfig+0x834>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80026f2:	2301      	movs	r3, #1
 80026f4:	e005      	b.n	8002702 <HAL_RCC_OscConfig+0x836>
 80026f6:	bf00      	nop
 80026f8:	40021000 	.word	0x40021000
 80026fc:	019d808c 	.word	0x019d808c
      }
    }
  }
  return HAL_OK;
 8002700:	2300      	movs	r3, #0
}
 8002702:	4618      	mov	r0, r3
 8002704:	3720      	adds	r7, #32
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}
 800270a:	bf00      	nop

0800270c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b084      	sub	sp, #16
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
 8002714:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d101      	bne.n	8002720 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800271c:	2301      	movs	r3, #1
 800271e:	e0c8      	b.n	80028b2 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002720:	4b66      	ldr	r3, [pc, #408]	; (80028bc <HAL_RCC_ClockConfig+0x1b0>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f003 0307 	and.w	r3, r3, #7
 8002728:	683a      	ldr	r2, [r7, #0]
 800272a:	429a      	cmp	r2, r3
 800272c:	d910      	bls.n	8002750 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800272e:	4b63      	ldr	r3, [pc, #396]	; (80028bc <HAL_RCC_ClockConfig+0x1b0>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f023 0207 	bic.w	r2, r3, #7
 8002736:	4961      	ldr	r1, [pc, #388]	; (80028bc <HAL_RCC_ClockConfig+0x1b0>)
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	4313      	orrs	r3, r2
 800273c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800273e:	4b5f      	ldr	r3, [pc, #380]	; (80028bc <HAL_RCC_ClockConfig+0x1b0>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f003 0307 	and.w	r3, r3, #7
 8002746:	683a      	ldr	r2, [r7, #0]
 8002748:	429a      	cmp	r2, r3
 800274a:	d001      	beq.n	8002750 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800274c:	2301      	movs	r3, #1
 800274e:	e0b0      	b.n	80028b2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f003 0301 	and.w	r3, r3, #1
 8002758:	2b00      	cmp	r3, #0
 800275a:	d04c      	beq.n	80027f6 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	2b03      	cmp	r3, #3
 8002762:	d107      	bne.n	8002774 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002764:	4b56      	ldr	r3, [pc, #344]	; (80028c0 <HAL_RCC_ClockConfig+0x1b4>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800276c:	2b00      	cmp	r3, #0
 800276e:	d121      	bne.n	80027b4 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8002770:	2301      	movs	r3, #1
 8002772:	e09e      	b.n	80028b2 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	2b02      	cmp	r3, #2
 800277a:	d107      	bne.n	800278c <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800277c:	4b50      	ldr	r3, [pc, #320]	; (80028c0 <HAL_RCC_ClockConfig+0x1b4>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002784:	2b00      	cmp	r3, #0
 8002786:	d115      	bne.n	80027b4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002788:	2301      	movs	r3, #1
 800278a:	e092      	b.n	80028b2 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d107      	bne.n	80027a4 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002794:	4b4a      	ldr	r3, [pc, #296]	; (80028c0 <HAL_RCC_ClockConfig+0x1b4>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f003 0302 	and.w	r3, r3, #2
 800279c:	2b00      	cmp	r3, #0
 800279e:	d109      	bne.n	80027b4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80027a0:	2301      	movs	r3, #1
 80027a2:	e086      	b.n	80028b2 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80027a4:	4b46      	ldr	r3, [pc, #280]	; (80028c0 <HAL_RCC_ClockConfig+0x1b4>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d101      	bne.n	80027b4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80027b0:	2301      	movs	r3, #1
 80027b2:	e07e      	b.n	80028b2 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80027b4:	4b42      	ldr	r3, [pc, #264]	; (80028c0 <HAL_RCC_ClockConfig+0x1b4>)
 80027b6:	689b      	ldr	r3, [r3, #8]
 80027b8:	f023 0203 	bic.w	r2, r3, #3
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	493f      	ldr	r1, [pc, #252]	; (80028c0 <HAL_RCC_ClockConfig+0x1b4>)
 80027c2:	4313      	orrs	r3, r2
 80027c4:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80027c6:	f7fe f869 	bl	800089c <HAL_GetTick>
 80027ca:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027cc:	e00a      	b.n	80027e4 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027ce:	f7fe f865 	bl	800089c <HAL_GetTick>
 80027d2:	4602      	mov	r2, r0
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	1ad3      	subs	r3, r2, r3
 80027d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80027dc:	4293      	cmp	r3, r2
 80027de:	d901      	bls.n	80027e4 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80027e0:	2303      	movs	r3, #3
 80027e2:	e066      	b.n	80028b2 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027e4:	4b36      	ldr	r3, [pc, #216]	; (80028c0 <HAL_RCC_ClockConfig+0x1b4>)
 80027e6:	689b      	ldr	r3, [r3, #8]
 80027e8:	f003 020c 	and.w	r2, r3, #12
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	009b      	lsls	r3, r3, #2
 80027f2:	429a      	cmp	r2, r3
 80027f4:	d1eb      	bne.n	80027ce <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f003 0302 	and.w	r3, r3, #2
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d008      	beq.n	8002814 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002802:	4b2f      	ldr	r3, [pc, #188]	; (80028c0 <HAL_RCC_ClockConfig+0x1b4>)
 8002804:	689b      	ldr	r3, [r3, #8]
 8002806:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	689b      	ldr	r3, [r3, #8]
 800280e:	492c      	ldr	r1, [pc, #176]	; (80028c0 <HAL_RCC_ClockConfig+0x1b4>)
 8002810:	4313      	orrs	r3, r2
 8002812:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002814:	4b29      	ldr	r3, [pc, #164]	; (80028bc <HAL_RCC_ClockConfig+0x1b0>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f003 0307 	and.w	r3, r3, #7
 800281c:	683a      	ldr	r2, [r7, #0]
 800281e:	429a      	cmp	r2, r3
 8002820:	d210      	bcs.n	8002844 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002822:	4b26      	ldr	r3, [pc, #152]	; (80028bc <HAL_RCC_ClockConfig+0x1b0>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f023 0207 	bic.w	r2, r3, #7
 800282a:	4924      	ldr	r1, [pc, #144]	; (80028bc <HAL_RCC_ClockConfig+0x1b0>)
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	4313      	orrs	r3, r2
 8002830:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002832:	4b22      	ldr	r3, [pc, #136]	; (80028bc <HAL_RCC_ClockConfig+0x1b0>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f003 0307 	and.w	r3, r3, #7
 800283a:	683a      	ldr	r2, [r7, #0]
 800283c:	429a      	cmp	r2, r3
 800283e:	d001      	beq.n	8002844 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8002840:	2301      	movs	r3, #1
 8002842:	e036      	b.n	80028b2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f003 0304 	and.w	r3, r3, #4
 800284c:	2b00      	cmp	r3, #0
 800284e:	d008      	beq.n	8002862 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002850:	4b1b      	ldr	r3, [pc, #108]	; (80028c0 <HAL_RCC_ClockConfig+0x1b4>)
 8002852:	689b      	ldr	r3, [r3, #8]
 8002854:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	68db      	ldr	r3, [r3, #12]
 800285c:	4918      	ldr	r1, [pc, #96]	; (80028c0 <HAL_RCC_ClockConfig+0x1b4>)
 800285e:	4313      	orrs	r3, r2
 8002860:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f003 0308 	and.w	r3, r3, #8
 800286a:	2b00      	cmp	r3, #0
 800286c:	d009      	beq.n	8002882 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800286e:	4b14      	ldr	r3, [pc, #80]	; (80028c0 <HAL_RCC_ClockConfig+0x1b4>)
 8002870:	689b      	ldr	r3, [r3, #8]
 8002872:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	691b      	ldr	r3, [r3, #16]
 800287a:	00db      	lsls	r3, r3, #3
 800287c:	4910      	ldr	r1, [pc, #64]	; (80028c0 <HAL_RCC_ClockConfig+0x1b4>)
 800287e:	4313      	orrs	r3, r2
 8002880:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002882:	f000 f825 	bl	80028d0 <HAL_RCC_GetSysClockFreq>
 8002886:	4602      	mov	r2, r0
 8002888:	4b0d      	ldr	r3, [pc, #52]	; (80028c0 <HAL_RCC_ClockConfig+0x1b4>)
 800288a:	689b      	ldr	r3, [r3, #8]
 800288c:	091b      	lsrs	r3, r3, #4
 800288e:	f003 030f 	and.w	r3, r3, #15
 8002892:	490c      	ldr	r1, [pc, #48]	; (80028c4 <HAL_RCC_ClockConfig+0x1b8>)
 8002894:	5ccb      	ldrb	r3, [r1, r3]
 8002896:	f003 031f 	and.w	r3, r3, #31
 800289a:	fa22 f303 	lsr.w	r3, r2, r3
 800289e:	4a0a      	ldr	r2, [pc, #40]	; (80028c8 <HAL_RCC_ClockConfig+0x1bc>)
 80028a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80028a2:	4b0a      	ldr	r3, [pc, #40]	; (80028cc <HAL_RCC_ClockConfig+0x1c0>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4618      	mov	r0, r3
 80028a8:	f7fd ffa8 	bl	80007fc <HAL_InitTick>
 80028ac:	4603      	mov	r3, r0
 80028ae:	72fb      	strb	r3, [r7, #11]

  return status;
 80028b0:	7afb      	ldrb	r3, [r7, #11]
}
 80028b2:	4618      	mov	r0, r3
 80028b4:	3710      	adds	r7, #16
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bd80      	pop	{r7, pc}
 80028ba:	bf00      	nop
 80028bc:	40022000 	.word	0x40022000
 80028c0:	40021000 	.word	0x40021000
 80028c4:	08006bb0 	.word	0x08006bb0
 80028c8:	20000000 	.word	0x20000000
 80028cc:	20000004 	.word	0x20000004

080028d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028d0:	b480      	push	{r7}
 80028d2:	b089      	sub	sp, #36	; 0x24
 80028d4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80028d6:	2300      	movs	r3, #0
 80028d8:	61fb      	str	r3, [r7, #28]
 80028da:	2300      	movs	r3, #0
 80028dc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80028de:	4b3e      	ldr	r3, [pc, #248]	; (80029d8 <HAL_RCC_GetSysClockFreq+0x108>)
 80028e0:	689b      	ldr	r3, [r3, #8]
 80028e2:	f003 030c 	and.w	r3, r3, #12
 80028e6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80028e8:	4b3b      	ldr	r3, [pc, #236]	; (80029d8 <HAL_RCC_GetSysClockFreq+0x108>)
 80028ea:	68db      	ldr	r3, [r3, #12]
 80028ec:	f003 0303 	and.w	r3, r3, #3
 80028f0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80028f2:	693b      	ldr	r3, [r7, #16]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d005      	beq.n	8002904 <HAL_RCC_GetSysClockFreq+0x34>
 80028f8:	693b      	ldr	r3, [r7, #16]
 80028fa:	2b0c      	cmp	r3, #12
 80028fc:	d121      	bne.n	8002942 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	2b01      	cmp	r3, #1
 8002902:	d11e      	bne.n	8002942 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002904:	4b34      	ldr	r3, [pc, #208]	; (80029d8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f003 0308 	and.w	r3, r3, #8
 800290c:	2b00      	cmp	r3, #0
 800290e:	d107      	bne.n	8002920 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002910:	4b31      	ldr	r3, [pc, #196]	; (80029d8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002912:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002916:	0a1b      	lsrs	r3, r3, #8
 8002918:	f003 030f 	and.w	r3, r3, #15
 800291c:	61fb      	str	r3, [r7, #28]
 800291e:	e005      	b.n	800292c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002920:	4b2d      	ldr	r3, [pc, #180]	; (80029d8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	091b      	lsrs	r3, r3, #4
 8002926:	f003 030f 	and.w	r3, r3, #15
 800292a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800292c:	4a2b      	ldr	r2, [pc, #172]	; (80029dc <HAL_RCC_GetSysClockFreq+0x10c>)
 800292e:	69fb      	ldr	r3, [r7, #28]
 8002930:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002934:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002936:	693b      	ldr	r3, [r7, #16]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d10d      	bne.n	8002958 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800293c:	69fb      	ldr	r3, [r7, #28]
 800293e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002940:	e00a      	b.n	8002958 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002942:	693b      	ldr	r3, [r7, #16]
 8002944:	2b04      	cmp	r3, #4
 8002946:	d102      	bne.n	800294e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002948:	4b25      	ldr	r3, [pc, #148]	; (80029e0 <HAL_RCC_GetSysClockFreq+0x110>)
 800294a:	61bb      	str	r3, [r7, #24]
 800294c:	e004      	b.n	8002958 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800294e:	693b      	ldr	r3, [r7, #16]
 8002950:	2b08      	cmp	r3, #8
 8002952:	d101      	bne.n	8002958 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002954:	4b23      	ldr	r3, [pc, #140]	; (80029e4 <HAL_RCC_GetSysClockFreq+0x114>)
 8002956:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002958:	693b      	ldr	r3, [r7, #16]
 800295a:	2b0c      	cmp	r3, #12
 800295c:	d134      	bne.n	80029c8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800295e:	4b1e      	ldr	r3, [pc, #120]	; (80029d8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002960:	68db      	ldr	r3, [r3, #12]
 8002962:	f003 0303 	and.w	r3, r3, #3
 8002966:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002968:	68bb      	ldr	r3, [r7, #8]
 800296a:	2b02      	cmp	r3, #2
 800296c:	d003      	beq.n	8002976 <HAL_RCC_GetSysClockFreq+0xa6>
 800296e:	68bb      	ldr	r3, [r7, #8]
 8002970:	2b03      	cmp	r3, #3
 8002972:	d003      	beq.n	800297c <HAL_RCC_GetSysClockFreq+0xac>
 8002974:	e005      	b.n	8002982 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002976:	4b1a      	ldr	r3, [pc, #104]	; (80029e0 <HAL_RCC_GetSysClockFreq+0x110>)
 8002978:	617b      	str	r3, [r7, #20]
      break;
 800297a:	e005      	b.n	8002988 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800297c:	4b19      	ldr	r3, [pc, #100]	; (80029e4 <HAL_RCC_GetSysClockFreq+0x114>)
 800297e:	617b      	str	r3, [r7, #20]
      break;
 8002980:	e002      	b.n	8002988 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002982:	69fb      	ldr	r3, [r7, #28]
 8002984:	617b      	str	r3, [r7, #20]
      break;
 8002986:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002988:	4b13      	ldr	r3, [pc, #76]	; (80029d8 <HAL_RCC_GetSysClockFreq+0x108>)
 800298a:	68db      	ldr	r3, [r3, #12]
 800298c:	091b      	lsrs	r3, r3, #4
 800298e:	f003 0307 	and.w	r3, r3, #7
 8002992:	3301      	adds	r3, #1
 8002994:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002996:	4b10      	ldr	r3, [pc, #64]	; (80029d8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002998:	68db      	ldr	r3, [r3, #12]
 800299a:	0a1b      	lsrs	r3, r3, #8
 800299c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80029a0:	697a      	ldr	r2, [r7, #20]
 80029a2:	fb02 f203 	mul.w	r2, r2, r3
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80029ac:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80029ae:	4b0a      	ldr	r3, [pc, #40]	; (80029d8 <HAL_RCC_GetSysClockFreq+0x108>)
 80029b0:	68db      	ldr	r3, [r3, #12]
 80029b2:	0e5b      	lsrs	r3, r3, #25
 80029b4:	f003 0303 	and.w	r3, r3, #3
 80029b8:	3301      	adds	r3, #1
 80029ba:	005b      	lsls	r3, r3, #1
 80029bc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80029be:	697a      	ldr	r2, [r7, #20]
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80029c6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80029c8:	69bb      	ldr	r3, [r7, #24]
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	3724      	adds	r7, #36	; 0x24
 80029ce:	46bd      	mov	sp, r7
 80029d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d4:	4770      	bx	lr
 80029d6:	bf00      	nop
 80029d8:	40021000 	.word	0x40021000
 80029dc:	08006bc0 	.word	0x08006bc0
 80029e0:	00f42400 	.word	0x00f42400
 80029e4:	01312d00 	.word	0x01312d00

080029e8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b086      	sub	sp, #24
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80029f0:	2300      	movs	r3, #0
 80029f2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80029f4:	4b2a      	ldr	r3, [pc, #168]	; (8002aa0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80029f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d003      	beq.n	8002a08 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002a00:	f7ff fa00 	bl	8001e04 <HAL_PWREx_GetVoltageRange>
 8002a04:	6178      	str	r0, [r7, #20]
 8002a06:	e014      	b.n	8002a32 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002a08:	4b25      	ldr	r3, [pc, #148]	; (8002aa0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a0c:	4a24      	ldr	r2, [pc, #144]	; (8002aa0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a0e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a12:	6593      	str	r3, [r2, #88]	; 0x58
 8002a14:	4b22      	ldr	r3, [pc, #136]	; (8002aa0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a1c:	60fb      	str	r3, [r7, #12]
 8002a1e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002a20:	f7ff f9f0 	bl	8001e04 <HAL_PWREx_GetVoltageRange>
 8002a24:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002a26:	4b1e      	ldr	r3, [pc, #120]	; (8002aa0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a2a:	4a1d      	ldr	r2, [pc, #116]	; (8002aa0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a2c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a30:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002a32:	697b      	ldr	r3, [r7, #20]
 8002a34:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a38:	d10b      	bne.n	8002a52 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2b80      	cmp	r3, #128	; 0x80
 8002a3e:	d919      	bls.n	8002a74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2ba0      	cmp	r3, #160	; 0xa0
 8002a44:	d902      	bls.n	8002a4c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002a46:	2302      	movs	r3, #2
 8002a48:	613b      	str	r3, [r7, #16]
 8002a4a:	e013      	b.n	8002a74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	613b      	str	r3, [r7, #16]
 8002a50:	e010      	b.n	8002a74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2b80      	cmp	r3, #128	; 0x80
 8002a56:	d902      	bls.n	8002a5e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002a58:	2303      	movs	r3, #3
 8002a5a:	613b      	str	r3, [r7, #16]
 8002a5c:	e00a      	b.n	8002a74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	2b80      	cmp	r3, #128	; 0x80
 8002a62:	d102      	bne.n	8002a6a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002a64:	2302      	movs	r3, #2
 8002a66:	613b      	str	r3, [r7, #16]
 8002a68:	e004      	b.n	8002a74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	2b70      	cmp	r3, #112	; 0x70
 8002a6e:	d101      	bne.n	8002a74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002a70:	2301      	movs	r3, #1
 8002a72:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002a74:	4b0b      	ldr	r3, [pc, #44]	; (8002aa4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f023 0207 	bic.w	r2, r3, #7
 8002a7c:	4909      	ldr	r1, [pc, #36]	; (8002aa4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002a7e:	693b      	ldr	r3, [r7, #16]
 8002a80:	4313      	orrs	r3, r2
 8002a82:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002a84:	4b07      	ldr	r3, [pc, #28]	; (8002aa4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f003 0307 	and.w	r3, r3, #7
 8002a8c:	693a      	ldr	r2, [r7, #16]
 8002a8e:	429a      	cmp	r2, r3
 8002a90:	d001      	beq.n	8002a96 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002a92:	2301      	movs	r3, #1
 8002a94:	e000      	b.n	8002a98 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002a96:	2300      	movs	r3, #0
}
 8002a98:	4618      	mov	r0, r3
 8002a9a:	3718      	adds	r7, #24
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd80      	pop	{r7, pc}
 8002aa0:	40021000 	.word	0x40021000
 8002aa4:	40022000 	.word	0x40022000

08002aa8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b086      	sub	sp, #24
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d031      	beq.n	8002b28 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ac8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002acc:	d01a      	beq.n	8002b04 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8002ace:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002ad2:	d814      	bhi.n	8002afe <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d009      	beq.n	8002aec <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002ad8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002adc:	d10f      	bne.n	8002afe <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8002ade:	4b5d      	ldr	r3, [pc, #372]	; (8002c54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002ae0:	68db      	ldr	r3, [r3, #12]
 8002ae2:	4a5c      	ldr	r2, [pc, #368]	; (8002c54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002ae4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ae8:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002aea:	e00c      	b.n	8002b06 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	3304      	adds	r3, #4
 8002af0:	2100      	movs	r1, #0
 8002af2:	4618      	mov	r0, r3
 8002af4:	f000 fa12 	bl	8002f1c <RCCEx_PLLSAI1_Config>
 8002af8:	4603      	mov	r3, r0
 8002afa:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002afc:	e003      	b.n	8002b06 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002afe:	2301      	movs	r3, #1
 8002b00:	74fb      	strb	r3, [r7, #19]
      break;
 8002b02:	e000      	b.n	8002b06 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8002b04:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002b06:	7cfb      	ldrb	r3, [r7, #19]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d10b      	bne.n	8002b24 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002b0c:	4b51      	ldr	r3, [pc, #324]	; (8002c54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002b0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b12:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b1a:	494e      	ldr	r1, [pc, #312]	; (8002c54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002b1c:	4313      	orrs	r3, r2
 8002b1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002b22:	e001      	b.n	8002b28 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b24:	7cfb      	ldrb	r3, [r7, #19]
 8002b26:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	f000 809e 	beq.w	8002c72 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b36:	2300      	movs	r3, #0
 8002b38:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002b3a:	4b46      	ldr	r3, [pc, #280]	; (8002c54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002b3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d101      	bne.n	8002b4a <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8002b46:	2301      	movs	r3, #1
 8002b48:	e000      	b.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d00d      	beq.n	8002b6c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b50:	4b40      	ldr	r3, [pc, #256]	; (8002c54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002b52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b54:	4a3f      	ldr	r2, [pc, #252]	; (8002c54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002b56:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b5a:	6593      	str	r3, [r2, #88]	; 0x58
 8002b5c:	4b3d      	ldr	r3, [pc, #244]	; (8002c54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002b5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b64:	60bb      	str	r3, [r7, #8]
 8002b66:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b68:	2301      	movs	r3, #1
 8002b6a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002b6c:	4b3a      	ldr	r3, [pc, #232]	; (8002c58 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a39      	ldr	r2, [pc, #228]	; (8002c58 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002b72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b76:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002b78:	f7fd fe90 	bl	800089c <HAL_GetTick>
 8002b7c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002b7e:	e009      	b.n	8002b94 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b80:	f7fd fe8c 	bl	800089c <HAL_GetTick>
 8002b84:	4602      	mov	r2, r0
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	1ad3      	subs	r3, r2, r3
 8002b8a:	2b02      	cmp	r3, #2
 8002b8c:	d902      	bls.n	8002b94 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8002b8e:	2303      	movs	r3, #3
 8002b90:	74fb      	strb	r3, [r7, #19]
        break;
 8002b92:	e005      	b.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002b94:	4b30      	ldr	r3, [pc, #192]	; (8002c58 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d0ef      	beq.n	8002b80 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8002ba0:	7cfb      	ldrb	r3, [r7, #19]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d15a      	bne.n	8002c5c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002ba6:	4b2b      	ldr	r3, [pc, #172]	; (8002c54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002ba8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002bb0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002bb2:	697b      	ldr	r3, [r7, #20]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d01e      	beq.n	8002bf6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002bbc:	697a      	ldr	r2, [r7, #20]
 8002bbe:	429a      	cmp	r2, r3
 8002bc0:	d019      	beq.n	8002bf6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002bc2:	4b24      	ldr	r3, [pc, #144]	; (8002c54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002bc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bc8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002bcc:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002bce:	4b21      	ldr	r3, [pc, #132]	; (8002c54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002bd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bd4:	4a1f      	ldr	r2, [pc, #124]	; (8002c54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002bd6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002bda:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002bde:	4b1d      	ldr	r3, [pc, #116]	; (8002c54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002be0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002be4:	4a1b      	ldr	r2, [pc, #108]	; (8002c54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002be6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002bea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002bee:	4a19      	ldr	r2, [pc, #100]	; (8002c54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002bf0:	697b      	ldr	r3, [r7, #20]
 8002bf2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002bf6:	697b      	ldr	r3, [r7, #20]
 8002bf8:	f003 0301 	and.w	r3, r3, #1
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d016      	beq.n	8002c2e <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c00:	f7fd fe4c 	bl	800089c <HAL_GetTick>
 8002c04:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c06:	e00b      	b.n	8002c20 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c08:	f7fd fe48 	bl	800089c <HAL_GetTick>
 8002c0c:	4602      	mov	r2, r0
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	1ad3      	subs	r3, r2, r3
 8002c12:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d902      	bls.n	8002c20 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8002c1a:	2303      	movs	r3, #3
 8002c1c:	74fb      	strb	r3, [r7, #19]
            break;
 8002c1e:	e006      	b.n	8002c2e <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c20:	4b0c      	ldr	r3, [pc, #48]	; (8002c54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002c22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c26:	f003 0302 	and.w	r3, r3, #2
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d0ec      	beq.n	8002c08 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8002c2e:	7cfb      	ldrb	r3, [r7, #19]
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d10b      	bne.n	8002c4c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002c34:	4b07      	ldr	r3, [pc, #28]	; (8002c54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002c36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c3a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c42:	4904      	ldr	r1, [pc, #16]	; (8002c54 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002c44:	4313      	orrs	r3, r2
 8002c46:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002c4a:	e009      	b.n	8002c60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002c4c:	7cfb      	ldrb	r3, [r7, #19]
 8002c4e:	74bb      	strb	r3, [r7, #18]
 8002c50:	e006      	b.n	8002c60 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8002c52:	bf00      	nop
 8002c54:	40021000 	.word	0x40021000
 8002c58:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c5c:	7cfb      	ldrb	r3, [r7, #19]
 8002c5e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002c60:	7c7b      	ldrb	r3, [r7, #17]
 8002c62:	2b01      	cmp	r3, #1
 8002c64:	d105      	bne.n	8002c72 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c66:	4bac      	ldr	r3, [pc, #688]	; (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002c68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c6a:	4aab      	ldr	r2, [pc, #684]	; (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002c6c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c70:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f003 0301 	and.w	r3, r3, #1
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d00a      	beq.n	8002c94 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002c7e:	4ba6      	ldr	r3, [pc, #664]	; (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002c80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c84:	f023 0203 	bic.w	r2, r3, #3
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6a1b      	ldr	r3, [r3, #32]
 8002c8c:	49a2      	ldr	r1, [pc, #648]	; (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f003 0302 	and.w	r3, r3, #2
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d00a      	beq.n	8002cb6 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002ca0:	4b9d      	ldr	r3, [pc, #628]	; (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002ca2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ca6:	f023 020c 	bic.w	r2, r3, #12
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cae:	499a      	ldr	r1, [pc, #616]	; (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f003 0304 	and.w	r3, r3, #4
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d00a      	beq.n	8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002cc2:	4b95      	ldr	r3, [pc, #596]	; (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002cc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cc8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cd0:	4991      	ldr	r1, [pc, #580]	; (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002cd2:	4313      	orrs	r3, r2
 8002cd4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f003 0308 	and.w	r3, r3, #8
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d00a      	beq.n	8002cfa <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002ce4:	4b8c      	ldr	r3, [pc, #560]	; (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002ce6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cea:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cf2:	4989      	ldr	r1, [pc, #548]	; (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002cf4:	4313      	orrs	r3, r2
 8002cf6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f003 0320 	and.w	r3, r3, #32
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d00a      	beq.n	8002d1c <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002d06:	4b84      	ldr	r3, [pc, #528]	; (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002d08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d0c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d14:	4980      	ldr	r1, [pc, #512]	; (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002d16:	4313      	orrs	r3, r2
 8002d18:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d00a      	beq.n	8002d3e <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002d28:	4b7b      	ldr	r3, [pc, #492]	; (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002d2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d2e:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d36:	4978      	ldr	r1, [pc, #480]	; (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d00a      	beq.n	8002d60 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002d4a:	4b73      	ldr	r3, [pc, #460]	; (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002d4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d50:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d58:	496f      	ldr	r1, [pc, #444]	; (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002d5a:	4313      	orrs	r3, r2
 8002d5c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d00a      	beq.n	8002d82 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002d6c:	4b6a      	ldr	r3, [pc, #424]	; (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002d6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d72:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d7a:	4967      	ldr	r1, [pc, #412]	; (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d00a      	beq.n	8002da4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002d8e:	4b62      	ldr	r3, [pc, #392]	; (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002d90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d94:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d9c:	495e      	ldr	r1, [pc, #376]	; (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d00a      	beq.n	8002dc6 <HAL_RCCEx_PeriphCLKConfig+0x31e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002db0:	4b59      	ldr	r3, [pc, #356]	; (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002db2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002db6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dbe:	4956      	ldr	r1, [pc, #344]	; (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002dc0:	4313      	orrs	r3, r2
 8002dc2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d00a      	beq.n	8002de8 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002dd2:	4b51      	ldr	r3, [pc, #324]	; (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002dd4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002dd8:	f023 0203 	bic.w	r2, r3, #3
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002de0:	494d      	ldr	r1, [pc, #308]	; (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002de2:	4313      	orrs	r3, r2
 8002de4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d028      	beq.n	8002e46 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002df4:	4b48      	ldr	r3, [pc, #288]	; (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002df6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dfa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e02:	4945      	ldr	r1, [pc, #276]	; (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002e04:	4313      	orrs	r3, r2
 8002e06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e0e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002e12:	d106      	bne.n	8002e22 <HAL_RCCEx_PeriphCLKConfig+0x37a>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002e14:	4b40      	ldr	r3, [pc, #256]	; (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002e16:	68db      	ldr	r3, [r3, #12]
 8002e18:	4a3f      	ldr	r2, [pc, #252]	; (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002e1a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002e1e:	60d3      	str	r3, [r2, #12]
 8002e20:	e011      	b.n	8002e46 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e26:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002e2a:	d10c      	bne.n	8002e46 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	3304      	adds	r3, #4
 8002e30:	2101      	movs	r1, #1
 8002e32:	4618      	mov	r0, r3
 8002e34:	f000 f872 	bl	8002f1c <RCCEx_PLLSAI1_Config>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002e3c:	7cfb      	ldrb	r3, [r7, #19]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d001      	beq.n	8002e46 <HAL_RCCEx_PeriphCLKConfig+0x39e>
      {
        /* set overall return value */
        status = ret;
 8002e42:	7cfb      	ldrb	r3, [r7, #19]
 8002e44:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d028      	beq.n	8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002e52:	4b31      	ldr	r3, [pc, #196]	; (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002e54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e58:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e60:	492d      	ldr	r1, [pc, #180]	; (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002e62:	4313      	orrs	r3, r2
 8002e64:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e6c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002e70:	d106      	bne.n	8002e80 <HAL_RCCEx_PeriphCLKConfig+0x3d8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002e72:	4b29      	ldr	r3, [pc, #164]	; (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002e74:	68db      	ldr	r3, [r3, #12]
 8002e76:	4a28      	ldr	r2, [pc, #160]	; (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002e78:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002e7c:	60d3      	str	r3, [r2, #12]
 8002e7e:	e011      	b.n	8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e84:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002e88:	d10c      	bne.n	8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	3304      	adds	r3, #4
 8002e8e:	2101      	movs	r1, #1
 8002e90:	4618      	mov	r0, r3
 8002e92:	f000 f843 	bl	8002f1c <RCCEx_PLLSAI1_Config>
 8002e96:	4603      	mov	r3, r0
 8002e98:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002e9a:	7cfb      	ldrb	r3, [r7, #19]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d001      	beq.n	8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
      {
        /* set overall return value */
        status = ret;
 8002ea0:	7cfb      	ldrb	r3, [r7, #19]
 8002ea2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d01c      	beq.n	8002eea <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002eb0:	4b19      	ldr	r3, [pc, #100]	; (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002eb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002eb6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ebe:	4916      	ldr	r1, [pc, #88]	; (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002eca:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002ece:	d10c      	bne.n	8002eea <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	3304      	adds	r3, #4
 8002ed4:	2102      	movs	r1, #2
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	f000 f820 	bl	8002f1c <RCCEx_PLLSAI1_Config>
 8002edc:	4603      	mov	r3, r0
 8002ede:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002ee0:	7cfb      	ldrb	r3, [r7, #19]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d001      	beq.n	8002eea <HAL_RCCEx_PeriphCLKConfig+0x442>
      {
        /* set overall return value */
        status = ret;
 8002ee6:	7cfb      	ldrb	r3, [r7, #19]
 8002ee8:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d00a      	beq.n	8002f0c <HAL_RCCEx_PeriphCLKConfig+0x464>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002ef6:	4b08      	ldr	r3, [pc, #32]	; (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002ef8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002efc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f04:	4904      	ldr	r1, [pc, #16]	; (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002f06:	4313      	orrs	r3, r2
 8002f08:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002f0c:	7cbb      	ldrb	r3, [r7, #18]
}
 8002f0e:	4618      	mov	r0, r3
 8002f10:	3718      	adds	r7, #24
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bd80      	pop	{r7, pc}
 8002f16:	bf00      	nop
 8002f18:	40021000 	.word	0x40021000

08002f1c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b084      	sub	sp, #16
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
 8002f24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002f26:	2300      	movs	r3, #0
 8002f28:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002f2a:	4b74      	ldr	r3, [pc, #464]	; (80030fc <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f2c:	68db      	ldr	r3, [r3, #12]
 8002f2e:	f003 0303 	and.w	r3, r3, #3
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d018      	beq.n	8002f68 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002f36:	4b71      	ldr	r3, [pc, #452]	; (80030fc <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f38:	68db      	ldr	r3, [r3, #12]
 8002f3a:	f003 0203 	and.w	r2, r3, #3
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	429a      	cmp	r2, r3
 8002f44:	d10d      	bne.n	8002f62 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
       ||
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d009      	beq.n	8002f62 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002f4e:	4b6b      	ldr	r3, [pc, #428]	; (80030fc <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f50:	68db      	ldr	r3, [r3, #12]
 8002f52:	091b      	lsrs	r3, r3, #4
 8002f54:	f003 0307 	and.w	r3, r3, #7
 8002f58:	1c5a      	adds	r2, r3, #1
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	685b      	ldr	r3, [r3, #4]
       ||
 8002f5e:	429a      	cmp	r2, r3
 8002f60:	d047      	beq.n	8002ff2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002f62:	2301      	movs	r3, #1
 8002f64:	73fb      	strb	r3, [r7, #15]
 8002f66:	e044      	b.n	8002ff2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	2b03      	cmp	r3, #3
 8002f6e:	d018      	beq.n	8002fa2 <RCCEx_PLLSAI1_Config+0x86>
 8002f70:	2b03      	cmp	r3, #3
 8002f72:	d825      	bhi.n	8002fc0 <RCCEx_PLLSAI1_Config+0xa4>
 8002f74:	2b01      	cmp	r3, #1
 8002f76:	d002      	beq.n	8002f7e <RCCEx_PLLSAI1_Config+0x62>
 8002f78:	2b02      	cmp	r3, #2
 8002f7a:	d009      	beq.n	8002f90 <RCCEx_PLLSAI1_Config+0x74>
 8002f7c:	e020      	b.n	8002fc0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002f7e:	4b5f      	ldr	r3, [pc, #380]	; (80030fc <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f003 0302 	and.w	r3, r3, #2
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d11d      	bne.n	8002fc6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f8e:	e01a      	b.n	8002fc6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002f90:	4b5a      	ldr	r3, [pc, #360]	; (80030fc <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d116      	bne.n	8002fca <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002fa0:	e013      	b.n	8002fca <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002fa2:	4b56      	ldr	r3, [pc, #344]	; (80030fc <RCCEx_PLLSAI1_Config+0x1e0>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d10f      	bne.n	8002fce <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002fae:	4b53      	ldr	r3, [pc, #332]	; (80030fc <RCCEx_PLLSAI1_Config+0x1e0>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d109      	bne.n	8002fce <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002fba:	2301      	movs	r3, #1
 8002fbc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002fbe:	e006      	b.n	8002fce <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	73fb      	strb	r3, [r7, #15]
      break;
 8002fc4:	e004      	b.n	8002fd0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002fc6:	bf00      	nop
 8002fc8:	e002      	b.n	8002fd0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002fca:	bf00      	nop
 8002fcc:	e000      	b.n	8002fd0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002fce:	bf00      	nop
    }

    if(status == HAL_OK)
 8002fd0:	7bfb      	ldrb	r3, [r7, #15]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d10d      	bne.n	8002ff2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002fd6:	4b49      	ldr	r3, [pc, #292]	; (80030fc <RCCEx_PLLSAI1_Config+0x1e0>)
 8002fd8:	68db      	ldr	r3, [r3, #12]
 8002fda:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6819      	ldr	r1, [r3, #0]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	3b01      	subs	r3, #1
 8002fe8:	011b      	lsls	r3, r3, #4
 8002fea:	430b      	orrs	r3, r1
 8002fec:	4943      	ldr	r1, [pc, #268]	; (80030fc <RCCEx_PLLSAI1_Config+0x1e0>)
 8002fee:	4313      	orrs	r3, r2
 8002ff0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002ff2:	7bfb      	ldrb	r3, [r7, #15]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d17c      	bne.n	80030f2 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002ff8:	4b40      	ldr	r3, [pc, #256]	; (80030fc <RCCEx_PLLSAI1_Config+0x1e0>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a3f      	ldr	r2, [pc, #252]	; (80030fc <RCCEx_PLLSAI1_Config+0x1e0>)
 8002ffe:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003002:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003004:	f7fd fc4a 	bl	800089c <HAL_GetTick>
 8003008:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800300a:	e009      	b.n	8003020 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800300c:	f7fd fc46 	bl	800089c <HAL_GetTick>
 8003010:	4602      	mov	r2, r0
 8003012:	68bb      	ldr	r3, [r7, #8]
 8003014:	1ad3      	subs	r3, r2, r3
 8003016:	2b02      	cmp	r3, #2
 8003018:	d902      	bls.n	8003020 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800301a:	2303      	movs	r3, #3
 800301c:	73fb      	strb	r3, [r7, #15]
        break;
 800301e:	e005      	b.n	800302c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003020:	4b36      	ldr	r3, [pc, #216]	; (80030fc <RCCEx_PLLSAI1_Config+0x1e0>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003028:	2b00      	cmp	r3, #0
 800302a:	d1ef      	bne.n	800300c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800302c:	7bfb      	ldrb	r3, [r7, #15]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d15f      	bne.n	80030f2 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d110      	bne.n	800305a <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003038:	4b30      	ldr	r3, [pc, #192]	; (80030fc <RCCEx_PLLSAI1_Config+0x1e0>)
 800303a:	691b      	ldr	r3, [r3, #16]
 800303c:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8003040:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003044:	687a      	ldr	r2, [r7, #4]
 8003046:	6892      	ldr	r2, [r2, #8]
 8003048:	0211      	lsls	r1, r2, #8
 800304a:	687a      	ldr	r2, [r7, #4]
 800304c:	68d2      	ldr	r2, [r2, #12]
 800304e:	06d2      	lsls	r2, r2, #27
 8003050:	430a      	orrs	r2, r1
 8003052:	492a      	ldr	r1, [pc, #168]	; (80030fc <RCCEx_PLLSAI1_Config+0x1e0>)
 8003054:	4313      	orrs	r3, r2
 8003056:	610b      	str	r3, [r1, #16]
 8003058:	e027      	b.n	80030aa <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	2b01      	cmp	r3, #1
 800305e:	d112      	bne.n	8003086 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003060:	4b26      	ldr	r3, [pc, #152]	; (80030fc <RCCEx_PLLSAI1_Config+0x1e0>)
 8003062:	691b      	ldr	r3, [r3, #16]
 8003064:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003068:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800306c:	687a      	ldr	r2, [r7, #4]
 800306e:	6892      	ldr	r2, [r2, #8]
 8003070:	0211      	lsls	r1, r2, #8
 8003072:	687a      	ldr	r2, [r7, #4]
 8003074:	6912      	ldr	r2, [r2, #16]
 8003076:	0852      	lsrs	r2, r2, #1
 8003078:	3a01      	subs	r2, #1
 800307a:	0552      	lsls	r2, r2, #21
 800307c:	430a      	orrs	r2, r1
 800307e:	491f      	ldr	r1, [pc, #124]	; (80030fc <RCCEx_PLLSAI1_Config+0x1e0>)
 8003080:	4313      	orrs	r3, r2
 8003082:	610b      	str	r3, [r1, #16]
 8003084:	e011      	b.n	80030aa <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003086:	4b1d      	ldr	r3, [pc, #116]	; (80030fc <RCCEx_PLLSAI1_Config+0x1e0>)
 8003088:	691b      	ldr	r3, [r3, #16]
 800308a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800308e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003092:	687a      	ldr	r2, [r7, #4]
 8003094:	6892      	ldr	r2, [r2, #8]
 8003096:	0211      	lsls	r1, r2, #8
 8003098:	687a      	ldr	r2, [r7, #4]
 800309a:	6952      	ldr	r2, [r2, #20]
 800309c:	0852      	lsrs	r2, r2, #1
 800309e:	3a01      	subs	r2, #1
 80030a0:	0652      	lsls	r2, r2, #25
 80030a2:	430a      	orrs	r2, r1
 80030a4:	4915      	ldr	r1, [pc, #84]	; (80030fc <RCCEx_PLLSAI1_Config+0x1e0>)
 80030a6:	4313      	orrs	r3, r2
 80030a8:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80030aa:	4b14      	ldr	r3, [pc, #80]	; (80030fc <RCCEx_PLLSAI1_Config+0x1e0>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a13      	ldr	r2, [pc, #76]	; (80030fc <RCCEx_PLLSAI1_Config+0x1e0>)
 80030b0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80030b4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030b6:	f7fd fbf1 	bl	800089c <HAL_GetTick>
 80030ba:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80030bc:	e009      	b.n	80030d2 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80030be:	f7fd fbed 	bl	800089c <HAL_GetTick>
 80030c2:	4602      	mov	r2, r0
 80030c4:	68bb      	ldr	r3, [r7, #8]
 80030c6:	1ad3      	subs	r3, r2, r3
 80030c8:	2b02      	cmp	r3, #2
 80030ca:	d902      	bls.n	80030d2 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 80030cc:	2303      	movs	r3, #3
 80030ce:	73fb      	strb	r3, [r7, #15]
          break;
 80030d0:	e005      	b.n	80030de <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80030d2:	4b0a      	ldr	r3, [pc, #40]	; (80030fc <RCCEx_PLLSAI1_Config+0x1e0>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d0ef      	beq.n	80030be <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 80030de:	7bfb      	ldrb	r3, [r7, #15]
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d106      	bne.n	80030f2 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80030e4:	4b05      	ldr	r3, [pc, #20]	; (80030fc <RCCEx_PLLSAI1_Config+0x1e0>)
 80030e6:	691a      	ldr	r2, [r3, #16]
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	699b      	ldr	r3, [r3, #24]
 80030ec:	4903      	ldr	r1, [pc, #12]	; (80030fc <RCCEx_PLLSAI1_Config+0x1e0>)
 80030ee:	4313      	orrs	r3, r2
 80030f0:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80030f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80030f4:	4618      	mov	r0, r3
 80030f6:	3710      	adds	r7, #16
 80030f8:	46bd      	mov	sp, r7
 80030fa:	bd80      	pop	{r7, pc}
 80030fc:	40021000 	.word	0x40021000

08003100 <__NVIC_SetPriority>:
{
 8003100:	b480      	push	{r7}
 8003102:	b083      	sub	sp, #12
 8003104:	af00      	add	r7, sp, #0
 8003106:	4603      	mov	r3, r0
 8003108:	6039      	str	r1, [r7, #0]
 800310a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800310c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003110:	2b00      	cmp	r3, #0
 8003112:	db0a      	blt.n	800312a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	b2da      	uxtb	r2, r3
 8003118:	490c      	ldr	r1, [pc, #48]	; (800314c <__NVIC_SetPriority+0x4c>)
 800311a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800311e:	0112      	lsls	r2, r2, #4
 8003120:	b2d2      	uxtb	r2, r2
 8003122:	440b      	add	r3, r1
 8003124:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003128:	e00a      	b.n	8003140 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	b2da      	uxtb	r2, r3
 800312e:	4908      	ldr	r1, [pc, #32]	; (8003150 <__NVIC_SetPriority+0x50>)
 8003130:	79fb      	ldrb	r3, [r7, #7]
 8003132:	f003 030f 	and.w	r3, r3, #15
 8003136:	3b04      	subs	r3, #4
 8003138:	0112      	lsls	r2, r2, #4
 800313a:	b2d2      	uxtb	r2, r2
 800313c:	440b      	add	r3, r1
 800313e:	761a      	strb	r2, [r3, #24]
}
 8003140:	bf00      	nop
 8003142:	370c      	adds	r7, #12
 8003144:	46bd      	mov	sp, r7
 8003146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314a:	4770      	bx	lr
 800314c:	e000e100 	.word	0xe000e100
 8003150:	e000ed00 	.word	0xe000ed00

08003154 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003154:	b580      	push	{r7, lr}
 8003156:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8003158:	2100      	movs	r1, #0
 800315a:	f06f 0004 	mvn.w	r0, #4
 800315e:	f7ff ffcf 	bl	8003100 <__NVIC_SetPriority>
#endif
}
 8003162:	bf00      	nop
 8003164:	bd80      	pop	{r7, pc}
	...

08003168 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003168:	b480      	push	{r7}
 800316a:	b083      	sub	sp, #12
 800316c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800316e:	f3ef 8305 	mrs	r3, IPSR
 8003172:	603b      	str	r3, [r7, #0]
  return(result);
 8003174:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003176:	2b00      	cmp	r3, #0
 8003178:	d003      	beq.n	8003182 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800317a:	f06f 0305 	mvn.w	r3, #5
 800317e:	607b      	str	r3, [r7, #4]
 8003180:	e00c      	b.n	800319c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003182:	4b0a      	ldr	r3, [pc, #40]	; (80031ac <osKernelInitialize+0x44>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d105      	bne.n	8003196 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800318a:	4b08      	ldr	r3, [pc, #32]	; (80031ac <osKernelInitialize+0x44>)
 800318c:	2201      	movs	r2, #1
 800318e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003190:	2300      	movs	r3, #0
 8003192:	607b      	str	r3, [r7, #4]
 8003194:	e002      	b.n	800319c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8003196:	f04f 33ff 	mov.w	r3, #4294967295
 800319a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800319c:	687b      	ldr	r3, [r7, #4]
}
 800319e:	4618      	mov	r0, r3
 80031a0:	370c      	adds	r7, #12
 80031a2:	46bd      	mov	sp, r7
 80031a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a8:	4770      	bx	lr
 80031aa:	bf00      	nop
 80031ac:	2000003c 	.word	0x2000003c

080031b0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b082      	sub	sp, #8
 80031b4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80031b6:	f3ef 8305 	mrs	r3, IPSR
 80031ba:	603b      	str	r3, [r7, #0]
  return(result);
 80031bc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d003      	beq.n	80031ca <osKernelStart+0x1a>
    stat = osErrorISR;
 80031c2:	f06f 0305 	mvn.w	r3, #5
 80031c6:	607b      	str	r3, [r7, #4]
 80031c8:	e010      	b.n	80031ec <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80031ca:	4b0b      	ldr	r3, [pc, #44]	; (80031f8 <osKernelStart+0x48>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	2b01      	cmp	r3, #1
 80031d0:	d109      	bne.n	80031e6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80031d2:	f7ff ffbf 	bl	8003154 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80031d6:	4b08      	ldr	r3, [pc, #32]	; (80031f8 <osKernelStart+0x48>)
 80031d8:	2202      	movs	r2, #2
 80031da:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80031dc:	f001 fa50 	bl	8004680 <vTaskStartScheduler>
      stat = osOK;
 80031e0:	2300      	movs	r3, #0
 80031e2:	607b      	str	r3, [r7, #4]
 80031e4:	e002      	b.n	80031ec <osKernelStart+0x3c>
    } else {
      stat = osError;
 80031e6:	f04f 33ff 	mov.w	r3, #4294967295
 80031ea:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80031ec:	687b      	ldr	r3, [r7, #4]
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	3708      	adds	r7, #8
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}
 80031f6:	bf00      	nop
 80031f8:	2000003c 	.word	0x2000003c

080031fc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b08e      	sub	sp, #56	; 0x38
 8003200:	af04      	add	r7, sp, #16
 8003202:	60f8      	str	r0, [r7, #12]
 8003204:	60b9      	str	r1, [r7, #8]
 8003206:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003208:	2300      	movs	r3, #0
 800320a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800320c:	f3ef 8305 	mrs	r3, IPSR
 8003210:	617b      	str	r3, [r7, #20]
  return(result);
 8003212:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8003214:	2b00      	cmp	r3, #0
 8003216:	d17e      	bne.n	8003316 <osThreadNew+0x11a>
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d07b      	beq.n	8003316 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800321e:	2380      	movs	r3, #128	; 0x80
 8003220:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8003222:	2318      	movs	r3, #24
 8003224:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8003226:	2300      	movs	r3, #0
 8003228:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800322a:	f04f 33ff 	mov.w	r3, #4294967295
 800322e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d045      	beq.n	80032c2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d002      	beq.n	8003244 <osThreadNew+0x48>
        name = attr->name;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	699b      	ldr	r3, [r3, #24]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d002      	beq.n	8003252 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	699b      	ldr	r3, [r3, #24]
 8003250:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003252:	69fb      	ldr	r3, [r7, #28]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d008      	beq.n	800326a <osThreadNew+0x6e>
 8003258:	69fb      	ldr	r3, [r7, #28]
 800325a:	2b38      	cmp	r3, #56	; 0x38
 800325c:	d805      	bhi.n	800326a <osThreadNew+0x6e>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	685b      	ldr	r3, [r3, #4]
 8003262:	f003 0301 	and.w	r3, r3, #1
 8003266:	2b00      	cmp	r3, #0
 8003268:	d001      	beq.n	800326e <osThreadNew+0x72>
        return (NULL);
 800326a:	2300      	movs	r3, #0
 800326c:	e054      	b.n	8003318 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	695b      	ldr	r3, [r3, #20]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d003      	beq.n	800327e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	695b      	ldr	r3, [r3, #20]
 800327a:	089b      	lsrs	r3, r3, #2
 800327c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	689b      	ldr	r3, [r3, #8]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d00e      	beq.n	80032a4 <osThreadNew+0xa8>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	68db      	ldr	r3, [r3, #12]
 800328a:	2b5b      	cmp	r3, #91	; 0x5b
 800328c:	d90a      	bls.n	80032a4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003292:	2b00      	cmp	r3, #0
 8003294:	d006      	beq.n	80032a4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	695b      	ldr	r3, [r3, #20]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d002      	beq.n	80032a4 <osThreadNew+0xa8>
        mem = 1;
 800329e:	2301      	movs	r3, #1
 80032a0:	61bb      	str	r3, [r7, #24]
 80032a2:	e010      	b.n	80032c6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	689b      	ldr	r3, [r3, #8]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d10c      	bne.n	80032c6 <osThreadNew+0xca>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	68db      	ldr	r3, [r3, #12]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d108      	bne.n	80032c6 <osThreadNew+0xca>
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	691b      	ldr	r3, [r3, #16]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d104      	bne.n	80032c6 <osThreadNew+0xca>
          mem = 0;
 80032bc:	2300      	movs	r3, #0
 80032be:	61bb      	str	r3, [r7, #24]
 80032c0:	e001      	b.n	80032c6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80032c2:	2300      	movs	r3, #0
 80032c4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80032c6:	69bb      	ldr	r3, [r7, #24]
 80032c8:	2b01      	cmp	r3, #1
 80032ca:	d110      	bne.n	80032ee <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80032d0:	687a      	ldr	r2, [r7, #4]
 80032d2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80032d4:	9202      	str	r2, [sp, #8]
 80032d6:	9301      	str	r3, [sp, #4]
 80032d8:	69fb      	ldr	r3, [r7, #28]
 80032da:	9300      	str	r3, [sp, #0]
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	6a3a      	ldr	r2, [r7, #32]
 80032e0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80032e2:	68f8      	ldr	r0, [r7, #12]
 80032e4:	f000 fff6 	bl	80042d4 <xTaskCreateStatic>
 80032e8:	4603      	mov	r3, r0
 80032ea:	613b      	str	r3, [r7, #16]
 80032ec:	e013      	b.n	8003316 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80032ee:	69bb      	ldr	r3, [r7, #24]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d110      	bne.n	8003316 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80032f4:	6a3b      	ldr	r3, [r7, #32]
 80032f6:	b29a      	uxth	r2, r3
 80032f8:	f107 0310 	add.w	r3, r7, #16
 80032fc:	9301      	str	r3, [sp, #4]
 80032fe:	69fb      	ldr	r3, [r7, #28]
 8003300:	9300      	str	r3, [sp, #0]
 8003302:	68bb      	ldr	r3, [r7, #8]
 8003304:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003306:	68f8      	ldr	r0, [r7, #12]
 8003308:	f001 f841 	bl	800438e <xTaskCreate>
 800330c:	4603      	mov	r3, r0
 800330e:	2b01      	cmp	r3, #1
 8003310:	d001      	beq.n	8003316 <osThreadNew+0x11a>
            hTask = NULL;
 8003312:	2300      	movs	r3, #0
 8003314:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003316:	693b      	ldr	r3, [r7, #16]
}
 8003318:	4618      	mov	r0, r3
 800331a:	3728      	adds	r7, #40	; 0x28
 800331c:	46bd      	mov	sp, r7
 800331e:	bd80      	pop	{r7, pc}

08003320 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8003320:	b580      	push	{r7, lr}
 8003322:	b084      	sub	sp, #16
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003328:	f3ef 8305 	mrs	r3, IPSR
 800332c:	60bb      	str	r3, [r7, #8]
  return(result);
 800332e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003330:	2b00      	cmp	r3, #0
 8003332:	d003      	beq.n	800333c <osDelay+0x1c>
    stat = osErrorISR;
 8003334:	f06f 0305 	mvn.w	r3, #5
 8003338:	60fb      	str	r3, [r7, #12]
 800333a:	e007      	b.n	800334c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800333c:	2300      	movs	r3, #0
 800333e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d002      	beq.n	800334c <osDelay+0x2c>
      vTaskDelay(ticks);
 8003346:	6878      	ldr	r0, [r7, #4]
 8003348:	f001 f966 	bl	8004618 <vTaskDelay>
    }
  }

  return (stat);
 800334c:	68fb      	ldr	r3, [r7, #12]
}
 800334e:	4618      	mov	r0, r3
 8003350:	3710      	adds	r7, #16
 8003352:	46bd      	mov	sp, r7
 8003354:	bd80      	pop	{r7, pc}
	...

08003358 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003358:	b480      	push	{r7}
 800335a:	b085      	sub	sp, #20
 800335c:	af00      	add	r7, sp, #0
 800335e:	60f8      	str	r0, [r7, #12]
 8003360:	60b9      	str	r1, [r7, #8]
 8003362:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	4a07      	ldr	r2, [pc, #28]	; (8003384 <vApplicationGetIdleTaskMemory+0x2c>)
 8003368:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800336a:	68bb      	ldr	r3, [r7, #8]
 800336c:	4a06      	ldr	r2, [pc, #24]	; (8003388 <vApplicationGetIdleTaskMemory+0x30>)
 800336e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2280      	movs	r2, #128	; 0x80
 8003374:	601a      	str	r2, [r3, #0]
}
 8003376:	bf00      	nop
 8003378:	3714      	adds	r7, #20
 800337a:	46bd      	mov	sp, r7
 800337c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003380:	4770      	bx	lr
 8003382:	bf00      	nop
 8003384:	20000040 	.word	0x20000040
 8003388:	2000009c 	.word	0x2000009c

0800338c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800338c:	b480      	push	{r7}
 800338e:	b085      	sub	sp, #20
 8003390:	af00      	add	r7, sp, #0
 8003392:	60f8      	str	r0, [r7, #12]
 8003394:	60b9      	str	r1, [r7, #8]
 8003396:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	4a07      	ldr	r2, [pc, #28]	; (80033b8 <vApplicationGetTimerTaskMemory+0x2c>)
 800339c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800339e:	68bb      	ldr	r3, [r7, #8]
 80033a0:	4a06      	ldr	r2, [pc, #24]	; (80033bc <vApplicationGetTimerTaskMemory+0x30>)
 80033a2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80033aa:	601a      	str	r2, [r3, #0]
}
 80033ac:	bf00      	nop
 80033ae:	3714      	adds	r7, #20
 80033b0:	46bd      	mov	sp, r7
 80033b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b6:	4770      	bx	lr
 80033b8:	2000029c 	.word	0x2000029c
 80033bc:	200002f8 	.word	0x200002f8

080033c0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80033c0:	b480      	push	{r7}
 80033c2:	b083      	sub	sp, #12
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	f103 0208 	add.w	r2, r3, #8
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	f04f 32ff 	mov.w	r2, #4294967295
 80033d8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	f103 0208 	add.w	r2, r3, #8
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	f103 0208 	add.w	r2, r3, #8
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	2200      	movs	r2, #0
 80033f2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80033f4:	bf00      	nop
 80033f6:	370c      	adds	r7, #12
 80033f8:	46bd      	mov	sp, r7
 80033fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fe:	4770      	bx	lr

08003400 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003400:	b480      	push	{r7}
 8003402:	b083      	sub	sp, #12
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2200      	movs	r2, #0
 800340c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800340e:	bf00      	nop
 8003410:	370c      	adds	r7, #12
 8003412:	46bd      	mov	sp, r7
 8003414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003418:	4770      	bx	lr

0800341a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800341a:	b480      	push	{r7}
 800341c:	b085      	sub	sp, #20
 800341e:	af00      	add	r7, sp, #0
 8003420:	6078      	str	r0, [r7, #4]
 8003422:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	68fa      	ldr	r2, [r7, #12]
 800342e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	689a      	ldr	r2, [r3, #8]
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	689b      	ldr	r3, [r3, #8]
 800343c:	683a      	ldr	r2, [r7, #0]
 800343e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	683a      	ldr	r2, [r7, #0]
 8003444:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	687a      	ldr	r2, [r7, #4]
 800344a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	1c5a      	adds	r2, r3, #1
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	601a      	str	r2, [r3, #0]
}
 8003456:	bf00      	nop
 8003458:	3714      	adds	r7, #20
 800345a:	46bd      	mov	sp, r7
 800345c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003460:	4770      	bx	lr

08003462 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003462:	b480      	push	{r7}
 8003464:	b085      	sub	sp, #20
 8003466:	af00      	add	r7, sp, #0
 8003468:	6078      	str	r0, [r7, #4]
 800346a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003478:	d103      	bne.n	8003482 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	691b      	ldr	r3, [r3, #16]
 800347e:	60fb      	str	r3, [r7, #12]
 8003480:	e00c      	b.n	800349c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	3308      	adds	r3, #8
 8003486:	60fb      	str	r3, [r7, #12]
 8003488:	e002      	b.n	8003490 <vListInsert+0x2e>
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	685b      	ldr	r3, [r3, #4]
 800348e:	60fb      	str	r3, [r7, #12]
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	68ba      	ldr	r2, [r7, #8]
 8003498:	429a      	cmp	r2, r3
 800349a:	d2f6      	bcs.n	800348a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	685a      	ldr	r2, [r3, #4]
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	683a      	ldr	r2, [r7, #0]
 80034aa:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	68fa      	ldr	r2, [r7, #12]
 80034b0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	683a      	ldr	r2, [r7, #0]
 80034b6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	687a      	ldr	r2, [r7, #4]
 80034bc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	1c5a      	adds	r2, r3, #1
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	601a      	str	r2, [r3, #0]
}
 80034c8:	bf00      	nop
 80034ca:	3714      	adds	r7, #20
 80034cc:	46bd      	mov	sp, r7
 80034ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d2:	4770      	bx	lr

080034d4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80034d4:	b480      	push	{r7}
 80034d6:	b085      	sub	sp, #20
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	691b      	ldr	r3, [r3, #16]
 80034e0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	687a      	ldr	r2, [r7, #4]
 80034e8:	6892      	ldr	r2, [r2, #8]
 80034ea:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	689b      	ldr	r3, [r3, #8]
 80034f0:	687a      	ldr	r2, [r7, #4]
 80034f2:	6852      	ldr	r2, [r2, #4]
 80034f4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	687a      	ldr	r2, [r7, #4]
 80034fc:	429a      	cmp	r2, r3
 80034fe:	d103      	bne.n	8003508 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	689a      	ldr	r2, [r3, #8]
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2200      	movs	r2, #0
 800350c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	1e5a      	subs	r2, r3, #1
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
}
 800351c:	4618      	mov	r0, r3
 800351e:	3714      	adds	r7, #20
 8003520:	46bd      	mov	sp, r7
 8003522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003526:	4770      	bx	lr

08003528 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b084      	sub	sp, #16
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
 8003530:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	2b00      	cmp	r3, #0
 800353a:	d10a      	bne.n	8003552 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800353c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003540:	f383 8811 	msr	BASEPRI, r3
 8003544:	f3bf 8f6f 	isb	sy
 8003548:	f3bf 8f4f 	dsb	sy
 800354c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800354e:	bf00      	nop
 8003550:	e7fe      	b.n	8003550 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003552:	f002 fb37 	bl	8005bc4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681a      	ldr	r2, [r3, #0]
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800355e:	68f9      	ldr	r1, [r7, #12]
 8003560:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003562:	fb01 f303 	mul.w	r3, r1, r3
 8003566:	441a      	add	r2, r3
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	2200      	movs	r2, #0
 8003570:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681a      	ldr	r2, [r3, #0]
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681a      	ldr	r2, [r3, #0]
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003582:	3b01      	subs	r3, #1
 8003584:	68f9      	ldr	r1, [r7, #12]
 8003586:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003588:	fb01 f303 	mul.w	r3, r1, r3
 800358c:	441a      	add	r2, r3
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	22ff      	movs	r2, #255	; 0xff
 8003596:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	22ff      	movs	r2, #255	; 0xff
 800359e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d114      	bne.n	80035d2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	691b      	ldr	r3, [r3, #16]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d01a      	beq.n	80035e6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	3310      	adds	r3, #16
 80035b4:	4618      	mov	r0, r3
 80035b6:	f001 faed 	bl	8004b94 <xTaskRemoveFromEventList>
 80035ba:	4603      	mov	r3, r0
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d012      	beq.n	80035e6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80035c0:	4b0c      	ldr	r3, [pc, #48]	; (80035f4 <xQueueGenericReset+0xcc>)
 80035c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80035c6:	601a      	str	r2, [r3, #0]
 80035c8:	f3bf 8f4f 	dsb	sy
 80035cc:	f3bf 8f6f 	isb	sy
 80035d0:	e009      	b.n	80035e6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	3310      	adds	r3, #16
 80035d6:	4618      	mov	r0, r3
 80035d8:	f7ff fef2 	bl	80033c0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	3324      	adds	r3, #36	; 0x24
 80035e0:	4618      	mov	r0, r3
 80035e2:	f7ff feed 	bl	80033c0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80035e6:	f002 fb1d 	bl	8005c24 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80035ea:	2301      	movs	r3, #1
}
 80035ec:	4618      	mov	r0, r3
 80035ee:	3710      	adds	r7, #16
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bd80      	pop	{r7, pc}
 80035f4:	e000ed04 	.word	0xe000ed04

080035f8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b08e      	sub	sp, #56	; 0x38
 80035fc:	af02      	add	r7, sp, #8
 80035fe:	60f8      	str	r0, [r7, #12]
 8003600:	60b9      	str	r1, [r7, #8]
 8003602:	607a      	str	r2, [r7, #4]
 8003604:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	2b00      	cmp	r3, #0
 800360a:	d10a      	bne.n	8003622 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800360c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003610:	f383 8811 	msr	BASEPRI, r3
 8003614:	f3bf 8f6f 	isb	sy
 8003618:	f3bf 8f4f 	dsb	sy
 800361c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800361e:	bf00      	nop
 8003620:	e7fe      	b.n	8003620 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d10a      	bne.n	800363e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8003628:	f04f 0350 	mov.w	r3, #80	; 0x50
 800362c:	f383 8811 	msr	BASEPRI, r3
 8003630:	f3bf 8f6f 	isb	sy
 8003634:	f3bf 8f4f 	dsb	sy
 8003638:	627b      	str	r3, [r7, #36]	; 0x24
}
 800363a:	bf00      	nop
 800363c:	e7fe      	b.n	800363c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d002      	beq.n	800364a <xQueueGenericCreateStatic+0x52>
 8003644:	68bb      	ldr	r3, [r7, #8]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d001      	beq.n	800364e <xQueueGenericCreateStatic+0x56>
 800364a:	2301      	movs	r3, #1
 800364c:	e000      	b.n	8003650 <xQueueGenericCreateStatic+0x58>
 800364e:	2300      	movs	r3, #0
 8003650:	2b00      	cmp	r3, #0
 8003652:	d10a      	bne.n	800366a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8003654:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003658:	f383 8811 	msr	BASEPRI, r3
 800365c:	f3bf 8f6f 	isb	sy
 8003660:	f3bf 8f4f 	dsb	sy
 8003664:	623b      	str	r3, [r7, #32]
}
 8003666:	bf00      	nop
 8003668:	e7fe      	b.n	8003668 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d102      	bne.n	8003676 <xQueueGenericCreateStatic+0x7e>
 8003670:	68bb      	ldr	r3, [r7, #8]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d101      	bne.n	800367a <xQueueGenericCreateStatic+0x82>
 8003676:	2301      	movs	r3, #1
 8003678:	e000      	b.n	800367c <xQueueGenericCreateStatic+0x84>
 800367a:	2300      	movs	r3, #0
 800367c:	2b00      	cmp	r3, #0
 800367e:	d10a      	bne.n	8003696 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8003680:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003684:	f383 8811 	msr	BASEPRI, r3
 8003688:	f3bf 8f6f 	isb	sy
 800368c:	f3bf 8f4f 	dsb	sy
 8003690:	61fb      	str	r3, [r7, #28]
}
 8003692:	bf00      	nop
 8003694:	e7fe      	b.n	8003694 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003696:	2350      	movs	r3, #80	; 0x50
 8003698:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800369a:	697b      	ldr	r3, [r7, #20]
 800369c:	2b50      	cmp	r3, #80	; 0x50
 800369e:	d00a      	beq.n	80036b6 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80036a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036a4:	f383 8811 	msr	BASEPRI, r3
 80036a8:	f3bf 8f6f 	isb	sy
 80036ac:	f3bf 8f4f 	dsb	sy
 80036b0:	61bb      	str	r3, [r7, #24]
}
 80036b2:	bf00      	nop
 80036b4:	e7fe      	b.n	80036b4 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80036b6:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80036bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d00d      	beq.n	80036de <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80036c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036c4:	2201      	movs	r2, #1
 80036c6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80036ca:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80036ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036d0:	9300      	str	r3, [sp, #0]
 80036d2:	4613      	mov	r3, r2
 80036d4:	687a      	ldr	r2, [r7, #4]
 80036d6:	68b9      	ldr	r1, [r7, #8]
 80036d8:	68f8      	ldr	r0, [r7, #12]
 80036da:	f000 f83f 	bl	800375c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80036de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80036e0:	4618      	mov	r0, r3
 80036e2:	3730      	adds	r7, #48	; 0x30
 80036e4:	46bd      	mov	sp, r7
 80036e6:	bd80      	pop	{r7, pc}

080036e8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b08a      	sub	sp, #40	; 0x28
 80036ec:	af02      	add	r7, sp, #8
 80036ee:	60f8      	str	r0, [r7, #12]
 80036f0:	60b9      	str	r1, [r7, #8]
 80036f2:	4613      	mov	r3, r2
 80036f4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d10a      	bne.n	8003712 <xQueueGenericCreate+0x2a>
	__asm volatile
 80036fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003700:	f383 8811 	msr	BASEPRI, r3
 8003704:	f3bf 8f6f 	isb	sy
 8003708:	f3bf 8f4f 	dsb	sy
 800370c:	613b      	str	r3, [r7, #16]
}
 800370e:	bf00      	nop
 8003710:	e7fe      	b.n	8003710 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	68ba      	ldr	r2, [r7, #8]
 8003716:	fb02 f303 	mul.w	r3, r2, r3
 800371a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800371c:	69fb      	ldr	r3, [r7, #28]
 800371e:	3350      	adds	r3, #80	; 0x50
 8003720:	4618      	mov	r0, r3
 8003722:	f002 fb71 	bl	8005e08 <pvPortMalloc>
 8003726:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8003728:	69bb      	ldr	r3, [r7, #24]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d011      	beq.n	8003752 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800372e:	69bb      	ldr	r3, [r7, #24]
 8003730:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003732:	697b      	ldr	r3, [r7, #20]
 8003734:	3350      	adds	r3, #80	; 0x50
 8003736:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003738:	69bb      	ldr	r3, [r7, #24]
 800373a:	2200      	movs	r2, #0
 800373c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003740:	79fa      	ldrb	r2, [r7, #7]
 8003742:	69bb      	ldr	r3, [r7, #24]
 8003744:	9300      	str	r3, [sp, #0]
 8003746:	4613      	mov	r3, r2
 8003748:	697a      	ldr	r2, [r7, #20]
 800374a:	68b9      	ldr	r1, [r7, #8]
 800374c:	68f8      	ldr	r0, [r7, #12]
 800374e:	f000 f805 	bl	800375c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003752:	69bb      	ldr	r3, [r7, #24]
	}
 8003754:	4618      	mov	r0, r3
 8003756:	3720      	adds	r7, #32
 8003758:	46bd      	mov	sp, r7
 800375a:	bd80      	pop	{r7, pc}

0800375c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b084      	sub	sp, #16
 8003760:	af00      	add	r7, sp, #0
 8003762:	60f8      	str	r0, [r7, #12]
 8003764:	60b9      	str	r1, [r7, #8]
 8003766:	607a      	str	r2, [r7, #4]
 8003768:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800376a:	68bb      	ldr	r3, [r7, #8]
 800376c:	2b00      	cmp	r3, #0
 800376e:	d103      	bne.n	8003778 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003770:	69bb      	ldr	r3, [r7, #24]
 8003772:	69ba      	ldr	r2, [r7, #24]
 8003774:	601a      	str	r2, [r3, #0]
 8003776:	e002      	b.n	800377e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003778:	69bb      	ldr	r3, [r7, #24]
 800377a:	687a      	ldr	r2, [r7, #4]
 800377c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800377e:	69bb      	ldr	r3, [r7, #24]
 8003780:	68fa      	ldr	r2, [r7, #12]
 8003782:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003784:	69bb      	ldr	r3, [r7, #24]
 8003786:	68ba      	ldr	r2, [r7, #8]
 8003788:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800378a:	2101      	movs	r1, #1
 800378c:	69b8      	ldr	r0, [r7, #24]
 800378e:	f7ff fecb 	bl	8003528 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003792:	69bb      	ldr	r3, [r7, #24]
 8003794:	78fa      	ldrb	r2, [r7, #3]
 8003796:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800379a:	bf00      	nop
 800379c:	3710      	adds	r7, #16
 800379e:	46bd      	mov	sp, r7
 80037a0:	bd80      	pop	{r7, pc}
	...

080037a4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b08e      	sub	sp, #56	; 0x38
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	60f8      	str	r0, [r7, #12]
 80037ac:	60b9      	str	r1, [r7, #8]
 80037ae:	607a      	str	r2, [r7, #4]
 80037b0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80037b2:	2300      	movs	r3, #0
 80037b4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80037ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d10a      	bne.n	80037d6 <xQueueGenericSend+0x32>
	__asm volatile
 80037c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037c4:	f383 8811 	msr	BASEPRI, r3
 80037c8:	f3bf 8f6f 	isb	sy
 80037cc:	f3bf 8f4f 	dsb	sy
 80037d0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80037d2:	bf00      	nop
 80037d4:	e7fe      	b.n	80037d4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80037d6:	68bb      	ldr	r3, [r7, #8]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d103      	bne.n	80037e4 <xQueueGenericSend+0x40>
 80037dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d101      	bne.n	80037e8 <xQueueGenericSend+0x44>
 80037e4:	2301      	movs	r3, #1
 80037e6:	e000      	b.n	80037ea <xQueueGenericSend+0x46>
 80037e8:	2300      	movs	r3, #0
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d10a      	bne.n	8003804 <xQueueGenericSend+0x60>
	__asm volatile
 80037ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037f2:	f383 8811 	msr	BASEPRI, r3
 80037f6:	f3bf 8f6f 	isb	sy
 80037fa:	f3bf 8f4f 	dsb	sy
 80037fe:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003800:	bf00      	nop
 8003802:	e7fe      	b.n	8003802 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	2b02      	cmp	r3, #2
 8003808:	d103      	bne.n	8003812 <xQueueGenericSend+0x6e>
 800380a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800380c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800380e:	2b01      	cmp	r3, #1
 8003810:	d101      	bne.n	8003816 <xQueueGenericSend+0x72>
 8003812:	2301      	movs	r3, #1
 8003814:	e000      	b.n	8003818 <xQueueGenericSend+0x74>
 8003816:	2300      	movs	r3, #0
 8003818:	2b00      	cmp	r3, #0
 800381a:	d10a      	bne.n	8003832 <xQueueGenericSend+0x8e>
	__asm volatile
 800381c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003820:	f383 8811 	msr	BASEPRI, r3
 8003824:	f3bf 8f6f 	isb	sy
 8003828:	f3bf 8f4f 	dsb	sy
 800382c:	623b      	str	r3, [r7, #32]
}
 800382e:	bf00      	nop
 8003830:	e7fe      	b.n	8003830 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003832:	f001 fb6d 	bl	8004f10 <xTaskGetSchedulerState>
 8003836:	4603      	mov	r3, r0
 8003838:	2b00      	cmp	r3, #0
 800383a:	d102      	bne.n	8003842 <xQueueGenericSend+0x9e>
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d101      	bne.n	8003846 <xQueueGenericSend+0xa2>
 8003842:	2301      	movs	r3, #1
 8003844:	e000      	b.n	8003848 <xQueueGenericSend+0xa4>
 8003846:	2300      	movs	r3, #0
 8003848:	2b00      	cmp	r3, #0
 800384a:	d10a      	bne.n	8003862 <xQueueGenericSend+0xbe>
	__asm volatile
 800384c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003850:	f383 8811 	msr	BASEPRI, r3
 8003854:	f3bf 8f6f 	isb	sy
 8003858:	f3bf 8f4f 	dsb	sy
 800385c:	61fb      	str	r3, [r7, #28]
}
 800385e:	bf00      	nop
 8003860:	e7fe      	b.n	8003860 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003862:	f002 f9af 	bl	8005bc4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003866:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003868:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800386a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800386c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800386e:	429a      	cmp	r2, r3
 8003870:	d302      	bcc.n	8003878 <xQueueGenericSend+0xd4>
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	2b02      	cmp	r3, #2
 8003876:	d129      	bne.n	80038cc <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003878:	683a      	ldr	r2, [r7, #0]
 800387a:	68b9      	ldr	r1, [r7, #8]
 800387c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800387e:	f000 fbbb 	bl	8003ff8 <prvCopyDataToQueue>
 8003882:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003884:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003886:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003888:	2b00      	cmp	r3, #0
 800388a:	d010      	beq.n	80038ae <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800388c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800388e:	3324      	adds	r3, #36	; 0x24
 8003890:	4618      	mov	r0, r3
 8003892:	f001 f97f 	bl	8004b94 <xTaskRemoveFromEventList>
 8003896:	4603      	mov	r3, r0
 8003898:	2b00      	cmp	r3, #0
 800389a:	d013      	beq.n	80038c4 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800389c:	4b3f      	ldr	r3, [pc, #252]	; (800399c <xQueueGenericSend+0x1f8>)
 800389e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80038a2:	601a      	str	r2, [r3, #0]
 80038a4:	f3bf 8f4f 	dsb	sy
 80038a8:	f3bf 8f6f 	isb	sy
 80038ac:	e00a      	b.n	80038c4 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80038ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d007      	beq.n	80038c4 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80038b4:	4b39      	ldr	r3, [pc, #228]	; (800399c <xQueueGenericSend+0x1f8>)
 80038b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80038ba:	601a      	str	r2, [r3, #0]
 80038bc:	f3bf 8f4f 	dsb	sy
 80038c0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80038c4:	f002 f9ae 	bl	8005c24 <vPortExitCritical>
				return pdPASS;
 80038c8:	2301      	movs	r3, #1
 80038ca:	e063      	b.n	8003994 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d103      	bne.n	80038da <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80038d2:	f002 f9a7 	bl	8005c24 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80038d6:	2300      	movs	r3, #0
 80038d8:	e05c      	b.n	8003994 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80038da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d106      	bne.n	80038ee <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80038e0:	f107 0314 	add.w	r3, r7, #20
 80038e4:	4618      	mov	r0, r3
 80038e6:	f001 f9b9 	bl	8004c5c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80038ea:	2301      	movs	r3, #1
 80038ec:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80038ee:	f002 f999 	bl	8005c24 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80038f2:	f000 ff2b 	bl	800474c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80038f6:	f002 f965 	bl	8005bc4 <vPortEnterCritical>
 80038fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038fc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003900:	b25b      	sxtb	r3, r3
 8003902:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003906:	d103      	bne.n	8003910 <xQueueGenericSend+0x16c>
 8003908:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800390a:	2200      	movs	r2, #0
 800390c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003910:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003912:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003916:	b25b      	sxtb	r3, r3
 8003918:	f1b3 3fff 	cmp.w	r3, #4294967295
 800391c:	d103      	bne.n	8003926 <xQueueGenericSend+0x182>
 800391e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003920:	2200      	movs	r2, #0
 8003922:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003926:	f002 f97d 	bl	8005c24 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800392a:	1d3a      	adds	r2, r7, #4
 800392c:	f107 0314 	add.w	r3, r7, #20
 8003930:	4611      	mov	r1, r2
 8003932:	4618      	mov	r0, r3
 8003934:	f001 f9a8 	bl	8004c88 <xTaskCheckForTimeOut>
 8003938:	4603      	mov	r3, r0
 800393a:	2b00      	cmp	r3, #0
 800393c:	d124      	bne.n	8003988 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800393e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003940:	f000 fc52 	bl	80041e8 <prvIsQueueFull>
 8003944:	4603      	mov	r3, r0
 8003946:	2b00      	cmp	r3, #0
 8003948:	d018      	beq.n	800397c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800394a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800394c:	3310      	adds	r3, #16
 800394e:	687a      	ldr	r2, [r7, #4]
 8003950:	4611      	mov	r1, r2
 8003952:	4618      	mov	r0, r3
 8003954:	f001 f8ce 	bl	8004af4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003958:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800395a:	f000 fbdd 	bl	8004118 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800395e:	f000 ff03 	bl	8004768 <xTaskResumeAll>
 8003962:	4603      	mov	r3, r0
 8003964:	2b00      	cmp	r3, #0
 8003966:	f47f af7c 	bne.w	8003862 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800396a:	4b0c      	ldr	r3, [pc, #48]	; (800399c <xQueueGenericSend+0x1f8>)
 800396c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003970:	601a      	str	r2, [r3, #0]
 8003972:	f3bf 8f4f 	dsb	sy
 8003976:	f3bf 8f6f 	isb	sy
 800397a:	e772      	b.n	8003862 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800397c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800397e:	f000 fbcb 	bl	8004118 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003982:	f000 fef1 	bl	8004768 <xTaskResumeAll>
 8003986:	e76c      	b.n	8003862 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003988:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800398a:	f000 fbc5 	bl	8004118 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800398e:	f000 feeb 	bl	8004768 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003992:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003994:	4618      	mov	r0, r3
 8003996:	3738      	adds	r7, #56	; 0x38
 8003998:	46bd      	mov	sp, r7
 800399a:	bd80      	pop	{r7, pc}
 800399c:	e000ed04 	.word	0xe000ed04

080039a0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b090      	sub	sp, #64	; 0x40
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	60f8      	str	r0, [r7, #12]
 80039a8:	60b9      	str	r1, [r7, #8]
 80039aa:	607a      	str	r2, [r7, #4]
 80039ac:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80039b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d10a      	bne.n	80039ce <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80039b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039bc:	f383 8811 	msr	BASEPRI, r3
 80039c0:	f3bf 8f6f 	isb	sy
 80039c4:	f3bf 8f4f 	dsb	sy
 80039c8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80039ca:	bf00      	nop
 80039cc:	e7fe      	b.n	80039cc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80039ce:	68bb      	ldr	r3, [r7, #8]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d103      	bne.n	80039dc <xQueueGenericSendFromISR+0x3c>
 80039d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d101      	bne.n	80039e0 <xQueueGenericSendFromISR+0x40>
 80039dc:	2301      	movs	r3, #1
 80039de:	e000      	b.n	80039e2 <xQueueGenericSendFromISR+0x42>
 80039e0:	2300      	movs	r3, #0
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d10a      	bne.n	80039fc <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80039e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039ea:	f383 8811 	msr	BASEPRI, r3
 80039ee:	f3bf 8f6f 	isb	sy
 80039f2:	f3bf 8f4f 	dsb	sy
 80039f6:	627b      	str	r3, [r7, #36]	; 0x24
}
 80039f8:	bf00      	nop
 80039fa:	e7fe      	b.n	80039fa <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	2b02      	cmp	r3, #2
 8003a00:	d103      	bne.n	8003a0a <xQueueGenericSendFromISR+0x6a>
 8003a02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a06:	2b01      	cmp	r3, #1
 8003a08:	d101      	bne.n	8003a0e <xQueueGenericSendFromISR+0x6e>
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e000      	b.n	8003a10 <xQueueGenericSendFromISR+0x70>
 8003a0e:	2300      	movs	r3, #0
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d10a      	bne.n	8003a2a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8003a14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a18:	f383 8811 	msr	BASEPRI, r3
 8003a1c:	f3bf 8f6f 	isb	sy
 8003a20:	f3bf 8f4f 	dsb	sy
 8003a24:	623b      	str	r3, [r7, #32]
}
 8003a26:	bf00      	nop
 8003a28:	e7fe      	b.n	8003a28 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003a2a:	f002 f9ad 	bl	8005d88 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003a2e:	f3ef 8211 	mrs	r2, BASEPRI
 8003a32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a36:	f383 8811 	msr	BASEPRI, r3
 8003a3a:	f3bf 8f6f 	isb	sy
 8003a3e:	f3bf 8f4f 	dsb	sy
 8003a42:	61fa      	str	r2, [r7, #28]
 8003a44:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003a46:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003a48:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003a4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a4c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003a4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a52:	429a      	cmp	r2, r3
 8003a54:	d302      	bcc.n	8003a5c <xQueueGenericSendFromISR+0xbc>
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	2b02      	cmp	r3, #2
 8003a5a:	d12f      	bne.n	8003abc <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003a5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a5e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003a62:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003a66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a6a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003a6c:	683a      	ldr	r2, [r7, #0]
 8003a6e:	68b9      	ldr	r1, [r7, #8]
 8003a70:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003a72:	f000 fac1 	bl	8003ff8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003a76:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8003a7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a7e:	d112      	bne.n	8003aa6 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003a80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d016      	beq.n	8003ab6 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003a88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a8a:	3324      	adds	r3, #36	; 0x24
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	f001 f881 	bl	8004b94 <xTaskRemoveFromEventList>
 8003a92:	4603      	mov	r3, r0
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d00e      	beq.n	8003ab6 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d00b      	beq.n	8003ab6 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2201      	movs	r2, #1
 8003aa2:	601a      	str	r2, [r3, #0]
 8003aa4:	e007      	b.n	8003ab6 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003aa6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003aaa:	3301      	adds	r3, #1
 8003aac:	b2db      	uxtb	r3, r3
 8003aae:	b25a      	sxtb	r2, r3
 8003ab0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ab2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8003aba:	e001      	b.n	8003ac0 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003abc:	2300      	movs	r3, #0
 8003abe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003ac0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ac2:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003ac4:	697b      	ldr	r3, [r7, #20]
 8003ac6:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003aca:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003acc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8003ace:	4618      	mov	r0, r3
 8003ad0:	3740      	adds	r7, #64	; 0x40
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd80      	pop	{r7, pc}

08003ad6 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8003ad6:	b580      	push	{r7, lr}
 8003ad8:	b08e      	sub	sp, #56	; 0x38
 8003ada:	af00      	add	r7, sp, #0
 8003adc:	6078      	str	r0, [r7, #4]
 8003ade:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8003ae4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d10a      	bne.n	8003b00 <xQueueGiveFromISR+0x2a>
	__asm volatile
 8003aea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003aee:	f383 8811 	msr	BASEPRI, r3
 8003af2:	f3bf 8f6f 	isb	sy
 8003af6:	f3bf 8f4f 	dsb	sy
 8003afa:	623b      	str	r3, [r7, #32]
}
 8003afc:	bf00      	nop
 8003afe:	e7fe      	b.n	8003afe <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8003b00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d00a      	beq.n	8003b1e <xQueueGiveFromISR+0x48>
	__asm volatile
 8003b08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b0c:	f383 8811 	msr	BASEPRI, r3
 8003b10:	f3bf 8f6f 	isb	sy
 8003b14:	f3bf 8f4f 	dsb	sy
 8003b18:	61fb      	str	r3, [r7, #28]
}
 8003b1a:	bf00      	nop
 8003b1c:	e7fe      	b.n	8003b1c <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8003b1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d103      	bne.n	8003b2e <xQueueGiveFromISR+0x58>
 8003b26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b28:	689b      	ldr	r3, [r3, #8]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d101      	bne.n	8003b32 <xQueueGiveFromISR+0x5c>
 8003b2e:	2301      	movs	r3, #1
 8003b30:	e000      	b.n	8003b34 <xQueueGiveFromISR+0x5e>
 8003b32:	2300      	movs	r3, #0
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d10a      	bne.n	8003b4e <xQueueGiveFromISR+0x78>
	__asm volatile
 8003b38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b3c:	f383 8811 	msr	BASEPRI, r3
 8003b40:	f3bf 8f6f 	isb	sy
 8003b44:	f3bf 8f4f 	dsb	sy
 8003b48:	61bb      	str	r3, [r7, #24]
}
 8003b4a:	bf00      	nop
 8003b4c:	e7fe      	b.n	8003b4c <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003b4e:	f002 f91b 	bl	8005d88 <vPortValidateInterruptPriority>
	__asm volatile
 8003b52:	f3ef 8211 	mrs	r2, BASEPRI
 8003b56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b5a:	f383 8811 	msr	BASEPRI, r3
 8003b5e:	f3bf 8f6f 	isb	sy
 8003b62:	f3bf 8f4f 	dsb	sy
 8003b66:	617a      	str	r2, [r7, #20]
 8003b68:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8003b6a:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003b6c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003b6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b72:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8003b74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b78:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003b7a:	429a      	cmp	r2, r3
 8003b7c:	d22b      	bcs.n	8003bd6 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003b7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b80:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003b84:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003b88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b8a:	1c5a      	adds	r2, r3, #1
 8003b8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b8e:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003b90:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8003b94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b98:	d112      	bne.n	8003bc0 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003b9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d016      	beq.n	8003bd0 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003ba2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ba4:	3324      	adds	r3, #36	; 0x24
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	f000 fff4 	bl	8004b94 <xTaskRemoveFromEventList>
 8003bac:	4603      	mov	r3, r0
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d00e      	beq.n	8003bd0 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003bb2:	683b      	ldr	r3, [r7, #0]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d00b      	beq.n	8003bd0 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	2201      	movs	r2, #1
 8003bbc:	601a      	str	r2, [r3, #0]
 8003bbe:	e007      	b.n	8003bd0 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003bc0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003bc4:	3301      	adds	r3, #1
 8003bc6:	b2db      	uxtb	r3, r3
 8003bc8:	b25a      	sxtb	r2, r3
 8003bca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bcc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	637b      	str	r3, [r7, #52]	; 0x34
 8003bd4:	e001      	b.n	8003bda <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	637b      	str	r3, [r7, #52]	; 0x34
 8003bda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bdc:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	f383 8811 	msr	BASEPRI, r3
}
 8003be4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003be6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8003be8:	4618      	mov	r0, r3
 8003bea:	3738      	adds	r7, #56	; 0x38
 8003bec:	46bd      	mov	sp, r7
 8003bee:	bd80      	pop	{r7, pc}

08003bf0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b08c      	sub	sp, #48	; 0x30
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	60f8      	str	r0, [r7, #12]
 8003bf8:	60b9      	str	r1, [r7, #8]
 8003bfa:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003c04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d10a      	bne.n	8003c20 <xQueueReceive+0x30>
	__asm volatile
 8003c0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c0e:	f383 8811 	msr	BASEPRI, r3
 8003c12:	f3bf 8f6f 	isb	sy
 8003c16:	f3bf 8f4f 	dsb	sy
 8003c1a:	623b      	str	r3, [r7, #32]
}
 8003c1c:	bf00      	nop
 8003c1e:	e7fe      	b.n	8003c1e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d103      	bne.n	8003c2e <xQueueReceive+0x3e>
 8003c26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d101      	bne.n	8003c32 <xQueueReceive+0x42>
 8003c2e:	2301      	movs	r3, #1
 8003c30:	e000      	b.n	8003c34 <xQueueReceive+0x44>
 8003c32:	2300      	movs	r3, #0
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d10a      	bne.n	8003c4e <xQueueReceive+0x5e>
	__asm volatile
 8003c38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c3c:	f383 8811 	msr	BASEPRI, r3
 8003c40:	f3bf 8f6f 	isb	sy
 8003c44:	f3bf 8f4f 	dsb	sy
 8003c48:	61fb      	str	r3, [r7, #28]
}
 8003c4a:	bf00      	nop
 8003c4c:	e7fe      	b.n	8003c4c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003c4e:	f001 f95f 	bl	8004f10 <xTaskGetSchedulerState>
 8003c52:	4603      	mov	r3, r0
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d102      	bne.n	8003c5e <xQueueReceive+0x6e>
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d101      	bne.n	8003c62 <xQueueReceive+0x72>
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e000      	b.n	8003c64 <xQueueReceive+0x74>
 8003c62:	2300      	movs	r3, #0
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d10a      	bne.n	8003c7e <xQueueReceive+0x8e>
	__asm volatile
 8003c68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c6c:	f383 8811 	msr	BASEPRI, r3
 8003c70:	f3bf 8f6f 	isb	sy
 8003c74:	f3bf 8f4f 	dsb	sy
 8003c78:	61bb      	str	r3, [r7, #24]
}
 8003c7a:	bf00      	nop
 8003c7c:	e7fe      	b.n	8003c7c <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003c7e:	f001 ffa1 	bl	8005bc4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003c82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c86:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003c88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d01f      	beq.n	8003cce <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003c8e:	68b9      	ldr	r1, [r7, #8]
 8003c90:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003c92:	f000 fa1b 	bl	80040cc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c98:	1e5a      	subs	r2, r3, #1
 8003c9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c9c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003c9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ca0:	691b      	ldr	r3, [r3, #16]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d00f      	beq.n	8003cc6 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003ca6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ca8:	3310      	adds	r3, #16
 8003caa:	4618      	mov	r0, r3
 8003cac:	f000 ff72 	bl	8004b94 <xTaskRemoveFromEventList>
 8003cb0:	4603      	mov	r3, r0
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d007      	beq.n	8003cc6 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003cb6:	4b3d      	ldr	r3, [pc, #244]	; (8003dac <xQueueReceive+0x1bc>)
 8003cb8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003cbc:	601a      	str	r2, [r3, #0]
 8003cbe:	f3bf 8f4f 	dsb	sy
 8003cc2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003cc6:	f001 ffad 	bl	8005c24 <vPortExitCritical>
				return pdPASS;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	e069      	b.n	8003da2 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d103      	bne.n	8003cdc <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003cd4:	f001 ffa6 	bl	8005c24 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003cd8:	2300      	movs	r3, #0
 8003cda:	e062      	b.n	8003da2 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003cdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d106      	bne.n	8003cf0 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003ce2:	f107 0310 	add.w	r3, r7, #16
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	f000 ffb8 	bl	8004c5c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003cec:	2301      	movs	r3, #1
 8003cee:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003cf0:	f001 ff98 	bl	8005c24 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003cf4:	f000 fd2a 	bl	800474c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003cf8:	f001 ff64 	bl	8005bc4 <vPortEnterCritical>
 8003cfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cfe:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003d02:	b25b      	sxtb	r3, r3
 8003d04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d08:	d103      	bne.n	8003d12 <xQueueReceive+0x122>
 8003d0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003d12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d14:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003d18:	b25b      	sxtb	r3, r3
 8003d1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d1e:	d103      	bne.n	8003d28 <xQueueReceive+0x138>
 8003d20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d22:	2200      	movs	r2, #0
 8003d24:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003d28:	f001 ff7c 	bl	8005c24 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003d2c:	1d3a      	adds	r2, r7, #4
 8003d2e:	f107 0310 	add.w	r3, r7, #16
 8003d32:	4611      	mov	r1, r2
 8003d34:	4618      	mov	r0, r3
 8003d36:	f000 ffa7 	bl	8004c88 <xTaskCheckForTimeOut>
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d123      	bne.n	8003d88 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003d40:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003d42:	f000 fa3b 	bl	80041bc <prvIsQueueEmpty>
 8003d46:	4603      	mov	r3, r0
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d017      	beq.n	8003d7c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003d4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d4e:	3324      	adds	r3, #36	; 0x24
 8003d50:	687a      	ldr	r2, [r7, #4]
 8003d52:	4611      	mov	r1, r2
 8003d54:	4618      	mov	r0, r3
 8003d56:	f000 fecd 	bl	8004af4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003d5a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003d5c:	f000 f9dc 	bl	8004118 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003d60:	f000 fd02 	bl	8004768 <xTaskResumeAll>
 8003d64:	4603      	mov	r3, r0
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d189      	bne.n	8003c7e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8003d6a:	4b10      	ldr	r3, [pc, #64]	; (8003dac <xQueueReceive+0x1bc>)
 8003d6c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003d70:	601a      	str	r2, [r3, #0]
 8003d72:	f3bf 8f4f 	dsb	sy
 8003d76:	f3bf 8f6f 	isb	sy
 8003d7a:	e780      	b.n	8003c7e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003d7c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003d7e:	f000 f9cb 	bl	8004118 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003d82:	f000 fcf1 	bl	8004768 <xTaskResumeAll>
 8003d86:	e77a      	b.n	8003c7e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003d88:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003d8a:	f000 f9c5 	bl	8004118 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003d8e:	f000 fceb 	bl	8004768 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003d92:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003d94:	f000 fa12 	bl	80041bc <prvIsQueueEmpty>
 8003d98:	4603      	mov	r3, r0
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	f43f af6f 	beq.w	8003c7e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003da0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003da2:	4618      	mov	r0, r3
 8003da4:	3730      	adds	r7, #48	; 0x30
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bd80      	pop	{r7, pc}
 8003daa:	bf00      	nop
 8003dac:	e000ed04 	.word	0xe000ed04

08003db0 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b08e      	sub	sp, #56	; 0x38
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
 8003db8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8003dba:	2300      	movs	r3, #0
 8003dbc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003dc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d10a      	bne.n	8003de2 <xQueueSemaphoreTake+0x32>
	__asm volatile
 8003dcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dd0:	f383 8811 	msr	BASEPRI, r3
 8003dd4:	f3bf 8f6f 	isb	sy
 8003dd8:	f3bf 8f4f 	dsb	sy
 8003ddc:	623b      	str	r3, [r7, #32]
}
 8003dde:	bf00      	nop
 8003de0:	e7fe      	b.n	8003de0 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8003de2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d00a      	beq.n	8003e00 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8003dea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dee:	f383 8811 	msr	BASEPRI, r3
 8003df2:	f3bf 8f6f 	isb	sy
 8003df6:	f3bf 8f4f 	dsb	sy
 8003dfa:	61fb      	str	r3, [r7, #28]
}
 8003dfc:	bf00      	nop
 8003dfe:	e7fe      	b.n	8003dfe <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003e00:	f001 f886 	bl	8004f10 <xTaskGetSchedulerState>
 8003e04:	4603      	mov	r3, r0
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d102      	bne.n	8003e10 <xQueueSemaphoreTake+0x60>
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d101      	bne.n	8003e14 <xQueueSemaphoreTake+0x64>
 8003e10:	2301      	movs	r3, #1
 8003e12:	e000      	b.n	8003e16 <xQueueSemaphoreTake+0x66>
 8003e14:	2300      	movs	r3, #0
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d10a      	bne.n	8003e30 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8003e1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e1e:	f383 8811 	msr	BASEPRI, r3
 8003e22:	f3bf 8f6f 	isb	sy
 8003e26:	f3bf 8f4f 	dsb	sy
 8003e2a:	61bb      	str	r3, [r7, #24]
}
 8003e2c:	bf00      	nop
 8003e2e:	e7fe      	b.n	8003e2e <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003e30:	f001 fec8 	bl	8005bc4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8003e34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e38:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8003e3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d024      	beq.n	8003e8a <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8003e40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e42:	1e5a      	subs	r2, r3, #1
 8003e44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e46:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003e48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d104      	bne.n	8003e5a <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8003e50:	f001 f9d4 	bl	80051fc <pvTaskIncrementMutexHeldCount>
 8003e54:	4602      	mov	r2, r0
 8003e56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e58:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003e5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e5c:	691b      	ldr	r3, [r3, #16]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d00f      	beq.n	8003e82 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003e62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e64:	3310      	adds	r3, #16
 8003e66:	4618      	mov	r0, r3
 8003e68:	f000 fe94 	bl	8004b94 <xTaskRemoveFromEventList>
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d007      	beq.n	8003e82 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003e72:	4b54      	ldr	r3, [pc, #336]	; (8003fc4 <xQueueSemaphoreTake+0x214>)
 8003e74:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e78:	601a      	str	r2, [r3, #0]
 8003e7a:	f3bf 8f4f 	dsb	sy
 8003e7e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003e82:	f001 fecf 	bl	8005c24 <vPortExitCritical>
				return pdPASS;
 8003e86:	2301      	movs	r3, #1
 8003e88:	e097      	b.n	8003fba <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d111      	bne.n	8003eb4 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8003e90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d00a      	beq.n	8003eac <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8003e96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e9a:	f383 8811 	msr	BASEPRI, r3
 8003e9e:	f3bf 8f6f 	isb	sy
 8003ea2:	f3bf 8f4f 	dsb	sy
 8003ea6:	617b      	str	r3, [r7, #20]
}
 8003ea8:	bf00      	nop
 8003eaa:	e7fe      	b.n	8003eaa <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8003eac:	f001 feba 	bl	8005c24 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	e082      	b.n	8003fba <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003eb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d106      	bne.n	8003ec8 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003eba:	f107 030c 	add.w	r3, r7, #12
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	f000 fecc 	bl	8004c5c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003ec8:	f001 feac 	bl	8005c24 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003ecc:	f000 fc3e 	bl	800474c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003ed0:	f001 fe78 	bl	8005bc4 <vPortEnterCritical>
 8003ed4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ed6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003eda:	b25b      	sxtb	r3, r3
 8003edc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ee0:	d103      	bne.n	8003eea <xQueueSemaphoreTake+0x13a>
 8003ee2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003eea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003eec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003ef0:	b25b      	sxtb	r3, r3
 8003ef2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ef6:	d103      	bne.n	8003f00 <xQueueSemaphoreTake+0x150>
 8003ef8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003efa:	2200      	movs	r2, #0
 8003efc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003f00:	f001 fe90 	bl	8005c24 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003f04:	463a      	mov	r2, r7
 8003f06:	f107 030c 	add.w	r3, r7, #12
 8003f0a:	4611      	mov	r1, r2
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	f000 febb 	bl	8004c88 <xTaskCheckForTimeOut>
 8003f12:	4603      	mov	r3, r0
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d132      	bne.n	8003f7e <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003f18:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003f1a:	f000 f94f 	bl	80041bc <prvIsQueueEmpty>
 8003f1e:	4603      	mov	r3, r0
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d026      	beq.n	8003f72 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003f24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d109      	bne.n	8003f40 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8003f2c:	f001 fe4a 	bl	8005bc4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003f30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f32:	689b      	ldr	r3, [r3, #8]
 8003f34:	4618      	mov	r0, r3
 8003f36:	f001 f809 	bl	8004f4c <xTaskPriorityInherit>
 8003f3a:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8003f3c:	f001 fe72 	bl	8005c24 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003f40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f42:	3324      	adds	r3, #36	; 0x24
 8003f44:	683a      	ldr	r2, [r7, #0]
 8003f46:	4611      	mov	r1, r2
 8003f48:	4618      	mov	r0, r3
 8003f4a:	f000 fdd3 	bl	8004af4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003f4e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003f50:	f000 f8e2 	bl	8004118 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003f54:	f000 fc08 	bl	8004768 <xTaskResumeAll>
 8003f58:	4603      	mov	r3, r0
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	f47f af68 	bne.w	8003e30 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8003f60:	4b18      	ldr	r3, [pc, #96]	; (8003fc4 <xQueueSemaphoreTake+0x214>)
 8003f62:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003f66:	601a      	str	r2, [r3, #0]
 8003f68:	f3bf 8f4f 	dsb	sy
 8003f6c:	f3bf 8f6f 	isb	sy
 8003f70:	e75e      	b.n	8003e30 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8003f72:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003f74:	f000 f8d0 	bl	8004118 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003f78:	f000 fbf6 	bl	8004768 <xTaskResumeAll>
 8003f7c:	e758      	b.n	8003e30 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8003f7e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003f80:	f000 f8ca 	bl	8004118 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003f84:	f000 fbf0 	bl	8004768 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003f88:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003f8a:	f000 f917 	bl	80041bc <prvIsQueueEmpty>
 8003f8e:	4603      	mov	r3, r0
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	f43f af4d 	beq.w	8003e30 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8003f96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d00d      	beq.n	8003fb8 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8003f9c:	f001 fe12 	bl	8005bc4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8003fa0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003fa2:	f000 f811 	bl	8003fc8 <prvGetDisinheritPriorityAfterTimeout>
 8003fa6:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8003fa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003faa:	689b      	ldr	r3, [r3, #8]
 8003fac:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003fae:	4618      	mov	r0, r3
 8003fb0:	f001 f8a2 	bl	80050f8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8003fb4:	f001 fe36 	bl	8005c24 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003fb8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003fba:	4618      	mov	r0, r3
 8003fbc:	3738      	adds	r7, #56	; 0x38
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bd80      	pop	{r7, pc}
 8003fc2:	bf00      	nop
 8003fc4:	e000ed04 	.word	0xe000ed04

08003fc8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8003fc8:	b480      	push	{r7}
 8003fca:	b085      	sub	sp, #20
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d006      	beq.n	8003fe6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8003fe2:	60fb      	str	r3, [r7, #12]
 8003fe4:	e001      	b.n	8003fea <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8003fea:	68fb      	ldr	r3, [r7, #12]
	}
 8003fec:	4618      	mov	r0, r3
 8003fee:	3714      	adds	r7, #20
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff6:	4770      	bx	lr

08003ff8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b086      	sub	sp, #24
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	60f8      	str	r0, [r7, #12]
 8004000:	60b9      	str	r1, [r7, #8]
 8004002:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004004:	2300      	movs	r3, #0
 8004006:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800400c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004012:	2b00      	cmp	r3, #0
 8004014:	d10d      	bne.n	8004032 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	2b00      	cmp	r3, #0
 800401c:	d14d      	bne.n	80040ba <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	689b      	ldr	r3, [r3, #8]
 8004022:	4618      	mov	r0, r3
 8004024:	f000 fffa 	bl	800501c <xTaskPriorityDisinherit>
 8004028:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	2200      	movs	r2, #0
 800402e:	609a      	str	r2, [r3, #8]
 8004030:	e043      	b.n	80040ba <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d119      	bne.n	800406c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	6858      	ldr	r0, [r3, #4]
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004040:	461a      	mov	r2, r3
 8004042:	68b9      	ldr	r1, [r7, #8]
 8004044:	f002 fd66 	bl	8006b14 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	685a      	ldr	r2, [r3, #4]
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004050:	441a      	add	r2, r3
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	685a      	ldr	r2, [r3, #4]
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	689b      	ldr	r3, [r3, #8]
 800405e:	429a      	cmp	r2, r3
 8004060:	d32b      	bcc.n	80040ba <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681a      	ldr	r2, [r3, #0]
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	605a      	str	r2, [r3, #4]
 800406a:	e026      	b.n	80040ba <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	68d8      	ldr	r0, [r3, #12]
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004074:	461a      	mov	r2, r3
 8004076:	68b9      	ldr	r1, [r7, #8]
 8004078:	f002 fd4c 	bl	8006b14 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	68da      	ldr	r2, [r3, #12]
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004084:	425b      	negs	r3, r3
 8004086:	441a      	add	r2, r3
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	68da      	ldr	r2, [r3, #12]
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	429a      	cmp	r2, r3
 8004096:	d207      	bcs.n	80040a8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	689a      	ldr	r2, [r3, #8]
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040a0:	425b      	negs	r3, r3
 80040a2:	441a      	add	r2, r3
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2b02      	cmp	r3, #2
 80040ac:	d105      	bne.n	80040ba <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80040ae:	693b      	ldr	r3, [r7, #16]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d002      	beq.n	80040ba <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80040b4:	693b      	ldr	r3, [r7, #16]
 80040b6:	3b01      	subs	r3, #1
 80040b8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80040ba:	693b      	ldr	r3, [r7, #16]
 80040bc:	1c5a      	adds	r2, r3, #1
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80040c2:	697b      	ldr	r3, [r7, #20]
}
 80040c4:	4618      	mov	r0, r3
 80040c6:	3718      	adds	r7, #24
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bd80      	pop	{r7, pc}

080040cc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b082      	sub	sp, #8
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
 80040d4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d018      	beq.n	8004110 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	68da      	ldr	r2, [r3, #12]
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040e6:	441a      	add	r2, r3
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	68da      	ldr	r2, [r3, #12]
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	689b      	ldr	r3, [r3, #8]
 80040f4:	429a      	cmp	r2, r3
 80040f6:	d303      	bcc.n	8004100 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681a      	ldr	r2, [r3, #0]
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	68d9      	ldr	r1, [r3, #12]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004108:	461a      	mov	r2, r3
 800410a:	6838      	ldr	r0, [r7, #0]
 800410c:	f002 fd02 	bl	8006b14 <memcpy>
	}
}
 8004110:	bf00      	nop
 8004112:	3708      	adds	r7, #8
 8004114:	46bd      	mov	sp, r7
 8004116:	bd80      	pop	{r7, pc}

08004118 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b084      	sub	sp, #16
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004120:	f001 fd50 	bl	8005bc4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800412a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800412c:	e011      	b.n	8004152 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004132:	2b00      	cmp	r3, #0
 8004134:	d012      	beq.n	800415c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	3324      	adds	r3, #36	; 0x24
 800413a:	4618      	mov	r0, r3
 800413c:	f000 fd2a 	bl	8004b94 <xTaskRemoveFromEventList>
 8004140:	4603      	mov	r3, r0
 8004142:	2b00      	cmp	r3, #0
 8004144:	d001      	beq.n	800414a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004146:	f000 fe01 	bl	8004d4c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800414a:	7bfb      	ldrb	r3, [r7, #15]
 800414c:	3b01      	subs	r3, #1
 800414e:	b2db      	uxtb	r3, r3
 8004150:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004152:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004156:	2b00      	cmp	r3, #0
 8004158:	dce9      	bgt.n	800412e <prvUnlockQueue+0x16>
 800415a:	e000      	b.n	800415e <prvUnlockQueue+0x46>
					break;
 800415c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	22ff      	movs	r2, #255	; 0xff
 8004162:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004166:	f001 fd5d 	bl	8005c24 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800416a:	f001 fd2b 	bl	8005bc4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004174:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004176:	e011      	b.n	800419c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	691b      	ldr	r3, [r3, #16]
 800417c:	2b00      	cmp	r3, #0
 800417e:	d012      	beq.n	80041a6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	3310      	adds	r3, #16
 8004184:	4618      	mov	r0, r3
 8004186:	f000 fd05 	bl	8004b94 <xTaskRemoveFromEventList>
 800418a:	4603      	mov	r3, r0
 800418c:	2b00      	cmp	r3, #0
 800418e:	d001      	beq.n	8004194 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004190:	f000 fddc 	bl	8004d4c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004194:	7bbb      	ldrb	r3, [r7, #14]
 8004196:	3b01      	subs	r3, #1
 8004198:	b2db      	uxtb	r3, r3
 800419a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800419c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	dce9      	bgt.n	8004178 <prvUnlockQueue+0x60>
 80041a4:	e000      	b.n	80041a8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80041a6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	22ff      	movs	r2, #255	; 0xff
 80041ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80041b0:	f001 fd38 	bl	8005c24 <vPortExitCritical>
}
 80041b4:	bf00      	nop
 80041b6:	3710      	adds	r7, #16
 80041b8:	46bd      	mov	sp, r7
 80041ba:	bd80      	pop	{r7, pc}

080041bc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b084      	sub	sp, #16
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80041c4:	f001 fcfe 	bl	8005bc4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d102      	bne.n	80041d6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80041d0:	2301      	movs	r3, #1
 80041d2:	60fb      	str	r3, [r7, #12]
 80041d4:	e001      	b.n	80041da <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80041d6:	2300      	movs	r3, #0
 80041d8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80041da:	f001 fd23 	bl	8005c24 <vPortExitCritical>

	return xReturn;
 80041de:	68fb      	ldr	r3, [r7, #12]
}
 80041e0:	4618      	mov	r0, r3
 80041e2:	3710      	adds	r7, #16
 80041e4:	46bd      	mov	sp, r7
 80041e6:	bd80      	pop	{r7, pc}

080041e8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b084      	sub	sp, #16
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80041f0:	f001 fce8 	bl	8005bc4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041fc:	429a      	cmp	r2, r3
 80041fe:	d102      	bne.n	8004206 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004200:	2301      	movs	r3, #1
 8004202:	60fb      	str	r3, [r7, #12]
 8004204:	e001      	b.n	800420a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004206:	2300      	movs	r3, #0
 8004208:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800420a:	f001 fd0b 	bl	8005c24 <vPortExitCritical>

	return xReturn;
 800420e:	68fb      	ldr	r3, [r7, #12]
}
 8004210:	4618      	mov	r0, r3
 8004212:	3710      	adds	r7, #16
 8004214:	46bd      	mov	sp, r7
 8004216:	bd80      	pop	{r7, pc}

08004218 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004218:	b480      	push	{r7}
 800421a:	b085      	sub	sp, #20
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
 8004220:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004222:	2300      	movs	r3, #0
 8004224:	60fb      	str	r3, [r7, #12]
 8004226:	e014      	b.n	8004252 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004228:	4a0f      	ldr	r2, [pc, #60]	; (8004268 <vQueueAddToRegistry+0x50>)
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d10b      	bne.n	800424c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004234:	490c      	ldr	r1, [pc, #48]	; (8004268 <vQueueAddToRegistry+0x50>)
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	683a      	ldr	r2, [r7, #0]
 800423a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800423e:	4a0a      	ldr	r2, [pc, #40]	; (8004268 <vQueueAddToRegistry+0x50>)
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	00db      	lsls	r3, r3, #3
 8004244:	4413      	add	r3, r2
 8004246:	687a      	ldr	r2, [r7, #4]
 8004248:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800424a:	e006      	b.n	800425a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	3301      	adds	r3, #1
 8004250:	60fb      	str	r3, [r7, #12]
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	2b07      	cmp	r3, #7
 8004256:	d9e7      	bls.n	8004228 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004258:	bf00      	nop
 800425a:	bf00      	nop
 800425c:	3714      	adds	r7, #20
 800425e:	46bd      	mov	sp, r7
 8004260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004264:	4770      	bx	lr
 8004266:	bf00      	nop
 8004268:	20001990 	.word	0x20001990

0800426c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800426c:	b580      	push	{r7, lr}
 800426e:	b086      	sub	sp, #24
 8004270:	af00      	add	r7, sp, #0
 8004272:	60f8      	str	r0, [r7, #12]
 8004274:	60b9      	str	r1, [r7, #8]
 8004276:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800427c:	f001 fca2 	bl	8005bc4 <vPortEnterCritical>
 8004280:	697b      	ldr	r3, [r7, #20]
 8004282:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004286:	b25b      	sxtb	r3, r3
 8004288:	f1b3 3fff 	cmp.w	r3, #4294967295
 800428c:	d103      	bne.n	8004296 <vQueueWaitForMessageRestricted+0x2a>
 800428e:	697b      	ldr	r3, [r7, #20]
 8004290:	2200      	movs	r2, #0
 8004292:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004296:	697b      	ldr	r3, [r7, #20]
 8004298:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800429c:	b25b      	sxtb	r3, r3
 800429e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042a2:	d103      	bne.n	80042ac <vQueueWaitForMessageRestricted+0x40>
 80042a4:	697b      	ldr	r3, [r7, #20]
 80042a6:	2200      	movs	r2, #0
 80042a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80042ac:	f001 fcba 	bl	8005c24 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80042b0:	697b      	ldr	r3, [r7, #20]
 80042b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d106      	bne.n	80042c6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80042b8:	697b      	ldr	r3, [r7, #20]
 80042ba:	3324      	adds	r3, #36	; 0x24
 80042bc:	687a      	ldr	r2, [r7, #4]
 80042be:	68b9      	ldr	r1, [r7, #8]
 80042c0:	4618      	mov	r0, r3
 80042c2:	f000 fc3b 	bl	8004b3c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80042c6:	6978      	ldr	r0, [r7, #20]
 80042c8:	f7ff ff26 	bl	8004118 <prvUnlockQueue>
	}
 80042cc:	bf00      	nop
 80042ce:	3718      	adds	r7, #24
 80042d0:	46bd      	mov	sp, r7
 80042d2:	bd80      	pop	{r7, pc}

080042d4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b08e      	sub	sp, #56	; 0x38
 80042d8:	af04      	add	r7, sp, #16
 80042da:	60f8      	str	r0, [r7, #12]
 80042dc:	60b9      	str	r1, [r7, #8]
 80042de:	607a      	str	r2, [r7, #4]
 80042e0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80042e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d10a      	bne.n	80042fe <xTaskCreateStatic+0x2a>
	__asm volatile
 80042e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042ec:	f383 8811 	msr	BASEPRI, r3
 80042f0:	f3bf 8f6f 	isb	sy
 80042f4:	f3bf 8f4f 	dsb	sy
 80042f8:	623b      	str	r3, [r7, #32]
}
 80042fa:	bf00      	nop
 80042fc:	e7fe      	b.n	80042fc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80042fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004300:	2b00      	cmp	r3, #0
 8004302:	d10a      	bne.n	800431a <xTaskCreateStatic+0x46>
	__asm volatile
 8004304:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004308:	f383 8811 	msr	BASEPRI, r3
 800430c:	f3bf 8f6f 	isb	sy
 8004310:	f3bf 8f4f 	dsb	sy
 8004314:	61fb      	str	r3, [r7, #28]
}
 8004316:	bf00      	nop
 8004318:	e7fe      	b.n	8004318 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800431a:	235c      	movs	r3, #92	; 0x5c
 800431c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800431e:	693b      	ldr	r3, [r7, #16]
 8004320:	2b5c      	cmp	r3, #92	; 0x5c
 8004322:	d00a      	beq.n	800433a <xTaskCreateStatic+0x66>
	__asm volatile
 8004324:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004328:	f383 8811 	msr	BASEPRI, r3
 800432c:	f3bf 8f6f 	isb	sy
 8004330:	f3bf 8f4f 	dsb	sy
 8004334:	61bb      	str	r3, [r7, #24]
}
 8004336:	bf00      	nop
 8004338:	e7fe      	b.n	8004338 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800433a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800433c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800433e:	2b00      	cmp	r3, #0
 8004340:	d01e      	beq.n	8004380 <xTaskCreateStatic+0xac>
 8004342:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004344:	2b00      	cmp	r3, #0
 8004346:	d01b      	beq.n	8004380 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004348:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800434a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800434c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800434e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004350:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004352:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004354:	2202      	movs	r2, #2
 8004356:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800435a:	2300      	movs	r3, #0
 800435c:	9303      	str	r3, [sp, #12]
 800435e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004360:	9302      	str	r3, [sp, #8]
 8004362:	f107 0314 	add.w	r3, r7, #20
 8004366:	9301      	str	r3, [sp, #4]
 8004368:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800436a:	9300      	str	r3, [sp, #0]
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	687a      	ldr	r2, [r7, #4]
 8004370:	68b9      	ldr	r1, [r7, #8]
 8004372:	68f8      	ldr	r0, [r7, #12]
 8004374:	f000 f850 	bl	8004418 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004378:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800437a:	f000 f8dd 	bl	8004538 <prvAddNewTaskToReadyList>
 800437e:	e001      	b.n	8004384 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8004380:	2300      	movs	r3, #0
 8004382:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004384:	697b      	ldr	r3, [r7, #20]
	}
 8004386:	4618      	mov	r0, r3
 8004388:	3728      	adds	r7, #40	; 0x28
 800438a:	46bd      	mov	sp, r7
 800438c:	bd80      	pop	{r7, pc}

0800438e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800438e:	b580      	push	{r7, lr}
 8004390:	b08c      	sub	sp, #48	; 0x30
 8004392:	af04      	add	r7, sp, #16
 8004394:	60f8      	str	r0, [r7, #12]
 8004396:	60b9      	str	r1, [r7, #8]
 8004398:	603b      	str	r3, [r7, #0]
 800439a:	4613      	mov	r3, r2
 800439c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800439e:	88fb      	ldrh	r3, [r7, #6]
 80043a0:	009b      	lsls	r3, r3, #2
 80043a2:	4618      	mov	r0, r3
 80043a4:	f001 fd30 	bl	8005e08 <pvPortMalloc>
 80043a8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80043aa:	697b      	ldr	r3, [r7, #20]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d00e      	beq.n	80043ce <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80043b0:	205c      	movs	r0, #92	; 0x5c
 80043b2:	f001 fd29 	bl	8005e08 <pvPortMalloc>
 80043b6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80043b8:	69fb      	ldr	r3, [r7, #28]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d003      	beq.n	80043c6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80043be:	69fb      	ldr	r3, [r7, #28]
 80043c0:	697a      	ldr	r2, [r7, #20]
 80043c2:	631a      	str	r2, [r3, #48]	; 0x30
 80043c4:	e005      	b.n	80043d2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80043c6:	6978      	ldr	r0, [r7, #20]
 80043c8:	f001 fdea 	bl	8005fa0 <vPortFree>
 80043cc:	e001      	b.n	80043d2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80043ce:	2300      	movs	r3, #0
 80043d0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80043d2:	69fb      	ldr	r3, [r7, #28]
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d017      	beq.n	8004408 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80043d8:	69fb      	ldr	r3, [r7, #28]
 80043da:	2200      	movs	r2, #0
 80043dc:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80043e0:	88fa      	ldrh	r2, [r7, #6]
 80043e2:	2300      	movs	r3, #0
 80043e4:	9303      	str	r3, [sp, #12]
 80043e6:	69fb      	ldr	r3, [r7, #28]
 80043e8:	9302      	str	r3, [sp, #8]
 80043ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043ec:	9301      	str	r3, [sp, #4]
 80043ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043f0:	9300      	str	r3, [sp, #0]
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	68b9      	ldr	r1, [r7, #8]
 80043f6:	68f8      	ldr	r0, [r7, #12]
 80043f8:	f000 f80e 	bl	8004418 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80043fc:	69f8      	ldr	r0, [r7, #28]
 80043fe:	f000 f89b 	bl	8004538 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004402:	2301      	movs	r3, #1
 8004404:	61bb      	str	r3, [r7, #24]
 8004406:	e002      	b.n	800440e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004408:	f04f 33ff 	mov.w	r3, #4294967295
 800440c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800440e:	69bb      	ldr	r3, [r7, #24]
	}
 8004410:	4618      	mov	r0, r3
 8004412:	3720      	adds	r7, #32
 8004414:	46bd      	mov	sp, r7
 8004416:	bd80      	pop	{r7, pc}

08004418 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b088      	sub	sp, #32
 800441c:	af00      	add	r7, sp, #0
 800441e:	60f8      	str	r0, [r7, #12]
 8004420:	60b9      	str	r1, [r7, #8]
 8004422:	607a      	str	r2, [r7, #4]
 8004424:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004426:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004428:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	009b      	lsls	r3, r3, #2
 800442e:	461a      	mov	r2, r3
 8004430:	21a5      	movs	r1, #165	; 0xa5
 8004432:	f002 fb7d 	bl	8006b30 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004436:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004438:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004440:	3b01      	subs	r3, #1
 8004442:	009b      	lsls	r3, r3, #2
 8004444:	4413      	add	r3, r2
 8004446:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004448:	69bb      	ldr	r3, [r7, #24]
 800444a:	f023 0307 	bic.w	r3, r3, #7
 800444e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004450:	69bb      	ldr	r3, [r7, #24]
 8004452:	f003 0307 	and.w	r3, r3, #7
 8004456:	2b00      	cmp	r3, #0
 8004458:	d00a      	beq.n	8004470 <prvInitialiseNewTask+0x58>
	__asm volatile
 800445a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800445e:	f383 8811 	msr	BASEPRI, r3
 8004462:	f3bf 8f6f 	isb	sy
 8004466:	f3bf 8f4f 	dsb	sy
 800446a:	617b      	str	r3, [r7, #20]
}
 800446c:	bf00      	nop
 800446e:	e7fe      	b.n	800446e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004470:	68bb      	ldr	r3, [r7, #8]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d01f      	beq.n	80044b6 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004476:	2300      	movs	r3, #0
 8004478:	61fb      	str	r3, [r7, #28]
 800447a:	e012      	b.n	80044a2 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800447c:	68ba      	ldr	r2, [r7, #8]
 800447e:	69fb      	ldr	r3, [r7, #28]
 8004480:	4413      	add	r3, r2
 8004482:	7819      	ldrb	r1, [r3, #0]
 8004484:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004486:	69fb      	ldr	r3, [r7, #28]
 8004488:	4413      	add	r3, r2
 800448a:	3334      	adds	r3, #52	; 0x34
 800448c:	460a      	mov	r2, r1
 800448e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004490:	68ba      	ldr	r2, [r7, #8]
 8004492:	69fb      	ldr	r3, [r7, #28]
 8004494:	4413      	add	r3, r2
 8004496:	781b      	ldrb	r3, [r3, #0]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d006      	beq.n	80044aa <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800449c:	69fb      	ldr	r3, [r7, #28]
 800449e:	3301      	adds	r3, #1
 80044a0:	61fb      	str	r3, [r7, #28]
 80044a2:	69fb      	ldr	r3, [r7, #28]
 80044a4:	2b0f      	cmp	r3, #15
 80044a6:	d9e9      	bls.n	800447c <prvInitialiseNewTask+0x64>
 80044a8:	e000      	b.n	80044ac <prvInitialiseNewTask+0x94>
			{
				break;
 80044aa:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80044ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044ae:	2200      	movs	r2, #0
 80044b0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80044b4:	e003      	b.n	80044be <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80044b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044b8:	2200      	movs	r2, #0
 80044ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80044be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044c0:	2b37      	cmp	r3, #55	; 0x37
 80044c2:	d901      	bls.n	80044c8 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80044c4:	2337      	movs	r3, #55	; 0x37
 80044c6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80044c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80044cc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80044ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80044d2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80044d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044d6:	2200      	movs	r2, #0
 80044d8:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80044da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044dc:	3304      	adds	r3, #4
 80044de:	4618      	mov	r0, r3
 80044e0:	f7fe ff8e 	bl	8003400 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80044e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044e6:	3318      	adds	r3, #24
 80044e8:	4618      	mov	r0, r3
 80044ea:	f7fe ff89 	bl	8003400 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80044ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80044f2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80044f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044f6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80044fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044fc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80044fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004500:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004502:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004504:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004506:	2200      	movs	r2, #0
 8004508:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800450a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800450c:	2200      	movs	r2, #0
 800450e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004512:	683a      	ldr	r2, [r7, #0]
 8004514:	68f9      	ldr	r1, [r7, #12]
 8004516:	69b8      	ldr	r0, [r7, #24]
 8004518:	f001 fa26 	bl	8005968 <pxPortInitialiseStack>
 800451c:	4602      	mov	r2, r0
 800451e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004520:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004522:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004524:	2b00      	cmp	r3, #0
 8004526:	d002      	beq.n	800452e <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004528:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800452a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800452c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800452e:	bf00      	nop
 8004530:	3720      	adds	r7, #32
 8004532:	46bd      	mov	sp, r7
 8004534:	bd80      	pop	{r7, pc}
	...

08004538 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b082      	sub	sp, #8
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004540:	f001 fb40 	bl	8005bc4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004544:	4b2d      	ldr	r3, [pc, #180]	; (80045fc <prvAddNewTaskToReadyList+0xc4>)
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	3301      	adds	r3, #1
 800454a:	4a2c      	ldr	r2, [pc, #176]	; (80045fc <prvAddNewTaskToReadyList+0xc4>)
 800454c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800454e:	4b2c      	ldr	r3, [pc, #176]	; (8004600 <prvAddNewTaskToReadyList+0xc8>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	2b00      	cmp	r3, #0
 8004554:	d109      	bne.n	800456a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004556:	4a2a      	ldr	r2, [pc, #168]	; (8004600 <prvAddNewTaskToReadyList+0xc8>)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800455c:	4b27      	ldr	r3, [pc, #156]	; (80045fc <prvAddNewTaskToReadyList+0xc4>)
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	2b01      	cmp	r3, #1
 8004562:	d110      	bne.n	8004586 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004564:	f000 fc16 	bl	8004d94 <prvInitialiseTaskLists>
 8004568:	e00d      	b.n	8004586 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800456a:	4b26      	ldr	r3, [pc, #152]	; (8004604 <prvAddNewTaskToReadyList+0xcc>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	2b00      	cmp	r3, #0
 8004570:	d109      	bne.n	8004586 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004572:	4b23      	ldr	r3, [pc, #140]	; (8004600 <prvAddNewTaskToReadyList+0xc8>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800457c:	429a      	cmp	r2, r3
 800457e:	d802      	bhi.n	8004586 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004580:	4a1f      	ldr	r2, [pc, #124]	; (8004600 <prvAddNewTaskToReadyList+0xc8>)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004586:	4b20      	ldr	r3, [pc, #128]	; (8004608 <prvAddNewTaskToReadyList+0xd0>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	3301      	adds	r3, #1
 800458c:	4a1e      	ldr	r2, [pc, #120]	; (8004608 <prvAddNewTaskToReadyList+0xd0>)
 800458e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004590:	4b1d      	ldr	r3, [pc, #116]	; (8004608 <prvAddNewTaskToReadyList+0xd0>)
 8004592:	681a      	ldr	r2, [r3, #0]
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800459c:	4b1b      	ldr	r3, [pc, #108]	; (800460c <prvAddNewTaskToReadyList+0xd4>)
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	429a      	cmp	r2, r3
 80045a2:	d903      	bls.n	80045ac <prvAddNewTaskToReadyList+0x74>
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045a8:	4a18      	ldr	r2, [pc, #96]	; (800460c <prvAddNewTaskToReadyList+0xd4>)
 80045aa:	6013      	str	r3, [r2, #0]
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045b0:	4613      	mov	r3, r2
 80045b2:	009b      	lsls	r3, r3, #2
 80045b4:	4413      	add	r3, r2
 80045b6:	009b      	lsls	r3, r3, #2
 80045b8:	4a15      	ldr	r2, [pc, #84]	; (8004610 <prvAddNewTaskToReadyList+0xd8>)
 80045ba:	441a      	add	r2, r3
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	3304      	adds	r3, #4
 80045c0:	4619      	mov	r1, r3
 80045c2:	4610      	mov	r0, r2
 80045c4:	f7fe ff29 	bl	800341a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80045c8:	f001 fb2c 	bl	8005c24 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80045cc:	4b0d      	ldr	r3, [pc, #52]	; (8004604 <prvAddNewTaskToReadyList+0xcc>)
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d00e      	beq.n	80045f2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80045d4:	4b0a      	ldr	r3, [pc, #40]	; (8004600 <prvAddNewTaskToReadyList+0xc8>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045de:	429a      	cmp	r2, r3
 80045e0:	d207      	bcs.n	80045f2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80045e2:	4b0c      	ldr	r3, [pc, #48]	; (8004614 <prvAddNewTaskToReadyList+0xdc>)
 80045e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80045e8:	601a      	str	r2, [r3, #0]
 80045ea:	f3bf 8f4f 	dsb	sy
 80045ee:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80045f2:	bf00      	nop
 80045f4:	3708      	adds	r7, #8
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bd80      	pop	{r7, pc}
 80045fa:	bf00      	nop
 80045fc:	20000bcc 	.word	0x20000bcc
 8004600:	200006f8 	.word	0x200006f8
 8004604:	20000bd8 	.word	0x20000bd8
 8004608:	20000be8 	.word	0x20000be8
 800460c:	20000bd4 	.word	0x20000bd4
 8004610:	200006fc 	.word	0x200006fc
 8004614:	e000ed04 	.word	0xe000ed04

08004618 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004618:	b580      	push	{r7, lr}
 800461a:	b084      	sub	sp, #16
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004620:	2300      	movs	r3, #0
 8004622:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d017      	beq.n	800465a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800462a:	4b13      	ldr	r3, [pc, #76]	; (8004678 <vTaskDelay+0x60>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d00a      	beq.n	8004648 <vTaskDelay+0x30>
	__asm volatile
 8004632:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004636:	f383 8811 	msr	BASEPRI, r3
 800463a:	f3bf 8f6f 	isb	sy
 800463e:	f3bf 8f4f 	dsb	sy
 8004642:	60bb      	str	r3, [r7, #8]
}
 8004644:	bf00      	nop
 8004646:	e7fe      	b.n	8004646 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004648:	f000 f880 	bl	800474c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800464c:	2100      	movs	r1, #0
 800464e:	6878      	ldr	r0, [r7, #4]
 8004650:	f000 fde8 	bl	8005224 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004654:	f000 f888 	bl	8004768 <xTaskResumeAll>
 8004658:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d107      	bne.n	8004670 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8004660:	4b06      	ldr	r3, [pc, #24]	; (800467c <vTaskDelay+0x64>)
 8004662:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004666:	601a      	str	r2, [r3, #0]
 8004668:	f3bf 8f4f 	dsb	sy
 800466c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004670:	bf00      	nop
 8004672:	3710      	adds	r7, #16
 8004674:	46bd      	mov	sp, r7
 8004676:	bd80      	pop	{r7, pc}
 8004678:	20000bf4 	.word	0x20000bf4
 800467c:	e000ed04 	.word	0xe000ed04

08004680 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b08a      	sub	sp, #40	; 0x28
 8004684:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004686:	2300      	movs	r3, #0
 8004688:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800468a:	2300      	movs	r3, #0
 800468c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800468e:	463a      	mov	r2, r7
 8004690:	1d39      	adds	r1, r7, #4
 8004692:	f107 0308 	add.w	r3, r7, #8
 8004696:	4618      	mov	r0, r3
 8004698:	f7fe fe5e 	bl	8003358 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800469c:	6839      	ldr	r1, [r7, #0]
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	68ba      	ldr	r2, [r7, #8]
 80046a2:	9202      	str	r2, [sp, #8]
 80046a4:	9301      	str	r3, [sp, #4]
 80046a6:	2300      	movs	r3, #0
 80046a8:	9300      	str	r3, [sp, #0]
 80046aa:	2300      	movs	r3, #0
 80046ac:	460a      	mov	r2, r1
 80046ae:	4921      	ldr	r1, [pc, #132]	; (8004734 <vTaskStartScheduler+0xb4>)
 80046b0:	4821      	ldr	r0, [pc, #132]	; (8004738 <vTaskStartScheduler+0xb8>)
 80046b2:	f7ff fe0f 	bl	80042d4 <xTaskCreateStatic>
 80046b6:	4603      	mov	r3, r0
 80046b8:	4a20      	ldr	r2, [pc, #128]	; (800473c <vTaskStartScheduler+0xbc>)
 80046ba:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80046bc:	4b1f      	ldr	r3, [pc, #124]	; (800473c <vTaskStartScheduler+0xbc>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d002      	beq.n	80046ca <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80046c4:	2301      	movs	r3, #1
 80046c6:	617b      	str	r3, [r7, #20]
 80046c8:	e001      	b.n	80046ce <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80046ca:	2300      	movs	r3, #0
 80046cc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80046ce:	697b      	ldr	r3, [r7, #20]
 80046d0:	2b01      	cmp	r3, #1
 80046d2:	d102      	bne.n	80046da <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80046d4:	f000 fdfa 	bl	80052cc <xTimerCreateTimerTask>
 80046d8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80046da:	697b      	ldr	r3, [r7, #20]
 80046dc:	2b01      	cmp	r3, #1
 80046de:	d116      	bne.n	800470e <vTaskStartScheduler+0x8e>
	__asm volatile
 80046e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046e4:	f383 8811 	msr	BASEPRI, r3
 80046e8:	f3bf 8f6f 	isb	sy
 80046ec:	f3bf 8f4f 	dsb	sy
 80046f0:	613b      	str	r3, [r7, #16]
}
 80046f2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80046f4:	4b12      	ldr	r3, [pc, #72]	; (8004740 <vTaskStartScheduler+0xc0>)
 80046f6:	f04f 32ff 	mov.w	r2, #4294967295
 80046fa:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80046fc:	4b11      	ldr	r3, [pc, #68]	; (8004744 <vTaskStartScheduler+0xc4>)
 80046fe:	2201      	movs	r2, #1
 8004700:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004702:	4b11      	ldr	r3, [pc, #68]	; (8004748 <vTaskStartScheduler+0xc8>)
 8004704:	2200      	movs	r2, #0
 8004706:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004708:	f001 f9ba 	bl	8005a80 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800470c:	e00e      	b.n	800472c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800470e:	697b      	ldr	r3, [r7, #20]
 8004710:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004714:	d10a      	bne.n	800472c <vTaskStartScheduler+0xac>
	__asm volatile
 8004716:	f04f 0350 	mov.w	r3, #80	; 0x50
 800471a:	f383 8811 	msr	BASEPRI, r3
 800471e:	f3bf 8f6f 	isb	sy
 8004722:	f3bf 8f4f 	dsb	sy
 8004726:	60fb      	str	r3, [r7, #12]
}
 8004728:	bf00      	nop
 800472a:	e7fe      	b.n	800472a <vTaskStartScheduler+0xaa>
}
 800472c:	bf00      	nop
 800472e:	3718      	adds	r7, #24
 8004730:	46bd      	mov	sp, r7
 8004732:	bd80      	pop	{r7, pc}
 8004734:	08006b74 	.word	0x08006b74
 8004738:	08004d65 	.word	0x08004d65
 800473c:	20000bf0 	.word	0x20000bf0
 8004740:	20000bec 	.word	0x20000bec
 8004744:	20000bd8 	.word	0x20000bd8
 8004748:	20000bd0 	.word	0x20000bd0

0800474c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800474c:	b480      	push	{r7}
 800474e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004750:	4b04      	ldr	r3, [pc, #16]	; (8004764 <vTaskSuspendAll+0x18>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	3301      	adds	r3, #1
 8004756:	4a03      	ldr	r2, [pc, #12]	; (8004764 <vTaskSuspendAll+0x18>)
 8004758:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800475a:	bf00      	nop
 800475c:	46bd      	mov	sp, r7
 800475e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004762:	4770      	bx	lr
 8004764:	20000bf4 	.word	0x20000bf4

08004768 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b084      	sub	sp, #16
 800476c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800476e:	2300      	movs	r3, #0
 8004770:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004772:	2300      	movs	r3, #0
 8004774:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004776:	4b42      	ldr	r3, [pc, #264]	; (8004880 <xTaskResumeAll+0x118>)
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	2b00      	cmp	r3, #0
 800477c:	d10a      	bne.n	8004794 <xTaskResumeAll+0x2c>
	__asm volatile
 800477e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004782:	f383 8811 	msr	BASEPRI, r3
 8004786:	f3bf 8f6f 	isb	sy
 800478a:	f3bf 8f4f 	dsb	sy
 800478e:	603b      	str	r3, [r7, #0]
}
 8004790:	bf00      	nop
 8004792:	e7fe      	b.n	8004792 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004794:	f001 fa16 	bl	8005bc4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004798:	4b39      	ldr	r3, [pc, #228]	; (8004880 <xTaskResumeAll+0x118>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	3b01      	subs	r3, #1
 800479e:	4a38      	ldr	r2, [pc, #224]	; (8004880 <xTaskResumeAll+0x118>)
 80047a0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80047a2:	4b37      	ldr	r3, [pc, #220]	; (8004880 <xTaskResumeAll+0x118>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d162      	bne.n	8004870 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80047aa:	4b36      	ldr	r3, [pc, #216]	; (8004884 <xTaskResumeAll+0x11c>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d05e      	beq.n	8004870 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80047b2:	e02f      	b.n	8004814 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80047b4:	4b34      	ldr	r3, [pc, #208]	; (8004888 <xTaskResumeAll+0x120>)
 80047b6:	68db      	ldr	r3, [r3, #12]
 80047b8:	68db      	ldr	r3, [r3, #12]
 80047ba:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	3318      	adds	r3, #24
 80047c0:	4618      	mov	r0, r3
 80047c2:	f7fe fe87 	bl	80034d4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	3304      	adds	r3, #4
 80047ca:	4618      	mov	r0, r3
 80047cc:	f7fe fe82 	bl	80034d4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047d4:	4b2d      	ldr	r3, [pc, #180]	; (800488c <xTaskResumeAll+0x124>)
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	429a      	cmp	r2, r3
 80047da:	d903      	bls.n	80047e4 <xTaskResumeAll+0x7c>
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047e0:	4a2a      	ldr	r2, [pc, #168]	; (800488c <xTaskResumeAll+0x124>)
 80047e2:	6013      	str	r3, [r2, #0]
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047e8:	4613      	mov	r3, r2
 80047ea:	009b      	lsls	r3, r3, #2
 80047ec:	4413      	add	r3, r2
 80047ee:	009b      	lsls	r3, r3, #2
 80047f0:	4a27      	ldr	r2, [pc, #156]	; (8004890 <xTaskResumeAll+0x128>)
 80047f2:	441a      	add	r2, r3
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	3304      	adds	r3, #4
 80047f8:	4619      	mov	r1, r3
 80047fa:	4610      	mov	r0, r2
 80047fc:	f7fe fe0d 	bl	800341a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004804:	4b23      	ldr	r3, [pc, #140]	; (8004894 <xTaskResumeAll+0x12c>)
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800480a:	429a      	cmp	r2, r3
 800480c:	d302      	bcc.n	8004814 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800480e:	4b22      	ldr	r3, [pc, #136]	; (8004898 <xTaskResumeAll+0x130>)
 8004810:	2201      	movs	r2, #1
 8004812:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004814:	4b1c      	ldr	r3, [pc, #112]	; (8004888 <xTaskResumeAll+0x120>)
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d1cb      	bne.n	80047b4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	2b00      	cmp	r3, #0
 8004820:	d001      	beq.n	8004826 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004822:	f000 fb55 	bl	8004ed0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004826:	4b1d      	ldr	r3, [pc, #116]	; (800489c <xTaskResumeAll+0x134>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d010      	beq.n	8004854 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004832:	f000 f847 	bl	80048c4 <xTaskIncrementTick>
 8004836:	4603      	mov	r3, r0
 8004838:	2b00      	cmp	r3, #0
 800483a:	d002      	beq.n	8004842 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800483c:	4b16      	ldr	r3, [pc, #88]	; (8004898 <xTaskResumeAll+0x130>)
 800483e:	2201      	movs	r2, #1
 8004840:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	3b01      	subs	r3, #1
 8004846:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d1f1      	bne.n	8004832 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800484e:	4b13      	ldr	r3, [pc, #76]	; (800489c <xTaskResumeAll+0x134>)
 8004850:	2200      	movs	r2, #0
 8004852:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004854:	4b10      	ldr	r3, [pc, #64]	; (8004898 <xTaskResumeAll+0x130>)
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	2b00      	cmp	r3, #0
 800485a:	d009      	beq.n	8004870 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800485c:	2301      	movs	r3, #1
 800485e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004860:	4b0f      	ldr	r3, [pc, #60]	; (80048a0 <xTaskResumeAll+0x138>)
 8004862:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004866:	601a      	str	r2, [r3, #0]
 8004868:	f3bf 8f4f 	dsb	sy
 800486c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004870:	f001 f9d8 	bl	8005c24 <vPortExitCritical>

	return xAlreadyYielded;
 8004874:	68bb      	ldr	r3, [r7, #8]
}
 8004876:	4618      	mov	r0, r3
 8004878:	3710      	adds	r7, #16
 800487a:	46bd      	mov	sp, r7
 800487c:	bd80      	pop	{r7, pc}
 800487e:	bf00      	nop
 8004880:	20000bf4 	.word	0x20000bf4
 8004884:	20000bcc 	.word	0x20000bcc
 8004888:	20000b8c 	.word	0x20000b8c
 800488c:	20000bd4 	.word	0x20000bd4
 8004890:	200006fc 	.word	0x200006fc
 8004894:	200006f8 	.word	0x200006f8
 8004898:	20000be0 	.word	0x20000be0
 800489c:	20000bdc 	.word	0x20000bdc
 80048a0:	e000ed04 	.word	0xe000ed04

080048a4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80048a4:	b480      	push	{r7}
 80048a6:	b083      	sub	sp, #12
 80048a8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80048aa:	4b05      	ldr	r3, [pc, #20]	; (80048c0 <xTaskGetTickCount+0x1c>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80048b0:	687b      	ldr	r3, [r7, #4]
}
 80048b2:	4618      	mov	r0, r3
 80048b4:	370c      	adds	r7, #12
 80048b6:	46bd      	mov	sp, r7
 80048b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048bc:	4770      	bx	lr
 80048be:	bf00      	nop
 80048c0:	20000bd0 	.word	0x20000bd0

080048c4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b086      	sub	sp, #24
 80048c8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80048ca:	2300      	movs	r3, #0
 80048cc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80048ce:	4b4f      	ldr	r3, [pc, #316]	; (8004a0c <xTaskIncrementTick+0x148>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	f040 808f 	bne.w	80049f6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80048d8:	4b4d      	ldr	r3, [pc, #308]	; (8004a10 <xTaskIncrementTick+0x14c>)
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	3301      	adds	r3, #1
 80048de:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80048e0:	4a4b      	ldr	r2, [pc, #300]	; (8004a10 <xTaskIncrementTick+0x14c>)
 80048e2:	693b      	ldr	r3, [r7, #16]
 80048e4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80048e6:	693b      	ldr	r3, [r7, #16]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d120      	bne.n	800492e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80048ec:	4b49      	ldr	r3, [pc, #292]	; (8004a14 <xTaskIncrementTick+0x150>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d00a      	beq.n	800490c <xTaskIncrementTick+0x48>
	__asm volatile
 80048f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048fa:	f383 8811 	msr	BASEPRI, r3
 80048fe:	f3bf 8f6f 	isb	sy
 8004902:	f3bf 8f4f 	dsb	sy
 8004906:	603b      	str	r3, [r7, #0]
}
 8004908:	bf00      	nop
 800490a:	e7fe      	b.n	800490a <xTaskIncrementTick+0x46>
 800490c:	4b41      	ldr	r3, [pc, #260]	; (8004a14 <xTaskIncrementTick+0x150>)
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	60fb      	str	r3, [r7, #12]
 8004912:	4b41      	ldr	r3, [pc, #260]	; (8004a18 <xTaskIncrementTick+0x154>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4a3f      	ldr	r2, [pc, #252]	; (8004a14 <xTaskIncrementTick+0x150>)
 8004918:	6013      	str	r3, [r2, #0]
 800491a:	4a3f      	ldr	r2, [pc, #252]	; (8004a18 <xTaskIncrementTick+0x154>)
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	6013      	str	r3, [r2, #0]
 8004920:	4b3e      	ldr	r3, [pc, #248]	; (8004a1c <xTaskIncrementTick+0x158>)
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	3301      	adds	r3, #1
 8004926:	4a3d      	ldr	r2, [pc, #244]	; (8004a1c <xTaskIncrementTick+0x158>)
 8004928:	6013      	str	r3, [r2, #0]
 800492a:	f000 fad1 	bl	8004ed0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800492e:	4b3c      	ldr	r3, [pc, #240]	; (8004a20 <xTaskIncrementTick+0x15c>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	693a      	ldr	r2, [r7, #16]
 8004934:	429a      	cmp	r2, r3
 8004936:	d349      	bcc.n	80049cc <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004938:	4b36      	ldr	r3, [pc, #216]	; (8004a14 <xTaskIncrementTick+0x150>)
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d104      	bne.n	800494c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004942:	4b37      	ldr	r3, [pc, #220]	; (8004a20 <xTaskIncrementTick+0x15c>)
 8004944:	f04f 32ff 	mov.w	r2, #4294967295
 8004948:	601a      	str	r2, [r3, #0]
					break;
 800494a:	e03f      	b.n	80049cc <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800494c:	4b31      	ldr	r3, [pc, #196]	; (8004a14 <xTaskIncrementTick+0x150>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	68db      	ldr	r3, [r3, #12]
 8004952:	68db      	ldr	r3, [r3, #12]
 8004954:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004956:	68bb      	ldr	r3, [r7, #8]
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800495c:	693a      	ldr	r2, [r7, #16]
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	429a      	cmp	r2, r3
 8004962:	d203      	bcs.n	800496c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004964:	4a2e      	ldr	r2, [pc, #184]	; (8004a20 <xTaskIncrementTick+0x15c>)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800496a:	e02f      	b.n	80049cc <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800496c:	68bb      	ldr	r3, [r7, #8]
 800496e:	3304      	adds	r3, #4
 8004970:	4618      	mov	r0, r3
 8004972:	f7fe fdaf 	bl	80034d4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004976:	68bb      	ldr	r3, [r7, #8]
 8004978:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800497a:	2b00      	cmp	r3, #0
 800497c:	d004      	beq.n	8004988 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800497e:	68bb      	ldr	r3, [r7, #8]
 8004980:	3318      	adds	r3, #24
 8004982:	4618      	mov	r0, r3
 8004984:	f7fe fda6 	bl	80034d4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004988:	68bb      	ldr	r3, [r7, #8]
 800498a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800498c:	4b25      	ldr	r3, [pc, #148]	; (8004a24 <xTaskIncrementTick+0x160>)
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	429a      	cmp	r2, r3
 8004992:	d903      	bls.n	800499c <xTaskIncrementTick+0xd8>
 8004994:	68bb      	ldr	r3, [r7, #8]
 8004996:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004998:	4a22      	ldr	r2, [pc, #136]	; (8004a24 <xTaskIncrementTick+0x160>)
 800499a:	6013      	str	r3, [r2, #0]
 800499c:	68bb      	ldr	r3, [r7, #8]
 800499e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049a0:	4613      	mov	r3, r2
 80049a2:	009b      	lsls	r3, r3, #2
 80049a4:	4413      	add	r3, r2
 80049a6:	009b      	lsls	r3, r3, #2
 80049a8:	4a1f      	ldr	r2, [pc, #124]	; (8004a28 <xTaskIncrementTick+0x164>)
 80049aa:	441a      	add	r2, r3
 80049ac:	68bb      	ldr	r3, [r7, #8]
 80049ae:	3304      	adds	r3, #4
 80049b0:	4619      	mov	r1, r3
 80049b2:	4610      	mov	r0, r2
 80049b4:	f7fe fd31 	bl	800341a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80049b8:	68bb      	ldr	r3, [r7, #8]
 80049ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049bc:	4b1b      	ldr	r3, [pc, #108]	; (8004a2c <xTaskIncrementTick+0x168>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049c2:	429a      	cmp	r2, r3
 80049c4:	d3b8      	bcc.n	8004938 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80049c6:	2301      	movs	r3, #1
 80049c8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80049ca:	e7b5      	b.n	8004938 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80049cc:	4b17      	ldr	r3, [pc, #92]	; (8004a2c <xTaskIncrementTick+0x168>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049d2:	4915      	ldr	r1, [pc, #84]	; (8004a28 <xTaskIncrementTick+0x164>)
 80049d4:	4613      	mov	r3, r2
 80049d6:	009b      	lsls	r3, r3, #2
 80049d8:	4413      	add	r3, r2
 80049da:	009b      	lsls	r3, r3, #2
 80049dc:	440b      	add	r3, r1
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	2b01      	cmp	r3, #1
 80049e2:	d901      	bls.n	80049e8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80049e4:	2301      	movs	r3, #1
 80049e6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80049e8:	4b11      	ldr	r3, [pc, #68]	; (8004a30 <xTaskIncrementTick+0x16c>)
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d007      	beq.n	8004a00 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80049f0:	2301      	movs	r3, #1
 80049f2:	617b      	str	r3, [r7, #20]
 80049f4:	e004      	b.n	8004a00 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80049f6:	4b0f      	ldr	r3, [pc, #60]	; (8004a34 <xTaskIncrementTick+0x170>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	3301      	adds	r3, #1
 80049fc:	4a0d      	ldr	r2, [pc, #52]	; (8004a34 <xTaskIncrementTick+0x170>)
 80049fe:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004a00:	697b      	ldr	r3, [r7, #20]
}
 8004a02:	4618      	mov	r0, r3
 8004a04:	3718      	adds	r7, #24
 8004a06:	46bd      	mov	sp, r7
 8004a08:	bd80      	pop	{r7, pc}
 8004a0a:	bf00      	nop
 8004a0c:	20000bf4 	.word	0x20000bf4
 8004a10:	20000bd0 	.word	0x20000bd0
 8004a14:	20000b84 	.word	0x20000b84
 8004a18:	20000b88 	.word	0x20000b88
 8004a1c:	20000be4 	.word	0x20000be4
 8004a20:	20000bec 	.word	0x20000bec
 8004a24:	20000bd4 	.word	0x20000bd4
 8004a28:	200006fc 	.word	0x200006fc
 8004a2c:	200006f8 	.word	0x200006f8
 8004a30:	20000be0 	.word	0x20000be0
 8004a34:	20000bdc 	.word	0x20000bdc

08004a38 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004a38:	b480      	push	{r7}
 8004a3a:	b085      	sub	sp, #20
 8004a3c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004a3e:	4b28      	ldr	r3, [pc, #160]	; (8004ae0 <vTaskSwitchContext+0xa8>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d003      	beq.n	8004a4e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004a46:	4b27      	ldr	r3, [pc, #156]	; (8004ae4 <vTaskSwitchContext+0xac>)
 8004a48:	2201      	movs	r2, #1
 8004a4a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004a4c:	e041      	b.n	8004ad2 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8004a4e:	4b25      	ldr	r3, [pc, #148]	; (8004ae4 <vTaskSwitchContext+0xac>)
 8004a50:	2200      	movs	r2, #0
 8004a52:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004a54:	4b24      	ldr	r3, [pc, #144]	; (8004ae8 <vTaskSwitchContext+0xb0>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	60fb      	str	r3, [r7, #12]
 8004a5a:	e010      	b.n	8004a7e <vTaskSwitchContext+0x46>
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d10a      	bne.n	8004a78 <vTaskSwitchContext+0x40>
	__asm volatile
 8004a62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a66:	f383 8811 	msr	BASEPRI, r3
 8004a6a:	f3bf 8f6f 	isb	sy
 8004a6e:	f3bf 8f4f 	dsb	sy
 8004a72:	607b      	str	r3, [r7, #4]
}
 8004a74:	bf00      	nop
 8004a76:	e7fe      	b.n	8004a76 <vTaskSwitchContext+0x3e>
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	3b01      	subs	r3, #1
 8004a7c:	60fb      	str	r3, [r7, #12]
 8004a7e:	491b      	ldr	r1, [pc, #108]	; (8004aec <vTaskSwitchContext+0xb4>)
 8004a80:	68fa      	ldr	r2, [r7, #12]
 8004a82:	4613      	mov	r3, r2
 8004a84:	009b      	lsls	r3, r3, #2
 8004a86:	4413      	add	r3, r2
 8004a88:	009b      	lsls	r3, r3, #2
 8004a8a:	440b      	add	r3, r1
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d0e4      	beq.n	8004a5c <vTaskSwitchContext+0x24>
 8004a92:	68fa      	ldr	r2, [r7, #12]
 8004a94:	4613      	mov	r3, r2
 8004a96:	009b      	lsls	r3, r3, #2
 8004a98:	4413      	add	r3, r2
 8004a9a:	009b      	lsls	r3, r3, #2
 8004a9c:	4a13      	ldr	r2, [pc, #76]	; (8004aec <vTaskSwitchContext+0xb4>)
 8004a9e:	4413      	add	r3, r2
 8004aa0:	60bb      	str	r3, [r7, #8]
 8004aa2:	68bb      	ldr	r3, [r7, #8]
 8004aa4:	685b      	ldr	r3, [r3, #4]
 8004aa6:	685a      	ldr	r2, [r3, #4]
 8004aa8:	68bb      	ldr	r3, [r7, #8]
 8004aaa:	605a      	str	r2, [r3, #4]
 8004aac:	68bb      	ldr	r3, [r7, #8]
 8004aae:	685a      	ldr	r2, [r3, #4]
 8004ab0:	68bb      	ldr	r3, [r7, #8]
 8004ab2:	3308      	adds	r3, #8
 8004ab4:	429a      	cmp	r2, r3
 8004ab6:	d104      	bne.n	8004ac2 <vTaskSwitchContext+0x8a>
 8004ab8:	68bb      	ldr	r3, [r7, #8]
 8004aba:	685b      	ldr	r3, [r3, #4]
 8004abc:	685a      	ldr	r2, [r3, #4]
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	605a      	str	r2, [r3, #4]
 8004ac2:	68bb      	ldr	r3, [r7, #8]
 8004ac4:	685b      	ldr	r3, [r3, #4]
 8004ac6:	68db      	ldr	r3, [r3, #12]
 8004ac8:	4a09      	ldr	r2, [pc, #36]	; (8004af0 <vTaskSwitchContext+0xb8>)
 8004aca:	6013      	str	r3, [r2, #0]
 8004acc:	4a06      	ldr	r2, [pc, #24]	; (8004ae8 <vTaskSwitchContext+0xb0>)
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	6013      	str	r3, [r2, #0]
}
 8004ad2:	bf00      	nop
 8004ad4:	3714      	adds	r7, #20
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004adc:	4770      	bx	lr
 8004ade:	bf00      	nop
 8004ae0:	20000bf4 	.word	0x20000bf4
 8004ae4:	20000be0 	.word	0x20000be0
 8004ae8:	20000bd4 	.word	0x20000bd4
 8004aec:	200006fc 	.word	0x200006fc
 8004af0:	200006f8 	.word	0x200006f8

08004af4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b084      	sub	sp, #16
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
 8004afc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d10a      	bne.n	8004b1a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8004b04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b08:	f383 8811 	msr	BASEPRI, r3
 8004b0c:	f3bf 8f6f 	isb	sy
 8004b10:	f3bf 8f4f 	dsb	sy
 8004b14:	60fb      	str	r3, [r7, #12]
}
 8004b16:	bf00      	nop
 8004b18:	e7fe      	b.n	8004b18 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004b1a:	4b07      	ldr	r3, [pc, #28]	; (8004b38 <vTaskPlaceOnEventList+0x44>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	3318      	adds	r3, #24
 8004b20:	4619      	mov	r1, r3
 8004b22:	6878      	ldr	r0, [r7, #4]
 8004b24:	f7fe fc9d 	bl	8003462 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004b28:	2101      	movs	r1, #1
 8004b2a:	6838      	ldr	r0, [r7, #0]
 8004b2c:	f000 fb7a 	bl	8005224 <prvAddCurrentTaskToDelayedList>
}
 8004b30:	bf00      	nop
 8004b32:	3710      	adds	r7, #16
 8004b34:	46bd      	mov	sp, r7
 8004b36:	bd80      	pop	{r7, pc}
 8004b38:	200006f8 	.word	0x200006f8

08004b3c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	b086      	sub	sp, #24
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	60f8      	str	r0, [r7, #12]
 8004b44:	60b9      	str	r1, [r7, #8]
 8004b46:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d10a      	bne.n	8004b64 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8004b4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b52:	f383 8811 	msr	BASEPRI, r3
 8004b56:	f3bf 8f6f 	isb	sy
 8004b5a:	f3bf 8f4f 	dsb	sy
 8004b5e:	617b      	str	r3, [r7, #20]
}
 8004b60:	bf00      	nop
 8004b62:	e7fe      	b.n	8004b62 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004b64:	4b0a      	ldr	r3, [pc, #40]	; (8004b90 <vTaskPlaceOnEventListRestricted+0x54>)
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	3318      	adds	r3, #24
 8004b6a:	4619      	mov	r1, r3
 8004b6c:	68f8      	ldr	r0, [r7, #12]
 8004b6e:	f7fe fc54 	bl	800341a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d002      	beq.n	8004b7e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8004b78:	f04f 33ff 	mov.w	r3, #4294967295
 8004b7c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004b7e:	6879      	ldr	r1, [r7, #4]
 8004b80:	68b8      	ldr	r0, [r7, #8]
 8004b82:	f000 fb4f 	bl	8005224 <prvAddCurrentTaskToDelayedList>
	}
 8004b86:	bf00      	nop
 8004b88:	3718      	adds	r7, #24
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	bd80      	pop	{r7, pc}
 8004b8e:	bf00      	nop
 8004b90:	200006f8 	.word	0x200006f8

08004b94 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b086      	sub	sp, #24
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	68db      	ldr	r3, [r3, #12]
 8004ba0:	68db      	ldr	r3, [r3, #12]
 8004ba2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004ba4:	693b      	ldr	r3, [r7, #16]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d10a      	bne.n	8004bc0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8004baa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bae:	f383 8811 	msr	BASEPRI, r3
 8004bb2:	f3bf 8f6f 	isb	sy
 8004bb6:	f3bf 8f4f 	dsb	sy
 8004bba:	60fb      	str	r3, [r7, #12]
}
 8004bbc:	bf00      	nop
 8004bbe:	e7fe      	b.n	8004bbe <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004bc0:	693b      	ldr	r3, [r7, #16]
 8004bc2:	3318      	adds	r3, #24
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	f7fe fc85 	bl	80034d4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004bca:	4b1e      	ldr	r3, [pc, #120]	; (8004c44 <xTaskRemoveFromEventList+0xb0>)
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d11d      	bne.n	8004c0e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004bd2:	693b      	ldr	r3, [r7, #16]
 8004bd4:	3304      	adds	r3, #4
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	f7fe fc7c 	bl	80034d4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004bdc:	693b      	ldr	r3, [r7, #16]
 8004bde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004be0:	4b19      	ldr	r3, [pc, #100]	; (8004c48 <xTaskRemoveFromEventList+0xb4>)
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	429a      	cmp	r2, r3
 8004be6:	d903      	bls.n	8004bf0 <xTaskRemoveFromEventList+0x5c>
 8004be8:	693b      	ldr	r3, [r7, #16]
 8004bea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bec:	4a16      	ldr	r2, [pc, #88]	; (8004c48 <xTaskRemoveFromEventList+0xb4>)
 8004bee:	6013      	str	r3, [r2, #0]
 8004bf0:	693b      	ldr	r3, [r7, #16]
 8004bf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004bf4:	4613      	mov	r3, r2
 8004bf6:	009b      	lsls	r3, r3, #2
 8004bf8:	4413      	add	r3, r2
 8004bfa:	009b      	lsls	r3, r3, #2
 8004bfc:	4a13      	ldr	r2, [pc, #76]	; (8004c4c <xTaskRemoveFromEventList+0xb8>)
 8004bfe:	441a      	add	r2, r3
 8004c00:	693b      	ldr	r3, [r7, #16]
 8004c02:	3304      	adds	r3, #4
 8004c04:	4619      	mov	r1, r3
 8004c06:	4610      	mov	r0, r2
 8004c08:	f7fe fc07 	bl	800341a <vListInsertEnd>
 8004c0c:	e005      	b.n	8004c1a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004c0e:	693b      	ldr	r3, [r7, #16]
 8004c10:	3318      	adds	r3, #24
 8004c12:	4619      	mov	r1, r3
 8004c14:	480e      	ldr	r0, [pc, #56]	; (8004c50 <xTaskRemoveFromEventList+0xbc>)
 8004c16:	f7fe fc00 	bl	800341a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004c1a:	693b      	ldr	r3, [r7, #16]
 8004c1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c1e:	4b0d      	ldr	r3, [pc, #52]	; (8004c54 <xTaskRemoveFromEventList+0xc0>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c24:	429a      	cmp	r2, r3
 8004c26:	d905      	bls.n	8004c34 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004c28:	2301      	movs	r3, #1
 8004c2a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004c2c:	4b0a      	ldr	r3, [pc, #40]	; (8004c58 <xTaskRemoveFromEventList+0xc4>)
 8004c2e:	2201      	movs	r2, #1
 8004c30:	601a      	str	r2, [r3, #0]
 8004c32:	e001      	b.n	8004c38 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8004c34:	2300      	movs	r3, #0
 8004c36:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004c38:	697b      	ldr	r3, [r7, #20]
}
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	3718      	adds	r7, #24
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	bd80      	pop	{r7, pc}
 8004c42:	bf00      	nop
 8004c44:	20000bf4 	.word	0x20000bf4
 8004c48:	20000bd4 	.word	0x20000bd4
 8004c4c:	200006fc 	.word	0x200006fc
 8004c50:	20000b8c 	.word	0x20000b8c
 8004c54:	200006f8 	.word	0x200006f8
 8004c58:	20000be0 	.word	0x20000be0

08004c5c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004c5c:	b480      	push	{r7}
 8004c5e:	b083      	sub	sp, #12
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004c64:	4b06      	ldr	r3, [pc, #24]	; (8004c80 <vTaskInternalSetTimeOutState+0x24>)
 8004c66:	681a      	ldr	r2, [r3, #0]
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004c6c:	4b05      	ldr	r3, [pc, #20]	; (8004c84 <vTaskInternalSetTimeOutState+0x28>)
 8004c6e:	681a      	ldr	r2, [r3, #0]
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	605a      	str	r2, [r3, #4]
}
 8004c74:	bf00      	nop
 8004c76:	370c      	adds	r7, #12
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7e:	4770      	bx	lr
 8004c80:	20000be4 	.word	0x20000be4
 8004c84:	20000bd0 	.word	0x20000bd0

08004c88 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b088      	sub	sp, #32
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
 8004c90:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d10a      	bne.n	8004cae <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8004c98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c9c:	f383 8811 	msr	BASEPRI, r3
 8004ca0:	f3bf 8f6f 	isb	sy
 8004ca4:	f3bf 8f4f 	dsb	sy
 8004ca8:	613b      	str	r3, [r7, #16]
}
 8004caa:	bf00      	nop
 8004cac:	e7fe      	b.n	8004cac <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d10a      	bne.n	8004cca <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8004cb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cb8:	f383 8811 	msr	BASEPRI, r3
 8004cbc:	f3bf 8f6f 	isb	sy
 8004cc0:	f3bf 8f4f 	dsb	sy
 8004cc4:	60fb      	str	r3, [r7, #12]
}
 8004cc6:	bf00      	nop
 8004cc8:	e7fe      	b.n	8004cc8 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8004cca:	f000 ff7b 	bl	8005bc4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004cce:	4b1d      	ldr	r3, [pc, #116]	; (8004d44 <xTaskCheckForTimeOut+0xbc>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	685b      	ldr	r3, [r3, #4]
 8004cd8:	69ba      	ldr	r2, [r7, #24]
 8004cda:	1ad3      	subs	r3, r2, r3
 8004cdc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ce6:	d102      	bne.n	8004cee <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004ce8:	2300      	movs	r3, #0
 8004cea:	61fb      	str	r3, [r7, #28]
 8004cec:	e023      	b.n	8004d36 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681a      	ldr	r2, [r3, #0]
 8004cf2:	4b15      	ldr	r3, [pc, #84]	; (8004d48 <xTaskCheckForTimeOut+0xc0>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	429a      	cmp	r2, r3
 8004cf8:	d007      	beq.n	8004d0a <xTaskCheckForTimeOut+0x82>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	69ba      	ldr	r2, [r7, #24]
 8004d00:	429a      	cmp	r2, r3
 8004d02:	d302      	bcc.n	8004d0a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004d04:	2301      	movs	r3, #1
 8004d06:	61fb      	str	r3, [r7, #28]
 8004d08:	e015      	b.n	8004d36 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	697a      	ldr	r2, [r7, #20]
 8004d10:	429a      	cmp	r2, r3
 8004d12:	d20b      	bcs.n	8004d2c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	681a      	ldr	r2, [r3, #0]
 8004d18:	697b      	ldr	r3, [r7, #20]
 8004d1a:	1ad2      	subs	r2, r2, r3
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004d20:	6878      	ldr	r0, [r7, #4]
 8004d22:	f7ff ff9b 	bl	8004c5c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004d26:	2300      	movs	r3, #0
 8004d28:	61fb      	str	r3, [r7, #28]
 8004d2a:	e004      	b.n	8004d36 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	2200      	movs	r2, #0
 8004d30:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004d32:	2301      	movs	r3, #1
 8004d34:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004d36:	f000 ff75 	bl	8005c24 <vPortExitCritical>

	return xReturn;
 8004d3a:	69fb      	ldr	r3, [r7, #28]
}
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	3720      	adds	r7, #32
 8004d40:	46bd      	mov	sp, r7
 8004d42:	bd80      	pop	{r7, pc}
 8004d44:	20000bd0 	.word	0x20000bd0
 8004d48:	20000be4 	.word	0x20000be4

08004d4c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004d50:	4b03      	ldr	r3, [pc, #12]	; (8004d60 <vTaskMissedYield+0x14>)
 8004d52:	2201      	movs	r2, #1
 8004d54:	601a      	str	r2, [r3, #0]
}
 8004d56:	bf00      	nop
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5e:	4770      	bx	lr
 8004d60:	20000be0 	.word	0x20000be0

08004d64 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b082      	sub	sp, #8
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004d6c:	f000 f852 	bl	8004e14 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004d70:	4b06      	ldr	r3, [pc, #24]	; (8004d8c <prvIdleTask+0x28>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	2b01      	cmp	r3, #1
 8004d76:	d9f9      	bls.n	8004d6c <prvIdleTask+0x8>
			{
				taskYIELD();
 8004d78:	4b05      	ldr	r3, [pc, #20]	; (8004d90 <prvIdleTask+0x2c>)
 8004d7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004d7e:	601a      	str	r2, [r3, #0]
 8004d80:	f3bf 8f4f 	dsb	sy
 8004d84:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004d88:	e7f0      	b.n	8004d6c <prvIdleTask+0x8>
 8004d8a:	bf00      	nop
 8004d8c:	200006fc 	.word	0x200006fc
 8004d90:	e000ed04 	.word	0xe000ed04

08004d94 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004d94:	b580      	push	{r7, lr}
 8004d96:	b082      	sub	sp, #8
 8004d98:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	607b      	str	r3, [r7, #4]
 8004d9e:	e00c      	b.n	8004dba <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004da0:	687a      	ldr	r2, [r7, #4]
 8004da2:	4613      	mov	r3, r2
 8004da4:	009b      	lsls	r3, r3, #2
 8004da6:	4413      	add	r3, r2
 8004da8:	009b      	lsls	r3, r3, #2
 8004daa:	4a12      	ldr	r2, [pc, #72]	; (8004df4 <prvInitialiseTaskLists+0x60>)
 8004dac:	4413      	add	r3, r2
 8004dae:	4618      	mov	r0, r3
 8004db0:	f7fe fb06 	bl	80033c0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	3301      	adds	r3, #1
 8004db8:	607b      	str	r3, [r7, #4]
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2b37      	cmp	r3, #55	; 0x37
 8004dbe:	d9ef      	bls.n	8004da0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004dc0:	480d      	ldr	r0, [pc, #52]	; (8004df8 <prvInitialiseTaskLists+0x64>)
 8004dc2:	f7fe fafd 	bl	80033c0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004dc6:	480d      	ldr	r0, [pc, #52]	; (8004dfc <prvInitialiseTaskLists+0x68>)
 8004dc8:	f7fe fafa 	bl	80033c0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004dcc:	480c      	ldr	r0, [pc, #48]	; (8004e00 <prvInitialiseTaskLists+0x6c>)
 8004dce:	f7fe faf7 	bl	80033c0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004dd2:	480c      	ldr	r0, [pc, #48]	; (8004e04 <prvInitialiseTaskLists+0x70>)
 8004dd4:	f7fe faf4 	bl	80033c0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004dd8:	480b      	ldr	r0, [pc, #44]	; (8004e08 <prvInitialiseTaskLists+0x74>)
 8004dda:	f7fe faf1 	bl	80033c0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004dde:	4b0b      	ldr	r3, [pc, #44]	; (8004e0c <prvInitialiseTaskLists+0x78>)
 8004de0:	4a05      	ldr	r2, [pc, #20]	; (8004df8 <prvInitialiseTaskLists+0x64>)
 8004de2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004de4:	4b0a      	ldr	r3, [pc, #40]	; (8004e10 <prvInitialiseTaskLists+0x7c>)
 8004de6:	4a05      	ldr	r2, [pc, #20]	; (8004dfc <prvInitialiseTaskLists+0x68>)
 8004de8:	601a      	str	r2, [r3, #0]
}
 8004dea:	bf00      	nop
 8004dec:	3708      	adds	r7, #8
 8004dee:	46bd      	mov	sp, r7
 8004df0:	bd80      	pop	{r7, pc}
 8004df2:	bf00      	nop
 8004df4:	200006fc 	.word	0x200006fc
 8004df8:	20000b5c 	.word	0x20000b5c
 8004dfc:	20000b70 	.word	0x20000b70
 8004e00:	20000b8c 	.word	0x20000b8c
 8004e04:	20000ba0 	.word	0x20000ba0
 8004e08:	20000bb8 	.word	0x20000bb8
 8004e0c:	20000b84 	.word	0x20000b84
 8004e10:	20000b88 	.word	0x20000b88

08004e14 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b082      	sub	sp, #8
 8004e18:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004e1a:	e019      	b.n	8004e50 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004e1c:	f000 fed2 	bl	8005bc4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004e20:	4b10      	ldr	r3, [pc, #64]	; (8004e64 <prvCheckTasksWaitingTermination+0x50>)
 8004e22:	68db      	ldr	r3, [r3, #12]
 8004e24:	68db      	ldr	r3, [r3, #12]
 8004e26:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	3304      	adds	r3, #4
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	f7fe fb51 	bl	80034d4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004e32:	4b0d      	ldr	r3, [pc, #52]	; (8004e68 <prvCheckTasksWaitingTermination+0x54>)
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	3b01      	subs	r3, #1
 8004e38:	4a0b      	ldr	r2, [pc, #44]	; (8004e68 <prvCheckTasksWaitingTermination+0x54>)
 8004e3a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004e3c:	4b0b      	ldr	r3, [pc, #44]	; (8004e6c <prvCheckTasksWaitingTermination+0x58>)
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	3b01      	subs	r3, #1
 8004e42:	4a0a      	ldr	r2, [pc, #40]	; (8004e6c <prvCheckTasksWaitingTermination+0x58>)
 8004e44:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004e46:	f000 feed 	bl	8005c24 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004e4a:	6878      	ldr	r0, [r7, #4]
 8004e4c:	f000 f810 	bl	8004e70 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004e50:	4b06      	ldr	r3, [pc, #24]	; (8004e6c <prvCheckTasksWaitingTermination+0x58>)
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d1e1      	bne.n	8004e1c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004e58:	bf00      	nop
 8004e5a:	bf00      	nop
 8004e5c:	3708      	adds	r7, #8
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bd80      	pop	{r7, pc}
 8004e62:	bf00      	nop
 8004e64:	20000ba0 	.word	0x20000ba0
 8004e68:	20000bcc 	.word	0x20000bcc
 8004e6c:	20000bb4 	.word	0x20000bb4

08004e70 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b084      	sub	sp, #16
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d108      	bne.n	8004e94 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e86:	4618      	mov	r0, r3
 8004e88:	f001 f88a 	bl	8005fa0 <vPortFree>
				vPortFree( pxTCB );
 8004e8c:	6878      	ldr	r0, [r7, #4]
 8004e8e:	f001 f887 	bl	8005fa0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004e92:	e018      	b.n	8004ec6 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8004e9a:	2b01      	cmp	r3, #1
 8004e9c:	d103      	bne.n	8004ea6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8004e9e:	6878      	ldr	r0, [r7, #4]
 8004ea0:	f001 f87e 	bl	8005fa0 <vPortFree>
	}
 8004ea4:	e00f      	b.n	8004ec6 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8004eac:	2b02      	cmp	r3, #2
 8004eae:	d00a      	beq.n	8004ec6 <prvDeleteTCB+0x56>
	__asm volatile
 8004eb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004eb4:	f383 8811 	msr	BASEPRI, r3
 8004eb8:	f3bf 8f6f 	isb	sy
 8004ebc:	f3bf 8f4f 	dsb	sy
 8004ec0:	60fb      	str	r3, [r7, #12]
}
 8004ec2:	bf00      	nop
 8004ec4:	e7fe      	b.n	8004ec4 <prvDeleteTCB+0x54>
	}
 8004ec6:	bf00      	nop
 8004ec8:	3710      	adds	r7, #16
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	bd80      	pop	{r7, pc}
	...

08004ed0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	b083      	sub	sp, #12
 8004ed4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004ed6:	4b0c      	ldr	r3, [pc, #48]	; (8004f08 <prvResetNextTaskUnblockTime+0x38>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d104      	bne.n	8004eea <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004ee0:	4b0a      	ldr	r3, [pc, #40]	; (8004f0c <prvResetNextTaskUnblockTime+0x3c>)
 8004ee2:	f04f 32ff 	mov.w	r2, #4294967295
 8004ee6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004ee8:	e008      	b.n	8004efc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004eea:	4b07      	ldr	r3, [pc, #28]	; (8004f08 <prvResetNextTaskUnblockTime+0x38>)
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	68db      	ldr	r3, [r3, #12]
 8004ef0:	68db      	ldr	r3, [r3, #12]
 8004ef2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	685b      	ldr	r3, [r3, #4]
 8004ef8:	4a04      	ldr	r2, [pc, #16]	; (8004f0c <prvResetNextTaskUnblockTime+0x3c>)
 8004efa:	6013      	str	r3, [r2, #0]
}
 8004efc:	bf00      	nop
 8004efe:	370c      	adds	r7, #12
 8004f00:	46bd      	mov	sp, r7
 8004f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f06:	4770      	bx	lr
 8004f08:	20000b84 	.word	0x20000b84
 8004f0c:	20000bec 	.word	0x20000bec

08004f10 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004f10:	b480      	push	{r7}
 8004f12:	b083      	sub	sp, #12
 8004f14:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004f16:	4b0b      	ldr	r3, [pc, #44]	; (8004f44 <xTaskGetSchedulerState+0x34>)
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d102      	bne.n	8004f24 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004f1e:	2301      	movs	r3, #1
 8004f20:	607b      	str	r3, [r7, #4]
 8004f22:	e008      	b.n	8004f36 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004f24:	4b08      	ldr	r3, [pc, #32]	; (8004f48 <xTaskGetSchedulerState+0x38>)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d102      	bne.n	8004f32 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004f2c:	2302      	movs	r3, #2
 8004f2e:	607b      	str	r3, [r7, #4]
 8004f30:	e001      	b.n	8004f36 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004f32:	2300      	movs	r3, #0
 8004f34:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004f36:	687b      	ldr	r3, [r7, #4]
	}
 8004f38:	4618      	mov	r0, r3
 8004f3a:	370c      	adds	r7, #12
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f42:	4770      	bx	lr
 8004f44:	20000bd8 	.word	0x20000bd8
 8004f48:	20000bf4 	.word	0x20000bf4

08004f4c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b084      	sub	sp, #16
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8004f58:	2300      	movs	r3, #0
 8004f5a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d051      	beq.n	8005006 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8004f62:	68bb      	ldr	r3, [r7, #8]
 8004f64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f66:	4b2a      	ldr	r3, [pc, #168]	; (8005010 <xTaskPriorityInherit+0xc4>)
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f6c:	429a      	cmp	r2, r3
 8004f6e:	d241      	bcs.n	8004ff4 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8004f70:	68bb      	ldr	r3, [r7, #8]
 8004f72:	699b      	ldr	r3, [r3, #24]
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	db06      	blt.n	8004f86 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f78:	4b25      	ldr	r3, [pc, #148]	; (8005010 <xTaskPriorityInherit+0xc4>)
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f7e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004f82:	68bb      	ldr	r3, [r7, #8]
 8004f84:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8004f86:	68bb      	ldr	r3, [r7, #8]
 8004f88:	6959      	ldr	r1, [r3, #20]
 8004f8a:	68bb      	ldr	r3, [r7, #8]
 8004f8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f8e:	4613      	mov	r3, r2
 8004f90:	009b      	lsls	r3, r3, #2
 8004f92:	4413      	add	r3, r2
 8004f94:	009b      	lsls	r3, r3, #2
 8004f96:	4a1f      	ldr	r2, [pc, #124]	; (8005014 <xTaskPriorityInherit+0xc8>)
 8004f98:	4413      	add	r3, r2
 8004f9a:	4299      	cmp	r1, r3
 8004f9c:	d122      	bne.n	8004fe4 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004f9e:	68bb      	ldr	r3, [r7, #8]
 8004fa0:	3304      	adds	r3, #4
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	f7fe fa96 	bl	80034d4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8004fa8:	4b19      	ldr	r3, [pc, #100]	; (8005010 <xTaskPriorityInherit+0xc4>)
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004fae:	68bb      	ldr	r3, [r7, #8]
 8004fb0:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8004fb2:	68bb      	ldr	r3, [r7, #8]
 8004fb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004fb6:	4b18      	ldr	r3, [pc, #96]	; (8005018 <xTaskPriorityInherit+0xcc>)
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	429a      	cmp	r2, r3
 8004fbc:	d903      	bls.n	8004fc6 <xTaskPriorityInherit+0x7a>
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fc2:	4a15      	ldr	r2, [pc, #84]	; (8005018 <xTaskPriorityInherit+0xcc>)
 8004fc4:	6013      	str	r3, [r2, #0]
 8004fc6:	68bb      	ldr	r3, [r7, #8]
 8004fc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004fca:	4613      	mov	r3, r2
 8004fcc:	009b      	lsls	r3, r3, #2
 8004fce:	4413      	add	r3, r2
 8004fd0:	009b      	lsls	r3, r3, #2
 8004fd2:	4a10      	ldr	r2, [pc, #64]	; (8005014 <xTaskPriorityInherit+0xc8>)
 8004fd4:	441a      	add	r2, r3
 8004fd6:	68bb      	ldr	r3, [r7, #8]
 8004fd8:	3304      	adds	r3, #4
 8004fda:	4619      	mov	r1, r3
 8004fdc:	4610      	mov	r0, r2
 8004fde:	f7fe fa1c 	bl	800341a <vListInsertEnd>
 8004fe2:	e004      	b.n	8004fee <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8004fe4:	4b0a      	ldr	r3, [pc, #40]	; (8005010 <xTaskPriorityInherit+0xc4>)
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004fea:	68bb      	ldr	r3, [r7, #8]
 8004fec:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8004fee:	2301      	movs	r3, #1
 8004ff0:	60fb      	str	r3, [r7, #12]
 8004ff2:	e008      	b.n	8005006 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8004ff4:	68bb      	ldr	r3, [r7, #8]
 8004ff6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004ff8:	4b05      	ldr	r3, [pc, #20]	; (8005010 <xTaskPriorityInherit+0xc4>)
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ffe:	429a      	cmp	r2, r3
 8005000:	d201      	bcs.n	8005006 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8005002:	2301      	movs	r3, #1
 8005004:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005006:	68fb      	ldr	r3, [r7, #12]
	}
 8005008:	4618      	mov	r0, r3
 800500a:	3710      	adds	r7, #16
 800500c:	46bd      	mov	sp, r7
 800500e:	bd80      	pop	{r7, pc}
 8005010:	200006f8 	.word	0x200006f8
 8005014:	200006fc 	.word	0x200006fc
 8005018:	20000bd4 	.word	0x20000bd4

0800501c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800501c:	b580      	push	{r7, lr}
 800501e:	b086      	sub	sp, #24
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005028:	2300      	movs	r3, #0
 800502a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d056      	beq.n	80050e0 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005032:	4b2e      	ldr	r3, [pc, #184]	; (80050ec <xTaskPriorityDisinherit+0xd0>)
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	693a      	ldr	r2, [r7, #16]
 8005038:	429a      	cmp	r2, r3
 800503a:	d00a      	beq.n	8005052 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800503c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005040:	f383 8811 	msr	BASEPRI, r3
 8005044:	f3bf 8f6f 	isb	sy
 8005048:	f3bf 8f4f 	dsb	sy
 800504c:	60fb      	str	r3, [r7, #12]
}
 800504e:	bf00      	nop
 8005050:	e7fe      	b.n	8005050 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005052:	693b      	ldr	r3, [r7, #16]
 8005054:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005056:	2b00      	cmp	r3, #0
 8005058:	d10a      	bne.n	8005070 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800505a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800505e:	f383 8811 	msr	BASEPRI, r3
 8005062:	f3bf 8f6f 	isb	sy
 8005066:	f3bf 8f4f 	dsb	sy
 800506a:	60bb      	str	r3, [r7, #8]
}
 800506c:	bf00      	nop
 800506e:	e7fe      	b.n	800506e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8005070:	693b      	ldr	r3, [r7, #16]
 8005072:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005074:	1e5a      	subs	r2, r3, #1
 8005076:	693b      	ldr	r3, [r7, #16]
 8005078:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800507a:	693b      	ldr	r3, [r7, #16]
 800507c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800507e:	693b      	ldr	r3, [r7, #16]
 8005080:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005082:	429a      	cmp	r2, r3
 8005084:	d02c      	beq.n	80050e0 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005086:	693b      	ldr	r3, [r7, #16]
 8005088:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800508a:	2b00      	cmp	r3, #0
 800508c:	d128      	bne.n	80050e0 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800508e:	693b      	ldr	r3, [r7, #16]
 8005090:	3304      	adds	r3, #4
 8005092:	4618      	mov	r0, r3
 8005094:	f7fe fa1e 	bl	80034d4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005098:	693b      	ldr	r3, [r7, #16]
 800509a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800509c:	693b      	ldr	r3, [r7, #16]
 800509e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80050a0:	693b      	ldr	r3, [r7, #16]
 80050a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050a4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80050a8:	693b      	ldr	r3, [r7, #16]
 80050aa:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80050ac:	693b      	ldr	r3, [r7, #16]
 80050ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050b0:	4b0f      	ldr	r3, [pc, #60]	; (80050f0 <xTaskPriorityDisinherit+0xd4>)
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	429a      	cmp	r2, r3
 80050b6:	d903      	bls.n	80050c0 <xTaskPriorityDisinherit+0xa4>
 80050b8:	693b      	ldr	r3, [r7, #16]
 80050ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050bc:	4a0c      	ldr	r2, [pc, #48]	; (80050f0 <xTaskPriorityDisinherit+0xd4>)
 80050be:	6013      	str	r3, [r2, #0]
 80050c0:	693b      	ldr	r3, [r7, #16]
 80050c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050c4:	4613      	mov	r3, r2
 80050c6:	009b      	lsls	r3, r3, #2
 80050c8:	4413      	add	r3, r2
 80050ca:	009b      	lsls	r3, r3, #2
 80050cc:	4a09      	ldr	r2, [pc, #36]	; (80050f4 <xTaskPriorityDisinherit+0xd8>)
 80050ce:	441a      	add	r2, r3
 80050d0:	693b      	ldr	r3, [r7, #16]
 80050d2:	3304      	adds	r3, #4
 80050d4:	4619      	mov	r1, r3
 80050d6:	4610      	mov	r0, r2
 80050d8:	f7fe f99f 	bl	800341a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80050dc:	2301      	movs	r3, #1
 80050de:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80050e0:	697b      	ldr	r3, [r7, #20]
	}
 80050e2:	4618      	mov	r0, r3
 80050e4:	3718      	adds	r7, #24
 80050e6:	46bd      	mov	sp, r7
 80050e8:	bd80      	pop	{r7, pc}
 80050ea:	bf00      	nop
 80050ec:	200006f8 	.word	0x200006f8
 80050f0:	20000bd4 	.word	0x20000bd4
 80050f4:	200006fc 	.word	0x200006fc

080050f8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b088      	sub	sp, #32
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	6078      	str	r0, [r7, #4]
 8005100:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8005106:	2301      	movs	r3, #1
 8005108:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2b00      	cmp	r3, #0
 800510e:	d06a      	beq.n	80051e6 <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8005110:	69bb      	ldr	r3, [r7, #24]
 8005112:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005114:	2b00      	cmp	r3, #0
 8005116:	d10a      	bne.n	800512e <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8005118:	f04f 0350 	mov.w	r3, #80	; 0x50
 800511c:	f383 8811 	msr	BASEPRI, r3
 8005120:	f3bf 8f6f 	isb	sy
 8005124:	f3bf 8f4f 	dsb	sy
 8005128:	60fb      	str	r3, [r7, #12]
}
 800512a:	bf00      	nop
 800512c:	e7fe      	b.n	800512c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800512e:	69bb      	ldr	r3, [r7, #24]
 8005130:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005132:	683a      	ldr	r2, [r7, #0]
 8005134:	429a      	cmp	r2, r3
 8005136:	d902      	bls.n	800513e <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	61fb      	str	r3, [r7, #28]
 800513c:	e002      	b.n	8005144 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800513e:	69bb      	ldr	r3, [r7, #24]
 8005140:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005142:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8005144:	69bb      	ldr	r3, [r7, #24]
 8005146:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005148:	69fa      	ldr	r2, [r7, #28]
 800514a:	429a      	cmp	r2, r3
 800514c:	d04b      	beq.n	80051e6 <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800514e:	69bb      	ldr	r3, [r7, #24]
 8005150:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005152:	697a      	ldr	r2, [r7, #20]
 8005154:	429a      	cmp	r2, r3
 8005156:	d146      	bne.n	80051e6 <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8005158:	4b25      	ldr	r3, [pc, #148]	; (80051f0 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	69ba      	ldr	r2, [r7, #24]
 800515e:	429a      	cmp	r2, r3
 8005160:	d10a      	bne.n	8005178 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8005162:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005166:	f383 8811 	msr	BASEPRI, r3
 800516a:	f3bf 8f6f 	isb	sy
 800516e:	f3bf 8f4f 	dsb	sy
 8005172:	60bb      	str	r3, [r7, #8]
}
 8005174:	bf00      	nop
 8005176:	e7fe      	b.n	8005176 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8005178:	69bb      	ldr	r3, [r7, #24]
 800517a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800517c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800517e:	69bb      	ldr	r3, [r7, #24]
 8005180:	69fa      	ldr	r2, [r7, #28]
 8005182:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005184:	69bb      	ldr	r3, [r7, #24]
 8005186:	699b      	ldr	r3, [r3, #24]
 8005188:	2b00      	cmp	r3, #0
 800518a:	db04      	blt.n	8005196 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800518c:	69fb      	ldr	r3, [r7, #28]
 800518e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005192:	69bb      	ldr	r3, [r7, #24]
 8005194:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005196:	69bb      	ldr	r3, [r7, #24]
 8005198:	6959      	ldr	r1, [r3, #20]
 800519a:	693a      	ldr	r2, [r7, #16]
 800519c:	4613      	mov	r3, r2
 800519e:	009b      	lsls	r3, r3, #2
 80051a0:	4413      	add	r3, r2
 80051a2:	009b      	lsls	r3, r3, #2
 80051a4:	4a13      	ldr	r2, [pc, #76]	; (80051f4 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80051a6:	4413      	add	r3, r2
 80051a8:	4299      	cmp	r1, r3
 80051aa:	d11c      	bne.n	80051e6 <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80051ac:	69bb      	ldr	r3, [r7, #24]
 80051ae:	3304      	adds	r3, #4
 80051b0:	4618      	mov	r0, r3
 80051b2:	f7fe f98f 	bl	80034d4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80051b6:	69bb      	ldr	r3, [r7, #24]
 80051b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051ba:	4b0f      	ldr	r3, [pc, #60]	; (80051f8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	429a      	cmp	r2, r3
 80051c0:	d903      	bls.n	80051ca <vTaskPriorityDisinheritAfterTimeout+0xd2>
 80051c2:	69bb      	ldr	r3, [r7, #24]
 80051c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051c6:	4a0c      	ldr	r2, [pc, #48]	; (80051f8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80051c8:	6013      	str	r3, [r2, #0]
 80051ca:	69bb      	ldr	r3, [r7, #24]
 80051cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051ce:	4613      	mov	r3, r2
 80051d0:	009b      	lsls	r3, r3, #2
 80051d2:	4413      	add	r3, r2
 80051d4:	009b      	lsls	r3, r3, #2
 80051d6:	4a07      	ldr	r2, [pc, #28]	; (80051f4 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80051d8:	441a      	add	r2, r3
 80051da:	69bb      	ldr	r3, [r7, #24]
 80051dc:	3304      	adds	r3, #4
 80051de:	4619      	mov	r1, r3
 80051e0:	4610      	mov	r0, r2
 80051e2:	f7fe f91a 	bl	800341a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80051e6:	bf00      	nop
 80051e8:	3720      	adds	r7, #32
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bd80      	pop	{r7, pc}
 80051ee:	bf00      	nop
 80051f0:	200006f8 	.word	0x200006f8
 80051f4:	200006fc 	.word	0x200006fc
 80051f8:	20000bd4 	.word	0x20000bd4

080051fc <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80051fc:	b480      	push	{r7}
 80051fe:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8005200:	4b07      	ldr	r3, [pc, #28]	; (8005220 <pvTaskIncrementMutexHeldCount+0x24>)
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	2b00      	cmp	r3, #0
 8005206:	d004      	beq.n	8005212 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8005208:	4b05      	ldr	r3, [pc, #20]	; (8005220 <pvTaskIncrementMutexHeldCount+0x24>)
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800520e:	3201      	adds	r2, #1
 8005210:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8005212:	4b03      	ldr	r3, [pc, #12]	; (8005220 <pvTaskIncrementMutexHeldCount+0x24>)
 8005214:	681b      	ldr	r3, [r3, #0]
	}
 8005216:	4618      	mov	r0, r3
 8005218:	46bd      	mov	sp, r7
 800521a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521e:	4770      	bx	lr
 8005220:	200006f8 	.word	0x200006f8

08005224 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005224:	b580      	push	{r7, lr}
 8005226:	b084      	sub	sp, #16
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
 800522c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800522e:	4b21      	ldr	r3, [pc, #132]	; (80052b4 <prvAddCurrentTaskToDelayedList+0x90>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005234:	4b20      	ldr	r3, [pc, #128]	; (80052b8 <prvAddCurrentTaskToDelayedList+0x94>)
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	3304      	adds	r3, #4
 800523a:	4618      	mov	r0, r3
 800523c:	f7fe f94a 	bl	80034d4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005246:	d10a      	bne.n	800525e <prvAddCurrentTaskToDelayedList+0x3a>
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d007      	beq.n	800525e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800524e:	4b1a      	ldr	r3, [pc, #104]	; (80052b8 <prvAddCurrentTaskToDelayedList+0x94>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	3304      	adds	r3, #4
 8005254:	4619      	mov	r1, r3
 8005256:	4819      	ldr	r0, [pc, #100]	; (80052bc <prvAddCurrentTaskToDelayedList+0x98>)
 8005258:	f7fe f8df 	bl	800341a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800525c:	e026      	b.n	80052ac <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800525e:	68fa      	ldr	r2, [r7, #12]
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	4413      	add	r3, r2
 8005264:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005266:	4b14      	ldr	r3, [pc, #80]	; (80052b8 <prvAddCurrentTaskToDelayedList+0x94>)
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	68ba      	ldr	r2, [r7, #8]
 800526c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800526e:	68ba      	ldr	r2, [r7, #8]
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	429a      	cmp	r2, r3
 8005274:	d209      	bcs.n	800528a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005276:	4b12      	ldr	r3, [pc, #72]	; (80052c0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005278:	681a      	ldr	r2, [r3, #0]
 800527a:	4b0f      	ldr	r3, [pc, #60]	; (80052b8 <prvAddCurrentTaskToDelayedList+0x94>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	3304      	adds	r3, #4
 8005280:	4619      	mov	r1, r3
 8005282:	4610      	mov	r0, r2
 8005284:	f7fe f8ed 	bl	8003462 <vListInsert>
}
 8005288:	e010      	b.n	80052ac <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800528a:	4b0e      	ldr	r3, [pc, #56]	; (80052c4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800528c:	681a      	ldr	r2, [r3, #0]
 800528e:	4b0a      	ldr	r3, [pc, #40]	; (80052b8 <prvAddCurrentTaskToDelayedList+0x94>)
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	3304      	adds	r3, #4
 8005294:	4619      	mov	r1, r3
 8005296:	4610      	mov	r0, r2
 8005298:	f7fe f8e3 	bl	8003462 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800529c:	4b0a      	ldr	r3, [pc, #40]	; (80052c8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	68ba      	ldr	r2, [r7, #8]
 80052a2:	429a      	cmp	r2, r3
 80052a4:	d202      	bcs.n	80052ac <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80052a6:	4a08      	ldr	r2, [pc, #32]	; (80052c8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80052a8:	68bb      	ldr	r3, [r7, #8]
 80052aa:	6013      	str	r3, [r2, #0]
}
 80052ac:	bf00      	nop
 80052ae:	3710      	adds	r7, #16
 80052b0:	46bd      	mov	sp, r7
 80052b2:	bd80      	pop	{r7, pc}
 80052b4:	20000bd0 	.word	0x20000bd0
 80052b8:	200006f8 	.word	0x200006f8
 80052bc:	20000bb8 	.word	0x20000bb8
 80052c0:	20000b88 	.word	0x20000b88
 80052c4:	20000b84 	.word	0x20000b84
 80052c8:	20000bec 	.word	0x20000bec

080052cc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80052cc:	b580      	push	{r7, lr}
 80052ce:	b08a      	sub	sp, #40	; 0x28
 80052d0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80052d2:	2300      	movs	r3, #0
 80052d4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80052d6:	f000 fb07 	bl	80058e8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80052da:	4b1c      	ldr	r3, [pc, #112]	; (800534c <xTimerCreateTimerTask+0x80>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d021      	beq.n	8005326 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80052e2:	2300      	movs	r3, #0
 80052e4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80052e6:	2300      	movs	r3, #0
 80052e8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80052ea:	1d3a      	adds	r2, r7, #4
 80052ec:	f107 0108 	add.w	r1, r7, #8
 80052f0:	f107 030c 	add.w	r3, r7, #12
 80052f4:	4618      	mov	r0, r3
 80052f6:	f7fe f849 	bl	800338c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80052fa:	6879      	ldr	r1, [r7, #4]
 80052fc:	68bb      	ldr	r3, [r7, #8]
 80052fe:	68fa      	ldr	r2, [r7, #12]
 8005300:	9202      	str	r2, [sp, #8]
 8005302:	9301      	str	r3, [sp, #4]
 8005304:	2302      	movs	r3, #2
 8005306:	9300      	str	r3, [sp, #0]
 8005308:	2300      	movs	r3, #0
 800530a:	460a      	mov	r2, r1
 800530c:	4910      	ldr	r1, [pc, #64]	; (8005350 <xTimerCreateTimerTask+0x84>)
 800530e:	4811      	ldr	r0, [pc, #68]	; (8005354 <xTimerCreateTimerTask+0x88>)
 8005310:	f7fe ffe0 	bl	80042d4 <xTaskCreateStatic>
 8005314:	4603      	mov	r3, r0
 8005316:	4a10      	ldr	r2, [pc, #64]	; (8005358 <xTimerCreateTimerTask+0x8c>)
 8005318:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800531a:	4b0f      	ldr	r3, [pc, #60]	; (8005358 <xTimerCreateTimerTask+0x8c>)
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	2b00      	cmp	r3, #0
 8005320:	d001      	beq.n	8005326 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005322:	2301      	movs	r3, #1
 8005324:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005326:	697b      	ldr	r3, [r7, #20]
 8005328:	2b00      	cmp	r3, #0
 800532a:	d10a      	bne.n	8005342 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800532c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005330:	f383 8811 	msr	BASEPRI, r3
 8005334:	f3bf 8f6f 	isb	sy
 8005338:	f3bf 8f4f 	dsb	sy
 800533c:	613b      	str	r3, [r7, #16]
}
 800533e:	bf00      	nop
 8005340:	e7fe      	b.n	8005340 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005342:	697b      	ldr	r3, [r7, #20]
}
 8005344:	4618      	mov	r0, r3
 8005346:	3718      	adds	r7, #24
 8005348:	46bd      	mov	sp, r7
 800534a:	bd80      	pop	{r7, pc}
 800534c:	20000c28 	.word	0x20000c28
 8005350:	08006b7c 	.word	0x08006b7c
 8005354:	08005491 	.word	0x08005491
 8005358:	20000c2c 	.word	0x20000c2c

0800535c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b08a      	sub	sp, #40	; 0x28
 8005360:	af00      	add	r7, sp, #0
 8005362:	60f8      	str	r0, [r7, #12]
 8005364:	60b9      	str	r1, [r7, #8]
 8005366:	607a      	str	r2, [r7, #4]
 8005368:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800536a:	2300      	movs	r3, #0
 800536c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	2b00      	cmp	r3, #0
 8005372:	d10a      	bne.n	800538a <xTimerGenericCommand+0x2e>
	__asm volatile
 8005374:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005378:	f383 8811 	msr	BASEPRI, r3
 800537c:	f3bf 8f6f 	isb	sy
 8005380:	f3bf 8f4f 	dsb	sy
 8005384:	623b      	str	r3, [r7, #32]
}
 8005386:	bf00      	nop
 8005388:	e7fe      	b.n	8005388 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800538a:	4b1a      	ldr	r3, [pc, #104]	; (80053f4 <xTimerGenericCommand+0x98>)
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d02a      	beq.n	80053e8 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005392:	68bb      	ldr	r3, [r7, #8]
 8005394:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800539e:	68bb      	ldr	r3, [r7, #8]
 80053a0:	2b05      	cmp	r3, #5
 80053a2:	dc18      	bgt.n	80053d6 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80053a4:	f7ff fdb4 	bl	8004f10 <xTaskGetSchedulerState>
 80053a8:	4603      	mov	r3, r0
 80053aa:	2b02      	cmp	r3, #2
 80053ac:	d109      	bne.n	80053c2 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80053ae:	4b11      	ldr	r3, [pc, #68]	; (80053f4 <xTimerGenericCommand+0x98>)
 80053b0:	6818      	ldr	r0, [r3, #0]
 80053b2:	f107 0110 	add.w	r1, r7, #16
 80053b6:	2300      	movs	r3, #0
 80053b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80053ba:	f7fe f9f3 	bl	80037a4 <xQueueGenericSend>
 80053be:	6278      	str	r0, [r7, #36]	; 0x24
 80053c0:	e012      	b.n	80053e8 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80053c2:	4b0c      	ldr	r3, [pc, #48]	; (80053f4 <xTimerGenericCommand+0x98>)
 80053c4:	6818      	ldr	r0, [r3, #0]
 80053c6:	f107 0110 	add.w	r1, r7, #16
 80053ca:	2300      	movs	r3, #0
 80053cc:	2200      	movs	r2, #0
 80053ce:	f7fe f9e9 	bl	80037a4 <xQueueGenericSend>
 80053d2:	6278      	str	r0, [r7, #36]	; 0x24
 80053d4:	e008      	b.n	80053e8 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80053d6:	4b07      	ldr	r3, [pc, #28]	; (80053f4 <xTimerGenericCommand+0x98>)
 80053d8:	6818      	ldr	r0, [r3, #0]
 80053da:	f107 0110 	add.w	r1, r7, #16
 80053de:	2300      	movs	r3, #0
 80053e0:	683a      	ldr	r2, [r7, #0]
 80053e2:	f7fe fadd 	bl	80039a0 <xQueueGenericSendFromISR>
 80053e6:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80053e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80053ea:	4618      	mov	r0, r3
 80053ec:	3728      	adds	r7, #40	; 0x28
 80053ee:	46bd      	mov	sp, r7
 80053f0:	bd80      	pop	{r7, pc}
 80053f2:	bf00      	nop
 80053f4:	20000c28 	.word	0x20000c28

080053f8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80053f8:	b580      	push	{r7, lr}
 80053fa:	b088      	sub	sp, #32
 80053fc:	af02      	add	r7, sp, #8
 80053fe:	6078      	str	r0, [r7, #4]
 8005400:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005402:	4b22      	ldr	r3, [pc, #136]	; (800548c <prvProcessExpiredTimer+0x94>)
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	68db      	ldr	r3, [r3, #12]
 8005408:	68db      	ldr	r3, [r3, #12]
 800540a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800540c:	697b      	ldr	r3, [r7, #20]
 800540e:	3304      	adds	r3, #4
 8005410:	4618      	mov	r0, r3
 8005412:	f7fe f85f 	bl	80034d4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005416:	697b      	ldr	r3, [r7, #20]
 8005418:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800541c:	f003 0304 	and.w	r3, r3, #4
 8005420:	2b00      	cmp	r3, #0
 8005422:	d022      	beq.n	800546a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005424:	697b      	ldr	r3, [r7, #20]
 8005426:	699a      	ldr	r2, [r3, #24]
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	18d1      	adds	r1, r2, r3
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	683a      	ldr	r2, [r7, #0]
 8005430:	6978      	ldr	r0, [r7, #20]
 8005432:	f000 f8d1 	bl	80055d8 <prvInsertTimerInActiveList>
 8005436:	4603      	mov	r3, r0
 8005438:	2b00      	cmp	r3, #0
 800543a:	d01f      	beq.n	800547c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800543c:	2300      	movs	r3, #0
 800543e:	9300      	str	r3, [sp, #0]
 8005440:	2300      	movs	r3, #0
 8005442:	687a      	ldr	r2, [r7, #4]
 8005444:	2100      	movs	r1, #0
 8005446:	6978      	ldr	r0, [r7, #20]
 8005448:	f7ff ff88 	bl	800535c <xTimerGenericCommand>
 800544c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800544e:	693b      	ldr	r3, [r7, #16]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d113      	bne.n	800547c <prvProcessExpiredTimer+0x84>
	__asm volatile
 8005454:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005458:	f383 8811 	msr	BASEPRI, r3
 800545c:	f3bf 8f6f 	isb	sy
 8005460:	f3bf 8f4f 	dsb	sy
 8005464:	60fb      	str	r3, [r7, #12]
}
 8005466:	bf00      	nop
 8005468:	e7fe      	b.n	8005468 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800546a:	697b      	ldr	r3, [r7, #20]
 800546c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005470:	f023 0301 	bic.w	r3, r3, #1
 8005474:	b2da      	uxtb	r2, r3
 8005476:	697b      	ldr	r3, [r7, #20]
 8005478:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800547c:	697b      	ldr	r3, [r7, #20]
 800547e:	6a1b      	ldr	r3, [r3, #32]
 8005480:	6978      	ldr	r0, [r7, #20]
 8005482:	4798      	blx	r3
}
 8005484:	bf00      	nop
 8005486:	3718      	adds	r7, #24
 8005488:	46bd      	mov	sp, r7
 800548a:	bd80      	pop	{r7, pc}
 800548c:	20000c20 	.word	0x20000c20

08005490 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b084      	sub	sp, #16
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005498:	f107 0308 	add.w	r3, r7, #8
 800549c:	4618      	mov	r0, r3
 800549e:	f000 f857 	bl	8005550 <prvGetNextExpireTime>
 80054a2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80054a4:	68bb      	ldr	r3, [r7, #8]
 80054a6:	4619      	mov	r1, r3
 80054a8:	68f8      	ldr	r0, [r7, #12]
 80054aa:	f000 f803 	bl	80054b4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80054ae:	f000 f8d5 	bl	800565c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80054b2:	e7f1      	b.n	8005498 <prvTimerTask+0x8>

080054b4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b084      	sub	sp, #16
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
 80054bc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80054be:	f7ff f945 	bl	800474c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80054c2:	f107 0308 	add.w	r3, r7, #8
 80054c6:	4618      	mov	r0, r3
 80054c8:	f000 f866 	bl	8005598 <prvSampleTimeNow>
 80054cc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80054ce:	68bb      	ldr	r3, [r7, #8]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d130      	bne.n	8005536 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d10a      	bne.n	80054f0 <prvProcessTimerOrBlockTask+0x3c>
 80054da:	687a      	ldr	r2, [r7, #4]
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	429a      	cmp	r2, r3
 80054e0:	d806      	bhi.n	80054f0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80054e2:	f7ff f941 	bl	8004768 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80054e6:	68f9      	ldr	r1, [r7, #12]
 80054e8:	6878      	ldr	r0, [r7, #4]
 80054ea:	f7ff ff85 	bl	80053f8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80054ee:	e024      	b.n	800553a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d008      	beq.n	8005508 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80054f6:	4b13      	ldr	r3, [pc, #76]	; (8005544 <prvProcessTimerOrBlockTask+0x90>)
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d101      	bne.n	8005504 <prvProcessTimerOrBlockTask+0x50>
 8005500:	2301      	movs	r3, #1
 8005502:	e000      	b.n	8005506 <prvProcessTimerOrBlockTask+0x52>
 8005504:	2300      	movs	r3, #0
 8005506:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005508:	4b0f      	ldr	r3, [pc, #60]	; (8005548 <prvProcessTimerOrBlockTask+0x94>)
 800550a:	6818      	ldr	r0, [r3, #0]
 800550c:	687a      	ldr	r2, [r7, #4]
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	1ad3      	subs	r3, r2, r3
 8005512:	683a      	ldr	r2, [r7, #0]
 8005514:	4619      	mov	r1, r3
 8005516:	f7fe fea9 	bl	800426c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800551a:	f7ff f925 	bl	8004768 <xTaskResumeAll>
 800551e:	4603      	mov	r3, r0
 8005520:	2b00      	cmp	r3, #0
 8005522:	d10a      	bne.n	800553a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005524:	4b09      	ldr	r3, [pc, #36]	; (800554c <prvProcessTimerOrBlockTask+0x98>)
 8005526:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800552a:	601a      	str	r2, [r3, #0]
 800552c:	f3bf 8f4f 	dsb	sy
 8005530:	f3bf 8f6f 	isb	sy
}
 8005534:	e001      	b.n	800553a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005536:	f7ff f917 	bl	8004768 <xTaskResumeAll>
}
 800553a:	bf00      	nop
 800553c:	3710      	adds	r7, #16
 800553e:	46bd      	mov	sp, r7
 8005540:	bd80      	pop	{r7, pc}
 8005542:	bf00      	nop
 8005544:	20000c24 	.word	0x20000c24
 8005548:	20000c28 	.word	0x20000c28
 800554c:	e000ed04 	.word	0xe000ed04

08005550 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005550:	b480      	push	{r7}
 8005552:	b085      	sub	sp, #20
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005558:	4b0e      	ldr	r3, [pc, #56]	; (8005594 <prvGetNextExpireTime+0x44>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	2b00      	cmp	r3, #0
 8005560:	d101      	bne.n	8005566 <prvGetNextExpireTime+0x16>
 8005562:	2201      	movs	r2, #1
 8005564:	e000      	b.n	8005568 <prvGetNextExpireTime+0x18>
 8005566:	2200      	movs	r2, #0
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d105      	bne.n	8005580 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005574:	4b07      	ldr	r3, [pc, #28]	; (8005594 <prvGetNextExpireTime+0x44>)
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	68db      	ldr	r3, [r3, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	60fb      	str	r3, [r7, #12]
 800557e:	e001      	b.n	8005584 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005580:	2300      	movs	r3, #0
 8005582:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005584:	68fb      	ldr	r3, [r7, #12]
}
 8005586:	4618      	mov	r0, r3
 8005588:	3714      	adds	r7, #20
 800558a:	46bd      	mov	sp, r7
 800558c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005590:	4770      	bx	lr
 8005592:	bf00      	nop
 8005594:	20000c20 	.word	0x20000c20

08005598 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b084      	sub	sp, #16
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80055a0:	f7ff f980 	bl	80048a4 <xTaskGetTickCount>
 80055a4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80055a6:	4b0b      	ldr	r3, [pc, #44]	; (80055d4 <prvSampleTimeNow+0x3c>)
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	68fa      	ldr	r2, [r7, #12]
 80055ac:	429a      	cmp	r2, r3
 80055ae:	d205      	bcs.n	80055bc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80055b0:	f000 f936 	bl	8005820 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2201      	movs	r2, #1
 80055b8:	601a      	str	r2, [r3, #0]
 80055ba:	e002      	b.n	80055c2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2200      	movs	r2, #0
 80055c0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80055c2:	4a04      	ldr	r2, [pc, #16]	; (80055d4 <prvSampleTimeNow+0x3c>)
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80055c8:	68fb      	ldr	r3, [r7, #12]
}
 80055ca:	4618      	mov	r0, r3
 80055cc:	3710      	adds	r7, #16
 80055ce:	46bd      	mov	sp, r7
 80055d0:	bd80      	pop	{r7, pc}
 80055d2:	bf00      	nop
 80055d4:	20000c30 	.word	0x20000c30

080055d8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80055d8:	b580      	push	{r7, lr}
 80055da:	b086      	sub	sp, #24
 80055dc:	af00      	add	r7, sp, #0
 80055de:	60f8      	str	r0, [r7, #12]
 80055e0:	60b9      	str	r1, [r7, #8]
 80055e2:	607a      	str	r2, [r7, #4]
 80055e4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80055e6:	2300      	movs	r3, #0
 80055e8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	68ba      	ldr	r2, [r7, #8]
 80055ee:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	68fa      	ldr	r2, [r7, #12]
 80055f4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80055f6:	68ba      	ldr	r2, [r7, #8]
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	429a      	cmp	r2, r3
 80055fc:	d812      	bhi.n	8005624 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80055fe:	687a      	ldr	r2, [r7, #4]
 8005600:	683b      	ldr	r3, [r7, #0]
 8005602:	1ad2      	subs	r2, r2, r3
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	699b      	ldr	r3, [r3, #24]
 8005608:	429a      	cmp	r2, r3
 800560a:	d302      	bcc.n	8005612 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800560c:	2301      	movs	r3, #1
 800560e:	617b      	str	r3, [r7, #20]
 8005610:	e01b      	b.n	800564a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005612:	4b10      	ldr	r3, [pc, #64]	; (8005654 <prvInsertTimerInActiveList+0x7c>)
 8005614:	681a      	ldr	r2, [r3, #0]
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	3304      	adds	r3, #4
 800561a:	4619      	mov	r1, r3
 800561c:	4610      	mov	r0, r2
 800561e:	f7fd ff20 	bl	8003462 <vListInsert>
 8005622:	e012      	b.n	800564a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005624:	687a      	ldr	r2, [r7, #4]
 8005626:	683b      	ldr	r3, [r7, #0]
 8005628:	429a      	cmp	r2, r3
 800562a:	d206      	bcs.n	800563a <prvInsertTimerInActiveList+0x62>
 800562c:	68ba      	ldr	r2, [r7, #8]
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	429a      	cmp	r2, r3
 8005632:	d302      	bcc.n	800563a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005634:	2301      	movs	r3, #1
 8005636:	617b      	str	r3, [r7, #20]
 8005638:	e007      	b.n	800564a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800563a:	4b07      	ldr	r3, [pc, #28]	; (8005658 <prvInsertTimerInActiveList+0x80>)
 800563c:	681a      	ldr	r2, [r3, #0]
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	3304      	adds	r3, #4
 8005642:	4619      	mov	r1, r3
 8005644:	4610      	mov	r0, r2
 8005646:	f7fd ff0c 	bl	8003462 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800564a:	697b      	ldr	r3, [r7, #20]
}
 800564c:	4618      	mov	r0, r3
 800564e:	3718      	adds	r7, #24
 8005650:	46bd      	mov	sp, r7
 8005652:	bd80      	pop	{r7, pc}
 8005654:	20000c24 	.word	0x20000c24
 8005658:	20000c20 	.word	0x20000c20

0800565c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800565c:	b580      	push	{r7, lr}
 800565e:	b08e      	sub	sp, #56	; 0x38
 8005660:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005662:	e0ca      	b.n	80057fa <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2b00      	cmp	r3, #0
 8005668:	da18      	bge.n	800569c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800566a:	1d3b      	adds	r3, r7, #4
 800566c:	3304      	adds	r3, #4
 800566e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005670:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005672:	2b00      	cmp	r3, #0
 8005674:	d10a      	bne.n	800568c <prvProcessReceivedCommands+0x30>
	__asm volatile
 8005676:	f04f 0350 	mov.w	r3, #80	; 0x50
 800567a:	f383 8811 	msr	BASEPRI, r3
 800567e:	f3bf 8f6f 	isb	sy
 8005682:	f3bf 8f4f 	dsb	sy
 8005686:	61fb      	str	r3, [r7, #28]
}
 8005688:	bf00      	nop
 800568a:	e7fe      	b.n	800568a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800568c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005692:	6850      	ldr	r0, [r2, #4]
 8005694:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005696:	6892      	ldr	r2, [r2, #8]
 8005698:	4611      	mov	r1, r2
 800569a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	f2c0 80aa 	blt.w	80057f8 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80056a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056aa:	695b      	ldr	r3, [r3, #20]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d004      	beq.n	80056ba <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80056b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056b2:	3304      	adds	r3, #4
 80056b4:	4618      	mov	r0, r3
 80056b6:	f7fd ff0d 	bl	80034d4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80056ba:	463b      	mov	r3, r7
 80056bc:	4618      	mov	r0, r3
 80056be:	f7ff ff6b 	bl	8005598 <prvSampleTimeNow>
 80056c2:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2b09      	cmp	r3, #9
 80056c8:	f200 8097 	bhi.w	80057fa <prvProcessReceivedCommands+0x19e>
 80056cc:	a201      	add	r2, pc, #4	; (adr r2, 80056d4 <prvProcessReceivedCommands+0x78>)
 80056ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056d2:	bf00      	nop
 80056d4:	080056fd 	.word	0x080056fd
 80056d8:	080056fd 	.word	0x080056fd
 80056dc:	080056fd 	.word	0x080056fd
 80056e0:	08005771 	.word	0x08005771
 80056e4:	08005785 	.word	0x08005785
 80056e8:	080057cf 	.word	0x080057cf
 80056ec:	080056fd 	.word	0x080056fd
 80056f0:	080056fd 	.word	0x080056fd
 80056f4:	08005771 	.word	0x08005771
 80056f8:	08005785 	.word	0x08005785
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80056fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056fe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005702:	f043 0301 	orr.w	r3, r3, #1
 8005706:	b2da      	uxtb	r2, r3
 8005708:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800570a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800570e:	68ba      	ldr	r2, [r7, #8]
 8005710:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005712:	699b      	ldr	r3, [r3, #24]
 8005714:	18d1      	adds	r1, r2, r3
 8005716:	68bb      	ldr	r3, [r7, #8]
 8005718:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800571a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800571c:	f7ff ff5c 	bl	80055d8 <prvInsertTimerInActiveList>
 8005720:	4603      	mov	r3, r0
 8005722:	2b00      	cmp	r3, #0
 8005724:	d069      	beq.n	80057fa <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005726:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005728:	6a1b      	ldr	r3, [r3, #32]
 800572a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800572c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800572e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005730:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005734:	f003 0304 	and.w	r3, r3, #4
 8005738:	2b00      	cmp	r3, #0
 800573a:	d05e      	beq.n	80057fa <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800573c:	68ba      	ldr	r2, [r7, #8]
 800573e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005740:	699b      	ldr	r3, [r3, #24]
 8005742:	441a      	add	r2, r3
 8005744:	2300      	movs	r3, #0
 8005746:	9300      	str	r3, [sp, #0]
 8005748:	2300      	movs	r3, #0
 800574a:	2100      	movs	r1, #0
 800574c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800574e:	f7ff fe05 	bl	800535c <xTimerGenericCommand>
 8005752:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005754:	6a3b      	ldr	r3, [r7, #32]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d14f      	bne.n	80057fa <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800575a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800575e:	f383 8811 	msr	BASEPRI, r3
 8005762:	f3bf 8f6f 	isb	sy
 8005766:	f3bf 8f4f 	dsb	sy
 800576a:	61bb      	str	r3, [r7, #24]
}
 800576c:	bf00      	nop
 800576e:	e7fe      	b.n	800576e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005770:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005772:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005776:	f023 0301 	bic.w	r3, r3, #1
 800577a:	b2da      	uxtb	r2, r3
 800577c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800577e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8005782:	e03a      	b.n	80057fa <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005784:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005786:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800578a:	f043 0301 	orr.w	r3, r3, #1
 800578e:	b2da      	uxtb	r2, r3
 8005790:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005792:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005796:	68ba      	ldr	r2, [r7, #8]
 8005798:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800579a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800579c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800579e:	699b      	ldr	r3, [r3, #24]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d10a      	bne.n	80057ba <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80057a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057a8:	f383 8811 	msr	BASEPRI, r3
 80057ac:	f3bf 8f6f 	isb	sy
 80057b0:	f3bf 8f4f 	dsb	sy
 80057b4:	617b      	str	r3, [r7, #20]
}
 80057b6:	bf00      	nop
 80057b8:	e7fe      	b.n	80057b8 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80057ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057bc:	699a      	ldr	r2, [r3, #24]
 80057be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057c0:	18d1      	adds	r1, r2, r3
 80057c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80057c6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80057c8:	f7ff ff06 	bl	80055d8 <prvInsertTimerInActiveList>
					break;
 80057cc:	e015      	b.n	80057fa <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80057ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057d0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80057d4:	f003 0302 	and.w	r3, r3, #2
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d103      	bne.n	80057e4 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80057dc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80057de:	f000 fbdf 	bl	8005fa0 <vPortFree>
 80057e2:	e00a      	b.n	80057fa <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80057e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057e6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80057ea:	f023 0301 	bic.w	r3, r3, #1
 80057ee:	b2da      	uxtb	r2, r3
 80057f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057f2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80057f6:	e000      	b.n	80057fa <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80057f8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80057fa:	4b08      	ldr	r3, [pc, #32]	; (800581c <prvProcessReceivedCommands+0x1c0>)
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	1d39      	adds	r1, r7, #4
 8005800:	2200      	movs	r2, #0
 8005802:	4618      	mov	r0, r3
 8005804:	f7fe f9f4 	bl	8003bf0 <xQueueReceive>
 8005808:	4603      	mov	r3, r0
 800580a:	2b00      	cmp	r3, #0
 800580c:	f47f af2a 	bne.w	8005664 <prvProcessReceivedCommands+0x8>
	}
}
 8005810:	bf00      	nop
 8005812:	bf00      	nop
 8005814:	3730      	adds	r7, #48	; 0x30
 8005816:	46bd      	mov	sp, r7
 8005818:	bd80      	pop	{r7, pc}
 800581a:	bf00      	nop
 800581c:	20000c28 	.word	0x20000c28

08005820 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005820:	b580      	push	{r7, lr}
 8005822:	b088      	sub	sp, #32
 8005824:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005826:	e048      	b.n	80058ba <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005828:	4b2d      	ldr	r3, [pc, #180]	; (80058e0 <prvSwitchTimerLists+0xc0>)
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	68db      	ldr	r3, [r3, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005832:	4b2b      	ldr	r3, [pc, #172]	; (80058e0 <prvSwitchTimerLists+0xc0>)
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	68db      	ldr	r3, [r3, #12]
 8005838:	68db      	ldr	r3, [r3, #12]
 800583a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	3304      	adds	r3, #4
 8005840:	4618      	mov	r0, r3
 8005842:	f7fd fe47 	bl	80034d4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	6a1b      	ldr	r3, [r3, #32]
 800584a:	68f8      	ldr	r0, [r7, #12]
 800584c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005854:	f003 0304 	and.w	r3, r3, #4
 8005858:	2b00      	cmp	r3, #0
 800585a:	d02e      	beq.n	80058ba <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	699b      	ldr	r3, [r3, #24]
 8005860:	693a      	ldr	r2, [r7, #16]
 8005862:	4413      	add	r3, r2
 8005864:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8005866:	68ba      	ldr	r2, [r7, #8]
 8005868:	693b      	ldr	r3, [r7, #16]
 800586a:	429a      	cmp	r2, r3
 800586c:	d90e      	bls.n	800588c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	68ba      	ldr	r2, [r7, #8]
 8005872:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	68fa      	ldr	r2, [r7, #12]
 8005878:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800587a:	4b19      	ldr	r3, [pc, #100]	; (80058e0 <prvSwitchTimerLists+0xc0>)
 800587c:	681a      	ldr	r2, [r3, #0]
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	3304      	adds	r3, #4
 8005882:	4619      	mov	r1, r3
 8005884:	4610      	mov	r0, r2
 8005886:	f7fd fdec 	bl	8003462 <vListInsert>
 800588a:	e016      	b.n	80058ba <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800588c:	2300      	movs	r3, #0
 800588e:	9300      	str	r3, [sp, #0]
 8005890:	2300      	movs	r3, #0
 8005892:	693a      	ldr	r2, [r7, #16]
 8005894:	2100      	movs	r1, #0
 8005896:	68f8      	ldr	r0, [r7, #12]
 8005898:	f7ff fd60 	bl	800535c <xTimerGenericCommand>
 800589c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d10a      	bne.n	80058ba <prvSwitchTimerLists+0x9a>
	__asm volatile
 80058a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058a8:	f383 8811 	msr	BASEPRI, r3
 80058ac:	f3bf 8f6f 	isb	sy
 80058b0:	f3bf 8f4f 	dsb	sy
 80058b4:	603b      	str	r3, [r7, #0]
}
 80058b6:	bf00      	nop
 80058b8:	e7fe      	b.n	80058b8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80058ba:	4b09      	ldr	r3, [pc, #36]	; (80058e0 <prvSwitchTimerLists+0xc0>)
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d1b1      	bne.n	8005828 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80058c4:	4b06      	ldr	r3, [pc, #24]	; (80058e0 <prvSwitchTimerLists+0xc0>)
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80058ca:	4b06      	ldr	r3, [pc, #24]	; (80058e4 <prvSwitchTimerLists+0xc4>)
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	4a04      	ldr	r2, [pc, #16]	; (80058e0 <prvSwitchTimerLists+0xc0>)
 80058d0:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80058d2:	4a04      	ldr	r2, [pc, #16]	; (80058e4 <prvSwitchTimerLists+0xc4>)
 80058d4:	697b      	ldr	r3, [r7, #20]
 80058d6:	6013      	str	r3, [r2, #0]
}
 80058d8:	bf00      	nop
 80058da:	3718      	adds	r7, #24
 80058dc:	46bd      	mov	sp, r7
 80058de:	bd80      	pop	{r7, pc}
 80058e0:	20000c20 	.word	0x20000c20
 80058e4:	20000c24 	.word	0x20000c24

080058e8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80058e8:	b580      	push	{r7, lr}
 80058ea:	b082      	sub	sp, #8
 80058ec:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80058ee:	f000 f969 	bl	8005bc4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80058f2:	4b15      	ldr	r3, [pc, #84]	; (8005948 <prvCheckForValidListAndQueue+0x60>)
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d120      	bne.n	800593c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80058fa:	4814      	ldr	r0, [pc, #80]	; (800594c <prvCheckForValidListAndQueue+0x64>)
 80058fc:	f7fd fd60 	bl	80033c0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005900:	4813      	ldr	r0, [pc, #76]	; (8005950 <prvCheckForValidListAndQueue+0x68>)
 8005902:	f7fd fd5d 	bl	80033c0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005906:	4b13      	ldr	r3, [pc, #76]	; (8005954 <prvCheckForValidListAndQueue+0x6c>)
 8005908:	4a10      	ldr	r2, [pc, #64]	; (800594c <prvCheckForValidListAndQueue+0x64>)
 800590a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800590c:	4b12      	ldr	r3, [pc, #72]	; (8005958 <prvCheckForValidListAndQueue+0x70>)
 800590e:	4a10      	ldr	r2, [pc, #64]	; (8005950 <prvCheckForValidListAndQueue+0x68>)
 8005910:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005912:	2300      	movs	r3, #0
 8005914:	9300      	str	r3, [sp, #0]
 8005916:	4b11      	ldr	r3, [pc, #68]	; (800595c <prvCheckForValidListAndQueue+0x74>)
 8005918:	4a11      	ldr	r2, [pc, #68]	; (8005960 <prvCheckForValidListAndQueue+0x78>)
 800591a:	2110      	movs	r1, #16
 800591c:	200a      	movs	r0, #10
 800591e:	f7fd fe6b 	bl	80035f8 <xQueueGenericCreateStatic>
 8005922:	4603      	mov	r3, r0
 8005924:	4a08      	ldr	r2, [pc, #32]	; (8005948 <prvCheckForValidListAndQueue+0x60>)
 8005926:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005928:	4b07      	ldr	r3, [pc, #28]	; (8005948 <prvCheckForValidListAndQueue+0x60>)
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	2b00      	cmp	r3, #0
 800592e:	d005      	beq.n	800593c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005930:	4b05      	ldr	r3, [pc, #20]	; (8005948 <prvCheckForValidListAndQueue+0x60>)
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	490b      	ldr	r1, [pc, #44]	; (8005964 <prvCheckForValidListAndQueue+0x7c>)
 8005936:	4618      	mov	r0, r3
 8005938:	f7fe fc6e 	bl	8004218 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800593c:	f000 f972 	bl	8005c24 <vPortExitCritical>
}
 8005940:	bf00      	nop
 8005942:	46bd      	mov	sp, r7
 8005944:	bd80      	pop	{r7, pc}
 8005946:	bf00      	nop
 8005948:	20000c28 	.word	0x20000c28
 800594c:	20000bf8 	.word	0x20000bf8
 8005950:	20000c0c 	.word	0x20000c0c
 8005954:	20000c20 	.word	0x20000c20
 8005958:	20000c24 	.word	0x20000c24
 800595c:	20000cd4 	.word	0x20000cd4
 8005960:	20000c34 	.word	0x20000c34
 8005964:	08006b84 	.word	0x08006b84

08005968 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005968:	b480      	push	{r7}
 800596a:	b085      	sub	sp, #20
 800596c:	af00      	add	r7, sp, #0
 800596e:	60f8      	str	r0, [r7, #12]
 8005970:	60b9      	str	r1, [r7, #8]
 8005972:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	3b04      	subs	r3, #4
 8005978:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005980:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	3b04      	subs	r3, #4
 8005986:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005988:	68bb      	ldr	r3, [r7, #8]
 800598a:	f023 0201 	bic.w	r2, r3, #1
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	3b04      	subs	r3, #4
 8005996:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005998:	4a0c      	ldr	r2, [pc, #48]	; (80059cc <pxPortInitialiseStack+0x64>)
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	3b14      	subs	r3, #20
 80059a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80059a4:	687a      	ldr	r2, [r7, #4]
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	3b04      	subs	r3, #4
 80059ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	f06f 0202 	mvn.w	r2, #2
 80059b6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	3b20      	subs	r3, #32
 80059bc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80059be:	68fb      	ldr	r3, [r7, #12]
}
 80059c0:	4618      	mov	r0, r3
 80059c2:	3714      	adds	r7, #20
 80059c4:	46bd      	mov	sp, r7
 80059c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ca:	4770      	bx	lr
 80059cc:	080059d1 	.word	0x080059d1

080059d0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80059d0:	b480      	push	{r7}
 80059d2:	b085      	sub	sp, #20
 80059d4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80059d6:	2300      	movs	r3, #0
 80059d8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80059da:	4b12      	ldr	r3, [pc, #72]	; (8005a24 <prvTaskExitError+0x54>)
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059e2:	d00a      	beq.n	80059fa <prvTaskExitError+0x2a>
	__asm volatile
 80059e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059e8:	f383 8811 	msr	BASEPRI, r3
 80059ec:	f3bf 8f6f 	isb	sy
 80059f0:	f3bf 8f4f 	dsb	sy
 80059f4:	60fb      	str	r3, [r7, #12]
}
 80059f6:	bf00      	nop
 80059f8:	e7fe      	b.n	80059f8 <prvTaskExitError+0x28>
	__asm volatile
 80059fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059fe:	f383 8811 	msr	BASEPRI, r3
 8005a02:	f3bf 8f6f 	isb	sy
 8005a06:	f3bf 8f4f 	dsb	sy
 8005a0a:	60bb      	str	r3, [r7, #8]
}
 8005a0c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005a0e:	bf00      	nop
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d0fc      	beq.n	8005a10 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005a16:	bf00      	nop
 8005a18:	bf00      	nop
 8005a1a:	3714      	adds	r7, #20
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a22:	4770      	bx	lr
 8005a24:	2000000c 	.word	0x2000000c
	...

08005a30 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005a30:	4b07      	ldr	r3, [pc, #28]	; (8005a50 <pxCurrentTCBConst2>)
 8005a32:	6819      	ldr	r1, [r3, #0]
 8005a34:	6808      	ldr	r0, [r1, #0]
 8005a36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a3a:	f380 8809 	msr	PSP, r0
 8005a3e:	f3bf 8f6f 	isb	sy
 8005a42:	f04f 0000 	mov.w	r0, #0
 8005a46:	f380 8811 	msr	BASEPRI, r0
 8005a4a:	4770      	bx	lr
 8005a4c:	f3af 8000 	nop.w

08005a50 <pxCurrentTCBConst2>:
 8005a50:	200006f8 	.word	0x200006f8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005a54:	bf00      	nop
 8005a56:	bf00      	nop

08005a58 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005a58:	4808      	ldr	r0, [pc, #32]	; (8005a7c <prvPortStartFirstTask+0x24>)
 8005a5a:	6800      	ldr	r0, [r0, #0]
 8005a5c:	6800      	ldr	r0, [r0, #0]
 8005a5e:	f380 8808 	msr	MSP, r0
 8005a62:	f04f 0000 	mov.w	r0, #0
 8005a66:	f380 8814 	msr	CONTROL, r0
 8005a6a:	b662      	cpsie	i
 8005a6c:	b661      	cpsie	f
 8005a6e:	f3bf 8f4f 	dsb	sy
 8005a72:	f3bf 8f6f 	isb	sy
 8005a76:	df00      	svc	0
 8005a78:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005a7a:	bf00      	nop
 8005a7c:	e000ed08 	.word	0xe000ed08

08005a80 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b086      	sub	sp, #24
 8005a84:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005a86:	4b46      	ldr	r3, [pc, #280]	; (8005ba0 <xPortStartScheduler+0x120>)
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	4a46      	ldr	r2, [pc, #280]	; (8005ba4 <xPortStartScheduler+0x124>)
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	d10a      	bne.n	8005aa6 <xPortStartScheduler+0x26>
	__asm volatile
 8005a90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a94:	f383 8811 	msr	BASEPRI, r3
 8005a98:	f3bf 8f6f 	isb	sy
 8005a9c:	f3bf 8f4f 	dsb	sy
 8005aa0:	613b      	str	r3, [r7, #16]
}
 8005aa2:	bf00      	nop
 8005aa4:	e7fe      	b.n	8005aa4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005aa6:	4b3e      	ldr	r3, [pc, #248]	; (8005ba0 <xPortStartScheduler+0x120>)
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	4a3f      	ldr	r2, [pc, #252]	; (8005ba8 <xPortStartScheduler+0x128>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d10a      	bne.n	8005ac6 <xPortStartScheduler+0x46>
	__asm volatile
 8005ab0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ab4:	f383 8811 	msr	BASEPRI, r3
 8005ab8:	f3bf 8f6f 	isb	sy
 8005abc:	f3bf 8f4f 	dsb	sy
 8005ac0:	60fb      	str	r3, [r7, #12]
}
 8005ac2:	bf00      	nop
 8005ac4:	e7fe      	b.n	8005ac4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005ac6:	4b39      	ldr	r3, [pc, #228]	; (8005bac <xPortStartScheduler+0x12c>)
 8005ac8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005aca:	697b      	ldr	r3, [r7, #20]
 8005acc:	781b      	ldrb	r3, [r3, #0]
 8005ace:	b2db      	uxtb	r3, r3
 8005ad0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005ad2:	697b      	ldr	r3, [r7, #20]
 8005ad4:	22ff      	movs	r2, #255	; 0xff
 8005ad6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005ad8:	697b      	ldr	r3, [r7, #20]
 8005ada:	781b      	ldrb	r3, [r3, #0]
 8005adc:	b2db      	uxtb	r3, r3
 8005ade:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005ae0:	78fb      	ldrb	r3, [r7, #3]
 8005ae2:	b2db      	uxtb	r3, r3
 8005ae4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005ae8:	b2da      	uxtb	r2, r3
 8005aea:	4b31      	ldr	r3, [pc, #196]	; (8005bb0 <xPortStartScheduler+0x130>)
 8005aec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005aee:	4b31      	ldr	r3, [pc, #196]	; (8005bb4 <xPortStartScheduler+0x134>)
 8005af0:	2207      	movs	r2, #7
 8005af2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005af4:	e009      	b.n	8005b0a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8005af6:	4b2f      	ldr	r3, [pc, #188]	; (8005bb4 <xPortStartScheduler+0x134>)
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	3b01      	subs	r3, #1
 8005afc:	4a2d      	ldr	r2, [pc, #180]	; (8005bb4 <xPortStartScheduler+0x134>)
 8005afe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005b00:	78fb      	ldrb	r3, [r7, #3]
 8005b02:	b2db      	uxtb	r3, r3
 8005b04:	005b      	lsls	r3, r3, #1
 8005b06:	b2db      	uxtb	r3, r3
 8005b08:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005b0a:	78fb      	ldrb	r3, [r7, #3]
 8005b0c:	b2db      	uxtb	r3, r3
 8005b0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b12:	2b80      	cmp	r3, #128	; 0x80
 8005b14:	d0ef      	beq.n	8005af6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005b16:	4b27      	ldr	r3, [pc, #156]	; (8005bb4 <xPortStartScheduler+0x134>)
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f1c3 0307 	rsb	r3, r3, #7
 8005b1e:	2b04      	cmp	r3, #4
 8005b20:	d00a      	beq.n	8005b38 <xPortStartScheduler+0xb8>
	__asm volatile
 8005b22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b26:	f383 8811 	msr	BASEPRI, r3
 8005b2a:	f3bf 8f6f 	isb	sy
 8005b2e:	f3bf 8f4f 	dsb	sy
 8005b32:	60bb      	str	r3, [r7, #8]
}
 8005b34:	bf00      	nop
 8005b36:	e7fe      	b.n	8005b36 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005b38:	4b1e      	ldr	r3, [pc, #120]	; (8005bb4 <xPortStartScheduler+0x134>)
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	021b      	lsls	r3, r3, #8
 8005b3e:	4a1d      	ldr	r2, [pc, #116]	; (8005bb4 <xPortStartScheduler+0x134>)
 8005b40:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005b42:	4b1c      	ldr	r3, [pc, #112]	; (8005bb4 <xPortStartScheduler+0x134>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005b4a:	4a1a      	ldr	r2, [pc, #104]	; (8005bb4 <xPortStartScheduler+0x134>)
 8005b4c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	b2da      	uxtb	r2, r3
 8005b52:	697b      	ldr	r3, [r7, #20]
 8005b54:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005b56:	4b18      	ldr	r3, [pc, #96]	; (8005bb8 <xPortStartScheduler+0x138>)
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	4a17      	ldr	r2, [pc, #92]	; (8005bb8 <xPortStartScheduler+0x138>)
 8005b5c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005b60:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005b62:	4b15      	ldr	r3, [pc, #84]	; (8005bb8 <xPortStartScheduler+0x138>)
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	4a14      	ldr	r2, [pc, #80]	; (8005bb8 <xPortStartScheduler+0x138>)
 8005b68:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005b6c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005b6e:	f000 f8dd 	bl	8005d2c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005b72:	4b12      	ldr	r3, [pc, #72]	; (8005bbc <xPortStartScheduler+0x13c>)
 8005b74:	2200      	movs	r2, #0
 8005b76:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005b78:	f000 f8fc 	bl	8005d74 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005b7c:	4b10      	ldr	r3, [pc, #64]	; (8005bc0 <xPortStartScheduler+0x140>)
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	4a0f      	ldr	r2, [pc, #60]	; (8005bc0 <xPortStartScheduler+0x140>)
 8005b82:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005b86:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005b88:	f7ff ff66 	bl	8005a58 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005b8c:	f7fe ff54 	bl	8004a38 <vTaskSwitchContext>
	prvTaskExitError();
 8005b90:	f7ff ff1e 	bl	80059d0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005b94:	2300      	movs	r3, #0
}
 8005b96:	4618      	mov	r0, r3
 8005b98:	3718      	adds	r7, #24
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	bd80      	pop	{r7, pc}
 8005b9e:	bf00      	nop
 8005ba0:	e000ed00 	.word	0xe000ed00
 8005ba4:	410fc271 	.word	0x410fc271
 8005ba8:	410fc270 	.word	0x410fc270
 8005bac:	e000e400 	.word	0xe000e400
 8005bb0:	20000d24 	.word	0x20000d24
 8005bb4:	20000d28 	.word	0x20000d28
 8005bb8:	e000ed20 	.word	0xe000ed20
 8005bbc:	2000000c 	.word	0x2000000c
 8005bc0:	e000ef34 	.word	0xe000ef34

08005bc4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005bc4:	b480      	push	{r7}
 8005bc6:	b083      	sub	sp, #12
 8005bc8:	af00      	add	r7, sp, #0
	__asm volatile
 8005bca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bce:	f383 8811 	msr	BASEPRI, r3
 8005bd2:	f3bf 8f6f 	isb	sy
 8005bd6:	f3bf 8f4f 	dsb	sy
 8005bda:	607b      	str	r3, [r7, #4]
}
 8005bdc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005bde:	4b0f      	ldr	r3, [pc, #60]	; (8005c1c <vPortEnterCritical+0x58>)
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	3301      	adds	r3, #1
 8005be4:	4a0d      	ldr	r2, [pc, #52]	; (8005c1c <vPortEnterCritical+0x58>)
 8005be6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005be8:	4b0c      	ldr	r3, [pc, #48]	; (8005c1c <vPortEnterCritical+0x58>)
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	2b01      	cmp	r3, #1
 8005bee:	d10f      	bne.n	8005c10 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005bf0:	4b0b      	ldr	r3, [pc, #44]	; (8005c20 <vPortEnterCritical+0x5c>)
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	b2db      	uxtb	r3, r3
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d00a      	beq.n	8005c10 <vPortEnterCritical+0x4c>
	__asm volatile
 8005bfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bfe:	f383 8811 	msr	BASEPRI, r3
 8005c02:	f3bf 8f6f 	isb	sy
 8005c06:	f3bf 8f4f 	dsb	sy
 8005c0a:	603b      	str	r3, [r7, #0]
}
 8005c0c:	bf00      	nop
 8005c0e:	e7fe      	b.n	8005c0e <vPortEnterCritical+0x4a>
	}
}
 8005c10:	bf00      	nop
 8005c12:	370c      	adds	r7, #12
 8005c14:	46bd      	mov	sp, r7
 8005c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1a:	4770      	bx	lr
 8005c1c:	2000000c 	.word	0x2000000c
 8005c20:	e000ed04 	.word	0xe000ed04

08005c24 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005c24:	b480      	push	{r7}
 8005c26:	b083      	sub	sp, #12
 8005c28:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005c2a:	4b12      	ldr	r3, [pc, #72]	; (8005c74 <vPortExitCritical+0x50>)
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d10a      	bne.n	8005c48 <vPortExitCritical+0x24>
	__asm volatile
 8005c32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c36:	f383 8811 	msr	BASEPRI, r3
 8005c3a:	f3bf 8f6f 	isb	sy
 8005c3e:	f3bf 8f4f 	dsb	sy
 8005c42:	607b      	str	r3, [r7, #4]
}
 8005c44:	bf00      	nop
 8005c46:	e7fe      	b.n	8005c46 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005c48:	4b0a      	ldr	r3, [pc, #40]	; (8005c74 <vPortExitCritical+0x50>)
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	3b01      	subs	r3, #1
 8005c4e:	4a09      	ldr	r2, [pc, #36]	; (8005c74 <vPortExitCritical+0x50>)
 8005c50:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005c52:	4b08      	ldr	r3, [pc, #32]	; (8005c74 <vPortExitCritical+0x50>)
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d105      	bne.n	8005c66 <vPortExitCritical+0x42>
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005c5e:	683b      	ldr	r3, [r7, #0]
 8005c60:	f383 8811 	msr	BASEPRI, r3
}
 8005c64:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005c66:	bf00      	nop
 8005c68:	370c      	adds	r7, #12
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c70:	4770      	bx	lr
 8005c72:	bf00      	nop
 8005c74:	2000000c 	.word	0x2000000c
	...

08005c80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005c80:	f3ef 8009 	mrs	r0, PSP
 8005c84:	f3bf 8f6f 	isb	sy
 8005c88:	4b15      	ldr	r3, [pc, #84]	; (8005ce0 <pxCurrentTCBConst>)
 8005c8a:	681a      	ldr	r2, [r3, #0]
 8005c8c:	f01e 0f10 	tst.w	lr, #16
 8005c90:	bf08      	it	eq
 8005c92:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005c96:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c9a:	6010      	str	r0, [r2, #0]
 8005c9c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005ca0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005ca4:	f380 8811 	msr	BASEPRI, r0
 8005ca8:	f3bf 8f4f 	dsb	sy
 8005cac:	f3bf 8f6f 	isb	sy
 8005cb0:	f7fe fec2 	bl	8004a38 <vTaskSwitchContext>
 8005cb4:	f04f 0000 	mov.w	r0, #0
 8005cb8:	f380 8811 	msr	BASEPRI, r0
 8005cbc:	bc09      	pop	{r0, r3}
 8005cbe:	6819      	ldr	r1, [r3, #0]
 8005cc0:	6808      	ldr	r0, [r1, #0]
 8005cc2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cc6:	f01e 0f10 	tst.w	lr, #16
 8005cca:	bf08      	it	eq
 8005ccc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005cd0:	f380 8809 	msr	PSP, r0
 8005cd4:	f3bf 8f6f 	isb	sy
 8005cd8:	4770      	bx	lr
 8005cda:	bf00      	nop
 8005cdc:	f3af 8000 	nop.w

08005ce0 <pxCurrentTCBConst>:
 8005ce0:	200006f8 	.word	0x200006f8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005ce4:	bf00      	nop
 8005ce6:	bf00      	nop

08005ce8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b082      	sub	sp, #8
 8005cec:	af00      	add	r7, sp, #0
	__asm volatile
 8005cee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cf2:	f383 8811 	msr	BASEPRI, r3
 8005cf6:	f3bf 8f6f 	isb	sy
 8005cfa:	f3bf 8f4f 	dsb	sy
 8005cfe:	607b      	str	r3, [r7, #4]
}
 8005d00:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005d02:	f7fe fddf 	bl	80048c4 <xTaskIncrementTick>
 8005d06:	4603      	mov	r3, r0
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d003      	beq.n	8005d14 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005d0c:	4b06      	ldr	r3, [pc, #24]	; (8005d28 <xPortSysTickHandler+0x40>)
 8005d0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005d12:	601a      	str	r2, [r3, #0]
 8005d14:	2300      	movs	r3, #0
 8005d16:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	f383 8811 	msr	BASEPRI, r3
}
 8005d1e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005d20:	bf00      	nop
 8005d22:	3708      	adds	r7, #8
 8005d24:	46bd      	mov	sp, r7
 8005d26:	bd80      	pop	{r7, pc}
 8005d28:	e000ed04 	.word	0xe000ed04

08005d2c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005d30:	4b0b      	ldr	r3, [pc, #44]	; (8005d60 <vPortSetupTimerInterrupt+0x34>)
 8005d32:	2200      	movs	r2, #0
 8005d34:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005d36:	4b0b      	ldr	r3, [pc, #44]	; (8005d64 <vPortSetupTimerInterrupt+0x38>)
 8005d38:	2200      	movs	r2, #0
 8005d3a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005d3c:	4b0a      	ldr	r3, [pc, #40]	; (8005d68 <vPortSetupTimerInterrupt+0x3c>)
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	4a0a      	ldr	r2, [pc, #40]	; (8005d6c <vPortSetupTimerInterrupt+0x40>)
 8005d42:	fba2 2303 	umull	r2, r3, r2, r3
 8005d46:	099b      	lsrs	r3, r3, #6
 8005d48:	4a09      	ldr	r2, [pc, #36]	; (8005d70 <vPortSetupTimerInterrupt+0x44>)
 8005d4a:	3b01      	subs	r3, #1
 8005d4c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005d4e:	4b04      	ldr	r3, [pc, #16]	; (8005d60 <vPortSetupTimerInterrupt+0x34>)
 8005d50:	2207      	movs	r2, #7
 8005d52:	601a      	str	r2, [r3, #0]
}
 8005d54:	bf00      	nop
 8005d56:	46bd      	mov	sp, r7
 8005d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5c:	4770      	bx	lr
 8005d5e:	bf00      	nop
 8005d60:	e000e010 	.word	0xe000e010
 8005d64:	e000e018 	.word	0xe000e018
 8005d68:	20000000 	.word	0x20000000
 8005d6c:	10624dd3 	.word	0x10624dd3
 8005d70:	e000e014 	.word	0xe000e014

08005d74 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005d74:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005d84 <vPortEnableVFP+0x10>
 8005d78:	6801      	ldr	r1, [r0, #0]
 8005d7a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8005d7e:	6001      	str	r1, [r0, #0]
 8005d80:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005d82:	bf00      	nop
 8005d84:	e000ed88 	.word	0xe000ed88

08005d88 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005d88:	b480      	push	{r7}
 8005d8a:	b085      	sub	sp, #20
 8005d8c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005d8e:	f3ef 8305 	mrs	r3, IPSR
 8005d92:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	2b0f      	cmp	r3, #15
 8005d98:	d914      	bls.n	8005dc4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005d9a:	4a17      	ldr	r2, [pc, #92]	; (8005df8 <vPortValidateInterruptPriority+0x70>)
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	4413      	add	r3, r2
 8005da0:	781b      	ldrb	r3, [r3, #0]
 8005da2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005da4:	4b15      	ldr	r3, [pc, #84]	; (8005dfc <vPortValidateInterruptPriority+0x74>)
 8005da6:	781b      	ldrb	r3, [r3, #0]
 8005da8:	7afa      	ldrb	r2, [r7, #11]
 8005daa:	429a      	cmp	r2, r3
 8005dac:	d20a      	bcs.n	8005dc4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8005dae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005db2:	f383 8811 	msr	BASEPRI, r3
 8005db6:	f3bf 8f6f 	isb	sy
 8005dba:	f3bf 8f4f 	dsb	sy
 8005dbe:	607b      	str	r3, [r7, #4]
}
 8005dc0:	bf00      	nop
 8005dc2:	e7fe      	b.n	8005dc2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005dc4:	4b0e      	ldr	r3, [pc, #56]	; (8005e00 <vPortValidateInterruptPriority+0x78>)
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005dcc:	4b0d      	ldr	r3, [pc, #52]	; (8005e04 <vPortValidateInterruptPriority+0x7c>)
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	429a      	cmp	r2, r3
 8005dd2:	d90a      	bls.n	8005dea <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8005dd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005dd8:	f383 8811 	msr	BASEPRI, r3
 8005ddc:	f3bf 8f6f 	isb	sy
 8005de0:	f3bf 8f4f 	dsb	sy
 8005de4:	603b      	str	r3, [r7, #0]
}
 8005de6:	bf00      	nop
 8005de8:	e7fe      	b.n	8005de8 <vPortValidateInterruptPriority+0x60>
	}
 8005dea:	bf00      	nop
 8005dec:	3714      	adds	r7, #20
 8005dee:	46bd      	mov	sp, r7
 8005df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df4:	4770      	bx	lr
 8005df6:	bf00      	nop
 8005df8:	e000e3f0 	.word	0xe000e3f0
 8005dfc:	20000d24 	.word	0x20000d24
 8005e00:	e000ed0c 	.word	0xe000ed0c
 8005e04:	20000d28 	.word	0x20000d28

08005e08 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b08a      	sub	sp, #40	; 0x28
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005e10:	2300      	movs	r3, #0
 8005e12:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005e14:	f7fe fc9a 	bl	800474c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005e18:	4b5b      	ldr	r3, [pc, #364]	; (8005f88 <pvPortMalloc+0x180>)
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d101      	bne.n	8005e24 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005e20:	f000 f920 	bl	8006064 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005e24:	4b59      	ldr	r3, [pc, #356]	; (8005f8c <pvPortMalloc+0x184>)
 8005e26:	681a      	ldr	r2, [r3, #0]
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	4013      	ands	r3, r2
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	f040 8093 	bne.w	8005f58 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d01d      	beq.n	8005e74 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8005e38:	2208      	movs	r2, #8
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	4413      	add	r3, r2
 8005e3e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	f003 0307 	and.w	r3, r3, #7
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d014      	beq.n	8005e74 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	f023 0307 	bic.w	r3, r3, #7
 8005e50:	3308      	adds	r3, #8
 8005e52:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	f003 0307 	and.w	r3, r3, #7
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d00a      	beq.n	8005e74 <pvPortMalloc+0x6c>
	__asm volatile
 8005e5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e62:	f383 8811 	msr	BASEPRI, r3
 8005e66:	f3bf 8f6f 	isb	sy
 8005e6a:	f3bf 8f4f 	dsb	sy
 8005e6e:	617b      	str	r3, [r7, #20]
}
 8005e70:	bf00      	nop
 8005e72:	e7fe      	b.n	8005e72 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d06e      	beq.n	8005f58 <pvPortMalloc+0x150>
 8005e7a:	4b45      	ldr	r3, [pc, #276]	; (8005f90 <pvPortMalloc+0x188>)
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	687a      	ldr	r2, [r7, #4]
 8005e80:	429a      	cmp	r2, r3
 8005e82:	d869      	bhi.n	8005f58 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005e84:	4b43      	ldr	r3, [pc, #268]	; (8005f94 <pvPortMalloc+0x18c>)
 8005e86:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005e88:	4b42      	ldr	r3, [pc, #264]	; (8005f94 <pvPortMalloc+0x18c>)
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005e8e:	e004      	b.n	8005e9a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8005e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e92:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005e94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e9c:	685b      	ldr	r3, [r3, #4]
 8005e9e:	687a      	ldr	r2, [r7, #4]
 8005ea0:	429a      	cmp	r2, r3
 8005ea2:	d903      	bls.n	8005eac <pvPortMalloc+0xa4>
 8005ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d1f1      	bne.n	8005e90 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005eac:	4b36      	ldr	r3, [pc, #216]	; (8005f88 <pvPortMalloc+0x180>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005eb2:	429a      	cmp	r2, r3
 8005eb4:	d050      	beq.n	8005f58 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005eb6:	6a3b      	ldr	r3, [r7, #32]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	2208      	movs	r2, #8
 8005ebc:	4413      	add	r3, r2
 8005ebe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005ec0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ec2:	681a      	ldr	r2, [r3, #0]
 8005ec4:	6a3b      	ldr	r3, [r7, #32]
 8005ec6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eca:	685a      	ldr	r2, [r3, #4]
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	1ad2      	subs	r2, r2, r3
 8005ed0:	2308      	movs	r3, #8
 8005ed2:	005b      	lsls	r3, r3, #1
 8005ed4:	429a      	cmp	r2, r3
 8005ed6:	d91f      	bls.n	8005f18 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005ed8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	4413      	add	r3, r2
 8005ede:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005ee0:	69bb      	ldr	r3, [r7, #24]
 8005ee2:	f003 0307 	and.w	r3, r3, #7
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d00a      	beq.n	8005f00 <pvPortMalloc+0xf8>
	__asm volatile
 8005eea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005eee:	f383 8811 	msr	BASEPRI, r3
 8005ef2:	f3bf 8f6f 	isb	sy
 8005ef6:	f3bf 8f4f 	dsb	sy
 8005efa:	613b      	str	r3, [r7, #16]
}
 8005efc:	bf00      	nop
 8005efe:	e7fe      	b.n	8005efe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005f00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f02:	685a      	ldr	r2, [r3, #4]
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	1ad2      	subs	r2, r2, r3
 8005f08:	69bb      	ldr	r3, [r7, #24]
 8005f0a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005f0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f0e:	687a      	ldr	r2, [r7, #4]
 8005f10:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005f12:	69b8      	ldr	r0, [r7, #24]
 8005f14:	f000 f908 	bl	8006128 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005f18:	4b1d      	ldr	r3, [pc, #116]	; (8005f90 <pvPortMalloc+0x188>)
 8005f1a:	681a      	ldr	r2, [r3, #0]
 8005f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f1e:	685b      	ldr	r3, [r3, #4]
 8005f20:	1ad3      	subs	r3, r2, r3
 8005f22:	4a1b      	ldr	r2, [pc, #108]	; (8005f90 <pvPortMalloc+0x188>)
 8005f24:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005f26:	4b1a      	ldr	r3, [pc, #104]	; (8005f90 <pvPortMalloc+0x188>)
 8005f28:	681a      	ldr	r2, [r3, #0]
 8005f2a:	4b1b      	ldr	r3, [pc, #108]	; (8005f98 <pvPortMalloc+0x190>)
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	429a      	cmp	r2, r3
 8005f30:	d203      	bcs.n	8005f3a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005f32:	4b17      	ldr	r3, [pc, #92]	; (8005f90 <pvPortMalloc+0x188>)
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	4a18      	ldr	r2, [pc, #96]	; (8005f98 <pvPortMalloc+0x190>)
 8005f38:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f3c:	685a      	ldr	r2, [r3, #4]
 8005f3e:	4b13      	ldr	r3, [pc, #76]	; (8005f8c <pvPortMalloc+0x184>)
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	431a      	orrs	r2, r3
 8005f44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f46:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005f48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005f4e:	4b13      	ldr	r3, [pc, #76]	; (8005f9c <pvPortMalloc+0x194>)
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	3301      	adds	r3, #1
 8005f54:	4a11      	ldr	r2, [pc, #68]	; (8005f9c <pvPortMalloc+0x194>)
 8005f56:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005f58:	f7fe fc06 	bl	8004768 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005f5c:	69fb      	ldr	r3, [r7, #28]
 8005f5e:	f003 0307 	and.w	r3, r3, #7
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d00a      	beq.n	8005f7c <pvPortMalloc+0x174>
	__asm volatile
 8005f66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f6a:	f383 8811 	msr	BASEPRI, r3
 8005f6e:	f3bf 8f6f 	isb	sy
 8005f72:	f3bf 8f4f 	dsb	sy
 8005f76:	60fb      	str	r3, [r7, #12]
}
 8005f78:	bf00      	nop
 8005f7a:	e7fe      	b.n	8005f7a <pvPortMalloc+0x172>
	return pvReturn;
 8005f7c:	69fb      	ldr	r3, [r7, #28]
}
 8005f7e:	4618      	mov	r0, r3
 8005f80:	3728      	adds	r7, #40	; 0x28
 8005f82:	46bd      	mov	sp, r7
 8005f84:	bd80      	pop	{r7, pc}
 8005f86:	bf00      	nop
 8005f88:	200018ec 	.word	0x200018ec
 8005f8c:	20001900 	.word	0x20001900
 8005f90:	200018f0 	.word	0x200018f0
 8005f94:	200018e4 	.word	0x200018e4
 8005f98:	200018f4 	.word	0x200018f4
 8005f9c:	200018f8 	.word	0x200018f8

08005fa0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	b086      	sub	sp, #24
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d04d      	beq.n	800604e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005fb2:	2308      	movs	r3, #8
 8005fb4:	425b      	negs	r3, r3
 8005fb6:	697a      	ldr	r2, [r7, #20]
 8005fb8:	4413      	add	r3, r2
 8005fba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005fbc:	697b      	ldr	r3, [r7, #20]
 8005fbe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005fc0:	693b      	ldr	r3, [r7, #16]
 8005fc2:	685a      	ldr	r2, [r3, #4]
 8005fc4:	4b24      	ldr	r3, [pc, #144]	; (8006058 <vPortFree+0xb8>)
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	4013      	ands	r3, r2
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d10a      	bne.n	8005fe4 <vPortFree+0x44>
	__asm volatile
 8005fce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fd2:	f383 8811 	msr	BASEPRI, r3
 8005fd6:	f3bf 8f6f 	isb	sy
 8005fda:	f3bf 8f4f 	dsb	sy
 8005fde:	60fb      	str	r3, [r7, #12]
}
 8005fe0:	bf00      	nop
 8005fe2:	e7fe      	b.n	8005fe2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005fe4:	693b      	ldr	r3, [r7, #16]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d00a      	beq.n	8006002 <vPortFree+0x62>
	__asm volatile
 8005fec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ff0:	f383 8811 	msr	BASEPRI, r3
 8005ff4:	f3bf 8f6f 	isb	sy
 8005ff8:	f3bf 8f4f 	dsb	sy
 8005ffc:	60bb      	str	r3, [r7, #8]
}
 8005ffe:	bf00      	nop
 8006000:	e7fe      	b.n	8006000 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006002:	693b      	ldr	r3, [r7, #16]
 8006004:	685a      	ldr	r2, [r3, #4]
 8006006:	4b14      	ldr	r3, [pc, #80]	; (8006058 <vPortFree+0xb8>)
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	4013      	ands	r3, r2
 800600c:	2b00      	cmp	r3, #0
 800600e:	d01e      	beq.n	800604e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006010:	693b      	ldr	r3, [r7, #16]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	2b00      	cmp	r3, #0
 8006016:	d11a      	bne.n	800604e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006018:	693b      	ldr	r3, [r7, #16]
 800601a:	685a      	ldr	r2, [r3, #4]
 800601c:	4b0e      	ldr	r3, [pc, #56]	; (8006058 <vPortFree+0xb8>)
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	43db      	mvns	r3, r3
 8006022:	401a      	ands	r2, r3
 8006024:	693b      	ldr	r3, [r7, #16]
 8006026:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006028:	f7fe fb90 	bl	800474c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800602c:	693b      	ldr	r3, [r7, #16]
 800602e:	685a      	ldr	r2, [r3, #4]
 8006030:	4b0a      	ldr	r3, [pc, #40]	; (800605c <vPortFree+0xbc>)
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	4413      	add	r3, r2
 8006036:	4a09      	ldr	r2, [pc, #36]	; (800605c <vPortFree+0xbc>)
 8006038:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800603a:	6938      	ldr	r0, [r7, #16]
 800603c:	f000 f874 	bl	8006128 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006040:	4b07      	ldr	r3, [pc, #28]	; (8006060 <vPortFree+0xc0>)
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	3301      	adds	r3, #1
 8006046:	4a06      	ldr	r2, [pc, #24]	; (8006060 <vPortFree+0xc0>)
 8006048:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800604a:	f7fe fb8d 	bl	8004768 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800604e:	bf00      	nop
 8006050:	3718      	adds	r7, #24
 8006052:	46bd      	mov	sp, r7
 8006054:	bd80      	pop	{r7, pc}
 8006056:	bf00      	nop
 8006058:	20001900 	.word	0x20001900
 800605c:	200018f0 	.word	0x200018f0
 8006060:	200018fc 	.word	0x200018fc

08006064 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006064:	b480      	push	{r7}
 8006066:	b085      	sub	sp, #20
 8006068:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800606a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800606e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006070:	4b27      	ldr	r3, [pc, #156]	; (8006110 <prvHeapInit+0xac>)
 8006072:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	f003 0307 	and.w	r3, r3, #7
 800607a:	2b00      	cmp	r3, #0
 800607c:	d00c      	beq.n	8006098 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	3307      	adds	r3, #7
 8006082:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	f023 0307 	bic.w	r3, r3, #7
 800608a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800608c:	68ba      	ldr	r2, [r7, #8]
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	1ad3      	subs	r3, r2, r3
 8006092:	4a1f      	ldr	r2, [pc, #124]	; (8006110 <prvHeapInit+0xac>)
 8006094:	4413      	add	r3, r2
 8006096:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800609c:	4a1d      	ldr	r2, [pc, #116]	; (8006114 <prvHeapInit+0xb0>)
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80060a2:	4b1c      	ldr	r3, [pc, #112]	; (8006114 <prvHeapInit+0xb0>)
 80060a4:	2200      	movs	r2, #0
 80060a6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	68ba      	ldr	r2, [r7, #8]
 80060ac:	4413      	add	r3, r2
 80060ae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80060b0:	2208      	movs	r2, #8
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	1a9b      	subs	r3, r3, r2
 80060b6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	f023 0307 	bic.w	r3, r3, #7
 80060be:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	4a15      	ldr	r2, [pc, #84]	; (8006118 <prvHeapInit+0xb4>)
 80060c4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80060c6:	4b14      	ldr	r3, [pc, #80]	; (8006118 <prvHeapInit+0xb4>)
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	2200      	movs	r2, #0
 80060cc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80060ce:	4b12      	ldr	r3, [pc, #72]	; (8006118 <prvHeapInit+0xb4>)
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	2200      	movs	r2, #0
 80060d4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	68fa      	ldr	r2, [r7, #12]
 80060de:	1ad2      	subs	r2, r2, r3
 80060e0:	683b      	ldr	r3, [r7, #0]
 80060e2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80060e4:	4b0c      	ldr	r3, [pc, #48]	; (8006118 <prvHeapInit+0xb4>)
 80060e6:	681a      	ldr	r2, [r3, #0]
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	685b      	ldr	r3, [r3, #4]
 80060f0:	4a0a      	ldr	r2, [pc, #40]	; (800611c <prvHeapInit+0xb8>)
 80060f2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	685b      	ldr	r3, [r3, #4]
 80060f8:	4a09      	ldr	r2, [pc, #36]	; (8006120 <prvHeapInit+0xbc>)
 80060fa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80060fc:	4b09      	ldr	r3, [pc, #36]	; (8006124 <prvHeapInit+0xc0>)
 80060fe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006102:	601a      	str	r2, [r3, #0]
}
 8006104:	bf00      	nop
 8006106:	3714      	adds	r7, #20
 8006108:	46bd      	mov	sp, r7
 800610a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800610e:	4770      	bx	lr
 8006110:	20000d2c 	.word	0x20000d2c
 8006114:	200018e4 	.word	0x200018e4
 8006118:	200018ec 	.word	0x200018ec
 800611c:	200018f4 	.word	0x200018f4
 8006120:	200018f0 	.word	0x200018f0
 8006124:	20001900 	.word	0x20001900

08006128 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006128:	b480      	push	{r7}
 800612a:	b085      	sub	sp, #20
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006130:	4b28      	ldr	r3, [pc, #160]	; (80061d4 <prvInsertBlockIntoFreeList+0xac>)
 8006132:	60fb      	str	r3, [r7, #12]
 8006134:	e002      	b.n	800613c <prvInsertBlockIntoFreeList+0x14>
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	60fb      	str	r3, [r7, #12]
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	687a      	ldr	r2, [r7, #4]
 8006142:	429a      	cmp	r2, r3
 8006144:	d8f7      	bhi.n	8006136 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	685b      	ldr	r3, [r3, #4]
 800614e:	68ba      	ldr	r2, [r7, #8]
 8006150:	4413      	add	r3, r2
 8006152:	687a      	ldr	r2, [r7, #4]
 8006154:	429a      	cmp	r2, r3
 8006156:	d108      	bne.n	800616a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	685a      	ldr	r2, [r3, #4]
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	685b      	ldr	r3, [r3, #4]
 8006160:	441a      	add	r2, r3
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	685b      	ldr	r3, [r3, #4]
 8006172:	68ba      	ldr	r2, [r7, #8]
 8006174:	441a      	add	r2, r3
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	429a      	cmp	r2, r3
 800617c:	d118      	bne.n	80061b0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	681a      	ldr	r2, [r3, #0]
 8006182:	4b15      	ldr	r3, [pc, #84]	; (80061d8 <prvInsertBlockIntoFreeList+0xb0>)
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	429a      	cmp	r2, r3
 8006188:	d00d      	beq.n	80061a6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	685a      	ldr	r2, [r3, #4]
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	685b      	ldr	r3, [r3, #4]
 8006194:	441a      	add	r2, r3
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	681a      	ldr	r2, [r3, #0]
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	601a      	str	r2, [r3, #0]
 80061a4:	e008      	b.n	80061b8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80061a6:	4b0c      	ldr	r3, [pc, #48]	; (80061d8 <prvInsertBlockIntoFreeList+0xb0>)
 80061a8:	681a      	ldr	r2, [r3, #0]
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	601a      	str	r2, [r3, #0]
 80061ae:	e003      	b.n	80061b8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	681a      	ldr	r2, [r3, #0]
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80061b8:	68fa      	ldr	r2, [r7, #12]
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	429a      	cmp	r2, r3
 80061be:	d002      	beq.n	80061c6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	687a      	ldr	r2, [r7, #4]
 80061c4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80061c6:	bf00      	nop
 80061c8:	3714      	adds	r7, #20
 80061ca:	46bd      	mov	sp, r7
 80061cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d0:	4770      	bx	lr
 80061d2:	bf00      	nop
 80061d4:	200018e4 	.word	0x200018e4
 80061d8:	200018ec 	.word	0x200018ec

080061dc <IIM42652_ReadRegister>:

SemaphoreHandle_t ImuIntSemaphore;	// Handler of semaphore that blocks the sensor reading function until the DRDY interrupt arrives.
uint8_t DRDY_IIMFlag = 0x00;			// Flags the occurrence of the DRDY interrupt from IIM42652.

HAL_StatusTypeDef IIM42652_ReadRegister( IIM42652 *dev, uint8_t reg, uint8_t *data )
{
 80061dc:	b580      	push	{r7, lr}
 80061de:	b088      	sub	sp, #32
 80061e0:	af04      	add	r7, sp, #16
 80061e2:	60f8      	str	r0, [r7, #12]
 80061e4:	460b      	mov	r3, r1
 80061e6:	607a      	str	r2, [r7, #4]
 80061e8:	72fb      	strb	r3, [r7, #11]
	return HAL_I2C_Mem_Read( dev->i2cHandle, IIM42652_I2C_ADDRESS, reg, I2C_MEMADD_SIZE_8BIT, data, 1, HAL_MAX_DELAY);
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	6818      	ldr	r0, [r3, #0]
 80061ee:	7afb      	ldrb	r3, [r7, #11]
 80061f0:	b29a      	uxth	r2, r3
 80061f2:	f04f 33ff 	mov.w	r3, #4294967295
 80061f6:	9302      	str	r3, [sp, #8]
 80061f8:	2301      	movs	r3, #1
 80061fa:	9301      	str	r3, [sp, #4]
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	9300      	str	r3, [sp, #0]
 8006200:	2301      	movs	r3, #1
 8006202:	21d2      	movs	r1, #210	; 0xd2
 8006204:	f7fb f9c4 	bl	8001590 <HAL_I2C_Mem_Read>
 8006208:	4603      	mov	r3, r0
}
 800620a:	4618      	mov	r0, r3
 800620c:	3710      	adds	r7, #16
 800620e:	46bd      	mov	sp, r7
 8006210:	bd80      	pop	{r7, pc}

08006212 <IIM42652_ReadMultipleRegisters>:


HAL_StatusTypeDef IIM42652_ReadMultipleRegisters( IIM42652 *dev, uint8_t reg, uint8_t *data, uint8_t length )
{
 8006212:	b580      	push	{r7, lr}
 8006214:	b088      	sub	sp, #32
 8006216:	af04      	add	r7, sp, #16
 8006218:	60f8      	str	r0, [r7, #12]
 800621a:	607a      	str	r2, [r7, #4]
 800621c:	461a      	mov	r2, r3
 800621e:	460b      	mov	r3, r1
 8006220:	72fb      	strb	r3, [r7, #11]
 8006222:	4613      	mov	r3, r2
 8006224:	72bb      	strb	r3, [r7, #10]
	return HAL_I2C_Mem_Read( dev->i2cHandle, IIM42652_I2C_ADDRESS, reg, I2C_MEMADD_SIZE_8BIT, data, length, HAL_MAX_DELAY);
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	6818      	ldr	r0, [r3, #0]
 800622a:	7afb      	ldrb	r3, [r7, #11]
 800622c:	b29a      	uxth	r2, r3
 800622e:	7abb      	ldrb	r3, [r7, #10]
 8006230:	b29b      	uxth	r3, r3
 8006232:	f04f 31ff 	mov.w	r1, #4294967295
 8006236:	9102      	str	r1, [sp, #8]
 8006238:	9301      	str	r3, [sp, #4]
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	9300      	str	r3, [sp, #0]
 800623e:	2301      	movs	r3, #1
 8006240:	21d2      	movs	r1, #210	; 0xd2
 8006242:	f7fb f9a5 	bl	8001590 <HAL_I2C_Mem_Read>
 8006246:	4603      	mov	r3, r0
}
 8006248:	4618      	mov	r0, r3
 800624a:	3710      	adds	r7, #16
 800624c:	46bd      	mov	sp, r7
 800624e:	bd80      	pop	{r7, pc}

08006250 <IIM42652_WriteRegister>:


HAL_StatusTypeDef IIM42652_WriteRegister( IIM42652 *dev, uint8_t reg, uint8_t *data )
{
 8006250:	b580      	push	{r7, lr}
 8006252:	b088      	sub	sp, #32
 8006254:	af04      	add	r7, sp, #16
 8006256:	60f8      	str	r0, [r7, #12]
 8006258:	460b      	mov	r3, r1
 800625a:	607a      	str	r2, [r7, #4]
 800625c:	72fb      	strb	r3, [r7, #11]
	return HAL_I2C_Mem_Write( dev->i2cHandle, IIM42652_I2C_ADDRESS, reg, I2C_MEMADD_SIZE_8BIT, data, 1, HAL_MAX_DELAY);
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	6818      	ldr	r0, [r3, #0]
 8006262:	7afb      	ldrb	r3, [r7, #11]
 8006264:	b29a      	uxth	r2, r3
 8006266:	f04f 33ff 	mov.w	r3, #4294967295
 800626a:	9302      	str	r3, [sp, #8]
 800626c:	2301      	movs	r3, #1
 800626e:	9301      	str	r3, [sp, #4]
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	9300      	str	r3, [sp, #0]
 8006274:	2301      	movs	r3, #1
 8006276:	21d2      	movs	r1, #210	; 0xd2
 8006278:	f7fb f876 	bl	8001368 <HAL_I2C_Mem_Write>
 800627c:	4603      	mov	r3, r0
}
 800627e:	4618      	mov	r0, r3
 8006280:	3710      	adds	r7, #16
 8006282:	46bd      	mov	sp, r7
 8006284:	bd80      	pop	{r7, pc}

08006286 <IIM42652_SoftReset>:


/* Function that performs a soft reset of device */
HAL_StatusTypeDef IIM42652_SoftReset( IIM42652 *dev )
{
 8006286:	b580      	push	{r7, lr}
 8006288:	b084      	sub	sp, #16
 800628a:	af00      	add	r7, sp, #0
 800628c:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef status;
	uint8_t config;

	/* Reads config register, enables reset bit and writes changes */
	status =  IIM42652_ReadRegister( dev, DEVICE_CONFIG_ADD, &config );
 800628e:	f107 030e 	add.w	r3, r7, #14
 8006292:	461a      	mov	r2, r3
 8006294:	2111      	movs	r1, #17
 8006296:	6878      	ldr	r0, [r7, #4]
 8006298:	f7ff ffa0 	bl	80061dc <IIM42652_ReadRegister>
 800629c:	4603      	mov	r3, r0
 800629e:	73fb      	strb	r3, [r7, #15]

	config |= 0x01;
 80062a0:	7bbb      	ldrb	r3, [r7, #14]
 80062a2:	f043 0301 	orr.w	r3, r3, #1
 80062a6:	b2db      	uxtb	r3, r3
 80062a8:	73bb      	strb	r3, [r7, #14]

	status |= IIM42652_WriteRegister( dev, DEVICE_CONFIG_ADD, &config );
 80062aa:	f107 030e 	add.w	r3, r7, #14
 80062ae:	461a      	mov	r2, r3
 80062b0:	2111      	movs	r1, #17
 80062b2:	6878      	ldr	r0, [r7, #4]
 80062b4:	f7ff ffcc 	bl	8006250 <IIM42652_WriteRegister>
 80062b8:	4603      	mov	r3, r0
 80062ba:	461a      	mov	r2, r3
 80062bc:	7bfb      	ldrb	r3, [r7, #15]
 80062be:	4313      	orrs	r3, r2
 80062c0:	73fb      	strb	r3, [r7, #15]

	/* Waits for reset */
	vTaskDelay( 5 / portTICK_PERIOD_MS );
 80062c2:	2005      	movs	r0, #5
 80062c4:	f7fe f9a8 	bl	8004618 <vTaskDelay>

	return status;
 80062c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80062ca:	4618      	mov	r0, r3
 80062cc:	3710      	adds	r7, #16
 80062ce:	46bd      	mov	sp, r7
 80062d0:	bd80      	pop	{r7, pc}

080062d2 <IIM42652_EnableGyro>:


/* Function enables gyroscope */
HAL_StatusTypeDef IIM42652_EnableGyro( IIM42652 *dev )
{
 80062d2:	b580      	push	{r7, lr}
 80062d4:	b084      	sub	sp, #16
 80062d6:	af00      	add	r7, sp, #0
 80062d8:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef status;
	uint8_t config;

	/* Reads config register, enables reset bit and writes changes */
	status =  IIM42652_ReadRegister( dev, PWR_MGMT0_ADD, &config );
 80062da:	f107 030e 	add.w	r3, r7, #14
 80062de:	461a      	mov	r2, r3
 80062e0:	214e      	movs	r1, #78	; 0x4e
 80062e2:	6878      	ldr	r0, [r7, #4]
 80062e4:	f7ff ff7a 	bl	80061dc <IIM42652_ReadRegister>
 80062e8:	4603      	mov	r3, r0
 80062ea:	73fb      	strb	r3, [r7, #15]

	config |= IIM42652_SET_GYRO_TLOW_NOISE_MODE;
 80062ec:	7bbb      	ldrb	r3, [r7, #14]
 80062ee:	f043 030c 	orr.w	r3, r3, #12
 80062f2:	b2db      	uxtb	r3, r3
 80062f4:	73bb      	strb	r3, [r7, #14]

	status |= IIM42652_WriteRegister( dev, PWR_MGMT0_ADD, &config );
 80062f6:	f107 030e 	add.w	r3, r7, #14
 80062fa:	461a      	mov	r2, r3
 80062fc:	214e      	movs	r1, #78	; 0x4e
 80062fe:	6878      	ldr	r0, [r7, #4]
 8006300:	f7ff ffa6 	bl	8006250 <IIM42652_WriteRegister>
 8006304:	4603      	mov	r3, r0
 8006306:	461a      	mov	r2, r3
 8006308:	7bfb      	ldrb	r3, [r7, #15]
 800630a:	4313      	orrs	r3, r2
 800630c:	73fb      	strb	r3, [r7, #15]

	/* Waits for gyroscope power on */
	vTaskDelay( 5 / portTICK_PERIOD_MS );
 800630e:	2005      	movs	r0, #5
 8006310:	f7fe f982 	bl	8004618 <vTaskDelay>

	return status;
 8006314:	7bfb      	ldrb	r3, [r7, #15]
}
 8006316:	4618      	mov	r0, r3
 8006318:	3710      	adds	r7, #16
 800631a:	46bd      	mov	sp, r7
 800631c:	bd80      	pop	{r7, pc}

0800631e <IIM42652_EnableAccel>:


/* Function enables gyroscope */
HAL_StatusTypeDef IIM42652_EnableAccel( IIM42652 *dev )
{
 800631e:	b580      	push	{r7, lr}
 8006320:	b084      	sub	sp, #16
 8006322:	af00      	add	r7, sp, #0
 8006324:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef status;
	uint8_t config;

	/* Reads config register, enables reset bit and writes changes */
	status =  IIM42652_ReadRegister( dev, PWR_MGMT0_ADD, &config );
 8006326:	f107 030e 	add.w	r3, r7, #14
 800632a:	461a      	mov	r2, r3
 800632c:	214e      	movs	r1, #78	; 0x4e
 800632e:	6878      	ldr	r0, [r7, #4]
 8006330:	f7ff ff54 	bl	80061dc <IIM42652_ReadRegister>
 8006334:	4603      	mov	r3, r0
 8006336:	73fb      	strb	r3, [r7, #15]

	config |= IIM42652_SET_ACCEL_LOW_NOISE_MODE;
 8006338:	7bbb      	ldrb	r3, [r7, #14]
 800633a:	f043 0303 	orr.w	r3, r3, #3
 800633e:	b2db      	uxtb	r3, r3
 8006340:	73bb      	strb	r3, [r7, #14]

	status |= IIM42652_WriteRegister( dev, PWR_MGMT0_ADD, &config );
 8006342:	f107 030e 	add.w	r3, r7, #14
 8006346:	461a      	mov	r2, r3
 8006348:	214e      	movs	r1, #78	; 0x4e
 800634a:	6878      	ldr	r0, [r7, #4]
 800634c:	f7ff ff80 	bl	8006250 <IIM42652_WriteRegister>
 8006350:	4603      	mov	r3, r0
 8006352:	461a      	mov	r2, r3
 8006354:	7bfb      	ldrb	r3, [r7, #15]
 8006356:	4313      	orrs	r3, r2
 8006358:	73fb      	strb	r3, [r7, #15]

	/* Waits for accelerometer power on */
	vTaskDelay( 5 / portTICK_PERIOD_MS );
 800635a:	2005      	movs	r0, #5
 800635c:	f7fe f95c 	bl	8004618 <vTaskDelay>

	return status;
 8006360:	7bfb      	ldrb	r3, [r7, #15]
}
 8006362:	4618      	mov	r0, r3
 8006364:	3710      	adds	r7, #16
 8006366:	46bd      	mov	sp, r7
 8006368:	bd80      	pop	{r7, pc}

0800636a <IIM42652_setConfigGyro>:


/* Configures gyroscope parameters */
HAL_StatusTypeDef IIM42652_setConfigGyro( IIM42652 *dev, IIM42652_GYRO_CFG_t gyrCfg )
{
 800636a:	b580      	push	{r7, lr}
 800636c:	b086      	sub	sp, #24
 800636e:	af00      	add	r7, sp, #0
 8006370:	60f8      	str	r0, [r7, #12]
 8006372:	1d3b      	adds	r3, r7, #4
 8006374:	e883 0006 	stmia.w	r3, {r1, r2}
	uint8_t config = 0x00;
 8006378:	2300      	movs	r3, #0
 800637a:	75bb      	strb	r3, [r7, #22]
	HAL_StatusTypeDef status = HAL_OK;
 800637c:	2300      	movs	r3, #0
 800637e:	75fb      	strb	r3, [r7, #23]

	/* Writes gyroscope selected registers */

	config  = ( gyrCfg.gyro_fs_sel & ( BIT_MASK_BIT_2 | BIT_MASK_BIT_1 | BIT_MASK_BIT_0 ) ) << 5;
 8006380:	793b      	ldrb	r3, [r7, #4]
 8006382:	015b      	lsls	r3, r3, #5
 8006384:	b2db      	uxtb	r3, r3
 8006386:	75bb      	strb	r3, [r7, #22]
	config |=   gyrCfg.gyro_odr    & ( BIT_MASK_BIT_3 | BIT_MASK_BIT_2 | BIT_MASK_BIT_1 | BIT_MASK_BIT_0 );
 8006388:	797b      	ldrb	r3, [r7, #5]
 800638a:	b25b      	sxtb	r3, r3
 800638c:	f003 030f 	and.w	r3, r3, #15
 8006390:	b25a      	sxtb	r2, r3
 8006392:	7dbb      	ldrb	r3, [r7, #22]
 8006394:	b25b      	sxtb	r3, r3
 8006396:	4313      	orrs	r3, r2
 8006398:	b25b      	sxtb	r3, r3
 800639a:	b2db      	uxtb	r3, r3
 800639c:	75bb      	strb	r3, [r7, #22]

	status = IIM42652_WriteRegister( dev, GYRO_CONFIG0_ADD, &config );
 800639e:	f107 0316 	add.w	r3, r7, #22
 80063a2:	461a      	mov	r2, r3
 80063a4:	214f      	movs	r1, #79	; 0x4f
 80063a6:	68f8      	ldr	r0, [r7, #12]
 80063a8:	f7ff ff52 	bl	8006250 <IIM42652_WriteRegister>
 80063ac:	4603      	mov	r3, r0
 80063ae:	75fb      	strb	r3, [r7, #23]

	config  =  ( gyrCfg.gyro_ui_filt_ord  & ( BIT_MASK_BIT_1 | BIT_MASK_BIT_0 ) ) << 2;
 80063b0:	79bb      	ldrb	r3, [r7, #6]
 80063b2:	009b      	lsls	r3, r3, #2
 80063b4:	b2db      	uxtb	r3, r3
 80063b6:	f003 030c 	and.w	r3, r3, #12
 80063ba:	b2db      	uxtb	r3, r3
 80063bc:	75bb      	strb	r3, [r7, #22]
	config |=    gyrCfg.gyro_dec2_m2_ord  & ( BIT_MASK_BIT_1 | BIT_MASK_BIT_0 );
 80063be:	79fb      	ldrb	r3, [r7, #7]
 80063c0:	b25b      	sxtb	r3, r3
 80063c2:	f003 0303 	and.w	r3, r3, #3
 80063c6:	b25a      	sxtb	r2, r3
 80063c8:	7dbb      	ldrb	r3, [r7, #22]
 80063ca:	b25b      	sxtb	r3, r3
 80063cc:	4313      	orrs	r3, r2
 80063ce:	b25b      	sxtb	r3, r3
 80063d0:	b2db      	uxtb	r3, r3
 80063d2:	75bb      	strb	r3, [r7, #22]

	status |= IIM42652_WriteRegister( dev, GYRO_CONFIG1_ADD, &config );
 80063d4:	f107 0316 	add.w	r3, r7, #22
 80063d8:	461a      	mov	r2, r3
 80063da:	2151      	movs	r1, #81	; 0x51
 80063dc:	68f8      	ldr	r0, [r7, #12]
 80063de:	f7ff ff37 	bl	8006250 <IIM42652_WriteRegister>
 80063e2:	4603      	mov	r3, r0
 80063e4:	461a      	mov	r2, r3
 80063e6:	7dfb      	ldrb	r3, [r7, #23]
 80063e8:	4313      	orrs	r3, r2
 80063ea:	75fb      	strb	r3, [r7, #23]


	status |=  IIM42652_ReadRegister( dev, GYR_ACC_CONFIG0_ADD, &config );
 80063ec:	f107 0316 	add.w	r3, r7, #22
 80063f0:	461a      	mov	r2, r3
 80063f2:	2152      	movs	r1, #82	; 0x52
 80063f4:	68f8      	ldr	r0, [r7, #12]
 80063f6:	f7ff fef1 	bl	80061dc <IIM42652_ReadRegister>
 80063fa:	4603      	mov	r3, r0
 80063fc:	461a      	mov	r2, r3
 80063fe:	7dfb      	ldrb	r3, [r7, #23]
 8006400:	4313      	orrs	r3, r2
 8006402:	75fb      	strb	r3, [r7, #23]

	config |= gyrCfg.gyro_ui_filt_bw & ( BIT_MASK_BIT_3 | BIT_MASK_BIT_2 | BIT_MASK_BIT_1 | BIT_MASK_BIT_0 );
 8006404:	7a3b      	ldrb	r3, [r7, #8]
 8006406:	b25b      	sxtb	r3, r3
 8006408:	f003 030f 	and.w	r3, r3, #15
 800640c:	b25a      	sxtb	r2, r3
 800640e:	7dbb      	ldrb	r3, [r7, #22]
 8006410:	b25b      	sxtb	r3, r3
 8006412:	4313      	orrs	r3, r2
 8006414:	b25b      	sxtb	r3, r3
 8006416:	b2db      	uxtb	r3, r3
 8006418:	75bb      	strb	r3, [r7, #22]

	status |= IIM42652_WriteRegister( dev, GYRO_CONFIG1_ADD, &config );
 800641a:	f107 0316 	add.w	r3, r7, #22
 800641e:	461a      	mov	r2, r3
 8006420:	2151      	movs	r1, #81	; 0x51
 8006422:	68f8      	ldr	r0, [r7, #12]
 8006424:	f7ff ff14 	bl	8006250 <IIM42652_WriteRegister>
 8006428:	4603      	mov	r3, r0
 800642a:	461a      	mov	r2, r3
 800642c:	7dfb      	ldrb	r3, [r7, #23]
 800642e:	4313      	orrs	r3, r2
 8006430:	75fb      	strb	r3, [r7, #23]


	return status;
 8006432:	7dfb      	ldrb	r3, [r7, #23]
}
 8006434:	4618      	mov	r0, r3
 8006436:	3718      	adds	r7, #24
 8006438:	46bd      	mov	sp, r7
 800643a:	bd80      	pop	{r7, pc}

0800643c <IIM42652_setConfigAccel>:


/* Configure accelerometer parameters */
HAL_StatusTypeDef IIM42652_setConfigAccel( IIM42652 *dev, IIM42652_ACCL_CFG_t accCfg )
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b086      	sub	sp, #24
 8006440:	af00      	add	r7, sp, #0
 8006442:	60f8      	str	r0, [r7, #12]
 8006444:	1d3b      	adds	r3, r7, #4
 8006446:	e883 0006 	stmia.w	r3, {r1, r2}
	uint8_t config = 0x00;
 800644a:	2300      	movs	r3, #0
 800644c:	75bb      	strb	r3, [r7, #22]
	HAL_StatusTypeDef status = HAL_OK;
 800644e:	2300      	movs	r3, #0
 8006450:	75fb      	strb	r3, [r7, #23]

	/* Writes gyroscope selected registers */

	config  = ( accCfg.accel_fs_sel & ( BIT_MASK_BIT_2 | BIT_MASK_BIT_1 | BIT_MASK_BIT_0 ) ) << 5;
 8006452:	793b      	ldrb	r3, [r7, #4]
 8006454:	015b      	lsls	r3, r3, #5
 8006456:	b2db      	uxtb	r3, r3
 8006458:	75bb      	strb	r3, [r7, #22]
	config |=   accCfg.accel_odr    & ( BIT_MASK_BIT_3 | BIT_MASK_BIT_2 | BIT_MASK_BIT_1 | BIT_MASK_BIT_0 );
 800645a:	797b      	ldrb	r3, [r7, #5]
 800645c:	b25b      	sxtb	r3, r3
 800645e:	f003 030f 	and.w	r3, r3, #15
 8006462:	b25a      	sxtb	r2, r3
 8006464:	7dbb      	ldrb	r3, [r7, #22]
 8006466:	b25b      	sxtb	r3, r3
 8006468:	4313      	orrs	r3, r2
 800646a:	b25b      	sxtb	r3, r3
 800646c:	b2db      	uxtb	r3, r3
 800646e:	75bb      	strb	r3, [r7, #22]

	status |= IIM42652_WriteRegister( dev, ACCL_CONFIG0_ADD, &config );
 8006470:	f107 0316 	add.w	r3, r7, #22
 8006474:	461a      	mov	r2, r3
 8006476:	2150      	movs	r1, #80	; 0x50
 8006478:	68f8      	ldr	r0, [r7, #12]
 800647a:	f7ff fee9 	bl	8006250 <IIM42652_WriteRegister>
 800647e:	4603      	mov	r3, r0
 8006480:	461a      	mov	r2, r3
 8006482:	7dfb      	ldrb	r3, [r7, #23]
 8006484:	4313      	orrs	r3, r2
 8006486:	75fb      	strb	r3, [r7, #23]

	status |=  IIM42652_ReadRegister( dev, GYR_ACC_CONFIG0_ADD, &config );
 8006488:	f107 0316 	add.w	r3, r7, #22
 800648c:	461a      	mov	r2, r3
 800648e:	2152      	movs	r1, #82	; 0x52
 8006490:	68f8      	ldr	r0, [r7, #12]
 8006492:	f7ff fea3 	bl	80061dc <IIM42652_ReadRegister>
 8006496:	4603      	mov	r3, r0
 8006498:	461a      	mov	r2, r3
 800649a:	7dfb      	ldrb	r3, [r7, #23]
 800649c:	4313      	orrs	r3, r2
 800649e:	75fb      	strb	r3, [r7, #23]

	config |= ( accCfg.accel_ui_filt_bw & ( BIT_MASK_BIT_3 | BIT_MASK_BIT_2 | BIT_MASK_BIT_1 | BIT_MASK_BIT_0 ) ) << 4;
 80064a0:	79bb      	ldrb	r3, [r7, #6]
 80064a2:	011b      	lsls	r3, r3, #4
 80064a4:	b25a      	sxtb	r2, r3
 80064a6:	7dbb      	ldrb	r3, [r7, #22]
 80064a8:	b25b      	sxtb	r3, r3
 80064aa:	4313      	orrs	r3, r2
 80064ac:	b25b      	sxtb	r3, r3
 80064ae:	b2db      	uxtb	r3, r3
 80064b0:	75bb      	strb	r3, [r7, #22]

	status |= IIM42652_WriteRegister( dev, GYR_ACC_CONFIG0_ADD, &config );
 80064b2:	f107 0316 	add.w	r3, r7, #22
 80064b6:	461a      	mov	r2, r3
 80064b8:	2152      	movs	r1, #82	; 0x52
 80064ba:	68f8      	ldr	r0, [r7, #12]
 80064bc:	f7ff fec8 	bl	8006250 <IIM42652_WriteRegister>
 80064c0:	4603      	mov	r3, r0
 80064c2:	461a      	mov	r2, r3
 80064c4:	7dfb      	ldrb	r3, [r7, #23]
 80064c6:	4313      	orrs	r3, r2
 80064c8:	75fb      	strb	r3, [r7, #23]

	config  =  ( accCfg.accel_ui_filt_ord  & ( BIT_MASK_BIT_1 | BIT_MASK_BIT_0 ) ) << 3;
 80064ca:	79fb      	ldrb	r3, [r7, #7]
 80064cc:	00db      	lsls	r3, r3, #3
 80064ce:	b2db      	uxtb	r3, r3
 80064d0:	f003 0318 	and.w	r3, r3, #24
 80064d4:	b2db      	uxtb	r3, r3
 80064d6:	75bb      	strb	r3, [r7, #22]
	config |=  ( accCfg.accel_dec2_m2_ord  & ( BIT_MASK_BIT_1 | BIT_MASK_BIT_0 ) ) << 1;
 80064d8:	7a3b      	ldrb	r3, [r7, #8]
 80064da:	005b      	lsls	r3, r3, #1
 80064dc:	b25b      	sxtb	r3, r3
 80064de:	f003 0306 	and.w	r3, r3, #6
 80064e2:	b25a      	sxtb	r2, r3
 80064e4:	7dbb      	ldrb	r3, [r7, #22]
 80064e6:	b25b      	sxtb	r3, r3
 80064e8:	4313      	orrs	r3, r2
 80064ea:	b25b      	sxtb	r3, r3
 80064ec:	b2db      	uxtb	r3, r3
 80064ee:	75bb      	strb	r3, [r7, #22]

	status |= IIM42652_WriteRegister( dev, ACCL_CONFIG1_ADD, &config );
 80064f0:	f107 0316 	add.w	r3, r7, #22
 80064f4:	461a      	mov	r2, r3
 80064f6:	2153      	movs	r1, #83	; 0x53
 80064f8:	68f8      	ldr	r0, [r7, #12]
 80064fa:	f7ff fea9 	bl	8006250 <IIM42652_WriteRegister>
 80064fe:	4603      	mov	r3, r0
 8006500:	461a      	mov	r2, r3
 8006502:	7dfb      	ldrb	r3, [r7, #23]
 8006504:	4313      	orrs	r3, r2
 8006506:	75fb      	strb	r3, [r7, #23]

	return status;
 8006508:	7dfb      	ldrb	r3, [r7, #23]
}
 800650a:	4618      	mov	r0, r3
 800650c:	3718      	adds	r7, #24
 800650e:	46bd      	mov	sp, r7
 8006510:	bd80      	pop	{r7, pc}

08006512 <IIM42652_ConfigInterrupt>:


/* Configure interrupt parameters */
HAL_StatusTypeDef IIM42652_ConfigInterrupt( IIM42652 *dev )
{
 8006512:	b580      	push	{r7, lr}
 8006514:	b084      	sub	sp, #16
 8006516:	af00      	add	r7, sp, #0
 8006518:	6078      	str	r0, [r7, #4]
	uint8_t config = 0x00;
 800651a:	2300      	movs	r3, #0
 800651c:	73bb      	strb	r3, [r7, #14]
	HAL_StatusTypeDef status = HAL_OK;
 800651e:	2300      	movs	r3, #0
 8006520:	73fb      	strb	r3, [r7, #15]

	/* Implement interrupt configuration */
	config = IIM42654_SET_INT1 | IIM42652_SET_INT_ACTIVE_HI;
 8006522:	2305      	movs	r3, #5
 8006524:	73bb      	strb	r3, [r7, #14]
	status = IIM42652_WriteRegister( dev, INT_CONFIG_ADD, &config );
 8006526:	f107 030e 	add.w	r3, r7, #14
 800652a:	461a      	mov	r2, r3
 800652c:	2114      	movs	r1, #20
 800652e:	6878      	ldr	r0, [r7, #4]
 8006530:	f7ff fe8e 	bl	8006250 <IIM42652_WriteRegister>
 8006534:	4603      	mov	r3, r0
 8006536:	73fb      	strb	r3, [r7, #15]

	config = IIM42652_SET_UI_DRDY_INT_CLEAR;
 8006538:	2320      	movs	r3, #32
 800653a:	73bb      	strb	r3, [r7, #14]
	status = IIM42652_WriteRegister( dev, INT_CONFIG0_ADD, &config );
 800653c:	f107 030e 	add.w	r3, r7, #14
 8006540:	461a      	mov	r2, r3
 8006542:	2163      	movs	r1, #99	; 0x63
 8006544:	6878      	ldr	r0, [r7, #4]
 8006546:	f7ff fe83 	bl	8006250 <IIM42652_WriteRegister>
 800654a:	4603      	mov	r3, r0
 800654c:	73fb      	strb	r3, [r7, #15]

	config = IIM42652_SET_UI_DRDY_INT1_EN;
 800654e:	2308      	movs	r3, #8
 8006550:	73bb      	strb	r3, [r7, #14]
	status = IIM42652_WriteRegister( dev, INT_SOURCE0_ADD, &config );
 8006552:	f107 030e 	add.w	r3, r7, #14
 8006556:	461a      	mov	r2, r3
 8006558:	2165      	movs	r1, #101	; 0x65
 800655a:	6878      	ldr	r0, [r7, #4]
 800655c:	f7ff fe78 	bl	8006250 <IIM42652_WriteRegister>
 8006560:	4603      	mov	r3, r0
 8006562:	73fb      	strb	r3, [r7, #15]

	return status;
 8006564:	7bfb      	ldrb	r3, [r7, #15]
}
 8006566:	4618      	mov	r0, r3
 8006568:	3710      	adds	r7, #16
 800656a:	46bd      	mov	sp, r7
 800656c:	bd80      	pop	{r7, pc}
	...

08006570 <IIM42652_Init>:


uint8_t IIM42652_Init( IIM42652 *dev, I2C_HandleTypeDef *i2cHandle )
{
 8006570:	b580      	push	{r7, lr}
 8006572:	b088      	sub	sp, #32
 8006574:	af00      	add	r7, sp, #0
 8006576:	6078      	str	r0, [r7, #4]
 8006578:	6039      	str	r1, [r7, #0]

	IIM42652_ACCL_CFG_t ACC_CFG;
	IIM42652_GYRO_CFG_t GYR_CFG;

	/* Initialise structure parameters */
	dev->i2cHandle = i2cHandle;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	683a      	ldr	r2, [r7, #0]
 800657e:	601a      	str	r2, [r3, #0]

	dev->acc[0] = 0.0f;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	f04f 0200 	mov.w	r2, #0
 8006586:	605a      	str	r2, [r3, #4]
	dev->acc[1] = 0.0f;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	f04f 0200 	mov.w	r2, #0
 800658e:	609a      	str	r2, [r3, #8]
	dev->acc[2] = 0.0f;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	f04f 0200 	mov.w	r2, #0
 8006596:	60da      	str	r2, [r3, #12]

	dev->gyr[0] = 0.0f;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	f04f 0200 	mov.w	r2, #0
 800659e:	611a      	str	r2, [r3, #16]
	dev->gyr[1] = 0.0f;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	f04f 0200 	mov.w	r2, #0
 80065a6:	615a      	str	r2, [r3, #20]
	dev->gyr[2] = 0.0f;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	f04f 0200 	mov.w	r2, #0
 80065ae:	619a      	str	r2, [r3, #24]

	dev->temp_c = 0.0f;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	f04f 0200 	mov.w	r2, #0
 80065b6:	61da      	str	r2, [r3, #28]

	/* I2C transaction errors */
	uint8_t errNum = 0;
 80065b8:	2300      	movs	r3, #0
 80065ba:	77fb      	strb	r3, [r7, #31]
	HAL_StatusTypeDef status;

	/* Check for device ID */
	uint8_t regDataID;

	status = IIM42652_ReadRegister(dev, WHO_AM_I_ADD, &regDataID);
 80065bc:	f107 030f 	add.w	r3, r7, #15
 80065c0:	461a      	mov	r2, r3
 80065c2:	2175      	movs	r1, #117	; 0x75
 80065c4:	6878      	ldr	r0, [r7, #4]
 80065c6:	f7ff fe09 	bl	80061dc <IIM42652_ReadRegister>
 80065ca:	4603      	mov	r3, r0
 80065cc:	77bb      	strb	r3, [r7, #30]
	errNum += ( status != HAL_OK );
 80065ce:	7fbb      	ldrb	r3, [r7, #30]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	bf14      	ite	ne
 80065d4:	2301      	movne	r3, #1
 80065d6:	2300      	moveq	r3, #0
 80065d8:	b2db      	uxtb	r3, r3
 80065da:	461a      	mov	r2, r3
 80065dc:	7ffb      	ldrb	r3, [r7, #31]
 80065de:	4413      	add	r3, r2
 80065e0:	77fb      	strb	r3, [r7, #31]

	/* If ID not equal to IIM42652_I2C_ID, Init returns with an error code */
	if( regDataID != IIM42652_I2C_ID ) return HAL_ERROR;
 80065e2:	7bfb      	ldrb	r3, [r7, #15]
 80065e4:	2b6f      	cmp	r3, #111	; 0x6f
 80065e6:	d001      	beq.n	80065ec <IIM42652_Init+0x7c>
 80065e8:	2301      	movs	r3, #1
 80065ea:	e04a      	b.n	8006682 <IIM42652_Init+0x112>
	else {

		/* Initialize routine */
		status |= IIM42652_SoftReset  ( dev );
 80065ec:	6878      	ldr	r0, [r7, #4]
 80065ee:	f7ff fe4a 	bl	8006286 <IIM42652_SoftReset>
 80065f2:	4603      	mov	r3, r0
 80065f4:	461a      	mov	r2, r3
 80065f6:	7fbb      	ldrb	r3, [r7, #30]
 80065f8:	4313      	orrs	r3, r2
 80065fa:	77bb      	strb	r3, [r7, #30]
	    status |= IIM42652_ConfigInterrupt( dev );
 80065fc:	6878      	ldr	r0, [r7, #4]
 80065fe:	f7ff ff88 	bl	8006512 <IIM42652_ConfigInterrupt>
 8006602:	4603      	mov	r3, r0
 8006604:	461a      	mov	r2, r3
 8006606:	7fbb      	ldrb	r3, [r7, #30]
 8006608:	4313      	orrs	r3, r2
 800660a:	77bb      	strb	r3, [r7, #30]
		status |= IIM42652_EnableGyro ( dev );
 800660c:	6878      	ldr	r0, [r7, #4]
 800660e:	f7ff fe60 	bl	80062d2 <IIM42652_EnableGyro>
 8006612:	4603      	mov	r3, r0
 8006614:	461a      	mov	r2, r3
 8006616:	7fbb      	ldrb	r3, [r7, #30]
 8006618:	4313      	orrs	r3, r2
 800661a:	77bb      	strb	r3, [r7, #30]
		status |= IIM42652_EnableAccel( dev );
 800661c:	6878      	ldr	r0, [r7, #4]
 800661e:	f7ff fe7e 	bl	800631e <IIM42652_EnableAccel>
 8006622:	4603      	mov	r3, r0
 8006624:	461a      	mov	r2, r3
 8006626:	7fbb      	ldrb	r3, [r7, #30]
 8006628:	4313      	orrs	r3, r2
 800662a:	77bb      	strb	r3, [r7, #30]


		GYR_CFG.gyro_fs_sel      = IIM42652_SET_GYRO_FS_SEL_500_dps;
 800662c:	2302      	movs	r3, #2
 800662e:	743b      	strb	r3, [r7, #16]
		GYR_CFG.gyro_odr         = IIM42652_SET_GYRO_ODR_50Hz;
 8006630:	2309      	movs	r3, #9
 8006632:	747b      	strb	r3, [r7, #17]
		GYR_CFG.gyro_ui_filt_ord = IIM42652_SET_GYRO_UI_FILT_ORD_2st;
 8006634:	2301      	movs	r3, #1
 8006636:	74bb      	strb	r3, [r7, #18]
		GYR_CFG.gyro_dec2_m2_ord = IIM42652_SET_GYRO_DEC2_M2_ORD_3st;
 8006638:	2302      	movs	r3, #2
 800663a:	74fb      	strb	r3, [r7, #19]
		GYR_CFG.gyro_ui_filt_bw  = IIM42652_SET_GYRO_UI_FILT_BW_ODR_4;
 800663c:	2301      	movs	r3, #1
 800663e:	753b      	strb	r3, [r7, #20]
	    IIM42652_setConfigGyro( dev, GYR_CFG );
 8006640:	f107 0310 	add.w	r3, r7, #16
 8006644:	e893 0006 	ldmia.w	r3, {r1, r2}
 8006648:	6878      	ldr	r0, [r7, #4]
 800664a:	f7ff fe8e 	bl	800636a <IIM42652_setConfigGyro>

	    ACC_CFG.accel_fs_sel      = IIM42652_SET_ACCEL_FS_SEL_8g;
 800664e:	2301      	movs	r3, #1
 8006650:	763b      	strb	r3, [r7, #24]
	    ACC_CFG.accel_odr         = IIM42652_SET_ACCEL_ODR_50Hz;
 8006652:	2309      	movs	r3, #9
 8006654:	767b      	strb	r3, [r7, #25]
	    ACC_CFG.accel_ui_filt_bw  = IIM42652_SET_ACCEL_UI_FILT_BW_ODR_4;
 8006656:	2301      	movs	r3, #1
 8006658:	76bb      	strb	r3, [r7, #26]
	    ACC_CFG.accel_ui_filt_ord = IIM42652_SET_ACCEL_UI_FILT_ORD_2st;
 800665a:	2301      	movs	r3, #1
 800665c:	76fb      	strb	r3, [r7, #27]
	    ACC_CFG.accel_dec2_m2_ord = IIM42652_SET_ACCEL_DEC2_M2_ORD_3st;
 800665e:	2302      	movs	r3, #2
 8006660:	773b      	strb	r3, [r7, #28]
	    IIM42652_setConfigAccel( dev, ACC_CFG );
 8006662:	f107 0318 	add.w	r3, r7, #24
 8006666:	e893 0006 	ldmia.w	r3, {r1, r2}
 800666a:	6878      	ldr	r0, [r7, #4]
 800666c:	f7ff fee6 	bl	800643c <IIM42652_setConfigAccel>

	    /* Initializes semaphore */
	    ImuIntSemaphore = xSemaphoreCreateBinary();
 8006670:	2203      	movs	r2, #3
 8006672:	2100      	movs	r1, #0
 8006674:	2001      	movs	r0, #1
 8006676:	f7fd f837 	bl	80036e8 <xQueueGenericCreate>
 800667a:	4603      	mov	r3, r0
 800667c:	4a03      	ldr	r2, [pc, #12]	; (800668c <IIM42652_Init+0x11c>)
 800667e:	6013      	str	r3, [r2, #0]
	}


	return 0;
 8006680:	2300      	movs	r3, #0
}
 8006682:	4618      	mov	r0, r3
 8006684:	3720      	adds	r7, #32
 8006686:	46bd      	mov	sp, r7
 8006688:	bd80      	pop	{r7, pc}
 800668a:	bf00      	nop
 800668c:	200019d0 	.word	0x200019d0

08006690 <IIM42652_ReadMeasurementAxisAll>:



HAL_StatusTypeDef IIM42652_ReadMeasurementAxisAll( IIM42652 *dev )
{
 8006690:	b580      	push	{r7, lr}
 8006692:	b086      	sub	sp, #24
 8006694:	af00      	add	r7, sp, #0
 8006696:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef readStatus;
	uint8_t rxBuffer[6];
	uint16_t xAccRead, yAccRead, zAccRead;


	readStatus = IIM42652_ReadMultipleRegisters( dev, ACCL_DATA_XHI_ADD, rxBuffer, 6 );
 8006698:	f107 0208 	add.w	r2, r7, #8
 800669c:	2306      	movs	r3, #6
 800669e:	211f      	movs	r1, #31
 80066a0:	6878      	ldr	r0, [r7, #4]
 80066a2:	f7ff fdb6 	bl	8006212 <IIM42652_ReadMultipleRegisters>
 80066a6:	4603      	mov	r3, r0
 80066a8:	75fb      	strb	r3, [r7, #23]

	xAccRead = (rxBuffer[0] << 8) | rxBuffer[1];
 80066aa:	7a3b      	ldrb	r3, [r7, #8]
 80066ac:	021b      	lsls	r3, r3, #8
 80066ae:	b21a      	sxth	r2, r3
 80066b0:	7a7b      	ldrb	r3, [r7, #9]
 80066b2:	b21b      	sxth	r3, r3
 80066b4:	4313      	orrs	r3, r2
 80066b6:	b21b      	sxth	r3, r3
 80066b8:	82bb      	strh	r3, [r7, #20]
	yAccRead = (rxBuffer[2] << 8) | rxBuffer[3];
 80066ba:	7abb      	ldrb	r3, [r7, #10]
 80066bc:	021b      	lsls	r3, r3, #8
 80066be:	b21a      	sxth	r2, r3
 80066c0:	7afb      	ldrb	r3, [r7, #11]
 80066c2:	b21b      	sxth	r3, r3
 80066c4:	4313      	orrs	r3, r2
 80066c6:	b21b      	sxth	r3, r3
 80066c8:	827b      	strh	r3, [r7, #18]
	zAccRead = (rxBuffer[4] << 8) | rxBuffer[5];
 80066ca:	7b3b      	ldrb	r3, [r7, #12]
 80066cc:	021b      	lsls	r3, r3, #8
 80066ce:	b21a      	sxth	r2, r3
 80066d0:	7b7b      	ldrb	r3, [r7, #13]
 80066d2:	b21b      	sxth	r3, r3
 80066d4:	4313      	orrs	r3, r2
 80066d6:	b21b      	sxth	r3, r3
 80066d8:	823b      	strh	r3, [r7, #16]


	/* Takes semaphore until DRDY is ready again */
	xSemaphoreTake( ImuIntSemaphore, portMAX_DELAY );
 80066da:	4b07      	ldr	r3, [pc, #28]	; (80066f8 <IIM42652_ReadMeasurementAxisAll+0x68>)
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	f04f 31ff 	mov.w	r1, #4294967295
 80066e2:	4618      	mov	r0, r3
 80066e4:	f7fd fb64 	bl	8003db0 <xQueueSemaphoreTake>
	DRDY_IIMFlag = 0x00;
 80066e8:	4b04      	ldr	r3, [pc, #16]	; (80066fc <IIM42652_ReadMeasurementAxisAll+0x6c>)
 80066ea:	2200      	movs	r2, #0
 80066ec:	701a      	strb	r2, [r3, #0]

	return readStatus;
 80066ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80066f0:	4618      	mov	r0, r3
 80066f2:	3718      	adds	r7, #24
 80066f4:	46bd      	mov	sp, r7
 80066f6:	bd80      	pop	{r7, pc}
 80066f8:	200019d0 	.word	0x200019d0
 80066fc:	20001904 	.word	0x20001904

08006700 <IIM42652_DRDYCallback>:


void IIM42652_DRDYCallback( void )
{
 8006700:	b580      	push	{r7, lr}
 8006702:	b082      	sub	sp, #8
 8006704:	af00      	add	r7, sp, #0
	/* Gives semaphore and yields */

	if(DRDY_IIMFlag == 0x00)
 8006706:	4b0f      	ldr	r3, [pc, #60]	; (8006744 <IIM42652_DRDYCallback+0x44>)
 8006708:	781b      	ldrb	r3, [r3, #0]
 800670a:	2b00      	cmp	r3, #0
 800670c:	d116      	bne.n	800673c <IIM42652_DRDYCallback+0x3c>
	{
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800670e:	2300      	movs	r3, #0
 8006710:	607b      	str	r3, [r7, #4]
		xSemaphoreGiveFromISR( ImuIntSemaphore, &xHigherPriorityTaskWoken );
 8006712:	4b0d      	ldr	r3, [pc, #52]	; (8006748 <IIM42652_DRDYCallback+0x48>)
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	1d3a      	adds	r2, r7, #4
 8006718:	4611      	mov	r1, r2
 800671a:	4618      	mov	r0, r3
 800671c:	f7fd f9db 	bl	8003ad6 <xQueueGiveFromISR>
		portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2b00      	cmp	r3, #0
 8006724:	d007      	beq.n	8006736 <IIM42652_DRDYCallback+0x36>
 8006726:	4b09      	ldr	r3, [pc, #36]	; (800674c <IIM42652_DRDYCallback+0x4c>)
 8006728:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800672c:	601a      	str	r2, [r3, #0]
 800672e:	f3bf 8f4f 	dsb	sy
 8006732:	f3bf 8f6f 	isb	sy

		DRDY_IIMFlag = 0x01;
 8006736:	4b03      	ldr	r3, [pc, #12]	; (8006744 <IIM42652_DRDYCallback+0x44>)
 8006738:	2201      	movs	r2, #1
 800673a:	701a      	strb	r2, [r3, #0]
	}
}
 800673c:	bf00      	nop
 800673e:	3708      	adds	r7, #8
 8006740:	46bd      	mov	sp, r7
 8006742:	bd80      	pop	{r7, pc}
 8006744:	20001904 	.word	0x20001904
 8006748:	200019d0 	.word	0x200019d0
 800674c:	e000ed04 	.word	0xe000ed04

08006750 <sendI2C>:

/* Internal function declaration */

/* Function that communicates with MLX90393, first sending the command and waiting for the response */
HAL_StatusTypeDef sendI2C( I2C_HandleTypeDef *hi2c, uint8_t *receiveBuffer, uint8_t *sendBuffer, uint8_t sendMessageLength, uint8_t receiveMessageLength )
{
 8006750:	b580      	push	{r7, lr}
 8006752:	b088      	sub	sp, #32
 8006754:	af02      	add	r7, sp, #8
 8006756:	60f8      	str	r0, [r7, #12]
 8006758:	60b9      	str	r1, [r7, #8]
 800675a:	607a      	str	r2, [r7, #4]
 800675c:	70fb      	strb	r3, [r7, #3]
    HAL_StatusTypeDef i2c_status = HAL_OK;
 800675e:	2300      	movs	r3, #0
 8006760:	75fb      	strb	r3, [r7, #23]

	i2c_status |= HAL_I2C_Master_Transmit( hi2c, MLX90393_I2C_ADDRESS, sendBuffer, sendMessageLength, HAL_MAX_DELAY );
 8006762:	78fb      	ldrb	r3, [r7, #3]
 8006764:	b29b      	uxth	r3, r3
 8006766:	f04f 32ff 	mov.w	r2, #4294967295
 800676a:	9200      	str	r2, [sp, #0]
 800676c:	687a      	ldr	r2, [r7, #4]
 800676e:	211c      	movs	r1, #28
 8006770:	68f8      	ldr	r0, [r7, #12]
 8006772:	f7fa fc0f 	bl	8000f94 <HAL_I2C_Master_Transmit>
 8006776:	4603      	mov	r3, r0
 8006778:	461a      	mov	r2, r3
 800677a:	7dfb      	ldrb	r3, [r7, #23]
 800677c:	4313      	orrs	r3, r2
 800677e:	75fb      	strb	r3, [r7, #23]
	i2c_status |= HAL_I2C_Master_Receive ( hi2c, MLX90393_I2C_ADDRESS, receiveBuffer, receiveMessageLength, HAL_MAX_DELAY );
 8006780:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006784:	b29b      	uxth	r3, r3
 8006786:	f04f 32ff 	mov.w	r2, #4294967295
 800678a:	9200      	str	r2, [sp, #0]
 800678c:	68ba      	ldr	r2, [r7, #8]
 800678e:	211c      	movs	r1, #28
 8006790:	68f8      	ldr	r0, [r7, #12]
 8006792:	f7fa fcf3 	bl	800117c <HAL_I2C_Master_Receive>
 8006796:	4603      	mov	r3, r0
 8006798:	461a      	mov	r2, r3
 800679a:	7dfb      	ldrb	r3, [r7, #23]
 800679c:	4313      	orrs	r3, r2
 800679e:	75fb      	strb	r3, [r7, #23]

    return i2c_status;
 80067a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80067a2:	4618      	mov	r0, r3
 80067a4:	3718      	adds	r7, #24
 80067a6:	46bd      	mov	sp, r7
 80067a8:	bd80      	pop	{r7, pc}

080067aa <MLX90393_SB>:
}


/* Start Burst command, zyxt determines which axis to measure */
uint8_t MLX90393_SB	( MLX90393 *dev, uint8_t zyxt )
{
 80067aa:	b580      	push	{r7, lr}
 80067ac:	b086      	sub	sp, #24
 80067ae:	af02      	add	r7, sp, #8
 80067b0:	6078      	str	r0, [r7, #4]
 80067b2:	460b      	mov	r3, r1
 80067b4:	70fb      	strb	r3, [r7, #3]
	uint8_t status;
	HAL_StatusTypeDef i2c_status = HAL_OK;
 80067b6:	2300      	movs	r3, #0
 80067b8:	73fb      	strb	r3, [r7, #15]

	/* Construct the SB command with axis from function parameters */
	uint8_t command = MLX90393_REG_SB | ( zyxt & 0x0F );
 80067ba:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80067be:	f003 030f 	and.w	r3, r3, #15
 80067c2:	b25b      	sxtb	r3, r3
 80067c4:	f043 0310 	orr.w	r3, r3, #16
 80067c8:	b25b      	sxtb	r3, r3
 80067ca:	b2db      	uxtb	r3, r3
 80067cc:	737b      	strb	r3, [r7, #13]

	i2c_status = sendI2C( dev->i2cHandle, &status, &command, 1, 1 );
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	6818      	ldr	r0, [r3, #0]
 80067d2:	f107 020d 	add.w	r2, r7, #13
 80067d6:	f107 010e 	add.w	r1, r7, #14
 80067da:	2301      	movs	r3, #1
 80067dc:	9300      	str	r3, [sp, #0]
 80067de:	2301      	movs	r3, #1
 80067e0:	f7ff ffb6 	bl	8006750 <sendI2C>
 80067e4:	4603      	mov	r3, r0
 80067e6:	73fb      	strb	r3, [r7, #15]

	/* Checks the HAL status of i2c transaction */
	if(i2c_status != HAL_OK) return MLX90393_STATUS_ERROR;
 80067e8:	7bfb      	ldrb	r3, [r7, #15]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d001      	beq.n	80067f2 <MLX90393_SB+0x48>
 80067ee:	23ff      	movs	r3, #255	; 0xff
 80067f0:	e000      	b.n	80067f4 <MLX90393_SB+0x4a>
	else{
		return status;
 80067f2:	7bbb      	ldrb	r3, [r7, #14]
	}
}
 80067f4:	4618      	mov	r0, r3
 80067f6:	3710      	adds	r7, #16
 80067f8:	46bd      	mov	sp, r7
 80067fa:	bd80      	pop	{r7, pc}

080067fc <MLX90393_RM>:
 *
 * readData needs to be a pointer to an array of size RM_DATA_LENGHT
 *
 */
uint8_t MLX90393_RM	( MLX90393 *dev, uint8_t zyxt, uint8_t* readData )
{
 80067fc:	b580      	push	{r7, lr}
 80067fe:	b088      	sub	sp, #32
 8006800:	af02      	add	r7, sp, #8
 8006802:	60f8      	str	r0, [r7, #12]
 8006804:	460b      	mov	r3, r1
 8006806:	607a      	str	r2, [r7, #4]
 8006808:	72fb      	strb	r3, [r7, #11]
	uint8_t status;
	HAL_StatusTypeDef i2c_status = HAL_OK;
 800680a:	2300      	movs	r3, #0
 800680c:	75fb      	strb	r3, [r7, #23]

	/* Construct the SB command with axis from function parameters */
	uint8_t command = MLX90393_REG_RM | ( zyxt & 0x0F );
 800680e:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8006812:	f003 030f 	and.w	r3, r3, #15
 8006816:	b25b      	sxtb	r3, r3
 8006818:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800681c:	b25b      	sxtb	r3, r3
 800681e:	b2db      	uxtb	r3, r3
 8006820:	757b      	strb	r3, [r7, #21]

	i2c_status = sendI2C( dev->i2cHandle, readData, &command, 1, RM_DATA_LENGHT );
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	6818      	ldr	r0, [r3, #0]
 8006826:	f107 0215 	add.w	r2, r7, #21
 800682a:	2309      	movs	r3, #9
 800682c:	9300      	str	r3, [sp, #0]
 800682e:	2301      	movs	r3, #1
 8006830:	6879      	ldr	r1, [r7, #4]
 8006832:	f7ff ff8d 	bl	8006750 <sendI2C>
 8006836:	4603      	mov	r3, r0
 8006838:	75fb      	strb	r3, [r7, #23]

	/* First byte in data buffer is status */
	status = readData[0];
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	781b      	ldrb	r3, [r3, #0]
 800683e:	75bb      	strb	r3, [r7, #22]

	/* Checks the HAL status of i2c transaction */
	if(i2c_status != HAL_OK) return MLX90393_STATUS_ERROR;
 8006840:	7dfb      	ldrb	r3, [r7, #23]
 8006842:	2b00      	cmp	r3, #0
 8006844:	d001      	beq.n	800684a <MLX90393_RM+0x4e>
 8006846:	23ff      	movs	r3, #255	; 0xff
 8006848:	e000      	b.n	800684c <MLX90393_RM+0x50>
	else{
		return status;
 800684a:	7dbb      	ldrb	r3, [r7, #22]
	}
}
 800684c:	4618      	mov	r0, r3
 800684e:	3718      	adds	r7, #24
 8006850:	46bd      	mov	sp, r7
 8006852:	bd80      	pop	{r7, pc}

08006854 <MLX90393_WR>:
}


/* Write Register command, writes a word size register directly into volatile RAM */
uint8_t MLX90393_WR	( MLX90393 *dev, uint16_t *data, uint8_t regAddress )
{
 8006854:	b580      	push	{r7, lr}
 8006856:	b088      	sub	sp, #32
 8006858:	af02      	add	r7, sp, #8
 800685a:	60f8      	str	r0, [r7, #12]
 800685c:	60b9      	str	r1, [r7, #8]
 800685e:	4613      	mov	r3, r2
 8006860:	71fb      	strb	r3, [r7, #7]
	uint8_t status;
	uint8_t sendBuffer[4];
	HAL_StatusTypeDef i2c_status = HAL_OK;
 8006862:	2300      	movs	r3, #0
 8006864:	75fb      	strb	r3, [r7, #23]

	/* Constructs send buffer with Command + dataHI + dataLO + address */
	sendBuffer[0] = MLX90393_REG_WR;
 8006866:	2360      	movs	r3, #96	; 0x60
 8006868:	743b      	strb	r3, [r7, #16]
	sendBuffer[1] = (*data >> 8);
 800686a:	68bb      	ldr	r3, [r7, #8]
 800686c:	881b      	ldrh	r3, [r3, #0]
 800686e:	0a1b      	lsrs	r3, r3, #8
 8006870:	b29b      	uxth	r3, r3
 8006872:	b2db      	uxtb	r3, r3
 8006874:	747b      	strb	r3, [r7, #17]
	sendBuffer[2] = (*data & 0xFF);
 8006876:	68bb      	ldr	r3, [r7, #8]
 8006878:	881b      	ldrh	r3, [r3, #0]
 800687a:	b2db      	uxtb	r3, r3
 800687c:	74bb      	strb	r3, [r7, #18]
	sendBuffer[3] = regAddress;
 800687e:	79fb      	ldrb	r3, [r7, #7]
 8006880:	74fb      	strb	r3, [r7, #19]

	i2c_status = sendI2C( dev->i2cHandle, &status, sendBuffer, WR_DATA_LENGHT, 1 );
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	6818      	ldr	r0, [r3, #0]
 8006886:	f107 0210 	add.w	r2, r7, #16
 800688a:	f107 0116 	add.w	r1, r7, #22
 800688e:	2301      	movs	r3, #1
 8006890:	9300      	str	r3, [sp, #0]
 8006892:	2304      	movs	r3, #4
 8006894:	f7ff ff5c 	bl	8006750 <sendI2C>
 8006898:	4603      	mov	r3, r0
 800689a:	75fb      	strb	r3, [r7, #23]

	/* Checks the HAL status of i2c transaction */
	if(i2c_status != HAL_OK) return MLX90393_STATUS_ERROR;
 800689c:	7dfb      	ldrb	r3, [r7, #23]
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d001      	beq.n	80068a6 <MLX90393_WR+0x52>
 80068a2:	23ff      	movs	r3, #255	; 0xff
 80068a4:	e000      	b.n	80068a8 <MLX90393_WR+0x54>
	else{
		return status;
 80068a6:	7dbb      	ldrb	r3, [r7, #22]
	}
}
 80068a8:	4618      	mov	r0, r3
 80068aa:	3718      	adds	r7, #24
 80068ac:	46bd      	mov	sp, r7
 80068ae:	bd80      	pop	{r7, pc}

080068b0 <MLX90393_RT>:


/* Reset command, is used to reset the device, if device is runnning it will reset to idle mode */
uint8_t MLX90393_RT	( MLX90393 *dev )
{
 80068b0:	b580      	push	{r7, lr}
 80068b2:	b086      	sub	sp, #24
 80068b4:	af02      	add	r7, sp, #8
 80068b6:	6078      	str	r0, [r7, #4]
	uint8_t status;
	HAL_StatusTypeDef i2c_status = HAL_OK;
 80068b8:	2300      	movs	r3, #0
 80068ba:	73fb      	strb	r3, [r7, #15]

	i2c_status = sendI2C( dev->i2cHandle, &status, (uint8_t*)MLX90393_REG_RT, 1, 1 );
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	6818      	ldr	r0, [r3, #0]
 80068c0:	f107 010e 	add.w	r1, r7, #14
 80068c4:	2301      	movs	r3, #1
 80068c6:	9300      	str	r3, [sp, #0]
 80068c8:	2301      	movs	r3, #1
 80068ca:	22f0      	movs	r2, #240	; 0xf0
 80068cc:	f7ff ff40 	bl	8006750 <sendI2C>
 80068d0:	4603      	mov	r3, r0
 80068d2:	73fb      	strb	r3, [r7, #15]

	/* Checks the HAL status of i2c transaction */
	if(i2c_status != HAL_OK) return MLX90393_STATUS_ERROR;
 80068d4:	7bfb      	ldrb	r3, [r7, #15]
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d001      	beq.n	80068de <MLX90393_RT+0x2e>
 80068da:	23ff      	movs	r3, #255	; 0xff
 80068dc:	e000      	b.n	80068e0 <MLX90393_RT+0x30>
	else{
		return status;
 80068de:	7bbb      	ldrb	r3, [r7, #14]
	}
}
 80068e0:	4618      	mov	r0, r3
 80068e2:	3710      	adds	r7, #16
 80068e4:	46bd      	mov	sp, r7
 80068e6:	bd80      	pop	{r7, pc}

080068e8 <MLX90393_Init>:
}


/* Initialization of sensor */
uint8_t MLX90393_Init ( MLX90393 *dev, I2C_HandleTypeDef *i2cHandle )
{
 80068e8:	b580      	push	{r7, lr}
 80068ea:	b086      	sub	sp, #24
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]
 80068f0:	6039      	str	r1, [r7, #0]
	/* Initialize structure parameters */
	dev->i2cHandle = i2cHandle;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	683a      	ldr	r2, [r7, #0]
 80068f6:	601a      	str	r2, [r3, #0]

	dev->mag[0] = 0.0f;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	f04f 0200 	mov.w	r2, #0
 80068fe:	605a      	str	r2, [r3, #4]
	dev->mag[1] = 0.0f;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	f04f 0200 	mov.w	r2, #0
 8006906:	609a      	str	r2, [r3, #8]
	dev->mag[2] = 0.0f;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	f04f 0200 	mov.w	r2, #0
 800690e:	60da      	str	r2, [r3, #12]

	dev->temp_c = 0.0f;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	f04f 0200 	mov.w	r2, #0
 8006916:	611a      	str	r2, [r3, #16]

	/* Performs a NOP command to get the status of the device, returns HAL status */
	uint8_t status = 0;
 8006918:	2300      	movs	r3, #0
 800691a:	75fb      	strb	r3, [r7, #23]
	status = MLX90393_RT( dev );
 800691c:	6878      	ldr	r0, [r7, #4]
 800691e:	f7ff ffc7 	bl	80068b0 <MLX90393_RT>
 8006922:	4603      	mov	r3, r0
 8006924:	75fb      	strb	r3, [r7, #23]

	if( status == MLX90393_STATUS_ERROR ) return HAL_ERROR;
 8006926:	7dfb      	ldrb	r3, [r7, #23]
 8006928:	2bff      	cmp	r3, #255	; 0xff
 800692a:	d101      	bne.n	8006930 <MLX90393_Init+0x48>
 800692c:	2301      	movs	r3, #1
 800692e:	e057      	b.n	80069e0 <MLX90393_Init+0xf8>
		/* Configure registers,  */
		MLX90393_CONF_1 configWord1;
		MLX90393_CONF_2 configWord2;
		MLX90393_CONF_3 configWord3;

		configWord1.data = 0x0000;
 8006930:	2300      	movs	r3, #0
 8006932:	823b      	strh	r3, [r7, #16]
		configWord2.data = 0x0000;
 8006934:	2300      	movs	r3, #0
 8006936:	81bb      	strh	r3, [r7, #12]
		configWord3.data = 0x0000;
 8006938:	2300      	movs	r3, #0
 800693a:	813b      	strh	r3, [r7, #8]

		configWord1.GAINSEL = 0x03;		/* Gain Select 3 */
 800693c:	7c3b      	ldrb	r3, [r7, #16]
 800693e:	2203      	movs	r2, #3
 8006940:	f362 1306 	bfi	r3, r2, #4, #3
 8006944:	743b      	strb	r3, [r7, #16]

		configWord2.TRIGINT = 0x01;		/* Select pin as interrupt */
 8006946:	7b7b      	ldrb	r3, [r7, #13]
 8006948:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800694c:	737b      	strb	r3, [r7, #13]

		configWord3.RESX 	= 0x03; 	/* X resolution 19 */
 800694e:	7a3b      	ldrb	r3, [r7, #8]
 8006950:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8006954:	723b      	strb	r3, [r7, #8]
		configWord3.RESY 	= 0x03; 	/* Y resolution 19 */
 8006956:	893b      	ldrh	r3, [r7, #8]
 8006958:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800695c:	813b      	strh	r3, [r7, #8]
		configWord3.RESZ 	= 0x00; 	/* Z resolution 16 */
 800695e:	7a7b      	ldrb	r3, [r7, #9]
 8006960:	f36f 0342 	bfc	r3, #1, #2
 8006964:	727b      	strb	r3, [r7, #9]
		configWord3.OSR 	= 0x03; 	/* OSR to 3 */
 8006966:	7a3b      	ldrb	r3, [r7, #8]
 8006968:	f043 0303 	orr.w	r3, r3, #3
 800696c:	723b      	strb	r3, [r7, #8]
		configWord3.OSR2	= 0x01;		/* OSR2 to 1 */
 800696e:	7a7b      	ldrb	r3, [r7, #9]
 8006970:	2201      	movs	r2, #1
 8006972:	f362 03c4 	bfi	r3, r2, #3, #2
 8006976:	727b      	strb	r3, [r7, #9]
		configWord3.DIGFIL 	= 0x06; 	/* Digital filter to 7 */
 8006978:	7a3b      	ldrb	r3, [r7, #8]
 800697a:	2206      	movs	r2, #6
 800697c:	f362 0384 	bfi	r3, r2, #2, #3
 8006980:	723b      	strb	r3, [r7, #8]


		/* Write registers and returns status */
		uint8_t status1 = MLX90393_WR ( dev, &configWord1.data, MLX90393_CONF1 );
 8006982:	f107 0310 	add.w	r3, r7, #16
 8006986:	2200      	movs	r2, #0
 8006988:	4619      	mov	r1, r3
 800698a:	6878      	ldr	r0, [r7, #4]
 800698c:	f7ff ff62 	bl	8006854 <MLX90393_WR>
 8006990:	4603      	mov	r3, r0
 8006992:	75bb      	strb	r3, [r7, #22]
		uint8_t status2 = MLX90393_WR ( dev, &configWord2.data, MLX90393_CONF2 );
 8006994:	f107 030c 	add.w	r3, r7, #12
 8006998:	2201      	movs	r2, #1
 800699a:	4619      	mov	r1, r3
 800699c:	6878      	ldr	r0, [r7, #4]
 800699e:	f7ff ff59 	bl	8006854 <MLX90393_WR>
 80069a2:	4603      	mov	r3, r0
 80069a4:	757b      	strb	r3, [r7, #21]
		uint8_t status3 = MLX90393_WR ( dev, &configWord3.data, MLX90393_CONF3 );
 80069a6:	f107 0308 	add.w	r3, r7, #8
 80069aa:	2202      	movs	r2, #2
 80069ac:	4619      	mov	r1, r3
 80069ae:	6878      	ldr	r0, [r7, #4]
 80069b0:	f7ff ff50 	bl	8006854 <MLX90393_WR>
 80069b4:	4603      	mov	r3, r0
 80069b6:	753b      	strb	r3, [r7, #20]

		/* Initializes Semaphore*/
		MagIntSemaphore = xSemaphoreCreateBinary();
 80069b8:	2203      	movs	r2, #3
 80069ba:	2100      	movs	r1, #0
 80069bc:	2001      	movs	r0, #1
 80069be:	f7fc fe93 	bl	80036e8 <xQueueGenericCreate>
 80069c2:	4603      	mov	r3, r0
 80069c4:	4a08      	ldr	r2, [pc, #32]	; (80069e8 <MLX90393_Init+0x100>)
 80069c6:	6013      	str	r3, [r2, #0]

		/* Starts burst mode */
		MLX90393_SB( dev, MLX90393_AXIS_ALL );
 80069c8:	210e      	movs	r1, #14
 80069ca:	6878      	ldr	r0, [r7, #4]
 80069cc:	f7ff feed 	bl	80067aa <MLX90393_SB>

		status = status1 | status2 | status3;
 80069d0:	7dba      	ldrb	r2, [r7, #22]
 80069d2:	7d7b      	ldrb	r3, [r7, #21]
 80069d4:	4313      	orrs	r3, r2
 80069d6:	b2da      	uxtb	r2, r3
 80069d8:	7d3b      	ldrb	r3, [r7, #20]
 80069da:	4313      	orrs	r3, r2
 80069dc:	75fb      	strb	r3, [r7, #23]

		return status;
 80069de:	7dfb      	ldrb	r3, [r7, #23]
	}

}
 80069e0:	4618      	mov	r0, r3
 80069e2:	3718      	adds	r7, #24
 80069e4:	46bd      	mov	sp, r7
 80069e6:	bd80      	pop	{r7, pc}
 80069e8:	200019d4 	.word	0x200019d4

080069ec <MLX90393_ReadMeasurementAxisAll>:
 * This function reads the magnetic field in the x, y and z axis.
 * The data is output in the following order: T (MSB), T (LSB), X (MSB), X (LSB), Y (MSB), Y (LSB), Z (MSB), Z (LSB)
 *
 */
uint8_t MLX90393_ReadMeasurementAxisAll( MLX90393 *dev, uint16_t *XmagRead, uint16_t *YmagRead, uint16_t *ZmagRead )
{
 80069ec:	b580      	push	{r7, lr}
 80069ee:	b088      	sub	sp, #32
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	60f8      	str	r0, [r7, #12]
 80069f4:	60b9      	str	r1, [r7, #8]
 80069f6:	607a      	str	r2, [r7, #4]
 80069f8:	603b      	str	r3, [r7, #0]
	uint8_t readStatus;
	uint8_t dataBuffer[RM_DATA_LENGHT] = { 0x00 };
 80069fa:	2300      	movs	r3, #0
 80069fc:	617b      	str	r3, [r7, #20]
 80069fe:	f107 0318 	add.w	r3, r7, #24
 8006a02:	2200      	movs	r2, #0
 8006a04:	601a      	str	r2, [r3, #0]
 8006a06:	711a      	strb	r2, [r3, #4]

	/* Reads data from MLX90393 device in all axis */
	readStatus = MLX90393_RM( dev, MLX90393_AXIS_ALL, dataBuffer );
 8006a08:	f107 0314 	add.w	r3, r7, #20
 8006a0c:	461a      	mov	r2, r3
 8006a0e:	210e      	movs	r1, #14
 8006a10:	68f8      	ldr	r0, [r7, #12]
 8006a12:	f7ff fef3 	bl	80067fc <MLX90393_RM>
 8006a16:	4603      	mov	r3, r0
 8006a18:	77fb      	strb	r3, [r7, #31]

	*XmagRead = ( dataBuffer[2] << 8 ) | dataBuffer[1];
 8006a1a:	7dbb      	ldrb	r3, [r7, #22]
 8006a1c:	021b      	lsls	r3, r3, #8
 8006a1e:	b21a      	sxth	r2, r3
 8006a20:	7d7b      	ldrb	r3, [r7, #21]
 8006a22:	b21b      	sxth	r3, r3
 8006a24:	4313      	orrs	r3, r2
 8006a26:	b21b      	sxth	r3, r3
 8006a28:	b29a      	uxth	r2, r3
 8006a2a:	68bb      	ldr	r3, [r7, #8]
 8006a2c:	801a      	strh	r2, [r3, #0]
	*YmagRead = ( dataBuffer[4] << 8 ) | dataBuffer[3];
 8006a2e:	7e3b      	ldrb	r3, [r7, #24]
 8006a30:	021b      	lsls	r3, r3, #8
 8006a32:	b21a      	sxth	r2, r3
 8006a34:	7dfb      	ldrb	r3, [r7, #23]
 8006a36:	b21b      	sxth	r3, r3
 8006a38:	4313      	orrs	r3, r2
 8006a3a:	b21b      	sxth	r3, r3
 8006a3c:	b29a      	uxth	r2, r3
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	801a      	strh	r2, [r3, #0]
	*ZmagRead = ( dataBuffer[6] << 8 ) | dataBuffer[5];
 8006a42:	7ebb      	ldrb	r3, [r7, #26]
 8006a44:	021b      	lsls	r3, r3, #8
 8006a46:	b21a      	sxth	r2, r3
 8006a48:	7e7b      	ldrb	r3, [r7, #25]
 8006a4a:	b21b      	sxth	r3, r3
 8006a4c:	4313      	orrs	r3, r2
 8006a4e:	b21b      	sxth	r3, r3
 8006a50:	b29a      	uxth	r2, r3
 8006a52:	683b      	ldr	r3, [r7, #0]
 8006a54:	801a      	strh	r2, [r3, #0]

	/* Clears the DRDY flag and takes semaphore*/
	DRDYFlag = 0x00;
 8006a56:	4b07      	ldr	r3, [pc, #28]	; (8006a74 <MLX90393_ReadMeasurementAxisAll+0x88>)
 8006a58:	2200      	movs	r2, #0
 8006a5a:	701a      	strb	r2, [r3, #0]
	xSemaphoreTake( MagIntSemaphore, portMAX_DELAY );
 8006a5c:	4b06      	ldr	r3, [pc, #24]	; (8006a78 <MLX90393_ReadMeasurementAxisAll+0x8c>)
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	f04f 31ff 	mov.w	r1, #4294967295
 8006a64:	4618      	mov	r0, r3
 8006a66:	f7fd f9a3 	bl	8003db0 <xQueueSemaphoreTake>

	return readStatus;
 8006a6a:	7ffb      	ldrb	r3, [r7, #31]
}
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	3720      	adds	r7, #32
 8006a70:	46bd      	mov	sp, r7
 8006a72:	bd80      	pop	{r7, pc}
 8006a74:	20001905 	.word	0x20001905
 8006a78:	200019d4 	.word	0x200019d4

08006a7c <MLX90393_DRDYCallback>:


/* Callback to DRDY interrupt */
void MLX90393_DRDYCallback( void )
{
 8006a7c:	b580      	push	{r7, lr}
 8006a7e:	b082      	sub	sp, #8
 8006a80:	af00      	add	r7, sp, #0
	/* Gives semaphore and yields */

	if(DRDYFlag == 0x00)
 8006a82:	4b0f      	ldr	r3, [pc, #60]	; (8006ac0 <MLX90393_DRDYCallback+0x44>)
 8006a84:	781b      	ldrb	r3, [r3, #0]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d116      	bne.n	8006ab8 <MLX90393_DRDYCallback+0x3c>
	{
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	607b      	str	r3, [r7, #4]
		xSemaphoreGiveFromISR( MagIntSemaphore, &xHigherPriorityTaskWoken );
 8006a8e:	4b0d      	ldr	r3, [pc, #52]	; (8006ac4 <MLX90393_DRDYCallback+0x48>)
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	1d3a      	adds	r2, r7, #4
 8006a94:	4611      	mov	r1, r2
 8006a96:	4618      	mov	r0, r3
 8006a98:	f7fd f81d 	bl	8003ad6 <xQueueGiveFromISR>
		portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d007      	beq.n	8006ab2 <MLX90393_DRDYCallback+0x36>
 8006aa2:	4b09      	ldr	r3, [pc, #36]	; (8006ac8 <MLX90393_DRDYCallback+0x4c>)
 8006aa4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006aa8:	601a      	str	r2, [r3, #0]
 8006aaa:	f3bf 8f4f 	dsb	sy
 8006aae:	f3bf 8f6f 	isb	sy

		DRDYFlag = 0x01;
 8006ab2:	4b03      	ldr	r3, [pc, #12]	; (8006ac0 <MLX90393_DRDYCallback+0x44>)
 8006ab4:	2201      	movs	r2, #1
 8006ab6:	701a      	strb	r2, [r3, #0]
	}
}
 8006ab8:	bf00      	nop
 8006aba:	3708      	adds	r7, #8
 8006abc:	46bd      	mov	sp, r7
 8006abe:	bd80      	pop	{r7, pc}
 8006ac0:	20001905 	.word	0x20001905
 8006ac4:	200019d4 	.word	0x200019d4
 8006ac8:	e000ed04 	.word	0xe000ed04

08006acc <__libc_init_array>:
 8006acc:	b570      	push	{r4, r5, r6, lr}
 8006ace:	4d0d      	ldr	r5, [pc, #52]	; (8006b04 <__libc_init_array+0x38>)
 8006ad0:	4c0d      	ldr	r4, [pc, #52]	; (8006b08 <__libc_init_array+0x3c>)
 8006ad2:	1b64      	subs	r4, r4, r5
 8006ad4:	10a4      	asrs	r4, r4, #2
 8006ad6:	2600      	movs	r6, #0
 8006ad8:	42a6      	cmp	r6, r4
 8006ada:	d109      	bne.n	8006af0 <__libc_init_array+0x24>
 8006adc:	4d0b      	ldr	r5, [pc, #44]	; (8006b0c <__libc_init_array+0x40>)
 8006ade:	4c0c      	ldr	r4, [pc, #48]	; (8006b10 <__libc_init_array+0x44>)
 8006ae0:	f000 f82e 	bl	8006b40 <_init>
 8006ae4:	1b64      	subs	r4, r4, r5
 8006ae6:	10a4      	asrs	r4, r4, #2
 8006ae8:	2600      	movs	r6, #0
 8006aea:	42a6      	cmp	r6, r4
 8006aec:	d105      	bne.n	8006afa <__libc_init_array+0x2e>
 8006aee:	bd70      	pop	{r4, r5, r6, pc}
 8006af0:	f855 3b04 	ldr.w	r3, [r5], #4
 8006af4:	4798      	blx	r3
 8006af6:	3601      	adds	r6, #1
 8006af8:	e7ee      	b.n	8006ad8 <__libc_init_array+0xc>
 8006afa:	f855 3b04 	ldr.w	r3, [r5], #4
 8006afe:	4798      	blx	r3
 8006b00:	3601      	adds	r6, #1
 8006b02:	e7f2      	b.n	8006aea <__libc_init_array+0x1e>
 8006b04:	08006bf0 	.word	0x08006bf0
 8006b08:	08006bf0 	.word	0x08006bf0
 8006b0c:	08006bf0 	.word	0x08006bf0
 8006b10:	08006bf4 	.word	0x08006bf4

08006b14 <memcpy>:
 8006b14:	440a      	add	r2, r1
 8006b16:	4291      	cmp	r1, r2
 8006b18:	f100 33ff 	add.w	r3, r0, #4294967295
 8006b1c:	d100      	bne.n	8006b20 <memcpy+0xc>
 8006b1e:	4770      	bx	lr
 8006b20:	b510      	push	{r4, lr}
 8006b22:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006b26:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006b2a:	4291      	cmp	r1, r2
 8006b2c:	d1f9      	bne.n	8006b22 <memcpy+0xe>
 8006b2e:	bd10      	pop	{r4, pc}

08006b30 <memset>:
 8006b30:	4402      	add	r2, r0
 8006b32:	4603      	mov	r3, r0
 8006b34:	4293      	cmp	r3, r2
 8006b36:	d100      	bne.n	8006b3a <memset+0xa>
 8006b38:	4770      	bx	lr
 8006b3a:	f803 1b01 	strb.w	r1, [r3], #1
 8006b3e:	e7f9      	b.n	8006b34 <memset+0x4>

08006b40 <_init>:
 8006b40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b42:	bf00      	nop
 8006b44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b46:	bc08      	pop	{r3}
 8006b48:	469e      	mov	lr, r3
 8006b4a:	4770      	bx	lr

08006b4c <_fini>:
 8006b4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b4e:	bf00      	nop
 8006b50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b52:	bc08      	pop	{r3}
 8006b54:	469e      	mov	lr, r3
 8006b56:	4770      	bx	lr
