 Timing Path to Res[61] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[61] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       58.471   c    K        | 
|    clk_gate_accumulator_reg/CK   CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK  CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       48.9397  FA   K        | 
|    CTS_L2_c_tid0_24/A            CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z            CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      65.0112  F    K        | 
| Data Path:                                                                                                                                   | 
|    multiplicand_reg[0]/CK        DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q         DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       57.1987  F             | 
|    drc_ipo_c15/A                 BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                 BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      57.1987                | 
|    i_0_16/Res_imm[0]                           Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3               OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN               OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       57.1987                | 
|    i_0_16/i_122/A1               OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN               OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       57.1987                | 
|    i_0_16/i_121/A1               OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN               OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       57.1987                | 
|    i_0_16/i_120/A1               OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN               OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       57.1987                | 
|    i_0_16/i_119/A1               OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN               OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       57.1987                | 
|    i_0_16/i_118/A1               OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN               OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       57.1987                | 
|    i_0_16/i_117/A1               NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN               NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       57.1987                | 
|    i_0_16/i_116/A1               NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN               NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       57.1987                | 
|    i_0_16/i_115/A1               NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN               NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       65.0112                | 
|    i_0_16/i_114/A1               NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN               NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       63.6161                | 
|    i_0_16/i_113/A1               OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN               OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       65.0112                | 
|    i_0_16/i_112/A1               OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN               OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       64.2746                | 
|    i_0_16/i_111/A1               OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN               OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       64.2746                | 
|    i_0_16/sgo__sro_c85/A1        NOR2_X4       Fall  0.8000 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN        NOR2_X4       Rise  0.8230 0.0230 0.0150 0.407006 5.62671  6.03372           2       64.2746                | 
|    i_0_16/i_107/A1               NAND2_X2      Rise  0.8230 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_107/ZN               NAND2_X2      Fall  0.8410 0.0180 0.0100 0.421921 5.79642  6.21834           2       64.2746                | 
|    i_0_16/i_106/A1               OR2_X4        Fall  0.8410 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN               OR2_X4        Fall  0.8870 0.0460 0.0100 0.803561 12.6626  13.4661           4       64.2746                | 
|    i_0_16/sgo__sro_c17/A1        NOR2_X4       Fall  0.8870 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN        NOR2_X4       Rise  0.9100 0.0230 0.0160 0.664307 5.62671  6.29102           2       64.2746                | 
|    i_0_16/i_102/A1               NAND2_X2      Rise  0.9100 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_102/ZN               NAND2_X2      Fall  0.9280 0.0180 0.0100 0.418283 5.79642  6.2147            2       64.2746                | 
|    i_0_16/i_101/A1               OR2_X4        Fall  0.9280 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN               OR2_X4        Fall  0.9740 0.0460 0.0110 1.43526  12.6626  14.0978           4       64.2746                | 
|    i_0_16/sgo__sro_c34/A1        NOR2_X4       Fall  0.9740 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN        NOR2_X4       Rise  0.9970 0.0230 0.0150 0.483668 5.62671  6.11038           2       65.0112                | 
|    i_0_16/i_97/A1                NAND2_X2      Rise  0.9970 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_97/ZN                NAND2_X2      Fall  1.0150 0.0180 0.0100 0.290515 5.79642  6.08693           2       57.8683                | 
|    i_0_16/i_96/A1                OR2_X4        Fall  1.0150 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN                OR2_X4        Fall  1.0610 0.0460 0.0110 1.56034  12.6626  14.2229           4       57.8683                | 
|    i_0_16/sgo__sro_c51/A1        NOR2_X4       Fall  1.0620 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN        NOR2_X4       Rise  1.0850 0.0230 0.0160 0.596843 5.62671  6.22355           2       48.9397                | 
|    i_0_16/i_92/A1                NAND2_X2      Rise  1.0850 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_92/ZN                NAND2_X2      Fall  1.1030 0.0180 0.0100 0.514298 5.79642  6.31072           2       48.9397                | 
|    i_0_16/i_91/A1                OR2_X4        Fall  1.1030 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_91/ZN                OR2_X4        Fall  1.1470 0.0440 0.0100 0.905805 10.6409  11.5467           3       61.7076                | 
|    i_0_16/i_89/A1                NOR3_X4       Fall  1.1470 0.0000 0.0100          5.11236                                                   | 
|    i_0_16/i_89/ZN                NOR3_X4       Rise  1.1860 0.0390 0.0320 0.49731  8.52857  9.02588           2       61.7076                | 
|    i_0_16/i_88/A1                NAND2_X4      Rise  1.1860 0.0000 0.0320          5.95497                                                   | 
|    i_0_16/i_88/ZN                NAND2_X4      Fall  1.2050 0.0190 0.0120 0.415327 9.18451  9.59984           2       61.7076                | 
|    i_0_16/i_87/A1                NOR2_X4       Fall  1.2050 0.0000 0.0120          5.59465                                                   | 
|    i_0_16/i_87/ZN                NOR2_X4       Rise  1.2320 0.0270 0.0190 0.46552  8.52857  8.99409           2       61.7076                | 
|    i_0_16/i_86/A1                NAND2_X4      Rise  1.2320 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_86/ZN                NAND2_X4      Fall  1.2480 0.0160 0.0090 0.757927 7.44844  8.20637           3       54.8549                | 
|    i_0_16/i_85/A1                OR3_X4        Fall  1.2480 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_85/ZN                OR3_X4        Fall  1.3060 0.0580 0.0120 0.430593 6.71456  7.14516           3       54.8549                | 
|    i_0_16/i_84/A1                OR2_X4        Fall  1.3060 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_84/ZN                OR2_X4        Fall  1.3480 0.0420 0.0080 0.335093 5.79642  6.13151           2       54.8549                | 
|    i_0_16/i_83/A1                OR2_X4        Fall  1.3480 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_83/ZN                OR2_X4        Fall  1.3880 0.0400 0.0080 0.349687 5.79642  6.14611           2       59.9777                | 
|    i_0_16/i_82/A1                OR2_X4        Fall  1.3880 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_82/ZN                OR2_X4        Fall  1.4340 0.0460 0.0110 2.33896  12.6626  15.0015           4       59.9777                | 
|    i_0_16/CLOCK_sgo__sro_c107/A1 NOR2_X4       Fall  1.4350 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/CLOCK_sgo__sro_c107/ZN NOR2_X4       Rise  1.4600 0.0250 0.0170 0.781322 6.7348   7.51612           2       64.1964                | 
|    i_0_16/i_78/A1                NAND2_X4      Rise  1.4600 0.0000 0.0170          5.95497                                                   | 
|    i_0_16/i_78/ZN                NAND2_X4      Fall  1.4790 0.0190 0.0110 1.1128   12.6626  13.7754           4       58.6193                | 
|    i_0_16/sgo__sro_c68/A1        NOR2_X4       Fall  1.4790 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c68/ZN        NOR2_X4       Rise  1.5020 0.0230 0.0150 0.45266  5.62671  6.07937           2       64.665                 | 
|    i_0_16/i_74/A1                NAND2_X2      Rise  1.5020 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_74/ZN                NAND2_X2      Fall  1.5220 0.0200 0.0110 0.510101 7.44844  7.95854           3       64.665                 | 
|    i_0_16/i_73/A1                OR3_X4        Fall  1.5220 0.0000 0.0110          2.6267                                                    | 
|    i_0_16/i_73/ZN                OR3_X4        Fall  1.5850 0.0630 0.0140 1.33306  11.559   12.8921           4       64.665                 | 
|    i_0_16/i_71/A1                NOR3_X4       Fall  1.5850 0.0000 0.0140          5.11236                                                   | 
|    i_0_16/i_71/ZN                NOR3_X4       Rise  1.6200 0.0350 0.0270 0.30592  5.62671  5.93263           2       67.8513                | 
|    i_0_16/i_70/A1                NAND2_X2      Rise  1.6200 0.0000 0.0270          3.0531                                                    | 
|    i_0_16/i_70/ZN                NAND2_X2      Fall  1.6410 0.0210 0.0130 0.542871 5.70476  6.24763           2       67.8513                | 
|    i_0_16/i_66/B                 XOR2_X1       Fall  1.6410 0.0000 0.0130          2.41145                                                   | 
|    i_0_16/i_66/Z                 XOR2_X1       Fall  1.6980 0.0570 0.0130 0.174828 1.59229  1.76712           1       67.8513                | 
|    i_0_16/p_0[61]                              Fall  1.6980 0.0000                                                                           | 
|    i_0_0_61/A                    MUX2_X2       Fall  1.6980 0.0000 0.0130          1.55658                                                   | 
|    i_0_0_61/Z                    MUX2_X2       Fall  1.7630 0.0650 0.0150 0.216722 10       10.2167           1       67.8513                | 
|    Res[61]                                     Fall  1.7630 0.0000 0.0150          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       58.471   c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.7630        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0370        | 
-------------------------------------------------------------


 Timing Path to Res[62] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[62] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       58.471   c    K        | 
|    clk_gate_accumulator_reg/CK   CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK  CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       48.9397  FA   K        | 
|    CTS_L2_c_tid0_24/A            CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z            CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      65.0112  F    K        | 
| Data Path:                                                                                                                                   | 
|    multiplicand_reg[0]/CK        DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q         DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       57.1987  F             | 
|    drc_ipo_c15/A                 BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                 BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      57.1987                | 
|    i_0_16/Res_imm[0]                           Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3               OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN               OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       57.1987                | 
|    i_0_16/i_122/A1               OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN               OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       57.1987                | 
|    i_0_16/i_121/A1               OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN               OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       57.1987                | 
|    i_0_16/i_120/A1               OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN               OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       57.1987                | 
|    i_0_16/i_119/A1               OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN               OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       57.1987                | 
|    i_0_16/i_118/A1               OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN               OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       57.1987                | 
|    i_0_16/i_117/A1               NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN               NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       57.1987                | 
|    i_0_16/i_116/A1               NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN               NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       57.1987                | 
|    i_0_16/i_115/A1               NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN               NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       65.0112                | 
|    i_0_16/i_114/A1               NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN               NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       63.6161                | 
|    i_0_16/i_113/A1               OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN               OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       65.0112                | 
|    i_0_16/i_112/A1               OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN               OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       64.2746                | 
|    i_0_16/i_111/A1               OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN               OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       64.2746                | 
|    i_0_16/sgo__sro_c85/A1        NOR2_X4       Fall  0.8000 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN        NOR2_X4       Rise  0.8230 0.0230 0.0150 0.407006 5.62671  6.03372           2       64.2746                | 
|    i_0_16/i_107/A1               NAND2_X2      Rise  0.8230 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_107/ZN               NAND2_X2      Fall  0.8410 0.0180 0.0100 0.421921 5.79642  6.21834           2       64.2746                | 
|    i_0_16/i_106/A1               OR2_X4        Fall  0.8410 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN               OR2_X4        Fall  0.8870 0.0460 0.0100 0.803561 12.6626  13.4661           4       64.2746                | 
|    i_0_16/sgo__sro_c17/A1        NOR2_X4       Fall  0.8870 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN        NOR2_X4       Rise  0.9100 0.0230 0.0160 0.664307 5.62671  6.29102           2       64.2746                | 
|    i_0_16/i_102/A1               NAND2_X2      Rise  0.9100 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_102/ZN               NAND2_X2      Fall  0.9280 0.0180 0.0100 0.418283 5.79642  6.2147            2       64.2746                | 
|    i_0_16/i_101/A1               OR2_X4        Fall  0.9280 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN               OR2_X4        Fall  0.9740 0.0460 0.0110 1.43526  12.6626  14.0978           4       64.2746                | 
|    i_0_16/sgo__sro_c34/A1        NOR2_X4       Fall  0.9740 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN        NOR2_X4       Rise  0.9970 0.0230 0.0150 0.483668 5.62671  6.11038           2       65.0112                | 
|    i_0_16/i_97/A1                NAND2_X2      Rise  0.9970 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_97/ZN                NAND2_X2      Fall  1.0150 0.0180 0.0100 0.290515 5.79642  6.08693           2       57.8683                | 
|    i_0_16/i_96/A1                OR2_X4        Fall  1.0150 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN                OR2_X4        Fall  1.0610 0.0460 0.0110 1.56034  12.6626  14.2229           4       57.8683                | 
|    i_0_16/sgo__sro_c51/A1        NOR2_X4       Fall  1.0620 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN        NOR2_X4       Rise  1.0850 0.0230 0.0160 0.596843 5.62671  6.22355           2       48.9397                | 
|    i_0_16/i_92/A1                NAND2_X2      Rise  1.0850 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_92/ZN                NAND2_X2      Fall  1.1030 0.0180 0.0100 0.514298 5.79642  6.31072           2       48.9397                | 
|    i_0_16/i_91/A1                OR2_X4        Fall  1.1030 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_91/ZN                OR2_X4        Fall  1.1470 0.0440 0.0100 0.905805 10.6409  11.5467           3       61.7076                | 
|    i_0_16/i_89/A1                NOR3_X4       Fall  1.1470 0.0000 0.0100          5.11236                                                   | 
|    i_0_16/i_89/ZN                NOR3_X4       Rise  1.1860 0.0390 0.0320 0.49731  8.52857  9.02588           2       61.7076                | 
|    i_0_16/i_88/A1                NAND2_X4      Rise  1.1860 0.0000 0.0320          5.95497                                                   | 
|    i_0_16/i_88/ZN                NAND2_X4      Fall  1.2050 0.0190 0.0120 0.415327 9.18451  9.59984           2       61.7076                | 
|    i_0_16/i_87/A1                NOR2_X4       Fall  1.2050 0.0000 0.0120          5.59465                                                   | 
|    i_0_16/i_87/ZN                NOR2_X4       Rise  1.2320 0.0270 0.0190 0.46552  8.52857  8.99409           2       61.7076                | 
|    i_0_16/i_86/A1                NAND2_X4      Rise  1.2320 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_86/ZN                NAND2_X4      Fall  1.2480 0.0160 0.0090 0.757927 7.44844  8.20637           3       54.8549                | 
|    i_0_16/i_85/A1                OR3_X4        Fall  1.2480 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_85/ZN                OR3_X4        Fall  1.3060 0.0580 0.0120 0.430593 6.71456  7.14516           3       54.8549                | 
|    i_0_16/i_84/A1                OR2_X4        Fall  1.3060 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_84/ZN                OR2_X4        Fall  1.3480 0.0420 0.0080 0.335093 5.79642  6.13151           2       54.8549                | 
|    i_0_16/i_83/A1                OR2_X4        Fall  1.3480 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_83/ZN                OR2_X4        Fall  1.3880 0.0400 0.0080 0.349687 5.79642  6.14611           2       59.9777                | 
|    i_0_16/i_82/A1                OR2_X4        Fall  1.3880 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_82/ZN                OR2_X4        Fall  1.4340 0.0460 0.0110 2.33896  12.6626  15.0015           4       59.9777                | 
|    i_0_16/CLOCK_sgo__sro_c107/A1 NOR2_X4       Fall  1.4350 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/CLOCK_sgo__sro_c107/ZN NOR2_X4       Rise  1.4600 0.0250 0.0170 0.781322 6.7348   7.51612           2       64.1964                | 
|    i_0_16/i_78/A1                NAND2_X4      Rise  1.4600 0.0000 0.0170          5.95497                                                   | 
|    i_0_16/i_78/ZN                NAND2_X4      Fall  1.4790 0.0190 0.0110 1.1128   12.6626  13.7754           4       58.6193                | 
|    i_0_16/sgo__sro_c68/A1        NOR2_X4       Fall  1.4790 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c68/ZN        NOR2_X4       Rise  1.5020 0.0230 0.0150 0.45266  5.62671  6.07937           2       64.665                 | 
|    i_0_16/i_74/A1                NAND2_X2      Rise  1.5020 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_74/ZN                NAND2_X2      Fall  1.5220 0.0200 0.0110 0.510101 7.44844  7.95854           3       64.665                 | 
|    i_0_16/i_73/A1                OR3_X4        Fall  1.5220 0.0000 0.0110          2.6267                                                    | 
|    i_0_16/i_73/ZN                OR3_X4        Fall  1.5850 0.0630 0.0140 1.33306  11.559   12.8921           4       64.665                 | 
|    i_0_16/i_71/A1                NOR3_X4       Fall  1.5850 0.0000 0.0140          5.11236                                                   | 
|    i_0_16/i_71/ZN                NOR3_X4       Rise  1.6200 0.0350 0.0270 0.30592  5.62671  5.93263           2       67.8513                | 
|    i_0_16/i_70/A1                NAND2_X2      Rise  1.6200 0.0000 0.0270          3.0531                                                    | 
|    i_0_16/i_70/ZN                NAND2_X2      Fall  1.6410 0.0210 0.0130 0.542871 5.70476  6.24763           2       67.8513                | 
|    i_0_16/i_69/A1                NOR2_X2       Fall  1.6410 0.0000 0.0130          2.69887                                                   | 
|    i_0_16/i_69/ZN                NOR2_X2       Rise  1.6690 0.0280 0.0180 0.374019 4.17264  4.54666           2       67.8513                | 
|    i_0_16/i_67/B                 XNOR2_X1      Rise  1.6690 0.0000 0.0180          2.57361                                                   | 
|    i_0_16/i_67/ZN                XNOR2_X1      Rise  1.7100 0.0410 0.0190 0.243502 1.59229  1.83579           1       67.8513                | 
|    i_0_16/p_0[62]                              Rise  1.7100 0.0000                                                                           | 
|    i_0_0_62/A                    MUX2_X2       Rise  1.7100 0.0000 0.0190          1.59229                                                   | 
|    i_0_0_62/Z                    MUX2_X2       Rise  1.7620 0.0520 0.0180 0.362329 10       10.3623           1       67.8513                | 
|    Res[62]                                     Rise  1.7620 0.0000 0.0180          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       58.471   c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.7620        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0380        | 
-------------------------------------------------------------


 Timing Path to OVF 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : OVF 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       58.471   c    K        | 
|    clk_gate_accumulator_reg/CK   CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK  CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       48.9397  FA   K        | 
|    CTS_L2_c_tid0_24/A            CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z            CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      65.0112  F    K        | 
| Data Path:                                                                                                                                   | 
|    multiplicand_reg[0]/CK        DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q         DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       57.1987  F             | 
|    drc_ipo_c15/A                 BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                 BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      57.1987                | 
|    i_0_16/Res_imm[0]                           Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3               OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN               OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       57.1987                | 
|    i_0_16/i_122/A1               OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN               OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       57.1987                | 
|    i_0_16/i_121/A1               OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN               OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       57.1987                | 
|    i_0_16/i_120/A1               OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN               OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       57.1987                | 
|    i_0_16/i_119/A1               OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN               OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       57.1987                | 
|    i_0_16/i_118/A1               OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN               OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       57.1987                | 
|    i_0_16/i_117/A1               NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN               NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       57.1987                | 
|    i_0_16/i_116/A1               NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN               NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       57.1987                | 
|    i_0_16/i_115/A1               NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN               NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       65.0112                | 
|    i_0_16/i_114/A1               NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN               NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       63.6161                | 
|    i_0_16/i_113/A1               OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN               OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       65.0112                | 
|    i_0_16/i_112/A1               OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN               OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       64.2746                | 
|    i_0_16/i_111/A1               OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN               OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       64.2746                | 
|    i_0_16/sgo__sro_c85/A1        NOR2_X4       Fall  0.8000 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN        NOR2_X4       Rise  0.8230 0.0230 0.0150 0.407006 5.62671  6.03372           2       64.2746                | 
|    i_0_16/i_107/A1               NAND2_X2      Rise  0.8230 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_107/ZN               NAND2_X2      Fall  0.8410 0.0180 0.0100 0.421921 5.79642  6.21834           2       64.2746                | 
|    i_0_16/i_106/A1               OR2_X4        Fall  0.8410 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN               OR2_X4        Fall  0.8870 0.0460 0.0100 0.803561 12.6626  13.4661           4       64.2746                | 
|    i_0_16/sgo__sro_c17/A1        NOR2_X4       Fall  0.8870 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN        NOR2_X4       Rise  0.9100 0.0230 0.0160 0.664307 5.62671  6.29102           2       64.2746                | 
|    i_0_16/i_102/A1               NAND2_X2      Rise  0.9100 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_102/ZN               NAND2_X2      Fall  0.9280 0.0180 0.0100 0.418283 5.79642  6.2147            2       64.2746                | 
|    i_0_16/i_101/A1               OR2_X4        Fall  0.9280 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN               OR2_X4        Fall  0.9740 0.0460 0.0110 1.43526  12.6626  14.0978           4       64.2746                | 
|    i_0_16/sgo__sro_c34/A1        NOR2_X4       Fall  0.9740 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN        NOR2_X4       Rise  0.9970 0.0230 0.0150 0.483668 5.62671  6.11038           2       65.0112                | 
|    i_0_16/i_97/A1                NAND2_X2      Rise  0.9970 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_97/ZN                NAND2_X2      Fall  1.0150 0.0180 0.0100 0.290515 5.79642  6.08693           2       57.8683                | 
|    i_0_16/i_96/A1                OR2_X4        Fall  1.0150 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN                OR2_X4        Fall  1.0610 0.0460 0.0110 1.56034  12.6626  14.2229           4       57.8683                | 
|    i_0_16/sgo__sro_c51/A1        NOR2_X4       Fall  1.0620 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN        NOR2_X4       Rise  1.0850 0.0230 0.0160 0.596843 5.62671  6.22355           2       48.9397                | 
|    i_0_16/i_92/A1                NAND2_X2      Rise  1.0850 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_92/ZN                NAND2_X2      Fall  1.1030 0.0180 0.0100 0.514298 5.79642  6.31072           2       48.9397                | 
|    i_0_16/i_91/A1                OR2_X4        Fall  1.1030 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_91/ZN                OR2_X4        Fall  1.1470 0.0440 0.0100 0.905805 10.6409  11.5467           3       61.7076                | 
|    i_0_16/i_89/A1                NOR3_X4       Fall  1.1470 0.0000 0.0100          5.11236                                                   | 
|    i_0_16/i_89/ZN                NOR3_X4       Rise  1.1860 0.0390 0.0320 0.49731  8.52857  9.02588           2       61.7076                | 
|    i_0_16/i_88/A1                NAND2_X4      Rise  1.1860 0.0000 0.0320          5.95497                                                   | 
|    i_0_16/i_88/ZN                NAND2_X4      Fall  1.2050 0.0190 0.0120 0.415327 9.18451  9.59984           2       61.7076                | 
|    i_0_16/i_87/A1                NOR2_X4       Fall  1.2050 0.0000 0.0120          5.59465                                                   | 
|    i_0_16/i_87/ZN                NOR2_X4       Rise  1.2320 0.0270 0.0190 0.46552  8.52857  8.99409           2       61.7076                | 
|    i_0_16/i_86/A1                NAND2_X4      Rise  1.2320 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_86/ZN                NAND2_X4      Fall  1.2480 0.0160 0.0090 0.757927 7.44844  8.20637           3       54.8549                | 
|    i_0_16/i_85/A1                OR3_X4        Fall  1.2480 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_85/ZN                OR3_X4        Fall  1.3060 0.0580 0.0120 0.430593 6.71456  7.14516           3       54.8549                | 
|    i_0_16/i_84/A1                OR2_X4        Fall  1.3060 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_84/ZN                OR2_X4        Fall  1.3480 0.0420 0.0080 0.335093 5.79642  6.13151           2       54.8549                | 
|    i_0_16/i_83/A1                OR2_X4        Fall  1.3480 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_83/ZN                OR2_X4        Fall  1.3880 0.0400 0.0080 0.349687 5.79642  6.14611           2       59.9777                | 
|    i_0_16/i_82/A1                OR2_X4        Fall  1.3880 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_82/ZN                OR2_X4        Fall  1.4340 0.0460 0.0110 2.33896  12.6626  15.0015           4       59.9777                | 
|    i_0_16/CLOCK_sgo__sro_c107/A1 NOR2_X4       Fall  1.4350 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/CLOCK_sgo__sro_c107/ZN NOR2_X4       Rise  1.4600 0.0250 0.0170 0.781322 6.7348   7.51612           2       64.1964                | 
|    i_0_16/i_78/A1                NAND2_X4      Rise  1.4600 0.0000 0.0170          5.95497                                                   | 
|    i_0_16/i_78/ZN                NAND2_X4      Fall  1.4790 0.0190 0.0110 1.1128   12.6626  13.7754           4       58.6193                | 
|    i_0_16/sgo__sro_c68/A1        NOR2_X4       Fall  1.4790 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c68/ZN        NOR2_X4       Rise  1.5020 0.0230 0.0150 0.45266  5.62671  6.07937           2       64.665                 | 
|    i_0_16/i_74/A1                NAND2_X2      Rise  1.5020 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_74/ZN                NAND2_X2      Fall  1.5220 0.0200 0.0110 0.510101 7.44844  7.95854           3       64.665                 | 
|    i_0_16/i_73/A1                OR3_X4        Fall  1.5220 0.0000 0.0110          2.6267                                                    | 
|    i_0_16/i_73/ZN                OR3_X4        Fall  1.5850 0.0630 0.0140 1.33306  11.559   12.8921           4       64.665                 | 
|    i_0_16/i_71/A1                NOR3_X4       Fall  1.5850 0.0000 0.0140          5.11236                                                   | 
|    i_0_16/i_71/ZN                NOR3_X4       Rise  1.6200 0.0350 0.0270 0.30592  5.62671  5.93263           2       67.8513                | 
|    i_0_16/i_70/A1                NAND2_X2      Rise  1.6200 0.0000 0.0270          3.0531                                                    | 
|    i_0_16/i_70/ZN                NAND2_X2      Fall  1.6410 0.0210 0.0130 0.542871 5.70476  6.24763           2       67.8513                | 
|    i_0_16/i_69/A1                NOR2_X2       Fall  1.6410 0.0000 0.0130          2.69887                                                   | 
|    i_0_16/i_69/ZN                NOR2_X2       Rise  1.6690 0.0280 0.0180 0.374019 4.17264  4.54666           2       67.8513                | 
|    i_0_16/i_68/A1                NAND2_X1      Rise  1.6690 0.0000 0.0180          1.59903                                                   | 
|    i_0_16/i_68/ZN                NAND2_X1      Fall  1.6910 0.0220 0.0120 0.93751  3.58181  4.51932           1       50.6362                | 
|    i_0_16/p_0[63]                              Fall  1.6910 0.0000                                                                           | 
|    i_0_0_63/A3                   AND3_X4       Fall  1.6910 0.0000 0.0120          3.2395                                                    | 
|    i_0_0_63/ZN                   AND3_X4       Fall  1.7320 0.0410 0.0090 2.47699  16.7731  19.25             2       50.6362                | 
|    i_0_0_0/A1                    NOR2_X4       Fall  1.7330 0.0010 0.0090          5.59465                                                   | 
|    i_0_0_0/ZN                    NOR2_X4       Rise  1.7610 0.0280 0.0190 0.258349 10       10.2583           1       63.6161                | 
|    OVF                                         Rise  1.7610 0.0000 0.0190          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       58.471   c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.7610        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0390        | 
-------------------------------------------------------------


 Timing Path to Res[63] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[63] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       58.471   c    K        | 
|    clk_gate_accumulator_reg/CK   CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK  CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       48.9397  FA   K        | 
|    CTS_L2_c_tid0_24/A            CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z            CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      65.0112  F    K        | 
| Data Path:                                                                                                                                   | 
|    multiplicand_reg[0]/CK        DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q         DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       57.1987  F             | 
|    drc_ipo_c15/A                 BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                 BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      57.1987                | 
|    i_0_16/Res_imm[0]                           Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3               OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN               OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       57.1987                | 
|    i_0_16/i_122/A1               OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN               OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       57.1987                | 
|    i_0_16/i_121/A1               OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN               OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       57.1987                | 
|    i_0_16/i_120/A1               OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN               OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       57.1987                | 
|    i_0_16/i_119/A1               OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN               OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       57.1987                | 
|    i_0_16/i_118/A1               OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN               OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       57.1987                | 
|    i_0_16/i_117/A1               NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN               NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       57.1987                | 
|    i_0_16/i_116/A1               NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN               NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       57.1987                | 
|    i_0_16/i_115/A1               NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN               NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       65.0112                | 
|    i_0_16/i_114/A1               NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN               NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       63.6161                | 
|    i_0_16/i_113/A1               OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN               OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       65.0112                | 
|    i_0_16/i_112/A1               OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN               OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       64.2746                | 
|    i_0_16/i_111/A1               OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN               OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       64.2746                | 
|    i_0_16/sgo__sro_c85/A1        NOR2_X4       Fall  0.8000 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN        NOR2_X4       Rise  0.8230 0.0230 0.0150 0.407006 5.62671  6.03372           2       64.2746                | 
|    i_0_16/i_107/A1               NAND2_X2      Rise  0.8230 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_107/ZN               NAND2_X2      Fall  0.8410 0.0180 0.0100 0.421921 5.79642  6.21834           2       64.2746                | 
|    i_0_16/i_106/A1               OR2_X4        Fall  0.8410 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN               OR2_X4        Fall  0.8870 0.0460 0.0100 0.803561 12.6626  13.4661           4       64.2746                | 
|    i_0_16/sgo__sro_c17/A1        NOR2_X4       Fall  0.8870 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN        NOR2_X4       Rise  0.9100 0.0230 0.0160 0.664307 5.62671  6.29102           2       64.2746                | 
|    i_0_16/i_102/A1               NAND2_X2      Rise  0.9100 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_102/ZN               NAND2_X2      Fall  0.9280 0.0180 0.0100 0.418283 5.79642  6.2147            2       64.2746                | 
|    i_0_16/i_101/A1               OR2_X4        Fall  0.9280 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN               OR2_X4        Fall  0.9740 0.0460 0.0110 1.43526  12.6626  14.0978           4       64.2746                | 
|    i_0_16/sgo__sro_c34/A1        NOR2_X4       Fall  0.9740 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN        NOR2_X4       Rise  0.9970 0.0230 0.0150 0.483668 5.62671  6.11038           2       65.0112                | 
|    i_0_16/i_97/A1                NAND2_X2      Rise  0.9970 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_97/ZN                NAND2_X2      Fall  1.0150 0.0180 0.0100 0.290515 5.79642  6.08693           2       57.8683                | 
|    i_0_16/i_96/A1                OR2_X4        Fall  1.0150 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN                OR2_X4        Fall  1.0610 0.0460 0.0110 1.56034  12.6626  14.2229           4       57.8683                | 
|    i_0_16/sgo__sro_c51/A1        NOR2_X4       Fall  1.0620 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN        NOR2_X4       Rise  1.0850 0.0230 0.0160 0.596843 5.62671  6.22355           2       48.9397                | 
|    i_0_16/i_92/A1                NAND2_X2      Rise  1.0850 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_92/ZN                NAND2_X2      Fall  1.1030 0.0180 0.0100 0.514298 5.79642  6.31072           2       48.9397                | 
|    i_0_16/i_91/A1                OR2_X4        Fall  1.1030 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_91/ZN                OR2_X4        Fall  1.1470 0.0440 0.0100 0.905805 10.6409  11.5467           3       61.7076                | 
|    i_0_16/i_89/A1                NOR3_X4       Fall  1.1470 0.0000 0.0100          5.11236                                                   | 
|    i_0_16/i_89/ZN                NOR3_X4       Rise  1.1860 0.0390 0.0320 0.49731  8.52857  9.02588           2       61.7076                | 
|    i_0_16/i_88/A1                NAND2_X4      Rise  1.1860 0.0000 0.0320          5.95497                                                   | 
|    i_0_16/i_88/ZN                NAND2_X4      Fall  1.2050 0.0190 0.0120 0.415327 9.18451  9.59984           2       61.7076                | 
|    i_0_16/i_87/A1                NOR2_X4       Fall  1.2050 0.0000 0.0120          5.59465                                                   | 
|    i_0_16/i_87/ZN                NOR2_X4       Rise  1.2320 0.0270 0.0190 0.46552  8.52857  8.99409           2       61.7076                | 
|    i_0_16/i_86/A1                NAND2_X4      Rise  1.2320 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_86/ZN                NAND2_X4      Fall  1.2480 0.0160 0.0090 0.757927 7.44844  8.20637           3       54.8549                | 
|    i_0_16/i_85/A1                OR3_X4        Fall  1.2480 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_85/ZN                OR3_X4        Fall  1.3060 0.0580 0.0120 0.430593 6.71456  7.14516           3       54.8549                | 
|    i_0_16/i_84/A1                OR2_X4        Fall  1.3060 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_84/ZN                OR2_X4        Fall  1.3480 0.0420 0.0080 0.335093 5.79642  6.13151           2       54.8549                | 
|    i_0_16/i_83/A1                OR2_X4        Fall  1.3480 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_83/ZN                OR2_X4        Fall  1.3880 0.0400 0.0080 0.349687 5.79642  6.14611           2       59.9777                | 
|    i_0_16/i_82/A1                OR2_X4        Fall  1.3880 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_82/ZN                OR2_X4        Fall  1.4340 0.0460 0.0110 2.33896  12.6626  15.0015           4       59.9777                | 
|    i_0_16/CLOCK_sgo__sro_c107/A1 NOR2_X4       Fall  1.4350 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/CLOCK_sgo__sro_c107/ZN NOR2_X4       Rise  1.4600 0.0250 0.0170 0.781322 6.7348   7.51612           2       64.1964                | 
|    i_0_16/i_78/A1                NAND2_X4      Rise  1.4600 0.0000 0.0170          5.95497                                                   | 
|    i_0_16/i_78/ZN                NAND2_X4      Fall  1.4790 0.0190 0.0110 1.1128   12.6626  13.7754           4       58.6193                | 
|    i_0_16/sgo__sro_c68/A1        NOR2_X4       Fall  1.4790 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c68/ZN        NOR2_X4       Rise  1.5020 0.0230 0.0150 0.45266  5.62671  6.07937           2       64.665                 | 
|    i_0_16/i_74/A1                NAND2_X2      Rise  1.5020 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_74/ZN                NAND2_X2      Fall  1.5220 0.0200 0.0110 0.510101 7.44844  7.95854           3       64.665                 | 
|    i_0_16/i_73/A1                OR3_X4        Fall  1.5220 0.0000 0.0110          2.6267                                                    | 
|    i_0_16/i_73/ZN                OR3_X4        Fall  1.5850 0.0630 0.0140 1.33306  11.559   12.8921           4       64.665                 | 
|    i_0_16/i_71/A1                NOR3_X4       Fall  1.5850 0.0000 0.0140          5.11236                                                   | 
|    i_0_16/i_71/ZN                NOR3_X4       Rise  1.6200 0.0350 0.0270 0.30592  5.62671  5.93263           2       67.8513                | 
|    i_0_16/i_70/A1                NAND2_X2      Rise  1.6200 0.0000 0.0270          3.0531                                                    | 
|    i_0_16/i_70/ZN                NAND2_X2      Fall  1.6410 0.0210 0.0130 0.542871 5.70476  6.24763           2       67.8513                | 
|    i_0_16/i_69/A1                NOR2_X2       Fall  1.6410 0.0000 0.0130          2.69887                                                   | 
|    i_0_16/i_69/ZN                NOR2_X2       Rise  1.6690 0.0280 0.0180 0.374019 4.17264  4.54666           2       67.8513                | 
|    i_0_16/i_68/A1                NAND2_X1      Rise  1.6690 0.0000 0.0180          1.59903                                                   | 
|    i_0_16/i_68/ZN                NAND2_X1      Fall  1.6910 0.0220 0.0120 0.93751  3.58181  4.51932           1       50.6362                | 
|    i_0_16/p_0[63]                              Fall  1.6910 0.0000                                                                           | 
|    i_0_0_63/A3                   AND3_X4       Fall  1.6910 0.0000 0.0120          3.2395                                                    | 
|    i_0_0_63/ZN                   AND3_X4       Fall  1.7320 0.0410 0.0090 2.47699  16.7731  19.25             2       50.6362                | 
|    Res[63]                                     Fall  1.7330 0.0010 0.0090          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       58.471   c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.7330        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0670        | 
-------------------------------------------------------------


 Timing Path to Res[60] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[60] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       58.471   c    K        | 
|    clk_gate_accumulator_reg/CK   CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK  CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       48.9397  FA   K        | 
|    CTS_L2_c_tid0_24/A            CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z            CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      65.0112  F    K        | 
| Data Path:                                                                                                                                   | 
|    multiplicand_reg[0]/CK        DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q         DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       57.1987  F             | 
|    drc_ipo_c15/A                 BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                 BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      57.1987                | 
|    i_0_16/Res_imm[0]                           Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3               OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN               OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       57.1987                | 
|    i_0_16/i_122/A1               OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN               OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       57.1987                | 
|    i_0_16/i_121/A1               OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN               OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       57.1987                | 
|    i_0_16/i_120/A1               OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN               OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       57.1987                | 
|    i_0_16/i_119/A1               OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN               OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       57.1987                | 
|    i_0_16/i_118/A1               OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN               OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       57.1987                | 
|    i_0_16/i_117/A1               NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN               NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       57.1987                | 
|    i_0_16/i_116/A1               NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN               NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       57.1987                | 
|    i_0_16/i_115/A1               NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN               NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       65.0112                | 
|    i_0_16/i_114/A1               NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN               NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       63.6161                | 
|    i_0_16/i_113/A1               OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN               OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       65.0112                | 
|    i_0_16/i_112/A1               OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN               OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       64.2746                | 
|    i_0_16/i_111/A1               OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN               OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       64.2746                | 
|    i_0_16/sgo__sro_c85/A1        NOR2_X4       Fall  0.8000 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN        NOR2_X4       Rise  0.8230 0.0230 0.0150 0.407006 5.62671  6.03372           2       64.2746                | 
|    i_0_16/i_107/A1               NAND2_X2      Rise  0.8230 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_107/ZN               NAND2_X2      Fall  0.8410 0.0180 0.0100 0.421921 5.79642  6.21834           2       64.2746                | 
|    i_0_16/i_106/A1               OR2_X4        Fall  0.8410 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN               OR2_X4        Fall  0.8870 0.0460 0.0100 0.803561 12.6626  13.4661           4       64.2746                | 
|    i_0_16/sgo__sro_c17/A1        NOR2_X4       Fall  0.8870 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN        NOR2_X4       Rise  0.9100 0.0230 0.0160 0.664307 5.62671  6.29102           2       64.2746                | 
|    i_0_16/i_102/A1               NAND2_X2      Rise  0.9100 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_102/ZN               NAND2_X2      Fall  0.9280 0.0180 0.0100 0.418283 5.79642  6.2147            2       64.2746                | 
|    i_0_16/i_101/A1               OR2_X4        Fall  0.9280 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN               OR2_X4        Fall  0.9740 0.0460 0.0110 1.43526  12.6626  14.0978           4       64.2746                | 
|    i_0_16/sgo__sro_c34/A1        NOR2_X4       Fall  0.9740 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN        NOR2_X4       Rise  0.9970 0.0230 0.0150 0.483668 5.62671  6.11038           2       65.0112                | 
|    i_0_16/i_97/A1                NAND2_X2      Rise  0.9970 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_97/ZN                NAND2_X2      Fall  1.0150 0.0180 0.0100 0.290515 5.79642  6.08693           2       57.8683                | 
|    i_0_16/i_96/A1                OR2_X4        Fall  1.0150 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN                OR2_X4        Fall  1.0610 0.0460 0.0110 1.56034  12.6626  14.2229           4       57.8683                | 
|    i_0_16/sgo__sro_c51/A1        NOR2_X4       Fall  1.0620 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN        NOR2_X4       Rise  1.0850 0.0230 0.0160 0.596843 5.62671  6.22355           2       48.9397                | 
|    i_0_16/i_92/A1                NAND2_X2      Rise  1.0850 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_92/ZN                NAND2_X2      Fall  1.1030 0.0180 0.0100 0.514298 5.79642  6.31072           2       48.9397                | 
|    i_0_16/i_91/A1                OR2_X4        Fall  1.1030 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_91/ZN                OR2_X4        Fall  1.1470 0.0440 0.0100 0.905805 10.6409  11.5467           3       61.7076                | 
|    i_0_16/i_89/A1                NOR3_X4       Fall  1.1470 0.0000 0.0100          5.11236                                                   | 
|    i_0_16/i_89/ZN                NOR3_X4       Rise  1.1860 0.0390 0.0320 0.49731  8.52857  9.02588           2       61.7076                | 
|    i_0_16/i_88/A1                NAND2_X4      Rise  1.1860 0.0000 0.0320          5.95497                                                   | 
|    i_0_16/i_88/ZN                NAND2_X4      Fall  1.2050 0.0190 0.0120 0.415327 9.18451  9.59984           2       61.7076                | 
|    i_0_16/i_87/A1                NOR2_X4       Fall  1.2050 0.0000 0.0120          5.59465                                                   | 
|    i_0_16/i_87/ZN                NOR2_X4       Rise  1.2320 0.0270 0.0190 0.46552  8.52857  8.99409           2       61.7076                | 
|    i_0_16/i_86/A1                NAND2_X4      Rise  1.2320 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_86/ZN                NAND2_X4      Fall  1.2480 0.0160 0.0090 0.757927 7.44844  8.20637           3       54.8549                | 
|    i_0_16/i_85/A1                OR3_X4        Fall  1.2480 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_85/ZN                OR3_X4        Fall  1.3060 0.0580 0.0120 0.430593 6.71456  7.14516           3       54.8549                | 
|    i_0_16/i_84/A1                OR2_X4        Fall  1.3060 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_84/ZN                OR2_X4        Fall  1.3480 0.0420 0.0080 0.335093 5.79642  6.13151           2       54.8549                | 
|    i_0_16/i_83/A1                OR2_X4        Fall  1.3480 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_83/ZN                OR2_X4        Fall  1.3880 0.0400 0.0080 0.349687 5.79642  6.14611           2       59.9777                | 
|    i_0_16/i_82/A1                OR2_X4        Fall  1.3880 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_82/ZN                OR2_X4        Fall  1.4340 0.0460 0.0110 2.33896  12.6626  15.0015           4       59.9777                | 
|    i_0_16/CLOCK_sgo__sro_c107/A1 NOR2_X4       Fall  1.4350 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/CLOCK_sgo__sro_c107/ZN NOR2_X4       Rise  1.4600 0.0250 0.0170 0.781322 6.7348   7.51612           2       64.1964                | 
|    i_0_16/i_78/A1                NAND2_X4      Rise  1.4600 0.0000 0.0170          5.95497                                                   | 
|    i_0_16/i_78/ZN                NAND2_X4      Fall  1.4790 0.0190 0.0110 1.1128   12.6626  13.7754           4       58.6193                | 
|    i_0_16/sgo__sro_c68/A1        NOR2_X4       Fall  1.4790 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c68/ZN        NOR2_X4       Rise  1.5020 0.0230 0.0150 0.45266  5.62671  6.07937           2       64.665                 | 
|    i_0_16/i_74/A1                NAND2_X2      Rise  1.5020 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_74/ZN                NAND2_X2      Fall  1.5220 0.0200 0.0110 0.510101 7.44844  7.95854           3       64.665                 | 
|    i_0_16/i_73/A1                OR3_X4        Fall  1.5220 0.0000 0.0110          2.6267                                                    | 
|    i_0_16/i_73/ZN                OR3_X4        Fall  1.5850 0.0630 0.0140 1.33306  11.559   12.8921           4       64.665                 | 
|    i_0_16/i_71/A1                NOR3_X4       Fall  1.5850 0.0000 0.0140          5.11236                                                   | 
|    i_0_16/i_71/ZN                NOR3_X4       Rise  1.6200 0.0350 0.0270 0.30592  5.62671  5.93263           2       67.8513                | 
|    i_0_16/i_65/B                 XNOR2_X1      Rise  1.6200 0.0000 0.0270          2.57361                                                   | 
|    i_0_16/i_65/ZN                XNOR2_X1      Rise  1.6620 0.0420 0.0170 0.289065 0.94642  1.23549           1       67.8513                | 
|    i_0_16/p_0[60]                              Rise  1.6620 0.0000                                                                           | 
|    i_0_0_60/A                    MUX2_X1       Rise  1.6620 0.0000 0.0170          0.94642                                                   | 
|    i_0_0_60/Z                    MUX2_X1       Rise  1.7230 0.0610 0.0290 0.469238 10       10.4692           1       67.8513                | 
|    Res[60]                                     Rise  1.7230 0.0000 0.0290          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       58.471   c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.7230        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0770        | 
-------------------------------------------------------------


 Timing Path to Res[58] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[58] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       58.471   c    K        | 
|    clk_gate_accumulator_reg/CK   CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK  CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       48.9397  FA   K        | 
|    CTS_L2_c_tid0_24/A            CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z            CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      65.0112  F    K        | 
| Data Path:                                                                                                                                   | 
|    multiplicand_reg[0]/CK        DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q         DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       57.1987  F             | 
|    drc_ipo_c15/A                 BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                 BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      57.1987                | 
|    i_0_16/Res_imm[0]                           Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3               OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN               OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       57.1987                | 
|    i_0_16/i_122/A1               OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN               OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       57.1987                | 
|    i_0_16/i_121/A1               OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN               OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       57.1987                | 
|    i_0_16/i_120/A1               OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN               OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       57.1987                | 
|    i_0_16/i_119/A1               OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN               OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       57.1987                | 
|    i_0_16/i_118/A1               OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN               OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       57.1987                | 
|    i_0_16/i_117/A1               NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN               NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       57.1987                | 
|    i_0_16/i_116/A1               NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN               NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       57.1987                | 
|    i_0_16/i_115/A1               NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN               NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       65.0112                | 
|    i_0_16/i_114/A1               NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN               NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       63.6161                | 
|    i_0_16/i_113/A1               OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN               OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       65.0112                | 
|    i_0_16/i_112/A1               OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN               OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       64.2746                | 
|    i_0_16/i_111/A1               OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN               OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       64.2746                | 
|    i_0_16/sgo__sro_c85/A1        NOR2_X4       Fall  0.8000 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN        NOR2_X4       Rise  0.8230 0.0230 0.0150 0.407006 5.62671  6.03372           2       64.2746                | 
|    i_0_16/i_107/A1               NAND2_X2      Rise  0.8230 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_107/ZN               NAND2_X2      Fall  0.8410 0.0180 0.0100 0.421921 5.79642  6.21834           2       64.2746                | 
|    i_0_16/i_106/A1               OR2_X4        Fall  0.8410 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN               OR2_X4        Fall  0.8870 0.0460 0.0100 0.803561 12.6626  13.4661           4       64.2746                | 
|    i_0_16/sgo__sro_c17/A1        NOR2_X4       Fall  0.8870 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN        NOR2_X4       Rise  0.9100 0.0230 0.0160 0.664307 5.62671  6.29102           2       64.2746                | 
|    i_0_16/i_102/A1               NAND2_X2      Rise  0.9100 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_102/ZN               NAND2_X2      Fall  0.9280 0.0180 0.0100 0.418283 5.79642  6.2147            2       64.2746                | 
|    i_0_16/i_101/A1               OR2_X4        Fall  0.9280 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN               OR2_X4        Fall  0.9740 0.0460 0.0110 1.43526  12.6626  14.0978           4       64.2746                | 
|    i_0_16/sgo__sro_c34/A1        NOR2_X4       Fall  0.9740 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN        NOR2_X4       Rise  0.9970 0.0230 0.0150 0.483668 5.62671  6.11038           2       65.0112                | 
|    i_0_16/i_97/A1                NAND2_X2      Rise  0.9970 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_97/ZN                NAND2_X2      Fall  1.0150 0.0180 0.0100 0.290515 5.79642  6.08693           2       57.8683                | 
|    i_0_16/i_96/A1                OR2_X4        Fall  1.0150 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN                OR2_X4        Fall  1.0610 0.0460 0.0110 1.56034  12.6626  14.2229           4       57.8683                | 
|    i_0_16/sgo__sro_c51/A1        NOR2_X4       Fall  1.0620 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN        NOR2_X4       Rise  1.0850 0.0230 0.0160 0.596843 5.62671  6.22355           2       48.9397                | 
|    i_0_16/i_92/A1                NAND2_X2      Rise  1.0850 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_92/ZN                NAND2_X2      Fall  1.1030 0.0180 0.0100 0.514298 5.79642  6.31072           2       48.9397                | 
|    i_0_16/i_91/A1                OR2_X4        Fall  1.1030 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_91/ZN                OR2_X4        Fall  1.1470 0.0440 0.0100 0.905805 10.6409  11.5467           3       61.7076                | 
|    i_0_16/i_89/A1                NOR3_X4       Fall  1.1470 0.0000 0.0100          5.11236                                                   | 
|    i_0_16/i_89/ZN                NOR3_X4       Rise  1.1860 0.0390 0.0320 0.49731  8.52857  9.02588           2       61.7076                | 
|    i_0_16/i_88/A1                NAND2_X4      Rise  1.1860 0.0000 0.0320          5.95497                                                   | 
|    i_0_16/i_88/ZN                NAND2_X4      Fall  1.2050 0.0190 0.0120 0.415327 9.18451  9.59984           2       61.7076                | 
|    i_0_16/i_87/A1                NOR2_X4       Fall  1.2050 0.0000 0.0120          5.59465                                                   | 
|    i_0_16/i_87/ZN                NOR2_X4       Rise  1.2320 0.0270 0.0190 0.46552  8.52857  8.99409           2       61.7076                | 
|    i_0_16/i_86/A1                NAND2_X4      Rise  1.2320 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_86/ZN                NAND2_X4      Fall  1.2480 0.0160 0.0090 0.757927 7.44844  8.20637           3       54.8549                | 
|    i_0_16/i_85/A1                OR3_X4        Fall  1.2480 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_85/ZN                OR3_X4        Fall  1.3060 0.0580 0.0120 0.430593 6.71456  7.14516           3       54.8549                | 
|    i_0_16/i_84/A1                OR2_X4        Fall  1.3060 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_84/ZN                OR2_X4        Fall  1.3480 0.0420 0.0080 0.335093 5.79642  6.13151           2       54.8549                | 
|    i_0_16/i_83/A1                OR2_X4        Fall  1.3480 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_83/ZN                OR2_X4        Fall  1.3880 0.0400 0.0080 0.349687 5.79642  6.14611           2       59.9777                | 
|    i_0_16/i_82/A1                OR2_X4        Fall  1.3880 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_82/ZN                OR2_X4        Fall  1.4340 0.0460 0.0110 2.33896  12.6626  15.0015           4       59.9777                | 
|    i_0_16/CLOCK_sgo__sro_c107/A1 NOR2_X4       Fall  1.4350 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/CLOCK_sgo__sro_c107/ZN NOR2_X4       Rise  1.4600 0.0250 0.0170 0.781322 6.7348   7.51612           2       64.1964                | 
|    i_0_16/i_78/A1                NAND2_X4      Rise  1.4600 0.0000 0.0170          5.95497                                                   | 
|    i_0_16/i_78/ZN                NAND2_X4      Fall  1.4790 0.0190 0.0110 1.1128   12.6626  13.7754           4       58.6193                | 
|    i_0_16/sgo__sro_c68/A1        NOR2_X4       Fall  1.4790 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c68/ZN        NOR2_X4       Rise  1.5020 0.0230 0.0150 0.45266  5.62671  6.07937           2       64.665                 | 
|    i_0_16/i_74/A1                NAND2_X2      Rise  1.5020 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_74/ZN                NAND2_X2      Fall  1.5220 0.0200 0.0110 0.510101 7.44844  7.95854           3       64.665                 | 
|    i_0_16/i_73/A1                OR3_X4        Fall  1.5220 0.0000 0.0110          2.6267                                                    | 
|    i_0_16/i_73/ZN                OR3_X4        Fall  1.5850 0.0630 0.0140 1.33306  11.559   12.8921           4       64.665                 | 
|    i_0_16/i_63/B                 XOR2_X1       Fall  1.5850 0.0000 0.0140          2.41145                                                   | 
|    i_0_16/i_63/Z                 XOR2_X1       Fall  1.6410 0.0560 0.0140 0.301854 0.94642  1.24827           1       67.8513                | 
|    i_0_16/p_0[58]                              Fall  1.6410 0.0000                                                                           | 
|    i_0_0_58/A                    MUX2_X1       Fall  1.6410 0.0000 0.0140          0.907039                                                  | 
|    i_0_0_58/Z                    MUX2_X1       Fall  1.7180 0.0770 0.0210 0.15764  10       10.1576           1       67.8513                | 
|    Res[58]                                     Fall  1.7180 0.0000 0.0210          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       58.471   c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.7180        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0820        | 
-------------------------------------------------------------


 Timing Path to Res[59] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[59] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       58.471   c    K        | 
|    clk_gate_accumulator_reg/CK   CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK  CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       48.9397  FA   K        | 
|    CTS_L2_c_tid0_24/A            CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z            CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      65.0112  F    K        | 
| Data Path:                                                                                                                                   | 
|    multiplicand_reg[0]/CK        DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q         DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       57.1987  F             | 
|    drc_ipo_c15/A                 BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                 BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      57.1987                | 
|    i_0_16/Res_imm[0]                           Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3               OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN               OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       57.1987                | 
|    i_0_16/i_122/A1               OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN               OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       57.1987                | 
|    i_0_16/i_121/A1               OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN               OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       57.1987                | 
|    i_0_16/i_120/A1               OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN               OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       57.1987                | 
|    i_0_16/i_119/A1               OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN               OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       57.1987                | 
|    i_0_16/i_118/A1               OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN               OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       57.1987                | 
|    i_0_16/i_117/A1               NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN               NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       57.1987                | 
|    i_0_16/i_116/A1               NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN               NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       57.1987                | 
|    i_0_16/i_115/A1               NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN               NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       65.0112                | 
|    i_0_16/i_114/A1               NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN               NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       63.6161                | 
|    i_0_16/i_113/A1               OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN               OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       65.0112                | 
|    i_0_16/i_112/A1               OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN               OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       64.2746                | 
|    i_0_16/i_111/A1               OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN               OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       64.2746                | 
|    i_0_16/sgo__sro_c85/A1        NOR2_X4       Fall  0.8000 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN        NOR2_X4       Rise  0.8230 0.0230 0.0150 0.407006 5.62671  6.03372           2       64.2746                | 
|    i_0_16/i_107/A1               NAND2_X2      Rise  0.8230 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_107/ZN               NAND2_X2      Fall  0.8410 0.0180 0.0100 0.421921 5.79642  6.21834           2       64.2746                | 
|    i_0_16/i_106/A1               OR2_X4        Fall  0.8410 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN               OR2_X4        Fall  0.8870 0.0460 0.0100 0.803561 12.6626  13.4661           4       64.2746                | 
|    i_0_16/sgo__sro_c17/A1        NOR2_X4       Fall  0.8870 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN        NOR2_X4       Rise  0.9100 0.0230 0.0160 0.664307 5.62671  6.29102           2       64.2746                | 
|    i_0_16/i_102/A1               NAND2_X2      Rise  0.9100 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_102/ZN               NAND2_X2      Fall  0.9280 0.0180 0.0100 0.418283 5.79642  6.2147            2       64.2746                | 
|    i_0_16/i_101/A1               OR2_X4        Fall  0.9280 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN               OR2_X4        Fall  0.9740 0.0460 0.0110 1.43526  12.6626  14.0978           4       64.2746                | 
|    i_0_16/sgo__sro_c34/A1        NOR2_X4       Fall  0.9740 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN        NOR2_X4       Rise  0.9970 0.0230 0.0150 0.483668 5.62671  6.11038           2       65.0112                | 
|    i_0_16/i_97/A1                NAND2_X2      Rise  0.9970 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_97/ZN                NAND2_X2      Fall  1.0150 0.0180 0.0100 0.290515 5.79642  6.08693           2       57.8683                | 
|    i_0_16/i_96/A1                OR2_X4        Fall  1.0150 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN                OR2_X4        Fall  1.0610 0.0460 0.0110 1.56034  12.6626  14.2229           4       57.8683                | 
|    i_0_16/sgo__sro_c51/A1        NOR2_X4       Fall  1.0620 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN        NOR2_X4       Rise  1.0850 0.0230 0.0160 0.596843 5.62671  6.22355           2       48.9397                | 
|    i_0_16/i_92/A1                NAND2_X2      Rise  1.0850 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_92/ZN                NAND2_X2      Fall  1.1030 0.0180 0.0100 0.514298 5.79642  6.31072           2       48.9397                | 
|    i_0_16/i_91/A1                OR2_X4        Fall  1.1030 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_91/ZN                OR2_X4        Fall  1.1470 0.0440 0.0100 0.905805 10.6409  11.5467           3       61.7076                | 
|    i_0_16/i_89/A1                NOR3_X4       Fall  1.1470 0.0000 0.0100          5.11236                                                   | 
|    i_0_16/i_89/ZN                NOR3_X4       Rise  1.1860 0.0390 0.0320 0.49731  8.52857  9.02588           2       61.7076                | 
|    i_0_16/i_88/A1                NAND2_X4      Rise  1.1860 0.0000 0.0320          5.95497                                                   | 
|    i_0_16/i_88/ZN                NAND2_X4      Fall  1.2050 0.0190 0.0120 0.415327 9.18451  9.59984           2       61.7076                | 
|    i_0_16/i_87/A1                NOR2_X4       Fall  1.2050 0.0000 0.0120          5.59465                                                   | 
|    i_0_16/i_87/ZN                NOR2_X4       Rise  1.2320 0.0270 0.0190 0.46552  8.52857  8.99409           2       61.7076                | 
|    i_0_16/i_86/A1                NAND2_X4      Rise  1.2320 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_86/ZN                NAND2_X4      Fall  1.2480 0.0160 0.0090 0.757927 7.44844  8.20637           3       54.8549                | 
|    i_0_16/i_85/A1                OR3_X4        Fall  1.2480 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_85/ZN                OR3_X4        Fall  1.3060 0.0580 0.0120 0.430593 6.71456  7.14516           3       54.8549                | 
|    i_0_16/i_84/A1                OR2_X4        Fall  1.3060 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_84/ZN                OR2_X4        Fall  1.3480 0.0420 0.0080 0.335093 5.79642  6.13151           2       54.8549                | 
|    i_0_16/i_83/A1                OR2_X4        Fall  1.3480 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_83/ZN                OR2_X4        Fall  1.3880 0.0400 0.0080 0.349687 5.79642  6.14611           2       59.9777                | 
|    i_0_16/i_82/A1                OR2_X4        Fall  1.3880 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_82/ZN                OR2_X4        Fall  1.4340 0.0460 0.0110 2.33896  12.6626  15.0015           4       59.9777                | 
|    i_0_16/CLOCK_sgo__sro_c107/A1 NOR2_X4       Fall  1.4350 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/CLOCK_sgo__sro_c107/ZN NOR2_X4       Rise  1.4600 0.0250 0.0170 0.781322 6.7348   7.51612           2       64.1964                | 
|    i_0_16/i_78/A1                NAND2_X4      Rise  1.4600 0.0000 0.0170          5.95497                                                   | 
|    i_0_16/i_78/ZN                NAND2_X4      Fall  1.4790 0.0190 0.0110 1.1128   12.6626  13.7754           4       58.6193                | 
|    i_0_16/sgo__sro_c68/A1        NOR2_X4       Fall  1.4790 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c68/ZN        NOR2_X4       Rise  1.5020 0.0230 0.0150 0.45266  5.62671  6.07937           2       64.665                 | 
|    i_0_16/i_74/A1                NAND2_X2      Rise  1.5020 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_74/ZN                NAND2_X2      Fall  1.5220 0.0200 0.0110 0.510101 7.44844  7.95854           3       64.665                 | 
|    i_0_16/i_73/A1                OR3_X4        Fall  1.5220 0.0000 0.0110          2.6267                                                    | 
|    i_0_16/i_73/ZN                OR3_X4        Fall  1.5850 0.0630 0.0140 1.33306  11.559   12.8921           4       64.665                 | 
|    i_0_16/i_72/A1                NOR2_X1       Fall  1.5850 0.0000 0.0140          1.41309                                                   | 
|    i_0_16/i_72/ZN                NOR2_X1       Rise  1.6160 0.0310 0.0210 0.303673 2.57361  2.87728           1       67.8513                | 
|    i_0_16/i_64/B                 XNOR2_X1      Rise  1.6160 0.0000 0.0210          2.57361                                                   | 
|    i_0_16/i_64/ZN                XNOR2_X1      Rise  1.6560 0.0400 0.0170 0.263354 0.94642  1.20977           1       67.8513                | 
|    i_0_16/p_0[59]                              Rise  1.6560 0.0000                                                                           | 
|    i_0_0_59/A                    MUX2_X1       Rise  1.6560 0.0000 0.0170          0.94642                                                   | 
|    i_0_0_59/Z                    MUX2_X1       Rise  1.7170 0.0610 0.0280 0.120066 10       10.1201           1       67.8513                | 
|    Res[59]                                     Rise  1.7170 0.0000 0.0280          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       58.471   c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.7170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0830        | 
-------------------------------------------------------------


 Timing Path to Res[57] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[57] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       58.471   c    K        | 
|    clk_gate_accumulator_reg/CK   CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK  CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       48.9397  FA   K        | 
|    CTS_L2_c_tid0_24/A            CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z            CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      65.0112  F    K        | 
| Data Path:                                                                                                                                   | 
|    multiplicand_reg[0]/CK        DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q         DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       57.1987  F             | 
|    drc_ipo_c15/A                 BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                 BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      57.1987                | 
|    i_0_16/Res_imm[0]                           Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3               OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN               OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       57.1987                | 
|    i_0_16/i_122/A1               OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN               OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       57.1987                | 
|    i_0_16/i_121/A1               OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN               OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       57.1987                | 
|    i_0_16/i_120/A1               OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN               OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       57.1987                | 
|    i_0_16/i_119/A1               OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN               OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       57.1987                | 
|    i_0_16/i_118/A1               OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN               OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       57.1987                | 
|    i_0_16/i_117/A1               NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN               NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       57.1987                | 
|    i_0_16/i_116/A1               NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN               NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       57.1987                | 
|    i_0_16/i_115/A1               NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN               NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       65.0112                | 
|    i_0_16/i_114/A1               NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN               NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       63.6161                | 
|    i_0_16/i_113/A1               OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN               OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       65.0112                | 
|    i_0_16/i_112/A1               OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN               OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       64.2746                | 
|    i_0_16/i_111/A1               OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN               OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       64.2746                | 
|    i_0_16/sgo__sro_c85/A1        NOR2_X4       Fall  0.8000 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN        NOR2_X4       Rise  0.8230 0.0230 0.0150 0.407006 5.62671  6.03372           2       64.2746                | 
|    i_0_16/i_107/A1               NAND2_X2      Rise  0.8230 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_107/ZN               NAND2_X2      Fall  0.8410 0.0180 0.0100 0.421921 5.79642  6.21834           2       64.2746                | 
|    i_0_16/i_106/A1               OR2_X4        Fall  0.8410 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN               OR2_X4        Fall  0.8870 0.0460 0.0100 0.803561 12.6626  13.4661           4       64.2746                | 
|    i_0_16/sgo__sro_c17/A1        NOR2_X4       Fall  0.8870 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN        NOR2_X4       Rise  0.9100 0.0230 0.0160 0.664307 5.62671  6.29102           2       64.2746                | 
|    i_0_16/i_102/A1               NAND2_X2      Rise  0.9100 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_102/ZN               NAND2_X2      Fall  0.9280 0.0180 0.0100 0.418283 5.79642  6.2147            2       64.2746                | 
|    i_0_16/i_101/A1               OR2_X4        Fall  0.9280 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN               OR2_X4        Fall  0.9740 0.0460 0.0110 1.43526  12.6626  14.0978           4       64.2746                | 
|    i_0_16/sgo__sro_c34/A1        NOR2_X4       Fall  0.9740 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN        NOR2_X4       Rise  0.9970 0.0230 0.0150 0.483668 5.62671  6.11038           2       65.0112                | 
|    i_0_16/i_97/A1                NAND2_X2      Rise  0.9970 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_97/ZN                NAND2_X2      Fall  1.0150 0.0180 0.0100 0.290515 5.79642  6.08693           2       57.8683                | 
|    i_0_16/i_96/A1                OR2_X4        Fall  1.0150 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN                OR2_X4        Fall  1.0610 0.0460 0.0110 1.56034  12.6626  14.2229           4       57.8683                | 
|    i_0_16/sgo__sro_c51/A1        NOR2_X4       Fall  1.0620 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN        NOR2_X4       Rise  1.0850 0.0230 0.0160 0.596843 5.62671  6.22355           2       48.9397                | 
|    i_0_16/i_92/A1                NAND2_X2      Rise  1.0850 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_92/ZN                NAND2_X2      Fall  1.1030 0.0180 0.0100 0.514298 5.79642  6.31072           2       48.9397                | 
|    i_0_16/i_91/A1                OR2_X4        Fall  1.1030 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_91/ZN                OR2_X4        Fall  1.1470 0.0440 0.0100 0.905805 10.6409  11.5467           3       61.7076                | 
|    i_0_16/i_89/A1                NOR3_X4       Fall  1.1470 0.0000 0.0100          5.11236                                                   | 
|    i_0_16/i_89/ZN                NOR3_X4       Rise  1.1860 0.0390 0.0320 0.49731  8.52857  9.02588           2       61.7076                | 
|    i_0_16/i_88/A1                NAND2_X4      Rise  1.1860 0.0000 0.0320          5.95497                                                   | 
|    i_0_16/i_88/ZN                NAND2_X4      Fall  1.2050 0.0190 0.0120 0.415327 9.18451  9.59984           2       61.7076                | 
|    i_0_16/i_87/A1                NOR2_X4       Fall  1.2050 0.0000 0.0120          5.59465                                                   | 
|    i_0_16/i_87/ZN                NOR2_X4       Rise  1.2320 0.0270 0.0190 0.46552  8.52857  8.99409           2       61.7076                | 
|    i_0_16/i_86/A1                NAND2_X4      Rise  1.2320 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_86/ZN                NAND2_X4      Fall  1.2480 0.0160 0.0090 0.757927 7.44844  8.20637           3       54.8549                | 
|    i_0_16/i_85/A1                OR3_X4        Fall  1.2480 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_85/ZN                OR3_X4        Fall  1.3060 0.0580 0.0120 0.430593 6.71456  7.14516           3       54.8549                | 
|    i_0_16/i_84/A1                OR2_X4        Fall  1.3060 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_84/ZN                OR2_X4        Fall  1.3480 0.0420 0.0080 0.335093 5.79642  6.13151           2       54.8549                | 
|    i_0_16/i_83/A1                OR2_X4        Fall  1.3480 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_83/ZN                OR2_X4        Fall  1.3880 0.0400 0.0080 0.349687 5.79642  6.14611           2       59.9777                | 
|    i_0_16/i_82/A1                OR2_X4        Fall  1.3880 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_82/ZN                OR2_X4        Fall  1.4340 0.0460 0.0110 2.33896  12.6626  15.0015           4       59.9777                | 
|    i_0_16/CLOCK_sgo__sro_c107/A1 NOR2_X4       Fall  1.4350 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/CLOCK_sgo__sro_c107/ZN NOR2_X4       Rise  1.4600 0.0250 0.0170 0.781322 6.7348   7.51612           2       64.1964                | 
|    i_0_16/i_78/A1                NAND2_X4      Rise  1.4600 0.0000 0.0170          5.95497                                                   | 
|    i_0_16/i_78/ZN                NAND2_X4      Fall  1.4790 0.0190 0.0110 1.1128   12.6626  13.7754           4       58.6193                | 
|    i_0_16/sgo__sro_c68/A1        NOR2_X4       Fall  1.4790 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c68/ZN        NOR2_X4       Rise  1.5020 0.0230 0.0150 0.45266  5.62671  6.07937           2       64.665                 | 
|    i_0_16/i_74/A1                NAND2_X2      Rise  1.5020 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_74/ZN                NAND2_X2      Fall  1.5220 0.0200 0.0110 0.510101 7.44844  7.95854           3       64.665                 | 
|    i_0_16/i_73/A1                OR3_X4        Fall  1.5220 0.0000 0.0110          2.6267                                                    | 
|    i_0_16/i_73/ZN                OR3_X4        Fall  1.5850 0.0630 0.0140 1.33306  11.559   12.8921           4       64.665                 | 
|    i_0_16/i_61/A1                AND2_X1       Fall  1.5850 0.0000 0.0140          0.874832                                                  | 
|    i_0_16/i_61/ZN                AND2_X1       Fall  1.6150 0.0300 0.0060 0.175361 0.94642  1.12178           1       64.665                 | 
|    i_0_16/p_0[57]                              Fall  1.6150 0.0000                                                                           | 
|    i_0_0_57/A                    MUX2_X1       Fall  1.6150 0.0000 0.0060          0.907039                                                  | 
|    i_0_0_57/Z                    MUX2_X1       Fall  1.6890 0.0740 0.0210 0.255874 10       10.2559           1       64.665                 | 
|    Res[57]                                     Fall  1.6890 0.0000 0.0210          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       58.471   c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.6890        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1110        | 
-------------------------------------------------------------


 Timing Path to Res[56] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[56] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       58.471   c    K        | 
|    clk_gate_accumulator_reg/CK   CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK  CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       48.9397  FA   K        | 
|    CTS_L2_c_tid0_24/A            CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z            CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      65.0112  F    K        | 
| Data Path:                                                                                                                                   | 
|    multiplicand_reg[0]/CK        DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q         DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       57.1987  F             | 
|    drc_ipo_c15/A                 BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                 BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      57.1987                | 
|    i_0_16/Res_imm[0]                           Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3               OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN               OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       57.1987                | 
|    i_0_16/i_122/A1               OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN               OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       57.1987                | 
|    i_0_16/i_121/A1               OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN               OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       57.1987                | 
|    i_0_16/i_120/A1               OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN               OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       57.1987                | 
|    i_0_16/i_119/A1               OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN               OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       57.1987                | 
|    i_0_16/i_118/A1               OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN               OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       57.1987                | 
|    i_0_16/i_117/A1               NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN               NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       57.1987                | 
|    i_0_16/i_116/A1               NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN               NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       57.1987                | 
|    i_0_16/i_115/A1               NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN               NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       65.0112                | 
|    i_0_16/i_114/A1               NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN               NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       63.6161                | 
|    i_0_16/i_113/A1               OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN               OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       65.0112                | 
|    i_0_16/i_112/A1               OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN               OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       64.2746                | 
|    i_0_16/i_111/A1               OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN               OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       64.2746                | 
|    i_0_16/sgo__sro_c85/A1        NOR2_X4       Fall  0.8000 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN        NOR2_X4       Rise  0.8230 0.0230 0.0150 0.407006 5.62671  6.03372           2       64.2746                | 
|    i_0_16/i_107/A1               NAND2_X2      Rise  0.8230 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_107/ZN               NAND2_X2      Fall  0.8410 0.0180 0.0100 0.421921 5.79642  6.21834           2       64.2746                | 
|    i_0_16/i_106/A1               OR2_X4        Fall  0.8410 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN               OR2_X4        Fall  0.8870 0.0460 0.0100 0.803561 12.6626  13.4661           4       64.2746                | 
|    i_0_16/sgo__sro_c17/A1        NOR2_X4       Fall  0.8870 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN        NOR2_X4       Rise  0.9100 0.0230 0.0160 0.664307 5.62671  6.29102           2       64.2746                | 
|    i_0_16/i_102/A1               NAND2_X2      Rise  0.9100 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_102/ZN               NAND2_X2      Fall  0.9280 0.0180 0.0100 0.418283 5.79642  6.2147            2       64.2746                | 
|    i_0_16/i_101/A1               OR2_X4        Fall  0.9280 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN               OR2_X4        Fall  0.9740 0.0460 0.0110 1.43526  12.6626  14.0978           4       64.2746                | 
|    i_0_16/sgo__sro_c34/A1        NOR2_X4       Fall  0.9740 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN        NOR2_X4       Rise  0.9970 0.0230 0.0150 0.483668 5.62671  6.11038           2       65.0112                | 
|    i_0_16/i_97/A1                NAND2_X2      Rise  0.9970 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_97/ZN                NAND2_X2      Fall  1.0150 0.0180 0.0100 0.290515 5.79642  6.08693           2       57.8683                | 
|    i_0_16/i_96/A1                OR2_X4        Fall  1.0150 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN                OR2_X4        Fall  1.0610 0.0460 0.0110 1.56034  12.6626  14.2229           4       57.8683                | 
|    i_0_16/sgo__sro_c51/A1        NOR2_X4       Fall  1.0620 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN        NOR2_X4       Rise  1.0850 0.0230 0.0160 0.596843 5.62671  6.22355           2       48.9397                | 
|    i_0_16/i_92/A1                NAND2_X2      Rise  1.0850 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_92/ZN                NAND2_X2      Fall  1.1030 0.0180 0.0100 0.514298 5.79642  6.31072           2       48.9397                | 
|    i_0_16/i_91/A1                OR2_X4        Fall  1.1030 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_91/ZN                OR2_X4        Fall  1.1470 0.0440 0.0100 0.905805 10.6409  11.5467           3       61.7076                | 
|    i_0_16/i_89/A1                NOR3_X4       Fall  1.1470 0.0000 0.0100          5.11236                                                   | 
|    i_0_16/i_89/ZN                NOR3_X4       Rise  1.1860 0.0390 0.0320 0.49731  8.52857  9.02588           2       61.7076                | 
|    i_0_16/i_88/A1                NAND2_X4      Rise  1.1860 0.0000 0.0320          5.95497                                                   | 
|    i_0_16/i_88/ZN                NAND2_X4      Fall  1.2050 0.0190 0.0120 0.415327 9.18451  9.59984           2       61.7076                | 
|    i_0_16/i_87/A1                NOR2_X4       Fall  1.2050 0.0000 0.0120          5.59465                                                   | 
|    i_0_16/i_87/ZN                NOR2_X4       Rise  1.2320 0.0270 0.0190 0.46552  8.52857  8.99409           2       61.7076                | 
|    i_0_16/i_86/A1                NAND2_X4      Rise  1.2320 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_86/ZN                NAND2_X4      Fall  1.2480 0.0160 0.0090 0.757927 7.44844  8.20637           3       54.8549                | 
|    i_0_16/i_85/A1                OR3_X4        Fall  1.2480 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_85/ZN                OR3_X4        Fall  1.3060 0.0580 0.0120 0.430593 6.71456  7.14516           3       54.8549                | 
|    i_0_16/i_84/A1                OR2_X4        Fall  1.3060 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_84/ZN                OR2_X4        Fall  1.3480 0.0420 0.0080 0.335093 5.79642  6.13151           2       54.8549                | 
|    i_0_16/i_83/A1                OR2_X4        Fall  1.3480 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_83/ZN                OR2_X4        Fall  1.3880 0.0400 0.0080 0.349687 5.79642  6.14611           2       59.9777                | 
|    i_0_16/i_82/A1                OR2_X4        Fall  1.3880 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_82/ZN                OR2_X4        Fall  1.4340 0.0460 0.0110 2.33896  12.6626  15.0015           4       59.9777                | 
|    i_0_16/CLOCK_sgo__sro_c107/A1 NOR2_X4       Fall  1.4350 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/CLOCK_sgo__sro_c107/ZN NOR2_X4       Rise  1.4600 0.0250 0.0170 0.781322 6.7348   7.51612           2       64.1964                | 
|    i_0_16/i_78/A1                NAND2_X4      Rise  1.4600 0.0000 0.0170          5.95497                                                   | 
|    i_0_16/i_78/ZN                NAND2_X4      Fall  1.4790 0.0190 0.0110 1.1128   12.6626  13.7754           4       58.6193                | 
|    i_0_16/sgo__sro_c68/A1        NOR2_X4       Fall  1.4790 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c68/ZN        NOR2_X4       Rise  1.5020 0.0230 0.0150 0.45266  5.62671  6.07937           2       64.665                 | 
|    i_0_16/i_74/A1                NAND2_X2      Rise  1.5020 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_74/ZN                NAND2_X2      Fall  1.5220 0.0200 0.0110 0.510101 7.44844  7.95854           3       64.665                 | 
|    i_0_16/i_60/B                 XOR2_X1       Fall  1.5220 0.0000 0.0110          2.41145                                                   | 
|    i_0_16/i_60/Z                 XOR2_X1       Fall  1.5770 0.0550 0.0140 0.14169  0.94642  1.08811           1       64.665                 | 
|    i_0_16/p_0[56]                              Fall  1.5770 0.0000                                                                           | 
|    i_0_0_56/A                    MUX2_X1       Fall  1.5770 0.0000 0.0140          0.907039                                                  | 
|    i_0_0_56/Z                    MUX2_X1       Fall  1.6540 0.0770 0.0200 0.119787 10       10.1198           1       64.665                 | 
|    Res[56]                                     Fall  1.6540 0.0000 0.0200          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       58.471   c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.6540        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1460        | 
-------------------------------------------------------------


 Timing Path to Res[54] 
  
 Path Start Point : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : Res[54] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       58.471   c    K        | 
|    clk_gate_accumulator_reg/CK   CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK  CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       48.9397  FA   K        | 
|    CTS_L2_c_tid0_24/A            CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z            CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      65.0112  F    K        | 
| Data Path:                                                                                                                                   | 
|    multiplicand_reg[0]/CK        DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
|    multiplicand_reg[0]/Q         DFF_X1        Fall  0.2180 0.1030 0.0110 0.508933 6.58518  7.09411           1       57.1987  F             | 
|    drc_ipo_c15/A                 BUF_X8        Fall  0.2180 0.0000 0.0110          5.81013                                                   | 
|    drc_ipo_c15/Z                 BUF_X8        Fall  0.2480 0.0300 0.0080 9.38639  23.7519  33.1383           20      57.1987                | 
|    i_0_16/Res_imm[0]                           Fall  0.2480 0.0000                                                                           | 
|    i_0_16/i_123/A3               OR3_X4        Fall  0.2480 0.0000 0.0080          3.25625                                                   | 
|    i_0_16/i_123/ZN               OR3_X4        Fall  0.3210 0.0730 0.0120 0.634895 6.71456  7.34946           3       57.1987                | 
|    i_0_16/i_122/A1               OR2_X4        Fall  0.3210 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_122/ZN               OR2_X4        Fall  0.3630 0.0420 0.0090 0.592206 5.79642  6.38863           2       57.1987                | 
|    i_0_16/i_121/A1               OR2_X4        Fall  0.3630 0.0000 0.0090          2.74663                                                   | 
|    i_0_16/i_121/ZN               OR2_X4        Fall  0.4050 0.0420 0.0090 0.830894 7.44844  8.27934           3       57.1987                | 
|    i_0_16/i_120/A1               OR3_X4        Fall  0.4050 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_120/ZN               OR3_X4        Fall  0.4630 0.0580 0.0120 0.663124 6.71456  7.37769           3       57.1987                | 
|    i_0_16/i_119/A1               OR2_X4        Fall  0.4630 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_119/ZN               OR2_X4        Fall  0.5060 0.0430 0.0090 0.794062 7.44844  8.2425            3       57.1987                | 
|    i_0_16/i_118/A1               OR3_X4        Fall  0.5060 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_118/ZN               OR3_X4        Fall  0.5670 0.0610 0.0130 0.565847 10.1027  10.6685           3       57.1987                | 
|    i_0_16/i_117/A1               NOR2_X4       Fall  0.5670 0.0000 0.0130          5.59465                                                   | 
|    i_0_16/i_117/ZN               NOR2_X4       Rise  0.5950 0.0280 0.0180 0.512132 8.52857  9.0407            2       57.1987                | 
|    i_0_16/i_116/A1               NAND2_X4      Rise  0.5950 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_116/ZN               NAND2_X4      Fall  0.6120 0.0170 0.0090 0.425622 9.18451  9.61013           2       57.1987                | 
|    i_0_16/i_115/A1               NOR2_X4       Fall  0.6120 0.0000 0.0090          5.59465                                                   | 
|    i_0_16/i_115/ZN               NOR2_X4       Rise  0.6380 0.0260 0.0180 0.447983 8.52857  8.97656           2       65.0112                | 
|    i_0_16/i_114/A1               NAND2_X4      Rise  0.6380 0.0000 0.0180          5.95497                                                   | 
|    i_0_16/i_114/ZN               NAND2_X4      Fall  0.6540 0.0160 0.0090 0.860537 7.44844  8.30898           3       63.6161                | 
|    i_0_16/i_113/A1               OR3_X4        Fall  0.6540 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_113/ZN               OR3_X4        Fall  0.7130 0.0590 0.0120 0.861307 6.71456  7.57587           3       65.0112                | 
|    i_0_16/i_112/A1               OR2_X4        Fall  0.7130 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_112/ZN               OR2_X4        Fall  0.7550 0.0420 0.0080 0.418387 5.79642  6.21481           2       64.2746                | 
|    i_0_16/i_111/A1               OR2_X4        Fall  0.7550 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_111/ZN               OR2_X4        Fall  0.8000 0.0450 0.0100 0.998678 12.6626  13.6612           4       64.2746                | 
|    i_0_16/sgo__sro_c85/A1        NOR2_X4       Fall  0.8000 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c85/ZN        NOR2_X4       Rise  0.8230 0.0230 0.0150 0.407006 5.62671  6.03372           2       64.2746                | 
|    i_0_16/i_107/A1               NAND2_X2      Rise  0.8230 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_107/ZN               NAND2_X2      Fall  0.8410 0.0180 0.0100 0.421921 5.79642  6.21834           2       64.2746                | 
|    i_0_16/i_106/A1               OR2_X4        Fall  0.8410 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_106/ZN               OR2_X4        Fall  0.8870 0.0460 0.0100 0.803561 12.6626  13.4661           4       64.2746                | 
|    i_0_16/sgo__sro_c17/A1        NOR2_X4       Fall  0.8870 0.0000 0.0100          5.59465                                                   | 
|    i_0_16/sgo__sro_c17/ZN        NOR2_X4       Rise  0.9100 0.0230 0.0160 0.664307 5.62671  6.29102           2       64.2746                | 
|    i_0_16/i_102/A1               NAND2_X2      Rise  0.9100 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_102/ZN               NAND2_X2      Fall  0.9280 0.0180 0.0100 0.418283 5.79642  6.2147            2       64.2746                | 
|    i_0_16/i_101/A1               OR2_X4        Fall  0.9280 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_101/ZN               OR2_X4        Fall  0.9740 0.0460 0.0110 1.43526  12.6626  14.0978           4       64.2746                | 
|    i_0_16/sgo__sro_c34/A1        NOR2_X4       Fall  0.9740 0.0000 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c34/ZN        NOR2_X4       Rise  0.9970 0.0230 0.0150 0.483668 5.62671  6.11038           2       65.0112                | 
|    i_0_16/i_97/A1                NAND2_X2      Rise  0.9970 0.0000 0.0150          3.0531                                                    | 
|    i_0_16/i_97/ZN                NAND2_X2      Fall  1.0150 0.0180 0.0100 0.290515 5.79642  6.08693           2       57.8683                | 
|    i_0_16/i_96/A1                OR2_X4        Fall  1.0150 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_96/ZN                OR2_X4        Fall  1.0610 0.0460 0.0110 1.56034  12.6626  14.2229           4       57.8683                | 
|    i_0_16/sgo__sro_c51/A1        NOR2_X4       Fall  1.0620 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/sgo__sro_c51/ZN        NOR2_X4       Rise  1.0850 0.0230 0.0160 0.596843 5.62671  6.22355           2       48.9397                | 
|    i_0_16/i_92/A1                NAND2_X2      Rise  1.0850 0.0000 0.0160          3.0531                                                    | 
|    i_0_16/i_92/ZN                NAND2_X2      Fall  1.1030 0.0180 0.0100 0.514298 5.79642  6.31072           2       48.9397                | 
|    i_0_16/i_91/A1                OR2_X4        Fall  1.1030 0.0000 0.0100          2.74663                                                   | 
|    i_0_16/i_91/ZN                OR2_X4        Fall  1.1470 0.0440 0.0100 0.905805 10.6409  11.5467           3       61.7076                | 
|    i_0_16/i_89/A1                NOR3_X4       Fall  1.1470 0.0000 0.0100          5.11236                                                   | 
|    i_0_16/i_89/ZN                NOR3_X4       Rise  1.1860 0.0390 0.0320 0.49731  8.52857  9.02588           2       61.7076                | 
|    i_0_16/i_88/A1                NAND2_X4      Rise  1.1860 0.0000 0.0320          5.95497                                                   | 
|    i_0_16/i_88/ZN                NAND2_X4      Fall  1.2050 0.0190 0.0120 0.415327 9.18451  9.59984           2       61.7076                | 
|    i_0_16/i_87/A1                NOR2_X4       Fall  1.2050 0.0000 0.0120          5.59465                                                   | 
|    i_0_16/i_87/ZN                NOR2_X4       Rise  1.2320 0.0270 0.0190 0.46552  8.52857  8.99409           2       61.7076                | 
|    i_0_16/i_86/A1                NAND2_X4      Rise  1.2320 0.0000 0.0190          5.95497                                                   | 
|    i_0_16/i_86/ZN                NAND2_X4      Fall  1.2480 0.0160 0.0090 0.757927 7.44844  8.20637           3       54.8549                | 
|    i_0_16/i_85/A1                OR3_X4        Fall  1.2480 0.0000 0.0090          2.6267                                                    | 
|    i_0_16/i_85/ZN                OR3_X4        Fall  1.3060 0.0580 0.0120 0.430593 6.71456  7.14516           3       54.8549                | 
|    i_0_16/i_84/A1                OR2_X4        Fall  1.3060 0.0000 0.0120          2.74663                                                   | 
|    i_0_16/i_84/ZN                OR2_X4        Fall  1.3480 0.0420 0.0080 0.335093 5.79642  6.13151           2       54.8549                | 
|    i_0_16/i_83/A1                OR2_X4        Fall  1.3480 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_83/ZN                OR2_X4        Fall  1.3880 0.0400 0.0080 0.349687 5.79642  6.14611           2       59.9777                | 
|    i_0_16/i_82/A1                OR2_X4        Fall  1.3880 0.0000 0.0080          2.74663                                                   | 
|    i_0_16/i_82/ZN                OR2_X4        Fall  1.4340 0.0460 0.0110 2.33896  12.6626  15.0015           4       59.9777                | 
|    i_0_16/CLOCK_sgo__sro_c107/A1 NOR2_X4       Fall  1.4350 0.0010 0.0110          5.59465                                                   | 
|    i_0_16/CLOCK_sgo__sro_c107/ZN NOR2_X4       Rise  1.4600 0.0250 0.0170 0.781322 6.7348   7.51612           2       64.1964                | 
|    i_0_16/i_78/A1                NAND2_X4      Rise  1.4600 0.0000 0.0170          5.95497                                                   | 
|    i_0_16/i_78/ZN                NAND2_X4      Fall  1.4790 0.0190 0.0110 1.1128   12.6626  13.7754           4       58.6193                | 
|    i_0_16/i_76/A1                NOR3_X1       Fall  1.4790 0.0000 0.0110          1.4005                                                    | 
|    i_0_16/i_76/ZN                NOR3_X1       Rise  1.5230 0.0440 0.0350 0.339305 2.57361  2.91291           1       58.6193                | 
|    i_0_16/i_58/B                 XNOR2_X1      Rise  1.5230 0.0000 0.0350          2.57361                                                   | 
|    i_0_16/i_58/ZN                XNOR2_X1      Rise  1.5660 0.0430 0.0170 0.298929 0.94642  1.24535           1       58.6193                | 
|    i_0_16/p_0[54]                              Rise  1.5660 0.0000                                                                           | 
|    i_0_0_54/A                    MUX2_X1       Rise  1.5660 0.0000 0.0170          0.94642                                                   | 
|    i_0_0_54/Z                    MUX2_X1       Rise  1.6270 0.0610 0.0280 0.273213 10       10.2732           1       58.6193                | 
|    Res[54]                                     Rise  1.6270 0.0000 0.0280          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 2.6539   11.9049 14.5588           3       58.471   c    K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| output delay                             | -0.2000 1.8000 | 
| data required time                       |  1.8000        | 
|                                          |                | 
| data required time                       |  1.8000        | 
| data arrival time                        | -1.6270        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1730        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1739M, PVMEM - 2263M)
