Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Apr  8 09:10:29 2019
| Host         : DESKTOP-KB2R4MG running 64-bit major release  (build 9200)
| Command      : report_methodology -file hamming_methodology_drc_routed.rpt -pb hamming_methodology_drc_routed.pb -rpx hamming_methodology_drc_routed.rpx
| Design       : hamming
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 7
+-----------+----------+-------------------+------------+
| Rule      | Severity | Description       | Violations |
+-----------+----------+-------------------+------------+
| TIMING-20 | Warning  | Non-clocked latch | 7          |
+-----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-20#1 Warning
Non-clocked latch  
The latch LED_reg[10] cannot be properly analyzed as its control pin LED_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch LED_reg[4] cannot be properly analyzed as its control pin LED_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch LED_reg[5] cannot be properly analyzed as its control pin LED_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch LED_reg[6] cannot be properly analyzed as its control pin LED_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch LED_reg[7] cannot be properly analyzed as its control pin LED_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch LED_reg[8] cannot be properly analyzed as its control pin LED_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch LED_reg[9] cannot be properly analyzed as its control pin LED_reg[9]/G is not reached by a timing clock
Related violations: <none>


