
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= min_tt_025C_1v80 Corner ===================================

Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _6_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                 12.500000   18.070000 v input external delay
     1    0.002550    0.000000    0.000000   18.070000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000023    0.000012   18.070011 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.007863    0.052850    0.096936   18.166948 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.052850    0.000233   18.167181 v _3_/A (sky130_fd_sc_hd__inv_2)
     1    0.004593    0.029728    0.052397   18.219578 ^ _3_/Y (sky130_fd_sc_hd__inv_2)
                                                         _1_ (net)
                      0.029728    0.000030   18.219608 ^ _6_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                             18.219608   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.091713    0.006452   29.947224 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.052622    0.071220    0.160000   30.107224 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.071226    0.000654   30.107878 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.100000   30.007879   clock uncertainty
                                  0.000000   30.007879   clock reconvergence pessimism
                                  0.242310   30.250189   library recovery time
                                             30.250189   data required time
---------------------------------------------------------------------------------------------
                                             30.250189   data required time
                                            -18.219608   data arrival time
---------------------------------------------------------------------------------------------
                                             12.030581   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003137    0.840000    0.000000   10.180000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.840046    0.000024   10.180024 ^ hold125/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002314    0.050701    0.674858   10.854882 ^ hold125/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net217 (net)
                      0.050701    0.000013   10.854896 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004801    0.070387    0.580781   11.435677 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net105 (net)
                      0.070387    0.000089   11.435765 ^ input24/A (sky130_fd_sc_hd__buf_4)
     1    0.014339    0.051792    0.132915   11.568681 ^ input24/X (sky130_fd_sc_hd__buf_4)
                                                         net24 (net)
                      0.051803    0.000772   11.569452 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.072284    0.698144    1.051495   12.620947 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net106 (net)
                      0.698746    0.013903   12.634850 ^ SRAM_0/DI[1] (EF_SRAM_1024x32)
                                             12.634850   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.773793   29.288145   library setup time
                                             29.288145   data required time
---------------------------------------------------------------------------------------------
                                             29.288145   data required time
                                            -12.634850   data arrival time
---------------------------------------------------------------------------------------------
                                             16.653294   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003295    0.840000    0.000000   10.180000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.840052    0.000028   10.180028 ^ hold127/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002420    0.049538    0.675891   10.855919 ^ hold127/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net219 (net)
                      0.049538    0.000025   10.855944 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002592    0.053370    0.561106   11.417049 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net109 (net)
                      0.053370    0.000010   11.417060 ^ input13/A (sky130_fd_sc_hd__buf_4)
     1    0.018222    0.060827    0.134588   11.551648 ^ input13/X (sky130_fd_sc_hd__buf_4)
                                                         net13 (net)
                      0.060855    0.001280   11.552928 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.072466    0.699904    1.055282   12.608210 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net110 (net)
                      0.700515    0.014188   12.622397 ^ SRAM_0/DI[0] (EF_SRAM_1024x32)
                                             12.622397   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.774210   29.287729   library setup time
                                             29.287729   data required time
---------------------------------------------------------------------------------------------
                                             29.287729   data required time
                                            -12.622397   data arrival time
---------------------------------------------------------------------------------------------
                                             16.665331   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003760    0.840000    0.000000   10.180000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.840072    0.000038   10.180038 ^ hold120/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002468    0.049946    0.676375   10.856414 ^ hold120/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net212 (net)
                      0.049946    0.000026   10.856440 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002820    0.053106    0.563500   11.419940 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net99 (net)
                      0.053106    0.000026   11.419966 ^ input35/A (sky130_fd_sc_hd__buf_4)
     1    0.017687    0.059481    0.133578   11.553543 ^ input35/X (sky130_fd_sc_hd__buf_4)
                                                         net35 (net)
                      0.059498    0.001032   11.554575 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.069255    0.672213    1.033132   12.587708 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net100 (net)
                      0.672764    0.012827   12.600534 ^ SRAM_0/DI[2] (EF_SRAM_1024x32)
                                             12.600534   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.767671   29.294266   library setup time
                                             29.294266   data required time
---------------------------------------------------------------------------------------------
                                             29.294266   data required time
                                            -12.600534   data arrival time
---------------------------------------------------------------------------------------------
                                             16.693731   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003469    0.840000    0.000000   10.180000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.840049    0.000026   10.180026 ^ hold122/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003124    0.055567    0.682841   10.862867 ^ hold122/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net214 (net)
                      0.055567    0.000041   10.862908 ^ hold65/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002821    0.053119    0.565341   11.428249 ^ hold65/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net157 (net)
                      0.053119    0.000028   11.428276 ^ input38/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.017329    0.065549    0.159786   11.588062 ^ input38/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net38 (net)
                      0.065566    0.001067   11.589129 ^ hold66/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.059382    0.578258    0.968555   12.557684 ^ hold66/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net158 (net)
                      0.578402    0.009297   12.566980 ^ SRAM_0/DI[3] (EF_SRAM_1024x32)
                                             12.566980   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.745440   29.316498   library setup time
                                             29.316498   data required time
---------------------------------------------------------------------------------------------
                                             29.316498   data required time
                                            -12.566980   data arrival time
---------------------------------------------------------------------------------------------
                                             16.749517   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002767    0.840000    0.000000   10.180000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.840036    0.000019   10.180018 v hold118/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002900    0.053829    0.878726   11.058745 v hold118/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net210 (net)
                      0.053829    0.000036   11.058781 v hold59/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003510    0.057253    0.585692   11.644472 v hold59/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net151 (net)
                      0.057253    0.000045   11.644518 v input28/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.033324    0.078486    0.194195   11.838713 v input28/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net28 (net)
                      0.078820    0.004005   11.842717 v hold60/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045414    0.238272    0.786582   12.629299 v hold60/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net152 (net)
                      0.238421    0.005706   12.635004 v SRAM_0/DI[23] (EF_SRAM_1024x32)
                                             12.635004   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.636429   29.425508   library setup time
                                             29.425508   data required time
---------------------------------------------------------------------------------------------
                                             29.425508   data required time
                                            -12.635004   data arrival time
---------------------------------------------------------------------------------------------
                                             16.790504   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003170    0.840000    0.000000   10.180000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.840046    0.000024   10.180024 ^ hold117/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001920    0.045976    0.670961   10.850986 ^ hold117/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.045976    0.000017   10.851002 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002648    0.051633    0.560439   11.411441 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net139 (net)
                      0.051633    0.000024   11.411465 ^ input39/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.017145    0.065052    0.158806   11.570271 ^ input39/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net39 (net)
                      0.065070    0.001084   11.571355 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.056282    0.549540    0.947259   12.518614 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net140 (net)
                      0.549651    0.008057   12.526670 ^ SRAM_0/DI[4] (EF_SRAM_1024x32)
                                             12.526670   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.738666   29.323273   library setup time
                                             29.323273   data required time
---------------------------------------------------------------------------------------------
                                             29.323273   data required time
                                            -12.526670   data arrival time
---------------------------------------------------------------------------------------------
                                             16.796602   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002766    0.840000    0.000000   10.180000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.840036    0.000019   10.180018 v hold116/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003178    0.055656    0.881365   11.061384 v hold116/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.055656    0.000040   11.061424 v hold53/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003520    0.057287    0.586629   11.648052 v hold53/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net145 (net)
                      0.057287    0.000046   11.648099 v input26/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.034089    0.079888    0.195366   11.843464 v input26/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net26 (net)
                      0.080219    0.004063   11.847528 v hold54/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043295    0.228937    0.779476   12.627004 v hold54/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net146 (net)
                      0.229060    0.005124   12.632128 v SRAM_0/DI[21] (EF_SRAM_1024x32)
                                             12.632128   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.632927   29.429010   library setup time
                                             29.429010   data required time
---------------------------------------------------------------------------------------------
                                             29.429010   data required time
                                            -12.632128   data arrival time
---------------------------------------------------------------------------------------------
                                             16.796883   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.004036    0.840000    0.000000   10.180000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.840067    0.000036   10.180036 v hold123/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002853    0.053532    0.878283   11.058319 v hold123/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net215 (net)
                      0.053532    0.000036   11.058354 v hold69/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005381    0.065502    0.598362   11.656716 v hold69/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.065502    0.000101   11.656818 v input30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.028624    0.070095    0.190646   11.847464 v input30/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net30 (net)
                      0.070399    0.003556   11.851020 v hold70/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043248    0.228754    0.774466   12.625486 v hold70/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.228900    0.005558   12.631044 v SRAM_0/DI[25] (EF_SRAM_1024x32)
                                             12.631044   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.632867   29.429071   library setup time
                                             29.429071   data required time
---------------------------------------------------------------------------------------------
                                             29.429071   data required time
                                            -12.631044   data arrival time
---------------------------------------------------------------------------------------------
                                             16.798027   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002469    0.840000    0.000000   10.180000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.840028    0.000014   10.180015 v hold115/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003475    0.057402    0.883935   11.063950 v hold115/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.057402    0.000048   11.063997 v hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003281    0.056129    0.585546   11.649543 v hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net141 (net)
                      0.056129    0.000044   11.649587 v input20/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.035048    0.081579    0.196476   11.846063 v input20/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net20 (net)
                      0.081888    0.003985   11.850047 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042036    0.224251    0.775801   12.625848 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net142 (net)
                      0.224335    0.004262   12.630111 v SRAM_0/DI[16] (EF_SRAM_1024x32)
                                             12.630111   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.631159   29.430779   library setup time
                                             29.430779   data required time
---------------------------------------------------------------------------------------------
                                             29.430779   data required time
                                            -12.630111   data arrival time
---------------------------------------------------------------------------------------------
                                             16.800669   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003145    0.840000    0.000000   10.180000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.840047    0.000025   10.180025 v hold128/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002720    0.052719    0.877017   11.057042 v hold128/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net220 (net)
                      0.052719    0.000035   11.057076 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003727    0.057962    0.586676   11.643752 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net115 (net)
                      0.057962    0.000045   11.643797 v input34/A (sky130_fd_sc_hd__buf_4)
     1    0.027080    0.051510    0.172933   11.816730 v input34/X (sky130_fd_sc_hd__buf_4)
                                                         net34 (net)
                      0.051935    0.003494   11.820224 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048322    0.251184    0.784183   12.604407 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net116 (net)
                      0.251406    0.007077   12.611485 v SRAM_0/DI[29] (EF_SRAM_1024x32)
                                             12.611485   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.641288   29.420650   library setup time
                                             29.420650   data required time
---------------------------------------------------------------------------------------------
                                             29.420650   data required time
                                            -12.611485   data arrival time
---------------------------------------------------------------------------------------------
                                             16.809164   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003025    0.840000    0.000000   10.180000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.840043    0.000022   10.180022 v hold109/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002711    0.052667    0.876934   11.056956 v hold109/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.052667    0.000033   11.056990 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002169    0.051069    0.572713   11.629702 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net133 (net)
                      0.051069    0.000009   11.629711 v input22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.034626    0.080800    0.193567   11.823277 v input22/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net22 (net)
                      0.080996    0.003648   11.826925 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043510    0.230804    0.780787   12.607713 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net134 (net)
                      0.230921    0.005042   12.612755 v SRAM_0/DI[18] (EF_SRAM_1024x32)
                                             12.612755   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.633623   29.428314   library setup time
                                             29.428314   data required time
---------------------------------------------------------------------------------------------
                                             29.428314   data required time
                                            -12.612755   data arrival time
---------------------------------------------------------------------------------------------
                                             16.815559   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002711    0.840000    0.000000   10.180000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.840036    0.000019   10.180018 v hold108/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001957    0.049001    0.869772   11.049790 v hold108/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.049001    0.000018   11.049809 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003010    0.054320    0.579234   11.629042 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net129 (net)
                      0.054320    0.000037   11.629080 v input41/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.014117    0.045827    0.162173   11.791253 v input41/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net41 (net)
                      0.045843    0.000845   11.792097 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.052289    0.269675    0.797516   12.589613 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net130 (net)
                      0.269848    0.006526   12.596140 v SRAM_0/DI[6] (EF_SRAM_1024x32)
                                             12.596140   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.648187   29.413750   library setup time
                                             29.413750   data required time
---------------------------------------------------------------------------------------------
                                             29.413750   data required time
                                            -12.596140   data arrival time
---------------------------------------------------------------------------------------------
                                             16.817612   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003405    0.840000    0.000000   10.180000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.840057    0.000030   10.180031 v hold105/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002084    0.049620    0.870979   11.051009 v hold105/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.049620    0.000020   11.051030 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002333    0.050343    0.573026   11.624056 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net111 (net)
                      0.050343    0.000021   11.624077 v input44/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.014398    0.046406    0.160900   11.784977 v input44/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net44 (net)
                      0.046422    0.000860   11.785836 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.053248    0.273766    0.801771   12.587607 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net112 (net)
                      0.273925    0.006339   12.593946 v SRAM_0/DI[9] (EF_SRAM_1024x32)
                                             12.593946   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.649713   29.412224   library setup time
                                             29.412224   data required time
---------------------------------------------------------------------------------------------
                                             29.412224   data required time
                                            -12.593946   data arrival time
---------------------------------------------------------------------------------------------
                                             16.818277   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002355    0.840000    0.000000   10.180000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.840025    0.000013   10.180014 v hold119/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002313    0.050512    0.873151   11.053164 v hold119/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net211 (net)
                      0.050512    0.000025   11.053190 v hold61/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002392    0.050579    0.573952   11.627142 v hold61/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net153 (net)
                      0.050579    0.000021   11.627164 v input29/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.030764    0.073900    0.187093   11.814257 v input29/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net29 (net)
                      0.074200    0.003650   11.817906 v hold62/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044746    0.235366    0.781758   12.599664 v hold62/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net154 (net)
                      0.235522    0.005802   12.605466 v SRAM_0/DI[24] (EF_SRAM_1024x32)
                                             12.605466   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.635345   29.426594   library setup time
                                             29.426594   data required time
---------------------------------------------------------------------------------------------
                                             29.426594   data required time
                                            -12.605466   data arrival time
---------------------------------------------------------------------------------------------
                                             16.821129   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002692    0.840000    0.000000   10.180000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.840034    0.000018   10.180018 v hold114/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001646    0.048228    0.866822   11.046841 v hold114/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.048228    0.000006   11.046846 v hold55/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002584    0.051702    0.574858   11.621705 v hold55/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net147 (net)
                      0.051702    0.000028   11.621733 v input27/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.032616    0.076721    0.191027   11.812759 v input27/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net27 (net)
                      0.076939    0.003121   11.815880 v hold56/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044373    0.233694    0.781812   12.597692 v hold56/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net148 (net)
                      0.233831    0.005443   12.603135 v SRAM_0/DI[22] (EF_SRAM_1024x32)
                                             12.603135   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.634712   29.427225   library setup time
                                             29.427225   data required time
---------------------------------------------------------------------------------------------
                                             29.427225   data required time
                                            -12.603135   data arrival time
---------------------------------------------------------------------------------------------
                                             16.824091   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003819    0.840000    0.000000   10.180000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.840069    0.000036   10.180037 v hold112/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002778    0.053071    0.877575   11.057611 v hold112/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.053071    0.000033   11.057644 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002180    0.051131    0.572982   11.630626 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net135 (net)
                      0.051131    0.000009   11.630634 v input21/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.031181    0.074582    0.188223   11.818857 v input21/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net21 (net)
                      0.074847    0.003433   11.822290 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042681    0.227172    0.774667   12.596956 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net136 (net)
                      0.227278    0.004782   12.601739 v SRAM_0/DI[17] (EF_SRAM_1024x32)
                                             12.601739   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.632260   29.429678   library setup time
                                             29.429678   data required time
---------------------------------------------------------------------------------------------
                                             29.429678   data required time
                                            -12.601739   data arrival time
---------------------------------------------------------------------------------------------
                                             16.827938   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002901    0.840000    0.000000   10.180000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.840041    0.000021   10.180021 v hold110/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001746    0.047966    0.867770   11.047791 v hold110/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.047966    0.000015   11.047807 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002391    0.050598    0.572907   11.620713 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net131 (net)
                      0.050598    0.000023   11.620737 v input40/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.014788    0.047201    0.161837   11.782574 v input40/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net40 (net)
                      0.047217    0.000879   11.783453 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.051165    0.263611    0.793220   12.576673 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net132 (net)
                      0.263846    0.007445   12.584117 v SRAM_0/DI[5] (EF_SRAM_1024x32)
                                             12.584117   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.645942   29.415997   library setup time
                                             29.415997   data required time
---------------------------------------------------------------------------------------------
                                             29.415997   data required time
                                            -12.584117   data arrival time
---------------------------------------------------------------------------------------------
                                             16.831879   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002854    0.840000    0.000000   10.180000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.840038    0.000020   10.180020 v hold111/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002444    0.051114    0.874396   11.054417 v hold111/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.051114    0.000028   11.054444 v hold51/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002121    0.050795    0.571618   11.626063 v hold51/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net143 (net)
                      0.050795    0.000009   11.626072 v input25/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.033602    0.078990    0.191679   11.817751 v input25/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net25 (net)
                      0.079302    0.003904   11.821655 v hold52/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041343    0.221343    0.771578   12.593233 v hold52/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net144 (net)
                      0.221449    0.004715   12.597949 v SRAM_0/DI[20] (EF_SRAM_1024x32)
                                             12.597949   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.630079   29.431858   library setup time
                                             29.431858   data required time
---------------------------------------------------------------------------------------------
                                             29.431858   data required time
                                            -12.597949   data arrival time
---------------------------------------------------------------------------------------------
                                             16.833908   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003425    0.840000    0.000000   10.180000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.840055    0.000028   10.180029 v hold129/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002003    0.049227    0.870214   11.050242 v hold129/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net221 (net)
                      0.049227    0.000019   11.050261 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002473    0.052902    0.574214   11.624475 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net121 (net)
                      0.052902    0.000011   11.624486 v input36/A (sky130_fd_sc_hd__buf_4)
     1    0.027623    0.052208    0.170911   11.795397 v input36/X (sky130_fd_sc_hd__buf_4)
                                                         net36 (net)
                      0.052688    0.003811   11.799209 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047437    0.247356    0.780919   12.580128 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net122 (net)
                      0.247588    0.007155   12.587283 v SRAM_0/DI[30] (EF_SRAM_1024x32)
                                             12.587283   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.639859   29.422077   library setup time
                                             29.422077   data required time
---------------------------------------------------------------------------------------------
                                             29.422077   data required time
                                            -12.587283   data arrival time
---------------------------------------------------------------------------------------------
                                             16.834795   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002268    0.840000    0.000000   10.180000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.840024    0.000012   10.180013 v hold126/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002057    0.049488    0.870714   11.050727 v hold126/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net218 (net)
                      0.049488    0.000020   11.050747 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002819    0.053106    0.577615   11.628363 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net107 (net)
                      0.053106    0.000028   11.628390 v input33/A (sky130_fd_sc_hd__buf_4)
     1    0.030789    0.055852    0.174312   11.802702 v input33/X (sky130_fd_sc_hd__buf_4)
                                                         net33 (net)
                      0.056350    0.004108   11.806810 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045592    0.239146    0.776114   12.582925 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net108 (net)
                      0.239339    0.006465   12.589390 v SRAM_0/DI[28] (EF_SRAM_1024x32)
                                             12.589390   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.636773   29.425165   library setup time
                                             29.425165   data required time
---------------------------------------------------------------------------------------------
                                             29.425165   data required time
                                            -12.589390   data arrival time
---------------------------------------------------------------------------------------------
                                             16.835775   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002943    0.840000    0.000000   10.180000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.840041    0.000021   10.180021 v hold107/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001766    0.048061    0.867954   11.047976 v hold107/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.048061    0.000015   11.047991 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002393    0.050609    0.572966   11.620956 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net125 (net)
                      0.050609    0.000023   11.620979 v input42/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.016004    0.047994    0.164659   11.785639 v input42/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net42 (net)
                      0.048009    0.000835   11.786473 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049859    0.258873    0.789321   12.575794 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net126 (net)
                      0.259019    0.005888   12.581682 v SRAM_0/DI[7] (EF_SRAM_1024x32)
                                             12.581682   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.644136   29.417803   library setup time
                                             29.417803   data required time
---------------------------------------------------------------------------------------------
                                             29.417803   data required time
                                            -12.581682   data arrival time
---------------------------------------------------------------------------------------------
                                             16.836121   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003025    0.840000    0.000000   10.180000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.840040    0.000021   10.180021 v hold113/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002098    0.049690    0.871109   11.051131 v hold113/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.049690    0.000020   11.051151 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002315    0.050274    0.572883   11.624035 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net137 (net)
                      0.050274    0.000020   11.624055 v input23/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.032363    0.076767    0.189467   11.813522 v input23/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net23 (net)
                      0.077085    0.003859   11.817381 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041236    0.220852    0.770148   12.587529 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net138 (net)
                      0.220968    0.004921   12.592450 v SRAM_0/DI[19] (EF_SRAM_1024x32)
                                             12.592450   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.629900   29.432037   library setup time
                                             29.432037   data required time
---------------------------------------------------------------------------------------------
                                             29.432037   data required time
                                            -12.592450   data arrival time
---------------------------------------------------------------------------------------------
                                             16.839588   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.004020    0.840000    0.000000   10.180000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.840075    0.000040   10.180040 v hold104/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001670    0.048364    0.867053   11.047093 v hold104/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.048364    0.000006   11.047099 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002807    0.053039    0.577038   11.624138 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net103 (net)
                      0.053039    0.000030   11.624167 v input14/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.011938    0.041542    0.156942   11.781110 v input14/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net14 (net)
                      0.041549    0.000574   11.781684 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.050019    0.259455    0.787517   12.569201 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net104 (net)
                      0.259594    0.005787   12.574987 v SRAM_0/DI[10] (EF_SRAM_1024x32)
                                             12.574987   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.644351   29.417587   library setup time
                                             29.417587   data required time
---------------------------------------------------------------------------------------------
                                             29.417587   data required time
                                            -12.574987   data arrival time
---------------------------------------------------------------------------------------------
                                             16.842598   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003194    0.840000    0.000000   10.180000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.840052    0.000027   10.180027 v hold106/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001652    0.048261    0.866880   11.046906 v hold106/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.048261    0.000006   11.046913 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002151    0.050994    0.570739   11.617652 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net119 (net)
                      0.050994    0.000009   11.617661 v input43/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.014240    0.046021    0.160973   11.778634 v input43/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net43 (net)
                      0.046033    0.000758   11.779392 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049815    0.258532    0.788653   12.568045 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net120 (net)
                      0.258671    0.005785   12.573830 v SRAM_0/DI[8] (EF_SRAM_1024x32)
                                             12.573830   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.644006   29.417933   library setup time
                                             29.417933   data required time
---------------------------------------------------------------------------------------------
                                             29.417933   data required time
                                            -12.573830   data arrival time
---------------------------------------------------------------------------------------------
                                             16.844101   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003187    0.840000    0.000000   10.180000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.840050    0.000027   10.180027 v hold124/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002000    0.049211    0.870183   11.050210 v hold124/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net216 (net)
                      0.049211    0.000019   11.050229 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002346    0.052148    0.572995   11.623223 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net101 (net)
                      0.052148    0.000009   11.623233 v input32/A (sky130_fd_sc_hd__buf_4)
     1    0.029170    0.053969    0.172239   11.795471 v input32/X (sky130_fd_sc_hd__buf_4)
                                                         net32 (net)
                      0.054405    0.003745   11.799216 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045387    0.238186    0.774643   12.573859 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net102 (net)
                      0.238374    0.006383   12.580242 v SRAM_0/DI[27] (EF_SRAM_1024x32)
                                             12.580242   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.636411   29.425526   library setup time
                                             29.425526   data required time
---------------------------------------------------------------------------------------------
                                             29.425526   data required time
                                            -12.580242   data arrival time
---------------------------------------------------------------------------------------------
                                             16.845285   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002660    0.840000    0.000000   10.180000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.840032    0.000017   10.180017 v hold130/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002077    0.049586    0.870910   11.050927 v hold130/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net222 (net)
                      0.049586    0.000013   11.050940 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003083    0.054797    0.580172   11.631112 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net123 (net)
                      0.054797    0.000037   11.631149 v input37/A (sky130_fd_sc_hd__buf_4)
     1    0.033445    0.059071    0.177656   11.808805 v input37/X (sky130_fd_sc_hd__buf_4)
                                                         net37 (net)
                      0.059659    0.004933   11.813739 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041845    0.222623    0.763905   12.577644 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net124 (net)
                      0.222798    0.006001   12.583646 v SRAM_0/DI[31] (EF_SRAM_1024x32)
                                             12.583646   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.630584   29.431355   library setup time
                                             29.431355   data required time
---------------------------------------------------------------------------------------------
                                             29.431355   data required time
                                            -12.583646   data arrival time
---------------------------------------------------------------------------------------------
                                             16.847708   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003498    0.840000    0.000000   10.180000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.840056    0.000029   10.180030 v hold121/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002055    0.049477    0.870701   11.050731 v hold121/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net213 (net)
                      0.049477    0.000020   11.050750 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002765    0.052774    0.577095   11.627845 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net97 (net)
                      0.052774    0.000028   11.627872 v input31/A (sky130_fd_sc_hd__buf_4)
     1    0.031363    0.056486    0.174841   11.802713 v input31/X (sky130_fd_sc_hd__buf_4)
                                                         net31 (net)
                      0.056964    0.004055   11.806769 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042428    0.225930    0.765414   12.572183 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net98 (net)
                      0.226038    0.004806   12.576988 v SRAM_0/DI[26] (EF_SRAM_1024x32)
                                             12.576988   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.631796   29.430141   library setup time
                                             29.430141   data required time
---------------------------------------------------------------------------------------------
                                             29.430141   data required time
                                            -12.576988   data arrival time
---------------------------------------------------------------------------------------------
                                             16.853151   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002227    0.840000    0.000000   10.180000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.840022    0.000012   10.180012 v hold103/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002815    0.053296    0.877909   11.057921 v hold103/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.053296    0.000035   11.057956 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002778    0.052821    0.578792   11.636748 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net93 (net)
                      0.052821    0.000029   11.636777 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.011593    0.040843    0.156170   11.792948 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.040847    0.000463   11.793410 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041814    0.223047    0.756567   12.549977 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net94 (net)
                      0.223117    0.003920   12.553898 v SRAM_0/DI[11] (EF_SRAM_1024x32)
                                             12.553898   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.630703   29.431234   library setup time
                                             29.431234   data required time
---------------------------------------------------------------------------------------------
                                             29.431234   data required time
                                            -12.553898   data arrival time
---------------------------------------------------------------------------------------------
                                             16.877337   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002707    0.840000    0.000000   10.180000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.840033    0.000018   10.180018 v hold100/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003309    0.056566    0.882602   11.062619 v hold100/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.056566    0.000050   11.062670 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003870    0.058456    0.589464   11.652133 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net113 (net)
                      0.058456    0.000058   11.652190 v input18/A (sky130_fd_sc_hd__buf_2)
     1    0.010601    0.040987    0.147726   11.799917 v input18/X (sky130_fd_sc_hd__buf_2)
                                                         net18 (net)
                      0.040992    0.000484   11.800401 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.039499    0.212823    0.747970   12.548370 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net114 (net)
                      0.212878    0.003442   12.551812 v SRAM_0/DI[14] (EF_SRAM_1024x32)
                                             12.551812   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.626873   29.435064   library setup time
                                             29.435064   data required time
---------------------------------------------------------------------------------------------
                                             29.435064   data required time
                                            -12.551812   data arrival time
---------------------------------------------------------------------------------------------
                                             16.883253   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002773    0.840000    0.000000   10.180000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.840036    0.000019   10.180018 v hold102/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002154    0.049952    0.871641   11.051660 v hold102/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.049952    0.000020   11.051680 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002609    0.051831    0.575798   11.627478 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net127 (net)
                      0.051831    0.000028   11.627505 v input16/A (sky130_fd_sc_hd__buf_2)
     1    0.011758    0.043406    0.147642   11.775147 v input16/X (sky130_fd_sc_hd__buf_2)
                                                         net16 (net)
                      0.043412    0.000544   11.775691 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.039604    0.213356    0.749202   12.524893 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net128 (net)
                      0.213418    0.003626   12.528519 v SRAM_0/DI[12] (EF_SRAM_1024x32)
                                             12.528519   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.627075   29.434862   library setup time
                                             29.434862   data required time
---------------------------------------------------------------------------------------------
                                             29.434862   data required time
                                            -12.528519   data arrival time
---------------------------------------------------------------------------------------------
                                             16.906343   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002882    0.840000    0.000000   10.180000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.840040    0.000020   10.180020 v hold101/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001943    0.048933    0.869642   11.049663 v hold101/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.048933    0.000018   11.049681 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002021    0.050221    0.569778   11.619458 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net117 (net)
                      0.050221    0.000011   11.619470 v input17/A (sky130_fd_sc_hd__buf_2)
     1    0.010454    0.040616    0.143514   11.762983 v input17/X (sky130_fd_sc_hd__buf_2)
                                                         net17 (net)
                      0.040620    0.000455   11.763437 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.035092    0.193397    0.731405   12.494843 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net118 (net)
                      0.193425    0.002469   12.497312 v SRAM_0/DI[13] (EF_SRAM_1024x32)
                                             12.497312   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.619595   29.442343   library setup time
                                             29.442343   data required time
---------------------------------------------------------------------------------------------
                                             29.442343   data required time
                                            -12.497312   data arrival time
---------------------------------------------------------------------------------------------
                                             16.945030   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003219    0.840000    0.000000   10.180000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.840050    0.000026   10.180026 v hold99/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001917    0.048804    0.869394   11.049420 v hold99/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.048804    0.000018   11.049438 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001759    0.048662    0.567217   11.616654 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net95 (net)
                      0.048662    0.000007   11.616662 v input19/A (sky130_fd_sc_hd__buf_2)
     1    0.010232    0.040051    0.142265   11.758926 v input19/X (sky130_fd_sc_hd__buf_2)
                                                         net19 (net)
                      0.040054    0.000399   11.759325 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.031838    0.179230    0.718853   12.478178 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net96 (net)
                      0.179246    0.001906   12.480084 v SRAM_0/DI[15] (EF_SRAM_1024x32)
                                             12.480084   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.614290   29.447649   library setup time
                                             29.447649   data required time
---------------------------------------------------------------------------------------------
                                             29.447649   data required time
                                            -12.480084   data arrival time
---------------------------------------------------------------------------------------------
                                             16.967566   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.070771    0.059131    2.472026    8.607849 ^ SRAM_0/DO[30] (EF_SRAM_1024x32)
                                                         net75 (net)
                      0.063610    0.019487    8.627336 ^ output75/A (sky130_fd_sc_hd__buf_12)
     1    0.191062    0.219413    0.249378    8.876714 ^ output75/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[30] (net)
                      0.219440    0.002133    8.878847 ^ wbs_dat_o[30] (out)
                                              8.878847   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.878847   data arrival time
---------------------------------------------------------------------------------------------
                                             17.051149   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.068450    0.058429    2.471630    8.607452 ^ SRAM_0/DO[31] (EF_SRAM_1024x32)
                                                         net76 (net)
                      0.061861    0.018757    8.626210 ^ output76/A (sky130_fd_sc_hd__buf_12)
     1    0.190880    0.219182    0.248670    8.874881 ^ output76/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[31] (net)
                      0.219206    0.002006    8.876886 ^ wbs_dat_o[31] (out)
                                              8.876886   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.876886   data arrival time
---------------------------------------------------------------------------------------------
                                             17.053112   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.069897    0.059492    2.473994    8.609818 ^ SRAM_0/DO[2] (EF_SRAM_1024x32)
                                                         net74 (net)
                      0.062064    0.013718    8.623535 ^ output74/A (sky130_fd_sc_hd__buf_12)
     1    0.190730    0.218992    0.248774    8.872310 ^ output74/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[2] (net)
                      0.219011    0.001798    8.874107 ^ wbs_dat_o[2] (out)
                                              8.874107   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.874107   data arrival time
---------------------------------------------------------------------------------------------
                                             17.055891   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.062354    0.056300    2.470710    8.606533 ^ SRAM_0/DO[28] (EF_SRAM_1024x32)
                                                         net72 (net)
                      0.058039    0.015229    8.621761 ^ output72/A (sky130_fd_sc_hd__buf_12)
     1    0.191113    0.219435    0.247239    8.869000 ^ output72/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[28] (net)
                      0.219465    0.002271    8.871271 ^ wbs_dat_o[28] (out)
                                              8.871271   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.871271   data arrival time
---------------------------------------------------------------------------------------------
                                             17.058729   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.079927    0.062469    2.480528    8.616350 ^ SRAM_0/DO[1] (EF_SRAM_1024x32)
                                                         net63 (net)
                      0.062469    0.003295    8.619646 ^ output63/A (sky130_fd_sc_hd__buf_12)
     1    0.190423    0.219159    0.249528    8.869174 ^ output63/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[1] (net)
                      0.219168    0.001270    8.870444 ^ wbs_dat_o[1] (out)
                                              8.870444   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.870444   data arrival time
---------------------------------------------------------------------------------------------
                                             17.059555   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.065020    0.057625    2.472577    8.608399 ^ SRAM_0/DO[3] (EF_SRAM_1024x32)
                                                         net77 (net)
                      0.059410    0.012099    8.620499 ^ output77/A (sky130_fd_sc_hd__buf_12)
     1    0.190988    0.219244    0.247989    8.868487 ^ output77/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[3] (net)
                      0.219263    0.001799    8.870287 ^ wbs_dat_o[3] (out)
                                              8.870287   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.870287   data arrival time
---------------------------------------------------------------------------------------------
                                             17.059711   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.062954    0.056527    2.471107    8.606930 ^ SRAM_0/DO[22] (EF_SRAM_1024x32)
                                                         net66 (net)
                      0.058239    0.013457    8.620386 ^ output66/A (sky130_fd_sc_hd__buf_12)
     1    0.190848    0.219082    0.247439    8.867825 ^ output66/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[22] (net)
                      0.219101    0.001799    8.869624 ^ wbs_dat_o[22] (out)
                                              8.869624   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.869624   data arrival time
---------------------------------------------------------------------------------------------
                                             17.060373   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.076390    0.061092    2.479234    8.615056 ^ SRAM_0/DO[0] (EF_SRAM_1024x32)
                                                         net52 (net)
                      0.061092    0.003634    8.618690 ^ output52/A (sky130_fd_sc_hd__buf_12)
     1    0.191159    0.219504    0.248461    8.867151 ^ output52/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[0] (net)
                      0.219533    0.002209    8.869361 ^ wbs_dat_o[0] (out)
                                              8.869361   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.869361   data arrival time
---------------------------------------------------------------------------------------------
                                             17.060638   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.059924    0.055554    2.470635    8.606458 ^ SRAM_0/DO[19] (EF_SRAM_1024x32)
                                                         net62 (net)
                      0.056614    0.012933    8.619390 ^ output62/A (sky130_fd_sc_hd__buf_12)
     1    0.190713    0.218895    0.246854    8.866245 ^ output62/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[19] (net)
                      0.218911    0.001616    8.867861 ^ wbs_dat_o[19] (out)
                                              8.867861   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.867861   data arrival time
---------------------------------------------------------------------------------------------
                                             17.062140   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.062823    0.056758    2.471889    8.607711 ^ SRAM_0/DO[16] (EF_SRAM_1024x32)
                                                         net59 (net)
                      0.058023    0.010735    8.618446 ^ output59/A (sky130_fd_sc_hd__buf_12)
     1    0.190885    0.219122    0.247388    8.865834 ^ output59/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[16] (net)
                      0.219141    0.001799    8.867634 ^ wbs_dat_o[16] (out)
                                              8.867634   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.867634   data arrival time
---------------------------------------------------------------------------------------------
                                             17.062365   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.060908    0.055918    2.471014    8.606836 ^ SRAM_0/DO[18] (EF_SRAM_1024x32)
                                                         net61 (net)
                      0.057395    0.011629    8.618465 ^ output61/A (sky130_fd_sc_hd__buf_12)
     1    0.190840    0.219065    0.247117    8.865582 ^ output61/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[18] (net)
                      0.219084    0.001799    8.867382 ^ wbs_dat_o[18] (out)
                                              8.867382   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.867382   data arrival time
---------------------------------------------------------------------------------------------
                                             17.062616   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.057137    0.054516    2.470051    8.605874 ^ SRAM_0/DO[24] (EF_SRAM_1024x32)
                                                         net68 (net)
                      0.055502    0.011214    8.617087 ^ output68/A (sky130_fd_sc_hd__buf_12)
     1    0.191941    0.220380    0.246578    8.863666 ^ output68/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[24] (net)
                      0.220426    0.002800    8.866466 ^ wbs_dat_o[24] (out)
                                              8.866466   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.866466   data arrival time
---------------------------------------------------------------------------------------------
                                             17.063532   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.070987    0.058452    2.476991    8.612814 ^ SRAM_0/DO[27] (EF_SRAM_1024x32)
                                                         net71 (net)
                      0.058452    0.003851    8.616665 ^ output71/A (sky130_fd_sc_hd__buf_12)
     1    0.190917    0.219171    0.247508    8.864173 ^ output71/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[27] (net)
                      0.219193    0.001893    8.866065 ^ wbs_dat_o[27] (out)
                                              8.866065   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.866065   data arrival time
---------------------------------------------------------------------------------------------
                                             17.063932   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.058102    0.054921    2.470439    8.606261 ^ SRAM_0/DO[5] (EF_SRAM_1024x32)
                                                         net79 (net)
                      0.055829    0.010910    8.617172 ^ output79/A (sky130_fd_sc_hd__buf_12)
     1    0.190499    0.219208    0.247077    8.864249 ^ output79/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[5] (net)
                      0.219219    0.001339    8.865588 ^ wbs_dat_o[5] (out)
                                              8.865588   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.865588   data arrival time
---------------------------------------------------------------------------------------------
                                             17.064409   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.058871    0.048569    2.471120    8.606943 ^ SRAM_0/DO[4] (EF_SRAM_1024x32)
                                                         net78 (net)
                      0.055885    0.010074    8.617017 ^ output78/A (sky130_fd_sc_hd__buf_12)
     1    0.190960    0.219181    0.246648    8.863665 ^ output78/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[4] (net)
                      0.219200    0.001800    8.865465 ^ wbs_dat_o[4] (out)
                                              8.865465   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.865465   data arrival time
---------------------------------------------------------------------------------------------
                                             17.064533   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.069097    0.058127    2.476420    8.612243 ^ SRAM_0/DO[23] (EF_SRAM_1024x32)
                                                         net67 (net)
                      0.058127    0.003391    8.615634 ^ output67/A (sky130_fd_sc_hd__buf_12)
     1    0.190474    0.218614    0.247424    8.863058 ^ output67/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[23] (net)
                      0.218625    0.001338    8.864397 ^ wbs_dat_o[23] (out)
                                              8.864397   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.864397   data arrival time
---------------------------------------------------------------------------------------------
                                             17.065603   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.053943    0.053258    2.469058    8.604880 ^ SRAM_0/DO[17] (EF_SRAM_1024x32)
                                                         net60 (net)
                      0.053979    0.010562    8.615443 ^ output60/A (sky130_fd_sc_hd__buf_12)
     1    0.191068    0.219314    0.245850    8.861293 ^ output60/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[17] (net)
                      0.219339    0.002042    8.863336 ^ wbs_dat_o[17] (out)
                                              8.863336   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.863336   data arrival time
---------------------------------------------------------------------------------------------
                                             17.066664   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.056775    0.048715    2.470484    8.606306 ^ SRAM_0/DO[7] (EF_SRAM_1024x32)
                                                         net81 (net)
                      0.054844    0.008990    8.615296 ^ output81/A (sky130_fd_sc_hd__buf_12)
     1    0.190470    0.219157    0.246732    8.862028 ^ output81/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[7] (net)
                      0.219166    0.001270    8.863297 ^ wbs_dat_o[7] (out)
                                              8.863297   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.863297   data arrival time
---------------------------------------------------------------------------------------------
                                             17.066700   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.053863    0.053260    2.469108    8.604930 ^ SRAM_0/DO[25] (EF_SRAM_1024x32)
                                                         net69 (net)
                      0.053920    0.010201    8.615131 ^ output69/A (sky130_fd_sc_hd__buf_12)
     1    0.190939    0.219170    0.245750    8.860881 ^ output69/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[25] (net)
                      0.219194    0.002006    8.862886 ^ wbs_dat_o[25] (out)
                                              8.862886   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.862886   data arrival time
---------------------------------------------------------------------------------------------
                                             17.067112   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.051360    0.052275    2.468599    8.604422 ^ SRAM_0/DO[29] (EF_SRAM_1024x32)
                                                         net73 (net)
                      0.053038    0.010810    8.615232 ^ output73/A (sky130_fd_sc_hd__buf_12)
     1    0.190981    0.219207    0.245453    8.860684 ^ output73/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[29] (net)
                      0.219231    0.002007    8.862691 ^ wbs_dat_o[29] (out)
                                              8.862691   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.862691   data arrival time
---------------------------------------------------------------------------------------------
                                             17.067308   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.064740    0.056409    2.474911    8.610734 ^ SRAM_0/DO[21] (EF_SRAM_1024x32)
                                                         net65 (net)
                      0.056409    0.002963    8.613697 ^ output65/A (sky130_fd_sc_hd__buf_12)
     1    0.190579    0.218731    0.246769    8.860465 ^ output65/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[21] (net)
                      0.218743    0.001477    8.861942 ^ wbs_dat_o[21] (out)
                                              8.861942   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.861942   data arrival time
---------------------------------------------------------------------------------------------
                                             17.068056   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.062890    0.055605    2.474295    8.610117 ^ SRAM_0/DO[26] (EF_SRAM_1024x32)
                                                         net70 (net)
                      0.055605    0.003054    8.613172 ^ output70/A (sky130_fd_sc_hd__buf_12)
     1    0.191203    0.219522    0.246335    8.859508 ^ output70/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[26] (net)
                      0.219555    0.002364    8.861872 ^ wbs_dat_o[26] (out)
                                              8.861872   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.861872   data arrival time
---------------------------------------------------------------------------------------------
                                             17.068127   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.050670    0.051792    2.468063    8.603886 ^ SRAM_0/DO[20] (EF_SRAM_1024x32)
                                                         net64 (net)
                      0.052435    0.009885    8.613770 ^ output64/A (sky130_fd_sc_hd__buf_12)
     1    0.190842    0.219022    0.245265    8.859035 ^ output64/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[20] (net)
                      0.219041    0.001799    8.860834 ^ wbs_dat_o[20] (out)
                                              8.860834   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.860834   data arrival time
---------------------------------------------------------------------------------------------
                                             17.069164   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.052377    0.046896    2.469075    8.604897 ^ SRAM_0/DO[6] (EF_SRAM_1024x32)
                                                         net80 (net)
                      0.047694    0.008554    8.613452 ^ output80/A (sky130_fd_sc_hd__buf_12)
     1    0.191106    0.219291    0.243555    8.857006 ^ output80/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[6] (net)
                      0.219315    0.002009    8.859015 ^ wbs_dat_o[6] (out)
                                              8.859015   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.859015   data arrival time
---------------------------------------------------------------------------------------------
                                             17.070984   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.051609    0.046665    2.468884    8.604707 ^ SRAM_0/DO[8] (EF_SRAM_1024x32)
                                                         net82 (net)
                      0.047325    0.008158    8.612864 ^ output82/A (sky130_fd_sc_hd__buf_12)
     1    0.190631    0.219375    0.243978    8.856843 ^ output82/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[8] (net)
                      0.219388    0.001478    8.858320 ^ wbs_dat_o[8] (out)
                                              8.858320   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.858320   data arrival time
---------------------------------------------------------------------------------------------
                                             17.071678   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.049932    0.046785    2.468584    8.604406 ^ SRAM_0/DO[10] (EF_SRAM_1024x32)
                                                         net53 (net)
                      0.047134    0.007425    8.611832 ^ output53/A (sky130_fd_sc_hd__buf_12)
     1    0.190955    0.219095    0.243373    8.855205 ^ output53/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[10] (net)
                      0.219114    0.001801    8.857006 ^ wbs_dat_o[10] (out)
                                              8.857006   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.857006   data arrival time
---------------------------------------------------------------------------------------------
                                             17.072992   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.047283    0.045988    2.467662    8.603484 ^ SRAM_0/DO[9] (EF_SRAM_1024x32)
                                                         net83 (net)
                      0.046319    0.006938    8.610422 ^ output83/A (sky130_fd_sc_hd__buf_12)
     1    0.191563    0.219855    0.242988    8.853410 ^ output83/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[9] (net)
                      0.219895    0.002598    8.856008 ^ wbs_dat_o[9] (out)
                                              8.856008   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.856008   data arrival time
---------------------------------------------------------------------------------------------
                                             17.073990   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.045789    0.046621    2.467424    8.603247 ^ SRAM_0/DO[11] (EF_SRAM_1024x32)
                                                         net54 (net)
                      0.046638    0.005969    8.609216 ^ output54/A (sky130_fd_sc_hd__buf_12)
     1    0.191089    0.219253    0.243197    8.852412 ^ output54/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[11] (net)
                      0.219275    0.001940    8.854352 ^ wbs_dat_o[11] (out)
                                              8.854352   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.854352   data arrival time
---------------------------------------------------------------------------------------------
                                             17.075645   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.043667    0.046276    2.466732    8.602554 ^ SRAM_0/DO[12] (EF_SRAM_1024x32)
                                                         net55 (net)
                      0.046276    0.005413    8.607967 ^ output55/A (sky130_fd_sc_hd__buf_12)
     1    0.190447    0.218576    0.242967    8.850934 ^ output55/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[12] (net)
                      0.218586    0.001338    8.852273 ^ wbs_dat_o[12] (out)
                                              8.852273   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.852273   data arrival time
---------------------------------------------------------------------------------------------
                                             17.077724   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.036851    0.046367    2.464516    8.600339 ^ SRAM_0/DO[13] (EF_SRAM_1024x32)
                                                         net56 (net)
                      0.046367    0.004125    8.604464 ^ output56/A (sky130_fd_sc_hd__buf_12)
     1    0.191232    0.219418    0.243144    8.847608 ^ output56/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[13] (net)
                      0.219443    0.002033    8.849641 ^ wbs_dat_o[13] (out)
                                              8.849641   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.849641   data arrival time
---------------------------------------------------------------------------------------------
                                             17.080357   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.028083    0.042653    2.461534    8.597357 ^ SRAM_0/DO[14] (EF_SRAM_1024x32)
                                                         net57 (net)
                      0.042695    0.002700    8.600057 ^ output57/A (sky130_fd_sc_hd__buf_12)
     1    0.190846    0.219053    0.241624    8.841681 ^ output57/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[14] (net)
                      0.219072    0.001799    8.843480 ^ wbs_dat_o[14] (out)
                                              8.843480   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.843480   data arrival time
---------------------------------------------------------------------------------------------
                                             17.086517   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000587    5.891966 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.231873    6.123839 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.011983    6.135823 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.026521    0.041977    2.461007    8.596830 ^ SRAM_0/DO[15] (EF_SRAM_1024x32)
                                                         net58 (net)
                      0.042007    0.002269    8.599099 ^ output58/A (sky130_fd_sc_hd__buf_12)
     1    0.190969    0.219194    0.241399    8.840498 ^ output58/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[15] (net)
                      0.219215    0.001893    8.842391 ^ wbs_dat_o[15] (out)
                                              8.842391   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.842391   data arrival time
---------------------------------------------------------------------------------------------
                                             17.087608   slack (MET)


Startpoint: wbs_adr_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 ^ input external delay
     1    0.004041    0.920000    0.000000    9.460000 ^ wbs_adr_i[0] (in)
                                                         wbs_adr_i[0] (net)
                      0.920081    0.000043    9.460043 ^ hold140/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005262    0.074214    0.705478   10.165522 ^ hold140/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net232 (net)
                      0.074214    0.000108   10.165629 ^ hold83/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004113    0.064575    0.582426   10.748055 ^ hold83/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.064575    0.000064   10.748119 ^ input2/A (sky130_fd_sc_hd__buf_4)
     1    0.016556    0.056749    0.135489   10.883608 ^ input2/X (sky130_fd_sc_hd__buf_4)
                                                         net2 (net)
                      0.056774    0.001180   10.884788 ^ hold84/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.076688    0.739850    1.081927   11.966714 ^ hold84/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.740522    0.015594   11.982308 ^ SRAM_0/AD[0] (EF_SRAM_1024x32)
                                             11.982308   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.537736   29.524202   library setup time
                                             29.524202   data required time
---------------------------------------------------------------------------------------------
                                             29.524202   data required time
                                            -11.982308   data arrival time
---------------------------------------------------------------------------------------------
                                             17.541893   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.002622    0.920000    0.000000    9.460000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.920034    0.000018    9.460018 v hold137/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001744    0.047996    0.889001   10.349019 v hold137/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net229 (net)
                      0.047996    0.000015   10.349034 v hold77/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003181    0.055470    0.580452   10.929486 v hold77/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.055470    0.000038   10.929524 v input5/A (sky130_fd_sc_hd__buf_4)
     1    0.016508    0.040124    0.160563   11.090087 v input5/X (sky130_fd_sc_hd__buf_4)
                                                         net5 (net)
                      0.040149    0.000919   11.091006 v hold78/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.069000    0.337507    0.853362   11.944368 v hold78/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.338055    0.012690   11.957059 v SRAM_0/AD[3] (EF_SRAM_1024x32)
                                             11.957059   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.483551   29.578386   library setup time
                                             29.578386   data required time
---------------------------------------------------------------------------------------------
                                             29.578386   data required time
                                            -11.957059   data arrival time
---------------------------------------------------------------------------------------------
                                             17.621328   slack (MET)


Startpoint: wbs_adr_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003786    0.920000    0.000000    9.460000 v wbs_adr_i[1] (in)
                                                         wbs_adr_i[1] (net)
                      0.920076    0.000040    9.460040 v hold139/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002321    0.050589    0.894490   10.354530 v hold139/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net231 (net)
                      0.050589    0.000025   10.354555 v hold81/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003166    0.055347    0.581372   10.935927 v hold81/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.055347    0.000038   10.935966 v input3/A (sky130_fd_sc_hd__buf_4)
     1    0.059603    0.084066    0.208459   11.144424 v input3/X (sky130_fd_sc_hd__buf_4)
                                                         net3 (net)
                      0.084134    0.002354   11.146778 v hold82/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043613    0.231111    0.783051   11.929829 v hold82/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.231187    0.004114   11.933943 v SRAM_0/AD[1] (EF_SRAM_1024x32)
                                             11.933943   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.444862   29.617075   library setup time
                                             29.617075   data required time
---------------------------------------------------------------------------------------------
                                             29.617075   data required time
                                            -11.933943   data arrival time
---------------------------------------------------------------------------------------------
                                             17.683132   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.004094    0.920000    0.000000    9.460000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.920067    0.000036    9.460035 v hold135/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003208    0.055904    0.902905   10.362941 v hold135/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net227 (net)
                      0.055904    0.000048   10.362989 v hold73/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002796    0.052935    0.580208   10.943197 v hold73/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.052935    0.000028   10.943224 v input7/A (sky130_fd_sc_hd__buf_4)
     1    0.048954    0.077442    0.193632   11.136856 v input7/X (sky130_fd_sc_hd__buf_4)
                                                         net7 (net)
                      0.078264    0.006592   11.143448 v hold74/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043077    0.228730    0.778254   11.921702 v hold74/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.228800    0.003969   11.925672 v SRAM_0/AD[5] (EF_SRAM_1024x32)
                                             11.925672   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.443894   29.618044   library setup time
                                             29.618044   data required time
---------------------------------------------------------------------------------------------
                                             29.618044   data required time
                                            -11.925672   data arrival time
---------------------------------------------------------------------------------------------
                                             17.692373   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003093    0.920000    0.000000    9.460000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.920049    0.000026    9.460026 v hold138/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002673    0.052489    0.897831   10.357857 v hold138/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net230 (net)
                      0.052489    0.000032   10.357889 v hold79/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002883    0.053478    0.579451   10.937340 v hold79/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.053478    0.000031   10.937371 v input4/A (sky130_fd_sc_hd__buf_4)
     1    0.054849    0.079654    0.200122   11.137493 v input4/X (sky130_fd_sc_hd__buf_4)
                                                         net4 (net)
                      0.080565    0.007069   11.144562 v hold80/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.040498    0.217412    0.769520   11.914082 v hold80/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.217481    0.003826   11.917908 v SRAM_0/AD[2] (EF_SRAM_1024x32)
                                             11.917908   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.439300   29.622637   library setup time
                                             29.622637   data required time
---------------------------------------------------------------------------------------------
                                             29.622637   data required time
                                            -11.917908   data arrival time
---------------------------------------------------------------------------------------------
                                             17.704729   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003306    0.920000    0.000000    9.460000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.920055    0.000029    9.460030 v hold134/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001791    0.048227    0.889452   10.349482 v hold134/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net226 (net)
                      0.048227    0.000016   10.349498 v hold71/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002989    0.054195    0.578723   10.928221 v hold71/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.054195    0.000034   10.928254 v input8/A (sky130_fd_sc_hd__buf_4)
     1    0.044543    0.072100    0.189603   11.117857 v input8/X (sky130_fd_sc_hd__buf_4)
                                                         net8 (net)
                      0.072823    0.005923   11.123780 v hold72/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043726    0.231503    0.778305   11.902086 v hold72/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.231574    0.004015   11.906100 v SRAM_0/AD[6] (EF_SRAM_1024x32)
                                             11.906100   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.445019   29.616919   library setup time
                                             29.616919   data required time
---------------------------------------------------------------------------------------------
                                             29.616919   data required time
                                            -11.906100   data arrival time
---------------------------------------------------------------------------------------------
                                             17.710817   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003309    0.920000    0.000000    9.460000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.920049    0.000026    9.460026 v hold136/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001753    0.048041    0.889091   10.349116 v hold136/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net228 (net)
                      0.048041    0.000015   10.349132 v hold75/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003166    0.055371    0.580332   10.929464 v hold75/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.055371    0.000038   10.929502 v input6/A (sky130_fd_sc_hd__buf_4)
     1    0.043304    0.070684    0.188730   11.118232 v input6/X (sky130_fd_sc_hd__buf_4)
                                                         net6 (net)
                      0.071280    0.005312   11.123544 v hold76/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043087    0.228775    0.774934   11.898479 v hold76/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.228857    0.004249   11.902727 v SRAM_0/AD[4] (EF_SRAM_1024x32)
                                             11.902727   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.443917   29.618021   library setup time
                                             29.618021   data required time
---------------------------------------------------------------------------------------------
                                             29.618021   data required time
                                            -11.902727   data arrival time
---------------------------------------------------------------------------------------------
                                             17.715294   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.002747    0.920000    0.000000    9.460000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.920032    0.000017    9.460017 v hold132/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002577    0.051924    0.896914   10.356931 v hold132/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net224 (net)
                      0.051924    0.000033   10.356963 v hold63/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002852    0.053289    0.578924   10.935887 v hold63/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net155 (net)
                      0.053289    0.000028   10.935916 v input10/A (sky130_fd_sc_hd__buf_4)
     1    0.042055    0.069344    0.186119   11.122034 v input10/X (sky130_fd_sc_hd__buf_4)
                                                         net10 (net)
                      0.070095    0.005917   11.127952 v hold64/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042212    0.224913    0.771079   11.899031 v hold64/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net156 (net)
                      0.224980    0.003835   11.902865 v SRAM_0/AD[8] (EF_SRAM_1024x32)
                                             11.902865   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.442343   29.619595   library setup time
                                             29.619595   data required time
---------------------------------------------------------------------------------------------
                                             29.619595   data required time
                                            -11.902865   data arrival time
---------------------------------------------------------------------------------------------
                                             17.716730   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.002885    0.920000    0.000000    9.460000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.920040    0.000020    9.460021 v hold133/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001857    0.048554    0.890081   10.350101 v hold133/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net225 (net)
                      0.048554    0.000016   10.350118 v hold67/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002613    0.051869    0.575269   10.925386 v hold67/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net159 (net)
                      0.051869    0.000024   10.925410 v input9/A (sky130_fd_sc_hd__buf_4)
     1    0.039299    0.065533    0.183419   11.108829 v input9/X (sky130_fd_sc_hd__buf_4)
                                                         net9 (net)
                      0.066095    0.004895   11.113724 v hold68/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041783    0.223048    0.767485   11.881208 v hold68/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.223117    0.003904   11.885113 v SRAM_0/AD[7] (EF_SRAM_1024x32)
                                             11.885113   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.441587   29.620352   library setup time
                                             29.620352   data required time
---------------------------------------------------------------------------------------------
                                             29.620352   data required time
                                            -11.885113   data arrival time
---------------------------------------------------------------------------------------------
                                             17.735239   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003335    0.920000    0.000000    9.460000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.920056    0.000029    9.460030 v hold131/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001783    0.048188    0.889378   10.349408 v hold131/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net223 (net)
                      0.048188    0.000015   10.349423 v hold57/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002586    0.051712    0.574858   10.924280 v hold57/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net149 (net)
                      0.051712    0.000023   10.924304 v input11/A (sky130_fd_sc_hd__buf_4)
     1    0.037252    0.063335    0.180642   11.104946 v input11/X (sky130_fd_sc_hd__buf_4)
                                                         net11 (net)
                      0.063955    0.005056   11.110002 v hold58/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041430    0.221471    0.765163   11.875164 v hold58/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net150 (net)
                      0.221536    0.003777   11.878942 v SRAM_0/AD[9] (EF_SRAM_1024x32)
                                             11.878942   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.440945   29.620993   library setup time
                                             29.620993   data required time
---------------------------------------------------------------------------------------------
                                             29.620993   data required time
                                            -11.878942   data arrival time
---------------------------------------------------------------------------------------------
                                             17.742050   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003010    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180042    0.000022    8.740023 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002240    0.048300    0.592643    9.332665 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.048300    0.000023    9.332688 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011621    0.130736    0.632572    9.965261 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.130736    0.000197    9.965458 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.063720    0.083942    0.160893   10.126350 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.086790    0.012662   10.139012 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.190685    0.221649    0.241058   10.380071 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.225815    0.025552   10.405622 ^ SRAM_0/BEN[23] (EF_SRAM_1024x32)
                                             10.405622   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.630901   29.431036   library setup time
                                             29.431036   data required time
---------------------------------------------------------------------------------------------
                                             29.431036   data required time
                                            -10.405622   data arrival time
---------------------------------------------------------------------------------------------
                                             19.025415   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003010    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180042    0.000022    8.740023 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002240    0.048300    0.592643    9.332665 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.048300    0.000023    9.332688 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011621    0.130736    0.632572    9.965261 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.130736    0.000197    9.965458 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.063720    0.083942    0.160893   10.126350 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.086790    0.012662   10.139012 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.190685    0.221649    0.241058   10.380071 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.225755    0.025376   10.405447 ^ SRAM_0/BEN[22] (EF_SRAM_1024x32)
                                             10.405447   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.630878   29.431059   library setup time
                                             29.431059   data required time
---------------------------------------------------------------------------------------------
                                             29.431059   data required time
                                            -10.405447   data arrival time
---------------------------------------------------------------------------------------------
                                             19.025614   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003010    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180042    0.000022    8.740023 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002240    0.048300    0.592643    9.332665 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.048300    0.000023    9.332688 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011621    0.130736    0.632572    9.965261 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.130736    0.000197    9.965458 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.063720    0.083942    0.160893   10.126350 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.086790    0.012662   10.139012 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.190685    0.221649    0.241058   10.380071 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.225634    0.025020   10.405090 ^ SRAM_0/BEN[21] (EF_SRAM_1024x32)
                                             10.405090   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.630832   29.431105   library setup time
                                             29.431105   data required time
---------------------------------------------------------------------------------------------
                                             29.431105   data required time
                                            -10.405090   data arrival time
---------------------------------------------------------------------------------------------
                                             19.026014   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003010    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180042    0.000022    8.740023 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002240    0.048300    0.592643    9.332665 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.048300    0.000023    9.332688 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011621    0.130736    0.632572    9.965261 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.130736    0.000197    9.965458 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.063720    0.083942    0.160893   10.126350 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.086790    0.012662   10.139012 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.190685    0.221649    0.241058   10.380071 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.225476    0.024545   10.404615 ^ SRAM_0/BEN[20] (EF_SRAM_1024x32)
                                             10.404615   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.630772   29.431166   library setup time
                                             29.431166   data required time
---------------------------------------------------------------------------------------------
                                             29.431166   data required time
                                            -10.404615   data arrival time
---------------------------------------------------------------------------------------------
                                             19.026552   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003010    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180042    0.000022    8.740023 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002240    0.048300    0.592643    9.332665 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.048300    0.000023    9.332688 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011621    0.130736    0.632572    9.965261 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.130736    0.000197    9.965458 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.063720    0.083942    0.160893   10.126350 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.086790    0.012662   10.139012 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.190685    0.221649    0.241058   10.380071 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.225238    0.023812   10.403882 ^ SRAM_0/BEN[19] (EF_SRAM_1024x32)
                                             10.403882   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.630681   29.431257   library setup time
                                             29.431257   data required time
---------------------------------------------------------------------------------------------
                                             29.431257   data required time
                                            -10.403882   data arrival time
---------------------------------------------------------------------------------------------
                                             19.027374   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003010    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180042    0.000022    8.740023 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002240    0.048300    0.592643    9.332665 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.048300    0.000023    9.332688 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011621    0.130736    0.632572    9.965261 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.130736    0.000197    9.965458 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.063720    0.083942    0.160893   10.126350 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.086790    0.012662   10.139012 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.190685    0.221649    0.241058   10.380071 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.224930    0.022824   10.402894 ^ SRAM_0/BEN[18] (EF_SRAM_1024x32)
                                             10.402894   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.630564   29.431374   library setup time
                                             29.431374   data required time
---------------------------------------------------------------------------------------------
                                             29.431374   data required time
                                            -10.402894   data arrival time
---------------------------------------------------------------------------------------------
                                             19.028481   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003206    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180049    0.000026    8.740026 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001896    0.045879    0.589260    9.329286 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.045879    0.000016    9.329302 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011330    0.128045    0.629636    9.958938 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.128045    0.000197    9.959135 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063914    0.084076    0.160886   10.120021 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.086650    0.012074   10.132094 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.191817    0.223274    0.237083   10.369178 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.229755    0.031686   10.400864 ^ SRAM_0/BEN[31] (EF_SRAM_1024x32)
                                             10.400864   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.632403   29.429535   library setup time
                                             29.429535   data required time
---------------------------------------------------------------------------------------------
                                             29.429535   data required time
                                            -10.400864   data arrival time
---------------------------------------------------------------------------------------------
                                             19.028673   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003206    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180049    0.000026    8.740026 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001896    0.045879    0.589260    9.329286 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.045879    0.000016    9.329302 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011330    0.128045    0.629636    9.958938 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.128045    0.000197    9.959135 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063914    0.084076    0.160886   10.120021 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.086650    0.012074   10.132094 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.191817    0.223274    0.237083   10.369178 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.229681    0.031514   10.400692 ^ SRAM_0/BEN[30] (EF_SRAM_1024x32)
                                             10.400692   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.632374   29.429564   library setup time
                                             29.429564   data required time
---------------------------------------------------------------------------------------------
                                             29.429564   data required time
                                            -10.400692   data arrival time
---------------------------------------------------------------------------------------------
                                             19.028872   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003206    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180049    0.000026    8.740026 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001896    0.045879    0.589260    9.329286 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.045879    0.000016    9.329302 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011330    0.128045    0.629636    9.958938 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.128045    0.000197    9.959135 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063914    0.084076    0.160886   10.120021 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.086650    0.012074   10.132094 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.191817    0.223274    0.237083   10.369178 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.229541    0.031186   10.400364 ^ SRAM_0/BEN[29] (EF_SRAM_1024x32)
                                             10.400364   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.632321   29.429617   library setup time
                                             29.429617   data required time
---------------------------------------------------------------------------------------------
                                             29.429617   data required time
                                            -10.400364   data arrival time
---------------------------------------------------------------------------------------------
                                             19.029253   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003010    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180042    0.000022    8.740023 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002240    0.048300    0.592643    9.332665 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.048300    0.000023    9.332688 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011621    0.130736    0.632572    9.965261 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.130736    0.000197    9.965458 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.063720    0.083942    0.160893   10.126350 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.086790    0.012662   10.139012 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.190685    0.221649    0.241058   10.380071 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.224624    0.021798   10.401868 ^ SRAM_0/BEN[17] (EF_SRAM_1024x32)
                                             10.401868   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.630447   29.431492   library setup time
                                             29.431492   data required time
---------------------------------------------------------------------------------------------
                                             29.431492   data required time
                                            -10.401868   data arrival time
---------------------------------------------------------------------------------------------
                                             19.029623   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003206    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180049    0.000026    8.740026 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001896    0.045879    0.589260    9.329286 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.045879    0.000016    9.329302 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011330    0.128045    0.629636    9.958938 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.128045    0.000197    9.959135 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063914    0.084076    0.160886   10.120021 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.086650    0.012074   10.132094 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.191817    0.223274    0.237083   10.369178 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.229320    0.030663   10.399840 ^ SRAM_0/BEN[28] (EF_SRAM_1024x32)
                                             10.399840   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.632237   29.429701   library setup time
                                             29.429701   data required time
---------------------------------------------------------------------------------------------
                                             29.429701   data required time
                                            -10.399840   data arrival time
---------------------------------------------------------------------------------------------
                                             19.029860   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003206    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180049    0.000026    8.740026 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001896    0.045879    0.589260    9.329286 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.045879    0.000016    9.329302 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011330    0.128045    0.629636    9.958938 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.128045    0.000197    9.959135 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063914    0.084076    0.160886   10.120021 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.086650    0.012074   10.132094 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.191817    0.223274    0.237083   10.369178 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.228998    0.029882   10.399059 ^ SRAM_0/BEN[27] (EF_SRAM_1024x32)
                                             10.399059   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.632114   29.429823   library setup time
                                             29.429823   data required time
---------------------------------------------------------------------------------------------
                                             29.429823   data required time
                                            -10.399059   data arrival time
---------------------------------------------------------------------------------------------
                                             19.030764   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003010    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180042    0.000022    8.740023 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002240    0.048300    0.592643    9.332665 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.048300    0.000023    9.332688 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011621    0.130736    0.632572    9.965261 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.130736    0.000197    9.965458 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.063720    0.083942    0.160893   10.126350 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.086790    0.012662   10.139012 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.190685    0.221649    0.241058   10.380071 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.224192    0.020250   10.400320 ^ SRAM_0/BEN[16] (EF_SRAM_1024x32)
                                             10.400320   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.630283   29.431654   library setup time
                                             29.431654   data required time
---------------------------------------------------------------------------------------------
                                             29.431654   data required time
                                            -10.400320   data arrival time
---------------------------------------------------------------------------------------------
                                             19.031334   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003206    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180049    0.000026    8.740026 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001896    0.045879    0.589260    9.329286 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.045879    0.000016    9.329302 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011330    0.128045    0.629636    9.958938 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.128045    0.000197    9.959135 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063914    0.084076    0.160886   10.120021 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.086650    0.012074   10.132094 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.191817    0.223274    0.237083   10.369178 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.228671    0.029068   10.398246 ^ SRAM_0/BEN[26] (EF_SRAM_1024x32)
                                             10.398246   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.631989   29.429949   library setup time
                                             29.429949   data required time
---------------------------------------------------------------------------------------------
                                             29.429949   data required time
                                            -10.398246   data arrival time
---------------------------------------------------------------------------------------------
                                             19.031702   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003206    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180049    0.000026    8.740026 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001896    0.045879    0.589260    9.329286 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.045879    0.000016    9.329302 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011330    0.128045    0.629636    9.958938 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.128045    0.000197    9.959135 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063914    0.084076    0.160886   10.120021 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.086650    0.012074   10.132094 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.191817    0.223274    0.237083   10.369178 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.228272    0.028042   10.397220 ^ SRAM_0/BEN[25] (EF_SRAM_1024x32)
                                             10.397220   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.631838   29.430099   library setup time
                                             29.430099   data required time
---------------------------------------------------------------------------------------------
                                             29.430099   data required time
                                            -10.397220   data arrival time
---------------------------------------------------------------------------------------------
                                             19.032881   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003206    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180049    0.000026    8.740026 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001896    0.045879    0.589260    9.329286 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.045879    0.000016    9.329302 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011330    0.128045    0.629636    9.958938 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.128045    0.000197    9.959135 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063914    0.084076    0.160886   10.120021 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.086650    0.012074   10.132094 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.191817    0.223274    0.237083   10.369178 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.227702    0.026501   10.395679 ^ SRAM_0/BEN[24] (EF_SRAM_1024x32)
                                             10.395679   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.631620   29.430317   library setup time
                                             29.430317   data required time
---------------------------------------------------------------------------------------------
                                             29.430317   data required time
                                            -10.395679   data arrival time
---------------------------------------------------------------------------------------------
                                             19.034637   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004367    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180092    0.000048    8.740048 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002710    0.052118    0.597274    9.337322 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.052118    0.000031    9.337354 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010464    0.120123    0.625561    9.962914 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.120123    0.000115    9.963030 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022400    0.041407    0.127185   10.090215 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.041514    0.001653   10.091868 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.211964    0.245034    0.228813   10.320682 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.256549    0.043647   10.364328 ^ SRAM_0/BEN[0] (EF_SRAM_1024x32)
                                             10.364328   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.642612   29.419327   library setup time
                                             29.419327   data required time
---------------------------------------------------------------------------------------------
                                             29.419327   data required time
                                            -10.364328   data arrival time
---------------------------------------------------------------------------------------------
                                             19.054998   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004367    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180092    0.000048    8.740048 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002710    0.052118    0.597274    9.337322 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.052118    0.000031    9.337354 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010464    0.120123    0.625561    9.962914 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.120123    0.000115    9.963030 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022400    0.041407    0.127185   10.090215 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.041514    0.001653   10.091868 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.211964    0.245034    0.228813   10.320682 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.256454    0.043476   10.364158 ^ SRAM_0/BEN[1] (EF_SRAM_1024x32)
                                             10.364158   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.642576   29.419361   library setup time
                                             29.419361   data required time
---------------------------------------------------------------------------------------------
                                             29.419361   data required time
                                            -10.364158   data arrival time
---------------------------------------------------------------------------------------------
                                             19.055204   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004367    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180092    0.000048    8.740048 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002710    0.052118    0.597274    9.337322 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.052118    0.000031    9.337354 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010464    0.120123    0.625561    9.962914 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.120123    0.000115    9.963030 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022400    0.041407    0.127185   10.090215 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.041514    0.001653   10.091868 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.211964    0.245034    0.228813   10.320682 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.256242    0.043092   10.363773 ^ SRAM_0/BEN[2] (EF_SRAM_1024x32)
                                             10.363773   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.642495   29.419443   library setup time
                                             29.419443   data required time
---------------------------------------------------------------------------------------------
                                             29.419443   data required time
                                            -10.363773   data arrival time
---------------------------------------------------------------------------------------------
                                             19.055670   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004367    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180092    0.000048    8.740048 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002710    0.052118    0.597274    9.337322 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.052118    0.000031    9.337354 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010464    0.120123    0.625561    9.962914 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.120123    0.000115    9.963030 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022400    0.041407    0.127185   10.090215 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.041514    0.001653   10.091868 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.211964    0.245034    0.228813   10.320682 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.255954    0.042565   10.363247 ^ SRAM_0/BEN[3] (EF_SRAM_1024x32)
                                             10.363247   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.642385   29.419552   library setup time
                                             29.419552   data required time
---------------------------------------------------------------------------------------------
                                             29.419552   data required time
                                            -10.363247   data arrival time
---------------------------------------------------------------------------------------------
                                             19.056305   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004367    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180092    0.000048    8.740048 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002710    0.052118    0.597274    9.337322 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.052118    0.000031    9.337354 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010464    0.120123    0.625561    9.962914 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.120123    0.000115    9.963030 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022400    0.041407    0.127185   10.090215 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.041514    0.001653   10.091868 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.211964    0.245034    0.228813   10.320682 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.255609    0.041926   10.362608 ^ SRAM_0/BEN[4] (EF_SRAM_1024x32)
                                             10.362608   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.642254   29.419683   library setup time
                                             29.419683   data required time
---------------------------------------------------------------------------------------------
                                             29.419683   data required time
                                            -10.362608   data arrival time
---------------------------------------------------------------------------------------------
                                             19.057077   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004367    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180092    0.000048    8.740048 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002710    0.052118    0.597274    9.337322 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.052118    0.000031    9.337354 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010464    0.120123    0.625561    9.962914 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.120123    0.000115    9.963030 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022400    0.041407    0.127185   10.090215 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.041514    0.001653   10.091868 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.211964    0.245034    0.228813   10.320682 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.255140    0.041041   10.361722 ^ SRAM_0/BEN[5] (EF_SRAM_1024x32)
                                             10.361722   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.642075   29.419863   library setup time
                                             29.419863   data required time
---------------------------------------------------------------------------------------------
                                             29.419863   data required time
                                            -10.361722   data arrival time
---------------------------------------------------------------------------------------------
                                             19.058140   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004367    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180092    0.000048    8.740048 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002710    0.052118    0.597274    9.337322 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.052118    0.000031    9.337354 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010464    0.120123    0.625561    9.962914 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.120123    0.000115    9.963030 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022400    0.041407    0.127185   10.090215 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.041514    0.001653   10.091868 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.211964    0.245034    0.228813   10.320682 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.254530    0.039861   10.360542 ^ SRAM_0/BEN[6] (EF_SRAM_1024x32)
                                             10.360542   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.641843   29.420095   library setup time
                                             29.420095   data required time
---------------------------------------------------------------------------------------------
                                             29.420095   data required time
                                            -10.360542   data arrival time
---------------------------------------------------------------------------------------------
                                             19.059553   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004367    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180092    0.000048    8.740048 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002710    0.052118    0.597274    9.337322 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.052118    0.000031    9.337354 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010464    0.120123    0.625561    9.962914 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.120123    0.000115    9.963030 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022400    0.041407    0.127185   10.090215 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.041514    0.001653   10.091868 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.211964    0.245034    0.228813   10.320682 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.253886    0.038573   10.359254 ^ SRAM_0/BEN[7] (EF_SRAM_1024x32)
                                             10.359254   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.641597   29.420341   library setup time
                                             29.420341   data required time
---------------------------------------------------------------------------------------------
                                             29.420341   data required time
                                            -10.359254   data arrival time
---------------------------------------------------------------------------------------------
                                             19.061087   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003914    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180080    0.000042    8.740042 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002300    0.048735    0.593237    9.333280 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.048735    0.000022    9.333302 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010544    0.120840    0.624968    9.958269 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.120840    0.000141    9.958410 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.024459    0.043455    0.129265   10.087676 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.043554    0.001686   10.089361 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190625    0.221418    0.227830   10.317192 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.224939    0.023525   10.340717 ^ SRAM_0/BEN[8] (EF_SRAM_1024x32)
                                             10.340717   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.630567   29.431370   library setup time
                                             29.431370   data required time
---------------------------------------------------------------------------------------------
                                             29.431370   data required time
                                            -10.340717   data arrival time
---------------------------------------------------------------------------------------------
                                             19.090652   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003914    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180080    0.000042    8.740042 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002300    0.048735    0.593237    9.333280 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.048735    0.000022    9.333302 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010544    0.120840    0.624968    9.958269 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.120840    0.000141    9.958410 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.024459    0.043455    0.129265   10.087676 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.043554    0.001686   10.089361 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190625    0.221418    0.227830   10.317192 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.224879    0.023334   10.340526 ^ SRAM_0/BEN[9] (EF_SRAM_1024x32)
                                             10.340526   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.630545   29.431393   library setup time
                                             29.431393   data required time
---------------------------------------------------------------------------------------------
                                             29.431393   data required time
                                            -10.340526   data arrival time
---------------------------------------------------------------------------------------------
                                             19.090866   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003914    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180080    0.000042    8.740042 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002300    0.048735    0.593237    9.333280 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.048735    0.000022    9.333302 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010544    0.120840    0.624968    9.958269 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.120840    0.000141    9.958410 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.024459    0.043455    0.129265   10.087676 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.043554    0.001686   10.089361 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190625    0.221418    0.227830   10.317192 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.224771    0.022985   10.340177 ^ SRAM_0/BEN[10] (EF_SRAM_1024x32)
                                             10.340177   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.630503   29.431435   library setup time
                                             29.431435   data required time
---------------------------------------------------------------------------------------------
                                             29.431435   data required time
                                            -10.340177   data arrival time
---------------------------------------------------------------------------------------------
                                             19.091257   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003914    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180080    0.000042    8.740042 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002300    0.048735    0.593237    9.333280 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.048735    0.000022    9.333302 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010544    0.120840    0.624968    9.958269 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.120840    0.000141    9.958410 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.024459    0.043455    0.129265   10.087676 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.043554    0.001686   10.089361 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190625    0.221418    0.227830   10.317192 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.224601    0.022423   10.339615 ^ SRAM_0/BEN[11] (EF_SRAM_1024x32)
                                             10.339615   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.630439   29.431499   library setup time
                                             29.431499   data required time
---------------------------------------------------------------------------------------------
                                             29.431499   data required time
                                            -10.339615   data arrival time
---------------------------------------------------------------------------------------------
                                             19.091887   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003914    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180080    0.000042    8.740042 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002300    0.048735    0.593237    9.333280 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.048735    0.000022    9.333302 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010544    0.120840    0.624968    9.958269 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.120840    0.000141    9.958410 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.024459    0.043455    0.129265   10.087676 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.043554    0.001686   10.089361 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190625    0.221418    0.227830   10.317192 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.224368    0.021632   10.338823 ^ SRAM_0/BEN[12] (EF_SRAM_1024x32)
                                             10.338823   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.630350   29.431587   library setup time
                                             29.431587   data required time
---------------------------------------------------------------------------------------------
                                             29.431587   data required time
                                            -10.338823   data arrival time
---------------------------------------------------------------------------------------------
                                             19.092764   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003914    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180080    0.000042    8.740042 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002300    0.048735    0.593237    9.333280 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.048735    0.000022    9.333302 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010544    0.120840    0.624968    9.958269 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.120840    0.000141    9.958410 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.024459    0.043455    0.129265   10.087676 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.043554    0.001686   10.089361 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190625    0.221418    0.227830   10.317192 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.224121    0.020751   10.337943 ^ SRAM_0/BEN[13] (EF_SRAM_1024x32)
                                             10.337943   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.630256   29.431683   library setup time
                                             29.431683   data required time
---------------------------------------------------------------------------------------------
                                             29.431683   data required time
                                            -10.337943   data arrival time
---------------------------------------------------------------------------------------------
                                             19.093740   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003914    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180080    0.000042    8.740042 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002300    0.048735    0.593237    9.333280 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.048735    0.000022    9.333302 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010544    0.120840    0.624968    9.958269 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.120840    0.000141    9.958410 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.024459    0.043455    0.129265   10.087676 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.043554    0.001686   10.089361 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190625    0.221418    0.227830   10.317192 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.223540    0.018511   10.335703 ^ SRAM_0/BEN[14] (EF_SRAM_1024x32)
                                             10.335703   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.630034   29.431904   library setup time
                                             29.431904   data required time
---------------------------------------------------------------------------------------------
                                             29.431904   data required time
                                            -10.335703   data arrival time
---------------------------------------------------------------------------------------------
                                             19.096199   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003914    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180080    0.000042    8.740042 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002300    0.048735    0.593237    9.333280 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.048735    0.000022    9.333302 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010544    0.120840    0.624968    9.958269 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.120840    0.000141    9.958410 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.024459    0.043455    0.129265   10.087676 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.043554    0.001686   10.089361 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190625    0.221418    0.227830   10.317192 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.223012    0.016178   10.333370 ^ SRAM_0/BEN[15] (EF_SRAM_1024x32)
                                             10.333370   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.629833   29.432106   library setup time
                                             29.432106   data required time
---------------------------------------------------------------------------------------------
                                             29.432106   data required time
                                            -10.333370   data arrival time
---------------------------------------------------------------------------------------------
                                             19.098736   slack (MET)


Startpoint: wbs_we_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.740000    9.310000 v input external delay
     1    0.003373    0.140000    0.000000    9.310000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.140049    0.000026    9.310026 v hold98/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003021    0.054475    0.622410    9.932436 v hold98/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.054475    0.000041    9.932476 v input50/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.017788    0.100141    0.205111   10.137587 v input50/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                                         net50 (net)
                      0.100145    0.000830   10.138417 v _2_/A (sky130_fd_sc_hd__clkinv_4)
     1    0.085693    0.167069    0.176260   10.314677 ^ _2_/Y (sky130_fd_sc_hd__clkinv_4)
                                                         ram_controller.R_WB (net)
                      0.167303    0.005399   10.320077 ^ SRAM_0/R_WB (EF_SRAM_1024x32)
                                             10.320077   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.485190   29.576748   library setup time
                                             29.576748   data required time
---------------------------------------------------------------------------------------------
                                             29.576748   data required time
                                            -10.320077   data arrival time
---------------------------------------------------------------------------------------------
                                             19.256672   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.091713    0.007133    5.898512 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.052622    0.071220    0.176842    6.075354 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.071226    0.000720    6.076074 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.014370    0.136086    0.419350    6.495424 ^ _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.136086    0.000120    6.495544 ^ _5_/A_N (sky130_fd_sc_hd__and3b_1)
     1    0.003277    0.039390    0.202951    6.698495 v _5_/X (sky130_fd_sc_hd__and3b_1)
                                                         _0_ (net)
                      0.039390    0.000045    6.698540 v _6_/D (sky130_fd_sc_hd__dfrtp_1)
                                              6.698540   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.091713    0.006452   29.947224 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.052622    0.071220    0.160000   30.107224 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.071226    0.000654   30.107878 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.100000   30.007879   clock uncertainty
                                  0.968128   30.976007   clock reconvergence pessimism
                                 -0.105829   30.870180   library setup time
                                             30.870180   data required time
---------------------------------------------------------------------------------------------
                                             30.870180   data required time
                                             -6.698540   data arrival time
---------------------------------------------------------------------------------------------
                                             24.171640   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.065177    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008927    5.578927 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.312452    5.891379 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.091713    0.007133    5.898512 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.052622    0.071220    0.176842    6.075354 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.071226    0.000720    6.076074 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.014370    0.136086    0.419350    6.495424 ^ _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.136086    0.000280    6.495704 ^ output51/A (sky130_fd_sc_hd__buf_12)
     1    0.190792    0.219191    0.270433    6.766137 ^ output51/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_ack_o (net)
                      0.219266    0.001548    6.767685 ^ wbs_ack_o (out)
                                              6.767685   data arrival time

                                 50.000000   50.000000   clock clk (rise edge)
                                  4.650000   54.650002   clock network delay (propagated)
                                 -0.100000   54.550003   clock uncertainty
                                  0.000000   54.550003   clock reconvergence pessimism
                                 -8.410000   46.139996   output external delay
                                             46.139996   data required time
---------------------------------------------------------------------------------------------
                                             46.139996   data required time
                                             -6.767685   data arrival time
---------------------------------------------------------------------------------------------
                                             39.372311   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.740000   10.310000 ^ input external delay
     1    0.003250    0.170000    0.000000   10.310000 ^ wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.170053    0.000028   10.310028 ^ hold97/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002647    0.051591    0.594426   10.904453 ^ hold97/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.051591    0.000025   10.904478 ^ input12/A (sky130_fd_sc_hd__buf_1)
     2    0.010162    0.126654    0.148622   11.053101 ^ input12/X (sky130_fd_sc_hd__buf_1)
                                                         net12 (net)
                      0.126655    0.000307   11.053409 ^ _4_/A (sky130_fd_sc_hd__and2_4)
     1    0.089887    0.261471    0.338388   11.391796 ^ _4_/X (sky130_fd_sc_hd__and2_4)
                                                         ram_controller.EN (net)
                      0.262307    0.012695   11.404491 ^ SRAM_0/EN (EF_SRAM_1024x32)
                                             11.404491   data arrival time

                                 50.000000   50.000000   clock clk (rise edge)
                                  4.650000   54.650002   clock source latency
     1    0.065177    0.610000    0.000000   54.650002 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008075   54.658073 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   54.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   54.941299 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   55.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   55.161934 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   55.061935   clock uncertainty
                                  0.000000   55.061935   clock reconvergence pessimism
                                 -1.248795   53.813141   library setup time
                                             53.813141   data required time
---------------------------------------------------------------------------------------------
                                             53.813141   data required time
                                            -11.404491   data arrival time
---------------------------------------------------------------------------------------------
                                             42.408649   slack (MET)



