!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.9~svn20110310	//
ALIGN	./intel/intel_bufmgr_priv.h	283;"	d
ALIGN	./radeon/radeon_surface.c	40;"	d	file:
ALIGNMENT	./libkms/radeon.c	45;"	d	file:
ARRAY_SIZE	./intel/intel_bufmgr_gem.c	81;"	d	file:
ARRAY_SIZE	./intel/intel_decode.c	87;"	d	file:
ARRAY_SIZE	./tests/modetest/modetest.c	64;"	d	file:
ARRAY_SIZE	./tests/vbltest/vbltest.c	55;"	d	file:
AUB_DUMP_BMP_FORMAT_8BIT	./intel/intel_bufmgr.h	/^	AUB_DUMP_BMP_FORMAT_8BIT = 1,$/;"	e	enum:aub_dump_bmp_format
AUB_DUMP_BMP_FORMAT_ARGB_0888	./intel/intel_bufmgr.h	/^	AUB_DUMP_BMP_FORMAT_ARGB_0888 = 6,$/;"	e	enum:aub_dump_bmp_format
AUB_DUMP_BMP_FORMAT_ARGB_4444	./intel/intel_bufmgr.h	/^	AUB_DUMP_BMP_FORMAT_ARGB_4444 = 4,$/;"	e	enum:aub_dump_bmp_format
AUB_DUMP_BMP_FORMAT_ARGB_8888	./intel/intel_bufmgr.h	/^	AUB_DUMP_BMP_FORMAT_ARGB_8888 = 7,$/;"	e	enum:aub_dump_bmp_format
AUB_HEADER_MAJOR_SHIFT	./intel/intel_aub.h	53;"	d
AUB_HEADER_MINOR_SHIFT	./intel/intel_aub.h	54;"	d
AUB_MI_BATCH_BUFFER_START	./intel/intel_aub.h	44;"	d
AUB_MI_NOOP	./intel/intel_aub.h	43;"	d
AUB_PIPE_CONTROL	./intel/intel_aub.h	45;"	d
AUB_TRACE_ADDRESS_SPACE_MASK	./intel/intel_aub.h	88;"	d
AUB_TRACE_BINDING_TABLE	./intel/intel_aub.h	117;"	d
AUB_TRACE_BLEND_STATE	./intel/intel_aub.h	112;"	d
AUB_TRACE_CC_STATE	./intel/intel_aub.h	104;"	d
AUB_TRACE_CC_VP	./intel/intel_aub.h	107;"	d
AUB_TRACE_CL_STATE	./intel/intel_aub.h	101;"	d
AUB_TRACE_CL_VP	./intel/intel_aub.h	105;"	d
AUB_TRACE_DEPTH_STENCIL_STATE	./intel/intel_aub.h	113;"	d
AUB_TRACE_GENERAL_STATE_MASK	./intel/intel_aub.h	97;"	d
AUB_TRACE_GS_STATE	./intel/intel_aub.h	100;"	d
AUB_TRACE_KERNEL	./intel/intel_aub.h	109;"	d
AUB_TRACE_MEMTYPE_GTT	./intel/intel_aub.h	89;"	d
AUB_TRACE_MEMTYPE_GTT_ENTRY	./intel/intel_aub.h	93;"	d
AUB_TRACE_MEMTYPE_LOCAL	./intel/intel_aub.h	90;"	d
AUB_TRACE_MEMTYPE_NONLOCAL	./intel/intel_aub.h	91;"	d
AUB_TRACE_MEMTYPE_PCI	./intel/intel_aub.h	92;"	d
AUB_TRACE_OPERATION_MASK	./intel/intel_aub.h	60;"	d
AUB_TRACE_OP_COMMAND_WRITE	./intel/intel_aub.h	63;"	d
AUB_TRACE_OP_COMMENT	./intel/intel_aub.h	61;"	d
AUB_TRACE_OP_DATA_WRITE	./intel/intel_aub.h	62;"	d
AUB_TRACE_OP_MMIO_WRITE	./intel/intel_aub.h	64;"	d
AUB_TRACE_SAMPLER_STATE	./intel/intel_aub.h	108;"	d
AUB_TRACE_SCRATCH	./intel/intel_aub.h	110;"	d
AUB_TRACE_SDC	./intel/intel_aub.h	111;"	d
AUB_TRACE_SF_STATE	./intel/intel_aub.h	102;"	d
AUB_TRACE_SF_VP	./intel/intel_aub.h	106;"	d
AUB_TRACE_SURFACE_STATE	./intel/intel_aub.h	118;"	d
AUB_TRACE_SURFACE_STATE_MASK	./intel/intel_aub.h	116;"	d
AUB_TRACE_TYPE_1D_MAP	./intel/intel_aub.h	73;"	d
AUB_TRACE_TYPE_2D_MAP	./intel/intel_aub.h	70;"	d
AUB_TRACE_TYPE_BATCH	./intel/intel_aub.h	68;"	d
AUB_TRACE_TYPE_CONSTANT_BUFFER	./intel/intel_aub.h	74;"	d
AUB_TRACE_TYPE_CONSTANT_URB	./intel/intel_aub.h	75;"	d
AUB_TRACE_TYPE_CUBE_MAP	./intel/intel_aub.h	71;"	d
AUB_TRACE_TYPE_GENERAL	./intel/intel_aub.h	77;"	d
AUB_TRACE_TYPE_INDEX_BUFFER	./intel/intel_aub.h	76;"	d
AUB_TRACE_TYPE_MASK	./intel/intel_aub.h	66;"	d
AUB_TRACE_TYPE_NOTYPE	./intel/intel_aub.h	67;"	d
AUB_TRACE_TYPE_RING_HWB	./intel/intel_aub.h	82;"	d
AUB_TRACE_TYPE_RING_PRB0	./intel/intel_aub.h	83;"	d
AUB_TRACE_TYPE_RING_PRB1	./intel/intel_aub.h	84;"	d
AUB_TRACE_TYPE_RING_PRB2	./intel/intel_aub.h	85;"	d
AUB_TRACE_TYPE_SURFACE	./intel/intel_aub.h	78;"	d
AUB_TRACE_TYPE_VERTEX_BUFFER	./intel/intel_aub.h	69;"	d
AUB_TRACE_TYPE_VOLUME_MAP	./intel/intel_aub.h	72;"	d
AUB_TRACE_VS_STATE	./intel/intel_aub.h	99;"	d
AUB_TRACE_WM_STATE	./intel/intel_aub.h	103;"	d
AVAIL_RING	./nouveau/nouveau_pushbuf.h	/^AVAIL_RING(struct nouveau_channel *chan)$/;"	f
B16	./tests/ttmtest/src/xf86dristr.h	/^    CARD16 length B16;$/;"	m	struct:_XF86DRIAuthConnection
B16	./tests/ttmtest/src/xf86dristr.h	/^    CARD16 length B16;$/;"	m	struct:_XF86DRICloseConnection
B16	./tests/ttmtest/src/xf86dristr.h	/^    CARD16 length B16;$/;"	m	struct:_XF86DRICloseFullScreen
B16	./tests/ttmtest/src/xf86dristr.h	/^    CARD16 length B16;$/;"	m	struct:_XF86DRICreateContext
B16	./tests/ttmtest/src/xf86dristr.h	/^    CARD16 length B16;$/;"	m	struct:_XF86DRICreateDrawable
B16	./tests/ttmtest/src/xf86dristr.h	/^    CARD16 length B16;$/;"	m	struct:_XF86DRIDestroyContext
B16	./tests/ttmtest/src/xf86dristr.h	/^    CARD16 length B16;$/;"	m	struct:_XF86DRIDestroyDrawable
B16	./tests/ttmtest/src/xf86dristr.h	/^    CARD16 length B16;$/;"	m	struct:_XF86DRIGetClientDriverName
B16	./tests/ttmtest/src/xf86dristr.h	/^    CARD16 length B16;$/;"	m	struct:_XF86DRIGetDeviceInfo
B16	./tests/ttmtest/src/xf86dristr.h	/^    CARD16 length B16;$/;"	m	struct:_XF86DRIGetDrawableInfo
B16	./tests/ttmtest/src/xf86dristr.h	/^    CARD16 length B16;$/;"	m	struct:_XF86DRIOpenConnection
B16	./tests/ttmtest/src/xf86dristr.h	/^    CARD16 length B16;$/;"	m	struct:_XF86DRIOpenFullScreen
B16	./tests/ttmtest/src/xf86dristr.h	/^    CARD16 length B16;$/;"	m	struct:_XF86DRIQueryDirectRenderingCapable
B16	./tests/ttmtest/src/xf86dristr.h	/^    CARD16 length B16;$/;"	m	struct:_XF86DRIQueryVersion
B16	./tests/ttmtest/src/xf86dristr.h	/^    CARD16 majorVersion B16;	       \/* major version of DRI protocol *\/$/;"	m	struct:__anon79
B16	./tests/ttmtest/src/xf86dristr.h	/^    CARD16 minorVersion B16;	       \/* minor version of DRI protocol *\/$/;"	m	struct:__anon79
B16	./tests/ttmtest/src/xf86dristr.h	/^    CARD16 sequenceNumber B16;$/;"	m	struct:__anon79
B16	./tests/ttmtest/src/xf86dristr.h	/^    CARD16 sequenceNumber B16;$/;"	m	struct:__anon80
B16	./tests/ttmtest/src/xf86dristr.h	/^    CARD16 sequenceNumber B16;$/;"	m	struct:__anon81
B16	./tests/ttmtest/src/xf86dristr.h	/^    CARD16 sequenceNumber B16;$/;"	m	struct:__anon82
B16	./tests/ttmtest/src/xf86dristr.h	/^    CARD16 sequenceNumber B16;$/;"	m	struct:__anon83
B16	./tests/ttmtest/src/xf86dristr.h	/^    CARD16 sequenceNumber B16;$/;"	m	struct:__anon84
B16	./tests/ttmtest/src/xf86dristr.h	/^    CARD16 sequenceNumber B16;$/;"	m	struct:__anon85
B16	./tests/ttmtest/src/xf86dristr.h	/^    CARD16 sequenceNumber B16;$/;"	m	struct:__anon86
B16	./tests/ttmtest/src/xf86dristr.h	/^    CARD16 sequenceNumber B16;$/;"	m	struct:__anon87
B16	./tests/ttmtest/src/xf86dristr.h	/^    CARD16 sequenceNumber B16;$/;"	m	struct:__anon88
B16	./tests/ttmtest/src/xf86dristr.h	/^    CARD16 sequenceNumber B16;$/;"	m	struct:__anon89
B16	./tests/ttmtest/src/xf86dristr.h	/^    INT16 backX B16;$/;"	m	struct:__anon86
B16	./tests/ttmtest/src/xf86dristr.h	/^    INT16 backY B16;$/;"	m	struct:__anon86
B16	./tests/ttmtest/src/xf86dristr.h	/^    INT16 drawableHeight B16;$/;"	m	struct:__anon86
B16	./tests/ttmtest/src/xf86dristr.h	/^    INT16 drawableWidth B16;$/;"	m	struct:__anon86
B16	./tests/ttmtest/src/xf86dristr.h	/^    INT16 drawableX B16;$/;"	m	struct:__anon86
B16	./tests/ttmtest/src/xf86dristr.h	/^    INT16 drawableY B16;$/;"	m	struct:__anon86
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 authenticated B32;$/;"	m	struct:__anon82
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 busIdStringLength B32;$/;"	m	struct:__anon81
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 clientDriverNameLength B32;$/;"	m	struct:__anon83
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 context B32;$/;"	m	struct:_XF86DRICreateContext
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 context B32;$/;"	m	struct:_XF86DRIDestroyContext
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 ddxDriverMajorVersion B32;$/;"	m	struct:__anon83
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 ddxDriverMinorVersion B32;$/;"	m	struct:__anon83
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 ddxDriverPatchVersion B32;$/;"	m	struct:__anon83
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 devPrivateSize B32;$/;"	m	struct:__anon87
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 drawable B32;$/;"	m	struct:_XF86DRICloseFullScreen
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 drawable B32;$/;"	m	struct:_XF86DRICreateDrawable
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 drawable B32;$/;"	m	struct:_XF86DRIDestroyDrawable
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 drawable B32;$/;"	m	struct:_XF86DRIGetDrawableInfo
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 drawable B32;$/;"	m	struct:_XF86DRIOpenFullScreen
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 drawableTableIndex B32;$/;"	m	struct:__anon86
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 drawableTableStamp B32;$/;"	m	struct:__anon86
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 framebufferOrigin B32;$/;"	m	struct:__anon87
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 framebufferSize B32;$/;"	m	struct:__anon87
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 framebufferStride B32;$/;"	m	struct:__anon87
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 hFrameBufferHigh B32;$/;"	m	struct:__anon87
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 hFrameBufferLow B32;$/;"	m	struct:__anon87
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 hHWContext B32;$/;"	m	struct:__anon84
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 hHWDrawable B32;$/;"	m	struct:__anon85
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 hSAREAHigh B32;$/;"	m	struct:__anon81
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 hSAREALow B32;$/;"	m	struct:__anon81
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 isFullScreen B32;$/;"	m	struct:__anon88
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 length B32;$/;"	m	struct:__anon79
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 length B32;$/;"	m	struct:__anon80
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 length B32;$/;"	m	struct:__anon81
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 length B32;$/;"	m	struct:__anon82
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 length B32;$/;"	m	struct:__anon83
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 length B32;$/;"	m	struct:__anon84
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 length B32;$/;"	m	struct:__anon85
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 length B32;$/;"	m	struct:__anon86
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 length B32;$/;"	m	struct:__anon87
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 length B32;$/;"	m	struct:__anon88
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 length B32;$/;"	m	struct:__anon89
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 magic B32;$/;"	m	struct:_XF86DRIAuthConnection
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 numBackClipRects B32;$/;"	m	struct:__anon86
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 numClipRects B32;$/;"	m	struct:__anon86
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad2 B32;$/;"	m	struct:__anon82
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad2 B32;$/;"	m	struct:__anon84
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad2 B32;$/;"	m	struct:__anon85
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad2 B32;$/;"	m	struct:__anon88
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad2 B32;$/;"	m	struct:__anon89
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad3 B32;$/;"	m	struct:__anon79
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad3 B32;$/;"	m	struct:__anon82
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad3 B32;$/;"	m	struct:__anon84
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad3 B32;$/;"	m	struct:__anon85
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad3 B32;$/;"	m	struct:__anon88
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad3 B32;$/;"	m	struct:__anon89
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad4 B32;$/;"	m	struct:__anon79
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad4 B32;$/;"	m	struct:__anon82
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad4 B32;$/;"	m	struct:__anon84
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad4 B32;$/;"	m	struct:__anon85
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad4 B32;$/;"	m	struct:__anon88
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad4 B32;$/;"	m	struct:__anon89
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad5 B32;$/;"	m	struct:__anon79
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad5 B32;$/;"	m	struct:__anon80
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad5 B32;$/;"	m	struct:__anon82
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad5 B32;$/;"	m	struct:__anon83
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad5 B32;$/;"	m	struct:__anon84
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad5 B32;$/;"	m	struct:__anon85
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad5 B32;$/;"	m	struct:__anon88
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad5 B32;$/;"	m	struct:__anon89
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad6 B32;$/;"	m	struct:__anon79
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad6 B32;$/;"	m	struct:__anon80
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad6 B32;$/;"	m	struct:__anon81
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad6 B32;$/;"	m	struct:__anon82
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad6 B32;$/;"	m	struct:__anon83
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad6 B32;$/;"	m	struct:__anon84
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad6 B32;$/;"	m	struct:__anon85
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad6 B32;$/;"	m	struct:__anon88
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad6 B32;$/;"	m	struct:__anon89
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad7 B32;$/;"	m	struct:__anon80
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad7 B32;$/;"	m	struct:__anon81
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad7 B32;$/;"	m	struct:__anon89
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad8 B32;$/;"	m	struct:__anon80
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad8 B32;$/;"	m	struct:__anon81
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 pad9 B32;$/;"	m	struct:__anon80
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 patchVersion B32;	       \/* patch version of DRI protocol *\/$/;"	m	struct:__anon79
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 screen B32;$/;"	m	struct:_XF86DRIAuthConnection
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 screen B32;$/;"	m	struct:_XF86DRICloseConnection
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 screen B32;$/;"	m	struct:_XF86DRICloseFullScreen
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 screen B32;$/;"	m	struct:_XF86DRICreateContext
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 screen B32;$/;"	m	struct:_XF86DRICreateDrawable
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 screen B32;$/;"	m	struct:_XF86DRIDestroyContext
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 screen B32;$/;"	m	struct:_XF86DRIDestroyDrawable
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 screen B32;$/;"	m	struct:_XF86DRIGetClientDriverName
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 screen B32;$/;"	m	struct:_XF86DRIGetDeviceInfo
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 screen B32;$/;"	m	struct:_XF86DRIGetDrawableInfo
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 screen B32;$/;"	m	struct:_XF86DRIOpenConnection
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 screen B32;$/;"	m	struct:_XF86DRIOpenFullScreen
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 screen B32;$/;"	m	struct:_XF86DRIQueryDirectRenderingCapable
B32	./tests/ttmtest/src/xf86dristr.h	/^    CARD32 visual B32;$/;"	m	struct:_XF86DRICreateContext
BEGIN_RING	./nouveau/nv04_pushbuf.h	/^BEGIN_RING(struct nouveau_channel *chan, struct nouveau_grobj *gr,$/;"	f
BEGIN_RING	./nouveau/nvc0_pushbuf.h	/^BEGIN_RING(struct nouveau_channel *chan, struct nouveau_grobj *gr,$/;"	f
BEGIN_RING_1I	./nouveau/nvc0_pushbuf.h	/^BEGIN_RING_1I(struct nouveau_channel *chan, struct nouveau_grobj *gr,$/;"	f
BEGIN_RING_NI	./nouveau/nv04_pushbuf.h	/^BEGIN_RING_NI(struct nouveau_channel *chan, struct nouveau_grobj *gr,$/;"	f
BEGIN_RING_NI	./nouveau/nvc0_pushbuf.h	/^BEGIN_RING_NI(struct nouveau_channel *chan, struct nouveau_grobj *gr,$/;"	f
BIND_RING	./nouveau/nv04_pushbuf.h	/^BIND_RING(struct nouveau_channel *chan, struct nouveau_grobj *gr, unsigned sc)$/;"	f
BIND_RING	./nouveau/nvc0_pushbuf.h	/^BIND_RING(struct nouveau_channel *chan, struct nouveau_grobj *gr, unsigned sc)$/;"	f
BLUE	./tests/modetest/modetest.c	600;"	d	file:
BM_CKFATAL	./tests/ttmtest/src/ttmtest.c	121;"	d	file:
BM_NO_BACKING_STORE	./intel/intel_bufmgr_fake.c	66;"	d	file:
BM_NO_FENCE_SUBDATA	./intel/intel_bufmgr_fake.c	67;"	d	file:
BM_PINNED	./intel/intel_bufmgr_fake.c	68;"	d	file:
BOF_H	./radeon/bof.h	27;"	d
BOF_TYPE_ARRAY	./radeon/bof.h	36;"	d
BOF_TYPE_BLOB	./radeon/bof.h	34;"	d
BOF_TYPE_INT32	./radeon/bof.h	37;"	d
BOF_TYPE_NULL	./radeon/bof.h	33;"	d
BOF_TYPE_OBJECT	./radeon/bof.h	35;"	d
BOF_TYPE_STRING	./radeon/bof.h	32;"	d
BO_ALLOC_FOR_RENDER	./intel/intel_bufmgr.h	95;"	d
BUFFER_FAIL	./intel/intel_decode.c	90;"	d	file:
BufferState	./include/drm/i810_drm.h	/^	unsigned int BufferState[I810_DEST_SETUP_SIZE];$/;"	m	struct:_drm_i810_sarea
BufferState	./include/drm/i830_drm.h	/^	unsigned int BufferState[I830_DEST_SETUP_SIZE];$/;"	m	struct:_drm_i830_sarea
BusID	./xf86drm.c	/^    char *BusID;$/;"	m	struct:__anon92	file:
CALPB_BUFFERS	./nouveau/nouveau_private.h	40;"	d
CHECK_RET_RETURN	./tests/kmstest/main.c	34;"	d	file:
CHIPSET	./radeon/radeon_surface.c	116;"	d	file:
CHIPSET	./radeon/radeon_surface.c	118;"	d	file:
CHIP_ARUBA	./radeon/radeon_surface.c	/^    CHIP_ARUBA,$/;"	e	enum:radeon_family	file:
CHIP_BARTS	./radeon/radeon_surface.c	/^    CHIP_BARTS,$/;"	e	enum:radeon_family	file:
CHIP_CAICOS	./radeon/radeon_surface.c	/^    CHIP_CAICOS,$/;"	e	enum:radeon_family	file:
CHIP_CAYMAN	./radeon/radeon_surface.c	/^    CHIP_CAYMAN,$/;"	e	enum:radeon_family	file:
CHIP_CEDAR	./radeon/radeon_surface.c	/^    CHIP_CEDAR,$/;"	e	enum:radeon_family	file:
CHIP_CYPRESS	./radeon/radeon_surface.c	/^    CHIP_CYPRESS,$/;"	e	enum:radeon_family	file:
CHIP_HEMLOCK	./radeon/radeon_surface.c	/^    CHIP_HEMLOCK,$/;"	e	enum:radeon_family	file:
CHIP_JUNIPER	./radeon/radeon_surface.c	/^    CHIP_JUNIPER,$/;"	e	enum:radeon_family	file:
CHIP_LAST	./radeon/radeon_surface.c	/^    CHIP_LAST,$/;"	e	enum:radeon_family	file:
CHIP_PALM	./radeon/radeon_surface.c	/^    CHIP_PALM,$/;"	e	enum:radeon_family	file:
CHIP_R600	./radeon/radeon_surface.c	/^    CHIP_R600,$/;"	e	enum:radeon_family	file:
CHIP_REDWOOD	./radeon/radeon_surface.c	/^    CHIP_REDWOOD,$/;"	e	enum:radeon_family	file:
CHIP_RS780	./radeon/radeon_surface.c	/^    CHIP_RS780,$/;"	e	enum:radeon_family	file:
CHIP_RS880	./radeon/radeon_surface.c	/^    CHIP_RS880,$/;"	e	enum:radeon_family	file:
CHIP_RV610	./radeon/radeon_surface.c	/^    CHIP_RV610,$/;"	e	enum:radeon_family	file:
CHIP_RV620	./radeon/radeon_surface.c	/^    CHIP_RV620,$/;"	e	enum:radeon_family	file:
CHIP_RV630	./radeon/radeon_surface.c	/^    CHIP_RV630,$/;"	e	enum:radeon_family	file:
CHIP_RV635	./radeon/radeon_surface.c	/^    CHIP_RV635,$/;"	e	enum:radeon_family	file:
CHIP_RV670	./radeon/radeon_surface.c	/^    CHIP_RV670,$/;"	e	enum:radeon_family	file:
CHIP_RV710	./radeon/radeon_surface.c	/^    CHIP_RV710,$/;"	e	enum:radeon_family	file:
CHIP_RV730	./radeon/radeon_surface.c	/^    CHIP_RV730,$/;"	e	enum:radeon_family	file:
CHIP_RV740	./radeon/radeon_surface.c	/^    CHIP_RV740,$/;"	e	enum:radeon_family	file:
CHIP_RV770	./radeon/radeon_surface.c	/^    CHIP_RV770,$/;"	e	enum:radeon_family	file:
CHIP_SUMO	./radeon/radeon_surface.c	/^    CHIP_SUMO,$/;"	e	enum:radeon_family	file:
CHIP_SUMO2	./radeon/radeon_surface.c	/^    CHIP_SUMO2,$/;"	e	enum:radeon_family	file:
CHIP_TURKS	./radeon/radeon_surface.c	/^    CHIP_TURKS,$/;"	e	enum:radeon_family	file:
CHIP_UNKNOWN	./radeon/radeon_surface.c	/^    CHIP_UNKNOWN,$/;"	e	enum:radeon_family	file:
CLEAR_DEPTH	./include/drm/radeon_drm.h	599;"	d
CLEAR_X1	./include/drm/radeon_drm.h	595;"	d
CLEAR_X2	./include/drm/radeon_drm.h	597;"	d
CLEAR_Y1	./include/drm/radeon_drm.h	596;"	d
CLEAR_Y2	./include/drm/radeon_drm.h	598;"	d
CLIENT_DONE	./tests/auth.c	/^	CLIENT_DONE,$/;"	e	enum:auth_event	file:
CLIENT_LOCKED	./tests/lock.c	/^	CLIENT_LOCKED,$/;"	e	enum:auth_event	file:
CLIENT_MAGIC	./tests/auth.c	/^	CLIENT_MAGIC,$/;"	e	enum:auth_event	file:
CLIENT_MAGIC	./tests/lock.c	/^	CLIENT_MAGIC,$/;"	e	enum:auth_event	file:
CMD_AUB	./intel/intel_aub.h	49;"	d
CMD_AUB_DUMP_BMP	./intel/intel_aub.h	57;"	d
CMD_AUB_HEADER	./intel/intel_aub.h	51;"	d
CMD_AUB_TRACE_HEADER_BLOCK	./intel/intel_aub.h	56;"	d
CS_BOF_DUMP	./radeon/radeon_cs_gem.c	50;"	d	file:
ContextState	./include/drm/i810_drm.h	/^	unsigned int ContextState[I810_CTX_SETUP_SIZE];$/;"	m	struct:_drm_i810_sarea
ContextState	./include/drm/i830_drm.h	/^	unsigned int ContextState[I830_CTX_SETUP_SIZE];$/;"	m	struct:_drm_i830_sarea
DBG	./intel/intel_bufmgr_fake.c	59;"	d	file:
DBG	./intel/intel_bufmgr_gem.c	76;"	d	file:
DEBUG_HANDSHAKE_ACK	./intel/intel_debug.h	35;"	d
DEBUG_HANDSHAKE_VERSION	./intel/intel_debug.h	34;"	d
DIST_LIMIT	./xf86drmHash.c	306;"	d	file:
DR1	./include/drm/i915_drm.h	/^	__u32 DR1;$/;"	m	struct:drm_i915_gem_execbuffer
DR1	./include/drm/i915_drm.h	/^	__u32 DR1;$/;"	m	struct:drm_i915_gem_execbuffer2
DR1	./include/drm/i915_drm.h	/^	int DR1;		\/* hw flags for GFX_OP_DRAWRECT_INFO *\/$/;"	m	struct:_drm_i915_cmdbuffer
DR1	./include/drm/i915_drm.h	/^	int DR1;		\/* hw flags for GFX_OP_DRAWRECT_INFO *\/$/;"	m	struct:drm_i915_batchbuffer
DR4	./include/drm/i915_drm.h	/^	__u32 DR4;$/;"	m	struct:drm_i915_gem_execbuffer
DR4	./include/drm/i915_drm.h	/^	__u32 DR4;$/;"	m	struct:drm_i915_gem_execbuffer2
DR4	./include/drm/i915_drm.h	/^	int DR4;		\/* window origin for GFX_OP_DRAWRECT_INFO *\/$/;"	m	struct:_drm_i915_cmdbuffer
DR4	./include/drm/i915_drm.h	/^	int DR4;		\/* window origin for GFX_OP_DRAWRECT_INFO *\/$/;"	m	struct:drm_i915_batchbuffer
DRMINITLISTHEAD	./libdrm_lists.h	40;"	d
DRMINITLISTHEAD	./xf86mm.h	58;"	d
DRMLISTADD	./libdrm_lists.h	46;"	d
DRMLISTADD	./xf86mm.h	64;"	d
DRMLISTADDTAIL	./libdrm_lists.h	54;"	d
DRMLISTADDTAIL	./xf86mm.h	72;"	d
DRMLISTDEL	./libdrm_lists.h	62;"	d
DRMLISTDEL	./xf86mm.h	80;"	d
DRMLISTDELINIT	./libdrm_lists.h	68;"	d
DRMLISTDELINIT	./xf86mm.h	86;"	d
DRMLISTEMPTY	./libdrm_lists.h	79;"	d
DRMLISTEMPTY	./xf86mm.h	97;"	d
DRMLISTENTRY	./libdrm_lists.h	76;"	d
DRMLISTENTRY	./xf86mm.h	94;"	d
DRMLISTFOREACHSAFE	./libdrm_lists.h	81;"	d
DRMLISTFOREACHSAFE	./xf86mm.h	99;"	d
DRMLISTFOREACHSAFEREVERSE	./libdrm_lists.h	86;"	d
DRMLISTFOREACHSAFEREVERSE	./xf86mm.h	104;"	d
DRM_ADD_COMMAND	./include/drm/drm.h	/^		DRM_ADD_COMMAND,$/;"	e	enum:drm_control::__anon71
DRM_AGP	./xf86drm.h	/^    DRM_AGP             = 3,	  \/**< AGP\/GART *\/$/;"	e	enum:__anon2
DRM_AGP_BUFFER	./xf86drm.h	/^    DRM_AGP_BUFFER       = 0x02,$/;"	e	enum:__anon5
DRM_AGP_NO_HANDLE	./xf86drm.h	90;"	d
DRM_BUSID	./tests/dristat.c	42;"	d	file:
DRM_CAP_DUMB_BUFFER	./include/drm/drm.h	761;"	d
DRM_CAP_VBLANK_HIGH_CRTC	./include/drm/drm.h	762;"	d
DRM_CAS	./xf86drm.h	346;"	d
DRM_CAS	./xf86drm.h	361;"	d
DRM_CAS	./xf86drm.h	386;"	d
DRM_CAS	./xf86drm.h	412;"	d
DRM_CAS	./xf86drm.h	424;"	d
DRM_CAS	./xf86drm.h	442;"	d
DRM_CAS	./xf86drm.h	462;"	d
DRM_CAS_RESULT	./xf86drm.h	466;"	d
DRM_CAS_RESULT	./xf86drm.h	468;"	d
DRM_CAS_RESULT	./xf86drm.h	470;"	d
DRM_CLIENTS	./tests/dristat.c	40;"	d	file:
DRM_COMMAND_BASE	./include/drm/drm.h	729;"	d
DRM_COMMAND_END	./include/drm/drm.h	730;"	d
DRM_CONNECTOR_NAME_LEN	./include/drm/drm_mode.h	31;"	d
DRM_CONNECTOR_NAME_LEN	./xf86drmMode.h	70;"	d
DRM_CONSISTENT	./xf86drm.h	/^    DRM_CONSISTENT      = 5	  \/**< PCI consistent *\/$/;"	e	enum:__anon2
DRM_CONTAINS_LOCK	./xf86drm.h	/^    DRM_CONTAINS_LOCK   = 0x0020, \/**< SHM page that contains lock *\/$/;"	e	enum:__anon3
DRM_CONTEXT_2DONLY	./xf86drm.h	/^    DRM_CONTEXT_2DONLY    = 0x02  \/**< This context is for 2D rendering only. *\/$/;"	e	enum:__anon7
DRM_CONTEXT_PRESERVED	./xf86drm.h	/^    DRM_CONTEXT_PRESERVED = 0x01, \/**< This context is preserved and$/;"	e	enum:__anon7
DRM_CONTROL_DEV_NAME	./xf86drm.h	81;"	d
DRM_DEV_DIRMODE	./xf86drm.h	75;"	d
DRM_DEV_GID	./xf86drm.h	73;"	d
DRM_DEV_MODE	./xf86drm.h	77;"	d
DRM_DEV_NAME	./xf86drm.h	80;"	d
DRM_DEV_UID	./xf86drm.h	72;"	d
DRM_DIR_NAME	./xf86drm.h	79;"	d
DRM_DISPLAY_INFO_LEN	./include/drm/drm_mode.h	30;"	d
DRM_DISPLAY_INFO_LEN	./xf86drmMode.h	69;"	d
DRM_DISPLAY_MODE_LEN	./include/drm/drm_mode.h	32;"	d
DRM_DISPLAY_MODE_LEN	./xf86drmMode.h	71;"	d
DRM_DMA_BLOCK	./xf86drm.h	/^    DRM_DMA_BLOCK        = 0x01, \/**< $/;"	e	enum:__anon4
DRM_DMA_LARGER_OK	./xf86drm.h	/^    DRM_DMA_LARGER_OK    = 0x40  \/**< Larger-than-requested buffers OK *\/$/;"	e	enum:__anon4
DRM_DMA_PRIORITY	./xf86drm.h	/^    DRM_DMA_PRIORITY     = 0x04, \/**< High priority dispatch *\/$/;"	e	enum:__anon4
DRM_DMA_RETRY	./xf86drm.c	1279;"	d	file:
DRM_DMA_SMALLER_OK	./xf86drm.h	/^    DRM_DMA_SMALLER_OK   = 0x20, \/**< Smaller-than-requested buffers OK *\/$/;"	e	enum:__anon4
DRM_DMA_WAIT	./xf86drm.h	/^    DRM_DMA_WAIT         = 0x10, \/**< Wait for free buffers *\/$/;"	e	enum:__anon4
DRM_DMA_WHILE_LOCKED	./xf86drm.h	/^    DRM_DMA_WHILE_LOCKED = 0x02, \/**< Dispatch while lock held *\/$/;"	e	enum:__anon4
DRM_DRAWABLE_CLIPRECTS	./include/drm/drm.h	/^	DRM_DRAWABLE_CLIPRECTS,$/;"	e	enum:__anon74
DRM_ERR_INVALID	./xf86drm.h	87;"	d
DRM_ERR_NOT_ROOT	./xf86drm.h	86;"	d
DRM_ERR_NO_ACCESS	./xf86drm.h	85;"	d
DRM_ERR_NO_DEVICE	./xf86drm.h	84;"	d
DRM_ERR_NO_FD	./xf86drm.h	88;"	d
DRM_EVENT_CONTEXT_VERSION	./xf86drm.h	704;"	d
DRM_EVENT_FLIP_COMPLETE	./include/drm/drm.h	750;"	d
DRM_EVENT_VBLANK	./include/drm/drm.h	749;"	d
DRM_FB_BUFFER	./xf86drm.h	/^    DRM_FB_BUFFER        = 0x08,$/;"	e	enum:__anon5
DRM_FORMAT_ABGR1555	./include/drm/drm_fourcc.h	58;"	d
DRM_FORMAT_ABGR2101010	./include/drm/drm_fourcc.h	86;"	d
DRM_FORMAT_ABGR4444	./include/drm/drm_fourcc.h	48;"	d
DRM_FORMAT_ABGR8888	./include/drm/drm_fourcc.h	76;"	d
DRM_FORMAT_ARGB1555	./include/drm/drm_fourcc.h	57;"	d
DRM_FORMAT_ARGB2101010	./include/drm/drm_fourcc.h	85;"	d
DRM_FORMAT_ARGB4444	./include/drm/drm_fourcc.h	47;"	d
DRM_FORMAT_ARGB8888	./include/drm/drm_fourcc.h	75;"	d
DRM_FORMAT_AYUV	./include/drm/drm_fourcc.h	96;"	d
DRM_FORMAT_BGR233	./include/drm/drm_fourcc.h	39;"	d
DRM_FORMAT_BGR565	./include/drm/drm_fourcc.h	63;"	d
DRM_FORMAT_BGR888	./include/drm/drm_fourcc.h	67;"	d
DRM_FORMAT_BGRA1010102	./include/drm/drm_fourcc.h	88;"	d
DRM_FORMAT_BGRA4444	./include/drm/drm_fourcc.h	50;"	d
DRM_FORMAT_BGRA5551	./include/drm/drm_fourcc.h	60;"	d
DRM_FORMAT_BGRA8888	./include/drm/drm_fourcc.h	78;"	d
DRM_FORMAT_BGRX1010102	./include/drm/drm_fourcc.h	83;"	d
DRM_FORMAT_BGRX4444	./include/drm/drm_fourcc.h	45;"	d
DRM_FORMAT_BGRX5551	./include/drm/drm_fourcc.h	55;"	d
DRM_FORMAT_BGRX8888	./include/drm/drm_fourcc.h	73;"	d
DRM_FORMAT_BIG_ENDIAN	./include/drm/drm_fourcc.h	32;"	d
DRM_FORMAT_C8	./include/drm/drm_fourcc.h	35;"	d
DRM_FORMAT_NV12	./include/drm/drm_fourcc.h	105;"	d
DRM_FORMAT_NV16	./include/drm/drm_fourcc.h	107;"	d
DRM_FORMAT_NV21	./include/drm/drm_fourcc.h	106;"	d
DRM_FORMAT_NV61	./include/drm/drm_fourcc.h	108;"	d
DRM_FORMAT_RGB332	./include/drm/drm_fourcc.h	38;"	d
DRM_FORMAT_RGB565	./include/drm/drm_fourcc.h	62;"	d
DRM_FORMAT_RGB888	./include/drm/drm_fourcc.h	66;"	d
DRM_FORMAT_RGBA1010102	./include/drm/drm_fourcc.h	87;"	d
DRM_FORMAT_RGBA4444	./include/drm/drm_fourcc.h	49;"	d
DRM_FORMAT_RGBA5551	./include/drm/drm_fourcc.h	59;"	d
DRM_FORMAT_RGBA8888	./include/drm/drm_fourcc.h	77;"	d
DRM_FORMAT_RGBX1010102	./include/drm/drm_fourcc.h	82;"	d
DRM_FORMAT_RGBX4444	./include/drm/drm_fourcc.h	44;"	d
DRM_FORMAT_RGBX5551	./include/drm/drm_fourcc.h	54;"	d
DRM_FORMAT_RGBX8888	./include/drm/drm_fourcc.h	72;"	d
DRM_FORMAT_UYVY	./include/drm/drm_fourcc.h	93;"	d
DRM_FORMAT_VYUY	./include/drm/drm_fourcc.h	94;"	d
DRM_FORMAT_XBGR1555	./include/drm/drm_fourcc.h	53;"	d
DRM_FORMAT_XBGR2101010	./include/drm/drm_fourcc.h	81;"	d
DRM_FORMAT_XBGR4444	./include/drm/drm_fourcc.h	43;"	d
DRM_FORMAT_XBGR8888	./include/drm/drm_fourcc.h	71;"	d
DRM_FORMAT_XRGB1555	./include/drm/drm_fourcc.h	52;"	d
DRM_FORMAT_XRGB2101010	./include/drm/drm_fourcc.h	80;"	d
DRM_FORMAT_XRGB4444	./include/drm/drm_fourcc.h	42;"	d
DRM_FORMAT_XRGB8888	./include/drm/drm_fourcc.h	70;"	d
DRM_FORMAT_YUV410	./include/drm/drm_fourcc.h	119;"	d
DRM_FORMAT_YUV411	./include/drm/drm_fourcc.h	121;"	d
DRM_FORMAT_YUV420	./include/drm/drm_fourcc.h	123;"	d
DRM_FORMAT_YUV422	./include/drm/drm_fourcc.h	125;"	d
DRM_FORMAT_YUV444	./include/drm/drm_fourcc.h	127;"	d
DRM_FORMAT_YUYV	./include/drm/drm_fourcc.h	91;"	d
DRM_FORMAT_YVU410	./include/drm/drm_fourcc.h	120;"	d
DRM_FORMAT_YVU411	./include/drm/drm_fourcc.h	122;"	d
DRM_FORMAT_YVU420	./include/drm/drm_fourcc.h	124;"	d
DRM_FORMAT_YVU422	./include/drm/drm_fourcc.h	126;"	d
DRM_FORMAT_YVU444	./include/drm/drm_fourcc.h	128;"	d
DRM_FORMAT_YVYU	./include/drm/drm_fourcc.h	92;"	d
DRM_FOURCC_H	./include/drm/drm_fourcc.h	25;"	d
DRM_FRAME_BUFFER	./xf86drm.h	/^    DRM_FRAME_BUFFER    = 0,      \/**< WC, no caching, no core dump *\/$/;"	e	enum:__anon2
DRM_HALT_ALL_QUEUES	./xf86drm.h	/^    DRM_HALT_ALL_QUEUES = 0x10, \/**< Halt all current and future queues *\/$/;"	e	enum:__anon6
DRM_HALT_CUR_QUEUES	./xf86drm.h	/^    DRM_HALT_CUR_QUEUES = 0x20  \/**< Halt all current queues *\/$/;"	e	enum:__anon6
DRM_I810_CLEAR	./include/drm/i810_drm.h	198;"	d
DRM_I810_COPY	./include/drm/i810_drm.h	203;"	d
DRM_I810_DOCOPY	./include/drm/i810_drm.h	204;"	d
DRM_I810_FLIP	./include/drm/i810_drm.h	210;"	d
DRM_I810_FLUSH	./include/drm/i810_drm.h	199;"	d
DRM_I810_FSTATUS	./include/drm/i810_drm.h	206;"	d
DRM_I810_GETAGE	./include/drm/i810_drm.h	200;"	d
DRM_I810_GETBUF	./include/drm/i810_drm.h	201;"	d
DRM_I810_INIT	./include/drm/i810_drm.h	196;"	d
DRM_I810_MC	./include/drm/i810_drm.h	208;"	d
DRM_I810_OV0FLIP	./include/drm/i810_drm.h	207;"	d
DRM_I810_OV0INFO	./include/drm/i810_drm.h	205;"	d
DRM_I810_RSTATUS	./include/drm/i810_drm.h	209;"	d
DRM_I810_SWAP	./include/drm/i810_drm.h	202;"	d
DRM_I810_VERTEX	./include/drm/i810_drm.h	197;"	d
DRM_I830_CLEAR	./include/drm/i830_drm.h	254;"	d
DRM_I830_COPY	./include/drm/i830_drm.h	259;"	d
DRM_I830_DOCOPY	./include/drm/i830_drm.h	260;"	d
DRM_I830_FLIP	./include/drm/i830_drm.h	261;"	d
DRM_I830_FLUSH	./include/drm/i830_drm.h	255;"	d
DRM_I830_GETAGE	./include/drm/i830_drm.h	256;"	d
DRM_I830_GETBUF	./include/drm/i830_drm.h	257;"	d
DRM_I830_GETPARAM	./include/drm/i830_drm.h	264;"	d
DRM_I830_INIT	./include/drm/i830_drm.h	252;"	d
DRM_I830_IRQ_EMIT	./include/drm/i830_drm.h	262;"	d
DRM_I830_IRQ_WAIT	./include/drm/i830_drm.h	263;"	d
DRM_I830_SETPARAM	./include/drm/i830_drm.h	265;"	d
DRM_I830_SWAP	./include/drm/i830_drm.h	258;"	d
DRM_I830_VERTEX	./include/drm/i830_drm.h	253;"	d
DRM_I915_ALLOC	./include/drm/i915_drm.h	160;"	d
DRM_I915_BATCHBUFFER	./include/drm/i915_drm.h	155;"	d
DRM_I915_CMDBUFFER	./include/drm/i915_drm.h	163;"	d
DRM_I915_DESTROY_HEAP	./include/drm/i915_drm.h	164;"	d
DRM_I915_FLIP	./include/drm/i915_drm.h	154;"	d
DRM_I915_FLUSH	./include/drm/i915_drm.h	153;"	d
DRM_I915_FREE	./include/drm/i915_drm.h	161;"	d
DRM_I915_GEM_BUSY	./include/drm/i915_drm.h	173;"	d
DRM_I915_GEM_CREATE	./include/drm/i915_drm.h	177;"	d
DRM_I915_GEM_ENTERVT	./include/drm/i915_drm.h	175;"	d
DRM_I915_GEM_EXECBUFFER	./include/drm/i915_drm.h	170;"	d
DRM_I915_GEM_EXECBUFFER2	./include/drm/i915_drm.h	191;"	d
DRM_I915_GEM_GET_APERTURE	./include/drm/i915_drm.h	185;"	d
DRM_I915_GEM_GET_TILING	./include/drm/i915_drm.h	184;"	d
DRM_I915_GEM_INIT	./include/drm/i915_drm.h	169;"	d
DRM_I915_GEM_LEAVEVT	./include/drm/i915_drm.h	176;"	d
DRM_I915_GEM_MADVISE	./include/drm/i915_drm.h	188;"	d
DRM_I915_GEM_MMAP	./include/drm/i915_drm.h	180;"	d
DRM_I915_GEM_MMAP_GTT	./include/drm/i915_drm.h	186;"	d
DRM_I915_GEM_PIN	./include/drm/i915_drm.h	171;"	d
DRM_I915_GEM_PREAD	./include/drm/i915_drm.h	178;"	d
DRM_I915_GEM_PWRITE	./include/drm/i915_drm.h	179;"	d
DRM_I915_GEM_SET_DOMAIN	./include/drm/i915_drm.h	181;"	d
DRM_I915_GEM_SET_TILING	./include/drm/i915_drm.h	183;"	d
DRM_I915_GEM_SW_FINISH	./include/drm/i915_drm.h	182;"	d
DRM_I915_GEM_THROTTLE	./include/drm/i915_drm.h	174;"	d
DRM_I915_GEM_UNPIN	./include/drm/i915_drm.h	172;"	d
DRM_I915_GETPARAM	./include/drm/i915_drm.h	158;"	d
DRM_I915_GET_PIPE_FROM_CRTC_ID	./include/drm/i915_drm.h	187;"	d
DRM_I915_GET_SPRITE_COLORKEY	./include/drm/i915_drm.h	192;"	d
DRM_I915_GET_VBLANK_PIPE	./include/drm/i915_drm.h	166;"	d
DRM_I915_HWS_ADDR	./include/drm/i915_drm.h	168;"	d
DRM_I915_INIT	./include/drm/i915_drm.h	152;"	d
DRM_I915_INIT_HEAP	./include/drm/i915_drm.h	162;"	d
DRM_I915_IRQ_EMIT	./include/drm/i915_drm.h	156;"	d
DRM_I915_IRQ_WAIT	./include/drm/i915_drm.h	157;"	d
DRM_I915_OVERLAY_ATTRS	./include/drm/i915_drm.h	190;"	d
DRM_I915_OVERLAY_PUT_IMAGE	./include/drm/i915_drm.h	189;"	d
DRM_I915_SETPARAM	./include/drm/i915_drm.h	159;"	d
DRM_I915_SET_SPRITE_COLORKEY	./include/drm/i915_drm.h	193;"	d
DRM_I915_SET_VBLANK_PIPE	./include/drm/i915_drm.h	165;"	d
DRM_I915_VBLANK_PIPE_A	./include/drm/i915_drm.h	340;"	d
DRM_I915_VBLANK_PIPE_B	./include/drm/i915_drm.h	341;"	d
DRM_I915_VBLANK_SWAP	./include/drm/i915_drm.h	167;"	d
DRM_INST_HANDLER	./include/drm/drm.h	/^		DRM_INST_HANDLER,$/;"	e	enum:drm_control::__anon71
DRM_INTEL_RELOC_FENCE	./intel/intel_bufmgr_gem.c	130;"	d	file:
DRM_IO	./include/drm/drm.h	624;"	d
DRM_IOC	./xf86drm.h	57;"	d
DRM_IOC	./xf86drm.h	67;"	d
DRM_IOCTL	./xf86drmMode.c	/^static inline int DRM_IOCTL(int fd, unsigned long cmd, void *arg)$/;"	f	file:
DRM_IOCTL_ADD_BUFS	./include/drm/drm.h	649;"	d
DRM_IOCTL_ADD_CTX	./include/drm/drm.h	663;"	d
DRM_IOCTL_ADD_DRAW	./include/drm/drm.h	670;"	d
DRM_IOCTL_ADD_MAP	./include/drm/drm.h	648;"	d
DRM_IOCTL_AGP_ACQUIRE	./include/drm/drm.h	677;"	d
DRM_IOCTL_AGP_ALLOC	./include/drm/drm.h	681;"	d
DRM_IOCTL_AGP_BIND	./include/drm/drm.h	683;"	d
DRM_IOCTL_AGP_ENABLE	./include/drm/drm.h	679;"	d
DRM_IOCTL_AGP_FREE	./include/drm/drm.h	682;"	d
DRM_IOCTL_AGP_INFO	./include/drm/drm.h	680;"	d
DRM_IOCTL_AGP_RELEASE	./include/drm/drm.h	678;"	d
DRM_IOCTL_AGP_UNBIND	./include/drm/drm.h	684;"	d
DRM_IOCTL_AUTH_MAGIC	./include/drm/drm.h	644;"	d
DRM_IOCTL_BASE	./include/drm/drm.h	623;"	d
DRM_IOCTL_BLOCK	./include/drm/drm.h	645;"	d
DRM_IOCTL_CONTROL	./include/drm/drm.h	647;"	d
DRM_IOCTL_DMA	./include/drm/drm.h	672;"	d
DRM_IOCTL_DROP_MASTER	./include/drm/drm.h	661;"	d
DRM_IOCTL_FINISH	./include/drm/drm.h	675;"	d
DRM_IOCTL_FREE_BUFS	./include/drm/drm.h	653;"	d
DRM_IOCTL_GEM_CLOSE	./include/drm/drm.h	638;"	d
DRM_IOCTL_GEM_FLINK	./include/drm/drm.h	639;"	d
DRM_IOCTL_GEM_OPEN	./include/drm/drm.h	640;"	d
DRM_IOCTL_GET_CAP	./include/drm/drm.h	641;"	d
DRM_IOCTL_GET_CLIENT	./include/drm/drm.h	634;"	d
DRM_IOCTL_GET_CTX	./include/drm/drm.h	666;"	d
DRM_IOCTL_GET_MAGIC	./include/drm/drm.h	631;"	d
DRM_IOCTL_GET_MAP	./include/drm/drm.h	633;"	d
DRM_IOCTL_GET_SAREA_CTX	./include/drm/drm.h	658;"	d
DRM_IOCTL_GET_STATS	./include/drm/drm.h	635;"	d
DRM_IOCTL_GET_UNIQUE	./include/drm/drm.h	630;"	d
DRM_IOCTL_I810_CLEAR	./include/drm/i810_drm.h	214;"	d
DRM_IOCTL_I810_COPY	./include/drm/i810_drm.h	219;"	d
DRM_IOCTL_I810_DOCOPY	./include/drm/i810_drm.h	220;"	d
DRM_IOCTL_I810_FLIP	./include/drm/i810_drm.h	226;"	d
DRM_IOCTL_I810_FLUSH	./include/drm/i810_drm.h	215;"	d
DRM_IOCTL_I810_FSTATUS	./include/drm/i810_drm.h	222;"	d
DRM_IOCTL_I810_GETAGE	./include/drm/i810_drm.h	216;"	d
DRM_IOCTL_I810_GETBUF	./include/drm/i810_drm.h	217;"	d
DRM_IOCTL_I810_INIT	./include/drm/i810_drm.h	212;"	d
DRM_IOCTL_I810_MC	./include/drm/i810_drm.h	224;"	d
DRM_IOCTL_I810_OV0FLIP	./include/drm/i810_drm.h	223;"	d
DRM_IOCTL_I810_OV0INFO	./include/drm/i810_drm.h	221;"	d
DRM_IOCTL_I810_RSTATUS	./include/drm/i810_drm.h	225;"	d
DRM_IOCTL_I810_SWAP	./include/drm/i810_drm.h	218;"	d
DRM_IOCTL_I810_VERTEX	./include/drm/i810_drm.h	213;"	d
DRM_IOCTL_I830_CLEAR	./include/drm/i830_drm.h	269;"	d
DRM_IOCTL_I830_COPY	./include/drm/i830_drm.h	274;"	d
DRM_IOCTL_I830_DOCOPY	./include/drm/i830_drm.h	275;"	d
DRM_IOCTL_I830_FLIP	./include/drm/i830_drm.h	276;"	d
DRM_IOCTL_I830_FLUSH	./include/drm/i830_drm.h	270;"	d
DRM_IOCTL_I830_GETAGE	./include/drm/i830_drm.h	271;"	d
DRM_IOCTL_I830_GETBUF	./include/drm/i830_drm.h	272;"	d
DRM_IOCTL_I830_GETPARAM	./include/drm/i830_drm.h	279;"	d
DRM_IOCTL_I830_INIT	./include/drm/i830_drm.h	267;"	d
DRM_IOCTL_I830_IRQ_EMIT	./include/drm/i830_drm.h	277;"	d
DRM_IOCTL_I830_IRQ_WAIT	./include/drm/i830_drm.h	278;"	d
DRM_IOCTL_I830_SETPARAM	./include/drm/i830_drm.h	280;"	d
DRM_IOCTL_I830_SWAP	./include/drm/i830_drm.h	273;"	d
DRM_IOCTL_I830_VERTEX	./include/drm/i830_drm.h	268;"	d
DRM_IOCTL_I915_ALLOC	./include/drm/i915_drm.h	203;"	d
DRM_IOCTL_I915_BATCHBUFFER	./include/drm/i915_drm.h	198;"	d
DRM_IOCTL_I915_CMDBUFFER	./include/drm/i915_drm.h	206;"	d
DRM_IOCTL_I915_DESTROY_HEAP	./include/drm/i915_drm.h	207;"	d
DRM_IOCTL_I915_FLIP	./include/drm/i915_drm.h	197;"	d
DRM_IOCTL_I915_FLUSH	./include/drm/i915_drm.h	196;"	d
DRM_IOCTL_I915_FREE	./include/drm/i915_drm.h	204;"	d
DRM_IOCTL_I915_GEM_BUSY	./include/drm/i915_drm.h	217;"	d
DRM_IOCTL_I915_GEM_CREATE	./include/drm/i915_drm.h	221;"	d
DRM_IOCTL_I915_GEM_ENTERVT	./include/drm/i915_drm.h	219;"	d
DRM_IOCTL_I915_GEM_EXECBUFFER	./include/drm/i915_drm.h	213;"	d
DRM_IOCTL_I915_GEM_EXECBUFFER2	./include/drm/i915_drm.h	214;"	d
DRM_IOCTL_I915_GEM_GET_APERTURE	./include/drm/i915_drm.h	230;"	d
DRM_IOCTL_I915_GEM_GET_TILING	./include/drm/i915_drm.h	229;"	d
DRM_IOCTL_I915_GEM_INIT	./include/drm/i915_drm.h	212;"	d
DRM_IOCTL_I915_GEM_LEAVEVT	./include/drm/i915_drm.h	220;"	d
DRM_IOCTL_I915_GEM_MADVISE	./include/drm/i915_drm.h	232;"	d
DRM_IOCTL_I915_GEM_MMAP	./include/drm/i915_drm.h	224;"	d
DRM_IOCTL_I915_GEM_MMAP_GTT	./include/drm/i915_drm.h	225;"	d
DRM_IOCTL_I915_GEM_PIN	./include/drm/i915_drm.h	215;"	d
DRM_IOCTL_I915_GEM_PREAD	./include/drm/i915_drm.h	222;"	d
DRM_IOCTL_I915_GEM_PWRITE	./include/drm/i915_drm.h	223;"	d
DRM_IOCTL_I915_GEM_SET_DOMAIN	./include/drm/i915_drm.h	226;"	d
DRM_IOCTL_I915_GEM_SET_TILING	./include/drm/i915_drm.h	228;"	d
DRM_IOCTL_I915_GEM_SW_FINISH	./include/drm/i915_drm.h	227;"	d
DRM_IOCTL_I915_GEM_THROTTLE	./include/drm/i915_drm.h	218;"	d
DRM_IOCTL_I915_GEM_UNPIN	./include/drm/i915_drm.h	216;"	d
DRM_IOCTL_I915_GETPARAM	./include/drm/i915_drm.h	201;"	d
DRM_IOCTL_I915_GET_PIPE_FROM_CRTC_ID	./include/drm/i915_drm.h	231;"	d
DRM_IOCTL_I915_GET_SPRITE_COLORKEY	./include/drm/i915_drm.h	236;"	d
DRM_IOCTL_I915_GET_VBLANK_PIPE	./include/drm/i915_drm.h	209;"	d
DRM_IOCTL_I915_HWS_ADDR	./include/drm/i915_drm.h	211;"	d
DRM_IOCTL_I915_INIT	./include/drm/i915_drm.h	195;"	d
DRM_IOCTL_I915_INIT_HEAP	./include/drm/i915_drm.h	205;"	d
DRM_IOCTL_I915_IRQ_EMIT	./include/drm/i915_drm.h	199;"	d
DRM_IOCTL_I915_IRQ_WAIT	./include/drm/i915_drm.h	200;"	d
DRM_IOCTL_I915_OVERLAY_ATTRS	./include/drm/i915_drm.h	234;"	d
DRM_IOCTL_I915_OVERLAY_PUT_IMAGE	./include/drm/i915_drm.h	233;"	d
DRM_IOCTL_I915_SETPARAM	./include/drm/i915_drm.h	202;"	d
DRM_IOCTL_I915_SET_SPRITE_COLORKEY	./include/drm/i915_drm.h	235;"	d
DRM_IOCTL_I915_SET_VBLANK_PIPE	./include/drm/i915_drm.h	208;"	d
DRM_IOCTL_I915_VBLANK_SWAP	./include/drm/i915_drm.h	210;"	d
DRM_IOCTL_INFO_BUFS	./include/drm/drm.h	651;"	d
DRM_IOCTL_IRQ_BUSID	./include/drm/drm.h	632;"	d
DRM_IOCTL_LOCK	./include/drm/drm.h	673;"	d
DRM_IOCTL_MACH64_BLIT	./include/drm/mach64_drm.h	172;"	d
DRM_IOCTL_MACH64_CLEAR	./include/drm/mach64_drm.h	170;"	d
DRM_IOCTL_MACH64_FLUSH	./include/drm/mach64_drm.h	173;"	d
DRM_IOCTL_MACH64_GETPARAM	./include/drm/mach64_drm.h	174;"	d
DRM_IOCTL_MACH64_IDLE	./include/drm/mach64_drm.h	167;"	d
DRM_IOCTL_MACH64_INIT	./include/drm/mach64_drm.h	166;"	d
DRM_IOCTL_MACH64_RESET	./include/drm/mach64_drm.h	168;"	d
DRM_IOCTL_MACH64_SWAP	./include/drm/mach64_drm.h	169;"	d
DRM_IOCTL_MACH64_VERTEX	./include/drm/mach64_drm.h	171;"	d
DRM_IOCTL_MAP_BUFS	./include/drm/drm.h	652;"	d
DRM_IOCTL_MARK_BUFS	./include/drm/drm.h	650;"	d
DRM_IOCTL_MGA_BLIT	./include/drm/mga_drm.h	258;"	d
DRM_IOCTL_MGA_CLEAR	./include/drm/mga_drm.h	254;"	d
DRM_IOCTL_MGA_DMA_BOOTSTRAP	./include/drm/mga_drm.h	262;"	d
DRM_IOCTL_MGA_FLUSH	./include/drm/mga_drm.h	251;"	d
DRM_IOCTL_MGA_GETPARAM	./include/drm/mga_drm.h	259;"	d
DRM_IOCTL_MGA_ILOAD	./include/drm/mga_drm.h	257;"	d
DRM_IOCTL_MGA_INDICES	./include/drm/mga_drm.h	256;"	d
DRM_IOCTL_MGA_INIT	./include/drm/mga_drm.h	250;"	d
DRM_IOCTL_MGA_RESET	./include/drm/mga_drm.h	252;"	d
DRM_IOCTL_MGA_SET_FENCE	./include/drm/mga_drm.h	260;"	d
DRM_IOCTL_MGA_SWAP	./include/drm/mga_drm.h	253;"	d
DRM_IOCTL_MGA_VERTEX	./include/drm/mga_drm.h	255;"	d
DRM_IOCTL_MGA_WAIT_FENCE	./include/drm/mga_drm.h	261;"	d
DRM_IOCTL_MODESET_CTL	./include/drm/drm.h	637;"	d
DRM_IOCTL_MODE_ADDFB	./include/drm/drm.h	708;"	d
DRM_IOCTL_MODE_ADDFB2	./include/drm/drm.h	719;"	d
DRM_IOCTL_MODE_ATTACHMODE	./include/drm/drm.h	701;"	d
DRM_IOCTL_MODE_CREATE_DUMB	./include/drm/drm.h	713;"	d
DRM_IOCTL_MODE_CURSOR	./include/drm/drm.h	696;"	d
DRM_IOCTL_MODE_DESTROY_DUMB	./include/drm/drm.h	715;"	d
DRM_IOCTL_MODE_DETACHMODE	./include/drm/drm.h	702;"	d
DRM_IOCTL_MODE_DIRTYFB	./include/drm/drm.h	711;"	d
DRM_IOCTL_MODE_GETCONNECTOR	./include/drm/drm.h	700;"	d
DRM_IOCTL_MODE_GETCRTC	./include/drm/drm.h	694;"	d
DRM_IOCTL_MODE_GETENCODER	./include/drm/drm.h	699;"	d
DRM_IOCTL_MODE_GETFB	./include/drm/drm.h	707;"	d
DRM_IOCTL_MODE_GETGAMMA	./include/drm/drm.h	697;"	d
DRM_IOCTL_MODE_GETPLANE	./include/drm/drm.h	717;"	d
DRM_IOCTL_MODE_GETPLANERESOURCES	./include/drm/drm.h	716;"	d
DRM_IOCTL_MODE_GETPROPBLOB	./include/drm/drm.h	706;"	d
DRM_IOCTL_MODE_GETPROPERTY	./include/drm/drm.h	704;"	d
DRM_IOCTL_MODE_GETRESOURCES	./include/drm/drm.h	693;"	d
DRM_IOCTL_MODE_MAP_DUMB	./include/drm/drm.h	714;"	d
DRM_IOCTL_MODE_PAGE_FLIP	./include/drm/drm.h	710;"	d
DRM_IOCTL_MODE_RMFB	./include/drm/drm.h	709;"	d
DRM_IOCTL_MODE_SETCRTC	./include/drm/drm.h	695;"	d
DRM_IOCTL_MODE_SETGAMMA	./include/drm/drm.h	698;"	d
DRM_IOCTL_MODE_SETPLANE	./include/drm/drm.h	718;"	d
DRM_IOCTL_MODE_SETPROPERTY	./include/drm/drm.h	705;"	d
DRM_IOCTL_MOD_CTX	./include/drm/drm.h	665;"	d
DRM_IOCTL_NEW_CTX	./include/drm/drm.h	668;"	d
DRM_IOCTL_NR	./xf86drm.h	52;"	d
DRM_IOCTL_NR	./xf86drm.h	62;"	d
DRM_IOCTL_OMAP_GEM_CPU_FINI	./omap/omap_drm.h	131;"	d
DRM_IOCTL_OMAP_GEM_CPU_PREP	./omap/omap_drm.h	130;"	d
DRM_IOCTL_OMAP_GEM_INFO	./omap/omap_drm.h	132;"	d
DRM_IOCTL_OMAP_GEM_NEW	./omap/omap_drm.h	129;"	d
DRM_IOCTL_OMAP_GET_BASE	./omap/omap_drm.h	128;"	d
DRM_IOCTL_OMAP_GET_PARAM	./omap/omap_drm.h	126;"	d
DRM_IOCTL_OMAP_SET_PARAM	./omap/omap_drm.h	127;"	d
DRM_IOCTL_R128_BLIT	./include/drm/r128_drm.h	210;"	d
DRM_IOCTL_R128_CCE_IDLE	./include/drm/r128_drm.h	203;"	d
DRM_IOCTL_R128_CCE_RESET	./include/drm/r128_drm.h	202;"	d
DRM_IOCTL_R128_CCE_START	./include/drm/r128_drm.h	200;"	d
DRM_IOCTL_R128_CCE_STOP	./include/drm/r128_drm.h	201;"	d
DRM_IOCTL_R128_CLEAR	./include/drm/r128_drm.h	207;"	d
DRM_IOCTL_R128_CLEAR2	./include/drm/r128_drm.h	216;"	d
DRM_IOCTL_R128_DEPTH	./include/drm/r128_drm.h	211;"	d
DRM_IOCTL_R128_FLIP	./include/drm/r128_drm.h	218;"	d
DRM_IOCTL_R128_FULLSCREEN	./include/drm/r128_drm.h	215;"	d
DRM_IOCTL_R128_GETPARAM	./include/drm/r128_drm.h	217;"	d
DRM_IOCTL_R128_INDICES	./include/drm/r128_drm.h	209;"	d
DRM_IOCTL_R128_INDIRECT	./include/drm/r128_drm.h	214;"	d
DRM_IOCTL_R128_INIT	./include/drm/r128_drm.h	199;"	d
DRM_IOCTL_R128_RESET	./include/drm/r128_drm.h	205;"	d
DRM_IOCTL_R128_STIPPLE	./include/drm/r128_drm.h	212;"	d
DRM_IOCTL_R128_SWAP	./include/drm/r128_drm.h	206;"	d
DRM_IOCTL_R128_VERTEX	./include/drm/r128_drm.h	208;"	d
DRM_IOCTL_RADEON_ALLOC	./include/drm/radeon_drm.h	531;"	d
DRM_IOCTL_RADEON_CLEAR	./include/drm/radeon_drm.h	521;"	d
DRM_IOCTL_RADEON_CMDBUF	./include/drm/radeon_drm.h	528;"	d
DRM_IOCTL_RADEON_CP_IDLE	./include/drm/radeon_drm.h	517;"	d
DRM_IOCTL_RADEON_CP_INIT	./include/drm/radeon_drm.h	513;"	d
DRM_IOCTL_RADEON_CP_RESET	./include/drm/radeon_drm.h	516;"	d
DRM_IOCTL_RADEON_CP_RESUME	./include/drm/radeon_drm.h	536;"	d
DRM_IOCTL_RADEON_CP_START	./include/drm/radeon_drm.h	514;"	d
DRM_IOCTL_RADEON_CP_STOP	./include/drm/radeon_drm.h	515;"	d
DRM_IOCTL_RADEON_CS	./include/drm/radeon_drm.h	548;"	d
DRM_IOCTL_RADEON_FLIP	./include/drm/radeon_drm.h	530;"	d
DRM_IOCTL_RADEON_FREE	./include/drm/radeon_drm.h	532;"	d
DRM_IOCTL_RADEON_FULLSCREEN	./include/drm/radeon_drm.h	519;"	d
DRM_IOCTL_RADEON_GEM_BUSY	./include/drm/radeon_drm.h	552;"	d
DRM_IOCTL_RADEON_GEM_CREATE	./include/drm/radeon_drm.h	542;"	d
DRM_IOCTL_RADEON_GEM_INFO	./include/drm/radeon_drm.h	541;"	d
DRM_IOCTL_RADEON_GEM_MMAP	./include/drm/radeon_drm.h	543;"	d
DRM_IOCTL_RADEON_GEM_PREAD	./include/drm/radeon_drm.h	544;"	d
DRM_IOCTL_RADEON_GEM_PWRITE	./include/drm/radeon_drm.h	545;"	d
DRM_IOCTL_RADEON_GEM_SET_DOMAIN	./include/drm/radeon_drm.h	546;"	d
DRM_IOCTL_RADEON_GEM_WAIT_IDLE	./include/drm/radeon_drm.h	547;"	d
DRM_IOCTL_RADEON_GETPARAM	./include/drm/radeon_drm.h	529;"	d
DRM_IOCTL_RADEON_GET_TILING	./include/drm/radeon_drm.h	551;"	d
DRM_IOCTL_RADEON_INDICES	./include/drm/radeon_drm.h	523;"	d
DRM_IOCTL_RADEON_INDIRECT	./include/drm/radeon_drm.h	525;"	d
DRM_IOCTL_RADEON_INFO	./include/drm/radeon_drm.h	549;"	d
DRM_IOCTL_RADEON_INIT_HEAP	./include/drm/radeon_drm.h	533;"	d
DRM_IOCTL_RADEON_IRQ_EMIT	./include/drm/radeon_drm.h	534;"	d
DRM_IOCTL_RADEON_IRQ_WAIT	./include/drm/radeon_drm.h	535;"	d
DRM_IOCTL_RADEON_RESET	./include/drm/radeon_drm.h	518;"	d
DRM_IOCTL_RADEON_SETPARAM	./include/drm/radeon_drm.h	537;"	d
DRM_IOCTL_RADEON_SET_TILING	./include/drm/radeon_drm.h	550;"	d
DRM_IOCTL_RADEON_STIPPLE	./include/drm/radeon_drm.h	524;"	d
DRM_IOCTL_RADEON_SURF_ALLOC	./include/drm/radeon_drm.h	538;"	d
DRM_IOCTL_RADEON_SURF_FREE	./include/drm/radeon_drm.h	539;"	d
DRM_IOCTL_RADEON_SWAP	./include/drm/radeon_drm.h	520;"	d
DRM_IOCTL_RADEON_TEXTURE	./include/drm/radeon_drm.h	526;"	d
DRM_IOCTL_RADEON_VERTEX	./include/drm/radeon_drm.h	522;"	d
DRM_IOCTL_RADEON_VERTEX2	./include/drm/radeon_drm.h	527;"	d
DRM_IOCTL_RES_CTX	./include/drm/drm.h	669;"	d
DRM_IOCTL_RM_CTX	./include/drm/drm.h	664;"	d
DRM_IOCTL_RM_DRAW	./include/drm/drm.h	671;"	d
DRM_IOCTL_RM_MAP	./include/drm/drm.h	655;"	d
DRM_IOCTL_SAVAGE_CMDBUF	./include/drm/savage_drm.h	67;"	d
DRM_IOCTL_SAVAGE_EVENT_EMIT	./include/drm/savage_drm.h	68;"	d
DRM_IOCTL_SAVAGE_EVENT_WAIT	./include/drm/savage_drm.h	69;"	d
DRM_IOCTL_SAVAGE_INIT	./include/drm/savage_drm.h	66;"	d
DRM_IOCTL_SET_MASTER	./include/drm/drm.h	660;"	d
DRM_IOCTL_SET_SAREA_CTX	./include/drm/drm.h	657;"	d
DRM_IOCTL_SET_UNIQUE	./include/drm/drm.h	643;"	d
DRM_IOCTL_SET_VERSION	./include/drm/drm.h	636;"	d
DRM_IOCTL_SG_ALLOC	./include/drm/drm.h	686;"	d
DRM_IOCTL_SG_FREE	./include/drm/drm.h	687;"	d
DRM_IOCTL_SIS_AGP_ALLOC	./include/drm/sis_drm.h	43;"	d
DRM_IOCTL_SIS_AGP_FREE	./include/drm/sis_drm.h	44;"	d
DRM_IOCTL_SIS_AGP_INIT	./include/drm/sis_drm.h	42;"	d
DRM_IOCTL_SIS_FB_ALLOC	./include/drm/sis_drm.h	40;"	d
DRM_IOCTL_SIS_FB_FREE	./include/drm/sis_drm.h	41;"	d
DRM_IOCTL_SIS_FB_INIT	./include/drm/sis_drm.h	45;"	d
DRM_IOCTL_SWITCH_CTX	./include/drm/drm.h	667;"	d
DRM_IOCTL_UNBLOCK	./include/drm/drm.h	646;"	d
DRM_IOCTL_UNLOCK	./include/drm/drm.h	674;"	d
DRM_IOCTL_UPDATE_DRAW	./include/drm/drm.h	691;"	d
DRM_IOCTL_VERSION	./include/drm/drm.h	629;"	d
DRM_IOCTL_VIA_AGP_INIT	./include/drm/via_drm.h	83;"	d
DRM_IOCTL_VIA_ALLOCMEM	./include/drm/via_drm.h	81;"	d
DRM_IOCTL_VIA_BLIT_SYNC	./include/drm/via_drm.h	95;"	d
DRM_IOCTL_VIA_CMDBUFFER	./include/drm/via_drm.h	88;"	d
DRM_IOCTL_VIA_CMDBUF_SIZE	./include/drm/via_drm.h	91;"	d
DRM_IOCTL_VIA_DEC_FUTEX	./include/drm/via_drm.h	86;"	d
DRM_IOCTL_VIA_DMA_BLIT	./include/drm/via_drm.h	94;"	d
DRM_IOCTL_VIA_DMA_INIT	./include/drm/via_drm.h	87;"	d
DRM_IOCTL_VIA_FB_INIT	./include/drm/via_drm.h	84;"	d
DRM_IOCTL_VIA_FLUSH	./include/drm/via_drm.h	89;"	d
DRM_IOCTL_VIA_FREEMEM	./include/drm/via_drm.h	82;"	d
DRM_IOCTL_VIA_MAP_INIT	./include/drm/via_drm.h	85;"	d
DRM_IOCTL_VIA_PCICMD	./include/drm/via_drm.h	90;"	d
DRM_IOCTL_VIA_WAIT_IRQ	./include/drm/via_drm.h	93;"	d
DRM_IOCTL_WAIT_VBLANK	./include/drm/drm.h	689;"	d
DRM_IOC_READ	./xf86drm.h	54;"	d
DRM_IOC_READ	./xf86drm.h	64;"	d
DRM_IOC_READWRITE	./xf86drm.h	56;"	d
DRM_IOC_READWRITE	./xf86drm.h	66;"	d
DRM_IOC_VOID	./xf86drm.h	53;"	d
DRM_IOC_VOID	./xf86drm.h	63;"	d
DRM_IOC_WRITE	./xf86drm.h	55;"	d
DRM_IOC_WRITE	./xf86drm.h	65;"	d
DRM_IOR	./include/drm/drm.h	625;"	d
DRM_IOW	./include/drm/drm.h	626;"	d
DRM_IOWR	./include/drm/drm.h	627;"	d
DRM_KERNEL	./xf86drm.h	/^    DRM_KERNEL          = 0x0008, \/**< Kernel requires access *\/$/;"	e	enum:__anon3
DRM_LIGHT_LOCK	./xf86drm.h	473;"	d
DRM_LIGHT_LOCK_COUNT	./xf86drm.h	482;"	d
DRM_LOCK	./xf86drm.h	490;"	d
DRM_LOCKED	./xf86drm.h	/^    DRM_LOCKED          = 0x0004, \/**< Physical pages locked *\/$/;"	e	enum:__anon3
DRM_LOCK_CONT	./xf86drm.h	341;"	d
DRM_LOCK_FLUSH	./xf86drm.h	/^    DRM_LOCK_FLUSH      = 0x04, \/**< Flush this context's DMA queue first *\/$/;"	e	enum:__anon6
DRM_LOCK_FLUSH_ALL	./xf86drm.h	/^    DRM_LOCK_FLUSH_ALL  = 0x08, \/**< Flush all DMA queues first *\/$/;"	e	enum:__anon6
DRM_LOCK_HELD	./xf86drm.h	340;"	d
DRM_LOCK_QUIESCENT	./xf86drm.h	/^    DRM_LOCK_QUIESCENT  = 0x02, \/**< Wait until hardware quiescent *\/$/;"	e	enum:__anon6
DRM_LOCK_READY	./xf86drm.h	/^    DRM_LOCK_READY      = 0x01, \/**< Wait until hardware is ready for DMA *\/$/;"	e	enum:__anon6
DRM_MACH64_BLIT	./include/drm/mach64_drm.h	162;"	d
DRM_MACH64_CLEANUP_DMA	./include/drm/mach64_drm.h	/^		DRM_MACH64_CLEANUP_DMA = 0x02$/;"	e	enum:drm_mach64_init::__anon60
DRM_MACH64_CLEAR	./include/drm/mach64_drm.h	160;"	d
DRM_MACH64_FLUSH	./include/drm/mach64_drm.h	163;"	d
DRM_MACH64_GETPARAM	./include/drm/mach64_drm.h	164;"	d
DRM_MACH64_IDLE	./include/drm/mach64_drm.h	157;"	d
DRM_MACH64_INIT	./include/drm/mach64_drm.h	156;"	d
DRM_MACH64_INIT_DMA	./include/drm/mach64_drm.h	/^		DRM_MACH64_INIT_DMA = 0x01,$/;"	e	enum:drm_mach64_init::__anon60
DRM_MACH64_RESET	./include/drm/mach64_drm.h	158;"	d
DRM_MACH64_SWAP	./include/drm/mach64_drm.h	159;"	d
DRM_MACH64_VERTEX	./include/drm/mach64_drm.h	161;"	d
DRM_MAJOR	./xf86drm.c	63;"	d	file:
DRM_MAJOR	./xf86drm.c	67;"	d	file:
DRM_MAJOR	./xf86drm.c	71;"	d	file:
DRM_MAJOR	./xf86drm.c	75;"	d	file:
DRM_MAX_FDS	./xf86drm.c	2449;"	d	file:
DRM_MAX_MINOR	./xf86drm.h	47;"	d
DRM_MAX_ORDER	./include/drm/drm.h	63;"	d
DRM_MEMORY	./tests/dristat.c	39;"	d	file:
DRM_MGA_BLIT	./include/drm/mga_drm.h	240;"	d
DRM_MGA_CLEAR	./include/drm/mga_drm.h	236;"	d
DRM_MGA_DMA_BOOTSTRAP	./include/drm/mga_drm.h	248;"	d
DRM_MGA_FLUSH	./include/drm/mga_drm.h	233;"	d
DRM_MGA_GETPARAM	./include/drm/mga_drm.h	241;"	d
DRM_MGA_IDLE_RETRY	./include/drm/mga_drm.h	123;"	d
DRM_MGA_ILOAD	./include/drm/mga_drm.h	239;"	d
DRM_MGA_INDICES	./include/drm/mga_drm.h	238;"	d
DRM_MGA_INIT	./include/drm/mga_drm.h	232;"	d
DRM_MGA_RESET	./include/drm/mga_drm.h	234;"	d
DRM_MGA_SET_FENCE	./include/drm/mga_drm.h	246;"	d
DRM_MGA_SWAP	./include/drm/mga_drm.h	235;"	d
DRM_MGA_VERTEX	./include/drm/mga_drm.h	237;"	d
DRM_MGA_WAIT_FENCE	./include/drm/mga_drm.h	247;"	d
DRM_MIN_ORDER	./include/drm/drm.h	62;"	d
DRM_MODE_CONNECTED	./xf86drmMode.h	/^	DRM_MODE_CONNECTED         = 1,$/;"	e	enum:__anon93
DRM_MODE_CONNECTOR_9PinDIN	./include/drm/drm_mode.h	196;"	d
DRM_MODE_CONNECTOR_9PinDIN	./xf86drmMode.h	139;"	d
DRM_MODE_CONNECTOR_Component	./include/drm/drm_mode.h	195;"	d
DRM_MODE_CONNECTOR_Component	./xf86drmMode.h	138;"	d
DRM_MODE_CONNECTOR_Composite	./include/drm/drm_mode.h	192;"	d
DRM_MODE_CONNECTOR_Composite	./xf86drmMode.h	135;"	d
DRM_MODE_CONNECTOR_DVIA	./include/drm/drm_mode.h	191;"	d
DRM_MODE_CONNECTOR_DVIA	./xf86drmMode.h	134;"	d
DRM_MODE_CONNECTOR_DVID	./include/drm/drm_mode.h	190;"	d
DRM_MODE_CONNECTOR_DVID	./xf86drmMode.h	133;"	d
DRM_MODE_CONNECTOR_DVII	./include/drm/drm_mode.h	189;"	d
DRM_MODE_CONNECTOR_DVII	./xf86drmMode.h	132;"	d
DRM_MODE_CONNECTOR_DisplayPort	./include/drm/drm_mode.h	197;"	d
DRM_MODE_CONNECTOR_DisplayPort	./xf86drmMode.h	140;"	d
DRM_MODE_CONNECTOR_HDMIA	./include/drm/drm_mode.h	198;"	d
DRM_MODE_CONNECTOR_HDMIA	./xf86drmMode.h	141;"	d
DRM_MODE_CONNECTOR_HDMIB	./include/drm/drm_mode.h	199;"	d
DRM_MODE_CONNECTOR_HDMIB	./xf86drmMode.h	142;"	d
DRM_MODE_CONNECTOR_LVDS	./include/drm/drm_mode.h	194;"	d
DRM_MODE_CONNECTOR_LVDS	./xf86drmMode.h	137;"	d
DRM_MODE_CONNECTOR_SVIDEO	./include/drm/drm_mode.h	193;"	d
DRM_MODE_CONNECTOR_SVIDEO	./xf86drmMode.h	136;"	d
DRM_MODE_CONNECTOR_TV	./include/drm/drm_mode.h	200;"	d
DRM_MODE_CONNECTOR_TV	./xf86drmMode.h	143;"	d
DRM_MODE_CONNECTOR_Unknown	./include/drm/drm_mode.h	187;"	d
DRM_MODE_CONNECTOR_Unknown	./xf86drmMode.h	130;"	d
DRM_MODE_CONNECTOR_VGA	./include/drm/drm_mode.h	188;"	d
DRM_MODE_CONNECTOR_VGA	./xf86drmMode.h	131;"	d
DRM_MODE_CONNECTOR_eDP	./include/drm/drm_mode.h	201;"	d
DRM_MODE_CONNECTOR_eDP	./xf86drmMode.h	144;"	d
DRM_MODE_CURSOR_BO	./include/drm/drm_mode.h	340;"	d
DRM_MODE_CURSOR_BO	./xf86drmMode.h	152;"	d
DRM_MODE_CURSOR_MOVE	./include/drm/drm_mode.h	341;"	d
DRM_MODE_CURSOR_MOVE	./xf86drmMode.h	153;"	d
DRM_MODE_DIRTY_ANNOTATE	./include/drm/drm_mode.h	82;"	d
DRM_MODE_DIRTY_OFF	./include/drm/drm_mode.h	80;"	d
DRM_MODE_DIRTY_ON	./include/drm/drm_mode.h	81;"	d
DRM_MODE_DISCONNECTED	./xf86drmMode.h	/^	DRM_MODE_DISCONNECTED      = 2,$/;"	e	enum:__anon93
DRM_MODE_DITHERING_AUTO	./include/drm/drm_mode.h	77;"	d
DRM_MODE_DITHERING_OFF	./include/drm/drm_mode.h	75;"	d
DRM_MODE_DITHERING_OFF	./xf86drmMode.h	113;"	d
DRM_MODE_DITHERING_ON	./include/drm/drm_mode.h	76;"	d
DRM_MODE_DITHERING_ON	./xf86drmMode.h	114;"	d
DRM_MODE_DPMS_OFF	./include/drm/drm_mode.h	65;"	d
DRM_MODE_DPMS_OFF	./xf86drmMode.h	104;"	d
DRM_MODE_DPMS_ON	./include/drm/drm_mode.h	62;"	d
DRM_MODE_DPMS_ON	./xf86drmMode.h	101;"	d
DRM_MODE_DPMS_STANDBY	./include/drm/drm_mode.h	63;"	d
DRM_MODE_DPMS_STANDBY	./xf86drmMode.h	102;"	d
DRM_MODE_DPMS_SUSPEND	./include/drm/drm_mode.h	64;"	d
DRM_MODE_DPMS_SUSPEND	./xf86drmMode.h	103;"	d
DRM_MODE_ENCODER_DAC	./include/drm/drm_mode.h	161;"	d
DRM_MODE_ENCODER_DAC	./xf86drmMode.h	117;"	d
DRM_MODE_ENCODER_LVDS	./include/drm/drm_mode.h	163;"	d
DRM_MODE_ENCODER_LVDS	./xf86drmMode.h	119;"	d
DRM_MODE_ENCODER_NONE	./include/drm/drm_mode.h	160;"	d
DRM_MODE_ENCODER_NONE	./xf86drmMode.h	116;"	d
DRM_MODE_ENCODER_TMDS	./include/drm/drm_mode.h	162;"	d
DRM_MODE_ENCODER_TMDS	./xf86drmMode.h	118;"	d
DRM_MODE_ENCODER_TVDAC	./include/drm/drm_mode.h	164;"	d
DRM_MODE_ENCODER_TVDAC	./xf86drmMode.h	120;"	d
DRM_MODE_FB_DIRTY_ANNOTATE_COPY	./include/drm/drm_mode.h	296;"	d
DRM_MODE_FB_DIRTY_ANNOTATE_FILL	./include/drm/drm_mode.h	297;"	d
DRM_MODE_FB_DIRTY_FLAGS	./include/drm/drm_mode.h	298;"	d
DRM_MODE_FB_INTERLACED	./include/drm/drm_mode.h	269;"	d
DRM_MODE_FEATURE_DIRTYFB	./xf86drmMode.h	165;"	d
DRM_MODE_FEATURE_KMS	./xf86drmMode.h	164;"	d
DRM_MODE_FLAG_BCAST	./include/drm/drm_mode.h	55;"	d
DRM_MODE_FLAG_BCAST	./xf86drmMode.h	94;"	d
DRM_MODE_FLAG_CLKDIV2	./include/drm/drm_mode.h	58;"	d
DRM_MODE_FLAG_CLKDIV2	./xf86drmMode.h	97;"	d
DRM_MODE_FLAG_CSYNC	./include/drm/drm_mode.h	51;"	d
DRM_MODE_FLAG_CSYNC	./xf86drmMode.h	90;"	d
DRM_MODE_FLAG_DBLCLK	./include/drm/drm_mode.h	57;"	d
DRM_MODE_FLAG_DBLCLK	./xf86drmMode.h	96;"	d
DRM_MODE_FLAG_DBLSCAN	./include/drm/drm_mode.h	50;"	d
DRM_MODE_FLAG_DBLSCAN	./xf86drmMode.h	89;"	d
DRM_MODE_FLAG_HSKEW	./include/drm/drm_mode.h	54;"	d
DRM_MODE_FLAG_HSKEW	./xf86drmMode.h	93;"	d
DRM_MODE_FLAG_INTERLACE	./include/drm/drm_mode.h	49;"	d
DRM_MODE_FLAG_INTERLACE	./xf86drmMode.h	88;"	d
DRM_MODE_FLAG_NCSYNC	./include/drm/drm_mode.h	53;"	d
DRM_MODE_FLAG_NCSYNC	./xf86drmMode.h	92;"	d
DRM_MODE_FLAG_NHSYNC	./include/drm/drm_mode.h	46;"	d
DRM_MODE_FLAG_NHSYNC	./xf86drmMode.h	85;"	d
DRM_MODE_FLAG_NVSYNC	./include/drm/drm_mode.h	48;"	d
DRM_MODE_FLAG_NVSYNC	./xf86drmMode.h	87;"	d
DRM_MODE_FLAG_PCSYNC	./include/drm/drm_mode.h	52;"	d
DRM_MODE_FLAG_PCSYNC	./xf86drmMode.h	91;"	d
DRM_MODE_FLAG_PHSYNC	./include/drm/drm_mode.h	45;"	d
DRM_MODE_FLAG_PHSYNC	./xf86drmMode.h	84;"	d
DRM_MODE_FLAG_PIXMUX	./include/drm/drm_mode.h	56;"	d
DRM_MODE_FLAG_PIXMUX	./xf86drmMode.h	95;"	d
DRM_MODE_FLAG_PVSYNC	./include/drm/drm_mode.h	47;"	d
DRM_MODE_FLAG_PVSYNC	./xf86drmMode.h	86;"	d
DRM_MODE_PAGE_FLIP_EVENT	./include/drm/drm_mode.h	378;"	d
DRM_MODE_PAGE_FLIP_FLAGS	./include/drm/drm_mode.h	379;"	d
DRM_MODE_PRESENT_BOTTOM_FIELD	./include/drm/drm_mode.h	124;"	d
DRM_MODE_PRESENT_TOP_FIELD	./include/drm/drm_mode.h	123;"	d
DRM_MODE_PROP_BLOB	./include/drm/drm_mode.h	228;"	d
DRM_MODE_PROP_BLOB	./xf86drmMode.h	150;"	d
DRM_MODE_PROP_ENUM	./include/drm/drm_mode.h	227;"	d
DRM_MODE_PROP_ENUM	./xf86drmMode.h	149;"	d
DRM_MODE_PROP_IMMUTABLE	./include/drm/drm_mode.h	226;"	d
DRM_MODE_PROP_IMMUTABLE	./xf86drmMode.h	148;"	d
DRM_MODE_PROP_PENDING	./include/drm/drm_mode.h	224;"	d
DRM_MODE_PROP_PENDING	./xf86drmMode.h	146;"	d
DRM_MODE_PROP_RANGE	./include/drm/drm_mode.h	225;"	d
DRM_MODE_PROP_RANGE	./xf86drmMode.h	147;"	d
DRM_MODE_SCALE_ASPECT	./include/drm/drm_mode.h	72;"	d
DRM_MODE_SCALE_ASPECT	./xf86drmMode.h	110;"	d
DRM_MODE_SCALE_CENTER	./include/drm/drm_mode.h	71;"	d
DRM_MODE_SCALE_FULLSCREEN	./include/drm/drm_mode.h	70;"	d
DRM_MODE_SCALE_FULLSCREEN	./xf86drmMode.h	108;"	d
DRM_MODE_SCALE_NONE	./include/drm/drm_mode.h	68;"	d
DRM_MODE_SCALE_NON_GPU	./xf86drmMode.h	107;"	d
DRM_MODE_SCALE_NO_SCALE	./xf86drmMode.h	109;"	d
DRM_MODE_SUBCONNECTOR_Automatic	./include/drm/drm_mode.h	178;"	d
DRM_MODE_SUBCONNECTOR_Automatic	./xf86drmMode.h	122;"	d
DRM_MODE_SUBCONNECTOR_Component	./include/drm/drm_mode.h	184;"	d
DRM_MODE_SUBCONNECTOR_Component	./xf86drmMode.h	128;"	d
DRM_MODE_SUBCONNECTOR_Composite	./include/drm/drm_mode.h	182;"	d
DRM_MODE_SUBCONNECTOR_Composite	./xf86drmMode.h	126;"	d
DRM_MODE_SUBCONNECTOR_DVIA	./include/drm/drm_mode.h	181;"	d
DRM_MODE_SUBCONNECTOR_DVIA	./xf86drmMode.h	125;"	d
DRM_MODE_SUBCONNECTOR_DVID	./include/drm/drm_mode.h	180;"	d
DRM_MODE_SUBCONNECTOR_DVID	./xf86drmMode.h	124;"	d
DRM_MODE_SUBCONNECTOR_SCART	./include/drm/drm_mode.h	185;"	d
DRM_MODE_SUBCONNECTOR_SVIDEO	./include/drm/drm_mode.h	183;"	d
DRM_MODE_SUBCONNECTOR_SVIDEO	./xf86drmMode.h	127;"	d
DRM_MODE_SUBCONNECTOR_Unknown	./include/drm/drm_mode.h	179;"	d
DRM_MODE_SUBCONNECTOR_Unknown	./xf86drmMode.h	123;"	d
DRM_MODE_SUBPIXEL_HORIZONTAL_BGR	./xf86drmMode.h	/^	DRM_MODE_SUBPIXEL_HORIZONTAL_BGR = 3,$/;"	e	enum:__anon94
DRM_MODE_SUBPIXEL_HORIZONTAL_RGB	./xf86drmMode.h	/^	DRM_MODE_SUBPIXEL_HORIZONTAL_RGB = 2,$/;"	e	enum:__anon94
DRM_MODE_SUBPIXEL_NONE	./xf86drmMode.h	/^	DRM_MODE_SUBPIXEL_NONE           = 6$/;"	e	enum:__anon94
DRM_MODE_SUBPIXEL_UNKNOWN	./xf86drmMode.h	/^	DRM_MODE_SUBPIXEL_UNKNOWN        = 1,$/;"	e	enum:__anon94
DRM_MODE_SUBPIXEL_VERTICAL_BGR	./xf86drmMode.h	/^	DRM_MODE_SUBPIXEL_VERTICAL_BGR   = 5,$/;"	e	enum:__anon94
DRM_MODE_SUBPIXEL_VERTICAL_RGB	./xf86drmMode.h	/^	DRM_MODE_SUBPIXEL_VERTICAL_RGB   = 4,$/;"	e	enum:__anon94
DRM_MODE_TYPE_BUILTIN	./include/drm/drm_mode.h	35;"	d
DRM_MODE_TYPE_BUILTIN	./xf86drmMode.h	74;"	d
DRM_MODE_TYPE_CLOCK_C	./include/drm/drm_mode.h	36;"	d
DRM_MODE_TYPE_CLOCK_C	./xf86drmMode.h	75;"	d
DRM_MODE_TYPE_CRTC_C	./include/drm/drm_mode.h	37;"	d
DRM_MODE_TYPE_CRTC_C	./xf86drmMode.h	76;"	d
DRM_MODE_TYPE_DEFAULT	./include/drm/drm_mode.h	39;"	d
DRM_MODE_TYPE_DEFAULT	./xf86drmMode.h	78;"	d
DRM_MODE_TYPE_DRIVER	./include/drm/drm_mode.h	41;"	d
DRM_MODE_TYPE_DRIVER	./xf86drmMode.h	80;"	d
DRM_MODE_TYPE_PREFERRED	./include/drm/drm_mode.h	38;"	d
DRM_MODE_TYPE_PREFERRED	./xf86drmMode.h	77;"	d
DRM_MODE_TYPE_USERDEF	./include/drm/drm_mode.h	40;"	d
DRM_MODE_TYPE_USERDEF	./xf86drmMode.h	79;"	d
DRM_MODE_UNKNOWNCONNECTION	./xf86drmMode.h	/^	DRM_MODE_UNKNOWNCONNECTION = 3$/;"	e	enum:__anon93
DRM_MSG_VERBOSITY	./xf86drm.c	86;"	d	file:
DRM_NAME	./include/drm/drm.h	61;"	d
DRM_NODE_CONTROL	./xf86drm.c	88;"	d	file:
DRM_NODE_RENDER	./xf86drm.c	89;"	d	file:
DRM_NOUVEAU_CHANNEL_ALLOC	./include/drm/nouveau_drm.h	197;"	d
DRM_NOUVEAU_CHANNEL_FREE	./include/drm/nouveau_drm.h	198;"	d
DRM_NOUVEAU_GEM_CPU_FINI	./include/drm/nouveau_drm.h	205;"	d
DRM_NOUVEAU_GEM_CPU_PREP	./include/drm/nouveau_drm.h	204;"	d
DRM_NOUVEAU_GEM_INFO	./include/drm/nouveau_drm.h	206;"	d
DRM_NOUVEAU_GEM_NEW	./include/drm/nouveau_drm.h	202;"	d
DRM_NOUVEAU_GEM_PUSHBUF	./include/drm/nouveau_drm.h	203;"	d
DRM_NOUVEAU_GETPARAM	./include/drm/nouveau_drm.h	195;"	d
DRM_NOUVEAU_GPUOBJ_FREE	./include/drm/nouveau_drm.h	201;"	d
DRM_NOUVEAU_GROBJ_ALLOC	./include/drm/nouveau_drm.h	199;"	d
DRM_NOUVEAU_NOTIFIEROBJ_ALLOC	./include/drm/nouveau_drm.h	200;"	d
DRM_NOUVEAU_SETPARAM	./include/drm/nouveau_drm.h	196;"	d
DRM_OMAP_GEM_CPU_FINI	./omap/omap_drm.h	122;"	d
DRM_OMAP_GEM_CPU_PREP	./omap/omap_drm.h	121;"	d
DRM_OMAP_GEM_INFO	./omap/omap_drm.h	123;"	d
DRM_OMAP_GEM_NEW	./omap/omap_drm.h	120;"	d
DRM_OMAP_GET_BASE	./omap/omap_drm.h	119;"	d
DRM_OMAP_GET_PARAM	./omap/omap_drm.h	117;"	d
DRM_OMAP_NUM_IOCTLS	./omap/omap_drm.h	124;"	d
DRM_OMAP_SET_PARAM	./omap/omap_drm.h	118;"	d
DRM_PAGE_ALIGN	./xf86drm.h	/^    DRM_PAGE_ALIGN       = 0x01,$/;"	e	enum:__anon5
DRM_PCI_BUFFER_RO	./xf86drm.h	/^    DRM_PCI_BUFFER_RO    = 0x10$/;"	e	enum:__anon5
DRM_PROC_NAME	./xf86drm.h	82;"	d
DRM_PROP_NAME_LEN	./include/drm/drm_mode.h	33;"	d
DRM_PROP_NAME_LEN	./xf86drmMode.h	72;"	d
DRM_R128_BLIT	./include/drm/r128_drm.h	189;"	d
DRM_R128_CCE_IDLE	./include/drm/r128_drm.h	182;"	d
DRM_R128_CCE_RESET	./include/drm/r128_drm.h	181;"	d
DRM_R128_CCE_START	./include/drm/r128_drm.h	179;"	d
DRM_R128_CCE_STOP	./include/drm/r128_drm.h	180;"	d
DRM_R128_CLEAR	./include/drm/r128_drm.h	186;"	d
DRM_R128_CLEAR2	./include/drm/r128_drm.h	195;"	d
DRM_R128_DEPTH	./include/drm/r128_drm.h	190;"	d
DRM_R128_FLIP	./include/drm/r128_drm.h	197;"	d
DRM_R128_FULLSCREEN	./include/drm/r128_drm.h	194;"	d
DRM_R128_GETPARAM	./include/drm/r128_drm.h	196;"	d
DRM_R128_INDICES	./include/drm/r128_drm.h	188;"	d
DRM_R128_INDIRECT	./include/drm/r128_drm.h	193;"	d
DRM_R128_INIT	./include/drm/r128_drm.h	178;"	d
DRM_R128_RESET	./include/drm/r128_drm.h	184;"	d
DRM_R128_STIPPLE	./include/drm/r128_drm.h	191;"	d
DRM_R128_SWAP	./include/drm/r128_drm.h	185;"	d
DRM_R128_VERTEX	./include/drm/r128_drm.h	187;"	d
DRM_RADEON_ALLOC	./include/drm/radeon_drm.h	490;"	d
DRM_RADEON_CLEAR	./include/drm/radeon_drm.h	479;"	d
DRM_RADEON_CMDBUF	./include/drm/radeon_drm.h	487;"	d
DRM_RADEON_CP_IDLE	./include/drm/radeon_drm.h	475;"	d
DRM_RADEON_CP_INIT	./include/drm/radeon_drm.h	471;"	d
DRM_RADEON_CP_RESET	./include/drm/radeon_drm.h	474;"	d
DRM_RADEON_CP_RESUME	./include/drm/radeon_drm.h	495;"	d
DRM_RADEON_CP_START	./include/drm/radeon_drm.h	472;"	d
DRM_RADEON_CP_STOP	./include/drm/radeon_drm.h	473;"	d
DRM_RADEON_CS	./include/drm/radeon_drm.h	507;"	d
DRM_RADEON_FLIP	./include/drm/radeon_drm.h	489;"	d
DRM_RADEON_FREE	./include/drm/radeon_drm.h	491;"	d
DRM_RADEON_FULLSCREEN	./include/drm/radeon_drm.h	477;"	d
DRM_RADEON_GEM_BUSY	./include/drm/radeon_drm.h	511;"	d
DRM_RADEON_GEM_CREATE	./include/drm/radeon_drm.h	501;"	d
DRM_RADEON_GEM_GET_TILING	./include/drm/radeon_drm.h	510;"	d
DRM_RADEON_GEM_INFO	./include/drm/radeon_drm.h	500;"	d
DRM_RADEON_GEM_MMAP	./include/drm/radeon_drm.h	502;"	d
DRM_RADEON_GEM_PREAD	./include/drm/radeon_drm.h	503;"	d
DRM_RADEON_GEM_PWRITE	./include/drm/radeon_drm.h	504;"	d
DRM_RADEON_GEM_SET_DOMAIN	./include/drm/radeon_drm.h	505;"	d
DRM_RADEON_GEM_SET_TILING	./include/drm/radeon_drm.h	509;"	d
DRM_RADEON_GEM_WAIT_IDLE	./include/drm/radeon_drm.h	506;"	d
DRM_RADEON_GETPARAM	./include/drm/radeon_drm.h	488;"	d
DRM_RADEON_INDICES	./include/drm/radeon_drm.h	481;"	d
DRM_RADEON_INDIRECT	./include/drm/radeon_drm.h	484;"	d
DRM_RADEON_INFO	./include/drm/radeon_drm.h	508;"	d
DRM_RADEON_INIT_HEAP	./include/drm/radeon_drm.h	492;"	d
DRM_RADEON_IRQ_EMIT	./include/drm/radeon_drm.h	493;"	d
DRM_RADEON_IRQ_WAIT	./include/drm/radeon_drm.h	494;"	d
DRM_RADEON_NOT_USED	./include/drm/radeon_drm.h	482;"	d
DRM_RADEON_RESET	./include/drm/radeon_drm.h	476;"	d
DRM_RADEON_SETPARAM	./include/drm/radeon_drm.h	496;"	d
DRM_RADEON_STIPPLE	./include/drm/radeon_drm.h	483;"	d
DRM_RADEON_SURF_ALLOC	./include/drm/radeon_drm.h	497;"	d
DRM_RADEON_SURF_FREE	./include/drm/radeon_drm.h	498;"	d
DRM_RADEON_SWAP	./include/drm/radeon_drm.h	478;"	d
DRM_RADEON_TEXTURE	./include/drm/radeon_drm.h	485;"	d
DRM_RADEON_VBLANK_CRTC1	./include/drm/radeon_drm.h	779;"	d
DRM_RADEON_VBLANK_CRTC2	./include/drm/radeon_drm.h	780;"	d
DRM_RADEON_VERTEX	./include/drm/radeon_drm.h	480;"	d
DRM_RADEON_VERTEX2	./include/drm/radeon_drm.h	486;"	d
DRM_RAM_PERCENT	./include/drm/drm.h	64;"	d
DRM_READ_ONLY	./xf86drm.h	/^    DRM_READ_ONLY       = 0x0002, \/**< Read-only in client-virtual *\/$/;"	e	enum:__anon3
DRM_REGISTERS	./xf86drm.h	/^    DRM_REGISTERS       = 1,      \/**< no caching, no core dump *\/$/;"	e	enum:__anon2
DRM_REMOVABLE	./xf86drm.h	/^    DRM_REMOVABLE	= 0x0040  \/**< Removable mapping *\/$/;"	e	enum:__anon3
DRM_RESTRICTED	./xf86drm.h	/^    DRM_RESTRICTED      = 0x0001, \/**< Cannot be mapped to client-virtual *\/$/;"	e	enum:__anon3
DRM_RM_COMMAND	./include/drm/drm.h	/^		DRM_RM_COMMAND,$/;"	e	enum:drm_control::__anon71
DRM_SAVAGE_BCI_CMDBUF	./include/drm/savage_drm.h	62;"	d
DRM_SAVAGE_BCI_EVENT_EMIT	./include/drm/savage_drm.h	63;"	d
DRM_SAVAGE_BCI_EVENT_WAIT	./include/drm/savage_drm.h	64;"	d
DRM_SAVAGE_BCI_INIT	./include/drm/savage_drm.h	61;"	d
DRM_SCATTER_GATHER	./xf86drm.h	/^    DRM_SCATTER_GATHER  = 4,	  \/**< PCI scatter\/gather *\/$/;"	e	enum:__anon2
DRM_SG_BUFFER	./xf86drm.h	/^    DRM_SG_BUFFER        = 0x04,$/;"	e	enum:__anon5
DRM_SHM	./xf86drm.h	/^    DRM_SHM             = 2,      \/**< shared, cached *\/$/;"	e	enum:__anon2
DRM_SIS_AGP_ALLOC	./include/drm/sis_drm.h	36;"	d
DRM_SIS_AGP_FREE	./include/drm/sis_drm.h	37;"	d
DRM_SIS_AGP_INIT	./include/drm/sis_drm.h	35;"	d
DRM_SIS_FB_ALLOC	./include/drm/sis_drm.h	32;"	d
DRM_SIS_FB_FREE	./include/drm/sis_drm.h	33;"	d
DRM_SIS_FB_INIT	./include/drm/sis_drm.h	38;"	d
DRM_SPINLOCK	./xf86drm.h	504;"	d
DRM_SPINLOCK_COUNT	./xf86drm.h	523;"	d
DRM_SPINLOCK_TAKE	./xf86drm.h	513;"	d
DRM_SPINUNLOCK	./xf86drm.h	533;"	d
DRM_STATS	./tests/dristat.c	41;"	d	file:
DRM_TEST_MASTER	./tests/drmtest.h	36;"	d
DRM_UNINST_HANDLER	./include/drm/drm.h	/^		DRM_UNINST_HANDLER$/;"	e	enum:drm_control::__anon71
DRM_UNLOCK	./xf86drm.h	496;"	d
DRM_VBLANK_ABSOLUTE	./xf86drm.h	/^    DRM_VBLANK_ABSOLUTE = 0x0,	\/**< Wait for specific vblank sequence number *\/$/;"	e	enum:__anon8
DRM_VBLANK_EVENT	./xf86drm.h	/^    DRM_VBLANK_EVENT = 0x4000000,	\/**< Send event instead of blocking *\/$/;"	e	enum:__anon8
DRM_VBLANK_FLIP	./xf86drm.h	/^    DRM_VBLANK_FLIP = 0x8000000,	\/**< Scheduled buffer swap should flip *\/$/;"	e	enum:__anon8
DRM_VBLANK_HIGH_CRTC_MASK	./xf86drm.h	/^    DRM_VBLANK_HIGH_CRTC_MASK = 0x0000003e,$/;"	e	enum:__anon8
DRM_VBLANK_HIGH_CRTC_SHIFT	./xf86drm.h	311;"	d
DRM_VBLANK_NEXTONMISS	./xf86drm.h	/^    DRM_VBLANK_NEXTONMISS = 0x10000000,	\/**< If missed, wait for next vblank *\/$/;"	e	enum:__anon8
DRM_VBLANK_RELATIVE	./xf86drm.h	/^    DRM_VBLANK_RELATIVE = 0x1,	\/**< Wait for given number of vblanks *\/$/;"	e	enum:__anon8
DRM_VBLANK_SECONDARY	./xf86drm.h	/^    DRM_VBLANK_SECONDARY = 0x20000000,	\/**< Secondary display controller *\/$/;"	e	enum:__anon8
DRM_VBLANK_SIGNAL	./xf86drm.h	/^    DRM_VBLANK_SIGNAL   = 0x40000000	\/* Send signal instead of blocking *\/$/;"	e	enum:__anon8
DRM_VERSION	./tests/dristat.c	38;"	d	file:
DRM_VIA_AGP_INIT	./include/drm/via_drm.h	66;"	d
DRM_VIA_ALLOCMEM	./include/drm/via_drm.h	64;"	d
DRM_VIA_BLIT_SYNC	./include/drm/via_drm.h	79;"	d
DRM_VIA_CMDBUFFER	./include/drm/via_drm.h	72;"	d
DRM_VIA_CMDBUF_SIZE	./include/drm/via_drm.h	75;"	d
DRM_VIA_DEC_FUTEX	./include/drm/via_drm.h	69;"	d
DRM_VIA_DMA_BLIT	./include/drm/via_drm.h	78;"	d
DRM_VIA_DMA_INIT	./include/drm/via_drm.h	71;"	d
DRM_VIA_FB_INIT	./include/drm/via_drm.h	67;"	d
DRM_VIA_FLUSH	./include/drm/via_drm.h	73;"	d
DRM_VIA_FREEMEM	./include/drm/via_drm.h	65;"	d
DRM_VIA_MAP_INIT	./include/drm/via_drm.h	68;"	d
DRM_VIA_PCICMD	./include/drm/via_drm.h	74;"	d
DRM_VIA_WAIT_IRQ	./include/drm/via_drm.h	77;"	d
DRM_VMW_ALLOC_DMABUF	./include/drm/vmwgfx_drm.h	37;"	d
DRM_VMW_CLAIM_STREAM	./include/drm/vmwgfx_drm.h	42;"	d
DRM_VMW_CONTROL_STREAM	./include/drm/vmwgfx_drm.h	41;"	d
DRM_VMW_CREATE_CONTEXT	./include/drm/vmwgfx_drm.h	45;"	d
DRM_VMW_CREATE_SURFACE	./include/drm/vmwgfx_drm.h	47;"	d
DRM_VMW_CURSOR_BYPASS	./include/drm/vmwgfx_drm.h	39;"	d
DRM_VMW_CURSOR_BYPASS_ALL	./include/drm/vmwgfx_drm.h	538;"	d
DRM_VMW_CURSOR_BYPASS_FLAGS	./include/drm/vmwgfx_drm.h	539;"	d
DRM_VMW_EXECBUF	./include/drm/vmwgfx_drm.h	50;"	d
DRM_VMW_EXECBUF_VERSION	./include/drm/vmwgfx_drm.h	316;"	d
DRM_VMW_EXT_NAME_LEN	./include/drm/vmwgfx_drm.h	34;"	d
DRM_VMW_FENCE_WAIT	./include/drm/vmwgfx_drm.h	52;"	d
DRM_VMW_FIFO_DEBUG	./include/drm/vmwgfx_drm.h	51;"	d
DRM_VMW_GET_PARAM	./include/drm/vmwgfx_drm.h	36;"	d
DRM_VMW_MAX_MIP_LEVELS	./include/drm/vmwgfx_drm.h	32;"	d
DRM_VMW_MAX_SURFACE_FACES	./include/drm/vmwgfx_drm.h	31;"	d
DRM_VMW_PARAM_3D	./include/drm/vmwgfx_drm.h	71;"	d
DRM_VMW_PARAM_FIFO_CAPS	./include/drm/vmwgfx_drm.h	74;"	d
DRM_VMW_PARAM_FIFO_OFFSET	./include/drm/vmwgfx_drm.h	72;"	d
DRM_VMW_PARAM_HW_CAPS	./include/drm/vmwgfx_drm.h	73;"	d
DRM_VMW_PARAM_NUM_FREE_STREAMS	./include/drm/vmwgfx_drm.h	70;"	d
DRM_VMW_PARAM_NUM_STREAMS	./include/drm/vmwgfx_drm.h	69;"	d
DRM_VMW_REF_SURFACE	./include/drm/vmwgfx_drm.h	49;"	d
DRM_VMW_UNREF_CONTEXT	./include/drm/vmwgfx_drm.h	46;"	d
DRM_VMW_UNREF_DMABUF	./include/drm/vmwgfx_drm.h	38;"	d
DRM_VMW_UNREF_STREAM	./include/drm/vmwgfx_drm.h	43;"	d
DRM_VMW_UNREF_SURFACE	./include/drm/vmwgfx_drm.h	48;"	d
DRM_VMW_UPDATE_LAYOUT	./include/drm/vmwgfx_drm.h	54;"	d
DRM_WRITE_COMBINING	./xf86drm.h	/^    DRM_WRITE_COMBINING = 0x0010, \/**< Use write-combining, if available *\/$/;"	e	enum:__anon3
EXEC_OBJECT_NEEDS_FENCE	./include/drm/i915_drm.h	610;"	d
FENCE_LTE	./intel/intel_bufmgr_fake.c	/^FENCE_LTE(unsigned a, unsigned b)$/;"	f	file:
FIRE_RING	./nouveau/nouveau_pushbuf.h	/^FIRE_RING(struct nouveau_channel *chan)$/;"	f
GREEN	./tests/modetest/modetest.c	599;"	d	file:
HASH_ALLOC	./xf86drmHash.c	88;"	d	file:
HASH_ALLOC	./xf86drmHash.c	95;"	d	file:
HASH_DEBUG	./xf86drmHash.c	81;"	d	file:
HASH_FREE	./xf86drmHash.c	89;"	d	file:
HASH_FREE	./xf86drmHash.c	96;"	d	file:
HASH_MAGIC	./xf86drmHash.c	80;"	d	file:
HASH_MAIN	./xf86drmHash.c	74;"	d	file:
HASH_RANDOM	./xf86drmHash.c	92;"	d	file:
HASH_RANDOM	./xf86drmHash.c	99;"	d	file:
HASH_RANDOM_DECL	./xf86drmHash.c	90;"	d	file:
HASH_RANDOM_DECL	./xf86drmHash.c	97;"	d	file:
HASH_RANDOM_DESTROY	./xf86drmHash.c	100;"	d	file:
HASH_RANDOM_DESTROY	./xf86drmHash.c	93;"	d	file:
HASH_RANDOM_INIT	./xf86drmHash.c	91;"	d	file:
HASH_RANDOM_INIT	./xf86drmHash.c	98;"	d	file:
HASH_SIZE	./xf86drmHash.c	82;"	d	file:
HAS_ATOMIC_OPS	./xf86atomic.h	43;"	d
HAS_ATOMIC_OPS	./xf86atomic.h	62;"	d
HAS_ATOMIC_OPS	./xf86atomic.h	81;"	d
HAVE_STDINT_H	./libkms/dumb.c	29;"	d	file:
HAVE_STDINT_H	./libkms/intel.c	29;"	d	file:
HAVE_STDINT_H	./libkms/nouveau.c	29;"	d	file:
HAVE_STDINT_H	./libkms/radeon.c	29;"	d	file:
HAVE_STDINT_H	./libkms/vmwgfx.c	29;"	d	file:
HISTOSIZE	./tests/drmstat.c	369;"	d	file:
HW_OFFSET	./intel/test_decode.c	38;"	d	file:
HashBucket	./xf86drmHash.c	/^typedef struct HashBucket {$/;"	s	file:
HashBucket	./xf86drmHash.c	/^} HashBucket, *HashBucketPtr;$/;"	t	typeref:struct:HashBucket	file:
HashBucketPtr	./xf86drmHash.c	/^} HashBucket, *HashBucketPtr;$/;"	t	typeref:struct:HashBucket	file:
HashFind	./xf86drmHash.c	/^static HashBucketPtr HashFind(HashTablePtr table,$/;"	f	file:
HashHash	./xf86drmHash.c	/^static unsigned long HashHash(unsigned long key)$/;"	f	file:
HashTable	./xf86drmHash.c	/^typedef struct HashTable {$/;"	s	file:
HashTable	./xf86drmHash.c	/^} HashTable, *HashTablePtr;$/;"	t	typeref:struct:HashTable	file:
HashTablePtr	./xf86drmHash.c	/^} HashTable, *HashTablePtr;$/;"	t	typeref:struct:HashTable	file:
I810_BACK	./include/drm/i810_drm.h	93;"	d
I810_CLEANUP_DMA	./include/drm/i810_drm.h	/^	I810_CLEANUP_DMA = 0x02,$/;"	e	enum:_drm_i810_init_func
I810_CTXREG_AA	./include/drm/i810_drm.h	75;"	d
I810_CTXREG_B1	./include/drm/i810_drm.h	70;"	d
I810_CTXREG_B2	./include/drm/i810_drm.h	71;"	d
I810_CTXREG_CF0	./include/drm/i810_drm.h	56;"	d
I810_CTXREG_CF1	./include/drm/i810_drm.h	57;"	d
I810_CTXREG_FOG	./include/drm/i810_drm.h	69;"	d
I810_CTXREG_LCS	./include/drm/i810_drm.h	72;"	d
I810_CTXREG_MA0	./include/drm/i810_drm.h	65;"	d
I810_CTXREG_MA1	./include/drm/i810_drm.h	66;"	d
I810_CTXREG_MA2	./include/drm/i810_drm.h	67;"	d
I810_CTXREG_MC0	./include/drm/i810_drm.h	62;"	d
I810_CTXREG_MC1	./include/drm/i810_drm.h	63;"	d
I810_CTXREG_MC2	./include/drm/i810_drm.h	64;"	d
I810_CTXREG_MT	./include/drm/i810_drm.h	61;"	d
I810_CTXREG_PV	./include/drm/i810_drm.h	73;"	d
I810_CTXREG_SDM	./include/drm/i810_drm.h	68;"	d
I810_CTXREG_ST0	./include/drm/i810_drm.h	58;"	d
I810_CTXREG_ST1	./include/drm/i810_drm.h	59;"	d
I810_CTXREG_VF	./include/drm/i810_drm.h	60;"	d
I810_CTXREG_ZA	./include/drm/i810_drm.h	74;"	d
I810_CTX_SETUP_SIZE	./include/drm/i810_drm.h	76;"	d
I810_DEPTH	./include/drm/i810_drm.h	94;"	d
I810_DESTREG_DI0	./include/drm/i810_drm.h	43;"	d
I810_DESTREG_DI1	./include/drm/i810_drm.h	44;"	d
I810_DESTREG_DR0	./include/drm/i810_drm.h	47;"	d
I810_DESTREG_DR1	./include/drm/i810_drm.h	48;"	d
I810_DESTREG_DR2	./include/drm/i810_drm.h	49;"	d
I810_DESTREG_DR3	./include/drm/i810_drm.h	50;"	d
I810_DESTREG_DR4	./include/drm/i810_drm.h	51;"	d
I810_DESTREG_DV0	./include/drm/i810_drm.h	45;"	d
I810_DESTREG_DV1	./include/drm/i810_drm.h	46;"	d
I810_DEST_SETUP_SIZE	./include/drm/i810_drm.h	52;"	d
I810_DMA_BUF_NR	./include/drm/i810_drm.h	13;"	d
I810_DMA_BUF_ORDER	./include/drm/i810_drm.h	11;"	d
I810_DMA_BUF_SZ	./include/drm/i810_drm.h	12;"	d
I810_FRONT	./include/drm/i810_drm.h	92;"	d
I810_INIT_DMA	./include/drm/i810_drm.h	/^	I810_INIT_DMA = 0x01,$/;"	e	enum:_drm_i810_init_func
I810_INIT_DMA_1_4	./include/drm/i810_drm.h	/^	I810_INIT_DMA_1_4 = 0x03$/;"	e	enum:_drm_i810_init_func
I810_LOG_MIN_TEX_REGION_SIZE	./include/drm/i810_drm.h	19;"	d
I810_NR_SAREA_CLIPRECTS	./include/drm/i810_drm.h	14;"	d
I810_NR_TEX_REGIONS	./include/drm/i810_drm.h	18;"	d
I810_TEXREG_MCS	./include/drm/i810_drm.h	87;"	d
I810_TEXREG_MF	./include/drm/i810_drm.h	84;"	d
I810_TEXREG_MI0	./include/drm/i810_drm.h	80;"	d
I810_TEXREG_MI1	./include/drm/i810_drm.h	81;"	d
I810_TEXREG_MI2	./include/drm/i810_drm.h	82;"	d
I810_TEXREG_MI3	./include/drm/i810_drm.h	83;"	d
I810_TEXREG_MLC	./include/drm/i810_drm.h	85;"	d
I810_TEXREG_MLL	./include/drm/i810_drm.h	86;"	d
I810_TEX_SETUP_SIZE	./include/drm/i810_drm.h	88;"	d
I810_UPLOAD_BUFFERS	./include/drm/i810_drm.h	25;"	d
I810_UPLOAD_CLIPRECTS	./include/drm/i810_drm.h	28;"	d
I810_UPLOAD_CTX	./include/drm/i810_drm.h	24;"	d
I810_UPLOAD_TEX0	./include/drm/i810_drm.h	26;"	d
I810_UPLOAD_TEX0IMAGE	./include/drm/i810_drm.h	22;"	d
I810_UPLOAD_TEX1	./include/drm/i810_drm.h	27;"	d
I810_UPLOAD_TEX1IMAGE	./include/drm/i810_drm.h	23;"	d
I830_BACK	./include/drm/i830_drm.h	147;"	d
I830_BOX_FLIP	./include/drm/i830_drm.h	244;"	d
I830_BOX_LOST_CONTEXT	./include/drm/i830_drm.h	247;"	d
I830_BOX_RING_EMPTY	./include/drm/i830_drm.h	243;"	d
I830_BOX_TEXTURE_LOAD	./include/drm/i830_drm.h	246;"	d
I830_BOX_WAIT	./include/drm/i830_drm.h	245;"	d
I830_CLEANUP_DMA	./include/drm/i830_drm.h	/^		I830_CLEANUP_DMA = 0x02$/;"	e	enum:_drm_i830_init::__anon75
I830_CTXREG_AA	./include/drm/i830_drm.h	103;"	d
I830_CTXREG_BLENDCOLR	./include/drm/i830_drm.h	106;"	d
I830_CTXREG_BLENDCOLR0	./include/drm/i830_drm.h	105;"	d
I830_CTXREG_ENABLES_1	./include/drm/i830_drm.h	101;"	d
I830_CTXREG_ENABLES_2	./include/drm/i830_drm.h	102;"	d
I830_CTXREG_FOGCOLOR	./include/drm/i830_drm.h	104;"	d
I830_CTXREG_IALPHAB	./include/drm/i830_drm.h	99;"	d
I830_CTXREG_MCSB0	./include/drm/i830_drm.h	109;"	d
I830_CTXREG_MCSB1	./include/drm/i830_drm.h	110;"	d
I830_CTXREG_STATE1	./include/drm/i830_drm.h	94;"	d
I830_CTXREG_STATE2	./include/drm/i830_drm.h	95;"	d
I830_CTXREG_STATE3	./include/drm/i830_drm.h	96;"	d
I830_CTXREG_STATE4	./include/drm/i830_drm.h	97;"	d
I830_CTXREG_STATE5	./include/drm/i830_drm.h	98;"	d
I830_CTXREG_STENCILTST	./include/drm/i830_drm.h	100;"	d
I830_CTXREG_VF	./include/drm/i830_drm.h	107;"	d
I830_CTXREG_VF2	./include/drm/i830_drm.h	108;"	d
I830_CTX_SETUP_SIZE	./include/drm/i830_drm.h	111;"	d
I830_DEPTH	./include/drm/i830_drm.h	148;"	d
I830_DESTREG_CBUFADDR	./include/drm/i830_drm.h	77;"	d
I830_DESTREG_DBUFADDR	./include/drm/i830_drm.h	78;"	d
I830_DESTREG_DR0	./include/drm/i830_drm.h	85;"	d
I830_DESTREG_DR1	./include/drm/i830_drm.h	86;"	d
I830_DESTREG_DR2	./include/drm/i830_drm.h	87;"	d
I830_DESTREG_DR3	./include/drm/i830_drm.h	88;"	d
I830_DESTREG_DR4	./include/drm/i830_drm.h	89;"	d
I830_DESTREG_DV0	./include/drm/i830_drm.h	79;"	d
I830_DESTREG_DV1	./include/drm/i830_drm.h	80;"	d
I830_DESTREG_SENABLE	./include/drm/i830_drm.h	81;"	d
I830_DESTREG_SR0	./include/drm/i830_drm.h	82;"	d
I830_DESTREG_SR1	./include/drm/i830_drm.h	83;"	d
I830_DESTREG_SR2	./include/drm/i830_drm.h	84;"	d
I830_DEST_SETUP_SIZE	./include/drm/i830_drm.h	90;"	d
I830_DMA_BUF_NR	./include/drm/i830_drm.h	16;"	d
I830_DMA_BUF_ORDER	./include/drm/i830_drm.h	14;"	d
I830_DMA_BUF_SZ	./include/drm/i830_drm.h	15;"	d
I830_FRONT	./include/drm/i830_drm.h	146;"	d
I830_INIT_DMA	./include/drm/i830_drm.h	/^		I830_INIT_DMA = 0x01,$/;"	e	enum:_drm_i830_init::__anon75
I830_LOG_MIN_TEX_REGION_SIZE	./include/drm/i830_drm.h	22;"	d
I830_NR_SAREA_CLIPRECTS	./include/drm/i830_drm.h	17;"	d
I830_NR_TEX_REGIONS	./include/drm/i830_drm.h	21;"	d
I830_PARAM_IRQ_ACTIVE	./include/drm/i830_drm.h	326;"	d
I830_SETPARAM_USE_MI_BATCHBUFFER_START	./include/drm/i830_drm.h	335;"	d
I830_STPREG_ST0	./include/drm/i830_drm.h	115;"	d
I830_STPREG_ST1	./include/drm/i830_drm.h	116;"	d
I830_STP_SETUP_SIZE	./include/drm/i830_drm.h	117;"	d
I830_TEXBLEND_COUNT	./include/drm/i830_drm.h	29;"	d
I830_TEXBLEND_SIZE	./include/drm/i830_drm.h	31;"	d
I830_TEXREG_MCS	./include/drm/i830_drm.h	131;"	d
I830_TEXREG_MF	./include/drm/i830_drm.h	128;"	d
I830_TEXREG_MI0	./include/drm/i830_drm.h	122;"	d
I830_TEXREG_MI1	./include/drm/i830_drm.h	123;"	d
I830_TEXREG_MI2	./include/drm/i830_drm.h	124;"	d
I830_TEXREG_MI3	./include/drm/i830_drm.h	125;"	d
I830_TEXREG_MI4	./include/drm/i830_drm.h	126;"	d
I830_TEXREG_MI5	./include/drm/i830_drm.h	127;"	d
I830_TEXREG_MLC	./include/drm/i830_drm.h	129;"	d
I830_TEXREG_MLL	./include/drm/i830_drm.h	130;"	d
I830_TEXREG_NOP0	./include/drm/i830_drm.h	140;"	d
I830_TEXREG_NOP1	./include/drm/i830_drm.h	141;"	d
I830_TEXREG_NOP2	./include/drm/i830_drm.h	142;"	d
I830_TEXREG_TM0LI	./include/drm/i830_drm.h	134;"	d
I830_TEXREG_TM0S0	./include/drm/i830_drm.h	135;"	d
I830_TEXREG_TM0S1	./include/drm/i830_drm.h	136;"	d
I830_TEXREG_TM0S2	./include/drm/i830_drm.h	137;"	d
I830_TEXREG_TM0S3	./include/drm/i830_drm.h	138;"	d
I830_TEXREG_TM0S4	./include/drm/i830_drm.h	139;"	d
I830_TEXTURE_COUNT	./include/drm/i830_drm.h	28;"	d
I830_TEX_SETUP_SIZE	./include/drm/i830_drm.h	132;"	d
I830_UPLOAD_BUFFERS	./include/drm/i830_drm.h	34;"	d
I830_UPLOAD_CLIPRECTS	./include/drm/i830_drm.h	35;"	d
I830_UPLOAD_CTX	./include/drm/i830_drm.h	33;"	d
I830_UPLOAD_STIPPLE	./include/drm/i830_drm.h	61;"	d
I830_UPLOAD_TEX0	./include/drm/i830_drm.h	47;"	d
I830_UPLOAD_TEX0_CUBE	./include/drm/i830_drm.h	37;"	d
I830_UPLOAD_TEX0_IMAGE	./include/drm/i830_drm.h	36;"	d
I830_UPLOAD_TEX1	./include/drm/i830_drm.h	48;"	d
I830_UPLOAD_TEX1_CUBE	./include/drm/i830_drm.h	39;"	d
I830_UPLOAD_TEX1_IMAGE	./include/drm/i830_drm.h	38;"	d
I830_UPLOAD_TEX2	./include/drm/i830_drm.h	49;"	d
I830_UPLOAD_TEX2_CUBE	./include/drm/i830_drm.h	41;"	d
I830_UPLOAD_TEX2_IMAGE	./include/drm/i830_drm.h	40;"	d
I830_UPLOAD_TEX3	./include/drm/i830_drm.h	50;"	d
I830_UPLOAD_TEX3_CUBE	./include/drm/i830_drm.h	43;"	d
I830_UPLOAD_TEX3_IMAGE	./include/drm/i830_drm.h	42;"	d
I830_UPLOAD_TEXBLEND0	./include/drm/i830_drm.h	53;"	d
I830_UPLOAD_TEXBLEND1	./include/drm/i830_drm.h	54;"	d
I830_UPLOAD_TEXBLEND2	./include/drm/i830_drm.h	55;"	d
I830_UPLOAD_TEXBLEND3	./include/drm/i830_drm.h	56;"	d
I830_UPLOAD_TEXBLEND_MASK	./include/drm/i830_drm.h	58;"	d
I830_UPLOAD_TEXBLEND_N	./include/drm/i830_drm.h	57;"	d
I830_UPLOAD_TEXIMAGE_MASK	./include/drm/i830_drm.h	46;"	d
I830_UPLOAD_TEX_MASK	./include/drm/i830_drm.h	52;"	d
I830_UPLOAD_TEX_N	./include/drm/i830_drm.h	51;"	d
I830_UPLOAD_TEX_N_CUBE	./include/drm/i830_drm.h	45;"	d
I830_UPLOAD_TEX_N_IMAGE	./include/drm/i830_drm.h	44;"	d
I830_UPLOAD_TEX_PALETTE_N	./include/drm/i830_drm.h	59;"	d
I830_UPLOAD_TEX_PALETTE_SHARED	./include/drm/i830_drm.h	60;"	d
I915_BIT_6_SWIZZLE_9	./include/drm/i915_drm.h	687;"	d
I915_BIT_6_SWIZZLE_9_10	./include/drm/i915_drm.h	688;"	d
I915_BIT_6_SWIZZLE_9_10_11	./include/drm/i915_drm.h	690;"	d
I915_BIT_6_SWIZZLE_9_10_17	./include/drm/i915_drm.h	695;"	d
I915_BIT_6_SWIZZLE_9_11	./include/drm/i915_drm.h	689;"	d
I915_BIT_6_SWIZZLE_9_17	./include/drm/i915_drm.h	694;"	d
I915_BIT_6_SWIZZLE_NONE	./include/drm/i915_drm.h	686;"	d
I915_BIT_6_SWIZZLE_UNKNOWN	./include/drm/i915_drm.h	692;"	d
I915_BOX_FLIP	./include/drm/i915_drm.h	144;"	d
I915_BOX_LOST_CONTEXT	./include/drm/i915_drm.h	147;"	d
I915_BOX_RING_EMPTY	./include/drm/i915_drm.h	143;"	d
I915_BOX_TEXTURE_LOAD	./include/drm/i915_drm.h	146;"	d
I915_BOX_WAIT	./include/drm/i915_drm.h	145;"	d
I915_CLEANUP_DMA	./include/drm/i915_drm.h	/^		I915_CLEANUP_DMA = 0x02,$/;"	e	enum:_drm_i915_init::__anon58
I915_EXEC_BLT	./include/drm/i915_drm.h	636;"	d
I915_EXEC_BSD	./include/drm/i915_drm.h	635;"	d
I915_EXEC_CONSTANTS_ABSOLUTE	./include/drm/i915_drm.h	646;"	d
I915_EXEC_CONSTANTS_MASK	./include/drm/i915_drm.h	644;"	d
I915_EXEC_CONSTANTS_REL_GENERAL	./include/drm/i915_drm.h	645;"	d
I915_EXEC_CONSTANTS_REL_SURFACE	./include/drm/i915_drm.h	647;"	d
I915_EXEC_DEFAULT	./include/drm/i915_drm.h	633;"	d
I915_EXEC_GEN7_SOL_RESET	./include/drm/i915_drm.h	654;"	d
I915_EXEC_RENDER	./include/drm/i915_drm.h	634;"	d
I915_EXEC_RING_MASK	./include/drm/i915_drm.h	632;"	d
I915_GEM_DOMAIN_COMMAND	./include/drm/i915_drm.h	527;"	d
I915_GEM_DOMAIN_CPU	./include/drm/i915_drm.h	521;"	d
I915_GEM_DOMAIN_GTT	./include/drm/i915_drm.h	533;"	d
I915_GEM_DOMAIN_INSTRUCTION	./include/drm/i915_drm.h	529;"	d
I915_GEM_DOMAIN_RENDER	./include/drm/i915_drm.h	523;"	d
I915_GEM_DOMAIN_SAMPLER	./include/drm/i915_drm.h	525;"	d
I915_GEM_DOMAIN_VERTEX	./include/drm/i915_drm.h	531;"	d
I915_INIT_DMA	./include/drm/i915_drm.h	/^		I915_INIT_DMA = 0x01,$/;"	e	enum:_drm_i915_init::__anon58
I915_LOG_MIN_TEX_REGION_SIZE	./include/drm/i915_drm.h	40;"	d
I915_MADV_DONTNEED	./include/drm/i915_drm.h	765;"	d
I915_MADV_WILLNEED	./include/drm/i915_drm.h	764;"	d
I915_MEM_REGION_AGP	./include/drm/i915_drm.h	311;"	d
I915_NR_TEX_REGIONS	./include/drm/i915_drm.h	38;"	d
I915_OVERLAY_DEPTH_MASK	./include/drm/i915_drm.h	787;"	d
I915_OVERLAY_ENABLE	./include/drm/i915_drm.h	803;"	d
I915_OVERLAY_FLAGS_MASK	./include/drm/i915_drm.h	802;"	d
I915_OVERLAY_NO_SWAP	./include/drm/i915_drm.h	797;"	d
I915_OVERLAY_RGB	./include/drm/i915_drm.h	785;"	d
I915_OVERLAY_RGB15	./include/drm/i915_drm.h	790;"	d
I915_OVERLAY_RGB16	./include/drm/i915_drm.h	789;"	d
I915_OVERLAY_RGB24	./include/drm/i915_drm.h	788;"	d
I915_OVERLAY_SWAP_MASK	./include/drm/i915_drm.h	796;"	d
I915_OVERLAY_TYPE_MASK	./include/drm/i915_drm.h	782;"	d
I915_OVERLAY_UPDATE_ATTRS	./include/drm/i915_drm.h	831;"	d
I915_OVERLAY_UPDATE_GAMMA	./include/drm/i915_drm.h	832;"	d
I915_OVERLAY_UV_SWAP	./include/drm/i915_drm.h	798;"	d
I915_OVERLAY_YUV410	./include/drm/i915_drm.h	794;"	d
I915_OVERLAY_YUV411	./include/drm/i915_drm.h	792;"	d
I915_OVERLAY_YUV420	./include/drm/i915_drm.h	793;"	d
I915_OVERLAY_YUV422	./include/drm/i915_drm.h	791;"	d
I915_OVERLAY_YUV_PACKED	./include/drm/i915_drm.h	784;"	d
I915_OVERLAY_YUV_PLANAR	./include/drm/i915_drm.h	783;"	d
I915_OVERLAY_Y_AND_UV_SWAP	./include/drm/i915_drm.h	800;"	d
I915_OVERLAY_Y_SWAP	./include/drm/i915_drm.h	799;"	d
I915_PARAM_ALLOW_BATCHBUFFER	./include/drm/i915_drm.h	275;"	d
I915_PARAM_CHIPSET_ID	./include/drm/i915_drm.h	277;"	d
I915_PARAM_HAS_BLT	./include/drm/i915_drm.h	284;"	d
I915_PARAM_HAS_BSD	./include/drm/i915_drm.h	283;"	d
I915_PARAM_HAS_COHERENT_RINGS	./include/drm/i915_drm.h	286;"	d
I915_PARAM_HAS_EXECBUF2	./include/drm/i915_drm.h	282;"	d
I915_PARAM_HAS_EXEC_CONSTANTS	./include/drm/i915_drm.h	287;"	d
I915_PARAM_HAS_GEM	./include/drm/i915_drm.h	278;"	d
I915_PARAM_HAS_GEN7_SOL_RESET	./include/drm/i915_drm.h	289;"	d
I915_PARAM_HAS_LLC	./include/drm/i915_drm.h	290;"	d
I915_PARAM_HAS_OVERLAY	./include/drm/i915_drm.h	280;"	d
I915_PARAM_HAS_PAGEFLIPPING	./include/drm/i915_drm.h	281;"	d
I915_PARAM_HAS_RELAXED_DELTA	./include/drm/i915_drm.h	288;"	d
I915_PARAM_HAS_RELAXED_FENCING	./include/drm/i915_drm.h	285;"	d
I915_PARAM_IRQ_ACTIVE	./include/drm/i915_drm.h	274;"	d
I915_PARAM_LAST_DISPATCH	./include/drm/i915_drm.h	276;"	d
I915_PARAM_NUM_FENCES_AVAIL	./include/drm/i915_drm.h	279;"	d
I915_RESUME_DMA	./include/drm/i915_drm.h	/^		I915_RESUME_DMA = 0x03$/;"	e	enum:_drm_i915_init::__anon58
I915_SETPARAM_ALLOW_BATCHBUFFER	./include/drm/i915_drm.h	301;"	d
I915_SETPARAM_NUM_USED_FENCES	./include/drm/i915_drm.h	302;"	d
I915_SETPARAM_TEX_LRU_LOG_GRANULARITY	./include/drm/i915_drm.h	300;"	d
I915_SETPARAM_USE_MI_BATCHBUFFER_START	./include/drm/i915_drm.h	299;"	d
I915_SET_COLORKEY_DESTINATION	./include/drm/i915_drm.h	869;"	d
I915_SET_COLORKEY_NONE	./include/drm/i915_drm.h	868;"	d
I915_SET_COLORKEY_SOURCE	./include/drm/i915_drm.h	870;"	d
I915_TILING_NONE	./include/drm/i915_drm.h	682;"	d
I915_TILING_X	./include/drm/i915_drm.h	683;"	d
I915_TILING_Y	./include/drm/i915_drm.h	684;"	d
IMMED_RING	./nouveau/nvc0_pushbuf.h	/^IMMED_RING(struct nouveau_channel *chan, struct nouveau_grobj *gr,$/;"	f
INTEL_BUFMGR_H	./intel/intel_bufmgr.h	35;"	d
INTEL_BUFMGR_PRIV_H	./intel/intel_bufmgr_priv.h	35;"	d
INTEL_DEBUG_H	./intel/intel_debug.h	29;"	d
INTERNAL_H_	./libkms/internal.h	30;"	d
IS_830	./intel/intel_chipset.h	55;"	d
IS_845	./intel/intel_chipset.h	56;"	d
IS_85X	./intel/intel_chipset.h	57;"	d
IS_865	./intel/intel_chipset.h	58;"	d
IS_915	./intel/intel_chipset.h	72;"	d
IS_915G	./intel/intel_chipset.h	65;"	d
IS_915GM	./intel/intel_chipset.h	67;"	d
IS_945	./intel/intel_chipset.h	75;"	d
IS_945G	./intel/intel_chipset.h	68;"	d
IS_945GM	./intel/intel_chipset.h	69;"	d
IS_9XX	./intel/intel_chipset.h	151;"	d
IS_G33	./intel/intel_chipset.h	80;"	d
IS_G4X	./intel/intel_chipset.h	144;"	d
IS_GEN2	./intel/intel_chipset.h	60;"	d
IS_GEN3	./intel/intel_chipset.h	87;"	d
IS_GEN4	./intel/intel_chipset.h	94;"	d
IS_GEN5	./intel/intel_chipset.h	114;"	d
IS_GEN6	./intel/intel_chipset.h	117;"	d
IS_GEN7	./intel/intel_chipset.h	125;"	d
IS_GM45	./intel/intel_chipset.h	111;"	d
IS_HASWELL	./intel/intel_chipset.h	141;"	d
IS_HSW_GT1	./intel/intel_chipset.h	135;"	d
IS_HSW_GT2	./intel/intel_chipset.h	137;"	d
IS_I965GM	./intel/intel_chipset.h	92;"	d
IS_IVYBRIDGE	./intel/intel_chipset.h	128;"	d
IS_PINEVIEW	./intel/intel_chipset.h	84;"	d
Join2Blocks	./intel/mm.c	/^static int Join2Blocks(struct mem_block *p)$/;"	f	file:
KMS_BO_TYPE	./libkms/libkms.h	/^	KMS_BO_TYPE,$/;"	e	enum:kms_attrib
KMS_BO_TYPE	./libkms/libkms.h	45;"	d
KMS_BO_TYPE_CURSOR_64X64_A8R8G8B8	./libkms/libkms.h	/^	KMS_BO_TYPE_CURSOR_64X64_A8R8G8B8 =  (1 << 1),$/;"	e	enum:kms_bo_type
KMS_BO_TYPE_CURSOR_64X64_A8R8G8B8	./libkms/libkms.h	61;"	d
KMS_BO_TYPE_SCANOUT_X8R8G8B8	./libkms/libkms.h	/^	KMS_BO_TYPE_SCANOUT_X8R8G8B8 = (1 << 0),$/;"	e	enum:kms_bo_type
KMS_BO_TYPE_SCANOUT_X8R8G8B8	./libkms/libkms.h	59;"	d
KMS_HANDLE	./libkms/libkms.h	/^	KMS_HANDLE,$/;"	e	enum:kms_attrib
KMS_HANDLE	./libkms/libkms.h	53;"	d
KMS_HEIGHT	./libkms/libkms.h	/^	KMS_HEIGHT,$/;"	e	enum:kms_attrib
KMS_HEIGHT	./libkms/libkms.h	49;"	d
KMS_PITCH	./libkms/libkms.h	/^	KMS_PITCH,$/;"	e	enum:kms_attrib
KMS_PITCH	./libkms/libkms.h	51;"	d
KMS_TERMINATE_PROP_LIST	./libkms/libkms.h	/^	KMS_TERMINATE_PROP_LIST,$/;"	e	enum:kms_attrib
KMS_TERMINATE_PROP_LIST	./libkms/libkms.h	43;"	d
KMS_WIDTH	./libkms/libkms.h	/^	KMS_WIDTH,$/;"	e	enum:kms_attrib
KMS_WIDTH	./libkms/libkms.h	47;"	d
LIBDRM_ATOMICS_H	./xf86atomic.h	35;"	d
LIBUDEV_I_KNOW_THE_API_IS_SUBJECT_TO_CHANGE	./tests/drmtest.c	35;"	d	file:
LIST_ADD	./tests/radeon/list.h	92;"	d
LIST_ADDTAIL	./tests/radeon/list.h	93;"	d
LIST_DEL	./tests/radeon/list.h	95;"	d
LIST_DELINIT	./tests/radeon/list.h	96;"	d
LIST_ENTRY	./tests/radeon/list.h	98;"	d
LIST_FOR_EACH_ENTRY	./tests/radeon/list.h	110;"	d
LIST_FOR_EACH_ENTRY_FROM	./tests/radeon/list.h	127;"	d
LIST_FOR_EACH_ENTRY_FROM_REV	./tests/radeon/list.h	132;"	d
LIST_FOR_EACH_ENTRY_SAFE	./tests/radeon/list.h	115;"	d
LIST_FOR_EACH_ENTRY_SAFE_REV	./tests/radeon/list.h	121;"	d
LIST_INITHEAD	./tests/radeon/list.h	91;"	d
LIST_IS_EMPTY	./tests/radeon/list.h	101;"	d
LIST_REPLACE	./tests/radeon/list.h	94;"	d
MACH64_AGP_HEAP	./include/drm/mach64_drm.h	82;"	d
MACH64_BACK	./include/drm/mach64_drm.h	179;"	d
MACH64_BUFFER_SIZE	./include/drm/mach64_drm.h	66;"	d
MACH64_CARD_HEAP	./include/drm/mach64_drm.h	81;"	d
MACH64_DEPTH	./include/drm/mach64_drm.h	180;"	d
MACH64_FRONT	./include/drm/mach64_drm.h	178;"	d
MACH64_HOSTDATA_BLIT_OFFSET	./include/drm/mach64_drm.h	75;"	d
MACH64_LOG_TEX_GRANULARITY	./include/drm/mach64_drm.h	85;"	d
MACH64_MAX_QUEUED_FRAMES	./include/drm/mach64_drm.h	71;"	d
MACH64_MODE_DMA_ASYNC	./include/drm/mach64_drm.h	/^	MACH64_MODE_DMA_ASYNC,$/;"	e	enum:_drm_mach64_dma_mode_t
MACH64_MODE_DMA_SYNC	./include/drm/mach64_drm.h	/^	MACH64_MODE_DMA_SYNC,$/;"	e	enum:_drm_mach64_dma_mode_t
MACH64_MODE_MMIO	./include/drm/mach64_drm.h	/^	MACH64_MODE_MMIO$/;"	e	enum:_drm_mach64_dma_mode_t
MACH64_NR_CONTEXT_REGS	./include/drm/mach64_drm.h	89;"	d
MACH64_NR_SAREA_CLIPRECTS	./include/drm/mach64_drm.h	79;"	d
MACH64_NR_TEXTURE_REGS	./include/drm/mach64_drm.h	90;"	d
MACH64_NR_TEX_HEAPS	./include/drm/mach64_drm.h	83;"	d
MACH64_NR_TEX_REGIONS	./include/drm/mach64_drm.h	84;"	d
MACH64_PARAM_FRAMES_QUEUED	./include/drm/mach64_drm.h	/^		MACH64_PARAM_FRAMES_QUEUED = 0x01,$/;"	e	enum:drm_mach64_getparam::__anon61
MACH64_PARAM_IRQ_NR	./include/drm/mach64_drm.h	/^		MACH64_PARAM_IRQ_NR = 0x02$/;"	e	enum:drm_mach64_getparam::__anon61
MACH64_PRIM_LINES	./include/drm/mach64_drm.h	185;"	d
MACH64_PRIM_LINE_LOOP	./include/drm/mach64_drm.h	186;"	d
MACH64_PRIM_LINE_STRIP	./include/drm/mach64_drm.h	187;"	d
MACH64_PRIM_POINTS	./include/drm/mach64_drm.h	184;"	d
MACH64_PRIM_POLYGON	./include/drm/mach64_drm.h	193;"	d
MACH64_PRIM_QUADS	./include/drm/mach64_drm.h	191;"	d
MACH64_PRIM_QUAD_STRIP	./include/drm/mach64_drm.h	192;"	d
MACH64_PRIM_TRIANGLES	./include/drm/mach64_drm.h	188;"	d
MACH64_PRIM_TRIANGLE_FAN	./include/drm/mach64_drm.h	190;"	d
MACH64_PRIM_TRIANGLE_STRIP	./include/drm/mach64_drm.h	189;"	d
MACH64_TEX_MAXLEVELS	./include/drm/mach64_drm.h	87;"	d
MACH64_UPLOAD_ALL	./include/drm/mach64_drm.h	62;"	d
MACH64_UPLOAD_CLIPRECTS	./include/drm/mach64_drm.h	60;"	d
MACH64_UPLOAD_CONTEXT	./include/drm/mach64_drm.h	61;"	d
MACH64_UPLOAD_DP_FOG_CLR	./include/drm/mach64_drm.h	52;"	d
MACH64_UPLOAD_DP_PIX_WIDTH	./include/drm/mach64_drm.h	54;"	d
MACH64_UPLOAD_DP_WRITE_MASK	./include/drm/mach64_drm.h	53;"	d
MACH64_UPLOAD_DST_OFF_PITCH	./include/drm/mach64_drm.h	48;"	d
MACH64_UPLOAD_MISC	./include/drm/mach64_drm.h	56;"	d
MACH64_UPLOAD_SCALE_3D_CNTL	./include/drm/mach64_drm.h	51;"	d
MACH64_UPLOAD_SETUP_CNTL	./include/drm/mach64_drm.h	55;"	d
MACH64_UPLOAD_TEX0IMAGE	./include/drm/mach64_drm.h	58;"	d
MACH64_UPLOAD_TEX1IMAGE	./include/drm/mach64_drm.h	59;"	d
MACH64_UPLOAD_TEXTURE	./include/drm/mach64_drm.h	57;"	d
MACH64_UPLOAD_Z_ALPHA_CNTL	./include/drm/mach64_drm.h	50;"	d
MACH64_UPLOAD_Z_OFF_PITCH	./include/drm/mach64_drm.h	49;"	d
MAP_FAILED	./xf86drm.c	57;"	d	file:
MARK_RING	./nouveau/nouveau_pushbuf.h	/^MARK_RING(struct nouveau_channel *chan, unsigned dwords, unsigned relocs)$/;"	f
MARK_UNDO	./nouveau/nouveau_pushbuf.h	/^MARK_UNDO(struct nouveau_channel *chan)$/;"	f
MAX2	./radeon/radeon_surface.c	41;"	d	file:
MAXFENCE	./intel/intel_bufmgr_fake.c	234;"	d	file:
MAX_RELOCS	./intel/intel_bufmgr_fake.c	76;"	d	file:
MAX_SPACE_BOS	./radeon/radeon_cs.h	61;"	d
MGA_A	./include/drm/mga_drm.h	50;"	d
MGA_AGP_HEAP	./include/drm/mga_drm.h	118;"	d
MGA_BACK	./include/drm/mga_drm.h	82;"	d
MGA_BUFFER_SIZE	./include/drm/mga_drm.h	103;"	d
MGA_CARD_HEAP	./include/drm/mga_drm.h	117;"	d
MGA_CARD_TYPE_G200	./include/drm/mga_drm.h	76;"	d
MGA_CARD_TYPE_G400	./include/drm/mga_drm.h	77;"	d
MGA_CARD_TYPE_G450	./include/drm/mga_drm.h	78;"	d
MGA_CARD_TYPE_G550	./include/drm/mga_drm.h	79;"	d
MGA_CLEANUP_DMA	./include/drm/mga_drm.h	/^		MGA_CLEANUP_DMA = 0x02$/;"	e	enum:drm_mga_init::__anon18
MGA_DEPTH	./include/drm/mga_drm.h	83;"	d
MGA_F	./include/drm/mga_drm.h	49;"	d
MGA_FRONT	./include/drm/mga_drm.h	81;"	d
MGA_INIT_DMA	./include/drm/mga_drm.h	/^		MGA_INIT_DMA = 0x01,$/;"	e	enum:drm_mga_init::__anon18
MGA_LOG_MIN_TEX_REGION_SIZE	./include/drm/mga_drm.h	121;"	d
MGA_MAX_G200_PIPES	./include/drm/mga_drm.h	71;"	d
MGA_MAX_G400_PIPES	./include/drm/mga_drm.h	72;"	d
MGA_MAX_WARP_PIPES	./include/drm/mga_drm.h	73;"	d
MGA_NR_SAREA_CLIPRECTS	./include/drm/mga_drm.h	108;"	d
MGA_NR_TEX_HEAPS	./include/drm/mga_drm.h	119;"	d
MGA_NR_TEX_REGIONS	./include/drm/mga_drm.h	120;"	d
MGA_NUM_BUFFERS	./include/drm/mga_drm.h	104;"	d
MGA_PARAM_CARD_TYPE	./include/drm/mga_drm.h	412;"	d
MGA_PARAM_IRQ_NR	./include/drm/mga_drm.h	404;"	d
MGA_S	./include/drm/mga_drm.h	51;"	d
MGA_T2	./include/drm/mga_drm.h	52;"	d
MGA_UPLOAD_2D	./include/drm/mga_drm.h	93;"	d
MGA_UPLOAD_CLIPRECTS	./include/drm/mga_drm.h	95;"	d
MGA_UPLOAD_CONTEXT	./include/drm/mga_drm.h	87;"	d
MGA_UPLOAD_PIPE	./include/drm/mga_drm.h	90;"	d
MGA_UPLOAD_TEX0	./include/drm/mga_drm.h	88;"	d
MGA_UPLOAD_TEX0IMAGE	./include/drm/mga_drm.h	91;"	d
MGA_UPLOAD_TEX1	./include/drm/mga_drm.h	89;"	d
MGA_UPLOAD_TEX1IMAGE	./include/drm/mga_drm.h	92;"	d
MGA_WAIT_AGE	./include/drm/mga_drm.h	94;"	d
MGA_WARP_T2GZ	./include/drm/mga_drm.h	62;"	d
MGA_WARP_T2GZA	./include/drm/mga_drm.h	64;"	d
MGA_WARP_T2GZAF	./include/drm/mga_drm.h	65;"	d
MGA_WARP_T2GZF	./include/drm/mga_drm.h	63;"	d
MGA_WARP_T2GZS	./include/drm/mga_drm.h	66;"	d
MGA_WARP_T2GZSA	./include/drm/mga_drm.h	68;"	d
MGA_WARP_T2GZSAF	./include/drm/mga_drm.h	69;"	d
MGA_WARP_T2GZSF	./include/drm/mga_drm.h	67;"	d
MGA_WARP_TGZ	./include/drm/mga_drm.h	54;"	d
MGA_WARP_TGZA	./include/drm/mga_drm.h	56;"	d
MGA_WARP_TGZAF	./include/drm/mga_drm.h	57;"	d
MGA_WARP_TGZF	./include/drm/mga_drm.h	55;"	d
MGA_WARP_TGZS	./include/drm/mga_drm.h	58;"	d
MGA_WARP_TGZSA	./include/drm/mga_drm.h	60;"	d
MGA_WARP_TGZSAF	./include/drm/mga_drm.h	61;"	d
MGA_WARP_TGZSF	./include/drm/mga_drm.h	59;"	d
MGA_WARP_UCODE_SIZE	./include/drm/mga_drm.h	74;"	d
MIN2	./radeon/radeon_surface.c	42;"	d	file:
MMAP2_SHIFT	./intel/intel_bufmgr_gem.c	1196;"	d	file:
MMAP2_SHIFT	./radeon/radeon_bo_gem.c	155;"	d	file:
MM_H	./intel/mm.h	30;"	d
NOTIFIER	./nouveau/nouveau_notifier.c	29;"	d	file:
NOT_USED	./include/drm/via_drm.h	70;"	d
NOT_USED	./include/drm/via_drm.h	76;"	d
NOT_USED_0_3	./include/drm/sis_drm.h	31;"	d
NOT_USED_6_12	./include/drm/sis_drm.h	34;"	d
NOUVEAU_BO_DUMMY	./nouveau/nouveau_bo.h	40;"	d
NOUVEAU_BO_GART	./nouveau/nouveau_bo.h	28;"	d
NOUVEAU_BO_HIGH	./nouveau/nouveau_bo.h	34;"	d
NOUVEAU_BO_IFLUSH	./nouveau/nouveau_bo.h	39;"	d
NOUVEAU_BO_INVAL	./nouveau/nouveau_bo.h	36;"	d
NOUVEAU_BO_LOW	./nouveau/nouveau_bo.h	33;"	d
NOUVEAU_BO_MAP	./nouveau/nouveau_bo.h	32;"	d
NOUVEAU_BO_NOSYNC	./nouveau/nouveau_bo.h	37;"	d
NOUVEAU_BO_NOWAIT	./nouveau/nouveau_bo.h	38;"	d
NOUVEAU_BO_OR	./nouveau/nouveau_bo.h	35;"	d
NOUVEAU_BO_RD	./nouveau/nouveau_bo.h	29;"	d
NOUVEAU_BO_RDWR	./nouveau/nouveau_bo.h	31;"	d
NOUVEAU_BO_TILE_16BPP	./nouveau/nouveau_bo.h	43;"	d
NOUVEAU_BO_TILE_32BPP	./nouveau/nouveau_bo.h	44;"	d
NOUVEAU_BO_TILE_LAYOUT_MASK	./nouveau/nouveau_bo.h	42;"	d
NOUVEAU_BO_TILE_SCANOUT	./nouveau/nouveau_bo.h	46;"	d
NOUVEAU_BO_TILE_ZETA	./nouveau/nouveau_bo.h	45;"	d
NOUVEAU_BO_VRAM	./nouveau/nouveau_bo.h	27;"	d
NOUVEAU_BO_WR	./nouveau/nouveau_bo.h	30;"	d
NOUVEAU_DRM_HEADER_PATCHLEVEL	./include/drm/nouveau_drm.h	28;"	d
NOUVEAU_GEM_CPU_PREP_NOBLOCK	./include/drm/nouveau_drm.h	175;"	d
NOUVEAU_GEM_CPU_PREP_NOWAIT	./include/drm/nouveau_drm.h	174;"	d
NOUVEAU_GEM_CPU_PREP_WRITE	./include/drm/nouveau_drm.h	176;"	d
NOUVEAU_GEM_DOMAIN_CPU	./include/drm/nouveau_drm.h	95;"	d
NOUVEAU_GEM_DOMAIN_GART	./include/drm/nouveau_drm.h	97;"	d
NOUVEAU_GEM_DOMAIN_MAPPABLE	./include/drm/nouveau_drm.h	98;"	d
NOUVEAU_GEM_DOMAIN_VRAM	./include/drm/nouveau_drm.h	96;"	d
NOUVEAU_GEM_MAX_BUFFERS	./include/drm/nouveau_drm.h	122;"	d
NOUVEAU_GEM_MAX_PUSH	./include/drm/nouveau_drm.h	152;"	d
NOUVEAU_GEM_MAX_RELOCS	./include/drm/nouveau_drm.h	141;"	d
NOUVEAU_GEM_RELOC_HIGH	./include/drm/nouveau_drm.h	139;"	d
NOUVEAU_GEM_RELOC_LOW	./include/drm/nouveau_drm.h	138;"	d
NOUVEAU_GEM_RELOC_OR	./include/drm/nouveau_drm.h	140;"	d
NOUVEAU_GEM_TILE_16BPP	./include/drm/nouveau_drm.h	101;"	d
NOUVEAU_GEM_TILE_32BPP	./include/drm/nouveau_drm.h	102;"	d
NOUVEAU_GEM_TILE_LAYOUT_MASK	./include/drm/nouveau_drm.h	100;"	d
NOUVEAU_GEM_TILE_NONCONTIG	./include/drm/nouveau_drm.h	104;"	d
NOUVEAU_GEM_TILE_ZETA	./include/drm/nouveau_drm.h	103;"	d
NOUVEAU_GETPARAM_AGP_PHYSICAL	./include/drm/nouveau_drm.h	75;"	d
NOUVEAU_GETPARAM_AGP_SIZE	./include/drm/nouveau_drm.h	77;"	d
NOUVEAU_GETPARAM_BUS_TYPE	./include/drm/nouveau_drm.h	73;"	d
NOUVEAU_GETPARAM_CHIPSET_ID	./include/drm/nouveau_drm.h	79;"	d
NOUVEAU_GETPARAM_FB_PHYSICAL	./include/drm/nouveau_drm.h	74;"	d
NOUVEAU_GETPARAM_FB_SIZE	./include/drm/nouveau_drm.h	76;"	d
NOUVEAU_GETPARAM_GRAPH_UNITS	./include/drm/nouveau_drm.h	81;"	d
NOUVEAU_GETPARAM_HAS_BO_USAGE	./include/drm/nouveau_drm.h	83;"	d
NOUVEAU_GETPARAM_HAS_PAGEFLIP	./include/drm/nouveau_drm.h	84;"	d
NOUVEAU_GETPARAM_PCI_DEVICE	./include/drm/nouveau_drm.h	72;"	d
NOUVEAU_GETPARAM_PCI_PHYSICAL	./include/drm/nouveau_drm.h	78;"	d
NOUVEAU_GETPARAM_PCI_VENDOR	./include/drm/nouveau_drm.h	71;"	d
NOUVEAU_GETPARAM_PTIMER_TIME	./include/drm/nouveau_drm.h	82;"	d
NOUVEAU_GETPARAM_VM_VRAM_BASE	./include/drm/nouveau_drm.h	80;"	d
NOUVEAU_GROBJ_BOUND	./nouveau/nouveau_grobj.h	/^		NOUVEAU_GROBJ_BOUND = 1,$/;"	e	enum:nouveau_grobj::__anon10
NOUVEAU_GROBJ_BOUND_EXPLICIT	./nouveau/nouveau_grobj.h	/^		NOUVEAU_GROBJ_BOUND_EXPLICIT = 2$/;"	e	enum:nouveau_grobj::__anon10
NOUVEAU_GROBJ_UNBOUND	./nouveau/nouveau_grobj.h	/^		NOUVEAU_GROBJ_UNBOUND = 0,$/;"	e	enum:nouveau_grobj::__anon10
NV_AGP	./include/drm/nouveau_drm.h	/^	NV_AGP     = 0,$/;"	e	enum:nouveau_bus_type
NV_NOTIFIER_SIZE	./nouveau/nouveau_notifier.h	26;"	d
NV_NOTIFY_RETURN_VALUE	./nouveau/nouveau_notifier.h	29;"	d
NV_NOTIFY_STATE	./nouveau/nouveau_notifier.h	30;"	d
NV_NOTIFY_STATE_ERROR_CODE_MASK	./nouveau/nouveau_notifier.h	35;"	d
NV_NOTIFY_STATE_ERROR_CODE_SHIFT	./nouveau/nouveau_notifier.h	36;"	d
NV_NOTIFY_STATE_STATUS_COMPLETED	./nouveau/nouveau_notifier.h	33;"	d
NV_NOTIFY_STATE_STATUS_IN_PROCESS	./nouveau/nouveau_notifier.h	34;"	d
NV_NOTIFY_STATE_STATUS_MASK	./nouveau/nouveau_notifier.h	31;"	d
NV_NOTIFY_STATE_STATUS_SHIFT	./nouveau/nouveau_notifier.h	32;"	d
NV_NOTIFY_TIME_0	./nouveau/nouveau_notifier.h	27;"	d
NV_NOTIFY_TIME_1	./nouveau/nouveau_notifier.h	28;"	d
NV_PCI	./include/drm/nouveau_drm.h	/^	NV_PCI     = 1,$/;"	e	enum:nouveau_bus_type
NV_PCIE	./include/drm/nouveau_drm.h	/^	NV_PCIE    = 2,$/;"	e	enum:nouveau_bus_type
OBJECT_SIZE	./tests/gem_mmap.c	39;"	d	file:
OBJECT_SIZE	./tests/gem_readwrite.c	39;"	d	file:
OMAP_BO_CACHED	./omap/omap_drm.h	56;"	d
OMAP_BO_CACHE_MASK	./omap/omap_drm.h	52;"	d
OMAP_BO_SCANOUT	./omap/omap_drm.h	51;"	d
OMAP_BO_TILED	./omap/omap_drm.h	64;"	d
OMAP_BO_TILED_16	./omap/omap_drm.h	62;"	d
OMAP_BO_TILED_32	./omap/omap_drm.h	63;"	d
OMAP_BO_TILED_8	./omap/omap_drm.h	61;"	d
OMAP_BO_TILED_MASK	./omap/omap_drm.h	53;"	d
OMAP_BO_UNCACHED	./omap/omap_drm.h	58;"	d
OMAP_BO_WC	./omap/omap_drm.h	57;"	d
OMAP_DRMIF_H_	./omap/omap_drmif.h	28;"	d
OMAP_GEM_READ	./omap/omap_drm.h	/^	OMAP_GEM_READ = 0x01,$/;"	e	enum:omap_gem_op
OMAP_GEM_WRITE	./omap/omap_drm.h	/^	OMAP_GEM_WRITE = 0x02,$/;"	e	enum:omap_gem_op
OMAP_PARAM_CHIPSET_ID	./omap/omap_drm.h	38;"	d
OUT_RELOC	./nouveau/nouveau_pushbuf.h	/^OUT_RELOC(struct nouveau_channel *chan, struct nouveau_bo *bo,$/;"	f
OUT_RELOC2	./nouveau/nouveau_pushbuf.h	/^OUT_RELOC2(struct nouveau_channel *chan, struct nouveau_bo *bo,$/;"	f
OUT_RELOCd	./nouveau/nouveau_pushbuf.h	/^OUT_RELOCd(struct nouveau_channel *chan, struct nouveau_bo *bo,$/;"	f
OUT_RELOCh	./nouveau/nouveau_pushbuf.h	/^OUT_RELOCh(struct nouveau_channel *chan, struct nouveau_bo *bo,$/;"	f
OUT_RELOCl	./nouveau/nouveau_pushbuf.h	/^OUT_RELOCl(struct nouveau_channel *chan, struct nouveau_bo *bo,$/;"	f
OUT_RELOCo	./nouveau/nouveau_pushbuf.h	/^OUT_RELOCo(struct nouveau_channel *chan, struct nouveau_bo *bo,$/;"	f
OUT_RELOCr	./nouveau/nouveau_pushbuf.h	/^OUT_RELOCr(struct nouveau_channel *chan, struct nouveau_bo *bo,$/;"	f
OUT_RING	./nouveau/nouveau_pushbuf.h	/^OUT_RING(struct nouveau_channel *chan, unsigned data)$/;"	f
OUT_RINGf	./nouveau/nouveau_pushbuf.h	/^OUT_RINGf(struct nouveau_channel *chan, float f)$/;"	f
OUT_RINGp	./nouveau/nouveau_pushbuf.h	/^OUT_RINGp(struct nouveau_channel *chan, const void *data, unsigned size)$/;"	f
PAGE_SIZE	./omap/omap_drm.c	45;"	d	file:
PATH_SIZE	./libkms/linux.c	45;"	d	file:
PB_BUFMGR_DWORDS	./nouveau/nouveau_pushbuf.c	30;"	d	file:
PB_MIN_USER_DWORDS	./nouveau/nouveau_pushbuf.c	31;"	d	file:
PCI_CHIP_HASWELL_GT1	./intel/intel_chipset.h	49;"	d
PCI_CHIP_HASWELL_GT2	./intel/intel_chipset.h	50;"	d
PCI_CHIP_HASWELL_M_GT1	./intel/intel_chipset.h	51;"	d
PCI_CHIP_HASWELL_M_GT2	./intel/intel_chipset.h	52;"	d
PCI_CHIP_HASWELL_M_ULT_GT2	./intel/intel_chipset.h	53;"	d
PCI_CHIP_ILD_G	./intel/intel_chipset.h	31;"	d
PCI_CHIP_ILM_G	./intel/intel_chipset.h	32;"	d
PCI_CHIP_IVYBRIDGE_GT1	./intel/intel_chipset.h	42;"	d
PCI_CHIP_IVYBRIDGE_GT2	./intel/intel_chipset.h	43;"	d
PCI_CHIP_IVYBRIDGE_M_GT1	./intel/intel_chipset.h	44;"	d
PCI_CHIP_IVYBRIDGE_M_GT2	./intel/intel_chipset.h	45;"	d
PCI_CHIP_IVYBRIDGE_S	./intel/intel_chipset.h	46;"	d
PCI_CHIP_IVYBRIDGE_S_GT2	./intel/intel_chipset.h	47;"	d
PCI_CHIP_SANDYBRIDGE_GT1	./intel/intel_chipset.h	34;"	d
PCI_CHIP_SANDYBRIDGE_GT2	./intel/intel_chipset.h	35;"	d
PCI_CHIP_SANDYBRIDGE_GT2_PLUS	./intel/intel_chipset.h	36;"	d
PCI_CHIP_SANDYBRIDGE_M_GT1	./intel/intel_chipset.h	37;"	d
PCI_CHIP_SANDYBRIDGE_M_GT2	./intel/intel_chipset.h	38;"	d
PCI_CHIP_SANDYBRIDGE_M_GT2_PLUS	./intel/intel_chipset.h	39;"	d
PCI_CHIP_SANDYBRIDGE_S	./intel/intel_chipset.h	40;"	d
PR_LINES	./include/drm/i810_drm.h	256;"	d
PR_LINESTRIP	./include/drm/i810_drm.h	257;"	d
PR_MASK	./include/drm/i810_drm.h	259;"	d
PR_POLYGON	./include/drm/i810_drm.h	255;"	d
PR_RECTS	./include/drm/i810_drm.h	258;"	d
PR_TRIANGLES	./include/drm/i810_drm.h	251;"	d
PR_TRIFAN	./include/drm/i810_drm.h	254;"	d
PR_TRISTRIP_0	./include/drm/i810_drm.h	252;"	d
PR_TRISTRIP_1	./include/drm/i810_drm.h	253;"	d
Palette	./include/drm/i830_drm.h	/^	unsigned int Palette[2][256];$/;"	m	struct:_drm_i830_sarea
R128_AGP_TEX_HEAP	./include/drm/r128_drm.h	87;"	d
R128_BACK	./include/drm/r128_drm.h	58;"	d
R128_BUFFER_SIZE	./include/drm/r128_drm.h	72;"	d
R128_CLEANUP_CCE	./include/drm/r128_drm.h	/^		R128_CLEANUP_CCE = 0x02$/;"	e	enum:drm_r128_init::__anon21
R128_CLEANUP_FULLSCREEN	./include/drm/r128_drm.h	/^		R128_CLEANUP_FULLSCREEN = 0x02$/;"	e	enum:drm_r128_fullscreen::__anon23
R128_DEPTH	./include/drm/r128_drm.h	59;"	d
R128_FRONT	./include/drm/r128_drm.h	57;"	d
R128_HOSTDATA_BLIT_OFFSET	./include/drm/r128_drm.h	77;"	d
R128_INDEX_PRIM_OFFSET	./include/drm/r128_drm.h	76;"	d
R128_INIT_CCE	./include/drm/r128_drm.h	/^		R128_INIT_CCE = 0x01,$/;"	e	enum:drm_r128_init::__anon21
R128_INIT_FULLSCREEN	./include/drm/r128_drm.h	/^		R128_INIT_FULLSCREEN = 0x01,$/;"	e	enum:drm_r128_fullscreen::__anon23
R128_LINES	./include/drm/r128_drm.h	64;"	d
R128_LINE_STRIP	./include/drm/r128_drm.h	65;"	d
R128_LOCAL_TEX_HEAP	./include/drm/r128_drm.h	86;"	d
R128_LOG_TEX_GRANULARITY	./include/drm/r128_drm.h	90;"	d
R128_MAX_TEXTURE_LEVELS	./include/drm/r128_drm.h	94;"	d
R128_MAX_TEXTURE_UNITS	./include/drm/r128_drm.h	95;"	d
R128_NR_CONTEXT_REGS	./include/drm/r128_drm.h	92;"	d
R128_NR_SAREA_CLIPRECTS	./include/drm/r128_drm.h	81;"	d
R128_NR_TEX_HEAPS	./include/drm/r128_drm.h	88;"	d
R128_NR_TEX_REGIONS	./include/drm/r128_drm.h	89;"	d
R128_PARAM_IRQ_NR	./include/drm/r128_drm.h	319;"	d
R128_POINTS	./include/drm/r128_drm.h	63;"	d
R128_READ_PIXELS	./include/drm/r128_drm.h	/^		R128_READ_PIXELS = 0x04$/;"	e	enum:drm_r128_depth::__anon22
R128_READ_SPAN	./include/drm/r128_drm.h	/^		R128_READ_SPAN = 0x03,$/;"	e	enum:drm_r128_depth::__anon22
R128_REQUIRE_QUIESCENCE	./include/drm/r128_drm.h	54;"	d
R128_TRIANGLES	./include/drm/r128_drm.h	66;"	d
R128_TRIANGLE_FAN	./include/drm/r128_drm.h	67;"	d
R128_TRIANGLE_STRIP	./include/drm/r128_drm.h	68;"	d
R128_UPLOAD_ALL	./include/drm/r128_drm.h	55;"	d
R128_UPLOAD_CLIPRECTS	./include/drm/r128_drm.h	53;"	d
R128_UPLOAD_CONTEXT	./include/drm/r128_drm.h	44;"	d
R128_UPLOAD_CORE	./include/drm/r128_drm.h	50;"	d
R128_UPLOAD_MASKS	./include/drm/r128_drm.h	51;"	d
R128_UPLOAD_SETUP	./include/drm/r128_drm.h	45;"	d
R128_UPLOAD_TEX0	./include/drm/r128_drm.h	46;"	d
R128_UPLOAD_TEX0IMAGES	./include/drm/r128_drm.h	48;"	d
R128_UPLOAD_TEX1	./include/drm/r128_drm.h	47;"	d
R128_UPLOAD_TEX1IMAGES	./include/drm/r128_drm.h	49;"	d
R128_UPLOAD_WINDOW	./include/drm/r128_drm.h	52;"	d
R128_WRITE_PIXELS	./include/drm/r128_drm.h	/^		R128_WRITE_PIXELS = 0x02,$/;"	e	enum:drm_r128_depth::__anon22
R128_WRITE_SPAN	./include/drm/r128_drm.h	/^		R128_WRITE_SPAN = 0x01,$/;"	e	enum:drm_r128_depth::__anon22
R200_EMIT_ATF_TFACTOR	./include/drm/radeon_drm.h	159;"	d
R200_EMIT_MATRIX_SELECT_0	./include/drm/radeon_drm.h	105;"	d
R200_EMIT_OUTPUT_VTX_COMP_SEL	./include/drm/radeon_drm.h	121;"	d
R200_EMIT_PP_AFS_0	./include/drm/radeon_drm.h	157;"	d
R200_EMIT_PP_AFS_1	./include/drm/radeon_drm.h	158;"	d
R200_EMIT_PP_CNTL_X	./include/drm/radeon_drm.h	123;"	d
R200_EMIT_PP_CUBIC_FACES_0	./include/drm/radeon_drm.h	133;"	d
R200_EMIT_PP_CUBIC_FACES_1	./include/drm/radeon_drm.h	135;"	d
R200_EMIT_PP_CUBIC_FACES_2	./include/drm/radeon_drm.h	137;"	d
R200_EMIT_PP_CUBIC_FACES_3	./include/drm/radeon_drm.h	139;"	d
R200_EMIT_PP_CUBIC_FACES_4	./include/drm/radeon_drm.h	141;"	d
R200_EMIT_PP_CUBIC_FACES_5	./include/drm/radeon_drm.h	143;"	d
R200_EMIT_PP_CUBIC_OFFSETS_0	./include/drm/radeon_drm.h	134;"	d
R200_EMIT_PP_CUBIC_OFFSETS_1	./include/drm/radeon_drm.h	136;"	d
R200_EMIT_PP_CUBIC_OFFSETS_2	./include/drm/radeon_drm.h	138;"	d
R200_EMIT_PP_CUBIC_OFFSETS_3	./include/drm/radeon_drm.h	140;"	d
R200_EMIT_PP_CUBIC_OFFSETS_4	./include/drm/radeon_drm.h	142;"	d
R200_EMIT_PP_CUBIC_OFFSETS_5	./include/drm/radeon_drm.h	144;"	d
R200_EMIT_PP_TAM_DEBUG3	./include/drm/radeon_drm.h	122;"	d
R200_EMIT_PP_TRI_PERF_CNTL	./include/drm/radeon_drm.h	156;"	d
R200_EMIT_PP_TXCBLEND_0	./include/drm/radeon_drm.h	93;"	d
R200_EMIT_PP_TXCBLEND_1	./include/drm/radeon_drm.h	94;"	d
R200_EMIT_PP_TXCBLEND_2	./include/drm/radeon_drm.h	95;"	d
R200_EMIT_PP_TXCBLEND_3	./include/drm/radeon_drm.h	96;"	d
R200_EMIT_PP_TXCBLEND_4	./include/drm/radeon_drm.h	97;"	d
R200_EMIT_PP_TXCBLEND_5	./include/drm/radeon_drm.h	98;"	d
R200_EMIT_PP_TXCBLEND_6	./include/drm/radeon_drm.h	99;"	d
R200_EMIT_PP_TXCBLEND_7	./include/drm/radeon_drm.h	100;"	d
R200_EMIT_PP_TXCTLALL_0	./include/drm/radeon_drm.h	160;"	d
R200_EMIT_PP_TXCTLALL_1	./include/drm/radeon_drm.h	161;"	d
R200_EMIT_PP_TXCTLALL_2	./include/drm/radeon_drm.h	162;"	d
R200_EMIT_PP_TXCTLALL_3	./include/drm/radeon_drm.h	163;"	d
R200_EMIT_PP_TXCTLALL_4	./include/drm/radeon_drm.h	164;"	d
R200_EMIT_PP_TXCTLALL_5	./include/drm/radeon_drm.h	165;"	d
R200_EMIT_PP_TXFILTER_0	./include/drm/radeon_drm.h	108;"	d
R200_EMIT_PP_TXFILTER_1	./include/drm/radeon_drm.h	109;"	d
R200_EMIT_PP_TXFILTER_2	./include/drm/radeon_drm.h	110;"	d
R200_EMIT_PP_TXFILTER_3	./include/drm/radeon_drm.h	111;"	d
R200_EMIT_PP_TXFILTER_4	./include/drm/radeon_drm.h	112;"	d
R200_EMIT_PP_TXFILTER_5	./include/drm/radeon_drm.h	113;"	d
R200_EMIT_PP_TXOFFSET_0	./include/drm/radeon_drm.h	114;"	d
R200_EMIT_PP_TXOFFSET_1	./include/drm/radeon_drm.h	115;"	d
R200_EMIT_PP_TXOFFSET_2	./include/drm/radeon_drm.h	116;"	d
R200_EMIT_PP_TXOFFSET_3	./include/drm/radeon_drm.h	117;"	d
R200_EMIT_PP_TXOFFSET_4	./include/drm/radeon_drm.h	118;"	d
R200_EMIT_PP_TXOFFSET_5	./include/drm/radeon_drm.h	119;"	d
R200_EMIT_RB3D_BLENDCOLOR	./include/drm/radeon_drm.h	148;"	d
R200_EMIT_RB3D_DEPTHXY_OFFSET	./include/drm/radeon_drm.h	124;"	d
R200_EMIT_RE_AUX_SCISSOR_CNTL	./include/drm/radeon_drm.h	125;"	d
R200_EMIT_RE_POINTSIZE	./include/drm/radeon_drm.h	131;"	d
R200_EMIT_RE_SCISSOR_TL_0	./include/drm/radeon_drm.h	126;"	d
R200_EMIT_RE_SCISSOR_TL_1	./include/drm/radeon_drm.h	127;"	d
R200_EMIT_RE_SCISSOR_TL_2	./include/drm/radeon_drm.h	128;"	d
R200_EMIT_SE_VAP_CNTL_STATUS	./include/drm/radeon_drm.h	129;"	d
R200_EMIT_SE_VTX_STATE_CNTL	./include/drm/radeon_drm.h	130;"	d
R200_EMIT_TCL_INPUT_VTX_VECTOR_ADDR_0	./include/drm/radeon_drm.h	132;"	d
R200_EMIT_TCL_LIGHT_MODEL_CTL_0	./include/drm/radeon_drm.h	101;"	d
R200_EMIT_TCL_POINT_SPRITE_CNTL	./include/drm/radeon_drm.h	149;"	d
R200_EMIT_TCL_UCP_VERT_BLEND_CTL	./include/drm/radeon_drm.h	107;"	d
R200_EMIT_TEX_PROC_CTL_2	./include/drm/radeon_drm.h	106;"	d
R200_EMIT_TFACTOR_0	./include/drm/radeon_drm.h	102;"	d
R200_EMIT_VAP_CTL	./include/drm/radeon_drm.h	104;"	d
R200_EMIT_VAP_PVS_CNTL	./include/drm/radeon_drm.h	166;"	d
R200_EMIT_VTE_CNTL	./include/drm/radeon_drm.h	120;"	d
R200_EMIT_VTX_FMT_0	./include/drm/radeon_drm.h	103;"	d
R300_CMD_CP_DELAY	./include/drm/radeon_drm.h	225;"	d
R300_CMD_DMA_DISCARD	./include/drm/radeon_drm.h	226;"	d
R300_CMD_END3D	./include/drm/radeon_drm.h	224;"	d
R300_CMD_PACKET0	./include/drm/radeon_drm.h	221;"	d
R300_CMD_PACKET3	./include/drm/radeon_drm.h	223;"	d
R300_CMD_PACKET3_CLEAR	./include/drm/radeon_drm.h	214;"	d
R300_CMD_PACKET3_RAW	./include/drm/radeon_drm.h	215;"	d
R300_CMD_R500FP	./include/drm/radeon_drm.h	245;"	d
R300_CMD_SCRATCH	./include/drm/radeon_drm.h	244;"	d
R300_CMD_VPU	./include/drm/radeon_drm.h	222;"	d
R300_CMD_WAIT	./include/drm/radeon_drm.h	227;"	d
R300_NEW_WAIT_2D_2D_CLEAN	./include/drm/radeon_drm.h	240;"	d
R300_NEW_WAIT_2D_2D_CLEAN_3D_3D_CLEAN	./include/drm/radeon_drm.h	242;"	d
R300_NEW_WAIT_2D_3D	./include/drm/radeon_drm.h	239;"	d
R300_NEW_WAIT_3D_3D_CLEAN	./include/drm/radeon_drm.h	241;"	d
R300_WAIT_2D	./include/drm/radeon_drm.h	228;"	d
R300_WAIT_2D_CLEAN	./include/drm/radeon_drm.h	236;"	d
R300_WAIT_3D	./include/drm/radeon_drm.h	229;"	d
R300_WAIT_3D_CLEAN	./include/drm/radeon_drm.h	237;"	d
R500FP_CONSTANT_CLAMP	./include/drm/radeon_drm.h	288;"	d
R500FP_CONSTANT_TYPE	./include/drm/radeon_drm.h	287;"	d
R600_SCRATCH_REG_OFFSET	./include/drm/radeon_drm.h	309;"	d
RADEON_BACK	./include/drm/radeon_drm.h	280;"	d
RADEON_BO_FLAGS_MACRO_TILE	./radeon/radeon_bo.h	37;"	d
RADEON_BO_FLAGS_MICRO_TILE	./radeon/radeon_bo.h	38;"	d
RADEON_BO_FLAGS_MICRO_TILE_SQUARE	./radeon/radeon_bo.h	39;"	d
RADEON_BO_GEM_H	./radeon/radeon_bo_gem.h	33;"	d
RADEON_BO_H	./radeon/radeon_bo.h	31;"	d
RADEON_BO_INT	./radeon/radeon_bo_int.h	2;"	d
RADEON_BUFFER_SIZE	./include/drm/radeon_drm.h	301;"	d
RADEON_CARD_AGP	./include/drm/radeon_drm.h	688;"	d
RADEON_CARD_PCI	./include/drm/radeon_drm.h	687;"	d
RADEON_CARD_PCIE	./include/drm/radeon_drm.h	689;"	d
RADEON_CHUNK_ID_IB	./include/drm/radeon_drm.h	886;"	d
RADEON_CHUNK_ID_RELOCS	./include/drm/radeon_drm.h	885;"	d
RADEON_CLEANUP_CP	./include/drm/radeon_drm.h	/^		RADEON_CLEANUP_CP = 0x02,$/;"	e	enum:drm_radeon_init::__anon56
RADEON_CLEANUP_FULLSCREEN	./include/drm/radeon_drm.h	/^		RADEON_CLEANUP_FULLSCREEN = 0x02$/;"	e	enum:drm_radeon_fullscreen::__anon57
RADEON_CLEAR_FASTZ	./include/drm/radeon_drm.h	283;"	d
RADEON_CMD_DMA_DISCARD	./include/drm/radeon_drm.h	175;"	d
RADEON_CMD_PACKET	./include/drm/radeon_drm.h	172;"	d
RADEON_CMD_PACKET3	./include/drm/radeon_drm.h	176;"	d
RADEON_CMD_PACKET3_CLIP	./include/drm/radeon_drm.h	177;"	d
RADEON_CMD_SCALARS	./include/drm/radeon_drm.h	173;"	d
RADEON_CMD_SCALARS2	./include/drm/radeon_drm.h	178;"	d
RADEON_CMD_VECLINEAR	./include/drm/radeon_drm.h	182;"	d
RADEON_CMD_VECTORS	./include/drm/radeon_drm.h	174;"	d
RADEON_CMD_WAIT	./include/drm/radeon_drm.h	179;"	d
RADEON_CS_GEM_H	./radeon/radeon_cs_gem.h	34;"	d
RADEON_CS_H	./radeon/radeon_cs.h	33;"	d
RADEON_CS_SPACE_FLUSH	./radeon/radeon_cs.h	51;"	d
RADEON_CS_SPACE_OK	./radeon/radeon_cs.h	49;"	d
RADEON_CS_SPACE_OP_TO_BIG	./radeon/radeon_cs.h	50;"	d
RADEON_DEPTH	./include/drm/radeon_drm.h	281;"	d
RADEON_EMIT_PP_BORDER_COLOR_0	./include/drm/radeon_drm.h	85;"	d
RADEON_EMIT_PP_BORDER_COLOR_1	./include/drm/radeon_drm.h	87;"	d
RADEON_EMIT_PP_BORDER_COLOR_2	./include/drm/radeon_drm.h	89;"	d
RADEON_EMIT_PP_CNTL	./include/drm/radeon_drm.h	73;"	d
RADEON_EMIT_PP_CUBIC_FACES_0	./include/drm/radeon_drm.h	150;"	d
RADEON_EMIT_PP_CUBIC_FACES_1	./include/drm/radeon_drm.h	152;"	d
RADEON_EMIT_PP_CUBIC_FACES_2	./include/drm/radeon_drm.h	154;"	d
RADEON_EMIT_PP_CUBIC_OFFSETS_T0	./include/drm/radeon_drm.h	151;"	d
RADEON_EMIT_PP_CUBIC_OFFSETS_T1	./include/drm/radeon_drm.h	153;"	d
RADEON_EMIT_PP_CUBIC_OFFSETS_T2	./include/drm/radeon_drm.h	155;"	d
RADEON_EMIT_PP_LUM_MATRIX	./include/drm/radeon_drm.h	77;"	d
RADEON_EMIT_PP_MISC	./include/drm/radeon_drm.h	72;"	d
RADEON_EMIT_PP_ROT_MATRIX_0	./include/drm/radeon_drm.h	78;"	d
RADEON_EMIT_PP_TEX_SIZE_0	./include/drm/radeon_drm.h	145;"	d
RADEON_EMIT_PP_TEX_SIZE_1	./include/drm/radeon_drm.h	146;"	d
RADEON_EMIT_PP_TEX_SIZE_2	./include/drm/radeon_drm.h	147;"	d
RADEON_EMIT_PP_TXFILTER_0	./include/drm/radeon_drm.h	84;"	d
RADEON_EMIT_PP_TXFILTER_1	./include/drm/radeon_drm.h	86;"	d
RADEON_EMIT_PP_TXFILTER_2	./include/drm/radeon_drm.h	88;"	d
RADEON_EMIT_RB3D_COLORPITCH	./include/drm/radeon_drm.h	74;"	d
RADEON_EMIT_RB3D_STENCILREFMASK	./include/drm/radeon_drm.h	79;"	d
RADEON_EMIT_RE_LINE_PATTERN	./include/drm/radeon_drm.h	75;"	d
RADEON_EMIT_RE_MISC	./include/drm/radeon_drm.h	83;"	d
RADEON_EMIT_SE_CNTL	./include/drm/radeon_drm.h	81;"	d
RADEON_EMIT_SE_CNTL_STATUS	./include/drm/radeon_drm.h	82;"	d
RADEON_EMIT_SE_LINE_WIDTH	./include/drm/radeon_drm.h	76;"	d
RADEON_EMIT_SE_TCL_MATERIAL_EMMISSIVE_RED	./include/drm/radeon_drm.h	92;"	d
RADEON_EMIT_SE_TCL_OUTPUT_VTX_FMT	./include/drm/radeon_drm.h	91;"	d
RADEON_EMIT_SE_VPORT_XSCALE	./include/drm/radeon_drm.h	80;"	d
RADEON_EMIT_SE_ZBIAS_FACTOR	./include/drm/radeon_drm.h	90;"	d
RADEON_FRONT	./include/drm/radeon_drm.h	279;"	d
RADEON_GART_TEX_HEAP	./include/drm/radeon_drm.h	317;"	d
RADEON_GEM_DOMAIN_CPU	./include/drm/radeon_drm.h	785;"	d
RADEON_GEM_DOMAIN_GTT	./include/drm/radeon_drm.h	786;"	d
RADEON_GEM_DOMAIN_VRAM	./include/drm/radeon_drm.h	787;"	d
RADEON_GEM_NO_BACKING_STORE	./include/drm/radeon_drm.h	795;"	d
RADEON_INDEX_PRIM_OFFSET	./include/drm/radeon_drm.h	305;"	d
RADEON_INFO_ACCEL_WORKING	./include/drm/radeon_drm.h	914;"	d
RADEON_INFO_ACCEL_WORKING2	./include/drm/radeon_drm.h	916;"	d
RADEON_INFO_CRTC_FROM_ID	./include/drm/radeon_drm.h	915;"	d
RADEON_INFO_DEVICE_ID	./include/drm/radeon_drm.h	911;"	d
RADEON_INFO_NUM_GB_PIPES	./include/drm/radeon_drm.h	912;"	d
RADEON_INFO_NUM_Z_PIPES	./include/drm/radeon_drm.h	913;"	d
RADEON_INFO_TILING_CONFIG	./include/drm/radeon_drm.h	917;"	d
RADEON_INFO_WANT_HYPERZ	./include/drm/radeon_drm.h	918;"	d
RADEON_INIT_CP	./include/drm/radeon_drm.h	/^		RADEON_INIT_CP = 0x01,$/;"	e	enum:drm_radeon_init::__anon56
RADEON_INIT_FULLSCREEN	./include/drm/radeon_drm.h	/^		RADEON_INIT_FULLSCREEN = 0x01,$/;"	e	enum:drm_radeon_fullscreen::__anon57
RADEON_INIT_R200_CP	./include/drm/radeon_drm.h	/^		RADEON_INIT_R200_CP = 0x03,$/;"	e	enum:drm_radeon_init::__anon56
RADEON_INIT_R300_CP	./include/drm/radeon_drm.h	/^		RADEON_INIT_R300_CP = 0x04,$/;"	e	enum:drm_radeon_init::__anon56
RADEON_INIT_R600_CP	./include/drm/radeon_drm.h	/^		RADEON_INIT_R600_CP = 0x05$/;"	e	enum:drm_radeon_init::__anon56
RADEON_LINES	./include/drm/radeon_drm.h	293;"	d
RADEON_LINE_STRIP	./include/drm/radeon_drm.h	294;"	d
RADEON_LOCAL_TEX_HEAP	./include/drm/radeon_drm.h	316;"	d
RADEON_LOG_TEX_GRANULARITY	./include/drm/radeon_drm.h	320;"	d
RADEON_MAX_STATE_PACKETS	./include/drm/radeon_drm.h	167;"	d
RADEON_MAX_SURFACES	./include/drm/radeon_drm.h	325;"	d
RADEON_MAX_TEXTURE_LEVELS	./include/drm/radeon_drm.h	322;"	d
RADEON_MAX_TEXTURE_UNITS	./include/drm/radeon_drm.h	323;"	d
RADEON_MEM_REGION_FB	./include/drm/radeon_drm.h	722;"	d
RADEON_MEM_REGION_GART	./include/drm/radeon_drm.h	721;"	d
RADEON_NR_SAREA_CLIPRECTS	./include/drm/radeon_drm.h	311;"	d
RADEON_NR_TEX_HEAPS	./include/drm/radeon_drm.h	318;"	d
RADEON_NR_TEX_REGIONS	./include/drm/radeon_drm.h	319;"	d
RADEON_OFFSET_ALIGN	./include/drm/radeon_drm.h	331;"	d
RADEON_OFFSET_MASK	./include/drm/radeon_drm.h	332;"	d
RADEON_OFFSET_SHIFT	./include/drm/radeon_drm.h	330;"	d
RADEON_PARAM_CARD_TYPE	./include/drm/radeon_drm.h	707;"	d
RADEON_PARAM_DEVICE_ID	./include/drm/radeon_drm.h	711;"	d
RADEON_PARAM_FB_LOCATION	./include/drm/radeon_drm.h	709;"	d
RADEON_PARAM_GART_BASE	./include/drm/radeon_drm.h	700;"	d
RADEON_PARAM_GART_BUFFER_OFFSET	./include/drm/radeon_drm.h	694;"	d
RADEON_PARAM_GART_TEX_HANDLE	./include/drm/radeon_drm.h	705;"	d
RADEON_PARAM_IRQ_NR	./include/drm/radeon_drm.h	699;"	d
RADEON_PARAM_LAST_CLEAR	./include/drm/radeon_drm.h	697;"	d
RADEON_PARAM_LAST_DISPATCH	./include/drm/radeon_drm.h	696;"	d
RADEON_PARAM_LAST_FRAME	./include/drm/radeon_drm.h	695;"	d
RADEON_PARAM_NUM_GB_PIPES	./include/drm/radeon_drm.h	710;"	d
RADEON_PARAM_NUM_Z_PIPES	./include/drm/radeon_drm.h	712;"	d
RADEON_PARAM_REGISTER_HANDLE	./include/drm/radeon_drm.h	702;"	d
RADEON_PARAM_SAREA_HANDLE	./include/drm/radeon_drm.h	704;"	d
RADEON_PARAM_SCRATCH_OFFSET	./include/drm/radeon_drm.h	706;"	d
RADEON_PARAM_STATUS_HANDLE	./include/drm/radeon_drm.h	703;"	d
RADEON_PARAM_VBLANK_CRTC	./include/drm/radeon_drm.h	708;"	d
RADEON_POINTS	./include/drm/radeon_drm.h	292;"	d
RADEON_REQUIRE_QUIESCENCE	./include/drm/radeon_drm.h	63;"	d
RADEON_SCRATCH_REG_OFFSET	./include/drm/radeon_drm.h	307;"	d
RADEON_SETPARAM_FB_LOCATION	./include/drm/radeon_drm.h	761;"	d
RADEON_SETPARAM_NEW_MEMMAP	./include/drm/radeon_drm.h	764;"	d
RADEON_SETPARAM_PCIGART_LOCATION	./include/drm/radeon_drm.h	763;"	d
RADEON_SETPARAM_PCIGART_TABLE_SIZE	./include/drm/radeon_drm.h	765;"	d
RADEON_SETPARAM_SWITCH_TILING	./include/drm/radeon_drm.h	762;"	d
RADEON_SETPARAM_VBLANK_CRTC	./include/drm/radeon_drm.h	766;"	d
RADEON_STENCIL	./include/drm/radeon_drm.h	282;"	d
RADEON_SURFACE_H	./radeon/radeon_surface.h	30;"	d
RADEON_SURF_CLR	./radeon/radeon_surface.h	60;"	d
RADEON_SURF_GET	./radeon/radeon_surface.h	58;"	d
RADEON_SURF_MAX_LEVEL	./radeon/radeon_surface.h	38;"	d
RADEON_SURF_MODE_1D	./radeon/radeon_surface.h	52;"	d
RADEON_SURF_MODE_2D	./radeon/radeon_surface.h	53;"	d
RADEON_SURF_MODE_LINEAR	./radeon/radeon_surface.h	50;"	d
RADEON_SURF_MODE_LINEAR_ALIGNED	./radeon/radeon_surface.h	51;"	d
RADEON_SURF_MODE_MASK	./radeon/radeon_surface.h	48;"	d
RADEON_SURF_MODE_SHIFT	./radeon/radeon_surface.h	49;"	d
RADEON_SURF_SBUFFER	./radeon/radeon_surface.h	56;"	d
RADEON_SURF_SCANOUT	./radeon/radeon_surface.h	54;"	d
RADEON_SURF_SET	./radeon/radeon_surface.h	59;"	d
RADEON_SURF_TYPE_1D	./radeon/radeon_surface.h	42;"	d
RADEON_SURF_TYPE_1D_ARRAY	./radeon/radeon_surface.h	46;"	d
RADEON_SURF_TYPE_2D	./radeon/radeon_surface.h	43;"	d
RADEON_SURF_TYPE_2D_ARRAY	./radeon/radeon_surface.h	47;"	d
RADEON_SURF_TYPE_3D	./radeon/radeon_surface.h	44;"	d
RADEON_SURF_TYPE_CUBEMAP	./radeon/radeon_surface.h	45;"	d
RADEON_SURF_TYPE_MASK	./radeon/radeon_surface.h	40;"	d
RADEON_SURF_TYPE_SHIFT	./radeon/radeon_surface.h	41;"	d
RADEON_SURF_ZBUFFER	./radeon/radeon_surface.h	55;"	d
RADEON_TILING_EG_BANKH_MASK	./include/drm/radeon_drm.h	815;"	d
RADEON_TILING_EG_BANKH_SHIFT	./include/drm/radeon_drm.h	814;"	d
RADEON_TILING_EG_BANKW_MASK	./include/drm/radeon_drm.h	813;"	d
RADEON_TILING_EG_BANKW_SHIFT	./include/drm/radeon_drm.h	812;"	d
RADEON_TILING_EG_MACRO_TILE_ASPECT_MASK	./include/drm/radeon_drm.h	817;"	d
RADEON_TILING_EG_MACRO_TILE_ASPECT_SHIFT	./include/drm/radeon_drm.h	816;"	d
RADEON_TILING_EG_STENCIL_TILE_SPLIT_MASK	./include/drm/radeon_drm.h	821;"	d
RADEON_TILING_EG_STENCIL_TILE_SPLIT_SHIFT	./include/drm/radeon_drm.h	820;"	d
RADEON_TILING_EG_TILE_SPLIT_MASK	./include/drm/radeon_drm.h	819;"	d
RADEON_TILING_EG_TILE_SPLIT_SHIFT	./include/drm/radeon_drm.h	818;"	d
RADEON_TILING_MACRO	./include/drm/radeon_drm.h	805;"	d
RADEON_TILING_MICRO	./include/drm/radeon_drm.h	806;"	d
RADEON_TILING_MICRO_SQUARE	./include/drm/radeon_drm.h	811;"	d
RADEON_TILING_SURFACE	./include/drm/radeon_drm.h	810;"	d
RADEON_TILING_SWAP_16BIT	./include/drm/radeon_drm.h	807;"	d
RADEON_TILING_SWAP_32BIT	./include/drm/radeon_drm.h	808;"	d
RADEON_TRIANGLES	./include/drm/radeon_drm.h	295;"	d
RADEON_TRIANGLE_FAN	./include/drm/radeon_drm.h	296;"	d
RADEON_TRIANGLE_STRIP	./include/drm/radeon_drm.h	297;"	d
RADEON_UPLOAD_ALL	./include/drm/radeon_drm.h	65;"	d
RADEON_UPLOAD_BUMPMAP	./include/drm/radeon_drm.h	50;"	d
RADEON_UPLOAD_CLIPRECTS	./include/drm/radeon_drm.h	62;"	d
RADEON_UPLOAD_CONTEXT	./include/drm/radeon_drm.h	47;"	d
RADEON_UPLOAD_CONTEXT_ALL	./include/drm/radeon_drm.h	66;"	d
RADEON_UPLOAD_LINE	./include/drm/radeon_drm.h	49;"	d
RADEON_UPLOAD_MASKS	./include/drm/radeon_drm.h	51;"	d
RADEON_UPLOAD_MISC	./include/drm/radeon_drm.h	55;"	d
RADEON_UPLOAD_SETUP	./include/drm/radeon_drm.h	53;"	d
RADEON_UPLOAD_TCL	./include/drm/radeon_drm.h	54;"	d
RADEON_UPLOAD_TEX0	./include/drm/radeon_drm.h	56;"	d
RADEON_UPLOAD_TEX0IMAGES	./include/drm/radeon_drm.h	59;"	d
RADEON_UPLOAD_TEX1	./include/drm/radeon_drm.h	57;"	d
RADEON_UPLOAD_TEX1IMAGES	./include/drm/radeon_drm.h	60;"	d
RADEON_UPLOAD_TEX2	./include/drm/radeon_drm.h	58;"	d
RADEON_UPLOAD_TEX2IMAGES	./include/drm/radeon_drm.h	61;"	d
RADEON_UPLOAD_VERTFMT	./include/drm/radeon_drm.h	48;"	d
RADEON_UPLOAD_VIEWPORT	./include/drm/radeon_drm.h	52;"	d
RADEON_UPLOAD_ZBIAS	./include/drm/radeon_drm.h	64;"	d
RADEON_USE_COMP_ZBUF	./include/drm/radeon_drm.h	285;"	d
RADEON_USE_HIERZ	./include/drm/radeon_drm.h	284;"	d
RADEON_WAIT_2D	./include/drm/radeon_drm.h	209;"	d
RADEON_WAIT_3D	./include/drm/radeon_drm.h	210;"	d
RANDOM_ALLOC	./xf86drmRandom.c	87;"	d	file:
RANDOM_ALLOC	./xf86drmRandom.c	90;"	d	file:
RANDOM_DEBUG	./xf86drmRandom.c	84;"	d	file:
RANDOM_FREE	./xf86drmRandom.c	88;"	d	file:
RANDOM_FREE	./xf86drmRandom.c	91;"	d	file:
RANDOM_MAGIC	./xf86drmRandom.c	83;"	d	file:
RANDOM_MAIN	./xf86drmRandom.c	77;"	d	file:
RBO_H	./tests/radeon/rbo.h	27;"	d
RED	./tests/modetest/modetest.c	598;"	d	file:
RELOC_BUF_SIZE	./intel/intel_bufmgr_gem.c	483;"	d	file:
RELOC_SIZE	./radeon/radeon_cs_gem.c	67;"	d	file:
ROUND_UP_TO	./intel/intel_bufmgr_priv.h	284;"	d
ROUND_UP_TO_MB	./intel/intel_bufmgr_priv.h	285;"	d
RandomState	./xf86drmRandom.c	/^typedef struct RandomState {$/;"	s	file:
RandomState	./xf86drmRandom.c	/^} RandomState;$/;"	t	typeref:struct:RandomState	file:
SAREA_DRAWABLE_CLAIMED_ENTRY	./include/drm/drm_sarea.h	50;"	d
SAREA_MAX	./include/drm/drm_sarea.h	39;"	d
SAREA_MAX	./include/drm/drm_sarea.h	41;"	d
SAREA_MAX	./include/drm/drm_sarea.h	44;"	d
SAREA_MAX_DRAWABLES	./include/drm/drm_sarea.h	48;"	d
SAVAGE_AGP_HEAP	./include/drm/savage_drm.h	40;"	d
SAVAGE_BACK	./include/drm/savage_drm.h	164;"	d
SAVAGE_CARD_HEAP	./include/drm/savage_drm.h	39;"	d
SAVAGE_CLEANUP_BCI	./include/drm/savage_drm.h	/^		SAVAGE_CLEANUP_BCI = 2$/;"	e	enum:drm_savage_init::__anon24
SAVAGE_CMD_CLEAR	./include/drm/savage_drm.h	135;"	d
SAVAGE_CMD_DMA_IDX	./include/drm/savage_drm.h	133;"	d
SAVAGE_CMD_DMA_PRIM	./include/drm/savage_drm.h	131;"	d
SAVAGE_CMD_STATE	./include/drm/savage_drm.h	130;"	d
SAVAGE_CMD_SWAP	./include/drm/savage_drm.h	136;"	d
SAVAGE_CMD_VB_IDX	./include/drm/savage_drm.h	134;"	d
SAVAGE_CMD_VB_PRIM	./include/drm/savage_drm.h	132;"	d
SAVAGE_DEPTH	./include/drm/savage_drm.h	165;"	d
SAVAGE_DMA_AGP	./include/drm/savage_drm.h	72;"	d
SAVAGE_DMA_PCI	./include/drm/savage_drm.h	71;"	d
SAVAGE_FRONT	./include/drm/savage_drm.h	163;"	d
SAVAGE_INIT_BCI	./include/drm/savage_drm.h	/^		SAVAGE_INIT_BCI = 1,$/;"	e	enum:drm_savage_init::__anon24
SAVAGE_LOG_MIN_TEX_REGION_SIZE	./include/drm/savage_drm.h	43;"	d
SAVAGE_NR_TEX_HEAPS	./include/drm/savage_drm.h	41;"	d
SAVAGE_NR_TEX_REGIONS	./include/drm/savage_drm.h	42;"	d
SAVAGE_PRIM_TRIFAN	./include/drm/savage_drm.h	142;"	d
SAVAGE_PRIM_TRILIST	./include/drm/savage_drm.h	140;"	d
SAVAGE_PRIM_TRILIST_201	./include/drm/savage_drm.h	143;"	d
SAVAGE_PRIM_TRISTRIP	./include/drm/savage_drm.h	141;"	d
SAVAGE_SKIP_ALL_S3D	./include/drm/savage_drm.h	158;"	d
SAVAGE_SKIP_ALL_S4	./include/drm/savage_drm.h	159;"	d
SAVAGE_SKIP_C0	./include/drm/savage_drm.h	150;"	d
SAVAGE_SKIP_C1	./include/drm/savage_drm.h	151;"	d
SAVAGE_SKIP_S0	./include/drm/savage_drm.h	152;"	d
SAVAGE_SKIP_S1	./include/drm/savage_drm.h	155;"	d
SAVAGE_SKIP_ST0	./include/drm/savage_drm.h	154;"	d
SAVAGE_SKIP_ST1	./include/drm/savage_drm.h	157;"	d
SAVAGE_SKIP_T0	./include/drm/savage_drm.h	153;"	d
SAVAGE_SKIP_T1	./include/drm/savage_drm.h	156;"	d
SAVAGE_SKIP_W	./include/drm/savage_drm.h	149;"	d
SAVAGE_SKIP_Z	./include/drm/savage_drm.h	148;"	d
SAVAGE_WAIT_2D	./include/drm/savage_drm.h	120;"	d
SAVAGE_WAIT_3D	./include/drm/savage_drm.h	121;"	d
SAVAGE_WAIT_IRQ	./include/drm/savage_drm.h	122;"	d
SERVER_LOCKED	./tests/lock.c	/^	SERVER_LOCKED,$/;"	e	enum:auth_event	file:
SERVER_READY	./tests/auth.c	/^	SERVER_READY,$/;"	e	enum:auth_event	file:
SERVER_READY	./tests/lock.c	/^	SERVER_READY,$/;"	e	enum:auth_event	file:
SET_BYTE	./xf86drm.c	2206;"	d	file:
SET_COUNT	./xf86drm.c	2198;"	d	file:
SET_VALUE	./xf86drm.c	2192;"	d	file:
SHADER_DEBUG_SOCKET	./intel/intel_debug.h	33;"	d
SLCreateEntry	./xf86drmSL.c	/^static SLEntryPtr SLCreateEntry(int max_level, unsigned long key, void *value)$/;"	f	file:
SLEntry	./xf86drmSL.c	/^typedef struct SLEntry {$/;"	s	file:
SLEntry	./xf86drmSL.c	/^} SLEntry, *SLEntryPtr;$/;"	t	typeref:struct:SLEntry	file:
SLEntryPtr	./xf86drmSL.c	/^} SLEntry, *SLEntryPtr;$/;"	t	typeref:struct:SLEntry	file:
SLLocate	./xf86drmSL.c	/^static SLEntryPtr SLLocate(void *l, unsigned long key, SLEntryPtr *update)$/;"	f	file:
SLRandomLevel	./xf86drmSL.c	/^static int SLRandomLevel(void)$/;"	f	file:
SL_ALLOC	./xf86drmSL.c	60;"	d	file:
SL_ALLOC	./xf86drmSL.c	66;"	d	file:
SL_DEBUG	./xf86drmSL.c	56;"	d	file:
SL_ENTRY_MAGIC	./xf86drmSL.c	53;"	d	file:
SL_FREE	./xf86drmSL.c	61;"	d	file:
SL_FREE	./xf86drmSL.c	67;"	d	file:
SL_FREED_MAGIC	./xf86drmSL.c	54;"	d	file:
SL_LIST_MAGIC	./xf86drmSL.c	52;"	d	file:
SL_MAIN	./xf86drmSL.c	44;"	d	file:
SL_MAX_LEVEL	./xf86drmSL.c	55;"	d	file:
SL_RANDOM	./xf86drmSL.c	64;"	d	file:
SL_RANDOM	./xf86drmSL.c	70;"	d	file:
SL_RANDOM_DECL	./xf86drmSL.c	62;"	d	file:
SL_RANDOM_DECL	./xf86drmSL.c	68;"	d	file:
SL_RANDOM_INIT	./xf86drmSL.c	63;"	d	file:
SL_RANDOM_INIT	./xf86drmSL.c	69;"	d	file:
SL_RANDOM_SEED	./xf86drmSL.c	57;"	d	file:
SUBC_BIND	./nouveau/nvc0_pushbuf.h	28;"	d
SkipList	./xf86drmSL.c	/^typedef struct SkipList {$/;"	s	file:
SkipList	./xf86drmSL.c	/^} SkipList, *SkipListPtr;$/;"	t	typeref:struct:SkipList	file:
SkipListPtr	./xf86drmSL.c	/^} SkipList, *SkipListPtr;$/;"	t	typeref:struct:SkipList	file:
SliceBlock	./intel/mm.c	/^static struct mem_block *SliceBlock(struct mem_block *p,$/;"	f	file:
StippleState	./include/drm/i830_drm.h	/^	unsigned int StippleState[I830_STP_SETUP_SIZE];$/;"	m	struct:_drm_i830_sarea
TRACE	./tests/ttmtest/src/xf86dri.c	93;"	d	file:
TexBlendState	./include/drm/i830_drm.h	/^	unsigned int TexBlendState[I830_TEXBLEND_COUNT][I830_TEXBLEND_SIZE];$/;"	m	struct:_drm_i830_sarea
TexBlendState2	./include/drm/i830_drm.h	/^	unsigned int TexBlendState2[I830_TEXBLEND_SIZE];$/;"	m	struct:_drm_i830_sarea
TexBlendState3	./include/drm/i830_drm.h	/^	unsigned int TexBlendState3[I830_TEXBLEND_SIZE];$/;"	m	struct:_drm_i830_sarea
TexBlendStateWordsUsed	./include/drm/i830_drm.h	/^	unsigned int TexBlendStateWordsUsed[I830_TEXBLEND_COUNT];$/;"	m	struct:_drm_i830_sarea
TexBlendStateWordsUsed2	./include/drm/i830_drm.h	/^	unsigned int TexBlendStateWordsUsed2;$/;"	m	struct:_drm_i830_sarea
TexBlendStateWordsUsed3	./include/drm/i830_drm.h	/^	unsigned int TexBlendStateWordsUsed3;$/;"	m	struct:_drm_i830_sarea
TexState	./include/drm/i810_drm.h	/^	unsigned int TexState[2][I810_TEX_SETUP_SIZE];$/;"	m	struct:_drm_i810_sarea
TexState	./include/drm/i830_drm.h	/^	unsigned int TexState[I830_TEXTURE_COUNT][I830_TEX_SETUP_SIZE];$/;"	m	struct:_drm_i830_sarea
TexState2	./include/drm/i830_drm.h	/^	unsigned int TexState2[I830_TEX_SETUP_SIZE];$/;"	m	struct:_drm_i830_sarea
TexState3	./include/drm/i830_drm.h	/^	unsigned int TexState3[I830_TEX_SETUP_SIZE];$/;"	m	struct:_drm_i830_sarea
TinyDRIContext	./tests/ttmtest/src/ttmtest.c	/^} TinyDRIContext;$/;"	t	typeref:struct:__anon90	file:
U642VOID	./xf86drmMode.c	52;"	d	file:
VERTEX_OUT	./intel/intel_decode.c	2334;"	d	file:
VG	./intel/intel_bufmgr_gem.c	69;"	d	file:
VG	./intel/intel_bufmgr_gem.c	71;"	d	file:
VG_CLEAR	./intel/intel_bufmgr_gem.c	74;"	d	file:
VIA_BACK	./include/drm/via_drm.h	107;"	d
VIA_CLEANUP_DMA	./include/drm/via_drm.h	/^		VIA_CLEANUP_DMA = 0x02,$/;"	e	enum:_drm_via_dma_init::__anon67
VIA_CLEANUP_MAP	./include/drm/via_drm.h	/^		VIA_CLEANUP_MAP = 0x02$/;"	e	enum:_drm_via_init::__anon65
VIA_CMDBUF_LAG	./include/drm/via_drm.h	/^		VIA_CMDBUF_LAG = 0x02$/;"	e	enum:_drm_via_cmdbuf_size::__anon68
VIA_CMDBUF_SPACE	./include/drm/via_drm.h	/^		VIA_CMDBUF_SPACE = 0x01,$/;"	e	enum:_drm_via_cmdbuf_size::__anon68
VIA_DEPTH	./include/drm/via_drm.h	108;"	d
VIA_DMA_INITIALIZED	./include/drm/via_drm.h	/^		VIA_DMA_INITIALIZED = 0x03$/;"	e	enum:_drm_via_dma_init::__anon67
VIA_FRONT	./include/drm/via_drm.h	106;"	d
VIA_FUTEX_WAIT	./include/drm/via_drm.h	/^		VIA_FUTEX_WAIT = 0x00,$/;"	e	enum:_drm_via_futex::__anon66
VIA_FUTEX_WAKE	./include/drm/via_drm.h	/^		VIA_FUTEX_WAKE = 0X01$/;"	e	enum:_drm_via_futex::__anon66
VIA_INIT_DMA	./include/drm/via_drm.h	/^		VIA_INIT_DMA = 0x01,$/;"	e	enum:_drm_via_dma_init::__anon67
VIA_INIT_MAP	./include/drm/via_drm.h	/^		VIA_INIT_MAP = 0x01,$/;"	e	enum:_drm_via_init::__anon65
VIA_IRQ_ABSOLUTE	./include/drm/via_drm.h	/^	VIA_IRQ_ABSOLUTE = 0x0,$/;"	e	enum:__anon69
VIA_IRQ_FLAGS_MASK	./include/drm/via_drm.h	224;"	d
VIA_IRQ_FORCE_SEQUENCE	./include/drm/via_drm.h	/^	VIA_IRQ_FORCE_SEQUENCE = 0x20000000$/;"	e	enum:__anon69
VIA_IRQ_RELATIVE	./include/drm/via_drm.h	/^	VIA_IRQ_RELATIVE = 0x1,$/;"	e	enum:__anon69
VIA_IRQ_SIGNAL	./include/drm/via_drm.h	/^	VIA_IRQ_SIGNAL = 0x10000000,$/;"	e	enum:__anon69
VIA_LOG_MIN_TEX_REGION_SIZE	./include/drm/via_drm.h	51;"	d
VIA_MAX_CACHELINE_SIZE	./include/drm/via_drm.h	41;"	d
VIA_MEM_AGP	./include/drm/via_drm.h	111;"	d
VIA_MEM_MIXED	./include/drm/via_drm.h	113;"	d
VIA_MEM_SYSTEM	./include/drm/via_drm.h	112;"	d
VIA_MEM_UNKNOWN	./include/drm/via_drm.h	114;"	d
VIA_MEM_VIDEO	./include/drm/via_drm.h	110;"	d
VIA_NR_SAREA_CLIPRECTS	./include/drm/via_drm.h	38;"	d
VIA_NR_TEX_REGIONS	./include/drm/via_drm.h	50;"	d
VIA_NR_XVMC_LOCKS	./include/drm/via_drm.h	40;"	d
VIA_NR_XVMC_PORTS	./include/drm/via_drm.h	39;"	d
VIA_STENCIL	./include/drm/via_drm.h	109;"	d
VIA_TEX_SETUP_SIZE	./include/drm/via_drm.h	102;"	d
VIA_UPLOAD_ALL	./include/drm/via_drm.h	61;"	d
VIA_UPLOAD_BUFFERS	./include/drm/via_drm.h	57;"	d
VIA_UPLOAD_CLIPRECTS	./include/drm/via_drm.h	60;"	d
VIA_UPLOAD_CTX	./include/drm/via_drm.h	56;"	d
VIA_UPLOAD_TEX0	./include/drm/via_drm.h	58;"	d
VIA_UPLOAD_TEX0IMAGE	./include/drm/via_drm.h	54;"	d
VIA_UPLOAD_TEX1	./include/drm/via_drm.h	59;"	d
VIA_UPLOAD_TEX1IMAGE	./include/drm/via_drm.h	55;"	d
VOID2U64	./xf86drmMode.c	53;"	d	file:
WAIT_RING	./nouveau/nouveau_pushbuf.h	/^WAIT_RING(struct nouveau_channel *chan, unsigned size)$/;"	f
XEXT_GENERATE_CLOSE_DISPLAY	./tests/ttmtest/src/xf86dri.c	/^    static XEXT_GENERATE_CLOSE_DISPLAY(close_display, xf86dri_info)$/;"	f	file:
XF86DRIClientNotLocal	./tests/ttmtest/src/xf86dri.h	62;"	d
XF86DRINAME	./tests/ttmtest/src/xf86dristr.h	43;"	d
XF86DRINumberErrors	./tests/ttmtest/src/xf86dri.h	64;"	d
XF86DRINumberEvents	./tests/ttmtest/src/xf86dri.h	60;"	d
XF86DRIOperationNotSupported	./tests/ttmtest/src/xf86dri.h	63;"	d
XF86DRI_MAJOR_VERSION	./tests/ttmtest/src/xf86dristr.h	54;"	d
XF86DRI_MINOR_VERSION	./tests/ttmtest/src/xf86dristr.h	55;"	d
XF86DRI_PATCH_VERSION	./tests/ttmtest/src/xf86dristr.h	56;"	d
XVMCLOCKPTR	./include/drm/via_drm.h	42;"	d
X_XF86DRIAuthConnection	./tests/ttmtest/src/xf86dri.h	56;"	d
X_XF86DRICloseConnection	./tests/ttmtest/src/xf86dri.h	48;"	d
X_XF86DRICloseFullScreen	./tests/ttmtest/src/xf86dri.h	58;"	d
X_XF86DRICreateContext	./tests/ttmtest/src/xf86dri.h	50;"	d
X_XF86DRICreateDrawable	./tests/ttmtest/src/xf86dri.h	52;"	d
X_XF86DRIDestroyContext	./tests/ttmtest/src/xf86dri.h	51;"	d
X_XF86DRIDestroyDrawable	./tests/ttmtest/src/xf86dri.h	53;"	d
X_XF86DRIGetClientDriverName	./tests/ttmtest/src/xf86dri.h	49;"	d
X_XF86DRIGetDeviceInfo	./tests/ttmtest/src/xf86dri.h	55;"	d
X_XF86DRIGetDrawableInfo	./tests/ttmtest/src/xf86dri.h	54;"	d
X_XF86DRIOpenConnection	./tests/ttmtest/src/xf86dri.h	47;"	d
X_XF86DRIOpenFullScreen	./tests/ttmtest/src/xf86dri.h	57;"	d
X_XF86DRIQueryDirectRenderingCapable	./tests/ttmtest/src/xf86dri.h	46;"	d
X_XF86DRIQueryVersion	./tests/ttmtest/src/xf86dri.h	45;"	d
XvMCCtxNoGrabbed	./include/drm/via_drm.h	/^	unsigned int XvMCCtxNoGrabbed;	\/* Last context to hold decoder *\/$/;"	m	struct:_drm_via_sarea
XvMCDisplaying	./include/drm/via_drm.h	/^	unsigned int XvMCDisplaying[VIA_NR_XVMC_PORTS];$/;"	m	struct:_drm_via_sarea
XvMCLockArea	./include/drm/via_drm.h	/^	char XvMCLockArea[VIA_MAX_CACHELINE_SIZE * (VIA_NR_XVMC_LOCKS + 1)];$/;"	m	struct:_drm_via_sarea
XvMCSubPicOn	./include/drm/via_drm.h	/^	unsigned int XvMCSubPicOn[VIA_NR_XVMC_PORTS];$/;"	m	struct:_drm_via_sarea
_DRM_AGP	./include/drm/drm.h	/^	_DRM_AGP = 3,		  \/**< AGP\/GART *\/$/;"	e	enum:drm_map_type
_DRM_AGP_BUFFER	./include/drm/drm.h	/^		_DRM_AGP_BUFFER = 0x02,	\/**< Buffer is in AGP space *\/$/;"	e	enum:drm_buf_desc::__anon73
_DRM_CONSISTENT	./include/drm/drm.h	/^	_DRM_CONSISTENT = 5,	  \/**< Consistent memory for PCI DMA *\/$/;"	e	enum:drm_map_type
_DRM_CONTAINS_LOCK	./include/drm/drm.h	/^	_DRM_CONTAINS_LOCK = 0x20,   \/**< SHM page that contains lock *\/$/;"	e	enum:drm_map_flags
_DRM_CONTEXT_2DONLY	./include/drm/drm.h	/^	_DRM_CONTEXT_2DONLY = 0x02$/;"	e	enum:drm_ctx_flags
_DRM_CONTEXT_PRESERVED	./include/drm/drm.h	/^	_DRM_CONTEXT_PRESERVED = 0x01,$/;"	e	enum:drm_ctx_flags
_DRM_DMA_BLOCK	./include/drm/drm.h	/^	_DRM_DMA_BLOCK = 0x01,	      \/**<$/;"	e	enum:drm_dma_flags
_DRM_DMA_LARGER_OK	./include/drm/drm.h	/^	_DRM_DMA_LARGER_OK = 0x40     \/**< Larger-than-requested buffers OK *\/$/;"	e	enum:drm_dma_flags
_DRM_DMA_PRIORITY	./include/drm/drm.h	/^	_DRM_DMA_PRIORITY = 0x04,     \/**< High priority dispatch *\/$/;"	e	enum:drm_dma_flags
_DRM_DMA_SMALLER_OK	./include/drm/drm.h	/^	_DRM_DMA_SMALLER_OK = 0x20,   \/**< Smaller-than-requested buffers OK *\/$/;"	e	enum:drm_dma_flags
_DRM_DMA_WAIT	./include/drm/drm.h	/^	_DRM_DMA_WAIT = 0x10,	      \/**< Wait for free buffers *\/$/;"	e	enum:drm_dma_flags
_DRM_DMA_WHILE_LOCKED	./include/drm/drm.h	/^	_DRM_DMA_WHILE_LOCKED = 0x02, \/**< Dispatch while lock held *\/$/;"	e	enum:drm_dma_flags
_DRM_DRIVER	./include/drm/drm.h	/^	_DRM_DRIVER = 0x80	     \/**< Managed by driver *\/$/;"	e	enum:drm_map_flags
_DRM_FB_BUFFER	./include/drm/drm.h	/^		_DRM_FB_BUFFER = 0x08,	\/**< Buffer is in frame buffer *\/$/;"	e	enum:drm_buf_desc::__anon73
_DRM_FRAME_BUFFER	./include/drm/drm.h	/^	_DRM_FRAME_BUFFER = 0,	  \/**< WC (no caching), no core dump *\/$/;"	e	enum:drm_map_type
_DRM_GEM	./include/drm/drm.h	/^	_DRM_GEM = 6,		  \/**< GEM object *\/$/;"	e	enum:drm_map_type
_DRM_HALT_ALL_QUEUES	./include/drm/drm.h	/^	_DRM_HALT_ALL_QUEUES = 0x10, \/**< Halt all current and future queues *\/$/;"	e	enum:drm_lock_flags
_DRM_HALT_CUR_QUEUES	./include/drm/drm.h	/^	_DRM_HALT_CUR_QUEUES = 0x20  \/**< Halt all current queues *\/$/;"	e	enum:drm_lock_flags
_DRM_H_	./include/drm/drm.h	37;"	d
_DRM_KERNEL	./include/drm/drm.h	/^	_DRM_KERNEL = 0x08,	     \/**< kernel requires access *\/$/;"	e	enum:drm_map_flags
_DRM_LOCKED	./include/drm/drm.h	/^	_DRM_LOCKED = 0x04,	     \/**< shared, cached, locked *\/$/;"	e	enum:drm_map_flags
_DRM_LOCKING_CONTEXT	./include/drm/drm.h	70;"	d
_DRM_LOCK_CONT	./include/drm/drm.h	67;"	d
_DRM_LOCK_FLUSH	./include/drm/drm.h	/^	_DRM_LOCK_FLUSH = 0x04,	     \/**< Flush this context's DMA queue first *\/$/;"	e	enum:drm_lock_flags
_DRM_LOCK_FLUSH_ALL	./include/drm/drm.h	/^	_DRM_LOCK_FLUSH_ALL = 0x08,  \/**< Flush all DMA queues first *\/$/;"	e	enum:drm_lock_flags
_DRM_LOCK_HELD	./include/drm/drm.h	66;"	d
_DRM_LOCK_IS_CONT	./include/drm/drm.h	69;"	d
_DRM_LOCK_IS_HELD	./include/drm/drm.h	68;"	d
_DRM_LOCK_QUIESCENT	./include/drm/drm.h	/^	_DRM_LOCK_QUIESCENT = 0x02,  \/**< Wait until hardware quiescent *\/$/;"	e	enum:drm_lock_flags
_DRM_LOCK_READY	./include/drm/drm.h	/^	_DRM_LOCK_READY = 0x01,	     \/**< Wait until hardware is ready for DMA *\/$/;"	e	enum:drm_lock_flags
_DRM_MODE_H	./include/drm/drm_mode.h	28;"	d
_DRM_PAGE_ALIGN	./include/drm/drm.h	/^		_DRM_PAGE_ALIGN = 0x01,	\/**< Align on page boundaries for DMA *\/$/;"	e	enum:drm_buf_desc::__anon73
_DRM_PCI_BUFFER_RO	./include/drm/drm.h	/^		_DRM_PCI_BUFFER_RO = 0x10 \/**< Map PCI DMA buffer read-only *\/$/;"	e	enum:drm_buf_desc::__anon73
_DRM_POST_MODESET	./include/drm/drm.h	505;"	d
_DRM_PRE_MODESET	./include/drm/drm.h	504;"	d
_DRM_READ_ONLY	./include/drm/drm.h	/^	_DRM_READ_ONLY = 0x02,$/;"	e	enum:drm_map_flags
_DRM_REGISTERS	./include/drm/drm.h	/^	_DRM_REGISTERS = 1,	  \/**< no caching, no core dump *\/$/;"	e	enum:drm_map_type
_DRM_REMOVABLE	./include/drm/drm.h	/^	_DRM_REMOVABLE = 0x40,	     \/**< Removable mapping *\/$/;"	e	enum:drm_map_flags
_DRM_RESTRICTED	./include/drm/drm.h	/^	_DRM_RESTRICTED = 0x01,	     \/**< Cannot be mapped to user-virtual *\/$/;"	e	enum:drm_map_flags
_DRM_SAREA_H_	./include/drm/drm_sarea.h	33;"	d
_DRM_SCATTER_GATHER	./include/drm/drm.h	/^	_DRM_SCATTER_GATHER = 4,  \/**< Scatter\/gather memory for PCI DMA *\/$/;"	e	enum:drm_map_type
_DRM_SG_BUFFER	./include/drm/drm.h	/^		_DRM_SG_BUFFER = 0x04,	\/**< Scatter\/gather memory buffer *\/$/;"	e	enum:drm_buf_desc::__anon73
_DRM_SHM	./include/drm/drm.h	/^	_DRM_SHM = 2,		  \/**< shared, cached *\/$/;"	e	enum:drm_map_type
_DRM_STAT_BYTE	./include/drm/drm.h	/^	_DRM_STAT_BYTE,		\/**< Generic byte counter (1024bytes\/K) *\/$/;"	e	enum:drm_stat_type
_DRM_STAT_CLOSES	./include/drm/drm.h	/^	_DRM_STAT_CLOSES,$/;"	e	enum:drm_stat_type
_DRM_STAT_COUNT	./include/drm/drm.h	/^	_DRM_STAT_COUNT,	\/**< Generic non-byte counter (1000\/k) *\/$/;"	e	enum:drm_stat_type
_DRM_STAT_DMA	./include/drm/drm.h	/^	_DRM_STAT_DMA,		\/**< DMA *\/$/;"	e	enum:drm_stat_type
_DRM_STAT_IOCTLS	./include/drm/drm.h	/^	_DRM_STAT_IOCTLS,$/;"	e	enum:drm_stat_type
_DRM_STAT_IRQ	./include/drm/drm.h	/^	_DRM_STAT_IRQ,		\/**< IRQ *\/$/;"	e	enum:drm_stat_type
_DRM_STAT_LOCK	./include/drm/drm.h	/^	_DRM_STAT_LOCK,$/;"	e	enum:drm_stat_type
_DRM_STAT_LOCKS	./include/drm/drm.h	/^	_DRM_STAT_LOCKS,$/;"	e	enum:drm_stat_type
_DRM_STAT_MISSED	./include/drm/drm.h	/^	_DRM_STAT_MISSED	\/**< Missed DMA opportunity *\/$/;"	e	enum:drm_stat_type
_DRM_STAT_OPENS	./include/drm/drm.h	/^	_DRM_STAT_OPENS,$/;"	e	enum:drm_stat_type
_DRM_STAT_PRIMARY	./include/drm/drm.h	/^	_DRM_STAT_PRIMARY,	\/**< Primary DMA bytes *\/$/;"	e	enum:drm_stat_type
_DRM_STAT_SECONDARY	./include/drm/drm.h	/^	_DRM_STAT_SECONDARY,	\/**< Secondary DMA bytes *\/$/;"	e	enum:drm_stat_type
_DRM_STAT_SPECIAL	./include/drm/drm.h	/^	_DRM_STAT_SPECIAL,	\/**< Special DMA (e.g., priority or polled) *\/$/;"	e	enum:drm_stat_type
_DRM_STAT_UNLOCKS	./include/drm/drm.h	/^	_DRM_STAT_UNLOCKS,$/;"	e	enum:drm_stat_type
_DRM_STAT_VALUE	./include/drm/drm.h	/^	_DRM_STAT_VALUE,	\/**< Generic value *\/$/;"	e	enum:drm_stat_type
_DRM_VBLANK_ABSOLUTE	./include/drm/drm.h	/^	_DRM_VBLANK_ABSOLUTE = 0x0,	\/**< Wait for specific vblank sequence number *\/$/;"	e	enum:drm_vblank_seq_type
_DRM_VBLANK_EVENT	./include/drm/drm.h	/^	_DRM_VBLANK_EVENT = 0x4000000,   \/**< Send event instead of blocking *\/$/;"	e	enum:drm_vblank_seq_type
_DRM_VBLANK_FLAGS_MASK	./include/drm/drm.h	478;"	d
_DRM_VBLANK_FLIP	./include/drm/drm.h	/^	_DRM_VBLANK_FLIP = 0x8000000,   \/**< Scheduled buffer swap should flip *\/$/;"	e	enum:drm_vblank_seq_type
_DRM_VBLANK_NEXTONMISS	./include/drm/drm.h	/^	_DRM_VBLANK_NEXTONMISS = 0x10000000,	\/**< If missed, wait for next vblank *\/$/;"	e	enum:drm_vblank_seq_type
_DRM_VBLANK_RELATIVE	./include/drm/drm.h	/^	_DRM_VBLANK_RELATIVE = 0x1,	\/**< Wait for given number of vblanks *\/$/;"	e	enum:drm_vblank_seq_type
_DRM_VBLANK_SECONDARY	./include/drm/drm.h	/^	_DRM_VBLANK_SECONDARY = 0x20000000,	\/**< Secondary display controller *\/$/;"	e	enum:drm_vblank_seq_type
_DRM_VBLANK_SIGNAL	./include/drm/drm.h	/^	_DRM_VBLANK_SIGNAL = 0x40000000	\/**< Send signal instead of blocking, unsupported *\/$/;"	e	enum:drm_vblank_seq_type
_DRM_VBLANK_TYPES_MASK	./include/drm/drm.h	477;"	d
_DRM_WRITE_COMBINING	./include/drm/drm.h	/^	_DRM_WRITE_COMBINING = 0x10, \/**< use write-combining if available *\/$/;"	e	enum:drm_map_flags
_FILE_OFFSET_BITS	./libkms/dumb.c	30;"	d	file:
_FILE_OFFSET_BITS	./libkms/intel.c	30;"	d	file:
_FILE_OFFSET_BITS	./libkms/nouveau.c	30;"	d	file:
_FILE_OFFSET_BITS	./libkms/radeon.c	30;"	d	file:
_FILE_OFFSET_BITS	./libkms/vmwgfx.c	30;"	d	file:
_FILE_OFFSET_BITS	./tests/radeon/rbo.c	26;"	d	file:
_I810_DEFINES_	./include/drm/i810_drm.h	9;"	d
_I810_DRM_H_	./include/drm/i810_drm.h	2;"	d
_I830_DEFINES_	./include/drm/i830_drm.h	12;"	d
_I830_DRM_H_	./include/drm/i830_drm.h	2;"	d
_I915_DRM_H_	./include/drm/i915_drm.h	28;"	d
_INTEL_AUB_H	./intel/intel_aub.h	41;"	d
_INTEL_CHIPSET_H	./intel/intel_chipset.h	29;"	d
_LIBKMS_H_	./libkms/libkms.h	30;"	d
_RADEON_CS_INT_H_	./radeon/radeon_cs_int.h	3;"	d
_U_DOUBLE_LIST_H_	./tests/radeon/list.h	37;"	d
_VIA_DEFINES_	./include/drm/via_drm.h	34;"	d
_VIA_DRM_H_	./include/drm/via_drm.h	25;"	d
_XF86DRIAuthConnection	./tests/ttmtest/src/xf86dristr.h	/^typedef struct _XF86DRIAuthConnection$/;"	s
_XF86DRICloseConnection	./tests/ttmtest/src/xf86dristr.h	/^typedef struct _XF86DRICloseConnection$/;"	s
_XF86DRICloseFullScreen	./tests/ttmtest/src/xf86dristr.h	/^typedef struct _XF86DRICloseFullScreen$/;"	s
_XF86DRICreateContext	./tests/ttmtest/src/xf86dristr.h	/^typedef struct _XF86DRICreateContext$/;"	s
_XF86DRICreateDrawable	./tests/ttmtest/src/xf86dristr.h	/^typedef struct _XF86DRICreateDrawable$/;"	s
_XF86DRIDestroyContext	./tests/ttmtest/src/xf86dristr.h	/^typedef struct _XF86DRIDestroyContext$/;"	s
_XF86DRIDestroyDrawable	./tests/ttmtest/src/xf86dristr.h	/^typedef struct _XF86DRIDestroyDrawable$/;"	s
_XF86DRIGetClientDriverName	./tests/ttmtest/src/xf86dristr.h	/^typedef struct _XF86DRIGetClientDriverName$/;"	s
_XF86DRIGetDeviceInfo	./tests/ttmtest/src/xf86dristr.h	/^typedef struct _XF86DRIGetDeviceInfo$/;"	s
_XF86DRIGetDrawableInfo	./tests/ttmtest/src/xf86dristr.h	/^typedef struct _XF86DRIGetDrawableInfo$/;"	s
_XF86DRIOpenConnection	./tests/ttmtest/src/xf86dristr.h	/^typedef struct _XF86DRIOpenConnection$/;"	s
_XF86DRIOpenFullScreen	./tests/ttmtest/src/xf86dristr.h	/^typedef struct _XF86DRIOpenFullScreen$/;"	s
_XF86DRIQueryDirectRenderingCapable	./tests/ttmtest/src/xf86dristr.h	/^typedef struct _XF86DRIQueryDirectRenderingCapable$/;"	s
_XF86DRIQueryVersion	./tests/ttmtest/src/xf86dristr.h	/^typedef struct _XF86DRIQueryVersion$/;"	s
_XF86DRISTR_H_	./tests/ttmtest/src/xf86dristr.h	39;"	d
_XF86DRI_H_	./tests/ttmtest/src/xf86dri.h	40;"	d
_XF86DRMMODE_H_	./xf86drmMode.h	37;"	d
_XF86DRM_H_	./xf86drm.h	35;"	d
_XF86MM_H_	./xf86mm.h	30;"	d
__FUNCTION__	./intel/intel_bufmgr_fake.c	56;"	d	file:
__FUNCTION__	./tests/drmstat.c	51;"	d	file:
__I830_TEXREG_MCS	./include/drm/i830_drm.h	143;"	d
__I830_TEX_SETUP_SIZE	./include/drm/i830_drm.h	144;"	d
__I915_MADV_PURGED	./include/drm/i915_drm.h	766;"	d
__MACH64_DRM_H__	./include/drm/mach64_drm.h	35;"	d
__MACH64_SAREA_DEFINES__	./include/drm/mach64_drm.h	41;"	d
__MGA_DRM_H__	./include/drm/mga_drm.h	36;"	d
__MGA_SAREA_DEFINES__	./include/drm/mga_drm.h	45;"	d
__NOUVEAU_BO_H__	./nouveau/nouveau_bo.h	24;"	d
__NOUVEAU_CHANNEL_H__	./nouveau/nouveau_channel.h	24;"	d
__NOUVEAU_DEVICE_H__	./nouveau/nouveau_device.h	24;"	d
__NOUVEAU_DRMIF_H__	./nouveau/nouveau_drmif.h	24;"	d
__NOUVEAU_DRM_H__	./include/drm/nouveau_drm.h	26;"	d
__NOUVEAU_GROBJ_H__	./nouveau/nouveau_grobj.h	24;"	d
__NOUVEAU_NOTIFIER_H__	./nouveau/nouveau_notifier.h	24;"	d
__NOUVEAU_PRIVATE_H__	./nouveau/nouveau_private.h	24;"	d
__NOUVEAU_PUSHBUF_H__	./nouveau/nouveau_pushbuf.h	24;"	d
__NOUVEAU_RELOC_H__	./nouveau/nouveau_reloc.h	24;"	d
__NOUVEAU_RESOURCE_H__	./nouveau/nouveau_resource.h	24;"	d
__NV04_PUSHBUF_H__	./nouveau/nv04_pushbuf.h	24;"	d
__NVC0_PUSHBUF_H__	./nouveau/nvc0_pushbuf.h	24;"	d
__OMAP_DRM_H__	./omap/omap_drm.h	30;"	d
__R128_DRM_H__	./include/drm/r128_drm.h	34;"	d
__R128_SAREA_DEFINES__	./include/drm/r128_drm.h	40;"	d
__RADEON_DRM_H__	./include/drm/radeon_drm.h	34;"	d
__RADEON_SAREA_DEFINES__	./include/drm/radeon_drm.h	42;"	d
__SAVAGE_DRM_H__	./include/drm/savage_drm.h	27;"	d
__SAVAGE_SAREA_DEFINES__	./include/drm/savage_drm.h	30;"	d
__SIS_DRM_H__	./include/drm/sis_drm.h	28;"	d
__VMWGFX_DRM_H__	./include/drm/vmwgfx_drm.h	29;"	d
__drm_dummy_lock	./xf86drm.h	338;"	d
__pad	./omap/omap_drm.h	/^	uint32_t __pad;$/;"	m	struct:drm_omap_gem_cpu_fini
__pad	./omap/omap_drm.h	/^	uint32_t __pad;$/;"	m	struct:drm_omap_gem_info
__pad	./omap/omap_drm.h	/^	uint32_t __pad;$/;"	m	struct:drm_omap_gem_new
__pad	./omap/omap_drm.h	/^	uint32_t __pad;$/;"	m	struct:drm_omap_get_base
__round_mask	./omap/omap_drm.c	43;"	d	file:
__s16	./include/drm/drm.h	/^typedef int16_t  __s16;$/;"	t
__s32	./include/drm/drm.h	/^typedef int32_t  __s32;$/;"	t
__s64	./include/drm/drm.h	/^typedef int64_t  __s64;$/;"	t
__s8	./include/drm/drm.h	/^typedef int8_t   __s8;$/;"	t
__u16	./include/drm/drm.h	/^typedef uint16_t __u16;$/;"	t
__u32	./include/drm/drm.h	/^typedef uint32_t __u32;$/;"	t
__u64	./include/drm/drm.h	/^typedef uint64_t __u64;$/;"	t
__u8	./include/drm/drm.h	/^typedef uint8_t  __u8;$/;"	t
_bufmgr_fake	./intel/intel_bufmgr_fake.c	/^typedef struct _bufmgr_fake {$/;"	s	file:
_drmBO	./xf86mm.h	/^typedef struct _drmBO$/;"	s
_drmBuf	./xf86drm.h	/^typedef struct _drmBuf {$/;"	s
_drmBufDesc	./xf86drm.h	/^typedef struct _drmBufDesc {$/;"	s
_drmBufInfo	./xf86drm.h	/^typedef struct _drmBufInfo {$/;"	s
_drmBufMap	./xf86drm.h	/^typedef struct _drmBufMap {$/;"	s
_drmDMAReq	./xf86drm.h	/^typedef struct _drmDMAReq {$/;"	s
_drmEventContext	./xf86drm.h	/^typedef struct _drmEventContext {$/;"	s
_drmFence	./xf86mm.h	/^typedef struct _drmFence$/;"	s
_drmLock	./xf86drm.h	/^typedef struct _drmLock {$/;"	s
_drmMMListHead	./libdrm_lists.h	/^typedef struct _drmMMListHead$/;"	s
_drmMMListHead	./xf86mm.h	/^typedef struct _drmMMListHead$/;"	s
_drmModeConnector	./xf86drmMode.h	/^typedef struct _drmModeConnector {$/;"	s
_drmModeCrtc	./xf86drmMode.h	/^typedef struct _drmModeCrtc {$/;"	s
_drmModeEncoder	./xf86drmMode.h	/^typedef struct _drmModeEncoder {$/;"	s
_drmModeFB	./xf86drmMode.h	/^typedef struct _drmModeFB {$/;"	s
_drmModeModeInfo	./xf86drmMode.h	/^typedef struct _drmModeModeInfo {$/;"	s
_drmModePlane	./xf86drmMode.h	/^typedef struct _drmModePlane {$/;"	s
_drmModePlaneRes	./xf86drmMode.h	/^typedef struct _drmModePlaneRes {$/;"	s
_drmModeProperty	./xf86drmMode.h	/^typedef struct _drmModeProperty {$/;"	s
_drmModePropertyBlob	./xf86drmMode.h	/^typedef struct _drmModePropertyBlob {$/;"	s
_drmModeRes	./xf86drmMode.h	/^typedef struct _drmModeRes {$/;"	s
_drmRegion	./xf86drm.h	/^typedef struct _drmRegion {$/;"	s
_drmServerInfo	./xf86drm.h	/^typedef struct _drmServerInfo {$/;"	s
_drmSetVersion	./xf86drm.h	/^typedef struct _drmSetVersion {$/;"	s
_drmStats	./xf86drm.h	/^typedef struct _drmStats {$/;"	s
_drmTextureRegion	./xf86drm.h	/^typedef struct _drmTextureRegion {$/;"	s
_drmVBlank	./xf86drm.h	/^typedef union _drmVBlank {$/;"	u
_drmVBlankReply	./xf86drm.h	/^typedef struct _drmVBlankReply {$/;"	s
_drmVBlankReq	./xf86drm.h	/^typedef struct _drmVBlankReq {$/;"	s
_drmVersion	./xf86drm.h	/^typedef struct _drmVersion {$/;"	s
_drm_i810_clear	./include/drm/i810_drm.h	/^typedef struct _drm_i810_clear {$/;"	s
_drm_i810_copy_t	./include/drm/i810_drm.h	/^typedef struct _drm_i810_copy_t {$/;"	s
_drm_i810_init	./include/drm/i810_drm.h	/^typedef struct _drm_i810_init {$/;"	s
_drm_i810_init_func	./include/drm/i810_drm.h	/^typedef enum _drm_i810_init_func {$/;"	g
_drm_i810_mc	./include/drm/i810_drm.h	/^typedef struct _drm_i810_mc {$/;"	s
_drm_i810_overlay_t	./include/drm/i810_drm.h	/^typedef struct _drm_i810_overlay_t {$/;"	s
_drm_i810_pre12_init	./include/drm/i810_drm.h	/^typedef struct _drm_i810_pre12_init {$/;"	s
_drm_i810_sarea	./include/drm/i810_drm.h	/^typedef struct _drm_i810_sarea {$/;"	s
_drm_i810_tex_region	./include/drm/i810_drm.h	/^typedef struct _drm_i810_tex_region {$/;"	s
_drm_i810_vertex	./include/drm/i810_drm.h	/^typedef struct _drm_i810_vertex {$/;"	s
_drm_i830_clear	./include/drm/i830_drm.h	/^typedef struct _drm_i830_clear {$/;"	s
_drm_i830_copy_t	./include/drm/i830_drm.h	/^typedef struct _drm_i830_copy_t {$/;"	s
_drm_i830_init	./include/drm/i830_drm.h	/^typedef struct _drm_i830_init {$/;"	s
_drm_i830_sarea	./include/drm/i830_drm.h	/^typedef struct _drm_i830_sarea {$/;"	s
_drm_i830_tex_region	./include/drm/i830_drm.h	/^typedef struct _drm_i830_tex_region {$/;"	s
_drm_i830_vertex	./include/drm/i830_drm.h	/^typedef struct _drm_i830_vertex {$/;"	s
_drm_i915_cmdbuffer	./include/drm/i915_drm.h	/^typedef struct _drm_i915_cmdbuffer {$/;"	s
_drm_i915_init	./include/drm/i915_drm.h	/^typedef struct _drm_i915_init {$/;"	s
_drm_i915_sarea	./include/drm/i915_drm.h	/^typedef struct _drm_i915_sarea {$/;"	s
_drm_intel_bo	./intel/intel_bufmgr.h	/^struct _drm_intel_bo {$/;"	s
_drm_intel_bo_fake	./intel/intel_bufmgr_fake.c	/^typedef struct _drm_intel_bo_fake {$/;"	s	file:
_drm_intel_bo_gem	./intel/intel_bufmgr_gem.c	/^struct _drm_intel_bo_gem {$/;"	s	file:
_drm_intel_bufmgr	./intel/intel_bufmgr_priv.h	/^struct _drm_intel_bufmgr {$/;"	s
_drm_intel_bufmgr_gem	./intel/intel_bufmgr_gem.c	/^typedef struct _drm_intel_bufmgr_gem {$/;"	s	file:
_drm_intel_gem_bo_references	./intel/intel_bufmgr_gem.c	/^_drm_intel_gem_bo_references(drm_intel_bo *bo, drm_intel_bo *target_bo)$/;"	f	file:
_drm_intel_reloc_target_info	./intel/intel_bufmgr_gem.c	/^typedef struct _drm_intel_reloc_target_info {$/;"	s	file:
_drm_mach64_dma_mode_t	./include/drm/mach64_drm.h	/^typedef enum _drm_mach64_dma_mode_t {$/;"	g
_drm_mga_blit	./include/drm/mga_drm.h	/^typedef struct _drm_mga_blit {$/;"	s
_drm_mga_sarea	./include/drm/mga_drm.h	/^typedef struct _drm_mga_sarea {$/;"	s
_drm_mga_warp_index	./include/drm/mga_drm.h	/^typedef struct _drm_mga_warp_index {$/;"	s
_drm_savage_sarea	./include/drm/savage_drm.h	/^typedef struct _drm_savage_sarea {$/;"	s
_drm_via_cmdbuf_size	./include/drm/via_drm.h	/^typedef struct _drm_via_cmdbuf_size {$/;"	s
_drm_via_cmdbuffer	./include/drm/via_drm.h	/^typedef struct _drm_via_cmdbuffer {$/;"	s
_drm_via_dma_init	./include/drm/via_drm.h	/^typedef struct _drm_via_dma_init {$/;"	s
_drm_via_futex	./include/drm/via_drm.h	/^typedef struct _drm_via_futex {$/;"	s
_drm_via_init	./include/drm/via_drm.h	/^typedef struct _drm_via_init {$/;"	s
_drm_via_sarea	./include/drm/via_drm.h	/^typedef struct _drm_via_sarea {$/;"	s
_drm_via_tex_region	./include/drm/via_drm.h	/^typedef struct _drm_via_tex_region {$/;"	s
_fence_emit_internal	./intel/intel_bufmgr_fake.c	/^_fence_emit_internal(drm_intel_bufmgr_fake *bufmgr_fake)$/;"	f	file:
_fence_test	./intel/intel_bufmgr_fake.c	/^_fence_test(drm_intel_bufmgr_fake *bufmgr_fake, unsigned fence)$/;"	f	file:
_fence_wait_internal	./intel/intel_bufmgr_fake.c	/^_fence_wait_internal(drm_intel_bufmgr_fake *bufmgr_fake, int seq)$/;"	f	file:
_xf86dri_info_data	./tests/ttmtest/src/xf86dri.c	/^static XExtensionInfo _xf86dri_info_data;$/;"	v	file:
a	./xf86drmRandom.c	/^    unsigned long a;$/;"	m	struct:RandomState	file:
add_bucket	./intel/intel_bufmgr_gem.c	/^add_bucket(drm_intel_bufmgr_gem *bufmgr_gem, int size)$/;"	f	file:
add_drawable	./tests/updatedraw.c	/^static int add_drawable(int fd)$/;"	f	file:
addr	./include/drm/i915_drm.h	/^	__u64 addr;$/;"	m	struct:drm_i915_hws_addr
addr_hi	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, addr_lo, addr_hi, count;$/;"	m	struct:__anon31::__anon36
addr_lo	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, addr_lo, addr_hi, count;$/;"	m	struct:__anon31::__anon36
addr_ptr	./include/drm/i915_drm.h	/^	__u64 addr_ptr;$/;"	m	struct:drm_i915_gem_mmap
addr_ptr	./include/drm/radeon_drm.h	/^	uint64_t	addr_ptr;$/;"	m	struct:drm_radeon_gem_mmap
address	./include/drm/drm.h	/^	void *address;	       \/**< Address of buffer *\/$/;"	m	struct:drm_buf_pub
address	./include/drm/i810_drm.h	/^	void *address;		\/* Address to copy from *\/$/;"	m	struct:_drm_i810_copy_t
address	./include/drm/i830_drm.h	/^	void *address;	\/* Address to copy from *\/$/;"	m	struct:_drm_i830_copy_t
address	./include/drm/radeon_drm.h	/^	unsigned int address;$/;"	m	struct:drm_radeon_surface_alloc
address	./include/drm/radeon_drm.h	/^	unsigned int address;$/;"	m	struct:drm_radeon_surface_free
address	./xf86drm.h	/^    drmAddress       address;	  \/**< Address *\/$/;"	m	struct:_drmBuf
adrhi	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, count, adrlo, adrhi;$/;"	m	struct:__anon39::__anon42
adrhi_flags	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, count, adrlo, adrhi_flags;$/;"	m	struct:__anon39::__anon48
adrlo	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, count, adrlo, adrhi;$/;"	m	struct:__anon39::__anon42
adrlo	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, count, adrlo, adrhi_flags;$/;"	m	struct:__anon39::__anon48
age	./include/drm/drm.h	/^	unsigned int age;$/;"	m	struct:drm_tex_region
age	./include/drm/i810_drm.h	/^	int age;		\/* tracked by clients to update local LRU's *\/$/;"	m	struct:_drm_i810_tex_region
age	./include/drm/i830_drm.h	/^	int age;		\/* tracked by clients to update local LRU's *\/$/;"	m	struct:_drm_i830_tex_region
age	./include/drm/via_drm.h	/^	int age;		\/* tracked by clients to update local LRU's *\/$/;"	m	struct:_drm_via_tex_region
age	./xf86drm.h	/^    unsigned int  age;$/;"	m	struct:_drmTextureRegion
agpAddr	./include/drm/via_drm.h	/^	unsigned long agpAddr;$/;"	m	struct:_drm_via_init
agp_mode	./include/drm/mga_drm.h	/^	__u32 agp_mode;$/;"	m	struct:drm_mga_dma_bootstrap
agp_size	./include/drm/mga_drm.h	/^	__u8 agp_size;$/;"	m	struct:drm_mga_dma_bootstrap
agp_start	./include/drm/drm.h	/^	unsigned long agp_start; \/**<$/;"	m	struct:drm_buf_desc
agp_textures_offset	./include/drm/mach64_drm.h	/^	unsigned long agp_textures_offset;$/;"	m	struct:drm_mach64_init
agp_textures_offset	./include/drm/r128_drm.h	/^	unsigned long agp_textures_offset;$/;"	m	struct:drm_r128_init
agp_textures_offset	./include/drm/savage_drm.h	/^	unsigned long agp_textures_offset;$/;"	m	struct:drm_savage_init
agp_version_major	./include/drm/drm.h	/^	int agp_version_major;$/;"	m	struct:drm_agp_info
agp_version_minor	./include/drm/drm.h	/^	int agp_version_minor;$/;"	m	struct:drm_agp_info
align	./include/drm/nouveau_drm.h	/^	uint32_t align;$/;"	m	struct:drm_nouveau_gem_new
align	./intel/intel_bufmgr.h	/^	unsigned long align;$/;"	m	struct:_drm_intel_bo
align	./nouveau/nouveau_private.h	/^	unsigned align;$/;"	m	struct:nouveau_bo_priv
alignment	./include/drm/i915_drm.h	/^	__u64 alignment;$/;"	m	struct:drm_i915_gem_exec_object
alignment	./include/drm/i915_drm.h	/^	__u64 alignment;$/;"	m	struct:drm_i915_gem_exec_object2
alignment	./include/drm/i915_drm.h	/^	__u64 alignment;$/;"	m	struct:drm_i915_gem_pin
alignment	./include/drm/i915_drm.h	/^	int alignment;$/;"	m	struct:drm_i915_mem_alloc
alignment	./include/drm/radeon_drm.h	/^	int alignment;$/;"	m	struct:drm_radeon_mem_alloc
alignment	./include/drm/radeon_drm.h	/^	uint64_t	alignment;$/;"	m	struct:drm_radeon_gem_create
alignment	./intel/intel_bufmgr_fake.c	/^	unsigned int alignment;$/;"	m	struct:_drm_intel_bo_fake	file:
alignment	./radeon/radeon_bo_int.h	/^    uint32_t                    alignment;$/;"	m	struct:radeon_bo_int
alignment	./tests/radeon/rbo.h	/^    unsigned            alignment;$/;"	m	struct:rbo
alloc_backing_store	./intel/intel_bufmgr_fake.c	/^alloc_backing_store(drm_intel_bo *bo)$/;"	f	file:
alloc_block	./intel/intel_bufmgr_fake.c	/^alloc_block(drm_intel_bo *bo)$/;"	f	file:
allocate_buffer	./tests/modetest/modetest.c	/^allocate_buffer(struct kms_driver *kms,$/;"	f	file:
allow_2d	./radeon/radeon_surface.c	/^    unsigned                    allow_2d;$/;"	m	struct:radeon_hw_info	file:
alpha	./include/drm/radeon_drm.h	/^	unsigned int alpha;$/;"	m	struct:__anon49
alpha_tst_cntl	./include/drm/mach64_drm.h	/^	unsigned int alpha_tst_cntl;$/;"	m	struct:__anon59
alphactrl	./include/drm/mga_drm.h	/^	unsigned int alphactrl;$/;"	m	struct:__anon14
android_mmap2	./intel/intel_bufmgr_gem.c	/^static void* android_mmap2(void *addr, size_t size, int prot, int flags, int fd, unsigned long long offset)$/;"	f	file:
android_mmap2	./radeon/radeon_bo_gem.c	/^static void* android_mmap2(void *addr, size_t size, int prot, int flags, int fd, unsigned long long offset)$/;"	f	file:
aper_available_size	./include/drm/i915_drm.h	/^	__u64 aper_available_size;$/;"	m	struct:drm_i915_gem_get_aperture
aper_size	./include/drm/i915_drm.h	/^	__u64 aper_size;$/;"	m	struct:drm_i915_gem_get_aperture
aperture_base	./include/drm/drm.h	/^	unsigned long aperture_base;	\/* physical address *\/$/;"	m	struct:drm_agp_info
aperture_size	./include/drm/drm.h	/^	unsigned long aperture_size;	\/* bytes *\/$/;"	m	struct:drm_agp_info
args	./tests/modeprint/modeprint.c	/^void args(int argc, char **argv)$/;"	f
array	./radeon/bof.h	/^	struct bof	**array;$/;"	m	struct:bof	typeref:struct:bof::bof
array_size	./radeon/bof.h	/^	uint32_t	array_size;$/;"	m	struct:bof
array_size	./radeon/radeon_surface.h	/^    uint32_t                    array_size;$/;"	m	struct:radeon_surface
atomic	./xf86atomic.h	/^	AO_t atomic;$/;"	m	struct:__anon77
atomic	./xf86atomic.h	/^	int atomic;$/;"	m	struct:__anon76
atomic	./xf86atomic.h	/^typedef struct { uint_t atomic; } atomic_t;$/;"	m	struct:__anon78
atomic_add	./xf86atomic.h	53;"	d
atomic_add	./xf86atomic.h	71;"	d
atomic_add	./xf86atomic.h	89;"	d
atomic_cmpxchg	./xf86atomic.h	55;"	d
atomic_cmpxchg	./xf86atomic.h	74;"	d
atomic_cmpxchg	./xf86atomic.h	91;"	d
atomic_dec	./xf86atomic.h	54;"	d
atomic_dec	./xf86atomic.h	72;"	d
atomic_dec	./xf86atomic.h	90;"	d
atomic_dec_and_test	./xf86atomic.h	52;"	d
atomic_dec_and_test	./xf86atomic.h	73;"	d
atomic_dec_and_test	./xf86atomic.h	88;"	d
atomic_inc	./xf86atomic.h	51;"	d
atomic_inc	./xf86atomic.h	70;"	d
atomic_inc	./xf86atomic.h	87;"	d
atomic_read	./xf86atomic.h	49;"	d
atomic_read	./xf86atomic.h	68;"	d
atomic_read	./xf86atomic.h	85;"	d
atomic_set	./xf86atomic.h	50;"	d
atomic_set	./xf86atomic.h	69;"	d
atomic_set	./xf86atomic.h	86;"	d
atomic_t	./xf86atomic.h	/^typedef struct { uint_t atomic; } atomic_t;$/;"	t	typeref:struct:__anon78
atomic_t	./xf86atomic.h	/^} atomic_t;$/;"	t	typeref:struct:__anon76
atomic_t	./xf86atomic.h	/^} atomic_t;$/;"	t	typeref:struct:__anon77
aub_bo_get_address	./intel/intel_bufmgr_gem.c	/^aub_bo_get_address(drm_intel_bo *bo)$/;"	f	file:
aub_build_dump_ringbuffer	./intel/intel_bufmgr_gem.c	/^aub_build_dump_ringbuffer(drm_intel_bufmgr_gem *bufmgr_gem,$/;"	f	file:
aub_dump_bmp_format	./intel/intel_bufmgr.h	/^enum aub_dump_bmp_format {$/;"	g
aub_exec	./intel/intel_bufmgr_gem.c	/^aub_exec(drm_intel_bo *bo, int ring_flag, int used)$/;"	f	file:
aub_file	./intel/intel_bufmgr_gem.c	/^	FILE *aub_file;$/;"	m	struct:_drm_intel_bufmgr_gem	file:
aub_offset	./intel/intel_bufmgr_gem.c	/^	uint32_t aub_offset;$/;"	m	struct:_drm_intel_bo_gem	file:
aub_offset	./intel/intel_bufmgr_gem.c	/^	uint32_t aub_offset;$/;"	m	struct:_drm_intel_bufmgr_gem	file:
aub_out	./intel/intel_bufmgr_gem.c	/^aub_out(drm_intel_bufmgr_gem *bufmgr_gem, uint32_t data)$/;"	f	file:
aub_out_data	./intel/intel_bufmgr_gem.c	/^aub_out_data(drm_intel_bufmgr_gem *bufmgr_gem, void *data, size_t size)$/;"	f	file:
aub_write_bo	./intel/intel_bufmgr_gem.c	/^aub_write_bo(drm_intel_bo *bo)$/;"	f	file:
aub_write_bo_data	./intel/intel_bufmgr_gem.c	/^aub_write_bo_data(drm_intel_bo *bo, uint32_t offset, uint32_t size)$/;"	f	file:
aub_write_trace_block	./intel/intel_bufmgr_gem.c	/^aub_write_trace_block(drm_intel_bo *bo, uint32_t type, uint32_t subtype,$/;"	f	file:
auth	./include/drm/drm.h	/^	int auth;		\/**< Is client authenticated? *\/$/;"	m	struct:drm_client
auth_event	./tests/auth.c	/^enum auth_event {$/;"	g	file:
auth_event	./tests/lock.c	/^enum auth_event {$/;"	g	file:
available_fences	./intel/intel_bufmgr_gem.c	/^	int available_fences;$/;"	m	struct:_drm_intel_bufmgr_gem	file:
back_bo_handle	./include/drm/i915_drm.h	/^	__u32 back_bo_handle;$/;"	m	struct:_drm_i915_sarea
back_handle	./include/drm/i915_drm.h	/^	drm_handle_t back_handle;$/;"	m	struct:_drm_i915_sarea
back_offset	./include/drm/i810_drm.h	/^	unsigned int back_offset;$/;"	m	struct:_drm_i810_init
back_offset	./include/drm/i810_drm.h	/^	unsigned int back_offset;$/;"	m	struct:_drm_i810_pre12_init
back_offset	./include/drm/i830_drm.h	/^	unsigned int back_offset;$/;"	m	struct:_drm_i830_init
back_offset	./include/drm/i915_drm.h	/^	int back_offset;$/;"	m	struct:_drm_i915_sarea
back_offset	./include/drm/i915_drm.h	/^	unsigned int back_offset;$/;"	m	struct:_drm_i915_init
back_offset	./include/drm/mach64_drm.h	/^	unsigned int back_offset, back_pitch;$/;"	m	struct:drm_mach64_init
back_offset	./include/drm/mga_drm.h	/^	unsigned int back_offset, back_pitch;$/;"	m	struct:drm_mga_init
back_offset	./include/drm/r128_drm.h	/^	unsigned int back_offset, back_pitch;$/;"	m	struct:drm_r128_init
back_offset	./include/drm/radeon_drm.h	/^	unsigned int back_offset, back_pitch;$/;"	m	struct:drm_radeon_init
back_offset	./include/drm/savage_drm.h	/^	unsigned int back_offset, back_pitch;$/;"	m	struct:drm_savage_init
back_pitch	./include/drm/i830_drm.h	/^	unsigned int back_pitch;$/;"	m	struct:_drm_i830_init
back_pitch	./include/drm/i915_drm.h	/^	unsigned int back_pitch;$/;"	m	struct:_drm_i915_init
back_pitch	./include/drm/mach64_drm.h	/^	unsigned int back_offset, back_pitch;$/;"	m	struct:drm_mach64_init
back_pitch	./include/drm/mga_drm.h	/^	unsigned int back_offset, back_pitch;$/;"	m	struct:drm_mga_init
back_pitch	./include/drm/r128_drm.h	/^	unsigned int back_offset, back_pitch;$/;"	m	struct:drm_r128_init
back_pitch	./include/drm/radeon_drm.h	/^	unsigned int back_offset, back_pitch;$/;"	m	struct:drm_radeon_init
back_pitch	./include/drm/savage_drm.h	/^	unsigned int back_offset, back_pitch;$/;"	m	struct:drm_savage_init
back_size	./include/drm/i915_drm.h	/^	int back_size;$/;"	m	struct:_drm_i915_sarea
back_tiled	./include/drm/i915_drm.h	/^	unsigned int back_tiled;$/;"	m	struct:_drm_i915_sarea
backing_store	./intel/intel_bufmgr_fake.c	/^	void *backing_store;$/;"	m	struct:_drm_intel_bo_fake	file:
bankh	./radeon/radeon_surface.h	/^    uint32_t                    bankh;$/;"	m	struct:radeon_surface
bankw	./radeon/radeon_surface.h	/^    uint32_t                    bankw;$/;"	m	struct:radeon_surface
base	./include/drm/drm.h	/^	struct drm_event base;$/;"	m	struct:drm_event_vblank	typeref:struct:drm_event_vblank::drm_event
base	./libkms/dumb.c	/^	struct kms_bo base;$/;"	m	struct:dumb_bo	typeref:struct:dumb_bo::kms_bo	file:
base	./libkms/intel.c	/^	struct kms_bo base;$/;"	m	struct:intel_bo	typeref:struct:intel_bo::kms_bo	file:
base	./libkms/nouveau.c	/^	struct kms_bo base;$/;"	m	struct:nouveau_bo	typeref:struct:nouveau_bo::kms_bo	file:
base	./libkms/radeon.c	/^	struct kms_bo base;$/;"	m	struct:radeon_bo	typeref:struct:radeon_bo::kms_bo	file:
base	./libkms/vmwgfx.c	/^	struct kms_bo base;$/;"	m	struct:vmwgfx_bo	typeref:struct:vmwgfx_bo::kms_bo	file:
base	./nouveau/nouveau_drmif.h	/^	struct nouveau_device base;$/;"	m	struct:nouveau_device_priv	typeref:struct:nouveau_device_priv::nouveau_device
base	./nouveau/nouveau_private.h	/^	struct nouveau_bo base;$/;"	m	struct:nouveau_bo_priv	typeref:struct:nouveau_bo_priv::nouveau_bo
base	./nouveau/nouveau_private.h	/^	struct nouveau_channel base;$/;"	m	struct:nouveau_channel_priv	typeref:struct:nouveau_channel_priv::nouveau_channel
base	./nouveau/nouveau_private.h	/^	struct nouveau_grobj base;$/;"	m	struct:nouveau_grobj_priv	typeref:struct:nouveau_grobj_priv::nouveau_grobj
base	./nouveau/nouveau_private.h	/^	struct nouveau_notifier base;$/;"	m	struct:nouveau_notifier_priv	typeref:struct:nouveau_notifier_priv::nouveau_notifier
base	./radeon/radeon_bo_gem.c	/^    struct radeon_bo_int base;$/;"	m	struct:radeon_bo_gem	typeref:struct:radeon_bo_gem::radeon_bo_int	file:
base	./radeon/radeon_bo_gem.c	/^    struct radeon_bo_manager    base;$/;"	m	struct:bo_manager_gem	typeref:struct:bo_manager_gem::radeon_bo_manager	file:
base	./radeon/radeon_cs_gem.c	/^    struct radeon_cs_int        base;$/;"	m	struct:cs_gem	typeref:struct:cs_gem::radeon_cs_int	file:
base	./radeon/radeon_cs_gem.c	/^    struct radeon_cs_manager    base;$/;"	m	struct:radeon_cs_manager_gem	typeref:struct:radeon_cs_manager_gem::radeon_cs_manager	file:
base_count	./intel/intel_decode.c	/^	uint32_t base_count;$/;"	m	struct:drm_intel_decode	file:
base_data	./intel/intel_decode.c	/^	uint32_t *base_data;$/;"	m	struct:drm_intel_decode	file:
base_hw_offset	./intel/intel_decode.c	/^	uint32_t base_hw_offset;$/;"	m	struct:drm_intel_decode	file:
batch_len	./include/drm/i915_drm.h	/^	__u32 batch_len;$/;"	m	struct:drm_i915_gem_execbuffer
batch_len	./include/drm/i915_drm.h	/^	__u32 batch_len;$/;"	m	struct:drm_i915_gem_execbuffer2
batch_start_offset	./include/drm/i915_drm.h	/^	__u32 batch_start_offset;$/;"	m	struct:drm_i915_gem_execbuffer
batch_start_offset	./include/drm/i915_drm.h	/^	__u32 batch_start_offset;$/;"	m	struct:drm_i915_gem_execbuffer2
bci_threshold_hi	./include/drm/savage_drm.h	/^	unsigned int bci_threshold_lo, bci_threshold_hi;$/;"	m	struct:drm_savage_init
bci_threshold_lo	./include/drm/savage_drm.h	/^	unsigned int bci_threshold_lo, bci_threshold_hi;$/;"	m	struct:drm_savage_init
benchmarkBuffer	./tests/ttmtest/src/ttmtest.c	/^benchmarkBuffer(TinyDRIContext * ctx, unsigned long size,$/;"	f	file:
blk_d	./radeon/radeon_surface.h	/^    uint32_t                    blk_d;$/;"	m	struct:radeon_surface
blk_h	./radeon/radeon_surface.h	/^    uint32_t                    blk_h;$/;"	m	struct:radeon_surface
blk_w	./radeon/radeon_surface.h	/^    uint32_t                    blk_w;$/;"	m	struct:radeon_surface
blob_id	./include/drm/drm_mode.h	/^	__u32 blob_id;$/;"	m	struct:drm_mode_get_blob
blob_ids	./xf86drmMode.h	/^	uint32_t *blob_ids; \/\/ store the blob IDs$/;"	m	struct:_drmModeProperty
block	./intel/intel_bufmgr_fake.c	/^	struct block *block;$/;"	m	struct:_drm_intel_bo_fake	typeref:struct:_drm_intel_bo_fake::block	file:
block	./intel/intel_bufmgr_fake.c	/^struct block {$/;"	s	file:
blue	./include/drm/drm_mode.h	/^	__u64 blue;$/;"	m	struct:drm_mode_crtc_lut
blue	./include/drm/radeon_drm.h	/^	unsigned int blue;$/;"	m	struct:__anon49
bmError	./tests/ttmtest/src/ttmtest.c	/^bmError(int val, const char *file, const char *function, int line)$/;"	f
bo	./intel/intel_bufmgr_fake.c	/^	drm_intel_bo *bo;$/;"	m	struct:block	file:
bo	./intel/intel_bufmgr_fake.c	/^	drm_intel_bo bo;$/;"	m	struct:_drm_intel_bo_fake	file:
bo	./intel/intel_bufmgr_gem.c	/^	drm_intel_bo *bo;$/;"	m	struct:_drm_intel_reloc_target_info	file:
bo	./intel/intel_bufmgr_gem.c	/^	drm_intel_bo bo;$/;"	m	struct:_drm_intel_bo_gem	file:
bo	./radeon/radeon_cs.h	/^    struct radeon_bo    *bo;$/;"	m	struct:radeon_cs_reloc	typeref:struct:radeon_cs_reloc::radeon_bo
bo	./radeon/radeon_cs_int.h	/^    struct radeon_bo_int *bo;$/;"	m	struct:radeon_cs_space_check	typeref:struct:radeon_cs_space_check::radeon_bo_int
bo_alignment	./radeon/radeon_surface.h	/^    uint64_t                    bo_alignment;$/;"	m	struct:radeon_surface
bo_alloc	./intel/intel_bufmgr_priv.h	/^	drm_intel_bo *(*bo_alloc) (drm_intel_bufmgr *bufmgr, const char *name,$/;"	m	struct:_drm_intel_bufmgr
bo_alloc_for_render	./intel/intel_bufmgr_priv.h	/^	drm_intel_bo *(*bo_alloc_for_render) (drm_intel_bufmgr *bufmgr,$/;"	m	struct:_drm_intel_bufmgr
bo_alloc_tiled	./intel/intel_bufmgr_priv.h	/^	drm_intel_bo *(*bo_alloc_tiled) (drm_intel_bufmgr *bufmgr,$/;"	m	struct:_drm_intel_bufmgr
bo_busy	./intel/intel_bufmgr_priv.h	/^	int (*bo_busy) (drm_intel_bo *bo);$/;"	m	struct:_drm_intel_bufmgr
bo_count	./radeon/radeon_cs_int.h	/^    int                         bo_count;$/;"	m	struct:radeon_cs_int
bo_create	./libkms/internal.h	/^	int (*bo_create)(struct kms_driver *kms,$/;"	m	struct:kms_driver
bo_destroy	./libkms/internal.h	/^	int (*bo_destroy)(struct kms_bo *bo);$/;"	m	struct:kms_driver
bo_disable_reuse	./intel/intel_bufmgr_priv.h	/^	int (*bo_disable_reuse) (drm_intel_bo *bo);$/;"	m	struct:_drm_intel_bufmgr
bo_emit_reloc	./intel/intel_bufmgr_priv.h	/^	int (*bo_emit_reloc) (drm_intel_bo *bo, uint32_t offset,$/;"	m	struct:_drm_intel_bufmgr
bo_emit_reloc_fence	./intel/intel_bufmgr_priv.h	/^	int (*bo_emit_reloc_fence)(drm_intel_bo *bo, uint32_t offset,$/;"	m	struct:_drm_intel_bufmgr
bo_exec	./intel/intel_bufmgr_priv.h	/^	int (*bo_exec) (drm_intel_bo *bo, int used,$/;"	m	struct:_drm_intel_bufmgr
bo_flink	./intel/intel_bufmgr_priv.h	/^	int (*bo_flink) (drm_intel_bo *bo, uint32_t * name);$/;"	m	struct:_drm_intel_bufmgr
bo_gem_funcs	./radeon/radeon_bo_gem.c	/^static struct radeon_bo_funcs bo_gem_funcs = {$/;"	v	typeref:struct:radeon_bo_funcs	file:
bo_get_prop	./libkms/internal.h	/^	int (*bo_get_prop)(struct kms_bo *bo, const unsigned key,$/;"	m	struct:kms_driver
bo_get_subdata	./intel/intel_bufmgr_priv.h	/^	int (*bo_get_subdata) (drm_intel_bo *bo, unsigned long offset,$/;"	m	struct:_drm_intel_bufmgr
bo_get_tiling	./intel/intel_bufmgr_priv.h	/^	int (*bo_get_tiling) (drm_intel_bo *bo, uint32_t * tiling_mode,$/;"	m	struct:_drm_intel_bufmgr
bo_get_tiling	./radeon/radeon_bo_gem.c	/^static int bo_get_tiling(struct radeon_bo_int *boi, uint32_t *tiling_flags,$/;"	f	file:
bo_get_tiling	./radeon/radeon_bo_int.h	/^    int (*bo_get_tiling)(struct radeon_bo_int *bo, uint32_t *tiling_flags,$/;"	m	struct:radeon_bo_funcs
bo_handle	./include/drm/i915_drm.h	/^	__u32 bo_handle;$/;"	m	struct:drm_intel_overlay_put_image
bo_index	./include/drm/nouveau_drm.h	/^	uint32_t bo_index;$/;"	m	struct:drm_nouveau_gem_pushbuf_push
bo_index	./include/drm/nouveau_drm.h	/^	uint32_t bo_index;$/;"	m	struct:drm_nouveau_gem_pushbuf_reloc
bo_is_busy	./radeon/radeon_bo_gem.c	/^static int bo_is_busy(struct radeon_bo_int *boi, uint32_t *domain)$/;"	f	file:
bo_is_busy	./radeon/radeon_bo_int.h	/^    int (*bo_is_busy)(struct radeon_bo_int *bo, uint32_t *domain);$/;"	m	struct:radeon_bo_funcs
bo_is_referenced_by_cs	./radeon/radeon_bo_int.h	/^    int (*bo_is_referenced_by_cs)(struct radeon_bo_int *bo, struct radeon_cs *cs);$/;"	m	struct:radeon_bo_funcs
bo_is_reusable	./intel/intel_bufmgr_priv.h	/^	int (*bo_is_reusable) (drm_intel_bo *bo);$/;"	m	struct:_drm_intel_bufmgr
bo_is_static	./radeon/radeon_bo_int.h	/^    int (*bo_is_static)(struct radeon_bo_int *bo);$/;"	m	struct:radeon_bo_funcs
bo_madvise	./intel/intel_bufmgr_priv.h	/^	int (*bo_madvise) (drm_intel_bo *bo, int madv);$/;"	m	struct:_drm_intel_bufmgr
bo_manager_gem	./radeon/radeon_bo_gem.c	/^struct bo_manager_gem {$/;"	s	file:
bo_map	./intel/intel_bufmgr_priv.h	/^	int (*bo_map) (drm_intel_bo *bo, int write_enable);$/;"	m	struct:_drm_intel_bufmgr
bo_map	./libkms/internal.h	/^	int (*bo_map)(struct kms_bo *bo, void **out);$/;"	m	struct:kms_driver
bo_map	./radeon/radeon_bo_gem.c	/^static int bo_map(struct radeon_bo_int *boi, int write)$/;"	f	file:
bo_map	./radeon/radeon_bo_int.h	/^    int (*bo_map)(struct radeon_bo_int *bo, int write);$/;"	m	struct:radeon_bo_funcs
bo_mrb_exec	./intel/intel_bufmgr_priv.h	/^	int (*bo_mrb_exec) (drm_intel_bo *bo, int used,$/;"	m	struct:_drm_intel_bufmgr
bo_open	./radeon/radeon_bo_gem.c	/^static struct radeon_bo *bo_open(struct radeon_bo_manager *bom,$/;"	f	file:
bo_open	./radeon/radeon_bo_int.h	/^    struct radeon_bo *(*bo_open)(struct radeon_bo_manager *bom,$/;"	m	struct:radeon_bo_funcs	typeref:struct:radeon_bo_funcs::bo_open
bo_pin	./intel/intel_bufmgr_priv.h	/^	int (*bo_pin) (drm_intel_bo *bo, uint32_t alignment);$/;"	m	struct:_drm_intel_bufmgr
bo_ref	./radeon/radeon_bo_gem.c	/^static void bo_ref(struct radeon_bo_int *boi)$/;"	f	file:
bo_ref	./radeon/radeon_bo_int.h	/^    void (*bo_ref)(struct radeon_bo_int *bo);$/;"	m	struct:radeon_bo_funcs
bo_reference	./intel/intel_bufmgr_priv.h	/^	void (*bo_reference) (drm_intel_bo *bo);$/;"	m	struct:_drm_intel_bufmgr
bo_references	./intel/intel_bufmgr_priv.h	/^	int (*bo_references) (drm_intel_bo *bo, drm_intel_bo *target_bo);$/;"	m	struct:_drm_intel_bufmgr
bo_reuse	./intel/intel_bufmgr_gem.c	/^	unsigned int bo_reuse : 1;$/;"	m	struct:_drm_intel_bufmgr_gem	file:
bo_set_tiling	./intel/intel_bufmgr_priv.h	/^	int (*bo_set_tiling) (drm_intel_bo *bo, uint32_t * tiling_mode,$/;"	m	struct:_drm_intel_bufmgr
bo_set_tiling	./radeon/radeon_bo_gem.c	/^static int bo_set_tiling(struct radeon_bo_int *boi, uint32_t tiling_flags,$/;"	f	file:
bo_set_tiling	./radeon/radeon_bo_int.h	/^    int (*bo_set_tiling)(struct radeon_bo_int *bo, uint32_t tiling_flags,$/;"	m	struct:radeon_bo_funcs
bo_size	./radeon/radeon_surface.h	/^    uint64_t                    bo_size;$/;"	m	struct:radeon_surface
bo_subdata	./intel/intel_bufmgr_priv.h	/^	int (*bo_subdata) (drm_intel_bo *bo, unsigned long offset,$/;"	m	struct:_drm_intel_bufmgr
bo_unmap	./intel/intel_bufmgr_priv.h	/^	int (*bo_unmap) (drm_intel_bo *bo);$/;"	m	struct:_drm_intel_bufmgr
bo_unmap	./libkms/internal.h	/^	int (*bo_unmap)(struct kms_bo *bo);$/;"	m	struct:kms_driver
bo_unmap	./radeon/radeon_bo_gem.c	/^static int bo_unmap(struct radeon_bo_int *boi)$/;"	f	file:
bo_unmap	./radeon/radeon_bo_int.h	/^    int (*bo_unmap)(struct radeon_bo_int *bo);$/;"	m	struct:radeon_bo_funcs
bo_unpin	./intel/intel_bufmgr_priv.h	/^	int (*bo_unpin) (drm_intel_bo *bo);$/;"	m	struct:_drm_intel_bufmgr
bo_unref	./radeon/radeon_bo_gem.c	/^static struct radeon_bo *bo_unref(struct radeon_bo_int *boi)$/;"	f	file:
bo_unref	./radeon/radeon_bo_int.h	/^    struct radeon_bo *(*bo_unref)(struct radeon_bo_int *bo);$/;"	m	struct:radeon_bo_funcs	typeref:struct:radeon_bo_funcs::bo_unref
bo_unreference	./intel/intel_bufmgr_priv.h	/^	void (*bo_unreference) (drm_intel_bo *bo);$/;"	m	struct:_drm_intel_bufmgr
bo_wait	./radeon/radeon_bo_gem.c	/^static int bo_wait(struct radeon_bo_int *boi)$/;"	f	file:
bo_wait	./radeon/radeon_bo_int.h	/^    int (*bo_wait)(struct radeon_bo_int *bo);$/;"	m	struct:radeon_bo_funcs
bo_wait_rendering	./intel/intel_bufmgr_priv.h	/^	void (*bo_wait_rendering) (drm_intel_bo *bo);$/;"	m	struct:_drm_intel_bufmgr
bof	./radeon/bof.h	/^typedef struct bof {$/;"	s
bof_array	./radeon/bof.c	/^bof_t *bof_array(void)$/;"	f
bof_array_append	./radeon/bof.c	/^int bof_array_append(bof_t *array, bof_t *value)$/;"	f
bof_array_get	./radeon/bof.c	/^bof_t *bof_array_get(bof_t *bof, unsigned i)$/;"	f
bof_array_size	./radeon/bof.c	/^unsigned bof_array_size(bof_t *bof)$/;"	f
bof_blob	./radeon/bof.c	/^bof_t *bof_blob(unsigned size, void *value)$/;"	f
bof_blob_size	./radeon/bof.c	/^unsigned bof_blob_size(bof_t *bof)$/;"	f
bof_blob_value	./radeon/bof.c	/^void *bof_blob_value(bof_t *bof)$/;"	f
bof_decref	./radeon/bof.c	/^void bof_decref(bof_t *bof)$/;"	f
bof_dump_file	./radeon/bof.c	/^int bof_dump_file(bof_t *bof, const char *filename)$/;"	f
bof_entry_grow	./radeon/bof.c	/^static int bof_entry_grow(bof_t *bof)$/;"	f	file:
bof_file_write	./radeon/bof.c	/^static int bof_file_write(bof_t *bof, FILE *file)$/;"	f	file:
bof_incref	./radeon/bof.c	/^void bof_incref(bof_t *bof)$/;"	f
bof_indent	./radeon/bof.c	/^static void bof_indent(int level)$/;"	f	file:
bof_int32	./radeon/bof.c	/^bof_t *bof_int32(int32_t value)$/;"	f
bof_int32_value	./radeon/bof.c	/^int32_t bof_int32_value(bof_t *bof)$/;"	f
bof_is_array	./radeon/bof.h	/^static inline int bof_is_array(bof_t *bof){return (bof->type == BOF_TYPE_ARRAY);}$/;"	f
bof_is_blob	./radeon/bof.h	/^static inline int bof_is_blob(bof_t *bof){return (bof->type == BOF_TYPE_BLOB);}$/;"	f
bof_is_int32	./radeon/bof.h	/^static inline int bof_is_int32(bof_t *bof){return (bof->type == BOF_TYPE_INT32);}$/;"	f
bof_is_null	./radeon/bof.h	/^static inline int bof_is_null(bof_t *bof){return (bof->type == BOF_TYPE_NULL);}$/;"	f
bof_is_object	./radeon/bof.h	/^static inline int bof_is_object(bof_t *bof){return (bof->type == BOF_TYPE_OBJECT);}$/;"	f
bof_is_string	./radeon/bof.h	/^static inline int bof_is_string(bof_t *bof){return (bof->type == BOF_TYPE_STRING);}$/;"	f
bof_load_file	./radeon/bof.c	/^bof_t *bof_load_file(const char *filename)$/;"	f
bof_object	./radeon/bof.c	/^bof_t *bof_object(void)$/;"	f
bof_object_get	./radeon/bof.c	/^bof_t *bof_object_get(bof_t *object, const char *keyname)$/;"	f
bof_object_set	./radeon/bof.c	/^int bof_object_set(bof_t *object, const char *keyname, bof_t *value)$/;"	f
bof_print	./radeon/bof.c	/^void bof_print(bof_t *bof)$/;"	f
bof_print_bof	./radeon/bof.c	/^static void bof_print_bof(bof_t *bof, int level, int entry)$/;"	f	file:
bof_print_rec	./radeon/bof.c	/^static void bof_print_rec(bof_t *bof, int level, int entry)$/;"	f	file:
bof_read	./radeon/bof.c	/^static int bof_read(bof_t *root, FILE *file, long end, int level)$/;"	f	file:
bof_string	./radeon/bof.c	/^bof_t *bof_string(const char *value)$/;"	f
bof_t	./radeon/bof.h	/^} bof_t;$/;"	t	typeref:struct:bof
bom	./radeon/radeon_bo_int.h	/^    struct radeon_bo_manager    *bom;$/;"	m	struct:radeon_bo_int	typeref:struct:radeon_bo_int::radeon_bo_manager
bos	./radeon/radeon_cs_int.h	/^    struct radeon_cs_space_check bos[MAX_SPACE_BOS];$/;"	m	struct:radeon_cs_int	typeref:struct:radeon_cs_int::radeon_cs_space_check
bound	./nouveau/nouveau_grobj.h	/^	} bound;$/;"	m	struct:nouveau_grobj	typeref:enum:nouveau_grobj::__anon10
box_addr	./include/drm/savage_drm.h	/^	struct drm_clip_rect *box_addr;$/;"	m	struct:drm_savage_cmdbuf	typeref:struct:drm_savage_cmdbuf::drm_clip_rect
boxes	./include/drm/i810_drm.h	/^	struct drm_clip_rect boxes[I810_NR_SAREA_CLIPRECTS];$/;"	m	struct:_drm_i810_sarea	typeref:struct:_drm_i810_sarea::drm_clip_rect
boxes	./include/drm/i830_drm.h	/^	struct drm_clip_rect boxes[I830_NR_SAREA_CLIPRECTS];$/;"	m	struct:_drm_i830_sarea	typeref:struct:_drm_i830_sarea::drm_clip_rect
boxes	./include/drm/mach64_drm.h	/^	struct drm_clip_rect boxes[MACH64_NR_SAREA_CLIPRECTS];$/;"	m	struct:drm_mach64_sarea	typeref:struct:drm_mach64_sarea::drm_clip_rect
boxes	./include/drm/mga_drm.h	/^	struct drm_clip_rect boxes[MGA_NR_SAREA_CLIPRECTS];$/;"	m	struct:_drm_mga_sarea	typeref:struct:_drm_mga_sarea::drm_clip_rect
boxes	./include/drm/r128_drm.h	/^	struct drm_clip_rect boxes[R128_NR_SAREA_CLIPRECTS];$/;"	m	struct:drm_r128_sarea	typeref:struct:drm_r128_sarea::drm_clip_rect
boxes	./include/drm/radeon_drm.h	/^	struct drm_clip_rect *boxes;$/;"	m	struct:drm_radeon_cmd_buffer	typeref:struct:drm_radeon_cmd_buffer::drm_clip_rect
boxes	./include/drm/radeon_drm.h	/^	struct drm_clip_rect boxes[RADEON_NR_SAREA_CLIPRECTS];$/;"	m	struct:__anon55	typeref:struct:__anon55::drm_clip_rect
boxes	./include/drm/via_drm.h	/^	struct drm_clip_rect boxes[VIA_NR_SAREA_CLIPRECTS];$/;"	m	struct:_drm_via_sarea	typeref:struct:_drm_via_sarea::drm_clip_rect
bpe	./radeon/radeon_surface.h	/^    uint32_t                    bpe;$/;"	m	struct:radeon_surface
bpp	./include/drm/drm_mode.h	/^	__u32 bpp;$/;"	m	struct:drm_mode_fb_cmd
bpp	./include/drm/drm_mode.h	/^        __u32 bpp;$/;"	m	struct:drm_mode_create_dumb
bpp	./xf86drmMode.h	/^	uint32_t bpp;$/;"	m	struct:_drmModeFB
brightness	./include/drm/i915_drm.h	/^	__s32 brightness;$/;"	m	struct:drm_intel_overlay_attrs
buckets	./xf86drmHash.c	/^    HashBucketPtr    buckets[HASH_SIZE];$/;"	m	struct:HashTable	file:
buf	./include/drm/i915_drm.h	/^	char *buf;	\/* pointer to userspace command buffer *\/$/;"	m	struct:_drm_i915_cmdbuffer
buf	./include/drm/mach64_drm.h	/^	void *buf;		\/* Address of vertex buffer *\/$/;"	m	struct:drm_mach64_vertex
buf	./include/drm/mach64_drm.h	/^	void *buf;$/;"	m	struct:drm_mach64_blit
buf	./include/drm/radeon_drm.h	/^	char *buf;$/;"	m	struct:drm_radeon_cmd_buffer
buf	./include/drm/via_drm.h	/^	char *buf;$/;"	m	struct:_drm_via_cmdbuffer
buf_idx	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, buf_idx, pad0, pad1;$/;"	m	struct:__anon31::__anon37
buf_idx	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, buf_idx, pad0, pad1;$/;"	m	struct:__anon39::__anon45
buf_nr	./intel/intel_bufmgr_fake.c	/^	unsigned buf_nr;	\/* for generating ids *\/$/;"	m	struct:_bufmgr_fake	file:
buffer	./include/drm/r128_drm.h	/^	unsigned int *buffer;$/;"	m	struct:drm_r128_depth
buffer	./nouveau/nouveau_private.h	/^	struct nouveau_bo *buffer[CALPB_BUFFERS];$/;"	m	struct:nouveau_pushbuf_priv	typeref:struct:nouveau_pushbuf_priv::nouveau_bo
buffer_count	./include/drm/i915_drm.h	/^	__u32 buffer_count;$/;"	m	struct:drm_i915_gem_execbuffer
buffer_count	./include/drm/i915_drm.h	/^	__u32 buffer_count;$/;"	m	struct:drm_i915_gem_execbuffer2
buffer_id	./xf86drmMode.h	/^	uint32_t buffer_id; \/**< FB id to connect to 0 = disconnect *\/$/;"	m	struct:_drmModeCrtc
buffers	./include/drm/nouveau_drm.h	/^	uint64_t buffers;$/;"	m	struct:drm_nouveau_gem_pushbuf
buffers	./nouveau/nouveau_private.h	/^	struct drm_nouveau_gem_pushbuf_bo *buffers;$/;"	m	struct:nouveau_pushbuf_priv	typeref:struct:nouveau_pushbuf_priv::drm_nouveau_gem_pushbuf_bo
buffers_offset	./include/drm/i810_drm.h	/^	unsigned int buffers_offset;$/;"	m	struct:_drm_i810_init
buffers_offset	./include/drm/i810_drm.h	/^	unsigned int buffers_offset;$/;"	m	struct:_drm_i810_pre12_init
buffers_offset	./include/drm/i830_drm.h	/^	unsigned int buffers_offset;$/;"	m	struct:_drm_i830_init
buffers_offset	./include/drm/mach64_drm.h	/^	unsigned long buffers_offset;$/;"	m	struct:drm_mach64_init
buffers_offset	./include/drm/mga_drm.h	/^	unsigned long buffers_offset;$/;"	m	struct:drm_mga_init
buffers_offset	./include/drm/r128_drm.h	/^	unsigned long buffers_offset;$/;"	m	struct:drm_r128_init
buffers_offset	./include/drm/radeon_drm.h	/^	unsigned long buffers_offset;$/;"	m	struct:drm_radeon_init
buffers_offset	./include/drm/savage_drm.h	/^	unsigned long buffers_offset;$/;"	m	struct:drm_savage_init
buffers_ptr	./include/drm/i915_drm.h	/^	__u64 buffers_ptr;$/;"	m	struct:drm_i915_gem_execbuffer
buffers_ptr	./include/drm/i915_drm.h	/^	__u64 buffers_ptr;$/;"	m	struct:drm_i915_gem_execbuffer2
bufmgr	./intel/intel_bufmgr.h	/^	drm_intel_bufmgr *bufmgr;$/;"	m	struct:_drm_intel_bo
bufmgr	./intel/intel_bufmgr_fake.c	/^	drm_intel_bufmgr bufmgr;$/;"	m	struct:_bufmgr_fake	file:
bufmgr	./intel/intel_bufmgr_gem.c	/^	drm_intel_bufmgr bufmgr;$/;"	m	struct:_drm_intel_bufmgr_gem	file:
bufsz	./include/drm/radeon_drm.h	/^	int bufsz;$/;"	m	struct:drm_radeon_cmd_buffer
busnum	./include/drm/drm.h	/^	int busnum;	\/**< bus number *\/$/;"	m	struct:drm_irq_busid
busy	./include/drm/i915_drm.h	/^	__u32 busy;$/;"	m	struct:drm_i915_gem_busy
bytes	./omap/omap_drm.h	/^	uint32_t bytes;		\/* (for non-tiled formats) *\/$/;"	m	union:omap_gem_size
cache_bucket	./intel/intel_bufmgr_gem.c	/^	struct drm_intel_gem_bo_bucket cache_bucket[14 * 4];$/;"	m	struct:_drm_intel_bufmgr_gem	typeref:struct:_drm_intel_bufmgr_gem::drm_intel_gem_bo_bucket	file:
cal_suffix0	./nouveau/nouveau_private.h	/^	uint32_t cal_suffix0;$/;"	m	struct:nouveau_pushbuf_priv
cal_suffix1	./nouveau/nouveau_private.h	/^	uint32_t cal_suffix1;$/;"	m	struct:nouveau_pushbuf_priv
capability	./include/drm/drm.h	/^	__u64 capability;$/;"	m	struct:drm_get_cap
card_dirty	./intel/intel_bufmgr_fake.c	/^	unsigned card_dirty:1;$/;"	m	struct:_drm_intel_bo_fake	file:
cce_mode	./include/drm/r128_drm.h	/^	int cce_mode;$/;"	m	struct:drm_r128_init
cce_secure	./include/drm/r128_drm.h	/^	int cce_secure;$/;"	m	struct:drm_r128_init
cdw	./radeon/radeon_cs.h	/^    unsigned cdw;$/;"	m	struct:radeon_cs
cdw	./radeon/radeon_cs_int.h	/^    unsigned                    cdw;$/;"	m	struct:radeon_cs_int
centry	./radeon/bof.h	/^	unsigned	centry;$/;"	m	struct:bof
channel	./include/drm/nouveau_drm.h	/^	int          channel;$/;"	m	struct:drm_nouveau_channel_alloc
channel	./include/drm/nouveau_drm.h	/^	int      channel;$/;"	m	struct:drm_nouveau_gpuobj_free
channel	./include/drm/nouveau_drm.h	/^	int      channel;$/;"	m	struct:drm_nouveau_grobj_alloc
channel	./include/drm/nouveau_drm.h	/^	int channel;$/;"	m	struct:drm_nouveau_channel_free
channel	./include/drm/nouveau_drm.h	/^	uint32_t channel;$/;"	m	struct:drm_nouveau_gem_pushbuf
channel	./include/drm/nouveau_drm.h	/^	uint32_t channel;$/;"	m	struct:drm_nouveau_notifierobj_alloc
channel	./nouveau/nouveau_grobj.h	/^	struct nouveau_channel *channel;$/;"	m	struct:nouveau_grobj	typeref:struct:nouveau_grobj::nouveau_channel
channel	./nouveau/nouveau_notifier.h	/^	struct nouveau_channel *channel;$/;"	m	struct:nouveau_notifier	typeref:struct:nouveau_notifier::nouveau_channel
channel_hint	./include/drm/nouveau_drm.h	/^	uint32_t channel_hint;$/;"	m	struct:drm_nouveau_gem_new
channel_mask	./include/drm/i915_drm.h	/^	__u32 channel_mask;$/;"	m	struct:drm_intel_sprite_colorkey
check	./xf86drmRandom.c	/^    unsigned long check;$/;"	m	struct:RandomState	file:
check_aperture_space	./intel/intel_bufmgr_priv.h	/^	int (*check_aperture_space) (drm_intel_bo ** bo_array, int count);$/;"	m	struct:_drm_intel_bufmgr
check_period	./xf86drmRandom.c	/^static void check_period(long seed)$/;"	f	file:
check_table	./xf86drmHash.c	/^static void check_table(HashTablePtr table,$/;"	f	file:
child_size	./intel/intel_bufmgr_fake.c	/^	unsigned int child_size;$/;"	m	struct:_drm_intel_bo_fake	file:
chipset	./include/drm/i915_drm.h	/^	unsigned int chipset;$/;"	m	struct:_drm_i915_init
chipset	./include/drm/mga_drm.h	/^	int chipset;$/;"	m	struct:drm_mga_init
chipset	./nouveau/nouveau_device.h	/^	unsigned chipset;$/;"	m	struct:nouveau_device
chown_check_return	./xf86drm.c	/^static int chown_check_return(const char *path, uid_t owner, gid_t group)$/;"	f	file:
chunk_data	./include/drm/radeon_drm.h	/^	uint64_t		chunk_data;$/;"	m	struct:drm_radeon_cs_chunk
chunk_id	./include/drm/radeon_drm.h	/^	uint32_t		chunk_id;$/;"	m	struct:drm_radeon_cs_chunk
chunks	./include/drm/radeon_drm.h	/^	uint64_t		chunks;$/;"	m	struct:drm_radeon_cs
chunks	./radeon/radeon_cs_gem.c	/^    struct drm_radeon_cs_chunk  chunks[2];$/;"	m	struct:cs_gem	typeref:struct:cs_gem::drm_radeon_cs_chunk	file:
cid	./include/drm/vmwgfx_drm.h	/^	int32_t cid;$/;"	m	struct:drm_vmw_context_arg
clear0	./include/drm/savage_drm.h	/^	} clear0;		\/* SAVAGE_CMD_CLEAR *\/$/;"	m	union:drm_savage_cmd_header	typeref:struct:drm_savage_cmd_header::__anon29
clear1	./include/drm/savage_drm.h	/^	} clear1;		\/* SAVAGE_CMD_CLEAR data *\/$/;"	m	union:drm_savage_cmd_header	typeref:struct:drm_savage_cmd_header::__anon30
clear_color	./include/drm/i810_drm.h	/^	int clear_color;$/;"	m	struct:_drm_i810_clear
clear_color	./include/drm/i830_drm.h	/^	int clear_color;$/;"	m	struct:_drm_i830_clear
clear_color	./include/drm/mach64_drm.h	/^	unsigned int clear_color;$/;"	m	struct:drm_mach64_clear
clear_color	./include/drm/mga_drm.h	/^	unsigned int clear_color;$/;"	m	struct:drm_mga_clear
clear_color	./include/drm/r128_drm.h	/^	unsigned int clear_color;$/;"	m	struct:drm_r128_clear
clear_color	./include/drm/radeon_drm.h	/^	unsigned int clear_color;$/;"	m	struct:drm_radeon_clear
clear_colormask	./include/drm/i830_drm.h	/^	unsigned int clear_colormask;$/;"	m	struct:_drm_i830_clear
clear_depth	./include/drm/i810_drm.h	/^	int clear_depth;$/;"	m	struct:_drm_i810_clear
clear_depth	./include/drm/i830_drm.h	/^	int clear_depth;$/;"	m	struct:_drm_i830_clear
clear_depth	./include/drm/mach64_drm.h	/^	unsigned int clear_depth;$/;"	m	struct:drm_mach64_clear
clear_depth	./include/drm/mga_drm.h	/^	unsigned int clear_depth;$/;"	m	struct:drm_mga_clear
clear_depth	./include/drm/r128_drm.h	/^	unsigned int clear_depth;$/;"	m	struct:drm_r128_clear
clear_depth	./include/drm/radeon_drm.h	/^	unsigned int clear_depth;$/;"	m	struct:drm_radeon_clear
clear_depthmask	./include/drm/i830_drm.h	/^	unsigned int clear_depthmask;$/;"	m	struct:_drm_i830_clear
clear_dist	./xf86drmHash.c	/^static void clear_dist(void) {$/;"	f	file:
clear_fenced	./intel/intel_bufmgr_fake.c	/^clear_fenced(drm_intel_bufmgr_fake *bufmgr_fake, unsigned int fence_cookie)$/;"	f	file:
client	./tests/auth.c	/^static void client()$/;"	f	file:
client	./tests/lock.c	/^static void client()$/;"	f	file:
client_auth	./tests/lock.c	/^client_auth(int drmfd)$/;"	f	file:
cliprects	./include/drm/i915_drm.h	/^	struct drm_clip_rect *cliprects;	\/* pointer to userspace cliprects *\/$/;"	m	struct:_drm_i915_cmdbuffer	typeref:struct:_drm_i915_cmdbuffer::drm_clip_rect
cliprects	./include/drm/i915_drm.h	/^	struct drm_clip_rect *cliprects;	\/* pointer to userspace cliprects *\/$/;"	m	struct:drm_i915_batchbuffer	typeref:struct:drm_i915_batchbuffer::drm_clip_rect
cliprects_ptr	./include/drm/i915_drm.h	/^	__u64 cliprects_ptr;$/;"	m	struct:drm_i915_gem_execbuffer
cliprects_ptr	./include/drm/i915_drm.h	/^	__u64 cliprects_ptr;$/;"	m	struct:drm_i915_gem_execbuffer2
clips_ptr	./include/drm/drm_mode.h	/^	__u64 clips_ptr;$/;"	m	struct:drm_mode_fb_dirty_cmd
clock	./include/drm/drm_mode.h	/^	__u32 clock;$/;"	m	struct:drm_mode_modeinfo
clock	./xf86drmMode.h	/^	uint32_t clock;$/;"	m	struct:_drmModeModeInfo
clr_cmp_cntl	./include/drm/mach64_drm.h	/^	unsigned int clr_cmp_cntl;$/;"	m	struct:__anon59
cmd	./include/drm/drm.h	/^	__u32 cmd;$/;"	m	struct:drm_modeset_ctl
cmd	./include/drm/savage_drm.h	/^		unsigned char cmd;	\/* command *\/$/;"	m	struct:drm_savage_cmd_header::__anon25
cmd	./include/drm/savage_drm.h	/^		unsigned char cmd;$/;"	m	struct:drm_savage_cmd_header::__anon26
cmd	./include/drm/savage_drm.h	/^		unsigned char cmd;$/;"	m	struct:drm_savage_cmd_header::__anon27
cmd	./include/drm/savage_drm.h	/^		unsigned char cmd;$/;"	m	struct:drm_savage_cmd_header::__anon28
cmd	./include/drm/savage_drm.h	/^		unsigned char cmd;$/;"	m	struct:drm_savage_cmd_header::__anon29
cmd	./include/drm/savage_drm.h	/^	} cmd;			\/* generic *\/$/;"	m	union:drm_savage_cmd_header	typeref:struct:drm_savage_cmd_header::__anon25
cmd_addr	./include/drm/savage_drm.h	/^	drm_savage_cmd_header_t *cmd_addr;$/;"	m	struct:drm_savage_cmdbuf
cmd_dma_offset	./include/drm/savage_drm.h	/^	unsigned long cmd_dma_offset;$/;"	m	struct:drm_savage_init
cmd_type	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, addr_lo, addr_hi, count;$/;"	m	struct:__anon31::__anon36
cmd_type	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, buf_idx, pad0, pad1;$/;"	m	struct:__anon31::__anon37
cmd_type	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, buf_idx, pad0, pad1;$/;"	m	struct:__anon39::__anon45
cmd_type	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, count, adrlo, adrhi;$/;"	m	struct:__anon39::__anon42
cmd_type	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, count, adrlo, adrhi_flags;$/;"	m	struct:__anon39::__anon48
cmd_type	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, count, reglo, reghi;$/;"	m	struct:__anon39::__anon41
cmd_type	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, flags, pad0, pad1;$/;"	m	struct:__anon31::__anon38
cmd_type	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, flags, pad0, pad1;$/;"	m	struct:__anon39::__anon46
cmd_type	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, offset, stride, count;$/;"	m	struct:__anon31::__anon34
cmd_type	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, offset, stride, count;$/;"	m	struct:__anon31::__anon35
cmd_type	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, packet, pad0, pad1;$/;"	m	struct:__anon39::__anon43
cmd_type	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, packet;$/;"	m	struct:__anon39::__anon44
cmd_type	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, packet_id, pad0, pad1;$/;"	m	struct:__anon31::__anon33
cmd_type	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, pad0, pad1, pad2;$/;"	m	struct:__anon31::__anon32
cmd_type	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, pad0, pad1, pad2;$/;"	m	struct:__anon39::__anon40
cmd_type	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, reg, n_bufs, flags;$/;"	m	struct:__anon39::__anon47
cob_size	./include/drm/savage_drm.h	/^	unsigned int cob_size;$/;"	m	struct:drm_savage_init
color	./include/drm/drm_mode.h	/^	__u32 color;$/;"	m	struct:drm_mode_fb_dirty_cmd
color_key	./include/drm/i915_drm.h	/^	__u32 color_key;$/;"	m	struct:drm_intel_overlay_attrs
color_key	./include/drm/vmwgfx_drm.h	/^	uint32_t color_key;$/;"	m	struct:drm_vmw_control_stream_arg
color_mask	./include/drm/mga_drm.h	/^	unsigned int color_mask;$/;"	m	struct:drm_mga_clear
color_mask	./include/drm/r128_drm.h	/^	unsigned int color_mask;$/;"	m	struct:drm_r128_clear
color_mask	./include/drm/radeon_drm.h	/^	unsigned int color_mask;$/;"	m	struct:drm_radeon_clear
command_size	./include/drm/vmwgfx_drm.h	/^	uint32_t command_size;$/;"	m	struct:drm_vmw_execbuf_arg
commands	./include/drm/vmwgfx_drm.h	/^	uint64_t commands;$/;"	m	struct:drm_vmw_execbuf_arg
commfd	./tests/auth.c	/^int commfd[2];$/;"	v
commfd	./tests/lock.c	/^int commfd[2];$/;"	v
compare_batch	./intel/test_decode.c	/^compare_batch(struct drm_intel_decode *ctx, const char *batch_filename)$/;"	f	file:
compute_dist	./xf86drmHash.c	/^static void compute_dist(HashTablePtr table)$/;"	f	file:
con_id	./tests/modetest/modetest.c	/^	uint32_t con_id;  \/* the id of connector to bind to *\/$/;"	m	struct:plane	file:
connection	./include/drm/drm_mode.h	/^	__u32 connection;$/;"	m	struct:drm_mode_get_connector
connection	./xf86drm.c	/^} connection[DRM_MAX_FDS];$/;"	v	typeref:struct:__anon92	file:
connection	./xf86drmMode.h	/^	drmModeConnection connection;$/;"	m	struct:_drmModeConnector
connector	./tests/modetest/modetest.c	/^struct connector {$/;"	s	file:
connector_find_mode	./tests/modetest/modetest.c	/^connector_find_mode(struct connector *c)$/;"	f	file:
connector_id	./include/drm/drm_mode.h	/^	__u32 connector_id; \/**< Id *\/$/;"	m	struct:drm_mode_get_connector
connector_id	./include/drm/drm_mode.h	/^	__u32 connector_id;$/;"	m	struct:drm_mode_connector_set_property
connector_id	./include/drm/drm_mode.h	/^	__u32 connector_id;$/;"	m	struct:drm_mode_mode_cmd
connector_id	./xf86drmMode.h	/^	uint32_t connector_id;$/;"	m	struct:_drmModeConnector
connector_id_ptr	./include/drm/drm_mode.h	/^	__u64 connector_id_ptr;$/;"	m	struct:drm_mode_card_res
connector_type	./include/drm/drm_mode.h	/^	__u32 connector_type;$/;"	m	struct:drm_mode_get_connector
connector_type	./xf86drmMode.h	/^	uint32_t connector_type;$/;"	m	struct:_drmModeConnector
connector_type_id	./include/drm/drm_mode.h	/^	__u32 connector_type_id;$/;"	m	struct:drm_mode_get_connector
connector_type_id	./xf86drmMode.h	/^	uint32_t connector_type_id;$/;"	m	struct:_drmModeConnector
connectors	./tests/modeprint/modeprint.c	/^int connectors;$/;"	v
connectors	./xf86drmMode.h	/^	uint32_t *connectors;$/;"	m	struct:_drmModeRes
constant_color_c	./include/drm/r128_drm.h	/^	unsigned int constant_color_c;$/;"	m	struct:__anon19
container_of	./tests/radeon/list.h	105;"	d
context	./include/drm/drm.h	/^	int context;			  \/**< Context handle *\/$/;"	m	struct:drm_dma
context	./include/drm/drm.h	/^	int context;$/;"	m	struct:drm_lock
context	./include/drm/radeon_drm.h	/^	drm_radeon_context_regs_t context;$/;"	m	struct:__anon54
context	./include/drm/sis_drm.h	/^	int context;$/;"	m	struct:__anon11
context	./include/drm/via_drm.h	/^	__u32 context;$/;"	m	struct:__anon64
context	./xf86drm.h	/^    drm_context_t    context;  	  \/**< Context handle *\/$/;"	m	struct:_drmDMAReq
context2	./include/drm/radeon_drm.h	/^	drm_radeon_context2_regs_t context2;$/;"	m	struct:__anon54
context_state	./include/drm/mach64_drm.h	/^	drm_mach64_context_regs_t context_state;$/;"	m	struct:drm_mach64_sarea
context_state	./include/drm/mga_drm.h	/^	drm_mga_context_regs_t context_state;$/;"	m	struct:_drm_mga_sarea
context_state	./include/drm/r128_drm.h	/^	drm_r128_context_regs_t context_state;$/;"	m	struct:drm_r128_sarea
context_state	./include/drm/radeon_drm.h	/^	drm_radeon_context_regs_t context_state;$/;"	m	struct:__anon55
contexts	./include/drm/drm.h	/^	struct drm_ctx *contexts;$/;"	m	struct:drm_ctx_res	typeref:struct:drm_ctx_res::drm_ctx
contrast	./include/drm/i915_drm.h	/^	__u32 contrast;$/;"	m	struct:drm_intel_overlay_attrs
cookie_valid	./include/drm/vmwgfx_drm.h	/^	int32_t cookie_valid;$/;"	m	struct:drm_vmw_fence_wait_arg
count	./include/drm/drm.h	/^	int count;		  \/**< Length of user-space structures *\/$/;"	m	struct:drm_list
count	./include/drm/drm.h	/^	int count;		 \/**< Number of buffers of this size *\/$/;"	m	struct:drm_buf_desc
count	./include/drm/drm.h	/^	int count;		\/**< Entries in list *\/$/;"	m	struct:drm_buf_info
count	./include/drm/drm.h	/^	int count;		\/**< Length of the buffer list *\/$/;"	m	struct:drm_buf_map
count	./include/drm/drm.h	/^	int count;$/;"	m	struct:drm_buf_free
count	./include/drm/drm.h	/^	int count;$/;"	m	struct:drm_ctx_res
count	./include/drm/drm.h	/^	unsigned long count;$/;"	m	struct:drm_stats
count	./include/drm/r128_drm.h	/^	int count;		\/* Number of vertices in buffer *\/$/;"	m	struct:drm_r128_vertex
count	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, addr_lo, addr_hi, count;$/;"	m	struct:__anon31::__anon36
count	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, count, adrlo, adrhi;$/;"	m	struct:__anon39::__anon42
count	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, count, adrlo, adrhi_flags;$/;"	m	struct:__anon39::__anon48
count	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, count, reglo, reghi;$/;"	m	struct:__anon39::__anon41
count	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, offset, stride, count;$/;"	m	struct:__anon31::__anon34
count	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, offset, stride, count;$/;"	m	struct:__anon31::__anon35
count	./include/drm/radeon_drm.h	/^		unsigned short count;	\/* amount of packet2 to emit *\/$/;"	m	struct:__anon39::__anon44
count	./include/drm/radeon_drm.h	/^	int count;		\/* Number of vertices in buffer *\/$/;"	m	struct:drm_radeon_vertex
count	./include/drm/savage_drm.h	/^		unsigned short count;	\/* number of consecutive registers *\/$/;"	m	struct:drm_savage_cmd_header::__anon26
count	./include/drm/savage_drm.h	/^		unsigned short count;	\/* number of indices that follow *\/$/;"	m	struct:drm_savage_cmd_header::__anon28
count	./include/drm/savage_drm.h	/^		unsigned short count;	\/* number of vertices *\/$/;"	m	struct:drm_savage_cmd_header::__anon27
count	./include/drm/savage_drm.h	/^	unsigned int count;$/;"	m	struct:drm_savage_event
count	./intel/intel_decode.c	/^	uint32_t count;$/;"	m	struct:drm_intel_decode	file:
count	./xf86drm.h	/^    int              count;	  \/**< Number of buffers described in list *\/$/;"	m	struct:_drmBufInfo
count	./xf86drm.h	/^    int              count;	  \/**< Number of buffers mapped *\/$/;"	m	struct:_drmBufMap
count	./xf86drm.h	/^    int              count;	  \/**< Number of buffers of this size *\/$/;"	m	struct:_drmBufDesc
count	./xf86drm.h	/^    unsigned long count;	     \/**< Number of data *\/$/;"	m	struct:_drmStats
count	./xf86drmSL.c	/^    int              count;$/;"	m	struct:SkipList	file:
count_blobs	./xf86drmMode.h	/^	int count_blobs;$/;"	m	struct:_drmModeProperty
count_connectors	./include/drm/drm_mode.h	/^	__u32 count_connectors;$/;"	m	struct:drm_mode_card_res
count_connectors	./include/drm/drm_mode.h	/^	__u32 count_connectors;$/;"	m	struct:drm_mode_crtc
count_connectors	./xf86drmMode.h	/^	int count_connectors;$/;"	m	struct:_drmModeRes
count_crtcs	./include/drm/drm_mode.h	/^	__u32 count_crtcs;$/;"	m	struct:drm_mode_card_res
count_crtcs	./xf86drmMode.h	/^	int count_crtcs;$/;"	m	struct:_drmModeRes
count_encoders	./include/drm/drm_mode.h	/^	__u32 count_encoders;$/;"	m	struct:drm_mode_card_res
count_encoders	./include/drm/drm_mode.h	/^	__u32 count_encoders;$/;"	m	struct:drm_mode_get_connector
count_encoders	./xf86drmMode.h	/^	int count_encoders;$/;"	m	struct:_drmModeConnector
count_encoders	./xf86drmMode.h	/^	int count_encoders;$/;"	m	struct:_drmModeRes
count_entries	./xf86drmHash.c	/^static int count_entries(HashBucketPtr bucket)$/;"	f	file:
count_enum_blobs	./include/drm/drm_mode.h	/^	__u32 count_enum_blobs;$/;"	m	struct:drm_mode_get_property
count_enums	./xf86drmMode.h	/^	int count_enums;$/;"	m	struct:_drmModeProperty
count_fbs	./include/drm/drm_mode.h	/^	__u32 count_fbs;$/;"	m	struct:drm_mode_card_res
count_fbs	./xf86drmMode.h	/^	int count_fbs;$/;"	m	struct:_drmModeRes
count_format_types	./include/drm/drm_mode.h	/^	__u32 count_format_types;$/;"	m	struct:drm_mode_get_plane
count_formats	./xf86drmMode.h	/^	uint32_t count_formats;$/;"	m	struct:_drmModePlane
count_modes	./include/drm/drm_mode.h	/^	__u32 count_modes;$/;"	m	struct:drm_mode_get_connector
count_modes	./xf86drmMode.h	/^	int count_modes;$/;"	m	struct:_drmModeConnector
count_planes	./include/drm/drm_mode.h	/^	__u32 count_planes;$/;"	m	struct:drm_mode_get_plane_res
count_planes	./xf86drmMode.h	/^	uint32_t count_planes;$/;"	m	struct:_drmModePlaneRes
count_props	./include/drm/drm_mode.h	/^	__u32 count_props;$/;"	m	struct:drm_mode_get_connector
count_props	./xf86drmMode.h	/^	int count_props;$/;"	m	struct:_drmModeConnector
count_values	./include/drm/drm_mode.h	/^	__u32 count_values;$/;"	m	struct:drm_mode_get_property
count_values	./xf86drmMode.h	/^	int count_values;$/;"	m	struct:_drmModeProperty
cp_mode	./include/drm/radeon_drm.h	/^	int cp_mode;$/;"	m	struct:drm_radeon_init
cpp	./include/drm/i830_drm.h	/^	unsigned int cpp;$/;"	m	struct:_drm_i830_init
cpp	./include/drm/i915_drm.h	/^	unsigned int cpp;$/;"	m	struct:_drm_i915_init
create_grey_buffer	./tests/modetest/modetest.c	/^create_grey_buffer(struct kms_driver *kms,$/;"	f	file:
create_test_buffer	./tests/modetest/modetest.c	/^create_test_buffer(struct kms_driver *kms,$/;"	f	file:
cref	./radeon/radeon_bo_int.h	/^    unsigned                    cref;$/;"	m	struct:radeon_bo_int
crelocs	./radeon/radeon_cs_int.h	/^    unsigned                    crelocs;$/;"	m	struct:radeon_cs_int
crtc	./include/drm/drm.h	/^	__u32 crtc;$/;"	m	struct:drm_modeset_ctl
crtc	./tests/modetest/modetest.c	/^	int crtc;$/;"	m	struct:connector	file:
crtc2_base	./include/drm/radeon_drm.h	/^	int crtc2_base;		\/* CRTC2 frame offset *\/$/;"	m	struct:__anon55
crtc_h	./include/drm/drm_mode.h	/^	__u32 crtc_w, crtc_h;$/;"	m	struct:drm_mode_set_plane
crtc_id	./include/drm/drm_mode.h	/^	__u32 crtc_id; \/**< Id *\/$/;"	m	struct:drm_mode_crtc
crtc_id	./include/drm/drm_mode.h	/^	__u32 crtc_id; \/**< Id of crtc *\/$/;"	m	struct:drm_mode_get_encoder
crtc_id	./include/drm/drm_mode.h	/^	__u32 crtc_id;$/;"	m	struct:drm_mode_crtc_lut
crtc_id	./include/drm/drm_mode.h	/^	__u32 crtc_id;$/;"	m	struct:drm_mode_crtc_page_flip
crtc_id	./include/drm/drm_mode.h	/^	__u32 crtc_id;$/;"	m	struct:drm_mode_cursor
crtc_id	./include/drm/drm_mode.h	/^	__u32 crtc_id;$/;"	m	struct:drm_mode_get_plane
crtc_id	./include/drm/drm_mode.h	/^	__u32 crtc_id;$/;"	m	struct:drm_mode_set_plane
crtc_id	./include/drm/i915_drm.h	/^	__u32 crtc_id;$/;"	m	struct:drm_i915_get_pipe_from_crtc_id
crtc_id	./include/drm/i915_drm.h	/^	__u32 crtc_id;$/;"	m	struct:drm_intel_overlay_put_image
crtc_id	./include/drm/vmwgfx_drm.h	/^	uint32_t crtc_id;$/;"	m	struct:drm_vmw_cursor_bypass_arg
crtc_id	./xf86drmMode.h	/^	uint32_t crtc_id;$/;"	m	struct:_drmModeCrtc
crtc_id	./xf86drmMode.h	/^	uint32_t crtc_id;$/;"	m	struct:_drmModeEncoder
crtc_id	./xf86drmMode.h	/^	uint32_t crtc_id;$/;"	m	struct:_drmModePlane
crtc_id_ptr	./include/drm/drm_mode.h	/^	__u64 crtc_id_ptr;$/;"	m	struct:drm_mode_card_res
crtc_w	./include/drm/drm_mode.h	/^	__u32 crtc_w, crtc_h;$/;"	m	struct:drm_mode_set_plane
crtc_x	./include/drm/drm_mode.h	/^	__s32 crtc_x, crtc_y;$/;"	m	struct:drm_mode_set_plane
crtc_x	./xf86drmMode.h	/^	uint32_t crtc_x, crtc_y;$/;"	m	struct:_drmModePlane
crtc_y	./include/drm/drm_mode.h	/^	__s32 crtc_x, crtc_y;$/;"	m	struct:drm_mode_set_plane
crtc_y	./xf86drmMode.h	/^	uint32_t crtc_x, crtc_y;$/;"	m	struct:_drmModePlane
crtcs	./tests/modeprint/modeprint.c	/^int crtcs;$/;"	v
crtcs	./xf86drmMode.h	/^	uint32_t *crtcs;$/;"	m	struct:_drmModeRes
cs	./radeon/radeon_cs_gem.c	/^    struct drm_radeon_cs        cs;$/;"	m	struct:cs_gem	typeref:struct:cs_gem::drm_radeon_cs	file:
cs_begin	./radeon/radeon_cs_int.h	/^    int (*cs_begin)(struct radeon_cs_int *cs,$/;"	m	struct:radeon_cs_funcs
cs_create	./radeon/radeon_cs_int.h	/^    struct radeon_cs_int *(*cs_create)(struct radeon_cs_manager *csm,$/;"	m	struct:radeon_cs_funcs	typeref:struct:radeon_cs_funcs::cs_create
cs_destroy	./radeon/radeon_cs_int.h	/^    int (*cs_destroy)(struct radeon_cs_int *cs);$/;"	m	struct:radeon_cs_funcs
cs_emit	./radeon/radeon_cs_int.h	/^    int (*cs_emit)(struct radeon_cs_int *cs);$/;"	m	struct:radeon_cs_funcs
cs_end	./radeon/radeon_cs_int.h	/^    int (*cs_end)(struct radeon_cs_int *cs,$/;"	m	struct:radeon_cs_funcs
cs_erase	./radeon/radeon_cs_int.h	/^    int (*cs_erase)(struct radeon_cs_int *cs);$/;"	m	struct:radeon_cs_funcs
cs_gem	./radeon/radeon_cs_gem.c	/^struct cs_gem {$/;"	s	file:
cs_gem_begin	./radeon/radeon_cs_gem.c	/^static int cs_gem_begin(struct radeon_cs_int *cs,$/;"	f	file:
cs_gem_create	./radeon/radeon_cs_gem.c	/^static struct radeon_cs_int *cs_gem_create(struct radeon_cs_manager *csm,$/;"	f	file:
cs_gem_destroy	./radeon/radeon_cs_gem.c	/^static int cs_gem_destroy(struct radeon_cs_int *cs)$/;"	f	file:
cs_gem_dump_bof	./radeon/radeon_cs_gem.c	/^static void cs_gem_dump_bof(struct radeon_cs_int *cs)$/;"	f	file:
cs_gem_emit	./radeon/radeon_cs_gem.c	/^static int cs_gem_emit(struct radeon_cs_int *cs)$/;"	f	file:
cs_gem_end	./radeon/radeon_cs_gem.c	/^static int cs_gem_end(struct radeon_cs_int *cs,$/;"	f	file:
cs_gem_erase	./radeon/radeon_cs_gem.c	/^static int cs_gem_erase(struct radeon_cs_int *cs)$/;"	f	file:
cs_gem_need_flush	./radeon/radeon_cs_gem.c	/^static int cs_gem_need_flush(struct radeon_cs_int *cs)$/;"	f	file:
cs_gem_print	./radeon/radeon_cs_gem.c	/^static void cs_gem_print(struct radeon_cs_int *cs, FILE *file)$/;"	f	file:
cs_gem_write_reloc	./radeon/radeon_cs_gem.c	/^static int cs_gem_write_reloc(struct radeon_cs_int *cs,$/;"	f	file:
cs_id	./include/drm/radeon_drm.h	/^	uint32_t		cs_id;$/;"	m	struct:drm_radeon_cs
cs_id_source	./radeon/radeon_cs_gem.c	/^static uint32_t cs_id_source = 0;$/;"	v	file:
cs_need_flush	./radeon/radeon_cs_int.h	/^    int (*cs_need_flush)(struct radeon_cs_int *cs);$/;"	m	struct:radeon_cs_funcs
cs_print	./radeon/radeon_cs_int.h	/^    void (*cs_print)(struct radeon_cs_int *cs, FILE *file);$/;"	m	struct:radeon_cs_funcs
cs_reloc_gem	./radeon/radeon_cs_gem.c	/^struct cs_reloc_gem {$/;"	s	file:
cs_write_reloc	./radeon/radeon_cs_int.h	/^    int (*cs_write_reloc)(struct radeon_cs_int *cs,$/;"	m	struct:radeon_cs_funcs
csm	./radeon/radeon_cs_int.h	/^    struct radeon_cs_manager    *csm;$/;"	m	struct:radeon_cs_int	typeref:struct:radeon_cs_int::radeon_cs_manager
ctx	./nouveau/nouveau_drmif.h	/^	drm_context_t ctx;$/;"	m	struct:nouveau_device_priv
ctxOwner	./include/drm/i810_drm.h	/^	int ctxOwner;		\/* last context to upload state *\/$/;"	m	struct:_drm_i810_sarea
ctxOwner	./include/drm/i830_drm.h	/^	int ctxOwner;		\/* last context to upload state *\/$/;"	m	struct:_drm_i830_sarea
ctxOwner	./include/drm/i915_drm.h	/^	int ctxOwner;		\/* last context to upload state *\/$/;"	m	struct:_drm_i915_sarea
ctxOwner	./include/drm/mga_drm.h	/^	int ctxOwner;$/;"	m	struct:_drm_mga_sarea
ctxOwner	./include/drm/savage_drm.h	/^	int ctxOwner;$/;"	m	struct:_drm_savage_sarea
ctxOwner	./include/drm/via_drm.h	/^	int ctxOwner;		\/* last context to upload state *\/$/;"	m	struct:_drm_via_sarea
ctx_id	./include/drm/drm.h	/^	unsigned int ctx_id;	 \/**< Context requesting private mapping *\/$/;"	m	struct:drm_ctx_priv_map
ctx_owner	./include/drm/mach64_drm.h	/^	int ctx_owner;$/;"	m	struct:drm_mach64_sarea
ctx_owner	./include/drm/r128_drm.h	/^	int ctx_owner;$/;"	m	struct:drm_r128_sarea
ctx_owner	./include/drm/radeon_drm.h	/^	int ctx_owner;$/;"	m	struct:__anon55
cur	./nouveau/nouveau_channel.h	/^	uint32_t *cur;$/;"	m	struct:nouveau_channel
curBusID	./tests/ttmtest/src/ttmtest.c	/^    char *curBusID;$/;"	m	struct:__anon90	file:
cur_gmr_id	./include/drm/vmwgfx_drm.h	/^	uint32_t cur_gmr_id;$/;"	m	struct:drm_vmw_dmabuf_rep
cur_gmr_offset	./include/drm/vmwgfx_drm.h	/^	uint32_t cur_gmr_offset;$/;"	m	struct:drm_vmw_dmabuf_rep
current	./nouveau/nouveau_private.h	/^	int current;$/;"	m	struct:nouveau_pushbuf_priv
current_fb_id	./tests/modetest/modetest.c	/^	unsigned int fb_id[2], current_fb_id;$/;"	m	struct:connector	file:
current_offset	./nouveau/nouveau_private.h	/^	int current_offset;$/;"	m	struct:nouveau_pushbuf_priv
data	./include/drm/drm.h	/^	unsigned long long data;$/;"	m	struct:drm_update_draw
data	./include/drm/drm.h	/^	} data[15];$/;"	m	struct:drm_stats	typeref:struct:drm_stats::__anon72
data	./include/drm/drm_mode.h	/^	__u64 data;$/;"	m	struct:drm_mode_get_blob
data	./include/drm/nouveau_drm.h	/^	uint32_t data;$/;"	m	struct:drm_nouveau_gem_pushbuf_reloc
data	./include/drm/radeon_drm.h	/^	const void *data;$/;"	m	struct:drm_radeon_tex_image
data	./intel/intel_decode.c	/^	uint32_t *data;$/;"	m	struct:drm_intel_decode	file:
data	./tests/radeon/rbo.h	/^    void                *data;$/;"	m	struct:rbo
data	./xf86drm.h	/^    } data[15];$/;"	m	struct:_drmStats	typeref:struct:_drmStats::__anon1
data	./xf86drmMode.h	/^	void *data;$/;"	m	struct:_drmModePropertyBlob
data_ptr	./include/drm/i915_drm.h	/^	__u64 data_ptr;$/;"	m	struct:drm_i915_gem_pread
data_ptr	./include/drm/i915_drm.h	/^	__u64 data_ptr;$/;"	m	struct:drm_i915_gem_pwrite
data_ptr	./include/drm/radeon_drm.h	/^	uint64_t data_ptr;$/;"	m	struct:drm_radeon_gem_pread
data_ptr	./include/drm/radeon_drm.h	/^	uint64_t data_ptr;$/;"	m	struct:drm_radeon_gem_pwrite
date	./include/drm/drm.h	/^	char *date;	  \/**< User-space buffer to hold date *\/$/;"	m	struct:drm_version
date	./xf86drm.h	/^    char    *date;                \/**< User-space buffer to hold date *\/$/;"	m	struct:_drmVersion
date_len	./include/drm/drm.h	/^	size_t date_len;	  \/**< Length of date buffer *\/$/;"	m	struct:drm_version
date_len	./xf86drm.h	/^    int     date_len;             \/**< Length of date buffer *\/$/;"	m	struct:_drmVersion
ddxDriverMajor	./tests/ttmtest/src/ttmtest.c	/^    int ddxDriverMajor;$/;"	m	struct:__anon90	file:
ddxDriverMinor	./tests/ttmtest/src/ttmtest.c	/^    int ddxDriverMinor;$/;"	m	struct:__anon90	file:
ddxDriverPatch	./tests/ttmtest/src/ttmtest.c	/^    int ddxDriverPatch;$/;"	m	struct:__anon90	file:
debug	./intel/intel_bufmgr_fake.c	/^	int debug;$/;"	m	struct:_bufmgr_fake	file:
debug	./intel/intel_bufmgr_priv.h	/^	int debug;$/;"	m	struct:_drm_intel_bufmgr
debug_buffer	./include/drm/vmwgfx_drm.h	/^	uint64_t debug_buffer;$/;"	m	struct:drm_vmw_fifo_debug_arg
debug_buffer_size	./include/drm/vmwgfx_drm.h	/^	uint32_t debug_buffer_size;$/;"	m	struct:drm_vmw_fifo_debug_arg
debug_print	./xf86drm.h	/^  int (*debug_print)(const char *format, va_list ap);$/;"	m	struct:_drmServerInfo
decode_2d	./intel/intel_decode.c	/^decode_2d(struct drm_intel_decode *ctx)$/;"	f	file:
decode_2d_br00	./intel/intel_decode.c	/^decode_2d_br00(struct drm_intel_decode *ctx, const char *cmd)$/;"	f	file:
decode_2d_br01	./intel/intel_decode.c	/^decode_2d_br01(struct drm_intel_decode *ctx)$/;"	f	file:
decode_3d	./intel/intel_decode.c	/^decode_3d(struct drm_intel_decode *ctx)$/;"	f	file:
decode_3d_1c	./intel/intel_decode.c	/^decode_3d_1c(struct drm_intel_decode *ctx)$/;"	f	file:
decode_3d_1d	./intel/intel_decode.c	/^decode_3d_1d(struct drm_intel_decode *ctx)$/;"	f	file:
decode_3d_965	./intel/intel_decode.c	/^decode_3d_965(struct drm_intel_decode *ctx)$/;"	f	file:
decode_3d_i830	./intel/intel_decode.c	/^decode_3d_i830(struct drm_intel_decode *ctx)$/;"	f	file:
decode_3d_primitive	./intel/intel_decode.c	/^decode_3d_primitive(struct drm_intel_decode *ctx)$/;"	f	file:
decode_MI_WAIT_FOR_EVENT	./intel/intel_decode.c	/^decode_MI_WAIT_FOR_EVENT(struct drm_intel_decode *ctx)$/;"	f	file:
decode_blend_fact	./intel/intel_decode.c	/^decode_blend_fact(uint32_t op)$/;"	f	file:
decode_compare_func	./intel/intel_decode.c	/^decode_compare_func(uint32_t op)$/;"	f	file:
decode_mi	./intel/intel_decode.c	/^decode_mi(struct drm_intel_decode *ctx)$/;"	f	file:
decode_sample_filter	./intel/intel_decode.c	/^decode_sample_filter(uint32_t mode)$/;"	f	file:
decode_stencil_op	./intel/intel_decode.c	/^decode_stencil_op(uint32_t op)$/;"	f	file:
decode_tex_coord_mode	./intel/intel_decode.c	/^decode_tex_coord_mode(uint32_t mode)$/;"	f	file:
delay	./include/drm/radeon_drm.h	/^	} delay;$/;"	m	union:__anon39	typeref:struct:__anon39::__anon44
delta	./include/drm/i915_drm.h	/^	__u32 delta;$/;"	m	struct:drm_i915_gem_relocation_entry
delta	./intel/intel_bufmgr_fake.c	/^	uint32_t delta;$/;"	m	struct:fake_buffer_reloc	file:
delta_dx	./include/drm/mga_drm.h	/^	int delta_dx, delta_dy;$/;"	m	struct:_drm_mga_blit
delta_dy	./include/drm/mga_drm.h	/^	int delta_dx, delta_dy;$/;"	m	struct:_drm_mga_blit
delta_sx	./include/drm/mga_drm.h	/^	int delta_sx, delta_sy;$/;"	m	struct:_drm_mga_blit
delta_sy	./include/drm/mga_drm.h	/^	int delta_sx, delta_sy;$/;"	m	struct:_drm_mga_blit
depth	./include/drm/drm_mode.h	/^	__u32 depth;$/;"	m	struct:drm_mode_fb_cmd
depth	./include/drm/vmwgfx_drm.h	/^	uint32_t depth;$/;"	m	struct:drm_vmw_size
depth	./xf86drmMode.h	/^	uint32_t depth;$/;"	m	struct:_drmModeFB
depth_bo_handle	./include/drm/i915_drm.h	/^	__u32 depth_bo_handle;$/;"	m	struct:_drm_i915_sarea
depth_boxes	./include/drm/radeon_drm.h	/^	drm_radeon_clear_rect_t *depth_boxes;$/;"	m	struct:drm_radeon_clear
depth_bpp	./include/drm/mach64_drm.h	/^	unsigned int depth_bpp;$/;"	m	struct:drm_mach64_init
depth_bpp	./include/drm/r128_drm.h	/^	unsigned int depth_bpp;$/;"	m	struct:drm_r128_init
depth_bpp	./include/drm/radeon_drm.h	/^	unsigned int depth_bpp;$/;"	m	struct:drm_radeon_init
depth_bpp	./include/drm/savage_drm.h	/^	unsigned int depth_bpp;$/;"	m	struct:drm_savage_init
depth_cpp	./include/drm/mga_drm.h	/^	unsigned int depth_cpp;$/;"	m	struct:drm_mga_init
depth_handle	./include/drm/i915_drm.h	/^	drm_handle_t depth_handle;$/;"	m	struct:_drm_i915_sarea
depth_mask	./include/drm/mga_drm.h	/^	unsigned int depth_mask;$/;"	m	struct:drm_mga_clear
depth_mask	./include/drm/r128_drm.h	/^	unsigned int depth_mask;$/;"	m	struct:drm_r128_clear
depth_mask	./include/drm/radeon_drm.h	/^	unsigned int depth_mask;	\/* misnamed field:  should be stencil *\/$/;"	m	struct:drm_radeon_clear
depth_offset	./include/drm/i810_drm.h	/^	unsigned int depth_offset;$/;"	m	struct:_drm_i810_init
depth_offset	./include/drm/i810_drm.h	/^	unsigned int depth_offset;$/;"	m	struct:_drm_i810_pre12_init
depth_offset	./include/drm/i830_drm.h	/^	unsigned int depth_offset;$/;"	m	struct:_drm_i830_init
depth_offset	./include/drm/i915_drm.h	/^	int depth_offset;$/;"	m	struct:_drm_i915_sarea
depth_offset	./include/drm/i915_drm.h	/^	unsigned int depth_offset;$/;"	m	struct:_drm_i915_init
depth_offset	./include/drm/mach64_drm.h	/^	unsigned int depth_offset, depth_pitch;$/;"	m	struct:drm_mach64_init
depth_offset	./include/drm/mga_drm.h	/^	unsigned int depth_offset, depth_pitch;$/;"	m	struct:drm_mga_init
depth_offset	./include/drm/r128_drm.h	/^	unsigned int depth_offset, depth_pitch;$/;"	m	struct:drm_r128_init
depth_offset	./include/drm/radeon_drm.h	/^	unsigned int depth_offset, depth_pitch;$/;"	m	struct:drm_radeon_init
depth_offset	./include/drm/savage_drm.h	/^	unsigned int depth_offset, depth_pitch;$/;"	m	struct:drm_savage_init
depth_pitch	./include/drm/i830_drm.h	/^	unsigned int depth_pitch;$/;"	m	struct:_drm_i830_init
depth_pitch	./include/drm/i915_drm.h	/^	unsigned int depth_pitch;$/;"	m	struct:_drm_i915_init
depth_pitch	./include/drm/mach64_drm.h	/^	unsigned int depth_offset, depth_pitch;$/;"	m	struct:drm_mach64_init
depth_pitch	./include/drm/mga_drm.h	/^	unsigned int depth_offset, depth_pitch;$/;"	m	struct:drm_mga_init
depth_pitch	./include/drm/r128_drm.h	/^	unsigned int depth_offset, depth_pitch;$/;"	m	struct:drm_r128_init
depth_pitch	./include/drm/radeon_drm.h	/^	unsigned int depth_offset, depth_pitch;$/;"	m	struct:drm_radeon_init
depth_pitch	./include/drm/savage_drm.h	/^	unsigned int depth_offset, depth_pitch;$/;"	m	struct:drm_savage_init
depth_size	./include/drm/i915_drm.h	/^	int depth_size;$/;"	m	struct:_drm_i915_sarea
depth_tiled	./include/drm/i915_drm.h	/^	unsigned int depth_tiled;$/;"	m	struct:_drm_i915_sarea
desc	./include/drm/drm.h	/^	char *desc;	  \/**< User-space buffer to hold desc *\/$/;"	m	struct:drm_version
desc	./xf86drm.h	/^    char    *desc;                \/**< User-space buffer to hold desc *\/$/;"	m	struct:_drmVersion
desc_len	./include/drm/drm.h	/^	size_t desc_len;	  \/**< Length of desc buffer *\/$/;"	m	struct:drm_version
desc_len	./xf86drm.h	/^    int     desc_len;	          \/**< Length of desc buffer *\/$/;"	m	struct:_drmVersion
desiredTileStride	./xf86mm.h	/^    unsigned desiredTileStride;$/;"	m	struct:_drmBO
dest_pitch	./include/drm/mga_drm.h	/^	int source_pitch, dest_pitch;$/;"	m	struct:_drm_mga_blit
destroy	./intel/intel_bufmgr_priv.h	/^	void (*destroy) (drm_intel_bufmgr *bufmgr);$/;"	m	struct:_drm_intel_bufmgr
destroy	./libkms/internal.h	/^	int (*destroy)(struct kms_driver *kms);$/;"	m	struct:kms_driver
dev	./omap/omap_drm.c	/^	struct omap_device	*dev;$/;"	m	struct:omap_bo	typeref:struct:omap_bo::omap_device	file:
device	./nouveau/nouveau_bo.h	/^	struct nouveau_device *device;$/;"	m	struct:nouveau_bo	typeref:struct:nouveau_bo::nouveau_device
device	./nouveau/nouveau_channel.h	/^	struct nouveau_device *device;$/;"	m	struct:nouveau_channel	typeref:struct:nouveau_channel::nouveau_device
device_id	./radeon/radeon_cs_gem.c	/^    uint32_t                    device_id;$/;"	m	struct:radeon_cs_manager_gem	file:
device_id	./radeon/radeon_surface.c	/^    uint32_t                    device_id;$/;"	m	struct:radeon_surface_manager	file:
devid	./intel/intel_decode.c	/^	uint32_t devid;$/;"	m	struct:drm_intel_decode	file:
devnum	./include/drm/drm.h	/^	int devnum;	\/**< device number *\/$/;"	m	struct:drm_irq_busid
did_not_fit	./include/drm/vmwgfx_drm.h	/^	int32_t did_not_fit;$/;"	m	struct:drm_vmw_fifo_debug_arg
dirty	./include/drm/i810_drm.h	/^	unsigned int dirty;$/;"	m	struct:_drm_i810_sarea
dirty	./include/drm/i830_drm.h	/^	unsigned int dirty;$/;"	m	struct:_drm_i830_sarea
dirty	./include/drm/mach64_drm.h	/^	unsigned int dirty;$/;"	m	struct:drm_mach64_sarea
dirty	./include/drm/mga_drm.h	/^	unsigned int dirty;$/;"	m	struct:_drm_mga_sarea
dirty	./include/drm/r128_drm.h	/^	unsigned int dirty;$/;"	m	struct:drm_r128_sarea
dirty	./include/drm/radeon_drm.h	/^	unsigned int dirty;$/;"	m	struct:__anon54
dirty	./include/drm/radeon_drm.h	/^	unsigned int dirty;$/;"	m	struct:__anon55
dirty	./include/drm/via_drm.h	/^	unsigned int dirty;$/;"	m	struct:_drm_via_sarea
dirty	./intel/intel_bufmgr_fake.c	/^	unsigned dirty:1;$/;"	m	struct:_drm_intel_bo_fake	file:
discard	./include/drm/i810_drm.h	/^	int discard;		\/* client is finished with the buffer? *\/$/;"	m	struct:_drm_i810_vertex
discard	./include/drm/i830_drm.h	/^	int discard;		\/* client is finished with the buffer? *\/$/;"	m	struct:_drm_i830_vertex
discard	./include/drm/mach64_drm.h	/^	int discard;		\/* Client finished with buffer? *\/$/;"	m	struct:drm_mach64_vertex
discard	./include/drm/mga_drm.h	/^	int discard;		\/* client finished with buffer?  *\/$/;"	m	struct:drm_mga_indices
discard	./include/drm/mga_drm.h	/^	int discard;		\/* client finished with buffer?  *\/$/;"	m	struct:drm_mga_vertex
discard	./include/drm/r128_drm.h	/^	int discard;		\/* Client finished with buffer? *\/$/;"	m	struct:drm_r128_indices
discard	./include/drm/r128_drm.h	/^	int discard;		\/* Client finished with buffer? *\/$/;"	m	struct:drm_r128_vertex
discard	./include/drm/r128_drm.h	/^	int discard;$/;"	m	struct:drm_r128_indirect
discard	./include/drm/radeon_drm.h	/^	int discard;		\/* Client finished with buffer? *\/$/;"	m	struct:drm_radeon_indices
discard	./include/drm/radeon_drm.h	/^	int discard;		\/* Client finished with buffer? *\/$/;"	m	struct:drm_radeon_vertex
discard	./include/drm/radeon_drm.h	/^	int discard;		\/* Client finished with buffer? *\/$/;"	m	struct:drm_radeon_vertex2
discard	./include/drm/radeon_drm.h	/^	int discard;$/;"	m	struct:drm_radeon_indirect
discard	./include/drm/savage_drm.h	/^	int discard;		\/* discard DMA buffer when done *\/$/;"	m	struct:drm_savage_cmdbuf
display	./tests/ttmtest/src/ttmtest.c	/^    Display *display;$/;"	m	struct:__anon90	file:
dist	./xf86drmHash.c	/^static int dist[DIST_LIMIT];$/;"	v	file:
dma	./include/drm/radeon_drm.h	/^	} dma;$/;"	m	union:__anon31	typeref:struct:__anon31::__anon37
dma	./include/drm/radeon_drm.h	/^	} dma;$/;"	m	union:__anon39	typeref:struct:__anon39::__anon45
dma_idx	./include/drm/savage_drm.h	/^	unsigned int dma_idx;	\/* DMA buffer index to use *\/$/;"	m	struct:drm_savage_cmdbuf
dma_mode	./include/drm/mach64_drm.h	/^	drm_mach64_dma_mode_t dma_mode;$/;"	m	struct:drm_mach64_init
dma_type	./include/drm/savage_drm.h	/^	unsigned int dma_type;$/;"	m	struct:drm_savage_init
do_bo_emit_reloc	./intel/intel_bufmgr_gem.c	/^do_bo_emit_reloc(drm_intel_bo *bo, uint32_t offset,$/;"	f	file:
do_read	./tests/gem_mmap.c	/^int do_read(int fd, int handle, void *buf, int offset, int size)$/;"	f
do_read	./tests/gem_readwrite.c	/^int do_read(int fd, int handle, void *buf, int offset, int size)$/;"	f
do_time	./xf86drmSL.c	/^static double do_time(int size, int iter)$/;"	f	file:
do_write	./tests/gem_mmap.c	/^int do_write(int fd, int handle, void *buf, int offset, int size)$/;"	f
do_write	./tests/gem_readwrite.c	/^int do_write(int fd, int handle, void *buf, int offset, int size)$/;"	f
domain	./include/drm/nouveau_drm.h	/^	uint32_t domain;$/;"	m	struct:drm_nouveau_gem_info
domain	./include/drm/nouveau_drm.h	/^	uint32_t domain;$/;"	m	struct:drm_nouveau_gem_pushbuf_bo_presumed
domain	./include/drm/radeon_drm.h	/^	uint32_t        domain;$/;"	m	struct:drm_radeon_gem_busy
domain	./nouveau/nouveau_private.h	/^	uint32_t domain;$/;"	m	struct:nouveau_bo_priv
domains	./radeon/radeon_bo_int.h	/^    uint32_t                    domains;$/;"	m	struct:radeon_bo_int
dp_fog_clr	./include/drm/mach64_drm.h	/^	unsigned int dp_fog_clr;$/;"	m	struct:__anon59
dp_gui_master_cntl_c	./include/drm/r128_drm.h	/^	unsigned int dp_gui_master_cntl_c;$/;"	m	struct:__anon19
dp_mix	./include/drm/mach64_drm.h	/^	unsigned int dp_mix;$/;"	m	struct:__anon59
dp_pix_width	./include/drm/mach64_drm.h	/^	unsigned int dp_pix_width;$/;"	m	struct:__anon59
dp_src	./include/drm/mach64_drm.h	/^	unsigned int dp_src;$/;"	m	struct:__anon59
dp_write_mask	./include/drm/mach64_drm.h	/^	unsigned int dp_write_mask;$/;"	m	struct:__anon59
dp_write_mask	./include/drm/r128_drm.h	/^	unsigned int dp_write_mask;$/;"	m	struct:__anon19
drawable	./include/drm/i915_drm.h	/^	drm_drawable_t drawable;$/;"	m	struct:drm_i915_vblank_swap
drawableTable	./include/drm/drm_sarea.h	/^	struct drm_sarea_drawable drawableTable[SAREA_MAX_DRAWABLES];	\/**< drawables *\/$/;"	m	struct:drm_sarea	typeref:struct:drm_sarea::drm_sarea_drawable
drawable_lock	./include/drm/drm_sarea.h	/^	struct drm_hw_lock drawable_lock;$/;"	m	struct:drm_sarea	typeref:struct:drm_sarea::drm_hw_lock
driPriv	./tests/ttmtest/src/ttmtest.c	/^    void *driPriv;$/;"	m	struct:__anon90	file:
driPrivSize	./tests/ttmtest/src/ttmtest.c	/^    int driPrivSize;$/;"	m	struct:__anon90	file:
driReqType	./tests/ttmtest/src/xf86dristr.h	/^    CARD8 driReqType;		       \/* X_DRIQueryDirectRenderingCapable *\/$/;"	m	struct:_XF86DRIQueryDirectRenderingCapable
driReqType	./tests/ttmtest/src/xf86dristr.h	/^    CARD8 driReqType;		       \/* always X_DRICloseConnection *\/$/;"	m	struct:_XF86DRIAuthConnection
driReqType	./tests/ttmtest/src/xf86dristr.h	/^    CARD8 driReqType;		       \/* always X_DRICloseConnection *\/$/;"	m	struct:_XF86DRICloseConnection
driReqType	./tests/ttmtest/src/xf86dristr.h	/^    CARD8 driReqType;		       \/* always X_DRICloseFullScreen *\/$/;"	m	struct:_XF86DRICloseFullScreen
driReqType	./tests/ttmtest/src/xf86dristr.h	/^    CARD8 driReqType;		       \/* always X_DRICreateContext *\/$/;"	m	struct:_XF86DRICreateContext
driReqType	./tests/ttmtest/src/xf86dristr.h	/^    CARD8 driReqType;		       \/* always X_DRICreateDrawable *\/$/;"	m	struct:_XF86DRICreateDrawable
driReqType	./tests/ttmtest/src/xf86dristr.h	/^    CARD8 driReqType;		       \/* always X_DRIDestroyContext *\/$/;"	m	struct:_XF86DRIDestroyContext
driReqType	./tests/ttmtest/src/xf86dristr.h	/^    CARD8 driReqType;		       \/* always X_DRIDestroyDrawable *\/$/;"	m	struct:_XF86DRIDestroyDrawable
driReqType	./tests/ttmtest/src/xf86dristr.h	/^    CARD8 driReqType;		       \/* always X_DRIGetClientDriverName *\/$/;"	m	struct:_XF86DRIGetClientDriverName
driReqType	./tests/ttmtest/src/xf86dristr.h	/^    CARD8 driReqType;		       \/* always X_DRIGetDeviceInfo *\/$/;"	m	struct:_XF86DRIGetDeviceInfo
driReqType	./tests/ttmtest/src/xf86dristr.h	/^    CARD8 driReqType;		       \/* always X_DRIGetDrawableInfo *\/$/;"	m	struct:_XF86DRIGetDrawableInfo
driReqType	./tests/ttmtest/src/xf86dristr.h	/^    CARD8 driReqType;		       \/* always X_DRIOpenConnection *\/$/;"	m	struct:_XF86DRIOpenConnection
driReqType	./tests/ttmtest/src/xf86dristr.h	/^    CARD8 driReqType;		       \/* always X_DRIOpenFullScreen *\/$/;"	m	struct:_XF86DRIOpenFullScreen
driReqType	./tests/ttmtest/src/xf86dristr.h	/^    CARD8 driReqType;		       \/* always X_DRIQueryVersion *\/$/;"	m	struct:_XF86DRIQueryVersion
dri_bo	./intel/intel_bufmgr.h	227;"	d
dri_bo_alloc	./intel/intel_bufmgr.h	229;"	d
dri_bo_emit_reloc	./intel/intel_bufmgr.h	241;"	d
dri_bo_exec	./intel/intel_bufmgr.h	239;"	d
dri_bo_flink	./intel/intel_bufmgr.h	250;"	d
dri_bo_get_subdata	./intel/intel_bufmgr.h	235;"	d
dri_bo_get_tiling	./intel/intel_bufmgr.h	248;"	d
dri_bo_map	./intel/intel_bufmgr.h	232;"	d
dri_bo_pin	./intel/intel_bufmgr.h	246;"	d
dri_bo_reference	./intel/intel_bufmgr.h	230;"	d
dri_bo_set_tiling	./intel/intel_bufmgr.h	249;"	d
dri_bo_subdata	./intel/intel_bufmgr.h	234;"	d
dri_bo_unmap	./intel/intel_bufmgr.h	233;"	d
dri_bo_unpin	./intel/intel_bufmgr.h	247;"	d
dri_bo_unreference	./intel/intel_bufmgr.h	231;"	d
dri_bo_wait_rendering	./intel/intel_bufmgr.h	236;"	d
dri_bufmgr	./intel/intel_bufmgr.h	228;"	d
dri_bufmgr_check_aperture_space	./intel/intel_bufmgr.h	240;"	d
dri_bufmgr_destroy	./intel/intel_bufmgr.h	238;"	d
dri_bufmgr_set_debug	./intel/intel_bufmgr.h	237;"	d
driverName	./tests/ttmtest/src/ttmtest.c	/^    char *driverName;$/;"	m	struct:__anon90	file:
driver_ioctl_offset	./include/drm/vmwgfx_drm.h	/^	uint32_t driver_ioctl_offset;$/;"	m	struct:drm_vmw_extension_rep
driver_priv	./intel/intel_bufmgr_fake.c	/^	void *driver_priv;$/;"	m	struct:_bufmgr_fake	file:
driver_sarea_offset	./include/drm/vmwgfx_drm.h	/^	uint32_t driver_sarea_offset;$/;"	m	struct:drm_vmw_extension_rep
drivers	./tests/kmstest/main.c	/^char *drivers[] = {$/;"	v
drm	./nouveau/nouveau_private.h	/^	struct drm_nouveau_channel_alloc drm;$/;"	m	struct:nouveau_channel_priv	typeref:struct:nouveau_channel_priv::drm_nouveau_channel_alloc
drm	./nouveau/nouveau_private.h	/^	struct drm_nouveau_notifierobj_alloc drm;$/;"	m	struct:nouveau_notifier_priv	typeref:struct:nouveau_notifier_priv::drm_nouveau_notifierobj_alloc
drmAddBufs	./xf86drm.c	/^int drmAddBufs(int fd, int count, int size, drmBufDescFlags flags,$/;"	f
drmAddContextPrivateMapping	./xf86drm.c	/^int drmAddContextPrivateMapping(int fd, drm_context_t ctx_id,$/;"	f
drmAddContextTag	./xf86drm.c	/^int drmAddContextTag(int fd, drm_context_t context, void *tag)$/;"	f
drmAddMap	./xf86drm.c	/^int drmAddMap(int fd, drm_handle_t offset, drmSize size, drmMapType type,$/;"	f
drmAddress	./xf86drm.h	/^typedef void          *drmAddress, **drmAddressPtr; \/**< For mapped regions *\/$/;"	t
drmAddressPtr	./xf86drm.h	/^typedef void          *drmAddress, **drmAddressPtr; \/**< For mapped regions *\/$/;"	t
drmAgpAcquire	./xf86drm.c	/^int drmAgpAcquire(int fd)$/;"	f
drmAgpAlloc	./xf86drm.c	/^int drmAgpAlloc(int fd, unsigned long size, unsigned long type,$/;"	f
drmAgpBase	./xf86drm.c	/^unsigned long drmAgpBase(int fd)$/;"	f
drmAgpBind	./xf86drm.c	/^int drmAgpBind(int fd, drm_handle_t handle, unsigned long offset)$/;"	f
drmAgpDeviceId	./xf86drm.c	/^unsigned int drmAgpDeviceId(int fd)$/;"	f
drmAgpEnable	./xf86drm.c	/^int drmAgpEnable(int fd, unsigned long mode)$/;"	f
drmAgpFree	./xf86drm.c	/^int drmAgpFree(int fd, drm_handle_t handle)$/;"	f
drmAgpGetMode	./xf86drm.c	/^unsigned long drmAgpGetMode(int fd)$/;"	f
drmAgpMemoryAvail	./xf86drm.c	/^unsigned long drmAgpMemoryAvail(int fd)$/;"	f
drmAgpMemoryUsed	./xf86drm.c	/^unsigned long drmAgpMemoryUsed(int fd)$/;"	f
drmAgpRelease	./xf86drm.c	/^int drmAgpRelease(int fd)$/;"	f
drmAgpSize	./xf86drm.c	/^unsigned long drmAgpSize(int fd)$/;"	f
drmAgpUnbind	./xf86drm.c	/^int drmAgpUnbind(int fd, drm_handle_t handle)$/;"	f
drmAgpVendorId	./xf86drm.c	/^unsigned int drmAgpVendorId(int fd)$/;"	f
drmAgpVersionMajor	./xf86drm.c	/^int drmAgpVersionMajor(int fd)$/;"	f
drmAgpVersionMinor	./xf86drm.c	/^int drmAgpVersionMinor(int fd)$/;"	f
drmAllocCpy	./xf86drmMode.c	/^void* drmAllocCpy(void *array, int count, int entry_size)$/;"	f
drmAuthMagic	./xf86drm.c	/^int drmAuthMagic(int fd, drm_magic_t magic)$/;"	f
drmAvailable	./xf86drm.c	/^int drmAvailable(void)$/;"	f
drmBO	./xf86mm.h	/^} drmBO;$/;"	t	typeref:struct:_drmBO
drmBuf	./xf86drm.h	/^} drmBuf, *drmBufPtr;$/;"	t	typeref:struct:_drmBuf
drmBufDesc	./xf86drm.h	/^} drmBufDesc, *drmBufDescPtr;$/;"	t	typeref:struct:_drmBufDesc
drmBufDescFlags	./xf86drm.h	/^} drmBufDescFlags;$/;"	t	typeref:enum:__anon5
drmBufDescPtr	./xf86drm.h	/^} drmBufDesc, *drmBufDescPtr;$/;"	t	typeref:struct:_drmBufDesc
drmBufInfo	./xf86drm.h	/^} drmBufInfo, *drmBufInfoPtr;$/;"	t	typeref:struct:_drmBufInfo
drmBufInfoPtr	./xf86drm.h	/^} drmBufInfo, *drmBufInfoPtr;$/;"	t	typeref:struct:_drmBufInfo
drmBufMap	./xf86drm.h	/^} drmBufMap, *drmBufMapPtr;$/;"	t	typeref:struct:_drmBufMap
drmBufMapPtr	./xf86drm.h	/^} drmBufMap, *drmBufMapPtr;$/;"	t	typeref:struct:_drmBufMap
drmBufPtr	./xf86drm.h	/^} drmBuf, *drmBufPtr;$/;"	t	typeref:struct:_drmBuf
drmCheckModesettingSupported	./xf86drmMode.c	/^int drmCheckModesettingSupported(const char *busid)$/;"	f
drmClose	./xf86drm.c	/^int drmClose(int fd)$/;"	f
drmCloseOnce	./xf86drm.c	/^void drmCloseOnce(int fd)$/;"	f
drmCommandNone	./xf86drm.c	/^int drmCommandNone(int fd, unsigned long drmCommandIndex)$/;"	f
drmCommandRead	./xf86drm.c	/^int drmCommandRead(int fd, unsigned long drmCommandIndex, void *data,$/;"	f
drmCommandWrite	./xf86drm.c	/^int drmCommandWrite(int fd, unsigned long drmCommandIndex, void *data,$/;"	f
drmCommandWriteRead	./xf86drm.c	/^int drmCommandWriteRead(int fd, unsigned long drmCommandIndex, void *data,$/;"	f
drmCopyVersion	./xf86drm.c	/^static void drmCopyVersion(drmVersionPtr d, const drm_version_t *s)$/;"	f	file:
drmCreateContext	./xf86drm.c	/^int drmCreateContext(int fd, drm_context_t *handle)$/;"	f
drmCreateDrawable	./xf86drm.c	/^int drmCreateDrawable(int fd, drm_drawable_t *handle)$/;"	f
drmCtlInstHandler	./xf86drm.c	/^int drmCtlInstHandler(int fd, int irq)$/;"	f
drmCtlUninstHandler	./xf86drm.c	/^int drmCtlUninstHandler(int fd)$/;"	f
drmDMA	./xf86drm.c	/^int drmDMA(int fd, drmDMAReqPtr request)$/;"	f
drmDMAFlags	./xf86drm.h	/^} drmDMAFlags;$/;"	t	typeref:enum:__anon4
drmDMAReq	./xf86drm.h	/^} drmDMAReq, *drmDMAReqPtr;$/;"	t	typeref:struct:_drmDMAReq
drmDMAReqPtr	./xf86drm.h	/^} drmDMAReq, *drmDMAReqPtr;$/;"	t	typeref:struct:_drmDMAReq
drmDebugPrint	./xf86drm.c	/^static int drmDebugPrint(const char *format, va_list ap)$/;"	f	file:
drmDelContextTag	./xf86drm.c	/^int drmDelContextTag(int fd, drm_context_t context)$/;"	f
drmDestroyContext	./xf86drm.c	/^int drmDestroyContext(int fd, drm_context_t handle)$/;"	f
drmDestroyDrawable	./xf86drm.c	/^int drmDestroyDrawable(int fd, drm_drawable_t handle)$/;"	f
drmDropMaster	./xf86drm.c	/^int drmDropMaster(int fd)$/;"	f
drmError	./xf86drm.c	/^int drmError(int err, const char *label)$/;"	f
drmEventContext	./xf86drm.h	/^} drmEventContext, *drmEventContextPtr;$/;"	t	typeref:struct:_drmEventContext
drmEventContextPtr	./xf86drm.h	/^} drmEventContext, *drmEventContextPtr;$/;"	t	typeref:struct:_drmEventContext
drmFD	./tests/ttmtest/src/ttmtest.c	/^    int drmFD;$/;"	m	struct:__anon90	file:
drmFence	./xf86mm.h	/^} drmFence;$/;"	t	typeref:struct:_drmFence
drmFinish	./xf86drm.c	/^int drmFinish(int fd, int context, drmLockFlags flags)$/;"	f
drmFree	./xf86drm.c	/^void drmFree(void *pt)$/;"	f
drmFreeBufs	./xf86drm.c	/^int drmFreeBufs(int fd, int count, int *list)$/;"	f
drmFreeBusid	./xf86drm.c	/^void drmFreeBusid(const char *busid)$/;"	f
drmFreeKernelVersion	./xf86drm.c	/^static void drmFreeKernelVersion(drm_version_t *v)$/;"	f	file:
drmFreeReservedContextList	./xf86drm.c	/^void drmFreeReservedContextList(drm_context_t *pt)$/;"	f
drmFreeVersion	./xf86drm.c	/^void drmFreeVersion(drmVersionPtr v)$/;"	f
drmGetBufInfo	./xf86drm.c	/^drmBufInfoPtr drmGetBufInfo(int fd)$/;"	f
drmGetBusid	./xf86drm.c	/^char *drmGetBusid(int fd)$/;"	f
drmGetCap	./xf86drm.c	/^int drmGetCap(int fd, uint64_t capability, uint64_t *value)$/;"	f
drmGetClient	./xf86drm.c	/^int drmGetClient(int fd, int idx, int *auth, int *pid, int *uid,$/;"	f
drmGetContextFlags	./xf86drm.c	/^int drmGetContextFlags(int fd, drm_context_t context,$/;"	f
drmGetContextPrivateMapping	./xf86drm.c	/^int drmGetContextPrivateMapping(int fd, drm_context_t ctx_id,$/;"	f
drmGetContextTag	./xf86drm.c	/^void *drmGetContextTag(int fd, drm_context_t context)$/;"	f
drmGetDeviceNameFromFd	./xf86drm.c	/^char *drmGetDeviceNameFromFd(int fd)$/;"	f
drmGetEntry	./xf86drm.c	/^drmHashEntry *drmGetEntry(int fd)$/;"	f
drmGetHashTable	./xf86drm.c	/^void *drmGetHashTable(void)$/;"	f
drmGetInterruptFromBusID	./xf86drm.c	/^int drmGetInterruptFromBusID(int fd, int busnum, int devnum, int funcnum)$/;"	f
drmGetKeyFromFd	./xf86drm.c	/^static unsigned long drmGetKeyFromFd(int fd)$/;"	f	file:
drmGetLibVersion	./xf86drm.c	/^drmVersionPtr drmGetLibVersion(int fd)$/;"	f
drmGetLock	./xf86drm.c	/^int drmGetLock(int fd, drm_context_t context, drmLockFlags flags)$/;"	f
drmGetMagic	./xf86drm.c	/^int drmGetMagic(int fd, drm_magic_t * magic)$/;"	f
drmGetMap	./xf86drm.c	/^int drmGetMap(int fd, int idx, drm_handle_t *offset, drmSize *size,$/;"	f
drmGetReservedContextList	./xf86drm.c	/^drm_context_t *drmGetReservedContextList(int fd, int *count)$/;"	f
drmGetStats	./xf86drm.c	/^int drmGetStats(int fd, drmStatsT *stats)$/;"	f
drmGetVersion	./xf86drm.c	/^drmVersionPtr drmGetVersion(int fd)$/;"	f
drmHandleEvent	./xf86drmMode.c	/^int drmHandleEvent(int fd, drmEventContextPtr evctx)$/;"	f
drmHashCreate	./xf86drmHash.c	/^void *drmHashCreate(void)$/;"	f
drmHashDelete	./xf86drmHash.c	/^int drmHashDelete(void *t, unsigned long key)$/;"	f
drmHashDestroy	./xf86drmHash.c	/^int drmHashDestroy(void *t)$/;"	f
drmHashEntry	./xf86drm.h	/^typedef struct drmHashEntry {$/;"	s
drmHashEntry	./xf86drm.h	/^} drmHashEntry;$/;"	t	typeref:struct:drmHashEntry
drmHashFirst	./xf86drmHash.c	/^int drmHashFirst(void *t, unsigned long *key, void **value)$/;"	f
drmHashInsert	./xf86drmHash.c	/^int drmHashInsert(void *t, unsigned long key, void *value)$/;"	f
drmHashLookup	./xf86drmHash.c	/^int drmHashLookup(void *t, unsigned long key, void **value)$/;"	f
drmHashNext	./xf86drmHash.c	/^int drmHashNext(void *t, unsigned long *key, void **value)$/;"	f
drmHashTable	./xf86drm.c	/^static void *drmHashTable = NULL; \/* Context switch callbacks *\/$/;"	v	file:
drmIoctl	./xf86drm.c	/^drmIoctl(int fd, unsigned long request, void *arg)$/;"	f
drmLock	./xf86drm.h	/^} drmLock, *drmLockPtr;$/;"	t	typeref:struct:_drmLock
drmLockFlags	./xf86drm.h	/^} drmLockFlags;$/;"	t	typeref:enum:__anon6
drmLockPtr	./xf86drm.h	/^} drmLock, *drmLockPtr;$/;"	t	typeref:struct:_drmLock
drmMMListHead	./libdrm_lists.h	/^} drmMMListHead;$/;"	t	typeref:struct:_drmMMListHead
drmMMListHead	./xf86mm.h	/^} drmMMListHead;$/;"	t	typeref:struct:_drmMMListHead
drmMalloc	./xf86drm.c	/^void *drmMalloc(int size)$/;"	f
drmMap	./xf86drm.c	/^int drmMap(int fd, drm_handle_t handle, drmSize size, drmAddressPtr address)$/;"	f
drmMapBufs	./xf86drm.c	/^drmBufMapPtr drmMapBufs(int fd)$/;"	f
drmMapFlags	./xf86drm.h	/^} drmMapFlags;$/;"	t	typeref:enum:__anon3
drmMapType	./xf86drm.h	/^} drmMapType;$/;"	t	typeref:enum:__anon2
drmMarkBufs	./xf86drm.c	/^int drmMarkBufs(int fd, double low, double high)$/;"	f
drmMatchBusID	./xf86drm.c	/^static int drmMatchBusID(const char *id1, const char *id2, int pci_domain_ok)$/;"	f	file:
drmModeAddFB	./xf86drmMode.c	/^int drmModeAddFB(int fd, uint32_t width, uint32_t height, uint8_t depth,$/;"	f
drmModeAddFB2	./xf86drmMode.c	/^int drmModeAddFB2(int fd, uint32_t width, uint32_t height,$/;"	f
drmModeAttachMode	./xf86drmMode.c	/^int drmModeAttachMode(int fd, uint32_t connector_id, drmModeModeInfoPtr mode_info)$/;"	f
drmModeClip	./xf86drmMode.h	/^typedef struct drm_clip_rect drmModeClip, *drmModeClipPtr;$/;"	t	typeref:struct:drm_clip_rect
drmModeClipPtr	./xf86drmMode.h	/^typedef struct drm_clip_rect drmModeClip, *drmModeClipPtr;$/;"	t	typeref:struct:
drmModeConnection	./xf86drmMode.h	/^} drmModeConnection;$/;"	t	typeref:enum:__anon93
drmModeConnector	./xf86drmMode.h	/^} drmModeConnector, *drmModeConnectorPtr;$/;"	t	typeref:struct:_drmModeConnector
drmModeConnectorPtr	./xf86drmMode.h	/^} drmModeConnector, *drmModeConnectorPtr;$/;"	t	typeref:struct:_drmModeConnector
drmModeConnectorSetProperty	./xf86drmMode.c	/^int drmModeConnectorSetProperty(int fd, uint32_t connector_id, uint32_t property_id,$/;"	f
drmModeCrtc	./xf86drmMode.h	/^} drmModeCrtc, *drmModeCrtcPtr;$/;"	t	typeref:struct:_drmModeCrtc
drmModeCrtcGetGamma	./xf86drmMode.c	/^int drmModeCrtcGetGamma(int fd, uint32_t crtc_id, uint32_t size,$/;"	f
drmModeCrtcPtr	./xf86drmMode.h	/^} drmModeCrtc, *drmModeCrtcPtr;$/;"	t	typeref:struct:_drmModeCrtc
drmModeCrtcSetGamma	./xf86drmMode.c	/^int drmModeCrtcSetGamma(int fd, uint32_t crtc_id, uint32_t size,$/;"	f
drmModeDetachMode	./xf86drmMode.c	/^int drmModeDetachMode(int fd, uint32_t connector_id, drmModeModeInfoPtr mode_info)$/;"	f
drmModeDirtyFB	./xf86drmMode.c	/^int drmModeDirtyFB(int fd, uint32_t bufferId,$/;"	f
drmModeEncoder	./xf86drmMode.h	/^} drmModeEncoder, *drmModeEncoderPtr;$/;"	t	typeref:struct:_drmModeEncoder
drmModeEncoderPtr	./xf86drmMode.h	/^} drmModeEncoder, *drmModeEncoderPtr;$/;"	t	typeref:struct:_drmModeEncoder
drmModeFB	./xf86drmMode.h	/^} drmModeFB, *drmModeFBPtr;$/;"	t	typeref:struct:_drmModeFB
drmModeFBPtr	./xf86drmMode.h	/^} drmModeFB, *drmModeFBPtr;$/;"	t	typeref:struct:_drmModeFB
drmModeFreeConnector	./xf86drmMode.c	/^void drmModeFreeConnector(drmModeConnectorPtr ptr)$/;"	f
drmModeFreeCrtc	./xf86drmMode.c	/^void drmModeFreeCrtc(drmModeCrtcPtr ptr)$/;"	f
drmModeFreeEncoder	./xf86drmMode.c	/^void drmModeFreeEncoder(drmModeEncoderPtr ptr)$/;"	f
drmModeFreeFB	./xf86drmMode.c	/^void drmModeFreeFB(drmModeFBPtr ptr)$/;"	f
drmModeFreeModeInfo	./xf86drmMode.c	/^void drmModeFreeModeInfo(drmModeModeInfoPtr ptr)$/;"	f
drmModeFreePlane	./xf86drmMode.c	/^void drmModeFreePlane(drmModePlanePtr ptr)$/;"	f
drmModeFreePlaneResources	./xf86drmMode.c	/^void drmModeFreePlaneResources(drmModePlaneResPtr ptr)$/;"	f
drmModeFreeProperty	./xf86drmMode.c	/^void drmModeFreeProperty(drmModePropertyPtr ptr)$/;"	f
drmModeFreePropertyBlob	./xf86drmMode.c	/^void drmModeFreePropertyBlob(drmModePropertyBlobPtr ptr)$/;"	f
drmModeFreeResources	./xf86drmMode.c	/^void drmModeFreeResources(drmModeResPtr ptr)$/;"	f
drmModeGetConnector	./xf86drmMode.c	/^drmModeConnectorPtr drmModeGetConnector(int fd, uint32_t connector_id)$/;"	f
drmModeGetCrtc	./xf86drmMode.c	/^drmModeCrtcPtr drmModeGetCrtc(int fd, uint32_t crtcId)$/;"	f
drmModeGetEncoder	./xf86drmMode.c	/^drmModeEncoderPtr drmModeGetEncoder(int fd, uint32_t encoder_id)$/;"	f
drmModeGetFB	./xf86drmMode.c	/^drmModeFBPtr drmModeGetFB(int fd, uint32_t buf)$/;"	f
drmModeGetPlane	./xf86drmMode.c	/^drmModePlanePtr drmModeGetPlane(int fd, uint32_t plane_id)$/;"	f
drmModeGetPlaneResources	./xf86drmMode.c	/^drmModePlaneResPtr drmModeGetPlaneResources(int fd)$/;"	f
drmModeGetProperty	./xf86drmMode.c	/^drmModePropertyPtr drmModeGetProperty(int fd, uint32_t property_id)$/;"	f
drmModeGetPropertyBlob	./xf86drmMode.c	/^drmModePropertyBlobPtr drmModeGetPropertyBlob(int fd, uint32_t blob_id)$/;"	f
drmModeGetResources	./xf86drmMode.c	/^drmModeResPtr drmModeGetResources(int fd)$/;"	f
drmModeModeInfo	./xf86drmMode.h	/^} drmModeModeInfo, *drmModeModeInfoPtr;$/;"	t	typeref:struct:_drmModeModeInfo
drmModeModeInfoPtr	./xf86drmMode.h	/^} drmModeModeInfo, *drmModeModeInfoPtr;$/;"	t	typeref:struct:_drmModeModeInfo
drmModeMoveCursor	./xf86drmMode.c	/^int drmModeMoveCursor(int fd, uint32_t crtcId, int x, int y)$/;"	f
drmModePageFlip	./xf86drmMode.c	/^int drmModePageFlip(int fd, uint32_t crtc_id, uint32_t fb_id,$/;"	f
drmModePlane	./xf86drmMode.h	/^} drmModePlane, *drmModePlanePtr;$/;"	t	typeref:struct:_drmModePlane
drmModePlanePtr	./xf86drmMode.h	/^} drmModePlane, *drmModePlanePtr;$/;"	t	typeref:struct:_drmModePlane
drmModePlaneRes	./xf86drmMode.h	/^} drmModePlaneRes, *drmModePlaneResPtr;$/;"	t	typeref:struct:_drmModePlaneRes
drmModePlaneResPtr	./xf86drmMode.h	/^} drmModePlaneRes, *drmModePlaneResPtr;$/;"	t	typeref:struct:_drmModePlaneRes
drmModePropertyBlobPtr	./xf86drmMode.h	/^} drmModePropertyBlobRes, *drmModePropertyBlobPtr;$/;"	t	typeref:struct:_drmModePropertyBlob
drmModePropertyBlobRes	./xf86drmMode.h	/^} drmModePropertyBlobRes, *drmModePropertyBlobPtr;$/;"	t	typeref:struct:_drmModePropertyBlob
drmModePropertyPtr	./xf86drmMode.h	/^} drmModePropertyRes, *drmModePropertyPtr;$/;"	t	typeref:struct:_drmModeProperty
drmModePropertyRes	./xf86drmMode.h	/^} drmModePropertyRes, *drmModePropertyPtr;$/;"	t	typeref:struct:_drmModeProperty
drmModeRes	./xf86drmMode.h	/^} drmModeRes, *drmModeResPtr;$/;"	t	typeref:struct:_drmModeRes
drmModeResPtr	./xf86drmMode.h	/^} drmModeRes, *drmModeResPtr;$/;"	t	typeref:struct:_drmModeRes
drmModeRmFB	./xf86drmMode.c	/^int drmModeRmFB(int fd, uint32_t bufferId)$/;"	f
drmModeSetCrtc	./xf86drmMode.c	/^int drmModeSetCrtc(int fd, uint32_t crtcId, uint32_t bufferId,$/;"	f
drmModeSetCursor	./xf86drmMode.c	/^int drmModeSetCursor(int fd, uint32_t crtcId, uint32_t bo_handle, uint32_t width, uint32_t height)$/;"	f
drmModeSetPlane	./xf86drmMode.c	/^int drmModeSetPlane(int fd, uint32_t plane_id, uint32_t crtc_id,$/;"	f
drmModeSubPixel	./xf86drmMode.h	/^} drmModeSubPixel;$/;"	t	typeref:enum:__anon94
drmMsg	./xf86drm.c	/^drmMsg(const char *format, ...)$/;"	f
drmOpen	./xf86drm.c	/^int drmOpen(const char *name, const char *busid)$/;"	f
drmOpenByBusid	./xf86drm.c	/^static int drmOpenByBusid(const char *busid)$/;"	f	file:
drmOpenByName	./xf86drm.c	/^static int drmOpenByName(const char *name)$/;"	f	file:
drmOpenControl	./xf86drm.c	/^int drmOpenControl(int minor)$/;"	f
drmOpenDevice	./xf86drm.c	/^static int drmOpenDevice(long dev, int minor, int type)$/;"	f	file:
drmOpenMinor	./xf86drm.c	/^static int drmOpenMinor(int minor, int create, int type)$/;"	f	file:
drmOpenOnce	./xf86drm.c	/^int drmOpenOnce(void *unused, $/;"	f
drmRandom	./xf86drmRandom.c	/^unsigned long drmRandom(void *state)$/;"	f
drmRandomCreate	./xf86drmRandom.c	/^void *drmRandomCreate(unsigned long seed)$/;"	f
drmRandomDestroy	./xf86drmRandom.c	/^int drmRandomDestroy(void *state)$/;"	f
drmRandomDouble	./xf86drmRandom.c	/^double drmRandomDouble(void *state)$/;"	f
drmRegion	./xf86drm.h	/^} drmRegion, *drmRegionPtr;$/;"	t	typeref:struct:_drmRegion
drmRegionPtr	./xf86drm.h	/^} drmRegion, *drmRegionPtr;$/;"	t	typeref:struct:_drmRegion
drmRmMap	./xf86drm.c	/^int drmRmMap(int fd, drm_handle_t handle)$/;"	f
drmSLCreate	./xf86drmSL.c	/^void *drmSLCreate(void)$/;"	f
drmSLDelete	./xf86drmSL.c	/^int drmSLDelete(void *l, unsigned long key)$/;"	f
drmSLDestroy	./xf86drmSL.c	/^int drmSLDestroy(void *l)$/;"	f
drmSLDump	./xf86drmSL.c	/^void drmSLDump(void *l)$/;"	f
drmSLFirst	./xf86drmSL.c	/^int drmSLFirst(void *l, unsigned long *key, void **value)$/;"	f
drmSLInsert	./xf86drmSL.c	/^int drmSLInsert(void *l, unsigned long key, void *value)$/;"	f
drmSLLookup	./xf86drmSL.c	/^int drmSLLookup(void *l, unsigned long key, void **value)$/;"	f
drmSLLookupNeighbors	./xf86drmSL.c	/^int drmSLLookupNeighbors(void *l, unsigned long key,$/;"	f
drmSLNext	./xf86drmSL.c	/^int drmSLNext(void *l, unsigned long *key, void **value)$/;"	f
drmScatterGatherAlloc	./xf86drm.c	/^int drmScatterGatherAlloc(int fd, unsigned long size, drm_handle_t *handle)$/;"	f
drmScatterGatherFree	./xf86drm.c	/^int drmScatterGatherFree(int fd, drm_handle_t handle)$/;"	f
drmServerInfo	./xf86drm.h	/^} drmServerInfo, *drmServerInfoPtr;$/;"	t	typeref:struct:_drmServerInfo
drmServerInfoPtr	./xf86drm.h	/^} drmServerInfo, *drmServerInfoPtr;$/;"	t	typeref:struct:_drmServerInfo
drmSetBusid	./xf86drm.c	/^int drmSetBusid(int fd, const char *busid)$/;"	f
drmSetContextFlags	./xf86drm.c	/^int drmSetContextFlags(int fd, drm_context_t context, drm_context_tFlags flags)$/;"	f
drmSetDebugMsgFunction	./xf86drm.c	/^drmSetDebugMsgFunction(int (*debug_msg_ptr)(const char *format, va_list ap))$/;"	f
drmSetInterfaceVersion	./xf86drm.c	/^int drmSetInterfaceVersion(int fd, drmSetVersion *version)$/;"	f
drmSetMaster	./xf86drm.c	/^int drmSetMaster(int fd)$/;"	f
drmSetServerInfo	./xf86drm.c	/^void drmSetServerInfo(drmServerInfoPtr info)$/;"	f
drmSetVersion	./xf86drm.h	/^} drmSetVersion, *drmSetVersionPtr;$/;"	t	typeref:struct:_drmSetVersion
drmSetVersionPtr	./xf86drm.h	/^} drmSetVersion, *drmSetVersionPtr;$/;"	t	typeref:struct:_drmSetVersion
drmSize	./xf86drm.h	/^typedef unsigned int  drmSize,     *drmSizePtr;	    \/**< For mapped regions *\/$/;"	t
drmSizePtr	./xf86drm.h	/^typedef unsigned int  drmSize,     *drmSizePtr;	    \/**< For mapped regions *\/$/;"	t
drmStatsT	./xf86drm.h	/^} drmStatsT;$/;"	t	typeref:struct:_drmStats
drmSwitchToContext	./xf86drm.c	/^int drmSwitchToContext(int fd, drm_context_t context)$/;"	f
drmTextureRegion	./xf86drm.h	/^} drmTextureRegion, *drmTextureRegionPtr;$/;"	t	typeref:struct:_drmTextureRegion
drmTextureRegionPtr	./xf86drm.h	/^} drmTextureRegion, *drmTextureRegionPtr;$/;"	t	typeref:struct:_drmTextureRegion
drmUnlock	./xf86drm.c	/^int drmUnlock(int fd, drm_context_t context)$/;"	f
drmUnmap	./xf86drm.c	/^int drmUnmap(drmAddress address, drmSize size)$/;"	f
drmUnmapBufs	./xf86drm.c	/^int drmUnmapBufs(drmBufMapPtr bufs)$/;"	f
drmUpdateDrawableInfo	./xf86drm.c	/^int drmUpdateDrawableInfo(int fd, drm_drawable_t handle,$/;"	f
drmVBlank	./xf86drm.h	/^} drmVBlank, *drmVBlankPtr;$/;"	t	typeref:union:_drmVBlank
drmVBlankPtr	./xf86drm.h	/^} drmVBlank, *drmVBlankPtr;$/;"	t	typeref:union:_drmVBlank
drmVBlankReply	./xf86drm.h	/^} drmVBlankReply, *drmVBlankReplyPtr;$/;"	t	typeref:struct:_drmVBlankReply
drmVBlankReplyPtr	./xf86drm.h	/^} drmVBlankReply, *drmVBlankReplyPtr;$/;"	t	typeref:struct:_drmVBlankReply
drmVBlankReq	./xf86drm.h	/^} drmVBlankReq, *drmVBlankReqPtr;$/;"	t	typeref:struct:_drmVBlankReq
drmVBlankReqPtr	./xf86drm.h	/^} drmVBlankReq, *drmVBlankReqPtr;$/;"	t	typeref:struct:_drmVBlankReq
drmVBlankSeqType	./xf86drm.h	/^} drmVBlankSeqType;$/;"	t	typeref:enum:__anon8
drmVersion	./xf86drm.h	/^} drmVersion, *drmVersionPtr;$/;"	t	typeref:struct:_drmVersion
drmVersionPtr	./xf86drm.h	/^} drmVersion, *drmVersionPtr;$/;"	t	typeref:struct:_drmVersion
drmWaitVBlank	./xf86drm.c	/^int drmWaitVBlank(int fd, drmVBlankPtr vbl)$/;"	f
drm_agp_binding	./include/drm/drm.h	/^struct drm_agp_binding {$/;"	s
drm_agp_binding_t	./include/drm/drm.h	/^typedef struct drm_agp_binding drm_agp_binding_t;$/;"	t	typeref:struct:drm_agp_binding
drm_agp_buffer	./include/drm/drm.h	/^struct drm_agp_buffer {$/;"	s
drm_agp_buffer_t	./include/drm/drm.h	/^typedef struct drm_agp_buffer drm_agp_buffer_t;$/;"	t	typeref:struct:drm_agp_buffer
drm_agp_info	./include/drm/drm.h	/^struct drm_agp_info {$/;"	s
drm_agp_info_t	./include/drm/drm.h	/^typedef struct drm_agp_info drm_agp_info_t;$/;"	t	typeref:struct:drm_agp_info
drm_agp_mode	./include/drm/drm.h	/^struct drm_agp_mode {$/;"	s
drm_agp_mode_t	./include/drm/drm.h	/^typedef struct drm_agp_mode drm_agp_mode_t;$/;"	t	typeref:struct:drm_agp_mode
drm_auth	./include/drm/drm.h	/^struct drm_auth {$/;"	s
drm_auth_t	./include/drm/drm.h	/^typedef struct drm_auth drm_auth_t;$/;"	t	typeref:struct:drm_auth
drm_block	./include/drm/drm.h	/^struct drm_block {$/;"	s
drm_block_t	./include/drm/drm.h	/^typedef struct drm_block drm_block_t;$/;"	t	typeref:struct:drm_block
drm_buf_desc	./include/drm/drm.h	/^struct drm_buf_desc {$/;"	s
drm_buf_desc_t	./include/drm/drm.h	/^typedef struct drm_buf_desc drm_buf_desc_t;$/;"	t	typeref:struct:drm_buf_desc
drm_buf_free	./include/drm/drm.h	/^struct drm_buf_free {$/;"	s
drm_buf_free_t	./include/drm/drm.h	/^typedef struct drm_buf_free drm_buf_free_t;$/;"	t	typeref:struct:drm_buf_free
drm_buf_info	./include/drm/drm.h	/^struct drm_buf_info {$/;"	s
drm_buf_info_t	./include/drm/drm.h	/^typedef struct drm_buf_info drm_buf_info_t;$/;"	t	typeref:struct:drm_buf_info
drm_buf_map	./include/drm/drm.h	/^struct drm_buf_map {$/;"	s
drm_buf_map_t	./include/drm/drm.h	/^typedef struct drm_buf_map drm_buf_map_t;$/;"	t	typeref:struct:drm_buf_map
drm_buf_pub	./include/drm/drm.h	/^struct drm_buf_pub {$/;"	s
drm_buf_pub_t	./include/drm/drm.h	/^typedef struct drm_buf_pub drm_buf_pub_t;$/;"	t	typeref:struct:drm_buf_pub
drm_client	./include/drm/drm.h	/^struct drm_client {$/;"	s
drm_client_t	./include/drm/drm.h	/^typedef struct drm_client drm_client_t;$/;"	t	typeref:struct:drm_client
drm_clip_rect	./include/drm/drm.h	/^struct drm_clip_rect {$/;"	s
drm_clip_rect_t	./include/drm/drm.h	/^typedef struct drm_clip_rect drm_clip_rect_t;$/;"	t	typeref:struct:drm_clip_rect
drm_context_t	./include/drm/drm.h	/^typedef unsigned int drm_context_t;$/;"	t
drm_context_tFlags	./xf86drm.h	/^} drm_context_tFlags, *drm_context_tFlagsPtr;$/;"	t	typeref:enum:__anon7
drm_context_tFlagsPtr	./xf86drm.h	/^} drm_context_tFlags, *drm_context_tFlagsPtr;$/;"	t	typeref:enum:__anon7
drm_control	./include/drm/drm.h	/^struct drm_control {$/;"	s
drm_control_t	./include/drm/drm.h	/^typedef struct drm_control drm_control_t;$/;"	t	typeref:struct:drm_control
drm_ctx	./include/drm/drm.h	/^struct drm_ctx {$/;"	s
drm_ctx_flags	./include/drm/drm.h	/^enum drm_ctx_flags {$/;"	g
drm_ctx_flags_t	./include/drm/drm.h	/^typedef enum drm_ctx_flags drm_ctx_flags_t;$/;"	t	typeref:enum:drm_ctx_flags
drm_ctx_priv_map	./include/drm/drm.h	/^struct drm_ctx_priv_map {$/;"	s
drm_ctx_priv_map_t	./include/drm/drm.h	/^typedef struct drm_ctx_priv_map drm_ctx_priv_map_t;$/;"	t	typeref:struct:drm_ctx_priv_map
drm_ctx_res	./include/drm/drm.h	/^struct drm_ctx_res {$/;"	s
drm_ctx_res_t	./include/drm/drm.h	/^typedef struct drm_ctx_res drm_ctx_res_t;$/;"	t	typeref:struct:drm_ctx_res
drm_ctx_t	./include/drm/drm.h	/^typedef struct drm_ctx drm_ctx_t;$/;"	t	typeref:struct:drm_ctx
drm_dd_major	./include/drm/drm.h	/^	int drm_dd_major;$/;"	m	struct:drm_set_version
drm_dd_major	./xf86drm.h	/^	int drm_dd_major;$/;"	m	struct:_drmSetVersion
drm_dd_minor	./include/drm/drm.h	/^	int drm_dd_minor;$/;"	m	struct:drm_set_version
drm_dd_minor	./xf86drm.h	/^	int drm_dd_minor;$/;"	m	struct:_drmSetVersion
drm_debug_print	./xf86drm.c	/^static int (*drm_debug_print)(const char *format, va_list ap) = drmDebugPrint;$/;"	v	file:
drm_di_major	./include/drm/drm.h	/^	int drm_di_major;$/;"	m	struct:drm_set_version
drm_di_major	./xf86drm.h	/^	int drm_di_major;$/;"	m	struct:_drmSetVersion
drm_di_minor	./include/drm/drm.h	/^	int drm_di_minor;$/;"	m	struct:drm_set_version
drm_di_minor	./xf86drm.h	/^	int drm_di_minor;$/;"	m	struct:_drmSetVersion
drm_dma	./include/drm/drm.h	/^struct drm_dma {$/;"	s
drm_dma_flags	./include/drm/drm.h	/^enum drm_dma_flags {$/;"	g
drm_dma_flags_t	./include/drm/drm.h	/^typedef enum drm_dma_flags drm_dma_flags_t;$/;"	t	typeref:enum:drm_dma_flags
drm_dma_t	./include/drm/drm.h	/^typedef struct drm_dma drm_dma_t;$/;"	t	typeref:struct:drm_dma
drm_draw	./include/drm/drm.h	/^struct drm_draw {$/;"	s
drm_draw_t	./include/drm/drm.h	/^typedef struct drm_draw drm_draw_t;$/;"	t	typeref:struct:drm_draw
drm_drawable_info	./include/drm/drm.h	/^struct drm_drawable_info {$/;"	s
drm_drawable_info_t	./include/drm/drm.h	/^typedef struct drm_drawable_info drm_drawable_info_t;$/;"	t	typeref:struct:drm_drawable_info
drm_drawable_info_type_t	./include/drm/drm.h	/^} drm_drawable_info_type_t;$/;"	t	typeref:enum:__anon74
drm_drawable_t	./include/drm/drm.h	/^typedef unsigned int drm_drawable_t;$/;"	t
drm_event	./include/drm/drm.h	/^struct drm_event {$/;"	s
drm_event_vblank	./include/drm/drm.h	/^struct drm_event_vblank {$/;"	s
drm_gem_close	./include/drm/drm.h	/^struct drm_gem_close {$/;"	s
drm_gem_flink	./include/drm/drm.h	/^struct drm_gem_flink {$/;"	s
drm_gem_open	./include/drm/drm.h	/^struct drm_gem_open {$/;"	s
drm_get_cap	./include/drm/drm.h	/^struct drm_get_cap {$/;"	s
drm_handle_t	./include/drm/drm.h	/^typedef unsigned int drm_handle_t;$/;"	t
drm_handle_t	./include/drm/drm.h	/^typedef unsigned long drm_handle_t;$/;"	t
drm_hw_lock	./include/drm/drm.h	/^struct drm_hw_lock {$/;"	s
drm_hw_lock_t	./include/drm/drm.h	/^typedef struct drm_hw_lock drm_hw_lock_t;$/;"	t	typeref:struct:drm_hw_lock
drm_i810_clear_t	./include/drm/i810_drm.h	/^} drm_i810_clear_t;$/;"	t	typeref:struct:_drm_i810_clear
drm_i810_copy_t	./include/drm/i810_drm.h	/^} drm_i810_copy_t;$/;"	t	typeref:struct:_drm_i810_copy_t
drm_i810_dma	./include/drm/i810_drm.h	/^typedef struct drm_i810_dma {$/;"	s
drm_i810_dma_t	./include/drm/i810_drm.h	/^} drm_i810_dma_t;$/;"	t	typeref:struct:drm_i810_dma
drm_i810_init_func_t	./include/drm/i810_drm.h	/^} drm_i810_init_func_t;$/;"	t	typeref:enum:_drm_i810_init_func
drm_i810_init_t	./include/drm/i810_drm.h	/^} drm_i810_init_t;$/;"	t	typeref:struct:_drm_i810_init
drm_i810_mc_t	./include/drm/i810_drm.h	/^} drm_i810_mc_t;$/;"	t	typeref:struct:_drm_i810_mc
drm_i810_overlay_t	./include/drm/i810_drm.h	/^} drm_i810_overlay_t;$/;"	t	typeref:struct:_drm_i810_overlay_t
drm_i810_pre12_init_t	./include/drm/i810_drm.h	/^} drm_i810_pre12_init_t;$/;"	t	typeref:struct:_drm_i810_pre12_init
drm_i810_sarea_t	./include/drm/i810_drm.h	/^} drm_i810_sarea_t;$/;"	t	typeref:struct:_drm_i810_sarea
drm_i810_tex_region_t	./include/drm/i810_drm.h	/^} drm_i810_tex_region_t;$/;"	t	typeref:struct:_drm_i810_tex_region
drm_i810_vertex_t	./include/drm/i810_drm.h	/^} drm_i810_vertex_t;$/;"	t	typeref:struct:_drm_i810_vertex
drm_i830_clear_t	./include/drm/i830_drm.h	/^} drm_i830_clear_t;$/;"	t	typeref:struct:_drm_i830_clear
drm_i830_copy_t	./include/drm/i830_drm.h	/^} drm_i830_copy_t;$/;"	t	typeref:struct:_drm_i830_copy_t
drm_i830_dma	./include/drm/i830_drm.h	/^typedef struct drm_i830_dma {$/;"	s
drm_i830_dma_t	./include/drm/i830_drm.h	/^} drm_i830_dma_t;$/;"	t	typeref:struct:drm_i830_dma
drm_i830_getparam	./include/drm/i830_drm.h	/^typedef struct drm_i830_getparam {$/;"	s
drm_i830_getparam_t	./include/drm/i830_drm.h	/^} drm_i830_getparam_t;$/;"	t	typeref:struct:drm_i830_getparam
drm_i830_init_t	./include/drm/i830_drm.h	/^} drm_i830_init_t;$/;"	t	typeref:struct:_drm_i830_init
drm_i830_irq_emit	./include/drm/i830_drm.h	/^typedef struct drm_i830_irq_emit {$/;"	s
drm_i830_irq_emit_t	./include/drm/i830_drm.h	/^} drm_i830_irq_emit_t;$/;"	t	typeref:struct:drm_i830_irq_emit
drm_i830_irq_wait	./include/drm/i830_drm.h	/^typedef struct drm_i830_irq_wait {$/;"	s
drm_i830_irq_wait_t	./include/drm/i830_drm.h	/^} drm_i830_irq_wait_t;$/;"	t	typeref:struct:drm_i830_irq_wait
drm_i830_sarea_t	./include/drm/i830_drm.h	/^} drm_i830_sarea_t;$/;"	t	typeref:struct:_drm_i830_sarea
drm_i830_setparam	./include/drm/i830_drm.h	/^typedef struct drm_i830_setparam {$/;"	s
drm_i830_setparam_t	./include/drm/i830_drm.h	/^} drm_i830_setparam_t;$/;"	t	typeref:struct:drm_i830_setparam
drm_i830_tex_region_t	./include/drm/i830_drm.h	/^} drm_i830_tex_region_t;$/;"	t	typeref:struct:_drm_i830_tex_region
drm_i830_vertex_t	./include/drm/i830_drm.h	/^} drm_i830_vertex_t;$/;"	t	typeref:struct:_drm_i830_vertex
drm_i915_batchbuffer	./include/drm/i915_drm.h	/^typedef struct drm_i915_batchbuffer {$/;"	s
drm_i915_batchbuffer_t	./include/drm/i915_drm.h	/^} drm_i915_batchbuffer_t;$/;"	t	typeref:struct:drm_i915_batchbuffer
drm_i915_cmdbuffer_t	./include/drm/i915_drm.h	/^} drm_i915_cmdbuffer_t;$/;"	t	typeref:struct:_drm_i915_cmdbuffer
drm_i915_gem_busy	./include/drm/i915_drm.h	/^struct drm_i915_gem_busy {$/;"	s
drm_i915_gem_create	./include/drm/i915_drm.h	/^struct drm_i915_gem_create {$/;"	s
drm_i915_gem_exec_object	./include/drm/i915_drm.h	/^struct drm_i915_gem_exec_object {$/;"	s
drm_i915_gem_exec_object2	./include/drm/i915_drm.h	/^struct drm_i915_gem_exec_object2 {$/;"	s
drm_i915_gem_execbuffer	./include/drm/i915_drm.h	/^struct drm_i915_gem_execbuffer {$/;"	s
drm_i915_gem_execbuffer2	./include/drm/i915_drm.h	/^struct drm_i915_gem_execbuffer2 {$/;"	s
drm_i915_gem_get_aperture	./include/drm/i915_drm.h	/^struct drm_i915_gem_get_aperture {$/;"	s
drm_i915_gem_get_tiling	./include/drm/i915_drm.h	/^struct drm_i915_gem_get_tiling {$/;"	s
drm_i915_gem_init	./include/drm/i915_drm.h	/^struct drm_i915_gem_init {$/;"	s
drm_i915_gem_madvise	./include/drm/i915_drm.h	/^struct drm_i915_gem_madvise {$/;"	s
drm_i915_gem_mmap	./include/drm/i915_drm.h	/^struct drm_i915_gem_mmap {$/;"	s
drm_i915_gem_mmap_gtt	./include/drm/i915_drm.h	/^struct drm_i915_gem_mmap_gtt {$/;"	s
drm_i915_gem_pin	./include/drm/i915_drm.h	/^struct drm_i915_gem_pin {$/;"	s
drm_i915_gem_pread	./include/drm/i915_drm.h	/^struct drm_i915_gem_pread {$/;"	s
drm_i915_gem_pwrite	./include/drm/i915_drm.h	/^struct drm_i915_gem_pwrite {$/;"	s
drm_i915_gem_relocation_entry	./include/drm/i915_drm.h	/^struct drm_i915_gem_relocation_entry {$/;"	s
drm_i915_gem_set_domain	./include/drm/i915_drm.h	/^struct drm_i915_gem_set_domain {$/;"	s
drm_i915_gem_set_tiling	./include/drm/i915_drm.h	/^struct drm_i915_gem_set_tiling {$/;"	s
drm_i915_gem_sw_finish	./include/drm/i915_drm.h	/^struct drm_i915_gem_sw_finish {$/;"	s
drm_i915_gem_unpin	./include/drm/i915_drm.h	/^struct drm_i915_gem_unpin {$/;"	s
drm_i915_get_pipe_from_crtc_id	./include/drm/i915_drm.h	/^struct drm_i915_get_pipe_from_crtc_id {$/;"	s
drm_i915_getparam	./include/drm/i915_drm.h	/^typedef struct drm_i915_getparam {$/;"	s
drm_i915_getparam_t	./include/drm/i915_drm.h	/^} drm_i915_getparam_t;$/;"	t	typeref:struct:drm_i915_getparam
drm_i915_hws_addr	./include/drm/i915_drm.h	/^typedef struct drm_i915_hws_addr {$/;"	s
drm_i915_hws_addr_t	./include/drm/i915_drm.h	/^} drm_i915_hws_addr_t;$/;"	t	typeref:struct:drm_i915_hws_addr
drm_i915_init_t	./include/drm/i915_drm.h	/^} drm_i915_init_t;$/;"	t	typeref:struct:_drm_i915_init
drm_i915_irq_emit	./include/drm/i915_drm.h	/^typedef struct drm_i915_irq_emit {$/;"	s
drm_i915_irq_emit_t	./include/drm/i915_drm.h	/^} drm_i915_irq_emit_t;$/;"	t	typeref:struct:drm_i915_irq_emit
drm_i915_irq_wait	./include/drm/i915_drm.h	/^typedef struct drm_i915_irq_wait {$/;"	s
drm_i915_irq_wait_t	./include/drm/i915_drm.h	/^} drm_i915_irq_wait_t;$/;"	t	typeref:struct:drm_i915_irq_wait
drm_i915_mem_alloc	./include/drm/i915_drm.h	/^typedef struct drm_i915_mem_alloc {$/;"	s
drm_i915_mem_alloc_t	./include/drm/i915_drm.h	/^} drm_i915_mem_alloc_t;$/;"	t	typeref:struct:drm_i915_mem_alloc
drm_i915_mem_destroy_heap	./include/drm/i915_drm.h	/^typedef struct drm_i915_mem_destroy_heap {$/;"	s
drm_i915_mem_destroy_heap_t	./include/drm/i915_drm.h	/^} drm_i915_mem_destroy_heap_t;$/;"	t	typeref:struct:drm_i915_mem_destroy_heap
drm_i915_mem_free	./include/drm/i915_drm.h	/^typedef struct drm_i915_mem_free {$/;"	s
drm_i915_mem_free_t	./include/drm/i915_drm.h	/^} drm_i915_mem_free_t;$/;"	t	typeref:struct:drm_i915_mem_free
drm_i915_mem_init_heap	./include/drm/i915_drm.h	/^typedef struct drm_i915_mem_init_heap {$/;"	s
drm_i915_mem_init_heap_t	./include/drm/i915_drm.h	/^} drm_i915_mem_init_heap_t;$/;"	t	typeref:struct:drm_i915_mem_init_heap
drm_i915_sarea_t	./include/drm/i915_drm.h	/^} drm_i915_sarea_t;$/;"	t	typeref:struct:_drm_i915_sarea
drm_i915_setparam	./include/drm/i915_drm.h	/^typedef struct drm_i915_setparam {$/;"	s
drm_i915_setparam_t	./include/drm/i915_drm.h	/^} drm_i915_setparam_t;$/;"	t	typeref:struct:drm_i915_setparam
drm_i915_vblank_pipe	./include/drm/i915_drm.h	/^typedef struct drm_i915_vblank_pipe {$/;"	s
drm_i915_vblank_pipe_t	./include/drm/i915_drm.h	/^} drm_i915_vblank_pipe_t;$/;"	t	typeref:struct:drm_i915_vblank_pipe
drm_i915_vblank_swap	./include/drm/i915_drm.h	/^typedef struct drm_i915_vblank_swap {$/;"	s
drm_i915_vblank_swap_t	./include/drm/i915_drm.h	/^} drm_i915_vblank_swap_t;$/;"	t	typeref:struct:drm_i915_vblank_swap
drm_intel_add_validate_buffer	./intel/intel_bufmgr_gem.c	/^drm_intel_add_validate_buffer(drm_intel_bo *bo)$/;"	f	file:
drm_intel_add_validate_buffer2	./intel/intel_bufmgr_gem.c	/^drm_intel_add_validate_buffer2(drm_intel_bo *bo, int need_fence)$/;"	f	file:
drm_intel_bo	./intel/intel_bufmgr.h	/^typedef struct _drm_intel_bo drm_intel_bo;$/;"	t	typeref:struct:_drm_intel_bo
drm_intel_bo_alloc	./intel/intel_bufmgr.c	/^drm_intel_bo *drm_intel_bo_alloc(drm_intel_bufmgr *bufmgr, const char *name,$/;"	f
drm_intel_bo_alloc_for_render	./intel/intel_bufmgr.c	/^drm_intel_bo *drm_intel_bo_alloc_for_render(drm_intel_bufmgr *bufmgr,$/;"	f
drm_intel_bo_alloc_tiled	./intel/intel_bufmgr.c	/^drm_intel_bo_alloc_tiled(drm_intel_bufmgr *bufmgr, const char *name,$/;"	f
drm_intel_bo_busy	./intel/intel_bufmgr.c	/^int drm_intel_bo_busy(drm_intel_bo *bo)$/;"	f
drm_intel_bo_disable_reuse	./intel/intel_bufmgr.c	/^int drm_intel_bo_disable_reuse(drm_intel_bo *bo)$/;"	f
drm_intel_bo_emit_reloc	./intel/intel_bufmgr.c	/^drm_intel_bo_emit_reloc(drm_intel_bo *bo, uint32_t offset,$/;"	f
drm_intel_bo_emit_reloc_fence	./intel/intel_bufmgr.c	/^drm_intel_bo_emit_reloc_fence(drm_intel_bo *bo, uint32_t offset,$/;"	f
drm_intel_bo_exec	./intel/intel_bufmgr.c	/^drm_intel_bo_exec(drm_intel_bo *bo, int used,$/;"	f
drm_intel_bo_fake	./intel/intel_bufmgr_fake.c	/^} drm_intel_bo_fake;$/;"	t	typeref:struct:_drm_intel_bo_fake	file:
drm_intel_bo_fake_alloc_static	./intel/intel_bufmgr_fake.c	/^drm_intel_bo_fake_alloc_static(drm_intel_bufmgr *bufmgr,$/;"	f
drm_intel_bo_fake_disable_backing_store	./intel/intel_bufmgr_fake.c	/^drm_intel_bo_fake_disable_backing_store(drm_intel_bo *bo,$/;"	f
drm_intel_bo_fake_post_submit	./intel/intel_bufmgr_fake.c	/^drm_intel_bo_fake_post_submit(drm_intel_bo *bo)$/;"	f	file:
drm_intel_bo_flink	./intel/intel_bufmgr.c	/^int drm_intel_bo_flink(drm_intel_bo *bo, uint32_t * name)$/;"	f
drm_intel_bo_gem	./intel/intel_bufmgr_gem.c	/^typedef struct _drm_intel_bo_gem drm_intel_bo_gem;$/;"	t	typeref:struct:_drm_intel_bo_gem	file:
drm_intel_bo_gem_create_from_name	./intel/intel_bufmgr_gem.c	/^drm_intel_bo_gem_create_from_name(drm_intel_bufmgr *bufmgr,$/;"	f
drm_intel_bo_gem_set_in_aperture_size	./intel/intel_bufmgr_gem.c	/^drm_intel_bo_gem_set_in_aperture_size(drm_intel_bufmgr_gem *bufmgr_gem,$/;"	f	file:
drm_intel_bo_get_subdata	./intel/intel_bufmgr.c	/^drm_intel_bo_get_subdata(drm_intel_bo *bo, unsigned long offset,$/;"	f
drm_intel_bo_get_tiling	./intel/intel_bufmgr.c	/^int drm_intel_bo_get_tiling(drm_intel_bo *bo, uint32_t * tiling_mode,$/;"	f
drm_intel_bo_is_reusable	./intel/intel_bufmgr.c	/^int drm_intel_bo_is_reusable(drm_intel_bo *bo)$/;"	f
drm_intel_bo_madvise	./intel/intel_bufmgr.c	/^int drm_intel_bo_madvise(drm_intel_bo *bo, int madv)$/;"	f
drm_intel_bo_map	./intel/intel_bufmgr.c	/^int drm_intel_bo_map(drm_intel_bo *buf, int write_enable)$/;"	f
drm_intel_bo_mrb_exec	./intel/intel_bufmgr.c	/^drm_intel_bo_mrb_exec(drm_intel_bo *bo, int used,$/;"	f
drm_intel_bo_pin	./intel/intel_bufmgr.c	/^int drm_intel_bo_pin(drm_intel_bo *bo, uint32_t alignment)$/;"	f
drm_intel_bo_reference	./intel/intel_bufmgr.c	/^void drm_intel_bo_reference(drm_intel_bo *bo)$/;"	f
drm_intel_bo_references	./intel/intel_bufmgr.c	/^int drm_intel_bo_references(drm_intel_bo *bo, drm_intel_bo *target_bo)$/;"	f
drm_intel_bo_set_tiling	./intel/intel_bufmgr.c	/^int drm_intel_bo_set_tiling(drm_intel_bo *bo, uint32_t * tiling_mode,$/;"	f
drm_intel_bo_subdata	./intel/intel_bufmgr.c	/^drm_intel_bo_subdata(drm_intel_bo *bo, unsigned long offset,$/;"	f
drm_intel_bo_unmap	./intel/intel_bufmgr.c	/^int drm_intel_bo_unmap(drm_intel_bo *buf)$/;"	f
drm_intel_bo_unpin	./intel/intel_bufmgr.c	/^int drm_intel_bo_unpin(drm_intel_bo *bo)$/;"	f
drm_intel_bo_unreference	./intel/intel_bufmgr.c	/^void drm_intel_bo_unreference(drm_intel_bo *bo)$/;"	f
drm_intel_bo_wait_rendering	./intel/intel_bufmgr.c	/^void drm_intel_bo_wait_rendering(drm_intel_bo *bo)$/;"	f
drm_intel_bufmgr	./intel/intel_bufmgr.h	/^typedef struct _drm_intel_bufmgr drm_intel_bufmgr;$/;"	t	typeref:struct:_drm_intel_bufmgr
drm_intel_bufmgr_check_aperture_space	./intel/intel_bufmgr.c	/^int drm_intel_bufmgr_check_aperture_space(drm_intel_bo ** bo_array, int count)$/;"	f
drm_intel_bufmgr_destroy	./intel/intel_bufmgr.c	/^void drm_intel_bufmgr_destroy(drm_intel_bufmgr *bufmgr)$/;"	f
drm_intel_bufmgr_fake	./intel/intel_bufmgr_fake.c	/^} drm_intel_bufmgr_fake;$/;"	t	typeref:struct:_bufmgr_fake	file:
drm_intel_bufmgr_fake_contended_lock_take	./intel/intel_bufmgr_fake.c	/^drm_intel_bufmgr_fake_contended_lock_take(drm_intel_bufmgr *bufmgr)$/;"	f
drm_intel_bufmgr_fake_evict_all	./intel/intel_bufmgr_fake.c	/^void drm_intel_bufmgr_fake_evict_all(drm_intel_bufmgr *bufmgr)$/;"	f
drm_intel_bufmgr_fake_init	./intel/intel_bufmgr_fake.c	/^drm_intel_bufmgr *drm_intel_bufmgr_fake_init(int fd,$/;"	f
drm_intel_bufmgr_fake_set_exec_callback	./intel/intel_bufmgr_fake.c	/^drm_intel_bufmgr_fake_set_exec_callback(drm_intel_bufmgr *bufmgr,$/;"	f
drm_intel_bufmgr_fake_set_fence_callback	./intel/intel_bufmgr_fake.c	/^drm_intel_bufmgr_fake_set_fence_callback(drm_intel_bufmgr *bufmgr,$/;"	f
drm_intel_bufmgr_fake_set_last_dispatch	./intel/intel_bufmgr_fake.c	/^void drm_intel_bufmgr_fake_set_last_dispatch(drm_intel_bufmgr *bufmgr,$/;"	f
drm_intel_bufmgr_fake_wait_idle	./intel/intel_bufmgr_fake.c	/^drm_intel_bufmgr_fake_wait_idle(drm_intel_bufmgr_fake *bufmgr_fake)$/;"	f	file:
drm_intel_bufmgr_gem	./intel/intel_bufmgr_gem.c	/^} drm_intel_bufmgr_gem;$/;"	t	typeref:struct:_drm_intel_bufmgr_gem	file:
drm_intel_bufmgr_gem_destroy	./intel/intel_bufmgr_gem.c	/^drm_intel_bufmgr_gem_destroy(drm_intel_bufmgr *bufmgr)$/;"	f	file:
drm_intel_bufmgr_gem_enable_fenced_relocs	./intel/intel_bufmgr_gem.c	/^drm_intel_bufmgr_gem_enable_fenced_relocs(drm_intel_bufmgr *bufmgr)$/;"	f
drm_intel_bufmgr_gem_enable_reuse	./intel/intel_bufmgr_gem.c	/^drm_intel_bufmgr_gem_enable_reuse(drm_intel_bufmgr *bufmgr)$/;"	f
drm_intel_bufmgr_gem_get_devid	./intel/intel_bufmgr_gem.c	/^drm_intel_bufmgr_gem_get_devid(drm_intel_bufmgr *bufmgr)$/;"	f
drm_intel_bufmgr_gem_init	./intel/intel_bufmgr_gem.c	/^drm_intel_bufmgr_gem_init(int fd, int batch_size)$/;"	f
drm_intel_bufmgr_gem_set_aub_dump	./intel/intel_bufmgr_gem.c	/^drm_intel_bufmgr_gem_set_aub_dump(drm_intel_bufmgr *bufmgr, int enable)$/;"	f
drm_intel_bufmgr_gem_set_vma_cache_size	./intel/intel_bufmgr_gem.c	/^drm_intel_bufmgr_gem_set_vma_cache_size(drm_intel_bufmgr *bufmgr, int limit)$/;"	f
drm_intel_bufmgr_set_debug	./intel/intel_bufmgr.c	/^void drm_intel_bufmgr_set_debug(drm_intel_bufmgr *bufmgr, int enable_debug)$/;"	f
drm_intel_decode	./intel/intel_decode.c	/^drm_intel_decode(struct drm_intel_decode *ctx)$/;"	f
drm_intel_decode	./intel/intel_decode.c	/^struct drm_intel_decode {$/;"	s	file:
drm_intel_decode_context_alloc	./intel/intel_decode.c	/^drm_intel_decode_context_alloc(uint32_t devid)$/;"	f
drm_intel_decode_context_free	./intel/intel_decode.c	/^drm_intel_decode_context_free(struct drm_intel_decode *ctx)$/;"	f
drm_intel_decode_set_batch_pointer	./intel/intel_decode.c	/^drm_intel_decode_set_batch_pointer(struct drm_intel_decode *ctx,$/;"	f
drm_intel_decode_set_dump_past_end	./intel/intel_decode.c	/^drm_intel_decode_set_dump_past_end(struct drm_intel_decode *ctx,$/;"	f
drm_intel_decode_set_head_tail	./intel/intel_decode.c	/^drm_intel_decode_set_head_tail(struct drm_intel_decode *ctx,$/;"	f
drm_intel_decode_set_output_file	./intel/intel_decode.c	/^drm_intel_decode_set_output_file(struct drm_intel_decode *ctx,$/;"	f
drm_intel_fake_bo_alloc	./intel/intel_bufmgr_fake.c	/^drm_intel_fake_bo_alloc(drm_intel_bufmgr *bufmgr,$/;"	f	file:
drm_intel_fake_bo_alloc_tiled	./intel/intel_bufmgr_fake.c	/^drm_intel_fake_bo_alloc_tiled(drm_intel_bufmgr * bufmgr,$/;"	f	file:
drm_intel_fake_bo_exec	./intel/intel_bufmgr_fake.c	/^drm_intel_fake_bo_exec(drm_intel_bo *bo, int used,$/;"	f	file:
drm_intel_fake_bo_map	./intel/intel_bufmgr_fake.c	/^ drm_intel_fake_bo_map(drm_intel_bo *bo, int write_enable)$/;"	f	file:
drm_intel_fake_bo_map_locked	./intel/intel_bufmgr_fake.c	/^ drm_intel_fake_bo_map_locked(drm_intel_bo *bo, int write_enable)$/;"	f	file:
drm_intel_fake_bo_reference	./intel/intel_bufmgr_fake.c	/^drm_intel_fake_bo_reference(drm_intel_bo *bo)$/;"	f	file:
drm_intel_fake_bo_reference_locked	./intel/intel_bufmgr_fake.c	/^drm_intel_fake_bo_reference_locked(drm_intel_bo *bo)$/;"	f	file:
drm_intel_fake_bo_subdata	./intel/intel_bufmgr_fake.c	/^drm_intel_fake_bo_subdata(drm_intel_bo *bo, unsigned long offset,$/;"	f	file:
drm_intel_fake_bo_unmap	./intel/intel_bufmgr_fake.c	/^static int drm_intel_fake_bo_unmap(drm_intel_bo *bo)$/;"	f	file:
drm_intel_fake_bo_unmap_locked	./intel/intel_bufmgr_fake.c	/^ drm_intel_fake_bo_unmap_locked(drm_intel_bo *bo)$/;"	f	file:
drm_intel_fake_bo_unreference	./intel/intel_bufmgr_fake.c	/^drm_intel_fake_bo_unreference(drm_intel_bo *bo)$/;"	f	file:
drm_intel_fake_bo_unreference_locked	./intel/intel_bufmgr_fake.c	/^drm_intel_fake_bo_unreference_locked(drm_intel_bo *bo)$/;"	f	file:
drm_intel_fake_bo_validate	./intel/intel_bufmgr_fake.c	/^ drm_intel_fake_bo_validate(drm_intel_bo *bo)$/;"	f	file:
drm_intel_fake_bo_wait_rendering	./intel/intel_bufmgr_fake.c	/^drm_intel_fake_bo_wait_rendering(drm_intel_bo *bo)$/;"	f	file:
drm_intel_fake_bo_wait_rendering_locked	./intel/intel_bufmgr_fake.c	/^drm_intel_fake_bo_wait_rendering_locked(drm_intel_bo *bo)$/;"	f	file:
drm_intel_fake_calculate_domains	./intel/intel_bufmgr_fake.c	/^drm_intel_fake_calculate_domains(drm_intel_bo *bo)$/;"	f	file:
drm_intel_fake_check_aperture_space	./intel/intel_bufmgr_fake.c	/^drm_intel_fake_check_aperture_space(drm_intel_bo ** bo_array, int count)$/;"	f	file:
drm_intel_fake_destroy	./intel/intel_bufmgr_fake.c	/^drm_intel_fake_destroy(drm_intel_bufmgr *bufmgr)$/;"	f	file:
drm_intel_fake_emit_reloc	./intel/intel_bufmgr_fake.c	/^drm_intel_fake_emit_reloc(drm_intel_bo *bo, uint32_t offset,$/;"	f	file:
drm_intel_fake_fence_validated	./intel/intel_bufmgr_fake.c	/^drm_intel_fake_fence_validated(drm_intel_bufmgr *bufmgr)$/;"	f	file:
drm_intel_fake_kick_all_locked	./intel/intel_bufmgr_fake.c	/^ drm_intel_fake_kick_all_locked(drm_intel_bufmgr_fake *bufmgr_fake)$/;"	f	file:
drm_intel_fake_reloc_and_validate_buffer	./intel/intel_bufmgr_fake.c	/^drm_intel_fake_reloc_and_validate_buffer(drm_intel_bo *bo)$/;"	f	file:
drm_intel_gem_bo_alloc	./intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_alloc(drm_intel_bufmgr *bufmgr,$/;"	f	file:
drm_intel_gem_bo_alloc_for_render	./intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_alloc_for_render(drm_intel_bufmgr *bufmgr,$/;"	f	file:
drm_intel_gem_bo_alloc_internal	./intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_alloc_internal(drm_intel_bufmgr *bufmgr,$/;"	f	file:
drm_intel_gem_bo_alloc_tiled	./intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_alloc_tiled(drm_intel_bufmgr *bufmgr, const char *name,$/;"	f	file:
drm_intel_gem_bo_aub_dump_bmp	./intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_aub_dump_bmp(drm_intel_bo *bo,$/;"	f
drm_intel_gem_bo_bucket	./intel/intel_bufmgr_gem.c	/^struct drm_intel_gem_bo_bucket {$/;"	s	file:
drm_intel_gem_bo_bucket_for_size	./intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_bucket_for_size(drm_intel_bufmgr_gem *bufmgr_gem,$/;"	f	file:
drm_intel_gem_bo_busy	./intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_busy(drm_intel_bo *bo)$/;"	f	file:
drm_intel_gem_bo_cache_purge_bucket	./intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_cache_purge_bucket(drm_intel_bufmgr_gem *bufmgr_gem,$/;"	f	file:
drm_intel_gem_bo_clear_aperture_space_flag	./intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_clear_aperture_space_flag(drm_intel_bo *bo)$/;"	f	file:
drm_intel_gem_bo_clear_relocs	./intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_clear_relocs(drm_intel_bo *bo, int start)$/;"	f
drm_intel_gem_bo_close_vma	./intel/intel_bufmgr_gem.c	/^static void drm_intel_gem_bo_close_vma(drm_intel_bufmgr_gem *bufmgr_gem,$/;"	f	file:
drm_intel_gem_bo_disable_reuse	./intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_disable_reuse(drm_intel_bo *bo)$/;"	f	file:
drm_intel_gem_bo_emit_reloc	./intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_emit_reloc(drm_intel_bo *bo, uint32_t offset,$/;"	f	file:
drm_intel_gem_bo_emit_reloc_fence	./intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_emit_reloc_fence(drm_intel_bo *bo, uint32_t offset,$/;"	f	file:
drm_intel_gem_bo_exec	./intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_exec(drm_intel_bo *bo, int used,$/;"	f	file:
drm_intel_gem_bo_exec2	./intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_exec2(drm_intel_bo *bo, int used,$/;"	f	file:
drm_intel_gem_bo_flink	./intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_flink(drm_intel_bo *bo, uint32_t * name)$/;"	f	file:
drm_intel_gem_bo_free	./intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_free(drm_intel_bo *bo)$/;"	f	file:
drm_intel_gem_bo_get_aperture_space	./intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_get_aperture_space(drm_intel_bo *bo)$/;"	f	file:
drm_intel_gem_bo_get_reloc_count	./intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_get_reloc_count(drm_intel_bo *bo)$/;"	f
drm_intel_gem_bo_get_subdata	./intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_get_subdata(drm_intel_bo *bo, unsigned long offset,$/;"	f	file:
drm_intel_gem_bo_get_tiling	./intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_get_tiling(drm_intel_bo *bo, uint32_t * tiling_mode,$/;"	f	file:
drm_intel_gem_bo_is_reusable	./intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_is_reusable(drm_intel_bo *bo)$/;"	f	file:
drm_intel_gem_bo_madvise	./intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_madvise(drm_intel_bo *bo, int madv)$/;"	f	file:
drm_intel_gem_bo_madvise_internal	./intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_madvise_internal(drm_intel_bufmgr_gem *bufmgr_gem,$/;"	f	file:
drm_intel_gem_bo_map	./intel/intel_bufmgr_gem.c	/^static int drm_intel_gem_bo_map(drm_intel_bo *bo, int write_enable)$/;"	f	file:
drm_intel_gem_bo_map_gtt	./intel/intel_bufmgr_gem.c	/^int drm_intel_gem_bo_map_gtt(drm_intel_bo *bo)$/;"	f
drm_intel_gem_bo_map_unsynchronized	./intel/intel_bufmgr_gem.c	/^int drm_intel_gem_bo_map_unsynchronized(drm_intel_bo *bo)$/;"	f
drm_intel_gem_bo_mark_mmaps_incoherent	./intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_mark_mmaps_incoherent(drm_intel_bo *bo)$/;"	f	file:
drm_intel_gem_bo_mrb_exec2	./intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_mrb_exec2(drm_intel_bo *bo, int used,$/;"	f	file:
drm_intel_gem_bo_open_vma	./intel/intel_bufmgr_gem.c	/^static void drm_intel_gem_bo_open_vma(drm_intel_bufmgr_gem *bufmgr_gem,$/;"	f	file:
drm_intel_gem_bo_pin	./intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_pin(drm_intel_bo *bo, uint32_t alignment)$/;"	f	file:
drm_intel_gem_bo_process_reloc	./intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_process_reloc(drm_intel_bo *bo)$/;"	f	file:
drm_intel_gem_bo_process_reloc2	./intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_process_reloc2(drm_intel_bo *bo)$/;"	f	file:
drm_intel_gem_bo_purge_vma_cache	./intel/intel_bufmgr_gem.c	/^static void drm_intel_gem_bo_purge_vma_cache(drm_intel_bufmgr_gem *bufmgr_gem)$/;"	f	file:
drm_intel_gem_bo_reference	./intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_reference(drm_intel_bo *bo)$/;"	f	file:
drm_intel_gem_bo_references	./intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_references(drm_intel_bo *bo, drm_intel_bo *target_bo)$/;"	f	file:
drm_intel_gem_bo_set_tiling	./intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_set_tiling(drm_intel_bo *bo, uint32_t * tiling_mode,$/;"	f	file:
drm_intel_gem_bo_set_tiling_internal	./intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_set_tiling_internal(drm_intel_bo *bo,$/;"	f	file:
drm_intel_gem_bo_start_gtt_access	./intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_start_gtt_access(drm_intel_bo *bo, int write_enable)$/;"	f
drm_intel_gem_bo_subdata	./intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_subdata(drm_intel_bo *bo, unsigned long offset,$/;"	f	file:
drm_intel_gem_bo_tile_pitch	./intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_tile_pitch(drm_intel_bufmgr_gem *bufmgr_gem,$/;"	f	file:
drm_intel_gem_bo_tile_size	./intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_tile_size(drm_intel_bufmgr_gem *bufmgr_gem, unsigned long size,$/;"	f	file:
drm_intel_gem_bo_unmap	./intel/intel_bufmgr_gem.c	/^static int drm_intel_gem_bo_unmap(drm_intel_bo *bo)$/;"	f	file:
drm_intel_gem_bo_unmap_gtt	./intel/intel_bufmgr_gem.c	/^int drm_intel_gem_bo_unmap_gtt(drm_intel_bo *bo)$/;"	f
drm_intel_gem_bo_unpin	./intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_unpin(drm_intel_bo *bo)$/;"	f	file:
drm_intel_gem_bo_unreference	./intel/intel_bufmgr_gem.c	/^static void drm_intel_gem_bo_unreference(drm_intel_bo *bo)$/;"	f	file:
drm_intel_gem_bo_unreference_final	./intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_unreference_final(drm_intel_bo *bo, time_t time)$/;"	f	file:
drm_intel_gem_bo_unreference_locked_timed	./intel/intel_bufmgr_gem.c	/^static void drm_intel_gem_bo_unreference_locked_timed(drm_intel_bo *bo,$/;"	f	file:
drm_intel_gem_bo_wait_rendering	./intel/intel_bufmgr_gem.c	/^drm_intel_gem_bo_wait_rendering(drm_intel_bo *bo)$/;"	f	file:
drm_intel_gem_check_aperture_space	./intel/intel_bufmgr_gem.c	/^drm_intel_gem_check_aperture_space(drm_intel_bo **bo_array, int count)$/;"	f	file:
drm_intel_gem_cleanup_bo_cache	./intel/intel_bufmgr_gem.c	/^drm_intel_gem_cleanup_bo_cache(drm_intel_bufmgr_gem *bufmgr_gem, time_t time)$/;"	f	file:
drm_intel_gem_compute_batch_space	./intel/intel_bufmgr_gem.c	/^drm_intel_gem_compute_batch_space(drm_intel_bo **bo_array, int count)$/;"	f	file:
drm_intel_gem_dump_validation_list	./intel/intel_bufmgr_gem.c	/^drm_intel_gem_dump_validation_list(drm_intel_bufmgr_gem *bufmgr_gem)$/;"	f	file:
drm_intel_gem_estimate_batch_space	./intel/intel_bufmgr_gem.c	/^drm_intel_gem_estimate_batch_space(drm_intel_bo **bo_array, int count)$/;"	f	file:
drm_intel_gem_get_pipe_from_crtc_id	./intel/intel_bufmgr_gem.c	/^drm_intel_gem_get_pipe_from_crtc_id(drm_intel_bufmgr *bufmgr, int crtc_id)$/;"	f	file:
drm_intel_gem_total_fences	./intel/intel_bufmgr_gem.c	/^drm_intel_gem_total_fences(drm_intel_bo ** bo_array, int count)$/;"	f	file:
drm_intel_get_aperture_sizes	./intel/intel_bufmgr.c	/^int drm_intel_get_aperture_sizes(int fd,$/;"	f
drm_intel_get_pipe_from_crtc_id	./intel/intel_bufmgr.c	/^int drm_intel_get_pipe_from_crtc_id(drm_intel_bufmgr *bufmgr, int crtc_id)$/;"	f
drm_intel_overlay_attrs	./include/drm/i915_drm.h	/^struct drm_intel_overlay_attrs {$/;"	s
drm_intel_overlay_put_image	./include/drm/i915_drm.h	/^struct drm_intel_overlay_put_image {$/;"	s
drm_intel_probe_agp_aperture_size	./intel/intel_bufmgr.c	/^drm_intel_probe_agp_aperture_size(int fd)$/;"	f	file:
drm_intel_reloc_target	./intel/intel_bufmgr_gem.c	/^} drm_intel_reloc_target;$/;"	t	typeref:struct:_drm_intel_reloc_target_info	file:
drm_intel_setup_reloc_list	./intel/intel_bufmgr_gem.c	/^drm_intel_setup_reloc_list(drm_intel_bo *bo)$/;"	f	file:
drm_intel_sprite_colorkey	./include/drm/i915_drm.h	/^struct drm_intel_sprite_colorkey {$/;"	s
drm_intel_update_buffer_offsets	./intel/intel_bufmgr_gem.c	/^drm_intel_update_buffer_offsets(drm_intel_bufmgr_gem *bufmgr_gem)$/;"	f	file:
drm_intel_update_buffer_offsets2	./intel/intel_bufmgr_gem.c	/^drm_intel_update_buffer_offsets2 (drm_intel_bufmgr_gem *bufmgr_gem)$/;"	f	file:
drm_irq_busid	./include/drm/drm.h	/^struct drm_irq_busid {$/;"	s
drm_irq_busid_t	./include/drm/drm.h	/^typedef struct drm_irq_busid drm_irq_busid_t;$/;"	t	typeref:struct:drm_irq_busid
drm_list	./include/drm/drm.h	/^struct drm_list {$/;"	s
drm_list_t	./include/drm/drm.h	/^typedef struct drm_list drm_list_t;$/;"	t	typeref:struct:drm_list
drm_lock	./include/drm/drm.h	/^struct drm_lock {$/;"	s
drm_lock_flags	./include/drm/drm.h	/^enum drm_lock_flags {$/;"	g
drm_lock_flags_t	./include/drm/drm.h	/^typedef enum drm_lock_flags drm_lock_flags_t;$/;"	t	typeref:enum:drm_lock_flags
drm_lock_t	./include/drm/drm.h	/^typedef struct drm_lock drm_lock_t;$/;"	t	typeref:struct:drm_lock
drm_mach64_blit	./include/drm/mach64_drm.h	/^typedef struct drm_mach64_blit {$/;"	s
drm_mach64_blit_t	./include/drm/mach64_drm.h	/^} drm_mach64_blit_t;$/;"	t	typeref:struct:drm_mach64_blit
drm_mach64_clear	./include/drm/mach64_drm.h	/^typedef struct drm_mach64_clear {$/;"	s
drm_mach64_clear_t	./include/drm/mach64_drm.h	/^} drm_mach64_clear_t;$/;"	t	typeref:struct:drm_mach64_clear
drm_mach64_context_regs_t	./include/drm/mach64_drm.h	/^} drm_mach64_context_regs_t;$/;"	t	typeref:struct:__anon59
drm_mach64_dma_mode_t	./include/drm/mach64_drm.h	/^} drm_mach64_dma_mode_t;$/;"	t	typeref:enum:_drm_mach64_dma_mode_t
drm_mach64_getparam	./include/drm/mach64_drm.h	/^typedef struct drm_mach64_getparam {$/;"	s
drm_mach64_getparam_t	./include/drm/mach64_drm.h	/^} drm_mach64_getparam_t;$/;"	t	typeref:struct:drm_mach64_getparam
drm_mach64_init	./include/drm/mach64_drm.h	/^typedef struct drm_mach64_init {$/;"	s
drm_mach64_init_t	./include/drm/mach64_drm.h	/^} drm_mach64_init_t;$/;"	t	typeref:struct:drm_mach64_init
drm_mach64_sarea	./include/drm/mach64_drm.h	/^typedef struct drm_mach64_sarea {$/;"	s
drm_mach64_sarea_t	./include/drm/mach64_drm.h	/^} drm_mach64_sarea_t;$/;"	t	typeref:struct:drm_mach64_sarea
drm_mach64_vertex	./include/drm/mach64_drm.h	/^typedef struct drm_mach64_vertex {$/;"	s
drm_mach64_vertex_t	./include/drm/mach64_drm.h	/^} drm_mach64_vertex_t;$/;"	t	typeref:struct:drm_mach64_vertex
drm_magic_t	./include/drm/drm.h	/^typedef unsigned int drm_magic_t;$/;"	t
drm_map	./include/drm/drm.h	/^struct drm_map {$/;"	s
drm_map_flags	./include/drm/drm.h	/^enum drm_map_flags {$/;"	g
drm_map_flags_t	./include/drm/drm.h	/^typedef enum drm_map_flags drm_map_flags_t;$/;"	t	typeref:enum:drm_map_flags
drm_map_t	./include/drm/drm.h	/^typedef struct drm_map drm_map_t;$/;"	t	typeref:struct:drm_map
drm_map_type	./include/drm/drm.h	/^enum drm_map_type {$/;"	g
drm_map_type_t	./include/drm/drm.h	/^typedef enum drm_map_type drm_map_type_t;$/;"	t	typeref:enum:drm_map_type
drm_mga_age_t	./include/drm/mga_drm.h	/^} drm_mga_age_t;$/;"	t	typeref:struct:__anon17
drm_mga_blit_t	./include/drm/mga_drm.h	/^} drm_mga_blit_t;$/;"	t	typeref:struct:_drm_mga_blit
drm_mga_clear	./include/drm/mga_drm.h	/^typedef struct drm_mga_clear {$/;"	s
drm_mga_clear_t	./include/drm/mga_drm.h	/^} drm_mga_clear_t;$/;"	t	typeref:struct:drm_mga_clear
drm_mga_context_regs_t	./include/drm/mga_drm.h	/^} drm_mga_context_regs_t;$/;"	t	typeref:struct:__anon14
drm_mga_dma_bootstrap	./include/drm/mga_drm.h	/^typedef struct drm_mga_dma_bootstrap {$/;"	s
drm_mga_dma_bootstrap_t	./include/drm/mga_drm.h	/^} drm_mga_dma_bootstrap_t;$/;"	t	typeref:struct:drm_mga_dma_bootstrap
drm_mga_getparam	./include/drm/mga_drm.h	/^typedef struct drm_mga_getparam {$/;"	s
drm_mga_getparam_t	./include/drm/mga_drm.h	/^} drm_mga_getparam_t;$/;"	t	typeref:struct:drm_mga_getparam
drm_mga_iload	./include/drm/mga_drm.h	/^typedef struct drm_mga_iload {$/;"	s
drm_mga_iload_t	./include/drm/mga_drm.h	/^} drm_mga_iload_t;$/;"	t	typeref:struct:drm_mga_iload
drm_mga_indices	./include/drm/mga_drm.h	/^typedef struct drm_mga_indices {$/;"	s
drm_mga_indices_t	./include/drm/mga_drm.h	/^} drm_mga_indices_t;$/;"	t	typeref:struct:drm_mga_indices
drm_mga_init	./include/drm/mga_drm.h	/^typedef struct drm_mga_init {$/;"	s
drm_mga_init_t	./include/drm/mga_drm.h	/^} drm_mga_init_t;$/;"	t	typeref:struct:drm_mga_init
drm_mga_sarea_t	./include/drm/mga_drm.h	/^} drm_mga_sarea_t;$/;"	t	typeref:struct:_drm_mga_sarea
drm_mga_server_regs_t	./include/drm/mga_drm.h	/^} drm_mga_server_regs_t;$/;"	t	typeref:struct:__anon15
drm_mga_texture_regs_t	./include/drm/mga_drm.h	/^} drm_mga_texture_regs_t;$/;"	t	typeref:struct:__anon16
drm_mga_vertex	./include/drm/mga_drm.h	/^typedef struct drm_mga_vertex {$/;"	s
drm_mga_vertex_t	./include/drm/mga_drm.h	/^} drm_mga_vertex_t;$/;"	t	typeref:struct:drm_mga_vertex
drm_mga_warp_index_t	./include/drm/mga_drm.h	/^} drm_mga_warp_index_t;$/;"	t	typeref:struct:_drm_mga_warp_index
drm_mode_card_res	./include/drm/drm_mode.h	/^struct drm_mode_card_res {$/;"	s
drm_mode_connector_set_property	./include/drm/drm_mode.h	/^struct drm_mode_connector_set_property {$/;"	s
drm_mode_create_dumb	./include/drm/drm_mode.h	/^struct drm_mode_create_dumb {$/;"	s
drm_mode_crtc	./include/drm/drm_mode.h	/^struct drm_mode_crtc {$/;"	s
drm_mode_crtc_lut	./include/drm/drm_mode.h	/^struct drm_mode_crtc_lut {$/;"	s
drm_mode_crtc_page_flip	./include/drm/drm_mode.h	/^struct drm_mode_crtc_page_flip {$/;"	s
drm_mode_cursor	./include/drm/drm_mode.h	/^struct drm_mode_cursor {$/;"	s
drm_mode_destroy_dumb	./include/drm/drm_mode.h	/^struct drm_mode_destroy_dumb {$/;"	s
drm_mode_fb_cmd	./include/drm/drm_mode.h	/^struct drm_mode_fb_cmd {$/;"	s
drm_mode_fb_cmd2	./include/drm/drm_mode.h	/^struct drm_mode_fb_cmd2 {$/;"	s
drm_mode_fb_dirty_cmd	./include/drm/drm_mode.h	/^struct drm_mode_fb_dirty_cmd {$/;"	s
drm_mode_get_blob	./include/drm/drm_mode.h	/^struct drm_mode_get_blob {$/;"	s
drm_mode_get_connector	./include/drm/drm_mode.h	/^struct drm_mode_get_connector {$/;"	s
drm_mode_get_encoder	./include/drm/drm_mode.h	/^struct drm_mode_get_encoder {$/;"	s
drm_mode_get_plane	./include/drm/drm_mode.h	/^struct drm_mode_get_plane {$/;"	s
drm_mode_get_plane_res	./include/drm/drm_mode.h	/^struct drm_mode_get_plane_res {$/;"	s
drm_mode_get_property	./include/drm/drm_mode.h	/^struct drm_mode_get_property {$/;"	s
drm_mode_map_dumb	./include/drm/drm_mode.h	/^struct drm_mode_map_dumb {$/;"	s
drm_mode_mode_cmd	./include/drm/drm_mode.h	/^struct drm_mode_mode_cmd {$/;"	s
drm_mode_modeinfo	./include/drm/drm_mode.h	/^struct drm_mode_modeinfo {$/;"	s
drm_mode_property_enum	./include/drm/drm_mode.h	/^struct drm_mode_property_enum {$/;"	s
drm_mode_set_plane	./include/drm/drm_mode.h	/^struct drm_mode_set_plane {$/;"	s
drm_modeset_ctl	./include/drm/drm.h	/^struct drm_modeset_ctl {$/;"	s
drm_nouveau_channel_alloc	./include/drm/nouveau_drm.h	/^struct drm_nouveau_channel_alloc {$/;"	s
drm_nouveau_channel_free	./include/drm/nouveau_drm.h	/^struct drm_nouveau_channel_free {$/;"	s
drm_nouveau_gem_cpu_fini	./include/drm/nouveau_drm.h	/^struct drm_nouveau_gem_cpu_fini {$/;"	s
drm_nouveau_gem_cpu_prep	./include/drm/nouveau_drm.h	/^struct drm_nouveau_gem_cpu_prep {$/;"	s
drm_nouveau_gem_info	./include/drm/nouveau_drm.h	/^struct drm_nouveau_gem_info {$/;"	s
drm_nouveau_gem_new	./include/drm/nouveau_drm.h	/^struct drm_nouveau_gem_new {$/;"	s
drm_nouveau_gem_pushbuf	./include/drm/nouveau_drm.h	/^struct drm_nouveau_gem_pushbuf {$/;"	s
drm_nouveau_gem_pushbuf_bo	./include/drm/nouveau_drm.h	/^struct drm_nouveau_gem_pushbuf_bo {$/;"	s
drm_nouveau_gem_pushbuf_bo_presumed	./include/drm/nouveau_drm.h	/^struct drm_nouveau_gem_pushbuf_bo_presumed {$/;"	s
drm_nouveau_gem_pushbuf_push	./include/drm/nouveau_drm.h	/^struct drm_nouveau_gem_pushbuf_push {$/;"	s
drm_nouveau_gem_pushbuf_reloc	./include/drm/nouveau_drm.h	/^struct drm_nouveau_gem_pushbuf_reloc {$/;"	s
drm_nouveau_getparam	./include/drm/nouveau_drm.h	/^struct drm_nouveau_getparam {$/;"	s
drm_nouveau_gpuobj_free	./include/drm/nouveau_drm.h	/^struct drm_nouveau_gpuobj_free {$/;"	s
drm_nouveau_grobj_alloc	./include/drm/nouveau_drm.h	/^struct drm_nouveau_grobj_alloc {$/;"	s
drm_nouveau_notifierobj_alloc	./include/drm/nouveau_drm.h	/^struct drm_nouveau_notifierobj_alloc {$/;"	s
drm_nouveau_sarea	./include/drm/nouveau_drm.h	/^struct drm_nouveau_sarea {$/;"	s
drm_nouveau_setparam	./include/drm/nouveau_drm.h	/^struct drm_nouveau_setparam {$/;"	s
drm_omap_gem_cpu_fini	./omap/omap_drm.h	/^struct drm_omap_gem_cpu_fini {$/;"	s
drm_omap_gem_cpu_prep	./omap/omap_drm.h	/^struct drm_omap_gem_cpu_prep {$/;"	s
drm_omap_gem_info	./omap/omap_drm.h	/^struct drm_omap_gem_info {$/;"	s
drm_omap_gem_new	./omap/omap_drm.h	/^struct drm_omap_gem_new {$/;"	s
drm_omap_get_base	./omap/omap_drm.h	/^struct drm_omap_get_base {$/;"	s
drm_omap_param	./omap/omap_drm.h	/^struct drm_omap_param {$/;"	s
drm_open_any	./tests/drmtest.c	/^int drm_open_any(void)$/;"	f
drm_open_any_master	./tests/drmtest.c	/^int drm_open_any_master(void)$/;"	f
drm_open_matching	./tests/drmtest.c	/^int drm_open_matching(const char *pci_glob, int flags)$/;"	f
drm_r128_blit	./include/drm/r128_drm.h	/^typedef struct drm_r128_blit {$/;"	s
drm_r128_blit_t	./include/drm/r128_drm.h	/^} drm_r128_blit_t;$/;"	t	typeref:struct:drm_r128_blit
drm_r128_cce_stop	./include/drm/r128_drm.h	/^typedef struct drm_r128_cce_stop {$/;"	s
drm_r128_cce_stop_t	./include/drm/r128_drm.h	/^} drm_r128_cce_stop_t;$/;"	t	typeref:struct:drm_r128_cce_stop
drm_r128_clear	./include/drm/r128_drm.h	/^typedef struct drm_r128_clear {$/;"	s
drm_r128_clear_t	./include/drm/r128_drm.h	/^} drm_r128_clear_t;$/;"	t	typeref:struct:drm_r128_clear
drm_r128_context_regs_t	./include/drm/r128_drm.h	/^} drm_r128_context_regs_t;$/;"	t	typeref:struct:__anon19
drm_r128_depth	./include/drm/r128_drm.h	/^typedef struct drm_r128_depth {$/;"	s
drm_r128_depth_t	./include/drm/r128_drm.h	/^} drm_r128_depth_t;$/;"	t	typeref:struct:drm_r128_depth
drm_r128_fullscreen	./include/drm/r128_drm.h	/^typedef struct drm_r128_fullscreen {$/;"	s
drm_r128_fullscreen_t	./include/drm/r128_drm.h	/^} drm_r128_fullscreen_t;$/;"	t	typeref:struct:drm_r128_fullscreen
drm_r128_getparam	./include/drm/r128_drm.h	/^typedef struct drm_r128_getparam {$/;"	s
drm_r128_getparam_t	./include/drm/r128_drm.h	/^} drm_r128_getparam_t;$/;"	t	typeref:struct:drm_r128_getparam
drm_r128_indices	./include/drm/r128_drm.h	/^typedef struct drm_r128_indices {$/;"	s
drm_r128_indices_t	./include/drm/r128_drm.h	/^} drm_r128_indices_t;$/;"	t	typeref:struct:drm_r128_indices
drm_r128_indirect	./include/drm/r128_drm.h	/^typedef struct drm_r128_indirect {$/;"	s
drm_r128_indirect_t	./include/drm/r128_drm.h	/^} drm_r128_indirect_t;$/;"	t	typeref:struct:drm_r128_indirect
drm_r128_init	./include/drm/r128_drm.h	/^typedef struct drm_r128_init {$/;"	s
drm_r128_init_t	./include/drm/r128_drm.h	/^} drm_r128_init_t;$/;"	t	typeref:struct:drm_r128_init
drm_r128_sarea	./include/drm/r128_drm.h	/^typedef struct drm_r128_sarea {$/;"	s
drm_r128_sarea_t	./include/drm/r128_drm.h	/^} drm_r128_sarea_t;$/;"	t	typeref:struct:drm_r128_sarea
drm_r128_stipple	./include/drm/r128_drm.h	/^typedef struct drm_r128_stipple {$/;"	s
drm_r128_stipple_t	./include/drm/r128_drm.h	/^} drm_r128_stipple_t;$/;"	t	typeref:struct:drm_r128_stipple
drm_r128_texture_regs_t	./include/drm/r128_drm.h	/^} drm_r128_texture_regs_t;$/;"	t	typeref:struct:__anon20
drm_r128_vertex	./include/drm/r128_drm.h	/^typedef struct drm_r128_vertex {$/;"	s
drm_r128_vertex_t	./include/drm/r128_drm.h	/^} drm_r128_vertex_t;$/;"	t	typeref:struct:drm_r128_vertex
drm_r300_cmd_header_t	./include/drm/radeon_drm.h	/^} drm_r300_cmd_header_t;$/;"	t	typeref:union:__anon39
drm_radeon_clear	./include/drm/radeon_drm.h	/^typedef struct drm_radeon_clear {$/;"	s
drm_radeon_clear_rect	./include/drm/radeon_drm.h	/^typedef union drm_radeon_clear_rect {$/;"	u
drm_radeon_clear_rect_t	./include/drm/radeon_drm.h	/^} drm_radeon_clear_rect_t;$/;"	t	typeref:union:drm_radeon_clear_rect
drm_radeon_clear_t	./include/drm/radeon_drm.h	/^} drm_radeon_clear_t;$/;"	t	typeref:struct:drm_radeon_clear
drm_radeon_cmd_buffer	./include/drm/radeon_drm.h	/^typedef struct drm_radeon_cmd_buffer {$/;"	s
drm_radeon_cmd_buffer_t	./include/drm/radeon_drm.h	/^} drm_radeon_cmd_buffer_t;$/;"	t	typeref:struct:drm_radeon_cmd_buffer
drm_radeon_cmd_header_t	./include/drm/radeon_drm.h	/^} drm_radeon_cmd_header_t;$/;"	t	typeref:union:__anon31
drm_radeon_context2_regs_t	./include/drm/radeon_drm.h	/^} drm_radeon_context2_regs_t;$/;"	t	typeref:struct:__anon51
drm_radeon_context_regs_t	./include/drm/radeon_drm.h	/^} drm_radeon_context_regs_t;$/;"	t	typeref:struct:__anon50
drm_radeon_cp_stop	./include/drm/radeon_drm.h	/^typedef struct drm_radeon_cp_stop {$/;"	s
drm_radeon_cp_stop_t	./include/drm/radeon_drm.h	/^} drm_radeon_cp_stop_t;$/;"	t	typeref:struct:drm_radeon_cp_stop
drm_radeon_cs	./include/drm/radeon_drm.h	/^struct drm_radeon_cs {$/;"	s
drm_radeon_cs_chunk	./include/drm/radeon_drm.h	/^struct drm_radeon_cs_chunk {$/;"	s
drm_radeon_cs_reloc	./include/drm/radeon_drm.h	/^struct drm_radeon_cs_reloc {$/;"	s
drm_radeon_fullscreen	./include/drm/radeon_drm.h	/^typedef struct drm_radeon_fullscreen {$/;"	s
drm_radeon_fullscreen_t	./include/drm/radeon_drm.h	/^} drm_radeon_fullscreen_t;$/;"	t	typeref:struct:drm_radeon_fullscreen
drm_radeon_gem_busy	./include/drm/radeon_drm.h	/^struct drm_radeon_gem_busy {$/;"	s
drm_radeon_gem_create	./include/drm/radeon_drm.h	/^struct drm_radeon_gem_create {$/;"	s
drm_radeon_gem_get_tiling	./include/drm/radeon_drm.h	/^struct drm_radeon_gem_get_tiling {$/;"	s
drm_radeon_gem_info	./include/drm/radeon_drm.h	/^struct drm_radeon_gem_info {$/;"	s
drm_radeon_gem_mmap	./include/drm/radeon_drm.h	/^struct drm_radeon_gem_mmap {$/;"	s
drm_radeon_gem_pread	./include/drm/radeon_drm.h	/^struct drm_radeon_gem_pread {$/;"	s
drm_radeon_gem_pwrite	./include/drm/radeon_drm.h	/^struct drm_radeon_gem_pwrite {$/;"	s
drm_radeon_gem_set_domain	./include/drm/radeon_drm.h	/^struct drm_radeon_gem_set_domain {$/;"	s
drm_radeon_gem_set_tiling	./include/drm/radeon_drm.h	/^struct drm_radeon_gem_set_tiling {$/;"	s
drm_radeon_gem_wait_idle	./include/drm/radeon_drm.h	/^struct drm_radeon_gem_wait_idle {$/;"	s
drm_radeon_getparam	./include/drm/radeon_drm.h	/^typedef struct drm_radeon_getparam {$/;"	s
drm_radeon_getparam_t	./include/drm/radeon_drm.h	/^} drm_radeon_getparam_t;$/;"	t	typeref:struct:drm_radeon_getparam
drm_radeon_indices	./include/drm/radeon_drm.h	/^typedef struct drm_radeon_indices {$/;"	s
drm_radeon_indices_t	./include/drm/radeon_drm.h	/^} drm_radeon_indices_t;$/;"	t	typeref:struct:drm_radeon_indices
drm_radeon_indirect	./include/drm/radeon_drm.h	/^typedef struct drm_radeon_indirect {$/;"	s
drm_radeon_indirect_t	./include/drm/radeon_drm.h	/^} drm_radeon_indirect_t;$/;"	t	typeref:struct:drm_radeon_indirect
drm_radeon_info	./include/drm/radeon_drm.h	/^struct drm_radeon_info {$/;"	s
drm_radeon_init	./include/drm/radeon_drm.h	/^typedef struct drm_radeon_init {$/;"	s
drm_radeon_init_t	./include/drm/radeon_drm.h	/^} drm_radeon_init_t;$/;"	t	typeref:struct:drm_radeon_init
drm_radeon_irq_emit	./include/drm/radeon_drm.h	/^typedef struct drm_radeon_irq_emit {$/;"	s
drm_radeon_irq_emit_t	./include/drm/radeon_drm.h	/^} drm_radeon_irq_emit_t;$/;"	t	typeref:struct:drm_radeon_irq_emit
drm_radeon_irq_wait	./include/drm/radeon_drm.h	/^typedef struct drm_radeon_irq_wait {$/;"	s
drm_radeon_irq_wait_t	./include/drm/radeon_drm.h	/^} drm_radeon_irq_wait_t;$/;"	t	typeref:struct:drm_radeon_irq_wait
drm_radeon_mem_alloc	./include/drm/radeon_drm.h	/^typedef struct drm_radeon_mem_alloc {$/;"	s
drm_radeon_mem_alloc_t	./include/drm/radeon_drm.h	/^} drm_radeon_mem_alloc_t;$/;"	t	typeref:struct:drm_radeon_mem_alloc
drm_radeon_mem_free	./include/drm/radeon_drm.h	/^typedef struct drm_radeon_mem_free {$/;"	s
drm_radeon_mem_free_t	./include/drm/radeon_drm.h	/^} drm_radeon_mem_free_t;$/;"	t	typeref:struct:drm_radeon_mem_free
drm_radeon_mem_init_heap	./include/drm/radeon_drm.h	/^typedef struct drm_radeon_mem_init_heap {$/;"	s
drm_radeon_mem_init_heap_t	./include/drm/radeon_drm.h	/^} drm_radeon_mem_init_heap_t;$/;"	t	typeref:struct:drm_radeon_mem_init_heap
drm_radeon_prim_t	./include/drm/radeon_drm.h	/^} drm_radeon_prim_t;$/;"	t	typeref:struct:__anon53
drm_radeon_sarea_t	./include/drm/radeon_drm.h	/^} drm_radeon_sarea_t;$/;"	t	typeref:struct:__anon55
drm_radeon_setparam	./include/drm/radeon_drm.h	/^typedef struct drm_radeon_setparam {$/;"	s
drm_radeon_setparam_t	./include/drm/radeon_drm.h	/^} drm_radeon_setparam_t;$/;"	t	typeref:struct:drm_radeon_setparam
drm_radeon_state_t	./include/drm/radeon_drm.h	/^} drm_radeon_state_t;$/;"	t	typeref:struct:__anon54
drm_radeon_stipple	./include/drm/radeon_drm.h	/^typedef struct drm_radeon_stipple {$/;"	s
drm_radeon_stipple_t	./include/drm/radeon_drm.h	/^} drm_radeon_stipple_t;$/;"	t	typeref:struct:drm_radeon_stipple
drm_radeon_surface_alloc	./include/drm/radeon_drm.h	/^typedef struct drm_radeon_surface_alloc {$/;"	s
drm_radeon_surface_alloc_t	./include/drm/radeon_drm.h	/^} drm_radeon_surface_alloc_t;$/;"	t	typeref:struct:drm_radeon_surface_alloc
drm_radeon_surface_free	./include/drm/radeon_drm.h	/^typedef struct drm_radeon_surface_free {$/;"	s
drm_radeon_surface_free_t	./include/drm/radeon_drm.h	/^} drm_radeon_surface_free_t;$/;"	t	typeref:struct:drm_radeon_surface_free
drm_radeon_tex_image	./include/drm/radeon_drm.h	/^typedef struct drm_radeon_tex_image {$/;"	s
drm_radeon_tex_image_t	./include/drm/radeon_drm.h	/^} drm_radeon_tex_image_t;$/;"	t	typeref:struct:drm_radeon_tex_image
drm_radeon_texture	./include/drm/radeon_drm.h	/^typedef struct drm_radeon_texture {$/;"	s
drm_radeon_texture_regs_t	./include/drm/radeon_drm.h	/^} drm_radeon_texture_regs_t;$/;"	t	typeref:struct:__anon52
drm_radeon_texture_t	./include/drm/radeon_drm.h	/^} drm_radeon_texture_t;$/;"	t	typeref:struct:drm_radeon_texture
drm_radeon_vertex	./include/drm/radeon_drm.h	/^typedef struct drm_radeon_vertex {$/;"	s
drm_radeon_vertex2	./include/drm/radeon_drm.h	/^typedef struct drm_radeon_vertex2 {$/;"	s
drm_radeon_vertex2_t	./include/drm/radeon_drm.h	/^} drm_radeon_vertex2_t;$/;"	t	typeref:struct:drm_radeon_vertex2
drm_radeon_vertex_t	./include/drm/radeon_drm.h	/^} drm_radeon_vertex_t;$/;"	t	typeref:struct:drm_radeon_vertex
drm_sarea	./include/drm/drm_sarea.h	/^struct drm_sarea {$/;"	s
drm_sarea_drawable	./include/drm/drm_sarea.h	/^struct drm_sarea_drawable {$/;"	s
drm_sarea_drawable_t	./include/drm/drm_sarea.h	/^typedef struct drm_sarea_drawable drm_sarea_drawable_t;$/;"	t	typeref:struct:drm_sarea_drawable
drm_sarea_frame	./include/drm/drm_sarea.h	/^struct drm_sarea_frame {$/;"	s
drm_sarea_frame_t	./include/drm/drm_sarea.h	/^typedef struct drm_sarea_frame drm_sarea_frame_t;$/;"	t	typeref:struct:drm_sarea_frame
drm_sarea_t	./include/drm/drm_sarea.h	/^typedef struct drm_sarea drm_sarea_t;$/;"	t	typeref:struct:drm_sarea
drm_savage_cmd_header	./include/drm/savage_drm.h	/^union drm_savage_cmd_header {$/;"	u
drm_savage_cmd_header_t	./include/drm/savage_drm.h	/^typedef union drm_savage_cmd_header drm_savage_cmd_header_t;$/;"	t	typeref:union:drm_savage_cmd_header
drm_savage_cmdbuf	./include/drm/savage_drm.h	/^typedef struct drm_savage_cmdbuf {$/;"	s
drm_savage_cmdbuf_t	./include/drm/savage_drm.h	/^} drm_savage_cmdbuf_t;$/;"	t	typeref:struct:drm_savage_cmdbuf
drm_savage_event	./include/drm/savage_drm.h	/^typedef struct drm_savage_event {$/;"	s
drm_savage_event_emit_t	./include/drm/savage_drm.h	/^} drm_savage_event_emit_t, drm_savage_event_wait_t;$/;"	t	typeref:struct:drm_savage_event
drm_savage_event_wait_t	./include/drm/savage_drm.h	/^} drm_savage_event_emit_t, drm_savage_event_wait_t;$/;"	t	typeref:struct:drm_savage_event
drm_savage_init	./include/drm/savage_drm.h	/^typedef struct drm_savage_init {$/;"	s
drm_savage_init_t	./include/drm/savage_drm.h	/^} drm_savage_init_t;$/;"	t	typeref:struct:drm_savage_init
drm_savage_sarea_ptr	./include/drm/savage_drm.h	/^} drm_savage_sarea_t, *drm_savage_sarea_ptr;$/;"	t	typeref:struct:_drm_savage_sarea
drm_savage_sarea_t	./include/drm/savage_drm.h	/^} drm_savage_sarea_t, *drm_savage_sarea_ptr;$/;"	t	typeref:struct:_drm_savage_sarea
drm_scatter_gather	./include/drm/drm.h	/^struct drm_scatter_gather {$/;"	s
drm_scatter_gather_t	./include/drm/drm.h	/^typedef struct drm_scatter_gather drm_scatter_gather_t;$/;"	t	typeref:struct:drm_scatter_gather
drm_server_info	./xf86drm.c	/^static drmServerInfoPtr drm_server_info;$/;"	v	file:
drm_set_version	./include/drm/drm.h	/^struct drm_set_version {$/;"	s
drm_set_version_t	./include/drm/drm.h	/^typedef struct drm_set_version drm_set_version_t;$/;"	t	typeref:struct:drm_set_version
drm_sis_agp_t	./include/drm/sis_drm.h	/^} drm_sis_agp_t;$/;"	t	typeref:struct:__anon12
drm_sis_fb_t	./include/drm/sis_drm.h	/^} drm_sis_fb_t;$/;"	t	typeref:struct:__anon13
drm_sis_mem_t	./include/drm/sis_drm.h	/^} drm_sis_mem_t;$/;"	t	typeref:struct:__anon11
drm_stat_type	./include/drm/drm.h	/^enum drm_stat_type {$/;"	g
drm_stat_type_t	./include/drm/drm.h	/^typedef enum drm_stat_type drm_stat_type_t;$/;"	t	typeref:enum:drm_stat_type
drm_stats	./include/drm/drm.h	/^struct drm_stats {$/;"	s
drm_stats_t	./include/drm/drm.h	/^typedef struct drm_stats drm_stats_t;$/;"	t	typeref:struct:drm_stats
drm_tex_region	./include/drm/drm.h	/^struct drm_tex_region {$/;"	s
drm_tex_region_t	./include/drm/drm.h	/^typedef struct drm_tex_region drm_tex_region_t;$/;"	t	typeref:struct:drm_tex_region
drm_unique	./include/drm/drm.h	/^struct drm_unique {$/;"	s
drm_unique_t	./include/drm/drm.h	/^typedef struct drm_unique drm_unique_t;$/;"	t	typeref:struct:drm_unique
drm_update_draw	./include/drm/drm.h	/^struct drm_update_draw {$/;"	s
drm_update_draw_t	./include/drm/drm.h	/^typedef struct drm_update_draw drm_update_draw_t;$/;"	t	typeref:struct:drm_update_draw
drm_vblank_seq_type	./include/drm/drm.h	/^enum drm_vblank_seq_type {$/;"	g
drm_vblank_seq_type_t	./include/drm/drm.h	/^typedef enum drm_vblank_seq_type drm_vblank_seq_type_t;$/;"	t	typeref:enum:drm_vblank_seq_type
drm_version	./include/drm/drm.h	/^struct drm_version {$/;"	s
drm_version_t	./include/drm/drm.h	/^typedef struct drm_version drm_version_t;$/;"	t	typeref:struct:drm_version
drm_via_agp_t	./include/drm/via_drm.h	/^} drm_via_agp_t;$/;"	t	typeref:struct:__anon62
drm_via_blitsync	./include/drm/via_drm.h	/^typedef struct drm_via_blitsync {$/;"	s
drm_via_blitsync_t	./include/drm/via_drm.h	/^} drm_via_blitsync_t;$/;"	t	typeref:struct:drm_via_blitsync
drm_via_cmdbuf_size_t	./include/drm/via_drm.h	/^} drm_via_cmdbuf_size_t;$/;"	t	typeref:struct:_drm_via_cmdbuf_size
drm_via_cmdbuffer_t	./include/drm/via_drm.h	/^} drm_via_cmdbuffer_t;$/;"	t	typeref:struct:_drm_via_cmdbuffer
drm_via_dma_init_t	./include/drm/via_drm.h	/^} drm_via_dma_init_t;$/;"	t	typeref:struct:_drm_via_dma_init
drm_via_dmablit	./include/drm/via_drm.h	/^typedef struct drm_via_dmablit {$/;"	s
drm_via_dmablit_t	./include/drm/via_drm.h	/^} drm_via_dmablit_t;$/;"	t	typeref:struct:drm_via_dmablit
drm_via_fb_t	./include/drm/via_drm.h	/^} drm_via_fb_t;$/;"	t	typeref:struct:__anon63
drm_via_futex_t	./include/drm/via_drm.h	/^} drm_via_futex_t;$/;"	t	typeref:struct:_drm_via_futex
drm_via_init_t	./include/drm/via_drm.h	/^} drm_via_init_t;$/;"	t	typeref:struct:_drm_via_init
drm_via_irq_dma0_dd	./include/drm/via_drm.h	/^	drm_via_irq_dma0_dd,$/;"	e	enum:drm_via_irqs
drm_via_irq_dma0_td	./include/drm/via_drm.h	/^	drm_via_irq_dma0_td,$/;"	e	enum:drm_via_irqs
drm_via_irq_dma1_dd	./include/drm/via_drm.h	/^	drm_via_irq_dma1_dd,$/;"	e	enum:drm_via_irqs
drm_via_irq_dma1_td	./include/drm/via_drm.h	/^	drm_via_irq_dma1_td,$/;"	e	enum:drm_via_irqs
drm_via_irq_hqv0	./include/drm/via_drm.h	/^	drm_via_irq_hqv0 = 0,$/;"	e	enum:drm_via_irqs
drm_via_irq_hqv1	./include/drm/via_drm.h	/^	drm_via_irq_hqv1,$/;"	e	enum:drm_via_irqs
drm_via_irq_num	./include/drm/via_drm.h	/^	drm_via_irq_num$/;"	e	enum:drm_via_irqs
drm_via_irqs	./include/drm/via_drm.h	/^enum drm_via_irqs {$/;"	g
drm_via_irqwait	./include/drm/via_drm.h	/^typedef union drm_via_irqwait {$/;"	u
drm_via_irqwait_t	./include/drm/via_drm.h	/^} drm_via_irqwait_t;$/;"	t	typeref:union:drm_via_irqwait
drm_via_mem_t	./include/drm/via_drm.h	/^} drm_via_mem_t;$/;"	t	typeref:struct:__anon64
drm_via_sarea_t	./include/drm/via_drm.h	/^} drm_via_sarea_t;$/;"	t	typeref:struct:_drm_via_sarea
drm_via_tex_region_t	./include/drm/via_drm.h	/^} drm_via_tex_region_t;$/;"	t	typeref:struct:_drm_via_tex_region
drm_via_wait_irq_request	./include/drm/via_drm.h	/^struct drm_via_wait_irq_request {$/;"	s
drm_vmw_alloc_dmabuf_arg	./include/drm/vmwgfx_drm.h	/^union drm_vmw_alloc_dmabuf_arg {$/;"	u
drm_vmw_alloc_dmabuf_req	./include/drm/vmwgfx_drm.h	/^struct drm_vmw_alloc_dmabuf_req {$/;"	s
drm_vmw_context_arg	./include/drm/vmwgfx_drm.h	/^struct drm_vmw_context_arg {$/;"	s
drm_vmw_control_stream_arg	./include/drm/vmwgfx_drm.h	/^struct drm_vmw_control_stream_arg {$/;"	s
drm_vmw_cursor_bypass_arg	./include/drm/vmwgfx_drm.h	/^struct drm_vmw_cursor_bypass_arg {$/;"	s
drm_vmw_dmabuf_rep	./include/drm/vmwgfx_drm.h	/^struct drm_vmw_dmabuf_rep {$/;"	s
drm_vmw_execbuf_arg	./include/drm/vmwgfx_drm.h	/^struct drm_vmw_execbuf_arg {$/;"	s
drm_vmw_extension_arg	./include/drm/vmwgfx_drm.h	/^union drm_vmw_extension_arg {$/;"	u
drm_vmw_extension_rep	./include/drm/vmwgfx_drm.h	/^struct drm_vmw_extension_rep {$/;"	s
drm_vmw_fence_rep	./include/drm/vmwgfx_drm.h	/^struct drm_vmw_fence_rep {$/;"	s
drm_vmw_fence_wait_arg	./include/drm/vmwgfx_drm.h	/^struct drm_vmw_fence_wait_arg {$/;"	s
drm_vmw_fifo_debug_arg	./include/drm/vmwgfx_drm.h	/^struct drm_vmw_fifo_debug_arg {$/;"	s
drm_vmw_getparam_arg	./include/drm/vmwgfx_drm.h	/^struct drm_vmw_getparam_arg {$/;"	s
drm_vmw_rect	./include/drm/vmwgfx_drm.h	/^struct drm_vmw_rect {$/;"	s
drm_vmw_size	./include/drm/vmwgfx_drm.h	/^struct drm_vmw_size {$/;"	s
drm_vmw_stream_arg	./include/drm/vmwgfx_drm.h	/^struct drm_vmw_stream_arg {$/;"	s
drm_vmw_surface_arg	./include/drm/vmwgfx_drm.h	/^struct drm_vmw_surface_arg {$/;"	s
drm_vmw_surface_create_arg	./include/drm/vmwgfx_drm.h	/^union drm_vmw_surface_create_arg {$/;"	u
drm_vmw_surface_create_req	./include/drm/vmwgfx_drm.h	/^struct drm_vmw_surface_create_req {$/;"	s
drm_vmw_surface_reference_arg	./include/drm/vmwgfx_drm.h	/^union drm_vmw_surface_reference_arg {$/;"	u
drm_vmw_unref_dmabuf_arg	./include/drm/vmwgfx_drm.h	/^struct drm_vmw_unref_dmabuf_arg {$/;"	s
drm_vmw_update_layout_arg	./include/drm/vmwgfx_drm.h	/^struct drm_vmw_update_layout_arg {$/;"	s
drm_wait_vblank	./include/drm/drm.h	/^union drm_wait_vblank {$/;"	u
drm_wait_vblank_reply	./include/drm/drm.h	/^struct drm_wait_vblank_reply {$/;"	s
drm_wait_vblank_request	./include/drm/drm.h	/^struct drm_wait_vblank_request {$/;"	s
drm_wait_vblank_t	./include/drm/drm.h	/^typedef union drm_wait_vblank drm_wait_vblank_t;$/;"	t	typeref:union:drm_wait_vblank
dst	./include/drm/vmwgfx_drm.h	/^	struct drm_vmw_rect dst;$/;"	m	struct:drm_vmw_control_stream_arg	typeref:struct:drm_vmw_control_stream_arg::drm_vmw_rect
dst_height	./include/drm/i915_drm.h	/^	__u16 dst_height;$/;"	m	struct:drm_intel_overlay_put_image
dst_off_pitch	./include/drm/mach64_drm.h	/^	unsigned int dst_off_pitch;$/;"	m	struct:__anon59
dst_pitch	./include/drm/mga_drm.h	/^	int src_pitch, dst_pitch;$/;"	m	struct:_drm_mga_blit
dst_pitch_offset_c	./include/drm/r128_drm.h	/^	unsigned int dst_pitch_offset_c;$/;"	m	struct:__anon19
dst_width	./include/drm/i915_drm.h	/^	__u16 dst_width;$/;"	m	struct:drm_intel_overlay_put_image
dst_x	./include/drm/i915_drm.h	/^	__u16 dst_x;$/;"	m	struct:drm_intel_overlay_put_image
dst_y	./include/drm/i915_drm.h	/^	__u16 dst_y;$/;"	m	struct:drm_intel_overlay_put_image
dstorg	./include/drm/mga_drm.h	/^	unsigned int dstorg;$/;"	m	struct:__anon14
dstorg	./include/drm/mga_drm.h	/^	unsigned int dstorg;$/;"	m	struct:_drm_mga_blit
dstorg	./include/drm/mga_drm.h	/^	unsigned int dstorg;$/;"	m	struct:drm_mga_iload
dumb_bo	./libkms/dumb.c	/^struct dumb_bo$/;"	s	file:
dumb_bo_create	./libkms/dumb.c	/^dumb_bo_create(struct kms_driver *kms,$/;"	f	file:
dumb_bo_destroy	./libkms/dumb.c	/^dumb_bo_destroy(struct kms_bo *_bo)$/;"	f	file:
dumb_bo_get_prop	./libkms/dumb.c	/^dumb_bo_get_prop(struct kms_bo *bo, unsigned key, unsigned *out)$/;"	f	file:
dumb_bo_map	./libkms/dumb.c	/^dumb_bo_map(struct kms_bo *_bo, void **out)$/;"	f	file:
dumb_bo_unmap	./libkms/dumb.c	/^dumb_bo_unmap(struct kms_bo *_bo)$/;"	f	file:
dumb_create	./libkms/dumb.c	/^dumb_create(int fd, struct kms_driver **out)$/;"	f
dumb_destroy	./libkms/dumb.c	/^dumb_destroy(struct kms_driver *kms)$/;"	f	file:
dumb_get_prop	./libkms/dumb.c	/^dumb_get_prop(struct kms_driver *kms, unsigned key, unsigned *out)$/;"	f	file:
dummy_context	./include/drm/drm_sarea.h	/^	drm_context_t dummy_context;$/;"	m	struct:drm_sarea
dump_batch	./intel/test_decode.c	/^dump_batch(struct drm_intel_decode *ctx, const char *batch_filename)$/;"	f	file:
dump_connectors	./tests/modetest/modetest.c	/^void dump_connectors(void)$/;"	f
dump_crtcs	./tests/modetest/modetest.c	/^void dump_crtcs(void)$/;"	f
dump_framebuffers	./tests/modetest/modetest.c	/^void dump_framebuffers(void)$/;"	f
dump_mode	./tests/modetest/modetest.c	/^void dump_mode(drmModeModeInfo *mode)$/;"	f
dump_past_end	./intel/intel_decode.c	/^	bool dump_past_end;$/;"	m	struct:drm_intel_decode	file:
dump_planes	./tests/modetest/modetest.c	/^static void dump_planes(void)$/;"	f	file:
dump_props	./tests/modetest/modetest.c	/^dump_props(drmModeConnector *connector)$/;"	f	file:
dump_resource	./tests/modetest/modetest.c	995;"	d	file:
dwgctl	./include/drm/mga_drm.h	/^	unsigned int dwgctl;$/;"	m	struct:__anon14
edid	./tests/modeprint/modeprint.c	/^int edid;$/;"	v
eg_init_hw_info	./radeon/radeon_surface.c	/^static int eg_init_hw_info(struct radeon_surface_manager *surf_man)$/;"	f	file:
eg_surf_minify	./radeon/radeon_surface.c	/^static void eg_surf_minify(struct radeon_surface *surf,$/;"	f	file:
eg_surface_best	./radeon/radeon_surface.c	/^static int eg_surface_best(struct radeon_surface_manager *surf_man,$/;"	f	file:
eg_surface_init	./radeon/radeon_surface.c	/^static int eg_surface_init(struct radeon_surface_manager *surf_man,$/;"	f	file:
eg_surface_init_1d	./radeon/radeon_surface.c	/^static int eg_surface_init_1d(struct radeon_surface_manager *surf_man,$/;"	f	file:
eg_surface_init_2d	./radeon/radeon_surface.c	/^static int eg_surface_init_2d(struct radeon_surface_manager *surf_man,$/;"	f	file:
eg_surface_sanity	./radeon/radeon_surface.c	/^static int eg_surface_sanity(struct radeon_surface_manager *surf_man,$/;"	f	file:
enabled	./include/drm/vmwgfx_drm.h	/^	uint32_t enabled;$/;"	m	struct:drm_vmw_control_stream_arg
encoder	./tests/modetest/modetest.c	/^	drmModeEncoder *encoder;$/;"	m	struct:connector	file:
encoder_id	./include/drm/drm_mode.h	/^	__u32 encoder_id; \/**< Current Encoder *\/$/;"	m	struct:drm_mode_get_connector
encoder_id	./include/drm/drm_mode.h	/^	__u32 encoder_id;$/;"	m	struct:drm_mode_get_encoder
encoder_id	./xf86drmMode.h	/^	uint32_t encoder_id; \/**< Encoder currently connected to *\/$/;"	m	struct:_drmModeConnector
encoder_id	./xf86drmMode.h	/^	uint32_t encoder_id;$/;"	m	struct:_drmModeEncoder
encoder_id_ptr	./include/drm/drm_mode.h	/^	__u64 encoder_id_ptr;$/;"	m	struct:drm_mode_card_res
encoder_type	./include/drm/drm_mode.h	/^	__u32 encoder_type;$/;"	m	struct:drm_mode_get_encoder
encoder_type	./xf86drmMode.h	/^	uint32_t encoder_type;$/;"	m	struct:_drmModeEncoder
encoder_type_names	./tests/modetest/modetest.c	/^struct type_name encoder_type_names[] = {$/;"	v	typeref:struct:type_name
encoders	./tests/modeprint/modeprint.c	/^int encoders;$/;"	v
encoders	./xf86drmMode.h	/^	uint32_t *encoders; \/**< List of encoder ids *\/$/;"	m	struct:_drmModeConnector
encoders	./xf86drmMode.h	/^	uint32_t *encoders;$/;"	m	struct:_drmModeRes
encoders_ptr	./include/drm/drm_mode.h	/^	__u64 encoders_ptr;$/;"	m	struct:drm_mode_get_connector
end	./include/drm/mga_drm.h	/^	unsigned int end;$/;"	m	struct:drm_mga_indices
end	./include/drm/r128_drm.h	/^	int end;$/;"	m	struct:drm_r128_indices
end	./include/drm/r128_drm.h	/^	int end;$/;"	m	struct:drm_r128_indirect
end	./include/drm/radeon_drm.h	/^	int end;$/;"	m	struct:drm_radeon_indices
end	./include/drm/radeon_drm.h	/^	int end;$/;"	m	struct:drm_radeon_indirect
end	./nouveau/nouveau_channel.h	/^	uint32_t *end;$/;"	m	struct:nouveau_channel
engine	./include/drm/via_drm.h	/^	unsigned engine;$/;"	m	struct:drm_via_blitsync
entries	./xf86drmHash.c	/^    unsigned long    entries;$/;"	m	struct:HashTable	file:
enum_blob_ptr	./include/drm/drm_mode.h	/^	__u64 enum_blob_ptr; \/* enum and blob id ptrs *\/$/;"	m	struct:drm_mode_get_property
enums	./xf86drmMode.h	/^	struct drm_mode_property_enum *enums;$/;"	m	struct:_drmModeProperty	typeref:struct:_drmModeProperty::drm_mode_property_enum
error	./include/drm/vmwgfx_drm.h	/^	int32_t error;$/;"	m	struct:drm_vmw_fence_rep
evict_and_alloc_block	./intel/intel_bufmgr_fake.c	/^evict_and_alloc_block(drm_intel_bo *bo)$/;"	f	file:
evict_lru	./intel/intel_bufmgr_fake.c	/^evict_lru(drm_intel_bufmgr_fake *bufmgr_fake, unsigned int max_fence)$/;"	f	file:
evict_mru	./intel/intel_bufmgr_fake.c	/^evict_mru(drm_intel_bufmgr_fake *bufmgr_fake)$/;"	f	file:
exec	./intel/intel_bufmgr_fake.c	/^	int (*exec) (drm_intel_bo *bo, unsigned int used, void *priv);$/;"	m	struct:_bufmgr_fake	file:
exec2_objects	./intel/intel_bufmgr_gem.c	/^	struct drm_i915_gem_exec_object2 *exec2_objects;$/;"	m	struct:_drm_intel_bufmgr_gem	typeref:struct:_drm_intel_bufmgr_gem::drm_i915_gem_exec_object2	file:
exec_bos	./intel/intel_bufmgr_gem.c	/^	drm_intel_bo **exec_bos;$/;"	m	struct:_drm_intel_bufmgr_gem	file:
exec_count	./intel/intel_bufmgr_gem.c	/^	int exec_count;$/;"	m	struct:_drm_intel_bufmgr_gem	file:
exec_objects	./intel/intel_bufmgr_gem.c	/^	struct drm_i915_gem_exec_object *exec_objects;$/;"	m	struct:_drm_intel_bufmgr_gem	typeref:struct:_drm_intel_bufmgr_gem::drm_i915_gem_exec_object	file:
exec_priv	./intel/intel_bufmgr_fake.c	/^	void *exec_priv;$/;"	m	struct:_bufmgr_fake	file:
exec_size	./intel/intel_bufmgr_gem.c	/^	int exec_size;$/;"	m	struct:_drm_intel_bufmgr_gem	file:
exists	./include/drm/vmwgfx_drm.h	/^	int32_t exists;$/;"	m	struct:drm_vmw_extension_rep
exported_back_x	./include/drm/mga_drm.h	/^	int exported_back_x, exported_front_x, exported_w;$/;"	m	struct:_drm_mga_sarea
exported_back_y	./include/drm/mga_drm.h	/^	int exported_back_y, exported_front_y, exported_h;$/;"	m	struct:_drm_mga_sarea
exported_boxes	./include/drm/mga_drm.h	/^	struct drm_clip_rect exported_boxes[MGA_NR_SAREA_CLIPRECTS];$/;"	m	struct:_drm_mga_sarea	typeref:struct:_drm_mga_sarea::drm_clip_rect
exported_buffers	./include/drm/mga_drm.h	/^	unsigned int exported_buffers;$/;"	m	struct:_drm_mga_sarea
exported_drawable	./include/drm/mga_drm.h	/^	unsigned int exported_drawable;$/;"	m	struct:_drm_mga_sarea
exported_front_x	./include/drm/mga_drm.h	/^	int exported_back_x, exported_front_x, exported_w;$/;"	m	struct:_drm_mga_sarea
exported_front_y	./include/drm/mga_drm.h	/^	int exported_back_y, exported_front_y, exported_h;$/;"	m	struct:_drm_mga_sarea
exported_h	./include/drm/mga_drm.h	/^	int exported_back_y, exported_front_y, exported_h;$/;"	m	struct:_drm_mga_sarea
exported_index	./include/drm/mga_drm.h	/^	unsigned int exported_index;$/;"	m	struct:_drm_mga_sarea
exported_nback	./include/drm/mga_drm.h	/^	unsigned int exported_nback;$/;"	m	struct:_drm_mga_sarea
exported_nfront	./include/drm/mga_drm.h	/^	unsigned int exported_nfront;$/;"	m	struct:_drm_mga_sarea
exported_stamp	./include/drm/mga_drm.h	/^	unsigned int exported_stamp;$/;"	m	struct:_drm_mga_sarea
exported_w	./include/drm/mga_drm.h	/^	int exported_back_x, exported_front_x, exported_w;$/;"	m	struct:_drm_mga_sarea
extension	./include/drm/vmwgfx_drm.h	/^	char extension[DRM_VMW_EXT_NAME_LEN];$/;"	m	union:drm_vmw_extension_arg
f	./include/drm/radeon_drm.h	/^	float f[5];$/;"	m	union:drm_radeon_clear_rect
f	./xf86drm.h	/^    void     (*f)(int, void *, void *);$/;"	m	struct:drmHashEntry
fail	./intel/intel_bufmgr_fake.c	/^	unsigned fail:1;$/;"	m	struct:_bufmgr_fake	file:
fake_buffer_reloc	./intel/intel_bufmgr_fake.c	/^struct fake_buffer_reloc {$/;"	s	file:
family	./radeon/radeon_surface.c	/^    unsigned                    family;$/;"	m	struct:radeon_surface_manager	file:
fastrdtsc	./tests/ttmtest/src/ttmtest.c	/^fastrdtsc(void)$/;"	f	file:
fbHandle	./tests/ttmtest/src/ttmtest.c	/^    drm_handle_t fbHandle;$/;"	m	struct:__anon90	file:
fbOrigin	./tests/ttmtest/src/ttmtest.c	/^    int fbOrigin;$/;"	m	struct:__anon90	file:
fbSize	./tests/ttmtest/src/ttmtest.c	/^    int fbSize;$/;"	m	struct:__anon90	file:
fbStride	./tests/ttmtest/src/ttmtest.c	/^    int fbStride;$/;"	m	struct:__anon90	file:
fb_addr	./include/drm/via_drm.h	/^	__u32 fb_addr;$/;"	m	struct:drm_via_dmablit
fb_bpp	./include/drm/mach64_drm.h	/^	unsigned int fb_bpp;$/;"	m	struct:drm_mach64_init
fb_bpp	./include/drm/r128_drm.h	/^	unsigned int fb_bpp;$/;"	m	struct:drm_r128_init
fb_bpp	./include/drm/radeon_drm.h	/^	unsigned int fb_bpp;$/;"	m	struct:drm_radeon_init
fb_bpp	./include/drm/savage_drm.h	/^	unsigned int fb_bpp;$/;"	m	struct:drm_savage_init
fb_cpp	./include/drm/mga_drm.h	/^	unsigned int fb_cpp;$/;"	m	struct:drm_mga_init
fb_ctxdma_handle	./include/drm/nouveau_drm.h	/^	uint32_t     fb_ctxdma_handle;$/;"	m	struct:drm_nouveau_channel_alloc
fb_id	./include/drm/drm_mode.h	/^	__u32 fb_id; \/* fb object contains surface format type *\/$/;"	m	struct:drm_mode_set_plane
fb_id	./include/drm/drm_mode.h	/^	__u32 fb_id; \/**< Id of framebuffer *\/$/;"	m	struct:drm_mode_crtc
fb_id	./include/drm/drm_mode.h	/^	__u32 fb_id;$/;"	m	struct:drm_mode_crtc_page_flip
fb_id	./include/drm/drm_mode.h	/^	__u32 fb_id;$/;"	m	struct:drm_mode_fb_cmd
fb_id	./include/drm/drm_mode.h	/^	__u32 fb_id;$/;"	m	struct:drm_mode_fb_cmd2
fb_id	./include/drm/drm_mode.h	/^	__u32 fb_id;$/;"	m	struct:drm_mode_fb_dirty_cmd
fb_id	./include/drm/drm_mode.h	/^	__u32 fb_id;$/;"	m	struct:drm_mode_get_plane
fb_id	./tests/modetest/modetest.c	/^	unsigned int fb_id;$/;"	m	struct:plane	file:
fb_id	./tests/modetest/modetest.c	/^	unsigned int fb_id[2], current_fb_id;$/;"	m	struct:connector	file:
fb_id	./xf86drmMode.h	/^	uint32_t fb_id;$/;"	m	struct:_drmModeFB
fb_id	./xf86drmMode.h	/^	uint32_t fb_id;$/;"	m	struct:_drmModePlane
fb_id_ptr	./include/drm/drm_mode.h	/^	__u64 fb_id_ptr;$/;"	m	struct:drm_mode_card_res
fb_offset	./include/drm/mach64_drm.h	/^	unsigned long fb_offset;$/;"	m	struct:drm_mach64_init
fb_offset	./include/drm/mga_drm.h	/^	unsigned long fb_offset;$/;"	m	struct:drm_mga_init
fb_offset	./include/drm/r128_drm.h	/^	unsigned long fb_offset;$/;"	m	struct:drm_r128_init
fb_offset	./include/drm/radeon_drm.h	/^	unsigned long fb_offset;$/;"	m	struct:drm_radeon_init
fb_offset	./include/drm/via_drm.h	/^	unsigned long fb_offset;$/;"	m	struct:_drm_via_init
fb_stride	./include/drm/via_drm.h	/^	__u32 fb_stride;$/;"	m	struct:drm_via_dmablit
fbs	./tests/modeprint/modeprint.c	/^int fbs;$/;"	v
fbs	./xf86drmMode.h	/^	uint32_t *fbs;$/;"	m	struct:_drmModeRes
fcol	./include/drm/mga_drm.h	/^	unsigned int fcol;$/;"	m	struct:__anon14
fd	./intel/intel_bufmgr_fake.c	/^	int fd;$/;"	m	struct:_bufmgr_fake	file:
fd	./intel/intel_bufmgr_gem.c	/^	int fd;$/;"	m	struct:_drm_intel_bufmgr_gem	file:
fd	./libkms/internal.h	/^	int fd;$/;"	m	struct:kms_driver
fd	./nouveau/nouveau_drmif.h	/^	int fd;$/;"	m	struct:nouveau_device_priv
fd	./omap/omap_drm.c	/^	int fd;$/;"	m	struct:omap_device	file:
fd	./radeon/radeon_bo_int.h	/^    int                     fd;$/;"	m	struct:radeon_bo_manager
fd	./radeon/radeon_cs_int.h	/^    int                     fd;$/;"	m	struct:radeon_cs_manager
fd	./radeon/radeon_surface.c	/^    int                         fd;$/;"	m	struct:radeon_surface_manager	file:
fd	./tests/modetest/modetest.c	/^int fd, modes;$/;"	v
fd	./tests/radeon/rbo.h	/^    int                 fd;$/;"	m	struct:rbo
fd	./xf86drm.c	/^    int fd;$/;"	m	struct:__anon92	file:
fd	./xf86drm.h	/^    int      fd;$/;"	m	struct:drmHashEntry
fence	./intel/intel_bufmgr_fake.c	/^	unsigned fence;		\/* Split to read_fence, write_fence *\/$/;"	m	struct:block	file:
fenceFlags	./xf86mm.h	/^    unsigned fenceFlags;$/;"	m	struct:_drmBO
fence_blocks	./intel/intel_bufmgr_fake.c	/^fence_blocks(drm_intel_bufmgr_fake *bufmgr_fake, unsigned fence)$/;"	f	file:
fence_class	./xf86mm.h	/^    int fence_class;$/;"	m	struct:_drmFence
fence_emit	./intel/intel_bufmgr_fake.c	/^	unsigned int (*fence_emit) (void *private);$/;"	m	struct:_bufmgr_fake	file:
fence_priv	./intel/intel_bufmgr_fake.c	/^	void *fence_priv;$/;"	m	struct:_bufmgr_fake	file:
fence_rep	./include/drm/vmwgfx_drm.h	/^	uint64_t fence_rep;$/;"	m	struct:drm_vmw_execbuf_arg
fence_seq	./include/drm/vmwgfx_drm.h	/^	uint64_t fence_seq;$/;"	m	struct:drm_vmw_fence_rep
fence_wait	./intel/intel_bufmgr_fake.c	/^	void (*fence_wait) (unsigned int fence, void *private);$/;"	m	struct:_bufmgr_fake	file:
fenced	./intel/intel_bufmgr_fake.c	/^	struct block fenced;$/;"	m	struct:_bufmgr_fake	typeref:struct:_bufmgr_fake::block	file:
fenced	./intel/intel_bufmgr_fake.c	/^	unsigned fenced:1;$/;"	m	struct:block	file:
fenced_relocs	./intel/intel_bufmgr_gem.c	/^	bool fenced_relocs;$/;"	m	struct:_drm_intel_bufmgr_gem	file:
file	./radeon/bof.h	/^	FILE		*file;$/;"	m	struct:bof
fill1555	./tests/modetest/modetest.c	/^fill1555(unsigned char *virtual, int n, int width, int height, int stride)$/;"	f	file:
fill420	./tests/modetest/modetest.c	/^fill420(unsigned char *y, unsigned char *u, unsigned char *v,$/;"	f	file:
fill422	./tests/modetest/modetest.c	/^fill422(unsigned char *virtual, int n, int width, int height, int stride)$/;"	f	file:
finish	./include/drm/radeon_drm.h	/^	unsigned int finish;$/;"	m	struct:__anon53
flags	./include/drm/drm.h	/^	enum drm_ctx_flags flags;$/;"	m	struct:drm_ctx	typeref:enum:drm_ctx::drm_ctx_flags
flags	./include/drm/drm.h	/^	enum drm_dma_flags flags;	  \/**< Flags *\/$/;"	m	struct:drm_dma	typeref:enum:drm_dma::drm_dma_flags
flags	./include/drm/drm.h	/^	enum drm_lock_flags flags;$/;"	m	struct:drm_lock	typeref:enum:drm_lock::drm_lock_flags
flags	./include/drm/drm.h	/^	enum drm_map_flags flags;	 \/**< Flags *\/$/;"	m	struct:drm_map	typeref:enum:drm_map::drm_map_flags
flags	./include/drm/drm.h	/^	} flags;$/;"	m	struct:drm_buf_desc	typeref:enum:drm_buf_desc::__anon73
flags	./include/drm/drm_mode.h	/^	__u32 flags;$/;"	m	struct:drm_mode_crtc_page_flip
flags	./include/drm/drm_mode.h	/^	__u32 flags;$/;"	m	struct:drm_mode_cursor
flags	./include/drm/drm_mode.h	/^	__u32 flags;$/;"	m	struct:drm_mode_fb_cmd2
flags	./include/drm/drm_mode.h	/^	__u32 flags;$/;"	m	struct:drm_mode_fb_dirty_cmd
flags	./include/drm/drm_mode.h	/^	__u32 flags;$/;"	m	struct:drm_mode_get_property
flags	./include/drm/drm_mode.h	/^	__u32 flags;$/;"	m	struct:drm_mode_modeinfo
flags	./include/drm/drm_mode.h	/^	__u32 flags;$/;"	m	struct:drm_mode_set_plane
flags	./include/drm/drm_mode.h	/^        __u32 flags;$/;"	m	struct:drm_mode_create_dumb
flags	./include/drm/drm_sarea.h	/^	unsigned int flags;$/;"	m	struct:drm_sarea_drawable
flags	./include/drm/i810_drm.h	/^	int flags;$/;"	m	struct:_drm_i810_clear
flags	./include/drm/i830_drm.h	/^	int flags;$/;"	m	struct:_drm_i830_clear
flags	./include/drm/i915_drm.h	/^	__u32 flags;$/;"	m	struct:drm_intel_overlay_attrs
flags	./include/drm/i915_drm.h	/^	__u32 flags;$/;"	m	struct:drm_intel_overlay_put_image
flags	./include/drm/i915_drm.h	/^	__u32 flags;$/;"	m	struct:drm_intel_sprite_colorkey
flags	./include/drm/i915_drm.h	/^	__u64 flags;$/;"	m	struct:drm_i915_gem_exec_object2
flags	./include/drm/i915_drm.h	/^	__u64 flags;$/;"	m	struct:drm_i915_gem_execbuffer2
flags	./include/drm/mach64_drm.h	/^	unsigned int flags;$/;"	m	struct:drm_mach64_clear
flags	./include/drm/mga_drm.h	/^	unsigned int flags;$/;"	m	struct:drm_mga_clear
flags	./include/drm/nouveau_drm.h	/^	uint32_t flags;$/;"	m	struct:drm_nouveau_gem_cpu_prep
flags	./include/drm/nouveau_drm.h	/^	uint32_t flags;$/;"	m	struct:drm_nouveau_gem_pushbuf_reloc
flags	./include/drm/r128_drm.h	/^	unsigned int flags;$/;"	m	struct:drm_r128_clear
flags	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, flags, pad0, pad1;$/;"	m	struct:__anon31::__anon38
flags	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, flags, pad0, pad1;$/;"	m	struct:__anon39::__anon46
flags	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, reg, n_bufs, flags;$/;"	m	struct:__anon39::__anon47
flags	./include/drm/radeon_drm.h	/^	uint32_t		flags;$/;"	m	struct:drm_radeon_cs_reloc
flags	./include/drm/radeon_drm.h	/^	uint32_t	flags;$/;"	m	struct:drm_radeon_gem_create
flags	./include/drm/radeon_drm.h	/^	unsigned int flags;$/;"	m	struct:drm_radeon_clear
flags	./include/drm/radeon_drm.h	/^	unsigned int flags;$/;"	m	struct:drm_radeon_surface_alloc
flags	./include/drm/savage_drm.h	/^		unsigned int flags;$/;"	m	struct:drm_savage_cmd_header::__anon29
flags	./include/drm/savage_drm.h	/^	unsigned int flags;$/;"	m	struct:drm_savage_event
flags	./include/drm/via_drm.h	/^	__u32 flags;$/;"	m	struct:drm_via_dmablit
flags	./include/drm/vmwgfx_drm.h	/^	 uint32_t flags;$/;"	m	struct:drm_vmw_execbuf_arg
flags	./include/drm/vmwgfx_drm.h	/^	uint32_t flags;$/;"	m	struct:drm_vmw_control_stream_arg
flags	./include/drm/vmwgfx_drm.h	/^	uint32_t flags;$/;"	m	struct:drm_vmw_cursor_bypass_arg
flags	./include/drm/vmwgfx_drm.h	/^	uint32_t flags;$/;"	m	struct:drm_vmw_surface_create_req
flags	./intel/intel_bufmgr_fake.c	/^	uint64_t flags;$/;"	m	struct:_drm_intel_bo_fake	file:
flags	./intel/intel_bufmgr_gem.c	/^	int flags;$/;"	m	struct:_drm_intel_reloc_target_info	file:
flags	./nouveau/nouveau_private.h	/^	unsigned flags;$/;"	m	struct:nouveau_bo_priv
flags	./omap/omap_drm.h	/^	uint32_t flags;			\/* in *\/$/;"	m	struct:drm_omap_gem_new
flags	./radeon/radeon_bo.h	/^    uint32_t                    flags;$/;"	m	struct:radeon_bo
flags	./radeon/radeon_bo_int.h	/^    uint32_t                    flags;$/;"	m	struct:radeon_bo_int
flags	./radeon/radeon_cs.h	/^    uint32_t            flags;$/;"	m	struct:radeon_cs_reloc
flags	./radeon/radeon_cs_gem.c	/^    uint32_t    flags;$/;"	m	struct:cs_reloc_gem	file:
flags	./radeon/radeon_surface.h	/^    uint32_t                    flags;$/;"	m	struct:radeon_surface
flags	./xf86drm.h	/^    drmDMAFlags   flags;          \/**< Flags *\/$/;"	m	struct:_drmDMAReq
flags	./xf86drmMode.h	/^	uint32_t flags;$/;"	m	struct:_drmModeModeInfo
flags	./xf86drmMode.h	/^	uint32_t flags;$/;"	m	struct:_drmModeProperty
flags	./xf86mm.h	/^    uint64_t flags;$/;"	m	struct:_drmBO
flags	./xf86mm.h	/^    unsigned flags;$/;"	m	struct:_drmFence
flink_handle	./intel/intel_debug.h	/^	int flink_handle;$/;"	m	struct:intel_debug_handshake
flush	./include/drm/r128_drm.h	/^	int flush;$/;"	m	struct:drm_r128_cce_stop
flush	./include/drm/radeon_drm.h	/^	int flush;$/;"	m	struct:drm_radeon_cp_stop
flush_notify	./nouveau/nouveau_channel.h	/^	void (*flush_notify)(struct nouveau_channel *);$/;"	m	struct:nouveau_channel
fog_color_c	./include/drm/r128_drm.h	/^	unsigned int fog_color_c;$/;"	m	struct:__anon19
fogcolor	./include/drm/mga_drm.h	/^	unsigned int fogcolor;$/;"	m	struct:__anon14
format	./include/drm/mach64_drm.h	/^	int format;$/;"	m	struct:drm_mach64_blit
format	./include/drm/r128_drm.h	/^	int format;$/;"	m	struct:drm_r128_blit
format	./include/drm/radeon_drm.h	/^	int format;$/;"	m	struct:drm_radeon_texture
format	./include/drm/vmwgfx_drm.h	/^	int32_t format;$/;"	m	struct:drm_vmw_control_stream_arg
format	./include/drm/vmwgfx_drm.h	/^	uint32_t format;$/;"	m	struct:drm_vmw_surface_create_req
format_str	./tests/modetest/modetest.c	/^	char format_str[5]; \/* need to leave room for terminating \\0 *\/$/;"	m	struct:plane	file:
format_type_ptr	./include/drm/drm_mode.h	/^	__u64 format_type_ptr;$/;"	m	struct:drm_mode_get_plane
formats	./xf86drmMode.h	/^	uint32_t *formats;$/;"	m	struct:_drmModePlane
forward	./xf86drmSL.c	/^    struct SLEntry    *forward[1]; \/* variable sized array *\/$/;"	m	struct:SLEntry	typeref:struct:SLEntry::SLEntry	file:
fourcc_code	./include/drm/drm_fourcc.h	29;"	d
frame	./include/drm/drm_sarea.h	/^	struct drm_sarea_frame frame;	\/**< frame *\/$/;"	m	struct:drm_sarea	typeref:struct:drm_sarea::drm_sarea_frame
frames_queued	./include/drm/mach64_drm.h	/^	unsigned int frames_queued;$/;"	m	struct:drm_mach64_sarea
free	./include/drm/sis_drm.h	/^	unsigned long free;$/;"	m	struct:__anon11
free	./intel/mm.h	/^	unsigned int free:1;$/;"	m	struct:mem_block
free_backing_store	./intel/intel_bufmgr_fake.c	/^free_backing_store(drm_intel_bo *bo)$/;"	f	file:
free_block	./intel/intel_bufmgr_fake.c	/^free_block(drm_intel_bufmgr_fake *bufmgr_fake, struct block *block,$/;"	f	file:
free_id	./radeon/radeon_cs_gem.c	/^static void free_id(uint32_t id)$/;"	f	file:
free_time	./intel/intel_bufmgr_gem.c	/^	time_t free_time;$/;"	m	struct:_drm_intel_bo_gem	file:
front_bo_handle	./include/drm/i915_drm.h	/^	__u32 front_bo_handle;$/;"	m	struct:_drm_i915_sarea
front_handle	./include/drm/i915_drm.h	/^	drm_handle_t front_handle;$/;"	m	struct:_drm_i915_sarea
front_offset	./include/drm/i810_drm.h	/^	unsigned int front_offset;$/;"	m	struct:_drm_i810_init
front_offset	./include/drm/i810_drm.h	/^	unsigned int front_offset;$/;"	m	struct:_drm_i810_pre12_init
front_offset	./include/drm/i830_drm.h	/^	unsigned int front_offset;$/;"	m	struct:_drm_i830_init
front_offset	./include/drm/i915_drm.h	/^	int front_offset;$/;"	m	struct:_drm_i915_sarea
front_offset	./include/drm/i915_drm.h	/^	unsigned int front_offset;$/;"	m	struct:_drm_i915_init
front_offset	./include/drm/mach64_drm.h	/^	unsigned int front_offset, front_pitch;$/;"	m	struct:drm_mach64_init
front_offset	./include/drm/mga_drm.h	/^	unsigned int front_offset, front_pitch;$/;"	m	struct:drm_mga_init
front_offset	./include/drm/r128_drm.h	/^	unsigned int front_offset, front_pitch;$/;"	m	struct:drm_r128_init
front_offset	./include/drm/radeon_drm.h	/^	unsigned int front_offset, front_pitch;$/;"	m	struct:drm_radeon_init
front_offset	./include/drm/savage_drm.h	/^	unsigned int front_offset, front_pitch;$/;"	m	struct:drm_savage_init
front_pitch	./include/drm/mach64_drm.h	/^	unsigned int front_offset, front_pitch;$/;"	m	struct:drm_mach64_init
front_pitch	./include/drm/mga_drm.h	/^	unsigned int front_offset, front_pitch;$/;"	m	struct:drm_mga_init
front_pitch	./include/drm/r128_drm.h	/^	unsigned int front_offset, front_pitch;$/;"	m	struct:drm_r128_init
front_pitch	./include/drm/radeon_drm.h	/^	unsigned int front_offset, front_pitch;$/;"	m	struct:drm_radeon_init
front_pitch	./include/drm/savage_drm.h	/^	unsigned int front_offset, front_pitch;$/;"	m	struct:drm_savage_init
front_size	./include/drm/i915_drm.h	/^	int front_size;$/;"	m	struct:_drm_i915_sarea
front_tiled	./include/drm/i915_drm.h	/^	unsigned int front_tiled;$/;"	m	struct:_drm_i915_sarea
full_modes	./tests/modeprint/modeprint.c	/^int full_modes;$/;"	v
full_props	./tests/modeprint/modeprint.c	/^int full_props;$/;"	v
fullscreen	./include/drm/drm_sarea.h	/^	unsigned int fullscreen;$/;"	m	struct:drm_sarea_frame
func	./include/drm/drm.h	/^	} func;$/;"	m	struct:drm_control	typeref:enum:drm_control::__anon71
func	./include/drm/i810_drm.h	/^	drm_i810_init_func_t func;$/;"	m	struct:_drm_i810_init
func	./include/drm/i810_drm.h	/^	drm_i810_init_func_t func;$/;"	m	struct:_drm_i810_pre12_init
func	./include/drm/i830_drm.h	/^	} func;$/;"	m	struct:_drm_i830_init	typeref:enum:_drm_i830_init::__anon75
func	./include/drm/i915_drm.h	/^	} func;$/;"	m	struct:_drm_i915_init	typeref:enum:_drm_i915_init::__anon58
func	./include/drm/mach64_drm.h	/^	} func;$/;"	m	struct:drm_mach64_init	typeref:enum:drm_mach64_init::__anon60
func	./include/drm/mga_drm.h	/^	} func;$/;"	m	struct:drm_mga_init	typeref:enum:drm_mga_init::__anon18
func	./include/drm/r128_drm.h	/^	} func;$/;"	m	struct:drm_r128_depth	typeref:enum:drm_r128_depth::__anon22
func	./include/drm/r128_drm.h	/^	} func;$/;"	m	struct:drm_r128_fullscreen	typeref:enum:drm_r128_fullscreen::__anon23
func	./include/drm/r128_drm.h	/^	} func;$/;"	m	struct:drm_r128_init	typeref:enum:drm_r128_init::__anon21
func	./include/drm/radeon_drm.h	/^	} func;$/;"	m	struct:drm_radeon_fullscreen	typeref:enum:drm_radeon_fullscreen::__anon57
func	./include/drm/radeon_drm.h	/^	} func;$/;"	m	struct:drm_radeon_init	typeref:enum:drm_radeon_init::__anon56
func	./include/drm/savage_drm.h	/^	} func;$/;"	m	struct:drm_savage_init	typeref:enum:drm_savage_init::__anon24
func	./include/drm/via_drm.h	/^	} func;$/;"	m	struct:_drm_via_cmdbuf_size	typeref:enum:_drm_via_cmdbuf_size::__anon68
func	./include/drm/via_drm.h	/^	} func;$/;"	m	struct:_drm_via_dma_init	typeref:enum:_drm_via_dma_init::__anon67
func	./include/drm/via_drm.h	/^	} func;$/;"	m	struct:_drm_via_futex	typeref:enum:_drm_via_futex::__anon66
func	./include/drm/via_drm.h	/^	} func;$/;"	m	struct:_drm_via_init	typeref:enum:_drm_via_init::__anon65
funcnum	./include/drm/drm.h	/^	int funcnum;	\/**< function number *\/$/;"	m	struct:drm_irq_busid
funcs	./radeon/radeon_bo_int.h	/^    struct radeon_bo_funcs  *funcs;$/;"	m	struct:radeon_bo_manager	typeref:struct:radeon_bo_manager::radeon_bo_funcs
funcs	./radeon/radeon_cs_int.h	/^    struct radeon_cs_funcs  *funcs;$/;"	m	struct:radeon_cs_manager	typeref:struct:radeon_cs_manager::radeon_cs_funcs
gamma0	./include/drm/i915_drm.h	/^	__u32 gamma0;$/;"	m	struct:drm_intel_overlay_attrs
gamma1	./include/drm/i915_drm.h	/^	__u32 gamma1;$/;"	m	struct:drm_intel_overlay_attrs
gamma2	./include/drm/i915_drm.h	/^	__u32 gamma2;$/;"	m	struct:drm_intel_overlay_attrs
gamma3	./include/drm/i915_drm.h	/^	__u32 gamma3;$/;"	m	struct:drm_intel_overlay_attrs
gamma4	./include/drm/i915_drm.h	/^	__u32 gamma4;$/;"	m	struct:drm_intel_overlay_attrs
gamma5	./include/drm/i915_drm.h	/^	__u32 gamma5;$/;"	m	struct:drm_intel_overlay_attrs
gamma_size	./include/drm/drm_mode.h	/^	__u32 gamma_size;$/;"	m	struct:drm_mode_crtc
gamma_size	./include/drm/drm_mode.h	/^	__u32 gamma_size;$/;"	m	struct:drm_mode_crtc_lut
gamma_size	./include/drm/drm_mode.h	/^	__u32 gamma_size;$/;"	m	struct:drm_mode_get_plane
gamma_size	./xf86drmMode.h	/^	int gamma_size; \/**< Number of gamma stops *\/$/;"	m	struct:_drmModeCrtc
gamma_size	./xf86drmMode.h	/^	uint32_t gamma_size;$/;"	m	struct:_drmModePlane
gart	./nouveau/nouveau_channel.h	/^	struct nouveau_grobj *gart;$/;"	m	struct:nouveau_channel	typeref:struct:nouveau_channel::nouveau_grobj
gart_available	./include/drm/nouveau_drm.h	/^	uint64_t gart_available;$/;"	m	struct:drm_nouveau_gem_pushbuf
gart_limit	./include/drm/radeon_drm.h	/^	uint64_t		gart_limit;$/;"	m	struct:drm_radeon_cs
gart_limit	./radeon/radeon_cs_int.h	/^    int32_t vram_limit, gart_limit;$/;"	m	struct:radeon_cs_manager
gart_size	./include/drm/radeon_drm.h	/^	int gart_size;$/;"	m	struct:drm_radeon_init
gart_size	./include/drm/radeon_drm.h	/^	uint64_t	gart_size;$/;"	m	struct:drm_radeon_gem_info
gart_textures_offset	./include/drm/radeon_drm.h	/^	unsigned long gart_textures_offset;$/;"	m	struct:drm_radeon_init
gart_write_used	./radeon/radeon_cs_int.h	/^    int32_t vram_write_used, gart_write_used;$/;"	m	struct:radeon_cs_manager
gem_handle	./intel/intel_bufmgr_gem.c	/^	uint32_t gem_handle;$/;"	m	struct:_drm_intel_bo_gem	file:
gen	./intel/intel_bufmgr_gem.c	/^	int gen;$/;"	m	struct:_drm_intel_bufmgr_gem	file:
gen	./intel/intel_decode.c	/^	int gen;$/;"	m	struct:drm_intel_decode	file:
gen4_3DPRIMITIVE	./intel/intel_decode.c	/^gen4_3DPRIMITIVE(struct drm_intel_decode *ctx)$/;"	f	file:
gen6_3DSTATE_CC_STATE_POINTERS	./intel/intel_decode.c	/^gen6_3DSTATE_CC_STATE_POINTERS(struct drm_intel_decode *ctx)$/;"	f	file:
gen6_3DSTATE_WM	./intel/intel_decode.c	/^gen6_3DSTATE_WM(struct drm_intel_decode *ctx)$/;"	f	file:
gen7_3DPRIMITIVE	./intel/intel_decode.c	/^gen7_3DPRIMITIVE(struct drm_intel_decode *ctx)$/;"	f	file:
gen7_3DSTATE_BLEND_STATE_POINTERS	./intel/intel_decode.c	/^gen7_3DSTATE_BLEND_STATE_POINTERS(struct drm_intel_decode *ctx)$/;"	f	file:
gen7_3DSTATE_CC_STATE_POINTERS	./intel/intel_decode.c	/^gen7_3DSTATE_CC_STATE_POINTERS(struct drm_intel_decode *ctx)$/;"	f	file:
gen7_3DSTATE_CONSTANT	./intel/intel_decode.c	/^gen7_3DSTATE_CONSTANT(struct drm_intel_decode *ctx, const char *unit)$/;"	f	file:
gen7_3DSTATE_CONSTANT_DS	./intel/intel_decode.c	/^gen7_3DSTATE_CONSTANT_DS(struct drm_intel_decode *ctx)$/;"	f	file:
gen7_3DSTATE_CONSTANT_GS	./intel/intel_decode.c	/^gen7_3DSTATE_CONSTANT_GS(struct drm_intel_decode *ctx)$/;"	f	file:
gen7_3DSTATE_CONSTANT_HS	./intel/intel_decode.c	/^gen7_3DSTATE_CONSTANT_HS(struct drm_intel_decode *ctx)$/;"	f	file:
gen7_3DSTATE_CONSTANT_PS	./intel/intel_decode.c	/^gen7_3DSTATE_CONSTANT_PS(struct drm_intel_decode *ctx)$/;"	f	file:
gen7_3DSTATE_CONSTANT_VS	./intel/intel_decode.c	/^gen7_3DSTATE_CONSTANT_VS(struct drm_intel_decode *ctx)$/;"	f	file:
gen7_3DSTATE_DEPTH_STENCIL_STATE_POINTERS	./intel/intel_decode.c	/^gen7_3DSTATE_DEPTH_STENCIL_STATE_POINTERS(struct drm_intel_decode *ctx)$/;"	f	file:
gen7_3DSTATE_HIER_DEPTH_BUFFER	./intel/intel_decode.c	/^gen7_3DSTATE_HIER_DEPTH_BUFFER(struct drm_intel_decode *ctx)$/;"	f	file:
gen7_3DSTATE_URB_DS	./intel/intel_decode.c	/^gen7_3DSTATE_URB_DS(struct drm_intel_decode *ctx)$/;"	f	file:
gen7_3DSTATE_URB_GS	./intel/intel_decode.c	/^gen7_3DSTATE_URB_GS(struct drm_intel_decode *ctx)$/;"	f	file:
gen7_3DSTATE_URB_HS	./intel/intel_decode.c	/^gen7_3DSTATE_URB_HS(struct drm_intel_decode *ctx)$/;"	f	file:
gen7_3DSTATE_URB_VS	./intel/intel_decode.c	/^gen7_3DSTATE_URB_VS(struct drm_intel_decode *ctx)$/;"	f	file:
gen7_3DSTATE_URB_unit	./intel/intel_decode.c	/^gen7_3DSTATE_URB_unit(struct drm_intel_decode *ctx, const char *unit)$/;"	f	file:
gen7_3DSTATE_VIEWPORT_STATE_POINTERS_CC	./intel/intel_decode.c	/^gen7_3DSTATE_VIEWPORT_STATE_POINTERS_CC(struct drm_intel_decode *ctx)$/;"	f	file:
gen7_3DSTATE_VIEWPORT_STATE_POINTERS_SF_CLIP	./intel/intel_decode.c	/^gen7_3DSTATE_VIEWPORT_STATE_POINTERS_SF_CLIP(struct drm_intel_decode *ctx)$/;"	f	file:
gen7_3DSTATE_WM	./intel/intel_decode.c	/^gen7_3DSTATE_WM(struct drm_intel_decode *ctx)$/;"	f	file:
generate_id	./radeon/radeon_cs_gem.c	/^static uint32_t generate_id(void)$/;"	f	file:
getConnectionText	./tests/modeprint/modeprint.c	/^const char* getConnectionText(drmModeConnection conn)$/;"	f
get_965_depthformat	./intel/intel_decode.c	/^static const char *get_965_depthformat(unsigned int depthformat)$/;"	f	file:
get_965_element_component	./intel/intel_decode.c	/^static const char *get_965_element_component(uint32_t data, int component)$/;"	f	file:
get_965_prim_type	./intel/intel_decode.c	/^static const char *get_965_prim_type(uint32_t primtype)$/;"	f	file:
get_965_surfacetype	./intel/intel_decode.c	/^static const char *get_965_surfacetype(unsigned int surfacetype)$/;"	f	file:
get_buffer_info	./omap/omap_drm.c	/^static int get_buffer_info(struct omap_bo *bo)$/;"	f	file:
get_first_zero	./radeon/radeon_cs_gem.c	/^static uint32_t get_first_zero(const uint32_t n)$/;"	f	file:
get_millis	./tests/lock.c	/^get_millis()$/;"	f	file:
get_pci_device_id	./intel/intel_bufmgr_gem.c	/^get_pci_device_id(drm_intel_bufmgr_gem *bufmgr_gem)$/;"	f	file:
get_perms	./xf86drm.h	/^  void (*get_perms)(gid_t *, mode_t *);$/;"	m	struct:_drmServerInfo
get_pipe_from_crtc_id	./intel/intel_bufmgr_priv.h	/^	int (*get_pipe_from_crtc_id) (drm_intel_bufmgr *bufmgr, int crtc_id);$/;"	m	struct:_drm_intel_bufmgr
get_prop	./libkms/internal.h	/^	int (*get_prop)(struct kms_driver *kms, const unsigned key,$/;"	m	struct:kms_driver
getbusid	./tests/dristat.c	/^static void getbusid(int fd)$/;"	f	file:
getclients	./tests/dristat.c	/^static void getclients(int fd)$/;"	f	file:
getstats	./tests/dristat.c	/^static void getstats(int fd, int i)$/;"	f	file:
gettime	./nouveau/nouveau_notifier.c	/^gettime(void)$/;"	f	file:
getversion	./tests/dristat.c	/^static void getversion(int fd)$/;"	f	file:
getversion	./tests/drmstat.c	/^static void getversion(int fd)$/;"	f	file:
getvm	./tests/dristat.c	/^static void getvm(int fd)$/;"	f	file:
global	./include/drm/savage_drm.h	/^		unsigned char global;	\/* need idle engine? *\/$/;"	m	struct:drm_savage_cmd_header::__anon26
global_handle	./nouveau/nouveau_private.h	/^	uint32_t global_handle;$/;"	m	struct:nouveau_bo_priv
global_name	./intel/intel_bufmgr_gem.c	/^	unsigned int global_name;$/;"	m	struct:_drm_intel_bo_gem	file:
gr	./nouveau/nouveau_channel.h	/^	struct nouveau_grobj *gr;$/;"	m	struct:nouveau_subchannel	typeref:struct:nouveau_subchannel::nouveau_grobj
granted	./include/drm/i810_drm.h	/^	int granted;$/;"	m	struct:drm_i810_dma
granted	./include/drm/i830_drm.h	/^	int granted;$/;"	m	struct:drm_i830_dma
granted_count	./include/drm/drm.h	/^	int granted_count;		  \/**< Number of buffers granted *\/$/;"	m	struct:drm_dma
granted_count	./xf86drm.h	/^    int           granted_count;  \/**< Number of buffers granted at this size *\/$/;"	m	struct:_drmDMAReq
grclass	./include/drm/nouveau_drm.h	/^		uint32_t grclass;$/;"	m	struct:drm_nouveau_channel_alloc::__anon70
grclass	./nouveau/nouveau_grobj.h	/^	int grclass;$/;"	m	struct:nouveau_grobj
green	./include/drm/drm_mode.h	/^	__u64 green;$/;"	m	struct:drm_mode_crtc_lut
green	./include/drm/radeon_drm.h	/^	unsigned int green;$/;"	m	struct:__anon49
group_bytes	./radeon/radeon_surface.c	/^    uint32_t                    group_bytes;$/;"	m	struct:radeon_hw_info	file:
gtt_end	./include/drm/i915_drm.h	/^	__u64 gtt_end;$/;"	m	struct:drm_i915_gem_init
gtt_size	./intel/intel_bufmgr_gem.c	/^	uint64_t gtt_size;$/;"	m	struct:_drm_intel_bufmgr_gem	file:
gtt_start	./include/drm/i915_drm.h	/^	__u64 gtt_start;$/;"	m	struct:drm_i915_gem_init
gtt_virtual	./intel/intel_bufmgr_gem.c	/^	void *gtt_virtual;$/;"	m	struct:_drm_intel_bo_gem	file:
gui_traj_cntl	./include/drm/mach64_drm.h	/^	unsigned int gui_traj_cntl;$/;"	m	struct:__anon59
h	./include/drm/i810_drm.h	/^	unsigned int h;$/;"	m	struct:_drm_i810_init
h	./include/drm/i810_drm.h	/^	unsigned int h;$/;"	m	struct:_drm_i810_pre12_init
h	./include/drm/i830_drm.h	/^	unsigned int h;$/;"	m	struct:_drm_i830_init
h	./include/drm/i915_drm.h	/^	unsigned int h;$/;"	m	struct:_drm_i915_init
h	./include/drm/mach64_drm.h	/^	int x, y, w, h;$/;"	m	struct:drm_mach64_clear
h	./include/drm/vmwgfx_drm.h	/^	uint32_t h;$/;"	m	struct:drm_vmw_rect
h	./tests/modetest/modetest.c	/^	uint32_t w, h;$/;"	m	struct:plane	file:
handle	./include/drm/drm.h	/^	__u32 handle;$/;"	m	struct:drm_gem_close
handle	./include/drm/drm.h	/^	__u32 handle;$/;"	m	struct:drm_gem_flink
handle	./include/drm/drm.h	/^	__u32 handle;$/;"	m	struct:drm_gem_open
handle	./include/drm/drm.h	/^	drm_context_t handle;$/;"	m	struct:drm_ctx
handle	./include/drm/drm.h	/^	drm_drawable_t handle;$/;"	m	struct:drm_draw
handle	./include/drm/drm.h	/^	drm_drawable_t handle;$/;"	m	struct:drm_update_draw
handle	./include/drm/drm.h	/^	unsigned long handle;	\/**< From drm_agp_buffer *\/$/;"	m	struct:drm_agp_binding
handle	./include/drm/drm.h	/^	unsigned long handle;	\/**< Used for binding \/ unbinding *\/$/;"	m	struct:drm_agp_buffer
handle	./include/drm/drm.h	/^	unsigned long handle;	\/**< Used for mapping \/ unmapping *\/$/;"	m	struct:drm_scatter_gather
handle	./include/drm/drm.h	/^	void *handle;		 \/**< Handle of map *\/$/;"	m	struct:drm_ctx_priv_map
handle	./include/drm/drm.h	/^	void *handle;		 \/**< User-space: "Handle" to pass to mmap() *\/$/;"	m	struct:drm_map
handle	./include/drm/drm_mode.h	/^	__u32 handle;$/;"	m	struct:drm_mode_cursor
handle	./include/drm/drm_mode.h	/^	__u32 handle;$/;"	m	struct:drm_mode_destroy_dumb
handle	./include/drm/drm_mode.h	/^	__u32 handle;$/;"	m	struct:drm_mode_fb_cmd
handle	./include/drm/drm_mode.h	/^        __u32 handle;$/;"	m	struct:drm_mode_create_dumb
handle	./include/drm/drm_mode.h	/^        __u32 handle;$/;"	m	struct:drm_mode_map_dumb
handle	./include/drm/i915_drm.h	/^	__u32 handle;$/;"	m	struct:drm_i915_gem_busy
handle	./include/drm/i915_drm.h	/^	__u32 handle;$/;"	m	struct:drm_i915_gem_create
handle	./include/drm/i915_drm.h	/^	__u32 handle;$/;"	m	struct:drm_i915_gem_exec_object
handle	./include/drm/i915_drm.h	/^	__u32 handle;$/;"	m	struct:drm_i915_gem_exec_object2
handle	./include/drm/i915_drm.h	/^	__u32 handle;$/;"	m	struct:drm_i915_gem_get_tiling
handle	./include/drm/i915_drm.h	/^	__u32 handle;$/;"	m	struct:drm_i915_gem_madvise
handle	./include/drm/i915_drm.h	/^	__u32 handle;$/;"	m	struct:drm_i915_gem_mmap
handle	./include/drm/i915_drm.h	/^	__u32 handle;$/;"	m	struct:drm_i915_gem_mmap_gtt
handle	./include/drm/i915_drm.h	/^	__u32 handle;$/;"	m	struct:drm_i915_gem_pin
handle	./include/drm/i915_drm.h	/^	__u32 handle;$/;"	m	struct:drm_i915_gem_pread
handle	./include/drm/i915_drm.h	/^	__u32 handle;$/;"	m	struct:drm_i915_gem_pwrite
handle	./include/drm/i915_drm.h	/^	__u32 handle;$/;"	m	struct:drm_i915_gem_set_domain
handle	./include/drm/i915_drm.h	/^	__u32 handle;$/;"	m	struct:drm_i915_gem_set_tiling
handle	./include/drm/i915_drm.h	/^	__u32 handle;$/;"	m	struct:drm_i915_gem_sw_finish
handle	./include/drm/i915_drm.h	/^	__u32 handle;$/;"	m	struct:drm_i915_gem_unpin
handle	./include/drm/nouveau_drm.h	/^		uint32_t handle;$/;"	m	struct:drm_nouveau_channel_alloc::__anon70
handle	./include/drm/nouveau_drm.h	/^	uint32_t handle;$/;"	m	struct:drm_nouveau_gem_cpu_fini
handle	./include/drm/nouveau_drm.h	/^	uint32_t handle;$/;"	m	struct:drm_nouveau_gem_cpu_prep
handle	./include/drm/nouveau_drm.h	/^	uint32_t handle;$/;"	m	struct:drm_nouveau_gem_info
handle	./include/drm/nouveau_drm.h	/^	uint32_t handle;$/;"	m	struct:drm_nouveau_gem_pushbuf_bo
handle	./include/drm/nouveau_drm.h	/^	uint32_t handle;$/;"	m	struct:drm_nouveau_gpuobj_free
handle	./include/drm/nouveau_drm.h	/^	uint32_t handle;$/;"	m	struct:drm_nouveau_grobj_alloc
handle	./include/drm/nouveau_drm.h	/^	uint32_t handle;$/;"	m	struct:drm_nouveau_notifierobj_alloc
handle	./include/drm/radeon_drm.h	/^	uint32_t		handle;$/;"	m	struct:drm_radeon_cs_reloc
handle	./include/drm/radeon_drm.h	/^	uint32_t	handle;$/;"	m	struct:drm_radeon_gem_busy
handle	./include/drm/radeon_drm.h	/^	uint32_t	handle;$/;"	m	struct:drm_radeon_gem_create
handle	./include/drm/radeon_drm.h	/^	uint32_t	handle;$/;"	m	struct:drm_radeon_gem_get_tiling
handle	./include/drm/radeon_drm.h	/^	uint32_t	handle;$/;"	m	struct:drm_radeon_gem_mmap
handle	./include/drm/radeon_drm.h	/^	uint32_t	handle;$/;"	m	struct:drm_radeon_gem_set_domain
handle	./include/drm/radeon_drm.h	/^	uint32_t	handle;$/;"	m	struct:drm_radeon_gem_set_tiling
handle	./include/drm/radeon_drm.h	/^	uint32_t	handle;$/;"	m	struct:drm_radeon_gem_wait_idle
handle	./include/drm/radeon_drm.h	/^	uint32_t handle;$/;"	m	struct:drm_radeon_gem_pread
handle	./include/drm/radeon_drm.h	/^	uint32_t handle;$/;"	m	struct:drm_radeon_gem_pwrite
handle	./include/drm/vmwgfx_drm.h	/^	uint32_t handle;$/;"	m	struct:drm_vmw_control_stream_arg
handle	./include/drm/vmwgfx_drm.h	/^	uint32_t handle;$/;"	m	struct:drm_vmw_dmabuf_rep
handle	./include/drm/vmwgfx_drm.h	/^	uint32_t handle;$/;"	m	struct:drm_vmw_unref_dmabuf_arg
handle	./intel/intel_bufmgr.h	/^	int handle;$/;"	m	struct:_drm_intel_bo
handle	./libkms/internal.h	/^	unsigned handle;$/;"	m	struct:kms_bo
handle	./nouveau/nouveau_bo.h	/^	uint32_t handle;$/;"	m	struct:nouveau_bo
handle	./nouveau/nouveau_grobj.h	/^	uint32_t handle;$/;"	m	struct:nouveau_grobj
handle	./nouveau/nouveau_notifier.h	/^	uint32_t handle;$/;"	m	struct:nouveau_notifier
handle	./nouveau/nouveau_private.h	/^	drm_handle_t handle;$/;"	m	struct:nouveau_bo_priv
handle	./omap/omap_drm.c	/^	uint32_t	handle;$/;"	m	struct:omap_bo	file:
handle	./omap/omap_drm.h	/^	uint32_t handle;		\/* buffer handle (in) *\/$/;"	m	struct:drm_omap_gem_cpu_fini
handle	./omap/omap_drm.h	/^	uint32_t handle;		\/* buffer handle (in) *\/$/;"	m	struct:drm_omap_gem_cpu_prep
handle	./omap/omap_drm.h	/^	uint32_t handle;		\/* buffer handle (in) *\/$/;"	m	struct:drm_omap_gem_info
handle	./omap/omap_drm.h	/^	uint32_t handle;		\/* out *\/$/;"	m	struct:drm_omap_gem_new
handle	./radeon/radeon_bo.h	/^    uint32_t                    handle;$/;"	m	struct:radeon_bo
handle	./radeon/radeon_bo_int.h	/^    uint32_t                    handle;$/;"	m	struct:radeon_bo_int
handle	./radeon/radeon_cs_gem.c	/^    uint32_t    handle;$/;"	m	struct:cs_reloc_gem	file:
handle	./tests/radeon/rbo.h	/^    unsigned            handle;$/;"	m	struct:rbo
handle	./xf86drm.h	/^    drm_handle_t     handle;$/;"	m	struct:_drmRegion
handle	./xf86drmMode.h	/^	uint32_t handle;$/;"	m	struct:_drmModeFB
handle	./xf86mm.h	/^    unsigned handle;$/;"	m	struct:_drmBO
handle	./xf86mm.h	/^    unsigned handle;$/;"	m	struct:_drmFence
handler	./tests/drmstat.c	/^void handler(int fd, void *oldctx, void *newctx)$/;"	f
handles	./include/drm/drm_mode.h	/^	__u32 handles[4];$/;"	m	struct:drm_mode_fb_cmd2
hang_notify	./nouveau/nouveau_channel.h	/^	void (*hang_notify)(struct nouveau_channel *);$/;"	m	struct:nouveau_channel
has_blt	./intel/intel_bufmgr_gem.c	/^	unsigned int has_blt : 1;$/;"	m	struct:_drm_intel_bufmgr_gem	file:
has_bo_usage	./nouveau/nouveau_drmif.h	/^	int has_bo_usage;$/;"	m	struct:nouveau_device_priv
has_bsd	./intel/intel_bufmgr_gem.c	/^	unsigned int has_bsd : 1;$/;"	m	struct:_drm_intel_bufmgr_gem	file:
has_error	./intel/intel_bufmgr_gem.c	/^	bool has_error;$/;"	m	struct:_drm_intel_bo_gem	file:
has_llc	./intel/intel_bufmgr_gem.c	/^	unsigned int has_llc : 1;$/;"	m	struct:_drm_intel_bufmgr_gem	file:
has_relaxed_fencing	./intel/intel_bufmgr_gem.c	/^	unsigned int has_relaxed_fencing : 1;$/;"	m	struct:_drm_intel_bufmgr_gem	file:
haveConnection	./tests/ttmtest/src/ttmtest.c	/^	haveConnection,$/;"	e	enum:__anon90::__anon91	file:
haveContext	./tests/ttmtest/src/ttmtest.c	/^	haveContext$/;"	e	enum:__anon90::__anon91	file:
haveDRM	./tests/ttmtest/src/ttmtest.c	/^	haveDRM,$/;"	e	enum:__anon90::__anon91	file:
haveDeviceInfo	./tests/ttmtest/src/ttmtest.c	/^	haveDeviceInfo,$/;"	e	enum:__anon90::__anon91	file:
haveDisplay	./tests/ttmtest/src/ttmtest.c	/^	haveDisplay,$/;"	e	enum:__anon90::__anon91	file:
haveDriverName	./tests/ttmtest/src/ttmtest.c	/^	haveDriverName,$/;"	e	enum:__anon90::__anon91	file:
haveNothing	./tests/ttmtest/src/ttmtest.c	/^	haveNothing,$/;"	e	enum:__anon90::__anon91	file:
hdisplay	./include/drm/drm_mode.h	/^	__u16 hdisplay, hsync_start, hsync_end, htotal, hskew;$/;"	m	struct:drm_mode_modeinfo
hdisplay	./xf86drmMode.h	/^	uint16_t hdisplay, hsync_start, hsync_end, htotal, hskew;$/;"	m	struct:_drmModeModeInfo
head	./include/drm/mga_drm.h	/^	unsigned int head;	\/* Position of head pointer          *\/$/;"	m	struct:__anon17
head	./intel/intel_bufmgr_gem.c	/^	drmMMListHead head;$/;"	m	struct:_drm_intel_bo_gem	file:
head	./intel/intel_bufmgr_gem.c	/^	drmMMListHead head;$/;"	m	struct:drm_intel_gem_bo_bucket	file:
head	./intel/intel_decode.c	/^	uint32_t head, tail;$/;"	m	struct:drm_intel_decode	file:
head	./xf86drmSL.c	/^    SLEntryPtr       head;$/;"	m	struct:SkipList	file:
head_offset	./intel/intel_decode.c	/^static uint32_t head_offset = 0xffffffff;	\/* undefined *\/$/;"	v	file:
header	./include/drm/radeon_drm.h	/^	} header;$/;"	m	union:__anon31	typeref:struct:__anon31::__anon32
header	./include/drm/radeon_drm.h	/^	} header;$/;"	m	union:__anon39	typeref:struct:__anon39::__anon40
heap	./intel/intel_bufmgr_fake.c	/^	struct mem_block *heap;$/;"	m	struct:_bufmgr_fake	typeref:struct:_bufmgr_fake::mem_block	file:
heap	./intel/mm.h	/^	struct mem_block *heap;$/;"	m	struct:mem_block	typeref:struct:mem_block::mem_block
height	./include/drm/drm_mode.h	/^	__u32 height;$/;"	m	struct:drm_mode_cursor
height	./include/drm/drm_mode.h	/^	__u32 width, height;$/;"	m	struct:drm_mode_fb_cmd
height	./include/drm/drm_mode.h	/^	__u32 width, height;$/;"	m	struct:drm_mode_fb_cmd2
height	./include/drm/drm_mode.h	/^        __u32 height;$/;"	m	struct:drm_mode_create_dumb
height	./include/drm/drm_sarea.h	/^	unsigned int height;$/;"	m	struct:drm_sarea_frame
height	./include/drm/i915_drm.h	/^	int width, height;      \/* screen size in pixels *\/$/;"	m	struct:_drm_i915_sarea
height	./include/drm/mach64_drm.h	/^	unsigned short width, height;$/;"	m	struct:drm_mach64_blit
height	./include/drm/mga_drm.h	/^	int height, ydir;	\/* flip image vertically *\/$/;"	m	struct:_drm_mga_blit
height	./include/drm/r128_drm.h	/^	unsigned short width, height;$/;"	m	struct:drm_r128_blit
height	./include/drm/radeon_drm.h	/^	int height;$/;"	m	struct:drm_radeon_texture
height	./include/drm/radeon_drm.h	/^	unsigned int width, height;$/;"	m	struct:drm_radeon_tex_image
height	./include/drm/vmwgfx_drm.h	/^	uint32_t height;$/;"	m	struct:drm_vmw_control_stream_arg
height	./include/drm/vmwgfx_drm.h	/^	uint32_t height;$/;"	m	struct:drm_vmw_size
height	./omap/omap_drm.h	/^		uint16_t height;$/;"	m	struct:omap_gem_size::__anon9
height	./xf86drmMode.h	/^	uint32_t width, height;$/;"	m	struct:_drmModeCrtc
height	./xf86drmMode.h	/^	uint32_t width, height;$/;"	m	struct:_drmModeFB
high_mark	./include/drm/drm.h	/^	int high_mark;		 \/**< High water mark *\/$/;"	m	struct:drm_buf_desc
high_mark	./xf86drm.h	/^    int              high_mark;	  \/**< High water mark *\/$/;"	m	struct:_drmBufDesc
hits	./xf86drmHash.c	/^    unsigned long    hits;	\/* At top of linked list *\/$/;"	m	struct:HashTable	file:
hskew	./include/drm/drm_mode.h	/^	__u16 hdisplay, hsync_start, hsync_end, htotal, hskew;$/;"	m	struct:drm_mode_modeinfo
hskew	./xf86drmMode.h	/^	uint16_t hdisplay, hsync_start, hsync_end, htotal, hskew;$/;"	m	struct:_drmModeModeInfo
hsync_end	./include/drm/drm_mode.h	/^	__u16 hdisplay, hsync_start, hsync_end, htotal, hskew;$/;"	m	struct:drm_mode_modeinfo
hsync_end	./xf86drmMode.h	/^	uint16_t hdisplay, hsync_start, hsync_end, htotal, hskew;$/;"	m	struct:_drmModeModeInfo
hsync_start	./include/drm/drm_mode.h	/^	__u16 hdisplay, hsync_start, hsync_end, htotal, hskew;$/;"	m	struct:drm_mode_modeinfo
hsync_start	./xf86drmMode.h	/^	uint16_t hdisplay, hsync_start, hsync_end, htotal, hskew;$/;"	m	struct:_drmModeModeInfo
htotal	./include/drm/drm_mode.h	/^	__u16 hdisplay, hsync_start, hsync_end, htotal, hskew;$/;"	m	struct:drm_mode_modeinfo
htotal	./xf86drmMode.h	/^	uint16_t hdisplay, hsync_start, hsync_end, htotal, hskew;$/;"	m	struct:_drmModeModeInfo
hwContext	./tests/ttmtest/src/ttmtest.c	/^    drm_context_t hwContext;$/;"	m	struct:__anon90	file:
hwTileStride	./xf86mm.h	/^    unsigned hwTileStride;$/;"	m	struct:_drmBO
hw_best_surface_t	./radeon/radeon_surface.c	/^typedef int (*hw_best_surface_t)(struct radeon_surface_manager *surf_man,$/;"	t	file:
hw_info	./radeon/radeon_surface.c	/^    struct radeon_hw_info       hw_info;$/;"	m	struct:radeon_surface_manager	typeref:struct:radeon_surface_manager::radeon_hw_info	file:
hw_init_surface_t	./radeon/radeon_surface.c	/^typedef int (*hw_init_surface_t)(struct radeon_surface_manager *surf_man,$/;"	t	file:
hw_offset	./intel/intel_decode.c	/^	uint32_t hw_offset;$/;"	m	struct:drm_intel_decode	file:
i	./include/drm/radeon_drm.h	/^	int i;$/;"	m	union:__anon31
i915_decode_alu1	./intel/intel_decode.c	/^i915_decode_alu1(struct drm_intel_decode *ctx,$/;"	f	file:
i915_decode_alu2	./intel/intel_decode.c	/^i915_decode_alu2(struct drm_intel_decode *ctx,$/;"	f	file:
i915_decode_alu3	./intel/intel_decode.c	/^i915_decode_alu3(struct drm_intel_decode *ctx,$/;"	f	file:
i915_decode_dcl	./intel/intel_decode.c	/^i915_decode_dcl(struct drm_intel_decode *ctx, int i, char *instr_prefix)$/;"	f	file:
i915_decode_instruction	./intel/intel_decode.c	/^i915_decode_instruction(struct drm_intel_decode *ctx,$/;"	f	file:
i915_decode_tex	./intel/intel_decode.c	/^i915_decode_tex(struct drm_intel_decode *ctx, int i,$/;"	f	file:
i915_get_channel_swizzle	./intel/intel_decode.c	/^i915_get_channel_swizzle(uint32_t select)$/;"	f	file:
i915_get_instruction_addr	./intel/intel_decode.c	/^i915_get_instruction_addr(uint32_t src_type, uint32_t src_nr, char *name)$/;"	f	file:
i915_get_instruction_dst	./intel/intel_decode.c	/^i915_get_instruction_dst(uint32_t *data, int i, char *dstname, int do_mask)$/;"	f	file:
i915_get_instruction_src0	./intel/intel_decode.c	/^static void i915_get_instruction_src0(uint32_t *data, int i, char *srcname)$/;"	f	file:
i915_get_instruction_src1	./intel/intel_decode.c	/^static void i915_get_instruction_src1(uint32_t *data, int i, char *srcname)$/;"	f	file:
i915_get_instruction_src2	./intel/intel_decode.c	/^static void i915_get_instruction_src2(uint32_t *data, int i, char *srcname)$/;"	f	file:
i915_get_instruction_src_name	./intel/intel_decode.c	/^i915_get_instruction_src_name(uint32_t src_type, uint32_t src_nr, char *name)$/;"	f	file:
i965_decode_urb_fence	./intel/intel_decode.c	/^i965_decode_urb_fence(struct drm_intel_decode *ctx, int len)$/;"	f	file:
id	./intel/intel_bufmgr_fake.c	/^	unsigned id;		\/* debug only *\/$/;"	m	struct:_drm_intel_bo_fake	file:
id	./nouveau/nouveau_channel.h	/^	int id;$/;"	m	struct:nouveau_channel
id	./radeon/radeon_cs_int.h	/^    uint32_t                    id;$/;"	m	struct:radeon_cs_int
id	./tests/modetest/modetest.c	/^	uint32_t id;$/;"	m	struct:connector	file:
id	./tests/ttmtest/src/ttmtest.c	/^    XID id;$/;"	m	struct:__anon90	file:
id	./xf86drmMode.h	/^	uint32_t id;$/;"	m	struct:_drmModePropertyBlob
id_device	./include/drm/drm.h	/^	unsigned short id_device;$/;"	m	struct:drm_agp_info
id_mutex	./radeon/radeon_cs_gem.c	/^static pthread_mutex_t id_mutex = PTHREAD_MUTEX_INITIALIZER;$/;"	v	file:
id_vendor	./include/drm/drm.h	/^	unsigned short id_vendor;$/;"	m	struct:drm_agp_info
idle	./include/drm/r128_drm.h	/^	int idle;$/;"	m	struct:drm_r128_cce_stop
idle	./include/drm/radeon_drm.h	/^	int idle;$/;"	m	struct:drm_radeon_cp_stop
idx	./include/drm/drm.h	/^	int idx;		       \/**< Index into the master buffer list *\/$/;"	m	struct:drm_buf_pub
idx	./include/drm/drm.h	/^	int idx;		\/**< Which client desired? *\/$/;"	m	struct:drm_client
idx	./include/drm/i810_drm.h	/^	int idx;		\/* buffer index *\/$/;"	m	struct:_drm_i810_copy_t
idx	./include/drm/i810_drm.h	/^	int idx;		\/* buffer index *\/$/;"	m	struct:_drm_i810_mc
idx	./include/drm/i810_drm.h	/^	int idx;		\/* buffer index *\/$/;"	m	struct:_drm_i810_vertex
idx	./include/drm/i830_drm.h	/^	int idx;		\/* buffer index *\/$/;"	m	struct:_drm_i830_copy_t
idx	./include/drm/i830_drm.h	/^	int idx;		\/* buffer index *\/$/;"	m	struct:_drm_i830_vertex
idx	./include/drm/mga_drm.h	/^	int idx;		\/* buffer to queue *\/$/;"	m	struct:drm_mga_indices
idx	./include/drm/mga_drm.h	/^	int idx;		\/* buffer to queue *\/$/;"	m	struct:drm_mga_vertex
idx	./include/drm/mga_drm.h	/^	int idx;$/;"	m	struct:drm_mga_iload
idx	./include/drm/r128_drm.h	/^	int idx;		\/* Index of vertex buffer *\/$/;"	m	struct:drm_r128_vertex
idx	./include/drm/r128_drm.h	/^	int idx;$/;"	m	struct:drm_r128_blit
idx	./include/drm/r128_drm.h	/^	int idx;$/;"	m	struct:drm_r128_indices
idx	./include/drm/r128_drm.h	/^	int idx;$/;"	m	struct:drm_r128_indirect
idx	./include/drm/radeon_drm.h	/^	int idx;		\/* Index of vertex buffer *\/$/;"	m	struct:drm_radeon_vertex
idx	./include/drm/radeon_drm.h	/^	int idx;		\/* Index of vertex buffer *\/$/;"	m	struct:drm_radeon_vertex2
idx	./include/drm/radeon_drm.h	/^	int idx;$/;"	m	struct:drm_radeon_indices
idx	./include/drm/radeon_drm.h	/^	int idx;$/;"	m	struct:drm_radeon_indirect
idx	./include/drm/savage_drm.h	/^	} idx;			\/* SAVAGE_CMD_DMA_IDX, SAVAGE_CMD_VB_IDX *\/$/;"	m	union:drm_savage_cmd_header	typeref:struct:drm_savage_cmd_header::__anon28
idx	./xf86drm.h	/^    int              idx;	  \/**< Index into the master buffer list *\/$/;"	m	struct:_drmBuf
image	./include/drm/radeon_drm.h	/^	drm_radeon_tex_image_t *image;$/;"	m	struct:drm_radeon_texture
inUse	./include/drm/via_drm.h	/^	unsigned char inUse;	\/* owned by a client, or free? *\/$/;"	m	struct:_drm_via_tex_region
in_use	./include/drm/drm.h	/^	unsigned char in_use;$/;"	m	struct:drm_tex_region
in_use	./include/drm/i810_drm.h	/^	unsigned char in_use;	\/* owned by a client, or free? *\/$/;"	m	struct:_drm_i810_tex_region
in_use	./include/drm/i830_drm.h	/^	unsigned char in_use;	\/* owned by a client, or free? *\/$/;"	m	struct:_drm_i830_tex_region
in_use	./nouveau/nouveau_resource.h	/^	int in_use;$/;"	m	struct:nouveau_resource
in_use	./xf86drm.h	/^    unsigned char in_use;$/;"	m	struct:_drmTextureRegion
included_in_check_aperture	./intel/intel_bufmgr_gem.c	/^	bool included_in_check_aperture;$/;"	m	struct:_drm_intel_bo_gem	file:
index	./include/drm/via_drm.h	/^	unsigned long index;$/;"	m	struct:__anon64
infer_devid	./intel/test_decode.c	/^infer_devid(const char *batch_filename)$/;"	f	file:
info	./include/drm/nouveau_drm.h	/^	struct drm_nouveau_gem_info info;$/;"	m	struct:drm_nouveau_gem_new	typeref:struct:drm_nouveau_gem_new::drm_nouveau_gem_info
init_cache_buckets	./intel/intel_bufmgr_gem.c	/^init_cache_buckets(drm_intel_bufmgr_gem *bufmgr_gem)$/;"	f	file:
initial_domain	./include/drm/radeon_drm.h	/^	uint32_t	initial_domain;$/;"	m	struct:drm_radeon_gem_create
installed	./include/drm/mga_drm.h	/^	int installed;$/;"	m	struct:_drm_mga_warp_index
instr_out	./intel/intel_decode.c	/^instr_out(struct drm_intel_decode *ctx, unsigned int index,$/;"	f	file:
int_as_float	./intel/intel_decode.c	/^static float int_as_float(uint32_t intval)$/;"	f	file:
intel_bo	./libkms/intel.c	/^struct intel_bo$/;"	s	file:
intel_bo_create	./libkms/intel.c	/^intel_bo_create(struct kms_driver *kms,$/;"	f	file:
intel_bo_destroy	./libkms/intel.c	/^intel_bo_destroy(struct kms_bo *_bo)$/;"	f	file:
intel_bo_fake_alloc_static	./intel/intel_bufmgr.h	258;"	d
intel_bo_fake_disable_backing_store	./intel/intel_bufmgr.h	259;"	d
intel_bo_gem_create_from_name	./intel/intel_bufmgr.h	252;"	d
intel_bo_get_prop	./libkms/intel.c	/^intel_bo_get_prop(struct kms_bo *bo, unsigned key, unsigned *out)$/;"	f	file:
intel_bo_map	./libkms/intel.c	/^intel_bo_map(struct kms_bo *_bo, void **out)$/;"	f	file:
intel_bo_unmap	./libkms/intel.c	/^intel_bo_unmap(struct kms_bo *_bo)$/;"	f	file:
intel_bufmgr_fake_contended_lock_take	./intel/intel_bufmgr.h	260;"	d
intel_bufmgr_fake_evict_all	./intel/intel_bufmgr.h	261;"	d
intel_bufmgr_fake_init	./intel/intel_bufmgr.h	254;"	d
intel_bufmgr_fake_set_exec_callback	./intel/intel_bufmgr.h	256;"	d
intel_bufmgr_fake_set_fence_callback	./intel/intel_bufmgr.h	257;"	d
intel_bufmgr_fake_set_last_dispatch	./intel/intel_bufmgr.h	255;"	d
intel_bufmgr_gem_enable_reuse	./intel/intel_bufmgr.h	253;"	d
intel_bufmgr_gem_init	./intel/intel_bufmgr.h	251;"	d
intel_create	./libkms/intel.c	/^intel_create(int fd, struct kms_driver **out)$/;"	f
intel_debug_handshake	./intel/intel_debug.h	/^struct intel_debug_handshake {$/;"	s
intel_destroy	./libkms/intel.c	/^intel_destroy(struct kms_driver *kms)$/;"	f	file:
intel_get_prop	./libkms/intel.c	/^intel_get_prop(struct kms_driver *kms, unsigned key, unsigned *out)$/;"	f	file:
invalidate_cb	./intel/intel_bufmgr_fake.c	/^	void (*invalidate_cb) (drm_intel_bo *bo, void *ptr);$/;"	m	struct:_drm_intel_bo_fake	file:
invalidate_ptr	./intel/intel_bufmgr_fake.c	/^	void *invalidate_ptr;$/;"	m	struct:_drm_intel_bo_fake	file:
iocs	./include/drm/drm.h	/^	unsigned long iocs;	\/**< Ioctl count *\/$/;"	m	struct:drm_client
ioctl_base	./omap/omap_drm.h	/^	uint32_t ioctl_base;		\/* out *\/$/;"	m	struct:drm_omap_get_base
irq	./include/drm/drm.h	/^	int irq;	\/**< IRQ number *\/$/;"	m	struct:drm_irq_busid
irq	./include/drm/drm.h	/^	int irq;$/;"	m	struct:drm_control
irq	./include/drm/via_drm.h	/^	unsigned irq;$/;"	m	struct:drm_via_wait_irq_request
irq_seq	./include/drm/i830_drm.h	/^	int *irq_seq;$/;"	m	struct:drm_i830_irq_emit
irq_seq	./include/drm/i830_drm.h	/^	int irq_seq;$/;"	m	struct:drm_i830_irq_wait
irq_seq	./include/drm/i915_drm.h	/^	int *irq_seq;$/;"	m	struct:drm_i915_irq_emit
irq_seq	./include/drm/i915_drm.h	/^	int irq_seq;$/;"	m	struct:drm_i915_irq_wait
irq_seq	./include/drm/radeon_drm.h	/^	int *irq_seq;$/;"	m	struct:drm_radeon_irq_emit
irq_seq	./include/drm/radeon_drm.h	/^	int irq_seq;$/;"	m	struct:drm_radeon_irq_wait
isCapable	./tests/ttmtest/src/xf86dristr.h	/^    BOOL isCapable;$/;"	m	struct:__anon80
is_master	./tests/drmtest.c	/^static int is_master(int fd)$/;"	f	file:
is_pci	./include/drm/mach64_drm.h	/^	int is_pci;$/;"	m	struct:drm_mach64_init
is_pci	./include/drm/r128_drm.h	/^	int is_pci;$/;"	m	struct:drm_r128_init
is_pci	./include/drm/radeon_drm.h	/^	int is_pci;$/;"	m	struct:drm_radeon_init
is_static	./intel/intel_bufmgr_fake.c	/^	int is_static, validated;$/;"	m	struct:_drm_intel_bo_fake	file:
isvalue	./xf86drm.h	/^	int           isvalue;       \/**< True if value (vs. counter) *\/$/;"	m	struct:_drmStats::__anon1
kernel_cookie	./include/drm/vmwgfx_drm.h	/^	uint64_t kernel_cookie;$/;"	m	struct:drm_vmw_fence_wait_arg
key	./xf86drmHash.c	/^    unsigned long     key;$/;"	m	struct:HashBucket	file:
key	./xf86drmSL.c	/^    unsigned long     key;$/;"	m	struct:SLEntry	file:
kms	./libkms/internal.h	/^	struct kms_driver *kms;$/;"	m	struct:kms_bo	typeref:struct:kms_bo::kms_driver
kms_attrib	./libkms/libkms.h	/^enum kms_attrib$/;"	g
kms_bo	./libkms/internal.h	/^struct kms_bo$/;"	s
kms_bo_create	./libkms/api.c	/^int kms_bo_create(struct kms_driver *kms, const unsigned *attr, struct kms_bo **out)$/;"	f
kms_bo_destroy	./libkms/api.c	/^int kms_bo_destroy(struct kms_bo **bo)$/;"	f
kms_bo_get_prop	./libkms/api.c	/^int kms_bo_get_prop(struct kms_bo *bo, unsigned key, unsigned *out)$/;"	f
kms_bo_map	./libkms/api.c	/^int kms_bo_map(struct kms_bo *bo, void **out)$/;"	f
kms_bo_type	./libkms/libkms.h	/^enum kms_bo_type$/;"	g
kms_bo_unmap	./libkms/api.c	/^int kms_bo_unmap(struct kms_bo *bo)$/;"	f
kms_create	./libkms/api.c	/^int kms_create(int fd, struct kms_driver **out)$/;"	f
kms_destroy	./libkms/api.c	/^int kms_destroy(struct kms_driver **kms)$/;"	f
kms_driver	./libkms/internal.h	/^struct kms_driver$/;"	s
kms_get_prop	./libkms/api.c	/^int kms_get_prop(struct kms_driver *kms, unsigned key, unsigned *out)$/;"	f
last_clear	./include/drm/radeon_drm.h	/^	unsigned int last_clear;$/;"	m	struct:__anon55
last_dispatch	./include/drm/i810_drm.h	/^	int last_dispatch;	\/* age of the most recently dispatched buffer *\/$/;"	m	struct:_drm_i810_sarea
last_dispatch	./include/drm/i830_drm.h	/^	int last_dispatch;	\/* age of the most recently dispatched buffer *\/$/;"	m	struct:_drm_i830_sarea
last_dispatch	./include/drm/i915_drm.h	/^	int last_dispatch;	\/* age of the most recently dispatched buffer *\/$/;"	m	struct:_drm_i915_sarea
last_dispatch	./include/drm/mga_drm.h	/^	unsigned int last_dispatch;	\/* age of the most recently dispatched buffer *\/$/;"	m	struct:_drm_mga_sarea
last_dispatch	./include/drm/r128_drm.h	/^	unsigned int last_dispatch;$/;"	m	struct:drm_r128_sarea
last_dispatch	./include/drm/radeon_drm.h	/^	unsigned int last_dispatch;$/;"	m	struct:__anon55
last_dispatch	./intel/intel_bufmgr_fake.c	/^	volatile int *last_dispatch;$/;"	m	struct:_bufmgr_fake	file:
last_enqueue	./include/drm/i810_drm.h	/^	int last_enqueue;	\/* last time a buffer was enqueued *\/$/;"	m	struct:_drm_i810_sarea
last_enqueue	./include/drm/i830_drm.h	/^	int last_enqueue;	\/* last time a buffer was enqueued *\/$/;"	m	struct:_drm_i830_sarea
last_enqueue	./include/drm/i915_drm.h	/^	int last_enqueue;	\/* last time a buffer was enqueued *\/$/;"	m	struct:_drm_i915_sarea
last_enqueue	./include/drm/mga_drm.h	/^	unsigned int last_enqueue;	\/* last time a buffer was enqueued *\/$/;"	m	struct:_drm_mga_sarea
last_fence	./intel/intel_bufmgr_fake.c	/^	unsigned int last_fence;$/;"	m	struct:_bufmgr_fake	file:
last_frame	./include/drm/mga_drm.h	/^	drm_mga_age_t last_frame;$/;"	m	struct:_drm_mga_sarea
last_frame	./include/drm/r128_drm.h	/^	unsigned int last_frame;$/;"	m	struct:drm_r128_sarea
last_frame	./include/drm/radeon_drm.h	/^	unsigned int last_frame;$/;"	m	struct:__anon55
last_level	./radeon/radeon_surface.h	/^    uint32_t                    last_level;$/;"	m	struct:radeon_surface
last_quiescent	./include/drm/i810_drm.h	/^	int last_quiescent;	\/*  *\/$/;"	m	struct:_drm_i810_sarea
last_quiescent	./include/drm/i830_drm.h	/^	int last_quiescent;	\/*  *\/$/;"	m	struct:_drm_i830_sarea
last_quiescent	./include/drm/mga_drm.h	/^	unsigned int last_quiescent;	\/*  *\/$/;"	m	struct:_drm_mga_sarea
last_render	./include/drm/i810_drm.h	/^	unsigned int last_render;	\/* Last Render Request *\/$/;"	m	struct:_drm_i810_mc
last_target_offset	./intel/intel_bufmgr_fake.c	/^	uint32_t last_target_offset;$/;"	m	struct:fake_buffer_reloc	file:
last_upload	./include/drm/i915_drm.h	/^	int last_upload;	\/* last time texture was uploaded *\/$/;"	m	struct:_drm_i915_sarea
last_wrap	./include/drm/mga_drm.h	/^	unsigned int last_wrap;$/;"	m	struct:_drm_mga_sarea
length	./include/drm/drm.h	/^	__u32 length;$/;"	m	struct:drm_event
length	./include/drm/drm_mode.h	/^	__u32 length;$/;"	m	struct:drm_mode_get_blob
length	./include/drm/i810_drm.h	/^	int *length;		\/* List of lengths for GFXBlocks (FUTURE) *\/$/;"	m	struct:_drm_i810_mc
length	./include/drm/mga_drm.h	/^	unsigned int length;$/;"	m	struct:drm_mga_iload
length	./include/drm/nouveau_drm.h	/^	uint64_t length;$/;"	m	struct:drm_nouveau_gem_pushbuf_push
length	./xf86drmMode.h	/^	uint32_t length;$/;"	m	struct:_drmModePropertyBlob
length_dw	./include/drm/radeon_drm.h	/^	uint32_t		length_dw;$/;"	m	struct:drm_radeon_cs_chunk
level	./radeon/radeon_surface.h	/^    struct radeon_surface_level level[RADEON_SURF_MAX_LEVEL];$/;"	m	struct:radeon_surface	typeref:struct:radeon_surface::radeon_surface_level
level	./xf86drmSL.c	/^    int              level;$/;"	m	struct:SkipList	file:
levels	./xf86drmSL.c	/^    int               levels;$/;"	m	struct:SLEntry	file:
line_length	./include/drm/via_drm.h	/^	__u32 line_length;$/;"	m	struct:drm_via_dmablit
linux_create	./libkms/linux.c	/^linux_create(int fd, struct kms_driver **out)$/;"	f
linux_from_sysfs	./libkms/linux.c	/^linux_from_sysfs(int fd, struct kms_driver **out)$/;"	f	file:
linux_from_udev	./libkms/linux.c	/^linux_from_udev(int fd, struct kms_driver **out)$/;"	f	file:
linux_name_from_sysfs	./libkms/linux.c	/^linux_name_from_sysfs(int fd, char **out)$/;"	f	file:
list	./include/drm/drm.h	/^	int *list;$/;"	m	struct:drm_buf_free
list	./include/drm/drm.h	/^	struct drm_buf_desc *list;$/;"	m	struct:drm_buf_info	typeref:struct:drm_buf_info::drm_buf_desc
list	./include/drm/drm.h	/^	struct drm_buf_pub *list;	\/**< Buffer information *\/$/;"	m	struct:drm_buf_map	typeref:struct:drm_buf_map::drm_buf_pub
list	./tests/radeon/rbo.h	/^    struct list_head    list;$/;"	m	struct:rbo	typeref:struct:rbo::list_head
list	./xf86drm.h	/^    drmBufDescPtr    list;	  \/**< List of buffer descriptions *\/$/;"	m	struct:_drmBufInfo
list	./xf86drm.h	/^    drmBufPtr        list;	  \/**< Buffers *\/$/;"	m	struct:_drmBufMap
list_add	./tests/radeon/list.h	/^static void list_add(struct list_head *item, struct list_head *list)$/;"	f
list_addtail	./tests/radeon/list.h	/^static void list_addtail(struct list_head *item, struct list_head *list)$/;"	f
list_del	./tests/radeon/list.h	/^static void list_del(struct list_head *item)$/;"	f
list_delinit	./tests/radeon/list.h	/^static void list_delinit(struct list_head *item)$/;"	f
list_head	./tests/radeon/list.h	/^struct list_head$/;"	s
list_inithead	./tests/radeon/list.h	/^static void list_inithead(struct list_head *item)$/;"	f
list_replace	./tests/radeon/list.h	/^static void list_replace(struct list_head *from, struct list_head *to)$/;"	f
load_module	./xf86drm.h	/^  int (*load_module)(const char *name);$/;"	m	struct:_drmServerInfo
lock	./include/drm/drm.h	/^	__volatile__ unsigned int lock;		\/**< lock variable *\/$/;"	m	struct:drm_hw_lock
lock	./include/drm/drm_sarea.h	/^	struct drm_hw_lock lock;$/;"	m	struct:drm_sarea	typeref:struct:drm_sarea::drm_hw_lock
lock	./include/drm/via_drm.h	/^	__u32 lock;$/;"	m	struct:_drm_via_futex
lock	./intel/intel_bufmgr_fake.c	/^	pthread_mutex_t lock;$/;"	m	struct:_bufmgr_fake	file:
lock	./intel/intel_bufmgr_gem.c	/^	pthread_mutex_t lock;$/;"	m	struct:_drm_intel_bufmgr_gem	file:
lock	./nouveau/nouveau_drmif.h	/^	drmLock *lock;$/;"	m	struct:nouveau_device_priv
lock	./xf86drm.h	/^    volatile unsigned int lock;$/;"	m	struct:_drmLock
lock1	./tests/lock.c	/^unsigned int lock1 = 0x00001111;$/;"	v
lock2	./tests/lock.c	/^unsigned int lock2 = 0x00002222;$/;"	v
log2_int	./radeon/radeon_surface.c	/^static unsigned log2_int(unsigned x)$/;"	f	file:
log_tex_granularity	./include/drm/i915_drm.h	/^	int log_tex_granularity;$/;"	m	struct:_drm_i915_sarea
long_format	./xf86drm.h	/^	const char    *long_format;  \/**< Suggested format for long_name *\/$/;"	m	struct:_drmStats::__anon1
long_name	./xf86drm.h	/^	const char    *long_name;    \/**< Long name for value *\/$/;"	m	struct:_drmStats::__anon1
low_mark	./include/drm/drm.h	/^	int low_mark;		 \/**< Low water mark *\/$/;"	m	struct:drm_buf_desc
low_mark	./xf86drm.h	/^    int              low_mark;	  \/**< Low water mark *\/$/;"	m	struct:_drmBufDesc
low_offset	./intel/intel_bufmgr_fake.c	/^	unsigned long low_offset;$/;"	m	struct:_bufmgr_fake	file:
lru	./intel/intel_bufmgr_fake.c	/^	struct block lru;$/;"	m	struct:_bufmgr_fake	typeref:struct:_bufmgr_fake::block	file:
m	./xf86drmRandom.c	/^    unsigned long m;$/;"	m	struct:RandomState	file:
maccess	./include/drm/mga_drm.h	/^	unsigned int maccess;$/;"	m	struct:__anon14
maccess	./include/drm/mga_drm.h	/^	unsigned int maccess;$/;"	m	struct:drm_mga_init
madv	./include/drm/i915_drm.h	/^	__u32 madv;$/;"	m	struct:drm_i915_gem_madvise
magic	./include/drm/drm.h	/^	drm_magic_t magic;$/;"	m	struct:drm_auth
magic	./include/drm/drm.h	/^	unsigned long magic;	\/**< Magic *\/$/;"	m	struct:drm_client
magic	./xf86drmHash.c	/^    unsigned long    magic;$/;"	m	struct:HashTable	file:
magic	./xf86drmRandom.c	/^    unsigned long magic;$/;"	m	struct:RandomState	file:
magic	./xf86drmSL.c	/^    unsigned long     magic;	   \/* SL_ENTRY_MAGIC *\/$/;"	m	struct:SLEntry	file:
magic	./xf86drmSL.c	/^    unsigned long    magic;	\/* SL_LIST_MAGIC *\/$/;"	m	struct:SkipList	file:
main	./intel/test_decode.c	/^main(int argc, char **argv)$/;"	f
main	./tests/auth.c	/^int main(int argc, char **argv)$/;"	f
main	./tests/dristat.c	/^int main(int argc, char **argv)$/;"	f
main	./tests/drmstat.c	/^int main(int argc, char **argv)$/;"	f
main	./tests/gem_basic.c	/^int main(int argc, char **argv)$/;"	f
main	./tests/gem_flink.c	/^int main(int argc, char **argv)$/;"	f
main	./tests/gem_mmap.c	/^int main(int argc, char **argv)$/;"	f
main	./tests/gem_readwrite.c	/^int main(int argc, char **argv)$/;"	f
main	./tests/getclient.c	/^int main(int argc, char **argv)$/;"	f
main	./tests/getstats.c	/^int main(int argc, char **argv)$/;"	f
main	./tests/getversion.c	/^int main(int argc, char **argv)$/;"	f
main	./tests/kmstest/main.c	/^int main(int argc, char** argv)$/;"	f
main	./tests/lock.c	/^int main(int argc, char **argv)$/;"	f
main	./tests/modeprint/modeprint.c	/^int main(int argc, char **argv)$/;"	f
main	./tests/modetest/modetest.c	/^int main(int argc, char **argv)$/;"	f
main	./tests/name_from_fd.c	/^int main(int argc, char **argv)$/;"	f
main	./tests/openclose.c	/^int main(int argc, char **argv)$/;"	f
main	./tests/radeon/radeon_ttm.c	/^int main(void)$/;"	f
main	./tests/setversion.c	/^int main(int argc, char **argv)$/;"	f
main	./tests/ttmtest/src/ttmtest.c	/^main()$/;"	f
main	./tests/updatedraw.c	/^int main(int argc, char **argv)$/;"	f
main	./tests/vbltest/vbltest.c	/^int main(int argc, char **argv)$/;"	f
main	./xf86drmHash.c	/^int main(void)$/;"	f
main	./xf86drmRandom.c	/^int main(void)$/;"	f
main	./xf86drmSL.c	/^int main(void)$/;"	f
major	./include/drm/vmwgfx_drm.h	/^	uint32_t major;$/;"	m	struct:drm_vmw_extension_rep
make_pwetty	./tests/modetest/modetest.c	/^make_pwetty(void *data, int width, int height, int stride)$/;"	f	file:
makedev	./xf86drm.c	83;"	d	file:
map	./nouveau/nouveau_bo.h	/^	void *map;$/;"	m	struct:nouveau_bo
map	./nouveau/nouveau_private.h	/^	void *map;$/;"	m	struct:nouveau_bo_priv
map	./nouveau/nouveau_private.h	/^	volatile void *map;$/;"	m	struct:nouveau_notifier_priv
map	./omap/omap_drm.c	/^	void		*map;		\/* userspace mmap'ing (if there is one) *\/$/;"	m	struct:omap_bo	file:
map	./xf86drm.h	/^    drmAddress    map;$/;"	m	struct:_drmRegion
mapCount	./xf86mm.h	/^    int mapCount;$/;"	m	struct:_drmBO
mapFlags	./xf86mm.h	/^    unsigned mapFlags;$/;"	m	struct:_drmBO
mapHandle	./xf86mm.h	/^    uint64_t mapHandle;$/;"	m	struct:_drmBO
mapVirtual	./xf86mm.h	/^    void *mapVirtual;$/;"	m	struct:_drmBO
map_count	./intel/intel_bufmgr_fake.c	/^	unsigned int map_count;$/;"	m	struct:_drm_intel_bo_fake	file:
map_count	./intel/intel_bufmgr_gem.c	/^	int map_count;$/;"	m	struct:_drm_intel_bo_gem	file:
map_count	./libkms/dumb.c	/^	unsigned map_count;$/;"	m	struct:dumb_bo	file:
map_count	./libkms/intel.c	/^	unsigned map_count;$/;"	m	struct:intel_bo	file:
map_count	./libkms/nouveau.c	/^	unsigned map_count;$/;"	m	struct:nouveau_bo	file:
map_count	./libkms/radeon.c	/^	unsigned map_count;$/;"	m	struct:radeon_bo	file:
map_count	./libkms/vmwgfx.c	/^	unsigned map_count;$/;"	m	struct:vmwgfx_bo	file:
map_count	./radeon/radeon_bo_gem.c	/^    int                 map_count;$/;"	m	struct:radeon_bo_gem	file:
map_gtt	./intel/intel_bufmgr_gem.c	/^map_gtt(drm_intel_bo *bo)$/;"	f	file:
map_handle	./include/drm/nouveau_drm.h	/^	uint64_t map_handle;$/;"	m	struct:drm_nouveau_gem_info
map_handle	./include/drm/vmwgfx_drm.h	/^	uint64_t map_handle;$/;"	m	struct:drm_vmw_dmabuf_rep
map_handle	./libkms/nouveau.c	/^	uint64_t map_handle;$/;"	m	struct:nouveau_bo	file:
map_handle	./libkms/vmwgfx.c	/^	uint64_t map_handle;$/;"	m	struct:vmwgfx_bo	file:
map_handle	./nouveau/nouveau_private.h	/^	uint64_t map_handle;$/;"	m	struct:nouveau_bo_priv
map_refcnt	./nouveau/nouveau_private.h	/^	int map_refcnt;$/;"	m	struct:nouveau_bo_priv
mapcount	./tests/radeon/rbo.h	/^    unsigned            mapcount;$/;"	m	struct:rbo
mapped_cpu_write	./intel/intel_bufmgr_gem.c	/^	bool mapped_cpu_write;$/;"	m	struct:_drm_intel_bo_gem	file:
marker	./nouveau/nouveau_private.h	/^	uint32_t *marker;$/;"	m	struct:nouveau_pushbuf_priv
marker_offset	./nouveau/nouveau_private.h	/^	unsigned marker_offset;$/;"	m	struct:nouveau_pushbuf_priv
marker_push	./nouveau/nouveau_private.h	/^	unsigned marker_push;$/;"	m	struct:nouveau_pushbuf_priv
marker_relocs	./nouveau/nouveau_private.h	/^	unsigned marker_relocs;$/;"	m	struct:nouveau_pushbuf_priv
mask	./include/drm/r128_drm.h	/^	unsigned char *mask;$/;"	m	struct:drm_r128_depth
mask	./include/drm/r128_drm.h	/^	unsigned int *mask;$/;"	m	struct:drm_r128_stipple
mask	./include/drm/radeon_drm.h	/^	unsigned int *mask;$/;"	m	struct:drm_radeon_stipple
mask	./include/drm/savage_drm.h	/^		unsigned int mask;$/;"	m	struct:drm_savage_cmd_header::__anon30
max_height	./include/drm/drm_mode.h	/^	__u32 min_height, max_height;$/;"	m	struct:drm_mode_card_res
max_height	./xf86drmMode.h	/^	uint32_t min_height, max_height;$/;"	m	struct:_drmModeRes
max_relocs	./intel/intel_bufmgr_gem.c	/^	int max_relocs;$/;"	m	struct:_drm_intel_bufmgr_gem	file:
max_value	./include/drm/i915_drm.h	/^	__u32 max_value;$/;"	m	struct:drm_intel_sprite_colorkey
max_width	./include/drm/drm_mode.h	/^	__u32 min_width, max_width;$/;"	m	struct:drm_mode_card_res
max_width	./xf86drmMode.h	/^	uint32_t min_width, max_width;$/;"	m	struct:_drmModeRes
mem	./intel/intel_bufmgr_fake.c	/^	struct mem_block *mem;	\/* BM_MEM_AGP *\/$/;"	m	struct:block	typeref:struct:block::mem_block	file:
mem_addr	./include/drm/via_drm.h	/^	unsigned char *mem_addr;$/;"	m	struct:drm_via_dmablit
mem_block	./intel/mm.h	/^struct mem_block {$/;"	s
mem_stride	./include/drm/via_drm.h	/^	__u32 mem_stride;$/;"	m	struct:drm_via_dmablit
mem_virtual	./intel/intel_bufmgr_gem.c	/^	void *mem_virtual;$/;"	m	struct:_drm_intel_bo_gem	file:
memory_allowed	./include/drm/drm.h	/^	unsigned long memory_allowed;	\/* bytes *\/$/;"	m	struct:drm_agp_info
memory_used	./include/drm/drm.h	/^	unsigned long memory_used;$/;"	m	struct:drm_agp_info
min_height	./include/drm/drm_mode.h	/^	__u32 min_height, max_height;$/;"	m	struct:drm_mode_card_res
min_height	./xf86drmMode.h	/^	uint32_t min_height, max_height;$/;"	m	struct:_drmModeRes
min_value	./include/drm/i915_drm.h	/^	__u32 min_value;$/;"	m	struct:drm_intel_sprite_colorkey
min_width	./include/drm/drm_mode.h	/^	__u32 min_width, max_width;$/;"	m	struct:drm_mode_card_res
min_width	./xf86drmMode.h	/^	uint32_t min_width, max_width;$/;"	m	struct:_drmModeRes
minor	./include/drm/vmwgfx_drm.h	/^	uint32_t minor;$/;"	m	struct:drm_vmw_extension_rep
mip_levels	./include/drm/vmwgfx_drm.h	/^	uint32_t mip_levels[DRM_VMW_MAX_SURFACE_FACES];$/;"	m	struct:drm_vmw_surface_create_req
mip_minify	./radeon/radeon_surface.c	/^static unsigned mip_minify(unsigned size, unsigned level)$/;"	f	file:
misc_3d_state_cntl_reg	./include/drm/r128_drm.h	/^	unsigned int misc_3d_state_cntl_reg;$/;"	m	struct:__anon19
misses	./xf86drmHash.c	/^    unsigned long    misses;	\/* Not in table *\/$/;"	m	struct:HashTable	file:
mmAllocMem	./intel/mm.c	/^struct mem_block *mmAllocMem(struct mem_block *heap, int size, int align2,$/;"	f
mmAllocMem	./intel/mm.h	45;"	d
mmDestroy	./intel/mm.c	/^void mmDestroy(struct mem_block *heap)$/;"	f
mmDestroy	./intel/mm.h	48;"	d
mmDumpMemInfo	./intel/mm.c	/^void mmDumpMemInfo(const struct mem_block *heap)$/;"	f
mmDumpMemInfo	./intel/mm.h	49;"	d
mmFindBlock	./intel/mm.c	/^struct mem_block *mmFindBlock(struct mem_block *heap, int start)$/;"	f
mmFindBlock	./intel/mm.h	47;"	d
mmFreeMem	./intel/mm.c	/^int mmFreeMem(struct mem_block *b)$/;"	f
mmFreeMem	./intel/mm.h	46;"	d
mmHeight	./xf86drmMode.h	/^	uint32_t mmWidth, mmHeight; \/**< HxW in millimeters *\/$/;"	m	struct:_drmModeConnector
mmInit	./intel/mm.c	/^struct mem_block *mmInit(int ofs, int size)$/;"	f
mmInit	./intel/mm.h	44;"	d
mmWidth	./xf86drmMode.h	/^	uint32_t mmWidth, mmHeight; \/**< HxW in millimeters *\/$/;"	m	struct:_drmModeConnector
mm_height	./include/drm/drm_mode.h	/^	__u32 mm_width, mm_height; \/**< HxW in millimeters *\/$/;"	m	struct:drm_mode_get_connector
mm_width	./include/drm/drm_mode.h	/^	__u32 mm_width, mm_height; \/**< HxW in millimeters *\/$/;"	m	struct:drm_mode_get_connector
mmap	./intel/intel_bufmgr_gem.c	1207;"	d	file:
mmap	./radeon/radeon_bo_gem.c	166;"	d	file:
mmio_offset	./include/drm/i810_drm.h	/^	unsigned int mmio_offset;$/;"	m	struct:_drm_i810_init
mmio_offset	./include/drm/i810_drm.h	/^	unsigned int mmio_offset;$/;"	m	struct:_drm_i810_pre12_init
mmio_offset	./include/drm/i830_drm.h	/^	unsigned int mmio_offset;$/;"	m	struct:_drm_i830_init
mmio_offset	./include/drm/i915_drm.h	/^	unsigned int mmio_offset;$/;"	m	struct:_drm_i915_init
mmio_offset	./include/drm/mach64_drm.h	/^	unsigned long mmio_offset;$/;"	m	struct:drm_mach64_init
mmio_offset	./include/drm/mga_drm.h	/^	unsigned long mmio_offset;$/;"	m	struct:drm_mga_init
mmio_offset	./include/drm/r128_drm.h	/^	unsigned long mmio_offset;$/;"	m	struct:drm_r128_init
mmio_offset	./include/drm/radeon_drm.h	/^	unsigned long mmio_offset;$/;"	m	struct:drm_radeon_init
mmio_offset	./include/drm/via_drm.h	/^	unsigned long mmio_offset;$/;"	m	struct:_drm_via_init
mode	./include/drm/drm.h	/^	unsigned long mode;	\/**< AGP mode *\/$/;"	m	struct:drm_agp_mode
mode	./include/drm/drm.h	/^	unsigned long mode;$/;"	m	struct:drm_agp_info
mode	./include/drm/drm_mode.h	/^	struct drm_mode_modeinfo mode;$/;"	m	struct:drm_mode_crtc	typeref:struct:drm_mode_crtc::drm_mode_modeinfo
mode	./include/drm/drm_mode.h	/^	struct drm_mode_modeinfo mode;$/;"	m	struct:drm_mode_mode_cmd	typeref:struct:drm_mode_mode_cmd::drm_mode_modeinfo
mode	./radeon/radeon_surface.h	/^    uint32_t                    mode;$/;"	m	struct:radeon_surface_level
mode	./tests/modetest/modetest.c	/^	drmModeModeInfo *mode;$/;"	m	struct:connector	file:
mode	./xf86drmMode.h	/^	drmModeModeInfo mode;$/;"	m	struct:_drmModeCrtc
mode_str	./tests/modetest/modetest.c	/^	char mode_str[64];$/;"	m	struct:connector	file:
mode_valid	./include/drm/drm_mode.h	/^	__u32 mode_valid;$/;"	m	struct:drm_mode_crtc
mode_valid	./xf86drmMode.h	/^	int mode_valid;$/;"	m	struct:_drmModeCrtc
modes	./tests/modeprint/modeprint.c	/^int modes;$/;"	v
modes	./tests/modetest/modetest.c	/^int fd, modes;$/;"	v
modes	./xf86drmMode.h	/^	drmModeModeInfoPtr modes;$/;"	m	struct:_drmModeConnector
modes_ptr	./include/drm/drm_mode.h	/^	__u64 modes_ptr;$/;"	m	struct:drm_mode_get_connector
module_name	./tests/modeprint/modeprint.c	/^char *module_name;$/;"	v
ms	./include/drm/via_drm.h	/^	__u32 ms;$/;"	m	struct:_drm_via_futex
mtilea	./radeon/radeon_surface.h	/^    uint32_t                    mtilea;$/;"	m	struct:radeon_surface
mtrr	./include/drm/drm.h	/^	int mtrr;		 \/**< MTRR slot used *\/$/;"	m	struct:drm_map
mult	./xf86drm.h	/^	int           mult;          \/**< Multiplier value (e.g., 1024) *\/$/;"	m	struct:_drmStats::__anon1
mult_names	./xf86drm.h	/^	const char    *mult_names;   \/**< Multiplier names (e.g., "KGM") *\/$/;"	m	struct:_drmStats::__anon1
n	./include/drm/r128_drm.h	/^	int n;$/;"	m	struct:drm_r128_depth
n_bufs	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, reg, n_bufs, flags;$/;"	m	struct:__anon39::__anon47
name	./include/drm/drm.h	/^	__u32 name;$/;"	m	struct:drm_gem_flink
name	./include/drm/drm.h	/^	__u32 name;$/;"	m	struct:drm_gem_open
name	./include/drm/drm.h	/^	char *name;	  \/**< Name of driver *\/$/;"	m	struct:drm_version
name	./include/drm/drm_mode.h	/^	char name[DRM_DISPLAY_MODE_LEN];$/;"	m	struct:drm_mode_modeinfo
name	./include/drm/drm_mode.h	/^	char name[DRM_PROP_NAME_LEN];$/;"	m	struct:drm_mode_get_property
name	./include/drm/drm_mode.h	/^	char name[DRM_PROP_NAME_LEN];$/;"	m	struct:drm_mode_property_enum
name	./intel/intel_bufmgr_fake.c	/^	const char *name;$/;"	m	struct:_drm_intel_bo_fake	file:
name	./intel/intel_bufmgr_gem.c	/^	const char *name;$/;"	m	struct:_drm_intel_bo_gem	file:
name	./omap/omap_drm.c	/^	uint32_t	name;		\/* flink global handle (DRI2 name) *\/$/;"	m	struct:omap_bo	file:
name	./radeon/radeon_bo_gem.c	/^    uint32_t            name;$/;"	m	struct:radeon_bo_gem	file:
name	./tests/modetest/modetest.c	/^	char *name;$/;"	m	struct:type_name	file:
name	./xf86drm.h	/^    char    *name;	          \/**< Name of driver *\/$/;"	m	struct:_drmVersion
name	./xf86drmMode.h	/^	char name[DRM_DISPLAY_MODE_LEN];$/;"	m	struct:_drmModeModeInfo
name	./xf86drmMode.h	/^	char name[DRM_PROP_NAME_LEN];$/;"	m	struct:_drmModeProperty
name_len	./include/drm/drm.h	/^	size_t name_len;	  \/**< Length of name buffer *\/$/;"	m	struct:drm_version
name_len	./xf86drm.h	/^    int     name_len; 	          \/**< Length of name buffer *\/$/;"	m	struct:_drmVersion
name_list	./intel/intel_bufmgr_gem.c	/^	drmMMListHead name_list;$/;"	m	struct:_drm_intel_bo_gem	file:
named	./intel/intel_bufmgr_gem.c	/^	drmMMListHead named;$/;"	m	struct:_drm_intel_bufmgr_gem	file:
nblk_x	./radeon/radeon_surface.h	/^    uint32_t                    nblk_x;$/;"	m	struct:radeon_surface_level
nblk_y	./radeon/radeon_surface.h	/^    uint32_t                    nblk_y;$/;"	m	struct:radeon_surface_level
nblk_z	./radeon/radeon_surface.h	/^    uint32_t                    nblk_z;$/;"	m	struct:radeon_surface_level
nbof	./radeon/radeon_cs_gem.c	/^    unsigned                    nbof;$/;"	m	struct:radeon_cs_manager_gem	file:
nbox	./include/drm/i810_drm.h	/^	unsigned int nbox;$/;"	m	struct:_drm_i810_sarea
nbox	./include/drm/i830_drm.h	/^	unsigned int nbox;$/;"	m	struct:_drm_i830_sarea
nbox	./include/drm/mach64_drm.h	/^	unsigned int nbox;$/;"	m	struct:drm_mach64_sarea
nbox	./include/drm/mga_drm.h	/^	unsigned int nbox;$/;"	m	struct:_drm_mga_sarea
nbox	./include/drm/r128_drm.h	/^	unsigned int nbox;$/;"	m	struct:drm_r128_sarea
nbox	./include/drm/radeon_drm.h	/^	int nbox;$/;"	m	struct:drm_radeon_cmd_buffer
nbox	./include/drm/radeon_drm.h	/^	unsigned int nbox;$/;"	m	struct:__anon55
nbox	./include/drm/savage_drm.h	/^	unsigned int nbox;	\/* number of clipping boxes *\/$/;"	m	struct:drm_savage_cmdbuf
nbox	./include/drm/via_drm.h	/^	unsigned int nbox;$/;"	m	struct:_drm_via_sarea
ndw	./radeon/radeon_cs.h	/^    unsigned ndw;$/;"	m	struct:radeon_cs
ndw	./radeon/radeon_cs_int.h	/^    unsigned                    ndw;$/;"	m	struct:radeon_cs_int
need_fence	./intel/intel_bufmgr_fake.c	/^	unsigned need_fence:1;$/;"	m	struct:_bufmgr_fake	file:
needs_close	./nouveau/nouveau_drmif.h	/^	int needs_close;$/;"	m	struct:nouveau_device_priv
nentry	./radeon/bof.h	/^	unsigned	nentry;$/;"	m	struct:bof
new_accounted	./radeon/radeon_cs_int.h	/^    uint32_t new_accounted;$/;"	m	struct:radeon_cs_space_check
next	./include/drm/drm.h	/^	unsigned char next;$/;"	m	struct:drm_tex_region
next	./include/drm/i810_drm.h	/^	unsigned char next, prev;	\/* indices to form a circular LRU  *\/$/;"	m	struct:_drm_i810_tex_region
next	./include/drm/i830_drm.h	/^	unsigned char next, prev;	\/* indices to form a circular LRU  *\/$/;"	m	struct:_drm_i830_tex_region
next	./include/drm/via_drm.h	/^	unsigned char next, prev;	\/* indices to form a circular LRU  *\/$/;"	m	struct:_drm_via_tex_region
next	./intel/intel_bufmgr_fake.c	/^	struct block *next, *prev;$/;"	m	struct:block	typeref:struct:block::block	file:
next	./intel/mm.h	/^	struct mem_block *next, *prev;$/;"	m	struct:mem_block	typeref:struct:mem_block::mem_block
next	./libdrm_lists.h	/^    struct _drmMMListHead *next;$/;"	m	struct:_drmMMListHead	typeref:struct:_drmMMListHead::_drmMMListHead
next	./nouveau/nouveau_resource.h	/^	struct nouveau_resource *next;$/;"	m	struct:nouveau_resource	typeref:struct:nouveau_resource::nouveau_resource
next	./tests/radeon/list.h	/^    struct list_head *next;$/;"	m	struct:list_head	typeref:struct:list_head::list_head
next	./xf86drm.h	/^    unsigned char next;$/;"	m	struct:_drmTextureRegion
next	./xf86drmHash.c	/^    struct HashBucket *next;$/;"	m	struct:HashBucket	typeref:struct:HashBucket::HashBucket	file:
next	./xf86mm.h	/^    struct _drmMMListHead *next;$/;"	m	struct:_drmMMListHead	typeref:struct:_drmMMListHead::_drmMMListHead
next_free	./intel/mm.h	/^	struct mem_block *next_free, *prev_free;$/;"	m	struct:mem_block	typeref:struct:mem_block::mem_block
next_power_of_two	./radeon/radeon_surface.c	/^static unsigned next_power_of_two(unsigned x)$/;"	f	file:
no_exec	./intel/intel_bufmgr_gem.c	/^	unsigned int no_exec : 1;$/;"	m	struct:_drm_intel_bufmgr_gem	file:
notifier_bo	./nouveau/nouveau_private.h	/^	struct nouveau_bo *notifier_bo;$/;"	m	struct:nouveau_channel_priv	typeref:struct:nouveau_channel_priv::nouveau_bo
notifier_handle	./include/drm/nouveau_drm.h	/^	uint32_t     notifier_handle;$/;"	m	struct:drm_nouveau_channel_alloc
nouveau_bo	./libkms/nouveau.c	/^struct nouveau_bo$/;"	s	file:
nouveau_bo	./nouveau/nouveau_bo.h	/^struct nouveau_bo {$/;"	s
nouveau_bo	./nouveau/nouveau_private.h	125;"	d
nouveau_bo_allocated	./nouveau/nouveau_bo.c	/^nouveau_bo_allocated(struct nouveau_bo_priv *nvbo)$/;"	f	file:
nouveau_bo_busy	./nouveau/nouveau_bo.c	/^nouveau_bo_busy(struct nouveau_bo *bo, uint32_t access)$/;"	f
nouveau_bo_create	./libkms/nouveau.c	/^nouveau_bo_create(struct kms_driver *kms,$/;"	f	file:
nouveau_bo_del	./nouveau/nouveau_bo.c	/^nouveau_bo_del(struct nouveau_bo **bo)$/;"	f	file:
nouveau_bo_destroy	./libkms/nouveau.c	/^nouveau_bo_destroy(struct kms_bo *_bo)$/;"	f	file:
nouveau_bo_emit_buffer	./nouveau/nouveau_bo.c	/^nouveau_bo_emit_buffer(struct nouveau_channel *chan, struct nouveau_bo *bo)$/;"	f
nouveau_bo_get_prop	./libkms/nouveau.c	/^nouveau_bo_get_prop(struct kms_bo *bo, unsigned key, unsigned *out)$/;"	f	file:
nouveau_bo_handle_get	./nouveau/nouveau_bo.c	/^nouveau_bo_handle_get(struct nouveau_bo *bo, uint32_t *handle)$/;"	f
nouveau_bo_handle_ref	./nouveau/nouveau_bo.c	/^nouveau_bo_handle_ref(struct nouveau_device *dev, uint32_t handle,$/;"	f
nouveau_bo_info	./nouveau/nouveau_bo.c	/^nouveau_bo_info(struct nouveau_bo_priv *nvbo, struct drm_nouveau_gem_info *arg)$/;"	f	file:
nouveau_bo_init	./nouveau/nouveau_bo.c	/^nouveau_bo_init(struct nouveau_device *dev)$/;"	f
nouveau_bo_kalloc	./nouveau/nouveau_bo.c	/^nouveau_bo_kalloc(struct nouveau_bo_priv *nvbo, struct nouveau_channel *chan)$/;"	f	file:
nouveau_bo_kfree	./nouveau/nouveau_bo.c	/^nouveau_bo_kfree(struct nouveau_bo_priv *nvbo)$/;"	f	file:
nouveau_bo_kmap	./nouveau/nouveau_bo.c	/^nouveau_bo_kmap(struct nouveau_bo_priv *nvbo)$/;"	f	file:
nouveau_bo_map	./libkms/nouveau.c	/^nouveau_bo_map(struct kms_bo *_bo, void **out)$/;"	f	file:
nouveau_bo_map	./nouveau/nouveau_bo.c	/^nouveau_bo_map(struct nouveau_bo *bo, uint32_t flags)$/;"	f
nouveau_bo_map_flush	./nouveau/nouveau_bo.c	/^nouveau_bo_map_flush(struct nouveau_bo *bo, uint32_t delta, uint32_t size)$/;"	f
nouveau_bo_map_range	./nouveau/nouveau_bo.c	/^nouveau_bo_map_range(struct nouveau_bo *bo, uint32_t delta, uint32_t size,$/;"	f
nouveau_bo_new	./nouveau/nouveau_bo.c	/^nouveau_bo_new(struct nouveau_device *dev, uint32_t flags, int align,$/;"	f
nouveau_bo_new_tile	./nouveau/nouveau_bo.c	/^nouveau_bo_new_tile(struct nouveau_device *dev, uint32_t flags, int align,$/;"	f
nouveau_bo_pending	./nouveau/nouveau_bo.c	/^nouveau_bo_pending(struct nouveau_bo *bo)$/;"	f
nouveau_bo_priv	./nouveau/nouveau_private.h	/^struct nouveau_bo_priv {$/;"	s
nouveau_bo_ref	./nouveau/nouveau_bo.c	/^nouveau_bo_ref(struct nouveau_bo *ref, struct nouveau_bo **pbo)$/;"	f
nouveau_bo_takedown	./nouveau/nouveau_bo.c	/^nouveau_bo_takedown(struct nouveau_device *dev)$/;"	f
nouveau_bo_ualloc	./nouveau/nouveau_bo.c	/^nouveau_bo_ualloc(struct nouveau_bo_priv *nvbo)$/;"	f	file:
nouveau_bo_ufree	./nouveau/nouveau_bo.c	/^nouveau_bo_ufree(struct nouveau_bo_priv *nvbo)$/;"	f	file:
nouveau_bo_unmap	./libkms/nouveau.c	/^nouveau_bo_unmap(struct kms_bo *_bo)$/;"	f	file:
nouveau_bo_unmap	./nouveau/nouveau_bo.c	/^nouveau_bo_unmap(struct nouveau_bo *bo)$/;"	f
nouveau_bo_user	./nouveau/nouveau_bo.c	/^nouveau_bo_user(struct nouveau_device *dev, void *ptr, int size,$/;"	f
nouveau_bo_wait	./nouveau/nouveau_bo.c	/^nouveau_bo_wait(struct nouveau_bo *bo, int cpu_write, int no_wait, int no_block)$/;"	f	file:
nouveau_bo_wrap	./nouveau/nouveau_bo.c	/^nouveau_bo_wrap(struct nouveau_device *dev, uint32_t handle,$/;"	f
nouveau_bus_type	./include/drm/nouveau_drm.h	/^enum nouveau_bus_type {$/;"	g
nouveau_channel	./nouveau/nouveau_channel.h	/^struct nouveau_channel {$/;"	s
nouveau_channel	./nouveau/nouveau_private.h	80;"	d
nouveau_channel_alloc	./nouveau/nouveau_channel.c	/^nouveau_channel_alloc(struct nouveau_device *dev, uint32_t fb_ctxdma,$/;"	f
nouveau_channel_free	./nouveau/nouveau_channel.c	/^nouveau_channel_free(struct nouveau_channel **chan)$/;"	f
nouveau_channel_priv	./nouveau/nouveau_private.h	/^struct nouveau_channel_priv {$/;"	s
nouveau_create	./libkms/nouveau.c	/^nouveau_create(int fd, struct kms_driver **out)$/;"	f
nouveau_destroy	./libkms/nouveau.c	/^nouveau_destroy(struct kms_driver *kms)$/;"	f	file:
nouveau_device	./nouveau/nouveau_device.h	/^struct nouveau_device {$/;"	s
nouveau_device	./nouveau/nouveau_drmif.h	40;"	d
nouveau_device_close	./nouveau/nouveau_device.c	/^nouveau_device_close(struct nouveau_device **dev)$/;"	f
nouveau_device_get_param	./nouveau/nouveau_device.c	/^nouveau_device_get_param(struct nouveau_device *dev,$/;"	f
nouveau_device_open	./nouveau/nouveau_device.c	/^nouveau_device_open(struct nouveau_device **dev, const char *busid)$/;"	f
nouveau_device_open_existing	./nouveau/nouveau_device.c	/^nouveau_device_open_existing(struct nouveau_device **dev, int close,$/;"	f
nouveau_device_priv	./nouveau/nouveau_drmif.h	/^struct nouveau_device_priv {$/;"	s
nouveau_device_set_param	./nouveau/nouveau_device.c	/^nouveau_device_set_param(struct nouveau_device *dev,$/;"	f
nouveau_get_prop	./libkms/nouveau.c	/^nouveau_get_prop(struct kms_driver *kms, unsigned key, unsigned *out)$/;"	f	file:
nouveau_grobj	./nouveau/nouveau_grobj.h	/^struct nouveau_grobj {$/;"	s
nouveau_grobj	./nouveau/nouveau_private.h	85;"	d
nouveau_grobj_alloc	./nouveau/nouveau_grobj.c	/^nouveau_grobj_alloc(struct nouveau_channel *chan, uint32_t handle,$/;"	f
nouveau_grobj_autobind	./nouveau/nouveau_grobj.c	/^nouveau_grobj_autobind(struct nouveau_grobj *grobj)$/;"	f
nouveau_grobj_free	./nouveau/nouveau_grobj.c	/^nouveau_grobj_free(struct nouveau_grobj **grobj)$/;"	f
nouveau_grobj_priv	./nouveau/nouveau_private.h	/^struct nouveau_grobj_priv {$/;"	s
nouveau_grobj_ref	./nouveau/nouveau_grobj.c	/^nouveau_grobj_ref(struct nouveau_channel *chan, uint32_t handle,$/;"	f
nouveau_notifier	./nouveau/nouveau_notifier.h	/^struct nouveau_notifier {$/;"	s
nouveau_notifier	./nouveau/nouveau_private.h	93;"	d
nouveau_notifier_alloc	./nouveau/nouveau_notifier.c	/^nouveau_notifier_alloc(struct nouveau_channel *chan, uint32_t handle,$/;"	f
nouveau_notifier_free	./nouveau/nouveau_notifier.c	/^nouveau_notifier_free(struct nouveau_notifier **notifier)$/;"	f
nouveau_notifier_priv	./nouveau/nouveau_private.h	/^struct nouveau_notifier_priv {$/;"	s
nouveau_notifier_reset	./nouveau/nouveau_notifier.c	/^nouveau_notifier_reset(struct nouveau_notifier *notifier, int id)$/;"	f
nouveau_notifier_return_val	./nouveau/nouveau_notifier.c	/^nouveau_notifier_return_val(struct nouveau_notifier *notifier, int id)$/;"	f
nouveau_notifier_status	./nouveau/nouveau_notifier.c	/^nouveau_notifier_status(struct nouveau_notifier *notifier, int id)$/;"	f
nouveau_notifier_wait_status	./nouveau/nouveau_notifier.c	/^nouveau_notifier_wait_status(struct nouveau_notifier *notifier, int id,$/;"	f
nouveau_pushbuf	./nouveau/nouveau_private.h	64;"	d
nouveau_pushbuf_bo_add	./nouveau/nouveau_pushbuf.c	/^nouveau_pushbuf_bo_add(struct nouveau_channel *chan, struct nouveau_bo *bo,$/;"	f	file:
nouveau_pushbuf_bo_unref	./nouveau/nouveau_pushbuf.c	/^nouveau_pushbuf_bo_unref(struct nouveau_pushbuf_priv *nvpb, int index)$/;"	f	file:
nouveau_pushbuf_emit_reloc	./nouveau/nouveau_pushbuf.c	/^nouveau_pushbuf_emit_reloc(struct nouveau_channel *chan, void *ptr,$/;"	f
nouveau_pushbuf_fini	./nouveau/nouveau_pushbuf.c	/^nouveau_pushbuf_fini(struct nouveau_channel *chan)$/;"	f
nouveau_pushbuf_fini_call	./nouveau/nouveau_pushbuf.c	/^nouveau_pushbuf_fini_call(struct nouveau_channel *chan)$/;"	f	file:
nouveau_pushbuf_flush	./nouveau/nouveau_pushbuf.c	/^nouveau_pushbuf_flush(struct nouveau_channel *chan, unsigned min)$/;"	f
nouveau_pushbuf_init	./nouveau/nouveau_pushbuf.c	/^nouveau_pushbuf_init(struct nouveau_channel *chan, int buf_size)$/;"	f
nouveau_pushbuf_init_call	./nouveau/nouveau_pushbuf.c	/^nouveau_pushbuf_init_call(struct nouveau_channel *chan, int buf_size)$/;"	f	file:
nouveau_pushbuf_marker_emit	./nouveau/nouveau_pushbuf.c	/^nouveau_pushbuf_marker_emit(struct nouveau_channel *chan,$/;"	f
nouveau_pushbuf_marker_undo	./nouveau/nouveau_pushbuf.c	/^nouveau_pushbuf_marker_undo(struct nouveau_channel *chan)$/;"	f
nouveau_pushbuf_priv	./nouveau/nouveau_private.h	/^struct nouveau_pushbuf_priv {$/;"	s
nouveau_pushbuf_space	./nouveau/nouveau_pushbuf.c	/^nouveau_pushbuf_space(struct nouveau_channel *chan, unsigned min)$/;"	f	file:
nouveau_pushbuf_submit	./nouveau/nouveau_pushbuf.c	/^nouveau_pushbuf_submit(struct nouveau_channel *chan, struct nouveau_bo *bo,$/;"	f
nouveau_reloc_calc	./nouveau/nouveau_reloc.c	/^nouveau_reloc_calc(struct drm_nouveau_gem_pushbuf_bo *pbbo,$/;"	f	file:
nouveau_reloc_emit	./nouveau/nouveau_reloc.c	/^nouveau_reloc_emit(struct nouveau_channel *chan, struct nouveau_bo *reloc_bo,$/;"	f
nouveau_resource	./nouveau/nouveau_resource.h	/^struct nouveau_resource {$/;"	s
nouveau_resource_alloc	./nouveau/nouveau_resource.c	/^nouveau_resource_alloc(struct nouveau_resource *heap, unsigned size, void *priv,$/;"	f
nouveau_resource_destroy	./nouveau/nouveau_resource.c	/^nouveau_resource_destroy(struct nouveau_resource **heap)$/;"	f
nouveau_resource_free	./nouveau/nouveau_resource.c	/^nouveau_resource_free(struct nouveau_resource **res)$/;"	f
nouveau_resource_init	./nouveau/nouveau_resource.c	/^nouveau_resource_init(struct nouveau_resource **heap,$/;"	f
nouveau_subchannel	./nouveau/nouveau_channel.h	/^struct nouveau_subchannel {$/;"	s
npix_x	./radeon/radeon_surface.h	/^    uint32_t                    npix_x;$/;"	m	struct:radeon_surface
npix_x	./radeon/radeon_surface.h	/^    uint32_t                    npix_x;$/;"	m	struct:radeon_surface_level
npix_y	./radeon/radeon_surface.h	/^    uint32_t                    npix_y;$/;"	m	struct:radeon_surface
npix_y	./radeon/radeon_surface.h	/^    uint32_t                    npix_y;$/;"	m	struct:radeon_surface_level
npix_z	./radeon/radeon_surface.h	/^    uint32_t                    npix_z;$/;"	m	struct:radeon_surface
npix_z	./radeon/radeon_surface.h	/^    uint32_t                    npix_z;$/;"	m	struct:radeon_surface_level
nr_buffers	./include/drm/nouveau_drm.h	/^	uint32_t nr_buffers;$/;"	m	struct:drm_nouveau_gem_pushbuf
nr_buffers	./nouveau/nouveau_private.h	/^	unsigned nr_buffers;$/;"	m	struct:nouveau_pushbuf_priv
nr_fds	./xf86drm.c	/^static int nr_fds = 0;$/;"	v	file:
nr_prims	./include/drm/radeon_drm.h	/^	int nr_prims;$/;"	m	struct:drm_radeon_vertex2
nr_push	./include/drm/nouveau_drm.h	/^	uint32_t nr_push;$/;"	m	struct:drm_nouveau_gem_pushbuf
nr_push	./nouveau/nouveau_private.h	/^	unsigned nr_push;$/;"	m	struct:nouveau_pushbuf_priv
nr_relocs	./include/drm/nouveau_drm.h	/^	uint32_t nr_relocs;$/;"	m	struct:drm_nouveau_gem_pushbuf
nr_relocs	./intel/intel_bufmgr_fake.c	/^	int nr_relocs;$/;"	m	struct:_drm_intel_bo_fake	file:
nr_relocs	./nouveau/nouveau_private.h	/^	unsigned nr_relocs;$/;"	m	struct:nouveau_pushbuf_priv
nr_states	./include/drm/radeon_drm.h	/^	int nr_states;$/;"	m	struct:drm_radeon_vertex2
nr_subchan	./include/drm/nouveau_drm.h	/^	uint32_t nr_subchan;$/;"	m	struct:drm_nouveau_channel_alloc
nregions	./omap/omap_drm.h	/^	uint32_t nregions;$/;"	m	struct:drm_omap_gem_cpu_fini
nrelocs	./radeon/radeon_cs_gem.c	/^    unsigned                    nrelocs;$/;"	m	struct:cs_gem	file:
nsamples	./radeon/radeon_surface.h	/^    uint32_t                    nsamples;$/;"	m	struct:radeon_surface
nullobj	./nouveau/nouveau_channel.h	/^	struct nouveau_grobj *nullobj;$/;"	m	struct:nouveau_channel	typeref:struct:nouveau_channel::nouveau_grobj
num	./include/drm/drm.h	/^	unsigned int num;$/;"	m	struct:drm_update_draw
num_banks	./radeon/radeon_surface.c	/^    uint32_t                    num_banks;$/;"	m	struct:radeon_hw_info	file:
num_blocks	./include/drm/i810_drm.h	/^	int num_blocks;		\/* number of GFXBlocks *\/$/;"	m	struct:_drm_i810_mc
num_buckets	./intel/intel_bufmgr_gem.c	/^	int num_buckets;$/;"	m	struct:_drm_intel_bufmgr_gem	file:
num_chunks	./include/drm/radeon_drm.h	/^	uint32_t		num_chunks;$/;"	m	struct:drm_radeon_cs
num_cliprects	./include/drm/i915_drm.h	/^	__u32 num_cliprects;$/;"	m	struct:drm_i915_gem_execbuffer
num_cliprects	./include/drm/i915_drm.h	/^	__u32 num_cliprects;$/;"	m	struct:drm_i915_gem_execbuffer2
num_cliprects	./include/drm/i915_drm.h	/^	int num_cliprects;	\/* mulitpass with multiple cliprects? *\/$/;"	m	struct:_drm_i915_cmdbuffer
num_cliprects	./include/drm/i915_drm.h	/^	int num_cliprects;	\/* mulitpass with multiple cliprects? *\/$/;"	m	struct:drm_i915_batchbuffer
num_clips	./include/drm/drm_mode.h	/^	__u32 num_clips;$/;"	m	struct:drm_mode_fb_dirty_cmd
num_lines	./include/drm/via_drm.h	/^	__u32 num_lines;$/;"	m	struct:drm_via_dmablit
num_outputs	./include/drm/vmwgfx_drm.h	/^	uint32_t num_outputs;$/;"	m	struct:drm_vmw_update_layout_arg
num_pipes	./radeon/radeon_surface.c	/^    uint32_t                    num_pipes;$/;"	m	struct:radeon_hw_info	file:
num_rects	./include/drm/drm.h	/^	unsigned int num_rects;$/;"	m	struct:drm_drawable_info
numverts	./include/drm/radeon_drm.h	/^	unsigned int numverts:16;	\/* overloaded as offset\/64 for elt prims *\/$/;"	m	struct:__anon53
offset	./include/drm/drm.h	/^	unsigned long offset;	 \/**< Requested physical address (0 for SAREA)*\/$/;"	m	struct:drm_map
offset	./include/drm/drm.h	/^	unsigned long offset;	\/**< In bytes -- will round to page boundary *\/$/;"	m	struct:drm_agp_binding
offset	./include/drm/drm_mode.h	/^        __u64 offset;$/;"	m	struct:drm_mode_map_dumb
offset	./include/drm/i810_drm.h	/^	unsigned int offset;	\/* Address of the Overlay Regs *\/$/;"	m	struct:_drm_i810_overlay_t
offset	./include/drm/i915_drm.h	/^	__u64 offset;$/;"	m	struct:drm_i915_gem_exec_object
offset	./include/drm/i915_drm.h	/^	__u64 offset;$/;"	m	struct:drm_i915_gem_exec_object2
offset	./include/drm/i915_drm.h	/^	__u64 offset;$/;"	m	struct:drm_i915_gem_mmap
offset	./include/drm/i915_drm.h	/^	__u64 offset;$/;"	m	struct:drm_i915_gem_mmap_gtt
offset	./include/drm/i915_drm.h	/^	__u64 offset;$/;"	m	struct:drm_i915_gem_pin
offset	./include/drm/i915_drm.h	/^	__u64 offset;$/;"	m	struct:drm_i915_gem_pread
offset	./include/drm/i915_drm.h	/^	__u64 offset;$/;"	m	struct:drm_i915_gem_pwrite
offset	./include/drm/i915_drm.h	/^	__u64 offset;$/;"	m	struct:drm_i915_gem_relocation_entry
offset	./include/drm/mach64_drm.h	/^	int offset;$/;"	m	struct:drm_mach64_blit
offset	./include/drm/nouveau_drm.h	/^	uint32_t offset;$/;"	m	struct:drm_nouveau_notifierobj_alloc
offset	./include/drm/nouveau_drm.h	/^	uint64_t offset;$/;"	m	struct:drm_nouveau_gem_info
offset	./include/drm/nouveau_drm.h	/^	uint64_t offset;$/;"	m	struct:drm_nouveau_gem_pushbuf_bo_presumed
offset	./include/drm/nouveau_drm.h	/^	uint64_t offset;$/;"	m	struct:drm_nouveau_gem_pushbuf_push
offset	./include/drm/r128_drm.h	/^	int offset;$/;"	m	struct:drm_r128_blit
offset	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, offset, stride, count;$/;"	m	struct:__anon31::__anon34
offset	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, offset, stride, count;$/;"	m	struct:__anon31::__anon35
offset	./include/drm/radeon_drm.h	/^	uint64_t	offset;$/;"	m	struct:drm_radeon_gem_mmap
offset	./include/drm/radeon_drm.h	/^	uint64_t offset;$/;"	m	struct:drm_radeon_gem_pread
offset	./include/drm/radeon_drm.h	/^	uint64_t offset;$/;"	m	struct:drm_radeon_gem_pwrite
offset	./include/drm/radeon_drm.h	/^	unsigned int offset;$/;"	m	struct:drm_radeon_texture
offset	./include/drm/sis_drm.h	/^	unsigned int offset, size;$/;"	m	struct:__anon12
offset	./include/drm/sis_drm.h	/^	unsigned int offset, size;$/;"	m	struct:__anon13
offset	./include/drm/sis_drm.h	/^	unsigned int offset;$/;"	m	struct:__anon11
offset	./include/drm/via_drm.h	/^	__u32 offset;$/;"	m	struct:__anon62
offset	./include/drm/via_drm.h	/^	__u32 offset;$/;"	m	struct:__anon63
offset	./include/drm/via_drm.h	/^	unsigned long offset;$/;"	m	struct:__anon64
offset	./include/drm/via_drm.h	/^	unsigned long offset;$/;"	m	struct:_drm_via_dma_init
offset	./include/drm/vmwgfx_drm.h	/^	uint32_t offset;$/;"	m	struct:drm_vmw_control_stream_arg
offset	./intel/intel_bufmgr.h	/^	unsigned long offset;$/;"	m	struct:_drm_intel_bo
offset	./intel/intel_bufmgr_fake.c	/^	uint32_t offset;$/;"	m	struct:fake_buffer_reloc	file:
offset	./libkms/internal.h	/^	size_t offset;$/;"	m	struct:kms_bo
offset	./nouveau/nouveau_private.h	/^	uint64_t offset;$/;"	m	struct:nouveau_bo_priv
offset	./omap/omap_drm.c	/^	uint64_t	offset;		\/* offset to mmap() *\/$/;"	m	struct:omap_bo	file:
offset	./omap/omap_drm.h	/^	uint64_t offset;		\/* mmap offset (out) *\/$/;"	m	struct:drm_omap_gem_info
offset	./radeon/bof.h	/^	long		offset;$/;"	m	struct:bof
offset	./radeon/radeon_surface.h	/^    uint64_t                    offset;$/;"	m	struct:radeon_surface_level
offset	./xf86drm.h	/^    unsigned int  offset;$/;"	m	struct:_drmRegion
offset	./xf86mm.h	/^    unsigned long offset;$/;"	m	struct:_drmBO
offset_U	./include/drm/i915_drm.h	/^	__u32 offset_U;$/;"	m	struct:drm_intel_overlay_put_image
offset_V	./include/drm/i915_drm.h	/^	__u32 offset_V;$/;"	m	struct:drm_intel_overlay_put_image
offset_Y	./include/drm/i915_drm.h	/^	__u32 offset_Y; \/* offset for packet formats *\/$/;"	m	struct:drm_intel_overlay_put_image
offsets	./include/drm/drm_mode.h	/^	__u32 offsets[4]; \/* offset of each plane *\/$/;"	m	struct:drm_mode_fb_cmd2
ofs	./intel/mm.h	/^	int ofs, size;$/;"	m	struct:mem_block
omap_bo	./omap/omap_drm.c	/^struct omap_bo {$/;"	s	file:
omap_bo_cpu_fini	./omap/omap_drm.c	/^int omap_bo_cpu_fini(struct omap_bo *bo, enum omap_gem_op op)$/;"	f
omap_bo_cpu_prep	./omap/omap_drm.c	/^int omap_bo_cpu_prep(struct omap_bo *bo, enum omap_gem_op op)$/;"	f
omap_bo_del	./omap/omap_drm.c	/^void omap_bo_del(struct omap_bo *bo)$/;"	f
omap_bo_from_name	./omap/omap_drm.c	/^struct omap_bo * omap_bo_from_name(struct omap_device *dev, uint32_t name)$/;"	f
omap_bo_get_name	./omap/omap_drm.c	/^int omap_bo_get_name(struct omap_bo *bo, uint32_t *name)$/;"	f
omap_bo_handle	./omap/omap_drm.c	/^uint32_t omap_bo_handle(struct omap_bo *bo)$/;"	f
omap_bo_map	./omap/omap_drm.c	/^void * omap_bo_map(struct omap_bo *bo)$/;"	f
omap_bo_new	./omap/omap_drm.c	/^struct omap_bo * omap_bo_new(struct omap_device *dev,$/;"	f
omap_bo_new_impl	./omap/omap_drm.c	/^static struct omap_bo * omap_bo_new_impl(struct omap_device *dev,$/;"	f	file:
omap_bo_new_tiled	./omap/omap_drm.c	/^struct omap_bo * omap_bo_new_tiled(struct omap_device *dev,$/;"	f
omap_bo_size	./omap/omap_drm.c	/^uint32_t omap_bo_size(struct omap_bo *bo)$/;"	f
omap_device	./omap/omap_drm.c	/^struct omap_device {$/;"	s	file:
omap_device_del	./omap/omap_drm.c	/^void omap_device_del(struct omap_device *dev)$/;"	f
omap_device_new	./omap/omap_drm.c	/^struct omap_device * omap_device_new(int fd)$/;"	f
omap_gem_op	./omap/omap_drm.h	/^enum omap_gem_op {$/;"	g
omap_gem_size	./omap/omap_drm.h	/^union omap_gem_size {$/;"	u
omap_get_param	./omap/omap_drm.c	/^int omap_get_param(struct omap_device *dev, uint64_t param, uint64_t *value)$/;"	f
omap_set_param	./omap/omap_drm.c	/^int omap_set_param(struct omap_device *dev, uint64_t param, uint64_t value)$/;"	f
on_hardware	./intel/intel_bufmgr_fake.c	/^	struct block on_hardware;$/;"	m	struct:_bufmgr_fake	typeref:struct:_bufmgr_fake::block	file:
on_hardware	./intel/intel_bufmgr_fake.c	/^	unsigned on_hardware:1;$/;"	m	struct:block	file:
op	./omap/omap_drm.h	/^	uint32_t op;			\/* mask of omap_gem_op (in) *\/$/;"	m	struct:drm_omap_gem_cpu_fini
op	./omap/omap_drm.h	/^	uint32_t op;			\/* mask of omap_gem_op (in) *\/$/;"	m	struct:drm_omap_gem_cpu_prep
op_gart_write	./radeon/radeon_cs_space.c	/^    int32_t op_gart_write;$/;"	m	struct:rad_sizes	file:
op_read	./radeon/radeon_cs_space.c	/^    int32_t op_read;$/;"	m	struct:rad_sizes	file:
op_vram_write	./radeon/radeon_cs_space.c	/^    int32_t op_vram_write;$/;"	m	struct:rad_sizes	file:
optstr	./tests/modetest/modetest.c	/^static char optstr[] = "ecpmfs:P:v";$/;"	v	file:
optstr	./tests/vbltest/vbltest.c	/^static char optstr[] = "s";$/;"	v	file:
out	./intel/intel_decode.c	/^	FILE *out;$/;"	m	struct:drm_intel_decode	file:
out	./intel/intel_decode.c	/^static FILE *out;$/;"	v	file:
overflowed	./intel/intel_decode.c	/^	bool overflowed;$/;"	m	struct:drm_intel_decode	file:
overlay_offset	./include/drm/i810_drm.h	/^	unsigned int overlay_offset;$/;"	m	struct:_drm_i810_init
overlay_physical	./include/drm/i810_drm.h	/^	unsigned int overlay_physical;$/;"	m	struct:_drm_i810_init
p0	./xf86drmHash.c	/^    int              p0;$/;"	m	struct:HashTable	file:
p0	./xf86drmSL.c	/^    SLEntryPtr       p0;	\/* Position for iteration *\/$/;"	m	struct:SkipList	file:
p1	./xf86drmHash.c	/^    HashBucketPtr    p1;$/;"	m	struct:HashTable	file:
packet	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, packet, pad0, pad1;$/;"	m	struct:__anon39::__anon43
packet	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, packet;$/;"	m	struct:__anon39::__anon44
packet	./include/drm/radeon_drm.h	/^	} packet;$/;"	m	union:__anon31	typeref:struct:__anon31::__anon33
packet0	./include/drm/radeon_drm.h	/^	} packet0;$/;"	m	union:__anon39	typeref:struct:__anon39::__anon41
packet3	./include/drm/radeon_drm.h	/^	} packet3;$/;"	m	union:__anon39	typeref:struct:__anon39::__anon43
packet_id	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, packet_id, pad0, pad1;$/;"	m	struct:__anon31::__anon33
packets	./radeon/radeon_cs.h	/^    uint32_t *packets;$/;"	m	struct:radeon_cs
packets	./radeon/radeon_cs_int.h	/^    uint32_t                    *packets;    $/;"	m	struct:radeon_cs_int
pad	./include/drm/drm.h	/^	__u32 pad;$/;"	m	struct:drm_gem_close
pad	./include/drm/drm_mode.h	/^        __u32 pad;$/;"	m	struct:drm_mode_map_dumb
pad	./include/drm/i915_drm.h	/^	__u32 pad;$/;"	m	struct:drm_i915_gem_create
pad	./include/drm/i915_drm.h	/^	__u32 pad;$/;"	m	struct:drm_i915_gem_mmap
pad	./include/drm/i915_drm.h	/^	__u32 pad;$/;"	m	struct:drm_i915_gem_mmap_gtt
pad	./include/drm/i915_drm.h	/^	__u32 pad;$/;"	m	struct:drm_i915_gem_pin
pad	./include/drm/i915_drm.h	/^	__u32 pad;$/;"	m	struct:drm_i915_gem_pread
pad	./include/drm/i915_drm.h	/^	__u32 pad;$/;"	m	struct:drm_i915_gem_pwrite
pad	./include/drm/i915_drm.h	/^	__u32 pad;$/;"	m	struct:drm_i915_gem_unpin
pad	./include/drm/nouveau_drm.h	/^	uint32_t pad;$/;"	m	struct:drm_nouveau_gem_pushbuf_push
pad	./include/drm/radeon_drm.h	/^	uint32_t		pad;$/;"	m	struct:drm_radeon_info
pad	./include/drm/radeon_drm.h	/^	uint32_t	pad;$/;"	m	struct:drm_radeon_gem_mmap
pad	./include/drm/radeon_drm.h	/^	uint32_t	pad;$/;"	m	struct:drm_radeon_gem_wait_idle
pad	./include/drm/radeon_drm.h	/^	uint32_t pad;$/;"	m	struct:drm_radeon_gem_pread
pad	./include/drm/radeon_drm.h	/^	uint32_t pad;$/;"	m	struct:drm_radeon_gem_pwrite
pad	./omap/omap_drm.h	/^	uint32_t pad;$/;"	m	struct:drm_omap_gem_info
pad	./xf86mm.h	/^    unsigned pad[4]; \/* for future expansion *\/$/;"	m	struct:_drmFence
pad	./xf86mm.h	/^    unsigned pad[8];     \/* for future expansion *\/$/;"	m	struct:_drmBO
pad0	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, buf_idx, pad0, pad1;$/;"	m	struct:__anon31::__anon37
pad0	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, buf_idx, pad0, pad1;$/;"	m	struct:__anon39::__anon45
pad0	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, flags, pad0, pad1;$/;"	m	struct:__anon31::__anon38
pad0	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, flags, pad0, pad1;$/;"	m	struct:__anon39::__anon46
pad0	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, packet, pad0, pad1;$/;"	m	struct:__anon39::__anon43
pad0	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, packet_id, pad0, pad1;$/;"	m	struct:__anon31::__anon33
pad0	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, pad0, pad1, pad2;$/;"	m	struct:__anon31::__anon32
pad0	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, pad0, pad1, pad2;$/;"	m	struct:__anon39::__anon40
pad0	./include/drm/savage_drm.h	/^		unsigned char pad0;$/;"	m	struct:drm_savage_cmd_header::__anon25
pad0	./include/drm/savage_drm.h	/^		unsigned char pad0;$/;"	m	struct:drm_savage_cmd_header::__anon29
pad1	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, buf_idx, pad0, pad1;$/;"	m	struct:__anon31::__anon37
pad1	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, buf_idx, pad0, pad1;$/;"	m	struct:__anon39::__anon45
pad1	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, flags, pad0, pad1;$/;"	m	struct:__anon31::__anon38
pad1	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, flags, pad0, pad1;$/;"	m	struct:__anon39::__anon46
pad1	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, packet, pad0, pad1;$/;"	m	struct:__anon39::__anon43
pad1	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, packet_id, pad0, pad1;$/;"	m	struct:__anon31::__anon33
pad1	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, pad0, pad1, pad2;$/;"	m	struct:__anon31::__anon32
pad1	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, pad0, pad1, pad2;$/;"	m	struct:__anon39::__anon40
pad1	./include/drm/savage_drm.h	/^		unsigned short pad1;$/;"	m	struct:drm_savage_cmd_header::__anon25
pad1	./include/drm/savage_drm.h	/^		unsigned short pad1;$/;"	m	struct:drm_savage_cmd_header::__anon29
pad1	./tests/ttmtest/src/xf86dristr.h	/^    BOOL pad1;$/;"	m	struct:__anon79
pad1	./tests/ttmtest/src/xf86dristr.h	/^    BOOL pad1;$/;"	m	struct:__anon80
pad1	./tests/ttmtest/src/xf86dristr.h	/^    BOOL pad1;$/;"	m	struct:__anon81
pad1	./tests/ttmtest/src/xf86dristr.h	/^    BOOL pad1;$/;"	m	struct:__anon82
pad1	./tests/ttmtest/src/xf86dristr.h	/^    BOOL pad1;$/;"	m	struct:__anon83
pad1	./tests/ttmtest/src/xf86dristr.h	/^    BOOL pad1;$/;"	m	struct:__anon84
pad1	./tests/ttmtest/src/xf86dristr.h	/^    BOOL pad1;$/;"	m	struct:__anon85
pad1	./tests/ttmtest/src/xf86dristr.h	/^    BOOL pad1;$/;"	m	struct:__anon86
pad1	./tests/ttmtest/src/xf86dristr.h	/^    BOOL pad1;$/;"	m	struct:__anon87
pad1	./tests/ttmtest/src/xf86dristr.h	/^    BOOL pad1;$/;"	m	struct:__anon88
pad1	./tests/ttmtest/src/xf86dristr.h	/^    BOOL pad1;$/;"	m	struct:__anon89
pad2	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, pad0, pad1, pad2;$/;"	m	struct:__anon31::__anon32
pad2	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, pad0, pad1, pad2;$/;"	m	struct:__anon39::__anon40
pad2	./include/drm/savage_drm.h	/^		unsigned short pad2;$/;"	m	struct:drm_savage_cmd_header::__anon25
pad2	./tests/ttmtest/src/xf86dristr.h	/^    BOOL pad2;$/;"	m	struct:__anon80
pad3	./include/drm/savage_drm.h	/^		unsigned short pad3;$/;"	m	struct:drm_savage_cmd_header::__anon25
pad3	./include/drm/savage_drm.h	/^		unsigned short pad3;$/;"	m	struct:drm_savage_cmd_header::__anon26
pad3	./include/drm/savage_drm.h	/^		unsigned short pad3;$/;"	m	struct:drm_savage_cmd_header::__anon28
pad3	./tests/ttmtest/src/xf86dristr.h	/^    BOOL pad3;$/;"	m	struct:__anon80
pad4	./tests/ttmtest/src/xf86dristr.h	/^    BOOL pad4;$/;"	m	struct:__anon80
pad64	./include/drm/vmwgfx_drm.h	/^	int32_t pad64;$/;"	m	struct:drm_vmw_fence_wait_arg
pad64	./include/drm/vmwgfx_drm.h	/^	uint32_t pad64;$/;"	m	struct:drm_vmw_alloc_dmabuf_req
pad64	./include/drm/vmwgfx_drm.h	/^	uint32_t pad64;$/;"	m	struct:drm_vmw_context_arg
pad64	./include/drm/vmwgfx_drm.h	/^	uint32_t pad64;$/;"	m	struct:drm_vmw_control_stream_arg
pad64	./include/drm/vmwgfx_drm.h	/^	uint32_t pad64;$/;"	m	struct:drm_vmw_dmabuf_rep
pad64	./include/drm/vmwgfx_drm.h	/^	uint32_t pad64;$/;"	m	struct:drm_vmw_extension_rep
pad64	./include/drm/vmwgfx_drm.h	/^	uint32_t pad64;$/;"	m	struct:drm_vmw_fence_rep
pad64	./include/drm/vmwgfx_drm.h	/^	uint32_t pad64;$/;"	m	struct:drm_vmw_fifo_debug_arg
pad64	./include/drm/vmwgfx_drm.h	/^	uint32_t pad64;$/;"	m	struct:drm_vmw_getparam_arg
pad64	./include/drm/vmwgfx_drm.h	/^	uint32_t pad64;$/;"	m	struct:drm_vmw_size
pad64	./include/drm/vmwgfx_drm.h	/^	uint32_t pad64;$/;"	m	struct:drm_vmw_stream_arg
pad64	./include/drm/vmwgfx_drm.h	/^	uint32_t pad64;$/;"	m	struct:drm_vmw_surface_arg
pad64	./include/drm/vmwgfx_drm.h	/^	uint32_t pad64;$/;"	m	struct:drm_vmw_unref_dmabuf_arg
pad64	./include/drm/vmwgfx_drm.h	/^	uint32_t pad64;$/;"	m	struct:drm_vmw_update_layout_arg
padding	./include/drm/drm.h	/^	char padding[60];			\/**< Pad to cache line *\/$/;"	m	struct:drm_hw_lock
padding	./include/drm/drm.h	/^	unsigned char padding;$/;"	m	struct:drm_tex_region
padding	./xf86drm.h	/^    char                      padding[60];$/;"	m	struct:_drmLock
padding	./xf86drm.h	/^    unsigned char padding;	\/**< Explicitly pad this out *\/$/;"	m	struct:_drmTextureRegion
pageAlignment	./xf86mm.h	/^    unsigned pageAlignment;$/;"	m	struct:_drmBO
page_flip_handler	./tests/modetest/modetest.c	/^page_flip_handler(int fd, unsigned int frame,$/;"	f
page_flip_handler	./xf86drm.h	/^	void (*page_flip_handler)(int fd,$/;"	m	struct:_drmEventContext
page_flipping_supported	./tests/modetest/modetest.c	/^static int page_flipping_supported(int fd)$/;"	f	file:
param	./include/drm/i830_drm.h	/^	int param;$/;"	m	struct:drm_i830_getparam
param	./include/drm/i830_drm.h	/^	int param;$/;"	m	struct:drm_i830_setparam
param	./include/drm/i915_drm.h	/^	int param;$/;"	m	struct:drm_i915_getparam
param	./include/drm/i915_drm.h	/^	int param;$/;"	m	struct:drm_i915_setparam
param	./include/drm/mach64_drm.h	/^	} param;$/;"	m	struct:drm_mach64_getparam	typeref:enum:drm_mach64_getparam::__anon61
param	./include/drm/mga_drm.h	/^	int param;$/;"	m	struct:drm_mga_getparam
param	./include/drm/nouveau_drm.h	/^	uint64_t param;$/;"	m	struct:drm_nouveau_getparam
param	./include/drm/nouveau_drm.h	/^	uint64_t param;$/;"	m	struct:drm_nouveau_setparam
param	./include/drm/r128_drm.h	/^	int param;$/;"	m	struct:drm_r128_getparam
param	./include/drm/radeon_drm.h	/^	int param;$/;"	m	struct:drm_radeon_getparam
param	./include/drm/radeon_drm.h	/^	unsigned int param;$/;"	m	struct:drm_radeon_setparam
param	./include/drm/vmwgfx_drm.h	/^	uint32_t param;$/;"	m	struct:drm_vmw_getparam_arg
param	./omap/omap_drm.h	/^	uint64_t param;			\/* in *\/$/;"	m	struct:drm_omap_param
partials	./xf86drmHash.c	/^    unsigned long    partials;	\/* Not at top of linked list *\/$/;"	m	struct:HashTable	file:
pb	./nouveau/nouveau_private.h	/^	struct nouveau_pushbuf_priv pb;$/;"	m	struct:nouveau_channel_priv	typeref:struct:nouveau_channel_priv::nouveau_pushbuf_priv
pci_device	./intel/intel_bufmgr_gem.c	/^	int pci_device;$/;"	m	struct:_drm_intel_bufmgr_gem	file:
pending	./nouveau/nouveau_private.h	/^	struct drm_nouveau_gem_pushbuf_bo *pending;$/;"	m	struct:nouveau_bo_priv	typeref:struct:nouveau_bo_priv::drm_nouveau_gem_pushbuf_bo
pending_channel	./nouveau/nouveau_private.h	/^	struct nouveau_channel *pending_channel;$/;"	m	struct:nouveau_bo_priv	typeref:struct:nouveau_bo_priv::nouveau_channel
pending_refcnt	./nouveau/nouveau_private.h	/^	int pending_refcnt;$/;"	m	struct:nouveau_bo_priv
per_thread_scratch	./intel/intel_debug.h	/^	uint32_t per_thread_scratch;$/;"	m	struct:intel_debug_handshake
perf_boxes	./include/drm/i830_drm.h	/^	int perf_boxes;		\/* performance boxes to be displayed *\/$/;"	m	struct:_drm_i830_sarea
perf_boxes	./include/drm/i915_drm.h	/^	int perf_boxes;		\/* performance boxes to be displayed *\/$/;"	m	struct:_drm_i915_sarea
performed_rendering	./intel/intel_bufmgr_fake.c	/^	int performed_rendering;$/;"	m	struct:_bufmgr_fake	file:
pfAllowPageFlip	./include/drm/r128_drm.h	/^	int pfAllowPageFlip;	\/* number of 3d windows (0,1,2 or more) *\/$/;"	m	struct:drm_r128_sarea
pfCurrentOffset	./include/drm/via_drm.h	/^	unsigned int pfCurrentOffset;$/;"	m	struct:_drm_via_sarea
pfCurrentPage	./include/drm/r128_drm.h	/^	int pfCurrentPage;	\/* which buffer is being displayed? *\/$/;"	m	struct:drm_r128_sarea
pfCurrentPage	./include/drm/radeon_drm.h	/^	int pfCurrentPage;	\/* which buffer is being displayed? *\/$/;"	m	struct:__anon55
pfState	./include/drm/radeon_drm.h	/^	int pfState;		\/* number of 3d windows (0,1,2ormore) *\/$/;"	m	struct:__anon55
pf_active	./include/drm/i810_drm.h	/^	int pf_active;$/;"	m	struct:_drm_i810_sarea
pf_active	./include/drm/i830_drm.h	/^	int pf_active;$/;"	m	struct:_drm_i830_sarea
pf_active	./include/drm/i915_drm.h	/^	int pf_active;$/;"	m	struct:_drm_i915_sarea
pf_current_page	./include/drm/i810_drm.h	/^	int pf_current_page;	\/* which buffer is being displayed? *\/$/;"	m	struct:_drm_i810_sarea
pf_current_page	./include/drm/i830_drm.h	/^	int pf_current_page;	\/* which buffer is being displayed? *\/$/;"	m	struct:_drm_i830_sarea
pf_current_page	./include/drm/i915_drm.h	/^	int pf_current_page;	\/* which buffer is being displayed? *\/$/;"	m	struct:_drm_i915_sarea
pf_enabled	./include/drm/i810_drm.h	/^	int pf_enabled;		\/* is pageflipping allowed? *\/$/;"	m	struct:_drm_i810_sarea
pf_enabled	./include/drm/i830_drm.h	/^	int pf_enabled;		\/* is pageflipping allowed? *\/$/;"	m	struct:_drm_i830_sarea
pf_enabled	./include/drm/i915_drm.h	/^	int pf_enabled;		\/* is pageflipping allowed? *\/$/;"	m	struct:_drm_i915_sarea
phys_addr	./include/drm/mga_drm.h	/^	unsigned long phys_addr;$/;"	m	struct:_drm_mga_warp_index
physical	./include/drm/drm.h	/^	unsigned long physical;	\/**< Physical used by i810 *\/$/;"	m	struct:drm_agp_buffer
physical	./include/drm/i810_drm.h	/^	unsigned int physical;$/;"	m	struct:_drm_i810_overlay_t
pid	./include/drm/drm.h	/^	unsigned long pid;	\/**< Process ID *\/$/;"	m	struct:drm_client
pipe	./include/drm/i915_drm.h	/^	__u32 pipe;$/;"	m	struct:drm_i915_get_pipe_from_crtc_id
pipe	./include/drm/i915_drm.h	/^	int pipe;$/;"	m	struct:drm_i915_vblank_pipe
pipe	./tests/modetest/modetest.c	/^	int pipe;$/;"	m	struct:connector	file:
pipeA_h	./include/drm/i915_drm.h	/^	int pipeA_h;$/;"	m	struct:_drm_i915_sarea
pipeA_w	./include/drm/i915_drm.h	/^	int pipeA_w;$/;"	m	struct:_drm_i915_sarea
pipeA_x	./include/drm/i915_drm.h	/^	int pipeA_x;$/;"	m	struct:_drm_i915_sarea
pipeA_y	./include/drm/i915_drm.h	/^	int pipeA_y;$/;"	m	struct:_drm_i915_sarea
pipeB_h	./include/drm/i915_drm.h	/^	int pipeB_h;$/;"	m	struct:_drm_i915_sarea
pipeB_w	./include/drm/i915_drm.h	/^	int pipeB_w;$/;"	m	struct:_drm_i915_sarea
pipeB_x	./include/drm/i915_drm.h	/^	int pipeB_x;$/;"	m	struct:_drm_i915_sarea
pipeB_y	./include/drm/i915_drm.h	/^	int pipeB_y;$/;"	m	struct:_drm_i915_sarea
pitch	./include/drm/drm_mode.h	/^	__u32 pitch;$/;"	m	struct:drm_mode_fb_cmd
pitch	./include/drm/drm_mode.h	/^        __u32 pitch;$/;"	m	struct:drm_mode_create_dumb
pitch	./include/drm/i810_drm.h	/^	unsigned int pitch;$/;"	m	struct:_drm_i810_init
pitch	./include/drm/i810_drm.h	/^	unsigned int pitch;$/;"	m	struct:_drm_i810_pre12_init
pitch	./include/drm/i830_drm.h	/^	unsigned int pitch;$/;"	m	struct:_drm_i830_init
pitch	./include/drm/i915_drm.h	/^	int pitch;$/;"	m	struct:_drm_i915_sarea
pitch	./include/drm/i915_drm.h	/^	unsigned int pitch;$/;"	m	struct:_drm_i915_init
pitch	./include/drm/mach64_drm.h	/^	int pitch;$/;"	m	struct:drm_mach64_blit
pitch	./include/drm/mga_drm.h	/^	unsigned int pitch;$/;"	m	struct:__anon15
pitch	./include/drm/r128_drm.h	/^	int pitch;$/;"	m	struct:drm_r128_blit
pitch	./include/drm/radeon_drm.h	/^	int pitch;$/;"	m	struct:drm_radeon_texture
pitch	./include/drm/radeon_drm.h	/^	uint32_t	pitch;$/;"	m	struct:drm_radeon_gem_get_tiling
pitch	./include/drm/radeon_drm.h	/^	uint32_t	pitch;$/;"	m	struct:drm_radeon_gem_set_tiling
pitch	./include/drm/vmwgfx_drm.h	/^	uint32_t pitch[3];$/;"	m	struct:drm_vmw_control_stream_arg
pitch	./libkms/internal.h	/^	size_t pitch;$/;"	m	struct:kms_bo
pitch	./xf86drmMode.h	/^	uint32_t pitch;$/;"	m	struct:_drmModeFB
pitch_bits	./include/drm/i810_drm.h	/^	unsigned int pitch_bits;$/;"	m	struct:_drm_i810_init
pitch_bits	./include/drm/i810_drm.h	/^	unsigned int pitch_bits;$/;"	m	struct:_drm_i810_pre12_init
pitch_bits	./include/drm/i830_drm.h	/^	unsigned int pitch_bits;$/;"	m	struct:_drm_i830_init
pitch_bits	./include/drm/i915_drm.h	/^	unsigned int pitch_bits;$/;"	m	struct:_drm_i915_init
pitch_bytes	./radeon/radeon_surface.h	/^    uint32_t                    pitch_bytes;$/;"	m	struct:radeon_surface_level
pitches	./include/drm/drm_mode.h	/^	__u32 pitches[4]; \/* pitch for each plane *\/$/;"	m	struct:drm_mode_fb_cmd2
pixel_format	./include/drm/drm_mode.h	/^	__u32 pixel_format; \/* fourcc code from drm_fourcc.h *\/$/;"	m	struct:drm_mode_fb_cmd2
pl	./include/drm/vmwgfx_drm.h	/^	uint32_t pl;$/;"	m	struct:drm_vmw_extension_rep
plane	./tests/modetest/modetest.c	/^struct plane {$/;"	s	file:
planeA_h	./include/drm/i915_drm.h	135;"	d
planeA_w	./include/drm/i915_drm.h	134;"	d
planeA_x	./include/drm/i915_drm.h	132;"	d
planeA_y	./include/drm/i915_drm.h	133;"	d
planeB_h	./include/drm/i915_drm.h	139;"	d
planeB_w	./include/drm/i915_drm.h	138;"	d
planeB_x	./include/drm/i915_drm.h	136;"	d
planeB_y	./include/drm/i915_drm.h	137;"	d
plane_3d_mask_c	./include/drm/r128_drm.h	/^	unsigned int plane_3d_mask_c;$/;"	m	struct:__anon19
plane_id	./include/drm/drm_mode.h	/^	__u32 plane_id;$/;"	m	struct:drm_mode_get_plane
plane_id	./include/drm/drm_mode.h	/^	__u32 plane_id;$/;"	m	struct:drm_mode_set_plane
plane_id	./include/drm/i915_drm.h	/^	__u32 plane_id;$/;"	m	struct:drm_intel_sprite_colorkey
plane_id	./xf86drmMode.h	/^	uint32_t plane_id;$/;"	m	struct:_drmModePlane
plane_id_ptr	./include/drm/drm_mode.h	/^	__u64 plane_id_ptr;$/;"	m	struct:drm_mode_get_plane_res
planemask	./include/drm/mga_drm.h	/^	unsigned int planemask;$/;"	m	struct:_drm_mga_blit
planes	./xf86drmMode.h	/^	uint32_t *planes;$/;"	m	struct:_drmModePlaneRes
plnwt	./include/drm/mga_drm.h	/^	unsigned int plnwt;$/;"	m	struct:__anon14
plugin_name	./omap/omap_drm.h	/^	char plugin_name[64];		\/* in *\/$/;"	m	struct:drm_omap_get_base
pm4_vc_fpu_setup	./include/drm/r128_drm.h	/^	unsigned int pm4_vc_fpu_setup;$/;"	m	struct:__anon19
possible_clones	./include/drm/drm_mode.h	/^	__u32 possible_clones;$/;"	m	struct:drm_mode_get_encoder
possible_clones	./xf86drmMode.h	/^	uint32_t possible_clones;$/;"	m	struct:_drmModeEncoder
possible_crtcs	./include/drm/drm_mode.h	/^	__u32 possible_crtcs;$/;"	m	struct:drm_mode_get_encoder
possible_crtcs	./include/drm/drm_mode.h	/^	__u32 possible_crtcs;$/;"	m	struct:drm_mode_get_plane
possible_crtcs	./xf86drmMode.h	/^	uint32_t possible_crtcs;$/;"	m	struct:_drmModeEncoder
possible_crtcs	./xf86drmMode.h	/^	uint32_t possible_crtcs;$/;"	m	struct:_drmModePlane
pp_border_color	./include/drm/radeon_drm.h	/^	unsigned int pp_border_color;$/;"	m	struct:__anon52
pp_cntl	./include/drm/radeon_drm.h	/^	unsigned int pp_cntl;	\/* 0x1c38 *\/$/;"	m	struct:__anon50
pp_fog_color	./include/drm/radeon_drm.h	/^	unsigned int pp_fog_color;$/;"	m	struct:__anon50
pp_lum_matrix	./include/drm/radeon_drm.h	/^	unsigned int pp_lum_matrix;	\/* 0x1d00 *\/$/;"	m	struct:__anon50
pp_misc	./include/drm/radeon_drm.h	/^	unsigned int pp_misc;	\/* 0x1c14 *\/$/;"	m	struct:__anon50
pp_rot_matrix_0	./include/drm/radeon_drm.h	/^	unsigned int pp_rot_matrix_0;	\/* 0x1d58 *\/$/;"	m	struct:__anon50
pp_rot_matrix_1	./include/drm/radeon_drm.h	/^	unsigned int pp_rot_matrix_1;$/;"	m	struct:__anon50
pp_tfactor	./include/drm/radeon_drm.h	/^	unsigned int pp_tfactor;$/;"	m	struct:__anon52
pp_txablend	./include/drm/radeon_drm.h	/^	unsigned int pp_txablend;$/;"	m	struct:__anon52
pp_txcblend	./include/drm/radeon_drm.h	/^	unsigned int pp_txcblend;$/;"	m	struct:__anon52
pp_txfilter	./include/drm/radeon_drm.h	/^	unsigned int pp_txfilter;$/;"	m	struct:__anon52
pp_txformat	./include/drm/radeon_drm.h	/^	unsigned int pp_txformat;$/;"	m	struct:__anon52
pp_txoffset	./include/drm/radeon_drm.h	/^	unsigned int pp_txoffset;$/;"	m	struct:__anon52
presumed	./include/drm/nouveau_drm.h	/^	struct drm_nouveau_gem_pushbuf_bo_presumed presumed;$/;"	m	struct:drm_nouveau_gem_pushbuf_bo	typeref:struct:drm_nouveau_gem_pushbuf_bo::drm_nouveau_gem_pushbuf_bo_presumed
presumed_offset	./include/drm/i915_drm.h	/^	__u64 presumed_offset;$/;"	m	struct:drm_i915_gem_relocation_entry
prev	./include/drm/drm.h	/^	unsigned char prev;$/;"	m	struct:drm_tex_region
prev	./include/drm/i810_drm.h	/^	unsigned char next, prev;	\/* indices to form a circular LRU  *\/$/;"	m	struct:_drm_i810_tex_region
prev	./include/drm/i830_drm.h	/^	unsigned char next, prev;	\/* indices to form a circular LRU  *\/$/;"	m	struct:_drm_i830_tex_region
prev	./include/drm/via_drm.h	/^	unsigned char next, prev;	\/* indices to form a circular LRU  *\/$/;"	m	struct:_drm_via_tex_region
prev	./intel/intel_bufmgr_fake.c	/^	struct block *next, *prev;$/;"	m	struct:block	typeref:struct:block::	file:
prev	./intel/mm.h	/^	struct mem_block *next, *prev;$/;"	m	struct:mem_block	typeref:struct:mem_block::
prev	./libdrm_lists.h	/^    struct _drmMMListHead *prev;$/;"	m	struct:_drmMMListHead	typeref:struct:_drmMMListHead::_drmMMListHead
prev	./nouveau/nouveau_resource.h	/^	struct nouveau_resource *prev;$/;"	m	struct:nouveau_resource	typeref:struct:nouveau_resource::nouveau_resource
prev	./tests/radeon/list.h	/^    struct list_head *prev;$/;"	m	struct:list_head	typeref:struct:list_head::list_head
prev	./xf86drm.h	/^    unsigned char prev;$/;"	m	struct:_drmTextureRegion
prev	./xf86mm.h	/^    struct _drmMMListHead *prev;$/;"	m	struct:_drmMMListHead	typeref:struct:_drmMMListHead::_drmMMListHead
prev_free	./intel/mm.h	/^	struct mem_block *next_free, *prev_free;$/;"	m	struct:mem_block	typeref:struct:mem_block::
prim	./include/drm/mach64_drm.h	/^	int prim;$/;"	m	struct:drm_mach64_vertex
prim	./include/drm/r128_drm.h	/^	int prim;$/;"	m	struct:drm_r128_indices
prim	./include/drm/r128_drm.h	/^	int prim;$/;"	m	struct:drm_r128_vertex
prim	./include/drm/radeon_drm.h	/^	drm_radeon_prim_t *prim;$/;"	m	struct:drm_radeon_vertex2
prim	./include/drm/radeon_drm.h	/^	int prim;$/;"	m	struct:drm_radeon_indices
prim	./include/drm/radeon_drm.h	/^	int prim;$/;"	m	struct:drm_radeon_vertex
prim	./include/drm/radeon_drm.h	/^	unsigned int prim:8;$/;"	m	struct:__anon53
prim	./include/drm/savage_drm.h	/^		unsigned char prim;	\/* primitive type *\/$/;"	m	struct:drm_savage_cmd_header::__anon27
prim	./include/drm/savage_drm.h	/^		unsigned char prim;$/;"	m	struct:drm_savage_cmd_header::__anon28
prim	./include/drm/savage_drm.h	/^	} prim;			\/* SAVAGE_CMD_DMA_PRIM, SAVAGE_CMD_VB_PRIM *\/$/;"	m	union:drm_savage_cmd_header	typeref:struct:drm_savage_cmd_header::__anon27
primary_offset	./include/drm/mga_drm.h	/^	unsigned long primary_offset;$/;"	m	struct:drm_mga_init
primary_size	./include/drm/mga_drm.h	/^	__u32 primary_size;$/;"	m	struct:drm_mga_dma_bootstrap
print	./xf86drmSL.c	/^static void print(SkipListPtr list)$/;"	f	file:
printConnector	./tests/modeprint/modeprint.c	/^int printConnector(int fd, drmModeResPtr res, drmModeConnectorPtr connector, uint32_t id)$/;"	f
printCrtc	./tests/modeprint/modeprint.c	/^int printCrtc(int fd, drmModeResPtr res, drmModeCrtcPtr crtc, uint32_t id)$/;"	f
printEncoder	./tests/modeprint/modeprint.c	/^int printEncoder(int fd, drmModeResPtr res, drmModeEncoderPtr encoder, uint32_t id)$/;"	f
printFrameBuffer	./tests/modeprint/modeprint.c	/^int printFrameBuffer(int fd, drmModeResPtr res, drmModeFBPtr fb)$/;"	f
printMode	./tests/modeprint/modeprint.c	/^int printMode(struct drm_mode_modeinfo *mode)$/;"	f
printProperty	./tests/modeprint/modeprint.c	/^int printProperty(int fd, drmModeResPtr res, drmModePropertyPtr props, uint64_t value)$/;"	f
printRes	./tests/modeprint/modeprint.c	/^int printRes(int fd, drmModeResPtr res)$/;"	f
print_neighbors	./xf86drmSL.c	/^static void print_neighbors(void *list, unsigned long key)$/;"	f	file:
printhuman	./tests/dristat.c	/^static void printhuman(unsigned long value, const char *name, int mult)$/;"	f	file:
priv	./nouveau/nouveau_resource.h	/^	void *priv;$/;"	m	struct:nouveau_resource
priv_ptr	./radeon/radeon_bo_gem.c	/^    void *priv_ptr;$/;"	m	struct:radeon_bo_gem	file:
process_sigio	./tests/drmstat.c	/^void process_sigio(char *device)$/;"	f
prop_id	./include/drm/drm_mode.h	/^	__u32 prop_id;$/;"	m	struct:drm_mode_connector_set_property
prop_id	./include/drm/drm_mode.h	/^	__u32 prop_id;$/;"	m	struct:drm_mode_get_property
prop_id	./xf86drmMode.h	/^	uint32_t prop_id;$/;"	m	struct:_drmModeProperty
prop_values	./xf86drmMode.h	/^	uint64_t *prop_values; \/**< List of property values *\/$/;"	m	struct:_drmModeConnector
prop_values_ptr	./include/drm/drm_mode.h	/^	__u64 prop_values_ptr;$/;"	m	struct:drm_mode_get_connector
proposedFlags	./xf86mm.h	/^    uint64_t proposedFlags;$/;"	m	struct:_drmBO
props	./xf86drmMode.h	/^	uint32_t *props; \/**< List of property ids *\/$/;"	m	struct:_drmModeConnector
props_ptr	./include/drm/drm_mode.h	/^	__u64 props_ptr;$/;"	m	struct:drm_mode_get_connector
ptr	./libkms/internal.h	/^	void *ptr;$/;"	m	struct:kms_bo
ptr	./radeon/radeon_bo.h	/^    void                        *ptr;$/;"	m	struct:radeon_bo
ptr	./radeon/radeon_bo_int.h	/^    void                        *ptr;$/;"	m	struct:radeon_bo_int
push	./include/drm/nouveau_drm.h	/^	uint64_t push;$/;"	m	struct:drm_nouveau_gem_pushbuf
push	./nouveau/nouveau_private.h	/^	struct drm_nouveau_gem_pushbuf_push push[NOUVEAU_GEM_MAX_PUSH];$/;"	m	struct:nouveau_pushbuf_priv	typeref:struct:nouveau_pushbuf_priv::drm_nouveau_gem_pushbuf_push
pushbuf	./nouveau/nouveau_private.h	/^	unsigned *pushbuf;$/;"	m	struct:nouveau_pushbuf_priv
pushbuf_domains	./include/drm/nouveau_drm.h	/^	uint32_t     pushbuf_domains;$/;"	m	struct:drm_nouveau_channel_alloc
q	./xf86drmRandom.c	/^    unsigned long q;		\/* m div a *\/$/;"	m	struct:RandomState	file:
r	./xf86drmRandom.c	/^    unsigned long r;		\/* m mod a *\/$/;"	m	struct:RandomState	file:
r500fp	./include/drm/radeon_drm.h	/^	} r500fp;$/;"	m	union:__anon39	typeref:struct:__anon39::__anon48
r6_init_hw_info	./radeon/radeon_surface.c	/^static int r6_init_hw_info(struct radeon_surface_manager *surf_man)$/;"	f	file:
r6_surface_best	./radeon/radeon_surface.c	/^static int r6_surface_best(struct radeon_surface_manager *surf_man,$/;"	f	file:
r6_surface_init	./radeon/radeon_surface.c	/^static int r6_surface_init(struct radeon_surface_manager *surf_man,$/;"	f	file:
r6_surface_init_1d	./radeon/radeon_surface.c	/^static int r6_surface_init_1d(struct radeon_surface_manager *surf_man,$/;"	f	file:
r6_surface_init_2d	./radeon/radeon_surface.c	/^static int r6_surface_init_2d(struct radeon_surface_manager *surf_man,$/;"	f	file:
r6_surface_init_linear	./radeon/radeon_surface.c	/^static int r6_surface_init_linear(struct radeon_surface_manager *surf_man,$/;"	f	file:
r6_surface_init_linear_aligned	./radeon/radeon_surface.c	/^static int r6_surface_init_linear_aligned(struct radeon_surface_manager *surf_man,$/;"	f	file:
rad_sizes	./radeon/radeon_cs_space.c	/^struct rad_sizes {$/;"	s	file:
radeon_bo	./libkms/radeon.c	/^struct radeon_bo$/;"	s	file:
radeon_bo	./radeon/radeon_bo.h	/^struct radeon_bo {$/;"	s
radeon_bo_create	./libkms/radeon.c	/^radeon_bo_create(struct kms_driver *kms,$/;"	f	file:
radeon_bo_debug	./radeon/radeon_bo.c	/^void radeon_bo_debug(struct radeon_bo *bo, const char *op)$/;"	f
radeon_bo_destroy	./libkms/radeon.c	/^radeon_bo_destroy(struct kms_bo *_bo)$/;"	f	file:
radeon_bo_funcs	./radeon/radeon_bo_int.h	/^struct radeon_bo_funcs {$/;"	s
radeon_bo_gem	./radeon/radeon_bo_gem.c	/^struct radeon_bo_gem {$/;"	s	file:
radeon_bo_get_handle	./radeon/radeon_bo.c	/^uint32_t radeon_bo_get_handle(struct radeon_bo *bo)$/;"	f
radeon_bo_get_prop	./libkms/radeon.c	/^radeon_bo_get_prop(struct kms_bo *bo, unsigned key, unsigned *out)$/;"	f	file:
radeon_bo_get_src_domain	./radeon/radeon_bo.c	/^uint32_t radeon_bo_get_src_domain(struct radeon_bo *bo)$/;"	f
radeon_bo_get_tiling	./radeon/radeon_bo.c	/^int radeon_bo_get_tiling(struct radeon_bo *bo,$/;"	f
radeon_bo_int	./radeon/radeon_bo_int.h	/^struct radeon_bo_int {$/;"	s
radeon_bo_is_busy	./radeon/radeon_bo.c	/^int radeon_bo_is_busy(struct radeon_bo *bo, uint32_t *domain)$/;"	f
radeon_bo_is_referenced_by_cs	./radeon/radeon_bo.c	/^int radeon_bo_is_referenced_by_cs(struct radeon_bo *bo, struct radeon_cs *cs)$/;"	f
radeon_bo_is_static	./radeon/radeon_bo.c	/^int radeon_bo_is_static(struct radeon_bo *bo)$/;"	f
radeon_bo_manager	./radeon/radeon_bo_int.h	/^struct radeon_bo_manager {$/;"	s
radeon_bo_manager_gem_ctor	./radeon/radeon_bo_gem.c	/^struct radeon_bo_manager *radeon_bo_manager_gem_ctor(int fd)$/;"	f
radeon_bo_manager_gem_dtor	./radeon/radeon_bo_gem.c	/^void radeon_bo_manager_gem_dtor(struct radeon_bo_manager *bom)$/;"	f
radeon_bo_map	./libkms/radeon.c	/^radeon_bo_map(struct kms_bo *_bo, void **out)$/;"	f	file:
radeon_bo_map	./radeon/radeon_bo.c	/^int radeon_bo_map(struct radeon_bo *bo, int write)$/;"	f
radeon_bo_open	./radeon/radeon_bo.c	/^struct radeon_bo *radeon_bo_open(struct radeon_bo_manager *bom,$/;"	f
radeon_bo_ref	./radeon/radeon_bo.c	/^void radeon_bo_ref(struct radeon_bo *bo)$/;"	f
radeon_bo_set_tiling	./radeon/radeon_bo.c	/^int radeon_bo_set_tiling(struct radeon_bo *bo,$/;"	f
radeon_bo_unmap	./libkms/radeon.c	/^radeon_bo_unmap(struct kms_bo *_bo)$/;"	f	file:
radeon_bo_unmap	./radeon/radeon_bo.c	/^int radeon_bo_unmap(struct radeon_bo *bo)$/;"	f
radeon_bo_unref	./radeon/radeon_bo.c	/^struct radeon_bo *radeon_bo_unref(struct radeon_bo *bo)$/;"	f
radeon_bo_wait	./radeon/radeon_bo.c	/^int radeon_bo_wait(struct radeon_bo *bo)$/;"	f
radeon_color_regs_t	./include/drm/radeon_drm.h	/^} radeon_color_regs_t;$/;"	t	typeref:struct:__anon49
radeon_create	./libkms/radeon.c	/^radeon_create(int fd, struct kms_driver **out)$/;"	f
radeon_cs	./radeon/radeon_cs.h	/^struct radeon_cs {$/;"	s
radeon_cs_begin	./radeon/radeon_cs.c	/^int radeon_cs_begin(struct radeon_cs *cs,$/;"	f
radeon_cs_check_space_internal	./radeon/radeon_cs_space.c	/^static int radeon_cs_check_space_internal(struct radeon_cs_int *cs,$/;"	f	file:
radeon_cs_create	./radeon/radeon_cs.c	/^struct radeon_cs *radeon_cs_create(struct radeon_cs_manager *csm, uint32_t ndw)$/;"	f
radeon_cs_destroy	./radeon/radeon_cs.c	/^int radeon_cs_destroy(struct radeon_cs *cs)$/;"	f
radeon_cs_do_space_check	./radeon/radeon_cs_space.c	/^static int radeon_cs_do_space_check(struct radeon_cs_int *cs, struct radeon_cs_space_check *new_tmp)$/;"	f	file:
radeon_cs_emit	./radeon/radeon_cs.c	/^int radeon_cs_emit(struct radeon_cs *cs)$/;"	f
radeon_cs_end	./radeon/radeon_cs.c	/^int radeon_cs_end(struct radeon_cs *cs,$/;"	f
radeon_cs_erase	./radeon/radeon_cs.c	/^int radeon_cs_erase(struct radeon_cs *cs)$/;"	f
radeon_cs_funcs	./radeon/radeon_cs_int.h	/^struct radeon_cs_funcs {$/;"	s
radeon_cs_gem_funcs	./radeon/radeon_cs_gem.c	/^static struct radeon_cs_funcs radeon_cs_gem_funcs = {$/;"	v	typeref:struct:radeon_cs_funcs	file:
radeon_cs_get_id	./radeon/radeon_cs.c	/^uint32_t radeon_cs_get_id(struct radeon_cs *cs)$/;"	f
radeon_cs_int	./radeon/radeon_cs_int.h	/^struct radeon_cs_int {$/;"	s
radeon_cs_manager	./radeon/radeon_cs_int.h	/^struct radeon_cs_manager {$/;"	s
radeon_cs_manager_gem	./radeon/radeon_cs_gem.c	/^struct radeon_cs_manager_gem {$/;"	s	file:
radeon_cs_manager_gem_ctor	./radeon/radeon_cs_gem.c	/^struct radeon_cs_manager *radeon_cs_manager_gem_ctor(int fd)$/;"	f
radeon_cs_manager_gem_dtor	./radeon/radeon_cs_gem.c	/^void radeon_cs_manager_gem_dtor(struct radeon_cs_manager *csm)$/;"	f
radeon_cs_need_flush	./radeon/radeon_cs.c	/^int radeon_cs_need_flush(struct radeon_cs *cs)$/;"	f
radeon_cs_print	./radeon/radeon_cs.c	/^void radeon_cs_print(struct radeon_cs *cs, FILE *file)$/;"	f
radeon_cs_reloc	./radeon/radeon_cs.h	/^struct radeon_cs_reloc {$/;"	s
radeon_cs_set_limit	./radeon/radeon_cs.c	/^void radeon_cs_set_limit(struct radeon_cs *cs, uint32_t domain, uint32_t limit)$/;"	f
radeon_cs_setup_bo	./radeon/radeon_cs_space.c	/^static inline int radeon_cs_setup_bo(struct radeon_cs_space_check *sc, struct rad_sizes *sizes)$/;"	f	file:
radeon_cs_space_add_persistent_bo	./radeon/radeon_cs_space.c	/^void radeon_cs_space_add_persistent_bo(struct radeon_cs *cs, struct radeon_bo *bo, uint32_t read_domains, uint32_t write_domain)$/;"	f
radeon_cs_space_check	./radeon/radeon_cs_int.h	/^struct radeon_cs_space_check {$/;"	s
radeon_cs_space_check	./radeon/radeon_cs_space.c	/^int radeon_cs_space_check(struct radeon_cs *cs)$/;"	f
radeon_cs_space_check_with_bo	./radeon/radeon_cs_space.c	/^int radeon_cs_space_check_with_bo(struct radeon_cs *cs,$/;"	f
radeon_cs_space_reset_bos	./radeon/radeon_cs_space.c	/^void radeon_cs_space_reset_bos(struct radeon_cs *cs)$/;"	f
radeon_cs_space_set_flush	./radeon/radeon_cs.c	/^void radeon_cs_space_set_flush(struct radeon_cs *cs, void (*fn)(void *), void *data)$/;"	f
radeon_cs_write_dword	./radeon/radeon_cs.h	/^static inline void radeon_cs_write_dword(struct radeon_cs *cs, uint32_t dword)$/;"	f
radeon_cs_write_qword	./radeon/radeon_cs.h	/^static inline void radeon_cs_write_qword(struct radeon_cs *cs, uint64_t qword)$/;"	f
radeon_cs_write_reloc	./radeon/radeon_cs.c	/^int radeon_cs_write_reloc(struct radeon_cs *cs,$/;"	f
radeon_cs_write_table	./radeon/radeon_cs.h	/^static inline void radeon_cs_write_table(struct radeon_cs *cs,$/;"	f
radeon_destroy	./libkms/radeon.c	/^radeon_destroy(struct kms_driver *kms)$/;"	f	file:
radeon_family	./radeon/radeon_surface.c	/^enum radeon_family {$/;"	g	file:
radeon_gem_get_kernel_name	./radeon/radeon_bo_gem.c	/^int radeon_gem_get_kernel_name(struct radeon_bo *bo, uint32_t *name)$/;"	f
radeon_gem_get_reloc_in_cs	./radeon/radeon_bo_gem.c	/^void *radeon_gem_get_reloc_in_cs(struct radeon_bo *bo)$/;"	f
radeon_gem_name_bo	./radeon/radeon_bo_gem.c	/^uint32_t radeon_gem_name_bo(struct radeon_bo *bo)$/;"	f
radeon_gem_set_domain	./radeon/radeon_bo_gem.c	/^int radeon_gem_set_domain(struct radeon_bo *bo, uint32_t read_domains, uint32_t write_domain)$/;"	f
radeon_get_device_id	./radeon/radeon_cs_gem.c	/^static int radeon_get_device_id(int fd, uint32_t *device_id)$/;"	f	file:
radeon_get_family	./radeon/radeon_surface.c	/^static int radeon_get_family(struct radeon_surface_manager *surf_man)$/;"	f	file:
radeon_get_prop	./libkms/radeon.c	/^radeon_get_prop(struct kms_driver *kms, unsigned key, unsigned *out)$/;"	f	file:
radeon_get_value	./radeon/radeon_surface.c	/^static int radeon_get_value(int fd, unsigned req, uint32_t *value)$/;"	f	file:
radeon_hw_info	./radeon/radeon_surface.c	/^struct radeon_hw_info {$/;"	s	file:
radeon_open_fd	./tests/radeon/radeon_ttm.c	/^int radeon_open_fd(void)$/;"	f
radeon_surface	./radeon/radeon_surface.h	/^struct radeon_surface {$/;"	s
radeon_surface_best	./radeon/radeon_surface.c	/^int radeon_surface_best(struct radeon_surface_manager *surf_man,$/;"	f
radeon_surface_init	./radeon/radeon_surface.c	/^int radeon_surface_init(struct radeon_surface_manager *surf_man,$/;"	f
radeon_surface_level	./radeon/radeon_surface.h	/^struct radeon_surface_level {$/;"	s
radeon_surface_manager	./radeon/radeon_surface.c	/^struct radeon_surface_manager {$/;"	s	file:
radeon_surface_manager_free	./radeon/radeon_surface.c	/^void radeon_surface_manager_free(struct radeon_surface_manager *surf_man)$/;"	f
radeon_surface_manager_new	./radeon/radeon_surface.c	/^struct radeon_surface_manager *radeon_surface_manager_new(int fd)$/;"	f
radeon_surface_sanity	./radeon/radeon_surface.c	/^static int radeon_surface_sanity(struct radeon_surface_manager *surf_man,$/;"	f	file:
rate_format	./xf86drm.h	/^	const char    *rate_format;  \/**< Suggested format for rate_name *\/$/;"	m	struct:_drmStats::__anon1
rate_name	./xf86drm.h	/^	const char    *rate_name;    \/**< Short name for value per second *\/$/;"	m	struct:_drmStats::__anon1
rb3d_blendcntl	./include/drm/radeon_drm.h	/^	unsigned int rb3d_blendcntl;$/;"	m	struct:__anon50
rb3d_cntl	./include/drm/radeon_drm.h	/^	unsigned int rb3d_cntl;$/;"	m	struct:__anon50
rb3d_coloroffset	./include/drm/radeon_drm.h	/^	unsigned int rb3d_coloroffset;$/;"	m	struct:__anon50
rb3d_colorpitch	./include/drm/radeon_drm.h	/^	unsigned int rb3d_colorpitch;$/;"	m	struct:__anon50
rb3d_depthoffset	./include/drm/radeon_drm.h	/^	unsigned int rb3d_depthoffset;$/;"	m	struct:__anon50
rb3d_depthpitch	./include/drm/radeon_drm.h	/^	unsigned int rb3d_depthpitch;$/;"	m	struct:__anon50
rb3d_planemask	./include/drm/radeon_drm.h	/^	unsigned int rb3d_planemask;$/;"	m	struct:__anon50
rb3d_ropcntl	./include/drm/radeon_drm.h	/^	unsigned int rb3d_ropcntl;$/;"	m	struct:__anon50
rb3d_stencilrefmask	./include/drm/radeon_drm.h	/^	unsigned int rb3d_stencilrefmask;	\/* 0x1d7c *\/$/;"	m	struct:__anon50
rb3d_zstencilcntl	./include/drm/radeon_drm.h	/^	unsigned int rb3d_zstencilcntl;$/;"	m	struct:__anon50
rbo	./tests/radeon/rbo.c	/^struct rbo *rbo(int fd, unsigned handle, unsigned size,$/;"	f
rbo	./tests/radeon/rbo.h	/^struct rbo {$/;"	s
rbo_decref	./tests/radeon/rbo.c	/^struct rbo *rbo_decref(struct rbo *bo)$/;"	f
rbo_incref	./tests/radeon/rbo.c	/^struct rbo *rbo_incref(struct rbo *bo)$/;"	f
rbo_map	./tests/radeon/rbo.c	/^int rbo_map(struct rbo *bo)$/;"	f
rbo_unmap	./tests/radeon/rbo.c	/^void rbo_unmap(struct rbo *bo)$/;"	f
rbo_wait	./tests/radeon/rbo.c	/^int rbo_wait(struct rbo *bo)$/;"	f
re_line_pattern	./include/drm/radeon_drm.h	/^	unsigned int re_line_pattern;	\/* 0x1cd0 *\/$/;"	m	struct:__anon50
re_line_state	./include/drm/radeon_drm.h	/^	unsigned int re_line_state;$/;"	m	struct:__anon50
re_misc	./include/drm/radeon_drm.h	/^	unsigned int re_misc;$/;"	m	struct:__anon50
re_solid_color	./include/drm/radeon_drm.h	/^	unsigned int re_solid_color;$/;"	m	struct:__anon50
re_top_left	./include/drm/radeon_drm.h	/^	unsigned int re_top_left;	\/* 0x26c0 *\/$/;"	m	struct:__anon50
re_width_height	./include/drm/radeon_drm.h	/^	unsigned int re_width_height;$/;"	m	struct:__anon50
readBuf	./tests/ttmtest/src/ttmtest.c	/^readBuf(void *buf, unsigned long size)$/;"	f	file:
read_domain	./radeon/radeon_cs.h	/^    uint32_t            read_domain;$/;"	m	struct:radeon_cs_reloc
read_domain	./radeon/radeon_cs_gem.c	/^    uint32_t    read_domain;$/;"	m	struct:cs_reloc_gem	file:
read_domains	./include/drm/i915_drm.h	/^	__u32 read_domains;$/;"	m	struct:drm_i915_gem_relocation_entry
read_domains	./include/drm/i915_drm.h	/^	__u32 read_domains;$/;"	m	struct:drm_i915_gem_set_domain
read_domains	./include/drm/nouveau_drm.h	/^	uint32_t read_domains;$/;"	m	struct:drm_nouveau_gem_pushbuf_bo
read_domains	./include/drm/radeon_drm.h	/^	uint32_t		read_domains;$/;"	m	struct:drm_radeon_cs_reloc
read_domains	./include/drm/radeon_drm.h	/^	uint32_t	read_domains;$/;"	m	struct:drm_radeon_gem_set_domain
read_domains	./intel/intel_bufmgr_fake.c	/^	uint32_t read_domains;$/;"	m	struct:_drm_intel_bo_fake	file:
read_domains	./intel/intel_bufmgr_fake.c	/^	uint32_t read_domains;$/;"	m	struct:fake_buffer_reloc	file:
read_domains	./radeon/radeon_cs_int.h	/^    uint32_t read_domains;$/;"	m	struct:radeon_cs_space_check
read_file	./intel/test_decode.c	/^read_file(const char *filename, void **ptr, size_t *size)$/;"	f	file:
read_used	./radeon/radeon_cs_int.h	/^    int32_t read_used;$/;"	m	struct:radeon_cs_manager
rects	./include/drm/drm.h	/^	struct drm_clip_rect *rects;$/;"	m	struct:drm_drawable_info	typeref:struct:drm_drawable_info::drm_clip_rect
rects	./include/drm/vmwgfx_drm.h	/^	uint64_t rects;$/;"	m	struct:drm_vmw_update_layout_arg
red	./include/drm/drm_mode.h	/^	__u64 red;$/;"	m	struct:drm_mode_crtc_lut
red	./include/drm/radeon_drm.h	/^	unsigned int red;$/;"	m	struct:__anon49
refcount	./intel/intel_bufmgr_fake.c	/^	unsigned int refcount;$/;"	m	struct:_drm_intel_bo_fake	file:
refcount	./intel/intel_bufmgr_gem.c	/^	atomic_t refcount;$/;"	m	struct:_drm_intel_bo_gem	file:
refcount	./nouveau/nouveau_private.h	/^	int refcount;$/;"	m	struct:nouveau_bo_priv
refcount	./radeon/bof.h	/^	unsigned	refcount;$/;"	m	struct:bof
refcount	./tests/radeon/rbo.h	/^    unsigned            refcount;$/;"	m	struct:rbo
refcount	./xf86drm.c	/^    int refcount;$/;"	m	struct:__anon92	file:
referenced_in_cs	./radeon/radeon_bo_int.h	/^    uint32_t                    referenced_in_cs;$/;"	m	struct:radeon_bo_int
reg	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, reg, n_bufs, flags;$/;"	m	struct:__anon39::__anon47
reg_pause_addr	./include/drm/via_drm.h	/^	unsigned long reg_pause_addr;$/;"	m	struct:_drm_via_dma_init
reghi	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, count, reglo, reghi;$/;"	m	struct:__anon39::__anon41
region	./include/drm/i915_drm.h	/^	int region;$/;"	m	struct:drm_i915_mem_alloc
region	./include/drm/i915_drm.h	/^	int region;$/;"	m	struct:drm_i915_mem_destroy_heap
region	./include/drm/i915_drm.h	/^	int region;$/;"	m	struct:drm_i915_mem_free
region	./include/drm/i915_drm.h	/^	int region;$/;"	m	struct:drm_i915_mem_init_heap
region	./include/drm/radeon_drm.h	/^	int region;$/;"	m	struct:drm_radeon_mem_alloc
region	./include/drm/radeon_drm.h	/^	int region;$/;"	m	struct:drm_radeon_mem_free
region	./include/drm/radeon_drm.h	/^	int region;$/;"	m	struct:drm_radeon_mem_init_heap
region_offset	./include/drm/i915_drm.h	/^	int *region_offset;	\/* offset from start of fb or agp *\/$/;"	m	struct:drm_i915_mem_alloc
region_offset	./include/drm/i915_drm.h	/^	int region_offset;$/;"	m	struct:drm_i915_mem_free
region_offset	./include/drm/radeon_drm.h	/^	int *region_offset;	\/* offset from start of fb or GART *\/$/;"	m	struct:drm_radeon_mem_alloc
region_offset	./include/drm/radeon_drm.h	/^	int region_offset;$/;"	m	struct:drm_radeon_mem_free
reglo	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, count, reglo, reghi;$/;"	m	struct:__anon39::__anon41
releaseContext	./tests/ttmtest/src/ttmtest.c	/^releaseContext(TinyDRIContext * ctx)$/;"	f	file:
reloc_bo_index	./include/drm/nouveau_drm.h	/^	uint32_t reloc_bo_index;$/;"	m	struct:drm_nouveau_gem_pushbuf_reloc
reloc_bo_offset	./include/drm/nouveau_drm.h	/^	uint32_t reloc_bo_offset;$/;"	m	struct:drm_nouveau_gem_pushbuf_reloc
reloc_count	./intel/intel_bufmgr_gem.c	/^	int reloc_count;$/;"	m	struct:_drm_intel_bo_gem	file:
reloc_in_cs	./radeon/radeon_bo_gem.c	/^    atomic_t            reloc_in_cs;$/;"	m	struct:radeon_bo_gem	file:
reloc_target_info	./intel/intel_bufmgr_gem.c	/^	drm_intel_reloc_target *reloc_target_info;$/;"	m	struct:_drm_intel_bo_gem	file:
reloc_tree_fences	./intel/intel_bufmgr_gem.c	/^	int reloc_tree_fences;$/;"	m	struct:_drm_intel_bo_gem	file:
reloc_tree_size	./intel/intel_bufmgr_gem.c	/^	int reloc_tree_size;$/;"	m	struct:_drm_intel_bo_gem	file:
relocation_count	./include/drm/i915_drm.h	/^	__u32 relocation_count;$/;"	m	struct:drm_i915_gem_exec_object
relocation_count	./include/drm/i915_drm.h	/^	__u32 relocation_count;$/;"	m	struct:drm_i915_gem_exec_object2
relocs	./include/drm/nouveau_drm.h	/^	uint64_t relocs;$/;"	m	struct:drm_nouveau_gem_pushbuf
relocs	./intel/intel_bufmgr_fake.c	/^	struct fake_buffer_reloc *relocs;$/;"	m	struct:_drm_intel_bo_fake	typeref:struct:_drm_intel_bo_fake::fake_buffer_reloc	file:
relocs	./intel/intel_bufmgr_gem.c	/^	struct drm_i915_gem_relocation_entry *relocs;$/;"	m	struct:_drm_intel_bo_gem	typeref:struct:_drm_intel_bo_gem::drm_i915_gem_relocation_entry	file:
relocs	./nouveau/nouveau_private.h	/^	struct drm_nouveau_gem_pushbuf_reloc *relocs;$/;"	m	struct:nouveau_pushbuf_priv	typeref:struct:nouveau_pushbuf_priv::drm_nouveau_gem_pushbuf_reloc
relocs	./radeon/radeon_cs_gem.c	/^    uint32_t                    *relocs;$/;"	m	struct:cs_gem	file:
relocs	./radeon/radeon_cs_int.h	/^    void                        *relocs;$/;"	m	struct:radeon_cs_int
relocs_bo	./radeon/radeon_cs_gem.c	/^    struct radeon_bo_int        **relocs_bo;$/;"	m	struct:cs_gem	typeref:struct:cs_gem::radeon_bo_int	file:
relocs_ptr	./include/drm/i915_drm.h	/^	__u64 relocs_ptr;$/;"	m	struct:drm_i915_gem_exec_object
relocs_ptr	./include/drm/i915_drm.h	/^	__u64 relocs_ptr;$/;"	m	struct:drm_i915_gem_exec_object2
relocs_total_size	./radeon/radeon_cs_int.h	/^    unsigned                    relocs_total_size;$/;"	m	struct:radeon_cs_int
rep	./include/drm/vmwgfx_drm.h	/^	struct drm_vmw_dmabuf_rep rep;$/;"	m	union:drm_vmw_alloc_dmabuf_arg	typeref:struct:drm_vmw_alloc_dmabuf_arg::drm_vmw_dmabuf_rep
rep	./include/drm/vmwgfx_drm.h	/^	struct drm_vmw_extension_rep rep;$/;"	m	union:drm_vmw_extension_arg	typeref:struct:drm_vmw_extension_arg::drm_vmw_extension_rep
rep	./include/drm/vmwgfx_drm.h	/^	struct drm_vmw_surface_arg rep;$/;"	m	union:drm_vmw_surface_create_arg	typeref:struct:drm_vmw_surface_create_arg::drm_vmw_surface_arg
rep	./include/drm/vmwgfx_drm.h	/^	struct drm_vmw_surface_create_req rep;$/;"	m	union:drm_vmw_surface_reference_arg	typeref:struct:drm_vmw_surface_reference_arg::drm_vmw_surface_create_req
reply	./include/drm/drm.h	/^	struct drm_wait_vblank_reply reply;$/;"	m	union:drm_wait_vblank	typeref:struct:drm_wait_vblank::drm_wait_vblank_reply
reply	./include/drm/via_drm.h	/^	struct drm_wait_vblank_reply reply;$/;"	m	union:drm_via_irqwait	typeref:struct:drm_via_irqwait::drm_wait_vblank_reply
reply	./xf86drm.h	/^	drmVBlankReply reply;$/;"	m	union:_drmVBlank
replyFlags	./xf86mm.h	/^    unsigned replyFlags;$/;"	m	struct:_drmBO
req	./include/drm/vmwgfx_drm.h	/^	struct drm_vmw_alloc_dmabuf_req req;$/;"	m	union:drm_vmw_alloc_dmabuf_arg	typeref:struct:drm_vmw_alloc_dmabuf_arg::drm_vmw_alloc_dmabuf_req
req	./include/drm/vmwgfx_drm.h	/^	struct drm_vmw_surface_arg req;$/;"	m	union:drm_vmw_surface_reference_arg	typeref:struct:drm_vmw_surface_reference_arg::drm_vmw_surface_arg
req	./include/drm/vmwgfx_drm.h	/^	struct drm_vmw_surface_create_req req;$/;"	m	union:drm_vmw_surface_create_arg	typeref:struct:drm_vmw_surface_create_arg::drm_vmw_surface_create_req
reqType	./tests/ttmtest/src/xf86dristr.h	/^    CARD8 reqType;		       \/* always DRIReqCode *\/$/;"	m	struct:_XF86DRIAuthConnection
reqType	./tests/ttmtest/src/xf86dristr.h	/^    CARD8 reqType;		       \/* always DRIReqCode *\/$/;"	m	struct:_XF86DRICloseConnection
reqType	./tests/ttmtest/src/xf86dristr.h	/^    CARD8 reqType;		       \/* always DRIReqCode *\/$/;"	m	struct:_XF86DRICloseFullScreen
reqType	./tests/ttmtest/src/xf86dristr.h	/^    CARD8 reqType;		       \/* always DRIReqCode *\/$/;"	m	struct:_XF86DRICreateContext
reqType	./tests/ttmtest/src/xf86dristr.h	/^    CARD8 reqType;		       \/* always DRIReqCode *\/$/;"	m	struct:_XF86DRICreateDrawable
reqType	./tests/ttmtest/src/xf86dristr.h	/^    CARD8 reqType;		       \/* always DRIReqCode *\/$/;"	m	struct:_XF86DRIDestroyContext
reqType	./tests/ttmtest/src/xf86dristr.h	/^    CARD8 reqType;		       \/* always DRIReqCode *\/$/;"	m	struct:_XF86DRIDestroyDrawable
reqType	./tests/ttmtest/src/xf86dristr.h	/^    CARD8 reqType;		       \/* always DRIReqCode *\/$/;"	m	struct:_XF86DRIGetClientDriverName
reqType	./tests/ttmtest/src/xf86dristr.h	/^    CARD8 reqType;		       \/* always DRIReqCode *\/$/;"	m	struct:_XF86DRIGetDeviceInfo
reqType	./tests/ttmtest/src/xf86dristr.h	/^    CARD8 reqType;		       \/* always DRIReqCode *\/$/;"	m	struct:_XF86DRIGetDrawableInfo
reqType	./tests/ttmtest/src/xf86dristr.h	/^    CARD8 reqType;		       \/* always DRIReqCode *\/$/;"	m	struct:_XF86DRIOpenConnection
reqType	./tests/ttmtest/src/xf86dristr.h	/^    CARD8 reqType;		       \/* always DRIReqCode *\/$/;"	m	struct:_XF86DRIOpenFullScreen
reqType	./tests/ttmtest/src/xf86dristr.h	/^    CARD8 reqType;		       \/* always DRIReqCode *\/$/;"	m	struct:_XF86DRIQueryDirectRenderingCapable
reqType	./tests/ttmtest/src/xf86dristr.h	/^    CARD8 reqType;		       \/* always DRIReqCode *\/$/;"	m	struct:_XF86DRIQueryVersion
req_draw_buffer	./include/drm/mga_drm.h	/^	unsigned int req_draw_buffer;	\/* MGA_FRONT or MGA_BACK *\/$/;"	m	struct:_drm_mga_sarea
req_drawable	./include/drm/mga_drm.h	/^	unsigned int req_drawable;	\/* the X drawable id *\/$/;"	m	struct:_drm_mga_sarea
request	./include/drm/drm.h	/^	struct drm_wait_vblank_request request;$/;"	m	union:drm_wait_vblank	typeref:struct:drm_wait_vblank::drm_wait_vblank_request
request	./include/drm/radeon_drm.h	/^	uint32_t		request;$/;"	m	struct:drm_radeon_info
request	./include/drm/via_drm.h	/^	struct drm_via_wait_irq_request request;$/;"	m	union:drm_via_irqwait	typeref:struct:drm_via_irqwait::drm_via_wait_irq_request
request	./xf86drm.h	/^	drmVBlankReq request;$/;"	m	union:_drmVBlank
request_count	./include/drm/drm.h	/^	int request_count;		  \/**< Number of buffers requested *\/$/;"	m	struct:drm_dma
request_count	./xf86drm.h	/^    int           request_count;  \/**< Number of buffers requested *\/$/;"	m	struct:_drmDMAReq
request_idx	./include/drm/i810_drm.h	/^	int request_idx;$/;"	m	struct:drm_i810_dma
request_idx	./include/drm/i830_drm.h	/^	int request_idx;$/;"	m	struct:drm_i830_dma
request_indices	./include/drm/drm.h	/^	int *request_indices;	  \/**< Buffer information *\/$/;"	m	struct:drm_dma
request_list	./xf86drm.h	/^    int           *request_list;  \/**< Buffer information *\/$/;"	m	struct:_drmDMAReq
request_size	./include/drm/drm.h	/^	int request_size;		  \/**< Desired size for buffers *\/$/;"	m	struct:drm_dma
request_size	./include/drm/i810_drm.h	/^	int request_size;$/;"	m	struct:drm_i810_dma
request_size	./include/drm/i830_drm.h	/^	int request_size;$/;"	m	struct:drm_i830_dma
request_size	./xf86drm.h	/^    int           request_size;	  \/**< Desired size of buffers requested *\/$/;"	m	struct:_drmDMAReq
request_sizes	./include/drm/drm.h	/^	int *request_sizes;$/;"	m	struct:drm_dma
request_sizes	./xf86drm.h	/^    int           *request_sizes; \/**< Minimum acceptable sizes *\/$/;"	m	struct:_drmDMAReq
reserved	./include/drm/drm.h	/^	__u32 reserved;$/;"	m	struct:drm_event_vblank
reserved	./include/drm/drm_mode.h	/^	__u32 reserved;$/;"	m	struct:drm_mode_crtc_page_flip
reserved	./intel/mm.h	/^	unsigned int reserved:1;$/;"	m	struct:mem_block
resources	./tests/modetest/modetest.c	/^drmModeRes *resources;$/;"	v
retained	./include/drm/i915_drm.h	/^	__u32 retained;$/;"	m	struct:drm_i915_gem_madvise
reusable	./intel/intel_bufmgr_gem.c	/^	bool reusable;$/;"	m	struct:_drm_intel_bo_gem	file:
ring_end	./include/drm/i810_drm.h	/^	unsigned int ring_end;$/;"	m	struct:_drm_i810_init
ring_end	./include/drm/i810_drm.h	/^	unsigned int ring_end;$/;"	m	struct:_drm_i810_pre12_init
ring_end	./include/drm/i830_drm.h	/^	unsigned int ring_end;$/;"	m	struct:_drm_i830_init
ring_end	./include/drm/i915_drm.h	/^	unsigned int ring_end;$/;"	m	struct:_drm_i915_init
ring_offset	./include/drm/mach64_drm.h	/^	unsigned long ring_offset;$/;"	m	struct:drm_mach64_init
ring_offset	./include/drm/r128_drm.h	/^	unsigned long ring_offset;$/;"	m	struct:drm_r128_init
ring_offset	./include/drm/radeon_drm.h	/^	unsigned long ring_offset;$/;"	m	struct:drm_radeon_init
ring_rptr_offset	./include/drm/r128_drm.h	/^	unsigned long ring_rptr_offset;$/;"	m	struct:drm_r128_init
ring_rptr_offset	./include/drm/radeon_drm.h	/^	unsigned long ring_rptr_offset;$/;"	m	struct:drm_radeon_init
ring_size	./include/drm/i810_drm.h	/^	unsigned int ring_size;$/;"	m	struct:_drm_i810_init
ring_size	./include/drm/i810_drm.h	/^	unsigned int ring_size;$/;"	m	struct:_drm_i810_pre12_init
ring_size	./include/drm/i830_drm.h	/^	unsigned int ring_size;$/;"	m	struct:_drm_i830_init
ring_size	./include/drm/i915_drm.h	/^	unsigned int ring_size;$/;"	m	struct:_drm_i915_init
ring_size	./include/drm/r128_drm.h	/^	int ring_size;$/;"	m	struct:drm_r128_init
ring_size	./include/drm/radeon_drm.h	/^	int ring_size;$/;"	m	struct:drm_radeon_init
ring_start	./include/drm/i810_drm.h	/^	unsigned int ring_start;$/;"	m	struct:_drm_i810_init
ring_start	./include/drm/i810_drm.h	/^	unsigned int ring_start;$/;"	m	struct:_drm_i810_pre12_init
ring_start	./include/drm/i830_drm.h	/^	unsigned int ring_start;$/;"	m	struct:_drm_i830_init
ring_start	./include/drm/i915_drm.h	/^	unsigned int ring_start;$/;"	m	struct:_drm_i915_init
rm_drawable	./tests/updatedraw.c	/^static int rm_drawable(int fd, int drawable, int fail)$/;"	f	file:
rotated2_tiled	./include/drm/i915_drm.h	/^	unsigned int rotated2_tiled;$/;"	m	struct:_drm_i915_sarea
rotated_offset	./include/drm/i915_drm.h	/^	int rotated_offset;$/;"	m	struct:_drm_i915_sarea
rotated_pitch	./include/drm/i915_drm.h	/^	int rotated_pitch;$/;"	m	struct:_drm_i915_sarea
rotated_size	./include/drm/i915_drm.h	/^	int rotated_size;$/;"	m	struct:_drm_i915_sarea
rotated_tiled	./include/drm/i915_drm.h	/^	unsigned int rotated_tiled;$/;"	m	struct:_drm_i915_sarea
rotation	./include/drm/i915_drm.h	/^	int rotation;           \/* 0, 90, 180 or 270 *\/$/;"	m	struct:_drm_i915_sarea
round_up	./omap/omap_drm.c	44;"	d	file:
row_size	./radeon/radeon_surface.c	/^    uint32_t                    row_size;$/;"	m	struct:radeon_hw_info	file:
rsvd1	./include/drm/i915_drm.h	/^	__u64 rsvd1;$/;"	m	struct:drm_i915_gem_exec_object2
rsvd1	./include/drm/i915_drm.h	/^	__u64 rsvd1;$/;"	m	struct:drm_i915_gem_execbuffer2
rsvd2	./include/drm/i915_drm.h	/^	__u64 rsvd2;$/;"	m	struct:drm_i915_gem_exec_object2
rsvd2	./include/drm/i915_drm.h	/^	__u64 rsvd2;$/;"	m	struct:drm_i915_gem_execbuffer2
sAreaOffset	./tests/ttmtest/src/ttmtest.c	/^    drm_handle_t sAreaOffset;$/;"	m	struct:__anon90	file:
sarea_priv_offset	./include/drm/i810_drm.h	/^	int sarea_priv_offset;$/;"	m	struct:_drm_i810_init
sarea_priv_offset	./include/drm/i810_drm.h	/^	int sarea_priv_offset;$/;"	m	struct:_drm_i810_pre12_init
sarea_priv_offset	./include/drm/i830_drm.h	/^	int sarea_priv_offset;$/;"	m	struct:_drm_i830_init
sarea_priv_offset	./include/drm/i915_drm.h	/^	int sarea_priv_offset;$/;"	m	struct:_drm_i915_init
sarea_priv_offset	./include/drm/mach64_drm.h	/^	unsigned long sarea_priv_offset;$/;"	m	struct:drm_mach64_init
sarea_priv_offset	./include/drm/mga_drm.h	/^	unsigned long sarea_priv_offset;$/;"	m	struct:drm_mga_init
sarea_priv_offset	./include/drm/r128_drm.h	/^	unsigned long sarea_priv_offset;$/;"	m	struct:drm_r128_init
sarea_priv_offset	./include/drm/radeon_drm.h	/^	unsigned long sarea_priv_offset;$/;"	m	struct:drm_radeon_init
sarea_priv_offset	./include/drm/savage_drm.h	/^	unsigned int sarea_priv_offset;$/;"	m	struct:drm_savage_init
sarea_priv_offset	./include/drm/via_drm.h	/^	unsigned long sarea_priv_offset;$/;"	m	struct:_drm_via_init
saturation	./include/drm/i915_drm.h	/^	__u32 saturation;$/;"	m	struct:drm_intel_overlay_attrs
saved_s2	./intel/intel_decode.c	/^static uint32_t saved_s2 = 0, saved_s4 = 0;$/;"	v	file:
saved_s2_set	./intel/intel_decode.c	/^static char saved_s2_set = 0, saved_s4_set = 0;$/;"	v	file:
saved_s4	./intel/intel_decode.c	/^static uint32_t saved_s2 = 0, saved_s4 = 0;$/;"	v	file:
saved_s4_set	./intel/intel_decode.c	/^static char saved_s2_set = 0, saved_s4_set = 0;$/;"	v	file:
sc_bottom_right_c	./include/drm/r128_drm.h	/^	unsigned int sc_bottom_right_c;$/;"	m	struct:__anon19
sc_left_right	./include/drm/mach64_drm.h	/^	unsigned int sc_left_right;$/;"	m	struct:__anon59
sc_top_bottom	./include/drm/mach64_drm.h	/^	unsigned int sc_top_bottom;$/;"	m	struct:__anon59
sc_top_left_c	./include/drm/r128_drm.h	/^	unsigned int sc_top_left_c;$/;"	m	struct:__anon19
scalars	./include/drm/radeon_drm.h	/^	} scalars;$/;"	m	union:__anon31	typeref:struct:__anon31::__anon34
scale_3d_cntl	./include/drm/mach64_drm.h	/^	unsigned int scale_3d_cntl;$/;"	m	struct:__anon59
scale_3d_cntl	./include/drm/r128_drm.h	/^	unsigned int scale_3d_cntl;$/;"	m	struct:__anon19
scanout	./include/drm/vmwgfx_drm.h	/^	int32_t scanout;$/;"	m	struct:drm_vmw_surface_create_req
scratch	./include/drm/radeon_drm.h	/^	} scratch;$/;"	m	union:__anon39	typeref:struct:__anon39::__anon47
screen	./tests/ttmtest/src/ttmtest.c	/^    int screen;$/;"	m	struct:__anon90	file:
se_cntl	./include/drm/radeon_drm.h	/^	unsigned int se_cntl;$/;"	m	struct:__anon50
se_cntl_status	./include/drm/radeon_drm.h	/^	unsigned int se_cntl_status;	\/* 0x2140 *\/$/;"	m	struct:__anon50
se_coord_fmt	./include/drm/radeon_drm.h	/^	unsigned int se_coord_fmt;	\/* 0x1c50 *\/$/;"	m	struct:__anon50
se_line_width	./include/drm/radeon_drm.h	/^	unsigned int se_line_width;	\/* 0x1db8 *\/$/;"	m	struct:__anon50
se_vport_xoffset	./include/drm/radeon_drm.h	/^	unsigned int se_vport_xoffset;$/;"	m	struct:__anon50
se_vport_xscale	./include/drm/radeon_drm.h	/^	unsigned int se_vport_xscale;	\/* 0x1d98 *\/$/;"	m	struct:__anon50
se_vport_yoffset	./include/drm/radeon_drm.h	/^	unsigned int se_vport_yoffset;$/;"	m	struct:__anon50
se_vport_yscale	./include/drm/radeon_drm.h	/^	unsigned int se_vport_yscale;$/;"	m	struct:__anon50
se_vport_zoffset	./include/drm/radeon_drm.h	/^	unsigned int se_vport_zoffset;$/;"	m	struct:__anon50
se_vport_zscale	./include/drm/radeon_drm.h	/^	unsigned int se_vport_zscale;$/;"	m	struct:__anon50
se_zbias_constant	./include/drm/radeon_drm.h	/^	unsigned int se_zbias_constant;$/;"	m	struct:__anon51
se_zbias_factor	./include/drm/radeon_drm.h	/^	unsigned int se_zbias_factor;	\/* 0x1dac *\/$/;"	m	struct:__anon51
secondary	./tests/vbltest/vbltest.c	/^int secondary = 0;$/;"	v
secondary_bin_count	./include/drm/mga_drm.h	/^	__u32 secondary_bin_count;$/;"	m	struct:drm_mga_dma_bootstrap
secondary_bin_size	./include/drm/mga_drm.h	/^	__u32 secondary_bin_size;$/;"	m	struct:drm_mga_dma_bootstrap
secondary_tex_off	./include/drm/mach64_drm.h	/^	unsigned int secondary_tex_off;$/;"	m	struct:__anon59
section_cdw	./radeon/radeon_cs.h	/^    unsigned                    section_cdw;$/;"	m	struct:radeon_cs
section_cdw	./radeon/radeon_cs_int.h	/^    unsigned                    section_cdw;$/;"	m	struct:radeon_cs_int
section_file	./radeon/radeon_cs_int.h	/^    const char                  *section_file;$/;"	m	struct:radeon_cs_int
section_func	./radeon/radeon_cs_int.h	/^    const char                  *section_func;$/;"	m	struct:radeon_cs_int
section_line	./radeon/radeon_cs_int.h	/^    int                         section_line;$/;"	m	struct:radeon_cs_int
section_ndw	./radeon/radeon_cs.h	/^    unsigned                    section_ndw;$/;"	m	struct:radeon_cs
section_ndw	./radeon/radeon_cs_int.h	/^    unsigned                    section_ndw;$/;"	m	struct:radeon_cs_int
seed	./xf86drmRandom.c	/^    long          seed;$/;"	m	struct:RandomState	file:
send_count	./include/drm/drm.h	/^	int send_count;			  \/**< Number of buffers to send *\/$/;"	m	struct:drm_dma
send_count	./xf86drm.h	/^    int           send_count;     \/**< Number of buffers to send *\/$/;"	m	struct:_drmDMAReq
send_event	./tests/auth.c	/^send_event(int pipe, enum auth_event send_event)$/;"	f	file:
send_event	./tests/lock.c	/^send_event(int pipe, enum auth_event send_event)$/;"	f	file:
send_indices	./include/drm/drm.h	/^	int *send_indices;	  \/**< List of handles to buffers *\/$/;"	m	struct:drm_dma
send_list	./xf86drm.h	/^    int           *send_list;     \/**< List of handles to buffers *\/$/;"	m	struct:_drmDMAReq
send_sizes	./include/drm/drm.h	/^	int *send_sizes;		  \/**< Lengths of data to send *\/$/;"	m	struct:drm_dma
send_sizes	./xf86drm.h	/^    int           *send_sizes;    \/**< Lengths of data to send, in bytes *\/$/;"	m	struct:_drmDMAReq
seqtype	./include/drm/i915_drm.h	/^	enum drm_vblank_seq_type seqtype;$/;"	m	struct:drm_i915_vblank_swap	typeref:enum:drm_i915_vblank_swap::drm_vblank_seq_type
sequence	./include/drm/drm.h	/^	__u32 sequence;$/;"	m	struct:drm_event_vblank
sequence	./include/drm/drm.h	/^	unsigned int sequence;$/;"	m	struct:drm_wait_vblank_reply
sequence	./include/drm/drm.h	/^	unsigned int sequence;$/;"	m	struct:drm_wait_vblank_request
sequence	./include/drm/i915_drm.h	/^	unsigned int sequence;$/;"	m	struct:drm_i915_vblank_swap
sequence	./include/drm/via_drm.h	/^	__u32 sequence;$/;"	m	struct:drm_via_wait_irq_request
sequence	./include/drm/vmwgfx_drm.h	/^	uint64_t sequence;$/;"	m	struct:drm_vmw_fence_wait_arg
sequence	./nouveau/nouveau_channel.h	/^	unsigned sequence;$/;"	m	struct:nouveau_subchannel
sequence	./xf86drm.h	/^	unsigned int sequence;$/;"	m	struct:_drmVBlankReply
sequence	./xf86drm.h	/^	unsigned int sequence;$/;"	m	struct:_drmVBlankReq
sequence	./xf86mm.h	/^    uint32_t sequence;$/;"	m	struct:_drmFence
server	./tests/auth.c	/^static void server()$/;"	f	file:
server	./tests/lock.c	/^static void server()$/;"	f	file:
server_auth	./tests/lock.c	/^server_auth(int drmfd)$/;"	f	file:
server_state	./include/drm/mga_drm.h	/^	drm_mga_server_regs_t server_state;$/;"	m	struct:_drm_mga_sarea
set_connectors_ptr	./include/drm/drm_mode.h	/^	__u64 set_connectors_ptr;$/;"	m	struct:drm_mode_crtc
set_dirty	./intel/intel_bufmgr_fake.c	/^set_dirty(drm_intel_bo *bo)$/;"	f	file:
set_draw_cliprects_2	./tests/updatedraw.c	/^set_draw_cliprects_2(int fd, int drawable)$/;"	f	file:
set_draw_cliprects_empty	./tests/updatedraw.c	/^set_draw_cliprects_empty(int fd, int drawable)$/;"	f	file:
set_draw_cliprects_empty_fail	./tests/updatedraw.c	/^set_draw_cliprects_empty_fail(int fd, int drawable)$/;"	f	file:
set_mode	./tests/modetest/modetest.c	/^set_mode(struct connector *c, int count, struct plane *p, int plane_count,$/;"	f	file:
set_plane	./tests/modetest/modetest.c	/^set_plane(struct kms_driver *kms, struct connector *c, struct plane *p)$/;"	f	file:
setup_cntl	./include/drm/mach64_drm.h	/^	unsigned int setup_cntl;$/;"	m	struct:__anon59
setup_cntl	./include/drm/r128_drm.h	/^	unsigned int setup_cntl;$/;"	m	struct:__anon19
sgram	./include/drm/mga_drm.h	/^	int sgram;$/;"	m	struct:drm_mga_init
shareable	./include/drm/vmwgfx_drm.h	/^	int32_t shareable;$/;"	m	struct:drm_vmw_surface_create_req
sid	./include/drm/vmwgfx_drm.h	/^	int32_t sid;$/;"	m	struct:drm_vmw_surface_arg
sigio_fd	./tests/drmstat.c	/^int sigio_fd;$/;"	v
signal	./include/drm/drm.h	/^	unsigned long signal;$/;"	m	struct:drm_wait_vblank_request
signal	./include/drm/via_drm.h	/^	__u32 signal;$/;"	m	struct:drm_via_wait_irq_request
signal	./xf86drm.h	/^	unsigned long signal;$/;"	m	struct:_drmVBlankReq
signaled	./xf86mm.h	/^    unsigned signaled;$/;"	m	struct:_drmFence
size	./include/drm/drm.h	/^	__u64 size;$/;"	m	struct:drm_gem_open
size	./include/drm/drm.h	/^	int size;		 \/**< Size in bytes *\/$/;"	m	struct:drm_buf_desc
size	./include/drm/drm.h	/^	unsigned long size;	 \/**< Requested physical size (bytes) *\/$/;"	m	struct:drm_map
size	./include/drm/drm.h	/^	unsigned long size;	\/**< In bytes -- will round to page boundary *\/$/;"	m	struct:drm_agp_buffer
size	./include/drm/drm.h	/^	unsigned long size;	\/**< In bytes -- will round to page boundary *\/$/;"	m	struct:drm_scatter_gather
size	./include/drm/drm_mode.h	/^        __u64 size;$/;"	m	struct:drm_mode_create_dumb
size	./include/drm/i915_drm.h	/^	__u64 size;$/;"	m	struct:drm_i915_gem_create
size	./include/drm/i915_drm.h	/^	__u64 size;$/;"	m	struct:drm_i915_gem_mmap
size	./include/drm/i915_drm.h	/^	__u64 size;$/;"	m	struct:drm_i915_gem_pread
size	./include/drm/i915_drm.h	/^	__u64 size;$/;"	m	struct:drm_i915_gem_pwrite
size	./include/drm/i915_drm.h	/^	int size;$/;"	m	struct:drm_i915_mem_alloc
size	./include/drm/i915_drm.h	/^	int size;$/;"	m	struct:drm_i915_mem_init_heap
size	./include/drm/mga_drm.h	/^	int size;$/;"	m	struct:_drm_mga_warp_index
size	./include/drm/nouveau_drm.h	/^	uint32_t size;$/;"	m	struct:drm_nouveau_notifierobj_alloc
size	./include/drm/nouveau_drm.h	/^	uint64_t size;$/;"	m	struct:drm_nouveau_gem_info
size	./include/drm/radeon_drm.h	/^	int size;$/;"	m	struct:drm_radeon_mem_alloc
size	./include/drm/radeon_drm.h	/^	int size;$/;"	m	struct:drm_radeon_mem_init_heap
size	./include/drm/radeon_drm.h	/^	uint64_t	size;$/;"	m	struct:drm_radeon_gem_create
size	./include/drm/radeon_drm.h	/^	uint64_t	size;$/;"	m	struct:drm_radeon_gem_mmap
size	./include/drm/radeon_drm.h	/^	uint64_t size;$/;"	m	struct:drm_radeon_gem_pread
size	./include/drm/radeon_drm.h	/^	uint64_t size;$/;"	m	struct:drm_radeon_gem_pwrite
size	./include/drm/radeon_drm.h	/^	unsigned int size;$/;"	m	struct:drm_radeon_surface_alloc
size	./include/drm/savage_drm.h	/^	unsigned int size;	\/* size of the command buffer in 64bit units *\/$/;"	m	struct:drm_savage_cmdbuf
size	./include/drm/sis_drm.h	/^	unsigned int offset, size;$/;"	m	struct:__anon12
size	./include/drm/sis_drm.h	/^	unsigned int offset, size;$/;"	m	struct:__anon13
size	./include/drm/sis_drm.h	/^	unsigned int size;$/;"	m	struct:__anon11
size	./include/drm/via_drm.h	/^	__u32 size;$/;"	m	struct:__anon62
size	./include/drm/via_drm.h	/^	__u32 size;$/;"	m	struct:__anon63
size	./include/drm/via_drm.h	/^	__u32 size;$/;"	m	struct:__anon64
size	./include/drm/via_drm.h	/^	__u32 size;$/;"	m	struct:_drm_via_cmdbuf_size
size	./include/drm/via_drm.h	/^	unsigned long size;$/;"	m	struct:_drm_via_cmdbuffer
size	./include/drm/via_drm.h	/^	unsigned long size;$/;"	m	struct:_drm_via_dma_init
size	./include/drm/vmwgfx_drm.h	/^	uint32_t size;$/;"	m	struct:drm_vmw_alloc_dmabuf_req
size	./include/drm/vmwgfx_drm.h	/^	uint32_t size;$/;"	m	struct:drm_vmw_control_stream_arg
size	./intel/intel_bufmgr.h	/^	unsigned long size;$/;"	m	struct:_drm_intel_bo
size	./intel/intel_bufmgr_fake.c	/^	unsigned long size;$/;"	m	struct:_bufmgr_fake	file:
size	./intel/intel_bufmgr_gem.c	/^	unsigned long size;$/;"	m	struct:drm_intel_gem_bo_bucket	file:
size	./intel/mm.h	/^	int ofs, size;$/;"	m	struct:mem_block
size	./libkms/internal.h	/^	size_t size;$/;"	m	struct:kms_bo
size	./nouveau/nouveau_bo.h	/^	uint64_t size;$/;"	m	struct:nouveau_bo
size	./nouveau/nouveau_private.h	/^	unsigned size;$/;"	m	struct:nouveau_bo_priv
size	./nouveau/nouveau_private.h	/^	unsigned size;$/;"	m	struct:nouveau_pushbuf_priv
size	./nouveau/nouveau_resource.h	/^	unsigned int size;$/;"	m	struct:nouveau_resource
size	./omap/omap_drm.c	/^	uint32_t	size;$/;"	m	struct:omap_bo	file:
size	./omap/omap_drm.h	/^	uint32_t size;			\/* virtual size for mmap'ing (out) *\/$/;"	m	struct:drm_omap_gem_info
size	./omap/omap_drm.h	/^	union omap_gem_size size;	\/* in *\/$/;"	m	struct:drm_omap_gem_new	typeref:union:drm_omap_gem_new::omap_gem_size
size	./radeon/bof.h	/^	uint32_t	size;$/;"	m	struct:bof
size	./radeon/radeon_bo.h	/^    uint32_t                    size;$/;"	m	struct:radeon_bo
size	./radeon/radeon_bo_int.h	/^    uint32_t                    size;$/;"	m	struct:radeon_bo_int
size	./tests/radeon/rbo.h	/^    unsigned            size;$/;"	m	struct:rbo
size	./xf86drm.h	/^    drmSize       size;$/;"	m	struct:_drmRegion
size	./xf86drm.h	/^    int              size;	  \/**< Size in bytes *\/$/;"	m	struct:_drmBufDesc
size	./xf86mm.h	/^    unsigned long size;$/;"	m	struct:_drmBO
size_addr	./include/drm/vmwgfx_drm.h	/^	uint64_t size_addr;$/;"	m	struct:drm_vmw_surface_create_req
skip	./include/drm/savage_drm.h	/^		unsigned short skip;	\/* vertex format (skip flags) *\/$/;"	m	struct:drm_savage_cmd_header::__anon27
skip	./include/drm/savage_drm.h	/^		unsigned short skip;$/;"	m	struct:drm_savage_cmd_header::__anon28
slice_size	./radeon/radeon_surface.h	/^    uint64_t                    slice_size;$/;"	m	struct:radeon_surface_level
source_pitch	./include/drm/mga_drm.h	/^	int source_pitch, dest_pitch;$/;"	m	struct:_drm_mga_blit
space_accounted	./radeon/radeon_bo_int.h	/^    uint32_t                    space_accounted;$/;"	m	struct:radeon_bo_int
space_flush_data	./radeon/radeon_cs_int.h	/^    void                        *space_flush_data;$/;"	m	struct:radeon_cs_int
space_flush_fn	./radeon/radeon_cs_int.h	/^    void                        (*space_flush_fn)(void *);$/;"	m	struct:radeon_cs_int
span_offset	./include/drm/r128_drm.h	/^	unsigned int span_offset;$/;"	m	struct:drm_r128_init
src	./include/drm/vmwgfx_drm.h	/^	struct drm_vmw_rect src;$/;"	m	struct:drm_vmw_control_stream_arg	typeref:struct:drm_vmw_control_stream_arg::drm_vmw_rect
src_h	./include/drm/drm_mode.h	/^	__u32 src_h, src_w;$/;"	m	struct:drm_mode_set_plane
src_height	./include/drm/i915_drm.h	/^	__u16 src_height;$/;"	m	struct:drm_intel_overlay_put_image
src_pitch	./include/drm/mga_drm.h	/^	int src_pitch, dst_pitch;$/;"	m	struct:_drm_mga_blit
src_scan_height	./include/drm/i915_drm.h	/^	__u16 src_scan_height;$/;"	m	struct:drm_intel_overlay_put_image
src_scan_width	./include/drm/i915_drm.h	/^	__u16 src_scan_width;$/;"	m	struct:drm_intel_overlay_put_image
src_w	./include/drm/drm_mode.h	/^	__u32 src_h, src_w;$/;"	m	struct:drm_mode_set_plane
src_width	./include/drm/i915_drm.h	/^	__u16 src_width;$/;"	m	struct:drm_intel_overlay_put_image
src_x	./include/drm/drm_mode.h	/^	__u32 src_x, src_y;$/;"	m	struct:drm_mode_set_plane
src_y	./include/drm/drm_mode.h	/^	__u32 src_x, src_y;$/;"	m	struct:drm_mode_set_plane
srcorg	./include/drm/mga_drm.h	/^	unsigned int srcorg;$/;"	m	struct:_drm_mga_blit
stamp	./include/drm/drm_sarea.h	/^	unsigned int stamp;$/;"	m	struct:drm_sarea_drawable
start	./include/drm/i915_drm.h	/^	int start;		\/* agp offset *\/$/;"	m	struct:drm_i915_batchbuffer
start	./include/drm/i915_drm.h	/^	int start;$/;"	m	struct:drm_i915_mem_init_heap
start	./include/drm/mga_drm.h	/^	unsigned int start;$/;"	m	struct:drm_mga_indices
start	./include/drm/r128_drm.h	/^	int start;$/;"	m	struct:drm_r128_indices
start	./include/drm/r128_drm.h	/^	int start;$/;"	m	struct:drm_r128_indirect
start	./include/drm/radeon_drm.h	/^	int start;$/;"	m	struct:drm_radeon_indices
start	./include/drm/radeon_drm.h	/^	int start;$/;"	m	struct:drm_radeon_indirect
start	./include/drm/radeon_drm.h	/^	int start;$/;"	m	struct:drm_radeon_mem_init_heap
start	./include/drm/radeon_drm.h	/^	unsigned int start;$/;"	m	struct:__anon53
start	./include/drm/savage_drm.h	/^		unsigned short start;	\/* first register *\/$/;"	m	struct:drm_savage_cmd_header::__anon26
start	./include/drm/savage_drm.h	/^		unsigned short start;	\/* first vertex in DMA\/vertex buffer *\/$/;"	m	struct:drm_savage_cmd_header::__anon27
start	./nouveau/nouveau_resource.h	/^	unsigned int start;$/;"	m	struct:nouveau_resource
start	./tests/modetest/modetest.c	/^	struct timeval start;$/;"	m	struct:connector	typeref:struct:connector::timeval	file:
start	./tests/vbltest/vbltest.c	/^	struct timeval start;$/;"	m	struct:vbl_info	typeref:struct:vbl_info::timeval	file:
start	./xf86mm.h	/^    unsigned long start;$/;"	m	struct:_drmBO
stat_t	./xf86drm.c	49;"	d	file:
state	./include/drm/radeon_drm.h	/^	drm_radeon_state_t *state;$/;"	m	struct:drm_radeon_vertex2
state	./include/drm/savage_drm.h	/^	} state;		\/* SAVAGE_CMD_STATE *\/$/;"	m	union:drm_savage_cmd_header	typeref:struct:drm_savage_cmd_header::__anon26
state	./tests/ttmtest/src/ttmtest.c	/^    state;$/;"	m	struct:__anon90	typeref:enum:__anon90::__anon91	file:
state_base_out	./intel/intel_decode.c	/^state_base_out(struct drm_intel_decode *ctx, unsigned int index,$/;"	f	file:
state_max_out	./intel/intel_decode.c	/^state_max_out(struct drm_intel_decode *ctx, unsigned int index,$/;"	f	file:
stateidx	./include/drm/radeon_drm.h	/^	unsigned int stateidx:8;$/;"	m	struct:__anon53
status	./include/drm/mga_drm.h	/^	unsigned int status[4];$/;"	m	struct:_drm_mga_sarea
status_offset	./include/drm/mga_drm.h	/^	unsigned long status_offset;$/;"	m	struct:drm_mga_init
status_offset	./include/drm/savage_drm.h	/^	unsigned long status_offset;$/;"	m	struct:drm_savage_init
sten_ref_mask_c	./include/drm/r128_drm.h	/^	unsigned int sten_ref_mask_c;$/;"	m	struct:__anon19
stencil	./include/drm/mga_drm.h	/^	unsigned int stencil;$/;"	m	struct:__anon14
stencil_offset	./radeon/radeon_surface.h	/^    uint64_t                    stencil_offset;$/;"	m	struct:radeon_surface
stencil_tile_split	./radeon/radeon_surface.h	/^    uint32_t                    stencil_tile_split;$/;"	m	struct:radeon_surface
stencilctl	./include/drm/mga_drm.h	/^	unsigned int stencilctl;$/;"	m	struct:__anon14
stream_id	./include/drm/vmwgfx_drm.h	/^	uint32_t stream_id;$/;"	m	struct:drm_vmw_control_stream_arg
stream_id	./include/drm/vmwgfx_drm.h	/^	uint32_t stream_id;$/;"	m	struct:drm_vmw_stream_arg
stride	./include/drm/i915_drm.h	/^	__u32 stride;$/;"	m	struct:drm_i915_gem_set_tiling
stride	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, offset, stride, count;$/;"	m	struct:__anon31::__anon34
stride	./include/drm/radeon_drm.h	/^		unsigned char cmd_type, offset, stride, count;$/;"	m	struct:__anon31::__anon35
stride	./intel/intel_bufmgr_gem.c	/^	unsigned long stride;$/;"	m	struct:_drm_intel_bo_gem	file:
stride_UV	./include/drm/i915_drm.h	/^	__u16 stride_UV;$/;"	m	struct:drm_intel_overlay_put_image
stride_Y	./include/drm/i915_drm.h	/^	__u16 stride_Y; \/* stride for packed formats *\/$/;"	m	struct:drm_intel_overlay_put_image
subc	./nouveau/nouveau_channel.h	/^	struct nouveau_subchannel subc[8];$/;"	m	struct:nouveau_channel	typeref:struct:nouveau_channel::nouveau_subchannel
subc	./nouveau/nouveau_grobj.h	/^	int subc;$/;"	m	struct:nouveau_grobj
subc_sequence	./nouveau/nouveau_channel.h	/^	unsigned subc_sequence;$/;"	m	struct:nouveau_channel
subchan	./include/drm/nouveau_drm.h	/^	} subchan[8];$/;"	m	struct:drm_nouveau_channel_alloc	typeref:struct:drm_nouveau_channel_alloc::__anon70
subpixel	./include/drm/drm_mode.h	/^	__u32 subpixel;$/;"	m	struct:drm_mode_get_connector
subpixel	./xf86drmMode.h	/^	drmModeSubPixel subpixel;$/;"	m	struct:_drmModeConnector
suffix0	./include/drm/nouveau_drm.h	/^	uint32_t suffix0;$/;"	m	struct:drm_nouveau_gem_pushbuf
suffix1	./include/drm/nouveau_drm.h	/^	uint32_t suffix1;$/;"	m	struct:drm_nouveau_gem_pushbuf
surf_minify	./radeon/radeon_surface.c	/^static void surf_minify(struct radeon_surface *surf,$/;"	f	file:
surface_best	./radeon/radeon_surface.c	/^    hw_best_surface_t           surface_best;$/;"	m	struct:radeon_surface_manager	file:
surface_init	./radeon/radeon_surface.c	/^    hw_init_surface_t           surface_init;$/;"	m	struct:radeon_surface_manager	file:
swap_count	./tests/modetest/modetest.c	/^	int swap_count;$/;"	m	struct:connector	file:
swizzle_mode	./include/drm/i915_drm.h	/^	__u32 swizzle_mode;$/;"	m	struct:drm_i915_gem_get_tiling
swizzle_mode	./include/drm/i915_drm.h	/^	__u32 swizzle_mode;$/;"	m	struct:drm_i915_gem_set_tiling
swizzle_mode	./intel/intel_bufmgr_gem.c	/^	uint32_t swizzle_mode;$/;"	m	struct:_drm_intel_bo_gem	file:
sync	./include/drm/via_drm.h	/^	drm_via_blitsync_t sync;$/;"	m	struct:drm_via_dmablit
sync_handle	./include/drm/via_drm.h	/^	__u32 sync_handle;$/;"	m	struct:drm_via_blitsync
sysmem	./nouveau/nouveau_private.h	/^	void *sysmem;$/;"	m	struct:nouveau_bo_priv
sz	./include/drm/i915_drm.h	/^	int sz;			\/* nr bytes in buf *\/$/;"	m	struct:_drm_i915_cmdbuffer
sz_xXF86DRIAuthConnectionReq	./tests/ttmtest/src/xf86dristr.h	148;"	d
sz_xXF86DRICloseConnectionReq	./tests/ttmtest/src/xf86dristr.h	174;"	d
sz_xXF86DRICloseFullScreenReply	./tests/ttmtest/src/xf86dristr.h	388;"	d
sz_xXF86DRICloseFullScreenReq	./tests/ttmtest/src/xf86dristr.h	372;"	d
sz_xXF86DRICreateContextReply	./tests/ttmtest/src/xf86dristr.h	228;"	d
sz_xXF86DRICreateContextReq	./tests/ttmtest/src/xf86dristr.h	212;"	d
sz_xXF86DRICreateDrawableReply	./tests/ttmtest/src/xf86dristr.h	266;"	d
sz_xXF86DRICreateDrawableReq	./tests/ttmtest/src/xf86dristr.h	250;"	d
sz_xXF86DRIDestroyContextReq	./tests/ttmtest/src/xf86dristr.h	239;"	d
sz_xXF86DRIDestroyDrawableReq	./tests/ttmtest/src/xf86dristr.h	277;"	d
sz_xXF86DRIGetClientDriverNameReply	./tests/ttmtest/src/xf86dristr.h	200;"	d
sz_xXF86DRIGetClientDriverNameReq	./tests/ttmtest/src/xf86dristr.h	184;"	d
sz_xXF86DRIGetDeviceInfoReply	./tests/ttmtest/src/xf86dristr.h	334;"	d
sz_xXF86DRIGetDeviceInfoReq	./tests/ttmtest/src/xf86dristr.h	318;"	d
sz_xXF86DRIGetDrawableInfoReply	./tests/ttmtest/src/xf86dristr.h	308;"	d
sz_xXF86DRIGetDrawableInfoReq	./tests/ttmtest/src/xf86dristr.h	288;"	d
sz_xXF86DRIOpenConnectionReply	./tests/ttmtest/src/xf86dristr.h	137;"	d
sz_xXF86DRIOpenConnectionReq	./tests/ttmtest/src/xf86dristr.h	121;"	d
sz_xXF86DRIOpenFullScreenReply	./tests/ttmtest/src/xf86dristr.h	361;"	d
sz_xXF86DRIOpenFullScreenReq	./tests/ttmtest/src/xf86dristr.h	345;"	d
sz_xXF86DRIQueryDirectRenderingCapableReply	./tests/ttmtest/src/xf86dristr.h	111;"	d
sz_xXF86DRIQueryDirectRenderingCapableReq	./tests/ttmtest/src/xf86dristr.h	92;"	d
sz_xXF86DRIQueryVersionReply	./tests/ttmtest/src/xf86dristr.h	82;"	d
sz_xXF86DRIQueryVersionReq	./tests/ttmtest/src/xf86dristr.h	65;"	d
tagTable	./xf86drm.h	/^    void     *tagTable;$/;"	m	struct:drmHashEntry
tail	./intel/intel_decode.c	/^	uint32_t head, tail;$/;"	m	struct:drm_intel_decode	file:
tail_offset	./intel/intel_decode.c	/^static uint32_t tail_offset = 0xffffffff;	\/* undefined *\/$/;"	v	file:
target_buf	./intel/intel_bufmgr_fake.c	/^	drm_intel_bo *target_buf;$/;"	m	struct:fake_buffer_reloc	file:
target_handle	./include/drm/i915_drm.h	/^	__u32 target_handle;$/;"	m	struct:drm_i915_gem_relocation_entry
tdualstage0	./include/drm/mga_drm.h	/^	unsigned int tdualstage0;$/;"	m	struct:__anon14
tdualstage1	./include/drm/mga_drm.h	/^	unsigned int tdualstage1;$/;"	m	struct:__anon14
testAGP	./tests/ttmtest/src/ttmtest.c	/^testAGP(TinyDRIContext * ctx)$/;"	f	file:
test_bad_close	./tests/gem_basic.c	/^test_bad_close(int fd)$/;"	f	file:
test_bad_flink	./tests/gem_flink.c	/^test_bad_flink(int fd)$/;"	f	file:
test_bad_open	./tests/gem_flink.c	/^test_bad_open(int fd)$/;"	f	file:
test_bo	./tests/kmstest/main.c	/^int test_bo(struct kms_driver *kms)$/;"	f
test_create_close	./tests/gem_basic.c	/^test_create_close(int fd)$/;"	f	file:
test_create_fd_close	./tests/gem_basic.c	/^test_create_fd_close(int fd)$/;"	f	file:
test_double_flink	./tests/gem_flink.c	/^test_double_flink(int fd)$/;"	f	file:
test_flink	./tests/gem_flink.c	/^test_flink(int fd)$/;"	f	file:
test_lock_unlock	./tests/lock.c	/^test_lock_unlock(int drmfd)$/;"	f	file:
test_open_close_locked	./tests/lock.c	/^static void test_open_close_locked(drmfd)$/;"	f	file:
test_unlock_unlocked	./tests/lock.c	/^test_unlock_unlocked(int drmfd)$/;"	f	file:
test_unlock_unowned	./tests/lock.c	/^test_unlock_unowned(int drmfd)$/;"	f	file:
tex	./include/drm/radeon_drm.h	/^	drm_radeon_texture_regs_t tex[RADEON_MAX_TEXTURE_UNITS];$/;"	m	struct:__anon54
texAge	./include/drm/i810_drm.h	/^	int texAge;		\/* last time texture was uploaded *\/$/;"	m	struct:_drm_i810_sarea
texAge	./include/drm/i830_drm.h	/^	int texAge;		\/* last time texture was uploaded *\/$/;"	m	struct:_drm_i830_sarea
texAge	./include/drm/i915_drm.h	/^	int texAge;$/;"	m	struct:_drm_i915_sarea
texAge	./include/drm/mga_drm.h	/^	unsigned int texAge[MGA_NR_TEX_HEAPS];$/;"	m	struct:_drm_mga_sarea
texAge	./include/drm/savage_drm.h	/^	unsigned int texAge[SAVAGE_NR_TEX_HEAPS];$/;"	m	struct:_drm_savage_sarea
texAge	./include/drm/via_drm.h	/^	int texAge;		\/* last time texture was uploaded *\/$/;"	m	struct:_drm_via_sarea
texList	./include/drm/i810_drm.h	/^	drm_i810_tex_region_t texList[I810_NR_TEX_REGIONS + 1];$/;"	m	struct:_drm_i810_sarea
texList	./include/drm/i830_drm.h	/^	drm_i830_tex_region_t texList[I830_NR_TEX_REGIONS + 1];$/;"	m	struct:_drm_i830_sarea
texList	./include/drm/i915_drm.h	/^	struct drm_tex_region texList[I915_NR_TEX_REGIONS + 1];$/;"	m	struct:_drm_i915_sarea	typeref:struct:_drm_i915_sarea::drm_tex_region
texList	./include/drm/mga_drm.h	/^	struct drm_tex_region texList[MGA_NR_TEX_HEAPS][MGA_NR_TEX_REGIONS + 1];$/;"	m	struct:_drm_mga_sarea	typeref:struct:_drm_mga_sarea::drm_tex_region
texList	./include/drm/savage_drm.h	/^	struct drm_tex_region texList[SAVAGE_NR_TEX_HEAPS][SAVAGE_NR_TEX_REGIONS +$/;"	m	struct:_drm_savage_sarea	typeref:struct:_drm_savage_sarea::drm_tex_region
texList	./include/drm/via_drm.h	/^	drm_via_tex_region_t texList[VIA_NR_TEX_REGIONS + 1];$/;"	m	struct:_drm_via_sarea
tex_age	./include/drm/mach64_drm.h	/^	unsigned int tex_age[MACH64_NR_TEX_HEAPS];$/;"	m	struct:drm_mach64_sarea
tex_age	./include/drm/r128_drm.h	/^	unsigned int tex_age[R128_NR_TEX_HEAPS];$/;"	m	struct:drm_r128_sarea
tex_age	./include/drm/radeon_drm.h	/^	unsigned int tex_age[RADEON_NR_TEX_HEAPS];$/;"	m	struct:__anon55
tex_border_color	./include/drm/r128_drm.h	/^	unsigned int tex_border_color;$/;"	m	struct:__anon20
tex_cntl	./include/drm/mach64_drm.h	/^	unsigned int tex_cntl;$/;"	m	struct:__anon59
tex_cntl	./include/drm/r128_drm.h	/^	unsigned int tex_cntl;$/;"	m	struct:__anon20
tex_cntl_c	./include/drm/r128_drm.h	/^	unsigned int tex_cntl_c;$/;"	m	struct:__anon19
tex_combine_cntl	./include/drm/r128_drm.h	/^	unsigned int tex_combine_cntl;$/;"	m	struct:__anon20
tex_handle	./include/drm/i915_drm.h	/^	drm_handle_t tex_handle;$/;"	m	struct:_drm_i915_sarea
tex_list	./include/drm/mach64_drm.h	/^	struct drm_tex_region tex_list[MACH64_NR_TEX_HEAPS][MACH64_NR_TEX_REGIONS +$/;"	m	struct:drm_mach64_sarea	typeref:struct:drm_mach64_sarea::drm_tex_region
tex_list	./include/drm/r128_drm.h	/^	struct drm_tex_region tex_list[R128_NR_TEX_HEAPS][R128_NR_TEX_REGIONS + 1];$/;"	m	struct:drm_r128_sarea	typeref:struct:drm_r128_sarea::drm_tex_region
tex_list	./include/drm/radeon_drm.h	/^	struct drm_tex_region tex_list[RADEON_NR_TEX_HEAPS][RADEON_NR_TEX_REGIONS +$/;"	m	struct:__anon55	typeref:struct:__anon55::drm_tex_region
tex_offset	./include/drm/i915_drm.h	/^	int tex_offset;$/;"	m	struct:_drm_i915_sarea
tex_offset	./include/drm/mach64_drm.h	/^	unsigned int tex_offset;$/;"	m	struct:__anon59
tex_offset	./include/drm/r128_drm.h	/^	unsigned int tex_offset[R128_MAX_TEXTURE_LEVELS];$/;"	m	struct:__anon20
tex_size	./include/drm/i915_drm.h	/^	int tex_size;$/;"	m	struct:_drm_i915_sarea
tex_size_pitch	./include/drm/mach64_drm.h	/^	unsigned int tex_size_pitch;$/;"	m	struct:__anon59
tex_size_pitch	./include/drm/r128_drm.h	/^	unsigned int tex_size_pitch;$/;"	m	struct:__anon20
tex_size_pitch_c	./include/drm/r128_drm.h	/^	unsigned int tex_size_pitch_c;$/;"	m	struct:__anon19
tex_state	./include/drm/mga_drm.h	/^	drm_mga_texture_regs_t tex_state[2];$/;"	m	struct:_drm_mga_sarea
tex_state	./include/drm/r128_drm.h	/^	drm_r128_texture_regs_t tex_state[R128_MAX_TEXTURE_UNITS];$/;"	m	struct:drm_r128_sarea
tex_state	./include/drm/radeon_drm.h	/^	drm_radeon_texture_regs_t tex_state[RADEON_MAX_TEXTURE_UNITS];$/;"	m	struct:__anon55
texbordercol	./include/drm/mga_drm.h	/^	unsigned int texbordercol;$/;"	m	struct:__anon16
texctl	./include/drm/mga_drm.h	/^	unsigned int texctl;$/;"	m	struct:__anon16
texctl2	./include/drm/mga_drm.h	/^	unsigned int texctl2;$/;"	m	struct:__anon16
texfilter	./include/drm/mga_drm.h	/^	unsigned int texfilter;$/;"	m	struct:__anon16
texheight	./include/drm/mga_drm.h	/^	unsigned int texheight;$/;"	m	struct:__anon16
texorg	./include/drm/mga_drm.h	/^	unsigned int texorg;$/;"	m	struct:__anon16
texorg1	./include/drm/mga_drm.h	/^	unsigned int texorg1;$/;"	m	struct:__anon16
texorg2	./include/drm/mga_drm.h	/^	unsigned int texorg2;$/;"	m	struct:__anon16
texorg3	./include/drm/mga_drm.h	/^	unsigned int texorg3;$/;"	m	struct:__anon16
texorg4	./include/drm/mga_drm.h	/^	unsigned int texorg4;$/;"	m	struct:__anon16
texture_clr_cmp_clr_c	./include/drm/r128_drm.h	/^	unsigned int texture_clr_cmp_clr_c;$/;"	m	struct:__anon19
texture_clr_cmp_msk_c	./include/drm/r128_drm.h	/^	unsigned int texture_clr_cmp_msk_c;$/;"	m	struct:__anon19
texture_handle	./include/drm/mga_drm.h	/^	unsigned long texture_handle; \/**< Handle used to map AGP textures. *\/$/;"	m	struct:drm_mga_dma_bootstrap
texture_offset	./include/drm/mga_drm.h	/^	unsigned int texture_offset[MGA_NR_TEX_HEAPS];$/;"	m	struct:drm_mga_init
texture_offset	./include/drm/savage_drm.h	/^	unsigned int texture_offset;$/;"	m	struct:drm_savage_init
texture_size	./include/drm/mga_drm.h	/^	__u32 texture_size;	      \/**< Size of the AGP texture region. *\/$/;"	m	struct:drm_mga_dma_bootstrap
texture_size	./include/drm/mga_drm.h	/^	unsigned int texture_size[MGA_NR_TEX_HEAPS];$/;"	m	struct:drm_mga_init
texture_size	./include/drm/savage_drm.h	/^	unsigned int texture_size;$/;"	m	struct:drm_savage_init
texwidth	./include/drm/mga_drm.h	/^	unsigned int texwidth;$/;"	m	struct:__anon16
thrashing	./intel/intel_bufmgr_fake.c	/^	int thrashing;$/;"	m	struct:_bufmgr_fake	file:
throttle_us	./include/drm/vmwgfx_drm.h	/^	uint32_t throttle_us;$/;"	m	struct:drm_vmw_execbuf_arg
tileInfo	./xf86mm.h	/^    unsigned tileInfo;$/;"	m	struct:_drmBO
tile_flags	./include/drm/nouveau_drm.h	/^	uint32_t tile_flags;$/;"	m	struct:drm_nouveau_gem_info
tile_flags	./nouveau/nouveau_bo.h	/^	uint32_t tile_flags;$/;"	m	struct:nouveau_bo
tile_mode	./include/drm/nouveau_drm.h	/^	uint32_t tile_mode;$/;"	m	struct:drm_nouveau_gem_info
tile_mode	./nouveau/nouveau_bo.h	/^	uint32_t tile_mode;$/;"	m	struct:nouveau_bo
tile_split	./radeon/radeon_surface.h	/^    uint32_t                    tile_split;$/;"	m	struct:radeon_surface
tiled	./omap/omap_drm.h	/^	} tiled;		\/* (for tiled formats) *\/$/;"	m	union:omap_gem_size	typeref:struct:omap_gem_size::__anon9
tiling_enabled	./include/drm/radeon_drm.h	/^	int tiling_enabled;	\/* set by drm, read by 2d + 3d clients *\/$/;"	m	struct:__anon55
tiling_flags	./include/drm/radeon_drm.h	/^	uint32_t	tiling_flags;$/;"	m	struct:drm_radeon_gem_get_tiling
tiling_flags	./include/drm/radeon_drm.h	/^	uint32_t	tiling_flags;$/;"	m	struct:drm_radeon_gem_set_tiling
tiling_mode	./include/drm/i915_drm.h	/^	__u32 tiling_mode;$/;"	m	struct:drm_i915_gem_get_tiling
tiling_mode	./include/drm/i915_drm.h	/^	__u32 tiling_mode;$/;"	m	struct:drm_i915_gem_set_tiling
tiling_mode	./intel/intel_bufmgr_gem.c	/^	uint32_t tiling_mode;$/;"	m	struct:_drm_intel_bo_gem	file:
time	./intel/intel_bufmgr_gem.c	/^	time_t time;$/;"	m	struct:_drm_intel_bufmgr_gem	file:
time_diff	./tests/ttmtest/src/ttmtest.c	/^time_diff(unsigned t, unsigned t2)$/;"	f	file:
to_fb	./include/drm/via_drm.h	/^	int to_fb;$/;"	m	struct:drm_via_dmablit
tor	./include/drm/nouveau_drm.h	/^	uint32_t tor;$/;"	m	struct:drm_nouveau_gem_pushbuf_reloc
total	./include/drm/drm.h	/^	int total;		       \/**< Buffer size *\/$/;"	m	struct:drm_buf_pub
total	./xf86drm.h	/^    int              total;	  \/**< Buffer size *\/$/;"	m	struct:_drmBuf
tt_ctxdma_handle	./include/drm/nouveau_drm.h	/^	uint32_t     tt_ctxdma_handle;$/;"	m	struct:drm_nouveau_channel_alloc
ttm_starve_kernel_private_memory	./tests/radeon/radeon_ttm.c	/^void ttm_starve_kernel_private_memory(int fd)$/;"	f
tv_sec	./include/drm/drm.h	/^	__u32 tv_sec;$/;"	m	struct:drm_event_vblank
tv_usec	./include/drm/drm.h	/^	__u32 tv_usec;$/;"	m	struct:drm_event_vblank
tval_sec	./include/drm/drm.h	/^	long tval_sec;$/;"	m	struct:drm_wait_vblank_reply
tval_sec	./xf86drm.h	/^	long tval_sec;$/;"	m	struct:_drmVBlankReply
tval_usec	./include/drm/drm.h	/^	long tval_usec;$/;"	m	struct:drm_wait_vblank_reply
tval_usec	./xf86drm.h	/^	long tval_usec;$/;"	m	struct:_drmVBlankReply
type	./include/drm/drm.h	/^		enum drm_stat_type type;$/;"	m	struct:drm_stats::__anon72	typeref:enum:drm_stats::__anon72::drm_stat_type
type	./include/drm/drm.h	/^	__u32 type;$/;"	m	struct:drm_event
type	./include/drm/drm.h	/^	enum drm_map_type type;	 \/**< Type of memory to map *\/$/;"	m	struct:drm_map	typeref:enum:drm_map::drm_map_type
type	./include/drm/drm.h	/^	enum drm_vblank_seq_type type;$/;"	m	struct:drm_wait_vblank_reply	typeref:enum:drm_wait_vblank_reply::drm_vblank_seq_type
type	./include/drm/drm.h	/^	enum drm_vblank_seq_type type;$/;"	m	struct:drm_wait_vblank_request	typeref:enum:drm_wait_vblank_request::drm_vblank_seq_type
type	./include/drm/drm.h	/^	unsigned int type;$/;"	m	struct:drm_update_draw
type	./include/drm/drm.h	/^	unsigned long type;	\/**< Type of memory to allocate *\/$/;"	m	struct:drm_agp_buffer
type	./include/drm/drm_mode.h	/^	__u32 type;$/;"	m	struct:drm_mode_modeinfo
type	./include/drm/via_drm.h	/^	__u32 type;$/;"	m	struct:__anon64
type	./include/drm/via_drm.h	/^	via_irq_seq_type_t type;$/;"	m	struct:drm_via_wait_irq_request
type	./radeon/bof.h	/^	uint32_t	type;$/;"	m	struct:bof
type	./tests/modetest/modetest.c	/^	int type;$/;"	m	struct:type_name	file:
type	./tests/ttmtest/src/xf86dristr.h	/^    BYTE type;			       \/* X_Reply *\/$/;"	m	struct:__anon79
type	./tests/ttmtest/src/xf86dristr.h	/^    BYTE type;			       \/* X_Reply *\/$/;"	m	struct:__anon80
type	./tests/ttmtest/src/xf86dristr.h	/^    BYTE type;			       \/* X_Reply *\/$/;"	m	struct:__anon81
type	./tests/ttmtest/src/xf86dristr.h	/^    BYTE type;			       \/* X_Reply *\/$/;"	m	struct:__anon83
type	./tests/ttmtest/src/xf86dristr.h	/^    BYTE type;			       \/* X_Reply *\/$/;"	m	struct:__anon84
type	./tests/ttmtest/src/xf86dristr.h	/^    BYTE type;			       \/* X_Reply *\/$/;"	m	struct:__anon85
type	./tests/ttmtest/src/xf86dristr.h	/^    BYTE type;			       \/* X_Reply *\/$/;"	m	struct:__anon86
type	./tests/ttmtest/src/xf86dristr.h	/^    BYTE type;			       \/* X_Reply *\/$/;"	m	struct:__anon87
type	./tests/ttmtest/src/xf86dristr.h	/^    BYTE type;$/;"	m	struct:__anon82
type	./tests/ttmtest/src/xf86dristr.h	/^    BYTE type;$/;"	m	struct:__anon88
type	./tests/ttmtest/src/xf86dristr.h	/^    BYTE type;$/;"	m	struct:__anon89
type	./xf86drm.h	/^	drmVBlankSeqType type;$/;"	m	struct:_drmVBlankReply
type	./xf86drm.h	/^	drmVBlankSeqType type;$/;"	m	struct:_drmVBlankReq
type	./xf86drmMode.h	/^	uint32_t type;$/;"	m	struct:_drmModeModeInfo
type	./xf86mm.h	/^    unsigned type; $/;"	m	struct:_drmFence
type_name	./tests/modetest/modetest.c	/^struct type_name {$/;"	s	file:
type_name_fn	./tests/modetest/modetest.c	/^type_name_fn(connector_type)$/;"	f
type_name_fn	./tests/modetest/modetest.c	71;"	d	file:
u	./include/drm/radeon_drm.h	/^	unsigned int u;$/;"	m	union:__anon39
ui	./include/drm/radeon_drm.h	/^	unsigned int ui[5];$/;"	m	union:drm_radeon_clear_rect
uid	./include/drm/drm.h	/^	unsigned long uid;	\/**< User ID *\/$/;"	m	struct:drm_client
uniDRIAuthConnection	./tests/ttmtest/src/xf86dri.c	/^uniDRIAuthConnection(dpy, screen, magic)$/;"	f
uniDRICheckExtension	./tests/ttmtest/src/xf86dri.c	54;"	d	file:
uniDRICloseConnection	./tests/ttmtest/src/xf86dri.c	/^uniDRICloseConnection(dpy, screen)$/;"	f
uniDRICreateContext	./tests/ttmtest/src/xf86dri.c	/^uniDRICreateContext(dpy, screen, visual, context, hHWContext)$/;"	f
uniDRICreateContextWithConfig	./tests/ttmtest/src/xf86dri.c	/^uniDRICreateContextWithConfig(dpy, screen, configID, context, hHWContext)$/;"	f
uniDRICreateDrawable	./tests/ttmtest/src/xf86dri.c	/^uniDRICreateDrawable(Display * ndpy, int screen,$/;"	f
uniDRIDestroyContext	./tests/ttmtest/src/xf86dri.c	/^uniDRIDestroyContext(Display * ndpy, int screen, XID context)$/;"	f
uniDRIDestroyDrawable	./tests/ttmtest/src/xf86dri.c	/^uniDRIDestroyDrawable(Display * ndpy, int screen, Drawable drawable)$/;"	f
uniDRIGetClientDriverName	./tests/ttmtest/src/xf86dri.c	/^uniDRIGetClientDriverName(dpy, screen, ddxDriverMajorVersion,$/;"	f
uniDRIGetDeviceInfo	./tests/ttmtest/src/xf86dri.c	/^uniDRIGetDeviceInfo(dpy, screen, hFrameBuffer,$/;"	f
uniDRIGetDrawableInfo	./tests/ttmtest/src/xf86dri.c	/^uniDRIGetDrawableInfo(Display * dpy, int screen, Drawable drawable,$/;"	f
uniDRIOpenConnection	./tests/ttmtest/src/xf86dri.c	/^uniDRIOpenConnection(dpy, screen, hSAREA, busIdString)$/;"	f
uniDRIQueryDirectRenderingCapable	./tests/ttmtest/src/xf86dri.c	/^uniDRIQueryDirectRenderingCapable(dpy, screen, isCapable)$/;"	f
uniDRIQueryVersion	./tests/ttmtest/src/xf86dri.c	/^uniDRIQueryVersion(dpy, majorVersion, minorVersion, patchVersion)$/;"	f
unique	./include/drm/drm.h	/^	char *unique;	  \/**< Unique name for driver instantiation *\/$/;"	m	struct:drm_unique
unique_len	./include/drm/drm.h	/^	size_t unique_len;	  \/**< Length of unique *\/$/;"	m	struct:drm_unique
unused	./include/drm/drm.h	/^	int unused;$/;"	m	struct:drm_block
unused1	./include/drm/i915_drm.h	/^	__u32 unused1, unused2, unused3;$/;"	m	struct:_drm_i915_sarea
unused2	./include/drm/i915_drm.h	/^	__u32 unused1, unused2, unused3;$/;"	m	struct:_drm_i915_sarea
unused3	./include/drm/i915_drm.h	/^	__u32 unused1, unused2, unused3;$/;"	m	struct:_drm_i915_sarea
unused_bo_handle	./include/drm/i915_drm.h	/^	__u32 unused_bo_handle;$/;"	m	struct:_drm_i915_sarea
unused_handle	./include/drm/i915_drm.h	/^	drm_handle_t unused_handle;$/;"	m	struct:_drm_i915_sarea
update_dist	./xf86drmHash.c	/^static void update_dist(int count)$/;"	f	file:
usage	./intel/test_decode.c	/^usage(void)$/;"	f	file:
usage	./tests/modetest/modetest.c	/^void usage(char *name)$/;"	f
usage	./tests/vbltest/vbltest.c	/^static void usage(char *name)$/;"	f	file:
usec	./tests/drmstat.c	/^static double usec(struct timeval *end, struct timeval *start)$/;"	f	file:
usec_timeout	./include/drm/r128_drm.h	/^	int usec_timeout;$/;"	m	struct:drm_r128_init
usec_timeout	./include/drm/radeon_drm.h	/^	int usec_timeout;$/;"	m	struct:drm_radeon_init
used	./include/drm/drm.h	/^	int used;		       \/**< Amount of buffer in use (for DMA) *\/$/;"	m	struct:drm_buf_pub
used	./include/drm/i810_drm.h	/^	int used;		\/* nr bytes in use *\/$/;"	m	struct:_drm_i810_copy_t
used	./include/drm/i810_drm.h	/^	int used;		\/* nr bytes in use *\/$/;"	m	struct:_drm_i810_mc
used	./include/drm/i810_drm.h	/^	int used;		\/* nr bytes in use *\/$/;"	m	struct:_drm_i810_vertex
used	./include/drm/i830_drm.h	/^	int used;		\/* nr bytes in use *\/$/;"	m	struct:_drm_i830_copy_t
used	./include/drm/i830_drm.h	/^	int used;		\/* nr bytes in use *\/$/;"	m	struct:_drm_i830_vertex
used	./include/drm/i915_drm.h	/^	int used;		\/* nr bytes in use *\/$/;"	m	struct:drm_i915_batchbuffer
used	./include/drm/mach64_drm.h	/^	unsigned long used;	\/* Number of bytes in buffer *\/$/;"	m	struct:drm_mach64_vertex
used	./include/drm/mga_drm.h	/^	int used;		\/* bytes in use *\/$/;"	m	struct:drm_mga_vertex
used	./xf86drm.h	/^    int              used;	  \/**< Amount of buffer in use (for DMA) *\/$/;"	m	struct:_drmBuf
used_as_reloc_target	./intel/intel_bufmgr_gem.c	/^	bool used_as_reloc_target;$/;"	m	struct:_drm_intel_bo_gem	file:
used_size	./include/drm/vmwgfx_drm.h	/^	uint32_t used_size;$/;"	m	struct:drm_vmw_fifo_debug_arg
user	./nouveau/nouveau_private.h	/^	int user;$/;"	m	struct:nouveau_bo_priv
user_data	./include/drm/drm.h	/^	__u64 user_data;$/;"	m	struct:drm_event_vblank
user_data	./include/drm/drm_mode.h	/^	__u64 user_data;$/;"	m	struct:drm_mode_crtc_page_flip
user_priv	./include/drm/nouveau_drm.h	/^	uint64_t user_priv;$/;"	m	struct:drm_nouveau_gem_pushbuf_bo
user_private	./nouveau/nouveau_channel.h	/^	void *user_private;$/;"	m	struct:nouveau_channel
val	./include/drm/via_drm.h	/^	__u32 val;$/;"	m	struct:_drm_via_futex
valid	./include/drm/nouveau_drm.h	/^	uint32_t valid;$/;"	m	struct:drm_nouveau_gem_pushbuf_bo_presumed
valid_domains	./include/drm/nouveau_drm.h	/^	uint32_t valid_domains;$/;"	m	struct:drm_nouveau_gem_pushbuf_bo
validate_index	./intel/intel_bufmgr_gem.c	/^	int validate_index;$/;"	m	struct:_drm_intel_bo_gem	file:
validated	./intel/intel_bufmgr_fake.c	/^	int is_static, validated;$/;"	m	struct:_drm_intel_bo_fake	file:
value	./include/drm/drm.h	/^		unsigned long value;$/;"	m	struct:drm_stats::__anon72
value	./include/drm/drm.h	/^	__u64 value;$/;"	m	struct:drm_get_cap
value	./include/drm/drm_mode.h	/^	__u64 value;$/;"	m	struct:drm_mode_connector_set_property
value	./include/drm/drm_mode.h	/^	__u64 value;$/;"	m	struct:drm_mode_property_enum
value	./include/drm/i830_drm.h	/^	int *value;$/;"	m	struct:drm_i830_getparam
value	./include/drm/i830_drm.h	/^	int value;$/;"	m	struct:drm_i830_setparam
value	./include/drm/i915_drm.h	/^	int *value;$/;"	m	struct:drm_i915_getparam
value	./include/drm/i915_drm.h	/^	int value;$/;"	m	struct:drm_i915_setparam
value	./include/drm/mach64_drm.h	/^	void *value;$/;"	m	struct:drm_mach64_getparam
value	./include/drm/mga_drm.h	/^	void *value;$/;"	m	struct:drm_mga_getparam
value	./include/drm/nouveau_drm.h	/^	uint64_t value;$/;"	m	struct:drm_nouveau_getparam
value	./include/drm/nouveau_drm.h	/^	uint64_t value;$/;"	m	struct:drm_nouveau_setparam
value	./include/drm/r128_drm.h	/^	void *value;$/;"	m	struct:drm_r128_getparam
value	./include/drm/radeon_drm.h	/^	__s64 value;$/;"	m	struct:drm_radeon_setparam
value	./include/drm/radeon_drm.h	/^	uint64_t		value;$/;"	m	struct:drm_radeon_info
value	./include/drm/radeon_drm.h	/^	void *value;$/;"	m	struct:drm_radeon_getparam
value	./include/drm/savage_drm.h	/^		unsigned int value;$/;"	m	struct:drm_savage_cmd_header::__anon30
value	./include/drm/vmwgfx_drm.h	/^	uint64_t value;$/;"	m	struct:drm_vmw_getparam_arg
value	./omap/omap_drm.h	/^	uint64_t value;			\/* in (set_param), out (get_param) *\/$/;"	m	struct:drm_omap_param
value	./radeon/bof.h	/^	void		*value;$/;"	m	struct:bof
value	./xf86drm.h	/^	unsigned long value;	     \/**< Value from kernel *\/$/;"	m	struct:_drmStats::__anon1
value	./xf86drmHash.c	/^    void              *value;$/;"	m	struct:HashBucket	file:
value	./xf86drmSL.c	/^    void              *value;$/;"	m	struct:SLEntry	file:
values	./xf86drmMode.h	/^	uint64_t *values; \/\/ store the blob lengths$/;"	m	struct:_drmModeProperty
values_ptr	./include/drm/drm_mode.h	/^	__u64 values_ptr; \/* values and blob lengths *\/$/;"	m	struct:drm_mode_get_property
vb_addr	./include/drm/savage_drm.h	/^	unsigned int *vb_addr;$/;"	m	struct:drm_savage_cmdbuf
vb_size	./include/drm/savage_drm.h	/^	unsigned int vb_size;	\/* size of client vertex buffer in bytes *\/$/;"	m	struct:drm_savage_cmdbuf
vb_stride	./include/drm/savage_drm.h	/^	unsigned int vb_stride;	\/* stride of vertices in 32bit words *\/$/;"	m	struct:drm_savage_cmdbuf
vbl_count	./tests/vbltest/vbltest.c	/^	unsigned int vbl_count;$/;"	m	struct:vbl_info	file:
vbl_info	./tests/vbltest/vbltest.c	/^struct vbl_info {$/;"	s	file:
vblank_handler	./tests/vbltest/vbltest.c	/^static void vblank_handler(int fd, unsigned int frame, unsigned int sec,$/;"	f	file:
vblank_handler	./xf86drm.h	/^	void (*vblank_handler)(int fd,$/;"	m	struct:_drmEventContext
vc_format	./include/drm/r128_drm.h	/^	unsigned int vc_format;$/;"	m	struct:drm_r128_sarea
vc_format	./include/drm/radeon_drm.h	/^	unsigned int vc_format;	\/* vertex format *\/$/;"	m	struct:__anon53
vc_format	./include/drm/radeon_drm.h	/^	unsigned int vc_format;$/;"	m	struct:__anon55
vdisplay	./include/drm/drm_mode.h	/^	__u16 vdisplay, vsync_start, vsync_end, vtotal, vscan;$/;"	m	struct:drm_mode_modeinfo
vdisplay	./xf86drmMode.h	/^	uint16_t vdisplay, vsync_start, vsync_end, vtotal, vscan;$/;"	m	struct:_drmModeModeInfo
veclinear	./include/drm/radeon_drm.h	/^	} veclinear;$/;"	m	union:__anon31	typeref:struct:__anon31::__anon36
vectors	./include/drm/radeon_drm.h	/^	} vectors;$/;"	m	union:__anon31	typeref:struct:__anon31::__anon35
verbose	./xf86drm.h	/^	int           verbose;       \/**< Suggest only in verbose output *\/$/;"	m	struct:_drmStats::__anon1
version	./include/drm/drm.h	/^	struct drm_version *version;$/;"	m	struct:drm_list	typeref:struct:drm_list::drm_version
version	./include/drm/vmwgfx_drm.h	/^	 uint32_t version;$/;"	m	struct:drm_vmw_execbuf_arg
version	./intel/intel_debug.h	/^	uint32_t version;$/;"	m	struct:intel_debug_handshake
version	./xf86drm.h	/^	int version;$/;"	m	struct:_drmEventContext
version_major	./include/drm/drm.h	/^	int version_major;	  \/**< Major version *\/$/;"	m	struct:drm_version
version_major	./xf86drm.h	/^    int     version_major;        \/**< Major version *\/$/;"	m	struct:_drmVersion
version_minor	./include/drm/drm.h	/^	int version_minor;	  \/**< Minor version *\/$/;"	m	struct:drm_version
version_minor	./xf86drm.h	/^    int     version_minor;        \/**< Minor version *\/$/;"	m	struct:_drmVersion
version_patchlevel	./include/drm/drm.h	/^	int version_patchlevel;	  \/**< Patch level *\/$/;"	m	struct:drm_version
version_patchlevel	./xf86drm.h	/^    int     version_patchlevel;   \/**< Patch level *\/$/;"	m	struct:_drmVersion
vertexPrim	./include/drm/via_drm.h	/^	int vertexPrim;$/;"	m	struct:_drm_via_sarea
vertex_prim	./include/drm/i810_drm.h	/^	int vertex_prim;$/;"	m	struct:_drm_i810_sarea
vertex_prim	./include/drm/i830_drm.h	/^	int vertex_prim;$/;"	m	struct:_drm_i830_sarea
vertsize	./include/drm/mach64_drm.h	/^	unsigned int vertsize;$/;"	m	struct:drm_mach64_sarea
vertsize	./include/drm/mga_drm.h	/^	unsigned int vertsize;$/;"	m	struct:_drm_mga_sarea
vertsize	./include/drm/r128_drm.h	/^	unsigned int vertsize;$/;"	m	struct:drm_r128_sarea
vertsize	./include/drm/radeon_drm.h	/^	unsigned int vertsize;$/;"	m	struct:__anon55
via_irq_seq_type_t	./include/drm/via_drm.h	/^} via_irq_seq_type_t;$/;"	t	typeref:enum:__anon69
virt	./include/drm/drm.h	/^	void *virt;$/;"	m	struct:drm_buf_map
virt	./intel/intel_bufmgr.h	/^	void *virt;$/;"	m	struct:_drm_intel_bo
virtual	./intel/intel_bufmgr_fake.c	/^	void *virtual;$/;"	m	struct:_bufmgr_fake	file:
virtual	./intel/intel_bufmgr_fake.c	/^	void *virtual;$/;"	m	struct:block	file:
virtualX	./include/drm/i915_drm.h	/^	int virtualX, virtualY;$/;"	m	struct:_drm_i915_sarea
virtualY	./include/drm/i915_drm.h	/^	int virtualX, virtualY;$/;"	m	struct:_drm_i915_sarea
visualInfo	./tests/ttmtest/src/ttmtest.c	/^    XVisualInfo visualInfo;$/;"	m	struct:__anon90	file:
vm_gart_size	./nouveau/nouveau_device.h	/^	uint64_t vm_gart_size;$/;"	m	struct:nouveau_device
vm_vram_base	./nouveau/nouveau_device.h	/^	uint64_t vm_vram_base;$/;"	m	struct:nouveau_device
vm_vram_size	./nouveau/nouveau_device.h	/^	uint64_t vm_vram_size;$/;"	m	struct:nouveau_device
vma_cache	./intel/intel_bufmgr_gem.c	/^	drmMMListHead vma_cache;$/;"	m	struct:_drm_intel_bufmgr_gem	file:
vma_count	./intel/intel_bufmgr_gem.c	/^	int vma_count, vma_open, vma_max;$/;"	m	struct:_drm_intel_bufmgr_gem	file:
vma_list	./intel/intel_bufmgr_gem.c	/^	drmMMListHead vma_list;$/;"	m	struct:_drm_intel_bo_gem	file:
vma_max	./intel/intel_bufmgr_gem.c	/^	int vma_count, vma_open, vma_max;$/;"	m	struct:_drm_intel_bufmgr_gem	file:
vma_open	./intel/intel_bufmgr_gem.c	/^	int vma_count, vma_open, vma_max;$/;"	m	struct:_drm_intel_bufmgr_gem	file:
vmwgfx_bo	./libkms/vmwgfx.c	/^struct vmwgfx_bo$/;"	s	file:
vmwgfx_bo_create	./libkms/vmwgfx.c	/^vmwgfx_bo_create(struct kms_driver *kms,$/;"	f	file:
vmwgfx_bo_destroy	./libkms/vmwgfx.c	/^vmwgfx_bo_destroy(struct kms_bo *_bo)$/;"	f	file:
vmwgfx_bo_get_prop	./libkms/vmwgfx.c	/^vmwgfx_bo_get_prop(struct kms_bo *bo, unsigned key, unsigned *out)$/;"	f	file:
vmwgfx_bo_map	./libkms/vmwgfx.c	/^vmwgfx_bo_map(struct kms_bo *_bo, void **out)$/;"	f	file:
vmwgfx_bo_unmap	./libkms/vmwgfx.c	/^vmwgfx_bo_unmap(struct kms_bo *_bo)$/;"	f	file:
vmwgfx_create	./libkms/vmwgfx.c	/^vmwgfx_create(int fd, struct kms_driver **out)$/;"	f
vmwgfx_destroy	./libkms/vmwgfx.c	/^vmwgfx_destroy(struct kms_driver *kms)$/;"	f	file:
vmwgfx_get_prop	./libkms/vmwgfx.c	/^vmwgfx_get_prop(struct kms_driver *kms, unsigned key, unsigned *out)$/;"	f	file:
vor	./include/drm/nouveau_drm.h	/^	uint32_t vor;$/;"	m	struct:drm_nouveau_gem_pushbuf_reloc
vpu	./include/drm/radeon_drm.h	/^	} vpu;$/;"	m	union:__anon39	typeref:struct:__anon39::__anon42
vram	./nouveau/nouveau_channel.h	/^	struct nouveau_grobj *vram;$/;"	m	struct:nouveau_channel	typeref:struct:nouveau_channel::nouveau_grobj
vram_available	./include/drm/nouveau_drm.h	/^	uint64_t vram_available;$/;"	m	struct:drm_nouveau_gem_pushbuf
vram_limit	./include/drm/radeon_drm.h	/^	uint64_t		vram_limit;$/;"	m	struct:drm_radeon_cs
vram_limit	./radeon/radeon_cs_int.h	/^    int32_t vram_limit, gart_limit;$/;"	m	struct:radeon_cs_manager
vram_size	./include/drm/radeon_drm.h	/^	uint64_t	vram_size;$/;"	m	struct:drm_radeon_gem_info
vram_visible	./include/drm/radeon_drm.h	/^	uint64_t	vram_visible;$/;"	m	struct:drm_radeon_gem_info
vram_write_used	./radeon/radeon_cs_int.h	/^    int32_t vram_write_used, gart_write_used;$/;"	m	struct:radeon_cs_manager
vrefresh	./include/drm/drm_mode.h	/^	__u32 vrefresh;$/;"	m	struct:drm_mode_modeinfo
vrefresh	./xf86drmMode.h	/^	uint32_t vrefresh;$/;"	m	struct:_drmModeModeInfo
vscan	./include/drm/drm_mode.h	/^	__u16 vdisplay, vsync_start, vsync_end, vtotal, vscan;$/;"	m	struct:drm_mode_modeinfo
vscan	./xf86drmMode.h	/^	uint16_t vdisplay, vsync_start, vsync_end, vtotal, vscan;$/;"	m	struct:_drmModeModeInfo
vsync_end	./include/drm/drm_mode.h	/^	__u16 vdisplay, vsync_start, vsync_end, vtotal, vscan;$/;"	m	struct:drm_mode_modeinfo
vsync_end	./xf86drmMode.h	/^	uint16_t vdisplay, vsync_start, vsync_end, vtotal, vscan;$/;"	m	struct:_drmModeModeInfo
vsync_start	./include/drm/drm_mode.h	/^	__u16 vdisplay, vsync_start, vsync_end, vtotal, vscan;$/;"	m	struct:drm_mode_modeinfo
vsync_start	./xf86drmMode.h	/^	uint16_t vdisplay, vsync_start, vsync_end, vtotal, vscan;$/;"	m	struct:_drmModeModeInfo
vtotal	./include/drm/drm_mode.h	/^	__u16 vdisplay, vsync_start, vsync_end, vtotal, vscan;$/;"	m	struct:drm_mode_modeinfo
vtotal	./xf86drmMode.h	/^	uint16_t vdisplay, vsync_start, vsync_end, vtotal, vscan;$/;"	m	struct:_drmModeModeInfo
w	./include/drm/i810_drm.h	/^	unsigned int w;$/;"	m	struct:_drm_i810_init
w	./include/drm/i810_drm.h	/^	unsigned int w;$/;"	m	struct:_drm_i810_pre12_init
w	./include/drm/i830_drm.h	/^	unsigned int w;$/;"	m	struct:_drm_i830_init
w	./include/drm/i915_drm.h	/^	unsigned int w;$/;"	m	struct:_drm_i915_init
w	./include/drm/mach64_drm.h	/^	int x, y, w, h;$/;"	m	struct:drm_mach64_clear
w	./include/drm/vmwgfx_drm.h	/^	uint32_t w;$/;"	m	struct:drm_vmw_rect
w	./tests/modetest/modetest.c	/^	uint32_t w, h;$/;"	m	struct:plane	file:
wait	./include/drm/radeon_drm.h	/^	} wait;$/;"	m	union:__anon31	typeref:struct:__anon31::__anon38
wait	./include/drm/radeon_drm.h	/^	} wait;$/;"	m	union:__anon39	typeref:struct:__anon39::__anon46
wait	./include/drm/via_drm.h	/^	int wait;$/;"	m	struct:_drm_via_cmdbuf_size
wait_event	./tests/auth.c	/^static void wait_event(int pipe, enum auth_event expected_event)$/;"	f	file:
wait_event	./tests/lock.c	/^wait_event(int pipe, enum auth_event expected_event)$/;"	f	file:
warp_offset	./include/drm/mga_drm.h	/^	unsigned long warp_offset;$/;"	m	struct:drm_mga_init
warp_pipe	./include/drm/mga_drm.h	/^	unsigned int warp_pipe;$/;"	m	struct:_drm_mga_sarea
wflag	./include/drm/mga_drm.h	/^	unsigned int wflag;$/;"	m	struct:__anon14
width	./include/drm/drm_mode.h	/^	__u32 width, height;$/;"	m	struct:drm_mode_fb_cmd
width	./include/drm/drm_mode.h	/^	__u32 width, height;$/;"	m	struct:drm_mode_fb_cmd2
width	./include/drm/drm_mode.h	/^	__u32 width;$/;"	m	struct:drm_mode_cursor
width	./include/drm/drm_mode.h	/^        __u32 width;$/;"	m	struct:drm_mode_create_dumb
width	./include/drm/drm_sarea.h	/^	unsigned int width;$/;"	m	struct:drm_sarea_frame
width	./include/drm/i915_drm.h	/^	int width, height;      \/* screen size in pixels *\/$/;"	m	struct:_drm_i915_sarea
width	./include/drm/mach64_drm.h	/^	unsigned short width, height;$/;"	m	struct:drm_mach64_blit
width	./include/drm/r128_drm.h	/^	unsigned short width, height;$/;"	m	struct:drm_r128_blit
width	./include/drm/radeon_drm.h	/^	int width;		\/* Texture image coordinates *\/$/;"	m	struct:drm_radeon_texture
width	./include/drm/radeon_drm.h	/^	unsigned int width, height;$/;"	m	struct:drm_radeon_tex_image
width	./include/drm/vmwgfx_drm.h	/^	uint32_t width;$/;"	m	struct:drm_vmw_control_stream_arg
width	./include/drm/vmwgfx_drm.h	/^	uint32_t width;$/;"	m	struct:drm_vmw_size
width	./omap/omap_drm.h	/^		uint16_t width;$/;"	m	struct:omap_gem_size::__anon9
width	./xf86drmMode.h	/^	uint32_t width, height;$/;"	m	struct:_drmModeCrtc
width	./xf86drmMode.h	/^	uint32_t width, height;$/;"	m	struct:_drmModeFB
window_xy_offset	./include/drm/r128_drm.h	/^	unsigned int window_xy_offset;$/;"	m	struct:__anon19
wrap	./include/drm/mga_drm.h	/^	unsigned int wrap;	\/* Primary DMA wrap count            *\/$/;"	m	struct:__anon17
write_domain	./include/drm/i915_drm.h	/^	__u32 write_domain;$/;"	m	struct:drm_i915_gem_relocation_entry
write_domain	./include/drm/i915_drm.h	/^	__u32 write_domain;$/;"	m	struct:drm_i915_gem_set_domain
write_domain	./include/drm/radeon_drm.h	/^	uint32_t		write_domain;$/;"	m	struct:drm_radeon_cs_reloc
write_domain	./include/drm/radeon_drm.h	/^	uint32_t	write_domain;$/;"	m	struct:drm_radeon_gem_set_domain
write_domain	./intel/intel_bufmgr_fake.c	/^	uint32_t write_domain;$/;"	m	struct:_drm_intel_bo_fake	file:
write_domain	./intel/intel_bufmgr_fake.c	/^	uint32_t write_domain;$/;"	m	struct:fake_buffer_reloc	file:
write_domain	./radeon/radeon_cs.h	/^    uint32_t            write_domain;$/;"	m	struct:radeon_cs_reloc
write_domain	./radeon/radeon_cs_gem.c	/^    uint32_t    write_domain;$/;"	m	struct:cs_reloc_gem	file:
write_domain	./radeon/radeon_cs_int.h	/^    uint32_t write_domain;$/;"	m	struct:radeon_cs_space_check
write_domains	./include/drm/nouveau_drm.h	/^	uint32_t write_domains;$/;"	m	struct:drm_nouveau_gem_pushbuf_bo
write_marker	./nouveau/nouveau_private.h	/^	int write_marker;$/;"	m	struct:nouveau_bo_priv
x	./include/drm/drm_mode.h	/^	__s32 x;$/;"	m	struct:drm_mode_cursor
x	./include/drm/drm_mode.h	/^	__u32 x, y; \/**< Position on the frameuffer *\/$/;"	m	struct:drm_mode_crtc
x	./include/drm/drm_sarea.h	/^	unsigned int x;$/;"	m	struct:drm_sarea_frame
x	./include/drm/mach64_drm.h	/^	int x, y, w, h;$/;"	m	struct:drm_mach64_clear
x	./include/drm/mach64_drm.h	/^	unsigned short x, y;$/;"	m	struct:drm_mach64_blit
x	./include/drm/r128_drm.h	/^	int *x;$/;"	m	struct:drm_r128_depth
x	./include/drm/r128_drm.h	/^	unsigned short x, y;$/;"	m	struct:drm_r128_blit
x	./include/drm/radeon_drm.h	/^	unsigned int x, y;	\/* Blit coordinates *\/$/;"	m	struct:drm_radeon_tex_image
x	./include/drm/vmwgfx_drm.h	/^	int32_t x;$/;"	m	struct:drm_vmw_rect
x	./xf86drmMode.h	/^	uint32_t x, y; \/**< Position on the framebuffer *\/$/;"	m	struct:_drmModeCrtc
x	./xf86drmMode.h	/^	uint32_t x, y;$/;"	m	struct:_drmModePlane
x1	./include/drm/drm.h	/^	unsigned short x1;$/;"	m	struct:drm_clip_rect
x2	./include/drm/drm.h	/^	unsigned short x2;$/;"	m	struct:drm_clip_rect
xXF86DRIAuthConnectionReply	./tests/ttmtest/src/xf86dristr.h	/^} xXF86DRIAuthConnectionReply;$/;"	t	typeref:struct:__anon82
xXF86DRIAuthConnectionReq	./tests/ttmtest/src/xf86dristr.h	/^} xXF86DRIAuthConnectionReq;$/;"	t	typeref:struct:_XF86DRIAuthConnection
xXF86DRICloseConnectionReq	./tests/ttmtest/src/xf86dristr.h	/^} xXF86DRICloseConnectionReq;$/;"	t	typeref:struct:_XF86DRICloseConnection
xXF86DRICloseFullScreenReply	./tests/ttmtest/src/xf86dristr.h	/^} xXF86DRICloseFullScreenReply;$/;"	t	typeref:struct:__anon89
xXF86DRICloseFullScreenReq	./tests/ttmtest/src/xf86dristr.h	/^} xXF86DRICloseFullScreenReq;$/;"	t	typeref:struct:_XF86DRICloseFullScreen
xXF86DRICreateContextReply	./tests/ttmtest/src/xf86dristr.h	/^} xXF86DRICreateContextReply;$/;"	t	typeref:struct:__anon84
xXF86DRICreateContextReq	./tests/ttmtest/src/xf86dristr.h	/^} xXF86DRICreateContextReq;$/;"	t	typeref:struct:_XF86DRICreateContext
xXF86DRICreateDrawableReply	./tests/ttmtest/src/xf86dristr.h	/^} xXF86DRICreateDrawableReply;$/;"	t	typeref:struct:__anon85
xXF86DRICreateDrawableReq	./tests/ttmtest/src/xf86dristr.h	/^} xXF86DRICreateDrawableReq;$/;"	t	typeref:struct:_XF86DRICreateDrawable
xXF86DRIDestroyContextReq	./tests/ttmtest/src/xf86dristr.h	/^} xXF86DRIDestroyContextReq;$/;"	t	typeref:struct:_XF86DRIDestroyContext
xXF86DRIDestroyDrawableReq	./tests/ttmtest/src/xf86dristr.h	/^} xXF86DRIDestroyDrawableReq;$/;"	t	typeref:struct:_XF86DRIDestroyDrawable
xXF86DRIGetClientDriverNameReply	./tests/ttmtest/src/xf86dristr.h	/^} xXF86DRIGetClientDriverNameReply;$/;"	t	typeref:struct:__anon83
xXF86DRIGetClientDriverNameReq	./tests/ttmtest/src/xf86dristr.h	/^} xXF86DRIGetClientDriverNameReq;$/;"	t	typeref:struct:_XF86DRIGetClientDriverName
xXF86DRIGetDeviceInfoReply	./tests/ttmtest/src/xf86dristr.h	/^} xXF86DRIGetDeviceInfoReply;$/;"	t	typeref:struct:__anon87
xXF86DRIGetDeviceInfoReq	./tests/ttmtest/src/xf86dristr.h	/^} xXF86DRIGetDeviceInfoReq;$/;"	t	typeref:struct:_XF86DRIGetDeviceInfo
xXF86DRIGetDrawableInfoReply	./tests/ttmtest/src/xf86dristr.h	/^} xXF86DRIGetDrawableInfoReply;$/;"	t	typeref:struct:__anon86
xXF86DRIGetDrawableInfoReq	./tests/ttmtest/src/xf86dristr.h	/^} xXF86DRIGetDrawableInfoReq;$/;"	t	typeref:struct:_XF86DRIGetDrawableInfo
xXF86DRIOpenConnectionReply	./tests/ttmtest/src/xf86dristr.h	/^} xXF86DRIOpenConnectionReply;$/;"	t	typeref:struct:__anon81
xXF86DRIOpenConnectionReq	./tests/ttmtest/src/xf86dristr.h	/^} xXF86DRIOpenConnectionReq;$/;"	t	typeref:struct:_XF86DRIOpenConnection
xXF86DRIOpenFullScreenReply	./tests/ttmtest/src/xf86dristr.h	/^} xXF86DRIOpenFullScreenReply;$/;"	t	typeref:struct:__anon88
xXF86DRIOpenFullScreenReq	./tests/ttmtest/src/xf86dristr.h	/^} xXF86DRIOpenFullScreenReq;$/;"	t	typeref:struct:_XF86DRIOpenFullScreen
xXF86DRIQueryDirectRenderingCapableReply	./tests/ttmtest/src/xf86dristr.h	/^} xXF86DRIQueryDirectRenderingCapableReply;$/;"	t	typeref:struct:__anon80
xXF86DRIQueryDirectRenderingCapableReq	./tests/ttmtest/src/xf86dristr.h	/^} xXF86DRIQueryDirectRenderingCapableReq;$/;"	t	typeref:struct:_XF86DRIQueryDirectRenderingCapable
xXF86DRIQueryVersionReply	./tests/ttmtest/src/xf86dristr.h	/^} xXF86DRIQueryVersionReply;$/;"	t	typeref:struct:__anon79
xXF86DRIQueryVersionReq	./tests/ttmtest/src/xf86dristr.h	/^} xXF86DRIQueryVersionReq;$/;"	t	typeref:struct:_XF86DRIQueryVersion
xf86ConfigDRI	./tests/drmstat.c	/^int xf86ConfigDRI[10];$/;"	v
xf86VDrvMsgVerb	./tests/drmstat.c	/^xf86VDrvMsgVerb(int scrnIndex, int type, int verb, const char *format,$/;"	f
xf86dri_extension_hooks	./tests/ttmtest/src/xf86dri.c	/^static \/* const *\/ XExtensionHooks xf86dri_extension_hooks = {$/;"	v	file:
xf86dri_extension_name	./tests/ttmtest/src/xf86dri.c	/^static char xf86dri_extension_name[] = XF86DRINAME;$/;"	v	file:
xf86dri_info	./tests/ttmtest/src/xf86dri.c	/^static XExtensionInfo *xf86dri_info = &_xf86dri_info_data;$/;"	v	file:
xhot	./include/drm/vmwgfx_drm.h	/^	int32_t xhot;$/;"	m	struct:drm_vmw_cursor_bypass_arg
xpos	./include/drm/vmwgfx_drm.h	/^	int32_t xpos;$/;"	m	struct:drm_vmw_cursor_bypass_arg
y	./include/drm/drm_mode.h	/^	__s32 y;$/;"	m	struct:drm_mode_cursor
y	./include/drm/drm_mode.h	/^	__u32 x, y; \/**< Position on the frameuffer *\/$/;"	m	struct:drm_mode_crtc
y	./include/drm/drm_sarea.h	/^	unsigned int y;$/;"	m	struct:drm_sarea_frame
y	./include/drm/mach64_drm.h	/^	int x, y, w, h;$/;"	m	struct:drm_mach64_clear
y	./include/drm/mach64_drm.h	/^	unsigned short x, y;$/;"	m	struct:drm_mach64_blit
y	./include/drm/r128_drm.h	/^	int *y;$/;"	m	struct:drm_r128_depth
y	./include/drm/r128_drm.h	/^	unsigned short x, y;$/;"	m	struct:drm_r128_blit
y	./include/drm/radeon_drm.h	/^	unsigned int x, y;	\/* Blit coordinates *\/$/;"	m	struct:drm_radeon_tex_image
y	./include/drm/vmwgfx_drm.h	/^	int32_t y;$/;"	m	struct:drm_vmw_rect
y	./xf86drmMode.h	/^	uint32_t x, y; \/**< Position on the framebuffer *\/$/;"	m	struct:_drmModeCrtc
y	./xf86drmMode.h	/^	uint32_t x, y;$/;"	m	struct:_drmModePlane
y1	./include/drm/drm.h	/^	unsigned short y1;$/;"	m	struct:drm_clip_rect
y2	./include/drm/drm.h	/^	unsigned short y2;$/;"	m	struct:drm_clip_rect
ydir	./include/drm/mga_drm.h	/^	int height, ydir;	\/* flip image vertically *\/$/;"	m	struct:_drm_mga_blit
yhot	./include/drm/vmwgfx_drm.h	/^	int32_t yhot;$/;"	m	struct:drm_vmw_cursor_bypass_arg
ypos	./include/drm/vmwgfx_drm.h	/^	int32_t ypos;$/;"	m	struct:drm_vmw_cursor_bypass_arg
z_cntl	./include/drm/mach64_drm.h	/^	unsigned int z_cntl;$/;"	m	struct:__anon59
z_off_pitch	./include/drm/mach64_drm.h	/^	unsigned int z_off_pitch;$/;"	m	struct:__anon59
z_offset_c	./include/drm/r128_drm.h	/^	unsigned int z_offset_c;$/;"	m	struct:__anon19
z_pitch_c	./include/drm/r128_drm.h	/^	unsigned int z_pitch_c;$/;"	m	struct:__anon19
z_sten_cntl_c	./include/drm/r128_drm.h	/^	unsigned int z_sten_cntl_c;$/;"	m	struct:__anon19
zx_xXF86DRIAuthConnectionReply	./tests/ttmtest/src/xf86dristr.h	164;"	d
