2024.2:
 * Version 1.0 (Rev. 30)
 * General: Expansion ROM GUI, legacy PCI Express Endpoint device port type updated
 * General: XCAU7P Device updates
 * Revision change in one or more subcores

2024.1.2:
 * Version 1.0 (Rev. 29)
 * No changes

2024.1.1:
 * Version 1.0 (Rev. 29)
 * Revision change in one or more subcores

2024.1:
 * Version 1.0 (Rev. 28)
 * General: IP packaging adjustments to address warnings from IP Packager integrity check
 * General: Device support added for xczu49dr_se,xaau7p
 * Revision change in one or more subcores

2023.2.2:
 * Version 1.0 (Rev. 27)
 * Revision change in one or more subcores

2023.2.1:
 * Version 1.0 (Rev. 26)
 * General: Added XAZU3TEG device support
 * Revision change in one or more subcores

2023.2:
 * Version 1.0 (Rev. 25)
 * Bug Fix: Remove redundant clock group constraints
 * Other: Rebrand to AMD copyright information
 * Revision change in one or more subcores

2023.1.2:
 * Version 1.0 (Rev. 24)
 * No changes

2023.1.1:
 * Version 1.0 (Rev. 24)
 * No changes

2023.1:
 * Version 1.0 (Rev. 24)
 * General: Added XAAU10P, XAAU15P device support
 * Revision change in one or more subcores

2022.2.2:
 * Version 1.0 (Rev. 23)
 * General: Added XCZU3TEG, XCZU3TCG device support

2022.2.1:
 * Version 1.0 (Rev. 22)
 * Revision change in one or more subcores

2022.2:
 * Version 1.0 (Rev. 21)
 * General: stage1 pblock updated for rfsoc devices.
 * Revision change in one or more subcores

2022.1.2:
 * Version 1.0 (Rev. 20)
 * No changes

2022.1.1:
 * Version 1.0 (Rev. 20)
 * General: Added xcvu2p device support.

2022.1:
 * Version 1.0 (Rev. 19)
 * Feature Enhancement: Updated pclk constraints for Gen3x8 configuration in IP XDC
 * Feature Enhancement: GTWizard IP revision changed to 13
 * Revision change in one or more subcores

2021.2.2:
 * Version 1.0 (Rev. 18)
 * Feature Enhancement: Added xc9avn device support

2021.2.1:
 * Version 1.0 (Rev. 17)
 * Feature Enhancement: Added CLOCK_DELAY_GROUP constraints

2021.2:
 * Version 1.0 (Rev. 16)
 * Feature Enhancement: Added enable_clock_delay_grp parameter to disable CLOCK_DELAY_GROUP constraints
 * Revision change in one or more subcores

2021.1.1:
 * Version 1.0 (Rev. 15)
 * Revision change in one or more subcores

2021.1:
 * Version 1.0 (Rev. 14)
 * General: Added xcux35,xcvu19p_CIV,xcvu31p_CIV and xcvu45p_CIV device support.
 * General: Fixed TIMING 38-3 warnings and updated multi cycle path constraints.
 * Revision change in one or more subcores

2020.3:
 * Version 1.0 (Rev. 13)
 * General: Added xqzu4xdr device support.
 * Revision change in one or more subcores

2020.2.2:
 * Version 1.0 (Rev. 12)
 * General: Added xcvu35p_civ device support.

2020.2.1:
 * Version 1.0 (Rev. 11)
 * Bug Fix: Fixed VU19P gt_channel selection issue
 * Other: Added xcvu47p_civ device support.

2020.2:
 * Version 1.0 (Rev. 10)
 * Bug Fix: Fixed the intermittent config read hang in Bridge Mode Root Port config
 * Bug Fix: Fixed VU19P device support issue
 * Bug Fix: Fixed TXOUTCLK constraining issue, which exists in the last release.
 * Other: Added XCZU43DR and XCVU57P device support.
 * Other: Updated IBUFDS_GTE4 parameters for 250 MHz reference clock designs
 * Other: Fixed few IP related warnings, which do not alter IP functionality.
 * Revision change in one or more subcores

2020.1.1:
 * Version 1.0 (Rev. 9)
 * General: Added device support for XCU devices

2020.1:
 * Version 1.0 (Rev. 8)
 * General: Added a GUI option, in "Debug" tab, to enable store_ltssm logic
 * General: Shared logic not supported in the example design when Tandem is enabled.
 * Revision change in one or more subcores

2019.2.2:
 * Version 1.0 (Rev. 7)
 * Feature Enhancement: Added support for XCVU5xDR, XCVU15P devices

2019.2.1:
 * Version 1.0 (Rev. 6)
 * No changes

2019.2:
 * Version 1.0 (Rev. 6)
 * Bug Fix: ACS control register reserved bits are made Read Only
 * Bug Fix: Changed RBAR Capability register(BAR0) default value
 * Bug Fix: Fixed Legacy Extended config space interface connection issue in example design
 * Feature Enhancement: Added support for XCVU45P, XCVU47P, XCVU19P and Fastnet devices
 * Revision change in one or more subcores

2019.1.3:
 * Version 1.0 (Rev. 5)
 * No changes

2019.1.2:
 * Version 1.0 (Rev. 5)
 * No changes

2019.1.1:
 * Version 1.0 (Rev. 5)
 * No changes

2019.1:
 * Version 1.0 (Rev. 5)
 * Bug Fix: Disabled subsystem vendor ID change for non PF0 case
 * Bug Fix: Removed 0 VFs option per PF when SRIOV is enabled. Each enabled PF should have minimum 4VFs when SRIOV is enabled.
 * Feature Enhancement: Added GUI option to disable the GT channel LOC constraints in GTWizard IP XDC
 * Feature Enhancement: Added GUI option to change message routing parameter-AXISTEN_IF_ENABLE_MSG_ROUTE
 * Revision change in one or more subcores

2018.3.1:
 * Version 1.0 (Rev. 4)
 * No changes

2018.3:
 * Version 1.0 (Rev. 4)
 * Feature Enhancement: Added Mark Debug utility in "Add. Debug Options" page
 * Feature Enhancement: Added Resizable BAR functionality
 * Revision change in one or more subcores

2018.2:
 * Version 1.0 (Rev. 3)
 * Feature Enhancement: Enabled Virtual Channel(VC) Capability by default
 * Revision change in one or more subcores

2018.1:
 * Version 1.0 (Rev. 2)
 * Feature Enhancement: Added tandem support for the xcvu37p device.
 * Other: Added Core Interface Parameters GUI page.
 * Other: Added ATS/PRI support for Endpoint mode in the GUI.
 * Revision change in one or more subcores

2017.4:
 * Version 1.0 (Rev. 1)
 * Feature Enhancement: Added Auto Rx Equalization support in the GT Settings GUI page.
 * Feature Enhancement: added cfg_interrupt_msi_function_number in pcie4_cfg_external_msix interface.
 * Feature Enhancement: Removed naming of the set_clock_groups in the IP level XDC.
 * Feature Enhancement: Removed naming of the create_clock constraints in the IP level XDC.
 * Feature Enhancement: Added clock_delay_group constraints in 512-I/F to fix timing.
 * Revision change in one or more subcores

2017.3:
 * Version 1.0
 * Initial release

(c) Copyright 2017 - 2024 Advanced Micro Devices, Inc. All rights reserved.

This file contains confidential and proprietary information
of AMD and is protected under U.S. and international copyright
and other intellectual property laws.

DISCLAIMER
This disclaimer is not a license and does not grant any
rights to the materials distributed herewith. Except as
otherwise provided in a valid license issued to you by
AMD, and to the maximum extent permitted by applicable
law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
WITH ALL FAULTS, AND AMD HEREBY DISCLAIMS ALL WARRANTIES
AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
(2) AMD shall not be liable (whether in contract or tort,
including negligence, or under any other theory of
liability) for any loss or damage of any kind or nature
related to, arising under or in connection with these
materials, including for any direct, or any indirect,
special, incidental, or consequential loss or damage
(including loss of data, profits, goodwill, or any type of
loss or damage suffered as a result of any action brought
by a third party) even if such damage or loss was
reasonably foreseeable or AMD had been advised of the
possibility of the same.

CRITICAL APPLICATIONS
AMD products are not designed or intended to be fail-
safe, or for use in any application requiring fail-safe
performance, such as life-support or safety devices or
systems, Class III medical devices, nuclear facilities,
applications related to the deployment of airbags, or any
other applications that could lead to death, personal
injury, or severe property or environmental damage
(individually and collectively, "Critical
Applications"). Customer assumes the sole risk and
liability of any use of AMD products in Critical
Applications, subject only to applicable laws and
regulations governing limitations on product liability.

THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
PART OF THIS FILE AT ALL TIMES.
