// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module TLDebugModule(
  input         auto_dmInner_dmInner_sb2tlOpt_out_a_ready,
  output        auto_dmInner_dmInner_sb2tlOpt_out_a_valid,
  output [3:0]  auto_dmInner_dmInner_sb2tlOpt_out_a_bits_opcode,
  output [2:0]  auto_dmInner_dmInner_sb2tlOpt_out_a_bits_size,
  output [47:0] auto_dmInner_dmInner_sb2tlOpt_out_a_bits_address,
  output [7:0]  auto_dmInner_dmInner_sb2tlOpt_out_a_bits_data,
  output        auto_dmInner_dmInner_sb2tlOpt_out_d_ready,
  input         auto_dmInner_dmInner_sb2tlOpt_out_d_valid,
  input  [3:0]  auto_dmInner_dmInner_sb2tlOpt_out_d_bits_opcode,
  input  [1:0]  auto_dmInner_dmInner_sb2tlOpt_out_d_bits_param,
  input  [2:0]  auto_dmInner_dmInner_sb2tlOpt_out_d_bits_size,
  input         auto_dmInner_dmInner_sb2tlOpt_out_d_bits_source,
  input  [3:0]  auto_dmInner_dmInner_sb2tlOpt_out_d_bits_sink,
  input         auto_dmInner_dmInner_sb2tlOpt_out_d_bits_denied,
  input  [7:0]  auto_dmInner_dmInner_sb2tlOpt_out_d_bits_data,
  input         auto_dmInner_dmInner_sb2tlOpt_out_d_bits_corrupt,
  output        auto_dmInner_dmInner_tl_in_a_ready,
  input         auto_dmInner_dmInner_tl_in_a_valid,
  input  [3:0]  auto_dmInner_dmInner_tl_in_a_bits_opcode,
  input  [1:0]  auto_dmInner_dmInner_tl_in_a_bits_size,
  input  [2:0]  auto_dmInner_dmInner_tl_in_a_bits_source,
  input  [29:0] auto_dmInner_dmInner_tl_in_a_bits_address,
  input  [7:0]  auto_dmInner_dmInner_tl_in_a_bits_mask,
  input  [63:0] auto_dmInner_dmInner_tl_in_a_bits_data,
  input         auto_dmInner_dmInner_tl_in_d_ready,
  output        auto_dmInner_dmInner_tl_in_d_valid,
  output [3:0]  auto_dmInner_dmInner_tl_in_d_bits_opcode,
  output [1:0]  auto_dmInner_dmInner_tl_in_d_bits_size,
  output [2:0]  auto_dmInner_dmInner_tl_in_d_bits_source,
  output [63:0] auto_dmInner_dmInner_tl_in_d_bits_data,
  output        auto_dmOuter_dmOuter_int_out_0,
  input         io_debug_clock,
  input         io_debug_reset,
  input         io_tl_clock,
  input         io_tl_reset,
  output        io_ctrl_ndreset,
  output        io_ctrl_dmactive,
  input         io_ctrl_dmactiveAck,
  output        io_dmi_dmi_req_ready,
  input         io_dmi_dmi_req_valid,
  input  [6:0]  io_dmi_dmi_req_bits_addr,
  input  [31:0] io_dmi_dmi_req_bits_data,
  input  [1:0]  io_dmi_dmi_req_bits_op,
  input         io_dmi_dmi_resp_ready,
  output        io_dmi_dmi_resp_valid,
  output [31:0] io_dmi_dmi_resp_bits_data,
  output [1:0]  io_dmi_dmi_resp_bits_resp,
  input         io_dmi_dmiClock,
  input         io_dmi_dmiReset,
  input         io_hartIsInReset_0,
  output        io_hartResetReq_0
);

  wire        _dmInner_auto_dmiXing_in_a_ridx;
  wire [3:0]  _dmInner_auto_dmiXing_in_d_mem_0_opcode;
  wire [1:0]  _dmInner_auto_dmiXing_in_d_mem_0_size;
  wire        _dmInner_auto_dmiXing_in_d_mem_0_source;
  wire [31:0] _dmInner_auto_dmiXing_in_d_mem_0_data;
  wire        _dmInner_auto_dmiXing_in_d_widx;
  wire        _dmInner_io_innerCtrl_ridx;
  wire        _dmInner_io_hgDebugInt_0;
  wire [3:0]  _dmOuter_auto_asource_out_a_mem_0_opcode;
  wire [8:0]  _dmOuter_auto_asource_out_a_mem_0_address;
  wire [31:0] _dmOuter_auto_asource_out_a_mem_0_data;
  wire        _dmOuter_auto_asource_out_a_widx;
  wire        _dmOuter_auto_asource_out_d_ridx;
  wire        _dmOuter_io_ctrl_dmactive;
  wire        _dmOuter_io_innerCtrl_mem_0_resumereq;
  wire [9:0]  _dmOuter_io_innerCtrl_mem_0_hartsel;
  wire        _dmOuter_io_innerCtrl_mem_0_ackhavereset;
  wire        _dmOuter_io_innerCtrl_mem_0_hrmask_0;
  wire        _dmOuter_io_innerCtrl_widx;
  TLDebugModuleOuterAsync dmOuter (
    .auto_asource_out_a_mem_0_opcode  (_dmOuter_auto_asource_out_a_mem_0_opcode),
    .auto_asource_out_a_mem_0_address (_dmOuter_auto_asource_out_a_mem_0_address),
    .auto_asource_out_a_mem_0_data    (_dmOuter_auto_asource_out_a_mem_0_data),
    .auto_asource_out_a_ridx          (_dmInner_auto_dmiXing_in_a_ridx),
    .auto_asource_out_a_widx          (_dmOuter_auto_asource_out_a_widx),
    .auto_asource_out_d_mem_0_opcode  (_dmInner_auto_dmiXing_in_d_mem_0_opcode),
    .auto_asource_out_d_mem_0_size    (_dmInner_auto_dmiXing_in_d_mem_0_size),
    .auto_asource_out_d_mem_0_source  (_dmInner_auto_dmiXing_in_d_mem_0_source),
    .auto_asource_out_d_mem_0_data    (_dmInner_auto_dmiXing_in_d_mem_0_data),
    .auto_asource_out_d_ridx          (_dmOuter_auto_asource_out_d_ridx),
    .auto_asource_out_d_widx          (_dmInner_auto_dmiXing_in_d_widx),
    .auto_dmOuter_int_out_0           (auto_dmOuter_dmOuter_int_out_0),
    .io_dmi_clock                     (io_dmi_dmiClock),
    .io_dmi_reset                     (io_dmi_dmiReset),
    .io_dmi_req_ready                 (io_dmi_dmi_req_ready),
    .io_dmi_req_valid                 (io_dmi_dmi_req_valid),
    .io_dmi_req_bits_addr             (io_dmi_dmi_req_bits_addr),
    .io_dmi_req_bits_data             (io_dmi_dmi_req_bits_data),
    .io_dmi_req_bits_op               (io_dmi_dmi_req_bits_op),
    .io_dmi_resp_ready                (io_dmi_dmi_resp_ready),
    .io_dmi_resp_valid                (io_dmi_dmi_resp_valid),
    .io_dmi_resp_bits_data            (io_dmi_dmi_resp_bits_data),
    .io_dmi_resp_bits_resp            (io_dmi_dmi_resp_bits_resp),
    .io_ctrl_ndreset                  (io_ctrl_ndreset),
    .io_ctrl_dmactive                 (_dmOuter_io_ctrl_dmactive),
    .io_ctrl_dmactiveAck              (io_ctrl_dmactiveAck),
    .io_innerCtrl_mem_0_resumereq     (_dmOuter_io_innerCtrl_mem_0_resumereq),
    .io_innerCtrl_mem_0_hartsel       (_dmOuter_io_innerCtrl_mem_0_hartsel),
    .io_innerCtrl_mem_0_ackhavereset  (_dmOuter_io_innerCtrl_mem_0_ackhavereset),
    .io_innerCtrl_mem_0_hrmask_0      (_dmOuter_io_innerCtrl_mem_0_hrmask_0),
    .io_innerCtrl_ridx                (_dmInner_io_innerCtrl_ridx),
    .io_innerCtrl_widx                (_dmOuter_io_innerCtrl_widx),
    .io_hgDebugInt_0                  (_dmInner_io_hgDebugInt_0),
    .io_hartResetReq_0                (io_hartResetReq_0)
  );
  TLDebugModuleInnerAsync dmInner (
    .auto_dmiXing_in_a_mem_0_opcode           (_dmOuter_auto_asource_out_a_mem_0_opcode),
    .auto_dmiXing_in_a_mem_0_address          (_dmOuter_auto_asource_out_a_mem_0_address),
    .auto_dmiXing_in_a_mem_0_data             (_dmOuter_auto_asource_out_a_mem_0_data),
    .auto_dmiXing_in_a_ridx                   (_dmInner_auto_dmiXing_in_a_ridx),
    .auto_dmiXing_in_a_widx                   (_dmOuter_auto_asource_out_a_widx),
    .auto_dmiXing_in_d_mem_0_opcode           (_dmInner_auto_dmiXing_in_d_mem_0_opcode),
    .auto_dmiXing_in_d_mem_0_size             (_dmInner_auto_dmiXing_in_d_mem_0_size),
    .auto_dmiXing_in_d_mem_0_source           (_dmInner_auto_dmiXing_in_d_mem_0_source),
    .auto_dmiXing_in_d_mem_0_data             (_dmInner_auto_dmiXing_in_d_mem_0_data),
    .auto_dmiXing_in_d_ridx                   (_dmOuter_auto_asource_out_d_ridx),
    .auto_dmiXing_in_d_widx                   (_dmInner_auto_dmiXing_in_d_widx),
    .auto_dmInner_sb2tlOpt_out_a_ready        (auto_dmInner_dmInner_sb2tlOpt_out_a_ready),
    .auto_dmInner_sb2tlOpt_out_a_valid        (auto_dmInner_dmInner_sb2tlOpt_out_a_valid),
    .auto_dmInner_sb2tlOpt_out_a_bits_opcode
      (auto_dmInner_dmInner_sb2tlOpt_out_a_bits_opcode),
    .auto_dmInner_sb2tlOpt_out_a_bits_size
      (auto_dmInner_dmInner_sb2tlOpt_out_a_bits_size),
    .auto_dmInner_sb2tlOpt_out_a_bits_address
      (auto_dmInner_dmInner_sb2tlOpt_out_a_bits_address),
    .auto_dmInner_sb2tlOpt_out_a_bits_data
      (auto_dmInner_dmInner_sb2tlOpt_out_a_bits_data),
    .auto_dmInner_sb2tlOpt_out_d_ready        (auto_dmInner_dmInner_sb2tlOpt_out_d_ready),
    .auto_dmInner_sb2tlOpt_out_d_valid        (auto_dmInner_dmInner_sb2tlOpt_out_d_valid),
    .auto_dmInner_sb2tlOpt_out_d_bits_opcode
      (auto_dmInner_dmInner_sb2tlOpt_out_d_bits_opcode),
    .auto_dmInner_sb2tlOpt_out_d_bits_param
      (auto_dmInner_dmInner_sb2tlOpt_out_d_bits_param),
    .auto_dmInner_sb2tlOpt_out_d_bits_size
      (auto_dmInner_dmInner_sb2tlOpt_out_d_bits_size),
    .auto_dmInner_sb2tlOpt_out_d_bits_source
      (auto_dmInner_dmInner_sb2tlOpt_out_d_bits_source),
    .auto_dmInner_sb2tlOpt_out_d_bits_sink
      (auto_dmInner_dmInner_sb2tlOpt_out_d_bits_sink),
    .auto_dmInner_sb2tlOpt_out_d_bits_denied
      (auto_dmInner_dmInner_sb2tlOpt_out_d_bits_denied),
    .auto_dmInner_sb2tlOpt_out_d_bits_data
      (auto_dmInner_dmInner_sb2tlOpt_out_d_bits_data),
    .auto_dmInner_sb2tlOpt_out_d_bits_corrupt
      (auto_dmInner_dmInner_sb2tlOpt_out_d_bits_corrupt),
    .auto_dmInner_tl_in_a_ready               (auto_dmInner_dmInner_tl_in_a_ready),
    .auto_dmInner_tl_in_a_valid               (auto_dmInner_dmInner_tl_in_a_valid),
    .auto_dmInner_tl_in_a_bits_opcode         (auto_dmInner_dmInner_tl_in_a_bits_opcode),
    .auto_dmInner_tl_in_a_bits_size           (auto_dmInner_dmInner_tl_in_a_bits_size),
    .auto_dmInner_tl_in_a_bits_source         (auto_dmInner_dmInner_tl_in_a_bits_source),
    .auto_dmInner_tl_in_a_bits_address        (auto_dmInner_dmInner_tl_in_a_bits_address),
    .auto_dmInner_tl_in_a_bits_mask           (auto_dmInner_dmInner_tl_in_a_bits_mask),
    .auto_dmInner_tl_in_a_bits_data           (auto_dmInner_dmInner_tl_in_a_bits_data),
    .auto_dmInner_tl_in_d_ready               (auto_dmInner_dmInner_tl_in_d_ready),
    .auto_dmInner_tl_in_d_valid               (auto_dmInner_dmInner_tl_in_d_valid),
    .auto_dmInner_tl_in_d_bits_opcode         (auto_dmInner_dmInner_tl_in_d_bits_opcode),
    .auto_dmInner_tl_in_d_bits_size           (auto_dmInner_dmInner_tl_in_d_bits_size),
    .auto_dmInner_tl_in_d_bits_source         (auto_dmInner_dmInner_tl_in_d_bits_source),
    .auto_dmInner_tl_in_d_bits_data           (auto_dmInner_dmInner_tl_in_d_bits_data),
    .io_debug_clock                           (io_debug_clock),
    .io_debug_reset                           (io_debug_reset),
    .io_tl_clock                              (io_tl_clock),
    .io_tl_reset                              (io_tl_reset),
    .io_dmactive                              (_dmOuter_io_ctrl_dmactive),
    .io_innerCtrl_mem_0_resumereq             (_dmOuter_io_innerCtrl_mem_0_resumereq),
    .io_innerCtrl_mem_0_hartsel               (_dmOuter_io_innerCtrl_mem_0_hartsel),
    .io_innerCtrl_mem_0_ackhavereset          (_dmOuter_io_innerCtrl_mem_0_ackhavereset),
    .io_innerCtrl_mem_0_hrmask_0              (_dmOuter_io_innerCtrl_mem_0_hrmask_0),
    .io_innerCtrl_ridx                        (_dmInner_io_innerCtrl_ridx),
    .io_innerCtrl_widx                        (_dmOuter_io_innerCtrl_widx),
    .io_hgDebugInt_0                          (_dmInner_io_hgDebugInt_0),
    .io_hartIsInReset_0                       (io_hartIsInReset_0)
  );
  assign io_ctrl_dmactive = _dmOuter_io_ctrl_dmactive;
endmodule

