/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  reg [9:0] _01_;
  wire [12:0] celloutsig_0_0z;
  wire [19:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [41:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [27:0] celloutsig_0_22z;
  wire [7:0] celloutsig_0_24z;
  wire celloutsig_0_31z;
  wire [8:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire [11:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [10:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [8:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~(celloutsig_1_3z & celloutsig_1_1z);
  assign celloutsig_0_4z = ~((celloutsig_0_3z[8] | in_data[32]) & (celloutsig_0_1z[1] | celloutsig_0_3z[7]));
  assign celloutsig_1_18z = celloutsig_1_13z | ~(celloutsig_1_16z[2]);
  assign celloutsig_0_12z = in_data[51] | ~(in_data[58]);
  assign celloutsig_1_16z = { celloutsig_1_11z[5:2], celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_4z } + celloutsig_1_11z[8:0];
  reg [4:0] _07_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _07_ <= 5'h00;
    else _07_ <= celloutsig_0_22z[13:9];
  assign out_data[36:32] = _07_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _01_ <= 10'h000;
    else _01_ <= in_data[58:49];
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _00_ <= 5'h00;
    else _00_ <= celloutsig_0_0z[8:4];
  assign celloutsig_0_40z = { celloutsig_0_24z[6:3], celloutsig_0_31z } / { 1'h1, celloutsig_0_0z[4:1] };
  assign celloutsig_1_11z = { in_data[130:122], celloutsig_1_4z, celloutsig_1_3z } / { 1'h1, celloutsig_1_0z[3:0], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_0_17z = { celloutsig_0_1z[36:33], celloutsig_0_6z } >= celloutsig_0_5z[9:5];
  assign celloutsig_1_2z = { in_data[120:107], celloutsig_1_1z } > { in_data[134:132], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_5z = in_data[157:136] > { in_data[122:107], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_16z = celloutsig_0_13z[4:2] > celloutsig_0_13z[4:2];
  assign celloutsig_0_19z = _01_[8:5] > celloutsig_0_11z[14:11];
  assign celloutsig_1_4z = { celloutsig_1_0z[4:3], celloutsig_1_0z, celloutsig_1_0z } && { celloutsig_1_0z[1], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_8z = _01_[6:2] || celloutsig_0_5z[6:2];
  assign celloutsig_1_9z = { in_data[122:121], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_4z } % { 1'h1, in_data[181:180], celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_13z = { celloutsig_0_12z, _00_ } % { 1'h1, in_data[4:0] };
  assign celloutsig_0_0z = - in_data[30:18];
  assign celloutsig_1_0z = - in_data[107:103];
  assign celloutsig_0_11z = - { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_1_8z = { in_data[180:174], celloutsig_1_0z } !== { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_1_19z = celloutsig_1_9z[3:0] | celloutsig_1_9z[4:1];
  assign celloutsig_0_31z = ^ { celloutsig_0_0z[6:1], celloutsig_0_17z };
  assign celloutsig_1_1z = ^ in_data[171:168];
  assign celloutsig_0_5z = in_data[65:54] >> celloutsig_0_0z[12:1];
  assign celloutsig_0_1z = in_data[63:22] <<< { in_data[31:29], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_9z = celloutsig_0_5z[5:0] <<< celloutsig_0_5z[9:4];
  assign celloutsig_0_3z = in_data[45:37] - celloutsig_0_0z[11:3];
  assign celloutsig_0_24z = celloutsig_0_0z[12:5] - { celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_16z, _00_ };
  assign celloutsig_0_22z = { celloutsig_0_13z[4:1], celloutsig_0_4z, celloutsig_0_5z, _01_, celloutsig_0_21z } ~^ { celloutsig_0_1z[25:8], celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_1_7z = ~((celloutsig_1_3z & celloutsig_1_1z) | celloutsig_1_1z);
  assign celloutsig_1_13z = ~((celloutsig_1_6z & celloutsig_1_2z) | celloutsig_1_11z[7]);
  assign celloutsig_0_6z = ~((celloutsig_0_4z & in_data[34]) | celloutsig_0_5z[3]);
  assign celloutsig_0_21z = ~((celloutsig_0_3z[8] & in_data[93]) | celloutsig_0_6z);
  assign celloutsig_1_3z = ~((celloutsig_1_2z & celloutsig_1_0z[1]) | (celloutsig_1_1z & in_data[189]));
  assign { out_data[128], out_data[99:96], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z };
endmodule
