Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date             : Mon Nov 30 14:30:56 2020
| Host             : LAPTOP-7F5JLFQ0 running 64-bit major release  (build 9200)
| Command          : report_power -file datapath_1_power_routed.rpt -pb datapath_1_power_summary_routed.pb -rpx datapath_1_power_routed.rpx
| Design           : datapath_1
| Device           : xc7a100tfgg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 10.029       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 9.903        |
| Device Static (W)        | 0.126        |
| Effective TJA (C/W)      | 2.7          |
| Max Ambient (C)          | 58.2         |
| Junction Temperature (C) | 51.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     2.113 |      945 |       --- |             --- |
|   LUT as Logic           |     1.941 |      639 |     63400 |            1.01 |
|   CARRY4                 |     0.083 |       28 |     15850 |            0.18 |
|   LUT as Distributed RAM |     0.075 |       48 |     19000 |            0.25 |
|   Register               |     0.008 |       19 |    126800 |            0.01 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |       37 |       --- |             --- |
| Signals                  |     2.827 |      892 |       --- |             --- |
| Block RAM                |     0.633 |     14.5 |       135 |           10.74 |
| I/O                      |     4.330 |       34 |       285 |           11.93 |
| Static Power             |     0.126 |          |           |                 |
| Total                    |    10.029 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     5.565 |       5.521 |      0.043 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.375 |       0.354 |      0.021 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     2.053 |       2.049 |      0.004 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.057 |       0.055 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------+-----------+
| Name                           | Power (W) |
+--------------------------------+-----------+
| datapath_1                     |     9.903 |
|   u_ALU_1                      |     0.567 |
|   u_blk_mem_gen_0              |     1.586 |
|     U0                         |     1.586 |
|       inst_blk_mem_gen         |     1.586 |
|   u_pc_1                       |     0.402 |
|   u_reg_files_1                |     2.971 |
|     register_reg_r1_0_31_0_5   |     0.024 |
|     register_reg_r1_0_31_12_17 |     0.023 |
|     register_reg_r1_0_31_18_23 |     0.022 |
|     register_reg_r1_0_31_24_29 |     0.023 |
|     register_reg_r1_0_31_30_31 |     0.008 |
|     register_reg_r1_0_31_6_11  |     0.025 |
|     register_reg_r2_0_31_0_5   |     0.028 |
|     register_reg_r2_0_31_12_17 |     0.027 |
|     register_reg_r2_0_31_18_23 |     0.029 |
|     register_reg_r2_0_31_24_29 |     0.034 |
|     register_reg_r2_0_31_30_31 |     0.016 |
|     register_reg_r2_0_31_6_11  |     0.027 |
+--------------------------------+-----------+


