|img_man_MDS
uart_serial_out <= mds_top:inst15.uart_serial_out
fpga_clk => global_nets_top:inst.fpga_clk
fpga_rst => global_nets_top:inst.fpga_rst
fpga_rst => inst10.IN0
uart_serial_in => mds_top:inst15.uart_serial_in
dram_dq[0] <> mds_top:inst15.dram_dq[0]
dram_dq[1] <> mds_top:inst15.dram_dq[1]
dram_dq[2] <> mds_top:inst15.dram_dq[2]
dram_dq[3] <> mds_top:inst15.dram_dq[3]
dram_dq[4] <> mds_top:inst15.dram_dq[4]
dram_dq[5] <> mds_top:inst15.dram_dq[5]
dram_dq[6] <> mds_top:inst15.dram_dq[6]
dram_dq[7] <> mds_top:inst15.dram_dq[7]
dram_dq[8] <> mds_top:inst15.dram_dq[8]
dram_dq[9] <> mds_top:inst15.dram_dq[9]
dram_dq[10] <> mds_top:inst15.dram_dq[10]
dram_dq[11] <> mds_top:inst15.dram_dq[11]
dram_dq[12] <> mds_top:inst15.dram_dq[12]
dram_dq[13] <> mds_top:inst15.dram_dq[13]
dram_dq[14] <> mds_top:inst15.dram_dq[14]
dram_dq[15] <> mds_top:inst15.dram_dq[15]
dram_cas_n <= mds_top:inst15.dram_cas_n
dram_cke <= mds_top:inst15.dram_cke
dram_cs_n <= mds_top:inst15.dram_cs_n
dram_ldqm <= mds_top:inst15.dram_ldqm
dram_udqm <= mds_top:inst15.dram_udqm
dram_ras_n <= mds_top:inst15.dram_ras_n
dram_we_n <= mds_top:inst15.dram_we_n
blank <= mds_top:inst15.blank
hsync <= mds_top:inst15.hsync
vsync <= mds_top:inst15.vsync
DRAM_CLK <= mds_top:inst15.clk_sdram_out
LEDG0 <= inst10.DB_MAX_OUTPUT_PORT_TYPE
dbg_rx_path_cyc <= mds_top:inst15.dbg_rx_path_cyc
dbg_sdram_active <= mds_top:inst15.dbg_sdram_active
dbg_disp_active <= mds_top:inst15.dbg_disp_active
dbg_icy_bus_taken <= mds_top:inst15.dbg_manipulation_Y_active
dbg_icz_bus_taken <= mds_top:inst15.dbg_manipulation_Z_active
LEDG1 <= inst11.DB_MAX_OUTPUT_PORT_TYPE
LEDG2 <= inst12.DB_MAX_OUTPUT_PORT_TYPE
LEDG3 <= inst13.DB_MAX_OUTPUT_PORT_TYPE
LEDG8 <= mds_top:inst15.dbg_manipulation_trig
LEDR14 <= mds_top:inst15.dbg_wr_bank_val
LEDR15 <= mds_top:inst15.dbg_rd_bank_val
LEDR16 <= mds_top:inst15.dbg_actual_wr_bank
LEDR17 <= mds_top:inst15.dbg_actual_rd_bank
LEDR10 <= mds_top:inst15.dbg_icy_bus_taken
LEDR11 <= mds_top:inst15.dbg_icz_bus_taken
clk_40 <= mds_top:inst15.clk_vesa_out
BLUE[0] <= mds_top:inst15.b_out[0]
BLUE[1] <= mds_top:inst15.b_out[1]
BLUE[2] <= mds_top:inst15.b_out[2]
BLUE[3] <= mds_top:inst15.b_out[3]
BLUE[4] <= mds_top:inst15.b_out[4]
BLUE[5] <= mds_top:inst15.b_out[5]
BLUE[6] <= mds_top:inst15.b_out[6]
BLUE[7] <= mds_top:inst15.b_out[7]
BLUE[8] <= mds_top:inst15.b_out[8]
BLUE[9] <= mds_top:inst15.b_out[9]
dbg_0[0] <= hexss:inst3.ss[0]
dbg_0[1] <= hexss:inst3.ss[1]
dbg_0[2] <= hexss:inst3.ss[2]
dbg_0[3] <= hexss:inst3.ss[3]
dbg_0[4] <= hexss:inst3.ss[4]
dbg_0[5] <= hexss:inst3.ss[5]
dbg_0[6] <= hexss:inst3.ss[6]
dbg_1[0] <= hexss:inst4.ss[0]
dbg_1[1] <= hexss:inst4.ss[1]
dbg_1[2] <= hexss:inst4.ss[2]
dbg_1[3] <= hexss:inst4.ss[3]
dbg_1[4] <= hexss:inst4.ss[4]
dbg_1[5] <= hexss:inst4.ss[5]
dbg_1[6] <= hexss:inst4.ss[6]
dbg_2[0] <= hexss:inst5.ss[0]
dbg_2[1] <= hexss:inst5.ss[1]
dbg_2[2] <= hexss:inst5.ss[2]
dbg_2[3] <= hexss:inst5.ss[3]
dbg_2[4] <= hexss:inst5.ss[4]
dbg_2[5] <= hexss:inst5.ss[5]
dbg_2[6] <= hexss:inst5.ss[6]
dbg_3[0] <= hexss:inst6.ss[0]
dbg_3[1] <= hexss:inst6.ss[1]
dbg_3[2] <= hexss:inst6.ss[2]
dbg_3[3] <= hexss:inst6.ss[3]
dbg_3[4] <= hexss:inst6.ss[4]
dbg_3[5] <= hexss:inst6.ss[5]
dbg_3[6] <= hexss:inst6.ss[6]
dbg_4[0] <= hexss:inst7.ss[0]
dbg_4[1] <= hexss:inst7.ss[1]
dbg_4[2] <= hexss:inst7.ss[2]
dbg_4[3] <= hexss:inst7.ss[3]
dbg_4[4] <= hexss:inst7.ss[4]
dbg_4[5] <= hexss:inst7.ss[5]
dbg_4[6] <= hexss:inst7.ss[6]
dbg_5[0] <= hexss:inst8.ss[0]
dbg_5[1] <= hexss:inst8.ss[1]
dbg_5[2] <= hexss:inst8.ss[2]
dbg_5[3] <= hexss:inst8.ss[3]
dbg_5[4] <= hexss:inst8.ss[4]
dbg_5[5] <= hexss:inst8.ss[5]
dbg_5[6] <= hexss:inst8.ss[6]
dbg_6[0] <= hexss:inst9.ss[0]
dbg_6[1] <= hexss:inst9.ss[1]
dbg_6[2] <= hexss:inst9.ss[2]
dbg_6[3] <= hexss:inst9.ss[3]
dbg_6[4] <= hexss:inst9.ss[4]
dbg_6[5] <= hexss:inst9.ss[5]
dbg_6[6] <= hexss:inst9.ss[6]
dbg_7[0] <= hexss:inst14.ss[0]
dbg_7[1] <= hexss:inst14.ss[1]
dbg_7[2] <= hexss:inst14.ss[2]
dbg_7[3] <= hexss:inst14.ss[3]
dbg_7[4] <= hexss:inst14.ss[4]
dbg_7[5] <= hexss:inst14.ss[5]
dbg_7[6] <= hexss:inst14.ss[6]
dram_addr[0] <= mds_top:inst15.dram_addr[0]
dram_addr[1] <= mds_top:inst15.dram_addr[1]
dram_addr[2] <= mds_top:inst15.dram_addr[2]
dram_addr[3] <= mds_top:inst15.dram_addr[3]
dram_addr[4] <= mds_top:inst15.dram_addr[4]
dram_addr[5] <= mds_top:inst15.dram_addr[5]
dram_addr[6] <= mds_top:inst15.dram_addr[6]
dram_addr[7] <= mds_top:inst15.dram_addr[7]
dram_addr[8] <= mds_top:inst15.dram_addr[8]
dram_addr[9] <= mds_top:inst15.dram_addr[9]
dram_addr[10] <= mds_top:inst15.dram_addr[10]
dram_addr[11] <= mds_top:inst15.dram_addr[11]
dram_bank[0] <= mds_top:inst15.dram_bank[0]
dram_bank[1] <= mds_top:inst15.dram_bank[1]
GREEN[0] <= mds_top:inst15.g_out[0]
GREEN[1] <= mds_top:inst15.g_out[1]
GREEN[2] <= mds_top:inst15.g_out[2]
GREEN[3] <= mds_top:inst15.g_out[3]
GREEN[4] <= mds_top:inst15.g_out[4]
GREEN[5] <= mds_top:inst15.g_out[5]
GREEN[6] <= mds_top:inst15.g_out[6]
GREEN[7] <= mds_top:inst15.g_out[7]
GREEN[8] <= mds_top:inst15.g_out[8]
GREEN[9] <= mds_top:inst15.g_out[9]
RED[0] <= mds_top:inst15.r_out[0]
RED[1] <= mds_top:inst15.r_out[1]
RED[2] <= mds_top:inst15.r_out[2]
RED[3] <= mds_top:inst15.r_out[3]
RED[4] <= mds_top:inst15.r_out[4]
RED[5] <= mds_top:inst15.r_out[5]
RED[6] <= mds_top:inst15.r_out[6]
RED[7] <= mds_top:inst15.r_out[7]
RED[8] <= mds_top:inst15.r_out[8]
RED[9] <= mds_top:inst15.r_out[9]


|img_man_MDS|mds_top:inst15
clk_133 => mem_mng_top:mem_mng_inst.clk_sdram
clk_133 => sdram_controller:sdr_ctrl.clk_i
clk_133 => clk_sdram_out.DATAIN
clk_100 => intercon:intercon_z_inst.clk_i
clk_100 => intercon:intercon_y_inst.clk_i
clk_100 => mem_mng_top:mem_mng_inst.clk_sys
clk_100 => disp_ctrl_top:disp_ctrl_inst.clk_100
clk_100 => rx_path:rx_path_inst.clk_i
clk_100 => tx_path:tx_path_inst.clk_i
clk_100 => img_man_top:img_man_top_inst.system_clk
clk_40 => disp_ctrl_top:disp_ctrl_inst.clk_40
clk_40 => clk_vesa_out.DATAIN
rst_133 => mem_mng_top:mem_mng_inst.rst_sdram
rst_133 => sdram_controller:sdr_ctrl.rst
rst_100 => intercon:intercon_z_inst.rst
rst_100 => intercon:intercon_y_inst.rst
rst_100 => mem_mng_top:mem_mng_inst.rst_sys
rst_100 => disp_ctrl_top:disp_ctrl_inst.rst_100
rst_100 => rx_path:rx_path_inst.rst
rst_100 => tx_path:tx_path_inst.rst
rst_100 => img_man_top:img_man_top_inst.system_rst
rst_40 => disp_ctrl_top:disp_ctrl_inst.rst_40
clk_sdram_out <= clk_133.DB_MAX_OUTPUT_PORT_TYPE
clk_vesa_out <= clk_40.DB_MAX_OUTPUT_PORT_TYPE
uart_serial_in => rx_path:rx_path_inst.uart_serial_in
uart_serial_out <= tx_path:tx_path_inst.uart_serial_out
dram_addr[0] <= sdram_controller:sdr_ctrl.dram_addr[0]
dram_addr[1] <= sdram_controller:sdr_ctrl.dram_addr[1]
dram_addr[2] <= sdram_controller:sdr_ctrl.dram_addr[2]
dram_addr[3] <= sdram_controller:sdr_ctrl.dram_addr[3]
dram_addr[4] <= sdram_controller:sdr_ctrl.dram_addr[4]
dram_addr[5] <= sdram_controller:sdr_ctrl.dram_addr[5]
dram_addr[6] <= sdram_controller:sdr_ctrl.dram_addr[6]
dram_addr[7] <= sdram_controller:sdr_ctrl.dram_addr[7]
dram_addr[8] <= sdram_controller:sdr_ctrl.dram_addr[8]
dram_addr[9] <= sdram_controller:sdr_ctrl.dram_addr[9]
dram_addr[10] <= sdram_controller:sdr_ctrl.dram_addr[10]
dram_addr[11] <= sdram_controller:sdr_ctrl.dram_addr[11]
dram_bank[0] <= sdram_controller:sdr_ctrl.dram_bank[0]
dram_bank[1] <= sdram_controller:sdr_ctrl.dram_bank[1]
dram_cas_n <= sdram_controller:sdr_ctrl.dram_cas_n
dram_cke <= sdram_controller:sdr_ctrl.dram_cke
dram_cs_n <= sdram_controller:sdr_ctrl.dram_cs_n
dram_dq[0] <> sdram_controller:sdr_ctrl.dram_dq[0]
dram_dq[1] <> sdram_controller:sdr_ctrl.dram_dq[1]
dram_dq[2] <> sdram_controller:sdr_ctrl.dram_dq[2]
dram_dq[3] <> sdram_controller:sdr_ctrl.dram_dq[3]
dram_dq[4] <> sdram_controller:sdr_ctrl.dram_dq[4]
dram_dq[5] <> sdram_controller:sdr_ctrl.dram_dq[5]
dram_dq[6] <> sdram_controller:sdr_ctrl.dram_dq[6]
dram_dq[7] <> sdram_controller:sdr_ctrl.dram_dq[7]
dram_dq[8] <> sdram_controller:sdr_ctrl.dram_dq[8]
dram_dq[9] <> sdram_controller:sdr_ctrl.dram_dq[9]
dram_dq[10] <> sdram_controller:sdr_ctrl.dram_dq[10]
dram_dq[11] <> sdram_controller:sdr_ctrl.dram_dq[11]
dram_dq[12] <> sdram_controller:sdr_ctrl.dram_dq[12]
dram_dq[13] <> sdram_controller:sdr_ctrl.dram_dq[13]
dram_dq[14] <> sdram_controller:sdr_ctrl.dram_dq[14]
dram_dq[15] <> sdram_controller:sdr_ctrl.dram_dq[15]
dram_ldqm <= sdram_controller:sdr_ctrl.dram_ldqm
dram_udqm <= sdram_controller:sdr_ctrl.dram_udqm
dram_ras_n <= sdram_controller:sdr_ctrl.dram_ras_n
dram_we_n <= sdram_controller:sdr_ctrl.dram_we_n
r_out[0] <= disp_ctrl_top:disp_ctrl_inst.r_out[0]
r_out[1] <= disp_ctrl_top:disp_ctrl_inst.r_out[1]
r_out[2] <= disp_ctrl_top:disp_ctrl_inst.r_out[2]
r_out[3] <= disp_ctrl_top:disp_ctrl_inst.r_out[3]
r_out[4] <= disp_ctrl_top:disp_ctrl_inst.r_out[4]
r_out[5] <= disp_ctrl_top:disp_ctrl_inst.r_out[5]
r_out[6] <= disp_ctrl_top:disp_ctrl_inst.r_out[6]
r_out[7] <= disp_ctrl_top:disp_ctrl_inst.r_out[7]
r_out[8] <= disp_ctrl_top:disp_ctrl_inst.r_out[8]
r_out[9] <= disp_ctrl_top:disp_ctrl_inst.r_out[9]
g_out[0] <= disp_ctrl_top:disp_ctrl_inst.g_out[0]
g_out[1] <= disp_ctrl_top:disp_ctrl_inst.g_out[1]
g_out[2] <= disp_ctrl_top:disp_ctrl_inst.g_out[2]
g_out[3] <= disp_ctrl_top:disp_ctrl_inst.g_out[3]
g_out[4] <= disp_ctrl_top:disp_ctrl_inst.g_out[4]
g_out[5] <= disp_ctrl_top:disp_ctrl_inst.g_out[5]
g_out[6] <= disp_ctrl_top:disp_ctrl_inst.g_out[6]
g_out[7] <= disp_ctrl_top:disp_ctrl_inst.g_out[7]
g_out[8] <= disp_ctrl_top:disp_ctrl_inst.g_out[8]
g_out[9] <= disp_ctrl_top:disp_ctrl_inst.g_out[9]
b_out[0] <= disp_ctrl_top:disp_ctrl_inst.b_out[0]
b_out[1] <= disp_ctrl_top:disp_ctrl_inst.b_out[1]
b_out[2] <= disp_ctrl_top:disp_ctrl_inst.b_out[2]
b_out[3] <= disp_ctrl_top:disp_ctrl_inst.b_out[3]
b_out[4] <= disp_ctrl_top:disp_ctrl_inst.b_out[4]
b_out[5] <= disp_ctrl_top:disp_ctrl_inst.b_out[5]
b_out[6] <= disp_ctrl_top:disp_ctrl_inst.b_out[6]
b_out[7] <= disp_ctrl_top:disp_ctrl_inst.b_out[7]
b_out[8] <= disp_ctrl_top:disp_ctrl_inst.b_out[8]
b_out[9] <= disp_ctrl_top:disp_ctrl_inst.b_out[9]
blank <= disp_ctrl_top:disp_ctrl_inst.blank
hsync <= disp_ctrl_top:disp_ctrl_inst.hsync
vsync <= disp_ctrl_top:disp_ctrl_inst.vsync
dbg_rx_path_cyc <= rx_path:rx_path_inst.wbm_cyc_o
dbg_adrr_reg_mem[0] <= mem_mng_top:mem_mng_inst.dbg_adrr_reg[0]
dbg_adrr_reg_mem[1] <= mem_mng_top:mem_mng_inst.dbg_adrr_reg[1]
dbg_adrr_reg_mem[2] <= mem_mng_top:mem_mng_inst.dbg_adrr_reg[2]
dbg_adrr_reg_mem[3] <= mem_mng_top:mem_mng_inst.dbg_adrr_reg[3]
dbg_adrr_reg_mem[4] <= mem_mng_top:mem_mng_inst.dbg_adrr_reg[4]
dbg_adrr_reg_mem[5] <= mem_mng_top:mem_mng_inst.dbg_adrr_reg[5]
dbg_adrr_reg_mem[6] <= mem_mng_top:mem_mng_inst.dbg_adrr_reg[6]
dbg_adrr_reg_mem[7] <= mem_mng_top:mem_mng_inst.dbg_adrr_reg[7]
dbg_adrr_reg_mem[8] <= mem_mng_top:mem_mng_inst.dbg_adrr_reg[8]
dbg_adrr_reg_mem[9] <= mem_mng_top:mem_mng_inst.dbg_adrr_reg[9]
dbg_adrr_reg_mem[10] <= mem_mng_top:mem_mng_inst.dbg_adrr_reg[10]
dbg_adrr_reg_mem[11] <= mem_mng_top:mem_mng_inst.dbg_adrr_reg[11]
dbg_adrr_reg_mem[12] <= mem_mng_top:mem_mng_inst.dbg_adrr_reg[12]
dbg_adrr_reg_mem[13] <= mem_mng_top:mem_mng_inst.dbg_adrr_reg[13]
dbg_adrr_reg_mem[14] <= mem_mng_top:mem_mng_inst.dbg_adrr_reg[14]
dbg_adrr_reg_mem[15] <= mem_mng_top:mem_mng_inst.dbg_adrr_reg[15]
dbg_adrr_reg_mem[16] <= mem_mng_top:mem_mng_inst.dbg_adrr_reg[16]
dbg_adrr_reg_mem[17] <= mem_mng_top:mem_mng_inst.dbg_adrr_reg[17]
dbg_adrr_reg_mem[18] <= mem_mng_top:mem_mng_inst.dbg_adrr_reg[18]
dbg_adrr_reg_mem[19] <= mem_mng_top:mem_mng_inst.dbg_adrr_reg[19]
dbg_adrr_reg_mem[20] <= mem_mng_top:mem_mng_inst.dbg_adrr_reg[20]
dbg_adrr_reg_mem[21] <= mem_mng_top:mem_mng_inst.dbg_adrr_reg[21]
dbg_adrr_reg_mem[22] <= mem_mng_top:mem_mng_inst.dbg_adrr_reg[22]
dbg_adrr_reg_mem[23] <= mem_mng_top:mem_mng_inst.dbg_adrr_reg[23]
dbg_type_reg_mem[0] <= mem_mng_top:mem_mng_inst.dbg_type_reg[0]
dbg_type_reg_mem[1] <= mem_mng_top:mem_mng_inst.dbg_type_reg[1]
dbg_type_reg_mem[2] <= mem_mng_top:mem_mng_inst.dbg_type_reg[2]
dbg_type_reg_mem[3] <= mem_mng_top:mem_mng_inst.dbg_type_reg[3]
dbg_type_reg_mem[4] <= mem_mng_top:mem_mng_inst.dbg_type_reg[4]
dbg_type_reg_mem[5] <= mem_mng_top:mem_mng_inst.dbg_type_reg[5]
dbg_type_reg_mem[6] <= mem_mng_top:mem_mng_inst.dbg_type_reg[6]
dbg_type_reg_mem[7] <= mem_mng_top:mem_mng_inst.dbg_type_reg[7]
dbg_type_reg_disp[0] <= disp_ctrl_top:disp_ctrl_inst.dbg_type_reg[0]
dbg_type_reg_disp[1] <= disp_ctrl_top:disp_ctrl_inst.dbg_type_reg[1]
dbg_type_reg_disp[2] <= disp_ctrl_top:disp_ctrl_inst.dbg_type_reg[2]
dbg_type_reg_disp[3] <= disp_ctrl_top:disp_ctrl_inst.dbg_type_reg[3]
dbg_type_reg_disp[4] <= disp_ctrl_top:disp_ctrl_inst.dbg_type_reg[4]
dbg_type_reg_disp[5] <= disp_ctrl_top:disp_ctrl_inst.dbg_type_reg[5]
dbg_type_reg_disp[6] <= disp_ctrl_top:disp_ctrl_inst.dbg_type_reg[6]
dbg_type_reg_disp[7] <= disp_ctrl_top:disp_ctrl_inst.dbg_type_reg[7]
dbg_type_reg_tx[0] <= tx_path:tx_path_inst.dbg_type_reg[0]
dbg_type_reg_tx[1] <= tx_path:tx_path_inst.dbg_type_reg[1]
dbg_type_reg_tx[2] <= tx_path:tx_path_inst.dbg_type_reg[2]
dbg_type_reg_tx[3] <= tx_path:tx_path_inst.dbg_type_reg[3]
dbg_type_reg_tx[4] <= tx_path:tx_path_inst.dbg_type_reg[4]
dbg_type_reg_tx[5] <= tx_path:tx_path_inst.dbg_type_reg[5]
dbg_type_reg_tx[6] <= tx_path:tx_path_inst.dbg_type_reg[6]
dbg_type_reg_tx[7] <= tx_path:tx_path_inst.dbg_type_reg[7]
dbg_sdram_active <= mem_mng_top:mem_mng_inst.wbm_cyc_o
dbg_disp_active <= disp_ctrl_top:disp_ctrl_inst.wbm_cyc_o
dbg_manipulation_Y_active <= img_man_top:img_man_top_inst.rd_wbm_cyc_o
dbg_manipulation_Z_active <= img_man_top:img_man_top_inst.wr_wbm_cyc_o
dbg_manipulation_trig <= img_man_top:img_man_top_inst.dbg_manipulation_trig
dbg_icy_bus_taken <= intercon:intercon_y_inst.dbg_bus_taken
dbg_icz_bus_taken <= intercon:intercon_z_inst.dbg_bus_taken
dbg_wr_bank_val <= mem_mng_top:mem_mng_inst.dbg_wr_bank_val
dbg_rd_bank_val <= mem_mng_top:mem_mng_inst.dbg_rd_bank_val
dbg_actual_wr_bank <= mem_mng_top:mem_mng_inst.dbg_actual_wr_bank
dbg_actual_rd_bank <= mem_mng_top:mem_mng_inst.dbg_actual_rd_bank


|img_man_MDS|mds_top:inst15|intercon:intercon_z_inst
clk_i => dbg_bus_taken~reg0.CLK
clk_i => wbs_gnt[0].CLK
clk_i => wbs_gnt[1].CLK
clk_i => wbm_gnt[0].CLK
clk_i => wbm_gnt[1].CLK
clk_i => cur_st.CLK
rst => wbs_gnt[0].PRESET
rst => wbs_gnt[1].PRESET
rst => wbm_gnt[0].ACLR
rst => wbm_gnt[1].PRESET
rst => cur_st.ACLR
rst => dbg_bus_taken~reg0.ACLR
ic_wbs_adr_i[0] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[1] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[2] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[3] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[4] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[5] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[6] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[7] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[8] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[9] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[10] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[11] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[12] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[13] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[14] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[15] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[16] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[17] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[18] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[19] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[20] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[21] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[22] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[23] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[24] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[25] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[26] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[27] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[28] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[29] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[30] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[31] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[32] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[33] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[34] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[35] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[36] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[37] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[38] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[39] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[0] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[1] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[2] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[3] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[4] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[5] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[6] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[7] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[8] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[9] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[10] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[11] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[12] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[13] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[14] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[15] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[16] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[17] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[18] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[19] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[20] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[21] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[22] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[23] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[24] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[25] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[26] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[27] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[28] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[29] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[30] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[31] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[32] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[33] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[34] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[35] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[36] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[37] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[38] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[39] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[0] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[1] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[2] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[3] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[4] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[5] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[6] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[7] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[8] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[9] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[10] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[11] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[12] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[13] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[14] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[15] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[16] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[17] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[18] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[19] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[20] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[21] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[22] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[23] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[24] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[25] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[26] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[27] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[28] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[29] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[30] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[31] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_cyc_i[0] <= ic_wbs_cyc_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_cyc_i[1] <= ic_wbs_cyc_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_cyc_i[2] <= ic_wbs_cyc_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_cyc_i[3] <= ic_wbs_cyc_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_stb_i[0] <= ic_wbs_stb_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_stb_i[1] <= ic_wbs_stb_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_stb_i[2] <= ic_wbs_stb_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_stb_i[3] <= ic_wbs_stb_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_we_i[0] <= ic_wbs_we_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_we_i[1] <= ic_wbs_we_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_we_i[2] <= ic_wbs_we_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_we_i[3] <= ic_wbs_we_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tgc_i[0] <= ic_wbs_tgc_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tgc_i[1] <= ic_wbs_tgc_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tgc_i[2] <= ic_wbs_tgc_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tgc_i[3] <= ic_wbs_tgc_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[0] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[1] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[2] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[3] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[4] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[5] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[6] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[7] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[8] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[9] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[10] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[11] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[12] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[13] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[14] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[15] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[16] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[17] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[18] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[19] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[20] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[21] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[22] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[23] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_stall_i[0] <= ic_wbm_stall_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_stall_i[1] <= ic_wbm_stall_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_stall_i[2] <= ic_wbm_stall_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_ack_i[0] <= ic_wbm_ack_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_ack_i[1] <= ic_wbm_ack_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_ack_i[2] <= ic_wbm_ack_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_err_i[0] <= ic_wbm_err_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_err_i[1] <= ic_wbm_err_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_err_i[2] <= ic_wbm_err_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_adr_o[0] => Mux9.IN5
ic_wbm_adr_o[1] => Mux8.IN5
ic_wbm_adr_o[2] => Mux7.IN5
ic_wbm_adr_o[3] => Mux6.IN5
ic_wbm_adr_o[4] => Mux5.IN5
ic_wbm_adr_o[5] => Mux4.IN5
ic_wbm_adr_o[6] => Mux3.IN5
ic_wbm_adr_o[7] => Mux2.IN5
ic_wbm_adr_o[8] => Mux1.IN5
ic_wbm_adr_o[9] => Mux0.IN5
ic_wbm_adr_o[10] => Mux9.IN4
ic_wbm_adr_o[11] => Mux8.IN4
ic_wbm_adr_o[12] => Mux7.IN4
ic_wbm_adr_o[13] => Mux6.IN4
ic_wbm_adr_o[14] => Mux5.IN4
ic_wbm_adr_o[15] => Mux4.IN4
ic_wbm_adr_o[16] => Mux3.IN4
ic_wbm_adr_o[17] => Mux2.IN4
ic_wbm_adr_o[18] => Mux1.IN4
ic_wbm_adr_o[19] => Mux0.IN4
ic_wbm_adr_o[20] => Mux9.IN3
ic_wbm_adr_o[21] => Mux8.IN3
ic_wbm_adr_o[22] => Mux7.IN3
ic_wbm_adr_o[23] => Mux6.IN3
ic_wbm_adr_o[24] => Mux5.IN3
ic_wbm_adr_o[25] => Mux4.IN3
ic_wbm_adr_o[26] => Mux3.IN3
ic_wbm_adr_o[27] => Mux2.IN3
ic_wbm_adr_o[28] => Mux1.IN3
ic_wbm_adr_o[29] => Mux0.IN3
ic_wbm_tga_o[0] => Mux19.IN5
ic_wbm_tga_o[1] => Mux18.IN5
ic_wbm_tga_o[2] => Mux17.IN5
ic_wbm_tga_o[3] => Mux16.IN5
ic_wbm_tga_o[4] => Mux15.IN5
ic_wbm_tga_o[5] => Mux14.IN5
ic_wbm_tga_o[6] => Mux13.IN5
ic_wbm_tga_o[7] => Mux12.IN5
ic_wbm_tga_o[8] => Mux11.IN5
ic_wbm_tga_o[9] => Mux10.IN5
ic_wbm_tga_o[10] => Mux19.IN4
ic_wbm_tga_o[11] => Mux18.IN4
ic_wbm_tga_o[12] => Mux17.IN4
ic_wbm_tga_o[13] => Mux16.IN4
ic_wbm_tga_o[14] => Mux15.IN4
ic_wbm_tga_o[15] => Mux14.IN4
ic_wbm_tga_o[16] => Mux13.IN4
ic_wbm_tga_o[17] => Mux12.IN4
ic_wbm_tga_o[18] => Mux11.IN4
ic_wbm_tga_o[19] => Mux10.IN4
ic_wbm_tga_o[20] => Mux19.IN3
ic_wbm_tga_o[21] => Mux18.IN3
ic_wbm_tga_o[22] => Mux17.IN3
ic_wbm_tga_o[23] => Mux16.IN3
ic_wbm_tga_o[24] => Mux15.IN3
ic_wbm_tga_o[25] => Mux14.IN3
ic_wbm_tga_o[26] => Mux13.IN3
ic_wbm_tga_o[27] => Mux12.IN3
ic_wbm_tga_o[28] => Mux11.IN3
ic_wbm_tga_o[29] => Mux10.IN3
ic_wbm_dat_o[0] => Mux27.IN5
ic_wbm_dat_o[1] => Mux26.IN5
ic_wbm_dat_o[2] => Mux25.IN5
ic_wbm_dat_o[3] => Mux24.IN5
ic_wbm_dat_o[4] => Mux23.IN5
ic_wbm_dat_o[5] => Mux22.IN5
ic_wbm_dat_o[6] => Mux21.IN5
ic_wbm_dat_o[7] => Mux20.IN5
ic_wbm_dat_o[8] => Mux27.IN4
ic_wbm_dat_o[9] => Mux26.IN4
ic_wbm_dat_o[10] => Mux25.IN4
ic_wbm_dat_o[11] => Mux24.IN4
ic_wbm_dat_o[12] => Mux23.IN4
ic_wbm_dat_o[13] => Mux22.IN4
ic_wbm_dat_o[14] => Mux21.IN4
ic_wbm_dat_o[15] => Mux20.IN4
ic_wbm_dat_o[16] => Mux27.IN3
ic_wbm_dat_o[17] => Mux26.IN3
ic_wbm_dat_o[18] => Mux25.IN3
ic_wbm_dat_o[19] => Mux24.IN3
ic_wbm_dat_o[20] => Mux23.IN3
ic_wbm_dat_o[21] => Mux22.IN3
ic_wbm_dat_o[22] => Mux21.IN3
ic_wbm_dat_o[23] => Mux20.IN3
ic_wbm_cyc_o[0] => Mux28.IN3
ic_wbm_cyc_o[1] => Mux28.IN2
ic_wbm_cyc_o[2] => Mux28.IN1
ic_wbm_stb_o[0] => Mux29.IN3
ic_wbm_stb_o[1] => Mux29.IN2
ic_wbm_stb_o[2] => Mux29.IN1
ic_wbm_we_o[0] => Mux30.IN3
ic_wbm_we_o[1] => Mux30.IN2
ic_wbm_we_o[2] => Mux30.IN1
ic_wbm_tgc_o[0] => Mux31.IN3
ic_wbm_tgc_o[1] => Mux31.IN2
ic_wbm_tgc_o[2] => Mux31.IN1
ic_wbs_dat_o[0] => Mux39.IN5
ic_wbs_dat_o[1] => Mux38.IN5
ic_wbs_dat_o[2] => Mux37.IN5
ic_wbs_dat_o[3] => Mux36.IN5
ic_wbs_dat_o[4] => Mux35.IN5
ic_wbs_dat_o[5] => Mux34.IN5
ic_wbs_dat_o[6] => Mux33.IN5
ic_wbs_dat_o[7] => Mux32.IN5
ic_wbs_dat_o[8] => Mux39.IN4
ic_wbs_dat_o[9] => Mux38.IN4
ic_wbs_dat_o[10] => Mux37.IN4
ic_wbs_dat_o[11] => Mux36.IN4
ic_wbs_dat_o[12] => Mux35.IN4
ic_wbs_dat_o[13] => Mux34.IN4
ic_wbs_dat_o[14] => Mux33.IN4
ic_wbs_dat_o[15] => Mux32.IN4
ic_wbs_dat_o[16] => Mux39.IN3
ic_wbs_dat_o[17] => Mux38.IN3
ic_wbs_dat_o[18] => Mux37.IN3
ic_wbs_dat_o[19] => Mux36.IN3
ic_wbs_dat_o[20] => Mux35.IN3
ic_wbs_dat_o[21] => Mux34.IN3
ic_wbs_dat_o[22] => Mux33.IN3
ic_wbs_dat_o[23] => Mux32.IN3
ic_wbs_dat_o[24] => Mux39.IN2
ic_wbs_dat_o[25] => Mux38.IN2
ic_wbs_dat_o[26] => Mux37.IN2
ic_wbs_dat_o[27] => Mux36.IN2
ic_wbs_dat_o[28] => Mux35.IN2
ic_wbs_dat_o[29] => Mux34.IN2
ic_wbs_dat_o[30] => Mux33.IN2
ic_wbs_dat_o[31] => Mux32.IN2
ic_wbs_stall_o[0] => Mux40.IN3
ic_wbs_stall_o[1] => Mux40.IN2
ic_wbs_stall_o[2] => Mux40.IN1
ic_wbs_stall_o[3] => Mux40.IN0
ic_wbs_ack_o[0] => Mux41.IN3
ic_wbs_ack_o[1] => Mux41.IN2
ic_wbs_ack_o[2] => Mux41.IN1
ic_wbs_ack_o[3] => Mux41.IN0
ic_wbs_err_o[0] => Mux42.IN3
ic_wbs_err_o[1] => Mux42.IN2
ic_wbs_err_o[2] => Mux42.IN1
ic_wbs_err_o[3] => Mux42.IN0
dbg_bus_taken <= dbg_bus_taken~reg0.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|intercon:intercon_y_inst
clk_i => dbg_bus_taken~reg0.CLK
clk_i => wbs_gnt.CLK
clk_i => wbm_gnt[0].CLK
clk_i => wbm_gnt[1].CLK
clk_i => cur_st.CLK
rst => wbs_gnt.ACLR
rst => wbm_gnt[0].ACLR
rst => wbm_gnt[1].PRESET
rst => cur_st.ACLR
rst => dbg_bus_taken~reg0.ACLR
ic_wbs_adr_i[0] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[1] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[2] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[3] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[4] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[5] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[6] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[7] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[8] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_adr_i[9] <= ic_wbs_adr_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[0] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[1] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[2] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[3] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[4] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[5] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[6] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[7] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[8] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tga_i[9] <= ic_wbs_tga_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[0] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[1] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[2] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[3] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[4] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[5] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[6] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_dat_i[7] <= ic_wbs_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_cyc_i[0] <= ic_wbs_cyc_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_stb_i[0] <= ic_wbs_stb_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_we_i[0] <= ic_wbs_we_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbs_tgc_i[0] <= ic_wbs_tgc_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[0] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[1] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[2] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[3] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[4] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[5] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[6] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[7] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[8] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[9] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[10] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[11] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[12] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[13] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[14] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[15] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[16] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[17] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[18] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[19] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[20] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[21] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[22] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_dat_i[23] <= ic_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_stall_i[0] <= ic_wbm_stall_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_stall_i[1] <= ic_wbm_stall_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_stall_i[2] <= ic_wbm_stall_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_ack_i[0] <= ic_wbm_ack_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_ack_i[1] <= ic_wbm_ack_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_ack_i[2] <= ic_wbm_ack_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_err_i[0] <= ic_wbm_err_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_err_i[1] <= ic_wbm_err_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_err_i[2] <= ic_wbm_err_i.DB_MAX_OUTPUT_PORT_TYPE
ic_wbm_adr_o[0] => Mux9.IN5
ic_wbm_adr_o[1] => Mux8.IN5
ic_wbm_adr_o[2] => Mux7.IN5
ic_wbm_adr_o[3] => Mux6.IN5
ic_wbm_adr_o[4] => Mux5.IN5
ic_wbm_adr_o[5] => Mux4.IN5
ic_wbm_adr_o[6] => Mux3.IN5
ic_wbm_adr_o[7] => Mux2.IN5
ic_wbm_adr_o[8] => Mux1.IN5
ic_wbm_adr_o[9] => Mux0.IN5
ic_wbm_adr_o[10] => Mux9.IN4
ic_wbm_adr_o[11] => Mux8.IN4
ic_wbm_adr_o[12] => Mux7.IN4
ic_wbm_adr_o[13] => Mux6.IN4
ic_wbm_adr_o[14] => Mux5.IN4
ic_wbm_adr_o[15] => Mux4.IN4
ic_wbm_adr_o[16] => Mux3.IN4
ic_wbm_adr_o[17] => Mux2.IN4
ic_wbm_adr_o[18] => Mux1.IN4
ic_wbm_adr_o[19] => Mux0.IN4
ic_wbm_adr_o[20] => Mux9.IN3
ic_wbm_adr_o[21] => Mux8.IN3
ic_wbm_adr_o[22] => Mux7.IN3
ic_wbm_adr_o[23] => Mux6.IN3
ic_wbm_adr_o[24] => Mux5.IN3
ic_wbm_adr_o[25] => Mux4.IN3
ic_wbm_adr_o[26] => Mux3.IN3
ic_wbm_adr_o[27] => Mux2.IN3
ic_wbm_adr_o[28] => Mux1.IN3
ic_wbm_adr_o[29] => Mux0.IN3
ic_wbm_tga_o[0] => Mux19.IN5
ic_wbm_tga_o[1] => Mux18.IN5
ic_wbm_tga_o[2] => Mux17.IN5
ic_wbm_tga_o[3] => Mux16.IN5
ic_wbm_tga_o[4] => Mux15.IN5
ic_wbm_tga_o[5] => Mux14.IN5
ic_wbm_tga_o[6] => Mux13.IN5
ic_wbm_tga_o[7] => Mux12.IN5
ic_wbm_tga_o[8] => Mux11.IN5
ic_wbm_tga_o[9] => Mux10.IN5
ic_wbm_tga_o[10] => Mux19.IN4
ic_wbm_tga_o[11] => Mux18.IN4
ic_wbm_tga_o[12] => Mux17.IN4
ic_wbm_tga_o[13] => Mux16.IN4
ic_wbm_tga_o[14] => Mux15.IN4
ic_wbm_tga_o[15] => Mux14.IN4
ic_wbm_tga_o[16] => Mux13.IN4
ic_wbm_tga_o[17] => Mux12.IN4
ic_wbm_tga_o[18] => Mux11.IN4
ic_wbm_tga_o[19] => Mux10.IN4
ic_wbm_tga_o[20] => Mux19.IN3
ic_wbm_tga_o[21] => Mux18.IN3
ic_wbm_tga_o[22] => Mux17.IN3
ic_wbm_tga_o[23] => Mux16.IN3
ic_wbm_tga_o[24] => Mux15.IN3
ic_wbm_tga_o[25] => Mux14.IN3
ic_wbm_tga_o[26] => Mux13.IN3
ic_wbm_tga_o[27] => Mux12.IN3
ic_wbm_tga_o[28] => Mux11.IN3
ic_wbm_tga_o[29] => Mux10.IN3
ic_wbm_dat_o[0] => Mux27.IN5
ic_wbm_dat_o[1] => Mux26.IN5
ic_wbm_dat_o[2] => Mux25.IN5
ic_wbm_dat_o[3] => Mux24.IN5
ic_wbm_dat_o[4] => Mux23.IN5
ic_wbm_dat_o[5] => Mux22.IN5
ic_wbm_dat_o[6] => Mux21.IN5
ic_wbm_dat_o[7] => Mux20.IN5
ic_wbm_dat_o[8] => Mux27.IN4
ic_wbm_dat_o[9] => Mux26.IN4
ic_wbm_dat_o[10] => Mux25.IN4
ic_wbm_dat_o[11] => Mux24.IN4
ic_wbm_dat_o[12] => Mux23.IN4
ic_wbm_dat_o[13] => Mux22.IN4
ic_wbm_dat_o[14] => Mux21.IN4
ic_wbm_dat_o[15] => Mux20.IN4
ic_wbm_dat_o[16] => Mux27.IN3
ic_wbm_dat_o[17] => Mux26.IN3
ic_wbm_dat_o[18] => Mux25.IN3
ic_wbm_dat_o[19] => Mux24.IN3
ic_wbm_dat_o[20] => Mux23.IN3
ic_wbm_dat_o[21] => Mux22.IN3
ic_wbm_dat_o[22] => Mux21.IN3
ic_wbm_dat_o[23] => Mux20.IN3
ic_wbm_cyc_o[0] => Mux28.IN3
ic_wbm_cyc_o[1] => Mux28.IN2
ic_wbm_cyc_o[2] => Mux28.IN1
ic_wbm_stb_o[0] => Mux29.IN3
ic_wbm_stb_o[1] => Mux29.IN2
ic_wbm_stb_o[2] => Mux29.IN1
ic_wbm_we_o[0] => Mux30.IN3
ic_wbm_we_o[1] => Mux30.IN2
ic_wbm_we_o[2] => Mux30.IN1
ic_wbm_tgc_o[0] => Mux31.IN3
ic_wbm_tgc_o[1] => Mux31.IN2
ic_wbm_tgc_o[2] => Mux31.IN1
ic_wbs_dat_o[0] => ic_wbm_dat_i.DATAB
ic_wbs_dat_o[0] => ic_wbm_dat_i.DATAB
ic_wbs_dat_o[0] => ic_wbm_dat_i.DATAB
ic_wbs_dat_o[1] => ic_wbm_dat_i.DATAB
ic_wbs_dat_o[1] => ic_wbm_dat_i.DATAB
ic_wbs_dat_o[1] => ic_wbm_dat_i.DATAB
ic_wbs_dat_o[2] => ic_wbm_dat_i.DATAB
ic_wbs_dat_o[2] => ic_wbm_dat_i.DATAB
ic_wbs_dat_o[2] => ic_wbm_dat_i.DATAB
ic_wbs_dat_o[3] => ic_wbm_dat_i.DATAB
ic_wbs_dat_o[3] => ic_wbm_dat_i.DATAB
ic_wbs_dat_o[3] => ic_wbm_dat_i.DATAB
ic_wbs_dat_o[4] => ic_wbm_dat_i.DATAB
ic_wbs_dat_o[4] => ic_wbm_dat_i.DATAB
ic_wbs_dat_o[4] => ic_wbm_dat_i.DATAB
ic_wbs_dat_o[5] => ic_wbm_dat_i.DATAB
ic_wbs_dat_o[5] => ic_wbm_dat_i.DATAB
ic_wbs_dat_o[5] => ic_wbm_dat_i.DATAB
ic_wbs_dat_o[6] => ic_wbm_dat_i.DATAB
ic_wbs_dat_o[6] => ic_wbm_dat_i.DATAB
ic_wbs_dat_o[6] => ic_wbm_dat_i.DATAB
ic_wbs_dat_o[7] => ic_wbm_dat_i.DATAB
ic_wbs_dat_o[7] => ic_wbm_dat_i.DATAB
ic_wbs_dat_o[7] => ic_wbm_dat_i.DATAB
ic_wbs_stall_o[0] => ic_wbm_stall_i.DATAB
ic_wbs_stall_o[0] => ic_wbm_stall_i.DATAB
ic_wbs_stall_o[0] => ic_wbm_stall_i.DATAB
ic_wbs_ack_o[0] => ic_wbm_ack_i.DATAB
ic_wbs_ack_o[0] => ic_wbm_ack_i.DATAB
ic_wbs_ack_o[0] => ic_wbm_ack_i.DATAB
ic_wbs_err_o[0] => ic_wbm_err_i.DATAB
ic_wbs_err_o[0] => ic_wbm_err_i.DATAB
ic_wbs_err_o[0] => ic_wbm_err_i.DATAB
dbg_bus_taken <= dbg_bus_taken~reg0.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|intercon_mux:intercon_x_inst
inc_wbm_dat_i[0] <= inc_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
inc_wbm_dat_i[1] <= inc_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
inc_wbm_dat_i[2] <= inc_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
inc_wbm_dat_i[3] <= inc_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
inc_wbm_dat_i[4] <= inc_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
inc_wbm_dat_i[5] <= inc_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
inc_wbm_dat_i[6] <= inc_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
inc_wbm_dat_i[7] <= inc_wbm_dat_i.DB_MAX_OUTPUT_PORT_TYPE
inc_wbm_stall_i <= inc_wbm_stall_i.DB_MAX_OUTPUT_PORT_TYPE
inc_wbm_ack_i <= inc_wbm_ack_i.DB_MAX_OUTPUT_PORT_TYPE
inc_wbm_err_i <= inc_wbm_err_i.DB_MAX_OUTPUT_PORT_TYPE
inc_wbm_adr_o[0] => outc0_wbm_adr_o.DATAB
inc_wbm_adr_o[0] => outc1_wbm_adr_o.DATAB
inc_wbm_adr_o[1] => outc0_wbm_adr_o.DATAB
inc_wbm_adr_o[1] => outc1_wbm_adr_o.DATAB
inc_wbm_adr_o[2] => outc0_wbm_adr_o.DATAB
inc_wbm_adr_o[2] => outc1_wbm_adr_o.DATAB
inc_wbm_adr_o[3] => outc0_wbm_adr_o.DATAB
inc_wbm_adr_o[3] => outc1_wbm_adr_o.DATAB
inc_wbm_adr_o[4] => outc0_wbm_adr_o.DATAB
inc_wbm_adr_o[4] => outc1_wbm_adr_o.DATAB
inc_wbm_adr_o[5] => outc0_wbm_adr_o.DATAB
inc_wbm_adr_o[5] => outc1_wbm_adr_o.DATAB
inc_wbm_adr_o[6] => outc0_wbm_adr_o.DATAB
inc_wbm_adr_o[6] => outc1_wbm_adr_o.DATAB
inc_wbm_adr_o[7] => outc0_wbm_adr_o.DATAB
inc_wbm_adr_o[7] => outc1_wbm_adr_o.DATAB
inc_wbm_adr_o[8] => outc0_wbm_adr_o.DATAB
inc_wbm_adr_o[8] => outc1_wbm_adr_o.DATAB
inc_wbm_adr_o[9] => outc0_wbm_adr_o.DATAB
inc_wbm_adr_o[9] => outc1_wbm_adr_o.DATAB
inc_wbm_tga_o[0] => outc0_wbm_tga_o.DATAB
inc_wbm_tga_o[0] => outc1_wbm_tga_o.DATAB
inc_wbm_tga_o[1] => outc0_wbm_tga_o.DATAB
inc_wbm_tga_o[1] => outc1_wbm_tga_o.DATAB
inc_wbm_tga_o[2] => outc0_wbm_tga_o.DATAB
inc_wbm_tga_o[2] => outc1_wbm_tga_o.DATAB
inc_wbm_tga_o[3] => outc0_wbm_tga_o.DATAB
inc_wbm_tga_o[3] => outc1_wbm_tga_o.DATAB
inc_wbm_tga_o[4] => outc0_wbm_tga_o.DATAB
inc_wbm_tga_o[4] => outc1_wbm_tga_o.DATAB
inc_wbm_tga_o[5] => outc0_wbm_tga_o.DATAB
inc_wbm_tga_o[5] => outc1_wbm_tga_o.DATAB
inc_wbm_tga_o[6] => outc0_wbm_tga_o.DATAB
inc_wbm_tga_o[6] => outc1_wbm_tga_o.DATAB
inc_wbm_tga_o[7] => outc0_wbm_tga_o.DATAB
inc_wbm_tga_o[7] => outc1_wbm_tga_o.DATAB
inc_wbm_tga_o[8] => outc0_wbm_tga_o.DATAB
inc_wbm_tga_o[8] => outc1_wbm_tga_o.DATAB
inc_wbm_tga_o[9] => outc0_wbm_tga_o.DATAB
inc_wbm_tga_o[9] => outc1_wbm_tga_o.DATAB
inc_wbm_dat_o[0] => outc0_wbm_dat_o.DATAB
inc_wbm_dat_o[0] => outc1_wbm_dat_o.DATAB
inc_wbm_dat_o[1] => outc0_wbm_dat_o.DATAB
inc_wbm_dat_o[1] => outc1_wbm_dat_o.DATAB
inc_wbm_dat_o[2] => outc0_wbm_dat_o.DATAB
inc_wbm_dat_o[2] => outc1_wbm_dat_o.DATAB
inc_wbm_dat_o[3] => outc0_wbm_dat_o.DATAB
inc_wbm_dat_o[3] => outc1_wbm_dat_o.DATAB
inc_wbm_dat_o[4] => outc0_wbm_dat_o.DATAB
inc_wbm_dat_o[4] => outc1_wbm_dat_o.DATAB
inc_wbm_dat_o[5] => outc0_wbm_dat_o.DATAB
inc_wbm_dat_o[5] => outc1_wbm_dat_o.DATAB
inc_wbm_dat_o[6] => outc0_wbm_dat_o.DATAB
inc_wbm_dat_o[6] => outc1_wbm_dat_o.DATAB
inc_wbm_dat_o[7] => outc0_wbm_dat_o.DATAB
inc_wbm_dat_o[7] => outc1_wbm_dat_o.DATAB
inc_wbm_cyc_o => outc0_wbm_cyc_o.DATAB
inc_wbm_cyc_o => outc1_wbm_cyc_o.DATAB
inc_wbm_stb_o => outc0_wbm_stb_o.DATAB
inc_wbm_stb_o => outc1_wbm_stb_o.DATAB
inc_wbm_we_o => outc0_wbm_we_o.DATAB
inc_wbm_we_o => outc1_wbm_we_o.DATAB
inc_wbm_tgc_o => outc1_wbm_adr_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_adr_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_adr_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_adr_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_adr_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_adr_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_adr_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_adr_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_adr_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_adr_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_tga_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_tga_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_tga_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_tga_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_tga_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_tga_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_tga_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_tga_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_tga_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_tga_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_dat_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_dat_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_dat_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_dat_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_dat_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_dat_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_dat_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_dat_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_cyc_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_stb_o.OUTPUTSELECT
inc_wbm_tgc_o => outc1_wbm_we_o.OUTPUTSELECT
inc_wbm_tgc_o => inc_wbm_dat_i.OUTPUTSELECT
inc_wbm_tgc_o => inc_wbm_dat_i.OUTPUTSELECT
inc_wbm_tgc_o => inc_wbm_dat_i.OUTPUTSELECT
inc_wbm_tgc_o => inc_wbm_dat_i.OUTPUTSELECT
inc_wbm_tgc_o => inc_wbm_dat_i.OUTPUTSELECT
inc_wbm_tgc_o => inc_wbm_dat_i.OUTPUTSELECT
inc_wbm_tgc_o => inc_wbm_dat_i.OUTPUTSELECT
inc_wbm_tgc_o => inc_wbm_dat_i.OUTPUTSELECT
inc_wbm_tgc_o => inc_wbm_stall_i.OUTPUTSELECT
inc_wbm_tgc_o => inc_wbm_ack_i.OUTPUTSELECT
inc_wbm_tgc_o => inc_wbm_err_i.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_adr_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_adr_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_adr_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_adr_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_adr_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_adr_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_adr_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_adr_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_adr_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_adr_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_tga_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_tga_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_tga_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_tga_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_tga_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_tga_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_tga_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_tga_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_tga_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_tga_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_dat_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_dat_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_dat_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_dat_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_dat_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_dat_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_dat_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_dat_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_cyc_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_stb_o.OUTPUTSELECT
inc_wbm_tgc_o => outc0_wbm_we_o.OUTPUTSELECT
outc0_wbm_adr_o[0] <= outc0_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_adr_o[1] <= outc0_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_adr_o[2] <= outc0_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_adr_o[3] <= outc0_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_adr_o[4] <= outc0_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_adr_o[5] <= outc0_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_adr_o[6] <= outc0_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_adr_o[7] <= outc0_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_adr_o[8] <= outc0_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_adr_o[9] <= outc0_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_tga_o[0] <= outc0_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_tga_o[1] <= outc0_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_tga_o[2] <= outc0_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_tga_o[3] <= outc0_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_tga_o[4] <= outc0_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_tga_o[5] <= outc0_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_tga_o[6] <= outc0_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_tga_o[7] <= outc0_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_tga_o[8] <= outc0_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_tga_o[9] <= outc0_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_dat_o[0] <= outc0_wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_dat_o[1] <= outc0_wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_dat_o[2] <= outc0_wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_dat_o[3] <= outc0_wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_dat_o[4] <= outc0_wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_dat_o[5] <= outc0_wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_dat_o[6] <= outc0_wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_dat_o[7] <= outc0_wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_cyc_o <= outc0_wbm_cyc_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_stb_o <= outc0_wbm_stb_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_we_o <= outc0_wbm_we_o.DB_MAX_OUTPUT_PORT_TYPE
outc0_wbm_tgc_o <= <GND>
outc0_wbm_dat_i[0] => inc_wbm_dat_i.DATAB
outc0_wbm_dat_i[1] => inc_wbm_dat_i.DATAB
outc0_wbm_dat_i[2] => inc_wbm_dat_i.DATAB
outc0_wbm_dat_i[3] => inc_wbm_dat_i.DATAB
outc0_wbm_dat_i[4] => inc_wbm_dat_i.DATAB
outc0_wbm_dat_i[5] => inc_wbm_dat_i.DATAB
outc0_wbm_dat_i[6] => inc_wbm_dat_i.DATAB
outc0_wbm_dat_i[7] => inc_wbm_dat_i.DATAB
outc0_wbm_stall_i => inc_wbm_stall_i.DATAB
outc0_wbm_ack_i => inc_wbm_ack_i.DATAB
outc0_wbm_err_i => inc_wbm_err_i.DATAB
outc1_wbm_adr_o[0] <= outc1_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_adr_o[1] <= outc1_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_adr_o[2] <= outc1_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_adr_o[3] <= outc1_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_adr_o[4] <= outc1_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_adr_o[5] <= outc1_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_adr_o[6] <= outc1_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_adr_o[7] <= outc1_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_adr_o[8] <= outc1_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_adr_o[9] <= outc1_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_tga_o[0] <= outc1_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_tga_o[1] <= outc1_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_tga_o[2] <= outc1_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_tga_o[3] <= outc1_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_tga_o[4] <= outc1_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_tga_o[5] <= outc1_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_tga_o[6] <= outc1_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_tga_o[7] <= outc1_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_tga_o[8] <= outc1_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_tga_o[9] <= outc1_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_dat_o[0] <= outc1_wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_dat_o[1] <= outc1_wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_dat_o[2] <= outc1_wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_dat_o[3] <= outc1_wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_dat_o[4] <= outc1_wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_dat_o[5] <= outc1_wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_dat_o[6] <= outc1_wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_dat_o[7] <= outc1_wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_cyc_o <= outc1_wbm_cyc_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_stb_o <= outc1_wbm_stb_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_we_o <= outc1_wbm_we_o.DB_MAX_OUTPUT_PORT_TYPE
outc1_wbm_tgc_o <= <VCC>
outc1_wbm_dat_i[0] => inc_wbm_dat_i.DATAA
outc1_wbm_dat_i[1] => inc_wbm_dat_i.DATAA
outc1_wbm_dat_i[2] => inc_wbm_dat_i.DATAA
outc1_wbm_dat_i[3] => inc_wbm_dat_i.DATAA
outc1_wbm_dat_i[4] => inc_wbm_dat_i.DATAA
outc1_wbm_dat_i[5] => inc_wbm_dat_i.DATAA
outc1_wbm_dat_i[6] => inc_wbm_dat_i.DATAA
outc1_wbm_dat_i[7] => inc_wbm_dat_i.DATAA
outc1_wbm_stall_i => inc_wbm_stall_i.DATAA
outc1_wbm_ack_i => inc_wbm_ack_i.DATAA
outc1_wbm_err_i => inc_wbm_err_i.DATAA


|img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst
clk_sdram => mem_ctrl_wr:mem_ctrl_wr_inst.clk_sdram
clk_sdram => rd_bank_val.CLK
clk_sdram => wr_bank_val.CLK
clk_sdram => mem_mng_arbiter:arbiter_inst.clk
clk_sdram => mem_ctrl_rd:mem_ctrl_rd_inst.clk_sdram
clk_sys => mem_ctrl_wr:mem_ctrl_wr_inst.clk_sys
clk_sys => mem_ctrl_rd:mem_ctrl_rd_inst.clk_sys
clk_sys => gen_reg:gen_reg_type_inst.clk
clk_sys => gen_reg:dbg_reg_generate:2:gen_reg_dbg_inst.clk
clk_sys => gen_reg:dbg_reg_generate:1:gen_reg_dbg_inst.clk
clk_sys => gen_reg:dbg_reg_generate:0:gen_reg_dbg_inst.clk
clk_sys => wbs_reg:wbs_reg_inst.clk_i
rst_sdram => mem_ctrl_wr:mem_ctrl_wr_inst.rst_sdram
rst_sdram => mem_mng_arbiter:arbiter_inst.reset
rst_sdram => mem_ctrl_rd:mem_ctrl_rd_inst.rst_sdram
rst_sdram => rd_bank_val.PRESET
rst_sdram => wr_bank_val.ACLR
rst_sys => mem_ctrl_wr:mem_ctrl_wr_inst.rst_sys
rst_sys => mem_ctrl_rd:mem_ctrl_rd_inst.rst_sys
rst_sys => gen_reg:gen_reg_type_inst.reset
rst_sys => gen_reg:dbg_reg_generate:2:gen_reg_dbg_inst.reset
rst_sys => gen_reg:dbg_reg_generate:1:gen_reg_dbg_inst.reset
rst_sys => gen_reg:dbg_reg_generate:0:gen_reg_dbg_inst.reset
rst_sys => wbs_reg:wbs_reg_inst.rst
manipulation_trig <= mem_ctrl_wr:mem_ctrl_wr_inst.bank_switch
wr_wbs_adr_i[0] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_adr_i[0]
wr_wbs_adr_i[0] => wbs_reg:wbs_reg_inst.wbs_adr_i[0]
wr_wbs_adr_i[0] => Equal0.IN3
wr_wbs_adr_i[0] => Equal1.IN2
wr_wbs_adr_i[0] => Equal2.IN3
wr_wbs_adr_i[0] => Equal3.IN2
wr_wbs_adr_i[0] => Equal4.IN2
wr_wbs_adr_i[0] => Equal5.IN3
wr_wbs_adr_i[0] => Equal6.IN2
wr_wbs_adr_i[0] => Equal7.IN3
wr_wbs_adr_i[0] => Equal8.IN3
wr_wbs_adr_i[0] => Equal9.IN2
wr_wbs_adr_i[0] => Equal10.IN3
wr_wbs_adr_i[0] => Equal11.IN2
wr_wbs_adr_i[1] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_adr_i[1]
wr_wbs_adr_i[1] => wbs_reg:wbs_reg_inst.wbs_adr_i[1]
wr_wbs_adr_i[1] => Equal0.IN0
wr_wbs_adr_i[1] => Equal1.IN1
wr_wbs_adr_i[1] => Equal2.IN2
wr_wbs_adr_i[1] => Equal3.IN3
wr_wbs_adr_i[1] => Equal4.IN3
wr_wbs_adr_i[1] => Equal5.IN2
wr_wbs_adr_i[1] => Equal6.IN1
wr_wbs_adr_i[1] => Equal7.IN0
wr_wbs_adr_i[1] => Equal8.IN0
wr_wbs_adr_i[1] => Equal9.IN1
wr_wbs_adr_i[1] => Equal10.IN2
wr_wbs_adr_i[1] => Equal11.IN3
wr_wbs_adr_i[2] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_adr_i[2]
wr_wbs_adr_i[2] => wbs_reg:wbs_reg_inst.wbs_adr_i[2]
wr_wbs_adr_i[2] => Equal0.IN2
wr_wbs_adr_i[2] => Equal1.IN3
wr_wbs_adr_i[2] => Equal2.IN1
wr_wbs_adr_i[2] => Equal3.IN1
wr_wbs_adr_i[2] => Equal4.IN1
wr_wbs_adr_i[2] => Equal5.IN1
wr_wbs_adr_i[2] => Equal6.IN3
wr_wbs_adr_i[2] => Equal7.IN2
wr_wbs_adr_i[2] => Equal8.IN2
wr_wbs_adr_i[2] => Equal9.IN3
wr_wbs_adr_i[2] => Equal10.IN1
wr_wbs_adr_i[2] => Equal11.IN1
wr_wbs_adr_i[3] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_adr_i[3]
wr_wbs_adr_i[3] => wbs_reg:wbs_reg_inst.wbs_adr_i[3]
wr_wbs_adr_i[3] => Equal0.IN1
wr_wbs_adr_i[3] => Equal1.IN0
wr_wbs_adr_i[3] => Equal2.IN0
wr_wbs_adr_i[3] => Equal3.IN0
wr_wbs_adr_i[3] => Equal4.IN0
wr_wbs_adr_i[3] => Equal5.IN0
wr_wbs_adr_i[3] => Equal6.IN0
wr_wbs_adr_i[3] => Equal7.IN1
wr_wbs_adr_i[3] => Equal8.IN1
wr_wbs_adr_i[3] => Equal9.IN0
wr_wbs_adr_i[3] => Equal10.IN0
wr_wbs_adr_i[3] => Equal11.IN0
wr_wbs_adr_i[4] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_adr_i[4]
wr_wbs_adr_i[5] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_adr_i[5]
wr_wbs_adr_i[6] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_adr_i[6]
wr_wbs_adr_i[7] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_adr_i[7]
wr_wbs_adr_i[8] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_adr_i[8]
wr_wbs_adr_i[9] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_adr_i[9]
wr_wbs_tga_i[0] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_tga_i[0]
wr_wbs_tga_i[1] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_tga_i[1]
wr_wbs_tga_i[2] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_tga_i[2]
wr_wbs_tga_i[3] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_tga_i[3]
wr_wbs_tga_i[4] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_tga_i[4]
wr_wbs_tga_i[5] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_tga_i[5]
wr_wbs_tga_i[6] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_tga_i[6]
wr_wbs_tga_i[7] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_tga_i[7]
wr_wbs_tga_i[8] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_tga_i[8]
wr_wbs_tga_i[9] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_tga_i[9]
wr_wbs_dat_i[0] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_dat_i[0]
wr_wbs_dat_i[0] => wbs_reg:wbs_reg_inst.wbs_dat_i[0]
wr_wbs_dat_i[1] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_dat_i[1]
wr_wbs_dat_i[1] => wbs_reg:wbs_reg_inst.wbs_dat_i[1]
wr_wbs_dat_i[2] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_dat_i[2]
wr_wbs_dat_i[2] => wbs_reg:wbs_reg_inst.wbs_dat_i[2]
wr_wbs_dat_i[3] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_dat_i[3]
wr_wbs_dat_i[3] => wbs_reg:wbs_reg_inst.wbs_dat_i[3]
wr_wbs_dat_i[4] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_dat_i[4]
wr_wbs_dat_i[4] => wbs_reg:wbs_reg_inst.wbs_dat_i[4]
wr_wbs_dat_i[5] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_dat_i[5]
wr_wbs_dat_i[5] => wbs_reg:wbs_reg_inst.wbs_dat_i[5]
wr_wbs_dat_i[6] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_dat_i[6]
wr_wbs_dat_i[6] => wbs_reg:wbs_reg_inst.wbs_dat_i[6]
wr_wbs_dat_i[7] => mem_ctrl_wr:mem_ctrl_wr_inst.wbs_dat_i[7]
wr_wbs_dat_i[7] => wbs_reg:wbs_reg_inst.wbs_dat_i[7]
wr_wbs_cyc_i => wr_wbs_reg_cyc.IN0
wr_wbs_cyc_i => wr_wbs_cmp_cyc.IN0
wr_wbs_stb_i => wr_wbs_reg_stb.IN0
wr_wbs_stb_i => wr_wbs_cmp_stb.IN0
wr_wbs_we_i => wbs_reg:wbs_reg_inst.wbs_we_i
wr_wbs_tgc_i => wr_wbs_reg_cyc.IN1
wr_wbs_tgc_i => wr_wbs_reg_stb.IN1
wr_wbs_tgc_i => wr_wbs_cmp_cyc.IN1
wr_wbs_tgc_i => wr_wbs_cmp_stb.IN1
wr_wbs_dat_o[0] <= wbs_reg:wbs_reg_inst.wbs_dat_o[0]
wr_wbs_dat_o[1] <= wbs_reg:wbs_reg_inst.wbs_dat_o[1]
wr_wbs_dat_o[2] <= wbs_reg:wbs_reg_inst.wbs_dat_o[2]
wr_wbs_dat_o[3] <= wbs_reg:wbs_reg_inst.wbs_dat_o[3]
wr_wbs_dat_o[4] <= wbs_reg:wbs_reg_inst.wbs_dat_o[4]
wr_wbs_dat_o[5] <= wbs_reg:wbs_reg_inst.wbs_dat_o[5]
wr_wbs_dat_o[6] <= wbs_reg:wbs_reg_inst.wbs_dat_o[6]
wr_wbs_dat_o[7] <= wbs_reg:wbs_reg_inst.wbs_dat_o[7]
wr_wbs_stall_o <= wr_wbs_stall_o.DB_MAX_OUTPUT_PORT_TYPE
wr_wbs_ack_o <= wr_wbs_ack_o.DB_MAX_OUTPUT_PORT_TYPE
wr_wbs_err_o <= mem_ctrl_wr:mem_ctrl_wr_inst.wbs_err_o
rd_wbs_adr_i[0] => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_adr_i[0]
rd_wbs_adr_i[1] => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_adr_i[1]
rd_wbs_adr_i[2] => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_adr_i[2]
rd_wbs_adr_i[3] => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_adr_i[3]
rd_wbs_adr_i[4] => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_adr_i[4]
rd_wbs_adr_i[5] => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_adr_i[5]
rd_wbs_adr_i[6] => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_adr_i[6]
rd_wbs_adr_i[7] => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_adr_i[7]
rd_wbs_adr_i[8] => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_adr_i[8]
rd_wbs_adr_i[9] => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_adr_i[9]
rd_wbs_tga_i[0] => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_tga_i[0]
rd_wbs_tga_i[1] => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_tga_i[1]
rd_wbs_tga_i[2] => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_tga_i[2]
rd_wbs_tga_i[3] => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_tga_i[3]
rd_wbs_tga_i[4] => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_tga_i[4]
rd_wbs_tga_i[5] => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_tga_i[5]
rd_wbs_tga_i[6] => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_tga_i[6]
rd_wbs_tga_i[7] => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_tga_i[7]
rd_wbs_tga_i[8] => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_tga_i[8]
rd_wbs_tga_i[9] => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_tga_i[9]
rd_wbs_cyc_i => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_cyc_i
rd_wbs_tgc_i => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_tgc_i
rd_wbs_stb_i => mem_ctrl_rd:mem_ctrl_rd_inst.wbs_stb_i
rd_wbs_dat_o[0] <= mem_ctrl_rd:mem_ctrl_rd_inst.wbs_dat_o[0]
rd_wbs_dat_o[1] <= mem_ctrl_rd:mem_ctrl_rd_inst.wbs_dat_o[1]
rd_wbs_dat_o[2] <= mem_ctrl_rd:mem_ctrl_rd_inst.wbs_dat_o[2]
rd_wbs_dat_o[3] <= mem_ctrl_rd:mem_ctrl_rd_inst.wbs_dat_o[3]
rd_wbs_dat_o[4] <= mem_ctrl_rd:mem_ctrl_rd_inst.wbs_dat_o[4]
rd_wbs_dat_o[5] <= mem_ctrl_rd:mem_ctrl_rd_inst.wbs_dat_o[5]
rd_wbs_dat_o[6] <= mem_ctrl_rd:mem_ctrl_rd_inst.wbs_dat_o[6]
rd_wbs_dat_o[7] <= mem_ctrl_rd:mem_ctrl_rd_inst.wbs_dat_o[7]
rd_wbs_stall_o <= mem_ctrl_rd:mem_ctrl_rd_inst.wbs_stall_o
rd_wbs_ack_o <= mem_ctrl_rd:mem_ctrl_rd_inst.wbs_ack_o
rd_wbs_err_o <= mem_ctrl_rd:mem_ctrl_rd_inst.wbs_err_o
wbm_dat_i[0] => mem_mng_arbiter:arbiter_inst.wbm_dat_i[0]
wbm_dat_i[1] => mem_mng_arbiter:arbiter_inst.wbm_dat_i[1]
wbm_dat_i[2] => mem_mng_arbiter:arbiter_inst.wbm_dat_i[2]
wbm_dat_i[3] => mem_mng_arbiter:arbiter_inst.wbm_dat_i[3]
wbm_dat_i[4] => mem_mng_arbiter:arbiter_inst.wbm_dat_i[4]
wbm_dat_i[5] => mem_mng_arbiter:arbiter_inst.wbm_dat_i[5]
wbm_dat_i[6] => mem_mng_arbiter:arbiter_inst.wbm_dat_i[6]
wbm_dat_i[7] => mem_mng_arbiter:arbiter_inst.wbm_dat_i[7]
wbm_dat_i[8] => mem_mng_arbiter:arbiter_inst.wbm_dat_i[8]
wbm_dat_i[9] => mem_mng_arbiter:arbiter_inst.wbm_dat_i[9]
wbm_dat_i[10] => mem_mng_arbiter:arbiter_inst.wbm_dat_i[10]
wbm_dat_i[11] => mem_mng_arbiter:arbiter_inst.wbm_dat_i[11]
wbm_dat_i[12] => mem_mng_arbiter:arbiter_inst.wbm_dat_i[12]
wbm_dat_i[13] => mem_mng_arbiter:arbiter_inst.wbm_dat_i[13]
wbm_dat_i[14] => mem_mng_arbiter:arbiter_inst.wbm_dat_i[14]
wbm_dat_i[15] => mem_mng_arbiter:arbiter_inst.wbm_dat_i[15]
wbm_stall_i => mem_mng_arbiter:arbiter_inst.wbm_stall_i
wbm_err_i => mem_mng_arbiter:arbiter_inst.wbm_err_i
wbm_ack_i => mem_mng_arbiter:arbiter_inst.wbm_ack_i
wbm_adr_o[0] <= mem_mng_arbiter:arbiter_inst.wbm_adr_o[0]
wbm_adr_o[1] <= mem_mng_arbiter:arbiter_inst.wbm_adr_o[1]
wbm_adr_o[2] <= mem_mng_arbiter:arbiter_inst.wbm_adr_o[2]
wbm_adr_o[3] <= mem_mng_arbiter:arbiter_inst.wbm_adr_o[3]
wbm_adr_o[4] <= mem_mng_arbiter:arbiter_inst.wbm_adr_o[4]
wbm_adr_o[5] <= mem_mng_arbiter:arbiter_inst.wbm_adr_o[5]
wbm_adr_o[6] <= mem_mng_arbiter:arbiter_inst.wbm_adr_o[6]
wbm_adr_o[7] <= mem_mng_arbiter:arbiter_inst.wbm_adr_o[7]
wbm_adr_o[8] <= mem_mng_arbiter:arbiter_inst.wbm_adr_o[8]
wbm_adr_o[9] <= mem_mng_arbiter:arbiter_inst.wbm_adr_o[9]
wbm_adr_o[10] <= mem_mng_arbiter:arbiter_inst.wbm_adr_o[10]
wbm_adr_o[11] <= mem_mng_arbiter:arbiter_inst.wbm_adr_o[11]
wbm_adr_o[12] <= mem_mng_arbiter:arbiter_inst.wbm_adr_o[12]
wbm_adr_o[13] <= mem_mng_arbiter:arbiter_inst.wbm_adr_o[13]
wbm_adr_o[14] <= mem_mng_arbiter:arbiter_inst.wbm_adr_o[14]
wbm_adr_o[15] <= mem_mng_arbiter:arbiter_inst.wbm_adr_o[15]
wbm_adr_o[16] <= mem_mng_arbiter:arbiter_inst.wbm_adr_o[16]
wbm_adr_o[17] <= mem_mng_arbiter:arbiter_inst.wbm_adr_o[17]
wbm_adr_o[18] <= mem_mng_arbiter:arbiter_inst.wbm_adr_o[18]
wbm_adr_o[19] <= mem_mng_arbiter:arbiter_inst.wbm_adr_o[19]
wbm_adr_o[20] <= mem_mng_arbiter:arbiter_inst.wbm_adr_o[20]
wbm_adr_o[21] <= mem_mng_arbiter:arbiter_inst.wbm_adr_o[21]
wbm_dat_o[0] <= mem_mng_arbiter:arbiter_inst.wbm_dat_o[0]
wbm_dat_o[1] <= mem_mng_arbiter:arbiter_inst.wbm_dat_o[1]
wbm_dat_o[2] <= mem_mng_arbiter:arbiter_inst.wbm_dat_o[2]
wbm_dat_o[3] <= mem_mng_arbiter:arbiter_inst.wbm_dat_o[3]
wbm_dat_o[4] <= mem_mng_arbiter:arbiter_inst.wbm_dat_o[4]
wbm_dat_o[5] <= mem_mng_arbiter:arbiter_inst.wbm_dat_o[5]
wbm_dat_o[6] <= mem_mng_arbiter:arbiter_inst.wbm_dat_o[6]
wbm_dat_o[7] <= mem_mng_arbiter:arbiter_inst.wbm_dat_o[7]
wbm_dat_o[8] <= mem_mng_arbiter:arbiter_inst.wbm_dat_o[8]
wbm_dat_o[9] <= mem_mng_arbiter:arbiter_inst.wbm_dat_o[9]
wbm_dat_o[10] <= mem_mng_arbiter:arbiter_inst.wbm_dat_o[10]
wbm_dat_o[11] <= mem_mng_arbiter:arbiter_inst.wbm_dat_o[11]
wbm_dat_o[12] <= mem_mng_arbiter:arbiter_inst.wbm_dat_o[12]
wbm_dat_o[13] <= mem_mng_arbiter:arbiter_inst.wbm_dat_o[13]
wbm_dat_o[14] <= mem_mng_arbiter:arbiter_inst.wbm_dat_o[14]
wbm_dat_o[15] <= mem_mng_arbiter:arbiter_inst.wbm_dat_o[15]
wbm_we_o <= mem_mng_arbiter:arbiter_inst.wbm_we_o
wbm_tga_o[0] <= mem_mng_arbiter:arbiter_inst.wbm_tga_o[0]
wbm_tga_o[1] <= mem_mng_arbiter:arbiter_inst.wbm_tga_o[1]
wbm_tga_o[2] <= mem_mng_arbiter:arbiter_inst.wbm_tga_o[2]
wbm_tga_o[3] <= mem_mng_arbiter:arbiter_inst.wbm_tga_o[3]
wbm_tga_o[4] <= mem_mng_arbiter:arbiter_inst.wbm_tga_o[4]
wbm_tga_o[5] <= mem_mng_arbiter:arbiter_inst.wbm_tga_o[5]
wbm_tga_o[6] <= mem_mng_arbiter:arbiter_inst.wbm_tga_o[6]
wbm_tga_o[7] <= mem_mng_arbiter:arbiter_inst.wbm_tga_o[7]
wbm_cyc_o <= mem_mng_arbiter:arbiter_inst.wbm_cyc_o
wbm_stb_o <= mem_mng_arbiter:arbiter_inst.wbm_stb_o
dbg_type_reg[0] <= gen_reg:gen_reg_type_inst.dout[0]
dbg_type_reg[1] <= gen_reg:gen_reg_type_inst.dout[1]
dbg_type_reg[2] <= gen_reg:gen_reg_type_inst.dout[2]
dbg_type_reg[3] <= gen_reg:gen_reg_type_inst.dout[3]
dbg_type_reg[4] <= gen_reg:gen_reg_type_inst.dout[4]
dbg_type_reg[5] <= gen_reg:gen_reg_type_inst.dout[5]
dbg_type_reg[6] <= gen_reg:gen_reg_type_inst.dout[6]
dbg_type_reg[7] <= gen_reg:gen_reg_type_inst.dout[7]
dbg_adrr_reg[0] <= gen_reg:dbg_reg_generate:0:gen_reg_dbg_inst.dout[0]
dbg_adrr_reg[1] <= gen_reg:dbg_reg_generate:0:gen_reg_dbg_inst.dout[1]
dbg_adrr_reg[2] <= gen_reg:dbg_reg_generate:0:gen_reg_dbg_inst.dout[2]
dbg_adrr_reg[3] <= gen_reg:dbg_reg_generate:0:gen_reg_dbg_inst.dout[3]
dbg_adrr_reg[4] <= gen_reg:dbg_reg_generate:0:gen_reg_dbg_inst.dout[4]
dbg_adrr_reg[5] <= gen_reg:dbg_reg_generate:0:gen_reg_dbg_inst.dout[5]
dbg_adrr_reg[6] <= gen_reg:dbg_reg_generate:0:gen_reg_dbg_inst.dout[6]
dbg_adrr_reg[7] <= gen_reg:dbg_reg_generate:0:gen_reg_dbg_inst.dout[7]
dbg_adrr_reg[8] <= gen_reg:dbg_reg_generate:1:gen_reg_dbg_inst.dout[0]
dbg_adrr_reg[9] <= gen_reg:dbg_reg_generate:1:gen_reg_dbg_inst.dout[1]
dbg_adrr_reg[10] <= gen_reg:dbg_reg_generate:1:gen_reg_dbg_inst.dout[2]
dbg_adrr_reg[11] <= gen_reg:dbg_reg_generate:1:gen_reg_dbg_inst.dout[3]
dbg_adrr_reg[12] <= gen_reg:dbg_reg_generate:1:gen_reg_dbg_inst.dout[4]
dbg_adrr_reg[13] <= gen_reg:dbg_reg_generate:1:gen_reg_dbg_inst.dout[5]
dbg_adrr_reg[14] <= gen_reg:dbg_reg_generate:1:gen_reg_dbg_inst.dout[6]
dbg_adrr_reg[15] <= gen_reg:dbg_reg_generate:1:gen_reg_dbg_inst.dout[7]
dbg_adrr_reg[16] <= gen_reg:dbg_reg_generate:2:gen_reg_dbg_inst.dout[0]
dbg_adrr_reg[17] <= gen_reg:dbg_reg_generate:2:gen_reg_dbg_inst.dout[1]
dbg_adrr_reg[18] <= gen_reg:dbg_reg_generate:2:gen_reg_dbg_inst.dout[2]
dbg_adrr_reg[19] <= gen_reg:dbg_reg_generate:2:gen_reg_dbg_inst.dout[3]
dbg_adrr_reg[20] <= gen_reg:dbg_reg_generate:2:gen_reg_dbg_inst.dout[4]
dbg_adrr_reg[21] <= gen_reg:dbg_reg_generate:2:gen_reg_dbg_inst.dout[5]
dbg_adrr_reg[22] <= gen_reg:dbg_reg_generate:2:gen_reg_dbg_inst.dout[6]
dbg_adrr_reg[23] <= gen_reg:dbg_reg_generate:2:gen_reg_dbg_inst.dout[7]
dbg_wr_bank_val <= wr_bank_val.DB_MAX_OUTPUT_PORT_TYPE
dbg_rd_bank_val <= rd_bank_val.DB_MAX_OUTPUT_PORT_TYPE
dbg_actual_wr_bank <= mem_ctrl_wr:mem_ctrl_wr_inst.dbg_wr_bank
dbg_actual_rd_bank <= mem_ctrl_rd:mem_ctrl_rd_inst.dbg_rd_bank


|img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst
clk_sdram => altera_8to16_dc_ram:ram1_inst.rdclock
clk_sdram => ram_ready_flt.CLK
clk_sdram => wr_addr_reg_wbm_d2[0].CLK
clk_sdram => wr_addr_reg_wbm_d2[1].CLK
clk_sdram => wr_addr_reg_wbm_d2[2].CLK
clk_sdram => wr_addr_reg_wbm_d2[3].CLK
clk_sdram => wr_addr_reg_wbm_d2[4].CLK
clk_sdram => wr_addr_reg_wbm_d2[5].CLK
clk_sdram => wr_addr_reg_wbm_d2[6].CLK
clk_sdram => wr_addr_reg_wbm_d2[7].CLK
clk_sdram => wr_addr_reg_wbm_d2[8].CLK
clk_sdram => wr_addr_reg_wbm_d2[9].CLK
clk_sdram => wr_addr_reg_wbm_d2[10].CLK
clk_sdram => wr_addr_reg_wbm_d2[11].CLK
clk_sdram => wr_addr_reg_wbm_d2[12].CLK
clk_sdram => wr_addr_reg_wbm_d2[13].CLK
clk_sdram => wr_addr_reg_wbm_d2[14].CLK
clk_sdram => wr_addr_reg_wbm_d2[15].CLK
clk_sdram => wr_addr_reg_wbm_d2[16].CLK
clk_sdram => wr_addr_reg_wbm_d2[17].CLK
clk_sdram => wr_addr_reg_wbm_d2[18].CLK
clk_sdram => wr_addr_reg_wbm_d2[19].CLK
clk_sdram => wr_addr_reg_wbm_d2[20].CLK
clk_sdram => wr_addr_reg_wbm_d2[21].CLK
clk_sdram => wr_addr_reg_wbm_d1[0].CLK
clk_sdram => wr_addr_reg_wbm_d1[1].CLK
clk_sdram => wr_addr_reg_wbm_d1[2].CLK
clk_sdram => wr_addr_reg_wbm_d1[3].CLK
clk_sdram => wr_addr_reg_wbm_d1[4].CLK
clk_sdram => wr_addr_reg_wbm_d1[5].CLK
clk_sdram => wr_addr_reg_wbm_d1[6].CLK
clk_sdram => wr_addr_reg_wbm_d1[7].CLK
clk_sdram => wr_addr_reg_wbm_d1[8].CLK
clk_sdram => wr_addr_reg_wbm_d1[9].CLK
clk_sdram => wr_addr_reg_wbm_d1[10].CLK
clk_sdram => wr_addr_reg_wbm_d1[11].CLK
clk_sdram => wr_addr_reg_wbm_d1[12].CLK
clk_sdram => wr_addr_reg_wbm_d1[13].CLK
clk_sdram => wr_addr_reg_wbm_d1[14].CLK
clk_sdram => wr_addr_reg_wbm_d1[15].CLK
clk_sdram => wr_addr_reg_wbm_d1[16].CLK
clk_sdram => wr_addr_reg_wbm_d1[17].CLK
clk_sdram => wr_addr_reg_wbm_d1[18].CLK
clk_sdram => wr_addr_reg_wbm_d1[19].CLK
clk_sdram => wr_addr_reg_wbm_d1[20].CLK
clk_sdram => wr_addr_reg_wbm_d1[21].CLK
clk_sdram => type_reg_wbm_d2[0].CLK
clk_sdram => type_reg_wbm_d2[1].CLK
clk_sdram => type_reg_wbm_d2[2].CLK
clk_sdram => type_reg_wbm_d2[3].CLK
clk_sdram => type_reg_wbm_d2[4].CLK
clk_sdram => type_reg_wbm_d2[5].CLK
clk_sdram => type_reg_wbm_d2[6].CLK
clk_sdram => type_reg_wbm_d2[7].CLK
clk_sdram => type_reg_wbm_d1[0].CLK
clk_sdram => type_reg_wbm_d1[1].CLK
clk_sdram => type_reg_wbm_d1[2].CLK
clk_sdram => type_reg_wbm_d1[3].CLK
clk_sdram => type_reg_wbm_d1[4].CLK
clk_sdram => type_reg_wbm_d1[5].CLK
clk_sdram => type_reg_wbm_d1[6].CLK
clk_sdram => type_reg_wbm_d1[7].CLK
clk_sdram => ram_num_words_d2[0].CLK
clk_sdram => ram_num_words_d2[1].CLK
clk_sdram => ram_num_words_d2[2].CLK
clk_sdram => ram_num_words_d2[3].CLK
clk_sdram => ram_num_words_d2[4].CLK
clk_sdram => ram_num_words_d2[5].CLK
clk_sdram => ram_num_words_d2[6].CLK
clk_sdram => ram_num_words_d2[7].CLK
clk_sdram => ram_num_words_d2[8].CLK
clk_sdram => ram_num_words_d1[0].CLK
clk_sdram => ram_num_words_d1[1].CLK
clk_sdram => ram_num_words_d1[2].CLK
clk_sdram => ram_num_words_d1[3].CLK
clk_sdram => ram_num_words_d1[4].CLK
clk_sdram => ram_num_words_d1[5].CLK
clk_sdram => ram_num_words_d1[6].CLK
clk_sdram => ram_num_words_d1[7].CLK
clk_sdram => ram_num_words_d1[8].CLK
clk_sdram => ram_ready_d4.CLK
clk_sdram => ram_ready_d3.CLK
clk_sdram => ram_ready_d2.CLK
clk_sdram => ram_ready_d1.CLK
clk_sdram => mem_ctrl_wr_wbm:wbm_inst.clk_i
clk_sys => altera_8to16_dc_ram:ram1_inst.wrclock
clk_sys => wbm_busy_d2.CLK
clk_sys => wbm_busy_d1.CLK
clk_sys => mem_ctrl_wr_wbs:wbs_inst.clk_i
rst_sdram => mem_ctrl_wr_wbm:wbm_inst.rst
rst_sdram => wr_addr_reg_wbm_d2[0].ACLR
rst_sdram => wr_addr_reg_wbm_d2[1].ACLR
rst_sdram => wr_addr_reg_wbm_d2[2].ACLR
rst_sdram => wr_addr_reg_wbm_d2[3].ACLR
rst_sdram => wr_addr_reg_wbm_d2[4].ACLR
rst_sdram => wr_addr_reg_wbm_d2[5].ACLR
rst_sdram => wr_addr_reg_wbm_d2[6].ACLR
rst_sdram => wr_addr_reg_wbm_d2[7].ACLR
rst_sdram => wr_addr_reg_wbm_d2[8].ACLR
rst_sdram => wr_addr_reg_wbm_d2[9].ACLR
rst_sdram => wr_addr_reg_wbm_d2[10].ACLR
rst_sdram => wr_addr_reg_wbm_d2[11].ACLR
rst_sdram => wr_addr_reg_wbm_d2[12].ACLR
rst_sdram => wr_addr_reg_wbm_d2[13].ACLR
rst_sdram => wr_addr_reg_wbm_d2[14].ACLR
rst_sdram => wr_addr_reg_wbm_d2[15].ACLR
rst_sdram => wr_addr_reg_wbm_d2[16].ACLR
rst_sdram => wr_addr_reg_wbm_d2[17].ACLR
rst_sdram => wr_addr_reg_wbm_d2[18].ACLR
rst_sdram => wr_addr_reg_wbm_d2[19].ACLR
rst_sdram => wr_addr_reg_wbm_d2[20].ACLR
rst_sdram => wr_addr_reg_wbm_d2[21].ACLR
rst_sdram => wr_addr_reg_wbm_d1[0].ACLR
rst_sdram => wr_addr_reg_wbm_d1[1].ACLR
rst_sdram => wr_addr_reg_wbm_d1[2].ACLR
rst_sdram => wr_addr_reg_wbm_d1[3].ACLR
rst_sdram => wr_addr_reg_wbm_d1[4].ACLR
rst_sdram => wr_addr_reg_wbm_d1[5].ACLR
rst_sdram => wr_addr_reg_wbm_d1[6].ACLR
rst_sdram => wr_addr_reg_wbm_d1[7].ACLR
rst_sdram => wr_addr_reg_wbm_d1[8].ACLR
rst_sdram => wr_addr_reg_wbm_d1[9].ACLR
rst_sdram => wr_addr_reg_wbm_d1[10].ACLR
rst_sdram => wr_addr_reg_wbm_d1[11].ACLR
rst_sdram => wr_addr_reg_wbm_d1[12].ACLR
rst_sdram => wr_addr_reg_wbm_d1[13].ACLR
rst_sdram => wr_addr_reg_wbm_d1[14].ACLR
rst_sdram => wr_addr_reg_wbm_d1[15].ACLR
rst_sdram => wr_addr_reg_wbm_d1[16].ACLR
rst_sdram => wr_addr_reg_wbm_d1[17].ACLR
rst_sdram => wr_addr_reg_wbm_d1[18].ACLR
rst_sdram => wr_addr_reg_wbm_d1[19].ACLR
rst_sdram => wr_addr_reg_wbm_d1[20].ACLR
rst_sdram => wr_addr_reg_wbm_d1[21].ACLR
rst_sdram => type_reg_wbm_d2[0].ACLR
rst_sdram => type_reg_wbm_d2[1].ACLR
rst_sdram => type_reg_wbm_d2[2].ACLR
rst_sdram => type_reg_wbm_d2[3].ACLR
rst_sdram => type_reg_wbm_d2[4].ACLR
rst_sdram => type_reg_wbm_d2[5].ACLR
rst_sdram => type_reg_wbm_d2[6].ACLR
rst_sdram => type_reg_wbm_d2[7].ACLR
rst_sdram => type_reg_wbm_d1[0].ACLR
rst_sdram => type_reg_wbm_d1[1].ACLR
rst_sdram => type_reg_wbm_d1[2].ACLR
rst_sdram => type_reg_wbm_d1[3].ACLR
rst_sdram => type_reg_wbm_d1[4].ACLR
rst_sdram => type_reg_wbm_d1[5].ACLR
rst_sdram => type_reg_wbm_d1[6].ACLR
rst_sdram => type_reg_wbm_d1[7].ACLR
rst_sdram => ram_num_words_d2[0].ACLR
rst_sdram => ram_num_words_d2[1].ACLR
rst_sdram => ram_num_words_d2[2].ACLR
rst_sdram => ram_num_words_d2[3].ACLR
rst_sdram => ram_num_words_d2[4].ACLR
rst_sdram => ram_num_words_d2[5].ACLR
rst_sdram => ram_num_words_d2[6].ACLR
rst_sdram => ram_num_words_d2[7].ACLR
rst_sdram => ram_num_words_d2[8].ACLR
rst_sdram => ram_num_words_d1[0].ACLR
rst_sdram => ram_num_words_d1[1].ACLR
rst_sdram => ram_num_words_d1[2].ACLR
rst_sdram => ram_num_words_d1[3].ACLR
rst_sdram => ram_num_words_d1[4].ACLR
rst_sdram => ram_num_words_d1[5].ACLR
rst_sdram => ram_num_words_d1[6].ACLR
rst_sdram => ram_num_words_d1[7].ACLR
rst_sdram => ram_num_words_d1[8].ACLR
rst_sdram => ram_ready_d4.ACLR
rst_sdram => ram_ready_d3.ACLR
rst_sdram => ram_ready_d2.ACLR
rst_sdram => ram_ready_d1.ACLR
rst_sdram => ram_ready_flt.ACLR
rst_sys => mem_ctrl_wr_wbs:wbs_inst.rst
rst_sys => wbm_busy_d2.PRESET
rst_sys => wbm_busy_d1.PRESET
wbs_adr_i[0] => mem_ctrl_wr_wbs:wbs_inst.wbs_adr_i[0]
wbs_adr_i[1] => mem_ctrl_wr_wbs:wbs_inst.wbs_adr_i[1]
wbs_adr_i[2] => mem_ctrl_wr_wbs:wbs_inst.wbs_adr_i[2]
wbs_adr_i[3] => mem_ctrl_wr_wbs:wbs_inst.wbs_adr_i[3]
wbs_adr_i[4] => mem_ctrl_wr_wbs:wbs_inst.wbs_adr_i[4]
wbs_adr_i[5] => mem_ctrl_wr_wbs:wbs_inst.wbs_adr_i[5]
wbs_adr_i[6] => mem_ctrl_wr_wbs:wbs_inst.wbs_adr_i[6]
wbs_adr_i[7] => mem_ctrl_wr_wbs:wbs_inst.wbs_adr_i[7]
wbs_adr_i[8] => mem_ctrl_wr_wbs:wbs_inst.wbs_adr_i[8]
wbs_adr_i[9] => mem_ctrl_wr_wbs:wbs_inst.wbs_adr_i[9]
wbs_tga_i[0] => mem_ctrl_wr_wbs:wbs_inst.wbs_tga_i[0]
wbs_tga_i[1] => mem_ctrl_wr_wbs:wbs_inst.wbs_tga_i[1]
wbs_tga_i[2] => mem_ctrl_wr_wbs:wbs_inst.wbs_tga_i[2]
wbs_tga_i[3] => mem_ctrl_wr_wbs:wbs_inst.wbs_tga_i[3]
wbs_tga_i[4] => mem_ctrl_wr_wbs:wbs_inst.wbs_tga_i[4]
wbs_tga_i[5] => mem_ctrl_wr_wbs:wbs_inst.wbs_tga_i[5]
wbs_tga_i[6] => mem_ctrl_wr_wbs:wbs_inst.wbs_tga_i[6]
wbs_tga_i[7] => mem_ctrl_wr_wbs:wbs_inst.wbs_tga_i[7]
wbs_tga_i[8] => mem_ctrl_wr_wbs:wbs_inst.wbs_tga_i[8]
wbs_tga_i[9] => mem_ctrl_wr_wbs:wbs_inst.wbs_tga_i[9]
wbs_dat_i[0] => mem_ctrl_wr_wbs:wbs_inst.wbs_dat_i[0]
wbs_dat_i[1] => mem_ctrl_wr_wbs:wbs_inst.wbs_dat_i[1]
wbs_dat_i[2] => mem_ctrl_wr_wbs:wbs_inst.wbs_dat_i[2]
wbs_dat_i[3] => mem_ctrl_wr_wbs:wbs_inst.wbs_dat_i[3]
wbs_dat_i[4] => mem_ctrl_wr_wbs:wbs_inst.wbs_dat_i[4]
wbs_dat_i[5] => mem_ctrl_wr_wbs:wbs_inst.wbs_dat_i[5]
wbs_dat_i[6] => mem_ctrl_wr_wbs:wbs_inst.wbs_dat_i[6]
wbs_dat_i[7] => mem_ctrl_wr_wbs:wbs_inst.wbs_dat_i[7]
wbs_cyc_i => mem_ctrl_wr_wbs:wbs_inst.wbs_cyc_i
wbs_stb_i => mem_ctrl_wr_wbs:wbs_inst.wbs_stb_i
wbs_stall_o <= mem_ctrl_wr_wbs:wbs_inst.wbs_stall_o
wbs_ack_o <= mem_ctrl_wr_wbs:wbs_inst.wbs_ack_o
wbs_err_o <= mem_ctrl_wr_wbs:wbs_inst.wbs_err_o
wbm_adr_o[0] <= mem_ctrl_wr_wbm:wbm_inst.wbm_adr_o[0]
wbm_adr_o[1] <= mem_ctrl_wr_wbm:wbm_inst.wbm_adr_o[1]
wbm_adr_o[2] <= mem_ctrl_wr_wbm:wbm_inst.wbm_adr_o[2]
wbm_adr_o[3] <= mem_ctrl_wr_wbm:wbm_inst.wbm_adr_o[3]
wbm_adr_o[4] <= mem_ctrl_wr_wbm:wbm_inst.wbm_adr_o[4]
wbm_adr_o[5] <= mem_ctrl_wr_wbm:wbm_inst.wbm_adr_o[5]
wbm_adr_o[6] <= mem_ctrl_wr_wbm:wbm_inst.wbm_adr_o[6]
wbm_adr_o[7] <= mem_ctrl_wr_wbm:wbm_inst.wbm_adr_o[7]
wbm_adr_o[8] <= mem_ctrl_wr_wbm:wbm_inst.wbm_adr_o[8]
wbm_adr_o[9] <= mem_ctrl_wr_wbm:wbm_inst.wbm_adr_o[9]
wbm_adr_o[10] <= mem_ctrl_wr_wbm:wbm_inst.wbm_adr_o[10]
wbm_adr_o[11] <= mem_ctrl_wr_wbm:wbm_inst.wbm_adr_o[11]
wbm_adr_o[12] <= mem_ctrl_wr_wbm:wbm_inst.wbm_adr_o[12]
wbm_adr_o[13] <= mem_ctrl_wr_wbm:wbm_inst.wbm_adr_o[13]
wbm_adr_o[14] <= mem_ctrl_wr_wbm:wbm_inst.wbm_adr_o[14]
wbm_adr_o[15] <= mem_ctrl_wr_wbm:wbm_inst.wbm_adr_o[15]
wbm_adr_o[16] <= mem_ctrl_wr_wbm:wbm_inst.wbm_adr_o[16]
wbm_adr_o[17] <= mem_ctrl_wr_wbm:wbm_inst.wbm_adr_o[17]
wbm_adr_o[18] <= mem_ctrl_wr_wbm:wbm_inst.wbm_adr_o[18]
wbm_adr_o[19] <= mem_ctrl_wr_wbm:wbm_inst.wbm_adr_o[19]
wbm_adr_o[20] <= mem_ctrl_wr_wbm:wbm_inst.wbm_adr_o[20]
wbm_adr_o[21] <= mem_ctrl_wr_wbm:wbm_inst.wbm_adr_o[21]
wbm_dat_o[0] <= mem_ctrl_wr_wbm:wbm_inst.wbm_dat_o[0]
wbm_dat_o[1] <= mem_ctrl_wr_wbm:wbm_inst.wbm_dat_o[1]
wbm_dat_o[2] <= mem_ctrl_wr_wbm:wbm_inst.wbm_dat_o[2]
wbm_dat_o[3] <= mem_ctrl_wr_wbm:wbm_inst.wbm_dat_o[3]
wbm_dat_o[4] <= mem_ctrl_wr_wbm:wbm_inst.wbm_dat_o[4]
wbm_dat_o[5] <= mem_ctrl_wr_wbm:wbm_inst.wbm_dat_o[5]
wbm_dat_o[6] <= mem_ctrl_wr_wbm:wbm_inst.wbm_dat_o[6]
wbm_dat_o[7] <= mem_ctrl_wr_wbm:wbm_inst.wbm_dat_o[7]
wbm_dat_o[8] <= mem_ctrl_wr_wbm:wbm_inst.wbm_dat_o[8]
wbm_dat_o[9] <= mem_ctrl_wr_wbm:wbm_inst.wbm_dat_o[9]
wbm_dat_o[10] <= mem_ctrl_wr_wbm:wbm_inst.wbm_dat_o[10]
wbm_dat_o[11] <= mem_ctrl_wr_wbm:wbm_inst.wbm_dat_o[11]
wbm_dat_o[12] <= mem_ctrl_wr_wbm:wbm_inst.wbm_dat_o[12]
wbm_dat_o[13] <= mem_ctrl_wr_wbm:wbm_inst.wbm_dat_o[13]
wbm_dat_o[14] <= mem_ctrl_wr_wbm:wbm_inst.wbm_dat_o[14]
wbm_dat_o[15] <= mem_ctrl_wr_wbm:wbm_inst.wbm_dat_o[15]
wbm_we_o <= mem_ctrl_wr_wbm:wbm_inst.wbm_we_o
wbm_tga_o[0] <= mem_ctrl_wr_wbm:wbm_inst.wbm_tga_o[0]
wbm_tga_o[1] <= mem_ctrl_wr_wbm:wbm_inst.wbm_tga_o[1]
wbm_tga_o[2] <= mem_ctrl_wr_wbm:wbm_inst.wbm_tga_o[2]
wbm_tga_o[3] <= mem_ctrl_wr_wbm:wbm_inst.wbm_tga_o[3]
wbm_tga_o[4] <= mem_ctrl_wr_wbm:wbm_inst.wbm_tga_o[4]
wbm_tga_o[5] <= mem_ctrl_wr_wbm:wbm_inst.wbm_tga_o[5]
wbm_tga_o[6] <= mem_ctrl_wr_wbm:wbm_inst.wbm_tga_o[6]
wbm_tga_o[7] <= mem_ctrl_wr_wbm:wbm_inst.wbm_tga_o[7]
wbm_cyc_o <= mem_ctrl_wr_wbm:wbm_inst.wbm_cyc_o
wbm_stb_o <= mem_ctrl_wr_wbm:wbm_inst.wbm_stb_o
wbm_stall_i => mem_ctrl_wr_wbm:wbm_inst.wbm_stall_i
wbm_err_i => mem_ctrl_wr_wbm:wbm_inst.wbm_err_i
wbm_ack_i => mem_ctrl_wr_wbm:wbm_inst.wbm_ack_i
arbiter_gnt => mem_ctrl_wr_wbm:wbm_inst.arbiter_gnt
arbiter_req <= mem_ctrl_wr_wbm:wbm_inst.arbiter_req
bank_val => mem_ctrl_wr_wbm:wbm_inst.bank_val
bank_switch <= mem_ctrl_wr_wbm:wbm_inst.bank_switch
type_reg[0] => mem_ctrl_wr_wbs:wbs_inst.type_reg[0]
type_reg[1] => mem_ctrl_wr_wbs:wbs_inst.type_reg[1]
type_reg[2] => mem_ctrl_wr_wbs:wbs_inst.type_reg[2]
type_reg[3] => mem_ctrl_wr_wbs:wbs_inst.type_reg[3]
type_reg[4] => mem_ctrl_wr_wbs:wbs_inst.type_reg[4]
type_reg[5] => mem_ctrl_wr_wbs:wbs_inst.type_reg[5]
type_reg[6] => mem_ctrl_wr_wbs:wbs_inst.type_reg[6]
type_reg[7] => mem_ctrl_wr_wbs:wbs_inst.type_reg[7]
wr_addr_reg[0] => mem_ctrl_wr_wbs:wbs_inst.wr_addr_reg[0]
wr_addr_reg[1] => mem_ctrl_wr_wbs:wbs_inst.wr_addr_reg[1]
wr_addr_reg[2] => mem_ctrl_wr_wbs:wbs_inst.wr_addr_reg[2]
wr_addr_reg[3] => mem_ctrl_wr_wbs:wbs_inst.wr_addr_reg[3]
wr_addr_reg[4] => mem_ctrl_wr_wbs:wbs_inst.wr_addr_reg[4]
wr_addr_reg[5] => mem_ctrl_wr_wbs:wbs_inst.wr_addr_reg[5]
wr_addr_reg[6] => mem_ctrl_wr_wbs:wbs_inst.wr_addr_reg[6]
wr_addr_reg[7] => mem_ctrl_wr_wbs:wbs_inst.wr_addr_reg[7]
wr_addr_reg[8] => mem_ctrl_wr_wbs:wbs_inst.wr_addr_reg[8]
wr_addr_reg[9] => mem_ctrl_wr_wbs:wbs_inst.wr_addr_reg[9]
wr_addr_reg[10] => mem_ctrl_wr_wbs:wbs_inst.wr_addr_reg[10]
wr_addr_reg[11] => mem_ctrl_wr_wbs:wbs_inst.wr_addr_reg[11]
wr_addr_reg[12] => mem_ctrl_wr_wbs:wbs_inst.wr_addr_reg[12]
wr_addr_reg[13] => mem_ctrl_wr_wbs:wbs_inst.wr_addr_reg[13]
wr_addr_reg[14] => mem_ctrl_wr_wbs:wbs_inst.wr_addr_reg[14]
wr_addr_reg[15] => mem_ctrl_wr_wbs:wbs_inst.wr_addr_reg[15]
wr_addr_reg[16] => mem_ctrl_wr_wbs:wbs_inst.wr_addr_reg[16]
wr_addr_reg[17] => mem_ctrl_wr_wbs:wbs_inst.wr_addr_reg[17]
wr_addr_reg[18] => mem_ctrl_wr_wbs:wbs_inst.wr_addr_reg[18]
wr_addr_reg[19] => mem_ctrl_wr_wbs:wbs_inst.wr_addr_reg[19]
wr_addr_reg[20] => mem_ctrl_wr_wbs:wbs_inst.wr_addr_reg[20]
wr_addr_reg[21] => mem_ctrl_wr_wbs:wbs_inst.wr_addr_reg[21]
wr_cnt_val[0] <= mem_ctrl_wr_wbm:wbm_inst.wr_cnt_val[0]
wr_cnt_val[1] <= mem_ctrl_wr_wbm:wbm_inst.wr_cnt_val[1]
wr_cnt_val[2] <= mem_ctrl_wr_wbm:wbm_inst.wr_cnt_val[2]
wr_cnt_val[3] <= mem_ctrl_wr_wbm:wbm_inst.wr_cnt_val[3]
wr_cnt_val[4] <= mem_ctrl_wr_wbm:wbm_inst.wr_cnt_val[4]
wr_cnt_val[5] <= mem_ctrl_wr_wbm:wbm_inst.wr_cnt_val[5]
wr_cnt_val[6] <= mem_ctrl_wr_wbm:wbm_inst.wr_cnt_val[6]
wr_cnt_val[7] <= mem_ctrl_wr_wbm:wbm_inst.wr_cnt_val[7]
wr_cnt_val[8] <= mem_ctrl_wr_wbm:wbm_inst.wr_cnt_val[8]
wr_cnt_val[9] <= mem_ctrl_wr_wbm:wbm_inst.wr_cnt_val[9]
wr_cnt_val[10] <= mem_ctrl_wr_wbm:wbm_inst.wr_cnt_val[10]
wr_cnt_val[11] <= mem_ctrl_wr_wbm:wbm_inst.wr_cnt_val[11]
wr_cnt_val[12] <= mem_ctrl_wr_wbm:wbm_inst.wr_cnt_val[12]
wr_cnt_val[13] <= mem_ctrl_wr_wbm:wbm_inst.wr_cnt_val[13]
wr_cnt_en <= mem_ctrl_wr_wbm:wbm_inst.wr_cnt_en
dbg_wr_bank <= mem_ctrl_wr_wbm:wbm_inst.dbg_wr_bank


|img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
rdaddress[8] => altsyncram:altsyncram_component.address_b[8]
rdclock => altsyncram:altsyncram_component.clock1
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wraddress[8] => altsyncram:altsyncram_component.address_a[8]
wraddress[9] => altsyncram:altsyncram_component.address_a[9]
wrclock => altsyncram:altsyncram_component.clock0
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]
q[8] <= altsyncram:altsyncram_component.q_b[8]
q[9] <= altsyncram:altsyncram_component.q_b[9]
q[10] <= altsyncram:altsyncram_component.q_b[10]
q[11] <= altsyncram:altsyncram_component.q_b[11]
q[12] <= altsyncram:altsyncram_component.q_b[12]
q[13] <= altsyncram:altsyncram_component.q_b[13]
q[14] <= altsyncram:altsyncram_component.q_b[14]
q[15] <= altsyncram:altsyncram_component.q_b[15]


|img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component
wren_a => altsyncram_a4l1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_a4l1:auto_generated.data_a[0]
data_a[1] => altsyncram_a4l1:auto_generated.data_a[1]
data_a[2] => altsyncram_a4l1:auto_generated.data_a[2]
data_a[3] => altsyncram_a4l1:auto_generated.data_a[3]
data_a[4] => altsyncram_a4l1:auto_generated.data_a[4]
data_a[5] => altsyncram_a4l1:auto_generated.data_a[5]
data_a[6] => altsyncram_a4l1:auto_generated.data_a[6]
data_a[7] => altsyncram_a4l1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_a4l1:auto_generated.address_a[0]
address_a[1] => altsyncram_a4l1:auto_generated.address_a[1]
address_a[2] => altsyncram_a4l1:auto_generated.address_a[2]
address_a[3] => altsyncram_a4l1:auto_generated.address_a[3]
address_a[4] => altsyncram_a4l1:auto_generated.address_a[4]
address_a[5] => altsyncram_a4l1:auto_generated.address_a[5]
address_a[6] => altsyncram_a4l1:auto_generated.address_a[6]
address_a[7] => altsyncram_a4l1:auto_generated.address_a[7]
address_a[8] => altsyncram_a4l1:auto_generated.address_a[8]
address_a[9] => altsyncram_a4l1:auto_generated.address_a[9]
address_b[0] => altsyncram_a4l1:auto_generated.address_b[0]
address_b[1] => altsyncram_a4l1:auto_generated.address_b[1]
address_b[2] => altsyncram_a4l1:auto_generated.address_b[2]
address_b[3] => altsyncram_a4l1:auto_generated.address_b[3]
address_b[4] => altsyncram_a4l1:auto_generated.address_b[4]
address_b[5] => altsyncram_a4l1:auto_generated.address_b[5]
address_b[6] => altsyncram_a4l1:auto_generated.address_b[6]
address_b[7] => altsyncram_a4l1:auto_generated.address_b[7]
address_b[8] => altsyncram_a4l1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_a4l1:auto_generated.clock0
clock1 => altsyncram_a4l1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_a4l1:auto_generated.q_b[0]
q_b[1] <= altsyncram_a4l1:auto_generated.q_b[1]
q_b[2] <= altsyncram_a4l1:auto_generated.q_b[2]
q_b[3] <= altsyncram_a4l1:auto_generated.q_b[3]
q_b[4] <= altsyncram_a4l1:auto_generated.q_b[4]
q_b[5] <= altsyncram_a4l1:auto_generated.q_b[5]
q_b[6] <= altsyncram_a4l1:auto_generated.q_b[6]
q_b[7] <= altsyncram_a4l1:auto_generated.q_b[7]
q_b[8] <= altsyncram_a4l1:auto_generated.q_b[8]
q_b[9] <= altsyncram_a4l1:auto_generated.q_b[9]
q_b[10] <= altsyncram_a4l1:auto_generated.q_b[10]
q_b[11] <= altsyncram_a4l1:auto_generated.q_b[11]
q_b[12] <= altsyncram_a4l1:auto_generated.q_b[12]
q_b[13] <= altsyncram_a4l1:auto_generated.q_b[13]
q_b[14] <= altsyncram_a4l1:auto_generated.q_b[14]
q_b[15] <= altsyncram_a4l1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated
address_a[0] => altsyncram_s8l1:altsyncram1.address_b[0]
address_a[1] => altsyncram_s8l1:altsyncram1.address_b[1]
address_a[2] => altsyncram_s8l1:altsyncram1.address_b[2]
address_a[3] => altsyncram_s8l1:altsyncram1.address_b[3]
address_a[4] => altsyncram_s8l1:altsyncram1.address_b[4]
address_a[5] => altsyncram_s8l1:altsyncram1.address_b[5]
address_a[6] => altsyncram_s8l1:altsyncram1.address_b[6]
address_a[7] => altsyncram_s8l1:altsyncram1.address_b[7]
address_a[8] => altsyncram_s8l1:altsyncram1.address_b[8]
address_a[9] => altsyncram_s8l1:altsyncram1.address_b[9]
address_b[0] => altsyncram_s8l1:altsyncram1.address_a[0]
address_b[1] => altsyncram_s8l1:altsyncram1.address_a[1]
address_b[2] => altsyncram_s8l1:altsyncram1.address_a[2]
address_b[3] => altsyncram_s8l1:altsyncram1.address_a[3]
address_b[4] => altsyncram_s8l1:altsyncram1.address_a[4]
address_b[5] => altsyncram_s8l1:altsyncram1.address_a[5]
address_b[6] => altsyncram_s8l1:altsyncram1.address_a[6]
address_b[7] => altsyncram_s8l1:altsyncram1.address_a[7]
address_b[8] => altsyncram_s8l1:altsyncram1.address_a[8]
clock0 => altsyncram_s8l1:altsyncram1.clock1
clock1 => altsyncram_s8l1:altsyncram1.clock0
data_a[0] => altsyncram_s8l1:altsyncram1.data_b[0]
data_a[1] => altsyncram_s8l1:altsyncram1.data_b[1]
data_a[2] => altsyncram_s8l1:altsyncram1.data_b[2]
data_a[3] => altsyncram_s8l1:altsyncram1.data_b[3]
data_a[4] => altsyncram_s8l1:altsyncram1.data_b[4]
data_a[5] => altsyncram_s8l1:altsyncram1.data_b[5]
data_a[6] => altsyncram_s8l1:altsyncram1.data_b[6]
data_a[7] => altsyncram_s8l1:altsyncram1.data_b[7]
q_b[0] <= altsyncram_s8l1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_s8l1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_s8l1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_s8l1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_s8l1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_s8l1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_s8l1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_s8l1:altsyncram1.q_a[7]
q_b[8] <= altsyncram_s8l1:altsyncram1.q_a[8]
q_b[9] <= altsyncram_s8l1:altsyncram1.q_a[9]
q_b[10] <= altsyncram_s8l1:altsyncram1.q_a[10]
q_b[11] <= altsyncram_s8l1:altsyncram1.q_a[11]
q_b[12] <= altsyncram_s8l1:altsyncram1.q_a[12]
q_b[13] <= altsyncram_s8l1:altsyncram1.q_a[13]
q_b[14] <= altsyncram_s8l1:altsyncram1.q_a[14]
q_b[15] <= altsyncram_s8l1:altsyncram1.q_a[15]
wren_a => altsyncram_s8l1:altsyncram1.clocken1
wren_a => altsyncram_s8l1:altsyncram1.wren_b


|img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[9] => ram_block2a1.PORTBADDR9
address_b[9] => ram_block2a2.PORTBADDR9
address_b[9] => ram_block2a3.PORTBADDR9
address_b[9] => ram_block2a4.PORTBADDR9
address_b[9] => ram_block2a5.PORTBADDR9
address_b[9] => ram_block2a6.PORTBADDR9
address_b[9] => ram_block2a7.PORTBADDR9
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a0.PORTADATAIN1
data_a[9] => ram_block2a1.PORTADATAIN1
data_a[10] => ram_block2a2.PORTADATAIN1
data_a[11] => ram_block2a3.PORTADATAIN1
data_a[12] => ram_block2a4.PORTADATAIN1
data_a[13] => ram_block2a5.PORTADATAIN1
data_a[14] => ram_block2a6.PORTADATAIN1
data_a[15] => ram_block2a7.PORTADATAIN1
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a0.PORTADATAOUT1
q_a[9] <= ram_block2a1.PORTADATAOUT1
q_a[10] <= ram_block2a2.PORTADATAOUT1
q_a[11] <= ram_block2a3.PORTADATAOUT1
q_a[12] <= ram_block2a4.PORTADATAOUT1
q_a[13] <= ram_block2a5.PORTADATAOUT1
q_a[14] <= ram_block2a6.PORTADATAOUT1
q_a[15] <= ram_block2a7.PORTADATAOUT1
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE


|img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst
clk_i => type_reg_wbm[0]~reg0.CLK
clk_i => type_reg_wbm[1]~reg0.CLK
clk_i => type_reg_wbm[2]~reg0.CLK
clk_i => type_reg_wbm[3]~reg0.CLK
clk_i => type_reg_wbm[4]~reg0.CLK
clk_i => type_reg_wbm[5]~reg0.CLK
clk_i => type_reg_wbm[6]~reg0.CLK
clk_i => type_reg_wbm[7]~reg0.CLK
clk_i => wr_addr_reg_wbm[0]~reg0.CLK
clk_i => wr_addr_reg_wbm[1]~reg0.CLK
clk_i => wr_addr_reg_wbm[2]~reg0.CLK
clk_i => wr_addr_reg_wbm[3]~reg0.CLK
clk_i => wr_addr_reg_wbm[4]~reg0.CLK
clk_i => wr_addr_reg_wbm[5]~reg0.CLK
clk_i => wr_addr_reg_wbm[6]~reg0.CLK
clk_i => wr_addr_reg_wbm[7]~reg0.CLK
clk_i => wr_addr_reg_wbm[8]~reg0.CLK
clk_i => wr_addr_reg_wbm[9]~reg0.CLK
clk_i => wr_addr_reg_wbm[10]~reg0.CLK
clk_i => wr_addr_reg_wbm[11]~reg0.CLK
clk_i => wr_addr_reg_wbm[12]~reg0.CLK
clk_i => wr_addr_reg_wbm[13]~reg0.CLK
clk_i => wr_addr_reg_wbm[14]~reg0.CLK
clk_i => wr_addr_reg_wbm[15]~reg0.CLK
clk_i => wr_addr_reg_wbm[16]~reg0.CLK
clk_i => wr_addr_reg_wbm[17]~reg0.CLK
clk_i => wr_addr_reg_wbm[18]~reg0.CLK
clk_i => wr_addr_reg_wbm[19]~reg0.CLK
clk_i => wr_addr_reg_wbm[20]~reg0.CLK
clk_i => wr_addr_reg_wbm[21]~reg0.CLK
clk_i => done_cnt[0].CLK
clk_i => done_cnt[1].CLK
clk_i => done_cnt[2].CLK
clk_i => ram_ready~reg0.CLK
clk_i => ram_ready_sr[0].CLK
clk_i => ram_ready_sr[1].CLK
clk_i => ram_ready_sr[2].CLK
clk_i => ram_ready_sr[3].CLK
clk_i => ram_ready_i.CLK
clk_i => ram_words_i[0].CLK
clk_i => ram_words_i[1].CLK
clk_i => ram_words_i[2].CLK
clk_i => ram_words_i[3].CLK
clk_i => ram_words_i[4].CLK
clk_i => ram_words_i[5].CLK
clk_i => ram_words_i[6].CLK
clk_i => ram_words_i[7].CLK
clk_i => ram_words_i[8].CLK
clk_i => ram_expect_adr[0].CLK
clk_i => ram_expect_adr[1].CLK
clk_i => ram_expect_adr[2].CLK
clk_i => ram_expect_adr[3].CLK
clk_i => ram_expect_adr[4].CLK
clk_i => ram_expect_adr[5].CLK
clk_i => ram_expect_adr[6].CLK
clk_i => ram_expect_adr[7].CLK
clk_i => ram_expect_adr[8].CLK
clk_i => ram_expect_adr[9].CLK
clk_i => ram_din_valid~reg0.CLK
clk_i => wbs_err_o~reg0.CLK
clk_i => wbs_ack_o~reg0.CLK
clk_i => wbs_stall_o~reg0.CLK
clk_i => wbs_cur_st~1.DATAIN
rst => type_reg_wbm[0]~reg0.ACLR
rst => type_reg_wbm[1]~reg0.ACLR
rst => type_reg_wbm[2]~reg0.ACLR
rst => type_reg_wbm[3]~reg0.ACLR
rst => type_reg_wbm[4]~reg0.ACLR
rst => type_reg_wbm[5]~reg0.ACLR
rst => type_reg_wbm[6]~reg0.ACLR
rst => type_reg_wbm[7]~reg0.ACLR
rst => wr_addr_reg_wbm[0]~reg0.ACLR
rst => wr_addr_reg_wbm[1]~reg0.ACLR
rst => wr_addr_reg_wbm[2]~reg0.ACLR
rst => wr_addr_reg_wbm[3]~reg0.ACLR
rst => wr_addr_reg_wbm[4]~reg0.ACLR
rst => wr_addr_reg_wbm[5]~reg0.ACLR
rst => wr_addr_reg_wbm[6]~reg0.ACLR
rst => wr_addr_reg_wbm[7]~reg0.ACLR
rst => wr_addr_reg_wbm[8]~reg0.ACLR
rst => wr_addr_reg_wbm[9]~reg0.ACLR
rst => wr_addr_reg_wbm[10]~reg0.ACLR
rst => wr_addr_reg_wbm[11]~reg0.ACLR
rst => wr_addr_reg_wbm[12]~reg0.ACLR
rst => wr_addr_reg_wbm[13]~reg0.ACLR
rst => wr_addr_reg_wbm[14]~reg0.ACLR
rst => wr_addr_reg_wbm[15]~reg0.ACLR
rst => wr_addr_reg_wbm[16]~reg0.ACLR
rst => wr_addr_reg_wbm[17]~reg0.ACLR
rst => wr_addr_reg_wbm[18]~reg0.ACLR
rst => wr_addr_reg_wbm[19]~reg0.ACLR
rst => wr_addr_reg_wbm[20]~reg0.ACLR
rst => wr_addr_reg_wbm[21]~reg0.ACLR
rst => ram_expect_adr[0].ACLR
rst => ram_expect_adr[1].ACLR
rst => ram_expect_adr[2].ACLR
rst => ram_expect_adr[3].ACLR
rst => ram_expect_adr[4].ACLR
rst => ram_expect_adr[5].ACLR
rst => ram_expect_adr[6].ACLR
rst => ram_expect_adr[7].ACLR
rst => ram_expect_adr[8].ACLR
rst => ram_expect_adr[9].ACLR
rst => ram_din_valid~reg0.ACLR
rst => wbs_err_o~reg0.ACLR
rst => wbs_ack_o~reg0.ACLR
rst => wbs_stall_o~reg0.PRESET
rst => ram_ready~reg0.ACLR
rst => ram_words_i[0].ACLR
rst => ram_words_i[1].ACLR
rst => ram_words_i[2].ACLR
rst => ram_words_i[3].ACLR
rst => ram_words_i[4].ACLR
rst => ram_words_i[5].ACLR
rst => ram_words_i[6].ACLR
rst => ram_words_i[7].ACLR
rst => ram_words_i[8].ACLR
rst => ram_ready_i.ACLR
rst => ram_ready_sr[0].ACLR
rst => ram_ready_sr[1].ACLR
rst => ram_ready_sr[2].ACLR
rst => ram_ready_sr[3].ACLR
rst => done_cnt[0].PRESET
rst => done_cnt[1].PRESET
rst => done_cnt[2].ACLR
rst => wbs_cur_st~3.DATAIN
wbs_adr_i[0] => Equal0.IN9
wbs_adr_i[1] => Equal0.IN8
wbs_adr_i[2] => Equal0.IN7
wbs_adr_i[3] => Equal0.IN6
wbs_adr_i[4] => Equal0.IN5
wbs_adr_i[5] => Equal0.IN4
wbs_adr_i[6] => Equal0.IN3
wbs_adr_i[7] => Equal0.IN2
wbs_adr_i[8] => Equal0.IN1
wbs_adr_i[9] => Equal0.IN0
wbs_tga_i[0] => ~NO_FANOUT~
wbs_tga_i[1] => ram_words_i[0].DATAIN
wbs_tga_i[2] => ram_words_i[1].DATAIN
wbs_tga_i[3] => ram_words_i[2].DATAIN
wbs_tga_i[4] => ram_words_i[3].DATAIN
wbs_tga_i[5] => ram_words_i[4].DATAIN
wbs_tga_i[6] => ram_words_i[5].DATAIN
wbs_tga_i[7] => ram_words_i[6].DATAIN
wbs_tga_i[8] => ram_words_i[7].DATAIN
wbs_tga_i[9] => ram_words_i[8].DATAIN
wbs_dat_i[0] => ram_data_in[0].DATAIN
wbs_dat_i[1] => ram_data_in[1].DATAIN
wbs_dat_i[2] => ram_data_in[2].DATAIN
wbs_dat_i[3] => ram_data_in[3].DATAIN
wbs_dat_i[4] => ram_data_in[4].DATAIN
wbs_dat_i[5] => ram_data_in[5].DATAIN
wbs_dat_i[6] => ram_data_in[6].DATAIN
wbs_dat_i[7] => ram_data_in[7].DATAIN
wbs_cyc_i => wbs_fsm_proc.IN0
wbs_cyc_i => wbs_fsm_proc.IN0
wbs_cyc_i => wbs_err_o.OUTPUTSELECT
wbs_cyc_i => Selector14.IN3
wbs_cyc_i => Selector15.IN1
wbs_stb_i => wbs_fsm_proc.IN1
wbs_stb_i => wbs_err_o.DATAB
wbs_stall_o <= wbs_stall_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbs_ack_o <= wbs_ack_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbs_err_o <= wbs_err_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[0] <= ram_expect_adr[0].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[1] <= ram_expect_adr[1].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[2] <= ram_expect_adr[2].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[3] <= ram_expect_adr[3].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[4] <= ram_expect_adr[4].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[5] <= ram_expect_adr[5].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[6] <= ram_expect_adr[6].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[7] <= ram_expect_adr[7].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[8] <= ram_expect_adr[8].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[9] <= ram_expect_adr[9].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[0] <= wbs_dat_i[0].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[1] <= wbs_dat_i[1].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[2] <= wbs_dat_i[2].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[3] <= wbs_dat_i[3].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[4] <= wbs_dat_i[4].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[5] <= wbs_dat_i[5].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[6] <= wbs_dat_i[6].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[7] <= wbs_dat_i[7].DB_MAX_OUTPUT_PORT_TYPE
ram_din_valid <= ram_din_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg[0] => type_reg_wbm[0]~reg0.DATAIN
type_reg[1] => type_reg_wbm[1]~reg0.DATAIN
type_reg[2] => type_reg_wbm[2]~reg0.DATAIN
type_reg[3] => type_reg_wbm[3]~reg0.DATAIN
type_reg[4] => type_reg_wbm[4]~reg0.DATAIN
type_reg[5] => type_reg_wbm[5]~reg0.DATAIN
type_reg[6] => type_reg_wbm[6]~reg0.DATAIN
type_reg[7] => type_reg_wbm[7]~reg0.DATAIN
wr_addr_reg[0] => wr_addr_reg_wbm[0]~reg0.DATAIN
wr_addr_reg[1] => wr_addr_reg_wbm[1]~reg0.DATAIN
wr_addr_reg[2] => wr_addr_reg_wbm[2]~reg0.DATAIN
wr_addr_reg[3] => wr_addr_reg_wbm[3]~reg0.DATAIN
wr_addr_reg[4] => wr_addr_reg_wbm[4]~reg0.DATAIN
wr_addr_reg[5] => wr_addr_reg_wbm[5]~reg0.DATAIN
wr_addr_reg[6] => wr_addr_reg_wbm[6]~reg0.DATAIN
wr_addr_reg[7] => wr_addr_reg_wbm[7]~reg0.DATAIN
wr_addr_reg[8] => wr_addr_reg_wbm[8]~reg0.DATAIN
wr_addr_reg[9] => wr_addr_reg_wbm[9]~reg0.DATAIN
wr_addr_reg[10] => wr_addr_reg_wbm[10]~reg0.DATAIN
wr_addr_reg[11] => wr_addr_reg_wbm[11]~reg0.DATAIN
wr_addr_reg[12] => wr_addr_reg_wbm[12]~reg0.DATAIN
wr_addr_reg[13] => wr_addr_reg_wbm[13]~reg0.DATAIN
wr_addr_reg[14] => wr_addr_reg_wbm[14]~reg0.DATAIN
wr_addr_reg[15] => wr_addr_reg_wbm[15]~reg0.DATAIN
wr_addr_reg[16] => wr_addr_reg_wbm[16]~reg0.DATAIN
wr_addr_reg[17] => wr_addr_reg_wbm[17]~reg0.DATAIN
wr_addr_reg[18] => wr_addr_reg_wbm[18]~reg0.DATAIN
wr_addr_reg[19] => wr_addr_reg_wbm[19]~reg0.DATAIN
wr_addr_reg[20] => wr_addr_reg_wbm[20]~reg0.DATAIN
wr_addr_reg[21] => wr_addr_reg_wbm[21]~reg0.DATAIN
wbm_busy => wbs_fsm_proc.IN1
type_reg_wbm[0] <= type_reg_wbm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg_wbm[1] <= type_reg_wbm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg_wbm[2] <= type_reg_wbm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg_wbm[3] <= type_reg_wbm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg_wbm[4] <= type_reg_wbm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg_wbm[5] <= type_reg_wbm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg_wbm[6] <= type_reg_wbm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg_wbm[7] <= type_reg_wbm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr_reg_wbm[0] <= wr_addr_reg_wbm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr_reg_wbm[1] <= wr_addr_reg_wbm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr_reg_wbm[2] <= wr_addr_reg_wbm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr_reg_wbm[3] <= wr_addr_reg_wbm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr_reg_wbm[4] <= wr_addr_reg_wbm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr_reg_wbm[5] <= wr_addr_reg_wbm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr_reg_wbm[6] <= wr_addr_reg_wbm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr_reg_wbm[7] <= wr_addr_reg_wbm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr_reg_wbm[8] <= wr_addr_reg_wbm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr_reg_wbm[9] <= wr_addr_reg_wbm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr_reg_wbm[10] <= wr_addr_reg_wbm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr_reg_wbm[11] <= wr_addr_reg_wbm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr_reg_wbm[12] <= wr_addr_reg_wbm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr_reg_wbm[13] <= wr_addr_reg_wbm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr_reg_wbm[14] <= wr_addr_reg_wbm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr_reg_wbm[15] <= wr_addr_reg_wbm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr_reg_wbm[16] <= wr_addr_reg_wbm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr_reg_wbm[17] <= wr_addr_reg_wbm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr_reg_wbm[18] <= wr_addr_reg_wbm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr_reg_wbm[19] <= wr_addr_reg_wbm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr_reg_wbm[20] <= wr_addr_reg_wbm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr_reg_wbm[21] <= wr_addr_reg_wbm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_ready <= ram_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_num_words[0] <= ram_words_i[0].DB_MAX_OUTPUT_PORT_TYPE
ram_num_words[1] <= ram_words_i[1].DB_MAX_OUTPUT_PORT_TYPE
ram_num_words[2] <= ram_words_i[2].DB_MAX_OUTPUT_PORT_TYPE
ram_num_words[3] <= ram_words_i[3].DB_MAX_OUTPUT_PORT_TYPE
ram_num_words[4] <= ram_words_i[4].DB_MAX_OUTPUT_PORT_TYPE
ram_num_words[5] <= ram_words_i[5].DB_MAX_OUTPUT_PORT_TYPE
ram_num_words[6] <= ram_words_i[6].DB_MAX_OUTPUT_PORT_TYPE
ram_num_words[7] <= ram_words_i[7].DB_MAX_OUTPUT_PORT_TYPE
ram_num_words[8] <= ram_words_i[8].DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst
clk_i => ram_latch_1st_dat.CLK
clk_i => wbm_busy~reg0.CLK
clk_i => ram_ready_der.CLK
clk_i => ram_cnt_zero_bool.CLK
clk_i => err_i_status.CLK
clk_i => sum_wr_cnt[0].CLK
clk_i => sum_wr_cnt[1].CLK
clk_i => sum_wr_cnt[2].CLK
clk_i => sum_wr_cnt[3].CLK
clk_i => sum_wr_cnt[4].CLK
clk_i => sum_wr_cnt[5].CLK
clk_i => sum_wr_cnt[6].CLK
clk_i => sum_wr_cnt[7].CLK
clk_i => sum_wr_cnt[8].CLK
clk_i => sum_wr_cnt[9].CLK
clk_i => sum_wr_cnt[10].CLK
clk_i => sum_wr_cnt[11].CLK
clk_i => sum_wr_cnt[12].CLK
clk_i => sum_wr_cnt[13].CLK
clk_i => wr_cnt[0].CLK
clk_i => wr_cnt[1].CLK
clk_i => wr_cnt[2].CLK
clk_i => wr_cnt[3].CLK
clk_i => wr_cnt[4].CLK
clk_i => wr_cnt[5].CLK
clk_i => wr_cnt[6].CLK
clk_i => wr_cnt[7].CLK
clk_i => wr_cnt[8].CLK
clk_i => wr_cnt[9].CLK
clk_i => wr_cnt[10].CLK
clk_i => wr_cnt[11].CLK
clk_i => wr_cnt[12].CLK
clk_i => wr_cnt[13].CLK
clk_i => neg_cyc_bool.CLK
clk_i => ack_i_cnt[0].CLK
clk_i => ack_i_cnt[1].CLK
clk_i => ack_i_cnt[2].CLK
clk_i => ack_i_cnt[3].CLK
clk_i => ack_i_cnt[4].CLK
clk_i => ack_i_cnt[5].CLK
clk_i => ack_i_cnt[6].CLK
clk_i => ack_i_cnt[7].CLK
clk_i => ack_i_cnt[8].CLK
clk_i => dat_1st_bool.CLK
clk_i => ram_1st_data[0].CLK
clk_i => ram_1st_data[1].CLK
clk_i => ram_1st_data[2].CLK
clk_i => ram_1st_data[3].CLK
clk_i => ram_1st_data[4].CLK
clk_i => ram_1st_data[5].CLK
clk_i => ram_1st_data[6].CLK
clk_i => ram_1st_data[7].CLK
clk_i => ram_1st_data[8].CLK
clk_i => ram_1st_data[9].CLK
clk_i => ram_1st_data[10].CLK
clk_i => ram_1st_data[11].CLK
clk_i => ram_1st_data[12].CLK
clk_i => ram_1st_data[13].CLK
clk_i => ram_1st_data[14].CLK
clk_i => ram_1st_data[15].CLK
clk_i => bank_switch~reg0.CLK
clk_i => wr_cnt_to_rd[0].CLK
clk_i => wr_cnt_to_rd[1].CLK
clk_i => wr_cnt_to_rd[2].CLK
clk_i => wr_cnt_to_rd[3].CLK
clk_i => wr_cnt_to_rd[4].CLK
clk_i => wr_cnt_to_rd[5].CLK
clk_i => wr_cnt_to_rd[6].CLK
clk_i => wr_cnt_to_rd[7].CLK
clk_i => wr_cnt_to_rd[8].CLK
clk_i => wr_cnt_to_rd[9].CLK
clk_i => wr_cnt_to_rd[10].CLK
clk_i => wr_cnt_to_rd[11].CLK
clk_i => wr_cnt_to_rd[12].CLK
clk_i => wr_cnt_to_rd[13].CLK
clk_i => wr_cnt_en~reg0.CLK
clk_i => arbiter_req~reg0.CLK
clk_i => sum_pipe_bool.CLK
clk_i => addr_pipe[0].CLK
clk_i => addr_pipe[1].CLK
clk_i => addr_pipe[2].CLK
clk_i => addr_pipe[3].CLK
clk_i => addr_pipe[4].CLK
clk_i => addr_pipe[5].CLK
clk_i => addr_pipe[6].CLK
clk_i => addr_pipe[7].CLK
clk_i => ram_words_cnt[0].CLK
clk_i => ram_words_cnt[1].CLK
clk_i => ram_words_cnt[2].CLK
clk_i => ram_words_cnt[3].CLK
clk_i => ram_words_cnt[4].CLK
clk_i => ram_words_cnt[5].CLK
clk_i => ram_words_cnt[6].CLK
clk_i => ram_words_cnt[7].CLK
clk_i => wbm_stb_internal.CLK
clk_i => wbm_cyc_internal.CLK
clk_i => ram_words_left[0].CLK
clk_i => ram_words_left[1].CLK
clk_i => ram_words_left[2].CLK
clk_i => ram_words_left[3].CLK
clk_i => ram_words_left[4].CLK
clk_i => ram_words_left[5].CLK
clk_i => ram_words_left[6].CLK
clk_i => ram_words_left[7].CLK
clk_i => ram_words_left[8].CLK
clk_i => ram_addr_out_i[0].CLK
clk_i => ram_addr_out_i[1].CLK
clk_i => ram_addr_out_i[2].CLK
clk_i => ram_addr_out_i[3].CLK
clk_i => ram_addr_out_i[4].CLK
clk_i => ram_addr_out_i[5].CLK
clk_i => ram_addr_out_i[6].CLK
clk_i => ram_addr_out_i[7].CLK
clk_i => ram_addr_out_i[8].CLK
clk_i => cur_wr_addr[0].CLK
clk_i => cur_wr_addr[1].CLK
clk_i => cur_wr_addr[2].CLK
clk_i => cur_wr_addr[3].CLK
clk_i => cur_wr_addr[4].CLK
clk_i => cur_wr_addr[5].CLK
clk_i => cur_wr_addr[6].CLK
clk_i => cur_wr_addr[7].CLK
clk_i => cur_wr_addr[8].CLK
clk_i => cur_wr_addr[9].CLK
clk_i => cur_wr_addr[10].CLK
clk_i => cur_wr_addr[11].CLK
clk_i => cur_wr_addr[12].CLK
clk_i => cur_wr_addr[13].CLK
clk_i => cur_wr_addr[14].CLK
clk_i => cur_wr_addr[15].CLK
clk_i => cur_wr_addr[16].CLK
clk_i => cur_wr_addr[17].CLK
clk_i => cur_wr_addr[18].CLK
clk_i => cur_wr_addr[19].CLK
clk_i => cur_wr_addr[20].CLK
clk_i => cur_wr_addr[21].CLK
clk_i => wbm_tga_o[0]~reg0.CLK
clk_i => wbm_tga_o[1]~reg0.CLK
clk_i => wbm_tga_o[2]~reg0.CLK
clk_i => wbm_tga_o[3]~reg0.CLK
clk_i => wbm_tga_o[4]~reg0.CLK
clk_i => wbm_tga_o[5]~reg0.CLK
clk_i => wbm_tga_o[6]~reg0.CLK
clk_i => wbm_tga_o[7]~reg0.CLK
clk_i => wbm_cur_st~1.DATAIN
rst => sum_pipe_bool.ACLR
rst => addr_pipe[0].ACLR
rst => addr_pipe[1].ACLR
rst => addr_pipe[2].ACLR
rst => addr_pipe[3].ACLR
rst => addr_pipe[4].ACLR
rst => addr_pipe[5].ACLR
rst => addr_pipe[6].ACLR
rst => addr_pipe[7].ACLR
rst => ram_words_cnt[0].ACLR
rst => ram_words_cnt[1].ACLR
rst => ram_words_cnt[2].ACLR
rst => ram_words_cnt[3].ACLR
rst => ram_words_cnt[4].ACLR
rst => ram_words_cnt[5].ACLR
rst => ram_words_cnt[6].ACLR
rst => ram_words_cnt[7].ACLR
rst => wbm_stb_internal.ACLR
rst => wbm_cyc_internal.ACLR
rst => ram_words_left[0].ACLR
rst => ram_words_left[1].ACLR
rst => ram_words_left[2].ACLR
rst => ram_words_left[3].ACLR
rst => ram_words_left[4].ACLR
rst => ram_words_left[5].ACLR
rst => ram_words_left[6].ACLR
rst => ram_words_left[7].ACLR
rst => ram_words_left[8].ACLR
rst => ram_addr_out_i[0].ACLR
rst => ram_addr_out_i[1].ACLR
rst => ram_addr_out_i[2].ACLR
rst => ram_addr_out_i[3].ACLR
rst => ram_addr_out_i[4].ACLR
rst => ram_addr_out_i[5].ACLR
rst => ram_addr_out_i[6].ACLR
rst => ram_addr_out_i[7].ACLR
rst => ram_addr_out_i[8].ACLR
rst => cur_wr_addr[0].ACLR
rst => cur_wr_addr[1].ACLR
rst => cur_wr_addr[2].ACLR
rst => cur_wr_addr[3].ACLR
rst => cur_wr_addr[4].ACLR
rst => cur_wr_addr[5].ACLR
rst => cur_wr_addr[6].ACLR
rst => cur_wr_addr[7].ACLR
rst => cur_wr_addr[8].ACLR
rst => cur_wr_addr[9].ACLR
rst => cur_wr_addr[10].ACLR
rst => cur_wr_addr[11].ACLR
rst => cur_wr_addr[12].ACLR
rst => cur_wr_addr[13].ACLR
rst => cur_wr_addr[14].ACLR
rst => cur_wr_addr[15].ACLR
rst => cur_wr_addr[16].ACLR
rst => cur_wr_addr[17].ACLR
rst => cur_wr_addr[18].ACLR
rst => cur_wr_addr[19].ACLR
rst => cur_wr_addr[20].ACLR
rst => cur_wr_addr[21].ACLR
rst => wbm_tga_o[0]~reg0.ACLR
rst => wbm_tga_o[1]~reg0.ACLR
rst => wbm_tga_o[2]~reg0.ACLR
rst => wbm_tga_o[3]~reg0.ACLR
rst => wbm_tga_o[4]~reg0.ACLR
rst => wbm_tga_o[5]~reg0.ACLR
rst => wbm_tga_o[6]~reg0.ACLR
rst => wbm_tga_o[7]~reg0.ACLR
rst => arbiter_req~reg0.ACLR
rst => bank_switch~reg0.ACLR
rst => wbm_busy~reg0.PRESET
rst => wr_cnt_to_rd[0].ACLR
rst => wr_cnt_to_rd[1].ACLR
rst => wr_cnt_to_rd[2].ACLR
rst => wr_cnt_to_rd[3].ACLR
rst => wr_cnt_to_rd[4].ACLR
rst => wr_cnt_to_rd[5].ACLR
rst => wr_cnt_to_rd[6].ACLR
rst => wr_cnt_to_rd[7].ACLR
rst => wr_cnt_to_rd[8].ACLR
rst => wr_cnt_to_rd[9].ACLR
rst => wr_cnt_to_rd[10].ACLR
rst => wr_cnt_to_rd[11].ACLR
rst => wr_cnt_to_rd[12].ACLR
rst => wr_cnt_to_rd[13].ACLR
rst => wr_cnt_en~reg0.ACLR
rst => dat_1st_bool.PRESET
rst => ram_1st_data[0].ACLR
rst => ram_1st_data[1].ACLR
rst => ram_1st_data[2].ACLR
rst => ram_1st_data[3].ACLR
rst => ram_1st_data[4].ACLR
rst => ram_1st_data[5].ACLR
rst => ram_1st_data[6].ACLR
rst => ram_1st_data[7].ACLR
rst => ram_1st_data[8].ACLR
rst => ram_1st_data[9].ACLR
rst => ram_1st_data[10].ACLR
rst => ram_1st_data[11].ACLR
rst => ram_1st_data[12].ACLR
rst => ram_1st_data[13].ACLR
rst => ram_1st_data[14].ACLR
rst => ram_1st_data[15].ACLR
rst => neg_cyc_bool.ACLR
rst => ack_i_cnt[0].PRESET
rst => ack_i_cnt[1].PRESET
rst => ack_i_cnt[2].PRESET
rst => ack_i_cnt[3].PRESET
rst => ack_i_cnt[4].PRESET
rst => ack_i_cnt[5].PRESET
rst => ack_i_cnt[6].PRESET
rst => ack_i_cnt[7].PRESET
rst => ack_i_cnt[8].PRESET
rst => wr_cnt[0].ACLR
rst => wr_cnt[1].ACLR
rst => wr_cnt[2].ACLR
rst => wr_cnt[3].ACLR
rst => wr_cnt[4].ACLR
rst => wr_cnt[5].ACLR
rst => wr_cnt[6].ACLR
rst => wr_cnt[7].ACLR
rst => wr_cnt[8].ACLR
rst => wr_cnt[9].ACLR
rst => wr_cnt[10].ACLR
rst => wr_cnt[11].ACLR
rst => wr_cnt[12].ACLR
rst => wr_cnt[13].ACLR
rst => sum_wr_cnt[0].ACLR
rst => sum_wr_cnt[1].ACLR
rst => sum_wr_cnt[2].ACLR
rst => sum_wr_cnt[3].ACLR
rst => sum_wr_cnt[4].ACLR
rst => sum_wr_cnt[5].ACLR
rst => sum_wr_cnt[6].ACLR
rst => sum_wr_cnt[7].ACLR
rst => sum_wr_cnt[8].ACLR
rst => sum_wr_cnt[9].ACLR
rst => sum_wr_cnt[10].ACLR
rst => sum_wr_cnt[11].ACLR
rst => sum_wr_cnt[12].PRESET
rst => sum_wr_cnt[13].PRESET
rst => err_i_status.ACLR
rst => ram_latch_1st_dat.PRESET
rst => ram_cnt_zero_bool.ACLR
rst => ram_ready_der.ACLR
rst => wbm_cur_st~3.DATAIN
wbm_adr_o[0] <= cur_wr_addr[0].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[1] <= cur_wr_addr[1].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[2] <= cur_wr_addr[2].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[3] <= cur_wr_addr[3].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[4] <= cur_wr_addr[4].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[5] <= cur_wr_addr[5].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[6] <= cur_wr_addr[6].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[7] <= cur_wr_addr[7].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[8] <= cur_wr_addr[8].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[9] <= cur_wr_addr[9].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[10] <= cur_wr_addr[10].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[11] <= cur_wr_addr[11].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[12] <= cur_wr_addr[12].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[13] <= cur_wr_addr[13].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[14] <= cur_wr_addr[14].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[15] <= cur_wr_addr[15].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[16] <= cur_wr_addr[16].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[17] <= cur_wr_addr[17].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[18] <= cur_wr_addr[18].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[19] <= cur_wr_addr[19].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[20] <= cur_wr_addr[20].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[21] <= cur_wr_addr[21].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[0] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[1] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[2] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[3] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[4] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[5] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[6] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[7] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[8] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[9] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[10] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[11] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[12] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[13] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[14] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[15] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_we_o <= <VCC>
wbm_tga_o[0] <= wbm_tga_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[1] <= wbm_tga_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[2] <= wbm_tga_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[3] <= wbm_tga_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[4] <= wbm_tga_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[5] <= wbm_tga_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[6] <= wbm_tga_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[7] <= wbm_tga_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_cyc_o <= wbm_cyc_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_stb_o <= wbm_stb_internal.DB_MAX_OUTPUT_PORT_TYPE
wbm_stall_i => wbm_stb_internal.OUTPUTSELECT
wbm_stall_i => dat_1st_bool.OUTPUTSELECT
wbm_stall_i => ram_addr_out_i.OUTPUTSELECT
wbm_stall_i => ram_addr_out_i.OUTPUTSELECT
wbm_stall_i => ram_addr_out_i.OUTPUTSELECT
wbm_stall_i => ram_addr_out_i.OUTPUTSELECT
wbm_stall_i => ram_addr_out_i.OUTPUTSELECT
wbm_stall_i => ram_addr_out_i.OUTPUTSELECT
wbm_stall_i => ram_addr_out_i.OUTPUTSELECT
wbm_stall_i => ram_addr_out_i.OUTPUTSELECT
wbm_stall_i => ram_addr_out_i.OUTPUTSELECT
wbm_stall_i => cur_wr_addr.OUTPUTSELECT
wbm_stall_i => cur_wr_addr.OUTPUTSELECT
wbm_stall_i => cur_wr_addr.OUTPUTSELECT
wbm_stall_i => cur_wr_addr.OUTPUTSELECT
wbm_stall_i => cur_wr_addr.OUTPUTSELECT
wbm_stall_i => cur_wr_addr.OUTPUTSELECT
wbm_stall_i => cur_wr_addr.OUTPUTSELECT
wbm_stall_i => cur_wr_addr.OUTPUTSELECT
wbm_stall_i => cur_wr_addr.OUTPUTSELECT
wbm_stall_i => cur_wr_addr.OUTPUTSELECT
wbm_stall_i => cur_wr_addr.OUTPUTSELECT
wbm_stall_i => cur_wr_addr.OUTPUTSELECT
wbm_stall_i => cur_wr_addr.OUTPUTSELECT
wbm_stall_i => cur_wr_addr.OUTPUTSELECT
wbm_stall_i => cur_wr_addr.OUTPUTSELECT
wbm_stall_i => cur_wr_addr.OUTPUTSELECT
wbm_stall_i => cur_wr_addr.OUTPUTSELECT
wbm_stall_i => cur_wr_addr.OUTPUTSELECT
wbm_stall_i => cur_wr_addr.OUTPUTSELECT
wbm_stall_i => cur_wr_addr.OUTPUTSELECT
wbm_stall_i => cur_wr_addr.OUTPUTSELECT
wbm_stall_i => cur_wr_addr.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_cnt.OUTPUTSELECT
wbm_stall_i => ram_words_cnt.OUTPUTSELECT
wbm_stall_i => ram_words_cnt.OUTPUTSELECT
wbm_stall_i => ram_words_cnt.OUTPUTSELECT
wbm_stall_i => ram_words_cnt.OUTPUTSELECT
wbm_stall_i => ram_words_cnt.OUTPUTSELECT
wbm_stall_i => ram_words_cnt.OUTPUTSELECT
wbm_stall_i => ram_words_cnt.OUTPUTSELECT
wbm_stall_i => wbm_fsm_proc.IN1
wbm_err_i => err_i_status.IN1
wbm_ack_i => ack_i_cnt.OUTPUTSELECT
wbm_ack_i => ack_i_cnt.OUTPUTSELECT
wbm_ack_i => ack_i_cnt.OUTPUTSELECT
wbm_ack_i => ack_i_cnt.OUTPUTSELECT
wbm_ack_i => ack_i_cnt.OUTPUTSELECT
wbm_ack_i => ack_i_cnt.OUTPUTSELECT
wbm_ack_i => ack_i_cnt.OUTPUTSELECT
wbm_ack_i => ack_i_cnt.OUTPUTSELECT
wbm_ack_i => ack_i_cnt.OUTPUTSELECT
wbm_ack_i => neg_cyc_bool.OUTPUTSELECT
wbm_ack_i => wr_cnt.OUTPUTSELECT
wbm_ack_i => wr_cnt.OUTPUTSELECT
wbm_ack_i => wr_cnt.OUTPUTSELECT
wbm_ack_i => wr_cnt.OUTPUTSELECT
wbm_ack_i => wr_cnt.OUTPUTSELECT
wbm_ack_i => wr_cnt.OUTPUTSELECT
wbm_ack_i => wr_cnt.OUTPUTSELECT
wbm_ack_i => wr_cnt.OUTPUTSELECT
wbm_ack_i => wr_cnt.OUTPUTSELECT
wbm_ack_i => wr_cnt.OUTPUTSELECT
wbm_ack_i => wr_cnt.OUTPUTSELECT
wbm_ack_i => wr_cnt.OUTPUTSELECT
wbm_ack_i => wr_cnt.OUTPUTSELECT
wbm_ack_i => wr_cnt.OUTPUTSELECT
arbiter_gnt => ram_addr_out_i.OUTPUTSELECT
arbiter_gnt => ram_addr_out_i.OUTPUTSELECT
arbiter_gnt => ram_addr_out_i.OUTPUTSELECT
arbiter_gnt => ram_addr_out_i.OUTPUTSELECT
arbiter_gnt => ram_addr_out_i.OUTPUTSELECT
arbiter_gnt => ram_addr_out_i.OUTPUTSELECT
arbiter_gnt => ram_addr_out_i.OUTPUTSELECT
arbiter_gnt => ram_addr_out_i.OUTPUTSELECT
arbiter_gnt => ram_addr_out_i.OUTPUTSELECT
arbiter_gnt => ram_words_cnt.OUTPUTSELECT
arbiter_gnt => ram_words_cnt.OUTPUTSELECT
arbiter_gnt => ram_words_cnt.OUTPUTSELECT
arbiter_gnt => ram_words_cnt.OUTPUTSELECT
arbiter_gnt => ram_words_cnt.OUTPUTSELECT
arbiter_gnt => ram_words_cnt.OUTPUTSELECT
arbiter_gnt => ram_words_cnt.OUTPUTSELECT
arbiter_gnt => ram_words_cnt.OUTPUTSELECT
arbiter_gnt => wbm_tga_o.OUTPUTSELECT
arbiter_gnt => wbm_tga_o.OUTPUTSELECT
arbiter_gnt => wbm_tga_o.OUTPUTSELECT
arbiter_gnt => wbm_tga_o.OUTPUTSELECT
arbiter_gnt => wbm_tga_o.OUTPUTSELECT
arbiter_gnt => wbm_tga_o.OUTPUTSELECT
arbiter_gnt => wbm_tga_o.OUTPUTSELECT
arbiter_gnt => wbm_tga_o.OUTPUTSELECT
arbiter_gnt => Selector8.IN4
arbiter_gnt => Selector9.IN4
arbiter_gnt => Selector38.IN4
arbiter_gnt => ram_1st_data.OUTPUTSELECT
arbiter_gnt => ram_1st_data.OUTPUTSELECT
arbiter_gnt => ram_1st_data.OUTPUTSELECT
arbiter_gnt => ram_1st_data.OUTPUTSELECT
arbiter_gnt => ram_1st_data.OUTPUTSELECT
arbiter_gnt => ram_1st_data.OUTPUTSELECT
arbiter_gnt => ram_1st_data.OUTPUTSELECT
arbiter_gnt => ram_1st_data.OUTPUTSELECT
arbiter_gnt => ram_1st_data.OUTPUTSELECT
arbiter_gnt => ram_1st_data.OUTPUTSELECT
arbiter_gnt => ram_1st_data.OUTPUTSELECT
arbiter_gnt => ram_1st_data.OUTPUTSELECT
arbiter_gnt => ram_1st_data.OUTPUTSELECT
arbiter_gnt => ram_1st_data.OUTPUTSELECT
arbiter_gnt => ram_1st_data.OUTPUTSELECT
arbiter_gnt => ram_1st_data.OUTPUTSELECT
arbiter_gnt => Selector37.IN2
arbiter_req <= arbiter_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
bank_val => Selector42.IN3
bank_switch <= bank_switch~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg[0] => wbm_cur_st.DATAB
type_reg[0] => wr_cnt_internal_proc.IN1
type_reg[0] => cur_wr_addr.OUTPUTSELECT
type_reg[0] => cur_wr_addr.OUTPUTSELECT
type_reg[0] => cur_wr_addr.OUTPUTSELECT
type_reg[0] => cur_wr_addr.OUTPUTSELECT
type_reg[0] => cur_wr_addr.OUTPUTSELECT
type_reg[0] => cur_wr_addr.OUTPUTSELECT
type_reg[0] => cur_wr_addr.OUTPUTSELECT
type_reg[0] => cur_wr_addr.OUTPUTSELECT
type_reg[0] => cur_wr_addr.OUTPUTSELECT
type_reg[0] => cur_wr_addr.OUTPUTSELECT
type_reg[0] => cur_wr_addr.OUTPUTSELECT
type_reg[0] => cur_wr_addr.OUTPUTSELECT
type_reg[0] => cur_wr_addr.OUTPUTSELECT
type_reg[0] => cur_wr_addr.OUTPUTSELECT
type_reg[0] => cur_wr_addr.OUTPUTSELECT
type_reg[0] => cur_wr_addr.OUTPUTSELECT
type_reg[0] => cur_wr_addr.OUTPUTSELECT
type_reg[0] => cur_wr_addr.OUTPUTSELECT
type_reg[0] => cur_wr_addr.OUTPUTSELECT
type_reg[0] => cur_wr_addr.OUTPUTSELECT
type_reg[0] => cur_wr_addr.OUTPUTSELECT
type_reg[0] => cur_wr_addr.OUTPUTSELECT
type_reg[0] => addr_pipe.OUTPUTSELECT
type_reg[0] => addr_pipe.OUTPUTSELECT
type_reg[0] => addr_pipe.OUTPUTSELECT
type_reg[0] => addr_pipe.OUTPUTSELECT
type_reg[0] => addr_pipe.OUTPUTSELECT
type_reg[0] => addr_pipe.OUTPUTSELECT
type_reg[0] => addr_pipe.OUTPUTSELECT
type_reg[0] => addr_pipe.OUTPUTSELECT
type_reg[0] => wbm_cur_st.DATAB
type_reg[1] => wbm_cur_st.DATAB
type_reg[1] => cur_wr_addr.OUTPUTSELECT
type_reg[1] => cur_wr_addr.OUTPUTSELECT
type_reg[1] => cur_wr_addr.OUTPUTSELECT
type_reg[1] => cur_wr_addr.OUTPUTSELECT
type_reg[1] => cur_wr_addr.OUTPUTSELECT
type_reg[1] => cur_wr_addr.OUTPUTSELECT
type_reg[1] => cur_wr_addr.OUTPUTSELECT
type_reg[1] => cur_wr_addr.OUTPUTSELECT
type_reg[1] => cur_wr_addr.OUTPUTSELECT
type_reg[1] => cur_wr_addr.OUTPUTSELECT
type_reg[1] => cur_wr_addr.OUTPUTSELECT
type_reg[1] => cur_wr_addr.OUTPUTSELECT
type_reg[1] => cur_wr_addr.OUTPUTSELECT
type_reg[1] => cur_wr_addr.OUTPUTSELECT
type_reg[1] => cur_wr_addr.OUTPUTSELECT
type_reg[1] => cur_wr_addr.OUTPUTSELECT
type_reg[1] => cur_wr_addr.OUTPUTSELECT
type_reg[1] => cur_wr_addr.OUTPUTSELECT
type_reg[1] => cur_wr_addr.OUTPUTSELECT
type_reg[1] => cur_wr_addr.OUTPUTSELECT
type_reg[1] => cur_wr_addr.OUTPUTSELECT
type_reg[1] => cur_wr_addr.OUTPUTSELECT
type_reg[1] => addr_pipe.OUTPUTSELECT
type_reg[1] => addr_pipe.OUTPUTSELECT
type_reg[1] => addr_pipe.OUTPUTSELECT
type_reg[1] => addr_pipe.OUTPUTSELECT
type_reg[1] => addr_pipe.OUTPUTSELECT
type_reg[1] => addr_pipe.OUTPUTSELECT
type_reg[1] => addr_pipe.OUTPUTSELECT
type_reg[1] => addr_pipe.OUTPUTSELECT
type_reg[1] => wbm_cur_st.DATAB
type_reg[2] => ~NO_FANOUT~
type_reg[3] => ~NO_FANOUT~
type_reg[4] => ~NO_FANOUT~
type_reg[5] => ~NO_FANOUT~
type_reg[6] => ~NO_FANOUT~
type_reg[7] => ~NO_FANOUT~
wr_addr_reg[0] => cur_wr_addr.DATAA
wr_addr_reg[0] => addr_pipe.DATAA
wr_addr_reg[1] => cur_wr_addr.DATAA
wr_addr_reg[1] => addr_pipe.DATAA
wr_addr_reg[2] => cur_wr_addr.DATAA
wr_addr_reg[2] => addr_pipe.DATAA
wr_addr_reg[3] => cur_wr_addr.DATAA
wr_addr_reg[3] => addr_pipe.DATAA
wr_addr_reg[4] => cur_wr_addr.DATAA
wr_addr_reg[4] => addr_pipe.DATAA
wr_addr_reg[5] => cur_wr_addr.DATAA
wr_addr_reg[5] => addr_pipe.DATAA
wr_addr_reg[6] => cur_wr_addr.DATAA
wr_addr_reg[6] => addr_pipe.DATAA
wr_addr_reg[7] => cur_wr_addr.DATAA
wr_addr_reg[7] => addr_pipe.DATAA
wr_addr_reg[8] => cur_wr_addr.DATAA
wr_addr_reg[9] => cur_wr_addr.DATAA
wr_addr_reg[10] => cur_wr_addr.DATAA
wr_addr_reg[11] => cur_wr_addr.DATAA
wr_addr_reg[12] => cur_wr_addr.DATAA
wr_addr_reg[13] => cur_wr_addr.DATAA
wr_addr_reg[14] => cur_wr_addr.DATAA
wr_addr_reg[15] => cur_wr_addr.DATAA
wr_addr_reg[16] => cur_wr_addr.DATAA
wr_addr_reg[17] => cur_wr_addr.DATAA
wr_addr_reg[18] => cur_wr_addr.DATAA
wr_addr_reg[19] => cur_wr_addr.DATAA
wr_addr_reg[20] => cur_wr_addr.DATAA
wr_addr_reg[21] => cur_wr_addr.DATAA
ram_addr_out[0] <= ram_addr_out_i[0].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[1] <= ram_addr_out_i[1].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[2] <= ram_addr_out_i[2].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[3] <= ram_addr_out_i[3].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[4] <= ram_addr_out_i[4].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[5] <= ram_addr_out_i[5].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[6] <= ram_addr_out_i[6].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[7] <= ram_addr_out_i[7].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[8] <= ram_addr_out_i[8].DB_MAX_OUTPUT_PORT_TYPE
ram_data_out[0] => wbm_dat_o.DATAA
ram_data_out[0] => ram_1st_data.DATAB
ram_data_out[0] => ram_1st_data.DATAB
ram_data_out[1] => wbm_dat_o.DATAA
ram_data_out[1] => ram_1st_data.DATAB
ram_data_out[1] => ram_1st_data.DATAB
ram_data_out[2] => wbm_dat_o.DATAA
ram_data_out[2] => ram_1st_data.DATAB
ram_data_out[2] => ram_1st_data.DATAB
ram_data_out[3] => wbm_dat_o.DATAA
ram_data_out[3] => ram_1st_data.DATAB
ram_data_out[3] => ram_1st_data.DATAB
ram_data_out[4] => wbm_dat_o.DATAA
ram_data_out[4] => ram_1st_data.DATAB
ram_data_out[4] => ram_1st_data.DATAB
ram_data_out[5] => wbm_dat_o.DATAA
ram_data_out[5] => ram_1st_data.DATAB
ram_data_out[5] => ram_1st_data.DATAB
ram_data_out[6] => wbm_dat_o.DATAA
ram_data_out[6] => ram_1st_data.DATAB
ram_data_out[6] => ram_1st_data.DATAB
ram_data_out[7] => wbm_dat_o.DATAA
ram_data_out[7] => ram_1st_data.DATAB
ram_data_out[7] => ram_1st_data.DATAB
ram_data_out[8] => wbm_dat_o.DATAA
ram_data_out[8] => ram_1st_data.DATAB
ram_data_out[8] => ram_1st_data.DATAB
ram_data_out[9] => wbm_dat_o.DATAA
ram_data_out[9] => ram_1st_data.DATAB
ram_data_out[9] => ram_1st_data.DATAB
ram_data_out[10] => wbm_dat_o.DATAA
ram_data_out[10] => ram_1st_data.DATAB
ram_data_out[10] => ram_1st_data.DATAB
ram_data_out[11] => wbm_dat_o.DATAA
ram_data_out[11] => ram_1st_data.DATAB
ram_data_out[11] => ram_1st_data.DATAB
ram_data_out[12] => wbm_dat_o.DATAA
ram_data_out[12] => ram_1st_data.DATAB
ram_data_out[12] => ram_1st_data.DATAB
ram_data_out[13] => wbm_dat_o.DATAA
ram_data_out[13] => ram_1st_data.DATAB
ram_data_out[13] => ram_1st_data.DATAB
ram_data_out[14] => wbm_dat_o.DATAA
ram_data_out[14] => ram_1st_data.DATAB
ram_data_out[14] => ram_1st_data.DATAB
ram_data_out[15] => wbm_dat_o.DATAA
ram_data_out[15] => ram_1st_data.DATAB
ram_data_out[15] => ram_1st_data.DATAB
wbm_busy <= wbm_busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_ready => ram_ready_der_proc.IN0
ram_num_words[0] => LessThan0.IN10
ram_num_words[0] => wbm_tga_o.DATAA
ram_num_words[0] => Selector35.IN2
ram_num_words[1] => LessThan0.IN9
ram_num_words[1] => wbm_tga_o.DATAA
ram_num_words[1] => Selector34.IN2
ram_num_words[2] => LessThan0.IN8
ram_num_words[2] => wbm_tga_o.DATAA
ram_num_words[2] => Selector33.IN2
ram_num_words[3] => LessThan0.IN7
ram_num_words[3] => wbm_tga_o.DATAA
ram_num_words[3] => Selector32.IN2
ram_num_words[4] => LessThan0.IN6
ram_num_words[4] => wbm_tga_o.DATAA
ram_num_words[4] => Selector31.IN2
ram_num_words[5] => LessThan0.IN5
ram_num_words[5] => wbm_tga_o.DATAA
ram_num_words[5] => Selector30.IN2
ram_num_words[6] => LessThan0.IN4
ram_num_words[6] => wbm_tga_o.DATAA
ram_num_words[6] => Selector29.IN2
ram_num_words[7] => LessThan0.IN3
ram_num_words[7] => wbm_tga_o.DATAA
ram_num_words[7] => Selector28.IN2
ram_num_words[8] => LessThan0.IN2
ram_num_words[8] => Selector27.IN2
wr_cnt_val[0] <= wr_cnt_to_rd[0].DB_MAX_OUTPUT_PORT_TYPE
wr_cnt_val[1] <= wr_cnt_to_rd[1].DB_MAX_OUTPUT_PORT_TYPE
wr_cnt_val[2] <= wr_cnt_to_rd[2].DB_MAX_OUTPUT_PORT_TYPE
wr_cnt_val[3] <= wr_cnt_to_rd[3].DB_MAX_OUTPUT_PORT_TYPE
wr_cnt_val[4] <= wr_cnt_to_rd[4].DB_MAX_OUTPUT_PORT_TYPE
wr_cnt_val[5] <= wr_cnt_to_rd[5].DB_MAX_OUTPUT_PORT_TYPE
wr_cnt_val[6] <= wr_cnt_to_rd[6].DB_MAX_OUTPUT_PORT_TYPE
wr_cnt_val[7] <= wr_cnt_to_rd[7].DB_MAX_OUTPUT_PORT_TYPE
wr_cnt_val[8] <= wr_cnt_to_rd[8].DB_MAX_OUTPUT_PORT_TYPE
wr_cnt_val[9] <= wr_cnt_to_rd[9].DB_MAX_OUTPUT_PORT_TYPE
wr_cnt_val[10] <= wr_cnt_to_rd[10].DB_MAX_OUTPUT_PORT_TYPE
wr_cnt_val[11] <= wr_cnt_to_rd[11].DB_MAX_OUTPUT_PORT_TYPE
wr_cnt_val[12] <= wr_cnt_to_rd[12].DB_MAX_OUTPUT_PORT_TYPE
wr_cnt_val[13] <= wr_cnt_to_rd[13].DB_MAX_OUTPUT_PORT_TYPE
wr_cnt_en <= wr_cnt_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbg_wr_bank <= cur_wr_addr[21].DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst
clk => rd_gnt~reg0.CLK
clk => wr_gnt~reg0.CLK
clk => wr_gnt_i.CLK
reset => rd_gnt~reg0.ACLR
reset => wr_gnt~reg0.ACLR
reset => wr_gnt_i.PRESET
wr_req => wr_gnt_i.DATAB
wr_req => wr_gnt_i.OUTPUTSELECT
rd_req => arbitration_proc.IN1
rd_req => wr_gnt_i.OUTPUTSELECT
wr_gnt <= wr_gnt~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_gnt <= rd_gnt~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_wbm_adr_o[0] => wbm_adr_o.DATAB
wr_wbm_adr_o[1] => wbm_adr_o.DATAB
wr_wbm_adr_o[2] => wbm_adr_o.DATAB
wr_wbm_adr_o[3] => wbm_adr_o.DATAB
wr_wbm_adr_o[4] => wbm_adr_o.DATAB
wr_wbm_adr_o[5] => wbm_adr_o.DATAB
wr_wbm_adr_o[6] => wbm_adr_o.DATAB
wr_wbm_adr_o[7] => wbm_adr_o.DATAB
wr_wbm_adr_o[8] => wbm_adr_o.DATAB
wr_wbm_adr_o[9] => wbm_adr_o.DATAB
wr_wbm_adr_o[10] => wbm_adr_o.DATAB
wr_wbm_adr_o[11] => wbm_adr_o.DATAB
wr_wbm_adr_o[12] => wbm_adr_o.DATAB
wr_wbm_adr_o[13] => wbm_adr_o.DATAB
wr_wbm_adr_o[14] => wbm_adr_o.DATAB
wr_wbm_adr_o[15] => wbm_adr_o.DATAB
wr_wbm_adr_o[16] => wbm_adr_o.DATAB
wr_wbm_adr_o[17] => wbm_adr_o.DATAB
wr_wbm_adr_o[18] => wbm_adr_o.DATAB
wr_wbm_adr_o[19] => wbm_adr_o.DATAB
wr_wbm_adr_o[20] => wbm_adr_o.DATAB
wr_wbm_adr_o[21] => wbm_adr_o.DATAB
wr_wbm_dat_o[0] => wbm_dat_o[0].DATAIN
wr_wbm_dat_o[1] => wbm_dat_o[1].DATAIN
wr_wbm_dat_o[2] => wbm_dat_o[2].DATAIN
wr_wbm_dat_o[3] => wbm_dat_o[3].DATAIN
wr_wbm_dat_o[4] => wbm_dat_o[4].DATAIN
wr_wbm_dat_o[5] => wbm_dat_o[5].DATAIN
wr_wbm_dat_o[6] => wbm_dat_o[6].DATAIN
wr_wbm_dat_o[7] => wbm_dat_o[7].DATAIN
wr_wbm_dat_o[8] => wbm_dat_o[8].DATAIN
wr_wbm_dat_o[9] => wbm_dat_o[9].DATAIN
wr_wbm_dat_o[10] => wbm_dat_o[10].DATAIN
wr_wbm_dat_o[11] => wbm_dat_o[11].DATAIN
wr_wbm_dat_o[12] => wbm_dat_o[12].DATAIN
wr_wbm_dat_o[13] => wbm_dat_o[13].DATAIN
wr_wbm_dat_o[14] => wbm_dat_o[14].DATAIN
wr_wbm_dat_o[15] => wbm_dat_o[15].DATAIN
wr_wbm_we_o => wbm_we_o.DATAB
wr_wbm_tga_o[0] => wbm_tga_o.DATAB
wr_wbm_tga_o[1] => wbm_tga_o.DATAB
wr_wbm_tga_o[2] => wbm_tga_o.DATAB
wr_wbm_tga_o[3] => wbm_tga_o.DATAB
wr_wbm_tga_o[4] => wbm_tga_o.DATAB
wr_wbm_tga_o[5] => wbm_tga_o.DATAB
wr_wbm_tga_o[6] => wbm_tga_o.DATAB
wr_wbm_tga_o[7] => wbm_tga_o.DATAB
wr_wbm_cyc_o => wbm_cyc_o.DATAB
wr_wbm_stb_o => wbm_stb_o.DATAB
wr_wbm_stall_i <= wr_wbm_stall_i.DB_MAX_OUTPUT_PORT_TYPE
wr_wbm_err_i <= wr_wbm_err_i.DB_MAX_OUTPUT_PORT_TYPE
wr_wbm_ack_i <= wr_wbm_ack_i.DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_adr_o[0] => wbm_adr_o.DATAA
rd_wbm_adr_o[1] => wbm_adr_o.DATAA
rd_wbm_adr_o[2] => wbm_adr_o.DATAA
rd_wbm_adr_o[3] => wbm_adr_o.DATAA
rd_wbm_adr_o[4] => wbm_adr_o.DATAA
rd_wbm_adr_o[5] => wbm_adr_o.DATAA
rd_wbm_adr_o[6] => wbm_adr_o.DATAA
rd_wbm_adr_o[7] => wbm_adr_o.DATAA
rd_wbm_adr_o[8] => wbm_adr_o.DATAA
rd_wbm_adr_o[9] => wbm_adr_o.DATAA
rd_wbm_adr_o[10] => wbm_adr_o.DATAA
rd_wbm_adr_o[11] => wbm_adr_o.DATAA
rd_wbm_adr_o[12] => wbm_adr_o.DATAA
rd_wbm_adr_o[13] => wbm_adr_o.DATAA
rd_wbm_adr_o[14] => wbm_adr_o.DATAA
rd_wbm_adr_o[15] => wbm_adr_o.DATAA
rd_wbm_adr_o[16] => wbm_adr_o.DATAA
rd_wbm_adr_o[17] => wbm_adr_o.DATAA
rd_wbm_adr_o[18] => wbm_adr_o.DATAA
rd_wbm_adr_o[19] => wbm_adr_o.DATAA
rd_wbm_adr_o[20] => wbm_adr_o.DATAA
rd_wbm_adr_o[21] => wbm_adr_o.DATAA
rd_wbm_we_o => wbm_we_o.DATAA
rd_wbm_tga_o[0] => wbm_tga_o.DATAA
rd_wbm_tga_o[1] => wbm_tga_o.DATAA
rd_wbm_tga_o[2] => wbm_tga_o.DATAA
rd_wbm_tga_o[3] => wbm_tga_o.DATAA
rd_wbm_tga_o[4] => wbm_tga_o.DATAA
rd_wbm_tga_o[5] => wbm_tga_o.DATAA
rd_wbm_tga_o[6] => wbm_tga_o.DATAA
rd_wbm_tga_o[7] => wbm_tga_o.DATAA
rd_wbm_cyc_o => wbm_cyc_o.DATAA
rd_wbm_stb_o => wbm_stb_o.DATAA
rd_wbm_dat_i[0] <= wbm_dat_i[0].DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_dat_i[1] <= wbm_dat_i[1].DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_dat_i[2] <= wbm_dat_i[2].DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_dat_i[3] <= wbm_dat_i[3].DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_dat_i[4] <= wbm_dat_i[4].DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_dat_i[5] <= wbm_dat_i[5].DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_dat_i[6] <= wbm_dat_i[6].DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_dat_i[7] <= wbm_dat_i[7].DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_dat_i[8] <= wbm_dat_i[8].DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_dat_i[9] <= wbm_dat_i[9].DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_dat_i[10] <= wbm_dat_i[10].DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_dat_i[11] <= wbm_dat_i[11].DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_dat_i[12] <= wbm_dat_i[12].DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_dat_i[13] <= wbm_dat_i[13].DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_dat_i[14] <= wbm_dat_i[14].DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_dat_i[15] <= wbm_dat_i[15].DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_stall_i <= rd_wbm_stall_i.DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_err_i <= rd_wbm_err_i.DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_ack_i <= rd_wbm_ack_i.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[0] <= wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[1] <= wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[2] <= wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[3] <= wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[4] <= wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[5] <= wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[6] <= wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[7] <= wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[8] <= wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[9] <= wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[10] <= wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[11] <= wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[12] <= wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[13] <= wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[14] <= wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[15] <= wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[16] <= wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[17] <= wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[18] <= wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[19] <= wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[20] <= wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[21] <= wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_we_o <= wbm_we_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[0] <= wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[1] <= wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[2] <= wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[3] <= wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[4] <= wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[5] <= wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[6] <= wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[7] <= wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_cyc_o <= wbm_cyc_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_stb_o <= wbm_stb_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[0] <= wr_wbm_dat_o[0].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[1] <= wr_wbm_dat_o[1].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[2] <= wr_wbm_dat_o[2].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[3] <= wr_wbm_dat_o[3].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[4] <= wr_wbm_dat_o[4].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[5] <= wr_wbm_dat_o[5].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[6] <= wr_wbm_dat_o[6].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[7] <= wr_wbm_dat_o[7].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[8] <= wr_wbm_dat_o[8].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[9] <= wr_wbm_dat_o[9].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[10] <= wr_wbm_dat_o[10].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[11] <= wr_wbm_dat_o[11].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[12] <= wr_wbm_dat_o[12].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[13] <= wr_wbm_dat_o[13].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[14] <= wr_wbm_dat_o[14].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[15] <= wr_wbm_dat_o[15].DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_i[0] => rd_wbm_dat_i[0].DATAIN
wbm_dat_i[1] => rd_wbm_dat_i[1].DATAIN
wbm_dat_i[2] => rd_wbm_dat_i[2].DATAIN
wbm_dat_i[3] => rd_wbm_dat_i[3].DATAIN
wbm_dat_i[4] => rd_wbm_dat_i[4].DATAIN
wbm_dat_i[5] => rd_wbm_dat_i[5].DATAIN
wbm_dat_i[6] => rd_wbm_dat_i[6].DATAIN
wbm_dat_i[7] => rd_wbm_dat_i[7].DATAIN
wbm_dat_i[8] => rd_wbm_dat_i[8].DATAIN
wbm_dat_i[9] => rd_wbm_dat_i[9].DATAIN
wbm_dat_i[10] => rd_wbm_dat_i[10].DATAIN
wbm_dat_i[11] => rd_wbm_dat_i[11].DATAIN
wbm_dat_i[12] => rd_wbm_dat_i[12].DATAIN
wbm_dat_i[13] => rd_wbm_dat_i[13].DATAIN
wbm_dat_i[14] => rd_wbm_dat_i[14].DATAIN
wbm_dat_i[15] => rd_wbm_dat_i[15].DATAIN
wbm_stall_i => wr_wbm_stall_i.DATAB
wbm_stall_i => rd_wbm_stall_i.DATAB
wbm_err_i => wr_wbm_err_i.DATAB
wbm_err_i => rd_wbm_err_i.DATAB
wbm_ack_i => wr_wbm_ack_i.DATAB
wbm_ack_i => rd_wbm_ack_i.DATAB


|img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst
clk_sdram => altera_16to8_dc_ram:ram1_inst.wrclock
clk_sdram => restart_rd_flt.CLK
clk_sdram => init_rd_flt.CLK
clk_sdram => type_reg_wbm_d2[0].CLK
clk_sdram => type_reg_wbm_d2[1].CLK
clk_sdram => type_reg_wbm_d2[2].CLK
clk_sdram => type_reg_wbm_d2[3].CLK
clk_sdram => type_reg_wbm_d2[4].CLK
clk_sdram => type_reg_wbm_d2[5].CLK
clk_sdram => type_reg_wbm_d2[6].CLK
clk_sdram => type_reg_wbm_d2[7].CLK
clk_sdram => type_reg_wbm_d1[0].CLK
clk_sdram => type_reg_wbm_d1[1].CLK
clk_sdram => type_reg_wbm_d1[2].CLK
clk_sdram => type_reg_wbm_d1[3].CLK
clk_sdram => type_reg_wbm_d1[4].CLK
clk_sdram => type_reg_wbm_d1[5].CLK
clk_sdram => type_reg_wbm_d1[6].CLK
clk_sdram => type_reg_wbm_d1[7].CLK
clk_sdram => ram_words_in_d2[0].CLK
clk_sdram => ram_words_in_d2[1].CLK
clk_sdram => ram_words_in_d2[2].CLK
clk_sdram => ram_words_in_d2[3].CLK
clk_sdram => ram_words_in_d2[4].CLK
clk_sdram => ram_words_in_d2[5].CLK
clk_sdram => ram_words_in_d2[6].CLK
clk_sdram => ram_words_in_d2[7].CLK
clk_sdram => ram_words_in_d2[8].CLK
clk_sdram => ram_words_in_d1[0].CLK
clk_sdram => ram_words_in_d1[1].CLK
clk_sdram => ram_words_in_d1[2].CLK
clk_sdram => ram_words_in_d1[3].CLK
clk_sdram => ram_words_in_d1[4].CLK
clk_sdram => ram_words_in_d1[5].CLK
clk_sdram => ram_words_in_d1[6].CLK
clk_sdram => ram_words_in_d1[7].CLK
clk_sdram => ram_words_in_d1[8].CLK
clk_sdram => restart_rd_d4.CLK
clk_sdram => restart_rd_d3.CLK
clk_sdram => restart_rd_d2.CLK
clk_sdram => restart_rd_d1.CLK
clk_sdram => init_rd_d4.CLK
clk_sdram => init_rd_d3.CLK
clk_sdram => init_rd_d2.CLK
clk_sdram => init_rd_d1.CLK
clk_sdram => mem_ctrl_rd_wbm:wbm_inst.clk_i
clk_sys => altera_16to8_dc_ram:ram1_inst.rdclock
clk_sys => ram_ready_flt.CLK
clk_sys => rd_addr_reg_wbm_d2[0].CLK
clk_sys => rd_addr_reg_wbm_d2[1].CLK
clk_sys => rd_addr_reg_wbm_d2[2].CLK
clk_sys => rd_addr_reg_wbm_d2[3].CLK
clk_sys => rd_addr_reg_wbm_d2[4].CLK
clk_sys => rd_addr_reg_wbm_d2[5].CLK
clk_sys => rd_addr_reg_wbm_d2[6].CLK
clk_sys => rd_addr_reg_wbm_d2[7].CLK
clk_sys => rd_addr_reg_wbm_d2[8].CLK
clk_sys => rd_addr_reg_wbm_d2[9].CLK
clk_sys => rd_addr_reg_wbm_d2[10].CLK
clk_sys => rd_addr_reg_wbm_d2[11].CLK
clk_sys => rd_addr_reg_wbm_d2[12].CLK
clk_sys => rd_addr_reg_wbm_d2[13].CLK
clk_sys => rd_addr_reg_wbm_d2[14].CLK
clk_sys => rd_addr_reg_wbm_d2[15].CLK
clk_sys => rd_addr_reg_wbm_d2[16].CLK
clk_sys => rd_addr_reg_wbm_d2[17].CLK
clk_sys => rd_addr_reg_wbm_d2[18].CLK
clk_sys => rd_addr_reg_wbm_d2[19].CLK
clk_sys => rd_addr_reg_wbm_d2[20].CLK
clk_sys => rd_addr_reg_wbm_d2[21].CLK
clk_sys => rd_addr_reg_wbm_d1[0].CLK
clk_sys => rd_addr_reg_wbm_d1[1].CLK
clk_sys => rd_addr_reg_wbm_d1[2].CLK
clk_sys => rd_addr_reg_wbm_d1[3].CLK
clk_sys => rd_addr_reg_wbm_d1[4].CLK
clk_sys => rd_addr_reg_wbm_d1[5].CLK
clk_sys => rd_addr_reg_wbm_d1[6].CLK
clk_sys => rd_addr_reg_wbm_d1[7].CLK
clk_sys => rd_addr_reg_wbm_d1[8].CLK
clk_sys => rd_addr_reg_wbm_d1[9].CLK
clk_sys => rd_addr_reg_wbm_d1[10].CLK
clk_sys => rd_addr_reg_wbm_d1[11].CLK
clk_sys => rd_addr_reg_wbm_d1[12].CLK
clk_sys => rd_addr_reg_wbm_d1[13].CLK
clk_sys => rd_addr_reg_wbm_d1[14].CLK
clk_sys => rd_addr_reg_wbm_d1[15].CLK
clk_sys => rd_addr_reg_wbm_d1[16].CLK
clk_sys => rd_addr_reg_wbm_d1[17].CLK
clk_sys => rd_addr_reg_wbm_d1[18].CLK
clk_sys => rd_addr_reg_wbm_d1[19].CLK
clk_sys => rd_addr_reg_wbm_d1[20].CLK
clk_sys => rd_addr_reg_wbm_d1[21].CLK
clk_sys => ram_ready_d4.CLK
clk_sys => ram_ready_d3.CLK
clk_sys => ram_ready_d2.CLK
clk_sys => ram_ready_d1.CLK
clk_sys => rd_cnt_zero_d2.CLK
clk_sys => rd_cnt_zero_d1.CLK
clk_sys => wbm_busy_d2.CLK
clk_sys => wbm_busy_d1.CLK
clk_sys => mem_ctrl_rd_wbs:wbs_inst.clk_i
rst_sdram => mem_ctrl_rd_wbm:wbm_inst.rst
rst_sdram => type_reg_wbm_d2[0].ACLR
rst_sdram => type_reg_wbm_d2[1].ACLR
rst_sdram => type_reg_wbm_d2[2].ACLR
rst_sdram => type_reg_wbm_d2[3].ACLR
rst_sdram => type_reg_wbm_d2[4].ACLR
rst_sdram => type_reg_wbm_d2[5].ACLR
rst_sdram => type_reg_wbm_d2[6].ACLR
rst_sdram => type_reg_wbm_d2[7].ACLR
rst_sdram => type_reg_wbm_d1[0].ACLR
rst_sdram => type_reg_wbm_d1[1].ACLR
rst_sdram => type_reg_wbm_d1[2].ACLR
rst_sdram => type_reg_wbm_d1[3].ACLR
rst_sdram => type_reg_wbm_d1[4].ACLR
rst_sdram => type_reg_wbm_d1[5].ACLR
rst_sdram => type_reg_wbm_d1[6].ACLR
rst_sdram => type_reg_wbm_d1[7].ACLR
rst_sdram => ram_words_in_d2[0].ACLR
rst_sdram => ram_words_in_d2[1].ACLR
rst_sdram => ram_words_in_d2[2].ACLR
rst_sdram => ram_words_in_d2[3].ACLR
rst_sdram => ram_words_in_d2[4].ACLR
rst_sdram => ram_words_in_d2[5].ACLR
rst_sdram => ram_words_in_d2[6].ACLR
rst_sdram => ram_words_in_d2[7].ACLR
rst_sdram => ram_words_in_d2[8].ACLR
rst_sdram => ram_words_in_d1[0].ACLR
rst_sdram => ram_words_in_d1[1].ACLR
rst_sdram => ram_words_in_d1[2].ACLR
rst_sdram => ram_words_in_d1[3].ACLR
rst_sdram => ram_words_in_d1[4].ACLR
rst_sdram => ram_words_in_d1[5].ACLR
rst_sdram => ram_words_in_d1[6].ACLR
rst_sdram => ram_words_in_d1[7].ACLR
rst_sdram => ram_words_in_d1[8].ACLR
rst_sdram => restart_rd_d4.PRESET
rst_sdram => restart_rd_d3.PRESET
rst_sdram => restart_rd_d2.PRESET
rst_sdram => restart_rd_d1.PRESET
rst_sdram => init_rd_d4.ACLR
rst_sdram => init_rd_d3.ACLR
rst_sdram => init_rd_d2.ACLR
rst_sdram => init_rd_d1.ACLR
rst_sdram => ram_ready_flt.ACLR
rst_sdram => restart_rd_flt.ACLR
rst_sdram => init_rd_flt.ACLR
rst_sys => mem_ctrl_rd_wbs:wbs_inst.rst
rst_sys => rd_addr_reg_wbm_d2[0].ACLR
rst_sys => rd_addr_reg_wbm_d2[1].ACLR
rst_sys => rd_addr_reg_wbm_d2[2].ACLR
rst_sys => rd_addr_reg_wbm_d2[3].ACLR
rst_sys => rd_addr_reg_wbm_d2[4].ACLR
rst_sys => rd_addr_reg_wbm_d2[5].ACLR
rst_sys => rd_addr_reg_wbm_d2[6].ACLR
rst_sys => rd_addr_reg_wbm_d2[7].ACLR
rst_sys => rd_addr_reg_wbm_d2[8].ACLR
rst_sys => rd_addr_reg_wbm_d2[9].ACLR
rst_sys => rd_addr_reg_wbm_d2[10].ACLR
rst_sys => rd_addr_reg_wbm_d2[11].ACLR
rst_sys => rd_addr_reg_wbm_d2[12].ACLR
rst_sys => rd_addr_reg_wbm_d2[13].ACLR
rst_sys => rd_addr_reg_wbm_d2[14].ACLR
rst_sys => rd_addr_reg_wbm_d2[15].ACLR
rst_sys => rd_addr_reg_wbm_d2[16].ACLR
rst_sys => rd_addr_reg_wbm_d2[17].ACLR
rst_sys => rd_addr_reg_wbm_d2[18].ACLR
rst_sys => rd_addr_reg_wbm_d2[19].ACLR
rst_sys => rd_addr_reg_wbm_d2[20].ACLR
rst_sys => rd_addr_reg_wbm_d2[21].ACLR
rst_sys => rd_addr_reg_wbm_d1[0].ACLR
rst_sys => rd_addr_reg_wbm_d1[1].ACLR
rst_sys => rd_addr_reg_wbm_d1[2].ACLR
rst_sys => rd_addr_reg_wbm_d1[3].ACLR
rst_sys => rd_addr_reg_wbm_d1[4].ACLR
rst_sys => rd_addr_reg_wbm_d1[5].ACLR
rst_sys => rd_addr_reg_wbm_d1[6].ACLR
rst_sys => rd_addr_reg_wbm_d1[7].ACLR
rst_sys => rd_addr_reg_wbm_d1[8].ACLR
rst_sys => rd_addr_reg_wbm_d1[9].ACLR
rst_sys => rd_addr_reg_wbm_d1[10].ACLR
rst_sys => rd_addr_reg_wbm_d1[11].ACLR
rst_sys => rd_addr_reg_wbm_d1[12].ACLR
rst_sys => rd_addr_reg_wbm_d1[13].ACLR
rst_sys => rd_addr_reg_wbm_d1[14].ACLR
rst_sys => rd_addr_reg_wbm_d1[15].ACLR
rst_sys => rd_addr_reg_wbm_d1[16].ACLR
rst_sys => rd_addr_reg_wbm_d1[17].ACLR
rst_sys => rd_addr_reg_wbm_d1[18].ACLR
rst_sys => rd_addr_reg_wbm_d1[19].ACLR
rst_sys => rd_addr_reg_wbm_d1[20].ACLR
rst_sys => rd_addr_reg_wbm_d1[21].ACLR
rst_sys => ram_ready_d4.ACLR
rst_sys => ram_ready_d3.ACLR
rst_sys => ram_ready_d2.ACLR
rst_sys => ram_ready_d1.ACLR
rst_sys => rd_cnt_zero_d2.ACLR
rst_sys => rd_cnt_zero_d1.ACLR
rst_sys => wbm_busy_d2.PRESET
rst_sys => wbm_busy_d1.PRESET
wbs_adr_i[0] => mem_ctrl_rd_wbs:wbs_inst.wbs_adr_i[0]
wbs_adr_i[1] => mem_ctrl_rd_wbs:wbs_inst.wbs_adr_i[1]
wbs_adr_i[2] => mem_ctrl_rd_wbs:wbs_inst.wbs_adr_i[2]
wbs_adr_i[3] => mem_ctrl_rd_wbs:wbs_inst.wbs_adr_i[3]
wbs_adr_i[4] => mem_ctrl_rd_wbs:wbs_inst.wbs_adr_i[4]
wbs_adr_i[5] => mem_ctrl_rd_wbs:wbs_inst.wbs_adr_i[5]
wbs_adr_i[6] => mem_ctrl_rd_wbs:wbs_inst.wbs_adr_i[6]
wbs_adr_i[7] => mem_ctrl_rd_wbs:wbs_inst.wbs_adr_i[7]
wbs_adr_i[8] => mem_ctrl_rd_wbs:wbs_inst.wbs_adr_i[8]
wbs_adr_i[9] => mem_ctrl_rd_wbs:wbs_inst.wbs_adr_i[9]
wbs_tga_i[0] => mem_ctrl_rd_wbs:wbs_inst.wbs_tga_i[0]
wbs_tga_i[1] => mem_ctrl_rd_wbs:wbs_inst.wbs_tga_i[1]
wbs_tga_i[2] => mem_ctrl_rd_wbs:wbs_inst.wbs_tga_i[2]
wbs_tga_i[3] => mem_ctrl_rd_wbs:wbs_inst.wbs_tga_i[3]
wbs_tga_i[4] => mem_ctrl_rd_wbs:wbs_inst.wbs_tga_i[4]
wbs_tga_i[5] => mem_ctrl_rd_wbs:wbs_inst.wbs_tga_i[5]
wbs_tga_i[6] => mem_ctrl_rd_wbs:wbs_inst.wbs_tga_i[6]
wbs_tga_i[7] => mem_ctrl_rd_wbs:wbs_inst.wbs_tga_i[7]
wbs_tga_i[8] => mem_ctrl_rd_wbs:wbs_inst.wbs_tga_i[8]
wbs_tga_i[9] => mem_ctrl_rd_wbs:wbs_inst.wbs_tga_i[9]
wbs_cyc_i => mem_ctrl_rd_wbs:wbs_inst.wbs_cyc_i
wbs_tgc_i => mem_ctrl_rd_wbs:wbs_inst.wbs_tgc_i
wbs_stb_i => mem_ctrl_rd_wbs:wbs_inst.wbs_stb_i
wbs_dat_o[0] <= mem_ctrl_rd_wbs:wbs_inst.wbs_dat_o[0]
wbs_dat_o[1] <= mem_ctrl_rd_wbs:wbs_inst.wbs_dat_o[1]
wbs_dat_o[2] <= mem_ctrl_rd_wbs:wbs_inst.wbs_dat_o[2]
wbs_dat_o[3] <= mem_ctrl_rd_wbs:wbs_inst.wbs_dat_o[3]
wbs_dat_o[4] <= mem_ctrl_rd_wbs:wbs_inst.wbs_dat_o[4]
wbs_dat_o[5] <= mem_ctrl_rd_wbs:wbs_inst.wbs_dat_o[5]
wbs_dat_o[6] <= mem_ctrl_rd_wbs:wbs_inst.wbs_dat_o[6]
wbs_dat_o[7] <= mem_ctrl_rd_wbs:wbs_inst.wbs_dat_o[7]
wbs_stall_o <= mem_ctrl_rd_wbs:wbs_inst.wbs_stall_o
wbs_ack_o <= mem_ctrl_rd_wbs:wbs_inst.wbs_ack_o
wbs_err_o <= mem_ctrl_rd_wbs:wbs_inst.wbs_err_o
wbm_adr_o[0] <= mem_ctrl_rd_wbm:wbm_inst.wbm_adr_o[0]
wbm_adr_o[1] <= mem_ctrl_rd_wbm:wbm_inst.wbm_adr_o[1]
wbm_adr_o[2] <= mem_ctrl_rd_wbm:wbm_inst.wbm_adr_o[2]
wbm_adr_o[3] <= mem_ctrl_rd_wbm:wbm_inst.wbm_adr_o[3]
wbm_adr_o[4] <= mem_ctrl_rd_wbm:wbm_inst.wbm_adr_o[4]
wbm_adr_o[5] <= mem_ctrl_rd_wbm:wbm_inst.wbm_adr_o[5]
wbm_adr_o[6] <= mem_ctrl_rd_wbm:wbm_inst.wbm_adr_o[6]
wbm_adr_o[7] <= mem_ctrl_rd_wbm:wbm_inst.wbm_adr_o[7]
wbm_adr_o[8] <= mem_ctrl_rd_wbm:wbm_inst.wbm_adr_o[8]
wbm_adr_o[9] <= mem_ctrl_rd_wbm:wbm_inst.wbm_adr_o[9]
wbm_adr_o[10] <= mem_ctrl_rd_wbm:wbm_inst.wbm_adr_o[10]
wbm_adr_o[11] <= mem_ctrl_rd_wbm:wbm_inst.wbm_adr_o[11]
wbm_adr_o[12] <= mem_ctrl_rd_wbm:wbm_inst.wbm_adr_o[12]
wbm_adr_o[13] <= mem_ctrl_rd_wbm:wbm_inst.wbm_adr_o[13]
wbm_adr_o[14] <= mem_ctrl_rd_wbm:wbm_inst.wbm_adr_o[14]
wbm_adr_o[15] <= mem_ctrl_rd_wbm:wbm_inst.wbm_adr_o[15]
wbm_adr_o[16] <= mem_ctrl_rd_wbm:wbm_inst.wbm_adr_o[16]
wbm_adr_o[17] <= mem_ctrl_rd_wbm:wbm_inst.wbm_adr_o[17]
wbm_adr_o[18] <= mem_ctrl_rd_wbm:wbm_inst.wbm_adr_o[18]
wbm_adr_o[19] <= mem_ctrl_rd_wbm:wbm_inst.wbm_adr_o[19]
wbm_adr_o[20] <= mem_ctrl_rd_wbm:wbm_inst.wbm_adr_o[20]
wbm_adr_o[21] <= mem_ctrl_rd_wbm:wbm_inst.wbm_adr_o[21]
wbm_we_o <= mem_ctrl_rd_wbm:wbm_inst.wbm_we_o
wbm_tga_o[0] <= mem_ctrl_rd_wbm:wbm_inst.wbm_tga_o[0]
wbm_tga_o[1] <= mem_ctrl_rd_wbm:wbm_inst.wbm_tga_o[1]
wbm_tga_o[2] <= mem_ctrl_rd_wbm:wbm_inst.wbm_tga_o[2]
wbm_tga_o[3] <= mem_ctrl_rd_wbm:wbm_inst.wbm_tga_o[3]
wbm_tga_o[4] <= mem_ctrl_rd_wbm:wbm_inst.wbm_tga_o[4]
wbm_tga_o[5] <= mem_ctrl_rd_wbm:wbm_inst.wbm_tga_o[5]
wbm_tga_o[6] <= mem_ctrl_rd_wbm:wbm_inst.wbm_tga_o[6]
wbm_tga_o[7] <= mem_ctrl_rd_wbm:wbm_inst.wbm_tga_o[7]
wbm_cyc_o <= mem_ctrl_rd_wbm:wbm_inst.wbm_cyc_o
wbm_stb_o <= mem_ctrl_rd_wbm:wbm_inst.wbm_stb_o
wbm_dat_i[0] => mem_ctrl_rd_wbm:wbm_inst.wbm_dat_i[0]
wbm_dat_i[1] => mem_ctrl_rd_wbm:wbm_inst.wbm_dat_i[1]
wbm_dat_i[2] => mem_ctrl_rd_wbm:wbm_inst.wbm_dat_i[2]
wbm_dat_i[3] => mem_ctrl_rd_wbm:wbm_inst.wbm_dat_i[3]
wbm_dat_i[4] => mem_ctrl_rd_wbm:wbm_inst.wbm_dat_i[4]
wbm_dat_i[5] => mem_ctrl_rd_wbm:wbm_inst.wbm_dat_i[5]
wbm_dat_i[6] => mem_ctrl_rd_wbm:wbm_inst.wbm_dat_i[6]
wbm_dat_i[7] => mem_ctrl_rd_wbm:wbm_inst.wbm_dat_i[7]
wbm_dat_i[8] => mem_ctrl_rd_wbm:wbm_inst.wbm_dat_i[8]
wbm_dat_i[9] => mem_ctrl_rd_wbm:wbm_inst.wbm_dat_i[9]
wbm_dat_i[10] => mem_ctrl_rd_wbm:wbm_inst.wbm_dat_i[10]
wbm_dat_i[11] => mem_ctrl_rd_wbm:wbm_inst.wbm_dat_i[11]
wbm_dat_i[12] => mem_ctrl_rd_wbm:wbm_inst.wbm_dat_i[12]
wbm_dat_i[13] => mem_ctrl_rd_wbm:wbm_inst.wbm_dat_i[13]
wbm_dat_i[14] => mem_ctrl_rd_wbm:wbm_inst.wbm_dat_i[14]
wbm_dat_i[15] => mem_ctrl_rd_wbm:wbm_inst.wbm_dat_i[15]
wbm_stall_i => mem_ctrl_rd_wbm:wbm_inst.wbm_stall_i
wbm_err_i => mem_ctrl_rd_wbm:wbm_inst.wbm_err_i
wbm_ack_i => mem_ctrl_rd_wbm:wbm_inst.wbm_ack_i
arbiter_gnt => mem_ctrl_rd_wbm:wbm_inst.arbiter_gnt
arbiter_req <= mem_ctrl_rd_wbm:wbm_inst.arbiter_req
bank_val => mem_ctrl_rd_wbm:wbm_inst.bank_val
type_reg[0] => mem_ctrl_rd_wbs:wbs_inst.type_reg[0]
type_reg[1] => mem_ctrl_rd_wbs:wbs_inst.type_reg[1]
type_reg[2] => mem_ctrl_rd_wbs:wbs_inst.type_reg[2]
type_reg[3] => mem_ctrl_rd_wbs:wbs_inst.type_reg[3]
type_reg[4] => mem_ctrl_rd_wbs:wbs_inst.type_reg[4]
type_reg[5] => mem_ctrl_rd_wbs:wbs_inst.type_reg[5]
type_reg[6] => mem_ctrl_rd_wbs:wbs_inst.type_reg[6]
type_reg[7] => mem_ctrl_rd_wbs:wbs_inst.type_reg[7]
rd_addr_reg[0] => mem_ctrl_rd_wbs:wbs_inst.rd_addr_reg[0]
rd_addr_reg[1] => mem_ctrl_rd_wbs:wbs_inst.rd_addr_reg[1]
rd_addr_reg[2] => mem_ctrl_rd_wbs:wbs_inst.rd_addr_reg[2]
rd_addr_reg[3] => mem_ctrl_rd_wbs:wbs_inst.rd_addr_reg[3]
rd_addr_reg[4] => mem_ctrl_rd_wbs:wbs_inst.rd_addr_reg[4]
rd_addr_reg[5] => mem_ctrl_rd_wbs:wbs_inst.rd_addr_reg[5]
rd_addr_reg[6] => mem_ctrl_rd_wbs:wbs_inst.rd_addr_reg[6]
rd_addr_reg[7] => mem_ctrl_rd_wbs:wbs_inst.rd_addr_reg[7]
rd_addr_reg[8] => mem_ctrl_rd_wbs:wbs_inst.rd_addr_reg[8]
rd_addr_reg[9] => mem_ctrl_rd_wbs:wbs_inst.rd_addr_reg[9]
rd_addr_reg[10] => mem_ctrl_rd_wbs:wbs_inst.rd_addr_reg[10]
rd_addr_reg[11] => mem_ctrl_rd_wbs:wbs_inst.rd_addr_reg[11]
rd_addr_reg[12] => mem_ctrl_rd_wbs:wbs_inst.rd_addr_reg[12]
rd_addr_reg[13] => mem_ctrl_rd_wbs:wbs_inst.rd_addr_reg[13]
rd_addr_reg[14] => mem_ctrl_rd_wbs:wbs_inst.rd_addr_reg[14]
rd_addr_reg[15] => mem_ctrl_rd_wbs:wbs_inst.rd_addr_reg[15]
rd_addr_reg[16] => mem_ctrl_rd_wbs:wbs_inst.rd_addr_reg[16]
rd_addr_reg[17] => mem_ctrl_rd_wbs:wbs_inst.rd_addr_reg[17]
rd_addr_reg[18] => mem_ctrl_rd_wbs:wbs_inst.rd_addr_reg[18]
rd_addr_reg[19] => mem_ctrl_rd_wbs:wbs_inst.rd_addr_reg[19]
rd_addr_reg[20] => mem_ctrl_rd_wbs:wbs_inst.rd_addr_reg[20]
rd_addr_reg[21] => mem_ctrl_rd_wbs:wbs_inst.rd_addr_reg[21]
wr_cnt_val[0] => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_val[0]
wr_cnt_val[1] => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_val[1]
wr_cnt_val[2] => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_val[2]
wr_cnt_val[3] => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_val[3]
wr_cnt_val[4] => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_val[4]
wr_cnt_val[5] => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_val[5]
wr_cnt_val[6] => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_val[6]
wr_cnt_val[7] => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_val[7]
wr_cnt_val[8] => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_val[8]
wr_cnt_val[9] => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_val[9]
wr_cnt_val[10] => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_val[10]
wr_cnt_val[11] => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_val[11]
wr_cnt_val[12] => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_val[12]
wr_cnt_val[13] => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_val[13]
wr_cnt_en => mem_ctrl_rd_wbm:wbm_inst.wr_cnt_en
dbg_rd_bank <= mem_ctrl_rd_wbm:wbm_inst.dbg_rd_bank


|img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
rdaddress[8] => altsyncram:altsyncram_component.address_b[8]
rdaddress[9] => altsyncram:altsyncram_component.address_b[9]
rdclock => altsyncram:altsyncram_component.clock1
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wraddress[8] => altsyncram:altsyncram_component.address_a[8]
wrclock => altsyncram:altsyncram_component.clock0
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]


|img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component
wren_a => altsyncram_b4l1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_b4l1:auto_generated.data_a[0]
data_a[1] => altsyncram_b4l1:auto_generated.data_a[1]
data_a[2] => altsyncram_b4l1:auto_generated.data_a[2]
data_a[3] => altsyncram_b4l1:auto_generated.data_a[3]
data_a[4] => altsyncram_b4l1:auto_generated.data_a[4]
data_a[5] => altsyncram_b4l1:auto_generated.data_a[5]
data_a[6] => altsyncram_b4l1:auto_generated.data_a[6]
data_a[7] => altsyncram_b4l1:auto_generated.data_a[7]
data_a[8] => altsyncram_b4l1:auto_generated.data_a[8]
data_a[9] => altsyncram_b4l1:auto_generated.data_a[9]
data_a[10] => altsyncram_b4l1:auto_generated.data_a[10]
data_a[11] => altsyncram_b4l1:auto_generated.data_a[11]
data_a[12] => altsyncram_b4l1:auto_generated.data_a[12]
data_a[13] => altsyncram_b4l1:auto_generated.data_a[13]
data_a[14] => altsyncram_b4l1:auto_generated.data_a[14]
data_a[15] => altsyncram_b4l1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_b4l1:auto_generated.address_a[0]
address_a[1] => altsyncram_b4l1:auto_generated.address_a[1]
address_a[2] => altsyncram_b4l1:auto_generated.address_a[2]
address_a[3] => altsyncram_b4l1:auto_generated.address_a[3]
address_a[4] => altsyncram_b4l1:auto_generated.address_a[4]
address_a[5] => altsyncram_b4l1:auto_generated.address_a[5]
address_a[6] => altsyncram_b4l1:auto_generated.address_a[6]
address_a[7] => altsyncram_b4l1:auto_generated.address_a[7]
address_a[8] => altsyncram_b4l1:auto_generated.address_a[8]
address_b[0] => altsyncram_b4l1:auto_generated.address_b[0]
address_b[1] => altsyncram_b4l1:auto_generated.address_b[1]
address_b[2] => altsyncram_b4l1:auto_generated.address_b[2]
address_b[3] => altsyncram_b4l1:auto_generated.address_b[3]
address_b[4] => altsyncram_b4l1:auto_generated.address_b[4]
address_b[5] => altsyncram_b4l1:auto_generated.address_b[5]
address_b[6] => altsyncram_b4l1:auto_generated.address_b[6]
address_b[7] => altsyncram_b4l1:auto_generated.address_b[7]
address_b[8] => altsyncram_b4l1:auto_generated.address_b[8]
address_b[9] => altsyncram_b4l1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_b4l1:auto_generated.clock0
clock1 => altsyncram_b4l1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_b4l1:auto_generated.q_b[0]
q_b[1] <= altsyncram_b4l1:auto_generated.q_b[1]
q_b[2] <= altsyncram_b4l1:auto_generated.q_b[2]
q_b[3] <= altsyncram_b4l1:auto_generated.q_b[3]
q_b[4] <= altsyncram_b4l1:auto_generated.q_b[4]
q_b[5] <= altsyncram_b4l1:auto_generated.q_b[5]
q_b[6] <= altsyncram_b4l1:auto_generated.q_b[6]
q_b[7] <= altsyncram_b4l1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated
address_a[0] => altsyncram_t8l1:altsyncram1.address_b[0]
address_a[1] => altsyncram_t8l1:altsyncram1.address_b[1]
address_a[2] => altsyncram_t8l1:altsyncram1.address_b[2]
address_a[3] => altsyncram_t8l1:altsyncram1.address_b[3]
address_a[4] => altsyncram_t8l1:altsyncram1.address_b[4]
address_a[5] => altsyncram_t8l1:altsyncram1.address_b[5]
address_a[6] => altsyncram_t8l1:altsyncram1.address_b[6]
address_a[7] => altsyncram_t8l1:altsyncram1.address_b[7]
address_a[8] => altsyncram_t8l1:altsyncram1.address_b[8]
address_b[0] => altsyncram_t8l1:altsyncram1.address_a[0]
address_b[1] => altsyncram_t8l1:altsyncram1.address_a[1]
address_b[2] => altsyncram_t8l1:altsyncram1.address_a[2]
address_b[3] => altsyncram_t8l1:altsyncram1.address_a[3]
address_b[4] => altsyncram_t8l1:altsyncram1.address_a[4]
address_b[5] => altsyncram_t8l1:altsyncram1.address_a[5]
address_b[6] => altsyncram_t8l1:altsyncram1.address_a[6]
address_b[7] => altsyncram_t8l1:altsyncram1.address_a[7]
address_b[8] => altsyncram_t8l1:altsyncram1.address_a[8]
address_b[9] => altsyncram_t8l1:altsyncram1.address_a[9]
clock0 => altsyncram_t8l1:altsyncram1.clock1
clock1 => altsyncram_t8l1:altsyncram1.clock0
data_a[0] => altsyncram_t8l1:altsyncram1.data_b[0]
data_a[1] => altsyncram_t8l1:altsyncram1.data_b[1]
data_a[2] => altsyncram_t8l1:altsyncram1.data_b[2]
data_a[3] => altsyncram_t8l1:altsyncram1.data_b[3]
data_a[4] => altsyncram_t8l1:altsyncram1.data_b[4]
data_a[5] => altsyncram_t8l1:altsyncram1.data_b[5]
data_a[6] => altsyncram_t8l1:altsyncram1.data_b[6]
data_a[7] => altsyncram_t8l1:altsyncram1.data_b[7]
data_a[8] => altsyncram_t8l1:altsyncram1.data_b[8]
data_a[9] => altsyncram_t8l1:altsyncram1.data_b[9]
data_a[10] => altsyncram_t8l1:altsyncram1.data_b[10]
data_a[11] => altsyncram_t8l1:altsyncram1.data_b[11]
data_a[12] => altsyncram_t8l1:altsyncram1.data_b[12]
data_a[13] => altsyncram_t8l1:altsyncram1.data_b[13]
data_a[14] => altsyncram_t8l1:altsyncram1.data_b[14]
data_a[15] => altsyncram_t8l1:altsyncram1.data_b[15]
q_b[0] <= altsyncram_t8l1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_t8l1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_t8l1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_t8l1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_t8l1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_t8l1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_t8l1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_t8l1:altsyncram1.q_a[7]
wren_a => altsyncram_t8l1:altsyncram1.clocken1
wren_a => altsyncram_t8l1:altsyncram1.wren_b


|img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[9] => ram_block2a1.PORTAADDR9
address_a[9] => ram_block2a2.PORTAADDR9
address_a[9] => ram_block2a3.PORTAADDR9
address_a[9] => ram_block2a4.PORTAADDR9
address_a[9] => ram_block2a5.PORTAADDR9
address_a[9] => ram_block2a6.PORTAADDR9
address_a[9] => ram_block2a7.PORTAADDR9
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
data_b[8] => ram_block2a0.PORTBDATAIN1
data_b[9] => ram_block2a1.PORTBDATAIN1
data_b[10] => ram_block2a2.PORTBDATAIN1
data_b[11] => ram_block2a3.PORTBDATAIN1
data_b[12] => ram_block2a4.PORTBDATAIN1
data_b[13] => ram_block2a5.PORTBDATAIN1
data_b[14] => ram_block2a6.PORTBDATAIN1
data_b[15] => ram_block2a7.PORTBDATAIN1
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a0.PORTBDATAOUT1
q_b[9] <= ram_block2a1.PORTBDATAOUT1
q_b[10] <= ram_block2a2.PORTBDATAOUT1
q_b[11] <= ram_block2a3.PORTBDATAOUT1
q_b[12] <= ram_block2a4.PORTBDATAOUT1
q_b[13] <= ram_block2a5.PORTBDATAOUT1
q_b[14] <= ram_block2a6.PORTBDATAOUT1
q_b[15] <= ram_block2a7.PORTBDATAOUT1
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE


|img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst
clk_i => type_reg_wbm[0]~reg0.CLK
clk_i => type_reg_wbm[1]~reg0.CLK
clk_i => type_reg_wbm[2]~reg0.CLK
clk_i => type_reg_wbm[3]~reg0.CLK
clk_i => type_reg_wbm[4]~reg0.CLK
clk_i => type_reg_wbm[5]~reg0.CLK
clk_i => type_reg_wbm[6]~reg0.CLK
clk_i => type_reg_wbm[7]~reg0.CLK
clk_i => rd_addr_reg_wbm[0]~reg0.CLK
clk_i => rd_addr_reg_wbm[1]~reg0.CLK
clk_i => rd_addr_reg_wbm[2]~reg0.CLK
clk_i => rd_addr_reg_wbm[3]~reg0.CLK
clk_i => rd_addr_reg_wbm[4]~reg0.CLK
clk_i => rd_addr_reg_wbm[5]~reg0.CLK
clk_i => rd_addr_reg_wbm[6]~reg0.CLK
clk_i => rd_addr_reg_wbm[7]~reg0.CLK
clk_i => rd_addr_reg_wbm[8]~reg0.CLK
clk_i => rd_addr_reg_wbm[9]~reg0.CLK
clk_i => rd_addr_reg_wbm[10]~reg0.CLK
clk_i => rd_addr_reg_wbm[11]~reg0.CLK
clk_i => rd_addr_reg_wbm[12]~reg0.CLK
clk_i => rd_addr_reg_wbm[13]~reg0.CLK
clk_i => rd_addr_reg_wbm[14]~reg0.CLK
clk_i => rd_addr_reg_wbm[15]~reg0.CLK
clk_i => rd_addr_reg_wbm[16]~reg0.CLK
clk_i => rd_addr_reg_wbm[17]~reg0.CLK
clk_i => rd_addr_reg_wbm[18]~reg0.CLK
clk_i => rd_addr_reg_wbm[19]~reg0.CLK
clk_i => rd_addr_reg_wbm[20]~reg0.CLK
clk_i => rd_addr_reg_wbm[21]~reg0.CLK
clk_i => restart_i.CLK
clk_i => ack_o_sr.CLK
clk_i => ram_expect_adr[0].CLK
clk_i => ram_expect_adr[1].CLK
clk_i => ram_expect_adr[2].CLK
clk_i => ram_expect_adr[3].CLK
clk_i => ram_expect_adr[4].CLK
clk_i => ram_expect_adr[5].CLK
clk_i => ram_expect_adr[6].CLK
clk_i => ram_expect_adr[7].CLK
clk_i => ram_expect_adr[8].CLK
clk_i => ram_expect_adr[9].CLK
clk_i => ram_words_in[0]~reg0.CLK
clk_i => ram_words_in[1]~reg0.CLK
clk_i => ram_words_in[2]~reg0.CLK
clk_i => ram_words_in[3]~reg0.CLK
clk_i => ram_words_in[4]~reg0.CLK
clk_i => ram_words_in[5]~reg0.CLK
clk_i => ram_words_in[6]~reg0.CLK
clk_i => ram_words_in[7]~reg0.CLK
clk_i => ram_words_in[8]~reg0.CLK
clk_i => init_rd~reg0.CLK
clk_i => wbs_err_o~reg0.CLK
clk_i => wbs_stall_o_int.CLK
clk_i => wbs_cur_st~1.DATAIN
rst => type_reg_wbm[0]~reg0.ACLR
rst => type_reg_wbm[1]~reg0.ACLR
rst => type_reg_wbm[2]~reg0.ACLR
rst => type_reg_wbm[3]~reg0.ACLR
rst => type_reg_wbm[4]~reg0.ACLR
rst => type_reg_wbm[5]~reg0.ACLR
rst => type_reg_wbm[6]~reg0.ACLR
rst => type_reg_wbm[7]~reg0.ACLR
rst => rd_addr_reg_wbm[0]~reg0.ACLR
rst => rd_addr_reg_wbm[1]~reg0.ACLR
rst => rd_addr_reg_wbm[2]~reg0.ACLR
rst => rd_addr_reg_wbm[3]~reg0.ACLR
rst => rd_addr_reg_wbm[4]~reg0.ACLR
rst => rd_addr_reg_wbm[5]~reg0.ACLR
rst => rd_addr_reg_wbm[6]~reg0.ACLR
rst => rd_addr_reg_wbm[7]~reg0.ACLR
rst => rd_addr_reg_wbm[8]~reg0.ACLR
rst => rd_addr_reg_wbm[9]~reg0.ACLR
rst => rd_addr_reg_wbm[10]~reg0.ACLR
rst => rd_addr_reg_wbm[11]~reg0.ACLR
rst => rd_addr_reg_wbm[12]~reg0.ACLR
rst => rd_addr_reg_wbm[13]~reg0.ACLR
rst => rd_addr_reg_wbm[14]~reg0.ACLR
rst => rd_addr_reg_wbm[15]~reg0.ACLR
rst => rd_addr_reg_wbm[16]~reg0.ACLR
rst => rd_addr_reg_wbm[17]~reg0.ACLR
rst => rd_addr_reg_wbm[18]~reg0.ACLR
rst => rd_addr_reg_wbm[19]~reg0.ACLR
rst => rd_addr_reg_wbm[20]~reg0.ACLR
rst => rd_addr_reg_wbm[21]~reg0.ACLR
rst => wbs_stall_o_int.PRESET
rst => wbs_err_o~reg0.ACLR
rst => init_rd~reg0.ACLR
rst => restart_i.PRESET
rst => ram_words_in[0]~reg0.ACLR
rst => ram_words_in[1]~reg0.ACLR
rst => ram_words_in[2]~reg0.ACLR
rst => ram_words_in[3]~reg0.ACLR
rst => ram_words_in[4]~reg0.ACLR
rst => ram_words_in[5]~reg0.ACLR
rst => ram_words_in[6]~reg0.ACLR
rst => ram_words_in[7]~reg0.ACLR
rst => ram_words_in[8]~reg0.ACLR
rst => ram_expect_adr[0].ACLR
rst => ram_expect_adr[1].ACLR
rst => ram_expect_adr[2].ACLR
rst => ram_expect_adr[3].ACLR
rst => ram_expect_adr[4].ACLR
rst => ram_expect_adr[5].ACLR
rst => ram_expect_adr[6].ACLR
rst => ram_expect_adr[7].ACLR
rst => ram_expect_adr[8].ACLR
rst => ram_expect_adr[9].ACLR
rst => ack_o_sr.ACLR
rst => wbs_cur_st~3.DATAIN
wbs_adr_i[0] => Equal1.IN9
wbs_adr_i[1] => Equal1.IN8
wbs_adr_i[2] => Equal1.IN7
wbs_adr_i[3] => Equal1.IN6
wbs_adr_i[4] => Equal1.IN5
wbs_adr_i[5] => Equal1.IN4
wbs_adr_i[6] => Equal1.IN3
wbs_adr_i[7] => Equal1.IN2
wbs_adr_i[8] => Equal1.IN1
wbs_adr_i[9] => Equal1.IN0
wbs_tga_i[0] => ~NO_FANOUT~
wbs_tga_i[1] => ram_words_in[0]~reg0.DATAIN
wbs_tga_i[2] => ram_words_in[1]~reg0.DATAIN
wbs_tga_i[3] => ram_words_in[2]~reg0.DATAIN
wbs_tga_i[4] => ram_words_in[3]~reg0.DATAIN
wbs_tga_i[5] => ram_words_in[4]~reg0.DATAIN
wbs_tga_i[6] => ram_words_in[5]~reg0.DATAIN
wbs_tga_i[7] => ram_words_in[6]~reg0.DATAIN
wbs_tga_i[8] => ram_words_in[7]~reg0.DATAIN
wbs_tga_i[9] => ram_words_in[8]~reg0.DATAIN
wbs_cyc_i => wbs_ack_o.IN1
wbs_cyc_i => wbs_cur_st.OUTPUTSELECT
wbs_cyc_i => wbs_cur_st.OUTPUTSELECT
wbs_cyc_i => wbs_cur_st.OUTPUTSELECT
wbs_cyc_i => wbs_fsm_proc.IN0
wbs_cyc_i => Selector3.IN5
wbs_cyc_i => wbs_stall_o_int_proc.IN0
wbs_cyc_i => wbs_err_o.OUTPUTSELECT
wbs_cyc_i => ack_o_sr_proc.IN1
wbs_cyc_i => restart_i_proc.IN0
wbs_cyc_i => wbs_cur_st.OUTPUTSELECT
wbs_cyc_i => wbs_cur_st.OUTPUTSELECT
wbs_cyc_i => Selector0.IN3
wbs_cyc_i => wbs_cur_st.DATAB
wbs_tgc_i => restart_i_proc.IN1
wbs_stb_i => wbs_fsm_proc.IN1
wbs_stb_i => wbs_stall_o_int_proc.IN1
wbs_stb_i => wbs_err_o.OUTPUTSELECT
wbs_stb_i => ack_o_sr.DATAB
wbs_dat_o[0] <= ram_dout[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[1] <= ram_dout[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[2] <= ram_dout[2].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[3] <= ram_dout[3].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[4] <= ram_dout[4].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[5] <= ram_dout[5].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[6] <= ram_dout[6].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[7] <= ram_dout[7].DB_MAX_OUTPUT_PORT_TYPE
wbs_stall_o <= wbs_stall_o_int.DB_MAX_OUTPUT_PORT_TYPE
wbs_ack_o <= wbs_ack_o.DB_MAX_OUTPUT_PORT_TYPE
wbs_err_o <= wbs_err_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg[0] => wbs_fsm_proc.IN1
type_reg[0] => type_reg_wbm.DATAB
type_reg[0] => type_reg_wbm.DATAB
type_reg[1] => type_reg_wbm.DATAB
type_reg[1] => type_reg_wbm.DATAB
type_reg[2] => type_reg_wbm.DATAB
type_reg[2] => type_reg_wbm.DATAB
type_reg[3] => type_reg_wbm.DATAB
type_reg[3] => type_reg_wbm.DATAB
type_reg[4] => type_reg_wbm.DATAB
type_reg[4] => type_reg_wbm.DATAB
type_reg[5] => type_reg_wbm.DATAB
type_reg[5] => type_reg_wbm.DATAB
type_reg[6] => type_reg_wbm.DATAB
type_reg[6] => type_reg_wbm.DATAB
type_reg[7] => type_reg_wbm.DATAB
type_reg[7] => type_reg_wbm.DATAB
rd_addr_reg[0] => rd_addr_reg_wbm.DATAB
rd_addr_reg[0] => rd_addr_reg_wbm.DATAB
rd_addr_reg[1] => rd_addr_reg_wbm.DATAB
rd_addr_reg[1] => rd_addr_reg_wbm.DATAB
rd_addr_reg[2] => rd_addr_reg_wbm.DATAB
rd_addr_reg[2] => rd_addr_reg_wbm.DATAB
rd_addr_reg[3] => rd_addr_reg_wbm.DATAB
rd_addr_reg[3] => rd_addr_reg_wbm.DATAB
rd_addr_reg[4] => rd_addr_reg_wbm.DATAB
rd_addr_reg[4] => rd_addr_reg_wbm.DATAB
rd_addr_reg[5] => rd_addr_reg_wbm.DATAB
rd_addr_reg[5] => rd_addr_reg_wbm.DATAB
rd_addr_reg[6] => rd_addr_reg_wbm.DATAB
rd_addr_reg[6] => rd_addr_reg_wbm.DATAB
rd_addr_reg[7] => rd_addr_reg_wbm.DATAB
rd_addr_reg[7] => rd_addr_reg_wbm.DATAB
rd_addr_reg[8] => rd_addr_reg_wbm.DATAB
rd_addr_reg[8] => rd_addr_reg_wbm.DATAB
rd_addr_reg[9] => rd_addr_reg_wbm.DATAB
rd_addr_reg[9] => rd_addr_reg_wbm.DATAB
rd_addr_reg[10] => rd_addr_reg_wbm.DATAB
rd_addr_reg[10] => rd_addr_reg_wbm.DATAB
rd_addr_reg[11] => rd_addr_reg_wbm.DATAB
rd_addr_reg[11] => rd_addr_reg_wbm.DATAB
rd_addr_reg[12] => rd_addr_reg_wbm.DATAB
rd_addr_reg[12] => rd_addr_reg_wbm.DATAB
rd_addr_reg[13] => rd_addr_reg_wbm.DATAB
rd_addr_reg[13] => rd_addr_reg_wbm.DATAB
rd_addr_reg[14] => rd_addr_reg_wbm.DATAB
rd_addr_reg[14] => rd_addr_reg_wbm.DATAB
rd_addr_reg[15] => rd_addr_reg_wbm.DATAB
rd_addr_reg[15] => rd_addr_reg_wbm.DATAB
rd_addr_reg[16] => rd_addr_reg_wbm.DATAB
rd_addr_reg[16] => rd_addr_reg_wbm.DATAB
rd_addr_reg[17] => rd_addr_reg_wbm.DATAB
rd_addr_reg[17] => rd_addr_reg_wbm.DATAB
rd_addr_reg[18] => rd_addr_reg_wbm.DATAB
rd_addr_reg[18] => rd_addr_reg_wbm.DATAB
rd_addr_reg[19] => rd_addr_reg_wbm.DATAB
rd_addr_reg[19] => rd_addr_reg_wbm.DATAB
rd_addr_reg[20] => rd_addr_reg_wbm.DATAB
rd_addr_reg[20] => rd_addr_reg_wbm.DATAB
rd_addr_reg[21] => rd_addr_reg_wbm.DATAB
rd_addr_reg[21] => rd_addr_reg_wbm.DATAB
wbm_busy => wbs_fsm_proc.IN0
rd_cnt_zero => wbs_fsm_proc.IN1
ram_ready => wbs_cur_st.DATAA
ram_ready => wbs_cur_st.DATAA
type_reg_wbm[0] <= type_reg_wbm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg_wbm[1] <= type_reg_wbm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg_wbm[2] <= type_reg_wbm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg_wbm[3] <= type_reg_wbm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg_wbm[4] <= type_reg_wbm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg_wbm[5] <= type_reg_wbm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg_wbm[6] <= type_reg_wbm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg_wbm[7] <= type_reg_wbm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_reg_wbm[0] <= rd_addr_reg_wbm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_reg_wbm[1] <= rd_addr_reg_wbm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_reg_wbm[2] <= rd_addr_reg_wbm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_reg_wbm[3] <= rd_addr_reg_wbm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_reg_wbm[4] <= rd_addr_reg_wbm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_reg_wbm[5] <= rd_addr_reg_wbm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_reg_wbm[6] <= rd_addr_reg_wbm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_reg_wbm[7] <= rd_addr_reg_wbm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_reg_wbm[8] <= rd_addr_reg_wbm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_reg_wbm[9] <= rd_addr_reg_wbm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_reg_wbm[10] <= rd_addr_reg_wbm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_reg_wbm[11] <= rd_addr_reg_wbm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_reg_wbm[12] <= rd_addr_reg_wbm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_reg_wbm[13] <= rd_addr_reg_wbm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_reg_wbm[14] <= rd_addr_reg_wbm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_reg_wbm[15] <= rd_addr_reg_wbm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_reg_wbm[16] <= rd_addr_reg_wbm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_reg_wbm[17] <= rd_addr_reg_wbm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_reg_wbm[18] <= rd_addr_reg_wbm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_reg_wbm[19] <= rd_addr_reg_wbm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_reg_wbm[20] <= rd_addr_reg_wbm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_reg_wbm[21] <= rd_addr_reg_wbm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_rd <= init_rd~reg0.DB_MAX_OUTPUT_PORT_TYPE
restart_rd <= restart_i.DB_MAX_OUTPUT_PORT_TYPE
ram_words_in[0] <= ram_words_in[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_words_in[1] <= ram_words_in[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_words_in[2] <= ram_words_in[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_words_in[3] <= ram_words_in[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_words_in[4] <= ram_words_in[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_words_in[5] <= ram_words_in[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_words_in[6] <= ram_words_in[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_words_in[7] <= ram_words_in[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_words_in[8] <= ram_words_in[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_dout[0] => wbs_dat_o[0].DATAIN
ram_dout[1] => wbs_dat_o[1].DATAIN
ram_dout[2] => wbs_dat_o[2].DATAIN
ram_dout[3] => wbs_dat_o[3].DATAIN
ram_dout[4] => wbs_dat_o[4].DATAIN
ram_dout[5] => wbs_dat_o[5].DATAIN
ram_dout[6] => wbs_dat_o[6].DATAIN
ram_dout[7] => wbs_dat_o[7].DATAIN
ram_addr_out[0] <= ram_expect_adr[0].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[1] <= ram_expect_adr[1].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[2] <= ram_expect_adr[2].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[3] <= ram_expect_adr[3].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[4] <= ram_expect_adr[4].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[5] <= ram_expect_adr[5].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[6] <= ram_expect_adr[6].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[7] <= ram_expect_adr[7].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[8] <= ram_expect_adr[8].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_out[9] <= ram_expect_adr[9].DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst
clk_i => restart_rd_bool.CLK
clk_i => restart_rd_d1.CLK
clk_i => init_rd_bool.CLK
clk_i => init_rd_d1.CLK
clk_i => rd_cnt_zero~reg0.CLK
clk_i => release_arb_cnt[0].CLK
clk_i => release_arb_cnt[1].CLK
clk_i => release_arb_cnt[2].CLK
clk_i => release_arb_cnt[3].CLK
clk_i => release_arb_cnt[4].CLK
clk_i => release_arb_cnt[5].CLK
clk_i => release_arb_cnt[6].CLK
clk_i => release_arb_cnt[7].CLK
clk_i => release_arb_cnt[8].CLK
clk_i => release_arb_cnt[9].CLK
clk_i => release_arb_cnt[10].CLK
clk_i => release_arb_cnt[11].CLK
clk_i => release_arb_cnt[12].CLK
clk_i => wbm_busy~reg0.CLK
clk_i => first_rx_bool.CLK
clk_i => ram_ready~reg0.CLK
clk_i => ram_ready_sr[0].CLK
clk_i => ram_ready_sr[1].CLK
clk_i => ram_ready_sr[2].CLK
clk_i => ram_ready_sr[3].CLK
clk_i => ram_ready_sr[4].CLK
clk_i => ram_delay_cnt[0].CLK
clk_i => ram_delay_cnt[1].CLK
clk_i => ram_delay_cnt[2].CLK
clk_i => ram_delay_cnt[3].CLK
clk_i => ram_ready_i.CLK
clk_i => err_i_status.CLK
clk_i => rd_cnt[0].CLK
clk_i => rd_cnt[1].CLK
clk_i => rd_cnt[2].CLK
clk_i => rd_cnt[3].CLK
clk_i => rd_cnt[4].CLK
clk_i => rd_cnt[5].CLK
clk_i => rd_cnt[6].CLK
clk_i => rd_cnt[7].CLK
clk_i => rd_cnt[8].CLK
clk_i => rd_cnt[9].CLK
clk_i => rd_cnt[10].CLK
clk_i => rd_cnt[11].CLK
clk_i => rd_cnt[12].CLK
clk_i => rd_cnt[13].CLK
clk_i => neg_cyc_bool.CLK
clk_i => ack_i_cnt[0].CLK
clk_i => ack_i_cnt[1].CLK
clk_i => ack_i_cnt[2].CLK
clk_i => ack_i_cnt[3].CLK
clk_i => ack_i_cnt[4].CLK
clk_i => ack_i_cnt[5].CLK
clk_i => ack_i_cnt[6].CLK
clk_i => ack_i_cnt[7].CLK
clk_i => ack_i_cnt[8].CLK
clk_i => arbiter_req~reg0.CLK
clk_i => rd_cnt_i[0].CLK
clk_i => rd_cnt_i[1].CLK
clk_i => rd_cnt_i[2].CLK
clk_i => rd_cnt_i[3].CLK
clk_i => rd_cnt_i[4].CLK
clk_i => rd_cnt_i[5].CLK
clk_i => rd_cnt_i[6].CLK
clk_i => rd_cnt_i[7].CLK
clk_i => rd_cnt_i[8].CLK
clk_i => rd_cnt_i[9].CLK
clk_i => rd_cnt_i[10].CLK
clk_i => rd_cnt_i[11].CLK
clk_i => rd_cnt_i[12].CLK
clk_i => rd_cnt_i[13].CLK
clk_i => addr_pipe[0].CLK
clk_i => addr_pipe[1].CLK
clk_i => addr_pipe[2].CLK
clk_i => addr_pipe[3].CLK
clk_i => addr_pipe[4].CLK
clk_i => addr_pipe[5].CLK
clk_i => addr_pipe[6].CLK
clk_i => addr_pipe[7].CLK
clk_i => dat_1st_bool.CLK
clk_i => ram_words_cnt[0].CLK
clk_i => ram_words_cnt[1].CLK
clk_i => ram_words_cnt[2].CLK
clk_i => ram_words_cnt[3].CLK
clk_i => ram_words_cnt[4].CLK
clk_i => ram_words_cnt[5].CLK
clk_i => ram_words_cnt[6].CLK
clk_i => ram_words_cnt[7].CLK
clk_i => ram_words_cnt[8].CLK
clk_i => wbm_stb_internal.CLK
clk_i => wbm_cyc_internal.CLK
clk_i => ram_words_left[0].CLK
clk_i => ram_words_left[1].CLK
clk_i => ram_words_left[2].CLK
clk_i => ram_words_left[3].CLK
clk_i => ram_words_left[4].CLK
clk_i => ram_words_left[5].CLK
clk_i => ram_words_left[6].CLK
clk_i => ram_words_left[7].CLK
clk_i => ram_words_left[8].CLK
clk_i => ram_addr_in_i[0].CLK
clk_i => ram_addr_in_i[1].CLK
clk_i => ram_addr_in_i[2].CLK
clk_i => ram_addr_in_i[3].CLK
clk_i => ram_addr_in_i[4].CLK
clk_i => ram_addr_in_i[5].CLK
clk_i => ram_addr_in_i[6].CLK
clk_i => ram_addr_in_i[7].CLK
clk_i => ram_addr_in_i[8].CLK
clk_i => cur_rd_addr[0].CLK
clk_i => cur_rd_addr[1].CLK
clk_i => cur_rd_addr[2].CLK
clk_i => cur_rd_addr[3].CLK
clk_i => cur_rd_addr[4].CLK
clk_i => cur_rd_addr[5].CLK
clk_i => cur_rd_addr[6].CLK
clk_i => cur_rd_addr[7].CLK
clk_i => cur_rd_addr[8].CLK
clk_i => cur_rd_addr[9].CLK
clk_i => cur_rd_addr[10].CLK
clk_i => cur_rd_addr[11].CLK
clk_i => cur_rd_addr[12].CLK
clk_i => cur_rd_addr[13].CLK
clk_i => cur_rd_addr[14].CLK
clk_i => cur_rd_addr[15].CLK
clk_i => cur_rd_addr[16].CLK
clk_i => cur_rd_addr[17].CLK
clk_i => cur_rd_addr[18].CLK
clk_i => cur_rd_addr[19].CLK
clk_i => cur_rd_addr[20].CLK
clk_i => cur_rd_addr[21].CLK
clk_i => wbm_tga_o[0]~reg0.CLK
clk_i => wbm_tga_o[1]~reg0.CLK
clk_i => wbm_tga_o[2]~reg0.CLK
clk_i => wbm_tga_o[3]~reg0.CLK
clk_i => wbm_tga_o[4]~reg0.CLK
clk_i => wbm_tga_o[5]~reg0.CLK
clk_i => wbm_tga_o[6]~reg0.CLK
clk_i => wbm_tga_o[7]~reg0.CLK
clk_i => wbm_cur_st~1.DATAIN
rst => addr_pipe[0].ACLR
rst => addr_pipe[1].ACLR
rst => addr_pipe[2].ACLR
rst => addr_pipe[3].ACLR
rst => addr_pipe[4].ACLR
rst => addr_pipe[5].ACLR
rst => addr_pipe[6].ACLR
rst => addr_pipe[7].ACLR
rst => dat_1st_bool.PRESET
rst => ram_words_cnt[0].ACLR
rst => ram_words_cnt[1].ACLR
rst => ram_words_cnt[2].ACLR
rst => ram_words_cnt[3].ACLR
rst => ram_words_cnt[4].ACLR
rst => ram_words_cnt[5].ACLR
rst => ram_words_cnt[6].ACLR
rst => ram_words_cnt[7].ACLR
rst => ram_words_cnt[8].ACLR
rst => wbm_stb_internal.ACLR
rst => wbm_cyc_internal.ACLR
rst => ram_words_left[0].ACLR
rst => ram_words_left[1].ACLR
rst => ram_words_left[2].ACLR
rst => ram_words_left[3].ACLR
rst => ram_words_left[4].ACLR
rst => ram_words_left[5].ACLR
rst => ram_words_left[6].ACLR
rst => ram_words_left[7].ACLR
rst => ram_words_left[8].ACLR
rst => ram_addr_in_i[0].ACLR
rst => ram_addr_in_i[1].ACLR
rst => ram_addr_in_i[2].ACLR
rst => ram_addr_in_i[3].ACLR
rst => ram_addr_in_i[4].ACLR
rst => ram_addr_in_i[5].ACLR
rst => ram_addr_in_i[6].ACLR
rst => ram_addr_in_i[7].ACLR
rst => ram_addr_in_i[8].ACLR
rst => cur_rd_addr[0].ACLR
rst => cur_rd_addr[1].ACLR
rst => cur_rd_addr[2].ACLR
rst => cur_rd_addr[3].ACLR
rst => cur_rd_addr[4].ACLR
rst => cur_rd_addr[5].ACLR
rst => cur_rd_addr[6].ACLR
rst => cur_rd_addr[7].ACLR
rst => cur_rd_addr[8].ACLR
rst => cur_rd_addr[9].ACLR
rst => cur_rd_addr[10].ACLR
rst => cur_rd_addr[11].ACLR
rst => cur_rd_addr[12].ACLR
rst => cur_rd_addr[13].ACLR
rst => cur_rd_addr[14].ACLR
rst => cur_rd_addr[15].ACLR
rst => cur_rd_addr[16].ACLR
rst => cur_rd_addr[17].ACLR
rst => cur_rd_addr[18].ACLR
rst => cur_rd_addr[19].ACLR
rst => cur_rd_addr[20].ACLR
rst => cur_rd_addr[21].ACLR
rst => wbm_tga_o[0]~reg0.ACLR
rst => wbm_tga_o[1]~reg0.ACLR
rst => wbm_tga_o[2]~reg0.ACLR
rst => wbm_tga_o[3]~reg0.ACLR
rst => wbm_tga_o[4]~reg0.ACLR
rst => wbm_tga_o[5]~reg0.ACLR
rst => wbm_tga_o[6]~reg0.ACLR
rst => wbm_tga_o[7]~reg0.ACLR
rst => wbm_busy~reg0.PRESET
rst => rd_cnt_zero~reg0.PRESET
rst => ram_ready~reg0.ACLR
rst => arbiter_req~reg0.ACLR
rst => rd_cnt_i[0].ACLR
rst => rd_cnt_i[1].ACLR
rst => rd_cnt_i[2].ACLR
rst => rd_cnt_i[3].ACLR
rst => rd_cnt_i[4].ACLR
rst => rd_cnt_i[5].ACLR
rst => rd_cnt_i[6].ACLR
rst => rd_cnt_i[7].ACLR
rst => rd_cnt_i[8].ACLR
rst => rd_cnt_i[9].ACLR
rst => rd_cnt_i[10].ACLR
rst => rd_cnt_i[11].ACLR
rst => rd_cnt_i[12].ACLR
rst => rd_cnt_i[13].ACLR
rst => neg_cyc_bool.ACLR
rst => ack_i_cnt[0].ACLR
rst => ack_i_cnt[1].ACLR
rst => ack_i_cnt[2].ACLR
rst => ack_i_cnt[3].ACLR
rst => ack_i_cnt[4].ACLR
rst => ack_i_cnt[5].ACLR
rst => ack_i_cnt[6].ACLR
rst => ack_i_cnt[7].ACLR
rst => ack_i_cnt[8].ACLR
rst => rd_cnt[0].ACLR
rst => rd_cnt[1].ACLR
rst => rd_cnt[2].ACLR
rst => rd_cnt[3].ACLR
rst => rd_cnt[4].ACLR
rst => rd_cnt[5].ACLR
rst => rd_cnt[6].ACLR
rst => rd_cnt[7].ACLR
rst => rd_cnt[8].ACLR
rst => rd_cnt[9].ACLR
rst => rd_cnt[10].ACLR
rst => rd_cnt[11].ACLR
rst => rd_cnt[12].ACLR
rst => rd_cnt[13].ACLR
rst => err_i_status.ACLR
rst => ram_delay_cnt[0].ACLR
rst => ram_delay_cnt[1].ACLR
rst => ram_delay_cnt[2].ACLR
rst => ram_delay_cnt[3].ACLR
rst => ram_ready_i.ACLR
rst => ram_ready_sr[0].ACLR
rst => ram_ready_sr[1].ACLR
rst => ram_ready_sr[2].ACLR
rst => ram_ready_sr[3].ACLR
rst => ram_ready_sr[4].ACLR
rst => first_rx_bool.PRESET
rst => restart_rd_bool.ACLR
rst => restart_rd_d1.ACLR
rst => release_arb_cnt[0].ACLR
rst => release_arb_cnt[1].ACLR
rst => release_arb_cnt[2].ACLR
rst => release_arb_cnt[3].ACLR
rst => release_arb_cnt[4].ACLR
rst => release_arb_cnt[5].PRESET
rst => release_arb_cnt[6].PRESET
rst => release_arb_cnt[7].ACLR
rst => release_arb_cnt[8].PRESET
rst => release_arb_cnt[9].ACLR
rst => release_arb_cnt[10].PRESET
rst => release_arb_cnt[11].ACLR
rst => release_arb_cnt[12].ACLR
rst => init_rd_bool.ACLR
rst => init_rd_d1.ACLR
rst => wbm_cur_st~3.DATAIN
wbm_adr_o[0] <= cur_rd_addr[0].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[1] <= cur_rd_addr[1].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[2] <= cur_rd_addr[2].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[3] <= cur_rd_addr[3].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[4] <= cur_rd_addr[4].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[5] <= cur_rd_addr[5].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[6] <= cur_rd_addr[6].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[7] <= cur_rd_addr[7].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[8] <= cur_rd_addr[8].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[9] <= cur_rd_addr[9].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[10] <= cur_rd_addr[10].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[11] <= cur_rd_addr[11].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[12] <= cur_rd_addr[12].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[13] <= cur_rd_addr[13].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[14] <= cur_rd_addr[14].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[15] <= cur_rd_addr[15].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[16] <= cur_rd_addr[16].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[17] <= cur_rd_addr[17].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[18] <= cur_rd_addr[18].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[19] <= cur_rd_addr[19].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[20] <= type_reg[0].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[21] <= cur_rd_addr[21].DB_MAX_OUTPUT_PORT_TYPE
wbm_we_o <= <GND>
wbm_tga_o[0] <= wbm_tga_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[1] <= wbm_tga_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[2] <= wbm_tga_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[3] <= wbm_tga_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[4] <= wbm_tga_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[5] <= wbm_tga_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[6] <= wbm_tga_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[7] <= wbm_tga_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_cyc_o <= wbm_cyc_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_stb_o <= wbm_stb_internal.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_i[0] => ram_data_in[0].DATAIN
wbm_dat_i[1] => ram_data_in[1].DATAIN
wbm_dat_i[2] => ram_data_in[2].DATAIN
wbm_dat_i[3] => ram_data_in[3].DATAIN
wbm_dat_i[4] => ram_data_in[4].DATAIN
wbm_dat_i[5] => ram_data_in[5].DATAIN
wbm_dat_i[6] => ram_data_in[6].DATAIN
wbm_dat_i[7] => ram_data_in[7].DATAIN
wbm_dat_i[8] => ram_data_in[8].DATAIN
wbm_dat_i[9] => ram_data_in[9].DATAIN
wbm_dat_i[10] => ram_data_in[10].DATAIN
wbm_dat_i[11] => ram_data_in[11].DATAIN
wbm_dat_i[12] => ram_data_in[12].DATAIN
wbm_dat_i[13] => ram_data_in[13].DATAIN
wbm_dat_i[14] => ram_data_in[14].DATAIN
wbm_dat_i[15] => ram_data_in[15].DATAIN
wbm_stall_i => wbm_stb_internal.OUTPUTSELECT
wbm_stall_i => ram_addr_in_i.OUTPUTSELECT
wbm_stall_i => ram_addr_in_i.OUTPUTSELECT
wbm_stall_i => ram_addr_in_i.OUTPUTSELECT
wbm_stall_i => ram_addr_in_i.OUTPUTSELECT
wbm_stall_i => ram_addr_in_i.OUTPUTSELECT
wbm_stall_i => ram_addr_in_i.OUTPUTSELECT
wbm_stall_i => ram_addr_in_i.OUTPUTSELECT
wbm_stall_i => ram_addr_in_i.OUTPUTSELECT
wbm_stall_i => ram_addr_in_i.OUTPUTSELECT
wbm_stall_i => dat_1st_bool.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_cnt.OUTPUTSELECT
wbm_stall_i => ram_words_cnt.OUTPUTSELECT
wbm_stall_i => ram_words_cnt.OUTPUTSELECT
wbm_stall_i => ram_words_cnt.OUTPUTSELECT
wbm_stall_i => ram_words_cnt.OUTPUTSELECT
wbm_stall_i => ram_words_cnt.OUTPUTSELECT
wbm_stall_i => ram_words_cnt.OUTPUTSELECT
wbm_stall_i => ram_words_cnt.OUTPUTSELECT
wbm_stall_i => ram_words_cnt.OUTPUTSELECT
wbm_err_i => err_i_status.IN1
wbm_ack_i => ram_addr_in_i.OUTPUTSELECT
wbm_ack_i => ram_addr_in_i.OUTPUTSELECT
wbm_ack_i => ram_addr_in_i.OUTPUTSELECT
wbm_ack_i => ram_addr_in_i.OUTPUTSELECT
wbm_ack_i => ram_addr_in_i.OUTPUTSELECT
wbm_ack_i => ram_addr_in_i.OUTPUTSELECT
wbm_ack_i => ram_addr_in_i.OUTPUTSELECT
wbm_ack_i => ram_addr_in_i.OUTPUTSELECT
wbm_ack_i => ram_addr_in_i.OUTPUTSELECT
wbm_ack_i => rd_cnt_i_proc.IN1
wbm_ack_i => ack_i_cnt_proc.IN1
wbm_ack_i => ram_din_valid.DATAIN
wbm_busy <= wbm_busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_cnt_zero <= rd_cnt_zero~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_ready <= ram_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_rd => init_rd_d1_proc.IN1
init_rd => init_rd_d1.DATAIN
restart_rd => restart_rd_d1_proc.IN1
restart_rd => restart_rd_d1.DATAIN
ram_words_in[0] => LessThan1.IN10
ram_words_in[0] => wbm_tga_o.DATAA
ram_words_in[0] => Selector36.IN2
ram_words_in[1] => LessThan1.IN9
ram_words_in[1] => wbm_tga_o.DATAA
ram_words_in[1] => Selector35.IN2
ram_words_in[2] => LessThan1.IN8
ram_words_in[2] => wbm_tga_o.DATAA
ram_words_in[2] => Selector34.IN2
ram_words_in[3] => LessThan1.IN7
ram_words_in[3] => wbm_tga_o.DATAA
ram_words_in[3] => Selector33.IN2
ram_words_in[4] => LessThan1.IN6
ram_words_in[4] => wbm_tga_o.DATAA
ram_words_in[4] => Selector32.IN2
ram_words_in[5] => LessThan1.IN5
ram_words_in[5] => wbm_tga_o.DATAA
ram_words_in[5] => Selector31.IN2
ram_words_in[6] => LessThan1.IN4
ram_words_in[6] => wbm_tga_o.DATAA
ram_words_in[6] => Selector30.IN2
ram_words_in[7] => LessThan1.IN3
ram_words_in[7] => wbm_tga_o.DATAA
ram_words_in[7] => Selector29.IN2
ram_words_in[8] => LessThan1.IN2
ram_words_in[8] => ram_words_cnt.DATAA
ram_words_in[8] => Selector28.IN2
ram_addr_in[0] <= ram_addr_in_i[0].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[1] <= ram_addr_in_i[1].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[2] <= ram_addr_in_i[2].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[3] <= ram_addr_in_i[3].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[4] <= ram_addr_in_i[4].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[5] <= ram_addr_in_i[5].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[6] <= ram_addr_in_i[6].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[7] <= ram_addr_in_i[7].DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[8] <= ram_addr_in_i[8].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[0] <= wbm_dat_i[0].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[1] <= wbm_dat_i[1].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[2] <= wbm_dat_i[2].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[3] <= wbm_dat_i[3].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[4] <= wbm_dat_i[4].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[5] <= wbm_dat_i[5].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[6] <= wbm_dat_i[6].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[7] <= wbm_dat_i[7].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[8] <= wbm_dat_i[8].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[9] <= wbm_dat_i[9].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[10] <= wbm_dat_i[10].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[11] <= wbm_dat_i[11].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[12] <= wbm_dat_i[12].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[13] <= wbm_dat_i[13].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[14] <= wbm_dat_i[14].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[15] <= wbm_dat_i[15].DB_MAX_OUTPUT_PORT_TYPE
ram_din_valid <= wbm_ack_i.DB_MAX_OUTPUT_PORT_TYPE
arbiter_gnt => wbm_cur_st.DATAA
arbiter_gnt => wbm_cyc_internal.DATAA
arbiter_gnt => wbm_stb_internal.DATAA
arbiter_gnt => dat_1st_bool.OUTPUTSELECT
arbiter_gnt => ram_words_cnt.OUTPUTSELECT
arbiter_gnt => ram_words_cnt.OUTPUTSELECT
arbiter_gnt => ram_words_cnt.OUTPUTSELECT
arbiter_gnt => ram_words_cnt.OUTPUTSELECT
arbiter_gnt => ram_words_cnt.OUTPUTSELECT
arbiter_gnt => ram_words_cnt.OUTPUTSELECT
arbiter_gnt => ram_words_cnt.OUTPUTSELECT
arbiter_gnt => ram_words_cnt.OUTPUTSELECT
arbiter_gnt => ram_words_cnt.OUTPUTSELECT
arbiter_gnt => wbm_tga_o.OUTPUTSELECT
arbiter_gnt => wbm_tga_o.OUTPUTSELECT
arbiter_gnt => wbm_tga_o.OUTPUTSELECT
arbiter_gnt => wbm_tga_o.OUTPUTSELECT
arbiter_gnt => wbm_tga_o.OUTPUTSELECT
arbiter_gnt => wbm_tga_o.OUTPUTSELECT
arbiter_gnt => wbm_tga_o.OUTPUTSELECT
arbiter_gnt => wbm_tga_o.OUTPUTSELECT
arbiter_gnt => wbm_cur_st.DATAA
arbiter_req <= arbiter_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
bank_val => Selector42.IN3
type_reg[0] => wbm_cur_st.DATAB
type_reg[0] => cur_rd_addr.OUTPUTSELECT
type_reg[0] => cur_rd_addr.OUTPUTSELECT
type_reg[0] => cur_rd_addr.OUTPUTSELECT
type_reg[0] => cur_rd_addr.OUTPUTSELECT
type_reg[0] => cur_rd_addr.OUTPUTSELECT
type_reg[0] => cur_rd_addr.OUTPUTSELECT
type_reg[0] => cur_rd_addr.OUTPUTSELECT
type_reg[0] => cur_rd_addr.OUTPUTSELECT
type_reg[0] => cur_rd_addr.OUTPUTSELECT
type_reg[0] => cur_rd_addr.OUTPUTSELECT
type_reg[0] => cur_rd_addr.OUTPUTSELECT
type_reg[0] => cur_rd_addr.OUTPUTSELECT
type_reg[0] => cur_rd_addr.OUTPUTSELECT
type_reg[0] => cur_rd_addr.OUTPUTSELECT
type_reg[0] => cur_rd_addr.OUTPUTSELECT
type_reg[0] => cur_rd_addr.OUTPUTSELECT
type_reg[0] => cur_rd_addr.OUTPUTSELECT
type_reg[0] => cur_rd_addr.OUTPUTSELECT
type_reg[0] => cur_rd_addr.OUTPUTSELECT
type_reg[0] => cur_rd_addr.OUTPUTSELECT
type_reg[0] => cur_rd_addr.OUTPUTSELECT
type_reg[0] => cur_rd_addr.OUTPUTSELECT
type_reg[0] => addr_pipe.OUTPUTSELECT
type_reg[0] => addr_pipe.OUTPUTSELECT
type_reg[0] => addr_pipe.OUTPUTSELECT
type_reg[0] => addr_pipe.OUTPUTSELECT
type_reg[0] => addr_pipe.OUTPUTSELECT
type_reg[0] => addr_pipe.OUTPUTSELECT
type_reg[0] => addr_pipe.OUTPUTSELECT
type_reg[0] => addr_pipe.OUTPUTSELECT
type_reg[0] => ram_words_cnt.OUTPUTSELECT
type_reg[0] => wbm_tga_o.OUTPUTSELECT
type_reg[0] => wbm_tga_o.OUTPUTSELECT
type_reg[0] => wbm_tga_o.OUTPUTSELECT
type_reg[0] => wbm_tga_o.OUTPUTSELECT
type_reg[0] => wbm_tga_o.OUTPUTSELECT
type_reg[0] => wbm_tga_o.OUTPUTSELECT
type_reg[0] => wbm_tga_o.OUTPUTSELECT
type_reg[0] => wbm_tga_o.OUTPUTSELECT
type_reg[0] => ram_words_cnt.OUTPUTSELECT
type_reg[0] => wbm_tga_o.OUTPUTSELECT
type_reg[0] => wbm_tga_o.OUTPUTSELECT
type_reg[0] => wbm_tga_o.OUTPUTSELECT
type_reg[0] => wbm_tga_o.OUTPUTSELECT
type_reg[0] => wbm_tga_o.OUTPUTSELECT
type_reg[0] => wbm_tga_o.OUTPUTSELECT
type_reg[0] => wbm_tga_o.OUTPUTSELECT
type_reg[0] => wbm_tga_o.OUTPUTSELECT
type_reg[0] => wbm_cur_st.DATAB
type_reg[0] => wbm_adr_o[20].DATAIN
type_reg[1] => ~NO_FANOUT~
type_reg[2] => ~NO_FANOUT~
type_reg[3] => ~NO_FANOUT~
type_reg[4] => ~NO_FANOUT~
type_reg[5] => ~NO_FANOUT~
type_reg[6] => ~NO_FANOUT~
type_reg[7] => ~NO_FANOUT~
rd_addr_reg[0] => cur_rd_addr.DATAA
rd_addr_reg[0] => addr_pipe.DATAA
rd_addr_reg[1] => cur_rd_addr.DATAA
rd_addr_reg[1] => addr_pipe.DATAA
rd_addr_reg[2] => cur_rd_addr.DATAA
rd_addr_reg[2] => addr_pipe.DATAA
rd_addr_reg[3] => cur_rd_addr.DATAA
rd_addr_reg[3] => addr_pipe.DATAA
rd_addr_reg[4] => cur_rd_addr.DATAA
rd_addr_reg[4] => addr_pipe.DATAA
rd_addr_reg[5] => cur_rd_addr.DATAA
rd_addr_reg[5] => addr_pipe.DATAA
rd_addr_reg[6] => cur_rd_addr.DATAA
rd_addr_reg[6] => addr_pipe.DATAA
rd_addr_reg[7] => cur_rd_addr.DATAA
rd_addr_reg[7] => addr_pipe.DATAA
rd_addr_reg[8] => cur_rd_addr.DATAA
rd_addr_reg[9] => cur_rd_addr.DATAA
rd_addr_reg[10] => cur_rd_addr.DATAA
rd_addr_reg[11] => cur_rd_addr.DATAA
rd_addr_reg[12] => cur_rd_addr.DATAA
rd_addr_reg[13] => cur_rd_addr.DATAA
rd_addr_reg[14] => cur_rd_addr.DATAA
rd_addr_reg[15] => cur_rd_addr.DATAA
rd_addr_reg[16] => cur_rd_addr.DATAA
rd_addr_reg[17] => cur_rd_addr.DATAA
rd_addr_reg[18] => cur_rd_addr.DATAA
rd_addr_reg[19] => cur_rd_addr.DATAA
rd_addr_reg[20] => cur_rd_addr.DATAA
rd_addr_reg[21] => cur_rd_addr.DATAA
wr_cnt_val[0] => rd_cnt_i.DATAB
wr_cnt_val[0] => rd_cnt[0].DATAIN
wr_cnt_val[1] => rd_cnt_i.DATAB
wr_cnt_val[1] => rd_cnt[1].DATAIN
wr_cnt_val[2] => rd_cnt_i.DATAB
wr_cnt_val[2] => rd_cnt[2].DATAIN
wr_cnt_val[3] => rd_cnt_i.DATAB
wr_cnt_val[3] => rd_cnt[3].DATAIN
wr_cnt_val[4] => rd_cnt_i.DATAB
wr_cnt_val[4] => rd_cnt[4].DATAIN
wr_cnt_val[5] => rd_cnt_i.DATAB
wr_cnt_val[5] => rd_cnt[5].DATAIN
wr_cnt_val[6] => rd_cnt_i.DATAB
wr_cnt_val[6] => rd_cnt[6].DATAIN
wr_cnt_val[7] => rd_cnt_i.DATAB
wr_cnt_val[7] => rd_cnt[7].DATAIN
wr_cnt_val[8] => rd_cnt_i.DATAB
wr_cnt_val[8] => rd_cnt[8].DATAIN
wr_cnt_val[9] => rd_cnt_i.DATAB
wr_cnt_val[9] => rd_cnt[9].DATAIN
wr_cnt_val[10] => rd_cnt_i.DATAB
wr_cnt_val[10] => rd_cnt[10].DATAIN
wr_cnt_val[11] => rd_cnt_i.DATAB
wr_cnt_val[11] => rd_cnt[11].DATAIN
wr_cnt_val[12] => rd_cnt_i.DATAB
wr_cnt_val[12] => rd_cnt[12].DATAIN
wr_cnt_val[13] => rd_cnt_i.DATAB
wr_cnt_val[13] => rd_cnt[13].DATAIN
wr_cnt_en => rd_cnt_i_proc.IN1
wr_cnt_en => rd_cnt[13].ENA
wr_cnt_en => rd_cnt[12].ENA
wr_cnt_en => rd_cnt[11].ENA
wr_cnt_en => rd_cnt[10].ENA
wr_cnt_en => rd_cnt[9].ENA
wr_cnt_en => rd_cnt[8].ENA
wr_cnt_en => rd_cnt[7].ENA
wr_cnt_en => rd_cnt[6].ENA
wr_cnt_en => rd_cnt[5].ENA
wr_cnt_en => rd_cnt[4].ENA
wr_cnt_en => rd_cnt[3].ENA
wr_cnt_en => rd_cnt[2].ENA
wr_cnt_en => rd_cnt[1].ENA
wr_cnt_en => rd_cnt[0].ENA
dbg_rd_bank <= cur_rd_addr[21].DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|gen_reg:gen_reg_type_inst
clk => din_ack~reg0.CLK
clk => reg_data[0].CLK
clk => reg_data[1].CLK
clk => reg_data[2].CLK
clk => reg_data[3].CLK
clk => reg_data[4].CLK
clk => reg_data[5].CLK
clk => reg_data[6].CLK
clk => reg_data[7].CLK
reset => din_ack~reg0.ACLR
reset => reg_data[0].ACLR
reset => reg_data[1].ACLR
reset => reg_data[2].ACLR
reset => reg_data[3].ACLR
reset => reg_data[4].ACLR
reset => reg_data[5].ACLR
reset => reg_data[6].ACLR
reset => reg_data[7].ACLR
addr[0] => Equal0.IN7
addr[1] => Equal0.IN6
addr[2] => Equal0.IN5
addr[3] => Equal0.IN4
din[0] => reg_data.DATAB
din[1] => reg_data.DATAB
din[2] => reg_data.DATAB
din[3] => reg_data.DATAB
din[4] => reg_data.DATAB
din[5] => reg_data.DATAB
din[6] => reg_data.DATAB
din[7] => reg_data.DATAB
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => din_ack.DATAA
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => din_ack.OUTPUTSELECT
din_ack <= din_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_en => dout_valid.IN1
dout[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|gen_reg:\dbg_reg_generate:2:gen_reg_dbg_inst
clk => din_ack~reg0.CLK
clk => reg_data[0].CLK
clk => reg_data[1].CLK
clk => reg_data[2].CLK
clk => reg_data[3].CLK
clk => reg_data[4].CLK
clk => reg_data[5].CLK
clk => reg_data[6].CLK
clk => reg_data[7].CLK
reset => din_ack~reg0.ACLR
reset => reg_data[0].ACLR
reset => reg_data[1].ACLR
reset => reg_data[2].ACLR
reset => reg_data[3].ACLR
reset => reg_data[4].ACLR
reset => reg_data[5].ACLR
reset => reg_data[6].ACLR
reset => reg_data[7].ACLR
addr[0] => Equal0.IN7
addr[1] => Equal0.IN6
addr[2] => Equal0.IN5
addr[3] => Equal0.IN4
din[0] => reg_data.DATAB
din[1] => reg_data.DATAB
din[2] => reg_data.DATAB
din[3] => reg_data.DATAB
din[4] => reg_data.DATAB
din[5] => reg_data.DATAB
din[6] => reg_data.DATAB
din[7] => reg_data.DATAB
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => din_ack.DATAA
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => din_ack.OUTPUTSELECT
din_ack <= din_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_en => dout_valid.IN1
dout[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|gen_reg:\dbg_reg_generate:1:gen_reg_dbg_inst
clk => din_ack~reg0.CLK
clk => reg_data[0].CLK
clk => reg_data[1].CLK
clk => reg_data[2].CLK
clk => reg_data[3].CLK
clk => reg_data[4].CLK
clk => reg_data[5].CLK
clk => reg_data[6].CLK
clk => reg_data[7].CLK
reset => din_ack~reg0.ACLR
reset => reg_data[0].ACLR
reset => reg_data[1].ACLR
reset => reg_data[2].ACLR
reset => reg_data[3].ACLR
reset => reg_data[4].ACLR
reset => reg_data[5].ACLR
reset => reg_data[6].ACLR
reset => reg_data[7].ACLR
addr[0] => Equal0.IN7
addr[1] => Equal0.IN6
addr[2] => Equal0.IN5
addr[3] => Equal0.IN4
din[0] => reg_data.DATAB
din[1] => reg_data.DATAB
din[2] => reg_data.DATAB
din[3] => reg_data.DATAB
din[4] => reg_data.DATAB
din[5] => reg_data.DATAB
din[6] => reg_data.DATAB
din[7] => reg_data.DATAB
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => din_ack.DATAA
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => din_ack.OUTPUTSELECT
din_ack <= din_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_en => dout_valid.IN1
dout[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|gen_reg:\dbg_reg_generate:0:gen_reg_dbg_inst
clk => din_ack~reg0.CLK
clk => reg_data[0].CLK
clk => reg_data[1].CLK
clk => reg_data[2].CLK
clk => reg_data[3].CLK
clk => reg_data[4].CLK
clk => reg_data[5].CLK
clk => reg_data[6].CLK
clk => reg_data[7].CLK
reset => din_ack~reg0.ACLR
reset => reg_data[0].ACLR
reset => reg_data[1].ACLR
reset => reg_data[2].ACLR
reset => reg_data[3].ACLR
reset => reg_data[4].ACLR
reset => reg_data[5].ACLR
reset => reg_data[6].ACLR
reset => reg_data[7].ACLR
addr[0] => Equal0.IN7
addr[1] => Equal0.IN6
addr[2] => Equal0.IN5
addr[3] => Equal0.IN4
din[0] => reg_data.DATAB
din[1] => reg_data.DATAB
din[2] => reg_data.DATAB
din[3] => reg_data.DATAB
din[4] => reg_data.DATAB
din[5] => reg_data.DATAB
din[6] => reg_data.DATAB
din[7] => reg_data.DATAB
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => din_ack.DATAA
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => din_ack.OUTPUTSELECT
din_ack <= din_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_en => dout_valid.IN1
dout[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|wbs_reg:wbs_reg_inst
rst => ~NO_FANOUT~
clk_i => ~NO_FANOUT~
wbs_cyc_i => cyc_active.IN0
wbs_cyc_i => wbs_ack_o.IN0
wbs_cyc_i => wbs_ack_o.IN0
wbs_cyc_i => wbs_stall_o.DATAIN
wbs_stb_i => cyc_active.IN1
wbs_adr_i[0] => addr[0].DATAIN
wbs_adr_i[1] => addr[1].DATAIN
wbs_adr_i[2] => addr[2].DATAIN
wbs_adr_i[3] => addr[3].DATAIN
wbs_we_i => wr_en.IN1
wbs_we_i => wbs_ack_o.IN1
wbs_we_i => wbs_ack_o.IN1
wbs_we_i => rd_en.IN1
wbs_dat_i[0] => din[0].DATAIN
wbs_dat_i[1] => din[1].DATAIN
wbs_dat_i[2] => din[2].DATAIN
wbs_dat_i[3] => din[3].DATAIN
wbs_dat_i[4] => din[4].DATAIN
wbs_dat_i[5] => din[5].DATAIN
wbs_dat_i[6] => din[6].DATAIN
wbs_dat_i[7] => din[7].DATAIN
wbs_dat_o[0] <= dout[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[1] <= dout[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[2] <= dout[2].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[3] <= dout[3].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[4] <= dout[4].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[5] <= dout[5].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[6] <= dout[6].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[7] <= dout[7].DB_MAX_OUTPUT_PORT_TYPE
wbs_ack_o <= wbs_ack_o.DB_MAX_OUTPUT_PORT_TYPE
wbs_stall_o <= wbs_cyc_i.DB_MAX_OUTPUT_PORT_TYPE
din_ack => wbs_ack_o.DATAB
dout[0] => wbs_dat_o[0].DATAIN
dout[1] => wbs_dat_o[1].DATAIN
dout[2] => wbs_dat_o[2].DATAIN
dout[3] => wbs_dat_o[3].DATAIN
dout[4] => wbs_dat_o[4].DATAIN
dout[5] => wbs_dat_o[5].DATAIN
dout[6] => wbs_dat_o[6].DATAIN
dout[7] => wbs_dat_o[7].DATAIN
dout_valid => wbs_ack_o.DATAB
addr[0] <= wbs_adr_i[0].DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= wbs_adr_i[1].DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= wbs_adr_i[2].DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= wbs_adr_i[3].DB_MAX_OUTPUT_PORT_TYPE
din[0] <= wbs_dat_i[0].DB_MAX_OUTPUT_PORT_TYPE
din[1] <= wbs_dat_i[1].DB_MAX_OUTPUT_PORT_TYPE
din[2] <= wbs_dat_i[2].DB_MAX_OUTPUT_PORT_TYPE
din[3] <= wbs_dat_i[3].DB_MAX_OUTPUT_PORT_TYPE
din[4] <= wbs_dat_i[4].DB_MAX_OUTPUT_PORT_TYPE
din[5] <= wbs_dat_i[5].DB_MAX_OUTPUT_PORT_TYPE
din[6] <= wbs_dat_i[6].DB_MAX_OUTPUT_PORT_TYPE
din[7] <= wbs_dat_i[7].DB_MAX_OUTPUT_PORT_TYPE
rd_en <= rd_en.DB_MAX_OUTPUT_PORT_TYPE
wr_en <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst
clk_100 => pixel_mng:pixel_mng_inst.clk_i
clk_100 => dc_fifo:dc_fifo_inst.wrclk
clk_100 => general_fifo:sc_fifo_inst.clk
clk_100 => gen_reg:gen_reg_type_inst.clk
clk_100 => wbs_reg:wbs_reg_inst.clk_i
clk_40 => dc_fifo:dc_fifo_inst.rdclk
clk_40 => vesa_mux_d2.CLK
clk_40 => vesa_mux_d1.CLK
clk_40 => lower_frame_rg_d2[0].CLK
clk_40 => lower_frame_rg_d2[1].CLK
clk_40 => lower_frame_rg_d2[2].CLK
clk_40 => lower_frame_rg_d2[3].CLK
clk_40 => lower_frame_rg_d2[4].CLK
clk_40 => lower_frame_rg_d2[5].CLK
clk_40 => lower_frame_rg_d2[6].CLK
clk_40 => lower_frame_rg_d2[7].CLK
clk_40 => lower_frame_rg_d2[8].CLK
clk_40 => lower_frame_rg_d2[9].CLK
clk_40 => right_frame_rg_d2[0].CLK
clk_40 => right_frame_rg_d2[1].CLK
clk_40 => right_frame_rg_d2[2].CLK
clk_40 => right_frame_rg_d2[3].CLK
clk_40 => right_frame_rg_d2[4].CLK
clk_40 => right_frame_rg_d2[5].CLK
clk_40 => right_frame_rg_d2[6].CLK
clk_40 => right_frame_rg_d2[7].CLK
clk_40 => right_frame_rg_d2[8].CLK
clk_40 => right_frame_rg_d2[9].CLK
clk_40 => upper_frame_rg_d2[0].CLK
clk_40 => upper_frame_rg_d2[1].CLK
clk_40 => upper_frame_rg_d2[2].CLK
clk_40 => upper_frame_rg_d2[3].CLK
clk_40 => upper_frame_rg_d2[4].CLK
clk_40 => upper_frame_rg_d2[5].CLK
clk_40 => upper_frame_rg_d2[6].CLK
clk_40 => upper_frame_rg_d2[7].CLK
clk_40 => upper_frame_rg_d2[8].CLK
clk_40 => upper_frame_rg_d2[9].CLK
clk_40 => left_frame_rg_d2[0].CLK
clk_40 => left_frame_rg_d2[1].CLK
clk_40 => left_frame_rg_d2[2].CLK
clk_40 => left_frame_rg_d2[3].CLK
clk_40 => left_frame_rg_d2[4].CLK
clk_40 => left_frame_rg_d2[5].CLK
clk_40 => left_frame_rg_d2[6].CLK
clk_40 => left_frame_rg_d2[7].CLK
clk_40 => left_frame_rg_d2[8].CLK
clk_40 => left_frame_rg_d2[9].CLK
clk_40 => lower_frame_rg_d1[0].CLK
clk_40 => lower_frame_rg_d1[1].CLK
clk_40 => lower_frame_rg_d1[2].CLK
clk_40 => lower_frame_rg_d1[3].CLK
clk_40 => lower_frame_rg_d1[4].CLK
clk_40 => lower_frame_rg_d1[5].CLK
clk_40 => lower_frame_rg_d1[6].CLK
clk_40 => lower_frame_rg_d1[7].CLK
clk_40 => lower_frame_rg_d1[8].CLK
clk_40 => lower_frame_rg_d1[9].CLK
clk_40 => right_frame_rg_d1[0].CLK
clk_40 => right_frame_rg_d1[1].CLK
clk_40 => right_frame_rg_d1[2].CLK
clk_40 => right_frame_rg_d1[3].CLK
clk_40 => right_frame_rg_d1[4].CLK
clk_40 => right_frame_rg_d1[5].CLK
clk_40 => right_frame_rg_d1[6].CLK
clk_40 => right_frame_rg_d1[7].CLK
clk_40 => right_frame_rg_d1[8].CLK
clk_40 => right_frame_rg_d1[9].CLK
clk_40 => upper_frame_rg_d1[0].CLK
clk_40 => upper_frame_rg_d1[1].CLK
clk_40 => upper_frame_rg_d1[2].CLK
clk_40 => upper_frame_rg_d1[3].CLK
clk_40 => upper_frame_rg_d1[4].CLK
clk_40 => upper_frame_rg_d1[5].CLK
clk_40 => upper_frame_rg_d1[6].CLK
clk_40 => upper_frame_rg_d1[7].CLK
clk_40 => upper_frame_rg_d1[8].CLK
clk_40 => upper_frame_rg_d1[9].CLK
clk_40 => left_frame_rg_d1[0].CLK
clk_40 => left_frame_rg_d1[1].CLK
clk_40 => left_frame_rg_d1[2].CLK
clk_40 => left_frame_rg_d1[3].CLK
clk_40 => left_frame_rg_d1[4].CLK
clk_40 => left_frame_rg_d1[5].CLK
clk_40 => left_frame_rg_d1[6].CLK
clk_40 => left_frame_rg_d1[7].CLK
clk_40 => left_frame_rg_d1[8].CLK
clk_40 => left_frame_rg_d1[9].CLK
clk_40 => lower_frame[0].CLK
clk_40 => lower_frame[1].CLK
clk_40 => lower_frame[2].CLK
clk_40 => lower_frame[3].CLK
clk_40 => lower_frame[4].CLK
clk_40 => lower_frame[5].CLK
clk_40 => lower_frame[6].CLK
clk_40 => lower_frame[7].CLK
clk_40 => lower_frame[8].CLK
clk_40 => lower_frame[9].CLK
clk_40 => upper_frame[0].CLK
clk_40 => upper_frame[1].CLK
clk_40 => upper_frame[2].CLK
clk_40 => upper_frame[3].CLK
clk_40 => upper_frame[4].CLK
clk_40 => upper_frame[5].CLK
clk_40 => upper_frame[6].CLK
clk_40 => upper_frame[7].CLK
clk_40 => upper_frame[8].CLK
clk_40 => upper_frame[9].CLK
clk_40 => right_frame[0].CLK
clk_40 => right_frame[1].CLK
clk_40 => right_frame[2].CLK
clk_40 => right_frame[3].CLK
clk_40 => right_frame[4].CLK
clk_40 => right_frame[5].CLK
clk_40 => right_frame[6].CLK
clk_40 => right_frame[7].CLK
clk_40 => right_frame[8].CLK
clk_40 => right_frame[9].CLK
clk_40 => left_frame[0].CLK
clk_40 => left_frame[1].CLK
clk_40 => left_frame[2].CLK
clk_40 => left_frame[3].CLK
clk_40 => left_frame[4].CLK
clk_40 => left_frame[5].CLK
clk_40 => left_frame[6].CLK
clk_40 => left_frame[7].CLK
clk_40 => left_frame[8].CLK
clk_40 => left_frame[9].CLK
clk_40 => vesa_gen_ctrl:vesa_gen_ctrl_inst.clk
clk_40 => synthetic_frame_generator:synth_pic_gen_inst.clk
rst_100 => pixel_mng:pixel_mng_inst.rst
rst_100 => general_fifo:sc_fifo_inst.rst
rst_100 => gen_reg:gen_reg_type_inst.reset
rst_100 => wbs_reg:wbs_reg_inst.rst
rst_100 => dc_fifo_aclr.IN1
rst_40 => vesa_gen_ctrl:vesa_gen_ctrl_inst.reset
rst_40 => synthetic_frame_generator:synth_pic_gen_inst.reset
rst_40 => vesa_mux_d2.ACLR
rst_40 => vesa_mux_d1.ACLR
rst_40 => lower_frame_rg_d2[0].ACLR
rst_40 => lower_frame_rg_d2[1].ACLR
rst_40 => lower_frame_rg_d2[2].ACLR
rst_40 => lower_frame_rg_d2[3].ACLR
rst_40 => lower_frame_rg_d2[4].ACLR
rst_40 => lower_frame_rg_d2[5].ACLR
rst_40 => lower_frame_rg_d2[6].ACLR
rst_40 => lower_frame_rg_d2[7].ACLR
rst_40 => lower_frame_rg_d2[8].ACLR
rst_40 => lower_frame_rg_d2[9].ACLR
rst_40 => right_frame_rg_d2[0].ACLR
rst_40 => right_frame_rg_d2[1].ACLR
rst_40 => right_frame_rg_d2[2].ACLR
rst_40 => right_frame_rg_d2[3].ACLR
rst_40 => right_frame_rg_d2[4].ACLR
rst_40 => right_frame_rg_d2[5].ACLR
rst_40 => right_frame_rg_d2[6].ACLR
rst_40 => right_frame_rg_d2[7].ACLR
rst_40 => right_frame_rg_d2[8].ACLR
rst_40 => right_frame_rg_d2[9].ACLR
rst_40 => upper_frame_rg_d2[0].ACLR
rst_40 => upper_frame_rg_d2[1].ACLR
rst_40 => upper_frame_rg_d2[2].ACLR
rst_40 => upper_frame_rg_d2[3].ACLR
rst_40 => upper_frame_rg_d2[4].ACLR
rst_40 => upper_frame_rg_d2[5].ACLR
rst_40 => upper_frame_rg_d2[6].ACLR
rst_40 => upper_frame_rg_d2[7].ACLR
rst_40 => upper_frame_rg_d2[8].ACLR
rst_40 => upper_frame_rg_d2[9].ACLR
rst_40 => left_frame_rg_d2[0].ACLR
rst_40 => left_frame_rg_d2[1].ACLR
rst_40 => left_frame_rg_d2[2].ACLR
rst_40 => left_frame_rg_d2[3].ACLR
rst_40 => left_frame_rg_d2[4].ACLR
rst_40 => left_frame_rg_d2[5].ACLR
rst_40 => left_frame_rg_d2[6].ACLR
rst_40 => left_frame_rg_d2[7].ACLR
rst_40 => left_frame_rg_d2[8].ACLR
rst_40 => left_frame_rg_d2[9].ACLR
rst_40 => lower_frame_rg_d1[0].ACLR
rst_40 => lower_frame_rg_d1[1].ACLR
rst_40 => lower_frame_rg_d1[2].ACLR
rst_40 => lower_frame_rg_d1[3].ACLR
rst_40 => lower_frame_rg_d1[4].ACLR
rst_40 => lower_frame_rg_d1[5].ACLR
rst_40 => lower_frame_rg_d1[6].ACLR
rst_40 => lower_frame_rg_d1[7].ACLR
rst_40 => lower_frame_rg_d1[8].ACLR
rst_40 => lower_frame_rg_d1[9].ACLR
rst_40 => right_frame_rg_d1[0].ACLR
rst_40 => right_frame_rg_d1[1].ACLR
rst_40 => right_frame_rg_d1[2].ACLR
rst_40 => right_frame_rg_d1[3].ACLR
rst_40 => right_frame_rg_d1[4].ACLR
rst_40 => right_frame_rg_d1[5].ACLR
rst_40 => right_frame_rg_d1[6].ACLR
rst_40 => right_frame_rg_d1[7].ACLR
rst_40 => right_frame_rg_d1[8].ACLR
rst_40 => right_frame_rg_d1[9].ACLR
rst_40 => upper_frame_rg_d1[0].ACLR
rst_40 => upper_frame_rg_d1[1].ACLR
rst_40 => upper_frame_rg_d1[2].ACLR
rst_40 => upper_frame_rg_d1[3].ACLR
rst_40 => upper_frame_rg_d1[4].ACLR
rst_40 => upper_frame_rg_d1[5].ACLR
rst_40 => upper_frame_rg_d1[6].ACLR
rst_40 => upper_frame_rg_d1[7].ACLR
rst_40 => upper_frame_rg_d1[8].ACLR
rst_40 => upper_frame_rg_d1[9].ACLR
rst_40 => left_frame_rg_d1[0].ACLR
rst_40 => left_frame_rg_d1[1].ACLR
rst_40 => left_frame_rg_d1[2].ACLR
rst_40 => left_frame_rg_d1[3].ACLR
rst_40 => left_frame_rg_d1[4].ACLR
rst_40 => left_frame_rg_d1[5].ACLR
rst_40 => left_frame_rg_d1[6].ACLR
rst_40 => left_frame_rg_d1[7].ACLR
rst_40 => left_frame_rg_d1[8].ACLR
rst_40 => left_frame_rg_d1[9].ACLR
rst_40 => lower_frame[0].ACLR
rst_40 => lower_frame[1].ACLR
rst_40 => lower_frame[2].ACLR
rst_40 => lower_frame[3].ACLR
rst_40 => lower_frame[4].ACLR
rst_40 => lower_frame[5].ACLR
rst_40 => lower_frame[6].ACLR
rst_40 => lower_frame[7].ACLR
rst_40 => lower_frame[8].ACLR
rst_40 => lower_frame[9].ACLR
rst_40 => upper_frame[0].ACLR
rst_40 => upper_frame[1].ACLR
rst_40 => upper_frame[2].ACLR
rst_40 => upper_frame[3].ACLR
rst_40 => upper_frame[4].ACLR
rst_40 => upper_frame[5].ACLR
rst_40 => upper_frame[6].ACLR
rst_40 => upper_frame[7].ACLR
rst_40 => upper_frame[8].ACLR
rst_40 => upper_frame[9].ACLR
rst_40 => right_frame[0].ACLR
rst_40 => right_frame[1].ACLR
rst_40 => right_frame[2].ACLR
rst_40 => right_frame[3].ACLR
rst_40 => right_frame[4].ACLR
rst_40 => right_frame[5].ACLR
rst_40 => right_frame[6].ACLR
rst_40 => right_frame[7].ACLR
rst_40 => right_frame[8].ACLR
rst_40 => right_frame[9].ACLR
rst_40 => left_frame[0].ACLR
rst_40 => left_frame[1].ACLR
rst_40 => left_frame[2].ACLR
rst_40 => left_frame[3].ACLR
rst_40 => left_frame[4].ACLR
rst_40 => left_frame[5].ACLR
rst_40 => left_frame[6].ACLR
rst_40 => left_frame[7].ACLR
rst_40 => left_frame[8].ACLR
rst_40 => left_frame[9].ACLR
wbs_adr_i[0] => wbs_reg:wbs_reg_inst.wbs_adr_i[0]
wbs_adr_i[0] => Equal0.IN0
wbs_adr_i[0] => Equal1.IN3
wbs_adr_i[0] => Equal2.IN1
wbs_adr_i[0] => Equal3.IN3
wbs_adr_i[0] => Equal4.IN2
wbs_adr_i[0] => Equal5.IN2
wbs_adr_i[0] => Equal6.IN3
wbs_adr_i[0] => Equal7.IN1
wbs_adr_i[0] => Equal8.IN3
wbs_adr_i[0] => Equal9.IN0
wbs_adr_i[0] => Equal10.IN0
wbs_adr_i[1] => wbs_reg:wbs_reg_inst.wbs_adr_i[1]
wbs_adr_i[1] => Equal0.IN3
wbs_adr_i[1] => Equal1.IN1
wbs_adr_i[1] => Equal2.IN3
wbs_adr_i[1] => Equal3.IN2
wbs_adr_i[1] => Equal4.IN1
wbs_adr_i[1] => Equal5.IN1
wbs_adr_i[1] => Equal6.IN2
wbs_adr_i[1] => Equal7.IN3
wbs_adr_i[1] => Equal8.IN1
wbs_adr_i[1] => Equal9.IN3
wbs_adr_i[1] => Equal10.IN3
wbs_adr_i[2] => wbs_reg:wbs_reg_inst.wbs_adr_i[2]
wbs_adr_i[2] => Equal0.IN2
wbs_adr_i[2] => Equal1.IN2
wbs_adr_i[2] => Equal2.IN2
wbs_adr_i[2] => Equal3.IN1
wbs_adr_i[2] => Equal4.IN0
wbs_adr_i[2] => Equal5.IN0
wbs_adr_i[2] => Equal6.IN1
wbs_adr_i[2] => Equal7.IN2
wbs_adr_i[2] => Equal8.IN2
wbs_adr_i[2] => Equal9.IN2
wbs_adr_i[2] => Equal10.IN2
wbs_adr_i[3] => wbs_reg:wbs_reg_inst.wbs_adr_i[3]
wbs_adr_i[3] => Equal0.IN1
wbs_adr_i[3] => Equal1.IN0
wbs_adr_i[3] => Equal2.IN0
wbs_adr_i[3] => Equal3.IN0
wbs_adr_i[3] => Equal4.IN3
wbs_adr_i[3] => Equal5.IN3
wbs_adr_i[3] => Equal6.IN0
wbs_adr_i[3] => Equal7.IN0
wbs_adr_i[3] => Equal8.IN0
wbs_adr_i[3] => Equal9.IN1
wbs_adr_i[3] => Equal10.IN1
wbs_adr_i[4] => ~NO_FANOUT~
wbs_adr_i[5] => ~NO_FANOUT~
wbs_adr_i[6] => ~NO_FANOUT~
wbs_adr_i[7] => ~NO_FANOUT~
wbs_adr_i[8] => ~NO_FANOUT~
wbs_adr_i[9] => ~NO_FANOUT~
wbs_tga_i[0] => ~NO_FANOUT~
wbs_tga_i[1] => ~NO_FANOUT~
wbs_tga_i[2] => ~NO_FANOUT~
wbs_tga_i[3] => ~NO_FANOUT~
wbs_tga_i[4] => ~NO_FANOUT~
wbs_tga_i[5] => ~NO_FANOUT~
wbs_tga_i[6] => ~NO_FANOUT~
wbs_tga_i[7] => ~NO_FANOUT~
wbs_tga_i[8] => ~NO_FANOUT~
wbs_tga_i[9] => ~NO_FANOUT~
wbs_dat_i[0] => wbs_reg:wbs_reg_inst.wbs_dat_i[0]
wbs_dat_i[1] => wbs_reg:wbs_reg_inst.wbs_dat_i[1]
wbs_dat_i[2] => wbs_reg:wbs_reg_inst.wbs_dat_i[2]
wbs_dat_i[3] => wbs_reg:wbs_reg_inst.wbs_dat_i[3]
wbs_dat_i[4] => wbs_reg:wbs_reg_inst.wbs_dat_i[4]
wbs_dat_i[5] => wbs_reg:wbs_reg_inst.wbs_dat_i[5]
wbs_dat_i[6] => wbs_reg:wbs_reg_inst.wbs_dat_i[6]
wbs_dat_i[7] => wbs_reg:wbs_reg_inst.wbs_dat_i[7]
wbs_cyc_i => wbs_reg_cyc.IN0
wbs_stb_i => wbs_reg:wbs_reg_inst.wbs_stb_i
wbs_we_i => wbs_reg:wbs_reg_inst.wbs_we_i
wbs_tgc_i => wbs_reg_cyc.IN1
wbs_dat_o[0] <= wbs_reg:wbs_reg_inst.wbs_dat_o[0]
wbs_dat_o[1] <= wbs_reg:wbs_reg_inst.wbs_dat_o[1]
wbs_dat_o[2] <= wbs_reg:wbs_reg_inst.wbs_dat_o[2]
wbs_dat_o[3] <= wbs_reg:wbs_reg_inst.wbs_dat_o[3]
wbs_dat_o[4] <= wbs_reg:wbs_reg_inst.wbs_dat_o[4]
wbs_dat_o[5] <= wbs_reg:wbs_reg_inst.wbs_dat_o[5]
wbs_dat_o[6] <= wbs_reg:wbs_reg_inst.wbs_dat_o[6]
wbs_dat_o[7] <= wbs_reg:wbs_reg_inst.wbs_dat_o[7]
wbs_stall_o <= wbs_reg:wbs_reg_inst.wbs_stall_o
wbs_ack_o <= wbs_reg:wbs_reg_inst.wbs_ack_o
wbs_err_o <= <GND>
wbm_dat_i[0] => pixel_mng:pixel_mng_inst.wbm_dat_i[0]
wbm_dat_i[0] => general_fifo:sc_fifo_inst.din[0]
wbm_dat_i[1] => pixel_mng:pixel_mng_inst.wbm_dat_i[1]
wbm_dat_i[1] => general_fifo:sc_fifo_inst.din[1]
wbm_dat_i[2] => pixel_mng:pixel_mng_inst.wbm_dat_i[2]
wbm_dat_i[2] => general_fifo:sc_fifo_inst.din[2]
wbm_dat_i[3] => pixel_mng:pixel_mng_inst.wbm_dat_i[3]
wbm_dat_i[3] => general_fifo:sc_fifo_inst.din[3]
wbm_dat_i[4] => pixel_mng:pixel_mng_inst.wbm_dat_i[4]
wbm_dat_i[4] => general_fifo:sc_fifo_inst.din[4]
wbm_dat_i[5] => pixel_mng:pixel_mng_inst.wbm_dat_i[5]
wbm_dat_i[5] => general_fifo:sc_fifo_inst.din[5]
wbm_dat_i[6] => pixel_mng:pixel_mng_inst.wbm_dat_i[6]
wbm_dat_i[6] => general_fifo:sc_fifo_inst.din[6]
wbm_dat_i[7] => pixel_mng:pixel_mng_inst.wbm_dat_i[7]
wbm_dat_i[7] => general_fifo:sc_fifo_inst.din[7]
wbm_stall_i => pixel_mng:pixel_mng_inst.wbm_stall_i
wbm_ack_i => pixel_mng:pixel_mng_inst.wbm_ack_i
wbm_err_i => pixel_mng:pixel_mng_inst.wbm_err_i
wbm_adr_o[0] <= pixel_mng:pixel_mng_inst.wbm_adr_o[0]
wbm_adr_o[1] <= pixel_mng:pixel_mng_inst.wbm_adr_o[1]
wbm_adr_o[2] <= pixel_mng:pixel_mng_inst.wbm_adr_o[2]
wbm_adr_o[3] <= pixel_mng:pixel_mng_inst.wbm_adr_o[3]
wbm_adr_o[4] <= pixel_mng:pixel_mng_inst.wbm_adr_o[4]
wbm_adr_o[5] <= pixel_mng:pixel_mng_inst.wbm_adr_o[5]
wbm_adr_o[6] <= pixel_mng:pixel_mng_inst.wbm_adr_o[6]
wbm_adr_o[7] <= pixel_mng:pixel_mng_inst.wbm_adr_o[7]
wbm_adr_o[8] <= pixel_mng:pixel_mng_inst.wbm_adr_o[8]
wbm_adr_o[9] <= pixel_mng:pixel_mng_inst.wbm_adr_o[9]
wbm_tga_o[0] <= pixel_mng:pixel_mng_inst.wbm_tga_o[0]
wbm_tga_o[1] <= pixel_mng:pixel_mng_inst.wbm_tga_o[1]
wbm_tga_o[2] <= pixel_mng:pixel_mng_inst.wbm_tga_o[2]
wbm_tga_o[3] <= pixel_mng:pixel_mng_inst.wbm_tga_o[3]
wbm_tga_o[4] <= pixel_mng:pixel_mng_inst.wbm_tga_o[4]
wbm_tga_o[5] <= pixel_mng:pixel_mng_inst.wbm_tga_o[5]
wbm_tga_o[6] <= pixel_mng:pixel_mng_inst.wbm_tga_o[6]
wbm_tga_o[7] <= pixel_mng:pixel_mng_inst.wbm_tga_o[7]
wbm_tga_o[8] <= pixel_mng:pixel_mng_inst.wbm_tga_o[8]
wbm_tga_o[9] <= pixel_mng:pixel_mng_inst.wbm_tga_o[9]
wbm_cyc_o <= pixel_mng:pixel_mng_inst.wbm_cyc_o
wbm_stb_o <= pixel_mng:pixel_mng_inst.wbm_stb_o
wbm_tgc_o <= pixel_mng:pixel_mng_inst.wbm_tgc_o
r_out[0] <= <GND>
r_out[1] <= <GND>
r_out[2] <= vesa_gen_ctrl:vesa_gen_ctrl_inst.r_out[0]
r_out[3] <= vesa_gen_ctrl:vesa_gen_ctrl_inst.r_out[1]
r_out[4] <= vesa_gen_ctrl:vesa_gen_ctrl_inst.r_out[2]
r_out[5] <= vesa_gen_ctrl:vesa_gen_ctrl_inst.r_out[3]
r_out[6] <= vesa_gen_ctrl:vesa_gen_ctrl_inst.r_out[4]
r_out[7] <= vesa_gen_ctrl:vesa_gen_ctrl_inst.r_out[5]
r_out[8] <= vesa_gen_ctrl:vesa_gen_ctrl_inst.r_out[6]
r_out[9] <= vesa_gen_ctrl:vesa_gen_ctrl_inst.r_out[7]
g_out[0] <= <GND>
g_out[1] <= <GND>
g_out[2] <= vesa_gen_ctrl:vesa_gen_ctrl_inst.g_out[0]
g_out[3] <= vesa_gen_ctrl:vesa_gen_ctrl_inst.g_out[1]
g_out[4] <= vesa_gen_ctrl:vesa_gen_ctrl_inst.g_out[2]
g_out[5] <= vesa_gen_ctrl:vesa_gen_ctrl_inst.g_out[3]
g_out[6] <= vesa_gen_ctrl:vesa_gen_ctrl_inst.g_out[4]
g_out[7] <= vesa_gen_ctrl:vesa_gen_ctrl_inst.g_out[5]
g_out[8] <= vesa_gen_ctrl:vesa_gen_ctrl_inst.g_out[6]
g_out[9] <= vesa_gen_ctrl:vesa_gen_ctrl_inst.g_out[7]
b_out[0] <= <GND>
b_out[1] <= <GND>
b_out[2] <= vesa_gen_ctrl:vesa_gen_ctrl_inst.b_out[0]
b_out[3] <= vesa_gen_ctrl:vesa_gen_ctrl_inst.b_out[1]
b_out[4] <= vesa_gen_ctrl:vesa_gen_ctrl_inst.b_out[2]
b_out[5] <= vesa_gen_ctrl:vesa_gen_ctrl_inst.b_out[3]
b_out[6] <= vesa_gen_ctrl:vesa_gen_ctrl_inst.b_out[4]
b_out[7] <= vesa_gen_ctrl:vesa_gen_ctrl_inst.b_out[5]
b_out[8] <= vesa_gen_ctrl:vesa_gen_ctrl_inst.b_out[6]
b_out[9] <= vesa_gen_ctrl:vesa_gen_ctrl_inst.b_out[7]
blank <= vesa_gen_ctrl:vesa_gen_ctrl_inst.blank
hsync <= vesa_gen_ctrl:vesa_gen_ctrl_inst.hsync
vsync <= vesa_gen_ctrl:vesa_gen_ctrl_inst.vsync
image_tx_en => pixel_mng:pixel_mng_inst.image_tx_en
image_tx_en => vesa_gen_ctrl:vesa_gen_ctrl_inst.image_tx_en
dbg_type_reg[0] <= gen_reg:gen_reg_type_inst.dout[0]
dbg_type_reg[1] <= gen_reg:gen_reg_type_inst.dout[1]
dbg_type_reg[2] <= gen_reg:gen_reg_type_inst.dout[2]
dbg_type_reg[3] <= gen_reg:gen_reg_type_inst.dout[3]
dbg_type_reg[4] <= gen_reg:gen_reg_type_inst.dout[4]
dbg_type_reg[5] <= gen_reg:gen_reg_type_inst.dout[5]
dbg_type_reg[6] <= gen_reg:gen_reg_type_inst.dout[6]
dbg_type_reg[7] <= gen_reg:gen_reg_type_inst.dout[7]


|img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst
clk_i => pix_req_add[0].CLK
clk_i => pix_req_add[1].CLK
clk_i => pix_req_add[2].CLK
clk_i => pix_req_add[3].CLK
clk_i => pix_req_add[4].CLK
clk_i => pix_req_add[5].CLK
clk_i => pix_req_add[6].CLK
clk_i => pix_req_add[7].CLK
clk_i => pix_req_add[8].CLK
clk_i => pix_req_add[9].CLK
clk_i => pix_max_b.CLK
clk_i => end_burst_b.CLK
clk_i => rd_adr[0].CLK
clk_i => rd_adr[1].CLK
clk_i => rd_adr[2].CLK
clk_i => rd_adr[3].CLK
clk_i => rd_adr[4].CLK
clk_i => rd_adr[5].CLK
clk_i => rd_adr[6].CLK
clk_i => rd_adr[7].CLK
clk_i => rd_adr[8].CLK
clk_i => rd_adr[9].CLK
clk_i => pix_cnt[0].CLK
clk_i => pix_cnt[1].CLK
clk_i => pix_cnt[2].CLK
clk_i => pix_cnt[3].CLK
clk_i => pix_cnt[4].CLK
clk_i => pix_cnt[5].CLK
clk_i => pix_cnt[6].CLK
clk_i => pix_cnt[7].CLK
clk_i => pix_cnt[8].CLK
clk_i => pix_cnt[9].CLK
clk_i => pix_cnt[10].CLK
clk_i => pix_cnt[11].CLK
clk_i => pix_cnt[12].CLK
clk_i => pix_cnt[13].CLK
clk_i => tot_req_pix[0].CLK
clk_i => tot_req_pix[1].CLK
clk_i => tot_req_pix[2].CLK
clk_i => tot_req_pix[3].CLK
clk_i => tot_req_pix[4].CLK
clk_i => tot_req_pix[5].CLK
clk_i => tot_req_pix[6].CLK
clk_i => tot_req_pix[7].CLK
clk_i => tot_req_pix[8].CLK
clk_i => tot_req_pix[9].CLK
clk_i => tot_req_pix[10].CLK
clk_i => tot_req_pix[11].CLK
clk_i => tot_req_pix[12].CLK
clk_i => tot_req_pix[13].CLK
clk_i => ack_err_cnt[0].CLK
clk_i => ack_err_cnt[1].CLK
clk_i => ack_err_cnt[2].CLK
clk_i => ack_err_cnt[3].CLK
clk_i => ack_err_cnt[4].CLK
clk_i => ack_err_cnt[5].CLK
clk_i => ack_err_cnt[6].CLK
clk_i => ack_err_cnt[7].CLK
clk_i => ack_err_cnt[8].CLK
clk_i => ack_err_cnt[9].CLK
clk_i => ack_err_cnt[10].CLK
clk_i => wbm_tgc_o~reg0.CLK
clk_i => wbm_stb_o~reg0.CLK
clk_i => cyc_internal.CLK
clk_i => req_trig_b.CLK
clk_i => vsync_d2.CLK
clk_i => vsync_d1.CLK
clk_i => vsync_sig.CLK
clk_i => req_trig_d3.CLK
clk_i => req_trig_d2.CLK
clk_i => req_trig_d1.CLK
clk_i => req_trig_sig.CLK
clk_i => cur_st~7.DATAIN
rst => wbm_tgc_o~reg0.ACLR
rst => wbm_stb_o~reg0.ACLR
rst => cyc_internal.ACLR
rst => rd_adr[0].ACLR
rst => rd_adr[1].ACLR
rst => rd_adr[2].ACLR
rst => rd_adr[3].ACLR
rst => rd_adr[4].ACLR
rst => rd_adr[5].ACLR
rst => rd_adr[6].ACLR
rst => rd_adr[7].ACLR
rst => rd_adr[8].ACLR
rst => rd_adr[9].ACLR
rst => vsync_d2.ACLR
rst => vsync_d1.ACLR
rst => vsync_sig.ACLR
rst => req_trig_d3.ACLR
rst => req_trig_d2.ACLR
rst => req_trig_d1.ACLR
rst => req_trig_sig.ACLR
rst => req_trig_b.PRESET
rst => ack_err_cnt[0].ACLR
rst => ack_err_cnt[1].ACLR
rst => ack_err_cnt[2].ACLR
rst => ack_err_cnt[3].ACLR
rst => ack_err_cnt[4].ACLR
rst => ack_err_cnt[5].ACLR
rst => ack_err_cnt[6].ACLR
rst => ack_err_cnt[7].ACLR
rst => ack_err_cnt[8].ACLR
rst => ack_err_cnt[9].ACLR
rst => ack_err_cnt[10].ACLR
rst => pix_cnt[0].ACLR
rst => pix_cnt[1].ACLR
rst => pix_cnt[2].ACLR
rst => pix_cnt[3].ACLR
rst => pix_cnt[4].ACLR
rst => pix_cnt[5].ACLR
rst => pix_cnt[6].ACLR
rst => pix_cnt[7].ACLR
rst => pix_cnt[8].ACLR
rst => pix_cnt[9].ACLR
rst => pix_cnt[10].ACLR
rst => pix_cnt[11].ACLR
rst => pix_cnt[12].ACLR
rst => pix_cnt[13].ACLR
rst => tot_req_pix[0].ACLR
rst => tot_req_pix[1].ACLR
rst => tot_req_pix[2].ACLR
rst => tot_req_pix[3].ACLR
rst => tot_req_pix[4].ACLR
rst => tot_req_pix[5].ACLR
rst => tot_req_pix[6].ACLR
rst => tot_req_pix[7].ACLR
rst => tot_req_pix[8].ACLR
rst => tot_req_pix[9].ACLR
rst => tot_req_pix[10].ACLR
rst => tot_req_pix[11].ACLR
rst => tot_req_pix[12].ACLR
rst => tot_req_pix[13].ACLR
rst => pix_req_add[0].ACLR
rst => pix_req_add[1].ACLR
rst => pix_req_add[2].ACLR
rst => pix_req_add[3].ACLR
rst => pix_req_add[4].ACLR
rst => pix_req_add[5].ACLR
rst => pix_req_add[6].ACLR
rst => pix_req_add[7].ACLR
rst => pix_req_add[8].ACLR
rst => pix_req_add[9].ACLR
rst => end_burst_b.ACLR
rst => pix_max_b.ACLR
rst => cur_st~9.DATAIN
image_tx_en => cur_st.OUTPUTSELECT
image_tx_en => cur_st.OUTPUTSELECT
image_tx_en => cur_st.OUTPUTSELECT
image_tx_en => cur_st.OUTPUTSELECT
image_tx_en => cur_st.OUTPUTSELECT
image_tx_en => cur_st.OUTPUTSELECT
image_tx_en => cyc_internal.OUTPUTSELECT
image_tx_en => wbm_stb_o.OUTPUTSELECT
image_tx_en => wbm_tgc_o.OUTPUTSELECT
wbm_ack_i => fifo_wr_en.IN1
wbm_ack_i => cur_st.OUTPUTSELECT
wbm_ack_i => cur_st.OUTPUTSELECT
wbm_ack_i => wbm_stb_o.OUTPUTSELECT
wbm_ack_i => cyc_internal.OUTPUTSELECT
wbm_ack_i => Selector0.IN4
wbm_ack_i => ack_err_cnt_proc.IN0
wbm_ack_i => pixel_proc.IN0
wbm_ack_i => pixel_proc.IN0
wbm_ack_i => Selector5.IN4
wbm_ack_i => Selector6.IN3
wbm_ack_i => Selector7.IN2
wbm_ack_i => Selector4.IN3
wbm_err_i => cur_st.OUTPUTSELECT
wbm_err_i => cyc_internal.OUTPUTSELECT
wbm_err_i => ack_err_cnt_proc.IN1
wbm_stall_i => fsm_proc.IN0
wbm_stall_i => rd_adr_proc.IN0
wbm_dat_i[0] => ~NO_FANOUT~
wbm_dat_i[1] => ~NO_FANOUT~
wbm_dat_i[2] => ~NO_FANOUT~
wbm_dat_i[3] => ~NO_FANOUT~
wbm_dat_i[4] => ~NO_FANOUT~
wbm_dat_i[5] => ~NO_FANOUT~
wbm_dat_i[6] => ~NO_FANOUT~
wbm_dat_i[7] => ~NO_FANOUT~
wbm_cyc_o <= cyc_internal.DB_MAX_OUTPUT_PORT_TYPE
wbm_stb_o <= wbm_stb_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[0] <= rd_adr[0].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[1] <= rd_adr[1].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[2] <= rd_adr[2].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[3] <= rd_adr[3].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[4] <= rd_adr[4].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[5] <= rd_adr[5].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[6] <= rd_adr[6].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[7] <= rd_adr[7].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[8] <= rd_adr[8].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[9] <= rd_adr[9].DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[0] <= <VCC>
wbm_tga_o[1] <= <VCC>
wbm_tga_o[2] <= <VCC>
wbm_tga_o[3] <= <VCC>
wbm_tga_o[4] <= <VCC>
wbm_tga_o[5] <= <VCC>
wbm_tga_o[6] <= <VCC>
wbm_tga_o[7] <= <VCC>
wbm_tga_o[8] <= <VCC>
wbm_tga_o[9] <= <VCC>
wbm_tgc_o <= wbm_tgc_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_wr_en <= fifo_wr_en.DB_MAX_OUTPUT_PORT_TYPE
fifo_flush <= vsync_sig.DB_MAX_OUTPUT_PORT_TYPE
term_cyc => cur_st.OUTPUTSELECT
term_cyc => cur_st.OUTPUTSELECT
term_cyc => cur_st.OUTPUTSELECT
term_cyc => fsm_proc.IN1
pixels_req[0] => ~NO_FANOUT~
pixels_req[1] => ~NO_FANOUT~
pixels_req[2] => ~NO_FANOUT~
pixels_req[3] => ~NO_FANOUT~
pixels_req[4] => ~NO_FANOUT~
pixels_req[5] => ~NO_FANOUT~
pixels_req[6] => ~NO_FANOUT~
pixels_req[7] => ~NO_FANOUT~
pixels_req[8] => ~NO_FANOUT~
pixels_req[9] => ~NO_FANOUT~
pixels_req[10] => ~NO_FANOUT~
pixels_req[11] => ~NO_FANOUT~
req_ln_trig => req_trig_d1.DATAIN
vsync => vsync_d1.DATAIN


|img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst
aclr => dcfifo:dcfifo_component.aclr
data[0] => dcfifo:dcfifo_component.data[0]
data[1] => dcfifo:dcfifo_component.data[1]
data[2] => dcfifo:dcfifo_component.data[2]
data[3] => dcfifo:dcfifo_component.data[3]
data[4] => dcfifo:dcfifo_component.data[4]
data[5] => dcfifo:dcfifo_component.data[5]
data[6] => dcfifo:dcfifo_component.data[6]
data[7] => dcfifo:dcfifo_component.data[7]
rdclk => dcfifo:dcfifo_component.rdclk
rdreq => dcfifo:dcfifo_component.rdreq
wrclk => dcfifo:dcfifo_component.wrclk
wrreq => dcfifo:dcfifo_component.wrreq
q[0] <= dcfifo:dcfifo_component.q[0]
q[1] <= dcfifo:dcfifo_component.q[1]
q[2] <= dcfifo:dcfifo_component.q[2]
q[3] <= dcfifo:dcfifo_component.q[3]
q[4] <= dcfifo:dcfifo_component.q[4]
q[5] <= dcfifo:dcfifo_component.q[5]
q[6] <= dcfifo:dcfifo_component.q[6]
q[7] <= dcfifo:dcfifo_component.q[7]
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw[0]
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw[1]
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw[2]
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw[3]
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw[4]
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw[5]
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw[6]
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw[7]
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw[8]
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw[9]
wrusedw[10] <= dcfifo:dcfifo_component.wrusedw[10]
wrusedw[11] <= dcfifo:dcfifo_component.wrusedw[11]
wrusedw[12] <= dcfifo:dcfifo_component.wrusedw[12]


|img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component
data[0] => dcfifo_k3n1:auto_generated.data[0]
data[1] => dcfifo_k3n1:auto_generated.data[1]
data[2] => dcfifo_k3n1:auto_generated.data[2]
data[3] => dcfifo_k3n1:auto_generated.data[3]
data[4] => dcfifo_k3n1:auto_generated.data[4]
data[5] => dcfifo_k3n1:auto_generated.data[5]
data[6] => dcfifo_k3n1:auto_generated.data[6]
data[7] => dcfifo_k3n1:auto_generated.data[7]
q[0] <= dcfifo_k3n1:auto_generated.q[0]
q[1] <= dcfifo_k3n1:auto_generated.q[1]
q[2] <= dcfifo_k3n1:auto_generated.q[2]
q[3] <= dcfifo_k3n1:auto_generated.q[3]
q[4] <= dcfifo_k3n1:auto_generated.q[4]
q[5] <= dcfifo_k3n1:auto_generated.q[5]
q[6] <= dcfifo_k3n1:auto_generated.q[6]
q[7] <= dcfifo_k3n1:auto_generated.q[7]
rdclk => dcfifo_k3n1:auto_generated.rdclk
rdreq => dcfifo_k3n1:auto_generated.rdreq
wrclk => dcfifo_k3n1:auto_generated.wrclk
wrreq => dcfifo_k3n1:auto_generated.wrreq
aclr => dcfifo_k3n1:auto_generated.aclr
rdempty <= dcfifo_k3n1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_k3n1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
rdusedw[10] <= <UNC>
rdusedw[11] <= <UNC>
rdusedw[12] <= <UNC>
wrusedw[0] <= dcfifo_k3n1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_k3n1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_k3n1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_k3n1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_k3n1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_k3n1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_k3n1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_k3n1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_k3n1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_k3n1:auto_generated.wrusedw[9]
wrusedw[10] <= dcfifo_k3n1:auto_generated.wrusedw[10]
wrusedw[11] <= dcfifo_k3n1:auto_generated.wrusedw[11]
wrusedw[12] <= dcfifo_k3n1:auto_generated.wrusedw[12]


|img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated
aclr => altsyncram_1p61:fifo_ram.aclr1
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[13].IN0
aclr => rs_dgwp_reg[13].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_1p61:fifo_ram.data_a[0]
data[1] => altsyncram_1p61:fifo_ram.data_a[1]
data[2] => altsyncram_1p61:fifo_ram.data_a[2]
data[3] => altsyncram_1p61:fifo_ram.data_a[3]
data[4] => altsyncram_1p61:fifo_ram.data_a[4]
data[5] => altsyncram_1p61:fifo_ram.data_a[5]
data[6] => altsyncram_1p61:fifo_ram.data_a[6]
data[7] => altsyncram_1p61:fifo_ram.data_a[7]
q[0] <= altsyncram_1p61:fifo_ram.q_b[0]
q[1] <= altsyncram_1p61:fifo_ram.q_b[1]
q[2] <= altsyncram_1p61:fifo_ram.q_b[2]
q[3] <= altsyncram_1p61:fifo_ram.q_b[3]
q[4] <= altsyncram_1p61:fifo_ram.q_b[4]
q[5] <= altsyncram_1p61:fifo_ram.q_b[5]
q[6] <= altsyncram_1p61:fifo_ram.q_b[6]
q[7] <= altsyncram_1p61:fifo_ram.q_b[7]
rdclk => a_graycounter_s96:rdptr_g1p.clock
rdclk => altsyncram_1p61:fifo_ram.clock1
rdclk => dffpipe_ahe:rdaclr.clock
rdclk => alt_synch_pipe_vdb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[13].CLK
rdclk => rdptr_g[12].CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[13].CLK
rdclk => rs_dgwp_reg[12].CLK
rdclk => rs_dgwp_reg[11].CLK
rdclk => rs_dgwp_reg[10].CLK
rdclk => rs_dgwp_reg[9].CLK
rdclk => rs_dgwp_reg[8].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => altsyncram_1p61:fifo_ram.clocken1
rdreq => mux_1u7:rdemp_eq_comp_lsb_mux.sel[0]
rdreq => mux_1u7:rdemp_eq_comp_msb_mux.sel[0]
rdreq => rdcnt_addr_ena.IN0
rdreq => rdptr_g[13].ENA
rdreq => rdptr_g[12].ENA
rdreq => rdptr_g[11].ENA
rdreq => rdptr_g[10].ENA
rdreq => rdptr_g[9].ENA
rdreq => rdptr_g[8].ENA
rdreq => rdptr_g[7].ENA
rdreq => rdptr_g[6].ENA
rdreq => rdptr_g[5].ENA
rdreq => rdptr_g[4].ENA
rdreq => rdptr_g[3].ENA
rdreq => rdptr_g[2].ENA
rdreq => rdptr_g[1].ENA
rdreq => rdptr_g[0].ENA
wrclk => a_graycounter_jgc:wrptr_g1p.clock
wrclk => a_graycounter_igc:wrptr_gp.clock
wrclk => altsyncram_1p61:fifo_ram.clock0
wrclk => dffpipe_9d9:wraclr.clock
wrclk => dffpipe_se9:ws_brp.clock
wrclk => dffpipe_se9:ws_bwp.clock
wrclk => alt_synch_pipe_3e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[13].CLK
wrclk => delayed_wrptr_g[12].CLK
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => ws_dgrp_reg[13].CLK
wrclk => ws_dgrp_reg[12].CLK
wrclk => ws_dgrp_reg[11].CLK
wrclk => ws_dgrp_reg[10].CLK
wrclk => ws_dgrp_reg[9].CLK
wrclk => ws_dgrp_reg[8].CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrfull <= wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_gray2bin_odb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
bin[13] <= gray[13].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN0
gray[12] => xor12.IN1
gray[13] => bin[13].DATAIN
gray[13] => xor12.IN0


|img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_gray2bin_odb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
bin[13] <= gray[13].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN0
gray[12] => xor12.IN1
gray[13] => bin[13].DATAIN
gray[13] => xor12.IN0


|img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p
aclr => counter7a[13].IN0
aclr => counter7a[12].IN0
aclr => counter7a[11].IN0
aclr => counter7a[10].IN0
aclr => counter7a[9].IN0
aclr => counter7a[8].IN0
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[13].CLK
clock => counter7a[12].CLK
clock => counter7a[11].CLK
clock => counter7a[10].CLK
clock => counter7a[9].CLK
clock => counter7a[8].CLK
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
clock => sub_parity6a2.CLK
clock => sub_parity6a3.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter7a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter7a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter7a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter7a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter7a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter7a[13].DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_jgc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[3].IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => counter8a11.CLK
clock => counter8a12.CLK
clock => counter8a13.CLK
clock => parity9.CLK
clock => sub_parity10a[3].CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter8a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter8a12.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter8a13.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp
aclr => counter13a[13].IN0
aclr => counter13a[12].IN0
aclr => counter13a[11].IN0
aclr => counter13a[10].IN0
aclr => counter13a[9].IN0
aclr => counter13a[8].IN0
aclr => counter13a[7].IN0
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[13].CLK
clock => counter13a[12].CLK
clock => counter13a[11].CLK
clock => counter13a[10].CLK
clock => counter13a[9].CLK
clock => counter13a[8].CLK
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
clock => sub_parity12a2.CLK
clock => sub_parity12a3.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter13a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter13a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter13a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter13a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter13a[13].DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram
aclr1 => altsyncram_dve1:altsyncram14.aclr1
address_a[0] => altsyncram_dve1:altsyncram14.address_b[0]
address_a[1] => altsyncram_dve1:altsyncram14.address_b[1]
address_a[2] => altsyncram_dve1:altsyncram14.address_b[2]
address_a[3] => altsyncram_dve1:altsyncram14.address_b[3]
address_a[4] => altsyncram_dve1:altsyncram14.address_b[4]
address_a[5] => altsyncram_dve1:altsyncram14.address_b[5]
address_a[6] => altsyncram_dve1:altsyncram14.address_b[6]
address_a[7] => altsyncram_dve1:altsyncram14.address_b[7]
address_a[8] => altsyncram_dve1:altsyncram14.address_b[8]
address_a[9] => altsyncram_dve1:altsyncram14.address_b[9]
address_a[10] => altsyncram_dve1:altsyncram14.address_b[10]
address_a[11] => altsyncram_dve1:altsyncram14.address_b[11]
address_a[12] => altsyncram_dve1:altsyncram14.address_b[12]
address_b[0] => altsyncram_dve1:altsyncram14.address_a[0]
address_b[1] => altsyncram_dve1:altsyncram14.address_a[1]
address_b[2] => altsyncram_dve1:altsyncram14.address_a[2]
address_b[3] => altsyncram_dve1:altsyncram14.address_a[3]
address_b[4] => altsyncram_dve1:altsyncram14.address_a[4]
address_b[5] => altsyncram_dve1:altsyncram14.address_a[5]
address_b[6] => altsyncram_dve1:altsyncram14.address_a[6]
address_b[7] => altsyncram_dve1:altsyncram14.address_a[7]
address_b[8] => altsyncram_dve1:altsyncram14.address_a[8]
address_b[9] => altsyncram_dve1:altsyncram14.address_a[9]
address_b[10] => altsyncram_dve1:altsyncram14.address_a[10]
address_b[11] => altsyncram_dve1:altsyncram14.address_a[11]
address_b[12] => altsyncram_dve1:altsyncram14.address_a[12]
addressstall_b => altsyncram_dve1:altsyncram14.addressstall_a
clock0 => altsyncram_dve1:altsyncram14.clock1
clock1 => altsyncram_dve1:altsyncram14.clock0
clocken1 => altsyncram_dve1:altsyncram14.clocken0
data_a[0] => altsyncram_dve1:altsyncram14.data_b[0]
data_a[1] => altsyncram_dve1:altsyncram14.data_b[1]
data_a[2] => altsyncram_dve1:altsyncram14.data_b[2]
data_a[3] => altsyncram_dve1:altsyncram14.data_b[3]
data_a[4] => altsyncram_dve1:altsyncram14.data_b[4]
data_a[5] => altsyncram_dve1:altsyncram14.data_b[5]
data_a[6] => altsyncram_dve1:altsyncram14.data_b[6]
data_a[7] => altsyncram_dve1:altsyncram14.data_b[7]
q_b[0] <= altsyncram_dve1:altsyncram14.q_a[0]
q_b[1] <= altsyncram_dve1:altsyncram14.q_a[1]
q_b[2] <= altsyncram_dve1:altsyncram14.q_a[2]
q_b[3] <= altsyncram_dve1:altsyncram14.q_a[3]
q_b[4] <= altsyncram_dve1:altsyncram14.q_a[4]
q_b[5] <= altsyncram_dve1:altsyncram14.q_a[5]
q_b[6] <= altsyncram_dve1:altsyncram14.q_a[6]
q_b[7] <= altsyncram_dve1:altsyncram14.q_a[7]
wren_a => altsyncram_dve1:altsyncram14.clocken1
wren_a => altsyncram_dve1:altsyncram14.wren_b


|img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14
aclr1 => ram_block15a0.CLR1
aclr1 => ram_block15a1.CLR1
aclr1 => ram_block15a2.CLR1
aclr1 => ram_block15a3.CLR1
aclr1 => ram_block15a4.CLR1
aclr1 => ram_block15a5.CLR1
aclr1 => ram_block15a6.CLR1
aclr1 => ram_block15a7.CLR1
aclr1 => ram_block15a8.CLR1
aclr1 => ram_block15a9.CLR1
aclr1 => ram_block15a10.CLR1
aclr1 => ram_block15a11.CLR1
aclr1 => ram_block15a12.CLR1
aclr1 => ram_block15a13.CLR1
aclr1 => ram_block15a14.CLR1
aclr1 => ram_block15a15.CLR1
address_a[0] => ram_block15a0.PORTAADDR
address_a[0] => ram_block15a1.PORTAADDR
address_a[0] => ram_block15a2.PORTAADDR
address_a[0] => ram_block15a3.PORTAADDR
address_a[0] => ram_block15a4.PORTAADDR
address_a[0] => ram_block15a5.PORTAADDR
address_a[0] => ram_block15a6.PORTAADDR
address_a[0] => ram_block15a7.PORTAADDR
address_a[0] => ram_block15a8.PORTAADDR
address_a[0] => ram_block15a9.PORTAADDR
address_a[0] => ram_block15a10.PORTAADDR
address_a[0] => ram_block15a11.PORTAADDR
address_a[0] => ram_block15a12.PORTAADDR
address_a[0] => ram_block15a13.PORTAADDR
address_a[0] => ram_block15a14.PORTAADDR
address_a[0] => ram_block15a15.PORTAADDR
address_a[1] => ram_block15a0.PORTAADDR1
address_a[1] => ram_block15a1.PORTAADDR1
address_a[1] => ram_block15a2.PORTAADDR1
address_a[1] => ram_block15a3.PORTAADDR1
address_a[1] => ram_block15a4.PORTAADDR1
address_a[1] => ram_block15a5.PORTAADDR1
address_a[1] => ram_block15a6.PORTAADDR1
address_a[1] => ram_block15a7.PORTAADDR1
address_a[1] => ram_block15a8.PORTAADDR1
address_a[1] => ram_block15a9.PORTAADDR1
address_a[1] => ram_block15a10.PORTAADDR1
address_a[1] => ram_block15a11.PORTAADDR1
address_a[1] => ram_block15a12.PORTAADDR1
address_a[1] => ram_block15a13.PORTAADDR1
address_a[1] => ram_block15a14.PORTAADDR1
address_a[1] => ram_block15a15.PORTAADDR1
address_a[2] => ram_block15a0.PORTAADDR2
address_a[2] => ram_block15a1.PORTAADDR2
address_a[2] => ram_block15a2.PORTAADDR2
address_a[2] => ram_block15a3.PORTAADDR2
address_a[2] => ram_block15a4.PORTAADDR2
address_a[2] => ram_block15a5.PORTAADDR2
address_a[2] => ram_block15a6.PORTAADDR2
address_a[2] => ram_block15a7.PORTAADDR2
address_a[2] => ram_block15a8.PORTAADDR2
address_a[2] => ram_block15a9.PORTAADDR2
address_a[2] => ram_block15a10.PORTAADDR2
address_a[2] => ram_block15a11.PORTAADDR2
address_a[2] => ram_block15a12.PORTAADDR2
address_a[2] => ram_block15a13.PORTAADDR2
address_a[2] => ram_block15a14.PORTAADDR2
address_a[2] => ram_block15a15.PORTAADDR2
address_a[3] => ram_block15a0.PORTAADDR3
address_a[3] => ram_block15a1.PORTAADDR3
address_a[3] => ram_block15a2.PORTAADDR3
address_a[3] => ram_block15a3.PORTAADDR3
address_a[3] => ram_block15a4.PORTAADDR3
address_a[3] => ram_block15a5.PORTAADDR3
address_a[3] => ram_block15a6.PORTAADDR3
address_a[3] => ram_block15a7.PORTAADDR3
address_a[3] => ram_block15a8.PORTAADDR3
address_a[3] => ram_block15a9.PORTAADDR3
address_a[3] => ram_block15a10.PORTAADDR3
address_a[3] => ram_block15a11.PORTAADDR3
address_a[3] => ram_block15a12.PORTAADDR3
address_a[3] => ram_block15a13.PORTAADDR3
address_a[3] => ram_block15a14.PORTAADDR3
address_a[3] => ram_block15a15.PORTAADDR3
address_a[4] => ram_block15a0.PORTAADDR4
address_a[4] => ram_block15a1.PORTAADDR4
address_a[4] => ram_block15a2.PORTAADDR4
address_a[4] => ram_block15a3.PORTAADDR4
address_a[4] => ram_block15a4.PORTAADDR4
address_a[4] => ram_block15a5.PORTAADDR4
address_a[4] => ram_block15a6.PORTAADDR4
address_a[4] => ram_block15a7.PORTAADDR4
address_a[4] => ram_block15a8.PORTAADDR4
address_a[4] => ram_block15a9.PORTAADDR4
address_a[4] => ram_block15a10.PORTAADDR4
address_a[4] => ram_block15a11.PORTAADDR4
address_a[4] => ram_block15a12.PORTAADDR4
address_a[4] => ram_block15a13.PORTAADDR4
address_a[4] => ram_block15a14.PORTAADDR4
address_a[4] => ram_block15a15.PORTAADDR4
address_a[5] => ram_block15a0.PORTAADDR5
address_a[5] => ram_block15a1.PORTAADDR5
address_a[5] => ram_block15a2.PORTAADDR5
address_a[5] => ram_block15a3.PORTAADDR5
address_a[5] => ram_block15a4.PORTAADDR5
address_a[5] => ram_block15a5.PORTAADDR5
address_a[5] => ram_block15a6.PORTAADDR5
address_a[5] => ram_block15a7.PORTAADDR5
address_a[5] => ram_block15a8.PORTAADDR5
address_a[5] => ram_block15a9.PORTAADDR5
address_a[5] => ram_block15a10.PORTAADDR5
address_a[5] => ram_block15a11.PORTAADDR5
address_a[5] => ram_block15a12.PORTAADDR5
address_a[5] => ram_block15a13.PORTAADDR5
address_a[5] => ram_block15a14.PORTAADDR5
address_a[5] => ram_block15a15.PORTAADDR5
address_a[6] => ram_block15a0.PORTAADDR6
address_a[6] => ram_block15a1.PORTAADDR6
address_a[6] => ram_block15a2.PORTAADDR6
address_a[6] => ram_block15a3.PORTAADDR6
address_a[6] => ram_block15a4.PORTAADDR6
address_a[6] => ram_block15a5.PORTAADDR6
address_a[6] => ram_block15a6.PORTAADDR6
address_a[6] => ram_block15a7.PORTAADDR6
address_a[6] => ram_block15a8.PORTAADDR6
address_a[6] => ram_block15a9.PORTAADDR6
address_a[6] => ram_block15a10.PORTAADDR6
address_a[6] => ram_block15a11.PORTAADDR6
address_a[6] => ram_block15a12.PORTAADDR6
address_a[6] => ram_block15a13.PORTAADDR6
address_a[6] => ram_block15a14.PORTAADDR6
address_a[6] => ram_block15a15.PORTAADDR6
address_a[7] => ram_block15a0.PORTAADDR7
address_a[7] => ram_block15a1.PORTAADDR7
address_a[7] => ram_block15a2.PORTAADDR7
address_a[7] => ram_block15a3.PORTAADDR7
address_a[7] => ram_block15a4.PORTAADDR7
address_a[7] => ram_block15a5.PORTAADDR7
address_a[7] => ram_block15a6.PORTAADDR7
address_a[7] => ram_block15a7.PORTAADDR7
address_a[7] => ram_block15a8.PORTAADDR7
address_a[7] => ram_block15a9.PORTAADDR7
address_a[7] => ram_block15a10.PORTAADDR7
address_a[7] => ram_block15a11.PORTAADDR7
address_a[7] => ram_block15a12.PORTAADDR7
address_a[7] => ram_block15a13.PORTAADDR7
address_a[7] => ram_block15a14.PORTAADDR7
address_a[7] => ram_block15a15.PORTAADDR7
address_a[8] => ram_block15a0.PORTAADDR8
address_a[8] => ram_block15a1.PORTAADDR8
address_a[8] => ram_block15a2.PORTAADDR8
address_a[8] => ram_block15a3.PORTAADDR8
address_a[8] => ram_block15a4.PORTAADDR8
address_a[8] => ram_block15a5.PORTAADDR8
address_a[8] => ram_block15a6.PORTAADDR8
address_a[8] => ram_block15a7.PORTAADDR8
address_a[8] => ram_block15a8.PORTAADDR8
address_a[8] => ram_block15a9.PORTAADDR8
address_a[8] => ram_block15a10.PORTAADDR8
address_a[8] => ram_block15a11.PORTAADDR8
address_a[8] => ram_block15a12.PORTAADDR8
address_a[8] => ram_block15a13.PORTAADDR8
address_a[8] => ram_block15a14.PORTAADDR8
address_a[8] => ram_block15a15.PORTAADDR8
address_a[9] => ram_block15a0.PORTAADDR9
address_a[9] => ram_block15a1.PORTAADDR9
address_a[9] => ram_block15a2.PORTAADDR9
address_a[9] => ram_block15a3.PORTAADDR9
address_a[9] => ram_block15a4.PORTAADDR9
address_a[9] => ram_block15a5.PORTAADDR9
address_a[9] => ram_block15a6.PORTAADDR9
address_a[9] => ram_block15a7.PORTAADDR9
address_a[9] => ram_block15a8.PORTAADDR9
address_a[9] => ram_block15a9.PORTAADDR9
address_a[9] => ram_block15a10.PORTAADDR9
address_a[9] => ram_block15a11.PORTAADDR9
address_a[9] => ram_block15a12.PORTAADDR9
address_a[9] => ram_block15a13.PORTAADDR9
address_a[9] => ram_block15a14.PORTAADDR9
address_a[9] => ram_block15a15.PORTAADDR9
address_a[10] => ram_block15a0.PORTAADDR10
address_a[10] => ram_block15a1.PORTAADDR10
address_a[10] => ram_block15a2.PORTAADDR10
address_a[10] => ram_block15a3.PORTAADDR10
address_a[10] => ram_block15a4.PORTAADDR10
address_a[10] => ram_block15a5.PORTAADDR10
address_a[10] => ram_block15a6.PORTAADDR10
address_a[10] => ram_block15a7.PORTAADDR10
address_a[10] => ram_block15a8.PORTAADDR10
address_a[10] => ram_block15a9.PORTAADDR10
address_a[10] => ram_block15a10.PORTAADDR10
address_a[10] => ram_block15a11.PORTAADDR10
address_a[10] => ram_block15a12.PORTAADDR10
address_a[10] => ram_block15a13.PORTAADDR10
address_a[10] => ram_block15a14.PORTAADDR10
address_a[10] => ram_block15a15.PORTAADDR10
address_a[11] => ram_block15a0.PORTAADDR11
address_a[11] => ram_block15a1.PORTAADDR11
address_a[11] => ram_block15a2.PORTAADDR11
address_a[11] => ram_block15a3.PORTAADDR11
address_a[11] => ram_block15a4.PORTAADDR11
address_a[11] => ram_block15a5.PORTAADDR11
address_a[11] => ram_block15a6.PORTAADDR11
address_a[11] => ram_block15a7.PORTAADDR11
address_a[11] => ram_block15a8.PORTAADDR11
address_a[11] => ram_block15a9.PORTAADDR11
address_a[11] => ram_block15a10.PORTAADDR11
address_a[11] => ram_block15a11.PORTAADDR11
address_a[11] => ram_block15a12.PORTAADDR11
address_a[11] => ram_block15a13.PORTAADDR11
address_a[11] => ram_block15a14.PORTAADDR11
address_a[11] => ram_block15a15.PORTAADDR11
address_a[12] => _.IN0
address_a[12] => addrstall_reg_a[0].DATAIN
address_a[12] => _.IN0
address_a[12] => addr_store_a[0].DATAIN
address_b[0] => ram_block15a0.PORTBADDR
address_b[0] => ram_block15a1.PORTBADDR
address_b[0] => ram_block15a2.PORTBADDR
address_b[0] => ram_block15a3.PORTBADDR
address_b[0] => ram_block15a4.PORTBADDR
address_b[0] => ram_block15a5.PORTBADDR
address_b[0] => ram_block15a6.PORTBADDR
address_b[0] => ram_block15a7.PORTBADDR
address_b[0] => ram_block15a8.PORTBADDR
address_b[0] => ram_block15a9.PORTBADDR
address_b[0] => ram_block15a10.PORTBADDR
address_b[0] => ram_block15a11.PORTBADDR
address_b[0] => ram_block15a12.PORTBADDR
address_b[0] => ram_block15a13.PORTBADDR
address_b[0] => ram_block15a14.PORTBADDR
address_b[0] => ram_block15a15.PORTBADDR
address_b[1] => ram_block15a0.PORTBADDR1
address_b[1] => ram_block15a1.PORTBADDR1
address_b[1] => ram_block15a2.PORTBADDR1
address_b[1] => ram_block15a3.PORTBADDR1
address_b[1] => ram_block15a4.PORTBADDR1
address_b[1] => ram_block15a5.PORTBADDR1
address_b[1] => ram_block15a6.PORTBADDR1
address_b[1] => ram_block15a7.PORTBADDR1
address_b[1] => ram_block15a8.PORTBADDR1
address_b[1] => ram_block15a9.PORTBADDR1
address_b[1] => ram_block15a10.PORTBADDR1
address_b[1] => ram_block15a11.PORTBADDR1
address_b[1] => ram_block15a12.PORTBADDR1
address_b[1] => ram_block15a13.PORTBADDR1
address_b[1] => ram_block15a14.PORTBADDR1
address_b[1] => ram_block15a15.PORTBADDR1
address_b[2] => ram_block15a0.PORTBADDR2
address_b[2] => ram_block15a1.PORTBADDR2
address_b[2] => ram_block15a2.PORTBADDR2
address_b[2] => ram_block15a3.PORTBADDR2
address_b[2] => ram_block15a4.PORTBADDR2
address_b[2] => ram_block15a5.PORTBADDR2
address_b[2] => ram_block15a6.PORTBADDR2
address_b[2] => ram_block15a7.PORTBADDR2
address_b[2] => ram_block15a8.PORTBADDR2
address_b[2] => ram_block15a9.PORTBADDR2
address_b[2] => ram_block15a10.PORTBADDR2
address_b[2] => ram_block15a11.PORTBADDR2
address_b[2] => ram_block15a12.PORTBADDR2
address_b[2] => ram_block15a13.PORTBADDR2
address_b[2] => ram_block15a14.PORTBADDR2
address_b[2] => ram_block15a15.PORTBADDR2
address_b[3] => ram_block15a0.PORTBADDR3
address_b[3] => ram_block15a1.PORTBADDR3
address_b[3] => ram_block15a2.PORTBADDR3
address_b[3] => ram_block15a3.PORTBADDR3
address_b[3] => ram_block15a4.PORTBADDR3
address_b[3] => ram_block15a5.PORTBADDR3
address_b[3] => ram_block15a6.PORTBADDR3
address_b[3] => ram_block15a7.PORTBADDR3
address_b[3] => ram_block15a8.PORTBADDR3
address_b[3] => ram_block15a9.PORTBADDR3
address_b[3] => ram_block15a10.PORTBADDR3
address_b[3] => ram_block15a11.PORTBADDR3
address_b[3] => ram_block15a12.PORTBADDR3
address_b[3] => ram_block15a13.PORTBADDR3
address_b[3] => ram_block15a14.PORTBADDR3
address_b[3] => ram_block15a15.PORTBADDR3
address_b[4] => ram_block15a0.PORTBADDR4
address_b[4] => ram_block15a1.PORTBADDR4
address_b[4] => ram_block15a2.PORTBADDR4
address_b[4] => ram_block15a3.PORTBADDR4
address_b[4] => ram_block15a4.PORTBADDR4
address_b[4] => ram_block15a5.PORTBADDR4
address_b[4] => ram_block15a6.PORTBADDR4
address_b[4] => ram_block15a7.PORTBADDR4
address_b[4] => ram_block15a8.PORTBADDR4
address_b[4] => ram_block15a9.PORTBADDR4
address_b[4] => ram_block15a10.PORTBADDR4
address_b[4] => ram_block15a11.PORTBADDR4
address_b[4] => ram_block15a12.PORTBADDR4
address_b[4] => ram_block15a13.PORTBADDR4
address_b[4] => ram_block15a14.PORTBADDR4
address_b[4] => ram_block15a15.PORTBADDR4
address_b[5] => ram_block15a0.PORTBADDR5
address_b[5] => ram_block15a1.PORTBADDR5
address_b[5] => ram_block15a2.PORTBADDR5
address_b[5] => ram_block15a3.PORTBADDR5
address_b[5] => ram_block15a4.PORTBADDR5
address_b[5] => ram_block15a5.PORTBADDR5
address_b[5] => ram_block15a6.PORTBADDR5
address_b[5] => ram_block15a7.PORTBADDR5
address_b[5] => ram_block15a8.PORTBADDR5
address_b[5] => ram_block15a9.PORTBADDR5
address_b[5] => ram_block15a10.PORTBADDR5
address_b[5] => ram_block15a11.PORTBADDR5
address_b[5] => ram_block15a12.PORTBADDR5
address_b[5] => ram_block15a13.PORTBADDR5
address_b[5] => ram_block15a14.PORTBADDR5
address_b[5] => ram_block15a15.PORTBADDR5
address_b[6] => ram_block15a0.PORTBADDR6
address_b[6] => ram_block15a1.PORTBADDR6
address_b[6] => ram_block15a2.PORTBADDR6
address_b[6] => ram_block15a3.PORTBADDR6
address_b[6] => ram_block15a4.PORTBADDR6
address_b[6] => ram_block15a5.PORTBADDR6
address_b[6] => ram_block15a6.PORTBADDR6
address_b[6] => ram_block15a7.PORTBADDR6
address_b[6] => ram_block15a8.PORTBADDR6
address_b[6] => ram_block15a9.PORTBADDR6
address_b[6] => ram_block15a10.PORTBADDR6
address_b[6] => ram_block15a11.PORTBADDR6
address_b[6] => ram_block15a12.PORTBADDR6
address_b[6] => ram_block15a13.PORTBADDR6
address_b[6] => ram_block15a14.PORTBADDR6
address_b[6] => ram_block15a15.PORTBADDR6
address_b[7] => ram_block15a0.PORTBADDR7
address_b[7] => ram_block15a1.PORTBADDR7
address_b[7] => ram_block15a2.PORTBADDR7
address_b[7] => ram_block15a3.PORTBADDR7
address_b[7] => ram_block15a4.PORTBADDR7
address_b[7] => ram_block15a5.PORTBADDR7
address_b[7] => ram_block15a6.PORTBADDR7
address_b[7] => ram_block15a7.PORTBADDR7
address_b[7] => ram_block15a8.PORTBADDR7
address_b[7] => ram_block15a9.PORTBADDR7
address_b[7] => ram_block15a10.PORTBADDR7
address_b[7] => ram_block15a11.PORTBADDR7
address_b[7] => ram_block15a12.PORTBADDR7
address_b[7] => ram_block15a13.PORTBADDR7
address_b[7] => ram_block15a14.PORTBADDR7
address_b[7] => ram_block15a15.PORTBADDR7
address_b[8] => ram_block15a0.PORTBADDR8
address_b[8] => ram_block15a1.PORTBADDR8
address_b[8] => ram_block15a2.PORTBADDR8
address_b[8] => ram_block15a3.PORTBADDR8
address_b[8] => ram_block15a4.PORTBADDR8
address_b[8] => ram_block15a5.PORTBADDR8
address_b[8] => ram_block15a6.PORTBADDR8
address_b[8] => ram_block15a7.PORTBADDR8
address_b[8] => ram_block15a8.PORTBADDR8
address_b[8] => ram_block15a9.PORTBADDR8
address_b[8] => ram_block15a10.PORTBADDR8
address_b[8] => ram_block15a11.PORTBADDR8
address_b[8] => ram_block15a12.PORTBADDR8
address_b[8] => ram_block15a13.PORTBADDR8
address_b[8] => ram_block15a14.PORTBADDR8
address_b[8] => ram_block15a15.PORTBADDR8
address_b[9] => ram_block15a0.PORTBADDR9
address_b[9] => ram_block15a1.PORTBADDR9
address_b[9] => ram_block15a2.PORTBADDR9
address_b[9] => ram_block15a3.PORTBADDR9
address_b[9] => ram_block15a4.PORTBADDR9
address_b[9] => ram_block15a5.PORTBADDR9
address_b[9] => ram_block15a6.PORTBADDR9
address_b[9] => ram_block15a7.PORTBADDR9
address_b[9] => ram_block15a8.PORTBADDR9
address_b[9] => ram_block15a9.PORTBADDR9
address_b[9] => ram_block15a10.PORTBADDR9
address_b[9] => ram_block15a11.PORTBADDR9
address_b[9] => ram_block15a12.PORTBADDR9
address_b[9] => ram_block15a13.PORTBADDR9
address_b[9] => ram_block15a14.PORTBADDR9
address_b[9] => ram_block15a15.PORTBADDR9
address_b[10] => ram_block15a0.PORTBADDR10
address_b[10] => ram_block15a1.PORTBADDR10
address_b[10] => ram_block15a2.PORTBADDR10
address_b[10] => ram_block15a3.PORTBADDR10
address_b[10] => ram_block15a4.PORTBADDR10
address_b[10] => ram_block15a5.PORTBADDR10
address_b[10] => ram_block15a6.PORTBADDR10
address_b[10] => ram_block15a7.PORTBADDR10
address_b[10] => ram_block15a8.PORTBADDR10
address_b[10] => ram_block15a9.PORTBADDR10
address_b[10] => ram_block15a10.PORTBADDR10
address_b[10] => ram_block15a11.PORTBADDR10
address_b[10] => ram_block15a12.PORTBADDR10
address_b[10] => ram_block15a13.PORTBADDR10
address_b[10] => ram_block15a14.PORTBADDR10
address_b[10] => ram_block15a15.PORTBADDR10
address_b[11] => ram_block15a0.PORTBADDR11
address_b[11] => ram_block15a1.PORTBADDR11
address_b[11] => ram_block15a2.PORTBADDR11
address_b[11] => ram_block15a3.PORTBADDR11
address_b[11] => ram_block15a4.PORTBADDR11
address_b[11] => ram_block15a5.PORTBADDR11
address_b[11] => ram_block15a6.PORTBADDR11
address_b[11] => ram_block15a7.PORTBADDR11
address_b[11] => ram_block15a8.PORTBADDR11
address_b[11] => ram_block15a9.PORTBADDR11
address_b[11] => ram_block15a10.PORTBADDR11
address_b[11] => ram_block15a11.PORTBADDR11
address_b[11] => ram_block15a12.PORTBADDR11
address_b[11] => ram_block15a13.PORTBADDR11
address_b[11] => ram_block15a14.PORTBADDR11
address_b[11] => ram_block15a15.PORTBADDR11
address_b[12] => address_reg_b[0].DATAIN
address_b[12] => decode_o37:decode17.data[0]
address_b[12] => decode_o37:decode_b.data[0]
addressstall_a => addr_store_a[0].IN0
addressstall_a => _.IN0
addressstall_a => _.IN0
addressstall_a => addrstall_reg_a[0].IN0
addressstall_a => _.IN0
addressstall_a => _.IN0
addressstall_a => ram_block15a0.PORTAADDRSTALL
addressstall_a => ram_block15a1.PORTAADDRSTALL
addressstall_a => ram_block15a2.PORTAADDRSTALL
addressstall_a => ram_block15a3.PORTAADDRSTALL
addressstall_a => ram_block15a4.PORTAADDRSTALL
addressstall_a => ram_block15a5.PORTAADDRSTALL
addressstall_a => ram_block15a6.PORTAADDRSTALL
addressstall_a => ram_block15a7.PORTAADDRSTALL
addressstall_a => ram_block15a8.PORTAADDRSTALL
addressstall_a => ram_block15a9.PORTAADDRSTALL
addressstall_a => ram_block15a10.PORTAADDRSTALL
addressstall_a => ram_block15a11.PORTAADDRSTALL
addressstall_a => ram_block15a12.PORTAADDRSTALL
addressstall_a => ram_block15a13.PORTAADDRSTALL
addressstall_a => ram_block15a14.PORTAADDRSTALL
addressstall_a => ram_block15a15.PORTAADDRSTALL
clock0 => ram_block15a0.CLK0
clock0 => ram_block15a1.CLK0
clock0 => ram_block15a2.CLK0
clock0 => ram_block15a3.CLK0
clock0 => ram_block15a4.CLK0
clock0 => ram_block15a5.CLK0
clock0 => ram_block15a6.CLK0
clock0 => ram_block15a7.CLK0
clock0 => ram_block15a8.CLK0
clock0 => ram_block15a9.CLK0
clock0 => ram_block15a10.CLK0
clock0 => ram_block15a11.CLK0
clock0 => ram_block15a12.CLK0
clock0 => ram_block15a13.CLK0
clock0 => ram_block15a14.CLK0
clock0 => ram_block15a15.CLK0
clock0 => addr_store_a[0].CLK
clock0 => address_reg_a[0].CLK
clock0 => addrstall_reg_a[0].CLK
clock0 => out_address_reg_a[0].CLK
clock1 => ram_block15a0.CLK1
clock1 => ram_block15a1.CLK1
clock1 => ram_block15a2.CLK1
clock1 => ram_block15a3.CLK1
clock1 => ram_block15a4.CLK1
clock1 => ram_block15a5.CLK1
clock1 => ram_block15a6.CLK1
clock1 => ram_block15a7.CLK1
clock1 => ram_block15a8.CLK1
clock1 => ram_block15a9.CLK1
clock1 => ram_block15a10.CLK1
clock1 => ram_block15a11.CLK1
clock1 => ram_block15a12.CLK1
clock1 => ram_block15a13.CLK1
clock1 => ram_block15a14.CLK1
clock1 => ram_block15a15.CLK1
clock1 => address_reg_b[0].CLK
clocken0 => ram_block15a0.ENA0
clocken0 => ram_block15a1.ENA0
clocken0 => ram_block15a2.ENA0
clocken0 => ram_block15a3.ENA0
clocken0 => ram_block15a4.ENA0
clocken0 => ram_block15a5.ENA0
clocken0 => ram_block15a6.ENA0
clocken0 => ram_block15a7.ENA0
clocken0 => ram_block15a8.ENA0
clocken0 => ram_block15a9.ENA0
clocken0 => ram_block15a10.ENA0
clocken0 => ram_block15a11.ENA0
clocken0 => ram_block15a12.ENA0
clocken0 => ram_block15a13.ENA0
clocken0 => ram_block15a14.ENA0
clocken0 => ram_block15a15.ENA0
clocken0 => out_address_reg_a[0].ENA
clocken1 => decode_o37:decode_b.enable
clocken1 => address_reg_b[0].ENA
data_a[0] => ram_block15a0.PORTADATAIN
data_a[0] => ram_block15a8.PORTADATAIN
data_a[1] => ram_block15a1.PORTADATAIN
data_a[1] => ram_block15a9.PORTADATAIN
data_a[2] => ram_block15a2.PORTADATAIN
data_a[2] => ram_block15a10.PORTADATAIN
data_a[3] => ram_block15a3.PORTADATAIN
data_a[3] => ram_block15a11.PORTADATAIN
data_a[4] => ram_block15a4.PORTADATAIN
data_a[4] => ram_block15a12.PORTADATAIN
data_a[5] => ram_block15a5.PORTADATAIN
data_a[5] => ram_block15a13.PORTADATAIN
data_a[6] => ram_block15a6.PORTADATAIN
data_a[6] => ram_block15a14.PORTADATAIN
data_a[7] => ram_block15a7.PORTADATAIN
data_a[7] => ram_block15a15.PORTADATAIN
data_b[0] => ram_block15a0.PORTBDATAIN
data_b[0] => ram_block15a8.PORTBDATAIN
data_b[1] => ram_block15a1.PORTBDATAIN
data_b[1] => ram_block15a9.PORTBDATAIN
data_b[2] => ram_block15a2.PORTBDATAIN
data_b[2] => ram_block15a10.PORTBDATAIN
data_b[3] => ram_block15a3.PORTBDATAIN
data_b[3] => ram_block15a11.PORTBDATAIN
data_b[4] => ram_block15a4.PORTBDATAIN
data_b[4] => ram_block15a12.PORTBDATAIN
data_b[5] => ram_block15a5.PORTBDATAIN
data_b[5] => ram_block15a13.PORTBDATAIN
data_b[6] => ram_block15a6.PORTBDATAIN
data_b[6] => ram_block15a14.PORTBDATAIN
data_b[7] => ram_block15a7.PORTBDATAIN
data_b[7] => ram_block15a15.PORTBDATAIN
q_a[0] <= mux_8u7:mux18.result[0]
q_a[1] <= mux_8u7:mux18.result[1]
q_a[2] <= mux_8u7:mux18.result[2]
q_a[3] <= mux_8u7:mux18.result[3]
q_a[4] <= mux_8u7:mux18.result[4]
q_a[5] <= mux_8u7:mux18.result[5]
q_a[6] <= mux_8u7:mux18.result[6]
q_a[7] <= mux_8u7:mux18.result[7]
q_b[0] <= mux_8u7:mux19.result[0]
q_b[1] <= mux_8u7:mux19.result[1]
q_b[2] <= mux_8u7:mux19.result[2]
q_b[3] <= mux_8u7:mux19.result[3]
q_b[4] <= mux_8u7:mux19.result[4]
q_b[5] <= mux_8u7:mux19.result[5]
q_b[6] <= mux_8u7:mux19.result[6]
q_b[7] <= mux_8u7:mux19.result[7]
wren_a => decode_o37:decode16.enable
wren_b => decode_o37:decode17.enable


|img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|decode_o37:decode16
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|decode_o37:decode17
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|decode_o37:decode_b
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|mux_8u7:mux18
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|mux_8u7:mux19
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr
clock => dffe20a[0].CLK
clock => dffe21a[0].CLK
clrn => dffe20a[0].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe20a[0].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp
clock => dffpipe_te9:dffpipe22.clock
clrn => dffpipe_te9:dffpipe22.clrn
d[0] => dffpipe_te9:dffpipe22.d[0]
d[1] => dffpipe_te9:dffpipe22.d[1]
d[2] => dffpipe_te9:dffpipe22.d[2]
d[3] => dffpipe_te9:dffpipe22.d[3]
d[4] => dffpipe_te9:dffpipe22.d[4]
d[5] => dffpipe_te9:dffpipe22.d[5]
d[6] => dffpipe_te9:dffpipe22.d[6]
d[7] => dffpipe_te9:dffpipe22.d[7]
d[8] => dffpipe_te9:dffpipe22.d[8]
d[9] => dffpipe_te9:dffpipe22.d[9]
d[10] => dffpipe_te9:dffpipe22.d[10]
d[11] => dffpipe_te9:dffpipe22.d[11]
d[12] => dffpipe_te9:dffpipe22.d[12]
d[13] => dffpipe_te9:dffpipe22.d[13]
q[0] <= dffpipe_te9:dffpipe22.q[0]
q[1] <= dffpipe_te9:dffpipe22.q[1]
q[2] <= dffpipe_te9:dffpipe22.q[2]
q[3] <= dffpipe_te9:dffpipe22.q[3]
q[4] <= dffpipe_te9:dffpipe22.q[4]
q[5] <= dffpipe_te9:dffpipe22.q[5]
q[6] <= dffpipe_te9:dffpipe22.q[6]
q[7] <= dffpipe_te9:dffpipe22.q[7]
q[8] <= dffpipe_te9:dffpipe22.q[8]
q[9] <= dffpipe_te9:dffpipe22.q[9]
q[10] <= dffpipe_te9:dffpipe22.q[10]
q[11] <= dffpipe_te9:dffpipe22.q[11]
q[12] <= dffpipe_te9:dffpipe22.q[12]
q[13] <= dffpipe_te9:dffpipe22.q[13]


|img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22
clock => dffe23a[13].CLK
clock => dffe23a[12].CLK
clock => dffe23a[11].CLK
clock => dffe23a[10].CLK
clock => dffe23a[9].CLK
clock => dffe23a[8].CLK
clock => dffe23a[7].CLK
clock => dffe23a[6].CLK
clock => dffe23a[5].CLK
clock => dffe23a[4].CLK
clock => dffe23a[3].CLK
clock => dffe23a[2].CLK
clock => dffe23a[1].CLK
clock => dffe23a[0].CLK
clock => dffe24a[13].CLK
clock => dffe24a[12].CLK
clock => dffe24a[11].CLK
clock => dffe24a[10].CLK
clock => dffe24a[9].CLK
clock => dffe24a[8].CLK
clock => dffe24a[7].CLK
clock => dffe24a[6].CLK
clock => dffe24a[5].CLK
clock => dffe24a[4].CLK
clock => dffe24a[3].CLK
clock => dffe24a[2].CLK
clock => dffe24a[1].CLK
clock => dffe24a[0].CLK
clrn => dffe23a[13].ACLR
clrn => dffe23a[12].ACLR
clrn => dffe23a[11].ACLR
clrn => dffe23a[10].ACLR
clrn => dffe23a[9].ACLR
clrn => dffe23a[8].ACLR
clrn => dffe23a[7].ACLR
clrn => dffe23a[6].ACLR
clrn => dffe23a[5].ACLR
clrn => dffe23a[4].ACLR
clrn => dffe23a[3].ACLR
clrn => dffe23a[2].ACLR
clrn => dffe23a[1].ACLR
clrn => dffe23a[0].ACLR
clrn => dffe24a[13].ACLR
clrn => dffe24a[12].ACLR
clrn => dffe24a[11].ACLR
clrn => dffe24a[10].ACLR
clrn => dffe24a[9].ACLR
clrn => dffe24a[8].ACLR
clrn => dffe24a[7].ACLR
clrn => dffe24a[6].ACLR
clrn => dffe24a[5].ACLR
clrn => dffe24a[4].ACLR
clrn => dffe24a[3].ACLR
clrn => dffe24a[2].ACLR
clrn => dffe24a[1].ACLR
clrn => dffe24a[0].ACLR
d[0] => dffe23a[0].IN0
d[1] => dffe23a[1].IN0
d[2] => dffe23a[2].IN0
d[3] => dffe23a[3].IN0
d[4] => dffe23a[4].IN0
d[5] => dffe23a[5].IN0
d[6] => dffe23a[6].IN0
d[7] => dffe23a[7].IN0
d[8] => dffe23a[8].IN0
d[9] => dffe23a[9].IN0
d[10] => dffe23a[10].IN0
d[11] => dffe23a[11].IN0
d[12] => dffe23a[12].IN0
d[13] => dffe23a[13].IN0
q[0] <= dffe24a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe24a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe24a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe24a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe24a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe24a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe24a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe24a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe24a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe24a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe24a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe24a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe24a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe24a[13].DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr
clock => dffe25a[0].CLK
clock => dffe26a[0].CLK
clrn => dffe25a[0].ACLR
clrn => dffe26a[0].ACLR
d[0] => dffe25a[0].IN0
q[0] <= dffe26a[0].DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp
clock => dffe27a[13].CLK
clock => dffe27a[12].CLK
clock => dffe27a[11].CLK
clock => dffe27a[10].CLK
clock => dffe27a[9].CLK
clock => dffe27a[8].CLK
clock => dffe27a[7].CLK
clock => dffe27a[6].CLK
clock => dffe27a[5].CLK
clock => dffe27a[4].CLK
clock => dffe27a[3].CLK
clock => dffe27a[2].CLK
clock => dffe27a[1].CLK
clock => dffe27a[0].CLK
clrn => dffe27a[13].ACLR
clrn => dffe27a[12].ACLR
clrn => dffe27a[11].ACLR
clrn => dffe27a[10].ACLR
clrn => dffe27a[9].ACLR
clrn => dffe27a[8].ACLR
clrn => dffe27a[7].ACLR
clrn => dffe27a[6].ACLR
clrn => dffe27a[5].ACLR
clrn => dffe27a[4].ACLR
clrn => dffe27a[3].ACLR
clrn => dffe27a[2].ACLR
clrn => dffe27a[1].ACLR
clrn => dffe27a[0].ACLR
d[0] => dffe27a[0].IN0
d[1] => dffe27a[1].IN0
d[2] => dffe27a[2].IN0
d[3] => dffe27a[3].IN0
d[4] => dffe27a[4].IN0
d[5] => dffe27a[5].IN0
d[6] => dffe27a[6].IN0
d[7] => dffe27a[7].IN0
d[8] => dffe27a[8].IN0
d[9] => dffe27a[9].IN0
d[10] => dffe27a[10].IN0
d[11] => dffe27a[11].IN0
d[12] => dffe27a[12].IN0
d[13] => dffe27a[13].IN0
q[0] <= dffe27a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe27a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe27a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe27a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe27a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe27a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe27a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe27a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe27a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe27a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe27a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe27a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe27a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe27a[13].DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp
clock => dffe27a[13].CLK
clock => dffe27a[12].CLK
clock => dffe27a[11].CLK
clock => dffe27a[10].CLK
clock => dffe27a[9].CLK
clock => dffe27a[8].CLK
clock => dffe27a[7].CLK
clock => dffe27a[6].CLK
clock => dffe27a[5].CLK
clock => dffe27a[4].CLK
clock => dffe27a[3].CLK
clock => dffe27a[2].CLK
clock => dffe27a[1].CLK
clock => dffe27a[0].CLK
clrn => dffe27a[13].ACLR
clrn => dffe27a[12].ACLR
clrn => dffe27a[11].ACLR
clrn => dffe27a[10].ACLR
clrn => dffe27a[9].ACLR
clrn => dffe27a[8].ACLR
clrn => dffe27a[7].ACLR
clrn => dffe27a[6].ACLR
clrn => dffe27a[5].ACLR
clrn => dffe27a[4].ACLR
clrn => dffe27a[3].ACLR
clrn => dffe27a[2].ACLR
clrn => dffe27a[1].ACLR
clrn => dffe27a[0].ACLR
d[0] => dffe27a[0].IN0
d[1] => dffe27a[1].IN0
d[2] => dffe27a[2].IN0
d[3] => dffe27a[3].IN0
d[4] => dffe27a[4].IN0
d[5] => dffe27a[5].IN0
d[6] => dffe27a[6].IN0
d[7] => dffe27a[7].IN0
d[8] => dffe27a[8].IN0
d[9] => dffe27a[9].IN0
d[10] => dffe27a[10].IN0
d[11] => dffe27a[11].IN0
d[12] => dffe27a[12].IN0
d[13] => dffe27a[13].IN0
q[0] <= dffe27a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe27a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe27a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe27a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe27a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe27a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe27a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe27a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe27a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe27a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe27a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe27a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe27a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe27a[13].DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp
clock => dffpipe_ue9:dffpipe28.clock
clrn => dffpipe_ue9:dffpipe28.clrn
d[0] => dffpipe_ue9:dffpipe28.d[0]
d[1] => dffpipe_ue9:dffpipe28.d[1]
d[2] => dffpipe_ue9:dffpipe28.d[2]
d[3] => dffpipe_ue9:dffpipe28.d[3]
d[4] => dffpipe_ue9:dffpipe28.d[4]
d[5] => dffpipe_ue9:dffpipe28.d[5]
d[6] => dffpipe_ue9:dffpipe28.d[6]
d[7] => dffpipe_ue9:dffpipe28.d[7]
d[8] => dffpipe_ue9:dffpipe28.d[8]
d[9] => dffpipe_ue9:dffpipe28.d[9]
d[10] => dffpipe_ue9:dffpipe28.d[10]
d[11] => dffpipe_ue9:dffpipe28.d[11]
d[12] => dffpipe_ue9:dffpipe28.d[12]
d[13] => dffpipe_ue9:dffpipe28.d[13]
q[0] <= dffpipe_ue9:dffpipe28.q[0]
q[1] <= dffpipe_ue9:dffpipe28.q[1]
q[2] <= dffpipe_ue9:dffpipe28.q[2]
q[3] <= dffpipe_ue9:dffpipe28.q[3]
q[4] <= dffpipe_ue9:dffpipe28.q[4]
q[5] <= dffpipe_ue9:dffpipe28.q[5]
q[6] <= dffpipe_ue9:dffpipe28.q[6]
q[7] <= dffpipe_ue9:dffpipe28.q[7]
q[8] <= dffpipe_ue9:dffpipe28.q[8]
q[9] <= dffpipe_ue9:dffpipe28.q[9]
q[10] <= dffpipe_ue9:dffpipe28.q[10]
q[11] <= dffpipe_ue9:dffpipe28.q[11]
q[12] <= dffpipe_ue9:dffpipe28.q[12]
q[13] <= dffpipe_ue9:dffpipe28.q[13]


|img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28
clock => dffe29a[13].CLK
clock => dffe29a[12].CLK
clock => dffe29a[11].CLK
clock => dffe29a[10].CLK
clock => dffe29a[9].CLK
clock => dffe29a[8].CLK
clock => dffe29a[7].CLK
clock => dffe29a[6].CLK
clock => dffe29a[5].CLK
clock => dffe29a[4].CLK
clock => dffe29a[3].CLK
clock => dffe29a[2].CLK
clock => dffe29a[1].CLK
clock => dffe29a[0].CLK
clock => dffe30a[13].CLK
clock => dffe30a[12].CLK
clock => dffe30a[11].CLK
clock => dffe30a[10].CLK
clock => dffe30a[9].CLK
clock => dffe30a[8].CLK
clock => dffe30a[7].CLK
clock => dffe30a[6].CLK
clock => dffe30a[5].CLK
clock => dffe30a[4].CLK
clock => dffe30a[3].CLK
clock => dffe30a[2].CLK
clock => dffe30a[1].CLK
clock => dffe30a[0].CLK
clrn => dffe29a[13].ACLR
clrn => dffe29a[12].ACLR
clrn => dffe29a[11].ACLR
clrn => dffe29a[10].ACLR
clrn => dffe29a[9].ACLR
clrn => dffe29a[8].ACLR
clrn => dffe29a[7].ACLR
clrn => dffe29a[6].ACLR
clrn => dffe29a[5].ACLR
clrn => dffe29a[4].ACLR
clrn => dffe29a[3].ACLR
clrn => dffe29a[2].ACLR
clrn => dffe29a[1].ACLR
clrn => dffe29a[0].ACLR
clrn => dffe30a[13].ACLR
clrn => dffe30a[12].ACLR
clrn => dffe30a[11].ACLR
clrn => dffe30a[10].ACLR
clrn => dffe30a[9].ACLR
clrn => dffe30a[8].ACLR
clrn => dffe30a[7].ACLR
clrn => dffe30a[6].ACLR
clrn => dffe30a[5].ACLR
clrn => dffe30a[4].ACLR
clrn => dffe30a[3].ACLR
clrn => dffe30a[2].ACLR
clrn => dffe30a[1].ACLR
clrn => dffe30a[0].ACLR
d[0] => dffe29a[0].IN0
d[1] => dffe29a[1].IN0
d[2] => dffe29a[2].IN0
d[3] => dffe29a[3].IN0
d[4] => dffe29a[4].IN0
d[5] => dffe29a[5].IN0
d[6] => dffe29a[6].IN0
d[7] => dffe29a[7].IN0
d[8] => dffe29a[8].IN0
d[9] => dffe29a[9].IN0
d[10] => dffe29a[10].IN0
d[11] => dffe29a[11].IN0
d[12] => dffe29a[12].IN0
d[13] => dffe29a[13].IN0
q[0] <= dffe30a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe30a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe30a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe30a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe30a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe30a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe30a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe30a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe30a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe30a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe30a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe30a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe30a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe30a[13].DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|cmpr_r16:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|cmpr_r16:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|cmpr_r16:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|cmpr_r16:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|cmpr_r16:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|cmpr_r16:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|cmpr_r16:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|cmpr_r16:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|mux_1u7:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|mux_1u7:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|mux_1u7:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst
clk => mem~21.CLK
clk => mem~0.CLK
clk => mem~1.CLK
clk => mem~2.CLK
clk => mem~3.CLK
clk => mem~4.CLK
clk => mem~5.CLK
clk => mem~6.CLK
clk => mem~7.CLK
clk => mem~8.CLK
clk => mem~9.CLK
clk => mem~10.CLK
clk => mem~11.CLK
clk => mem~12.CLK
clk => mem~13.CLK
clk => mem~14.CLK
clk => mem~15.CLK
clk => mem~16.CLK
clk => mem~17.CLK
clk => mem~18.CLK
clk => mem~19.CLK
clk => mem~20.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => read_addr[0].CLK
clk => read_addr[1].CLK
clk => read_addr[2].CLK
clk => read_addr[3].CLK
clk => read_addr[4].CLK
clk => read_addr[5].CLK
clk => read_addr[6].CLK
clk => read_addr[7].CLK
clk => read_addr[8].CLK
clk => read_addr[9].CLK
clk => read_addr[10].CLK
clk => read_addr[11].CLK
clk => read_addr[12].CLK
clk => write_addr[0].CLK
clk => write_addr[1].CLK
clk => write_addr[2].CLK
clk => write_addr[3].CLK
clk => write_addr[4].CLK
clk => write_addr[5].CLK
clk => write_addr[6].CLK
clk => write_addr[7].CLK
clk => write_addr[8].CLK
clk => write_addr[9].CLK
clk => write_addr[10].CLK
clk => write_addr[11].CLK
clk => write_addr[12].CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => read_addr_dup[0].CLK
clk => read_addr_dup[1].CLK
clk => read_addr_dup[2].CLK
clk => read_addr_dup[3].CLK
clk => read_addr_dup[4].CLK
clk => read_addr_dup[5].CLK
clk => read_addr_dup[6].CLK
clk => read_addr_dup[7].CLK
clk => read_addr_dup[8].CLK
clk => read_addr_dup[9].CLK
clk => read_addr_dup[10].CLK
clk => read_addr_dup[11].CLK
clk => read_addr_dup[12].CLK
clk => dout_valid~reg0.CLK
clk => mem.CLK0
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => count[6].ACLR
rst => count[7].ACLR
rst => count[8].ACLR
rst => count[9].ACLR
rst => count[10].ACLR
rst => count[11].ACLR
rst => count[12].ACLR
rst => dout_valid~reg0.ACLR
rst => read_addr_dup[0].ACLR
rst => read_addr_dup[1].ACLR
rst => read_addr_dup[2].ACLR
rst => read_addr_dup[3].ACLR
rst => read_addr_dup[4].ACLR
rst => read_addr_dup[5].ACLR
rst => read_addr_dup[6].ACLR
rst => read_addr_dup[7].ACLR
rst => read_addr_dup[8].ACLR
rst => read_addr_dup[9].ACLR
rst => read_addr_dup[10].ACLR
rst => read_addr_dup[11].ACLR
rst => read_addr_dup[12].ACLR
rst => read_addr[0].ACLR
rst => read_addr[1].ACLR
rst => read_addr[2].ACLR
rst => read_addr[3].ACLR
rst => read_addr[4].ACLR
rst => read_addr[5].ACLR
rst => read_addr[6].ACLR
rst => read_addr[7].ACLR
rst => read_addr[8].ACLR
rst => read_addr[9].ACLR
rst => read_addr[10].ACLR
rst => read_addr[11].ACLR
rst => read_addr[12].ACLR
rst => write_addr[0].ACLR
rst => write_addr[1].ACLR
rst => write_addr[2].ACLR
rst => write_addr[3].ACLR
rst => write_addr[4].ACLR
rst => write_addr[5].ACLR
rst => write_addr[6].ACLR
rst => write_addr[7].ACLR
rst => write_addr[8].ACLR
rst => write_addr[9].ACLR
rst => write_addr[10].ACLR
rst => write_addr[11].ACLR
rst => write_addr[12].ACLR
din[0] => mem~20.DATAIN
din[0] => mem.DATAIN
din[1] => mem~19.DATAIN
din[1] => mem.DATAIN1
din[2] => mem~18.DATAIN
din[2] => mem.DATAIN2
din[3] => mem~17.DATAIN
din[3] => mem.DATAIN3
din[4] => mem~16.DATAIN
din[4] => mem.DATAIN4
din[5] => mem~15.DATAIN
din[5] => mem.DATAIN5
din[6] => mem~14.DATAIN
din[6] => mem.DATAIN6
din[7] => mem~13.DATAIN
din[7] => mem.DATAIN7
wr_en => count_proc.IN0
wr_en => count_proc.IN1
rd_en => data_valid_proc.IN1
rd_en => count_proc.IN1
rd_en => dout[0]~reg0.ENA
rd_en => dout[1]~reg0.ENA
rd_en => dout[2]~reg0.ENA
rd_en => dout[3]~reg0.ENA
rd_en => dout[4]~reg0.ENA
rd_en => dout[5]~reg0.ENA
rd_en => dout[6]~reg0.ENA
rd_en => dout[7]~reg0.ENA
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
afull <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
aempty <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
used[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
used[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
used[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
used[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
used[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
used[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
used[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
used[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
used[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
used[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE
used[10] <= count[10].DB_MAX_OUTPUT_PORT_TYPE
used[11] <= count[11].DB_MAX_OUTPUT_PORT_TYPE
used[12] <= count[12].DB_MAX_OUTPUT_PORT_TYPE
used[13] <= <GND>


|img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst
clk => blanking_ver_cond.CLK
clk => blanking_hor_cond.CLK
clk => blank~reg0.CLK
clk => req_data_ver_cond1.CLK
clk => req_data_hor_cond2.CLK
clk => req_data_hor_cond1.CLK
clk => req_data~reg0.CLK
clk => b_out[0]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_out[5]~reg0.CLK
clk => b_out[6]~reg0.CLK
clk => b_out[7]~reg0.CLK
clk => g_out[0]~reg0.CLK
clk => g_out[1]~reg0.CLK
clk => g_out[2]~reg0.CLK
clk => g_out[3]~reg0.CLK
clk => g_out[4]~reg0.CLK
clk => g_out[5]~reg0.CLK
clk => g_out[6]~reg0.CLK
clk => g_out[7]~reg0.CLK
clk => r_out[0]~reg0.CLK
clk => r_out[1]~reg0.CLK
clk => r_out[2]~reg0.CLK
clk => r_out[3]~reg0.CLK
clk => r_out[4]~reg0.CLK
clk => r_out[5]~reg0.CLK
clk => r_out[6]~reg0.CLK
clk => r_out[7]~reg0.CLK
clk => pixels_req[0]~reg0.CLK
clk => pixels_req[1]~reg0.CLK
clk => pixels_req[2]~reg0.CLK
clk => pixels_req[3]~reg0.CLK
clk => pixels_req[4]~reg0.CLK
clk => pixels_req[5]~reg0.CLK
clk => pixels_req[6]~reg0.CLK
clk => pixels_req[7]~reg0.CLK
clk => pixels_req[8]~reg0.CLK
clk => pixels_req[9]~reg0.CLK
clk => pixels_req[10]~reg0.CLK
clk => pixels_req[11]~reg0.CLK
clk => req_ln_trig~reg0.CLK
clk => req_lines_cnt[0].CLK
clk => req_lines_cnt[1].CLK
clk => req_lines_cnt[2].CLK
clk => req_lines_cnt[3].CLK
clk => req_lines_cnt[4].CLK
clk => req_lines_cnt[5].CLK
clk => req_lines_cnt[6].CLK
clk => req_lines_cnt[7].CLK
clk => req_lines_cnt[8].CLK
clk => req_lines_cnt[9].CLK
clk => lower_frame_i[0].CLK
clk => lower_frame_i[1].CLK
clk => lower_frame_i[2].CLK
clk => lower_frame_i[3].CLK
clk => lower_frame_i[4].CLK
clk => lower_frame_i[5].CLK
clk => lower_frame_i[6].CLK
clk => lower_frame_i[7].CLK
clk => lower_frame_i[8].CLK
clk => lower_frame_i[9].CLK
clk => upper_frame_i[0].CLK
clk => upper_frame_i[1].CLK
clk => upper_frame_i[2].CLK
clk => upper_frame_i[3].CLK
clk => upper_frame_i[4].CLK
clk => upper_frame_i[5].CLK
clk => upper_frame_i[6].CLK
clk => upper_frame_i[7].CLK
clk => upper_frame_i[8].CLK
clk => upper_frame_i[9].CLK
clk => right_frame_i[0].CLK
clk => right_frame_i[1].CLK
clk => right_frame_i[2].CLK
clk => right_frame_i[3].CLK
clk => right_frame_i[4].CLK
clk => right_frame_i[5].CLK
clk => right_frame_i[6].CLK
clk => right_frame_i[7].CLK
clk => right_frame_i[8].CLK
clk => right_frame_i[9].CLK
clk => left_frame_i[0].CLK
clk => left_frame_i[1].CLK
clk => left_frame_i[2].CLK
clk => left_frame_i[3].CLK
clk => left_frame_i[4].CLK
clk => left_frame_i[5].CLK
clk => left_frame_i[6].CLK
clk => left_frame_i[7].CLK
clk => left_frame_i[8].CLK
clk => left_frame_i[9].CLK
clk => image_tx_en_i.CLK
clk => vesa_en_i.CLK
clk => vsync_i.CLK
clk => hsync~reg0.CLK
clk => vcnt[0].CLK
clk => vcnt[1].CLK
clk => vcnt[2].CLK
clk => vcnt[3].CLK
clk => vcnt[4].CLK
clk => vcnt[5].CLK
clk => vcnt[6].CLK
clk => vcnt[7].CLK
clk => vcnt[8].CLK
clk => vcnt[9].CLK
clk => hcnt[0].CLK
clk => hcnt[1].CLK
clk => hcnt[2].CLK
clk => hcnt[3].CLK
clk => hcnt[4].CLK
clk => hcnt[5].CLK
clk => hcnt[6].CLK
clk => hcnt[7].CLK
clk => hcnt[8].CLK
clk => hcnt[9].CLK
clk => hcnt[10].CLK
reset => pixels_req[0]~reg0.ACLR
reset => pixels_req[1]~reg0.ACLR
reset => pixels_req[2]~reg0.ACLR
reset => pixels_req[3]~reg0.ACLR
reset => pixels_req[4]~reg0.ACLR
reset => pixels_req[5]~reg0.ACLR
reset => pixels_req[6]~reg0.ACLR
reset => pixels_req[7]~reg0.ACLR
reset => pixels_req[8]~reg0.ACLR
reset => pixels_req[9]~reg0.ACLR
reset => pixels_req[10]~reg0.ACLR
reset => pixels_req[11]~reg0.ACLR
reset => req_ln_trig~reg0.ACLR
reset => req_lines_cnt[0].PRESET
reset => req_lines_cnt[1].ACLR
reset => req_lines_cnt[2].ACLR
reset => req_lines_cnt[3].ACLR
reset => req_lines_cnt[4].ACLR
reset => req_lines_cnt[5].ACLR
reset => req_lines_cnt[6].ACLR
reset => req_lines_cnt[7].ACLR
reset => req_lines_cnt[8].ACLR
reset => req_lines_cnt[9].ACLR
reset => req_data~reg0.ACLR
reset => b_out[0]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_out[5]~reg0.ACLR
reset => b_out[6]~reg0.ACLR
reset => b_out[7]~reg0.ACLR
reset => g_out[0]~reg0.ACLR
reset => g_out[1]~reg0.ACLR
reset => g_out[2]~reg0.ACLR
reset => g_out[3]~reg0.ACLR
reset => g_out[4]~reg0.ACLR
reset => g_out[5]~reg0.ACLR
reset => g_out[6]~reg0.ACLR
reset => g_out[7]~reg0.ACLR
reset => r_out[0]~reg0.ACLR
reset => r_out[1]~reg0.ACLR
reset => r_out[2]~reg0.ACLR
reset => r_out[3]~reg0.ACLR
reset => r_out[4]~reg0.ACLR
reset => r_out[5]~reg0.ACLR
reset => r_out[6]~reg0.ACLR
reset => r_out[7]~reg0.ACLR
reset => blank~reg0.ACLR
reset => hsync~reg0.ACLR
reset => lower_frame_i[0].PRESET
reset => lower_frame_i[1].PRESET
reset => lower_frame_i[2].PRESET
reset => lower_frame_i[3].ACLR
reset => lower_frame_i[4].PRESET
reset => lower_frame_i[5].ACLR
reset => lower_frame_i[6].PRESET
reset => lower_frame_i[7].ACLR
reset => lower_frame_i[8].ACLR
reset => lower_frame_i[9].PRESET
reset => upper_frame_i[0].ACLR
reset => upper_frame_i[1].ACLR
reset => upper_frame_i[2].ACLR
reset => upper_frame_i[3].ACLR
reset => upper_frame_i[4].ACLR
reset => upper_frame_i[5].ACLR
reset => upper_frame_i[6].ACLR
reset => upper_frame_i[7].ACLR
reset => upper_frame_i[8].ACLR
reset => upper_frame_i[9].ACLR
reset => right_frame_i[0].PRESET
reset => right_frame_i[1].PRESET
reset => right_frame_i[2].PRESET
reset => right_frame_i[3].PRESET
reset => right_frame_i[4].PRESET
reset => right_frame_i[5].ACLR
reset => right_frame_i[6].ACLR
reset => right_frame_i[7].ACLR
reset => right_frame_i[8].PRESET
reset => right_frame_i[9].PRESET
reset => left_frame_i[0].ACLR
reset => left_frame_i[1].ACLR
reset => left_frame_i[2].ACLR
reset => left_frame_i[3].ACLR
reset => left_frame_i[4].ACLR
reset => left_frame_i[5].ACLR
reset => left_frame_i[6].ACLR
reset => left_frame_i[7].ACLR
reset => left_frame_i[8].ACLR
reset => left_frame_i[9].ACLR
reset => image_tx_en_i.ACLR
reset => vesa_en_i.ACLR
reset => vsync_i.ACLR
reset => vcnt[0].PRESET
reset => vcnt[1].PRESET
reset => vcnt[2].PRESET
reset => vcnt[3].ACLR
reset => vcnt[4].PRESET
reset => vcnt[5].ACLR
reset => vcnt[6].PRESET
reset => vcnt[7].ACLR
reset => vcnt[8].ACLR
reset => vcnt[9].PRESET
reset => hcnt[0].ACLR
reset => hcnt[1].PRESET
reset => hcnt[2].PRESET
reset => hcnt[3].ACLR
reset => hcnt[4].ACLR
reset => hcnt[5].ACLR
reset => hcnt[6].PRESET
reset => hcnt[7].ACLR
reset => hcnt[8].PRESET
reset => hcnt[9].PRESET
reset => hcnt[10].ACLR
reset => blanking_ver_cond.ACLR
reset => blanking_hor_cond.ACLR
reset => req_data_ver_cond1.ACLR
reset => req_data_hor_cond2.ACLR
reset => req_data_hor_cond1.ACLR
r_in[0] => r_out.DATAB
r_in[1] => r_out.DATAB
r_in[2] => r_out.DATAB
r_in[3] => r_out.DATAB
r_in[4] => r_out.DATAB
r_in[5] => r_out.DATAB
r_in[6] => r_out.DATAB
r_in[7] => r_out.DATAB
g_in[0] => g_out.DATAB
g_in[1] => g_out.DATAB
g_in[2] => g_out.DATAB
g_in[3] => g_out.DATAB
g_in[4] => g_out.DATAB
g_in[5] => g_out.DATAB
g_in[6] => g_out.DATAB
g_in[7] => g_out.DATAB
b_in[0] => b_out.DATAB
b_in[1] => b_out.DATAB
b_in[2] => b_out.DATAB
b_in[3] => b_out.DATAB
b_in[4] => b_out.DATAB
b_in[5] => b_out.DATAB
b_in[6] => b_out.DATAB
b_in[7] => b_out.DATAB
left_frame[0] => left_frame_i.DATAB
left_frame[0] => Add6.IN6
left_frame[1] => left_frame_i.DATAB
left_frame[1] => Add6.IN5
left_frame[2] => left_frame_i.DATAB
left_frame[2] => Add6.IN4
left_frame[3] => left_frame_i.DATAB
left_frame[3] => Add6.IN3
left_frame[4] => left_frame_i.DATAB
left_frame[4] => Add6.IN2
left_frame[5] => left_frame_i.DATAB
left_frame[5] => Add6.IN10
left_frame[6] => left_frame_i.DATAB
left_frame[6] => Add6.IN1
left_frame[7] => left_frame_i.DATAB
left_frame[7] => Add6.IN0
left_frame[8] => left_frame_i.DATAB
left_frame[8] => Add6.IN9
left_frame[9] => left_frame_i.DATAB
left_frame[9] => Add6.IN8
upper_frame[0] => upper_frame_i.DATAB
upper_frame[1] => upper_frame_i.DATAB
upper_frame[2] => upper_frame_i.DATAB
upper_frame[3] => upper_frame_i.DATAB
upper_frame[4] => upper_frame_i.DATAB
upper_frame[5] => upper_frame_i.DATAB
upper_frame[6] => upper_frame_i.DATAB
upper_frame[7] => upper_frame_i.DATAB
upper_frame[8] => upper_frame_i.DATAB
upper_frame[9] => upper_frame_i.DATAB
right_frame[0] => Add7.IN24
right_frame[0] => Add2.IN6
right_frame[1] => Add7.IN23
right_frame[1] => Add2.IN5
right_frame[2] => Add7.IN22
right_frame[2] => Add2.IN4
right_frame[3] => Add7.IN21
right_frame[3] => Add2.IN3
right_frame[4] => Add7.IN20
right_frame[4] => Add2.IN2
right_frame[5] => Add7.IN19
right_frame[5] => Add2.IN10
right_frame[6] => Add7.IN18
right_frame[6] => Add2.IN1
right_frame[7] => Add7.IN17
right_frame[7] => Add2.IN0
right_frame[8] => Add7.IN16
right_frame[8] => Add2.IN9
right_frame[9] => Add7.IN15
right_frame[9] => Add2.IN8
lower_frame[0] => Add4.IN5
lower_frame[1] => Add4.IN4
lower_frame[2] => Add4.IN3
lower_frame[3] => Add4.IN10
lower_frame[4] => Add4.IN9
lower_frame[5] => Add4.IN2
lower_frame[6] => Add4.IN8
lower_frame[7] => Add4.IN1
lower_frame[8] => Add4.IN0
lower_frame[9] => Add4.IN7
vesa_en => vesa_en_i.DATAB
vesa_en => vesa_en_i.DATAA
image_tx_en => image_tx_en_i.DATAB
image_tx_en => image_tx_en_i.DATAA
data_valid => rgb_proc.IN1
req_data <= req_data~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixels_req[0] <= pixels_req[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixels_req[1] <= pixels_req[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixels_req[2] <= pixels_req[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixels_req[3] <= pixels_req[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixels_req[4] <= pixels_req[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixels_req[5] <= pixels_req[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixels_req[6] <= pixels_req[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixels_req[7] <= pixels_req[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixels_req[8] <= pixels_req[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixels_req[9] <= pixels_req[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixels_req[10] <= pixels_req[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixels_req[11] <= pixels_req[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
req_ln_trig <= req_ln_trig~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[0] <= r_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[1] <= r_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[2] <= r_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[3] <= r_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[4] <= r_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[5] <= r_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[6] <= r_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[7] <= r_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[0] <= g_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[1] <= g_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[2] <= g_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[3] <= g_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[4] <= g_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[5] <= g_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[6] <= g_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[7] <= g_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= b_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[6] <= b_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[7] <= b_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blank <= blank~reg0.DB_MAX_OUTPUT_PORT_TYPE
hsync <= hsync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vsync <= vsync_i.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst
clk => data_valid~reg0.CLK
clk => b_out[0]~reg0.CLK
clk => b_out[1]~reg0.CLK
clk => b_out[2]~reg0.CLK
clk => b_out[3]~reg0.CLK
clk => b_out[4]~reg0.CLK
clk => b_out[5]~reg0.CLK
clk => b_out[6]~reg0.CLK
clk => b_out[7]~reg0.CLK
clk => g_out[0]~reg0.CLK
clk => g_out[1]~reg0.CLK
clk => g_out[2]~reg0.CLK
clk => g_out[3]~reg0.CLK
clk => g_out[4]~reg0.CLK
clk => g_out[5]~reg0.CLK
clk => g_out[6]~reg0.CLK
clk => g_out[7]~reg0.CLK
clk => r_out[0]~reg0.CLK
clk => r_out[1]~reg0.CLK
clk => r_out[2]~reg0.CLK
clk => r_out[3]~reg0.CLK
clk => r_out[4]~reg0.CLK
clk => r_out[5]~reg0.CLK
clk => r_out[6]~reg0.CLK
clk => r_out[7]~reg0.CLK
clk => vcnt[0].CLK
clk => vcnt[1].CLK
clk => vcnt[2].CLK
clk => vcnt[3].CLK
clk => vcnt[4].CLK
clk => vcnt[5].CLK
clk => vcnt[6].CLK
clk => hcnt[0].CLK
clk => hcnt[1].CLK
clk => hcnt[2].CLK
clk => hcnt[3].CLK
clk => hcnt[4].CLK
clk => hcnt[5].CLK
clk => hcnt[6].CLK
clk => hcnt[7].CLK
clk => frame_state[0].CLK
clk => frame_state[1].CLK
clk => frame_state[2].CLK
clk => lower_frame[0]~reg0.CLK
clk => lower_frame[1]~reg0.CLK
clk => lower_frame[2]~reg0.CLK
clk => lower_frame[3]~reg0.CLK
clk => lower_frame[4]~reg0.CLK
clk => lower_frame[5]~reg0.CLK
clk => lower_frame[6]~reg0.CLK
clk => lower_frame[7]~reg0.CLK
clk => lower_frame[8]~reg0.CLK
clk => lower_frame[9]~reg0.CLK
clk => right_frame[0]~reg0.CLK
clk => right_frame[1]~reg0.CLK
clk => right_frame[2]~reg0.CLK
clk => right_frame[3]~reg0.CLK
clk => right_frame[4]~reg0.CLK
clk => right_frame[5]~reg0.CLK
clk => right_frame[6]~reg0.CLK
clk => right_frame[7]~reg0.CLK
clk => right_frame[8]~reg0.CLK
clk => right_frame[9]~reg0.CLK
clk => upper_frame[0]~reg0.CLK
clk => upper_frame[1]~reg0.CLK
clk => upper_frame[2]~reg0.CLK
clk => upper_frame[3]~reg0.CLK
clk => upper_frame[4]~reg0.CLK
clk => upper_frame[5]~reg0.CLK
clk => upper_frame[6]~reg0.CLK
clk => upper_frame[7]~reg0.CLK
clk => upper_frame[8]~reg0.CLK
clk => upper_frame[9]~reg0.CLK
clk => left_frame[0]~reg0.CLK
clk => left_frame[1]~reg0.CLK
clk => left_frame[2]~reg0.CLK
clk => left_frame[3]~reg0.CLK
clk => left_frame[4]~reg0.CLK
clk => left_frame[5]~reg0.CLK
clk => left_frame[6]~reg0.CLK
clk => left_frame[7]~reg0.CLK
clk => left_frame[8]~reg0.CLK
clk => left_frame[9]~reg0.CLK
clk => frame_flag.CLK
clk => frame_cnt[0].CLK
clk => frame_cnt[1].CLK
clk => frame_cnt[2].CLK
clk => frame_cnt[3].CLK
clk => frame_cnt[4].CLK
clk => frame_cnt[5].CLK
clk => frame_cnt[6].CLK
clk => frame_cnt[7].CLK
clk => frame_cnt[8].CLK
clk => frame_cnt[9].CLK
clk => frame_cnt[10].CLK
clk => frame_cnt[11].CLK
clk => frame_cnt[12].CLK
clk => frame_cnt[13].CLK
clk => frame_cnt[14].CLK
clk => frame_cnt[15].CLK
clk => frame_cnt[16].CLK
clk => frame_cnt[17].CLK
clk => frame_cnt[18].CLK
clk => frame_cnt[19].CLK
clk => frame_cnt[20].CLK
clk => frame_cnt[21].CLK
clk => frame_cnt[22].CLK
clk => frame_cnt[23].CLK
clk => frame_cnt[24].CLK
clk => frame_cnt[25].CLK
clk => frame_cnt[26].CLK
reset => frame_state[0].ACLR
reset => frame_state[1].ACLR
reset => frame_state[2].ACLR
reset => lower_frame[0]~reg0.ACLR
reset => lower_frame[1]~reg0.ACLR
reset => lower_frame[2]~reg0.ACLR
reset => lower_frame[3]~reg0.ACLR
reset => lower_frame[4]~reg0.ACLR
reset => lower_frame[5]~reg0.ACLR
reset => lower_frame[6]~reg0.ACLR
reset => lower_frame[7]~reg0.ACLR
reset => lower_frame[8]~reg0.ACLR
reset => lower_frame[9]~reg0.ACLR
reset => right_frame[0]~reg0.ACLR
reset => right_frame[1]~reg0.ACLR
reset => right_frame[2]~reg0.ACLR
reset => right_frame[3]~reg0.ACLR
reset => right_frame[4]~reg0.ACLR
reset => right_frame[5]~reg0.ACLR
reset => right_frame[6]~reg0.ACLR
reset => right_frame[7]~reg0.ACLR
reset => right_frame[8]~reg0.ACLR
reset => right_frame[9]~reg0.ACLR
reset => upper_frame[0]~reg0.ACLR
reset => upper_frame[1]~reg0.ACLR
reset => upper_frame[2]~reg0.ACLR
reset => upper_frame[3]~reg0.PRESET
reset => upper_frame[4]~reg0.PRESET
reset => upper_frame[5]~reg0.PRESET
reset => upper_frame[6]~reg0.PRESET
reset => upper_frame[7]~reg0.PRESET
reset => upper_frame[8]~reg0.PRESET
reset => upper_frame[9]~reg0.ACLR
reset => left_frame[0]~reg0.ACLR
reset => left_frame[1]~reg0.ACLR
reset => left_frame[2]~reg0.ACLR
reset => left_frame[3]~reg0.ACLR
reset => left_frame[4]~reg0.ACLR
reset => left_frame[5]~reg0.PRESET
reset => left_frame[6]~reg0.ACLR
reset => left_frame[7]~reg0.PRESET
reset => left_frame[8]~reg0.ACLR
reset => left_frame[9]~reg0.PRESET
reset => data_valid~reg0.ACLR
reset => b_out[0]~reg0.ACLR
reset => b_out[1]~reg0.ACLR
reset => b_out[2]~reg0.ACLR
reset => b_out[3]~reg0.ACLR
reset => b_out[4]~reg0.ACLR
reset => b_out[5]~reg0.ACLR
reset => b_out[6]~reg0.ACLR
reset => b_out[7]~reg0.ACLR
reset => g_out[0]~reg0.ACLR
reset => g_out[1]~reg0.ACLR
reset => g_out[2]~reg0.ACLR
reset => g_out[3]~reg0.ACLR
reset => g_out[4]~reg0.ACLR
reset => g_out[5]~reg0.ACLR
reset => g_out[6]~reg0.ACLR
reset => g_out[7]~reg0.ACLR
reset => r_out[0]~reg0.ACLR
reset => r_out[1]~reg0.ACLR
reset => r_out[2]~reg0.ACLR
reset => r_out[3]~reg0.ACLR
reset => r_out[4]~reg0.ACLR
reset => r_out[5]~reg0.ACLR
reset => r_out[6]~reg0.ACLR
reset => r_out[7]~reg0.ACLR
reset => frame_flag.ACLR
reset => frame_cnt[0].ACLR
reset => frame_cnt[1].ACLR
reset => frame_cnt[2].ACLR
reset => frame_cnt[3].ACLR
reset => frame_cnt[4].ACLR
reset => frame_cnt[5].ACLR
reset => frame_cnt[6].ACLR
reset => frame_cnt[7].ACLR
reset => frame_cnt[8].ACLR
reset => frame_cnt[9].ACLR
reset => frame_cnt[10].ACLR
reset => frame_cnt[11].ACLR
reset => frame_cnt[12].ACLR
reset => frame_cnt[13].ACLR
reset => frame_cnt[14].ACLR
reset => frame_cnt[15].ACLR
reset => frame_cnt[16].ACLR
reset => frame_cnt[17].ACLR
reset => frame_cnt[18].ACLR
reset => frame_cnt[19].ACLR
reset => frame_cnt[20].ACLR
reset => frame_cnt[21].ACLR
reset => frame_cnt[22].ACLR
reset => frame_cnt[23].ACLR
reset => frame_cnt[24].ACLR
reset => frame_cnt[25].ACLR
reset => frame_cnt[26].ACLR
reset => vcnt[0].ACLR
reset => vcnt[1].ACLR
reset => vcnt[2].ACLR
reset => vcnt[3].ACLR
reset => vcnt[4].ACLR
reset => vcnt[5].ACLR
reset => vcnt[6].ACLR
reset => hcnt[0].ACLR
reset => hcnt[1].ACLR
reset => hcnt[2].ACLR
reset => hcnt[3].ACLR
reset => hcnt[4].ACLR
reset => hcnt[5].ACLR
reset => hcnt[6].ACLR
reset => hcnt[7].ACLR
vsync => hcnt.OUTPUTSELECT
vsync => hcnt.OUTPUTSELECT
vsync => hcnt.OUTPUTSELECT
vsync => hcnt.OUTPUTSELECT
vsync => hcnt.OUTPUTSELECT
vsync => hcnt.OUTPUTSELECT
vsync => hcnt.OUTPUTSELECT
vsync => hcnt.OUTPUTSELECT
vsync => vcnt.OUTPUTSELECT
vsync => vcnt.OUTPUTSELECT
vsync => vcnt.OUTPUTSELECT
vsync => vcnt.OUTPUTSELECT
vsync => vcnt.OUTPUTSELECT
vsync => vcnt.OUTPUTSELECT
vsync => vcnt.OUTPUTSELECT
hsync => hcnt.OUTPUTSELECT
hsync => hcnt.OUTPUTSELECT
hsync => hcnt.OUTPUTSELECT
hsync => hcnt.OUTPUTSELECT
hsync => hcnt.OUTPUTSELECT
hsync => hcnt.OUTPUTSELECT
hsync => hcnt.OUTPUTSELECT
hsync => hcnt.OUTPUTSELECT
hsync => vcnt.OUTPUTSELECT
hsync => vcnt.OUTPUTSELECT
hsync => vcnt.OUTPUTSELECT
hsync => vcnt.OUTPUTSELECT
hsync => vcnt.OUTPUTSELECT
hsync => vcnt.OUTPUTSELECT
hsync => vcnt.OUTPUTSELECT
req_data => cnt_proc.IN1
req_data => r_out.OUTPUTSELECT
req_data => r_out.OUTPUTSELECT
req_data => r_out.OUTPUTSELECT
req_data => r_out.OUTPUTSELECT
req_data => r_out.OUTPUTSELECT
req_data => r_out.OUTPUTSELECT
req_data => r_out.OUTPUTSELECT
req_data => r_out.OUTPUTSELECT
req_data => g_out.OUTPUTSELECT
req_data => g_out.OUTPUTSELECT
req_data => g_out.OUTPUTSELECT
req_data => g_out.OUTPUTSELECT
req_data => g_out.OUTPUTSELECT
req_data => g_out.OUTPUTSELECT
req_data => g_out.OUTPUTSELECT
req_data => g_out.OUTPUTSELECT
req_data => b_out.OUTPUTSELECT
req_data => b_out.OUTPUTSELECT
req_data => b_out.OUTPUTSELECT
req_data => b_out.OUTPUTSELECT
req_data => b_out.OUTPUTSELECT
req_data => b_out.OUTPUTSELECT
req_data => b_out.OUTPUTSELECT
req_data => b_out.OUTPUTSELECT
req_data => data_valid~reg0.DATAIN
r_out[0] <= r_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[1] <= r_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[2] <= r_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[3] <= r_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[4] <= r_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[5] <= r_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[6] <= r_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[7] <= r_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[0] <= g_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[1] <= g_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[2] <= g_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[3] <= g_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[4] <= g_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[5] <= g_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[6] <= g_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[7] <= g_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[4] <= b_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[5] <= b_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[6] <= b_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[7] <= b_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_frame[0] <= left_frame[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_frame[1] <= left_frame[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_frame[2] <= left_frame[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_frame[3] <= left_frame[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_frame[4] <= left_frame[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_frame[5] <= left_frame[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_frame[6] <= left_frame[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_frame[7] <= left_frame[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_frame[8] <= left_frame[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_frame[9] <= left_frame[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upper_frame[0] <= upper_frame[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upper_frame[1] <= upper_frame[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upper_frame[2] <= upper_frame[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upper_frame[3] <= upper_frame[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upper_frame[4] <= upper_frame[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upper_frame[5] <= upper_frame[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upper_frame[6] <= upper_frame[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upper_frame[7] <= upper_frame[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upper_frame[8] <= upper_frame[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upper_frame[9] <= upper_frame[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_frame[0] <= right_frame[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_frame[1] <= right_frame[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_frame[2] <= right_frame[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_frame[3] <= right_frame[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_frame[4] <= right_frame[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_frame[5] <= right_frame[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_frame[6] <= right_frame[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_frame[7] <= right_frame[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_frame[8] <= right_frame[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_frame[9] <= right_frame[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lower_frame[0] <= lower_frame[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lower_frame[1] <= lower_frame[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lower_frame[2] <= lower_frame[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lower_frame[3] <= lower_frame[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lower_frame[4] <= lower_frame[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lower_frame[5] <= lower_frame[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lower_frame[6] <= lower_frame[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lower_frame[7] <= lower_frame[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lower_frame[8] <= lower_frame[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lower_frame[9] <= lower_frame[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_valid <= data_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_type_inst
clk => din_ack~reg0.CLK
clk => reg_data[0].CLK
clk => reg_data[1].CLK
clk => reg_data[2].CLK
clk => reg_data[3].CLK
clk => reg_data[4].CLK
clk => reg_data[5].CLK
clk => reg_data[6].CLK
clk => reg_data[7].CLK
reset => din_ack~reg0.ACLR
reset => reg_data[0].ACLR
reset => reg_data[1].ACLR
reset => reg_data[2].ACLR
reset => reg_data[3].ACLR
reset => reg_data[4].ACLR
reset => reg_data[5].ACLR
reset => reg_data[6].ACLR
reset => reg_data[7].ACLR
addr[0] => Equal0.IN7
addr[1] => Equal0.IN6
addr[2] => Equal0.IN5
addr[3] => Equal0.IN4
din[0] => reg_data.DATAB
din[1] => reg_data.DATAB
din[2] => reg_data.DATAB
din[3] => reg_data.DATAB
din[4] => reg_data.DATAB
din[5] => reg_data.DATAB
din[6] => reg_data.DATAB
din[7] => reg_data.DATAB
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => din_ack.DATAA
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => din_ack.OUTPUTSELECT
din_ack <= din_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_en => dout_valid.IN1
dout[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|wbs_reg:wbs_reg_inst
rst => ~NO_FANOUT~
clk_i => ~NO_FANOUT~
wbs_cyc_i => cyc_active.IN0
wbs_cyc_i => wbs_ack_o.IN0
wbs_cyc_i => wbs_ack_o.IN0
wbs_cyc_i => wbs_stall_o.DATAIN
wbs_stb_i => cyc_active.IN1
wbs_adr_i[0] => addr[0].DATAIN
wbs_adr_i[1] => addr[1].DATAIN
wbs_adr_i[2] => addr[2].DATAIN
wbs_adr_i[3] => addr[3].DATAIN
wbs_we_i => wr_en.IN1
wbs_we_i => wbs_ack_o.IN1
wbs_we_i => wbs_ack_o.IN1
wbs_we_i => rd_en.IN1
wbs_dat_i[0] => din[0].DATAIN
wbs_dat_i[1] => din[1].DATAIN
wbs_dat_i[2] => din[2].DATAIN
wbs_dat_i[3] => din[3].DATAIN
wbs_dat_i[4] => din[4].DATAIN
wbs_dat_i[5] => din[5].DATAIN
wbs_dat_i[6] => din[6].DATAIN
wbs_dat_i[7] => din[7].DATAIN
wbs_dat_o[0] <= dout[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[1] <= dout[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[2] <= dout[2].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[3] <= dout[3].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[4] <= dout[4].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[5] <= dout[5].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[6] <= dout[6].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[7] <= dout[7].DB_MAX_OUTPUT_PORT_TYPE
wbs_ack_o <= wbs_ack_o.DB_MAX_OUTPUT_PORT_TYPE
wbs_stall_o <= wbs_cyc_i.DB_MAX_OUTPUT_PORT_TYPE
din_ack => wbs_ack_o.DATAB
dout[0] => wbs_dat_o[0].DATAIN
dout[1] => wbs_dat_o[1].DATAIN
dout[2] => wbs_dat_o[2].DATAIN
dout[3] => wbs_dat_o[3].DATAIN
dout[4] => wbs_dat_o[4].DATAIN
dout[5] => wbs_dat_o[5].DATAIN
dout[6] => wbs_dat_o[6].DATAIN
dout[7] => wbs_dat_o[7].DATAIN
dout_valid => wbs_ack_o.DATAB
addr[0] <= wbs_adr_i[0].DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= wbs_adr_i[1].DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= wbs_adr_i[2].DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= wbs_adr_i[3].DB_MAX_OUTPUT_PORT_TYPE
din[0] <= wbs_dat_i[0].DB_MAX_OUTPUT_PORT_TYPE
din[1] <= wbs_dat_i[1].DB_MAX_OUTPUT_PORT_TYPE
din[2] <= wbs_dat_i[2].DB_MAX_OUTPUT_PORT_TYPE
din[3] <= wbs_dat_i[3].DB_MAX_OUTPUT_PORT_TYPE
din[4] <= wbs_dat_i[4].DB_MAX_OUTPUT_PORT_TYPE
din[5] <= wbs_dat_i[5].DB_MAX_OUTPUT_PORT_TYPE
din[6] <= wbs_dat_i[6].DB_MAX_OUTPUT_PORT_TYPE
din[7] <= wbs_dat_i[7].DB_MAX_OUTPUT_PORT_TYPE
rd_en <= rd_en.DB_MAX_OUTPUT_PORT_TYPE
wr_en <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|sdram_controller:sdr_ctrl
clk_i => oor_err_r.CLK
clk_i => dram_udqm~reg0.CLK
clk_i => dram_ldqm~reg0.CLK
clk_i => dram_we_n_r.CLK
clk_i => dram_cas_n_r.CLK
clk_i => dram_ras_n_r.CLK
clk_i => dram_bank_r[0].CLK
clk_i => dram_bank_r[1].CLK
clk_i => dram_addr_r[0].CLK
clk_i => dram_addr_r[1].CLK
clk_i => dram_addr_r[2].CLK
clk_i => dram_addr_r[3].CLK
clk_i => dram_addr_r[4].CLK
clk_i => dram_addr_r[5].CLK
clk_i => dram_addr_r[6].CLK
clk_i => dram_addr_r[7].CLK
clk_i => dram_addr_r[8].CLK
clk_i => dram_addr_r[9].CLK
clk_i => dram_addr_r[10].CLK
clk_i => dram_addr_r[11].CLK
clk_i => stall_r.CLK
clk_i => data_valid_r.CLK
clk_i => rx_data_r.CLK
clk_i => oe_r.CLK
clk_i => dram_dq_r[0].CLK
clk_i => dram_dq_r[1].CLK
clk_i => dram_dq_r[2].CLK
clk_i => dram_dq_r[3].CLK
clk_i => dram_dq_r[4].CLK
clk_i => dram_dq_r[5].CLK
clk_i => dram_dq_r[6].CLK
clk_i => dram_dq_r[7].CLK
clk_i => dram_dq_r[8].CLK
clk_i => dram_dq_r[9].CLK
clk_i => dram_dq_r[10].CLK
clk_i => dram_dq_r[11].CLK
clk_i => dram_dq_r[12].CLK
clk_i => dram_dq_r[13].CLK
clk_i => dram_dq_r[14].CLK
clk_i => dram_dq_r[15].CLK
clk_i => dat_o_r[0].CLK
clk_i => dat_o_r[1].CLK
clk_i => dat_o_r[2].CLK
clk_i => dat_o_r[3].CLK
clk_i => dat_o_r[4].CLK
clk_i => dat_o_r[5].CLK
clk_i => dat_o_r[6].CLK
clk_i => dat_o_r[7].CLK
clk_i => dat_o_r[8].CLK
clk_i => dat_o_r[9].CLK
clk_i => dat_o_r[10].CLK
clk_i => dat_o_r[11].CLK
clk_i => dat_o_r[12].CLK
clk_i => dat_o_r[13].CLK
clk_i => dat_o_r[14].CLK
clk_i => dat_o_r[15].CLK
clk_i => cyc_i_internal.CLK
clk_i => stb_err_r.CLK
clk_i => new_blen_n[0].CLK
clk_i => new_blen_n[1].CLK
clk_i => new_blen_n[2].CLK
clk_i => new_blen_n[3].CLK
clk_i => new_blen_n[4].CLK
clk_i => new_blen_n[5].CLK
clk_i => new_blen_n[6].CLK
clk_i => new_blen_n[7].CLK
clk_i => new_blen_n[8].CLK
clk_i => blen_cnt[0].CLK
clk_i => blen_cnt[1].CLK
clk_i => blen_cnt[2].CLK
clk_i => blen_cnt[3].CLK
clk_i => blen_cnt[4].CLK
clk_i => blen_cnt[5].CLK
clk_i => blen_cnt[6].CLK
clk_i => blen_cnt[7].CLK
clk_i => blen_cnt[8].CLK
clk_i => we_i_r.CLK
clk_i => address_r[0].CLK
clk_i => address_r[1].CLK
clk_i => address_r[2].CLK
clk_i => address_r[3].CLK
clk_i => address_r[4].CLK
clk_i => address_r[5].CLK
clk_i => address_r[6].CLK
clk_i => address_r[7].CLK
clk_i => address_r[8].CLK
clk_i => address_r[9].CLK
clk_i => address_r[10].CLK
clk_i => address_r[11].CLK
clk_i => address_r[12].CLK
clk_i => address_r[13].CLK
clk_i => address_r[14].CLK
clk_i => address_r[15].CLK
clk_i => address_r[16].CLK
clk_i => address_r[17].CLK
clk_i => address_r[18].CLK
clk_i => address_r[19].CLK
clk_i => address_r[20].CLK
clk_i => address_r[21].CLK
clk_i => oor_r.CLK
clk_i => init_pre_cntr[0].CLK
clk_i => init_pre_cntr[1].CLK
clk_i => init_pre_cntr[2].CLK
clk_i => init_pre_cntr[3].CLK
clk_i => init_done.CLK
clk_i => do_refresh.CLK
clk_i => tRCD_tRP_tRSC_cntr[0].CLK
clk_i => tRCD_tRP_tRSC_cntr[1].CLK
clk_i => tRC_cntr[0].CLK
clk_i => tRC_cntr[1].CLK
clk_i => tRC_cntr[2].CLK
clk_i => tRC_cntr[3].CLK
clk_i => rfsh_int_cntr[0].CLK
clk_i => rfsh_int_cntr[1].CLK
clk_i => rfsh_int_cntr[2].CLK
clk_i => rfsh_int_cntr[3].CLK
clk_i => rfsh_int_cntr[4].CLK
clk_i => rfsh_int_cntr[5].CLK
clk_i => rfsh_int_cntr[6].CLK
clk_i => rfsh_int_cntr[7].CLK
clk_i => rfsh_int_cntr[8].CLK
clk_i => rfsh_int_cntr[9].CLK
clk_i => rfsh_int_cntr[10].CLK
clk_i => rfsh_int_cntr[11].CLK
clk_i => wait_200us_cntr[0].CLK
clk_i => wait_200us_cntr[1].CLK
clk_i => wait_200us_cntr[2].CLK
clk_i => wait_200us_cntr[3].CLK
clk_i => wait_200us_cntr[4].CLK
clk_i => wait_200us_cntr[5].CLK
clk_i => wait_200us_cntr[6].CLK
clk_i => wait_200us_cntr[7].CLK
clk_i => wait_200us_cntr[8].CLK
clk_i => wait_200us_cntr[9].CLK
clk_i => wait_200us_cntr[10].CLK
clk_i => wait_200us_cntr[11].CLK
clk_i => wait_200us_cntr[12].CLK
clk_i => wait_200us_cntr[13].CLK
clk_i => wait_200us_cntr[14].CLK
clk_i => next_state~1.DATAIN
clk_i => next_init_state~1.DATAIN
rst => current_state.IDLE_ST.OUTPUTSELECT
rst => current_state.REFRESH_ST.OUTPUTSELECT
rst => current_state.REFRESH_WAIT_ST.OUTPUTSELECT
rst => current_state.ACT_ST.OUTPUTSELECT
rst => current_state.WAIT_ACT_ST.OUTPUTSELECT
rst => current_state.WRITE0_ST.OUTPUTSELECT
rst => current_state.WRITE1_ST.OUTPUTSELECT
rst => current_state.WRITE_BST_STOP_ST.OUTPUTSELECT
rst => current_state.READ0_ST.OUTPUTSELECT
rst => current_state.READ1_ST.OUTPUTSELECT
rst => current_state.READ2_ST.OUTPUTSELECT
rst => current_state.READ3_ST.OUTPUTSELECT
rst => current_state.READ4_ST.OUTPUTSELECT
rst => current_state.READ5_ST.OUTPUTSELECT
rst => current_state.READ_BST_STOP_ST.OUTPUTSELECT
rst => current_state.WAIT_PRE_ST.OUTPUTSELECT
rst => current_init_state.INIT_IDLE_ST.OUTPUTSELECT
rst => current_init_state.INIT_WAIT_200us_ST.OUTPUTSELECT
rst => current_init_state.INIT_PRECHARGE_ST.OUTPUTSELECT
rst => current_init_state.INIT_WAIT_PRE_ST.OUTPUTSELECT
rst => current_init_state.INIT_AUTO_REF_ST.OUTPUTSELECT
rst => current_init_state.INIT_AUTO_REF_WAIT_ST.OUTPUTSELECT
rst => current_init_state.INIT_MODE_REG_ST.OUTPUTSELECT
rst => current_init_state.INIT_WAIT_MODE_REG_ST.OUTPUTSELECT
rst => dram_bank_r[0].ACLR
rst => dram_bank_r[1].ACLR
rst => dram_addr_r[0].ACLR
rst => dram_addr_r[1].ACLR
rst => dram_addr_r[2].ACLR
rst => dram_addr_r[3].ACLR
rst => dram_addr_r[4].ACLR
rst => dram_addr_r[5].ACLR
rst => dram_addr_r[6].ACLR
rst => dram_addr_r[7].ACLR
rst => dram_addr_r[8].ACLR
rst => dram_addr_r[9].ACLR
rst => dram_addr_r[10].ACLR
rst => dram_addr_r[11].ACLR
rst => dram_udqm~reg0.PRESET
rst => dram_ldqm~reg0.PRESET
rst => dram_we_n_r.PRESET
rst => dram_cas_n_r.PRESET
rst => dram_ras_n_r.PRESET
rst => stall_r.PRESET
rst => data_valid_r.ACLR
rst => rx_data_r.ACLR
rst => oe_r.ACLR
rst => dram_dq_r[0].ACLR
rst => dram_dq_r[1].ACLR
rst => dram_dq_r[2].ACLR
rst => dram_dq_r[3].ACLR
rst => dram_dq_r[4].ACLR
rst => dram_dq_r[5].ACLR
rst => dram_dq_r[6].ACLR
rst => dram_dq_r[7].ACLR
rst => dram_dq_r[8].ACLR
rst => dram_dq_r[9].ACLR
rst => dram_dq_r[10].ACLR
rst => dram_dq_r[11].ACLR
rst => dram_dq_r[12].ACLR
rst => dram_dq_r[13].ACLR
rst => dram_dq_r[14].ACLR
rst => dram_dq_r[15].ACLR
rst => dat_o_r[0].ACLR
rst => dat_o_r[1].ACLR
rst => dat_o_r[2].ACLR
rst => dat_o_r[3].ACLR
rst => dat_o_r[4].ACLR
rst => dat_o_r[5].ACLR
rst => dat_o_r[6].ACLR
rst => dat_o_r[7].ACLR
rst => dat_o_r[8].ACLR
rst => dat_o_r[9].ACLR
rst => dat_o_r[10].ACLR
rst => dat_o_r[11].ACLR
rst => dat_o_r[12].ACLR
rst => dat_o_r[13].ACLR
rst => dat_o_r[14].ACLR
rst => dat_o_r[15].ACLR
rst => do_refresh.ACLR
rst => tRCD_tRP_tRSC_cntr[0].ACLR
rst => tRCD_tRP_tRSC_cntr[1].ACLR
rst => tRC_cntr[0].ACLR
rst => tRC_cntr[1].ACLR
rst => tRC_cntr[2].ACLR
rst => tRC_cntr[3].ACLR
rst => rfsh_int_cntr[0].ACLR
rst => rfsh_int_cntr[1].ACLR
rst => rfsh_int_cntr[2].ACLR
rst => rfsh_int_cntr[3].ACLR
rst => rfsh_int_cntr[4].ACLR
rst => rfsh_int_cntr[5].ACLR
rst => rfsh_int_cntr[6].ACLR
rst => rfsh_int_cntr[7].ACLR
rst => rfsh_int_cntr[8].ACLR
rst => rfsh_int_cntr[9].ACLR
rst => rfsh_int_cntr[10].ACLR
rst => rfsh_int_cntr[11].ACLR
rst => wait_200us_cntr[0].ACLR
rst => wait_200us_cntr[1].ACLR
rst => wait_200us_cntr[2].ACLR
rst => wait_200us_cntr[3].ACLR
rst => wait_200us_cntr[4].ACLR
rst => wait_200us_cntr[5].ACLR
rst => wait_200us_cntr[6].ACLR
rst => wait_200us_cntr[7].ACLR
rst => wait_200us_cntr[8].ACLR
rst => wait_200us_cntr[9].ACLR
rst => wait_200us_cntr[10].ACLR
rst => wait_200us_cntr[11].ACLR
rst => wait_200us_cntr[12].ACLR
rst => wait_200us_cntr[13].ACLR
rst => wait_200us_cntr[14].ACLR
rst => init_pre_cntr[0].ACLR
rst => init_pre_cntr[1].ACLR
rst => init_pre_cntr[2].ACLR
rst => init_pre_cntr[3].ACLR
rst => init_done.ACLR
rst => stb_err_r.ACLR
rst => new_blen_n[0].ACLR
rst => new_blen_n[1].ACLR
rst => new_blen_n[2].ACLR
rst => new_blen_n[3].ACLR
rst => new_blen_n[4].ACLR
rst => new_blen_n[5].ACLR
rst => new_blen_n[6].ACLR
rst => new_blen_n[7].ACLR
rst => new_blen_n[8].ACLR
rst => blen_cnt[0].ACLR
rst => blen_cnt[1].ACLR
rst => blen_cnt[2].ACLR
rst => blen_cnt[3].ACLR
rst => blen_cnt[4].ACLR
rst => blen_cnt[5].ACLR
rst => blen_cnt[6].ACLR
rst => blen_cnt[7].ACLR
rst => blen_cnt[8].ACLR
rst => we_i_r.ACLR
rst => address_r[0].ACLR
rst => address_r[1].ACLR
rst => address_r[2].ACLR
rst => address_r[3].ACLR
rst => address_r[4].ACLR
rst => address_r[5].ACLR
rst => address_r[6].ACLR
rst => address_r[7].ACLR
rst => address_r[8].ACLR
rst => address_r[9].ACLR
rst => address_r[10].ACLR
rst => address_r[11].ACLR
rst => address_r[12].ACLR
rst => address_r[13].ACLR
rst => address_r[14].ACLR
rst => address_r[15].ACLR
rst => address_r[16].ACLR
rst => address_r[17].ACLR
rst => address_r[18].ACLR
rst => address_r[19].ACLR
rst => address_r[20].ACLR
rst => address_r[21].ACLR
rst => oor_r.ACLR
rst => cyc_i_internal.ACLR
rst => oor_err_r.ACLR
rst => next_state~3.DATAIN
rst => next_init_state~3.DATAIN
pll_locked => dram_cke.DATAIN
pll_locked => dram_cs_n.DATAIN
dram_addr[0] <= dram_addr_r[0].DB_MAX_OUTPUT_PORT_TYPE
dram_addr[1] <= dram_addr_r[1].DB_MAX_OUTPUT_PORT_TYPE
dram_addr[2] <= dram_addr_r[2].DB_MAX_OUTPUT_PORT_TYPE
dram_addr[3] <= dram_addr_r[3].DB_MAX_OUTPUT_PORT_TYPE
dram_addr[4] <= dram_addr_r[4].DB_MAX_OUTPUT_PORT_TYPE
dram_addr[5] <= dram_addr_r[5].DB_MAX_OUTPUT_PORT_TYPE
dram_addr[6] <= dram_addr_r[6].DB_MAX_OUTPUT_PORT_TYPE
dram_addr[7] <= dram_addr_r[7].DB_MAX_OUTPUT_PORT_TYPE
dram_addr[8] <= dram_addr_r[8].DB_MAX_OUTPUT_PORT_TYPE
dram_addr[9] <= dram_addr_r[9].DB_MAX_OUTPUT_PORT_TYPE
dram_addr[10] <= dram_addr_r[10].DB_MAX_OUTPUT_PORT_TYPE
dram_addr[11] <= dram_addr_r[11].DB_MAX_OUTPUT_PORT_TYPE
dram_bank[0] <= dram_bank_r[0].DB_MAX_OUTPUT_PORT_TYPE
dram_bank[1] <= dram_bank_r[1].DB_MAX_OUTPUT_PORT_TYPE
dram_cas_n <= dram_cas_n_r.DB_MAX_OUTPUT_PORT_TYPE
dram_cke <= pll_locked.DB_MAX_OUTPUT_PORT_TYPE
dram_cs_n <= pll_locked.DB_MAX_OUTPUT_PORT_TYPE
dram_dq[0] <> dram_dq[0]
dram_dq[1] <> dram_dq[1]
dram_dq[2] <> dram_dq[2]
dram_dq[3] <> dram_dq[3]
dram_dq[4] <> dram_dq[4]
dram_dq[5] <> dram_dq[5]
dram_dq[6] <> dram_dq[6]
dram_dq[7] <> dram_dq[7]
dram_dq[8] <> dram_dq[8]
dram_dq[9] <> dram_dq[9]
dram_dq[10] <> dram_dq[10]
dram_dq[11] <> dram_dq[11]
dram_dq[12] <> dram_dq[12]
dram_dq[13] <> dram_dq[13]
dram_dq[14] <> dram_dq[14]
dram_dq[15] <> dram_dq[15]
dram_ldqm <= dram_ldqm~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_udqm <= dram_udqm~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_ras_n <= dram_ras_n_r.DB_MAX_OUTPUT_PORT_TYPE
dram_we_n <= dram_we_n_r.DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_i[0] => address_r.DATAB
wbs_adr_i[1] => address_r.DATAB
wbs_adr_i[2] => address_r.DATAB
wbs_adr_i[3] => address_r.DATAB
wbs_adr_i[4] => address_r.DATAB
wbs_adr_i[5] => address_r.DATAB
wbs_adr_i[6] => address_r.DATAB
wbs_adr_i[7] => address_r.DATAB
wbs_adr_i[8] => address_r.DATAB
wbs_adr_i[9] => address_r.DATAB
wbs_adr_i[10] => address_r.DATAB
wbs_adr_i[11] => address_r.DATAB
wbs_adr_i[12] => address_r.DATAB
wbs_adr_i[13] => address_r.DATAB
wbs_adr_i[14] => address_r.DATAB
wbs_adr_i[15] => address_r.DATAB
wbs_adr_i[16] => address_r.DATAB
wbs_adr_i[17] => address_r.DATAB
wbs_adr_i[18] => address_r.DATAB
wbs_adr_i[19] => address_r.DATAB
wbs_adr_i[20] => address_r.DATAB
wbs_adr_i[21] => address_r.DATAB
wbs_dat_i[0] => dram_dq_r[0].DATAIN
wbs_dat_i[1] => dram_dq_r[1].DATAIN
wbs_dat_i[2] => dram_dq_r[2].DATAIN
wbs_dat_i[3] => dram_dq_r[3].DATAIN
wbs_dat_i[4] => dram_dq_r[4].DATAIN
wbs_dat_i[5] => dram_dq_r[5].DATAIN
wbs_dat_i[6] => dram_dq_r[6].DATAIN
wbs_dat_i[7] => dram_dq_r[7].DATAIN
wbs_dat_i[8] => dram_dq_r[8].DATAIN
wbs_dat_i[9] => dram_dq_r[9].DATAIN
wbs_dat_i[10] => dram_dq_r[10].DATAIN
wbs_dat_i[11] => dram_dq_r[11].DATAIN
wbs_dat_i[12] => dram_dq_r[12].DATAIN
wbs_dat_i[13] => dram_dq_r[13].DATAIN
wbs_dat_i[14] => dram_dq_r[14].DATAIN
wbs_dat_i[15] => dram_dq_r[15].DATAIN
wbs_we_i => we_i_r.DATAB
wbs_tga_i[0] => LessThan4.IN9
wbs_tga_i[0] => Add6.IN16
wbs_tga_i[1] => LessThan4.IN8
wbs_tga_i[1] => Add6.IN15
wbs_tga_i[2] => LessThan4.IN7
wbs_tga_i[2] => Add6.IN14
wbs_tga_i[3] => LessThan4.IN6
wbs_tga_i[3] => Add6.IN13
wbs_tga_i[4] => LessThan4.IN5
wbs_tga_i[4] => Add6.IN12
wbs_tga_i[5] => LessThan4.IN4
wbs_tga_i[5] => Add6.IN11
wbs_tga_i[6] => LessThan4.IN3
wbs_tga_i[6] => Add6.IN10
wbs_tga_i[7] => LessThan4.IN2
wbs_tga_i[7] => Add6.IN9
wbs_cyc_i => cmd_r.IN0
wbs_cyc_i => wbs_ack_o.IN1
wbs_cyc_i => wbs_stall_o.IN1
wbs_cyc_i => Selector10.IN3
wbs_cyc_i => next_state.DATAB
wbs_cyc_i => next_state.DATAB
wbs_cyc_i => next_state.OUTPUTSELECT
wbs_cyc_i => next_state.OUTPUTSELECT
wbs_cyc_i => next_state.OUTPUTSELECT
wbs_cyc_i => blen_cnt.OUTPUTSELECT
wbs_cyc_i => blen_cnt.OUTPUTSELECT
wbs_cyc_i => blen_cnt.OUTPUTSELECT
wbs_cyc_i => blen_cnt.OUTPUTSELECT
wbs_cyc_i => blen_cnt.OUTPUTSELECT
wbs_cyc_i => blen_cnt.OUTPUTSELECT
wbs_cyc_i => blen_cnt.OUTPUTSELECT
wbs_cyc_i => blen_cnt.OUTPUTSELECT
wbs_cyc_i => blen_cnt.OUTPUTSELECT
wbs_cyc_i => oor_r.OUTPUTSELECT
wbs_cyc_i => Selector8.IN3
wbs_cyc_i => new_blen_n.OUTPUTSELECT
wbs_cyc_i => new_blen_n.OUTPUTSELECT
wbs_cyc_i => new_blen_n.OUTPUTSELECT
wbs_cyc_i => new_blen_n.OUTPUTSELECT
wbs_cyc_i => new_blen_n.OUTPUTSELECT
wbs_cyc_i => new_blen_n.OUTPUTSELECT
wbs_cyc_i => new_blen_n.OUTPUTSELECT
wbs_cyc_i => new_blen_n.OUTPUTSELECT
wbs_cyc_i => new_blen_n.OUTPUTSELECT
wbs_cyc_i => Selector8.IN4
wbs_cyc_i => next_state.OUTPUTSELECT
wbs_cyc_i => next_state.OUTPUTSELECT
wbs_cyc_i => blen_cnt.OUTPUTSELECT
wbs_cyc_i => blen_cnt.OUTPUTSELECT
wbs_cyc_i => blen_cnt.OUTPUTSELECT
wbs_cyc_i => blen_cnt.OUTPUTSELECT
wbs_cyc_i => blen_cnt.OUTPUTSELECT
wbs_cyc_i => blen_cnt.OUTPUTSELECT
wbs_cyc_i => blen_cnt.OUTPUTSELECT
wbs_cyc_i => blen_cnt.OUTPUTSELECT
wbs_cyc_i => blen_cnt.OUTPUTSELECT
wbs_cyc_i => next_state.OUTPUTSELECT
wbs_cyc_i => next_state.OUTPUTSELECT
wbs_cyc_i => next_state.OUTPUTSELECT
wbs_cyc_i => next_state.OUTPUTSELECT
wbs_cyc_i => next_state.OUTPUTSELECT
wbs_cyc_i => next_state.OUTPUTSELECT
wbs_cyc_i => next_state.OUTPUTSELECT
wbs_cyc_i => next_state.OUTPUTSELECT
wbs_cyc_i => Selector14.IN1
wbs_cyc_i => Selector14.IN2
wbs_stb_i => cmd_r.IN1
wbs_stb_i => stb_err_r.OUTPUTSELECT
wbs_dat_o[0] <= dat_o_r[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[1] <= dat_o_r[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[2] <= dat_o_r[2].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[3] <= dat_o_r[3].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[4] <= dat_o_r[4].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[5] <= dat_o_r[5].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[6] <= dat_o_r[6].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[7] <= dat_o_r[7].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[8] <= dat_o_r[8].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[9] <= dat_o_r[9].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[10] <= dat_o_r[10].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[11] <= dat_o_r[11].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[12] <= dat_o_r[12].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[13] <= dat_o_r[13].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[14] <= dat_o_r[14].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[15] <= dat_o_r[15].DB_MAX_OUTPUT_PORT_TYPE
wbs_stall_o <= wbs_stall_o.DB_MAX_OUTPUT_PORT_TYPE
wbs_err_o <= wbs_stall_o.DB_MAX_OUTPUT_PORT_TYPE
wbs_ack_o <= wbs_ack_o.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|rx_path:rx_path_inst
rst => uart_rx:uart_rx_c.reset
rst => mp_dec:mp_dec1.rst
rst => ram_simple:ram_inst1.rst
rst => checksum_calc:checksum_inst_dec.reset
rst => type_reg_offset[0].ACLR
rst => type_reg_offset[1].ACLR
rst => ram_aout_val.ACLR
rst => wbm_stb_internal.ACLR
rst => wbm_cyc_internal.ACLR
rst => wbm_adr_internal[0].ACLR
rst => wbm_adr_internal[1].ACLR
rst => wbm_adr_internal[2].ACLR
rst => wbm_adr_internal[3].ACLR
rst => wbm_adr_internal[4].ACLR
rst => wbm_adr_internal[5].ACLR
rst => wbm_adr_internal[6].ACLR
rst => wbm_adr_internal[7].ACLR
rst => wbm_adr_internal[8].ACLR
rst => wbm_adr_internal[9].ACLR
rst => ram_bytes_left[0].ACLR
rst => ram_bytes_left[1].ACLR
rst => ram_bytes_left[2].ACLR
rst => ram_bytes_left[3].ACLR
rst => ram_bytes_left[4].ACLR
rst => ram_bytes_left[5].ACLR
rst => ram_bytes_left[6].ACLR
rst => ram_bytes_left[7].ACLR
rst => ram_bytes_left[8].ACLR
rst => ram_bytes_left[9].ACLR
rst => ram_addr_out[0].ACLR
rst => ram_addr_out[1].ACLR
rst => ram_addr_out[2].ACLR
rst => ram_addr_out[3].ACLR
rst => ram_addr_out[4].ACLR
rst => ram_addr_out[5].ACLR
rst => ram_addr_out[6].ACLR
rst => ram_addr_out[7].ACLR
rst => ram_addr_out[8].ACLR
rst => ram_addr_out[9].ACLR
rst => wbm_tga_o[0]~reg0.ACLR
rst => wbm_tga_o[1]~reg0.ACLR
rst => wbm_tga_o[2]~reg0.ACLR
rst => wbm_tga_o[3]~reg0.ACLR
rst => wbm_tga_o[4]~reg0.ACLR
rst => wbm_tga_o[5]~reg0.ACLR
rst => wbm_tga_o[6]~reg0.ACLR
rst => wbm_tga_o[7]~reg0.ACLR
rst => wbm_tga_o[8]~reg0.ACLR
rst => wbm_tga_o[9]~reg0.ACLR
rst => ram_ready.ACLR
rst => dat_1st_bool.PRESET
rst => ram_1st_data[0].ACLR
rst => ram_1st_data[1].ACLR
rst => ram_1st_data[2].ACLR
rst => ram_1st_data[3].ACLR
rst => ram_1st_data[4].ACLR
rst => ram_1st_data[5].ACLR
rst => ram_1st_data[6].ACLR
rst => ram_1st_data[7].ACLR
rst => sbit_err_status.ACLR
rst => neg_cyc_bool.ACLR
rst => ack_i_cnt[0].ACLR
rst => ack_i_cnt[1].ACLR
rst => ack_i_cnt[2].ACLR
rst => ack_i_cnt[3].ACLR
rst => ack_i_cnt[4].ACLR
rst => ack_i_cnt[5].ACLR
rst => ack_i_cnt[6].ACLR
rst => ack_i_cnt[7].ACLR
rst => ack_i_cnt[8].ACLR
rst => ack_i_cnt[9].ACLR
rst => ack_i_cnt[10].ACLR
rst => err_i_status.ACLR
rst => eof_err_status.ACLR
rst => crc_err_status.ACLR
rst => wbm_cur_st~3.DATAIN
uart_serial_in => uart_rx:uart_rx_c.din
clk_i => uart_rx:uart_rx_c.clk
clk_i => sbit_err_status.CLK
clk_i => crc_err_status.CLK
clk_i => eof_err_status.CLK
clk_i => err_i_status.CLK
clk_i => neg_cyc_bool.CLK
clk_i => ack_i_cnt[0].CLK
clk_i => ack_i_cnt[1].CLK
clk_i => ack_i_cnt[2].CLK
clk_i => ack_i_cnt[3].CLK
clk_i => ack_i_cnt[4].CLK
clk_i => ack_i_cnt[5].CLK
clk_i => ack_i_cnt[6].CLK
clk_i => ack_i_cnt[7].CLK
clk_i => ack_i_cnt[8].CLK
clk_i => ack_i_cnt[9].CLK
clk_i => ack_i_cnt[10].CLK
clk_i => dat_1st_bool.CLK
clk_i => ram_1st_data[0].CLK
clk_i => ram_1st_data[1].CLK
clk_i => ram_1st_data[2].CLK
clk_i => ram_1st_data[3].CLK
clk_i => ram_1st_data[4].CLK
clk_i => ram_1st_data[5].CLK
clk_i => ram_1st_data[6].CLK
clk_i => ram_1st_data[7].CLK
clk_i => type_reg_offset[0].CLK
clk_i => type_reg_offset[1].CLK
clk_i => ram_aout_val.CLK
clk_i => wbm_stb_internal.CLK
clk_i => wbm_cyc_internal.CLK
clk_i => wbm_adr_internal[0].CLK
clk_i => wbm_adr_internal[1].CLK
clk_i => wbm_adr_internal[2].CLK
clk_i => wbm_adr_internal[3].CLK
clk_i => wbm_adr_internal[4].CLK
clk_i => wbm_adr_internal[5].CLK
clk_i => wbm_adr_internal[6].CLK
clk_i => wbm_adr_internal[7].CLK
clk_i => wbm_adr_internal[8].CLK
clk_i => wbm_adr_internal[9].CLK
clk_i => ram_bytes_left[0].CLK
clk_i => ram_bytes_left[1].CLK
clk_i => ram_bytes_left[2].CLK
clk_i => ram_bytes_left[3].CLK
clk_i => ram_bytes_left[4].CLK
clk_i => ram_bytes_left[5].CLK
clk_i => ram_bytes_left[6].CLK
clk_i => ram_bytes_left[7].CLK
clk_i => ram_bytes_left[8].CLK
clk_i => ram_bytes_left[9].CLK
clk_i => ram_addr_out[0].CLK
clk_i => ram_addr_out[1].CLK
clk_i => ram_addr_out[2].CLK
clk_i => ram_addr_out[3].CLK
clk_i => ram_addr_out[4].CLK
clk_i => ram_addr_out[5].CLK
clk_i => ram_addr_out[6].CLK
clk_i => ram_addr_out[7].CLK
clk_i => ram_addr_out[8].CLK
clk_i => ram_addr_out[9].CLK
clk_i => wbm_tga_o[0]~reg0.CLK
clk_i => wbm_tga_o[1]~reg0.CLK
clk_i => wbm_tga_o[2]~reg0.CLK
clk_i => wbm_tga_o[3]~reg0.CLK
clk_i => wbm_tga_o[4]~reg0.CLK
clk_i => wbm_tga_o[5]~reg0.CLK
clk_i => wbm_tga_o[6]~reg0.CLK
clk_i => wbm_tga_o[7]~reg0.CLK
clk_i => wbm_tga_o[8]~reg0.CLK
clk_i => wbm_tga_o[9]~reg0.CLK
clk_i => ram_ready.CLK
clk_i => mp_dec:mp_dec1.clk
clk_i => ram_simple:ram_inst1.clk
clk_i => checksum_calc:checksum_inst_dec.clock
clk_i => wbm_cur_st~1.DATAIN
wbm_ack_i => ack_i_cnt_proc.IN1
wbm_stall_i => wbm_cur_st.DATAA
wbm_stall_i => wbm_stb_internal.OUTPUTSELECT
wbm_stall_i => Selector11.IN5
wbm_stall_i => Selector47.IN3
wbm_stall_i => dat_1st_bool.OUTPUTSELECT
wbm_stall_i => ram_addr_out.OUTPUTSELECT
wbm_stall_i => ram_addr_out.OUTPUTSELECT
wbm_stall_i => ram_addr_out.OUTPUTSELECT
wbm_stall_i => ram_addr_out.OUTPUTSELECT
wbm_stall_i => ram_addr_out.OUTPUTSELECT
wbm_stall_i => ram_addr_out.OUTPUTSELECT
wbm_stall_i => ram_addr_out.OUTPUTSELECT
wbm_stall_i => ram_addr_out.OUTPUTSELECT
wbm_stall_i => ram_addr_out.OUTPUTSELECT
wbm_stall_i => ram_addr_out.OUTPUTSELECT
wbm_stall_i => wbm_adr_internal.OUTPUTSELECT
wbm_stall_i => wbm_adr_internal.OUTPUTSELECT
wbm_stall_i => wbm_adr_internal.OUTPUTSELECT
wbm_stall_i => wbm_adr_internal.OUTPUTSELECT
wbm_stall_i => wbm_adr_internal.OUTPUTSELECT
wbm_stall_i => wbm_adr_internal.OUTPUTSELECT
wbm_stall_i => wbm_adr_internal.OUTPUTSELECT
wbm_stall_i => wbm_adr_internal.OUTPUTSELECT
wbm_stall_i => wbm_adr_internal.OUTPUTSELECT
wbm_stall_i => wbm_adr_internal.OUTPUTSELECT
wbm_stall_i => ram_bytes_left.OUTPUTSELECT
wbm_stall_i => ram_bytes_left.OUTPUTSELECT
wbm_stall_i => ram_bytes_left.OUTPUTSELECT
wbm_stall_i => ram_bytes_left.OUTPUTSELECT
wbm_stall_i => ram_bytes_left.OUTPUTSELECT
wbm_stall_i => ram_bytes_left.OUTPUTSELECT
wbm_stall_i => ram_bytes_left.OUTPUTSELECT
wbm_stall_i => ram_bytes_left.OUTPUTSELECT
wbm_stall_i => ram_bytes_left.OUTPUTSELECT
wbm_stall_i => ram_bytes_left.OUTPUTSELECT
wbm_stall_i => wbm_stb_internal.OUTPUTSELECT
wbm_stall_i => wbm_cur_st.DATAA
wbm_stall_i => type_reg_offset.OUTPUTSELECT
wbm_stall_i => type_reg_offset.OUTPUTSELECT
wbm_stall_i => Selector48.IN1
wbm_err_i => err_i_status.IN1
wbm_dat_i[0] => ~NO_FANOUT~
wbm_dat_i[1] => ~NO_FANOUT~
wbm_dat_i[2] => ~NO_FANOUT~
wbm_dat_i[3] => ~NO_FANOUT~
wbm_dat_i[4] => ~NO_FANOUT~
wbm_dat_i[5] => ~NO_FANOUT~
wbm_dat_i[6] => ~NO_FANOUT~
wbm_dat_i[7] => ~NO_FANOUT~
wbm_adr_o[0] <= wbm_adr_internal[0].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[1] <= wbm_adr_internal[1].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[2] <= wbm_adr_internal[2].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[3] <= wbm_adr_internal[3].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[4] <= wbm_adr_internal[4].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[5] <= wbm_adr_internal[5].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[6] <= wbm_adr_internal[6].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[7] <= wbm_adr_internal[7].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[8] <= wbm_adr_internal[8].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[9] <= wbm_adr_internal[9].DB_MAX_OUTPUT_PORT_TYPE
wbm_cyc_o <= wbm_cyc_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_stb_o <= wbm_stb_internal.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[0] <= wbm_tga_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[1] <= wbm_tga_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[2] <= wbm_tga_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[3] <= wbm_tga_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[4] <= wbm_tga_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[5] <= wbm_tga_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[6] <= wbm_tga_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[7] <= wbm_tga_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[8] <= wbm_tga_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[9] <= wbm_tga_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tgc_o <= wbm_tgc_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[0] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[1] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[2] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[3] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[4] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[5] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[6] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_o[7] <= wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_we_o <= <VCC>


|img_man_MDS|mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c
din => din_d1.DATAIN
clk => parity_bit.CLK
clk => sample_cnt[0].CLK
clk => sample_cnt[1].CLK
clk => sample_cnt[2].CLK
clk => sample_cnt[3].CLK
clk => sample_cnt[4].CLK
clk => sample_cnt[5].CLK
clk => sample_cnt[6].CLK
clk => sample_cnt[7].CLK
clk => sample_cnt[8].CLK
clk => sample_cnt[9].CLK
clk => sample_cnt[10].CLK
clk => sample_cnt[11].CLK
clk => sample_cnt[12].CLK
clk => sample_cnt[13].CLK
clk => one_cnt[0].CLK
clk => one_cnt[1].CLK
clk => one_cnt[2].CLK
clk => pos_cnt[0].CLK
clk => pos_cnt[1].CLK
clk => pos_cnt[2].CLK
clk => pos_cnt[3].CLK
clk => stop_bit_err~reg0.CLK
clk => parity_err_i.CLK
clk => parity_err~reg0.CLK
clk => valid~reg0.CLK
clk => dout_i[0].CLK
clk => dout_i[1].CLK
clk => dout_i[2].CLK
clk => dout_i[3].CLK
clk => dout_i[4].CLK
clk => dout_i[5].CLK
clk => dout_i[6].CLK
clk => dout_i[7].CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => din_d2.CLK
clk => din_d1.CLK
clk => cur_st~6.DATAIN
reset => parity_bit.ACLR
reset => sample_cnt[0].ACLR
reset => sample_cnt[1].ACLR
reset => sample_cnt[2].ACLR
reset => sample_cnt[3].ACLR
reset => sample_cnt[4].ACLR
reset => sample_cnt[5].ACLR
reset => sample_cnt[6].ACLR
reset => sample_cnt[7].ACLR
reset => sample_cnt[8].ACLR
reset => sample_cnt[9].ACLR
reset => sample_cnt[10].ACLR
reset => sample_cnt[11].ACLR
reset => sample_cnt[12].ACLR
reset => sample_cnt[13].ACLR
reset => one_cnt[0].ACLR
reset => one_cnt[1].ACLR
reset => one_cnt[2].ACLR
reset => pos_cnt[0].ACLR
reset => pos_cnt[1].ACLR
reset => pos_cnt[2].ACLR
reset => pos_cnt[3].ACLR
reset => stop_bit_err~reg0.ACLR
reset => parity_err_i.ACLR
reset => parity_err~reg0.ACLR
reset => valid~reg0.ACLR
reset => dout_i[0].ACLR
reset => dout_i[1].ACLR
reset => dout_i[2].ACLR
reset => dout_i[3].ACLR
reset => dout_i[4].ACLR
reset => dout_i[5].ACLR
reset => dout_i[6].ACLR
reset => dout_i[7].ACLR
reset => dout[0]~reg0.ACLR
reset => dout[1]~reg0.ACLR
reset => dout[2]~reg0.ACLR
reset => dout[3]~reg0.ACLR
reset => dout[4]~reg0.ACLR
reset => dout[5]~reg0.ACLR
reset => dout[6]~reg0.ACLR
reset => dout[7]~reg0.ACLR
reset => din_d2.PRESET
reset => din_d1.PRESET
reset => cur_st~8.DATAIN
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid <= valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
parity_err <= parity_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
stop_bit_err <= stop_bit_err~reg0.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|rx_path:rx_path_inst|mp_dec:mp_dec1
clk => len_reg[0]~reg0.CLK
clk => len_reg[1]~reg0.CLK
clk => len_reg[2]~reg0.CLK
clk => len_reg[3]~reg0.CLK
clk => len_reg[4]~reg0.CLK
clk => len_reg[5]~reg0.CLK
clk => len_reg[6]~reg0.CLK
clk => len_reg[7]~reg0.CLK
clk => len_reg[8]~reg0.CLK
clk => len_reg[9]~reg0.CLK
clk => len_reg[10]~reg0.CLK
clk => len_reg[11]~reg0.CLK
clk => len_reg[12]~reg0.CLK
clk => len_reg[13]~reg0.CLK
clk => len_reg[14]~reg0.CLK
clk => len_reg[15]~reg0.CLK
clk => addr_reg[0]~reg0.CLK
clk => addr_reg[1]~reg0.CLK
clk => addr_reg[2]~reg0.CLK
clk => addr_reg[3]~reg0.CLK
clk => addr_reg[4]~reg0.CLK
clk => addr_reg[5]~reg0.CLK
clk => addr_reg[6]~reg0.CLK
clk => addr_reg[7]~reg0.CLK
clk => type_reg[0]~reg0.CLK
clk => type_reg[1]~reg0.CLK
clk => type_reg[2]~reg0.CLK
clk => type_reg[3]~reg0.CLK
clk => type_reg[4]~reg0.CLK
clk => type_reg[5]~reg0.CLK
clk => type_reg[6]~reg0.CLK
clk => type_reg[7]~reg0.CLK
clk => mp_done~reg0.CLK
clk => crc_err_i.CLK
clk => data_crc[0]~reg0.CLK
clk => data_crc[1]~reg0.CLK
clk => data_crc[2]~reg0.CLK
clk => data_crc[3]~reg0.CLK
clk => data_crc[4]~reg0.CLK
clk => data_crc[5]~reg0.CLK
clk => data_crc[6]~reg0.CLK
clk => data_crc[7]~reg0.CLK
clk => data_crc_val~reg0.CLK
clk => reset_crc~reg0.CLK
clk => write_addr[0]~reg0.CLK
clk => write_addr[1]~reg0.CLK
clk => write_addr[2]~reg0.CLK
clk => write_addr[3]~reg0.CLK
clk => write_addr[4]~reg0.CLK
clk => write_addr[5]~reg0.CLK
clk => write_addr[6]~reg0.CLK
clk => write_addr[7]~reg0.CLK
clk => write_addr[8]~reg0.CLK
clk => write_addr[9]~reg0.CLK
clk => write_addr[10]~reg0.CLK
clk => write_addr[11]~reg0.CLK
clk => write_addr[12]~reg0.CLK
clk => write_addr[13]~reg0.CLK
clk => write_addr[14]~reg0.CLK
clk => write_addr[15]~reg0.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => w_addr[0].CLK
clk => w_addr[1].CLK
clk => w_addr[2].CLK
clk => w_addr[3].CLK
clk => w_addr[4].CLK
clk => w_addr[5].CLK
clk => w_addr[6].CLK
clk => w_addr[7].CLK
clk => w_addr[8].CLK
clk => w_addr[9].CLK
clk => w_addr[10].CLK
clk => w_addr[11].CLK
clk => w_addr[12].CLK
clk => w_addr[13].CLK
clk => w_addr[14].CLK
clk => w_addr[15].CLK
clk => write_en~reg0.CLK
clk => eof_blk[0].CLK
clk => eof_blk[1].CLK
clk => eof_blk[2].CLK
clk => eof_blk[3].CLK
clk => eof_blk[4].CLK
clk => eof_blk[5].CLK
clk => eof_blk[6].CLK
clk => eof_blk[7].CLK
clk => crc_blk[0].CLK
clk => crc_blk[1].CLK
clk => crc_blk[2].CLK
clk => crc_blk[3].CLK
clk => crc_blk[4].CLK
clk => crc_blk[5].CLK
clk => crc_blk[6].CLK
clk => crc_blk[7].CLK
clk => len_blk[0].CLK
clk => len_blk[1].CLK
clk => len_blk[2].CLK
clk => len_blk[3].CLK
clk => len_blk[4].CLK
clk => len_blk[5].CLK
clk => len_blk[6].CLK
clk => len_blk[7].CLK
clk => len_blk[8].CLK
clk => len_blk[9].CLK
clk => len_blk[10].CLK
clk => len_blk[11].CLK
clk => len_blk[12].CLK
clk => len_blk[13].CLK
clk => len_blk[14].CLK
clk => len_blk[15].CLK
clk => addr_blk[0].CLK
clk => addr_blk[1].CLK
clk => addr_blk[2].CLK
clk => addr_blk[3].CLK
clk => addr_blk[4].CLK
clk => addr_blk[5].CLK
clk => addr_blk[6].CLK
clk => addr_blk[7].CLK
clk => type_blk[0].CLK
clk => type_blk[1].CLK
clk => type_blk[2].CLK
clk => type_blk[3].CLK
clk => type_blk[4].CLK
clk => type_blk[5].CLK
clk => type_blk[6].CLK
clk => type_blk[7].CLK
clk => eof_err~reg0.CLK
clk => tx_regs.CLK
clk => req_crc~reg0.CLK
clk => blk_pos[0].CLK
clk => blk_pos[1].CLK
clk => cur_st~1.DATAIN
rst => crc_blk[0].ACLR
rst => crc_blk[1].ACLR
rst => crc_blk[2].ACLR
rst => crc_blk[3].ACLR
rst => crc_blk[4].ACLR
rst => crc_blk[5].ACLR
rst => crc_blk[6].ACLR
rst => crc_blk[7].ACLR
rst => len_blk[0].ACLR
rst => len_blk[1].ACLR
rst => len_blk[2].ACLR
rst => len_blk[3].ACLR
rst => len_blk[4].ACLR
rst => len_blk[5].ACLR
rst => len_blk[6].ACLR
rst => len_blk[7].ACLR
rst => len_blk[8].ACLR
rst => len_blk[9].ACLR
rst => len_blk[10].ACLR
rst => len_blk[11].ACLR
rst => len_blk[12].ACLR
rst => len_blk[13].ACLR
rst => len_blk[14].ACLR
rst => len_blk[15].ACLR
rst => addr_blk[0].ACLR
rst => addr_blk[1].ACLR
rst => addr_blk[2].ACLR
rst => addr_blk[3].ACLR
rst => addr_blk[4].ACLR
rst => addr_blk[5].ACLR
rst => addr_blk[6].ACLR
rst => addr_blk[7].ACLR
rst => type_blk[0].ACLR
rst => type_blk[1].ACLR
rst => type_blk[2].ACLR
rst => type_blk[3].ACLR
rst => type_blk[4].ACLR
rst => type_blk[5].ACLR
rst => type_blk[6].ACLR
rst => type_blk[7].ACLR
rst => eof_err~reg0.ACLR
rst => tx_regs.ACLR
rst => req_crc~reg0.ACLR
rst => blk_pos[0].PRESET
rst => blk_pos[1].ACLR
rst => len_reg[0]~reg0.ACLR
rst => len_reg[1]~reg0.ACLR
rst => len_reg[2]~reg0.ACLR
rst => len_reg[3]~reg0.ACLR
rst => len_reg[4]~reg0.ACLR
rst => len_reg[5]~reg0.ACLR
rst => len_reg[6]~reg0.ACLR
rst => len_reg[7]~reg0.ACLR
rst => len_reg[8]~reg0.ACLR
rst => len_reg[9]~reg0.ACLR
rst => len_reg[10]~reg0.ACLR
rst => len_reg[11]~reg0.ACLR
rst => len_reg[12]~reg0.ACLR
rst => len_reg[13]~reg0.ACLR
rst => len_reg[14]~reg0.ACLR
rst => len_reg[15]~reg0.ACLR
rst => addr_reg[0]~reg0.ACLR
rst => addr_reg[1]~reg0.ACLR
rst => addr_reg[2]~reg0.ACLR
rst => addr_reg[3]~reg0.ACLR
rst => addr_reg[4]~reg0.ACLR
rst => addr_reg[5]~reg0.ACLR
rst => addr_reg[6]~reg0.ACLR
rst => addr_reg[7]~reg0.ACLR
rst => type_reg[0]~reg0.ACLR
rst => type_reg[1]~reg0.ACLR
rst => type_reg[2]~reg0.ACLR
rst => type_reg[3]~reg0.ACLR
rst => type_reg[4]~reg0.ACLR
rst => type_reg[5]~reg0.ACLR
rst => type_reg[6]~reg0.ACLR
rst => type_reg[7]~reg0.ACLR
rst => mp_done~reg0.ACLR
rst => crc_err_i.ACLR
rst => data_crc_val~reg0.ACLR
rst => data_crc[0]~reg0.ACLR
rst => data_crc[1]~reg0.ACLR
rst => data_crc[2]~reg0.ACLR
rst => data_crc[3]~reg0.ACLR
rst => data_crc[4]~reg0.ACLR
rst => data_crc[5]~reg0.ACLR
rst => data_crc[6]~reg0.ACLR
rst => data_crc[7]~reg0.ACLR
rst => reset_crc~reg0.PRESET
rst => write_addr[0]~reg0.ACLR
rst => write_addr[1]~reg0.ACLR
rst => write_addr[2]~reg0.ACLR
rst => write_addr[3]~reg0.ACLR
rst => write_addr[4]~reg0.ACLR
rst => write_addr[5]~reg0.ACLR
rst => write_addr[6]~reg0.ACLR
rst => write_addr[7]~reg0.ACLR
rst => write_addr[8]~reg0.ACLR
rst => write_addr[9]~reg0.ACLR
rst => write_addr[10]~reg0.ACLR
rst => write_addr[11]~reg0.ACLR
rst => write_addr[12]~reg0.ACLR
rst => write_addr[13]~reg0.ACLR
rst => write_addr[14]~reg0.ACLR
rst => write_addr[15]~reg0.ACLR
rst => dout[0]~reg0.ACLR
rst => dout[1]~reg0.ACLR
rst => dout[2]~reg0.ACLR
rst => dout[3]~reg0.ACLR
rst => dout[4]~reg0.ACLR
rst => dout[5]~reg0.ACLR
rst => dout[6]~reg0.ACLR
rst => dout[7]~reg0.ACLR
rst => w_addr[0].ACLR
rst => w_addr[1].ACLR
rst => w_addr[2].ACLR
rst => w_addr[3].ACLR
rst => w_addr[4].ACLR
rst => w_addr[5].ACLR
rst => w_addr[6].ACLR
rst => w_addr[7].ACLR
rst => w_addr[8].ACLR
rst => w_addr[9].ACLR
rst => w_addr[10].ACLR
rst => w_addr[11].ACLR
rst => w_addr[12].ACLR
rst => w_addr[13].ACLR
rst => w_addr[14].ACLR
rst => w_addr[15].ACLR
rst => write_en~reg0.ACLR
rst => eof_blk[0].ACLR
rst => eof_blk[1].ACLR
rst => eof_blk[2].ACLR
rst => eof_blk[3].ACLR
rst => eof_blk[4].ACLR
rst => eof_blk[5].ACLR
rst => eof_blk[6].ACLR
rst => eof_blk[7].ACLR
rst => cur_st~3.DATAIN
din[0] => Equal0.IN15
din[0] => Equal3.IN7
din[0] => type_blk.DATAB
din[0] => addr_blk.DATAB
din[0] => len_blk.DATAB
din[0] => crc_blk.DATAB
din[0] => dout.DATAB
din[0] => data_crc.DATAB
din[1] => Equal0.IN14
din[1] => Equal3.IN6
din[1] => type_blk.DATAB
din[1] => addr_blk.DATAB
din[1] => len_blk.DATAB
din[1] => crc_blk.DATAB
din[1] => dout.DATAB
din[1] => data_crc.DATAB
din[2] => Equal0.IN13
din[2] => Equal3.IN5
din[2] => type_blk.DATAB
din[2] => addr_blk.DATAB
din[2] => len_blk.DATAB
din[2] => crc_blk.DATAB
din[2] => dout.DATAB
din[2] => data_crc.DATAB
din[3] => Equal0.IN12
din[3] => Equal3.IN4
din[3] => type_blk.DATAB
din[3] => addr_blk.DATAB
din[3] => len_blk.DATAB
din[3] => crc_blk.DATAB
din[3] => dout.DATAB
din[3] => data_crc.DATAB
din[4] => Equal0.IN11
din[4] => Equal3.IN3
din[4] => type_blk.DATAB
din[4] => addr_blk.DATAB
din[4] => len_blk.DATAB
din[4] => crc_blk.DATAB
din[4] => dout.DATAB
din[4] => data_crc.DATAB
din[5] => Equal0.IN10
din[5] => Equal3.IN2
din[5] => type_blk.DATAB
din[5] => addr_blk.DATAB
din[5] => len_blk.DATAB
din[5] => crc_blk.DATAB
din[5] => dout.DATAB
din[5] => data_crc.DATAB
din[6] => Equal0.IN9
din[6] => Equal3.IN1
din[6] => type_blk.DATAB
din[6] => addr_blk.DATAB
din[6] => len_blk.DATAB
din[6] => crc_blk.DATAB
din[6] => dout.DATAB
din[6] => data_crc.DATAB
din[7] => Equal0.IN8
din[7] => Equal3.IN0
din[7] => type_blk.DATAB
din[7] => addr_blk.DATAB
din[7] => len_blk.DATAB
din[7] => crc_blk.DATAB
din[7] => dout.DATAB
din[7] => data_crc.DATAB
valid => cur_st.OUTPUTSELECT
valid => cur_st.OUTPUTSELECT
valid => cur_st.OUTPUTSELECT
valid => cur_st.OUTPUTSELECT
valid => cur_st.OUTPUTSELECT
valid => cur_st.OUTPUTSELECT
valid => cur_st.OUTPUTSELECT
valid => req_crc.OUTPUTSELECT
valid => tx_regs.OUTPUTSELECT
valid => eof_err.OUTPUTSELECT
valid => w_addr.OUTPUTSELECT
valid => w_addr.OUTPUTSELECT
valid => w_addr.OUTPUTSELECT
valid => w_addr.OUTPUTSELECT
valid => w_addr.OUTPUTSELECT
valid => w_addr.OUTPUTSELECT
valid => w_addr.OUTPUTSELECT
valid => w_addr.OUTPUTSELECT
valid => w_addr.OUTPUTSELECT
valid => w_addr.OUTPUTSELECT
valid => w_addr.OUTPUTSELECT
valid => w_addr.OUTPUTSELECT
valid => w_addr.OUTPUTSELECT
valid => w_addr.OUTPUTSELECT
valid => w_addr.OUTPUTSELECT
valid => w_addr.OUTPUTSELECT
valid => write_addr.OUTPUTSELECT
valid => write_addr.OUTPUTSELECT
valid => write_addr.OUTPUTSELECT
valid => write_addr.OUTPUTSELECT
valid => write_addr.OUTPUTSELECT
valid => write_addr.OUTPUTSELECT
valid => write_addr.OUTPUTSELECT
valid => write_addr.OUTPUTSELECT
valid => write_addr.OUTPUTSELECT
valid => write_addr.OUTPUTSELECT
valid => write_addr.OUTPUTSELECT
valid => write_addr.OUTPUTSELECT
valid => write_addr.OUTPUTSELECT
valid => write_addr.OUTPUTSELECT
valid => write_addr.OUTPUTSELECT
valid => write_addr.OUTPUTSELECT
valid => dout.OUTPUTSELECT
valid => dout.OUTPUTSELECT
valid => dout.OUTPUTSELECT
valid => dout.OUTPUTSELECT
valid => dout.OUTPUTSELECT
valid => dout.OUTPUTSELECT
valid => dout.OUTPUTSELECT
valid => dout.OUTPUTSELECT
valid => write_en.DATAA
valid => crc_reset_proc.IN0
valid => crc_data_valid_proc.IN1
valid => blk_pos[1].ENA
valid => blk_pos[0].ENA
valid => type_blk[7].ENA
valid => type_blk[6].ENA
valid => type_blk[5].ENA
valid => type_blk[4].ENA
valid => type_blk[3].ENA
valid => type_blk[2].ENA
valid => type_blk[1].ENA
valid => type_blk[0].ENA
valid => addr_blk[7].ENA
valid => addr_blk[6].ENA
valid => addr_blk[5].ENA
valid => addr_blk[4].ENA
valid => addr_blk[3].ENA
valid => addr_blk[2].ENA
valid => addr_blk[1].ENA
valid => addr_blk[0].ENA
valid => len_blk[15].ENA
valid => len_blk[14].ENA
valid => len_blk[13].ENA
valid => len_blk[12].ENA
valid => len_blk[11].ENA
valid => len_blk[10].ENA
valid => len_blk[9].ENA
valid => len_blk[8].ENA
valid => len_blk[7].ENA
valid => len_blk[6].ENA
valid => len_blk[5].ENA
valid => len_blk[4].ENA
valid => len_blk[3].ENA
valid => len_blk[2].ENA
valid => len_blk[1].ENA
valid => len_blk[0].ENA
valid => crc_blk[7].ENA
valid => crc_blk[6].ENA
valid => crc_blk[5].ENA
valid => crc_blk[4].ENA
valid => crc_blk[3].ENA
valid => crc_blk[2].ENA
valid => crc_blk[1].ENA
valid => crc_blk[0].ENA
valid => eof_blk[7].ENA
valid => eof_blk[6].ENA
valid => eof_blk[5].ENA
valid => eof_blk[4].ENA
valid => eof_blk[3].ENA
valid => eof_blk[2].ENA
valid => eof_blk[1].ENA
valid => eof_blk[0].ENA
mp_done <= mp_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
eof_err <= eof_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_err <= crc_err_i.DB_MAX_OUTPUT_PORT_TYPE
type_reg[0] <= type_reg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg[1] <= type_reg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg[2] <= type_reg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg[3] <= type_reg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg[4] <= type_reg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg[5] <= type_reg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg[6] <= type_reg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
type_reg[7] <= type_reg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_reg[0] <= addr_reg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_reg[1] <= addr_reg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_reg[2] <= addr_reg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_reg[3] <= addr_reg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_reg[4] <= addr_reg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_reg[5] <= addr_reg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_reg[6] <= addr_reg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_reg[7] <= addr_reg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len_reg[0] <= len_reg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len_reg[1] <= len_reg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len_reg[2] <= len_reg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len_reg[3] <= len_reg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len_reg[4] <= len_reg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len_reg[5] <= len_reg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len_reg[6] <= len_reg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len_reg[7] <= len_reg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len_reg[8] <= len_reg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len_reg[9] <= len_reg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len_reg[10] <= len_reg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len_reg[11] <= len_reg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len_reg[12] <= len_reg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len_reg[13] <= len_reg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len_reg[14] <= len_reg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
len_reg[15] <= len_reg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc_val <= data_crc_val~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc[0] <= data_crc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc[1] <= data_crc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc[2] <= data_crc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc[3] <= data_crc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc[4] <= data_crc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc[5] <= data_crc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc[6] <= data_crc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc[7] <= data_crc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset_crc <= reset_crc~reg0.DB_MAX_OUTPUT_PORT_TYPE
req_crc <= req_crc~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_in[0] => Equal4.IN7
crc_in[1] => Equal4.IN6
crc_in[2] => Equal4.IN5
crc_in[3] => Equal4.IN4
crc_in[4] => Equal4.IN3
crc_in[5] => Equal4.IN2
crc_in[6] => Equal4.IN1
crc_in[7] => Equal4.IN0
crc_in_val => crc_err_proc.IN0
write_en <= write_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[0] <= write_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[1] <= write_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[2] <= write_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[3] <= write_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[4] <= write_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[5] <= write_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[6] <= write_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[7] <= write_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[8] <= write_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[9] <= write_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[10] <= write_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[11] <= write_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[12] <= write_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[13] <= write_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[14] <= write_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_addr[15] <= write_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1
clk => ram_data~18.CLK
clk => ram_data~0.CLK
clk => ram_data~1.CLK
clk => ram_data~2.CLK
clk => ram_data~3.CLK
clk => ram_data~4.CLK
clk => ram_data~5.CLK
clk => ram_data~6.CLK
clk => ram_data~7.CLK
clk => ram_data~8.CLK
clk => ram_data~9.CLK
clk => ram_data~10.CLK
clk => ram_data~11.CLK
clk => ram_data~12.CLK
clk => ram_data~13.CLK
clk => ram_data~14.CLK
clk => ram_data~15.CLK
clk => ram_data~16.CLK
clk => ram_data~17.CLK
clk => dout_valid~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => ram_data.CLK0
rst => dout_valid~reg0.ACLR
addr_in[0] => ram_data~9.DATAIN
addr_in[0] => ram_data.WADDR
addr_in[1] => ram_data~8.DATAIN
addr_in[1] => ram_data.WADDR1
addr_in[2] => ram_data~7.DATAIN
addr_in[2] => ram_data.WADDR2
addr_in[3] => ram_data~6.DATAIN
addr_in[3] => ram_data.WADDR3
addr_in[4] => ram_data~5.DATAIN
addr_in[4] => ram_data.WADDR4
addr_in[5] => ram_data~4.DATAIN
addr_in[5] => ram_data.WADDR5
addr_in[6] => ram_data~3.DATAIN
addr_in[6] => ram_data.WADDR6
addr_in[7] => ram_data~2.DATAIN
addr_in[7] => ram_data.WADDR7
addr_in[8] => ram_data~1.DATAIN
addr_in[8] => ram_data.WADDR8
addr_in[9] => ram_data~0.DATAIN
addr_in[9] => ram_data.WADDR9
addr_out[0] => ram_data.RADDR
addr_out[1] => ram_data.RADDR1
addr_out[2] => ram_data.RADDR2
addr_out[3] => ram_data.RADDR3
addr_out[4] => ram_data.RADDR4
addr_out[5] => ram_data.RADDR5
addr_out[6] => ram_data.RADDR6
addr_out[7] => ram_data.RADDR7
addr_out[8] => ram_data.RADDR8
addr_out[9] => ram_data.RADDR9
aout_valid => dout_valid~reg0.DATAIN
aout_valid => data_out[0]~reg0.ENA
aout_valid => data_out[1]~reg0.ENA
aout_valid => data_out[2]~reg0.ENA
aout_valid => data_out[3]~reg0.ENA
aout_valid => data_out[4]~reg0.ENA
aout_valid => data_out[5]~reg0.ENA
aout_valid => data_out[6]~reg0.ENA
aout_valid => data_out[7]~reg0.ENA
data_in[0] => ram_data~17.DATAIN
data_in[0] => ram_data.DATAIN
data_in[1] => ram_data~16.DATAIN
data_in[1] => ram_data.DATAIN1
data_in[2] => ram_data~15.DATAIN
data_in[2] => ram_data.DATAIN2
data_in[3] => ram_data~14.DATAIN
data_in[3] => ram_data.DATAIN3
data_in[4] => ram_data~13.DATAIN
data_in[4] => ram_data.DATAIN4
data_in[5] => ram_data~12.DATAIN
data_in[5] => ram_data.DATAIN5
data_in[6] => ram_data~11.DATAIN
data_in[6] => ram_data.DATAIN6
data_in[7] => ram_data~10.DATAIN
data_in[7] => ram_data.DATAIN7
din_valid => ram_data~18.DATAIN
din_valid => ram_data.WE
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|rx_path:rx_path_inst|checksum_calc:checksum_inst_dec
clock => checksum_valid~reg0.CLK
clock => checksum_i[0].CLK
clock => checksum_i[1].CLK
clock => checksum_i[2].CLK
clock => checksum_i[3].CLK
clock => checksum_i[4].CLK
clock => checksum_i[5].CLK
clock => checksum_i[6].CLK
clock => checksum_i[7].CLK
reset => checksum_i[0].ALOAD
reset => checksum_i[1].ALOAD
reset => checksum_i[2].ALOAD
reset => checksum_i[3].ALOAD
reset => checksum_i[4].ALOAD
reset => checksum_i[5].ALOAD
reset => checksum_i[6].ALOAD
reset => checksum_i[7].ALOAD
reset => checksum_valid~reg0.ACLR
data[0] => checksum_i.DATAB
data[0] => Add0.IN8
data[1] => checksum_i.DATAB
data[1] => Add0.IN7
data[2] => checksum_i.DATAB
data[2] => Add0.IN6
data[3] => checksum_i.DATAB
data[3] => Add0.IN5
data[4] => checksum_i.DATAB
data[4] => Add0.IN4
data[5] => checksum_i.DATAB
data[5] => Add0.IN3
data[6] => checksum_i.DATAB
data[6] => Add0.IN2
data[7] => checksum_i.DATAB
data[7] => Add0.IN1
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
reset_checksum => checksum_i.OUTPUTSELECT
reset_checksum => checksum_i.OUTPUTSELECT
reset_checksum => checksum_i.OUTPUTSELECT
reset_checksum => checksum_i.OUTPUTSELECT
reset_checksum => checksum_i.OUTPUTSELECT
reset_checksum => checksum_i.OUTPUTSELECT
reset_checksum => checksum_i.OUTPUTSELECT
reset_checksum => checksum_i.OUTPUTSELECT
req_checksum => checksum_valid~reg0.DATAIN
checksum_out[0] <= checksum_i[0].DB_MAX_OUTPUT_PORT_TYPE
checksum_out[1] <= checksum_i[1].DB_MAX_OUTPUT_PORT_TYPE
checksum_out[2] <= checksum_i[2].DB_MAX_OUTPUT_PORT_TYPE
checksum_out[3] <= checksum_i[3].DB_MAX_OUTPUT_PORT_TYPE
checksum_out[4] <= checksum_i[4].DB_MAX_OUTPUT_PORT_TYPE
checksum_out[5] <= checksum_i[5].DB_MAX_OUTPUT_PORT_TYPE
checksum_out[6] <= checksum_i[6].DB_MAX_OUTPUT_PORT_TYPE
checksum_out[7] <= checksum_i[7].DB_MAX_OUTPUT_PORT_TYPE
checksum_valid <= checksum_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|tx_path:tx_path_inst
uart_serial_out <= uart_tx:uart_tx_c.dout
rst => uart_tx:uart_tx_c.reset
rst => mp_enc:mp_enc1.rst
rst => checksum_calc:checksum_inst_enc.reset
rst => ram_simple:ram_inst1.rst
rst => general_fifo:fifo_inst1.rst
rst => gen_reg:gen_reg_type_inst.reset
rst => gen_reg:gen_dbg_cmd_reg_inst.reset
rst => gen_reg:gen_reg_addr_reg_inst.reset
rst => gen_reg:rd_burst_reg_generate:1:gen_rd_burst_reg_inst.reset
rst => gen_reg:rd_burst_reg_generate:0:gen_rd_burst_reg_inst.reset
rst => wbs_reg:wbs_reg_inst.rst
rst => tx_path_wbm:tx_wbm_inst.rst
rst => clear_dbg_reg.ACLR
clk_i => uart_tx:uart_tx_c.clk
clk_i => clear_dbg_reg.CLK
clk_i => mp_enc:mp_enc1.clk
clk_i => checksum_calc:checksum_inst_enc.clock
clk_i => ram_simple:ram_inst1.clk
clk_i => general_fifo:fifo_inst1.clk
clk_i => gen_reg:gen_reg_type_inst.clk
clk_i => gen_reg:gen_dbg_cmd_reg_inst.clk
clk_i => gen_reg:gen_reg_addr_reg_inst.clk
clk_i => gen_reg:rd_burst_reg_generate:1:gen_rd_burst_reg_inst.clk
clk_i => gen_reg:rd_burst_reg_generate:0:gen_rd_burst_reg_inst.clk
clk_i => wbs_reg:wbs_reg_inst.clk_i
clk_i => tx_path_wbm:tx_wbm_inst.clk_i
wbm_cyc_o <= tx_path_wbm:tx_wbm_inst.wbm_cyc_o
wbm_tgc_o <= tx_path_wbm:tx_wbm_inst.wbm_tgc_o
wbm_stb_o <= tx_path_wbm:tx_wbm_inst.wbm_stb_o
wbm_we_o <= tx_path_wbm:tx_wbm_inst.wbm_we_o
wbm_adr_o[0] <= tx_path_wbm:tx_wbm_inst.wbm_adr_o[0]
wbm_adr_o[1] <= tx_path_wbm:tx_wbm_inst.wbm_adr_o[1]
wbm_adr_o[2] <= tx_path_wbm:tx_wbm_inst.wbm_adr_o[2]
wbm_adr_o[3] <= tx_path_wbm:tx_wbm_inst.wbm_adr_o[3]
wbm_adr_o[4] <= tx_path_wbm:tx_wbm_inst.wbm_adr_o[4]
wbm_adr_o[5] <= tx_path_wbm:tx_wbm_inst.wbm_adr_o[5]
wbm_adr_o[6] <= tx_path_wbm:tx_wbm_inst.wbm_adr_o[6]
wbm_adr_o[7] <= tx_path_wbm:tx_wbm_inst.wbm_adr_o[7]
wbm_adr_o[8] <= tx_path_wbm:tx_wbm_inst.wbm_adr_o[8]
wbm_adr_o[9] <= tx_path_wbm:tx_wbm_inst.wbm_adr_o[9]
wbm_tga_o[0] <= tx_path_wbm:tx_wbm_inst.wbm_tga_o[0]
wbm_tga_o[1] <= tx_path_wbm:tx_wbm_inst.wbm_tga_o[1]
wbm_tga_o[2] <= tx_path_wbm:tx_wbm_inst.wbm_tga_o[2]
wbm_tga_o[3] <= tx_path_wbm:tx_wbm_inst.wbm_tga_o[3]
wbm_tga_o[4] <= tx_path_wbm:tx_wbm_inst.wbm_tga_o[4]
wbm_tga_o[5] <= tx_path_wbm:tx_wbm_inst.wbm_tga_o[5]
wbm_tga_o[6] <= tx_path_wbm:tx_wbm_inst.wbm_tga_o[6]
wbm_tga_o[7] <= tx_path_wbm:tx_wbm_inst.wbm_tga_o[7]
wbm_tga_o[8] <= tx_path_wbm:tx_wbm_inst.wbm_tga_o[8]
wbm_tga_o[9] <= tx_path_wbm:tx_wbm_inst.wbm_tga_o[9]
wbm_dat_i[0] => tx_path_wbm:tx_wbm_inst.wbm_dat_i[0]
wbm_dat_i[1] => tx_path_wbm:tx_wbm_inst.wbm_dat_i[1]
wbm_dat_i[2] => tx_path_wbm:tx_wbm_inst.wbm_dat_i[2]
wbm_dat_i[3] => tx_path_wbm:tx_wbm_inst.wbm_dat_i[3]
wbm_dat_i[4] => tx_path_wbm:tx_wbm_inst.wbm_dat_i[4]
wbm_dat_i[5] => tx_path_wbm:tx_wbm_inst.wbm_dat_i[5]
wbm_dat_i[6] => tx_path_wbm:tx_wbm_inst.wbm_dat_i[6]
wbm_dat_i[7] => tx_path_wbm:tx_wbm_inst.wbm_dat_i[7]
wbm_ack_i => tx_path_wbm:tx_wbm_inst.wbm_ack_i
wbm_stall_i => tx_path_wbm:tx_wbm_inst.wbm_stall_i
wbm_err_i => tx_path_wbm:tx_wbm_inst.wbm_err_i
wbs_adr_i[0] => wbs_reg:wbs_reg_inst.wbs_adr_i[0]
wbs_adr_i[0] => Equal0.IN3
wbs_adr_i[0] => Equal1.IN3
wbs_adr_i[0] => Equal2.IN1
wbs_adr_i[0] => Equal3.IN2
wbs_adr_i[0] => Equal4.IN3
wbs_adr_i[0] => Equal5.IN3
wbs_adr_i[0] => Equal6.IN2
wbs_adr_i[0] => Equal7.IN1
wbs_adr_i[0] => Equal8.IN3
wbs_adr_i[0] => Equal9.IN3
wbs_adr_i[0] => Equal10.IN3
wbs_adr_i[0] => Equal11.IN3
wbs_adr_i[0] => Equal12.IN1
wbs_adr_i[0] => Equal13.IN2
wbs_adr_i[0] => Equal14.IN3
wbs_adr_i[1] => wbs_reg:wbs_reg_inst.wbs_adr_i[1]
wbs_adr_i[1] => Equal0.IN2
wbs_adr_i[1] => Equal1.IN1
wbs_adr_i[1] => Equal2.IN3
wbs_adr_i[1] => Equal3.IN1
wbs_adr_i[1] => Equal4.IN2
wbs_adr_i[1] => Equal5.IN2
wbs_adr_i[1] => Equal6.IN1
wbs_adr_i[1] => Equal7.IN3
wbs_adr_i[1] => Equal8.IN1
wbs_adr_i[1] => Equal9.IN2
wbs_adr_i[1] => Equal10.IN2
wbs_adr_i[1] => Equal11.IN1
wbs_adr_i[1] => Equal12.IN3
wbs_adr_i[1] => Equal13.IN1
wbs_adr_i[1] => Equal14.IN2
wbs_adr_i[2] => wbs_reg:wbs_reg_inst.wbs_adr_i[2]
wbs_adr_i[2] => Equal0.IN1
wbs_adr_i[2] => Equal1.IN2
wbs_adr_i[2] => Equal2.IN2
wbs_adr_i[2] => Equal3.IN3
wbs_adr_i[2] => Equal4.IN1
wbs_adr_i[2] => Equal5.IN1
wbs_adr_i[2] => Equal6.IN3
wbs_adr_i[2] => Equal7.IN2
wbs_adr_i[2] => Equal8.IN2
wbs_adr_i[2] => Equal9.IN1
wbs_adr_i[2] => Equal10.IN1
wbs_adr_i[2] => Equal11.IN2
wbs_adr_i[2] => Equal12.IN2
wbs_adr_i[2] => Equal13.IN3
wbs_adr_i[2] => Equal14.IN1
wbs_adr_i[3] => wbs_reg:wbs_reg_inst.wbs_adr_i[3]
wbs_adr_i[3] => Equal0.IN0
wbs_adr_i[3] => Equal1.IN0
wbs_adr_i[3] => Equal2.IN0
wbs_adr_i[3] => Equal3.IN0
wbs_adr_i[3] => Equal4.IN0
wbs_adr_i[3] => Equal5.IN0
wbs_adr_i[3] => Equal6.IN0
wbs_adr_i[3] => Equal7.IN0
wbs_adr_i[3] => Equal8.IN0
wbs_adr_i[3] => Equal9.IN0
wbs_adr_i[3] => Equal10.IN0
wbs_adr_i[3] => Equal11.IN0
wbs_adr_i[3] => Equal12.IN0
wbs_adr_i[3] => Equal13.IN0
wbs_adr_i[3] => Equal14.IN0
wbs_adr_i[4] => ~NO_FANOUT~
wbs_adr_i[5] => ~NO_FANOUT~
wbs_adr_i[6] => ~NO_FANOUT~
wbs_adr_i[7] => ~NO_FANOUT~
wbs_adr_i[8] => ~NO_FANOUT~
wbs_adr_i[9] => ~NO_FANOUT~
wbs_tga_i[0] => ~NO_FANOUT~
wbs_tga_i[1] => ~NO_FANOUT~
wbs_tga_i[2] => ~NO_FANOUT~
wbs_tga_i[3] => ~NO_FANOUT~
wbs_tga_i[4] => ~NO_FANOUT~
wbs_tga_i[5] => ~NO_FANOUT~
wbs_tga_i[6] => ~NO_FANOUT~
wbs_tga_i[7] => ~NO_FANOUT~
wbs_tga_i[8] => ~NO_FANOUT~
wbs_tga_i[9] => ~NO_FANOUT~
wbs_dat_i[0] => wbs_reg:wbs_reg_inst.wbs_dat_i[0]
wbs_dat_i[1] => wbs_reg:wbs_reg_inst.wbs_dat_i[1]
wbs_dat_i[2] => wbs_reg:wbs_reg_inst.wbs_dat_i[2]
wbs_dat_i[3] => wbs_reg:wbs_reg_inst.wbs_dat_i[3]
wbs_dat_i[4] => wbs_reg:wbs_reg_inst.wbs_dat_i[4]
wbs_dat_i[5] => wbs_reg:wbs_reg_inst.wbs_dat_i[5]
wbs_dat_i[6] => wbs_reg:wbs_reg_inst.wbs_dat_i[6]
wbs_dat_i[7] => wbs_reg:wbs_reg_inst.wbs_dat_i[7]
wbs_cyc_i => wbs_reg_cyc.IN0
wbs_stb_i => wbs_reg:wbs_reg_inst.wbs_stb_i
wbs_we_i => wbs_reg:wbs_reg_inst.wbs_we_i
wbs_tgc_i => wbs_reg_cyc.IN1
wbs_dat_o[0] <= wbs_reg:wbs_reg_inst.wbs_dat_o[0]
wbs_dat_o[1] <= wbs_reg:wbs_reg_inst.wbs_dat_o[1]
wbs_dat_o[2] <= wbs_reg:wbs_reg_inst.wbs_dat_o[2]
wbs_dat_o[3] <= wbs_reg:wbs_reg_inst.wbs_dat_o[3]
wbs_dat_o[4] <= wbs_reg:wbs_reg_inst.wbs_dat_o[4]
wbs_dat_o[5] <= wbs_reg:wbs_reg_inst.wbs_dat_o[5]
wbs_dat_o[6] <= wbs_reg:wbs_reg_inst.wbs_dat_o[6]
wbs_dat_o[7] <= wbs_reg:wbs_reg_inst.wbs_dat_o[7]
wbs_stall_o <= wbs_reg:wbs_reg_inst.wbs_stall_o
wbs_ack_o <= wbs_reg:wbs_reg_inst.wbs_ack_o
wbs_err_o <= <GND>
dbg_type_reg[0] <= gen_reg:gen_reg_type_inst.dout[0]
dbg_type_reg[1] <= gen_reg:gen_reg_type_inst.dout[1]
dbg_type_reg[2] <= gen_reg:gen_reg_type_inst.dout[2]
dbg_type_reg[3] <= gen_reg:gen_reg_type_inst.dout[3]
dbg_type_reg[4] <= gen_reg:gen_reg_type_inst.dout[4]
dbg_type_reg[5] <= gen_reg:gen_reg_type_inst.dout[5]
dbg_type_reg[6] <= gen_reg:gen_reg_type_inst.dout[6]
dbg_type_reg[7] <= gen_reg:gen_reg_type_inst.dout[7]


|img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|uart_tx:uart_tx_c
din[0] => WideXor0.IN0
din[0] => sr.DATAB
din[1] => WideXor0.IN1
din[1] => sr.DATAB
din[2] => WideXor0.IN2
din[2] => sr.DATAB
din[3] => WideXor0.IN3
din[3] => sr.DATAB
din[4] => WideXor0.IN4
din[4] => sr.DATAB
din[5] => WideXor0.IN5
din[5] => sr.DATAB
din[6] => WideXor0.IN6
din[6] => sr.DATAB
din[7] => WideXor0.IN7
din[7] => sr.DATAB
clk => dout~reg0.CLK
clk => sr[0].CLK
clk => sr[1].CLK
clk => sr[2].CLK
clk => sr[3].CLK
clk => sr[4].CLK
clk => sr[5].CLK
clk => sr[6].CLK
clk => sr[7].CLK
clk => sr[8].CLK
clk => sr[9].CLK
clk => sr[10].CLK
clk => fifo_rd_en~reg0.CLK
clk => pos_cnt[0].CLK
clk => pos_cnt[1].CLK
clk => pos_cnt[2].CLK
clk => pos_cnt[3].CLK
clk => uart_clk.CLK
clk => sample_cnt[0].CLK
clk => sample_cnt[1].CLK
clk => sample_cnt[2].CLK
clk => sample_cnt[3].CLK
clk => sample_cnt[4].CLK
clk => sample_cnt[5].CLK
clk => sample_cnt[6].CLK
clk => sample_cnt[7].CLK
clk => sample_cnt[8].CLK
clk => sample_cnt[9].CLK
clk => sample_cnt[10].CLK
clk => sample_cnt[11].CLK
clk => sample_cnt[12].CLK
clk => sample_cnt[13].CLK
clk => cur_st~1.DATAIN
reset => dout~reg0.PRESET
reset => sr[0].PRESET
reset => sr[1].ACLR
reset => sr[2].ACLR
reset => sr[3].ACLR
reset => sr[4].ACLR
reset => sr[5].ACLR
reset => sr[6].ACLR
reset => sr[7].ACLR
reset => sr[8].ACLR
reset => sr[9].ACLR
reset => sr[10].ACLR
reset => fifo_rd_en~reg0.ACLR
reset => pos_cnt[0].ACLR
reset => pos_cnt[1].ACLR
reset => pos_cnt[2].ACLR
reset => pos_cnt[3].ACLR
reset => uart_clk.ACLR
reset => sample_cnt[0].PRESET
reset => sample_cnt[1].ACLR
reset => sample_cnt[2].ACLR
reset => sample_cnt[3].ACLR
reset => sample_cnt[4].ACLR
reset => sample_cnt[5].ACLR
reset => sample_cnt[6].ACLR
reset => sample_cnt[7].ACLR
reset => sample_cnt[8].ACLR
reset => sample_cnt[9].ACLR
reset => sample_cnt[10].ACLR
reset => sample_cnt[11].ACLR
reset => sample_cnt[12].ACLR
reset => sample_cnt[13].ACLR
reset => cur_st~3.DATAIN
fifo_empty => Selector0.IN2
fifo_empty => fifo_rd_en.DATAB
fifo_empty => Selector1.IN1
fifo_din_valid => Selector2.IN2
fifo_din_valid => sr.OUTPUTSELECT
fifo_din_valid => sr.OUTPUTSELECT
fifo_din_valid => sr.OUTPUTSELECT
fifo_din_valid => sr.OUTPUTSELECT
fifo_din_valid => sr.OUTPUTSELECT
fifo_din_valid => sr.OUTPUTSELECT
fifo_din_valid => sr.OUTPUTSELECT
fifo_din_valid => sr.OUTPUTSELECT
fifo_din_valid => sr.OUTPUTSELECT
fifo_din_valid => sr.OUTPUTSELECT
fifo_din_valid => sr.OUTPUTSELECT
fifo_din_valid => Selector1.IN2
fifo_rd_en <= fifo_rd_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1
clk => data_crc_val~reg0.CLK
clk => data_crc[0]~reg0.CLK
clk => data_crc[1]~reg0.CLK
clk => data_crc[2]~reg0.CLK
clk => data_crc[3]~reg0.CLK
clk => data_crc[4]~reg0.CLK
clk => data_crc[5]~reg0.CLK
clk => data_crc[6]~reg0.CLK
clk => data_crc[7]~reg0.CLK
clk => reset_crc~reg0.CLK
clk => crc_blk[0].CLK
clk => crc_blk[1].CLK
clk => crc_blk[2].CLK
clk => crc_blk[3].CLK
clk => crc_blk[4].CLK
clk => crc_blk[5].CLK
clk => crc_blk[6].CLK
clk => crc_blk[7].CLK
clk => crc_ack_i.CLK
clk => req_crc~reg0.CLK
clk => mp_done~reg0.CLK
clk => eof_blk[0].CLK
clk => eof_blk[1].CLK
clk => eof_blk[2].CLK
clk => eof_blk[3].CLK
clk => eof_blk[4].CLK
clk => eof_blk[5].CLK
clk => eof_blk[6].CLK
clk => eof_blk[7].CLK
clk => len_blk[0].CLK
clk => len_blk[1].CLK
clk => len_blk[2].CLK
clk => len_blk[3].CLK
clk => len_blk[4].CLK
clk => len_blk[5].CLK
clk => len_blk[6].CLK
clk => len_blk[7].CLK
clk => len_blk[8].CLK
clk => len_blk[9].CLK
clk => len_blk[10].CLK
clk => len_blk[11].CLK
clk => len_blk[12].CLK
clk => len_blk[13].CLK
clk => len_blk[14].CLK
clk => len_blk[15].CLK
clk => addr_blk[0].CLK
clk => addr_blk[1].CLK
clk => addr_blk[2].CLK
clk => addr_blk[3].CLK
clk => addr_blk[4].CLK
clk => addr_blk[5].CLK
clk => addr_blk[6].CLK
clk => addr_blk[7].CLK
clk => type_blk[0].CLK
clk => type_blk[1].CLK
clk => type_blk[2].CLK
clk => type_blk[3].CLK
clk => type_blk[4].CLK
clk => type_blk[5].CLK
clk => type_blk[6].CLK
clk => type_blk[7].CLK
clk => sof_blk[0].CLK
clk => sof_blk[1].CLK
clk => sof_blk[2].CLK
clk => sof_blk[3].CLK
clk => sof_blk[4].CLK
clk => sof_blk[5].CLK
clk => sof_blk[6].CLK
clk => sof_blk[7].CLK
clk => dout_valid_i.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => read_addr_en~reg0.CLK
clk => ram_addr_i[0].CLK
clk => ram_addr_i[1].CLK
clk => ram_addr_i[2].CLK
clk => ram_addr_i[3].CLK
clk => ram_addr_i[4].CLK
clk => ram_addr_i[5].CLK
clk => ram_addr_i[6].CLK
clk => ram_addr_i[7].CLK
clk => ram_addr_i[8].CLK
clk => ram_addr_i[9].CLK
clk => ram_addr_i[10].CLK
clk => ram_addr_i[11].CLK
clk => ram_addr_i[12].CLK
clk => ram_addr_i[13].CLK
clk => ram_addr_i[14].CLK
clk => ram_addr_i[15].CLK
clk => len_data[0].CLK
clk => len_data[1].CLK
clk => len_data[2].CLK
clk => len_data[3].CLK
clk => len_data[4].CLK
clk => len_data[5].CLK
clk => len_data[6].CLK
clk => len_data[7].CLK
clk => len_data[8].CLK
clk => len_data[9].CLK
clk => len_data[10].CLK
clk => len_data[11].CLK
clk => len_data[12].CLK
clk => len_data[13].CLK
clk => len_data[14].CLK
clk => len_data[15].CLK
clk => blk_pos[0].CLK
clk => blk_pos[1].CLK
clk => cur_st~1.DATAIN
rst => eof_blk[0].ACLR
rst => eof_blk[1].ACLR
rst => eof_blk[2].ACLR
rst => eof_blk[3].ACLR
rst => eof_blk[4].ACLR
rst => eof_blk[5].ACLR
rst => eof_blk[6].ACLR
rst => eof_blk[7].ACLR
rst => len_blk[0].ACLR
rst => len_blk[1].ACLR
rst => len_blk[2].ACLR
rst => len_blk[3].ACLR
rst => len_blk[4].ACLR
rst => len_blk[5].ACLR
rst => len_blk[6].ACLR
rst => len_blk[7].ACLR
rst => len_blk[8].ACLR
rst => len_blk[9].ACLR
rst => len_blk[10].ACLR
rst => len_blk[11].ACLR
rst => len_blk[12].ACLR
rst => len_blk[13].ACLR
rst => len_blk[14].ACLR
rst => len_blk[15].ACLR
rst => addr_blk[0].ACLR
rst => addr_blk[1].ACLR
rst => addr_blk[2].ACLR
rst => addr_blk[3].ACLR
rst => addr_blk[4].ACLR
rst => addr_blk[5].ACLR
rst => addr_blk[6].ACLR
rst => addr_blk[7].ACLR
rst => type_blk[0].ACLR
rst => type_blk[1].ACLR
rst => type_blk[2].ACLR
rst => type_blk[3].ACLR
rst => type_blk[4].ACLR
rst => type_blk[5].ACLR
rst => type_blk[6].ACLR
rst => type_blk[7].ACLR
rst => sof_blk[0].ACLR
rst => sof_blk[1].ACLR
rst => sof_blk[2].ACLR
rst => sof_blk[3].ACLR
rst => sof_blk[4].ACLR
rst => sof_blk[5].ACLR
rst => sof_blk[6].ACLR
rst => sof_blk[7].ACLR
rst => dout_valid_i.ACLR
rst => dout[0]~reg0.ACLR
rst => dout[1]~reg0.ACLR
rst => dout[2]~reg0.ACLR
rst => dout[3]~reg0.ACLR
rst => dout[4]~reg0.ACLR
rst => dout[5]~reg0.ACLR
rst => dout[6]~reg0.ACLR
rst => dout[7]~reg0.ACLR
rst => read_addr_en~reg0.ACLR
rst => ram_addr_i[0].ACLR
rst => ram_addr_i[1].ACLR
rst => ram_addr_i[2].ACLR
rst => ram_addr_i[3].ACLR
rst => ram_addr_i[4].ACLR
rst => ram_addr_i[5].ACLR
rst => ram_addr_i[6].ACLR
rst => ram_addr_i[7].ACLR
rst => ram_addr_i[8].ACLR
rst => ram_addr_i[9].ACLR
rst => ram_addr_i[10].ACLR
rst => ram_addr_i[11].ACLR
rst => ram_addr_i[12].ACLR
rst => ram_addr_i[13].ACLR
rst => ram_addr_i[14].ACLR
rst => ram_addr_i[15].ACLR
rst => len_data[0].ACLR
rst => len_data[1].ACLR
rst => len_data[2].ACLR
rst => len_data[3].ACLR
rst => len_data[4].ACLR
rst => len_data[5].ACLR
rst => len_data[6].ACLR
rst => len_data[7].ACLR
rst => len_data[8].ACLR
rst => len_data[9].ACLR
rst => len_data[10].ACLR
rst => len_data[11].ACLR
rst => len_data[12].ACLR
rst => len_data[13].ACLR
rst => len_data[14].ACLR
rst => len_data[15].ACLR
rst => blk_pos[0].PRESET
rst => blk_pos[1].ACLR
rst => mp_done~reg0.ACLR
rst => data_crc_val~reg0.ACLR
rst => data_crc[0]~reg0.ACLR
rst => data_crc[1]~reg0.ACLR
rst => data_crc[2]~reg0.ACLR
rst => data_crc[3]~reg0.ACLR
rst => data_crc[4]~reg0.ACLR
rst => data_crc[5]~reg0.ACLR
rst => data_crc[6]~reg0.ACLR
rst => data_crc[7]~reg0.ACLR
rst => reset_crc~reg0.PRESET
rst => req_crc~reg0.ACLR
rst => crc_blk[0].ACLR
rst => crc_blk[1].ACLR
rst => crc_blk[2].ACLR
rst => crc_blk[3].ACLR
rst => crc_blk[4].ACLR
rst => crc_blk[5].ACLR
rst => crc_blk[6].ACLR
rst => crc_blk[7].ACLR
rst => crc_ack_i.ACLR
rst => cur_st~3.DATAIN
fifo_full => fsm_proc.IN1
mp_done <= mp_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid_i.DB_MAX_OUTPUT_PORT_TYPE
reg_ready => sof_blk.OUTPUTSELECT
reg_ready => sof_blk.OUTPUTSELECT
reg_ready => sof_blk.OUTPUTSELECT
reg_ready => sof_blk.OUTPUTSELECT
reg_ready => sof_blk.OUTPUTSELECT
reg_ready => sof_blk.OUTPUTSELECT
reg_ready => sof_blk.OUTPUTSELECT
reg_ready => sof_blk.OUTPUTSELECT
reg_ready => eof_blk.OUTPUTSELECT
reg_ready => eof_blk.OUTPUTSELECT
reg_ready => eof_blk.OUTPUTSELECT
reg_ready => eof_blk.OUTPUTSELECT
reg_ready => eof_blk.OUTPUTSELECT
reg_ready => eof_blk.OUTPUTSELECT
reg_ready => eof_blk.OUTPUTSELECT
reg_ready => eof_blk.OUTPUTSELECT
reg_ready => type_blk.OUTPUTSELECT
reg_ready => type_blk.OUTPUTSELECT
reg_ready => type_blk.OUTPUTSELECT
reg_ready => type_blk.OUTPUTSELECT
reg_ready => type_blk.OUTPUTSELECT
reg_ready => type_blk.OUTPUTSELECT
reg_ready => type_blk.OUTPUTSELECT
reg_ready => type_blk.OUTPUTSELECT
reg_ready => addr_blk.OUTPUTSELECT
reg_ready => addr_blk.OUTPUTSELECT
reg_ready => addr_blk.OUTPUTSELECT
reg_ready => addr_blk.OUTPUTSELECT
reg_ready => addr_blk.OUTPUTSELECT
reg_ready => addr_blk.OUTPUTSELECT
reg_ready => addr_blk.OUTPUTSELECT
reg_ready => addr_blk.OUTPUTSELECT
reg_ready => len_blk.OUTPUTSELECT
reg_ready => len_blk.OUTPUTSELECT
reg_ready => len_blk.OUTPUTSELECT
reg_ready => len_blk.OUTPUTSELECT
reg_ready => len_blk.OUTPUTSELECT
reg_ready => len_blk.OUTPUTSELECT
reg_ready => len_blk.OUTPUTSELECT
reg_ready => len_blk.OUTPUTSELECT
reg_ready => len_blk.OUTPUTSELECT
reg_ready => len_blk.OUTPUTSELECT
reg_ready => len_blk.OUTPUTSELECT
reg_ready => len_blk.OUTPUTSELECT
reg_ready => len_blk.OUTPUTSELECT
reg_ready => len_blk.OUTPUTSELECT
reg_ready => len_blk.OUTPUTSELECT
reg_ready => len_blk.OUTPUTSELECT
reg_ready => len_data.OUTPUTSELECT
reg_ready => len_data.OUTPUTSELECT
reg_ready => len_data.OUTPUTSELECT
reg_ready => len_data.OUTPUTSELECT
reg_ready => len_data.OUTPUTSELECT
reg_ready => len_data.OUTPUTSELECT
reg_ready => len_data.OUTPUTSELECT
reg_ready => len_data.OUTPUTSELECT
reg_ready => len_data.OUTPUTSELECT
reg_ready => len_data.OUTPUTSELECT
reg_ready => len_data.OUTPUTSELECT
reg_ready => len_data.OUTPUTSELECT
reg_ready => len_data.OUTPUTSELECT
reg_ready => len_data.OUTPUTSELECT
reg_ready => len_data.OUTPUTSELECT
reg_ready => len_data.OUTPUTSELECT
reg_ready => Selector19.IN3
reg_ready => Selector18.IN1
type_reg[0] => type_blk.DATAB
type_reg[1] => type_blk.DATAB
type_reg[2] => type_blk.DATAB
type_reg[3] => type_blk.DATAB
type_reg[4] => type_blk.DATAB
type_reg[5] => type_blk.DATAB
type_reg[6] => type_blk.DATAB
type_reg[7] => type_blk.DATAB
addr_reg[0] => addr_blk.DATAB
addr_reg[1] => addr_blk.DATAB
addr_reg[2] => addr_blk.DATAB
addr_reg[3] => addr_blk.DATAB
addr_reg[4] => addr_blk.DATAB
addr_reg[5] => addr_blk.DATAB
addr_reg[6] => addr_blk.DATAB
addr_reg[7] => addr_blk.DATAB
len_reg[0] => len_blk.DATAB
len_reg[0] => len_data.DATAB
len_reg[1] => len_blk.DATAB
len_reg[1] => len_data.DATAB
len_reg[2] => len_blk.DATAB
len_reg[2] => len_data.DATAB
len_reg[3] => len_blk.DATAB
len_reg[3] => len_data.DATAB
len_reg[4] => len_blk.DATAB
len_reg[4] => len_data.DATAB
len_reg[5] => len_blk.DATAB
len_reg[5] => len_data.DATAB
len_reg[6] => len_blk.DATAB
len_reg[6] => len_data.DATAB
len_reg[7] => len_blk.DATAB
len_reg[7] => len_data.DATAB
len_reg[8] => len_blk.DATAB
len_reg[8] => len_data.DATAB
len_reg[9] => len_blk.DATAB
len_reg[9] => len_data.DATAB
len_reg[10] => len_blk.DATAB
len_reg[10] => len_data.DATAB
len_reg[11] => len_blk.DATAB
len_reg[11] => len_data.DATAB
len_reg[12] => len_blk.DATAB
len_reg[12] => len_data.DATAB
len_reg[13] => len_blk.DATAB
len_reg[13] => len_data.DATAB
len_reg[14] => len_blk.DATAB
len_reg[14] => len_data.DATAB
len_reg[15] => len_blk.DATAB
len_reg[15] => len_data.DATAB
data_crc_val <= data_crc_val~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc[0] <= data_crc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc[1] <= data_crc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc[2] <= data_crc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc[3] <= data_crc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc[4] <= data_crc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc[5] <= data_crc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc[6] <= data_crc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_crc[7] <= data_crc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset_crc <= reset_crc~reg0.DB_MAX_OUTPUT_PORT_TYPE
req_crc <= req_crc~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_in[0] => crc_blk.DATAB
crc_in[1] => crc_blk.DATAB
crc_in[2] => crc_blk.DATAB
crc_in[3] => crc_blk.DATAB
crc_in[4] => crc_blk.DATAB
crc_in[5] => crc_blk.DATAB
crc_in[6] => crc_blk.DATAB
crc_in[7] => crc_blk.DATAB
crc_in_val => crc_blk.OUTPUTSELECT
crc_in_val => crc_blk.OUTPUTSELECT
crc_in_val => crc_blk.OUTPUTSELECT
crc_in_val => crc_blk.OUTPUTSELECT
crc_in_val => crc_blk.OUTPUTSELECT
crc_in_val => crc_blk.OUTPUTSELECT
crc_in_val => crc_blk.OUTPUTSELECT
crc_in_val => crc_blk.OUTPUTSELECT
crc_in_val => crc_ack_i.OUTPUTSELECT
din[0] => dout.DATAB
din[0] => data_crc.DATAB
din[1] => dout.DATAB
din[1] => data_crc.DATAB
din[2] => dout.DATAB
din[2] => data_crc.DATAB
din[3] => dout.DATAB
din[3] => data_crc.DATAB
din[4] => dout.DATAB
din[4] => data_crc.DATAB
din[5] => dout.DATAB
din[5] => data_crc.DATAB
din[6] => dout.DATAB
din[6] => data_crc.DATAB
din[7] => dout.DATAB
din[7] => data_crc.DATAB
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => dout.OUTPUTSELECT
din_valid => cur_st.OUTPUTSELECT
din_valid => read_addr_en.OUTPUTSELECT
din_valid => ram_addr_i.OUTPUTSELECT
din_valid => ram_addr_i.OUTPUTSELECT
din_valid => ram_addr_i.OUTPUTSELECT
din_valid => ram_addr_i.OUTPUTSELECT
din_valid => ram_addr_i.OUTPUTSELECT
din_valid => ram_addr_i.OUTPUTSELECT
din_valid => ram_addr_i.OUTPUTSELECT
din_valid => ram_addr_i.OUTPUTSELECT
din_valid => ram_addr_i.OUTPUTSELECT
din_valid => ram_addr_i.OUTPUTSELECT
din_valid => ram_addr_i.OUTPUTSELECT
din_valid => ram_addr_i.OUTPUTSELECT
din_valid => ram_addr_i.OUTPUTSELECT
din_valid => ram_addr_i.OUTPUTSELECT
din_valid => ram_addr_i.OUTPUTSELECT
din_valid => ram_addr_i.OUTPUTSELECT
din_valid => Selector1.IN4
din_valid => data_crc.OUTPUTSELECT
din_valid => data_crc.OUTPUTSELECT
din_valid => data_crc.OUTPUTSELECT
din_valid => data_crc.OUTPUTSELECT
din_valid => data_crc.OUTPUTSELECT
din_valid => data_crc.OUTPUTSELECT
din_valid => data_crc.OUTPUTSELECT
din_valid => data_crc.OUTPUTSELECT
din_valid => Selector44.IN4
read_addr_en <= read_addr_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_addr[0] <= ram_addr_i[0].DB_MAX_OUTPUT_PORT_TYPE
read_addr[1] <= ram_addr_i[1].DB_MAX_OUTPUT_PORT_TYPE
read_addr[2] <= ram_addr_i[2].DB_MAX_OUTPUT_PORT_TYPE
read_addr[3] <= ram_addr_i[3].DB_MAX_OUTPUT_PORT_TYPE
read_addr[4] <= ram_addr_i[4].DB_MAX_OUTPUT_PORT_TYPE
read_addr[5] <= ram_addr_i[5].DB_MAX_OUTPUT_PORT_TYPE
read_addr[6] <= ram_addr_i[6].DB_MAX_OUTPUT_PORT_TYPE
read_addr[7] <= ram_addr_i[7].DB_MAX_OUTPUT_PORT_TYPE
read_addr[8] <= ram_addr_i[8].DB_MAX_OUTPUT_PORT_TYPE
read_addr[9] <= ram_addr_i[9].DB_MAX_OUTPUT_PORT_TYPE
read_addr[10] <= ram_addr_i[10].DB_MAX_OUTPUT_PORT_TYPE
read_addr[11] <= ram_addr_i[11].DB_MAX_OUTPUT_PORT_TYPE
read_addr[12] <= ram_addr_i[12].DB_MAX_OUTPUT_PORT_TYPE
read_addr[13] <= ram_addr_i[13].DB_MAX_OUTPUT_PORT_TYPE
read_addr[14] <= ram_addr_i[14].DB_MAX_OUTPUT_PORT_TYPE
read_addr[15] <= ram_addr_i[15].DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|checksum_calc:checksum_inst_enc
clock => checksum_valid~reg0.CLK
clock => checksum_i[0].CLK
clock => checksum_i[1].CLK
clock => checksum_i[2].CLK
clock => checksum_i[3].CLK
clock => checksum_i[4].CLK
clock => checksum_i[5].CLK
clock => checksum_i[6].CLK
clock => checksum_i[7].CLK
reset => checksum_i[0].ALOAD
reset => checksum_i[1].ALOAD
reset => checksum_i[2].ALOAD
reset => checksum_i[3].ALOAD
reset => checksum_i[4].ALOAD
reset => checksum_i[5].ALOAD
reset => checksum_i[6].ALOAD
reset => checksum_i[7].ALOAD
reset => checksum_valid~reg0.ACLR
data[0] => checksum_i.DATAB
data[0] => Add0.IN8
data[1] => checksum_i.DATAB
data[1] => Add0.IN7
data[2] => checksum_i.DATAB
data[2] => Add0.IN6
data[3] => checksum_i.DATAB
data[3] => Add0.IN5
data[4] => checksum_i.DATAB
data[4] => Add0.IN4
data[5] => checksum_i.DATAB
data[5] => Add0.IN3
data[6] => checksum_i.DATAB
data[6] => Add0.IN2
data[7] => checksum_i.DATAB
data[7] => Add0.IN1
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
data_valid => checksum_i.OUTPUTSELECT
reset_checksum => checksum_i.OUTPUTSELECT
reset_checksum => checksum_i.OUTPUTSELECT
reset_checksum => checksum_i.OUTPUTSELECT
reset_checksum => checksum_i.OUTPUTSELECT
reset_checksum => checksum_i.OUTPUTSELECT
reset_checksum => checksum_i.OUTPUTSELECT
reset_checksum => checksum_i.OUTPUTSELECT
reset_checksum => checksum_i.OUTPUTSELECT
req_checksum => checksum_valid~reg0.DATAIN
checksum_out[0] <= checksum_i[0].DB_MAX_OUTPUT_PORT_TYPE
checksum_out[1] <= checksum_i[1].DB_MAX_OUTPUT_PORT_TYPE
checksum_out[2] <= checksum_i[2].DB_MAX_OUTPUT_PORT_TYPE
checksum_out[3] <= checksum_i[3].DB_MAX_OUTPUT_PORT_TYPE
checksum_out[4] <= checksum_i[4].DB_MAX_OUTPUT_PORT_TYPE
checksum_out[5] <= checksum_i[5].DB_MAX_OUTPUT_PORT_TYPE
checksum_out[6] <= checksum_i[6].DB_MAX_OUTPUT_PORT_TYPE
checksum_out[7] <= checksum_i[7].DB_MAX_OUTPUT_PORT_TYPE
checksum_valid <= checksum_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1
clk => ram_data~18.CLK
clk => ram_data~0.CLK
clk => ram_data~1.CLK
clk => ram_data~2.CLK
clk => ram_data~3.CLK
clk => ram_data~4.CLK
clk => ram_data~5.CLK
clk => ram_data~6.CLK
clk => ram_data~7.CLK
clk => ram_data~8.CLK
clk => ram_data~9.CLK
clk => ram_data~10.CLK
clk => ram_data~11.CLK
clk => ram_data~12.CLK
clk => ram_data~13.CLK
clk => ram_data~14.CLK
clk => ram_data~15.CLK
clk => ram_data~16.CLK
clk => ram_data~17.CLK
clk => dout_valid~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => ram_data.CLK0
rst => dout_valid~reg0.ACLR
addr_in[0] => ram_data~9.DATAIN
addr_in[0] => ram_data.WADDR
addr_in[1] => ram_data~8.DATAIN
addr_in[1] => ram_data.WADDR1
addr_in[2] => ram_data~7.DATAIN
addr_in[2] => ram_data.WADDR2
addr_in[3] => ram_data~6.DATAIN
addr_in[3] => ram_data.WADDR3
addr_in[4] => ram_data~5.DATAIN
addr_in[4] => ram_data.WADDR4
addr_in[5] => ram_data~4.DATAIN
addr_in[5] => ram_data.WADDR5
addr_in[6] => ram_data~3.DATAIN
addr_in[6] => ram_data.WADDR6
addr_in[7] => ram_data~2.DATAIN
addr_in[7] => ram_data.WADDR7
addr_in[8] => ram_data~1.DATAIN
addr_in[8] => ram_data.WADDR8
addr_in[9] => ram_data~0.DATAIN
addr_in[9] => ram_data.WADDR9
addr_out[0] => ram_data.RADDR
addr_out[1] => ram_data.RADDR1
addr_out[2] => ram_data.RADDR2
addr_out[3] => ram_data.RADDR3
addr_out[4] => ram_data.RADDR4
addr_out[5] => ram_data.RADDR5
addr_out[6] => ram_data.RADDR6
addr_out[7] => ram_data.RADDR7
addr_out[8] => ram_data.RADDR8
addr_out[9] => ram_data.RADDR9
aout_valid => dout_valid~reg0.DATAIN
aout_valid => data_out[0]~reg0.ENA
aout_valid => data_out[1]~reg0.ENA
aout_valid => data_out[2]~reg0.ENA
aout_valid => data_out[3]~reg0.ENA
aout_valid => data_out[4]~reg0.ENA
aout_valid => data_out[5]~reg0.ENA
aout_valid => data_out[6]~reg0.ENA
aout_valid => data_out[7]~reg0.ENA
data_in[0] => ram_data~17.DATAIN
data_in[0] => ram_data.DATAIN
data_in[1] => ram_data~16.DATAIN
data_in[1] => ram_data.DATAIN1
data_in[2] => ram_data~15.DATAIN
data_in[2] => ram_data.DATAIN2
data_in[3] => ram_data~14.DATAIN
data_in[3] => ram_data.DATAIN3
data_in[4] => ram_data~13.DATAIN
data_in[4] => ram_data.DATAIN4
data_in[5] => ram_data~12.DATAIN
data_in[5] => ram_data.DATAIN5
data_in[6] => ram_data~11.DATAIN
data_in[6] => ram_data.DATAIN6
data_in[7] => ram_data~10.DATAIN
data_in[7] => ram_data.DATAIN7
din_valid => ram_data~18.DATAIN
din_valid => ram_data.WE
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1
clk => mem~12.CLK
clk => mem~0.CLK
clk => mem~1.CLK
clk => mem~2.CLK
clk => mem~3.CLK
clk => mem~4.CLK
clk => mem~5.CLK
clk => mem~6.CLK
clk => mem~7.CLK
clk => mem~8.CLK
clk => mem~9.CLK
clk => mem~10.CLK
clk => mem~11.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => read_addr[0].CLK
clk => read_addr[1].CLK
clk => read_addr[2].CLK
clk => read_addr[3].CLK
clk => write_addr[0].CLK
clk => write_addr[1].CLK
clk => write_addr[2].CLK
clk => write_addr[3].CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => read_addr_dup[0].CLK
clk => read_addr_dup[1].CLK
clk => read_addr_dup[2].CLK
clk => read_addr_dup[3].CLK
clk => dout_valid~reg0.CLK
clk => mem.CLK0
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => dout_valid~reg0.ACLR
rst => read_addr_dup[0].ACLR
rst => read_addr_dup[1].ACLR
rst => read_addr_dup[2].ACLR
rst => read_addr_dup[3].ACLR
rst => read_addr[0].ACLR
rst => read_addr[1].ACLR
rst => read_addr[2].ACLR
rst => read_addr[3].ACLR
rst => write_addr[0].ACLR
rst => write_addr[1].ACLR
rst => write_addr[2].ACLR
rst => write_addr[3].ACLR
din[0] => mem~11.DATAIN
din[0] => mem.DATAIN
din[1] => mem~10.DATAIN
din[1] => mem.DATAIN1
din[2] => mem~9.DATAIN
din[2] => mem.DATAIN2
din[3] => mem~8.DATAIN
din[3] => mem.DATAIN3
din[4] => mem~7.DATAIN
din[4] => mem.DATAIN4
din[5] => mem~6.DATAIN
din[5] => mem.DATAIN5
din[6] => mem~5.DATAIN
din[6] => mem.DATAIN6
din[7] => mem~4.DATAIN
din[7] => mem.DATAIN7
wr_en => count_proc.IN0
wr_en => count_proc.IN1
rd_en => data_valid_proc.IN1
rd_en => count_proc.IN1
rd_en => dout[0]~reg0.ENA
rd_en => dout[1]~reg0.ENA
rd_en => dout[2]~reg0.ENA
rd_en => dout[3]~reg0.ENA
rd_en => dout[4]~reg0.ENA
rd_en => dout[5]~reg0.ENA
rd_en => dout[6]~reg0.ENA
rd_en => dout[7]~reg0.ENA
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => read_addr_dup.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => write_addr.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
afull <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
aempty <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
used[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
used[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
used[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
used[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
used[4] <= <GND>


|img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|gen_reg:gen_reg_type_inst
clk => din_ack~reg0.CLK
clk => reg_data[0].CLK
clk => reg_data[1].CLK
clk => reg_data[2].CLK
clk => reg_data[3].CLK
clk => reg_data[4].CLK
clk => reg_data[5].CLK
clk => reg_data[6].CLK
clk => reg_data[7].CLK
reset => din_ack~reg0.ACLR
reset => reg_data[0].ACLR
reset => reg_data[1].ACLR
reset => reg_data[2].ACLR
reset => reg_data[3].ACLR
reset => reg_data[4].ACLR
reset => reg_data[5].ACLR
reset => reg_data[6].ACLR
reset => reg_data[7].ACLR
addr[0] => Equal0.IN7
addr[1] => Equal0.IN6
addr[2] => Equal0.IN5
addr[3] => Equal0.IN4
din[0] => reg_data.DATAB
din[1] => reg_data.DATAB
din[2] => reg_data.DATAB
din[3] => reg_data.DATAB
din[4] => reg_data.DATAB
din[5] => reg_data.DATAB
din[6] => reg_data.DATAB
din[7] => reg_data.DATAB
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => din_ack.DATAA
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => din_ack.OUTPUTSELECT
din_ack <= din_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_en => dout_valid.IN1
dout[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|gen_reg:gen_dbg_cmd_reg_inst
clk => din_ack~reg0.CLK
clk => reg_data[0].CLK
clk => reg_data[1].CLK
clk => reg_data[2].CLK
clk => reg_data[3].CLK
clk => reg_data[4].CLK
clk => reg_data[5].CLK
clk => reg_data[6].CLK
clk => reg_data[7].CLK
reset => din_ack~reg0.ACLR
reset => reg_data[0].ACLR
reset => reg_data[1].ACLR
reset => reg_data[2].ACLR
reset => reg_data[3].ACLR
reset => reg_data[4].ACLR
reset => reg_data[5].ACLR
reset => reg_data[6].ACLR
reset => reg_data[7].ACLR
addr[0] => Equal0.IN7
addr[1] => Equal0.IN6
addr[2] => Equal0.IN5
addr[3] => Equal0.IN4
din[0] => reg_data.DATAB
din[1] => reg_data.DATAB
din[2] => reg_data.DATAB
din[3] => reg_data.DATAB
din[4] => reg_data.DATAB
din[5] => reg_data.DATAB
din[6] => reg_data.DATAB
din[7] => reg_data.DATAB
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => din_ack.DATAA
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => din_ack.OUTPUTSELECT
din_ack <= din_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_en => dout_valid.IN1
dout[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|gen_reg:gen_reg_addr_reg_inst
clk => din_ack~reg0.CLK
clk => reg_data[0].CLK
clk => reg_data[1].CLK
clk => reg_data[2].CLK
clk => reg_data[3].CLK
clk => reg_data[4].CLK
clk => reg_data[5].CLK
clk => reg_data[6].CLK
clk => reg_data[7].CLK
reset => din_ack~reg0.ACLR
reset => reg_data[0].ACLR
reset => reg_data[1].ACLR
reset => reg_data[2].ACLR
reset => reg_data[3].ACLR
reset => reg_data[4].ACLR
reset => reg_data[5].ACLR
reset => reg_data[6].ACLR
reset => reg_data[7].ACLR
addr[0] => Equal0.IN7
addr[1] => Equal0.IN6
addr[2] => Equal0.IN5
addr[3] => Equal0.IN4
din[0] => reg_data.DATAB
din[1] => reg_data.DATAB
din[2] => reg_data.DATAB
din[3] => reg_data.DATAB
din[4] => reg_data.DATAB
din[5] => reg_data.DATAB
din[6] => reg_data.DATAB
din[7] => reg_data.DATAB
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => din_ack.DATAA
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => din_ack.OUTPUTSELECT
din_ack <= din_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_en => reg_data.OUTPUTSELECT
rd_en => reg_data.OUTPUTSELECT
rd_en => reg_data.OUTPUTSELECT
rd_en => reg_data.OUTPUTSELECT
rd_en => reg_data.OUTPUTSELECT
rd_en => reg_data.OUTPUTSELECT
rd_en => reg_data.OUTPUTSELECT
rd_en => reg_data.OUTPUTSELECT
rd_en => din_ack.OUTPUTSELECT
rd_en => dout_valid.IN1
dout[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|gen_reg:\rd_burst_reg_generate:1:gen_rd_burst_reg_inst
clk => din_ack~reg0.CLK
clk => reg_data[0].CLK
clk => reg_data[1].CLK
clk => reg_data[2].CLK
clk => reg_data[3].CLK
clk => reg_data[4].CLK
clk => reg_data[5].CLK
clk => reg_data[6].CLK
clk => reg_data[7].CLK
reset => din_ack~reg0.ACLR
reset => reg_data[0].ACLR
reset => reg_data[1].ACLR
reset => reg_data[2].ACLR
reset => reg_data[3].ACLR
reset => reg_data[4].ACLR
reset => reg_data[5].ACLR
reset => reg_data[6].ACLR
reset => reg_data[7].ACLR
addr[0] => Equal0.IN7
addr[1] => Equal0.IN6
addr[2] => Equal0.IN5
addr[3] => Equal0.IN4
din[0] => reg_data.DATAB
din[1] => reg_data.DATAB
din[2] => reg_data.DATAB
din[3] => reg_data.DATAB
din[4] => reg_data.DATAB
din[5] => reg_data.DATAB
din[6] => reg_data.DATAB
din[7] => reg_data.DATAB
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => din_ack.DATAA
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => din_ack.OUTPUTSELECT
din_ack <= din_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_en => dout_valid.IN1
dout[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|gen_reg:\rd_burst_reg_generate:0:gen_rd_burst_reg_inst
clk => din_ack~reg0.CLK
clk => reg_data[0].CLK
clk => reg_data[1].CLK
clk => reg_data[2].CLK
clk => reg_data[3].CLK
clk => reg_data[4].CLK
clk => reg_data[5].CLK
clk => reg_data[6].CLK
clk => reg_data[7].CLK
reset => din_ack~reg0.ACLR
reset => reg_data[0].ACLR
reset => reg_data[1].ACLR
reset => reg_data[2].ACLR
reset => reg_data[3].ACLR
reset => reg_data[4].ACLR
reset => reg_data[5].ACLR
reset => reg_data[6].ACLR
reset => reg_data[7].ACLR
addr[0] => Equal0.IN7
addr[1] => Equal0.IN6
addr[2] => Equal0.IN5
addr[3] => Equal0.IN4
din[0] => reg_data.DATAB
din[1] => reg_data.DATAB
din[2] => reg_data.DATAB
din[3] => reg_data.DATAB
din[4] => reg_data.DATAB
din[5] => reg_data.DATAB
din[6] => reg_data.DATAB
din[7] => reg_data.DATAB
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => din_ack.DATAA
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => din_ack.OUTPUTSELECT
din_ack <= din_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_en => dout_valid.IN1
dout[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|wbs_reg:wbs_reg_inst
rst => ~NO_FANOUT~
clk_i => ~NO_FANOUT~
wbs_cyc_i => cyc_active.IN0
wbs_cyc_i => wbs_ack_o.IN0
wbs_cyc_i => wbs_ack_o.IN0
wbs_cyc_i => wbs_stall_o.DATAIN
wbs_stb_i => cyc_active.IN1
wbs_adr_i[0] => addr[0].DATAIN
wbs_adr_i[1] => addr[1].DATAIN
wbs_adr_i[2] => addr[2].DATAIN
wbs_adr_i[3] => addr[3].DATAIN
wbs_we_i => wr_en.IN1
wbs_we_i => wbs_ack_o.IN1
wbs_we_i => wbs_ack_o.IN1
wbs_we_i => rd_en.IN1
wbs_dat_i[0] => din[0].DATAIN
wbs_dat_i[1] => din[1].DATAIN
wbs_dat_i[2] => din[2].DATAIN
wbs_dat_i[3] => din[3].DATAIN
wbs_dat_i[4] => din[4].DATAIN
wbs_dat_i[5] => din[5].DATAIN
wbs_dat_i[6] => din[6].DATAIN
wbs_dat_i[7] => din[7].DATAIN
wbs_dat_o[0] <= dout[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[1] <= dout[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[2] <= dout[2].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[3] <= dout[3].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[4] <= dout[4].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[5] <= dout[5].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[6] <= dout[6].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[7] <= dout[7].DB_MAX_OUTPUT_PORT_TYPE
wbs_ack_o <= wbs_ack_o.DB_MAX_OUTPUT_PORT_TYPE
wbs_stall_o <= wbs_cyc_i.DB_MAX_OUTPUT_PORT_TYPE
din_ack => wbs_ack_o.DATAB
dout[0] => wbs_dat_o[0].DATAIN
dout[1] => wbs_dat_o[1].DATAIN
dout[2] => wbs_dat_o[2].DATAIN
dout[3] => wbs_dat_o[3].DATAIN
dout[4] => wbs_dat_o[4].DATAIN
dout[5] => wbs_dat_o[5].DATAIN
dout[6] => wbs_dat_o[6].DATAIN
dout[7] => wbs_dat_o[7].DATAIN
dout_valid => wbs_ack_o.DATAB
addr[0] <= wbs_adr_i[0].DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= wbs_adr_i[1].DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= wbs_adr_i[2].DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= wbs_adr_i[3].DB_MAX_OUTPUT_PORT_TYPE
din[0] <= wbs_dat_i[0].DB_MAX_OUTPUT_PORT_TYPE
din[1] <= wbs_dat_i[1].DB_MAX_OUTPUT_PORT_TYPE
din[2] <= wbs_dat_i[2].DB_MAX_OUTPUT_PORT_TYPE
din[3] <= wbs_dat_i[3].DB_MAX_OUTPUT_PORT_TYPE
din[4] <= wbs_dat_i[4].DB_MAX_OUTPUT_PORT_TYPE
din[5] <= wbs_dat_i[5].DB_MAX_OUTPUT_PORT_TYPE
din[6] <= wbs_dat_i[6].DB_MAX_OUTPUT_PORT_TYPE
din[7] <= wbs_dat_i[7].DB_MAX_OUTPUT_PORT_TYPE
rd_en <= rd_en.DB_MAX_OUTPUT_PORT_TYPE
wr_en <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst
clk_i => ram_in_addr_i_d1[0].CLK
clk_i => ram_in_addr_i_d1[1].CLK
clk_i => ram_in_addr_i_d1[2].CLK
clk_i => ram_in_addr_i_d1[3].CLK
clk_i => ram_in_addr_i_d1[4].CLK
clk_i => ram_in_addr_i_d1[5].CLK
clk_i => ram_in_addr_i_d1[6].CLK
clk_i => ram_in_addr_i_d1[7].CLK
clk_i => ram_in_addr_i_d1[8].CLK
clk_i => ram_in_addr_i_d1[9].CLK
clk_i => err_i_status.CLK
clk_i => ack_cnt_zero_b.CLK
clk_i => neg_cyc_bool.CLK
clk_i => ack_i_cnt[0].CLK
clk_i => ack_i_cnt[1].CLK
clk_i => ack_i_cnt[2].CLK
clk_i => ack_i_cnt[3].CLK
clk_i => ack_i_cnt[4].CLK
clk_i => ack_i_cnt[5].CLK
clk_i => ack_i_cnt[6].CLK
clk_i => ack_i_cnt[7].CLK
clk_i => ack_i_cnt[8].CLK
clk_i => ack_i_cnt[9].CLK
clk_i => ack_i_cnt[10].CLK
clk_i => end_wbm_rx~reg0.CLK
clk_i => wbm_stb_internal.CLK
clk_i => wbm_cyc_internal.CLK
clk_i => ram_words_left[0].CLK
clk_i => ram_words_left[1].CLK
clk_i => ram_words_left[2].CLK
clk_i => ram_words_left[3].CLK
clk_i => ram_words_left[4].CLK
clk_i => ram_words_left[5].CLK
clk_i => ram_words_left[6].CLK
clk_i => ram_words_left[7].CLK
clk_i => ram_words_left[8].CLK
clk_i => ram_words_left[9].CLK
clk_i => ram_words_left[10].CLK
clk_i => ram_in_addr_i[0].CLK
clk_i => ram_in_addr_i[1].CLK
clk_i => ram_in_addr_i[2].CLK
clk_i => ram_in_addr_i[3].CLK
clk_i => ram_in_addr_i[4].CLK
clk_i => ram_in_addr_i[5].CLK
clk_i => ram_in_addr_i[6].CLK
clk_i => ram_in_addr_i[7].CLK
clk_i => ram_in_addr_i[8].CLK
clk_i => ram_in_addr_i[9].CLK
clk_i => cur_rd_addr[0].CLK
clk_i => cur_rd_addr[1].CLK
clk_i => cur_rd_addr[2].CLK
clk_i => cur_rd_addr[3].CLK
clk_i => cur_rd_addr[4].CLK
clk_i => cur_rd_addr[5].CLK
clk_i => cur_rd_addr[6].CLK
clk_i => cur_rd_addr[7].CLK
clk_i => cur_rd_addr[8].CLK
clk_i => cur_rd_addr[9].CLK
clk_i => wbm_tgc_o~reg0.CLK
clk_i => wbm_tga_o[0]~reg0.CLK
clk_i => wbm_tga_o[1]~reg0.CLK
clk_i => wbm_tga_o[2]~reg0.CLK
clk_i => wbm_tga_o[3]~reg0.CLK
clk_i => wbm_tga_o[4]~reg0.CLK
clk_i => wbm_tga_o[5]~reg0.CLK
clk_i => wbm_tga_o[6]~reg0.CLK
clk_i => wbm_tga_o[7]~reg0.CLK
clk_i => wbm_tga_o[8]~reg0.CLK
clk_i => wbm_tga_o[9]~reg0.CLK
clk_i => wbm_cur_st~1.DATAIN
rst => end_wbm_rx~reg0.ACLR
rst => wbm_stb_internal.ACLR
rst => wbm_cyc_internal.ACLR
rst => ram_words_left[0].ACLR
rst => ram_words_left[1].ACLR
rst => ram_words_left[2].ACLR
rst => ram_words_left[3].ACLR
rst => ram_words_left[4].ACLR
rst => ram_words_left[5].ACLR
rst => ram_words_left[6].ACLR
rst => ram_words_left[7].ACLR
rst => ram_words_left[8].ACLR
rst => ram_words_left[9].ACLR
rst => ram_words_left[10].ACLR
rst => ram_in_addr_i[0].ACLR
rst => ram_in_addr_i[1].ACLR
rst => ram_in_addr_i[2].ACLR
rst => ram_in_addr_i[3].ACLR
rst => ram_in_addr_i[4].ACLR
rst => ram_in_addr_i[5].ACLR
rst => ram_in_addr_i[6].ACLR
rst => ram_in_addr_i[7].ACLR
rst => ram_in_addr_i[8].ACLR
rst => ram_in_addr_i[9].ACLR
rst => cur_rd_addr[0].ACLR
rst => cur_rd_addr[1].ACLR
rst => cur_rd_addr[2].ACLR
rst => cur_rd_addr[3].ACLR
rst => cur_rd_addr[4].ACLR
rst => cur_rd_addr[5].ACLR
rst => cur_rd_addr[6].ACLR
rst => cur_rd_addr[7].ACLR
rst => cur_rd_addr[8].ACLR
rst => cur_rd_addr[9].ACLR
rst => wbm_tgc_o~reg0.ACLR
rst => wbm_tga_o[0]~reg0.ACLR
rst => wbm_tga_o[1]~reg0.ACLR
rst => wbm_tga_o[2]~reg0.ACLR
rst => wbm_tga_o[3]~reg0.ACLR
rst => wbm_tga_o[4]~reg0.ACLR
rst => wbm_tga_o[5]~reg0.ACLR
rst => wbm_tga_o[6]~reg0.ACLR
rst => wbm_tga_o[7]~reg0.ACLR
rst => wbm_tga_o[8]~reg0.ACLR
rst => wbm_tga_o[9]~reg0.ACLR
rst => ram_in_addr_i_d1[0].ACLR
rst => ram_in_addr_i_d1[1].ACLR
rst => ram_in_addr_i_d1[2].ACLR
rst => ram_in_addr_i_d1[3].ACLR
rst => ram_in_addr_i_d1[4].ACLR
rst => ram_in_addr_i_d1[5].ACLR
rst => ram_in_addr_i_d1[6].ACLR
rst => ram_in_addr_i_d1[7].ACLR
rst => ram_in_addr_i_d1[8].ACLR
rst => ram_in_addr_i_d1[9].ACLR
rst => ack_cnt_zero_b.PRESET
rst => neg_cyc_bool.ACLR
rst => ack_i_cnt[0].ACLR
rst => ack_i_cnt[1].ACLR
rst => ack_i_cnt[2].ACLR
rst => ack_i_cnt[3].ACLR
rst => ack_i_cnt[4].ACLR
rst => ack_i_cnt[5].ACLR
rst => ack_i_cnt[6].ACLR
rst => ack_i_cnt[7].ACLR
rst => ack_i_cnt[8].ACLR
rst => ack_i_cnt[9].ACLR
rst => ack_i_cnt[10].ACLR
rst => err_i_status.ACLR
rst => wbm_cur_st~3.DATAIN
start_rx => wbm_tga_o.OUTPUTSELECT
start_rx => wbm_tga_o.OUTPUTSELECT
start_rx => wbm_tga_o.OUTPUTSELECT
start_rx => wbm_tga_o.OUTPUTSELECT
start_rx => wbm_tga_o.OUTPUTSELECT
start_rx => wbm_tga_o.OUTPUTSELECT
start_rx => wbm_tga_o.OUTPUTSELECT
start_rx => wbm_tga_o.OUTPUTSELECT
start_rx => wbm_tga_o.OUTPUTSELECT
start_rx => wbm_tga_o.OUTPUTSELECT
start_rx => wbm_tgc_o.OUTPUTSELECT
start_rx => cur_rd_addr.OUTPUTSELECT
start_rx => cur_rd_addr.OUTPUTSELECT
start_rx => cur_rd_addr.OUTPUTSELECT
start_rx => cur_rd_addr.OUTPUTSELECT
start_rx => cur_rd_addr.OUTPUTSELECT
start_rx => cur_rd_addr.OUTPUTSELECT
start_rx => cur_rd_addr.OUTPUTSELECT
start_rx => cur_rd_addr.OUTPUTSELECT
start_rx => cur_rd_addr.OUTPUTSELECT
start_rx => cur_rd_addr.OUTPUTSELECT
start_rx => Selector24.IN2
start_rx => ack_i_cnt_proc.IN0
start_rx => Selector23.IN1
burst_len[0] => wbm_tga_o.DATAB
burst_len[0] => Selector22.IN1
burst_len[0] => Add3.IN20
burst_len[1] => wbm_tga_o.DATAB
burst_len[1] => Selector21.IN1
burst_len[1] => Add3.IN19
burst_len[2] => wbm_tga_o.DATAB
burst_len[2] => Selector20.IN1
burst_len[2] => Add3.IN18
burst_len[3] => wbm_tga_o.DATAB
burst_len[3] => Selector19.IN1
burst_len[3] => Add3.IN17
burst_len[4] => wbm_tga_o.DATAB
burst_len[4] => Selector18.IN1
burst_len[4] => Add3.IN16
burst_len[5] => wbm_tga_o.DATAB
burst_len[5] => Selector17.IN1
burst_len[5] => Add3.IN15
burst_len[6] => wbm_tga_o.DATAB
burst_len[6] => Selector16.IN1
burst_len[6] => Add3.IN14
burst_len[7] => wbm_tga_o.DATAB
burst_len[7] => Selector15.IN1
burst_len[7] => Add3.IN13
burst_len[8] => wbm_tga_o.DATAB
burst_len[8] => Selector14.IN1
burst_len[8] => Add3.IN12
burst_len[9] => wbm_tga_o.DATAB
burst_len[9] => Selector13.IN1
burst_len[9] => Add3.IN11
init_addr[0] => cur_rd_addr.DATAA
init_addr[1] => cur_rd_addr.DATAA
init_addr[2] => cur_rd_addr.DATAA
init_addr[3] => cur_rd_addr.DATAA
init_addr[4] => cur_rd_addr.DATAA
init_addr[5] => cur_rd_addr.DATAA
init_addr[6] => cur_rd_addr.DATAA
init_addr[7] => cur_rd_addr.DATAA
init_addr[8] => cur_rd_addr.DATAA
init_addr[9] => cur_rd_addr.DATAA
reg_cmp_en => cur_rd_addr.OUTPUTSELECT
reg_cmp_en => cur_rd_addr.OUTPUTSELECT
reg_cmp_en => cur_rd_addr.OUTPUTSELECT
reg_cmp_en => cur_rd_addr.OUTPUTSELECT
reg_cmp_en => cur_rd_addr.OUTPUTSELECT
reg_cmp_en => cur_rd_addr.OUTPUTSELECT
reg_cmp_en => cur_rd_addr.OUTPUTSELECT
reg_cmp_en => cur_rd_addr.OUTPUTSELECT
reg_cmp_en => cur_rd_addr.OUTPUTSELECT
reg_cmp_en => cur_rd_addr.OUTPUTSELECT
reg_cmp_en => ram_addr_in.OUTPUTSELECT
reg_cmp_en => ram_addr_in.OUTPUTSELECT
reg_cmp_en => ram_addr_in.OUTPUTSELECT
reg_cmp_en => ram_addr_in.OUTPUTSELECT
reg_cmp_en => ram_addr_in.OUTPUTSELECT
reg_cmp_en => ram_addr_in.OUTPUTSELECT
reg_cmp_en => ram_addr_in.OUTPUTSELECT
reg_cmp_en => ram_addr_in.OUTPUTSELECT
reg_cmp_en => ram_addr_in.OUTPUTSELECT
reg_cmp_en => ram_addr_in.OUTPUTSELECT
reg_cmp_en => wbm_tgc_o.DATAB
wbm_cyc_o <= wbm_cyc_o.DB_MAX_OUTPUT_PORT_TYPE
wbm_tgc_o <= wbm_tgc_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_stb_o <= wbm_stb_internal.DB_MAX_OUTPUT_PORT_TYPE
wbm_we_o <= <GND>
wbm_adr_o[0] <= cur_rd_addr[0].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[1] <= cur_rd_addr[1].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[2] <= cur_rd_addr[2].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[3] <= cur_rd_addr[3].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[4] <= cur_rd_addr[4].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[5] <= cur_rd_addr[5].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[6] <= cur_rd_addr[6].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[7] <= cur_rd_addr[7].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[8] <= cur_rd_addr[8].DB_MAX_OUTPUT_PORT_TYPE
wbm_adr_o[9] <= cur_rd_addr[9].DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[0] <= wbm_tga_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[1] <= wbm_tga_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[2] <= wbm_tga_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[3] <= wbm_tga_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[4] <= wbm_tga_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[5] <= wbm_tga_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[6] <= wbm_tga_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[7] <= wbm_tga_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[8] <= wbm_tga_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_tga_o[9] <= wbm_tga_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbm_dat_i[0] => ram_data_in[0].DATAIN
wbm_dat_i[1] => ram_data_in[1].DATAIN
wbm_dat_i[2] => ram_data_in[2].DATAIN
wbm_dat_i[3] => ram_data_in[3].DATAIN
wbm_dat_i[4] => ram_data_in[4].DATAIN
wbm_dat_i[5] => ram_data_in[5].DATAIN
wbm_dat_i[6] => ram_data_in[6].DATAIN
wbm_dat_i[7] => ram_data_in[7].DATAIN
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => cur_rd_addr.OUTPUTSELECT
wbm_stall_i => ram_in_addr_i.OUTPUTSELECT
wbm_stall_i => ram_in_addr_i.OUTPUTSELECT
wbm_stall_i => ram_in_addr_i.OUTPUTSELECT
wbm_stall_i => ram_in_addr_i.OUTPUTSELECT
wbm_stall_i => ram_in_addr_i.OUTPUTSELECT
wbm_stall_i => ram_in_addr_i.OUTPUTSELECT
wbm_stall_i => ram_in_addr_i.OUTPUTSELECT
wbm_stall_i => ram_in_addr_i.OUTPUTSELECT
wbm_stall_i => ram_in_addr_i.OUTPUTSELECT
wbm_stall_i => ram_in_addr_i.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_stall_i => ram_words_left.OUTPUTSELECT
wbm_err_i => err_i_status.IN1
wbm_ack_i => ack_i_cnt.OUTPUTSELECT
wbm_ack_i => ack_i_cnt.OUTPUTSELECT
wbm_ack_i => ack_i_cnt.OUTPUTSELECT
wbm_ack_i => ack_i_cnt.OUTPUTSELECT
wbm_ack_i => ack_i_cnt.OUTPUTSELECT
wbm_ack_i => ack_i_cnt.OUTPUTSELECT
wbm_ack_i => ack_i_cnt.OUTPUTSELECT
wbm_ack_i => ack_i_cnt.OUTPUTSELECT
wbm_ack_i => ack_i_cnt.OUTPUTSELECT
wbm_ack_i => ack_i_cnt.OUTPUTSELECT
wbm_ack_i => ack_i_cnt.OUTPUTSELECT
wbm_ack_i => neg_cyc_bool.OUTPUTSELECT
wbm_ack_i => ack_cnt_zero_b.OUTPUTSELECT
wbm_ack_i => ram_din_val.DATAIN
end_wbm_rx <= end_wbm_rx~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[0] <= ram_addr_in.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[1] <= ram_addr_in.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[2] <= ram_addr_in.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[3] <= ram_addr_in.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[4] <= ram_addr_in.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[5] <= ram_addr_in.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[6] <= ram_addr_in.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[7] <= ram_addr_in.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[8] <= ram_addr_in.DB_MAX_OUTPUT_PORT_TYPE
ram_addr_in[9] <= ram_addr_in.DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[0] <= wbm_dat_i[0].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[1] <= wbm_dat_i[1].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[2] <= wbm_dat_i[2].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[3] <= wbm_dat_i[3].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[4] <= wbm_dat_i[4].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[5] <= wbm_dat_i[5].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[6] <= wbm_dat_i[6].DB_MAX_OUTPUT_PORT_TYPE
ram_data_in[7] <= wbm_dat_i[7].DB_MAX_OUTPUT_PORT_TYPE
ram_din_val <= wbm_ack_i.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst
system_clk => img_man_manager:img_man_manager_inst.sys_clk
system_clk => dbg_manipulation_trig~reg0.CLK
system_clk => trigger.CLK
system_clk => en_trig_proc.CLK
system_clk => trig_cnt[0].CLK
system_clk => trig_cnt[1].CLK
system_clk => trig_cnt[2].CLK
system_clk => trig_cnt[3].CLK
system_clk => addr_calc:addr_calc_inst.system_clk
system_clk => bilinear:bilinear_inst.sys_clk
system_clk => gen_reg:gen_reg_type_inst.clk
system_clk => gen_reg:cos_reg_generate:1:gen_reg_dbg_inst.clk
system_clk => gen_reg:cos_reg_generate:0:gen_reg_dbg_inst.clk
system_clk => gen_reg:sin_reg_generate:1:gen_reg_dbg_inst.clk
system_clk => gen_reg:sin_reg_generate:0:gen_reg_dbg_inst.clk
system_clk => gen_reg:x_start_reg_generate:1:gen_reg_dbg_inst.clk
system_clk => gen_reg:x_start_reg_generate:0:gen_reg_dbg_inst.clk
system_clk => gen_reg:y_start_reg_generate:1:gen_reg_dbg_inst.clk
system_clk => gen_reg:y_start_reg_generate:0:gen_reg_dbg_inst.clk
system_clk => gen_reg:zoom_reg_generate:1:gen_reg_dbg_inst.clk
system_clk => gen_reg:zoom_reg_generate:0:gen_reg_dbg_inst.clk
system_clk => wbs_reg:wbs_reg_inst.clk_i
system_rst => img_man_manager:img_man_manager_inst.sys_rst
system_rst => addr_calc:addr_calc_inst.system_rst
system_rst => bilinear:bilinear_inst.sys_rst
system_rst => gen_reg:gen_reg_type_inst.reset
system_rst => gen_reg:cos_reg_generate:1:gen_reg_dbg_inst.reset
system_rst => gen_reg:cos_reg_generate:0:gen_reg_dbg_inst.reset
system_rst => gen_reg:sin_reg_generate:1:gen_reg_dbg_inst.reset
system_rst => gen_reg:sin_reg_generate:0:gen_reg_dbg_inst.reset
system_rst => gen_reg:x_start_reg_generate:1:gen_reg_dbg_inst.reset
system_rst => gen_reg:x_start_reg_generate:0:gen_reg_dbg_inst.reset
system_rst => gen_reg:y_start_reg_generate:1:gen_reg_dbg_inst.reset
system_rst => gen_reg:y_start_reg_generate:0:gen_reg_dbg_inst.reset
system_rst => gen_reg:zoom_reg_generate:1:gen_reg_dbg_inst.reset
system_rst => gen_reg:zoom_reg_generate:0:gen_reg_dbg_inst.reset
system_rst => wbs_reg:wbs_reg_inst.rst
system_rst => dbg_manipulation_trig~reg0.ACLR
system_rst => trigger.ACLR
system_rst => en_trig_proc.ACLR
system_rst => trig_cnt[0].ACLR
system_rst => trig_cnt[1].ACLR
system_rst => trig_cnt[2].ACLR
system_rst => trig_cnt[3].ACLR
image_tx_en <= img_man_manager:img_man_manager_inst.image_tx_en
manipulation_trig => en_trig_proc.OUTPUTSELECT
manipulation_trig => dbg_manipulation_trig~reg0.ENA
dbg_manipulation_trig <= dbg_manipulation_trig~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbs_adr_i[0] => wbs_reg:wbs_reg_inst.wbs_adr_i[0]
wbs_adr_i[0] => Equal0.IN4
wbs_adr_i[0] => Equal1.IN4
wbs_adr_i[0] => Equal2.IN1
wbs_adr_i[0] => Equal3.IN4
wbs_adr_i[0] => Equal4.IN2
wbs_adr_i[0] => Equal5.IN4
wbs_adr_i[0] => Equal6.IN2
wbs_adr_i[0] => Equal7.IN4
wbs_adr_i[0] => Equal8.IN3
wbs_adr_i[0] => Equal9.IN4
wbs_adr_i[0] => Equal10.IN2
wbs_adr_i[0] => Equal11.IN2
wbs_adr_i[0] => Equal12.IN4
wbs_adr_i[0] => Equal13.IN2
wbs_adr_i[0] => Equal14.IN4
wbs_adr_i[0] => Equal15.IN1
wbs_adr_i[0] => Equal16.IN4
wbs_adr_i[0] => Equal17.IN2
wbs_adr_i[0] => Equal18.IN4
wbs_adr_i[0] => Equal19.IN3
wbs_adr_i[0] => Equal20.IN4
wbs_adr_i[0] => Equal21.IN4
wbs_adr_i[0] => Equal22.IN4
wbs_adr_i[0] => Equal23.IN4
wbs_adr_i[0] => Equal24.IN2
wbs_adr_i[0] => Equal25.IN4
wbs_adr_i[0] => Equal26.IN3
wbs_adr_i[0] => Equal27.IN4
wbs_adr_i[0] => Equal28.IN2
wbs_adr_i[0] => Equal29.IN4
wbs_adr_i[0] => Equal30.IN1
wbs_adr_i[0] => Equal31.IN4
wbs_adr_i[0] => Equal32.IN2
wbs_adr_i[1] => wbs_reg:wbs_reg_inst.wbs_adr_i[1]
wbs_adr_i[1] => Equal0.IN3
wbs_adr_i[1] => Equal1.IN1
wbs_adr_i[1] => Equal2.IN4
wbs_adr_i[1] => Equal3.IN3
wbs_adr_i[1] => Equal4.IN1
wbs_adr_i[1] => Equal5.IN2
wbs_adr_i[1] => Equal6.IN4
wbs_adr_i[1] => Equal7.IN3
wbs_adr_i[1] => Equal8.IN2
wbs_adr_i[1] => Equal9.IN2
wbs_adr_i[1] => Equal10.IN4
wbs_adr_i[1] => Equal11.IN4
wbs_adr_i[1] => Equal12.IN2
wbs_adr_i[1] => Equal13.IN1
wbs_adr_i[1] => Equal14.IN3
wbs_adr_i[1] => Equal15.IN4
wbs_adr_i[1] => Equal16.IN1
wbs_adr_i[1] => Equal17.IN4
wbs_adr_i[1] => Equal18.IN2
wbs_adr_i[1] => Equal19.IN2
wbs_adr_i[1] => Equal20.IN3
wbs_adr_i[1] => Equal21.IN3
wbs_adr_i[1] => Equal22.IN3
wbs_adr_i[1] => Equal23.IN2
wbs_adr_i[1] => Equal24.IN4
wbs_adr_i[1] => Equal25.IN3
wbs_adr_i[1] => Equal26.IN2
wbs_adr_i[1] => Equal27.IN2
wbs_adr_i[1] => Equal28.IN4
wbs_adr_i[1] => Equal29.IN1
wbs_adr_i[1] => Equal30.IN4
wbs_adr_i[1] => Equal31.IN3
wbs_adr_i[1] => Equal32.IN1
wbs_adr_i[2] => wbs_reg:wbs_reg_inst.wbs_adr_i[2]
wbs_adr_i[2] => Equal0.IN2
wbs_adr_i[2] => Equal1.IN3
wbs_adr_i[2] => Equal2.IN3
wbs_adr_i[2] => Equal3.IN1
wbs_adr_i[2] => Equal4.IN4
wbs_adr_i[2] => Equal5.IN1
wbs_adr_i[2] => Equal6.IN1
wbs_adr_i[2] => Equal7.IN2
wbs_adr_i[2] => Equal8.IN1
wbs_adr_i[2] => Equal9.IN3
wbs_adr_i[2] => Equal10.IN3
wbs_adr_i[2] => Equal11.IN1
wbs_adr_i[2] => Equal12.IN1
wbs_adr_i[2] => Equal13.IN4
wbs_adr_i[2] => Equal14.IN1
wbs_adr_i[2] => Equal15.IN3
wbs_adr_i[2] => Equal16.IN3
wbs_adr_i[2] => Equal17.IN3
wbs_adr_i[2] => Equal18.IN3
wbs_adr_i[2] => Equal19.IN1
wbs_adr_i[2] => Equal20.IN2
wbs_adr_i[2] => Equal21.IN2
wbs_adr_i[2] => Equal22.IN2
wbs_adr_i[2] => Equal23.IN1
wbs_adr_i[2] => Equal24.IN1
wbs_adr_i[2] => Equal25.IN2
wbs_adr_i[2] => Equal26.IN1
wbs_adr_i[2] => Equal27.IN3
wbs_adr_i[2] => Equal28.IN3
wbs_adr_i[2] => Equal29.IN3
wbs_adr_i[2] => Equal30.IN3
wbs_adr_i[2] => Equal31.IN1
wbs_adr_i[2] => Equal32.IN4
wbs_adr_i[3] => wbs_reg:wbs_reg_inst.wbs_adr_i[3]
wbs_adr_i[3] => Equal0.IN1
wbs_adr_i[3] => Equal1.IN2
wbs_adr_i[3] => Equal2.IN2
wbs_adr_i[3] => Equal3.IN2
wbs_adr_i[3] => Equal4.IN3
wbs_adr_i[3] => Equal5.IN3
wbs_adr_i[3] => Equal6.IN3
wbs_adr_i[3] => Equal7.IN1
wbs_adr_i[3] => Equal8.IN4
wbs_adr_i[3] => Equal9.IN1
wbs_adr_i[3] => Equal10.IN1
wbs_adr_i[3] => Equal11.IN3
wbs_adr_i[3] => Equal12.IN3
wbs_adr_i[3] => Equal13.IN3
wbs_adr_i[3] => Equal14.IN2
wbs_adr_i[3] => Equal15.IN2
wbs_adr_i[3] => Equal16.IN2
wbs_adr_i[3] => Equal17.IN1
wbs_adr_i[3] => Equal18.IN1
wbs_adr_i[3] => Equal19.IN4
wbs_adr_i[3] => Equal20.IN1
wbs_adr_i[3] => Equal21.IN1
wbs_adr_i[3] => Equal22.IN1
wbs_adr_i[3] => Equal23.IN3
wbs_adr_i[3] => Equal24.IN3
wbs_adr_i[3] => Equal25.IN1
wbs_adr_i[3] => Equal26.IN4
wbs_adr_i[3] => Equal27.IN1
wbs_adr_i[3] => Equal28.IN1
wbs_adr_i[3] => Equal29.IN2
wbs_adr_i[3] => Equal30.IN2
wbs_adr_i[3] => Equal31.IN2
wbs_adr_i[3] => Equal32.IN3
wbs_adr_i[4] => wbs_reg:wbs_reg_inst.wbs_adr_i[4]
wbs_adr_i[4] => Equal0.IN0
wbs_adr_i[4] => Equal1.IN0
wbs_adr_i[4] => Equal2.IN0
wbs_adr_i[4] => Equal3.IN0
wbs_adr_i[4] => Equal4.IN0
wbs_adr_i[4] => Equal5.IN0
wbs_adr_i[4] => Equal6.IN0
wbs_adr_i[4] => Equal7.IN0
wbs_adr_i[4] => Equal8.IN0
wbs_adr_i[4] => Equal9.IN0
wbs_adr_i[4] => Equal10.IN0
wbs_adr_i[4] => Equal11.IN0
wbs_adr_i[4] => Equal12.IN0
wbs_adr_i[4] => Equal13.IN0
wbs_adr_i[4] => Equal14.IN0
wbs_adr_i[4] => Equal15.IN0
wbs_adr_i[4] => Equal16.IN0
wbs_adr_i[4] => Equal17.IN0
wbs_adr_i[4] => Equal18.IN0
wbs_adr_i[4] => Equal19.IN0
wbs_adr_i[4] => Equal20.IN0
wbs_adr_i[4] => Equal21.IN0
wbs_adr_i[4] => Equal22.IN0
wbs_adr_i[4] => Equal23.IN0
wbs_adr_i[4] => Equal24.IN0
wbs_adr_i[4] => Equal25.IN0
wbs_adr_i[4] => Equal26.IN0
wbs_adr_i[4] => Equal27.IN0
wbs_adr_i[4] => Equal28.IN0
wbs_adr_i[4] => Equal29.IN0
wbs_adr_i[4] => Equal30.IN0
wbs_adr_i[4] => Equal31.IN0
wbs_adr_i[4] => Equal32.IN0
wbs_adr_i[5] => ~NO_FANOUT~
wbs_adr_i[6] => ~NO_FANOUT~
wbs_adr_i[7] => ~NO_FANOUT~
wbs_adr_i[8] => ~NO_FANOUT~
wbs_adr_i[9] => ~NO_FANOUT~
wbs_tga_i[0] => ~NO_FANOUT~
wbs_tga_i[1] => ~NO_FANOUT~
wbs_tga_i[2] => ~NO_FANOUT~
wbs_tga_i[3] => ~NO_FANOUT~
wbs_tga_i[4] => ~NO_FANOUT~
wbs_tga_i[5] => ~NO_FANOUT~
wbs_tga_i[6] => ~NO_FANOUT~
wbs_tga_i[7] => ~NO_FANOUT~
wbs_tga_i[8] => ~NO_FANOUT~
wbs_tga_i[9] => ~NO_FANOUT~
wbs_dat_i[0] => wbs_reg:wbs_reg_inst.wbs_dat_i[0]
wbs_dat_i[1] => wbs_reg:wbs_reg_inst.wbs_dat_i[1]
wbs_dat_i[2] => wbs_reg:wbs_reg_inst.wbs_dat_i[2]
wbs_dat_i[3] => wbs_reg:wbs_reg_inst.wbs_dat_i[3]
wbs_dat_i[4] => wbs_reg:wbs_reg_inst.wbs_dat_i[4]
wbs_dat_i[5] => wbs_reg:wbs_reg_inst.wbs_dat_i[5]
wbs_dat_i[6] => wbs_reg:wbs_reg_inst.wbs_dat_i[6]
wbs_dat_i[7] => wbs_reg:wbs_reg_inst.wbs_dat_i[7]
wbs_cyc_i => wbs_reg_cyc.IN0
wbs_stb_i => wbs_reg_stb.IN0
wbs_we_i => wbs_reg:wbs_reg_inst.wbs_we_i
wbs_tgc_i => wbs_reg_cyc.IN1
wbs_tgc_i => wbs_reg_stb.IN1
wbs_dat_o[0] <= wbs_reg:wbs_reg_inst.wbs_dat_o[0]
wbs_dat_o[1] <= wbs_reg:wbs_reg_inst.wbs_dat_o[1]
wbs_dat_o[2] <= wbs_reg:wbs_reg_inst.wbs_dat_o[2]
wbs_dat_o[3] <= wbs_reg:wbs_reg_inst.wbs_dat_o[3]
wbs_dat_o[4] <= wbs_reg:wbs_reg_inst.wbs_dat_o[4]
wbs_dat_o[5] <= wbs_reg:wbs_reg_inst.wbs_dat_o[5]
wbs_dat_o[6] <= wbs_reg:wbs_reg_inst.wbs_dat_o[6]
wbs_dat_o[7] <= wbs_reg:wbs_reg_inst.wbs_dat_o[7]
wbs_stall_o <= wbs_reg:wbs_reg_inst.wbs_stall_o
wbs_ack_o <= wbs_reg:wbs_reg_inst.wbs_ack_o
wbs_err_o <= <GND>
wr_wbm_adr_o[0] <= img_man_manager:img_man_manager_inst.wr_wbm_adr_o[0]
wr_wbm_adr_o[1] <= img_man_manager:img_man_manager_inst.wr_wbm_adr_o[1]
wr_wbm_adr_o[2] <= img_man_manager:img_man_manager_inst.wr_wbm_adr_o[2]
wr_wbm_adr_o[3] <= img_man_manager:img_man_manager_inst.wr_wbm_adr_o[3]
wr_wbm_adr_o[4] <= img_man_manager:img_man_manager_inst.wr_wbm_adr_o[4]
wr_wbm_adr_o[5] <= img_man_manager:img_man_manager_inst.wr_wbm_adr_o[5]
wr_wbm_adr_o[6] <= img_man_manager:img_man_manager_inst.wr_wbm_adr_o[6]
wr_wbm_adr_o[7] <= img_man_manager:img_man_manager_inst.wr_wbm_adr_o[7]
wr_wbm_adr_o[8] <= img_man_manager:img_man_manager_inst.wr_wbm_adr_o[8]
wr_wbm_adr_o[9] <= img_man_manager:img_man_manager_inst.wr_wbm_adr_o[9]
wr_wbm_tga_o[0] <= img_man_manager:img_man_manager_inst.wr_wbm_tga_o[0]
wr_wbm_tga_o[1] <= img_man_manager:img_man_manager_inst.wr_wbm_tga_o[1]
wr_wbm_tga_o[2] <= img_man_manager:img_man_manager_inst.wr_wbm_tga_o[2]
wr_wbm_tga_o[3] <= img_man_manager:img_man_manager_inst.wr_wbm_tga_o[3]
wr_wbm_tga_o[4] <= img_man_manager:img_man_manager_inst.wr_wbm_tga_o[4]
wr_wbm_tga_o[5] <= img_man_manager:img_man_manager_inst.wr_wbm_tga_o[5]
wr_wbm_tga_o[6] <= img_man_manager:img_man_manager_inst.wr_wbm_tga_o[6]
wr_wbm_tga_o[7] <= img_man_manager:img_man_manager_inst.wr_wbm_tga_o[7]
wr_wbm_tga_o[8] <= img_man_manager:img_man_manager_inst.wr_wbm_tga_o[8]
wr_wbm_tga_o[9] <= img_man_manager:img_man_manager_inst.wr_wbm_tga_o[9]
wr_wbm_dat_o[0] <= img_man_manager:img_man_manager_inst.wr_wbm_dat_o[0]
wr_wbm_dat_o[1] <= img_man_manager:img_man_manager_inst.wr_wbm_dat_o[1]
wr_wbm_dat_o[2] <= img_man_manager:img_man_manager_inst.wr_wbm_dat_o[2]
wr_wbm_dat_o[3] <= img_man_manager:img_man_manager_inst.wr_wbm_dat_o[3]
wr_wbm_dat_o[4] <= img_man_manager:img_man_manager_inst.wr_wbm_dat_o[4]
wr_wbm_dat_o[5] <= img_man_manager:img_man_manager_inst.wr_wbm_dat_o[5]
wr_wbm_dat_o[6] <= img_man_manager:img_man_manager_inst.wr_wbm_dat_o[6]
wr_wbm_dat_o[7] <= img_man_manager:img_man_manager_inst.wr_wbm_dat_o[7]
wr_wbm_cyc_o <= img_man_manager:img_man_manager_inst.wr_wbm_cyc_o
wr_wbm_stb_o <= img_man_manager:img_man_manager_inst.wr_wbm_stb_o
wr_wbm_we_o <= img_man_manager:img_man_manager_inst.wr_wbm_we_o
wr_wbm_tgc_o <= img_man_manager:img_man_manager_inst.wr_wbm_tgc_o
wr_wbm_dat_i[0] => img_man_manager:img_man_manager_inst.wr_wbm_dat_i[0]
wr_wbm_dat_i[1] => img_man_manager:img_man_manager_inst.wr_wbm_dat_i[1]
wr_wbm_dat_i[2] => img_man_manager:img_man_manager_inst.wr_wbm_dat_i[2]
wr_wbm_dat_i[3] => img_man_manager:img_man_manager_inst.wr_wbm_dat_i[3]
wr_wbm_dat_i[4] => img_man_manager:img_man_manager_inst.wr_wbm_dat_i[4]
wr_wbm_dat_i[5] => img_man_manager:img_man_manager_inst.wr_wbm_dat_i[5]
wr_wbm_dat_i[6] => img_man_manager:img_man_manager_inst.wr_wbm_dat_i[6]
wr_wbm_dat_i[7] => img_man_manager:img_man_manager_inst.wr_wbm_dat_i[7]
wr_wbm_stall_i => img_man_manager:img_man_manager_inst.wr_wbm_stall_i
wr_wbm_ack_i => img_man_manager:img_man_manager_inst.wr_wbm_ack_i
wr_wbm_err_i => img_man_manager:img_man_manager_inst.wr_wbm_err_i
rd_wbm_adr_o[0] <= img_man_manager:img_man_manager_inst.rd_wbm_adr_o[0]
rd_wbm_adr_o[1] <= img_man_manager:img_man_manager_inst.rd_wbm_adr_o[1]
rd_wbm_adr_o[2] <= img_man_manager:img_man_manager_inst.rd_wbm_adr_o[2]
rd_wbm_adr_o[3] <= img_man_manager:img_man_manager_inst.rd_wbm_adr_o[3]
rd_wbm_adr_o[4] <= img_man_manager:img_man_manager_inst.rd_wbm_adr_o[4]
rd_wbm_adr_o[5] <= img_man_manager:img_man_manager_inst.rd_wbm_adr_o[5]
rd_wbm_adr_o[6] <= img_man_manager:img_man_manager_inst.rd_wbm_adr_o[6]
rd_wbm_adr_o[7] <= img_man_manager:img_man_manager_inst.rd_wbm_adr_o[7]
rd_wbm_adr_o[8] <= img_man_manager:img_man_manager_inst.rd_wbm_adr_o[8]
rd_wbm_adr_o[9] <= img_man_manager:img_man_manager_inst.rd_wbm_adr_o[9]
rd_wbm_tga_o[0] <= img_man_manager:img_man_manager_inst.rd_wbm_tga_o[0]
rd_wbm_tga_o[1] <= img_man_manager:img_man_manager_inst.rd_wbm_tga_o[1]
rd_wbm_tga_o[2] <= img_man_manager:img_man_manager_inst.rd_wbm_tga_o[2]
rd_wbm_tga_o[3] <= img_man_manager:img_man_manager_inst.rd_wbm_tga_o[3]
rd_wbm_tga_o[4] <= img_man_manager:img_man_manager_inst.rd_wbm_tga_o[4]
rd_wbm_tga_o[5] <= img_man_manager:img_man_manager_inst.rd_wbm_tga_o[5]
rd_wbm_tga_o[6] <= img_man_manager:img_man_manager_inst.rd_wbm_tga_o[6]
rd_wbm_tga_o[7] <= img_man_manager:img_man_manager_inst.rd_wbm_tga_o[7]
rd_wbm_tga_o[8] <= img_man_manager:img_man_manager_inst.rd_wbm_tga_o[8]
rd_wbm_tga_o[9] <= img_man_manager:img_man_manager_inst.rd_wbm_tga_o[9]
rd_wbm_cyc_o <= img_man_manager:img_man_manager_inst.rd_wbm_cyc_o
rd_wbm_tgc_o <= img_man_manager:img_man_manager_inst.rd_wbm_tgc_o
rd_wbm_stb_o <= img_man_manager:img_man_manager_inst.rd_wbm_stb_o
rd_wbm_dat_i[0] => img_man_manager:img_man_manager_inst.rd_wbm_dat_i[0]
rd_wbm_dat_i[1] => img_man_manager:img_man_manager_inst.rd_wbm_dat_i[1]
rd_wbm_dat_i[2] => img_man_manager:img_man_manager_inst.rd_wbm_dat_i[2]
rd_wbm_dat_i[3] => img_man_manager:img_man_manager_inst.rd_wbm_dat_i[3]
rd_wbm_dat_i[4] => img_man_manager:img_man_manager_inst.rd_wbm_dat_i[4]
rd_wbm_dat_i[5] => img_man_manager:img_man_manager_inst.rd_wbm_dat_i[5]
rd_wbm_dat_i[6] => img_man_manager:img_man_manager_inst.rd_wbm_dat_i[6]
rd_wbm_dat_i[7] => img_man_manager:img_man_manager_inst.rd_wbm_dat_i[7]
rd_wbm_stall_i => img_man_manager:img_man_manager_inst.rd_wbm_stall_i
rd_wbm_ack_i => img_man_manager:img_man_manager_inst.rd_wbm_ack_i
rd_wbm_err_i => img_man_manager:img_man_manager_inst.rd_wbm_err_i


|img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst
sys_clk => ram_generic:wb_ram_inst.clk
sys_clk => col_index_signed[0].CLK
sys_clk => col_index_signed[1].CLK
sys_clk => col_index_signed[2].CLK
sys_clk => col_index_signed[3].CLK
sys_clk => col_index_signed[4].CLK
sys_clk => col_index_signed[5].CLK
sys_clk => col_index_signed[6].CLK
sys_clk => col_index_signed[7].CLK
sys_clk => col_index_signed[8].CLK
sys_clk => col_index_signed[9].CLK
sys_clk => col_index_signed[10].CLK
sys_clk => row_index_signed[0].CLK
sys_clk => row_index_signed[1].CLK
sys_clk => row_index_signed[2].CLK
sys_clk => row_index_signed[3].CLK
sys_clk => row_index_signed[4].CLK
sys_clk => row_index_signed[5].CLK
sys_clk => row_index_signed[6].CLK
sys_clk => row_index_signed[7].CLK
sys_clk => row_index_signed[8].CLK
sys_clk => row_index_signed[9].CLK
sys_clk => row_index_signed[10].CLK
sys_clk => final_pixel.CLK
sys_clk => RAM_is_full.CLK
sys_clk => ram_addr_in_counter[0].CLK
sys_clk => ram_addr_in_counter[1].CLK
sys_clk => ram_addr_in_counter[2].CLK
sys_clk => ram_addr_in_counter[3].CLK
sys_clk => ram_addr_in_counter[4].CLK
sys_clk => ram_addr_in_counter[5].CLK
sys_clk => ram_addr_in_counter[6].CLK
sys_clk => ram_addr_in_counter[7].CLK
sys_clk => ram_addr_in_counter[8].CLK
sys_clk => ram_addr_in_counter[9].CLK
sys_clk => bili_delta_col[0]~reg0.CLK
sys_clk => bili_delta_col[1]~reg0.CLK
sys_clk => bili_delta_col[2]~reg0.CLK
sys_clk => bili_delta_col[3]~reg0.CLK
sys_clk => bili_delta_col[4]~reg0.CLK
sys_clk => bili_delta_col[5]~reg0.CLK
sys_clk => bili_delta_col[6]~reg0.CLK
sys_clk => bili_delta_row[0]~reg0.CLK
sys_clk => bili_delta_row[1]~reg0.CLK
sys_clk => bili_delta_row[2]~reg0.CLK
sys_clk => bili_delta_row[3]~reg0.CLK
sys_clk => bili_delta_row[4]~reg0.CLK
sys_clk => bili_delta_row[5]~reg0.CLK
sys_clk => bili_delta_row[6]~reg0.CLK
sys_clk => bili_br_pixel[0]~reg0.CLK
sys_clk => bili_br_pixel[1]~reg0.CLK
sys_clk => bili_br_pixel[2]~reg0.CLK
sys_clk => bili_br_pixel[3]~reg0.CLK
sys_clk => bili_br_pixel[4]~reg0.CLK
sys_clk => bili_br_pixel[5]~reg0.CLK
sys_clk => bili_br_pixel[6]~reg0.CLK
sys_clk => bili_br_pixel[7]~reg0.CLK
sys_clk => bili_bl_pixel[0]~reg0.CLK
sys_clk => bili_bl_pixel[1]~reg0.CLK
sys_clk => bili_bl_pixel[2]~reg0.CLK
sys_clk => bili_bl_pixel[3]~reg0.CLK
sys_clk => bili_bl_pixel[4]~reg0.CLK
sys_clk => bili_bl_pixel[5]~reg0.CLK
sys_clk => bili_bl_pixel[6]~reg0.CLK
sys_clk => bili_bl_pixel[7]~reg0.CLK
sys_clk => bili_tr_pixel[0]~reg0.CLK
sys_clk => bili_tr_pixel[1]~reg0.CLK
sys_clk => bili_tr_pixel[2]~reg0.CLK
sys_clk => bili_tr_pixel[3]~reg0.CLK
sys_clk => bili_tr_pixel[4]~reg0.CLK
sys_clk => bili_tr_pixel[5]~reg0.CLK
sys_clk => bili_tr_pixel[6]~reg0.CLK
sys_clk => bili_tr_pixel[7]~reg0.CLK
sys_clk => bili_tl_pixel[0]~reg0.CLK
sys_clk => bili_tl_pixel[1]~reg0.CLK
sys_clk => bili_tl_pixel[2]~reg0.CLK
sys_clk => bili_tl_pixel[3]~reg0.CLK
sys_clk => bili_tl_pixel[4]~reg0.CLK
sys_clk => bili_tl_pixel[5]~reg0.CLK
sys_clk => bili_tl_pixel[6]~reg0.CLK
sys_clk => bili_tl_pixel[7]~reg0.CLK
sys_clk => bili_req_trig~reg0.CLK
sys_clk => read_first.CLK
sys_clk => r_wr_wbm_tgc_o.CLK
sys_clk => r_wr_wbm_we_o.CLK
sys_clk => r_wr_wbm_stb_o.CLK
sys_clk => r_wr_wbm_cyc_o.CLK
sys_clk => r_wr_wbm_dat_o[0].CLK
sys_clk => r_wr_wbm_dat_o[1].CLK
sys_clk => r_wr_wbm_dat_o[2].CLK
sys_clk => r_wr_wbm_dat_o[3].CLK
sys_clk => r_wr_wbm_dat_o[4].CLK
sys_clk => r_wr_wbm_dat_o[5].CLK
sys_clk => r_wr_wbm_dat_o[6].CLK
sys_clk => r_wr_wbm_dat_o[7].CLK
sys_clk => r_wr_wbm_tga_o[0].CLK
sys_clk => r_wr_wbm_tga_o[1].CLK
sys_clk => r_wr_wbm_tga_o[2].CLK
sys_clk => r_wr_wbm_tga_o[3].CLK
sys_clk => r_wr_wbm_tga_o[4].CLK
sys_clk => r_wr_wbm_tga_o[5].CLK
sys_clk => r_wr_wbm_tga_o[6].CLK
sys_clk => r_wr_wbm_tga_o[7].CLK
sys_clk => r_wr_wbm_tga_o[8].CLK
sys_clk => r_wr_wbm_tga_o[9].CLK
sys_clk => r_wr_wbm_adr_o[0].CLK
sys_clk => r_wr_wbm_adr_o[1].CLK
sys_clk => r_wr_wbm_adr_o[2].CLK
sys_clk => r_wr_wbm_adr_o[3].CLK
sys_clk => r_wr_wbm_adr_o[4].CLK
sys_clk => r_wr_wbm_adr_o[5].CLK
sys_clk => r_wr_wbm_adr_o[6].CLK
sys_clk => r_wr_wbm_adr_o[7].CLK
sys_clk => r_wr_wbm_adr_o[8].CLK
sys_clk => r_wr_wbm_adr_o[9].CLK
sys_clk => restart_bank[0].CLK
sys_clk => restart_bank[1].CLK
sys_clk => restart_bank[2].CLK
sys_clk => rd_adr_o_counter[0].CLK
sys_clk => rd_adr_o_counter[1].CLK
sys_clk => rd_adr_o_counter[2].CLK
sys_clk => rd_adr_o_counter[3].CLK
sys_clk => rd_adr_o_counter[4].CLK
sys_clk => rd_adr_o_counter[5].CLK
sys_clk => rd_adr_o_counter[6].CLK
sys_clk => rd_adr_o_counter[7].CLK
sys_clk => rd_adr_o_counter[8].CLK
sys_clk => rd_adr_o_counter[9].CLK
sys_clk => br_pixel[0].CLK
sys_clk => br_pixel[1].CLK
sys_clk => br_pixel[2].CLK
sys_clk => br_pixel[3].CLK
sys_clk => br_pixel[4].CLK
sys_clk => br_pixel[5].CLK
sys_clk => br_pixel[6].CLK
sys_clk => br_pixel[7].CLK
sys_clk => bl_pixel[0].CLK
sys_clk => bl_pixel[1].CLK
sys_clk => bl_pixel[2].CLK
sys_clk => bl_pixel[3].CLK
sys_clk => bl_pixel[4].CLK
sys_clk => bl_pixel[5].CLK
sys_clk => bl_pixel[6].CLK
sys_clk => bl_pixel[7].CLK
sys_clk => tr_pixel[0].CLK
sys_clk => tr_pixel[1].CLK
sys_clk => tr_pixel[2].CLK
sys_clk => tr_pixel[3].CLK
sys_clk => tr_pixel[4].CLK
sys_clk => tr_pixel[5].CLK
sys_clk => tr_pixel[6].CLK
sys_clk => tr_pixel[7].CLK
sys_clk => tl_pixel[0].CLK
sys_clk => tl_pixel[1].CLK
sys_clk => tl_pixel[2].CLK
sys_clk => tl_pixel[3].CLK
sys_clk => tl_pixel[4].CLK
sys_clk => tl_pixel[5].CLK
sys_clk => tl_pixel[6].CLK
sys_clk => tl_pixel[7].CLK
sys_clk => rd_wbm_tgc_o~reg0.CLK
sys_clk => rd_wbm_stb_o~reg0.CLK
sys_clk => rd_wbm_cyc_o~reg0.CLK
sys_clk => rd_wbm_tga_o[0]~reg0.CLK
sys_clk => rd_wbm_tga_o[1]~reg0.CLK
sys_clk => rd_wbm_tga_o[2]~reg0.CLK
sys_clk => rd_wbm_tga_o[3]~reg0.CLK
sys_clk => rd_wbm_tga_o[4]~reg0.CLK
sys_clk => rd_wbm_tga_o[5]~reg0.CLK
sys_clk => rd_wbm_tga_o[6]~reg0.CLK
sys_clk => rd_wbm_tga_o[7]~reg0.CLK
sys_clk => rd_wbm_tga_o[8]~reg0.CLK
sys_clk => rd_wbm_tga_o[9]~reg0.CLK
sys_clk => finish_read_pxl[0].CLK
sys_clk => finish_read_pxl[1].CLK
sys_clk => addr_enable~reg0.CLK
sys_clk => addr_calc_valid.CLK
sys_clk => addr_calc_oor.CLK
sys_clk => addr_calc_d_col[0].CLK
sys_clk => addr_calc_d_col[1].CLK
sys_clk => addr_calc_d_col[2].CLK
sys_clk => addr_calc_d_col[3].CLK
sys_clk => addr_calc_d_col[4].CLK
sys_clk => addr_calc_d_col[5].CLK
sys_clk => addr_calc_d_col[6].CLK
sys_clk => addr_calc_d_row[0].CLK
sys_clk => addr_calc_d_row[1].CLK
sys_clk => addr_calc_d_row[2].CLK
sys_clk => addr_calc_d_row[3].CLK
sys_clk => addr_calc_d_row[4].CLK
sys_clk => addr_calc_d_row[5].CLK
sys_clk => addr_calc_d_row[6].CLK
sys_clk => addr_calc_bl[0].CLK
sys_clk => addr_calc_bl[1].CLK
sys_clk => addr_calc_bl[2].CLK
sys_clk => addr_calc_bl[3].CLK
sys_clk => addr_calc_bl[4].CLK
sys_clk => addr_calc_bl[5].CLK
sys_clk => addr_calc_bl[6].CLK
sys_clk => addr_calc_bl[7].CLK
sys_clk => addr_calc_bl[8].CLK
sys_clk => addr_calc_bl[9].CLK
sys_clk => addr_calc_bl[10].CLK
sys_clk => addr_calc_bl[11].CLK
sys_clk => addr_calc_bl[12].CLK
sys_clk => addr_calc_bl[13].CLK
sys_clk => addr_calc_bl[14].CLK
sys_clk => addr_calc_bl[15].CLK
sys_clk => addr_calc_tl[0].CLK
sys_clk => addr_calc_tl[1].CLK
sys_clk => addr_calc_tl[2].CLK
sys_clk => addr_calc_tl[3].CLK
sys_clk => addr_calc_tl[4].CLK
sys_clk => addr_calc_tl[5].CLK
sys_clk => addr_calc_tl[6].CLK
sys_clk => addr_calc_tl[7].CLK
sys_clk => addr_calc_tl[8].CLK
sys_clk => addr_calc_tl[9].CLK
sys_clk => addr_calc_tl[10].CLK
sys_clk => addr_calc_tl[11].CLK
sys_clk => addr_calc_tl[12].CLK
sys_clk => addr_calc_tl[13].CLK
sys_clk => addr_calc_tl[14].CLK
sys_clk => addr_calc_tl[15].CLK
sys_clk => addr_col_idx_in[0]~reg0.CLK
sys_clk => addr_col_idx_in[1]~reg0.CLK
sys_clk => addr_col_idx_in[2]~reg0.CLK
sys_clk => addr_col_idx_in[3]~reg0.CLK
sys_clk => addr_col_idx_in[4]~reg0.CLK
sys_clk => addr_col_idx_in[5]~reg0.CLK
sys_clk => addr_col_idx_in[6]~reg0.CLK
sys_clk => addr_col_idx_in[7]~reg0.CLK
sys_clk => addr_col_idx_in[8]~reg0.CLK
sys_clk => addr_col_idx_in[9]~reg0.CLK
sys_clk => addr_col_idx_in[10]~reg0.CLK
sys_clk => addr_row_idx_in[0]~reg0.CLK
sys_clk => addr_row_idx_in[1]~reg0.CLK
sys_clk => addr_row_idx_in[2]~reg0.CLK
sys_clk => addr_row_idx_in[3]~reg0.CLK
sys_clk => addr_row_idx_in[4]~reg0.CLK
sys_clk => addr_row_idx_in[5]~reg0.CLK
sys_clk => addr_row_idx_in[6]~reg0.CLK
sys_clk => addr_row_idx_in[7]~reg0.CLK
sys_clk => addr_row_idx_in[8]~reg0.CLK
sys_clk => addr_row_idx_in[9]~reg0.CLK
sys_clk => addr_row_idx_in[10]~reg0.CLK
sys_clk => addr_trigger_unit~reg0.CLK
sys_clk => ram_addr_out_valid.CLK
sys_clk => wait_for_valid[0].CLK
sys_clk => wait_for_valid[1].CLK
sys_clk => wait_for_valid[2].CLK
sys_clk => ram_adr_o_counter[0].CLK
sys_clk => ram_adr_o_counter[1].CLK
sys_clk => ram_adr_o_counter[2].CLK
sys_clk => ram_adr_o_counter[3].CLK
sys_clk => ram_adr_o_counter[4].CLK
sys_clk => ram_adr_o_counter[5].CLK
sys_clk => ram_adr_o_counter[6].CLK
sys_clk => ram_adr_o_counter[7].CLK
sys_clk => ram_adr_o_counter[8].CLK
sys_clk => ram_adr_o_counter[9].CLK
sys_clk => wb_address[9].CLK
sys_clk => wb_address[10].CLK
sys_clk => wb_address[11].CLK
sys_clk => wb_address[12].CLK
sys_clk => wb_address[13].CLK
sys_clk => wb_address[14].CLK
sys_clk => wb_address[15].CLK
sys_clk => wb_address[16].CLK
sys_clk => wb_address[17].CLK
sys_clk => wb_address[18].CLK
sys_clk => wb_address[19].CLK
sys_clk => wb_address[20].CLK
sys_clk => wb_address[21].CLK
sys_clk => wb_address[22].CLK
sys_clk => w_wr_wbm_tgc_o.CLK
sys_clk => w_wr_wbm_we_o.CLK
sys_clk => w_wr_wbm_stb_o.CLK
sys_clk => w_wr_wbm_cyc_o.CLK
sys_clk => w_wr_wbm_dat_o[0].CLK
sys_clk => w_wr_wbm_dat_o[1].CLK
sys_clk => w_wr_wbm_dat_o[2].CLK
sys_clk => w_wr_wbm_dat_o[3].CLK
sys_clk => w_wr_wbm_dat_o[4].CLK
sys_clk => w_wr_wbm_dat_o[5].CLK
sys_clk => w_wr_wbm_dat_o[6].CLK
sys_clk => w_wr_wbm_dat_o[7].CLK
sys_clk => w_wr_wbm_tga_o[0].CLK
sys_clk => w_wr_wbm_tga_o[1].CLK
sys_clk => w_wr_wbm_tga_o[2].CLK
sys_clk => w_wr_wbm_tga_o[3].CLK
sys_clk => w_wr_wbm_tga_o[4].CLK
sys_clk => w_wr_wbm_tga_o[5].CLK
sys_clk => w_wr_wbm_tga_o[6].CLK
sys_clk => w_wr_wbm_tga_o[7].CLK
sys_clk => w_wr_wbm_tga_o[8].CLK
sys_clk => w_wr_wbm_tga_o[9].CLK
sys_clk => w_wr_wbm_adr_o[0].CLK
sys_clk => w_wr_wbm_adr_o[1].CLK
sys_clk => w_wr_wbm_adr_o[2].CLK
sys_clk => w_wr_wbm_adr_o[3].CLK
sys_clk => w_wr_wbm_adr_o[4].CLK
sys_clk => w_wr_wbm_adr_o[5].CLK
sys_clk => w_wr_wbm_adr_o[6].CLK
sys_clk => w_wr_wbm_adr_o[7].CLK
sys_clk => w_wr_wbm_adr_o[8].CLK
sys_clk => w_wr_wbm_adr_o[9].CLK
sys_clk => finish_write_proc.CLK
sys_clk => wr_wbm_adr_o_counter[0].CLK
sys_clk => wr_wbm_adr_o_counter[1].CLK
sys_clk => wr_wbm_adr_o_counter[2].CLK
sys_clk => wr_wbm_adr_o_counter[3].CLK
sys_clk => wr_wbm_adr_o_counter[4].CLK
sys_clk => wr_wbm_adr_o_counter[5].CLK
sys_clk => wr_wbm_adr_o_counter[6].CLK
sys_clk => wr_wbm_adr_o_counter[7].CLK
sys_clk => wr_wbm_adr_o_counter[8].CLK
sys_clk => wr_wbm_adr_o_counter[9].CLK
sys_clk => en_write_proc.CLK
sys_clk => ram_din_valid.CLK
sys_clk => ram_din[0].CLK
sys_clk => ram_din[1].CLK
sys_clk => ram_din[2].CLK
sys_clk => ram_din[3].CLK
sys_clk => ram_din[4].CLK
sys_clk => ram_din[5].CLK
sys_clk => ram_din[6].CLK
sys_clk => ram_din[7].CLK
sys_clk => ram_addr_in[0].CLK
sys_clk => ram_addr_in[1].CLK
sys_clk => ram_addr_in[2].CLK
sys_clk => ram_addr_in[3].CLK
sys_clk => ram_addr_in[4].CLK
sys_clk => ram_addr_in[5].CLK
sys_clk => ram_addr_in[6].CLK
sys_clk => ram_addr_in[7].CLK
sys_clk => ram_addr_in[8].CLK
sys_clk => ram_addr_in[9].CLK
sys_clk => manipulation_complete.CLK
sys_clk => pixel_res[0].CLK
sys_clk => pixel_res[1].CLK
sys_clk => pixel_res[2].CLK
sys_clk => pixel_res[3].CLK
sys_clk => pixel_res[4].CLK
sys_clk => pixel_res[5].CLK
sys_clk => pixel_res[6].CLK
sys_clk => pixel_res[7].CLK
sys_clk => en_bili_trig.CLK
sys_clk => en_addr_calc_proc[0].CLK
sys_clk => en_addr_calc_proc[1].CLK
sys_clk => en_read_proc.CLK
sys_clk => read_SDRAM_state~18.DATAIN
sys_clk => write_SDRAM_state~7.DATAIN
sys_clk => cur_st~9.DATAIN
sys_rst => ram_generic:wb_ram_inst.rst
sys_rst => addr_enable~reg0.ACLR
sys_rst => addr_calc_valid.ACLR
sys_rst => addr_calc_oor.ACLR
sys_rst => addr_calc_d_col[0].ACLR
sys_rst => addr_calc_d_col[1].ACLR
sys_rst => addr_calc_d_col[2].ACLR
sys_rst => addr_calc_d_col[3].ACLR
sys_rst => addr_calc_d_col[4].ACLR
sys_rst => addr_calc_d_col[5].ACLR
sys_rst => addr_calc_d_col[6].ACLR
sys_rst => addr_calc_d_row[0].ACLR
sys_rst => addr_calc_d_row[1].ACLR
sys_rst => addr_calc_d_row[2].ACLR
sys_rst => addr_calc_d_row[3].ACLR
sys_rst => addr_calc_d_row[4].ACLR
sys_rst => addr_calc_d_row[5].ACLR
sys_rst => addr_calc_d_row[6].ACLR
sys_rst => addr_calc_bl[0].ACLR
sys_rst => addr_calc_bl[1].ACLR
sys_rst => addr_calc_bl[2].ACLR
sys_rst => addr_calc_bl[3].ACLR
sys_rst => addr_calc_bl[4].ACLR
sys_rst => addr_calc_bl[5].ACLR
sys_rst => addr_calc_bl[6].ACLR
sys_rst => addr_calc_bl[7].ACLR
sys_rst => addr_calc_bl[8].ACLR
sys_rst => addr_calc_bl[9].ACLR
sys_rst => addr_calc_bl[10].ACLR
sys_rst => addr_calc_bl[11].ACLR
sys_rst => addr_calc_bl[12].ACLR
sys_rst => addr_calc_bl[13].ACLR
sys_rst => addr_calc_bl[14].ACLR
sys_rst => addr_calc_bl[15].ACLR
sys_rst => addr_calc_tl[0].ACLR
sys_rst => addr_calc_tl[1].ACLR
sys_rst => addr_calc_tl[2].ACLR
sys_rst => addr_calc_tl[3].ACLR
sys_rst => addr_calc_tl[4].ACLR
sys_rst => addr_calc_tl[5].ACLR
sys_rst => addr_calc_tl[6].ACLR
sys_rst => addr_calc_tl[7].ACLR
sys_rst => addr_calc_tl[8].ACLR
sys_rst => addr_calc_tl[9].ACLR
sys_rst => addr_calc_tl[10].ACLR
sys_rst => addr_calc_tl[11].ACLR
sys_rst => addr_calc_tl[12].ACLR
sys_rst => addr_calc_tl[13].ACLR
sys_rst => addr_calc_tl[14].ACLR
sys_rst => addr_calc_tl[15].ACLR
sys_rst => addr_col_idx_in[0]~reg0.ACLR
sys_rst => addr_col_idx_in[1]~reg0.ACLR
sys_rst => addr_col_idx_in[2]~reg0.ACLR
sys_rst => addr_col_idx_in[3]~reg0.ACLR
sys_rst => addr_col_idx_in[4]~reg0.ACLR
sys_rst => addr_col_idx_in[5]~reg0.ACLR
sys_rst => addr_col_idx_in[6]~reg0.ACLR
sys_rst => addr_col_idx_in[7]~reg0.ACLR
sys_rst => addr_col_idx_in[8]~reg0.ACLR
sys_rst => addr_col_idx_in[9]~reg0.ACLR
sys_rst => addr_col_idx_in[10]~reg0.ACLR
sys_rst => addr_row_idx_in[0]~reg0.ACLR
sys_rst => addr_row_idx_in[1]~reg0.ACLR
sys_rst => addr_row_idx_in[2]~reg0.ACLR
sys_rst => addr_row_idx_in[3]~reg0.ACLR
sys_rst => addr_row_idx_in[4]~reg0.ACLR
sys_rst => addr_row_idx_in[5]~reg0.ACLR
sys_rst => addr_row_idx_in[6]~reg0.ACLR
sys_rst => addr_row_idx_in[7]~reg0.ACLR
sys_rst => addr_row_idx_in[8]~reg0.ACLR
sys_rst => addr_row_idx_in[9]~reg0.ACLR
sys_rst => addr_row_idx_in[10]~reg0.ACLR
sys_rst => addr_trigger_unit~reg0.ACLR
sys_rst => en_write_proc.ACLR
sys_rst => ram_din_valid.ACLR
sys_rst => ram_din[0].ACLR
sys_rst => ram_din[1].ACLR
sys_rst => ram_din[2].ACLR
sys_rst => ram_din[3].ACLR
sys_rst => ram_din[4].ACLR
sys_rst => ram_din[5].ACLR
sys_rst => ram_din[6].ACLR
sys_rst => ram_din[7].ACLR
sys_rst => ram_addr_in[0].ACLR
sys_rst => ram_addr_in[1].ACLR
sys_rst => ram_addr_in[2].ACLR
sys_rst => ram_addr_in[3].ACLR
sys_rst => ram_addr_in[4].ACLR
sys_rst => ram_addr_in[5].ACLR
sys_rst => ram_addr_in[6].ACLR
sys_rst => ram_addr_in[7].ACLR
sys_rst => ram_addr_in[8].ACLR
sys_rst => ram_addr_in[9].ACLR
sys_rst => manipulation_complete.ACLR
sys_rst => pixel_res[0].ACLR
sys_rst => pixel_res[1].ACLR
sys_rst => pixel_res[2].ACLR
sys_rst => pixel_res[3].ACLR
sys_rst => pixel_res[4].ACLR
sys_rst => pixel_res[5].ACLR
sys_rst => pixel_res[6].ACLR
sys_rst => pixel_res[7].ACLR
sys_rst => en_bili_trig.ACLR
sys_rst => en_addr_calc_proc[0].ACLR
sys_rst => en_addr_calc_proc[1].ACLR
sys_rst => en_read_proc.ACLR
sys_rst => bili_delta_col[0]~reg0.ACLR
sys_rst => bili_delta_col[1]~reg0.ACLR
sys_rst => bili_delta_col[2]~reg0.ACLR
sys_rst => bili_delta_col[3]~reg0.ACLR
sys_rst => bili_delta_col[4]~reg0.ACLR
sys_rst => bili_delta_col[5]~reg0.ACLR
sys_rst => bili_delta_col[6]~reg0.ACLR
sys_rst => bili_delta_row[0]~reg0.ACLR
sys_rst => bili_delta_row[1]~reg0.ACLR
sys_rst => bili_delta_row[2]~reg0.ACLR
sys_rst => bili_delta_row[3]~reg0.ACLR
sys_rst => bili_delta_row[4]~reg0.ACLR
sys_rst => bili_delta_row[5]~reg0.ACLR
sys_rst => bili_delta_row[6]~reg0.ACLR
sys_rst => bili_br_pixel[0]~reg0.ACLR
sys_rst => bili_br_pixel[1]~reg0.ACLR
sys_rst => bili_br_pixel[2]~reg0.ACLR
sys_rst => bili_br_pixel[3]~reg0.ACLR
sys_rst => bili_br_pixel[4]~reg0.ACLR
sys_rst => bili_br_pixel[5]~reg0.ACLR
sys_rst => bili_br_pixel[6]~reg0.ACLR
sys_rst => bili_br_pixel[7]~reg0.ACLR
sys_rst => bili_bl_pixel[0]~reg0.ACLR
sys_rst => bili_bl_pixel[1]~reg0.ACLR
sys_rst => bili_bl_pixel[2]~reg0.ACLR
sys_rst => bili_bl_pixel[3]~reg0.ACLR
sys_rst => bili_bl_pixel[4]~reg0.ACLR
sys_rst => bili_bl_pixel[5]~reg0.ACLR
sys_rst => bili_bl_pixel[6]~reg0.ACLR
sys_rst => bili_bl_pixel[7]~reg0.ACLR
sys_rst => bili_tr_pixel[0]~reg0.ACLR
sys_rst => bili_tr_pixel[1]~reg0.ACLR
sys_rst => bili_tr_pixel[2]~reg0.ACLR
sys_rst => bili_tr_pixel[3]~reg0.ACLR
sys_rst => bili_tr_pixel[4]~reg0.ACLR
sys_rst => bili_tr_pixel[5]~reg0.ACLR
sys_rst => bili_tr_pixel[6]~reg0.ACLR
sys_rst => bili_tr_pixel[7]~reg0.ACLR
sys_rst => bili_tl_pixel[0]~reg0.ACLR
sys_rst => bili_tl_pixel[1]~reg0.ACLR
sys_rst => bili_tl_pixel[2]~reg0.ACLR
sys_rst => bili_tl_pixel[3]~reg0.ACLR
sys_rst => bili_tl_pixel[4]~reg0.ACLR
sys_rst => bili_tl_pixel[5]~reg0.ACLR
sys_rst => bili_tl_pixel[6]~reg0.ACLR
sys_rst => bili_tl_pixel[7]~reg0.ACLR
sys_rst => bili_req_trig~reg0.ACLR
sys_rst => read_first.ACLR
sys_rst => r_wr_wbm_tgc_o.ACLR
sys_rst => r_wr_wbm_we_o.ACLR
sys_rst => r_wr_wbm_stb_o.ACLR
sys_rst => r_wr_wbm_cyc_o.ACLR
sys_rst => r_wr_wbm_dat_o[0].ACLR
sys_rst => r_wr_wbm_dat_o[1].ACLR
sys_rst => r_wr_wbm_dat_o[2].ACLR
sys_rst => r_wr_wbm_dat_o[3].ACLR
sys_rst => r_wr_wbm_dat_o[4].ACLR
sys_rst => r_wr_wbm_dat_o[5].ACLR
sys_rst => r_wr_wbm_dat_o[6].ACLR
sys_rst => r_wr_wbm_dat_o[7].ACLR
sys_rst => r_wr_wbm_tga_o[0].ACLR
sys_rst => r_wr_wbm_tga_o[1].ACLR
sys_rst => r_wr_wbm_tga_o[2].ACLR
sys_rst => r_wr_wbm_tga_o[3].ACLR
sys_rst => r_wr_wbm_tga_o[4].ACLR
sys_rst => r_wr_wbm_tga_o[5].ACLR
sys_rst => r_wr_wbm_tga_o[6].ACLR
sys_rst => r_wr_wbm_tga_o[7].ACLR
sys_rst => r_wr_wbm_tga_o[8].ACLR
sys_rst => r_wr_wbm_tga_o[9].ACLR
sys_rst => r_wr_wbm_adr_o[0].ACLR
sys_rst => r_wr_wbm_adr_o[1].ACLR
sys_rst => r_wr_wbm_adr_o[2].ACLR
sys_rst => r_wr_wbm_adr_o[3].ACLR
sys_rst => r_wr_wbm_adr_o[4].ACLR
sys_rst => r_wr_wbm_adr_o[5].ACLR
sys_rst => r_wr_wbm_adr_o[6].ACLR
sys_rst => r_wr_wbm_adr_o[7].ACLR
sys_rst => r_wr_wbm_adr_o[8].ACLR
sys_rst => r_wr_wbm_adr_o[9].ACLR
sys_rst => restart_bank[0].ACLR
sys_rst => restart_bank[1].ACLR
sys_rst => restart_bank[2].ACLR
sys_rst => rd_adr_o_counter[0].ACLR
sys_rst => rd_adr_o_counter[1].ACLR
sys_rst => rd_adr_o_counter[2].ACLR
sys_rst => rd_adr_o_counter[3].ACLR
sys_rst => rd_adr_o_counter[4].ACLR
sys_rst => rd_adr_o_counter[5].ACLR
sys_rst => rd_adr_o_counter[6].ACLR
sys_rst => rd_adr_o_counter[7].ACLR
sys_rst => rd_adr_o_counter[8].ACLR
sys_rst => rd_adr_o_counter[9].ACLR
sys_rst => br_pixel[0].ACLR
sys_rst => br_pixel[1].ACLR
sys_rst => br_pixel[2].ACLR
sys_rst => br_pixel[3].ACLR
sys_rst => br_pixel[4].ACLR
sys_rst => br_pixel[5].ACLR
sys_rst => br_pixel[6].ACLR
sys_rst => br_pixel[7].ACLR
sys_rst => bl_pixel[0].ACLR
sys_rst => bl_pixel[1].ACLR
sys_rst => bl_pixel[2].ACLR
sys_rst => bl_pixel[3].ACLR
sys_rst => bl_pixel[4].ACLR
sys_rst => bl_pixel[5].ACLR
sys_rst => bl_pixel[6].ACLR
sys_rst => bl_pixel[7].ACLR
sys_rst => tr_pixel[0].ACLR
sys_rst => tr_pixel[1].ACLR
sys_rst => tr_pixel[2].ACLR
sys_rst => tr_pixel[3].ACLR
sys_rst => tr_pixel[4].ACLR
sys_rst => tr_pixel[5].ACLR
sys_rst => tr_pixel[6].ACLR
sys_rst => tr_pixel[7].ACLR
sys_rst => tl_pixel[0].ACLR
sys_rst => tl_pixel[1].ACLR
sys_rst => tl_pixel[2].ACLR
sys_rst => tl_pixel[3].ACLR
sys_rst => tl_pixel[4].ACLR
sys_rst => tl_pixel[5].ACLR
sys_rst => tl_pixel[6].ACLR
sys_rst => tl_pixel[7].ACLR
sys_rst => rd_wbm_tgc_o~reg0.ACLR
sys_rst => rd_wbm_stb_o~reg0.ACLR
sys_rst => rd_wbm_cyc_o~reg0.ACLR
sys_rst => rd_wbm_tga_o[0]~reg0.ACLR
sys_rst => rd_wbm_tga_o[1]~reg0.ACLR
sys_rst => rd_wbm_tga_o[2]~reg0.ACLR
sys_rst => rd_wbm_tga_o[3]~reg0.ACLR
sys_rst => rd_wbm_tga_o[4]~reg0.ACLR
sys_rst => rd_wbm_tga_o[5]~reg0.ACLR
sys_rst => rd_wbm_tga_o[6]~reg0.ACLR
sys_rst => rd_wbm_tga_o[7]~reg0.ACLR
sys_rst => rd_wbm_tga_o[8]~reg0.ACLR
sys_rst => rd_wbm_tga_o[9]~reg0.ACLR
sys_rst => finish_read_pxl[0].ACLR
sys_rst => finish_read_pxl[1].ACLR
sys_rst => ram_addr_out_valid.ACLR
sys_rst => wait_for_valid[0].ACLR
sys_rst => wait_for_valid[1].ACLR
sys_rst => wait_for_valid[2].ACLR
sys_rst => ram_adr_o_counter[0].ACLR
sys_rst => ram_adr_o_counter[1].ACLR
sys_rst => ram_adr_o_counter[2].ACLR
sys_rst => ram_adr_o_counter[3].ACLR
sys_rst => ram_adr_o_counter[4].ACLR
sys_rst => ram_adr_o_counter[5].ACLR
sys_rst => ram_adr_o_counter[6].ACLR
sys_rst => ram_adr_o_counter[7].ACLR
sys_rst => ram_adr_o_counter[8].ACLR
sys_rst => ram_adr_o_counter[9].ACLR
sys_rst => wb_address[9].ACLR
sys_rst => wb_address[10].ACLR
sys_rst => wb_address[11].ACLR
sys_rst => wb_address[12].ACLR
sys_rst => wb_address[13].ACLR
sys_rst => wb_address[14].ACLR
sys_rst => wb_address[15].ACLR
sys_rst => wb_address[16].ACLR
sys_rst => wb_address[17].ACLR
sys_rst => wb_address[18].ACLR
sys_rst => wb_address[19].ACLR
sys_rst => wb_address[20].ACLR
sys_rst => wb_address[21].ACLR
sys_rst => wb_address[22].ACLR
sys_rst => w_wr_wbm_tgc_o.ACLR
sys_rst => w_wr_wbm_we_o.ACLR
sys_rst => w_wr_wbm_stb_o.ACLR
sys_rst => w_wr_wbm_cyc_o.ACLR
sys_rst => w_wr_wbm_dat_o[0].ACLR
sys_rst => w_wr_wbm_dat_o[1].ACLR
sys_rst => w_wr_wbm_dat_o[2].ACLR
sys_rst => w_wr_wbm_dat_o[3].ACLR
sys_rst => w_wr_wbm_dat_o[4].ACLR
sys_rst => w_wr_wbm_dat_o[5].ACLR
sys_rst => w_wr_wbm_dat_o[6].ACLR
sys_rst => w_wr_wbm_dat_o[7].ACLR
sys_rst => w_wr_wbm_tga_o[0].ACLR
sys_rst => w_wr_wbm_tga_o[1].ACLR
sys_rst => w_wr_wbm_tga_o[2].ACLR
sys_rst => w_wr_wbm_tga_o[3].ACLR
sys_rst => w_wr_wbm_tga_o[4].ACLR
sys_rst => w_wr_wbm_tga_o[5].ACLR
sys_rst => w_wr_wbm_tga_o[6].ACLR
sys_rst => w_wr_wbm_tga_o[7].ACLR
sys_rst => w_wr_wbm_tga_o[8].ACLR
sys_rst => w_wr_wbm_tga_o[9].ACLR
sys_rst => w_wr_wbm_adr_o[0].ACLR
sys_rst => w_wr_wbm_adr_o[1].ACLR
sys_rst => w_wr_wbm_adr_o[2].ACLR
sys_rst => w_wr_wbm_adr_o[3].ACLR
sys_rst => w_wr_wbm_adr_o[4].ACLR
sys_rst => w_wr_wbm_adr_o[5].ACLR
sys_rst => w_wr_wbm_adr_o[6].ACLR
sys_rst => w_wr_wbm_adr_o[7].ACLR
sys_rst => w_wr_wbm_adr_o[8].ACLR
sys_rst => w_wr_wbm_adr_o[9].ACLR
sys_rst => finish_write_proc.ACLR
sys_rst => wr_wbm_adr_o_counter[0].ACLR
sys_rst => wr_wbm_adr_o_counter[1].ACLR
sys_rst => wr_wbm_adr_o_counter[2].ACLR
sys_rst => wr_wbm_adr_o_counter[3].ACLR
sys_rst => wr_wbm_adr_o_counter[4].ACLR
sys_rst => wr_wbm_adr_o_counter[5].ACLR
sys_rst => wr_wbm_adr_o_counter[6].ACLR
sys_rst => wr_wbm_adr_o_counter[7].ACLR
sys_rst => wr_wbm_adr_o_counter[8].ACLR
sys_rst => wr_wbm_adr_o_counter[9].ACLR
sys_rst => col_index_signed[0].ACLR
sys_rst => col_index_signed[1].ACLR
sys_rst => col_index_signed[2].ACLR
sys_rst => col_index_signed[3].ACLR
sys_rst => col_index_signed[4].ACLR
sys_rst => col_index_signed[5].ACLR
sys_rst => col_index_signed[6].ACLR
sys_rst => col_index_signed[7].ACLR
sys_rst => col_index_signed[8].ACLR
sys_rst => col_index_signed[9].ACLR
sys_rst => col_index_signed[10].ACLR
sys_rst => row_index_signed[0].ACLR
sys_rst => row_index_signed[1].ACLR
sys_rst => row_index_signed[2].ACLR
sys_rst => row_index_signed[3].ACLR
sys_rst => row_index_signed[4].ACLR
sys_rst => row_index_signed[5].ACLR
sys_rst => row_index_signed[6].ACLR
sys_rst => row_index_signed[7].ACLR
sys_rst => row_index_signed[8].ACLR
sys_rst => row_index_signed[9].ACLR
sys_rst => row_index_signed[10].ACLR
sys_rst => final_pixel.ACLR
sys_rst => RAM_is_full.ACLR
sys_rst => ram_addr_in_counter[0].ACLR
sys_rst => ram_addr_in_counter[1].ACLR
sys_rst => ram_addr_in_counter[2].ACLR
sys_rst => ram_addr_in_counter[3].ACLR
sys_rst => ram_addr_in_counter[4].ACLR
sys_rst => ram_addr_in_counter[5].ACLR
sys_rst => ram_addr_in_counter[6].ACLR
sys_rst => ram_addr_in_counter[7].ACLR
sys_rst => ram_addr_in_counter[8].ACLR
sys_rst => ram_addr_in_counter[9].ACLR
sys_rst => read_SDRAM_state~20.DATAIN
sys_rst => write_SDRAM_state~9.DATAIN
sys_rst => cur_st~11.DATAIN
req_trig => manipulation_complete.OUTPUTSELECT
req_trig => Selector1.IN5
req_trig => Selector0.IN2
image_tx_en <= manipulation_complete.DB_MAX_OUTPUT_PORT_TYPE
addr_row_idx_in[0] <= addr_row_idx_in[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_row_idx_in[1] <= addr_row_idx_in[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_row_idx_in[2] <= addr_row_idx_in[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_row_idx_in[3] <= addr_row_idx_in[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_row_idx_in[4] <= addr_row_idx_in[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_row_idx_in[5] <= addr_row_idx_in[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_row_idx_in[6] <= addr_row_idx_in[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_row_idx_in[7] <= addr_row_idx_in[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_row_idx_in[8] <= addr_row_idx_in[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_row_idx_in[9] <= addr_row_idx_in[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_row_idx_in[10] <= addr_row_idx_in[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_col_idx_in[0] <= addr_col_idx_in[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_col_idx_in[1] <= addr_col_idx_in[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_col_idx_in[2] <= addr_col_idx_in[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_col_idx_in[3] <= addr_col_idx_in[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_col_idx_in[4] <= addr_col_idx_in[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_col_idx_in[5] <= addr_col_idx_in[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_col_idx_in[6] <= addr_col_idx_in[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_col_idx_in[7] <= addr_col_idx_in[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_col_idx_in[8] <= addr_col_idx_in[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_col_idx_in[9] <= addr_col_idx_in[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_col_idx_in[10] <= addr_col_idx_in[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_tl_out[0] => bili_tl_pixel.OUTPUTSELECT
addr_tl_out[0] => bili_tl_pixel.OUTPUTSELECT
addr_tl_out[0] => bili_tl_pixel.OUTPUTSELECT
addr_tl_out[0] => bili_tl_pixel.OUTPUTSELECT
addr_tl_out[0] => bili_tl_pixel.OUTPUTSELECT
addr_tl_out[0] => bili_tl_pixel.OUTPUTSELECT
addr_tl_out[0] => bili_tl_pixel.OUTPUTSELECT
addr_tl_out[0] => bili_tl_pixel.OUTPUTSELECT
addr_tl_out[1] => Equal8.IN15
addr_tl_out[1] => addr_calc_tl.DATAA
addr_tl_out[2] => Equal8.IN14
addr_tl_out[2] => addr_calc_tl[1].DATAIN
addr_tl_out[3] => Equal8.IN13
addr_tl_out[3] => addr_calc_tl[2].DATAIN
addr_tl_out[4] => Equal8.IN12
addr_tl_out[4] => addr_calc_tl[3].DATAIN
addr_tl_out[5] => Equal8.IN11
addr_tl_out[5] => addr_calc_tl[4].DATAIN
addr_tl_out[6] => Equal8.IN10
addr_tl_out[6] => addr_calc_tl[5].DATAIN
addr_tl_out[7] => Equal8.IN9
addr_tl_out[7] => addr_calc_tl[6].DATAIN
addr_tl_out[8] => Equal8.IN8
addr_tl_out[8] => addr_calc_tl[7].DATAIN
addr_tl_out[9] => addr_calc_tl[8].DATAIN
addr_tl_out[10] => addr_calc_tl[9].DATAIN
addr_tl_out[11] => addr_calc_tl[10].DATAIN
addr_tl_out[12] => addr_calc_tl[11].DATAIN
addr_tl_out[13] => addr_calc_tl[12].DATAIN
addr_tl_out[14] => addr_calc_tl[13].DATAIN
addr_tl_out[15] => addr_calc_tl[14].DATAIN
addr_tl_out[16] => addr_calc_tl[15].DATAIN
addr_tl_out[17] => ~NO_FANOUT~
addr_tl_out[18] => ~NO_FANOUT~
addr_tl_out[19] => ~NO_FANOUT~
addr_tl_out[20] => ~NO_FANOUT~
addr_tl_out[21] => ~NO_FANOUT~
addr_tl_out[22] => ~NO_FANOUT~
addr_bl_out[0] => bili_bl_pixel.OUTPUTSELECT
addr_bl_out[0] => bili_bl_pixel.OUTPUTSELECT
addr_bl_out[0] => bili_bl_pixel.OUTPUTSELECT
addr_bl_out[0] => bili_bl_pixel.OUTPUTSELECT
addr_bl_out[0] => bili_bl_pixel.OUTPUTSELECT
addr_bl_out[0] => bili_bl_pixel.OUTPUTSELECT
addr_bl_out[0] => bili_bl_pixel.OUTPUTSELECT
addr_bl_out[0] => bili_bl_pixel.OUTPUTSELECT
addr_bl_out[1] => Equal9.IN15
addr_bl_out[1] => addr_calc_bl.DATAA
addr_bl_out[2] => Equal9.IN14
addr_bl_out[2] => addr_calc_bl[1].DATAIN
addr_bl_out[3] => Equal9.IN13
addr_bl_out[3] => addr_calc_bl[2].DATAIN
addr_bl_out[4] => Equal9.IN12
addr_bl_out[4] => addr_calc_bl[3].DATAIN
addr_bl_out[5] => Equal9.IN11
addr_bl_out[5] => addr_calc_bl[4].DATAIN
addr_bl_out[6] => Equal9.IN10
addr_bl_out[6] => addr_calc_bl[5].DATAIN
addr_bl_out[7] => Equal9.IN9
addr_bl_out[7] => addr_calc_bl[6].DATAIN
addr_bl_out[8] => Equal9.IN8
addr_bl_out[8] => addr_calc_bl[7].DATAIN
addr_bl_out[9] => addr_calc_bl[8].DATAIN
addr_bl_out[10] => addr_calc_bl[9].DATAIN
addr_bl_out[11] => addr_calc_bl[10].DATAIN
addr_bl_out[12] => addr_calc_bl[11].DATAIN
addr_bl_out[13] => addr_calc_bl[12].DATAIN
addr_bl_out[14] => addr_calc_bl[13].DATAIN
addr_bl_out[15] => addr_calc_bl[14].DATAIN
addr_bl_out[16] => addr_calc_bl[15].DATAIN
addr_bl_out[17] => ~NO_FANOUT~
addr_bl_out[18] => ~NO_FANOUT~
addr_bl_out[19] => ~NO_FANOUT~
addr_bl_out[20] => ~NO_FANOUT~
addr_bl_out[21] => ~NO_FANOUT~
addr_bl_out[22] => ~NO_FANOUT~
addr_delta_row_out[0] => addr_calc_d_row[0].DATAIN
addr_delta_row_out[1] => addr_calc_d_row[1].DATAIN
addr_delta_row_out[2] => addr_calc_d_row[2].DATAIN
addr_delta_row_out[3] => addr_calc_d_row[3].DATAIN
addr_delta_row_out[4] => addr_calc_d_row[4].DATAIN
addr_delta_row_out[5] => addr_calc_d_row[5].DATAIN
addr_delta_row_out[6] => addr_calc_d_row[6].DATAIN
addr_delta_col_out[0] => addr_calc_d_col[0].DATAIN
addr_delta_col_out[1] => addr_calc_d_col[1].DATAIN
addr_delta_col_out[2] => addr_calc_d_col[2].DATAIN
addr_delta_col_out[3] => addr_calc_d_col[3].DATAIN
addr_delta_col_out[4] => addr_calc_d_col[4].DATAIN
addr_delta_col_out[5] => addr_calc_d_col[5].DATAIN
addr_delta_col_out[6] => addr_calc_d_col[6].DATAIN
addr_out_of_range => addr_calc_oor.DATAIN
addr_data_valid_out => addr_calc_valid.DATAIN
addr_unit_finish => ~NO_FANOUT~
addr_trigger_unit <= addr_trigger_unit~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_enable <= addr_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
bili_req_trig <= bili_req_trig~reg0.DB_MAX_OUTPUT_PORT_TYPE
bili_tl_pixel[0] <= bili_tl_pixel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bili_tl_pixel[1] <= bili_tl_pixel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bili_tl_pixel[2] <= bili_tl_pixel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bili_tl_pixel[3] <= bili_tl_pixel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bili_tl_pixel[4] <= bili_tl_pixel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bili_tl_pixel[5] <= bili_tl_pixel[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bili_tl_pixel[6] <= bili_tl_pixel[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bili_tl_pixel[7] <= bili_tl_pixel[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bili_tr_pixel[0] <= bili_tr_pixel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bili_tr_pixel[1] <= bili_tr_pixel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bili_tr_pixel[2] <= bili_tr_pixel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bili_tr_pixel[3] <= bili_tr_pixel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bili_tr_pixel[4] <= bili_tr_pixel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bili_tr_pixel[5] <= bili_tr_pixel[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bili_tr_pixel[6] <= bili_tr_pixel[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bili_tr_pixel[7] <= bili_tr_pixel[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bili_bl_pixel[0] <= bili_bl_pixel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bili_bl_pixel[1] <= bili_bl_pixel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bili_bl_pixel[2] <= bili_bl_pixel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bili_bl_pixel[3] <= bili_bl_pixel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bili_bl_pixel[4] <= bili_bl_pixel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bili_bl_pixel[5] <= bili_bl_pixel[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bili_bl_pixel[6] <= bili_bl_pixel[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bili_bl_pixel[7] <= bili_bl_pixel[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bili_br_pixel[0] <= bili_br_pixel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bili_br_pixel[1] <= bili_br_pixel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bili_br_pixel[2] <= bili_br_pixel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bili_br_pixel[3] <= bili_br_pixel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bili_br_pixel[4] <= bili_br_pixel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bili_br_pixel[5] <= bili_br_pixel[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bili_br_pixel[6] <= bili_br_pixel[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bili_br_pixel[7] <= bili_br_pixel[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bili_delta_row[0] <= bili_delta_row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bili_delta_row[1] <= bili_delta_row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bili_delta_row[2] <= bili_delta_row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bili_delta_row[3] <= bili_delta_row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bili_delta_row[4] <= bili_delta_row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bili_delta_row[5] <= bili_delta_row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bili_delta_row[6] <= bili_delta_row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bili_delta_col[0] <= bili_delta_col[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bili_delta_col[1] <= bili_delta_col[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bili_delta_col[2] <= bili_delta_col[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bili_delta_col[3] <= bili_delta_col[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bili_delta_col[4] <= bili_delta_col[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bili_delta_col[5] <= bili_delta_col[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bili_delta_col[6] <= bili_delta_col[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bili_pixel_valid => cur_st.OUTPUTSELECT
bili_pixel_valid => cur_st.OUTPUTSELECT
bili_pixel_valid => cur_st.OUTPUTSELECT
bili_pixel_valid => cur_st.OUTPUTSELECT
bili_pixel_valid => cur_st.OUTPUTSELECT
bili_pixel_valid => cur_st.OUTPUTSELECT
bili_pixel_valid => cur_st.OUTPUTSELECT
bili_pixel_valid => cur_st.OUTPUTSELECT
bili_pixel_valid => cur_st.OUTPUTSELECT
bili_pixel_valid => cur_st.OUTPUTSELECT
bili_pixel_valid => cur_st.OUTPUTSELECT
bili_pixel_valid => cur_st.OUTPUTSELECT
bili_pixel_valid => cur_st.OUTPUTSELECT
bili_pixel_valid => cur_st.OUTPUTSELECT
bili_pixel_valid => cur_st.OUTPUTSELECT
bili_pixel_valid => cur_st.OUTPUTSELECT
bili_pixel_res[0] => pixel_res[0].DATAIN
bili_pixel_res[1] => pixel_res[1].DATAIN
bili_pixel_res[2] => pixel_res[2].DATAIN
bili_pixel_res[3] => pixel_res[3].DATAIN
bili_pixel_res[4] => pixel_res[4].DATAIN
bili_pixel_res[5] => pixel_res[5].DATAIN
bili_pixel_res[6] => pixel_res[6].DATAIN
bili_pixel_res[7] => pixel_res[7].DATAIN
wr_wbm_adr_o[0] <= wr_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wr_wbm_adr_o[1] <= wr_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wr_wbm_adr_o[2] <= wr_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wr_wbm_adr_o[3] <= wr_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wr_wbm_adr_o[4] <= wr_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wr_wbm_adr_o[5] <= wr_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wr_wbm_adr_o[6] <= wr_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wr_wbm_adr_o[7] <= wr_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wr_wbm_adr_o[8] <= wr_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wr_wbm_adr_o[9] <= wr_wbm_adr_o.DB_MAX_OUTPUT_PORT_TYPE
wr_wbm_tga_o[0] <= wr_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
wr_wbm_tga_o[1] <= wr_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
wr_wbm_tga_o[2] <= wr_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
wr_wbm_tga_o[3] <= wr_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
wr_wbm_tga_o[4] <= wr_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
wr_wbm_tga_o[5] <= wr_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
wr_wbm_tga_o[6] <= wr_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
wr_wbm_tga_o[7] <= wr_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
wr_wbm_tga_o[8] <= wr_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
wr_wbm_tga_o[9] <= wr_wbm_tga_o.DB_MAX_OUTPUT_PORT_TYPE
wr_wbm_dat_o[0] <= wr_wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wr_wbm_dat_o[1] <= wr_wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wr_wbm_dat_o[2] <= wr_wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wr_wbm_dat_o[3] <= wr_wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wr_wbm_dat_o[4] <= wr_wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wr_wbm_dat_o[5] <= wr_wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wr_wbm_dat_o[6] <= wr_wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wr_wbm_dat_o[7] <= wr_wbm_dat_o.DB_MAX_OUTPUT_PORT_TYPE
wr_wbm_cyc_o <= wr_wbm_cyc_o.DB_MAX_OUTPUT_PORT_TYPE
wr_wbm_stb_o <= wr_wbm_stb_o.DB_MAX_OUTPUT_PORT_TYPE
wr_wbm_we_o <= wr_wbm_we_o.DB_MAX_OUTPUT_PORT_TYPE
wr_wbm_tgc_o <= wr_wbm_tgc_o.DB_MAX_OUTPUT_PORT_TYPE
wr_wbm_dat_i[0] => ~NO_FANOUT~
wr_wbm_dat_i[1] => ~NO_FANOUT~
wr_wbm_dat_i[2] => ~NO_FANOUT~
wr_wbm_dat_i[3] => ~NO_FANOUT~
wr_wbm_dat_i[4] => ~NO_FANOUT~
wr_wbm_dat_i[5] => ~NO_FANOUT~
wr_wbm_dat_i[6] => ~NO_FANOUT~
wr_wbm_dat_i[7] => ~NO_FANOUT~
wr_wbm_stall_i => write_back_proc.IN0
wr_wbm_stall_i => wb_address.OUTPUTSELECT
wr_wbm_stall_i => wb_address.OUTPUTSELECT
wr_wbm_stall_i => wb_address.OUTPUTSELECT
wr_wbm_stall_i => wb_address.OUTPUTSELECT
wr_wbm_stall_i => wb_address.OUTPUTSELECT
wr_wbm_stall_i => wb_address.OUTPUTSELECT
wr_wbm_stall_i => wb_address.OUTPUTSELECT
wr_wbm_stall_i => wb_address.OUTPUTSELECT
wr_wbm_stall_i => wb_address.OUTPUTSELECT
wr_wbm_stall_i => wb_address.OUTPUTSELECT
wr_wbm_stall_i => wb_address.OUTPUTSELECT
wr_wbm_stall_i => wb_address.OUTPUTSELECT
wr_wbm_stall_i => wb_address.OUTPUTSELECT
wr_wbm_stall_i => wb_address.OUTPUTSELECT
wr_wbm_stall_i => write_SDRAM_state.OUTPUTSELECT
wr_wbm_stall_i => write_SDRAM_state.OUTPUTSELECT
wr_wbm_stall_i => write_SDRAM_state.OUTPUTSELECT
wr_wbm_stall_i => write_SDRAM_state.OUTPUTSELECT
wr_wbm_stall_i => write_SDRAM_state.OUTPUTSELECT
wr_wbm_stall_i => write_SDRAM_state.OUTPUTSELECT
wr_wbm_stall_i => write_SDRAM_state.OUTPUTSELECT
wr_wbm_stall_i => write_SDRAM_state.OUTPUTSELECT
wr_wbm_stall_i => write_back_proc.IN0
wr_wbm_stall_i => write_back_proc.IN0
wr_wbm_ack_i => write_back_proc.IN1
wr_wbm_ack_i => write_back_proc.IN1
wr_wbm_ack_i => write_back_proc.IN1
wr_wbm_err_i => ~NO_FANOUT~
rd_wbm_adr_o[0] <= rd_adr_o_counter[0].DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_adr_o[1] <= rd_adr_o_counter[1].DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_adr_o[2] <= rd_adr_o_counter[2].DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_adr_o[3] <= rd_adr_o_counter[3].DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_adr_o[4] <= rd_adr_o_counter[4].DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_adr_o[5] <= rd_adr_o_counter[5].DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_adr_o[6] <= rd_adr_o_counter[6].DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_adr_o[7] <= rd_adr_o_counter[7].DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_adr_o[8] <= rd_adr_o_counter[8].DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_adr_o[9] <= rd_adr_o_counter[9].DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_tga_o[0] <= rd_wbm_tga_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_tga_o[1] <= rd_wbm_tga_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_tga_o[2] <= rd_wbm_tga_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_tga_o[3] <= rd_wbm_tga_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_tga_o[4] <= rd_wbm_tga_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_tga_o[5] <= rd_wbm_tga_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_tga_o[6] <= rd_wbm_tga_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_tga_o[7] <= rd_wbm_tga_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_tga_o[8] <= rd_wbm_tga_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_tga_o[9] <= rd_wbm_tga_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_cyc_o <= rd_wbm_cyc_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_tgc_o <= rd_wbm_tgc_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_stb_o <= rd_wbm_stb_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_wbm_dat_i[0] => tl_pixel.DATAB
rd_wbm_dat_i[0] => tr_pixel.DATAB
rd_wbm_dat_i[0] => bl_pixel.DATAB
rd_wbm_dat_i[0] => br_pixel.DATAB
rd_wbm_dat_i[1] => tl_pixel.DATAB
rd_wbm_dat_i[1] => tr_pixel.DATAB
rd_wbm_dat_i[1] => bl_pixel.DATAB
rd_wbm_dat_i[1] => br_pixel.DATAB
rd_wbm_dat_i[2] => tl_pixel.DATAB
rd_wbm_dat_i[2] => tr_pixel.DATAB
rd_wbm_dat_i[2] => bl_pixel.DATAB
rd_wbm_dat_i[2] => br_pixel.DATAB
rd_wbm_dat_i[3] => tl_pixel.DATAB
rd_wbm_dat_i[3] => tr_pixel.DATAB
rd_wbm_dat_i[3] => bl_pixel.DATAB
rd_wbm_dat_i[3] => br_pixel.DATAB
rd_wbm_dat_i[4] => tl_pixel.DATAB
rd_wbm_dat_i[4] => tr_pixel.DATAB
rd_wbm_dat_i[4] => bl_pixel.DATAB
rd_wbm_dat_i[4] => br_pixel.DATAB
rd_wbm_dat_i[5] => tl_pixel.DATAB
rd_wbm_dat_i[5] => tr_pixel.DATAB
rd_wbm_dat_i[5] => bl_pixel.DATAB
rd_wbm_dat_i[5] => br_pixel.DATAB
rd_wbm_dat_i[6] => tl_pixel.DATAB
rd_wbm_dat_i[6] => tr_pixel.DATAB
rd_wbm_dat_i[6] => bl_pixel.DATAB
rd_wbm_dat_i[6] => br_pixel.DATAB
rd_wbm_dat_i[7] => tl_pixel.DATAB
rd_wbm_dat_i[7] => tr_pixel.DATAB
rd_wbm_dat_i[7] => bl_pixel.DATAB
rd_wbm_dat_i[7] => br_pixel.DATAB
rd_wbm_stall_i => read_from_SDRAM.IN0
rd_wbm_ack_i => rd_adr_o_counter.OUTPUTSELECT
rd_wbm_ack_i => rd_adr_o_counter.OUTPUTSELECT
rd_wbm_ack_i => rd_adr_o_counter.OUTPUTSELECT
rd_wbm_ack_i => rd_adr_o_counter.OUTPUTSELECT
rd_wbm_ack_i => rd_adr_o_counter.OUTPUTSELECT
rd_wbm_ack_i => rd_adr_o_counter.OUTPUTSELECT
rd_wbm_ack_i => rd_adr_o_counter.OUTPUTSELECT
rd_wbm_ack_i => rd_adr_o_counter.OUTPUTSELECT
rd_wbm_ack_i => rd_adr_o_counter.OUTPUTSELECT
rd_wbm_ack_i => rd_adr_o_counter.OUTPUTSELECT
rd_wbm_ack_i => tl_pixel.OUTPUTSELECT
rd_wbm_ack_i => tl_pixel.OUTPUTSELECT
rd_wbm_ack_i => tl_pixel.OUTPUTSELECT
rd_wbm_ack_i => tl_pixel.OUTPUTSELECT
rd_wbm_ack_i => tl_pixel.OUTPUTSELECT
rd_wbm_ack_i => tl_pixel.OUTPUTSELECT
rd_wbm_ack_i => tl_pixel.OUTPUTSELECT
rd_wbm_ack_i => tl_pixel.OUTPUTSELECT
rd_wbm_ack_i => read_first.OUTPUTSELECT
rd_wbm_ack_i => read_SDRAM_state.OUTPUTSELECT
rd_wbm_ack_i => read_SDRAM_state.OUTPUTSELECT
rd_wbm_ack_i => read_SDRAM_state.OUTPUTSELECT
rd_wbm_ack_i => read_SDRAM_state.OUTPUTSELECT
rd_wbm_ack_i => read_SDRAM_state.OUTPUTSELECT
rd_wbm_ack_i => read_SDRAM_state.OUTPUTSELECT
rd_wbm_ack_i => read_SDRAM_state.OUTPUTSELECT
rd_wbm_ack_i => read_SDRAM_state.OUTPUTSELECT
rd_wbm_ack_i => read_SDRAM_state.OUTPUTSELECT
rd_wbm_ack_i => read_SDRAM_state.OUTPUTSELECT
rd_wbm_ack_i => read_SDRAM_state.OUTPUTSELECT
rd_wbm_ack_i => read_SDRAM_state.OUTPUTSELECT
rd_wbm_ack_i => read_SDRAM_state.OUTPUTSELECT
rd_wbm_ack_i => read_SDRAM_state.OUTPUTSELECT
rd_wbm_ack_i => read_SDRAM_state.OUTPUTSELECT
rd_wbm_ack_i => read_SDRAM_state.OUTPUTSELECT
rd_wbm_ack_i => read_SDRAM_state.OUTPUTSELECT
rd_wbm_ack_i => tr_pixel.OUTPUTSELECT
rd_wbm_ack_i => tr_pixel.OUTPUTSELECT
rd_wbm_ack_i => tr_pixel.OUTPUTSELECT
rd_wbm_ack_i => tr_pixel.OUTPUTSELECT
rd_wbm_ack_i => tr_pixel.OUTPUTSELECT
rd_wbm_ack_i => tr_pixel.OUTPUTSELECT
rd_wbm_ack_i => tr_pixel.OUTPUTSELECT
rd_wbm_ack_i => tr_pixel.OUTPUTSELECT
rd_wbm_ack_i => finish_read_pxl.OUTPUTSELECT
rd_wbm_ack_i => finish_read_pxl.OUTPUTSELECT
rd_wbm_ack_i => r_wr_wbm_adr_o.OUTPUTSELECT
rd_wbm_ack_i => r_wr_wbm_adr_o.OUTPUTSELECT
rd_wbm_ack_i => r_wr_wbm_adr_o.OUTPUTSELECT
rd_wbm_ack_i => r_wr_wbm_adr_o.OUTPUTSELECT
rd_wbm_ack_i => r_wr_wbm_adr_o.OUTPUTSELECT
rd_wbm_ack_i => r_wr_wbm_adr_o.OUTPUTSELECT
rd_wbm_ack_i => r_wr_wbm_adr_o.OUTPUTSELECT
rd_wbm_ack_i => r_wr_wbm_adr_o.OUTPUTSELECT
rd_wbm_ack_i => r_wr_wbm_adr_o.OUTPUTSELECT
rd_wbm_ack_i => r_wr_wbm_adr_o.OUTPUTSELECT
rd_wbm_ack_i => r_wr_wbm_tga_o.OUTPUTSELECT
rd_wbm_ack_i => r_wr_wbm_tga_o.OUTPUTSELECT
rd_wbm_ack_i => r_wr_wbm_tga_o.OUTPUTSELECT
rd_wbm_ack_i => r_wr_wbm_tga_o.OUTPUTSELECT
rd_wbm_ack_i => r_wr_wbm_tga_o.OUTPUTSELECT
rd_wbm_ack_i => r_wr_wbm_tga_o.OUTPUTSELECT
rd_wbm_ack_i => r_wr_wbm_tga_o.OUTPUTSELECT
rd_wbm_ack_i => r_wr_wbm_tga_o.OUTPUTSELECT
rd_wbm_ack_i => r_wr_wbm_tga_o.OUTPUTSELECT
rd_wbm_ack_i => r_wr_wbm_tga_o.OUTPUTSELECT
rd_wbm_ack_i => r_wr_wbm_dat_o.OUTPUTSELECT
rd_wbm_ack_i => r_wr_wbm_dat_o.OUTPUTSELECT
rd_wbm_ack_i => r_wr_wbm_dat_o.OUTPUTSELECT
rd_wbm_ack_i => r_wr_wbm_dat_o.OUTPUTSELECT
rd_wbm_ack_i => r_wr_wbm_dat_o.OUTPUTSELECT
rd_wbm_ack_i => r_wr_wbm_dat_o.OUTPUTSELECT
rd_wbm_ack_i => r_wr_wbm_dat_o.OUTPUTSELECT
rd_wbm_ack_i => r_wr_wbm_dat_o.OUTPUTSELECT
rd_wbm_ack_i => r_wr_wbm_cyc_o.OUTPUTSELECT
rd_wbm_ack_i => r_wr_wbm_stb_o.OUTPUTSELECT
rd_wbm_ack_i => r_wr_wbm_we_o.OUTPUTSELECT
rd_wbm_ack_i => r_wr_wbm_tgc_o.OUTPUTSELECT
rd_wbm_ack_i => rd_wbm_tgc_o.OUTPUTSELECT
rd_wbm_ack_i => restart_bank.OUTPUTSELECT
rd_wbm_ack_i => restart_bank.OUTPUTSELECT
rd_wbm_ack_i => restart_bank.OUTPUTSELECT
rd_wbm_ack_i => rd_adr_o_counter.OUTPUTSELECT
rd_wbm_ack_i => rd_adr_o_counter.OUTPUTSELECT
rd_wbm_ack_i => rd_adr_o_counter.OUTPUTSELECT
rd_wbm_ack_i => rd_adr_o_counter.OUTPUTSELECT
rd_wbm_ack_i => rd_adr_o_counter.OUTPUTSELECT
rd_wbm_ack_i => rd_adr_o_counter.OUTPUTSELECT
rd_wbm_ack_i => rd_adr_o_counter.OUTPUTSELECT
rd_wbm_ack_i => rd_adr_o_counter.OUTPUTSELECT
rd_wbm_ack_i => rd_adr_o_counter.OUTPUTSELECT
rd_wbm_ack_i => rd_adr_o_counter.OUTPUTSELECT
rd_wbm_ack_i => finish_read_pxl.OUTPUTSELECT
rd_wbm_ack_i => finish_read_pxl.OUTPUTSELECT
rd_wbm_ack_i => read_SDRAM_state.OUTPUTSELECT
rd_wbm_ack_i => read_SDRAM_state.OUTPUTSELECT
rd_wbm_ack_i => read_SDRAM_state.OUTPUTSELECT
rd_wbm_ack_i => read_SDRAM_state.OUTPUTSELECT
rd_wbm_ack_i => bl_pixel.OUTPUTSELECT
rd_wbm_ack_i => bl_pixel.OUTPUTSELECT
rd_wbm_ack_i => bl_pixel.OUTPUTSELECT
rd_wbm_ack_i => bl_pixel.OUTPUTSELECT
rd_wbm_ack_i => bl_pixel.OUTPUTSELECT
rd_wbm_ack_i => bl_pixel.OUTPUTSELECT
rd_wbm_ack_i => bl_pixel.OUTPUTSELECT
rd_wbm_ack_i => bl_pixel.OUTPUTSELECT
rd_wbm_ack_i => br_pixel.OUTPUTSELECT
rd_wbm_ack_i => br_pixel.OUTPUTSELECT
rd_wbm_ack_i => br_pixel.OUTPUTSELECT
rd_wbm_ack_i => br_pixel.OUTPUTSELECT
rd_wbm_ack_i => br_pixel.OUTPUTSELECT
rd_wbm_ack_i => br_pixel.OUTPUTSELECT
rd_wbm_ack_i => br_pixel.OUTPUTSELECT
rd_wbm_ack_i => br_pixel.OUTPUTSELECT
rd_wbm_ack_i => read_from_SDRAM.IN1
rd_wbm_err_i => ~NO_FANOUT~


|img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst
clk => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.clk
rst => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.rst
addr_in[0] => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.addr_in[0]
addr_in[1] => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.addr_in[1]
addr_in[2] => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.addr_in[2]
addr_in[3] => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.addr_in[3]
addr_in[4] => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.addr_in[4]
addr_in[5] => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.addr_in[5]
addr_in[6] => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.addr_in[6]
addr_in[7] => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.addr_in[7]
addr_in[8] => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.addr_in[8]
addr_in[9] => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.addr_in[9]
addr_out[0] => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.addr_out[0]
addr_out[1] => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.addr_out[1]
addr_out[2] => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.addr_out[2]
addr_out[3] => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.addr_out[3]
addr_out[4] => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.addr_out[4]
addr_out[5] => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.addr_out[5]
addr_out[6] => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.addr_out[6]
addr_out[7] => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.addr_out[7]
addr_out[8] => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.addr_out[8]
addr_out[9] => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.addr_out[9]
aout_valid => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.aout_valid
data_in[0] => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.data_in[0]
data_in[1] => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.data_in[1]
data_in[2] => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.data_in[2]
data_in[3] => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.data_in[3]
data_in[4] => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.data_in[4]
data_in[5] => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.data_in[5]
data_in[6] => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.data_in[6]
data_in[7] => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.data_in[7]
din_valid => ram_simple:power_sign_dec:ram_gen:0:RAM_inst.din_valid
data_out[0] <= ram_simple:power_sign_dec:ram_gen:0:RAM_inst.data_out[0]
data_out[1] <= ram_simple:power_sign_dec:ram_gen:0:RAM_inst.data_out[1]
data_out[2] <= ram_simple:power_sign_dec:ram_gen:0:RAM_inst.data_out[2]
data_out[3] <= ram_simple:power_sign_dec:ram_gen:0:RAM_inst.data_out[3]
data_out[4] <= ram_simple:power_sign_dec:ram_gen:0:RAM_inst.data_out[4]
data_out[5] <= ram_simple:power_sign_dec:ram_gen:0:RAM_inst.data_out[5]
data_out[6] <= ram_simple:power_sign_dec:ram_gen:0:RAM_inst.data_out[6]
data_out[7] <= ram_simple:power_sign_dec:ram_gen:0:RAM_inst.data_out[7]
dout_valid <= ram_simple:power_sign_dec:ram_gen:0:RAM_inst.dout_valid


|img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst
clk => ram_data~18.CLK
clk => ram_data~0.CLK
clk => ram_data~1.CLK
clk => ram_data~2.CLK
clk => ram_data~3.CLK
clk => ram_data~4.CLK
clk => ram_data~5.CLK
clk => ram_data~6.CLK
clk => ram_data~7.CLK
clk => ram_data~8.CLK
clk => ram_data~9.CLK
clk => ram_data~10.CLK
clk => ram_data~11.CLK
clk => ram_data~12.CLK
clk => ram_data~13.CLK
clk => ram_data~14.CLK
clk => ram_data~15.CLK
clk => ram_data~16.CLK
clk => ram_data~17.CLK
clk => dout_valid~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => ram_data.CLK0
rst => dout_valid~reg0.ACLR
addr_in[0] => ram_data~9.DATAIN
addr_in[0] => ram_data.WADDR
addr_in[1] => ram_data~8.DATAIN
addr_in[1] => ram_data.WADDR1
addr_in[2] => ram_data~7.DATAIN
addr_in[2] => ram_data.WADDR2
addr_in[3] => ram_data~6.DATAIN
addr_in[3] => ram_data.WADDR3
addr_in[4] => ram_data~5.DATAIN
addr_in[4] => ram_data.WADDR4
addr_in[5] => ram_data~4.DATAIN
addr_in[5] => ram_data.WADDR5
addr_in[6] => ram_data~3.DATAIN
addr_in[6] => ram_data.WADDR6
addr_in[7] => ram_data~2.DATAIN
addr_in[7] => ram_data.WADDR7
addr_in[8] => ram_data~1.DATAIN
addr_in[8] => ram_data.WADDR8
addr_in[9] => ram_data~0.DATAIN
addr_in[9] => ram_data.WADDR9
addr_out[0] => ram_data.RADDR
addr_out[1] => ram_data.RADDR1
addr_out[2] => ram_data.RADDR2
addr_out[3] => ram_data.RADDR3
addr_out[4] => ram_data.RADDR4
addr_out[5] => ram_data.RADDR5
addr_out[6] => ram_data.RADDR6
addr_out[7] => ram_data.RADDR7
addr_out[8] => ram_data.RADDR8
addr_out[9] => ram_data.RADDR9
aout_valid => dout_valid~reg0.DATAIN
aout_valid => data_out[0]~reg0.ENA
aout_valid => data_out[1]~reg0.ENA
aout_valid => data_out[2]~reg0.ENA
aout_valid => data_out[3]~reg0.ENA
aout_valid => data_out[4]~reg0.ENA
aout_valid => data_out[5]~reg0.ENA
aout_valid => data_out[6]~reg0.ENA
aout_valid => data_out[7]~reg0.ENA
data_in[0] => ram_data~17.DATAIN
data_in[0] => ram_data.DATAIN
data_in[1] => ram_data~16.DATAIN
data_in[1] => ram_data.DATAIN1
data_in[2] => ram_data~15.DATAIN
data_in[2] => ram_data.DATAIN2
data_in[3] => ram_data~14.DATAIN
data_in[3] => ram_data.DATAIN3
data_in[4] => ram_data~13.DATAIN
data_in[4] => ram_data.DATAIN4
data_in[5] => ram_data~12.DATAIN
data_in[5] => ram_data.DATAIN5
data_in[6] => ram_data~11.DATAIN
data_in[6] => ram_data.DATAIN6
data_in[7] => ram_data~10.DATAIN
data_in[7] => ram_data.DATAIN7
din_valid => ram_data~18.DATAIN
din_valid => ram_data.WE
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst
zoom_factor[0] => Mult0.IN8
zoom_factor[0] => Mult2.IN8
zoom_factor[0] => Mult4.IN8
zoom_factor[0] => Mult6.IN8
zoom_factor[1] => Mult0.IN7
zoom_factor[1] => Mult2.IN7
zoom_factor[1] => Mult4.IN7
zoom_factor[1] => Mult6.IN7
zoom_factor[2] => Mult0.IN6
zoom_factor[2] => Mult2.IN6
zoom_factor[2] => Mult4.IN6
zoom_factor[2] => Mult6.IN6
zoom_factor[3] => Mult0.IN5
zoom_factor[3] => Mult2.IN5
zoom_factor[3] => Mult4.IN5
zoom_factor[3] => Mult6.IN5
zoom_factor[4] => Mult0.IN4
zoom_factor[4] => Mult2.IN4
zoom_factor[4] => Mult4.IN4
zoom_factor[4] => Mult6.IN4
zoom_factor[5] => Mult0.IN3
zoom_factor[5] => Mult2.IN3
zoom_factor[5] => Mult4.IN3
zoom_factor[5] => Mult6.IN3
zoom_factor[6] => Mult0.IN2
zoom_factor[6] => Mult2.IN2
zoom_factor[6] => Mult4.IN2
zoom_factor[6] => Mult6.IN2
zoom_factor[7] => Mult0.IN1
zoom_factor[7] => Mult2.IN1
zoom_factor[7] => Mult4.IN1
zoom_factor[7] => Mult6.IN1
zoom_factor[8] => Mult0.IN0
zoom_factor[8] => Mult2.IN0
zoom_factor[8] => Mult4.IN0
zoom_factor[8] => Mult6.IN0
sin_teta[0] => Mult3.IN8
sin_teta[0] => Mult7.IN8
sin_teta[1] => Mult3.IN7
sin_teta[1] => Mult7.IN7
sin_teta[2] => Mult3.IN6
sin_teta[2] => Mult7.IN6
sin_teta[3] => Mult3.IN5
sin_teta[3] => Mult7.IN5
sin_teta[4] => Mult3.IN4
sin_teta[4] => Mult7.IN4
sin_teta[5] => Mult3.IN3
sin_teta[5] => Mult7.IN3
sin_teta[6] => Mult3.IN2
sin_teta[6] => Mult7.IN2
sin_teta[7] => Mult3.IN1
sin_teta[7] => Mult7.IN1
sin_teta[8] => Mult3.IN0
sin_teta[8] => Mult7.IN0
cos_teta[0] => Mult1.IN8
cos_teta[0] => Mult5.IN8
cos_teta[1] => Mult1.IN7
cos_teta[1] => Mult5.IN7
cos_teta[2] => Mult1.IN6
cos_teta[2] => Mult5.IN6
cos_teta[3] => Mult1.IN5
cos_teta[3] => Mult5.IN5
cos_teta[4] => Mult1.IN4
cos_teta[4] => Mult5.IN4
cos_teta[5] => Mult1.IN3
cos_teta[5] => Mult5.IN3
cos_teta[6] => Mult1.IN2
cos_teta[6] => Mult5.IN2
cos_teta[7] => Mult1.IN1
cos_teta[7] => Mult5.IN1
cos_teta[8] => Mult1.IN0
cos_teta[8] => Mult5.IN0
row_idx_in[0] => Add4.IN36
row_idx_in[1] => Add4.IN35
row_idx_in[2] => Add4.IN34
row_idx_in[3] => Add4.IN33
row_idx_in[4] => Add4.IN32
row_idx_in[5] => Add4.IN31
row_idx_in[6] => Add4.IN30
row_idx_in[7] => Add4.IN29
row_idx_in[8] => Add4.IN28
row_idx_in[9] => Add4.IN27
row_idx_in[10] => Add4.IN26
col_idx_in[0] => Add5.IN36
col_idx_in[1] => Add5.IN35
col_idx_in[2] => Add5.IN34
col_idx_in[3] => Add5.IN33
col_idx_in[4] => Add5.IN32
col_idx_in[5] => Add5.IN31
col_idx_in[6] => Add5.IN30
col_idx_in[7] => Add5.IN29
col_idx_in[8] => Add5.IN28
col_idx_in[9] => Add5.IN27
col_idx_in[10] => Add5.IN26
x_crop_start[0] => Add10.IN10
x_crop_start[0] => LessThan3.IN70
x_crop_start[0] => c1[20].DATAIN
x_crop_start[1] => Add10.IN9
x_crop_start[1] => Add0.IN10
x_crop_start[2] => Add10.IN8
x_crop_start[2] => Add0.IN9
x_crop_start[3] => Add10.IN7
x_crop_start[3] => Add0.IN8
x_crop_start[4] => Add10.IN6
x_crop_start[4] => Add0.IN7
x_crop_start[5] => Add10.IN5
x_crop_start[5] => Add0.IN2
x_crop_start[6] => Add10.IN4
x_crop_start[6] => Add0.IN1
x_crop_start[7] => Add10.IN3
x_crop_start[7] => Add0.IN6
x_crop_start[8] => Add10.IN2
x_crop_start[8] => Add0.IN5
x_crop_start[9] => Add10.IN1
x_crop_start[9] => Add0.IN4
x_crop_start[10] => Add0.IN3
y_crop_start[0] => Add11.IN10
y_crop_start[0] => LessThan4.IN70
y_crop_start[0] => z1[20].DATAIN
y_crop_start[1] => Add11.IN9
y_crop_start[1] => Add1.IN10
y_crop_start[2] => Add11.IN8
y_crop_start[2] => Add1.IN9
y_crop_start[3] => Add11.IN7
y_crop_start[3] => Add1.IN8
y_crop_start[4] => Add11.IN6
y_crop_start[4] => Add1.IN7
y_crop_start[5] => Add11.IN5
y_crop_start[5] => Add1.IN6
y_crop_start[6] => Add11.IN4
y_crop_start[6] => Add1.IN5
y_crop_start[7] => Add11.IN3
y_crop_start[7] => Add1.IN1
y_crop_start[8] => Add11.IN2
y_crop_start[8] => Add1.IN4
y_crop_start[9] => Add11.IN1
y_crop_start[9] => Add1.IN3
y_crop_start[10] => Add1.IN2
ram_start_add_in[0] => Add15.IN25
ram_start_add_in[0] => Add19.IN25
ram_start_add_in[0] => Add23.IN25
ram_start_add_in[0] => Add27.IN25
ram_start_add_in[1] => Add15.IN24
ram_start_add_in[1] => Add19.IN24
ram_start_add_in[1] => Add23.IN24
ram_start_add_in[1] => Add27.IN24
ram_start_add_in[2] => Add15.IN23
ram_start_add_in[2] => Add19.IN23
ram_start_add_in[2] => Add23.IN23
ram_start_add_in[2] => Add27.IN23
ram_start_add_in[3] => Add15.IN22
ram_start_add_in[3] => Add19.IN22
ram_start_add_in[3] => Add23.IN22
ram_start_add_in[3] => Add27.IN22
ram_start_add_in[4] => Add15.IN21
ram_start_add_in[4] => Add19.IN21
ram_start_add_in[4] => Add23.IN21
ram_start_add_in[4] => Add27.IN21
ram_start_add_in[5] => Add15.IN20
ram_start_add_in[5] => Add19.IN20
ram_start_add_in[5] => Add23.IN20
ram_start_add_in[5] => Add27.IN20
ram_start_add_in[6] => Add15.IN19
ram_start_add_in[6] => Add19.IN19
ram_start_add_in[6] => Add23.IN19
ram_start_add_in[6] => Add27.IN19
ram_start_add_in[7] => Add15.IN18
ram_start_add_in[7] => Add19.IN18
ram_start_add_in[7] => Add23.IN18
ram_start_add_in[7] => Add27.IN18
ram_start_add_in[8] => Add15.IN17
ram_start_add_in[8] => Add19.IN17
ram_start_add_in[8] => Add23.IN17
ram_start_add_in[8] => Add27.IN17
ram_start_add_in[9] => Add15.IN16
ram_start_add_in[9] => Add19.IN16
ram_start_add_in[9] => Add23.IN16
ram_start_add_in[9] => Add27.IN16
ram_start_add_in[10] => Add15.IN15
ram_start_add_in[10] => Add19.IN15
ram_start_add_in[10] => Add23.IN15
ram_start_add_in[10] => Add27.IN15
ram_start_add_in[11] => Add15.IN14
ram_start_add_in[11] => Add19.IN14
ram_start_add_in[11] => Add23.IN14
ram_start_add_in[11] => Add27.IN14
ram_start_add_in[12] => Add15.IN13
ram_start_add_in[12] => Add19.IN13
ram_start_add_in[12] => Add23.IN13
ram_start_add_in[12] => Add27.IN13
ram_start_add_in[13] => Add15.IN12
ram_start_add_in[13] => Add19.IN12
ram_start_add_in[13] => Add23.IN12
ram_start_add_in[13] => Add27.IN12
ram_start_add_in[14] => Add15.IN11
ram_start_add_in[14] => Add19.IN11
ram_start_add_in[14] => Add23.IN11
ram_start_add_in[14] => Add27.IN11
ram_start_add_in[15] => Add15.IN10
ram_start_add_in[15] => Add19.IN10
ram_start_add_in[15] => Add23.IN10
ram_start_add_in[15] => Add27.IN10
ram_start_add_in[16] => Add15.IN9
ram_start_add_in[16] => Add19.IN9
ram_start_add_in[16] => Add23.IN9
ram_start_add_in[16] => Add27.IN9
ram_start_add_in[17] => Add15.IN8
ram_start_add_in[17] => Add19.IN8
ram_start_add_in[17] => Add23.IN8
ram_start_add_in[17] => Add27.IN8
ram_start_add_in[18] => Add15.IN7
ram_start_add_in[18] => Add19.IN7
ram_start_add_in[18] => Add23.IN7
ram_start_add_in[18] => Add27.IN7
ram_start_add_in[19] => Add15.IN6
ram_start_add_in[19] => Add19.IN6
ram_start_add_in[19] => Add23.IN6
ram_start_add_in[19] => Add27.IN6
ram_start_add_in[20] => Add15.IN5
ram_start_add_in[20] => Add19.IN5
ram_start_add_in[20] => Add23.IN5
ram_start_add_in[20] => Add27.IN5
ram_start_add_in[21] => Add15.IN4
ram_start_add_in[21] => Add19.IN4
ram_start_add_in[21] => Add23.IN4
ram_start_add_in[21] => Add27.IN4
ram_start_add_in[22] => Add15.IN3
ram_start_add_in[22] => Add19.IN3
ram_start_add_in[22] => Add23.IN3
ram_start_add_in[22] => Add27.IN3
tl_out[0] <= tl_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl_out[1] <= tl_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl_out[2] <= tl_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl_out[3] <= tl_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl_out[4] <= tl_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl_out[5] <= tl_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl_out[6] <= tl_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl_out[7] <= tl_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl_out[8] <= tl_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl_out[9] <= tl_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl_out[10] <= tl_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl_out[11] <= tl_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl_out[12] <= tl_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl_out[13] <= tl_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl_out[14] <= tl_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl_out[15] <= tl_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl_out[16] <= tl_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl_out[17] <= tl_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl_out[18] <= tl_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl_out[19] <= tl_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl_out[20] <= tl_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl_out[21] <= tl_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tl_out[22] <= tl_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tr_out[0] <= tr_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tr_out[1] <= tr_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tr_out[2] <= tr_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tr_out[3] <= tr_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tr_out[4] <= tr_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tr_out[5] <= tr_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tr_out[6] <= tr_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tr_out[7] <= tr_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tr_out[8] <= tr_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tr_out[9] <= tr_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tr_out[10] <= tr_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tr_out[11] <= tr_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tr_out[12] <= tr_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tr_out[13] <= tr_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tr_out[14] <= tr_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tr_out[15] <= tr_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tr_out[16] <= tr_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tr_out[17] <= tr_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tr_out[18] <= tr_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tr_out[19] <= tr_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tr_out[20] <= tr_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tr_out[21] <= tr_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tr_out[22] <= tr_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bl_out[0] <= bl_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bl_out[1] <= bl_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bl_out[2] <= bl_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bl_out[3] <= bl_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bl_out[4] <= bl_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bl_out[5] <= bl_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bl_out[6] <= bl_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bl_out[7] <= bl_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bl_out[8] <= bl_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bl_out[9] <= bl_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bl_out[10] <= bl_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bl_out[11] <= bl_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bl_out[12] <= bl_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bl_out[13] <= bl_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bl_out[14] <= bl_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bl_out[15] <= bl_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bl_out[16] <= bl_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bl_out[17] <= bl_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bl_out[18] <= bl_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bl_out[19] <= bl_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bl_out[20] <= bl_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bl_out[21] <= bl_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bl_out[22] <= bl_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
br_out[0] <= br_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
br_out[1] <= br_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
br_out[2] <= br_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
br_out[3] <= br_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
br_out[4] <= br_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
br_out[5] <= br_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
br_out[6] <= br_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
br_out[7] <= br_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
br_out[8] <= br_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
br_out[9] <= br_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
br_out[10] <= br_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
br_out[11] <= br_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
br_out[12] <= br_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
br_out[13] <= br_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
br_out[14] <= br_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
br_out[15] <= br_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
br_out[16] <= br_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
br_out[17] <= br_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
br_out[18] <= br_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
br_out[19] <= br_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
br_out[20] <= br_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
br_out[21] <= br_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
br_out[22] <= br_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_row_out[0] <= delta_row_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_row_out[1] <= delta_row_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_row_out[2] <= delta_row_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_row_out[3] <= delta_row_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_row_out[4] <= delta_row_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_row_out[5] <= delta_row_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_row_out[6] <= delta_row_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_col_out[0] <= delta_col_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_col_out[1] <= delta_col_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_col_out[2] <= delta_col_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_col_out[3] <= delta_col_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_col_out[4] <= delta_col_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_col_out[5] <= delta_col_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
delta_col_out[6] <= delta_col_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_of_range <= out_of_range~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_valid_out <= data_valid_out_sig.DB_MAX_OUTPUT_PORT_TYPE
enable => trig_proc.IN0
enable => valid_proc.IN1
enable => valid_proc.IN0
enable => valid_proc.IN1
enable => valid_proc.IN1
unit_finish <= unit_finish_sig.DB_MAX_OUTPUT_PORT_TYPE
trigger_unit => valid_proc.IN1
trigger_unit => valid_proc.IN1
trigger_unit => trig_proc.IN1
system_clk => br_out_phase_1[0].CLK
system_clk => br_out_phase_1[1].CLK
system_clk => br_out_phase_1[2].CLK
system_clk => br_out_phase_1[3].CLK
system_clk => br_out_phase_1[4].CLK
system_clk => br_out_phase_1[5].CLK
system_clk => br_out_phase_1[6].CLK
system_clk => br_out_phase_1[7].CLK
system_clk => br_out_phase_1[8].CLK
system_clk => br_out_phase_1[9].CLK
system_clk => br_out_phase_1[10].CLK
system_clk => br_out_phase_1[11].CLK
system_clk => br_out_phase_1[12].CLK
system_clk => br_out_phase_1[13].CLK
system_clk => br_out_phase_1[14].CLK
system_clk => br_out_phase_1[15].CLK
system_clk => br_out_phase_1[16].CLK
system_clk => br_out_phase_1[17].CLK
system_clk => br_out_phase_1[18].CLK
system_clk => br_out_phase_1[19].CLK
system_clk => br_out_phase_1[20].CLK
system_clk => bl_out_phase_1[0].CLK
system_clk => bl_out_phase_1[1].CLK
system_clk => bl_out_phase_1[2].CLK
system_clk => bl_out_phase_1[3].CLK
system_clk => bl_out_phase_1[4].CLK
system_clk => bl_out_phase_1[5].CLK
system_clk => bl_out_phase_1[6].CLK
system_clk => bl_out_phase_1[7].CLK
system_clk => bl_out_phase_1[8].CLK
system_clk => bl_out_phase_1[9].CLK
system_clk => bl_out_phase_1[10].CLK
system_clk => bl_out_phase_1[11].CLK
system_clk => bl_out_phase_1[12].CLK
system_clk => bl_out_phase_1[13].CLK
system_clk => bl_out_phase_1[14].CLK
system_clk => bl_out_phase_1[15].CLK
system_clk => bl_out_phase_1[16].CLK
system_clk => bl_out_phase_1[17].CLK
system_clk => bl_out_phase_1[18].CLK
system_clk => bl_out_phase_1[19].CLK
system_clk => bl_out_phase_1[20].CLK
system_clk => tr_out_phase_1[0].CLK
system_clk => tr_out_phase_1[1].CLK
system_clk => tr_out_phase_1[2].CLK
system_clk => tr_out_phase_1[3].CLK
system_clk => tr_out_phase_1[4].CLK
system_clk => tr_out_phase_1[5].CLK
system_clk => tr_out_phase_1[6].CLK
system_clk => tr_out_phase_1[7].CLK
system_clk => tr_out_phase_1[8].CLK
system_clk => tr_out_phase_1[9].CLK
system_clk => tr_out_phase_1[10].CLK
system_clk => tr_out_phase_1[11].CLK
system_clk => tr_out_phase_1[12].CLK
system_clk => tr_out_phase_1[13].CLK
system_clk => tr_out_phase_1[14].CLK
system_clk => tr_out_phase_1[15].CLK
system_clk => tr_out_phase_1[16].CLK
system_clk => tr_out_phase_1[17].CLK
system_clk => tr_out_phase_1[18].CLK
system_clk => tr_out_phase_1[19].CLK
system_clk => tr_out_phase_1[20].CLK
system_clk => tl_out_phase_1[0].CLK
system_clk => tl_out_phase_1[1].CLK
system_clk => tl_out_phase_1[2].CLK
system_clk => tl_out_phase_1[3].CLK
system_clk => tl_out_phase_1[4].CLK
system_clk => tl_out_phase_1[5].CLK
system_clk => tl_out_phase_1[6].CLK
system_clk => tl_out_phase_1[7].CLK
system_clk => tl_out_phase_1[8].CLK
system_clk => tl_out_phase_1[9].CLK
system_clk => tl_out_phase_1[10].CLK
system_clk => tl_out_phase_1[11].CLK
system_clk => tl_out_phase_1[12].CLK
system_clk => tl_out_phase_1[13].CLK
system_clk => tl_out_phase_1[14].CLK
system_clk => tl_out_phase_1[15].CLK
system_clk => tl_out_phase_1[16].CLK
system_clk => tl_out_phase_1[17].CLK
system_clk => tl_out_phase_1[18].CLK
system_clk => tl_out_phase_1[19].CLK
system_clk => tl_out_phase_1[20].CLK
system_clk => delta_col_out_pipe2[0].CLK
system_clk => delta_col_out_pipe2[1].CLK
system_clk => delta_col_out_pipe2[2].CLK
system_clk => delta_col_out_pipe2[3].CLK
system_clk => delta_col_out_pipe2[4].CLK
system_clk => delta_col_out_pipe2[5].CLK
system_clk => delta_col_out_pipe2[6].CLK
system_clk => delta_col_out_pipe1[0].CLK
system_clk => delta_col_out_pipe1[1].CLK
system_clk => delta_col_out_pipe1[2].CLK
system_clk => delta_col_out_pipe1[3].CLK
system_clk => delta_col_out_pipe1[4].CLK
system_clk => delta_col_out_pipe1[5].CLK
system_clk => delta_col_out_pipe1[6].CLK
system_clk => delta_row_out_pipe2[0].CLK
system_clk => delta_row_out_pipe2[1].CLK
system_clk => delta_row_out_pipe2[2].CLK
system_clk => delta_row_out_pipe2[3].CLK
system_clk => delta_row_out_pipe2[4].CLK
system_clk => delta_row_out_pipe2[5].CLK
system_clk => delta_row_out_pipe2[6].CLK
system_clk => delta_row_out_pipe1[0].CLK
system_clk => delta_row_out_pipe1[1].CLK
system_clk => delta_row_out_pipe1[2].CLK
system_clk => delta_row_out_pipe1[3].CLK
system_clk => delta_row_out_pipe1[4].CLK
system_clk => delta_row_out_pipe1[5].CLK
system_clk => delta_row_out_pipe1[6].CLK
system_clk => delta_col_out[0]~reg0.CLK
system_clk => delta_col_out[1]~reg0.CLK
system_clk => delta_col_out[2]~reg0.CLK
system_clk => delta_col_out[3]~reg0.CLK
system_clk => delta_col_out[4]~reg0.CLK
system_clk => delta_col_out[5]~reg0.CLK
system_clk => delta_col_out[6]~reg0.CLK
system_clk => delta_row_out[0]~reg0.CLK
system_clk => delta_row_out[1]~reg0.CLK
system_clk => delta_row_out[2]~reg0.CLK
system_clk => delta_row_out[3]~reg0.CLK
system_clk => delta_row_out[4]~reg0.CLK
system_clk => delta_row_out[5]~reg0.CLK
system_clk => delta_row_out[6]~reg0.CLK
system_clk => br_out[0]~reg0.CLK
system_clk => br_out[1]~reg0.CLK
system_clk => br_out[2]~reg0.CLK
system_clk => br_out[3]~reg0.CLK
system_clk => br_out[4]~reg0.CLK
system_clk => br_out[5]~reg0.CLK
system_clk => br_out[6]~reg0.CLK
system_clk => br_out[7]~reg0.CLK
system_clk => br_out[8]~reg0.CLK
system_clk => br_out[9]~reg0.CLK
system_clk => br_out[10]~reg0.CLK
system_clk => br_out[11]~reg0.CLK
system_clk => br_out[12]~reg0.CLK
system_clk => br_out[13]~reg0.CLK
system_clk => br_out[14]~reg0.CLK
system_clk => br_out[15]~reg0.CLK
system_clk => br_out[16]~reg0.CLK
system_clk => br_out[17]~reg0.CLK
system_clk => br_out[18]~reg0.CLK
system_clk => br_out[19]~reg0.CLK
system_clk => br_out[20]~reg0.CLK
system_clk => br_out[21]~reg0.CLK
system_clk => br_out[22]~reg0.CLK
system_clk => bl_out[0]~reg0.CLK
system_clk => bl_out[1]~reg0.CLK
system_clk => bl_out[2]~reg0.CLK
system_clk => bl_out[3]~reg0.CLK
system_clk => bl_out[4]~reg0.CLK
system_clk => bl_out[5]~reg0.CLK
system_clk => bl_out[6]~reg0.CLK
system_clk => bl_out[7]~reg0.CLK
system_clk => bl_out[8]~reg0.CLK
system_clk => bl_out[9]~reg0.CLK
system_clk => bl_out[10]~reg0.CLK
system_clk => bl_out[11]~reg0.CLK
system_clk => bl_out[12]~reg0.CLK
system_clk => bl_out[13]~reg0.CLK
system_clk => bl_out[14]~reg0.CLK
system_clk => bl_out[15]~reg0.CLK
system_clk => bl_out[16]~reg0.CLK
system_clk => bl_out[17]~reg0.CLK
system_clk => bl_out[18]~reg0.CLK
system_clk => bl_out[19]~reg0.CLK
system_clk => bl_out[20]~reg0.CLK
system_clk => bl_out[21]~reg0.CLK
system_clk => bl_out[22]~reg0.CLK
system_clk => tr_out[0]~reg0.CLK
system_clk => tr_out[1]~reg0.CLK
system_clk => tr_out[2]~reg0.CLK
system_clk => tr_out[3]~reg0.CLK
system_clk => tr_out[4]~reg0.CLK
system_clk => tr_out[5]~reg0.CLK
system_clk => tr_out[6]~reg0.CLK
system_clk => tr_out[7]~reg0.CLK
system_clk => tr_out[8]~reg0.CLK
system_clk => tr_out[9]~reg0.CLK
system_clk => tr_out[10]~reg0.CLK
system_clk => tr_out[11]~reg0.CLK
system_clk => tr_out[12]~reg0.CLK
system_clk => tr_out[13]~reg0.CLK
system_clk => tr_out[14]~reg0.CLK
system_clk => tr_out[15]~reg0.CLK
system_clk => tr_out[16]~reg0.CLK
system_clk => tr_out[17]~reg0.CLK
system_clk => tr_out[18]~reg0.CLK
system_clk => tr_out[19]~reg0.CLK
system_clk => tr_out[20]~reg0.CLK
system_clk => tr_out[21]~reg0.CLK
system_clk => tr_out[22]~reg0.CLK
system_clk => tl_out[0]~reg0.CLK
system_clk => tl_out[1]~reg0.CLK
system_clk => tl_out[2]~reg0.CLK
system_clk => tl_out[3]~reg0.CLK
system_clk => tl_out[4]~reg0.CLK
system_clk => tl_out[5]~reg0.CLK
system_clk => tl_out[6]~reg0.CLK
system_clk => tl_out[7]~reg0.CLK
system_clk => tl_out[8]~reg0.CLK
system_clk => tl_out[9]~reg0.CLK
system_clk => tl_out[10]~reg0.CLK
system_clk => tl_out[11]~reg0.CLK
system_clk => tl_out[12]~reg0.CLK
system_clk => tl_out[13]~reg0.CLK
system_clk => tl_out[14]~reg0.CLK
system_clk => tl_out[15]~reg0.CLK
system_clk => tl_out[16]~reg0.CLK
system_clk => tl_out[17]~reg0.CLK
system_clk => tl_out[18]~reg0.CLK
system_clk => tl_out[19]~reg0.CLK
system_clk => tl_out[20]~reg0.CLK
system_clk => tl_out[21]~reg0.CLK
system_clk => tl_out[22]~reg0.CLK
system_clk => col_fraction_calc_after_crop[14].CLK
system_clk => col_fraction_calc_after_crop[15].CLK
system_clk => col_fraction_calc_after_crop[16].CLK
system_clk => col_fraction_calc_after_crop[17].CLK
system_clk => col_fraction_calc_after_crop[18].CLK
system_clk => col_fraction_calc_after_crop[19].CLK
system_clk => col_fraction_calc_after_crop[20].CLK
system_clk => col_fraction_calc_after_crop[21].CLK
system_clk => col_fraction_calc_after_crop[22].CLK
system_clk => col_fraction_calc_after_crop[23].CLK
system_clk => col_fraction_calc_after_crop[24].CLK
system_clk => col_fraction_calc_after_crop[25].CLK
system_clk => col_fraction_calc_after_crop[26].CLK
system_clk => col_fraction_calc_after_crop[27].CLK
system_clk => col_fraction_calc_after_crop[28].CLK
system_clk => col_fraction_calc_after_crop[29].CLK
system_clk => col_fraction_calc_after_crop[30].CLK
system_clk => row_fraction_calc_after_crop[14].CLK
system_clk => row_fraction_calc_after_crop[15].CLK
system_clk => row_fraction_calc_after_crop[16].CLK
system_clk => row_fraction_calc_after_crop[17].CLK
system_clk => row_fraction_calc_after_crop[18].CLK
system_clk => row_fraction_calc_after_crop[19].CLK
system_clk => row_fraction_calc_after_crop[20].CLK
system_clk => row_fraction_calc_after_crop[21].CLK
system_clk => row_fraction_calc_after_crop[22].CLK
system_clk => row_fraction_calc_after_crop[23].CLK
system_clk => row_fraction_calc_after_crop[24].CLK
system_clk => row_fraction_calc_after_crop[25].CLK
system_clk => row_fraction_calc_after_crop[26].CLK
system_clk => row_fraction_calc_after_crop[27].CLK
system_clk => row_fraction_calc_after_crop[28].CLK
system_clk => row_fraction_calc_after_crop[29].CLK
system_clk => row_fraction_calc_after_crop[30].CLK
system_clk => br_y[0].CLK
system_clk => br_y[1].CLK
system_clk => br_y[2].CLK
system_clk => br_y[3].CLK
system_clk => br_y[4].CLK
system_clk => br_y[5].CLK
system_clk => br_y[6].CLK
system_clk => br_y[7].CLK
system_clk => br_y[8].CLK
system_clk => br_y[9].CLK
system_clk => br_x[0].CLK
system_clk => br_x[1].CLK
system_clk => br_x[2].CLK
system_clk => br_x[3].CLK
system_clk => br_x[4].CLK
system_clk => br_x[5].CLK
system_clk => br_x[6].CLK
system_clk => br_x[7].CLK
system_clk => br_x[8].CLK
system_clk => br_x[9].CLK
system_clk => bl_y[0].CLK
system_clk => bl_y[1].CLK
system_clk => bl_y[2].CLK
system_clk => bl_y[3].CLK
system_clk => bl_y[4].CLK
system_clk => bl_y[5].CLK
system_clk => bl_y[6].CLK
system_clk => bl_y[7].CLK
system_clk => bl_y[8].CLK
system_clk => bl_y[9].CLK
system_clk => bl_x[0].CLK
system_clk => bl_x[1].CLK
system_clk => bl_x[2].CLK
system_clk => bl_x[3].CLK
system_clk => bl_x[4].CLK
system_clk => bl_x[5].CLK
system_clk => bl_x[6].CLK
system_clk => bl_x[7].CLK
system_clk => bl_x[8].CLK
system_clk => bl_x[9].CLK
system_clk => tr_y[0].CLK
system_clk => tr_y[1].CLK
system_clk => tr_y[2].CLK
system_clk => tr_y[3].CLK
system_clk => tr_y[4].CLK
system_clk => tr_y[5].CLK
system_clk => tr_y[6].CLK
system_clk => tr_y[7].CLK
system_clk => tr_y[8].CLK
system_clk => tr_y[9].CLK
system_clk => tr_x[0].CLK
system_clk => tr_x[1].CLK
system_clk => tr_x[2].CLK
system_clk => tr_x[3].CLK
system_clk => tr_x[4].CLK
system_clk => tr_x[5].CLK
system_clk => tr_x[6].CLK
system_clk => tr_x[7].CLK
system_clk => tr_x[8].CLK
system_clk => tr_x[9].CLK
system_clk => tl_y[0].CLK
system_clk => tl_y[1].CLK
system_clk => tl_y[2].CLK
system_clk => tl_y[3].CLK
system_clk => tl_y[4].CLK
system_clk => tl_y[5].CLK
system_clk => tl_y[6].CLK
system_clk => tl_y[7].CLK
system_clk => tl_y[8].CLK
system_clk => tl_y[9].CLK
system_clk => tl_x[0].CLK
system_clk => tl_x[1].CLK
system_clk => tl_x[2].CLK
system_clk => tl_x[3].CLK
system_clk => tl_x[4].CLK
system_clk => tl_x[5].CLK
system_clk => tl_x[6].CLK
system_clk => tl_x[7].CLK
system_clk => tl_x[8].CLK
system_clk => tl_x[9].CLK
system_clk => out_of_range~reg0.CLK
system_clk => z3[0].CLK
system_clk => z3[1].CLK
system_clk => z3[2].CLK
system_clk => z3[3].CLK
system_clk => z3[4].CLK
system_clk => z3[5].CLK
system_clk => z3[6].CLK
system_clk => z3[7].CLK
system_clk => z3[8].CLK
system_clk => z3[9].CLK
system_clk => z3[10].CLK
system_clk => z3[11].CLK
system_clk => z3[12].CLK
system_clk => z3[13].CLK
system_clk => z3[14].CLK
system_clk => z3[15].CLK
system_clk => z3[16].CLK
system_clk => z3[17].CLK
system_clk => z3[18].CLK
system_clk => z3[19].CLK
system_clk => z3[20].CLK
system_clk => z3[21].CLK
system_clk => z3[22].CLK
system_clk => z3[23].CLK
system_clk => z3[24].CLK
system_clk => z3[25].CLK
system_clk => z3[26].CLK
system_clk => z3[27].CLK
system_clk => z3[28].CLK
system_clk => z3[29].CLK
system_clk => z3[30].CLK
system_clk => z3[31].CLK
system_clk => z2[0].CLK
system_clk => z2[1].CLK
system_clk => z2[2].CLK
system_clk => z2[3].CLK
system_clk => z2[4].CLK
system_clk => z2[5].CLK
system_clk => z2[6].CLK
system_clk => z2[7].CLK
system_clk => z2[8].CLK
system_clk => z2[9].CLK
system_clk => z2[10].CLK
system_clk => z2[11].CLK
system_clk => z2[12].CLK
system_clk => z2[13].CLK
system_clk => z2[14].CLK
system_clk => z2[15].CLK
system_clk => z2[16].CLK
system_clk => z2[17].CLK
system_clk => z2[18].CLK
system_clk => z2[19].CLK
system_clk => z2[20].CLK
system_clk => z2[21].CLK
system_clk => z2[22].CLK
system_clk => z2[23].CLK
system_clk => z2[24].CLK
system_clk => z2[25].CLK
system_clk => z2[26].CLK
system_clk => z2[27].CLK
system_clk => z2[28].CLK
system_clk => z2[29].CLK
system_clk => z2[30].CLK
system_clk => z2[31].CLK
system_clk => z1[0].CLK
system_clk => z1[1].CLK
system_clk => z1[2].CLK
system_clk => z1[3].CLK
system_clk => z1[4].CLK
system_clk => z1[5].CLK
system_clk => z1[6].CLK
system_clk => z1[7].CLK
system_clk => z1[8].CLK
system_clk => z1[9].CLK
system_clk => z1[10].CLK
system_clk => z1[11].CLK
system_clk => z1[12].CLK
system_clk => z1[13].CLK
system_clk => z1[14].CLK
system_clk => z1[15].CLK
system_clk => z1[16].CLK
system_clk => z1[17].CLK
system_clk => z1[18].CLK
system_clk => z1[19].CLK
system_clk => z1[20].CLK
system_clk => z1[21].CLK
system_clk => z1[22].CLK
system_clk => z1[23].CLK
system_clk => z1[24].CLK
system_clk => z1[25].CLK
system_clk => z1[26].CLK
system_clk => z1[27].CLK
system_clk => z1[28].CLK
system_clk => z1[29].CLK
system_clk => z1[30].CLK
system_clk => z1[31].CLK
system_clk => y3[0].CLK
system_clk => y3[1].CLK
system_clk => y3[2].CLK
system_clk => y3[3].CLK
system_clk => y3[4].CLK
system_clk => y3[5].CLK
system_clk => y3[6].CLK
system_clk => y3[7].CLK
system_clk => y3[8].CLK
system_clk => y3[9].CLK
system_clk => y3[10].CLK
system_clk => y3[11].CLK
system_clk => y3[12].CLK
system_clk => y3[13].CLK
system_clk => y3[14].CLK
system_clk => y3[15].CLK
system_clk => y3[16].CLK
system_clk => y3[17].CLK
system_clk => y3[18].CLK
system_clk => y3[19].CLK
system_clk => y3[20].CLK
system_clk => y3[21].CLK
system_clk => y3[22].CLK
system_clk => y3[23].CLK
system_clk => y3[24].CLK
system_clk => y3[25].CLK
system_clk => y3[26].CLK
system_clk => y3[27].CLK
system_clk => y3[28].CLK
system_clk => y3[29].CLK
system_clk => y3[30].CLK
system_clk => y3[31].CLK
system_clk => y3[32].CLK
system_clk => y3[33].CLK
system_clk => y3[34].CLK
system_clk => y3[35].CLK
system_clk => y2[0].CLK
system_clk => y2[1].CLK
system_clk => y2[2].CLK
system_clk => y2[3].CLK
system_clk => y2[4].CLK
system_clk => y2[5].CLK
system_clk => y2[6].CLK
system_clk => y2[7].CLK
system_clk => y2[8].CLK
system_clk => y2[9].CLK
system_clk => y2[10].CLK
system_clk => y2[11].CLK
system_clk => y2[12].CLK
system_clk => y2[13].CLK
system_clk => y2[14].CLK
system_clk => y2[15].CLK
system_clk => y2[16].CLK
system_clk => y2[17].CLK
system_clk => y2[18].CLK
system_clk => y2[19].CLK
system_clk => y2[20].CLK
system_clk => y2[21].CLK
system_clk => y2[22].CLK
system_clk => y2[23].CLK
system_clk => y2[24].CLK
system_clk => y2[25].CLK
system_clk => y2[26].CLK
system_clk => y1[0].CLK
system_clk => y1[1].CLK
system_clk => y1[2].CLK
system_clk => y1[3].CLK
system_clk => y1[4].CLK
system_clk => y1[5].CLK
system_clk => y1[6].CLK
system_clk => y1[7].CLK
system_clk => y1[8].CLK
system_clk => y1[9].CLK
system_clk => y1[10].CLK
system_clk => y1[11].CLK
system_clk => y1[12].CLK
system_clk => y1[13].CLK
system_clk => y1[14].CLK
system_clk => y1[15].CLK
system_clk => y1[16].CLK
system_clk => y1[17].CLK
system_clk => x3[0].CLK
system_clk => x3[1].CLK
system_clk => x3[2].CLK
system_clk => x3[3].CLK
system_clk => x3[4].CLK
system_clk => x3[5].CLK
system_clk => x3[6].CLK
system_clk => x3[7].CLK
system_clk => x3[8].CLK
system_clk => x3[9].CLK
system_clk => x3[10].CLK
system_clk => x3[11].CLK
system_clk => x3[12].CLK
system_clk => x3[13].CLK
system_clk => x3[14].CLK
system_clk => x3[15].CLK
system_clk => x3[16].CLK
system_clk => x3[17].CLK
system_clk => x3[18].CLK
system_clk => x3[19].CLK
system_clk => x3[20].CLK
system_clk => x3[21].CLK
system_clk => x3[22].CLK
system_clk => x3[23].CLK
system_clk => x3[24].CLK
system_clk => x3[25].CLK
system_clk => x3[26].CLK
system_clk => x3[27].CLK
system_clk => x3[28].CLK
system_clk => x3[29].CLK
system_clk => x3[30].CLK
system_clk => x3[31].CLK
system_clk => x3[32].CLK
system_clk => x3[33].CLK
system_clk => x3[34].CLK
system_clk => x3[35].CLK
system_clk => x2[0].CLK
system_clk => x2[1].CLK
system_clk => x2[2].CLK
system_clk => x2[3].CLK
system_clk => x2[4].CLK
system_clk => x2[5].CLK
system_clk => x2[6].CLK
system_clk => x2[7].CLK
system_clk => x2[8].CLK
system_clk => x2[9].CLK
system_clk => x2[10].CLK
system_clk => x2[11].CLK
system_clk => x2[12].CLK
system_clk => x2[13].CLK
system_clk => x2[14].CLK
system_clk => x2[15].CLK
system_clk => x2[16].CLK
system_clk => x2[17].CLK
system_clk => x2[18].CLK
system_clk => x2[19].CLK
system_clk => x2[20].CLK
system_clk => x2[21].CLK
system_clk => x2[22].CLK
system_clk => x2[23].CLK
system_clk => x2[24].CLK
system_clk => x2[25].CLK
system_clk => x2[26].CLK
system_clk => x1[0].CLK
system_clk => x1[1].CLK
system_clk => x1[2].CLK
system_clk => x1[3].CLK
system_clk => x1[4].CLK
system_clk => x1[5].CLK
system_clk => x1[6].CLK
system_clk => x1[7].CLK
system_clk => x1[8].CLK
system_clk => x1[9].CLK
system_clk => x1[10].CLK
system_clk => x1[11].CLK
system_clk => x1[12].CLK
system_clk => x1[13].CLK
system_clk => x1[14].CLK
system_clk => x1[15].CLK
system_clk => x1[16].CLK
system_clk => x1[17].CLK
system_clk => c3[0].CLK
system_clk => c3[1].CLK
system_clk => c3[2].CLK
system_clk => c3[3].CLK
system_clk => c3[4].CLK
system_clk => c3[5].CLK
system_clk => c3[6].CLK
system_clk => c3[7].CLK
system_clk => c3[8].CLK
system_clk => c3[9].CLK
system_clk => c3[10].CLK
system_clk => c3[11].CLK
system_clk => c3[12].CLK
system_clk => c3[13].CLK
system_clk => c3[14].CLK
system_clk => c3[15].CLK
system_clk => c3[16].CLK
system_clk => c3[17].CLK
system_clk => c3[18].CLK
system_clk => c3[19].CLK
system_clk => c3[20].CLK
system_clk => c3[21].CLK
system_clk => c3[22].CLK
system_clk => c3[23].CLK
system_clk => c3[24].CLK
system_clk => c3[25].CLK
system_clk => c3[26].CLK
system_clk => c3[27].CLK
system_clk => c3[28].CLK
system_clk => c3[29].CLK
system_clk => c3[30].CLK
system_clk => c3[31].CLK
system_clk => c2[0].CLK
system_clk => c2[1].CLK
system_clk => c2[2].CLK
system_clk => c2[3].CLK
system_clk => c2[4].CLK
system_clk => c2[5].CLK
system_clk => c2[6].CLK
system_clk => c2[7].CLK
system_clk => c2[8].CLK
system_clk => c2[9].CLK
system_clk => c2[10].CLK
system_clk => c2[11].CLK
system_clk => c2[12].CLK
system_clk => c2[13].CLK
system_clk => c2[14].CLK
system_clk => c2[15].CLK
system_clk => c2[16].CLK
system_clk => c2[17].CLK
system_clk => c2[18].CLK
system_clk => c2[19].CLK
system_clk => c2[20].CLK
system_clk => c2[21].CLK
system_clk => c2[22].CLK
system_clk => c2[23].CLK
system_clk => c2[24].CLK
system_clk => c2[25].CLK
system_clk => c2[26].CLK
system_clk => c2[27].CLK
system_clk => c2[28].CLK
system_clk => c2[29].CLK
system_clk => c2[30].CLK
system_clk => c2[31].CLK
system_clk => c1[0].CLK
system_clk => c1[1].CLK
system_clk => c1[2].CLK
system_clk => c1[3].CLK
system_clk => c1[4].CLK
system_clk => c1[5].CLK
system_clk => c1[6].CLK
system_clk => c1[7].CLK
system_clk => c1[8].CLK
system_clk => c1[9].CLK
system_clk => c1[10].CLK
system_clk => c1[11].CLK
system_clk => c1[12].CLK
system_clk => c1[13].CLK
system_clk => c1[14].CLK
system_clk => c1[15].CLK
system_clk => c1[16].CLK
system_clk => c1[17].CLK
system_clk => c1[18].CLK
system_clk => c1[19].CLK
system_clk => c1[20].CLK
system_clk => c1[21].CLK
system_clk => c1[22].CLK
system_clk => c1[23].CLK
system_clk => c1[24].CLK
system_clk => c1[25].CLK
system_clk => c1[26].CLK
system_clk => c1[27].CLK
system_clk => c1[28].CLK
system_clk => c1[29].CLK
system_clk => c1[30].CLK
system_clk => c1[31].CLK
system_clk => b3[0].CLK
system_clk => b3[1].CLK
system_clk => b3[2].CLK
system_clk => b3[3].CLK
system_clk => b3[4].CLK
system_clk => b3[5].CLK
system_clk => b3[6].CLK
system_clk => b3[7].CLK
system_clk => b3[8].CLK
system_clk => b3[9].CLK
system_clk => b3[10].CLK
system_clk => b3[11].CLK
system_clk => b3[12].CLK
system_clk => b3[13].CLK
system_clk => b3[14].CLK
system_clk => b3[15].CLK
system_clk => b3[16].CLK
system_clk => b3[17].CLK
system_clk => b3[18].CLK
system_clk => b3[19].CLK
system_clk => b3[20].CLK
system_clk => b3[21].CLK
system_clk => b3[22].CLK
system_clk => b3[23].CLK
system_clk => b3[24].CLK
system_clk => b3[25].CLK
system_clk => b3[26].CLK
system_clk => b3[27].CLK
system_clk => b3[28].CLK
system_clk => b3[29].CLK
system_clk => b3[30].CLK
system_clk => b3[31].CLK
system_clk => b3[32].CLK
system_clk => b3[33].CLK
system_clk => b3[34].CLK
system_clk => b3[35].CLK
system_clk => b2[0].CLK
system_clk => b2[1].CLK
system_clk => b2[2].CLK
system_clk => b2[3].CLK
system_clk => b2[4].CLK
system_clk => b2[5].CLK
system_clk => b2[6].CLK
system_clk => b2[7].CLK
system_clk => b2[8].CLK
system_clk => b2[9].CLK
system_clk => b2[10].CLK
system_clk => b2[11].CLK
system_clk => b2[12].CLK
system_clk => b2[13].CLK
system_clk => b2[14].CLK
system_clk => b2[15].CLK
system_clk => b2[16].CLK
system_clk => b2[17].CLK
system_clk => b2[18].CLK
system_clk => b2[19].CLK
system_clk => b2[20].CLK
system_clk => b2[21].CLK
system_clk => b2[22].CLK
system_clk => b2[23].CLK
system_clk => b2[24].CLK
system_clk => b2[25].CLK
system_clk => b2[26].CLK
system_clk => b1[0].CLK
system_clk => b1[1].CLK
system_clk => b1[2].CLK
system_clk => b1[3].CLK
system_clk => b1[4].CLK
system_clk => b1[5].CLK
system_clk => b1[6].CLK
system_clk => b1[7].CLK
system_clk => b1[8].CLK
system_clk => b1[9].CLK
system_clk => b1[10].CLK
system_clk => b1[11].CLK
system_clk => b1[12].CLK
system_clk => b1[13].CLK
system_clk => b1[14].CLK
system_clk => b1[15].CLK
system_clk => b1[16].CLK
system_clk => b1[17].CLK
system_clk => a3[0].CLK
system_clk => a3[1].CLK
system_clk => a3[2].CLK
system_clk => a3[3].CLK
system_clk => a3[4].CLK
system_clk => a3[5].CLK
system_clk => a3[6].CLK
system_clk => a3[7].CLK
system_clk => a3[8].CLK
system_clk => a3[9].CLK
system_clk => a3[10].CLK
system_clk => a3[11].CLK
system_clk => a3[12].CLK
system_clk => a3[13].CLK
system_clk => a3[14].CLK
system_clk => a3[15].CLK
system_clk => a3[16].CLK
system_clk => a3[17].CLK
system_clk => a3[18].CLK
system_clk => a3[19].CLK
system_clk => a3[20].CLK
system_clk => a3[21].CLK
system_clk => a3[22].CLK
system_clk => a3[23].CLK
system_clk => a3[24].CLK
system_clk => a3[25].CLK
system_clk => a3[26].CLK
system_clk => a3[27].CLK
system_clk => a3[28].CLK
system_clk => a3[29].CLK
system_clk => a3[30].CLK
system_clk => a3[31].CLK
system_clk => a3[32].CLK
system_clk => a3[33].CLK
system_clk => a3[34].CLK
system_clk => a3[35].CLK
system_clk => a2[0].CLK
system_clk => a2[1].CLK
system_clk => a2[2].CLK
system_clk => a2[3].CLK
system_clk => a2[4].CLK
system_clk => a2[5].CLK
system_clk => a2[6].CLK
system_clk => a2[7].CLK
system_clk => a2[8].CLK
system_clk => a2[9].CLK
system_clk => a2[10].CLK
system_clk => a2[11].CLK
system_clk => a2[12].CLK
system_clk => a2[13].CLK
system_clk => a2[14].CLK
system_clk => a2[15].CLK
system_clk => a2[16].CLK
system_clk => a2[17].CLK
system_clk => a2[18].CLK
system_clk => a2[19].CLK
system_clk => a2[20].CLK
system_clk => a2[21].CLK
system_clk => a2[22].CLK
system_clk => a2[23].CLK
system_clk => a2[24].CLK
system_clk => a2[25].CLK
system_clk => a2[26].CLK
system_clk => a1[0].CLK
system_clk => a1[1].CLK
system_clk => a1[2].CLK
system_clk => a1[3].CLK
system_clk => a1[4].CLK
system_clk => a1[5].CLK
system_clk => a1[6].CLK
system_clk => a1[7].CLK
system_clk => a1[8].CLK
system_clk => a1[9].CLK
system_clk => a1[10].CLK
system_clk => a1[11].CLK
system_clk => a1[12].CLK
system_clk => a1[13].CLK
system_clk => a1[14].CLK
system_clk => a1[15].CLK
system_clk => a1[16].CLK
system_clk => a1[17].CLK
system_clk => col_fraction_calc[1].CLK
system_clk => col_fraction_calc[2].CLK
system_clk => col_fraction_calc[3].CLK
system_clk => col_fraction_calc[4].CLK
system_clk => col_fraction_calc[5].CLK
system_clk => col_fraction_calc[6].CLK
system_clk => col_fraction_calc[7].CLK
system_clk => col_fraction_calc[8].CLK
system_clk => col_fraction_calc[9].CLK
system_clk => col_fraction_calc[10].CLK
system_clk => col_fraction_calc[11].CLK
system_clk => col_fraction_calc[12].CLK
system_clk => col_fraction_calc[13].CLK
system_clk => col_fraction_calc[14].CLK
system_clk => col_fraction_calc[15].CLK
system_clk => col_fraction_calc[16].CLK
system_clk => col_fraction_calc[17].CLK
system_clk => col_fraction_calc[18].CLK
system_clk => col_fraction_calc[19].CLK
system_clk => col_fraction_calc[20].CLK
system_clk => col_fraction_calc[21].CLK
system_clk => col_fraction_calc[22].CLK
system_clk => col_fraction_calc[23].CLK
system_clk => col_fraction_calc[24].CLK
system_clk => col_fraction_calc[25].CLK
system_clk => col_fraction_calc[26].CLK
system_clk => col_fraction_calc[27].CLK
system_clk => col_fraction_calc[28].CLK
system_clk => col_fraction_calc[29].CLK
system_clk => col_fraction_calc[30].CLK
system_clk => col_fraction_calc[31].CLK
system_clk => col_fraction_calc[32].CLK
system_clk => col_fraction_calc[33].CLK
system_clk => col_fraction_calc[34].CLK
system_clk => col_fraction_calc[35].CLK
system_clk => row_fraction_calc[1].CLK
system_clk => row_fraction_calc[2].CLK
system_clk => row_fraction_calc[3].CLK
system_clk => row_fraction_calc[4].CLK
system_clk => row_fraction_calc[5].CLK
system_clk => row_fraction_calc[6].CLK
system_clk => row_fraction_calc[7].CLK
system_clk => row_fraction_calc[8].CLK
system_clk => row_fraction_calc[9].CLK
system_clk => row_fraction_calc[10].CLK
system_clk => row_fraction_calc[11].CLK
system_clk => row_fraction_calc[12].CLK
system_clk => row_fraction_calc[13].CLK
system_clk => row_fraction_calc[14].CLK
system_clk => row_fraction_calc[15].CLK
system_clk => row_fraction_calc[16].CLK
system_clk => row_fraction_calc[17].CLK
system_clk => row_fraction_calc[18].CLK
system_clk => row_fraction_calc[19].CLK
system_clk => row_fraction_calc[20].CLK
system_clk => row_fraction_calc[21].CLK
system_clk => row_fraction_calc[22].CLK
system_clk => row_fraction_calc[23].CLK
system_clk => row_fraction_calc[24].CLK
system_clk => row_fraction_calc[25].CLK
system_clk => row_fraction_calc[26].CLK
system_clk => row_fraction_calc[27].CLK
system_clk => row_fraction_calc[28].CLK
system_clk => row_fraction_calc[29].CLK
system_clk => row_fraction_calc[30].CLK
system_clk => row_fraction_calc[31].CLK
system_clk => row_fraction_calc[32].CLK
system_clk => row_fraction_calc[33].CLK
system_clk => row_fraction_calc[34].CLK
system_clk => row_fraction_calc[35].CLK
system_clk => in_range.CLK
system_clk => a_if_6.CLK
system_clk => a_if_5.CLK
system_clk => a_if_4.CLK
system_clk => a_if_3.CLK
system_clk => a_if_2.CLK
system_clk => a_if_1.CLK
system_clk => total_counter[0].CLK
system_clk => total_counter[1].CLK
system_clk => total_counter[2].CLK
system_clk => total_counter[3].CLK
system_clk => total_counter[4].CLK
system_clk => total_counter[5].CLK
system_clk => total_counter[6].CLK
system_clk => total_counter[7].CLK
system_clk => total_counter[8].CLK
system_clk => total_counter[9].CLK
system_clk => total_counter[10].CLK
system_clk => total_counter[11].CLK
system_clk => total_counter[12].CLK
system_clk => total_counter[13].CLK
system_clk => total_counter[14].CLK
system_clk => total_counter[15].CLK
system_clk => total_counter[16].CLK
system_clk => total_counter[17].CLK
system_clk => total_counter[18].CLK
system_clk => unit_finish_sig.CLK
system_clk => en_valid_count.CLK
system_clk => valid_counter[0].CLK
system_clk => valid_counter[1].CLK
system_clk => valid_counter[2].CLK
system_clk => valid_counter[3].CLK
system_clk => data_valid_out_sig.CLK
system_clk => enable_unit.CLK
system_rst => z3[0].ACLR
system_rst => z3[1].ACLR
system_rst => z3[2].ACLR
system_rst => z3[3].ACLR
system_rst => z3[4].ACLR
system_rst => z3[5].ACLR
system_rst => z3[6].ACLR
system_rst => z3[7].ACLR
system_rst => z3[8].ACLR
system_rst => z3[9].ACLR
system_rst => z3[10].ACLR
system_rst => z3[11].ACLR
system_rst => z3[12].ACLR
system_rst => z3[13].ACLR
system_rst => z3[14].ACLR
system_rst => z3[15].ACLR
system_rst => z3[16].ACLR
system_rst => z3[17].ACLR
system_rst => z3[18].ACLR
system_rst => z3[19].ACLR
system_rst => z3[20].ACLR
system_rst => z3[21].ACLR
system_rst => z3[22].ACLR
system_rst => z3[23].ACLR
system_rst => z3[24].ACLR
system_rst => z3[25].ACLR
system_rst => z3[26].ACLR
system_rst => z3[27].ACLR
system_rst => z3[28].ACLR
system_rst => z3[29].ACLR
system_rst => z3[30].ACLR
system_rst => z3[31].ACLR
system_rst => z2[0].ACLR
system_rst => z2[1].ACLR
system_rst => z2[2].ACLR
system_rst => z2[3].ACLR
system_rst => z2[4].ACLR
system_rst => z2[5].ACLR
system_rst => z2[6].ACLR
system_rst => z2[7].ACLR
system_rst => z2[8].ACLR
system_rst => z2[9].ACLR
system_rst => z2[10].ACLR
system_rst => z2[11].ACLR
system_rst => z2[12].ACLR
system_rst => z2[13].ACLR
system_rst => z2[14].ACLR
system_rst => z2[15].ACLR
system_rst => z2[16].ACLR
system_rst => z2[17].ACLR
system_rst => z2[18].ACLR
system_rst => z2[19].ACLR
system_rst => z2[20].ACLR
system_rst => z2[21].ACLR
system_rst => z2[22].ACLR
system_rst => z2[23].ACLR
system_rst => z2[24].ACLR
system_rst => z2[25].ACLR
system_rst => z2[26].ACLR
system_rst => z2[27].ACLR
system_rst => z2[28].ACLR
system_rst => z2[29].ACLR
system_rst => z2[30].ACLR
system_rst => z2[31].ACLR
system_rst => z1[0].ACLR
system_rst => z1[1].ACLR
system_rst => z1[2].ACLR
system_rst => z1[3].ACLR
system_rst => z1[4].ACLR
system_rst => z1[5].ACLR
system_rst => z1[6].ACLR
system_rst => z1[7].ACLR
system_rst => z1[8].ACLR
system_rst => z1[9].ACLR
system_rst => z1[10].ACLR
system_rst => z1[11].ACLR
system_rst => z1[12].ACLR
system_rst => z1[13].ACLR
system_rst => z1[14].ACLR
system_rst => z1[15].ACLR
system_rst => z1[16].ACLR
system_rst => z1[17].ACLR
system_rst => z1[18].ACLR
system_rst => z1[19].ACLR
system_rst => z1[20].ACLR
system_rst => z1[21].ACLR
system_rst => z1[22].ACLR
system_rst => z1[23].ACLR
system_rst => z1[24].ACLR
system_rst => z1[25].ACLR
system_rst => z1[26].ACLR
system_rst => z1[27].ACLR
system_rst => z1[28].ACLR
system_rst => z1[29].ACLR
system_rst => z1[30].ACLR
system_rst => z1[31].ACLR
system_rst => y3[0].ACLR
system_rst => y3[1].ACLR
system_rst => y3[2].ACLR
system_rst => y3[3].ACLR
system_rst => y3[4].ACLR
system_rst => y3[5].ACLR
system_rst => y3[6].ACLR
system_rst => y3[7].ACLR
system_rst => y3[8].ACLR
system_rst => y3[9].ACLR
system_rst => y3[10].ACLR
system_rst => y3[11].ACLR
system_rst => y3[12].ACLR
system_rst => y3[13].ACLR
system_rst => y3[14].ACLR
system_rst => y3[15].ACLR
system_rst => y3[16].ACLR
system_rst => y3[17].ACLR
system_rst => y3[18].ACLR
system_rst => y3[19].ACLR
system_rst => y3[20].ACLR
system_rst => y3[21].ACLR
system_rst => y3[22].ACLR
system_rst => y3[23].ACLR
system_rst => y3[24].ACLR
system_rst => y3[25].ACLR
system_rst => y3[26].ACLR
system_rst => y3[27].ACLR
system_rst => y3[28].ACLR
system_rst => y3[29].ACLR
system_rst => y3[30].ACLR
system_rst => y3[31].ACLR
system_rst => y3[32].ACLR
system_rst => y3[33].ACLR
system_rst => y3[34].ACLR
system_rst => y3[35].ACLR
system_rst => y2[0].ACLR
system_rst => y2[1].ACLR
system_rst => y2[2].ACLR
system_rst => y2[3].ACLR
system_rst => y2[4].ACLR
system_rst => y2[5].ACLR
system_rst => y2[6].ACLR
system_rst => y2[7].ACLR
system_rst => y2[8].ACLR
system_rst => y2[9].ACLR
system_rst => y2[10].ACLR
system_rst => y2[11].ACLR
system_rst => y2[12].ACLR
system_rst => y2[13].ACLR
system_rst => y2[14].ACLR
system_rst => y2[15].ACLR
system_rst => y2[16].ACLR
system_rst => y2[17].ACLR
system_rst => y2[18].ACLR
system_rst => y2[19].ACLR
system_rst => y2[20].ACLR
system_rst => y2[21].ACLR
system_rst => y2[22].ACLR
system_rst => y2[23].ACLR
system_rst => y2[24].ACLR
system_rst => y2[25].ACLR
system_rst => y2[26].ACLR
system_rst => y1[0].ACLR
system_rst => y1[1].ACLR
system_rst => y1[2].ACLR
system_rst => y1[3].ACLR
system_rst => y1[4].ACLR
system_rst => y1[5].ACLR
system_rst => y1[6].ACLR
system_rst => y1[7].ACLR
system_rst => y1[8].ACLR
system_rst => y1[9].ACLR
system_rst => y1[10].ACLR
system_rst => y1[11].ACLR
system_rst => y1[12].ACLR
system_rst => y1[13].ACLR
system_rst => y1[14].ACLR
system_rst => y1[15].ACLR
system_rst => y1[16].ACLR
system_rst => y1[17].ACLR
system_rst => x3[0].ACLR
system_rst => x3[1].ACLR
system_rst => x3[2].ACLR
system_rst => x3[3].ACLR
system_rst => x3[4].ACLR
system_rst => x3[5].ACLR
system_rst => x3[6].ACLR
system_rst => x3[7].ACLR
system_rst => x3[8].ACLR
system_rst => x3[9].ACLR
system_rst => x3[10].ACLR
system_rst => x3[11].ACLR
system_rst => x3[12].ACLR
system_rst => x3[13].ACLR
system_rst => x3[14].ACLR
system_rst => x3[15].ACLR
system_rst => x3[16].ACLR
system_rst => x3[17].ACLR
system_rst => x3[18].ACLR
system_rst => x3[19].ACLR
system_rst => x3[20].ACLR
system_rst => x3[21].ACLR
system_rst => x3[22].ACLR
system_rst => x3[23].ACLR
system_rst => x3[24].ACLR
system_rst => x3[25].ACLR
system_rst => x3[26].ACLR
system_rst => x3[27].ACLR
system_rst => x3[28].ACLR
system_rst => x3[29].ACLR
system_rst => x3[30].ACLR
system_rst => x3[31].ACLR
system_rst => x3[32].ACLR
system_rst => x3[33].ACLR
system_rst => x3[34].ACLR
system_rst => x3[35].ACLR
system_rst => x2[0].ACLR
system_rst => x2[1].ACLR
system_rst => x2[2].ACLR
system_rst => x2[3].ACLR
system_rst => x2[4].ACLR
system_rst => x2[5].ACLR
system_rst => x2[6].ACLR
system_rst => x2[7].ACLR
system_rst => x2[8].ACLR
system_rst => x2[9].ACLR
system_rst => x2[10].ACLR
system_rst => x2[11].ACLR
system_rst => x2[12].ACLR
system_rst => x2[13].ACLR
system_rst => x2[14].ACLR
system_rst => x2[15].ACLR
system_rst => x2[16].ACLR
system_rst => x2[17].ACLR
system_rst => x2[18].ACLR
system_rst => x2[19].ACLR
system_rst => x2[20].ACLR
system_rst => x2[21].ACLR
system_rst => x2[22].ACLR
system_rst => x2[23].ACLR
system_rst => x2[24].ACLR
system_rst => x2[25].ACLR
system_rst => x2[26].ACLR
system_rst => x1[0].ACLR
system_rst => x1[1].ACLR
system_rst => x1[2].ACLR
system_rst => x1[3].ACLR
system_rst => x1[4].ACLR
system_rst => x1[5].ACLR
system_rst => x1[6].ACLR
system_rst => x1[7].ACLR
system_rst => x1[8].ACLR
system_rst => x1[9].ACLR
system_rst => x1[10].ACLR
system_rst => x1[11].ACLR
system_rst => x1[12].ACLR
system_rst => x1[13].ACLR
system_rst => x1[14].ACLR
system_rst => x1[15].ACLR
system_rst => x1[16].ACLR
system_rst => x1[17].ACLR
system_rst => c3[0].ACLR
system_rst => c3[1].ACLR
system_rst => c3[2].ACLR
system_rst => c3[3].ACLR
system_rst => c3[4].ACLR
system_rst => c3[5].ACLR
system_rst => c3[6].ACLR
system_rst => c3[7].ACLR
system_rst => c3[8].ACLR
system_rst => c3[9].ACLR
system_rst => c3[10].ACLR
system_rst => c3[11].ACLR
system_rst => c3[12].ACLR
system_rst => c3[13].ACLR
system_rst => c3[14].ACLR
system_rst => c3[15].ACLR
system_rst => c3[16].ACLR
system_rst => c3[17].ACLR
system_rst => c3[18].ACLR
system_rst => c3[19].ACLR
system_rst => c3[20].ACLR
system_rst => c3[21].ACLR
system_rst => c3[22].ACLR
system_rst => c3[23].ACLR
system_rst => c3[24].ACLR
system_rst => c3[25].ACLR
system_rst => c3[26].ACLR
system_rst => c3[27].ACLR
system_rst => c3[28].ACLR
system_rst => c3[29].ACLR
system_rst => c3[30].ACLR
system_rst => c3[31].ACLR
system_rst => c2[0].ACLR
system_rst => c2[1].ACLR
system_rst => c2[2].ACLR
system_rst => c2[3].ACLR
system_rst => c2[4].ACLR
system_rst => c2[5].ACLR
system_rst => c2[6].ACLR
system_rst => c2[7].ACLR
system_rst => c2[8].ACLR
system_rst => c2[9].ACLR
system_rst => c2[10].ACLR
system_rst => c2[11].ACLR
system_rst => c2[12].ACLR
system_rst => c2[13].ACLR
system_rst => c2[14].ACLR
system_rst => c2[15].ACLR
system_rst => c2[16].ACLR
system_rst => c2[17].ACLR
system_rst => c2[18].ACLR
system_rst => c2[19].ACLR
system_rst => c2[20].ACLR
system_rst => c2[21].ACLR
system_rst => c2[22].ACLR
system_rst => c2[23].ACLR
system_rst => c2[24].ACLR
system_rst => c2[25].ACLR
system_rst => c2[26].ACLR
system_rst => c2[27].ACLR
system_rst => c2[28].ACLR
system_rst => c2[29].ACLR
system_rst => c2[30].ACLR
system_rst => c2[31].ACLR
system_rst => c1[0].ACLR
system_rst => c1[1].ACLR
system_rst => c1[2].ACLR
system_rst => c1[3].ACLR
system_rst => c1[4].ACLR
system_rst => c1[5].ACLR
system_rst => c1[6].ACLR
system_rst => c1[7].ACLR
system_rst => c1[8].ACLR
system_rst => c1[9].ACLR
system_rst => c1[10].ACLR
system_rst => c1[11].ACLR
system_rst => c1[12].ACLR
system_rst => c1[13].ACLR
system_rst => c1[14].ACLR
system_rst => c1[15].ACLR
system_rst => c1[16].ACLR
system_rst => c1[17].ACLR
system_rst => c1[18].ACLR
system_rst => c1[19].ACLR
system_rst => c1[20].ACLR
system_rst => c1[21].ACLR
system_rst => c1[22].ACLR
system_rst => c1[23].ACLR
system_rst => c1[24].ACLR
system_rst => c1[25].ACLR
system_rst => c1[26].ACLR
system_rst => c1[27].ACLR
system_rst => c1[28].ACLR
system_rst => c1[29].ACLR
system_rst => c1[30].ACLR
system_rst => c1[31].ACLR
system_rst => b3[0].ACLR
system_rst => b3[1].ACLR
system_rst => b3[2].ACLR
system_rst => b3[3].ACLR
system_rst => b3[4].ACLR
system_rst => b3[5].ACLR
system_rst => b3[6].ACLR
system_rst => b3[7].ACLR
system_rst => b3[8].ACLR
system_rst => b3[9].ACLR
system_rst => b3[10].ACLR
system_rst => b3[11].ACLR
system_rst => b3[12].ACLR
system_rst => b3[13].ACLR
system_rst => b3[14].ACLR
system_rst => b3[15].ACLR
system_rst => b3[16].ACLR
system_rst => b3[17].ACLR
system_rst => b3[18].ACLR
system_rst => b3[19].ACLR
system_rst => b3[20].ACLR
system_rst => b3[21].ACLR
system_rst => b3[22].ACLR
system_rst => b3[23].ACLR
system_rst => b3[24].ACLR
system_rst => b3[25].ACLR
system_rst => b3[26].ACLR
system_rst => b3[27].ACLR
system_rst => b3[28].ACLR
system_rst => b3[29].ACLR
system_rst => b3[30].ACLR
system_rst => b3[31].ACLR
system_rst => b3[32].ACLR
system_rst => b3[33].ACLR
system_rst => b3[34].ACLR
system_rst => b3[35].ACLR
system_rst => b2[0].ACLR
system_rst => b2[1].ACLR
system_rst => b2[2].ACLR
system_rst => b2[3].ACLR
system_rst => b2[4].ACLR
system_rst => b2[5].ACLR
system_rst => b2[6].ACLR
system_rst => b2[7].ACLR
system_rst => b2[8].ACLR
system_rst => b2[9].ACLR
system_rst => b2[10].ACLR
system_rst => b2[11].ACLR
system_rst => b2[12].ACLR
system_rst => b2[13].ACLR
system_rst => b2[14].ACLR
system_rst => b2[15].ACLR
system_rst => b2[16].ACLR
system_rst => b2[17].ACLR
system_rst => b2[18].ACLR
system_rst => b2[19].ACLR
system_rst => b2[20].ACLR
system_rst => b2[21].ACLR
system_rst => b2[22].ACLR
system_rst => b2[23].ACLR
system_rst => b2[24].ACLR
system_rst => b2[25].ACLR
system_rst => b2[26].ACLR
system_rst => b1[0].ACLR
system_rst => b1[1].ACLR
system_rst => b1[2].ACLR
system_rst => b1[3].ACLR
system_rst => b1[4].ACLR
system_rst => b1[5].ACLR
system_rst => b1[6].ACLR
system_rst => b1[7].ACLR
system_rst => b1[8].ACLR
system_rst => b1[9].ACLR
system_rst => b1[10].ACLR
system_rst => b1[11].ACLR
system_rst => b1[12].ACLR
system_rst => b1[13].ACLR
system_rst => b1[14].ACLR
system_rst => b1[15].ACLR
system_rst => b1[16].ACLR
system_rst => b1[17].ACLR
system_rst => a3[0].ACLR
system_rst => a3[1].ACLR
system_rst => a3[2].ACLR
system_rst => a3[3].ACLR
system_rst => a3[4].ACLR
system_rst => a3[5].ACLR
system_rst => a3[6].ACLR
system_rst => a3[7].ACLR
system_rst => a3[8].ACLR
system_rst => a3[9].ACLR
system_rst => a3[10].ACLR
system_rst => a3[11].ACLR
system_rst => a3[12].ACLR
system_rst => a3[13].ACLR
system_rst => a3[14].ACLR
system_rst => a3[15].ACLR
system_rst => a3[16].ACLR
system_rst => a3[17].ACLR
system_rst => a3[18].ACLR
system_rst => a3[19].ACLR
system_rst => a3[20].ACLR
system_rst => a3[21].ACLR
system_rst => a3[22].ACLR
system_rst => a3[23].ACLR
system_rst => a3[24].ACLR
system_rst => a3[25].ACLR
system_rst => a3[26].ACLR
system_rst => a3[27].ACLR
system_rst => a3[28].ACLR
system_rst => a3[29].ACLR
system_rst => a3[30].ACLR
system_rst => a3[31].ACLR
system_rst => a3[32].ACLR
system_rst => a3[33].ACLR
system_rst => a3[34].ACLR
system_rst => a3[35].ACLR
system_rst => a2[0].ACLR
system_rst => a2[1].ACLR
system_rst => a2[2].ACLR
system_rst => a2[3].ACLR
system_rst => a2[4].ACLR
system_rst => a2[5].ACLR
system_rst => a2[6].ACLR
system_rst => a2[7].ACLR
system_rst => a2[8].ACLR
system_rst => a2[9].ACLR
system_rst => a2[10].ACLR
system_rst => a2[11].ACLR
system_rst => a2[12].ACLR
system_rst => a2[13].ACLR
system_rst => a2[14].ACLR
system_rst => a2[15].ACLR
system_rst => a2[16].ACLR
system_rst => a2[17].ACLR
system_rst => a2[18].ACLR
system_rst => a2[19].ACLR
system_rst => a2[20].ACLR
system_rst => a2[21].ACLR
system_rst => a2[22].ACLR
system_rst => a2[23].ACLR
system_rst => a2[24].ACLR
system_rst => a2[25].ACLR
system_rst => a2[26].ACLR
system_rst => a1[0].ACLR
system_rst => a1[1].ACLR
system_rst => a1[2].ACLR
system_rst => a1[3].ACLR
system_rst => a1[4].ACLR
system_rst => a1[5].ACLR
system_rst => a1[6].ACLR
system_rst => a1[7].ACLR
system_rst => a1[8].ACLR
system_rst => a1[9].ACLR
system_rst => a1[10].ACLR
system_rst => a1[11].ACLR
system_rst => a1[12].ACLR
system_rst => a1[13].ACLR
system_rst => a1[14].ACLR
system_rst => a1[15].ACLR
system_rst => a1[16].ACLR
system_rst => a1[17].ACLR
system_rst => col_fraction_calc[1].ACLR
system_rst => col_fraction_calc[2].ACLR
system_rst => col_fraction_calc[3].ACLR
system_rst => col_fraction_calc[4].ACLR
system_rst => col_fraction_calc[5].ACLR
system_rst => col_fraction_calc[6].ACLR
system_rst => col_fraction_calc[7].ACLR
system_rst => col_fraction_calc[8].ACLR
system_rst => col_fraction_calc[9].ACLR
system_rst => col_fraction_calc[10].ACLR
system_rst => col_fraction_calc[11].ACLR
system_rst => col_fraction_calc[12].ACLR
system_rst => col_fraction_calc[13].ACLR
system_rst => col_fraction_calc[14].ACLR
system_rst => col_fraction_calc[15].ACLR
system_rst => col_fraction_calc[16].ACLR
system_rst => col_fraction_calc[17].ACLR
system_rst => col_fraction_calc[18].ACLR
system_rst => col_fraction_calc[19].ACLR
system_rst => col_fraction_calc[20].ACLR
system_rst => col_fraction_calc[21].ACLR
system_rst => col_fraction_calc[22].ACLR
system_rst => col_fraction_calc[23].ACLR
system_rst => col_fraction_calc[24].ACLR
system_rst => col_fraction_calc[25].ACLR
system_rst => col_fraction_calc[26].ACLR
system_rst => col_fraction_calc[27].ACLR
system_rst => col_fraction_calc[28].ACLR
system_rst => col_fraction_calc[29].ACLR
system_rst => col_fraction_calc[30].ACLR
system_rst => col_fraction_calc[31].ACLR
system_rst => col_fraction_calc[32].ACLR
system_rst => col_fraction_calc[33].ACLR
system_rst => col_fraction_calc[34].ACLR
system_rst => col_fraction_calc[35].ACLR
system_rst => row_fraction_calc[1].ACLR
system_rst => row_fraction_calc[2].ACLR
system_rst => row_fraction_calc[3].ACLR
system_rst => row_fraction_calc[4].ACLR
system_rst => row_fraction_calc[5].ACLR
system_rst => row_fraction_calc[6].ACLR
system_rst => row_fraction_calc[7].ACLR
system_rst => row_fraction_calc[8].ACLR
system_rst => row_fraction_calc[9].ACLR
system_rst => row_fraction_calc[10].ACLR
system_rst => row_fraction_calc[11].ACLR
system_rst => row_fraction_calc[12].ACLR
system_rst => row_fraction_calc[13].ACLR
system_rst => row_fraction_calc[14].ACLR
system_rst => row_fraction_calc[15].ACLR
system_rst => row_fraction_calc[16].ACLR
system_rst => row_fraction_calc[17].ACLR
system_rst => row_fraction_calc[18].ACLR
system_rst => row_fraction_calc[19].ACLR
system_rst => row_fraction_calc[20].ACLR
system_rst => row_fraction_calc[21].ACLR
system_rst => row_fraction_calc[22].ACLR
system_rst => row_fraction_calc[23].ACLR
system_rst => row_fraction_calc[24].ACLR
system_rst => row_fraction_calc[25].ACLR
system_rst => row_fraction_calc[26].ACLR
system_rst => row_fraction_calc[27].ACLR
system_rst => row_fraction_calc[28].ACLR
system_rst => row_fraction_calc[29].ACLR
system_rst => row_fraction_calc[30].ACLR
system_rst => row_fraction_calc[31].ACLR
system_rst => row_fraction_calc[32].ACLR
system_rst => row_fraction_calc[33].ACLR
system_rst => row_fraction_calc[34].ACLR
system_rst => row_fraction_calc[35].ACLR
system_rst => br_out_phase_1[0].ACLR
system_rst => br_out_phase_1[1].ACLR
system_rst => br_out_phase_1[2].ACLR
system_rst => br_out_phase_1[3].ACLR
system_rst => br_out_phase_1[4].ACLR
system_rst => br_out_phase_1[5].ACLR
system_rst => br_out_phase_1[6].ACLR
system_rst => br_out_phase_1[7].ACLR
system_rst => br_out_phase_1[8].ACLR
system_rst => br_out_phase_1[9].ACLR
system_rst => br_out_phase_1[10].ACLR
system_rst => br_out_phase_1[11].ACLR
system_rst => br_out_phase_1[12].ACLR
system_rst => br_out_phase_1[13].ACLR
system_rst => br_out_phase_1[14].ACLR
system_rst => br_out_phase_1[15].ACLR
system_rst => br_out_phase_1[16].ACLR
system_rst => br_out_phase_1[17].ACLR
system_rst => br_out_phase_1[18].ACLR
system_rst => br_out_phase_1[19].ACLR
system_rst => br_out_phase_1[20].ACLR
system_rst => bl_out_phase_1[0].ACLR
system_rst => bl_out_phase_1[1].ACLR
system_rst => bl_out_phase_1[2].ACLR
system_rst => bl_out_phase_1[3].ACLR
system_rst => bl_out_phase_1[4].ACLR
system_rst => bl_out_phase_1[5].ACLR
system_rst => bl_out_phase_1[6].ACLR
system_rst => bl_out_phase_1[7].ACLR
system_rst => bl_out_phase_1[8].ACLR
system_rst => bl_out_phase_1[9].ACLR
system_rst => bl_out_phase_1[10].ACLR
system_rst => bl_out_phase_1[11].ACLR
system_rst => bl_out_phase_1[12].ACLR
system_rst => bl_out_phase_1[13].ACLR
system_rst => bl_out_phase_1[14].ACLR
system_rst => bl_out_phase_1[15].ACLR
system_rst => bl_out_phase_1[16].ACLR
system_rst => bl_out_phase_1[17].ACLR
system_rst => bl_out_phase_1[18].ACLR
system_rst => bl_out_phase_1[19].ACLR
system_rst => bl_out_phase_1[20].ACLR
system_rst => tr_out_phase_1[0].ACLR
system_rst => tr_out_phase_1[1].ACLR
system_rst => tr_out_phase_1[2].ACLR
system_rst => tr_out_phase_1[3].ACLR
system_rst => tr_out_phase_1[4].ACLR
system_rst => tr_out_phase_1[5].ACLR
system_rst => tr_out_phase_1[6].ACLR
system_rst => tr_out_phase_1[7].ACLR
system_rst => tr_out_phase_1[8].ACLR
system_rst => tr_out_phase_1[9].ACLR
system_rst => tr_out_phase_1[10].ACLR
system_rst => tr_out_phase_1[11].ACLR
system_rst => tr_out_phase_1[12].ACLR
system_rst => tr_out_phase_1[13].ACLR
system_rst => tr_out_phase_1[14].ACLR
system_rst => tr_out_phase_1[15].ACLR
system_rst => tr_out_phase_1[16].ACLR
system_rst => tr_out_phase_1[17].ACLR
system_rst => tr_out_phase_1[18].ACLR
system_rst => tr_out_phase_1[19].ACLR
system_rst => tr_out_phase_1[20].ACLR
system_rst => tl_out_phase_1[0].ACLR
system_rst => tl_out_phase_1[1].ACLR
system_rst => tl_out_phase_1[2].ACLR
system_rst => tl_out_phase_1[3].ACLR
system_rst => tl_out_phase_1[4].ACLR
system_rst => tl_out_phase_1[5].ACLR
system_rst => tl_out_phase_1[6].ACLR
system_rst => tl_out_phase_1[7].ACLR
system_rst => tl_out_phase_1[8].ACLR
system_rst => tl_out_phase_1[9].ACLR
system_rst => tl_out_phase_1[10].ACLR
system_rst => tl_out_phase_1[11].ACLR
system_rst => tl_out_phase_1[12].ACLR
system_rst => tl_out_phase_1[13].ACLR
system_rst => tl_out_phase_1[14].ACLR
system_rst => tl_out_phase_1[15].ACLR
system_rst => tl_out_phase_1[16].ACLR
system_rst => tl_out_phase_1[17].ACLR
system_rst => tl_out_phase_1[18].ACLR
system_rst => tl_out_phase_1[19].ACLR
system_rst => tl_out_phase_1[20].ACLR
system_rst => delta_col_out_pipe2[0].ACLR
system_rst => delta_col_out_pipe2[1].ACLR
system_rst => delta_col_out_pipe2[2].ACLR
system_rst => delta_col_out_pipe2[3].ACLR
system_rst => delta_col_out_pipe2[4].ACLR
system_rst => delta_col_out_pipe2[5].ACLR
system_rst => delta_col_out_pipe2[6].ACLR
system_rst => delta_col_out_pipe1[0].ACLR
system_rst => delta_col_out_pipe1[1].ACLR
system_rst => delta_col_out_pipe1[2].ACLR
system_rst => delta_col_out_pipe1[3].ACLR
system_rst => delta_col_out_pipe1[4].ACLR
system_rst => delta_col_out_pipe1[5].ACLR
system_rst => delta_col_out_pipe1[6].ACLR
system_rst => delta_row_out_pipe2[0].ACLR
system_rst => delta_row_out_pipe2[1].ACLR
system_rst => delta_row_out_pipe2[2].ACLR
system_rst => delta_row_out_pipe2[3].ACLR
system_rst => delta_row_out_pipe2[4].ACLR
system_rst => delta_row_out_pipe2[5].ACLR
system_rst => delta_row_out_pipe2[6].ACLR
system_rst => delta_row_out_pipe1[0].ACLR
system_rst => delta_row_out_pipe1[1].ACLR
system_rst => delta_row_out_pipe1[2].ACLR
system_rst => delta_row_out_pipe1[3].ACLR
system_rst => delta_row_out_pipe1[4].ACLR
system_rst => delta_row_out_pipe1[5].ACLR
system_rst => delta_row_out_pipe1[6].ACLR
system_rst => delta_col_out[0]~reg0.ACLR
system_rst => delta_col_out[1]~reg0.ACLR
system_rst => delta_col_out[2]~reg0.ACLR
system_rst => delta_col_out[3]~reg0.ACLR
system_rst => delta_col_out[4]~reg0.ACLR
system_rst => delta_col_out[5]~reg0.ACLR
system_rst => delta_col_out[6]~reg0.ACLR
system_rst => delta_row_out[0]~reg0.ACLR
system_rst => delta_row_out[1]~reg0.ACLR
system_rst => delta_row_out[2]~reg0.ACLR
system_rst => delta_row_out[3]~reg0.ACLR
system_rst => delta_row_out[4]~reg0.ACLR
system_rst => delta_row_out[5]~reg0.ACLR
system_rst => delta_row_out[6]~reg0.ACLR
system_rst => br_out[0]~reg0.ACLR
system_rst => br_out[1]~reg0.ACLR
system_rst => br_out[2]~reg0.ACLR
system_rst => br_out[3]~reg0.ACLR
system_rst => br_out[4]~reg0.ACLR
system_rst => br_out[5]~reg0.ACLR
system_rst => br_out[6]~reg0.ACLR
system_rst => br_out[7]~reg0.ACLR
system_rst => br_out[8]~reg0.ACLR
system_rst => br_out[9]~reg0.ACLR
system_rst => br_out[10]~reg0.ACLR
system_rst => br_out[11]~reg0.ACLR
system_rst => br_out[12]~reg0.ACLR
system_rst => br_out[13]~reg0.ACLR
system_rst => br_out[14]~reg0.ACLR
system_rst => br_out[15]~reg0.ACLR
system_rst => br_out[16]~reg0.ACLR
system_rst => br_out[17]~reg0.ACLR
system_rst => br_out[18]~reg0.ACLR
system_rst => br_out[19]~reg0.ACLR
system_rst => br_out[20]~reg0.ACLR
system_rst => br_out[21]~reg0.ACLR
system_rst => br_out[22]~reg0.ACLR
system_rst => bl_out[0]~reg0.ACLR
system_rst => bl_out[1]~reg0.ACLR
system_rst => bl_out[2]~reg0.ACLR
system_rst => bl_out[3]~reg0.ACLR
system_rst => bl_out[4]~reg0.ACLR
system_rst => bl_out[5]~reg0.ACLR
system_rst => bl_out[6]~reg0.ACLR
system_rst => bl_out[7]~reg0.ACLR
system_rst => bl_out[8]~reg0.ACLR
system_rst => bl_out[9]~reg0.ACLR
system_rst => bl_out[10]~reg0.ACLR
system_rst => bl_out[11]~reg0.ACLR
system_rst => bl_out[12]~reg0.ACLR
system_rst => bl_out[13]~reg0.ACLR
system_rst => bl_out[14]~reg0.ACLR
system_rst => bl_out[15]~reg0.ACLR
system_rst => bl_out[16]~reg0.ACLR
system_rst => bl_out[17]~reg0.ACLR
system_rst => bl_out[18]~reg0.ACLR
system_rst => bl_out[19]~reg0.ACLR
system_rst => bl_out[20]~reg0.ACLR
system_rst => bl_out[21]~reg0.ACLR
system_rst => bl_out[22]~reg0.ACLR
system_rst => tr_out[0]~reg0.ACLR
system_rst => tr_out[1]~reg0.ACLR
system_rst => tr_out[2]~reg0.ACLR
system_rst => tr_out[3]~reg0.ACLR
system_rst => tr_out[4]~reg0.ACLR
system_rst => tr_out[5]~reg0.ACLR
system_rst => tr_out[6]~reg0.ACLR
system_rst => tr_out[7]~reg0.ACLR
system_rst => tr_out[8]~reg0.ACLR
system_rst => tr_out[9]~reg0.ACLR
system_rst => tr_out[10]~reg0.ACLR
system_rst => tr_out[11]~reg0.ACLR
system_rst => tr_out[12]~reg0.ACLR
system_rst => tr_out[13]~reg0.ACLR
system_rst => tr_out[14]~reg0.ACLR
system_rst => tr_out[15]~reg0.ACLR
system_rst => tr_out[16]~reg0.ACLR
system_rst => tr_out[17]~reg0.ACLR
system_rst => tr_out[18]~reg0.ACLR
system_rst => tr_out[19]~reg0.ACLR
system_rst => tr_out[20]~reg0.ACLR
system_rst => tr_out[21]~reg0.ACLR
system_rst => tr_out[22]~reg0.ACLR
system_rst => tl_out[0]~reg0.ACLR
system_rst => tl_out[1]~reg0.ACLR
system_rst => tl_out[2]~reg0.ACLR
system_rst => tl_out[3]~reg0.ACLR
system_rst => tl_out[4]~reg0.ACLR
system_rst => tl_out[5]~reg0.ACLR
system_rst => tl_out[6]~reg0.ACLR
system_rst => tl_out[7]~reg0.ACLR
system_rst => tl_out[8]~reg0.ACLR
system_rst => tl_out[9]~reg0.ACLR
system_rst => tl_out[10]~reg0.ACLR
system_rst => tl_out[11]~reg0.ACLR
system_rst => tl_out[12]~reg0.ACLR
system_rst => tl_out[13]~reg0.ACLR
system_rst => tl_out[14]~reg0.ACLR
system_rst => tl_out[15]~reg0.ACLR
system_rst => tl_out[16]~reg0.ACLR
system_rst => tl_out[17]~reg0.ACLR
system_rst => tl_out[18]~reg0.ACLR
system_rst => tl_out[19]~reg0.ACLR
system_rst => tl_out[20]~reg0.ACLR
system_rst => tl_out[21]~reg0.ACLR
system_rst => tl_out[22]~reg0.ACLR
system_rst => col_fraction_calc_after_crop[14].ACLR
system_rst => col_fraction_calc_after_crop[15].ACLR
system_rst => col_fraction_calc_after_crop[16].ACLR
system_rst => col_fraction_calc_after_crop[17].ACLR
system_rst => col_fraction_calc_after_crop[18].ACLR
system_rst => col_fraction_calc_after_crop[19].ACLR
system_rst => col_fraction_calc_after_crop[20].ACLR
system_rst => col_fraction_calc_after_crop[21].ACLR
system_rst => col_fraction_calc_after_crop[22].ACLR
system_rst => col_fraction_calc_after_crop[23].ACLR
system_rst => col_fraction_calc_after_crop[24].ACLR
system_rst => col_fraction_calc_after_crop[25].ACLR
system_rst => col_fraction_calc_after_crop[26].ACLR
system_rst => col_fraction_calc_after_crop[27].ACLR
system_rst => col_fraction_calc_after_crop[28].ACLR
system_rst => col_fraction_calc_after_crop[29].ACLR
system_rst => col_fraction_calc_after_crop[30].ACLR
system_rst => row_fraction_calc_after_crop[14].ACLR
system_rst => row_fraction_calc_after_crop[15].ACLR
system_rst => row_fraction_calc_after_crop[16].ACLR
system_rst => row_fraction_calc_after_crop[17].ACLR
system_rst => row_fraction_calc_after_crop[18].ACLR
system_rst => row_fraction_calc_after_crop[19].ACLR
system_rst => row_fraction_calc_after_crop[20].ACLR
system_rst => row_fraction_calc_after_crop[21].ACLR
system_rst => row_fraction_calc_after_crop[22].ACLR
system_rst => row_fraction_calc_after_crop[23].ACLR
system_rst => row_fraction_calc_after_crop[24].ACLR
system_rst => row_fraction_calc_after_crop[25].ACLR
system_rst => row_fraction_calc_after_crop[26].ACLR
system_rst => row_fraction_calc_after_crop[27].ACLR
system_rst => row_fraction_calc_after_crop[28].ACLR
system_rst => row_fraction_calc_after_crop[29].ACLR
system_rst => row_fraction_calc_after_crop[30].ACLR
system_rst => br_y[0].ACLR
system_rst => br_y[1].ACLR
system_rst => br_y[2].ACLR
system_rst => br_y[3].ACLR
system_rst => br_y[4].ACLR
system_rst => br_y[5].ACLR
system_rst => br_y[6].ACLR
system_rst => br_y[7].ACLR
system_rst => br_y[8].ACLR
system_rst => br_y[9].ACLR
system_rst => br_x[0].ACLR
system_rst => br_x[1].ACLR
system_rst => br_x[2].ACLR
system_rst => br_x[3].ACLR
system_rst => br_x[4].ACLR
system_rst => br_x[5].ACLR
system_rst => br_x[6].ACLR
system_rst => br_x[7].ACLR
system_rst => br_x[8].ACLR
system_rst => br_x[9].ACLR
system_rst => bl_y[0].ACLR
system_rst => bl_y[1].ACLR
system_rst => bl_y[2].ACLR
system_rst => bl_y[3].ACLR
system_rst => bl_y[4].ACLR
system_rst => bl_y[5].ACLR
system_rst => bl_y[6].ACLR
system_rst => bl_y[7].ACLR
system_rst => bl_y[8].ACLR
system_rst => bl_y[9].ACLR
system_rst => bl_x[0].ACLR
system_rst => bl_x[1].ACLR
system_rst => bl_x[2].ACLR
system_rst => bl_x[3].ACLR
system_rst => bl_x[4].ACLR
system_rst => bl_x[5].ACLR
system_rst => bl_x[6].ACLR
system_rst => bl_x[7].ACLR
system_rst => bl_x[8].ACLR
system_rst => bl_x[9].ACLR
system_rst => tr_y[0].ACLR
system_rst => tr_y[1].ACLR
system_rst => tr_y[2].ACLR
system_rst => tr_y[3].ACLR
system_rst => tr_y[4].ACLR
system_rst => tr_y[5].ACLR
system_rst => tr_y[6].ACLR
system_rst => tr_y[7].ACLR
system_rst => tr_y[8].ACLR
system_rst => tr_y[9].ACLR
system_rst => tr_x[0].ACLR
system_rst => tr_x[1].ACLR
system_rst => tr_x[2].ACLR
system_rst => tr_x[3].ACLR
system_rst => tr_x[4].ACLR
system_rst => tr_x[5].ACLR
system_rst => tr_x[6].ACLR
system_rst => tr_x[7].ACLR
system_rst => tr_x[8].ACLR
system_rst => tr_x[9].ACLR
system_rst => tl_y[0].ACLR
system_rst => tl_y[1].ACLR
system_rst => tl_y[2].ACLR
system_rst => tl_y[3].ACLR
system_rst => tl_y[4].ACLR
system_rst => tl_y[5].ACLR
system_rst => tl_y[6].ACLR
system_rst => tl_y[7].ACLR
system_rst => tl_y[8].ACLR
system_rst => tl_y[9].ACLR
system_rst => tl_x[0].ACLR
system_rst => tl_x[1].ACLR
system_rst => tl_x[2].ACLR
system_rst => tl_x[3].ACLR
system_rst => tl_x[4].ACLR
system_rst => tl_x[5].ACLR
system_rst => tl_x[6].ACLR
system_rst => tl_x[7].ACLR
system_rst => tl_x[8].ACLR
system_rst => tl_x[9].ACLR
system_rst => out_of_range~reg0.ACLR
system_rst => en_valid_count.ACLR
system_rst => valid_counter[0].ACLR
system_rst => valid_counter[1].ACLR
system_rst => valid_counter[2].ACLR
system_rst => valid_counter[3].ACLR
system_rst => data_valid_out_sig.ACLR
system_rst => total_counter[0].ACLR
system_rst => total_counter[1].ACLR
system_rst => total_counter[2].ACLR
system_rst => total_counter[3].ACLR
system_rst => total_counter[4].ACLR
system_rst => total_counter[5].ACLR
system_rst => total_counter[6].ACLR
system_rst => total_counter[7].ACLR
system_rst => total_counter[8].ACLR
system_rst => total_counter[9].ACLR
system_rst => total_counter[10].ACLR
system_rst => total_counter[11].ACLR
system_rst => total_counter[12].ACLR
system_rst => total_counter[13].ACLR
system_rst => total_counter[14].ACLR
system_rst => total_counter[15].ACLR
system_rst => total_counter[16].ACLR
system_rst => total_counter[17].ACLR
system_rst => total_counter[18].ACLR
system_rst => unit_finish_sig.ACLR
system_rst => enable_unit.ACLR
system_rst => in_range.ACLR
system_rst => a_if_6.ACLR
system_rst => a_if_5.ACLR
system_rst => a_if_4.ACLR
system_rst => a_if_3.ACLR
system_rst => a_if_2.ACLR
system_rst => a_if_1.ACLR


|img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|bilinear:bilinear_inst
sys_clk => pixel_res[0]~reg0.CLK
sys_clk => pixel_res[1]~reg0.CLK
sys_clk => pixel_res[2]~reg0.CLK
sys_clk => pixel_res[3]~reg0.CLK
sys_clk => pixel_res[4]~reg0.CLK
sys_clk => pixel_res[5]~reg0.CLK
sys_clk => pixel_res[6]~reg0.CLK
sys_clk => pixel_res[7]~reg0.CLK
sys_clk => res_sig[14].CLK
sys_clk => res_sig[15].CLK
sys_clk => res_sig[16].CLK
sys_clk => res_sig[17].CLK
sys_clk => res_sig[18].CLK
sys_clk => res_sig[19].CLK
sys_clk => res_sig[20].CLK
sys_clk => res_sig[21].CLK
sys_clk => c2[0].CLK
sys_clk => c2[1].CLK
sys_clk => c2[2].CLK
sys_clk => c2[3].CLK
sys_clk => c2[4].CLK
sys_clk => c2[5].CLK
sys_clk => c2[6].CLK
sys_clk => c2[7].CLK
sys_clk => c2[8].CLK
sys_clk => c2[9].CLK
sys_clk => c2[10].CLK
sys_clk => c2[11].CLK
sys_clk => c2[12].CLK
sys_clk => c2[13].CLK
sys_clk => c2[14].CLK
sys_clk => c2[15].CLK
sys_clk => c2[16].CLK
sys_clk => c2[17].CLK
sys_clk => c2[18].CLK
sys_clk => c2[19].CLK
sys_clk => c2[20].CLK
sys_clk => c2[21].CLK
sys_clk => c1[0].CLK
sys_clk => c1[1].CLK
sys_clk => c1[2].CLK
sys_clk => c1[3].CLK
sys_clk => c1[4].CLK
sys_clk => c1[5].CLK
sys_clk => c1[6].CLK
sys_clk => c1[7].CLK
sys_clk => c1[8].CLK
sys_clk => c1[9].CLK
sys_clk => c1[10].CLK
sys_clk => c1[11].CLK
sys_clk => c1[12].CLK
sys_clk => c1[13].CLK
sys_clk => c1[14].CLK
sys_clk => c1[15].CLK
sys_clk => c1[16].CLK
sys_clk => c1[17].CLK
sys_clk => c1[18].CLK
sys_clk => c1[19].CLK
sys_clk => c1[20].CLK
sys_clk => c1[21].CLK
sys_clk => I2[0].CLK
sys_clk => I2[1].CLK
sys_clk => I2[2].CLK
sys_clk => I2[3].CLK
sys_clk => I2[4].CLK
sys_clk => I2[5].CLK
sys_clk => I2[6].CLK
sys_clk => I2[7].CLK
sys_clk => I2[8].CLK
sys_clk => I2[9].CLK
sys_clk => I2[10].CLK
sys_clk => I2[11].CLK
sys_clk => I2[12].CLK
sys_clk => I2[13].CLK
sys_clk => I2[14].CLK
sys_clk => b2[0].CLK
sys_clk => b2[1].CLK
sys_clk => b2[2].CLK
sys_clk => b2[3].CLK
sys_clk => b2[4].CLK
sys_clk => b2[5].CLK
sys_clk => b2[6].CLK
sys_clk => b2[7].CLK
sys_clk => b2[8].CLK
sys_clk => b2[9].CLK
sys_clk => b2[10].CLK
sys_clk => b2[11].CLK
sys_clk => b2[12].CLK
sys_clk => b2[13].CLK
sys_clk => b2[14].CLK
sys_clk => b1[0].CLK
sys_clk => b1[1].CLK
sys_clk => b1[2].CLK
sys_clk => b1[3].CLK
sys_clk => b1[4].CLK
sys_clk => b1[5].CLK
sys_clk => b1[6].CLK
sys_clk => b1[7].CLK
sys_clk => b1[8].CLK
sys_clk => b1[9].CLK
sys_clk => b1[10].CLK
sys_clk => b1[11].CLK
sys_clk => b1[12].CLK
sys_clk => b1[13].CLK
sys_clk => b1[14].CLK
sys_clk => I1[0].CLK
sys_clk => I1[1].CLK
sys_clk => I1[2].CLK
sys_clk => I1[3].CLK
sys_clk => I1[4].CLK
sys_clk => I1[5].CLK
sys_clk => I1[6].CLK
sys_clk => I1[7].CLK
sys_clk => I1[8].CLK
sys_clk => I1[9].CLK
sys_clk => I1[10].CLK
sys_clk => I1[11].CLK
sys_clk => I1[12].CLK
sys_clk => I1[13].CLK
sys_clk => I1[14].CLK
sys_clk => a2[0].CLK
sys_clk => a2[1].CLK
sys_clk => a2[2].CLK
sys_clk => a2[3].CLK
sys_clk => a2[4].CLK
sys_clk => a2[5].CLK
sys_clk => a2[6].CLK
sys_clk => a2[7].CLK
sys_clk => a2[8].CLK
sys_clk => a2[9].CLK
sys_clk => a2[10].CLK
sys_clk => a2[11].CLK
sys_clk => a2[12].CLK
sys_clk => a2[13].CLK
sys_clk => a2[14].CLK
sys_clk => a1[0].CLK
sys_clk => a1[1].CLK
sys_clk => a1[2].CLK
sys_clk => a1[3].CLK
sys_clk => a1[4].CLK
sys_clk => a1[5].CLK
sys_clk => a1[6].CLK
sys_clk => a1[7].CLK
sys_clk => a1[8].CLK
sys_clk => a1[9].CLK
sys_clk => a1[10].CLK
sys_clk => a1[11].CLK
sys_clk => a1[12].CLK
sys_clk => a1[13].CLK
sys_clk => a1[14].CLK
sys_clk => delta_col_comp[0].CLK
sys_clk => delta_col_comp[1].CLK
sys_clk => delta_col_comp[2].CLK
sys_clk => delta_col_comp[3].CLK
sys_clk => delta_col_comp[4].CLK
sys_clk => delta_col_comp[5].CLK
sys_clk => delta_col_comp[6].CLK
sys_clk => delta_row_comp[0].CLK
sys_clk => delta_row_comp[1].CLK
sys_clk => delta_row_comp[2].CLK
sys_clk => delta_row_comp[3].CLK
sys_clk => delta_row_comp[4].CLK
sys_clk => delta_row_comp[5].CLK
sys_clk => delta_row_comp[6].CLK
sys_clk => valid_counter[0].CLK
sys_clk => valid_counter[1].CLK
sys_clk => valid_counter[2].CLK
sys_clk => enable_unit.CLK
sys_clk => pixel_valid~reg0.CLK
sys_rst => pixel_res[0]~reg0.ACLR
sys_rst => pixel_res[1]~reg0.ACLR
sys_rst => pixel_res[2]~reg0.ACLR
sys_rst => pixel_res[3]~reg0.ACLR
sys_rst => pixel_res[4]~reg0.ACLR
sys_rst => pixel_res[5]~reg0.ACLR
sys_rst => pixel_res[6]~reg0.ACLR
sys_rst => pixel_res[7]~reg0.ACLR
sys_rst => res_sig[14].ACLR
sys_rst => res_sig[15].ACLR
sys_rst => res_sig[16].ACLR
sys_rst => res_sig[17].ACLR
sys_rst => res_sig[18].ACLR
sys_rst => res_sig[19].ACLR
sys_rst => res_sig[20].ACLR
sys_rst => res_sig[21].ACLR
sys_rst => c2[0].ACLR
sys_rst => c2[1].ACLR
sys_rst => c2[2].ACLR
sys_rst => c2[3].ACLR
sys_rst => c2[4].ACLR
sys_rst => c2[5].ACLR
sys_rst => c2[6].ACLR
sys_rst => c2[7].ACLR
sys_rst => c2[8].ACLR
sys_rst => c2[9].ACLR
sys_rst => c2[10].ACLR
sys_rst => c2[11].ACLR
sys_rst => c2[12].ACLR
sys_rst => c2[13].ACLR
sys_rst => c2[14].ACLR
sys_rst => c2[15].ACLR
sys_rst => c2[16].ACLR
sys_rst => c2[17].ACLR
sys_rst => c2[18].ACLR
sys_rst => c2[19].ACLR
sys_rst => c2[20].ACLR
sys_rst => c2[21].ACLR
sys_rst => c1[0].ACLR
sys_rst => c1[1].ACLR
sys_rst => c1[2].ACLR
sys_rst => c1[3].ACLR
sys_rst => c1[4].ACLR
sys_rst => c1[5].ACLR
sys_rst => c1[6].ACLR
sys_rst => c1[7].ACLR
sys_rst => c1[8].ACLR
sys_rst => c1[9].ACLR
sys_rst => c1[10].ACLR
sys_rst => c1[11].ACLR
sys_rst => c1[12].ACLR
sys_rst => c1[13].ACLR
sys_rst => c1[14].ACLR
sys_rst => c1[15].ACLR
sys_rst => c1[16].ACLR
sys_rst => c1[17].ACLR
sys_rst => c1[18].ACLR
sys_rst => c1[19].ACLR
sys_rst => c1[20].ACLR
sys_rst => c1[21].ACLR
sys_rst => I2[0].ACLR
sys_rst => I2[1].ACLR
sys_rst => I2[2].ACLR
sys_rst => I2[3].ACLR
sys_rst => I2[4].ACLR
sys_rst => I2[5].ACLR
sys_rst => I2[6].ACLR
sys_rst => I2[7].ACLR
sys_rst => I2[8].ACLR
sys_rst => I2[9].ACLR
sys_rst => I2[10].ACLR
sys_rst => I2[11].ACLR
sys_rst => I2[12].ACLR
sys_rst => I2[13].ACLR
sys_rst => I2[14].ACLR
sys_rst => b2[0].ACLR
sys_rst => b2[1].ACLR
sys_rst => b2[2].ACLR
sys_rst => b2[3].ACLR
sys_rst => b2[4].ACLR
sys_rst => b2[5].ACLR
sys_rst => b2[6].ACLR
sys_rst => b2[7].ACLR
sys_rst => b2[8].ACLR
sys_rst => b2[9].ACLR
sys_rst => b2[10].ACLR
sys_rst => b2[11].ACLR
sys_rst => b2[12].ACLR
sys_rst => b2[13].ACLR
sys_rst => b2[14].ACLR
sys_rst => b1[0].ACLR
sys_rst => b1[1].ACLR
sys_rst => b1[2].ACLR
sys_rst => b1[3].ACLR
sys_rst => b1[4].ACLR
sys_rst => b1[5].ACLR
sys_rst => b1[6].ACLR
sys_rst => b1[7].ACLR
sys_rst => b1[8].ACLR
sys_rst => b1[9].ACLR
sys_rst => b1[10].ACLR
sys_rst => b1[11].ACLR
sys_rst => b1[12].ACLR
sys_rst => b1[13].ACLR
sys_rst => b1[14].ACLR
sys_rst => I1[0].ACLR
sys_rst => I1[1].ACLR
sys_rst => I1[2].ACLR
sys_rst => I1[3].ACLR
sys_rst => I1[4].ACLR
sys_rst => I1[5].ACLR
sys_rst => I1[6].ACLR
sys_rst => I1[7].ACLR
sys_rst => I1[8].ACLR
sys_rst => I1[9].ACLR
sys_rst => I1[10].ACLR
sys_rst => I1[11].ACLR
sys_rst => I1[12].ACLR
sys_rst => I1[13].ACLR
sys_rst => I1[14].ACLR
sys_rst => a2[0].ACLR
sys_rst => a2[1].ACLR
sys_rst => a2[2].ACLR
sys_rst => a2[3].ACLR
sys_rst => a2[4].ACLR
sys_rst => a2[5].ACLR
sys_rst => a2[6].ACLR
sys_rst => a2[7].ACLR
sys_rst => a2[8].ACLR
sys_rst => a2[9].ACLR
sys_rst => a2[10].ACLR
sys_rst => a2[11].ACLR
sys_rst => a2[12].ACLR
sys_rst => a2[13].ACLR
sys_rst => a2[14].ACLR
sys_rst => a1[0].ACLR
sys_rst => a1[1].ACLR
sys_rst => a1[2].ACLR
sys_rst => a1[3].ACLR
sys_rst => a1[4].ACLR
sys_rst => a1[5].ACLR
sys_rst => a1[6].ACLR
sys_rst => a1[7].ACLR
sys_rst => a1[8].ACLR
sys_rst => a1[9].ACLR
sys_rst => a1[10].ACLR
sys_rst => a1[11].ACLR
sys_rst => a1[12].ACLR
sys_rst => a1[13].ACLR
sys_rst => a1[14].ACLR
sys_rst => valid_counter[0].ACLR
sys_rst => valid_counter[1].ACLR
sys_rst => valid_counter[2].ACLR
sys_rst => enable_unit.ACLR
sys_rst => pixel_valid~reg0.ACLR
sys_rst => delta_col_comp[0].ACLR
sys_rst => delta_col_comp[1].ACLR
sys_rst => delta_col_comp[2].ACLR
sys_rst => delta_col_comp[3].ACLR
sys_rst => delta_col_comp[4].ACLR
sys_rst => delta_col_comp[5].ACLR
sys_rst => delta_col_comp[6].ACLR
sys_rst => delta_row_comp[0].ACLR
sys_rst => delta_row_comp[1].ACLR
sys_rst => delta_row_comp[2].ACLR
sys_rst => delta_row_comp[3].ACLR
sys_rst => delta_row_comp[4].ACLR
sys_rst => delta_row_comp[5].ACLR
sys_rst => delta_row_comp[6].ACLR
req_trig => enable_unit.OUTPUTSELECT
req_trig => valid_counter.OUTPUTSELECT
req_trig => valid_counter.OUTPUTSELECT
req_trig => valid_counter.OUTPUTSELECT
req_trig => pixel_valid~reg0.ENA
req_trig => delta_row_comp[6].ENA
req_trig => delta_row_comp[5].ENA
req_trig => delta_row_comp[4].ENA
req_trig => delta_row_comp[3].ENA
req_trig => delta_row_comp[2].ENA
req_trig => delta_row_comp[1].ENA
req_trig => delta_row_comp[0].ENA
req_trig => delta_col_comp[6].ENA
req_trig => delta_col_comp[5].ENA
req_trig => delta_col_comp[4].ENA
req_trig => delta_col_comp[3].ENA
req_trig => delta_col_comp[2].ENA
req_trig => delta_col_comp[1].ENA
req_trig => delta_col_comp[0].ENA
tl_pixel[0] => Mult0.IN7
tl_pixel[1] => Mult0.IN6
tl_pixel[2] => Mult0.IN5
tl_pixel[3] => Mult0.IN4
tl_pixel[4] => Mult0.IN3
tl_pixel[5] => Mult0.IN2
tl_pixel[6] => Mult0.IN1
tl_pixel[7] => Mult0.IN0
tr_pixel[0] => Mult1.IN7
tr_pixel[1] => Mult1.IN6
tr_pixel[2] => Mult1.IN5
tr_pixel[3] => Mult1.IN4
tr_pixel[4] => Mult1.IN3
tr_pixel[5] => Mult1.IN2
tr_pixel[6] => Mult1.IN1
tr_pixel[7] => Mult1.IN0
bl_pixel[0] => Mult2.IN7
bl_pixel[1] => Mult2.IN6
bl_pixel[2] => Mult2.IN5
bl_pixel[3] => Mult2.IN4
bl_pixel[4] => Mult2.IN3
bl_pixel[5] => Mult2.IN2
bl_pixel[6] => Mult2.IN1
bl_pixel[7] => Mult2.IN0
br_pixel[0] => Mult3.IN7
br_pixel[1] => Mult3.IN6
br_pixel[2] => Mult3.IN5
br_pixel[3] => Mult3.IN4
br_pixel[4] => Mult3.IN3
br_pixel[5] => Mult3.IN2
br_pixel[6] => Mult3.IN1
br_pixel[7] => Mult3.IN0
delta_row[0] => Mult5.IN6
delta_row[0] => delta_row_comp[0].DATAIN
delta_row[1] => Mult5.IN5
delta_row[1] => delta_row_comp[1].DATAIN
delta_row[2] => Mult5.IN4
delta_row[2] => delta_row_comp[2].DATAIN
delta_row[3] => Mult5.IN3
delta_row[3] => delta_row_comp[3].DATAIN
delta_row[4] => Mult5.IN2
delta_row[4] => delta_row_comp[4].DATAIN
delta_row[5] => Mult5.IN1
delta_row[5] => delta_row_comp[5].DATAIN
delta_row[6] => Mult5.IN0
delta_row[6] => delta_row_comp[6].DATAIN
delta_col[0] => Mult1.IN14
delta_col[0] => Mult3.IN14
delta_col[0] => delta_col_comp[0].DATAIN
delta_col[1] => Mult1.IN13
delta_col[1] => Mult3.IN13
delta_col[1] => delta_col_comp[1].DATAIN
delta_col[2] => Mult1.IN12
delta_col[2] => Mult3.IN12
delta_col[2] => delta_col_comp[2].DATAIN
delta_col[3] => Mult1.IN11
delta_col[3] => Mult3.IN11
delta_col[3] => delta_col_comp[3].DATAIN
delta_col[4] => Mult1.IN10
delta_col[4] => Mult3.IN10
delta_col[4] => delta_col_comp[4].DATAIN
delta_col[5] => Mult1.IN9
delta_col[5] => Mult3.IN9
delta_col[5] => delta_col_comp[5].DATAIN
delta_col[6] => Mult1.IN8
delta_col[6] => Mult3.IN8
delta_col[6] => delta_col_comp[6].DATAIN
pixel_valid <= pixel_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_res[0] <= pixel_res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_res[1] <= pixel_res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_res[2] <= pixel_res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_res[3] <= pixel_res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_res[4] <= pixel_res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_res[5] <= pixel_res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_res[6] <= pixel_res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_res[7] <= pixel_res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:gen_reg_type_inst
clk => din_ack~reg0.CLK
clk => reg_data[0].CLK
clk => reg_data[1].CLK
clk => reg_data[2].CLK
clk => reg_data[3].CLK
clk => reg_data[4].CLK
clk => reg_data[5].CLK
clk => reg_data[6].CLK
clk => reg_data[7].CLK
reset => din_ack~reg0.ACLR
reset => reg_data[0].ACLR
reset => reg_data[1].ACLR
reset => reg_data[2].ACLR
reset => reg_data[3].ACLR
reset => reg_data[4].ACLR
reset => reg_data[5].ACLR
reset => reg_data[6].ACLR
reset => reg_data[7].ACLR
addr[0] => Equal0.IN9
addr[1] => Equal0.IN8
addr[2] => Equal0.IN7
addr[3] => Equal0.IN6
addr[4] => Equal0.IN5
din[0] => reg_data.DATAB
din[1] => reg_data.DATAB
din[2] => reg_data.DATAB
din[3] => reg_data.DATAB
din[4] => reg_data.DATAB
din[5] => reg_data.DATAB
din[6] => reg_data.DATAB
din[7] => reg_data.DATAB
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => din_ack.DATAA
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => din_ack.OUTPUTSELECT
din_ack <= din_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_en => dout_valid.IN1
dout[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\cos_reg_generate:1:gen_reg_dbg_inst
clk => din_ack~reg0.CLK
clk => reg_data[0].CLK
clk => reg_data[1].CLK
clk => reg_data[2].CLK
clk => reg_data[3].CLK
clk => reg_data[4].CLK
clk => reg_data[5].CLK
clk => reg_data[6].CLK
clk => reg_data[7].CLK
reset => din_ack~reg0.ACLR
reset => reg_data[0].ACLR
reset => reg_data[1].ACLR
reset => reg_data[2].ACLR
reset => reg_data[3].ACLR
reset => reg_data[4].ACLR
reset => reg_data[5].ACLR
reset => reg_data[6].ACLR
reset => reg_data[7].ACLR
addr[0] => Equal0.IN9
addr[1] => Equal0.IN8
addr[2] => Equal0.IN7
addr[3] => Equal0.IN6
addr[4] => Equal0.IN5
din[0] => reg_data.DATAB
din[1] => reg_data.DATAB
din[2] => reg_data.DATAB
din[3] => reg_data.DATAB
din[4] => reg_data.DATAB
din[5] => reg_data.DATAB
din[6] => reg_data.DATAB
din[7] => reg_data.DATAB
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => din_ack.DATAA
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => din_ack.OUTPUTSELECT
din_ack <= din_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_en => dout_valid.IN1
dout[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\cos_reg_generate:0:gen_reg_dbg_inst
clk => din_ack~reg0.CLK
clk => reg_data[0].CLK
clk => reg_data[1].CLK
clk => reg_data[2].CLK
clk => reg_data[3].CLK
clk => reg_data[4].CLK
clk => reg_data[5].CLK
clk => reg_data[6].CLK
clk => reg_data[7].CLK
reset => din_ack~reg0.ACLR
reset => reg_data[0].ACLR
reset => reg_data[1].ACLR
reset => reg_data[2].ACLR
reset => reg_data[3].ACLR
reset => reg_data[4].ACLR
reset => reg_data[5].ACLR
reset => reg_data[6].ACLR
reset => reg_data[7].ACLR
addr[0] => Equal0.IN9
addr[1] => Equal0.IN8
addr[2] => Equal0.IN7
addr[3] => Equal0.IN6
addr[4] => Equal0.IN5
din[0] => reg_data.DATAB
din[1] => reg_data.DATAB
din[2] => reg_data.DATAB
din[3] => reg_data.DATAB
din[4] => reg_data.DATAB
din[5] => reg_data.DATAB
din[6] => reg_data.DATAB
din[7] => reg_data.DATAB
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => din_ack.DATAA
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => din_ack.OUTPUTSELECT
din_ack <= din_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_en => dout_valid.IN1
dout[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\sin_reg_generate:1:gen_reg_dbg_inst
clk => din_ack~reg0.CLK
clk => reg_data[0].CLK
clk => reg_data[1].CLK
clk => reg_data[2].CLK
clk => reg_data[3].CLK
clk => reg_data[4].CLK
clk => reg_data[5].CLK
clk => reg_data[6].CLK
clk => reg_data[7].CLK
reset => din_ack~reg0.ACLR
reset => reg_data[0].ACLR
reset => reg_data[1].ACLR
reset => reg_data[2].ACLR
reset => reg_data[3].ACLR
reset => reg_data[4].ACLR
reset => reg_data[5].ACLR
reset => reg_data[6].ACLR
reset => reg_data[7].ACLR
addr[0] => Equal0.IN9
addr[1] => Equal0.IN8
addr[2] => Equal0.IN7
addr[3] => Equal0.IN6
addr[4] => Equal0.IN5
din[0] => reg_data.DATAB
din[1] => reg_data.DATAB
din[2] => reg_data.DATAB
din[3] => reg_data.DATAB
din[4] => reg_data.DATAB
din[5] => reg_data.DATAB
din[6] => reg_data.DATAB
din[7] => reg_data.DATAB
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => din_ack.DATAA
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => din_ack.OUTPUTSELECT
din_ack <= din_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_en => dout_valid.IN1
dout[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\sin_reg_generate:0:gen_reg_dbg_inst
clk => din_ack~reg0.CLK
clk => reg_data[0].CLK
clk => reg_data[1].CLK
clk => reg_data[2].CLK
clk => reg_data[3].CLK
clk => reg_data[4].CLK
clk => reg_data[5].CLK
clk => reg_data[6].CLK
clk => reg_data[7].CLK
reset => din_ack~reg0.ACLR
reset => reg_data[0].ACLR
reset => reg_data[1].ACLR
reset => reg_data[2].ACLR
reset => reg_data[3].ACLR
reset => reg_data[4].ACLR
reset => reg_data[5].ACLR
reset => reg_data[6].ACLR
reset => reg_data[7].ACLR
addr[0] => Equal0.IN9
addr[1] => Equal0.IN8
addr[2] => Equal0.IN7
addr[3] => Equal0.IN6
addr[4] => Equal0.IN5
din[0] => reg_data.DATAB
din[1] => reg_data.DATAB
din[2] => reg_data.DATAB
din[3] => reg_data.DATAB
din[4] => reg_data.DATAB
din[5] => reg_data.DATAB
din[6] => reg_data.DATAB
din[7] => reg_data.DATAB
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => din_ack.DATAA
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => din_ack.OUTPUTSELECT
din_ack <= din_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_en => dout_valid.IN1
dout[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\x_start_reg_generate:1:gen_reg_dbg_inst
clk => din_ack~reg0.CLK
clk => reg_data[0].CLK
clk => reg_data[1].CLK
clk => reg_data[2].CLK
clk => reg_data[3].CLK
clk => reg_data[4].CLK
clk => reg_data[5].CLK
clk => reg_data[6].CLK
clk => reg_data[7].CLK
reset => din_ack~reg0.ACLR
reset => reg_data[0].ACLR
reset => reg_data[1].ACLR
reset => reg_data[2].ACLR
reset => reg_data[3].ACLR
reset => reg_data[4].ACLR
reset => reg_data[5].ACLR
reset => reg_data[6].ACLR
reset => reg_data[7].ACLR
addr[0] => Equal0.IN9
addr[1] => Equal0.IN8
addr[2] => Equal0.IN7
addr[3] => Equal0.IN6
addr[4] => Equal0.IN5
din[0] => reg_data.DATAB
din[1] => reg_data.DATAB
din[2] => reg_data.DATAB
din[3] => reg_data.DATAB
din[4] => reg_data.DATAB
din[5] => reg_data.DATAB
din[6] => reg_data.DATAB
din[7] => reg_data.DATAB
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => din_ack.DATAA
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => din_ack.OUTPUTSELECT
din_ack <= din_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_en => dout_valid.IN1
dout[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\x_start_reg_generate:0:gen_reg_dbg_inst
clk => din_ack~reg0.CLK
clk => reg_data[0].CLK
clk => reg_data[1].CLK
clk => reg_data[2].CLK
clk => reg_data[3].CLK
clk => reg_data[4].CLK
clk => reg_data[5].CLK
clk => reg_data[6].CLK
clk => reg_data[7].CLK
reset => din_ack~reg0.ACLR
reset => reg_data[0].ACLR
reset => reg_data[1].ACLR
reset => reg_data[2].ACLR
reset => reg_data[3].ACLR
reset => reg_data[4].ACLR
reset => reg_data[5].ACLR
reset => reg_data[6].ACLR
reset => reg_data[7].ACLR
addr[0] => Equal0.IN9
addr[1] => Equal0.IN8
addr[2] => Equal0.IN7
addr[3] => Equal0.IN6
addr[4] => Equal0.IN5
din[0] => reg_data.DATAB
din[1] => reg_data.DATAB
din[2] => reg_data.DATAB
din[3] => reg_data.DATAB
din[4] => reg_data.DATAB
din[5] => reg_data.DATAB
din[6] => reg_data.DATAB
din[7] => reg_data.DATAB
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => din_ack.DATAA
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => din_ack.OUTPUTSELECT
din_ack <= din_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_en => dout_valid.IN1
dout[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\y_start_reg_generate:1:gen_reg_dbg_inst
clk => din_ack~reg0.CLK
clk => reg_data[0].CLK
clk => reg_data[1].CLK
clk => reg_data[2].CLK
clk => reg_data[3].CLK
clk => reg_data[4].CLK
clk => reg_data[5].CLK
clk => reg_data[6].CLK
clk => reg_data[7].CLK
reset => din_ack~reg0.ACLR
reset => reg_data[0].ACLR
reset => reg_data[1].ACLR
reset => reg_data[2].ACLR
reset => reg_data[3].ACLR
reset => reg_data[4].ACLR
reset => reg_data[5].ACLR
reset => reg_data[6].ACLR
reset => reg_data[7].ACLR
addr[0] => Equal0.IN9
addr[1] => Equal0.IN8
addr[2] => Equal0.IN7
addr[3] => Equal0.IN6
addr[4] => Equal0.IN5
din[0] => reg_data.DATAB
din[1] => reg_data.DATAB
din[2] => reg_data.DATAB
din[3] => reg_data.DATAB
din[4] => reg_data.DATAB
din[5] => reg_data.DATAB
din[6] => reg_data.DATAB
din[7] => reg_data.DATAB
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => din_ack.DATAA
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => din_ack.OUTPUTSELECT
din_ack <= din_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_en => dout_valid.IN1
dout[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\y_start_reg_generate:0:gen_reg_dbg_inst
clk => din_ack~reg0.CLK
clk => reg_data[0].CLK
clk => reg_data[1].CLK
clk => reg_data[2].CLK
clk => reg_data[3].CLK
clk => reg_data[4].CLK
clk => reg_data[5].CLK
clk => reg_data[6].CLK
clk => reg_data[7].CLK
reset => din_ack~reg0.ACLR
reset => reg_data[0].ACLR
reset => reg_data[1].ACLR
reset => reg_data[2].ACLR
reset => reg_data[3].ACLR
reset => reg_data[4].ACLR
reset => reg_data[5].ACLR
reset => reg_data[6].ACLR
reset => reg_data[7].ACLR
addr[0] => Equal0.IN9
addr[1] => Equal0.IN8
addr[2] => Equal0.IN7
addr[3] => Equal0.IN6
addr[4] => Equal0.IN5
din[0] => reg_data.DATAB
din[1] => reg_data.DATAB
din[2] => reg_data.DATAB
din[3] => reg_data.DATAB
din[4] => reg_data.DATAB
din[5] => reg_data.DATAB
din[6] => reg_data.DATAB
din[7] => reg_data.DATAB
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => din_ack.DATAA
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => din_ack.OUTPUTSELECT
din_ack <= din_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_en => dout_valid.IN1
dout[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\zoom_reg_generate:1:gen_reg_dbg_inst
clk => din_ack~reg0.CLK
clk => reg_data[0].CLK
clk => reg_data[1].CLK
clk => reg_data[2].CLK
clk => reg_data[3].CLK
clk => reg_data[4].CLK
clk => reg_data[5].CLK
clk => reg_data[6].CLK
clk => reg_data[7].CLK
reset => din_ack~reg0.ACLR
reset => reg_data[0].ACLR
reset => reg_data[1].ACLR
reset => reg_data[2].ACLR
reset => reg_data[3].ACLR
reset => reg_data[4].ACLR
reset => reg_data[5].ACLR
reset => reg_data[6].ACLR
reset => reg_data[7].ACLR
addr[0] => Equal0.IN9
addr[1] => Equal0.IN8
addr[2] => Equal0.IN7
addr[3] => Equal0.IN6
addr[4] => Equal0.IN5
din[0] => reg_data.DATAB
din[1] => reg_data.DATAB
din[2] => reg_data.DATAB
din[3] => reg_data.DATAB
din[4] => reg_data.DATAB
din[5] => reg_data.DATAB
din[6] => reg_data.DATAB
din[7] => reg_data.DATAB
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => din_ack.DATAA
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => din_ack.OUTPUTSELECT
din_ack <= din_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_en => dout_valid.IN1
dout[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\zoom_reg_generate:0:gen_reg_dbg_inst
clk => din_ack~reg0.CLK
clk => reg_data[0].CLK
clk => reg_data[1].CLK
clk => reg_data[2].CLK
clk => reg_data[3].CLK
clk => reg_data[4].CLK
clk => reg_data[5].CLK
clk => reg_data[6].CLK
clk => reg_data[7].CLK
reset => din_ack~reg0.ACLR
reset => reg_data[0].ACLR
reset => reg_data[1].ACLR
reset => reg_data[2].ACLR
reset => reg_data[3].ACLR
reset => reg_data[4].ACLR
reset => reg_data[5].ACLR
reset => reg_data[6].ACLR
reset => reg_data[7].ACLR
addr[0] => Equal0.IN9
addr[1] => Equal0.IN8
addr[2] => Equal0.IN7
addr[3] => Equal0.IN6
addr[4] => Equal0.IN5
din[0] => reg_data.DATAB
din[1] => reg_data.DATAB
din[2] => reg_data.DATAB
din[3] => reg_data.DATAB
din[4] => reg_data.DATAB
din[5] => reg_data.DATAB
din[6] => reg_data.DATAB
din[7] => reg_data.DATAB
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => reg_data.OUTPUTSELECT
wr_en => din_ack.DATAA
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => reg_data.OUTPUTSELECT
clear => din_ack.OUTPUTSELECT
din_ack <= din_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_en => dout_valid.IN1
dout[0] <= reg_data[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= reg_data[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= reg_data[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= reg_data[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= reg_data[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= reg_data[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= reg_data[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= reg_data[7].DB_MAX_OUTPUT_PORT_TYPE
dout_valid <= dout_valid.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|wbs_reg:wbs_reg_inst
rst => ~NO_FANOUT~
clk_i => ~NO_FANOUT~
wbs_cyc_i => cyc_active.IN0
wbs_cyc_i => wbs_ack_o.IN0
wbs_cyc_i => wbs_ack_o.IN0
wbs_cyc_i => wbs_stall_o.DATAIN
wbs_stb_i => cyc_active.IN1
wbs_adr_i[0] => addr[0].DATAIN
wbs_adr_i[1] => addr[1].DATAIN
wbs_adr_i[2] => addr[2].DATAIN
wbs_adr_i[3] => addr[3].DATAIN
wbs_adr_i[4] => addr[4].DATAIN
wbs_we_i => wr_en.IN1
wbs_we_i => wbs_ack_o.IN1
wbs_we_i => wbs_ack_o.IN1
wbs_we_i => rd_en.IN1
wbs_dat_i[0] => din[0].DATAIN
wbs_dat_i[1] => din[1].DATAIN
wbs_dat_i[2] => din[2].DATAIN
wbs_dat_i[3] => din[3].DATAIN
wbs_dat_i[4] => din[4].DATAIN
wbs_dat_i[5] => din[5].DATAIN
wbs_dat_i[6] => din[6].DATAIN
wbs_dat_i[7] => din[7].DATAIN
wbs_dat_o[0] <= dout[0].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[1] <= dout[1].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[2] <= dout[2].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[3] <= dout[3].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[4] <= dout[4].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[5] <= dout[5].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[6] <= dout[6].DB_MAX_OUTPUT_PORT_TYPE
wbs_dat_o[7] <= dout[7].DB_MAX_OUTPUT_PORT_TYPE
wbs_ack_o <= wbs_ack_o.DB_MAX_OUTPUT_PORT_TYPE
wbs_stall_o <= wbs_cyc_i.DB_MAX_OUTPUT_PORT_TYPE
din_ack => wbs_ack_o.DATAB
dout[0] => wbs_dat_o[0].DATAIN
dout[1] => wbs_dat_o[1].DATAIN
dout[2] => wbs_dat_o[2].DATAIN
dout[3] => wbs_dat_o[3].DATAIN
dout[4] => wbs_dat_o[4].DATAIN
dout[5] => wbs_dat_o[5].DATAIN
dout[6] => wbs_dat_o[6].DATAIN
dout[7] => wbs_dat_o[7].DATAIN
dout_valid => wbs_ack_o.DATAB
addr[0] <= wbs_adr_i[0].DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= wbs_adr_i[1].DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= wbs_adr_i[2].DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= wbs_adr_i[3].DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= wbs_adr_i[4].DB_MAX_OUTPUT_PORT_TYPE
din[0] <= wbs_dat_i[0].DB_MAX_OUTPUT_PORT_TYPE
din[1] <= wbs_dat_i[1].DB_MAX_OUTPUT_PORT_TYPE
din[2] <= wbs_dat_i[2].DB_MAX_OUTPUT_PORT_TYPE
din[3] <= wbs_dat_i[3].DB_MAX_OUTPUT_PORT_TYPE
din[4] <= wbs_dat_i[4].DB_MAX_OUTPUT_PORT_TYPE
din[5] <= wbs_dat_i[5].DB_MAX_OUTPUT_PORT_TYPE
din[6] <= wbs_dat_i[6].DB_MAX_OUTPUT_PORT_TYPE
din[7] <= wbs_dat_i[7].DB_MAX_OUTPUT_PORT_TYPE
rd_en <= rd_en.DB_MAX_OUTPUT_PORT_TYPE
wr_en <= wr_en.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|global_nets_top:inst
fpga_clk => clk_blk_top:clk_blk_inst.fpga_clk
fpga_clk => reset_blk_top:reset_blk_inst.fpga_clk
fpga_rst => reset_blk_top:reset_blk_inst.fpga_rst
sdram_clk <= clk_blk_top:clk_blk_inst.sdram_clk
system_clk <= clk_blk_top:clk_blk_inst.system_clk
vesa_clk <= clk_blk_top:clk_blk_inst.vesa_clk
sync_sdram_rst <= reset_blk_top:reset_blk_inst.sync_sdram_rst
sync_system_rst <= reset_blk_top:reset_blk_inst.sync_system_rst
sync_vesa_rst <= reset_blk_top:reset_blk_inst.sync_vesa_rst


|img_man_MDS|global_nets_top:inst|clk_blk_top:clk_blk_inst
fpga_clk => pll:pll_inst.inclk0
sdram_clk <= pll:pll_inst.c0
system_clk <= pll:pll_inst.c1
vesa_clk <= pll:pll_inst.c2
pll_locked <= pll:pll_inst.locked


|img_man_MDS|global_nets_top:inst|clk_blk_top:clk_blk_inst|pll:pll_inst
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
c2 <= altpll:altpll_component.clk[2]
locked <= altpll:altpll_component.locked


|img_man_MDS|global_nets_top:inst|clk_blk_top:clk_blk_inst|pll:pll_inst|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|img_man_MDS|global_nets_top:inst|reset_blk_top:reset_blk_inst
fpga_clk => reset_debouncer:rst_deb_inst.fpga_in_clk
sdram_clk => sync_rst_gen:sync_rst_sdram_inst.clk
system_clk => sync_rst_gen:sync_rst_sys_inst.clk
vesa_clk => sync_rst_gen:sync_rst_vesa_inst.clk
fpga_rst => reset_debouncer:rst_deb_inst.rst_in
pll_locked => reset_debouncer:rst_deb_inst.pll_locked
sync_sdram_rst <= sync_rst_gen:sync_rst_sdram_inst.sync_rst_out
sync_system_rst <= sync_rst_gen:sync_rst_sys_inst.sync_rst_out
sync_vesa_rst <= sync_rst_gen:sync_rst_vesa_inst.sync_rst_out


|img_man_MDS|global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst
fpga_in_clk => sync_rst_out~reg0.CLK
fpga_in_clk => sync_rst_d3.CLK
fpga_in_clk => sync_rst_d2.CLK
fpga_in_clk => sync_rst_d1.CLK
fpga_in_clk => pll_db.CLK
fpga_in_clk => pll_d4.CLK
fpga_in_clk => pll_d3.CLK
fpga_in_clk => pll_d2.CLK
fpga_in_clk => pll_d1.CLK
fpga_in_clk => reset_db.CLK
fpga_in_clk => reset_d4.CLK
fpga_in_clk => reset_d3.CLK
fpga_in_clk => reset_d2.CLK
fpga_in_clk => reset_d1.CLK
rst_in => reset_d1.DATAIN
pll_locked => pll_d1.DATAIN
sync_rst_out <= sync_rst_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst
clk => sync_rst_out~reg0.CLK
clk => sync_rst_deb.CLK
sys_rst_in => sync_rst_out~reg0.ACLR
sys_rst_in => sync_rst_deb.ACLR
sync_rst_out <= sync_rst_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst
clk => sync_rst_out~reg0.CLK
clk => sync_rst_deb.CLK
sys_rst_in => sync_rst_out~reg0.ACLR
sys_rst_in => sync_rst_deb.ACLR
sync_rst_out <= sync_rst_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst
clk => sync_rst_out~reg0.CLK
clk => sync_rst_deb.CLK
sys_rst_in => sync_rst_out~reg0.ACLR
sys_rst_in => sync_rst_deb.ACLR
sync_rst_out <= sync_rst_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|hexss:inst3
din[0] => Mux0.IN19
din[0] => Mux1.IN19
din[0] => Mux2.IN19
din[0] => Mux3.IN19
din[0] => Mux4.IN19
din[0] => Mux5.IN19
din[0] => Mux6.IN19
din[1] => Mux0.IN18
din[1] => Mux1.IN18
din[1] => Mux2.IN18
din[1] => Mux3.IN18
din[1] => Mux4.IN18
din[1] => Mux5.IN18
din[1] => Mux6.IN18
din[2] => Mux0.IN17
din[2] => Mux1.IN17
din[2] => Mux2.IN17
din[2] => Mux3.IN17
din[2] => Mux4.IN17
din[2] => Mux5.IN17
din[2] => Mux6.IN17
din[3] => Mux0.IN16
din[3] => Mux1.IN16
din[3] => Mux2.IN16
din[3] => Mux3.IN16
din[3] => Mux4.IN16
din[3] => Mux5.IN16
din[3] => Mux6.IN16
ss[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ss[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ss[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ss[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ss[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ss[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ss[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|hexss:inst4
din[0] => Mux0.IN19
din[0] => Mux1.IN19
din[0] => Mux2.IN19
din[0] => Mux3.IN19
din[0] => Mux4.IN19
din[0] => Mux5.IN19
din[0] => Mux6.IN19
din[1] => Mux0.IN18
din[1] => Mux1.IN18
din[1] => Mux2.IN18
din[1] => Mux3.IN18
din[1] => Mux4.IN18
din[1] => Mux5.IN18
din[1] => Mux6.IN18
din[2] => Mux0.IN17
din[2] => Mux1.IN17
din[2] => Mux2.IN17
din[2] => Mux3.IN17
din[2] => Mux4.IN17
din[2] => Mux5.IN17
din[2] => Mux6.IN17
din[3] => Mux0.IN16
din[3] => Mux1.IN16
din[3] => Mux2.IN16
din[3] => Mux3.IN16
din[3] => Mux4.IN16
din[3] => Mux5.IN16
din[3] => Mux6.IN16
ss[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ss[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ss[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ss[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ss[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ss[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ss[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|hexss:inst5
din[0] => Mux0.IN19
din[0] => Mux1.IN19
din[0] => Mux2.IN19
din[0] => Mux3.IN19
din[0] => Mux4.IN19
din[0] => Mux5.IN19
din[0] => Mux6.IN19
din[1] => Mux0.IN18
din[1] => Mux1.IN18
din[1] => Mux2.IN18
din[1] => Mux3.IN18
din[1] => Mux4.IN18
din[1] => Mux5.IN18
din[1] => Mux6.IN18
din[2] => Mux0.IN17
din[2] => Mux1.IN17
din[2] => Mux2.IN17
din[2] => Mux3.IN17
din[2] => Mux4.IN17
din[2] => Mux5.IN17
din[2] => Mux6.IN17
din[3] => Mux0.IN16
din[3] => Mux1.IN16
din[3] => Mux2.IN16
din[3] => Mux3.IN16
din[3] => Mux4.IN16
din[3] => Mux5.IN16
din[3] => Mux6.IN16
ss[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ss[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ss[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ss[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ss[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ss[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ss[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|hexss:inst6
din[0] => Mux0.IN19
din[0] => Mux1.IN19
din[0] => Mux2.IN19
din[0] => Mux3.IN19
din[0] => Mux4.IN19
din[0] => Mux5.IN19
din[0] => Mux6.IN19
din[1] => Mux0.IN18
din[1] => Mux1.IN18
din[1] => Mux2.IN18
din[1] => Mux3.IN18
din[1] => Mux4.IN18
din[1] => Mux5.IN18
din[1] => Mux6.IN18
din[2] => Mux0.IN17
din[2] => Mux1.IN17
din[2] => Mux2.IN17
din[2] => Mux3.IN17
din[2] => Mux4.IN17
din[2] => Mux5.IN17
din[2] => Mux6.IN17
din[3] => Mux0.IN16
din[3] => Mux1.IN16
din[3] => Mux2.IN16
din[3] => Mux3.IN16
din[3] => Mux4.IN16
din[3] => Mux5.IN16
din[3] => Mux6.IN16
ss[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ss[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ss[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ss[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ss[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ss[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ss[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|hexss:inst7
din[0] => Mux0.IN19
din[0] => Mux1.IN19
din[0] => Mux2.IN19
din[0] => Mux3.IN19
din[0] => Mux4.IN19
din[0] => Mux5.IN19
din[0] => Mux6.IN19
din[1] => Mux0.IN18
din[1] => Mux1.IN18
din[1] => Mux2.IN18
din[1] => Mux3.IN18
din[1] => Mux4.IN18
din[1] => Mux5.IN18
din[1] => Mux6.IN18
din[2] => Mux0.IN17
din[2] => Mux1.IN17
din[2] => Mux2.IN17
din[2] => Mux3.IN17
din[2] => Mux4.IN17
din[2] => Mux5.IN17
din[2] => Mux6.IN17
din[3] => Mux0.IN16
din[3] => Mux1.IN16
din[3] => Mux2.IN16
din[3] => Mux3.IN16
din[3] => Mux4.IN16
din[3] => Mux5.IN16
din[3] => Mux6.IN16
ss[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ss[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ss[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ss[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ss[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ss[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ss[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|hexss:inst8
din[0] => Mux0.IN19
din[0] => Mux1.IN19
din[0] => Mux2.IN19
din[0] => Mux3.IN19
din[0] => Mux4.IN19
din[0] => Mux5.IN19
din[0] => Mux6.IN19
din[1] => Mux0.IN18
din[1] => Mux1.IN18
din[1] => Mux2.IN18
din[1] => Mux3.IN18
din[1] => Mux4.IN18
din[1] => Mux5.IN18
din[1] => Mux6.IN18
din[2] => Mux0.IN17
din[2] => Mux1.IN17
din[2] => Mux2.IN17
din[2] => Mux3.IN17
din[2] => Mux4.IN17
din[2] => Mux5.IN17
din[2] => Mux6.IN17
din[3] => Mux0.IN16
din[3] => Mux1.IN16
din[3] => Mux2.IN16
din[3] => Mux3.IN16
din[3] => Mux4.IN16
din[3] => Mux5.IN16
din[3] => Mux6.IN16
ss[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ss[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ss[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ss[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ss[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ss[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ss[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|hexss:inst9
din[0] => Mux0.IN19
din[0] => Mux1.IN19
din[0] => Mux2.IN19
din[0] => Mux3.IN19
din[0] => Mux4.IN19
din[0] => Mux5.IN19
din[0] => Mux6.IN19
din[1] => Mux0.IN18
din[1] => Mux1.IN18
din[1] => Mux2.IN18
din[1] => Mux3.IN18
din[1] => Mux4.IN18
din[1] => Mux5.IN18
din[1] => Mux6.IN18
din[2] => Mux0.IN17
din[2] => Mux1.IN17
din[2] => Mux2.IN17
din[2] => Mux3.IN17
din[2] => Mux4.IN17
din[2] => Mux5.IN17
din[2] => Mux6.IN17
din[3] => Mux0.IN16
din[3] => Mux1.IN16
din[3] => Mux2.IN16
din[3] => Mux3.IN16
din[3] => Mux4.IN16
din[3] => Mux5.IN16
din[3] => Mux6.IN16
ss[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ss[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ss[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ss[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ss[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ss[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ss[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|img_man_MDS|hexss:inst14
din[0] => Mux0.IN19
din[0] => Mux1.IN19
din[0] => Mux2.IN19
din[0] => Mux3.IN19
din[0] => Mux4.IN19
din[0] => Mux5.IN19
din[0] => Mux6.IN19
din[1] => Mux0.IN18
din[1] => Mux1.IN18
din[1] => Mux2.IN18
din[1] => Mux3.IN18
din[1] => Mux4.IN18
din[1] => Mux5.IN18
din[1] => Mux6.IN18
din[2] => Mux0.IN17
din[2] => Mux1.IN17
din[2] => Mux2.IN17
din[2] => Mux3.IN17
din[2] => Mux4.IN17
din[2] => Mux5.IN17
din[2] => Mux6.IN17
din[3] => Mux0.IN16
din[3] => Mux1.IN16
din[3] => Mux2.IN16
din[3] => Mux3.IN16
din[3] => Mux4.IN16
din[3] => Mux5.IN16
din[3] => Mux6.IN16
ss[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ss[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ss[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ss[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ss[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ss[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ss[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


