Symbol table:

Sys_GetCoreID/73 (Sys_GetCoreID) @0dac7b60
  Type: function
  Visibility: external public
  References: 
  Referring: 
  Availability: not_available
  Function flags:
  Called by: SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/72 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/71 SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/70 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/69 SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/68 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/67 SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/66 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/65 SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/64 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/63 SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/62 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/61 SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/60 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/59 SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/58 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/57 SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/56 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/55 SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/54 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/53 SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/52 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/51 SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/50 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/49 SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/48 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/47 SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/46 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/45 SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/44 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/43 SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/42 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/41 SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/40 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/39 SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/38 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/37 
  Calls: 
SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/72 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27) @0dac7620
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/35 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/35 (write) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/34 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/35 (read) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Sys_GetCoreID/73 
SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/71 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27) @0dac7380
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/35 (read) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/34 (write) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/35 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/35 (write) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Lin_schm_read_msr/36 Sys_GetCoreID/73 
SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/70 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26) @0dac7000
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/33 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/33 (write) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/32 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/33 (read) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Sys_GetCoreID/73 
SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/69 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26) @0dac1a80
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/33 (read) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/32 (write) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/33 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/33 (write) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Lin_schm_read_msr/36 Sys_GetCoreID/73 
SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/68 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25) @0dac11c0
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/31 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/31 (write) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/30 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/31 (read) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Sys_GetCoreID/73 
SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/67 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25) @0dac1d20
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/31 (read) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/30 (write) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/31 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/31 (write) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Lin_schm_read_msr/36 Sys_GetCoreID/73 
SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/66 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24) @0dac19a0
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/29 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/29 (write) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/28 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/29 (read) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Sys_GetCoreID/73 
SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/65 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24) @0dac1700
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/29 (read) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/28 (write) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/29 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/29 (write) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Lin_schm_read_msr/36 Sys_GetCoreID/73 
SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/64 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23) @0dac1380
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/27 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/27 (write) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/26 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/27 (read) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Sys_GetCoreID/73 
SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/63 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23) @0dac10e0
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/27 (read) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/26 (write) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/27 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/27 (write) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Lin_schm_read_msr/36 Sys_GetCoreID/73 
SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/62 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22) @0dabcc40
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/25 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/25 (write) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/24 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/25 (read) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Sys_GetCoreID/73 
SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/61 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22) @0dabc620
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/25 (read) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/24 (write) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/25 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/25 (write) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Lin_schm_read_msr/36 Sys_GetCoreID/73 
SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/60 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21) @0dabce00
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/23 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/23 (write) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/22 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/23 (read) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Sys_GetCoreID/73 
SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/59 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21) @0dabcb60
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/23 (read) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/22 (write) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/23 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/23 (write) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Lin_schm_read_msr/36 Sys_GetCoreID/73 
SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/58 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20) @0dabc7e0
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/21 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/21 (write) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/20 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/21 (read) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Sys_GetCoreID/73 
SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/57 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20) @0dabc540
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/21 (read) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/20 (write) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/21 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/21 (write) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Lin_schm_read_msr/36 Sys_GetCoreID/73 
SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/56 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19) @0dabc1c0
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/19 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/19 (write) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/18 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/19 (read) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Sys_GetCoreID/73 
SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/55 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19) @0daa6c40
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/19 (read) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/18 (write) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/19 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/19 (write) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Lin_schm_read_msr/36 Sys_GetCoreID/73 
SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/54 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18) @0daa6380
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/17 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/17 (write) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/16 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/17 (read) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Sys_GetCoreID/73 
SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/53 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18) @0daa6ee0
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/17 (read) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/16 (write) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/17 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/17 (write) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Lin_schm_read_msr/36 Sys_GetCoreID/73 
SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/52 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17) @0daa6b60
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/15 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/15 (write) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/14 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/15 (read) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Sys_GetCoreID/73 
SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/51 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17) @0daa68c0
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/15 (read) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/14 (write) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/15 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/15 (write) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Lin_schm_read_msr/36 Sys_GetCoreID/73 
SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/50 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16) @0daa6540
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/13 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/13 (write) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/12 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/13 (read) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Sys_GetCoreID/73 
SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/49 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16) @0daa62a0
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/13 (read) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/12 (write) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/13 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/13 (write) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Lin_schm_read_msr/36 Sys_GetCoreID/73 
SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/48 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15) @0daa1d20
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/11 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/11 (write) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/10 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/11 (read) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Sys_GetCoreID/73 
SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/47 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15) @0daa1700
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/11 (read) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/10 (write) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/11 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/11 (write) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Lin_schm_read_msr/36 Sys_GetCoreID/73 
SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/46 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13) @0daa1ee0
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/9 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/9 (write) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/8 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/9 (read) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Sys_GetCoreID/73 
SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/45 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13) @0daa1c40
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/9 (read) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/8 (write) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/9 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/9 (write) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Lin_schm_read_msr/36 Sys_GetCoreID/73 
SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/44 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11) @0daa18c0
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/7 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/7 (write) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/6 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/7 (read) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Sys_GetCoreID/73 
SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/43 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11) @0daa1620
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/7 (read) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/6 (write) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/7 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/7 (write) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Lin_schm_read_msr/36 Sys_GetCoreID/73 
SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/42 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10) @0daa12a0
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/5 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/5 (write) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/4 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/5 (read) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Sys_GetCoreID/73 
SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/41 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10) @0daa1000
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/5 (read) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/4 (write) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/5 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/5 (write) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Lin_schm_read_msr/36 Sys_GetCoreID/73 
SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/40 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09) @0db40620
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/3 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/3 (write) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/2 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/3 (read) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Sys_GetCoreID/73 
SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/39 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09) @0db40ee0
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/3 (read) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/2 (write) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/3 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/3 (write) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Lin_schm_read_msr/36 Sys_GetCoreID/73 
SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/38 (SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08) @0db40b60
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/1 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/1 (write) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/0 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/1 (read) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Sys_GetCoreID/73 
SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/37 (SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08) @0db408c0
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/1 (read) msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/0 (write) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/1 (read) reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/1 (write) 
  Referring: 
  Availability: available
  Function flags: body
  Called by: 
  Calls: Lin_schm_read_msr/36 Sys_GetCoreID/73 
Lin_schm_read_msr/36 (Lin_schm_read_msr) @0db40540
  Type: function definition analyzed
  Visibility: force_output externally_visible no_reorder public
  References: 
  Referring: 
  Availability: available
  Function flags: body
  Called by: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/71 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/69 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/67 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/65 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/63 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/61 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/59 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/57 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/55 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/53 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/51 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/49 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/47 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/45 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/43 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/41 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/39 SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/37 
  Calls: 
reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/35 (reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27) @0db3de58
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/71 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/71 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/71 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/72 (read) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/72 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/72 (read) 
  Availability: available
  Varpool flags:
msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/34 (msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27) @0db3ddc8
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/71 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27/72 (read) 
  Availability: available
  Varpool flags:
reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/33 (reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26) @0db3dd38
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/69 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/69 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/69 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/70 (read) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/70 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/70 (read) 
  Availability: available
  Varpool flags:
msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/32 (msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26) @0db3dca8
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/69 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26/70 (read) 
  Availability: available
  Varpool flags:
reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/31 (reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25) @0db3dc18
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/67 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/67 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/67 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/68 (read) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/68 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/68 (read) 
  Availability: available
  Varpool flags:
msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/30 (msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25) @0db3db88
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/67 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25/68 (read) 
  Availability: available
  Varpool flags:
reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/29 (reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24) @0db3daf8
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/65 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/65 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/65 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/66 (read) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/66 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/66 (read) 
  Availability: available
  Varpool flags:
msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/28 (msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24) @0db3da68
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/65 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24/66 (read) 
  Availability: available
  Varpool flags:
reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/27 (reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23) @0db3d9d8
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/63 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/63 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/63 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/64 (read) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/64 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/64 (read) 
  Availability: available
  Varpool flags:
msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/26 (msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23) @0db3d948
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/63 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23/64 (read) 
  Availability: available
  Varpool flags:
reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/25 (reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22) @0db3d8b8
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/61 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/61 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/61 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/62 (read) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/62 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/62 (read) 
  Availability: available
  Varpool flags:
msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/24 (msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22) @0db3d828
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/61 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22/62 (read) 
  Availability: available
  Varpool flags:
reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/23 (reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21) @0db3d798
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/59 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/59 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/59 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/60 (read) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/60 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/60 (read) 
  Availability: available
  Varpool flags:
msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/22 (msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21) @0db3d708
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/59 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21/60 (read) 
  Availability: available
  Varpool flags:
reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/21 (reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20) @0db3d678
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/57 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/57 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/57 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/58 (read) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/58 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/58 (read) 
  Availability: available
  Varpool flags:
msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/20 (msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20) @0db3d5e8
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/57 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20/58 (read) 
  Availability: available
  Varpool flags:
reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/19 (reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19) @0db3d558
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/55 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/55 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/55 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/56 (read) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/56 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/56 (read) 
  Availability: available
  Varpool flags:
msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/18 (msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19) @0db3d4c8
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/55 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19/56 (read) 
  Availability: available
  Varpool flags:
reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/17 (reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18) @0db3d438
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/53 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/53 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/53 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/54 (read) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/54 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/54 (read) 
  Availability: available
  Varpool flags:
msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/16 (msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18) @0db3d3a8
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/53 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18/54 (read) 
  Availability: available
  Varpool flags:
reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/15 (reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17) @0db3d318
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/51 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/51 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/51 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/52 (read) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/52 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/52 (read) 
  Availability: available
  Varpool flags:
msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/14 (msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17) @0db3d288
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/51 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17/52 (read) 
  Availability: available
  Varpool flags:
reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/13 (reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16) @0db3d1f8
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/49 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/49 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/49 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/50 (read) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/50 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/50 (read) 
  Availability: available
  Varpool flags:
msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/12 (msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16) @0db3d168
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/49 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16/50 (read) 
  Availability: available
  Varpool flags:
reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/11 (reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15) @0db3d0d8
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/47 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/47 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/47 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/48 (read) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/48 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/48 (read) 
  Availability: available
  Varpool flags:
msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/10 (msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15) @0db3d048
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/47 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15/48 (read) 
  Availability: available
  Varpool flags:
reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/9 (reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13) @0db36f78
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/45 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/45 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/45 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/46 (read) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/46 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/46 (read) 
  Availability: available
  Varpool flags:
msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/8 (msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13) @0db36ee8
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/45 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13/46 (read) 
  Availability: available
  Varpool flags:
reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/7 (reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11) @0db36e58
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/43 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/43 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/43 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/44 (read) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/44 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/44 (read) 
  Availability: available
  Varpool flags:
msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/6 (msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11) @0db36dc8
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/43 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11/44 (read) 
  Availability: available
  Varpool flags:
reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/5 (reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10) @0db36d38
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/41 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/41 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/41 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/42 (read) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/42 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/42 (read) 
  Availability: available
  Varpool flags:
msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/4 (msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10) @0db36ca8
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/41 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10/42 (read) 
  Availability: available
  Varpool flags:
reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/3 (reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09) @0db36c18
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/39 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/39 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/39 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/40 (read) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/40 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/40 (read) 
  Availability: available
  Varpool flags:
msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/2 (msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09) @0db36b88
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/39 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09/40 (read) 
  Availability: available
  Varpool flags:
reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/1 (reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08) @0db36af8
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/37 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/37 (read) SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/37 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/38 (read) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/38 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/38 (read) 
  Availability: available
  Varpool flags:
msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/0 (msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08) @0db36a68
  Type: variable definition analyzed
  Visibility: force_output no_reorder prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/37 (write) SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08/38 (read) 
  Availability: available
  Varpool flags:
SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27[u32CoreId_10] ={v} _3;
  _4 ={v} msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27 ()
{
  uint32 u32CoreId;
  uint32 msr;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  msr_12 = Lin_schm_read_msr ();
  _3 = msr_12 & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27[u32CoreId_10] ={v} msr_12;

  <bb 6> :
  _4 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27[u32CoreId_10];
  _5 = _4 + 1;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_27[u32CoreId_10] ={v} _5;
  return;

}


SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26[u32CoreId_10] ={v} _3;
  _4 ={v} msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26 ()
{
  uint32 u32CoreId;
  uint32 msr;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  msr_12 = Lin_schm_read_msr ();
  _3 = msr_12 & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26[u32CoreId_10] ={v} msr_12;

  <bb 6> :
  _4 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26[u32CoreId_10];
  _5 = _4 + 1;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_26[u32CoreId_10] ={v} _5;
  return;

}


SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25[u32CoreId_10] ={v} _3;
  _4 ={v} msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25 ()
{
  uint32 u32CoreId;
  uint32 msr;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  msr_12 = Lin_schm_read_msr ();
  _3 = msr_12 & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25[u32CoreId_10] ={v} msr_12;

  <bb 6> :
  _4 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25[u32CoreId_10];
  _5 = _4 + 1;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_25[u32CoreId_10] ={v} _5;
  return;

}


SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24[u32CoreId_10] ={v} _3;
  _4 ={v} msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24 ()
{
  uint32 u32CoreId;
  uint32 msr;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  msr_12 = Lin_schm_read_msr ();
  _3 = msr_12 & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24[u32CoreId_10] ={v} msr_12;

  <bb 6> :
  _4 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24[u32CoreId_10];
  _5 = _4 + 1;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_24[u32CoreId_10] ={v} _5;
  return;

}


SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23[u32CoreId_10] ={v} _3;
  _4 ={v} msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23 ()
{
  uint32 u32CoreId;
  uint32 msr;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  msr_12 = Lin_schm_read_msr ();
  _3 = msr_12 & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23[u32CoreId_10] ={v} msr_12;

  <bb 6> :
  _4 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23[u32CoreId_10];
  _5 = _4 + 1;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_23[u32CoreId_10] ={v} _5;
  return;

}


SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22[u32CoreId_10] ={v} _3;
  _4 ={v} msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22 ()
{
  uint32 u32CoreId;
  uint32 msr;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  msr_12 = Lin_schm_read_msr ();
  _3 = msr_12 & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22[u32CoreId_10] ={v} msr_12;

  <bb 6> :
  _4 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22[u32CoreId_10];
  _5 = _4 + 1;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_22[u32CoreId_10] ={v} _5;
  return;

}


SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21[u32CoreId_10] ={v} _3;
  _4 ={v} msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21 ()
{
  uint32 u32CoreId;
  uint32 msr;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  msr_12 = Lin_schm_read_msr ();
  _3 = msr_12 & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21[u32CoreId_10] ={v} msr_12;

  <bb 6> :
  _4 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21[u32CoreId_10];
  _5 = _4 + 1;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_21[u32CoreId_10] ={v} _5;
  return;

}


SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20[u32CoreId_10] ={v} _3;
  _4 ={v} msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20 ()
{
  uint32 u32CoreId;
  uint32 msr;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  msr_12 = Lin_schm_read_msr ();
  _3 = msr_12 & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20[u32CoreId_10] ={v} msr_12;

  <bb 6> :
  _4 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20[u32CoreId_10];
  _5 = _4 + 1;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_20[u32CoreId_10] ={v} _5;
  return;

}


SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19[u32CoreId_10] ={v} _3;
  _4 ={v} msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19 ()
{
  uint32 u32CoreId;
  uint32 msr;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  msr_12 = Lin_schm_read_msr ();
  _3 = msr_12 & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19[u32CoreId_10] ={v} msr_12;

  <bb 6> :
  _4 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19[u32CoreId_10];
  _5 = _4 + 1;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_19[u32CoreId_10] ={v} _5;
  return;

}


SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18[u32CoreId_10] ={v} _3;
  _4 ={v} msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18 ()
{
  uint32 u32CoreId;
  uint32 msr;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  msr_12 = Lin_schm_read_msr ();
  _3 = msr_12 & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18[u32CoreId_10] ={v} msr_12;

  <bb 6> :
  _4 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18[u32CoreId_10];
  _5 = _4 + 1;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_18[u32CoreId_10] ={v} _5;
  return;

}


SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17[u32CoreId_10] ={v} _3;
  _4 ={v} msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17 ()
{
  uint32 u32CoreId;
  uint32 msr;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  msr_12 = Lin_schm_read_msr ();
  _3 = msr_12 & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17[u32CoreId_10] ={v} msr_12;

  <bb 6> :
  _4 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17[u32CoreId_10];
  _5 = _4 + 1;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_17[u32CoreId_10] ={v} _5;
  return;

}


SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16[u32CoreId_10] ={v} _3;
  _4 ={v} msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16 ()
{
  uint32 u32CoreId;
  uint32 msr;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  msr_12 = Lin_schm_read_msr ();
  _3 = msr_12 & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16[u32CoreId_10] ={v} msr_12;

  <bb 6> :
  _4 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16[u32CoreId_10];
  _5 = _4 + 1;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_16[u32CoreId_10] ={v} _5;
  return;

}


SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15[u32CoreId_10] ={v} _3;
  _4 ={v} msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15 ()
{
  uint32 u32CoreId;
  uint32 msr;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  msr_12 = Lin_schm_read_msr ();
  _3 = msr_12 & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15[u32CoreId_10] ={v} msr_12;

  <bb 6> :
  _4 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15[u32CoreId_10];
  _5 = _4 + 1;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_15[u32CoreId_10] ={v} _5;
  return;

}


SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13[u32CoreId_10] ={v} _3;
  _4 ={v} msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13 ()
{
  uint32 u32CoreId;
  uint32 msr;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  msr_12 = Lin_schm_read_msr ();
  _3 = msr_12 & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13[u32CoreId_10] ={v} msr_12;

  <bb 6> :
  _4 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13[u32CoreId_10];
  _5 = _4 + 1;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_13[u32CoreId_10] ={v} _5;
  return;

}


SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11[u32CoreId_10] ={v} _3;
  _4 ={v} msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11 ()
{
  uint32 u32CoreId;
  uint32 msr;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  msr_12 = Lin_schm_read_msr ();
  _3 = msr_12 & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11[u32CoreId_10] ={v} msr_12;

  <bb 6> :
  _4 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11[u32CoreId_10];
  _5 = _4 + 1;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_11[u32CoreId_10] ={v} _5;
  return;

}


SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10[u32CoreId_10] ={v} _3;
  _4 ={v} msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10 ()
{
  uint32 u32CoreId;
  uint32 msr;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  msr_12 = Lin_schm_read_msr ();
  _3 = msr_12 & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10[u32CoreId_10] ={v} msr_12;

  <bb 6> :
  _4 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10[u32CoreId_10];
  _5 = _4 + 1;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_10[u32CoreId_10] ={v} _5;
  return;

}


SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09[u32CoreId_10] ={v} _3;
  _4 ={v} msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09 ()
{
  uint32 u32CoreId;
  uint32 msr;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  msr_12 = Lin_schm_read_msr ();
  _3 = msr_12 & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09[u32CoreId_10] ={v} msr_12;

  <bb 6> :
  _4 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09[u32CoreId_10];
  _5 = _4 + 1;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_09[u32CoreId_10] ={v} _5;
  return;

}


SchM_Exit_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08 ()
{
  uint32 u32CoreId;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;
  long unsigned int _6;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08[u32CoreId_10];
  _3 = _2 + 4294967295;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08[u32CoreId_10] ={v} _3;
  _4 ={v} msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08[u32CoreId_10];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08[u32CoreId_10];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Lin_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08 ()
{
  uint32 u32CoreId;
  uint32 msr;
  unsigned char _1;
  long unsigned int _2;
  long unsigned int _3;
  long unsigned int _4;
  long unsigned int _5;

  <bb 2> :
  _1 = Sys_GetCoreID ();
  u32CoreId_10 = (uint32) _1;
  _2 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08[u32CoreId_10];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 6>; [INV]

  <bb 3> :
  msr_12 = Lin_schm_read_msr ();
  _3 = msr_12 & 1;
  if (_3 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  msr_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08[u32CoreId_10] ={v} msr_12;

  <bb 6> :
  _4 ={v} reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08[u32CoreId_10];
  _5 = _4 + 1;
  reentry_guard_43_LPUART_FLEXIO_LIN_EXCLUSIVE_AREA_08[u32CoreId_10] ={v} _5;
  return;

}


Lin_schm_read_msr ()
{
  register uint32 reg_tmp;
  uint32 D.5643;
  uint32 _2;

  <bb 2> :
  __asm__ __volatile__(" mrs %0, primask " : "=r" reg_tmp_1);
  _2 = reg_tmp_1;

  <bb 3> :
<L0>:
  return _2;

}


