
===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_ss_100C_1v60 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _119_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                 10.000000   10.000000 ^ input external delay
     1    0.003260    0.035309    0.018200   10.018200 ^ rst_n (in)
                                                         rst_n (net)
                      0.035309    0.000000   10.018200 ^ input2/A (sky130_fd_sc_hd__clkbuf_2)
     5    0.031524    0.272682    0.321170   10.339370 ^ input2/X (sky130_fd_sc_hd__clkbuf_2)
                                                         net2 (net)
                      0.272708    0.002205   10.341575 ^ _053_/A (sky130_fd_sc_hd__inv_2)
     2    0.005339    0.065741    0.128683   10.470258 v _053_/Y (sky130_fd_sc_hd__inv_2)
                                                         _021_ (net)
                      0.065741    0.000042   10.470300 v _091_/A (sky130_fd_sc_hd__or2_4)
     8    0.034622    0.148696    0.563186   11.033485 v _091_/X (sky130_fd_sc_hd__or2_4)
                                                         _049_ (net)
                      0.148700    0.000964   11.034450 v _097_/S (sky130_fd_sc_hd__mux2_1)
     1    0.002216    0.106743    0.708256   11.742705 v _097_/X (sky130_fd_sc_hd__mux2_1)
                                                         _015_ (net)
                      0.106743    0.000022   11.742727 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002450    0.102940    1.134814   12.877542 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net23 (net)
                      0.102940    0.000028   12.877568 v _119_/D (sky130_fd_sc_hd__dfxtp_1)
                                             12.877568   data arrival time

                                 50.000000   50.000000   clock clk (rise edge)
                                  0.000000   50.000000   clock source latency
     1    0.020638    0.154452    0.105608   50.105606 ^ clk (in)
                                                         clk (net)
                      0.154466    0.000000   50.105606 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.018183    0.065154    0.257806   50.363411 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.065154    0.000092   50.363506 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.031804    0.082877    0.236188   50.599693 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.082878    0.000501   50.600193 ^ _119_/CLK (sky130_fd_sc_hd__dfxtp_1)
                                 -0.250000   50.350193   clock uncertainty
                                  0.000000   50.350193   clock reconvergence pessimism
                                 -0.279200   50.070992   library setup time
                                             50.070992   data required time
---------------------------------------------------------------------------------------------
                                             50.070992   data required time
                                            -12.877568   data arrival time
---------------------------------------------------------------------------------------------
                                             37.193424   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_1_1__f_clk/X                      10     11        (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/X
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 1
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
