// Seed: 1874344002
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output supply0 id_2;
  input wire id_1;
  assign id_2 = 1;
  logic [1 : -1] \id_7 ;
  wire id_8;
endmodule
module module_1 #(
    parameter id_3 = 32'd35
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire _id_3;
  input wire id_2;
  output logic [7:0] id_1;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_6,
      id_5,
      id_5,
      id_4
  );
  assign id_1[-1^id_3] = "";
endmodule
