[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/3SigsSensList/slpp_all/surelog.log".
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/3SigsSensList/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<120> s<119> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<26> s<3> l<1:1> el<1:7>
n<dut> u<3> t<StringConst> p<26> s<25> l<1:8> el<1:11>
n<> u<4> t<PortDir_Inp> p<8> s<7> l<3:1> el<3:6>
n<> u<5> t<NetType_Wire> p<7> s<6> l<3:7> el<3:11>
n<> u<6> t<Data_type_or_implicit> p<7> l<3:18> el<3:18>
n<> u<7> t<Net_port_type> p<8> c<5> l<3:7> el<3:11>
n<> u<8> t<Net_port_header> p<10> c<4> s<9> l<3:1> el<3:11>
n<clk> u<9> t<StringConst> p<10> l<3:18> el<3:21>
n<> u<10> t<Ansi_port_declaration> p<25> c<8> s<17> l<3:1> el<3:21>
n<> u<11> t<PortDir_Inp> p<15> s<14> l<4:1> el<4:6>
n<> u<12> t<NetType_Wire> p<14> s<13> l<4:7> el<4:11>
n<> u<13> t<Data_type_or_implicit> p<14> l<4:18> el<4:18>
n<> u<14> t<Net_port_type> p<15> c<12> l<4:7> el<4:11>
n<> u<15> t<Net_port_header> p<17> c<11> s<16> l<4:1> el<4:11>
n<rst> u<16> t<StringConst> p<17> l<4:18> el<4:21>
n<> u<17> t<Ansi_port_declaration> p<25> c<15> s<24> l<4:1> el<4:21>
n<> u<18> t<PortDir_Inp> p<22> s<21> l<5:1> el<5:6>
n<> u<19> t<NetType_Wire> p<21> s<20> l<5:7> el<5:11>
n<> u<20> t<Data_type_or_implicit> p<21> l<5:12> el<5:12>
n<> u<21> t<Net_port_type> p<22> c<19> l<5:7> el<5:11>
n<> u<22> t<Net_port_header> p<24> c<18> s<23> l<5:1> el<5:11>
n<start> u<23> t<StringConst> p<24> l<5:12> el<5:17>
n<> u<24> t<Ansi_port_declaration> p<25> c<22> l<5:1> el<5:17>
n<> u<25> t<List_of_port_declarations> p<26> c<10> l<1:12> el<6:2>
n<> u<26> t<Module_ansi_header> p<117> c<2> s<115> l<1:1> el<6:3>
n<> u<27> t<ALWAYS> p<112> s<111> l<24:1> el<24:7>
n<> u<28> t<Edge_Posedge> p<33> s<32> l<24:11> el<24:18>
n<clk> u<29> t<StringConst> p<30> l<24:19> el<24:22>
n<> u<30> t<Primary_literal> p<31> c<29> l<24:19> el<24:22>
n<> u<31> t<Primary> p<32> c<30> l<24:19> el<24:22>
n<> u<32> t<Expression> p<33> c<31> l<24:19> el<24:22>
n<> u<33> t<Event_expression> p<41> c<28> s<34> l<24:11> el<24:22>
n<> u<34> t<Or_operator> p<41> s<40> l<24:23> el<24:25>
n<> u<35> t<Edge_Posedge> p<40> s<39> l<24:26> el<24:33>
n<rst> u<36> t<StringConst> p<37> l<24:34> el<24:37>
n<> u<37> t<Primary_literal> p<38> c<36> l<24:34> el<24:37>
n<> u<38> t<Primary> p<39> c<37> l<24:34> el<24:37>
n<> u<39> t<Expression> p<40> c<38> l<24:34> el<24:37>
n<> u<40> t<Event_expression> p<41> c<35> l<24:26> el<24:37>
n<> u<41> t<Event_expression> p<49> c<33> s<42> l<24:11> el<24:37>
n<> u<42> t<Or_operator> p<49> s<48> l<24:38> el<24:40>
n<> u<43> t<Edge_Posedge> p<48> s<47> l<24:41> el<24:48>
n<start> u<44> t<StringConst> p<45> l<24:49> el<24:54>
n<> u<45> t<Primary_literal> p<46> c<44> l<24:49> el<24:54>
n<> u<46> t<Primary> p<47> c<45> l<24:49> el<24:54>
n<> u<47> t<Expression> p<48> c<46> l<24:49> el<24:54>
n<> u<48> t<Event_expression> p<49> c<43> l<24:41> el<24:54>
n<> u<49> t<Event_expression> p<50> c<41> l<24:11> el<24:54>
n<> u<50> t<Event_control> p<51> c<49> l<24:8> el<24:55>
n<> u<51> t<Procedural_timing_control> p<109> c<50> s<108> l<24:8> el<24:55>
n<rst> u<52> t<StringConst> p<53> l<26:5> el<26:8>
n<> u<53> t<Primary_literal> p<54> c<52> l<26:5> el<26:8>
n<> u<54> t<Primary> p<55> c<53> l<26:5> el<26:8>
n<> u<55> t<Expression> p<61> c<54> s<60> l<26:5> el<26:8>
n<start> u<56> t<StringConst> p<57> l<26:11> el<26:16>
n<> u<57> t<Primary_literal> p<58> c<56> l<26:11> el<26:16>
n<> u<58> t<Primary> p<59> c<57> l<26:11> el<26:16>
n<> u<59> t<Expression> p<61> c<58> l<26:11> el<26:16>
n<> u<60> t<BinOp_BitwOr> p<61> s<59> l<26:9> el<26:10>
n<> u<61> t<Expression> p<62> c<55> l<26:5> el<26:16>
n<> u<62> t<Expression_or_cond_pattern> p<63> c<61> l<26:5> el<26:16>
n<> u<63> t<Cond_predicate> p<100> c<62> s<81> l<26:5> el<26:16>
n<outputLine> u<64> t<StringConst> p<65> l<28:4> el<28:14>
n<> u<65> t<Ps_or_hierarchical_identifier> p<68> c<64> s<67> l<28:4> el<28:14>
n<> u<66> t<Bit_select> p<67> l<28:15> el<28:15>
n<> u<67> t<Select> p<68> c<66> l<28:15> el<28:15>
n<> u<68> t<Variable_lvalue> p<73> c<65> s<72> l<28:4> el<28:14>
n<0> u<69> t<IntConst> p<70> l<28:18> el<28:19>
n<> u<70> t<Primary_literal> p<71> c<69> l<28:18> el<28:19>
n<> u<71> t<Primary> p<72> c<70> l<28:18> el<28:19>
n<> u<72> t<Expression> p<73> c<71> l<28:18> el<28:19>
n<> u<73> t<Nonblocking_assignment> p<74> c<68> l<28:4> el<28:19>
n<> u<74> t<Statement_item> p<75> c<73> l<28:4> el<28:20>
n<> u<75> t<Statement> p<76> c<74> l<28:4> el<28:20>
n<> u<76> t<Statement_or_null> p<78> c<75> s<77> l<28:4> el<28:20>
n<> u<77> t<END> p<78> l<29:2> el<29:5>
n<> u<78> t<Seq_block> p<79> c<76> l<27:2> el<29:5>
n<> u<79> t<Statement_item> p<80> c<78> l<27:2> el<29:5>
n<> u<80> t<Statement> p<81> c<79> l<27:2> el<29:5>
n<> u<81> t<Statement_or_null> p<100> c<80> s<99> l<27:2> el<29:5>
n<yScaleAmountNext> u<82> t<StringConst> p<83> l<32:3> el<32:19>
n<> u<83> t<Ps_or_hierarchical_identifier> p<86> c<82> s<85> l<32:3> el<32:19>
n<> u<84> t<Bit_select> p<85> l<32:20> el<32:20>
n<> u<85> t<Select> p<86> c<84> l<32:20> el<32:20>
n<> u<86> t<Variable_lvalue> p<91> c<83> s<90> l<32:3> el<32:19>
n<0> u<87> t<IntConst> p<88> l<32:23> el<32:24>
n<> u<88> t<Primary_literal> p<89> c<87> l<32:23> el<32:24>
n<> u<89> t<Primary> p<90> c<88> l<32:23> el<32:24>
n<> u<90> t<Expression> p<91> c<89> l<32:23> el<32:24>
n<> u<91> t<Nonblocking_assignment> p<92> c<86> l<32:3> el<32:24>
n<> u<92> t<Statement_item> p<93> c<91> l<32:3> el<32:25>
n<> u<93> t<Statement> p<94> c<92> l<32:3> el<32:25>
n<> u<94> t<Statement_or_null> p<96> c<93> s<95> l<32:3> el<32:25>
n<> u<95> t<END> p<96> l<33:2> el<33:5>
n<> u<96> t<Seq_block> p<97> c<94> l<31:2> el<33:5>
n<> u<97> t<Statement_item> p<98> c<96> l<31:2> el<33:5>
n<> u<98> t<Statement> p<99> c<97> l<31:2> el<33:5>
n<> u<99> t<Statement_or_null> p<100> c<98> l<31:2> el<33:5>
n<> u<100> t<Conditional_statement> p<101> c<63> l<26:2> el<33:5>
n<> u<101> t<Statement_item> p<102> c<100> l<26:2> el<33:5>
n<> u<102> t<Statement> p<103> c<101> l<26:2> el<33:5>
n<> u<103> t<Statement_or_null> p<105> c<102> s<104> l<26:2> el<33:5>
n<> u<104> t<END> p<105> l<34:1> el<34:4>
n<> u<105> t<Seq_block> p<106> c<103> l<25:1> el<34:4>
n<> u<106> t<Statement_item> p<107> c<105> l<25:1> el<34:4>
n<> u<107> t<Statement> p<108> c<106> l<25:1> el<34:4>
n<> u<108> t<Statement_or_null> p<109> c<107> l<25:1> el<34:4>
n<> u<109> t<Procedural_timing_control_statement> p<110> c<51> l<24:8> el<34:4>
n<> u<110> t<Statement_item> p<111> c<109> l<24:8> el<34:4>
n<> u<111> t<Statement> p<112> c<110> l<24:8> el<34:4>
n<> u<112> t<Always_construct> p<113> c<27> l<24:1> el<34:4>
n<> u<113> t<Module_common_item> p<114> c<112> l<24:1> el<34:4>
n<> u<114> t<Module_or_generate_item> p<115> c<113> l<24:1> el<34:4>
n<> u<115> t<Non_port_module_item> p<117> c<114> s<116> l<24:1> el<34:4>
n<> u<116> t<ENDMODULE> p<117> l<36:1> el<36:10>
n<> u<117> t<Module_declaration> p<118> c<26> l<1:1> el<36:10>
n<> u<118> t<Description> p<119> c<117> l<1:1> el<36:10>
n<> u<119> t<Source_text> p<120> c<118> l<1:1> el<36:10>
n<> u<120> t<Top_level_rule> c<1> l<1:1> el<37:1>
AST_DEBUG_END
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/3SigsSensList/dut.sv:1:1: Compile module "work@dut".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] ${SURELOG_DIR}/tests/3SigsSensList/dut.sv:1:1: Top level module "work@dut".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 1.
[NTE:EL0510] Nb instances: 1.
[NTE:EL0511] Nb leaf instances: 0.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                 1
assignment                                             2
begin                                                  3
constant                                               2
design                                                 1
event_control                                          1
if_else                                                1
logic_net                                              8
logic_typespec                                         9
module_inst                                            2
operation                                              6
port                                                   6
ref_obj                                               13
ref_typespec                                           9
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
always                                                 2
assignment                                             4
begin                                                  6
constant                                               2
design                                                 1
event_control                                          2
if_else                                                2
logic_net                                              8
logic_typespec                                         9
module_inst                                            2
operation                                             12
port                                                   9
ref_obj                                               23
ref_typespec                                          12
=== UHDM Object Stats End ===
[ERR:UH0718] ${SURELOG_DIR}/tests/3SigsSensList/dut.sv:28:4: Illegal lhs of type wire "outputLine".
[ERR:UH0718] ${SURELOG_DIR}/tests/3SigsSensList/dut.sv:32:3: Illegal lhs of type wire "yScaleAmountNext".
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/3SigsSensList/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/3SigsSensList/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/3SigsSensList/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/3SigsSensList/dut.sv, line:1:1, endln:36:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.clk), line:3:18, endln:3:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/3SigsSensList/dut.sv, line:1:1, endln:36:10
    |vpiName:clk
    |vpiFullName:work@dut.clk
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@dut.rst), line:4:18, endln:4:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/3SigsSensList/dut.sv, line:1:1, endln:36:10
    |vpiName:rst
    |vpiFullName:work@dut.rst
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@dut.start), line:5:12, endln:5:17
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/3SigsSensList/dut.sv, line:1:1, endln:36:10
    |vpiName:start
    |vpiFullName:work@dut.start
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@dut.outputLine), line:28:4, endln:28:14
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/3SigsSensList/dut.sv, line:1:1, endln:36:10
    |vpiName:outputLine
    |vpiFullName:work@dut.outputLine
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@dut.yScaleAmountNext), line:32:3, endln:32:19
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/3SigsSensList/dut.sv, line:1:1, endln:36:10
    |vpiName:yScaleAmountNext
    |vpiFullName:work@dut.yScaleAmountNext
    |vpiNetType:1
  |vpiPort:
  \_port: (clk), line:3:18, endln:3:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/3SigsSensList/dut.sv, line:1:1, endln:36:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.clk.clk), line:3:18, endln:3:21
      |vpiParent:
      \_port: (clk), line:3:18, endln:3:21
      |vpiName:clk
      |vpiFullName:work@dut.clk.clk
      |vpiActual:
      \_logic_net: (work@dut.clk), line:3:18, endln:3:21
    |vpiTypedef:
    \_ref_typespec: (work@dut.clk)
      |vpiParent:
      \_port: (clk), line:3:18, endln:3:21
      |vpiFullName:work@dut.clk
      |vpiActual:
      \_logic_typespec: , line:3:7, endln:3:11
  |vpiPort:
  \_port: (rst), line:4:18, endln:4:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/3SigsSensList/dut.sv, line:1:1, endln:36:10
    |vpiName:rst
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.rst.rst), line:4:18, endln:4:21
      |vpiParent:
      \_port: (rst), line:4:18, endln:4:21
      |vpiName:rst
      |vpiFullName:work@dut.rst.rst
      |vpiActual:
      \_logic_net: (work@dut.rst), line:4:18, endln:4:21
    |vpiTypedef:
    \_ref_typespec: (work@dut.rst)
      |vpiParent:
      \_port: (rst), line:4:18, endln:4:21
      |vpiFullName:work@dut.rst
      |vpiActual:
      \_logic_typespec: , line:4:7, endln:4:11
  |vpiPort:
  \_port: (start), line:5:12, endln:5:17
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/3SigsSensList/dut.sv, line:1:1, endln:36:10
    |vpiName:start
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.start.start), line:5:12, endln:5:17
      |vpiParent:
      \_port: (start), line:5:12, endln:5:17
      |vpiName:start
      |vpiFullName:work@dut.start.start
      |vpiActual:
      \_logic_net: (work@dut.start), line:5:12, endln:5:17
    |vpiTypedef:
    \_ref_typespec: (work@dut.start)
      |vpiParent:
      \_port: (start), line:5:12, endln:5:17
      |vpiFullName:work@dut.start
      |vpiActual:
      \_logic_typespec: , line:5:7, endln:5:11
  |vpiProcess:
  \_always: , line:24:1, endln:34:4
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/3SigsSensList/dut.sv, line:1:1, endln:36:10
    |vpiStmt:
    \_event_control: , line:24:8, endln:24:55
      |vpiParent:
      \_always: , line:24:1, endln:34:4
      |vpiCondition:
      \_operation: , line:24:11, endln:24:54
        |vpiParent:
        \_event_control: , line:24:8, endln:24:55
        |vpiOpType:35
        |vpiOperand:
        \_operation: , line:24:11, endln:24:22
          |vpiParent:
          \_operation: , line:24:11, endln:24:37
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (work@dut.clk), line:24:19, endln:24:22
            |vpiParent:
            \_operation: , line:24:11, endln:24:22
            |vpiName:clk
            |vpiFullName:work@dut.clk
            |vpiActual:
            \_logic_net: (work@dut.clk), line:3:18, endln:3:21
        |vpiOperand:
        \_operation: , line:24:41, endln:24:54
          |vpiParent:
          \_operation: , line:24:11, endln:24:54
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (synlig_tmp_rst_or_start)
            |vpiName:synlig_tmp_rst_or_start
            |vpiActual:
            \_logic_net: (synlig_tmp_rst_or_start)
      |vpiStmt:
      \_begin: (work@dut), line:25:1, endln:34:4
        |vpiParent:
        \_event_control: , line:24:8, endln:24:55
        |vpiFullName:work@dut
        |vpiStmt:
        \_if_else: , line:26:2, endln:33:5
          |vpiParent:
          \_begin: (work@dut), line:25:1, endln:34:4
          |vpiCondition:
          \_ref_obj: (synlig_tmp_rst_or_start)
          |vpiStmt:
          \_begin: (work@dut), line:27:2, endln:29:5
            |vpiParent:
            \_if_else: , line:26:2, endln:33:5
            |vpiFullName:work@dut
            |vpiStmt:
            \_assignment: , line:28:4, endln:28:19
              |vpiParent:
              \_begin: (work@dut), line:27:2, endln:29:5
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:28:18, endln:28:19
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@dut.outputLine), line:28:4, endln:28:14
                |vpiParent:
                \_assignment: , line:28:4, endln:28:19
                |vpiName:outputLine
                |vpiFullName:work@dut.outputLine
                |vpiActual:
                \_logic_net: (work@dut.outputLine), line:28:4, endln:28:14
          |vpiElseStmt:
          \_begin: (work@dut), line:31:2, endln:33:5
            |vpiParent:
            \_if_else: , line:26:2, endln:33:5
            |vpiFullName:work@dut
            |vpiStmt:
            \_assignment: , line:32:3, endln:32:24
              |vpiParent:
              \_begin: (work@dut), line:31:2, endln:33:5
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:32:23, endln:32:24
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@dut.yScaleAmountNext), line:32:3, endln:32:19
                |vpiParent:
                \_assignment: , line:32:3, endln:32:24
                |vpiName:yScaleAmountNext
                |vpiFullName:work@dut.yScaleAmountNext
                |vpiActual:
                \_logic_net: (work@dut.yScaleAmountNext), line:32:3, endln:32:19
    |vpiAlwaysType:1
  |vpiContAssign:
  \_cont_assign: 
    |vpiRhs:
    \_operation: 
      |vpiOpType:29
      |vpiOperand:
      \_ref_obj: (work@dut.rst), line:24:34, endln:24:37
        |vpiParent:
        \_operation: , line:24:26, endln:24:37
        |vpiName:rst
        |vpiFullName:work@dut.rst
        |vpiActual:
        \_logic_net: (work@dut.rst), line:4:18, endln:4:21
      |vpiOperand:
      \_ref_obj: (work@dut.start), line:24:49, endln:24:54
        |vpiParent:
        \_operation: , line:24:41, endln:24:54
        |vpiName:start
        |vpiFullName:work@dut.start
        |vpiActual:
        \_logic_net: (work@dut.start), line:5:12, endln:5:17
    |vpiLhs:
    \_logic_net: (synlig_tmp_rst_or_start)
      |vpiName:synlig_tmp_rst_or_start
|uhdmtopModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/3SigsSensList/dut.sv, line:1:1, endln:36:10
  |vpiName:work@dut
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@dut.clk), line:3:18, endln:3:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/3SigsSensList/dut.sv, line:1:1, endln:36:10
    |vpiTypespec:
    \_ref_typespec: (work@dut.clk)
      |vpiParent:
      \_logic_net: (work@dut.clk), line:3:18, endln:3:21
      |vpiFullName:work@dut.clk
      |vpiActual:
      \_logic_typespec: , line:3:7, endln:3:11
    |vpiName:clk
    |vpiFullName:work@dut.clk
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@dut.rst), line:4:18, endln:4:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/3SigsSensList/dut.sv, line:1:1, endln:36:10
    |vpiTypespec:
    \_ref_typespec: (work@dut.rst)
      |vpiParent:
      \_logic_net: (work@dut.rst), line:4:18, endln:4:21
      |vpiFullName:work@dut.rst
      |vpiActual:
      \_logic_typespec: , line:4:7, endln:4:11
    |vpiName:rst
    |vpiFullName:work@dut.rst
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@dut.start), line:5:12, endln:5:17
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/3SigsSensList/dut.sv, line:1:1, endln:36:10
    |vpiTypespec:
    \_ref_typespec: (work@dut.start)
      |vpiParent:
      \_logic_net: (work@dut.start), line:5:12, endln:5:17
      |vpiFullName:work@dut.start
      |vpiActual:
      \_logic_typespec: , line:5:7, endln:5:11
    |vpiName:start
    |vpiFullName:work@dut.start
    |vpiNetType:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (clk), line:3:18, endln:3:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/3SigsSensList/dut.sv, line:1:1, endln:36:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.clk), line:3:18, endln:3:21
      |vpiParent:
      \_port: (clk), line:3:18, endln:3:21
      |vpiName:clk
      |vpiFullName:work@dut.clk
      |vpiActual:
      \_logic_net: (work@dut.clk), line:3:18, endln:3:21
    |vpiTypedef:
    \_ref_typespec: (work@dut.clk)
      |vpiParent:
      \_port: (clk), line:3:18, endln:3:21
      |vpiFullName:work@dut.clk
      |vpiActual:
      \_logic_typespec: , line:3:7, endln:3:11
    |vpiInstance:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/3SigsSensList/dut.sv, line:1:1, endln:36:10
  |vpiPort:
  \_port: (rst), line:4:18, endln:4:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/3SigsSensList/dut.sv, line:1:1, endln:36:10
    |vpiName:rst
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.rst), line:4:18, endln:4:21
      |vpiParent:
      \_port: (rst), line:4:18, endln:4:21
      |vpiName:rst
      |vpiFullName:work@dut.rst
      |vpiActual:
      \_logic_net: (work@dut.rst), line:4:18, endln:4:21
    |vpiTypedef:
    \_ref_typespec: (work@dut.rst)
      |vpiParent:
      \_port: (rst), line:4:18, endln:4:21
      |vpiFullName:work@dut.rst
      |vpiActual:
      \_logic_typespec: , line:4:7, endln:4:11
    |vpiInstance:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/3SigsSensList/dut.sv, line:1:1, endln:36:10
  |vpiPort:
  \_port: (start), line:5:12, endln:5:17
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/3SigsSensList/dut.sv, line:1:1, endln:36:10
    |vpiName:start
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.start), line:5:12, endln:5:17
      |vpiParent:
      \_port: (start), line:5:12, endln:5:17
      |vpiName:start
      |vpiFullName:work@dut.start
      |vpiActual:
      \_logic_net: (work@dut.start), line:5:12, endln:5:17
    |vpiTypedef:
    \_ref_typespec: (work@dut.start)
      |vpiParent:
      \_port: (start), line:5:12, endln:5:17
      |vpiFullName:work@dut.start
      |vpiActual:
      \_logic_typespec: , line:5:7, endln:5:11
    |vpiInstance:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/3SigsSensList/dut.sv, line:1:1, endln:36:10
  |vpiProcess:
  \_always: , line:24:1, endln:34:4
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/3SigsSensList/dut.sv, line:1:1, endln:36:10
    |vpiStmt:
    \_event_control: , line:24:8, endln:24:55
      |vpiParent:
      \_always: , line:24:1, endln:34:4
      |vpiCondition:
      \_operation: , line:24:11, endln:24:54
        |vpiParent:
        \_event_control: , line:24:8, endln:24:55
        |vpiOpType:35
        |vpiOperand:
        \_operation: , line:24:11, endln:24:22
          |vpiParent:
          \_operation: , line:24:11, endln:24:37
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (work@dut.clk), line:24:19, endln:24:22
            |vpiParent:
            \_operation: , line:24:11, endln:24:22
            |vpiName:clk
            |vpiFullName:work@dut.clk
            |vpiActual:
            \_logic_net: (work@dut.clk), line:3:18, endln:3:21
        |vpiOperand:
        \_operation: , line:24:41, endln:24:54
          |vpiParent:
          \_operation: , line:24:11, endln:24:54
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (synlig_tmp_rst_or_start)
            |vpiName:synlig_tmp_rst_or_start
            |vpiActual:
            \_logic_net: (synlig_tmp_rst_or_start)
      |vpiStmt:
      \_begin: (work@dut), line:25:1, endln:34:4
        |vpiParent:
        \_event_control: , line:24:8, endln:24:55
        |vpiFullName:work@dut
        |vpiStmt:
        \_if_else: , line:26:2, endln:33:5
          |vpiParent:
          \_begin: (work@dut), line:25:1, endln:34:4
          |vpiCondition:
          \_ref_obj: (synlig_tmp_rst_or_start)
          |vpiStmt:
          \_begin: (work@dut), line:27:2, endln:29:5
            |vpiParent:
            \_if_else: , line:26:2, endln:33:5
            |vpiFullName:work@dut
            |vpiStmt:
            \_assignment: , line:28:4, endln:28:19
              |vpiParent:
              \_begin: (work@dut), line:27:2, endln:29:5
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:28:18, endln:28:19
              |vpiLhs:
              \_ref_obj: (work@dut.outputLine), line:28:4, endln:28:14
                |vpiParent:
                \_assignment: , line:28:4, endln:28:19
                |vpiName:outputLine
                |vpiFullName:work@dut.outputLine
                |vpiActual:
                \_logic_net: (work@dut.outputLine), line:28:4, endln:28:14
          |vpiElseStmt:
          \_begin: (work@dut), line:31:2, endln:33:5
            |vpiParent:
            \_if_else: , line:26:2, endln:33:5
            |vpiFullName:work@dut
            |vpiStmt:
            \_assignment: , line:32:3, endln:32:24
              |vpiParent:
              \_begin: (work@dut), line:31:2, endln:33:5
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:32:23, endln:32:24
              |vpiLhs:
              \_ref_obj: (work@dut.yScaleAmountNext), line:32:3, endln:32:19
                |vpiParent:
                \_assignment: , line:32:3, endln:32:24
                |vpiName:yScaleAmountNext
                |vpiFullName:work@dut.yScaleAmountNext
                |vpiActual:
                \_logic_net: (work@dut.yScaleAmountNext), line:32:3, endln:32:19
    |vpiAlwaysType:1
  |vpiContAssign:
  \_cont_assign: 
    |vpiRhs:
    \_operation: 
      |vpiOpType:29
      |vpiOperand:
      \_ref_obj: (work@dut.rst), line:24:34, endln:24:37
        |vpiParent:
        \_operation: , line:24:26, endln:24:37
        |vpiName:rst
        |vpiFullName:work@dut.rst
        |vpiActual:
        \_logic_net: (work@dut.rst), line:4:18, endln:4:21
      |vpiOperand:
      \_ref_obj: (work@dut.start), line:24:49, endln:24:54
        |vpiParent:
        \_operation: , line:24:41, endln:24:54
        |vpiName:start
        |vpiFullName:work@dut.start
        |vpiActual:
        \_logic_net: (work@dut.start), line:5:12, endln:5:17
    |vpiLhs:
    \_logic_net: (synlig_tmp_rst_or_start)
      |vpiName:synlig_tmp_rst_or_start
\_weaklyReferenced:
\_operation: , line:24:11, endln:24:37
  |vpiParent:
  \_operation: , line:24:11, endln:24:54
  |vpiOpType:35
  |vpiOperand:
  \_operation: , line:24:11, endln:24:22
\_operation: , line:24:26, endln:24:37
  |vpiParent:
  \_operation: , line:24:11, endln:24:37
  |vpiOpType:39
  |vpiOperand:
  \_ref_obj: (work@dut.rst), line:24:34, endln:24:37
\_logic_typespec: , line:3:7, endln:3:11
\_logic_typespec: , line:4:7, endln:4:11
\_logic_typespec: , line:5:7, endln:5:11
\_logic_typespec: , line:3:7, endln:3:11
  |vpiParent:
  \_logic_net: (work@dut.clk), line:3:18, endln:3:21
\_logic_typespec: , line:4:7, endln:4:11
  |vpiParent:
  \_logic_net: (work@dut.rst), line:4:18, endln:4:21
\_logic_typespec: , line:5:7, endln:5:11
  |vpiParent:
  \_logic_net: (work@dut.start), line:5:12, endln:5:17
\_logic_typespec: , line:3:7, endln:3:11
\_logic_typespec: , line:4:7, endln:4:11
\_logic_typespec: , line:5:7, endln:5:11
\_operation: , line:24:11, endln:24:37
  |vpiParent:
  \_operation: , line:24:11, endln:24:54
  |vpiOpType:35
  |vpiOperand:
  \_operation: , line:24:11, endln:24:22
\_operation: , line:24:26, endln:24:37
  |vpiParent:
  \_operation: , line:24:11, endln:24:37
  |vpiOpType:39
  |vpiOperand:
  \_ref_obj: (work@dut.rst), line:24:34, endln:24:37
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 5

============================== Begin Linting Results ==============================
[LINT]: ${SURELOG_DIR}/tests/3SigsSensList/dut.sv:28:4: Illegal wire LHS, outputLine
[LINT]: ${SURELOG_DIR}/tests/3SigsSensList/dut.sv:32:3: Illegal wire LHS, yScaleAmountNext
============================== End Linting Results ==============================

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/3SigsSensList/dut.sv | ${SURELOG_DIR}/build/regression/3SigsSensList/roundtrip/dut_000.sv | 20 | 36 |
============================== End RoundTrip Results ==============================
