	component Test_Cal_Glis is
		port (
			bclk_export   : in    std_logic := 'X'; -- export
			clk_clk       : in    std_logic := 'X'; -- clk
			dacdat_export : out   std_logic;        -- export
			daclrc_export : in    std_logic := 'X'; -- export
			i2c_SDAT      : inout std_logic := 'X'; -- SDAT
			i2c_SCLK      : out   std_logic;        -- SCLK
			reset_reset_n : in    std_logic := 'X'; -- reset_n
			xck_clk       : out   std_logic         -- clk
		);
	end component Test_Cal_Glis;

