

================================================================
== Vivado HLS Report for 'weight_load'
================================================================
* Date:           Sat Nov  7 02:44:36 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        pose_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.00|     4.514|        0.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                 |                      |  Latency  |  Interval | Pipeline|
        |             Instance            |        Module        | min | max | min | max |   Type  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |grp_weight_load_conv_wei_fu_522  |weight_load_conv_wei  |    ?|    ?|    ?|    ?|   none  |
        |grp_weight_load_bias_wri_fu_531  |weight_load_bias_wri  |    ?|    ?|    ?|    ?|   none  |
        |grp_weight_load_bias_wri_fu_542  |weight_load_bias_wri  |    ?|    ?|    ?|    ?|   none  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-----------------------------------------------------+-----+------+----------+-----------+-----------+----------+----------+
        |                                                     |   Latency  | Iteration|  Initiation Interval  |   Trip   |          |
        |                      Loop Name                      | min |  max |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-----------------------------------------------------+-----+------+----------+-----------+-----------+----------+----------+
        |- Loop 1                                             |    ?|     ?|         ?|          -|          -|         ?|    no    |
        | + Loop 1.1                                          |    4|     4|         1|          1|          1|         4|    yes   |
        | + memcpy.beta_conv_burst_buf.V.addr.global_bias.V   |    0|  4097|         3|          1|          1| 0 ~ 4096 |    yes   |
        | + memcpy.beta_conv_burst_buf.V.addr.global_bias.V   |    0|  4097|         3|          1|          1| 0 ~ 4096 |    yes   |
        | + memcpy.gamma_conv_burst_buf.V.addr.global_bias.V  |    0|  4097|         3|          1|          1| 0 ~ 4096 |    yes   |
        | + memcpy.weight_burst_buf2.V.addr.global_weight.V   |    ?|     ?|         3|          1|          1|         ?|    yes   |
        | + memcpy.weight_burst_buf2.V.addr.global_weight.V   |    ?|     ?|         3|          1|          1|         ?|    yes   |
        +-----------------------------------------------------+-----+------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      4|       -|       -|    -|
|Expression       |        -|      -|       0|    2113|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        0|     17|    4585|    1623|    -|
|Memory           |        0|      -|    1536|       0|   24|
|Multiplexer      |        -|      -|       -|    1075|    -|
|Register         |        -|      -|    7215|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     21|   13336|    4811|   24|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2940|   3600|  866400|  433200|    -|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |       1|       1|    -|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+------+------+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------------+----------------------+---------+-------+------+------+
    |top_kernel_mul_32bkb_U74         |top_kernel_mul_32bkb  |        0|      3|   247|    19|
    |top_kernel_mul_32bkb_U75         |top_kernel_mul_32bkb  |        0|      3|   247|    19|
    |top_kernel_mul_32bkb_U77         |top_kernel_mul_32bkb  |        0|      3|   247|    19|
    |top_kernel_mul_32g8j_U76         |top_kernel_mul_32g8j  |        0|      2|   247|    19|
    |grp_weight_load_bias_wri_fu_531  |weight_load_bias_wri  |        0|      0|   741|   246|
    |grp_weight_load_bias_wri_fu_542  |weight_load_bias_wri  |        0|      0|   741|   246|
    |grp_weight_load_conv_wei_fu_522  |weight_load_conv_wei  |        0|      6|  2115|  1055|
    +---------------------------------+----------------------+---------+-------+------+------+
    |Total                            |                      |        0|     17|  4585|  1623|
    +---------------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    +--------------------------+----------------------+---------------------+
    |         Instance         |        Module        |      Expression     |
    +--------------------------+----------------------+---------------------+
    |top_kernel_ama_adpcA_U80  |top_kernel_ama_adpcA  | i0 * (i1 + i2) + i3 |
    |top_kernel_mul_muocq_U78  |top_kernel_mul_muocq  |       i0 * i0       |
    |top_kernel_mul_muocq_U79  |top_kernel_mul_muocq  |       i0 * i0       |
    |top_kernel_mul_muqcK_U81  |top_kernel_mul_muqcK  |       i0 * i1       |
    +--------------------------+----------------------+---------------------+

    * Memory: 
    +-------------------------+----------------------+---------+-----+----+------+-----+------+-------------+
    |          Memory         |        Module        | BRAM_18K|  FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------+---------+-----+----+------+-----+------+-------------+
    |beta_conv_burst_buf_s_U  |weight_load_beta_mb6  |        0|  512|   0|     4|  512|     1|         2048|
    |gamma_conv_burst_buf_U   |weight_load_beta_mb6  |        0|  512|   0|     4|  512|     1|         2048|
    |weight_burst_buf2_V_U    |weight_load_weighlbW  |        0|  512|   0|  2304|  512|     1|      1179648|
    +-------------------------+----------------------+---------+-----+----+------+-----+------+-------------+
    |Total                    |                      |        0| 1536|   0|  2312| 1536|     3|      1183744|
    +-------------------------+----------------------+---------+-----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |beta_conv_offset_fu_755_p2          |     +    |      0|  0|  39|          32|          32|
    |gamma_conv_offset_1_fu_813_p2       |     +    |      0|  0|  39|          32|          32|
    |gamma_conv_offset_fu_809_p2         |     +    |      0|  0|  39|          32|          32|
    |global_bias_offset_1_fu_891_p2      |     +    |      0|  0|  39|          32|          32|
    |global_bias_offset_2_fu_975_p2      |     +    |      0|  0|  39|          32|          32|
    |global_bias_offset_fu_1046_p2       |     +    |      0|  0|  39|          32|          32|
    |global_weight_offset_fu_1158_p2     |     +    |      0|  0|  39|          32|          32|
    |i_fu_1057_p2                        |     +    |      0|  0|  12|           3|           1|
    |in_h_iter_fu_1328_p2                |     +    |      0|  0|  39|          32|          32|
    |in_num_iter_fu_1322_p2              |     +    |      0|  0|  39|          32|          32|
    |in_w_iter_fu_1333_p2                |     +    |      0|  0|  39|          32|          32|
    |indvar_next1_i_i_fu_964_p2          |     +    |      0|  0|  20|          13|           1|
    |indvar_next2_i_i_fu_1013_p2         |     +    |      0|  0|  20|          13|           1|
    |indvar_next3_i_i_fu_1308_p2         |     +    |      0|  0|  33|          26|           1|
    |indvar_next4_i_i_fu_1242_p2         |     +    |      0|  0|  33|          26|           1|
    |indvar_next_i_i_fu_1136_p2          |     +    |      0|  0|  20|          13|           1|
    |layer_iter_fu_1363_p2               |     +    |      0|  0|  39|          32|           1|
    |out_num_iter_fu_1341_p2             |     +    |      0|  0|  39|          32|          32|
    |ret_V_1_fu_864_p2                   |     +    |      0|  0|  40|          33|          33|
    |ret_V_fu_877_p2                     |     +    |      0|  0|  40|          33|          33|
    |sum1_i_i_fu_912_p2                  |     +    |      0|  0|  66|          59|          59|
    |sum3_i_i_fu_993_p2                  |     +    |      0|  0|  66|          59|          59|
    |sum4_i_i_fu_1207_p2                 |     +    |      0|  0|  66|          59|          59|
    |sum9_i_i_fu_1084_p2                 |     +    |      0|  0|  66|          59|          59|
    |sum_i_i_fu_1260_p2                  |     +    |      0|  0|  66|          59|          59|
    |tmp_34_add_i_i_i_fu_929_p2          |     +    |      0|  0|  26|          19|           6|
    |tmp_40_add_i_i_fu_1101_p2           |     +    |      0|  0|  26|          19|           6|
    |tmp_52_add_i_i_fu_1273_p2           |     +    |      0|  0|  39|          32|           6|
    |tmp_i_i_fu_1150_p2                  |     +    |      0|  0|  39|          32|          32|
    |weight_offset2_fu_847_p2            |     +    |      0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage0_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp5_stage0_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state105_pp5_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state37_pp0_stage0_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state49_pp1_stage0_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state63_pp3_stage0_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state91_pp4_stage0_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op170_read_state11     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op483_call_state109    |    and   |      0|  0|   2|           1|           1|
    |bias_en_fu_797_p2                   |    and   |      0|  0|   2|           1|           1|
    |done_be_i_i_fu_1603_p2              |    and   |      0|  0|   2|           1|           1|
    |norm_conv_en_fu_805_p2              |    and   |      0|  0|   2|           1|           1|
    |norm_depth_en_fu_801_p2             |    and   |      0|  0|   2|           1|           1|
    |sel_tmp2_i_i_fu_1390_p2             |    and   |      0|  0|   2|           1|           1|
    |sel_tmp3_i_i_fu_1569_p2             |    and   |      0|  0|   2|           1|           1|
    |sel_tmp7_i_i_fu_1400_p2             |    and   |      0|  0|   2|           1|           1|
    |sel_tmp8_i_i_fu_1410_p2             |    and   |      0|  0|   2|           1|           1|
    |tmp6_i_i_fu_1563_p2                 |    and   |      0|  0|   2|           1|           1|
    |tmp7_i_i_fu_1591_p2                 |    and   |      0|  0|   2|           1|           1|
    |tmp9_i_i_fu_1597_p2                 |    and   |      0|  0|   2|           1|           1|
    |exitcond1_i_i_fu_959_p2             |   icmp   |      0|  0|  13|          13|          13|
    |exitcond2_i_i_fu_1131_p2            |   icmp   |      0|  0|  13|          13|          13|
    |exitcond3_i_i_fu_1008_p2            |   icmp   |      0|  0|  13|          13|          13|
    |exitcond4_i_i_fu_1303_p2            |   icmp   |      0|  0|  18|          26|          26|
    |exitcond5_i_i_fu_1237_p2            |   icmp   |      0|  0|  18|          26|          26|
    |exitcond_i_i_fu_1051_p2             |   icmp   |      0|  0|   9|           3|           4|
    |tmp_23_i_i_fu_1041_p2               |   icmp   |      0|  0|  21|          33|          33|
    |tmp_25_i_i_fu_886_p2                |   icmp   |      0|  0|  21|          33|          33|
    |tmp_40_i_i_fu_1162_p2               |   icmp   |      0|  0|  13|          16|           1|
    |tmp_47_i_i_fu_1167_p2               |   icmp   |      0|  0|  13|          16|           2|
    |tmp_53_i_i_fu_1347_p2               |   icmp   |      0|  0|  18|          32|          32|
    |tmp_54_i_i_fu_1351_p2               |   icmp   |      0|  0|  18|          32|          32|
    |tmp_55_i_i_fu_1355_p2               |   icmp   |      0|  0|  18|          32|          32|
    |tmp_57_i_i_fu_1359_p2               |   icmp   |      0|  0|  18|          32|          32|
    |tmp_58_i_i_fu_1381_p2               |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state1                     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state109_on_subcall_done   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state11                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state12                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state15                    |    or    |      0|  0|   2|           1|           1|
    |layer_start_be_i_i_fu_1575_p2       |    or    |      0|  0|   2|           1|           1|
    |not_sel_tmp1_i_i_fu_1558_p2         |    or    |      0|  0|   2|           1|           1|
    |not_sel_tmp2_i_i_fu_1586_p2         |    or    |      0|  0|   2|           1|           1|
    |not_sel_tmp_i_i_fu_1548_p2          |    or    |      0|  0|   2|           1|           1|
    |or_cond1_i_i_fu_1421_p2             |    or    |      0|  0|   2|           1|           1|
    |or_cond2_i_i_fu_1439_p2             |    or    |      0|  0|   2|           1|           1|
    |or_cond_i_i_fu_1415_p2              |    or    |      0|  0|   2|           1|           1|
    |sel_tmp13_demorgan_i_fu_1375_p2     |    or    |      0|  0|   2|           1|           1|
    |sel_tmp6_demorgan_i_s_fu_1369_p2    |    or    |      0|  0|   2|           1|           1|
    |tmp_5_i_i_fu_1426_p2                |    or    |      0|  0|   2|           1|           1|
    |beta_conv_offset_1_i_fu_832_p3      |  select  |      0|  0|  32|           1|          32|
    |gamma_conv_offset_1_s_fu_839_p3     |  select  |      0|  0|  32|           1|          32|
    |newSel10_i_i_fu_1514_p3             |  select  |      0|  0|  32|           1|          32|
    |newSel11_i_i_fu_1522_p3             |  select  |      0|  0|  32|           1|           1|
    |newSel12_i_i_fu_1529_p3             |  select  |      0|  0|  32|           1|          32|
    |newSel1_i_i_fu_1445_p3              |  select  |      0|  0|  32|           1|          32|
    |newSel2_i_i_fu_1453_p3              |  select  |      0|  0|  32|           1|          32|
    |newSel3_i_i_fu_1460_p3              |  select  |      0|  0|  32|           1|          32|
    |newSel4_i_i_fu_1468_p3              |  select  |      0|  0|  32|           1|          32|
    |newSel5_i_i_fu_1476_p3              |  select  |      0|  0|  32|           1|          32|
    |newSel6_i_i_fu_1483_p3              |  select  |      0|  0|  32|           1|           1|
    |newSel7_i_i_fu_1491_p3              |  select  |      0|  0|  32|           1|          32|
    |newSel8_i_i_fu_1499_p3              |  select  |      0|  0|  32|           1|           1|
    |newSel9_i_i_fu_1506_p3              |  select  |      0|  0|  32|           1|          32|
    |newSel_i_i_fu_1432_p3               |  select  |      0|  0|  32|           1|           1|
    |p_0575_0_i_i_fu_817_p3              |  select  |      0|  0|  32|           1|          32|
    |p_i_i_fu_824_p3                     |  select  |      0|  0|  32|           1|          32|
    |weight_offset2_1_fu_851_p3          |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp4                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp5                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp5_iter1             |    xor   |      0|  0|   2|           2|           1|
    |sel_tmp1_i_i_fu_1385_p2             |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp6_i_i_fu_1395_p2             |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp9_i_i_fu_1537_p2             |    xor   |      0|  0|   2|           1|           1|
    |sel_tmp_i_i_fu_1405_p2              |    xor   |      0|  0|   2|           1|           2|
    |tmp_55_not_i_i_fu_1581_p2           |    xor   |      0|  0|   2|           1|           2|
    |tmp_56_not_i_i_fu_1543_p2           |    xor   |      0|  0|   2|           1|           2|
    |tmp_58_not_i_i_fu_1553_p2           |    xor   |      0|  0|   2|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0|2113|        1403|        1644|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+-----+-----------+-----+-----------+
    |                     Name                     | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                     |  449|        102|    1|        102|
    |ap_done                                       |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                       |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                       |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                       |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2                       |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1                       |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2                       |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1                       |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter2                       |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter1                       |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter2                       |    9|          2|    1|          2|
    |ap_phi_mux_indvar1_i_i_phi_fu_455_p4          |    9|          2|   13|         26|
    |ap_phi_mux_indvar4_i_i_phi_fu_467_p4          |    9|          2|   13|         26|
    |ap_phi_mux_indvar6_i_i_phi_fu_514_p4          |    9|          2|   26|         52|
    |ap_phi_mux_indvar8_i_i_phi_fu_502_p4          |    9|          2|   26|         52|
    |ap_phi_mux_indvar_i_i_phi_fu_490_p4           |    9|          2|   13|         26|
    |ap_sig_ioackin_m_axi_global_weight_V_ARREADY  |    9|          2|    1|          2|
    |beta_conv_burst_buf_s_address0                |   21|          4|    2|          8|
    |beta_conv_burst_buf_s_ce0                     |   15|          3|    1|          3|
    |beta_conv_burst_buf_s_d0                      |   15|          3|  512|       1536|
    |done_i_i_reg_427                              |    9|          2|    1|          2|
    |fifo_beta_conv_V_V_write                      |    9|          2|    1|          2|
    |fifo_config_in_V_V_blk_n                      |    9|          2|    1|          2|
    |fifo_config_out_V_V_blk_n                     |    9|          2|    1|          2|
    |fifo_config_out_V_V_din                       |   38|          7|  192|       1344|
    |fifo_conv_weight_V_V_write                    |    9|          2|    1|          2|
    |fifo_gamma_conv_V_V_write                     |    9|          2|    1|          2|
    |gamma_conv_burst_buf_address0                 |   21|          4|    2|          8|
    |gamma_conv_burst_buf_ce0                      |   15|          3|    1|          3|
    |gamma_conv_burst_buf_d0                       |   15|          3|  512|       1536|
    |global_bias_V_offset_blk_n                    |    9|          2|    1|          2|
    |global_weight_V_blk_n_AR                      |    9|          2|    1|          2|
    |global_weight_V_blk_n_R                       |    9|          2|    1|          2|
    |global_weight_V_offset_blk_n                  |    9|          2|    1|          2|
    |i_i_i_reg_475                                 |    9|          2|    3|          6|
    |i_op_assign_i_i_reg_367                       |    9|          2|   32|         64|
    |in_h_iter_i_i_reg_379                         |    9|          2|   32|         64|
    |in_w_iter_i_i_reg_391                         |    9|          2|   32|         64|
    |indvar1_i_i_reg_451                           |    9|          2|   13|         26|
    |indvar4_i_i_reg_463                           |    9|          2|   13|         26|
    |indvar6_i_i_reg_510                           |    9|          2|   26|         52|
    |indvar8_i_i_reg_498                           |    9|          2|   26|         52|
    |indvar_i_i_reg_486                            |    9|          2|   13|         26|
    |layer_iter_i_i_reg_403                        |    9|          2|   32|         64|
    |layer_start_1_i_i_reg_438                     |    9|          2|    1|          2|
    |layer_start_i_i_reg_415                       |    9|          2|    1|          2|
    |m_axi_global_weight_V_ARADDR                  |   33|          6|   64|        384|
    |m_axi_global_weight_V_ARLEN                   |   33|          6|   32|        192|
    |op_assign_i_i_reg_355                         |    9|          2|   32|         64|
    |real_start                                    |    9|          2|    1|          2|
    |weight_burst_buf2_V_address0                  |   21|          4|   12|         48|
    |weight_burst_buf2_V_ce0                       |   15|          3|    1|          3|
    |weight_burst_buf2_V_d0                        |   15|          3|  512|       1536|
    +----------------------------------------------+-----+-----------+-----+-----------+
    |Total                                         | 1075|        233| 2214|       7443|
    +----------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+-----+----+-----+-----------+
    |                     Name                     |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------+-----+----+-----+-----------+
    |FILTER_S2_V_reg_1784                          |   16|   0|   16|          0|
    |LAYER_BATCH_V_reg_1692                        |   32|   0|   32|          0|
    |LAYER_IN_H_T_V_reg_1728                       |   32|   0|   32|          0|
    |LAYER_IN_H_V_reg_1848                         |   32|   0|   32|          0|
    |LAYER_IN_NUM_HW_V_reg_1802                    |   32|   0|   32|          0|
    |LAYER_IN_NUM_T_V_reg_1709                     |   16|   0|   16|          0|
    |LAYER_IN_NUM_V_reg_1836                       |   32|   0|   32|          0|
    |LAYER_IN_W_T_V_reg_1733                       |   32|   0|   32|          0|
    |LAYER_IN_W_V_reg_1853                         |   32|   0|   32|          0|
    |LAYER_OUT_NUM_HW_V_reg_1808                   |   32|   0|   32|          0|
    |LAYER_OUT_NUM_T_V_reg_1719                    |   16|   0|   16|          0|
    |LAYER_OUT_NUM_V_reg_1843                      |   32|   0|   32|          0|
    |ap_CS_fsm                                     |  101|   0|  101|          0|
    |ap_done_reg                                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                       |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                       |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                       |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                       |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                       |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                       |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                       |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                       |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2                       |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0                       |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1                       |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2                       |    1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_global_weight_V_ARREADY  |    1|   0|    1|          0|
    |beta_conv_offset_1_i_reg_1866                 |   32|   0|   32|          0|
    |beta_conv_offset_reg_1819                     |   32|   0|   32|          0|
    |beta_depth_offset_reg_1776                    |   32|   0|   32|          0|
    |bias_en_reg_1858                              |    1|   0|    1|          0|
    |done_i_i_reg_427                              |    1|   0|    1|          0|
    |exitcond1_i_i_reg_1929                        |    1|   0|    1|          0|
    |exitcond1_i_i_reg_1929_pp0_iter1_reg          |    1|   0|    1|          0|
    |exitcond2_i_i_reg_2018                        |    1|   0|    1|          0|
    |exitcond2_i_i_reg_2018_pp3_iter1_reg          |    1|   0|    1|          0|
    |exitcond3_i_i_reg_1959                        |    1|   0|    1|          0|
    |exitcond3_i_i_reg_1959_pp1_iter1_reg          |    1|   0|    1|          0|
    |exitcond4_i_i_reg_2153                        |    1|   0|    1|          0|
    |exitcond4_i_i_reg_2153_pp5_iter1_reg          |    1|   0|    1|          0|
    |exitcond5_i_i_reg_2112                        |    1|   0|    1|          0|
    |exitcond5_i_i_reg_2112_pp4_iter1_reg          |    1|   0|    1|          0|
    |gamma_conv_offset_1_s_reg_1871                |   32|   0|   32|          0|
    |global_bias_V_addr_1_2_reg_2027               |  512|   0|  512|          0|
    |global_bias_V_addr_2_2_reg_1968               |  512|   0|  512|          0|
    |global_bias_V_addr_3_1_reg_2162               |  512|   0|  512|          0|
    |global_bias_V_addr_4_1_reg_2121               |  512|   0|  512|          0|
    |global_bias_V_addr_r_reg_1938                 |  512|   0|  512|          0|
    |global_bias_V_offset_1_reg_1666               |   58|   0|   58|          0|
    |global_bias_V_offset_3_reg_1900               |   58|   0|   59|          1|
    |global_bias_offset_reg_1983                   |   32|   0|   32|          0|
    |global_weight_V_offs_reg_1660                 |   58|   0|   58|          0|
    |global_weight_offset_reg_2063                 |   32|   0|   32|          0|
    |grp_weight_load_bias_wri_fu_531_ap_start_reg  |    1|   0|    1|          0|
    |grp_weight_load_bias_wri_fu_542_ap_start_reg  |    1|   0|    1|          0|
    |grp_weight_load_conv_wei_fu_522_ap_start_reg  |    1|   0|    1|          0|
    |i_i_i_reg_475                                 |    3|   0|    3|          0|
    |i_op_assign_i_i_reg_367                       |   32|   0|   32|          0|
    |in_h_iter_i_i_reg_379                         |   32|   0|   32|          0|
    |in_h_iter_reg_2173                            |   32|   0|   32|          0|
    |in_num_iter_reg_2167                          |   32|   0|   32|          0|
    |in_w_iter_i_i_reg_391                         |   32|   0|   32|          0|
    |in_w_iter_reg_2179                            |   32|   0|   32|          0|
    |indvar1_i_i_reg_451                           |   13|   0|   13|          0|
    |indvar1_i_i_reg_451_pp0_iter1_reg             |   13|   0|   13|          0|
    |indvar4_i_i_reg_463                           |   13|   0|   13|          0|
    |indvar4_i_i_reg_463_pp1_iter1_reg             |   13|   0|   13|          0|
    |indvar6_i_i_reg_510                           |   26|   0|   26|          0|
    |indvar6_i_i_reg_510_pp5_iter1_reg             |   26|   0|   26|          0|
    |indvar8_i_i_reg_498                           |   26|   0|   26|          0|
    |indvar8_i_i_reg_498_pp4_iter1_reg             |   26|   0|   26|          0|
    |indvar_i_i_reg_486                            |   13|   0|   13|          0|
    |indvar_i_i_reg_486_pp3_iter1_reg              |   13|   0|   13|          0|
    |indvar_next1_i_i_reg_1933                     |   13|   0|   13|          0|
    |indvar_next2_i_i_reg_1963                     |   13|   0|   13|          0|
    |indvar_next3_i_i_reg_2157                     |   26|   0|   26|          0|
    |indvar_next4_i_i_reg_2116                     |   26|   0|   26|          0|
    |indvar_next_i_i_reg_2022                      |   13|   0|   13|          0|
    |layer_iter_i_i_reg_403                        |   32|   0|   32|          0|
    |layer_iter_reg_2216                           |   32|   0|   32|          0|
    |layer_start_1_i_i_reg_438                     |    1|   0|    1|          0|
    |layer_start_i_i_reg_415                       |    1|   0|    1|          0|
    |norm_conv_en_reg_1862                         |    1|   0|    1|          0|
    |op_assign_i_i_reg_355                         |   32|   0|   32|          0|
    |out_num_iter_reg_2185                         |   32|   0|   32|          0|
    |p_1_i_i_reg_1825                              |   32|   0|   32|          0|
    |p_Val2_1_reg_1830                             |  192|   0|  192|          0|
    |p_Val2_2_reg_1765                             |  192|   0|  192|          0|
    |p_Val2_3_reg_1702                             |  192|   0|  192|          0|
    |ret_V_1_reg_1881                              |   33|   0|   33|          0|
    |ret_V_reg_1886                                |   33|   0|   33|          0|
    |sel_tmp13_demorgan_i_reg_2228                 |    1|   0|    1|          0|
    |sel_tmp6_demorgan_i_s_reg_2222                |    1|   0|    1|          0|
    |start_once_reg                                |    1|   0|    1|          0|
    |sum1_i_i_reg_1905                             |   59|   0|   59|          0|
    |sum3_i_i_reg_1948                             |   59|   0|   59|          0|
    |sum4_i_i_reg_2086                             |   59|   0|   59|          0|
    |sum9_i_i_reg_1996                             |   59|   0|   59|          0|
    |sum_i_i_reg_2126                              |   59|   0|   59|          0|
    |tmp2_i_i_reg_2058                             |   32|   0|   32|          0|
    |tmp3_i_i_reg_1797                             |   32|   0|   32|          0|
    |tmp4_i_i_reg_2053                             |   32|   0|   32|          0|
    |tmp_17_reg_1744                               |    1|   0|    1|          0|
    |tmp_18_reg_1749                               |    1|   0|    1|          0|
    |tmp_19_reg_1755                               |    1|   0|    1|          0|
    |tmp_20_reg_1760                               |    1|   0|    1|          0|
    |tmp_21_reg_1814                               |   31|   0|   31|          0|
    |tmp_22_reg_1895                               |   28|   0|   28|          0|
    |tmp_24_reg_1943                               |   28|   0|   28|          0|
    |tmp_34_add_i32_shr_c_reg_1923                 |   13|   0|   32|         19|
    |tmp_34_add_i32_shr_i_reg_1910                 |   13|   0|   13|          0|
    |tmp_37_i_i_reg_2038                           |   32|   0|   32|          0|
    |tmp_38_i_i_reg_1973                           |   16|   0|   32|         16|
    |tmp_39_i_i_reg_2043                           |   32|   0|   32|          0|
    |tmp_40_add_i32_shr_i_reg_2001                 |   13|   0|   13|          0|
    |tmp_44_i_i_reg_2131                           |   30|   0|   30|          0|
    |tmp_52_add_i32_shr_i_reg_2136                 |   26|   0|   26|          0|
    |tmp_53_i_i_reg_2191                           |    1|   0|    1|          0|
    |tmp_54_i_i_reg_2198                           |    1|   0|    1|          0|
    |tmp_55_i_i_reg_2204                           |    1|   0|    1|          0|
    |tmp_57_i_i_reg_2210                           |    1|   0|    1|          0|
    |tmp_59_add_i32_shr_i_reg_2102                 |   26|   0|   26|          0|
    |tmp_59_add_i_i_reg_2091                       |   32|   0|   32|          0|
    |tmp_V_1_fu_192                                |  192|   0|  192|          0|
    |tmp_V_2_fu_196                                |  192|   0|  192|          0|
    |tmp_V_3_fu_200                                |  192|   0|  192|          0|
    |tmp_V_4_reg_1672                              |  192|   0|  192|          0|
    |tmp_V_5_reg_1677                              |  192|   0|  192|          0|
    |tmp_V_6_reg_1682                              |  192|   0|  192|          0|
    |tmp_V_8_reg_1697                              |  192|   0|  192|          0|
    |tmp_V_9_reg_1687                              |  192|   0|  192|          0|
    |tmp_V_fu_188                                  |  192|   0|  192|          0|
    |tmp_i_i_reg_2048                              |   32|   0|   32|          0|
    |tmp_reg_1738                                  |    1|   0|    1|          0|
    |weight_offset2_1_reg_1876                     |   32|   0|   32|          0|
    |weight_offset2_2_reg_1770                     |   32|   0|   32|          0|
    +----------------------------------------------+-----+----+-----+-----------+
    |Total                                         | 7215|   0| 7251|         36|
    +----------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs |       weight_load      | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs |       weight_load      | return value |
|ap_start                        |  in |    1| ap_ctrl_hs |       weight_load      | return value |
|start_full_n                    |  in |    1| ap_ctrl_hs |       weight_load      | return value |
|ap_done                         | out |    1| ap_ctrl_hs |       weight_load      | return value |
|ap_continue                     |  in |    1| ap_ctrl_hs |       weight_load      | return value |
|ap_idle                         | out |    1| ap_ctrl_hs |       weight_load      | return value |
|ap_ready                        | out |    1| ap_ctrl_hs |       weight_load      | return value |
|start_out                       | out |    1| ap_ctrl_hs |       weight_load      | return value |
|start_write                     | out |    1| ap_ctrl_hs |       weight_load      | return value |
|m_axi_global_weight_V_AWVALID   | out |    1|    m_axi   |     global_weight_V    |    pointer   |
|m_axi_global_weight_V_AWREADY   |  in |    1|    m_axi   |     global_weight_V    |    pointer   |
|m_axi_global_weight_V_AWADDR    | out |   64|    m_axi   |     global_weight_V    |    pointer   |
|m_axi_global_weight_V_AWID      | out |    1|    m_axi   |     global_weight_V    |    pointer   |
|m_axi_global_weight_V_AWLEN     | out |   32|    m_axi   |     global_weight_V    |    pointer   |
|m_axi_global_weight_V_AWSIZE    | out |    3|    m_axi   |     global_weight_V    |    pointer   |
|m_axi_global_weight_V_AWBURST   | out |    2|    m_axi   |     global_weight_V    |    pointer   |
|m_axi_global_weight_V_AWLOCK    | out |    2|    m_axi   |     global_weight_V    |    pointer   |
|m_axi_global_weight_V_AWCACHE   | out |    4|    m_axi   |     global_weight_V    |    pointer   |
|m_axi_global_weight_V_AWPROT    | out |    3|    m_axi   |     global_weight_V    |    pointer   |
|m_axi_global_weight_V_AWQOS     | out |    4|    m_axi   |     global_weight_V    |    pointer   |
|m_axi_global_weight_V_AWREGION  | out |    4|    m_axi   |     global_weight_V    |    pointer   |
|m_axi_global_weight_V_AWUSER    | out |    1|    m_axi   |     global_weight_V    |    pointer   |
|m_axi_global_weight_V_WVALID    | out |    1|    m_axi   |     global_weight_V    |    pointer   |
|m_axi_global_weight_V_WREADY    |  in |    1|    m_axi   |     global_weight_V    |    pointer   |
|m_axi_global_weight_V_WDATA     | out |  512|    m_axi   |     global_weight_V    |    pointer   |
|m_axi_global_weight_V_WSTRB     | out |   64|    m_axi   |     global_weight_V    |    pointer   |
|m_axi_global_weight_V_WLAST     | out |    1|    m_axi   |     global_weight_V    |    pointer   |
|m_axi_global_weight_V_WID       | out |    1|    m_axi   |     global_weight_V    |    pointer   |
|m_axi_global_weight_V_WUSER     | out |    1|    m_axi   |     global_weight_V    |    pointer   |
|m_axi_global_weight_V_ARVALID   | out |    1|    m_axi   |     global_weight_V    |    pointer   |
|m_axi_global_weight_V_ARREADY   |  in |    1|    m_axi   |     global_weight_V    |    pointer   |
|m_axi_global_weight_V_ARADDR    | out |   64|    m_axi   |     global_weight_V    |    pointer   |
|m_axi_global_weight_V_ARID      | out |    1|    m_axi   |     global_weight_V    |    pointer   |
|m_axi_global_weight_V_ARLEN     | out |   32|    m_axi   |     global_weight_V    |    pointer   |
|m_axi_global_weight_V_ARSIZE    | out |    3|    m_axi   |     global_weight_V    |    pointer   |
|m_axi_global_weight_V_ARBURST   | out |    2|    m_axi   |     global_weight_V    |    pointer   |
|m_axi_global_weight_V_ARLOCK    | out |    2|    m_axi   |     global_weight_V    |    pointer   |
|m_axi_global_weight_V_ARCACHE   | out |    4|    m_axi   |     global_weight_V    |    pointer   |
|m_axi_global_weight_V_ARPROT    | out |    3|    m_axi   |     global_weight_V    |    pointer   |
|m_axi_global_weight_V_ARQOS     | out |    4|    m_axi   |     global_weight_V    |    pointer   |
|m_axi_global_weight_V_ARREGION  | out |    4|    m_axi   |     global_weight_V    |    pointer   |
|m_axi_global_weight_V_ARUSER    | out |    1|    m_axi   |     global_weight_V    |    pointer   |
|m_axi_global_weight_V_RVALID    |  in |    1|    m_axi   |     global_weight_V    |    pointer   |
|m_axi_global_weight_V_RREADY    | out |    1|    m_axi   |     global_weight_V    |    pointer   |
|m_axi_global_weight_V_RDATA     |  in |  512|    m_axi   |     global_weight_V    |    pointer   |
|m_axi_global_weight_V_RLAST     |  in |    1|    m_axi   |     global_weight_V    |    pointer   |
|m_axi_global_weight_V_RID       |  in |    1|    m_axi   |     global_weight_V    |    pointer   |
|m_axi_global_weight_V_RUSER     |  in |    1|    m_axi   |     global_weight_V    |    pointer   |
|m_axi_global_weight_V_RRESP     |  in |    2|    m_axi   |     global_weight_V    |    pointer   |
|m_axi_global_weight_V_BVALID    |  in |    1|    m_axi   |     global_weight_V    |    pointer   |
|m_axi_global_weight_V_BREADY    | out |    1|    m_axi   |     global_weight_V    |    pointer   |
|m_axi_global_weight_V_BRESP     |  in |    2|    m_axi   |     global_weight_V    |    pointer   |
|m_axi_global_weight_V_BID       |  in |    1|    m_axi   |     global_weight_V    |    pointer   |
|m_axi_global_weight_V_BUSER     |  in |    1|    m_axi   |     global_weight_V    |    pointer   |
|global_weight_V_offset_dout     |  in |   58|   ap_fifo  | global_weight_V_offset |    pointer   |
|global_weight_V_offset_empty_n  |  in |    1|   ap_fifo  | global_weight_V_offset |    pointer   |
|global_weight_V_offset_read     | out |    1|   ap_fifo  | global_weight_V_offset |    pointer   |
|global_bias_V_offset_dout       |  in |   58|   ap_fifo  |  global_bias_V_offset  |    pointer   |
|global_bias_V_offset_empty_n    |  in |    1|   ap_fifo  |  global_bias_V_offset  |    pointer   |
|global_bias_V_offset_read       | out |    1|   ap_fifo  |  global_bias_V_offset  |    pointer   |
|fifo_config_in_V_V_dout         |  in |  192|   ap_fifo  |   fifo_config_in_V_V   |    pointer   |
|fifo_config_in_V_V_empty_n      |  in |    1|   ap_fifo  |   fifo_config_in_V_V   |    pointer   |
|fifo_config_in_V_V_read         | out |    1|   ap_fifo  |   fifo_config_in_V_V   |    pointer   |
|fifo_conv_weight_V_V_din        | out |  256|   ap_fifo  |  fifo_conv_weight_V_V  |    pointer   |
|fifo_conv_weight_V_V_full_n     |  in |    1|   ap_fifo  |  fifo_conv_weight_V_V  |    pointer   |
|fifo_conv_weight_V_V_write      | out |    1|   ap_fifo  |  fifo_conv_weight_V_V  |    pointer   |
|fifo_gamma_conv_V_V_din         | out |  256|   ap_fifo  |   fifo_gamma_conv_V_V  |    pointer   |
|fifo_gamma_conv_V_V_full_n      |  in |    1|   ap_fifo  |   fifo_gamma_conv_V_V  |    pointer   |
|fifo_gamma_conv_V_V_write       | out |    1|   ap_fifo  |   fifo_gamma_conv_V_V  |    pointer   |
|fifo_beta_conv_V_V_din          | out |  256|   ap_fifo  |   fifo_beta_conv_V_V   |    pointer   |
|fifo_beta_conv_V_V_full_n       |  in |    1|   ap_fifo  |   fifo_beta_conv_V_V   |    pointer   |
|fifo_beta_conv_V_V_write        | out |    1|   ap_fifo  |   fifo_beta_conv_V_V   |    pointer   |
|fifo_config_out_V_V_din         | out |  192|   ap_fifo  |   fifo_config_out_V_V  |    pointer   |
|fifo_config_out_V_V_full_n      |  in |    1|   ap_fifo  |   fifo_config_out_V_V  |    pointer   |
|fifo_config_out_V_V_write       | out |    1|   ap_fifo  |   fifo_config_out_V_V  |    pointer   |
+--------------------------------+-----+-----+------------+------------------------+--------------+

