[
  {
    "name": "郭宏源",
    "email": "hykuo@tsint.edu.tw",
    "latestUpdate": "2021-09-05 14:24:06",
    "objective": "最佳化組合邏輯與循序邏輯之演算法，可規劃邏輯元件，組合邏輯之 VLSI 設計，使用 MSI 與標準電路元件設計多層邏輯，使用閘陣列設計，循序邏輯之元件，循序邏輯之分析與合成，StateMachine 設計與測試技巧，HDL 語法介紹與實務設計。",
    "schedule": "1. Review of Logic Design Fundamentals\n2. Combinational Logic\n3. CMOS Digital Logic Circuits\n4. Mealy/Moore Sequential Circuit Design\n5. Equivalent States and Reduction of State Tables\n6. Sequential Circuit Timing\n7. Programmable Logic Devices(PLD)\n8. Field-Programmable Gate Arrays (FPGAs)\n9. Midterm Exam.\n10. Hardware Description Languages\n11. VHDL &amp; Verilog Modules\n12. Digital Circuit Example\n13. Serial Communication\n14. Carry Look-Ahead Adders\n15. Faster Multiplier\n16. Floating-Point Arithmetic\n17. Conditional Flag\n18. Final Exam.",
    "scorePolicy": "平時: 30%\n期中考: 35%(Open Book)\n期末考: 35%(Open Book)",
    "materials": "1. Digital Systems Design Using VHDL 2/e, Charles Roth, 2008/2, ISBN：9780495244707, Cengage\n2. Digital Systems: Principles and Applications (11/e), Tocci, 2011/11, ISBN-13：9780130387936, Pearson Education\n3. Fundamentals of Digital Logic with VHDL Design 3/e , Stephen Brown, 2009/3, ISBN：9780071287654, Mc Graw Hill",
    "foreignLanguageTextbooks": true,
    "covid19": {
      "lv2Description": null,
      "courseScoreMethod": "期中考 35%、期末考 35% 採 OPENBOOK 實體紙筆測驗，若採遠距教學則開啟攝像頭，完成之解答需拍照上傳考卷內容",
      "courseInfo": "(1) 加退選課期間尚未選課成功之同學，請於上課第一二周到二教 304 教室。\n(2) 上課教材可以在北科 i 學園中下載\n(3) 第三週選課結束後，課程動態資訊將更新於 Microsoft Teams",
      "courseURL": "北科 i 學園:https://istudy.ntut.edu.tw/learn/index.php\nMicrosoft Teams: 團隊代碼 lj0hj4c",
      "contactInfo": "[將在線上等同學] Microsoft Teams: 星期五 (8:00-12:00)\n研究室電話: 28927154 分機 8404",
      "additionalInfo": null,
      "lv2Method": "遠距上課"
    }
  }
]
