# //  Questa Sim-64
# //  Version 2020.4 linux_x86_64 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -reportprogress 300 -work work /home/ms24.40/repositories/MS_Labs_gr40_Mohamed/Lab1/cap1/vhdlsim/lfsr.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:54:40 on Mar 25,2024
# vcom -reportprogress 300 -work work /home/ms24.40/repositories/MS_Labs_gr40_Mohamed/Lab1/cap1/vhdlsim/lfsr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity LFSR16
# -- Compiling architecture RTL of LFSR16
# End time: 15:54:40 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.40/repositories/MS_Labs_gr40_Mohamed/Lab1/cap1/vhdlsim/rca_gen.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:54:41 on Mar 25,2024
# vcom -reportprogress 300 -work work /home/ms24.40/repositories/MS_Labs_gr40_Mohamed/Lab1/cap1/vhdlsim/rca_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package CONSTANTS
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 15:54:42 on Mar 25,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.40/repositories/MS_Labs_gr40_Mohamed/Lab1/cap1/vhdlsim/tb_rca_gen.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:54:45 on Mar 25,2024
# vcom -reportprogress 300 -work work /home/ms24.40/repositories/MS_Labs_gr40_Mohamed/Lab1/cap1/vhdlsim/tb_rca_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Compiling entity TBRCA
# -- Compiling architecture TEST of TBRCA
# -- Compiling configuration RCATEST
# -- Loading entity TBRCA
# -- Loading architecture TEST of TBRCA
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity RCA
# -- Loading entity LFSR16
# -- Loading configuration cfg_rca_structural
# -- Loading configuration cfg_rca_behavioral
# End time: 15:54:45 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.rcatest -t 10ps -voptargs=+acc
# vsim work.rcatest -t 10ps -voptargs="+acc" 
# Start time: 15:55:21 on Mar 25,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.constants
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.rcatest#1
# Loading work.tbrca(test)#1
# Loading work.cfg_rca_structural#1
# Loading work.rca(structural)#1
# Loading work.cfg_fa_behavioral#1
# Loading work.fa(behavioral)#1
# Loading work.cfg_rca_structural#2
# Loading work.rca(structural)#2
# Loading work.cfg_fa_behavioral#2
# Loading work.fa(behavioral)#2
# Loading work.cfg_rca_behavioral#1
# Loading work.rca(behavioral)#1
# Loading work.lfsr16(rtl)#1
add wave *
run 8000 ps
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tbrca/UADDER3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tbrca/UADDER3
# End time: 16:05:51 on Mar 25,2024, Elapsed time: 0:10:30
# Errors: 0, Warnings: 2
