---
title: Projects
image: /assets/images/background.jpg
---

 ### Serial communication between two FPGAs using UART

  - UART receiver and transmitter is coded in verilog
  - The reciever and transmitter functionality is verified using a testbench
  - The design is synthesized and implemented on both spartan 3e and cyclone IV FPGA
  - Tools used: Questasim, Xilinx ISE and Quartus II
  
  [###View Project](https://siddharth-j.blogspot.com/p/serial-communication-between-two-fpgas.html)





