

================================================================
== Vivado HLS Report for 'multiply_matrices'
================================================================
* Date:           Mon Oct 12 19:51:51 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lab2
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.180|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |    1|  3221|    1|  3221|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+-----+------+----------+-----------+-----------+--------+----------+
        |                |   Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name   | min |  max |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------+-----+------+----------+-----------+-----------+--------+----------+
        |- Line_Loop     |  435|  3220| 87 ~ 322 |          -|          -| 5 ~ 10 |    no    |
        | + Column_Loop  |   85|   320|  17 ~ 32 |          -|          -| 5 ~ 10 |    no    |
        |  ++ Sum_Loop   |   15|    30|         3|          -|          -| 5 ~ 10 |    no    |
        +----------------+-----+------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      0|       0|    199|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     83|    -|
|Register         |        -|      -|     111|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     111|    282|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      270|    240|  126800|  63400|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |multiply_matricesbkb_U1  |multiply_matricesbkb  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln18_fu_191_p2     |     *    |      0|  0|  33|           4|           7|
    |add_ln18_1_fu_249_p2   |     +    |      0|  0|  15|           7|           7|
    |add_ln18_2_fu_244_p2   |     +    |      0|  0|  15|           7|           7|
    |add_ln18_fu_234_p2     |     +    |      0|  0|  15|           7|           7|
    |add_ln20_fu_259_p2     |     +    |      0|  0|  15|           7|           7|
    |i_fu_181_p2            |     +    |      0|  0|  13|           4|           1|
    |j_fu_209_p2            |     +    |      0|  0|  13|           4|           1|
    |k_fu_228_p2            |     +    |      0|  0|  13|           4|           1|
    |and_ln13_fu_162_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln13_1_fu_156_p2  |   icmp   |      0|  0|  13|          16|           4|
    |icmp_ln13_fu_150_p2    |   icmp   |      0|  0|  13|          16|           3|
    |icmp_ln14_fu_176_p2    |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln15_fu_204_p2    |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln17_fu_223_p2    |   icmp   |      0|  0|  13|          16|          16|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 199|         125|          94|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |acc_0_reg_126    |   9|          2|   16|         32|
    |ap_NS_fsm        |  38|          7|    1|          7|
    |i_0_reg_93       |   9|          2|    4|          8|
    |j_0_reg_104      |   9|          2|    4|          8|
    |k_0_reg_115      |   9|          2|    4|          8|
    |phi_mul_reg_139  |   9|          2|    7|         14|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  83|         17|   36|         77|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |a_load_reg_342       |  16|   0|   16|          0|
    |acc_0_reg_126        |  16|   0|   16|          0|
    |add_ln18_2_reg_332   |   7|   0|    7|          0|
    |and_ln13_reg_281     |   1|   0|    1|          0|
    |ap_CS_fsm            |   6|   0|    6|          0|
    |b_load_reg_347       |  16|   0|   16|          0|
    |i_0_reg_93           |   4|   0|    4|          0|
    |i_reg_294            |   4|   0|    4|          0|
    |j_0_reg_104          |   4|   0|    4|          0|
    |j_reg_314            |   4|   0|    4|          0|
    |k_0_reg_115          |   4|   0|    4|          0|
    |k_reg_322            |   4|   0|    4|          0|
    |mul_ln18_reg_299     |   7|   0|    7|          0|
    |phi_mul_reg_139      |   7|   0|    7|          0|
    |trunc_ln18_reg_285   |   7|   0|    7|          0|
    |zext_ln15_1_reg_305  |   4|   0|    7|          3|
    +---------------------+----+----+-----+-----------+
    |Total                | 111|   0|  114|          3|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------+-----+-----+------------+-------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | multiply_matrices | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | multiply_matrices | return value |
|ap_start    |  in |    1| ap_ctrl_hs | multiply_matrices | return value |
|ap_done     | out |    1| ap_ctrl_hs | multiply_matrices | return value |
|ap_idle     | out |    1| ap_ctrl_hs | multiply_matrices | return value |
|ap_ready    | out |    1| ap_ctrl_hs | multiply_matrices | return value |
|n           |  in |   16|   ap_none  |         n         |    scalar    |
|a_address0  | out |    7|  ap_memory |         a         |     array    |
|a_ce0       | out |    1|  ap_memory |         a         |     array    |
|a_q0        |  in |   16|  ap_memory |         a         |     array    |
|b_address0  | out |    7|  ap_memory |         b         |     array    |
|b_ce0       | out |    1|  ap_memory |         b         |     array    |
|b_q0        |  in |   16|  ap_memory |         b         |     array    |
|c_address0  | out |    7|  ap_memory |         c         |     array    |
|c_ce0       | out |    1|  ap_memory |         c         |     array    |
|c_we0       | out |    1|  ap_memory |         c         |     array    |
|c_d0        | out |   16|  ap_memory |         c         |     array    |
+------------+-----+-----+------------+-------------------+--------------+

