
State Machine - |Angelia|IF_PWM_state
Name IF_PWM_state.PWM_Q_AUDIO IF_PWM_state.PWM_I_AUDIO IF_PWM_state.PWM_RIGHT IF_PWM_state.PWM_LEFT IF_PWM_state.PWM_START IF_PWM_state.PWM_IDLE 
IF_PWM_state.PWM_IDLE 0 0 0 0 0 0 
IF_PWM_state.PWM_START 0 0 0 0 1 1 
IF_PWM_state.PWM_LEFT 0 0 0 1 0 1 
IF_PWM_state.PWM_RIGHT 0 0 1 0 0 1 
IF_PWM_state.PWM_I_AUDIO 0 1 0 0 0 1 
IF_PWM_state.PWM_Q_AUDIO 1 0 0 0 0 1 

State Machine - |Angelia|IF_SYNC_state
Name IF_SYNC_state.SYNC_RX_3_4 IF_SYNC_state.SYNC_RX_1_2 IF_SYNC_state.SYNC_START IF_SYNC_state.SYNC_IDLE IF_SYNC_state.SYNC_FINISH 
IF_SYNC_state.SYNC_IDLE 0 0 0 0 0 
IF_SYNC_state.SYNC_START 0 0 1 1 0 
IF_SYNC_state.SYNC_RX_1_2 0 1 0 1 0 
IF_SYNC_state.SYNC_RX_3_4 1 0 0 1 0 
IF_SYNC_state.SYNC_FINISH 0 0 0 1 1 

State Machine - |Angelia|state
Name state.IDLE state.PING state.ARP 
state.IDLE 0 0 0 
state.ARP 1 0 1 
state.PING 1 1 0 

State Machine - |Angelia|SPI:Alex_SPI_Tx|spi_state
Name spi_state.0110 spi_state.0101 spi_state.0100 spi_state.0011 spi_state.0010 spi_state.0001 spi_state.0000 
spi_state.0000 0 0 0 0 0 0 0 
spi_state.0001 0 0 0 0 0 1 1 
spi_state.0010 0 0 0 0 1 0 1 
spi_state.0011 0 0 0 1 0 0 1 
spi_state.0100 0 0 1 0 0 0 1 
spi_state.0101 0 1 0 0 0 0 1 
spi_state.0110 1 0 0 0 0 0 1 

State Machine - |Angelia|Angelia_Tx_fifo_ctrl:TXFC|AD_state
Name AD_state.AD_ERR AD_state.AD_PAD_CHK AD_state.AD_LOOP_CHK AD_state.AD_WAIT AD_state.AD_SEND_PJ AD_state.AD_SEND_MJ3 AD_state.AD_SEND_MJ2 AD_state.AD_SEND_MJ1 AD_state.AD_SEND_MJ_RDY AD_state.AD_SEND_CTL3_4 AD_state.AD_SEND_CTL1_2 AD_state.AD_SEND_SYNC2 AD_state.AD_SEND_SYNC1 AD_state.AD_IDLE 
AD_state.AD_IDLE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
AD_state.AD_SEND_SYNC1 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
AD_state.AD_SEND_SYNC2 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
AD_state.AD_SEND_CTL1_2 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
AD_state.AD_SEND_CTL3_4 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
AD_state.AD_SEND_MJ_RDY 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
AD_state.AD_SEND_MJ1 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
AD_state.AD_SEND_MJ2 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
AD_state.AD_SEND_MJ3 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
AD_state.AD_SEND_PJ 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
AD_state.AD_WAIT 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
AD_state.AD_LOOP_CHK 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
AD_state.AD_PAD_CHK 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
AD_state.AD_ERR 1 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |Angelia|FirInterp8_1024:fi|rstate
Name rstate.rEnd4 rstate.rEnd3 rstate.rEnd2 rstate.rEnd1 rstate.rDone rstate.rRun rstate.rAddrB rstate.rAddrA rstate.rAddr rstate.rWait 
rstate.rWait 0 0 0 0 0 0 0 0 0 0 
rstate.rAddr 0 0 0 0 0 0 0 0 1 1 
rstate.rAddrA 0 0 0 0 0 0 0 1 0 1 
rstate.rAddrB 0 0 0 0 0 0 1 0 0 1 
rstate.rRun 0 0 0 0 0 1 0 0 0 1 
rstate.rDone 0 0 0 0 1 0 0 0 0 1 
rstate.rEnd1 0 0 0 1 0 0 0 0 0 1 
rstate.rEnd2 0 0 1 0 0 0 0 0 0 1 
rstate.rEnd3 0 1 0 0 0 0 0 0 0 1 
rstate.rEnd4 1 0 0 0 0 0 0 0 0 1 

State Machine - |Angelia|Angelia_ADC:ADC_SPI|ADC_state
Name ADC_state.011 ADC_state.010 ADC_state.001 ADC_state.000 ADC_state.100 
ADC_state.000 0 0 0 0 0 
ADC_state.001 0 0 1 1 0 
ADC_state.010 0 1 0 1 0 
ADC_state.011 1 0 0 1 0 
ADC_state.100 0 0 0 1 1 

State Machine - |Angelia|audio_I2S:audio_I2S_inst|state
Name state.00011 state.00010 state.00001 state.00000 
state.00000 0 0 0 0 
state.00001 0 0 1 1 
state.00010 0 1 0 1 
state.00011 1 0 0 1 

State Machine - |Angelia|profile:profile_CW|prof_state
Name prof_state.0011 prof_state.0010 prof_state.0001 prof_state.0000 prof_state.0100 
prof_state.0000 0 0 0 0 0 
prof_state.0001 0 0 1 1 0 
prof_state.0010 0 1 0 1 0 
prof_state.0011 1 0 0 1 0 
prof_state.0100 0 0 0 1 1 

State Machine - |Angelia|profile:profile_sidetone|prof_state
Name prof_state.0011 prof_state.0010 prof_state.0001 prof_state.0000 prof_state.0100 
prof_state.0000 0 0 0 0 0 
prof_state.0001 0 0 1 1 0 
prof_state.0010 0 1 0 1 0 
prof_state.0011 1 0 0 1 0 
prof_state.0100 0 0 0 1 1 

State Machine - |Angelia|iambic:iambic_inst|key_state
Name key_state.LETTERSPACE key_state.DASHHELD key_state.DOTHELD key_state.DASHDELAY key_state.DOTDELAY key_state.SENDDASH key_state.SENDDOT key_state.PREDASH key_state.PREDOT key_state.00000 
key_state.00000 0 0 0 0 0 0 0 0 0 0 
key_state.PREDOT 0 0 0 0 0 0 0 0 1 1 
key_state.PREDASH 0 0 0 0 0 0 0 1 0 1 
key_state.SENDDOT 0 0 0 0 0 0 1 0 0 1 
key_state.SENDDASH 0 0 0 0 0 1 0 0 0 1 
key_state.DOTDELAY 0 0 0 0 1 0 0 0 0 1 
key_state.DASHDELAY 0 0 0 1 0 0 0 0 0 1 
key_state.DOTHELD 0 0 1 0 0 0 0 0 0 1 
key_state.DASHHELD 0 1 0 0 0 0 0 0 0 1 
key_state.LETTERSPACE 1 0 0 0 0 0 0 0 0 1 

State Machine - |Angelia|Tx_MAC:Tx_MAC_inst|PHY_state
Name PHY_state.00001 
PHY_state.00000 0 
PHY_state.00001 1 

State Machine - |Angelia|Tx_MAC:Tx_MAC_inst|state_Tx
Name state_Tx.CRC state_Tx.SPECTRUM state_Tx.PRINTF state_Tx.DHCP_REQUEST_RENEW state_Tx.DHCP_REQUEST state_Tx.DHCP_DISCOVER state_Tx.PING2 state_Tx.PING1 state_Tx.ARP state_Tx.METIS_DISCOVERY state_Tx.UDP state_Tx.RESET 
state_Tx.RESET 0 0 0 0 0 0 0 0 0 0 0 0 
state_Tx.UDP 0 0 0 0 0 0 0 0 0 0 1 1 
state_Tx.METIS_DISCOVERY 0 0 0 0 0 0 0 0 0 1 0 1 
state_Tx.ARP 0 0 0 0 0 0 0 0 1 0 0 1 
state_Tx.PING1 0 0 0 0 0 0 0 1 0 0 0 1 
state_Tx.PING2 0 0 0 0 0 0 1 0 0 0 0 1 
state_Tx.DHCP_DISCOVER 0 0 0 0 0 1 0 0 0 0 0 1 
state_Tx.DHCP_REQUEST 0 0 0 0 1 0 0 0 0 0 0 1 
state_Tx.DHCP_REQUEST_RENEW 0 0 0 1 0 0 0 0 0 0 0 1 
state_Tx.PRINTF 0 0 1 0 0 0 0 0 0 0 0 1 
state_Tx.SPECTRUM 0 1 0 0 0 0 0 0 0 0 0 1 
state_Tx.CRC 1 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |Angelia|Rx_MAC:Rx_MAC_inst|PHY_Rx_state
Name PHY_Rx_state.RETURN PHY_Rx_state.WRITEIP_DONE PHY_Rx_state.WRITEIP PHY_Rx_state.ERASE PHY_Rx_state.PROGRAM_FIFO PHY_Rx_state.PING PHY_Rx_state.DHCP PHY_Rx_state.SEND_TO_FIFO PHY_Rx_state.METIS_DISCOVERY PHY_Rx_state.UDP PHY_Rx_state.ARP PHY_Rx_state.GET_TYPE PHY_Rx_state.START 
PHY_Rx_state.START 0 0 0 0 0 0 0 0 0 0 0 0 0 
PHY_Rx_state.GET_TYPE 0 0 0 0 0 0 0 0 0 0 0 1 1 
PHY_Rx_state.ARP 0 0 0 0 0 0 0 0 0 0 1 0 1 
PHY_Rx_state.UDP 0 0 0 0 0 0 0 0 0 1 0 0 1 
PHY_Rx_state.METIS_DISCOVERY 0 0 0 0 0 0 0 0 1 0 0 0 1 
PHY_Rx_state.SEND_TO_FIFO 0 0 0 0 0 0 0 1 0 0 0 0 1 
PHY_Rx_state.DHCP 0 0 0 0 0 0 1 0 0 0 0 0 1 
PHY_Rx_state.PING 0 0 0 0 0 1 0 0 0 0 0 0 1 
PHY_Rx_state.PROGRAM_FIFO 0 0 0 0 1 0 0 0 0 0 0 0 1 
PHY_Rx_state.ERASE 0 0 0 1 0 0 0 0 0 0 0 0 1 
PHY_Rx_state.WRITEIP 0 0 1 0 0 0 0 0 0 0 0 0 1 
PHY_Rx_state.WRITEIP_DONE 0 1 0 0 0 0 0 0 0 0 0 0 1 
PHY_Rx_state.RETURN 1 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |Angelia|TLV320_SPI:TLV|TLV
Name TLV.0101 TLV.0100 TLV.0011 TLV.0010 TLV.0001 TLV.0000 
TLV.0000 0 0 0 0 0 0 
TLV.0001 0 0 0 0 1 1 
TLV.0010 0 0 0 1 0 1 
TLV.0011 0 0 1 0 0 1 
TLV.0100 0 1 0 0 0 1 
TLV.0101 1 0 0 0 0 1 

State Machine - |Angelia|DHCP:DHCP_inst|DHCP_state
Name DHCP_state.0011 DHCP_state.0010 DHCP_state.0001 DHCP_state.0000 
DHCP_state.0000 0 0 0 0 
DHCP_state.0001 0 0 1 1 
DHCP_state.0010 0 1 0 1 
DHCP_state.0011 1 0 0 1 
