// Seed: 4056099247
module module_0;
  uwire ["" : ""] id_1;
  assign id_1 = 1'b0;
  logic id_2;
  assign id_1 = id_2;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    input wand id_2,
    input wor id_3,
    input wor id_4,
    input tri0 id_5,
    input supply1 id_6
);
  wire id_8;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wand id_0,
    output tri1 id_1,
    input supply1 id_2,
    input wand id_3,
    input uwire id_4
);
  wire id_6;
  module_0 modCall_1 ();
endmodule
