// Seed: 841604148
module module_0 (
    id_1
);
  output wire id_1;
  wire id_3;
  module_3(
      id_3, id_1, id_1
  );
  not (id_1, id_3);
endmodule
module module_1;
  assign id_1 = id_1;
  assign id_1 = id_1;
  module_0(
      id_1
  );
endmodule
module module_2;
  wire id_1;
  reg id_2, id_3, id_4, id_5 = 1, id_6, id_7;
  module_0(
      id_1
  ); id_8 :
  assert property (@(1'h0 or posedge id_4) id_3) id_4 <= #id_5 id_6;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
endmodule
