<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2279" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2279{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_2279{left:625px;bottom:1141px;letter-spacing:-0.14px;}
#t3_2279{left:784px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_2279{left:830px;bottom:68px;letter-spacing:0.12px;}
#t5_2279{left:70px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.63px;}
#t6_2279{left:70px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t7_2279{left:70px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t8_2279{left:70px;bottom:1030px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t9_2279{left:70px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-0.95px;}
#ta_2279{left:70px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tb_2279{left:70px;bottom:979px;letter-spacing:-0.15px;word-spacing:-0.77px;}
#tc_2279{left:70px;bottom:962px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#td_2279{left:70px;bottom:938px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_2279{left:70px;bottom:921px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tf_2279{left:70px;bottom:904px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tg_2279{left:70px;bottom:880px;letter-spacing:-0.14px;word-spacing:-0.71px;}
#th_2279{left:70px;bottom:863px;letter-spacing:-0.14px;word-spacing:-1.42px;}
#ti_2279{left:70px;bottom:846px;letter-spacing:-0.15px;word-spacing:-0.66px;}
#tj_2279{left:70px;bottom:830px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tk_2279{left:70px;bottom:813px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tl_2279{left:70px;bottom:788px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tm_2279{left:70px;bottom:771px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tn_2279{left:70px;bottom:755px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_2279{left:70px;bottom:738px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tp_2279{left:70px;bottom:721px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tq_2279{left:70px;bottom:704px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tr_2279{left:70px;bottom:687px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ts_2279{left:70px;bottom:151px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tt_2279{left:70px;bottom:134px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tu_2279{left:70px;bottom:117px;letter-spacing:-0.15px;word-spacing:-0.75px;}
#tv_2279{left:194px;bottom:644px;letter-spacing:0.11px;word-spacing:-0.07px;}
#tw_2279{left:270px;bottom:644px;letter-spacing:0.13px;word-spacing:0.02px;}
#tx_2279{left:529px;bottom:652px;}
#ty_2279{left:540px;bottom:644px;letter-spacing:0.15px;word-spacing:-0.02px;}
#tz_2279{left:71px;bottom:287px;letter-spacing:-0.14px;}
#t10_2279{left:70px;bottom:268px;letter-spacing:-0.12px;}
#t11_2279{left:79px;bottom:613px;letter-spacing:-0.12px;}
#t12_2279{left:284px;bottom:613px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t13_2279{left:415px;bottom:613px;letter-spacing:-0.13px;}
#t14_2279{left:79px;bottom:584px;letter-spacing:-0.11px;}
#t15_2279{left:284px;bottom:584px;}
#t16_2279{left:415px;bottom:584px;letter-spacing:-0.11px;}
#t17_2279{left:79px;bottom:554px;letter-spacing:-0.12px;}
#t18_2279{left:79px;bottom:538px;letter-spacing:-0.13px;}
#t19_2279{left:284px;bottom:554px;}
#t1a_2279{left:415px;bottom:554px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1b_2279{left:79px;bottom:509px;letter-spacing:-0.12px;}
#t1c_2279{left:285px;bottom:509px;}
#t1d_2279{left:415px;bottom:509px;letter-spacing:-0.11px;}
#t1e_2279{left:751px;bottom:515px;}
#t1f_2279{left:70px;bottom:248px;letter-spacing:-0.11px;word-spacing:-0.18px;}
#t1g_2279{left:85px;bottom:232px;letter-spacing:-0.11px;}
#t1h_2279{left:85px;bottom:215px;letter-spacing:-0.1px;word-spacing:-0.27px;}
#t1i_2279{left:85px;bottom:198px;letter-spacing:-0.12px;}
#t1j_2279{left:79px;bottom:480px;letter-spacing:-0.11px;}
#t1k_2279{left:284px;bottom:480px;}
#t1l_2279{left:415px;bottom:480px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1m_2279{left:79px;bottom:451px;letter-spacing:-0.11px;}
#t1n_2279{left:79px;bottom:434px;letter-spacing:-0.11px;}
#t1o_2279{left:284px;bottom:451px;}
#t1p_2279{left:415px;bottom:451px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1q_2279{left:79px;bottom:405px;letter-spacing:-0.12px;}
#t1r_2279{left:284px;bottom:405px;}
#t1s_2279{left:415px;bottom:405px;letter-spacing:-0.11px;}
#t1t_2279{left:79px;bottom:376px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1u_2279{left:284px;bottom:376px;letter-spacing:-0.14px;}
#t1v_2279{left:415px;bottom:376px;letter-spacing:-0.1px;}
#t1w_2279{left:79px;bottom:347px;letter-spacing:-0.14px;}
#t1x_2279{left:284px;bottom:347px;letter-spacing:-0.17px;}
#t1y_2279{left:415px;bottom:347px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1z_2279{left:79px;bottom:318px;letter-spacing:-0.12px;word-spacing:-0.52px;}
#t20_2279{left:284px;bottom:318px;letter-spacing:-0.12px;}
#t21_2279{left:415px;bottom:318px;letter-spacing:-0.11px;}

.s1_2279{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_2279{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_2279{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s4_2279{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_2279{font-size:12px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s6_2279{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s7_2279{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s8_2279{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s9_2279{font-size:11px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2279" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2279Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2279" style="-webkit-user-select: none;"><object width="935" height="1210" data="2279/2279.svg" type="image/svg+xml" id="pdf2279" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2279" class="t s1_2279">GETSEC[ENTERACCS]â€”Execute Authenticated Chipset Code </span>
<span id="t2_2279" class="t s2_2279">SAFER MODE EXTENSIONS REFERENCE </span>
<span id="t3_2279" class="t s1_2279">Vol. 2D </span><span id="t4_2279" class="t s1_2279">7-13 </span>
<span id="t5_2279" class="t s3_2279">The MSR IA32_EFER is also unconditionally cleared as part of the processor state initialized by ENTERACCS. Since </span>
<span id="t6_2279" class="t s3_2279">paging is disabled upon entering authenticated code execution mode, a new paging environment will have to be </span>
<span id="t7_2279" class="t s3_2279">reestablished in order to establish IA-32e mode while operating in authenticated code execution mode. </span>
<span id="t8_2279" class="t s3_2279">Debug exception and trap related signaling is also disabled as part of GETSEC[ENTERACCS]. This is achieved by </span>
<span id="t9_2279" class="t s3_2279">resetting DR7, TF in EFLAGs, and the MSR IA32_DEBUGCTL. These debug functions are free to be re-enabled once </span>
<span id="ta_2279" class="t s3_2279">supporting exception handler(s), descriptor tables, and debug registers have been properly initialized following </span>
<span id="tb_2279" class="t s3_2279">entry into authenticated code execution mode. Also, any pending single-step trap condition will have been cleared </span>
<span id="tc_2279" class="t s3_2279">upon entry into this mode. </span>
<span id="td_2279" class="t s3_2279">Performance related counters and counter control registers are cleared as part of execution of ENTERACCS. This </span>
<span id="te_2279" class="t s3_2279">implies any active performance counters at any time of ENTERACCS execution will be disabled. To reactive the </span>
<span id="tf_2279" class="t s3_2279">processor performance counters, this state must be re-initialized and re-enabled. </span>
<span id="tg_2279" class="t s3_2279">The IA32_MISC_ENABLE MSR is initialized upon entry into authenticated execution mode. Certain bits of this MSR </span>
<span id="th_2279" class="t s3_2279">are preserved because preserving these bits may be important to maintain previously established platform settings </span>
<span id="ti_2279" class="t s3_2279">(See the footnote for Table 7-5.). The remaining bits are cleared for the purpose of establishing a more consistent </span>
<span id="tj_2279" class="t s3_2279">environment for the execution of authenticated code modules. One of the impacts of initializing this MSR is any </span>
<span id="tk_2279" class="t s3_2279">previous condition established by the MONITOR instruction will be cleared. </span>
<span id="tl_2279" class="t s3_2279">To support the possible return to the processor architectural state prior to execution of GETSEC[ENTERACCS], </span>
<span id="tm_2279" class="t s3_2279">certain critical processor state is captured and stored in the general- purpose registers at instruction completion. </span>
<span id="tn_2279" class="t s3_2279">[E|R]BX holds effective address ([E|R]IP) of the instruction that would execute next after GETSEC[ENTERACCS], </span>
<span id="to_2279" class="t s3_2279">ECX[15:0] holds the CS selector value, ECX[31:16] holds the GDTR limit field, and [E|R]DX holds the GDTR base </span>
<span id="tp_2279" class="t s3_2279">field. The subsequent authenticated code can preserve the contents of these registers so that this state can be </span>
<span id="tq_2279" class="t s3_2279">manually restored if needed, prior to exiting authenticated code execution mode with GETSEC[EXITAC]. For the </span>
<span id="tr_2279" class="t s3_2279">processor state after exiting authenticated code execution mode, see the description of GETSEC[SEXIT]. </span>
<span id="ts_2279" class="t s3_2279">The IDTR will also require reloading with a new IDT context after entering authenticated code execution mode, </span>
<span id="tt_2279" class="t s3_2279">before any exceptions or the external interrupts INTR and NMI can be handled. Since external interrupts are re- </span>
<span id="tu_2279" class="t s3_2279">enabled at the completion of authenticated code execution mode (as terminated with EXITAC), it is recommended </span>
<span id="tv_2279" class="t s4_2279">Table 7-5. </span><span id="tw_2279" class="t s4_2279">IA32_MISC_ENABLE MSR Initialization </span>
<span id="tx_2279" class="t s5_2279">1 </span>
<span id="ty_2279" class="t s4_2279">by ENTERACCS and SENTER </span>
<span id="tz_2279" class="t s6_2279">NOTES: </span>
<span id="t10_2279" class="t s7_2279">1. The number of IA32_MISC_ENABLE fields that are initialized may vary due to processor implementations. </span>
<span id="t11_2279" class="t s8_2279">Field </span><span id="t12_2279" class="t s8_2279">Bit position </span><span id="t13_2279" class="t s8_2279">Description </span>
<span id="t14_2279" class="t s7_2279">Fast strings enable </span><span id="t15_2279" class="t s7_2279">0 </span><span id="t16_2279" class="t s7_2279">Clear to 0. </span>
<span id="t17_2279" class="t s7_2279">FOPCODE compatibility mode </span>
<span id="t18_2279" class="t s7_2279">enable </span>
<span id="t19_2279" class="t s7_2279">2 </span><span id="t1a_2279" class="t s7_2279">Clear to 0. </span>
<span id="t1b_2279" class="t s7_2279">Thermal monitor enable </span><span id="t1c_2279" class="t s7_2279">3 </span><span id="t1d_2279" class="t s7_2279">Set to 1 if other thermal monitor capability is not enabled. </span>
<span id="t1e_2279" class="t s9_2279">2 </span>
<span id="t1f_2279" class="t s7_2279">2. ENTERACCS (and SENTER) initialize the state of processor thermal throttling such that at least a minimum level is enabled. If thermal </span>
<span id="t1g_2279" class="t s7_2279">throttling is already enabled when executing one of these GETSEC leaves, then no change in the thermal throttling control settings </span>
<span id="t1h_2279" class="t s7_2279">will occur. If thermal throttling is disabled, then it will be enabled via setting of the thermal throttle control bit 3 as a result of execut- </span>
<span id="t1i_2279" class="t s7_2279">ing these GETSEC leaves. </span>
<span id="t1j_2279" class="t s7_2279">Split-lock disable </span><span id="t1k_2279" class="t s7_2279">4 </span><span id="t1l_2279" class="t s7_2279">Clear to 0. </span>
<span id="t1m_2279" class="t s7_2279">Bus lock on cache line splits </span>
<span id="t1n_2279" class="t s7_2279">disable </span>
<span id="t1o_2279" class="t s7_2279">8 </span><span id="t1p_2279" class="t s7_2279">Clear to 0. </span>
<span id="t1q_2279" class="t s7_2279">Hardware prefetch disable </span><span id="t1r_2279" class="t s7_2279">9 </span><span id="t1s_2279" class="t s7_2279">Clear to 0. </span>
<span id="t1t_2279" class="t s7_2279">GV1/2 legacy enable </span><span id="t1u_2279" class="t s7_2279">15 </span><span id="t1v_2279" class="t s7_2279">Clear to 0. </span>
<span id="t1w_2279" class="t s7_2279">MONITOR/MWAIT s/m enable </span><span id="t1x_2279" class="t s7_2279">18 </span><span id="t1y_2279" class="t s7_2279">Clear to 0. </span>
<span id="t1z_2279" class="t s7_2279">Adjacent sector prefetch disable </span><span id="t20_2279" class="t s7_2279">19 </span><span id="t21_2279" class="t s7_2279">Clear to 0. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
