All the rights reserved by **[Dr. Shamim Akhter](https://scholar.google.com/citations?hl=en&user=WeRO3LsAAAAJ&view_op=list_works&citft=1&citft=2&citft=3&email_for_op=sakib.rahman.0000%40gmail.com&gmla=AJsN-F5JOMyB_1_7XrFESmxWLQ6v12dx5cIMyuFjwOSSoUUHNyO7GI0Ai1e7HGQ-D3UTOLsGTGGb6-2m4IkuRNnfXD-NhbpSQyzLs_Lur8l2cudOdOi9gu3oooGZ6NeHfHQKVZgvNz0ff8W0PZtS3Y9A7FDUoH9kKsxGSVJokCNSndZZrr2I7mX145WU3ItQfYeBdxjn0aMt_zgvWRo8SeISXP1drBnvPbFwTkGFdlovI7utOeaPk6Sl9ccsVxFmfLb8J1rsKvUZ)**, Associate Professor, Dept. of CSE, EWU

I'm active here as github is well platform for [tracking](https://github.com/Sakib-Rahman-Bangladesh/cse-courses/commit/7195dc987b12f11fed0189076a217984b8fe0f93) all of my efforts | updates | activities through document.

Spring'2018 **Goal:** Good result | Achieve COs

Contents
========

MID-1
-----
**CO1:** Computer Fundamentals & Interconnection Structures **11 marks**

**Fundamentals**
 - Development history of computer hardware and software
 - Review of computer functions and structures
 - Performance evaluation of computer system

Rate of changes
 - **Technology:** High performance, High reliability but low cost **goal**
   - 1951 to 2005 [vacuum tube 1 -> transistor 35 -> IC 900 -> very large IC|microprocessor|VLSI device  24 lac-> ultra large IC 6 billion relativeperformance/unit]
 - Application
 - Goals

**Interconnection structures**
 - bus interconnection
 - PCI
 - future BUS plus

**CO2:** Computer Memory system **9 marks**
 - cache memory principles
 - elements of cache design
 - Pentium and PowerPC cache organization

MID-2
-----

FINAL
-----