// ===========================================================
// HLS sources generated by ActiveCore framework
// Date: 2022-11-19 23:51:03
// Copyright Alexander Antonov <antonov.alex.alex@gmail.com>
// ===========================================================

#include <ap_int.h>
#include <hls_stream.h>
#include "riscv_6stage.hpp"

typedef struct {
	ap_uint<1> instr_req_done;
} genpstage_IADDR_TRX_BUF_STRUCT;

typedef struct {
	ap_uint<1> if_id;
	ap_uint<1> resp_done;
	ap_uint<32> rdata;
	ap_uint<1> rdreq_pending;
	ap_uint<1> tid;
} genmcopipe_handle_instr_mem_struct;

typedef struct {
	ap_uint<32> curinstr_addr;
	ap_uint<1> instr_req_done;
	ap_uint<32> nextinstr_addr;
	genmcopipe_handle_instr_mem_struct genmcopipe_handle_instr_mem;
} genpstage_IFETCH_TRX_BUF_STRUCT;

typedef struct {
	ap_uint<32> curinstr_addr;
	ap_uint<32> nextinstr_addr;
	ap_uint<32> rs1_rdata;
	ap_uint<32> rs2_rdata;
	genmcopipe_handle_instr_mem_struct genmcopipe_handle_instr_mem;
} genpstage_IDECODE_TRX_BUF_STRUCT;

typedef struct {
	ap_uint<1> if_id;
	ap_uint<1> resp_done;
	ap_uint<32> rdata;
	ap_uint<1> rdreq_pending;
	ap_uint<2> tid;
} genmcopipe_handle_coproc_M_if_struct;

typedef struct {
	ap_uint<1> rd_req;
	ap_uint<5> rd_addr;
	ap_uint<32> curinstr_addr;
	ap_uint<1> mret_req;
	ap_uint<32> instr_code;
	ap_uint<32> alu_op1;
	ap_uint<32> alu_op2;
	ap_uint<1> m_ext_req;
	ap_uint<1> custom0_ext_req;
	ap_uint<33> alu_op1_wide;
	ap_uint<1> alu_req;
	ap_uint<4> alu_opcode;
	ap_uint<33> alu_op2_wide;
	ap_uint<1> alu_unsigned;
	ap_uint<3> rd_source;
	ap_uint<32> immediate;
	ap_uint<32> nextinstr_addr;
	ap_uint<32> csr_rdata;
	ap_uint<1> jump_src;
	ap_uint<1> jump_req_cond;
	ap_uint<3> funct3;
	ap_uint<32> rs2_rdata;
	ap_uint<1> jump_req;
	ap_uint<1> mem_req;
	ap_uint<4> mem_be;
	ap_uint<1> mem_cmd;
	ap_uint<1> load_signext;
	ap_uint<1> ext_coproc_req;
	ap_uint<1> irq_recv;
	ap_uint<8> irq_mcause;
	ap_uint<1> Ext_coproc_req_done;
	genmcopipe_handle_coproc_M_if_struct genmcopipe_handle_coproc_M_if;
} genpstage_EXEC_TRX_BUF_STRUCT;

typedef struct {
	ap_uint<1> if_id;
	ap_uint<1> resp_done;
	ap_uint<32> rdata;
	ap_uint<1> rdreq_pending;
	ap_uint<1> tid;
} genmcopipe_handle_data_mem_struct;

typedef struct {
	ap_uint<1> rd_req;
	ap_uint<5> rd_addr;
	ap_uint<1> rd_rdy;
	ap_uint<32> rd_wdata;
	ap_uint<32> curinstr_addr;
	ap_uint<32> immediate;
	ap_uint<1> jump_src;
	ap_uint<32> alu_result;
	ap_uint<1> jump_req_cond;
	ap_uint<3> funct3;
	ap_uint<1> alu_ZF;
	ap_uint<1> alu_CF;
	ap_uint<32> rs2_rdata;
	ap_uint<1> jump_req;
	ap_uint<1> mem_req;
	ap_uint<4> mem_be;
	ap_uint<1> mem_cmd;
	ap_uint<1> load_signext;
	ap_uint<3> rd_source;
	ap_uint<1> ext_coproc_req;
	ap_uint<1> jump_req_done;
	ap_uint<1> data_req_done;
	genmcopipe_handle_data_mem_struct genmcopipe_handle_data_mem;
	genmcopipe_handle_coproc_M_if_struct genmcopipe_handle_coproc_M_if;
} genpstage_MEM_TRX_BUF_STRUCT;

typedef struct {
	ap_uint<1> rd_req;
	ap_uint<5> rd_addr;
	ap_uint<1> rd_rdy;
	ap_uint<32> rd_wdata;
	ap_uint<1> mem_req;
	ap_uint<1> mem_cmd;
	ap_uint<4> mem_be;
	ap_uint<1> load_signext;
	ap_uint<3> rd_source;
	ap_uint<1> ext_coproc_req;
	genmcopipe_handle_data_mem_struct genmcopipe_handle_data_mem;
	genmcopipe_handle_coproc_M_if_struct genmcopipe_handle_coproc_M_if;
} genpstage_WB_TRX_BUF_STRUCT;

typedef struct {
	ap_uint<1> instr_req_done;
	ap_uint<32> curinstr_addr;
	ap_uint<32> nextinstr_addr;
} genpstage_IADDR_TRX_LOCAL_STRUCT;

typedef struct {
	riscv_6stage_busreq_mem_struct instr_busreq;
	ap_uint<1> instr_req_done;
	ap_uint<32> curinstr_addr;
	ap_uint<32> nextinstr_addr;
} genpstage_IFETCH_TRX_LOCAL_STRUCT;

typedef struct {
	ap_uint<32> instr_code;
	ap_uint<7> opcode;
	ap_uint<1> alu_unsigned;
	ap_uint<5> rs1_addr;
	ap_uint<5> rs2_addr;
	ap_uint<5> rd_addr;
	ap_uint<3> funct3;
	ap_uint<7> funct7;
	ap_uint<5> shamt;
	ap_uint<4> pred;
	ap_uint<4> succ;
	ap_uint<12> csrnum;
	ap_uint<5> zimm;
	ap_uint<32> immediate_I;
	ap_uint<32> immediate_S;
	ap_uint<32> immediate_B;
	ap_uint<32> immediate_U;
	ap_uint<32> immediate_J;
	ap_uint<2> op1_source;
	ap_uint<1> rd_req;
	ap_uint<3> rd_source;
	ap_uint<32> immediate;
	ap_uint<2> op2_source;
	ap_uint<1> alu_req;
	ap_uint<4> alu_opcode;
	ap_uint<1> jump_req;
	ap_uint<1> jump_src;
	ap_uint<1> rs1_req;
	ap_uint<1> rs2_req;
	ap_uint<1> jump_req_cond;
	ap_uint<1> mem_req;
	ap_uint<1> mem_cmd;
	ap_uint<1> ext_coproc_req;
	ap_uint<1> m_ext_req;
	ap_uint<1> fencereq;
	ap_uint<1> ebreakreq;
	ap_uint<1> ecallreq;
	ap_uint<1> csrreq;
	ap_uint<1> custom0_ext_req;
	ap_uint<4> mem_be;
	ap_uint<1> load_signext;
	ap_uint<1> mret_req;
	ap_uint<32> rs1_rdata;
	ap_uint<32> rs2_rdata;
	ap_uint<32> csr_rdata;
	ap_uint<32> alu_op1;
	ap_uint<32> alu_op2;
	ap_uint<33> alu_op1_wide;
	ap_uint<33> alu_op2_wide;
	ap_uint<32> curinstr_addr;
	ap_uint<32> nextinstr_addr;
} genpstage_IDECODE_TRX_LOCAL_STRUCT;

typedef struct {
	ap_uint<8> irq_mcause;
	ap_uint<1> irq_recv;
	ap_uint<1> jump_req;
	ap_uint<1> jump_req_cond;
	ap_uint<1> jump_src;
	ap_uint<1> rs1_req;
	ap_uint<1> rs2_req;
	ap_uint<1> rd_req;
	ap_uint<32> immediate;
	ap_uint<1> fencereq;
	ap_uint<1> ecallreq;
	ap_uint<1> ebreakreq;
	ap_uint<1> csrreq;
	ap_uint<1> alu_req;
	ap_uint<1> mem_req;
	riscv_6stage_Ext_coproc_struct Ext_coproc_busreq;
	ap_uint<1> Ext_coproc_req_done;
	ap_uint<33> alu_result_wide;
	ap_uint<32> alu_result;
	ap_uint<1> alu_CF;
	ap_uint<1> alu_SF;
	ap_uint<1> alu_ZF;
	ap_uint<1> alu_OF;
	ap_uint<1> alu_overflow;
	ap_uint<32> rd_wdata;
	ap_uint<1> rd_rdy;
	ap_uint<5> rd_addr;
	ap_uint<32> curinstr_addr;
	ap_uint<1> mret_req;
	ap_uint<32> instr_code;
	ap_uint<32> alu_op1;
	ap_uint<32> alu_op2;
	ap_uint<1> m_ext_req;
	ap_uint<1> custom0_ext_req;
	ap_uint<33> alu_op1_wide;
	ap_uint<4> alu_opcode;
	ap_uint<33> alu_op2_wide;
	ap_uint<1> alu_unsigned;
	ap_uint<3> rd_source;
	ap_uint<32> nextinstr_addr;
	ap_uint<32> csr_rdata;
	ap_uint<3> funct3;
	ap_uint<1> mem_cmd;
	ap_uint<1> ext_coproc_req;
	ap_uint<4> mem_be;
	ap_uint<1> load_signext;
	ap_uint<32> rs2_rdata;
} genpstage_EXEC_TRX_LOCAL_STRUCT;

typedef struct {
	ap_uint<32> curinstraddr_imm;
	ap_uint<32> jump_vector;
	ap_uint<1> jump_req;
	ap_uint<32> mem_addr;
	ap_uint<32> mem_wdata;
	ap_uint<1> jump_req_done;
	riscv_6stage_busreq_mem_struct data_busreq;
	ap_uint<1> data_req_done;
	ap_uint<1> rd_req;
	ap_uint<5> rd_addr;
	ap_uint<1> rd_rdy;
	ap_uint<32> rd_wdata;
	ap_uint<32> curinstr_addr;
	ap_uint<32> immediate;
	ap_uint<1> jump_src;
	ap_uint<32> alu_result;
	ap_uint<1> jump_req_cond;
	ap_uint<3> funct3;
	ap_uint<1> alu_ZF;
	ap_uint<1> alu_CF;
	ap_uint<32> rs2_rdata;
	ap_uint<1> mem_req;
	ap_uint<4> mem_be;
	ap_uint<1> mem_cmd;
	ap_uint<3> rd_source;
	ap_uint<1> ext_coproc_req;
	ap_uint<1> load_signext;
} genpstage_MEM_TRX_LOCAL_STRUCT;

typedef struct {
	ap_uint<32> mem_rdata;
	ap_uint<1> rd_rdy;
	ap_uint<32> rd_wdata;
	ap_uint<1> rd_req;
	ap_uint<5> rd_addr;
	ap_uint<1> mem_req;
	ap_uint<1> mem_cmd;
	ap_uint<4> mem_be;
	ap_uint<1> load_signext;
	ap_uint<3> rd_source;
	ap_uint<1> ext_coproc_req;
} genpstage_WB_TRX_LOCAL_STRUCT;

ap_uint<32> genpsticky_glbl_pc;
ap_uint<32> genpsticky_glbl_regfile [32];
ap_uint<1> genpsticky_glbl_jump_req_cmd;
ap_uint<32> genpsticky_glbl_jump_vector_cmd;
ap_uint<8> genpsticky_glbl_CSR_MCAUSE;
ap_uint<1> genpsticky_glbl_MIRQEN;
ap_uint<32> genpsticky_glbl_MRETADDR;
ap_uint<1> genmcopipe_instr_mem_wr_done;
ap_uint<1> genmcopipe_instr_mem_rd_done;
ap_uint<1> genmcopipe_instr_mem_full_flag;
ap_uint<1> genmcopipe_instr_mem_empty_flag;
ap_uint<1> genmcopipe_instr_mem_wr_ptr;
ap_uint<1> genmcopipe_instr_mem_rd_ptr;
ap_uint<1> genmcopipe_data_mem_wr_done;
ap_uint<1> genmcopipe_data_mem_rd_done;
ap_uint<1> genmcopipe_data_mem_full_flag;
ap_uint<1> genmcopipe_data_mem_empty_flag;
ap_uint<1> genmcopipe_data_mem_wr_ptr;
ap_uint<1> genmcopipe_data_mem_rd_ptr;
ap_uint<1> genmcopipe_coproc_M_if_wr_done;
ap_uint<1> genmcopipe_coproc_M_if_rd_done;
ap_uint<1> genmcopipe_coproc_M_if_full_flag;
ap_uint<1> genmcopipe_coproc_M_if_empty_flag;
ap_uint<2> genmcopipe_coproc_M_if_wr_ptr;
ap_uint<2> genmcopipe_coproc_M_if_rd_ptr;
ap_uint<1> genmcopipe_coproc_custom0_if_wr_done;
ap_uint<1> genmcopipe_coproc_custom0_if_rd_done;
ap_uint<1> genmcopipe_coproc_custom0_if_full_flag;
ap_uint<1> genmcopipe_coproc_custom0_if_empty_flag;
ap_uint<2> genmcopipe_coproc_custom0_if_wr_ptr;
ap_uint<2> genmcopipe_coproc_custom0_if_rd_ptr;
genpstage_IADDR_TRX_BUF_STRUCT genpstage_IADDR_TRX_BUF [0:0];
ap_uint<1> genpstage_IADDR_TRX_BUF_COUNTER;
ap_uint<1> genpstage_IADDR_TRX_BUF_COUNTER_NEMPTY;
ap_uint<1> genpstage_IADDR_TRX_BUF_COUNTER_FULL;
ap_uint<1> genpstage_IADDR_genctrl_stalled_glbl;
genpstage_IFETCH_TRX_BUF_STRUCT genpstage_IFETCH_TRX_BUF [0:0];
ap_uint<1> genpstage_IFETCH_TRX_BUF_COUNTER;
ap_uint<1> genpstage_IFETCH_TRX_BUF_COUNTER_NEMPTY;
ap_uint<1> genpstage_IFETCH_TRX_BUF_COUNTER_FULL;
ap_uint<1> genpstage_IFETCH_genctrl_stalled_glbl;
genpstage_IDECODE_TRX_BUF_STRUCT genpstage_IDECODE_TRX_BUF [0:0];
ap_uint<1> genpstage_IDECODE_TRX_BUF_COUNTER;
ap_uint<1> genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY;
ap_uint<1> genpstage_IDECODE_TRX_BUF_COUNTER_FULL;
ap_uint<1> genpstage_IDECODE_genctrl_stalled_glbl;
genpstage_EXEC_TRX_BUF_STRUCT genpstage_EXEC_TRX_BUF [0:0];
ap_uint<1> genpstage_EXEC_TRX_BUF_COUNTER;
ap_uint<1> genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY;
ap_uint<1> genpstage_EXEC_TRX_BUF_COUNTER_FULL;
ap_uint<1> genpstage_EXEC_genctrl_stalled_glbl;
genpstage_MEM_TRX_BUF_STRUCT genpstage_MEM_TRX_BUF [0:0];
ap_uint<1> genpstage_MEM_TRX_BUF_COUNTER;
ap_uint<1> genpstage_MEM_TRX_BUF_COUNTER_NEMPTY;
ap_uint<1> genpstage_MEM_TRX_BUF_COUNTER_FULL;
ap_uint<1> genpstage_MEM_genctrl_stalled_glbl;
genpstage_WB_TRX_BUF_STRUCT genpstage_WB_TRX_BUF [0:0];
ap_uint<1> genpstage_WB_TRX_BUF_COUNTER;
ap_uint<1> genpstage_WB_TRX_BUF_COUNTER_NEMPTY;
ap_uint<1> genpstage_WB_TRX_BUF_COUNTER_FULL;
ap_uint<1> genpstage_WB_genctrl_stalled_glbl;

void riscv_6stage(ap_uint<1> geninit, hls::stream<ap_uint<8> >& irq_fifo, hls::stream<ap_uint<32> >& genmcopipe_instr_mem_resp, hls::stream<ap_uint<32> >& genmcopipe_data_mem_resp, hls::stream<ap_uint<32> >& genmcopipe_coproc_M_if_resp, hls::stream<ap_uint<32> >& genmcopipe_coproc_custom0_if_resp, hls::stream<genpmodule_riscv_6stage_genmcopipe_instr_mem_genstruct_fifo_wdata>& genmcopipe_instr_mem_req, hls::stream<genpmodule_riscv_6stage_genmcopipe_data_mem_genstruct_fifo_wdata>& genmcopipe_data_mem_req, hls::stream<genpmodule_riscv_6stage_genmcopipe_coproc_M_if_genstruct_fifo_wdata>& genmcopipe_coproc_M_if_req, hls::stream<genpmodule_riscv_6stage_genmcopipe_coproc_custom0_if_genstruct_fifo_wdata>& genmcopipe_coproc_custom0_if_req) {


	ap_uint<1> genmcopipe_instr_mem_wr_ptr_next;
	ap_uint<1> genmcopipe_instr_mem_rd_ptr_next;
	ap_uint<1> genmcopipe_data_mem_wr_ptr_next;
	ap_uint<1> genmcopipe_data_mem_rd_ptr_next;
	ap_uint<2> genmcopipe_coproc_M_if_wr_ptr_next;
	ap_uint<2> genmcopipe_coproc_M_if_rd_ptr_next;
	ap_uint<2> genmcopipe_coproc_custom0_if_wr_ptr_next;
	ap_uint<2> genmcopipe_coproc_custom0_if_rd_ptr_next;
	ap_uint<1> genpstage_IADDR_genpctrl_flushreq;
	genpstage_IADDR_TRX_LOCAL_STRUCT genpstage_IADDR_TRX_LOCAL;
	genpstage_IADDR_TRX_BUF_STRUCT genpstage_IADDR_TRX_PUSHED;
	ap_uint<1> genpstage_IADDR_genctrl_active;
	ap_uint<1> genpstage_IADDR_genctrl_working;
	ap_uint<1> genpstage_IADDR_genctrl_succ;
	ap_uint<1> genpstage_IADDR_genctrl_occupied;
	ap_uint<1> genpstage_IADDR_genctrl_rdy;
	ap_uint<1> genpstage_IADDR_genctrl_new;
	ap_uint<1> genpstage_IADDR_genctrl_finish;
	ap_uint<1> gen217_pipex_succreq;
	ap_uint<32> gen218_pipex_succbuf;
	ap_uint<1> genpstage_IFETCH_genpctrl_flushreq;
	genpstage_IFETCH_TRX_LOCAL_STRUCT genpstage_IFETCH_TRX_LOCAL;
	genpstage_IFETCH_TRX_BUF_STRUCT genpstage_IFETCH_TRX_PUSHED;
	ap_uint<1> genpstage_IFETCH_genctrl_active;
	ap_uint<1> genpstage_IFETCH_genctrl_working;
	ap_uint<1> genpstage_IFETCH_genctrl_succ;
	ap_uint<1> genpstage_IFETCH_genctrl_occupied;
	ap_uint<1> genpstage_IFETCH_genctrl_rdy;
	ap_uint<1> genpstage_IFETCH_genctrl_new;
	ap_uint<1> genpstage_IFETCH_genctrl_finish;
	ap_uint<1> genpstage_IDECODE_genpctrl_flushreq;
	genpstage_IDECODE_TRX_LOCAL_STRUCT genpstage_IDECODE_TRX_LOCAL;
	genpstage_IDECODE_TRX_BUF_STRUCT genpstage_IDECODE_TRX_PUSHED;
	ap_uint<1> genpstage_IDECODE_genctrl_active;
	ap_uint<1> genpstage_IDECODE_genctrl_working;
	ap_uint<1> genpstage_IDECODE_genctrl_succ;
	ap_uint<1> genpstage_IDECODE_genctrl_occupied;
	ap_uint<1> genpstage_IDECODE_genctrl_rdy;
	ap_uint<1> genpstage_IDECODE_genctrl_new;
	ap_uint<1> genpstage_IDECODE_genctrl_finish;
	ap_uint<1> genpstage_EXEC_genpctrl_flushreq;
	genpstage_EXEC_TRX_LOCAL_STRUCT genpstage_EXEC_TRX_LOCAL;
	genpstage_EXEC_TRX_BUF_STRUCT genpstage_EXEC_TRX_PUSHED;
	ap_uint<1> genpstage_EXEC_genctrl_active;
	ap_uint<1> genpstage_EXEC_genctrl_working;
	ap_uint<1> genpstage_EXEC_genctrl_succ;
	ap_uint<1> genpstage_EXEC_genctrl_occupied;
	ap_uint<1> genpstage_EXEC_genctrl_rdy;
	ap_uint<1> genpstage_EXEC_genctrl_new;
	ap_uint<1> genpstage_EXEC_genctrl_finish;
	ap_uint<1> genpstage_MEM_genpctrl_flushreq;
	genpstage_MEM_TRX_LOCAL_STRUCT genpstage_MEM_TRX_LOCAL;
	genpstage_MEM_TRX_BUF_STRUCT genpstage_MEM_TRX_PUSHED;
	ap_uint<1> genpstage_MEM_genctrl_active;
	ap_uint<1> genpstage_MEM_genctrl_working;
	ap_uint<1> genpstage_MEM_genctrl_succ;
	ap_uint<1> genpstage_MEM_genctrl_occupied;
	ap_uint<1> genpstage_MEM_genctrl_rdy;
	ap_uint<1> genpstage_MEM_genctrl_new;
	ap_uint<1> genpstage_MEM_genctrl_finish;
	ap_uint<1> genpstage_WB_genpctrl_flushreq;
	genpstage_WB_TRX_LOCAL_STRUCT genpstage_WB_TRX_LOCAL;
	genpstage_WB_TRX_BUF_STRUCT genpstage_WB_TRX_PUSHED;
	ap_uint<1> genpstage_WB_genctrl_active;
	ap_uint<1> genpstage_WB_genctrl_working;
	ap_uint<1> genpstage_WB_genctrl_succ;
	ap_uint<1> genpstage_WB_genctrl_occupied;
	ap_uint<1> genpstage_WB_genctrl_rdy;
	ap_uint<1> genpstage_WB_genctrl_new;
	ap_uint<1> genpstage_WB_genctrl_finish;
	ap_uint<1> gen219_pipex_var;
	ap_uint<33> gen220_pipex_var;
	ap_uint<1> gen221_pipex_var;
	ap_uint<1> gen222_pipex_var;
	ap_uint<1> gen223_pipex_var;
	ap_uint<1> gen224_pipex_var;
	ap_uint<1> gen225_pipex_var;
	ap_uint<1> gen226_pipex_var;
	ap_uint<1> gen227_pipex_var;
	ap_uint<1> gen228_pipex_var;
	ap_uint<1> gen229_pipex_var;
	ap_uint<1> gen230_pipex_var;
	ap_uint<32> gen231_pipex_var;
	ap_uint<1> gen232_pipex_var;
	ap_uint<32> gen233_pipex_var;
	ap_uint<12> gen234_pipex_var;
	ap_uint<1> gen235_pipex_var;
	ap_uint<32> gen236_pipex_var;
	ap_uint<13> gen237_pipex_var;
	ap_uint<1> gen238_pipex_var;
	ap_uint<32> gen239_pipex_var;
	ap_uint<32> gen240_pipex_var;
	ap_uint<21> gen241_pipex_var;
	ap_uint<1> gen242_pipex_var;
	ap_uint<32> gen243_pipex_var;
	ap_uint<1> gen244_pipex_var;
	ap_uint<1> gen245_pipex_var;
	ap_uint<1> gen246_pipex_var;
	ap_uint<1> gen247_pipex_var;
	ap_uint<32> gen248_pipex_var;
	ap_uint<1> gen249_pipex_var;
	ap_uint<1> gen250_pipex_var;
	ap_uint<32> gen251_pipex_var;
	ap_uint<1> gen252_pipex_var;
	ap_uint<1> gen253_pipex_var;
	ap_uint<1> gen254_pipex_var;
	ap_uint<1> gen255_pipex_var;
	ap_uint<1> gen256_pipex_var;
	ap_uint<1> gen257_pipex_var;
	ap_uint<1> gen258_pipex_var;
	ap_uint<1> gen259_pipex_var;
	ap_uint<32> gen260_pipex_var;
	ap_uint<32> gen261_pipex_var;
	ap_uint<32> gen262_pipex_var;
	ap_uint<1> gen263_pipex_var;
	ap_uint<1> gen264_pipex_var;
	ap_uint<1> gen265_pipex_var;
	ap_uint<1> gen266_pipex_var;
	ap_uint<1> gen267_pipex_var;
	ap_uint<32> gen268_pipex_var [32];
	ap_uint<32> gen269_pipex_var [32];
	ap_uint<1> gen270_pipex_var;
	ap_uint<1> gen271_pipex_var;
	ap_uint<1> gen272_pipex_var;
	ap_uint<1> gen273_pipex_var;
	ap_uint<1> gen274_pipex_var;
	ap_uint<1> gen275_pipex_var;
	ap_uint<1> gen276_pipex_var;
	ap_uint<1> gen277_pipex_var;
	ap_uint<1> gen278_pipex_var;
	ap_uint<1> gen279_pipex_var;
	ap_uint<5> gen280_pipex_var;
	ap_uint<1> gen281_pipex_var;
	ap_uint<1> gen282_pipex_var;
	ap_uint<1> gen283_pipex_var;
	ap_uint<1> gen284_pipex_var;
	ap_uint<32> gen285_pipex_var;
	ap_uint<1> gen286_pipex_var;
	ap_uint<1> gen287_pipex_var;
	ap_uint<5> gen288_pipex_var;
	ap_uint<1> gen289_pipex_var;
	ap_uint<1> gen290_pipex_var;
	ap_uint<1> gen291_pipex_var;
	ap_uint<1> gen292_pipex_var;
	ap_uint<32> gen293_pipex_var;
	ap_uint<1> gen294_pipex_var;
	ap_uint<1> gen295_pipex_var;
	ap_uint<1> gen296_pipex_var;
	ap_uint<1> gen297_pipex_var;
	ap_uint<1> gen298_pipex_var;
	ap_uint<1> gen299_pipex_var;
	ap_uint<5> gen300_pipex_var;
	ap_uint<1> gen301_pipex_var;
	ap_uint<1> gen302_pipex_var;
	ap_uint<1> gen303_pipex_var;
	ap_uint<1> gen304_pipex_var;
	ap_uint<32> gen305_pipex_var;
	ap_uint<1> gen306_pipex_var;
	ap_uint<1> gen307_pipex_var;
	ap_uint<5> gen308_pipex_var;
	ap_uint<1> gen309_pipex_var;
	ap_uint<1> gen310_pipex_var;
	ap_uint<1> gen311_pipex_var;
	ap_uint<1> gen312_pipex_var;
	ap_uint<32> gen313_pipex_var;
	ap_uint<1> gen314_pipex_var;
	ap_uint<1> gen315_pipex_var;
	ap_uint<1> gen316_pipex_var;
	ap_uint<1> gen317_pipex_var;
	ap_uint<1> gen318_pipex_var;
	ap_uint<1> gen319_pipex_var;
	ap_uint<5> gen320_pipex_var;
	ap_uint<1> gen321_pipex_var;
	ap_uint<1> gen322_pipex_var;
	ap_uint<1> gen323_pipex_var;
	ap_uint<1> gen324_pipex_var;
	ap_uint<32> gen325_pipex_var;
	ap_uint<1> gen326_pipex_var;
	ap_uint<1> gen327_pipex_var;
	ap_uint<5> gen328_pipex_var;
	ap_uint<1> gen329_pipex_var;
	ap_uint<1> gen330_pipex_var;
	ap_uint<1> gen331_pipex_var;
	ap_uint<1> gen332_pipex_var;
	ap_uint<32> gen333_pipex_var;
	ap_uint<1> gen334_pipex_var;
	ap_uint<1> gen335_pipex_var;
	ap_uint<33> gen336_pipex_var;
	ap_uint<33> gen337_pipex_var;
	ap_uint<1> gen338_pipex_var;
	ap_uint<1> gen339_pipex_var;
	ap_uint<33> gen340_pipex_var;
	ap_uint<1> gen341_pipex_var;
	ap_uint<33> gen342_pipex_var;
	ap_uint<1> gen343_pipex_var;
	ap_uint<1> gen344_pipex_var;
	ap_uint<1> gen345_pipex_var;
	ap_uint<1> gen346_pipex_var;
	ap_uint<1> gen347_pipex_var;
	ap_uint<1> gen348_pipex_var;
	ap_uint<1> gen349_pipex_var;
	ap_uint<1> gen350_pipex_var;
	ap_uint<1> gen351_pipex_var;
	ap_uint<1> gen352_pipex_var;
	ap_uint<1> gen353_pipex_var;
	ap_uint<1> gen354_pipex_var;
	ap_uint<1> gen355_pipex_var;
	ap_uint<1> gen356_pipex_var;
	ap_uint<1> gen357_pipex_var;
	ap_uint<1> gen358_pipex_var;
	ap_uint<1> gen359_pipex_var;
	ap_uint<1> gen360_pipex_var;
	ap_uint<34> gen361_pipex_var;
	ap_uint<34> gen362_pipex_var;
	ap_uint<33> gen363_pipex_var;
	ap_uint<33> gen364_pipex_var;
	ap_uint<33> gen365_pipex_var;
	ap_uint<64> gen366_pipex_var;
	ap_uint<64> gen367_pipex_var;
	ap_uint<32> gen368_pipex_var;
	ap_uint<1> gen369_pipex_var;
	ap_uint<64> gen370_pipex_var;
	ap_uint<64> gen371_pipex_var;
	ap_uint<33> gen372_pipex_var;
	ap_uint<33> gen373_pipex_var;
	ap_uint<33> gen374_pipex_var;
	ap_uint<1> gen375_pipex_var;
	ap_uint<1> gen376_pipex_var;
	ap_uint<1> gen377_pipex_var;
	ap_uint<1> gen378_pipex_var;
	ap_uint<1> gen379_pipex_var;
	ap_uint<1> gen380_pipex_var;
	ap_uint<1> gen381_pipex_var;
	ap_uint<1> gen382_pipex_var;
	ap_uint<1> gen383_pipex_var;
	ap_uint<1> gen384_pipex_var;
	ap_uint<1> gen385_pipex_var;
	ap_uint<1> gen386_pipex_var;
	ap_uint<33> gen387_pipex_var;
	ap_uint<1> gen388_pipex_var;
	ap_uint<1> gen389_pipex_var;
	ap_uint<1> gen390_pipex_var;
	ap_uint<1> gen391_pipex_var;
	ap_uint<1> gen392_pipex_var;
	ap_uint<1> gen393_pipex_var;
	ap_uint<1> gen394_pipex_var;
	ap_uint<1> gen395_pipex_var;
	ap_uint<1> gen396_pipex_var;
	ap_uint<1> gen397_pipex_var;
	ap_uint<1> gen398_pipex_var;
	ap_uint<1> gen399_pipex_var;
	ap_uint<1> gen400_pipex_var;
	ap_uint<1> gen401_pipex_var;
	ap_uint<1> gen402_pipex_var;
	ap_uint<1> gen403_pipex_var;
	ap_uint<1> gen404_pipex_var;
	ap_uint<1> gen405_pipex_var;
	ap_uint<1> gen406_pipex_var;
	ap_uint<1> gen407_pipex_var;
	ap_uint<1> gen408_pipex_var;
	ap_uint<1> gen409_pipex_var;
	ap_uint<1> gen410_pipex_var;
	ap_uint<1> gen411_pipex_var;
	ap_uint<1> gen412_pipex_var;
	ap_uint<1> gen413_pipex_var;
	ap_uint<1> gen414_pipex_var;
	ap_uint<8> gen415_pipex_var;
	ap_uint<1> gen416_pipex_var;
	ap_uint<32> gen417_pipex_var;
	ap_uint<1> gen418_pipex_var;
	ap_uint<32> gen419_pipex_var;
	ap_uint<1> gen420_pipex_var;
	ap_uint<1> gen421_pipex_var;
	ap_uint<1> gen422_pipex_var;
	ap_uint<16> gen423_pipex_var;
	ap_uint<1> gen424_pipex_var;
	ap_uint<32> gen425_pipex_var;
	ap_uint<1> gen426_pipex_var;
	ap_uint<32> gen427_pipex_var;
	ap_uint<1> gen428_pipex_var;
	ap_uint<1> gen429_pipex_var;
	ap_uint<1> gen430_pipex_var;
	ap_uint<1> gen431_pipex_var;
	ap_uint<1> gen432_pipex_var;
	ap_uint<1> gen433_pipex_var;
	ap_uint<1> gen434_pipex_var;
	ap_uint<1> gen435_pipex_var;
	ap_uint<32> gen436_pipex_mcopipe_rdata;
	ap_uint<32> gen437_pipex_mcopipe_rdata;
	ap_uint<32> gen438_pipex_mcopipe_rdata;
	ap_uint<32> gen439_pipex_mcopipe_rdata;
	ap_uint<32> gen440_pipex_mcopipe_rdata;
	ap_uint<32> gen441_pipex_mcopipe_rdata;
	genpmodule_riscv_6stage_genmcopipe_data_mem_genstruct_fifo_wdata gen442_pipex_req_struct;
	genpstage_WB_TRX_BUF_STRUCT genpstage_WB_push_trx;
	ap_uint<32> gen443_pipex_mcopipe_rdata;
	ap_uint<32> gen444_pipex_mcopipe_rdata;
	genpmodule_riscv_6stage_genmcopipe_coproc_M_if_genstruct_fifo_wdata gen445_pipex_req_struct;
	genpmodule_riscv_6stage_genmcopipe_coproc_custom0_if_genstruct_fifo_wdata gen446_pipex_req_struct;
	genpstage_MEM_TRX_BUF_STRUCT genpstage_MEM_push_trx;
	ap_uint<32> gen447_pipex_mcopipe_rdata;
	genpstage_EXEC_TRX_BUF_STRUCT genpstage_EXEC_push_trx;
	ap_uint<32> gen448_pipex_mcopipe_rdata;
	genpmodule_riscv_6stage_genmcopipe_instr_mem_genstruct_fifo_wdata gen449_pipex_req_struct;
	genpstage_IDECODE_TRX_BUF_STRUCT genpstage_IDECODE_push_trx;
	genpstage_IFETCH_TRX_BUF_STRUCT genpstage_IFETCH_push_trx;
	ap_uint<1> gen330_cyclix_var;
	ap_uint<1> gen331_cyclix_var;
	ap_uint<1> gen332_cyclix_var;
	ap_uint<1> gen333_cyclix_var;
	ap_uint<1> gen334_cyclix_var;
	ap_uint<1> gen335_cyclix_var;
	ap_uint<1> gen336_cyclix_var;
	ap_uint<1> gen337_cyclix_var;
	ap_uint<1> gen338_cyclix_var;
	ap_uint<1> gen339_cyclix_var;
	ap_uint<1> gen340_cyclix_var;
	ap_uint<1> gen341_cyclix_var;
	ap_uint<1> gen342_cyclix_var;
	ap_uint<1> gen343_cyclix_var;
	ap_uint<1> gen344_cyclix_var;
	ap_uint<1> gen345_cyclix_var;
	ap_uint<1> gen346_cyclix_var;
	ap_uint<1> gen347_cyclix_var;
	ap_uint<1> gen348_cyclix_var;
	ap_uint<1> gen349_cyclix_var;
	ap_uint<1> gen350_cyclix_var;
	ap_uint<1> gen351_cyclix_var;
	ap_uint<1> gen352_cyclix_var;
	ap_uint<1> gen353_cyclix_var;
	ap_uint<1> gen354_cyclix_var;
	ap_uint<1> gen355_cyclix_var;
	ap_uint<1> gen356_cyclix_var;
	ap_uint<1> gen357_cyclix_var;
	ap_uint<1> gen358_cyclix_var;
	ap_uint<1> gen359_cyclix_var;
	ap_uint<1> gen360_cyclix_var;
	ap_uint<1> gen361_cyclix_var;
	ap_uint<1> gen362_cyclix_var;
	ap_uint<1> gen363_cyclix_var;
	ap_uint<1> gen364_cyclix_var;
	ap_uint<1> gen365_cyclix_var;
	ap_uint<1> gen366_cyclix_var;
	ap_uint<1> gen367_cyclix_var;
	ap_uint<1> gen368_cyclix_var;
	ap_uint<1> gen369_cyclix_var;
	ap_uint<1> gen370_cyclix_var;
	ap_uint<1> gen371_cyclix_var;
	ap_uint<1> gen372_cyclix_var;
	ap_uint<1> gen373_cyclix_var;
	ap_uint<1> gen374_cyclix_var;
	ap_uint<1> gen375_cyclix_var;
	ap_uint<1> gen376_cyclix_var;
	ap_uint<1> gen377_cyclix_var;
	ap_uint<1> gen378_cyclix_var;
	ap_uint<1> gen379_cyclix_var;
	ap_uint<1> gen380_cyclix_var;
	ap_uint<1> gen381_cyclix_var;
	ap_uint<1> gen382_cyclix_var;
	ap_uint<1> gen383_cyclix_var;
	ap_uint<1> gen384_cyclix_var;
	ap_uint<1> gen385_cyclix_var;
	ap_uint<1> gen386_cyclix_var;
	ap_uint<1> gen387_cyclix_var;
	ap_uint<1> gen388_cyclix_var;
	ap_uint<1> gen389_cyclix_var;
	ap_uint<1> gen390_cyclix_var;
	ap_uint<1> gen391_cyclix_var;
	ap_uint<1> gen392_cyclix_var;
	ap_uint<1> gen393_cyclix_var;
	ap_uint<1> gen394_cyclix_var;
	ap_uint<1> gen395_cyclix_var;
	ap_uint<1> gen396_cyclix_var;
	ap_uint<1> gen397_cyclix_var;
	ap_uint<1> gen398_cyclix_var;
	ap_uint<1> gen399_cyclix_var;
	ap_uint<1> gen400_cyclix_var;
	ap_uint<1> gen401_cyclix_var;
	ap_uint<1> gen402_cyclix_var;
	ap_uint<1> gen403_cyclix_var;
	ap_uint<1> gen404_cyclix_var;
	ap_uint<1> gen405_cyclix_var;
	ap_uint<1> gen406_cyclix_var;
	ap_uint<1> gen407_cyclix_var;
	ap_uint<1> gen408_cyclix_var;
	ap_uint<1> gen409_cyclix_var;
	ap_uint<1> gen410_cyclix_var;
	ap_uint<1> gen411_cyclix_var;
	ap_uint<1> gen412_cyclix_var;
	ap_uint<1> gen413_cyclix_var;
	ap_uint<1> gen414_cyclix_var;
	ap_uint<1> gen415_cyclix_var;
	ap_uint<1> gen416_cyclix_var;
	ap_uint<1> gen417_cyclix_var;
	ap_uint<1> gen418_cyclix_var;
	ap_uint<1> gen419_cyclix_var;
	ap_uint<1> gen420_cyclix_var;
	ap_uint<1> gen421_cyclix_var;
	ap_uint<1> gen422_cyclix_var;
	ap_uint<1> gen423_cyclix_var;
	ap_uint<1> gen424_cyclix_var;
	ap_uint<1> gen425_cyclix_var;
	ap_uint<1> gen426_cyclix_var;
	ap_uint<1> gen427_cyclix_var;
	ap_uint<1> gen428_cyclix_var;
	ap_uint<1> gen429_cyclix_var;
	ap_uint<1> gen430_cyclix_var;
	ap_uint<1> gen431_cyclix_var;
	ap_uint<1> gen432_cyclix_var;
	ap_uint<1> gen433_cyclix_var;
	ap_uint<1> gen434_cyclix_var;
	ap_uint<1> gen435_cyclix_var;
	ap_uint<1> gen436_cyclix_var;
	ap_uint<1> gen437_cyclix_var;
	ap_uint<1> gen438_cyclix_var;
	ap_uint<1> gen439_cyclix_var;
	ap_uint<1> gen440_cyclix_var;
	ap_uint<1> gen441_cyclix_var;
	ap_uint<1> gen442_cyclix_var;
	ap_uint<1> gen443_cyclix_var;
	ap_uint<1> gen444_cyclix_var;
	ap_uint<1> gen445_cyclix_var;
	ap_uint<1> gen446_cyclix_var;
	ap_uint<1> gen447_cyclix_var;
	ap_uint<1> gen448_cyclix_var;
	ap_uint<1> gen449_cyclix_var;
	ap_uint<1> gen450_cyclix_var;
	ap_uint<1> gen451_cyclix_var;
	ap_uint<1> gen452_cyclix_var;
	ap_uint<1> gen453_cyclix_var;
	ap_uint<1> gen454_cyclix_var;
	ap_uint<1> gen455_cyclix_var;
	ap_uint<1> gen456_cyclix_var;
	ap_uint<1> gen457_cyclix_var;
	ap_uint<1> gen458_cyclix_var;
	ap_uint<1> gen459_cyclix_var;
	ap_uint<1> gen460_cyclix_var;
	ap_uint<1> gen461_cyclix_var;
	ap_uint<1> gen462_cyclix_var;
	ap_uint<1> gen463_cyclix_var;
	ap_uint<1> gen464_cyclix_var;
	ap_uint<1> gen465_cyclix_var;
	ap_uint<1> gen466_cyclix_var;
	ap_uint<1> gen467_cyclix_var;
	ap_uint<1> gen468_cyclix_var;
	ap_uint<1> gen469_cyclix_var;
	ap_uint<1> gen470_cyclix_var;
	ap_uint<1> gen471_cyclix_var;
	ap_uint<1> gen472_cyclix_var;
	ap_uint<1> gen473_cyclix_var;
	ap_uint<1> gen474_cyclix_var;
	ap_uint<1> gen475_cyclix_var;
	ap_uint<1> gen476_cyclix_var;
	ap_uint<1> gen477_cyclix_var;
	ap_uint<1> gen478_cyclix_var;
	ap_uint<1> gen479_cyclix_var;
	ap_uint<1> gen480_cyclix_var;
	ap_uint<1> gen481_cyclix_var;
	ap_uint<1> gen482_cyclix_var;
	ap_uint<1> gen483_cyclix_var;
	ap_uint<1> gen484_cyclix_var;
	ap_uint<1> gen485_cyclix_var;
	ap_uint<1> gen486_cyclix_var;
	ap_uint<1> gen487_cyclix_var;
	ap_uint<1> gen488_cyclix_var;
	ap_uint<1> gen489_cyclix_var;
	ap_uint<1> gen490_cyclix_var;
	ap_uint<1> gen491_cyclix_var;
	ap_uint<1> gen492_cyclix_var;
	ap_uint<1> gen493_cyclix_var;
	ap_uint<1> gen494_cyclix_var;
	ap_uint<1> gen495_cyclix_var;
	ap_uint<1> gen496_cyclix_var;
	ap_uint<1> gen497_cyclix_var;
	ap_uint<1> gen498_cyclix_var;
	ap_uint<1> gen499_cyclix_var;
	ap_uint<1> gen500_cyclix_var;
	ap_uint<1> gen501_cyclix_var;
	ap_uint<1> gen502_cyclix_var;
	ap_uint<1> gen503_cyclix_var;
	ap_uint<1> gen504_cyclix_var;
	ap_uint<1> gen505_cyclix_var;
	ap_uint<1> gen506_cyclix_var;
	ap_uint<1> gen507_cyclix_var;
	ap_uint<1> gen508_cyclix_var;
	ap_uint<1> gen509_cyclix_var;
	ap_uint<1> gen510_cyclix_var;
	ap_uint<1> gen511_cyclix_var;
	ap_uint<1> gen512_cyclix_var;
	ap_uint<1> gen513_cyclix_var;
	ap_uint<1> gen514_cyclix_var;
	ap_uint<1> gen515_cyclix_var;
	ap_uint<1> gen516_cyclix_var;
	ap_uint<1> gen517_cyclix_var;
	ap_uint<1> gen518_cyclix_var;
	ap_uint<1> gen519_cyclix_var;
	ap_uint<1> gen520_cyclix_var;
	ap_uint<1> gen521_cyclix_var;
	ap_uint<1> gen522_cyclix_var;
	ap_uint<1> gen523_cyclix_var;
	ap_uint<1> gen524_cyclix_var;
	ap_uint<1> gen525_cyclix_var;
	ap_uint<1> gen526_cyclix_var;
	ap_uint<1> gen527_cyclix_var;
	ap_uint<1> gen528_cyclix_var;
	ap_uint<1> gen529_cyclix_var;
	ap_uint<32> gen530_cyclix_var [32];
	ap_uint<1> gen531_cyclix_var;
	ap_uint<1> gen532_cyclix_var;
	ap_uint<1> gen533_cyclix_var;
	ap_uint<1> gen534_cyclix_var;
	ap_uint<1> gen535_cyclix_var;
	ap_uint<1> gen536_cyclix_var;
	ap_uint<1> gen537_cyclix_var;
	ap_uint<1> gen538_cyclix_var;
	ap_uint<1> gen539_cyclix_var;
	ap_uint<1> gen540_cyclix_var;
	ap_uint<1> gen541_cyclix_var;
	ap_uint<1> gen542_cyclix_var;
	ap_uint<1> gen543_cyclix_var;
	ap_uint<1> gen544_cyclix_var;
	ap_uint<1> gen545_cyclix_var;
	ap_uint<1> gen546_cyclix_var;
	ap_uint<1> gen547_cyclix_var;
	ap_uint<1> gen548_cyclix_var;
	ap_uint<1> gen549_cyclix_var;
	ap_uint<1> gen550_cyclix_var;
	ap_uint<1> gen551_cyclix_var;
	ap_uint<1> gen552_cyclix_var;
	ap_uint<1> gen553_cyclix_var;
	ap_uint<1> gen554_cyclix_var;
	ap_uint<1> gen555_cyclix_var;
	ap_uint<1> gen556_cyclix_var;
	ap_uint<1> gen557_cyclix_var;
	ap_uint<1> gen558_cyclix_var;
	ap_uint<1> gen559_cyclix_var;
	ap_uint<1> gen560_cyclix_var;
	ap_uint<1> gen561_cyclix_var;
	ap_uint<1> gen562_cyclix_var;
	ap_uint<1> gen563_cyclix_var;
	ap_uint<1> gen564_cyclix_var;
	ap_uint<1> gen565_cyclix_var;
	ap_uint<1> gen566_cyclix_var;
	ap_uint<1> gen567_cyclix_var;
	ap_uint<1> gen568_cyclix_var;
	ap_uint<1> gen569_cyclix_var;
	ap_uint<1> gen570_cyclix_var;
	ap_uint<1> gen571_cyclix_var;
	ap_uint<1> gen572_cyclix_var;
	ap_uint<1> gen573_cyclix_var;
	ap_uint<1> gen574_cyclix_var;
	ap_uint<1> gen575_cyclix_var;
	ap_uint<1> gen576_cyclix_var;
	ap_uint<1> gen577_cyclix_var;
	ap_uint<1> gen578_cyclix_var;
	ap_uint<1> gen579_cyclix_var;
	ap_uint<1> gen580_cyclix_var;
	ap_uint<1> gen581_cyclix_var;
	ap_uint<1> gen582_cyclix_var;
	ap_uint<1> gen583_cyclix_var;
	ap_uint<1> gen584_cyclix_var;
	ap_uint<1> gen585_cyclix_var;
	ap_uint<1> gen586_cyclix_var;
	ap_uint<1> gen587_cyclix_var;
	ap_uint<1> gen588_cyclix_var;
	ap_uint<1> gen589_cyclix_var;
	ap_uint<1> gen590_cyclix_var;
	ap_uint<1> gen591_cyclix_var;
	ap_uint<1> gen592_cyclix_var;
	ap_uint<1> gen593_cyclix_var;
	ap_uint<1> gen594_cyclix_var;
	ap_uint<1> gen595_cyclix_var;
	ap_uint<1> gen596_cyclix_var;
	ap_uint<1> gen597_cyclix_var;
	ap_uint<1> gen598_cyclix_var;
	ap_uint<1> gen599_cyclix_var;
	ap_uint<1> gen600_cyclix_var;
	ap_uint<1> gen601_cyclix_var;
	ap_uint<1> gen602_cyclix_var;
	ap_uint<1> gen603_cyclix_var;
	ap_uint<1> gen604_cyclix_var;
	ap_uint<1> gen605_cyclix_var;
	ap_uint<1> gen606_cyclix_var;
	ap_uint<1> gen607_cyclix_var;
	ap_uint<1> gen608_cyclix_var;
	ap_uint<1> gen609_cyclix_var;
	ap_uint<1> gen610_cyclix_var;
	ap_uint<1> gen611_cyclix_var;
	ap_uint<1> gen612_cyclix_var;
	ap_uint<1> gen613_cyclix_var;
	ap_uint<1> gen614_cyclix_var;
	ap_uint<1> gen615_cyclix_var;
	ap_uint<1> gen616_cyclix_var;
	ap_uint<1> gen617_cyclix_var;
	ap_uint<1> gen618_cyclix_var;
	ap_uint<1> gen619_cyclix_var;
	ap_uint<1> gen620_cyclix_var;
	ap_uint<1> gen621_cyclix_var;
	ap_uint<1> gen622_cyclix_var;
	ap_uint<1> gen623_cyclix_var;
	ap_uint<1> gen624_cyclix_var;
	ap_uint<1> gen625_cyclix_var;
	ap_uint<1> gen626_cyclix_var;
	ap_uint<1> gen627_cyclix_var;
	ap_uint<1> gen628_cyclix_var;
	ap_uint<1> gen629_cyclix_var;
	ap_uint<1> gen630_cyclix_var;
	ap_uint<1> gen631_cyclix_var;
	ap_uint<1> gen632_cyclix_var;
	ap_uint<1> gen633_cyclix_var;
	ap_uint<1> gen634_cyclix_var;
	ap_uint<1> gen635_cyclix_var;
	ap_uint<1> gen636_cyclix_var;
	ap_uint<1> gen637_cyclix_var;
	ap_uint<1> gen638_cyclix_var;
	ap_uint<1> gen639_cyclix_var;
	ap_uint<1> gen640_cyclix_var;
	ap_uint<1> gen641_cyclix_var;
	ap_uint<1> gen642_cyclix_var;
	ap_uint<1> gen643_cyclix_var;
	ap_uint<1> gen644_cyclix_var;
	ap_uint<1> gen645_cyclix_var;
	ap_uint<1> gen646_cyclix_var;
	ap_uint<1> gen647_cyclix_var;
	ap_uint<1> gen648_cyclix_var;
	ap_uint<1> gen649_cyclix_var;
	ap_uint<1> gen650_cyclix_var;
	ap_uint<1> gen651_cyclix_var;
	ap_uint<1> gen652_cyclix_var;
	ap_uint<1> gen653_cyclix_var;
	ap_uint<1> gen654_cyclix_var;
	ap_uint<1> gen655_cyclix_var;
	ap_uint<1> gen656_cyclix_var;
	ap_uint<1> gen657_cyclix_var;
	ap_uint<1> gen658_cyclix_var;
	ap_uint<1> gen659_cyclix_var;

	if (geninit) {
		genpsticky_glbl_pc = ap_uint<32>(512);
		genpsticky_glbl_regfile[1] = ap_uint<32>(0);
		genpsticky_glbl_regfile[2] = ap_uint<32>(0);
		genpsticky_glbl_regfile[3] = ap_uint<32>(0);
		genpsticky_glbl_regfile[4] = ap_uint<32>(0);
		genpsticky_glbl_regfile[5] = ap_uint<32>(0);
		genpsticky_glbl_regfile[6] = ap_uint<32>(0);
		genpsticky_glbl_regfile[7] = ap_uint<32>(0);
		genpsticky_glbl_regfile[8] = ap_uint<32>(0);
		genpsticky_glbl_regfile[9] = ap_uint<32>(0);
		genpsticky_glbl_regfile[10] = ap_uint<32>(0);
		genpsticky_glbl_regfile[11] = ap_uint<32>(0);
		genpsticky_glbl_regfile[12] = ap_uint<32>(0);
		genpsticky_glbl_regfile[13] = ap_uint<32>(0);
		genpsticky_glbl_regfile[14] = ap_uint<32>(0);
		genpsticky_glbl_regfile[15] = ap_uint<32>(0);
		genpsticky_glbl_regfile[16] = ap_uint<32>(0);
		genpsticky_glbl_regfile[17] = ap_uint<32>(0);
		genpsticky_glbl_regfile[18] = ap_uint<32>(0);
		genpsticky_glbl_regfile[19] = ap_uint<32>(0);
		genpsticky_glbl_regfile[20] = ap_uint<32>(0);
		genpsticky_glbl_regfile[21] = ap_uint<32>(0);
		genpsticky_glbl_regfile[22] = ap_uint<32>(0);
		genpsticky_glbl_regfile[23] = ap_uint<32>(0);
		genpsticky_glbl_regfile[24] = ap_uint<32>(0);
		genpsticky_glbl_regfile[25] = ap_uint<32>(0);
		genpsticky_glbl_regfile[26] = ap_uint<32>(0);
		genpsticky_glbl_regfile[27] = ap_uint<32>(0);
		genpsticky_glbl_regfile[28] = ap_uint<32>(0);
		genpsticky_glbl_regfile[29] = ap_uint<32>(0);
		genpsticky_glbl_regfile[30] = ap_uint<32>(0);
		genpsticky_glbl_regfile[31] = ap_uint<32>(0);
		genpsticky_glbl_jump_req_cmd = ap_uint<32>(0);
		genpsticky_glbl_jump_vector_cmd = ap_uint<32>(0);
		genpsticky_glbl_CSR_MCAUSE = ap_uint<32>(0);
		genpsticky_glbl_MIRQEN = ap_uint<32>(1);
		genpsticky_glbl_MRETADDR = ap_uint<32>(0);
		genmcopipe_instr_mem_wr_done = ap_uint<32>(0);
		genmcopipe_instr_mem_rd_done = ap_uint<32>(0);
		genmcopipe_instr_mem_full_flag = ap_uint<32>(0);
		genmcopipe_instr_mem_empty_flag = ap_uint<32>(1);
		genmcopipe_instr_mem_wr_ptr = ap_uint<32>(0);
		genmcopipe_instr_mem_rd_ptr = ap_uint<32>(0);
		genmcopipe_data_mem_wr_done = ap_uint<32>(0);
		genmcopipe_data_mem_rd_done = ap_uint<32>(0);
		genmcopipe_data_mem_full_flag = ap_uint<32>(0);
		genmcopipe_data_mem_empty_flag = ap_uint<32>(1);
		genmcopipe_data_mem_wr_ptr = ap_uint<32>(0);
		genmcopipe_data_mem_rd_ptr = ap_uint<32>(0);
		genmcopipe_coproc_M_if_wr_done = ap_uint<32>(0);
		genmcopipe_coproc_M_if_rd_done = ap_uint<32>(0);
		genmcopipe_coproc_M_if_full_flag = ap_uint<32>(0);
		genmcopipe_coproc_M_if_empty_flag = ap_uint<32>(1);
		genmcopipe_coproc_M_if_wr_ptr = ap_uint<32>(0);
		genmcopipe_coproc_M_if_rd_ptr = ap_uint<32>(0);
		genmcopipe_coproc_custom0_if_wr_done = ap_uint<32>(0);
		genmcopipe_coproc_custom0_if_rd_done = ap_uint<32>(0);
		genmcopipe_coproc_custom0_if_full_flag = ap_uint<32>(0);
		genmcopipe_coproc_custom0_if_empty_flag = ap_uint<32>(1);
		genmcopipe_coproc_custom0_if_wr_ptr = ap_uint<32>(0);
		genmcopipe_coproc_custom0_if_rd_ptr = ap_uint<32>(0);
		genpstage_IADDR_TRX_BUF = ap_uint<32>(0);
		genpstage_IADDR_TRX_BUF_COUNTER = ap_uint<32>(0);
		genpstage_IADDR_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
		genpstage_IADDR_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
		genpstage_IADDR_genctrl_stalled_glbl = ap_uint<32>(0);
		genpstage_IFETCH_TRX_BUF = ap_uint<32>(0);
		genpstage_IFETCH_TRX_BUF_COUNTER = ap_uint<32>(0);
		genpstage_IFETCH_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
		genpstage_IFETCH_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
		genpstage_IFETCH_genctrl_stalled_glbl = ap_uint<32>(0);
		genpstage_IDECODE_TRX_BUF = ap_uint<32>(0);
		genpstage_IDECODE_TRX_BUF_COUNTER = ap_uint<32>(0);
		genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
		genpstage_IDECODE_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
		genpstage_IDECODE_genctrl_stalled_glbl = ap_uint<32>(0);
		genpstage_EXEC_TRX_BUF = ap_uint<32>(0);
		genpstage_EXEC_TRX_BUF_COUNTER = ap_uint<32>(0);
		genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
		genpstage_EXEC_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
		genpstage_EXEC_genctrl_stalled_glbl = ap_uint<32>(0);
		genpstage_MEM_TRX_BUF = ap_uint<32>(0);
		genpstage_MEM_TRX_BUF_COUNTER = ap_uint<32>(0);
		genpstage_MEM_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
		genpstage_MEM_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
		genpstage_MEM_genctrl_stalled_glbl = ap_uint<32>(0);
		genpstage_WB_TRX_BUF = ap_uint<32>(0);
		genpstage_WB_TRX_BUF_COUNTER = ap_uint<32>(0);
		genpstage_WB_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
		genpstage_WB_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
		genpstage_WB_genctrl_stalled_glbl = ap_uint<32>(0);

	} else {
gen530_cyclix_var = genpsticky_glbl_regfile;
		// mcopipe processing
		genmcopipe_instr_mem_wr_done = ap_uint<32>(0);
		genmcopipe_instr_mem_rd_done = ap_uint<32>(0);
		genmcopipe_instr_mem_wr_ptr_next = (genmcopipe_instr_mem_wr_ptr + ap_uint<32>(1));
		genmcopipe_instr_mem_rd_ptr_next = (genmcopipe_instr_mem_rd_ptr + ap_uint<32>(1));
		genmcopipe_data_mem_wr_done = ap_uint<32>(0);
		genmcopipe_data_mem_rd_done = ap_uint<32>(0);
		genmcopipe_data_mem_wr_ptr_next = (genmcopipe_data_mem_wr_ptr + ap_uint<32>(1));
		genmcopipe_data_mem_rd_ptr_next = (genmcopipe_data_mem_rd_ptr + ap_uint<32>(1));
		genmcopipe_coproc_M_if_wr_done = ap_uint<32>(0);
		genmcopipe_coproc_M_if_rd_done = ap_uint<32>(0);
		genmcopipe_coproc_M_if_wr_ptr_next = (genmcopipe_coproc_M_if_wr_ptr + ap_uint<32>(1));
		genmcopipe_coproc_M_if_rd_ptr_next = (genmcopipe_coproc_M_if_rd_ptr + ap_uint<32>(1));
		genmcopipe_coproc_custom0_if_wr_done = ap_uint<32>(0);
		genmcopipe_coproc_custom0_if_rd_done = ap_uint<32>(0);
		genmcopipe_coproc_custom0_if_wr_ptr_next = (genmcopipe_coproc_custom0_if_wr_ptr + ap_uint<32>(1));
		genmcopipe_coproc_custom0_if_rd_ptr_next = (genmcopipe_coproc_custom0_if_rd_ptr + ap_uint<32>(1));
		// logic of stages
		// #### Stage processing: WB ####
		genpstage_WB_genctrl_succ = ap_uint<32>(0);
		genpstage_WB_genctrl_working = ap_uint<32>(0);
		gen330_cyclix_var = genpstage_WB_genctrl_stalled_glbl;
		if (gen330_cyclix_var) {
			genpstage_WB_genctrl_new = ap_uint<32>(0);
			genpstage_WB_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_WB_genctrl_active = ap_uint<32>(1);
		}
		gen331_cyclix_var = ap_uint<1>(0);
		gen331_cyclix_var = (gen331_cyclix_var || gen330_cyclix_var);
		gen331_cyclix_var = !gen331_cyclix_var;
		if (gen331_cyclix_var) {
			genpstage_WB_genctrl_active = genpstage_WB_TRX_BUF_COUNTER_NEMPTY;
			genpstage_WB_genctrl_new = genpstage_WB_genctrl_active;
		}
		genpstage_WB_genctrl_occupied = genpstage_WB_genctrl_active;
		genpstage_WB_genctrl_finish = ap_uint<32>(0);
		genpstage_WB_genpctrl_flushreq = ap_uint<32>(0);
		gen332_cyclix_var = genpstage_WB_genctrl_occupied;
		if (gen332_cyclix_var) {
			// Initializing new newaccums descriptors ####
			// Fetching locals from src_glbls
			genpstage_WB_TRX_LOCAL = ap_uint<32>(0);
			genpstage_WB_TRX_LOCAL = genpstage_WB_TRX_BUF[0].rd_rdy;
			genpstage_WB_TRX_LOCAL = genpstage_WB_TRX_BUF[0].rd_wdata;
			genpstage_WB_TRX_LOCAL = genpstage_WB_TRX_BUF[0].rd_req;
			genpstage_WB_TRX_LOCAL = genpstage_WB_TRX_BUF[0].rd_addr;
			genpstage_WB_TRX_LOCAL = genpstage_WB_TRX_BUF[0].mem_req;
			genpstage_WB_TRX_LOCAL = genpstage_WB_TRX_BUF[0].mem_cmd;
			genpstage_WB_TRX_LOCAL = genpstage_WB_TRX_BUF[0].mem_be;
			genpstage_WB_TRX_LOCAL = genpstage_WB_TRX_BUF[0].load_signext;
			genpstage_WB_TRX_LOCAL = genpstage_WB_TRX_BUF[0].rd_source;
			genpstage_WB_TRX_LOCAL = genpstage_WB_TRX_BUF[0].ext_coproc_req;
			// Acquiring mcopipe rdata
			gen333_cyclix_var = genpstage_WB_TRX_BUF[0].genmcopipe_handle_data_mem.rdreq_pending;
			if (gen333_cyclix_var) {
				gen334_cyclix_var = (genpstage_WB_TRX_BUF[0].genmcopipe_handle_data_mem.if_id == ap_uint<1>(0));
				gen335_cyclix_var = gen334_cyclix_var;
				if (gen335_cyclix_var) {
					gen336_cyclix_var = (genpstage_WB_TRX_BUF[0].genmcopipe_handle_data_mem.tid == genmcopipe_data_mem_rd_ptr);
					gen337_cyclix_var = gen336_cyclix_var;
					if (gen337_cyclix_var) {
						gen338_cyclix_var = genmcopipe_data_mem_resp.read_nb(gen436_pipex_mcopipe_rdata);
						gen339_cyclix_var = gen338_cyclix_var;
						if (gen339_cyclix_var) {
							genpstage_WB_TRX_BUF = ap_uint<32>(0);
							genpstage_WB_TRX_BUF = ap_uint<32>(1);
							genpstage_WB_TRX_BUF = gen436_pipex_mcopipe_rdata;
							genmcopipe_data_mem_rd_done = ap_uint<32>(1);
						}
					}
				}
			}
			gen340_cyclix_var = genpstage_WB_TRX_BUF[0].genmcopipe_handle_coproc_M_if.rdreq_pending;
			if (gen340_cyclix_var) {
				gen341_cyclix_var = (genpstage_WB_TRX_BUF[0].genmcopipe_handle_coproc_M_if.if_id == ap_uint<1>(0));
				gen342_cyclix_var = gen341_cyclix_var;
				if (gen342_cyclix_var) {
					gen343_cyclix_var = (genpstage_WB_TRX_BUF[0].genmcopipe_handle_coproc_M_if.tid == genmcopipe_coproc_M_if_rd_ptr);
					gen344_cyclix_var = gen343_cyclix_var;
					if (gen344_cyclix_var) {
						gen345_cyclix_var = genmcopipe_coproc_M_if_resp.read_nb(gen437_pipex_mcopipe_rdata);
						gen346_cyclix_var = gen345_cyclix_var;
						if (gen346_cyclix_var) {
							genpstage_WB_TRX_BUF = ap_uint<32>(0);
							genpstage_WB_TRX_BUF = ap_uint<32>(1);
							genpstage_WB_TRX_BUF = gen437_pipex_mcopipe_rdata;
							genmcopipe_coproc_M_if_rd_done = ap_uint<32>(1);
						}
					}
				}
				gen347_cyclix_var = (genpstage_WB_TRX_BUF[0].genmcopipe_handle_coproc_M_if.if_id == ap_uint<1>(1));
				gen348_cyclix_var = gen347_cyclix_var;
				if (gen348_cyclix_var) {
					gen349_cyclix_var = (genpstage_WB_TRX_BUF[0].genmcopipe_handle_coproc_M_if.tid == genmcopipe_coproc_custom0_if_rd_ptr);
					gen350_cyclix_var = gen349_cyclix_var;
					if (gen350_cyclix_var) {
						gen351_cyclix_var = genmcopipe_coproc_custom0_if_resp.read_nb(gen438_pipex_mcopipe_rdata);
						gen352_cyclix_var = gen351_cyclix_var;
						if (gen352_cyclix_var) {
							genpstage_WB_TRX_BUF = ap_uint<32>(0);
							genpstage_WB_TRX_BUF = ap_uint<32>(1);
							genpstage_WB_TRX_BUF = gen438_pipex_mcopipe_rdata;
							genmcopipe_coproc_custom0_if_rd_done = ap_uint<32>(1);
						}
					}
				}
			}
			// Pipeline flush processing
			gen353_cyclix_var = genpstage_WB_genpctrl_flushreq;
			if (gen353_cyclix_var) {
				genpstage_WB_genctrl_active = ap_uint<32>(0);
			}
		}
		// Saving succ targets
		// Generating payload
		gen406_pipex_var = genpstage_WB_TRX_LOCAL.mem_req;
		gen354_cyclix_var = gen406_pipex_var;
		if (gen354_cyclix_var) {
			gen407_pipex_var = ~genpstage_WB_TRX_LOCAL.mem_cmd;
			gen408_pipex_var = gen407_pipex_var;
			gen355_cyclix_var = gen408_pipex_var;
			if (gen355_cyclix_var) {
				gen356_cyclix_var = genpstage_WB_TRX_BUF[0].genmcopipe_handle_data_mem.resp_done;
				if (gen356_cyclix_var) {
					genpstage_WB_TRX_LOCAL = genpstage_WB_TRX_BUF[0].genmcopipe_handle_data_mem.rdata;
				}
				gen409_pipex_var = genpstage_WB_TRX_BUF[0].genmcopipe_handle_data_mem.resp_done;
				gen410_pipex_var = gen409_pipex_var;
				gen357_cyclix_var = gen410_pipex_var;
				if (gen357_cyclix_var) {
					genpstage_WB_TRX_LOCAL = ap_uint<32>(1);
				}
				gen411_pipex_var = ap_uint<1>(0);
				gen411_pipex_var = (gen411_pipex_var || gen410_pipex_var);
				gen411_pipex_var = !gen411_pipex_var;
				gen358_cyclix_var = gen411_pipex_var;
				if (gen358_cyclix_var) {
					gen359_cyclix_var = genpstage_WB_genctrl_active;
					if (gen359_cyclix_var) {
						genpstage_WB_genctrl_stalled_glbl = ap_uint<32>(1);
					}
					genpstage_WB_genctrl_active = ap_uint<32>(0);
				}
			}
		}
		gen412_pipex_var = (genpstage_WB_TRX_LOCAL.mem_be == ap_uint<32>(1));
		gen413_pipex_var = gen412_pipex_var;
		gen360_cyclix_var = gen413_pipex_var;
		if (gen360_cyclix_var) {
			gen414_pipex_var = genpstage_WB_TRX_LOCAL.load_signext;
			gen361_cyclix_var = gen414_pipex_var;
			if (gen361_cyclix_var) {
				gen415_pipex_var = genpstage_WB_TRX_LOCAL.mem_rdata[7:0];
				gen416_pipex_var = gen415_pipex_var[7];
				gen417_pipex_var = gen416_pipex_var.concat((ap_uint<31>)gen416_pipex_var.concat((ap_uint<30>)gen416_pipex_var.concat((ap_uint<29>)gen416_pipex_var.concat((ap_uint<28>)gen416_pipex_var.concat((ap_uint<27>)gen416_pipex_var.concat((ap_uint<26>)gen416_pipex_var.concat((ap_uint<25>)gen416_pipex_var.concat((ap_uint<24>)gen416_pipex_var.concat((ap_uint<23>)gen416_pipex_var.concat((ap_uint<22>)gen416_pipex_var.concat((ap_uint<21>)gen416_pipex_var.concat((ap_uint<20>)gen416_pipex_var.concat((ap_uint<19>)gen416_pipex_var.concat((ap_uint<18>)gen416_pipex_var.concat((ap_uint<17>)gen416_pipex_var.concat((ap_uint<16>)gen416_pipex_var.concat((ap_uint<15>)gen416_pipex_var.concat((ap_uint<14>)gen416_pipex_var.concat((ap_uint<13>)gen416_pipex_var.concat((ap_uint<12>)gen416_pipex_var.concat((ap_uint<11>)gen416_pipex_var.concat((ap_uint<10>)gen416_pipex_var.concat((ap_uint<9>)gen416_pipex_var.concat((ap_uint<8>)genpstage_WB_TRX_LOCAL.mem_rdata[7:0]))))))))))))))))))))))));
				genpstage_WB_TRX_LOCAL = gen417_pipex_var;
			}
			gen418_pipex_var = ap_uint<1>(0);
			gen418_pipex_var = (gen418_pipex_var || gen414_pipex_var);
			gen418_pipex_var = !gen418_pipex_var;
			gen362_cyclix_var = gen418_pipex_var;
			if (gen362_cyclix_var) {
				gen419_pipex_var = ap_uint<24>(0).concat((ap_uint<8>)genpstage_WB_TRX_LOCAL.mem_rdata[7:0]);
				genpstage_WB_TRX_LOCAL = gen419_pipex_var;
			}
		}
		gen420_pipex_var = (genpstage_WB_TRX_LOCAL.mem_be == ap_uint<32>(3));
		gen421_pipex_var = gen420_pipex_var;
		gen363_cyclix_var = gen421_pipex_var;
		if (gen363_cyclix_var) {
			gen422_pipex_var = genpstage_WB_TRX_LOCAL.load_signext;
			gen364_cyclix_var = gen422_pipex_var;
			if (gen364_cyclix_var) {
				gen423_pipex_var = genpstage_WB_TRX_LOCAL.mem_rdata[15:0];
				gen424_pipex_var = gen423_pipex_var[15];
				gen425_pipex_var = gen424_pipex_var.concat((ap_uint<31>)gen424_pipex_var.concat((ap_uint<30>)gen424_pipex_var.concat((ap_uint<29>)gen424_pipex_var.concat((ap_uint<28>)gen424_pipex_var.concat((ap_uint<27>)gen424_pipex_var.concat((ap_uint<26>)gen424_pipex_var.concat((ap_uint<25>)gen424_pipex_var.concat((ap_uint<24>)gen424_pipex_var.concat((ap_uint<23>)gen424_pipex_var.concat((ap_uint<22>)gen424_pipex_var.concat((ap_uint<21>)gen424_pipex_var.concat((ap_uint<20>)gen424_pipex_var.concat((ap_uint<19>)gen424_pipex_var.concat((ap_uint<18>)gen424_pipex_var.concat((ap_uint<17>)gen424_pipex_var.concat((ap_uint<16>)genpstage_WB_TRX_LOCAL.mem_rdata[15:0]))))))))))))))));
				genpstage_WB_TRX_LOCAL = gen425_pipex_var;
			}
			gen426_pipex_var = ap_uint<1>(0);
			gen426_pipex_var = (gen426_pipex_var || gen422_pipex_var);
			gen426_pipex_var = !gen426_pipex_var;
			gen365_cyclix_var = gen426_pipex_var;
			if (gen365_cyclix_var) {
				gen427_pipex_var = ap_uint<16>(0).concat((ap_uint<16>)genpstage_WB_TRX_LOCAL.mem_rdata[15:0]);
				genpstage_WB_TRX_LOCAL = gen427_pipex_var;
			}
		}
		gen428_pipex_var = (genpstage_WB_TRX_LOCAL.rd_source == ap_uint<32>(5));
		gen429_pipex_var = gen428_pipex_var;
		gen366_cyclix_var = gen429_pipex_var;
		if (gen366_cyclix_var) {
			genpstage_WB_TRX_LOCAL = genpstage_WB_TRX_LOCAL.mem_rdata;
		}
		gen430_pipex_var = genpstage_WB_TRX_LOCAL.ext_coproc_req;
		gen367_cyclix_var = gen430_pipex_var;
		if (gen367_cyclix_var) {
			gen368_cyclix_var = genpstage_WB_TRX_BUF[0].genmcopipe_handle_coproc_M_if.resp_done;
			if (gen368_cyclix_var) {
				genpstage_WB_TRX_LOCAL = genpstage_WB_TRX_BUF[0].genmcopipe_handle_coproc_M_if.rdata;
			}
			gen431_pipex_var = genpstage_WB_TRX_BUF[0].genmcopipe_handle_coproc_M_if.resp_done;
			gen432_pipex_var = gen431_pipex_var;
			gen369_cyclix_var = gen432_pipex_var;
			if (gen369_cyclix_var) {
				genpstage_WB_TRX_LOCAL = ap_uint<32>(1);
			}
			gen433_pipex_var = ap_uint<1>(0);
			gen433_pipex_var = (gen433_pipex_var || gen432_pipex_var);
			gen433_pipex_var = !gen433_pipex_var;
			gen370_cyclix_var = gen433_pipex_var;
			if (gen370_cyclix_var) {
				gen371_cyclix_var = genpstage_WB_genctrl_active;
				if (gen371_cyclix_var) {
					genpstage_WB_genctrl_stalled_glbl = ap_uint<32>(1);
				}
				genpstage_WB_genctrl_active = ap_uint<32>(0);
			}
		}
		gen434_pipex_var = (genpstage_WB_TRX_LOCAL.rd_req && genpstage_WB_TRX_LOCAL.rd_rdy);
		gen435_pipex_var = gen434_pipex_var;
		gen372_cyclix_var = gen435_pipex_var;
		if (gen372_cyclix_var) {
			genpsticky_glbl_regfile = genpstage_WB_TRX_LOCAL.rd_wdata;
		}
		// Processing of next pstage busyness
		// pctrl_finish and pctrl_succ formation
		gen373_cyclix_var = genpstage_WB_genctrl_stalled_glbl;
		if (gen373_cyclix_var) {
			genpstage_WB_genctrl_finish = ap_uint<32>(0);
			genpstage_WB_genctrl_succ = ap_uint<32>(0);
		}
		gen374_cyclix_var = ap_uint<1>(0);
		gen374_cyclix_var = (gen374_cyclix_var || gen373_cyclix_var);
		gen374_cyclix_var = !gen374_cyclix_var;
		if (gen374_cyclix_var) {
			genpstage_WB_genctrl_finish = genpstage_WB_genctrl_occupied;
			genpstage_WB_genctrl_succ = genpstage_WB_genctrl_active;
		}
		// credit counter processing
		// asserting succ signals
		// processing context in case transaction is ready to propagate
		gen375_cyclix_var = genpstage_WB_genctrl_finish;
		if (gen375_cyclix_var) {
			// programming next stage in case transaction is able to propagate
			gen376_cyclix_var = genpstage_WB_genctrl_succ;
			if (gen376_cyclix_var) {
			}
			genpstage_WB_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_WB_TRX_BUF = '{default:ap_uint<32>(0)};
			genpstage_WB_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
			genpstage_WB_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
			genpstage_WB_TRX_BUF_COUNTER = (genpstage_WB_TRX_BUF_COUNTER - ap_uint<32>(1));
		}
		gen377_cyclix_var = ~genpstage_WB_TRX_BUF_COUNTER_FULL;
		genpstage_WB_genctrl_rdy = gen377_cyclix_var;
		genpstage_WB_genctrl_working = (genpstage_WB_genctrl_succ | genpstage_WB_genctrl_stalled_glbl);
		// #### Stage processing: MEM ####
		genpstage_MEM_genctrl_succ = ap_uint<32>(0);
		genpstage_MEM_genctrl_working = ap_uint<32>(0);
		gen378_cyclix_var = genpstage_MEM_genctrl_stalled_glbl;
		if (gen378_cyclix_var) {
			genpstage_MEM_genctrl_new = ap_uint<32>(0);
			genpstage_MEM_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_MEM_genctrl_active = ap_uint<32>(1);
		}
		gen379_cyclix_var = ap_uint<1>(0);
		gen379_cyclix_var = (gen379_cyclix_var || gen378_cyclix_var);
		gen379_cyclix_var = !gen379_cyclix_var;
		if (gen379_cyclix_var) {
			genpstage_MEM_genctrl_active = genpstage_MEM_TRX_BUF_COUNTER_NEMPTY;
			genpstage_MEM_genctrl_new = genpstage_MEM_genctrl_active;
		}
		genpstage_MEM_genctrl_occupied = genpstage_MEM_genctrl_active;
		genpstage_MEM_genctrl_finish = ap_uint<32>(0);
		genpstage_MEM_genpctrl_flushreq = ap_uint<32>(0);
		genpstage_MEM_genpctrl_flushreq = (genpstage_MEM_genpctrl_flushreq | genpstage_WB_genpctrl_flushreq);
		gen380_cyclix_var = genpstage_MEM_genctrl_occupied;
		if (gen380_cyclix_var) {
			// Initializing new newaccums descriptors ####
			gen381_cyclix_var = genpstage_MEM_genctrl_new;
			if (gen381_cyclix_var) {
				genpstage_MEM_TRX_BUF = ap_uint<32>(0);
				genpstage_MEM_TRX_BUF = ap_uint<32>(0);
			}
			// Fetching locals from src_glbls
			genpstage_MEM_TRX_LOCAL = ap_uint<32>(0);
			genpstage_MEM_TRX_LOCAL = ap_uint<32>(0);
			genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_BUF[0].jump_req;
			genpstage_MEM_TRX_LOCAL = ap_uint<32>(0);
			genpstage_MEM_TRX_LOCAL = ap_uint<32>(0);
			genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_BUF[0].jump_req_done;
			genpstage_MEM_TRX_LOCAL = '{default:ap_uint<32>(0)};
			genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_BUF[0].data_req_done;
			genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_BUF[0].rd_req;
			genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_BUF[0].rd_addr;
			genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_BUF[0].rd_rdy;
			genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_BUF[0].rd_wdata;
			genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_BUF[0].curinstr_addr;
			genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_BUF[0].immediate;
			genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_BUF[0].jump_src;
			genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_BUF[0].alu_result;
			genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_BUF[0].jump_req_cond;
			genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_BUF[0].funct3;
			genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_BUF[0].alu_ZF;
			genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_BUF[0].alu_CF;
			genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_BUF[0].rs2_rdata;
			genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_BUF[0].mem_req;
			genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_BUF[0].mem_be;
			genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_BUF[0].mem_cmd;
			genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_BUF[0].rd_source;
			genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_BUF[0].ext_coproc_req;
			genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_BUF[0].load_signext;
			// Acquiring mcopipe rdata
			gen382_cyclix_var = genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.rdreq_pending;
			if (gen382_cyclix_var) {
				gen383_cyclix_var = (genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.if_id == ap_uint<1>(0));
				gen384_cyclix_var = gen383_cyclix_var;
				if (gen384_cyclix_var) {
					gen385_cyclix_var = (genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.tid == genmcopipe_data_mem_rd_ptr);
					gen386_cyclix_var = gen385_cyclix_var;
					if (gen386_cyclix_var) {
						gen387_cyclix_var = genmcopipe_data_mem_resp.read_nb(gen439_pipex_mcopipe_rdata);
						gen388_cyclix_var = gen387_cyclix_var;
						if (gen388_cyclix_var) {
							genpstage_MEM_TRX_BUF = ap_uint<32>(0);
							genpstage_MEM_TRX_BUF = ap_uint<32>(1);
							genpstage_MEM_TRX_BUF = gen439_pipex_mcopipe_rdata;
							genmcopipe_data_mem_rd_done = ap_uint<32>(1);
						}
					}
				}
			}
			gen389_cyclix_var = genpstage_MEM_TRX_BUF[0].genmcopipe_handle_coproc_M_if.rdreq_pending;
			if (gen389_cyclix_var) {
				gen390_cyclix_var = (genpstage_MEM_TRX_BUF[0].genmcopipe_handle_coproc_M_if.if_id == ap_uint<1>(0));
				gen391_cyclix_var = gen390_cyclix_var;
				if (gen391_cyclix_var) {
					gen392_cyclix_var = (genpstage_MEM_TRX_BUF[0].genmcopipe_handle_coproc_M_if.tid == genmcopipe_coproc_M_if_rd_ptr);
					gen393_cyclix_var = gen392_cyclix_var;
					if (gen393_cyclix_var) {
						gen394_cyclix_var = genmcopipe_coproc_M_if_resp.read_nb(gen440_pipex_mcopipe_rdata);
						gen395_cyclix_var = gen394_cyclix_var;
						if (gen395_cyclix_var) {
							genpstage_MEM_TRX_BUF = ap_uint<32>(0);
							genpstage_MEM_TRX_BUF = ap_uint<32>(1);
							genpstage_MEM_TRX_BUF = gen440_pipex_mcopipe_rdata;
							genmcopipe_coproc_M_if_rd_done = ap_uint<32>(1);
						}
					}
				}
				gen396_cyclix_var = (genpstage_MEM_TRX_BUF[0].genmcopipe_handle_coproc_M_if.if_id == ap_uint<1>(1));
				gen397_cyclix_var = gen396_cyclix_var;
				if (gen397_cyclix_var) {
					gen398_cyclix_var = (genpstage_MEM_TRX_BUF[0].genmcopipe_handle_coproc_M_if.tid == genmcopipe_coproc_custom0_if_rd_ptr);
					gen399_cyclix_var = gen398_cyclix_var;
					if (gen399_cyclix_var) {
						gen400_cyclix_var = genmcopipe_coproc_custom0_if_resp.read_nb(gen441_pipex_mcopipe_rdata);
						gen401_cyclix_var = gen400_cyclix_var;
						if (gen401_cyclix_var) {
							genpstage_MEM_TRX_BUF = ap_uint<32>(0);
							genpstage_MEM_TRX_BUF = ap_uint<32>(1);
							genpstage_MEM_TRX_BUF = gen441_pipex_mcopipe_rdata;
							genmcopipe_coproc_custom0_if_rd_done = ap_uint<32>(1);
						}
					}
				}
			}
			// Pipeline flush processing
			gen402_cyclix_var = genpstage_MEM_genpctrl_flushreq;
			if (gen402_cyclix_var) {
				genpstage_MEM_genctrl_active = ap_uint<32>(0);
			}
		}
		// Saving succ targets
		// Generating payload
		gen387_pipex_var = (genpstage_MEM_TRX_LOCAL.curinstr_addr + genpstage_MEM_TRX_LOCAL.immediate);
		genpstage_MEM_TRX_LOCAL = gen387_pipex_var;
		switch (genpstage_MEM_TRX_LOCAL) {
			case 0:
				genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_LOCAL.immediate;
				break;
			case 1:
				genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_LOCAL.alu_result;
				break;
		}
		gen388_pipex_var = genpstage_MEM_TRX_LOCAL.jump_req_cond;
		gen403_cyclix_var = gen388_pipex_var;
		if (gen403_cyclix_var) {
			switch (genpstage_MEM_TRX_LOCAL) {
				case 0:
					gen389_pipex_var = genpstage_MEM_TRX_LOCAL.alu_ZF;
					gen404_cyclix_var = gen389_pipex_var;
					if (gen404_cyclix_var) {
						genpstage_MEM_TRX_LOCAL = ap_uint<32>(1);
						genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_LOCAL.curinstraddr_imm;
					}
					break;
				case 1:
					gen390_pipex_var = ~genpstage_MEM_TRX_LOCAL.alu_ZF;
					gen391_pipex_var = gen390_pipex_var;
					gen405_cyclix_var = gen391_pipex_var;
					if (gen405_cyclix_var) {
						genpstage_MEM_TRX_LOCAL = ap_uint<32>(1);
						genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_LOCAL.curinstraddr_imm;
					}
					break;
				case 4:
					gen392_pipex_var = genpstage_MEM_TRX_LOCAL.alu_CF;
					gen406_cyclix_var = gen392_pipex_var;
					if (gen406_cyclix_var) {
						genpstage_MEM_TRX_LOCAL = ap_uint<32>(1);
						genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_LOCAL.curinstraddr_imm;
					}
					break;
				case 5:
					gen393_pipex_var = ~genpstage_MEM_TRX_LOCAL.alu_CF;
					gen394_pipex_var = gen393_pipex_var;
					gen407_cyclix_var = gen394_pipex_var;
					if (gen407_cyclix_var) {
						genpstage_MEM_TRX_LOCAL = ap_uint<32>(1);
						genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_LOCAL.curinstraddr_imm;
					}
					break;
				case 6:
					gen395_pipex_var = genpstage_MEM_TRX_LOCAL.alu_CF;
					gen408_cyclix_var = gen395_pipex_var;
					if (gen408_cyclix_var) {
						genpstage_MEM_TRX_LOCAL = ap_uint<32>(1);
						genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_LOCAL.curinstraddr_imm;
					}
					break;
				case 7:
					gen396_pipex_var = ~genpstage_MEM_TRX_LOCAL.alu_CF;
					gen397_pipex_var = gen396_pipex_var;
					gen409_cyclix_var = gen397_pipex_var;
					if (gen409_cyclix_var) {
						genpstage_MEM_TRX_LOCAL = ap_uint<32>(1);
						genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_LOCAL.curinstraddr_imm;
					}
					break;
			}
		}
		genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_LOCAL.alu_result;
		genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_LOCAL.rs2_rdata;
		gen398_pipex_var = ~genpstage_MEM_TRX_LOCAL.jump_req_done;
		gen399_pipex_var = gen398_pipex_var;
		gen410_cyclix_var = gen399_pipex_var;
		if (gen410_cyclix_var) {
			gen411_cyclix_var = genpstage_MEM_genctrl_active;
			if (gen411_cyclix_var) {
				genpsticky_glbl_jump_req_cmd = genpstage_MEM_TRX_LOCAL.jump_req;
			}
			gen412_cyclix_var = genpstage_MEM_genctrl_active;
			if (gen412_cyclix_var) {
				genpsticky_glbl_jump_vector_cmd = genpstage_MEM_TRX_LOCAL.jump_vector;
			}
			genpstage_MEM_TRX_LOCAL = ap_uint<32>(1);
			gen413_cyclix_var = genpstage_MEM_genctrl_active;
			if (gen413_cyclix_var) {
				genpstage_MEM_TRX_BUF = ap_uint<32>(1);
			}
		}
		gen400_pipex_var = genpstage_MEM_TRX_LOCAL.mem_req;
		gen414_cyclix_var = gen400_pipex_var;
		if (gen414_cyclix_var) {
			gen401_pipex_var = ~genpstage_MEM_TRX_LOCAL.data_req_done;
			gen402_pipex_var = gen401_pipex_var;
			gen415_cyclix_var = gen402_pipex_var;
			if (gen415_cyclix_var) {
				genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_LOCAL.mem_addr;
				genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_LOCAL.mem_be;
				genpstage_MEM_TRX_LOCAL = genpstage_MEM_TRX_LOCAL.mem_wdata;
				gen416_cyclix_var = genpstage_MEM_genctrl_active;
				if (gen416_cyclix_var) {
					gen417_cyclix_var = ~genmcopipe_data_mem_full_flag;
					gen418_cyclix_var = gen417_cyclix_var;
					if (gen418_cyclix_var) {
						gen442_pipex_req_struct = genpstage_MEM_TRX_LOCAL.mem_cmd;
						gen442_pipex_req_struct = genpstage_MEM_TRX_LOCAL.data_busreq;
						gen419_cyclix_var = genmcopipe_data_mem_req.write_nb(gen442_pipex_req_struct);
						gen420_cyclix_var = gen419_cyclix_var;
						if (gen420_cyclix_var) {
							gen403_pipex_var = ap_uint<32>(1);
							gen421_cyclix_var = !genpstage_MEM_TRX_LOCAL.mem_cmd;
							genpstage_MEM_TRX_BUF = gen421_cyclix_var;
							genpstage_MEM_TRX_BUF = genmcopipe_data_mem_wr_ptr;
							genpstage_MEM_TRX_BUF = ap_uint<1>(0);
							gen422_cyclix_var = genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.rdreq_pending;
							if (gen422_cyclix_var) {
								genmcopipe_data_mem_wr_done = ap_uint<32>(1);
							}
						}
					}
				}
				genpstage_MEM_TRX_LOCAL = gen403_pipex_var;
				gen423_cyclix_var = genpstage_MEM_genctrl_active;
				if (gen423_cyclix_var) {
					genpstage_MEM_TRX_BUF = gen403_pipex_var;
				}
			}
			gen404_pipex_var = ~genpstage_MEM_TRX_LOCAL.data_req_done;
			gen405_pipex_var = gen404_pipex_var;
			gen424_cyclix_var = gen405_pipex_var;
			if (gen424_cyclix_var) {
				gen425_cyclix_var = genpstage_MEM_genctrl_active;
				if (gen425_cyclix_var) {
					genpstage_MEM_genctrl_stalled_glbl = ap_uint<32>(1);
				}
				genpstage_MEM_genctrl_active = ap_uint<32>(0);
			}
		}
		// Processing of next pstage busyness
		gen426_cyclix_var = ~genpstage_WB_genctrl_rdy;
		gen427_cyclix_var = gen426_cyclix_var;
		if (gen427_cyclix_var) {
			gen428_cyclix_var = genpstage_MEM_genctrl_active;
			if (gen428_cyclix_var) {
				genpstage_MEM_genctrl_stalled_glbl = ap_uint<32>(1);
			}
			genpstage_MEM_genctrl_active = ap_uint<32>(0);
		}
		// pctrl_finish and pctrl_succ formation
		gen429_cyclix_var = genpstage_MEM_genctrl_stalled_glbl;
		if (gen429_cyclix_var) {
			genpstage_MEM_genctrl_finish = ap_uint<32>(0);
			genpstage_MEM_genctrl_succ = ap_uint<32>(0);
		}
		gen430_cyclix_var = ap_uint<1>(0);
		gen430_cyclix_var = (gen430_cyclix_var || gen429_cyclix_var);
		gen430_cyclix_var = !gen430_cyclix_var;
		if (gen430_cyclix_var) {
			genpstage_MEM_genctrl_finish = genpstage_MEM_genctrl_occupied;
			genpstage_MEM_genctrl_succ = genpstage_MEM_genctrl_active;
		}
		// credit counter processing
		// asserting succ signals
		// processing context in case transaction is ready to propagate
		gen431_cyclix_var = genpstage_MEM_genctrl_finish;
		if (gen431_cyclix_var) {
			// programming next stage in case transaction is able to propagate
			gen432_cyclix_var = genpstage_MEM_genctrl_succ;
			if (gen432_cyclix_var) {
				gen433_cyclix_var = genpstage_WB_genctrl_rdy;
				if (gen433_cyclix_var) {
					// propagating transaction context
					genpstage_WB_push_trx = genpstage_MEM_TRX_LOCAL.rd_req;
					genpstage_WB_push_trx = genpstage_MEM_TRX_LOCAL.rd_addr;
					genpstage_WB_push_trx = genpstage_MEM_TRX_LOCAL.rd_rdy;
					genpstage_WB_push_trx = genpstage_MEM_TRX_LOCAL.rd_wdata;
					genpstage_WB_push_trx = genpstage_MEM_TRX_LOCAL.mem_req;
					genpstage_WB_push_trx = genpstage_MEM_TRX_LOCAL.mem_cmd;
					genpstage_WB_push_trx = genpstage_MEM_TRX_LOCAL.mem_be;
					genpstage_WB_push_trx = genpstage_MEM_TRX_LOCAL.load_signext;
					genpstage_WB_push_trx = genpstage_MEM_TRX_LOCAL.rd_source;
					genpstage_WB_push_trx = genpstage_MEM_TRX_LOCAL.ext_coproc_req;
					genpstage_WB_push_trx = genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.if_id;
					genpstage_WB_push_trx = genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.resp_done;
					genpstage_WB_push_trx = genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.rdata;
					genpstage_WB_push_trx = genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.rdreq_pending;
					genpstage_WB_push_trx = genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.tid;
					genpstage_WB_push_trx = genpstage_MEM_TRX_BUF[0].genmcopipe_handle_coproc_M_if.if_id;
					genpstage_WB_push_trx = genpstage_MEM_TRX_BUF[0].genmcopipe_handle_coproc_M_if.resp_done;
					genpstage_WB_push_trx = genpstage_MEM_TRX_BUF[0].genmcopipe_handle_coproc_M_if.rdata;
					genpstage_WB_push_trx = genpstage_MEM_TRX_BUF[0].genmcopipe_handle_coproc_M_if.rdreq_pending;
					genpstage_WB_push_trx = genpstage_MEM_TRX_BUF[0].genmcopipe_handle_coproc_M_if.tid;
					genpstage_WB_TRX_PUSHED = genpstage_WB_push_trx;
					genpstage_WB_TRX_BUF = genpstage_WB_push_trx;
					genpstage_WB_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(1);
					genpstage_WB_TRX_BUF_COUNTER_FULL = ap_uint<32>(1);
					genpstage_WB_TRX_BUF_COUNTER = (genpstage_WB_TRX_BUF_COUNTER + ap_uint<32>(1));
				}
			}
			genpstage_MEM_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_MEM_TRX_BUF = '{default:ap_uint<32>(0)};
			genpstage_MEM_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
			genpstage_MEM_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
			genpstage_MEM_TRX_BUF_COUNTER = (genpstage_MEM_TRX_BUF_COUNTER - ap_uint<32>(1));
		}
		gen434_cyclix_var = ~genpstage_MEM_TRX_BUF_COUNTER_FULL;
		genpstage_MEM_genctrl_rdy = gen434_cyclix_var;
		genpstage_MEM_genctrl_working = (genpstage_MEM_genctrl_succ | genpstage_MEM_genctrl_stalled_glbl);
		// #### Stage processing: EXEC ####
		genpstage_EXEC_genctrl_succ = ap_uint<32>(0);
		genpstage_EXEC_genctrl_working = ap_uint<32>(0);
		gen435_cyclix_var = genpstage_EXEC_genctrl_stalled_glbl;
		if (gen435_cyclix_var) {
			genpstage_EXEC_genctrl_new = ap_uint<32>(0);
			genpstage_EXEC_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_EXEC_genctrl_active = ap_uint<32>(1);
		}
		gen436_cyclix_var = ap_uint<1>(0);
		gen436_cyclix_var = (gen436_cyclix_var || gen435_cyclix_var);
		gen436_cyclix_var = !gen436_cyclix_var;
		if (gen436_cyclix_var) {
			genpstage_EXEC_genctrl_active = genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY;
			genpstage_EXEC_genctrl_new = genpstage_EXEC_genctrl_active;
		}
		genpstage_EXEC_genctrl_occupied = genpstage_EXEC_genctrl_active;
		genpstage_EXEC_genctrl_finish = ap_uint<32>(0);
		genpstage_EXEC_genpctrl_flushreq = ap_uint<32>(0);
		genpstage_EXEC_genpctrl_flushreq = (genpstage_EXEC_genpctrl_flushreq | genpstage_MEM_genpctrl_flushreq);
		gen437_cyclix_var = genpstage_EXEC_genctrl_occupied;
		if (gen437_cyclix_var) {
			// Initializing new newaccums descriptors ####
			gen438_cyclix_var = genpstage_EXEC_genctrl_new;
			if (gen438_cyclix_var) {
				genpstage_EXEC_TRX_BUF = ap_uint<32>(0);
				genpstage_EXEC_TRX_BUF = ap_uint<32>(0);
				genpstage_EXEC_TRX_BUF = ap_uint<32>(0);
			}
			// Fetching locals from src_glbls
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].irq_mcause;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].irq_recv;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].jump_req;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].jump_req_cond;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].jump_src;
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].rd_req;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].immediate;
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].alu_req;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].mem_req;
			genpstage_EXEC_TRX_LOCAL = '{default:ap_uint<32>(0)};
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].Ext_coproc_req_done;
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].rd_addr;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].curinstr_addr;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].mret_req;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].instr_code;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].alu_op1;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].alu_op2;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].m_ext_req;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].custom0_ext_req;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].alu_op1_wide;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].alu_opcode;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].alu_op2_wide;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].alu_unsigned;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].rd_source;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].nextinstr_addr;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].csr_rdata;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].funct3;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].mem_cmd;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].ext_coproc_req;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].mem_be;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].load_signext;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].rs2_rdata;
			// Acquiring mcopipe rdata
			gen439_cyclix_var = genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_coproc_M_if.rdreq_pending;
			if (gen439_cyclix_var) {
				gen440_cyclix_var = (genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_coproc_M_if.if_id == ap_uint<1>(0));
				gen441_cyclix_var = gen440_cyclix_var;
				if (gen441_cyclix_var) {
					gen442_cyclix_var = (genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_coproc_M_if.tid == genmcopipe_coproc_M_if_rd_ptr);
					gen443_cyclix_var = gen442_cyclix_var;
					if (gen443_cyclix_var) {
						gen444_cyclix_var = genmcopipe_coproc_M_if_resp.read_nb(gen443_pipex_mcopipe_rdata);
						gen445_cyclix_var = gen444_cyclix_var;
						if (gen445_cyclix_var) {
							genpstage_EXEC_TRX_BUF = ap_uint<32>(0);
							genpstage_EXEC_TRX_BUF = ap_uint<32>(1);
							genpstage_EXEC_TRX_BUF = gen443_pipex_mcopipe_rdata;
							genmcopipe_coproc_M_if_rd_done = ap_uint<32>(1);
						}
					}
				}
				gen446_cyclix_var = (genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_coproc_M_if.if_id == ap_uint<1>(1));
				gen447_cyclix_var = gen446_cyclix_var;
				if (gen447_cyclix_var) {
					gen448_cyclix_var = (genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_coproc_M_if.tid == genmcopipe_coproc_custom0_if_rd_ptr);
					gen449_cyclix_var = gen448_cyclix_var;
					if (gen449_cyclix_var) {
						gen450_cyclix_var = genmcopipe_coproc_custom0_if_resp.read_nb(gen444_pipex_mcopipe_rdata);
						gen451_cyclix_var = gen450_cyclix_var;
						if (gen451_cyclix_var) {
							genpstage_EXEC_TRX_BUF = ap_uint<32>(0);
							genpstage_EXEC_TRX_BUF = ap_uint<32>(1);
							genpstage_EXEC_TRX_BUF = gen444_pipex_mcopipe_rdata;
							genmcopipe_coproc_custom0_if_rd_done = ap_uint<32>(1);
						}
					}
				}
			}
			// Pipeline flush processing
			gen452_cyclix_var = genpstage_EXEC_genpctrl_flushreq;
			if (gen452_cyclix_var) {
				genpstage_EXEC_genctrl_active = ap_uint<32>(0);
			}
		}
		// Saving succ targets
		// Generating payload
		gen343_pipex_var = genpsticky_glbl_jump_req_cmd;
		gen453_cyclix_var = gen343_pipex_var;
		if (gen453_cyclix_var) {
			genpstage_EXEC_genctrl_active = ap_uint<32>(0);
		}
		gen344_pipex_var = genpsticky_glbl_MIRQEN;
		gen454_cyclix_var = gen344_pipex_var;
		if (gen454_cyclix_var) {
			gen345_pipex_var = ~genpstage_EXEC_TRX_LOCAL.irq_recv;
			gen346_pipex_var = gen345_pipex_var;
			gen455_cyclix_var = gen346_pipex_var;
			if (gen455_cyclix_var) {
				gen456_cyclix_var = genpstage_EXEC_genctrl_active;
				if (gen456_cyclix_var) {
					gen457_cyclix_var = irq_fifo.read_nb(genpstage_EXEC_TRX_LOCAL);
					gen347_pipex_var = gen457_cyclix_var;
				}
				genpstage_EXEC_TRX_LOCAL = gen347_pipex_var;
				gen458_cyclix_var = genpstage_EXEC_genctrl_active;
				if (gen458_cyclix_var) {
					genpstage_EXEC_TRX_BUF = gen347_pipex_var;
				}
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.irq_mcause;
				gen459_cyclix_var = genpstage_EXEC_genctrl_active;
				if (gen459_cyclix_var) {
					genpstage_EXEC_TRX_BUF = genpstage_EXEC_TRX_LOCAL.irq_mcause;
				}
			}
			gen348_pipex_var = genpstage_EXEC_TRX_LOCAL.irq_recv;
			gen460_cyclix_var = gen348_pipex_var;
			if (gen460_cyclix_var) {
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(128);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				gen461_cyclix_var = genpstage_EXEC_genctrl_active;
				if (gen461_cyclix_var) {
					genpsticky_glbl_MIRQEN = ap_uint<32>(0);
				}
				gen462_cyclix_var = genpstage_EXEC_genctrl_active;
				if (gen462_cyclix_var) {
					genpsticky_glbl_CSR_MCAUSE = genpstage_EXEC_TRX_LOCAL.irq_mcause;
				}
				gen463_cyclix_var = genpstage_EXEC_genctrl_active;
				if (gen463_cyclix_var) {
					genpsticky_glbl_MRETADDR = genpstage_EXEC_TRX_LOCAL.curinstr_addr;
				}
			}
		}
		gen349_pipex_var = genpstage_EXEC_TRX_LOCAL.mret_req;
		gen464_cyclix_var = gen349_pipex_var;
		if (gen464_cyclix_var) {
			gen465_cyclix_var = genpstage_EXEC_genctrl_active;
			if (gen465_cyclix_var) {
				genpsticky_glbl_MIRQEN = ap_uint<32>(1);
			}
		}
		genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.instr_code;
		genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.alu_op1;
		genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.alu_op2;
		gen350_pipex_var = ~genpstage_EXEC_TRX_LOCAL.Ext_coproc_req_done;
		gen351_pipex_var = gen350_pipex_var;
		gen466_cyclix_var = gen351_pipex_var;
		if (gen466_cyclix_var) {
			gen352_pipex_var = genpstage_EXEC_TRX_LOCAL.m_ext_req;
			gen467_cyclix_var = gen352_pipex_var;
			if (gen467_cyclix_var) {
				gen468_cyclix_var = genpstage_EXEC_genctrl_active;
				if (gen468_cyclix_var) {
					gen469_cyclix_var = ~genmcopipe_coproc_M_if_full_flag;
					gen470_cyclix_var = gen469_cyclix_var;
					if (gen470_cyclix_var) {
						gen445_pipex_req_struct = ap_uint<32>(0);
						gen445_pipex_req_struct = genpstage_EXEC_TRX_LOCAL.Ext_coproc_busreq;
						gen471_cyclix_var = genmcopipe_coproc_M_if_req.write_nb(gen445_pipex_req_struct);
						gen472_cyclix_var = gen471_cyclix_var;
						if (gen472_cyclix_var) {
							gen353_pipex_var = ap_uint<32>(1);
							gen473_cyclix_var = !ap_uint<32>(0);
							genpstage_EXEC_TRX_BUF = gen473_cyclix_var;
							genpstage_EXEC_TRX_BUF = genmcopipe_coproc_M_if_wr_ptr;
							genpstage_EXEC_TRX_BUF = ap_uint<1>(0);
							gen474_cyclix_var = genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_coproc_M_if.rdreq_pending;
							if (gen474_cyclix_var) {
								genmcopipe_coproc_M_if_wr_done = ap_uint<32>(1);
							}
						}
					}
				}
				genpstage_EXEC_TRX_LOCAL = gen353_pipex_var;
				gen475_cyclix_var = genpstage_EXEC_genctrl_active;
				if (gen475_cyclix_var) {
					genpstage_EXEC_TRX_BUF = gen353_pipex_var;
				}
				gen354_pipex_var = ~genpstage_EXEC_TRX_LOCAL.Ext_coproc_req_done;
				gen355_pipex_var = gen354_pipex_var;
				gen476_cyclix_var = gen355_pipex_var;
				if (gen476_cyclix_var) {
					gen477_cyclix_var = genpstage_EXEC_genctrl_active;
					if (gen477_cyclix_var) {
						genpstage_EXEC_genctrl_stalled_glbl = ap_uint<32>(1);
					}
					genpstage_EXEC_genctrl_active = ap_uint<32>(0);
				}
			}
			gen356_pipex_var = genpstage_EXEC_TRX_LOCAL.custom0_ext_req;
			gen478_cyclix_var = gen356_pipex_var;
			if (gen478_cyclix_var) {
				gen479_cyclix_var = genpstage_EXEC_genctrl_active;
				if (gen479_cyclix_var) {
					gen480_cyclix_var = ~genmcopipe_coproc_custom0_if_full_flag;
					gen481_cyclix_var = gen480_cyclix_var;
					if (gen481_cyclix_var) {
						gen446_pipex_req_struct = ap_uint<32>(0);
						gen446_pipex_req_struct = genpstage_EXEC_TRX_LOCAL.Ext_coproc_busreq;
						gen482_cyclix_var = genmcopipe_coproc_custom0_if_req.write_nb(gen446_pipex_req_struct);
						gen483_cyclix_var = gen482_cyclix_var;
						if (gen483_cyclix_var) {
							gen357_pipex_var = ap_uint<32>(1);
							gen484_cyclix_var = !ap_uint<32>(0);
							genpstage_EXEC_TRX_BUF = gen484_cyclix_var;
							genpstage_EXEC_TRX_BUF = genmcopipe_coproc_custom0_if_wr_ptr;
							genpstage_EXEC_TRX_BUF = ap_uint<1>(1);
							gen485_cyclix_var = genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_coproc_M_if.rdreq_pending;
							if (gen485_cyclix_var) {
								genmcopipe_coproc_custom0_if_wr_done = ap_uint<32>(1);
							}
						}
					}
				}
				genpstage_EXEC_TRX_LOCAL = gen357_pipex_var;
				gen486_cyclix_var = genpstage_EXEC_genctrl_active;
				if (gen486_cyclix_var) {
					genpstage_EXEC_TRX_BUF = gen357_pipex_var;
				}
				gen358_pipex_var = ~genpstage_EXEC_TRX_LOCAL.Ext_coproc_req_done;
				gen359_pipex_var = gen358_pipex_var;
				gen487_cyclix_var = gen359_pipex_var;
				if (gen487_cyclix_var) {
					gen488_cyclix_var = genpstage_EXEC_genctrl_active;
					if (gen488_cyclix_var) {
						genpstage_EXEC_genctrl_stalled_glbl = ap_uint<32>(1);
					}
					genpstage_EXEC_genctrl_active = ap_uint<32>(0);
				}
			}
		}
		genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.alu_op1_wide;
		gen360_pipex_var = genpstage_EXEC_TRX_LOCAL.alu_req;
		gen489_cyclix_var = gen360_pipex_var;
		if (gen489_cyclix_var) {
			switch (genpstage_EXEC_TRX_LOCAL) {
				case 0:
					gen361_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide + genpstage_EXEC_TRX_LOCAL.alu_op2_wide);
					genpstage_EXEC_TRX_LOCAL = gen361_pipex_var;
					break;
				case 1:
					gen362_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide - genpstage_EXEC_TRX_LOCAL.alu_op2_wide);
					genpstage_EXEC_TRX_LOCAL = gen362_pipex_var;
					break;
				case 2:
					gen363_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide & genpstage_EXEC_TRX_LOCAL.alu_op2_wide);
					genpstage_EXEC_TRX_LOCAL = gen363_pipex_var;
					break;
				case 3:
					gen364_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide | genpstage_EXEC_TRX_LOCAL.alu_op2_wide);
					genpstage_EXEC_TRX_LOCAL = gen364_pipex_var;
					break;
				case 4:
					gen365_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide << genpstage_EXEC_TRX_LOCAL.alu_op2_wide);
					genpstage_EXEC_TRX_LOCAL = gen365_pipex_var;
					break;
				case 5:
					gen366_pipex_var = ap_uint<32>(0).concat((ap_uint<32>)genpstage_EXEC_TRX_LOCAL.alu_op1_wide[31:0]);
					gen367_pipex_var = (gen366_pipex_var >> genpstage_EXEC_TRX_LOCAL.alu_op2_wide[4:0]);
					genpstage_EXEC_TRX_LOCAL = gen367_pipex_var;
					break;
				case 6:
					gen368_pipex_var = genpstage_EXEC_TRX_LOCAL.alu_op1_wide[31:0];
					gen369_pipex_var = gen368_pipex_var[31];
					gen370_pipex_var = gen369_pipex_var.concat((ap_uint<63>)gen369_pipex_var.concat((ap_uint<62>)gen369_pipex_var.concat((ap_uint<61>)gen369_pipex_var.concat((ap_uint<60>)gen369_pipex_var.concat((ap_uint<59>)gen369_pipex_var.concat((ap_uint<58>)gen369_pipex_var.concat((ap_uint<57>)gen369_pipex_var.concat((ap_uint<56>)gen369_pipex_var.concat((ap_uint<55>)gen369_pipex_var.concat((ap_uint<54>)gen369_pipex_var.concat((ap_uint<53>)gen369_pipex_var.concat((ap_uint<52>)gen369_pipex_var.concat((ap_uint<51>)gen369_pipex_var.concat((ap_uint<50>)gen369_pipex_var.concat((ap_uint<49>)gen369_pipex_var.concat((ap_uint<48>)gen369_pipex_var.concat((ap_uint<47>)gen369_pipex_var.concat((ap_uint<46>)gen369_pipex_var.concat((ap_uint<45>)gen369_pipex_var.concat((ap_uint<44>)gen369_pipex_var.concat((ap_uint<43>)gen369_pipex_var.concat((ap_uint<42>)gen369_pipex_var.concat((ap_uint<41>)gen369_pipex_var.concat((ap_uint<40>)gen369_pipex_var.concat((ap_uint<39>)gen369_pipex_var.concat((ap_uint<38>)gen369_pipex_var.concat((ap_uint<37>)gen369_pipex_var.concat((ap_uint<36>)gen369_pipex_var.concat((ap_uint<35>)gen369_pipex_var.concat((ap_uint<34>)gen369_pipex_var.concat((ap_uint<33>)gen369_pipex_var.concat((ap_uint<32>)genpstage_EXEC_TRX_LOCAL.alu_op1_wide[31:0]))))))))))))))))))))))))))))))));
					gen371_pipex_var = (gen370_pipex_var >> genpstage_EXEC_TRX_LOCAL.alu_op2_wide[4:0]);
					genpstage_EXEC_TRX_LOCAL = gen371_pipex_var;
					break;
				case 7:
					gen372_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide ^ genpstage_EXEC_TRX_LOCAL.alu_op2_wide);
					genpstage_EXEC_TRX_LOCAL = gen372_pipex_var;
					break;
				case 8:
					gen373_pipex_var = ~genpstage_EXEC_TRX_LOCAL.alu_op2_wide;
					gen374_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide & gen373_pipex_var);
					genpstage_EXEC_TRX_LOCAL = gen374_pipex_var;
					break;
			}
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.alu_result_wide[31:0];
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.alu_result_wide[32];
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.alu_result_wide[31];
			gen375_pipex_var = |genpstage_EXEC_TRX_LOCAL.alu_result;
			gen376_pipex_var = ~gen375_pipex_var;
			genpstage_EXEC_TRX_LOCAL = gen376_pipex_var;
			gen377_pipex_var = ~genpstage_EXEC_TRX_LOCAL.alu_op1[31];
			gen378_pipex_var = ~genpstage_EXEC_TRX_LOCAL.alu_op2[31];
			gen379_pipex_var = (gen377_pipex_var & gen378_pipex_var);
			gen380_pipex_var = (gen379_pipex_var & genpstage_EXEC_TRX_LOCAL.alu_result[31]);
			gen381_pipex_var = ~genpstage_EXEC_TRX_LOCAL.alu_result[31];
			gen382_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1[31] & genpstage_EXEC_TRX_LOCAL.alu_op2[31]);
			gen383_pipex_var = (gen382_pipex_var & gen381_pipex_var);
			gen384_pipex_var = (gen380_pipex_var | gen383_pipex_var);
			genpstage_EXEC_TRX_LOCAL = gen384_pipex_var;
			gen385_pipex_var = genpstage_EXEC_TRX_LOCAL.alu_unsigned;
			gen490_cyclix_var = gen385_pipex_var;
			if (gen490_cyclix_var) {
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.alu_CF;
			}
			gen386_pipex_var = ap_uint<1>(0);
			gen386_pipex_var = (gen386_pipex_var || gen385_pipex_var);
			gen386_pipex_var = !gen386_pipex_var;
			gen491_cyclix_var = gen386_pipex_var;
			if (gen491_cyclix_var) {
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.alu_OF;
			}
		}
		switch (genpstage_EXEC_TRX_LOCAL) {
			case 0:
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.immediate;
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				break;
			case 1:
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.alu_result;
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				break;
			case 2:
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.alu_CF;
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				break;
			case 3:
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.alu_OF;
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				break;
			case 4:
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.nextinstr_addr;
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				break;
			case 6:
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.csr_rdata;
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				break;
		}
		// Processing of next pstage busyness
		gen492_cyclix_var = ~genpstage_MEM_genctrl_rdy;
		gen493_cyclix_var = gen492_cyclix_var;
		if (gen493_cyclix_var) {
			gen494_cyclix_var = genpstage_EXEC_genctrl_active;
			if (gen494_cyclix_var) {
				genpstage_EXEC_genctrl_stalled_glbl = ap_uint<32>(1);
			}
			genpstage_EXEC_genctrl_active = ap_uint<32>(0);
		}
		// pctrl_finish and pctrl_succ formation
		gen495_cyclix_var = genpstage_EXEC_genctrl_stalled_glbl;
		if (gen495_cyclix_var) {
			genpstage_EXEC_genctrl_finish = ap_uint<32>(0);
			genpstage_EXEC_genctrl_succ = ap_uint<32>(0);
		}
		gen496_cyclix_var = ap_uint<1>(0);
		gen496_cyclix_var = (gen496_cyclix_var || gen495_cyclix_var);
		gen496_cyclix_var = !gen496_cyclix_var;
		if (gen496_cyclix_var) {
			genpstage_EXEC_genctrl_finish = genpstage_EXEC_genctrl_occupied;
			genpstage_EXEC_genctrl_succ = genpstage_EXEC_genctrl_active;
		}
		// credit counter processing
		// asserting succ signals
		// processing context in case transaction is ready to propagate
		gen497_cyclix_var = genpstage_EXEC_genctrl_finish;
		if (gen497_cyclix_var) {
			// programming next stage in case transaction is able to propagate
			gen498_cyclix_var = genpstage_EXEC_genctrl_succ;
			if (gen498_cyclix_var) {
				gen499_cyclix_var = genpstage_MEM_genctrl_rdy;
				if (gen499_cyclix_var) {
					// propagating transaction context
					genpstage_MEM_push_trx = genpstage_EXEC_TRX_LOCAL.rd_req;
					genpstage_MEM_push_trx = genpstage_EXEC_TRX_LOCAL.rd_addr;
					genpstage_MEM_push_trx = genpstage_EXEC_TRX_LOCAL.rd_rdy;
					genpstage_MEM_push_trx = genpstage_EXEC_TRX_LOCAL.rd_wdata;
					genpstage_MEM_push_trx = genpstage_EXEC_TRX_LOCAL.curinstr_addr;
					genpstage_MEM_push_trx = genpstage_EXEC_TRX_LOCAL.immediate;
					genpstage_MEM_push_trx = genpstage_EXEC_TRX_LOCAL.jump_src;
					genpstage_MEM_push_trx = genpstage_EXEC_TRX_LOCAL.alu_result;
					genpstage_MEM_push_trx = genpstage_EXEC_TRX_LOCAL.jump_req_cond;
					genpstage_MEM_push_trx = genpstage_EXEC_TRX_LOCAL.funct3;
					genpstage_MEM_push_trx = genpstage_EXEC_TRX_LOCAL.alu_ZF;
					genpstage_MEM_push_trx = genpstage_EXEC_TRX_LOCAL.alu_CF;
					genpstage_MEM_push_trx = genpstage_EXEC_TRX_LOCAL.rs2_rdata;
					genpstage_MEM_push_trx = genpstage_EXEC_TRX_LOCAL.jump_req;
					genpstage_MEM_push_trx = genpstage_EXEC_TRX_LOCAL.mem_req;
					genpstage_MEM_push_trx = genpstage_EXEC_TRX_LOCAL.mem_be;
					genpstage_MEM_push_trx = genpstage_EXEC_TRX_LOCAL.mem_cmd;
					genpstage_MEM_push_trx = genpstage_EXEC_TRX_LOCAL.load_signext;
					genpstage_MEM_push_trx = genpstage_EXEC_TRX_LOCAL.rd_source;
					genpstage_MEM_push_trx = genpstage_EXEC_TRX_LOCAL.ext_coproc_req;
					genpstage_MEM_push_trx = genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_coproc_M_if.if_id;
					genpstage_MEM_push_trx = genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_coproc_M_if.resp_done;
					genpstage_MEM_push_trx = genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_coproc_M_if.rdata;
					genpstage_MEM_push_trx = genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_coproc_M_if.rdreq_pending;
					genpstage_MEM_push_trx = genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_coproc_M_if.tid;
					genpstage_MEM_TRX_PUSHED = genpstage_MEM_push_trx;
					genpstage_MEM_TRX_BUF = genpstage_MEM_push_trx;
					genpstage_MEM_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(1);
					genpstage_MEM_TRX_BUF_COUNTER_FULL = ap_uint<32>(1);
					genpstage_MEM_TRX_BUF_COUNTER = (genpstage_MEM_TRX_BUF_COUNTER + ap_uint<32>(1));
				}
			}
			genpstage_EXEC_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_EXEC_TRX_BUF = '{default:ap_uint<32>(0)};
			genpstage_EXEC_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
			genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
			genpstage_EXEC_TRX_BUF_COUNTER = (genpstage_EXEC_TRX_BUF_COUNTER - ap_uint<32>(1));
		}
		gen500_cyclix_var = ~genpstage_EXEC_TRX_BUF_COUNTER_FULL;
		genpstage_EXEC_genctrl_rdy = gen500_cyclix_var;
		genpstage_EXEC_genctrl_working = (genpstage_EXEC_genctrl_succ | genpstage_EXEC_genctrl_stalled_glbl);
		// #### Stage processing: IDECODE ####
		genpstage_IDECODE_genctrl_succ = ap_uint<32>(0);
		genpstage_IDECODE_genctrl_working = ap_uint<32>(0);
		gen501_cyclix_var = genpstage_IDECODE_genctrl_stalled_glbl;
		if (gen501_cyclix_var) {
			genpstage_IDECODE_genctrl_new = ap_uint<32>(0);
			genpstage_IDECODE_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_IDECODE_genctrl_active = ap_uint<32>(1);
		}
		gen502_cyclix_var = ap_uint<1>(0);
		gen502_cyclix_var = (gen502_cyclix_var || gen501_cyclix_var);
		gen502_cyclix_var = !gen502_cyclix_var;
		if (gen502_cyclix_var) {
			genpstage_IDECODE_genctrl_active = genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY;
			genpstage_IDECODE_genctrl_new = genpstage_IDECODE_genctrl_active;
		}
		genpstage_IDECODE_genctrl_occupied = genpstage_IDECODE_genctrl_active;
		genpstage_IDECODE_genctrl_finish = ap_uint<32>(0);
		genpstage_IDECODE_genpctrl_flushreq = ap_uint<32>(0);
		genpstage_IDECODE_genpctrl_flushreq = (genpstage_IDECODE_genpctrl_flushreq | genpstage_EXEC_genpctrl_flushreq);
		gen503_cyclix_var = genpstage_IDECODE_genctrl_occupied;
		if (gen503_cyclix_var) {
			// Initializing new newaccums descriptors ####
			gen504_cyclix_var = genpstage_IDECODE_genctrl_new;
			if (gen504_cyclix_var) {
				genpstage_IDECODE_TRX_BUF = ap_uint<32>(0);
				genpstage_IDECODE_TRX_BUF = ap_uint<32>(0);
			}
			// Fetching locals from src_glbls
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_BUF[0].rs1_rdata;
			genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_BUF[0].rs2_rdata;
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_BUF[0].curinstr_addr;
			genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_BUF[0].nextinstr_addr;
			// Acquiring mcopipe rdata
			gen505_cyclix_var = genpstage_IDECODE_TRX_BUF[0].genmcopipe_handle_instr_mem.rdreq_pending;
			if (gen505_cyclix_var) {
				gen506_cyclix_var = (genpstage_IDECODE_TRX_BUF[0].genmcopipe_handle_instr_mem.if_id == ap_uint<1>(0));
				gen507_cyclix_var = gen506_cyclix_var;
				if (gen507_cyclix_var) {
					gen508_cyclix_var = (genpstage_IDECODE_TRX_BUF[0].genmcopipe_handle_instr_mem.tid == genmcopipe_instr_mem_rd_ptr);
					gen509_cyclix_var = gen508_cyclix_var;
					if (gen509_cyclix_var) {
						gen510_cyclix_var = genmcopipe_instr_mem_resp.read_nb(gen447_pipex_mcopipe_rdata);
						gen511_cyclix_var = gen510_cyclix_var;
						if (gen511_cyclix_var) {
							genpstage_IDECODE_TRX_BUF = ap_uint<32>(0);
							genpstage_IDECODE_TRX_BUF = ap_uint<32>(1);
							genpstage_IDECODE_TRX_BUF = gen447_pipex_mcopipe_rdata;
							genmcopipe_instr_mem_rd_done = ap_uint<32>(1);
						}
					}
				}
			}
			// Pipeline flush processing
			gen512_cyclix_var = genpstage_IDECODE_genpctrl_flushreq;
			if (gen512_cyclix_var) {
				genpstage_IDECODE_genctrl_active = ap_uint<32>(0);
			}
		}
		// Saving succ targets
		// Generating payload
		gen227_pipex_var = genpsticky_glbl_jump_req_cmd;
		gen513_cyclix_var = gen227_pipex_var;
		if (gen513_cyclix_var) {
			genpstage_IDECODE_genctrl_active = ap_uint<32>(0);
		}
		gen514_cyclix_var = genpstage_IDECODE_TRX_BUF[0].genmcopipe_handle_instr_mem.resp_done;
		if (gen514_cyclix_var) {
			genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_BUF[0].genmcopipe_handle_instr_mem.rdata;
		}
		gen228_pipex_var = genpstage_IDECODE_TRX_BUF[0].genmcopipe_handle_instr_mem.resp_done;
		gen229_pipex_var = ~gen228_pipex_var;
		gen230_pipex_var = gen229_pipex_var;
		gen515_cyclix_var = gen230_pipex_var;
		if (gen515_cyclix_var) {
			gen516_cyclix_var = genpstage_IDECODE_genctrl_active;
			if (gen516_cyclix_var) {
				genpstage_IDECODE_genctrl_stalled_glbl = ap_uint<32>(1);
			}
			genpstage_IDECODE_genctrl_active = ap_uint<32>(0);
		}
		genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.instr_code[6:0];
		genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
		genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.instr_code[19:15];
		genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.instr_code[24:20];
		genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.instr_code[11:7];
		genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.instr_code[14:12];
		genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.instr_code[31:25];
		genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.instr_code[24:20];
		genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.instr_code[27:24];
		genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.instr_code[23:20];
		genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.instr_code[31:20];
		genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.instr_code[19:15];
		gen231_pipex_var = genpstage_IDECODE_TRX_LOCAL.instr_code[31:20];
		gen232_pipex_var = gen231_pipex_var[31];
		gen233_pipex_var = gen232_pipex_var.concat((ap_uint<31>)gen232_pipex_var.concat((ap_uint<30>)gen232_pipex_var.concat((ap_uint<29>)gen232_pipex_var.concat((ap_uint<28>)gen232_pipex_var.concat((ap_uint<27>)gen232_pipex_var.concat((ap_uint<26>)gen232_pipex_var.concat((ap_uint<25>)gen232_pipex_var.concat((ap_uint<24>)gen232_pipex_var.concat((ap_uint<23>)gen232_pipex_var.concat((ap_uint<22>)gen232_pipex_var.concat((ap_uint<21>)gen232_pipex_var.concat((ap_uint<20>)gen232_pipex_var.concat((ap_uint<19>)gen232_pipex_var.concat((ap_uint<18>)gen232_pipex_var.concat((ap_uint<17>)gen232_pipex_var.concat((ap_uint<16>)gen232_pipex_var.concat((ap_uint<15>)gen232_pipex_var.concat((ap_uint<14>)gen232_pipex_var.concat((ap_uint<13>)gen232_pipex_var.concat((ap_uint<12>)genpstage_IDECODE_TRX_LOCAL.instr_code[31:20]))))))))))))))))))));
		genpstage_IDECODE_TRX_LOCAL = gen233_pipex_var;
		gen234_pipex_var = genpstage_IDECODE_TRX_LOCAL.instr_code[31:25].concat((ap_uint<5>)genpstage_IDECODE_TRX_LOCAL.instr_code[11:7]);
		gen235_pipex_var = gen234_pipex_var[11];
		gen236_pipex_var = gen235_pipex_var.concat((ap_uint<31>)gen235_pipex_var.concat((ap_uint<30>)gen235_pipex_var.concat((ap_uint<29>)gen235_pipex_var.concat((ap_uint<28>)gen235_pipex_var.concat((ap_uint<27>)gen235_pipex_var.concat((ap_uint<26>)gen235_pipex_var.concat((ap_uint<25>)gen235_pipex_var.concat((ap_uint<24>)gen235_pipex_var.concat((ap_uint<23>)gen235_pipex_var.concat((ap_uint<22>)gen235_pipex_var.concat((ap_uint<21>)gen235_pipex_var.concat((ap_uint<20>)gen235_pipex_var.concat((ap_uint<19>)gen235_pipex_var.concat((ap_uint<18>)gen235_pipex_var.concat((ap_uint<17>)gen235_pipex_var.concat((ap_uint<16>)gen235_pipex_var.concat((ap_uint<15>)gen235_pipex_var.concat((ap_uint<14>)gen235_pipex_var.concat((ap_uint<13>)gen235_pipex_var.concat((ap_uint<12>)gen234_pipex_var))))))))))))))))))));
		genpstage_IDECODE_TRX_LOCAL = gen236_pipex_var;
		gen237_pipex_var = genpstage_IDECODE_TRX_LOCAL.instr_code[31].concat((ap_uint<12>)genpstage_IDECODE_TRX_LOCAL.instr_code[7].concat((ap_uint<11>)genpstage_IDECODE_TRX_LOCAL.instr_code[30:25].concat((ap_uint<5>)genpstage_IDECODE_TRX_LOCAL.instr_code[11:8].concat((ap_uint<1>)ap_uint<1>(0)))));
		gen238_pipex_var = gen237_pipex_var[12];
		gen239_pipex_var = gen238_pipex_var.concat((ap_uint<31>)gen238_pipex_var.concat((ap_uint<30>)gen238_pipex_var.concat((ap_uint<29>)gen238_pipex_var.concat((ap_uint<28>)gen238_pipex_var.concat((ap_uint<27>)gen238_pipex_var.concat((ap_uint<26>)gen238_pipex_var.concat((ap_uint<25>)gen238_pipex_var.concat((ap_uint<24>)gen238_pipex_var.concat((ap_uint<23>)gen238_pipex_var.concat((ap_uint<22>)gen238_pipex_var.concat((ap_uint<21>)gen238_pipex_var.concat((ap_uint<20>)gen238_pipex_var.concat((ap_uint<19>)gen238_pipex_var.concat((ap_uint<18>)gen238_pipex_var.concat((ap_uint<17>)gen238_pipex_var.concat((ap_uint<16>)gen238_pipex_var.concat((ap_uint<15>)gen238_pipex_var.concat((ap_uint<14>)gen238_pipex_var.concat((ap_uint<13>)gen237_pipex_var)))))))))))))))))));
		genpstage_IDECODE_TRX_LOCAL = gen239_pipex_var;
		gen240_pipex_var = genpstage_IDECODE_TRX_LOCAL.instr_code[31:12].concat((ap_uint<12>)ap_uint<12>(0));
		genpstage_IDECODE_TRX_LOCAL = gen240_pipex_var;
		gen241_pipex_var = genpstage_IDECODE_TRX_LOCAL.instr_code[31].concat((ap_uint<20>)genpstage_IDECODE_TRX_LOCAL.instr_code[19:12].concat((ap_uint<12>)genpstage_IDECODE_TRX_LOCAL.instr_code[20].concat((ap_uint<11>)genpstage_IDECODE_TRX_LOCAL.instr_code[30:21].concat((ap_uint<1>)ap_uint<1>(0)))));
		gen242_pipex_var = gen241_pipex_var[20];
		gen243_pipex_var = gen242_pipex_var.concat((ap_uint<31>)gen242_pipex_var.concat((ap_uint<30>)gen242_pipex_var.concat((ap_uint<29>)gen242_pipex_var.concat((ap_uint<28>)gen242_pipex_var.concat((ap_uint<27>)gen242_pipex_var.concat((ap_uint<26>)gen242_pipex_var.concat((ap_uint<25>)gen242_pipex_var.concat((ap_uint<24>)gen242_pipex_var.concat((ap_uint<23>)gen242_pipex_var.concat((ap_uint<22>)gen242_pipex_var.concat((ap_uint<21>)gen241_pipex_var)))))))))));
		genpstage_IDECODE_TRX_LOCAL = gen243_pipex_var;
		switch (genpstage_IDECODE_TRX_LOCAL) {
			case 55:
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
				genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.immediate_U;
				break;
			case 23:
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(2);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.immediate_U;
				break;
			case 111:
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(2);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(4);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.immediate_J;
				break;
			case 103:
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(4);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.immediate_I;
				break;
			case 99:
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.immediate_B;
				gen244_pipex_var = (genpstage_IDECODE_TRX_LOCAL.funct3 == ap_uint<32>(6));
				gen245_pipex_var = (genpstage_IDECODE_TRX_LOCAL.funct3 == ap_uint<32>(7));
				gen246_pipex_var = (gen244_pipex_var | gen245_pipex_var);
				gen247_pipex_var = gen246_pipex_var;
				gen517_cyclix_var = gen247_pipex_var;
				if (gen517_cyclix_var) {
					genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				}
				break;
			case 3:
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(5);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
				genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.immediate_I;
				break;
			case 35:
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.immediate_S;
				break;
			case 19:
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.immediate_I;
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				switch (genpstage_IDECODE_TRX_LOCAL) {
					case 0:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						break;
					case 1:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(4);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						gen248_pipex_var = ap_uint<27>(0).concat((ap_uint<5>)genpstage_IDECODE_TRX_LOCAL.instr_code[24:20]);
						genpstage_IDECODE_TRX_LOCAL = gen248_pipex_var;
						break;
					case 2:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(2);
						break;
					case 3:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(2);
						break;
					case 4:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(7);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						break;
					case 5:
						gen249_pipex_var = genpstage_IDECODE_TRX_LOCAL.instr_code[30];
						gen518_cyclix_var = gen249_pipex_var;
						if (gen518_cyclix_var) {
							genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(6);
						}
						gen250_pipex_var = ap_uint<1>(0);
						gen250_pipex_var = (gen250_pipex_var || gen249_pipex_var);
						gen250_pipex_var = !gen250_pipex_var;
						gen519_cyclix_var = gen250_pipex_var;
						if (gen519_cyclix_var) {
							genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(5);
						}
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						gen251_pipex_var = ap_uint<27>(0).concat((ap_uint<5>)genpstage_IDECODE_TRX_LOCAL.instr_code[24:20]);
						genpstage_IDECODE_TRX_LOCAL = gen251_pipex_var;
						break;
					case 6:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(3);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						break;
					case 7:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(2);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						break;
				}
				break;
			case 51:
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				switch (genpstage_IDECODE_TRX_LOCAL) {
					case 0:
						gen252_pipex_var = genpstage_IDECODE_TRX_LOCAL.instr_code[30];
						gen520_cyclix_var = gen252_pipex_var;
						if (gen520_cyclix_var) {
							genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						}
						gen253_pipex_var = ap_uint<1>(0);
						gen253_pipex_var = (gen253_pipex_var || gen252_pipex_var);
						gen253_pipex_var = !gen253_pipex_var;
						gen521_cyclix_var = gen253_pipex_var;
						if (gen521_cyclix_var) {
							genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
						}
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						break;
					case 1:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(4);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						break;
					case 2:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(2);
						break;
					case 3:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(2);
						break;
					case 4:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(7);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						break;
					case 5:
						gen254_pipex_var = genpstage_IDECODE_TRX_LOCAL.instr_code[30];
						gen522_cyclix_var = gen254_pipex_var;
						if (gen522_cyclix_var) {
							genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(6);
						}
						gen255_pipex_var = ap_uint<1>(0);
						gen255_pipex_var = (gen255_pipex_var || gen254_pipex_var);
						gen255_pipex_var = !gen255_pipex_var;
						gen523_cyclix_var = gen255_pipex_var;
						if (gen523_cyclix_var) {
							genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(5);
						}
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						break;
					case 6:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(3);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						break;
					case 7:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(2);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						break;
				}
				gen256_pipex_var = (genpstage_IDECODE_TRX_LOCAL.funct7 == ap_uint<32>(1));
				gen257_pipex_var = gen256_pipex_var;
				gen524_cyclix_var = gen257_pipex_var;
				if (gen524_cyclix_var) {
					genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
					genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
					genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(7);
				}
				break;
			case 15:
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				break;
			case 115:
				switch (genpstage_IDECODE_TRX_LOCAL) {
					case 0:
						gen258_pipex_var = genpstage_IDECODE_TRX_LOCAL.instr_code[20];
						gen525_cyclix_var = gen258_pipex_var;
						if (gen525_cyclix_var) {
							genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						}
						gen259_pipex_var = ap_uint<1>(0);
						gen259_pipex_var = (gen259_pipex_var || gen258_pipex_var);
						gen259_pipex_var = !gen259_pipex_var;
						gen526_cyclix_var = gen259_pipex_var;
						if (gen526_cyclix_var) {
							genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						}
						break;
					case 1:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(6);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(2);
						break;
					case 2:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(6);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(3);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(2);
						break;
					case 3:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(6);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(8);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(2);
						break;
					case 5:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(2);
						gen260_pipex_var = ap_uint<27>(0).concat((ap_uint<5>)genpstage_IDECODE_TRX_LOCAL.zimm);
						genpstage_IDECODE_TRX_LOCAL = gen260_pipex_var;
						break;
					case 6:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(6);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(8);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(2);
						gen261_pipex_var = ap_uint<27>(0).concat((ap_uint<5>)genpstage_IDECODE_TRX_LOCAL.zimm);
						genpstage_IDECODE_TRX_LOCAL = gen261_pipex_var;
						break;
					case 7:
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(6);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(8);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
						genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(2);
						gen262_pipex_var = ap_uint<27>(0).concat((ap_uint<5>)genpstage_IDECODE_TRX_LOCAL.zimm);
						genpstage_IDECODE_TRX_LOCAL = gen262_pipex_var;
						break;
				}
				break;
			case 11:
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
				genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(7);
				break;
		}
		gen263_pipex_var = genpstage_IDECODE_TRX_LOCAL.mem_req;
		gen527_cyclix_var = gen263_pipex_var;
		if (gen527_cyclix_var) {
			switch (genpstage_IDECODE_TRX_LOCAL) {
				case 0:
					genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
					genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
					break;
				case 1:
					genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(3);
					genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
					break;
				case 2:
					genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(15);
					break;
				case 4:
					genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
					break;
				case 5:
					genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(3);
					break;
			}
		}
		gen264_pipex_var = (genpstage_IDECODE_TRX_LOCAL.instr_code == ap_uint<32>(807403635));
		gen265_pipex_var = gen264_pipex_var;
		gen528_cyclix_var = gen265_pipex_var;
		if (gen528_cyclix_var) {
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(1);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_LOCAL = genpsticky_glbl_MRETADDR;
		}
		gen266_pipex_var = (genpstage_IDECODE_TRX_LOCAL.rd_addr == ap_uint<32>(0));
		gen267_pipex_var = gen266_pipex_var;
		gen529_cyclix_var = gen267_pipex_var;
		if (gen529_cyclix_var) {
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
		}
		gen268_pipex_var = gen200_cyclix_readPrev[1];
		gen268_pipex_var = gen200_cyclix_readPrev[2];
		gen268_pipex_var = gen200_cyclix_readPrev[3];
		gen268_pipex_var = gen200_cyclix_readPrev[4];
		gen268_pipex_var = gen200_cyclix_readPrev[5];
		gen268_pipex_var = gen200_cyclix_readPrev[6];
		gen268_pipex_var = gen200_cyclix_readPrev[7];
		gen268_pipex_var = gen200_cyclix_readPrev[8];
		gen268_pipex_var = gen200_cyclix_readPrev[9];
		gen268_pipex_var = gen200_cyclix_readPrev[10];
		gen268_pipex_var = gen200_cyclix_readPrev[11];
		gen268_pipex_var = gen200_cyclix_readPrev[12];
		gen268_pipex_var = gen200_cyclix_readPrev[13];
		gen268_pipex_var = gen200_cyclix_readPrev[14];
		gen268_pipex_var = gen200_cyclix_readPrev[15];
		gen268_pipex_var = gen200_cyclix_readPrev[16];
		gen268_pipex_var = gen200_cyclix_readPrev[17];
		gen268_pipex_var = gen200_cyclix_readPrev[18];
		gen268_pipex_var = gen200_cyclix_readPrev[19];
		gen268_pipex_var = gen200_cyclix_readPrev[20];
		gen268_pipex_var = gen200_cyclix_readPrev[21];
		gen268_pipex_var = gen200_cyclix_readPrev[22];
		gen268_pipex_var = gen200_cyclix_readPrev[23];
		gen268_pipex_var = gen200_cyclix_readPrev[24];
		gen268_pipex_var = gen200_cyclix_readPrev[25];
		gen268_pipex_var = gen200_cyclix_readPrev[26];
		gen268_pipex_var = gen200_cyclix_readPrev[27];
		gen268_pipex_var = gen200_cyclix_readPrev[28];
		gen268_pipex_var = gen200_cyclix_readPrev[29];
		gen268_pipex_var = gen200_cyclix_readPrev[30];
		gen268_pipex_var = gen200_cyclix_readPrev[31];
		genpstage_IDECODE_TRX_LOCAL = gen268_pipex_var[genpstage_IDECODE_TRX_LOCAL.rs1_addr];
		gen269_pipex_var = gen200_cyclix_readPrev[1];
		gen269_pipex_var = gen200_cyclix_readPrev[2];
		gen269_pipex_var = gen200_cyclix_readPrev[3];
		gen269_pipex_var = gen200_cyclix_readPrev[4];
		gen269_pipex_var = gen200_cyclix_readPrev[5];
		gen269_pipex_var = gen200_cyclix_readPrev[6];
		gen269_pipex_var = gen200_cyclix_readPrev[7];
		gen269_pipex_var = gen200_cyclix_readPrev[8];
		gen269_pipex_var = gen200_cyclix_readPrev[9];
		gen269_pipex_var = gen200_cyclix_readPrev[10];
		gen269_pipex_var = gen200_cyclix_readPrev[11];
		gen269_pipex_var = gen200_cyclix_readPrev[12];
		gen269_pipex_var = gen200_cyclix_readPrev[13];
		gen269_pipex_var = gen200_cyclix_readPrev[14];
		gen269_pipex_var = gen200_cyclix_readPrev[15];
		gen269_pipex_var = gen200_cyclix_readPrev[16];
		gen269_pipex_var = gen200_cyclix_readPrev[17];
		gen269_pipex_var = gen200_cyclix_readPrev[18];
		gen269_pipex_var = gen200_cyclix_readPrev[19];
		gen269_pipex_var = gen200_cyclix_readPrev[20];
		gen269_pipex_var = gen200_cyclix_readPrev[21];
		gen269_pipex_var = gen200_cyclix_readPrev[22];
		gen269_pipex_var = gen200_cyclix_readPrev[23];
		gen269_pipex_var = gen200_cyclix_readPrev[24];
		gen269_pipex_var = gen200_cyclix_readPrev[25];
		gen269_pipex_var = gen200_cyclix_readPrev[26];
		gen269_pipex_var = gen200_cyclix_readPrev[27];
		gen269_pipex_var = gen200_cyclix_readPrev[28];
		gen269_pipex_var = gen200_cyclix_readPrev[29];
		gen269_pipex_var = gen200_cyclix_readPrev[30];
		gen269_pipex_var = gen200_cyclix_readPrev[31];
		genpstage_IDECODE_TRX_LOCAL = gen269_pipex_var[genpstage_IDECODE_TRX_LOCAL.rs2_addr];
		gen270_pipex_var = (genpstage_IDECODE_TRX_LOCAL.rs1_addr == ap_uint<32>(0));
		gen271_pipex_var = gen270_pipex_var;
		gen531_cyclix_var = gen271_pipex_var;
		if (gen531_cyclix_var) {
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
		}
		gen272_pipex_var = (genpstage_IDECODE_TRX_LOCAL.rs2_addr == ap_uint<32>(0));
		gen273_pipex_var = gen272_pipex_var;
		gen532_cyclix_var = gen273_pipex_var;
		if (gen532_cyclix_var) {
			genpstage_IDECODE_TRX_LOCAL = ap_uint<32>(0);
		}
		gen274_pipex_var = genpstage_IDECODE_TRX_LOCAL.csrreq;
		gen533_cyclix_var = gen274_pipex_var;
		if (gen533_cyclix_var) {
			genpstage_IDECODE_TRX_LOCAL = genpsticky_glbl_CSR_MCAUSE;
		}
		gen275_pipex_var = genpstage_WB_genctrl_working;
		gen276_pipex_var = genpstage_WB_TRX_LOCAL.rd_req;
		gen277_pipex_var = (gen275_pipex_var & gen276_pipex_var);
		gen278_pipex_var = gen277_pipex_var;
		gen534_cyclix_var = gen278_pipex_var;
		if (gen534_cyclix_var) {
			gen279_pipex_var = genpstage_IDECODE_TRX_LOCAL.rs1_req;
			gen535_cyclix_var = gen279_pipex_var;
			if (gen535_cyclix_var) {
				gen280_pipex_var = genpstage_WB_TRX_LOCAL.rd_addr;
				gen281_pipex_var = (gen280_pipex_var == genpstage_IDECODE_TRX_LOCAL.rs1_addr);
				gen282_pipex_var = gen281_pipex_var;
				gen536_cyclix_var = gen282_pipex_var;
				if (gen536_cyclix_var) {
					gen283_pipex_var = genpstage_WB_TRX_LOCAL.rd_rdy;
					gen284_pipex_var = gen283_pipex_var;
					gen537_cyclix_var = gen284_pipex_var;
					if (gen537_cyclix_var) {
						gen285_pipex_var = genpstage_WB_TRX_LOCAL.rd_wdata;
						genpstage_IDECODE_TRX_LOCAL = gen285_pipex_var;
						gen538_cyclix_var = genpstage_IDECODE_genctrl_active;
						if (gen538_cyclix_var) {
							genpstage_IDECODE_TRX_BUF = gen285_pipex_var;
						}
					}
					gen286_pipex_var = ap_uint<1>(0);
					gen286_pipex_var = (gen286_pipex_var || gen284_pipex_var);
					gen286_pipex_var = !gen286_pipex_var;
					gen539_cyclix_var = gen286_pipex_var;
					if (gen539_cyclix_var) {
						gen540_cyclix_var = genpstage_IDECODE_genctrl_active;
						if (gen540_cyclix_var) {
							genpstage_IDECODE_genctrl_stalled_glbl = ap_uint<32>(1);
						}
						genpstage_IDECODE_genctrl_active = ap_uint<32>(0);
					}
				}
			}
			gen287_pipex_var = genpstage_IDECODE_TRX_LOCAL.rs2_req;
			gen541_cyclix_var = gen287_pipex_var;
			if (gen541_cyclix_var) {
				gen288_pipex_var = genpstage_WB_TRX_LOCAL.rd_addr;
				gen289_pipex_var = (gen288_pipex_var == genpstage_IDECODE_TRX_LOCAL.rs2_addr);
				gen290_pipex_var = gen289_pipex_var;
				gen542_cyclix_var = gen290_pipex_var;
				if (gen542_cyclix_var) {
					gen291_pipex_var = genpstage_WB_TRX_LOCAL.rd_rdy;
					gen292_pipex_var = gen291_pipex_var;
					gen543_cyclix_var = gen292_pipex_var;
					if (gen543_cyclix_var) {
						gen293_pipex_var = genpstage_WB_TRX_LOCAL.rd_wdata;
						genpstage_IDECODE_TRX_LOCAL = gen293_pipex_var;
						gen544_cyclix_var = genpstage_IDECODE_genctrl_active;
						if (gen544_cyclix_var) {
							genpstage_IDECODE_TRX_BUF = gen293_pipex_var;
						}
					}
					gen294_pipex_var = ap_uint<1>(0);
					gen294_pipex_var = (gen294_pipex_var || gen292_pipex_var);
					gen294_pipex_var = !gen294_pipex_var;
					gen545_cyclix_var = gen294_pipex_var;
					if (gen545_cyclix_var) {
						gen546_cyclix_var = genpstage_IDECODE_genctrl_active;
						if (gen546_cyclix_var) {
							genpstage_IDECODE_genctrl_stalled_glbl = ap_uint<32>(1);
						}
						genpstage_IDECODE_genctrl_active = ap_uint<32>(0);
					}
				}
			}
		}
		gen295_pipex_var = genpstage_MEM_genctrl_working;
		gen296_pipex_var = genpstage_MEM_TRX_LOCAL.rd_req;
		gen297_pipex_var = (gen295_pipex_var & gen296_pipex_var);
		gen298_pipex_var = gen297_pipex_var;
		gen547_cyclix_var = gen298_pipex_var;
		if (gen547_cyclix_var) {
			gen299_pipex_var = genpstage_IDECODE_TRX_LOCAL.rs1_req;
			gen548_cyclix_var = gen299_pipex_var;
			if (gen548_cyclix_var) {
				gen300_pipex_var = genpstage_MEM_TRX_LOCAL.rd_addr;
				gen301_pipex_var = (gen300_pipex_var == genpstage_IDECODE_TRX_LOCAL.rs1_addr);
				gen302_pipex_var = gen301_pipex_var;
				gen549_cyclix_var = gen302_pipex_var;
				if (gen549_cyclix_var) {
					gen303_pipex_var = genpstage_MEM_TRX_LOCAL.rd_rdy;
					gen304_pipex_var = gen303_pipex_var;
					gen550_cyclix_var = gen304_pipex_var;
					if (gen550_cyclix_var) {
						gen305_pipex_var = genpstage_MEM_TRX_LOCAL.rd_wdata;
						genpstage_IDECODE_TRX_LOCAL = gen305_pipex_var;
						gen551_cyclix_var = genpstage_IDECODE_genctrl_active;
						if (gen551_cyclix_var) {
							genpstage_IDECODE_TRX_BUF = gen305_pipex_var;
						}
					}
					gen306_pipex_var = ap_uint<1>(0);
					gen306_pipex_var = (gen306_pipex_var || gen304_pipex_var);
					gen306_pipex_var = !gen306_pipex_var;
					gen552_cyclix_var = gen306_pipex_var;
					if (gen552_cyclix_var) {
						gen553_cyclix_var = genpstage_IDECODE_genctrl_active;
						if (gen553_cyclix_var) {
							genpstage_IDECODE_genctrl_stalled_glbl = ap_uint<32>(1);
						}
						genpstage_IDECODE_genctrl_active = ap_uint<32>(0);
					}
				}
			}
			gen307_pipex_var = genpstage_IDECODE_TRX_LOCAL.rs2_req;
			gen554_cyclix_var = gen307_pipex_var;
			if (gen554_cyclix_var) {
				gen308_pipex_var = genpstage_MEM_TRX_LOCAL.rd_addr;
				gen309_pipex_var = (gen308_pipex_var == genpstage_IDECODE_TRX_LOCAL.rs2_addr);
				gen310_pipex_var = gen309_pipex_var;
				gen555_cyclix_var = gen310_pipex_var;
				if (gen555_cyclix_var) {
					gen311_pipex_var = genpstage_MEM_TRX_LOCAL.rd_rdy;
					gen312_pipex_var = gen311_pipex_var;
					gen556_cyclix_var = gen312_pipex_var;
					if (gen556_cyclix_var) {
						gen313_pipex_var = genpstage_MEM_TRX_LOCAL.rd_wdata;
						genpstage_IDECODE_TRX_LOCAL = gen313_pipex_var;
						gen557_cyclix_var = genpstage_IDECODE_genctrl_active;
						if (gen557_cyclix_var) {
							genpstage_IDECODE_TRX_BUF = gen313_pipex_var;
						}
					}
					gen314_pipex_var = ap_uint<1>(0);
					gen314_pipex_var = (gen314_pipex_var || gen312_pipex_var);
					gen314_pipex_var = !gen314_pipex_var;
					gen558_cyclix_var = gen314_pipex_var;
					if (gen558_cyclix_var) {
						gen559_cyclix_var = genpstage_IDECODE_genctrl_active;
						if (gen559_cyclix_var) {
							genpstage_IDECODE_genctrl_stalled_glbl = ap_uint<32>(1);
						}
						genpstage_IDECODE_genctrl_active = ap_uint<32>(0);
					}
				}
			}
		}
		gen315_pipex_var = genpstage_EXEC_genctrl_working;
		gen316_pipex_var = genpstage_EXEC_TRX_LOCAL.rd_req;
		gen317_pipex_var = (gen315_pipex_var & gen316_pipex_var);
		gen318_pipex_var = gen317_pipex_var;
		gen560_cyclix_var = gen318_pipex_var;
		if (gen560_cyclix_var) {
			gen319_pipex_var = genpstage_IDECODE_TRX_LOCAL.rs1_req;
			gen561_cyclix_var = gen319_pipex_var;
			if (gen561_cyclix_var) {
				gen320_pipex_var = genpstage_EXEC_TRX_LOCAL.rd_addr;
				gen321_pipex_var = (gen320_pipex_var == genpstage_IDECODE_TRX_LOCAL.rs1_addr);
				gen322_pipex_var = gen321_pipex_var;
				gen562_cyclix_var = gen322_pipex_var;
				if (gen562_cyclix_var) {
					gen323_pipex_var = genpstage_EXEC_TRX_LOCAL.rd_rdy;
					gen324_pipex_var = gen323_pipex_var;
					gen563_cyclix_var = gen324_pipex_var;
					if (gen563_cyclix_var) {
						gen325_pipex_var = genpstage_EXEC_TRX_LOCAL.rd_wdata;
						genpstage_IDECODE_TRX_LOCAL = gen325_pipex_var;
						gen564_cyclix_var = genpstage_IDECODE_genctrl_active;
						if (gen564_cyclix_var) {
							genpstage_IDECODE_TRX_BUF = gen325_pipex_var;
						}
					}
					gen326_pipex_var = ap_uint<1>(0);
					gen326_pipex_var = (gen326_pipex_var || gen324_pipex_var);
					gen326_pipex_var = !gen326_pipex_var;
					gen565_cyclix_var = gen326_pipex_var;
					if (gen565_cyclix_var) {
						gen566_cyclix_var = genpstage_IDECODE_genctrl_active;
						if (gen566_cyclix_var) {
							genpstage_IDECODE_genctrl_stalled_glbl = ap_uint<32>(1);
						}
						genpstage_IDECODE_genctrl_active = ap_uint<32>(0);
					}
				}
			}
			gen327_pipex_var = genpstage_IDECODE_TRX_LOCAL.rs2_req;
			gen567_cyclix_var = gen327_pipex_var;
			if (gen567_cyclix_var) {
				gen328_pipex_var = genpstage_EXEC_TRX_LOCAL.rd_addr;
				gen329_pipex_var = (gen328_pipex_var == genpstage_IDECODE_TRX_LOCAL.rs2_addr);
				gen330_pipex_var = gen329_pipex_var;
				gen568_cyclix_var = gen330_pipex_var;
				if (gen568_cyclix_var) {
					gen331_pipex_var = genpstage_EXEC_TRX_LOCAL.rd_rdy;
					gen332_pipex_var = gen331_pipex_var;
					gen569_cyclix_var = gen332_pipex_var;
					if (gen569_cyclix_var) {
						gen333_pipex_var = genpstage_EXEC_TRX_LOCAL.rd_wdata;
						genpstage_IDECODE_TRX_LOCAL = gen333_pipex_var;
						gen570_cyclix_var = genpstage_IDECODE_genctrl_active;
						if (gen570_cyclix_var) {
							genpstage_IDECODE_TRX_BUF = gen333_pipex_var;
						}
					}
					gen334_pipex_var = ap_uint<1>(0);
					gen334_pipex_var = (gen334_pipex_var || gen332_pipex_var);
					gen334_pipex_var = !gen334_pipex_var;
					gen571_cyclix_var = gen334_pipex_var;
					if (gen571_cyclix_var) {
						gen572_cyclix_var = genpstage_IDECODE_genctrl_active;
						if (gen572_cyclix_var) {
							genpstage_IDECODE_genctrl_stalled_glbl = ap_uint<32>(1);
						}
						genpstage_IDECODE_genctrl_active = ap_uint<32>(0);
					}
				}
			}
		}
		genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.rs1_rdata;
		switch (genpstage_IDECODE_TRX_LOCAL) {
			case 1:
				genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.immediate;
				break;
			case 2:
				genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.curinstr_addr;
				break;
		}
		genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.rs2_rdata;
		switch (genpstage_IDECODE_TRX_LOCAL) {
			case 1:
				genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.immediate;
				break;
			case 2:
				genpstage_IDECODE_TRX_LOCAL = genpstage_IDECODE_TRX_LOCAL.csr_rdata;
				break;
		}
		gen335_pipex_var = genpstage_IDECODE_TRX_LOCAL.alu_unsigned;
		gen573_cyclix_var = gen335_pipex_var;
		if (gen573_cyclix_var) {
			gen336_pipex_var = ap_uint<1>(0).concat((ap_uint<32>)genpstage_IDECODE_TRX_LOCAL.alu_op1);
			genpstage_IDECODE_TRX_LOCAL = gen336_pipex_var;
			gen337_pipex_var = ap_uint<1>(0).concat((ap_uint<32>)genpstage_IDECODE_TRX_LOCAL.alu_op2);
			genpstage_IDECODE_TRX_LOCAL = gen337_pipex_var;
		}
		gen338_pipex_var = ap_uint<1>(0);
		gen338_pipex_var = (gen338_pipex_var || gen335_pipex_var);
		gen338_pipex_var = !gen338_pipex_var;
		gen574_cyclix_var = gen338_pipex_var;
		if (gen574_cyclix_var) {
			gen339_pipex_var = genpstage_IDECODE_TRX_LOCAL[31];
			gen340_pipex_var = gen339_pipex_var.concat((ap_uint<32>)genpstage_IDECODE_TRX_LOCAL.alu_op1);
			genpstage_IDECODE_TRX_LOCAL = gen340_pipex_var;
			gen341_pipex_var = genpstage_IDECODE_TRX_LOCAL[31];
			gen342_pipex_var = gen341_pipex_var.concat((ap_uint<32>)genpstage_IDECODE_TRX_LOCAL.alu_op2);
			genpstage_IDECODE_TRX_LOCAL = gen342_pipex_var;
		}
		// Processing of next pstage busyness
		gen575_cyclix_var = ~genpstage_EXEC_genctrl_rdy;
		gen576_cyclix_var = gen575_cyclix_var;
		if (gen576_cyclix_var) {
			gen577_cyclix_var = genpstage_IDECODE_genctrl_active;
			if (gen577_cyclix_var) {
				genpstage_IDECODE_genctrl_stalled_glbl = ap_uint<32>(1);
			}
			genpstage_IDECODE_genctrl_active = ap_uint<32>(0);
		}
		// pctrl_finish and pctrl_succ formation
		gen578_cyclix_var = genpstage_IDECODE_genctrl_stalled_glbl;
		if (gen578_cyclix_var) {
			genpstage_IDECODE_genctrl_finish = ap_uint<32>(0);
			genpstage_IDECODE_genctrl_succ = ap_uint<32>(0);
		}
		gen579_cyclix_var = ap_uint<1>(0);
		gen579_cyclix_var = (gen579_cyclix_var || gen578_cyclix_var);
		gen579_cyclix_var = !gen579_cyclix_var;
		if (gen579_cyclix_var) {
			genpstage_IDECODE_genctrl_finish = genpstage_IDECODE_genctrl_occupied;
			genpstage_IDECODE_genctrl_succ = genpstage_IDECODE_genctrl_active;
		}
		// credit counter processing
		// asserting succ signals
		// processing context in case transaction is ready to propagate
		gen580_cyclix_var = genpstage_IDECODE_genctrl_finish;
		if (gen580_cyclix_var) {
			// programming next stage in case transaction is able to propagate
			gen581_cyclix_var = genpstage_IDECODE_genctrl_succ;
			if (gen581_cyclix_var) {
				gen582_cyclix_var = genpstage_EXEC_genctrl_rdy;
				if (gen582_cyclix_var) {
					// propagating transaction context
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.rd_req;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.rd_addr;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.curinstr_addr;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.mret_req;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.instr_code;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.alu_op1;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.alu_op2;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.m_ext_req;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.custom0_ext_req;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.alu_op1_wide;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.alu_req;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.alu_opcode;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.alu_op2_wide;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.alu_unsigned;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.rd_source;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.immediate;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.nextinstr_addr;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.csr_rdata;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.jump_src;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.jump_req_cond;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.funct3;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.rs2_rdata;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.jump_req;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.mem_req;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.mem_be;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.mem_cmd;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.load_signext;
					genpstage_EXEC_push_trx = genpstage_IDECODE_TRX_LOCAL.ext_coproc_req;
					genpstage_EXEC_TRX_PUSHED = genpstage_EXEC_push_trx;
					genpstage_EXEC_TRX_BUF = genpstage_EXEC_push_trx;
					genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(1);
					genpstage_EXEC_TRX_BUF_COUNTER_FULL = ap_uint<32>(1);
					genpstage_EXEC_TRX_BUF_COUNTER = (genpstage_EXEC_TRX_BUF_COUNTER + ap_uint<32>(1));
				}
			}
			genpstage_IDECODE_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_IDECODE_TRX_BUF = '{default:ap_uint<32>(0)};
			genpstage_IDECODE_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
			genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
			genpstage_IDECODE_TRX_BUF_COUNTER = (genpstage_IDECODE_TRX_BUF_COUNTER - ap_uint<32>(1));
		}
		gen583_cyclix_var = ~genpstage_IDECODE_TRX_BUF_COUNTER_FULL;
		genpstage_IDECODE_genctrl_rdy = gen583_cyclix_var;
		genpstage_IDECODE_genctrl_working = (genpstage_IDECODE_genctrl_succ | genpstage_IDECODE_genctrl_stalled_glbl);
		// #### Stage processing: IFETCH ####
		genpstage_IFETCH_genctrl_succ = ap_uint<32>(0);
		genpstage_IFETCH_genctrl_working = ap_uint<32>(0);
		gen584_cyclix_var = genpstage_IFETCH_genctrl_stalled_glbl;
		if (gen584_cyclix_var) {
			genpstage_IFETCH_genctrl_new = ap_uint<32>(0);
			genpstage_IFETCH_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_IFETCH_genctrl_active = ap_uint<32>(1);
		}
		gen585_cyclix_var = ap_uint<1>(0);
		gen585_cyclix_var = (gen585_cyclix_var || gen584_cyclix_var);
		gen585_cyclix_var = !gen585_cyclix_var;
		if (gen585_cyclix_var) {
			genpstage_IFETCH_genctrl_active = genpstage_IFETCH_TRX_BUF_COUNTER_NEMPTY;
			genpstage_IFETCH_genctrl_new = genpstage_IFETCH_genctrl_active;
		}
		genpstage_IFETCH_genctrl_occupied = genpstage_IFETCH_genctrl_active;
		genpstage_IFETCH_genctrl_finish = ap_uint<32>(0);
		genpstage_IFETCH_genpctrl_flushreq = ap_uint<32>(0);
		genpstage_IFETCH_genpctrl_flushreq = (genpstage_IFETCH_genpctrl_flushreq | genpstage_IDECODE_genpctrl_flushreq);
		gen586_cyclix_var = genpstage_IFETCH_genctrl_occupied;
		if (gen586_cyclix_var) {
			// Initializing new newaccums descriptors ####
			// Fetching locals from src_glbls
			genpstage_IFETCH_TRX_LOCAL = '{default:ap_uint<32>(0)};
			genpstage_IFETCH_TRX_LOCAL = genpstage_IFETCH_TRX_BUF[0].instr_req_done;
			genpstage_IFETCH_TRX_LOCAL = genpstage_IFETCH_TRX_BUF[0].curinstr_addr;
			genpstage_IFETCH_TRX_LOCAL = genpstage_IFETCH_TRX_BUF[0].nextinstr_addr;
			// Acquiring mcopipe rdata
			gen587_cyclix_var = genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.rdreq_pending;
			if (gen587_cyclix_var) {
				gen588_cyclix_var = (genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.if_id == ap_uint<1>(0));
				gen589_cyclix_var = gen588_cyclix_var;
				if (gen589_cyclix_var) {
					gen590_cyclix_var = (genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.tid == genmcopipe_instr_mem_rd_ptr);
					gen591_cyclix_var = gen590_cyclix_var;
					if (gen591_cyclix_var) {
						gen592_cyclix_var = genmcopipe_instr_mem_resp.read_nb(gen448_pipex_mcopipe_rdata);
						gen593_cyclix_var = gen592_cyclix_var;
						if (gen593_cyclix_var) {
							genpstage_IFETCH_TRX_BUF = ap_uint<32>(0);
							genpstage_IFETCH_TRX_BUF = ap_uint<32>(1);
							genpstage_IFETCH_TRX_BUF = gen448_pipex_mcopipe_rdata;
							genmcopipe_instr_mem_rd_done = ap_uint<32>(1);
						}
					}
				}
			}
			// Pipeline flush processing
			gen594_cyclix_var = genpstage_IFETCH_genpctrl_flushreq;
			if (gen594_cyclix_var) {
				genpstage_IFETCH_genctrl_active = ap_uint<32>(0);
			}
		}
		// Saving succ targets
		// Generating payload
		gen221_pipex_var = genpsticky_glbl_jump_req_cmd;
		gen595_cyclix_var = gen221_pipex_var;
		if (gen595_cyclix_var) {
			genpstage_IFETCH_genctrl_active = ap_uint<32>(0);
		}
		genpstage_IFETCH_TRX_LOCAL = genpstage_IFETCH_TRX_LOCAL.curinstr_addr;
		genpstage_IFETCH_TRX_LOCAL = ap_uint<32>(15);
		genpstage_IFETCH_TRX_LOCAL = ap_uint<32>(0);
		gen222_pipex_var = ~genpstage_IFETCH_TRX_LOCAL.instr_req_done;
		gen223_pipex_var = gen222_pipex_var;
		gen596_cyclix_var = gen223_pipex_var;
		if (gen596_cyclix_var) {
			gen597_cyclix_var = genpstage_IFETCH_genctrl_active;
			if (gen597_cyclix_var) {
				gen598_cyclix_var = ~genmcopipe_instr_mem_full_flag;
				gen599_cyclix_var = gen598_cyclix_var;
				if (gen599_cyclix_var) {
					gen449_pipex_req_struct = ap_uint<1>(0);
					gen449_pipex_req_struct = genpstage_IFETCH_TRX_LOCAL.instr_busreq;
					gen600_cyclix_var = genmcopipe_instr_mem_req.write_nb(gen449_pipex_req_struct);
					gen601_cyclix_var = gen600_cyclix_var;
					if (gen601_cyclix_var) {
						gen224_pipex_var = ap_uint<32>(1);
						gen602_cyclix_var = !ap_uint<1>(0);
						genpstage_IFETCH_TRX_BUF = gen602_cyclix_var;
						genpstage_IFETCH_TRX_BUF = genmcopipe_instr_mem_wr_ptr;
						genpstage_IFETCH_TRX_BUF = ap_uint<1>(0);
						gen603_cyclix_var = genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.rdreq_pending;
						if (gen603_cyclix_var) {
							genmcopipe_instr_mem_wr_done = ap_uint<32>(1);
						}
					}
				}
			}
			genpstage_IFETCH_TRX_LOCAL = gen224_pipex_var;
			gen604_cyclix_var = genpstage_IFETCH_genctrl_active;
			if (gen604_cyclix_var) {
				genpstage_IFETCH_TRX_BUF = gen224_pipex_var;
			}
		}
		gen225_pipex_var = ~genpstage_IFETCH_TRX_LOCAL.instr_req_done;
		gen226_pipex_var = gen225_pipex_var;
		gen605_cyclix_var = gen226_pipex_var;
		if (gen605_cyclix_var) {
			gen606_cyclix_var = genpstage_IFETCH_genctrl_active;
			if (gen606_cyclix_var) {
				genpstage_IFETCH_genctrl_stalled_glbl = ap_uint<32>(1);
			}
			genpstage_IFETCH_genctrl_active = ap_uint<32>(0);
		}
		// Processing of next pstage busyness
		gen607_cyclix_var = ~genpstage_IDECODE_genctrl_rdy;
		gen608_cyclix_var = gen607_cyclix_var;
		if (gen608_cyclix_var) {
			gen609_cyclix_var = genpstage_IFETCH_genctrl_active;
			if (gen609_cyclix_var) {
				genpstage_IFETCH_genctrl_stalled_glbl = ap_uint<32>(1);
			}
			genpstage_IFETCH_genctrl_active = ap_uint<32>(0);
		}
		// pctrl_finish and pctrl_succ formation
		gen610_cyclix_var = genpstage_IFETCH_genctrl_stalled_glbl;
		if (gen610_cyclix_var) {
			genpstage_IFETCH_genctrl_finish = ap_uint<32>(0);
			genpstage_IFETCH_genctrl_succ = ap_uint<32>(0);
		}
		gen611_cyclix_var = ap_uint<1>(0);
		gen611_cyclix_var = (gen611_cyclix_var || gen610_cyclix_var);
		gen611_cyclix_var = !gen611_cyclix_var;
		if (gen611_cyclix_var) {
			genpstage_IFETCH_genctrl_finish = genpstage_IFETCH_genctrl_occupied;
			genpstage_IFETCH_genctrl_succ = genpstage_IFETCH_genctrl_active;
		}
		// credit counter processing
		// asserting succ signals
		// processing context in case transaction is ready to propagate
		gen612_cyclix_var = genpstage_IFETCH_genctrl_finish;
		if (gen612_cyclix_var) {
			// programming next stage in case transaction is able to propagate
			gen613_cyclix_var = genpstage_IFETCH_genctrl_succ;
			if (gen613_cyclix_var) {
				gen614_cyclix_var = genpstage_IDECODE_genctrl_rdy;
				if (gen614_cyclix_var) {
					// propagating transaction context
					genpstage_IDECODE_push_trx = genpstage_IFETCH_TRX_LOCAL.curinstr_addr;
					genpstage_IDECODE_push_trx = genpstage_IFETCH_TRX_LOCAL.nextinstr_addr;
					genpstage_IDECODE_push_trx = genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.if_id;
					genpstage_IDECODE_push_trx = genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.resp_done;
					genpstage_IDECODE_push_trx = genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.rdata;
					genpstage_IDECODE_push_trx = genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.rdreq_pending;
					genpstage_IDECODE_push_trx = genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.tid;
					genpstage_IDECODE_TRX_PUSHED = genpstage_IDECODE_push_trx;
					genpstage_IDECODE_TRX_BUF = genpstage_IDECODE_push_trx;
					genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(1);
					genpstage_IDECODE_TRX_BUF_COUNTER_FULL = ap_uint<32>(1);
					genpstage_IDECODE_TRX_BUF_COUNTER = (genpstage_IDECODE_TRX_BUF_COUNTER + ap_uint<32>(1));
				}
			}
			genpstage_IFETCH_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_IFETCH_TRX_BUF = '{default:ap_uint<32>(0)};
			genpstage_IFETCH_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
			genpstage_IFETCH_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
			genpstage_IFETCH_TRX_BUF_COUNTER = (genpstage_IFETCH_TRX_BUF_COUNTER - ap_uint<32>(1));
		}
		gen615_cyclix_var = ~genpstage_IFETCH_TRX_BUF_COUNTER_FULL;
		genpstage_IFETCH_genctrl_rdy = gen615_cyclix_var;
		genpstage_IFETCH_genctrl_working = (genpstage_IFETCH_genctrl_succ | genpstage_IFETCH_genctrl_stalled_glbl);
		// #### Stage processing: IADDR ####
		genpstage_IADDR_genctrl_succ = ap_uint<32>(0);
		genpstage_IADDR_genctrl_working = ap_uint<32>(0);
		gen616_cyclix_var = genpstage_IADDR_genctrl_stalled_glbl;
		if (gen616_cyclix_var) {
			genpstage_IADDR_genctrl_new = ap_uint<32>(0);
			genpstage_IADDR_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_IADDR_genctrl_active = ap_uint<32>(1);
		}
		gen617_cyclix_var = ap_uint<1>(0);
		gen617_cyclix_var = (gen617_cyclix_var || gen616_cyclix_var);
		gen617_cyclix_var = !gen617_cyclix_var;
		if (gen617_cyclix_var) {
			genpstage_IADDR_genctrl_active = ap_uint<32>(1);
			genpstage_IADDR_genctrl_new = genpstage_IADDR_genctrl_active;
		}
		genpstage_IADDR_genctrl_occupied = genpstage_IADDR_genctrl_active;
		genpstage_IADDR_genctrl_finish = ap_uint<32>(0);
		genpstage_IADDR_genpctrl_flushreq = ap_uint<32>(0);
		genpstage_IADDR_genpctrl_flushreq = (genpstage_IADDR_genpctrl_flushreq | genpstage_IFETCH_genpctrl_flushreq);
		gen618_cyclix_var = genpstage_IADDR_genctrl_occupied;
		if (gen618_cyclix_var) {
			// Initializing new newaccums descriptors ####
			gen619_cyclix_var = genpstage_IADDR_genctrl_new;
			if (gen619_cyclix_var) {
				genpstage_IADDR_TRX_BUF = ap_uint<32>(0);
			}
			// Fetching locals from src_glbls
			genpstage_IADDR_TRX_LOCAL = genpstage_IADDR_TRX_BUF[0].instr_req_done;
			genpstage_IADDR_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IADDR_TRX_LOCAL = ap_uint<32>(0);
			// Acquiring mcopipe rdata
			// Pipeline flush processing
			gen620_cyclix_var = genpstage_IADDR_genpctrl_flushreq;
			if (gen620_cyclix_var) {
			}
		}
		// Saving succ targets
		gen218_pipex_succbuf = genpsticky_glbl_pc;
		// Generating payload
		gen219_pipex_var = genpsticky_glbl_jump_req_cmd;
		gen621_cyclix_var = gen219_pipex_var;
		if (gen621_cyclix_var) {
			gen622_cyclix_var = genpstage_IADDR_genctrl_active;
			if (gen622_cyclix_var) {
				genpsticky_glbl_pc = genpsticky_glbl_jump_vector_cmd;
			}
			gen623_cyclix_var = genpstage_IADDR_genctrl_active;
			if (gen623_cyclix_var) {
				genpsticky_glbl_jump_req_cmd = ap_uint<32>(0);
			}
			genpstage_IADDR_TRX_LOCAL = ap_uint<32>(0);
			gen624_cyclix_var = genpstage_IADDR_genctrl_active;
			if (gen624_cyclix_var) {
				genpstage_IADDR_TRX_BUF = ap_uint<32>(0);
			}
		}
		genpstage_IADDR_TRX_LOCAL = genpsticky_glbl_pc;
		gen220_pipex_var = (genpstage_IADDR_TRX_LOCAL.curinstr_addr + ap_uint<32>(4));
		genpstage_IADDR_TRX_LOCAL = gen220_pipex_var;
		gen217_pipex_succreq = ap_uint<32>(1);
		gen218_pipex_succbuf = genpstage_IADDR_TRX_LOCAL.nextinstr_addr;
		// Processing of next pstage busyness
		gen625_cyclix_var = ~genpstage_IFETCH_genctrl_rdy;
		gen626_cyclix_var = gen625_cyclix_var;
		if (gen626_cyclix_var) {
			gen627_cyclix_var = genpstage_IADDR_genctrl_active;
			if (gen627_cyclix_var) {
				genpstage_IADDR_genctrl_stalled_glbl = ap_uint<32>(1);
			}
			genpstage_IADDR_genctrl_active = ap_uint<32>(0);
		}
		// pctrl_finish and pctrl_succ formation
		gen628_cyclix_var = genpstage_IADDR_genctrl_stalled_glbl;
		if (gen628_cyclix_var) {
			genpstage_IADDR_genctrl_finish = ap_uint<32>(0);
			genpstage_IADDR_genctrl_succ = ap_uint<32>(0);
		}
		gen629_cyclix_var = ap_uint<1>(0);
		gen629_cyclix_var = (gen629_cyclix_var || gen628_cyclix_var);
		gen629_cyclix_var = !gen629_cyclix_var;
		if (gen629_cyclix_var) {
			genpstage_IADDR_genctrl_finish = genpstage_IADDR_genctrl_occupied;
			genpstage_IADDR_genctrl_succ = genpstage_IADDR_genctrl_active;
		}
		// credit counter processing
		// asserting succ signals
		gen630_cyclix_var = genpstage_IADDR_genctrl_succ;
		if (gen630_cyclix_var) {
			gen631_cyclix_var = gen217_pipex_succreq;
			if (gen631_cyclix_var) {
				genpsticky_glbl_pc = gen218_pipex_succbuf;
			}
		}
		// processing context in case transaction is ready to propagate
		gen632_cyclix_var = genpstage_IADDR_genctrl_finish;
		if (gen632_cyclix_var) {
			// programming next stage in case transaction is able to propagate
			gen633_cyclix_var = genpstage_IADDR_genctrl_succ;
			if (gen633_cyclix_var) {
				gen634_cyclix_var = genpstage_IFETCH_genctrl_rdy;
				if (gen634_cyclix_var) {
					// propagating transaction context
					genpstage_IFETCH_push_trx = genpstage_IADDR_TRX_LOCAL.curinstr_addr;
					genpstage_IFETCH_push_trx = genpstage_IADDR_TRX_LOCAL.instr_req_done;
					genpstage_IFETCH_push_trx = genpstage_IADDR_TRX_LOCAL.nextinstr_addr;
					genpstage_IFETCH_TRX_PUSHED = genpstage_IFETCH_push_trx;
					genpstage_IFETCH_TRX_BUF = genpstage_IFETCH_push_trx;
					genpstage_IFETCH_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(1);
					genpstage_IFETCH_TRX_BUF_COUNTER_FULL = ap_uint<32>(1);
					genpstage_IFETCH_TRX_BUF_COUNTER = (genpstage_IFETCH_TRX_BUF_COUNTER + ap_uint<32>(1));
				}
			}
			genpstage_IADDR_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_IADDR_TRX_BUF = '{default:ap_uint<32>(0)};
			genpstage_IADDR_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
			genpstage_IADDR_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
			genpstage_IADDR_TRX_BUF_COUNTER = (genpstage_IADDR_TRX_BUF_COUNTER - ap_uint<32>(1));
		}
		gen635_cyclix_var = ~genpstage_IADDR_TRX_BUF_COUNTER_FULL;
		genpstage_IADDR_genctrl_rdy = gen635_cyclix_var;
		genpstage_IADDR_genctrl_working = (genpstage_IADDR_genctrl_succ | genpstage_IADDR_genctrl_stalled_glbl);
		gen636_cyclix_var = genmcopipe_instr_mem_rd_done;
		if (gen636_cyclix_var) {
			genmcopipe_instr_mem_rd_ptr = genmcopipe_instr_mem_rd_ptr_next;
			genmcopipe_instr_mem_full_flag = ap_uint<32>(0);
			gen637_cyclix_var = (genmcopipe_instr_mem_rd_ptr == genmcopipe_instr_mem_wr_ptr);
			gen638_cyclix_var = gen637_cyclix_var;
			if (gen638_cyclix_var) {
				genmcopipe_instr_mem_empty_flag = ap_uint<32>(1);
			}
		}
		gen639_cyclix_var = genmcopipe_instr_mem_wr_done;
		if (gen639_cyclix_var) {
			genmcopipe_instr_mem_wr_ptr = genmcopipe_instr_mem_wr_ptr_next;
			genmcopipe_instr_mem_empty_flag = ap_uint<32>(0);
			gen640_cyclix_var = (genmcopipe_instr_mem_rd_ptr == genmcopipe_instr_mem_wr_ptr);
			gen641_cyclix_var = gen640_cyclix_var;
			if (gen641_cyclix_var) {
				genmcopipe_instr_mem_full_flag = ap_uint<32>(1);
			}
		}
		gen642_cyclix_var = genmcopipe_data_mem_rd_done;
		if (gen642_cyclix_var) {
			genmcopipe_data_mem_rd_ptr = genmcopipe_data_mem_rd_ptr_next;
			genmcopipe_data_mem_full_flag = ap_uint<32>(0);
			gen643_cyclix_var = (genmcopipe_data_mem_rd_ptr == genmcopipe_data_mem_wr_ptr);
			gen644_cyclix_var = gen643_cyclix_var;
			if (gen644_cyclix_var) {
				genmcopipe_data_mem_empty_flag = ap_uint<32>(1);
			}
		}
		gen645_cyclix_var = genmcopipe_data_mem_wr_done;
		if (gen645_cyclix_var) {
			genmcopipe_data_mem_wr_ptr = genmcopipe_data_mem_wr_ptr_next;
			genmcopipe_data_mem_empty_flag = ap_uint<32>(0);
			gen646_cyclix_var = (genmcopipe_data_mem_rd_ptr == genmcopipe_data_mem_wr_ptr);
			gen647_cyclix_var = gen646_cyclix_var;
			if (gen647_cyclix_var) {
				genmcopipe_data_mem_full_flag = ap_uint<32>(1);
			}
		}
		gen648_cyclix_var = genmcopipe_coproc_M_if_rd_done;
		if (gen648_cyclix_var) {
			genmcopipe_coproc_M_if_rd_ptr = genmcopipe_coproc_M_if_rd_ptr_next;
			genmcopipe_coproc_M_if_full_flag = ap_uint<32>(0);
			gen649_cyclix_var = (genmcopipe_coproc_M_if_rd_ptr == genmcopipe_coproc_M_if_wr_ptr);
			gen650_cyclix_var = gen649_cyclix_var;
			if (gen650_cyclix_var) {
				genmcopipe_coproc_M_if_empty_flag = ap_uint<32>(1);
			}
		}
		gen651_cyclix_var = genmcopipe_coproc_M_if_wr_done;
		if (gen651_cyclix_var) {
			genmcopipe_coproc_M_if_wr_ptr = genmcopipe_coproc_M_if_wr_ptr_next;
			genmcopipe_coproc_M_if_empty_flag = ap_uint<32>(0);
			gen652_cyclix_var = (genmcopipe_coproc_M_if_rd_ptr == genmcopipe_coproc_M_if_wr_ptr);
			gen653_cyclix_var = gen652_cyclix_var;
			if (gen653_cyclix_var) {
				genmcopipe_coproc_M_if_full_flag = ap_uint<32>(1);
			}
		}
		gen654_cyclix_var = genmcopipe_coproc_custom0_if_rd_done;
		if (gen654_cyclix_var) {
			genmcopipe_coproc_custom0_if_rd_ptr = genmcopipe_coproc_custom0_if_rd_ptr_next;
			genmcopipe_coproc_custom0_if_full_flag = ap_uint<32>(0);
			gen655_cyclix_var = (genmcopipe_coproc_custom0_if_rd_ptr == genmcopipe_coproc_custom0_if_wr_ptr);
			gen656_cyclix_var = gen655_cyclix_var;
			if (gen656_cyclix_var) {
				genmcopipe_coproc_custom0_if_empty_flag = ap_uint<32>(1);
			}
		}
		gen657_cyclix_var = genmcopipe_coproc_custom0_if_wr_done;
		if (gen657_cyclix_var) {
			genmcopipe_coproc_custom0_if_wr_ptr = genmcopipe_coproc_custom0_if_wr_ptr_next;
			genmcopipe_coproc_custom0_if_empty_flag = ap_uint<32>(0);
			gen658_cyclix_var = (genmcopipe_coproc_custom0_if_rd_ptr == genmcopipe_coproc_custom0_if_wr_ptr);
			gen659_cyclix_var = gen658_cyclix_var;
			if (gen659_cyclix_var) {
				genmcopipe_coproc_custom0_if_full_flag = ap_uint<32>(1);
			}
		}
	}
}
