$date
	Sun Oct 23 04:51:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#521215
b11010 !
1"
#521218
b11010 &
b11010 %
1$
#521219
0"
#521222
b1101 &
b1101 %
#521226
b101000 &
b101000 %
#521230
b10100 &
b10100 %
#521234
b1010 &
b1010 %
#521238
b101 &
b101 %
#521242
b10000 &
b10000 %
#521246
b1000 &
b1000 %
#521250
b100 &
b100 %
#521254
b10 &
b10 %
#521258
b1 &
b1 %
1#
#521262
b0 &
0#
b0 %
0$
#1467771
b11 !
1"
#1467774
b11 &
b11 %
1$
#1467775
0"
#1467778
b1010 &
b1010 %
#1467782
b101 &
b101 %
#1467786
b10000 &
b10000 %
#1467790
b1000 &
b1000 %
#1467794
b100 &
b100 %
#1467798
b10 &
b10 %
#1467802
b1 &
b1 %
1#
#1467806
b0 &
0#
b0 %
0$
#2537922
b1101 &
b1101 %
1$
b1101 !
1"
#2537923
0"
#2537926
b101000 &
b101000 %
#2537930
b10100 &
b10100 %
#2537934
b1010 &
b1010 %
#2537938
b101 &
b101 %
#2537942
b10000 &
b10000 %
#2537946
b1000 &
b1000 %
#2537950
b100 &
b100 %
#2537954
b10 &
b10 %
#2537958
b1 &
1#
b1 %
#2537962
b0 &
b0 %
0#
0$
#4500012
