Vivado Simulator 2016.4
Time resolution is 1 ps
xxxxxxxxxxxxxxxx
inst at ctrl module : xxxx
ctrl : nothing!
MISS
readyM 0, waitState 0, readM 0, clk 1
RF changed : 0000, 0000, 0000, 0000
d_ready 1

-----------------------------------

pc_out : ffff
MISS
readyM 0, waitState 1, readM 1, clk 0
inst at ctrl module : 0000
BUBBLE INSTUCTION!!
targetIdx 11
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 0000
MISS
readyM 0, waitState 1, readM 1, clk 0
targetIdx 00
000000000000zzzz
d_ready 1

-----------------------------------

targetIdx 00
000000000000zzzz
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

MEM OUTPUT : 90230001ffff0000
000000000000zzzz
d_ready 1

-----------------------------------

WAITSTATE, TA : 00, rWrite : 0
TARGET Data : 90230001ffff0000
MEM OUTPUT : 90230001ffff0000
000000000000zzzz
d_ready 1

-----------------------------------

READSTATE
MEM OUTPUT : 90230001ffff0000
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 0001
HIT
inst at ctrl module : 9023
ctrl : JMP
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 0023
MISS
readyM 0, waitState 0, readM 1, clk 0
inst at ctrl module : 0000
BUBBLE INSTUCTION!!
000000000000zzzz
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

MEM OUTPUT : 0000000000006000
000000000000zzzz
d_ready 1

-----------------------------------

WAITSTATE, TA : 00, rWrite : 0
TARGET Data : 0000000000006000
MEM OUTPUT : 0000000000006000
000000000000zzzz
d_ready 1

-----------------------------------

READSTATE
MEM OUTPUT : 0000000000006000
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 0024
MISS
readyM 1, waitState 0, readM 1, clk 0
inst at ctrl module : 6000
ctrl : LHI
targetIdx 01
000000000000zzzz
d_ready 1

-----------------------------------

inst at ctrl module : 0000
BUBBLE INSTUCTION!!
000000000000zzzz
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

MEM OUTPUT : f01c6100f41c6200
000000000000zzzz
d_ready 1

-----------------------------------

WAITSTATE, TA : 01, rWrite : 0
TARGET Data : f01c6100f41c6200
MEM OUTPUT : f01c6100f41c6200
000000000000zzzz
d_ready 1

-----------------------------------

READSTATE
MEM OUTPUT : f01c6100f41c6200
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 0025
HIT
inst at ctrl module : f01c
ctrl : WWD
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 0026
HIT
inst at ctrl module : 6100
ctrl : LHI
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 0027
HIT
inst at ctrl module : f41c
ctrl : WWD
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 0028
MISS
readyM 0, waitState 0, readM 1, clk 0
inst at ctrl module : 6200
ctrl : LHI
targetIdx 10
000000000000zzzz
d_ready 1

-----------------------------------

inst at ctrl module : 0000
BUBBLE INSTUCTION!!
000000000000zzzz
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

MEM OUTPUT : f81c6300fc1c4401
000000000000zzzz
d_ready 1

-----------------------------------

WAITSTATE, TA : 10, rWrite : 0
TARGET Data : f81c6300fc1c4401
MEM OUTPUT : f81c6300fc1c4401
000000000000zzzz
d_ready 1

-----------------------------------

READSTATE
MEM OUTPUT : f81c6300fc1c4401
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 0029
HIT
inst at ctrl module : f81c
ctrl : WWD
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 002a
HIT
inst at ctrl module : 6300
ctrl : LHI
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 002b
HIT
inst at ctrl module : fc1c
ctrl : WWD
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 002c
MISS
readyM 0, waitState 0, readM 1, clk 0
inst at ctrl module : 4401
ctrl : ADI
targetIdx 11
000000000000zzzz
d_ready 1

-----------------------------------

inst at ctrl module : 0000
BUBBLE INSTUCTION!!
000000000000zzzz
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

000000000000zzzz
RF changed : 0001, 0000, 0000, 0000
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

MEM OUTPUT : f01c4001f01c5901
000000000000zzzz
d_ready 1

-----------------------------------

WAITSTATE, TA : 11, rWrite : 0
TARGET Data : f01c4001f01c5901
MEM OUTPUT : f01c4001f01c5901
000000000000zzzz
d_ready 1

-----------------------------------

READSTATE
MEM OUTPUT : f01c4001f01c5901
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 002d
HIT
inst at ctrl module : f01c
ctrl : WWD
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 002e
HIT
inst at ctrl module : 4001
ctrl : ADI
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 002f
HIT
inst at ctrl module : f01c
ctrl : WWD
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 0030
MISS
readyM 0, waitState 0, readM 1, clk 0
inst at ctrl module : 5901
ctrl : ORI
targetIdx 00
000000000000zzzz
d_ready 1

-----------------------------------

inst at ctrl module : 0000
BUBBLE INSTUCTION!!
targetIdx 11
000000000000zzzz
RF changed : 0002, 0000, 0000, 0000
d_ready 1

-----------------------------------

targetIdx 00
000000000000zzzz
d_ready 1

-----------------------------------

targetIdx 01
000000000000zzzz
RF changed : 0002, 0001, 0000, 0000
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

MEM OUTPUT : f41c5502f41c5503
000000000000zzzz
d_ready 1

-----------------------------------

WAITSTATE, TA : 00, rWrite : 0
TARGET Data : f41c5502f41c5503
MEM OUTPUT : f41c5502f41c5503
000000000000zzzz
d_ready 1

-----------------------------------

READSTATE
MEM OUTPUT : f41c5502f41c5503
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 0031
HIT
inst at ctrl module : f41c
ctrl : WWD
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 0032
HIT
inst at ctrl module : 5502
ctrl : ORI
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 0033
HIT
inst at ctrl module : f41c
ctrl : WWD
targetIdx 00
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 0034
MISS
readyM 0, waitState 0, readM 1, clk 0
inst at ctrl module : 5503
ctrl : ORI
targetIdx 01
000000000000zzzz
d_ready 1

-----------------------------------

inst at ctrl module : 0000
BUBBLE INSTUCTION!!
targetIdx 11
000000000000zzzz
RF changed : 0002, 0003, 0000, 0000
d_ready 1

-----------------------------------

targetIdx 00
000000000000zzzz
d_ready 1

-----------------------------------

targetIdx 01
000000000000zzzz
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

MEM OUTPUT : f41cf2c0fc1cf6c0
000000000000zzzz
d_ready 1

-----------------------------------

WAITSTATE, TA : 01, rWrite : 0
TARGET Data : f41cf2c0fc1cf6c0
MEM OUTPUT : f41cf2c0fc1cf6c0
000000000000zzzz
d_ready 1

-----------------------------------

READSTATE
MEM OUTPUT : f41cf2c0fc1cf6c0
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 0035
HIT
inst at ctrl module : f41c
ctrl : WWD
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 0036
HIT
inst at ctrl module : f2c0
ctrl : ADD
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 0037
HIT
inst at ctrl module : fc1c
ctrl : WWD
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 0038
MISS
readyM 0, waitState 0, readM 1, clk 0
inst at ctrl module : f6c0
ctrl : ADD
targetIdx 10
targetIdx 00
000000000000zzzz
d_ready 1

-----------------------------------

inst at ctrl module : 0000
BUBBLE INSTUCTION!!
targetIdx 01
000000000000zzzz
RF changed : 0002, 0003, 0000, 0002
d_ready 1

-----------------------------------

targetIdx 00
000000000000zzzz
d_ready 1

-----------------------------------

targetIdx 01
000000000000zzzz
RF changed : 0002, 0003, 0000, 0003
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

MEM OUTPUT : fc1cf1c0fc1cf2c1
000000000000zzzz
d_ready 1

-----------------------------------

WAITSTATE, TA : 10, rWrite : 0
TARGET Data : fc1cf1c0fc1cf2c1
MEM OUTPUT : fc1cf1c0fc1cf2c1
000000000000zzzz
d_ready 1

-----------------------------------

READSTATE
MEM OUTPUT : fc1cf1c0fc1cf2c1
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 0039
HIT
inst at ctrl module : fc1c
ctrl : WWD
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 003a
HIT
inst at ctrl module : f1c0
ctrl : ADD
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 003b
HIT
inst at ctrl module : fc1c
ctrl : WWD
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 003c
MISS
readyM 0, waitState 0, readM 1, clk 0
inst at ctrl module : f2c1
ctrl : SUB
targetIdx 11
000000000000zzzz
d_ready 1

-----------------------------------

inst at ctrl module : 0000
BUBBLE INSTUCTION!!
000000000000zzzz
RF changed : 0002, 0003, 0000, 0005
d_ready 1

-----------------------------------

targetIdx 00
000000000000zzzz
d_ready 1

-----------------------------------

targetIdx 01
000000000000zzzz
RF changed : 0002, 0003, 0000, 0002
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

MEM OUTPUT : fc1cf8c1fc1cf6c1
000000000000zzzz
d_ready 1

-----------------------------------

WAITSTATE, TA : 11, rWrite : 0
TARGET Data : fc1cf8c1fc1cf6c1
MEM OUTPUT : fc1cf8c1fc1cf6c1
000000000000zzzz
d_ready 1

-----------------------------------

READSTATE
MEM OUTPUT : fc1cf8c1fc1cf6c1
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 003d
HIT
inst at ctrl module : fc1c
ctrl : WWD
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 003e
HIT
inst at ctrl module : f8c1
ctrl : SUB
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 003f
HIT
inst at ctrl module : fc1c
ctrl : WWD
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 0040
MISS
readyM 0, waitState 0, readM 1, clk 0
inst at ctrl module : f6c1
ctrl : SUB
targetIdx 00
targetIdx 11
000000000000zzzz
d_ready 1

-----------------------------------

inst at ctrl module : 0000
BUBBLE INSTUCTION!!
000000000000zzzz
RF changed : 0002, 0003, 0000, fffe
d_ready 1

-----------------------------------

targetIdx 00
000000000000zzzz
d_ready 1

-----------------------------------

targetIdx 01
000000000000zzzz
RF changed : 0002, 0003, 0000, 0003
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

MEM OUTPUT : fc1cf9c1fc1cf1c1
000000000000zzzz
d_ready 1

-----------------------------------

WAITSTATE, TA : 00, rWrite : 0
TARGET Data : fc1cf9c1fc1cf1c1
MEM OUTPUT : fc1cf9c1fc1cf1c1
000000000000zzzz
d_ready 1

-----------------------------------

READSTATE
MEM OUTPUT : fc1cf9c1fc1cf1c1
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 0041
HIT
inst at ctrl module : fc1c
ctrl : WWD
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 0042
HIT
inst at ctrl module : f9c1
ctrl : SUB
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 0043
HIT
inst at ctrl module : fc1c
ctrl : WWD
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 0044
MISS
readyM 0, waitState 0, readM 1, clk 0
inst at ctrl module : f1c1
ctrl : SUB
targetIdx 01
targetIdx 11
000000000000zzzz
d_ready 1

-----------------------------------

inst at ctrl module : 0000
BUBBLE INSTUCTION!!
targetIdx 10
000000000000zzzz
RF changed : 0002, 0003, 0000, fffd
d_ready 1

-----------------------------------

targetIdx 11
000000000000zzzz
d_ready 1

-----------------------------------

targetIdx 01
000000000000zzzz
RF changed : 0002, 0003, 0000, ffff
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

MEM OUTPUT : fc1cf4c1fc1cf2c2
000000000000zzzz
d_ready 1

-----------------------------------

WAITSTATE, TA : 01, rWrite : 0
TARGET Data : fc1cf4c1fc1cf2c2
MEM OUTPUT : fc1cf4c1fc1cf2c2
000000000000zzzz
d_ready 1

-----------------------------------

READSTATE
MEM OUTPUT : fc1cf4c1fc1cf2c2
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 0045
HIT
inst at ctrl module : fc1c
ctrl : WWD
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 0046
HIT
inst at ctrl module : f4c1
ctrl : SUB
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 0047
HIT
inst at ctrl module : fc1c
ctrl : WWD
targetIdx 00
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 0048
MISS
readyM 0, waitState 0, readM 1, clk 0
inst at ctrl module : f2c2
ctrl : AND
targetIdx 10
000000000000zzzz
d_ready 1

-----------------------------------

inst at ctrl module : 0000
BUBBLE INSTUCTION!!
targetIdx 11
000000000000zzzz
RF changed : 0002, 0003, 0000, 0001
d_ready 1

-----------------------------------

targetIdx 00
000000000000zzzz
d_ready 1

-----------------------------------

targetIdx 01
000000000000zzzz
RF changed : 0002, 0003, 0000, 0000
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

MEM OUTPUT : fc1cf6c2fc1cf1c2
000000000000zzzz
d_ready 1

-----------------------------------

WAITSTATE, TA : 10, rWrite : 0
TARGET Data : fc1cf6c2fc1cf1c2
MEM OUTPUT : fc1cf6c2fc1cf1c2
000000000000zzzz
d_ready 1

-----------------------------------

READSTATE
MEM OUTPUT : fc1cf6c2fc1cf1c2
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 0049
HIT
inst at ctrl module : fc1c
ctrl : WWD
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 004a
HIT
inst at ctrl module : f6c2
ctrl : AND
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 004b
HIT
inst at ctrl module : fc1c
ctrl : WWD
targetIdx 00
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 004c
MISS
readyM 0, waitState 0, readM 1, clk 0
inst at ctrl module : f1c2
ctrl : AND
targetIdx 11
000000000000zzzz
d_ready 1

-----------------------------------

inst at ctrl module : 0000
BUBBLE INSTUCTION!!
000000000000zzzz
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

targetIdx 01
000000000000zzzz
RF changed : 0002, 0003, 0000, 0002
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

MEM OUTPUT : fc1cf2c3fc1cf6c3
000000000000zzzz
d_ready 1

-----------------------------------

WAITSTATE, TA : 11, rWrite : 0
TARGET Data : fc1cf2c3fc1cf6c3
MEM OUTPUT : fc1cf2c3fc1cf6c3
000000000000zzzz
d_ready 1

-----------------------------------

READSTATE
MEM OUTPUT : fc1cf2c3fc1cf6c3
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 004d
HIT
inst at ctrl module : fc1c
ctrl : WWD
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 004e
HIT
inst at ctrl module : f2c3
ctrl : ORR
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 004f
HIT
inst at ctrl module : fc1c
ctrl : WWD
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 0050
MISS
readyM 0, waitState 0, readM 1, clk 0
inst at ctrl module : f6c3
ctrl : ORR
targetIdx 00
targetIdx 00
000000000000zzzz
d_ready 1

-----------------------------------

inst at ctrl module : 0000
BUBBLE INSTUCTION!!
000000000000zzzz
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

targetIdx 01
000000000000zzzz
RF changed : 0002, 0003, 0000, 0003
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

MEM OUTPUT : fc1cf1c3fc1cf0c4
000000000000zzzz
d_ready 1

-----------------------------------

WAITSTATE, TA : 00, rWrite : 0
TARGET Data : fc1cf1c3fc1cf0c4
MEM OUTPUT : fc1cf1c3fc1cf0c4
000000000000zzzz
d_ready 1

-----------------------------------

READSTATE
MEM OUTPUT : fc1cf1c3fc1cf0c4
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 0051
HIT
inst at ctrl module : fc1c
ctrl : WWD
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 0052
HIT
inst at ctrl module : f1c3
ctrl : ORR
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 0053
HIT
inst at ctrl module : fc1c
ctrl : WWD
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 0054
MISS
readyM 0, waitState 0, readM 1, clk 0
inst at ctrl module : f0c4
ctrl : NOT
targetIdx 01
targetIdx 00
000000000000zzzz
d_ready 1

-----------------------------------

inst at ctrl module : 0000
BUBBLE INSTUCTION!!
000000000000zzzz
d_ready 1

-----------------------------------

targetIdx 11
000000000000zzzz
d_ready 1

-----------------------------------

targetIdx 01
000000000000zzzz
RF changed : 0002, 0003, 0000, fffd
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

MEM OUTPUT : fc1cf4c4fc1cf8c4
000000000000zzzz
d_ready 1

-----------------------------------

WAITSTATE, TA : 01, rWrite : 0
TARGET Data : fc1cf4c4fc1cf8c4
MEM OUTPUT : fc1cf4c4fc1cf8c4
000000000000zzzz
d_ready 1

-----------------------------------

READSTATE
MEM OUTPUT : fc1cf4c4fc1cf8c4
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 0055
HIT
inst at ctrl module : fc1c
ctrl : WWD
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 0056
HIT
inst at ctrl module : f4c4
ctrl : NOT
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 0057
HIT
inst at ctrl module : fc1c
ctrl : WWD
targetIdx 11
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 0058
MISS
readyM 0, waitState 0, readM 1, clk 0
inst at ctrl module : f8c4
ctrl : NOT
targetIdx 10
000000000000zzzz
d_ready 1

-----------------------------------

inst at ctrl module : 0000
BUBBLE INSTUCTION!!
targetIdx 00
000000000000zzzz
RF changed : 0002, 0003, 0000, fffc
d_ready 1

-----------------------------------

targetIdx 11
000000000000zzzz
d_ready 1

-----------------------------------

targetIdx 01
000000000000zzzz
RF changed : 0002, 0003, 0000, ffff
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

MEM OUTPUT : fc1cf0c5fc1cf4c5
000000000000zzzz
d_ready 1

-----------------------------------

WAITSTATE, TA : 10, rWrite : 0
TARGET Data : fc1cf0c5fc1cf4c5
MEM OUTPUT : fc1cf0c5fc1cf4c5
000000000000zzzz
d_ready 1

-----------------------------------

READSTATE
MEM OUTPUT : fc1cf0c5fc1cf4c5
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 0059
HIT
inst at ctrl module : fc1c
ctrl : WWD
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 005a
HIT
inst at ctrl module : f0c5
ctrl : TCP
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 005b
HIT
inst at ctrl module : fc1c
ctrl : WWD
targetIdx 00
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 005c
MISS
readyM 0, waitState 0, readM 1, clk 0
inst at ctrl module : f4c5
ctrl : TCP
targetIdx 11
targetIdx 11
000000000000zzzz
d_ready 1

-----------------------------------

inst at ctrl module : 0000
BUBBLE INSTUCTION!!
targetIdx 00
000000000000zzzz
RF changed : 0002, 0003, 0000, fffe
d_ready 1

-----------------------------------

targetIdx 11
000000000000zzzz
d_ready 1

-----------------------------------

targetIdx 01
000000000000zzzz
RF changed : 0002, 0003, 0000, fffd
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

MEM OUTPUT : fc1cf8c5fc1cf0c6
000000000000zzzz
d_ready 1

-----------------------------------

WAITSTATE, TA : 11, rWrite : 0
TARGET Data : fc1cf8c5fc1cf0c6
MEM OUTPUT : fc1cf8c5fc1cf0c6
000000000000zzzz
d_ready 1

-----------------------------------

READSTATE
MEM OUTPUT : fc1cf8c5fc1cf0c6
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 005d
HIT
inst at ctrl module : fc1c
ctrl : WWD
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 005e
HIT
inst at ctrl module : f8c5
ctrl : TCP
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 005f
HIT
inst at ctrl module : fc1c
ctrl : WWD
targetIdx 11
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 0060
MISS
readyM 0, waitState 0, readM 1, clk 0
inst at ctrl module : f0c6
ctrl : SHL
targetIdx 00
targetIdx 00
000000000000zzzz
d_ready 1

-----------------------------------

inst at ctrl module : 0000
BUBBLE INSTUCTION!!
000000000000zzzz
RF changed : 0002, 0003, 0000, 0000
d_ready 1

-----------------------------------

targetIdx 01
000000000000zzzz
d_ready 1

-----------------------------------

000000000000zzzz
RF changed : 0002, 0003, 0000, 0004
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

MEM OUTPUT : fc1cf4c6fc1cf8c6
000000000000zzzz
d_ready 1

-----------------------------------

WAITSTATE, TA : 00, rWrite : 0
TARGET Data : fc1cf4c6fc1cf8c6
MEM OUTPUT : fc1cf4c6fc1cf8c6
000000000000zzzz
d_ready 1

-----------------------------------

READSTATE
MEM OUTPUT : fc1cf4c6fc1cf8c6
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 0061
HIT
inst at ctrl module : fc1c
ctrl : WWD
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 0062
HIT
inst at ctrl module : f4c6
ctrl : SHL
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 0063
HIT
inst at ctrl module : fc1c
ctrl : WWD
000000000000zzzz
d_ready 1

-----------------------------------

pc_out : 0064
MISS
readyM 0, waitState 0, readM 1, clk 0
inst at ctrl module : f8c6
ctrl : SHL
targetIdx 01
000000000000zzzz
d_ready 1

-----------------------------------

inst at ctrl module : 0000
BUBBLE INSTUCTION!!
targetIdx 11
000000000000zzzz
RF changed : 0002, 0003, 0000, 0006
d_ready 1

-----------------------------------

targetIdx 00
000000000000zzzz
d_ready 1

-----------------------------------

targetIdx 01
000000000000zzzz
RF changed : 0002, 0003, 0000, 0000
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

000000000000zzzz
d_ready 1

-----------------------------------

MEM OUTPUT : fc1cf0c7fc1cf4c7
000000000000zzzz
d_ready 1

-----------------------------------

WAITSTATE, TA : 01, rWrite : 0
