TimeQuest Timing Analyzer report for MIPS32
Fri Sep 12 12:33:53 2014
Quartus II 64-Bit Version 12.0 Build 178 05/31/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'clock1'
 13. Slow Model Hold: 'clock1'
 14. Slow Model Minimum Pulse Width: 'clock1'
 15. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'clock1'
 24. Fast Model Hold: 'clock1'
 25. Fast Model Minimum Pulse Width: 'clock1'
 26. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Multicorner Timing Analysis Summary
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Setup Transfers
 33. Hold Transfers
 34. Report TCCS
 35. Report RSKM
 36. Unconstrained Paths
 37. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 178 05/31/2012 SJ Full Version ;
; Revision Name      ; MIPS32                                            ;
; Device Family      ; Cyclone II                                        ;
; Device Name        ; EP2C70F672C6                                      ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Unavailable                                       ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
;     3-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; MIPS32.sdc    ; OK     ; Fri Sep 12 12:33:52 2014 ;
+---------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; clock1              ; Base ; 80.000  ; 12.5 MHz  ; 0.000 ; 40.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clk }                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 73.65 MHz ; 73.65 MHz       ; clock1     ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------+
; Slow Model Setup Summary        ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; clock1 ; 66.423 ; 0.000         ;
+--------+--------+---------------+


+--------------------------------+
; Slow Model Hold Summary        ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; clock1 ; 0.391 ; 0.000         ;
+--------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------+
; Slow Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clock1              ; 37.873 ; 0.000         ;
; altera_reserved_tck ; 97.778 ; 0.000         ;
+---------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock1'                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 66.423 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[13]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] ; clock1       ; clock1      ; 80.000       ; -0.024     ; 13.589     ;
; 66.601 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[14]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] ; clock1       ; clock1      ; 80.000       ; -0.027     ; 13.408     ;
; 66.661 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[13]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] ; clock1       ; clock1      ; 80.000       ; -0.003     ; 13.372     ;
; 66.692 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[18]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] ; clock1       ; clock1      ; 80.000       ; -0.029     ; 13.315     ;
; 66.713 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[13]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[29] ; clock1       ; clock1      ; 80.000       ; -0.003     ; 13.320     ;
; 66.787 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[16]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] ; clock1       ; clock1      ; 80.000       ; -0.029     ; 13.220     ;
; 66.794 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[13] ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] ; clock1       ; clock1      ; 80.000       ; -0.029     ; 13.213     ;
; 66.825 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[19]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] ; clock1       ; clock1      ; 80.000       ; -0.029     ; 13.182     ;
; 66.836 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[14] ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] ; clock1       ; clock1      ; 80.000       ; -0.026     ; 13.174     ;
; 66.839 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[14]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] ; clock1       ; clock1      ; 80.000       ; -0.006     ; 13.191     ;
; 66.841 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[17]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] ; clock1       ; clock1      ; 80.000       ; -0.025     ; 13.170     ;
; 66.891 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[14]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[29] ; clock1       ; clock1      ; 80.000       ; -0.006     ; 13.139     ;
; 66.896 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[17]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] ; clock1       ; clock1      ; 80.000       ; -0.025     ; 13.115     ;
; 66.930 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[18]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] ; clock1       ; clock1      ; 80.000       ; -0.008     ; 13.098     ;
; 66.932 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[18]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] ; clock1       ; clock1      ; 80.000       ; -0.029     ; 13.075     ;
; 66.979 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[19]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] ; clock1       ; clock1      ; 80.000       ; -0.025     ; 13.032     ;
; 66.982 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[18]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[29] ; clock1       ; clock1      ; 80.000       ; -0.008     ; 13.046     ;
; 66.994 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[12]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] ; clock1       ; clock1      ; 80.000       ; -0.029     ; 13.013     ;
; 67.010 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[22]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] ; clock1       ; clock1      ; 80.000       ; -0.027     ; 12.999     ;
; 67.025 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[16]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] ; clock1       ; clock1      ; 80.000       ; -0.008     ; 13.003     ;
; 67.032 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[13] ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] ; clock1       ; clock1      ; 80.000       ; -0.008     ; 12.996     ;
; 67.048 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[11] ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] ; clock1       ; clock1      ; 80.000       ; -0.027     ; 12.961     ;
; 67.063 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[19]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] ; clock1       ; clock1      ; 80.000       ; -0.008     ; 12.965     ;
; 67.065 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[13]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[27] ; clock1       ; clock1      ; 80.000       ; 0.025      ; 12.996     ;
; 67.072 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[13]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] ; clock1       ; clock1      ; 80.000       ; 0.006      ; 12.970     ;
; 67.074 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[16]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] ; clock1       ; clock1      ; 80.000       ; -0.025     ; 12.937     ;
; 67.074 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[14] ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] ; clock1       ; clock1      ; 80.000       ; -0.005     ; 12.957     ;
; 67.077 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[16]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[29] ; clock1       ; clock1      ; 80.000       ; -0.008     ; 12.951     ;
; 67.079 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[17]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] ; clock1       ; clock1      ; 80.000       ; -0.004     ; 12.953     ;
; 67.084 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[13] ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[29] ; clock1       ; clock1      ; 80.000       ; -0.008     ; 12.944     ;
; 67.090 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[13]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[23] ; clock1       ; clock1      ; 80.000       ; 0.013      ; 12.959     ;
; 67.115 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[19]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[29] ; clock1       ; clock1      ; 80.000       ; -0.008     ; 12.913     ;
; 67.126 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[14] ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[29] ; clock1       ; clock1      ; 80.000       ; -0.005     ; 12.905     ;
; 67.131 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[17]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[29] ; clock1       ; clock1      ; 80.000       ; -0.004     ; 12.901     ;
; 67.134 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[11]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] ; clock1       ; clock1      ; 80.000       ; -0.029     ; 12.873     ;
; 67.134 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[17]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] ; clock1       ; clock1      ; 80.000       ; -0.004     ; 12.898     ;
; 67.163 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[13]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[26] ; clock1       ; clock1      ; 80.000       ; 0.025      ; 12.898     ;
; 67.170 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[18]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] ; clock1       ; clock1      ; 80.000       ; -0.008     ; 12.858     ;
; 67.181 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[13]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[25] ; clock1       ; clock1      ; 80.000       ; -0.003     ; 12.852     ;
; 67.186 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[17]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[29] ; clock1       ; clock1      ; 80.000       ; -0.004     ; 12.846     ;
; 67.203 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[23]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] ; clock1       ; clock1      ; 80.000       ; -0.026     ; 12.807     ;
; 67.218 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[19]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] ; clock1       ; clock1      ; 80.000       ; -0.004     ; 12.814     ;
; 67.222 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[18]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[29] ; clock1       ; clock1      ; 80.000       ; -0.008     ; 12.806     ;
; 67.230 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[12] ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] ; clock1       ; clock1      ; 80.000       ; -0.029     ; 12.777     ;
; 67.232 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[12]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] ; clock1       ; clock1      ; 80.000       ; -0.008     ; 12.796     ;
; 67.241 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[21]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] ; clock1       ; clock1      ; 80.000       ; -0.027     ; 12.768     ;
; 67.243 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[14]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[27] ; clock1       ; clock1      ; 80.000       ; 0.022      ; 12.815     ;
; 67.249 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[22]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] ; clock1       ; clock1      ; 80.000       ; -0.006     ; 12.781     ;
; 67.250 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[14]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] ; clock1       ; clock1      ; 80.000       ; 0.003      ; 12.789     ;
; 67.268 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[14]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[23] ; clock1       ; clock1      ; 80.000       ; 0.010      ; 12.778     ;
; 67.269 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[19]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[29] ; clock1       ; clock1      ; 80.000       ; -0.004     ; 12.763     ;
; 67.284 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[12]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[29] ; clock1       ; clock1      ; 80.000       ; -0.008     ; 12.744     ;
; 67.286 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[11] ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] ; clock1       ; clock1      ; 80.000       ; -0.006     ; 12.744     ;
; 67.300 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[22]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[29] ; clock1       ; clock1      ; 80.000       ; -0.006     ; 12.730     ;
; 67.313 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[24]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] ; clock1       ; clock1      ; 80.000       ; -0.026     ; 12.697     ;
; 67.313 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[16]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] ; clock1       ; clock1      ; 80.000       ; -0.004     ; 12.719     ;
; 67.334 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[18]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[27] ; clock1       ; clock1      ; 80.000       ; 0.020      ; 12.722     ;
; 67.338 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[11] ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[29] ; clock1       ; clock1      ; 80.000       ; -0.006     ; 12.692     ;
; 67.341 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[18]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] ; clock1       ; clock1      ; 80.000       ; 0.001      ; 12.696     ;
; 67.341 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[14]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[26] ; clock1       ; clock1      ; 80.000       ; 0.022      ; 12.717     ;
; 67.359 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[15]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] ; clock1       ; clock1      ; 80.000       ; -0.027     ; 12.650     ;
; 67.359 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[18]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[23] ; clock1       ; clock1      ; 80.000       ; 0.008      ; 12.685     ;
; 67.359 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[14]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[25] ; clock1       ; clock1      ; 80.000       ; -0.006     ; 12.671     ;
; 67.364 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[16]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[29] ; clock1       ; clock1      ; 80.000       ; -0.004     ; 12.668     ;
; 67.372 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[11]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] ; clock1       ; clock1      ; 80.000       ; -0.008     ; 12.656     ;
; 67.374 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[13]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[24] ; clock1       ; clock1      ; 80.000       ; 0.025      ; 12.687     ;
; 67.420 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[13]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[22] ; clock1       ; clock1      ; 80.000       ; 0.024      ; 12.640     ;
; 67.424 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[11]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[29] ; clock1       ; clock1      ; 80.000       ; -0.008     ; 12.604     ;
; 67.429 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[16]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[27] ; clock1       ; clock1      ; 80.000       ; 0.020      ; 12.627     ;
; 67.432 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[18]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[26] ; clock1       ; clock1      ; 80.000       ; 0.020      ; 12.624     ;
; 67.436 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[13] ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[27] ; clock1       ; clock1      ; 80.000       ; 0.020      ; 12.620     ;
; 67.436 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[16]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] ; clock1       ; clock1      ; 80.000       ; 0.001      ; 12.601     ;
; 67.437 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[13]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[20] ; clock1       ; clock1      ; 80.000       ; -0.035     ; 12.564     ;
; 67.438 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[20]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] ; clock1       ; clock1      ; 80.000       ; -0.029     ; 12.569     ;
; 67.441 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|RegWrite_EX           ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] ; clock1       ; clock1      ; 80.000       ; -0.011     ; 12.584     ;
; 67.442 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[23]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] ; clock1       ; clock1      ; 80.000       ; -0.005     ; 12.589     ;
; 67.443 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[13] ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] ; clock1       ; clock1      ; 80.000       ; 0.001      ; 12.594     ;
; 67.450 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[18]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[25] ; clock1       ; clock1      ; 80.000       ; -0.008     ; 12.578     ;
; 67.454 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[16]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[23] ; clock1       ; clock1      ; 80.000       ; 0.008      ; 12.590     ;
; 67.461 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[13] ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[23] ; clock1       ; clock1      ; 80.000       ; 0.008      ; 12.583     ;
; 67.467 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[19]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[27] ; clock1       ; clock1      ; 80.000       ; 0.020      ; 12.589     ;
; 67.468 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[12] ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] ; clock1       ; clock1      ; 80.000       ; -0.008     ; 12.560     ;
; 67.474 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[19]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] ; clock1       ; clock1      ; 80.000       ; 0.001      ; 12.563     ;
; 67.478 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[14] ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[27] ; clock1       ; clock1      ; 80.000       ; 0.023      ; 12.581     ;
; 67.480 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[21]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] ; clock1       ; clock1      ; 80.000       ; -0.006     ; 12.550     ;
; 67.482 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[15] ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] ; clock1       ; clock1      ; 80.000       ; -0.029     ; 12.525     ;
; 67.483 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[17]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[27] ; clock1       ; clock1      ; 80.000       ; 0.024      ; 12.577     ;
; 67.485 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[14] ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] ; clock1       ; clock1      ; 80.000       ; 0.004      ; 12.555     ;
; 67.490 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[17]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] ; clock1       ; clock1      ; 80.000       ; 0.005      ; 12.551     ;
; 67.492 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[19]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[23] ; clock1       ; clock1      ; 80.000       ; 0.008      ; 12.552     ;
; 67.493 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[23]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[29] ; clock1       ; clock1      ; 80.000       ; -0.005     ; 12.538     ;
; 67.503 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[14] ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[23] ; clock1       ; clock1      ; 80.000       ; 0.011      ; 12.544     ;
; 67.508 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[17]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[23] ; clock1       ; clock1      ; 80.000       ; 0.012      ; 12.540     ;
; 67.520 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[12] ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[29] ; clock1       ; clock1      ; 80.000       ; -0.008     ; 12.508     ;
; 67.527 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[16]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[26] ; clock1       ; clock1      ; 80.000       ; 0.020      ; 12.529     ;
; 67.531 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[21]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[29] ; clock1       ; clock1      ; 80.000       ; -0.006     ; 12.499     ;
; 67.534 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[13] ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[26] ; clock1       ; clock1      ; 80.000       ; 0.020      ; 12.522     ;
; 67.538 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[17]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[27] ; clock1       ; clock1      ; 80.000       ; 0.024      ; 12.522     ;
; 67.545 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[16]    ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[25] ; clock1       ; clock1      ; 80.000       ; -0.008     ; 12.483     ;
; 67.545 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[17]  ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] ; clock1       ; clock1      ; 80.000       ; 0.005      ; 12.496     ;
+--------+-----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock1'                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; IF_PC_Reg:IF_PC_Reg|PC_IF[0]                                      ; IF_PC_Reg:IF_PC_Reg|PC_IF[0]                                     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.657      ;
; 0.519 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[2] ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Write_Register_WB[2] ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.785      ;
; 0.521 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[0] ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Write_Register_WB[0] ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.787      ;
; 0.550 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|MemRead_EX             ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.816      ;
; 0.553 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|MemWrite_EX            ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.819      ;
; 0.555 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[1]            ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.821      ;
; 0.659 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[5]       ; IF_PC_Reg:IF_PC_Reg|PC_IF[7]                                     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.925      ;
; 0.659 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[14]      ; IF_PC_Reg:IF_PC_Reg|PC_IF[16]                                    ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.925      ;
; 0.662 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[0]       ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[0]    ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.928      ;
; 0.663 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[3] ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Write_Register_WB[3] ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.929      ;
; 0.665 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[1] ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Write_Register_WB[1] ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.931      ;
; 0.667 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[10]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[10]   ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.933      ;
; 0.668 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[7]     ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[15]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.934      ;
; 0.670 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[7]       ; IF_PC_Reg:IF_PC_Reg|PC_IF[5]                                     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.936      ;
; 0.671 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[10]    ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[10]    ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.937      ;
; 0.673 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[6]     ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[6]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.939      ;
; 0.673 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[2]     ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[5]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.939      ;
; 0.673 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[4]     ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[9]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.939      ;
; 0.674 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[7]       ; IF_PC_Reg:IF_PC_Reg|PC_IF[8]                                     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.940      ;
; 0.674 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[25]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.940      ;
; 0.674 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[11]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[11]   ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.940      ;
; 0.675 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28]    ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[28]    ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.941      ;
; 0.677 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[15]    ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[15]    ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.943      ;
; 0.678 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[14]    ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[14]    ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.944      ;
; 0.682 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[24]    ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[24]    ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.948      ;
; 0.685 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[12]    ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[12]    ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.951      ;
; 0.692 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[22]    ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[22]    ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.958      ;
; 0.718 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[27]    ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[27]    ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.984      ;
; 0.785 ; ID_Registers:ID_Registers|Register_File_rtl_1_bypass[21]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[5]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.051      ;
; 0.786 ; ID_Registers:ID_Registers|Register_File_rtl_1_bypass[63]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[26]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.052      ;
; 0.789 ; ID_Registers:ID_Registers|Register_File_rtl_1_bypass[23]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[6]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.055      ;
; 0.790 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[22]    ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[63]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.056      ;
; 0.792 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[45]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[17]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.058      ;
; 0.793 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[55]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[22]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.059      ;
; 0.794 ; ID_Registers:ID_Registers|Register_File_rtl_1_bypass[55]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[22]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.060      ;
; 0.795 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[69]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[29]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.061      ;
; 0.798 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[24]     ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[24]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.064      ;
; 0.800 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[28]     ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[28]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.066      ;
; 0.802 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[13]      ; IF_PC_Reg:IF_PC_Reg|PC_IF[15]                                    ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.068      ;
; 0.803 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[11]      ; IF_PC_Reg:IF_PC_Reg|PC_IF[13]                                    ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.069      ;
; 0.809 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[6]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[6]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.075      ;
; 0.811 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[5]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[5]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.077      ;
; 0.814 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]        ; IF_PC_Reg:IF_PC_Reg|PC_IF[31]                                    ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.080      ;
; 0.818 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[7]       ; IF_PC_Reg:IF_PC_Reg|PC_IF[9]                                     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.084      ;
; 0.819 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[13]     ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[13]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.085      ;
; 0.821 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[24]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[24]   ; clock1       ; clock1      ; 0.000        ; 0.001      ; 1.088      ;
; 0.832 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[12]   ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[12]   ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.098      ;
; 0.834 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]         ; IF_PC_Reg:IF_PC_Reg|PC_IF[0]                                     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.100      ;
; 0.844 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[29]        ; IF_PC_Reg:IF_PC_Reg|PC_IF[29]                                    ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.110      ;
; 0.847 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[7]       ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[7]    ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.113      ;
; 0.848 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[16]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[16]   ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.114      ;
; 0.849 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[29]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[29]   ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.115      ;
; 0.850 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]        ; IF_PC_Reg:IF_PC_Reg|PC_IF[28]                                    ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.116      ;
; 0.853 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[2]       ; IF_PC_Reg:IF_PC_Reg|PC_IF[4]                                     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.119      ;
; 0.855 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[8]     ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[8]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.121      ;
; 0.856 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[17]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[17]   ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.122      ;
; 0.858 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[19]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[19]   ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.124      ;
; 0.879 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[12]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[12]   ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.145      ;
; 0.881 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[18]    ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[18]    ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.147      ;
; 0.882 ; IF_PC_Reg:IF_PC_Reg|PC_IF[7]                                      ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[2]      ; clock1       ; clock1      ; 0.000        ; -0.001     ; 1.147      ;
; 0.883 ; IF_PC_Reg:IF_PC_Reg|PC_IF[7]                                      ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[4]      ; clock1       ; clock1      ; 0.000        ; -0.001     ; 1.148      ;
; 0.884 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[1]     ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[3]      ; clock1       ; clock1      ; 0.000        ; -0.001     ; 1.149      ;
; 0.910 ; ID_Registers:ID_Registers|Register_File_rtl_1_bypass[47]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[18]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.176      ;
; 0.917 ; ID_Registers:ID_Registers|Register_File_rtl_1_bypass[45]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[17]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.183      ;
; 0.927 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[6]     ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[31]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.193      ;
; 0.931 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[29]    ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[77]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.197      ;
; 0.932 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[13]    ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[45]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.198      ;
; 0.932 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[11]    ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[41]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.198      ;
; 0.933 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[30]    ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[79]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.199      ;
; 0.933 ; ID_Registers:ID_Registers|Register_File_rtl_1_bypass[56]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[22]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.199      ;
; 0.935 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[4]     ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[27]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.201      ;
; 0.935 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[1]     ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[21]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.201      ;
; 0.935 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[12]    ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[43]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.201      ;
; 0.935 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[21]    ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[61]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.201      ;
; 0.936 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[2]     ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[23]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.202      ;
; 0.936 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[20]    ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[59]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.202      ;
; 0.936 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Read_Data_WB[28]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[28]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.202      ;
; 0.937 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[7]     ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[33]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.203      ;
; 0.938 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[9]     ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[37]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.204      ;
; 0.948 ; IF_PC_Reg:IF_PC_Reg|PC_IF[9]                                      ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[9]        ; clock1       ; clock1      ; 0.000        ; -0.002     ; 1.212      ;
; 0.954 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Read_Data_WB[6]       ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[6]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.220      ;
; 0.955 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[8]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[8]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.221      ;
; 0.956 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Read_Data_WB[5]       ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[5]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.222      ;
; 0.960 ; IF_PC_Reg:IF_PC_Reg|PC_IF[11]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[11]       ; clock1       ; clock1      ; 0.000        ; -0.002     ; 1.224      ;
; 0.963 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[22]     ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[22]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.229      ;
; 0.965 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[3]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[3]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.231      ;
; 0.969 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[23]     ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[23]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.235      ;
; 0.970 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[4] ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Write_Register_WB[4] ; clock1       ; clock1      ; 0.000        ; -0.007     ; 1.229      ;
; 0.970 ; ID_Registers:ID_Registers|Register_File_rtl_1_bypass[15]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[2]      ; clock1       ; clock1      ; 0.000        ; 0.001      ; 1.237      ;
; 0.970 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[22]     ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[55]         ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.236      ;
; 0.970 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[23]     ; ID_Registers:ID_Registers|Register_File_rtl_1_bypass[57]         ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.236      ;
; 0.972 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[3]      ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[17]         ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.238      ;
; 0.976 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[17]   ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[17]   ; clock1       ; clock1      ; 0.000        ; 0.008      ; 1.250      ;
; 0.976 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[22]     ; ID_Registers:ID_Registers|Register_File_rtl_1_bypass[55]         ; clock1       ; clock1      ; 0.000        ; 0.000      ; 1.242      ;
; 0.979 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Write_Register_WB[2]  ; ID_Registers:ID_Registers|Register_File_rtl_1_bypass[5]          ; clock1       ; clock1      ; 0.000        ; 0.006      ; 1.251      ;
; 0.985 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[15]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[2]      ; clock1       ; clock1      ; 0.000        ; 0.001      ; 1.252      ;
; 0.990 ; IF_PC_Reg:IF_PC_Reg|PC_IF[10]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[10]       ; clock1       ; clock1      ; 0.000        ; -0.002     ; 1.254      ;
; 0.994 ; IF_PC_Reg:IF_PC_Reg|PC_IF[5]                                      ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[5]        ; clock1       ; clock1      ; 0.000        ; -0.002     ; 1.258      ;
; 0.994 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Write_Register_WB[0]  ; ID_Registers:ID_Registers|Register_File_rtl_1_bypass[1]          ; clock1       ; clock1      ; 0.000        ; 0.006      ; 1.266      ;
; 0.995 ; IF_PC_Reg:IF_PC_Reg|PC_IF[25]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[25]       ; clock1       ; clock1      ; 0.000        ; -0.002     ; 1.259      ;
+-------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock1'                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_we_reg       ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_we_reg       ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg1 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg1 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg2 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg2 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg3 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg3 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg4 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg4 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a15~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+---------------------------------------------------------------------------------------+
; Clock to Output Times                                                                 ;
+-------------------------+------------+--------+--------+------------+-----------------+
; Data Port               ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------------+------------+--------+--------+------------+-----------------+
; ALU_Result_EX[*]        ; clock1     ; 22.117 ; 22.117 ; Rise       ; clock1          ;
;  ALU_Result_EX[0]       ; clock1     ; 18.394 ; 18.394 ; Rise       ; clock1          ;
;  ALU_Result_EX[1]       ; clock1     ; 17.453 ; 17.453 ; Rise       ; clock1          ;
;  ALU_Result_EX[2]       ; clock1     ; 16.900 ; 16.900 ; Rise       ; clock1          ;
;  ALU_Result_EX[3]       ; clock1     ; 16.802 ; 16.802 ; Rise       ; clock1          ;
;  ALU_Result_EX[4]       ; clock1     ; 17.668 ; 17.668 ; Rise       ; clock1          ;
;  ALU_Result_EX[5]       ; clock1     ; 17.302 ; 17.302 ; Rise       ; clock1          ;
;  ALU_Result_EX[6]       ; clock1     ; 17.565 ; 17.565 ; Rise       ; clock1          ;
;  ALU_Result_EX[7]       ; clock1     ; 17.255 ; 17.255 ; Rise       ; clock1          ;
;  ALU_Result_EX[8]       ; clock1     ; 16.965 ; 16.965 ; Rise       ; clock1          ;
;  ALU_Result_EX[9]       ; clock1     ; 18.784 ; 18.784 ; Rise       ; clock1          ;
;  ALU_Result_EX[10]      ; clock1     ; 17.990 ; 17.990 ; Rise       ; clock1          ;
;  ALU_Result_EX[11]      ; clock1     ; 18.353 ; 18.353 ; Rise       ; clock1          ;
;  ALU_Result_EX[12]      ; clock1     ; 18.700 ; 18.700 ; Rise       ; clock1          ;
;  ALU_Result_EX[13]      ; clock1     ; 17.700 ; 17.700 ; Rise       ; clock1          ;
;  ALU_Result_EX[14]      ; clock1     ; 17.551 ; 17.551 ; Rise       ; clock1          ;
;  ALU_Result_EX[15]      ; clock1     ; 18.105 ; 18.105 ; Rise       ; clock1          ;
;  ALU_Result_EX[16]      ; clock1     ; 17.490 ; 17.490 ; Rise       ; clock1          ;
;  ALU_Result_EX[17]      ; clock1     ; 17.974 ; 17.974 ; Rise       ; clock1          ;
;  ALU_Result_EX[18]      ; clock1     ; 18.607 ; 18.607 ; Rise       ; clock1          ;
;  ALU_Result_EX[19]      ; clock1     ; 19.581 ; 19.581 ; Rise       ; clock1          ;
;  ALU_Result_EX[20]      ; clock1     ; 21.017 ; 21.017 ; Rise       ; clock1          ;
;  ALU_Result_EX[21]      ; clock1     ; 20.294 ; 20.294 ; Rise       ; clock1          ;
;  ALU_Result_EX[22]      ; clock1     ; 20.998 ; 20.998 ; Rise       ; clock1          ;
;  ALU_Result_EX[23]      ; clock1     ; 20.848 ; 20.848 ; Rise       ; clock1          ;
;  ALU_Result_EX[24]      ; clock1     ; 19.966 ; 19.966 ; Rise       ; clock1          ;
;  ALU_Result_EX[25]      ; clock1     ; 21.784 ; 21.784 ; Rise       ; clock1          ;
;  ALU_Result_EX[26]      ; clock1     ; 21.307 ; 21.307 ; Rise       ; clock1          ;
;  ALU_Result_EX[27]      ; clock1     ; 21.285 ; 21.285 ; Rise       ; clock1          ;
;  ALU_Result_EX[28]      ; clock1     ; 20.767 ; 20.767 ; Rise       ; clock1          ;
;  ALU_Result_EX[29]      ; clock1     ; 22.078 ; 22.078 ; Rise       ; clock1          ;
;  ALU_Result_EX[30]      ; clock1     ; 22.117 ; 22.117 ; Rise       ; clock1          ;
;  ALU_Result_EX[31]      ; clock1     ; 21.258 ; 21.258 ; Rise       ; clock1          ;
; Instruction_IF[*]       ; clock1     ; 19.869 ; 19.869 ; Rise       ; clock1          ;
;  Instruction_IF[0]      ; clock1     ; 19.288 ; 19.288 ; Rise       ; clock1          ;
;  Instruction_IF[1]      ; clock1     ; 18.807 ; 18.807 ; Rise       ; clock1          ;
;  Instruction_IF[2]      ; clock1     ; 18.094 ; 18.094 ; Rise       ; clock1          ;
;  Instruction_IF[3]      ; clock1     ; 19.064 ; 19.064 ; Rise       ; clock1          ;
;  Instruction_IF[4]      ; clock1     ; 18.437 ; 18.437 ; Rise       ; clock1          ;
;  Instruction_IF[5]      ; clock1     ; 18.599 ; 18.599 ; Rise       ; clock1          ;
;  Instruction_IF[6]      ; clock1     ; 19.099 ; 19.099 ; Rise       ; clock1          ;
;  Instruction_IF[7]      ; clock1     ; 19.099 ; 19.099 ; Rise       ; clock1          ;
;  Instruction_IF[8]      ; clock1     ; 18.252 ; 18.252 ; Rise       ; clock1          ;
;  Instruction_IF[9]      ; clock1     ; 18.263 ; 18.263 ; Rise       ; clock1          ;
;  Instruction_IF[10]     ; clock1     ; 18.263 ; 18.263 ; Rise       ; clock1          ;
;  Instruction_IF[11]     ; clock1     ; 18.208 ; 18.208 ; Rise       ; clock1          ;
;  Instruction_IF[12]     ; clock1     ; 19.529 ; 19.529 ; Rise       ; clock1          ;
;  Instruction_IF[13]     ; clock1     ; 18.637 ; 18.637 ; Rise       ; clock1          ;
;  Instruction_IF[14]     ; clock1     ; 19.300 ; 19.300 ; Rise       ; clock1          ;
;  Instruction_IF[15]     ; clock1     ; 18.411 ; 18.411 ; Rise       ; clock1          ;
;  Instruction_IF[16]     ; clock1     ; 19.286 ; 19.286 ; Rise       ; clock1          ;
;  Instruction_IF[17]     ; clock1     ; 18.983 ; 18.983 ; Rise       ; clock1          ;
;  Instruction_IF[18]     ; clock1     ; 19.202 ; 19.202 ; Rise       ; clock1          ;
;  Instruction_IF[19]     ; clock1     ; 19.643 ; 19.643 ; Rise       ; clock1          ;
;  Instruction_IF[20]     ; clock1     ; 16.767 ; 16.767 ; Rise       ; clock1          ;
;  Instruction_IF[21]     ; clock1     ; 17.700 ; 17.700 ; Rise       ; clock1          ;
;  Instruction_IF[22]     ; clock1     ; 17.895 ; 17.895 ; Rise       ; clock1          ;
;  Instruction_IF[23]     ; clock1     ; 18.449 ; 18.449 ; Rise       ; clock1          ;
;  Instruction_IF[24]     ; clock1     ; 18.275 ; 18.275 ; Rise       ; clock1          ;
;  Instruction_IF[25]     ; clock1     ; 17.497 ; 17.497 ; Rise       ; clock1          ;
;  Instruction_IF[26]     ; clock1     ; 17.843 ; 17.843 ; Rise       ; clock1          ;
;  Instruction_IF[27]     ; clock1     ; 17.588 ; 17.588 ; Rise       ; clock1          ;
;  Instruction_IF[28]     ; clock1     ; 19.225 ; 19.225 ; Rise       ; clock1          ;
;  Instruction_IF[29]     ; clock1     ; 19.869 ; 19.869 ; Rise       ; clock1          ;
;  Instruction_IF[31]     ; clock1     ; 17.863 ; 17.863 ; Rise       ; clock1          ;
; MemWrite_MEM            ; clock1     ; 7.816  ; 7.816  ; Rise       ; clock1          ;
; Next_PC_IF[*]           ; clock1     ; 20.055 ; 20.055 ; Rise       ; clock1          ;
;  Next_PC_IF[0]          ; clock1     ; 19.640 ; 19.640 ; Rise       ; clock1          ;
;  Next_PC_IF[1]          ; clock1     ; 19.620 ; 19.620 ; Rise       ; clock1          ;
;  Next_PC_IF[2]          ; clock1     ; 19.336 ; 19.336 ; Rise       ; clock1          ;
;  Next_PC_IF[3]          ; clock1     ; 19.268 ; 19.268 ; Rise       ; clock1          ;
;  Next_PC_IF[4]          ; clock1     ; 19.034 ; 19.034 ; Rise       ; clock1          ;
;  Next_PC_IF[5]          ; clock1     ; 18.778 ; 18.778 ; Rise       ; clock1          ;
;  Next_PC_IF[6]          ; clock1     ; 19.223 ; 19.223 ; Rise       ; clock1          ;
;  Next_PC_IF[7]          ; clock1     ; 19.629 ; 19.629 ; Rise       ; clock1          ;
;  Next_PC_IF[8]          ; clock1     ; 19.944 ; 19.944 ; Rise       ; clock1          ;
;  Next_PC_IF[9]          ; clock1     ; 18.289 ; 18.289 ; Rise       ; clock1          ;
;  Next_PC_IF[10]         ; clock1     ; 19.244 ; 19.244 ; Rise       ; clock1          ;
;  Next_PC_IF[11]         ; clock1     ; 19.035 ; 19.035 ; Rise       ; clock1          ;
;  Next_PC_IF[12]         ; clock1     ; 18.940 ; 18.940 ; Rise       ; clock1          ;
;  Next_PC_IF[13]         ; clock1     ; 19.375 ; 19.375 ; Rise       ; clock1          ;
;  Next_PC_IF[14]         ; clock1     ; 19.585 ; 19.585 ; Rise       ; clock1          ;
;  Next_PC_IF[15]         ; clock1     ; 18.813 ; 18.813 ; Rise       ; clock1          ;
;  Next_PC_IF[16]         ; clock1     ; 19.324 ; 19.324 ; Rise       ; clock1          ;
;  Next_PC_IF[17]         ; clock1     ; 18.934 ; 18.934 ; Rise       ; clock1          ;
;  Next_PC_IF[18]         ; clock1     ; 19.705 ; 19.705 ; Rise       ; clock1          ;
;  Next_PC_IF[19]         ; clock1     ; 19.097 ; 19.097 ; Rise       ; clock1          ;
;  Next_PC_IF[20]         ; clock1     ; 19.541 ; 19.541 ; Rise       ; clock1          ;
;  Next_PC_IF[21]         ; clock1     ; 19.822 ; 19.822 ; Rise       ; clock1          ;
;  Next_PC_IF[22]         ; clock1     ; 19.243 ; 19.243 ; Rise       ; clock1          ;
;  Next_PC_IF[23]         ; clock1     ; 19.675 ; 19.675 ; Rise       ; clock1          ;
;  Next_PC_IF[24]         ; clock1     ; 19.209 ; 19.209 ; Rise       ; clock1          ;
;  Next_PC_IF[25]         ; clock1     ; 19.886 ; 19.886 ; Rise       ; clock1          ;
;  Next_PC_IF[26]         ; clock1     ; 19.062 ; 19.062 ; Rise       ; clock1          ;
;  Next_PC_IF[27]         ; clock1     ; 19.117 ; 19.117 ; Rise       ; clock1          ;
;  Next_PC_IF[28]         ; clock1     ; 19.226 ; 19.226 ; Rise       ; clock1          ;
;  Next_PC_IF[29]         ; clock1     ; 20.055 ; 20.055 ; Rise       ; clock1          ;
;  Next_PC_IF[30]         ; clock1     ; 19.426 ; 19.426 ; Rise       ; clock1          ;
;  Next_PC_IF[31]         ; clock1     ; 19.573 ; 19.573 ; Rise       ; clock1          ;
; Write_Data_MUX_MEM[*]   ; clock1     ; 13.247 ; 13.247 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[0]  ; clock1     ; 12.468 ; 12.468 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[1]  ; clock1     ; 12.724 ; 12.724 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[2]  ; clock1     ; 11.106 ; 11.106 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[3]  ; clock1     ; 12.545 ; 12.545 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[4]  ; clock1     ; 10.868 ; 10.868 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[5]  ; clock1     ; 11.681 ; 11.681 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[6]  ; clock1     ; 12.966 ; 12.966 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[7]  ; clock1     ; 10.941 ; 10.941 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[8]  ; clock1     ; 12.797 ; 12.797 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[9]  ; clock1     ; 12.392 ; 12.392 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[10] ; clock1     ; 12.787 ; 12.787 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[11] ; clock1     ; 13.054 ; 13.054 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[12] ; clock1     ; 12.734 ; 12.734 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[13] ; clock1     ; 12.926 ; 12.926 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[14] ; clock1     ; 12.395 ; 12.395 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[15] ; clock1     ; 13.014 ; 13.014 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[16] ; clock1     ; 12.313 ; 12.313 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[17] ; clock1     ; 12.874 ; 12.874 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[18] ; clock1     ; 12.734 ; 12.734 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[19] ; clock1     ; 12.879 ; 12.879 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[20] ; clock1     ; 12.047 ; 12.047 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[21] ; clock1     ; 11.760 ; 11.760 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[22] ; clock1     ; 13.195 ; 13.195 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[23] ; clock1     ; 11.866 ; 11.866 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[24] ; clock1     ; 13.247 ; 13.247 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[25] ; clock1     ; 12.982 ; 12.982 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[26] ; clock1     ; 12.952 ; 12.952 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[27] ; clock1     ; 12.866 ; 12.866 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[28] ; clock1     ; 12.753 ; 12.753 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[29] ; clock1     ; 13.134 ; 13.134 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[30] ; clock1     ; 12.758 ; 12.758 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[31] ; clock1     ; 11.917 ; 11.917 ; Rise       ; clock1          ;
+-------------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                         ;
+-------------------------+------------+--------+--------+------------+-----------------+
; Data Port               ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------------+------------+--------+--------+------------+-----------------+
; ALU_Result_EX[*]        ; clock1     ; 9.295  ; 9.295  ; Rise       ; clock1          ;
;  ALU_Result_EX[0]       ; clock1     ; 9.927  ; 9.927  ; Rise       ; clock1          ;
;  ALU_Result_EX[1]       ; clock1     ; 10.527 ; 10.527 ; Rise       ; clock1          ;
;  ALU_Result_EX[2]       ; clock1     ; 10.015 ; 10.015 ; Rise       ; clock1          ;
;  ALU_Result_EX[3]       ; clock1     ; 9.991  ; 9.991  ; Rise       ; clock1          ;
;  ALU_Result_EX[4]       ; clock1     ; 10.748 ; 10.748 ; Rise       ; clock1          ;
;  ALU_Result_EX[5]       ; clock1     ; 10.979 ; 10.979 ; Rise       ; clock1          ;
;  ALU_Result_EX[6]       ; clock1     ; 10.518 ; 10.518 ; Rise       ; clock1          ;
;  ALU_Result_EX[7]       ; clock1     ; 9.904  ; 9.904  ; Rise       ; clock1          ;
;  ALU_Result_EX[8]       ; clock1     ; 10.235 ; 10.235 ; Rise       ; clock1          ;
;  ALU_Result_EX[9]       ; clock1     ; 12.099 ; 12.099 ; Rise       ; clock1          ;
;  ALU_Result_EX[10]      ; clock1     ; 10.974 ; 10.974 ; Rise       ; clock1          ;
;  ALU_Result_EX[11]      ; clock1     ; 11.288 ; 11.288 ; Rise       ; clock1          ;
;  ALU_Result_EX[12]      ; clock1     ; 10.889 ; 10.889 ; Rise       ; clock1          ;
;  ALU_Result_EX[13]      ; clock1     ; 11.010 ; 11.010 ; Rise       ; clock1          ;
;  ALU_Result_EX[14]      ; clock1     ; 9.592  ; 9.592  ; Rise       ; clock1          ;
;  ALU_Result_EX[15]      ; clock1     ; 10.160 ; 10.160 ; Rise       ; clock1          ;
;  ALU_Result_EX[16]      ; clock1     ; 10.485 ; 10.485 ; Rise       ; clock1          ;
;  ALU_Result_EX[17]      ; clock1     ; 10.441 ; 10.441 ; Rise       ; clock1          ;
;  ALU_Result_EX[18]      ; clock1     ; 9.783  ; 9.783  ; Rise       ; clock1          ;
;  ALU_Result_EX[19]      ; clock1     ; 10.938 ; 10.938 ; Rise       ; clock1          ;
;  ALU_Result_EX[20]      ; clock1     ; 11.749 ; 11.749 ; Rise       ; clock1          ;
;  ALU_Result_EX[21]      ; clock1     ; 11.014 ; 11.014 ; Rise       ; clock1          ;
;  ALU_Result_EX[22]      ; clock1     ; 10.607 ; 10.607 ; Rise       ; clock1          ;
;  ALU_Result_EX[23]      ; clock1     ; 10.965 ; 10.965 ; Rise       ; clock1          ;
;  ALU_Result_EX[24]      ; clock1     ; 9.295  ; 9.295  ; Rise       ; clock1          ;
;  ALU_Result_EX[25]      ; clock1     ; 11.282 ; 11.282 ; Rise       ; clock1          ;
;  ALU_Result_EX[26]      ; clock1     ; 10.855 ; 10.855 ; Rise       ; clock1          ;
;  ALU_Result_EX[27]      ; clock1     ; 10.589 ; 10.589 ; Rise       ; clock1          ;
;  ALU_Result_EX[28]      ; clock1     ; 10.023 ; 10.023 ; Rise       ; clock1          ;
;  ALU_Result_EX[29]      ; clock1     ; 11.211 ; 11.211 ; Rise       ; clock1          ;
;  ALU_Result_EX[30]      ; clock1     ; 11.253 ; 11.253 ; Rise       ; clock1          ;
;  ALU_Result_EX[31]      ; clock1     ; 11.126 ; 11.126 ; Rise       ; clock1          ;
; Instruction_IF[*]       ; clock1     ; 8.674  ; 8.674  ; Rise       ; clock1          ;
;  Instruction_IF[0]      ; clock1     ; 10.527 ; 10.527 ; Rise       ; clock1          ;
;  Instruction_IF[1]      ; clock1     ; 9.501  ; 9.501  ; Rise       ; clock1          ;
;  Instruction_IF[2]      ; clock1     ; 8.674  ; 8.674  ; Rise       ; clock1          ;
;  Instruction_IF[3]      ; clock1     ; 10.756 ; 10.756 ; Rise       ; clock1          ;
;  Instruction_IF[4]      ; clock1     ; 9.012  ; 9.012  ; Rise       ; clock1          ;
;  Instruction_IF[5]      ; clock1     ; 10.638 ; 10.638 ; Rise       ; clock1          ;
;  Instruction_IF[6]      ; clock1     ; 10.791 ; 10.791 ; Rise       ; clock1          ;
;  Instruction_IF[7]      ; clock1     ; 10.791 ; 10.791 ; Rise       ; clock1          ;
;  Instruction_IF[8]      ; clock1     ; 9.169  ; 9.169  ; Rise       ; clock1          ;
;  Instruction_IF[9]      ; clock1     ; 9.180  ; 9.180  ; Rise       ; clock1          ;
;  Instruction_IF[10]     ; clock1     ; 9.180  ; 9.180  ; Rise       ; clock1          ;
;  Instruction_IF[11]     ; clock1     ; 9.513  ; 9.513  ; Rise       ; clock1          ;
;  Instruction_IF[12]     ; clock1     ; 10.841 ; 10.841 ; Rise       ; clock1          ;
;  Instruction_IF[13]     ; clock1     ; 9.946  ; 9.946  ; Rise       ; clock1          ;
;  Instruction_IF[14]     ; clock1     ; 10.602 ; 10.602 ; Rise       ; clock1          ;
;  Instruction_IF[15]     ; clock1     ; 9.524  ; 9.524  ; Rise       ; clock1          ;
;  Instruction_IF[16]     ; clock1     ; 11.456 ; 11.456 ; Rise       ; clock1          ;
;  Instruction_IF[17]     ; clock1     ; 10.665 ; 10.665 ; Rise       ; clock1          ;
;  Instruction_IF[18]     ; clock1     ; 11.369 ; 11.369 ; Rise       ; clock1          ;
;  Instruction_IF[19]     ; clock1     ; 11.082 ; 11.082 ; Rise       ; clock1          ;
;  Instruction_IF[20]     ; clock1     ; 9.343  ; 9.343  ; Rise       ; clock1          ;
;  Instruction_IF[21]     ; clock1     ; 10.285 ; 10.285 ; Rise       ; clock1          ;
;  Instruction_IF[22]     ; clock1     ; 10.128 ; 10.128 ; Rise       ; clock1          ;
;  Instruction_IF[23]     ; clock1     ; 10.145 ; 10.145 ; Rise       ; clock1          ;
;  Instruction_IF[24]     ; clock1     ; 9.973  ; 9.973  ; Rise       ; clock1          ;
;  Instruction_IF[25]     ; clock1     ; 9.963  ; 9.963  ; Rise       ; clock1          ;
;  Instruction_IF[26]     ; clock1     ; 10.728 ; 10.728 ; Rise       ; clock1          ;
;  Instruction_IF[27]     ; clock1     ; 9.709  ; 9.709  ; Rise       ; clock1          ;
;  Instruction_IF[28]     ; clock1     ; 10.523 ; 10.523 ; Rise       ; clock1          ;
;  Instruction_IF[29]     ; clock1     ; 11.440 ; 11.440 ; Rise       ; clock1          ;
;  Instruction_IF[31]     ; clock1     ; 10.748 ; 10.748 ; Rise       ; clock1          ;
; MemWrite_MEM            ; clock1     ; 7.816  ; 7.816  ; Rise       ; clock1          ;
; Next_PC_IF[*]           ; clock1     ; 8.618  ; 8.618  ; Rise       ; clock1          ;
;  Next_PC_IF[0]          ; clock1     ; 9.495  ; 9.495  ; Rise       ; clock1          ;
;  Next_PC_IF[1]          ; clock1     ; 9.475  ; 9.475  ; Rise       ; clock1          ;
;  Next_PC_IF[2]          ; clock1     ; 9.712  ; 9.712  ; Rise       ; clock1          ;
;  Next_PC_IF[3]          ; clock1     ; 9.885  ; 9.885  ; Rise       ; clock1          ;
;  Next_PC_IF[4]          ; clock1     ; 9.178  ; 9.178  ; Rise       ; clock1          ;
;  Next_PC_IF[5]          ; clock1     ; 8.969  ; 8.969  ; Rise       ; clock1          ;
;  Next_PC_IF[6]          ; clock1     ; 9.595  ; 9.595  ; Rise       ; clock1          ;
;  Next_PC_IF[7]          ; clock1     ; 9.565  ; 9.565  ; Rise       ; clock1          ;
;  Next_PC_IF[8]          ; clock1     ; 10.140 ; 10.140 ; Rise       ; clock1          ;
;  Next_PC_IF[9]          ; clock1     ; 8.618  ; 8.618  ; Rise       ; clock1          ;
;  Next_PC_IF[10]         ; clock1     ; 10.118 ; 10.118 ; Rise       ; clock1          ;
;  Next_PC_IF[11]         ; clock1     ; 10.057 ; 10.057 ; Rise       ; clock1          ;
;  Next_PC_IF[12]         ; clock1     ; 9.967  ; 9.967  ; Rise       ; clock1          ;
;  Next_PC_IF[13]         ; clock1     ; 9.145  ; 9.145  ; Rise       ; clock1          ;
;  Next_PC_IF[14]         ; clock1     ; 10.079 ; 10.079 ; Rise       ; clock1          ;
;  Next_PC_IF[15]         ; clock1     ; 8.890  ; 8.890  ; Rise       ; clock1          ;
;  Next_PC_IF[16]         ; clock1     ; 9.251  ; 9.251  ; Rise       ; clock1          ;
;  Next_PC_IF[17]         ; clock1     ; 10.010 ; 10.010 ; Rise       ; clock1          ;
;  Next_PC_IF[18]         ; clock1     ; 10.044 ; 10.044 ; Rise       ; clock1          ;
;  Next_PC_IF[19]         ; clock1     ; 9.565  ; 9.565  ; Rise       ; clock1          ;
;  Next_PC_IF[20]         ; clock1     ; 9.661  ; 9.661  ; Rise       ; clock1          ;
;  Next_PC_IF[21]         ; clock1     ; 10.064 ; 10.064 ; Rise       ; clock1          ;
;  Next_PC_IF[22]         ; clock1     ; 9.715  ; 9.715  ; Rise       ; clock1          ;
;  Next_PC_IF[23]         ; clock1     ; 10.949 ; 10.949 ; Rise       ; clock1          ;
;  Next_PC_IF[24]         ; clock1     ; 9.864  ; 9.864  ; Rise       ; clock1          ;
;  Next_PC_IF[25]         ; clock1     ; 10.861 ; 10.861 ; Rise       ; clock1          ;
;  Next_PC_IF[26]         ; clock1     ; 10.208 ; 10.208 ; Rise       ; clock1          ;
;  Next_PC_IF[27]         ; clock1     ; 10.090 ; 10.090 ; Rise       ; clock1          ;
;  Next_PC_IF[28]         ; clock1     ; 9.351  ; 9.351  ; Rise       ; clock1          ;
;  Next_PC_IF[29]         ; clock1     ; 10.169 ; 10.169 ; Rise       ; clock1          ;
;  Next_PC_IF[30]         ; clock1     ; 10.014 ; 10.014 ; Rise       ; clock1          ;
;  Next_PC_IF[31]         ; clock1     ; 9.666  ; 9.666  ; Rise       ; clock1          ;
; Write_Data_MUX_MEM[*]   ; clock1     ; 8.025  ; 8.025  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[0]  ; clock1     ; 8.982  ; 8.982  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[1]  ; clock1     ; 8.779  ; 8.779  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[2]  ; clock1     ; 8.489  ; 8.489  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[3]  ; clock1     ; 8.600  ; 8.600  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[4]  ; clock1     ; 8.253  ; 8.253  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[5]  ; clock1     ; 8.025  ; 8.025  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[6]  ; clock1     ; 9.582  ; 9.582  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[7]  ; clock1     ; 8.323  ; 8.323  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[8]  ; clock1     ; 8.992  ; 8.992  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[9]  ; clock1     ; 8.797  ; 8.797  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[10] ; clock1     ; 9.181  ; 9.181  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[11] ; clock1     ; 9.447  ; 9.447  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[12] ; clock1     ; 9.132  ; 9.132  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[13] ; clock1     ; 9.296  ; 9.296  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[14] ; clock1     ; 8.477  ; 8.477  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[15] ; clock1     ; 9.098  ; 9.098  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[16] ; clock1     ; 9.248  ; 9.248  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[17] ; clock1     ; 9.244  ; 9.244  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[18] ; clock1     ; 9.599  ; 9.599  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[19] ; clock1     ; 9.528  ; 9.528  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[20] ; clock1     ; 8.400  ; 8.400  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[21] ; clock1     ; 8.114  ; 8.114  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[22] ; clock1     ; 9.314  ; 9.314  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[23] ; clock1     ; 8.234  ; 8.234  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[24] ; clock1     ; 9.618  ; 9.618  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[25] ; clock1     ; 9.333  ; 9.333  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[26] ; clock1     ; 9.305  ; 9.305  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[27] ; clock1     ; 8.985  ; 8.985  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[28] ; clock1     ; 8.832  ; 8.832  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[29] ; clock1     ; 9.248  ; 9.248  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[30] ; clock1     ; 8.873  ; 8.873  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[31] ; clock1     ; 8.258  ; 8.258  ; Rise       ; clock1          ;
+-------------------------+------------+--------+--------+------------+-----------------+


+---------------------------------+
; Fast Model Setup Summary        ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; clock1 ; 74.177 ; 0.000         ;
+--------+--------+---------------+


+--------------------------------+
; Fast Model Hold Summary        ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; clock1 ; 0.215 ; 0.000         ;
+--------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------+
; Fast Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clock1              ; 37.873 ; 0.000         ;
; altera_reserved_tck ; 97.778 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock1'                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 74.177 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg3      ; clock1       ; clock1      ; 80.000       ; 0.005      ; 5.827      ;
; 74.177 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg3      ; clock1       ; clock1      ; 80.000       ; 0.005      ; 5.827      ;
; 74.177 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg3      ; clock1       ; clock1      ; 80.000       ; 0.005      ; 5.827      ;
; 74.177 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg3      ; clock1       ; clock1      ; 80.000       ; 0.005      ; 5.827      ;
; 74.177 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg3      ; clock1       ; clock1      ; 80.000       ; 0.005      ; 5.827      ;
; 74.200 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg2      ; clock1       ; clock1      ; 80.000       ; 0.005      ; 5.804      ;
; 74.200 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg2      ; clock1       ; clock1      ; 80.000       ; 0.005      ; 5.804      ;
; 74.200 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg2      ; clock1       ; clock1      ; 80.000       ; 0.005      ; 5.804      ;
; 74.200 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg2      ; clock1       ; clock1      ; 80.000       ; 0.005      ; 5.804      ;
; 74.200 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg2      ; clock1       ; clock1      ; 80.000       ; 0.005      ; 5.804      ;
; 74.337 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg3      ; clock1       ; clock1      ; 80.000       ; 0.000      ; 5.662      ;
; 74.337 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg3      ; clock1       ; clock1      ; 80.000       ; 0.000      ; 5.662      ;
; 74.337 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg3      ; clock1       ; clock1      ; 80.000       ; 0.000      ; 5.662      ;
; 74.337 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg3      ; clock1       ; clock1      ; 80.000       ; 0.000      ; 5.662      ;
; 74.337 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg3      ; clock1       ; clock1      ; 80.000       ; 0.000      ; 5.662      ;
; 74.352 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]                                                                 ; clock1       ; clock1      ; 80.000       ; -0.064     ; 5.616      ;
; 74.352 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]                                                                 ; clock1       ; clock1      ; 80.000       ; -0.064     ; 5.616      ;
; 74.352 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]                                                                 ; clock1       ; clock1      ; 80.000       ; -0.064     ; 5.616      ;
; 74.352 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]                                                                 ; clock1       ; clock1      ; 80.000       ; -0.064     ; 5.616      ;
; 74.352 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg4 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]                                                                 ; clock1       ; clock1      ; 80.000       ; -0.064     ; 5.616      ;
; 74.358 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg0 ; IF_PC_Reg:IF_PC_Reg|PC_IF[20]                                                                                                ; clock1       ; clock1      ; 80.000       ; -0.075     ; 5.599      ;
; 74.358 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg1 ; IF_PC_Reg:IF_PC_Reg|PC_IF[20]                                                                                                ; clock1       ; clock1      ; 80.000       ; -0.075     ; 5.599      ;
; 74.358 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg2 ; IF_PC_Reg:IF_PC_Reg|PC_IF[20]                                                                                                ; clock1       ; clock1      ; 80.000       ; -0.075     ; 5.599      ;
; 74.358 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg3 ; IF_PC_Reg:IF_PC_Reg|PC_IF[20]                                                                                                ; clock1       ; clock1      ; 80.000       ; -0.075     ; 5.599      ;
; 74.358 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg4 ; IF_PC_Reg:IF_PC_Reg|PC_IF[20]                                                                                                ; clock1       ; clock1      ; 80.000       ; -0.075     ; 5.599      ;
; 74.360 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg0 ; IF_PC_Reg:IF_PC_Reg|PC_IF[13]                                                                                                ; clock1       ; clock1      ; 80.000       ; -0.092     ; 5.580      ;
; 74.360 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg2      ; clock1       ; clock1      ; 80.000       ; 0.000      ; 5.639      ;
; 74.360 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg1 ; IF_PC_Reg:IF_PC_Reg|PC_IF[13]                                                                                                ; clock1       ; clock1      ; 80.000       ; -0.092     ; 5.580      ;
; 74.360 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg2 ; IF_PC_Reg:IF_PC_Reg|PC_IF[13]                                                                                                ; clock1       ; clock1      ; 80.000       ; -0.092     ; 5.580      ;
; 74.360 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg3 ; IF_PC_Reg:IF_PC_Reg|PC_IF[13]                                                                                                ; clock1       ; clock1      ; 80.000       ; -0.092     ; 5.580      ;
; 74.360 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg4 ; IF_PC_Reg:IF_PC_Reg|PC_IF[13]                                                                                                ; clock1       ; clock1      ; 80.000       ; -0.092     ; 5.580      ;
; 74.360 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg2      ; clock1       ; clock1      ; 80.000       ; 0.000      ; 5.639      ;
; 74.360 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg2      ; clock1       ; clock1      ; 80.000       ; 0.000      ; 5.639      ;
; 74.360 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg2      ; clock1       ; clock1      ; 80.000       ; 0.000      ; 5.639      ;
; 74.360 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg2      ; clock1       ; clock1      ; 80.000       ; 0.000      ; 5.639      ;
; 74.370 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20]                                                                 ; clock1       ; clock1      ; 80.000       ; -0.064     ; 5.598      ;
; 74.370 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20]                                                                 ; clock1       ; clock1      ; 80.000       ; -0.064     ; 5.598      ;
; 74.370 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20]                                                                 ; clock1       ; clock1      ; 80.000       ; -0.064     ; 5.598      ;
; 74.370 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20]                                                                 ; clock1       ; clock1      ; 80.000       ; -0.064     ; 5.598      ;
; 74.370 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg4 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[20]                                                                 ; clock1       ; clock1      ; 80.000       ; -0.064     ; 5.598      ;
; 74.376 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg0 ; IF_PC_Reg:IF_PC_Reg|PC_IF[27]                                                                                                ; clock1       ; clock1      ; 80.000       ; -0.076     ; 5.580      ;
; 74.376 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg1 ; IF_PC_Reg:IF_PC_Reg|PC_IF[27]                                                                                                ; clock1       ; clock1      ; 80.000       ; -0.076     ; 5.580      ;
; 74.376 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg2 ; IF_PC_Reg:IF_PC_Reg|PC_IF[27]                                                                                                ; clock1       ; clock1      ; 80.000       ; -0.076     ; 5.580      ;
; 74.376 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg3 ; IF_PC_Reg:IF_PC_Reg|PC_IF[27]                                                                                                ; clock1       ; clock1      ; 80.000       ; -0.076     ; 5.580      ;
; 74.376 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg4 ; IF_PC_Reg:IF_PC_Reg|PC_IF[27]                                                                                                ; clock1       ; clock1      ; 80.000       ; -0.076     ; 5.580      ;
; 74.385 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[18]                                                                 ; clock1       ; clock1      ; 80.000       ; -0.066     ; 5.581      ;
; 74.385 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[18]                                                                 ; clock1       ; clock1      ; 80.000       ; -0.066     ; 5.581      ;
; 74.385 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[18]                                                                 ; clock1       ; clock1      ; 80.000       ; -0.066     ; 5.581      ;
; 74.385 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[18]                                                                 ; clock1       ; clock1      ; 80.000       ; -0.066     ; 5.581      ;
; 74.385 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg4 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[18]                                                                 ; clock1       ; clock1      ; 80.000       ; -0.066     ; 5.581      ;
; 74.392 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[13]                                                          ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28]                                                               ; clock1       ; clock1      ; 80.000       ; -0.025     ; 5.615      ;
; 74.403 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[19]                                                                 ; clock1       ; clock1      ; 80.000       ; -0.066     ; 5.563      ;
; 74.403 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg1 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[19]                                                                 ; clock1       ; clock1      ; 80.000       ; -0.066     ; 5.563      ;
; 74.403 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg2 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[19]                                                                 ; clock1       ; clock1      ; 80.000       ; -0.066     ; 5.563      ;
; 74.403 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg3 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[19]                                                                 ; clock1       ; clock1      ; 80.000       ; -0.066     ; 5.563      ;
; 74.403 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg4 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[19]                                                                 ; clock1       ; clock1      ; 80.000       ; -0.066     ; 5.563      ;
; 74.404 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg0 ; IF_PC_Reg:IF_PC_Reg|PC_IF[2]                                                                                                 ; clock1       ; clock1      ; 80.000       ; -0.095     ; 5.533      ;
; 74.404 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg1 ; IF_PC_Reg:IF_PC_Reg|PC_IF[2]                                                                                                 ; clock1       ; clock1      ; 80.000       ; -0.095     ; 5.533      ;
; 74.404 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg2 ; IF_PC_Reg:IF_PC_Reg|PC_IF[2]                                                                                                 ; clock1       ; clock1      ; 80.000       ; -0.095     ; 5.533      ;
; 74.404 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg3 ; IF_PC_Reg:IF_PC_Reg|PC_IF[2]                                                                                                 ; clock1       ; clock1      ; 80.000       ; -0.095     ; 5.533      ;
; 74.404 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg4 ; IF_PC_Reg:IF_PC_Reg|PC_IF[2]                                                                                                 ; clock1       ; clock1      ; 80.000       ; -0.095     ; 5.533      ;
; 74.409 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg0 ; IF_PC_Reg:IF_PC_Reg|PC_IF[18]                                                                                                ; clock1       ; clock1      ; 80.000       ; -0.075     ; 5.548      ;
; 74.409 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg1 ; IF_PC_Reg:IF_PC_Reg|PC_IF[18]                                                                                                ; clock1       ; clock1      ; 80.000       ; -0.075     ; 5.548      ;
; 74.409 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg2 ; IF_PC_Reg:IF_PC_Reg|PC_IF[18]                                                                                                ; clock1       ; clock1      ; 80.000       ; -0.075     ; 5.548      ;
; 74.409 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg3 ; IF_PC_Reg:IF_PC_Reg|PC_IF[18]                                                                                                ; clock1       ; clock1      ; 80.000       ; -0.075     ; 5.548      ;
; 74.409 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg4 ; IF_PC_Reg:IF_PC_Reg|PC_IF[18]                                                                                                ; clock1       ; clock1      ; 80.000       ; -0.075     ; 5.548      ;
; 74.415 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg0 ; IF_PC_Reg:IF_PC_Reg|PC_IF[24]                                                                                                ; clock1       ; clock1      ; 80.000       ; -0.087     ; 5.530      ;
; 74.415 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg1 ; IF_PC_Reg:IF_PC_Reg|PC_IF[24]                                                                                                ; clock1       ; clock1      ; 80.000       ; -0.087     ; 5.530      ;
; 74.415 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg2 ; IF_PC_Reg:IF_PC_Reg|PC_IF[24]                                                                                                ; clock1       ; clock1      ; 80.000       ; -0.087     ; 5.530      ;
; 74.415 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg3 ; IF_PC_Reg:IF_PC_Reg|PC_IF[24]                                                                                                ; clock1       ; clock1      ; 80.000       ; -0.087     ; 5.530      ;
; 74.415 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg4 ; IF_PC_Reg:IF_PC_Reg|PC_IF[24]                                                                                                ; clock1       ; clock1      ; 80.000       ; -0.087     ; 5.530      ;
; 74.428 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg0      ; clock1       ; clock1      ; 80.000       ; 0.005      ; 5.576      ;
; 74.428 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg0      ; clock1       ; clock1      ; 80.000       ; 0.005      ; 5.576      ;
; 74.428 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg0      ; clock1       ; clock1      ; 80.000       ; 0.005      ; 5.576      ;
; 74.428 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg0      ; clock1       ; clock1      ; 80.000       ; 0.005      ; 5.576      ;
; 74.428 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg0      ; clock1       ; clock1      ; 80.000       ; 0.005      ; 5.576      ;
; 74.434 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg0 ; IF_PC_Reg:IF_PC_Reg|PC_IF[22]                                                                                                ; clock1       ; clock1      ; 80.000       ; -0.075     ; 5.523      ;
; 74.434 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg1 ; IF_PC_Reg:IF_PC_Reg|PC_IF[22]                                                                                                ; clock1       ; clock1      ; 80.000       ; -0.075     ; 5.523      ;
; 74.434 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg2 ; IF_PC_Reg:IF_PC_Reg|PC_IF[22]                                                                                                ; clock1       ; clock1      ; 80.000       ; -0.075     ; 5.523      ;
; 74.434 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg3 ; IF_PC_Reg:IF_PC_Reg|PC_IF[22]                                                                                                ; clock1       ; clock1      ; 80.000       ; -0.075     ; 5.523      ;
; 74.434 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg4 ; IF_PC_Reg:IF_PC_Reg|PC_IF[22]                                                                                                ; clock1       ; clock1      ; 80.000       ; -0.075     ; 5.523      ;
; 74.437 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg0 ; IF_PC_Reg:IF_PC_Reg|PC_IF[21]                                                                                                ; clock1       ; clock1      ; 80.000       ; -0.075     ; 5.520      ;
; 74.437 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg1 ; IF_PC_Reg:IF_PC_Reg|PC_IF[21]                                                                                                ; clock1       ; clock1      ; 80.000       ; -0.075     ; 5.520      ;
; 74.437 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg2 ; IF_PC_Reg:IF_PC_Reg|PC_IF[21]                                                                                                ; clock1       ; clock1      ; 80.000       ; -0.075     ; 5.520      ;
; 74.437 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg3 ; IF_PC_Reg:IF_PC_Reg|PC_IF[21]                                                                                                ; clock1       ; clock1      ; 80.000       ; -0.075     ; 5.520      ;
; 74.437 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg4 ; IF_PC_Reg:IF_PC_Reg|PC_IF[21]                                                                                                ; clock1       ; clock1      ; 80.000       ; -0.075     ; 5.520      ;
; 74.444 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg1      ; clock1       ; clock1      ; 80.000       ; 0.005      ; 5.560      ;
; 74.444 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg1      ; clock1       ; clock1      ; 80.000       ; 0.005      ; 5.560      ;
; 74.444 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg1      ; clock1       ; clock1      ; 80.000       ; 0.005      ; 5.560      ;
; 74.444 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg1      ; clock1       ; clock1      ; 80.000       ; 0.005      ; 5.560      ;
; 74.444 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg1      ; clock1       ; clock1      ; 80.000       ; 0.005      ; 5.560      ;
; 74.446 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[13]                                                          ; MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_lfh1:auto_generated|ram_block1a27~portb_address_reg0 ; clock1       ; clock1      ; 80.000       ; 0.018      ; 5.571      ;
; 74.452 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[13]                                                          ; MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_lfh1:auto_generated|ram_block1a18~portb_address_reg0 ; clock1       ; clock1      ; 80.000       ; 0.050      ; 5.597      ;
; 74.453 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg0 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg3      ; clock1       ; clock1      ; 80.000       ; 0.000      ; 5.546      ;
; 74.453 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg1 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg3      ; clock1       ; clock1      ; 80.000       ; 0.000      ; 5.546      ;
; 74.453 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg2 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg3      ; clock1       ; clock1      ; 80.000       ; 0.000      ; 5.546      ;
; 74.453 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg3 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg3      ; clock1       ; clock1      ; 80.000       ; 0.000      ; 5.546      ;
; 74.453 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg4 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg3      ; clock1       ; clock1      ; 80.000       ; 0.000      ; 5.546      ;
; 74.455 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[13]                                                          ; MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_lfh1:auto_generated|ram_block1a0~portb_address_reg0  ; clock1       ; clock1      ; 80.000       ; 0.040      ; 5.584      ;
; 74.466 ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg0 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[17]                                                                 ; clock1       ; clock1      ; 80.000       ; -0.066     ; 5.500      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock1'                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; IF_PC_Reg:IF_PC_Reg|PC_IF[0]                                      ; IF_PC_Reg:IF_PC_Reg|PC_IF[0]                                     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.367      ;
; 0.239 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[2] ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Write_Register_WB[2] ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.391      ;
; 0.241 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[0] ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Write_Register_WB[0] ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.393      ;
; 0.256 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|MemRead_EX             ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.408      ;
; 0.259 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|MemWrite_EX            ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.411      ;
; 0.260 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[31]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|ALUOp_EX[1]            ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.412      ;
; 0.293 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[14]      ; IF_PC_Reg:IF_PC_Reg|PC_IF[16]                                    ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.445      ;
; 0.295 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[5]       ; IF_PC_Reg:IF_PC_Reg|PC_IF[7]                                     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.447      ;
; 0.299 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[7]       ; IF_PC_Reg:IF_PC_Reg|PC_IF[5]                                     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.451      ;
; 0.304 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[7]       ; IF_PC_Reg:IF_PC_Reg|PC_IF[8]                                     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.456      ;
; 0.326 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[10]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[10]   ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[3] ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Write_Register_WB[3] ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[0]       ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[0]    ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[7]     ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[15]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.480      ;
; 0.329 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[1] ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Write_Register_WB[1] ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[10]    ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[10]    ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.481      ;
; 0.330 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[27]    ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[27]    ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.482      ;
; 0.331 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[2]     ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[5]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.483      ;
; 0.331 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[4]     ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[9]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.483      ;
; 0.332 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Instruction_EX[25]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.484      ;
; 0.332 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[6]     ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[6]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.484      ;
; 0.332 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28]    ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[28]    ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.484      ;
; 0.333 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[11]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[11]   ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.485      ;
; 0.334 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[14]    ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[14]    ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.486      ;
; 0.334 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[15]    ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[15]    ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.486      ;
; 0.338 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[12]    ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[12]    ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.490      ;
; 0.338 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[24]    ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[24]    ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.490      ;
; 0.345 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[22]    ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[22]    ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.497      ;
; 0.359 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[13]      ; IF_PC_Reg:IF_PC_Reg|PC_IF[15]                                    ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.511      ;
; 0.362 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[11]      ; IF_PC_Reg:IF_PC_Reg|PC_IF[13]                                    ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.514      ;
; 0.370 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[7]       ; IF_PC_Reg:IF_PC_Reg|PC_IF[9]                                     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]        ; IF_PC_Reg:IF_PC_Reg|PC_IF[31]                                    ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.523      ;
; 0.378 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]         ; IF_PC_Reg:IF_PC_Reg|PC_IF[0]                                     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[29]        ; IF_PC_Reg:IF_PC_Reg|PC_IF[29]                                    ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.531      ;
; 0.379 ; ID_Registers:ID_Registers|Register_File_rtl_1_bypass[21]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[5]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]        ; IF_PC_Reg:IF_PC_Reg|PC_IF[28]                                    ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.532      ;
; 0.381 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[22]    ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[63]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.533      ;
; 0.381 ; ID_Registers:ID_Registers|Register_File_rtl_1_bypass[63]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[26]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.533      ;
; 0.382 ; ID_Registers:ID_Registers|Register_File_rtl_1_bypass[23]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[6]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.534      ;
; 0.383 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[45]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[17]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.535      ;
; 0.383 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[55]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[22]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.535      ;
; 0.383 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[24]     ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[24]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.535      ;
; 0.384 ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[2]       ; IF_PC_Reg:IF_PC_Reg|PC_IF[4]                                     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.536      ;
; 0.385 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[69]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[29]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.537      ;
; 0.386 ; ID_Registers:ID_Registers|Register_File_rtl_1_bypass[55]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[22]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.538      ;
; 0.386 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[28]     ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[28]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.538      ;
; 0.389 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[6]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[6]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.541      ;
; 0.390 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[5]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[5]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.542      ;
; 0.398 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[13]     ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[13]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.550      ;
; 0.407 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[24]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[24]   ; clock1       ; clock1      ; 0.000        ; 0.001      ; 0.560      ;
; 0.409 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[7]       ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[7]    ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.561      ;
; 0.410 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[16]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[16]   ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.562      ;
; 0.410 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[29]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[29]   ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.562      ;
; 0.413 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[12]   ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[12]   ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.565      ;
; 0.413 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[17]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[17]   ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.565      ;
; 0.413 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[8]     ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[8]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.565      ;
; 0.414 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Read_Data_WB[28]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[28]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.566      ;
; 0.417 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[19]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[19]   ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.569      ;
; 0.417 ; ID_Registers:ID_Registers|Register_File_rtl_1_bypass[56]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[22]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.569      ;
; 0.421 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Read_Data_WB[6]       ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[6]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.573      ;
; 0.422 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Read_Data_WB[5]       ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[5]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.574      ;
; 0.426 ; IF_PC_Reg:IF_PC_Reg|PC_IF[7]                                      ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[4]      ; clock1       ; clock1      ; 0.000        ; -0.001     ; 0.577      ;
; 0.428 ; ID_Registers:ID_Registers|Register_File_rtl_1_bypass[45]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[17]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.580      ;
; 0.428 ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[12]      ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[12]   ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.580      ;
; 0.428 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[18]    ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[18]    ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.580      ;
; 0.428 ; ID_Registers:ID_Registers|Register_File_rtl_1_bypass[47]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[18]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.580      ;
; 0.429 ; IF_PC_Reg:IF_PC_Reg|PC_IF[7]                                      ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[2]      ; clock1       ; clock1      ; 0.000        ; -0.001     ; 0.580      ;
; 0.430 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[1]     ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[3]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.582      ;
; 0.432 ; IF_PC_Reg:IF_PC_Reg|PC_IF[9]                                      ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[9]        ; clock1       ; clock1      ; 0.000        ; -0.002     ; 0.582      ;
; 0.441 ; IF_PC_Reg:IF_PC_Reg|PC_IF[11]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[11]       ; clock1       ; clock1      ; 0.000        ; -0.002     ; 0.591      ;
; 0.444 ; IF_PC_Reg:IF_PC_Reg|PC_IF[10]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[10]       ; clock1       ; clock1      ; 0.000        ; -0.002     ; 0.594      ;
; 0.447 ; IF_PC_Reg:IF_PC_Reg|PC_IF[25]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[25]       ; clock1       ; clock1      ; 0.000        ; -0.002     ; 0.597      ;
; 0.448 ; IF_PC_Reg:IF_PC_Reg|PC_IF[5]                                      ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[5]        ; clock1       ; clock1      ; 0.000        ; -0.002     ; 0.598      ;
; 0.448 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Write_Register_WB[2]  ; ID_Registers:ID_Registers|Register_File_rtl_1_bypass[5]          ; clock1       ; clock1      ; 0.000        ; 0.007      ; 0.607      ;
; 0.450 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Register_MEM[4] ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Write_Register_WB[4] ; clock1       ; clock1      ; 0.000        ; -0.007     ; 0.595      ;
; 0.452 ; IF_PC_Reg:IF_PC_Reg|PC_IF[8]                                      ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[8]        ; clock1       ; clock1      ; 0.000        ; -0.002     ; 0.602      ;
; 0.452 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[8]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[8]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.604      ;
; 0.453 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[22]     ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[22]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.605      ;
; 0.456 ; IF_PC_Reg:IF_PC_Reg|PC_IF[3]                                      ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]        ; clock1       ; clock1      ; 0.000        ; -0.002     ; 0.606      ;
; 0.457 ; IF_PC_Reg:IF_PC_Reg|PC_IF[12]                                     ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|PC_Plus_4_ID[12]       ; clock1       ; clock1      ; 0.000        ; -0.002     ; 0.607      ;
; 0.457 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Write_Register_WB[0]  ; ID_Registers:ID_Registers|Register_File_rtl_1_bypass[1]          ; clock1       ; clock1      ; 0.000        ; 0.007      ; 0.616      ;
; 0.458 ; ID_Registers:ID_Registers|Register_File_rtl_1_bypass[15]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_2_EX[2]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.610      ;
; 0.459 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[3]      ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[3]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.611      ;
; 0.462 ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|ALU_Result_WB[23]     ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[23]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.614      ;
; 0.463 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[6]     ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[31]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.615      ;
; 0.465 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[29]    ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[77]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.617      ;
; 0.466 ; IF_PC_Reg:IF_PC_Reg|PC_IF[7]                                      ; IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[1]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.618      ;
; 0.466 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[17]   ; MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[17]   ; clock1       ; clock1      ; 0.000        ; 0.007      ; 0.625      ;
; 0.466 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[13]    ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[45]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.618      ;
; 0.467 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[11]    ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[41]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.619      ;
; 0.468 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[4]     ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[27]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.620      ;
; 0.468 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[1]     ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[21]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.620      ;
; 0.468 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[12]    ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[43]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.620      ;
; 0.468 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[30]    ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[79]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.620      ;
; 0.469 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[2]     ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[23]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.621      ;
; 0.469 ; ID_Registers:ID_Registers|Register_File_rtl_0_bypass[15]          ; ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage|Read_Data_1_EX[2]      ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.621      ;
; 0.469 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[20]    ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[59]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.621      ;
; 0.469 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[21]    ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[61]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.621      ;
; 0.470 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[7]     ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[33]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.622      ;
; 0.473 ; EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Write_Data_MEM[9]     ; MEM_Data_Memory:MEM_Data_Memory|Data_Memory_rtl_0_bypass[37]     ; clock1       ; clock1      ; 0.000        ; 0.000      ; 0.625      ;
+-------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock1'                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_we_reg       ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_we_reg       ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg1 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg1 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg2 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg2 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg3 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg3 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg4 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg4 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; High Pulse Width ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; 37.873 ; 40.000       ; 2.127          ; Low Pulse Width  ; clock1 ; Rise       ; ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a15~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+---------------------------------------------------------------------------------------+
; Clock to Output Times                                                                 ;
+-------------------------+------------+--------+--------+------------+-----------------+
; Data Port               ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------------+------------+--------+--------+------------+-----------------+
; ALU_Result_EX[*]        ; clock1     ; 10.191 ; 10.191 ; Rise       ; clock1          ;
;  ALU_Result_EX[0]       ; clock1     ; 9.151  ; 9.151  ; Rise       ; clock1          ;
;  ALU_Result_EX[1]       ; clock1     ; 8.414  ; 8.414  ; Rise       ; clock1          ;
;  ALU_Result_EX[2]       ; clock1     ; 8.082  ; 8.082  ; Rise       ; clock1          ;
;  ALU_Result_EX[3]       ; clock1     ; 8.260  ; 8.260  ; Rise       ; clock1          ;
;  ALU_Result_EX[4]       ; clock1     ; 8.610  ; 8.610  ; Rise       ; clock1          ;
;  ALU_Result_EX[5]       ; clock1     ; 8.373  ; 8.373  ; Rise       ; clock1          ;
;  ALU_Result_EX[6]       ; clock1     ; 8.582  ; 8.582  ; Rise       ; clock1          ;
;  ALU_Result_EX[7]       ; clock1     ; 8.214  ; 8.214  ; Rise       ; clock1          ;
;  ALU_Result_EX[8]       ; clock1     ; 8.189  ; 8.189  ; Rise       ; clock1          ;
;  ALU_Result_EX[9]       ; clock1     ; 9.115  ; 9.115  ; Rise       ; clock1          ;
;  ALU_Result_EX[10]      ; clock1     ; 8.868  ; 8.868  ; Rise       ; clock1          ;
;  ALU_Result_EX[11]      ; clock1     ; 9.112  ; 9.112  ; Rise       ; clock1          ;
;  ALU_Result_EX[12]      ; clock1     ; 9.130  ; 9.130  ; Rise       ; clock1          ;
;  ALU_Result_EX[13]      ; clock1     ; 8.682  ; 8.682  ; Rise       ; clock1          ;
;  ALU_Result_EX[14]      ; clock1     ; 8.675  ; 8.675  ; Rise       ; clock1          ;
;  ALU_Result_EX[15]      ; clock1     ; 8.936  ; 8.936  ; Rise       ; clock1          ;
;  ALU_Result_EX[16]      ; clock1     ; 8.670  ; 8.670  ; Rise       ; clock1          ;
;  ALU_Result_EX[17]      ; clock1     ; 8.881  ; 8.881  ; Rise       ; clock1          ;
;  ALU_Result_EX[18]      ; clock1     ; 8.988  ; 8.988  ; Rise       ; clock1          ;
;  ALU_Result_EX[19]      ; clock1     ; 9.176  ; 9.176  ; Rise       ; clock1          ;
;  ALU_Result_EX[20]      ; clock1     ; 9.773  ; 9.773  ; Rise       ; clock1          ;
;  ALU_Result_EX[21]      ; clock1     ; 9.378  ; 9.378  ; Rise       ; clock1          ;
;  ALU_Result_EX[22]      ; clock1     ; 9.595  ; 9.595  ; Rise       ; clock1          ;
;  ALU_Result_EX[23]      ; clock1     ; 9.663  ; 9.663  ; Rise       ; clock1          ;
;  ALU_Result_EX[24]      ; clock1     ; 9.259  ; 9.259  ; Rise       ; clock1          ;
;  ALU_Result_EX[25]      ; clock1     ; 9.700  ; 9.700  ; Rise       ; clock1          ;
;  ALU_Result_EX[26]      ; clock1     ; 9.874  ; 9.874  ; Rise       ; clock1          ;
;  ALU_Result_EX[27]      ; clock1     ; 9.903  ; 9.903  ; Rise       ; clock1          ;
;  ALU_Result_EX[28]      ; clock1     ; 9.689  ; 9.689  ; Rise       ; clock1          ;
;  ALU_Result_EX[29]      ; clock1     ; 10.023 ; 10.023 ; Rise       ; clock1          ;
;  ALU_Result_EX[30]      ; clock1     ; 9.905  ; 9.905  ; Rise       ; clock1          ;
;  ALU_Result_EX[31]      ; clock1     ; 10.191 ; 10.191 ; Rise       ; clock1          ;
; Instruction_IF[*]       ; clock1     ; 10.362 ; 10.362 ; Rise       ; clock1          ;
;  Instruction_IF[0]      ; clock1     ; 10.102 ; 10.102 ; Rise       ; clock1          ;
;  Instruction_IF[1]      ; clock1     ; 9.946  ; 9.946  ; Rise       ; clock1          ;
;  Instruction_IF[2]      ; clock1     ; 9.510  ; 9.510  ; Rise       ; clock1          ;
;  Instruction_IF[3]      ; clock1     ; 10.022 ; 10.022 ; Rise       ; clock1          ;
;  Instruction_IF[4]      ; clock1     ; 9.707  ; 9.707  ; Rise       ; clock1          ;
;  Instruction_IF[5]      ; clock1     ; 9.707  ; 9.707  ; Rise       ; clock1          ;
;  Instruction_IF[6]      ; clock1     ; 10.057 ; 10.057 ; Rise       ; clock1          ;
;  Instruction_IF[7]      ; clock1     ; 10.057 ; 10.057 ; Rise       ; clock1          ;
;  Instruction_IF[8]      ; clock1     ; 9.628  ; 9.628  ; Rise       ; clock1          ;
;  Instruction_IF[9]      ; clock1     ; 9.639  ; 9.639  ; Rise       ; clock1          ;
;  Instruction_IF[10]     ; clock1     ; 9.639  ; 9.639  ; Rise       ; clock1          ;
;  Instruction_IF[11]     ; clock1     ; 9.583  ; 9.583  ; Rise       ; clock1          ;
;  Instruction_IF[12]     ; clock1     ; 10.245 ; 10.245 ; Rise       ; clock1          ;
;  Instruction_IF[13]     ; clock1     ; 9.783  ; 9.783  ; Rise       ; clock1          ;
;  Instruction_IF[14]     ; clock1     ; 10.114 ; 10.114 ; Rise       ; clock1          ;
;  Instruction_IF[15]     ; clock1     ; 9.681  ; 9.681  ; Rise       ; clock1          ;
;  Instruction_IF[16]     ; clock1     ; 10.159 ; 10.159 ; Rise       ; clock1          ;
;  Instruction_IF[17]     ; clock1     ; 9.955  ; 9.955  ; Rise       ; clock1          ;
;  Instruction_IF[18]     ; clock1     ; 10.067 ; 10.067 ; Rise       ; clock1          ;
;  Instruction_IF[19]     ; clock1     ; 10.232 ; 10.232 ; Rise       ; clock1          ;
;  Instruction_IF[20]     ; clock1     ; 8.935  ; 8.935  ; Rise       ; clock1          ;
;  Instruction_IF[21]     ; clock1     ; 9.350  ; 9.350  ; Rise       ; clock1          ;
;  Instruction_IF[22]     ; clock1     ; 9.450  ; 9.450  ; Rise       ; clock1          ;
;  Instruction_IF[23]     ; clock1     ; 9.686  ; 9.686  ; Rise       ; clock1          ;
;  Instruction_IF[24]     ; clock1     ; 9.602  ; 9.602  ; Rise       ; clock1          ;
;  Instruction_IF[25]     ; clock1     ; 9.284  ; 9.284  ; Rise       ; clock1          ;
;  Instruction_IF[26]     ; clock1     ; 9.392  ; 9.392  ; Rise       ; clock1          ;
;  Instruction_IF[27]     ; clock1     ; 9.296  ; 9.296  ; Rise       ; clock1          ;
;  Instruction_IF[28]     ; clock1     ; 10.075 ; 10.075 ; Rise       ; clock1          ;
;  Instruction_IF[29]     ; clock1     ; 10.362 ; 10.362 ; Rise       ; clock1          ;
;  Instruction_IF[31]     ; clock1     ; 9.412  ; 9.412  ; Rise       ; clock1          ;
; MemWrite_MEM            ; clock1     ; 4.374  ; 4.374  ; Rise       ; clock1          ;
; Next_PC_IF[*]           ; clock1     ; 10.366 ; 10.366 ; Rise       ; clock1          ;
;  Next_PC_IF[0]          ; clock1     ; 10.285 ; 10.285 ; Rise       ; clock1          ;
;  Next_PC_IF[1]          ; clock1     ; 10.265 ; 10.265 ; Rise       ; clock1          ;
;  Next_PC_IF[2]          ; clock1     ; 10.071 ; 10.071 ; Rise       ; clock1          ;
;  Next_PC_IF[3]          ; clock1     ; 9.983  ; 9.983  ; Rise       ; clock1          ;
;  Next_PC_IF[4]          ; clock1     ; 9.958  ; 9.958  ; Rise       ; clock1          ;
;  Next_PC_IF[5]          ; clock1     ; 9.778  ; 9.778  ; Rise       ; clock1          ;
;  Next_PC_IF[6]          ; clock1     ; 10.000 ; 10.000 ; Rise       ; clock1          ;
;  Next_PC_IF[7]          ; clock1     ; 10.249 ; 10.249 ; Rise       ; clock1          ;
;  Next_PC_IF[8]          ; clock1     ; 10.339 ; 10.339 ; Rise       ; clock1          ;
;  Next_PC_IF[9]          ; clock1     ; 9.586  ; 9.586  ; Rise       ; clock1          ;
;  Next_PC_IF[10]         ; clock1     ; 9.988  ; 9.988  ; Rise       ; clock1          ;
;  Next_PC_IF[11]         ; clock1     ; 9.965  ; 9.965  ; Rise       ; clock1          ;
;  Next_PC_IF[12]         ; clock1     ; 9.846  ; 9.846  ; Rise       ; clock1          ;
;  Next_PC_IF[13]         ; clock1     ; 10.017 ; 10.017 ; Rise       ; clock1          ;
;  Next_PC_IF[14]         ; clock1     ; 10.141 ; 10.141 ; Rise       ; clock1          ;
;  Next_PC_IF[15]         ; clock1     ; 9.863  ; 9.863  ; Rise       ; clock1          ;
;  Next_PC_IF[16]         ; clock1     ; 10.038 ; 10.038 ; Rise       ; clock1          ;
;  Next_PC_IF[17]         ; clock1     ; 9.842  ; 9.842  ; Rise       ; clock1          ;
;  Next_PC_IF[18]         ; clock1     ; 10.225 ; 10.225 ; Rise       ; clock1          ;
;  Next_PC_IF[19]         ; clock1     ; 9.892  ; 9.892  ; Rise       ; clock1          ;
;  Next_PC_IF[20]         ; clock1     ; 10.109 ; 10.109 ; Rise       ; clock1          ;
;  Next_PC_IF[21]         ; clock1     ; 10.261 ; 10.261 ; Rise       ; clock1          ;
;  Next_PC_IF[22]         ; clock1     ; 9.947  ; 9.947  ; Rise       ; clock1          ;
;  Next_PC_IF[23]         ; clock1     ; 10.231 ; 10.231 ; Rise       ; clock1          ;
;  Next_PC_IF[24]         ; clock1     ; 10.020 ; 10.020 ; Rise       ; clock1          ;
;  Next_PC_IF[25]         ; clock1     ; 10.304 ; 10.304 ; Rise       ; clock1          ;
;  Next_PC_IF[26]         ; clock1     ; 10.079 ; 10.079 ; Rise       ; clock1          ;
;  Next_PC_IF[27]         ; clock1     ; 9.996  ; 9.996  ; Rise       ; clock1          ;
;  Next_PC_IF[28]         ; clock1     ; 9.973  ; 9.973  ; Rise       ; clock1          ;
;  Next_PC_IF[29]         ; clock1     ; 10.366 ; 10.366 ; Rise       ; clock1          ;
;  Next_PC_IF[30]         ; clock1     ; 10.145 ; 10.145 ; Rise       ; clock1          ;
;  Next_PC_IF[31]         ; clock1     ; 10.219 ; 10.219 ; Rise       ; clock1          ;
; Write_Data_MUX_MEM[*]   ; clock1     ; 6.869  ; 6.869  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[0]  ; clock1     ; 6.491  ; 6.491  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[1]  ; clock1     ; 6.555  ; 6.555  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[2]  ; clock1     ; 5.855  ; 5.855  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[3]  ; clock1     ; 6.472  ; 6.472  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[4]  ; clock1     ; 5.728  ; 5.728  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[5]  ; clock1     ; 6.099  ; 6.099  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[6]  ; clock1     ; 6.754  ; 6.754  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[7]  ; clock1     ; 5.846  ; 5.846  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[8]  ; clock1     ; 6.614  ; 6.614  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[9]  ; clock1     ; 6.349  ; 6.349  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[10] ; clock1     ; 6.643  ; 6.643  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[11] ; clock1     ; 6.766  ; 6.766  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[12] ; clock1     ; 6.655  ; 6.655  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[13] ; clock1     ; 6.711  ; 6.711  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[14] ; clock1     ; 6.418  ; 6.418  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[15] ; clock1     ; 6.679  ; 6.679  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[16] ; clock1     ; 6.403  ; 6.403  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[17] ; clock1     ; 6.654  ; 6.654  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[18] ; clock1     ; 6.635  ; 6.635  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[19] ; clock1     ; 6.664  ; 6.664  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[20] ; clock1     ; 6.303  ; 6.303  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[21] ; clock1     ; 6.135  ; 6.135  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[22] ; clock1     ; 6.837  ; 6.837  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[23] ; clock1     ; 6.207  ; 6.207  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[24] ; clock1     ; 6.869  ; 6.869  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[25] ; clock1     ; 6.798  ; 6.798  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[26] ; clock1     ; 6.670  ; 6.670  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[27] ; clock1     ; 6.690  ; 6.690  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[28] ; clock1     ; 6.555  ; 6.555  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[29] ; clock1     ; 6.808  ; 6.808  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[30] ; clock1     ; 6.672  ; 6.672  ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[31] ; clock1     ; 6.212  ; 6.212  ; Rise       ; clock1          ;
+-------------------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                       ;
+-------------------------+------------+-------+-------+------------+-----------------+
; Data Port               ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------------+------------+-------+-------+------------+-----------------+
; ALU_Result_EX[*]        ; clock1     ; 5.015 ; 5.015 ; Rise       ; clock1          ;
;  ALU_Result_EX[0]       ; clock1     ; 5.268 ; 5.268 ; Rise       ; clock1          ;
;  ALU_Result_EX[1]       ; clock1     ; 5.550 ; 5.550 ; Rise       ; clock1          ;
;  ALU_Result_EX[2]       ; clock1     ; 5.315 ; 5.315 ; Rise       ; clock1          ;
;  ALU_Result_EX[3]       ; clock1     ; 5.305 ; 5.305 ; Rise       ; clock1          ;
;  ALU_Result_EX[4]       ; clock1     ; 5.658 ; 5.658 ; Rise       ; clock1          ;
;  ALU_Result_EX[5]       ; clock1     ; 5.792 ; 5.792 ; Rise       ; clock1          ;
;  ALU_Result_EX[6]       ; clock1     ; 5.545 ; 5.545 ; Rise       ; clock1          ;
;  ALU_Result_EX[7]       ; clock1     ; 5.243 ; 5.243 ; Rise       ; clock1          ;
;  ALU_Result_EX[8]       ; clock1     ; 5.432 ; 5.432 ; Rise       ; clock1          ;
;  ALU_Result_EX[9]       ; clock1     ; 6.184 ; 6.184 ; Rise       ; clock1          ;
;  ALU_Result_EX[10]      ; clock1     ; 5.735 ; 5.735 ; Rise       ; clock1          ;
;  ALU_Result_EX[11]      ; clock1     ; 6.019 ; 6.019 ; Rise       ; clock1          ;
;  ALU_Result_EX[12]      ; clock1     ; 5.755 ; 5.755 ; Rise       ; clock1          ;
;  ALU_Result_EX[13]      ; clock1     ; 5.806 ; 5.806 ; Rise       ; clock1          ;
;  ALU_Result_EX[14]      ; clock1     ; 5.110 ; 5.110 ; Rise       ; clock1          ;
;  ALU_Result_EX[15]      ; clock1     ; 5.362 ; 5.362 ; Rise       ; clock1          ;
;  ALU_Result_EX[16]      ; clock1     ; 5.553 ; 5.553 ; Rise       ; clock1          ;
;  ALU_Result_EX[17]      ; clock1     ; 5.532 ; 5.532 ; Rise       ; clock1          ;
;  ALU_Result_EX[18]      ; clock1     ; 5.271 ; 5.271 ; Rise       ; clock1          ;
;  ALU_Result_EX[19]      ; clock1     ; 5.747 ; 5.747 ; Rise       ; clock1          ;
;  ALU_Result_EX[20]      ; clock1     ; 6.061 ; 6.061 ; Rise       ; clock1          ;
;  ALU_Result_EX[21]      ; clock1     ; 5.833 ; 5.833 ; Rise       ; clock1          ;
;  ALU_Result_EX[22]      ; clock1     ; 5.596 ; 5.596 ; Rise       ; clock1          ;
;  ALU_Result_EX[23]      ; clock1     ; 5.762 ; 5.762 ; Rise       ; clock1          ;
;  ALU_Result_EX[24]      ; clock1     ; 5.015 ; 5.015 ; Rise       ; clock1          ;
;  ALU_Result_EX[25]      ; clock1     ; 5.812 ; 5.812 ; Rise       ; clock1          ;
;  ALU_Result_EX[26]      ; clock1     ; 5.657 ; 5.657 ; Rise       ; clock1          ;
;  ALU_Result_EX[27]      ; clock1     ; 5.604 ; 5.604 ; Rise       ; clock1          ;
;  ALU_Result_EX[28]      ; clock1     ; 5.345 ; 5.345 ; Rise       ; clock1          ;
;  ALU_Result_EX[29]      ; clock1     ; 5.859 ; 5.859 ; Rise       ; clock1          ;
;  ALU_Result_EX[30]      ; clock1     ; 5.800 ; 5.800 ; Rise       ; clock1          ;
;  ALU_Result_EX[31]      ; clock1     ; 5.935 ; 5.935 ; Rise       ; clock1          ;
; Instruction_IF[*]       ; clock1     ; 4.729 ; 4.729 ; Rise       ; clock1          ;
;  Instruction_IF[0]      ; clock1     ; 5.612 ; 5.612 ; Rise       ; clock1          ;
;  Instruction_IF[1]      ; clock1     ; 5.182 ; 5.182 ; Rise       ; clock1          ;
;  Instruction_IF[2]      ; clock1     ; 4.729 ; 4.729 ; Rise       ; clock1          ;
;  Instruction_IF[3]      ; clock1     ; 5.717 ; 5.717 ; Rise       ; clock1          ;
;  Instruction_IF[4]      ; clock1     ; 4.920 ; 4.920 ; Rise       ; clock1          ;
;  Instruction_IF[5]      ; clock1     ; 5.580 ; 5.580 ; Rise       ; clock1          ;
;  Instruction_IF[6]      ; clock1     ; 5.752 ; 5.752 ; Rise       ; clock1          ;
;  Instruction_IF[7]      ; clock1     ; 5.752 ; 5.752 ; Rise       ; clock1          ;
;  Instruction_IF[8]      ; clock1     ; 5.001 ; 5.001 ; Rise       ; clock1          ;
;  Instruction_IF[9]      ; clock1     ; 5.012 ; 5.012 ; Rise       ; clock1          ;
;  Instruction_IF[10]     ; clock1     ; 5.012 ; 5.012 ; Rise       ; clock1          ;
;  Instruction_IF[11]     ; clock1     ; 5.089 ; 5.089 ; Rise       ; clock1          ;
;  Instruction_IF[12]     ; clock1     ; 5.753 ; 5.753 ; Rise       ; clock1          ;
;  Instruction_IF[13]     ; clock1     ; 5.291 ; 5.291 ; Rise       ; clock1          ;
;  Instruction_IF[14]     ; clock1     ; 5.614 ; 5.614 ; Rise       ; clock1          ;
;  Instruction_IF[15]     ; clock1     ; 5.123 ; 5.123 ; Rise       ; clock1          ;
;  Instruction_IF[16]     ; clock1     ; 6.091 ; 6.091 ; Rise       ; clock1          ;
;  Instruction_IF[17]     ; clock1     ; 5.684 ; 5.684 ; Rise       ; clock1          ;
;  Instruction_IF[18]     ; clock1     ; 5.998 ; 5.998 ; Rise       ; clock1          ;
;  Instruction_IF[19]     ; clock1     ; 5.839 ; 5.839 ; Rise       ; clock1          ;
;  Instruction_IF[20]     ; clock1     ; 5.037 ; 5.037 ; Rise       ; clock1          ;
;  Instruction_IF[21]     ; clock1     ; 5.472 ; 5.472 ; Rise       ; clock1          ;
;  Instruction_IF[22]     ; clock1     ; 5.433 ; 5.433 ; Rise       ; clock1          ;
;  Instruction_IF[23]     ; clock1     ; 5.438 ; 5.438 ; Rise       ; clock1          ;
;  Instruction_IF[24]     ; clock1     ; 5.356 ; 5.356 ; Rise       ; clock1          ;
;  Instruction_IF[25]     ; clock1     ; 5.359 ; 5.359 ; Rise       ; clock1          ;
;  Instruction_IF[26]     ; clock1     ; 5.657 ; 5.657 ; Rise       ; clock1          ;
;  Instruction_IF[27]     ; clock1     ; 5.195 ; 5.195 ; Rise       ; clock1          ;
;  Instruction_IF[28]     ; clock1     ; 5.571 ; 5.571 ; Rise       ; clock1          ;
;  Instruction_IF[29]     ; clock1     ; 6.047 ; 6.047 ; Rise       ; clock1          ;
;  Instruction_IF[31]     ; clock1     ; 5.677 ; 5.677 ; Rise       ; clock1          ;
; MemWrite_MEM            ; clock1     ; 4.374 ; 4.374 ; Rise       ; clock1          ;
; Next_PC_IF[*]           ; clock1     ; 4.676 ; 4.676 ; Rise       ; clock1          ;
;  Next_PC_IF[0]          ; clock1     ; 5.198 ; 5.198 ; Rise       ; clock1          ;
;  Next_PC_IF[1]          ; clock1     ; 5.178 ; 5.178 ; Rise       ; clock1          ;
;  Next_PC_IF[2]          ; clock1     ; 5.211 ; 5.211 ; Rise       ; clock1          ;
;  Next_PC_IF[3]          ; clock1     ; 5.201 ; 5.201 ; Rise       ; clock1          ;
;  Next_PC_IF[4]          ; clock1     ; 4.960 ; 4.960 ; Rise       ; clock1          ;
;  Next_PC_IF[5]          ; clock1     ; 4.803 ; 4.803 ; Rise       ; clock1          ;
;  Next_PC_IF[6]          ; clock1     ; 5.102 ; 5.102 ; Rise       ; clock1          ;
;  Next_PC_IF[7]          ; clock1     ; 5.156 ; 5.156 ; Rise       ; clock1          ;
;  Next_PC_IF[8]          ; clock1     ; 5.370 ; 5.370 ; Rise       ; clock1          ;
;  Next_PC_IF[9]          ; clock1     ; 4.676 ; 4.676 ; Rise       ; clock1          ;
;  Next_PC_IF[10]         ; clock1     ; 5.319 ; 5.319 ; Rise       ; clock1          ;
;  Next_PC_IF[11]         ; clock1     ; 5.367 ; 5.367 ; Rise       ; clock1          ;
;  Next_PC_IF[12]         ; clock1     ; 5.250 ; 5.250 ; Rise       ; clock1          ;
;  Next_PC_IF[13]         ; clock1     ; 4.859 ; 4.859 ; Rise       ; clock1          ;
;  Next_PC_IF[14]         ; clock1     ; 5.294 ; 5.294 ; Rise       ; clock1          ;
;  Next_PC_IF[15]         ; clock1     ; 4.832 ; 4.832 ; Rise       ; clock1          ;
;  Next_PC_IF[16]         ; clock1     ; 4.934 ; 4.934 ; Rise       ; clock1          ;
;  Next_PC_IF[17]         ; clock1     ; 5.284 ; 5.284 ; Rise       ; clock1          ;
;  Next_PC_IF[18]         ; clock1     ; 5.348 ; 5.348 ; Rise       ; clock1          ;
;  Next_PC_IF[19]         ; clock1     ; 5.101 ; 5.101 ; Rise       ; clock1          ;
;  Next_PC_IF[20]         ; clock1     ; 5.141 ; 5.141 ; Rise       ; clock1          ;
;  Next_PC_IF[21]         ; clock1     ; 5.340 ; 5.340 ; Rise       ; clock1          ;
;  Next_PC_IF[22]         ; clock1     ; 5.127 ; 5.127 ; Rise       ; clock1          ;
;  Next_PC_IF[23]         ; clock1     ; 5.801 ; 5.801 ; Rise       ; clock1          ;
;  Next_PC_IF[24]         ; clock1     ; 5.282 ; 5.282 ; Rise       ; clock1          ;
;  Next_PC_IF[25]         ; clock1     ; 5.698 ; 5.698 ; Rise       ; clock1          ;
;  Next_PC_IF[26]         ; clock1     ; 5.585 ; 5.585 ; Rise       ; clock1          ;
;  Next_PC_IF[27]         ; clock1     ; 5.381 ; 5.381 ; Rise       ; clock1          ;
;  Next_PC_IF[28]         ; clock1     ; 4.967 ; 4.967 ; Rise       ; clock1          ;
;  Next_PC_IF[29]         ; clock1     ; 5.355 ; 5.355 ; Rise       ; clock1          ;
;  Next_PC_IF[30]         ; clock1     ; 5.370 ; 5.370 ; Rise       ; clock1          ;
;  Next_PC_IF[31]         ; clock1     ; 5.207 ; 5.207 ; Rise       ; clock1          ;
; Write_Data_MUX_MEM[*]   ; clock1     ; 4.480 ; 4.480 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[0]  ; clock1     ; 4.920 ; 4.920 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[1]  ; clock1     ; 4.800 ; 4.800 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[2]  ; clock1     ; 4.706 ; 4.706 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[3]  ; clock1     ; 4.717 ; 4.717 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[4]  ; clock1     ; 4.581 ; 4.581 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[5]  ; clock1     ; 4.480 ; 4.480 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[6]  ; clock1     ; 5.251 ; 5.251 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[7]  ; clock1     ; 4.697 ; 4.697 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[8]  ; clock1     ; 4.932 ; 4.932 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[9]  ; clock1     ; 4.749 ; 4.749 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[10] ; clock1     ; 5.045 ; 5.045 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[11] ; clock1     ; 5.165 ; 5.165 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[12] ; clock1     ; 5.060 ; 5.060 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[13] ; clock1     ; 5.092 ; 5.092 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[14] ; clock1     ; 4.667 ; 4.667 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[15] ; clock1     ; 4.929 ; 4.929 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[16] ; clock1     ; 5.055 ; 5.055 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[17] ; clock1     ; 5.050 ; 5.050 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[18] ; clock1     ; 5.250 ; 5.250 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[19] ; clock1     ; 5.187 ; 5.187 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[20] ; clock1     ; 4.687 ; 4.687 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[21] ; clock1     ; 4.520 ; 4.520 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[22] ; clock1     ; 5.117 ; 5.117 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[23] ; clock1     ; 4.601 ; 4.601 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[24] ; clock1     ; 5.264 ; 5.264 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[25] ; clock1     ; 5.180 ; 5.180 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[26] ; clock1     ; 5.053 ; 5.053 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[27] ; clock1     ; 4.971 ; 4.971 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[28] ; clock1     ; 4.803 ; 4.803 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[29] ; clock1     ; 5.094 ; 5.094 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[30] ; clock1     ; 4.959 ; 4.959 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[31] ; clock1     ; 4.593 ; 4.593 ; Rise       ; clock1          ;
+-------------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 66.423 ; 0.215 ; N/A      ; N/A     ; 37.873              ;
;  altera_reserved_tck ; N/A    ; N/A   ; N/A      ; N/A     ; 97.778              ;
;  clock1              ; 66.423 ; 0.215 ; N/A      ; N/A     ; 37.873              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clock1              ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------+
; Clock to Output Times                                                                 ;
+-------------------------+------------+--------+--------+------------+-----------------+
; Data Port               ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------------+------------+--------+--------+------------+-----------------+
; ALU_Result_EX[*]        ; clock1     ; 22.117 ; 22.117 ; Rise       ; clock1          ;
;  ALU_Result_EX[0]       ; clock1     ; 18.394 ; 18.394 ; Rise       ; clock1          ;
;  ALU_Result_EX[1]       ; clock1     ; 17.453 ; 17.453 ; Rise       ; clock1          ;
;  ALU_Result_EX[2]       ; clock1     ; 16.900 ; 16.900 ; Rise       ; clock1          ;
;  ALU_Result_EX[3]       ; clock1     ; 16.802 ; 16.802 ; Rise       ; clock1          ;
;  ALU_Result_EX[4]       ; clock1     ; 17.668 ; 17.668 ; Rise       ; clock1          ;
;  ALU_Result_EX[5]       ; clock1     ; 17.302 ; 17.302 ; Rise       ; clock1          ;
;  ALU_Result_EX[6]       ; clock1     ; 17.565 ; 17.565 ; Rise       ; clock1          ;
;  ALU_Result_EX[7]       ; clock1     ; 17.255 ; 17.255 ; Rise       ; clock1          ;
;  ALU_Result_EX[8]       ; clock1     ; 16.965 ; 16.965 ; Rise       ; clock1          ;
;  ALU_Result_EX[9]       ; clock1     ; 18.784 ; 18.784 ; Rise       ; clock1          ;
;  ALU_Result_EX[10]      ; clock1     ; 17.990 ; 17.990 ; Rise       ; clock1          ;
;  ALU_Result_EX[11]      ; clock1     ; 18.353 ; 18.353 ; Rise       ; clock1          ;
;  ALU_Result_EX[12]      ; clock1     ; 18.700 ; 18.700 ; Rise       ; clock1          ;
;  ALU_Result_EX[13]      ; clock1     ; 17.700 ; 17.700 ; Rise       ; clock1          ;
;  ALU_Result_EX[14]      ; clock1     ; 17.551 ; 17.551 ; Rise       ; clock1          ;
;  ALU_Result_EX[15]      ; clock1     ; 18.105 ; 18.105 ; Rise       ; clock1          ;
;  ALU_Result_EX[16]      ; clock1     ; 17.490 ; 17.490 ; Rise       ; clock1          ;
;  ALU_Result_EX[17]      ; clock1     ; 17.974 ; 17.974 ; Rise       ; clock1          ;
;  ALU_Result_EX[18]      ; clock1     ; 18.607 ; 18.607 ; Rise       ; clock1          ;
;  ALU_Result_EX[19]      ; clock1     ; 19.581 ; 19.581 ; Rise       ; clock1          ;
;  ALU_Result_EX[20]      ; clock1     ; 21.017 ; 21.017 ; Rise       ; clock1          ;
;  ALU_Result_EX[21]      ; clock1     ; 20.294 ; 20.294 ; Rise       ; clock1          ;
;  ALU_Result_EX[22]      ; clock1     ; 20.998 ; 20.998 ; Rise       ; clock1          ;
;  ALU_Result_EX[23]      ; clock1     ; 20.848 ; 20.848 ; Rise       ; clock1          ;
;  ALU_Result_EX[24]      ; clock1     ; 19.966 ; 19.966 ; Rise       ; clock1          ;
;  ALU_Result_EX[25]      ; clock1     ; 21.784 ; 21.784 ; Rise       ; clock1          ;
;  ALU_Result_EX[26]      ; clock1     ; 21.307 ; 21.307 ; Rise       ; clock1          ;
;  ALU_Result_EX[27]      ; clock1     ; 21.285 ; 21.285 ; Rise       ; clock1          ;
;  ALU_Result_EX[28]      ; clock1     ; 20.767 ; 20.767 ; Rise       ; clock1          ;
;  ALU_Result_EX[29]      ; clock1     ; 22.078 ; 22.078 ; Rise       ; clock1          ;
;  ALU_Result_EX[30]      ; clock1     ; 22.117 ; 22.117 ; Rise       ; clock1          ;
;  ALU_Result_EX[31]      ; clock1     ; 21.258 ; 21.258 ; Rise       ; clock1          ;
; Instruction_IF[*]       ; clock1     ; 19.869 ; 19.869 ; Rise       ; clock1          ;
;  Instruction_IF[0]      ; clock1     ; 19.288 ; 19.288 ; Rise       ; clock1          ;
;  Instruction_IF[1]      ; clock1     ; 18.807 ; 18.807 ; Rise       ; clock1          ;
;  Instruction_IF[2]      ; clock1     ; 18.094 ; 18.094 ; Rise       ; clock1          ;
;  Instruction_IF[3]      ; clock1     ; 19.064 ; 19.064 ; Rise       ; clock1          ;
;  Instruction_IF[4]      ; clock1     ; 18.437 ; 18.437 ; Rise       ; clock1          ;
;  Instruction_IF[5]      ; clock1     ; 18.599 ; 18.599 ; Rise       ; clock1          ;
;  Instruction_IF[6]      ; clock1     ; 19.099 ; 19.099 ; Rise       ; clock1          ;
;  Instruction_IF[7]      ; clock1     ; 19.099 ; 19.099 ; Rise       ; clock1          ;
;  Instruction_IF[8]      ; clock1     ; 18.252 ; 18.252 ; Rise       ; clock1          ;
;  Instruction_IF[9]      ; clock1     ; 18.263 ; 18.263 ; Rise       ; clock1          ;
;  Instruction_IF[10]     ; clock1     ; 18.263 ; 18.263 ; Rise       ; clock1          ;
;  Instruction_IF[11]     ; clock1     ; 18.208 ; 18.208 ; Rise       ; clock1          ;
;  Instruction_IF[12]     ; clock1     ; 19.529 ; 19.529 ; Rise       ; clock1          ;
;  Instruction_IF[13]     ; clock1     ; 18.637 ; 18.637 ; Rise       ; clock1          ;
;  Instruction_IF[14]     ; clock1     ; 19.300 ; 19.300 ; Rise       ; clock1          ;
;  Instruction_IF[15]     ; clock1     ; 18.411 ; 18.411 ; Rise       ; clock1          ;
;  Instruction_IF[16]     ; clock1     ; 19.286 ; 19.286 ; Rise       ; clock1          ;
;  Instruction_IF[17]     ; clock1     ; 18.983 ; 18.983 ; Rise       ; clock1          ;
;  Instruction_IF[18]     ; clock1     ; 19.202 ; 19.202 ; Rise       ; clock1          ;
;  Instruction_IF[19]     ; clock1     ; 19.643 ; 19.643 ; Rise       ; clock1          ;
;  Instruction_IF[20]     ; clock1     ; 16.767 ; 16.767 ; Rise       ; clock1          ;
;  Instruction_IF[21]     ; clock1     ; 17.700 ; 17.700 ; Rise       ; clock1          ;
;  Instruction_IF[22]     ; clock1     ; 17.895 ; 17.895 ; Rise       ; clock1          ;
;  Instruction_IF[23]     ; clock1     ; 18.449 ; 18.449 ; Rise       ; clock1          ;
;  Instruction_IF[24]     ; clock1     ; 18.275 ; 18.275 ; Rise       ; clock1          ;
;  Instruction_IF[25]     ; clock1     ; 17.497 ; 17.497 ; Rise       ; clock1          ;
;  Instruction_IF[26]     ; clock1     ; 17.843 ; 17.843 ; Rise       ; clock1          ;
;  Instruction_IF[27]     ; clock1     ; 17.588 ; 17.588 ; Rise       ; clock1          ;
;  Instruction_IF[28]     ; clock1     ; 19.225 ; 19.225 ; Rise       ; clock1          ;
;  Instruction_IF[29]     ; clock1     ; 19.869 ; 19.869 ; Rise       ; clock1          ;
;  Instruction_IF[31]     ; clock1     ; 17.863 ; 17.863 ; Rise       ; clock1          ;
; MemWrite_MEM            ; clock1     ; 7.816  ; 7.816  ; Rise       ; clock1          ;
; Next_PC_IF[*]           ; clock1     ; 20.055 ; 20.055 ; Rise       ; clock1          ;
;  Next_PC_IF[0]          ; clock1     ; 19.640 ; 19.640 ; Rise       ; clock1          ;
;  Next_PC_IF[1]          ; clock1     ; 19.620 ; 19.620 ; Rise       ; clock1          ;
;  Next_PC_IF[2]          ; clock1     ; 19.336 ; 19.336 ; Rise       ; clock1          ;
;  Next_PC_IF[3]          ; clock1     ; 19.268 ; 19.268 ; Rise       ; clock1          ;
;  Next_PC_IF[4]          ; clock1     ; 19.034 ; 19.034 ; Rise       ; clock1          ;
;  Next_PC_IF[5]          ; clock1     ; 18.778 ; 18.778 ; Rise       ; clock1          ;
;  Next_PC_IF[6]          ; clock1     ; 19.223 ; 19.223 ; Rise       ; clock1          ;
;  Next_PC_IF[7]          ; clock1     ; 19.629 ; 19.629 ; Rise       ; clock1          ;
;  Next_PC_IF[8]          ; clock1     ; 19.944 ; 19.944 ; Rise       ; clock1          ;
;  Next_PC_IF[9]          ; clock1     ; 18.289 ; 18.289 ; Rise       ; clock1          ;
;  Next_PC_IF[10]         ; clock1     ; 19.244 ; 19.244 ; Rise       ; clock1          ;
;  Next_PC_IF[11]         ; clock1     ; 19.035 ; 19.035 ; Rise       ; clock1          ;
;  Next_PC_IF[12]         ; clock1     ; 18.940 ; 18.940 ; Rise       ; clock1          ;
;  Next_PC_IF[13]         ; clock1     ; 19.375 ; 19.375 ; Rise       ; clock1          ;
;  Next_PC_IF[14]         ; clock1     ; 19.585 ; 19.585 ; Rise       ; clock1          ;
;  Next_PC_IF[15]         ; clock1     ; 18.813 ; 18.813 ; Rise       ; clock1          ;
;  Next_PC_IF[16]         ; clock1     ; 19.324 ; 19.324 ; Rise       ; clock1          ;
;  Next_PC_IF[17]         ; clock1     ; 18.934 ; 18.934 ; Rise       ; clock1          ;
;  Next_PC_IF[18]         ; clock1     ; 19.705 ; 19.705 ; Rise       ; clock1          ;
;  Next_PC_IF[19]         ; clock1     ; 19.097 ; 19.097 ; Rise       ; clock1          ;
;  Next_PC_IF[20]         ; clock1     ; 19.541 ; 19.541 ; Rise       ; clock1          ;
;  Next_PC_IF[21]         ; clock1     ; 19.822 ; 19.822 ; Rise       ; clock1          ;
;  Next_PC_IF[22]         ; clock1     ; 19.243 ; 19.243 ; Rise       ; clock1          ;
;  Next_PC_IF[23]         ; clock1     ; 19.675 ; 19.675 ; Rise       ; clock1          ;
;  Next_PC_IF[24]         ; clock1     ; 19.209 ; 19.209 ; Rise       ; clock1          ;
;  Next_PC_IF[25]         ; clock1     ; 19.886 ; 19.886 ; Rise       ; clock1          ;
;  Next_PC_IF[26]         ; clock1     ; 19.062 ; 19.062 ; Rise       ; clock1          ;
;  Next_PC_IF[27]         ; clock1     ; 19.117 ; 19.117 ; Rise       ; clock1          ;
;  Next_PC_IF[28]         ; clock1     ; 19.226 ; 19.226 ; Rise       ; clock1          ;
;  Next_PC_IF[29]         ; clock1     ; 20.055 ; 20.055 ; Rise       ; clock1          ;
;  Next_PC_IF[30]         ; clock1     ; 19.426 ; 19.426 ; Rise       ; clock1          ;
;  Next_PC_IF[31]         ; clock1     ; 19.573 ; 19.573 ; Rise       ; clock1          ;
; Write_Data_MUX_MEM[*]   ; clock1     ; 13.247 ; 13.247 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[0]  ; clock1     ; 12.468 ; 12.468 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[1]  ; clock1     ; 12.724 ; 12.724 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[2]  ; clock1     ; 11.106 ; 11.106 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[3]  ; clock1     ; 12.545 ; 12.545 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[4]  ; clock1     ; 10.868 ; 10.868 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[5]  ; clock1     ; 11.681 ; 11.681 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[6]  ; clock1     ; 12.966 ; 12.966 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[7]  ; clock1     ; 10.941 ; 10.941 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[8]  ; clock1     ; 12.797 ; 12.797 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[9]  ; clock1     ; 12.392 ; 12.392 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[10] ; clock1     ; 12.787 ; 12.787 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[11] ; clock1     ; 13.054 ; 13.054 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[12] ; clock1     ; 12.734 ; 12.734 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[13] ; clock1     ; 12.926 ; 12.926 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[14] ; clock1     ; 12.395 ; 12.395 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[15] ; clock1     ; 13.014 ; 13.014 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[16] ; clock1     ; 12.313 ; 12.313 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[17] ; clock1     ; 12.874 ; 12.874 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[18] ; clock1     ; 12.734 ; 12.734 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[19] ; clock1     ; 12.879 ; 12.879 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[20] ; clock1     ; 12.047 ; 12.047 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[21] ; clock1     ; 11.760 ; 11.760 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[22] ; clock1     ; 13.195 ; 13.195 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[23] ; clock1     ; 11.866 ; 11.866 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[24] ; clock1     ; 13.247 ; 13.247 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[25] ; clock1     ; 12.982 ; 12.982 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[26] ; clock1     ; 12.952 ; 12.952 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[27] ; clock1     ; 12.866 ; 12.866 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[28] ; clock1     ; 12.753 ; 12.753 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[29] ; clock1     ; 13.134 ; 13.134 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[30] ; clock1     ; 12.758 ; 12.758 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[31] ; clock1     ; 11.917 ; 11.917 ; Rise       ; clock1          ;
+-------------------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                       ;
+-------------------------+------------+-------+-------+------------+-----------------+
; Data Port               ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------------+------------+-------+-------+------------+-----------------+
; ALU_Result_EX[*]        ; clock1     ; 5.015 ; 5.015 ; Rise       ; clock1          ;
;  ALU_Result_EX[0]       ; clock1     ; 5.268 ; 5.268 ; Rise       ; clock1          ;
;  ALU_Result_EX[1]       ; clock1     ; 5.550 ; 5.550 ; Rise       ; clock1          ;
;  ALU_Result_EX[2]       ; clock1     ; 5.315 ; 5.315 ; Rise       ; clock1          ;
;  ALU_Result_EX[3]       ; clock1     ; 5.305 ; 5.305 ; Rise       ; clock1          ;
;  ALU_Result_EX[4]       ; clock1     ; 5.658 ; 5.658 ; Rise       ; clock1          ;
;  ALU_Result_EX[5]       ; clock1     ; 5.792 ; 5.792 ; Rise       ; clock1          ;
;  ALU_Result_EX[6]       ; clock1     ; 5.545 ; 5.545 ; Rise       ; clock1          ;
;  ALU_Result_EX[7]       ; clock1     ; 5.243 ; 5.243 ; Rise       ; clock1          ;
;  ALU_Result_EX[8]       ; clock1     ; 5.432 ; 5.432 ; Rise       ; clock1          ;
;  ALU_Result_EX[9]       ; clock1     ; 6.184 ; 6.184 ; Rise       ; clock1          ;
;  ALU_Result_EX[10]      ; clock1     ; 5.735 ; 5.735 ; Rise       ; clock1          ;
;  ALU_Result_EX[11]      ; clock1     ; 6.019 ; 6.019 ; Rise       ; clock1          ;
;  ALU_Result_EX[12]      ; clock1     ; 5.755 ; 5.755 ; Rise       ; clock1          ;
;  ALU_Result_EX[13]      ; clock1     ; 5.806 ; 5.806 ; Rise       ; clock1          ;
;  ALU_Result_EX[14]      ; clock1     ; 5.110 ; 5.110 ; Rise       ; clock1          ;
;  ALU_Result_EX[15]      ; clock1     ; 5.362 ; 5.362 ; Rise       ; clock1          ;
;  ALU_Result_EX[16]      ; clock1     ; 5.553 ; 5.553 ; Rise       ; clock1          ;
;  ALU_Result_EX[17]      ; clock1     ; 5.532 ; 5.532 ; Rise       ; clock1          ;
;  ALU_Result_EX[18]      ; clock1     ; 5.271 ; 5.271 ; Rise       ; clock1          ;
;  ALU_Result_EX[19]      ; clock1     ; 5.747 ; 5.747 ; Rise       ; clock1          ;
;  ALU_Result_EX[20]      ; clock1     ; 6.061 ; 6.061 ; Rise       ; clock1          ;
;  ALU_Result_EX[21]      ; clock1     ; 5.833 ; 5.833 ; Rise       ; clock1          ;
;  ALU_Result_EX[22]      ; clock1     ; 5.596 ; 5.596 ; Rise       ; clock1          ;
;  ALU_Result_EX[23]      ; clock1     ; 5.762 ; 5.762 ; Rise       ; clock1          ;
;  ALU_Result_EX[24]      ; clock1     ; 5.015 ; 5.015 ; Rise       ; clock1          ;
;  ALU_Result_EX[25]      ; clock1     ; 5.812 ; 5.812 ; Rise       ; clock1          ;
;  ALU_Result_EX[26]      ; clock1     ; 5.657 ; 5.657 ; Rise       ; clock1          ;
;  ALU_Result_EX[27]      ; clock1     ; 5.604 ; 5.604 ; Rise       ; clock1          ;
;  ALU_Result_EX[28]      ; clock1     ; 5.345 ; 5.345 ; Rise       ; clock1          ;
;  ALU_Result_EX[29]      ; clock1     ; 5.859 ; 5.859 ; Rise       ; clock1          ;
;  ALU_Result_EX[30]      ; clock1     ; 5.800 ; 5.800 ; Rise       ; clock1          ;
;  ALU_Result_EX[31]      ; clock1     ; 5.935 ; 5.935 ; Rise       ; clock1          ;
; Instruction_IF[*]       ; clock1     ; 4.729 ; 4.729 ; Rise       ; clock1          ;
;  Instruction_IF[0]      ; clock1     ; 5.612 ; 5.612 ; Rise       ; clock1          ;
;  Instruction_IF[1]      ; clock1     ; 5.182 ; 5.182 ; Rise       ; clock1          ;
;  Instruction_IF[2]      ; clock1     ; 4.729 ; 4.729 ; Rise       ; clock1          ;
;  Instruction_IF[3]      ; clock1     ; 5.717 ; 5.717 ; Rise       ; clock1          ;
;  Instruction_IF[4]      ; clock1     ; 4.920 ; 4.920 ; Rise       ; clock1          ;
;  Instruction_IF[5]      ; clock1     ; 5.580 ; 5.580 ; Rise       ; clock1          ;
;  Instruction_IF[6]      ; clock1     ; 5.752 ; 5.752 ; Rise       ; clock1          ;
;  Instruction_IF[7]      ; clock1     ; 5.752 ; 5.752 ; Rise       ; clock1          ;
;  Instruction_IF[8]      ; clock1     ; 5.001 ; 5.001 ; Rise       ; clock1          ;
;  Instruction_IF[9]      ; clock1     ; 5.012 ; 5.012 ; Rise       ; clock1          ;
;  Instruction_IF[10]     ; clock1     ; 5.012 ; 5.012 ; Rise       ; clock1          ;
;  Instruction_IF[11]     ; clock1     ; 5.089 ; 5.089 ; Rise       ; clock1          ;
;  Instruction_IF[12]     ; clock1     ; 5.753 ; 5.753 ; Rise       ; clock1          ;
;  Instruction_IF[13]     ; clock1     ; 5.291 ; 5.291 ; Rise       ; clock1          ;
;  Instruction_IF[14]     ; clock1     ; 5.614 ; 5.614 ; Rise       ; clock1          ;
;  Instruction_IF[15]     ; clock1     ; 5.123 ; 5.123 ; Rise       ; clock1          ;
;  Instruction_IF[16]     ; clock1     ; 6.091 ; 6.091 ; Rise       ; clock1          ;
;  Instruction_IF[17]     ; clock1     ; 5.684 ; 5.684 ; Rise       ; clock1          ;
;  Instruction_IF[18]     ; clock1     ; 5.998 ; 5.998 ; Rise       ; clock1          ;
;  Instruction_IF[19]     ; clock1     ; 5.839 ; 5.839 ; Rise       ; clock1          ;
;  Instruction_IF[20]     ; clock1     ; 5.037 ; 5.037 ; Rise       ; clock1          ;
;  Instruction_IF[21]     ; clock1     ; 5.472 ; 5.472 ; Rise       ; clock1          ;
;  Instruction_IF[22]     ; clock1     ; 5.433 ; 5.433 ; Rise       ; clock1          ;
;  Instruction_IF[23]     ; clock1     ; 5.438 ; 5.438 ; Rise       ; clock1          ;
;  Instruction_IF[24]     ; clock1     ; 5.356 ; 5.356 ; Rise       ; clock1          ;
;  Instruction_IF[25]     ; clock1     ; 5.359 ; 5.359 ; Rise       ; clock1          ;
;  Instruction_IF[26]     ; clock1     ; 5.657 ; 5.657 ; Rise       ; clock1          ;
;  Instruction_IF[27]     ; clock1     ; 5.195 ; 5.195 ; Rise       ; clock1          ;
;  Instruction_IF[28]     ; clock1     ; 5.571 ; 5.571 ; Rise       ; clock1          ;
;  Instruction_IF[29]     ; clock1     ; 6.047 ; 6.047 ; Rise       ; clock1          ;
;  Instruction_IF[31]     ; clock1     ; 5.677 ; 5.677 ; Rise       ; clock1          ;
; MemWrite_MEM            ; clock1     ; 4.374 ; 4.374 ; Rise       ; clock1          ;
; Next_PC_IF[*]           ; clock1     ; 4.676 ; 4.676 ; Rise       ; clock1          ;
;  Next_PC_IF[0]          ; clock1     ; 5.198 ; 5.198 ; Rise       ; clock1          ;
;  Next_PC_IF[1]          ; clock1     ; 5.178 ; 5.178 ; Rise       ; clock1          ;
;  Next_PC_IF[2]          ; clock1     ; 5.211 ; 5.211 ; Rise       ; clock1          ;
;  Next_PC_IF[3]          ; clock1     ; 5.201 ; 5.201 ; Rise       ; clock1          ;
;  Next_PC_IF[4]          ; clock1     ; 4.960 ; 4.960 ; Rise       ; clock1          ;
;  Next_PC_IF[5]          ; clock1     ; 4.803 ; 4.803 ; Rise       ; clock1          ;
;  Next_PC_IF[6]          ; clock1     ; 5.102 ; 5.102 ; Rise       ; clock1          ;
;  Next_PC_IF[7]          ; clock1     ; 5.156 ; 5.156 ; Rise       ; clock1          ;
;  Next_PC_IF[8]          ; clock1     ; 5.370 ; 5.370 ; Rise       ; clock1          ;
;  Next_PC_IF[9]          ; clock1     ; 4.676 ; 4.676 ; Rise       ; clock1          ;
;  Next_PC_IF[10]         ; clock1     ; 5.319 ; 5.319 ; Rise       ; clock1          ;
;  Next_PC_IF[11]         ; clock1     ; 5.367 ; 5.367 ; Rise       ; clock1          ;
;  Next_PC_IF[12]         ; clock1     ; 5.250 ; 5.250 ; Rise       ; clock1          ;
;  Next_PC_IF[13]         ; clock1     ; 4.859 ; 4.859 ; Rise       ; clock1          ;
;  Next_PC_IF[14]         ; clock1     ; 5.294 ; 5.294 ; Rise       ; clock1          ;
;  Next_PC_IF[15]         ; clock1     ; 4.832 ; 4.832 ; Rise       ; clock1          ;
;  Next_PC_IF[16]         ; clock1     ; 4.934 ; 4.934 ; Rise       ; clock1          ;
;  Next_PC_IF[17]         ; clock1     ; 5.284 ; 5.284 ; Rise       ; clock1          ;
;  Next_PC_IF[18]         ; clock1     ; 5.348 ; 5.348 ; Rise       ; clock1          ;
;  Next_PC_IF[19]         ; clock1     ; 5.101 ; 5.101 ; Rise       ; clock1          ;
;  Next_PC_IF[20]         ; clock1     ; 5.141 ; 5.141 ; Rise       ; clock1          ;
;  Next_PC_IF[21]         ; clock1     ; 5.340 ; 5.340 ; Rise       ; clock1          ;
;  Next_PC_IF[22]         ; clock1     ; 5.127 ; 5.127 ; Rise       ; clock1          ;
;  Next_PC_IF[23]         ; clock1     ; 5.801 ; 5.801 ; Rise       ; clock1          ;
;  Next_PC_IF[24]         ; clock1     ; 5.282 ; 5.282 ; Rise       ; clock1          ;
;  Next_PC_IF[25]         ; clock1     ; 5.698 ; 5.698 ; Rise       ; clock1          ;
;  Next_PC_IF[26]         ; clock1     ; 5.585 ; 5.585 ; Rise       ; clock1          ;
;  Next_PC_IF[27]         ; clock1     ; 5.381 ; 5.381 ; Rise       ; clock1          ;
;  Next_PC_IF[28]         ; clock1     ; 4.967 ; 4.967 ; Rise       ; clock1          ;
;  Next_PC_IF[29]         ; clock1     ; 5.355 ; 5.355 ; Rise       ; clock1          ;
;  Next_PC_IF[30]         ; clock1     ; 5.370 ; 5.370 ; Rise       ; clock1          ;
;  Next_PC_IF[31]         ; clock1     ; 5.207 ; 5.207 ; Rise       ; clock1          ;
; Write_Data_MUX_MEM[*]   ; clock1     ; 4.480 ; 4.480 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[0]  ; clock1     ; 4.920 ; 4.920 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[1]  ; clock1     ; 4.800 ; 4.800 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[2]  ; clock1     ; 4.706 ; 4.706 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[3]  ; clock1     ; 4.717 ; 4.717 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[4]  ; clock1     ; 4.581 ; 4.581 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[5]  ; clock1     ; 4.480 ; 4.480 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[6]  ; clock1     ; 5.251 ; 5.251 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[7]  ; clock1     ; 4.697 ; 4.697 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[8]  ; clock1     ; 4.932 ; 4.932 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[9]  ; clock1     ; 4.749 ; 4.749 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[10] ; clock1     ; 5.045 ; 5.045 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[11] ; clock1     ; 5.165 ; 5.165 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[12] ; clock1     ; 5.060 ; 5.060 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[13] ; clock1     ; 5.092 ; 5.092 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[14] ; clock1     ; 4.667 ; 4.667 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[15] ; clock1     ; 4.929 ; 4.929 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[16] ; clock1     ; 5.055 ; 5.055 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[17] ; clock1     ; 5.050 ; 5.050 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[18] ; clock1     ; 5.250 ; 5.250 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[19] ; clock1     ; 5.187 ; 5.187 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[20] ; clock1     ; 4.687 ; 4.687 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[21] ; clock1     ; 4.520 ; 4.520 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[22] ; clock1     ; 5.117 ; 5.117 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[23] ; clock1     ; 4.601 ; 4.601 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[24] ; clock1     ; 5.264 ; 5.264 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[25] ; clock1     ; 5.180 ; 5.180 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[26] ; clock1     ; 5.053 ; 5.053 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[27] ; clock1     ; 4.971 ; 4.971 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[28] ; clock1     ; 4.803 ; 4.803 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[29] ; clock1     ; 5.094 ; 5.094 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[30] ; clock1     ; 4.959 ; 4.959 ; Rise       ; clock1          ;
;  Write_Data_MUX_MEM[31] ; clock1     ; 4.593 ; 4.593 ; Rise       ; clock1          ;
+-------------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock1     ; clock1   ; 2797471  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock1     ; clock1   ; 2797471  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+-------------------------------------------------+
; Unconstrained Paths                             ;
+---------------------------------+-------+-------+
; Property                        ; Setup ; Hold  ;
+---------------------------------+-------+-------+
; Illegal Clocks                  ; 0     ; 0     ;
; Unconstrained Clocks            ; 1     ; 1     ;
; Unconstrained Input Ports       ; 0     ; 0     ;
; Unconstrained Input Port Paths  ; 0     ; 0     ;
; Unconstrained Output Ports      ; 128   ; 128   ;
; Unconstrained Output Port Paths ; 25273 ; 25273 ;
+---------------------------------+-------+-------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
    Info: Processing started: Fri Sep 12 12:33:51 2014
Info: Command: quartus_sta MIPS32 -c MIPS32
Info: qsta_default_script.tcl version: #4
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'MIPS32.sdc'
Warning (332060): Node: EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM was determined to be a clock but was found without an associated clock assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 66.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    66.423         0.000 clock1 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 clock1 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 37.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    37.873         0.000 clock1 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 66.423
    Info (332115): -to_clock [get_clocks {clock1}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 66.423 
    Info (332115): ===================================================================
    Info (332115): From Node    : MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[13]
    Info (332115): To Node      : EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28]
    Info (332115): Launch Clock : clock1
    Info (332115): Latch Clock  : clock1
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.868      2.868  R        clock network delay
    Info (332115):      3.118      0.250     uTco  MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[13]
    Info (332115):      3.118      0.000 FF  CELL  MEM_WB_Pipeline_Stage|Instruction_WB[13]|regout
    Info (332115):      3.886      0.768 FF    IC  Hazard_Handling_Unit|ForwardB_EX~5|datab
    Info (332115):      4.279      0.393 FF  CELL  Hazard_Handling_Unit|ForwardB_EX~5|combout
    Info (332115):      4.551      0.272 FF    IC  Hazard_Handling_Unit|ForwardB_EX~6|dataa
    Info (332115):      4.988      0.437 FF  CELL  Hazard_Handling_Unit|ForwardB_EX~6|combout
    Info (332115):      5.238      0.250 FF    IC  Hazard_Handling_Unit|ForwardB_EX~7|datab
    Info (332115):      5.657      0.419 FF  CELL  Hazard_Handling_Unit|ForwardB_EX~7|combout
    Info (332115):      5.918      0.261 FF    IC  EX_ALU_Mux|ALU_Data_2_EX[28]~1|datac
    Info (332115):      6.193      0.275 FR  CELL  EX_ALU_Mux|ALU_Data_2_EX[28]~1|combout
    Info (332115):      7.237      1.044 RR    IC  EX_ALU_Mux|ALU_Data_2_EX[21]~24|datad
    Info (332115):      7.387      0.150 RR  CELL  EX_ALU_Mux|ALU_Data_2_EX[21]~24|combout
    Info (332115):      7.647      0.260 RR    IC  EX_ALU_Mux|ALU_Data_2_EX[21]~25|datac
    Info (332115):      7.922      0.275 RR  CELL  EX_ALU_Mux|ALU_Data_2_EX[21]~25|combout
    Info (332115):      8.664      0.742 RR    IC  EX_ALU|Mult0|auto_generated|mac_mult3|datab[7]
    Info (332115):     11.343      2.679 RR  CELL  EX_ALU|Mult0|auto_generated|mac_mult3|dataout[8]
    Info (332115):     11.343      0.000 RR    IC  EX_ALU|Mult0|auto_generated|mac_out4|dataa[8]
    Info (332115):     11.567      0.224 RR  CELL  EX_ALU|Mult0|auto_generated|mac_out4|dataout[8]
    Info (332115):     12.480      0.913 RR    IC  EX_ALU|Mult0|auto_generated|op_2~8|datab
    Info (332115):     12.873      0.393 RR  CELL  EX_ALU|Mult0|auto_generated|op_2~8|cout
    Info (332115):     12.873      0.000 RR    IC  EX_ALU|Mult0|auto_generated|op_2~10|cin
    Info (332115):     12.944      0.071 RF  CELL  EX_ALU|Mult0|auto_generated|op_2~10|cout
    Info (332115):     12.944      0.000 FF    IC  EX_ALU|Mult0|auto_generated|op_2~12|cin
    Info (332115):     13.015      0.071 FR  CELL  EX_ALU|Mult0|auto_generated|op_2~12|cout
    Info (332115):     13.015      0.000 RR    IC  EX_ALU|Mult0|auto_generated|op_2~14|cin
    Info (332115):     13.174      0.159 RF  CELL  EX_ALU|Mult0|auto_generated|op_2~14|cout
    Info (332115):     13.174      0.000 FF    IC  EX_ALU|Mult0|auto_generated|op_2~16|cin
    Info (332115):     13.584      0.410 FF  CELL  EX_ALU|Mult0|auto_generated|op_2~16|combout
    Info (332115):     14.040      0.456 FF    IC  EX_ALU|Mult0|auto_generated|op_1~16|dataa
    Info (332115):     14.454      0.414 FF  CELL  EX_ALU|Mult0|auto_generated|op_1~16|cout
    Info (332115):     14.454      0.000 FF    IC  EX_ALU|Mult0|auto_generated|op_1~18|cin
    Info (332115):     14.525      0.071 FR  CELL  EX_ALU|Mult0|auto_generated|op_1~18|cout
    Info (332115):     14.525      0.000 RR    IC  EX_ALU|Mult0|auto_generated|op_1~20|cin
    Info (332115):     14.935      0.410 RR  CELL  EX_ALU|Mult0|auto_generated|op_1~20|combout
    Info (332115):     15.672      0.737 RR    IC  EX_ALU|Mux3~2|datad
    Info (332115):     15.822      0.150 RR  CELL  EX_ALU|Mux3~2|combout
    Info (332115):     16.091      0.269 RR    IC  EX_MEM_Pipeline_Stage|ALU_Result_MEM[28]|sdata
    Info (332115):     16.457      0.366 RR  CELL  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     80.000     80.000           latch edge time
    Info (332115):     82.844      2.844  R        clock network delay
    Info (332115):     82.880      0.036     uTsu  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28]
    Info (332115): 
    Info (332115): Data Arrival Time  :    16.457
    Info (332115): Data Required Time :    82.880
    Info (332115): Slack              :    66.423 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.391
    Info (332115): -to_clock [get_clocks {clock1}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.391 
    Info (332115): ===================================================================
    Info (332115): From Node    : IF_PC_Reg:IF_PC_Reg|PC_IF[0]
    Info (332115): To Node      : IF_PC_Reg:IF_PC_Reg|PC_IF[0]
    Info (332115): Launch Clock : clock1
    Info (332115): Latch Clock  : clock1
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.847      2.847  R        clock network delay
    Info (332115):      3.097      0.250     uTco  IF_PC_Reg:IF_PC_Reg|PC_IF[0]
    Info (332115):      3.097      0.000 RR  CELL  IF_PC_Reg|PC_IF[0]|regout
    Info (332115):      3.097      0.000 RR    IC  IF_PC_Mux|Next_PC_IF[0]~0|datac
    Info (332115):      3.420      0.323 RR  CELL  IF_PC_Mux|Next_PC_IF[0]~0|combout
    Info (332115):      3.420      0.000 RR    IC  IF_PC_Reg|PC_IF[0]|datain
    Info (332115):      3.504      0.084 RR  CELL  IF_PC_Reg:IF_PC_Reg|PC_IF[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.847      2.847  R        clock network delay
    Info (332115):      3.113      0.266      uTh  IF_PC_Reg:IF_PC_Reg|PC_IF[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.504
    Info (332115): Data Required Time :     3.113
    Info (332115): Slack              :     0.391 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 37.873
    Info (332113): Targets: [get_clocks {clock1}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 37.873 
    Info (332113): ===================================================================
    Info (332113): Node             : ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): Clock            : clock1
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           Clk
    Info (332113):      0.989      0.989 RR  CELL  Clk|combout
    Info (332113):      1.103      0.114 RR    IC  Clk~clkctrl|inclk[0]
    Info (332113):      1.103      0.000 RR  CELL  Clk~clkctrl|outclk
    Info (332113):      2.266      1.163 RR    IC  ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0|clk0
    Info (332113):      2.927      0.661 RR  CELL  ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     40.000     40.000           launch edge time
    Info (332113):     40.000      0.000           source latency
    Info (332113):     40.000      0.000           Clk
    Info (332113):     40.989      0.989 FF  CELL  Clk|combout
    Info (332113):     41.103      0.114 FF    IC  Clk~clkctrl|inclk[0]
    Info (332113):     41.103      0.000 FF  CELL  Clk~clkctrl|outclk
    Info (332113):     42.266      1.163 FF    IC  ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0|clk0
    Info (332113):     42.927      0.661 FF  CELL  ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Required Width   :     2.127
    Info (332113): Actual Width     :    40.000
    Info (332113): Slack            :    37.873
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 97.778
    Info (332113): Targets: [get_clocks {altera_reserved_tck}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 97.778 
    Info (332113): ===================================================================
    Info (332113): Node             : altera_reserved_tck
    Info (332113): Clock            : altera_reserved_tck
    Info (332113): Type             : Port Rate
    Info (332113): Required Width   :     2.222
    Info (332113): Actual Width     :   100.000
    Info (332113): Slack            :    97.778
    Info (332113): ===================================================================
    Info (332113): 
Info: Analyzing Fast Model
Warning (332060): Node: EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM was determined to be a clock but was found without an associated clock assignment.
Info (332146): Worst-case setup slack is 74.177
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    74.177         0.000 clock1 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clock1 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 37.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    37.873         0.000 clock1 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 74.177
    Info (332115): -to_clock [get_clocks {clock1}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 74.177 
    Info (332115): ===================================================================
    Info (332115): From Node    : ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg0
    Info (332115): To Node      : ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg3
    Info (332115): Launch Clock : clock1
    Info (332115): Latch Clock  : clock1
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.852      1.852  R        clock network delay
    Info (332115):      1.974      0.122     uTco  ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg0
    Info (332115):      3.888      1.914 RR  CELL  ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0|portbdataout[13]
    Info (332115):      4.329      0.441 RR    IC  ID_Registers|Read_Data_1_ID[13]~26|datad
    Info (332115):      4.388      0.059 RR  CELL  ID_Registers|Read_Data_1_ID[13]~26|combout
    Info (332115):      4.579      0.191 RR    IC  ID_Registers|Read_Data_1_ID[13]~27|datad
    Info (332115):      4.638      0.059 RR  CELL  ID_Registers|Read_Data_1_ID[13]~27|combout
    Info (332115):      5.198      0.560 RR    IC  ID_Read_data_Mux|Read_Data_1_MUX_ID[13]~13|datad
    Info (332115):      5.257      0.059 RR  CELL  ID_Read_data_Mux|Read_Data_1_MUX_ID[13]~13|combout
    Info (332115):      5.365      0.108 RR    IC  ID_Read_data_Mux|Equal0~13|datad
    Info (332115):      5.424      0.059 RR  CELL  ID_Read_data_Mux|Equal0~13|combout
    Info (332115):      5.528      0.104 RR    IC  MEM_Branch_AND|PCSrc_MEM~3|datad
    Info (332115):      5.587      0.059 RF  CELL  MEM_Branch_AND|PCSrc_MEM~3|combout
    Info (332115):      5.922      0.335 FF    IC  MEM_Branch_AND|PCSrc_MEM~4|datab
    Info (332115):      6.102      0.180 FF  CELL  MEM_Branch_AND|PCSrc_MEM~4|combout
    Info (332115):      6.210      0.108 FF    IC  MEM_Branch_AND|PCSrc_MEM|datac
    Info (332115):      6.343      0.133 FF  CELL  MEM_Branch_AND|PCSrc_MEM|combout
    Info (332115):      6.892      0.549 FF    IC  IF_Instruction_Memory|Instruction_IF[29]~47|datad
    Info (332115):      6.951      0.059 FR  CELL  IF_Instruction_Memory|Instruction_IF[29]~47|combout
    Info (332115):      7.058      0.107 RR    IC  IF_Instruction_Memory|Instruction_IF[19]~48|datad
    Info (332115):      7.117      0.059 RR  CELL  IF_Instruction_Memory|Instruction_IF[19]~48|combout
    Info (332115):      7.593      0.476 RR    IC  ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0|portbaddr[3]
    Info (332115):      7.679      0.086 RR  CELL  ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg3
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     80.000     80.000           latch edge time
    Info (332115):     81.857      1.857  R        clock network delay
    Info (332115):     81.856     -0.001     uTsu  ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg3
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.679
    Info (332115): Data Required Time :    81.856
    Info (332115): Slack              :    74.177 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215
    Info (332115): -to_clock [get_clocks {clock1}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.215 
    Info (332115): ===================================================================
    Info (332115): From Node    : IF_PC_Reg:IF_PC_Reg|PC_IF[0]
    Info (332115): To Node      : IF_PC_Reg:IF_PC_Reg|PC_IF[0]
    Info (332115): Launch Clock : clock1
    Info (332115): Latch Clock  : clock1
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.765      1.765  R        clock network delay
    Info (332115):      1.906      0.141     uTco  IF_PC_Reg:IF_PC_Reg|PC_IF[0]
    Info (332115):      1.906      0.000 RR  CELL  IF_PC_Reg|PC_IF[0]|regout
    Info (332115):      1.906      0.000 RR    IC  IF_PC_Mux|Next_PC_IF[0]~0|datac
    Info (332115):      2.090      0.184 RR  CELL  IF_PC_Mux|Next_PC_IF[0]~0|combout
    Info (332115):      2.090      0.000 RR    IC  IF_PC_Reg|PC_IF[0]|datain
    Info (332115):      2.132      0.042 RR  CELL  IF_PC_Reg:IF_PC_Reg|PC_IF[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.765      1.765  R        clock network delay
    Info (332115):      1.917      0.152      uTh  IF_PC_Reg:IF_PC_Reg|PC_IF[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.132
    Info (332115): Data Required Time :     1.917
    Info (332115): Slack              :     0.215 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 37.873
    Info (332113): Targets: [get_clocks {clock1}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 37.873 
    Info (332113): ===================================================================
    Info (332113): Node             : ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): Clock            : clock1
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           Clk
    Info (332113):      0.571      0.571 RR  CELL  Clk|combout
    Info (332113):      0.640      0.069 RR    IC  Clk~clkctrl|inclk[0]
    Info (332113):      0.640      0.000 RR  CELL  Clk~clkctrl|outclk
    Info (332113):      1.421      0.781 RR    IC  ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0|clk0
    Info (332113):      1.848      0.427 RR  CELL  ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     40.000     40.000           launch edge time
    Info (332113):     40.000      0.000           source latency
    Info (332113):     40.000      0.000           Clk
    Info (332113):     40.571      0.571 FF  CELL  Clk|combout
    Info (332113):     40.640      0.069 FF    IC  Clk~clkctrl|inclk[0]
    Info (332113):     40.640      0.000 FF  CELL  Clk~clkctrl|outclk
    Info (332113):     41.421      0.781 FF    IC  ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0|clk0
    Info (332113):     41.848      0.427 FF  CELL  ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_boi1:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Required Width   :     2.127
    Info (332113): Actual Width     :    40.000
    Info (332113): Slack            :    37.873
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 97.778
    Info (332113): Targets: [get_clocks {altera_reserved_tck}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 97.778 
    Info (332113): ===================================================================
    Info (332113): Node             : altera_reserved_tck
    Info (332113): Clock            : altera_reserved_tck
    Info (332113): Type             : Port Rate
    Info (332113): Required Width   :     2.222
    Info (332113): Actual Width     :   100.000
    Info (332113): Slack            :    97.778
    Info (332113): ===================================================================
    Info (332113): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 427 megabytes
    Info: Processing ended: Fri Sep 12 12:33:53 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


