# FPGA-verilog-aes
AES  algorithm based on  FPGA connected with UART
1.add rtl partion
2.add tb
3.add testcase
4.add model for scb
