* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Mar 29 2020 23:00:59

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev  C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top  --package  SG48  --outdir  C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc  --dst_sdc_file  C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc  --devicename  iCE40UP5K  

***** Device Info *****
Chip: iCE40UP5K
Package: SG48
Size: 24 X 30

***** Design Utilization Info *****
Design: top
Used Logic Cell: 394/5280
Used Logic Tile: 66/660
Used IO Cell:    20/96
Used Bram Cell For iCE40: 0/30
Used PLL For iCE40: 1/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: clk_48mhz
Clock Source: GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 BTN_N_c iclk 
Clock Driver: top_pll_inst.top_pll_inst (SB_PLL40_PAD)
Driver Position: (12, 31, 1)
Fanout to FF: 183
Fanout to Tile: 56


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
31|                                                     
30|   1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
29|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
28|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
27|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
26|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
25|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
24|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
23|   0 0 0 0 0 0 0 8 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0   
22|   0 0 0 0 0 0 1 5 8 1 3 1 0 0 0 0 0 0 0 0 0 0 0 0   
21|   0 0 0 0 0 0 6 8 8 8 8 2 0 1 0 0 0 0 0 0 0 0 0 0   
20|   0 0 0 0 0 0 8 6 7 8 8 6 1 0 0 0 0 0 0 0 0 0 0 0   
19|   0 0 0 0 0 0 8 7 6 8 6 8 0 0 0 0 0 0 0 0 0 0 0 0   
18|   0 0 0 0 0 0 0 3 8 8 8 7 0 0 0 0 0 0 0 0 0 0 0 0   
17|   0 0 0 0 0 0 2 3 7 8 7 6 0 0 0 0 0 0 0 0 0 0 0 0   
16|   0 0 0 0 0 0 7 8 8 2 7 8 0 0 0 0 0 0 0 0 0 0 0 0   
15|   0 0 0 0 0 0 7 8 7 8 5 8 0 0 0 0 0 0 0 0 0 0 0 0   
14|   0 0 0 0 0 0 7 8 8 8 8 0 0 0 0 0 0 0 0 0 0 0 0 0   
13|   0 0 0 0 0 0 7 8 6 8 8 0 0 0 0 0 0 0 0 0 0 0 0 0   
12|   0 0 0 0 0 0 0 0 0 3 6 1 0 0 0 0 0 0 0 0 0 0 0 0   
11|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
10|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 9|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 8|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 7|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 6|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 5|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 4|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 3|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 2|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 5.97

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
31|                                                                               
30|     1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
29|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
28|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
27|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
26|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
25|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
24|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
23|     0  0  0  0  0  0  0  8  4  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0    
22|     0  0  0  0  0  0  1 15  8  4  9  1  0  0  0  0  0  0  0  0  0  0  0  0    
21|     0  0  0  0  0  0  6 22 16 11 19  2  0  0  0  0  0  0  0  0  0  0  0  0    
20|     0  0  0  0  0  0  8 12 13 19 19  6  1  0  0  0  0  0  0  0  0  0  0  0    
19|     0  0  0  0  0  0  8 12  8 18 13  8  0  0  0  0  0  0  0  0  0  0  0  0    
18|     0  0  0  0  0  0  0  7  8 10 16 21  0  0  0  0  0  0  0  0  0  0  0  0    
17|     0  0  0  0  0  0  5  6 20 19 14 13  0  0  0  0  0  0  0  0  0  0  0  0    
16|     0  0  0  0  0  0 22 16 15  5 19 18  0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0 19 19 15 18 12 16  0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0 18 22 21 14 17  0  0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0 15 20 16 16 16  0  0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  5 11  3  0  0  0  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
10|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 9|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 8|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 22
Average number of input nets per logic tile: 12.31

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
31|                                                                               
30|     1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
29|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
28|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
27|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
26|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
25|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
24|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
23|     0  0  0  0  0  0  0  8  4  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0    
22|     0  0  0  0  0  0  1 20  8  4  9  1  0  0  0  0  0  0  0  0  0  0  0  0    
21|     0  0  0  0  0  0  6 32 22 28 26  2  0  0  0  0  0  0  0  0  0  0  0  0    
20|     0  0  0  0  0  0  8 18 18 26 26  6  1  0  0  0  0  0  0  0  0  0  0  0    
19|     0  0  0  0  0  0  8 24 20 24 17  8  0  0  0  0  0  0  0  0  0  0  0  0    
18|     0  0  0  0  0  0  0  7  8 24 22 22  0  0  0  0  0  0  0  0  0  0  0  0    
17|     0  0  0  0  0  0  6  7 25 32 24 21  0  0  0  0  0  0  0  0  0  0  0  0    
16|     0  0  0  0  0  0 26 25 27  7 24 30  0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0 27 24 24 30 15 28  0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0 24 32 29 24 24  0  0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0 25 30 22 28 22  0  0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  7 20  3  0  0  0  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
10|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 9|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 8|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 17.72

***** Run Time Info *****
Run Time:  1
