the MIPS five-stage pipeline actually occupies <FONT class=clozed>only four</FONT> clock cycles