{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1526439848835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1526439848839 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 16 00:04:08 2018 " "Processing started: Wed May 16 00:04:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1526439848839 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1526439848839 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto -c projeto " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto -c projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1526439848840 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1526439849071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Componentes do Projeto/ula32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Componentes do Projeto/ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Found design unit 1: Ula32-behavioral" {  } { { "Componentes do Projeto/ula32.vhd" "" { Text "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Componentes do Projeto/ula32.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526439849542 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Found entity 1: Ula32" {  } { { "Componentes do Projeto/ula32.vhd" "" { Text "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Componentes do Projeto/ula32.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526439849542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526439849542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Componentes do Projeto/Registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Componentes do Projeto/Registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Found design unit 1: Registrador-behavioral_arch" {  } { { "Componentes do Projeto/Registrador.vhd" "" { Text "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Componentes do Projeto/Registrador.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526439849543 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Found entity 1: Registrador" {  } { { "Componentes do Projeto/Registrador.vhd" "" { Text "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Componentes do Projeto/Registrador.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526439849543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526439849543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Componentes do Projeto/RegDesloc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Componentes do Projeto/RegDesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Found design unit 1: RegDesloc-behavioral_arch" {  } { { "Componentes do Projeto/RegDesloc.vhd" "" { Text "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Componentes do Projeto/RegDesloc.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526439849547 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Found entity 1: RegDesloc" {  } { { "Componentes do Projeto/RegDesloc.vhd" "" { Text "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Componentes do Projeto/RegDesloc.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526439849547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526439849547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Componentes do Projeto/Memoria.vhd 3 1 " "Found 3 design units, including 1 entities, in source file Componentes do Projeto/Memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Found design unit 1: ram_constants" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Componentes do Projeto/Memoria.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526439849550 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Found design unit 2: Memoria-behavioral_arch" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Componentes do Projeto/Memoria.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526439849550 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Found entity 1: Memoria" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Componentes do Projeto/Memoria.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526439849550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526439849550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Componentes do Projeto/Instr_Reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Componentes do Projeto/Instr_Reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Componentes do Projeto/Instr_Reg.vhd" "" { Text "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Componentes do Projeto/Instr_Reg.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526439849551 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Found entity 1: Instr_Reg" {  } { { "Componentes do Projeto/Instr_Reg.vhd" "" { Text "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Componentes do Projeto/Instr_Reg.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526439849551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526439849551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Componentes do Projeto/Banco_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Componentes do Projeto/Banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Componentes do Projeto/Banco_reg.vhd" "" { Text "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Componentes do Projeto/Banco_reg.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526439849553 ""} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Found entity 1: Banco_reg" {  } { { "Componentes do Projeto/Banco_reg.vhd" "" { Text "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Componentes do Projeto/Banco_reg.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526439849553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526439849553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Componentes Criados/myMux.v 13 13 " "Found 13 design units, including 13 entities, in source file Componentes Criados/myMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_31_2 " "Found entity 1: mux_31_2" {  } { { "Componentes Criados/myMux.v" "" { Text "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Componentes Criados/myMux.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526439849558 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_31_2_testbench " "Found entity 2: mux_31_2_testbench" {  } { { "Componentes Criados/myMux.v" "" { Text "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Componentes Criados/myMux.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526439849558 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_31_1 " "Found entity 3: mux_31_1" {  } { { "Componentes Criados/myMux.v" "" { Text "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Componentes Criados/myMux.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526439849558 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux_31_1_testbench " "Found entity 4: mux_31_1_testbench" {  } { { "Componentes Criados/myMux.v" "" { Text "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Componentes Criados/myMux.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526439849558 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux_31_3 " "Found entity 5: mux_31_3" {  } { { "Componentes Criados/myMux.v" "" { Text "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Componentes Criados/myMux.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526439849558 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux_31_3_testbench " "Found entity 6: mux_31_3_testbench" {  } { { "Componentes Criados/myMux.v" "" { Text "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Componentes Criados/myMux.v" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526439849558 ""} { "Info" "ISGN_ENTITY_NAME" "7 mux_4_2_testbench " "Found entity 7: mux_4_2_testbench" {  } { { "Componentes Criados/myMux.v" "" { Text "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Componentes Criados/myMux.v" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526439849558 ""} { "Info" "ISGN_ENTITY_NAME" "8 mux_5_2 " "Found entity 8: mux_5_2" {  } { { "Componentes Criados/myMux.v" "" { Text "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Componentes Criados/myMux.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526439849558 ""} { "Info" "ISGN_ENTITY_NAME" "9 mux_5_2_testbench " "Found entity 9: mux_5_2_testbench" {  } { { "Componentes Criados/myMux.v" "" { Text "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Componentes Criados/myMux.v" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526439849558 ""} { "Info" "ISGN_ENTITY_NAME" "10 mux_5_3 " "Found entity 10: mux_5_3" {  } { { "Componentes Criados/myMux.v" "" { Text "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Componentes Criados/myMux.v" 190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526439849558 ""} { "Info" "ISGN_ENTITY_NAME" "11 mux_5_3_testbench " "Found entity 11: mux_5_3_testbench" {  } { { "Componentes Criados/myMux.v" "" { Text "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Componentes Criados/myMux.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526439849558 ""} { "Info" "ISGN_ENTITY_NAME" "12 mux_1_2 " "Found entity 12: mux_1_2" {  } { { "Componentes Criados/myMux.v" "" { Text "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Componentes Criados/myMux.v" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526439849558 ""} { "Info" "ISGN_ENTITY_NAME" "13 mux_1_2_testbench " "Found entity 13: mux_1_2_testbench" {  } { { "Componentes Criados/myMux.v" "" { Text "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Componentes Criados/myMux.v" 260 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526439849558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526439849558 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "controle controle.v(11) " "Verilog Module Declaration warning at controle.v(11): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"controle\"" {  } { { "Componentes Criados/controle.v" "" { Text "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Componentes Criados/controle.v" 11 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526439849560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Componentes Criados/controle.v 1 1 " "Found 1 design units, including 1 entities, in source file Componentes Criados/controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "Componentes Criados/controle.v" "" { Text "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Componentes Criados/controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526439849560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526439849560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Esquematicos/thunderBolt.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Esquematicos/thunderBolt.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 thunderBolt " "Found entity 1: thunderBolt" {  } { { "Esquematicos/thunderBolt.bdf" "" { Schematic "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Esquematicos/thunderBolt.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526439849562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526439849562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Componentes Criados/thunderBoltProject.v 2 2 " "Found 2 design units, including 2 entities, in source file Componentes Criados/thunderBoltProject.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "Componentes Criados/thunderBoltProject.v" "" { Text "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Componentes Criados/thunderBoltProject.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526439849563 ""} { "Info" "ISGN_ENTITY_NAME" "2 control_testnech " "Found entity 2: control_testnech" {  } { { "Componentes Criados/thunderBoltProject.v" "" { Text "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Componentes Criados/thunderBoltProject.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526439849563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526439849563 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resetPC thunderBoltProject.v(11) " "Verilog HDL Implicit Net warning at thunderBoltProject.v(11): created implicit net for \"resetPC\"" {  } { { "Componentes Criados/thunderBoltProject.v" "" { Text "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Componentes Criados/thunderBoltProject.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526439849568 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "thunderBolt " "Elaborating entity \"thunderBolt\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1526439849668 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Saida14\[31..0\] Saida " "Bus \"Saida14\[31..0\]\" found using same base name as \"Saida\", which might lead to a name conflict." {  } { { "Esquematicos/thunderBolt.bdf" "" { Schematic "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Esquematicos/thunderBolt.bdf" { { 184 864 1040 200 "Saida14\[31..0\]" "" } { 184 864 1040 200 "Saida14\[31..0\]" "" } { 184 864 1040 200 "Saida14\[31..0\]" "" } { 184 864 1040 200 "Saida14\[31..0\]" "" } { 184 864 1040 200 "Saida14\[31..0\]" "" } { 184 864 1040 200 "Saida14\[31..0\]" "" } { 184 864 1040 200 "Saida14\[31..0\]" "" } { 184 864 1040 200 "Saida14\[31..0\]" "" } { 184 864 1040 200 "Saida14\[31..0\]" "" } { 184 864 1040 200 "Saida14\[31..0\]" "" } { 184 864 1040 200 "Saida14\[31..0\]" "" } { 184 864 1040 200 "Saida14\[31..0\]" "" } { 184 864 1040 200 "Saida14\[31..0\]" "" } { 184 864 1040 200 "Saida14\[31..0\]" "" } { 184 864 1040 200 "Saida14\[31..0\]" "" } { 184 864 1040 200 "Saida14\[31..0\]" "" } { 184 864 1040 200 "Saida14\[31..0\]" "" } { 184 864 1040 200 "Saida14\[31..0\]" "" } { 184 864 1040 200 "Saida14\[31..0\]" "" } { 184 864 1040 200 "Saida14\[31..0\]" "" } { 184 864 1040 200 "Saida14\[31..0\]" "" } { 184 864 1040 200 "Saida14\[31..0\]" "" } { 184 864 1040 200 "Saida14\[31..0\]" "" } { 184 864 1040 200 "Saida14\[31..0\]" "" } { 184 864 1040 200 "Saida14\[31..0\]" "" } { 184 864 1040 200 "Saida14\[31..0\]" "" } { 184 864 1040 200 "Saida14\[31..0\]" "" } { 184 864 1040 200 "Saida14\[31..0\]" "" } { 184 864 1040 200 "Saida14\[31..0\]" "" } { 184 864 1040 200 "Saida14\[31..0\]" "" } { 184 864 1040 200 "Saida14\[31..0\]" "" } { 184 864 1040 200 "Saida14\[31..0\]" "" } { 184 864 1040 200 "Saida14\[31..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1526439849673 ""}
{ "Warning" "WGDFX_PINS_OVERLAP_WARNING" "Reset11 " "Pin \"Reset11\" overlaps another pin, block, or symbol" {  } { { "Esquematicos/thunderBolt.bdf" "" { Schematic "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Esquematicos/thunderBolt.bdf" { { 152 112 280 168 "Reset11" "" } } } }  } 0 275012 "Pin \"%1!s!\" overlaps another pin, block, or symbol" 0 0 "Quartus II" 0 -1 1526439849675 ""}
{ "Warning" "WGDFX_PINS_OVERLAP_WARNING" "RegWrite " "Pin \"RegWrite\" overlaps another pin, block, or symbol" {  } { { "Esquematicos/thunderBolt.bdf" "" { Schematic "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Esquematicos/thunderBolt.bdf" { { 168 112 280 184 "RegWrite" "" } } } }  } 0 275012 "Pin \"%1!s!\" overlaps another pin, block, or symbol" 0 0 "Quartus II" 0 -1 1526439849675 ""}
{ "Warning" "WGDFX_PINS_OVERLAP_WARNING" "ReadReg1\[4..0\] " "Pin \"ReadReg1\[4..0\]\" overlaps another pin, block, or symbol" {  } { { "Esquematicos/thunderBolt.bdf" "" { Schematic "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Esquematicos/thunderBolt.bdf" { { 184 104 280 200 "ReadReg1\[4..0\]" "" } } } }  } 0 275012 "Pin \"%1!s!\" overlaps another pin, block, or symbol" 0 0 "Quartus II" 0 -1 1526439849675 ""}
{ "Warning" "WGDFX_PINS_OVERLAP_WARNING" "ReadReg2\[4..0\] " "Pin \"ReadReg2\[4..0\]\" overlaps another pin, block, or symbol" {  } { { "Esquematicos/thunderBolt.bdf" "" { Schematic "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Esquematicos/thunderBolt.bdf" { { 200 104 280 216 "ReadReg2\[4..0\]" "" } } } }  } 0 275012 "Pin \"%1!s!\" overlaps another pin, block, or symbol" 0 0 "Quartus II" 0 -1 1526439849675 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "Banco_reg inst " "Block or symbol \"Banco_reg\" of instance \"inst\" overlaps another block or symbol" {  } { { "Esquematicos/thunderBolt.bdf" "" { Schematic "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Esquematicos/thunderBolt.bdf" { { 112 280 520 288 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1526439849676 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "Ula32 inst6 " "Block or symbol \"Ula32\" of instance \"inst6\" overlaps another block or symbol" {  } { { "Esquematicos/thunderBolt.bdf" "" { Schematic "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Esquematicos/thunderBolt.bdf" { { 96 960 1144 272 "inst6" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1526439849676 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "Memoria inst9 " "Block or symbol \"Memoria\" of instance \"inst9\" overlaps another block or symbol" {  } { { "Esquematicos/thunderBolt.bdf" "" { Schematic "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Esquematicos/thunderBolt.bdf" { { 120 -464 -248 232 "inst9" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1526439849676 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "Registrador PC " "Block or symbol \"Registrador\" of instance \"PC\" overlaps another block or symbol" {  } { { "Esquematicos/thunderBolt.bdf" "" { Schematic "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Esquematicos/thunderBolt.bdf" { { 120 -744 -544 232 "PC" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1526439849676 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "Registrador B_reg " "Block or symbol \"Registrador\" of instance \"B_reg\" overlaps another block or symbol" {  } { { "Esquematicos/thunderBolt.bdf" "" { Schematic "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Esquematicos/thunderBolt.bdf" { { 160 664 864 272 "B_reg" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1526439849676 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Saida " "Converted elements in bus name \"Saida\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Saida\[31..0\] Saida31..0 " "Converted element name(s) from \"Saida\[31..0\]\" to \"Saida31..0\"" {  } { { "Esquematicos/thunderBolt.bdf" "" { Schematic "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Esquematicos/thunderBolt.bdf" { { 144 -544 -368 160 "Saida\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526439849676 ""}  } { { "Esquematicos/thunderBolt.bdf" "" { Schematic "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Esquematicos/thunderBolt.bdf" { { 144 -544 -368 160 "Saida\[31..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1526439849676 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Saida14 " "Converted elements in bus name \"Saida14\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Saida14\[31..0\] Saida1431..0 " "Converted element name(s) from \"Saida14\[31..0\]\" to \"Saida1431..0\"" {  } { { "Esquematicos/thunderBolt.bdf" "" { Schematic "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Esquematicos/thunderBolt.bdf" { { 184 864 1040 200 "Saida14\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526439849676 ""}  } { { "Esquematicos/thunderBolt.bdf" "" { Schematic "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Esquematicos/thunderBolt.bdf" { { 184 864 1040 200 "Saida14\[31..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1526439849676 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "Clk Banco_reg inst " "Port \"Clk\" of type Banco_reg of instance \"inst\" is missing source signal" {  } { { "Esquematicos/thunderBolt.bdf" "" { Schematic "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Esquematicos/thunderBolt.bdf" { { 168 -512 -464 168 "" "" } { 152 -160 -128 152 "" "" } { 104 -512 -512 168 "" "" } { 104 -792 -512 104 "" "" } { 104 -160 -160 152 "" "" } { 104 -512 -160 104 "" "" } { 152 -792 -744 152 "" "" } { 104 -792 -792 152 "" "" } { 144 184 280 144 "" "" } { 104 184 184 144 "" "" } { 104 664 664 192 "" "" } { 104 -160 184 104 "" "" } { 104 184 664 104 "" "" } { 112 280 520 288 "inst" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1526439849677 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "Clk Instr_Reg inst3 " "Port \"Clk\" of type Instr_Reg of instance \"inst3\" is missing source signal" {  } { { "Esquematicos/thunderBolt.bdf" "" { Schematic "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Esquematicos/thunderBolt.bdf" { { 168 -512 -464 168 "" "" } { 152 -160 -128 152 "" "" } { 104 -512 -512 168 "" "" } { 104 -792 -512 104 "" "" } { 104 -160 -160 152 "" "" } { 104 -512 -160 104 "" "" } { 152 -792 -744 152 "" "" } { 104 -792 -792 152 "" "" } { 144 184 280 144 "" "" } { 104 184 184 144 "" "" } { 104 664 664 192 "" "" } { 104 -160 184 104 "" "" } { 104 184 664 104 "" "" } { 120 -128 88 232 "inst3" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1526439849677 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "Clock Memoria inst9 " "Port \"Clock\" of type Memoria of instance \"inst9\" is missing source signal" {  } { { "Esquematicos/thunderBolt.bdf" "" { Schematic "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Esquematicos/thunderBolt.bdf" { { 168 -512 -464 168 "" "" } { 152 -160 -128 152 "" "" } { 104 -512 -512 168 "" "" } { 104 -792 -512 104 "" "" } { 104 -160 -160 152 "" "" } { 104 -512 -160 104 "" "" } { 152 -792 -744 152 "" "" } { 104 -792 -792 152 "" "" } { 144 184 280 144 "" "" } { 104 184 184 144 "" "" } { 104 664 664 192 "" "" } { 104 -160 184 104 "" "" } { 104 184 664 104 "" "" } { 120 -464 -248 232 "inst9" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1526439849677 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "Clk Registrador PC " "Port \"Clk\" of type Registrador of instance \"PC\" is missing source signal" {  } { { "Esquematicos/thunderBolt.bdf" "" { Schematic "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Esquematicos/thunderBolt.bdf" { { 168 -512 -464 168 "" "" } { 152 -160 -128 152 "" "" } { 104 -512 -512 168 "" "" } { 104 -792 -512 104 "" "" } { 104 -160 -160 152 "" "" } { 104 -512 -160 104 "" "" } { 152 -792 -744 152 "" "" } { 104 -792 -792 152 "" "" } { 144 184 280 144 "" "" } { 104 184 184 144 "" "" } { 104 664 664 192 "" "" } { 104 -160 184 104 "" "" } { 104 184 664 104 "" "" } { 120 -744 -544 232 "PC" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1526439849678 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "Clk Registrador B_reg " "Port \"Clk\" of type Registrador of instance \"B_reg\" is missing source signal" {  } { { "Esquematicos/thunderBolt.bdf" "" { Schematic "/home/thiagoaugustosm/dev/CInProjects/2018-1/infra-hardware/Projeto/Esquematicos/thunderBolt.bdf" { { 168 -512 -464 168 "" "" } { 152 -160 -128 152 "" "" } { 104 -512 -512 168 "" "" } { 104 -792 -512 104 "" "" } { 104 -160 -160 152 "" "" } { 104 -512 -160 104 "" "" } { 152 -792 -744 152 "" "" } { 104 -792 -792 152 "" "" } { 144 184 280 144 "" "" } { 104 184 184 144 "" "" } { 104 664 664 192 "" "" } { 104 -160 184 104 "" "" } { 104 184 664 104 "" "" } { 160 664 864 272 "B_reg" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1526439849678 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1526439849679 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "636 " "Peak virtual memory: 636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1526439849766 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 16 00:04:09 2018 " "Processing ended: Wed May 16 00:04:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1526439849766 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1526439849766 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1526439849766 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1526439849766 ""}
