///Register `VCTR1` reader
pub type R = crate::R<VCTR1rs>;
///Register `VCTR1` writer
pub type W = crate::W<VCTR1rs>;
///Field `B32` reader - B32
pub type B32_R = crate::BitReader;
///Field `B32` writer - B32
pub type B32_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B33` reader - B33
pub type B33_R = crate::BitReader;
///Field `B33` writer - B33
pub type B33_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B34` reader - B34
pub type B34_R = crate::BitReader;
///Field `B34` writer - B34
pub type B34_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B35` reader - B35
pub type B35_R = crate::BitReader;
///Field `B35` writer - B35
pub type B35_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B36` reader - B36
pub type B36_R = crate::BitReader;
///Field `B36` writer - B36
pub type B36_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B37` reader - B37
pub type B37_R = crate::BitReader;
///Field `B37` writer - B37
pub type B37_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B38` reader - B38
pub type B38_R = crate::BitReader;
///Field `B38` writer - B38
pub type B38_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B39` reader - B39
pub type B39_R = crate::BitReader;
///Field `B39` writer - B39
pub type B39_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B40` reader - B40
pub type B40_R = crate::BitReader;
///Field `B40` writer - B40
pub type B40_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B41` reader - B41
pub type B41_R = crate::BitReader;
///Field `B41` writer - B41
pub type B41_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B42` reader - B42
pub type B42_R = crate::BitReader;
///Field `B42` writer - B42
pub type B42_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B43` reader - B43
pub type B43_R = crate::BitReader;
///Field `B43` writer - B43
pub type B43_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B44` reader - B44
pub type B44_R = crate::BitReader;
///Field `B44` writer - B44
pub type B44_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B45` reader - B45
pub type B45_R = crate::BitReader;
///Field `B45` writer - B45
pub type B45_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B46` reader - B46
pub type B46_R = crate::BitReader;
///Field `B46` writer - B46
pub type B46_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B47` reader - B47
pub type B47_R = crate::BitReader;
///Field `B47` writer - B47
pub type B47_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B48` reader - B48
pub type B48_R = crate::BitReader;
///Field `B48` writer - B48
pub type B48_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B49` reader - B49
pub type B49_R = crate::BitReader;
///Field `B49` writer - B49
pub type B49_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B50` reader - B50
pub type B50_R = crate::BitReader;
///Field `B50` writer - B50
pub type B50_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B51` reader - B51
pub type B51_R = crate::BitReader;
///Field `B51` writer - B51
pub type B51_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B52` reader - B52
pub type B52_R = crate::BitReader;
///Field `B52` writer - B52
pub type B52_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B53` reader - B53
pub type B53_R = crate::BitReader;
///Field `B53` writer - B53
pub type B53_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B54` reader - B54
pub type B54_R = crate::BitReader;
///Field `B54` writer - B54
pub type B54_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B55` reader - B55
pub type B55_R = crate::BitReader;
///Field `B55` writer - B55
pub type B55_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B56` reader - B56
pub type B56_R = crate::BitReader;
///Field `B56` writer - B56
pub type B56_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B57` reader - B57
pub type B57_R = crate::BitReader;
///Field `B57` writer - B57
pub type B57_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B58` reader - B58
pub type B58_R = crate::BitReader;
///Field `B58` writer - B58
pub type B58_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B59` reader - B59
pub type B59_R = crate::BitReader;
///Field `B59` writer - B59
pub type B59_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B60` reader - B60
pub type B60_R = crate::BitReader;
///Field `B60` writer - B60
pub type B60_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B61` reader - B61
pub type B61_R = crate::BitReader;
///Field `B61` writer - B61
pub type B61_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B62` reader - B62
pub type B62_R = crate::BitReader;
///Field `B62` writer - B62
pub type B62_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B63` reader - B63
pub type B63_R = crate::BitReader;
///Field `B63` writer - B63
pub type B63_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - B32
    #[inline(always)]
    pub fn b32(&self) -> B32_R {
        B32_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - B33
    #[inline(always)]
    pub fn b33(&self) -> B33_R {
        B33_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - B34
    #[inline(always)]
    pub fn b34(&self) -> B34_R {
        B34_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - B35
    #[inline(always)]
    pub fn b35(&self) -> B35_R {
        B35_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - B36
    #[inline(always)]
    pub fn b36(&self) -> B36_R {
        B36_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - B37
    #[inline(always)]
    pub fn b37(&self) -> B37_R {
        B37_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - B38
    #[inline(always)]
    pub fn b38(&self) -> B38_R {
        B38_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - B39
    #[inline(always)]
    pub fn b39(&self) -> B39_R {
        B39_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - B40
    #[inline(always)]
    pub fn b40(&self) -> B40_R {
        B40_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - B41
    #[inline(always)]
    pub fn b41(&self) -> B41_R {
        B41_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - B42
    #[inline(always)]
    pub fn b42(&self) -> B42_R {
        B42_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - B43
    #[inline(always)]
    pub fn b43(&self) -> B43_R {
        B43_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - B44
    #[inline(always)]
    pub fn b44(&self) -> B44_R {
        B44_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - B45
    #[inline(always)]
    pub fn b45(&self) -> B45_R {
        B45_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - B46
    #[inline(always)]
    pub fn b46(&self) -> B46_R {
        B46_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - B47
    #[inline(always)]
    pub fn b47(&self) -> B47_R {
        B47_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16 - B48
    #[inline(always)]
    pub fn b48(&self) -> B48_R {
        B48_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - B49
    #[inline(always)]
    pub fn b49(&self) -> B49_R {
        B49_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - B50
    #[inline(always)]
    pub fn b50(&self) -> B50_R {
        B50_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19 - B51
    #[inline(always)]
    pub fn b51(&self) -> B51_R {
        B51_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 20 - B52
    #[inline(always)]
    pub fn b52(&self) -> B52_R {
        B52_R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 21 - B53
    #[inline(always)]
    pub fn b53(&self) -> B53_R {
        B53_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - B54
    #[inline(always)]
    pub fn b54(&self) -> B54_R {
        B54_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - B55
    #[inline(always)]
    pub fn b55(&self) -> B55_R {
        B55_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 24 - B56
    #[inline(always)]
    pub fn b56(&self) -> B56_R {
        B56_R::new(((self.bits >> 24) & 1) != 0)
    }
    ///Bit 25 - B57
    #[inline(always)]
    pub fn b57(&self) -> B57_R {
        B57_R::new(((self.bits >> 25) & 1) != 0)
    }
    ///Bit 26 - B58
    #[inline(always)]
    pub fn b58(&self) -> B58_R {
        B58_R::new(((self.bits >> 26) & 1) != 0)
    }
    ///Bit 27 - B59
    #[inline(always)]
    pub fn b59(&self) -> B59_R {
        B59_R::new(((self.bits >> 27) & 1) != 0)
    }
    ///Bit 28 - B60
    #[inline(always)]
    pub fn b60(&self) -> B60_R {
        B60_R::new(((self.bits >> 28) & 1) != 0)
    }
    ///Bit 29 - B61
    #[inline(always)]
    pub fn b61(&self) -> B61_R {
        B61_R::new(((self.bits >> 29) & 1) != 0)
    }
    ///Bit 30 - B62
    #[inline(always)]
    pub fn b62(&self) -> B62_R {
        B62_R::new(((self.bits >> 30) & 1) != 0)
    }
    ///Bit 31 - B63
    #[inline(always)]
    pub fn b63(&self) -> B63_R {
        B63_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("VCTR1")
            .field("b32", &self.b32())
            .field("b33", &self.b33())
            .field("b34", &self.b34())
            .field("b35", &self.b35())
            .field("b36", &self.b36())
            .field("b37", &self.b37())
            .field("b38", &self.b38())
            .field("b39", &self.b39())
            .field("b40", &self.b40())
            .field("b41", &self.b41())
            .field("b42", &self.b42())
            .field("b43", &self.b43())
            .field("b44", &self.b44())
            .field("b45", &self.b45())
            .field("b46", &self.b46())
            .field("b47", &self.b47())
            .field("b48", &self.b48())
            .field("b49", &self.b49())
            .field("b50", &self.b50())
            .field("b51", &self.b51())
            .field("b52", &self.b52())
            .field("b53", &self.b53())
            .field("b54", &self.b54())
            .field("b55", &self.b55())
            .field("b56", &self.b56())
            .field("b57", &self.b57())
            .field("b58", &self.b58())
            .field("b59", &self.b59())
            .field("b60", &self.b60())
            .field("b61", &self.b61())
            .field("b62", &self.b62())
            .field("b63", &self.b63())
            .finish()
    }
}
impl W {
    ///Bit 0 - B32
    #[inline(always)]
    pub fn b32(&mut self) -> B32_W<VCTR1rs> {
        B32_W::new(self, 0)
    }
    ///Bit 1 - B33
    #[inline(always)]
    pub fn b33(&mut self) -> B33_W<VCTR1rs> {
        B33_W::new(self, 1)
    }
    ///Bit 2 - B34
    #[inline(always)]
    pub fn b34(&mut self) -> B34_W<VCTR1rs> {
        B34_W::new(self, 2)
    }
    ///Bit 3 - B35
    #[inline(always)]
    pub fn b35(&mut self) -> B35_W<VCTR1rs> {
        B35_W::new(self, 3)
    }
    ///Bit 4 - B36
    #[inline(always)]
    pub fn b36(&mut self) -> B36_W<VCTR1rs> {
        B36_W::new(self, 4)
    }
    ///Bit 5 - B37
    #[inline(always)]
    pub fn b37(&mut self) -> B37_W<VCTR1rs> {
        B37_W::new(self, 5)
    }
    ///Bit 6 - B38
    #[inline(always)]
    pub fn b38(&mut self) -> B38_W<VCTR1rs> {
        B38_W::new(self, 6)
    }
    ///Bit 7 - B39
    #[inline(always)]
    pub fn b39(&mut self) -> B39_W<VCTR1rs> {
        B39_W::new(self, 7)
    }
    ///Bit 8 - B40
    #[inline(always)]
    pub fn b40(&mut self) -> B40_W<VCTR1rs> {
        B40_W::new(self, 8)
    }
    ///Bit 9 - B41
    #[inline(always)]
    pub fn b41(&mut self) -> B41_W<VCTR1rs> {
        B41_W::new(self, 9)
    }
    ///Bit 10 - B42
    #[inline(always)]
    pub fn b42(&mut self) -> B42_W<VCTR1rs> {
        B42_W::new(self, 10)
    }
    ///Bit 11 - B43
    #[inline(always)]
    pub fn b43(&mut self) -> B43_W<VCTR1rs> {
        B43_W::new(self, 11)
    }
    ///Bit 12 - B44
    #[inline(always)]
    pub fn b44(&mut self) -> B44_W<VCTR1rs> {
        B44_W::new(self, 12)
    }
    ///Bit 13 - B45
    #[inline(always)]
    pub fn b45(&mut self) -> B45_W<VCTR1rs> {
        B45_W::new(self, 13)
    }
    ///Bit 14 - B46
    #[inline(always)]
    pub fn b46(&mut self) -> B46_W<VCTR1rs> {
        B46_W::new(self, 14)
    }
    ///Bit 15 - B47
    #[inline(always)]
    pub fn b47(&mut self) -> B47_W<VCTR1rs> {
        B47_W::new(self, 15)
    }
    ///Bit 16 - B48
    #[inline(always)]
    pub fn b48(&mut self) -> B48_W<VCTR1rs> {
        B48_W::new(self, 16)
    }
    ///Bit 17 - B49
    #[inline(always)]
    pub fn b49(&mut self) -> B49_W<VCTR1rs> {
        B49_W::new(self, 17)
    }
    ///Bit 18 - B50
    #[inline(always)]
    pub fn b50(&mut self) -> B50_W<VCTR1rs> {
        B50_W::new(self, 18)
    }
    ///Bit 19 - B51
    #[inline(always)]
    pub fn b51(&mut self) -> B51_W<VCTR1rs> {
        B51_W::new(self, 19)
    }
    ///Bit 20 - B52
    #[inline(always)]
    pub fn b52(&mut self) -> B52_W<VCTR1rs> {
        B52_W::new(self, 20)
    }
    ///Bit 21 - B53
    #[inline(always)]
    pub fn b53(&mut self) -> B53_W<VCTR1rs> {
        B53_W::new(self, 21)
    }
    ///Bit 22 - B54
    #[inline(always)]
    pub fn b54(&mut self) -> B54_W<VCTR1rs> {
        B54_W::new(self, 22)
    }
    ///Bit 23 - B55
    #[inline(always)]
    pub fn b55(&mut self) -> B55_W<VCTR1rs> {
        B55_W::new(self, 23)
    }
    ///Bit 24 - B56
    #[inline(always)]
    pub fn b56(&mut self) -> B56_W<VCTR1rs> {
        B56_W::new(self, 24)
    }
    ///Bit 25 - B57
    #[inline(always)]
    pub fn b57(&mut self) -> B57_W<VCTR1rs> {
        B57_W::new(self, 25)
    }
    ///Bit 26 - B58
    #[inline(always)]
    pub fn b58(&mut self) -> B58_W<VCTR1rs> {
        B58_W::new(self, 26)
    }
    ///Bit 27 - B59
    #[inline(always)]
    pub fn b59(&mut self) -> B59_W<VCTR1rs> {
        B59_W::new(self, 27)
    }
    ///Bit 28 - B60
    #[inline(always)]
    pub fn b60(&mut self) -> B60_W<VCTR1rs> {
        B60_W::new(self, 28)
    }
    ///Bit 29 - B61
    #[inline(always)]
    pub fn b61(&mut self) -> B61_W<VCTR1rs> {
        B61_W::new(self, 29)
    }
    ///Bit 30 - B62
    #[inline(always)]
    pub fn b62(&mut self) -> B62_W<VCTR1rs> {
        B62_W::new(self, 30)
    }
    ///Bit 31 - B63
    #[inline(always)]
    pub fn b63(&mut self) -> B63_W<VCTR1rs> {
        B63_W::new(self, 31)
    }
}
/**MPCBBx vector register

You can [`read`](crate::Reg::read) this register and get [`vctr1::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`vctr1::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32L552.html#GTZC_MPCBB1:VCTR1)*/
pub struct VCTR1rs;
impl crate::RegisterSpec for VCTR1rs {
    type Ux = u32;
}
///`read()` method returns [`vctr1::R`](R) reader structure
impl crate::Readable for VCTR1rs {}
///`write(|w| ..)` method takes [`vctr1::W`](W) writer structure
impl crate::Writable for VCTR1rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets VCTR1 to value 0xffff_ffff
impl crate::Resettable for VCTR1rs {
    const RESET_VALUE: u32 = 0xffff_ffff;
}
