INFO:sim:172 - Generating IP...
Resolving generics for 'fifo'...
Applying external generics to 'fifo'...
Delivering associated files for 'fifo'...
Delivering EJava files for 'fifo'...
Generating implementation netlist for 'fifo'...
INFO:sim - Pre-processing HDL files for 'fifo'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'fifo'
Running ngcbuild...
Writing VHO instantiation template for 'fifo'...
Writing VHDL behavioral simulation model for 'fifo'...
WARNING:sim - Overwriting existing file
   /root/FPGA-MISC/FIFO_TEST/ipcore_dir/tmp/_cg/fifo/doc/fifo_generator_v9_3_vin
   fo.html with file from view xilinx_documentation
Delivered 3 files into directory
/root/FPGA-MISC/FIFO_TEST/ipcore_dir/tmp/_cg/fifo
Delivered 1 file into directory
/root/FPGA-MISC/FIFO_TEST/ipcore_dir/tmp/_cg/fifo
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'fifo'...
Generating metadata file...
Generating ISE project file for 'fifo'...
Generating ISE project...
XCO file found: fifo.xco
XMDF file found: fifo_xmdf.tcl
Adding /root/FPGA-MISC/FIFO_TEST/ipcore_dir/tmp/_cg/fifo.asy -view all
-origin_type imported
Adding /root/FPGA-MISC/FIFO_TEST/ipcore_dir/tmp/_cg/fifo.ngc -view all
-origin_type created
Checking file "/root/FPGA-MISC/FIFO_TEST/ipcore_dir/tmp/_cg/fifo.ngc" for
project device match ...
File "/root/FPGA-MISC/FIFO_TEST/ipcore_dir/tmp/_cg/fifo.ngc" device information
matches project device.
Adding /root/FPGA-MISC/FIFO_TEST/ipcore_dir/tmp/_cg/fifo.sym -view all
-origin_type imported
Adding /root/FPGA-MISC/FIFO_TEST/ipcore_dir/tmp/_cg/fifo.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/root/FPGA-MISC/FIFO_TEST/ipcore_dir/tmp/_cg/fifo.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /root/FPGA-MISC/FIFO_TEST/ipcore_dir/tmp/_cg/fifo.vho -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/fifo"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'fifo'.
