
Testen mit USVMonitor.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000003bc  00802800  00002232  00002306  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000021b6  00000000  00000000  000000d4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  000061b6  000021b6  0000228a  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .bss          0000004c  00802bbc  00802bbc  000026c2  2**0
                  ALLOC
  4 .eeprom       00000020  00810000  00810000  000026c2  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .comment      00000030  00000000  00000000  000026e2  2**0
                  CONTENTS, READONLY
  6 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002714  2**2
                  CONTENTS, READONLY
  7 .debug_aranges 00000240  00000000  00000000  00002758  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000790b  00000000  00000000  00002998  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000031c6  00000000  00000000  0000a2a3  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   000021c1  00000000  00000000  0000d469  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00000978  00000000  00000000  0000f62c  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    0000290b  00000000  00000000  0000ffa4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000422e  00000000  00000000  000128af  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000480  00000000  00000000  00016add  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 87 00 	jmp	0x10e	; 0x10e <__ctors_end>
       4:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
       8:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
       c:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      10:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      14:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      18:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      1c:	0c 94 dd 09 	jmp	0x13ba	; 0x13ba <__vector_7>
      20:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      24:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      28:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      2c:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      30:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      34:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      38:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      3c:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      40:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      44:	0c 94 46 02 	jmp	0x48c	; 0x48c <__vector_17>
      48:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      4c:	0c 94 bc 02 	jmp	0x578	; 0x578 <__vector_19>
      50:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      54:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      58:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      5c:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      60:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      64:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      68:	0c 94 51 03 	jmp	0x6a2	; 0x6a2 <__vector_26>
      6c:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      70:	0c 94 c7 03 	jmp	0x78e	; 0x78e <__vector_28>
      74:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      78:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      7c:	0c 94 5c 04 	jmp	0x8b8	; 0x8b8 <__vector_31>
      80:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      84:	0c 94 d2 04 	jmp	0x9a4	; 0x9a4 <__vector_33>
      88:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      8c:	0c 94 a4 00 	jmp	0x148	; 0x148 <__bad_interrupt>
      90:	43 01       	movw	r8, r6
      92:	2d 01       	movw	r4, r26
      94:	2f 01       	movw	r4, r30
      96:	2d 01       	movw	r4, r26
      98:	31 01       	movw	r6, r2
      9a:	2d 01       	movw	r4, r26
      9c:	33 01       	movw	r6, r6
      9e:	2d 01       	movw	r4, r26
      a0:	35 01       	movw	r6, r10
      a2:	2d 01       	movw	r4, r26
      a4:	37 01       	movw	r6, r14
      a6:	2d 01       	movw	r4, r26
      a8:	2d 01       	movw	r4, r26
      aa:	2d 01       	movw	r4, r26
      ac:	39 01       	movw	r6, r18
      ae:	2d 01       	movw	r4, r26
      b0:	2d 01       	movw	r4, r26
      b2:	2d 01       	movw	r4, r26
      b4:	2d 01       	movw	r4, r26
      b6:	2d 01       	movw	r4, r26
      b8:	2d 01       	movw	r4, r26
      ba:	2d 01       	movw	r4, r26
      bc:	3b 01       	movw	r6, r22
      be:	2d 01       	movw	r4, r26
      c0:	2d 01       	movw	r4, r26
      c2:	2d 01       	movw	r4, r26
      c4:	2d 01       	movw	r4, r26
      c6:	2d 01       	movw	r4, r26
      c8:	2d 01       	movw	r4, r26
      ca:	2d 01       	movw	r4, r26
      cc:	3d 01       	movw	r6, r26
      ce:	2d 01       	movw	r4, r26
      d0:	2d 01       	movw	r4, r26
      d2:	2d 01       	movw	r4, r26
      d4:	2d 01       	movw	r4, r26
      d6:	2d 01       	movw	r4, r26
      d8:	2d 01       	movw	r4, r26
      da:	2d 01       	movw	r4, r26
      dc:	2d 01       	movw	r4, r26
      de:	2d 01       	movw	r4, r26
      e0:	2d 01       	movw	r4, r26
      e2:	2d 01       	movw	r4, r26
      e4:	2d 01       	movw	r4, r26
      e6:	2d 01       	movw	r4, r26
      e8:	2d 01       	movw	r4, r26
      ea:	2d 01       	movw	r4, r26
      ec:	3f 01       	movw	r6, r30
      ee:	2d 01       	movw	r4, r26
      f0:	2d 01       	movw	r4, r26
      f2:	2d 01       	movw	r4, r26
      f4:	2d 01       	movw	r4, r26
      f6:	2d 01       	movw	r4, r26
      f8:	2d 01       	movw	r4, r26
      fa:	2d 01       	movw	r4, r26
      fc:	2d 01       	movw	r4, r26
      fe:	2d 01       	movw	r4, r26
     100:	2d 01       	movw	r4, r26
     102:	2d 01       	movw	r4, r26
     104:	2d 01       	movw	r4, r26
     106:	2d 01       	movw	r4, r26
     108:	2d 01       	movw	r4, r26
     10a:	2d 01       	movw	r4, r26
     10c:	41 01       	movw	r8, r2

0000010e <__ctors_end>:
     10e:	11 24       	eor	r1, r1
     110:	1f be       	out	0x3f, r1	; 63
     112:	cf ef       	ldi	r28, 0xFF	; 255
     114:	cd bf       	out	0x3d, r28	; 61
     116:	df e3       	ldi	r29, 0x3F	; 63
     118:	de bf       	out	0x3e, r29	; 62

0000011a <__do_copy_data>:
     11a:	1b e2       	ldi	r17, 0x2B	; 43
     11c:	a0 e0       	ldi	r26, 0x00	; 0
     11e:	b8 e2       	ldi	r27, 0x28	; 40
     120:	e2 e3       	ldi	r30, 0x32	; 50
     122:	f2 e2       	ldi	r31, 0x22	; 34
     124:	02 c0       	rjmp	.+4      	; 0x12a <__do_copy_data+0x10>
     126:	05 90       	lpm	r0, Z+
     128:	0d 92       	st	X+, r0
     12a:	ac 3b       	cpi	r26, 0xBC	; 188
     12c:	b1 07       	cpc	r27, r17
     12e:	d9 f7       	brne	.-10     	; 0x126 <__do_copy_data+0xc>

00000130 <__do_clear_bss>:
     130:	2c e2       	ldi	r18, 0x2C	; 44
     132:	ac eb       	ldi	r26, 0xBC	; 188
     134:	bb e2       	ldi	r27, 0x2B	; 43
     136:	01 c0       	rjmp	.+2      	; 0x13a <.do_clear_bss_start>

00000138 <.do_clear_bss_loop>:
     138:	1d 92       	st	X+, r1

0000013a <.do_clear_bss_start>:
     13a:	a8 30       	cpi	r26, 0x08	; 8
     13c:	b2 07       	cpc	r27, r18
     13e:	e1 f7       	brne	.-8      	; 0x138 <.do_clear_bss_loop>
     140:	0e 94 68 08 	call	0x10d0	; 0x10d0 <main>
     144:	0c 94 d9 10 	jmp	0x21b2	; 0x21b2 <_exit>

00000148 <__bad_interrupt>:
     148:	0c 94 46 08 	jmp	0x108c	; 0x108c <__vector_default>

0000014c <FIFO_writebyte>:
 // bool FIFO_writebyte(sFIFO_t* FIFO, uint8_t byte) __attribute__((used))
 //	bool (R24) FIFO_writebyte(sFIFO_t* (R25,R24), uint8_t (R22))
 // {
 /////////////////////////////////////////////////////////////////////////////////////////
 FIFO_writebyte:
 MOVW r30, r24
     14c:	fc 01       	movw	r30, r24
 LDD  r24, z+_p_read
     14e:	80 81       	ld	r24, Z
 LDD  r25, z+_p_write
     150:	91 81       	ldd	r25, Z+1	; 0x01
 INC  r25
     152:	93 95       	inc	r25
 ANDI r25, _FIFO_bits
     154:	9f 71       	andi	r25, 0x1F	; 31
 CP   r24, r25
     156:	89 17       	cp	r24, r25
 LDI  r24, 0
     158:	80 e0       	ldi	r24, 0x00	; 0
 BREQ __FWB2_end
     15a:	41 f0       	breq	.+16     	; 0x16c <__FWB2_end>
 LDD  r24, z+_p_write
     15c:	81 81       	ldd	r24, Z+1	; 0x01
 MOVW r26, r30
     15e:	df 01       	movw	r26, r30
 ADD  r26, r24
     160:	a8 0f       	add	r26, r24
 ADC  r26, r1
     162:	a1 1d       	adc	r26, r1
 #if _p_data!=0
 ADIW r26, _p_data
     164:	13 96       	adiw	r26, 0x03	; 3
 #endif
 ST   x,   r22
     166:	6c 93       	st	X, r22
 STD  z+_p_write, r25
     168:	91 83       	std	Z+1, r25	; 0x01
 LDI  r24, 1
     16a:	81 e0       	ldi	r24, 0x01	; 1

0000016c <__FWB2_end>:
 __FWB2_end:
 ret
     16c:	08 95       	ret

0000016e <FIFO_readbyte>:
 // bool FIFO_readbyte(sFIFO_t* FIFO, uint8_t* byte) __attribute__((used))
 //	bool (R24) FIFO_readbyte(sFIFO_t* (R25,R24), uint8_t* (R23,R22))
 // {
 /////////////////////////////////////////////////////////////////////////////////////////
 FIFO_readbyte:
 MOVW  ZL, I1L
     16e:	fc 01       	movw	r30, r24
 LDD  r25, z+_p_read
     170:	90 81       	ld	r25, Z
 LDD  r24, z+_p_write
     172:	81 81       	ldd	r24, Z+1	; 0x01
 CP   r24, r25
     174:	89 17       	cp	r24, r25
 LDI  O1L, 0
     176:	80 e0       	ldi	r24, 0x00	; 0
 BREQ __FRB2_end
     178:	59 f0       	breq	.+22     	; 0x190 <__FRB2_end>
 MOVW  XL, ZL
     17a:	df 01       	movw	r26, r30
 ADD   XL, r25
     17c:	a9 0f       	add	r26, r25
 ADC   XH, _ZR
     17e:	b1 1d       	adc	r27, r1
 #if _p_data!=0
 ADIW  XL, _p_data
     180:	13 96       	adiw	r26, 0x03	; 3
 #endif
 LD   r24, x
     182:	8c 91       	ld	r24, X
 MOVW  XL, r22
     184:	db 01       	movw	r26, r22
 ST     x, r24
     186:	8c 93       	st	X, r24
 INC  r25
     188:	93 95       	inc	r25
 ANDI r25, _FIFO_bits
     18a:	9f 71       	andi	r25, 0x1F	; 31
 STD  z+_p_read, r25
     18c:	90 83       	st	Z, r25
 LDI  O1L, 1
     18e:	81 e0       	ldi	r24, 0x01	; 1

00000190 <__FRB2_end>:
 __FRB2_end:
 ret
     190:	08 95       	ret

00000192 <get_CPU_CLK>:
	
////////////////////////////////////////////////////////////////////////////////////////////////////
// Deklaration für lokale Funktionen
////////////////////////////////////////////////////////////////////////////////////////////////////
void get_CPU_CLK(void)
{
     192:	cf 93       	push	r28
     194:	df 93       	push	r29
     196:	cd b7       	in	r28, 0x3d	; 61
     198:	de b7       	in	r29, 0x3e	; 62
     19a:	6d 97       	sbiw	r28, 0x1d	; 29
     19c:	cd bf       	out	0x3d, r28	; 61
     19e:	de bf       	out	0x3e, r29	; 62
	uint8_t Prescaler_tab[] = CLK_Prescaler_Table;
     1a0:	8d e0       	ldi	r24, 0x0D	; 13
     1a2:	e6 eb       	ldi	r30, 0xB6	; 182
     1a4:	f1 e6       	ldi	r31, 0x61	; 97
     1a6:	de 01       	movw	r26, r28
     1a8:	11 96       	adiw	r26, 0x01	; 1
     1aa:	01 90       	ld	r0, Z+
     1ac:	0d 92       	st	X+, r0
     1ae:	8a 95       	dec	r24
     1b0:	e1 f7       	brne	.-8      	; 0x1aa <get_CPU_CLK+0x18>
	uint32_t Main_CLK_Switch_tab[] = Main_CLK_Switch_Table;
     1b2:	80 e1       	ldi	r24, 0x10	; 16
     1b4:	e3 ec       	ldi	r30, 0xC3	; 195
     1b6:	f1 e6       	ldi	r31, 0x61	; 97
     1b8:	de 01       	movw	r26, r28
     1ba:	1e 96       	adiw	r26, 0x0e	; 14
     1bc:	01 90       	ld	r0, Z+
     1be:	0d 92       	st	X+, r0
     1c0:	8a 95       	dec	r24
     1c2:	e1 f7       	brne	.-8      	; 0x1bc <get_CPU_CLK+0x2a>
	uint8_t Prescaler = 0;
	
	uint32_t Main_CLK_Switch = Main_CLK_Switch_tab[(CLKCTRL.MCLKCTRLA & CLKCTRL_CLKSEL_gm)];
     1c4:	a0 e6       	ldi	r26, 0x60	; 96
     1c6:	b0 e0       	ldi	r27, 0x00	; 0
     1c8:	ec 91       	ld	r30, X
     1ca:	e3 70       	andi	r30, 0x03	; 3
     1cc:	f0 e0       	ldi	r31, 0x00	; 0
     1ce:	ee 0f       	add	r30, r30
     1d0:	ff 1f       	adc	r31, r31
     1d2:	ee 0f       	add	r30, r30
     1d4:	ff 1f       	adc	r31, r31
     1d6:	21 e0       	ldi	r18, 0x01	; 1
     1d8:	30 e0       	ldi	r19, 0x00	; 0
     1da:	2c 0f       	add	r18, r28
     1dc:	3d 1f       	adc	r19, r29
     1de:	e2 0f       	add	r30, r18
     1e0:	f3 1f       	adc	r31, r19
     1e2:	65 85       	ldd	r22, Z+13	; 0x0d
     1e4:	76 85       	ldd	r23, Z+14	; 0x0e
     1e6:	87 85       	ldd	r24, Z+15	; 0x0f
     1e8:	90 89       	ldd	r25, Z+16	; 0x10
	
	
	if((CLKCTRL.MCLKCTRLB & CLKCTRL_PEN_bm) == CLKCTRL_PEN_bm)
     1ea:	11 96       	adiw	r26, 0x01	; 1
     1ec:	2c 91       	ld	r18, X
     1ee:	20 ff       	sbrs	r18, 0
     1f0:	1b c0       	rjmp	.+54     	; 0x228 <get_CPU_CLK+0x96>
	{
		Prescaler = Prescaler_tab[((CLKCTRL.MCLKCTRLB & CLKCTRL_PDIV_gm)>>1)];
     1f2:	e0 91 61 00 	lds	r30, 0x0061	; 0x800061 <__TEXT_REGION_LENGTH__+0x7f4061>
     1f6:	ee 71       	andi	r30, 0x1E	; 30
     1f8:	f0 e0       	ldi	r31, 0x00	; 0
     1fa:	f5 95       	asr	r31
     1fc:	e7 95       	ror	r30
     1fe:	21 e0       	ldi	r18, 0x01	; 1
     200:	30 e0       	ldi	r19, 0x00	; 0
     202:	2c 0f       	add	r18, r28
     204:	3d 1f       	adc	r19, r29
     206:	e2 0f       	add	r30, r18
     208:	f3 1f       	adc	r31, r19
     20a:	20 81       	ld	r18, Z
		CLK_CPU = Main_CLK_Switch/Prescaler;
     20c:	30 e0       	ldi	r19, 0x00	; 0
     20e:	40 e0       	ldi	r20, 0x00	; 0
     210:	50 e0       	ldi	r21, 0x00	; 0
     212:	0e 94 72 0f 	call	0x1ee4	; 0x1ee4 <__udivmodsi4>
     216:	20 93 bc 2b 	sts	0x2BBC, r18	; 0x802bbc <__data_end>
     21a:	30 93 bd 2b 	sts	0x2BBD, r19	; 0x802bbd <__data_end+0x1>
     21e:	40 93 be 2b 	sts	0x2BBE, r20	; 0x802bbe <__data_end+0x2>
     222:	50 93 bf 2b 	sts	0x2BBF, r21	; 0x802bbf <__data_end+0x3>
     226:	08 c0       	rjmp	.+16     	; 0x238 <get_CPU_CLK+0xa6>
	}
	else
	{
		CLK_CPU = Main_CLK_Switch;
     228:	60 93 bc 2b 	sts	0x2BBC, r22	; 0x802bbc <__data_end>
     22c:	70 93 bd 2b 	sts	0x2BBD, r23	; 0x802bbd <__data_end+0x1>
     230:	80 93 be 2b 	sts	0x2BBE, r24	; 0x802bbe <__data_end+0x2>
     234:	90 93 bf 2b 	sts	0x2BBF, r25	; 0x802bbf <__data_end+0x3>
	}
}
     238:	6d 96       	adiw	r28, 0x1d	; 29
     23a:	cd bf       	out	0x3d, r28	; 61
     23c:	de bf       	out	0x3e, r29	; 62
     23e:	df 91       	pop	r29
     240:	cf 91       	pop	r28
     242:	08 95       	ret

00000244 <init_Core_CLK>:
////////////////////////////////////////////////////////////////////////////////////////////////////
void init_Core_CLK(uint8_t type, uint8_t prescaler)
{
	register uint8_t reg_val = 0;
	//Nur eine Art von Taktgeber darf gleichzeitig ausgewaehaelt werden
	switch (prescaler){
     244:	46 2f       	mov	r20, r22
     246:	50 e0       	ldi	r21, 0x00	; 0
     248:	fa 01       	movw	r30, r20
     24a:	32 97       	sbiw	r30, 0x02	; 2
     24c:	ef 33       	cpi	r30, 0x3F	; 63
     24e:	f1 05       	cpc	r31, r1
     250:	20 f4       	brcc	.+8      	; 0x25a <init_Core_CLK+0x16>
     252:	e8 5b       	subi	r30, 0xB8	; 184
     254:	ff 4f       	sbci	r31, 0xFF	; 255
     256:	0c 94 94 0f 	jmp	0x1f28	; 0x1f28 <__tablejump2__>
	case 1:
		prescaler = ~CLKCTRL_PEN_bm;
     25a:	2e ef       	ldi	r18, 0xFE	; 254
     25c:	15 c0       	rjmp	.+42     	; 0x288 <init_Core_CLK+0x44>
		break;
	case 2:
		prescaler = (CLKCTRL_PEN_bm)|(CLKCTRL_PDIV_2X_gc);
		break;
	case 4:
		prescaler = (CLKCTRL_PEN_bm)|(CLKCTRL_PDIV_4X_gc);
     25e:	23 e0       	ldi	r18, 0x03	; 3
		break;
     260:	13 c0       	rjmp	.+38     	; 0x288 <init_Core_CLK+0x44>
	case 6:
		prescaler = (CLKCTRL_PEN_bm)|(CLKCTRL_PDIV_6X_gc);
     262:	21 e1       	ldi	r18, 0x11	; 17
		break;
     264:	11 c0       	rjmp	.+34     	; 0x288 <init_Core_CLK+0x44>
	case 8:
		prescaler = (CLKCTRL_PEN_bm)|(CLKCTRL_PDIV_8X_gc);
     266:	25 e0       	ldi	r18, 0x05	; 5
		break;
     268:	0f c0       	rjmp	.+30     	; 0x288 <init_Core_CLK+0x44>
	case 10:
		prescaler = (CLKCTRL_PEN_bm)|(CLKCTRL_PDIV_10X_gc);
     26a:	23 e1       	ldi	r18, 0x13	; 19
		break;
     26c:	0d c0       	rjmp	.+26     	; 0x288 <init_Core_CLK+0x44>
	case 12:
		prescaler = (CLKCTRL_PEN_bm)|(CLKCTRL_PDIV_12X_gc);
     26e:	25 e1       	ldi	r18, 0x15	; 21
		break;
     270:	0b c0       	rjmp	.+22     	; 0x288 <init_Core_CLK+0x44>
	case 16:
		prescaler = (CLKCTRL_PEN_bm)|(CLKCTRL_PDIV_16X_gc);
     272:	27 e0       	ldi	r18, 0x07	; 7
		break;
     274:	09 c0       	rjmp	.+18     	; 0x288 <init_Core_CLK+0x44>
	case 24:
		prescaler = (CLKCTRL_PEN_bm)|(CLKCTRL_PDIV_24X_gc);
     276:	27 e1       	ldi	r18, 0x17	; 23
		break;
     278:	07 c0       	rjmp	.+14     	; 0x288 <init_Core_CLK+0x44>
	case 32:
		prescaler = (CLKCTRL_PEN_bm)|(CLKCTRL_PDIV_32X_gc);
     27a:	29 e0       	ldi	r18, 0x09	; 9
		break;
     27c:	05 c0       	rjmp	.+10     	; 0x288 <init_Core_CLK+0x44>
	case 48:
		prescaler = (CLKCTRL_PEN_bm)|(CLKCTRL_PDIV_48X_gc);
     27e:	29 e1       	ldi	r18, 0x19	; 25
		break;
     280:	03 c0       	rjmp	.+6      	; 0x288 <init_Core_CLK+0x44>
	case 64:
		prescaler = (CLKCTRL_PEN_bm)|(CLKCTRL_PDIV_64X_gc);
     282:	2b e0       	ldi	r18, 0x0B	; 11
		break;
     284:	01 c0       	rjmp	.+2      	; 0x288 <init_Core_CLK+0x44>
	switch (prescaler){
	case 1:
		prescaler = ~CLKCTRL_PEN_bm;
		break;
	case 2:
		prescaler = (CLKCTRL_PEN_bm)|(CLKCTRL_PDIV_2X_gc);
     286:	21 e0       	ldi	r18, 0x01	; 1
		break;
	default:
		prescaler = ~CLKCTRL_PEN_bm;
		break;
	}
	switch(type){
     288:	88 23       	and	r24, r24
     28a:	19 f0       	breq	.+6      	; 0x292 <init_Core_CLK+0x4e>
     28c:	81 30       	cpi	r24, 0x01	; 1
     28e:	81 f0       	breq	.+32     	; 0x2b0 <init_Core_CLK+0x6c>
     290:	08 95       	ret
		case EXTCLK:
			// externen 32.768 kHz Crystal Oscillator auswählen für RTC
			reg_val = CLKCTRL.XOSC32KCTRLA;
     292:	e0 e6       	ldi	r30, 0x60	; 96
     294:	f0 e0       	ldi	r31, 0x00	; 0
     296:	84 8d       	ldd	r24, Z+28	; 0x1c
			reg_val = (reg_val & ~CLKCTRL_CSUT_gm) | CLKCTRL_CSUT_16K_gc;
     298:	8f 7c       	andi	r24, 0xCF	; 207
			reg_val |= CLKCTRL_RUNSTDBY_bm;
			reg_val |= CLKCTRL_ENABLE_bm;
     29a:	83 61       	ori	r24, 0x13	; 19
			CPU_CCP = CCP_IOREG_gc;
     29c:	98 ed       	ldi	r25, 0xD8	; 216
     29e:	94 bf       	out	0x34, r25	; 52
			CLKCTRL.XOSC32KCTRLA = reg_val;
     2a0:	84 8f       	std	Z+28, r24	; 0x1c
			get_CPU_CLK();
     2a2:	0e 94 c9 00 	call	0x192	; 0x192 <get_CPU_CLK>
			while((CLKCTRL.MCLKSTATUS & CLKCTRL_XOSC32KS_bm) != CLKCTRL_XOSC32KS_bm);
     2a6:	80 91 63 00 	lds	r24, 0x0063	; 0x800063 <__TEXT_REGION_LENGTH__+0x7f4063>
     2aa:	86 ff       	sbrs	r24, 6
     2ac:	fc cf       	rjmp	.-8      	; 0x2a6 <init_Core_CLK+0x62>
     2ae:	08 95       	ret
			break;
		case INTERN_CLK:
			//20MHz Internal oscillator
			reg_val = CLKCTRL.MCLKCTRLA;
     2b0:	e0 e6       	ldi	r30, 0x60	; 96
     2b2:	f0 e0       	ldi	r31, 0x00	; 0
     2b4:	90 81       	ld	r25, Z
			reg_val |= CLKCTRL_CLKSEL_OSC20M_gc;
			reg_val &= ~CLKCTRL_CLKOUT_bm;
     2b6:	9f 77       	andi	r25, 0x7F	; 127
			CCP=CCP_IOREG_gc;
     2b8:	88 ed       	ldi	r24, 0xD8	; 216
     2ba:	84 bf       	out	0x34, r24	; 52
			CLKCTRL.MCLKCTRLA = reg_val;
     2bc:	90 83       	st	Z, r25
			
			//Prescaler disable
			reg_val = prescaler;
			CCP=CCP_IOREG_gc;
     2be:	84 bf       	out	0x34, r24	; 52
			CLKCTRL.MCLKCTRLB = reg_val;
     2c0:	21 83       	std	Z+1, r18	; 0x01
			//unlock
			CCP=CCP_IOREG_gc;
     2c2:	84 bf       	out	0x34, r24	; 52
			CLKCTRL.MCLKLOCK &= ~CLKCTRL_LOCKEN_bm;
     2c4:	82 81       	ldd	r24, Z+2	; 0x02
     2c6:	8e 7f       	andi	r24, 0xFE	; 254
     2c8:	82 83       	std	Z+2, r24	; 0x02
			get_CPU_CLK();
     2ca:	0e 94 c9 00 	call	0x192	; 0x192 <get_CPU_CLK>
			while(CLKCTRL.MCLKSTATUS !=(CLKCTRL_OSC20MS_bm &(~CLKCTRL_EXTS_bm)&(~CLKCTRL_XOSC32KS_bm)&(~CLKCTRL_SOSC_bm)));
     2ce:	80 91 63 00 	lds	r24, 0x0063	; 0x800063 <__TEXT_REGION_LENGTH__+0x7f4063>
     2d2:	80 31       	cpi	r24, 0x10	; 16
     2d4:	e1 f7       	brne	.-8      	; 0x2ce <init_Core_CLK+0x8a>
     2d6:	08 95       	ret

000002d8 <__iCliRetVal>:
	if(FIFO != NULL)
	{
		FIFO->p_write = 0;
		FIFO->p_read = 0;
		//FIFO->p_bit_read = 0;
		__const8_init__ FIFO->FIFO_max = _FIFO_max_def;
     2d8:	f8 94       	cli
     2da:	81 e0       	ldi	r24, 0x01	; 1
     2dc:	08 95       	ret

000002de <__iRestore>:
     2de:	fc 01       	movw	r30, r24
     2e0:	80 81       	ld	r24, Z
     2e2:	8f bf       	out	0x3f, r24	; 63
     2e4:	08 95       	ret

000002e6 <FIFO_copy_to_lin>:
// 		return false;
// 	}
// }

uint8_t FIFO_copy_to_lin(uint8_t* lin_space, sFIFO_t* FIFO, uint8_t lenght)
{
     2e6:	af 92       	push	r10
     2e8:	bf 92       	push	r11
     2ea:	cf 92       	push	r12
     2ec:	df 92       	push	r13
     2ee:	ef 92       	push	r14
     2f0:	ff 92       	push	r15
     2f2:	0f 93       	push	r16
     2f4:	1f 93       	push	r17
     2f6:	cf 93       	push	r28
     2f8:	df 93       	push	r29
     2fa:	1f 92       	push	r1
     2fc:	cd b7       	in	r28, 0x3d	; 61
     2fe:	de b7       	in	r29, 0x3e	; 62
     300:	6c 01       	movw	r12, r24
     302:	7b 01       	movw	r14, r22
	/////////////////////////////////////////////////////////////////////////////////////////
	static inline __attribute__((always_inline)) uint8_t FIFO_diff_readdata(sFIFO_t* FIFO)
	{
		//return _modFIFO_max((FIFO->p_write + _FIFO_max_def ) - FIFO->p_read );
		uint8_t ret;
		__asm__ __volatile__(
     304:	fb 01       	movw	r30, r22
     306:	81 81       	ldd	r24, Z+1	; 0x01
     308:	80 5e       	subi	r24, 0xE0	; 224
     30a:	90 81       	ld	r25, Z
     30c:	89 1b       	sub	r24, r25
     30e:	8f 71       	andi	r24, 0x1F	; 31
	uint8_t copy_lenght, max_read_lenght;
	register uint8_t read_length_block;
	
	// lese aus dem Ringpuffer den Lesezeiger aus
	max_read_lenght = FIFO_diff_readdata(FIFO);
	copy_lenght = MIN(lenght, max_read_lenght);
     310:	14 2f       	mov	r17, r20
     312:	84 17       	cp	r24, r20
     314:	08 f4       	brcc	.+2      	; 0x318 <FIFO_copy_to_lin+0x32>
     316:	18 2f       	mov	r17, r24
	// Berechne die Länge für die zwei Kopieranweisungen
	read_length_block = MIN((copy_lenght),(FIFO->FIFO_max - FIFO->p_read));
     318:	f7 01       	movw	r30, r14
     31a:	22 81       	ldd	r18, Z+2	; 0x02
     31c:	30 81       	ld	r19, Z
     31e:	41 2f       	mov	r20, r17
     320:	50 e0       	ldi	r21, 0x00	; 0
     322:	82 2f       	mov	r24, r18
     324:	90 e0       	ldi	r25, 0x00	; 0
     326:	83 1b       	sub	r24, r19
     328:	91 09       	sbc	r25, r1
     32a:	48 17       	cp	r20, r24
     32c:	59 07       	cpc	r21, r25
     32e:	8c f0       	brlt	.+34     	; 0x352 <FIFO_copy_to_lin+0x6c>
     330:	80 81       	ld	r24, Z
     332:	02 2f       	mov	r16, r18
     334:	08 1b       	sub	r16, r24
	if (read_length_block != 0)
     336:	49 f5       	brne	.+82     	; 0x38a <FIFO_copy_to_lin+0xa4>
		{
			FIFO->p_read = _modFIFO_max(FIFO->p_read + copy_lenght);
		}
	}
	return copy_lenght;
}
     338:	81 2f       	mov	r24, r17
     33a:	0f 90       	pop	r0
     33c:	df 91       	pop	r29
     33e:	cf 91       	pop	r28
     340:	1f 91       	pop	r17
     342:	0f 91       	pop	r16
     344:	ff 90       	pop	r15
     346:	ef 90       	pop	r14
     348:	df 90       	pop	r13
     34a:	cf 90       	pop	r12
     34c:	bf 90       	pop	r11
     34e:	af 90       	pop	r10
     350:	08 95       	ret
	// lese aus dem Ringpuffer den Lesezeiger aus
	max_read_lenght = FIFO_diff_readdata(FIFO);
	copy_lenght = MIN(lenght, max_read_lenght);
	// Berechne die Länge für die zwei Kopieranweisungen
	read_length_block = MIN((copy_lenght),(FIFO->FIFO_max - FIFO->p_read));
	if (read_length_block != 0)
     352:	11 23       	and	r17, r17
     354:	89 f3       	breq	.-30     	; 0x338 <FIFO_copy_to_lin+0x52>
	{
		p_read_start = &(FIFO->dFIFO.data[FIFO->p_read]);
     356:	f7 01       	movw	r30, r14
     358:	60 81       	ld	r22, Z
		// lese aus dem Ringpuffer
		memcpy(lin_space, p_read_start, read_length_block);
     35a:	70 e0       	ldi	r23, 0x00	; 0
     35c:	6d 5f       	subi	r22, 0xFD	; 253
     35e:	7f 4f       	sbci	r23, 0xFF	; 255
     360:	6e 0d       	add	r22, r14
     362:	7f 1d       	adc	r23, r15
     364:	c6 01       	movw	r24, r12
     366:	0e 94 d0 10 	call	0x21a0	; 0x21a0 <memcpy>
		p_read_start = lin_space + read_length_block;
		read_length_block = copy_lenght - read_length_block;
		if(read_length_block != 0)
			memcpy(p_read_start, FIFO->dFIFO.data, read_length_block);
		// Lesezeiger anpassen
		ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
     36a:	8f b7       	in	r24, 0x3f	; 63
     36c:	89 83       	std	Y+1, r24	; 0x01
     36e:	0e 94 6c 01 	call	0x2d8	; 0x2d8 <__iCliRetVal>
     372:	88 23       	and	r24, r24
     374:	29 f0       	breq	.+10     	; 0x380 <FIFO_copy_to_lin+0x9a>
		{
			FIFO->p_read = _modFIFO_max(FIFO->p_read + copy_lenght);
     376:	f7 01       	movw	r30, r14
     378:	80 81       	ld	r24, Z
     37a:	81 0f       	add	r24, r17
     37c:	8f 71       	andi	r24, 0x1F	; 31
     37e:	80 83       	st	Z, r24
		p_read_start = lin_space + read_length_block;
		read_length_block = copy_lenght - read_length_block;
		if(read_length_block != 0)
			memcpy(p_read_start, FIFO->dFIFO.data, read_length_block);
		// Lesezeiger anpassen
		ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
     380:	ce 01       	movw	r24, r28
     382:	01 96       	adiw	r24, 0x01	; 1
     384:	0e 94 6f 01 	call	0x2de	; 0x2de <__iRestore>
     388:	d7 cf       	rjmp	.-82     	; 0x338 <FIFO_copy_to_lin+0x52>
	copy_lenght = MIN(lenght, max_read_lenght);
	// Berechne die Länge für die zwei Kopieranweisungen
	read_length_block = MIN((copy_lenght),(FIFO->FIFO_max - FIFO->p_read));
	if (read_length_block != 0)
	{
		p_read_start = &(FIFO->dFIFO.data[FIFO->p_read]);
     38a:	60 81       	ld	r22, Z
		// lese aus dem Ringpuffer
		memcpy(lin_space, p_read_start, read_length_block);
     38c:	a0 2e       	mov	r10, r16
     38e:	b1 2c       	mov	r11, r1
     390:	70 e0       	ldi	r23, 0x00	; 0
     392:	6d 5f       	subi	r22, 0xFD	; 253
     394:	7f 4f       	sbci	r23, 0xFF	; 255
     396:	6e 0d       	add	r22, r14
     398:	7f 1d       	adc	r23, r15
     39a:	a5 01       	movw	r20, r10
     39c:	c6 01       	movw	r24, r12
     39e:	0e 94 d0 10 	call	0x21a0	; 0x21a0 <memcpy>
		// Berechne die Länge für die zwei Kopieranweisungen
		p_read_start = lin_space + read_length_block;
		read_length_block = copy_lenght - read_length_block;
     3a2:	41 2f       	mov	r20, r17
     3a4:	40 1b       	sub	r20, r16
		if(read_length_block != 0)
     3a6:	09 f3       	breq	.-62     	; 0x36a <FIFO_copy_to_lin+0x84>
			memcpy(p_read_start, FIFO->dFIFO.data, read_length_block);
     3a8:	50 e0       	ldi	r21, 0x00	; 0
     3aa:	b7 01       	movw	r22, r14
     3ac:	6d 5f       	subi	r22, 0xFD	; 253
     3ae:	7f 4f       	sbci	r23, 0xFF	; 255
     3b0:	c6 01       	movw	r24, r12
     3b2:	8a 0d       	add	r24, r10
     3b4:	9b 1d       	adc	r25, r11
     3b6:	0e 94 d0 10 	call	0x21a0	; 0x21a0 <memcpy>
     3ba:	d7 cf       	rjmp	.-82     	; 0x36a <FIFO_copy_to_lin+0x84>

000003bc <FIFO_copy_from_lin>:
	}
	return copy_lenght;
}

uint8_t FIFO_copy_from_lin(sFIFO_t* FIFO, uint8_t* lin_space, uint8_t lenght)
{
     3bc:	af 92       	push	r10
     3be:	bf 92       	push	r11
     3c0:	cf 92       	push	r12
     3c2:	df 92       	push	r13
     3c4:	ef 92       	push	r14
     3c6:	ff 92       	push	r15
     3c8:	0f 93       	push	r16
     3ca:	1f 93       	push	r17
     3cc:	cf 93       	push	r28
     3ce:	df 93       	push	r29
     3d0:	1f 92       	push	r1
     3d2:	cd b7       	in	r28, 0x3d	; 61
     3d4:	de b7       	in	r29, 0x3e	; 62
     3d6:	7c 01       	movw	r14, r24
     3d8:	6b 01       	movw	r12, r22
	/////////////////////////////////////////////////////////////////////////////////////////
	static inline __attribute__((always_inline)) uint8_t FIFO_diff_writedata(sFIFO_t* FIFO)
	{
		//return _modFIFO_max((FIFO->p_read + (_FIFO_max_def-1))- FIFO->p_write );
		uint8_t ret;
		__asm__ __volatile__(
     3da:	fc 01       	movw	r30, r24
     3dc:	80 81       	ld	r24, Z
     3de:	81 5e       	subi	r24, 0xE1	; 225
     3e0:	91 81       	ldd	r25, Z+1	; 0x01
     3e2:	89 1b       	sub	r24, r25
     3e4:	8f 71       	andi	r24, 0x1F	; 31
	uint8_t copy_lenght, FIFO_length;
	register uint8_t write_lenght_block;
	
	// berechne die maximale Schreiblänge
	FIFO_length = FIFO_diff_writedata(FIFO);
	copy_lenght = MIN(lenght, FIFO_length);
     3e6:	14 2f       	mov	r17, r20
     3e8:	84 17       	cp	r24, r20
     3ea:	08 f4       	brcc	.+2      	; 0x3ee <FIFO_copy_from_lin+0x32>
     3ec:	18 2f       	mov	r17, r24
	// Berechne die Länge für die erste Kopieranweisungen
	write_lenght_block = MIN((copy_lenght),(FIFO->FIFO_max - FIFO->p_write));
     3ee:	f7 01       	movw	r30, r14
     3f0:	22 81       	ldd	r18, Z+2	; 0x02
     3f2:	31 81       	ldd	r19, Z+1	; 0x01
     3f4:	41 2f       	mov	r20, r17
     3f6:	50 e0       	ldi	r21, 0x00	; 0
     3f8:	82 2f       	mov	r24, r18
     3fa:	90 e0       	ldi	r25, 0x00	; 0
     3fc:	83 1b       	sub	r24, r19
     3fe:	91 09       	sbc	r25, r1
     400:	48 17       	cp	r20, r24
     402:	59 07       	cpc	r21, r25
     404:	8c f0       	brlt	.+34     	; 0x428 <__LOCK_REGION_LENGTH__+0x28>
     406:	81 81       	ldd	r24, Z+1	; 0x01
     408:	02 2f       	mov	r16, r18
     40a:	08 1b       	sub	r16, r24
	// schreibe in den Ringpuffer
	if(write_lenght_block != 0)
     40c:	41 f5       	brne	.+80     	; 0x45e <__LOCK_REGION_LENGTH__+0x5e>
		{
			FIFO->p_write = _modFIFO_max(FIFO->p_write+copy_lenght);
		}
	}
	return copy_lenght;
}
     40e:	81 2f       	mov	r24, r17
     410:	0f 90       	pop	r0
     412:	df 91       	pop	r29
     414:	cf 91       	pop	r28
     416:	1f 91       	pop	r17
     418:	0f 91       	pop	r16
     41a:	ff 90       	pop	r15
     41c:	ef 90       	pop	r14
     41e:	df 90       	pop	r13
     420:	cf 90       	pop	r12
     422:	bf 90       	pop	r11
     424:	af 90       	pop	r10
     426:	08 95       	ret
	FIFO_length = FIFO_diff_writedata(FIFO);
	copy_lenght = MIN(lenght, FIFO_length);
	// Berechne die Länge für die erste Kopieranweisungen
	write_lenght_block = MIN((copy_lenght),(FIFO->FIFO_max - FIFO->p_write));
	// schreibe in den Ringpuffer
	if(write_lenght_block != 0)
     428:	11 23       	and	r17, r17
     42a:	89 f3       	breq	.-30     	; 0x40e <__LOCK_REGION_LENGTH__+0xe>
	{
		// lese aus dem Ringpuffer den Schreibzeiger aus
		p_write_start = &(FIFO->dFIFO.data[FIFO->p_write]);
     42c:	f7 01       	movw	r30, r14
     42e:	81 81       	ldd	r24, Z+1	; 0x01
		memcpy(p_write_start, lin_space, write_lenght_block);
     430:	90 e0       	ldi	r25, 0x00	; 0
     432:	03 96       	adiw	r24, 0x03	; 3
     434:	b6 01       	movw	r22, r12
     436:	8e 0d       	add	r24, r14
     438:	9f 1d       	adc	r25, r15
     43a:	0e 94 d0 10 	call	0x21a0	; 0x21a0 <memcpy>
		p_write_start = lin_space + write_lenght_block;
		write_lenght_block = copy_lenght - write_lenght_block;
		if(write_lenght_block != 0)
			memcpy(FIFO->dFIFO.data, p_write_start, write_lenght_block);
		// Schreibzeiger anpassen
		ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
     43e:	8f b7       	in	r24, 0x3f	; 63
     440:	89 83       	std	Y+1, r24	; 0x01
     442:	0e 94 6c 01 	call	0x2d8	; 0x2d8 <__iCliRetVal>
     446:	88 23       	and	r24, r24
     448:	29 f0       	breq	.+10     	; 0x454 <__LOCK_REGION_LENGTH__+0x54>
		{
			FIFO->p_write = _modFIFO_max(FIFO->p_write+copy_lenght);
     44a:	f7 01       	movw	r30, r14
     44c:	81 81       	ldd	r24, Z+1	; 0x01
     44e:	81 0f       	add	r24, r17
     450:	8f 71       	andi	r24, 0x1F	; 31
     452:	81 83       	std	Z+1, r24	; 0x01
		p_write_start = lin_space + write_lenght_block;
		write_lenght_block = copy_lenght - write_lenght_block;
		if(write_lenght_block != 0)
			memcpy(FIFO->dFIFO.data, p_write_start, write_lenght_block);
		// Schreibzeiger anpassen
		ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
     454:	ce 01       	movw	r24, r28
     456:	01 96       	adiw	r24, 0x01	; 1
     458:	0e 94 6f 01 	call	0x2de	; 0x2de <__iRestore>
     45c:	d8 cf       	rjmp	.-80     	; 0x40e <__LOCK_REGION_LENGTH__+0xe>
	write_lenght_block = MIN((copy_lenght),(FIFO->FIFO_max - FIFO->p_write));
	// schreibe in den Ringpuffer
	if(write_lenght_block != 0)
	{
		// lese aus dem Ringpuffer den Schreibzeiger aus
		p_write_start = &(FIFO->dFIFO.data[FIFO->p_write]);
     45e:	81 81       	ldd	r24, Z+1	; 0x01
		memcpy(p_write_start, lin_space, write_lenght_block);
     460:	a0 2e       	mov	r10, r16
     462:	b1 2c       	mov	r11, r1
     464:	90 e0       	ldi	r25, 0x00	; 0
     466:	03 96       	adiw	r24, 0x03	; 3
     468:	a5 01       	movw	r20, r10
     46a:	b6 01       	movw	r22, r12
     46c:	8e 0d       	add	r24, r14
     46e:	9f 1d       	adc	r25, r15
     470:	0e 94 d0 10 	call	0x21a0	; 0x21a0 <memcpy>
		// Berechne die Länge für die zweite Kopieranweisungen
		p_write_start = lin_space + write_lenght_block;
		write_lenght_block = copy_lenght - write_lenght_block;
     474:	41 2f       	mov	r20, r17
     476:	40 1b       	sub	r20, r16
		if(write_lenght_block != 0)
     478:	11 f3       	breq	.-60     	; 0x43e <__LOCK_REGION_LENGTH__+0x3e>
			memcpy(FIFO->dFIFO.data, p_write_start, write_lenght_block);
     47a:	50 e0       	ldi	r21, 0x00	; 0
     47c:	b6 01       	movw	r22, r12
     47e:	6a 0d       	add	r22, r10
     480:	7b 1d       	adc	r23, r11
     482:	c7 01       	movw	r24, r14
     484:	03 96       	adiw	r24, 0x03	; 3
     486:	0e 94 d0 10 	call	0x21a0	; 0x21a0 <memcpy>
     48a:	d9 cf       	rjmp	.-78     	; 0x43e <__LOCK_REGION_LENGTH__+0x3e>

0000048c <__vector_17>:
		// lese die maximale Anzahl der Bytes im FIFO
		*length = MIN(max_length, FIFO_diff_readdata(&USART_RX_FIFO[USARTnumber]));
		if(*length != 0)
		{
			// Kopiere Daten vom FIFO in das Array
			FIFO_copy_to_lin(*data, &USART_RX_FIFO[USARTnumber], *length);
     48c:	1f 92       	push	r1
     48e:	0f 92       	push	r0
     490:	0f b6       	in	r0, 0x3f	; 63
     492:	0f 92       	push	r0
     494:	11 24       	eor	r1, r1
     496:	0f 93       	push	r16
     498:	1f 93       	push	r17
     49a:	2f 93       	push	r18
     49c:	3f 93       	push	r19
     49e:	4f 93       	push	r20
     4a0:	5f 93       	push	r21
     4a2:	6f 93       	push	r22
     4a4:	7f 93       	push	r23
     4a6:	8f 93       	push	r24
     4a8:	9f 93       	push	r25
     4aa:	af 93       	push	r26
     4ac:	bf 93       	push	r27
     4ae:	cf 93       	push	r28
     4b0:	df 93       	push	r29
     4b2:	ef 93       	push	r30
     4b4:	ff 93       	push	r31
     4b6:	80 91 06 08 	lds	r24, 0x0806	; 0x800806 <__TEXT_REGION_LENGTH__+0x7f4806>
     4ba:	80 fd       	sbrc	r24, 0
     4bc:	11 c0       	rjmp	.+34     	; 0x4e0 <__vector_17+0x54>
     4be:	80 91 04 08 	lds	r24, 0x0804	; 0x800804 <__TEXT_REGION_LENGTH__+0x7f4804>
     4c2:	87 ff       	sbrs	r24, 7
     4c4:	0d c0       	rjmp	.+26     	; 0x4e0 <__vector_17+0x54>
     4c6:	c6 e0       	ldi	r28, 0x06	; 6
     4c8:	d8 e2       	ldi	r29, 0x28	; 40
     4ca:	fe 01       	movw	r30, r28
     4cc:	80 81       	ld	r24, Z
     4ce:	91 81       	ldd	r25, Z+1	; 0x01
     4d0:	93 95       	inc	r25
     4d2:	9f 71       	andi	r25, 0x1F	; 31
     4d4:	98 17       	cp	r25, r24
     4d6:	80 e0       	ldi	r24, 0x00	; 0
     4d8:	09 f0       	breq	.+2      	; 0x4dc <__vector_17+0x50>
     4da:	81 e0       	ldi	r24, 0x01	; 1
     4dc:	81 11       	cpse	r24, r1
     4de:	1a c0       	rjmp	.+52     	; 0x514 <__vector_17+0x88>
     4e0:	80 91 04 08 	lds	r24, 0x0804	; 0x800804 <__TEXT_REGION_LENGTH__+0x7f4804>
     4e4:	80 78       	andi	r24, 0x80	; 128
     4e6:	80 93 04 08 	sts	0x0804, r24	; 0x800804 <__TEXT_REGION_LENGTH__+0x7f4804>
     4ea:	ff 91       	pop	r31
     4ec:	ef 91       	pop	r30
     4ee:	df 91       	pop	r29
     4f0:	cf 91       	pop	r28
     4f2:	bf 91       	pop	r27
     4f4:	af 91       	pop	r26
     4f6:	9f 91       	pop	r25
     4f8:	8f 91       	pop	r24
     4fa:	7f 91       	pop	r23
     4fc:	6f 91       	pop	r22
     4fe:	5f 91       	pop	r21
     500:	4f 91       	pop	r20
     502:	3f 91       	pop	r19
     504:	2f 91       	pop	r18
     506:	1f 91       	pop	r17
     508:	0f 91       	pop	r16
     50a:	0f 90       	pop	r0
     50c:	0f be       	out	0x3f, r0	; 63
     50e:	0f 90       	pop	r0
     510:	1f 90       	pop	r1
     512:	18 95       	reti
     514:	60 91 00 08 	lds	r22, 0x0800	; 0x800800 <__TEXT_REGION_LENGTH__+0x7f4800>
     518:	ce 01       	movw	r24, r28
     51a:	0e 94 a6 00 	call	0x14c	; 0x14c <FIFO_writebyte>
     51e:	80 91 d8 2b 	lds	r24, 0x2BD8	; 0x802bd8 <USART_bytes_received>
     522:	8f 5f       	subi	r24, 0xFF	; 255
     524:	80 93 d8 2b 	sts	0x2BD8, r24	; 0x802bd8 <USART_bytes_received>
     528:	90 91 d4 2b 	lds	r25, 0x2BD4	; 0x802bd4 <USART_bytes_to_receive>
     52c:	89 13       	cpse	r24, r25
     52e:	d8 cf       	rjmp	.-80     	; 0x4e0 <__vector_17+0x54>
     530:	80 91 c0 2b 	lds	r24, 0x2BC0	; 0x802bc0 <USART_receive_Array_callback>
     534:	90 91 c1 2b 	lds	r25, 0x2BC1	; 0x802bc1 <USART_receive_Array_callback+0x1>
     538:	89 2b       	or	r24, r25
     53a:	91 f2       	breq	.-92     	; 0x4e0 <__vector_17+0x54>
     53c:	fe 01       	movw	r30, r28
     53e:	c1 81       	ldd	r28, Z+1	; 0x01
     540:	c0 5e       	subi	r28, 0xE0	; 224
     542:	90 81       	ld	r25, Z
     544:	c9 1b       	sub	r28, r25
     546:	cf 71       	andi	r28, 0x1F	; 31
     548:	8c 2f       	mov	r24, r28
     54a:	90 e0       	ldi	r25, 0x00	; 0
     54c:	0e 94 af 0f 	call	0x1f5e	; 0x1f5e <malloc>
     550:	8c 01       	movw	r16, r24
     552:	4c 2f       	mov	r20, r28
     554:	66 e0       	ldi	r22, 0x06	; 6
     556:	78 e2       	ldi	r23, 0x28	; 40
     558:	0e 94 73 01 	call	0x2e6	; 0x2e6 <FIFO_copy_to_lin>
     55c:	e0 91 c0 2b 	lds	r30, 0x2BC0	; 0x802bc0 <USART_receive_Array_callback>
     560:	f0 91 c1 2b 	lds	r31, 0x2BC1	; 0x802bc1 <USART_receive_Array_callback+0x1>
     564:	4c 2f       	mov	r20, r28
     566:	b8 01       	movw	r22, r16
     568:	80 e0       	ldi	r24, 0x00	; 0
     56a:	09 95       	icall
     56c:	c8 01       	movw	r24, r16
     56e:	0e 94 47 10 	call	0x208e	; 0x208e <free>
     572:	10 92 d8 2b 	sts	0x2BD8, r1	; 0x802bd8 <USART_bytes_received>
     576:	b4 cf       	rjmp	.-152    	; 0x4e0 <__vector_17+0x54>

00000578 <__vector_19>:
     578:	1f 92       	push	r1
     57a:	0f 92       	push	r0
     57c:	0f b6       	in	r0, 0x3f	; 63
     57e:	0f 92       	push	r0
     580:	11 24       	eor	r1, r1
     582:	2f 93       	push	r18
     584:	3f 93       	push	r19
     586:	4f 93       	push	r20
     588:	5f 93       	push	r21
     58a:	6f 93       	push	r22
     58c:	7f 93       	push	r23
     58e:	8f 93       	push	r24
     590:	9f 93       	push	r25
     592:	af 93       	push	r26
     594:	bf 93       	push	r27
     596:	ef 93       	push	r30
     598:	ff 93       	push	r31
     59a:	cf 93       	push	r28
     59c:	df 93       	push	r29
     59e:	cd b7       	in	r28, 0x3d	; 61
     5a0:	de b7       	in	r29, 0x3e	; 62
     5a2:	25 97       	sbiw	r28, 0x05	; 5
     5a4:	cd bf       	out	0x3d, r28	; 61
     5a6:	de bf       	out	0x3e, r29	; 62
     5a8:	1d 82       	std	Y+5, r1	; 0x05
     5aa:	80 91 06 08 	lds	r24, 0x0806	; 0x800806 <__TEXT_REGION_LENGTH__+0x7f4806>
     5ae:	80 ff       	sbrs	r24, 0
     5b0:	1b c0       	rjmp	.+54     	; 0x5e8 <__vector_19+0x70>
     5b2:	80 91 04 08 	lds	r24, 0x0804	; 0x800804 <__TEXT_REGION_LENGTH__+0x7f4804>
     5b6:	80 74       	andi	r24, 0x40	; 64
     5b8:	80 93 04 08 	sts	0x0804, r24	; 0x800804 <__TEXT_REGION_LENGTH__+0x7f4804>
     5bc:	25 96       	adiw	r28, 0x05	; 5
     5be:	cd bf       	out	0x3d, r28	; 61
     5c0:	de bf       	out	0x3e, r29	; 62
     5c2:	df 91       	pop	r29
     5c4:	cf 91       	pop	r28
     5c6:	ff 91       	pop	r31
     5c8:	ef 91       	pop	r30
     5ca:	bf 91       	pop	r27
     5cc:	af 91       	pop	r26
     5ce:	9f 91       	pop	r25
     5d0:	8f 91       	pop	r24
     5d2:	7f 91       	pop	r23
     5d4:	6f 91       	pop	r22
     5d6:	5f 91       	pop	r21
     5d8:	4f 91       	pop	r20
     5da:	3f 91       	pop	r19
     5dc:	2f 91       	pop	r18
     5de:	0f 90       	pop	r0
     5e0:	0f be       	out	0x3f, r0	; 63
     5e2:	0f 90       	pop	r0
     5e4:	1f 90       	pop	r1
     5e6:	18 95       	reti
     5e8:	be 01       	movw	r22, r28
     5ea:	6b 5f       	subi	r22, 0xFB	; 251
     5ec:	7f 4f       	sbci	r23, 0xFF	; 255
     5ee:	8f e6       	ldi	r24, 0x6F	; 111
     5f0:	98 e2       	ldi	r25, 0x28	; 40
     5f2:	0e 94 b7 00 	call	0x16e	; 0x16e <FIFO_readbyte>
     5f6:	81 11       	cpse	r24, r1
     5f8:	49 c0       	rjmp	.+146    	; 0x68c <__vector_19+0x114>
     5fa:	1c 82       	std	Y+4, r1	; 0x04
     5fc:	19 82       	std	Y+1, r1	; 0x01
     5fe:	1a 82       	std	Y+2, r1	; 0x02
     600:	1b 82       	std	Y+3, r1	; 0x03
     602:	a0 91 c8 2b 	lds	r26, 0x2BC8	; 0x802bc8 <USART_send_Array_callback>
     606:	b0 91 c9 2b 	lds	r27, 0x2BC9	; 0x802bc9 <USART_send_Array_callback+0x1>
     60a:	10 97       	sbiw	r26, 0x00	; 0
     60c:	91 f2       	breq	.-92     	; 0x5b2 <__vector_19+0x3a>
     60e:	ef e6       	ldi	r30, 0x6F	; 111
     610:	f8 e2       	ldi	r31, 0x28	; 40
     612:	80 81       	ld	r24, Z
     614:	81 5e       	subi	r24, 0xE1	; 225
     616:	91 81       	ldd	r25, Z+1	; 0x01
     618:	89 1b       	sub	r24, r25
     61a:	8f 71       	andi	r24, 0x1F	; 31
     61c:	28 2f       	mov	r18, r24
     61e:	ae 01       	movw	r20, r28
     620:	4d 5f       	subi	r20, 0xFD	; 253
     622:	5f 4f       	sbci	r21, 0xFF	; 255
     624:	be 01       	movw	r22, r28
     626:	6f 5f       	subi	r22, 0xFF	; 255
     628:	7f 4f       	sbci	r23, 0xFF	; 255
     62a:	ce 01       	movw	r24, r28
     62c:	04 96       	adiw	r24, 0x04	; 4
     62e:	fd 01       	movw	r30, r26
     630:	09 95       	icall
     632:	69 81       	ldd	r22, Y+1	; 0x01
     634:	7a 81       	ldd	r23, Y+2	; 0x02
     636:	61 15       	cp	r22, r1
     638:	71 05       	cpc	r23, r1
     63a:	09 f4       	brne	.+2      	; 0x63e <__vector_19+0xc6>
     63c:	ba cf       	rjmp	.-140    	; 0x5b2 <__vector_19+0x3a>
     63e:	4b 81       	ldd	r20, Y+3	; 0x03
     640:	44 23       	and	r20, r20
     642:	09 f4       	brne	.+2      	; 0x646 <__vector_19+0xce>
     644:	b6 cf       	rjmp	.-148    	; 0x5b2 <__vector_19+0x3a>
     646:	8f e6       	ldi	r24, 0x6F	; 111
     648:	98 e2       	ldi	r25, 0x28	; 40
     64a:	0e 94 de 01 	call	0x3bc	; 0x3bc <FIFO_copy_from_lin>
     64e:	89 81       	ldd	r24, Y+1	; 0x01
     650:	9a 81       	ldd	r25, Y+2	; 0x02
     652:	20 91 02 28 	lds	r18, 0x2802	; 0x802802 <__malloc_heap_start>
     656:	30 91 03 28 	lds	r19, 0x2803	; 0x802803 <__malloc_heap_start+0x1>
     65a:	28 17       	cp	r18, r24
     65c:	39 07       	cpc	r19, r25
     65e:	38 f4       	brcc	.+14     	; 0x66e <__vector_19+0xf6>
     660:	20 91 00 28 	lds	r18, 0x2800	; 0x802800 <__DATA_REGION_ORIGIN__>
     664:	30 91 01 28 	lds	r19, 0x2801	; 0x802801 <__DATA_REGION_ORIGIN__+0x1>
     668:	28 17       	cp	r18, r24
     66a:	39 07       	cpc	r19, r25
     66c:	b8 f4       	brcc	.+46     	; 0x69c <__vector_19+0x124>
     66e:	be 01       	movw	r22, r28
     670:	6b 5f       	subi	r22, 0xFB	; 251
     672:	7f 4f       	sbci	r23, 0xFF	; 255
     674:	8f e6       	ldi	r24, 0x6F	; 111
     676:	98 e2       	ldi	r25, 0x28	; 40
     678:	0e 94 b7 00 	call	0x16e	; 0x16e <FIFO_readbyte>
     67c:	88 23       	and	r24, r24
     67e:	09 f4       	brne	.+2      	; 0x682 <__vector_19+0x10a>
     680:	98 cf       	rjmp	.-208    	; 0x5b2 <__vector_19+0x3a>
     682:	80 91 04 08 	lds	r24, 0x0804	; 0x800804 <__TEXT_REGION_LENGTH__+0x7f4804>
     686:	85 ff       	sbrs	r24, 5
     688:	fc cf       	rjmp	.-8      	; 0x682 <__vector_19+0x10a>
     68a:	04 c0       	rjmp	.+8      	; 0x694 <__vector_19+0x11c>
     68c:	80 91 04 08 	lds	r24, 0x0804	; 0x800804 <__TEXT_REGION_LENGTH__+0x7f4804>
     690:	85 ff       	sbrs	r24, 5
     692:	8f cf       	rjmp	.-226    	; 0x5b2 <__vector_19+0x3a>
     694:	8d 81       	ldd	r24, Y+5	; 0x05
     696:	80 93 02 08 	sts	0x0802, r24	; 0x800802 <__TEXT_REGION_LENGTH__+0x7f4802>
     69a:	8b cf       	rjmp	.-234    	; 0x5b2 <__vector_19+0x3a>
     69c:	0e 94 47 10 	call	0x208e	; 0x208e <free>
     6a0:	e6 cf       	rjmp	.-52     	; 0x66e <__vector_19+0xf6>

000006a2 <__vector_26>:
     6a2:	1f 92       	push	r1
     6a4:	0f 92       	push	r0
     6a6:	0f b6       	in	r0, 0x3f	; 63
     6a8:	0f 92       	push	r0
     6aa:	11 24       	eor	r1, r1
     6ac:	0f 93       	push	r16
     6ae:	1f 93       	push	r17
     6b0:	2f 93       	push	r18
     6b2:	3f 93       	push	r19
     6b4:	4f 93       	push	r20
     6b6:	5f 93       	push	r21
     6b8:	6f 93       	push	r22
     6ba:	7f 93       	push	r23
     6bc:	8f 93       	push	r24
     6be:	9f 93       	push	r25
     6c0:	af 93       	push	r26
     6c2:	bf 93       	push	r27
     6c4:	cf 93       	push	r28
     6c6:	df 93       	push	r29
     6c8:	ef 93       	push	r30
     6ca:	ff 93       	push	r31
     6cc:	80 91 26 08 	lds	r24, 0x0826	; 0x800826 <__TEXT_REGION_LENGTH__+0x7f4826>
     6d0:	80 fd       	sbrc	r24, 0
     6d2:	11 c0       	rjmp	.+34     	; 0x6f6 <__vector_26+0x54>
     6d4:	80 91 24 08 	lds	r24, 0x0824	; 0x800824 <__TEXT_REGION_LENGTH__+0x7f4824>
     6d8:	87 ff       	sbrs	r24, 7
     6da:	0d c0       	rjmp	.+26     	; 0x6f6 <__vector_26+0x54>
     6dc:	c9 e2       	ldi	r28, 0x29	; 41
     6de:	d8 e2       	ldi	r29, 0x28	; 40
     6e0:	fe 01       	movw	r30, r28
     6e2:	80 81       	ld	r24, Z
     6e4:	91 81       	ldd	r25, Z+1	; 0x01
     6e6:	93 95       	inc	r25
     6e8:	9f 71       	andi	r25, 0x1F	; 31
     6ea:	98 17       	cp	r25, r24
     6ec:	80 e0       	ldi	r24, 0x00	; 0
     6ee:	09 f0       	breq	.+2      	; 0x6f2 <__vector_26+0x50>
     6f0:	81 e0       	ldi	r24, 0x01	; 1
     6f2:	81 11       	cpse	r24, r1
     6f4:	1a c0       	rjmp	.+52     	; 0x72a <__vector_26+0x88>
     6f6:	80 91 24 08 	lds	r24, 0x0824	; 0x800824 <__TEXT_REGION_LENGTH__+0x7f4824>
     6fa:	80 78       	andi	r24, 0x80	; 128
     6fc:	80 93 24 08 	sts	0x0824, r24	; 0x800824 <__TEXT_REGION_LENGTH__+0x7f4824>
     700:	ff 91       	pop	r31
     702:	ef 91       	pop	r30
     704:	df 91       	pop	r29
     706:	cf 91       	pop	r28
     708:	bf 91       	pop	r27
     70a:	af 91       	pop	r26
     70c:	9f 91       	pop	r25
     70e:	8f 91       	pop	r24
     710:	7f 91       	pop	r23
     712:	6f 91       	pop	r22
     714:	5f 91       	pop	r21
     716:	4f 91       	pop	r20
     718:	3f 91       	pop	r19
     71a:	2f 91       	pop	r18
     71c:	1f 91       	pop	r17
     71e:	0f 91       	pop	r16
     720:	0f 90       	pop	r0
     722:	0f be       	out	0x3f, r0	; 63
     724:	0f 90       	pop	r0
     726:	1f 90       	pop	r1
     728:	18 95       	reti
     72a:	60 91 20 08 	lds	r22, 0x0820	; 0x800820 <__TEXT_REGION_LENGTH__+0x7f4820>
     72e:	ce 01       	movw	r24, r28
     730:	0e 94 a6 00 	call	0x14c	; 0x14c <FIFO_writebyte>
     734:	80 91 d9 2b 	lds	r24, 0x2BD9	; 0x802bd9 <USART_bytes_received+0x1>
     738:	8f 5f       	subi	r24, 0xFF	; 255
     73a:	80 93 d9 2b 	sts	0x2BD9, r24	; 0x802bd9 <USART_bytes_received+0x1>
     73e:	90 91 d5 2b 	lds	r25, 0x2BD5	; 0x802bd5 <USART_bytes_to_receive+0x1>
     742:	89 13       	cpse	r24, r25
     744:	d8 cf       	rjmp	.-80     	; 0x6f6 <__vector_26+0x54>
     746:	80 91 c2 2b 	lds	r24, 0x2BC2	; 0x802bc2 <USART_receive_Array_callback+0x2>
     74a:	90 91 c3 2b 	lds	r25, 0x2BC3	; 0x802bc3 <USART_receive_Array_callback+0x3>
     74e:	89 2b       	or	r24, r25
     750:	91 f2       	breq	.-92     	; 0x6f6 <__vector_26+0x54>
     752:	fe 01       	movw	r30, r28
     754:	c1 81       	ldd	r28, Z+1	; 0x01
     756:	c0 5e       	subi	r28, 0xE0	; 224
     758:	90 81       	ld	r25, Z
     75a:	c9 1b       	sub	r28, r25
     75c:	cf 71       	andi	r28, 0x1F	; 31
     75e:	8c 2f       	mov	r24, r28
     760:	90 e0       	ldi	r25, 0x00	; 0
     762:	0e 94 af 0f 	call	0x1f5e	; 0x1f5e <malloc>
     766:	8c 01       	movw	r16, r24
     768:	4c 2f       	mov	r20, r28
     76a:	69 e2       	ldi	r22, 0x29	; 41
     76c:	78 e2       	ldi	r23, 0x28	; 40
     76e:	0e 94 73 01 	call	0x2e6	; 0x2e6 <FIFO_copy_to_lin>
     772:	e0 91 c2 2b 	lds	r30, 0x2BC2	; 0x802bc2 <USART_receive_Array_callback+0x2>
     776:	f0 91 c3 2b 	lds	r31, 0x2BC3	; 0x802bc3 <USART_receive_Array_callback+0x3>
     77a:	4c 2f       	mov	r20, r28
     77c:	b8 01       	movw	r22, r16
     77e:	80 e0       	ldi	r24, 0x00	; 0
     780:	09 95       	icall
     782:	c8 01       	movw	r24, r16
     784:	0e 94 47 10 	call	0x208e	; 0x208e <free>
     788:	10 92 d9 2b 	sts	0x2BD9, r1	; 0x802bd9 <USART_bytes_received+0x1>
     78c:	b4 cf       	rjmp	.-152    	; 0x6f6 <__vector_26+0x54>

0000078e <__vector_28>:
     78e:	1f 92       	push	r1
     790:	0f 92       	push	r0
     792:	0f b6       	in	r0, 0x3f	; 63
     794:	0f 92       	push	r0
     796:	11 24       	eor	r1, r1
     798:	2f 93       	push	r18
     79a:	3f 93       	push	r19
     79c:	4f 93       	push	r20
     79e:	5f 93       	push	r21
     7a0:	6f 93       	push	r22
     7a2:	7f 93       	push	r23
     7a4:	8f 93       	push	r24
     7a6:	9f 93       	push	r25
     7a8:	af 93       	push	r26
     7aa:	bf 93       	push	r27
     7ac:	ef 93       	push	r30
     7ae:	ff 93       	push	r31
     7b0:	cf 93       	push	r28
     7b2:	df 93       	push	r29
     7b4:	cd b7       	in	r28, 0x3d	; 61
     7b6:	de b7       	in	r29, 0x3e	; 62
     7b8:	25 97       	sbiw	r28, 0x05	; 5
     7ba:	cd bf       	out	0x3d, r28	; 61
     7bc:	de bf       	out	0x3e, r29	; 62
     7be:	1d 82       	std	Y+5, r1	; 0x05
     7c0:	80 91 26 08 	lds	r24, 0x0826	; 0x800826 <__TEXT_REGION_LENGTH__+0x7f4826>
     7c4:	80 ff       	sbrs	r24, 0
     7c6:	1b c0       	rjmp	.+54     	; 0x7fe <__vector_28+0x70>
     7c8:	80 91 24 08 	lds	r24, 0x0824	; 0x800824 <__TEXT_REGION_LENGTH__+0x7f4824>
     7cc:	80 74       	andi	r24, 0x40	; 64
     7ce:	80 93 24 08 	sts	0x0824, r24	; 0x800824 <__TEXT_REGION_LENGTH__+0x7f4824>
     7d2:	25 96       	adiw	r28, 0x05	; 5
     7d4:	cd bf       	out	0x3d, r28	; 61
     7d6:	de bf       	out	0x3e, r29	; 62
     7d8:	df 91       	pop	r29
     7da:	cf 91       	pop	r28
     7dc:	ff 91       	pop	r31
     7de:	ef 91       	pop	r30
     7e0:	bf 91       	pop	r27
     7e2:	af 91       	pop	r26
     7e4:	9f 91       	pop	r25
     7e6:	8f 91       	pop	r24
     7e8:	7f 91       	pop	r23
     7ea:	6f 91       	pop	r22
     7ec:	5f 91       	pop	r21
     7ee:	4f 91       	pop	r20
     7f0:	3f 91       	pop	r19
     7f2:	2f 91       	pop	r18
     7f4:	0f 90       	pop	r0
     7f6:	0f be       	out	0x3f, r0	; 63
     7f8:	0f 90       	pop	r0
     7fa:	1f 90       	pop	r1
     7fc:	18 95       	reti
     7fe:	be 01       	movw	r22, r28
     800:	6b 5f       	subi	r22, 0xFB	; 251
     802:	7f 4f       	sbci	r23, 0xFF	; 255
     804:	82 e9       	ldi	r24, 0x92	; 146
     806:	98 e2       	ldi	r25, 0x28	; 40
     808:	0e 94 b7 00 	call	0x16e	; 0x16e <FIFO_readbyte>
     80c:	81 11       	cpse	r24, r1
     80e:	49 c0       	rjmp	.+146    	; 0x8a2 <__vector_28+0x114>
     810:	1c 82       	std	Y+4, r1	; 0x04
     812:	19 82       	std	Y+1, r1	; 0x01
     814:	1a 82       	std	Y+2, r1	; 0x02
     816:	1b 82       	std	Y+3, r1	; 0x03
     818:	a0 91 ca 2b 	lds	r26, 0x2BCA	; 0x802bca <USART_send_Array_callback+0x2>
     81c:	b0 91 cb 2b 	lds	r27, 0x2BCB	; 0x802bcb <USART_send_Array_callback+0x3>
     820:	10 97       	sbiw	r26, 0x00	; 0
     822:	91 f2       	breq	.-92     	; 0x7c8 <__vector_28+0x3a>
     824:	e2 e9       	ldi	r30, 0x92	; 146
     826:	f8 e2       	ldi	r31, 0x28	; 40
     828:	80 81       	ld	r24, Z
     82a:	81 5e       	subi	r24, 0xE1	; 225
     82c:	91 81       	ldd	r25, Z+1	; 0x01
     82e:	89 1b       	sub	r24, r25
     830:	8f 71       	andi	r24, 0x1F	; 31
     832:	28 2f       	mov	r18, r24
     834:	ae 01       	movw	r20, r28
     836:	4d 5f       	subi	r20, 0xFD	; 253
     838:	5f 4f       	sbci	r21, 0xFF	; 255
     83a:	be 01       	movw	r22, r28
     83c:	6f 5f       	subi	r22, 0xFF	; 255
     83e:	7f 4f       	sbci	r23, 0xFF	; 255
     840:	ce 01       	movw	r24, r28
     842:	04 96       	adiw	r24, 0x04	; 4
     844:	fd 01       	movw	r30, r26
     846:	09 95       	icall
     848:	69 81       	ldd	r22, Y+1	; 0x01
     84a:	7a 81       	ldd	r23, Y+2	; 0x02
     84c:	61 15       	cp	r22, r1
     84e:	71 05       	cpc	r23, r1
     850:	09 f4       	brne	.+2      	; 0x854 <__vector_28+0xc6>
     852:	ba cf       	rjmp	.-140    	; 0x7c8 <__vector_28+0x3a>
     854:	4b 81       	ldd	r20, Y+3	; 0x03
     856:	44 23       	and	r20, r20
     858:	09 f4       	brne	.+2      	; 0x85c <__vector_28+0xce>
     85a:	b6 cf       	rjmp	.-148    	; 0x7c8 <__vector_28+0x3a>
     85c:	82 e9       	ldi	r24, 0x92	; 146
     85e:	98 e2       	ldi	r25, 0x28	; 40
     860:	0e 94 de 01 	call	0x3bc	; 0x3bc <FIFO_copy_from_lin>
     864:	89 81       	ldd	r24, Y+1	; 0x01
     866:	9a 81       	ldd	r25, Y+2	; 0x02
     868:	20 91 02 28 	lds	r18, 0x2802	; 0x802802 <__malloc_heap_start>
     86c:	30 91 03 28 	lds	r19, 0x2803	; 0x802803 <__malloc_heap_start+0x1>
     870:	28 17       	cp	r18, r24
     872:	39 07       	cpc	r19, r25
     874:	38 f4       	brcc	.+14     	; 0x884 <__vector_28+0xf6>
     876:	20 91 00 28 	lds	r18, 0x2800	; 0x802800 <__DATA_REGION_ORIGIN__>
     87a:	30 91 01 28 	lds	r19, 0x2801	; 0x802801 <__DATA_REGION_ORIGIN__+0x1>
     87e:	28 17       	cp	r18, r24
     880:	39 07       	cpc	r19, r25
     882:	b8 f4       	brcc	.+46     	; 0x8b2 <__vector_28+0x124>
     884:	be 01       	movw	r22, r28
     886:	6b 5f       	subi	r22, 0xFB	; 251
     888:	7f 4f       	sbci	r23, 0xFF	; 255
     88a:	82 e9       	ldi	r24, 0x92	; 146
     88c:	98 e2       	ldi	r25, 0x28	; 40
     88e:	0e 94 b7 00 	call	0x16e	; 0x16e <FIFO_readbyte>
     892:	88 23       	and	r24, r24
     894:	09 f4       	brne	.+2      	; 0x898 <__vector_28+0x10a>
     896:	98 cf       	rjmp	.-208    	; 0x7c8 <__vector_28+0x3a>
     898:	80 91 24 08 	lds	r24, 0x0824	; 0x800824 <__TEXT_REGION_LENGTH__+0x7f4824>
     89c:	85 ff       	sbrs	r24, 5
     89e:	fc cf       	rjmp	.-8      	; 0x898 <__vector_28+0x10a>
     8a0:	04 c0       	rjmp	.+8      	; 0x8aa <__vector_28+0x11c>
     8a2:	80 91 24 08 	lds	r24, 0x0824	; 0x800824 <__TEXT_REGION_LENGTH__+0x7f4824>
     8a6:	85 ff       	sbrs	r24, 5
     8a8:	8f cf       	rjmp	.-226    	; 0x7c8 <__vector_28+0x3a>
     8aa:	8d 81       	ldd	r24, Y+5	; 0x05
     8ac:	80 93 22 08 	sts	0x0822, r24	; 0x800822 <__TEXT_REGION_LENGTH__+0x7f4822>
     8b0:	8b cf       	rjmp	.-234    	; 0x7c8 <__vector_28+0x3a>
     8b2:	0e 94 47 10 	call	0x208e	; 0x208e <free>
     8b6:	e6 cf       	rjmp	.-52     	; 0x884 <__vector_28+0xf6>

000008b8 <__vector_31>:
     8b8:	1f 92       	push	r1
     8ba:	0f 92       	push	r0
     8bc:	0f b6       	in	r0, 0x3f	; 63
     8be:	0f 92       	push	r0
     8c0:	11 24       	eor	r1, r1
     8c2:	0f 93       	push	r16
     8c4:	1f 93       	push	r17
     8c6:	2f 93       	push	r18
     8c8:	3f 93       	push	r19
     8ca:	4f 93       	push	r20
     8cc:	5f 93       	push	r21
     8ce:	6f 93       	push	r22
     8d0:	7f 93       	push	r23
     8d2:	8f 93       	push	r24
     8d4:	9f 93       	push	r25
     8d6:	af 93       	push	r26
     8d8:	bf 93       	push	r27
     8da:	cf 93       	push	r28
     8dc:	df 93       	push	r29
     8de:	ef 93       	push	r30
     8e0:	ff 93       	push	r31
     8e2:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7f4846>
     8e6:	80 fd       	sbrc	r24, 0
     8e8:	11 c0       	rjmp	.+34     	; 0x90c <__vector_31+0x54>
     8ea:	80 91 44 08 	lds	r24, 0x0844	; 0x800844 <__TEXT_REGION_LENGTH__+0x7f4844>
     8ee:	87 ff       	sbrs	r24, 7
     8f0:	0d c0       	rjmp	.+26     	; 0x90c <__vector_31+0x54>
     8f2:	cc e4       	ldi	r28, 0x4C	; 76
     8f4:	d8 e2       	ldi	r29, 0x28	; 40
     8f6:	fe 01       	movw	r30, r28
     8f8:	80 81       	ld	r24, Z
     8fa:	91 81       	ldd	r25, Z+1	; 0x01
     8fc:	93 95       	inc	r25
     8fe:	9f 71       	andi	r25, 0x1F	; 31
     900:	98 17       	cp	r25, r24
     902:	80 e0       	ldi	r24, 0x00	; 0
     904:	09 f0       	breq	.+2      	; 0x908 <__vector_31+0x50>
     906:	81 e0       	ldi	r24, 0x01	; 1
     908:	81 11       	cpse	r24, r1
     90a:	1a c0       	rjmp	.+52     	; 0x940 <__vector_31+0x88>
     90c:	80 91 44 08 	lds	r24, 0x0844	; 0x800844 <__TEXT_REGION_LENGTH__+0x7f4844>
     910:	80 78       	andi	r24, 0x80	; 128
     912:	80 93 44 08 	sts	0x0844, r24	; 0x800844 <__TEXT_REGION_LENGTH__+0x7f4844>
     916:	ff 91       	pop	r31
     918:	ef 91       	pop	r30
     91a:	df 91       	pop	r29
     91c:	cf 91       	pop	r28
     91e:	bf 91       	pop	r27
     920:	af 91       	pop	r26
     922:	9f 91       	pop	r25
     924:	8f 91       	pop	r24
     926:	7f 91       	pop	r23
     928:	6f 91       	pop	r22
     92a:	5f 91       	pop	r21
     92c:	4f 91       	pop	r20
     92e:	3f 91       	pop	r19
     930:	2f 91       	pop	r18
     932:	1f 91       	pop	r17
     934:	0f 91       	pop	r16
     936:	0f 90       	pop	r0
     938:	0f be       	out	0x3f, r0	; 63
     93a:	0f 90       	pop	r0
     93c:	1f 90       	pop	r1
     93e:	18 95       	reti
     940:	60 91 40 08 	lds	r22, 0x0840	; 0x800840 <__TEXT_REGION_LENGTH__+0x7f4840>
     944:	ce 01       	movw	r24, r28
     946:	0e 94 a6 00 	call	0x14c	; 0x14c <FIFO_writebyte>
     94a:	80 91 da 2b 	lds	r24, 0x2BDA	; 0x802bda <USART_bytes_received+0x2>
     94e:	8f 5f       	subi	r24, 0xFF	; 255
     950:	80 93 da 2b 	sts	0x2BDA, r24	; 0x802bda <USART_bytes_received+0x2>
     954:	90 91 d6 2b 	lds	r25, 0x2BD6	; 0x802bd6 <USART_bytes_to_receive+0x2>
     958:	89 13       	cpse	r24, r25
     95a:	d8 cf       	rjmp	.-80     	; 0x90c <__vector_31+0x54>
     95c:	80 91 c4 2b 	lds	r24, 0x2BC4	; 0x802bc4 <USART_receive_Array_callback+0x4>
     960:	90 91 c5 2b 	lds	r25, 0x2BC5	; 0x802bc5 <USART_receive_Array_callback+0x5>
     964:	89 2b       	or	r24, r25
     966:	91 f2       	breq	.-92     	; 0x90c <__vector_31+0x54>
     968:	fe 01       	movw	r30, r28
     96a:	c1 81       	ldd	r28, Z+1	; 0x01
     96c:	c0 5e       	subi	r28, 0xE0	; 224
     96e:	90 81       	ld	r25, Z
     970:	c9 1b       	sub	r28, r25
     972:	cf 71       	andi	r28, 0x1F	; 31
     974:	8c 2f       	mov	r24, r28
     976:	90 e0       	ldi	r25, 0x00	; 0
     978:	0e 94 af 0f 	call	0x1f5e	; 0x1f5e <malloc>
     97c:	8c 01       	movw	r16, r24
     97e:	4c 2f       	mov	r20, r28
     980:	6c e4       	ldi	r22, 0x4C	; 76
     982:	78 e2       	ldi	r23, 0x28	; 40
     984:	0e 94 73 01 	call	0x2e6	; 0x2e6 <FIFO_copy_to_lin>
     988:	e0 91 c4 2b 	lds	r30, 0x2BC4	; 0x802bc4 <USART_receive_Array_callback+0x4>
     98c:	f0 91 c5 2b 	lds	r31, 0x2BC5	; 0x802bc5 <USART_receive_Array_callback+0x5>
     990:	4c 2f       	mov	r20, r28
     992:	b8 01       	movw	r22, r16
     994:	80 e0       	ldi	r24, 0x00	; 0
     996:	09 95       	icall
     998:	c8 01       	movw	r24, r16
     99a:	0e 94 47 10 	call	0x208e	; 0x208e <free>
     99e:	10 92 da 2b 	sts	0x2BDA, r1	; 0x802bda <USART_bytes_received+0x2>
     9a2:	b4 cf       	rjmp	.-152    	; 0x90c <__vector_31+0x54>

000009a4 <__vector_33>:
     9a4:	1f 92       	push	r1
     9a6:	0f 92       	push	r0
     9a8:	0f b6       	in	r0, 0x3f	; 63
     9aa:	0f 92       	push	r0
     9ac:	11 24       	eor	r1, r1
     9ae:	2f 93       	push	r18
     9b0:	3f 93       	push	r19
     9b2:	4f 93       	push	r20
     9b4:	5f 93       	push	r21
     9b6:	6f 93       	push	r22
     9b8:	7f 93       	push	r23
     9ba:	8f 93       	push	r24
     9bc:	9f 93       	push	r25
     9be:	af 93       	push	r26
     9c0:	bf 93       	push	r27
     9c2:	ef 93       	push	r30
     9c4:	ff 93       	push	r31
     9c6:	cf 93       	push	r28
     9c8:	df 93       	push	r29
     9ca:	cd b7       	in	r28, 0x3d	; 61
     9cc:	de b7       	in	r29, 0x3e	; 62
     9ce:	25 97       	sbiw	r28, 0x05	; 5
     9d0:	cd bf       	out	0x3d, r28	; 61
     9d2:	de bf       	out	0x3e, r29	; 62
     9d4:	1d 82       	std	Y+5, r1	; 0x05
     9d6:	80 91 46 08 	lds	r24, 0x0846	; 0x800846 <__TEXT_REGION_LENGTH__+0x7f4846>
     9da:	80 ff       	sbrs	r24, 0
     9dc:	1b c0       	rjmp	.+54     	; 0xa14 <__vector_33+0x70>
     9de:	80 91 44 08 	lds	r24, 0x0844	; 0x800844 <__TEXT_REGION_LENGTH__+0x7f4844>
     9e2:	80 74       	andi	r24, 0x40	; 64
     9e4:	80 93 44 08 	sts	0x0844, r24	; 0x800844 <__TEXT_REGION_LENGTH__+0x7f4844>
     9e8:	25 96       	adiw	r28, 0x05	; 5
     9ea:	cd bf       	out	0x3d, r28	; 61
     9ec:	de bf       	out	0x3e, r29	; 62
     9ee:	df 91       	pop	r29
     9f0:	cf 91       	pop	r28
     9f2:	ff 91       	pop	r31
     9f4:	ef 91       	pop	r30
     9f6:	bf 91       	pop	r27
     9f8:	af 91       	pop	r26
     9fa:	9f 91       	pop	r25
     9fc:	8f 91       	pop	r24
     9fe:	7f 91       	pop	r23
     a00:	6f 91       	pop	r22
     a02:	5f 91       	pop	r21
     a04:	4f 91       	pop	r20
     a06:	3f 91       	pop	r19
     a08:	2f 91       	pop	r18
     a0a:	0f 90       	pop	r0
     a0c:	0f be       	out	0x3f, r0	; 63
     a0e:	0f 90       	pop	r0
     a10:	1f 90       	pop	r1
     a12:	18 95       	reti
     a14:	be 01       	movw	r22, r28
     a16:	6b 5f       	subi	r22, 0xFB	; 251
     a18:	7f 4f       	sbci	r23, 0xFF	; 255
     a1a:	85 eb       	ldi	r24, 0xB5	; 181
     a1c:	98 e2       	ldi	r25, 0x28	; 40
     a1e:	0e 94 b7 00 	call	0x16e	; 0x16e <FIFO_readbyte>
     a22:	81 11       	cpse	r24, r1
     a24:	49 c0       	rjmp	.+146    	; 0xab8 <__vector_33+0x114>
     a26:	1c 82       	std	Y+4, r1	; 0x04
     a28:	19 82       	std	Y+1, r1	; 0x01
     a2a:	1a 82       	std	Y+2, r1	; 0x02
     a2c:	1b 82       	std	Y+3, r1	; 0x03
     a2e:	a0 91 cc 2b 	lds	r26, 0x2BCC	; 0x802bcc <USART_send_Array_callback+0x4>
     a32:	b0 91 cd 2b 	lds	r27, 0x2BCD	; 0x802bcd <USART_send_Array_callback+0x5>
     a36:	10 97       	sbiw	r26, 0x00	; 0
     a38:	91 f2       	breq	.-92     	; 0x9de <__vector_33+0x3a>
     a3a:	e5 eb       	ldi	r30, 0xB5	; 181
     a3c:	f8 e2       	ldi	r31, 0x28	; 40
     a3e:	80 81       	ld	r24, Z
     a40:	81 5e       	subi	r24, 0xE1	; 225
     a42:	91 81       	ldd	r25, Z+1	; 0x01
     a44:	89 1b       	sub	r24, r25
     a46:	8f 71       	andi	r24, 0x1F	; 31
     a48:	28 2f       	mov	r18, r24
     a4a:	ae 01       	movw	r20, r28
     a4c:	4d 5f       	subi	r20, 0xFD	; 253
     a4e:	5f 4f       	sbci	r21, 0xFF	; 255
     a50:	be 01       	movw	r22, r28
     a52:	6f 5f       	subi	r22, 0xFF	; 255
     a54:	7f 4f       	sbci	r23, 0xFF	; 255
     a56:	ce 01       	movw	r24, r28
     a58:	04 96       	adiw	r24, 0x04	; 4
     a5a:	fd 01       	movw	r30, r26
     a5c:	09 95       	icall
     a5e:	69 81       	ldd	r22, Y+1	; 0x01
     a60:	7a 81       	ldd	r23, Y+2	; 0x02
     a62:	61 15       	cp	r22, r1
     a64:	71 05       	cpc	r23, r1
     a66:	09 f4       	brne	.+2      	; 0xa6a <__vector_33+0xc6>
     a68:	ba cf       	rjmp	.-140    	; 0x9de <__vector_33+0x3a>
     a6a:	4b 81       	ldd	r20, Y+3	; 0x03
     a6c:	44 23       	and	r20, r20
     a6e:	09 f4       	brne	.+2      	; 0xa72 <__vector_33+0xce>
     a70:	b6 cf       	rjmp	.-148    	; 0x9de <__vector_33+0x3a>
     a72:	85 eb       	ldi	r24, 0xB5	; 181
     a74:	98 e2       	ldi	r25, 0x28	; 40
     a76:	0e 94 de 01 	call	0x3bc	; 0x3bc <FIFO_copy_from_lin>
     a7a:	89 81       	ldd	r24, Y+1	; 0x01
     a7c:	9a 81       	ldd	r25, Y+2	; 0x02
     a7e:	20 91 02 28 	lds	r18, 0x2802	; 0x802802 <__malloc_heap_start>
     a82:	30 91 03 28 	lds	r19, 0x2803	; 0x802803 <__malloc_heap_start+0x1>
     a86:	28 17       	cp	r18, r24
     a88:	39 07       	cpc	r19, r25
     a8a:	38 f4       	brcc	.+14     	; 0xa9a <__vector_33+0xf6>
     a8c:	20 91 00 28 	lds	r18, 0x2800	; 0x802800 <__DATA_REGION_ORIGIN__>
     a90:	30 91 01 28 	lds	r19, 0x2801	; 0x802801 <__DATA_REGION_ORIGIN__+0x1>
     a94:	28 17       	cp	r18, r24
     a96:	39 07       	cpc	r19, r25
     a98:	b8 f4       	brcc	.+46     	; 0xac8 <__vector_33+0x124>
     a9a:	be 01       	movw	r22, r28
     a9c:	6b 5f       	subi	r22, 0xFB	; 251
     a9e:	7f 4f       	sbci	r23, 0xFF	; 255
     aa0:	85 eb       	ldi	r24, 0xB5	; 181
     aa2:	98 e2       	ldi	r25, 0x28	; 40
     aa4:	0e 94 b7 00 	call	0x16e	; 0x16e <FIFO_readbyte>
     aa8:	88 23       	and	r24, r24
     aaa:	09 f4       	brne	.+2      	; 0xaae <__vector_33+0x10a>
     aac:	98 cf       	rjmp	.-208    	; 0x9de <__vector_33+0x3a>
     aae:	80 91 44 08 	lds	r24, 0x0844	; 0x800844 <__TEXT_REGION_LENGTH__+0x7f4844>
     ab2:	85 ff       	sbrs	r24, 5
     ab4:	fc cf       	rjmp	.-8      	; 0xaae <__vector_33+0x10a>
     ab6:	04 c0       	rjmp	.+8      	; 0xac0 <__vector_33+0x11c>
     ab8:	80 91 44 08 	lds	r24, 0x0844	; 0x800844 <__TEXT_REGION_LENGTH__+0x7f4844>
     abc:	85 ff       	sbrs	r24, 5
     abe:	8f cf       	rjmp	.-226    	; 0x9de <__vector_33+0x3a>
     ac0:	8d 81       	ldd	r24, Y+5	; 0x05
     ac2:	80 93 42 08 	sts	0x0842, r24	; 0x800842 <__TEXT_REGION_LENGTH__+0x7f4842>
     ac6:	8b cf       	rjmp	.-234    	; 0x9de <__vector_33+0x3a>
     ac8:	0e 94 47 10 	call	0x208e	; 0x208e <free>
     acc:	e6 cf       	rjmp	.-52     	; 0xa9a <__vector_33+0xf6>

00000ace <USART_init>:
     ace:	8f 92       	push	r8
     ad0:	af 92       	push	r10
     ad2:	cf 92       	push	r12
     ad4:	ef 92       	push	r14
     ad6:	0f 93       	push	r16
     ad8:	cf 93       	push	r28
     ada:	df 93       	push	r29
     adc:	cd b7       	in	r28, 0x3d	; 61
     ade:	de b7       	in	r29, 0x3e	; 62
     ae0:	a7 97       	sbiw	r28, 0x27	; 39
     ae2:	cd bf       	out	0x3d, r28	; 61
     ae4:	de bf       	out	0x3e, r29	; 62
     ae6:	8d 8f       	std	Y+29, r24	; 0x1d
     ae8:	4e 8f       	std	Y+30, r20	; 0x1e
     aea:	5f 8f       	std	Y+31, r21	; 0x1f
     aec:	68 a3       	std	Y+32, r22	; 0x20
     aee:	79 a3       	std	Y+33, r23	; 0x21
     af0:	2a a3       	std	Y+34, r18	; 0x22
     af2:	0b a3       	std	Y+35, r16	; 0x23
     af4:	ec a2       	std	Y+36, r14	; 0x24
     af6:	cd a2       	std	Y+37, r12	; 0x25
     af8:	ae a2       	std	Y+38, r10	; 0x26
     afa:	8f a2       	std	Y+39, r8	; 0x27
     afc:	8d 8d       	ldd	r24, Y+29	; 0x1d
     afe:	88 2f       	mov	r24, r24
     b00:	90 e0       	ldi	r25, 0x00	; 0
     b02:	88 0f       	add	r24, r24
     b04:	99 1f       	adc	r25, r25
     b06:	8f 50       	subi	r24, 0x0F	; 15
     b08:	9e 49       	sbci	r25, 0x9E	; 158
     b0a:	fc 01       	movw	r30, r24
     b0c:	80 81       	ld	r24, Z
     b0e:	91 81       	ldd	r25, Z+1	; 0x01
     b10:	8c 83       	std	Y+4, r24	; 0x04
     b12:	9d 83       	std	Y+5, r25	; 0x05
     b14:	1e 8a       	std	Y+22, r1	; 0x16
     b16:	1f 8a       	std	Y+23, r1	; 0x17
     b18:	18 8e       	std	Y+24, r1	; 0x18
     b1a:	19 8e       	std	Y+25, r1	; 0x19
     b1c:	83 e0       	ldi	r24, 0x03	; 3
     b1e:	8a 8f       	std	Y+26, r24	; 0x1a
     b20:	1b 8e       	std	Y+27, r1	; 0x1b
     b22:	80 ee       	ldi	r24, 0xE0	; 224
     b24:	95 e0       	ldi	r25, 0x05	; 5
     b26:	fc 01       	movw	r30, r24
     b28:	82 81       	ldd	r24, Z+2	; 0x02
     b2a:	8c 8f       	std	Y+28, r24	; 0x1c
     b2c:	81 e0       	ldi	r24, 0x01	; 1
     b2e:	89 83       	std	Y+1, r24	; 0x01
     b30:	8a a1       	ldd	r24, Y+34	; 0x22
     b32:	88 30       	cpi	r24, 0x08	; 8
     b34:	48 f4       	brcc	.+18     	; 0xb48 <USART_init+0x7a>
     b36:	8a a1       	ldd	r24, Y+34	; 0x22
     b38:	84 30       	cpi	r24, 0x04	; 4
     b3a:	18 f0       	brcs	.+6      	; 0xb42 <USART_init+0x74>
     b3c:	8a a1       	ldd	r24, Y+34	; 0x22
     b3e:	86 30       	cpi	r24, 0x06	; 6
     b40:	18 f0       	brcs	.+6      	; 0xb48 <USART_init+0x7a>
     b42:	8b a1       	ldd	r24, Y+35	; 0x23
     b44:	81 33       	cpi	r24, 0x31	; 49
     b46:	18 f0       	brcs	.+6      	; 0xb4e <USART_init+0x80>
     b48:	81 e0       	ldi	r24, 0x01	; 1
     b4a:	89 83       	std	Y+1, r24	; 0x01
     b4c:	1d c2       	rjmp	.+1082   	; 0xf88 <USART_init+0x4ba>
     b4e:	8c 81       	ldd	r24, Y+4	; 0x04
     b50:	9d 81       	ldd	r25, Y+5	; 0x05
     b52:	89 2b       	or	r24, r25
     b54:	09 f4       	brne	.+2      	; 0xb58 <USART_init+0x8a>
     b56:	18 c2       	rjmp	.+1072   	; 0xf88 <USART_init+0x4ba>
     b58:	8d a1       	ldd	r24, Y+37	; 0x25
     b5a:	88 23       	and	r24, r24
     b5c:	09 f4       	brne	.+2      	; 0xb60 <USART_init+0x92>
     b5e:	4a c0       	rjmp	.+148    	; 0xbf4 <USART_init+0x126>
     b60:	80 91 bc 2b 	lds	r24, 0x2BBC	; 0x802bbc <__data_end>
     b64:	90 91 bd 2b 	lds	r25, 0x2BBD	; 0x802bbd <__data_end+0x1>
     b68:	a0 91 be 2b 	lds	r26, 0x2BBE	; 0x802bbe <__data_end+0x2>
     b6c:	b0 91 bf 2b 	lds	r27, 0x2BBF	; 0x802bbf <__data_end+0x3>
     b70:	2e 8d       	ldd	r18, Y+30	; 0x1e
     b72:	3f 8d       	ldd	r19, Y+31	; 0x1f
     b74:	48 a1       	ldd	r20, Y+32	; 0x20
     b76:	59 a1       	ldd	r21, Y+33	; 0x21
     b78:	bc 01       	movw	r22, r24
     b7a:	cd 01       	movw	r24, r26
     b7c:	0e 94 72 0f 	call	0x1ee4	; 0x1ee4 <__udivmodsi4>
     b80:	da 01       	movw	r26, r20
     b82:	c9 01       	movw	r24, r18
     b84:	b6 95       	lsr	r27
     b86:	a7 95       	ror	r26
     b88:	97 95       	ror	r25
     b8a:	87 95       	ror	r24
     b8c:	88 0f       	add	r24, r24
     b8e:	99 1f       	adc	r25, r25
     b90:	aa 1f       	adc	r26, r26
     b92:	bb 1f       	adc	r27, r27
     b94:	88 0f       	add	r24, r24
     b96:	99 1f       	adc	r25, r25
     b98:	aa 1f       	adc	r26, r26
     b9a:	bb 1f       	adc	r27, r27
     b9c:	88 0f       	add	r24, r24
     b9e:	99 1f       	adc	r25, r25
     ba0:	aa 1f       	adc	r26, r26
     ba2:	bb 1f       	adc	r27, r27
     ba4:	88 0f       	add	r24, r24
     ba6:	99 1f       	adc	r25, r25
     ba8:	aa 1f       	adc	r26, r26
     baa:	bb 1f       	adc	r27, r27
     bac:	88 0f       	add	r24, r24
     bae:	99 1f       	adc	r25, r25
     bb0:	aa 1f       	adc	r26, r26
     bb2:	bb 1f       	adc	r27, r27
     bb4:	88 0f       	add	r24, r24
     bb6:	99 1f       	adc	r25, r25
     bb8:	aa 1f       	adc	r26, r26
     bba:	bb 1f       	adc	r27, r27
     bbc:	8e 83       	std	Y+6, r24	; 0x06
     bbe:	9f 83       	std	Y+7, r25	; 0x07
     bc0:	a8 87       	std	Y+8, r26	; 0x08
     bc2:	b9 87       	std	Y+9, r27	; 0x09
     bc4:	8f ef       	ldi	r24, 0xFF	; 255
     bc6:	9f ef       	ldi	r25, 0xFF	; 255
     bc8:	8a 87       	std	Y+10, r24	; 0x0a
     bca:	9b 87       	std	Y+11, r25	; 0x0b
     bcc:	8a 85       	ldd	r24, Y+10	; 0x0a
     bce:	9b 85       	ldd	r25, Y+11	; 0x0b
     bd0:	9c 01       	movw	r18, r24
     bd2:	40 e0       	ldi	r20, 0x00	; 0
     bd4:	50 e0       	ldi	r21, 0x00	; 0
     bd6:	8e 81       	ldd	r24, Y+6	; 0x06
     bd8:	9f 81       	ldd	r25, Y+7	; 0x07
     bda:	a8 85       	ldd	r26, Y+8	; 0x08
     bdc:	b9 85       	ldd	r27, Y+9	; 0x09
     bde:	82 17       	cp	r24, r18
     be0:	93 07       	cpc	r25, r19
     be2:	a4 07       	cpc	r26, r20
     be4:	b5 07       	cpc	r27, r21
     be6:	10 f4       	brcc	.+4      	; 0xbec <USART_init+0x11e>
     be8:	9c 01       	movw	r18, r24
     bea:	ad 01       	movw	r20, r26
     bec:	c9 01       	movw	r24, r18
     bee:	8e 8b       	std	Y+22, r24	; 0x16
     bf0:	9f 8b       	std	Y+23, r25	; 0x17
     bf2:	42 c0       	rjmp	.+132    	; 0xc78 <USART_init+0x1aa>
     bf4:	80 91 bc 2b 	lds	r24, 0x2BBC	; 0x802bbc <__data_end>
     bf8:	90 91 bd 2b 	lds	r25, 0x2BBD	; 0x802bbd <__data_end+0x1>
     bfc:	a0 91 be 2b 	lds	r26, 0x2BBE	; 0x802bbe <__data_end+0x2>
     c00:	b0 91 bf 2b 	lds	r27, 0x2BBF	; 0x802bbf <__data_end+0x3>
     c04:	88 0f       	add	r24, r24
     c06:	99 1f       	adc	r25, r25
     c08:	aa 1f       	adc	r26, r26
     c0a:	bb 1f       	adc	r27, r27
     c0c:	88 0f       	add	r24, r24
     c0e:	99 1f       	adc	r25, r25
     c10:	aa 1f       	adc	r26, r26
     c12:	bb 1f       	adc	r27, r27
     c14:	88 0f       	add	r24, r24
     c16:	99 1f       	adc	r25, r25
     c18:	aa 1f       	adc	r26, r26
     c1a:	bb 1f       	adc	r27, r27
     c1c:	2e 8d       	ldd	r18, Y+30	; 0x1e
     c1e:	3f 8d       	ldd	r19, Y+31	; 0x1f
     c20:	48 a1       	ldd	r20, Y+32	; 0x20
     c22:	59 a1       	ldd	r21, Y+33	; 0x21
     c24:	bc 01       	movw	r22, r24
     c26:	cd 01       	movw	r24, r26
     c28:	0e 94 72 0f 	call	0x1ee4	; 0x1ee4 <__udivmodsi4>
     c2c:	da 01       	movw	r26, r20
     c2e:	c9 01       	movw	r24, r18
     c30:	8c 87       	std	Y+12, r24	; 0x0c
     c32:	9d 87       	std	Y+13, r25	; 0x0d
     c34:	ae 87       	std	Y+14, r26	; 0x0e
     c36:	bf 87       	std	Y+15, r27	; 0x0f
     c38:	8f ef       	ldi	r24, 0xFF	; 255
     c3a:	9f ef       	ldi	r25, 0xFF	; 255
     c3c:	88 8b       	std	Y+16, r24	; 0x10
     c3e:	99 8b       	std	Y+17, r25	; 0x11
     c40:	88 89       	ldd	r24, Y+16	; 0x10
     c42:	99 89       	ldd	r25, Y+17	; 0x11
     c44:	9c 01       	movw	r18, r24
     c46:	40 e0       	ldi	r20, 0x00	; 0
     c48:	50 e0       	ldi	r21, 0x00	; 0
     c4a:	8c 85       	ldd	r24, Y+12	; 0x0c
     c4c:	9d 85       	ldd	r25, Y+13	; 0x0d
     c4e:	ae 85       	ldd	r26, Y+14	; 0x0e
     c50:	bf 85       	ldd	r27, Y+15	; 0x0f
     c52:	82 17       	cp	r24, r18
     c54:	93 07       	cpc	r25, r19
     c56:	a4 07       	cpc	r26, r20
     c58:	b5 07       	cpc	r27, r21
     c5a:	10 f4       	brcc	.+4      	; 0xc60 <USART_init+0x192>
     c5c:	9c 01       	movw	r18, r24
     c5e:	ad 01       	movw	r20, r26
     c60:	c9 01       	movw	r24, r18
     c62:	8e 8b       	std	Y+22, r24	; 0x16
     c64:	9f 8b       	std	Y+23, r25	; 0x17
     c66:	8e 89       	ldd	r24, Y+22	; 0x16
     c68:	9f 89       	ldd	r25, Y+23	; 0x17
     c6a:	80 34       	cpi	r24, 0x40	; 64
     c6c:	91 05       	cpc	r25, r1
     c6e:	20 f4       	brcc	.+8      	; 0xc78 <USART_init+0x1aa>
     c70:	80 e4       	ldi	r24, 0x40	; 64
     c72:	90 e0       	ldi	r25, 0x00	; 0
     c74:	8e 8b       	std	Y+22, r24	; 0x16
     c76:	9f 8b       	std	Y+23, r25	; 0x17
     c78:	8a a1       	ldd	r24, Y+34	; 0x22
     c7a:	87 70       	andi	r24, 0x07	; 7
     c7c:	87 70       	andi	r24, 0x07	; 7
     c7e:	9a 8d       	ldd	r25, Y+26	; 0x1a
     c80:	98 7f       	andi	r25, 0xF8	; 248
     c82:	89 2b       	or	r24, r25
     c84:	8a 8f       	std	Y+26, r24	; 0x1a
     c86:	8b a1       	ldd	r24, Y+35	; 0x23
     c88:	82 95       	swap	r24
     c8a:	8f 70       	andi	r24, 0x0F	; 15
     c8c:	83 70       	andi	r24, 0x03	; 3
     c8e:	83 70       	andi	r24, 0x03	; 3
     c90:	82 95       	swap	r24
     c92:	80 7f       	andi	r24, 0xF0	; 240
     c94:	9a 8d       	ldd	r25, Y+26	; 0x1a
     c96:	9f 7c       	andi	r25, 0xCF	; 207
     c98:	89 2b       	or	r24, r25
     c9a:	8a 8f       	std	Y+26, r24	; 0x1a
     c9c:	8d a1       	ldd	r24, Y+37	; 0x25
     c9e:	88 23       	and	r24, r24
     ca0:	29 f0       	breq	.+10     	; 0xcac <USART_init+0x1de>
     ca2:	8a 8d       	ldd	r24, Y+26	; 0x1a
     ca4:	8f 73       	andi	r24, 0x3F	; 63
     ca6:	80 64       	ori	r24, 0x40	; 64
     ca8:	8a 8f       	std	Y+26, r24	; 0x1a
     caa:	03 c0       	rjmp	.+6      	; 0xcb2 <USART_init+0x1e4>
     cac:	8a 8d       	ldd	r24, Y+26	; 0x1a
     cae:	8f 73       	andi	r24, 0x3F	; 63
     cb0:	8a 8f       	std	Y+26, r24	; 0x1a
     cb2:	8e a1       	ldd	r24, Y+38	; 0x26
     cb4:	88 23       	and	r24, r24
     cb6:	99 f0       	breq	.+38     	; 0xcde <USART_init+0x210>
     cb8:	88 8d       	ldd	r24, Y+24	; 0x18
     cba:	8c 7f       	andi	r24, 0xFC	; 252
     cbc:	81 60       	ori	r24, 0x01	; 1
     cbe:	88 8f       	std	Y+24, r24	; 0x18
     cc0:	89 8d       	ldd	r24, Y+25	; 0x19
     cc2:	81 60       	ori	r24, 0x01	; 1
     cc4:	89 8f       	std	Y+25, r24	; 0x19
     cc6:	8d 8d       	ldd	r24, Y+29	; 0x1d
     cc8:	88 2f       	mov	r24, r24
     cca:	90 e0       	ldi	r25, 0x00	; 0
     ccc:	80 53       	subi	r24, 0x30	; 48
     cce:	94 4d       	sbci	r25, 0xD4	; 212
     cd0:	2f a1       	ldd	r18, Y+39	; 0x27
     cd2:	fc 01       	movw	r30, r24
     cd4:	20 83       	st	Z, r18
     cd6:	8a 8d       	ldd	r24, Y+26	; 0x1a
     cd8:	88 60       	ori	r24, 0x08	; 8
     cda:	8a 8f       	std	Y+26, r24	; 0x1a
     cdc:	1a c0       	rjmp	.+52     	; 0xd12 <USART_init+0x244>
     cde:	88 8d       	ldd	r24, Y+24	; 0x18
     ce0:	8c 7f       	andi	r24, 0xFC	; 252
     ce2:	88 8f       	std	Y+24, r24	; 0x18
     ce4:	89 8d       	ldd	r24, Y+25	; 0x19
     ce6:	8e 7f       	andi	r24, 0xFE	; 254
     ce8:	89 8f       	std	Y+25, r24	; 0x19
     cea:	8d 8d       	ldd	r24, Y+29	; 0x1d
     cec:	88 2f       	mov	r24, r24
     cee:	90 e0       	ldi	r25, 0x00	; 0
     cf0:	80 53       	subi	r24, 0x30	; 48
     cf2:	94 4d       	sbci	r25, 0xD4	; 212
     cf4:	fc 01       	movw	r30, r24
     cf6:	10 82       	st	Z, r1
     cf8:	8c a1       	ldd	r24, Y+36	; 0x24
     cfa:	86 95       	lsr	r24
     cfc:	86 95       	lsr	r24
     cfe:	86 95       	lsr	r24
     d00:	81 70       	andi	r24, 0x01	; 1
     d02:	81 70       	andi	r24, 0x01	; 1
     d04:	88 0f       	add	r24, r24
     d06:	88 0f       	add	r24, r24
     d08:	88 0f       	add	r24, r24
     d0a:	9a 8d       	ldd	r25, Y+26	; 0x1a
     d0c:	97 7f       	andi	r25, 0xF7	; 247
     d0e:	89 2b       	or	r24, r25
     d10:	8a 8f       	std	Y+26, r24	; 0x1a
     d12:	9d a1       	ldd	r25, Y+37	; 0x25
     d14:	81 e0       	ldi	r24, 0x01	; 1
     d16:	89 27       	eor	r24, r25
     d18:	88 23       	and	r24, r24
     d1a:	21 f0       	breq	.+8      	; 0xd24 <USART_init+0x256>
     d1c:	89 8d       	ldd	r24, Y+25	; 0x19
     d1e:	89 7f       	andi	r24, 0xF9	; 249
     d20:	82 60       	ori	r24, 0x02	; 2
     d22:	89 8f       	std	Y+25, r24	; 0x19
     d24:	80 ee       	ldi	r24, 0xE0	; 224
     d26:	95 e0       	ldi	r25, 0x05	; 5
     d28:	fc 01       	movw	r30, r24
     d2a:	82 81       	ldd	r24, Z+2	; 0x02
     d2c:	8c 8f       	std	Y+28, r24	; 0x1c
     d2e:	8d 8d       	ldd	r24, Y+29	; 0x1d
     d30:	88 2f       	mov	r24, r24
     d32:	90 e0       	ldi	r25, 0x00	; 0
     d34:	81 30       	cpi	r24, 0x01	; 1
     d36:	91 05       	cpc	r25, r1
     d38:	b9 f0       	breq	.+46     	; 0xd68 <USART_init+0x29a>
     d3a:	82 30       	cpi	r24, 0x02	; 2
     d3c:	91 05       	cpc	r25, r1
     d3e:	1c f4       	brge	.+6      	; 0xd46 <USART_init+0x278>
     d40:	89 2b       	or	r24, r25
     d42:	39 f0       	breq	.+14     	; 0xd52 <USART_init+0x284>
     d44:	2d c0       	rjmp	.+90     	; 0xda0 <USART_init+0x2d2>
     d46:	82 30       	cpi	r24, 0x02	; 2
     d48:	91 05       	cpc	r25, r1
     d4a:	c1 f0       	breq	.+48     	; 0xd7c <USART_init+0x2ae>
     d4c:	03 97       	sbiw	r24, 0x03	; 3
     d4e:	01 f1       	breq	.+64     	; 0xd90 <USART_init+0x2c2>
     d50:	27 c0       	rjmp	.+78     	; 0xda0 <USART_init+0x2d2>
     d52:	89 a9       	ldd	r24, Y+49	; 0x31
     d54:	83 70       	andi	r24, 0x03	; 3
     d56:	82 95       	swap	r24
     d58:	88 0f       	add	r24, r24
     d5a:	88 0f       	add	r24, r24
     d5c:	80 7c       	andi	r24, 0xC0	; 192
     d5e:	9c 8d       	ldd	r25, Y+28	; 0x1c
     d60:	9f 73       	andi	r25, 0x3F	; 63
     d62:	89 2b       	or	r24, r25
     d64:	8c 8f       	std	Y+28, r24	; 0x1c
     d66:	1c c0       	rjmp	.+56     	; 0xda0 <USART_init+0x2d2>
     d68:	89 a9       	ldd	r24, Y+49	; 0x31
     d6a:	83 70       	andi	r24, 0x03	; 3
     d6c:	83 70       	andi	r24, 0x03	; 3
     d6e:	82 95       	swap	r24
     d70:	80 7f       	andi	r24, 0xF0	; 240
     d72:	9c 8d       	ldd	r25, Y+28	; 0x1c
     d74:	9f 7c       	andi	r25, 0xCF	; 207
     d76:	89 2b       	or	r24, r25
     d78:	8c 8f       	std	Y+28, r24	; 0x1c
     d7a:	12 c0       	rjmp	.+36     	; 0xda0 <USART_init+0x2d2>
     d7c:	89 a9       	ldd	r24, Y+49	; 0x31
     d7e:	83 70       	andi	r24, 0x03	; 3
     d80:	83 70       	andi	r24, 0x03	; 3
     d82:	88 0f       	add	r24, r24
     d84:	88 0f       	add	r24, r24
     d86:	9c 8d       	ldd	r25, Y+28	; 0x1c
     d88:	93 7f       	andi	r25, 0xF3	; 243
     d8a:	89 2b       	or	r24, r25
     d8c:	8c 8f       	std	Y+28, r24	; 0x1c
     d8e:	08 c0       	rjmp	.+16     	; 0xda0 <USART_init+0x2d2>
     d90:	89 a9       	ldd	r24, Y+49	; 0x31
     d92:	83 70       	andi	r24, 0x03	; 3
     d94:	83 70       	andi	r24, 0x03	; 3
     d96:	9c 8d       	ldd	r25, Y+28	; 0x1c
     d98:	9c 7f       	andi	r25, 0xFC	; 252
     d9a:	89 2b       	or	r24, r25
     d9c:	8c 8f       	std	Y+28, r24	; 0x1c
     d9e:	00 00       	nop
     da0:	89 8d       	ldd	r24, Y+25	; 0x19
     da2:	80 68       	ori	r24, 0x80	; 128
     da4:	89 8f       	std	Y+25, r24	; 0x19
     da6:	89 8d       	ldd	r24, Y+25	; 0x19
     da8:	80 64       	ori	r24, 0x40	; 64
     daa:	89 8f       	std	Y+25, r24	; 0x19
     dac:	88 8d       	ldd	r24, Y+24	; 0x18
     dae:	80 68       	ori	r24, 0x80	; 128
     db0:	88 8f       	std	Y+24, r24	; 0x18
     db2:	88 8d       	ldd	r24, Y+24	; 0x18
     db4:	80 64       	ori	r24, 0x40	; 64
     db6:	88 8f       	std	Y+24, r24	; 0x18
     db8:	80 ee       	ldi	r24, 0xE0	; 224
     dba:	95 e0       	ldi	r25, 0x05	; 5
     dbc:	2c 8d       	ldd	r18, Y+28	; 0x1c
     dbe:	fc 01       	movw	r30, r24
     dc0:	22 83       	std	Z+2, r18	; 0x02
     dc2:	28 8d       	ldd	r18, Y+24	; 0x18
     dc4:	8c 81       	ldd	r24, Y+4	; 0x04
     dc6:	9d 81       	ldd	r25, Y+5	; 0x05
     dc8:	fc 01       	movw	r30, r24
     dca:	25 83       	std	Z+5, r18	; 0x05
     dcc:	29 8d       	ldd	r18, Y+25	; 0x19
     dce:	8c 81       	ldd	r24, Y+4	; 0x04
     dd0:	9d 81       	ldd	r25, Y+5	; 0x05
     dd2:	fc 01       	movw	r30, r24
     dd4:	26 83       	std	Z+6, r18	; 0x06
     dd6:	2a 8d       	ldd	r18, Y+26	; 0x1a
     dd8:	8c 81       	ldd	r24, Y+4	; 0x04
     dda:	9d 81       	ldd	r25, Y+5	; 0x05
     ddc:	fc 01       	movw	r30, r24
     dde:	27 83       	std	Z+7, r18	; 0x07
     de0:	2b 8d       	ldd	r18, Y+27	; 0x1b
     de2:	8c 81       	ldd	r24, Y+4	; 0x04
     de4:	9d 81       	ldd	r25, Y+5	; 0x05
     de6:	fc 01       	movw	r30, r24
     de8:	22 87       	std	Z+10, r18	; 0x0a
     dea:	2e 89       	ldd	r18, Y+22	; 0x16
     dec:	3f 89       	ldd	r19, Y+23	; 0x17
     dee:	8c 81       	ldd	r24, Y+4	; 0x04
     df0:	9d 81       	ldd	r25, Y+5	; 0x05
     df2:	fc 01       	movw	r30, r24
     df4:	20 87       	std	Z+8, r18	; 0x08
     df6:	31 87       	std	Z+9, r19	; 0x09
     df8:	8c 81       	ldd	r24, Y+4	; 0x04
     dfa:	9d 81       	ldd	r25, Y+5	; 0x05
     dfc:	fc 01       	movw	r30, r24
     dfe:	13 86       	std	Z+11, r1	; 0x0b
     e00:	8c 81       	ldd	r24, Y+4	; 0x04
     e02:	9d 81       	ldd	r25, Y+5	; 0x05
     e04:	fc 01       	movw	r30, r24
     e06:	14 86       	std	Z+12, r1	; 0x0c
     e08:	8c 81       	ldd	r24, Y+4	; 0x04
     e0a:	9d 81       	ldd	r25, Y+5	; 0x05
     e0c:	fc 01       	movw	r30, r24
     e0e:	15 86       	std	Z+13, r1	; 0x0d
     e10:	8c 81       	ldd	r24, Y+4	; 0x04
     e12:	9d 81       	ldd	r25, Y+5	; 0x05
     e14:	fc 01       	movw	r30, r24
     e16:	16 86       	std	Z+14, r1	; 0x0e
     e18:	1a 82       	std	Y+2, r1	; 0x02
     e1a:	1b 82       	std	Y+3, r1	; 0x03
     e1c:	00 00       	nop
     e1e:	80 e0       	ldi	r24, 0x00	; 0
     e20:	90 e1       	ldi	r25, 0x10	; 16
     e22:	fc 01       	movw	r30, r24
     e24:	82 81       	ldd	r24, Z+2	; 0x02
     e26:	88 2f       	mov	r24, r24
     e28:	90 e0       	ldi	r25, 0x00	; 0
     e2a:	82 70       	andi	r24, 0x02	; 2
     e2c:	99 27       	eor	r25, r25
     e2e:	89 2b       	or	r24, r25
     e30:	b1 f7       	brne	.-20     	; 0xe1e <USART_init+0x350>
     e32:	8d 8d       	ldd	r24, Y+29	; 0x1d
     e34:	88 2f       	mov	r24, r24
     e36:	90 e0       	ldi	r25, 0x00	; 0
     e38:	80 50       	subi	r24, 0x00	; 0
     e3a:	90 40       	sbci	r25, 0x00	; 0
     e3c:	9c 5e       	subi	r25, 0xEC	; 236
     e3e:	fc 01       	movw	r30, r24
     e40:	80 81       	ld	r24, Z
     e42:	8a 8b       	std	Y+18, r24	; 0x12
     e44:	00 00       	nop
     e46:	80 e0       	ldi	r24, 0x00	; 0
     e48:	90 e1       	ldi	r25, 0x10	; 16
     e4a:	fc 01       	movw	r30, r24
     e4c:	82 81       	ldd	r24, Z+2	; 0x02
     e4e:	88 2f       	mov	r24, r24
     e50:	90 e0       	ldi	r25, 0x00	; 0
     e52:	82 70       	andi	r24, 0x02	; 2
     e54:	99 27       	eor	r25, r25
     e56:	89 2b       	or	r24, r25
     e58:	b1 f7       	brne	.-20     	; 0xe46 <USART_init+0x378>
     e5a:	89 a9       	ldd	r24, Y+49	; 0x31
     e5c:	88 2f       	mov	r24, r24
     e5e:	90 e0       	ldi	r25, 0x00	; 0
     e60:	8c 5e       	subi	r24, 0xEC	; 236
     e62:	9f 4f       	sbci	r25, 0xFF	; 255
     e64:	9c 5e       	subi	r25, 0xEC	; 236
     e66:	fc 01       	movw	r30, r24
     e68:	80 81       	ld	r24, Z
     e6a:	8b 8b       	std	Y+19, r24	; 0x13
     e6c:	00 00       	nop
     e6e:	80 e0       	ldi	r24, 0x00	; 0
     e70:	90 e1       	ldi	r25, 0x10	; 16
     e72:	fc 01       	movw	r30, r24
     e74:	82 81       	ldd	r24, Z+2	; 0x02
     e76:	88 2f       	mov	r24, r24
     e78:	90 e0       	ldi	r25, 0x00	; 0
     e7a:	82 70       	andi	r24, 0x02	; 2
     e7c:	99 27       	eor	r25, r25
     e7e:	89 2b       	or	r24, r25
     e80:	b1 f7       	brne	.-20     	; 0xe6e <USART_init+0x3a0>
     e82:	8d 8d       	ldd	r24, Y+29	; 0x1d
     e84:	88 2f       	mov	r24, r24
     e86:	90 e0       	ldi	r25, 0x00	; 0
     e88:	8c 5f       	subi	r24, 0xFC	; 252
     e8a:	9f 4f       	sbci	r25, 0xFF	; 255
     e8c:	9c 5e       	subi	r25, 0xEC	; 236
     e8e:	fc 01       	movw	r30, r24
     e90:	80 81       	ld	r24, Z
     e92:	8c 8b       	std	Y+20, r24	; 0x14
     e94:	00 00       	nop
     e96:	80 e0       	ldi	r24, 0x00	; 0
     e98:	90 e1       	ldi	r25, 0x10	; 16
     e9a:	fc 01       	movw	r30, r24
     e9c:	82 81       	ldd	r24, Z+2	; 0x02
     e9e:	88 2f       	mov	r24, r24
     ea0:	90 e0       	ldi	r25, 0x00	; 0
     ea2:	82 70       	andi	r24, 0x02	; 2
     ea4:	99 27       	eor	r25, r25
     ea6:	89 2b       	or	r24, r25
     ea8:	b1 f7       	brne	.-20     	; 0xe96 <USART_init+0x3c8>
     eaa:	8d 8d       	ldd	r24, Y+29	; 0x1d
     eac:	88 2f       	mov	r24, r24
     eae:	90 e0       	ldi	r25, 0x00	; 0
     eb0:	88 5f       	subi	r24, 0xF8	; 248
     eb2:	9f 4f       	sbci	r25, 0xFF	; 255
     eb4:	9c 5e       	subi	r25, 0xEC	; 236
     eb6:	fc 01       	movw	r30, r24
     eb8:	80 81       	ld	r24, Z
     eba:	8d 8b       	std	Y+21, r24	; 0x15
     ebc:	8d a1       	ldd	r24, Y+37	; 0x25
     ebe:	88 23       	and	r24, r24
     ec0:	a1 f0       	breq	.+40     	; 0xeea <USART_init+0x41c>
     ec2:	00 00       	nop
     ec4:	80 e0       	ldi	r24, 0x00	; 0
     ec6:	90 e1       	ldi	r25, 0x10	; 16
     ec8:	fc 01       	movw	r30, r24
     eca:	82 81       	ldd	r24, Z+2	; 0x02
     ecc:	88 2f       	mov	r24, r24
     ece:	90 e0       	ldi	r25, 0x00	; 0
     ed0:	82 70       	andi	r24, 0x02	; 2
     ed2:	99 27       	eor	r25, r25
     ed4:	89 2b       	or	r24, r25
     ed6:	b1 f7       	brne	.-20     	; 0xec4 <USART_init+0x3f6>
     ed8:	8d 8d       	ldd	r24, Y+29	; 0x1d
     eda:	88 2f       	mov	r24, r24
     edc:	90 e0       	ldi	r25, 0x00	; 0
     ede:	84 5f       	subi	r24, 0xF4	; 244
     ee0:	9f 4f       	sbci	r25, 0xFF	; 255
     ee2:	9c 5e       	subi	r25, 0xEC	; 236
     ee4:	fc 01       	movw	r30, r24
     ee6:	80 81       	ld	r24, Z
     ee8:	8a 83       	std	Y+2, r24	; 0x02
     eea:	8e a1       	ldd	r24, Y+38	; 0x26
     eec:	88 23       	and	r24, r24
     eee:	a1 f0       	breq	.+40     	; 0xf18 <USART_init+0x44a>
     ef0:	00 00       	nop
     ef2:	80 e0       	ldi	r24, 0x00	; 0
     ef4:	90 e1       	ldi	r25, 0x10	; 16
     ef6:	fc 01       	movw	r30, r24
     ef8:	82 81       	ldd	r24, Z+2	; 0x02
     efa:	88 2f       	mov	r24, r24
     efc:	90 e0       	ldi	r25, 0x00	; 0
     efe:	82 70       	andi	r24, 0x02	; 2
     f00:	99 27       	eor	r25, r25
     f02:	89 2b       	or	r24, r25
     f04:	b1 f7       	brne	.-20     	; 0xef2 <USART_init+0x424>
     f06:	8d 8d       	ldd	r24, Y+29	; 0x1d
     f08:	88 2f       	mov	r24, r24
     f0a:	90 e0       	ldi	r25, 0x00	; 0
     f0c:	80 5f       	subi	r24, 0xF0	; 240
     f0e:	9f 4f       	sbci	r25, 0xFF	; 255
     f10:	9c 5e       	subi	r25, 0xEC	; 236
     f12:	fc 01       	movw	r30, r24
     f14:	80 81       	ld	r24, Z
     f16:	8b 83       	std	Y+3, r24	; 0x03
     f18:	8b 89       	ldd	r24, Y+19	; 0x13
     f1a:	8f 3f       	cpi	r24, 0xFF	; 255
     f1c:	99 f1       	breq	.+102    	; 0xf84 <USART_init+0x4b6>
     f1e:	8a 89       	ldd	r24, Y+18	; 0x12
     f20:	8f 3f       	cpi	r24, 0xFF	; 255
     f22:	81 f1       	breq	.+96     	; 0xf84 <USART_init+0x4b6>
     f24:	20 e0       	ldi	r18, 0x00	; 0
     f26:	34 e0       	ldi	r19, 0x04	; 4
     f28:	8a 89       	ldd	r24, Y+18	; 0x12
     f2a:	88 2f       	mov	r24, r24
     f2c:	90 e0       	ldi	r25, 0x00	; 0
     f2e:	5c 89       	ldd	r21, Y+20	; 0x14
     f30:	4a 81       	ldd	r20, Y+2	; 0x02
     f32:	54 2b       	or	r21, r20
     f34:	4b 81       	ldd	r20, Y+3	; 0x03
     f36:	54 2b       	or	r21, r20
     f38:	4b 89       	ldd	r20, Y+19	; 0x13
     f3a:	45 23       	and	r20, r21
     f3c:	88 0f       	add	r24, r24
     f3e:	99 1f       	adc	r25, r25
     f40:	82 95       	swap	r24
     f42:	92 95       	swap	r25
     f44:	90 7f       	andi	r25, 0xF0	; 240
     f46:	98 27       	eor	r25, r24
     f48:	80 7f       	andi	r24, 0xF0	; 240
     f4a:	98 27       	eor	r25, r24
     f4c:	82 0f       	add	r24, r18
     f4e:	93 1f       	adc	r25, r19
     f50:	01 96       	adiw	r24, 0x01	; 1
     f52:	fc 01       	movw	r30, r24
     f54:	40 83       	st	Z, r20
     f56:	20 e0       	ldi	r18, 0x00	; 0
     f58:	34 e0       	ldi	r19, 0x04	; 4
     f5a:	8a 89       	ldd	r24, Y+18	; 0x12
     f5c:	88 2f       	mov	r24, r24
     f5e:	90 e0       	ldi	r25, 0x00	; 0
     f60:	5d 89       	ldd	r21, Y+21	; 0x15
     f62:	4b 89       	ldd	r20, Y+19	; 0x13
     f64:	45 23       	and	r20, r21
     f66:	88 0f       	add	r24, r24
     f68:	99 1f       	adc	r25, r25
     f6a:	82 95       	swap	r24
     f6c:	92 95       	swap	r25
     f6e:	90 7f       	andi	r25, 0xF0	; 240
     f70:	98 27       	eor	r25, r24
     f72:	80 7f       	andi	r24, 0xF0	; 240
     f74:	98 27       	eor	r25, r24
     f76:	82 0f       	add	r24, r18
     f78:	93 1f       	adc	r25, r19
     f7a:	02 96       	adiw	r24, 0x02	; 2
     f7c:	fc 01       	movw	r30, r24
     f7e:	40 83       	st	Z, r20
     f80:	19 82       	std	Y+1, r1	; 0x01
     f82:	02 c0       	rjmp	.+4      	; 0xf88 <USART_init+0x4ba>
     f84:	81 e0       	ldi	r24, 0x01	; 1
     f86:	89 83       	std	Y+1, r24	; 0x01
     f88:	89 81       	ldd	r24, Y+1	; 0x01
     f8a:	a7 96       	adiw	r28, 0x27	; 39
     f8c:	cd bf       	out	0x3d, r28	; 61
     f8e:	de bf       	out	0x3e, r29	; 62
     f90:	df 91       	pop	r29
     f92:	cf 91       	pop	r28
     f94:	0f 91       	pop	r16
     f96:	ef 90       	pop	r14
     f98:	cf 90       	pop	r12
     f9a:	af 90       	pop	r10
     f9c:	8f 90       	pop	r8
     f9e:	08 95       	ret

00000fa0 <USART_send_Array>:
     fa0:	cf 93       	push	r28
     fa2:	df 93       	push	r29
     fa4:	a8 2f       	mov	r26, r24
     fa6:	b0 e0       	ldi	r27, 0x00	; 0
     fa8:	fd 01       	movw	r30, r26
     faa:	ee 0f       	add	r30, r30
     fac:	ff 1f       	adc	r31, r31
     fae:	ef 50       	subi	r30, 0x0F	; 15
     fb0:	fe 49       	sbci	r31, 0x9E	; 158
     fb2:	c0 81       	ld	r28, Z
     fb4:	d1 81       	ldd	r29, Z+1	; 0x01
     fb6:	41 15       	cp	r20, r1
     fb8:	51 05       	cpc	r21, r1
     fba:	21 f1       	breq	.+72     	; 0x1004 <USART_send_Array+0x64>
     fbc:	22 23       	and	r18, r18
     fbe:	21 f1       	breq	.+72     	; 0x1008 <USART_send_Array+0x68>
     fc0:	ba 01       	movw	r22, r20
     fc2:	83 e2       	ldi	r24, 0x23	; 35
     fc4:	8a 9f       	mul	r24, r26
     fc6:	f0 01       	movw	r30, r0
     fc8:	8b 9f       	mul	r24, r27
     fca:	f0 0d       	add	r31, r0
     fcc:	11 24       	eor	r1, r1
     fce:	e1 59       	subi	r30, 0x91	; 145
     fd0:	f7 4d       	sbci	r31, 0xD7	; 215
     fd2:	80 81       	ld	r24, Z
     fd4:	91 81       	ldd	r25, Z+1	; 0x01
     fd6:	98 17       	cp	r25, r24
     fd8:	80 e0       	ldi	r24, 0x00	; 0
     fda:	09 f0       	breq	.+2      	; 0xfde <USART_send_Array+0x3e>
     fdc:	81 e0       	ldi	r24, 0x01	; 1
     fde:	81 11       	cpse	r24, r1
     fe0:	0b c0       	rjmp	.+22     	; 0xff8 <USART_send_Array+0x58>
     fe2:	da 01       	movw	r26, r20
     fe4:	8d 91       	ld	r24, X+
     fe6:	bd 01       	movw	r22, r26
     fe8:	8a 83       	std	Y+2, r24	; 0x02
     fea:	4f ef       	ldi	r20, 0xFF	; 255
     fec:	42 0f       	add	r20, r18
     fee:	cf 01       	movw	r24, r30
     ff0:	0e 94 de 01 	call	0x3bc	; 0x3bc <FIFO_copy_from_lin>
     ff4:	81 e0       	ldi	r24, 0x01	; 1
     ff6:	09 c0       	rjmp	.+18     	; 0x100a <USART_send_Array+0x6a>
     ff8:	42 2f       	mov	r20, r18
     ffa:	cf 01       	movw	r24, r30
     ffc:	0e 94 de 01 	call	0x3bc	; 0x3bc <FIFO_copy_from_lin>
    1000:	81 e0       	ldi	r24, 0x01	; 1
    1002:	03 c0       	rjmp	.+6      	; 0x100a <USART_send_Array+0x6a>
    1004:	80 e0       	ldi	r24, 0x00	; 0
    1006:	01 c0       	rjmp	.+2      	; 0x100a <USART_send_Array+0x6a>
    1008:	80 e0       	ldi	r24, 0x00	; 0
    100a:	df 91       	pop	r29
    100c:	cf 91       	pop	r28
    100e:	08 95       	ret

00001010 <USART_set_receive_Array_callback_fnc>:
//																			  die Callbackfunktion 
////////////////////////////////////////////////////////////////////////////////////////////////////
void USART_set_receive_Array_callback_fnc(uint8_t USARTnumber, \
	USART_receive_Array_callback_fnc_t USART_receive_Array_callback_in)
{
	if(USART_receive_Array_callback_in != NULL)
    1010:	61 15       	cp	r22, r1
    1012:	71 05       	cpc	r23, r1
    1014:	41 f0       	breq	.+16     	; 0x1026 <USART_set_receive_Array_callback_fnc+0x16>
	{
		USART_receive_Array_callback[USARTnumber] = USART_receive_Array_callback_in;
    1016:	e8 2f       	mov	r30, r24
    1018:	f0 e0       	ldi	r31, 0x00	; 0
    101a:	ee 0f       	add	r30, r30
    101c:	ff 1f       	adc	r31, r31
    101e:	e0 54       	subi	r30, 0x40	; 64
    1020:	f4 4d       	sbci	r31, 0xD4	; 212
    1022:	60 83       	st	Z, r22
    1024:	71 83       	std	Z+1, r23	; 0x01
    1026:	08 95       	ret

00001028 <USART_set_send_Array_callback_fnc>:
//
////////////////////////////////////////////////////////////////////////////////////////////////////
void USART_set_send_Array_callback_fnc(uint8_t USARTnumber, \
	USART_send_Array_callback_fnc_t USART_send_Array_callback_in)
{
	if(USART_send_Array_callback_in != NULL)
    1028:	61 15       	cp	r22, r1
    102a:	71 05       	cpc	r23, r1
    102c:	41 f0       	breq	.+16     	; 0x103e <USART_set_send_Array_callback_fnc+0x16>
	{
		USART_send_Array_callback[USARTnumber] = USART_send_Array_callback_in;
    102e:	e8 2f       	mov	r30, r24
    1030:	f0 e0       	ldi	r31, 0x00	; 0
    1032:	ee 0f       	add	r30, r30
    1034:	ff 1f       	adc	r31, r31
    1036:	e8 53       	subi	r30, 0x38	; 56
    1038:	f4 4d       	sbci	r31, 0xD4	; 212
    103a:	60 83       	st	Z, r22
    103c:	71 83       	std	Z+1, r23	; 0x01
    103e:	08 95       	ret

00001040 <USART_set_Bytes_to_receive>:
//		uint8_t Bytes_to_receive -> Bytes die Empfangen werden sollen. 
//									Maximale Anzahl wird duch den FIFO bestimmt.
////////////////////////////////////////////////////////////////////////////////////////////////////
void USART_set_Bytes_to_receive(uint8_t USARTnumber, uint8_t Bytes_to_receive)
{
	USART_bytes_to_receive[USARTnumber] = Bytes_to_receive;
    1040:	e8 2f       	mov	r30, r24
    1042:	f0 e0       	ldi	r31, 0x00	; 0
    1044:	ec 52       	subi	r30, 0x2C	; 44
    1046:	f4 4d       	sbci	r31, 0xD4	; 212
    1048:	60 83       	st	Z, r22
    104a:	08 95       	ret

0000104c <ioInit>:
 * 
 * 
 * \return void
 */
static void ioInit(){
	PORTD.DIR |= (1<<ERR1);
    104c:	e0 e6       	ldi	r30, 0x60	; 96
    104e:	f4 e0       	ldi	r31, 0x04	; 4
    1050:	80 81       	ld	r24, Z
    1052:	81 60       	ori	r24, 0x01	; 1
    1054:	80 83       	st	Z, r24
	PORTD.PIN0CTRL |= (INPUT_DISABLE<<0);
    1056:	80 89       	ldd	r24, Z+16	; 0x10
    1058:	84 60       	ori	r24, 0x04	; 4
    105a:	80 8b       	std	Z+16, r24	; 0x10
    105c:	08 95       	ret

0000105e <setErr1State>:
 * \param state der Zustand von LED (0:Aus, sonst: Ein)
 * 
 * \return void
 */
static void setErr1State(uint8_t state){
	switch(state){
    105e:	88 23       	and	r24, r24
    1060:	19 f0       	breq	.+6      	; 0x1068 <setErr1State+0xa>
    1062:	81 30       	cpi	r24, 0x01	; 1
    1064:	39 f0       	breq	.+14     	; 0x1074 <setErr1State+0x16>
    1066:	0c c0       	rjmp	.+24     	; 0x1080 <setErr1State+0x22>
		case OFF:
			PORTD.OUT &= ~(1<<ERR1);
    1068:	e0 e6       	ldi	r30, 0x60	; 96
    106a:	f4 e0       	ldi	r31, 0x04	; 4
    106c:	84 81       	ldd	r24, Z+4	; 0x04
    106e:	8e 7f       	andi	r24, 0xFE	; 254
    1070:	84 83       	std	Z+4, r24	; 0x04
			break;
    1072:	08 95       	ret
		case ON:
			PORTD.OUT |= (1<<ERR1);
    1074:	e0 e6       	ldi	r30, 0x60	; 96
    1076:	f4 e0       	ldi	r31, 0x04	; 4
    1078:	84 81       	ldd	r24, Z+4	; 0x04
    107a:	81 60       	ori	r24, 0x01	; 1
    107c:	84 83       	std	Z+4, r24	; 0x04
			break;
    107e:	08 95       	ret
		default:
			PORTD.OUT &= ~(1<<ERR1);
    1080:	e0 e6       	ldi	r30, 0x60	; 96
    1082:	f4 e0       	ldi	r31, 0x04	; 4
    1084:	84 81       	ldd	r24, Z+4	; 0x04
    1086:	8e 7f       	andi	r24, 0xFE	; 254
    1088:	84 83       	std	Z+4, r24	; 0x04
    108a:	08 95       	ret

0000108c <__vector_default>:
#define ON 1
#define OFF 0
#define INPUT_DISABLE 0x04

//verhindern Reset bei falschen Interrupt
EMPTY_INTERRUPT(BADISR_vect)
    108c:	18 95       	reti

0000108e <stringCmp>:
 * \param str2_p der Zeiger zur zweiten Zeichenfolge
 * \param lenStr2 die Länge der zweiten Zeichenfolge
 * 
 * \return uint8_t 1: gleich, 0:ungleich
 */
uint8_t stringCmp(uint8_t* str1_p, uint16_t lenStr1, uint8_t* str2_p, uint16_t lenStr2){
    108e:	cf 93       	push	r28
    1090:	df 93       	push	r29
    1092:	dc 01       	movw	r26, r24
    1094:	ea 01       	movw	r28, r20
	uint8_t result = 1;
	if (lenStr1==lenStr2){
    1096:	62 17       	cp	r22, r18
    1098:	73 07       	cpc	r23, r19
    109a:	79 f0       	breq	.+30     	; 0x10ba <stringCmp+0x2c>
				result = 0;
				break;
			}
		}
	} else{
		result = 0;
    109c:	80 e0       	ldi	r24, 0x00	; 0
    109e:	15 c0       	rjmp	.+42     	; 0x10ca <stringCmp+0x3c>
 */
uint8_t stringCmp(uint8_t* str1_p, uint16_t lenStr1, uint8_t* str2_p, uint16_t lenStr2){
	uint8_t result = 1;
	if (lenStr1==lenStr2){
		for (uint16_t i = 0; i<lenStr1; i++){
			if (str1_p[i]!=str2_p[i]){
    10a0:	fd 01       	movw	r30, r26
    10a2:	e2 0f       	add	r30, r18
    10a4:	f3 1f       	adc	r31, r19
    10a6:	50 81       	ld	r21, Z
    10a8:	fe 01       	movw	r30, r28
    10aa:	e2 0f       	add	r30, r18
    10ac:	f3 1f       	adc	r31, r19
    10ae:	90 81       	ld	r25, Z
    10b0:	59 13       	cpse	r21, r25
    10b2:	0a c0       	rjmp	.+20     	; 0x10c8 <stringCmp+0x3a>
 * \return uint8_t 1: gleich, 0:ungleich
 */
uint8_t stringCmp(uint8_t* str1_p, uint16_t lenStr1, uint8_t* str2_p, uint16_t lenStr2){
	uint8_t result = 1;
	if (lenStr1==lenStr2){
		for (uint16_t i = 0; i<lenStr1; i++){
    10b4:	2f 5f       	subi	r18, 0xFF	; 255
    10b6:	3f 4f       	sbci	r19, 0xFF	; 255
    10b8:	02 c0       	rjmp	.+4      	; 0x10be <stringCmp+0x30>
    10ba:	20 e0       	ldi	r18, 0x00	; 0
    10bc:	30 e0       	ldi	r19, 0x00	; 0
    10be:	26 17       	cp	r18, r22
    10c0:	37 07       	cpc	r19, r23
    10c2:	70 f3       	brcs	.-36     	; 0x10a0 <stringCmp+0x12>
 * \param lenStr2 die Länge der zweiten Zeichenfolge
 * 
 * \return uint8_t 1: gleich, 0:ungleich
 */
uint8_t stringCmp(uint8_t* str1_p, uint16_t lenStr1, uint8_t* str2_p, uint16_t lenStr2){
	uint8_t result = 1;
    10c4:	81 e0       	ldi	r24, 0x01	; 1
    10c6:	01 c0       	rjmp	.+2      	; 0x10ca <stringCmp+0x3c>
	if (lenStr1==lenStr2){
		for (uint16_t i = 0; i<lenStr1; i++){
			if (str1_p[i]!=str2_p[i]){
				result = 0;
    10c8:	80 e0       	ldi	r24, 0x00	; 0
		}
	} else{
		result = 0;
	}
	return result;
}
    10ca:	df 91       	pop	r29
    10cc:	cf 91       	pop	r28
    10ce:	08 95       	ret

000010d0 <main>:

int main(void)
{
    10d0:	cf 93       	push	r28
    10d2:	df 93       	push	r29
    10d4:	cd b7       	in	r28, 0x3d	; 61
    10d6:	de b7       	in	r29, 0x3e	; 62
    10d8:	cb 51       	subi	r28, 0x1B	; 27
    10da:	d2 40       	sbci	r29, 0x02	; 2
    10dc:	cd bf       	out	0x3d, r28	; 61
    10de:	de bf       	out	0x3e, r29	; 62
	/************************************************************************/
	/* Initialisierung aller notwendigen Module                                                                     */
	/************************************************************************/
	//Systemclock init
	uint8_t prescalerClk=1;
	init_Core_CLK(INTERN_CLK,prescalerClk);
    10e0:	61 e0       	ldi	r22, 0x01	; 1
    10e2:	81 e0       	ldi	r24, 0x01	; 1
    10e4:	0e 94 22 01 	call	0x244	; 0x244 <init_Core_CLK>
	//Stopuhr init
	uint8_t timerResolutionUs = 1;
	uint16_t timerPrescaler = 1024;
	timerInit(timerResolutionUs,timerPrescaler);
    10e8:	60 e0       	ldi	r22, 0x00	; 0
    10ea:	74 e0       	ldi	r23, 0x04	; 4
    10ec:	81 e0       	ldi	r24, 0x01	; 1
    10ee:	0e 94 14 09 	call	0x1228	; 0x1228 <timerInit>
	//IO-Pin für Fehleranzeige Init
	
	ioInit();
    10f2:	0e 94 26 08 	call	0x104c	; 0x104c <ioInit>
	//Benutzereinheit init
	usartConfig_t config= {
    10f6:	8b e0       	ldi	r24, 0x0B	; 11
    10f8:	e3 ed       	ldi	r30, 0xD3	; 211
    10fa:	f1 e6       	ldi	r31, 0x61	; 97
    10fc:	de 01       	movw	r26, r28
    10fe:	11 96       	adiw	r26, 0x01	; 1
    1100:	01 90       	ld	r0, Z+
    1102:	0d 92       	st	X+, r0
    1104:	8a 95       	dec	r24
    1106:	e1 f7       	brne	.-8      	; 0x1100 <main+0x30>
		.sync = false,
		.mpcm = false,
		.address = 0,
		.portMux = PORTMUX_USARTx_DEFAULT_gc,
	};
	initUserUnit(config);
    1108:	e9 80       	ldd	r14, Y+1	; 0x01
    110a:	fa 80       	ldd	r15, Y+2	; 0x02
    110c:	0b 81       	ldd	r16, Y+3	; 0x03
    110e:	1c 81       	ldd	r17, Y+4	; 0x04
    1110:	2d 81       	ldd	r18, Y+5	; 0x05
    1112:	3e 81       	ldd	r19, Y+6	; 0x06
    1114:	4f 81       	ldd	r20, Y+7	; 0x07
    1116:	58 85       	ldd	r21, Y+8	; 0x08
    1118:	69 85       	ldd	r22, Y+9	; 0x09
    111a:	7a 85       	ldd	r23, Y+10	; 0x0a
    111c:	8b 85       	ldd	r24, Y+11	; 0x0b
    111e:	0e 94 e0 0b 	call	0x17c0	; 0x17c0 <initUserUnit>
	setErr1State(OFF);
    1122:	80 e0       	ldi	r24, 0x00	; 0
    1124:	0e 94 2f 08 	call	0x105e	; 0x105e <setErr1State>
	//User-Unit and Slave API Handler Init
	usvMonitorHandler_t handler;
	initDev(&handler,usartDataRx,usartDataTx,waitCycle,0xD5);
    1128:	05 ed       	ldi	r16, 0xD5	; 213
    112a:	2b eb       	ldi	r18, 0xBB	; 187
    112c:	39 e0       	ldi	r19, 0x09	; 9
    112e:	48 e1       	ldi	r20, 0x18	; 24
    1130:	5b e0       	ldi	r21, 0x0B	; 11
    1132:	61 e9       	ldi	r22, 0x91	; 145
    1134:	7b e0       	ldi	r23, 0x0B	; 11
    1136:	ce 01       	movw	r24, r28
    1138:	0c 96       	adiw	r24, 0x0c	; 12
    113a:	0e 94 5b 0c 	call	0x18b6	; 0x18b6 <initDev>
	sei();//globales Interrupt aktiviert
    113e:	78 94       	sei

#ifdef LED_ERR1_TEST
	setErr1State(ON);
#endif	
	
	volatile uint8_t error1 = NO_ERROR;
    1140:	1c 8a       	std	Y+20, r1	; 0x14
	const uint8_t add = 1;
	uint16_t reg = 0;
	uint8_t rxLen = 0;
	volatile uint8_t output[500] = {0};
    1142:	fe 01       	movw	r30, r28
    1144:	75 96       	adiw	r30, 0x15	; 21
    1146:	84 ef       	ldi	r24, 0xF4	; 244
    1148:	91 e0       	ldi	r25, 0x01	; 1
    114a:	df 01       	movw	r26, r30
    114c:	9c 01       	movw	r18, r24
    114e:	1d 92       	st	X+, r1
    1150:	21 50       	subi	r18, 0x01	; 1
    1152:	30 40       	sbci	r19, 0x00	; 0
    1154:	e1 f7       	brne	.-8      	; 0x114e <main+0x7e>
	}
#endif

#ifdef WRITE_AND_READ_MULTI_REGISTER
	//Multiregister schreiben und lesen
	volatile uint8_t input2[] = {0,1,2,3,4,5,6,7,8,9,10,11,12,14,15,16,17,18,19};
    1156:	83 e1       	ldi	r24, 0x13	; 19
    1158:	ee ed       	ldi	r30, 0xDE	; 222
    115a:	f1 e6       	ldi	r31, 0x61	; 97
    115c:	de 01       	movw	r26, r28
    115e:	a7 5f       	subi	r26, 0xF7	; 247
    1160:	bd 4f       	sbci	r27, 0xFD	; 253
    1162:	01 90       	ld	r0, Z+
    1164:	0d 92       	st	X+, r0
    1166:	8a 95       	dec	r24
    1168:	e1 f7       	brne	.-8      	; 0x1162 <main+0x92>
	
	reg = REF_DRV_CTRL_REF_A_ADD;
	rxLen = 20;
	error1 = setMultiregister(add,reg,&handler,(uint8_t*)input2, rxLen);
    116a:	04 e1       	ldi	r16, 0x14	; 20
    116c:	10 e0       	ldi	r17, 0x00	; 0
    116e:	9e 01       	movw	r18, r28
    1170:	27 5f       	subi	r18, 0xF7	; 247
    1172:	3d 4f       	sbci	r19, 0xFD	; 253
    1174:	ae 01       	movw	r20, r28
    1176:	44 5f       	subi	r20, 0xF4	; 244
    1178:	5f 4f       	sbci	r21, 0xFF	; 255
    117a:	60 e0       	ldi	r22, 0x00	; 0
    117c:	71 e0       	ldi	r23, 0x01	; 1
    117e:	81 e0       	ldi	r24, 0x01	; 1
    1180:	0e 94 1d 0e 	call	0x1c3a	; 0x1c3a <setMultiregister>
    1184:	8c 8b       	std	Y+20, r24	; 0x14
	if (error1!=NO_ERROR){
    1186:	8c 89       	ldd	r24, Y+20	; 0x14
    1188:	88 23       	and	r24, r24
    118a:	21 f0       	breq	.+8      	; 0x1194 <main+0xc4>
		setErr1State(ON);
    118c:	81 e0       	ldi	r24, 0x01	; 1
    118e:	0e 94 2f 08 	call	0x105e	; 0x105e <setErr1State>
    1192:	03 c0       	rjmp	.+6      	; 0x119a <main+0xca>
	} else {
		setErr1State(OFF);
    1194:	80 e0       	ldi	r24, 0x00	; 0
    1196:	0e 94 2f 08 	call	0x105e	; 0x105e <setErr1State>
	}
	error1 = getMultiregister(add,reg,&handler,(uint8_t*)output, rxLen);
    119a:	04 e1       	ldi	r16, 0x14	; 20
    119c:	10 e0       	ldi	r17, 0x00	; 0
    119e:	9e 01       	movw	r18, r28
    11a0:	2b 5e       	subi	r18, 0xEB	; 235
    11a2:	3f 4f       	sbci	r19, 0xFF	; 255
    11a4:	ae 01       	movw	r20, r28
    11a6:	44 5f       	subi	r20, 0xF4	; 244
    11a8:	5f 4f       	sbci	r21, 0xFF	; 255
    11aa:	60 e0       	ldi	r22, 0x00	; 0
    11ac:	71 e0       	ldi	r23, 0x01	; 1
    11ae:	81 e0       	ldi	r24, 0x01	; 1
    11b0:	0e 94 79 0c 	call	0x18f2	; 0x18f2 <getMultiregister>
    11b4:	8c 8b       	std	Y+20, r24	; 0x14
	if (error1!=NO_ERROR){
    11b6:	8c 89       	ldd	r24, Y+20	; 0x14
    11b8:	88 23       	and	r24, r24
    11ba:	21 f0       	breq	.+8      	; 0x11c4 <main+0xf4>
		setErr1State(ON);
    11bc:	81 e0       	ldi	r24, 0x01	; 1
    11be:	0e 94 2f 08 	call	0x105e	; 0x105e <setErr1State>
    11c2:	03 c0       	rjmp	.+6      	; 0x11ca <main+0xfa>
	} else {
		setErr1State(OFF);
    11c4:	80 e0       	ldi	r24, 0x00	; 0
    11c6:	0e 94 2f 08 	call	0x105e	; 0x105e <setErr1State>
	}
	
	error1 = stringCmp((uint8_t*)input2,rxLen,(uint8_t*)output,rxLen);
    11ca:	24 e1       	ldi	r18, 0x14	; 20
    11cc:	30 e0       	ldi	r19, 0x00	; 0
    11ce:	ae 01       	movw	r20, r28
    11d0:	4b 5e       	subi	r20, 0xEB	; 235
    11d2:	5f 4f       	sbci	r21, 0xFF	; 255
    11d4:	64 e1       	ldi	r22, 0x14	; 20
    11d6:	70 e0       	ldi	r23, 0x00	; 0
    11d8:	ce 01       	movw	r24, r28
    11da:	87 5f       	subi	r24, 0xF7	; 247
    11dc:	9d 4f       	sbci	r25, 0xFD	; 253
    11de:	0e 94 47 08 	call	0x108e	; 0x108e <stringCmp>
    11e2:	8c 8b       	std	Y+20, r24	; 0x14
	if (error1==0){
    11e4:	8c 89       	ldd	r24, Y+20	; 0x14
    11e6:	81 11       	cpse	r24, r1
    11e8:	04 c0       	rjmp	.+8      	; 0x11f2 <main+0x122>
		setErr1State(ON);
    11ea:	81 e0       	ldi	r24, 0x01	; 1
    11ec:	0e 94 2f 08 	call	0x105e	; 0x105e <setErr1State>
    11f0:	03 c0       	rjmp	.+6      	; 0x11f8 <main+0x128>
	} else {
		setErr1State(OFF);
    11f2:	80 e0       	ldi	r24, 0x00	; 0
    11f4:	0e 94 2f 08 	call	0x105e	; 0x105e <setErr1State>
    11f8:	ff cf       	rjmp	.-2      	; 0x11f8 <main+0x128>

000011fa <resetAllGenerator>:
		counter[i].lock = 1;
		counter[i].value = us/objTCA.resolutionUs + (us%objTCA.resolutionUs)?1:0;
		objTCA.adr->SINGLE.INTCTRL |= (1<<0);//Overflow-Interrupt wird wieder aktiviert 
		while (counter[i].value);
	}
}
    11fa:	80 e0       	ldi	r24, 0x00	; 0
    11fc:	12 c0       	rjmp	.+36     	; 0x1222 <resetAllGenerator+0x28>
    11fe:	e8 2f       	mov	r30, r24
    1200:	f0 e0       	ldi	r31, 0x00	; 0
    1202:	ee 0f       	add	r30, r30
    1204:	ff 1f       	adc	r31, r31
    1206:	ee 0f       	add	r30, r30
    1208:	ff 1f       	adc	r31, r31
    120a:	e4 52       	subi	r30, 0x24	; 36
    120c:	f4 4d       	sbci	r31, 0xD4	; 212
    120e:	10 82       	st	Z, r1
    1210:	11 82       	std	Z+1, r1	; 0x01
    1212:	12 82       	std	Z+2, r1	; 0x02
    1214:	93 81       	ldd	r25, Z+3	; 0x03
    1216:	90 78       	andi	r25, 0x80	; 128
    1218:	93 83       	std	Z+3, r25	; 0x03
    121a:	93 81       	ldd	r25, Z+3	; 0x03
    121c:	9f 77       	andi	r25, 0x7F	; 127
    121e:	93 83       	std	Z+3, r25	; 0x03
    1220:	8f 5f       	subi	r24, 0xFF	; 255
    1222:	8a 30       	cpi	r24, 0x0A	; 10
    1224:	60 f3       	brcs	.-40     	; 0x11fe <resetAllGenerator+0x4>
    1226:	08 95       	ret

00001228 <timerInit>:
    1228:	ef 92       	push	r14
    122a:	ff 92       	push	r15
    122c:	0f 93       	push	r16
    122e:	1f 93       	push	r17
    1230:	cf 93       	push	r28
    1232:	c8 2f       	mov	r28, r24
    1234:	8b 01       	movw	r16, r22
    1236:	e0 91 d8 28 	lds	r30, 0x28D8	; 0x8028d8 <objTCA>
    123a:	f0 91 d9 28 	lds	r31, 0x28D9	; 0x8028d9 <objTCA+0x1>
    123e:	82 85       	ldd	r24, Z+10	; 0x0a
    1240:	8e 7f       	andi	r24, 0xFE	; 254
    1242:	82 87       	std	Z+10, r24	; 0x0a
    1244:	0e 94 fd 08 	call	0x11fa	; 0x11fa <resetAllGenerator>
    1248:	01 15       	cp	r16, r1
    124a:	11 05       	cpc	r17, r1
    124c:	b9 f0       	breq	.+46     	; 0x127c <timerInit+0x54>
    124e:	03 30       	cpi	r16, 0x03	; 3
    1250:	11 05       	cpc	r17, r1
    1252:	b9 f0       	breq	.+46     	; 0x1282 <timerInit+0x5a>
    1254:	c8 01       	movw	r24, r16
    1256:	05 97       	sbiw	r24, 0x05	; 5
    1258:	83 30       	cpi	r24, 0x03	; 3
    125a:	91 05       	cpc	r25, r1
    125c:	a8 f0       	brcs	.+42     	; 0x1288 <timerInit+0x60>
    125e:	04 97       	sbiw	r24, 0x04	; 4
    1260:	87 30       	cpi	r24, 0x07	; 7
    1262:	91 05       	cpc	r25, r1
    1264:	a0 f0       	brcs	.+40     	; 0x128e <timerInit+0x66>
    1266:	08 97       	sbiw	r24, 0x08	; 8
    1268:	8f 97       	sbiw	r24, 0x2f	; 47
    126a:	a0 f0       	brcs	.+40     	; 0x1294 <timerInit+0x6c>
    126c:	01 54       	subi	r16, 0x41	; 65
    126e:	11 09       	sbc	r17, r1
    1270:	0f 3b       	cpi	r16, 0xBF	; 191
    1272:	11 05       	cpc	r17, r1
    1274:	90 f4       	brcc	.+36     	; 0x129a <timerInit+0x72>
    1276:	20 e0       	ldi	r18, 0x00	; 0
    1278:	31 e0       	ldi	r19, 0x01	; 1
    127a:	11 c0       	rjmp	.+34     	; 0x129e <timerInit+0x76>
    127c:	21 e0       	ldi	r18, 0x01	; 1
    127e:	30 e0       	ldi	r19, 0x00	; 0
    1280:	0e c0       	rjmp	.+28     	; 0x129e <timerInit+0x76>
    1282:	24 e0       	ldi	r18, 0x04	; 4
    1284:	30 e0       	ldi	r19, 0x00	; 0
    1286:	0b c0       	rjmp	.+22     	; 0x129e <timerInit+0x76>
    1288:	28 e0       	ldi	r18, 0x08	; 8
    128a:	30 e0       	ldi	r19, 0x00	; 0
    128c:	08 c0       	rjmp	.+16     	; 0x129e <timerInit+0x76>
    128e:	20 e1       	ldi	r18, 0x10	; 16
    1290:	30 e0       	ldi	r19, 0x00	; 0
    1292:	05 c0       	rjmp	.+10     	; 0x129e <timerInit+0x76>
    1294:	20 e4       	ldi	r18, 0x40	; 64
    1296:	30 e0       	ldi	r19, 0x00	; 0
    1298:	02 c0       	rjmp	.+4      	; 0x129e <timerInit+0x76>
    129a:	20 e0       	ldi	r18, 0x00	; 0
    129c:	34 e0       	ldi	r19, 0x04	; 4
    129e:	28 30       	cpi	r18, 0x08	; 8
    12a0:	31 05       	cpc	r19, r1
    12a2:	11 f1       	breq	.+68     	; 0x12e8 <timerInit+0xc0>
    12a4:	50 f4       	brcc	.+20     	; 0x12ba <timerInit+0x92>
    12a6:	22 30       	cpi	r18, 0x02	; 2
    12a8:	31 05       	cpc	r19, r1
    12aa:	d1 f0       	breq	.+52     	; 0x12e0 <timerInit+0xb8>
    12ac:	24 30       	cpi	r18, 0x04	; 4
    12ae:	31 05       	cpc	r19, r1
    12b0:	c9 f0       	breq	.+50     	; 0x12e4 <timerInit+0xbc>
    12b2:	21 30       	cpi	r18, 0x01	; 1
    12b4:	31 05       	cpc	r19, r1
    12b6:	11 f5       	brne	.+68     	; 0x12fc <timerInit+0xd4>
    12b8:	11 c0       	rjmp	.+34     	; 0x12dc <timerInit+0xb4>
    12ba:	20 34       	cpi	r18, 0x40	; 64
    12bc:	31 05       	cpc	r19, r1
    12be:	c1 f0       	breq	.+48     	; 0x12f0 <timerInit+0xc8>
    12c0:	20 f4       	brcc	.+8      	; 0x12ca <timerInit+0xa2>
    12c2:	20 31       	cpi	r18, 0x10	; 16
    12c4:	31 05       	cpc	r19, r1
    12c6:	91 f0       	breq	.+36     	; 0x12ec <timerInit+0xc4>
    12c8:	19 c0       	rjmp	.+50     	; 0x12fc <timerInit+0xd4>
    12ca:	21 15       	cp	r18, r1
    12cc:	81 e0       	ldi	r24, 0x01	; 1
    12ce:	38 07       	cpc	r19, r24
    12d0:	89 f0       	breq	.+34     	; 0x12f4 <timerInit+0xcc>
    12d2:	21 15       	cp	r18, r1
    12d4:	84 e0       	ldi	r24, 0x04	; 4
    12d6:	38 07       	cpc	r19, r24
    12d8:	79 f0       	breq	.+30     	; 0x12f8 <timerInit+0xd0>
    12da:	10 c0       	rjmp	.+32     	; 0x12fc <timerInit+0xd4>
    12dc:	10 e0       	ldi	r17, 0x00	; 0
    12de:	0f c0       	rjmp	.+30     	; 0x12fe <timerInit+0xd6>
    12e0:	12 e0       	ldi	r17, 0x02	; 2
    12e2:	0d c0       	rjmp	.+26     	; 0x12fe <timerInit+0xd6>
    12e4:	14 e0       	ldi	r17, 0x04	; 4
    12e6:	0b c0       	rjmp	.+22     	; 0x12fe <timerInit+0xd6>
    12e8:	16 e0       	ldi	r17, 0x06	; 6
    12ea:	09 c0       	rjmp	.+18     	; 0x12fe <timerInit+0xd6>
    12ec:	18 e0       	ldi	r17, 0x08	; 8
    12ee:	07 c0       	rjmp	.+14     	; 0x12fe <timerInit+0xd6>
    12f0:	1a e0       	ldi	r17, 0x0A	; 10
    12f2:	05 c0       	rjmp	.+10     	; 0x12fe <timerInit+0xd6>
    12f4:	1c e0       	ldi	r17, 0x0C	; 12
    12f6:	03 c0       	rjmp	.+6      	; 0x12fe <timerInit+0xd6>
    12f8:	1e e0       	ldi	r17, 0x0E	; 14
    12fa:	01 c0       	rjmp	.+2      	; 0x12fe <timerInit+0xd6>
    12fc:	10 e0       	ldi	r17, 0x00	; 0
    12fe:	11 60       	ori	r17, 0x01	; 1
    1300:	c0 93 db 28 	sts	0x28DB, r28	; 0x8028db <objTCA+0x3>
    1304:	60 91 bc 2b 	lds	r22, 0x2BBC	; 0x802bbc <__data_end>
    1308:	70 91 bd 2b 	lds	r23, 0x2BBD	; 0x802bbd <__data_end+0x1>
    130c:	80 91 be 2b 	lds	r24, 0x2BBE	; 0x802bbe <__data_end+0x2>
    1310:	90 91 bf 2b 	lds	r25, 0x2BBF	; 0x802bbf <__data_end+0x3>
    1314:	40 e0       	ldi	r20, 0x00	; 0
    1316:	50 e0       	ldi	r21, 0x00	; 0
    1318:	0e 94 72 0f 	call	0x1ee4	; 0x1ee4 <__udivmodsi4>
    131c:	ec 2f       	mov	r30, r28
    131e:	f0 e0       	ldi	r31, 0x00	; 0
    1320:	e2 9f       	mul	r30, r18
    1322:	70 01       	movw	r14, r0
    1324:	e3 9f       	mul	r30, r19
    1326:	f0 0c       	add	r15, r0
    1328:	f2 9f       	mul	r31, r18
    132a:	f0 0c       	add	r15, r0
    132c:	11 24       	eor	r1, r1
    132e:	21 e0       	ldi	r18, 0x01	; 1
    1330:	67 2b       	or	r22, r23
    1332:	68 2b       	or	r22, r24
    1334:	69 2b       	or	r22, r25
    1336:	09 f4       	brne	.+2      	; 0x133a <timerInit+0x112>
    1338:	20 e0       	ldi	r18, 0x00	; 0
    133a:	e8 ed       	ldi	r30, 0xD8	; 216
    133c:	f8 e2       	ldi	r31, 0x28	; 40
    133e:	a0 81       	ld	r26, Z
    1340:	b1 81       	ldd	r27, Z+1	; 0x01
    1342:	c7 01       	movw	r24, r14
    1344:	82 0f       	add	r24, r18
    1346:	91 1d       	adc	r25, r1
    1348:	96 96       	adiw	r26, 0x26	; 38
    134a:	8d 93       	st	X+, r24
    134c:	9c 93       	st	X, r25
    134e:	97 97       	sbiw	r26, 0x27	; 39
    1350:	aa ed       	ldi	r26, 0xDA	; 218
    1352:	b8 e2       	ldi	r27, 0x28	; 40
    1354:	8c 91       	ld	r24, X
    1356:	81 60       	ori	r24, 0x01	; 1
    1358:	8c 93       	st	X, r24
    135a:	a0 81       	ld	r26, Z
    135c:	b1 81       	ldd	r27, Z+1	; 0x01
    135e:	1c 93       	st	X, r17
    1360:	01 90       	ld	r0, Z+
    1362:	f0 81       	ld	r31, Z
    1364:	e0 2d       	mov	r30, r0
    1366:	81 e0       	ldi	r24, 0x01	; 1
    1368:	82 87       	std	Z+10, r24	; 0x0a
    136a:	cf 91       	pop	r28
    136c:	1f 91       	pop	r17
    136e:	0f 91       	pop	r16
    1370:	ff 90       	pop	r15
    1372:	ef 90       	pop	r14
    1374:	08 95       	ret

00001376 <waitCycle>:
 *
 * \param cycle die erwünschte Verzögerungszeit in Zyklen
 * 
 * \return void
 */
void waitCycle(uint32_t cycle){
    1376:	0f 93       	push	r16
    1378:	1f 93       	push	r17
    137a:	8b 01       	movw	r16, r22
    137c:	9c 01       	movw	r18, r24
	for (uint32_t i = 0; i<cycle*5;i++);
    137e:	40 e0       	ldi	r20, 0x00	; 0
    1380:	50 e0       	ldi	r21, 0x00	; 0
    1382:	ba 01       	movw	r22, r20
    1384:	04 c0       	rjmp	.+8      	; 0x138e <waitCycle+0x18>
    1386:	4f 5f       	subi	r20, 0xFF	; 255
    1388:	5f 4f       	sbci	r21, 0xFF	; 255
    138a:	6f 4f       	sbci	r22, 0xFF	; 255
    138c:	7f 4f       	sbci	r23, 0xFF	; 255
    138e:	d9 01       	movw	r26, r18
    1390:	c8 01       	movw	r24, r16
    1392:	88 0f       	add	r24, r24
    1394:	99 1f       	adc	r25, r25
    1396:	aa 1f       	adc	r26, r26
    1398:	bb 1f       	adc	r27, r27
    139a:	88 0f       	add	r24, r24
    139c:	99 1f       	adc	r25, r25
    139e:	aa 1f       	adc	r26, r26
    13a0:	bb 1f       	adc	r27, r27
    13a2:	80 0f       	add	r24, r16
    13a4:	91 1f       	adc	r25, r17
    13a6:	a2 1f       	adc	r26, r18
    13a8:	b3 1f       	adc	r27, r19
    13aa:	48 17       	cp	r20, r24
    13ac:	59 07       	cpc	r21, r25
    13ae:	6a 07       	cpc	r22, r26
    13b0:	7b 07       	cpc	r23, r27
    13b2:	48 f3       	brcs	.-46     	; 0x1386 <waitCycle+0x10>
}
    13b4:	1f 91       	pop	r17
    13b6:	0f 91       	pop	r16
    13b8:	08 95       	ret

000013ba <__vector_7>:
/**
 * \brief Interrupt-Service-Routine für Overflow-Interrupt von TCA0
 * \detailed beim Stopuhr: Nach einer Zeit von resolutionUs wird der Wert vom Counter dekrementiert
 *  bis zum 0.
 */
ISR(TCA0_OVF_vect){
    13ba:	1f 92       	push	r1
    13bc:	0f 92       	push	r0
    13be:	0f b6       	in	r0, 0x3f	; 63
    13c0:	0f 92       	push	r0
    13c2:	11 24       	eor	r1, r1
    13c4:	2f 93       	push	r18
    13c6:	3f 93       	push	r19
    13c8:	4f 93       	push	r20
    13ca:	8f 93       	push	r24
    13cc:	9f 93       	push	r25
    13ce:	af 93       	push	r26
    13d0:	bf 93       	push	r27
    13d2:	ef 93       	push	r30
    13d4:	ff 93       	push	r31
	uint8_t loopMax = NO_OF_SUBTIMER;
	for (int i = 0; i<loopMax;i++){
    13d6:	20 e0       	ldi	r18, 0x00	; 0
    13d8:	30 e0       	ldi	r19, 0x00	; 0
    13da:	42 c0       	rjmp	.+132    	; 0x1460 <__vector_7+0xa6>
		if (counter[i].lock){
    13dc:	f9 01       	movw	r30, r18
    13de:	ee 0f       	add	r30, r30
    13e0:	ff 1f       	adc	r31, r31
    13e2:	ee 0f       	add	r30, r30
    13e4:	ff 1f       	adc	r31, r31
    13e6:	e1 52       	subi	r30, 0x21	; 33
    13e8:	f4 4d       	sbci	r31, 0xD4	; 212
    13ea:	80 81       	ld	r24, Z
    13ec:	88 23       	and	r24, r24
    13ee:	d4 f4       	brge	.+52     	; 0x1424 <__vector_7+0x6a>
				counter[i].value--;
    13f0:	f9 01       	movw	r30, r18
    13f2:	ee 0f       	add	r30, r30
    13f4:	ff 1f       	adc	r31, r31
    13f6:	ee 0f       	add	r30, r30
    13f8:	ff 1f       	adc	r31, r31
    13fa:	e4 52       	subi	r30, 0x24	; 36
    13fc:	f4 4d       	sbci	r31, 0xD4	; 212
    13fe:	80 81       	ld	r24, Z
    1400:	91 81       	ldd	r25, Z+1	; 0x01
    1402:	a2 81       	ldd	r26, Z+2	; 0x02
    1404:	43 81       	ldd	r20, Z+3	; 0x03
    1406:	b4 2f       	mov	r27, r20
    1408:	bf 77       	andi	r27, 0x7F	; 127
    140a:	01 97       	sbiw	r24, 0x01	; 1
    140c:	a1 09       	sbc	r26, r1
    140e:	b0 48       	sbci	r27, 0x80	; 128
    1410:	bf 77       	andi	r27, 0x7F	; 127
    1412:	80 83       	st	Z, r24
    1414:	91 83       	std	Z+1, r25	; 0x01
    1416:	a2 83       	std	Z+2, r26	; 0x02
    1418:	9b 2f       	mov	r25, r27
    141a:	9f 77       	andi	r25, 0x7F	; 127
    141c:	83 81       	ldd	r24, Z+3	; 0x03
    141e:	80 78       	andi	r24, 0x80	; 128
    1420:	89 2b       	or	r24, r25
    1422:	83 83       	std	Z+3, r24	; 0x03
		}
		if (!counter[i].value){
    1424:	f9 01       	movw	r30, r18
    1426:	ee 0f       	add	r30, r30
    1428:	ff 1f       	adc	r31, r31
    142a:	ee 0f       	add	r30, r30
    142c:	ff 1f       	adc	r31, r31
    142e:	e4 52       	subi	r30, 0x24	; 36
    1430:	f4 4d       	sbci	r31, 0xD4	; 212
    1432:	80 81       	ld	r24, Z
    1434:	91 81       	ldd	r25, Z+1	; 0x01
    1436:	a2 81       	ldd	r26, Z+2	; 0x02
    1438:	43 81       	ldd	r20, Z+3	; 0x03
    143a:	b4 2f       	mov	r27, r20
    143c:	bf 77       	andi	r27, 0x7F	; 127
    143e:	89 2b       	or	r24, r25
    1440:	8a 2b       	or	r24, r26
    1442:	8b 2b       	or	r24, r27
    1444:	59 f4       	brne	.+22     	; 0x145c <__vector_7+0xa2>
    1446:	f9 01       	movw	r30, r18
    1448:	ff 27       	eor	r31, r31
 * \param i die Position des Zählers im Array
 * 
 * \return void
 */
static inline void unlockGenerator(uint8_t i){
	counter[i].lock = 0;
    144a:	ee 0f       	add	r30, r30
    144c:	ff 1f       	adc	r31, r31
    144e:	ee 0f       	add	r30, r30
    1450:	ff 1f       	adc	r31, r31
    1452:	e4 52       	subi	r30, 0x24	; 36
    1454:	f4 4d       	sbci	r31, 0xD4	; 212
    1456:	83 81       	ldd	r24, Z+3	; 0x03
    1458:	8f 77       	andi	r24, 0x7F	; 127
    145a:	83 83       	std	Z+3, r24	; 0x03
 * \detailed beim Stopuhr: Nach einer Zeit von resolutionUs wird der Wert vom Counter dekrementiert
 *  bis zum 0.
 */
ISR(TCA0_OVF_vect){
	uint8_t loopMax = NO_OF_SUBTIMER;
	for (int i = 0; i<loopMax;i++){
    145c:	2f 5f       	subi	r18, 0xFF	; 255
    145e:	3f 4f       	sbci	r19, 0xFF	; 255
    1460:	2a 30       	cpi	r18, 0x0A	; 10
    1462:	31 05       	cpc	r19, r1
    1464:	0c f4       	brge	.+2      	; 0x1468 <__vector_7+0xae>
    1466:	ba cf       	rjmp	.-140    	; 0x13dc <__vector_7+0x22>
		}
		if (!counter[i].value){
			unlockGenerator(i);
		}
	}
	objTCA.adr->SINGLE.INTFLAGS |=  TCA_SINGLE_OVF_bm;//Loeschen von Interrupt-Flag
    1468:	e0 91 d8 28 	lds	r30, 0x28D8	; 0x8028d8 <objTCA>
    146c:	f0 91 d9 28 	lds	r31, 0x28D9	; 0x8028d9 <objTCA+0x1>
    1470:	83 85       	ldd	r24, Z+11	; 0x0b
    1472:	81 60       	ori	r24, 0x01	; 1
    1474:	83 87       	std	Z+11, r24	; 0x0b
}
    1476:	ff 91       	pop	r31
    1478:	ef 91       	pop	r30
    147a:	bf 91       	pop	r27
    147c:	af 91       	pop	r26
    147e:	9f 91       	pop	r25
    1480:	8f 91       	pop	r24
    1482:	4f 91       	pop	r20
    1484:	3f 91       	pop	r19
    1486:	2f 91       	pop	r18
    1488:	0f 90       	pop	r0
    148a:	0f be       	out	0x3f, r0	; 63
    148c:	0f 90       	pop	r0
    148e:	1f 90       	pop	r1
    1490:	18 95       	reti

00001492 <usartCallbackTx>:
 * \param max_length die max. frei Plätze in USART-FIFO
 * 
 * \return bool immer true, da es bisher nicht weiter betrachtet wird
 */
static bool usartCallbackTx(uint8_t* adress, uint8_t* data[], uint8_t* length, uint8_t max_length){
	if (uu.txObj.toTxByte == 0){//Wenn keine Daten mehr zu senden
    1492:	80 91 b3 2b 	lds	r24, 0x2BB3	; 0x802bb3 <uu+0x2d7>
    1496:	81 11       	cpse	r24, r1
    1498:	0a c0       	rjmp	.+20     	; 0x14ae <usartCallbackTx+0x1c>
		uu.statusObj.send = 0;
    149a:	ea eb       	ldi	r30, 0xBA	; 186
    149c:	fb e2       	ldi	r31, 0x2B	; 43
    149e:	80 81       	ld	r24, Z
    14a0:	87 7f       	andi	r24, 0xF7	; 247
    14a2:	80 83       	st	Z, r24
		uu.txObj.strPtr = 0;//Reset des Zeigers vom Buffer
    14a4:	10 92 b4 2b 	sts	0x2BB4, r1	; 0x802bb4 <uu+0x2d8>
    14a8:	10 92 b5 2b 	sts	0x2BB5, r1	; 0x802bb5 <uu+0x2d9>
    14ac:	27 c0       	rjmp	.+78     	; 0x14fc <usartCallbackTx+0x6a>
	} else{ //sonst weiter ausfüllen die Daten in USART-FIFO
		*data = (uint8_t*)(&(uu.txObj.txBuffer[uu.txObj.strPtr]));
    14ae:	80 91 b4 2b 	lds	r24, 0x2BB4	; 0x802bb4 <uu+0x2d8>
    14b2:	90 91 b5 2b 	lds	r25, 0x2BB5	; 0x802bb5 <uu+0x2d9>
    14b6:	85 5b       	subi	r24, 0xB5	; 181
    14b8:	95 4d       	sbci	r25, 0xD5	; 213
    14ba:	db 01       	movw	r26, r22
    14bc:	8d 93       	st	X+, r24
    14be:	9c 93       	st	X, r25
		//max. Bytes gleich die leere Stelle in FIFO
		if (uu.txObj.toTxByte<max_length){
    14c0:	80 91 b3 2b 	lds	r24, 0x2BB3	; 0x802bb3 <uu+0x2d7>
    14c4:	82 17       	cp	r24, r18
    14c6:	58 f4       	brcc	.+22     	; 0x14de <usartCallbackTx+0x4c>
			*length = (uu.txObj.toTxByte);
    14c8:	e3 eb       	ldi	r30, 0xB3	; 179
    14ca:	fb e2       	ldi	r31, 0x2B	; 43
    14cc:	80 81       	ld	r24, Z
    14ce:	da 01       	movw	r26, r20
    14d0:	8c 93       	st	X, r24
			uu.txObj.toTxByte = 0;
    14d2:	10 82       	st	Z, r1
			uu.txObj.strPtr = 0;
    14d4:	10 92 b4 2b 	sts	0x2BB4, r1	; 0x802bb4 <uu+0x2d8>
    14d8:	10 92 b5 2b 	sts	0x2BB5, r1	; 0x802bb5 <uu+0x2d9>
    14dc:	0f c0       	rjmp	.+30     	; 0x14fc <usartCallbackTx+0x6a>
		} else{
			*length = max_length;
    14de:	fa 01       	movw	r30, r20
    14e0:	20 83       	st	Z, r18
			uu.txObj.toTxByte -= max_length;
    14e2:	e3 eb       	ldi	r30, 0xB3	; 179
    14e4:	fb e2       	ldi	r31, 0x2B	; 43
    14e6:	80 81       	ld	r24, Z
    14e8:	82 1b       	sub	r24, r18
    14ea:	80 83       	st	Z, r24
			uu.txObj.strPtr += max_length;
    14ec:	e4 eb       	ldi	r30, 0xB4	; 180
    14ee:	fb e2       	ldi	r31, 0x2B	; 43
    14f0:	80 81       	ld	r24, Z
    14f2:	91 81       	ldd	r25, Z+1	; 0x01
    14f4:	82 0f       	add	r24, r18
    14f6:	91 1d       	adc	r25, r1
    14f8:	80 83       	st	Z, r24
    14fa:	91 83       	std	Z+1, r25	; 0x01
		}
	}
	return true;
}
    14fc:	81 e0       	ldi	r24, 0x01	; 1
    14fe:	08 95       	ret

00001500 <waitWithBreak>:
 * \param obj die zu überwachende Variable
 * \param desiredValue der erwünschte Wert
 * 
 * \return uint8_t 0: kein Fehler, die Variable den Wert rechtzeitig erreicht, sonst: nicht
 */
static uint8_t waitWithBreak(uint64_t cycles, uint8_t* obj, uint8_t desiredValue){
    1500:	2f 92       	push	r2
    1502:	3f 92       	push	r3
    1504:	4f 92       	push	r4
    1506:	5f 92       	push	r5
    1508:	6f 92       	push	r6
    150a:	7f 92       	push	r7
    150c:	8f 92       	push	r8
    150e:	9f 92       	push	r9
    1510:	af 92       	push	r10
    1512:	bf 92       	push	r11
    1514:	cf 92       	push	r12
    1516:	df 92       	push	r13
    1518:	ef 92       	push	r14
    151a:	ff 92       	push	r15
    151c:	0f 93       	push	r16
    151e:	1f 93       	push	r17
    1520:	cf 93       	push	r28
    1522:	df 93       	push	r29
    1524:	cd b7       	in	r28, 0x3d	; 61
    1526:	de b7       	in	r29, 0x3e	; 62
    1528:	29 97       	sbiw	r28, 0x09	; 9
    152a:	cd bf       	out	0x3d, r28	; 61
    152c:	de bf       	out	0x3e, r29	; 62
    152e:	32 2e       	mov	r3, r18
    1530:	43 2e       	mov	r4, r19
    1532:	54 2e       	mov	r5, r20
    1534:	65 2e       	mov	r6, r21
    1536:	76 2e       	mov	r7, r22
    1538:	7b 83       	std	Y+3, r23	; 0x03
    153a:	8c 83       	std	Y+4, r24	; 0x04
    153c:	9d 83       	std	Y+5, r25	; 0x05
    153e:	09 83       	std	Y+1, r16	; 0x01
    1540:	1a 83       	std	Y+2, r17	; 0x02
    1542:	8e 2c       	mov	r8, r14
	uint8_t result = NO_ERROR;
	//Betrachtet den Wert von obj in einer bestimmten Zeit (in Anzahl der Schleife)
	for (uint64_t i = 0; i<cycles;i++){
    1544:	1f 82       	std	Y+7, r1	; 0x07
    1546:	1e 82       	std	Y+6, r1	; 0x06
    1548:	b0 e0       	ldi	r27, 0x00	; 0
    154a:	a0 e0       	ldi	r26, 0x00	; 0
    154c:	f0 e0       	ldi	r31, 0x00	; 0
    154e:	e0 e0       	ldi	r30, 0x00	; 0
    1550:	21 2c       	mov	r2, r1
    1552:	91 2c       	mov	r9, r1
    1554:	f8 87       	std	Y+8, r31	; 0x08
    1556:	e9 87       	std	Y+9, r30	; 0x09
    1558:	18 c0       	rjmp	.+48     	; 0x158a <waitWithBreak+0x8a>
		if ((*obj)==desiredValue){
    155a:	e9 81       	ldd	r30, Y+1	; 0x01
    155c:	fa 81       	ldd	r31, Y+2	; 0x02
    155e:	80 81       	ld	r24, Z
    1560:	88 15       	cp	r24, r8
    1562:	31 f1       	breq	.+76     	; 0x15b0 <waitWithBreak+0xb0>
 * \return uint8_t 0: kein Fehler, die Variable den Wert rechtzeitig erreicht, sonst: nicht
 */
static uint8_t waitWithBreak(uint64_t cycles, uint8_t* obj, uint8_t desiredValue){
	uint8_t result = NO_ERROR;
	//Betrachtet den Wert von obj in einer bestimmten Zeit (in Anzahl der Schleife)
	for (uint64_t i = 0; i<cycles;i++){
    1564:	2f 81       	ldd	r18, Y+7	; 0x07
    1566:	3e 81       	ldd	r19, Y+6	; 0x06
    1568:	4b 2f       	mov	r20, r27
    156a:	5a 2f       	mov	r21, r26
    156c:	68 85       	ldd	r22, Y+8	; 0x08
    156e:	79 85       	ldd	r23, Y+9	; 0x09
    1570:	82 2d       	mov	r24, r2
    1572:	99 2d       	mov	r25, r9
    1574:	a1 e0       	ldi	r26, 0x01	; 1
    1576:	0e 94 9a 0f 	call	0x1f34	; 0x1f34 <__adddi3_s8>
    157a:	2f 83       	std	Y+7, r18	; 0x07
    157c:	3e 83       	std	Y+6, r19	; 0x06
    157e:	b4 2f       	mov	r27, r20
    1580:	a5 2f       	mov	r26, r21
    1582:	68 87       	std	Y+8, r22	; 0x08
    1584:	79 87       	std	Y+9, r23	; 0x09
    1586:	28 2e       	mov	r2, r24
    1588:	99 2e       	mov	r9, r25
    158a:	2f 81       	ldd	r18, Y+7	; 0x07
    158c:	3e 81       	ldd	r19, Y+6	; 0x06
    158e:	4b 2f       	mov	r20, r27
    1590:	5a 2f       	mov	r21, r26
    1592:	68 85       	ldd	r22, Y+8	; 0x08
    1594:	79 85       	ldd	r23, Y+9	; 0x09
    1596:	82 2d       	mov	r24, r2
    1598:	99 2d       	mov	r25, r9
    159a:	a3 2c       	mov	r10, r3
    159c:	b4 2c       	mov	r11, r4
    159e:	c5 2c       	mov	r12, r5
    15a0:	d6 2c       	mov	r13, r6
    15a2:	e7 2c       	mov	r14, r7
    15a4:	fb 80       	ldd	r15, Y+3	; 0x03
    15a6:	0c 81       	ldd	r16, Y+4	; 0x04
    15a8:	1d 81       	ldd	r17, Y+5	; 0x05
    15aa:	0e 94 a6 0f 	call	0x1f4c	; 0x1f4c <__cmpdi2>
    15ae:	a8 f2       	brcs	.-86     	; 0x155a <waitWithBreak+0x5a>
		if ((*obj)==desiredValue){
			break;
		}
	}
	//Wird es nach der Zeit den Wert nicht erreicht, dann Fehler zurückgegeben
	if((*obj)!=desiredValue){
    15b0:	e9 81       	ldd	r30, Y+1	; 0x01
    15b2:	fa 81       	ldd	r31, Y+2	; 0x02
    15b4:	80 81       	ld	r24, Z
    15b6:	88 12       	cpse	r8, r24
    15b8:	02 c0       	rjmp	.+4      	; 0x15be <waitWithBreak+0xbe>
 * \param desiredValue der erwünschte Wert
 * 
 * \return uint8_t 0: kein Fehler, die Variable den Wert rechtzeitig erreicht, sonst: nicht
 */
static uint8_t waitWithBreak(uint64_t cycles, uint8_t* obj, uint8_t desiredValue){
	uint8_t result = NO_ERROR;
    15ba:	80 e0       	ldi	r24, 0x00	; 0
    15bc:	01 c0       	rjmp	.+2      	; 0x15c0 <waitWithBreak+0xc0>
			break;
		}
	}
	//Wird es nach der Zeit den Wert nicht erreicht, dann Fehler zurückgegeben
	if((*obj)!=desiredValue){
		result = TIME_OUT;
    15be:	87 e0       	ldi	r24, 0x07	; 7
	}
	return result;
}
    15c0:	29 96       	adiw	r28, 0x09	; 9
    15c2:	cd bf       	out	0x3d, r28	; 61
    15c4:	de bf       	out	0x3e, r29	; 62
    15c6:	df 91       	pop	r29
    15c8:	cf 91       	pop	r28
    15ca:	1f 91       	pop	r17
    15cc:	0f 91       	pop	r16
    15ce:	ff 90       	pop	r15
    15d0:	ef 90       	pop	r14
    15d2:	df 90       	pop	r13
    15d4:	cf 90       	pop	r12
    15d6:	bf 90       	pop	r11
    15d8:	af 90       	pop	r10
    15da:	9f 90       	pop	r9
    15dc:	8f 90       	pop	r8
    15de:	7f 90       	pop	r7
    15e0:	6f 90       	pop	r6
    15e2:	5f 90       	pop	r5
    15e4:	4f 90       	pop	r4
    15e6:	3f 90       	pop	r3
    15e8:	2f 90       	pop	r2
    15ea:	08 95       	ret

000015ec <usartCallbackRx>:
 * \param data Zeiger zum Datenblock, in dem die Daten aus USART-FIFO gespeichert werden
 * \param length die Länge des obergenannten Datenblockes
 * 
 * \return bool immer true, da es bisher nicht weiter betrachtet wird
 */
static bool usartCallbackRx(uint8_t adress, uint8_t data[], uint8_t length){
    15ec:	0f 93       	push	r16
    15ee:	1f 93       	push	r17
    15f0:	cf 93       	push	r28
    15f2:	df 93       	push	r29
	//Empfangen der Daten in USART-FIFO und Kopieren in das Zwischenbuffer
	uu.rxObj.toRxByte -= length;
    15f4:	e4 e4       	ldi	r30, 0x44	; 68
    15f6:	fa e2       	ldi	r31, 0x2A	; 42
    15f8:	80 81       	ld	r24, Z
    15fa:	84 1b       	sub	r24, r20
    15fc:	80 83       	st	Z, r24
	memcpy((uint8_t*)&(uu.rxObj.rxBuffer[uu.rxObj.strPtr]),data,length);
    15fe:	c4 2f       	mov	r28, r20
    1600:	d0 e0       	ldi	r29, 0x00	; 0
    1602:	05 e4       	ldi	r16, 0x45	; 69
    1604:	1a e2       	ldi	r17, 0x2A	; 42
    1606:	f8 01       	movw	r30, r16
    1608:	80 81       	ld	r24, Z
    160a:	91 81       	ldd	r25, Z+1	; 0x01
    160c:	ae 01       	movw	r20, r28
    160e:	84 52       	subi	r24, 0x24	; 36
    1610:	97 4d       	sbci	r25, 0xD7	; 215
    1612:	0e 94 d0 10 	call	0x21a0	; 0x21a0 <memcpy>
	uu.rxObj.strPtr += length;
    1616:	f8 01       	movw	r30, r16
    1618:	40 81       	ld	r20, Z
    161a:	51 81       	ldd	r21, Z+1	; 0x01
    161c:	c4 0f       	add	r28, r20
    161e:	d5 1f       	adc	r29, r21
    1620:	c0 83       	st	Z, r28
    1622:	d1 83       	std	Z+1, r29	; 0x01
	return true;
}
    1624:	81 e0       	ldi	r24, 0x01	; 1
    1626:	df 91       	pop	r29
    1628:	cf 91       	pop	r28
    162a:	1f 91       	pop	r17
    162c:	0f 91       	pop	r16
    162e:	08 95       	ret

00001630 <usartDataTx>:
 * \param data die Zeiger zum Datenblock
 * \param length die Länge des Datenblocks
 * 
 * \return uint8_t 0: keinen Fehler, sonst: Fehler
 */
uint8_t usartDataTx(uint8_t* data, uint16_t length){
    1630:	ef 92       	push	r14
    1632:	0f 93       	push	r16
    1634:	1f 93       	push	r17
    1636:	cf 93       	push	r28
    1638:	df 93       	push	r29
    163a:	ac 01       	movw	r20, r24
	uint8_t result = NO_ERROR;
	if(length>uu.txObj.txLenMax){
    163c:	20 91 b6 2b 	lds	r18, 0x2BB6	; 0x802bb6 <uu+0x2da>
    1640:	30 91 b7 2b 	lds	r19, 0x2BB7	; 0x802bb7 <uu+0x2db>
    1644:	26 17       	cp	r18, r22
    1646:	37 07       	cpc	r19, r23
    1648:	08 f4       	brcc	.+2      	; 0x164c <usartDataTx+0x1c>
    164a:	60 c0       	rjmp	.+192    	; 0x170c <usartDataTx+0xdc>
		result = DATA_INVALID;
	} else if (data==NULL){
    164c:	89 2b       	or	r24, r25
    164e:	09 f4       	brne	.+2      	; 0x1652 <usartDataTx+0x22>
    1650:	5f c0       	rjmp	.+190    	; 0x1710 <usartDataTx+0xe0>
		result = NULL_POINTER;
	} else if (!uu.statusObj.initState){
    1652:	80 91 ba 2b 	lds	r24, 0x2BBA	; 0x802bba <uu+0x2de>
    1656:	82 ff       	sbrs	r24, 2
    1658:	5d c0       	rjmp	.+186    	; 0x1714 <usartDataTx+0xe4>
		result = NO_INIT;
	} else{
		while(uu.txObj.toTxByte!=0);
    165a:	90 91 b3 2b 	lds	r25, 0x2BB3	; 0x802bb3 <uu+0x2d7>
    165e:	91 11       	cpse	r25, r1
    1660:	fc cf       	rjmp	.-8      	; 0x165a <usartDataTx+0x2a>
    1662:	eb 01       	movw	r28, r22
    1664:	ba 01       	movw	r22, r20
		uu.statusObj.send = 1;
    1666:	ea eb       	ldi	r30, 0xBA	; 186
    1668:	fb e2       	ldi	r31, 0x2B	; 43
    166a:	80 81       	ld	r24, Z
    166c:	88 60       	ori	r24, 0x08	; 8
    166e:	80 83       	st	Z, r24
		uu.txObj.toTxByte = length;
    1670:	c0 93 b3 2b 	sts	0x2BB3, r28	; 0x802bb3 <uu+0x2d7>
		memcpy((uint8_t*)uu.txObj.txBuffer,data,length);
    1674:	ae 01       	movw	r20, r28
    1676:	8b e4       	ldi	r24, 0x4B	; 75
    1678:	9a e2       	ldi	r25, 0x2A	; 42
    167a:	0e 94 d0 10 	call	0x21a0	; 0x21a0 <memcpy>
		if (length<=uu.txObj.usartFIFOMax){
    167e:	20 91 b8 2b 	lds	r18, 0x2BB8	; 0x802bb8 <uu+0x2dc>
    1682:	30 91 b9 2b 	lds	r19, 0x2BB9	; 0x802bb9 <uu+0x2dd>
    1686:	2c 17       	cp	r18, r28
    1688:	3d 07       	cpc	r19, r29
    168a:	a0 f0       	brcs	.+40     	; 0x16b4 <usartDataTx+0x84>
			uu.txObj.toTxByte = 0;
    168c:	10 92 b3 2b 	sts	0x2BB3, r1	; 0x802bb3 <uu+0x2d7>
			uu.txObj.strPtr += length;
    1690:	e4 eb       	ldi	r30, 0xB4	; 180
    1692:	fb e2       	ldi	r31, 0x2B	; 43
    1694:	80 81       	ld	r24, Z
    1696:	91 81       	ldd	r25, Z+1	; 0x01
    1698:	8c 0f       	add	r24, r28
    169a:	9d 1f       	adc	r25, r29
    169c:	80 83       	st	Z, r24
    169e:	91 83       	std	Z+1, r25	; 0x01
			USART_send_Array(uu.statusObj.usart, 0, (uint8_t*)(uu.txObj.txBuffer), length);
    16a0:	80 91 ba 2b 	lds	r24, 0x2BBA	; 0x802bba <uu+0x2de>
    16a4:	2c 2f       	mov	r18, r28
    16a6:	4b e4       	ldi	r20, 0x4B	; 75
    16a8:	5a e2       	ldi	r21, 0x2A	; 42
    16aa:	60 e0       	ldi	r22, 0x00	; 0
    16ac:	83 70       	andi	r24, 0x03	; 3
    16ae:	0e 94 d0 07 	call	0xfa0	; 0xfa0 <USART_send_Array>
    16b2:	15 c0       	rjmp	.+42     	; 0x16de <usartDataTx+0xae>
		} else{
			uu.txObj.toTxByte -= uu.txObj.usartFIFOMax;
    16b4:	e3 eb       	ldi	r30, 0xB3	; 179
    16b6:	fb e2       	ldi	r31, 0x2B	; 43
    16b8:	80 81       	ld	r24, Z
    16ba:	82 1b       	sub	r24, r18
    16bc:	80 83       	st	Z, r24
			uu.txObj.strPtr += uu.txObj.usartFIFOMax;
    16be:	e4 eb       	ldi	r30, 0xB4	; 180
    16c0:	fb e2       	ldi	r31, 0x2B	; 43
    16c2:	80 81       	ld	r24, Z
    16c4:	91 81       	ldd	r25, Z+1	; 0x01
    16c6:	82 0f       	add	r24, r18
    16c8:	93 1f       	adc	r25, r19
    16ca:	80 83       	st	Z, r24
    16cc:	91 83       	std	Z+1, r25	; 0x01
			USART_send_Array(uu.statusObj.usart, 0, (uint8_t*)(uu.txObj.txBuffer), uu.txObj.usartFIFOMax);
    16ce:	80 91 ba 2b 	lds	r24, 0x2BBA	; 0x802bba <uu+0x2de>
    16d2:	4b e4       	ldi	r20, 0x4B	; 75
    16d4:	5a e2       	ldi	r21, 0x2A	; 42
    16d6:	60 e0       	ldi	r22, 0x00	; 0
    16d8:	83 70       	andi	r24, 0x03	; 3
    16da:	0e 94 d0 07 	call	0xfa0	; 0xfa0 <USART_send_Array>
		}
		result = waitWithBreak(BYTE_RECEIVE_TIME_US*length*5000,(uint8_t*)&(uu.txObj.toTxByte),0);
    16de:	20 e2       	ldi	r18, 0x20	; 32
    16e0:	31 ea       	ldi	r19, 0xA1	; 161
    16e2:	c2 9f       	mul	r28, r18
    16e4:	c0 01       	movw	r24, r0
    16e6:	c3 9f       	mul	r28, r19
    16e8:	90 0d       	add	r25, r0
    16ea:	d2 9f       	mul	r29, r18
    16ec:	90 0d       	add	r25, r0
    16ee:	11 24       	eor	r1, r1
    16f0:	e1 2c       	mov	r14, r1
    16f2:	03 eb       	ldi	r16, 0xB3	; 179
    16f4:	1b e2       	ldi	r17, 0x2B	; 43
    16f6:	28 2f       	mov	r18, r24
    16f8:	39 2f       	mov	r19, r25
    16fa:	40 e0       	ldi	r20, 0x00	; 0
    16fc:	50 e0       	ldi	r21, 0x00	; 0
    16fe:	60 e0       	ldi	r22, 0x00	; 0
    1700:	70 e0       	ldi	r23, 0x00	; 0
    1702:	80 e0       	ldi	r24, 0x00	; 0
    1704:	90 e0       	ldi	r25, 0x00	; 0
    1706:	0e 94 80 0a 	call	0x1500	; 0x1500 <waitWithBreak>
    170a:	05 c0       	rjmp	.+10     	; 0x1716 <usartDataTx+0xe6>
 * \return uint8_t 0: keinen Fehler, sonst: Fehler
 */
uint8_t usartDataTx(uint8_t* data, uint16_t length){
	uint8_t result = NO_ERROR;
	if(length>uu.txObj.txLenMax){
		result = DATA_INVALID;
    170c:	84 e0       	ldi	r24, 0x04	; 4
    170e:	03 c0       	rjmp	.+6      	; 0x1716 <usartDataTx+0xe6>
	} else if (data==NULL){
		result = NULL_POINTER;
    1710:	81 e0       	ldi	r24, 0x01	; 1
    1712:	01 c0       	rjmp	.+2      	; 0x1716 <usartDataTx+0xe6>
	} else if (!uu.statusObj.initState){
		result = NO_INIT;
    1714:	86 e0       	ldi	r24, 0x06	; 6
			USART_send_Array(uu.statusObj.usart, 0, (uint8_t*)(uu.txObj.txBuffer), uu.txObj.usartFIFOMax);
		}
		result = waitWithBreak(BYTE_RECEIVE_TIME_US*length*5000,(uint8_t*)&(uu.txObj.toTxByte),0);
	}
	return result;
}
    1716:	df 91       	pop	r29
    1718:	cf 91       	pop	r28
    171a:	1f 91       	pop	r17
    171c:	0f 91       	pop	r16
    171e:	ef 90       	pop	r14
    1720:	08 95       	ret

00001722 <usartDataRx>:
 * \param data der Zeiger zum Speicherbuffer
 * \param length die Länge der Speicherbuffer
 * 
 * \return uint8_t 0: kein Fehler, sonst Fehler
 */
uint8_t usartDataRx(uint8_t* data, uint16_t length){
    1722:	cf 92       	push	r12
    1724:	df 92       	push	r13
    1726:	ef 92       	push	r14
    1728:	0f 93       	push	r16
    172a:	1f 93       	push	r17
    172c:	cf 93       	push	r28
    172e:	df 93       	push	r29
	uint8_t result = NO_ERROR;
	if (data==NULL){
    1730:	00 97       	sbiw	r24, 0x00	; 0
    1732:	c1 f1       	breq	.+112    	; 0x17a4 <usartDataRx+0x82>
		result = NULL_POINTER;
	} else if ((length>(uu.rxObj.rxLenMax))||(length==0)){
    1734:	20 91 47 2a 	lds	r18, 0x2A47	; 0x802a47 <uu+0x16b>
    1738:	30 91 48 2a 	lds	r19, 0x2A48	; 0x802a48 <uu+0x16c>
    173c:	26 17       	cp	r18, r22
    173e:	37 07       	cpc	r19, r23
    1740:	98 f1       	brcs	.+102    	; 0x17a8 <usartDataRx+0x86>
    1742:	61 15       	cp	r22, r1
    1744:	71 05       	cpc	r23, r1
    1746:	91 f1       	breq	.+100    	; 0x17ac <usartDataRx+0x8a>
    1748:	eb 01       	movw	r28, r22
    174a:	6c 01       	movw	r12, r24
		result = DATA_INVALID;
	} else{
		uint8_t usartNo = uu.statusObj.usart;
    174c:	80 91 ba 2b 	lds	r24, 0x2BBA	; 0x802bba <uu+0x2de>
		uu.rxObj.toRxByte = length;
    1750:	60 93 44 2a 	sts	0x2A44, r22	; 0x802a44 <uu+0x168>
		USART_set_Bytes_to_receive(usartNo,length);
    1754:	6c 2f       	mov	r22, r28
    1756:	83 70       	andi	r24, 0x03	; 3
    1758:	0e 94 20 08 	call	0x1040	; 0x1040 <USART_set_Bytes_to_receive>
		uint8_t checkTimeout = waitWithBreak(BYTE_RECEIVE_TIME_US*length*5000,(uint8_t*)&(uu.rxObj.toRxByte),0);//magic number:Anzahl der Zyklen pro sekunden
    175c:	80 e2       	ldi	r24, 0x20	; 32
    175e:	91 ea       	ldi	r25, 0xA1	; 161
    1760:	c8 9f       	mul	r28, r24
    1762:	a0 01       	movw	r20, r0
    1764:	c9 9f       	mul	r28, r25
    1766:	50 0d       	add	r21, r0
    1768:	d8 9f       	mul	r29, r24
    176a:	50 0d       	add	r21, r0
    176c:	11 24       	eor	r1, r1
    176e:	e1 2c       	mov	r14, r1
    1770:	04 e4       	ldi	r16, 0x44	; 68
    1772:	1a e2       	ldi	r17, 0x2A	; 42
    1774:	24 2f       	mov	r18, r20
    1776:	35 2f       	mov	r19, r21
    1778:	40 e0       	ldi	r20, 0x00	; 0
    177a:	50 e0       	ldi	r21, 0x00	; 0
    177c:	60 e0       	ldi	r22, 0x00	; 0
    177e:	70 e0       	ldi	r23, 0x00	; 0
    1780:	80 e0       	ldi	r24, 0x00	; 0
    1782:	90 e0       	ldi	r25, 0x00	; 0
    1784:	0e 94 80 0a 	call	0x1500	; 0x1500 <waitWithBreak>
    1788:	18 2f       	mov	r17, r24
		if (!checkTimeout){
    178a:	81 11       	cpse	r24, r1
    178c:	06 c0       	rjmp	.+12     	; 0x179a <usartDataRx+0x78>
			memcpy((uint8_t*)data,(uint8_t*)uu.rxObj.rxBuffer,length);
    178e:	ae 01       	movw	r20, r28
    1790:	6c ed       	ldi	r22, 0xDC	; 220
    1792:	78 e2       	ldi	r23, 0x28	; 40
    1794:	c6 01       	movw	r24, r12
    1796:	0e 94 d0 10 	call	0x21a0	; 0x21a0 <memcpy>
		} else{
			result = checkTimeout;
		}
		uu.rxObj.strPtr = 0;
    179a:	10 92 45 2a 	sts	0x2A45, r1	; 0x802a45 <uu+0x169>
    179e:	10 92 46 2a 	sts	0x2A46, r1	; 0x802a46 <uu+0x16a>
    17a2:	05 c0       	rjmp	.+10     	; 0x17ae <usartDataRx+0x8c>
 * \return uint8_t 0: kein Fehler, sonst Fehler
 */
uint8_t usartDataRx(uint8_t* data, uint16_t length){
	uint8_t result = NO_ERROR;
	if (data==NULL){
		result = NULL_POINTER;
    17a4:	11 e0       	ldi	r17, 0x01	; 1
    17a6:	03 c0       	rjmp	.+6      	; 0x17ae <usartDataRx+0x8c>
	} else if ((length>(uu.rxObj.rxLenMax))||(length==0)){
		result = DATA_INVALID;
    17a8:	14 e0       	ldi	r17, 0x04	; 4
    17aa:	01 c0       	rjmp	.+2      	; 0x17ae <usartDataRx+0x8c>
    17ac:	14 e0       	ldi	r17, 0x04	; 4
			result = checkTimeout;
		}
		uu.rxObj.strPtr = 0;
	}
	return result;
}
    17ae:	81 2f       	mov	r24, r17
    17b0:	df 91       	pop	r29
    17b2:	cf 91       	pop	r28
    17b4:	1f 91       	pop	r17
    17b6:	0f 91       	pop	r16
    17b8:	ef 90       	pop	r14
    17ba:	df 90       	pop	r13
    17bc:	cf 90       	pop	r12
    17be:	08 95       	ret

000017c0 <initUserUnit>:
 * 
 * \param config die Struktur mit der Konfigurationsinformation (für USART)
 * 
 * \return uint8_t 0: kein Fehler, sonst: Fehler
 */
uint8_t initUserUnit(usartConfig_t config){
    17c0:	8f 92       	push	r8
    17c2:	af 92       	push	r10
    17c4:	cf 92       	push	r12
    17c6:	ef 92       	push	r14
    17c8:	ff 92       	push	r15
    17ca:	0f 93       	push	r16
    17cc:	1f 93       	push	r17
    17ce:	cf 93       	push	r28
    17d0:	df 93       	push	r29
    17d2:	cd b7       	in	r28, 0x3d	; 61
    17d4:	de b7       	in	r29, 0x3e	; 62
    17d6:	2c 97       	sbiw	r28, 0x0c	; 12
    17d8:	cd bf       	out	0x3d, r28	; 61
    17da:	de bf       	out	0x3e, r29	; 62
    17dc:	9e 2d       	mov	r25, r14
    17de:	ea 82       	std	Y+2, r14	; 0x02
    17e0:	fb 82       	std	Y+3, r15	; 0x03
    17e2:	0c 83       	std	Y+4, r16	; 0x04
    17e4:	1d 83       	std	Y+5, r17	; 0x05
    17e6:	2e 83       	std	Y+6, r18	; 0x06
    17e8:	23 2f       	mov	r18, r19
    17ea:	3f 83       	std	Y+7, r19	; 0x07
    17ec:	04 2f       	mov	r16, r20
    17ee:	48 87       	std	Y+8, r20	; 0x08
    17f0:	e5 2e       	mov	r14, r21
    17f2:	59 87       	std	Y+9, r21	; 0x09
    17f4:	6a 87       	std	Y+10, r22	; 0x0a
    17f6:	7b 87       	std	Y+11, r23	; 0x0b
    17f8:	8c 87       	std	Y+12, r24	; 0x0c
	uint8_t result = NO_ERROR;
	volatile uint8_t usartInit = USART_init(config.usartNo,config.baudrate, config.usartChSize, config.parity, \
									config.stopbit, config.sync, config.mpcm,config.address, config.portMux);
    17fa:	83 70       	andi	r24, 0x03	; 3
    17fc:	61 fb       	bst	r22, 1
    17fe:	aa 24       	eor	r10, r10
    1800:	a0 f8       	bld	r10, 0
    1802:	60 fb       	bst	r22, 0
    1804:	cc 24       	eor	r12, r12
    1806:	c0 f8       	bld	r12, 0
 * 
 * \return uint8_t 0: kein Fehler, sonst: Fehler
 */
uint8_t initUserUnit(usartConfig_t config){
	uint8_t result = NO_ERROR;
	volatile uint8_t usartInit = USART_init(config.usartNo,config.baudrate, config.usartChSize, config.parity, \
    1808:	19 2f       	mov	r17, r25
    180a:	13 70       	andi	r17, 0x03	; 3
    180c:	4b 81       	ldd	r20, Y+3	; 0x03
    180e:	5c 81       	ldd	r21, Y+4	; 0x04
    1810:	6d 81       	ldd	r22, Y+5	; 0x05
    1812:	7e 81       	ldd	r23, Y+6	; 0x06
    1814:	8f 93       	push	r24
    1816:	8b 84       	ldd	r8, Y+11	; 0x0b
    1818:	81 2f       	mov	r24, r17
    181a:	0e 94 67 05 	call	0xace	; 0xace <USART_init>
    181e:	89 83       	std	Y+1, r24	; 0x01
									config.stopbit, config.sync, config.mpcm,config.address, config.portMux);
	uu.statusObj.usart = config.usartNo;
    1820:	ea eb       	ldi	r30, 0xBA	; 186
    1822:	fb e2       	ldi	r31, 0x2B	; 43
    1824:	80 81       	ld	r24, Z
    1826:	8c 7f       	andi	r24, 0xFC	; 252
    1828:	81 2b       	or	r24, r17
    182a:	80 83       	st	Z, r24
	uu.statusObj.initState = (!usartInit)?1:0;
    182c:	89 81       	ldd	r24, Y+1	; 0x01
    182e:	91 e0       	ldi	r25, 0x01	; 1
    1830:	0f 90       	pop	r0
    1832:	81 11       	cpse	r24, r1
    1834:	90 e0       	ldi	r25, 0x00	; 0
    1836:	ea eb       	ldi	r30, 0xBA	; 186
    1838:	fb e2       	ldi	r31, 0x2B	; 43
    183a:	80 81       	ld	r24, Z
    183c:	90 fb       	bst	r25, 0
    183e:	82 f9       	bld	r24, 2
    1840:	80 83       	st	Z, r24
	USART_set_send_Array_callback_fnc(config.usartNo,&usartCallbackTx);
    1842:	69 e4       	ldi	r22, 0x49	; 73
    1844:	7a e0       	ldi	r23, 0x0A	; 10
    1846:	81 2f       	mov	r24, r17
    1848:	0e 94 14 08 	call	0x1028	; 0x1028 <USART_set_send_Array_callback_fnc>
	USART_set_receive_Array_callback_fnc(config.usartNo,&usartCallbackRx);
    184c:	66 ef       	ldi	r22, 0xF6	; 246
    184e:	7a e0       	ldi	r23, 0x0A	; 10
    1850:	81 2f       	mov	r24, r17
    1852:	0e 94 08 08 	call	0x1010	; 0x1010 <USART_set_receive_Array_callback_fnc>
	result = usartInit?NO_ERROR:PROCESS_FAIL;
    1856:	89 81       	ldd	r24, Y+1	; 0x01
    1858:	88 23       	and	r24, r24
    185a:	11 f0       	breq	.+4      	; 0x1860 <__DATA_REGION_LENGTH__+0x60>
    185c:	80 e0       	ldi	r24, 0x00	; 0
    185e:	01 c0       	rjmp	.+2      	; 0x1862 <__DATA_REGION_LENGTH__+0x62>
    1860:	85 e0       	ldi	r24, 0x05	; 5
	return result;
}
    1862:	2c 96       	adiw	r28, 0x0c	; 12
    1864:	cd bf       	out	0x3d, r28	; 61
    1866:	de bf       	out	0x3e, r29	; 62
    1868:	df 91       	pop	r29
    186a:	cf 91       	pop	r28
    186c:	1f 91       	pop	r17
    186e:	0f 91       	pop	r16
    1870:	ff 90       	pop	r15
    1872:	ef 90       	pop	r14
    1874:	cf 90       	pop	r12
    1876:	af 90       	pop	r10
    1878:	8f 90       	pop	r8
    187a:	08 95       	ret

0000187c <crc8Checksum>:
		} else{
			result = DATA_INVALID;
		}
	}
	return result;
}
    187c:	cf 93       	push	r28
    187e:	df 93       	push	r29
    1880:	fc 01       	movw	r30, r24
    1882:	80 e0       	ldi	r24, 0x00	; 0
    1884:	11 c0       	rjmp	.+34     	; 0x18a8 <crc8Checksum+0x2c>
    1886:	ef 01       	movw	r28, r30
    1888:	21 96       	adiw	r28, 0x01	; 1
    188a:	20 81       	ld	r18, Z
    188c:	98 e0       	ldi	r25, 0x08	; 8
    188e:	08 c0       	rjmp	.+16     	; 0x18a0 <crc8Checksum+0x24>
    1890:	38 2f       	mov	r19, r24
    1892:	32 27       	eor	r19, r18
    1894:	88 0f       	add	r24, r24
    1896:	33 23       	and	r19, r19
    1898:	0c f4       	brge	.+2      	; 0x189c <crc8Checksum+0x20>
    189a:	84 27       	eor	r24, r20
    189c:	22 0f       	add	r18, r18
    189e:	91 50       	subi	r25, 0x01	; 1
    18a0:	91 11       	cpse	r25, r1
    18a2:	f6 cf       	rjmp	.-20     	; 0x1890 <crc8Checksum+0x14>
    18a4:	bd 01       	movw	r22, r26
    18a6:	fe 01       	movw	r30, r28
    18a8:	db 01       	movw	r26, r22
    18aa:	11 97       	sbiw	r26, 0x01	; 1
    18ac:	67 2b       	or	r22, r23
    18ae:	59 f7       	brne	.-42     	; 0x1886 <crc8Checksum+0xa>
    18b0:	df 91       	pop	r29
    18b2:	cf 91       	pop	r28
    18b4:	08 95       	ret

000018b6 <initDev>:
    18b6:	0f 93       	push	r16
    18b8:	fc 01       	movw	r30, r24
    18ba:	61 15       	cp	r22, r1
    18bc:	71 05       	cpc	r23, r1
    18be:	91 f0       	breq	.+36     	; 0x18e4 <initDev+0x2e>
    18c0:	41 15       	cp	r20, r1
    18c2:	51 05       	cpc	r21, r1
    18c4:	89 f0       	breq	.+34     	; 0x18e8 <initDev+0x32>
    18c6:	21 15       	cp	r18, r1
    18c8:	31 05       	cpc	r19, r1
    18ca:	81 f0       	breq	.+32     	; 0x18ec <initDev+0x36>
    18cc:	60 83       	st	Z, r22
    18ce:	71 83       	std	Z+1, r23	; 0x01
    18d0:	42 83       	std	Z+2, r20	; 0x02
    18d2:	53 83       	std	Z+3, r21	; 0x03
    18d4:	24 83       	std	Z+4, r18	; 0x04
    18d6:	35 83       	std	Z+5, r19	; 0x05
    18d8:	07 83       	std	Z+7, r16	; 0x07
    18da:	86 81       	ldd	r24, Z+6	; 0x06
    18dc:	81 60       	ori	r24, 0x01	; 1
    18de:	86 83       	std	Z+6, r24	; 0x06
    18e0:	80 e0       	ldi	r24, 0x00	; 0
    18e2:	05 c0       	rjmp	.+10     	; 0x18ee <initDev+0x38>
    18e4:	81 e0       	ldi	r24, 0x01	; 1
    18e6:	03 c0       	rjmp	.+6      	; 0x18ee <initDev+0x38>
    18e8:	81 e0       	ldi	r24, 0x01	; 1
    18ea:	01 c0       	rjmp	.+2      	; 0x18ee <initDev+0x38>
    18ec:	81 e0       	ldi	r24, 0x01	; 1
    18ee:	0f 91       	pop	r16
    18f0:	08 95       	ret

000018f2 <getMultiregister>:
 * \param output_p das Buffer zur Ausgabe
 * \param outputLen die Länge der Ausgabebuffer
 * 
 * \return uint8_t 0: kein Fehler, sonst: Fehler
 */
uint8_t getMultiregister(uint8_t add, uint16_t reg, usvMonitorHandler_t* dev_p, uint8_t* output_p, uint16_t outputLen){
    18f2:	bf 92       	push	r11
    18f4:	cf 92       	push	r12
    18f6:	df 92       	push	r13
    18f8:	ef 92       	push	r14
    18fa:	ff 92       	push	r15
    18fc:	0f 93       	push	r16
    18fe:	1f 93       	push	r17
    1900:	cf 93       	push	r28
    1902:	df 93       	push	r29
    1904:	cd b7       	in	r28, 0x3d	; 61
    1906:	de b7       	in	r29, 0x3e	; 62
    1908:	c0 5a       	subi	r28, 0xA0	; 160
    190a:	d1 40       	sbci	r29, 0x01	; 1
    190c:	cd bf       	out	0x3d, r28	; 61
    190e:	de bf       	out	0x3e, r29	; 62
    1910:	b8 2e       	mov	r11, r24
	//TODO zu optimieren
	uint8_t result = NO_ERROR;
	if((dev_p==NULL)||(output_p==NULL)){
    1912:	41 15       	cp	r20, r1
    1914:	51 05       	cpc	r21, r1
    1916:	09 f4       	brne	.+2      	; 0x191a <getMultiregister+0x28>
    1918:	79 c1       	rjmp	.+754    	; 0x1c0c <getMultiregister+0x31a>
    191a:	21 15       	cp	r18, r1
    191c:	31 05       	cpc	r19, r1
    191e:	09 f4       	brne	.+2      	; 0x1922 <getMultiregister+0x30>
    1920:	77 c1       	rjmp	.+750    	; 0x1c10 <getMultiregister+0x31e>
		result = NULL_POINTER;
	} else if (dev_p->initState==0)
    1922:	da 01       	movw	r26, r20
    1924:	16 96       	adiw	r26, 0x06	; 6
    1926:	9c 91       	ld	r25, X
    1928:	90 ff       	sbrs	r25, 0
    192a:	74 c1       	rjmp	.+744    	; 0x1c14 <getMultiregister+0x322>
    192c:	90 e0       	ldi	r25, 0x00	; 0
    192e:	11 c0       	rjmp	.+34     	; 0x1952 <getMultiregister+0x60>
 */
static inline int8_t searchReg(uint16_t reg){
	int8_t result = -1;
	for (uint8_t i = 0;i<sizeof(regSet)/sizeof(slaveReg_t);i++)
	{
		if (regSet[i].add == reg){
    1930:	e9 2f       	mov	r30, r25
    1932:	f0 e0       	ldi	r31, 0x00	; 0
    1934:	df 01       	movw	r26, r30
    1936:	aa 0f       	add	r26, r26
    1938:	bb 1f       	adc	r27, r27
    193a:	ea 0f       	add	r30, r26
    193c:	fb 1f       	adc	r31, r27
    193e:	e7 50       	subi	r30, 0x07	; 7
    1940:	fe 49       	sbci	r31, 0x9E	; 158
    1942:	81 81       	ldd	r24, Z+1	; 0x01
    1944:	a0 81       	ld	r26, Z
    1946:	b8 2f       	mov	r27, r24
    1948:	bf 70       	andi	r27, 0x0F	; 15
    194a:	6a 17       	cp	r22, r26
    194c:	7b 07       	cpc	r23, r27
    194e:	21 f0       	breq	.+8      	; 0x1958 <getMultiregister+0x66>
 * 
 * \return int8_t -1: kein gefunden, sonst: die Position in der Liste
 */
static inline int8_t searchReg(uint16_t reg){
	int8_t result = -1;
	for (uint8_t i = 0;i<sizeof(regSet)/sizeof(slaveReg_t);i++)
    1950:	9f 5f       	subi	r25, 0xFF	; 255
    1952:	93 31       	cpi	r25, 0x13	; 19
    1954:	68 f3       	brcs	.-38     	; 0x1930 <getMultiregister+0x3e>
 * \param reg die Adresse des Registers
 * 
 * \return int8_t -1: kein gefunden, sonst: die Position in der Liste
 */
static inline int8_t searchReg(uint16_t reg){
	int8_t result = -1;
    1956:	9f ef       	ldi	r25, 0xFF	; 255
 */
static inline int8_t searchEnd(int8_t begin, uint16_t len){
	//TODO noch zu verbessern, weil es viele reservierten Register zwischen zwei definierten Registern gibt
	int8_t result = -1;
	uint8_t endOfList = sizeof(regSet)/sizeof(slaveReg_t);
	int32_t remainLen = (int32_t)len;
    1958:	68 01       	movw	r12, r16
    195a:	e1 2c       	mov	r14, r1
    195c:	f1 2c       	mov	r15, r1
	if(begin!=-1){
    195e:	9f 3f       	cpi	r25, 0xFF	; 255
    1960:	39 f1       	breq	.+78     	; 0x19b0 <getMultiregister+0xbe>
		uint8_t i = 0;
		for (i = begin; i<endOfList;i++){
    1962:	69 2f       	mov	r22, r25
    1964:	22 c0       	rjmp	.+68     	; 0x19aa <getMultiregister+0xb8>
			remainLen -= regSet[i].len;
    1966:	e6 2f       	mov	r30, r22
    1968:	f0 e0       	ldi	r31, 0x00	; 0
    196a:	df 01       	movw	r26, r30
    196c:	aa 0f       	add	r26, r26
    196e:	bb 1f       	adc	r27, r27
    1970:	ea 0f       	add	r30, r26
    1972:	fb 1f       	adc	r31, r27
    1974:	e6 50       	subi	r30, 0x06	; 6
    1976:	fe 49       	sbci	r31, 0x9E	; 158
    1978:	70 81       	ld	r23, Z
    197a:	72 95       	swap	r23
    197c:	7f 70       	andi	r23, 0x0F	; 15
    197e:	e1 81       	ldd	r30, Z+1	; 0x01
    1980:	fe 2f       	mov	r31, r30
    1982:	f2 95       	swap	r31
    1984:	f0 7f       	andi	r31, 0xF0	; 240
    1986:	af 2f       	mov	r26, r31
    1988:	a7 2b       	or	r26, r23
    198a:	e4 fb       	bst	r30, 4
    198c:	bb 27       	eor	r27, r27
    198e:	b0 f9       	bld	r27, 0
    1990:	ca 1a       	sub	r12, r26
    1992:	db 0a       	sbc	r13, r27
    1994:	e1 08       	sbc	r14, r1
    1996:	f1 08       	sbc	r15, r1
			if (remainLen<0){//Wenn die erforderte Länge zwischen 2 Registers liegt, dann nimmt das untere als Ergebnis
    1998:	12 f4       	brpl	.+4      	; 0x199e <getMultiregister+0xac>
				i--;
    199a:	61 50       	subi	r22, 0x01	; 1
    199c:	0a c0       	rjmp	.+20     	; 0x19b2 <getMultiregister+0xc0>
				break;
			} else if (!remainLen){
    199e:	c1 14       	cp	r12, r1
    19a0:	d1 04       	cpc	r13, r1
    19a2:	e1 04       	cpc	r14, r1
    19a4:	f1 04       	cpc	r15, r1
    19a6:	29 f0       	breq	.+10     	; 0x19b2 <getMultiregister+0xc0>
	int8_t result = -1;
	uint8_t endOfList = sizeof(regSet)/sizeof(slaveReg_t);
	int32_t remainLen = (int32_t)len;
	if(begin!=-1){
		uint8_t i = 0;
		for (i = begin; i<endOfList;i++){
    19a8:	6f 5f       	subi	r22, 0xFF	; 255
    19aa:	63 31       	cpi	r22, 0x13	; 19
    19ac:	e0 f2       	brcs	.-72     	; 0x1966 <getMultiregister+0x74>
    19ae:	01 c0       	rjmp	.+2      	; 0x19b2 <getMultiregister+0xc0>
 * 
 * \return int8_t die Position des Registers, das mit der Länge erreicht werden kann, in der Liste
 */
static inline int8_t searchEnd(int8_t begin, uint16_t len){
	//TODO noch zu verbessern, weil es viele reservierten Register zwischen zwei definierten Registern gibt
	int8_t result = -1;
    19b0:	6f ef       	ldi	r22, 0xFF	; 255
	{
		result = HANDLER_NOT_INIT;
	} else{
		int8_t begin = searchReg(reg);
		int8_t end = searchEnd(begin, outputLen);
		if ((begin!=-1)&&(end!=-1)){
    19b2:	9f 3f       	cpi	r25, 0xFF	; 255
    19b4:	09 f4       	brne	.+2      	; 0x19b8 <getMultiregister+0xc6>
    19b6:	30 c1       	rjmp	.+608    	; 0x1c18 <getMultiregister+0x326>
    19b8:	6f 3f       	cpi	r22, 0xFF	; 255
    19ba:	09 f4       	brne	.+2      	; 0x19be <getMultiregister+0xcc>
    19bc:	2f c1       	rjmp	.+606    	; 0x1c1c <getMultiregister+0x32a>
			uint8_t buffer[MAX_SIZE_FRAME] = {0};//Zwischenspeicherbuffer
    19be:	7e 01       	movw	r14, r28
    19c0:	bb e0       	ldi	r27, 0x0B	; 11
    19c2:	eb 0e       	add	r14, r27
    19c4:	f1 1c       	adc	r15, r1
    19c6:	a0 e9       	ldi	r26, 0x90	; 144
    19c8:	b1 e0       	ldi	r27, 0x01	; 1
    19ca:	f7 01       	movw	r30, r14
    19cc:	8d 01       	movw	r16, r26
    19ce:	11 92       	st	Z+, r1
    19d0:	01 50       	subi	r16, 0x01	; 1
    19d2:	10 40       	sbci	r17, 0x00	; 0
    19d4:	e1 f7       	brne	.-8      	; 0x19ce <getMultiregister+0xdc>
	return result;
}

static inline uint16_t getTotalLen(int8_t begin, int8_t end){
	uint16_t result = 0;
	if ((begin>-1)&&(end>=begin)){
    19d6:	99 23       	and	r25, r25
    19d8:	44 f1       	brlt	.+80     	; 0x1a2a <getMultiregister+0x138>
    19da:	69 17       	cp	r22, r25
    19dc:	4c f1       	brlt	.+82     	; 0x1a30 <getMultiregister+0x13e>
		for (int i = begin;i<end+1;i++){
    19de:	a9 2f       	mov	r26, r25
    19e0:	09 2e       	mov	r0, r25
    19e2:	00 0c       	add	r0, r0
    19e4:	bb 0b       	sbc	r27, r27
	}
	return result;
}

static inline uint16_t getTotalLen(int8_t begin, int8_t end){
	uint16_t result = 0;
    19e6:	00 e0       	ldi	r16, 0x00	; 0
    19e8:	10 e0       	ldi	r17, 0x00	; 0
    19ea:	16 c0       	rjmp	.+44     	; 0x1a18 <getMultiregister+0x126>
	if ((begin>-1)&&(end>=begin)){
		for (int i = begin;i<end+1;i++){
			result+=regSet[i].len;
    19ec:	fd 01       	movw	r30, r26
    19ee:	ee 0f       	add	r30, r30
    19f0:	ff 1f       	adc	r31, r31
    19f2:	ea 0f       	add	r30, r26
    19f4:	fb 1f       	adc	r31, r27
    19f6:	e6 50       	subi	r30, 0x06	; 6
    19f8:	fe 49       	sbci	r31, 0x9E	; 158
    19fa:	70 81       	ld	r23, Z
    19fc:	72 95       	swap	r23
    19fe:	7f 70       	andi	r23, 0x0F	; 15
    1a00:	e1 81       	ldd	r30, Z+1	; 0x01
    1a02:	fe 2f       	mov	r31, r30
    1a04:	f2 95       	swap	r31
    1a06:	f0 7f       	andi	r31, 0xF0	; 240
    1a08:	ef 2e       	mov	r14, r31
    1a0a:	e7 2a       	or	r14, r23
    1a0c:	e4 fb       	bst	r30, 4
    1a0e:	ff 24       	eor	r15, r15
    1a10:	f0 f8       	bld	r15, 0
    1a12:	0e 0d       	add	r16, r14
    1a14:	1f 1d       	adc	r17, r15
}

static inline uint16_t getTotalLen(int8_t begin, int8_t end){
	uint16_t result = 0;
	if ((begin>-1)&&(end>=begin)){
		for (int i = begin;i<end+1;i++){
    1a16:	11 96       	adiw	r26, 0x01	; 1
    1a18:	e6 2f       	mov	r30, r22
    1a1a:	06 2e       	mov	r0, r22
    1a1c:	00 0c       	add	r0, r0
    1a1e:	ff 0b       	sbc	r31, r31
    1a20:	31 96       	adiw	r30, 0x01	; 1
    1a22:	ae 17       	cp	r26, r30
    1a24:	bf 07       	cpc	r27, r31
    1a26:	14 f3       	brlt	.-60     	; 0x19ec <getMultiregister+0xfa>
    1a28:	05 c0       	rjmp	.+10     	; 0x1a34 <getMultiregister+0x142>
	}
	return result;
}

static inline uint16_t getTotalLen(int8_t begin, int8_t end){
	uint16_t result = 0;
    1a2a:	00 e0       	ldi	r16, 0x00	; 0
    1a2c:	10 e0       	ldi	r17, 0x00	; 0
    1a2e:	02 c0       	rjmp	.+4      	; 0x1a34 <getMultiregister+0x142>
    1a30:	00 e0       	ldi	r16, 0x00	; 0
    1a32:	10 e0       	ldi	r17, 0x00	; 0
    1a34:	79 01       	movw	r14, r18
    1a36:	6a 01       	movw	r12, r20
    1a38:	1b 2d       	mov	r17, r11
		int8_t end = searchEnd(begin, outputLen);
		if ((begin!=-1)&&(end!=-1)){
			uint8_t buffer[MAX_SIZE_FRAME] = {0};//Zwischenspeicherbuffer
			uint16_t positionPtr = 0;//der Zeiger zur nächsten freien Position, die Länge der nutzbaren Bytes
			outputLen = getTotalLen(begin,end);
			uuaslProtocolHeader_t header = protocolHeaderPrint(add,begin,UUASL_R_REQ);
    1a3a:	89 2f       	mov	r24, r25
    1a3c:	99 0f       	add	r25, r25
    1a3e:	99 0b       	sbc	r25, r25
 * \param rwReq 8 für Schreiben- und 4 für Lesenanforderungen
 * 
 * \return uuaslProtocolHeader_t das vollstängie Header des Protokolls
 */
static inline uuaslProtocolHeader_t protocolHeaderPrint(uint16_t add,uint16_t index,uint8_t rwReq){
	uuaslProtocolHeader_t result = {
    1a40:	25 ea       	ldi	r18, 0xA5	; 165
    1a42:	c5 56       	subi	r28, 0x65	; 101
    1a44:	de 4f       	sbci	r29, 0xFE	; 254
    1a46:	28 83       	st	Y, r18
    1a48:	cb 59       	subi	r28, 0x9B	; 155
    1a4a:	d1 40       	sbci	r29, 0x01	; 1
    1a4c:	c4 56       	subi	r28, 0x64	; 100
    1a4e:	de 4f       	sbci	r29, 0xFE	; 254
    1a50:	b8 82       	st	Y, r11
    1a52:	cc 59       	subi	r28, 0x9C	; 156
    1a54:	d1 40       	sbci	r29, 0x01	; 1
		.start = 0xA5,
		.slaveAdd = add,
		.rwaBytes.value_bf.slaveRegAddL = GET_SLAVE_ADD_LOW_PART(regSet[index].add),
    1a56:	fc 01       	movw	r30, r24
    1a58:	ee 0f       	add	r30, r30
    1a5a:	ff 1f       	adc	r31, r31
    1a5c:	e8 0f       	add	r30, r24
    1a5e:	f9 1f       	adc	r31, r25
    1a60:	df 01       	movw	r26, r30
    1a62:	a7 50       	subi	r26, 0x07	; 7
    1a64:	be 49       	sbci	r27, 0x9E	; 158
    1a66:	9c 91       	ld	r25, X
    1a68:	11 96       	adiw	r26, 0x01	; 1
    1a6a:	8c 91       	ld	r24, X
 * \param rwReq 8 für Schreiben- und 4 für Lesenanforderungen
 * 
 * \return uuaslProtocolHeader_t das vollstängie Header des Protokolls
 */
static inline uuaslProtocolHeader_t protocolHeaderPrint(uint16_t add,uint16_t index,uint8_t rwReq){
	uuaslProtocolHeader_t result = {
    1a6c:	b9 2e       	mov	r11, r25
    1a6e:	c3 56       	subi	r28, 0x63	; 99
    1a70:	de 4f       	sbci	r29, 0xFE	; 254
    1a72:	98 83       	st	Y, r25
    1a74:	cd 59       	subi	r28, 0x9D	; 157
    1a76:	d1 40       	sbci	r29, 0x01	; 1
    1a78:	8f 70       	andi	r24, 0x0F	; 15
    1a7a:	80 64       	ori	r24, 0x40	; 64
    1a7c:	c2 56       	subi	r28, 0x62	; 98
    1a7e:	de 4f       	sbci	r29, 0xFE	; 254
    1a80:	88 83       	st	Y, r24
    1a82:	ce 59       	subi	r28, 0x9E	; 158
    1a84:	d1 40       	sbci	r29, 0x01	; 1
		.start = 0xA5,
		.slaveAdd = add,
		.rwaBytes.value_bf.slaveRegAddL = GET_SLAVE_ADD_LOW_PART(regSet[index].add),
		.rwaBytes.value_bf.slaveRegAddH = GET_SLAVE_ADD_HIGH_PART(regSet[index].add),
		.rwaBytes.value_bf.rw = rwReq,
		.length = regSet[index].len
    1a86:	e6 50       	subi	r30, 0x06	; 6
    1a88:	fe 49       	sbci	r31, 0x9E	; 158
    1a8a:	80 81       	ld	r24, Z
    1a8c:	98 2f       	mov	r25, r24
    1a8e:	92 95       	swap	r25
    1a90:	9f 70       	andi	r25, 0x0F	; 15
    1a92:	81 81       	ldd	r24, Z+1	; 0x01
    1a94:	82 95       	swap	r24
    1a96:	80 7f       	andi	r24, 0xF0	; 240
    1a98:	89 2b       	or	r24, r25
 * \param rwReq 8 für Schreiben- und 4 für Lesenanforderungen
 * 
 * \return uuaslProtocolHeader_t das vollstängie Header des Protokolls
 */
static inline uuaslProtocolHeader_t protocolHeaderPrint(uint16_t add,uint16_t index,uint8_t rwReq){
	uuaslProtocolHeader_t result = {
    1a9a:	c1 56       	subi	r28, 0x61	; 97
    1a9c:	de 4f       	sbci	r29, 0xFE	; 254
    1a9e:	88 83       	st	Y, r24
    1aa0:	cf 59       	subi	r28, 0x9F	; 159
    1aa2:	d1 40       	sbci	r29, 0x01	; 1
		.rwaBytes.value_bf.slaveRegAddL = GET_SLAVE_ADD_LOW_PART(regSet[index].add),
		.rwaBytes.value_bf.slaveRegAddH = GET_SLAVE_ADD_HIGH_PART(regSet[index].add),
		.rwaBytes.value_bf.rw = rwReq,
		.length = regSet[index].len
	};
	return result;
    1aa4:	85 e0       	ldi	r24, 0x05	; 5
    1aa6:	fe 01       	movw	r30, r28
    1aa8:	e5 56       	subi	r30, 0x65	; 101
    1aaa:	fe 4f       	sbci	r31, 0xFE	; 254
    1aac:	de 01       	movw	r26, r28
    1aae:	11 96       	adiw	r26, 0x01	; 1
    1ab0:	01 90       	ld	r0, Z+
    1ab2:	0d 92       	st	X+, r0
    1ab4:	8a 95       	dec	r24
    1ab6:	e1 f7       	brne	.-8      	; 0x1ab0 <getMultiregister+0x1be>
    1ab8:	85 e0       	ldi	r24, 0x05	; 5
    1aba:	fe 01       	movw	r30, r28
    1abc:	31 96       	adiw	r30, 0x01	; 1
    1abe:	de 01       	movw	r26, r28
    1ac0:	16 96       	adiw	r26, 0x06	; 6
    1ac2:	01 90       	ld	r0, Z+
    1ac4:	0d 92       	st	X+, r0
    1ac6:	8a 95       	dec	r24
    1ac8:	e1 f7       	brne	.-8      	; 0x1ac2 <getMultiregister+0x1d0>
		int8_t end = searchEnd(begin, outputLen);
		if ((begin!=-1)&&(end!=-1)){
			uint8_t buffer[MAX_SIZE_FRAME] = {0};//Zwischenspeicherbuffer
			uint16_t positionPtr = 0;//der Zeiger zur nächsten freien Position, die Länge der nutzbaren Bytes
			outputLen = getTotalLen(begin,end);
			uuaslProtocolHeader_t header = protocolHeaderPrint(add,begin,UUASL_R_REQ);
    1aca:	85 e0       	ldi	r24, 0x05	; 5
    1acc:	fe 01       	movw	r30, r28
    1ace:	36 96       	adiw	r30, 0x06	; 6
    1ad0:	de 01       	movw	r26, r28
    1ad2:	a5 56       	subi	r26, 0x65	; 101
    1ad4:	be 4f       	sbci	r27, 0xFE	; 254
    1ad6:	01 90       	ld	r0, Z+
    1ad8:	0d 92       	st	X+, r0
    1ada:	8a 95       	dec	r24
    1adc:	e1 f7       	brne	.-8      	; 0x1ad6 <getMultiregister+0x1e4>
			header.length = 8;//magic number: Bytes vom gesamten Protokoll: 1 für Datenlängenanfrage, 7 für übrigen
    1ade:	88 e0       	ldi	r24, 0x08	; 8
    1ae0:	c1 56       	subi	r28, 0x61	; 97
    1ae2:	de 4f       	sbci	r29, 0xFE	; 254
    1ae4:	88 83       	st	Y, r24
    1ae6:	cf 59       	subi	r28, 0x9F	; 159
    1ae8:	d1 40       	sbci	r29, 0x01	; 1
			positionPtr += sizeof(header)/sizeof(uint8_t);
			memcpy((&buffer[0]),(uint8_t*)&header,positionPtr);
    1aea:	85 e0       	ldi	r24, 0x05	; 5
    1aec:	fe 01       	movw	r30, r28
    1aee:	e5 56       	subi	r30, 0x65	; 101
    1af0:	fe 4f       	sbci	r31, 0xFE	; 254
    1af2:	de 01       	movw	r26, r28
    1af4:	1b 96       	adiw	r26, 0x0b	; 11
    1af6:	01 90       	ld	r0, Z+
    1af8:	0d 92       	st	X+, r0
    1afa:	8a 95       	dec	r24
    1afc:	e1 f7       	brne	.-8      	; 0x1af6 <getMultiregister+0x204>
			uint8_t dataSegLen = outputLen;
    1afe:	c0 56       	subi	r28, 0x60	; 96
    1b00:	de 4f       	sbci	r29, 0xFE	; 254
    1b02:	08 83       	st	Y, r16
    1b04:	c0 5a       	subi	r28, 0xA0	; 160
    1b06:	d1 40       	sbci	r29, 0x01	; 1
			memcpy(&(buffer[positionPtr]),&dataSegLen,1);//magic number: Die Länge von dataSegLen in Byte
    1b08:	08 8b       	std	Y+16, r16	; 0x10
			positionPtr += sizeof(dataSegLen)/sizeof(uint8_t);
			uint8_t checksumCode = crc8Checksum(&dataSegLen,1,dev_p->crc8Polynom);
    1b0a:	da 01       	movw	r26, r20
    1b0c:	17 96       	adiw	r26, 0x07	; 7
    1b0e:	4c 91       	ld	r20, X
    1b10:	61 e0       	ldi	r22, 0x01	; 1
    1b12:	70 e0       	ldi	r23, 0x00	; 0
    1b14:	ce 01       	movw	r24, r28
    1b16:	80 56       	subi	r24, 0x60	; 96
    1b18:	9e 4f       	sbci	r25, 0xFE	; 254
    1b1a:	0e 94 3e 0c 	call	0x187c	; 0x187c <crc8Checksum>
			uint8_t endByte = 0xA6;
			buffer[positionPtr++]=checksumCode;
    1b1e:	89 8b       	std	Y+17, r24	; 0x11
			buffer[positionPtr++]=endByte;
    1b20:	86 ea       	ldi	r24, 0xA6	; 166
    1b22:	8a 8b       	std	Y+18, r24	; 0x12
			(*(dev_p->transmitFunc_p))(buffer,positionPtr);
    1b24:	d6 01       	movw	r26, r12
    1b26:	12 96       	adiw	r26, 0x02	; 2
    1b28:	ed 91       	ld	r30, X+
    1b2a:	fc 91       	ld	r31, X
    1b2c:	13 97       	sbiw	r26, 0x03	; 3
    1b2e:	68 e0       	ldi	r22, 0x08	; 8
    1b30:	70 e0       	ldi	r23, 0x00	; 0
    1b32:	ce 01       	movw	r24, r28
    1b34:	0b 96       	adiw	r24, 0x0b	; 11
    1b36:	09 95       	icall
#if WAIT_FUNCTION_ACTIVE
			(*(dev_p->waitFunc_p))(FACTOR_TO_MICROSEC*CHARS_PER_FRAME*positionPtr*3/BAUDRATE_BAUD/2);//warten
#endif
			positionPtr=1;
			(*(dev_p->receiveFunc_p))(buffer, positionPtr);
    1b38:	d6 01       	movw	r26, r12
    1b3a:	ed 91       	ld	r30, X+
    1b3c:	fc 91       	ld	r31, X
    1b3e:	61 e0       	ldi	r22, 0x01	; 1
    1b40:	70 e0       	ldi	r23, 0x00	; 0
    1b42:	ce 01       	movw	r24, r28
    1b44:	0b 96       	adiw	r24, 0x0b	; 11
    1b46:	09 95       	icall
#if WAIT_FUNCTION_ACTIVE
			(*(dev_p->waitFunc_p))(FACTOR_TO_MICROSEC*CHARS_PER_FRAME*positionPtr*3/BAUDRATE_BAUD/2);//warten
#endif
			if (buffer[0]==0xA2){
    1b48:	8b 85       	ldd	r24, Y+11	; 0x0b
    1b4a:	82 3a       	cpi	r24, 0xA2	; 162
    1b4c:	09 f4       	brne	.+2      	; 0x1b50 <getMultiregister+0x25e>
    1b4e:	54 c0       	rjmp	.+168    	; 0x1bf8 <getMultiregister+0x306>
				result = DATA_INVALID;
			} else if (buffer[0]==0xA5){
    1b50:	85 3a       	cpi	r24, 0xA5	; 165
    1b52:	09 f0       	breq	.+2      	; 0x1b56 <getMultiregister+0x264>
    1b54:	53 c0       	rjmp	.+166    	; 0x1bfc <getMultiregister+0x30a>
				positionPtr=4;
				(*(dev_p->receiveFunc_p))(buffer, positionPtr);
    1b56:	d6 01       	movw	r26, r12
    1b58:	ed 91       	ld	r30, X+
    1b5a:	fc 91       	ld	r31, X
    1b5c:	64 e0       	ldi	r22, 0x04	; 4
    1b5e:	70 e0       	ldi	r23, 0x00	; 0
    1b60:	ce 01       	movw	r24, r28
    1b62:	0b 96       	adiw	r24, 0x0b	; 11
    1b64:	09 95       	icall
#if WAIT_FUNCTION_ACTIVE
				(*(dev_p->waitFunc_p))(FACTOR_TO_MICROSEC*CHARS_PER_FRAME*positionPtr*3/BAUDRATE_BAUD/2);//warten
#endif
				//Checken Protokollrelevante Informationen
				bool checkRxDataInfo = (buffer[0]==add) && \
    1b66:	8b 85       	ldd	r24, Y+11	; 0x0b
								   (buffer[1]==header.rwaBytes.value[0]) && \
    1b68:	18 13       	cpse	r17, r24
    1b6a:	0e c0       	rjmp	.+28     	; 0x1b88 <getMultiregister+0x296>
    1b6c:	8c 85       	ldd	r24, Y+12	; 0x0c
				(*(dev_p->receiveFunc_p))(buffer, positionPtr);
#if WAIT_FUNCTION_ACTIVE
				(*(dev_p->waitFunc_p))(FACTOR_TO_MICROSEC*CHARS_PER_FRAME*positionPtr*3/BAUDRATE_BAUD/2);//warten
#endif
				//Checken Protokollrelevante Informationen
				bool checkRxDataInfo = (buffer[0]==add) && \
    1b6e:	8b 11       	cpse	r24, r11
    1b70:	0d c0       	rjmp	.+26     	; 0x1b8c <getMultiregister+0x29a>
								   (buffer[1]==header.rwaBytes.value[0]) && \
								   ((buffer[2]^header.rwaBytes.value[1])==0x40);
    1b72:	9d 85       	ldd	r25, Y+13	; 0x0d
    1b74:	c2 56       	subi	r28, 0x62	; 98
    1b76:	de 4f       	sbci	r29, 0xFE	; 254
    1b78:	88 81       	ld	r24, Y
    1b7a:	ce 59       	subi	r28, 0x9E	; 158
    1b7c:	d1 40       	sbci	r29, 0x01	; 1
    1b7e:	89 27       	eor	r24, r25
#if WAIT_FUNCTION_ACTIVE
				(*(dev_p->waitFunc_p))(FACTOR_TO_MICROSEC*CHARS_PER_FRAME*positionPtr*3/BAUDRATE_BAUD/2);//warten
#endif
				//Checken Protokollrelevante Informationen
				bool checkRxDataInfo = (buffer[0]==add) && \
								   (buffer[1]==header.rwaBytes.value[0]) && \
    1b80:	80 34       	cpi	r24, 0x40	; 64
    1b82:	31 f0       	breq	.+12     	; 0x1b90 <getMultiregister+0x29e>
    1b84:	80 e0       	ldi	r24, 0x00	; 0
    1b86:	05 c0       	rjmp	.+10     	; 0x1b92 <getMultiregister+0x2a0>
    1b88:	80 e0       	ldi	r24, 0x00	; 0
    1b8a:	03 c0       	rjmp	.+6      	; 0x1b92 <getMultiregister+0x2a0>
    1b8c:	80 e0       	ldi	r24, 0x00	; 0
    1b8e:	01 c0       	rjmp	.+2      	; 0x1b92 <getMultiregister+0x2a0>
    1b90:	81 e0       	ldi	r24, 0x01	; 1
				(*(dev_p->receiveFunc_p))(buffer, positionPtr);
#if WAIT_FUNCTION_ACTIVE
				(*(dev_p->waitFunc_p))(FACTOR_TO_MICROSEC*CHARS_PER_FRAME*positionPtr*3/BAUDRATE_BAUD/2);//warten
#endif
				//Checken Protokollrelevante Informationen
				bool checkRxDataInfo = (buffer[0]==add) && \
    1b92:	81 70       	andi	r24, 0x01	; 1
								   (buffer[1]==header.rwaBytes.value[0]) && \
								   ((buffer[2]^header.rwaBytes.value[1])==0x40);
				if (checkRxDataInfo){
    1b94:	a9 f1       	breq	.+106    	; 0x1c00 <getMultiregister+0x30e>
					positionPtr=buffer[3]-5;//Die Länge vom Header = 5
    1b96:	0e 85       	ldd	r16, Y+14	; 0x0e
    1b98:	10 e0       	ldi	r17, 0x00	; 0
    1b9a:	b8 01       	movw	r22, r16
    1b9c:	65 50       	subi	r22, 0x05	; 5
    1b9e:	71 09       	sbc	r23, r1
					(*(dev_p->receiveFunc_p))(buffer, positionPtr);
    1ba0:	d6 01       	movw	r26, r12
    1ba2:	ed 91       	ld	r30, X+
    1ba4:	fc 91       	ld	r31, X
    1ba6:	ce 01       	movw	r24, r28
    1ba8:	0b 96       	adiw	r24, 0x0b	; 11
    1baa:	09 95       	icall
#if WAIT_FUNCTION_ACTIVE
					(*(dev_p->waitFunc_p))(FACTOR_TO_MICROSEC*CHARS_PER_FRAME*positionPtr*3/BAUDRATE_BAUD/2);//warten
#endif
					bool checkDataBlock = checkRxData(buffer,positionPtr-2,buffer[positionPtr-2],dev_p->crc8Polynom);;
    1bac:	f6 01       	movw	r30, r12
    1bae:	47 81       	ldd	r20, Z+7	; 0x07
    1bb0:	68 01       	movw	r12, r16
    1bb2:	f7 e0       	ldi	r31, 0x07	; 7
    1bb4:	cf 1a       	sub	r12, r31
    1bb6:	d1 08       	sbc	r13, r1
    1bb8:	eb e0       	ldi	r30, 0x0B	; 11
    1bba:	f0 e0       	ldi	r31, 0x00	; 0
    1bbc:	ec 0f       	add	r30, r28
    1bbe:	fd 1f       	adc	r31, r29
    1bc0:	ec 0d       	add	r30, r12
    1bc2:	fd 1d       	adc	r31, r13
    1bc4:	b0 80       	ld	r11, Z
	};	
	return result;
}

static inline bool checkRxData(uint8_t* data,uint16_t dataLen, uint8_t rxChecksumValue, uint8_t crc8Polynom){
	return crc8Checksum(data,dataLen,crc8Polynom)==rxChecksumValue;
    1bc6:	b6 01       	movw	r22, r12
    1bc8:	ce 01       	movw	r24, r28
    1bca:	0b 96       	adiw	r24, 0x0b	; 11
    1bcc:	0e 94 3e 0c 	call	0x187c	; 0x187c <crc8Checksum>
					(*(dev_p->receiveFunc_p))(buffer, positionPtr);
#if WAIT_FUNCTION_ACTIVE
					(*(dev_p->waitFunc_p))(FACTOR_TO_MICROSEC*CHARS_PER_FRAME*positionPtr*3/BAUDRATE_BAUD/2);//warten
#endif
					bool checkDataBlock = checkRxData(buffer,positionPtr-2,buffer[positionPtr-2],dev_p->crc8Polynom);;
					bool checkEndByte = buffer[positionPtr-1]==0xA6;
    1bd0:	f8 01       	movw	r30, r16
    1bd2:	36 97       	sbiw	r30, 0x06	; 6
    1bd4:	0b e0       	ldi	r16, 0x0B	; 11
    1bd6:	10 e0       	ldi	r17, 0x00	; 0
    1bd8:	0c 0f       	add	r16, r28
    1bda:	1d 1f       	adc	r17, r29
    1bdc:	e0 0f       	add	r30, r16
    1bde:	f1 1f       	adc	r31, r17
    1be0:	90 81       	ld	r25, Z
					if (checkDataBlock&&checkEndByte){
    1be2:	b8 12       	cpse	r11, r24
    1be4:	0f c0       	rjmp	.+30     	; 0x1c04 <getMultiregister+0x312>
    1be6:	96 3a       	cpi	r25, 0xA6	; 166
    1be8:	79 f4       	brne	.+30     	; 0x1c08 <getMultiregister+0x316>
						memcpy(output_p,buffer,positionPtr-2);
    1bea:	a6 01       	movw	r20, r12
    1bec:	b8 01       	movw	r22, r16
    1bee:	c7 01       	movw	r24, r14
    1bf0:	0e 94 d0 10 	call	0x21a0	; 0x21a0 <memcpy>
 * 
 * \return uint8_t 0: kein Fehler, sonst: Fehler
 */
uint8_t getMultiregister(uint8_t add, uint16_t reg, usvMonitorHandler_t* dev_p, uint8_t* output_p, uint16_t outputLen){
	//TODO zu optimieren
	uint8_t result = NO_ERROR;
    1bf4:	80 e0       	ldi	r24, 0x00	; 0
					(*(dev_p->waitFunc_p))(FACTOR_TO_MICROSEC*CHARS_PER_FRAME*positionPtr*3/BAUDRATE_BAUD/2);//warten
#endif
					bool checkDataBlock = checkRxData(buffer,positionPtr-2,buffer[positionPtr-2],dev_p->crc8Polynom);;
					bool checkEndByte = buffer[positionPtr-1]==0xA6;
					if (checkDataBlock&&checkEndByte){
						memcpy(output_p,buffer,positionPtr-2);
    1bf6:	13 c0       	rjmp	.+38     	; 0x1c1e <getMultiregister+0x32c>
			(*(dev_p->receiveFunc_p))(buffer, positionPtr);
#if WAIT_FUNCTION_ACTIVE
			(*(dev_p->waitFunc_p))(FACTOR_TO_MICROSEC*CHARS_PER_FRAME*positionPtr*3/BAUDRATE_BAUD/2);//warten
#endif
			if (buffer[0]==0xA2){
				result = DATA_INVALID;
    1bf8:	84 e0       	ldi	r24, 0x04	; 4
    1bfa:	11 c0       	rjmp	.+34     	; 0x1c1e <getMultiregister+0x32c>
					}
				} else{
					result = PROCESS_FAIL;
				}
			} else{
				result = PROCESS_FAIL;
    1bfc:	85 e0       	ldi	r24, 0x05	; 5
    1bfe:	0f c0       	rjmp	.+30     	; 0x1c1e <getMultiregister+0x32c>
						memcpy(output_p,buffer,positionPtr-2);
					} else {
						result = PROCESS_FAIL;
					}
				} else{
					result = PROCESS_FAIL;
    1c00:	85 e0       	ldi	r24, 0x05	; 5
    1c02:	0d c0       	rjmp	.+26     	; 0x1c1e <getMultiregister+0x32c>
					bool checkDataBlock = checkRxData(buffer,positionPtr-2,buffer[positionPtr-2],dev_p->crc8Polynom);;
					bool checkEndByte = buffer[positionPtr-1]==0xA6;
					if (checkDataBlock&&checkEndByte){
						memcpy(output_p,buffer,positionPtr-2);
					} else {
						result = PROCESS_FAIL;
    1c04:	85 e0       	ldi	r24, 0x05	; 5
    1c06:	0b c0       	rjmp	.+22     	; 0x1c1e <getMultiregister+0x32c>
    1c08:	85 e0       	ldi	r24, 0x05	; 5
	{
		result = HANDLER_NOT_INIT;
	} else{
		int8_t begin = searchReg(reg);
		int8_t end = searchEnd(begin, outputLen);
		if ((begin!=-1)&&(end!=-1)){
    1c0a:	09 c0       	rjmp	.+18     	; 0x1c1e <getMultiregister+0x32c>
 */
uint8_t getMultiregister(uint8_t add, uint16_t reg, usvMonitorHandler_t* dev_p, uint8_t* output_p, uint16_t outputLen){
	//TODO zu optimieren
	uint8_t result = NO_ERROR;
	if((dev_p==NULL)||(output_p==NULL)){
		result = NULL_POINTER;
    1c0c:	81 e0       	ldi	r24, 0x01	; 1
    1c0e:	07 c0       	rjmp	.+14     	; 0x1c1e <getMultiregister+0x32c>
    1c10:	81 e0       	ldi	r24, 0x01	; 1
    1c12:	05 c0       	rjmp	.+10     	; 0x1c1e <getMultiregister+0x32c>
	} else if (dev_p->initState==0)
	{
		result = HANDLER_NOT_INIT;
    1c14:	86 e0       	ldi	r24, 0x06	; 6
    1c16:	03 c0       	rjmp	.+6      	; 0x1c1e <getMultiregister+0x32c>
				}
			} else{
				result = PROCESS_FAIL;
			}
		} else{
			result = DATA_INVALID;
    1c18:	84 e0       	ldi	r24, 0x04	; 4
    1c1a:	01 c0       	rjmp	.+2      	; 0x1c1e <getMultiregister+0x32c>
    1c1c:	84 e0       	ldi	r24, 0x04	; 4
		}
	}
	return result;
}
    1c1e:	c0 56       	subi	r28, 0x60	; 96
    1c20:	de 4f       	sbci	r29, 0xFE	; 254
    1c22:	cd bf       	out	0x3d, r28	; 61
    1c24:	de bf       	out	0x3e, r29	; 62
    1c26:	df 91       	pop	r29
    1c28:	cf 91       	pop	r28
    1c2a:	1f 91       	pop	r17
    1c2c:	0f 91       	pop	r16
    1c2e:	ff 90       	pop	r15
    1c30:	ef 90       	pop	r14
    1c32:	df 90       	pop	r13
    1c34:	cf 90       	pop	r12
    1c36:	bf 90       	pop	r11
    1c38:	08 95       	ret

00001c3a <setMultiregister>:
 * \param input_p das Eingabebuffer
 * \param inputLen die Länge vom Eingabebuffer
 * 
 * \return uint8_t 0: kein Fehler, sonst: Fehler
 */
uint8_t setMultiregister(uint8_t add, uint16_t reg, usvMonitorHandler_t* dev_p, uint8_t* input_p, uint16_t inputLen){
    1c3a:	8f 92       	push	r8
    1c3c:	9f 92       	push	r9
    1c3e:	af 92       	push	r10
    1c40:	bf 92       	push	r11
    1c42:	cf 92       	push	r12
    1c44:	df 92       	push	r13
    1c46:	ef 92       	push	r14
    1c48:	ff 92       	push	r15
    1c4a:	0f 93       	push	r16
    1c4c:	1f 93       	push	r17
    1c4e:	cf 93       	push	r28
    1c50:	df 93       	push	r29
    1c52:	cd b7       	in	r28, 0x3d	; 61
    1c54:	de b7       	in	r29, 0x3e	; 62
    1c56:	c1 5a       	subi	r28, 0xA1	; 161
    1c58:	d1 40       	sbci	r29, 0x01	; 1
    1c5a:	cd bf       	out	0x3d, r28	; 61
    1c5c:	de bf       	out	0x3e, r29	; 62
    1c5e:	98 2e       	mov	r9, r24
	uint8_t result = NO_ERROR;
	if((dev_p==NULL)||(input_p==NULL)){
    1c60:	41 15       	cp	r20, r1
    1c62:	51 05       	cpc	r21, r1
    1c64:	09 f4       	brne	.+2      	; 0x1c68 <setMultiregister+0x2e>
    1c66:	26 c1       	rjmp	.+588    	; 0x1eb4 <setMultiregister+0x27a>
    1c68:	21 15       	cp	r18, r1
    1c6a:	31 05       	cpc	r19, r1
    1c6c:	09 f4       	brne	.+2      	; 0x1c70 <setMultiregister+0x36>
    1c6e:	24 c1       	rjmp	.+584    	; 0x1eb8 <setMultiregister+0x27e>
    1c70:	90 e0       	ldi	r25, 0x00	; 0
    1c72:	13 c0       	rjmp	.+38     	; 0x1c9a <setMultiregister+0x60>
 */
static inline int8_t searchReg(uint16_t reg){
	int8_t result = -1;
	for (uint8_t i = 0;i<sizeof(regSet)/sizeof(slaveReg_t);i++)
	{
		if (regSet[i].add == reg){
    1c74:	e9 2f       	mov	r30, r25
    1c76:	f0 e0       	ldi	r31, 0x00	; 0
    1c78:	df 01       	movw	r26, r30
    1c7a:	aa 0f       	add	r26, r26
    1c7c:	bb 1f       	adc	r27, r27
    1c7e:	ea 0f       	add	r30, r26
    1c80:	fb 1f       	adc	r31, r27
    1c82:	e7 50       	subi	r30, 0x07	; 7
    1c84:	fe 49       	sbci	r31, 0x9E	; 158
    1c86:	81 81       	ldd	r24, Z+1	; 0x01
    1c88:	a0 81       	ld	r26, Z
    1c8a:	b8 2f       	mov	r27, r24
    1c8c:	bf 70       	andi	r27, 0x0F	; 15
    1c8e:	6a 17       	cp	r22, r26
    1c90:	7b 07       	cpc	r23, r27
    1c92:	11 f4       	brne	.+4      	; 0x1c98 <setMultiregister+0x5e>
			result = i;
    1c94:	69 2f       	mov	r22, r25
    1c96:	04 c0       	rjmp	.+8      	; 0x1ca0 <setMultiregister+0x66>
 * 
 * \return int8_t -1: kein gefunden, sonst: die Position in der Liste
 */
static inline int8_t searchReg(uint16_t reg){
	int8_t result = -1;
	for (uint8_t i = 0;i<sizeof(regSet)/sizeof(slaveReg_t);i++)
    1c98:	9f 5f       	subi	r25, 0xFF	; 255
    1c9a:	93 31       	cpi	r25, 0x13	; 19
    1c9c:	58 f3       	brcs	.-42     	; 0x1c74 <setMultiregister+0x3a>
 * \param reg die Adresse des Registers
 * 
 * \return int8_t -1: kein gefunden, sonst: die Position in der Liste
 */
static inline int8_t searchReg(uint16_t reg){
	int8_t result = -1;
    1c9e:	6f ef       	ldi	r22, 0xFF	; 255
 */
static inline int8_t searchEnd(int8_t begin, uint16_t len){
	//TODO noch zu verbessern, weil es viele reservierten Register zwischen zwei definierten Registern gibt
	int8_t result = -1;
	uint8_t endOfList = sizeof(regSet)/sizeof(slaveReg_t);
	int32_t remainLen = (int32_t)len;
    1ca0:	68 01       	movw	r12, r16
    1ca2:	e1 2c       	mov	r14, r1
    1ca4:	f1 2c       	mov	r15, r1
	if(begin!=-1){
    1ca6:	6f 3f       	cpi	r22, 0xFF	; 255
    1ca8:	39 f1       	breq	.+78     	; 0x1cf8 <setMultiregister+0xbe>
		uint8_t i = 0;
		for (i = begin; i<endOfList;i++){
    1caa:	96 2f       	mov	r25, r22
    1cac:	22 c0       	rjmp	.+68     	; 0x1cf2 <setMultiregister+0xb8>
			remainLen -= regSet[i].len;
    1cae:	e9 2f       	mov	r30, r25
    1cb0:	f0 e0       	ldi	r31, 0x00	; 0
    1cb2:	df 01       	movw	r26, r30
    1cb4:	aa 0f       	add	r26, r26
    1cb6:	bb 1f       	adc	r27, r27
    1cb8:	ea 0f       	add	r30, r26
    1cba:	fb 1f       	adc	r31, r27
    1cbc:	e6 50       	subi	r30, 0x06	; 6
    1cbe:	fe 49       	sbci	r31, 0x9E	; 158
    1cc0:	70 81       	ld	r23, Z
    1cc2:	72 95       	swap	r23
    1cc4:	7f 70       	andi	r23, 0x0F	; 15
    1cc6:	e1 81       	ldd	r30, Z+1	; 0x01
    1cc8:	fe 2f       	mov	r31, r30
    1cca:	f2 95       	swap	r31
    1ccc:	f0 7f       	andi	r31, 0xF0	; 240
    1cce:	af 2f       	mov	r26, r31
    1cd0:	a7 2b       	or	r26, r23
    1cd2:	e4 fb       	bst	r30, 4
    1cd4:	bb 27       	eor	r27, r27
    1cd6:	b0 f9       	bld	r27, 0
    1cd8:	ca 1a       	sub	r12, r26
    1cda:	db 0a       	sbc	r13, r27
    1cdc:	e1 08       	sbc	r14, r1
    1cde:	f1 08       	sbc	r15, r1
			if (remainLen<0){//Wenn die erforderte Länge zwischen 2 Registers liegt, dann nimmt das untere als Ergebnis
    1ce0:	12 f4       	brpl	.+4      	; 0x1ce6 <setMultiregister+0xac>
				i--;
    1ce2:	91 50       	subi	r25, 0x01	; 1
    1ce4:	0a c0       	rjmp	.+20     	; 0x1cfa <setMultiregister+0xc0>
				break;
			} else if (!remainLen){
    1ce6:	c1 14       	cp	r12, r1
    1ce8:	d1 04       	cpc	r13, r1
    1cea:	e1 04       	cpc	r14, r1
    1cec:	f1 04       	cpc	r15, r1
    1cee:	29 f0       	breq	.+10     	; 0x1cfa <setMultiregister+0xc0>
	int8_t result = -1;
	uint8_t endOfList = sizeof(regSet)/sizeof(slaveReg_t);
	int32_t remainLen = (int32_t)len;
	if(begin!=-1){
		uint8_t i = 0;
		for (i = begin; i<endOfList;i++){
    1cf0:	9f 5f       	subi	r25, 0xFF	; 255
    1cf2:	93 31       	cpi	r25, 0x13	; 19
    1cf4:	e0 f2       	brcs	.-72     	; 0x1cae <setMultiregister+0x74>
    1cf6:	01 c0       	rjmp	.+2      	; 0x1cfa <setMultiregister+0xc0>
 * 
 * \return int8_t die Position des Registers, das mit der Länge erreicht werden kann, in der Liste
 */
static inline int8_t searchEnd(int8_t begin, uint16_t len){
	//TODO noch zu verbessern, weil es viele reservierten Register zwischen zwei definierten Registern gibt
	int8_t result = -1;
    1cf8:	9f ef       	ldi	r25, 0xFF	; 255
	return result;
}

static inline uint16_t getTotalLen(int8_t begin, int8_t end){
	uint16_t result = 0;
	if ((begin>-1)&&(end>=begin)){
    1cfa:	66 23       	and	r22, r22
    1cfc:	44 f1       	brlt	.+80     	; 0x1d4e <setMultiregister+0x114>
    1cfe:	96 17       	cp	r25, r22
    1d00:	4c f1       	brlt	.+82     	; 0x1d54 <setMultiregister+0x11a>
		for (int i = begin;i<end+1;i++){
    1d02:	a6 2f       	mov	r26, r22
    1d04:	06 2e       	mov	r0, r22
    1d06:	00 0c       	add	r0, r0
    1d08:	bb 0b       	sbc	r27, r27
	}
	return result;
}

static inline uint16_t getTotalLen(int8_t begin, int8_t end){
	uint16_t result = 0;
    1d0a:	00 e0       	ldi	r16, 0x00	; 0
    1d0c:	10 e0       	ldi	r17, 0x00	; 0
    1d0e:	16 c0       	rjmp	.+44     	; 0x1d3c <setMultiregister+0x102>
	if ((begin>-1)&&(end>=begin)){
		for (int i = begin;i<end+1;i++){
			result+=regSet[i].len;
    1d10:	fd 01       	movw	r30, r26
    1d12:	ee 0f       	add	r30, r30
    1d14:	ff 1f       	adc	r31, r31
    1d16:	ea 0f       	add	r30, r26
    1d18:	fb 1f       	adc	r31, r27
    1d1a:	e6 50       	subi	r30, 0x06	; 6
    1d1c:	fe 49       	sbci	r31, 0x9E	; 158
    1d1e:	70 81       	ld	r23, Z
    1d20:	72 95       	swap	r23
    1d22:	7f 70       	andi	r23, 0x0F	; 15
    1d24:	e1 81       	ldd	r30, Z+1	; 0x01
    1d26:	fe 2f       	mov	r31, r30
    1d28:	f2 95       	swap	r31
    1d2a:	f0 7f       	andi	r31, 0xF0	; 240
    1d2c:	ef 2e       	mov	r14, r31
    1d2e:	e7 2a       	or	r14, r23
    1d30:	e4 fb       	bst	r30, 4
    1d32:	ff 24       	eor	r15, r15
    1d34:	f0 f8       	bld	r15, 0
    1d36:	0e 0d       	add	r16, r14
    1d38:	1f 1d       	adc	r17, r15
}

static inline uint16_t getTotalLen(int8_t begin, int8_t end){
	uint16_t result = 0;
	if ((begin>-1)&&(end>=begin)){
		for (int i = begin;i<end+1;i++){
    1d3a:	11 96       	adiw	r26, 0x01	; 1
    1d3c:	e9 2f       	mov	r30, r25
    1d3e:	09 2e       	mov	r0, r25
    1d40:	00 0c       	add	r0, r0
    1d42:	ff 0b       	sbc	r31, r31
    1d44:	31 96       	adiw	r30, 0x01	; 1
    1d46:	ae 17       	cp	r26, r30
    1d48:	bf 07       	cpc	r27, r31
    1d4a:	14 f3       	brlt	.-60     	; 0x1d10 <setMultiregister+0xd6>
    1d4c:	05 c0       	rjmp	.+10     	; 0x1d58 <setMultiregister+0x11e>
	}
	return result;
}

static inline uint16_t getTotalLen(int8_t begin, int8_t end){
	uint16_t result = 0;
    1d4e:	00 e0       	ldi	r16, 0x00	; 0
    1d50:	10 e0       	ldi	r17, 0x00	; 0
    1d52:	02 c0       	rjmp	.+4      	; 0x1d58 <setMultiregister+0x11e>
    1d54:	00 e0       	ldi	r16, 0x00	; 0
    1d56:	10 e0       	ldi	r17, 0x00	; 0
		result = NULL_POINTER;
	} else{
		int8_t begin = searchReg(reg);
		int8_t end = searchEnd(begin, inputLen);
		inputLen = getTotalLen(begin,end);
		if ((begin != -1)&&(end>=begin)){
    1d58:	6f 3f       	cpi	r22, 0xFF	; 255
    1d5a:	09 f4       	brne	.+2      	; 0x1d5e <setMultiregister+0x124>
    1d5c:	af c0       	rjmp	.+350    	; 0x1ebc <setMultiregister+0x282>
    1d5e:	96 17       	cp	r25, r22
    1d60:	0c f4       	brge	.+2      	; 0x1d64 <setMultiregister+0x12a>
    1d62:	ae c0       	rjmp	.+348    	; 0x1ec0 <setMultiregister+0x286>
    1d64:	69 01       	movw	r12, r18
    1d66:	5a 01       	movw	r10, r20
			uint8_t buffer[MAX_SIZE_FRAME] = {0};//Zwischenspeicherbuffer
    1d68:	7e 01       	movw	r14, r28
    1d6a:	4b e0       	ldi	r20, 0x0B	; 11
    1d6c:	e4 0e       	add	r14, r20
    1d6e:	f1 1c       	adc	r15, r1
    1d70:	20 e9       	ldi	r18, 0x90	; 144
    1d72:	31 e0       	ldi	r19, 0x01	; 1
    1d74:	d7 01       	movw	r26, r14
    1d76:	f9 01       	movw	r30, r18
    1d78:	1d 92       	st	X+, r1
    1d7a:	31 97       	sbiw	r30, 0x01	; 1
    1d7c:	e9 f7       	brne	.-6      	; 0x1d78 <setMultiregister+0x13e>
			uint16_t positionPtr = 0;//der Zeiger zur nächsten freien Position, die Länge der nutzbaren Bytes
			//Header im Gesamtarray kopieren
			uuaslProtocolHeader_t head = protocolHeaderPrint(add,begin,UUASL_W_REQ);
    1d7e:	06 2e       	mov	r0, r22
    1d80:	00 0c       	add	r0, r0
    1d82:	77 0b       	sbc	r23, r23
 * \param rwReq 8 für Schreiben- und 4 für Lesenanforderungen
 * 
 * \return uuaslProtocolHeader_t das vollstängie Header des Protokolls
 */
static inline uuaslProtocolHeader_t protocolHeaderPrint(uint16_t add,uint16_t index,uint8_t rwReq){
	uuaslProtocolHeader_t result = {
    1d84:	95 ea       	ldi	r25, 0xA5	; 165
    1d86:	c5 56       	subi	r28, 0x65	; 101
    1d88:	de 4f       	sbci	r29, 0xFE	; 254
    1d8a:	98 83       	st	Y, r25
    1d8c:	cb 59       	subi	r28, 0x9B	; 155
    1d8e:	d1 40       	sbci	r29, 0x01	; 1
    1d90:	c4 56       	subi	r28, 0x64	; 100
    1d92:	de 4f       	sbci	r29, 0xFE	; 254
    1d94:	98 82       	st	Y, r9
    1d96:	cc 59       	subi	r28, 0x9C	; 156
    1d98:	d1 40       	sbci	r29, 0x01	; 1
		.start = 0xA5,
		.slaveAdd = add,
		.rwaBytes.value_bf.slaveRegAddL = GET_SLAVE_ADD_LOW_PART(regSet[index].add),
    1d9a:	fb 01       	movw	r30, r22
    1d9c:	ee 0f       	add	r30, r30
    1d9e:	ff 1f       	adc	r31, r31
    1da0:	e6 0f       	add	r30, r22
    1da2:	f7 1f       	adc	r31, r23
    1da4:	df 01       	movw	r26, r30
    1da6:	a7 50       	subi	r26, 0x07	; 7
    1da8:	be 49       	sbci	r27, 0x9E	; 158
    1daa:	9c 91       	ld	r25, X
    1dac:	11 96       	adiw	r26, 0x01	; 1
    1dae:	8c 91       	ld	r24, X
 * \param rwReq 8 für Schreiben- und 4 für Lesenanforderungen
 * 
 * \return uuaslProtocolHeader_t das vollstängie Header des Protokolls
 */
static inline uuaslProtocolHeader_t protocolHeaderPrint(uint16_t add,uint16_t index,uint8_t rwReq){
	uuaslProtocolHeader_t result = {
    1db0:	c3 56       	subi	r28, 0x63	; 99
    1db2:	de 4f       	sbci	r29, 0xFE	; 254
    1db4:	98 83       	st	Y, r25
    1db6:	cd 59       	subi	r28, 0x9D	; 157
    1db8:	d1 40       	sbci	r29, 0x01	; 1
    1dba:	8f 70       	andi	r24, 0x0F	; 15
    1dbc:	80 68       	ori	r24, 0x80	; 128
    1dbe:	c2 56       	subi	r28, 0x62	; 98
    1dc0:	de 4f       	sbci	r29, 0xFE	; 254
    1dc2:	88 83       	st	Y, r24
    1dc4:	ce 59       	subi	r28, 0x9E	; 158
    1dc6:	d1 40       	sbci	r29, 0x01	; 1
		.start = 0xA5,
		.slaveAdd = add,
		.rwaBytes.value_bf.slaveRegAddL = GET_SLAVE_ADD_LOW_PART(regSet[index].add),
		.rwaBytes.value_bf.slaveRegAddH = GET_SLAVE_ADD_HIGH_PART(regSet[index].add),
		.rwaBytes.value_bf.rw = rwReq,
		.length = regSet[index].len
    1dc8:	e6 50       	subi	r30, 0x06	; 6
    1dca:	fe 49       	sbci	r31, 0x9E	; 158
    1dcc:	80 81       	ld	r24, Z
    1dce:	98 2f       	mov	r25, r24
    1dd0:	92 95       	swap	r25
    1dd2:	9f 70       	andi	r25, 0x0F	; 15
    1dd4:	81 81       	ldd	r24, Z+1	; 0x01
    1dd6:	82 95       	swap	r24
    1dd8:	80 7f       	andi	r24, 0xF0	; 240
    1dda:	89 2b       	or	r24, r25
 * \param rwReq 8 für Schreiben- und 4 für Lesenanforderungen
 * 
 * \return uuaslProtocolHeader_t das vollstängie Header des Protokolls
 */
static inline uuaslProtocolHeader_t protocolHeaderPrint(uint16_t add,uint16_t index,uint8_t rwReq){
	uuaslProtocolHeader_t result = {
    1ddc:	c1 56       	subi	r28, 0x61	; 97
    1dde:	de 4f       	sbci	r29, 0xFE	; 254
    1de0:	88 83       	st	Y, r24
    1de2:	cf 59       	subi	r28, 0x9F	; 159
    1de4:	d1 40       	sbci	r29, 0x01	; 1
		.rwaBytes.value_bf.slaveRegAddL = GET_SLAVE_ADD_LOW_PART(regSet[index].add),
		.rwaBytes.value_bf.slaveRegAddH = GET_SLAVE_ADD_HIGH_PART(regSet[index].add),
		.rwaBytes.value_bf.rw = rwReq,
		.length = regSet[index].len
	};
	return result;
    1de6:	85 e0       	ldi	r24, 0x05	; 5
    1de8:	fe 01       	movw	r30, r28
    1dea:	e5 56       	subi	r30, 0x65	; 101
    1dec:	fe 4f       	sbci	r31, 0xFE	; 254
    1dee:	de 01       	movw	r26, r28
    1df0:	11 96       	adiw	r26, 0x01	; 1
    1df2:	01 90       	ld	r0, Z+
    1df4:	0d 92       	st	X+, r0
    1df6:	8a 95       	dec	r24
    1df8:	e1 f7       	brne	.-8      	; 0x1df2 <setMultiregister+0x1b8>
    1dfa:	85 e0       	ldi	r24, 0x05	; 5
    1dfc:	fe 01       	movw	r30, r28
    1dfe:	31 96       	adiw	r30, 0x01	; 1
    1e00:	de 01       	movw	r26, r28
    1e02:	16 96       	adiw	r26, 0x06	; 6
    1e04:	01 90       	ld	r0, Z+
    1e06:	0d 92       	st	X+, r0
    1e08:	8a 95       	dec	r24
    1e0a:	e1 f7       	brne	.-8      	; 0x1e04 <setMultiregister+0x1ca>
		inputLen = getTotalLen(begin,end);
		if ((begin != -1)&&(end>=begin)){
			uint8_t buffer[MAX_SIZE_FRAME] = {0};//Zwischenspeicherbuffer
			uint16_t positionPtr = 0;//der Zeiger zur nächsten freien Position, die Länge der nutzbaren Bytes
			//Header im Gesamtarray kopieren
			uuaslProtocolHeader_t head = protocolHeaderPrint(add,begin,UUASL_W_REQ);
    1e0c:	85 e0       	ldi	r24, 0x05	; 5
    1e0e:	fe 01       	movw	r30, r28
    1e10:	36 96       	adiw	r30, 0x06	; 6
    1e12:	de 01       	movw	r26, r28
    1e14:	a5 56       	subi	r26, 0x65	; 101
    1e16:	be 4f       	sbci	r27, 0xFE	; 254
    1e18:	01 90       	ld	r0, Z+
    1e1a:	0d 92       	st	X+, r0
    1e1c:	8a 95       	dec	r24
    1e1e:	e1 f7       	brne	.-8      	; 0x1e18 <setMultiregister+0x1de>
			head.length = inputLen+7;
    1e20:	87 e0       	ldi	r24, 0x07	; 7
    1e22:	80 0f       	add	r24, r16
    1e24:	c1 56       	subi	r28, 0x61	; 97
    1e26:	de 4f       	sbci	r29, 0xFE	; 254
    1e28:	88 83       	st	Y, r24
    1e2a:	cf 59       	subi	r28, 0x9F	; 159
    1e2c:	d1 40       	sbci	r29, 0x01	; 1
			positionPtr+= sizeof(head)/sizeof(uint8_t);
			memcpy((&buffer[0]),(uint8_t*)&head,positionPtr);
    1e2e:	85 e0       	ldi	r24, 0x05	; 5
    1e30:	fe 01       	movw	r30, r28
    1e32:	e5 56       	subi	r30, 0x65	; 101
    1e34:	fe 4f       	sbci	r31, 0xFE	; 254
    1e36:	d7 01       	movw	r26, r14
    1e38:	01 90       	ld	r0, Z+
    1e3a:	0d 92       	st	X+, r0
    1e3c:	8a 95       	dec	r24
    1e3e:	e1 f7       	brne	.-8      	; 0x1e38 <setMultiregister+0x1fe>
			//Inhalt im Gesamtarray kopieren
			memcpy((&buffer[positionPtr]),input_p,inputLen);
    1e40:	a8 01       	movw	r20, r16
    1e42:	b6 01       	movw	r22, r12
    1e44:	ce 01       	movw	r24, r28
    1e46:	40 96       	adiw	r24, 0x10	; 16
    1e48:	0e 94 d0 10 	call	0x21a0	; 0x21a0 <memcpy>
			positionPtr+=inputLen;
    1e4c:	48 01       	movw	r8, r16
    1e4e:	f5 e0       	ldi	r31, 0x05	; 5
    1e50:	8f 0e       	add	r8, r31
    1e52:	91 1c       	adc	r9, r1
			//Tail im Gesamtarray kopieren
			uint8_t crc8 = crc8Checksum(input_p,inputLen,dev_p->crc8Polynom);
    1e54:	d5 01       	movw	r26, r10
    1e56:	17 96       	adiw	r26, 0x07	; 7
    1e58:	4c 91       	ld	r20, X
    1e5a:	b8 01       	movw	r22, r16
    1e5c:	c6 01       	movw	r24, r12
    1e5e:	0e 94 3e 0c 	call	0x187c	; 0x187c <crc8Checksum>
    1e62:	28 2f       	mov	r18, r24
    1e64:	36 ea       	ldi	r19, 0xA6	; 166
			volatile uuaslProtocolTail_t tail = writeProtocolTailPrint(crc8);
    1e66:	c0 56       	subi	r28, 0x60	; 96
    1e68:	de 4f       	sbci	r29, 0xFE	; 254
    1e6a:	28 83       	st	Y, r18
    1e6c:	39 83       	std	Y+1, r19	; 0x01
    1e6e:	c0 5a       	subi	r28, 0xA0	; 160
    1e70:	d1 40       	sbci	r29, 0x01	; 1
			memcpy((&buffer[positionPtr]),(uint8_t*)&tail,2);//magic number: Länge des Endteils/Tails in Byte
    1e72:	f7 01       	movw	r30, r14
    1e74:	e8 0d       	add	r30, r8
    1e76:	f9 1d       	adc	r31, r9
    1e78:	c0 56       	subi	r28, 0x60	; 96
    1e7a:	de 4f       	sbci	r29, 0xFE	; 254
    1e7c:	88 81       	ld	r24, Y
    1e7e:	99 81       	ldd	r25, Y+1	; 0x01
    1e80:	c0 5a       	subi	r28, 0xA0	; 160
    1e82:	d1 40       	sbci	r29, 0x01	; 1
    1e84:	80 83       	st	Z, r24
    1e86:	91 83       	std	Z+1, r25	; 0x01
			positionPtr += sizeof(tail)/sizeof(uint8_t);
    1e88:	b8 01       	movw	r22, r16
    1e8a:	69 5f       	subi	r22, 0xF9	; 249
    1e8c:	7f 4f       	sbci	r23, 0xFF	; 255
			//Senden die Daten
			result = (*(dev_p->transmitFunc_p))(buffer,positionPtr);
    1e8e:	d5 01       	movw	r26, r10
    1e90:	12 96       	adiw	r26, 0x02	; 2
    1e92:	ed 91       	ld	r30, X+
    1e94:	fc 91       	ld	r31, X
    1e96:	13 97       	sbiw	r26, 0x03	; 3
    1e98:	c7 01       	movw	r24, r14
    1e9a:	09 95       	icall
#if WAIT_FUNCTION_ACTIVE
			(*(dev_p->waitFunc_p))(FACTOR_TO_MICROSEC*CHARS_PER_FRAME*positionPtr*3/BAUDRATE_BAUD/2);//warten
#endif
			positionPtr = 1;
			result = (*(dev_p->receiveFunc_p))(buffer, positionPtr);
    1e9c:	d5 01       	movw	r26, r10
    1e9e:	ed 91       	ld	r30, X+
    1ea0:	fc 91       	ld	r31, X
    1ea2:	61 e0       	ldi	r22, 0x01	; 1
    1ea4:	70 e0       	ldi	r23, 0x00	; 0
    1ea6:	c7 01       	movw	r24, r14
    1ea8:	09 95       	icall
#if WAIT_FUNCTION_ACTIVE
			(*(dev_p->waitFunc_p))(FACTOR_TO_MICROSEC*CHARS_PER_FRAME*positionPtr*3/BAUDRATE_BAUD/2);//warten
#endif
			if (buffer[0]!=0xA1){
    1eaa:	9b 85       	ldd	r25, Y+11	; 0x0b
    1eac:	91 3a       	cpi	r25, 0xA1	; 161
    1eae:	49 f0       	breq	.+18     	; 0x1ec2 <setMultiregister+0x288>
				result = PROCESS_FAIL;
    1eb0:	85 e0       	ldi	r24, 0x05	; 5
		result = NULL_POINTER;
	} else{
		int8_t begin = searchReg(reg);
		int8_t end = searchEnd(begin, inputLen);
		inputLen = getTotalLen(begin,end);
		if ((begin != -1)&&(end>=begin)){
    1eb2:	07 c0       	rjmp	.+14     	; 0x1ec2 <setMultiregister+0x288>
 * \return uint8_t 0: kein Fehler, sonst: Fehler
 */
uint8_t setMultiregister(uint8_t add, uint16_t reg, usvMonitorHandler_t* dev_p, uint8_t* input_p, uint16_t inputLen){
	uint8_t result = NO_ERROR;
	if((dev_p==NULL)||(input_p==NULL)){
		result = NULL_POINTER;
    1eb4:	81 e0       	ldi	r24, 0x01	; 1
    1eb6:	05 c0       	rjmp	.+10     	; 0x1ec2 <setMultiregister+0x288>
    1eb8:	81 e0       	ldi	r24, 0x01	; 1
    1eba:	03 c0       	rjmp	.+6      	; 0x1ec2 <setMultiregister+0x288>
#endif
			if (buffer[0]!=0xA1){
				result = PROCESS_FAIL;
			}
		} else{
			result = DATA_INVALID;
    1ebc:	84 e0       	ldi	r24, 0x04	; 4
    1ebe:	01 c0       	rjmp	.+2      	; 0x1ec2 <setMultiregister+0x288>
    1ec0:	84 e0       	ldi	r24, 0x04	; 4
		}
	}
	return result;
}
    1ec2:	cf 55       	subi	r28, 0x5F	; 95
    1ec4:	de 4f       	sbci	r29, 0xFE	; 254
    1ec6:	cd bf       	out	0x3d, r28	; 61
    1ec8:	de bf       	out	0x3e, r29	; 62
    1eca:	df 91       	pop	r29
    1ecc:	cf 91       	pop	r28
    1ece:	1f 91       	pop	r17
    1ed0:	0f 91       	pop	r16
    1ed2:	ff 90       	pop	r15
    1ed4:	ef 90       	pop	r14
    1ed6:	df 90       	pop	r13
    1ed8:	cf 90       	pop	r12
    1eda:	bf 90       	pop	r11
    1edc:	af 90       	pop	r10
    1ede:	9f 90       	pop	r9
    1ee0:	8f 90       	pop	r8
    1ee2:	08 95       	ret

00001ee4 <__udivmodsi4>:
    1ee4:	a1 e2       	ldi	r26, 0x21	; 33
    1ee6:	1a 2e       	mov	r1, r26
    1ee8:	aa 1b       	sub	r26, r26
    1eea:	bb 1b       	sub	r27, r27
    1eec:	fd 01       	movw	r30, r26
    1eee:	0d c0       	rjmp	.+26     	; 0x1f0a <__udivmodsi4_ep>

00001ef0 <__udivmodsi4_loop>:
    1ef0:	aa 1f       	adc	r26, r26
    1ef2:	bb 1f       	adc	r27, r27
    1ef4:	ee 1f       	adc	r30, r30
    1ef6:	ff 1f       	adc	r31, r31
    1ef8:	a2 17       	cp	r26, r18
    1efa:	b3 07       	cpc	r27, r19
    1efc:	e4 07       	cpc	r30, r20
    1efe:	f5 07       	cpc	r31, r21
    1f00:	20 f0       	brcs	.+8      	; 0x1f0a <__udivmodsi4_ep>
    1f02:	a2 1b       	sub	r26, r18
    1f04:	b3 0b       	sbc	r27, r19
    1f06:	e4 0b       	sbc	r30, r20
    1f08:	f5 0b       	sbc	r31, r21

00001f0a <__udivmodsi4_ep>:
    1f0a:	66 1f       	adc	r22, r22
    1f0c:	77 1f       	adc	r23, r23
    1f0e:	88 1f       	adc	r24, r24
    1f10:	99 1f       	adc	r25, r25
    1f12:	1a 94       	dec	r1
    1f14:	69 f7       	brne	.-38     	; 0x1ef0 <__udivmodsi4_loop>
    1f16:	60 95       	com	r22
    1f18:	70 95       	com	r23
    1f1a:	80 95       	com	r24
    1f1c:	90 95       	com	r25
    1f1e:	9b 01       	movw	r18, r22
    1f20:	ac 01       	movw	r20, r24
    1f22:	bd 01       	movw	r22, r26
    1f24:	cf 01       	movw	r24, r30
    1f26:	08 95       	ret

00001f28 <__tablejump2__>:
    1f28:	ee 0f       	add	r30, r30
    1f2a:	ff 1f       	adc	r31, r31
    1f2c:	05 90       	lpm	r0, Z+
    1f2e:	f4 91       	lpm	r31, Z
    1f30:	e0 2d       	mov	r30, r0
    1f32:	09 94       	ijmp

00001f34 <__adddi3_s8>:
    1f34:	00 24       	eor	r0, r0
    1f36:	a7 fd       	sbrc	r26, 7
    1f38:	00 94       	com	r0
    1f3a:	2a 0f       	add	r18, r26
    1f3c:	30 1d       	adc	r19, r0
    1f3e:	40 1d       	adc	r20, r0
    1f40:	50 1d       	adc	r21, r0
    1f42:	60 1d       	adc	r22, r0
    1f44:	70 1d       	adc	r23, r0
    1f46:	80 1d       	adc	r24, r0
    1f48:	90 1d       	adc	r25, r0
    1f4a:	08 95       	ret

00001f4c <__cmpdi2>:
    1f4c:	2a 15       	cp	r18, r10
    1f4e:	3b 05       	cpc	r19, r11
    1f50:	4c 05       	cpc	r20, r12
    1f52:	5d 05       	cpc	r21, r13
    1f54:	6e 05       	cpc	r22, r14
    1f56:	7f 05       	cpc	r23, r15
    1f58:	80 07       	cpc	r24, r16
    1f5a:	91 07       	cpc	r25, r17
    1f5c:	08 95       	ret

00001f5e <malloc>:
    1f5e:	0f 93       	push	r16
    1f60:	1f 93       	push	r17
    1f62:	cf 93       	push	r28
    1f64:	df 93       	push	r29
    1f66:	82 30       	cpi	r24, 0x02	; 2
    1f68:	91 05       	cpc	r25, r1
    1f6a:	10 f4       	brcc	.+4      	; 0x1f70 <malloc+0x12>
    1f6c:	82 e0       	ldi	r24, 0x02	; 2
    1f6e:	90 e0       	ldi	r25, 0x00	; 0
    1f70:	e0 91 06 2c 	lds	r30, 0x2C06	; 0x802c06 <__flp>
    1f74:	f0 91 07 2c 	lds	r31, 0x2C07	; 0x802c07 <__flp+0x1>
    1f78:	20 e0       	ldi	r18, 0x00	; 0
    1f7a:	30 e0       	ldi	r19, 0x00	; 0
    1f7c:	a0 e0       	ldi	r26, 0x00	; 0
    1f7e:	b0 e0       	ldi	r27, 0x00	; 0
    1f80:	30 97       	sbiw	r30, 0x00	; 0
    1f82:	19 f1       	breq	.+70     	; 0x1fca <malloc+0x6c>
    1f84:	40 81       	ld	r20, Z
    1f86:	51 81       	ldd	r21, Z+1	; 0x01
    1f88:	02 81       	ldd	r16, Z+2	; 0x02
    1f8a:	13 81       	ldd	r17, Z+3	; 0x03
    1f8c:	48 17       	cp	r20, r24
    1f8e:	59 07       	cpc	r21, r25
    1f90:	c8 f0       	brcs	.+50     	; 0x1fc4 <malloc+0x66>
    1f92:	84 17       	cp	r24, r20
    1f94:	95 07       	cpc	r25, r21
    1f96:	69 f4       	brne	.+26     	; 0x1fb2 <malloc+0x54>
    1f98:	10 97       	sbiw	r26, 0x00	; 0
    1f9a:	31 f0       	breq	.+12     	; 0x1fa8 <malloc+0x4a>
    1f9c:	12 96       	adiw	r26, 0x02	; 2
    1f9e:	0c 93       	st	X, r16
    1fa0:	12 97       	sbiw	r26, 0x02	; 2
    1fa2:	13 96       	adiw	r26, 0x03	; 3
    1fa4:	1c 93       	st	X, r17
    1fa6:	27 c0       	rjmp	.+78     	; 0x1ff6 <malloc+0x98>
    1fa8:	00 93 06 2c 	sts	0x2C06, r16	; 0x802c06 <__flp>
    1fac:	10 93 07 2c 	sts	0x2C07, r17	; 0x802c07 <__flp+0x1>
    1fb0:	22 c0       	rjmp	.+68     	; 0x1ff6 <malloc+0x98>
    1fb2:	21 15       	cp	r18, r1
    1fb4:	31 05       	cpc	r19, r1
    1fb6:	19 f0       	breq	.+6      	; 0x1fbe <malloc+0x60>
    1fb8:	42 17       	cp	r20, r18
    1fba:	53 07       	cpc	r21, r19
    1fbc:	18 f4       	brcc	.+6      	; 0x1fc4 <malloc+0x66>
    1fbe:	9a 01       	movw	r18, r20
    1fc0:	bd 01       	movw	r22, r26
    1fc2:	ef 01       	movw	r28, r30
    1fc4:	df 01       	movw	r26, r30
    1fc6:	f8 01       	movw	r30, r16
    1fc8:	db cf       	rjmp	.-74     	; 0x1f80 <malloc+0x22>
    1fca:	21 15       	cp	r18, r1
    1fcc:	31 05       	cpc	r19, r1
    1fce:	f9 f0       	breq	.+62     	; 0x200e <malloc+0xb0>
    1fd0:	28 1b       	sub	r18, r24
    1fd2:	39 0b       	sbc	r19, r25
    1fd4:	24 30       	cpi	r18, 0x04	; 4
    1fd6:	31 05       	cpc	r19, r1
    1fd8:	80 f4       	brcc	.+32     	; 0x1ffa <malloc+0x9c>
    1fda:	8a 81       	ldd	r24, Y+2	; 0x02
    1fdc:	9b 81       	ldd	r25, Y+3	; 0x03
    1fde:	61 15       	cp	r22, r1
    1fe0:	71 05       	cpc	r23, r1
    1fe2:	21 f0       	breq	.+8      	; 0x1fec <malloc+0x8e>
    1fe4:	fb 01       	movw	r30, r22
    1fe6:	82 83       	std	Z+2, r24	; 0x02
    1fe8:	93 83       	std	Z+3, r25	; 0x03
    1fea:	04 c0       	rjmp	.+8      	; 0x1ff4 <malloc+0x96>
    1fec:	80 93 06 2c 	sts	0x2C06, r24	; 0x802c06 <__flp>
    1ff0:	90 93 07 2c 	sts	0x2C07, r25	; 0x802c07 <__flp+0x1>
    1ff4:	fe 01       	movw	r30, r28
    1ff6:	32 96       	adiw	r30, 0x02	; 2
    1ff8:	44 c0       	rjmp	.+136    	; 0x2082 <malloc+0x124>
    1ffa:	fe 01       	movw	r30, r28
    1ffc:	e2 0f       	add	r30, r18
    1ffe:	f3 1f       	adc	r31, r19
    2000:	81 93       	st	Z+, r24
    2002:	91 93       	st	Z+, r25
    2004:	22 50       	subi	r18, 0x02	; 2
    2006:	31 09       	sbc	r19, r1
    2008:	28 83       	st	Y, r18
    200a:	39 83       	std	Y+1, r19	; 0x01
    200c:	3a c0       	rjmp	.+116    	; 0x2082 <malloc+0x124>
    200e:	20 91 04 2c 	lds	r18, 0x2C04	; 0x802c04 <__brkval>
    2012:	30 91 05 2c 	lds	r19, 0x2C05	; 0x802c05 <__brkval+0x1>
    2016:	23 2b       	or	r18, r19
    2018:	41 f4       	brne	.+16     	; 0x202a <malloc+0xcc>
    201a:	20 91 02 28 	lds	r18, 0x2802	; 0x802802 <__malloc_heap_start>
    201e:	30 91 03 28 	lds	r19, 0x2803	; 0x802803 <__malloc_heap_start+0x1>
    2022:	20 93 04 2c 	sts	0x2C04, r18	; 0x802c04 <__brkval>
    2026:	30 93 05 2c 	sts	0x2C05, r19	; 0x802c05 <__brkval+0x1>
    202a:	20 91 00 28 	lds	r18, 0x2800	; 0x802800 <__DATA_REGION_ORIGIN__>
    202e:	30 91 01 28 	lds	r19, 0x2801	; 0x802801 <__DATA_REGION_ORIGIN__+0x1>
    2032:	21 15       	cp	r18, r1
    2034:	31 05       	cpc	r19, r1
    2036:	41 f4       	brne	.+16     	; 0x2048 <malloc+0xea>
    2038:	2d b7       	in	r18, 0x3d	; 61
    203a:	3e b7       	in	r19, 0x3e	; 62
    203c:	40 91 04 28 	lds	r20, 0x2804	; 0x802804 <__malloc_margin>
    2040:	50 91 05 28 	lds	r21, 0x2805	; 0x802805 <__malloc_margin+0x1>
    2044:	24 1b       	sub	r18, r20
    2046:	35 0b       	sbc	r19, r21
    2048:	e0 91 04 2c 	lds	r30, 0x2C04	; 0x802c04 <__brkval>
    204c:	f0 91 05 2c 	lds	r31, 0x2C05	; 0x802c05 <__brkval+0x1>
    2050:	e2 17       	cp	r30, r18
    2052:	f3 07       	cpc	r31, r19
    2054:	a0 f4       	brcc	.+40     	; 0x207e <malloc+0x120>
    2056:	2e 1b       	sub	r18, r30
    2058:	3f 0b       	sbc	r19, r31
    205a:	28 17       	cp	r18, r24
    205c:	39 07       	cpc	r19, r25
    205e:	78 f0       	brcs	.+30     	; 0x207e <malloc+0x120>
    2060:	ac 01       	movw	r20, r24
    2062:	4e 5f       	subi	r20, 0xFE	; 254
    2064:	5f 4f       	sbci	r21, 0xFF	; 255
    2066:	24 17       	cp	r18, r20
    2068:	35 07       	cpc	r19, r21
    206a:	48 f0       	brcs	.+18     	; 0x207e <malloc+0x120>
    206c:	4e 0f       	add	r20, r30
    206e:	5f 1f       	adc	r21, r31
    2070:	40 93 04 2c 	sts	0x2C04, r20	; 0x802c04 <__brkval>
    2074:	50 93 05 2c 	sts	0x2C05, r21	; 0x802c05 <__brkval+0x1>
    2078:	81 93       	st	Z+, r24
    207a:	91 93       	st	Z+, r25
    207c:	02 c0       	rjmp	.+4      	; 0x2082 <malloc+0x124>
    207e:	e0 e0       	ldi	r30, 0x00	; 0
    2080:	f0 e0       	ldi	r31, 0x00	; 0
    2082:	cf 01       	movw	r24, r30
    2084:	df 91       	pop	r29
    2086:	cf 91       	pop	r28
    2088:	1f 91       	pop	r17
    208a:	0f 91       	pop	r16
    208c:	08 95       	ret

0000208e <free>:
    208e:	cf 93       	push	r28
    2090:	df 93       	push	r29
    2092:	00 97       	sbiw	r24, 0x00	; 0
    2094:	09 f4       	brne	.+2      	; 0x2098 <free+0xa>
    2096:	81 c0       	rjmp	.+258    	; 0x219a <free+0x10c>
    2098:	fc 01       	movw	r30, r24
    209a:	32 97       	sbiw	r30, 0x02	; 2
    209c:	12 82       	std	Z+2, r1	; 0x02
    209e:	13 82       	std	Z+3, r1	; 0x03
    20a0:	a0 91 06 2c 	lds	r26, 0x2C06	; 0x802c06 <__flp>
    20a4:	b0 91 07 2c 	lds	r27, 0x2C07	; 0x802c07 <__flp+0x1>
    20a8:	10 97       	sbiw	r26, 0x00	; 0
    20aa:	81 f4       	brne	.+32     	; 0x20cc <free+0x3e>
    20ac:	20 81       	ld	r18, Z
    20ae:	31 81       	ldd	r19, Z+1	; 0x01
    20b0:	82 0f       	add	r24, r18
    20b2:	93 1f       	adc	r25, r19
    20b4:	20 91 04 2c 	lds	r18, 0x2C04	; 0x802c04 <__brkval>
    20b8:	30 91 05 2c 	lds	r19, 0x2C05	; 0x802c05 <__brkval+0x1>
    20bc:	28 17       	cp	r18, r24
    20be:	39 07       	cpc	r19, r25
    20c0:	51 f5       	brne	.+84     	; 0x2116 <free+0x88>
    20c2:	e0 93 04 2c 	sts	0x2C04, r30	; 0x802c04 <__brkval>
    20c6:	f0 93 05 2c 	sts	0x2C05, r31	; 0x802c05 <__brkval+0x1>
    20ca:	67 c0       	rjmp	.+206    	; 0x219a <free+0x10c>
    20cc:	ed 01       	movw	r28, r26
    20ce:	20 e0       	ldi	r18, 0x00	; 0
    20d0:	30 e0       	ldi	r19, 0x00	; 0
    20d2:	ce 17       	cp	r28, r30
    20d4:	df 07       	cpc	r29, r31
    20d6:	40 f4       	brcc	.+16     	; 0x20e8 <free+0x5a>
    20d8:	4a 81       	ldd	r20, Y+2	; 0x02
    20da:	5b 81       	ldd	r21, Y+3	; 0x03
    20dc:	9e 01       	movw	r18, r28
    20de:	41 15       	cp	r20, r1
    20e0:	51 05       	cpc	r21, r1
    20e2:	f1 f0       	breq	.+60     	; 0x2120 <free+0x92>
    20e4:	ea 01       	movw	r28, r20
    20e6:	f5 cf       	rjmp	.-22     	; 0x20d2 <free+0x44>
    20e8:	c2 83       	std	Z+2, r28	; 0x02
    20ea:	d3 83       	std	Z+3, r29	; 0x03
    20ec:	40 81       	ld	r20, Z
    20ee:	51 81       	ldd	r21, Z+1	; 0x01
    20f0:	84 0f       	add	r24, r20
    20f2:	95 1f       	adc	r25, r21
    20f4:	c8 17       	cp	r28, r24
    20f6:	d9 07       	cpc	r29, r25
    20f8:	59 f4       	brne	.+22     	; 0x2110 <free+0x82>
    20fa:	88 81       	ld	r24, Y
    20fc:	99 81       	ldd	r25, Y+1	; 0x01
    20fe:	84 0f       	add	r24, r20
    2100:	95 1f       	adc	r25, r21
    2102:	02 96       	adiw	r24, 0x02	; 2
    2104:	80 83       	st	Z, r24
    2106:	91 83       	std	Z+1, r25	; 0x01
    2108:	8a 81       	ldd	r24, Y+2	; 0x02
    210a:	9b 81       	ldd	r25, Y+3	; 0x03
    210c:	82 83       	std	Z+2, r24	; 0x02
    210e:	93 83       	std	Z+3, r25	; 0x03
    2110:	21 15       	cp	r18, r1
    2112:	31 05       	cpc	r19, r1
    2114:	29 f4       	brne	.+10     	; 0x2120 <free+0x92>
    2116:	e0 93 06 2c 	sts	0x2C06, r30	; 0x802c06 <__flp>
    211a:	f0 93 07 2c 	sts	0x2C07, r31	; 0x802c07 <__flp+0x1>
    211e:	3d c0       	rjmp	.+122    	; 0x219a <free+0x10c>
    2120:	e9 01       	movw	r28, r18
    2122:	ea 83       	std	Y+2, r30	; 0x02
    2124:	fb 83       	std	Y+3, r31	; 0x03
    2126:	49 91       	ld	r20, Y+
    2128:	59 91       	ld	r21, Y+
    212a:	c4 0f       	add	r28, r20
    212c:	d5 1f       	adc	r29, r21
    212e:	ec 17       	cp	r30, r28
    2130:	fd 07       	cpc	r31, r29
    2132:	61 f4       	brne	.+24     	; 0x214c <free+0xbe>
    2134:	80 81       	ld	r24, Z
    2136:	91 81       	ldd	r25, Z+1	; 0x01
    2138:	84 0f       	add	r24, r20
    213a:	95 1f       	adc	r25, r21
    213c:	02 96       	adiw	r24, 0x02	; 2
    213e:	e9 01       	movw	r28, r18
    2140:	88 83       	st	Y, r24
    2142:	99 83       	std	Y+1, r25	; 0x01
    2144:	82 81       	ldd	r24, Z+2	; 0x02
    2146:	93 81       	ldd	r25, Z+3	; 0x03
    2148:	8a 83       	std	Y+2, r24	; 0x02
    214a:	9b 83       	std	Y+3, r25	; 0x03
    214c:	e0 e0       	ldi	r30, 0x00	; 0
    214e:	f0 e0       	ldi	r31, 0x00	; 0
    2150:	12 96       	adiw	r26, 0x02	; 2
    2152:	8d 91       	ld	r24, X+
    2154:	9c 91       	ld	r25, X
    2156:	13 97       	sbiw	r26, 0x03	; 3
    2158:	00 97       	sbiw	r24, 0x00	; 0
    215a:	19 f0       	breq	.+6      	; 0x2162 <free+0xd4>
    215c:	fd 01       	movw	r30, r26
    215e:	dc 01       	movw	r26, r24
    2160:	f7 cf       	rjmp	.-18     	; 0x2150 <free+0xc2>
    2162:	8d 91       	ld	r24, X+
    2164:	9c 91       	ld	r25, X
    2166:	11 97       	sbiw	r26, 0x01	; 1
    2168:	9d 01       	movw	r18, r26
    216a:	2e 5f       	subi	r18, 0xFE	; 254
    216c:	3f 4f       	sbci	r19, 0xFF	; 255
    216e:	82 0f       	add	r24, r18
    2170:	93 1f       	adc	r25, r19
    2172:	20 91 04 2c 	lds	r18, 0x2C04	; 0x802c04 <__brkval>
    2176:	30 91 05 2c 	lds	r19, 0x2C05	; 0x802c05 <__brkval+0x1>
    217a:	28 17       	cp	r18, r24
    217c:	39 07       	cpc	r19, r25
    217e:	69 f4       	brne	.+26     	; 0x219a <free+0x10c>
    2180:	30 97       	sbiw	r30, 0x00	; 0
    2182:	29 f4       	brne	.+10     	; 0x218e <free+0x100>
    2184:	10 92 06 2c 	sts	0x2C06, r1	; 0x802c06 <__flp>
    2188:	10 92 07 2c 	sts	0x2C07, r1	; 0x802c07 <__flp+0x1>
    218c:	02 c0       	rjmp	.+4      	; 0x2192 <free+0x104>
    218e:	12 82       	std	Z+2, r1	; 0x02
    2190:	13 82       	std	Z+3, r1	; 0x03
    2192:	a0 93 04 2c 	sts	0x2C04, r26	; 0x802c04 <__brkval>
    2196:	b0 93 05 2c 	sts	0x2C05, r27	; 0x802c05 <__brkval+0x1>
    219a:	df 91       	pop	r29
    219c:	cf 91       	pop	r28
    219e:	08 95       	ret

000021a0 <memcpy>:
    21a0:	fb 01       	movw	r30, r22
    21a2:	dc 01       	movw	r26, r24
    21a4:	02 c0       	rjmp	.+4      	; 0x21aa <memcpy+0xa>
    21a6:	01 90       	ld	r0, Z+
    21a8:	0d 92       	st	X+, r0
    21aa:	41 50       	subi	r20, 0x01	; 1
    21ac:	50 40       	sbci	r21, 0x00	; 0
    21ae:	d8 f7       	brcc	.-10     	; 0x21a6 <memcpy+0x6>
    21b0:	08 95       	ret

000021b2 <_exit>:
    21b2:	f8 94       	cli

000021b4 <__stop_program>:
    21b4:	ff cf       	rjmp	.-2      	; 0x21b4 <__stop_program>
