# //  ModelSim SE-64 10.5c Jul 20 2016Linux 3.10.0-862.3.3.el7.x86_64
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do RXandTX.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:40:41 on Sep 17,2018
# vcom -reportprogress 300 -work work ../../project_1/project_1.srcs/sources_1/ip/clk_gen/clk_gen_sim_netlist.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clk_gen_clk_gen_clk_wiz
# -- Compiling architecture STRUCTURE of clk_gen_clk_gen_clk_wiz
# -- Compiling entity clk_gen
# -- Compiling architecture STRUCTURE of clk_gen
# -- Loading entity clk_gen_clk_gen_clk_wiz
# End time: 13:40:42 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:40:42 on Sep 17,2018
# vcom -reportprogress 300 -work work ../../project_1/project_1.srcs/sources_1/ip/clk_gen_1/clk_gen_1_sim_netlist.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clk_gen_1_clk_gen_1_clk_wiz
# -- Compiling architecture STRUCTURE of clk_gen_1_clk_gen_1_clk_wiz
# -- Compiling entity clk_gen_1
# -- Compiling architecture STRUCTURE of clk_gen_1
# -- Loading entity clk_gen_1_clk_gen_1_clk_wiz
# End time: 13:40:42 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:40:42 on Sep 17,2018
# vcom -reportprogress 300 -work work ../comparator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity comparator
# -- Compiling architecture Behavioral of comparator
# End time: 13:40:42 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:40:42 on Sep 17,2018
# vcom -reportprogress 300 -work work ../generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity generator
# -- Compiling architecture Behavioral of generator
# End time: 13:40:42 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:40:42 on Sep 17,2018
# vcom -reportprogress 300 -work work ../loopback128gbps.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity loopback128gbps
# -- Compiling architecture Behavioral of loopback128gbps
# End time: 13:40:42 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:40:42 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_rx_lane.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# ** Warning: ../aurora_rx_lane.vhd(311): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 8 is not equal to right length 6).
# End time: 13:40:43 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:40:43 on Sep 17,2018
# vlog -reportprogress 300 -work work ../descrambler.v 
# -- Compiling module descrambler
# 
# Top level modules:
# 	descrambler
# End time: 13:40:43 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:40:43 on Sep 17,2018
# vcom -reportprogress 300 -work work ../gearbox32to66.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gearbox32to66
# -- Compiling architecture rtl of gearbox32to66
# End time: 13:40:43 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:40:43 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_rx_lane.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# ** Warning: ../aurora_rx_lane.vhd(311): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 8 is not equal to right length 6).
# End time: 13:40:43 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:40:43 on Sep 17,2018
# vcom -reportprogress 300 -work work ../delay_controller_wrap.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity delay_controller_wrap
# -- Compiling architecture arch_delay_controller_wrap of delay_controller_wrap
# End time: 13:40:44 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:40:44 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes_1_to_468_idelay_ddr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity serdes_1_to_468_idelay_ddr
# -- Compiling architecture arch_serdes_1_to_468_idelay_ddr of serdes_1_to_468_idelay_ddr
# End time: 13:40:44 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:40:44 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_tx_lane128.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aurora_tx_lane128
# -- Compiling architecture Behavioral of aurora_tx_lane128
# End time: 13:40:44 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:40:44 on Sep 17,2018
# vcom -reportprogress 300 -work work ../gearbox66to32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity gearbox66to32
# -- Compiling architecture Behavioral of gearbox66to32
# End time: 13:40:45 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:40:45 on Sep 17,2018
# vlog -reportprogress 300 -work work ../scrambler.v 
# -- Compiling module scrambler
# 
# Top level modules:
# 	scrambler
# End time: 13:40:45 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:40:45 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes8to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity serdes8to1
# -- Compiling architecture Behavioral of serdes8to1
# End time: 13:40:45 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:40:45 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes32to8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity serdes32to8
# -- Compiling architecture Behavioral of serdes32to8
# End time: 13:40:45 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:40:45 on Sep 17,2018
# vlog -reportprogress 300 -work work ./RXandTX_tb.sv 
# -- Compiling module RXandTX_tb
# 
# Top level modules:
# 	RXandTX_tb
# End time: 13:40:45 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 1ps -novopt work.RXandTX_tb -L unisim 
# Start time: 13:40:45 on Sep 17,2018
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.RXandTX_tb
# Loading sv_std.std
# Loading work.RXandTX_tb
# Loading std.standard
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.loopback128gbps(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.loopback128gbps(behavioral)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.obuf(obuf_v)
# Loading unisim.ibufds(ibufds_v)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.clk_gen(structure)
# Loading work.clk_gen(structure)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.clk_gen_clk_gen_clk_wiz(structure)
# Loading work.clk_gen_clk_gen_clk_wiz(structure)
# Loading unisim.bufg(bufg_v)
# Loading unisim.ibuf(ibuf_v)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading unisim.mmcme2_adv(mmcme2_adv_v)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.clk_gen_1(structure)
# Loading work.clk_gen_1(structure)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.clk_gen_1_clk_gen_1_clk_wiz(structure)
# Loading work.clk_gen_1_clk_gen_1_clk_wiz(structure)
# ** Warning: (vsim-3473) Component instance "MapILA : ila_3" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut File: ../loopback128gbps.vhd
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.generator(behavioral)
# Loading work.generator(behavioral)
# ** Warning: (vsim-3473) Component instance "MapILA : ila_0" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /RXandTX_tb/dut/lane_loop(0) File: ../loopback128gbps.vhd
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.aurora_tx_lane128(behavioral)
# Loading work.aurora_tx_lane128(behavioral)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.scrambler
# Loading work.scrambler
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.gearbox66to32(behavioral)
# Loading work.gearbox66to32(behavioral)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.serdes32to8(behavioral)
# Loading work.serdes32to8(behavioral)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.serdes8to1(behavioral)
# Loading work.serdes8to1(behavioral)
# Loading unisim.oserdese2(oserdese2_v)
# Loading secureip.OSERDESE2_WRAP
# Loading secureip.B_OSERDESE2
# Loading unisim.obufds(obufds_v)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.aurora_rx_lane(behavioral)
# Loading work.aurora_rx_lane(behavioral)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.gearbox32to66(rtl)
# Loading work.gearbox32to66(rtl)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.descrambler
# Loading work.descrambler
# ** Warning: (vsim-3473) Component instance "MapILA : ila_1" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut/lane_loop(0)/Map3 File: ../aurora_rx_lane.vhd
# ** Warning: (vsim-8822) ./RXandTX_tb.sv(7): [TFMPC] - Missing Verilog connection for formal VHDL port 'rsta_o'.
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut File: ../loopback128gbps.vhd
# ** Warning: (vsim-8822) ./RXandTX_tb.sv(7): [TFMPC] - Missing Verilog connection for formal VHDL port 'rstb_o'.
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut File: ../loopback128gbps.vhd
# ** Warning: (vsim-8822) ./RXandTX_tb.sv(7): [TFMPC] - Missing Verilog connection for formal VHDL port 'led1_o'.
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut File: ../loopback128gbps.vhd
# ** Warning: (vsim-8683) Uninitialized out port /RXandTX_tb/dut/lane_loop(0)/Map2/Map4serdes1to8/OFB_o has no driver.
# This port will contribute value (U) to the signal network.
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
# ** Error: (vish-4014) No objects found matching '/RXandTX_tb/dut/Map3/bit_time_value'.
# Executing ONERROR command at macro ./wave_RXandTX.do line 37
# ** Error: (vish-4014) No objects found matching '/RXandTX_tb/dut/Map3/c_CMD_HEADER'.
# Executing ONERROR command at macro ./wave_RXandTX.do line 38
# ** Error: (vish-4014) No objects found matching '/RXandTX_tb/dut/Map3/c_DATA_HEADER'.
# Executing ONERROR command at macro ./wave_RXandTX.do line 39
# ** Error: (vish-4014) No objects found matching '/RXandTX_tb/dut/Map3/c_SLIP_SERDES_MAX'.
# Executing ONERROR command at macro ./wave_RXandTX.do line 40
# ** Error: (vish-4014) No objects found matching '/RXandTX_tb/dut/Map3/c_SYNC_MAX'.
# Executing ONERROR command at macro ./wave_RXandTX.do line 41
# ** Error: (vish-4014) No objects found matching '/RXandTX_tb/dut/Map3/c_VALID_WAIT'.
# Executing ONERROR command at macro ./wave_RXandTX.do line 42
# ** Error: (vish-4014) No objects found matching '/RXandTX_tb/dut/Map3/clk_rx_i'.
# Executing ONERROR command at macro ./wave_RXandTX.do line 43
# ** Error: (vish-4014) No objects found matching '/RXandTX_tb/dut/Map3/clk_serdes_i'.
# Executing ONERROR command at macro ./wave_RXandTX.do line 44
# ** Error: (vish-4014) No objects found matching '/RXandTX_tb/dut/Map3/datain_n'.
# Executing ONERROR command at macro ./wave_RXandTX.do line 45
# ** Error: (vish-4014) No objects found matching '/RXandTX_tb/dut/Map3/datain_p'.
# Executing ONERROR command at macro ./wave_RXandTX.do line 46
# ** Error: (vish-4014) No objects found matching '/RXandTX_tb/dut/Map3/descrambled_data'.
# Executing ONERROR command at macro ./wave_RXandTX.do line 47
# ** Error: (vish-4014) No objects found matching '/RXandTX_tb/dut/Map3/descrambled_data_valid'.
# Executing ONERROR command at macro ./wave_RXandTX.do line 48
# ** Error: (vish-4014) No objects found matching '/RXandTX_tb/dut/Map3/descrambled_header'.
# Executing ONERROR command at macro ./wave_RXandTX.do line 49
# ** Error: (vish-4014) No objects found matching '/RXandTX_tb/dut/Map3/eye_info'.
# Executing ONERROR command at macro ./wave_RXandTX.do line 50
# ** Error: (vish-4014) No objects found matching '/RXandTX_tb/dut/Map3/g_SERDES_TYPE'.
# Executing ONERROR command at macro ./wave_RXandTX.do line 51
# ** Error: (vish-4014) No objects found matching '/RXandTX_tb/dut/Map3/gearbox_data66'.
# Executing ONERROR command at macro ./wave_RXandTX.do line 52
# ** Error: (vish-4014) No objects found matching '/RXandTX_tb/dut/Map3/gearbox_data66_valid'.
# Executing ONERROR command at macro ./wave_RXandTX.do line 53
# ** Error: (vish-4014) No objects found matching '/RXandTX_tb/dut/Map3/gearbox_data66_valid_d'.
# Executing ONERROR command at macro ./wave_RXandTX.do line 54
# ** Error: (vish-4014) No objects found matching '/RXandTX_tb/dut/Map3/gearbox_slip'.
# Executing ONERROR command at macro ./wave_RXandTX.do line 55
# ** Error: (vish-4014) No objects found matching '/RXandTX_tb/dut/Map3/m_delay_1hot'.
# Executing ONERROR command at macro ./wave_RXandTX.do line 56
# ** Error: (vish-4014) No objects found matching '/RXandTX_tb/dut/Map3/rst'.
# Executing ONERROR command at macro ./wave_RXandTX.do line 57
# ** Error: (vish-4014) No objects found matching '/RXandTX_tb/dut/Map3/rst_n_i'.
# Executing ONERROR command at macro ./wave_RXandTX.do line 58
# ** Error: (vish-4014) No objects found matching '/RXandTX_tb/dut/Map3/rx8'.
# Executing ONERROR command at macro ./wave_RXandTX.do line 59
# ** Error: (vish-4014) No objects found matching '/RXandTX_tb/dut/Map3/rx32'.
# Executing ONERROR command at macro ./wave_RXandTX.do line 60
# ** Error: (vish-4014) No objects found matching '/RXandTX_tb/dut/Map3/rx_data_i_n'.
# Executing ONERROR command at macro ./wave_RXandTX.do line 61
# ** Error: (vish-4014) No objects found matching '/RXandTX_tb/dut/Map3/rx_data_i_p'.
# Executing ONERROR command at macro ./wave_RXandTX.do line 62
# ** Error: (vish-4014) No objects found matching '/RXandTX_tb/dut/Map3/rx_data_o'.
# Executing ONERROR command at macro ./wave_RXandTX.do line 63
# ** Error: (vish-4014) No objects found matching '/RXandTX_tb/dut/Map3/rx_header_o'.
# Executing ONERROR command at macro ./wave_RXandTX.do line 64
# ** Error: (vish-4014) No objects found matching '/RXandTX_tb/dut/Map3/rx_stat_o'.
# Executing ONERROR command at macro ./wave_RXandTX.do line 65
# ** Error: (vish-4014) No objects found matching '/RXandTX_tb/dut/Map3/rx_valid_o'.
# Executing ONERROR command at macro ./wave_RXandTX.do line 66
# ** Error: (vish-4014) No objects found matching '/RXandTX_tb/dut/Map3/scrambled_data66'.
# Executing ONERROR command at macro ./wave_RXandTX.do line 67
# ** Error: (vish-4014) No objects found matching '/RXandTX_tb/dut/Map3/scrambled_data_valid'.
# Executing ONERROR command at macro ./wave_RXandTX.do line 68
# ** Error: (vish-4014) No objects found matching '/RXandTX_tb/dut/Map3/scrambled_data_valid_d'.
# Executing ONERROR command at macro ./wave_RXandTX.do line 69
# ** Error: (vish-4014) No objects found matching '/RXandTX_tb/dut/Map3/serdes_cnt'.
# Executing ONERROR command at macro ./wave_RXandTX.do line 70
# ** Error: (vish-4014) No objects found matching '/RXandTX_tb/dut/Map3/serdes_data2'.
# Executing ONERROR command at macro ./wave_RXandTX.do line 71
# ** Error: (vish-4014) No objects found matching '/RXandTX_tb/dut/Map3/serdes_data2_valid'.
# Executing ONERROR command at macro ./wave_RXandTX.do line 72
# ** Error: (vish-4014) No objects found matching '/RXandTX_tb/dut/Map3/serdes_data8'.
# Executing ONERROR command at macro ./wave_RXandTX.do line 73
# ** Error: (vish-4014) No objects found matching '/RXandTX_tb/dut/Map3/serdes_data8_d'.
# Executing ONERROR command at macro ./wave_RXandTX.do line 74
# ** Error: (vish-4014) No objects found matching '/RXandTX_tb/dut/Map3/serdes_data32'.
# Executing ONERROR command at macro ./wave_RXandTX.do line 75
# ** Error: (vish-4014) No objects found matching '/RXandTX_tb/dut/Map3/serdes_data32_shift'.
# Executing ONERROR command at macro ./wave_RXandTX.do line 76
# ** Error: (vish-4014) No objects found matching '/RXandTX_tb/dut/Map3/serdes_data32_valid'.
# Executing ONERROR command at macro ./wave_RXandTX.do line 77
# ** Error: (vish-4014) No objects found matching '/RXandTX_tb/dut/Map3/serdes_idelay_rdy'.
# Executing ONERROR command at macro ./wave_RXandTX.do line 78
# ** Error: (vish-4014) No objects found matching '/RXandTX_tb/dut/Map3/serdes_lock'.
# Executing ONERROR command at macro ./wave_RXandTX.do line 79
# ** Error: (vish-4014) No objects found matching '/RXandTX_tb/dut/Map3/serdes_slip'.
# Executing ONERROR command at macro ./wave_RXandTX.do line 80
# ** Error: (vish-4014) No objects found matching '/RXandTX_tb/dut/Map3/slip_cnt'.
# Executing ONERROR command at macro ./wave_RXandTX.do line 81
# ** Error: (vish-4014) No objects found matching '/RXandTX_tb/dut/Map3/sync_cnt'.
# Executing ONERROR command at macro ./wave_RXandTX.do line 82
# ** Error: (vish-4014) No objects found matching '/RXandTX_tb/dut/Map3/valid_cnt'.
# Executing ONERROR command at macro ./wave_RXandTX.do line 83
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut
add wave -position insertpoint  \
sim:/RXandTX_tb/sda_o \
sim:/RXandTX_tb/scl_o \
sim:/RXandTX_tb/latch_o \
sim:/RXandTX_tb/sdi_i \
sim:/RXandTX_tb/sreg
add wave -position insertpoint  \
sim:/RXandTX_tb/dut/bitslip \
sim:/RXandTX_tb/dut/flip
add wave -position insertpoint  \
sim:/RXandTX_tb/dut/sreg \
sim:/RXandTX_tb/dut/check
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/dsmith/Desktop/transmission_test/files/test/wave_RXandTX.do
do RXandTX.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:43:11 on Sep 17,2018
# vcom -reportprogress 300 -work work ../../project_1/project_1.srcs/sources_1/ip/clk_gen/clk_gen_sim_netlist.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clk_gen_clk_gen_clk_wiz
# -- Compiling architecture STRUCTURE of clk_gen_clk_gen_clk_wiz
# -- Compiling entity clk_gen
# -- Compiling architecture STRUCTURE of clk_gen
# -- Loading entity clk_gen_clk_gen_clk_wiz
# End time: 13:43:12 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:43:12 on Sep 17,2018
# vcom -reportprogress 300 -work work ../../project_1/project_1.srcs/sources_1/ip/clk_gen_1/clk_gen_1_sim_netlist.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clk_gen_1_clk_gen_1_clk_wiz
# -- Compiling architecture STRUCTURE of clk_gen_1_clk_gen_1_clk_wiz
# -- Compiling entity clk_gen_1
# -- Compiling architecture STRUCTURE of clk_gen_1
# -- Loading entity clk_gen_1_clk_gen_1_clk_wiz
# End time: 13:43:12 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:43:12 on Sep 17,2018
# vcom -reportprogress 300 -work work ../comparator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity comparator
# -- Compiling architecture Behavioral of comparator
# End time: 13:43:12 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:43:12 on Sep 17,2018
# vcom -reportprogress 300 -work work ../generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity generator
# -- Compiling architecture Behavioral of generator
# End time: 13:43:12 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:43:12 on Sep 17,2018
# vcom -reportprogress 300 -work work ../loopback128gbps.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity loopback128gbps
# -- Compiling architecture Behavioral of loopback128gbps
# End time: 13:43:12 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:43:12 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_rx_lane.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# ** Warning: ../aurora_rx_lane.vhd(311): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 8 is not equal to right length 6).
# End time: 13:43:13 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:43:13 on Sep 17,2018
# vlog -reportprogress 300 -work work ../descrambler.v 
# -- Compiling module descrambler
# 
# Top level modules:
# 	descrambler
# End time: 13:43:13 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:43:13 on Sep 17,2018
# vcom -reportprogress 300 -work work ../gearbox32to66.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gearbox32to66
# -- Compiling architecture rtl of gearbox32to66
# End time: 13:43:13 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:43:13 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_rx_lane.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# ** Warning: ../aurora_rx_lane.vhd(311): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 8 is not equal to right length 6).
# End time: 13:43:13 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:43:13 on Sep 17,2018
# vcom -reportprogress 300 -work work ../delay_controller_wrap.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity delay_controller_wrap
# -- Compiling architecture arch_delay_controller_wrap of delay_controller_wrap
# End time: 13:43:14 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:43:14 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes_1_to_468_idelay_ddr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity serdes_1_to_468_idelay_ddr
# -- Compiling architecture arch_serdes_1_to_468_idelay_ddr of serdes_1_to_468_idelay_ddr
# End time: 13:43:14 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:43:14 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_tx_lane128.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aurora_tx_lane128
# -- Compiling architecture Behavioral of aurora_tx_lane128
# End time: 13:43:14 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:43:14 on Sep 17,2018
# vcom -reportprogress 300 -work work ../gearbox66to32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity gearbox66to32
# -- Compiling architecture Behavioral of gearbox66to32
# End time: 13:43:14 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:43:14 on Sep 17,2018
# vlog -reportprogress 300 -work work ../scrambler.v 
# -- Compiling module scrambler
# 
# Top level modules:
# 	scrambler
# End time: 13:43:14 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:43:14 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes8to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity serdes8to1
# -- Compiling architecture Behavioral of serdes8to1
# End time: 13:43:15 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:43:15 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes32to8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity serdes32to8
# -- Compiling architecture Behavioral of serdes32to8
# End time: 13:43:15 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:43:15 on Sep 17,2018
# vlog -reportprogress 300 -work work ./RXandTX_tb.sv 
# -- Compiling module RXandTX_tb
# 
# Top level modules:
# 	RXandTX_tb
# End time: 13:43:15 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:43:16 on Sep 17,2018, Elapsed time: 0:02:31
# Errors: 141, Warnings: 11
# vsim -t 1ps -novopt work.RXandTX_tb -L unisim 
# Start time: 13:43:16 on Sep 17,2018
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.RXandTX_tb
# Loading sv_std.std
# Loading work.RXandTX_tb
# Loading std.standard
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.loopback128gbps(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.loopback128gbps(behavioral)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.obuf(obuf_v)
# Loading unisim.ibufds(ibufds_v)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.clk_gen(structure)
# Loading work.clk_gen(structure)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.clk_gen_clk_gen_clk_wiz(structure)
# Loading work.clk_gen_clk_gen_clk_wiz(structure)
# Loading unisim.bufg(bufg_v)
# Loading unisim.ibuf(ibuf_v)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading unisim.mmcme2_adv(mmcme2_adv_v)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.clk_gen_1(structure)
# Loading work.clk_gen_1(structure)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.clk_gen_1_clk_gen_1_clk_wiz(structure)
# Loading work.clk_gen_1_clk_gen_1_clk_wiz(structure)
# ** Warning: (vsim-3473) Component instance "MapILA : ila_3" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut File: ../loopback128gbps.vhd
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.generator(behavioral)
# Loading work.generator(behavioral)
# ** Warning: (vsim-3473) Component instance "MapILA : ila_0" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /RXandTX_tb/dut/lane_loop(0) File: ../loopback128gbps.vhd
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.aurora_tx_lane128(behavioral)
# Loading work.aurora_tx_lane128(behavioral)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.scrambler
# Loading work.scrambler
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.gearbox66to32(behavioral)
# Loading work.gearbox66to32(behavioral)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.serdes32to8(behavioral)
# Loading work.serdes32to8(behavioral)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.serdes8to1(behavioral)
# Loading work.serdes8to1(behavioral)
# Loading unisim.oserdese2(oserdese2_v)
# Loading secureip.OSERDESE2_WRAP
# Loading secureip.B_OSERDESE2
# Loading unisim.obufds(obufds_v)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.aurora_rx_lane(behavioral)
# Loading work.aurora_rx_lane(behavioral)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.gearbox32to66(rtl)
# Loading work.gearbox32to66(rtl)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.descrambler
# Loading work.descrambler
# ** Warning: (vsim-3473) Component instance "MapILA : ila_1" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut/lane_loop(0)/Map3 File: ../aurora_rx_lane.vhd
# ** Warning: (vsim-8822) ./RXandTX_tb.sv(7): [TFMPC] - Missing Verilog connection for formal VHDL port 'rsta_o'.
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut File: ../loopback128gbps.vhd
# ** Warning: (vsim-8822) ./RXandTX_tb.sv(7): [TFMPC] - Missing Verilog connection for formal VHDL port 'rstb_o'.
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut File: ../loopback128gbps.vhd
# ** Warning: (vsim-8822) ./RXandTX_tb.sv(7): [TFMPC] - Missing Verilog connection for formal VHDL port 'led1_o'.
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut File: ../loopback128gbps.vhd
# ** Warning: (vsim-8683) Uninitialized out port /RXandTX_tb/dut/lane_loop(0)/Map2/Map4serdes1to8/OFB_o has no driver.
# This port will contribute value (U) to the signal network.
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut
# ** Note: $stop    : ./RXandTX_tb.sv(67)
#    Time: 2500012500 ps  Iteration: 8  Instance: /RXandTX_tb
# Break in Module RXandTX_tb at ./RXandTX_tb.sv line 67
do RXandTX.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:47:41 on Sep 17,2018
# vcom -reportprogress 300 -work work ../../project_1/project_1.srcs/sources_1/ip/clk_gen/clk_gen_sim_netlist.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clk_gen_clk_gen_clk_wiz
# -- Compiling architecture STRUCTURE of clk_gen_clk_gen_clk_wiz
# -- Compiling entity clk_gen
# -- Compiling architecture STRUCTURE of clk_gen
# -- Loading entity clk_gen_clk_gen_clk_wiz
# End time: 13:47:42 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:47:42 on Sep 17,2018
# vcom -reportprogress 300 -work work ../../project_1/project_1.srcs/sources_1/ip/clk_gen_1/clk_gen_1_sim_netlist.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clk_gen_1_clk_gen_1_clk_wiz
# -- Compiling architecture STRUCTURE of clk_gen_1_clk_gen_1_clk_wiz
# -- Compiling entity clk_gen_1
# -- Compiling architecture STRUCTURE of clk_gen_1
# -- Loading entity clk_gen_1_clk_gen_1_clk_wiz
# End time: 13:47:42 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:47:42 on Sep 17,2018
# vcom -reportprogress 300 -work work ../comparator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity comparator
# -- Compiling architecture Behavioral of comparator
# End time: 13:47:42 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:47:42 on Sep 17,2018
# vcom -reportprogress 300 -work work ../generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity generator
# -- Compiling architecture Behavioral of generator
# End time: 13:47:42 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:47:42 on Sep 17,2018
# vcom -reportprogress 300 -work work ../loopback128gbps.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity loopback128gbps
# -- Compiling architecture Behavioral of loopback128gbps
# End time: 13:47:43 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:47:43 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_rx_lane.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# ** Warning: ../aurora_rx_lane.vhd(311): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 8 is not equal to right length 6).
# End time: 13:47:43 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:47:43 on Sep 17,2018
# vlog -reportprogress 300 -work work ../descrambler.v 
# -- Compiling module descrambler
# 
# Top level modules:
# 	descrambler
# End time: 13:47:43 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:47:43 on Sep 17,2018
# vcom -reportprogress 300 -work work ../gearbox32to66.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gearbox32to66
# -- Compiling architecture rtl of gearbox32to66
# End time: 13:47:43 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:47:43 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_rx_lane.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# ** Warning: ../aurora_rx_lane.vhd(311): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 8 is not equal to right length 6).
# End time: 13:47:44 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:47:44 on Sep 17,2018
# vcom -reportprogress 300 -work work ../delay_controller_wrap.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity delay_controller_wrap
# -- Compiling architecture arch_delay_controller_wrap of delay_controller_wrap
# End time: 13:47:44 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:47:44 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes_1_to_468_idelay_ddr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity serdes_1_to_468_idelay_ddr
# -- Compiling architecture arch_serdes_1_to_468_idelay_ddr of serdes_1_to_468_idelay_ddr
# End time: 13:47:45 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:47:45 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_tx_lane128.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aurora_tx_lane128
# -- Compiling architecture Behavioral of aurora_tx_lane128
# End time: 13:47:45 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:47:45 on Sep 17,2018
# vcom -reportprogress 300 -work work ../gearbox66to32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity gearbox66to32
# -- Compiling architecture Behavioral of gearbox66to32
# End time: 13:47:45 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:47:45 on Sep 17,2018
# vlog -reportprogress 300 -work work ../scrambler.v 
# -- Compiling module scrambler
# 
# Top level modules:
# 	scrambler
# End time: 13:47:45 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:47:45 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes8to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity serdes8to1
# -- Compiling architecture Behavioral of serdes8to1
# End time: 13:47:45 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:47:45 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes32to8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity serdes32to8
# -- Compiling architecture Behavioral of serdes32to8
# End time: 13:47:45 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:47:45 on Sep 17,2018
# vlog -reportprogress 300 -work work ./RXandTX_tb.sv 
# -- Compiling module RXandTX_tb
# 
# Top level modules:
# 	RXandTX_tb
# End time: 13:47:45 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:48:02 on Sep 17,2018, Elapsed time: 0:04:46
# Errors: 0, Warnings: 11
# vsim -t 1ps -novopt work.RXandTX_tb -L unisim 
# Start time: 13:48:02 on Sep 17,2018
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.RXandTX_tb
# Loading sv_std.std
# Loading work.RXandTX_tb
# Loading std.standard
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.loopback128gbps(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.loopback128gbps(behavioral)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.obuf(obuf_v)
# Loading unisim.ibufds(ibufds_v)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.clk_gen(structure)
# Loading work.clk_gen(structure)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.clk_gen_clk_gen_clk_wiz(structure)
# Loading work.clk_gen_clk_gen_clk_wiz(structure)
# Loading unisim.bufg(bufg_v)
# Loading unisim.ibuf(ibuf_v)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading unisim.mmcme2_adv(mmcme2_adv_v)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.clk_gen_1(structure)
# Loading work.clk_gen_1(structure)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.clk_gen_1_clk_gen_1_clk_wiz(structure)
# Loading work.clk_gen_1_clk_gen_1_clk_wiz(structure)
# ** Warning: (vsim-3473) Component instance "MapILA : ila_3" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut File: ../loopback128gbps.vhd
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.generator(behavioral)
# Loading work.generator(behavioral)
# ** Warning: (vsim-3473) Component instance "MapILA : ila_0" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /RXandTX_tb/dut/lane_loop(0) File: ../loopback128gbps.vhd
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.aurora_tx_lane128(behavioral)
# Loading work.aurora_tx_lane128(behavioral)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.scrambler
# Loading work.scrambler
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.gearbox66to32(behavioral)
# Loading work.gearbox66to32(behavioral)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.serdes32to8(behavioral)
# Loading work.serdes32to8(behavioral)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.serdes8to1(behavioral)
# Loading work.serdes8to1(behavioral)
# Loading unisim.oserdese2(oserdese2_v)
# Loading secureip.OSERDESE2_WRAP
# Loading secureip.B_OSERDESE2
# Loading unisim.obufds(obufds_v)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.aurora_rx_lane(behavioral)
# Loading work.aurora_rx_lane(behavioral)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.gearbox32to66(rtl)
# Loading work.gearbox32to66(rtl)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.descrambler
# Loading work.descrambler
# ** Warning: (vsim-3473) Component instance "MapILA : ila_1" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut/lane_loop(0)/Map3 File: ../aurora_rx_lane.vhd
# ** Warning: (vsim-8822) ./RXandTX_tb.sv(7): [TFMPC] - Missing Verilog connection for formal VHDL port 'rsta_o'.
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut File: ../loopback128gbps.vhd
# ** Warning: (vsim-8822) ./RXandTX_tb.sv(7): [TFMPC] - Missing Verilog connection for formal VHDL port 'rstb_o'.
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut File: ../loopback128gbps.vhd
# ** Warning: (vsim-8822) ./RXandTX_tb.sv(7): [TFMPC] - Missing Verilog connection for formal VHDL port 'led1_o'.
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut File: ../loopback128gbps.vhd
# ** Warning: (vsim-8683) Uninitialized out port /RXandTX_tb/dut/lane_loop(0)/Map2/Map4serdes1to8/OFB_o has no driver.
# This port will contribute value (U) to the signal network.
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut
# ** Note: $stop    : ./RXandTX_tb.sv(76)
#    Time: 2500012500 ps  Iteration: 8  Instance: /RXandTX_tb
# Break in Module RXandTX_tb at ./RXandTX_tb.sv line 76
add wave -position insertpoint  \
sim:/RXandTX_tb/count
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/dsmith/Desktop/transmission_test/files/test/wave_RXandTX.do
do RXandTX.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:52:19 on Sep 17,2018
# vcom -reportprogress 300 -work work ../../project_1/project_1.srcs/sources_1/ip/clk_gen/clk_gen_sim_netlist.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clk_gen_clk_gen_clk_wiz
# -- Compiling architecture STRUCTURE of clk_gen_clk_gen_clk_wiz
# -- Compiling entity clk_gen
# -- Compiling architecture STRUCTURE of clk_gen
# -- Loading entity clk_gen_clk_gen_clk_wiz
# End time: 13:52:20 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:52:20 on Sep 17,2018
# vcom -reportprogress 300 -work work ../../project_1/project_1.srcs/sources_1/ip/clk_gen_1/clk_gen_1_sim_netlist.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clk_gen_1_clk_gen_1_clk_wiz
# -- Compiling architecture STRUCTURE of clk_gen_1_clk_gen_1_clk_wiz
# -- Compiling entity clk_gen_1
# -- Compiling architecture STRUCTURE of clk_gen_1
# -- Loading entity clk_gen_1_clk_gen_1_clk_wiz
# End time: 13:52:20 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:52:20 on Sep 17,2018
# vcom -reportprogress 300 -work work ../comparator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity comparator
# -- Compiling architecture Behavioral of comparator
# End time: 13:52:20 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:52:20 on Sep 17,2018
# vcom -reportprogress 300 -work work ../generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity generator
# -- Compiling architecture Behavioral of generator
# End time: 13:52:20 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:52:20 on Sep 17,2018
# vcom -reportprogress 300 -work work ../loopback128gbps.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity loopback128gbps
# -- Compiling architecture Behavioral of loopback128gbps
# End time: 13:52:20 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:52:20 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_rx_lane.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# ** Warning: ../aurora_rx_lane.vhd(311): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 8 is not equal to right length 6).
# End time: 13:52:21 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:52:21 on Sep 17,2018
# vlog -reportprogress 300 -work work ../descrambler.v 
# -- Compiling module descrambler
# 
# Top level modules:
# 	descrambler
# End time: 13:52:21 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:52:21 on Sep 17,2018
# vcom -reportprogress 300 -work work ../gearbox32to66.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gearbox32to66
# -- Compiling architecture rtl of gearbox32to66
# End time: 13:52:21 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:52:21 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_rx_lane.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# ** Warning: ../aurora_rx_lane.vhd(311): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 8 is not equal to right length 6).
# End time: 13:52:21 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:52:21 on Sep 17,2018
# vcom -reportprogress 300 -work work ../delay_controller_wrap.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity delay_controller_wrap
# -- Compiling architecture arch_delay_controller_wrap of delay_controller_wrap
# End time: 13:52:22 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:52:22 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes_1_to_468_idelay_ddr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity serdes_1_to_468_idelay_ddr
# -- Compiling architecture arch_serdes_1_to_468_idelay_ddr of serdes_1_to_468_idelay_ddr
# End time: 13:52:22 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:52:22 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_tx_lane128.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aurora_tx_lane128
# -- Compiling architecture Behavioral of aurora_tx_lane128
# End time: 13:52:22 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:52:22 on Sep 17,2018
# vcom -reportprogress 300 -work work ../gearbox66to32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity gearbox66to32
# -- Compiling architecture Behavioral of gearbox66to32
# End time: 13:52:22 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:52:22 on Sep 17,2018
# vlog -reportprogress 300 -work work ../scrambler.v 
# -- Compiling module scrambler
# 
# Top level modules:
# 	scrambler
# End time: 13:52:23 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:52:23 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes8to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity serdes8to1
# -- Compiling architecture Behavioral of serdes8to1
# End time: 13:52:23 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:52:23 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes32to8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity serdes32to8
# -- Compiling architecture Behavioral of serdes32to8
# End time: 13:52:23 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:52:23 on Sep 17,2018
# vlog -reportprogress 300 -work work ./RXandTX_tb.sv 
# -- Compiling module RXandTX_tb
# 
# Top level modules:
# 	RXandTX_tb
# End time: 13:52:23 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:52:24 on Sep 17,2018, Elapsed time: 0:04:22
# Errors: 0, Warnings: 11
# vsim -t 1ps -novopt work.RXandTX_tb -L unisim 
# Start time: 13:52:24 on Sep 17,2018
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.RXandTX_tb
# Loading sv_std.std
# Loading work.RXandTX_tb
# Loading std.standard
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.loopback128gbps(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.loopback128gbps(behavioral)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.obuf(obuf_v)
# Loading unisim.ibufds(ibufds_v)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.clk_gen(structure)
# Loading work.clk_gen(structure)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.clk_gen_clk_gen_clk_wiz(structure)
# Loading work.clk_gen_clk_gen_clk_wiz(structure)
# Loading unisim.bufg(bufg_v)
# Loading unisim.ibuf(ibuf_v)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading unisim.mmcme2_adv(mmcme2_adv_v)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.clk_gen_1(structure)
# Loading work.clk_gen_1(structure)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.clk_gen_1_clk_gen_1_clk_wiz(structure)
# Loading work.clk_gen_1_clk_gen_1_clk_wiz(structure)
# ** Warning: (vsim-3473) Component instance "MapILA : ila_3" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut File: ../loopback128gbps.vhd
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.generator(behavioral)
# Loading work.generator(behavioral)
# ** Warning: (vsim-3473) Component instance "MapILA : ila_0" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /RXandTX_tb/dut/lane_loop(0) File: ../loopback128gbps.vhd
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.aurora_tx_lane128(behavioral)
# Loading work.aurora_tx_lane128(behavioral)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.scrambler
# Loading work.scrambler
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.gearbox66to32(behavioral)
# Loading work.gearbox66to32(behavioral)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.serdes32to8(behavioral)
# Loading work.serdes32to8(behavioral)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.serdes8to1(behavioral)
# Loading work.serdes8to1(behavioral)
# Loading unisim.oserdese2(oserdese2_v)
# Loading secureip.OSERDESE2_WRAP
# Loading secureip.B_OSERDESE2
# Loading unisim.obufds(obufds_v)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.aurora_rx_lane(behavioral)
# Loading work.aurora_rx_lane(behavioral)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.gearbox32to66(rtl)
# Loading work.gearbox32to66(rtl)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.descrambler
# Loading work.descrambler
# ** Warning: (vsim-3473) Component instance "MapILA : ila_1" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut/lane_loop(0)/Map3 File: ../aurora_rx_lane.vhd
# ** Warning: (vsim-8822) ./RXandTX_tb.sv(7): [TFMPC] - Missing Verilog connection for formal VHDL port 'rsta_o'.
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut File: ../loopback128gbps.vhd
# ** Warning: (vsim-8822) ./RXandTX_tb.sv(7): [TFMPC] - Missing Verilog connection for formal VHDL port 'rstb_o'.
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut File: ../loopback128gbps.vhd
# ** Warning: (vsim-8822) ./RXandTX_tb.sv(7): [TFMPC] - Missing Verilog connection for formal VHDL port 'led1_o'.
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut File: ../loopback128gbps.vhd
# ** Warning: (vsim-8683) Uninitialized out port /RXandTX_tb/dut/lane_loop(0)/Map2/Map4serdes1to8/OFB_o has no driver.
# This port will contribute value (U) to the signal network.
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut
# ** Note: $stop    : ./RXandTX_tb.sv(76)
#    Time: 2500012500 ps  Iteration: 8  Instance: /RXandTX_tb
# Break in Module RXandTX_tb at ./RXandTX_tb.sv line 76
add wave -position insertpoint  \
sim:/RXandTX_tb/dut/rsta_o \
sim:/RXandTX_tb/dut/rstb_o
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/dsmith/Desktop/transmission_test/files/test/wave_RXandTX.do
do RXandTX.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:56:16 on Sep 17,2018
# vcom -reportprogress 300 -work work ../../project_1/project_1.srcs/sources_1/ip/clk_gen/clk_gen_sim_netlist.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clk_gen_clk_gen_clk_wiz
# -- Compiling architecture STRUCTURE of clk_gen_clk_gen_clk_wiz
# -- Compiling entity clk_gen
# -- Compiling architecture STRUCTURE of clk_gen
# -- Loading entity clk_gen_clk_gen_clk_wiz
# End time: 13:56:17 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:56:17 on Sep 17,2018
# vcom -reportprogress 300 -work work ../../project_1/project_1.srcs/sources_1/ip/clk_gen_1/clk_gen_1_sim_netlist.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clk_gen_1_clk_gen_1_clk_wiz
# -- Compiling architecture STRUCTURE of clk_gen_1_clk_gen_1_clk_wiz
# -- Compiling entity clk_gen_1
# -- Compiling architecture STRUCTURE of clk_gen_1
# -- Loading entity clk_gen_1_clk_gen_1_clk_wiz
# End time: 13:56:17 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:56:17 on Sep 17,2018
# vcom -reportprogress 300 -work work ../comparator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity comparator
# -- Compiling architecture Behavioral of comparator
# End time: 13:56:17 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:56:17 on Sep 17,2018
# vcom -reportprogress 300 -work work ../generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity generator
# -- Compiling architecture Behavioral of generator
# End time: 13:56:17 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:56:17 on Sep 17,2018
# vcom -reportprogress 300 -work work ../loopback128gbps.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity loopback128gbps
# -- Compiling architecture Behavioral of loopback128gbps
# End time: 13:56:18 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:56:18 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_rx_lane.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# ** Warning: ../aurora_rx_lane.vhd(311): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 8 is not equal to right length 6).
# End time: 13:56:18 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:56:18 on Sep 17,2018
# vlog -reportprogress 300 -work work ../descrambler.v 
# -- Compiling module descrambler
# 
# Top level modules:
# 	descrambler
# End time: 13:56:18 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:56:18 on Sep 17,2018
# vcom -reportprogress 300 -work work ../gearbox32to66.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gearbox32to66
# -- Compiling architecture rtl of gearbox32to66
# End time: 13:56:18 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:56:18 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_rx_lane.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# ** Warning: ../aurora_rx_lane.vhd(311): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 8 is not equal to right length 6).
# End time: 13:56:19 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:56:19 on Sep 17,2018
# vcom -reportprogress 300 -work work ../delay_controller_wrap.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity delay_controller_wrap
# -- Compiling architecture arch_delay_controller_wrap of delay_controller_wrap
# End time: 13:56:19 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:56:19 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes_1_to_468_idelay_ddr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity serdes_1_to_468_idelay_ddr
# -- Compiling architecture arch_serdes_1_to_468_idelay_ddr of serdes_1_to_468_idelay_ddr
# End time: 13:56:20 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:56:20 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_tx_lane128.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aurora_tx_lane128
# -- Compiling architecture Behavioral of aurora_tx_lane128
# End time: 13:56:20 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:56:20 on Sep 17,2018
# vcom -reportprogress 300 -work work ../gearbox66to32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity gearbox66to32
# -- Compiling architecture Behavioral of gearbox66to32
# End time: 13:56:20 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:56:20 on Sep 17,2018
# vlog -reportprogress 300 -work work ../scrambler.v 
# -- Compiling module scrambler
# 
# Top level modules:
# 	scrambler
# End time: 13:56:20 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:56:20 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes8to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity serdes8to1
# -- Compiling architecture Behavioral of serdes8to1
# End time: 13:56:20 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:56:20 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes32to8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity serdes32to8
# -- Compiling architecture Behavioral of serdes32to8
# End time: 13:56:20 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:56:20 on Sep 17,2018
# vlog -reportprogress 300 -work work ./RXandTX_tb.sv 
# -- Compiling module RXandTX_tb
# 
# Top level modules:
# 	RXandTX_tb
# End time: 13:56:20 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:56:33 on Sep 17,2018, Elapsed time: 0:04:09
# Errors: 0, Warnings: 11
# vsim -t 1ps -novopt work.RXandTX_tb -L unisim 
# Start time: 13:56:33 on Sep 17,2018
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.RXandTX_tb
# Loading sv_std.std
# Loading work.RXandTX_tb
# Loading std.standard
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.loopback128gbps(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.loopback128gbps(behavioral)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.obuf(obuf_v)
# Loading unisim.ibufds(ibufds_v)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.clk_gen(structure)
# Loading work.clk_gen(structure)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.clk_gen_clk_gen_clk_wiz(structure)
# Loading work.clk_gen_clk_gen_clk_wiz(structure)
# Loading unisim.bufg(bufg_v)
# Loading unisim.ibuf(ibuf_v)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading unisim.mmcme2_adv(mmcme2_adv_v)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.clk_gen_1(structure)
# Loading work.clk_gen_1(structure)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.clk_gen_1_clk_gen_1_clk_wiz(structure)
# Loading work.clk_gen_1_clk_gen_1_clk_wiz(structure)
# ** Warning: (vsim-3473) Component instance "MapILA : ila_3" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut File: ../loopback128gbps.vhd
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.generator(behavioral)
# Loading work.generator(behavioral)
# ** Warning: (vsim-3473) Component instance "MapILA : ila_0" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /RXandTX_tb/dut/lane_loop(0) File: ../loopback128gbps.vhd
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.aurora_tx_lane128(behavioral)
# Loading work.aurora_tx_lane128(behavioral)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.scrambler
# Loading work.scrambler
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.gearbox66to32(behavioral)
# Loading work.gearbox66to32(behavioral)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.serdes32to8(behavioral)
# Loading work.serdes32to8(behavioral)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.serdes8to1(behavioral)
# Loading work.serdes8to1(behavioral)
# Loading unisim.oserdese2(oserdese2_v)
# Loading secureip.OSERDESE2_WRAP
# Loading secureip.B_OSERDESE2
# Loading unisim.obufds(obufds_v)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.aurora_rx_lane(behavioral)
# Loading work.aurora_rx_lane(behavioral)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.gearbox32to66(rtl)
# Loading work.gearbox32to66(rtl)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.descrambler
# Loading work.descrambler
# ** Warning: (vsim-3473) Component instance "MapILA : ila_1" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut/lane_loop(0)/Map3 File: ../aurora_rx_lane.vhd
# ** Warning: (vsim-8822) ./RXandTX_tb.sv(8): [TFMPC] - Missing Verilog connection for formal VHDL port 'led1_o'.
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut File: ../loopback128gbps.vhd
# ** Warning: (vsim-8683) Uninitialized out port /RXandTX_tb/dut/lane_loop(0)/Map2/Map4serdes1to8/OFB_o has no driver.
# This port will contribute value (U) to the signal network.
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut
# ** Note: $stop    : ./RXandTX_tb.sv(79)
#    Time: 2500012500 ps  Iteration: 8  Instance: /RXandTX_tb
# Break in Module RXandTX_tb at ./RXandTX_tb.sv line 79
do RXandTX.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:59:33 on Sep 17,2018
# vcom -reportprogress 300 -work work ../../project_1/project_1.srcs/sources_1/ip/clk_gen/clk_gen_sim_netlist.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clk_gen_clk_gen_clk_wiz
# -- Compiling architecture STRUCTURE of clk_gen_clk_gen_clk_wiz
# -- Compiling entity clk_gen
# -- Compiling architecture STRUCTURE of clk_gen
# -- Loading entity clk_gen_clk_gen_clk_wiz
# End time: 13:59:33 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:59:33 on Sep 17,2018
# vcom -reportprogress 300 -work work ../../project_1/project_1.srcs/sources_1/ip/clk_gen_1/clk_gen_1_sim_netlist.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clk_gen_1_clk_gen_1_clk_wiz
# -- Compiling architecture STRUCTURE of clk_gen_1_clk_gen_1_clk_wiz
# -- Compiling entity clk_gen_1
# -- Compiling architecture STRUCTURE of clk_gen_1
# -- Loading entity clk_gen_1_clk_gen_1_clk_wiz
# End time: 13:59:34 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:59:34 on Sep 17,2018
# vcom -reportprogress 300 -work work ../comparator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity comparator
# -- Compiling architecture Behavioral of comparator
# End time: 13:59:34 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:59:34 on Sep 17,2018
# vcom -reportprogress 300 -work work ../generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity generator
# -- Compiling architecture Behavioral of generator
# End time: 13:59:34 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:59:34 on Sep 17,2018
# vcom -reportprogress 300 -work work ../loopback128gbps.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity loopback128gbps
# -- Compiling architecture Behavioral of loopback128gbps
# End time: 13:59:34 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:59:34 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_rx_lane.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# ** Warning: ../aurora_rx_lane.vhd(311): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 8 is not equal to right length 6).
# End time: 13:59:35 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:59:35 on Sep 17,2018
# vlog -reportprogress 300 -work work ../descrambler.v 
# -- Compiling module descrambler
# 
# Top level modules:
# 	descrambler
# End time: 13:59:35 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:59:35 on Sep 17,2018
# vcom -reportprogress 300 -work work ../gearbox32to66.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gearbox32to66
# -- Compiling architecture rtl of gearbox32to66
# End time: 13:59:35 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:59:35 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_rx_lane.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# ** Warning: ../aurora_rx_lane.vhd(311): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 8 is not equal to right length 6).
# End time: 13:59:35 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:59:35 on Sep 17,2018
# vcom -reportprogress 300 -work work ../delay_controller_wrap.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity delay_controller_wrap
# -- Compiling architecture arch_delay_controller_wrap of delay_controller_wrap
# End time: 13:59:36 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:59:36 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes_1_to_468_idelay_ddr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity serdes_1_to_468_idelay_ddr
# -- Compiling architecture arch_serdes_1_to_468_idelay_ddr of serdes_1_to_468_idelay_ddr
# End time: 13:59:36 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:59:36 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_tx_lane128.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aurora_tx_lane128
# -- Compiling architecture Behavioral of aurora_tx_lane128
# End time: 13:59:36 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:59:36 on Sep 17,2018
# vcom -reportprogress 300 -work work ../gearbox66to32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity gearbox66to32
# -- Compiling architecture Behavioral of gearbox66to32
# End time: 13:59:37 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:59:37 on Sep 17,2018
# vlog -reportprogress 300 -work work ../scrambler.v 
# -- Compiling module scrambler
# 
# Top level modules:
# 	scrambler
# End time: 13:59:37 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:59:37 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes8to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity serdes8to1
# -- Compiling architecture Behavioral of serdes8to1
# End time: 13:59:37 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:59:37 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes32to8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity serdes32to8
# -- Compiling architecture Behavioral of serdes32to8
# End time: 13:59:37 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:59:37 on Sep 17,2018
# vlog -reportprogress 300 -work work ./RXandTX_tb.sv 
# -- Compiling module RXandTX_tb
# ** Error: ./RXandTX_tb.sv(35): (vlog-2730) Undefined variable: 'count'.
# ** Error: (vlog-13069) ./RXandTX_tb.sv(50): near "else": syntax error, unexpected else.
# ** Error: ./RXandTX_tb.sv(52): (vlog-13205) Syntax error found in the scope following 'sreg'. Is there a missing '::'?
# End time: 13:59:37 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /usr/local/modeltech/linux_x86_64/vlog failed.
# Error in macro ./RXandTX.do line 21
# /usr/local/modeltech/linux_x86_64/vlog failed.
#     while executing
# "vlog -work work ./RXandTX_tb.sv"
do RXandTX.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:59:48 on Sep 17,2018
# vcom -reportprogress 300 -work work ../../project_1/project_1.srcs/sources_1/ip/clk_gen/clk_gen_sim_netlist.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clk_gen_clk_gen_clk_wiz
# -- Compiling architecture STRUCTURE of clk_gen_clk_gen_clk_wiz
# -- Compiling entity clk_gen
# -- Compiling architecture STRUCTURE of clk_gen
# -- Loading entity clk_gen_clk_gen_clk_wiz
# End time: 13:59:48 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:59:48 on Sep 17,2018
# vcom -reportprogress 300 -work work ../../project_1/project_1.srcs/sources_1/ip/clk_gen_1/clk_gen_1_sim_netlist.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clk_gen_1_clk_gen_1_clk_wiz
# -- Compiling architecture STRUCTURE of clk_gen_1_clk_gen_1_clk_wiz
# -- Compiling entity clk_gen_1
# -- Compiling architecture STRUCTURE of clk_gen_1
# -- Loading entity clk_gen_1_clk_gen_1_clk_wiz
# End time: 13:59:48 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:59:48 on Sep 17,2018
# vcom -reportprogress 300 -work work ../comparator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity comparator
# -- Compiling architecture Behavioral of comparator
# End time: 13:59:48 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:59:48 on Sep 17,2018
# vcom -reportprogress 300 -work work ../generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity generator
# -- Compiling architecture Behavioral of generator
# End time: 13:59:48 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:59:48 on Sep 17,2018
# vcom -reportprogress 300 -work work ../loopback128gbps.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity loopback128gbps
# -- Compiling architecture Behavioral of loopback128gbps
# End time: 13:59:49 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:59:49 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_rx_lane.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# ** Warning: ../aurora_rx_lane.vhd(311): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 8 is not equal to right length 6).
# End time: 13:59:49 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:59:49 on Sep 17,2018
# vlog -reportprogress 300 -work work ../descrambler.v 
# -- Compiling module descrambler
# 
# Top level modules:
# 	descrambler
# End time: 13:59:49 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:59:49 on Sep 17,2018
# vcom -reportprogress 300 -work work ../gearbox32to66.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gearbox32to66
# -- Compiling architecture rtl of gearbox32to66
# End time: 13:59:49 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:59:49 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_rx_lane.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# ** Warning: ../aurora_rx_lane.vhd(311): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 8 is not equal to right length 6).
# End time: 13:59:50 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:59:50 on Sep 17,2018
# vcom -reportprogress 300 -work work ../delay_controller_wrap.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity delay_controller_wrap
# -- Compiling architecture arch_delay_controller_wrap of delay_controller_wrap
# End time: 13:59:50 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:59:50 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes_1_to_468_idelay_ddr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity serdes_1_to_468_idelay_ddr
# -- Compiling architecture arch_serdes_1_to_468_idelay_ddr of serdes_1_to_468_idelay_ddr
# End time: 13:59:51 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:59:51 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_tx_lane128.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aurora_tx_lane128
# -- Compiling architecture Behavioral of aurora_tx_lane128
# End time: 13:59:51 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:59:51 on Sep 17,2018
# vcom -reportprogress 300 -work work ../gearbox66to32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity gearbox66to32
# -- Compiling architecture Behavioral of gearbox66to32
# End time: 13:59:51 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:59:51 on Sep 17,2018
# vlog -reportprogress 300 -work work ../scrambler.v 
# -- Compiling module scrambler
# 
# Top level modules:
# 	scrambler
# End time: 13:59:51 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:59:51 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes8to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity serdes8to1
# -- Compiling architecture Behavioral of serdes8to1
# End time: 13:59:51 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:59:51 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes32to8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity serdes32to8
# -- Compiling architecture Behavioral of serdes32to8
# End time: 13:59:51 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 13:59:51 on Sep 17,2018
# vlog -reportprogress 300 -work work ./RXandTX_tb.sv 
# -- Compiling module RXandTX_tb
# ** Error: ./RXandTX_tb.sv(35): (vlog-2730) Undefined variable: 'count'.
# ** Error: (vlog-13069) ./RXandTX_tb.sv(50): near "else": syntax error, unexpected else.
# ** Error: ./RXandTX_tb.sv(52): (vlog-13205) Syntax error found in the scope following 'sreg'. Is there a missing '::'?
# End time: 13:59:51 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /usr/local/modeltech/linux_x86_64/vlog failed.
# Error in macro ./RXandTX.do line 21
# /usr/local/modeltech/linux_x86_64/vlog failed.
#     while executing
# "vlog -work work ./RXandTX_tb.sv"
do RXandTX.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:00:22 on Sep 17,2018
# vcom -reportprogress 300 -work work ../../project_1/project_1.srcs/sources_1/ip/clk_gen/clk_gen_sim_netlist.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clk_gen_clk_gen_clk_wiz
# -- Compiling architecture STRUCTURE of clk_gen_clk_gen_clk_wiz
# -- Compiling entity clk_gen
# -- Compiling architecture STRUCTURE of clk_gen
# -- Loading entity clk_gen_clk_gen_clk_wiz
# End time: 14:00:23 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:00:23 on Sep 17,2018
# vcom -reportprogress 300 -work work ../../project_1/project_1.srcs/sources_1/ip/clk_gen_1/clk_gen_1_sim_netlist.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clk_gen_1_clk_gen_1_clk_wiz
# -- Compiling architecture STRUCTURE of clk_gen_1_clk_gen_1_clk_wiz
# -- Compiling entity clk_gen_1
# -- Compiling architecture STRUCTURE of clk_gen_1
# -- Loading entity clk_gen_1_clk_gen_1_clk_wiz
# End time: 14:00:23 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:00:23 on Sep 17,2018
# vcom -reportprogress 300 -work work ../comparator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity comparator
# -- Compiling architecture Behavioral of comparator
# End time: 14:00:23 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:00:23 on Sep 17,2018
# vcom -reportprogress 300 -work work ../generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity generator
# -- Compiling architecture Behavioral of generator
# End time: 14:00:23 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:00:23 on Sep 17,2018
# vcom -reportprogress 300 -work work ../loopback128gbps.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity loopback128gbps
# -- Compiling architecture Behavioral of loopback128gbps
# End time: 14:00:24 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:00:24 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_rx_lane.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# ** Warning: ../aurora_rx_lane.vhd(311): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 8 is not equal to right length 6).
# End time: 14:00:24 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:00:24 on Sep 17,2018
# vlog -reportprogress 300 -work work ../descrambler.v 
# -- Compiling module descrambler
# 
# Top level modules:
# 	descrambler
# End time: 14:00:24 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:00:24 on Sep 17,2018
# vcom -reportprogress 300 -work work ../gearbox32to66.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gearbox32to66
# -- Compiling architecture rtl of gearbox32to66
# End time: 14:00:24 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:00:24 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_rx_lane.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# ** Warning: ../aurora_rx_lane.vhd(311): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 8 is not equal to right length 6).
# End time: 14:00:25 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:00:25 on Sep 17,2018
# vcom -reportprogress 300 -work work ../delay_controller_wrap.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity delay_controller_wrap
# -- Compiling architecture arch_delay_controller_wrap of delay_controller_wrap
# End time: 14:00:25 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:00:25 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes_1_to_468_idelay_ddr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity serdes_1_to_468_idelay_ddr
# -- Compiling architecture arch_serdes_1_to_468_idelay_ddr of serdes_1_to_468_idelay_ddr
# End time: 14:00:26 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:00:26 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_tx_lane128.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aurora_tx_lane128
# -- Compiling architecture Behavioral of aurora_tx_lane128
# End time: 14:00:26 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:00:26 on Sep 17,2018
# vcom -reportprogress 300 -work work ../gearbox66to32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity gearbox66to32
# -- Compiling architecture Behavioral of gearbox66to32
# End time: 14:00:26 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:00:26 on Sep 17,2018
# vlog -reportprogress 300 -work work ../scrambler.v 
# -- Compiling module scrambler
# 
# Top level modules:
# 	scrambler
# End time: 14:00:26 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:00:26 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes8to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity serdes8to1
# -- Compiling architecture Behavioral of serdes8to1
# End time: 14:00:27 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:00:27 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes32to8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity serdes32to8
# -- Compiling architecture Behavioral of serdes32to8
# End time: 14:00:27 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:00:27 on Sep 17,2018
# vlog -reportprogress 300 -work work ./RXandTX_tb.sv 
# -- Compiling module RXandTX_tb
# ** Error: ./RXandTX_tb.sv(35): (vlog-2730) Undefined variable: 'count'.
# ** Error: (vlog-13069) ./RXandTX_tb.sv(50): near "else": syntax error, unexpected else.
# ** Error: ./RXandTX_tb.sv(52): (vlog-13205) Syntax error found in the scope following 'sreg'. Is there a missing '::'?
# End time: 14:00:27 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /usr/local/modeltech/linux_x86_64/vlog failed.
# Error in macro ./RXandTX.do line 21
# /usr/local/modeltech/linux_x86_64/vlog failed.
#     while executing
# "vlog -work work ./RXandTX_tb.sv"
do RXandTX.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:00:44 on Sep 17,2018
# vcom -reportprogress 300 -work work ../../project_1/project_1.srcs/sources_1/ip/clk_gen/clk_gen_sim_netlist.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clk_gen_clk_gen_clk_wiz
# -- Compiling architecture STRUCTURE of clk_gen_clk_gen_clk_wiz
# -- Compiling entity clk_gen
# -- Compiling architecture STRUCTURE of clk_gen
# -- Loading entity clk_gen_clk_gen_clk_wiz
# End time: 14:00:45 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:00:45 on Sep 17,2018
# vcom -reportprogress 300 -work work ../../project_1/project_1.srcs/sources_1/ip/clk_gen_1/clk_gen_1_sim_netlist.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clk_gen_1_clk_gen_1_clk_wiz
# -- Compiling architecture STRUCTURE of clk_gen_1_clk_gen_1_clk_wiz
# -- Compiling entity clk_gen_1
# -- Compiling architecture STRUCTURE of clk_gen_1
# -- Loading entity clk_gen_1_clk_gen_1_clk_wiz
# End time: 14:00:45 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:00:45 on Sep 17,2018
# vcom -reportprogress 300 -work work ../comparator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity comparator
# -- Compiling architecture Behavioral of comparator
# End time: 14:00:45 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:00:45 on Sep 17,2018
# vcom -reportprogress 300 -work work ../generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity generator
# -- Compiling architecture Behavioral of generator
# End time: 14:00:45 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:00:45 on Sep 17,2018
# vcom -reportprogress 300 -work work ../loopback128gbps.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity loopback128gbps
# -- Compiling architecture Behavioral of loopback128gbps
# End time: 14:00:45 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:00:45 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_rx_lane.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# ** Warning: ../aurora_rx_lane.vhd(311): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 8 is not equal to right length 6).
# End time: 14:00:46 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:00:46 on Sep 17,2018
# vlog -reportprogress 300 -work work ../descrambler.v 
# -- Compiling module descrambler
# 
# Top level modules:
# 	descrambler
# End time: 14:00:46 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:00:46 on Sep 17,2018
# vcom -reportprogress 300 -work work ../gearbox32to66.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gearbox32to66
# -- Compiling architecture rtl of gearbox32to66
# End time: 14:00:46 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:00:46 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_rx_lane.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# ** Warning: ../aurora_rx_lane.vhd(311): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 8 is not equal to right length 6).
# End time: 14:00:46 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:00:46 on Sep 17,2018
# vcom -reportprogress 300 -work work ../delay_controller_wrap.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity delay_controller_wrap
# -- Compiling architecture arch_delay_controller_wrap of delay_controller_wrap
# End time: 14:00:47 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:00:47 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes_1_to_468_idelay_ddr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity serdes_1_to_468_idelay_ddr
# -- Compiling architecture arch_serdes_1_to_468_idelay_ddr of serdes_1_to_468_idelay_ddr
# End time: 14:00:47 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:00:47 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_tx_lane128.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aurora_tx_lane128
# -- Compiling architecture Behavioral of aurora_tx_lane128
# End time: 14:00:47 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:00:47 on Sep 17,2018
# vcom -reportprogress 300 -work work ../gearbox66to32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity gearbox66to32
# -- Compiling architecture Behavioral of gearbox66to32
# End time: 14:00:47 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:00:47 on Sep 17,2018
# vlog -reportprogress 300 -work work ../scrambler.v 
# -- Compiling module scrambler
# 
# Top level modules:
# 	scrambler
# End time: 14:00:47 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:00:47 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes8to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity serdes8to1
# -- Compiling architecture Behavioral of serdes8to1
# End time: 14:00:48 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:00:48 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes32to8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity serdes32to8
# -- Compiling architecture Behavioral of serdes32to8
# End time: 14:00:48 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:00:48 on Sep 17,2018
# vlog -reportprogress 300 -work work ./RXandTX_tb.sv 
# -- Compiling module RXandTX_tb
# ** Error: (vlog-13069) ./RXandTX_tb.sv(49): near "else": syntax error, unexpected else.
# ** Error: ./RXandTX_tb.sv(51): (vlog-13205) Syntax error found in the scope following 'sreg'. Is there a missing '::'?
# End time: 14:00:48 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /usr/local/modeltech/linux_x86_64/vlog failed.
# Error in macro ./RXandTX.do line 21
# /usr/local/modeltech/linux_x86_64/vlog failed.
#     while executing
# "vlog -work work ./RXandTX_tb.sv"
do RXandTX.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:01:55 on Sep 17,2018
# vcom -reportprogress 300 -work work ../../project_1/project_1.srcs/sources_1/ip/clk_gen/clk_gen_sim_netlist.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clk_gen_clk_gen_clk_wiz
# -- Compiling architecture STRUCTURE of clk_gen_clk_gen_clk_wiz
# -- Compiling entity clk_gen
# -- Compiling architecture STRUCTURE of clk_gen
# -- Loading entity clk_gen_clk_gen_clk_wiz
# End time: 14:01:55 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:01:55 on Sep 17,2018
# vcom -reportprogress 300 -work work ../../project_1/project_1.srcs/sources_1/ip/clk_gen_1/clk_gen_1_sim_netlist.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clk_gen_1_clk_gen_1_clk_wiz
# -- Compiling architecture STRUCTURE of clk_gen_1_clk_gen_1_clk_wiz
# -- Compiling entity clk_gen_1
# -- Compiling architecture STRUCTURE of clk_gen_1
# -- Loading entity clk_gen_1_clk_gen_1_clk_wiz
# End time: 14:01:56 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:01:56 on Sep 17,2018
# vcom -reportprogress 300 -work work ../comparator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity comparator
# -- Compiling architecture Behavioral of comparator
# End time: 14:01:56 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:01:56 on Sep 17,2018
# vcom -reportprogress 300 -work work ../generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity generator
# -- Compiling architecture Behavioral of generator
# End time: 14:01:56 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:01:56 on Sep 17,2018
# vcom -reportprogress 300 -work work ../loopback128gbps.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity loopback128gbps
# -- Compiling architecture Behavioral of loopback128gbps
# End time: 14:01:56 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:01:56 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_rx_lane.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# ** Warning: ../aurora_rx_lane.vhd(311): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 8 is not equal to right length 6).
# End time: 14:01:56 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:01:56 on Sep 17,2018
# vlog -reportprogress 300 -work work ../descrambler.v 
# -- Compiling module descrambler
# 
# Top level modules:
# 	descrambler
# End time: 14:01:56 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:01:56 on Sep 17,2018
# vcom -reportprogress 300 -work work ../gearbox32to66.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gearbox32to66
# -- Compiling architecture rtl of gearbox32to66
# End time: 14:01:57 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:01:57 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_rx_lane.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# ** Warning: ../aurora_rx_lane.vhd(311): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 8 is not equal to right length 6).
# End time: 14:01:57 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:01:57 on Sep 17,2018
# vcom -reportprogress 300 -work work ../delay_controller_wrap.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity delay_controller_wrap
# -- Compiling architecture arch_delay_controller_wrap of delay_controller_wrap
# End time: 14:01:57 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:01:57 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes_1_to_468_idelay_ddr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity serdes_1_to_468_idelay_ddr
# -- Compiling architecture arch_serdes_1_to_468_idelay_ddr of serdes_1_to_468_idelay_ddr
# End time: 14:01:58 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:01:58 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_tx_lane128.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aurora_tx_lane128
# -- Compiling architecture Behavioral of aurora_tx_lane128
# End time: 14:01:58 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:01:58 on Sep 17,2018
# vcom -reportprogress 300 -work work ../gearbox66to32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity gearbox66to32
# -- Compiling architecture Behavioral of gearbox66to32
# End time: 14:01:58 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:01:58 on Sep 17,2018
# vlog -reportprogress 300 -work work ../scrambler.v 
# -- Compiling module scrambler
# 
# Top level modules:
# 	scrambler
# End time: 14:01:58 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:01:58 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes8to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity serdes8to1
# -- Compiling architecture Behavioral of serdes8to1
# End time: 14:01:58 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:01:58 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes32to8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity serdes32to8
# -- Compiling architecture Behavioral of serdes32to8
# End time: 14:01:58 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:01:58 on Sep 17,2018
# vlog -reportprogress 300 -work work ./RXandTX_tb.sv 
# -- Compiling module RXandTX_tb
# 
# Top level modules:
# 	RXandTX_tb
# End time: 14:01:58 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:01:59 on Sep 17,2018, Elapsed time: 0:05:26
# Errors: 23, Warnings: 17
# vsim -t 1ps -novopt work.RXandTX_tb -L unisim 
# Start time: 14:01:59 on Sep 17,2018
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.RXandTX_tb
# Loading sv_std.std
# Loading work.RXandTX_tb
# Loading std.standard
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.loopback128gbps(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.loopback128gbps(behavioral)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.obuf(obuf_v)
# Loading unisim.ibufds(ibufds_v)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.clk_gen(structure)
# Loading work.clk_gen(structure)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.clk_gen_clk_gen_clk_wiz(structure)
# Loading work.clk_gen_clk_gen_clk_wiz(structure)
# Loading unisim.bufg(bufg_v)
# Loading unisim.ibuf(ibuf_v)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading unisim.mmcme2_adv(mmcme2_adv_v)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.clk_gen_1(structure)
# Loading work.clk_gen_1(structure)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.clk_gen_1_clk_gen_1_clk_wiz(structure)
# Loading work.clk_gen_1_clk_gen_1_clk_wiz(structure)
# ** Warning: (vsim-3473) Component instance "MapILA : ila_3" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut File: ../loopback128gbps.vhd
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.generator(behavioral)
# Loading work.generator(behavioral)
# ** Warning: (vsim-3473) Component instance "MapILA : ila_0" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /RXandTX_tb/dut/lane_loop(0) File: ../loopback128gbps.vhd
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.aurora_tx_lane128(behavioral)
# Loading work.aurora_tx_lane128(behavioral)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.scrambler
# Loading work.scrambler
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.gearbox66to32(behavioral)
# Loading work.gearbox66to32(behavioral)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.serdes32to8(behavioral)
# Loading work.serdes32to8(behavioral)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.serdes8to1(behavioral)
# Loading work.serdes8to1(behavioral)
# Loading unisim.oserdese2(oserdese2_v)
# Loading secureip.OSERDESE2_WRAP
# Loading secureip.B_OSERDESE2
# Loading unisim.obufds(obufds_v)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.aurora_rx_lane(behavioral)
# Loading work.aurora_rx_lane(behavioral)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.gearbox32to66(rtl)
# Loading work.gearbox32to66(rtl)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.descrambler
# Loading work.descrambler
# ** Warning: (vsim-3473) Component instance "MapILA : ila_1" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut/lane_loop(0)/Map3 File: ../aurora_rx_lane.vhd
# ** Warning: (vsim-8822) ./RXandTX_tb.sv(8): [TFMPC] - Missing Verilog connection for formal VHDL port 'led1_o'.
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut File: ../loopback128gbps.vhd
# ** Warning: (vsim-8683) Uninitialized out port /RXandTX_tb/dut/lane_loop(0)/Map2/Map4serdes1to8/OFB_o has no driver.
# This port will contribute value (U) to the signal network.
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
# ** Error: (vish-4014) No objects found matching '/RXandTX_tb/count'.
# Executing ONERROR command at macro ./wave_RXandTX.do line 46
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut
# ** Note: $stop    : ./RXandTX_tb.sv(87)
#    Time: 2500012500 ps  Iteration: 8  Instance: /RXandTX_tb
# Break in Module RXandTX_tb at ./RXandTX_tb.sv line 87
add wave -position insertpoint  \
sim:/RXandTX_tb/count1
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/dsmith/Desktop/transmission_test/files/test/wave_RXandTX.do
do RXandTX.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:05:38 on Sep 17,2018
# vcom -reportprogress 300 -work work ../../project_1/project_1.srcs/sources_1/ip/clk_gen/clk_gen_sim_netlist.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clk_gen_clk_gen_clk_wiz
# -- Compiling architecture STRUCTURE of clk_gen_clk_gen_clk_wiz
# -- Compiling entity clk_gen
# -- Compiling architecture STRUCTURE of clk_gen
# -- Loading entity clk_gen_clk_gen_clk_wiz
# End time: 14:05:39 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:05:39 on Sep 17,2018
# vcom -reportprogress 300 -work work ../../project_1/project_1.srcs/sources_1/ip/clk_gen_1/clk_gen_1_sim_netlist.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clk_gen_1_clk_gen_1_clk_wiz
# -- Compiling architecture STRUCTURE of clk_gen_1_clk_gen_1_clk_wiz
# -- Compiling entity clk_gen_1
# -- Compiling architecture STRUCTURE of clk_gen_1
# -- Loading entity clk_gen_1_clk_gen_1_clk_wiz
# End time: 14:05:39 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:05:39 on Sep 17,2018
# vcom -reportprogress 300 -work work ../comparator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity comparator
# -- Compiling architecture Behavioral of comparator
# End time: 14:05:39 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:05:39 on Sep 17,2018
# vcom -reportprogress 300 -work work ../generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity generator
# -- Compiling architecture Behavioral of generator
# End time: 14:05:39 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:05:39 on Sep 17,2018
# vcom -reportprogress 300 -work work ../loopback128gbps.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity loopback128gbps
# -- Compiling architecture Behavioral of loopback128gbps
# End time: 14:05:39 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:05:39 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_rx_lane.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# ** Warning: ../aurora_rx_lane.vhd(311): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 8 is not equal to right length 6).
# End time: 14:05:40 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:05:40 on Sep 17,2018
# vlog -reportprogress 300 -work work ../descrambler.v 
# -- Compiling module descrambler
# 
# Top level modules:
# 	descrambler
# End time: 14:05:40 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:05:40 on Sep 17,2018
# vcom -reportprogress 300 -work work ../gearbox32to66.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gearbox32to66
# -- Compiling architecture rtl of gearbox32to66
# End time: 14:05:40 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:05:40 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_rx_lane.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# ** Warning: ../aurora_rx_lane.vhd(311): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 8 is not equal to right length 6).
# End time: 14:05:40 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:05:40 on Sep 17,2018
# vcom -reportprogress 300 -work work ../delay_controller_wrap.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity delay_controller_wrap
# -- Compiling architecture arch_delay_controller_wrap of delay_controller_wrap
# End time: 14:05:41 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:05:41 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes_1_to_468_idelay_ddr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity serdes_1_to_468_idelay_ddr
# -- Compiling architecture arch_serdes_1_to_468_idelay_ddr of serdes_1_to_468_idelay_ddr
# End time: 14:05:41 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:05:41 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_tx_lane128.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aurora_tx_lane128
# -- Compiling architecture Behavioral of aurora_tx_lane128
# End time: 14:05:41 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:05:41 on Sep 17,2018
# vcom -reportprogress 300 -work work ../gearbox66to32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity gearbox66to32
# -- Compiling architecture Behavioral of gearbox66to32
# End time: 14:05:41 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:05:41 on Sep 17,2018
# vlog -reportprogress 300 -work work ../scrambler.v 
# -- Compiling module scrambler
# 
# Top level modules:
# 	scrambler
# End time: 14:05:42 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:05:42 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes8to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity serdes8to1
# -- Compiling architecture Behavioral of serdes8to1
# End time: 14:05:42 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:05:42 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes32to8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity serdes32to8
# -- Compiling architecture Behavioral of serdes32to8
# End time: 14:05:42 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:05:42 on Sep 17,2018
# vlog -reportprogress 300 -work work ./RXandTX_tb.sv 
# -- Compiling module RXandTX_tb
# 
# Top level modules:
# 	RXandTX_tb
# End time: 14:05:42 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:05:43 on Sep 17,2018, Elapsed time: 0:03:44
# Errors: 3, Warnings: 9
# vsim -t 1ps -novopt work.RXandTX_tb -L unisim 
# Start time: 14:05:43 on Sep 17,2018
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.RXandTX_tb
# Loading sv_std.std
# Loading work.RXandTX_tb
# Loading std.standard
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.loopback128gbps(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.loopback128gbps(behavioral)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.obuf(obuf_v)
# Loading unisim.ibufds(ibufds_v)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.clk_gen(structure)
# Loading work.clk_gen(structure)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.clk_gen_clk_gen_clk_wiz(structure)
# Loading work.clk_gen_clk_gen_clk_wiz(structure)
# Loading unisim.bufg(bufg_v)
# Loading unisim.ibuf(ibuf_v)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading unisim.mmcme2_adv(mmcme2_adv_v)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.clk_gen_1(structure)
# Loading work.clk_gen_1(structure)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.clk_gen_1_clk_gen_1_clk_wiz(structure)
# Loading work.clk_gen_1_clk_gen_1_clk_wiz(structure)
# ** Warning: (vsim-3473) Component instance "MapILA : ila_3" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut File: ../loopback128gbps.vhd
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.generator(behavioral)
# Loading work.generator(behavioral)
# ** Warning: (vsim-3473) Component instance "MapILA : ila_0" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /RXandTX_tb/dut/lane_loop(0) File: ../loopback128gbps.vhd
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.aurora_tx_lane128(behavioral)
# Loading work.aurora_tx_lane128(behavioral)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.scrambler
# Loading work.scrambler
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.gearbox66to32(behavioral)
# Loading work.gearbox66to32(behavioral)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.serdes32to8(behavioral)
# Loading work.serdes32to8(behavioral)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.serdes8to1(behavioral)
# Loading work.serdes8to1(behavioral)
# Loading unisim.oserdese2(oserdese2_v)
# Loading secureip.OSERDESE2_WRAP
# Loading secureip.B_OSERDESE2
# Loading unisim.obufds(obufds_v)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.aurora_rx_lane(behavioral)
# Loading work.aurora_rx_lane(behavioral)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.gearbox32to66(rtl)
# Loading work.gearbox32to66(rtl)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.descrambler
# Loading work.descrambler
# ** Warning: (vsim-3473) Component instance "MapILA : ila_1" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut/lane_loop(0)/Map3 File: ../aurora_rx_lane.vhd
# ** Warning: (vsim-8822) ./RXandTX_tb.sv(8): [TFMPC] - Missing Verilog connection for formal VHDL port 'led1_o'.
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut File: ../loopback128gbps.vhd
# ** Warning: (vsim-8683) Uninitialized out port /RXandTX_tb/dut/lane_loop(0)/Map2/Map4serdes1to8/OFB_o has no driver.
# This port will contribute value (U) to the signal network.
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut
# ** Note: $stop    : ./RXandTX_tb.sv(87)
#    Time: 2500012500 ps  Iteration: 8  Instance: /RXandTX_tb
# Break in Module RXandTX_tb at ./RXandTX_tb.sv line 87
do RXandTX.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:46:25 on Sep 17,2018
# vcom -reportprogress 300 -work work ../../project_1/project_1.srcs/sources_1/ip/clk_gen/clk_gen_sim_netlist.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clk_gen_clk_gen_clk_wiz
# -- Compiling architecture STRUCTURE of clk_gen_clk_gen_clk_wiz
# -- Compiling entity clk_gen
# -- Compiling architecture STRUCTURE of clk_gen
# -- Loading entity clk_gen_clk_gen_clk_wiz
# End time: 14:46:25 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:46:25 on Sep 17,2018
# vcom -reportprogress 300 -work work ../../project_1/project_1.srcs/sources_1/ip/clk_gen_1/clk_gen_1_sim_netlist.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clk_gen_1_clk_gen_1_clk_wiz
# -- Compiling architecture STRUCTURE of clk_gen_1_clk_gen_1_clk_wiz
# -- Compiling entity clk_gen_1
# -- Compiling architecture STRUCTURE of clk_gen_1
# -- Loading entity clk_gen_1_clk_gen_1_clk_wiz
# End time: 14:46:26 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:46:26 on Sep 17,2018
# vcom -reportprogress 300 -work work ../comparator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity comparator
# -- Compiling architecture Behavioral of comparator
# End time: 14:46:26 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:46:26 on Sep 17,2018
# vcom -reportprogress 300 -work work ../generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity generator
# -- Compiling architecture Behavioral of generator
# End time: 14:46:26 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:46:26 on Sep 17,2018
# vcom -reportprogress 300 -work work ../loopback128gbps.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity loopback128gbps
# -- Compiling architecture Behavioral of loopback128gbps
# End time: 14:46:26 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:46:26 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_rx_lane.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# ** Warning: ../aurora_rx_lane.vhd(311): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 8 is not equal to right length 6).
# End time: 14:46:27 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:46:27 on Sep 17,2018
# vlog -reportprogress 300 -work work ../descrambler.v 
# -- Compiling module descrambler
# 
# Top level modules:
# 	descrambler
# End time: 14:46:27 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:46:27 on Sep 17,2018
# vcom -reportprogress 300 -work work ../gearbox32to66.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gearbox32to66
# -- Compiling architecture rtl of gearbox32to66
# End time: 14:46:27 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:46:27 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_rx_lane.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# ** Warning: ../aurora_rx_lane.vhd(311): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 8 is not equal to right length 6).
# End time: 14:46:27 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:46:27 on Sep 17,2018
# vcom -reportprogress 300 -work work ../delay_controller_wrap.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity delay_controller_wrap
# -- Compiling architecture arch_delay_controller_wrap of delay_controller_wrap
# End time: 14:46:28 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:46:28 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes_1_to_468_idelay_ddr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity serdes_1_to_468_idelay_ddr
# -- Compiling architecture arch_serdes_1_to_468_idelay_ddr of serdes_1_to_468_idelay_ddr
# End time: 14:46:28 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:46:28 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_tx_lane128.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aurora_tx_lane128
# -- Compiling architecture Behavioral of aurora_tx_lane128
# End time: 14:46:28 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:46:28 on Sep 17,2018
# vcom -reportprogress 300 -work work ../gearbox66to32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity gearbox66to32
# -- Compiling architecture Behavioral of gearbox66to32
# End time: 14:46:28 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:46:28 on Sep 17,2018
# vlog -reportprogress 300 -work work ../scrambler.v 
# -- Compiling module scrambler
# 
# Top level modules:
# 	scrambler
# End time: 14:46:28 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:46:28 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes8to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity serdes8to1
# -- Compiling architecture Behavioral of serdes8to1
# End time: 14:46:29 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:46:29 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes32to8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity serdes32to8
# -- Compiling architecture Behavioral of serdes32to8
# End time: 14:46:29 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:46:29 on Sep 17,2018
# vlog -reportprogress 300 -work work ./RXandTX_tb.sv 
# -- Compiling module RXandTX_tb
# ** Error: (vlog-13069) ./RXandTX_tb.sv(58): near "end": syntax error, unexpected end.
# End time: 14:46:29 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /usr/local/modeltech/linux_x86_64/vlog failed.
# Error in macro ./RXandTX.do line 21
# /usr/local/modeltech/linux_x86_64/vlog failed.
#     while executing
# "vlog -work work ./RXandTX_tb.sv"
do RXandTX.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:46:46 on Sep 17,2018
# vcom -reportprogress 300 -work work ../../project_1/project_1.srcs/sources_1/ip/clk_gen/clk_gen_sim_netlist.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clk_gen_clk_gen_clk_wiz
# -- Compiling architecture STRUCTURE of clk_gen_clk_gen_clk_wiz
# -- Compiling entity clk_gen
# -- Compiling architecture STRUCTURE of clk_gen
# -- Loading entity clk_gen_clk_gen_clk_wiz
# End time: 14:46:46 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:46:46 on Sep 17,2018
# vcom -reportprogress 300 -work work ../../project_1/project_1.srcs/sources_1/ip/clk_gen_1/clk_gen_1_sim_netlist.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clk_gen_1_clk_gen_1_clk_wiz
# -- Compiling architecture STRUCTURE of clk_gen_1_clk_gen_1_clk_wiz
# -- Compiling entity clk_gen_1
# -- Compiling architecture STRUCTURE of clk_gen_1
# -- Loading entity clk_gen_1_clk_gen_1_clk_wiz
# End time: 14:46:46 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:46:46 on Sep 17,2018
# vcom -reportprogress 300 -work work ../comparator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity comparator
# -- Compiling architecture Behavioral of comparator
# End time: 14:46:46 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:46:46 on Sep 17,2018
# vcom -reportprogress 300 -work work ../generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity generator
# -- Compiling architecture Behavioral of generator
# End time: 14:46:47 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:46:47 on Sep 17,2018
# vcom -reportprogress 300 -work work ../loopback128gbps.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity loopback128gbps
# -- Compiling architecture Behavioral of loopback128gbps
# End time: 14:46:47 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:46:47 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_rx_lane.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# ** Warning: ../aurora_rx_lane.vhd(311): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 8 is not equal to right length 6).
# End time: 14:46:47 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:46:47 on Sep 17,2018
# vlog -reportprogress 300 -work work ../descrambler.v 
# -- Compiling module descrambler
# 
# Top level modules:
# 	descrambler
# End time: 14:46:47 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:46:47 on Sep 17,2018
# vcom -reportprogress 300 -work work ../gearbox32to66.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gearbox32to66
# -- Compiling architecture rtl of gearbox32to66
# End time: 14:46:47 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:46:48 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_rx_lane.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# ** Warning: ../aurora_rx_lane.vhd(311): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 8 is not equal to right length 6).
# End time: 14:46:48 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:46:48 on Sep 17,2018
# vcom -reportprogress 300 -work work ../delay_controller_wrap.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity delay_controller_wrap
# -- Compiling architecture arch_delay_controller_wrap of delay_controller_wrap
# End time: 14:46:48 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:46:48 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes_1_to_468_idelay_ddr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity serdes_1_to_468_idelay_ddr
# -- Compiling architecture arch_serdes_1_to_468_idelay_ddr of serdes_1_to_468_idelay_ddr
# End time: 14:46:49 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:46:49 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_tx_lane128.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aurora_tx_lane128
# -- Compiling architecture Behavioral of aurora_tx_lane128
# End time: 14:46:49 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:46:49 on Sep 17,2018
# vcom -reportprogress 300 -work work ../gearbox66to32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity gearbox66to32
# -- Compiling architecture Behavioral of gearbox66to32
# End time: 14:46:49 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:46:49 on Sep 17,2018
# vlog -reportprogress 300 -work work ../scrambler.v 
# -- Compiling module scrambler
# 
# Top level modules:
# 	scrambler
# End time: 14:46:49 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:46:49 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes8to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity serdes8to1
# -- Compiling architecture Behavioral of serdes8to1
# End time: 14:46:49 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:46:50 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes32to8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity serdes32to8
# -- Compiling architecture Behavioral of serdes32to8
# End time: 14:46:50 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:46:50 on Sep 17,2018
# vlog -reportprogress 300 -work work ./RXandTX_tb.sv 
# -- Compiling module RXandTX_tb
# 
# Top level modules:
# 	RXandTX_tb
# End time: 14:46:50 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:46:54 on Sep 17,2018, Elapsed time: 0:41:11
# Errors: 4, Warnings: 11
# vsim -t 1ps -novopt work.RXandTX_tb -L unisim 
# Start time: 14:46:54 on Sep 17,2018
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.RXandTX_tb
# Loading sv_std.std
# Loading work.RXandTX_tb
# Loading std.standard
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.loopback128gbps(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.loopback128gbps(behavioral)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.obuf(obuf_v)
# Loading unisim.ibufds(ibufds_v)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.clk_gen(structure)
# Loading work.clk_gen(structure)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.clk_gen_clk_gen_clk_wiz(structure)
# Loading work.clk_gen_clk_gen_clk_wiz(structure)
# Loading unisim.bufg(bufg_v)
# Loading unisim.ibuf(ibuf_v)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading unisim.mmcme2_adv(mmcme2_adv_v)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.clk_gen_1(structure)
# Loading work.clk_gen_1(structure)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.clk_gen_1_clk_gen_1_clk_wiz(structure)
# Loading work.clk_gen_1_clk_gen_1_clk_wiz(structure)
# ** Warning: (vsim-3473) Component instance "MapILA : ila_3" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut File: ../loopback128gbps.vhd
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.generator(behavioral)
# Loading work.generator(behavioral)
# ** Warning: (vsim-3473) Component instance "MapILA : ila_0" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /RXandTX_tb/dut/lane_loop(0) File: ../loopback128gbps.vhd
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.aurora_tx_lane128(behavioral)
# Loading work.aurora_tx_lane128(behavioral)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.scrambler
# Loading work.scrambler
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.gearbox66to32(behavioral)
# Loading work.gearbox66to32(behavioral)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.serdes32to8(behavioral)
# Loading work.serdes32to8(behavioral)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.serdes8to1(behavioral)
# Loading work.serdes8to1(behavioral)
# Loading unisim.oserdese2(oserdese2_v)
# Loading secureip.OSERDESE2_WRAP
# Loading secureip.B_OSERDESE2
# Loading unisim.obufds(obufds_v)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.aurora_rx_lane(behavioral)
# Loading work.aurora_rx_lane(behavioral)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.gearbox32to66(rtl)
# Loading work.gearbox32to66(rtl)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.descrambler
# Loading work.descrambler
# ** Warning: (vsim-3473) Component instance "MapILA : ila_1" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut/lane_loop(0)/Map3 File: ../aurora_rx_lane.vhd
# ** Warning: (vsim-8822) ./RXandTX_tb.sv(8): [TFMPC] - Missing Verilog connection for formal VHDL port 'led1_o'.
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut File: ../loopback128gbps.vhd
# ** Warning: (vsim-8683) Uninitialized out port /RXandTX_tb/dut/lane_loop(0)/Map2/Map4serdes1to8/OFB_o has no driver.
# This port will contribute value (U) to the signal network.
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut
add wave -position insertpoint  \
sim:/RXandTX_tb/sreg1
# ** Note: $stop    : ./RXandTX_tb.sv(91)
#    Time: 2500012500 ps  Iteration: 8  Instance: /RXandTX_tb
# Break in Module RXandTX_tb at ./RXandTX_tb.sv line 91
add wave -position insertpoint  \
sim:/RXandTX_tb/dut/go \
sim:/RXandTX_tb/dut/go1
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/dsmith/Desktop/transmission_test/files/test/wave_RXandTX.do
do RXandTX.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:49:50 on Sep 17,2018
# vcom -reportprogress 300 -work work ../../project_1/project_1.srcs/sources_1/ip/clk_gen/clk_gen_sim_netlist.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clk_gen_clk_gen_clk_wiz
# -- Compiling architecture STRUCTURE of clk_gen_clk_gen_clk_wiz
# -- Compiling entity clk_gen
# -- Compiling architecture STRUCTURE of clk_gen
# -- Loading entity clk_gen_clk_gen_clk_wiz
# End time: 14:49:50 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:49:50 on Sep 17,2018
# vcom -reportprogress 300 -work work ../../project_1/project_1.srcs/sources_1/ip/clk_gen_1/clk_gen_1_sim_netlist.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clk_gen_1_clk_gen_1_clk_wiz
# -- Compiling architecture STRUCTURE of clk_gen_1_clk_gen_1_clk_wiz
# -- Compiling entity clk_gen_1
# -- Compiling architecture STRUCTURE of clk_gen_1
# -- Loading entity clk_gen_1_clk_gen_1_clk_wiz
# End time: 14:49:51 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:49:51 on Sep 17,2018
# vcom -reportprogress 300 -work work ../comparator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity comparator
# -- Compiling architecture Behavioral of comparator
# End time: 14:49:51 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:49:51 on Sep 17,2018
# vcom -reportprogress 300 -work work ../generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity generator
# -- Compiling architecture Behavioral of generator
# End time: 14:49:51 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:49:51 on Sep 17,2018
# vcom -reportprogress 300 -work work ../loopback128gbps.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity loopback128gbps
# -- Compiling architecture Behavioral of loopback128gbps
# End time: 14:49:51 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:49:51 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_rx_lane.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# ** Warning: ../aurora_rx_lane.vhd(311): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 8 is not equal to right length 6).
# End time: 14:49:52 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:49:52 on Sep 17,2018
# vlog -reportprogress 300 -work work ../descrambler.v 
# -- Compiling module descrambler
# 
# Top level modules:
# 	descrambler
# End time: 14:49:52 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:49:52 on Sep 17,2018
# vcom -reportprogress 300 -work work ../gearbox32to66.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gearbox32to66
# -- Compiling architecture rtl of gearbox32to66
# End time: 14:49:52 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:49:52 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_rx_lane.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# ** Warning: ../aurora_rx_lane.vhd(311): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 8 is not equal to right length 6).
# End time: 14:49:52 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:49:52 on Sep 17,2018
# vcom -reportprogress 300 -work work ../delay_controller_wrap.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity delay_controller_wrap
# -- Compiling architecture arch_delay_controller_wrap of delay_controller_wrap
# End time: 14:49:53 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:49:53 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes_1_to_468_idelay_ddr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity serdes_1_to_468_idelay_ddr
# -- Compiling architecture arch_serdes_1_to_468_idelay_ddr of serdes_1_to_468_idelay_ddr
# End time: 14:49:53 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:49:53 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_tx_lane128.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aurora_tx_lane128
# -- Compiling architecture Behavioral of aurora_tx_lane128
# End time: 14:49:53 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:49:53 on Sep 17,2018
# vcom -reportprogress 300 -work work ../gearbox66to32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity gearbox66to32
# -- Compiling architecture Behavioral of gearbox66to32
# End time: 14:49:53 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:49:53 on Sep 17,2018
# vlog -reportprogress 300 -work work ../scrambler.v 
# -- Compiling module scrambler
# 
# Top level modules:
# 	scrambler
# End time: 14:49:53 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:49:53 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes8to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity serdes8to1
# -- Compiling architecture Behavioral of serdes8to1
# End time: 14:49:54 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:49:54 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes32to8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity serdes32to8
# -- Compiling architecture Behavioral of serdes32to8
# End time: 14:49:54 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:49:54 on Sep 17,2018
# vlog -reportprogress 300 -work work ./RXandTX_tb.sv 
# -- Compiling module RXandTX_tb
# 
# Top level modules:
# 	RXandTX_tb
# End time: 14:49:54 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:49:55 on Sep 17,2018, Elapsed time: 0:03:01
# Errors: 0, Warnings: 9
# vsim -t 1ps -novopt work.RXandTX_tb -L unisim 
# Start time: 14:49:55 on Sep 17,2018
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.RXandTX_tb
# Loading sv_std.std
# Loading work.RXandTX_tb
# Loading std.standard
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.loopback128gbps(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.loopback128gbps(behavioral)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.obuf(obuf_v)
# Loading unisim.ibufds(ibufds_v)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.clk_gen(structure)
# Loading work.clk_gen(structure)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.clk_gen_clk_gen_clk_wiz(structure)
# Loading work.clk_gen_clk_gen_clk_wiz(structure)
# Loading unisim.bufg(bufg_v)
# Loading unisim.ibuf(ibuf_v)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading unisim.mmcme2_adv(mmcme2_adv_v)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.clk_gen_1(structure)
# Loading work.clk_gen_1(structure)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.clk_gen_1_clk_gen_1_clk_wiz(structure)
# Loading work.clk_gen_1_clk_gen_1_clk_wiz(structure)
# ** Warning: (vsim-3473) Component instance "MapILA : ila_3" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut File: ../loopback128gbps.vhd
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.generator(behavioral)
# Loading work.generator(behavioral)
# ** Warning: (vsim-3473) Component instance "MapILA : ila_0" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /RXandTX_tb/dut/lane_loop(0) File: ../loopback128gbps.vhd
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.aurora_tx_lane128(behavioral)
# Loading work.aurora_tx_lane128(behavioral)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.scrambler
# Loading work.scrambler
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.gearbox66to32(behavioral)
# Loading work.gearbox66to32(behavioral)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.serdes32to8(behavioral)
# Loading work.serdes32to8(behavioral)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.serdes8to1(behavioral)
# Loading work.serdes8to1(behavioral)
# Loading unisim.oserdese2(oserdese2_v)
# Loading secureip.OSERDESE2_WRAP
# Loading secureip.B_OSERDESE2
# Loading unisim.obufds(obufds_v)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.aurora_rx_lane(behavioral)
# Loading work.aurora_rx_lane(behavioral)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.gearbox32to66(rtl)
# Loading work.gearbox32to66(rtl)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.descrambler
# Loading work.descrambler
# ** Warning: (vsim-3473) Component instance "MapILA : ila_1" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut/lane_loop(0)/Map3 File: ../aurora_rx_lane.vhd
# ** Warning: (vsim-8822) ./RXandTX_tb.sv(8): [TFMPC] - Missing Verilog connection for formal VHDL port 'led1_o'.
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut File: ../loopback128gbps.vhd
# ** Warning: (vsim-8683) Uninitialized out port /RXandTX_tb/dut/lane_loop(0)/Map2/Map4serdes1to8/OFB_o has no driver.
# This port will contribute value (U) to the signal network.
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut
# ** Note: $stop    : ./RXandTX_tb.sv(91)
#    Time: 2500012500 ps  Iteration: 8  Instance: /RXandTX_tb
# Break in Module RXandTX_tb at ./RXandTX_tb.sv line 91
do RXandTX.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:55:46 on Sep 17,2018
# vcom -reportprogress 300 -work work ../../project_1/project_1.srcs/sources_1/ip/clk_gen/clk_gen_sim_netlist.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clk_gen_clk_gen_clk_wiz
# -- Compiling architecture STRUCTURE of clk_gen_clk_gen_clk_wiz
# -- Compiling entity clk_gen
# -- Compiling architecture STRUCTURE of clk_gen
# -- Loading entity clk_gen_clk_gen_clk_wiz
# End time: 14:55:46 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:55:46 on Sep 17,2018
# vcom -reportprogress 300 -work work ../../project_1/project_1.srcs/sources_1/ip/clk_gen_1/clk_gen_1_sim_netlist.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clk_gen_1_clk_gen_1_clk_wiz
# -- Compiling architecture STRUCTURE of clk_gen_1_clk_gen_1_clk_wiz
# -- Compiling entity clk_gen_1
# -- Compiling architecture STRUCTURE of clk_gen_1
# -- Loading entity clk_gen_1_clk_gen_1_clk_wiz
# End time: 14:55:47 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:55:47 on Sep 17,2018
# vcom -reportprogress 300 -work work ../comparator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity comparator
# -- Compiling architecture Behavioral of comparator
# End time: 14:55:47 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:55:47 on Sep 17,2018
# vcom -reportprogress 300 -work work ../generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity generator
# -- Compiling architecture Behavioral of generator
# End time: 14:55:47 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:55:47 on Sep 17,2018
# vcom -reportprogress 300 -work work ../loopback128gbps.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity loopback128gbps
# -- Compiling architecture Behavioral of loopback128gbps
# End time: 14:55:47 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:55:47 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_rx_lane.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# ** Warning: ../aurora_rx_lane.vhd(311): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 8 is not equal to right length 6).
# End time: 14:55:48 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:55:48 on Sep 17,2018
# vlog -reportprogress 300 -work work ../descrambler.v 
# -- Compiling module descrambler
# 
# Top level modules:
# 	descrambler
# End time: 14:55:48 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:55:48 on Sep 17,2018
# vcom -reportprogress 300 -work work ../gearbox32to66.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gearbox32to66
# -- Compiling architecture rtl of gearbox32to66
# End time: 14:55:48 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:55:48 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_rx_lane.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# ** Warning: ../aurora_rx_lane.vhd(311): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 8 is not equal to right length 6).
# End time: 14:55:48 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:55:48 on Sep 17,2018
# vcom -reportprogress 300 -work work ../delay_controller_wrap.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity delay_controller_wrap
# -- Compiling architecture arch_delay_controller_wrap of delay_controller_wrap
# End time: 14:55:49 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:55:49 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes_1_to_468_idelay_ddr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity serdes_1_to_468_idelay_ddr
# -- Compiling architecture arch_serdes_1_to_468_idelay_ddr of serdes_1_to_468_idelay_ddr
# End time: 14:55:49 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:55:49 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_tx_lane128.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aurora_tx_lane128
# -- Compiling architecture Behavioral of aurora_tx_lane128
# End time: 14:55:49 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:55:49 on Sep 17,2018
# vcom -reportprogress 300 -work work ../gearbox66to32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity gearbox66to32
# -- Compiling architecture Behavioral of gearbox66to32
# End time: 14:55:49 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:55:49 on Sep 17,2018
# vlog -reportprogress 300 -work work ../scrambler.v 
# -- Compiling module scrambler
# 
# Top level modules:
# 	scrambler
# End time: 14:55:49 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:55:49 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes8to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity serdes8to1
# -- Compiling architecture Behavioral of serdes8to1
# End time: 14:55:50 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:55:50 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes32to8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity serdes32to8
# -- Compiling architecture Behavioral of serdes32to8
# End time: 14:55:50 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:55:50 on Sep 17,2018
# vlog -reportprogress 300 -work work ./RXandTX_tb.sv 
# -- Compiling module RXandTX_tb
# 
# Top level modules:
# 	RXandTX_tb
# End time: 14:55:50 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:55:51 on Sep 17,2018, Elapsed time: 0:05:56
# Errors: 0, Warnings: 9
# vsim -t 1ps -novopt work.RXandTX_tb -L unisim 
# Start time: 14:55:51 on Sep 17,2018
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.RXandTX_tb
# Loading sv_std.std
# Loading work.RXandTX_tb
# Loading std.standard
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.loopback128gbps(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.loopback128gbps(behavioral)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.obuf(obuf_v)
# Loading unisim.ibufds(ibufds_v)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.clk_gen(structure)
# Loading work.clk_gen(structure)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.clk_gen_clk_gen_clk_wiz(structure)
# Loading work.clk_gen_clk_gen_clk_wiz(structure)
# Loading unisim.bufg(bufg_v)
# Loading unisim.ibuf(ibuf_v)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading unisim.mmcme2_adv(mmcme2_adv_v)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.clk_gen_1(structure)
# Loading work.clk_gen_1(structure)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.clk_gen_1_clk_gen_1_clk_wiz(structure)
# Loading work.clk_gen_1_clk_gen_1_clk_wiz(structure)
# ** Warning: (vsim-3473) Component instance "MapILA : ila_3" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut File: ../loopback128gbps.vhd
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.generator(behavioral)
# Loading work.generator(behavioral)
# ** Warning: (vsim-3473) Component instance "MapILA : ila_0" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /RXandTX_tb/dut/lane_loop(0) File: ../loopback128gbps.vhd
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.aurora_tx_lane128(behavioral)
# Loading work.aurora_tx_lane128(behavioral)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.scrambler
# Loading work.scrambler
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.gearbox66to32(behavioral)
# Loading work.gearbox66to32(behavioral)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.serdes32to8(behavioral)
# Loading work.serdes32to8(behavioral)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.serdes8to1(behavioral)
# Loading work.serdes8to1(behavioral)
# Loading unisim.oserdese2(oserdese2_v)
# Loading secureip.OSERDESE2_WRAP
# Loading secureip.B_OSERDESE2
# Loading unisim.obufds(obufds_v)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.aurora_rx_lane(behavioral)
# Loading work.aurora_rx_lane(behavioral)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.gearbox32to66(rtl)
# Loading work.gearbox32to66(rtl)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.descrambler
# Loading work.descrambler
# ** Warning: (vsim-3473) Component instance "MapILA : ila_1" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut/lane_loop(0)/Map3 File: ../aurora_rx_lane.vhd
# ** Warning: (vsim-8822) ./RXandTX_tb.sv(8): [TFMPC] - Missing Verilog connection for formal VHDL port 'led1_o'.
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut File: ../loopback128gbps.vhd
# ** Warning: (vsim-8683) Uninitialized out port /RXandTX_tb/dut/lane_loop(0)/Map2/Map4serdes1to8/OFB_o has no driver.
# This port will contribute value (U) to the signal network.
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut
# ** Note: $stop    : ./RXandTX_tb.sv(91)
#    Time: 2500012500 ps  Iteration: 8  Instance: /RXandTX_tb
# Break in Module RXandTX_tb at ./RXandTX_tb.sv line 91
add wave -position insertpoint  \
sim:/RXandTX_tb/dut/sda_s1 \
sim:/RXandTX_tb/dut/scl_s1 \
sim:/RXandTX_tb/dut/latch_s1
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/dsmith/Desktop/transmission_test/files/test/wave_RXandTX.do
do RXandTX
# Cannot open macro file: RXandTX
do RXandTX.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:58:43 on Sep 17,2018
# vcom -reportprogress 300 -work work ../../project_1/project_1.srcs/sources_1/ip/clk_gen/clk_gen_sim_netlist.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clk_gen_clk_gen_clk_wiz
# -- Compiling architecture STRUCTURE of clk_gen_clk_gen_clk_wiz
# -- Compiling entity clk_gen
# -- Compiling architecture STRUCTURE of clk_gen
# -- Loading entity clk_gen_clk_gen_clk_wiz
# End time: 14:58:44 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:58:44 on Sep 17,2018
# vcom -reportprogress 300 -work work ../../project_1/project_1.srcs/sources_1/ip/clk_gen_1/clk_gen_1_sim_netlist.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clk_gen_1_clk_gen_1_clk_wiz
# -- Compiling architecture STRUCTURE of clk_gen_1_clk_gen_1_clk_wiz
# -- Compiling entity clk_gen_1
# -- Compiling architecture STRUCTURE of clk_gen_1
# -- Loading entity clk_gen_1_clk_gen_1_clk_wiz
# End time: 14:58:44 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:58:44 on Sep 17,2018
# vcom -reportprogress 300 -work work ../comparator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity comparator
# -- Compiling architecture Behavioral of comparator
# End time: 14:58:44 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:58:44 on Sep 17,2018
# vcom -reportprogress 300 -work work ../generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity generator
# -- Compiling architecture Behavioral of generator
# End time: 14:58:44 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:58:44 on Sep 17,2018
# vcom -reportprogress 300 -work work ../loopback128gbps.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity loopback128gbps
# -- Compiling architecture Behavioral of loopback128gbps
# End time: 14:58:45 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:58:45 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_rx_lane.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# ** Warning: ../aurora_rx_lane.vhd(311): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 8 is not equal to right length 6).
# End time: 14:58:45 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:58:45 on Sep 17,2018
# vlog -reportprogress 300 -work work ../descrambler.v 
# -- Compiling module descrambler
# 
# Top level modules:
# 	descrambler
# End time: 14:58:45 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:58:45 on Sep 17,2018
# vcom -reportprogress 300 -work work ../gearbox32to66.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gearbox32to66
# -- Compiling architecture rtl of gearbox32to66
# End time: 14:58:45 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:58:45 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_rx_lane.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# ** Warning: ../aurora_rx_lane.vhd(311): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 8 is not equal to right length 6).
# End time: 14:58:46 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:58:46 on Sep 17,2018
# vcom -reportprogress 300 -work work ../delay_controller_wrap.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity delay_controller_wrap
# -- Compiling architecture arch_delay_controller_wrap of delay_controller_wrap
# End time: 14:58:46 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:58:46 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes_1_to_468_idelay_ddr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity serdes_1_to_468_idelay_ddr
# -- Compiling architecture arch_serdes_1_to_468_idelay_ddr of serdes_1_to_468_idelay_ddr
# End time: 14:58:47 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:58:47 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_tx_lane128.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aurora_tx_lane128
# -- Compiling architecture Behavioral of aurora_tx_lane128
# End time: 14:58:47 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:58:47 on Sep 17,2018
# vcom -reportprogress 300 -work work ../gearbox66to32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity gearbox66to32
# -- Compiling architecture Behavioral of gearbox66to32
# End time: 14:58:47 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:58:47 on Sep 17,2018
# vlog -reportprogress 300 -work work ../scrambler.v 
# -- Compiling module scrambler
# 
# Top level modules:
# 	scrambler
# End time: 14:58:47 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:58:47 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes8to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity serdes8to1
# -- Compiling architecture Behavioral of serdes8to1
# End time: 14:58:47 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:58:47 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes32to8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity serdes32to8
# -- Compiling architecture Behavioral of serdes32to8
# End time: 14:58:47 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 14:58:47 on Sep 17,2018
# vlog -reportprogress 300 -work work ./RXandTX_tb.sv 
# -- Compiling module RXandTX_tb
# 
# Top level modules:
# 	RXandTX_tb
# End time: 14:58:47 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:58:48 on Sep 17,2018, Elapsed time: 0:02:57
# Errors: 1, Warnings: 9
# vsim -t 1ps -novopt work.RXandTX_tb -L unisim 
# Start time: 14:58:48 on Sep 17,2018
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.RXandTX_tb
# Loading sv_std.std
# Loading work.RXandTX_tb
# Loading std.standard
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.loopback128gbps(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.loopback128gbps(behavioral)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.obuf(obuf_v)
# Loading unisim.ibufds(ibufds_v)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.clk_gen(structure)
# Loading work.clk_gen(structure)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.clk_gen_clk_gen_clk_wiz(structure)
# Loading work.clk_gen_clk_gen_clk_wiz(structure)
# Loading unisim.bufg(bufg_v)
# Loading unisim.ibuf(ibuf_v)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading unisim.mmcme2_adv(mmcme2_adv_v)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.clk_gen_1(structure)
# Loading work.clk_gen_1(structure)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.clk_gen_1_clk_gen_1_clk_wiz(structure)
# Loading work.clk_gen_1_clk_gen_1_clk_wiz(structure)
# ** Warning: (vsim-3473) Component instance "MapILA : ila_3" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut File: ../loopback128gbps.vhd
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.generator(behavioral)
# Loading work.generator(behavioral)
# ** Warning: (vsim-3473) Component instance "MapILA : ila_0" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /RXandTX_tb/dut/lane_loop(0) File: ../loopback128gbps.vhd
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.aurora_tx_lane128(behavioral)
# Loading work.aurora_tx_lane128(behavioral)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.scrambler
# Loading work.scrambler
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.gearbox66to32(behavioral)
# Loading work.gearbox66to32(behavioral)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.serdes32to8(behavioral)
# Loading work.serdes32to8(behavioral)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.serdes8to1(behavioral)
# Loading work.serdes8to1(behavioral)
# Loading unisim.oserdese2(oserdese2_v)
# Loading secureip.OSERDESE2_WRAP
# Loading secureip.B_OSERDESE2
# Loading unisim.obufds(obufds_v)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.aurora_rx_lane(behavioral)
# Loading work.aurora_rx_lane(behavioral)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.gearbox32to66(rtl)
# Loading work.gearbox32to66(rtl)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.descrambler
# Loading work.descrambler
# ** Warning: (vsim-3473) Component instance "MapILA : ila_1" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut/lane_loop(0)/Map3 File: ../aurora_rx_lane.vhd
# ** Warning: (vsim-8822) ./RXandTX_tb.sv(8): [TFMPC] - Missing Verilog connection for formal VHDL port 'led1_o'.
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut File: ../loopback128gbps.vhd
# ** Warning: (vsim-8683) Uninitialized out port /RXandTX_tb/dut/lane_loop(0)/Map2/Map4serdes1to8/OFB_o has no driver.
# This port will contribute value (U) to the signal network.
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut
# ** Note: $stop    : ./RXandTX_tb.sv(91)
#    Time: 2500012500 ps  Iteration: 8  Instance: /RXandTX_tb
# Break in Module RXandTX_tb at ./RXandTX_tb.sv line 91
do RXandTX.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 15:00:23 on Sep 17,2018
# vcom -reportprogress 300 -work work ../../project_1/project_1.srcs/sources_1/ip/clk_gen/clk_gen_sim_netlist.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clk_gen_clk_gen_clk_wiz
# -- Compiling architecture STRUCTURE of clk_gen_clk_gen_clk_wiz
# -- Compiling entity clk_gen
# -- Compiling architecture STRUCTURE of clk_gen
# -- Loading entity clk_gen_clk_gen_clk_wiz
# End time: 15:00:23 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 15:00:23 on Sep 17,2018
# vcom -reportprogress 300 -work work ../../project_1/project_1.srcs/sources_1/ip/clk_gen_1/clk_gen_1_sim_netlist.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clk_gen_1_clk_gen_1_clk_wiz
# -- Compiling architecture STRUCTURE of clk_gen_1_clk_gen_1_clk_wiz
# -- Compiling entity clk_gen_1
# -- Compiling architecture STRUCTURE of clk_gen_1
# -- Loading entity clk_gen_1_clk_gen_1_clk_wiz
# End time: 15:00:24 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 15:00:24 on Sep 17,2018
# vcom -reportprogress 300 -work work ../comparator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity comparator
# -- Compiling architecture Behavioral of comparator
# End time: 15:00:24 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 15:00:24 on Sep 17,2018
# vcom -reportprogress 300 -work work ../generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity generator
# -- Compiling architecture Behavioral of generator
# End time: 15:00:24 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 15:00:24 on Sep 17,2018
# vcom -reportprogress 300 -work work ../loopback128gbps.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity loopback128gbps
# -- Compiling architecture Behavioral of loopback128gbps
# End time: 15:00:24 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 15:00:24 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_rx_lane.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# ** Warning: ../aurora_rx_lane.vhd(311): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 8 is not equal to right length 6).
# End time: 15:00:25 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 15:00:25 on Sep 17,2018
# vlog -reportprogress 300 -work work ../descrambler.v 
# -- Compiling module descrambler
# 
# Top level modules:
# 	descrambler
# End time: 15:00:25 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 15:00:25 on Sep 17,2018
# vcom -reportprogress 300 -work work ../gearbox32to66.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gearbox32to66
# -- Compiling architecture rtl of gearbox32to66
# End time: 15:00:25 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 15:00:25 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_rx_lane.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# ** Warning: ../aurora_rx_lane.vhd(311): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 8 is not equal to right length 6).
# End time: 15:00:25 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 15:00:25 on Sep 17,2018
# vcom -reportprogress 300 -work work ../delay_controller_wrap.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity delay_controller_wrap
# -- Compiling architecture arch_delay_controller_wrap of delay_controller_wrap
# End time: 15:00:26 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 15:00:26 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes_1_to_468_idelay_ddr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity serdes_1_to_468_idelay_ddr
# -- Compiling architecture arch_serdes_1_to_468_idelay_ddr of serdes_1_to_468_idelay_ddr
# End time: 15:00:26 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 15:00:26 on Sep 17,2018
# vcom -reportprogress 300 -work work ../aurora_tx_lane128.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity aurora_tx_lane128
# -- Compiling architecture Behavioral of aurora_tx_lane128
# End time: 15:00:26 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 15:00:26 on Sep 17,2018
# vcom -reportprogress 300 -work work ../gearbox66to32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity gearbox66to32
# -- Compiling architecture Behavioral of gearbox66to32
# End time: 15:00:26 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 15:00:26 on Sep 17,2018
# vlog -reportprogress 300 -work work ../scrambler.v 
# -- Compiling module scrambler
# 
# Top level modules:
# 	scrambler
# End time: 15:00:26 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 15:00:26 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes8to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity serdes8to1
# -- Compiling architecture Behavioral of serdes8to1
# End time: 15:00:27 on Sep 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 15:00:27 on Sep 17,2018
# vcom -reportprogress 300 -work work ../serdes32to8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity serdes32to8
# -- Compiling architecture Behavioral of serdes32to8
# End time: 15:00:27 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 15:00:27 on Sep 17,2018
# vlog -reportprogress 300 -work work ./RXandTX_tb.sv 
# -- Compiling module RXandTX_tb
# 
# Top level modules:
# 	RXandTX_tb
# End time: 15:00:27 on Sep 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:00:28 on Sep 17,2018, Elapsed time: 0:01:40
# Errors: 0, Warnings: 9
# vsim -t 1ps -novopt work.RXandTX_tb -L unisim 
# Start time: 15:00:28 on Sep 17,2018
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.RXandTX_tb
# Loading sv_std.std
# Loading work.RXandTX_tb
# Loading std.standard
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.loopback128gbps(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.loopback128gbps(behavioral)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.obuf(obuf_v)
# Loading unisim.ibufds(ibufds_v)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.clk_gen(structure)
# Loading work.clk_gen(structure)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.clk_gen_clk_gen_clk_wiz(structure)
# Loading work.clk_gen_clk_gen_clk_wiz(structure)
# Loading unisim.bufg(bufg_v)
# Loading unisim.ibuf(ibuf_v)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading unisim.mmcme2_adv(mmcme2_adv_v)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.clk_gen_1(structure)
# Loading work.clk_gen_1(structure)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.clk_gen_1_clk_gen_1_clk_wiz(structure)
# Loading work.clk_gen_1_clk_gen_1_clk_wiz(structure)
# ** Warning: (vsim-3473) Component instance "MapILA : ila_3" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut File: ../loopback128gbps.vhd
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.generator(behavioral)
# Loading work.generator(behavioral)
# ** Warning: (vsim-3473) Component instance "MapILA : ila_0" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /RXandTX_tb/dut/lane_loop(0) File: ../loopback128gbps.vhd
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.aurora_tx_lane128(behavioral)
# Loading work.aurora_tx_lane128(behavioral)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.scrambler
# Loading work.scrambler
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.gearbox66to32(behavioral)
# Loading work.gearbox66to32(behavioral)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.serdes32to8(behavioral)
# Loading work.serdes32to8(behavioral)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.serdes8to1(behavioral)
# Loading work.serdes8to1(behavioral)
# Loading unisim.oserdese2(oserdese2_v)
# Loading secureip.OSERDESE2_WRAP
# Loading secureip.B_OSERDESE2
# Loading unisim.obufds(obufds_v)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.aurora_rx_lane(behavioral)
# Loading work.aurora_rx_lane(behavioral)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.gearbox32to66(rtl)
# Loading work.gearbox32to66(rtl)
# Refreshing /home/dsmith/Desktop/transmission_test/files/test/work.descrambler
# Loading work.descrambler
# ** Warning: (vsim-3473) Component instance "MapILA : ila_1" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut/lane_loop(0)/Map3 File: ../aurora_rx_lane.vhd
# ** Warning: (vsim-8822) ./RXandTX_tb.sv(8): [TFMPC] - Missing Verilog connection for formal VHDL port 'led1_o'.
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut File: ../loopback128gbps.vhd
# ** Warning: (vsim-8683) Uninitialized out port /RXandTX_tb/dut/lane_loop(0)/Map2/Map4serdes1to8/OFB_o has no driver.
# This port will contribute value (U) to the signal network.
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /RXandTX_tb/dut
# ** Note: $stop    : ./RXandTX_tb.sv(91)
#    Time: 2500012500 ps  Iteration: 8  Instance: /RXandTX_tb
# Break in Module RXandTX_tb at ./RXandTX_tb.sv line 91
