

================================================================
== Vitis HLS Report for 'decision_function_55'
================================================================
* Date:           Tue Mar 11 16:22:01 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  30.000 ns|  30.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read11" [firmware/BDT.h:86]   --->   Operation 8 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read1011 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read10" [firmware/BDT.h:86]   --->   Operation 9 'read' 'p_read1011' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read910 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read9" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read910' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read89 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read8" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read78 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read7" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read67 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read56 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.h:86]   --->   Operation 14 'read' 'p_read56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read45 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 15 'read' 'p_read45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read34 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 16 'read' 'p_read34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read23 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 17 'read' 'p_read23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read12 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 18 'read' 'p_read12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read78, i18 1609" [firmware/BDT.h:86]   --->   Operation 19 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (2.13ns)   --->   "%icmp_ln86_1294 = icmp_slt  i18 %p_read, i18 1540" [firmware/BDT.h:86]   --->   Operation 20 'icmp' 'icmp_ln86_1294' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.13ns)   --->   "%icmp_ln86_1295 = icmp_slt  i18 %p_read1011, i18 260886" [firmware/BDT.h:86]   --->   Operation 21 'icmp' 'icmp_ln86_1295' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.13ns)   --->   "%icmp_ln86_1296 = icmp_slt  i18 %p_read12, i18 260654" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86_1296' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.13ns)   --->   "%icmp_ln86_1297 = icmp_slt  i18 %p_read89, i18 903" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_1297' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.13ns)   --->   "%icmp_ln86_1298 = icmp_slt  i18 %p_read45, i18 261281" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_1298' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.13ns)   --->   "%icmp_ln86_1299 = icmp_slt  i18 %p_read56, i18 261113" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_1299' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.13ns)   --->   "%icmp_ln86_1300 = icmp_slt  i18 %p_read34, i18 577" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_1300' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln86_1301 = icmp_slt  i18 %p_read, i18 260992" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_1301' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86_1302 = icmp_slt  i18 %p_read, i18 1823" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_1302' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86_1303 = icmp_slt  i18 %p_read89, i18 916" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_1303' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_1304 = icmp_slt  i18 %p_read1011, i18 260881" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_1304' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_1305 = icmp_slt  i18 %p_read23, i18 261830" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_1305' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_1306 = icmp_slt  i18 %p_read67, i18 261512" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_1306' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_1307 = icmp_slt  i18 %p_read23, i18 832" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_1307' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_1308 = icmp_slt  i18 %p_read910, i18 1306" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_1308' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_1309 = icmp_slt  i18 %p_read45, i18 262063" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_1309' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_1310 = icmp_slt  i18 %p_read12, i18 1225" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_1310' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_1311 = icmp_slt  i18 %p_read45, i18 261817" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_1311' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_1312 = icmp_slt  i18 %p_read910, i18 782" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_1312' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_1313 = icmp_slt  i18 %p_read45, i18 262073" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_1313' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_1314 = icmp_slt  i18 %p_read67, i18 261797" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_1314' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_1315 = icmp_slt  i18 %p_read, i18 218" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_1315' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_1316 = icmp_slt  i18 %p_read23, i18 262074" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_1316' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_1317 = icmp_slt  i18 %p_read78, i18 1766" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_1317' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_1318 = icmp_slt  i18 %p_read910, i18 1614" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_1318' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_1319 = icmp_slt  i18 %p_read34, i18 393" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_1319' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 46 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1294, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 47 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.94>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_610 = xor i1 %icmp_ln86_1294, i1 1" [firmware/BDT.h:104]   --->   Operation 48 'xor' 'xor_ln104_610' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_610" [firmware/BDT.h:104]   --->   Operation 49 'and' 'and_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.97ns)   --->   "%and_ln102_1524 = and i1 %icmp_ln86_1295, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 50 'and' 'and_ln102_1524' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.97ns)   --->   "%xor_ln104_611 = xor i1 %icmp_ln86_1295, i1 1" [firmware/BDT.h:104]   --->   Operation 51 'xor' 'xor_ln104_611' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.97ns)   --->   "%and_ln104_230 = and i1 %xor_ln104_611, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 52 'and' 'and_ln104_230' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.97ns)   --->   "%and_ln102_1525 = and i1 %icmp_ln86_1296, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 53 'and' 'and_ln102_1525' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_231)   --->   "%xor_ln104_612 = xor i1 %icmp_ln86_1296, i1 1" [firmware/BDT.h:104]   --->   Operation 54 'xor' 'xor_ln104_612' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_231 = and i1 %and_ln102, i1 %xor_ln104_612" [firmware/BDT.h:104]   --->   Operation 55 'and' 'and_ln104_231' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.97ns)   --->   "%and_ln102_1527 = and i1 %icmp_ln86_1298, i1 %and_ln102_1524" [firmware/BDT.h:102]   --->   Operation 56 'and' 'and_ln102_1527' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_233)   --->   "%xor_ln104_614 = xor i1 %icmp_ln86_1298, i1 1" [firmware/BDT.h:104]   --->   Operation 57 'xor' 'xor_ln104_614' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_233 = and i1 %and_ln102_1524, i1 %xor_ln104_614" [firmware/BDT.h:104]   --->   Operation 58 'and' 'and_ln104_233' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.97ns)   --->   "%and_ln102_1529 = and i1 %icmp_ln86_1300, i1 %and_ln102_1525" [firmware/BDT.h:102]   --->   Operation 59 'and' 'and_ln102_1529' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.97ns)   --->   "%and_ln102_1530 = and i1 %icmp_ln86_1301, i1 %and_ln104_231" [firmware/BDT.h:102]   --->   Operation 60 'and' 'and_ln102_1530' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%and_ln102_1535 = and i1 %icmp_ln86_1307, i1 %and_ln102_1529" [firmware/BDT.h:102]   --->   Operation 61 'and' 'and_ln102_1535' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%or_ln117 = or i1 %and_ln104_233, i1 %and_ln102_1535" [firmware/BDT.h:117]   --->   Operation 62 'or' 'or_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%or_ln117_1128 = or i1 %icmp_ln86, i1 %xor_ln104_611" [firmware/BDT.h:117]   --->   Operation 63 'or' 'or_ln117_1128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%or_ln117_1129 = or i1 %icmp_ln86_1298, i1 %or_ln117_1128" [firmware/BDT.h:117]   --->   Operation 64 'or' 'or_ln117_1129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%zext_ln117 = zext i1 %or_ln117_1129" [firmware/BDT.h:117]   --->   Operation 65 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.97ns)   --->   "%or_ln117_1130 = or i1 %and_ln104_233, i1 %and_ln102_1529" [firmware/BDT.h:117]   --->   Operation 66 'or' 'or_ln117_1130' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117 = select i1 %or_ln117, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 67 'select' 'select_ln117' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.97ns)   --->   "%or_ln117_1132 = or i1 %and_ln104_233, i1 %and_ln102_1525" [firmware/BDT.h:117]   --->   Operation 68 'or' 'or_ln117_1132' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.97ns)   --->   "%or_ln117_1136 = or i1 %and_ln104_233, i1 %and_ln102" [firmware/BDT.h:117]   --->   Operation 69 'or' 'or_ln117_1136' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.97ns)   --->   "%or_ln117_1144 = or i1 %and_ln104_233, i1 %icmp_ln86" [firmware/BDT.h:117]   --->   Operation 70 'or' 'or_ln117_1144' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.97ns)   --->   "%or_ln117_1148 = or i1 %and_ln102_1524, i1 %icmp_ln86" [firmware/BDT.h:117]   --->   Operation 71 'or' 'or_ln117_1148' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.99>
ST_3 : Operation 72 [1/1] (0.97ns)   --->   "%and_ln102_1526 = and i1 %icmp_ln86_1297, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 72 'and' 'and_ln102_1526' <Predicate = (or_ln117_1144 & or_ln117_1148)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_232)   --->   "%xor_ln104_613 = xor i1 %icmp_ln86_1297, i1 1" [firmware/BDT.h:104]   --->   Operation 73 'xor' 'xor_ln104_613' <Predicate = (or_ln117_1144 & or_ln117_1148)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_232 = and i1 %and_ln104, i1 %xor_ln104_613" [firmware/BDT.h:104]   --->   Operation 74 'and' 'and_ln104_232' <Predicate = (or_ln117_1144 & or_ln117_1148)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1269)   --->   "%xor_ln104_616 = xor i1 %icmp_ln86_1300, i1 1" [firmware/BDT.h:104]   --->   Operation 75 'xor' 'xor_ln104_616' <Predicate = (or_ln117_1132 & or_ln117_1136 & or_ln117_1144 & or_ln117_1148)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1274)   --->   "%xor_ln104_617 = xor i1 %icmp_ln86_1301, i1 1" [firmware/BDT.h:104]   --->   Operation 76 'xor' 'xor_ln104_617' <Predicate = (or_ln117_1136 & or_ln117_1144 & or_ln117_1148)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.97ns)   --->   "%and_ln102_1531 = and i1 %icmp_ln86_1302, i1 %and_ln102_1526" [firmware/BDT.h:102]   --->   Operation 77 'and' 'and_ln102_1531' <Predicate = (or_ln117_1144 & or_ln117_1148)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1269)   --->   "%and_ln102_1549 = and i1 %icmp_ln86_1308, i1 %xor_ln104_616" [firmware/BDT.h:102]   --->   Operation 78 'and' 'and_ln102_1549' <Predicate = (or_ln117_1132 & or_ln117_1136 & or_ln117_1144 & or_ln117_1148)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1269)   --->   "%and_ln102_1536 = and i1 %and_ln102_1549, i1 %and_ln102_1525" [firmware/BDT.h:102]   --->   Operation 79 'and' 'and_ln102_1536' <Predicate = (or_ln117_1132 & or_ln117_1136 & or_ln117_1144 & or_ln117_1148)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1272)   --->   "%and_ln102_1537 = and i1 %icmp_ln86_1309, i1 %and_ln102_1530" [firmware/BDT.h:102]   --->   Operation 80 'and' 'and_ln102_1537' <Predicate = (or_ln117_1136 & or_ln117_1144 & or_ln117_1148)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1274)   --->   "%and_ln102_1550 = and i1 %icmp_ln86_1310, i1 %xor_ln104_617" [firmware/BDT.h:102]   --->   Operation 81 'and' 'and_ln102_1550' <Predicate = (or_ln117_1136 & or_ln117_1144 & or_ln117_1148)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1274)   --->   "%and_ln102_1538 = and i1 %and_ln102_1550, i1 %and_ln104_231" [firmware/BDT.h:102]   --->   Operation 82 'and' 'and_ln102_1538' <Predicate = (or_ln117_1136 & or_ln117_1144 & or_ln117_1148)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1269)   --->   "%or_ln117_1131 = or i1 %or_ln117_1130, i1 %and_ln102_1536" [firmware/BDT.h:117]   --->   Operation 83 'or' 'or_ln117_1131' <Predicate = (or_ln117_1132 & or_ln117_1136 & or_ln117_1144 & or_ln117_1148)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1269)   --->   "%select_ln117_1268 = select i1 %or_ln117_1130, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 84 'select' 'select_ln117_1268' <Predicate = (or_ln117_1132 & or_ln117_1136 & or_ln117_1144 & or_ln117_1148)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1269)   --->   "%zext_ln117_133 = zext i2 %select_ln117_1268" [firmware/BDT.h:117]   --->   Operation 85 'zext' 'zext_ln117_133' <Predicate = (or_ln117_1132 & or_ln117_1136 & or_ln117_1144 & or_ln117_1148)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_1269 = select i1 %or_ln117_1131, i3 %zext_ln117_133, i3 4" [firmware/BDT.h:117]   --->   Operation 86 'select' 'select_ln117_1269' <Predicate = (or_ln117_1132 & or_ln117_1136 & or_ln117_1144 & or_ln117_1148)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1272)   --->   "%or_ln117_1133 = or i1 %or_ln117_1132, i1 %and_ln102_1537" [firmware/BDT.h:117]   --->   Operation 87 'or' 'or_ln117_1133' <Predicate = (or_ln117_1136 & or_ln117_1144 & or_ln117_1148)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1272)   --->   "%select_ln117_1270 = select i1 %or_ln117_1132, i3 %select_ln117_1269, i3 5" [firmware/BDT.h:117]   --->   Operation 88 'select' 'select_ln117_1270' <Predicate = (or_ln117_1136 & or_ln117_1144 & or_ln117_1148)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.97ns)   --->   "%or_ln117_1134 = or i1 %or_ln117_1132, i1 %and_ln102_1530" [firmware/BDT.h:117]   --->   Operation 89 'or' 'or_ln117_1134' <Predicate = (or_ln117_1136 & or_ln117_1144 & or_ln117_1148)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1272)   --->   "%select_ln117_1271 = select i1 %or_ln117_1133, i3 %select_ln117_1270, i3 6" [firmware/BDT.h:117]   --->   Operation 90 'select' 'select_ln117_1271' <Predicate = (or_ln117_1136 & or_ln117_1144 & or_ln117_1148)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1274)   --->   "%or_ln117_1135 = or i1 %or_ln117_1134, i1 %and_ln102_1538" [firmware/BDT.h:117]   --->   Operation 91 'or' 'or_ln117_1135' <Predicate = (or_ln117_1136 & or_ln117_1144 & or_ln117_1148)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_1272 = select i1 %or_ln117_1134, i3 %select_ln117_1271, i3 7" [firmware/BDT.h:117]   --->   Operation 92 'select' 'select_ln117_1272' <Predicate = (or_ln117_1136 & or_ln117_1144 & or_ln117_1148)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1274)   --->   "%zext_ln117_134 = zext i3 %select_ln117_1272" [firmware/BDT.h:117]   --->   Operation 93 'zext' 'zext_ln117_134' <Predicate = (or_ln117_1136 & or_ln117_1144 & or_ln117_1148)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1274)   --->   "%select_ln117_1273 = select i1 %or_ln117_1135, i4 %zext_ln117_134, i4 8" [firmware/BDT.h:117]   --->   Operation 94 'select' 'select_ln117_1273' <Predicate = (or_ln117_1136 & or_ln117_1144 & or_ln117_1148)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1274 = select i1 %or_ln117_1136, i4 %select_ln117_1273, i4 9" [firmware/BDT.h:117]   --->   Operation 95 'select' 'select_ln117_1274' <Predicate = (or_ln117_1144 & or_ln117_1148)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.97ns)   --->   "%or_ln117_1138 = or i1 %or_ln117_1136, i1 %and_ln102_1531" [firmware/BDT.h:117]   --->   Operation 96 'or' 'or_ln117_1138' <Predicate = (or_ln117_1144 & or_ln117_1148)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1278)   --->   "%xor_ln104_618 = xor i1 %icmp_ln86_1302, i1 1" [firmware/BDT.h:104]   --->   Operation 97 'xor' 'xor_ln104_618' <Predicate = (or_ln117_1144 & or_ln117_1148)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.97ns)   --->   "%and_ln102_1532 = and i1 %icmp_ln86_1303, i1 %and_ln104_232" [firmware/BDT.h:102]   --->   Operation 98 'and' 'and_ln102_1532' <Predicate = (or_ln117_1144 & or_ln117_1148)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.97ns)   --->   "%and_ln102_1533 = and i1 %icmp_ln86_1304, i1 %and_ln102_1527" [firmware/BDT.h:102]   --->   Operation 99 'and' 'and_ln102_1533' <Predicate = (or_ln117_1148)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1276)   --->   "%and_ln102_1539 = and i1 %icmp_ln86_1311, i1 %and_ln102_1531" [firmware/BDT.h:102]   --->   Operation 100 'and' 'and_ln102_1539' <Predicate = (or_ln117_1138 & or_ln117_1144 & or_ln117_1148)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1278)   --->   "%and_ln102_1551 = and i1 %icmp_ln86_1312, i1 %xor_ln104_618" [firmware/BDT.h:102]   --->   Operation 101 'and' 'and_ln102_1551' <Predicate = (or_ln117_1144 & or_ln117_1148)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1278)   --->   "%and_ln102_1540 = and i1 %and_ln102_1551, i1 %and_ln102_1526" [firmware/BDT.h:102]   --->   Operation 102 'and' 'and_ln102_1540' <Predicate = (or_ln117_1144 & or_ln117_1148)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1280)   --->   "%and_ln102_1541 = and i1 %icmp_ln86_1313, i1 %and_ln102_1532" [firmware/BDT.h:102]   --->   Operation 103 'and' 'and_ln102_1541' <Predicate = (or_ln117_1144 & or_ln117_1148)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1276)   --->   "%or_ln117_1137 = or i1 %or_ln117_1136, i1 %and_ln102_1539" [firmware/BDT.h:117]   --->   Operation 104 'or' 'or_ln117_1137' <Predicate = (or_ln117_1138 & or_ln117_1144 & or_ln117_1148)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1276)   --->   "%select_ln117_1275 = select i1 %or_ln117_1137, i4 %select_ln117_1274, i4 10" [firmware/BDT.h:117]   --->   Operation 105 'select' 'select_ln117_1275' <Predicate = (or_ln117_1138 & or_ln117_1144 & or_ln117_1148)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1278)   --->   "%or_ln117_1139 = or i1 %or_ln117_1138, i1 %and_ln102_1540" [firmware/BDT.h:117]   --->   Operation 106 'or' 'or_ln117_1139' <Predicate = (or_ln117_1144 & or_ln117_1148)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1276 = select i1 %or_ln117_1138, i4 %select_ln117_1275, i4 11" [firmware/BDT.h:117]   --->   Operation 107 'select' 'select_ln117_1276' <Predicate = (or_ln117_1144 & or_ln117_1148)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.97ns)   --->   "%or_ln117_1140 = or i1 %or_ln117_1136, i1 %and_ln102_1526" [firmware/BDT.h:117]   --->   Operation 108 'or' 'or_ln117_1140' <Predicate = (or_ln117_1144 & or_ln117_1148)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1278)   --->   "%select_ln117_1277 = select i1 %or_ln117_1139, i4 %select_ln117_1276, i4 12" [firmware/BDT.h:117]   --->   Operation 109 'select' 'select_ln117_1277' <Predicate = (or_ln117_1144 & or_ln117_1148)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1280)   --->   "%or_ln117_1141 = or i1 %or_ln117_1140, i1 %and_ln102_1541" [firmware/BDT.h:117]   --->   Operation 110 'or' 'or_ln117_1141' <Predicate = (or_ln117_1144 & or_ln117_1148)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1278 = select i1 %or_ln117_1140, i4 %select_ln117_1277, i4 13" [firmware/BDT.h:117]   --->   Operation 111 'select' 'select_ln117_1278' <Predicate = (or_ln117_1144 & or_ln117_1148)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.97ns)   --->   "%or_ln117_1142 = or i1 %or_ln117_1140, i1 %and_ln102_1532" [firmware/BDT.h:117]   --->   Operation 112 'or' 'or_ln117_1142' <Predicate = (or_ln117_1144 & or_ln117_1148)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1280)   --->   "%select_ln117_1279 = select i1 %or_ln117_1141, i4 %select_ln117_1278, i4 14" [firmware/BDT.h:117]   --->   Operation 113 'select' 'select_ln117_1279' <Predicate = (or_ln117_1144 & or_ln117_1148)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1280 = select i1 %or_ln117_1142, i4 %select_ln117_1279, i4 15" [firmware/BDT.h:117]   --->   Operation 114 'select' 'select_ln117_1280' <Predicate = (or_ln117_1144 & or_ln117_1148)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 115 [1/1] (0.97ns)   --->   "%and_ln102_1528 = and i1 %icmp_ln86_1299, i1 %and_ln104_230" [firmware/BDT.h:102]   --->   Operation 115 'and' 'and_ln102_1528' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_234)   --->   "%xor_ln104_615 = xor i1 %icmp_ln86_1299, i1 1" [firmware/BDT.h:104]   --->   Operation 116 'xor' 'xor_ln104_615' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_234 = and i1 %and_ln104_230, i1 %xor_ln104_615" [firmware/BDT.h:104]   --->   Operation 117 'and' 'and_ln104_234' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1282)   --->   "%xor_ln104_619 = xor i1 %icmp_ln86_1303, i1 1" [firmware/BDT.h:104]   --->   Operation 118 'xor' 'xor_ln104_619' <Predicate = (or_ln117_1144 & or_ln117_1148)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1286)   --->   "%xor_ln104_620 = xor i1 %icmp_ln86_1304, i1 1" [firmware/BDT.h:104]   --->   Operation 119 'xor' 'xor_ln104_620' <Predicate = (or_ln117_1148)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.97ns)   --->   "%and_ln102_1534 = and i1 %icmp_ln86_1305, i1 %and_ln102_1528" [firmware/BDT.h:102]   --->   Operation 120 'and' 'and_ln102_1534' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1282)   --->   "%and_ln102_1552 = and i1 %icmp_ln86_1314, i1 %xor_ln104_619" [firmware/BDT.h:102]   --->   Operation 121 'and' 'and_ln102_1552' <Predicate = (or_ln117_1144 & or_ln117_1148)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1282)   --->   "%and_ln102_1542 = and i1 %and_ln102_1552, i1 %and_ln104_232" [firmware/BDT.h:102]   --->   Operation 122 'and' 'and_ln102_1542' <Predicate = (or_ln117_1144 & or_ln117_1148)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1284)   --->   "%and_ln102_1543 = and i1 %icmp_ln86_1315, i1 %and_ln102_1533" [firmware/BDT.h:102]   --->   Operation 123 'and' 'and_ln102_1543' <Predicate = (or_ln117_1148)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1286)   --->   "%and_ln102_1553 = and i1 %icmp_ln86_1316, i1 %xor_ln104_620" [firmware/BDT.h:102]   --->   Operation 124 'and' 'and_ln102_1553' <Predicate = (or_ln117_1148)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1286)   --->   "%and_ln102_1544 = and i1 %and_ln102_1553, i1 %and_ln102_1527" [firmware/BDT.h:102]   --->   Operation 125 'and' 'and_ln102_1544' <Predicate = (or_ln117_1148)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1282)   --->   "%or_ln117_1143 = or i1 %or_ln117_1142, i1 %and_ln102_1542" [firmware/BDT.h:117]   --->   Operation 126 'or' 'or_ln117_1143' <Predicate = (or_ln117_1144 & or_ln117_1148)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1282)   --->   "%zext_ln117_135 = zext i4 %select_ln117_1280" [firmware/BDT.h:117]   --->   Operation 127 'zext' 'zext_ln117_135' <Predicate = (or_ln117_1144 & or_ln117_1148)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1282)   --->   "%select_ln117_1281 = select i1 %or_ln117_1143, i5 %zext_ln117_135, i5 16" [firmware/BDT.h:117]   --->   Operation 128 'select' 'select_ln117_1281' <Predicate = (or_ln117_1144 & or_ln117_1148)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1284)   --->   "%or_ln117_1145 = or i1 %or_ln117_1144, i1 %and_ln102_1543" [firmware/BDT.h:117]   --->   Operation 129 'or' 'or_ln117_1145' <Predicate = (or_ln117_1148)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1282 = select i1 %or_ln117_1144, i5 %select_ln117_1281, i5 17" [firmware/BDT.h:117]   --->   Operation 130 'select' 'select_ln117_1282' <Predicate = (or_ln117_1148)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.97ns)   --->   "%or_ln117_1146 = or i1 %or_ln117_1144, i1 %and_ln102_1533" [firmware/BDT.h:117]   --->   Operation 131 'or' 'or_ln117_1146' <Predicate = (or_ln117_1148)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1284)   --->   "%select_ln117_1283 = select i1 %or_ln117_1145, i5 %select_ln117_1282, i5 18" [firmware/BDT.h:117]   --->   Operation 132 'select' 'select_ln117_1283' <Predicate = (or_ln117_1148)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1286)   --->   "%or_ln117_1147 = or i1 %or_ln117_1146, i1 %and_ln102_1544" [firmware/BDT.h:117]   --->   Operation 133 'or' 'or_ln117_1147' <Predicate = (or_ln117_1148)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1284 = select i1 %or_ln117_1146, i5 %select_ln117_1283, i5 19" [firmware/BDT.h:117]   --->   Operation 134 'select' 'select_ln117_1284' <Predicate = (or_ln117_1148)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1286)   --->   "%select_ln117_1285 = select i1 %or_ln117_1147, i5 %select_ln117_1284, i5 20" [firmware/BDT.h:117]   --->   Operation 135 'select' 'select_ln117_1285' <Predicate = (or_ln117_1148)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1286 = select i1 %or_ln117_1148, i5 %select_ln117_1285, i5 21" [firmware/BDT.h:117]   --->   Operation 136 'select' 'select_ln117_1286' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.40>
ST_6 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1290)   --->   "%xor_ln104_621 = xor i1 %icmp_ln86_1305, i1 1" [firmware/BDT.h:104]   --->   Operation 137 'xor' 'xor_ln104_621' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1288)   --->   "%and_ln102_1545 = and i1 %icmp_ln86_1317, i1 %and_ln102_1534" [firmware/BDT.h:102]   --->   Operation 138 'and' 'and_ln102_1545' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1290)   --->   "%and_ln102_1554 = and i1 %icmp_ln86_1318, i1 %xor_ln104_621" [firmware/BDT.h:102]   --->   Operation 139 'and' 'and_ln102_1554' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1290)   --->   "%and_ln102_1546 = and i1 %and_ln102_1554, i1 %and_ln102_1528" [firmware/BDT.h:102]   --->   Operation 140 'and' 'and_ln102_1546' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_1153)   --->   "%and_ln102_1547 = and i1 %icmp_ln86_1306, i1 %and_ln104_234" [firmware/BDT.h:102]   --->   Operation 141 'and' 'and_ln102_1547' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1288)   --->   "%or_ln117_1149 = or i1 %or_ln117_1148, i1 %and_ln102_1545" [firmware/BDT.h:117]   --->   Operation 142 'or' 'or_ln117_1149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.97ns)   --->   "%or_ln117_1150 = or i1 %or_ln117_1148, i1 %and_ln102_1534" [firmware/BDT.h:117]   --->   Operation 143 'or' 'or_ln117_1150' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1288)   --->   "%select_ln117_1287 = select i1 %or_ln117_1149, i5 %select_ln117_1286, i5 22" [firmware/BDT.h:117]   --->   Operation 144 'select' 'select_ln117_1287' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1290)   --->   "%or_ln117_1151 = or i1 %or_ln117_1150, i1 %and_ln102_1546" [firmware/BDT.h:117]   --->   Operation 145 'or' 'or_ln117_1151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1288 = select i1 %or_ln117_1150, i5 %select_ln117_1287, i5 23" [firmware/BDT.h:117]   --->   Operation 146 'select' 'select_ln117_1288' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.97ns)   --->   "%or_ln117_1152 = or i1 %or_ln117_1148, i1 %and_ln102_1528" [firmware/BDT.h:117]   --->   Operation 147 'or' 'or_ln117_1152' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1290)   --->   "%select_ln117_1289 = select i1 %or_ln117_1151, i5 %select_ln117_1288, i5 24" [firmware/BDT.h:117]   --->   Operation 148 'select' 'select_ln117_1289' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117_1153 = or i1 %or_ln117_1152, i1 %and_ln102_1547" [firmware/BDT.h:117]   --->   Operation 149 'or' 'or_ln117_1153' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1290 = select i1 %or_ln117_1152, i5 %select_ln117_1289, i5 25" [firmware/BDT.h:117]   --->   Operation 150 'select' 'select_ln117_1290' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.20>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:53]   --->   Operation 151 'specpipeline' 'specpipeline_ln53' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_622 = xor i1 %icmp_ln86_1306, i1 1" [firmware/BDT.h:104]   --->   Operation 152 'xor' 'xor_ln104_622' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1555 = and i1 %icmp_ln86_1319, i1 %xor_ln104_622" [firmware/BDT.h:102]   --->   Operation 153 'and' 'and_ln102_1555' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1548 = and i1 %and_ln102_1555, i1 %and_ln104_234" [firmware/BDT.h:102]   --->   Operation 154 'and' 'and_ln102_1548' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_1154 = or i1 %or_ln117_1153, i1 %and_ln102_1548" [firmware/BDT.h:117]   --->   Operation 155 'or' 'or_ln117_1154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_1291 = select i1 %or_ln117_1153, i5 %select_ln117_1290, i5 27" [firmware/BDT.h:117]   --->   Operation 156 'select' 'select_ln117_1291' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_1292 = select i1 %or_ln117_1154, i5 %select_ln117_1291, i5 28" [firmware/BDT.h:117]   --->   Operation 157 'select' 'select_ln117_1292' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (3.20ns) (out node of the LUT)   --->   "%agg_result = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.29i12.i12.i5, i5 0, i12 3561, i5 1, i12 1324, i5 2, i12 252, i5 3, i12 3677, i5 4, i12 274, i5 5, i12 34, i5 6, i12 307, i5 7, i12 8, i5 8, i12 4045, i5 9, i12 64, i5 10, i12 3911, i5 11, i12 3903, i5 12, i12 3697, i5 13, i12 3709, i5 14, i12 1494, i5 15, i12 3765, i5 16, i12 4073, i5 17, i12 4094, i5 18, i12 3901, i5 19, i12 3991, i5 20, i12 336, i5 21, i12 3898, i5 22, i12 483, i5 23, i12 3748, i5 24, i12 3952, i5 25, i12 149, i5 26, i12 1094, i5 27, i12 4000, i5 28, i12 188, i12 0, i5 %select_ln117_1292" [firmware/BDT.h:118]   --->   Operation 158 'sparsemux' 'agg_result' <Predicate = true> <Delay = 3.20> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result" [firmware/BDT.h:122]   --->   Operation 159 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('p_read78', firmware/BDT.h:86) on port 'p_read7' (firmware/BDT.h:86) [17]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [24]  (2.136 ns)
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [51]  (0.978 ns)

 <State 2>: 2.949ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1524', firmware/BDT.h:102) [55]  (0.978 ns)
	'and' operation 1 bit ('and_ln104_233', firmware/BDT.h:104) [66]  (0.978 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [104]  (0.000 ns)
	'select' operation 2 bit ('select_ln117', firmware/BDT.h:117) [109]  (0.993 ns)

 <State 3>: 2.997ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_616', firmware/BDT.h:104) [71]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1549', firmware/BDT.h:102) [84]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1536', firmware/BDT.h:102) [85]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1131', firmware/BDT.h:117) [110]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1269', firmware/BDT.h:117) [114]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_1270', firmware/BDT.h:117) [116]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1271', firmware/BDT.h:117) [118]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1272', firmware/BDT.h:117) [120]  (0.980 ns)
	'select' operation 4 bit ('select_ln117_1273', firmware/BDT.h:117) [123]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1274', firmware/BDT.h:117) [125]  (1.024 ns)

 <State 4>: 3.072ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1539', firmware/BDT.h:102) [89]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1137', firmware/BDT.h:117) [124]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1275', firmware/BDT.h:117) [127]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1276', firmware/BDT.h:117) [129]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1277', firmware/BDT.h:117) [131]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1278', firmware/BDT.h:117) [133]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1279', firmware/BDT.h:117) [135]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1280', firmware/BDT.h:117) [137]  (1.024 ns)

 <State 5>: 3.645ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_619', firmware/BDT.h:104) [77]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1552', firmware/BDT.h:102) [93]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1542', firmware/BDT.h:102) [94]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1143', firmware/BDT.h:117) [136]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1281', firmware/BDT.h:117) [140]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1282', firmware/BDT.h:117) [142]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1283', firmware/BDT.h:117) [144]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1284', firmware/BDT.h:117) [146]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1285', firmware/BDT.h:117) [148]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1286', firmware/BDT.h:117) [150]  (1.215 ns)

 <State 6>: 3.408ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_1150', firmware/BDT.h:117) [151]  (0.978 ns)
	'select' operation 5 bit ('select_ln117_1288', firmware/BDT.h:117) [154]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1289', firmware/BDT.h:117) [156]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1290', firmware/BDT.h:117) [158]  (1.215 ns)

 <State 7>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_622', firmware/BDT.h:104) [82]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1555', firmware/BDT.h:102) [102]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1548', firmware/BDT.h:102) [103]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1154', firmware/BDT.h:117) [159]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1292', firmware/BDT.h:117) [161]  (0.000 ns)
	'sparsemux' operation 12 bit ('agg_result', firmware/BDT.h:118) [162]  (3.205 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
