// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module operator_1 (
        ap_clk,
        ap_rst,
        v,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [63:0] v;
output  [7:0] ap_return;
input   ap_ce;

reg[7:0] ap_return;

wire   [0:0] tmp_i_i_i_fu_86_p2;
reg   [0:0] tmp_i_i_i_reg_756;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_i_i_i_reg_756_pp0_iter1_reg;
wire   [0:0] tmp_i_i_i_47_fu_92_p2;
reg   [0:0] tmp_i_i_i_47_reg_762;
reg   [0:0] tmp_i_i_i_47_reg_762_pp0_iter1_reg;
wire   [0:0] isneg_fu_102_p3;
reg   [0:0] isneg_reg_768;
reg   [0:0] isneg_reg_768_pp0_iter1_reg;
wire   [53:0] p_Val2_s_fu_132_p3;
reg   [53:0] p_Val2_s_reg_777;
wire   [0:0] tmp_9_fu_140_p2;
reg   [0:0] tmp_9_reg_786;
reg   [0:0] tmp_9_reg_786_pp0_iter1_reg;
wire   [11:0] F2_fu_146_p2;
reg   [11:0] F2_reg_792;
wire   [0:0] tmp_s_fu_152_p2;
reg   [0:0] tmp_s_reg_799;
wire  signed [11:0] F2_2_fu_164_p3;
reg  signed [11:0] F2_2_reg_805;
reg  signed [11:0] F2_2_reg_805_pp0_iter1_reg;
wire   [0:0] tmp_3_fu_172_p2;
reg   [0:0] tmp_3_reg_811;
wire   [7:0] tmp_21_fu_178_p1;
reg   [7:0] tmp_21_reg_818;
reg   [7:0] tmp_21_reg_818_pp0_iter1_reg;
wire   [0:0] tmp_5_fu_182_p2;
reg   [0:0] tmp_5_reg_824;
wire   [0:0] icmp_fu_198_p2;
reg   [0:0] icmp_reg_829;
reg   [0:0] icmp_reg_829_pp0_iter1_reg;
wire  signed [11:0] pos2_fu_204_p2;
reg  signed [11:0] pos2_reg_835;
reg   [0:0] tmp_37_reg_842;
reg   [0:0] tmp_37_reg_842_pp0_iter1_reg;
wire   [7:0] sel_tmp9_fu_350_p3;
reg   [7:0] sel_tmp9_reg_847;
wire   [0:0] sel_tmp12_demorgan_fu_358_p2;
reg   [0:0] sel_tmp12_demorgan_reg_852;
wire   [0:0] carry_1_i_fu_379_p2;
reg   [0:0] carry_1_i_reg_857;
wire   [0:0] tmp_15_fu_397_p2;
reg   [0:0] tmp_15_reg_863;
wire   [0:0] rev_fu_411_p2;
reg   [0:0] rev_reg_869;
wire   [0:0] Range1_all_ones_1_fu_436_p2;
reg   [0:0] Range1_all_ones_1_reg_876;
wire   [0:0] tmp_19_fu_442_p2;
reg   [0:0] tmp_19_reg_883;
wire   [0:0] Range2_all_ones_fu_462_p2;
reg   [0:0] Range2_all_ones_reg_889;
wire   [0:0] tmp_22_fu_468_p2;
reg   [0:0] tmp_22_reg_894;
wire   [0:0] Range1_all_zeros_1_fu_479_p2;
reg   [0:0] Range1_all_zeros_1_reg_899;
wire   [0:0] sel_tmp11_fu_496_p2;
reg   [0:0] sel_tmp11_reg_904;
wire    ap_block_pp0_stage0;
wire   [63:0] p_Val2_2_fu_68_p1;
wire   [10:0] loc_V_fu_72_p4;
wire   [51:0] loc_V_1_fu_82_p1;
wire   [52:0] tmp_1_fu_114_p3;
wire   [53:0] p_Result_s_fu_122_p1;
wire   [53:0] man_V_1_fu_126_p2;
wire   [62:0] tmp_8_fu_98_p1;
wire   [11:0] tmp_7_fu_110_p1;
wire   [11:0] tmp_2_fu_158_p2;
wire   [8:0] tmp_29_fu_188_p4;
wire  signed [31:0] F2_2_cast_fu_218_p1;
wire   [53:0] tmp_6_fu_221_p1;
wire   [53:0] tmp_4_fu_225_p2;
wire   [7:0] tmp_30_fu_230_p1;
wire   [7:0] p_Val2_0_i_i6_fu_234_p3;
wire   [11:0] tmp_12_fu_253_p2;
wire   [31:0] tmp_25_cast_fu_258_p1;
wire   [0:0] tmp_11_fu_248_p2;
wire   [0:0] tmp_31_fu_262_p3;
wire   [7:0] p_Val2_3_fu_241_p3;
wire   [0:0] qb_fu_269_p3;
wire   [7:0] tmp_13_fu_284_p1;
wire   [7:0] p_Val2_4_fu_288_p2;
wire   [0:0] tmp_33_fu_294_p3;
wire   [0:0] sel_tmp1_fu_314_p2;
wire   [0:0] sel_tmp2_fu_319_p2;
wire   [0:0] tmp_32_fu_276_p3;
wire   [0:0] sel_tmp3_fu_324_p2;
wire   [7:0] sel_tmp_fu_308_p3;
wire   [0:0] sel_tmp7_fu_338_p2;
wire   [0:0] sel_tmp8_fu_344_p2;
wire   [7:0] sel_tmp4_fu_330_p3;
wire   [0:0] tmp_8_not_fu_362_p2;
wire   [0:0] not_sel_tmp_fu_367_p2;
wire   [0:0] tmp_14_fu_302_p2;
wire   [0:0] tmp_fu_373_p2;
wire  signed [11:0] pos1_fu_385_p2;
wire   [0:0] tmp_35_fu_403_p3;
wire  signed [31:0] pos1_cast_fu_390_p1;
wire   [53:0] tmp_16_fu_417_p1;
wire   [53:0] tmp_17_fu_421_p2;
wire   [0:0] lD_fu_426_p1;
wire   [0:0] tmp1_fu_430_p2;
wire  signed [31:0] pos2_cast_fu_394_p1;
wire   [53:0] tmp_20_fu_447_p1;
wire   [53:0] Range2_V_1_fu_451_p2;
wire   [53:0] r_V_fu_456_p2;
wire   [0:0] tmp_22_not_fu_484_p2;
wire   [0:0] tmp_23_fu_474_p2;
wire   [0:0] sel_tmp10_fu_490_p2;
wire   [7:0] tmp_18_fu_506_p1;
wire   [0:0] sel_tmp5_fu_514_p2;
wire   [0:0] sel_tmp6_fu_519_p2;
wire   [7:0] tmp_10_fu_509_p2;
wire   [7:0] p_Val2_5_fu_524_p3;
wire   [0:0] rev5_fu_539_p2;
wire   [0:0] or_cond115_i_fu_544_p2;
wire   [0:0] Range2_all_ones_1_i_fu_549_p3;
wire   [0:0] Range1_all_zeros_fu_565_p2;
wire   [0:0] or_cond117_i_fu_556_p2;
wire   [0:0] Range1_all_ones_fu_560_p2;
wire   [0:0] sel_tmp12_fu_579_p3;
wire   [0:0] p_119_i_fu_575_p2;
wire   [0:0] p_122_i_fu_570_p2;
wire   [0:0] sel_tmp13_fu_592_p3;
wire   [0:0] Range1_all_ones_2_i_fu_584_p3;
wire   [0:0] Range1_all_zeros_2_i_fu_599_p3;
wire   [0:0] Range1_all_ones_2_i_48_fu_614_p2;
wire   [0:0] newsignbit_fu_531_p3;
wire   [0:0] sel_tmp14_fu_625_p2;
wire   [0:0] tmp2_fu_630_p2;
wire   [0:0] sel_tmp16_fu_641_p2;
wire   [0:0] tmp_24_fu_619_p2;
wire   [0:0] sel_tmp15_fu_636_p2;
wire   [0:0] tmp3_fu_653_p2;
wire   [0:0] deleted_zeros_fu_607_p3;
wire   [0:0] underflow_fu_645_p3;
wire   [0:0] p_121_demorgan_i_fu_658_p2;
wire   [0:0] underflow_not_fu_664_p2;
wire   [0:0] p_121_demorgan_i_not_fu_676_p2;
wire   [0:0] brmerge_i_i_not_fu_670_p2;
wire   [0:0] sel_tmp17_demorgan_fu_696_p2;
wire   [0:0] sel_tmp17_fu_700_p2;
wire   [0:0] sel_tmp18_fu_706_p2;
wire   [0:0] tmp_demorgan_fu_502_p2;
wire   [0:0] tmp_25_fu_711_p2;
wire   [0:0] tmp_26_fu_717_p2;
wire   [0:0] sel_tmp55_demorgan_fu_731_p2;
wire   [0:0] brmerge_fu_682_p2;
wire   [0:0] sel_tmp20_fu_736_p2;
wire   [0:0] sel_tmp21_fu_742_p2;
wire   [7:0] p_Val2_12_0_i_mux_fu_688_p3;
wire   [7:0] sel_tmp19_fu_723_p3;
wire   [7:0] agg_result_fu_748_p3;
reg    ap_ce_reg;
reg   [63:0] v_int_reg;
reg   [7:0] ap_return_int_reg;

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        F2_2_reg_805 <= F2_2_fu_164_p3;
        F2_2_reg_805_pp0_iter1_reg <= F2_2_reg_805;
        F2_reg_792 <= F2_fu_146_p2;
        Range1_all_ones_1_reg_876 <= Range1_all_ones_1_fu_436_p2;
        Range1_all_zeros_1_reg_899 <= Range1_all_zeros_1_fu_479_p2;
        Range2_all_ones_reg_889 <= Range2_all_ones_fu_462_p2;
        carry_1_i_reg_857 <= carry_1_i_fu_379_p2;
        icmp_reg_829 <= icmp_fu_198_p2;
        icmp_reg_829_pp0_iter1_reg <= icmp_reg_829;
        isneg_reg_768 <= p_Val2_2_fu_68_p1[32'd63];
        isneg_reg_768_pp0_iter1_reg <= isneg_reg_768;
        p_Val2_s_reg_777 <= p_Val2_s_fu_132_p3;
        pos2_reg_835 <= pos2_fu_204_p2;
        rev_reg_869 <= rev_fu_411_p2;
        sel_tmp11_reg_904 <= sel_tmp11_fu_496_p2;
        sel_tmp12_demorgan_reg_852 <= sel_tmp12_demorgan_fu_358_p2;
        sel_tmp9_reg_847 <= sel_tmp9_fu_350_p3;
        tmp_15_reg_863 <= tmp_15_fu_397_p2;
        tmp_19_reg_883 <= tmp_19_fu_442_p2;
        tmp_21_reg_818 <= tmp_21_fu_178_p1;
        tmp_21_reg_818_pp0_iter1_reg <= tmp_21_reg_818;
        tmp_22_reg_894 <= tmp_22_fu_468_p2;
        tmp_37_reg_842 <= pos2_fu_204_p2[32'd11];
        tmp_37_reg_842_pp0_iter1_reg <= tmp_37_reg_842;
        tmp_3_reg_811 <= tmp_3_fu_172_p2;
        tmp_5_reg_824 <= tmp_5_fu_182_p2;
        tmp_9_reg_786 <= tmp_9_fu_140_p2;
        tmp_9_reg_786_pp0_iter1_reg <= tmp_9_reg_786;
        tmp_i_i_i_47_reg_762 <= tmp_i_i_i_47_fu_92_p2;
        tmp_i_i_i_47_reg_762_pp0_iter1_reg <= tmp_i_i_i_47_reg_762;
        tmp_i_i_i_reg_756 <= tmp_i_i_i_fu_86_p2;
        tmp_i_i_i_reg_756_pp0_iter1_reg <= tmp_i_i_i_reg_756;
        tmp_s_reg_799 <= tmp_s_fu_152_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_int_reg <= agg_result_fu_748_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        v_int_reg <= v;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return = ap_return_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return = agg_result_fu_748_p3;
    end
end

assign F2_2_cast_fu_218_p1 = F2_2_reg_805;

assign F2_2_fu_164_p3 = ((tmp_s_fu_152_p2[0:0] === 1'b1) ? F2_fu_146_p2 : tmp_2_fu_158_p2);

assign F2_fu_146_p2 = (12'd1075 - tmp_7_fu_110_p1);

assign Range1_all_ones_1_fu_436_p2 = (tmp_15_fu_397_p2 & tmp1_fu_430_p2);

assign Range1_all_ones_2_i_48_fu_614_p2 = (carry_1_i_reg_857 & Range1_all_ones_2_i_fu_584_p3);

assign Range1_all_ones_2_i_fu_584_p3 = ((or_cond117_i_fu_556_p2[0:0] === 1'b1) ? Range1_all_ones_fu_560_p2 : sel_tmp12_fu_579_p3);

assign Range1_all_ones_fu_560_p2 = (Range2_all_ones_1_i_fu_549_p3 & Range1_all_ones_1_reg_876);

assign Range1_all_zeros_1_fu_479_p2 = ((p_Val2_s_reg_777 == 54'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_2_i_fu_599_p3 = ((or_cond117_i_fu_556_p2[0:0] === 1'b1) ? p_122_i_fu_570_p2 : sel_tmp13_fu_592_p3);

assign Range1_all_zeros_fu_565_p2 = (1'd1 ^ Range1_all_ones_1_reg_876);

assign Range2_V_1_fu_451_p2 = p_Val2_s_reg_777 >> tmp_20_fu_447_p1;

assign Range2_all_ones_1_i_fu_549_p3 = ((or_cond115_i_fu_544_p2[0:0] === 1'b1) ? Range2_all_ones_reg_889 : rev5_fu_539_p2);

assign Range2_all_ones_fu_462_p2 = ((Range2_V_1_fu_451_p2 == r_V_fu_456_p2) ? 1'b1 : 1'b0);

assign agg_result_fu_748_p3 = ((sel_tmp21_fu_742_p2[0:0] === 1'b1) ? p_Val2_12_0_i_mux_fu_688_p3 : sel_tmp19_fu_723_p3);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign brmerge_fu_682_p2 = (underflow_not_fu_664_p2 | p_121_demorgan_i_not_fu_676_p2);

assign brmerge_i_i_not_fu_670_p2 = (underflow_not_fu_664_p2 & p_121_demorgan_i_fu_658_p2);

assign carry_1_i_fu_379_p2 = (tmp_fu_373_p2 & sel_tmp3_fu_324_p2);

assign deleted_zeros_fu_607_p3 = ((carry_1_i_reg_857[0:0] === 1'b1) ? Range1_all_ones_2_i_fu_584_p3 : Range1_all_zeros_2_i_fu_599_p3);

assign icmp_fu_198_p2 = ((tmp_29_fu_188_p4 == 9'd0) ? 1'b1 : 1'b0);

assign isneg_fu_102_p3 = p_Val2_2_fu_68_p1[32'd63];

assign lD_fu_426_p1 = tmp_17_fu_421_p2[0:0];

assign loc_V_1_fu_82_p1 = p_Val2_2_fu_68_p1[51:0];

assign loc_V_fu_72_p4 = {{p_Val2_2_fu_68_p1[62:52]}};

assign man_V_1_fu_126_p2 = (54'd0 - p_Result_s_fu_122_p1);

assign newsignbit_fu_531_p3 = p_Val2_5_fu_524_p3[32'd7];

assign not_sel_tmp_fu_367_p2 = (tmp_8_not_fu_362_p2 | sel_tmp12_demorgan_fu_358_p2);

assign or_cond115_i_fu_544_p2 = (tmp_19_reg_883 & rev5_fu_539_p2);

assign or_cond117_i_fu_556_p2 = (tmp_19_reg_883 & rev_reg_869);

assign p_119_i_fu_575_p2 = (rev_reg_869 | Range1_all_zeros_1_reg_899);

assign p_121_demorgan_i_fu_658_p2 = (tmp3_fu_653_p2 | deleted_zeros_fu_607_p3);

assign p_121_demorgan_i_not_fu_676_p2 = (p_121_demorgan_i_fu_658_p2 ^ 1'd1);

assign p_122_i_fu_570_p2 = (tmp_22_reg_894 & Range1_all_zeros_fu_565_p2);

assign p_Result_s_fu_122_p1 = tmp_1_fu_114_p3;

assign p_Val2_0_i_i6_fu_234_p3 = ((isneg_reg_768[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign p_Val2_12_0_i_mux_fu_688_p3 = ((brmerge_i_i_not_fu_670_p2[0:0] === 1'b1) ? p_Val2_5_fu_524_p3 : 8'd255);

assign p_Val2_2_fu_68_p1 = v_int_reg;

assign p_Val2_3_fu_241_p3 = ((tmp_5_reg_824[0:0] === 1'b1) ? tmp_30_fu_230_p1 : p_Val2_0_i_i6_fu_234_p3);

assign p_Val2_4_fu_288_p2 = (tmp_13_fu_284_p1 + p_Val2_3_fu_241_p3);

assign p_Val2_5_fu_524_p3 = ((sel_tmp6_fu_519_p2[0:0] === 1'b1) ? tmp_10_fu_509_p2 : sel_tmp9_reg_847);

assign p_Val2_s_fu_132_p3 = ((isneg_fu_102_p3[0:0] === 1'b1) ? man_V_1_fu_126_p2 : p_Result_s_fu_122_p1);

assign pos1_cast_fu_390_p1 = pos1_fu_385_p2;

assign pos1_fu_385_p2 = (12'd8 + F2_reg_792);

assign pos2_cast_fu_394_p1 = pos2_reg_835;

assign pos2_fu_204_p2 = (12'd9 + F2_fu_146_p2);

assign qb_fu_269_p3 = ((tmp_11_fu_248_p2[0:0] === 1'b1) ? isneg_reg_768 : tmp_31_fu_262_p3);

assign r_V_fu_456_p2 = 54'd18014398509481983 >> tmp_20_fu_447_p1;

assign rev5_fu_539_p2 = (tmp_37_reg_842_pp0_iter1_reg ^ 1'd1);

assign rev_fu_411_p2 = (tmp_35_fu_403_p3 ^ 1'd1);

assign sel_tmp10_fu_490_p2 = (tmp_35_fu_403_p3 | tmp_22_not_fu_484_p2);

assign sel_tmp11_fu_496_p2 = (tmp_23_fu_474_p2 & sel_tmp10_fu_490_p2);

assign sel_tmp12_demorgan_fu_358_p2 = (tmp_s_reg_799 | tmp_3_reg_811);

assign sel_tmp12_fu_579_p3 = ((sel_tmp11_reg_904[0:0] === 1'b1) ? Range1_all_ones_1_reg_876 : rev_reg_869);

assign sel_tmp13_fu_592_p3 = ((sel_tmp11_reg_904[0:0] === 1'b1) ? Range1_all_zeros_fu_565_p2 : p_119_i_fu_575_p2);

assign sel_tmp14_fu_625_p2 = (tmp_15_reg_863 ^ 1'd1);

assign sel_tmp15_fu_636_p2 = (tmp2_fu_630_p2 & isneg_reg_768_pp0_iter1_reg);

assign sel_tmp16_fu_641_p2 = (tmp_15_reg_863 & isneg_reg_768_pp0_iter1_reg);

assign sel_tmp17_demorgan_fu_696_p2 = (tmp_i_i_i_reg_756_pp0_iter1_reg & tmp_i_i_i_47_reg_762_pp0_iter1_reg);

assign sel_tmp17_fu_700_p2 = (sel_tmp17_demorgan_fu_696_p2 ^ 1'd1);

assign sel_tmp18_fu_706_p2 = (tmp_9_reg_786_pp0_iter1_reg & sel_tmp17_fu_700_p2);

assign sel_tmp19_fu_723_p3 = ((tmp_26_fu_717_p2[0:0] === 1'b1) ? 8'd0 : p_Val2_5_fu_524_p3);

assign sel_tmp1_fu_314_p2 = (tmp_3_reg_811 ^ 1'd1);

assign sel_tmp20_fu_736_p2 = (sel_tmp55_demorgan_fu_731_p2 ^ 1'd1);

assign sel_tmp21_fu_742_p2 = (sel_tmp20_fu_736_p2 & brmerge_fu_682_p2);

assign sel_tmp2_fu_319_p2 = (tmp_s_reg_799 & sel_tmp1_fu_314_p2);

assign sel_tmp3_fu_324_p2 = (tmp_32_fu_276_p3 & sel_tmp2_fu_319_p2);

assign sel_tmp4_fu_330_p3 = ((sel_tmp3_fu_324_p2[0:0] === 1'b1) ? p_Val2_4_fu_288_p2 : sel_tmp_fu_308_p3);

assign sel_tmp55_demorgan_fu_731_p2 = (tmp_demorgan_fu_502_p2 | tmp_9_reg_786_pp0_iter1_reg);

assign sel_tmp5_fu_514_p2 = (sel_tmp12_demorgan_reg_852 ^ 1'd1);

assign sel_tmp6_fu_519_p2 = (sel_tmp5_fu_514_p2 & icmp_reg_829_pp0_iter1_reg);

assign sel_tmp7_fu_338_p2 = (tmp_32_fu_276_p3 ^ 1'd1);

assign sel_tmp8_fu_344_p2 = (sel_tmp7_fu_338_p2 & sel_tmp2_fu_319_p2);

assign sel_tmp9_fu_350_p3 = ((sel_tmp8_fu_344_p2[0:0] === 1'b1) ? p_Val2_4_fu_288_p2 : sel_tmp4_fu_330_p3);

assign sel_tmp_fu_308_p3 = ((tmp_3_reg_811[0:0] === 1'b1) ? tmp_21_reg_818 : 8'd0);

assign tmp1_fu_430_p2 = (rev_fu_411_p2 & lD_fu_426_p1);

assign tmp2_fu_630_p2 = (sel_tmp14_fu_625_p2 & newsignbit_fu_531_p3);

assign tmp3_fu_653_p2 = (sel_tmp14_fu_625_p2 | isneg_reg_768_pp0_iter1_reg);

assign tmp_10_fu_509_p2 = tmp_21_reg_818_pp0_iter1_reg << tmp_18_fu_506_p1;

assign tmp_11_fu_248_p2 = (($signed(F2_reg_792) > $signed(12'd54)) ? 1'b1 : 1'b0);

assign tmp_12_fu_253_p2 = ($signed(12'd4095) + $signed(F2_reg_792));

assign tmp_13_fu_284_p1 = qb_fu_269_p3;

assign tmp_14_fu_302_p2 = (tmp_33_fu_294_p3 ^ 1'd1);

assign tmp_15_fu_397_p2 = (($signed(pos1_fu_385_p2) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign tmp_16_fu_417_p1 = $unsigned(pos1_cast_fu_390_p1);

assign tmp_17_fu_421_p2 = $signed(p_Val2_s_reg_777) >>> tmp_16_fu_417_p1;

assign tmp_18_fu_506_p1 = F2_2_reg_805_pp0_iter1_reg[7:0];

assign tmp_19_fu_442_p2 = (($signed(pos2_reg_835) < $signed(12'd54)) ? 1'b1 : 1'b0);

assign tmp_1_fu_114_p3 = {{1'd1}, {loc_V_1_fu_82_p1}};

assign tmp_20_fu_447_p1 = $unsigned(pos2_cast_fu_394_p1);

assign tmp_21_fu_178_p1 = p_Val2_s_fu_132_p3[7:0];

assign tmp_22_fu_468_p2 = ((Range2_V_1_fu_451_p2 == 54'd0) ? 1'b1 : 1'b0);

assign tmp_22_not_fu_484_p2 = (tmp_19_fu_442_p2 ^ 1'd1);

assign tmp_23_fu_474_p2 = ((pos2_reg_835 == 12'd54) ? 1'b1 : 1'b0);

assign tmp_24_fu_619_p2 = (1'd1 ^ Range1_all_ones_2_i_48_fu_614_p2);

assign tmp_25_cast_fu_258_p1 = tmp_12_fu_253_p2;

assign tmp_25_fu_711_p2 = (tmp_demorgan_fu_502_p2 | sel_tmp18_fu_706_p2);

assign tmp_26_fu_717_p2 = (underflow_fu_645_p3 | tmp_25_fu_711_p2);

assign tmp_29_fu_188_p4 = {{F2_2_fu_164_p3[11:3]}};

assign tmp_2_fu_158_p2 = (12'd0 - F2_fu_146_p2);

assign tmp_30_fu_230_p1 = tmp_4_fu_225_p2[7:0];

assign tmp_31_fu_262_p3 = p_Val2_s_reg_777[tmp_25_cast_fu_258_p1];

assign tmp_32_fu_276_p3 = p_Val2_3_fu_241_p3[32'd7];

assign tmp_33_fu_294_p3 = p_Val2_4_fu_288_p2[32'd7];

assign tmp_35_fu_403_p3 = pos1_fu_385_p2[32'd11];

assign tmp_3_fu_172_p2 = ((loc_V_fu_72_p4 == 11'd1075) ? 1'b1 : 1'b0);

assign tmp_4_fu_225_p2 = $signed(p_Val2_s_reg_777) >>> tmp_6_fu_221_p1;

assign tmp_5_fu_182_p2 = ((F2_2_fu_164_p3 < 12'd54) ? 1'b1 : 1'b0);

assign tmp_6_fu_221_p1 = $unsigned(F2_2_cast_fu_218_p1);

assign tmp_7_fu_110_p1 = loc_V_fu_72_p4;

assign tmp_8_fu_98_p1 = p_Val2_2_fu_68_p1[62:0];

assign tmp_8_not_fu_362_p2 = (icmp_reg_829 ^ 1'd1);

assign tmp_9_fu_140_p2 = ((tmp_8_fu_98_p1 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_demorgan_fu_502_p2 = (tmp_i_i_i_reg_756_pp0_iter1_reg & tmp_i_i_i_47_reg_762_pp0_iter1_reg);

assign tmp_fu_373_p2 = (tmp_14_fu_302_p2 & not_sel_tmp_fu_367_p2);

assign tmp_i_i_i_47_fu_92_p2 = ((loc_V_1_fu_82_p1 != 52'd0) ? 1'b1 : 1'b0);

assign tmp_i_i_i_fu_86_p2 = ((loc_V_fu_72_p4 == 11'd2047) ? 1'b1 : 1'b0);

assign tmp_s_fu_152_p2 = (($signed(F2_fu_146_p2) > $signed(12'd0)) ? 1'b1 : 1'b0);

assign underflow_fu_645_p3 = ((sel_tmp16_fu_641_p2[0:0] === 1'b1) ? tmp_24_fu_619_p2 : sel_tmp15_fu_636_p2);

assign underflow_not_fu_664_p2 = (underflow_fu_645_p3 ^ 1'd1);

endmodule //operator_1
