{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732293748701 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732293748706 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 22 17:42:28 2024 " "Processing started: Fri Nov 22 17:42:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732293748706 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293748706 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_ADC -c DE1_SoC_ADC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_ADC -c DE1_SoC_ADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293748706 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732293749720 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732293749720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/de1_soc_qsys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/de1_soc_qsys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_QSYS-rtl " "Found design unit 1: DE1_SoC_QSYS-rtl" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759214 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS " "Found entity 1: DE1_SoC_QSYS" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293759214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/de1_soc_qsys_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/de1_soc_qsys_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de1_soc_qsys_rst_controller-rtl " "Found design unit 1: de1_soc_qsys_rst_controller-rtl" {  } { { "DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller.vhd" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759217 ""} { "Info" "ISGN_ENTITY_NAME" "1 de1_soc_qsys_rst_controller " "Found entity 1: de1_soc_qsys_rst_controller" {  } { { "DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller.vhd" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293759217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/de1_soc_qsys_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/de1_soc_qsys_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de1_soc_qsys_rst_controller_001-rtl " "Found design unit 1: de1_soc_qsys_rst_controller_001-rtl" {  } { { "DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller_001.vhd" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759220 ""} { "Info" "ISGN_ENTITY_NAME" "1 de1_soc_qsys_rst_controller_001 " "Found entity 1: de1_soc_qsys_rst_controller_001" {  } { { "DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller_001.vhd" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293759220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/de1_soc_qsys_rst_controller_002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/de1_soc_qsys_rst_controller_002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de1_soc_qsys_rst_controller_002-rtl " "Found design unit 1: de1_soc_qsys_rst_controller_002-rtl" {  } { { "DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller_002.vhd" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller_002.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759222 ""} { "Info" "ISGN_ENTITY_NAME" "1 de1_soc_qsys_rst_controller_002 " "Found entity 1: de1_soc_qsys_rst_controller_002" {  } { { "DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller_002.vhd" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller_002.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293759222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/de1_soc_qsys_rst_controller_003.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/de1_soc_qsys_rst_controller_003.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de1_soc_qsys_rst_controller_003-rtl " "Found design unit 1: de1_soc_qsys_rst_controller_003-rtl" {  } { { "DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller_003.vhd" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller_003.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759225 ""} { "Info" "ISGN_ENTITY_NAME" "1 de1_soc_qsys_rst_controller_003 " "Found entity 1: de1_soc_qsys_rst_controller_003" {  } { { "DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller_003.vhd" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller_003.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293759225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293759228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293759231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293759233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_irq_mapper " "Found entity 1: DE1_SoC_QSYS_irq_mapper" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_irq_mapper.sv" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293759236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293759247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293759250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293759252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293759255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293759258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293759260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293759263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293759266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759269 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293759269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_mux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_mux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293759273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_005 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_005" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_005.sv" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293759275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_001 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_001" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293759278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_demux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_demux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293759281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_005 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_005" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_005.sv" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293759284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_mux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_mux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293759286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293759289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_demux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_demux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293759292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293759296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759300 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293759300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293759304 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_007.sv" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732293759306 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_007.sv" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732293759306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_router_007_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_007_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_007.sv" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759307 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_router_007 " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_007" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_007.sv" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293759307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732293759309 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732293759310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759311 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_router_002 " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_002" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293759311 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732293759313 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732293759313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759315 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_router_001 " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_001" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293759315 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732293759317 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732293759317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_router_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759319 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_router " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293759319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293759322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293759326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293759329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293759332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293759336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_sysid_qsys " "Found entity 1: DE1_SoC_QSYS_sysid_qsys" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sysid_qsys.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293759339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_sw " "Found entity 1: DE1_SoC_QSYS_sw" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sw.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293759348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1-soc_sevensegs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1-soc_sevensegs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_sevensegs-RTL " "Found design unit 1: DE1_SoC_sevensegs-RTL" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1-SoC_sevensegs.vhd" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1-SoC_sevensegs.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759350 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_sevensegs " "Found entity 1: DE1_SoC_sevensegs" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1-SoC_sevensegs.vhd" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1-SoC_sevensegs.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293759350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/avalon_pwm_4_channels.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/avalon_pwm_4_channels.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_pwm_4_channels-RTL " "Found design unit 1: avalon_pwm_4_channels-RTL" {  } { { "DE1_SoC_QSYS/synthesis/submodules/avalon_pwm_4_channels.vhd" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/avalon_pwm_4_channels.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759353 ""} { "Info" "ISGN_ENTITY_NAME" "1 avalon_pwm_4_channels " "Found entity 1: avalon_pwm_4_channels" {  } { { "DE1_SoC_QSYS/synthesis/submodules/avalon_pwm_4_channels.vhd" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/avalon_pwm_4_channels.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293759353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_pll_sys.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_pll_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_pll_sys " "Found entity 1: DE1_SoC_QSYS_pll_sys" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293759357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_onchip_memory2 " "Found entity 1: DE1_SoC_QSYS_onchip_memory2" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_onchip_memory2.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293759366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_nios2_qsys.v 27 27 " "Found 27 design units, including 27 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_nios2_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_nios2_qsys_ic_data_module " "Found entity 1: DE1_SoC_QSYS_nios2_qsys_ic_data_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759980 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_nios2_qsys_ic_tag_module " "Found entity 2: DE1_SoC_QSYS_nios2_qsys_ic_tag_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759980 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE1_SoC_QSYS_nios2_qsys_bht_module " "Found entity 3: DE1_SoC_QSYS_nios2_qsys_bht_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759980 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE1_SoC_QSYS_nios2_qsys_register_bank_a_module " "Found entity 4: DE1_SoC_QSYS_nios2_qsys_register_bank_a_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759980 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE1_SoC_QSYS_nios2_qsys_register_bank_b_module " "Found entity 5: DE1_SoC_QSYS_nios2_qsys_register_bank_b_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759980 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE1_SoC_QSYS_nios2_qsys_dc_tag_module " "Found entity 6: DE1_SoC_QSYS_nios2_qsys_dc_tag_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759980 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE1_SoC_QSYS_nios2_qsys_dc_data_module " "Found entity 7: DE1_SoC_QSYS_nios2_qsys_dc_data_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759980 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE1_SoC_QSYS_nios2_qsys_dc_victim_module " "Found entity 8: DE1_SoC_QSYS_nios2_qsys_dc_victim_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" 490 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759980 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE1_SoC_QSYS_nios2_qsys_nios2_oci_debug " "Found entity 9: DE1_SoC_QSYS_nios2_qsys_nios2_oci_debug" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" 558 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759980 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram_module " "Found entity 10: DE1_SoC_QSYS_nios2_qsys_ociram_sp_ram_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" 700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759980 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE1_SoC_QSYS_nios2_qsys_nios2_ocimem " "Found entity 11: DE1_SoC_QSYS_nios2_qsys_nios2_ocimem" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" 764 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759980 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE1_SoC_QSYS_nios2_qsys_nios2_avalon_reg " "Found entity 12: DE1_SoC_QSYS_nios2_qsys_nios2_avalon_reg" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" 948 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759980 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE1_SoC_QSYS_nios2_qsys_nios2_oci_break " "Found entity 13: DE1_SoC_QSYS_nios2_qsys_nios2_oci_break" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" 1041 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759980 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE1_SoC_QSYS_nios2_qsys_nios2_oci_xbrk " "Found entity 14: DE1_SoC_QSYS_nios2_qsys_nios2_oci_xbrk" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" 1336 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759980 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE1_SoC_QSYS_nios2_qsys_nios2_oci_dbrk " "Found entity 15: DE1_SoC_QSYS_nios2_qsys_nios2_oci_dbrk" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" 1597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759980 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE1_SoC_QSYS_nios2_qsys_nios2_oci_itrace " "Found entity 16: DE1_SoC_QSYS_nios2_qsys_nios2_oci_itrace" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" 1786 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759980 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE1_SoC_QSYS_nios2_qsys_nios2_oci_td_mode " "Found entity 17: DE1_SoC_QSYS_nios2_qsys_nios2_oci_td_mode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" 2170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759980 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE1_SoC_QSYS_nios2_qsys_nios2_oci_dtrace " "Found entity 18: DE1_SoC_QSYS_nios2_qsys_nios2_oci_dtrace" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" 2238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759980 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE1_SoC_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt " "Found entity 19: DE1_SoC_QSYS_nios2_qsys_nios2_oci_compute_input_tm_cnt" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" 2333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759980 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc " "Found entity 20: DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo_wrptr_inc" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" 2405 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759980 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc " "Found entity 21: DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo_cnt_inc" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" 2448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759980 ""} { "Info" "ISGN_ENTITY_NAME" "22 DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo " "Found entity 22: DE1_SoC_QSYS_nios2_qsys_nios2_oci_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" 2495 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759980 ""} { "Info" "ISGN_ENTITY_NAME" "23 DE1_SoC_QSYS_nios2_qsys_nios2_oci_pib " "Found entity 23: DE1_SoC_QSYS_nios2_qsys_nios2_oci_pib" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" 2997 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759980 ""} { "Info" "ISGN_ENTITY_NAME" "24 DE1_SoC_QSYS_nios2_qsys_nios2_oci_im " "Found entity 24: DE1_SoC_QSYS_nios2_qsys_nios2_oci_im" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" 3066 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759980 ""} { "Info" "ISGN_ENTITY_NAME" "25 DE1_SoC_QSYS_nios2_qsys_nios2_performance_monitors " "Found entity 25: DE1_SoC_QSYS_nios2_qsys_nios2_performance_monitors" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" 3183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759980 ""} { "Info" "ISGN_ENTITY_NAME" "26 DE1_SoC_QSYS_nios2_qsys_nios2_oci " "Found entity 26: DE1_SoC_QSYS_nios2_qsys_nios2_oci" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" 3200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759980 ""} { "Info" "ISGN_ENTITY_NAME" "27 DE1_SoC_QSYS_nios2_qsys " "Found entity 27: DE1_SoC_QSYS_nios2_qsys" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" 3776 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293759980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_sysclk " "Found entity 1: DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_sysclk" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_sysclk.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293759990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_tck " "Found entity 1: DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_tck" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_tck.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293759998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293759998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_nios2_qsys_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper " "Found entity 1: DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293760007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293760007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_nios2_qsys_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_nios2_qsys_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_nios2_qsys_mult_cell " "Found entity 1: DE1_SoC_QSYS_nios2_qsys_mult_cell" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_mult_cell.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293760016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293760016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_nios2_qsys_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_nios2_qsys_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_nios2_qsys_oci_test_bench " "Found entity 1: DE1_SoC_QSYS_nios2_qsys_oci_test_bench" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_oci_test_bench.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293760024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293760024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_nios2_qsys_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_nios2_qsys_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_nios2_qsys_test_bench " "Found entity 1: DE1_SoC_QSYS_nios2_qsys_test_bench" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_test_bench.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293760029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293760029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_jtag_uart_sim_scfifo_w " "Found entity 1: DE1_SoC_QSYS_jtag_uart_sim_scfifo_w" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293760042 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_jtag_uart_scfifo_w " "Found entity 2: DE1_SoC_QSYS_jtag_uart_scfifo_w" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293760042 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE1_SoC_QSYS_jtag_uart_sim_scfifo_r " "Found entity 3: DE1_SoC_QSYS_jtag_uart_sim_scfifo_r" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293760042 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE1_SoC_QSYS_jtag_uart_scfifo_r " "Found entity 4: DE1_SoC_QSYS_jtag_uart_scfifo_r" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293760042 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE1_SoC_QSYS_jtag_uart " "Found entity 5: DE1_SoC_QSYS_jtag_uart" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293760042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293760042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/avalon_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/avalon_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_pwm-RTL " "Found design unit 1: avalon_pwm-RTL" {  } { { "DE1_SoC_QSYS/synthesis/submodules/avalon_pwm.vhd" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/avalon_pwm.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293760045 ""} { "Info" "ISGN_ENTITY_NAME" "1 avalon_pwm " "Found entity 1: avalon_pwm" {  } { { "DE1_SoC_QSYS/synthesis/submodules/avalon_pwm.vhd" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/avalon_pwm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293760045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293760045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/adc_ltc2308_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/adc_ltc2308_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_ltc2308_fifo " "Found entity 1: adc_ltc2308_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293760048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293760048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/adc_ltc2308.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/adc_ltc2308.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_ltc2308 " "Found entity 1: adc_ltc2308" {  } { { "DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293760052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293760052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/adc_data_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/adc_data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_data_fifo " "Found entity 1: adc_data_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/adc_data_fifo.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/adc_data_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293760056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293760056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_key.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_KEY " "Found entity 1: DE1_SoC_QSYS_KEY" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_KEY.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_KEY.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293760064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293760064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_interval_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_interval_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_Interval_timer " "Found entity 1: DE1_SoC_QSYS_Interval_timer" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_Interval_timer.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_Interval_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293760074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293760074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_basic_nios2_soc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_basic_nios2_soc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_Basic_Nios2_SOC-struct " "Found design unit 1: DE1_SoC_Basic_Nios2_SOC-struct" {  } { { "DE1_SoC_Basic_Nios2_SOC.vhd" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_Basic_Nios2_SOC.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293760079 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_Basic_Nios2_SOC " "Found entity 1: DE1_SoC_Basic_Nios2_SOC" {  } { { "DE1_SoC_Basic_Nios2_SOC.vhd" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_Basic_Nios2_SOC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732293760079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293760079 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_nios2_qsys.v(2138) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_nios2_qsys.v(2138): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" 2138 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1732293760105 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_nios2_qsys.v(2140) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_nios2_qsys.v(2140): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" 2140 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1732293760105 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_nios2_qsys.v(2298) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_nios2_qsys.v(2298): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" 2298 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1732293760105 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_nios2_qsys.v(3128) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_nios2_qsys.v(3128): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" 3128 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1732293760108 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_Basic_Nios2_SOC " "Elaborating entity \"DE1_SoC_Basic_Nios2_SOC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732293760204 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "10 4 DE1_SoC_Basic_Nios2_SOC.vhd(79) " "VHDL expression error at DE1_SoC_Basic_Nios2_SOC.vhd(79): expression has 10 elements, but must have 4 elements" {  } { { "DE1_SoC_Basic_Nios2_SOC.vhd" "" { Text "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_Basic_Nios2_SOC.vhd" 79 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1732293760205 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732293760206 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_ADC.map.smsg " "Generated suppressed messages file D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_ADC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293760322 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732293761309 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 22 17:42:41 2024 " "Processing ended: Fri Nov 22 17:42:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732293761309 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732293761309 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732293761309 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293761309 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732293761909 ""}
