coverage
gate
coverages
fault
faults
hitec
vhdl
circuit
enhancement
stg
ga
circuits
fitness
sequences
gatest
vec
analisi
efsm
individuals
stuck
det
benchmark
generator
generation
population
maximize
sequential
genetic
di
req
reset
intr
rand
statement
generations
flops
sc
flip
eq
barcode
ects
exercise
cir
mutation
untestable
gcd
paths
detected
dhrc
enin
corno
traverse
atpg
statements
crossover
behavioral
cris
cover
tests
chart
seq
datapath
sa
cuit
primary
strat
compaction
pis
erage
squeeze
vectors
cov
propagated
functional
outputs
cuits
selection
testing
init
tool
testability
attempts
sb
targeted
covered
traversing
asserted
ective
prinetto
gatto
gat
duale
raik
jaan
entiate
rlast
ubar
fost
krishnakumar
fulvio
synthesis
descriptions
automatic
read
pos
rt
portions
uyar
cultivation
ena
initializable
unt
unspecified
partially
request
metric
kalyanaraman
fummi
chiusano
compari
domly
erent
evolutionary
europe
raimund
rived
ffs
path
clock
synthesizable
lops
rage
gates
cycles
cult
goals
passes
silvia
enumeration
assign
inputs
placed
grant
screening
excite
seeded
mutated
traversed
filled
covering
preferred
gate level
test sequence
fault coverages
level test
test generation
path coverage
high level
test sequences
statement coverage
sequences derived
sequence enhancement
fault coverage
test enhancement
circuit test
test generator
sequential circuit
di eq
vec time
det vec
functional test
higher fault
maximize coverage
analisi req
benchmark circuits
partially specified
benchmark circuit
faults detected
level tool
level vhdl
specified test
level techniques
fitness function
vhdl description
level circuit
software testing
enhancement tool
fault e
grant variable
state sc
proposed approach
testing based
random selection
flip flops
test set
primary outputs
high fault
control states
based techniques
e ects
time det
sequence selection
level sequences
cover paths
efsm model
reset signal
specified sequence
selection strategy
generation using
single stuck
control machine
combining high
test vectors
level benchmark
fault list
extended finite
best individual
decision points
several benchmark
tests generated
level description
significantly higher
new population
enhancement techniques
flow chart
circuit description
sequences generated
using software
design verification
automatic generation
fully specified
ects propagated
circuit b06
vhdl programs
sometimes higher
variables request1
coverage goals
candidate test
state init
req state
maximize fault
maximize path
algorithm framework
request variables
behavioral rt
circuit b03
circuit b04
several circuits
circuits b01
five sequences
sequence compaction
functional vectors
derived manually
sequence evolution
level gate
several generations
sequential random
vhdl lines
fit individuals
deriving sequences
gate level test
test sequence enhancement
sequential circuit test
circuit test generation
level test enhancement
det vec time
level test generator
number of faults
level test generation
high level test
gate level tool
gate level techniques
higher fault coverages
software testing based
stuck at faults
testing based techniques
functional test generation
level and gate
fault e ects
level to maximize
test generation using
sequence is selected
high fault coverages
values of variables
stg for benchmark
test enhancement tool
time det vec
extended finite state
level benchmark circuits
techniques for test
partially specified test
sequences are selected
specified test sequences
sequences are needed
coverage of single
level vhdl description
high level vhdl
high level sequences
combining high level
derived for path
vec time det
number of attempts
several benchmark circuits
generation of functional
high level circuit
state is set
high level benchmark
set of sequences
generation of test
sequence enhancement techniques
terms of fault
programs using path
e ects propagated
last two decision
achieve high fault
states s wait
unspecified as much
squeeze on test
benchmark circuit b03
putting the squeeze
simulation based techniques
fitness function since
coverages were achieved
enumeration and constraint
sequences for path
generate test sequences
achieved by hitec
derived for 100
analysis and atpg
atpg on behavioral
coverages are obtained
circuits b01 b08
tests from behavioral
statement and path
specified test sequence
benchmark circuit b06
functional test vectors
maximize path coverage
set to analisi
using a reset
using path enumeration
good fault coverages
faults and propagate
architectural level test
cover all paths
constraint programming automatic
