
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000047    0.119732 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.013724    0.050249    0.187500    0.307231 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.050249    0.000050    0.307281 v _214_/A (sg13g2_xnor2_1)
     1    0.001811    0.028227    0.063665    0.370946 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.028227    0.000002    0.370948 v _300_/D (sg13g2_dfrbpq_1)
                                              0.370948   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000047    0.119732 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.319732   clock uncertainty
                                  0.000000    0.319732   clock reconvergence pessimism
                                 -0.036376    0.283355   library hold time
                                              0.283355   data required time
---------------------------------------------------------------------------------------------
                                              0.283355   data required time
                                             -0.370948   data arrival time
---------------------------------------------------------------------------------------------
                                              0.087593   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000038    0.119723 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.008866    0.037057    0.175639    0.295362 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037057    0.000014    0.295376 v fanout77/A (sg13g2_buf_8)
     7    0.040489    0.030095    0.085658    0.381034 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.030096    0.000124    0.381157 v _192_/A (sg13g2_xnor2_1)
     1    0.001855    0.028043    0.056357    0.437514 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.028043    0.000003    0.437517 v _294_/D (sg13g2_dfrbpq_1)
                                              0.437517   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000040    0.119725 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.319725   clock uncertainty
                                  0.000000    0.319725   clock reconvergence pessimism
                                 -0.036318    0.283407   library hold time
                                              0.283407   data required time
---------------------------------------------------------------------------------------------
                                              0.283407   data required time
                                             -0.437517   data arrival time
---------------------------------------------------------------------------------------------
                                              0.154110   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000038    0.119723 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.009152    0.048446    0.182163    0.301886 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.048446    0.000014    0.301900 ^ fanout77/A (sg13g2_buf_8)
     7    0.041663    0.033995    0.086199    0.388099 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.034001    0.000352    0.388451 ^ _128_/A (sg13g2_inv_2)
     5    0.022205    0.041514    0.048354    0.436805 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.041514    0.000006    0.436810 v _293_/D (sg13g2_dfrbpq_1)
                                              0.436810   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000038    0.119723 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.319723   clock uncertainty
                                  0.000000    0.319723   clock reconvergence pessimism
                                 -0.040587    0.279136   library hold time
                                              0.279136   data required time
---------------------------------------------------------------------------------------------
                                              0.279136   data required time
                                             -0.436810   data arrival time
---------------------------------------------------------------------------------------------
                                              0.157675   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000019    0.119704 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011680    0.045121    0.182529    0.302233 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.045121    0.000010    0.302243 v fanout54/A (sg13g2_buf_8)
     8    0.034538    0.028409    0.087511    0.389754 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.028409    0.000188    0.389942 v _218_/A1 (sg13g2_o21ai_1)
     1    0.003044    0.043298    0.084776    0.474718 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.043298    0.000001    0.474719 ^ _219_/A (sg13g2_inv_1)
     1    0.002115    0.017945    0.029162    0.503881 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.017945    0.000005    0.503886 v _301_/D (sg13g2_dfrbpq_1)
                                              0.503886   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000019    0.119704 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.319704   clock uncertainty
                                  0.000000    0.319704   clock reconvergence pessimism
                                 -0.033118    0.286586   library hold time
                                              0.286586   data required time
---------------------------------------------------------------------------------------------
                                              0.286586   data required time
                                             -0.503886   data arrival time
---------------------------------------------------------------------------------------------
                                              0.217300   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000019    0.119704 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011680    0.045121    0.182529    0.302233 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.045121    0.000010    0.302243 v fanout54/A (sg13g2_buf_8)
     8    0.034538    0.028409    0.087511    0.389754 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.028409    0.000110    0.389864 v _195_/B (sg13g2_xor2_1)
     2    0.009051    0.045078    0.077493    0.467357 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.045078    0.000015    0.467372 v _196_/B (sg13g2_xor2_1)
     1    0.003357    0.028764    0.059466    0.526838 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.028764    0.000017    0.526856 v _295_/D (sg13g2_dfrbpq_1)
                                              0.526856   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000017    0.119702 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.319702   clock uncertainty
                                  0.000000    0.319702   clock reconvergence pessimism
                                 -0.036546    0.283155   library hold time
                                              0.283155   data required time
---------------------------------------------------------------------------------------------
                                              0.283155   data required time
                                             -0.526856   data arrival time
---------------------------------------------------------------------------------------------
                                              0.243700   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000047    0.119732 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.013724    0.050249    0.187500    0.307231 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.050249    0.000056    0.307287 v output2/A (sg13g2_buf_2)
     1    0.050709    0.086507    0.142129    0.449416 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.086507    0.000135    0.449552 v sign (out)
                                              0.449552   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.449552   data arrival time
---------------------------------------------------------------------------------------------
                                              0.249552   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000039    0.119167 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.003241    0.020431    0.161546    0.280713 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.020431    0.000007    0.280720 v fanout70/A (sg13g2_buf_2)
     5    0.026031    0.051452    0.095465    0.376185 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.051452    0.000030    0.376215 v _199_/A (sg13g2_xnor2_1)
     2    0.008796    0.065686    0.094880    0.471095 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.065686    0.000004    0.471099 v _200_/B (sg13g2_xor2_1)
     1    0.002155    0.025252    0.062069    0.533168 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.025252    0.000005    0.533173 v _296_/D (sg13g2_dfrbpq_1)
                                              0.533173   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000039    0.119167 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.319167   clock uncertainty
                                  0.000000    0.319167   clock reconvergence pessimism
                                 -0.035571    0.283596   library hold time
                                              0.283596   data required time
---------------------------------------------------------------------------------------------
                                              0.283596   data required time
                                             -0.533173   data arrival time
---------------------------------------------------------------------------------------------
                                              0.249578   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000019    0.119704 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011680    0.045121    0.182529    0.302233 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.045121    0.000010    0.302243 v fanout54/A (sg13g2_buf_8)
     8    0.034538    0.028409    0.087511    0.389754 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.028409    0.000015    0.389770 v _206_/B (sg13g2_xnor2_1)
     2    0.009391    0.067758    0.081181    0.470951 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.067758    0.000008    0.470958 v _208_/A (sg13g2_xor2_1)
     1    0.001830    0.024664    0.066266    0.537224 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.024664    0.000002    0.537227 v _298_/D (sg13g2_dfrbpq_1)
                                              0.537227   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000017    0.119145 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.319145   clock uncertainty
                                  0.000000    0.319145   clock reconvergence pessimism
                                 -0.035385    0.283760   library hold time
                                              0.283760   data required time
---------------------------------------------------------------------------------------------
                                              0.283760   data required time
                                             -0.537227   data arrival time
---------------------------------------------------------------------------------------------
                                              0.253467   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000019    0.119704 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011680    0.045121    0.182529    0.302233 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.045121    0.000015    0.302248 v fanout55/A (sg13g2_buf_2)
     5    0.024327    0.049323    0.104919    0.407167 v fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.049323    0.000021    0.407188 v _210_/A (sg13g2_xnor2_1)
     1    0.005443    0.047678    0.079282    0.486470 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.047678    0.000007    0.486477 v _211_/B (sg13g2_xnor2_1)
     1    0.001786    0.027131    0.054828    0.541305 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.027131    0.000002    0.541307 v _299_/D (sg13g2_dfrbpq_1)
                                              0.541307   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000022    0.119149 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.319149   clock uncertainty
                                  0.000000    0.319149   clock reconvergence pessimism
                                 -0.036167    0.282982   library hold time
                                              0.282982   data required time
---------------------------------------------------------------------------------------------
                                              0.282982   data required time
                                             -0.541307   data arrival time
---------------------------------------------------------------------------------------------
                                              0.258325   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000020    0.119147 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.008184    0.034006    0.173634    0.292781 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.034006    0.000011    0.292793 v fanout68/A (sg13g2_buf_2)
     6    0.025794    0.051404    0.101500    0.394292 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.051404    0.000155    0.394447 v _202_/A (sg13g2_xor2_1)
     2    0.009893    0.047736    0.095462    0.489909 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.047736    0.000009    0.489918 v _204_/A (sg13g2_xor2_1)
     1    0.001830    0.024625    0.058729    0.548647 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.024625    0.000002    0.548650 v _297_/D (sg13g2_dfrbpq_1)
                                              0.548650   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000020    0.119147 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.200000    0.319147   clock uncertainty
                                  0.000000    0.319147   clock reconvergence pessimism
                                 -0.035373    0.283775   library hold time
                                              0.283775   data required time
---------------------------------------------------------------------------------------------
                                              0.283775   data required time
                                             -0.548650   data arrival time
---------------------------------------------------------------------------------------------
                                              0.264875   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000047    0.119732 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.013724    0.050249    0.187500    0.307231 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.050249    0.000036    0.307267 v _127_/A (sg13g2_inv_1)
     1    0.007750    0.043693    0.050569    0.357836 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.043693    0.000096    0.357931 ^ output3/A (sg13g2_buf_2)
     1    0.050875    0.110178    0.144198    0.502129 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.110178    0.000165    0.502294 ^ signB (out)
                                              0.502294   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.502294   data arrival time
---------------------------------------------------------------------------------------------
                                              0.302294   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000022    0.119149 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012737    0.060487    0.192267    0.311416 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060487    0.000037    0.311453 ^ fanout59/A (sg13g2_buf_8)
     8    0.031840    0.030185    0.088188    0.399641 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030192    0.000501    0.400142 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.003769    0.038393    0.049785    0.449928 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.038393    0.000014    0.449941 v output15/A (sg13g2_buf_2)
     1    0.052699    0.089475    0.138414    0.588356 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.089477    0.000492    0.588847 v sine_out[1] (out)
                                              0.588847   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.588847   data arrival time
---------------------------------------------------------------------------------------------
                                              0.388847   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000022    0.119149 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012737    0.060487    0.192267    0.311416 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060487    0.000043    0.311459 ^ fanout58/A (sg13g2_buf_2)
     7    0.025833    0.062804    0.114475    0.425934 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.062804    0.000073    0.426007 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.003987    0.027857    0.042654    0.468661 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.027857    0.000017    0.468678 v output16/A (sg13g2_buf_2)
     1    0.051911    0.088194    0.132547    0.601225 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.088194    0.000346    0.601570 v sine_out[20] (out)
                                              0.601570   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.601570   data arrival time
---------------------------------------------------------------------------------------------
                                              0.401570   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000022    0.119149 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012737    0.060487    0.192267    0.311416 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060487    0.000043    0.311459 ^ fanout58/A (sg13g2_buf_2)
     7    0.025833    0.062804    0.114475    0.425934 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.062804    0.000072    0.426005 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.005071    0.030672    0.045845    0.471850 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.030672    0.000036    0.471886 v output11/A (sg13g2_buf_2)
     1    0.051812    0.088061    0.133805    0.605691 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.088061    0.000326    0.606017 v sine_out[16] (out)
                                              0.606017   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.606017   data arrival time
---------------------------------------------------------------------------------------------
                                              0.406017   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000022    0.119149 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012737    0.060487    0.192267    0.311416 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060487    0.000043    0.311459 ^ fanout58/A (sg13g2_buf_2)
     7    0.025833    0.062804    0.114475    0.425934 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.062804    0.000076    0.426010 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.004377    0.032245    0.048333    0.474343 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.032245    0.000023    0.474366 v output12/A (sg13g2_buf_2)
     1    0.051781    0.088024    0.134533    0.608899 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.088024    0.000320    0.609219 v sine_out[17] (out)
                                              0.609219   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.609219   data arrival time
---------------------------------------------------------------------------------------------
                                              0.409219   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000022    0.119149 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012737    0.060487    0.192267    0.311416 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060487    0.000043    0.311459 ^ fanout58/A (sg13g2_buf_2)
     7    0.025833    0.062804    0.114475    0.425934 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.062804    0.000043    0.425977 ^ _167_/A (sg13g2_nor2_1)
     1    0.005060    0.028972    0.051460    0.477437 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.028972    0.000034    0.477471 v output19/A (sg13g2_buf_2)
     1    0.052072    0.088449    0.133243    0.610714 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.088450    0.000378    0.611091 v sine_out[23] (out)
                                              0.611091   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.611091   data arrival time
---------------------------------------------------------------------------------------------
                                              0.411091   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000022    0.119149 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012737    0.060487    0.192267    0.311416 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060487    0.000043    0.311459 ^ fanout58/A (sg13g2_buf_2)
     7    0.025833    0.062804    0.114475    0.425934 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.062804    0.000037    0.425971 ^ _160_/A (sg13g2_nor2_1)
     1    0.005503    0.028555    0.052701    0.478671 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.028555    0.000043    0.478714 v output14/A (sg13g2_buf_2)
     1    0.051868    0.088132    0.132840    0.611554 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.088132    0.000337    0.611891 v sine_out[19] (out)
                                              0.611891   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.611891   data arrival time
---------------------------------------------------------------------------------------------
                                              0.411891   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000022    0.119149 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012737    0.060487    0.192267    0.311416 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060487    0.000043    0.311459 ^ fanout58/A (sg13g2_buf_2)
     7    0.025833    0.062804    0.114475    0.425934 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.062804    0.000086    0.426020 ^ _281_/A (sg13g2_nor2_1)
     1    0.006939    0.032902    0.056729    0.482749 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.032902    0.000079    0.482827 v output35/A (sg13g2_buf_2)
     1    0.052301    0.088827    0.135370    0.618197 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.088828    0.000417    0.618614 v sine_out[8] (out)
                                              0.618614   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.618614   data arrival time
---------------------------------------------------------------------------------------------
                                              0.418614   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000020    0.119147 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.008359    0.043837    0.179516    0.298663 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.043837    0.000012    0.298675 ^ fanout68/A (sg13g2_buf_2)
     6    0.026132    0.063050    0.106715    0.405391 ^ fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.063050    0.000280    0.405671 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.004569    0.044118    0.077543    0.483213 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.044118    0.000027    0.483241 v output29/A (sg13g2_buf_2)
     1    0.053531    0.090789    0.142006    0.625247 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.090792    0.000649    0.625895 v sine_out[32] (out)
                                              0.625895   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.625895   data arrival time
---------------------------------------------------------------------------------------------
                                              0.425895   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000022    0.119149 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012737    0.060487    0.192267    0.311416 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060487    0.000037    0.311453 ^ fanout59/A (sg13g2_buf_8)
     8    0.031840    0.030185    0.088188    0.399641 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030193    0.000524    0.400165 ^ _130_/B (sg13g2_nor2_1)
     2    0.010592    0.040580    0.048820    0.448985 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.040580    0.000062    0.449047 v _284_/A (sg13g2_and2_1)
     1    0.003488    0.022094    0.072089    0.521136 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.022094    0.000011    0.521147 v output7/A (sg13g2_buf_2)
     1    0.051955    0.088221    0.129812    0.650959 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.088221    0.000354    0.651313 v sine_out[12] (out)
                                              0.651313   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.651313   data arrival time
---------------------------------------------------------------------------------------------
                                              0.451313   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000017    0.119145 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013243    0.062427    0.193739    0.312884 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.062427    0.000036    0.312920 ^ fanout63/A (sg13g2_buf_8)
     6    0.031675    0.030231    0.089196    0.402116 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.030231    0.000087    0.402203 ^ fanout62/A (sg13g2_buf_8)
     8    0.027773    0.027075    0.071967    0.474170 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.027075    0.000128    0.474298 ^ _157_/A1 (sg13g2_a21oi_1)
     1    0.003690    0.021057    0.054202    0.528501 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.021057    0.000013    0.528514 v output13/A (sg13g2_buf_2)
     1    0.051824    0.088014    0.129183    0.657697 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.088014    0.000328    0.658025 v sine_out[18] (out)
                                              0.658025   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.658025   data arrival time
---------------------------------------------------------------------------------------------
                                              0.458025   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000017    0.119145 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013243    0.062427    0.193739    0.312884 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.062427    0.000036    0.312920 ^ fanout63/A (sg13g2_buf_8)
     6    0.031675    0.030231    0.089196    0.402116 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.030231    0.000063    0.402179 ^ _135_/A (sg13g2_nor2_1)
     1    0.002975    0.022632    0.033876    0.436056 v _135_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.022632    0.000001    0.436057 v _174_/A (sg13g2_nand2_1)
     1    0.004239    0.027114    0.033233    0.469290 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.027114    0.000015    0.469306 ^ _175_/B (sg13g2_nand2_1)
     1    0.004563    0.037264    0.052764    0.522069 v _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.037264    0.000026    0.522095 v output22/A (sg13g2_buf_2)
     1    0.052419    0.089039    0.137584    0.659679 v output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.089040    0.000447    0.660126 v sine_out[26] (out)
                                              0.660126   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.660126   data arrival time
---------------------------------------------------------------------------------------------
                                              0.460126   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000017    0.119702 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009297    0.047371    0.182573    0.302275 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.047371    0.000019    0.302295 ^ fanout72/A (sg13g2_buf_8)
     8    0.039679    0.033091    0.084991    0.387286 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.033091    0.000097    0.387382 ^ fanout71/A (sg13g2_buf_8)
     8    0.034962    0.030393    0.076169    0.463551 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.030393    0.000196    0.463748 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.004547    0.046471    0.065648    0.529395 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.046471    0.000027    0.529422 v output28/A (sg13g2_buf_2)
     1    0.053389    0.090586    0.142999    0.672421 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.090589    0.000620    0.673040 v sine_out[31] (out)
                                              0.673040   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.673040   data arrival time
---------------------------------------------------------------------------------------------
                                              0.473041   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000017    0.119145 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013243    0.062427    0.193739    0.312884 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.062427    0.000036    0.312920 ^ fanout63/A (sg13g2_buf_8)
     6    0.031675    0.030231    0.089196    0.402116 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.030231    0.000087    0.402203 ^ fanout62/A (sg13g2_buf_8)
     8    0.027773    0.027075    0.071967    0.474170 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.027075    0.000127    0.474297 ^ _176_/A1 (sg13g2_o21ai_1)
     1    0.003982    0.036541    0.062030    0.536327 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.036541    0.000017    0.536344 v output23/A (sg13g2_buf_2)
     1    0.052462    0.089101    0.137278    0.673622 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.089102    0.000455    0.674078 v sine_out[27] (out)
                                              0.674078   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.674078   data arrival time
---------------------------------------------------------------------------------------------
                                              0.474078   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000022    0.119149 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012737    0.060487    0.192267    0.311416 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060487    0.000037    0.311453 ^ fanout59/A (sg13g2_buf_8)
     8    0.031840    0.030185    0.088188    0.399641 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030191    0.000266    0.399907 ^ _255_/A (sg13g2_nor4_1)
     1    0.003612    0.032455    0.041210    0.441116 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.032455    0.000008    0.441124 v _256_/B2 (sg13g2_a22oi_1)
     1    0.005694    0.071669    0.072448    0.513572 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.071669    0.000048    0.513619 ^ output4/A (sg13g2_buf_2)
     1    0.053090    0.114765    0.160856    0.674475 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.114766    0.000564    0.675039 ^ sine_out[0] (out)
                                              0.675039   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.675039   data arrival time
---------------------------------------------------------------------------------------------
                                              0.475039   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000017    0.119145 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013243    0.062427    0.193739    0.312884 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.062427    0.000036    0.312920 ^ fanout63/A (sg13g2_buf_8)
     6    0.031675    0.030231    0.089196    0.402116 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.030231    0.000072    0.402189 ^ _178_/B1 (sg13g2_a21oi_1)
     1    0.002986    0.019557    0.029892    0.432080 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.019557    0.000001    0.432082 v _179_/B (sg13g2_nand2_1)
     2    0.008795    0.047090    0.049040    0.481122 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.047090    0.000027    0.481149 ^ _180_/B (sg13g2_nand2_1)
     1    0.003824    0.035252    0.056355    0.537504 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.035252    0.000014    0.537518 v output24/A (sg13g2_buf_2)
     1    0.052830    0.089654    0.137029    0.674547 v output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.089655    0.000518    0.675064 v sine_out[28] (out)
                                              0.675064   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.675064   data arrival time
---------------------------------------------------------------------------------------------
                                              0.475064   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000022    0.119149 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012737    0.060487    0.192267    0.311416 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060487    0.000037    0.311453 ^ fanout59/A (sg13g2_buf_8)
     8    0.031840    0.030185    0.088188    0.399641 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030193    0.000524    0.400165 ^ _130_/B (sg13g2_nor2_1)
     2    0.010592    0.040580    0.048820    0.448985 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.040580    0.000057    0.449042 v _136_/B (sg13g2_nand2b_2)
     4    0.016686    0.045552    0.050418    0.499460 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.045553    0.000080    0.499540 ^ _279_/A (sg13g2_nor2_1)
     1    0.004425    0.029063    0.043173    0.542713 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.029063    0.000024    0.542737 v output34/A (sg13g2_buf_2)
     1    0.052613    0.089278    0.133831    0.676568 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.089280    0.000474    0.677042 v sine_out[7] (out)
                                              0.677042   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.677042   data arrival time
---------------------------------------------------------------------------------------------
                                              0.477042   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000022    0.119149 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012737    0.060487    0.192267    0.311416 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060487    0.000037    0.311453 ^ fanout59/A (sg13g2_buf_8)
     8    0.031840    0.030185    0.088188    0.399641 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030192    0.000459    0.400100 ^ _143_/A (sg13g2_nor2_1)
     2    0.008343    0.036932    0.046912    0.447012 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.036932    0.000048    0.447060 v _147_/A (sg13g2_nand2_1)
     2    0.010851    0.054962    0.058028    0.505088 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.054963    0.000142    0.505230 ^ _275_/B (sg13g2_nor2_1)
     1    0.004324    0.025739    0.041244    0.546474 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.025739    0.000022    0.546496 v output30/A (sg13g2_buf_2)
     1    0.052644    0.089303    0.132259    0.678755 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.089305    0.000480    0.679235 v sine_out[3] (out)
                                              0.679235   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.679235   data arrival time
---------------------------------------------------------------------------------------------
                                              0.479235   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000022    0.119149 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012737    0.060487    0.192267    0.311416 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060487    0.000037    0.311453 ^ fanout59/A (sg13g2_buf_8)
     8    0.031840    0.030185    0.088188    0.399641 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030193    0.000524    0.400165 ^ _130_/B (sg13g2_nor2_1)
     2    0.010592    0.040580    0.048820    0.448985 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.040580    0.000057    0.449042 v _136_/B (sg13g2_nand2b_2)
     4    0.016686    0.045552    0.050418    0.499460 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.045553    0.000113    0.499573 ^ _277_/A (sg13g2_nor2_1)
     1    0.005292    0.031353    0.045434    0.545007 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.031353    0.000040    0.545047 v output32/A (sg13g2_buf_2)
     1    0.052246    0.088732    0.134563    0.679611 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.088733    0.000412    0.680023 v sine_out[5] (out)
                                              0.680023   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.680023   data arrival time
---------------------------------------------------------------------------------------------
                                              0.480023   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000022    0.119149 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012737    0.060487    0.192267    0.311416 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060487    0.000037    0.311453 ^ fanout59/A (sg13g2_buf_8)
     8    0.031840    0.030185    0.088188    0.399641 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030193    0.000524    0.400165 ^ _130_/B (sg13g2_nor2_1)
     2    0.010592    0.040580    0.048820    0.448985 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.040580    0.000057    0.449042 v _136_/B (sg13g2_nand2b_2)
     4    0.016686    0.045552    0.050418    0.499460 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.045553    0.000108    0.499568 ^ _276_/A (sg13g2_nor2_1)
     1    0.005335    0.031468    0.045547    0.545115 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.031468    0.000041    0.545156 v output31/A (sg13g2_buf_2)
     1    0.052289    0.088800    0.134661    0.679818 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.088800    0.000421    0.680238 v sine_out[4] (out)
                                              0.680238   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.680238   data arrival time
---------------------------------------------------------------------------------------------
                                              0.480238   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000022    0.119149 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012737    0.060487    0.192267    0.311416 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060487    0.000037    0.311453 ^ fanout59/A (sg13g2_buf_8)
     8    0.031840    0.030185    0.088188    0.399641 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030193    0.000524    0.400165 ^ _130_/B (sg13g2_nor2_1)
     2    0.010592    0.040580    0.048820    0.448985 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.040580    0.000057    0.449042 v _136_/B (sg13g2_nand2b_2)
     4    0.016686    0.045552    0.050418    0.499460 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.045553    0.000129    0.499590 ^ _278_/A (sg13g2_nor2_1)
     1    0.006482    0.034522    0.048536    0.548126 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.034522    0.000066    0.548191 v output33/A (sg13g2_buf_2)
     1    0.052202    0.088687    0.136048    0.684239 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.088688    0.000403    0.684642 v sine_out[6] (out)
                                              0.684642   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.684642   data arrival time
---------------------------------------------------------------------------------------------
                                              0.484642   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000017    0.119145 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012869    0.047713    0.185096    0.304240 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.047713    0.000035    0.304275 v fanout63/A (sg13g2_buf_8)
     6    0.031151    0.027382    0.087571    0.391846 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.027382    0.000092    0.391938 v _150_/A (sg13g2_and2_1)
     3    0.010366    0.041105    0.083593    0.475531 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.041105    0.000021    0.475552 v _165_/A1 (sg13g2_a21oi_1)
     1    0.003425    0.037062    0.068813    0.544365 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.037062    0.000008    0.544374 ^ output18/A (sg13g2_buf_2)
     1    0.051998    0.112436    0.142367    0.686741 ^ output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.112436    0.000363    0.687104 ^ sine_out[22] (out)
                                              0.687104   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.687104   data arrival time
---------------------------------------------------------------------------------------------
                                              0.487104   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000017    0.119145 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012869    0.047713    0.185096    0.304240 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.047713    0.000035    0.304275 v fanout63/A (sg13g2_buf_8)
     6    0.031151    0.027382    0.087571    0.391846 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.027382    0.000092    0.391938 v _150_/A (sg13g2_and2_1)
     3    0.010366    0.041105    0.083593    0.475531 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.041105    0.000018    0.475549 v _164_/A1 (sg13g2_a21oi_1)
     1    0.003734    0.037736    0.070661    0.546210 ^ _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.037736    0.000013    0.546223 ^ output17/A (sg13g2_buf_2)
     1    0.051954    0.112350    0.142645    0.688868 ^ output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.112350    0.000354    0.689222 ^ sine_out[21] (out)
                                              0.689222   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.689222   data arrival time
---------------------------------------------------------------------------------------------
                                              0.489222   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000022    0.119149 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012737    0.060487    0.192267    0.311416 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060487    0.000037    0.311453 ^ fanout59/A (sg13g2_buf_8)
     8    0.031840    0.030185    0.088188    0.399641 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030192    0.000459    0.400100 ^ _143_/A (sg13g2_nor2_1)
     2    0.008343    0.036932    0.046912    0.447012 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.036932    0.000022    0.447034 v _144_/B (sg13g2_nand2_1)
     2    0.008101    0.044542    0.054033    0.501067 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.044542    0.000035    0.501102 ^ _212_/B (sg13g2_nor2_1)
     2    0.009524    0.040052    0.051839    0.552941 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.040052    0.000008    0.552950 v output26/A (sg13g2_buf_2)
     1    0.052289    0.088857    0.138804    0.691754 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.088858    0.000414    0.692168 v sine_out[2] (out)
                                              0.692168   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.692168   data arrival time
---------------------------------------------------------------------------------------------
                                              0.492168   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000020    0.119147 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.008359    0.043837    0.179516    0.298663 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.043837    0.000051    0.298715 ^ fanout66/A (sg13g2_buf_2)
     6    0.030439    0.071504    0.113265    0.411980 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.071505    0.000405    0.412385 ^ fanout64/A (sg13g2_buf_8)
     8    0.034736    0.031956    0.094808    0.507193 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.031956    0.000007    0.507200 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.003121    0.032762    0.053660    0.560860 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.032762    0.000006    0.560865 v output5/A (sg13g2_buf_2)
     1    0.052041    0.088428    0.135040    0.695905 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.088428    0.000371    0.696276 v sine_out[10] (out)
                                              0.696276   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.696276   data arrival time
---------------------------------------------------------------------------------------------
                                              0.496276   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000022    0.119149 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012737    0.060487    0.192267    0.311416 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060487    0.000037    0.311453 ^ fanout59/A (sg13g2_buf_8)
     8    0.031840    0.030185    0.088188    0.399641 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030192    0.000459    0.400100 ^ _143_/A (sg13g2_nor2_1)
     2    0.008343    0.036932    0.046912    0.447012 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.036932    0.000022    0.447034 v _144_/B (sg13g2_nand2_1)
     2    0.008101    0.044542    0.054033    0.501067 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.044542    0.000028    0.501095 ^ _145_/B (sg13g2_nand2_1)
     1    0.004966    0.041227    0.060449    0.561544 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.041227    0.000033    0.561577 v output9/A (sg13g2_buf_2)
     1    0.051868    0.088219    0.138948    0.700525 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.088220    0.000337    0.700862 v sine_out[14] (out)
                                              0.700862   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.700862   data arrival time
---------------------------------------------------------------------------------------------
                                              0.500862   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000022    0.119149 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012737    0.060487    0.192267    0.311416 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060487    0.000037    0.311453 ^ fanout59/A (sg13g2_buf_8)
     8    0.031840    0.030185    0.088188    0.399641 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030193    0.000524    0.400166 ^ _131_/B (sg13g2_or2_1)
     6    0.022348    0.097547    0.119867    0.520033 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.097547    0.000079    0.520112 ^ _283_/B1 (sg13g2_a21oi_1)
     1    0.003170    0.032902    0.050683    0.570795 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.032902    0.000006    0.570801 v output6/A (sg13g2_buf_2)
     1    0.052029    0.088410    0.135095    0.705896 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.088410    0.000369    0.706265 v sine_out[11] (out)
                                              0.706265   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.706265   data arrival time
---------------------------------------------------------------------------------------------
                                              0.506265   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000022    0.119149 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012737    0.060487    0.192267    0.311416 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060487    0.000037    0.311453 ^ fanout59/A (sg13g2_buf_8)
     8    0.031840    0.030185    0.088188    0.399641 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030193    0.000524    0.400166 ^ _131_/B (sg13g2_or2_1)
     6    0.022348    0.097547    0.119867    0.520033 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.097547    0.000085    0.520118 ^ _139_/B1 (sg13g2_a21oi_1)
     1    0.003213    0.033025    0.050832    0.570950 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.033025    0.000007    0.570957 v output8/A (sg13g2_buf_2)
     1    0.051942    0.088277    0.135069    0.706025 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.088278    0.000352    0.706377 v sine_out[13] (out)
                                              0.706377   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.706377   data arrival time
---------------------------------------------------------------------------------------------
                                              0.506377   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000022    0.119149 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012737    0.060487    0.192267    0.311416 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060487    0.000037    0.311453 ^ fanout59/A (sg13g2_buf_8)
     8    0.031840    0.030185    0.088188    0.399641 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030193    0.000524    0.400166 ^ _131_/B (sg13g2_or2_1)
     6    0.022348    0.097547    0.119867    0.520033 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.097547    0.000074    0.520107 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.003387    0.032841    0.051427    0.571533 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.032841    0.000009    0.571542 v output36/A (sg13g2_buf_2)
     1    0.052116    0.088543    0.135152    0.706694 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.088543    0.000386    0.707080 v sine_out[9] (out)
                                              0.707080   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.707080   data arrival time
---------------------------------------------------------------------------------------------
                                              0.507080   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000022    0.119149 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012737    0.060487    0.192267    0.311416 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.060487    0.000037    0.311453 ^ fanout59/A (sg13g2_buf_8)
     8    0.031840    0.030185    0.088188    0.399641 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030192    0.000459    0.400100 ^ _143_/A (sg13g2_nor2_1)
     2    0.008343    0.036932    0.046912    0.447012 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.036932    0.000048    0.447060 v _147_/A (sg13g2_nand2_1)
     2    0.010851    0.054962    0.058028    0.505088 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.054963    0.000140    0.505228 ^ _149_/B (sg13g2_nand2_1)
     1    0.006736    0.051549    0.071822    0.577050 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.051549    0.000071    0.577122 v output10/A (sg13g2_buf_2)
     1    0.051825    0.088224    0.143880    0.721002 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.088224    0.000328    0.721330 v sine_out[15] (out)
                                              0.721330   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.721330   data arrival time
---------------------------------------------------------------------------------------------
                                              0.521330   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000044    0.054804 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019312    0.022949    0.064880    0.119685 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022949    0.000017    0.119702 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009297    0.047371    0.182573    0.302275 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.047371    0.000019    0.302295 ^ fanout72/A (sg13g2_buf_8)
     8    0.039679    0.033091    0.084991    0.387286 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.033091    0.000097    0.387382 ^ fanout71/A (sg13g2_buf_8)
     8    0.034962    0.030393    0.076169    0.463551 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.030393    0.000203    0.463755 ^ _140_/B (sg13g2_nor2_2)
     5    0.019269    0.038050    0.047836    0.511590 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.038050    0.000002    0.511592 v _169_/A (sg13g2_nand2_1)
     1    0.003553    0.028543    0.035876    0.547468 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.028543    0.000005    0.547473 ^ _170_/B (sg13g2_nand2_1)
     1    0.004422    0.036689    0.052655    0.600129 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.036689    0.000024    0.600153 v output20/A (sg13g2_buf_2)
     1    0.052115    0.088569    0.137006    0.737159 v output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.088569    0.000386    0.737546 v sine_out[24] (out)
                                              0.737546   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.737546   data arrival time
---------------------------------------------------------------------------------------------
                                              0.537546   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000017    0.119145 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013243    0.062427    0.193739    0.312884 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.062427    0.000036    0.312920 ^ fanout63/A (sg13g2_buf_8)
     6    0.031675    0.030231    0.089196    0.402116 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.030231    0.000087    0.402203 ^ fanout62/A (sg13g2_buf_8)
     8    0.027773    0.027075    0.071967    0.474170 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.027075    0.000131    0.474302 ^ _168_/A (sg13g2_nor2_1)
     2    0.006414    0.030925    0.040980    0.515282 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.030925    0.000014    0.515296 v _171_/B (sg13g2_nand2_1)
     1    0.003810    0.030562    0.038891    0.554187 ^ _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.030562    0.000009    0.554196 ^ _172_/B (sg13g2_nand2_1)
     1    0.004162    0.035569    0.052241    0.606437 v _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.035569    0.000020    0.606457 v output21/A (sg13g2_buf_2)
     1    0.052159    0.088628    0.136510    0.742966 v output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.088628    0.000395    0.743361 v sine_out[25] (out)
                                              0.743361   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.743361   data arrival time
---------------------------------------------------------------------------------------------
                                              0.543361   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000017    0.119145 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012869    0.047713    0.185096    0.304240 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.047713    0.000035    0.304275 v fanout63/A (sg13g2_buf_8)
     6    0.031151    0.027382    0.087571    0.391846 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.027382    0.000085    0.391931 v fanout62/A (sg13g2_buf_8)
     8    0.027660    0.025576    0.076591    0.468522 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.025576    0.000071    0.468594 v _181_/A (sg13g2_and2_1)
     4    0.014540    0.053563    0.093218    0.561812 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.053563    0.000021    0.561834 v _184_/B1 (sg13g2_a21oi_1)
     1    0.003648    0.042495    0.051364    0.613197 ^ _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.042495    0.000012    0.613209 ^ output25/A (sg13g2_buf_2)
     1    0.052904    0.114294    0.146210    0.759419 ^ output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.114294    0.000533    0.759951 ^ sine_out[29] (out)
                                              0.759951   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.759951   data arrival time
---------------------------------------------------------------------------------------------
                                              0.559951   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014685    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000353    0.000177    0.000177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054584    0.054760 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000063    0.054824 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017832    0.022288    0.064304    0.119127 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022288    0.000017    0.119145 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012869    0.047713    0.185096    0.304240 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.047713    0.000035    0.304275 v fanout63/A (sg13g2_buf_8)
     6    0.031151    0.027382    0.087571    0.391846 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.027382    0.000085    0.391931 v fanout62/A (sg13g2_buf_8)
     8    0.027660    0.025576    0.076591    0.468522 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.025576    0.000071    0.468594 v _181_/A (sg13g2_and2_1)
     4    0.014540    0.053563    0.093218    0.561812 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.053563    0.000073    0.561885 v _186_/B1 (sg13g2_a21oi_1)
     1    0.005294    0.051282    0.059111    0.620996 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.051282    0.000040    0.621035 ^ output27/A (sg13g2_buf_2)
     1    0.053294    0.115114    0.151049    0.772084 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.115115    0.000605    0.772689 ^ sine_out[30] (out)
                                              0.772689   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.200000    0.200000   clock uncertainty
                                  0.000000    0.200000   clock reconvergence pessimism
                                  0.000000    0.200000   output external delay
                                              0.200000   data required time
---------------------------------------------------------------------------------------------
                                              0.200000   data required time
                                             -0.772689   data arrival time
---------------------------------------------------------------------------------------------
                                              0.572689   slack (MET)



