digraph "CFG for '_Z12scale_randomPfm' function" {
	label="CFG for '_Z12scale_randomPfm' function";

	Node0x4c6e0b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%2:\l  %3 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %4 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %5 = getelementptr i8, i8 addrspace(4)* %4, i64 4\l  %6 = bitcast i8 addrspace(4)* %5 to i16 addrspace(4)*\l  %7 = load i16, i16 addrspace(4)* %6, align 4, !range !4, !invariant.load !5\l  %8 = zext i16 %7 to i32\l  %9 = mul i32 %3, %8\l  %10 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %11 = add i32 %9, %10\l  %12 = zext i32 %11 to i64\l  %13 = icmp ult i64 %12, %1\l  br i1 %13, label %14, label %21\l|{<s0>T|<s1>F}}"];
	Node0x4c6e0b0:s0 -> Node0x4c70020;
	Node0x4c6e0b0:s1 -> Node0x4c700b0;
	Node0x4c70020 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%14:\l14:                                               \l  %15 = getelementptr inbounds float, float addrspace(1)* %0, i64 %12\l  %16 = load float, float addrspace(1)* %15, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %17 = fpext float %16 to double\l  %18 = fmul contract double %17, 2.000000e+00\l  %19 = fadd contract double %18, -1.000000e+00\l  %20 = fptrunc double %19 to float\l  store float %20, float addrspace(1)* %15, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br label %21\l}"];
	Node0x4c70020 -> Node0x4c700b0;
	Node0x4c700b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%21:\l21:                                               \l  ret void\l}"];
}
