m255
K3
13
cModel Technology
Z0 dC:\altera\13.0sp1
vadder
Z1 !s100 7RXoj=^?bjj8hdiM1:<>F2
Z2 IHgNSQB^HZY<Hj5@jf>cfG2
Z3 VY@<X1Nz@KA1:eV6OL;:cA1
Z4 dC:\Users\Pedro\Documents\GitHub\processador-Lapido\work
Z5 w1456186016
Z6 8C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/adder.v
Z7 FC:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/adder.v
L0 1
Z8 OV;L;10.1d;51
r1
31
Z9 !s90 -reportprogress|300|-work|work|C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/adder.v|
Z10 o-work work -O0
Z11 !s108 1456192613.501000
Z12 !s107 C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/adder.v|
!i10b 1
!s85 0
!s101 -O0
vadder_tb
Z13 !s100 XJfJ_1h]e_V4EKeao79RN0
Z14 I:LgbQ^TP=i5D;EA]A_CTE2
Z15 V`zSzFDC?QbzQbT6UfM^mZ3
R4
R5
Z16 8C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/adder_tb.v
Z17 FC:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/adder_tb.v
L0 1
R8
r1
31
Z18 !s90 -reportprogress|300|-work|work|C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/adder_tb.v|
R10
Z19 !s108 1456192613.810000
Z20 !s107 C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/adder_tb.v|
!i10b 1
!s85 0
!s101 -O0
vBanco_Registro
Z21 !s100 N2YB`Qf3ZnD=WA847X<J91
Z22 I2jKUR1@3]lBR7b2oN]VfY3
Z23 V32gcaM8]e@K6[NX>W0X]91
R4
R5
Z24 8C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/banco_registrador.v
Z25 FC:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/banco_registrador.v
L0 1
R8
r1
31
Z26 !s90 -reportprogress|300|-work|work|C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/banco_registrador.v|
R10
Z27 n@banco_@registro
Z28 !s108 1456192614.064000
Z29 !s107 C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/banco_registrador.v|
!i10b 1
!s85 0
!s101 -O0
vclockFSM
Z30 !s100 `2?SUmz9[j[2FllJdC3U_1
Z31 IX_UiLD[F9RF@[6]fKOi8>0
Z32 VMTf6A_P:n9ZhIVH>P2[lN1
R4
R5
Z33 8C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/clockFSM.v
Z34 FC:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/clockFSM.v
L0 1
R8
r1
31
Z35 !s90 -reportprogress|300|-work|work|C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/clockFSM.v|
R10
Z36 nclock@f@s@m
Z37 !s108 1456192617.086000
Z38 !s107 C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/clockFSM.v|
!i10b 1
!s85 0
!s101 -O0
vfsm_using_single_always
Z39 !s100 [oG1X2D1mF3QGH[go2MBC2
Z40 I9o:8zUEkd9VzIlM;fGVa;0
Z41 VAVLJhL9]>h8lEfLoMIgEB3
R4
R5
Z42 8C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/fsm_using_single_always.v
Z43 FC:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/fsm_using_single_always.v
L0 7
R8
r1
31
Z44 !s90 -reportprogress|300|-work|work|C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/fsm_using_single_always.v|
R10
Z45 !s108 1456192617.446000
Z46 !s107 C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/fsm_using_single_always.v|
!i10b 1
!s85 0
!s101 -O0
vIMEM
Z47 !s100 FSlUE:C18ji0HmZeQeAf>3
Z48 IN9G?nU]kBNzY7YP5]a[Vb2
Z49 VZ:G;XUWB4<bNRFi97o<Nk0
R4
R5
Z50 8C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/MemoryI.v
Z51 FC:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/MemoryI.v
L0 11
R8
r1
31
Z52 !s90 -reportprogress|300|-work|work|C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/MemoryI.v|
R10
Z53 n@i@m@e@m
Z54 !s108 1456192617.989000
Z55 !s107 C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/MemoryI.v|
!i10b 1
!s85 0
!s101 -O0
vMUX1
Z56 !s100 l8Fc?Y_eVI[5E^>FAifiU3
Z57 IdI[`fI1;1o_aO;BEcGG9M1
Z58 V8h5^TAk6:c4DN@h0?8Pd?1
R4
R5
Z59 8C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/mux.v
Z60 FC:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/mux.v
L0 1
R8
r1
31
Z61 !s90 -reportprogress|300|-work|work|C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/mux.v|
R10
Z62 n@m@u@x1
Z63 !s108 1456192614.898000
Z64 !s107 C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/mux.v|
!i10b 1
!s85 0
!s101 -O0
vprogramcounter
Z65 !s100 lm;MB@9PhOT157f_k0NUJ3
Z66 Im4T3bK5H@hOg0^<9SgLX42
Z67 VDJQo`jZ7njSiRWfn7f27F2
R4
R5
Z68 8C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/programcounter.v
Z69 FC:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/programcounter.v
L0 1
R8
r1
31
Z70 !s90 -reportprogress|300|-work|work|C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/programcounter.v|
R10
Z71 !s108 1456192615.332000
Z72 !s107 C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/programcounter.v|
!i10b 1
!s85 0
!s101 -O0
vsign_extend
Z73 !s100 jRIf:VffB05_;NGTa4:^l3
Z74 IPIB]OmkRkE=IcbgZJUL4m3
Z75 V=lG2n^:SG<:MU[mAP^GaA1
R4
R5
Z76 8C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/sign_extend.v
Z77 FC:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/sign_extend.v
L0 1
R8
r1
31
Z78 !s90 -reportprogress|300|-work|work|C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/sign_extend.v|
R10
Z79 !s108 1456192615.724000
Z80 !s107 C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/sign_extend.v|
!i10b 1
!s85 0
!s101 -O0
vsign_extend_tb
Z81 !s100 ^3Li5DO?97Iico>jUPYIb3
Z82 IX>kIJeVNlY?7KP^1C;S[N0
Z83 VbH9<T6b^7A6`z:[DVCnPR0
R4
R5
Z84 8C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/sign_extend_tb.v
Z85 FC:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/sign_extend_tb.v
L0 1
R8
r1
31
Z86 !s90 -reportprogress|300|-work|work|C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/sign_extend_tb.v|
R10
Z87 !s108 1456192616.106000
Z88 !s107 C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/sign_extend_tb.v|
!i10b 1
!s85 0
!s101 -O0
vULA
Z89 IeEf<^?ooUXQ]]oO7DB9YA0
Z90 Vb9j=f6OI=V85;F;_LDj?>1
R4
Z91 w1456192609
Z92 8C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/ULA.v
Z93 FC:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/ULA.v
L0 1
R8
r1
31
Z94 !s90 -reportprogress|300|-work|work|C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/ULA.v|
R10
Z95 n@u@l@a
Z96 !s100 1OTohnlInFRWIgAZhWONO2
Z97 !s108 1456192616.448000
Z98 !s107 C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/ULA.v|
!i10b 1
!s85 0
!s101 -O0
vULA_TB
!i10b 1
!s100 zh8jSTc>^i6[Mj:LX5C1A0
I^NGR2L3`d:d;Na92_@Uko0
Z99 VK=D2;_fYAX0CA<576n_O_0
R4
w1456193242
Z100 8C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/ULA_TB.v
Z101 FC:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/ULA_TB.v
L0 1
R8
r1
!s85 0
31
!s108 1456193249.172000
!s107 C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/ULA_TB.v|
Z102 !s90 -reportprogress|300|-work|work|C:/Users/Pedro/Documents/GitHub/processador-Lapido/Verilog/ULA_TB.v|
!s101 -O0
R10
Z103 n@u@l@a_@t@b
