;IR code
;LABEL main [FRMT-8]; --- LIVEIN: [], LIVEOUT: [], GEN [] KILL []
;LINK [FRMT-9]; --- LIVEIN: [], LIVEOUT: [], GEN [] KILL []
;STOREI 10 $T1 [FRMT-0]; --- LIVEIN: [], LIVEOUT: [$T1], GEN [] KILL [$T1]
;STOREI 2 $T2 [FRMT-0]; --- LIVEIN: [$T1], LIVEOUT: [$T2, $T1], GEN [] KILL [$T2]
;DIVI $T1 $T2 $T3 [FRMT-5]; --- LIVEIN: [$T2, $T1], LIVEOUT: [$T3], GEN [$T2, $T1] KILL [$T3]
;STOREI $T3 approx [FRMT-2]; --- LIVEIN: [$T3], LIVEOUT: [approx], GEN [$T3] KILL [approx]
;WRITEI approx [FRMT-6]; --- LIVEIN: [approx], LIVEOUT: [approx], GEN [approx] KILL []
;----------------- tiny ------------------------
;-------------------------------------------------------
; ir node ;LABEL main! (FRMT-8)
; reg state : {r0=none, r1=none, r2=none, r3=none, }
;-------------------------------------------------------
; ir node ;LINK! (FRMT-9)
; reg state : {r0=none, r1=none, r2=none, r3=none, }
;-------------------------------------------------------
; ir node ;STOREI 10 $T1! (FRMT-0)
; reg state : {r0=none, r1=none, r2=none, r3=none, }
; attempting to ensure $T1
; $T1: not loaded in any register..
; Attempting to allocate $T1
; $T1: not loaded in any register..
; allocating $T1@($-1) to r0
;-------------------------------------------------------
; ir node ;STOREI 2 $T2! (FRMT-0)
; reg state : {r0=none, r1=none, r2=none, r3=none, }
; attempting to ensure $T2
; $T2: not loaded in any register..
; Attempting to allocate $T2
; $T2: not loaded in any register..
; allocating $T2@($-2) to r0
;-------------------------------------------------------
; ir node ;DIVI $T1 $T2 $T3! (FRMT-5)
; reg state : {r0=none, r1=none, r2=none, r3=none, }
; attempting to ensure $T1
; $T1: not loaded in any register..
; Attempting to allocate $T1
; $T1: not loaded in any register..
; allocating $T1@($-1) to r0
; attempting to ensure $T2
; $T2: not loaded in any register..
; Attempting to allocate $T2
; $T2: not loaded in any register..
; allocating $T2@($-2) to r1
; attempting to ensure $T3
; $T3: not loaded in any register..
; Attempting to allocate $T3
; $T3: not loaded in any register..
; allocating $T3@($-3) to r2
; evicting r1 for opr $T2
; Checking Liveness $T2
; Live out: [$T3]
; $T2 is dead
; free: false, dirty:false, live: false
; evicting r0 for opr $T1
; Checking Liveness $T1
; Live out: [$T3]
; $T1 is dead
; free: false, dirty:false, live: false
;-------------------------------------------------------
; ir node ;STOREI $T3 approx! (FRMT-2)
; reg state : {r0=none, r1=none, r2=none, r3=none, }
; attempting to ensure $T3
; $T3: not loaded in any register..
; Attempting to allocate $T3
; $T3: not loaded in any register..
; allocating $T3@($-3) to r0
; attempting to ensure approx
; approx: not loaded in any register..
; Attempting to allocate approx
; approx: not loaded in any register..
; allocating approx@(approx) to r1
; evicting r0 for opr $T3
; Checking Liveness $T3
; Live out: [approx]
; $T3 is dead
; free: false, dirty:false, live: false
;-------------------------------------------------------
; ir node ;WRITEI approx! (FRMT-6)
; reg state : {r0=none, r1=none, r2=none, r3=none, }
; attempting to ensure approx
; approx: not loaded in any register..
; Attempting to allocate approx
; approx: not loaded in any register..
; allocating approx@(approx) to r0
var approx
push
push r0
push r1
push r2
push r3
jsr main
sys halt
;------------------;LABEL main ----------------
;  {r0=none, r1=none, r2=none, r3=none, }

label main

;Spilling (flush) registers

;Flush done

;  {r0=none, r1=none, r2=none, r3=none, }
link 15
;------------------;STOREI 10 $T1 ----------------
;  {r0=none, r1=none, r2=none, r3=none, }

move $-1 r0 ; load ensure $T1

move 10 r0

;Spilling (flush) registers

move r0 $-1

;Flush done

;  {r0=none, r1=none, r2=none, r3=none, }
;------------------;STOREI 2 $T2 ----------------
;  {r0=none, r1=none, r2=none, r3=none, }

move $-2 r0 ; load ensure $T2

move 2 r0

;Spilling (flush) registers

move r0 $-2

;Flush done

;  {r0=none, r1=none, r2=none, r3=none, }
;------------------;DIVI $T1 $T2 $T3 ----------------
;  {r0=none, r1=none, r2=none, r3=none, }

move $-1 r0 ; load ensure $T1

move $-2 r1 ; load ensure $T2

divi r1 r0
move $-3 r2 ; load ensure $T3

move r0 r2



;Spilling (flush) registers

move r2 $-3

;Flush done

;  {r0=none, r1=none, r2=none, r3=none, }
;------------------;STOREI $T3 approx ----------------
;  {r0=none, r1=none, r2=none, r3=none, }

move $-3 r0 ; load ensure $T3

move approx r1 ; load ensure approx

move r0 r1


;Spilling (flush) registers

move r1 approx

;Flush done

;  {r0=none, r1=none, r2=none, r3=none, }
;------------------;WRITEI approx ----------------
;  {r0=none, r1=none, r2=none, r3=none, }

move approx r0 ; load ensure approx

sys writei r0

;Spilling (flush) registers

move r0 approx

;Flush done

;  {r0=none, r1=none, r2=none, r3=none, }

