/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] _00_;
  reg [8:0] _01_;
  wire [8:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_16z;
  wire [8:0] celloutsig_0_18z;
  wire celloutsig_0_20z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [17:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire [26:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = ~(celloutsig_1_5z[26] & celloutsig_1_9z);
  assign celloutsig_0_11z = ~(celloutsig_0_4z & celloutsig_0_4z);
  assign celloutsig_0_13z = ~(celloutsig_0_2z & celloutsig_0_0z);
  reg [8:0] _06_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _06_ <= 9'h000;
    else _06_ <= { in_data[77:72], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign { _02_[8:7], _00_[8:2] } = _06_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _01_ <= 9'h000;
    else _01_ <= { _00_[8:2], celloutsig_0_3z, celloutsig_0_3z };
  reg [3:0] _08_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _08_ <= 4'h0;
    else _08_ <= { celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_10z };
  assign out_data[3:0] = _08_;
  assign celloutsig_1_19z = { celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_14z } === { celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_12z };
  assign celloutsig_0_7z = { _00_[7:5], celloutsig_0_0z } === { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_12z = celloutsig_0_9z[8:3] === { celloutsig_0_9z[13:12], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_3z };
  assign celloutsig_1_3z = { in_data[102:98], celloutsig_1_0z, celloutsig_1_1z } === in_data[147:141];
  assign celloutsig_1_6z = celloutsig_1_5z[19:11] === { celloutsig_1_4z[11:4], celloutsig_1_0z };
  assign celloutsig_1_8z = in_data[103:99] >= celloutsig_1_5z[16:12];
  assign celloutsig_1_9z = in_data[145:129] >= { celloutsig_1_5z[24:9], celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_4z[11:7], celloutsig_1_9z } >= { celloutsig_1_4z[11:7], celloutsig_1_0z };
  assign celloutsig_1_13z = { celloutsig_1_5z[9:5], celloutsig_1_2z, celloutsig_1_4z } >= { celloutsig_1_4z[11:2], celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_1_14z = { celloutsig_1_5z[3:1], celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_10z } >= { in_data[112:110], celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_1_18z = { in_data[149:137], celloutsig_1_8z } >= { celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_16z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_12z };
  assign celloutsig_0_4z = { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z } >= { _00_[3:2], celloutsig_0_3z };
  assign celloutsig_0_6z = { in_data[63], _02_[8:7], _00_[8:2], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z } >= { in_data[88:77], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_2z = in_data[16:2] >= { in_data[24:20], _02_[8:7], _00_[8:2], celloutsig_0_0z };
  assign celloutsig_1_7z = { in_data[153:150], celloutsig_1_0z, celloutsig_1_1z } >= in_data[103:98];
  assign celloutsig_0_0z = in_data[91:77] > in_data[29:15];
  assign celloutsig_0_3z = { in_data[91:68], celloutsig_0_2z, celloutsig_0_0z, _02_[8:7], _00_[8:2], celloutsig_0_0z, _02_[8:7], _00_[8:2] } > { in_data[58:42], _02_[8:7], _00_[8:2], celloutsig_0_0z, _02_[8:7], _00_[8:2], _02_[8:7], _00_[8:2] };
  assign celloutsig_0_8z = { _02_[8:7], _00_[8:4] } > { celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_12z = { in_data[158:157], celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_9z } <= { in_data[152:149], celloutsig_1_6z };
  assign celloutsig_0_10z = _00_[7:5] <= { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_16z = { in_data[73:65], celloutsig_0_5z } <= { _00_[8:2], celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_0_20z = { celloutsig_0_18z[6:4], celloutsig_0_4z, celloutsig_0_11z } <= celloutsig_0_9z[13:9];
  assign celloutsig_1_0z = in_data[110:102] <= in_data[149:141];
  assign celloutsig_1_1z = in_data[133:120] <= { in_data[132:124], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_16z = ! { celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_0_18z = celloutsig_0_9z[15:7] << _01_;
  assign celloutsig_1_4z = { in_data[187:180], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z } << { in_data[124:117], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_5z = in_data[171:145] <<< { in_data[152:127], celloutsig_1_0z };
  always_latch
    if (clkin_data[32]) celloutsig_0_9z = 18'h00000;
    else if (!clkin_data[64]) celloutsig_0_9z = { in_data[68:62], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_5z = ~((_02_[7] & celloutsig_0_3z) | (in_data[10] & _00_[7]));
  assign celloutsig_1_2z = ~((celloutsig_1_1z & in_data[163]) | (in_data[178] & celloutsig_1_0z));
  assign _00_[1:0] = { celloutsig_0_3z, celloutsig_0_3z };
  assign _02_[6:0] = _00_[8:2];
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_20z };
endmodule
