<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>e1000_82541.h source code [linux-4.18.y/drivers/net/e1000/base/e1000_82541.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.18.y/drivers/net/e1000/base/e1000_82541.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>linux-4.18.y</a>/<a href='../../..'>drivers</a>/<a href='../..'>net</a>/<a href='..'>e1000</a>/<a href='./'>base</a>/<a href='e1000_82541.h.html'>e1000_82541.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*******************************************************************************</i></td></tr>
<tr><th id="2">2</th><td><i></i></td></tr>
<tr><th id="3">3</th><td><i>Copyright (c) 2001-2015, Intel Corporation</i></td></tr>
<tr><th id="4">4</th><td><i>All rights reserved.</i></td></tr>
<tr><th id="5">5</th><td><i></i></td></tr>
<tr><th id="6">6</th><td><i>Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="7">7</th><td><i>modification, are permitted provided that the following conditions are met:</i></td></tr>
<tr><th id="8">8</th><td><i></i></td></tr>
<tr><th id="9">9</th><td><i> 1. Redistributions of source code must retain the above copyright notice,</i></td></tr>
<tr><th id="10">10</th><td><i>    this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="11">11</th><td><i></i></td></tr>
<tr><th id="12">12</th><td><i> 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i>    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="14">14</th><td><i>    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="15">15</th><td><i></i></td></tr>
<tr><th id="16">16</th><td><i> 3. Neither the name of the Intel Corporation nor the names of its</i></td></tr>
<tr><th id="17">17</th><td><i>    contributors may be used to endorse or promote products derived from</i></td></tr>
<tr><th id="18">18</th><td><i>    this software without specific prior written permission.</i></td></tr>
<tr><th id="19">19</th><td><i></i></td></tr>
<tr><th id="20">20</th><td><i>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"</i></td></tr>
<tr><th id="21">21</th><td><i>AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="22">22</th><td><i>IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="23">23</th><td><i>ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE</i></td></tr>
<tr><th id="24">24</th><td><i>LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="25">25</th><td><i>CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="26">26</th><td><i>SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="27">27</th><td><i>INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="28">28</th><td><i>CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="29">29</th><td><i>ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="30">30</th><td><i>POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="31">31</th><td><i></i></td></tr>
<tr><th id="32">32</th><td><i>***************************************************************************/</i></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><u>#<span data-ppcond="34">ifndef</span> <span class="macro" data-ref="_M/_E1000_82541_H_">_E1000_82541_H_</span></u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/_E1000_82541_H_" data-ref="_M/_E1000_82541_H_">_E1000_82541_H_</dfn></u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/NVM_WORD_SIZE_BASE_SHIFT_82541" data-ref="_M/NVM_WORD_SIZE_BASE_SHIFT_82541">NVM_WORD_SIZE_BASE_SHIFT_82541</dfn> (NVM_WORD_SIZE_BASE_SHIFT + 1)</u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PHY_CHANNEL_NUM" data-ref="_M/IGP01E1000_PHY_CHANNEL_NUM">IGP01E1000_PHY_CHANNEL_NUM</dfn>		4</u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PHY_AGC_A" data-ref="_M/IGP01E1000_PHY_AGC_A">IGP01E1000_PHY_AGC_A</dfn>			0x1172</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PHY_AGC_B" data-ref="_M/IGP01E1000_PHY_AGC_B">IGP01E1000_PHY_AGC_B</dfn>			0x1272</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PHY_AGC_C" data-ref="_M/IGP01E1000_PHY_AGC_C">IGP01E1000_PHY_AGC_C</dfn>			0x1472</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PHY_AGC_D" data-ref="_M/IGP01E1000_PHY_AGC_D">IGP01E1000_PHY_AGC_D</dfn>			0x1872</u></td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PHY_AGC_PARAM_A" data-ref="_M/IGP01E1000_PHY_AGC_PARAM_A">IGP01E1000_PHY_AGC_PARAM_A</dfn>		0x1171</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PHY_AGC_PARAM_B" data-ref="_M/IGP01E1000_PHY_AGC_PARAM_B">IGP01E1000_PHY_AGC_PARAM_B</dfn>		0x1271</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PHY_AGC_PARAM_C" data-ref="_M/IGP01E1000_PHY_AGC_PARAM_C">IGP01E1000_PHY_AGC_PARAM_C</dfn>		0x1471</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PHY_AGC_PARAM_D" data-ref="_M/IGP01E1000_PHY_AGC_PARAM_D">IGP01E1000_PHY_AGC_PARAM_D</dfn>		0x1871</u></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PHY_EDAC_MU_INDEX" data-ref="_M/IGP01E1000_PHY_EDAC_MU_INDEX">IGP01E1000_PHY_EDAC_MU_INDEX</dfn>		0xC000</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PHY_EDAC_SIGN_EXT_9_BITS" data-ref="_M/IGP01E1000_PHY_EDAC_SIGN_EXT_9_BITS">IGP01E1000_PHY_EDAC_SIGN_EXT_9_BITS</dfn>	0x8000</u></td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PHY_DSP_RESET" data-ref="_M/IGP01E1000_PHY_DSP_RESET">IGP01E1000_PHY_DSP_RESET</dfn>		0x1F33</u></td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PHY_DSP_FFE" data-ref="_M/IGP01E1000_PHY_DSP_FFE">IGP01E1000_PHY_DSP_FFE</dfn>			0x1F35</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PHY_DSP_FFE_CM_CP" data-ref="_M/IGP01E1000_PHY_DSP_FFE_CM_CP">IGP01E1000_PHY_DSP_FFE_CM_CP</dfn>		0x0069</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_PHY_DSP_FFE_DEFAULT" data-ref="_M/IGP01E1000_PHY_DSP_FFE_DEFAULT">IGP01E1000_PHY_DSP_FFE_DEFAULT</dfn>		0x002A</u></td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_IEEE_FORCE_GIG" data-ref="_M/IGP01E1000_IEEE_FORCE_GIG">IGP01E1000_IEEE_FORCE_GIG</dfn>		0x0140</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_IEEE_RESTART_AUTONEG" data-ref="_M/IGP01E1000_IEEE_RESTART_AUTONEG">IGP01E1000_IEEE_RESTART_AUTONEG</dfn>		0x3300</u></td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_AGC_LENGTH_SHIFT" data-ref="_M/IGP01E1000_AGC_LENGTH_SHIFT">IGP01E1000_AGC_LENGTH_SHIFT</dfn>		7</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_AGC_RANGE" data-ref="_M/IGP01E1000_AGC_RANGE">IGP01E1000_AGC_RANGE</dfn>			10</u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/FFE_IDLE_ERR_COUNT_TIMEOUT_20" data-ref="_M/FFE_IDLE_ERR_COUNT_TIMEOUT_20">FFE_IDLE_ERR_COUNT_TIMEOUT_20</dfn>		20</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/FFE_IDLE_ERR_COUNT_TIMEOUT_100" data-ref="_M/FFE_IDLE_ERR_COUNT_TIMEOUT_100">FFE_IDLE_ERR_COUNT_TIMEOUT_100</dfn>		100</u></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_ANALOG_FUSE_STATUS" data-ref="_M/IGP01E1000_ANALOG_FUSE_STATUS">IGP01E1000_ANALOG_FUSE_STATUS</dfn>		0x20D0</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_ANALOG_SPARE_FUSE_STATUS" data-ref="_M/IGP01E1000_ANALOG_SPARE_FUSE_STATUS">IGP01E1000_ANALOG_SPARE_FUSE_STATUS</dfn>	0x20D1</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_ANALOG_FUSE_CONTROL" data-ref="_M/IGP01E1000_ANALOG_FUSE_CONTROL">IGP01E1000_ANALOG_FUSE_CONTROL</dfn>		0x20DC</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_ANALOG_FUSE_BYPASS" data-ref="_M/IGP01E1000_ANALOG_FUSE_BYPASS">IGP01E1000_ANALOG_FUSE_BYPASS</dfn>		0x20DE</u></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_ANALOG_SPARE_FUSE_ENABLED" data-ref="_M/IGP01E1000_ANALOG_SPARE_FUSE_ENABLED">IGP01E1000_ANALOG_SPARE_FUSE_ENABLED</dfn>	0x0100</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_ANALOG_FUSE_FINE_MASK" data-ref="_M/IGP01E1000_ANALOG_FUSE_FINE_MASK">IGP01E1000_ANALOG_FUSE_FINE_MASK</dfn>	0x0F80</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_ANALOG_FUSE_COARSE_MASK" data-ref="_M/IGP01E1000_ANALOG_FUSE_COARSE_MASK">IGP01E1000_ANALOG_FUSE_COARSE_MASK</dfn>	0x0070</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_ANALOG_FUSE_COARSE_THRESH" data-ref="_M/IGP01E1000_ANALOG_FUSE_COARSE_THRESH">IGP01E1000_ANALOG_FUSE_COARSE_THRESH</dfn>	0x0040</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_ANALOG_FUSE_COARSE_10" data-ref="_M/IGP01E1000_ANALOG_FUSE_COARSE_10">IGP01E1000_ANALOG_FUSE_COARSE_10</dfn>	0x0010</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_ANALOG_FUSE_FINE_1" data-ref="_M/IGP01E1000_ANALOG_FUSE_FINE_1">IGP01E1000_ANALOG_FUSE_FINE_1</dfn>		0x0080</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_ANALOG_FUSE_FINE_10" data-ref="_M/IGP01E1000_ANALOG_FUSE_FINE_10">IGP01E1000_ANALOG_FUSE_FINE_10</dfn>		0x0500</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_ANALOG_FUSE_POLY_MASK" data-ref="_M/IGP01E1000_ANALOG_FUSE_POLY_MASK">IGP01E1000_ANALOG_FUSE_POLY_MASK</dfn>	0xF000</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_ANALOG_FUSE_ENABLE_SW_CONTROL" data-ref="_M/IGP01E1000_ANALOG_FUSE_ENABLE_SW_CONTROL">IGP01E1000_ANALOG_FUSE_ENABLE_SW_CONTROL</dfn> 0x0002</u></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_MSE_CHANNEL_D" data-ref="_M/IGP01E1000_MSE_CHANNEL_D">IGP01E1000_MSE_CHANNEL_D</dfn>		0x000F</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_MSE_CHANNEL_C" data-ref="_M/IGP01E1000_MSE_CHANNEL_C">IGP01E1000_MSE_CHANNEL_C</dfn>		0x00F0</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_MSE_CHANNEL_B" data-ref="_M/IGP01E1000_MSE_CHANNEL_B">IGP01E1000_MSE_CHANNEL_B</dfn>		0x0F00</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_MSE_CHANNEL_A" data-ref="_M/IGP01E1000_MSE_CHANNEL_A">IGP01E1000_MSE_CHANNEL_A</dfn>		0xF000</u></td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><em>void</em> <dfn class="decl fn" id="e1000_init_script_state_82541" title='e1000_init_script_state_82541' data-ref="e1000_init_script_state_82541">e1000_init_script_state_82541</dfn>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col4 decl" id="324hw" title='hw' data-type='struct e1000_hw *' data-ref="324hw">hw</dfn>, <a class="typedef" href="e1000_osdep.h.html#bool" title='bool' data-type='int' data-ref="bool">bool</a> <dfn class="local col5 decl" id="325state" title='state' data-type='bool' data-ref="325state">state</dfn>);</td></tr>
<tr><th id="91">91</th><td><u>#<span data-ppcond="34">endif</span></u></td></tr>
<tr><th id="92">92</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='e1000_80003es2lan.c.html'>linux-4.18.y/drivers/net/e1000/base/e1000_80003es2lan.c</a><br/>Generated on <em>2018-Oct-01</em> from project linux-4.18.y revision <em>linux-4.18.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
