#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Nov 29 01:18:38 2016
# Process ID: 19112
# Log file: C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/vivado.log
# Journal file: C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.xpr
open_bd_design {C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:obj_detector:1.0 [get_ips  design_1_obj_detector_0_0]
regenerate_bd_layout
connect_bd_intf_net [get_bd_intf_pins obj_detector_0/W0_PORTA] -boundary_type upper [get_bd_intf_pins hier_bram_1/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins obj_detector_0/W1_PORTA] -boundary_type upper [get_bd_intf_pins hier_bram_2/BRAM_PORTB]
copy_bd_objs /  [get_bd_cells {hier_bram_0}]
set_property location {4 1190 666} [get_bd_cells hier_bram_3]
startgroup
set_property -dict [list CONFIG.NUM_MI {5}] [get_bd_cells processing_system7_0_axi_periph]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins hier_bram_3/S_AXI_LITE] [get_bd_intf_pins processing_system7_0_axi_periph/M04_AXI]
connect_bd_intf_net [get_bd_intf_pins obj_detector_0/res_PORTA] -boundary_type upper [get_bd_intf_pins hier_bram_3/BRAM_PORTB]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins hier_bram_3/s_axi_lite_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins hier_bram_3/s_axi_lite_aresetn] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_interconnect_aresetn] [get_bd_pins hier_bram_3/ARESETN] [get_bd_pins rst_processing_system7_0_100M/interconnect_aresetn]
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP3 {1}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/S_AXI_HP3] -boundary_type upper [get_bd_intf_pins hier_bram_3/M00_AXI]
save_bd_design
generate_target all [get_files  C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins processing_system7_0/S_AXI_HP3_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins processing_system7_0_axi_periph/M04_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins processing_system7_0_axi_periph/M04_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
save_bd_design
generate_target all [get_files  C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
assign_bd_address [get_bd_addr_segs {hier_bram_3/axi_bram_ctrl_0/S_AXI/Mem0 }]
assign_bd_address [get_bd_addr_segs {processing_system7_0/S_AXI_HP3/HP3_DDR_LOWOCM }]
set_property offset 0xC6000000 [get_bd_addr_segs {hier_bram_3/axi_cdma_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
set_property range 64K [get_bd_addr_segs {hier_bram_3/axi_cdma_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
assign_bd_address [get_bd_addr_segs {hier_bram_3/axi_cdma_0/S_AXI_LITE/Reg }]
save_bd_design
generate_target all [get_files  C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file copy -force C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.sdk -hwspec C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.sdk/design_1_wrapper.hdf
launch_sdk -workspace C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.sdk -hwspec C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.sdk/design_1_wrapper.hdf
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} CONFIG.PCW_SD0_GRP_POW_ENABLE {0} CONFIG.PCW_SD1_PERIPHERAL_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
generate_target all [get_files  C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
make_wrapper -files [get_files C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_run impl_1
file copy -force C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.sdk/design_1_wrapper.hdf

file copy -force C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.sdk -hwspec C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.sdk/design_1_wrapper.hdf
file copy -force C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.sdk -hwspec C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.sdk/design_1_wrapper.hdf
open_bd_design {C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
launch_sdk -workspace C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.sdk -hwspec C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3-1/project_1.sdk/design_1_wrapper.hdf
