

================================================================
== Vitis HLS Report for 'SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6'
================================================================
* Date:           Sun Nov  3 13:42:33 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.790 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      502|      502|  5.020 us|  5.020 us|  502|  502|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_105_6  |      500|      500|         2|          1|          1|   500|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    158|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    226|    -|
|Register         |        -|    -|      45|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      45|    384|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln105_1_fu_404_p2             |         +|   0|  0|  26|          19|          10|
    |add_ln105_2_fu_371_p2             |         +|   0|  0|  14|           9|           1|
    |add_ln105_fu_351_p2               |         +|   0|  0|  14|           9|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_420                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_423                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_426                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_429                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_432                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_435                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_438                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_441                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_444                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_447                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_450                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln105_1_fu_377_p2            |      icmp|   0|  0|  14|           9|           4|
    |icmp_ln105_fu_345_p2              |      icmp|   0|  0|  14|           9|           5|
    |icmp_ln108_fu_365_p2              |      icmp|   0|  0|  39|          32|          32|
    |select_ln105_fu_383_p3            |    select|   0|  0|   9|           1|           9|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 158|         102|          77|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                     Name                                    | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                                      |   9|          2|    1|          2|
    |ap_sig_allocacmp_j                                                           |   9|          2|    9|         18|
    |ap_sig_allocacmp_phi_urem_load                                               |   9|          2|    9|         18|
    |connect_4_blk_n                                                              |   9|          2|    1|          2|
    |j_1_fu_110                                                                   |   9|          2|    9|         18|
    |p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_d1  |  14|          3|    8|         24|
    |phi_mul_fu_106                                                               |   9|          2|   19|         38|
    |phi_urem_fu_102                                                              |   9|          2|    9|         18|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_d1      |  14|          3|    8|         24|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_d1      |  14|          3|    8|         24|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_d1      |  14|          3|    8|         24|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_d1      |  14|          3|    8|         24|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_d1      |  14|          3|    8|         24|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_d1      |  14|          3|    8|         24|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_d1      |  14|          3|    8|         24|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_d1      |  14|          3|    8|         24|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_d1      |  14|          3|    8|         24|
    |void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_d1        |  14|          3|    8|         24|
    +-----------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                        | 226|         49|  146|        380|
    +-----------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln108_reg_483       |   1|   0|    1|          0|
    |j_1_fu_110               |   9|   0|    9|          0|
    |phi_mul_fu_106           |  19|   0|   19|          0|
    |phi_urem_fu_102          |   9|   0|    9|          0|
    |trunc_ln105_reg_479      |   4|   0|    4|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  45|   0|   45|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|                                     RTL Ports                                     | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+-----------------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk                                                                             |   in|    1|  ap_ctrl_hs|                              SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6|  return value|
|ap_rst                                                                             |   in|    1|  ap_ctrl_hs|                              SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6|  return value|
|ap_start                                                                           |   in|    1|  ap_ctrl_hs|                              SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6|  return value|
|ap_done                                                                            |  out|    1|  ap_ctrl_hs|                              SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6|  return value|
|ap_idle                                                                            |  out|    1|  ap_ctrl_hs|                              SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6|  return value|
|ap_ready                                                                           |  out|    1|  ap_ctrl_hs|                              SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6|  return value|
|connect_4_dout                                                                     |   in|   32|     ap_fifo|                                                                 connect_4|       pointer|
|connect_4_num_data_valid                                                           |   in|    7|     ap_fifo|                                                                 connect_4|       pointer|
|connect_4_fifo_cap                                                                 |   in|    7|     ap_fifo|                                                                 connect_4|       pointer|
|connect_4_empty_n                                                                  |   in|    1|     ap_fifo|                                                                 connect_4|       pointer|
|connect_4_read                                                                     |  out|    1|     ap_fifo|                                                                 connect_4|       pointer|
|B_ROW_load                                                                         |   in|   32|     ap_none|                                                                B_ROW_load|        scalar|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_address1      |  out|    6|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_ce1           |  out|    1|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_we1           |  out|    1|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_d1            |  out|    8|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_address1      |  out|    6|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_ce1           |  out|    1|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_we1           |  out|    1|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_d1            |  out|    8|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_address1      |  out|    6|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_ce1           |  out|    1|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_we1           |  out|    1|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_d1            |  out|    8|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_address1      |  out|    6|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_ce1           |  out|    1|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_we1           |  out|    1|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_d1            |  out|    8|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_address1      |  out|    6|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_ce1           |  out|    1|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_we1           |  out|    1|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_d1            |  out|    8|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_address1      |  out|    6|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_ce1           |  out|    1|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_we1           |  out|    1|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_d1            |  out|    8|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_address1      |  out|    6|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_ce1           |  out|    1|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_we1           |  out|    1|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_d1            |  out|    8|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_address1      |  out|    6|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_ce1           |  out|    1|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_we1           |  out|    1|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_d1            |  out|    8|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_address1      |  out|    6|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_ce1           |  out|    1|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_we1           |  out|    1|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_d1            |  out|    8|   ap_memory|      void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_address1        |  out|    6|   ap_memory|        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_ce1             |  out|    1|   ap_memory|        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_we1             |  out|    1|   ap_memory|        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A|         array|
|void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_d1              |  out|    8|   ap_memory|        void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A|         array|
|p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_address1  |  out|    6|   ap_memory|  p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10|         array|
|p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_ce1       |  out|    1|   ap_memory|  p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10|         array|
|p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_we1       |  out|    1|   ap_memory|  p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10|         array|
|p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_d1        |  out|    8|   ap_memory|  p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10|         array|
+-----------------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.78>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_urem = alloca i32 1"   --->   Operation 5 'alloca' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 6 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 7 'alloca' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9, i64 666, i64 27, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_4, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%B_ROW_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_ROW_load" [./../hw_library/fixed_point_stream_convolution.h:17]   --->   Operation 20 'read' 'B_ROW_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln105 = store i9 0, i9 %j_1" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 21 'store' 'store_ln105' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i19 0, i19 %phi_mul"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %phi_urem"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body64"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%phi_urem_load = load i9 %phi_urem" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 25 'load' 'phi_urem_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j = load i9 %j_1" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 26 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.82ns)   --->   "%icmp_ln105 = icmp_eq  i9 %j, i9 500" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 27 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.82ns)   --->   "%add_ln105 = add i9 %j, i9 1" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 28 'add' 'add_ln105' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %icmp_ln105, void %for.body64.split, void %L4.preheader.exitStub" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 29 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i9 %j" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 30 'zext' 'zext_ln105' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i9 %phi_urem_load" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 31 'trunc' 'trunc_ln105' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (2.55ns)   --->   "%icmp_ln108 = icmp_ult  i32 %zext_ln105, i32 %B_ROW_load_read" [./../hw_library/fixed_point_stream_convolution.h:108]   --->   Operation 32 'icmp' 'icmp_ln108' <Predicate = (!icmp_ln105)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %if.else73, void %if.then66" [./../hw_library/fixed_point_stream_convolution.h:108]   --->   Operation 33 'br' 'br_ln108' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.88ns)   --->   "%switch_ln113 = switch i4 %trunc_ln105, void %arrayidx783.case.10, i4 0, void %arrayidx783.case.0, i4 1, void %arrayidx783.case.1, i4 2, void %arrayidx783.case.2, i4 3, void %arrayidx783.case.3, i4 4, void %arrayidx783.case.4, i4 5, void %arrayidx783.case.5, i4 6, void %arrayidx783.case.6, i4 7, void %arrayidx783.case.7, i4 8, void %arrayidx783.case.8, i4 9, void %arrayidx783.case.9" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 34 'switch' 'switch_ln113' <Predicate = (!icmp_ln105 & !icmp_ln108)> <Delay = 1.88>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln113 = br void %arrayidx783.exit" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 35 'br' 'br_ln113' <Predicate = (!icmp_ln105 & !icmp_ln108 & trunc_ln105 == 9)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln113 = br void %arrayidx783.exit" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 36 'br' 'br_ln113' <Predicate = (!icmp_ln105 & !icmp_ln108 & trunc_ln105 == 8)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln113 = br void %arrayidx783.exit" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 37 'br' 'br_ln113' <Predicate = (!icmp_ln105 & !icmp_ln108 & trunc_ln105 == 7)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln113 = br void %arrayidx783.exit" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 38 'br' 'br_ln113' <Predicate = (!icmp_ln105 & !icmp_ln108 & trunc_ln105 == 6)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln113 = br void %arrayidx783.exit" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 39 'br' 'br_ln113' <Predicate = (!icmp_ln105 & !icmp_ln108 & trunc_ln105 == 5)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln113 = br void %arrayidx783.exit" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 40 'br' 'br_ln113' <Predicate = (!icmp_ln105 & !icmp_ln108 & trunc_ln105 == 4)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln113 = br void %arrayidx783.exit" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 41 'br' 'br_ln113' <Predicate = (!icmp_ln105 & !icmp_ln108 & trunc_ln105 == 3)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln113 = br void %arrayidx783.exit" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 42 'br' 'br_ln113' <Predicate = (!icmp_ln105 & !icmp_ln108 & trunc_ln105 == 2)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln113 = br void %arrayidx783.exit" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 43 'br' 'br_ln113' <Predicate = (!icmp_ln105 & !icmp_ln108 & trunc_ln105 == 1)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln113 = br void %arrayidx783.exit" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 44 'br' 'br_ln113' <Predicate = (!icmp_ln105 & !icmp_ln108 & trunc_ln105 == 0)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln113 = br void %arrayidx783.exit" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 45 'br' 'br_ln113' <Predicate = (!icmp_ln105 & !icmp_ln108 & trunc_ln105 != 0 & trunc_ln105 != 1 & trunc_ln105 != 2 & trunc_ln105 != 3 & trunc_ln105 != 4 & trunc_ln105 != 5 & trunc_ln105 != 6 & trunc_ln105 != 7 & trunc_ln105 != 8 & trunc_ln105 != 9)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.88ns)   --->   "%switch_ln110 = switch i4 %trunc_ln105, void %arrayidx724.case.10, i4 0, void %arrayidx724.case.0, i4 1, void %arrayidx724.case.1, i4 2, void %arrayidx724.case.2, i4 3, void %arrayidx724.case.3, i4 4, void %arrayidx724.case.4, i4 5, void %arrayidx724.case.5, i4 6, void %arrayidx724.case.6, i4 7, void %arrayidx724.case.7, i4 8, void %arrayidx724.case.8, i4 9, void %arrayidx724.case.9" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 46 'switch' 'switch_ln110' <Predicate = (!icmp_ln105 & icmp_ln108)> <Delay = 1.88>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx724.exit" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 47 'br' 'br_ln110' <Predicate = (!icmp_ln105 & icmp_ln108 & trunc_ln105 == 9)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx724.exit" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 48 'br' 'br_ln110' <Predicate = (!icmp_ln105 & icmp_ln108 & trunc_ln105 == 8)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx724.exit" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 49 'br' 'br_ln110' <Predicate = (!icmp_ln105 & icmp_ln108 & trunc_ln105 == 7)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx724.exit" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 50 'br' 'br_ln110' <Predicate = (!icmp_ln105 & icmp_ln108 & trunc_ln105 == 6)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx724.exit" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 51 'br' 'br_ln110' <Predicate = (!icmp_ln105 & icmp_ln108 & trunc_ln105 == 5)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx724.exit" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 52 'br' 'br_ln110' <Predicate = (!icmp_ln105 & icmp_ln108 & trunc_ln105 == 4)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx724.exit" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 53 'br' 'br_ln110' <Predicate = (!icmp_ln105 & icmp_ln108 & trunc_ln105 == 3)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx724.exit" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 54 'br' 'br_ln110' <Predicate = (!icmp_ln105 & icmp_ln108 & trunc_ln105 == 2)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx724.exit" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 55 'br' 'br_ln110' <Predicate = (!icmp_ln105 & icmp_ln108 & trunc_ln105 == 1)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx724.exit" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 56 'br' 'br_ln110' <Predicate = (!icmp_ln105 & icmp_ln108 & trunc_ln105 == 0)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx724.exit" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 57 'br' 'br_ln110' <Predicate = (!icmp_ln105 & icmp_ln108 & trunc_ln105 != 0 & trunc_ln105 != 1 & trunc_ln105 != 2 & trunc_ln105 != 3 & trunc_ln105 != 4 & trunc_ln105 != 5 & trunc_ln105 != 6 & trunc_ln105 != 7 & trunc_ln105 != 8 & trunc_ln105 != 9)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.82ns)   --->   "%add_ln105_2 = add i9 %phi_urem_load, i9 1" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 58 'add' 'add_ln105_2' <Predicate = (!icmp_ln105)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (1.82ns)   --->   "%icmp_ln105_1 = icmp_ult  i9 %add_ln105_2, i9 11" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 59 'icmp' 'icmp_ln105_1' <Predicate = (!icmp_ln105)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.96ns)   --->   "%select_ln105 = select i1 %icmp_ln105_1, i9 %add_ln105_2, i9 0" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 60 'select' 'select_ln105' <Predicate = (!icmp_ln105)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln105 = store i9 %add_ln105, i9 %j_1" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 61 'store' 'store_ln105' <Predicate = (!icmp_ln105)> <Delay = 1.58>
ST_1 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln105 = store i9 %select_ln105, i9 %phi_urem" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 62 'store' 'store_ln105' <Predicate = (!icmp_ln105)> <Delay = 1.58>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 109 'ret' 'ret_ln0' <Predicate = (icmp_ln105)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.90>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%phi_mul_load = load i19 %phi_mul" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 63 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%specpipeline_ln107 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [./../hw_library/fixed_point_stream_convolution.h:107]   --->   Operation 64 'specpipeline' 'specpipeline_ln107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%speclooptripcount_ln105 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 500, i64 500, i64 500" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 65 'speclooptripcount' 'speclooptripcount_ln105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln105 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 66 'specloopname' 'specloopname_ln105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (2.16ns)   --->   "%add_ln105_1 = add i19 %phi_mul_load, i19 745" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 67 'add' 'add_ln105_1' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp = partselect i6 @_ssdm_op_PartSelect.i6.i19.i32.i32, i19 %phi_mul_load, i32 13, i32 18" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 68 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln105_1 = zext i6 %tmp" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 69 'zext' 'zext_ln105_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_addr = getelementptr i8 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10, i64 0, i64 %zext_ln105_1" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 70 'getelementptr' 'p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9, i64 0, i64 %zext_ln105_1" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 71 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8, i64 0, i64 %zext_ln105_1" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 72 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7, i64 0, i64 %zext_ln105_1" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 73 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6, i64 0, i64 %zext_ln105_1" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 74 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5, i64 0, i64 %zext_ln105_1" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 75 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4, i64 0, i64 %zext_ln105_1" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 76 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3, i64 0, i64 %zext_ln105_1" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 77 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2, i64 0, i64 %zext_ln105_1" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 78 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1, i64 0, i64 %zext_ln105_1" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 79 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_addr = getelementptr i8 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A, i64 0, i64 %zext_ln105_1" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 80 'getelementptr' 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (2.32ns)   --->   "%store_ln113 = store i8 0, i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_addr" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 81 'store' 'store_ln113' <Predicate = (!icmp_ln108 & trunc_ln105 == 9)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_2 : Operation 82 [1/1] (2.32ns)   --->   "%store_ln113 = store i8 0, i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_addr" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 82 'store' 'store_ln113' <Predicate = (!icmp_ln108 & trunc_ln105 == 8)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_2 : Operation 83 [1/1] (2.32ns)   --->   "%store_ln113 = store i8 0, i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_addr" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 83 'store' 'store_ln113' <Predicate = (!icmp_ln108 & trunc_ln105 == 7)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_2 : Operation 84 [1/1] (2.32ns)   --->   "%store_ln113 = store i8 0, i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_addr" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 84 'store' 'store_ln113' <Predicate = (!icmp_ln108 & trunc_ln105 == 6)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_2 : Operation 85 [1/1] (2.32ns)   --->   "%store_ln113 = store i8 0, i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_addr" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 85 'store' 'store_ln113' <Predicate = (!icmp_ln108 & trunc_ln105 == 5)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_2 : Operation 86 [1/1] (2.32ns)   --->   "%store_ln113 = store i8 0, i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_addr" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 86 'store' 'store_ln113' <Predicate = (!icmp_ln108 & trunc_ln105 == 4)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_2 : Operation 87 [1/1] (2.32ns)   --->   "%store_ln113 = store i8 0, i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_addr" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 87 'store' 'store_ln113' <Predicate = (!icmp_ln108 & trunc_ln105 == 3)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_2 : Operation 88 [1/1] (2.32ns)   --->   "%store_ln113 = store i8 0, i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_addr" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 88 'store' 'store_ln113' <Predicate = (!icmp_ln108 & trunc_ln105 == 2)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_2 : Operation 89 [1/1] (2.32ns)   --->   "%store_ln113 = store i8 0, i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_addr" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 89 'store' 'store_ln113' <Predicate = (!icmp_ln108 & trunc_ln105 == 1)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_2 : Operation 90 [1/1] (2.32ns)   --->   "%store_ln113 = store i8 0, i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_addr" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 90 'store' 'store_ln113' <Predicate = (!icmp_ln108 & trunc_ln105 == 0)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_2 : Operation 91 [1/1] (2.32ns)   --->   "%store_ln113 = store i8 0, i6 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_addr" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 91 'store' 'store_ln113' <Predicate = (!icmp_ln108 & trunc_ln105 != 0 & trunc_ln105 != 1 & trunc_ln105 != 2 & trunc_ln105 != 3 & trunc_ln105 != 4 & trunc_ln105 != 5 & trunc_ln105 != 6 & trunc_ln105 != 7 & trunc_ln105 != 8 & trunc_ln105 != 9)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc80"   --->   Operation 92 'br' 'br_ln0' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (3.58ns)   --->   "%valIn_a = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_4" [./../hw_library/fixed_point_stream_convolution.h:109]   --->   Operation 93 'read' 'valIn_a' <Predicate = (icmp_ln108)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln110 = trunc i32 %valIn_a" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 94 'trunc' 'trunc_ln110' <Predicate = (icmp_ln108)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (2.32ns)   --->   "%store_ln110 = store i8 %trunc_ln110, i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_addr" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 95 'store' 'store_ln110' <Predicate = (icmp_ln108 & trunc_ln105 == 9)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_2 : Operation 96 [1/1] (2.32ns)   --->   "%store_ln110 = store i8 %trunc_ln110, i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_addr" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 96 'store' 'store_ln110' <Predicate = (icmp_ln108 & trunc_ln105 == 8)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_2 : Operation 97 [1/1] (2.32ns)   --->   "%store_ln110 = store i8 %trunc_ln110, i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_addr" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 97 'store' 'store_ln110' <Predicate = (icmp_ln108 & trunc_ln105 == 7)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_2 : Operation 98 [1/1] (2.32ns)   --->   "%store_ln110 = store i8 %trunc_ln110, i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_addr" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 98 'store' 'store_ln110' <Predicate = (icmp_ln108 & trunc_ln105 == 6)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_2 : Operation 99 [1/1] (2.32ns)   --->   "%store_ln110 = store i8 %trunc_ln110, i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_addr" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 99 'store' 'store_ln110' <Predicate = (icmp_ln108 & trunc_ln105 == 5)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_2 : Operation 100 [1/1] (2.32ns)   --->   "%store_ln110 = store i8 %trunc_ln110, i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_addr" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 100 'store' 'store_ln110' <Predicate = (icmp_ln108 & trunc_ln105 == 4)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_2 : Operation 101 [1/1] (2.32ns)   --->   "%store_ln110 = store i8 %trunc_ln110, i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_addr" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 101 'store' 'store_ln110' <Predicate = (icmp_ln108 & trunc_ln105 == 3)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_2 : Operation 102 [1/1] (2.32ns)   --->   "%store_ln110 = store i8 %trunc_ln110, i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_addr" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 102 'store' 'store_ln110' <Predicate = (icmp_ln108 & trunc_ln105 == 2)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_2 : Operation 103 [1/1] (2.32ns)   --->   "%store_ln110 = store i8 %trunc_ln110, i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_addr" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 103 'store' 'store_ln110' <Predicate = (icmp_ln108 & trunc_ln105 == 1)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_2 : Operation 104 [1/1] (2.32ns)   --->   "%store_ln110 = store i8 %trunc_ln110, i6 %void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_addr" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 104 'store' 'store_ln110' <Predicate = (icmp_ln108 & trunc_ln105 == 0)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_2 : Operation 105 [1/1] (2.32ns)   --->   "%store_ln110 = store i8 %trunc_ln110, i6 %p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_addr" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 105 'store' 'store_ln110' <Predicate = (icmp_ln108 & trunc_ln105 != 0 & trunc_ln105 != 1 & trunc_ln105 != 2 & trunc_ln105 != 3 & trunc_ln105 != 4 & trunc_ln105 != 5 & trunc_ln105 != 6 & trunc_ln105 != 7 & trunc_ln105 != 8 & trunc_ln105 != 9)> <Delay = 2.32> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 92 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 46> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln111 = br void %for.inc80" [./../hw_library/fixed_point_stream_convolution.h:111]   --->   Operation 106 'br' 'br_ln111' <Predicate = (icmp_ln108)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (1.58ns)   --->   "%store_ln105 = store i19 %add_ln105_1, i19 %phi_mul" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 107 'store' 'store_ln105' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln105 = br void %for.body64" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 108 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ connect_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_ROW_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_urem                                                                      (alloca           ) [ 010]
phi_mul                                                                       (alloca           ) [ 011]
j_1                                                                           (alloca           ) [ 010]
specmemcore_ln0                                                               (specmemcore      ) [ 000]
specmemcore_ln0                                                               (specmemcore      ) [ 000]
specmemcore_ln0                                                               (specmemcore      ) [ 000]
specmemcore_ln0                                                               (specmemcore      ) [ 000]
specmemcore_ln0                                                               (specmemcore      ) [ 000]
specmemcore_ln0                                                               (specmemcore      ) [ 000]
specmemcore_ln0                                                               (specmemcore      ) [ 000]
specmemcore_ln0                                                               (specmemcore      ) [ 000]
specmemcore_ln0                                                               (specmemcore      ) [ 000]
specmemcore_ln0                                                               (specmemcore      ) [ 000]
specmemcore_ln0                                                               (specmemcore      ) [ 000]
specinterface_ln0                                                             (specinterface    ) [ 000]
B_ROW_load_read                                                               (read             ) [ 000]
store_ln105                                                                   (store            ) [ 000]
store_ln0                                                                     (store            ) [ 000]
store_ln0                                                                     (store            ) [ 000]
br_ln0                                                                        (br               ) [ 000]
phi_urem_load                                                                 (load             ) [ 000]
j                                                                             (load             ) [ 000]
icmp_ln105                                                                    (icmp             ) [ 010]
add_ln105                                                                     (add              ) [ 000]
br_ln105                                                                      (br               ) [ 000]
zext_ln105                                                                    (zext             ) [ 000]
trunc_ln105                                                                   (trunc            ) [ 011]
icmp_ln108                                                                    (icmp             ) [ 011]
br_ln108                                                                      (br               ) [ 000]
switch_ln113                                                                  (switch           ) [ 000]
br_ln113                                                                      (br               ) [ 000]
br_ln113                                                                      (br               ) [ 000]
br_ln113                                                                      (br               ) [ 000]
br_ln113                                                                      (br               ) [ 000]
br_ln113                                                                      (br               ) [ 000]
br_ln113                                                                      (br               ) [ 000]
br_ln113                                                                      (br               ) [ 000]
br_ln113                                                                      (br               ) [ 000]
br_ln113                                                                      (br               ) [ 000]
br_ln113                                                                      (br               ) [ 000]
br_ln113                                                                      (br               ) [ 000]
switch_ln110                                                                  (switch           ) [ 000]
br_ln110                                                                      (br               ) [ 000]
br_ln110                                                                      (br               ) [ 000]
br_ln110                                                                      (br               ) [ 000]
br_ln110                                                                      (br               ) [ 000]
br_ln110                                                                      (br               ) [ 000]
br_ln110                                                                      (br               ) [ 000]
br_ln110                                                                      (br               ) [ 000]
br_ln110                                                                      (br               ) [ 000]
br_ln110                                                                      (br               ) [ 000]
br_ln110                                                                      (br               ) [ 000]
br_ln110                                                                      (br               ) [ 000]
add_ln105_2                                                                   (add              ) [ 000]
icmp_ln105_1                                                                  (icmp             ) [ 000]
select_ln105                                                                  (select           ) [ 000]
store_ln105                                                                   (store            ) [ 000]
store_ln105                                                                   (store            ) [ 000]
phi_mul_load                                                                  (load             ) [ 000]
specpipeline_ln107                                                            (specpipeline     ) [ 000]
speclooptripcount_ln105                                                       (speclooptripcount) [ 000]
specloopname_ln105                                                            (specloopname     ) [ 000]
add_ln105_1                                                                   (add              ) [ 000]
tmp                                                                           (partselect       ) [ 000]
zext_ln105_1                                                                  (zext             ) [ 000]
p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_addr (getelementptr    ) [ 000]
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_addr     (getelementptr    ) [ 000]
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_addr     (getelementptr    ) [ 000]
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_addr     (getelementptr    ) [ 000]
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_addr     (getelementptr    ) [ 000]
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_addr     (getelementptr    ) [ 000]
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_addr     (getelementptr    ) [ 000]
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_addr     (getelementptr    ) [ 000]
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_addr     (getelementptr    ) [ 000]
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_addr     (getelementptr    ) [ 000]
void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_addr       (getelementptr    ) [ 000]
store_ln113                                                                   (store            ) [ 000]
store_ln113                                                                   (store            ) [ 000]
store_ln113                                                                   (store            ) [ 000]
store_ln113                                                                   (store            ) [ 000]
store_ln113                                                                   (store            ) [ 000]
store_ln113                                                                   (store            ) [ 000]
store_ln113                                                                   (store            ) [ 000]
store_ln113                                                                   (store            ) [ 000]
store_ln113                                                                   (store            ) [ 000]
store_ln113                                                                   (store            ) [ 000]
store_ln113                                                                   (store            ) [ 000]
br_ln0                                                                        (br               ) [ 000]
valIn_a                                                                       (read             ) [ 000]
trunc_ln110                                                                   (trunc            ) [ 000]
store_ln110                                                                   (store            ) [ 000]
store_ln110                                                                   (store            ) [ 000]
store_ln110                                                                   (store            ) [ 000]
store_ln110                                                                   (store            ) [ 000]
store_ln110                                                                   (store            ) [ 000]
store_ln110                                                                   (store            ) [ 000]
store_ln110                                                                   (store            ) [ 000]
store_ln110                                                                   (store            ) [ 000]
store_ln110                                                                   (store            ) [ 000]
store_ln110                                                                   (store            ) [ 000]
store_ln110                                                                   (store            ) [ 000]
br_ln111                                                                      (br               ) [ 000]
store_ln105                                                                   (store            ) [ 000]
br_ln105                                                                      (br               ) [ 000]
ret_ln0                                                                       (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="connect_4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connect_4"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B_ROW_load">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_ROW_load"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="phi_urem_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_urem/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="phi_mul_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="j_1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="B_ROW_load_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_ROW_load_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="valIn_a_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="valIn_a/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="6" slack="0"/>
<pin id="130" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_addr/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="6" slack="0"/>
<pin id="137" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_addr/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="6" slack="0"/>
<pin id="144" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_addr/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="6" slack="0"/>
<pin id="151" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_addr/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="6" slack="0"/>
<pin id="158" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_addr/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="6" slack="0"/>
<pin id="165" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_addr/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="6" slack="0"/>
<pin id="172" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_addr/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="6" slack="0"/>
<pin id="179" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_addr/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="6" slack="0"/>
<pin id="186" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_addr/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="6" slack="0"/>
<pin id="193" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_addr/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="6" slack="0"/>
<pin id="200" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_addr/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="205" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="0" slack="0"/>
<pin id="208" dir="0" index="4" bw="6" slack="0"/>
<pin id="209" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="210" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="211" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/2 store_ln110/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="216" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="0" slack="0"/>
<pin id="219" dir="0" index="4" bw="6" slack="0"/>
<pin id="220" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="221" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="222" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/2 store_ln110/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="227" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="0" slack="0"/>
<pin id="230" dir="0" index="4" bw="6" slack="0"/>
<pin id="231" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="232" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="233" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/2 store_ln110/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="238" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="0" slack="0"/>
<pin id="241" dir="0" index="4" bw="6" slack="0"/>
<pin id="242" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="243" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="244" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/2 store_ln110/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_access_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="249" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="0" slack="0"/>
<pin id="252" dir="0" index="4" bw="6" slack="0"/>
<pin id="253" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="254" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="255" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/2 store_ln110/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="260" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="0" slack="0"/>
<pin id="263" dir="0" index="4" bw="6" slack="0"/>
<pin id="264" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="265" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="266" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/2 store_ln110/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_access_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="271" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="0" slack="0"/>
<pin id="274" dir="0" index="4" bw="6" slack="0"/>
<pin id="275" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="276" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="277" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/2 store_ln110/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_access_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="282" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="0" slack="0"/>
<pin id="285" dir="0" index="4" bw="6" slack="0"/>
<pin id="286" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="287" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="288" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/2 store_ln110/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_access_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="293" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="0" slack="0"/>
<pin id="296" dir="0" index="4" bw="6" slack="0"/>
<pin id="297" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="298" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="299" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/2 store_ln110/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_access_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="304" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="0" slack="0"/>
<pin id="307" dir="0" index="4" bw="6" slack="0"/>
<pin id="308" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="309" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="310" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/2 store_ln110/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_access_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="315" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="316" dir="0" index="2" bw="0" slack="0"/>
<pin id="318" dir="0" index="4" bw="6" slack="0"/>
<pin id="319" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="320" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="321" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/2 store_ln110/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="store_ln105_store_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="9" slack="0"/>
<pin id="327" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="store_ln0_store_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="19" slack="0"/>
<pin id="332" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="store_ln0_store_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="9" slack="0"/>
<pin id="337" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="phi_urem_load_load_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="9" slack="0"/>
<pin id="341" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem_load/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="j_load_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="9" slack="0"/>
<pin id="344" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="icmp_ln105_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="9" slack="0"/>
<pin id="347" dir="0" index="1" bw="9" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="add_ln105_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="9" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="zext_ln105_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="9" slack="0"/>
<pin id="359" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="trunc_ln105_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="9" slack="0"/>
<pin id="363" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="icmp_ln108_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="0"/>
<pin id="368" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="add_ln105_2_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="9" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105_2/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="icmp_ln105_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="9" slack="0"/>
<pin id="379" dir="0" index="1" bw="9" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105_1/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="select_ln105_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="9" slack="0"/>
<pin id="386" dir="0" index="2" bw="9" slack="0"/>
<pin id="387" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln105/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="store_ln105_store_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="9" slack="0"/>
<pin id="393" dir="0" index="1" bw="9" slack="0"/>
<pin id="394" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="store_ln105_store_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="9" slack="0"/>
<pin id="398" dir="0" index="1" bw="9" slack="0"/>
<pin id="399" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="phi_mul_load_load_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="19" slack="1"/>
<pin id="403" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="add_ln105_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="19" slack="0"/>
<pin id="406" dir="0" index="1" bw="11" slack="0"/>
<pin id="407" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105_1/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="6" slack="0"/>
<pin id="412" dir="0" index="1" bw="19" slack="0"/>
<pin id="413" dir="0" index="2" bw="5" slack="0"/>
<pin id="414" dir="0" index="3" bw="6" slack="0"/>
<pin id="415" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln105_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="6" slack="0"/>
<pin id="422" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_1/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="trunc_ln110_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln110/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="store_ln105_store_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="19" slack="0"/>
<pin id="452" dir="0" index="1" bw="19" slack="1"/>
<pin id="453" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/2 "/>
</bind>
</comp>

<comp id="455" class="1005" name="phi_urem_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="9" slack="0"/>
<pin id="457" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="phi_urem "/>
</bind>
</comp>

<comp id="462" class="1005" name="phi_mul_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="19" slack="0"/>
<pin id="464" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="469" class="1005" name="j_1_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="9" slack="0"/>
<pin id="471" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="479" class="1005" name="trunc_ln105_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="4" slack="1"/>
<pin id="481" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln105 "/>
</bind>
</comp>

<comp id="483" class="1005" name="icmp_ln108_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="1"/>
<pin id="485" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln108 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="26" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="26" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="26" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="46" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="100" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="24" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="96" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="4" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="96" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="96" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="8" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="96" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="96" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="12" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="96" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="14" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="96" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="16" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="96" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="18" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="96" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="20" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="96" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="22" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="96" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="212"><net_src comp="98" pin="0"/><net_sink comp="203" pin=4"/></net>

<net id="213"><net_src comp="196" pin="3"/><net_sink comp="203" pin=2"/></net>

<net id="223"><net_src comp="98" pin="0"/><net_sink comp="214" pin=4"/></net>

<net id="224"><net_src comp="189" pin="3"/><net_sink comp="214" pin=2"/></net>

<net id="234"><net_src comp="98" pin="0"/><net_sink comp="225" pin=4"/></net>

<net id="235"><net_src comp="182" pin="3"/><net_sink comp="225" pin=2"/></net>

<net id="245"><net_src comp="98" pin="0"/><net_sink comp="236" pin=4"/></net>

<net id="246"><net_src comp="175" pin="3"/><net_sink comp="236" pin=2"/></net>

<net id="256"><net_src comp="98" pin="0"/><net_sink comp="247" pin=4"/></net>

<net id="257"><net_src comp="168" pin="3"/><net_sink comp="247" pin=2"/></net>

<net id="267"><net_src comp="98" pin="0"/><net_sink comp="258" pin=4"/></net>

<net id="268"><net_src comp="161" pin="3"/><net_sink comp="258" pin=2"/></net>

<net id="278"><net_src comp="98" pin="0"/><net_sink comp="269" pin=4"/></net>

<net id="279"><net_src comp="154" pin="3"/><net_sink comp="269" pin=2"/></net>

<net id="289"><net_src comp="98" pin="0"/><net_sink comp="280" pin=4"/></net>

<net id="290"><net_src comp="147" pin="3"/><net_sink comp="280" pin=2"/></net>

<net id="300"><net_src comp="98" pin="0"/><net_sink comp="291" pin=4"/></net>

<net id="301"><net_src comp="140" pin="3"/><net_sink comp="291" pin=2"/></net>

<net id="311"><net_src comp="98" pin="0"/><net_sink comp="302" pin=4"/></net>

<net id="312"><net_src comp="133" pin="3"/><net_sink comp="302" pin=2"/></net>

<net id="322"><net_src comp="98" pin="0"/><net_sink comp="313" pin=4"/></net>

<net id="323"><net_src comp="126" pin="3"/><net_sink comp="313" pin=2"/></net>

<net id="328"><net_src comp="48" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="50" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="48" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="349"><net_src comp="342" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="52" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="342" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="54" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="342" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="339" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="357" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="114" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="339" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="54" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="371" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="76" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="388"><net_src comp="377" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="371" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="48" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="395"><net_src comp="351" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="400"><net_src comp="383" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="408"><net_src comp="401" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="88" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="416"><net_src comp="90" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="401" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="418"><net_src comp="92" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="419"><net_src comp="94" pin="0"/><net_sink comp="410" pin=3"/></net>

<net id="423"><net_src comp="410" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="426"><net_src comp="420" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="427"><net_src comp="420" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="428"><net_src comp="420" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="429"><net_src comp="420" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="430"><net_src comp="420" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="431"><net_src comp="420" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="432"><net_src comp="420" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="433"><net_src comp="420" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="434"><net_src comp="420" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="438"><net_src comp="120" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="203" pin=4"/></net>

<net id="440"><net_src comp="435" pin="1"/><net_sink comp="214" pin=4"/></net>

<net id="441"><net_src comp="435" pin="1"/><net_sink comp="225" pin=4"/></net>

<net id="442"><net_src comp="435" pin="1"/><net_sink comp="236" pin=4"/></net>

<net id="443"><net_src comp="435" pin="1"/><net_sink comp="247" pin=4"/></net>

<net id="444"><net_src comp="435" pin="1"/><net_sink comp="258" pin=4"/></net>

<net id="445"><net_src comp="435" pin="1"/><net_sink comp="269" pin=4"/></net>

<net id="446"><net_src comp="435" pin="1"/><net_sink comp="280" pin=4"/></net>

<net id="447"><net_src comp="435" pin="1"/><net_sink comp="291" pin=4"/></net>

<net id="448"><net_src comp="435" pin="1"/><net_sink comp="302" pin=4"/></net>

<net id="449"><net_src comp="435" pin="1"/><net_sink comp="313" pin=4"/></net>

<net id="454"><net_src comp="404" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="102" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="460"><net_src comp="455" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="461"><net_src comp="455" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="465"><net_src comp="106" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="468"><net_src comp="462" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="472"><net_src comp="110" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="474"><net_src comp="469" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="475"><net_src comp="469" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="482"><net_src comp="361" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="365" pin="2"/><net_sink comp="483" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: connect_4 | {}
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9 | {2 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8 | {2 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7 | {2 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6 | {2 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5 | {2 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4 | {2 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3 | {2 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2 | {2 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1 | {2 }
	Port: void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A | {2 }
	Port: p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10 | {2 }
 - Input state : 
	Port: SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6 : connect_4 | {2 }
	Port: SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6 : B_ROW_load | {1 }
	Port: SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6 : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9 | {}
	Port: SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6 : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8 | {}
	Port: SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6 : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7 | {}
	Port: SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6 : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6 | {}
	Port: SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6 : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5 | {}
	Port: SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6 : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4 | {}
	Port: SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6 : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3 | {}
	Port: SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6 : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2 | {}
	Port: SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6 : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1 | {}
	Port: SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6 : void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A | {}
	Port: SMM<1u, 500u, 50u>_Pipeline_VITIS_LOOP_105_6 : p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10 | {}
  - Chain level:
	State 1
		store_ln105 : 1
		store_ln0 : 1
		store_ln0 : 1
		phi_urem_load : 1
		j : 1
		icmp_ln105 : 2
		add_ln105 : 2
		br_ln105 : 3
		zext_ln105 : 2
		trunc_ln105 : 2
		icmp_ln108 : 3
		br_ln108 : 4
		switch_ln113 : 3
		switch_ln110 : 3
		add_ln105_2 : 2
		icmp_ln105_1 : 3
		select_ln105 : 4
		store_ln105 : 3
		store_ln105 : 5
	State 2
		add_ln105_1 : 1
		tmp : 1
		zext_ln105_1 : 2
		p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_addr : 3
		void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_addr : 3
		void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_addr : 3
		void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_addr : 3
		void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_addr : 3
		void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_addr : 3
		void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_addr : 3
		void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_addr : 3
		void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_addr : 3
		void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_addr : 3
		void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_addr : 3
		store_ln113 : 4
		store_ln113 : 4
		store_ln113 : 4
		store_ln113 : 4
		store_ln113 : 4
		store_ln113 : 4
		store_ln113 : 4
		store_ln113 : 4
		store_ln113 : 4
		store_ln113 : 4
		store_ln113 : 4
		store_ln110 : 4
		store_ln110 : 4
		store_ln110 : 4
		store_ln110 : 4
		store_ln110 : 4
		store_ln110 : 4
		store_ln110 : 4
		store_ln110 : 4
		store_ln110 : 4
		store_ln110 : 4
		store_ln110 : 4
		store_ln105 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |      icmp_ln105_fu_345      |    0    |    14   |
|   icmp   |      icmp_ln108_fu_365      |    0    |    39   |
|          |     icmp_ln105_1_fu_377     |    0    |    14   |
|----------|-----------------------------|---------|---------|
|          |       add_ln105_fu_351      |    0    |    14   |
|    add   |      add_ln105_2_fu_371     |    0    |    14   |
|          |      add_ln105_1_fu_404     |    0    |    26   |
|----------|-----------------------------|---------|---------|
|  select  |     select_ln105_fu_383     |    0    |    9    |
|----------|-----------------------------|---------|---------|
|   read   | B_ROW_load_read_read_fu_114 |    0    |    0    |
|          |     valIn_a_read_fu_120     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |      zext_ln105_fu_357      |    0    |    0    |
|          |     zext_ln105_1_fu_420     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln105_fu_361     |    0    |    0    |
|          |      trunc_ln110_fu_435     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|          tmp_fu_410         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   130   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| icmp_ln108_reg_483|    1   |
|    j_1_reg_469    |    9   |
|  phi_mul_reg_462  |   19   |
|  phi_urem_reg_455 |    9   |
|trunc_ln105_reg_479|    4   |
+-------------------+--------+
|       Total       |   42   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_203 |  p4  |   2  |   6  |   12   ||    9    |
| grp_access_fu_214 |  p4  |   2  |   6  |   12   ||    9    |
| grp_access_fu_225 |  p4  |   2  |   6  |   12   ||    9    |
| grp_access_fu_236 |  p4  |   2  |   6  |   12   ||    9    |
| grp_access_fu_247 |  p4  |   2  |   6  |   12   ||    9    |
| grp_access_fu_258 |  p4  |   2  |   6  |   12   ||    9    |
| grp_access_fu_269 |  p4  |   2  |   6  |   12   ||    9    |
| grp_access_fu_280 |  p4  |   2  |   6  |   12   ||    9    |
| grp_access_fu_291 |  p4  |   2  |   6  |   12   ||    9    |
| grp_access_fu_302 |  p4  |   2  |   6  |   12   ||    9    |
| grp_access_fu_313 |  p4  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   132  ||  17.468 ||    99   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   130  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   17   |    -   |   99   |
|  Register |    -   |   42   |    -   |
+-----------+--------+--------+--------+
|   Total   |   17   |   42   |   229  |
+-----------+--------+--------+--------+
