# Verilog
Verilog assignments from TCES 330, Digital Systems Design, Spring 2015.
Developed with Quartus II Web Edition 15.0 for the Altera DE2-115.
Assignment requirements and summaries are included in their respective assignment folders.
