{"bin":{"simd_load.0.wasm":"AGFzbQEAAAABBQFgAAF7AwIBAAUDAQABBw0BCXYxMjgubG9hZAAACgoBCABBAP0ABAALCxoBAEEACxQAAQIDBAUGBwgJCgsMDQ4PAAECAw==","simd_load.1.wasm":"AGFzbQEAAAABBQFgAAF/AwIBAAUDAQABByMBH2FzLWk4eDE2X2V4dHJhY3RfbGFuZV9zLXZhbHVlLzAAAAoNAQsAQQD9AAQA/RUACwsaAQBBAAsUAAECAwQFBgcICQoLDA0ODwABAgM=","simd_load.10.wasm":"AGFzbQEAAAABBQFgAAF7AwIBAAUDAQABByYBImFzLWkzMng0LnRydW5jX3NhdF9mMzJ4NF9zLW9wZXJhbmQAAAoNAQsAQQD9AAQA/fgBCwsWAQBBAAsQAAAAQwAAgD9mZuY/AACAvw==","simd_load.11.wasm":"AGFzbQEAAAABBQFgAAF7AwIBAAUDAQABByQBIGFzLWYzMng0LmNvbnZlcnRfaTMyeDRfdS1vcGVyYW5kAAAKDQELAEEA/QAEAP37AQsLFgEAQQALEAIAAAACAAAAAgAAAAIAAAA=","simd_load.12.wasm":"AGFzbQEAAAABBQFgAAF7AwIBAAUDAQABBxwBGGFzLWk4eDE2LnN3aXp6bGUtb3BlcmFuZAAAChIBEABBAP0ABABBAf0ABA/9DgsLKwIAQQALEGRlZmdoaWprbG1ub3BxcnMAQRALEA8ODQwLCgkIBwYFBAMCAQA=","simd_load.13.wasm":"AGFzbQEAAAABBQFgAAF7AwIBAAUDAQABBw8BC2FzLWJyLXZhbHVlAAAKDwENAAJ7QQD9AAQADAALCwsaAQBBAAsUAAECAwQFBgcICQoLDA0ODwABAgM=","simd_load.17.wasm":"AGFzbQEAAAABBAFgAAADAgEABQMBAAEKEAEOAQF7QwAAAAD9AAQAGgs=","simd_load.18.wasm":"AGFzbQEAAAABBAFgAAADAgEABQMBAAEKEQEPAQF7AkBBAP0ABAANAAsL","simd_load.19.wasm":"AGFzbQEAAAABBAFgAAADAgEABQMBAAEKDAEKAQF7QQD9AAQACw==","simd_load.2.wasm":"AGFzbQEAAAABBQFgAAF7AwIBAAUDAQABBxcBE2FzLWk4eDE2LmVxLW9wZXJhbmQAAAoSARAAQQD9AAQAQQD9AAQQ/SMLCxoBAEEACxQAAQIDBAUGBwgJCgsMDQ4PAAECAw==","simd_load.20.wasm":"AGFzbQEAAAABBAFgAAADAgEABQMBAAEKCwEJACAC/QAEABoL","simd_load.21.wasm":"AGFzbQEAAAABBAFgAAADAgEABQMBAAEKCQEHAP0ABAAaCw==","simd_load.3.wasm":"AGFzbQEAAAABCQJgAAF7YAABfwMDAgABBQMBAAEHMwITYXMtdjEyOC5ub3Qtb3BlcmFuZAAAGWFzLWk4eDE2LmFsbF90cnVlLW9wZXJhbmQAAQoXAgoAQQD9AAQA/U0LCgBBAP0ABAD9YwsLGgEAQQALFAABAgMEBQYHCAkKCwwNDg8AAQID","simd_load.4.wasm":"AGFzbQEAAAABBQFgAAF7AwIBAAUDAQABBx0BGWFzLXYxMjguYml0c2VsZWN0LW9wZXJhbmQAAAoYARYAQQD9AAQAQRD9AAQAQSD9AAQA/VILC0ADAEEACxCqqqqqqqqqqqqqqqqqqqqqAEEQCxC7u7u7u7u7u7u7u7u7u7u7AEEgCxDw8PDw/////wAAAAD/AP8A","simd_load.5.wasm":"AGFzbQEAAAABBQFgAAF7AwIBAAUDAQABBxgBFGFzLWk4eDE2LnNobC1vcGVyYW5kAAAKDgEMAEEA/QAEAEEB/WsLCxYBAEEACxCqqqqqqqqqqqqqqqqqqqqq","simd_load.6.wasm":"AGFzbQEAAAABBQFgAAF7AwIBAAUDAQABBxYBEmFzLWFkZC9zdWItb3BlcmFuZAAAChoBGABBAP0ABABBEP0ABAD9bkEQ/QAEAP1xCwsrAgBBAAsQAgAAAAIAAAACAAAAAgAAAABBEAsQAwAAAAMAAAADAAAAAwAAAA==","simd_load.7.wasm":"AGFzbQEAAAABBQFgAAF7AwIBAAUDAQABBxgBFGFzLWYzMng0Lm11bC1vcGVyYW5kAAAKEwERAEEA/QAEAEEQ/QAEAP3mAQsLKwIAQQALEAAAAEMAAIA/ZmbmPwAAgL8AQRALEAAAAEAAAABAAAAAQAAAAEA=","simd_load.8.wasm":"AGFzbQEAAAABBQFgAAF7AwIBAAUDAQABBxgBFGFzLWYzMng0LmFicy1vcGVyYW5kAAAKDQELAEEA/QAEAP3gAQsLFgEAQQALEP////////////////////8=","simd_load.9.wasm":"AGFzbQEAAAABBQFgAAF7AwIBAAUDAQABBxgBFGFzLWYzMng0Lm1pbi1vcGVyYW5kAAAKEwERAEEA/QAEAEEB/QAEEP3oAQsLKwIAQQALEKqqqqqqqqqqqqqqqqqqqqoAQRALEAIAAAACAAAAAgAAAAIAAAA="},"dump":{"simd_load.0.wasm":{"header":"\nsimd_load.0.wasm:\tfile format wasm 0x1\n\nSections:\n\n     Type start=0x0000000a end=0x0000000f (size=0x00000005) count: 1\n Function start=0x00000011 end=0x00000013 (size=0x00000002) count: 1\n   Memory start=0x00000015 end=0x00000018 (size=0x00000003) count: 1\n   Export start=0x0000001a end=0x00000027 (size=0x0000000d) count: 1\n     Code start=0x00000029 end=0x00000033 (size=0x0000000a) count: 1\n     Data start=0x00000035 end=0x0000004f (size=0x0000001a) count: 1\n","details":"\nsimd_load.0.wasm:\tfile format wasm 0x1\n\nSection Details:\n\nType[1]:\n - type[0] () -> v128\nFunction[1]:\n - func[0] sig=0 <v128.load>\nMemory[1]:\n - memory[0] pages: initial=1\nExport[1]:\n - func[0] <v128.load> -> \"v128.load\"\nCode[1]:\n - func[0] size=8 <v128.load>\nData[1]:\n - segment[0] memory=0 size=20 - init i32=0\n  - 0000000: 0001 0203 0405 0607 0809 0a0b 0c0d 0e0f  ................\n  - 0000010: 0001 0203                                ....\n","disassemble":"\nsimd_load.0.wasm:\tfile format wasm 0x1\n\nCode Disassembly:\n\n00002b func[0] <v128.load>:\n 00002c: 41 00                      | i32.const 0\n 00002e: fd 00 04 00                | v128.load 4 0\n 000032: 0b                         | end\n"},"simd_load.1.wasm":{"header":"\nsimd_load.1.wasm:\tfile format wasm 0x1\n\nSections:\n\n     Type start=0x0000000a end=0x0000000f (size=0x00000005) count: 1\n Function start=0x00000011 end=0x00000013 (size=0x00000002) count: 1\n   Memory start=0x00000015 end=0x00000018 (size=0x00000003) count: 1\n   Export start=0x0000001a end=0x0000003d (size=0x00000023) count: 1\n     Code start=0x0000003f end=0x0000004c (size=0x0000000d) count: 1\n     Data start=0x0000004e end=0x00000068 (size=0x0000001a) count: 1\n","details":"\nsimd_load.1.wasm:\tfile format wasm 0x1\n\nSection Details:\n\nType[1]:\n - type[0] () -> i32\nFunction[1]:\n - func[0] sig=0 <as-i8x16_extract_lane_s-value/0>\nMemory[1]:\n - memory[0] pages: initial=1\nExport[1]:\n - func[0] <as-i8x16_extract_lane_s-value/0> -> \"as-i8x16_extract_lane_s-value/0\"\nCode[1]:\n - func[0] size=11 <as-i8x16_extract_lane_s-value/0>\nData[1]:\n - segment[0] memory=0 size=20 - init i32=0\n  - 0000000: 0001 0203 0405 0607 0809 0a0b 0c0d 0e0f  ................\n  - 0000010: 0001 0203                                ....\n","disassemble":"\nsimd_load.1.wasm:\tfile format wasm 0x1\n\nCode Disassembly:\n\n000041 func[0] <as-i8x16_extract_lane_s-value/0>:\n 000042: 41 00                      | i32.const 0\n 000044: fd 00 04 00                | v128.load 4 0\n 000048: fd 15 00                   | i8x16.extract_lane_s 0\n 00004b: 0b                         | end\n"},"simd_load.2.wasm":{"header":"\nsimd_load.2.wasm:\tfile format wasm 0x1\n\nSections:\n\n     Type start=0x0000000a end=0x0000000f (size=0x00000005) count: 1\n Function start=0x00000011 end=0x00000013 (size=0x00000002) count: 1\n   Memory start=0x00000015 end=0x00000018 (size=0x00000003) count: 1\n   Export start=0x0000001a end=0x00000031 (size=0x00000017) count: 1\n     Code start=0x00000033 end=0x00000045 (size=0x00000012) count: 1\n     Data start=0x00000047 end=0x00000061 (size=0x0000001a) count: 1\n","details":"\nsimd_load.2.wasm:\tfile format wasm 0x1\n\nSection Details:\n\nType[1]:\n - type[0] () -> v128\nFunction[1]:\n - func[0] sig=0 <as-i8x16.eq-operand>\nMemory[1]:\n - memory[0] pages: initial=1\nExport[1]:\n - func[0] <as-i8x16.eq-operand> -> \"as-i8x16.eq-operand\"\nCode[1]:\n - func[0] size=16 <as-i8x16.eq-operand>\nData[1]:\n - segment[0] memory=0 size=20 - init i32=0\n  - 0000000: 0001 0203 0405 0607 0809 0a0b 0c0d 0e0f  ................\n  - 0000010: 0001 0203                                ....\n","disassemble":"\nsimd_load.2.wasm:\tfile format wasm 0x1\n\nCode Disassembly:\n\n000035 func[0] <as-i8x16.eq-operand>:\n 000036: 41 00                      | i32.const 0\n 000038: fd 00 04 00                | v128.load 4 0\n 00003c: 41 00                      | i32.const 0\n 00003e: fd 00 04 10                | v128.load 4 16\n 000042: fd 23                      | i8x16.eq\n 000044: 0b                         | end\n"},"simd_load.3.wasm":{"header":"\nsimd_load.3.wasm:\tfile format wasm 0x1\n\nSections:\n\n     Type start=0x0000000a end=0x00000013 (size=0x00000009) count: 2\n Function start=0x00000015 end=0x00000018 (size=0x00000003) count: 2\n   Memory start=0x0000001a end=0x0000001d (size=0x00000003) count: 1\n   Export start=0x0000001f end=0x00000052 (size=0x00000033) count: 2\n     Code start=0x00000054 end=0x0000006b (size=0x00000017) count: 2\n     Data start=0x0000006d end=0x00000087 (size=0x0000001a) count: 1\n","details":"\nsimd_load.3.wasm:\tfile format wasm 0x1\n\nSection Details:\n\nType[2]:\n - type[0] () -> v128\n - type[1] () -> i32\nFunction[2]:\n - func[0] sig=0 <as-v128.not-operand>\n - func[1] sig=1 <as-i8x16.all_true-operand>\nMemory[1]:\n - memory[0] pages: initial=1\nExport[2]:\n - func[0] <as-v128.not-operand> -> \"as-v128.not-operand\"\n - func[1] <as-i8x16.all_true-operand> -> \"as-i8x16.all_true-operand\"\nCode[2]:\n - func[0] size=10 <as-v128.not-operand>\n - func[1] size=10 <as-i8x16.all_true-operand>\nData[1]:\n - segment[0] memory=0 size=20 - init i32=0\n  - 0000000: 0001 0203 0405 0607 0809 0a0b 0c0d 0e0f  ................\n  - 0000010: 0001 0203                                ....\n","disassemble":"\nsimd_load.3.wasm:\tfile format wasm 0x1\n\nCode Disassembly:\n\n000056 func[0] <as-v128.not-operand>:\n 000057: 41 00                      | i32.const 0\n 000059: fd 00 04 00                | v128.load 4 0\n 00005d: fd 4d                      | v128.not\n 00005f: 0b                         | end\n000061 func[1] <as-i8x16.all_true-operand>:\n 000062: 41 00                      | i32.const 0\n 000064: fd 00 04 00                | v128.load 4 0\n 000068: fd 63                      | i8x16.all_true\n 00006a: 0b                         | end\n"},"simd_load.4.wasm":{"header":"\nsimd_load.4.wasm:\tfile format wasm 0x1\n\nSections:\n\n     Type start=0x0000000a end=0x0000000f (size=0x00000005) count: 1\n Function start=0x00000011 end=0x00000013 (size=0x00000002) count: 1\n   Memory start=0x00000015 end=0x00000018 (size=0x00000003) count: 1\n   Export start=0x0000001a end=0x00000037 (size=0x0000001d) count: 1\n     Code start=0x00000039 end=0x00000051 (size=0x00000018) count: 1\n     Data start=0x00000053 end=0x00000093 (size=0x00000040) count: 3\n","details":"\nsimd_load.4.wasm:\tfile format wasm 0x1\n\nSection Details:\n\nType[1]:\n - type[0] () -> v128\nFunction[1]:\n - func[0] sig=0 <as-v128.bitselect-operand>\nMemory[1]:\n - memory[0] pages: initial=1\nExport[1]:\n - func[0] <as-v128.bitselect-operand> -> \"as-v128.bitselect-operand\"\nCode[1]:\n - func[0] size=22 <as-v128.bitselect-operand>\nData[3]:\n - segment[0] memory=0 size=16 - init i32=0\n  - 0000000: aaaa aaaa aaaa aaaa aaaa aaaa aaaa aaaa  ................\n - segment[1] memory=0 size=16 - init i32=16\n  - 0000010: bbbb bbbb bbbb bbbb bbbb bbbb bbbb bbbb  ................\n - segment[2] memory=0 size=16 - init i32=32\n  - 0000020: f0f0 f0f0 ffff ffff 0000 0000 ff00 ff00  ................\n","disassemble":"\nsimd_load.4.wasm:\tfile format wasm 0x1\n\nCode Disassembly:\n\n00003b func[0] <as-v128.bitselect-operand>:\n 00003c: 41 00                      | i32.const 0\n 00003e: fd 00 04 00                | v128.load 4 0\n 000042: 41 10                      | i32.const 16\n 000044: fd 00 04 00                | v128.load 4 0\n 000048: 41 20                      | i32.const 32\n 00004a: fd 00 04 00                | v128.load 4 0\n 00004e: fd 52                      | v128.bitselect\n 000050: 0b                         | end\n"},"simd_load.5.wasm":{"header":"\nsimd_load.5.wasm:\tfile format wasm 0x1\n\nSections:\n\n     Type start=0x0000000a end=0x0000000f (size=0x00000005) count: 1\n Function start=0x00000011 end=0x00000013 (size=0x00000002) count: 1\n   Memory start=0x00000015 end=0x00000018 (size=0x00000003) count: 1\n   Export start=0x0000001a end=0x00000032 (size=0x00000018) count: 1\n     Code start=0x00000034 end=0x00000042 (size=0x0000000e) count: 1\n     Data start=0x00000044 end=0x0000005a (size=0x00000016) count: 1\n","details":"\nsimd_load.5.wasm:\tfile format wasm 0x1\n\nSection Details:\n\nType[1]:\n - type[0] () -> v128\nFunction[1]:\n - func[0] sig=0 <as-i8x16.shl-operand>\nMemory[1]:\n - memory[0] pages: initial=1\nExport[1]:\n - func[0] <as-i8x16.shl-operand> -> \"as-i8x16.shl-operand\"\nCode[1]:\n - func[0] size=12 <as-i8x16.shl-operand>\nData[1]:\n - segment[0] memory=0 size=16 - init i32=0\n  - 0000000: aaaa aaaa aaaa aaaa aaaa aaaa aaaa aaaa  ................\n","disassemble":"\nsimd_load.5.wasm:\tfile format wasm 0x1\n\nCode Disassembly:\n\n000036 func[0] <as-i8x16.shl-operand>:\n 000037: 41 00                      | i32.const 0\n 000039: fd 00 04 00                | v128.load 4 0\n 00003d: 41 01                      | i32.const 1\n 00003f: fd 6b                      | i8x16.shl\n 000041: 0b                         | end\n"},"simd_load.6.wasm":{"header":"\nsimd_load.6.wasm:\tfile format wasm 0x1\n\nSections:\n\n     Type start=0x0000000a end=0x0000000f (size=0x00000005) count: 1\n Function start=0x00000011 end=0x00000013 (size=0x00000002) count: 1\n   Memory start=0x00000015 end=0x00000018 (size=0x00000003) count: 1\n   Export start=0x0000001a end=0x00000030 (size=0x00000016) count: 1\n     Code start=0x00000032 end=0x0000004c (size=0x0000001a) count: 1\n     Data start=0x0000004e end=0x00000079 (size=0x0000002b) count: 2\n","details":"\nsimd_load.6.wasm:\tfile format wasm 0x1\n\nSection Details:\n\nType[1]:\n - type[0] () -> v128\nFunction[1]:\n - func[0] sig=0 <as-add/sub-operand>\nMemory[1]:\n - memory[0] pages: initial=1\nExport[1]:\n - func[0] <as-add/sub-operand> -> \"as-add/sub-operand\"\nCode[1]:\n - func[0] size=24 <as-add/sub-operand>\nData[2]:\n - segment[0] memory=0 size=16 - init i32=0\n  - 0000000: 0200 0000 0200 0000 0200 0000 0200 0000  ................\n - segment[1] memory=0 size=16 - init i32=16\n  - 0000010: 0300 0000 0300 0000 0300 0000 0300 0000  ................\n","disassemble":"\nsimd_load.6.wasm:\tfile format wasm 0x1\n\nCode Disassembly:\n\n000034 func[0] <as-add/sub-operand>:\n 000035: 41 00                      | i32.const 0\n 000037: fd 00 04 00                | v128.load 4 0\n 00003b: 41 10                      | i32.const 16\n 00003d: fd 00 04 00                | v128.load 4 0\n 000041: fd 6e                      | i8x16.add\n 000043: 41 10                      | i32.const 16\n 000045: fd 00 04 00                | v128.load 4 0\n 000049: fd 71                      | i8x16.sub\n 00004b: 0b                         | end\n"},"simd_load.7.wasm":{"header":"\nsimd_load.7.wasm:\tfile format wasm 0x1\n\nSections:\n\n     Type start=0x0000000a end=0x0000000f (size=0x00000005) count: 1\n Function start=0x00000011 end=0x00000013 (size=0x00000002) count: 1\n   Memory start=0x00000015 end=0x00000018 (size=0x00000003) count: 1\n   Export start=0x0000001a end=0x00000032 (size=0x00000018) count: 1\n     Code start=0x00000034 end=0x00000047 (size=0x00000013) count: 1\n     Data start=0x00000049 end=0x00000074 (size=0x0000002b) count: 2\n","details":"\nsimd_load.7.wasm:\tfile format wasm 0x1\n\nSection Details:\n\nType[1]:\n - type[0] () -> v128\nFunction[1]:\n - func[0] sig=0 <as-f32x4.mul-operand>\nMemory[1]:\n - memory[0] pages: initial=1\nExport[1]:\n - func[0] <as-f32x4.mul-operand> -> \"as-f32x4.mul-operand\"\nCode[1]:\n - func[0] size=17 <as-f32x4.mul-operand>\nData[2]:\n - segment[0] memory=0 size=16 - init i32=0\n  - 0000000: 0000 0043 0000 803f 6666 e63f 0000 80bf  ...C...?ff.?....\n - segment[1] memory=0 size=16 - init i32=16\n  - 0000010: 0000 0040 0000 0040 0000 0040 0000 0040  ...@...@...@...@\n","disassemble":"\nsimd_load.7.wasm:\tfile format wasm 0x1\n\nCode Disassembly:\n\n000036 func[0] <as-f32x4.mul-operand>:\n 000037: 41 00                      | i32.const 0\n 000039: fd 00 04 00                | v128.load 4 0\n 00003d: 41 10                      | i32.const 16\n 00003f: fd 00 04 00                | v128.load 4 0\n 000043: fd e6 01                   | f32x4.mul\n 000046: 0b                         | end\n"},"simd_load.8.wasm":{"header":"\nsimd_load.8.wasm:\tfile format wasm 0x1\n\nSections:\n\n     Type start=0x0000000a end=0x0000000f (size=0x00000005) count: 1\n Function start=0x00000011 end=0x00000013 (size=0x00000002) count: 1\n   Memory start=0x00000015 end=0x00000018 (size=0x00000003) count: 1\n   Export start=0x0000001a end=0x00000032 (size=0x00000018) count: 1\n     Code start=0x00000034 end=0x00000041 (size=0x0000000d) count: 1\n     Data start=0x00000043 end=0x00000059 (size=0x00000016) count: 1\n","details":"\nsimd_load.8.wasm:\tfile format wasm 0x1\n\nSection Details:\n\nType[1]:\n - type[0] () -> v128\nFunction[1]:\n - func[0] sig=0 <as-f32x4.abs-operand>\nMemory[1]:\n - memory[0] pages: initial=1\nExport[1]:\n - func[0] <as-f32x4.abs-operand> -> \"as-f32x4.abs-operand\"\nCode[1]:\n - func[0] size=11 <as-f32x4.abs-operand>\nData[1]:\n - segment[0] memory=0 size=16 - init i32=0\n  - 0000000: ffff ffff ffff ffff ffff ffff ffff ffff  ................\n","disassemble":"\nsimd_load.8.wasm:\tfile format wasm 0x1\n\nCode Disassembly:\n\n000036 func[0] <as-f32x4.abs-operand>:\n 000037: 41 00                      | i32.const 0\n 000039: fd 00 04 00                | v128.load 4 0\n 00003d: fd e0 01                   | f32x4.abs\n 000040: 0b                         | end\n"},"simd_load.9.wasm":{"header":"\nsimd_load.9.wasm:\tfile format wasm 0x1\n\nSections:\n\n     Type start=0x0000000a end=0x0000000f (size=0x00000005) count: 1\n Function start=0x00000011 end=0x00000013 (size=0x00000002) count: 1\n   Memory start=0x00000015 end=0x00000018 (size=0x00000003) count: 1\n   Export start=0x0000001a end=0x00000032 (size=0x00000018) count: 1\n     Code start=0x00000034 end=0x00000047 (size=0x00000013) count: 1\n     Data start=0x00000049 end=0x00000074 (size=0x0000002b) count: 2\n","details":"\nsimd_load.9.wasm:\tfile format wasm 0x1\n\nSection Details:\n\nType[1]:\n - type[0] () -> v128\nFunction[1]:\n - func[0] sig=0 <as-f32x4.min-operand>\nMemory[1]:\n - memory[0] pages: initial=1\nExport[1]:\n - func[0] <as-f32x4.min-operand> -> \"as-f32x4.min-operand\"\nCode[1]:\n - func[0] size=17 <as-f32x4.min-operand>\nData[2]:\n - segment[0] memory=0 size=16 - init i32=0\n  - 0000000: aaaa aaaa aaaa aaaa aaaa aaaa aaaa aaaa  ................\n - segment[1] memory=0 size=16 - init i32=16\n  - 0000010: 0200 0000 0200 0000 0200 0000 0200 0000  ................\n","disassemble":"\nsimd_load.9.wasm:\tfile format wasm 0x1\n\nCode Disassembly:\n\n000036 func[0] <as-f32x4.min-operand>:\n 000037: 41 00                      | i32.const 0\n 000039: fd 00 04 00                | v128.load 4 0\n 00003d: 41 01                      | i32.const 1\n 00003f: fd 00 04 10                | v128.load 4 16\n 000043: fd e8 01                   | f32x4.min\n 000046: 0b                         | end\n"},"simd_load.10.wasm":{"header":"\nsimd_load.10.wasm:\tfile format wasm 0x1\n\nSections:\n\n     Type start=0x0000000a end=0x0000000f (size=0x00000005) count: 1\n Function start=0x00000011 end=0x00000013 (size=0x00000002) count: 1\n   Memory start=0x00000015 end=0x00000018 (size=0x00000003) count: 1\n   Export start=0x0000001a end=0x00000040 (size=0x00000026) count: 1\n     Code start=0x00000042 end=0x0000004f (size=0x0000000d) count: 1\n     Data start=0x00000051 end=0x00000067 (size=0x00000016) count: 1\n","details":"\nsimd_load.10.wasm:\tfile format wasm 0x1\n\nSection Details:\n\nType[1]:\n - type[0] () -> v128\nFunction[1]:\n - func[0] sig=0 <as-i32x4.trunc_sat_f32x4_s-operand>\nMemory[1]:\n - memory[0] pages: initial=1\nExport[1]:\n - func[0] <as-i32x4.trunc_sat_f32x4_s-operand> -> \"as-i32x4.trunc_sat_f32x4_s-operand\"\nCode[1]:\n - func[0] size=11 <as-i32x4.trunc_sat_f32x4_s-operand>\nData[1]:\n - segment[0] memory=0 size=16 - init i32=0\n  - 0000000: 0000 0043 0000 803f 6666 e63f 0000 80bf  ...C...?ff.?....\n","disassemble":"\nsimd_load.10.wasm:\tfile format wasm 0x1\n\nCode Disassembly:\n\n000044 func[0] <as-i32x4.trunc_sat_f32x4_s-operand>:\n 000045: 41 00                      | i32.const 0\n 000047: fd 00 04 00                | v128.load 4 0\n 00004b: fd f8 01                   | i32x4.trunc_sat_f32x4_s\n 00004e: 0b                         | end\n"},"simd_load.11.wasm":{"header":"\nsimd_load.11.wasm:\tfile format wasm 0x1\n\nSections:\n\n     Type start=0x0000000a end=0x0000000f (size=0x00000005) count: 1\n Function start=0x00000011 end=0x00000013 (size=0x00000002) count: 1\n   Memory start=0x00000015 end=0x00000018 (size=0x00000003) count: 1\n   Export start=0x0000001a end=0x0000003e (size=0x00000024) count: 1\n     Code start=0x00000040 end=0x0000004d (size=0x0000000d) count: 1\n     Data start=0x0000004f end=0x00000065 (size=0x00000016) count: 1\n","details":"\nsimd_load.11.wasm:\tfile format wasm 0x1\n\nSection Details:\n\nType[1]:\n - type[0] () -> v128\nFunction[1]:\n - func[0] sig=0 <as-f32x4.convert_i32x4_u-operand>\nMemory[1]:\n - memory[0] pages: initial=1\nExport[1]:\n - func[0] <as-f32x4.convert_i32x4_u-operand> -> \"as-f32x4.convert_i32x4_u-operand\"\nCode[1]:\n - func[0] size=11 <as-f32x4.convert_i32x4_u-operand>\nData[1]:\n - segment[0] memory=0 size=16 - init i32=0\n  - 0000000: 0200 0000 0200 0000 0200 0000 0200 0000  ................\n","disassemble":"\nsimd_load.11.wasm:\tfile format wasm 0x1\n\nCode Disassembly:\n\n000042 func[0] <as-f32x4.convert_i32x4_u-operand>:\n 000043: 41 00                      | i32.const 0\n 000045: fd 00 04 00                | v128.load 4 0\n 000049: fd fb 01                   | f32x4.convert_i32x4_u\n 00004c: 0b                         | end\n"},"simd_load.12.wasm":{"header":"\nsimd_load.12.wasm:\tfile format wasm 0x1\n\nSections:\n\n     Type start=0x0000000a end=0x0000000f (size=0x00000005) count: 1\n Function start=0x00000011 end=0x00000013 (size=0x00000002) count: 1\n   Memory start=0x00000015 end=0x00000018 (size=0x00000003) count: 1\n   Export start=0x0000001a end=0x00000036 (size=0x0000001c) count: 1\n     Code start=0x00000038 end=0x0000004a (size=0x00000012) count: 1\n     Data start=0x0000004c end=0x00000077 (size=0x0000002b) count: 2\n","details":"\nsimd_load.12.wasm:\tfile format wasm 0x1\n\nSection Details:\n\nType[1]:\n - type[0] () -> v128\nFunction[1]:\n - func[0] sig=0 <as-i8x16.swizzle-operand>\nMemory[1]:\n - memory[0] pages: initial=1\nExport[1]:\n - func[0] <as-i8x16.swizzle-operand> -> \"as-i8x16.swizzle-operand\"\nCode[1]:\n - func[0] size=16 <as-i8x16.swizzle-operand>\nData[2]:\n - segment[0] memory=0 size=16 - init i32=0\n  - 0000000: 6465 6667 6869 6a6b 6c6d 6e6f 7071 7273  defghijklmnopqrs\n - segment[1] memory=0 size=16 - init i32=16\n  - 0000010: 0f0e 0d0c 0b0a 0908 0706 0504 0302 0100  ................\n","disassemble":"\nsimd_load.12.wasm:\tfile format wasm 0x1\n\nCode Disassembly:\n\n00003a func[0] <as-i8x16.swizzle-operand>:\n 00003b: 41 00                      | i32.const 0\n 00003d: fd 00 04 00                | v128.load 4 0\n 000041: 41 01                      | i32.const 1\n 000043: fd 00 04 0f                | v128.load 4 15\n 000047: fd 0e                      | i8x16.swizzle\n 000049: 0b                         | end\n"},"simd_load.13.wasm":{"header":"\nsimd_load.13.wasm:\tfile format wasm 0x1\n\nSections:\n\n     Type start=0x0000000a end=0x0000000f (size=0x00000005) count: 1\n Function start=0x00000011 end=0x00000013 (size=0x00000002) count: 1\n   Memory start=0x00000015 end=0x00000018 (size=0x00000003) count: 1\n   Export start=0x0000001a end=0x00000029 (size=0x0000000f) count: 1\n     Code start=0x0000002b end=0x0000003a (size=0x0000000f) count: 1\n     Data start=0x0000003c end=0x00000056 (size=0x0000001a) count: 1\n","details":"\nsimd_load.13.wasm:\tfile format wasm 0x1\n\nSection Details:\n\nType[1]:\n - type[0] () -> v128\nFunction[1]:\n - func[0] sig=0 <as-br-value>\nMemory[1]:\n - memory[0] pages: initial=1\nExport[1]:\n - func[0] <as-br-value> -> \"as-br-value\"\nCode[1]:\n - func[0] size=13 <as-br-value>\nData[1]:\n - segment[0] memory=0 size=20 - init i32=0\n  - 0000000: 0001 0203 0405 0607 0809 0a0b 0c0d 0e0f  ................\n  - 0000010: 0001 0203                                ....\n","disassemble":"\nsimd_load.13.wasm:\tfile format wasm 0x1\n\nCode Disassembly:\n\n00002d func[0] <as-br-value>:\n 00002e: 02 7b                      | block v128\n 000030: 41 00                      |   i32.const 0\n 000032: fd 00 04 00                |   v128.load 4 0\n 000036: 0c 00                      |   br 0\n 000038: 0b                         | end\n 000039: 0b                         | end\n"}}}