#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Jul 10 19:48:17 2024
# Process ID: 1752
# Current directory: F:/STI/电赛/2023/2023年H题/参考/-FPGA-SIGNAL-DIVIDE-main/SIGNAL_DIVIDE_PHASE_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24328 F:\STI\电赛\2023\2023年H题\参考\-FPGA-SIGNAL-DIVIDE-main\SIGNAL_DIVIDE_PHASE_2\SIGNAL_DIVIDE_PHASE_ADJUSTMENT2_AX7035.xpr
# Log file: F:/STI/电赛/2023/2023年H题/参考/-FPGA-SIGNAL-DIVIDE-main/SIGNAL_DIVIDE_PHASE_2/vivado.log
# Journal file: F:/STI/电赛/2023/2023年H题/参考/-FPGA-SIGNAL-DIVIDE-main/SIGNAL_DIVIDE_PHASE_2\vivado.jou
# Running On: LAPTOP-DIGBD0JR, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16890 MB
#-----------------------------------------------------------
start_gui
open_project F:/STI/电赛/2023/2023年H题/参考/-FPGA-SIGNAL-DIVIDE-main/SIGNAL_DIVIDE_PHASE_2/SIGNAL_DIVIDE_PHASE_ADJUSTMENT2_AX7035.xpr
update_compile_order -fileset sources_1
set_property part xc7z020clg400-2 [current_project]
reset_run TOP_FFT_CTRL_0_0_synth_1
launch_runs TOP_FFT_CTRL_0_0_synth_1
open_bd_design {F:/STI/电赛/2023/2023年H题/参考/-FPGA-SIGNAL-DIVIDE-main/SIGNAL_DIVIDE_PHASE_2/SIGNAL_DIVIDE_PHASE_ADJUSTMENT2_AX7035.srcs/sources_1/bd/TOP/TOP.bd}
