Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Mar  3 15:15:55 2022
| Host         : DESKTOP-TKQ356Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ethernet_4port_timing_summary_routed.rpt -pb ethernet_4port_timing_summary_routed.pb -rpx ethernet_4port_timing_summary_routed.rpx -warn_on_violation
| Design       : ethernet_4port
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: u1/smi_config_inst/smi_inst/FSM_onehot_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u1/smi_config_inst/smi_inst/FSM_onehot_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u1/smi_config_inst/smi_inst/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u1/smi_config_inst/smi_inst/FSM_onehot_state_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u1/smi_config_inst/smi_inst/FSM_onehot_state_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u2/smi_config_inst/smi_inst/FSM_onehot_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u2/smi_config_inst/smi_inst/FSM_onehot_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u2/smi_config_inst/smi_inst/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u2/smi_config_inst/smi_inst/FSM_onehot_state_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u2/smi_config_inst/smi_inst/FSM_onehot_state_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u3/smi_config_inst/smi_inst/FSM_onehot_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u3/smi_config_inst/smi_inst/FSM_onehot_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u3/smi_config_inst/smi_inst/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u3/smi_config_inst/smi_inst/FSM_onehot_state_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u3/smi_config_inst/smi_inst/FSM_onehot_state_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u4/smi_config_inst/smi_inst/FSM_onehot_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u4/smi_config_inst/smi_inst/FSM_onehot_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u4/smi_config_inst/smi_inst/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u4/smi_config_inst/smi_inst/FSM_onehot_state_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u4/smi_config_inst/smi_inst/FSM_onehot_state_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.114        0.000                      0                35320        0.045        0.000                      0                35320        3.500        0.000                       0                 13517  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
e1_rrxc     {0.000 4.000}        8.000           125.000         
e2_rrxc     {0.000 4.000}        8.000           125.000         
e3_rrxc     {0.000 4.000}        8.000           125.000         
e4_rrxc     {0.000 4.000}        8.000           125.000         
sys_clk_in  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
e1_rrxc             1.535        0.000                      0                 5506        0.055        0.000                      0                 5506        3.500        0.000                       0                  3226  
e2_rrxc             1.334        0.000                      0                 5506        0.045        0.000                      0                 5506        3.500        0.000                       0                  3226  
e3_rrxc             1.249        0.000                      0                 5506        0.069        0.000                      0                 5506        3.500        0.000                       0                  3226  
e4_rrxc             1.114        0.000                      0                 5506        0.058        0.000                      0                 5506        3.500        0.000                       0                  3226  
sys_clk_in         15.689        0.000                      0                  804        0.149        0.000                      0                  804        9.500        0.000                       0                   613  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  e1_rrxc            e1_rrxc                  2.142        0.000                      0                 3000        0.395        0.000                      0                 3000  
**async_default**  e2_rrxc            e2_rrxc                  2.146        0.000                      0                 3000        0.406        0.000                      0                 3000  
**async_default**  e3_rrxc            e3_rrxc                  2.383        0.000                      0                 3000        0.370        0.000                      0                 3000  
**async_default**  e4_rrxc            e4_rrxc                  2.054        0.000                      0                 3000        0.334        0.000                      0                 3000  
**async_default**  sys_clk_in         sys_clk_in              16.116        0.000                      0                  492        0.549        0.000                      0                  492  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  e1_rrxc
  To Clock:  e1_rrxc

Setup :            0  Failing Endpoints,  Worst Slack        1.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.535ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rrxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rrxc rise@8.000ns - e1_rrxc rise@0.000ns)
  Data Path Delay:        6.345ns  (logic 1.804ns (28.433%)  route 4.541ns (71.567%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.376ns = ( 12.376 - 8.000 ) 
    Source Clock Delay      (SCD):    4.833ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         1.384     1.384 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.257    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.342 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.491     4.833    u1/mac_test0/mac_top0/mac_rx0/mac0/e_gtxc
    SLICE_X104Y77        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y77        FDCE (Prop_fdce_C_Q)         0.433     5.266 r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/Q
                         net (fo=57, routed)          4.005     9.271    u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_0[4]
    SLICE_X55Y80         LUT2 (Prop_lut2_I0_O)        0.105     9.376 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp[14]_i_5/O
                         net (fo=1, routed)           0.000     9.376    u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp[14]_i_5_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.833 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.833    u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.931 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.931    u1/mac_test0/mac_top0/icmp0/CO[0]
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.029 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.029    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[22]_i_2_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.127 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.127    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[26]_i_2_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.392 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[30]_i_2/O[1]
                         net (fo=1, routed)           0.536    10.927    u1/mac_test0/mac_top0/icmp0/in16[28]
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.250    11.177 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp[28]_i_1/O
                         net (fo=1, routed)           0.000    11.177    u1/mac_test0/mac_top0/icmp0/checksum_tmp[28]_i_1_n_0
    SLICE_X56Y85         FDCE                                         r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rrxc rise edge)    8.000     8.000 r  
    K19                                               0.000     8.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         1.318     9.318 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.019    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.096 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.280    12.376    u1/mac_test0/mac_top0/icmp0/e_gtxc
    SLICE_X56Y85         FDCE                                         r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[28]/C
                         clock pessimism              0.341    12.718    
                         clock uncertainty           -0.035    12.682    
    SLICE_X56Y85         FDCE (Setup_fdce_C_D)        0.030    12.712    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[28]
  -------------------------------------------------------------------
                         required time                         12.712    
                         arrival time                         -11.177    
  -------------------------------------------------------------------
                         slack                                  1.535    

Slack (MET) :             1.608ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rrxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rrxc rise@8.000ns - e1_rrxc rise@0.000ns)
  Data Path Delay:        6.273ns  (logic 1.806ns (28.789%)  route 4.467ns (71.211%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.376ns = ( 12.376 - 8.000 ) 
    Source Clock Delay      (SCD):    4.833ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         1.384     1.384 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.257    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.342 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.491     4.833    u1/mac_test0/mac_top0/mac_rx0/mac0/e_gtxc
    SLICE_X104Y77        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y77        FDCE (Prop_fdce_C_Q)         0.433     5.266 r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/Q
                         net (fo=57, routed)          4.005     9.271    u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_0[4]
    SLICE_X55Y80         LUT2 (Prop_lut2_I0_O)        0.105     9.376 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp[14]_i_5/O
                         net (fo=1, routed)           0.000     9.376    u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp[14]_i_5_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.833 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.833    u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.931 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.931    u1/mac_test0/mac_top0/icmp0/CO[0]
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.029 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.029    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[22]_i_2_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.127 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.127    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[26]_i_2_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.387 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[30]_i_2/O[3]
                         net (fo=1, routed)           0.462    10.849    u1/mac_test0/mac_top0/icmp0/in16[30]
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.257    11.106 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp[30]_i_1/O
                         net (fo=1, routed)           0.000    11.106    u1/mac_test0/mac_top0/icmp0/checksum_tmp[30]_i_1_n_0
    SLICE_X56Y85         FDCE                                         r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rrxc rise edge)    8.000     8.000 r  
    K19                                               0.000     8.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         1.318     9.318 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.019    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.096 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.280    12.376    u1/mac_test0/mac_top0/icmp0/e_gtxc
    SLICE_X56Y85         FDCE                                         r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[30]/C
                         clock pessimism              0.341    12.718    
                         clock uncertainty           -0.035    12.682    
    SLICE_X56Y85         FDCE (Setup_fdce_C_D)        0.032    12.714    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[30]
  -------------------------------------------------------------------
                         required time                         12.714    
                         arrival time                         -11.106    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.625ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rrxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rrxc rise@8.000ns - e1_rrxc rise@0.000ns)
  Data Path Delay:        6.192ns  (logic 2.005ns (32.379%)  route 4.187ns (67.621%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.375ns = ( 12.375 - 8.000 ) 
    Source Clock Delay      (SCD):    4.897ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         1.384     1.384 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.257    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.342 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.555     4.897    u1/mac_test0/mac_top0/mac_rx0/mac0/e_gtxc
    SLICE_X106Y73        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y73        FDCE (Prop_fdce_C_Q)         0.348     5.245 r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/Q
                         net (fo=58, routed)          3.648     8.892    u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_0[2]
    SLICE_X54Y78         LUT2 (Prop_lut2_I0_O)        0.239     9.131 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp[3]_i_4/O
                         net (fo=1, routed)           0.000     9.131    u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp[3]_i_4_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     9.447 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.447    u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[3]_i_2_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.547 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.547    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_0[0]
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.647 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.647    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.747 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.747    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.847 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.847    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.947 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.947    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]_i_2_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.047 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.047    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[27]_i_2_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    10.304 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.539    10.844    u1/mac_test0/mac_top0/icmp0/in15[29]
    SLICE_X56Y84         LUT4 (Prop_lut4_I1_O)        0.245    11.089 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp[29]_i_1/O
                         net (fo=1, routed)           0.000    11.089    u1/mac_test0/mac_top0/icmp0/checksum_tmp[29]_i_1_n_0
    SLICE_X56Y84         FDCE                                         r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rrxc rise edge)    8.000     8.000 r  
    K19                                               0.000     8.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         1.318     9.318 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.019    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.096 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.279    12.375    u1/mac_test0/mac_top0/icmp0/e_gtxc
    SLICE_X56Y84         FDCE                                         r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[29]/C
                         clock pessimism              0.341    12.717    
                         clock uncertainty           -0.035    12.681    
    SLICE_X56Y84         FDCE (Setup_fdce_C_D)        0.033    12.714    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[29]
  -------------------------------------------------------------------
                         required time                         12.714    
                         arrival time                         -11.089    
  -------------------------------------------------------------------
                         slack                                  1.625    

Slack (MET) :             1.632ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rrxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rrxc rise@8.000ns - e1_rrxc rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 1.706ns (27.310%)  route 4.541ns (72.690%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.375ns = ( 12.375 - 8.000 ) 
    Source Clock Delay      (SCD):    4.833ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         1.384     1.384 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.257    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.342 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.491     4.833    u1/mac_test0/mac_top0/mac_rx0/mac0/e_gtxc
    SLICE_X104Y77        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y77        FDCE (Prop_fdce_C_Q)         0.433     5.266 r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/Q
                         net (fo=57, routed)          4.005     9.271    u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_0[4]
    SLICE_X55Y80         LUT2 (Prop_lut2_I0_O)        0.105     9.376 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp[14]_i_5/O
                         net (fo=1, routed)           0.000     9.376    u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp[14]_i_5_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.833 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.833    u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.931 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.931    u1/mac_test0/mac_top0/icmp0/CO[0]
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.029 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.029    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[22]_i_2_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.294 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[26]_i_2/O[1]
                         net (fo=1, routed)           0.536    10.829    u1/mac_test0/mac_top0/icmp0/in16[24]
    SLICE_X56Y84         LUT4 (Prop_lut4_I3_O)        0.250    11.079 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp[24]_i_1/O
                         net (fo=1, routed)           0.000    11.079    u1/mac_test0/mac_top0/icmp0/checksum_tmp[24]_i_1_n_0
    SLICE_X56Y84         FDCE                                         r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rrxc rise edge)    8.000     8.000 r  
    K19                                               0.000     8.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         1.318     9.318 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.019    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.096 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.279    12.375    u1/mac_test0/mac_top0/icmp0/e_gtxc
    SLICE_X56Y84         FDCE                                         r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[24]/C
                         clock pessimism              0.341    12.717    
                         clock uncertainty           -0.035    12.681    
    SLICE_X56Y84         FDCE (Setup_fdce_C_D)        0.030    12.711    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[24]
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                         -11.079    
  -------------------------------------------------------------------
                         slack                                  1.632    

Slack (MET) :             1.673ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rrxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rrxc rise@8.000ns - e1_rrxc rise@0.000ns)
  Data Path Delay:        6.144ns  (logic 2.015ns (32.795%)  route 4.129ns (67.205%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.376ns = ( 12.376 - 8.000 ) 
    Source Clock Delay      (SCD):    4.897ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         1.384     1.384 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.257    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.342 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.555     4.897    u1/mac_test0/mac_top0/mac_rx0/mac0/e_gtxc
    SLICE_X106Y73        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y73        FDCE (Prop_fdce_C_Q)         0.348     5.245 r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[2]/Q
                         net (fo=58, routed)          3.648     8.892    u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_0[2]
    SLICE_X54Y78         LUT2 (Prop_lut2_I0_O)        0.239     9.131 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp[3]_i_4/O
                         net (fo=1, routed)           0.000     9.131    u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp[3]_i_4_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     9.447 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.447    u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[3]_i_2_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.547 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.547    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_0[0]
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.647 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.647    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.747 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.747    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.847 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.847    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.947 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.947    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]_i_2_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.047 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.047    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[27]_i_2_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    10.309 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[31]_i_6/O[3]
                         net (fo=1, routed)           0.481    10.791    u1/mac_test0/mac_top0/icmp0/in15[31]
    SLICE_X56Y85         LUT4 (Prop_lut4_I1_O)        0.250    11.041 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp[31]_i_2/O
                         net (fo=1, routed)           0.000    11.041    u1/mac_test0/mac_top0/icmp0/checksum_tmp[31]_i_2_n_0
    SLICE_X56Y85         FDCE                                         r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rrxc rise edge)    8.000     8.000 r  
    K19                                               0.000     8.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         1.318     9.318 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.019    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.096 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.280    12.376    u1/mac_test0/mac_top0/icmp0/e_gtxc
    SLICE_X56Y85         FDCE                                         r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[31]/C
                         clock pessimism              0.341    12.718    
                         clock uncertainty           -0.035    12.682    
    SLICE_X56Y85         FDCE (Setup_fdce_C_D)        0.032    12.714    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[31]
  -------------------------------------------------------------------
                         required time                         12.714    
                         arrival time                         -11.041    
  -------------------------------------------------------------------
                         slack                                  1.673    

Slack (MET) :             1.705ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rrxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rrxc rise@8.000ns - e1_rrxc rise@0.000ns)
  Data Path Delay:        6.175ns  (logic 1.708ns (27.658%)  route 4.467ns (72.342%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.375ns = ( 12.375 - 8.000 ) 
    Source Clock Delay      (SCD):    4.833ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         1.384     1.384 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.257    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.342 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.491     4.833    u1/mac_test0/mac_top0/mac_rx0/mac0/e_gtxc
    SLICE_X104Y77        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y77        FDCE (Prop_fdce_C_Q)         0.433     5.266 r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/Q
                         net (fo=57, routed)          4.005     9.271    u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_0[4]
    SLICE_X55Y80         LUT2 (Prop_lut2_I0_O)        0.105     9.376 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp[14]_i_5/O
                         net (fo=1, routed)           0.000     9.376    u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp[14]_i_5_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.833 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.833    u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.931 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.931    u1/mac_test0/mac_top0/icmp0/CO[0]
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.029 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.029    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[22]_i_2_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.289 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[26]_i_2/O[3]
                         net (fo=1, routed)           0.462    10.751    u1/mac_test0/mac_top0/icmp0/in16[26]
    SLICE_X56Y84         LUT4 (Prop_lut4_I3_O)        0.257    11.008 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp[26]_i_1/O
                         net (fo=1, routed)           0.000    11.008    u1/mac_test0/mac_top0/icmp0/checksum_tmp[26]_i_1_n_0
    SLICE_X56Y84         FDCE                                         r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rrxc rise edge)    8.000     8.000 r  
    K19                                               0.000     8.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         1.318     9.318 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.019    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.096 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.279    12.375    u1/mac_test0/mac_top0/icmp0/e_gtxc
    SLICE_X56Y84         FDCE                                         r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[26]/C
                         clock pessimism              0.341    12.717    
                         clock uncertainty           -0.035    12.681    
    SLICE_X56Y84         FDCE (Setup_fdce_C_D)        0.032    12.713    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[26]
  -------------------------------------------------------------------
                         required time                         12.713    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                  1.705    

Slack (MET) :             1.787ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rrxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rrxc rise@8.000ns - e1_rrxc rise@0.000ns)
  Data Path Delay:        6.093ns  (logic 1.610ns (26.423%)  route 4.483ns (73.577%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.374ns = ( 12.374 - 8.000 ) 
    Source Clock Delay      (SCD):    4.833ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         1.384     1.384 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.257    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.342 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.491     4.833    u1/mac_test0/mac_top0/mac_rx0/mac0/e_gtxc
    SLICE_X104Y77        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y77        FDCE (Prop_fdce_C_Q)         0.433     5.266 r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/Q
                         net (fo=57, routed)          4.005     9.271    u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_0[4]
    SLICE_X55Y80         LUT2 (Prop_lut2_I0_O)        0.105     9.376 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp[14]_i_5/O
                         net (fo=1, routed)           0.000     9.376    u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp[14]_i_5_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.833 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.833    u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.931 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.931    u1/mac_test0/mac_top0/icmp0/CO[0]
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.191 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[22]_i_2/O[3]
                         net (fo=1, routed)           0.478    10.669    u1/mac_test0/mac_top0/icmp0/in16[22]
    SLICE_X56Y82         LUT4 (Prop_lut4_I3_O)        0.257    10.926 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp[22]_i_1/O
                         net (fo=1, routed)           0.000    10.926    u1/mac_test0/mac_top0/icmp0/checksum_tmp[22]_i_1_n_0
    SLICE_X56Y82         FDCE                                         r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rrxc rise edge)    8.000     8.000 r  
    K19                                               0.000     8.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         1.318     9.318 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.019    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.096 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.278    12.374    u1/mac_test0/mac_top0/icmp0/e_gtxc
    SLICE_X56Y82         FDCE                                         r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[22]/C
                         clock pessimism              0.341    12.716    
                         clock uncertainty           -0.035    12.680    
    SLICE_X56Y82         FDCE (Setup_fdce_C_D)        0.033    12.713    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[22]
  -------------------------------------------------------------------
                         required time                         12.713    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                  1.787    

Slack (MET) :             1.793ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rrxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rrxc rise@8.000ns - e1_rrxc rise@0.000ns)
  Data Path Delay:        6.086ns  (logic 1.608ns (26.420%)  route 4.478ns (73.580%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.374ns = ( 12.374 - 8.000 ) 
    Source Clock Delay      (SCD):    4.833ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         1.384     1.384 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.257    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.342 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.491     4.833    u1/mac_test0/mac_top0/mac_rx0/mac0/e_gtxc
    SLICE_X104Y77        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y77        FDCE (Prop_fdce_C_Q)         0.433     5.266 r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/Q
                         net (fo=57, routed)          4.005     9.271    u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_0[4]
    SLICE_X55Y80         LUT2 (Prop_lut2_I0_O)        0.105     9.376 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp[14]_i_5/O
                         net (fo=1, routed)           0.000     9.376    u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp[14]_i_5_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.833 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.833    u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[14]_i_2_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.931 r  u1/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.931    u1/mac_test0/mac_top0/icmp0/CO[0]
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.196 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[22]_i_2/O[1]
                         net (fo=1, routed)           0.473    10.669    u1/mac_test0/mac_top0/icmp0/in16[20]
    SLICE_X56Y82         LUT4 (Prop_lut4_I3_O)        0.250    10.919 r  u1/mac_test0/mac_top0/icmp0/checksum_tmp[20]_i_1/O
                         net (fo=1, routed)           0.000    10.919    u1/mac_test0/mac_top0/icmp0/checksum_tmp[20]_i_1_n_0
    SLICE_X56Y82         FDCE                                         r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rrxc rise edge)    8.000     8.000 r  
    K19                                               0.000     8.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         1.318     9.318 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.019    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.096 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.278    12.374    u1/mac_test0/mac_top0/icmp0/e_gtxc
    SLICE_X56Y82         FDCE                                         r  u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[20]/C
                         clock pessimism              0.341    12.716    
                         clock uncertainty           -0.035    12.680    
    SLICE_X56Y82         FDCE (Setup_fdce_C_D)        0.032    12.712    u1/mac_test0/mac_top0/icmp0/checksum_tmp_reg[20]
  -------------------------------------------------------------------
                         required time                         12.712    
                         arrival time                         -10.919    
  -------------------------------------------------------------------
                         slack                                  1.793    

Slack (MET) :             1.797ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rrxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rrxc rise@8.000ns - e1_rrxc rise@0.000ns)
  Data Path Delay:        6.089ns  (logic 1.985ns (32.600%)  route 4.104ns (67.400%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.379ns = ( 12.379 - 8.000 ) 
    Source Clock Delay      (SCD):    4.833ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         1.384     1.384 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.257    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.342 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.491     4.833    u1/mac_test0/mac_top0/mac_rx0/mac0/e_gtxc
    SLICE_X104Y77        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y77        FDCE (Prop_fdce_C_Q)         0.433     5.266 r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/Q
                         net (fo=57, routed)          3.739     9.005    u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_0[4]
    SLICE_X59Y83         LUT2 (Prop_lut2_I0_O)        0.105     9.110 r  u1/mac_test0/mac_top0/mac_rx0/mac0/reply_checksum_tmp[7]_i_7/O
                         net (fo=1, routed)           0.000     9.110    u1/mac_test0/mac_top0/mac_rx0/mac0/reply_checksum_tmp[7]_i_7_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.550 r  u1/mac_test0/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.550    u1/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[11]_0[0]
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.648 r  u1/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.648    u1/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.746 r  u1/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.746    u1/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.844 r  u1/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.844    u1/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.942 r  u1/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.942    u1/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2_n_0
    SLICE_X59Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.040 r  u1/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.040    u1/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[27]_i_2_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.300 r  u1/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[31]_i_4/O[3]
                         net (fo=1, routed)           0.365    10.665    u1/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[31]_i_4_n_4
    SLICE_X61Y87         LUT6 (Prop_lut6_I0_O)        0.257    10.922 r  u1/mac_test0/mac_top0/icmp0/reply_checksum_tmp[31]_i_2/O
                         net (fo=1, routed)           0.000    10.922    u1/mac_test0/mac_top0/icmp0/reply_checksum_tmp[31]_i_2_n_0
    SLICE_X61Y87         FDCE                                         r  u1/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rrxc rise edge)    8.000     8.000 r  
    K19                                               0.000     8.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         1.318     9.318 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.019    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.096 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.283    12.379    u1/mac_test0/mac_top0/icmp0/e_gtxc
    SLICE_X61Y87         FDCE                                         r  u1/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[31]/C
                         clock pessimism              0.341    12.721    
                         clock uncertainty           -0.035    12.685    
    SLICE_X61Y87         FDCE (Setup_fdce_C_D)        0.033    12.718    u1/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[31]
  -------------------------------------------------------------------
                         required time                         12.718    
                         arrival time                         -10.922    
  -------------------------------------------------------------------
                         slack                                  1.797    

Slack (MET) :             1.806ns  (required time - arrival time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rrxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rrxc rise@8.000ns - e1_rrxc rise@0.000ns)
  Data Path Delay:        6.077ns  (logic 1.885ns (31.020%)  route 4.192ns (68.980%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.379ns = ( 12.379 - 8.000 ) 
    Source Clock Delay      (SCD):    4.833ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         1.384     1.384 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.257    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.342 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.491     4.833    u1/mac_test0/mac_top0/mac_rx0/mac0/e_gtxc
    SLICE_X104Y77        FDCE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y77        FDCE (Prop_fdce_C_Q)         0.433     5.266 r  u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/Q
                         net (fo=57, routed)          3.739     9.005    u1/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_0[4]
    SLICE_X59Y83         LUT2 (Prop_lut2_I0_O)        0.105     9.110 r  u1/mac_test0/mac_top0/mac_rx0/mac0/reply_checksum_tmp[7]_i_7/O
                         net (fo=1, routed)           0.000     9.110    u1/mac_test0/mac_top0/mac_rx0/mac0/reply_checksum_tmp[7]_i_7_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.550 r  u1/mac_test0/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.550    u1/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[11]_0[0]
    SLICE_X59Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.648 r  u1/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.648    u1/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.746 r  u1/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.746    u1/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.844 r  u1/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.844    u1/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.942 r  u1/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.942    u1/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2_n_0
    SLICE_X59Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.207 r  u1/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.453    10.659    u1/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[27]_i_2_n_6
    SLICE_X61Y87         LUT6 (Prop_lut6_I0_O)        0.250    10.909 r  u1/mac_test0/mac_top0/icmp0/reply_checksum_tmp[25]_i_1/O
                         net (fo=1, routed)           0.000    10.909    u1/mac_test0/mac_top0/icmp0/reply_checksum_tmp[25]_i_1_n_0
    SLICE_X61Y87         FDCE                                         r  u1/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock e1_rrxc rise edge)    8.000     8.000 r  
    K19                                               0.000     8.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         1.318     9.318 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.019    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.096 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.283    12.379    u1/mac_test0/mac_top0/icmp0/e_gtxc
    SLICE_X61Y87         FDCE                                         r  u1/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[25]/C
                         clock pessimism              0.341    12.721    
                         clock uncertainty           -0.035    12.685    
    SLICE_X61Y87         FDCE (Setup_fdce_C_D)        0.030    12.715    u1/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[25]
  -------------------------------------------------------------------
                         required time                         12.715    
                         arrival time                         -10.909    
  -------------------------------------------------------------------
                         slack                                  1.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rrxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rrxc rise@0.000ns - e1_rrxc rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.895    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.572     1.493    u1/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X54Y63         FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y63         FDCE (Prop_fdce_C_Q)         0.164     1.657 r  u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[15]/Q
                         net (fo=1, routed)           0.103     1.759    u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[15]
    RAMB18_X3Y24         RAMB18E1                                     r  u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.139    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.882     2.050    u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y24         RAMB18E1                                     r  u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.549    
    RAMB18_X3Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[15])
                                                      0.155     1.704    u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u1/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rrxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rrxc rise@0.000ns - e1_rrxc rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.187%)  route 0.113ns (40.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.895    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.608     1.529    u1/arbi_inst/tx_buffer_inst/clk
    SLICE_X104Y56        FDCE                                         r  u1/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y56        FDCE (Prop_fdce_C_Q)         0.164     1.693 r  u1/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[12]/Q
                         net (fo=2, routed)           0.113     1.806    u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[12]
    RAMB18_X5Y22         RAMB18E1                                     r  u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.139    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.918     2.086    u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X5Y22         RAMB18E1                                     r  u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.503     1.583    
    RAMB18_X5Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.155     1.738    u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u1/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rrxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rrxc rise@0.000ns - e1_rrxc rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.187%)  route 0.113ns (40.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.895    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.608     1.529    u1/arbi_inst/tx_buffer_inst/clk
    SLICE_X104Y56        FDCE                                         r  u1/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y56        FDCE (Prop_fdce_C_Q)         0.164     1.693 r  u1/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[13]/Q
                         net (fo=2, routed)           0.113     1.806    u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[13]
    RAMB18_X5Y22         RAMB18E1                                     r  u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.139    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.918     2.086    u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X5Y22         RAMB18E1                                     r  u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.503     1.583    
    RAMB18_X5Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.155     1.738    u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u1/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rrxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rrxc rise@0.000ns - e1_rrxc rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.974%)  route 0.114ns (41.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.895    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.608     1.529    u1/arbi_inst/tx_buffer_inst/clk
    SLICE_X104Y56        FDCE                                         r  u1/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y56        FDCE (Prop_fdce_C_Q)         0.164     1.693 r  u1/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[14]/Q
                         net (fo=2, routed)           0.114     1.807    u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[14]
    RAMB18_X5Y22         RAMB18E1                                     r  u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.139    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.918     2.086    u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X5Y22         RAMB18E1                                     r  u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.503     1.583    
    RAMB18_X5Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.155     1.738    u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u1/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rrxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rrxc rise@0.000ns - e1_rrxc rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.974%)  route 0.114ns (41.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.895    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.608     1.529    u1/arbi_inst/tx_buffer_inst/clk
    SLICE_X104Y56        FDCE                                         r  u1/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y56        FDCE (Prop_fdce_C_Q)         0.164     1.693 r  u1/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[15]/Q
                         net (fo=2, routed)           0.114     1.807    u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[15]
    RAMB18_X5Y22         RAMB18E1                                     r  u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.139    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.918     2.086    u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X5Y22         RAMB18E1                                     r  u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.503     1.583    
    RAMB18_X5Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                      0.155     1.738    u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rrxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rrxc rise@0.000ns - e1_rrxc rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.276%)  route 0.144ns (46.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.895    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.566     1.487    u1/mac_test0/mac_top0/icmp0/e_gtxc
    SLICE_X54Y77         FDCE                                         r  u1/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDCE (Prop_fdce_C_Q)         0.164     1.651 r  u1/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[1]/Q
                         net (fo=1, routed)           0.144     1.794    u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X3Y30         RAMB18E1                                     r  u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.139    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.872     2.040    u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.501     1.539    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.722    u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rrxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rrxc rise@0.000ns - e1_rrxc rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.032%)  route 0.145ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.895    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.566     1.487    u1/mac_test0/mac_top0/icmp0/e_gtxc
    SLICE_X54Y77         FDCE                                         r  u1/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDCE (Prop_fdce_C_Q)         0.164     1.651 r  u1/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[0]/Q
                         net (fo=1, routed)           0.145     1.796    u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X3Y30         RAMB18E1                                     r  u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.139    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.872     2.040    u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.501     1.539    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.722    u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/icmp0/ram_write_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rrxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rrxc rise@0.000ns - e1_rrxc rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.932%)  route 0.146ns (47.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.895    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.563     1.484    u1/mac_test0/mac_top0/icmp0/e_gtxc
    SLICE_X54Y75         FDCE                                         r  u1/mac_test0/mac_top0/icmp0/ram_write_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y75         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  u1/mac_test0/mac_top0/icmp0/ram_write_addr_reg[2]/Q
                         net (fo=1, routed)           0.146     1.793    u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X3Y30         RAMB18E1                                     r  u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.139    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.869     2.037    u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y30         RAMB18E1                                     r  u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.536    
    RAMB18_X3Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.719    u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u1/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rrxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rrxc rise@0.000ns - e1_rrxc rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.628%)  route 0.136ns (45.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.895    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.608     1.529    u1/arbi_inst/tx_buffer_inst/clk
    SLICE_X104Y55        FDCE                                         r  u1/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y55        FDCE (Prop_fdce_C_Q)         0.164     1.693 r  u1/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[8]/Q
                         net (fo=2, routed)           0.136     1.829    u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[8]
    RAMB18_X5Y22         RAMB18E1                                     r  u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.139    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.918     2.086    u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X5Y22         RAMB18E1                                     r  u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.503     1.583    
    RAMB18_X5Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.155     1.738    u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e1_rrxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rrxc rise@0.000ns - e1_rrxc rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.406%)  route 0.184ns (56.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.895    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.573     1.494    u1/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X59Y65         FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDCE (Prop_fdce_C_Q)         0.141     1.635 r  u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[24]/Q
                         net (fo=1, routed)           0.184     1.818    u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[24]
    RAMB18_X3Y24         RAMB18E1                                     r  u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.139    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.882     2.050    u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y24         RAMB18E1                                     r  u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.482     1.568    
    RAMB18_X3Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.155     1.723    u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         e1_rrxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { e1_rrxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X3Y30   u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X3Y30   u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X5Y24   u1/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X5Y24   u1/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X5Y22   u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X5Y22   u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X3Y24   u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X3Y24   u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X5Y13   u1/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X5Y13   u1/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X106Y71  u1/arbi_inst/e_rxd_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X106Y71  u1/arbi_inst/e_rxd_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X105Y66  u1/arbi_inst/e_tx_en_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X106Y71  u1/arbi_inst/e_txd_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X106Y71  u1/arbi_inst/e_txd_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X105Y65  u1/arbi_inst/eth_100m_en_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X66Y65   u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X64Y65   u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X64Y65   u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X64Y65   u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X97Y76   u1/mac_test0/mac_top0/mac_rx0/mac0/timeout_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X95Y76   u1/mac_test0/mac_top0/mac_rx0/mac0/timeout_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X97Y76   u1/mac_test0/mac_top0/mac_rx0/mac0/timeout_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X97Y76   u1/mac_test0/mac_top0/mac_rx0/mac0/timeout_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X51Y65   u1/mac_test0/mac_top0/mac_tx0/udp0/check_out_reg[27]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X51Y66   u1/mac_test0/mac_top0/mac_tx0/udp0/check_out_reg[28]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X51Y66   u1/mac_test0/mac_top0/mac_tx0/udp0/check_out_reg[28]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X51Y66   u1/mac_test0/mac_top0/mac_tx0/udp0/check_out_reg[29]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X51Y66   u1/mac_test0/mac_top0/mac_tx0/udp0/check_out_reg[29]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X51Y66   u1/mac_test0/mac_top0/mac_tx0/udp0/check_out_reg[30]/C



---------------------------------------------------------------------------------------------------
From Clock:  e2_rrxc
  To Clock:  e2_rrxc

Setup :            0  Failing Endpoints,  Worst Slack        1.334ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rrxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rrxc rise@8.000ns - e2_rrxc rise@0.000ns)
  Data Path Delay:        6.371ns  (logic 1.885ns (29.589%)  route 4.486ns (70.411%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.313ns = ( 12.313 - 8.000 ) 
    Source Clock Delay      (SCD):    4.848ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.240    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.325 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.523     4.848    u2/mac_test0/mac_top0/mac_rx0/mac0/e_gtxc
    SLICE_X96Y42         FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y42         FDCE (Prop_fdce_C_Q)         0.433     5.281 r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/Q
                         net (fo=57, routed)          4.148     9.430    u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_0[4]
    SLICE_X43Y55         LUT2 (Prop_lut2_I0_O)        0.105     9.535 r  u2/mac_test0/mac_top0/mac_rx0/mac0/reply_checksum_tmp[7]_i_7__0/O
                         net (fo=1, routed)           0.000     9.535    u2/mac_test0/mac_top0/mac_rx0/mac0/reply_checksum_tmp[7]_i_7__0_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.975 r  u2/mac_test0/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     9.975    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[11]_0[0]
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.073 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.073    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2__0_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.171 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.171    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2__0_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.269 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.269    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2__0_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.367 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.367    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2__0_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.632 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[27]_i_2__0/O[1]
                         net (fo=1, routed)           0.337    10.969    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[27]_i_2__0_n_6
    SLICE_X40Y60         LUT6 (Prop_lut6_I0_O)        0.250    11.219 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp[25]_i_1__0/O
                         net (fo=1, routed)           0.000    11.219    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp[25]_i_1__0_n_0
    SLICE_X40Y60         FDCE                                         r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rrxc rise edge)    8.000     8.000 r  
    M19                                               0.000     8.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         1.302     9.302 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.003    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.080 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.233    12.313    u2/mac_test0/mac_top0/icmp0/e_gtxc
    SLICE_X40Y60         FDCE                                         r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[25]/C
                         clock pessimism              0.245    12.559    
                         clock uncertainty           -0.035    12.523    
    SLICE_X40Y60         FDCE (Setup_fdce_C_D)        0.030    12.553    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[25]
  -------------------------------------------------------------------
                         required time                         12.553    
                         arrival time                         -11.219    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.335ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rrxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rrxc rise@8.000ns - e2_rrxc rise@0.000ns)
  Data Path Delay:        6.412ns  (logic 1.921ns (29.958%)  route 4.491ns (70.042%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 12.312 - 8.000 ) 
    Source Clock Delay      (SCD):    4.848ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.240    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.325 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.523     4.848    u2/mac_test0/mac_top0/mac_rx0/mac0/e_gtxc
    SLICE_X96Y42         FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y42         FDCE (Prop_fdce_C_Q)         0.433     5.281 r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/Q
                         net (fo=57, routed)          4.148     9.430    u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_0[4]
    SLICE_X43Y55         LUT2 (Prop_lut2_I0_O)        0.105     9.535 r  u2/mac_test0/mac_top0/mac_rx0/mac0/reply_checksum_tmp[7]_i_7__0/O
                         net (fo=1, routed)           0.000     9.535    u2/mac_test0/mac_top0/mac_rx0/mac0/reply_checksum_tmp[7]_i_7__0_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.975 r  u2/mac_test0/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     9.975    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[11]_0[0]
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.073 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.073    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2__0_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.171 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.171    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2__0_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.269 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.269    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2__0_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.367 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.367    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2__0_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.465 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.465    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[27]_i_2__0_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    10.665 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[31]_i_4__0/O[2]
                         net (fo=1, routed)           0.343    11.008    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[31]_i_4__0_n_5
    SLICE_X42Y62         LUT6 (Prop_lut6_I0_O)        0.253    11.261 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp[30]_i_1__0/O
                         net (fo=1, routed)           0.000    11.261    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp[30]_i_1__0_n_0
    SLICE_X42Y62         FDCE                                         r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rrxc rise edge)    8.000     8.000 r  
    M19                                               0.000     8.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         1.302     9.302 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.003    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.080 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.232    12.312    u2/mac_test0/mac_top0/icmp0/e_gtxc
    SLICE_X42Y62         FDCE                                         r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[30]/C
                         clock pessimism              0.245    12.558    
                         clock uncertainty           -0.035    12.522    
    SLICE_X42Y62         FDCE (Setup_fdce_C_D)        0.074    12.596    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[30]
  -------------------------------------------------------------------
                         required time                         12.596    
                         arrival time                         -11.261    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.358ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rrxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rrxc rise@8.000ns - e2_rrxc rise@0.000ns)
  Data Path Delay:        6.349ns  (logic 1.823ns (28.714%)  route 4.526ns (71.286%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.313ns = ( 12.313 - 8.000 ) 
    Source Clock Delay      (SCD):    4.848ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.240    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.325 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.523     4.848    u2/mac_test0/mac_top0/mac_rx0/mac0/e_gtxc
    SLICE_X96Y42         FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y42         FDCE (Prop_fdce_C_Q)         0.433     5.281 r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/Q
                         net (fo=57, routed)          4.148     9.430    u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_0[4]
    SLICE_X43Y55         LUT2 (Prop_lut2_I0_O)        0.105     9.535 r  u2/mac_test0/mac_top0/mac_rx0/mac0/reply_checksum_tmp[7]_i_7__0/O
                         net (fo=1, routed)           0.000     9.535    u2/mac_test0/mac_top0/mac_rx0/mac0/reply_checksum_tmp[7]_i_7__0_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.975 r  u2/mac_test0/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     9.975    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[11]_0[0]
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.073 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.073    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2__0_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.171 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.171    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2__0_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.269 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.269    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2__0_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.367 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.367    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2__0_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    10.567 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[27]_i_2__0/O[2]
                         net (fo=1, routed)           0.377    10.944    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[27]_i_2__0_n_5
    SLICE_X40Y60         LUT6 (Prop_lut6_I0_O)        0.253    11.197 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp[26]_i_1__0/O
                         net (fo=1, routed)           0.000    11.197    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp[26]_i_1__0_n_0
    SLICE_X40Y60         FDCE                                         r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rrxc rise edge)    8.000     8.000 r  
    M19                                               0.000     8.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         1.302     9.302 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.003    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.080 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.233    12.313    u2/mac_test0/mac_top0/icmp0/e_gtxc
    SLICE_X40Y60         FDCE                                         r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[26]/C
                         clock pessimism              0.245    12.559    
                         clock uncertainty           -0.035    12.523    
    SLICE_X40Y60         FDCE (Setup_fdce_C_D)        0.032    12.555    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[26]
  -------------------------------------------------------------------
                         required time                         12.555    
                         arrival time                         -11.197    
  -------------------------------------------------------------------
                         slack                                  1.358    

Slack (MET) :             1.370ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rrxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rrxc rise@8.000ns - e2_rrxc rise@0.000ns)
  Data Path Delay:        6.378ns  (logic 1.985ns (31.123%)  route 4.393ns (68.877%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 12.312 - 8.000 ) 
    Source Clock Delay      (SCD):    4.848ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.240    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.325 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.523     4.848    u2/mac_test0/mac_top0/mac_rx0/mac0/e_gtxc
    SLICE_X96Y42         FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y42         FDCE (Prop_fdce_C_Q)         0.433     5.281 r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/Q
                         net (fo=57, routed)          4.148     9.430    u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_0[4]
    SLICE_X43Y55         LUT2 (Prop_lut2_I0_O)        0.105     9.535 r  u2/mac_test0/mac_top0/mac_rx0/mac0/reply_checksum_tmp[7]_i_7__0/O
                         net (fo=1, routed)           0.000     9.535    u2/mac_test0/mac_top0/mac_rx0/mac0/reply_checksum_tmp[7]_i_7__0_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.975 r  u2/mac_test0/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     9.975    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[11]_0[0]
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.073 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.073    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2__0_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.171 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.171    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2__0_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.269 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.269    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2__0_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.367 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.367    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2__0_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.465 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.465    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[27]_i_2__0_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.725 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[31]_i_4__0/O[3]
                         net (fo=1, routed)           0.244    10.969    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[31]_i_4__0_n_4
    SLICE_X42Y62         LUT6 (Prop_lut6_I0_O)        0.257    11.226 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp[31]_i_2__0/O
                         net (fo=1, routed)           0.000    11.226    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp[31]_i_2__0_n_0
    SLICE_X42Y62         FDCE                                         r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rrxc rise edge)    8.000     8.000 r  
    M19                                               0.000     8.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         1.302     9.302 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.003    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.080 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.232    12.312    u2/mac_test0/mac_top0/icmp0/e_gtxc
    SLICE_X42Y62         FDCE                                         r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[31]/C
                         clock pessimism              0.245    12.558    
                         clock uncertainty           -0.035    12.522    
    SLICE_X42Y62         FDCE (Setup_fdce_C_D)        0.074    12.596    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[31]
  -------------------------------------------------------------------
                         required time                         12.596    
                         arrival time                         -11.226    
  -------------------------------------------------------------------
                         slack                                  1.370    

Slack (MET) :             1.383ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rrxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rrxc rise@8.000ns - e2_rrxc rise@0.000ns)
  Data Path Delay:        6.366ns  (logic 1.983ns (31.149%)  route 4.383ns (68.851%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 12.312 - 8.000 ) 
    Source Clock Delay      (SCD):    4.848ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.240    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.325 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.523     4.848    u2/mac_test0/mac_top0/mac_rx0/mac0/e_gtxc
    SLICE_X96Y42         FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y42         FDCE (Prop_fdce_C_Q)         0.433     5.281 r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/Q
                         net (fo=57, routed)          4.148     9.430    u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_0[4]
    SLICE_X43Y55         LUT2 (Prop_lut2_I0_O)        0.105     9.535 r  u2/mac_test0/mac_top0/mac_rx0/mac0/reply_checksum_tmp[7]_i_7__0/O
                         net (fo=1, routed)           0.000     9.535    u2/mac_test0/mac_top0/mac_rx0/mac0/reply_checksum_tmp[7]_i_7__0_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.975 r  u2/mac_test0/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     9.975    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[11]_0[0]
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.073 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.073    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2__0_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.171 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.171    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2__0_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.269 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.269    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2__0_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.367 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.367    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2__0_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.465 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.465    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[27]_i_2__0_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.730 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[31]_i_4__0/O[1]
                         net (fo=1, routed)           0.235    10.965    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[31]_i_4__0_n_6
    SLICE_X42Y62         LUT6 (Prop_lut6_I0_O)        0.250    11.215 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp[29]_i_1__0/O
                         net (fo=1, routed)           0.000    11.215    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp[29]_i_1__0_n_0
    SLICE_X42Y62         FDCE                                         r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rrxc rise edge)    8.000     8.000 r  
    M19                                               0.000     8.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         1.302     9.302 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.003    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.080 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.232    12.312    u2/mac_test0/mac_top0/icmp0/e_gtxc
    SLICE_X42Y62         FDCE                                         r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[29]/C
                         clock pessimism              0.245    12.558    
                         clock uncertainty           -0.035    12.522    
    SLICE_X42Y62         FDCE (Setup_fdce_C_D)        0.076    12.598    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[29]
  -------------------------------------------------------------------
                         required time                         12.598    
                         arrival time                         -11.215    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.397ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rrxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rrxc rise@8.000ns - e2_rrxc rise@0.000ns)
  Data Path Delay:        6.311ns  (logic 1.787ns (28.315%)  route 4.524ns (71.685%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.314ns = ( 12.314 - 8.000 ) 
    Source Clock Delay      (SCD):    4.848ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.240    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.325 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.523     4.848    u2/mac_test0/mac_top0/mac_rx0/mac0/e_gtxc
    SLICE_X96Y42         FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y42         FDCE (Prop_fdce_C_Q)         0.433     5.281 r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/Q
                         net (fo=57, routed)          4.148     9.430    u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_0[4]
    SLICE_X43Y55         LUT2 (Prop_lut2_I0_O)        0.105     9.535 r  u2/mac_test0/mac_top0/mac_rx0/mac0/reply_checksum_tmp[7]_i_7__0/O
                         net (fo=1, routed)           0.000     9.535    u2/mac_test0/mac_top0/mac_rx0/mac0/reply_checksum_tmp[7]_i_7__0_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.975 r  u2/mac_test0/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     9.975    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[11]_0[0]
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.073 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.073    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2__0_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.171 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.171    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2__0_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.269 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.269    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2__0_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.534 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2__0/O[1]
                         net (fo=1, routed)           0.376    10.910    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2__0_n_6
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.250    11.160 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp[21]_i_1__0/O
                         net (fo=1, routed)           0.000    11.160    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp[21]_i_1__0_n_0
    SLICE_X40Y59         FDCE                                         r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rrxc rise edge)    8.000     8.000 r  
    M19                                               0.000     8.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         1.302     9.302 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.003    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.080 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.234    12.314    u2/mac_test0/mac_top0/icmp0/e_gtxc
    SLICE_X40Y59         FDCE                                         r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[21]/C
                         clock pessimism              0.245    12.560    
                         clock uncertainty           -0.035    12.524    
    SLICE_X40Y59         FDCE (Setup_fdce_C_D)        0.032    12.556    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[21]
  -------------------------------------------------------------------
                         required time                         12.556    
                         arrival time                         -11.160    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rrxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rrxc rise@8.000ns - e2_rrxc rise@0.000ns)
  Data Path Delay:        6.280ns  (logic 1.897ns (30.206%)  route 4.383ns (69.794%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 12.312 - 8.000 ) 
    Source Clock Delay      (SCD):    4.848ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.240    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.325 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.523     4.848    u2/mac_test0/mac_top0/mac_rx0/mac0/e_gtxc
    SLICE_X96Y42         FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y42         FDCE (Prop_fdce_C_Q)         0.433     5.281 r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/Q
                         net (fo=57, routed)          4.148     9.430    u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_0[4]
    SLICE_X43Y55         LUT2 (Prop_lut2_I0_O)        0.105     9.535 r  u2/mac_test0/mac_top0/mac_rx0/mac0/reply_checksum_tmp[7]_i_7__0/O
                         net (fo=1, routed)           0.000     9.535    u2/mac_test0/mac_top0/mac_rx0/mac0/reply_checksum_tmp[7]_i_7__0_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.975 r  u2/mac_test0/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     9.975    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[11]_0[0]
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.073 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.073    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2__0_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.171 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.171    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2__0_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.269 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.269    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2__0_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.367 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.367    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2__0_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.465 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.465    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[27]_i_2__0_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    10.645 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[31]_i_4__0/O[0]
                         net (fo=1, routed)           0.235    10.880    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[31]_i_4__0_n_7
    SLICE_X40Y61         LUT6 (Prop_lut6_I0_O)        0.249    11.129 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp[28]_i_1__0/O
                         net (fo=1, routed)           0.000    11.129    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp[28]_i_1__0_n_0
    SLICE_X40Y61         FDCE                                         r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rrxc rise edge)    8.000     8.000 r  
    M19                                               0.000     8.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         1.302     9.302 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.003    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.080 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.232    12.312    u2/mac_test0/mac_top0/icmp0/e_gtxc
    SLICE_X40Y61         FDCE                                         r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[28]/C
                         clock pessimism              0.245    12.558    
                         clock uncertainty           -0.035    12.522    
    SLICE_X40Y61         FDCE (Setup_fdce_C_D)        0.030    12.552    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[28]
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                         -11.129    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.429ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rrxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rrxc rise@8.000ns - e2_rrxc rise@0.000ns)
  Data Path Delay:        6.320ns  (logic 1.821ns (28.812%)  route 4.499ns (71.188%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.311ns = ( 12.311 - 8.000 ) 
    Source Clock Delay      (SCD):    4.848ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.240    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.325 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.523     4.848    u2/mac_test0/mac_top0/mac_rx0/mac0/e_gtxc
    SLICE_X99Y41         FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y41         FDCE (Prop_fdce_C_Q)         0.348     5.196 r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/Q
                         net (fo=57, routed)          4.012     9.208    u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_0[6]
    SLICE_X45Y55         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.466     9.674 r  u2/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.674    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_0[0]
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.772 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.772    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2__0_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.870 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.870    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2__0_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.968 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.968    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2__0_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.066 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.066    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]_i_2__0_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.164 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.164    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[27]_i_2__0_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.424 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[31]_i_6__0/O[3]
                         net (fo=1, routed)           0.488    10.912    u2/mac_test0/mac_top0/icmp0/in15[31]
    SLICE_X46Y62         LUT4 (Prop_lut4_I1_O)        0.257    11.169 r  u2/mac_test0/mac_top0/icmp0/checksum_tmp[31]_i_2__0/O
                         net (fo=1, routed)           0.000    11.169    u2/mac_test0/mac_top0/icmp0/checksum_tmp[31]_i_2__0_n_0
    SLICE_X46Y62         FDCE                                         r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rrxc rise edge)    8.000     8.000 r  
    M19                                               0.000     8.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         1.302     9.302 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.003    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.080 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.231    12.311    u2/mac_test0/mac_top0/icmp0/e_gtxc
    SLICE_X46Y62         FDCE                                         r  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[31]/C
                         clock pessimism              0.245    12.557    
                         clock uncertainty           -0.035    12.521    
    SLICE_X46Y62         FDCE (Setup_fdce_C_D)        0.076    12.597    u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[31]
  -------------------------------------------------------------------
                         required time                         12.597    
                         arrival time                         -11.169    
  -------------------------------------------------------------------
                         slack                                  1.429    

Slack (MET) :             1.438ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rrxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rrxc rise@8.000ns - e2_rrxc rise@0.000ns)
  Data Path Delay:        6.269ns  (logic 1.887ns (30.102%)  route 4.382ns (69.898%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.313ns = ( 12.313 - 8.000 ) 
    Source Clock Delay      (SCD):    4.848ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.240    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.325 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.523     4.848    u2/mac_test0/mac_top0/mac_rx0/mac0/e_gtxc
    SLICE_X96Y42         FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y42         FDCE (Prop_fdce_C_Q)         0.433     5.281 r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/Q
                         net (fo=57, routed)          4.148     9.430    u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_0[4]
    SLICE_X43Y55         LUT2 (Prop_lut2_I0_O)        0.105     9.535 r  u2/mac_test0/mac_top0/mac_rx0/mac0/reply_checksum_tmp[7]_i_7__0/O
                         net (fo=1, routed)           0.000     9.535    u2/mac_test0/mac_top0/mac_rx0/mac0/reply_checksum_tmp[7]_i_7__0_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.975 r  u2/mac_test0/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     9.975    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[11]_0[0]
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.073 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.073    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2__0_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.171 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.171    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2__0_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.269 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.269    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2__0_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.367 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.367    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2__0_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.627 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[27]_i_2__0/O[3]
                         net (fo=1, routed)           0.233    10.860    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[27]_i_2__0_n_4
    SLICE_X40Y60         LUT6 (Prop_lut6_I0_O)        0.257    11.117 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp[27]_i_1__0/O
                         net (fo=1, routed)           0.000    11.117    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp[27]_i_1__0_n_0
    SLICE_X40Y60         FDCE                                         r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rrxc rise edge)    8.000     8.000 r  
    M19                                               0.000     8.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         1.302     9.302 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.003    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.080 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.233    12.313    u2/mac_test0/mac_top0/icmp0/e_gtxc
    SLICE_X40Y60         FDCE                                         r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[27]/C
                         clock pessimism              0.245    12.559    
                         clock uncertainty           -0.035    12.523    
    SLICE_X40Y60         FDCE (Setup_fdce_C_D)        0.032    12.555    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[27]
  -------------------------------------------------------------------
                         required time                         12.555    
                         arrival time                         -11.117    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.460ns  (required time - arrival time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rrxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rrxc rise@8.000ns - e2_rrxc rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 1.725ns (27.610%)  route 4.523ns (72.390%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.314ns = ( 12.314 - 8.000 ) 
    Source Clock Delay      (SCD):    4.848ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.240    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.325 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.523     4.848    u2/mac_test0/mac_top0/mac_rx0/mac0/e_gtxc
    SLICE_X96Y42         FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y42         FDCE (Prop_fdce_C_Q)         0.433     5.281 r  u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[4]/Q
                         net (fo=57, routed)          4.148     9.430    u2/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_0[4]
    SLICE_X43Y55         LUT2 (Prop_lut2_I0_O)        0.105     9.535 r  u2/mac_test0/mac_top0/mac_rx0/mac0/reply_checksum_tmp[7]_i_7__0/O
                         net (fo=1, routed)           0.000     9.535    u2/mac_test0/mac_top0/mac_rx0/mac0/reply_checksum_tmp[7]_i_7__0_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.975 r  u2/mac_test0/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     9.975    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[11]_0[0]
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.073 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.073    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2__0_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.171 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.171    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2__0_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.269 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.269    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2__0_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    10.469 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2__0/O[2]
                         net (fo=1, routed)           0.374    10.843    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2__0_n_5
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.253    11.096 r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp[22]_i_1__0/O
                         net (fo=1, routed)           0.000    11.096    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp[22]_i_1__0_n_0
    SLICE_X40Y59         FDCE                                         r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rrxc rise edge)    8.000     8.000 r  
    M19                                               0.000     8.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         1.302     9.302 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.003    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.080 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.234    12.314    u2/mac_test0/mac_top0/icmp0/e_gtxc
    SLICE_X40Y59         FDCE                                         r  u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[22]/C
                         clock pessimism              0.245    12.560    
                         clock uncertainty           -0.035    12.524    
    SLICE_X40Y59         FDCE (Setup_fdce_C_D)        0.032    12.556    u2/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[22]
  -------------------------------------------------------------------
                         required time                         12.556    
                         arrival time                         -11.096    
  -------------------------------------------------------------------
                         slack                                  1.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_tx0/ipmode/udp_tx_ack_reg/C
                            (rising edge-triggered cell FDCE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/udp0/state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rrxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rrxc rise@0.000ns - e2_rrxc rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.246ns (56.016%)  route 0.193ns (43.983%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.879    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.557     1.461    u2/mac_test0/mac_top0/mac_tx0/ipmode/e_gtxc
    SLICE_X42Y50         FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/ipmode/udp_tx_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDCE (Prop_fdce_C_Q)         0.148     1.609 r  u2/mac_test0/mac_top0/mac_tx0/ipmode/udp_tx_ack_reg/Q
                         net (fo=4, routed)           0.193     1.803    u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ack
    SLICE_X42Y49         LUT6 (Prop_lut6_I1_O)        0.098     1.901 r  u2/mac_test0/mac_top0/mac_tx0/udp0/state[3]_i_1__10/O
                         net (fo=1, routed)           0.000     1.901    u2/mac_test0/mac_top0/mac_tx0/udp0/next_state__0[3]
    SLICE_X42Y49         FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/udp0/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.830     1.982    u2/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X42Y49         FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/udp0/state_reg[3]/C
                         clock pessimism             -0.247     1.735    
    SLICE_X42Y49         FDCE (Hold_fdce_C_D)         0.121     1.856    u2/mac_test0/mac_top0/mac_tx0/udp0/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/cache0/arp_cache_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rrxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rrxc rise@0.000ns - e2_rrxc rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (44.024%)  route 0.209ns (55.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.879    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.607     1.511    u2/mac_test0/mac_top0/mac_rx0/arp0/e_gtxc
    SLICE_X90Y50         FDCE                                         r  u2/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y50         FDCE (Prop_fdce_C_Q)         0.164     1.675 r  u2/mac_test0/mac_top0/mac_rx0/arp0/arp_rec_source_mac_addr_reg[3]/Q
                         net (fo=2, routed)           0.209     1.884    u2/mac_test0/mac_top0/cache0/arp_cache_reg[79]_0[3]
    SLICE_X90Y49         FDPE                                         r  u2/mac_test0/mac_top0/cache0/arp_cache_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.882     2.034    u2/mac_test0/mac_top0/cache0/e_gtxc
    SLICE_X90Y49         FDPE                                         r  u2/mac_test0/mac_top0/cache0/arp_cache_reg[3]/C
                         clock pessimism             -0.247     1.787    
    SLICE_X90Y49         FDPE (Hold_fdpe_C_D)         0.052     1.839    u2/mac_test0/mac_top0/cache0/arp_cache_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rrxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rrxc rise@0.000ns - e2_rrxc rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.879    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.562     1.466    u2/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X32Y39         FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[8]/Q
                         net (fo=1, routed)           0.103     1.733    u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[8]
    RAMB18_X2Y16         RAMB18E1                                     r  u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.868     2.020    u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y16         RAMB18E1                                     r  u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.498     1.522    
    RAMB18_X2Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.155     1.677    u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u2/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rrxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rrxc rise@0.000ns - e2_rrxc rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.200%)  route 0.134ns (48.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.879    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.606     1.510    u2/arbi_inst/tx_buffer_inst/clk
    SLICE_X105Y30        FDCE                                         r  u2/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y30        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  u2/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[0]/Q
                         net (fo=2, routed)           0.134     1.786    u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB18_X5Y12         RAMB18E1                                     r  u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.914     2.066    u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X5Y12         RAMB18E1                                     r  u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.502     1.564    
    RAMB18_X5Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[0])
                                                      0.155     1.719    u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u2/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rrxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rrxc rise@0.000ns - e2_rrxc rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.864%)  route 0.136ns (49.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.879    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.608     1.512    u2/arbi_inst/tx_buffer_inst/clk
    SLICE_X105Y32        FDCE                                         r  u2/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y32        FDCE (Prop_fdce_C_Q)         0.141     1.653 r  u2/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[8]/Q
                         net (fo=2, routed)           0.136     1.790    u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[8]
    RAMB18_X5Y12         RAMB18E1                                     r  u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.914     2.066    u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X5Y12         RAMB18E1                                     r  u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.502     1.564    
    RAMB18_X5Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.155     1.719    u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rrxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rrxc rise@0.000ns - e2_rrxc rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.578%)  route 0.107ns (45.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.879    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.563     1.467    u2/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X33Y40         FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDCE (Prop_fdce_C_Q)         0.128     1.595 r  u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[26]/Q
                         net (fo=1, routed)           0.107     1.702    u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[26]
    RAMB18_X2Y16         RAMB18E1                                     r  u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.868     2.020    u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y16         RAMB18E1                                     r  u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.498     1.522    
    RAMB18_X2Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.101     1.623    u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rrxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rrxc rise@0.000ns - e2_rrxc rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.578%)  route 0.107ns (45.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.879    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.563     1.467    u2/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X33Y41         FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDCE (Prop_fdce_C_Q)         0.128     1.595 r  u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[22]/Q
                         net (fo=1, routed)           0.107     1.702    u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[22]
    RAMB18_X2Y16         RAMB18E1                                     r  u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.868     2.020    u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y16         RAMB18E1                                     r  u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.498     1.522    
    RAMB18_X2Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.101     1.623    u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rrxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rrxc rise@0.000ns - e2_rrxc rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.144%)  route 0.165ns (53.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.879    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.563     1.467    u2/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X35Y40         FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[21]/Q
                         net (fo=1, routed)           0.165     1.773    u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[21]
    RAMB18_X2Y16         RAMB18E1                                     r  u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.868     2.020    u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y16         RAMB18E1                                     r  u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.481     1.539    
    RAMB18_X2Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                      0.155     1.694    u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u2/mac_test0/udp_send_data_length_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rrxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rrxc rise@0.000ns - e2_rrxc rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.290ns (63.763%)  route 0.165ns (36.237%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.879    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.557     1.461    u2/mac_test0/e_gtxc
    SLICE_X51Y41         FDCE                                         r  u2/mac_test0/udp_send_data_length_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDCE (Prop_fdce_C_Q)         0.128     1.589 r  u2/mac_test0/udp_send_data_length_reg[9]/Q
                         net (fo=2, routed)           0.165     1.754    u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[15]_0[9]
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.162     1.916 r  u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[9]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.916    u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[9]_i_1__0_n_4
    SLICE_X49Y41         FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.828     1.980    u2/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X49Y41         FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[9]/C
                         clock pessimism             -0.252     1.728    
    SLICE_X49Y41         FDCE (Hold_fdce_C_D)         0.105     1.833    u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u2/mac_test0/udp_send_data_length_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e2_rrxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rrxc rise@0.000ns - e2_rrxc rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.296ns (64.361%)  route 0.164ns (35.639%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.879    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.557     1.461    u2/mac_test0/e_gtxc
    SLICE_X51Y41         FDCE                                         r  u2/mac_test0/udp_send_data_length_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDCE (Prop_fdce_C_Q)         0.128     1.589 r  u2/mac_test0/udp_send_data_length_reg[6]/Q
                         net (fo=2, routed)           0.164     1.753    u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[15]_0[6]
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.168     1.921 r  u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[9]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.921    u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[9]_i_1__0_n_7
    SLICE_X49Y41         FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.828     1.980    u2/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X49Y41         FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[6]/C
                         clock pessimism             -0.252     1.728    
    SLICE_X49Y41         FDCE (Hold_fdce_C_D)         0.105     1.833    u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_udp_len_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         e2_rrxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { e2_rrxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X3Y20  u2/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X3Y20  u2/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X4Y14  u2/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X4Y14  u2/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X5Y12  u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X5Y12  u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X2Y16  u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X2Y16  u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X4Y6   u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X4Y6   u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X46Y61  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[27]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X46Y61  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[28]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X46Y61  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[29]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X46Y62  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[30]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X46Y62  u2/mac_test0/mac_top0/icmp0/checksum_tmp_reg[31]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X37Y40  u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X37Y42  u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X37Y42  u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X37Y43  u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X37Y43  u2/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X87Y42  u2/mac_test0/mac_top0/mac_rx0/mac0/timeout_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X87Y42  u2/mac_test0/mac_top0/mac_rx0/mac0/timeout_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X34Y43  u2/mac_test0/mac_top0/mac_tx0/udp0/check_out_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X34Y43  u2/mac_test0/mac_top0/mac_tx0/udp0/check_out_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X34Y42  u2/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X34Y42  u2/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X33Y44  u2/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X33Y44  u2/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X33Y44  u2/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X33Y44  u2/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  e3_rrxc
  To Clock:  e3_rrxc

Setup :            0  Failing Endpoints,  Worst Slack        1.249ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.249ns  (required time - arrival time)
  Source:                 u3/arbi_inst/pack_total_len_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/wait_cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rrxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rrxc rise@8.000ns - e3_rrxc rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 2.273ns (33.982%)  route 4.416ns (66.018%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns = ( 12.515 - 8.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.329    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.414 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.502     4.916    u3/arbi_inst/clk
    SLICE_X93Y24         FDCE                                         r  u3/arbi_inst/pack_total_len_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y24         FDCE (Prop_fdce_C_Q)         0.348     5.264 r  u3/arbi_inst/pack_total_len_reg[24]/Q
                         net (fo=7, routed)           0.855     6.119    u3/mac_test0/pack_total_len[6]
    SLICE_X91Y23         LUT6 (Prop_lut6_I1_O)        0.240     6.359 r  u3/mac_test0/next_state1_carry_i_2__7/O
                         net (fo=1, routed)           0.000     6.359    u3/mac_test0/next_state1_carry_i_2__7_n_0
    SLICE_X91Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.691 r  u3/mac_test0/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.691    u3/mac_test0/next_state1_carry_n_0
    SLICE_X91Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.789 r  u3/mac_test0/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.008     6.797    u3/mac_test0/next_state1_carry__0_n_0
    SLICE_X91Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.987 f  u3/mac_test0/next_state1_carry__1/CO[2]
                         net (fo=8, routed)           1.459     8.446    u3/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_3__7_0[0]
    SLICE_X37Y23         LUT6 (Prop_lut6_I5_O)        0.261     8.707 r  u3/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_6__4/O
                         net (fo=1, routed)           0.527     9.234    u3/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_6__4_n_0
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.105     9.339 r  u3/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_3__7/O
                         net (fo=1, routed)           0.000     9.339    u3/mac_test0/mac_top0_n_6
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.447     9.786 f  u3/mac_test0/wait_cnt2_inferred__0/i__carry/CO[2]
                         net (fo=32, routed)          1.567    11.353    u3/mac_test0/wait_cnt2
    SLICE_X91Y26         LUT3 (Prop_lut3_I0_O)        0.252    11.605 r  u3/mac_test0/wait_cnt[27]_i_1__1/O
                         net (fo=1, routed)           0.000    11.605    u3/mac_test0/wait_cnt[27]_i_1__1_n_0
    SLICE_X91Y26         FDCE                                         r  u3/mac_test0/wait_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rrxc rise edge)    8.000     8.000 r  
    W16                                               0.000     8.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         1.390     9.390 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.091    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.168 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.347    12.515    u3/mac_test0/e_gtxc
    SLICE_X91Y26         FDCE                                         r  u3/mac_test0/wait_cnt_reg[27]/C
                         clock pessimism              0.342    12.857    
                         clock uncertainty           -0.035    12.822    
    SLICE_X91Y26         FDCE (Setup_fdce_C_D)        0.032    12.854    u3/mac_test0/wait_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         12.854    
                         arrival time                         -11.605    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.251ns  (required time - arrival time)
  Source:                 u3/arbi_inst/pack_total_len_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/wait_cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rrxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rrxc rise@8.000ns - e3_rrxc rise@0.000ns)
  Data Path Delay:        6.688ns  (logic 2.273ns (33.987%)  route 4.415ns (66.013%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns = ( 12.515 - 8.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.329    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.414 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.502     4.916    u3/arbi_inst/clk
    SLICE_X93Y24         FDCE                                         r  u3/arbi_inst/pack_total_len_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y24         FDCE (Prop_fdce_C_Q)         0.348     5.264 r  u3/arbi_inst/pack_total_len_reg[24]/Q
                         net (fo=7, routed)           0.855     6.119    u3/mac_test0/pack_total_len[6]
    SLICE_X91Y23         LUT6 (Prop_lut6_I1_O)        0.240     6.359 r  u3/mac_test0/next_state1_carry_i_2__7/O
                         net (fo=1, routed)           0.000     6.359    u3/mac_test0/next_state1_carry_i_2__7_n_0
    SLICE_X91Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.691 r  u3/mac_test0/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.691    u3/mac_test0/next_state1_carry_n_0
    SLICE_X91Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.789 r  u3/mac_test0/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.008     6.797    u3/mac_test0/next_state1_carry__0_n_0
    SLICE_X91Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.987 f  u3/mac_test0/next_state1_carry__1/CO[2]
                         net (fo=8, routed)           1.459     8.446    u3/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_3__7_0[0]
    SLICE_X37Y23         LUT6 (Prop_lut6_I5_O)        0.261     8.707 r  u3/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_6__4/O
                         net (fo=1, routed)           0.527     9.234    u3/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_6__4_n_0
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.105     9.339 r  u3/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_3__7/O
                         net (fo=1, routed)           0.000     9.339    u3/mac_test0/mac_top0_n_6
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.447     9.786 f  u3/mac_test0/wait_cnt2_inferred__0/i__carry/CO[2]
                         net (fo=32, routed)          1.566    11.352    u3/mac_test0/wait_cnt2
    SLICE_X91Y26         LUT3 (Prop_lut3_I0_O)        0.252    11.604 r  u3/mac_test0/wait_cnt[28]_i_1__1/O
                         net (fo=1, routed)           0.000    11.604    u3/mac_test0/wait_cnt[28]_i_1__1_n_0
    SLICE_X91Y26         FDCE                                         r  u3/mac_test0/wait_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rrxc rise edge)    8.000     8.000 r  
    W16                                               0.000     8.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         1.390     9.390 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.091    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.168 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.347    12.515    u3/mac_test0/e_gtxc
    SLICE_X91Y26         FDCE                                         r  u3/mac_test0/wait_cnt_reg[28]/C
                         clock pessimism              0.342    12.857    
                         clock uncertainty           -0.035    12.822    
    SLICE_X91Y26         FDCE (Setup_fdce_C_D)        0.033    12.855    u3/mac_test0/wait_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                         -11.604    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.260ns  (required time - arrival time)
  Source:                 u3/arbi_inst/pack_total_len_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/wait_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rrxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rrxc rise@8.000ns - e3_rrxc rise@0.000ns)
  Data Path Delay:        6.678ns  (logic 2.273ns (34.037%)  route 4.405ns (65.963%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns = ( 12.517 - 8.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.329    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.414 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.502     4.916    u3/arbi_inst/clk
    SLICE_X93Y24         FDCE                                         r  u3/arbi_inst/pack_total_len_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y24         FDCE (Prop_fdce_C_Q)         0.348     5.264 r  u3/arbi_inst/pack_total_len_reg[24]/Q
                         net (fo=7, routed)           0.855     6.119    u3/mac_test0/pack_total_len[6]
    SLICE_X91Y23         LUT6 (Prop_lut6_I1_O)        0.240     6.359 r  u3/mac_test0/next_state1_carry_i_2__7/O
                         net (fo=1, routed)           0.000     6.359    u3/mac_test0/next_state1_carry_i_2__7_n_0
    SLICE_X91Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.691 r  u3/mac_test0/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.691    u3/mac_test0/next_state1_carry_n_0
    SLICE_X91Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.789 r  u3/mac_test0/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.008     6.797    u3/mac_test0/next_state1_carry__0_n_0
    SLICE_X91Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.987 f  u3/mac_test0/next_state1_carry__1/CO[2]
                         net (fo=8, routed)           1.459     8.446    u3/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_3__7_0[0]
    SLICE_X37Y23         LUT6 (Prop_lut6_I5_O)        0.261     8.707 r  u3/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_6__4/O
                         net (fo=1, routed)           0.527     9.234    u3/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_6__4_n_0
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.105     9.339 r  u3/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_3__7/O
                         net (fo=1, routed)           0.000     9.339    u3/mac_test0/mac_top0_n_6
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.447     9.786 f  u3/mac_test0/wait_cnt2_inferred__0/i__carry/CO[2]
                         net (fo=32, routed)          1.557    11.342    u3/mac_test0/wait_cnt2
    SLICE_X91Y27         LUT3 (Prop_lut3_I0_O)        0.252    11.594 r  u3/mac_test0/wait_cnt[0]_i_1__5/O
                         net (fo=1, routed)           0.000    11.594    u3/mac_test0/wait_cnt[0]_i_1__5_n_0
    SLICE_X91Y27         FDCE                                         r  u3/mac_test0/wait_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rrxc rise edge)    8.000     8.000 r  
    W16                                               0.000     8.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         1.390     9.390 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.091    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.168 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.349    12.517    u3/mac_test0/e_gtxc
    SLICE_X91Y27         FDCE                                         r  u3/mac_test0/wait_cnt_reg[0]/C
                         clock pessimism              0.342    12.859    
                         clock uncertainty           -0.035    12.824    
    SLICE_X91Y27         FDCE (Setup_fdce_C_D)        0.030    12.854    u3/mac_test0/wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.854    
                         arrival time                         -11.594    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.268ns  (required time - arrival time)
  Source:                 u3/arbi_inst/pack_total_len_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/wait_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rrxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rrxc rise@8.000ns - e3_rrxc rise@0.000ns)
  Data Path Delay:        6.672ns  (logic 2.273ns (34.068%)  route 4.399ns (65.932%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns = ( 12.517 - 8.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.329    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.414 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.502     4.916    u3/arbi_inst/clk
    SLICE_X93Y24         FDCE                                         r  u3/arbi_inst/pack_total_len_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y24         FDCE (Prop_fdce_C_Q)         0.348     5.264 r  u3/arbi_inst/pack_total_len_reg[24]/Q
                         net (fo=7, routed)           0.855     6.119    u3/mac_test0/pack_total_len[6]
    SLICE_X91Y23         LUT6 (Prop_lut6_I1_O)        0.240     6.359 r  u3/mac_test0/next_state1_carry_i_2__7/O
                         net (fo=1, routed)           0.000     6.359    u3/mac_test0/next_state1_carry_i_2__7_n_0
    SLICE_X91Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.691 r  u3/mac_test0/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.691    u3/mac_test0/next_state1_carry_n_0
    SLICE_X91Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.789 r  u3/mac_test0/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.008     6.797    u3/mac_test0/next_state1_carry__0_n_0
    SLICE_X91Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.987 f  u3/mac_test0/next_state1_carry__1/CO[2]
                         net (fo=8, routed)           1.459     8.446    u3/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_3__7_0[0]
    SLICE_X37Y23         LUT6 (Prop_lut6_I5_O)        0.261     8.707 r  u3/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_6__4/O
                         net (fo=1, routed)           0.527     9.234    u3/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_6__4_n_0
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.105     9.339 r  u3/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_3__7/O
                         net (fo=1, routed)           0.000     9.339    u3/mac_test0/mac_top0_n_6
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.447     9.786 f  u3/mac_test0/wait_cnt2_inferred__0/i__carry/CO[2]
                         net (fo=32, routed)          1.551    11.336    u3/mac_test0/wait_cnt2
    SLICE_X91Y27         LUT3 (Prop_lut3_I0_O)        0.252    11.588 r  u3/mac_test0/wait_cnt[11]_i_1__1/O
                         net (fo=1, routed)           0.000    11.588    u3/mac_test0/wait_cnt[11]_i_1__1_n_0
    SLICE_X91Y27         FDCE                                         r  u3/mac_test0/wait_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rrxc rise edge)    8.000     8.000 r  
    W16                                               0.000     8.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         1.390     9.390 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.091    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.168 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.349    12.517    u3/mac_test0/e_gtxc
    SLICE_X91Y27         FDCE                                         r  u3/mac_test0/wait_cnt_reg[11]/C
                         clock pessimism              0.342    12.859    
                         clock uncertainty           -0.035    12.824    
    SLICE_X91Y27         FDCE (Setup_fdce_C_D)        0.032    12.856    u3/mac_test0/wait_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         12.856    
                         arrival time                         -11.588    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.281ns  (required time - arrival time)
  Source:                 u3/arbi_inst/pack_total_len_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/wait_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rrxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rrxc rise@8.000ns - e3_rrxc rise@0.000ns)
  Data Path Delay:        6.694ns  (logic 2.278ns (34.032%)  route 4.416ns (65.968%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns = ( 12.515 - 8.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.329    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.414 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.502     4.916    u3/arbi_inst/clk
    SLICE_X93Y24         FDCE                                         r  u3/arbi_inst/pack_total_len_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y24         FDCE (Prop_fdce_C_Q)         0.348     5.264 r  u3/arbi_inst/pack_total_len_reg[24]/Q
                         net (fo=7, routed)           0.855     6.119    u3/mac_test0/pack_total_len[6]
    SLICE_X91Y23         LUT6 (Prop_lut6_I1_O)        0.240     6.359 r  u3/mac_test0/next_state1_carry_i_2__7/O
                         net (fo=1, routed)           0.000     6.359    u3/mac_test0/next_state1_carry_i_2__7_n_0
    SLICE_X91Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.691 r  u3/mac_test0/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.691    u3/mac_test0/next_state1_carry_n_0
    SLICE_X91Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.789 r  u3/mac_test0/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.008     6.797    u3/mac_test0/next_state1_carry__0_n_0
    SLICE_X91Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.987 f  u3/mac_test0/next_state1_carry__1/CO[2]
                         net (fo=8, routed)           1.459     8.446    u3/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_3__7_0[0]
    SLICE_X37Y23         LUT6 (Prop_lut6_I5_O)        0.261     8.707 r  u3/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_6__4/O
                         net (fo=1, routed)           0.527     9.234    u3/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_6__4_n_0
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.105     9.339 r  u3/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_3__7/O
                         net (fo=1, routed)           0.000     9.339    u3/mac_test0/mac_top0_n_6
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.447     9.786 f  u3/mac_test0/wait_cnt2_inferred__0/i__carry/CO[2]
                         net (fo=32, routed)          1.567    11.353    u3/mac_test0/wait_cnt2
    SLICE_X91Y26         LUT3 (Prop_lut3_I0_O)        0.257    11.610 r  u3/mac_test0/wait_cnt[6]_i_1__1/O
                         net (fo=1, routed)           0.000    11.610    u3/mac_test0/wait_cnt[6]_i_1__1_n_0
    SLICE_X91Y26         FDCE                                         r  u3/mac_test0/wait_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rrxc rise edge)    8.000     8.000 r  
    W16                                               0.000     8.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         1.390     9.390 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.091    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.168 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.347    12.515    u3/mac_test0/e_gtxc
    SLICE_X91Y26         FDCE                                         r  u3/mac_test0/wait_cnt_reg[6]/C
                         clock pessimism              0.342    12.857    
                         clock uncertainty           -0.035    12.822    
    SLICE_X91Y26         FDCE (Setup_fdce_C_D)        0.069    12.891    u3/mac_test0/wait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.891    
                         arrival time                         -11.610    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 u3/arbi_inst/pack_total_len_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/wait_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rrxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rrxc rise@8.000ns - e3_rrxc rise@0.000ns)
  Data Path Delay:        6.690ns  (logic 2.275ns (34.007%)  route 4.415ns (65.993%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns = ( 12.515 - 8.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.329    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.414 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.502     4.916    u3/arbi_inst/clk
    SLICE_X93Y24         FDCE                                         r  u3/arbi_inst/pack_total_len_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y24         FDCE (Prop_fdce_C_Q)         0.348     5.264 r  u3/arbi_inst/pack_total_len_reg[24]/Q
                         net (fo=7, routed)           0.855     6.119    u3/mac_test0/pack_total_len[6]
    SLICE_X91Y23         LUT6 (Prop_lut6_I1_O)        0.240     6.359 r  u3/mac_test0/next_state1_carry_i_2__7/O
                         net (fo=1, routed)           0.000     6.359    u3/mac_test0/next_state1_carry_i_2__7_n_0
    SLICE_X91Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.691 r  u3/mac_test0/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.691    u3/mac_test0/next_state1_carry_n_0
    SLICE_X91Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.789 r  u3/mac_test0/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.008     6.797    u3/mac_test0/next_state1_carry__0_n_0
    SLICE_X91Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.987 f  u3/mac_test0/next_state1_carry__1/CO[2]
                         net (fo=8, routed)           1.459     8.446    u3/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_3__7_0[0]
    SLICE_X37Y23         LUT6 (Prop_lut6_I5_O)        0.261     8.707 r  u3/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_6__4/O
                         net (fo=1, routed)           0.527     9.234    u3/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_6__4_n_0
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.105     9.339 r  u3/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_3__7/O
                         net (fo=1, routed)           0.000     9.339    u3/mac_test0/mac_top0_n_6
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.447     9.786 f  u3/mac_test0/wait_cnt2_inferred__0/i__carry/CO[2]
                         net (fo=32, routed)          1.566    11.352    u3/mac_test0/wait_cnt2
    SLICE_X91Y26         LUT3 (Prop_lut3_I0_O)        0.254    11.606 r  u3/mac_test0/wait_cnt[2]_i_1__5/O
                         net (fo=1, routed)           0.000    11.606    u3/mac_test0/wait_cnt[2]_i_1__5_n_0
    SLICE_X91Y26         FDCE                                         r  u3/mac_test0/wait_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rrxc rise edge)    8.000     8.000 r  
    W16                                               0.000     8.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         1.390     9.390 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.091    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.168 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.347    12.515    u3/mac_test0/e_gtxc
    SLICE_X91Y26         FDCE                                         r  u3/mac_test0/wait_cnt_reg[2]/C
                         clock pessimism              0.342    12.857    
                         clock uncertainty           -0.035    12.822    
    SLICE_X91Y26         FDCE (Setup_fdce_C_D)        0.069    12.891    u3/mac_test0/wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.891    
                         arrival time                         -11.606    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.296ns  (required time - arrival time)
  Source:                 u3/arbi_inst/pack_total_len_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/wait_cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rrxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rrxc rise@8.000ns - e3_rrxc rise@0.000ns)
  Data Path Delay:        6.681ns  (logic 2.276ns (34.067%)  route 4.405ns (65.933%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns = ( 12.517 - 8.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.329    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.414 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.502     4.916    u3/arbi_inst/clk
    SLICE_X93Y24         FDCE                                         r  u3/arbi_inst/pack_total_len_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y24         FDCE (Prop_fdce_C_Q)         0.348     5.264 r  u3/arbi_inst/pack_total_len_reg[24]/Q
                         net (fo=7, routed)           0.855     6.119    u3/mac_test0/pack_total_len[6]
    SLICE_X91Y23         LUT6 (Prop_lut6_I1_O)        0.240     6.359 r  u3/mac_test0/next_state1_carry_i_2__7/O
                         net (fo=1, routed)           0.000     6.359    u3/mac_test0/next_state1_carry_i_2__7_n_0
    SLICE_X91Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.691 r  u3/mac_test0/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.691    u3/mac_test0/next_state1_carry_n_0
    SLICE_X91Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.789 r  u3/mac_test0/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.008     6.797    u3/mac_test0/next_state1_carry__0_n_0
    SLICE_X91Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.987 f  u3/mac_test0/next_state1_carry__1/CO[2]
                         net (fo=8, routed)           1.459     8.446    u3/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_3__7_0[0]
    SLICE_X37Y23         LUT6 (Prop_lut6_I5_O)        0.261     8.707 r  u3/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_6__4/O
                         net (fo=1, routed)           0.527     9.234    u3/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_6__4_n_0
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.105     9.339 r  u3/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_3__7/O
                         net (fo=1, routed)           0.000     9.339    u3/mac_test0/mac_top0_n_6
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.447     9.786 f  u3/mac_test0/wait_cnt2_inferred__0/i__carry/CO[2]
                         net (fo=32, routed)          1.557    11.342    u3/mac_test0/wait_cnt2
    SLICE_X91Y27         LUT3 (Prop_lut3_I0_O)        0.255    11.597 r  u3/mac_test0/wait_cnt[31]_i_1__1/O
                         net (fo=1, routed)           0.000    11.597    u3/mac_test0/wait_cnt[31]_i_1__1_n_0
    SLICE_X91Y27         FDCE                                         r  u3/mac_test0/wait_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rrxc rise edge)    8.000     8.000 r  
    W16                                               0.000     8.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         1.390     9.390 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.091    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.168 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.349    12.517    u3/mac_test0/e_gtxc
    SLICE_X91Y27         FDCE                                         r  u3/mac_test0/wait_cnt_reg[31]/C
                         clock pessimism              0.342    12.859    
                         clock uncertainty           -0.035    12.824    
    SLICE_X91Y27         FDCE (Setup_fdce_C_D)        0.069    12.893    u3/mac_test0/wait_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         12.893    
                         arrival time                         -11.597    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             1.302ns  (required time - arrival time)
  Source:                 u3/arbi_inst/pack_total_len_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/wait_cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rrxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rrxc rise@8.000ns - e3_rrxc rise@0.000ns)
  Data Path Delay:        6.675ns  (logic 2.276ns (34.098%)  route 4.399ns (65.902%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns = ( 12.517 - 8.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.329    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.414 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.502     4.916    u3/arbi_inst/clk
    SLICE_X93Y24         FDCE                                         r  u3/arbi_inst/pack_total_len_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y24         FDCE (Prop_fdce_C_Q)         0.348     5.264 r  u3/arbi_inst/pack_total_len_reg[24]/Q
                         net (fo=7, routed)           0.855     6.119    u3/mac_test0/pack_total_len[6]
    SLICE_X91Y23         LUT6 (Prop_lut6_I1_O)        0.240     6.359 r  u3/mac_test0/next_state1_carry_i_2__7/O
                         net (fo=1, routed)           0.000     6.359    u3/mac_test0/next_state1_carry_i_2__7_n_0
    SLICE_X91Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.691 r  u3/mac_test0/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.691    u3/mac_test0/next_state1_carry_n_0
    SLICE_X91Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.789 r  u3/mac_test0/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.008     6.797    u3/mac_test0/next_state1_carry__0_n_0
    SLICE_X91Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.987 f  u3/mac_test0/next_state1_carry__1/CO[2]
                         net (fo=8, routed)           1.459     8.446    u3/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_3__7_0[0]
    SLICE_X37Y23         LUT6 (Prop_lut6_I5_O)        0.261     8.707 r  u3/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_6__4/O
                         net (fo=1, routed)           0.527     9.234    u3/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_6__4_n_0
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.105     9.339 r  u3/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_3__7/O
                         net (fo=1, routed)           0.000     9.339    u3/mac_test0/mac_top0_n_6
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.447     9.786 f  u3/mac_test0/wait_cnt2_inferred__0/i__carry/CO[2]
                         net (fo=32, routed)          1.551    11.336    u3/mac_test0/wait_cnt2
    SLICE_X91Y27         LUT3 (Prop_lut3_I0_O)        0.255    11.591 r  u3/mac_test0/wait_cnt[26]_i_1__1/O
                         net (fo=1, routed)           0.000    11.591    u3/mac_test0/wait_cnt[26]_i_1__1_n_0
    SLICE_X91Y27         FDCE                                         r  u3/mac_test0/wait_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rrxc rise edge)    8.000     8.000 r  
    W16                                               0.000     8.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         1.390     9.390 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.091    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.168 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.349    12.517    u3/mac_test0/e_gtxc
    SLICE_X91Y27         FDCE                                         r  u3/mac_test0/wait_cnt_reg[26]/C
                         clock pessimism              0.342    12.859    
                         clock uncertainty           -0.035    12.824    
    SLICE_X91Y27         FDCE (Setup_fdce_C_D)        0.069    12.893    u3/mac_test0/wait_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         12.893    
                         arrival time                         -11.591    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.306ns  (required time - arrival time)
  Source:                 u3/arbi_inst/pack_total_len_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/wait_cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rrxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rrxc rise@8.000ns - e3_rrxc rise@0.000ns)
  Data Path Delay:        6.631ns  (logic 2.273ns (34.276%)  route 4.358ns (65.724%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns = ( 12.515 - 8.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.329    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.414 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.502     4.916    u3/arbi_inst/clk
    SLICE_X93Y24         FDCE                                         r  u3/arbi_inst/pack_total_len_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y24         FDCE (Prop_fdce_C_Q)         0.348     5.264 r  u3/arbi_inst/pack_total_len_reg[24]/Q
                         net (fo=7, routed)           0.855     6.119    u3/mac_test0/pack_total_len[6]
    SLICE_X91Y23         LUT6 (Prop_lut6_I1_O)        0.240     6.359 r  u3/mac_test0/next_state1_carry_i_2__7/O
                         net (fo=1, routed)           0.000     6.359    u3/mac_test0/next_state1_carry_i_2__7_n_0
    SLICE_X91Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.691 r  u3/mac_test0/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.691    u3/mac_test0/next_state1_carry_n_0
    SLICE_X91Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.789 r  u3/mac_test0/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.008     6.797    u3/mac_test0/next_state1_carry__0_n_0
    SLICE_X91Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.987 f  u3/mac_test0/next_state1_carry__1/CO[2]
                         net (fo=8, routed)           1.459     8.446    u3/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_3__7_0[0]
    SLICE_X37Y23         LUT6 (Prop_lut6_I5_O)        0.261     8.707 r  u3/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_6__4/O
                         net (fo=1, routed)           0.527     9.234    u3/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_6__4_n_0
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.105     9.339 r  u3/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_3__7/O
                         net (fo=1, routed)           0.000     9.339    u3/mac_test0/mac_top0_n_6
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.447     9.786 f  u3/mac_test0/wait_cnt2_inferred__0/i__carry/CO[2]
                         net (fo=32, routed)          1.510    11.296    u3/mac_test0/wait_cnt2
    SLICE_X91Y26         LUT3 (Prop_lut3_I0_O)        0.252    11.548 r  u3/mac_test0/wait_cnt[25]_i_1__1/O
                         net (fo=1, routed)           0.000    11.548    u3/mac_test0/wait_cnt[25]_i_1__1_n_0
    SLICE_X91Y26         FDCE                                         r  u3/mac_test0/wait_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rrxc rise edge)    8.000     8.000 r  
    W16                                               0.000     8.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         1.390     9.390 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.091    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.168 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.347    12.515    u3/mac_test0/e_gtxc
    SLICE_X91Y26         FDCE                                         r  u3/mac_test0/wait_cnt_reg[25]/C
                         clock pessimism              0.342    12.857    
                         clock uncertainty           -0.035    12.822    
    SLICE_X91Y26         FDCE (Setup_fdce_C_D)        0.032    12.854    u3/mac_test0/wait_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         12.854    
                         arrival time                         -11.548    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 u3/arbi_inst/pack_total_len_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/wait_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rrxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rrxc rise@8.000ns - e3_rrxc rise@0.000ns)
  Data Path Delay:        6.627ns  (logic 2.273ns (34.297%)  route 4.354ns (65.703%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns = ( 12.515 - 8.000 ) 
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.329    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.414 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.502     4.916    u3/arbi_inst/clk
    SLICE_X93Y24         FDCE                                         r  u3/arbi_inst/pack_total_len_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y24         FDCE (Prop_fdce_C_Q)         0.348     5.264 r  u3/arbi_inst/pack_total_len_reg[24]/Q
                         net (fo=7, routed)           0.855     6.119    u3/mac_test0/pack_total_len[6]
    SLICE_X91Y23         LUT6 (Prop_lut6_I1_O)        0.240     6.359 r  u3/mac_test0/next_state1_carry_i_2__7/O
                         net (fo=1, routed)           0.000     6.359    u3/mac_test0/next_state1_carry_i_2__7_n_0
    SLICE_X91Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.691 r  u3/mac_test0/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.691    u3/mac_test0/next_state1_carry_n_0
    SLICE_X91Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.789 r  u3/mac_test0/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.008     6.797    u3/mac_test0/next_state1_carry__0_n_0
    SLICE_X91Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.987 f  u3/mac_test0/next_state1_carry__1/CO[2]
                         net (fo=8, routed)           1.459     8.446    u3/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_3__7_0[0]
    SLICE_X37Y23         LUT6 (Prop_lut6_I5_O)        0.261     8.707 r  u3/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_6__4/O
                         net (fo=1, routed)           0.527     9.234    u3/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_6__4_n_0
    SLICE_X38Y23         LUT4 (Prop_lut4_I0_O)        0.105     9.339 r  u3/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_3__7/O
                         net (fo=1, routed)           0.000     9.339    u3/mac_test0/mac_top0_n_6
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.447     9.786 f  u3/mac_test0/wait_cnt2_inferred__0/i__carry/CO[2]
                         net (fo=32, routed)          1.506    11.292    u3/mac_test0/wait_cnt2
    SLICE_X91Y26         LUT3 (Prop_lut3_I0_O)        0.252    11.544 r  u3/mac_test0/wait_cnt[12]_i_1__1/O
                         net (fo=1, routed)           0.000    11.544    u3/mac_test0/wait_cnt[12]_i_1__1_n_0
    SLICE_X91Y26         FDCE                                         r  u3/mac_test0/wait_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock e3_rrxc rise edge)    8.000     8.000 r  
    W16                                               0.000     8.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         1.390     9.390 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.091    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.168 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.347    12.515    u3/mac_test0/e_gtxc
    SLICE_X91Y26         FDCE                                         r  u3/mac_test0/wait_cnt_reg[12]/C
                         clock pessimism              0.342    12.857    
                         clock uncertainty           -0.035    12.822    
    SLICE_X91Y26         FDCE (Setup_fdce_C_D)        0.030    12.852    u3/mac_test0/wait_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                         -11.544    
  -------------------------------------------------------------------
                         slack                                  1.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u3/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rrxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rrxc rise@0.000ns - e3_rrxc rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.187%)  route 0.113ns (40.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         0.293     0.293 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.967    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.605     1.597    u3/arbi_inst/tx_buffer_inst/clk
    SLICE_X90Y16         FDCE                                         r  u3/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y16         FDCE (Prop_fdce_C_Q)         0.164     1.761 r  u3/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[9]/Q
                         net (fo=2, routed)           0.113     1.874    u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[9]
    RAMB18_X4Y6          RAMB18E1                                     r  u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         0.481     0.481 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.212    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.241 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.911     2.152    u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y6          RAMB18E1                                     r  u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.502     1.650    
    RAMB18_X4Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.155     1.805    u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u3/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rrxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rrxc rise@0.000ns - e3_rrxc rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.187%)  route 0.113ns (40.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         0.293     0.293 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.967    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.605     1.597    u3/arbi_inst/tx_buffer_inst/clk
    SLICE_X90Y16         FDCE                                         r  u3/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y16         FDCE (Prop_fdce_C_Q)         0.164     1.761 r  u3/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[10]/Q
                         net (fo=2, routed)           0.113     1.874    u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[10]
    RAMB18_X4Y6          RAMB18E1                                     r  u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         0.481     0.481 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.212    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.241 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.911     2.152    u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y6          RAMB18E1                                     r  u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.502     1.650    
    RAMB18_X4Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.155     1.805    u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u3/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rrxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rrxc rise@0.000ns - e3_rrxc rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.187%)  route 0.113ns (40.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         0.293     0.293 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.967    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.605     1.597    u3/arbi_inst/tx_buffer_inst/clk
    SLICE_X90Y16         FDCE                                         r  u3/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y16         FDCE (Prop_fdce_C_Q)         0.164     1.761 r  u3/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[11]/Q
                         net (fo=2, routed)           0.113     1.874    u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[11]
    RAMB18_X4Y6          RAMB18E1                                     r  u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         0.481     0.481 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.212    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.241 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.911     2.152    u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y6          RAMB18E1                                     r  u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.502     1.650    
    RAMB18_X4Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                      0.155     1.805    u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u3/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rrxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rrxc rise@0.000ns - e3_rrxc rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.187%)  route 0.113ns (40.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         0.293     0.293 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.967    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.606     1.598    u3/arbi_inst/tx_buffer_inst/clk
    SLICE_X90Y14         FDCE                                         r  u3/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y14         FDCE (Prop_fdce_C_Q)         0.164     1.762 r  u3/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[1]/Q
                         net (fo=2, routed)           0.113     1.875    u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB18_X4Y6          RAMB18E1                                     r  u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         0.481     0.481 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.212    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.241 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.911     2.152    u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y6          RAMB18E1                                     r  u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.502     1.650    
    RAMB18_X4Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155     1.805    u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u3/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rrxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rrxc rise@0.000ns - e3_rrxc rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.826%)  route 0.115ns (41.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         0.293     0.293 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.967    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.606     1.598    u3/arbi_inst/tx_buffer_inst/clk
    SLICE_X90Y15         FDCE                                         r  u3/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y15         FDCE (Prop_fdce_C_Q)         0.164     1.762 r  u3/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[6]/Q
                         net (fo=2, routed)           0.115     1.877    u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB18_X4Y6          RAMB18E1                                     r  u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         0.481     0.481 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.212    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.241 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.911     2.152    u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y6          RAMB18E1                                     r  u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.502     1.650    
    RAMB18_X4Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[10])
                                                      0.155     1.805    u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u3/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rrxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rrxc rise@0.000ns - e3_rrxc rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.826%)  route 0.115ns (41.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         0.293     0.293 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.967    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.606     1.598    u3/arbi_inst/tx_buffer_inst/clk
    SLICE_X90Y15         FDCE                                         r  u3/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y15         FDCE (Prop_fdce_C_Q)         0.164     1.762 r  u3/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[7]/Q
                         net (fo=2, routed)           0.115     1.877    u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB18_X4Y6          RAMB18E1                                     r  u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         0.481     0.481 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.212    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.241 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.911     2.152    u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y6          RAMB18E1                                     r  u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.502     1.650    
    RAMB18_X4Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[11])
                                                      0.155     1.805    u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u3/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rrxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rrxc rise@0.000ns - e3_rrxc rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.826%)  route 0.115ns (41.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         0.293     0.293 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.967    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.606     1.598    u3/arbi_inst/tx_buffer_inst/clk
    SLICE_X90Y15         FDCE                                         r  u3/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y15         FDCE (Prop_fdce_C_Q)         0.164     1.762 r  u3/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[4]/Q
                         net (fo=2, routed)           0.115     1.877    u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X4Y6          RAMB18E1                                     r  u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         0.481     0.481 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.212    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.241 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.911     2.152    u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y6          RAMB18E1                                     r  u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.502     1.650    
    RAMB18_X4Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.155     1.805    u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u3/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rrxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rrxc rise@0.000ns - e3_rrxc rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.826%)  route 0.115ns (41.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         0.293     0.293 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.967    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.606     1.598    u3/arbi_inst/tx_buffer_inst/clk
    SLICE_X90Y15         FDCE                                         r  u3/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y15         FDCE (Prop_fdce_C_Q)         0.164     1.762 r  u3/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[5]/Q
                         net (fo=2, routed)           0.115     1.877    u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X4Y6          RAMB18E1                                     r  u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         0.481     0.481 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.212    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.241 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.911     2.152    u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y6          RAMB18E1                                     r  u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.502     1.650    
    RAMB18_X4Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[9])
                                                      0.155     1.805    u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u3/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rrxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rrxc rise@0.000ns - e3_rrxc rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.763%)  route 0.115ns (41.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         0.293     0.293 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.967    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.606     1.598    u3/arbi_inst/tx_buffer_inst/clk
    SLICE_X90Y14         FDCE                                         r  u3/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y14         FDCE (Prop_fdce_C_Q)         0.164     1.762 r  u3/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[2]/Q
                         net (fo=2, routed)           0.115     1.877    u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB18_X4Y6          RAMB18E1                                     r  u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         0.481     0.481 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.212    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.241 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.911     2.152    u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y6          RAMB18E1                                     r  u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.502     1.650    
    RAMB18_X4Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[2])
                                                      0.155     1.805    u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u3/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e3_rrxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rrxc rise@0.000ns - e3_rrxc rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.763%)  route 0.115ns (41.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         0.293     0.293 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.967    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.606     1.598    u3/arbi_inst/tx_buffer_inst/clk
    SLICE_X90Y14         FDCE                                         r  u3/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y14         FDCE (Prop_fdce_C_Q)         0.164     1.762 r  u3/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[3]/Q
                         net (fo=2, routed)           0.115     1.877    u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB18_X4Y6          RAMB18E1                                     r  u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         0.481     0.481 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.212    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.241 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.911     2.152    u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y6          RAMB18E1                                     r  u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.502     1.650    
    RAMB18_X4Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[3])
                                                      0.155     1.805    u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         e3_rrxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { e3_rrxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X3Y10  u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X3Y10  u3/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X5Y6   u3/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X5Y6   u3/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X4Y6   u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X4Y6   u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X1Y4   u3/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X1Y4   u3/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X4Y2   u3/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X4Y2   u3/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X51Y28  u3/mac_test0/mac_top0/icmp0/icmp_rx_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X51Y28  u3/mac_test0/mac_top0/icmp0/icmp_rx_cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X51Y27  u3/mac_test0/mac_top0/icmp0/icmp_rx_cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X51Y27  u3/mac_test0/mac_top0/icmp0/icmp_rx_cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X51Y27  u3/mac_test0/mac_top0/icmp0/icmp_rx_cnt_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X51Y27  u3/mac_test0/mac_top0/icmp0/icmp_rx_cnt_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X51Y28  u3/mac_test0/mac_top0/icmp0/icmp_rx_cnt_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X51Y28  u3/mac_test0/mac_top0/icmp0/icmp_rx_cnt_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X52Y21  u3/mac_test0/mac_top0/mac_rx0/udp0/ram_write_addr_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X53Y28  u3/mac_test0/mac_top0/icmp0/state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X49Y35  u3/mac_test0/mac_top0/icmp0/checksum_tmp_reg[28]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X49Y35  u3/mac_test0/mac_top0/icmp0/checksum_tmp_reg[29]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X46Y36  u3/mac_test0/mac_top0/icmp0/checksum_tmp_reg[30]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X46Y36  u3/mac_test0/mac_top0/icmp0/checksum_tmp_reg[31]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X74Y26  u3/mac_test0/mac_top0/mac_rx0/mac0/timeout_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X91Y16  u3/arbi_inst/e_rxd_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X91Y16  u3/arbi_inst/e_rxd_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X44Y31  u3/mac_test0/mac_top0/icmp0/checksum_tmp_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X44Y31  u3/mac_test0/mac_top0/icmp0/checksum_tmp_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X50Y30  u3/mac_test0/mac_top0/icmp0/icmp_code_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  e4_rrxc
  To Clock:  e4_rrxc

Setup :            0  Failing Endpoints,  Worst Slack        1.114ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.114ns  (required time - arrival time)
  Source:                 u4/mac_test0/wait_cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/wait_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rrxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rrxc rise@8.000ns - e4_rrxc rise@0.000ns)
  Data Path Delay:        6.824ns  (logic 2.149ns (31.494%)  route 4.675ns (68.506%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 12.491 - 8.000 ) 
    Source Clock Delay      (SCD):    4.892ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         1.415     1.415 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.288    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.373 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.519     4.892    u4/mac_test0/e_gtxc
    SLICE_X103Y11        FDCE                                         r  u4/mac_test0/wait_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y11        FDCE (Prop_fdce_C_Q)         0.348     5.240 r  u4/mac_test0/wait_cnt_reg[21]/Q
                         net (fo=2, routed)           0.918     6.158    u4/mac_test0/wait_cnt[21]
    SLICE_X104Y9         LUT4 (Prop_lut4_I0_O)        0.240     6.398 r  u4/mac_test0/next_state1_carry__0_i_1__10/O
                         net (fo=1, routed)           0.000     6.398    u4/mac_test0/next_state1_carry__0_i_1__10_n_0
    SLICE_X104Y9         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     6.712 r  u4/mac_test0/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.712    u4/mac_test0/next_state1_carry__0_n_0
    SLICE_X104Y10        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     6.903 r  u4/mac_test0/next_state1_carry__1/CO[2]
                         net (fo=8, routed)           1.537     8.440    u4/mac_test0/mac_top0/cache0/state_reg[8][0]
    SLICE_X47Y11         LUT6 (Prop_lut6_I3_O)        0.252     8.692 r  u4/mac_test0/mac_top0/cache0/state[1]_i_2__14/O
                         net (fo=2, routed)           0.482     9.174    u4/mac_test0/mac_top0/mac_tx0/mac0/wait_cnt2_inferred__0/i__carry
    SLICE_X46Y10         LUT4 (Prop_lut4_I2_O)        0.105     9.279 r  u4/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_3__10/O
                         net (fo=1, routed)           0.000     9.279    u4/mac_test0/mac_top0_n_6
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.447     9.726 f  u4/mac_test0/wait_cnt2_inferred__0/i__carry/CO[2]
                         net (fo=32, routed)          1.737    11.464    u4/mac_test0/wait_cnt2
    SLICE_X105Y9         LUT3 (Prop_lut3_I0_O)        0.252    11.716 r  u4/mac_test0/wait_cnt[16]_i_1__2/O
                         net (fo=1, routed)           0.000    11.716    u4/mac_test0/wait_cnt[16]_i_1__2_n_0
    SLICE_X105Y9         FDCE                                         r  u4/mac_test0/wait_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rrxc rise edge)    8.000     8.000 r  
    W17                                               0.000     8.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         1.349     9.349 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.050    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.127 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.364    12.491    u4/mac_test0/e_gtxc
    SLICE_X105Y9         FDCE                                         r  u4/mac_test0/wait_cnt_reg[16]/C
                         clock pessimism              0.342    12.833    
                         clock uncertainty           -0.035    12.798    
    SLICE_X105Y9         FDCE (Setup_fdce_C_D)        0.032    12.830    u4/mac_test0/wait_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                         -11.716    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.116ns  (required time - arrival time)
  Source:                 u4/mac_test0/wait_cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/wait_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rrxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rrxc rise@8.000ns - e4_rrxc rise@0.000ns)
  Data Path Delay:        6.820ns  (logic 2.149ns (31.512%)  route 4.671ns (68.488%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 12.491 - 8.000 ) 
    Source Clock Delay      (SCD):    4.892ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         1.415     1.415 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.288    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.373 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.519     4.892    u4/mac_test0/e_gtxc
    SLICE_X103Y11        FDCE                                         r  u4/mac_test0/wait_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y11        FDCE (Prop_fdce_C_Q)         0.348     5.240 r  u4/mac_test0/wait_cnt_reg[21]/Q
                         net (fo=2, routed)           0.918     6.158    u4/mac_test0/wait_cnt[21]
    SLICE_X104Y9         LUT4 (Prop_lut4_I0_O)        0.240     6.398 r  u4/mac_test0/next_state1_carry__0_i_1__10/O
                         net (fo=1, routed)           0.000     6.398    u4/mac_test0/next_state1_carry__0_i_1__10_n_0
    SLICE_X104Y9         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     6.712 r  u4/mac_test0/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.712    u4/mac_test0/next_state1_carry__0_n_0
    SLICE_X104Y10        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     6.903 r  u4/mac_test0/next_state1_carry__1/CO[2]
                         net (fo=8, routed)           1.537     8.440    u4/mac_test0/mac_top0/cache0/state_reg[8][0]
    SLICE_X47Y11         LUT6 (Prop_lut6_I3_O)        0.252     8.692 r  u4/mac_test0/mac_top0/cache0/state[1]_i_2__14/O
                         net (fo=2, routed)           0.482     9.174    u4/mac_test0/mac_top0/mac_tx0/mac0/wait_cnt2_inferred__0/i__carry
    SLICE_X46Y10         LUT4 (Prop_lut4_I2_O)        0.105     9.279 r  u4/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_3__10/O
                         net (fo=1, routed)           0.000     9.279    u4/mac_test0/mac_top0_n_6
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.447     9.726 f  u4/mac_test0/wait_cnt2_inferred__0/i__carry/CO[2]
                         net (fo=32, routed)          1.733    11.460    u4/mac_test0/wait_cnt2
    SLICE_X105Y9         LUT3 (Prop_lut3_I0_O)        0.252    11.712 r  u4/mac_test0/wait_cnt[13]_i_1__2/O
                         net (fo=1, routed)           0.000    11.712    u4/mac_test0/wait_cnt[13]_i_1__2_n_0
    SLICE_X105Y9         FDCE                                         r  u4/mac_test0/wait_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rrxc rise edge)    8.000     8.000 r  
    W17                                               0.000     8.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         1.349     9.349 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.050    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.127 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.364    12.491    u4/mac_test0/e_gtxc
    SLICE_X105Y9         FDCE                                         r  u4/mac_test0/wait_cnt_reg[13]/C
                         clock pessimism              0.342    12.833    
                         clock uncertainty           -0.035    12.798    
    SLICE_X105Y9         FDCE (Setup_fdce_C_D)        0.030    12.828    u4/mac_test0/wait_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         12.828    
                         arrival time                         -11.712    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.148ns  (required time - arrival time)
  Source:                 u4/mac_test0/wait_cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/wait_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rrxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rrxc rise@8.000ns - e4_rrxc rise@0.000ns)
  Data Path Delay:        6.827ns  (logic 2.152ns (31.524%)  route 4.675ns (68.476%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 12.491 - 8.000 ) 
    Source Clock Delay      (SCD):    4.892ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         1.415     1.415 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.288    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.373 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.519     4.892    u4/mac_test0/e_gtxc
    SLICE_X103Y11        FDCE                                         r  u4/mac_test0/wait_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y11        FDCE (Prop_fdce_C_Q)         0.348     5.240 r  u4/mac_test0/wait_cnt_reg[21]/Q
                         net (fo=2, routed)           0.918     6.158    u4/mac_test0/wait_cnt[21]
    SLICE_X104Y9         LUT4 (Prop_lut4_I0_O)        0.240     6.398 r  u4/mac_test0/next_state1_carry__0_i_1__10/O
                         net (fo=1, routed)           0.000     6.398    u4/mac_test0/next_state1_carry__0_i_1__10_n_0
    SLICE_X104Y9         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     6.712 r  u4/mac_test0/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.712    u4/mac_test0/next_state1_carry__0_n_0
    SLICE_X104Y10        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     6.903 r  u4/mac_test0/next_state1_carry__1/CO[2]
                         net (fo=8, routed)           1.537     8.440    u4/mac_test0/mac_top0/cache0/state_reg[8][0]
    SLICE_X47Y11         LUT6 (Prop_lut6_I3_O)        0.252     8.692 r  u4/mac_test0/mac_top0/cache0/state[1]_i_2__14/O
                         net (fo=2, routed)           0.482     9.174    u4/mac_test0/mac_top0/mac_tx0/mac0/wait_cnt2_inferred__0/i__carry
    SLICE_X46Y10         LUT4 (Prop_lut4_I2_O)        0.105     9.279 r  u4/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_3__10/O
                         net (fo=1, routed)           0.000     9.279    u4/mac_test0/mac_top0_n_6
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.447     9.726 f  u4/mac_test0/wait_cnt2_inferred__0/i__carry/CO[2]
                         net (fo=32, routed)          1.737    11.464    u4/mac_test0/wait_cnt2
    SLICE_X105Y9         LUT3 (Prop_lut3_I0_O)        0.255    11.719 r  u4/mac_test0/wait_cnt[22]_i_1__2/O
                         net (fo=1, routed)           0.000    11.719    u4/mac_test0/wait_cnt[22]_i_1__2_n_0
    SLICE_X105Y9         FDCE                                         r  u4/mac_test0/wait_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rrxc rise edge)    8.000     8.000 r  
    W17                                               0.000     8.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         1.349     9.349 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.050    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.127 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.364    12.491    u4/mac_test0/e_gtxc
    SLICE_X105Y9         FDCE                                         r  u4/mac_test0/wait_cnt_reg[22]/C
                         clock pessimism              0.342    12.833    
                         clock uncertainty           -0.035    12.798    
    SLICE_X105Y9         FDCE (Setup_fdce_C_D)        0.069    12.867    u4/mac_test0/wait_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         12.867    
                         arrival time                         -11.719    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.152ns  (required time - arrival time)
  Source:                 u4/mac_test0/wait_cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/wait_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rrxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rrxc rise@8.000ns - e4_rrxc rise@0.000ns)
  Data Path Delay:        6.823ns  (logic 2.152ns (31.543%)  route 4.671ns (68.458%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 12.491 - 8.000 ) 
    Source Clock Delay      (SCD):    4.892ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         1.415     1.415 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.288    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.373 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.519     4.892    u4/mac_test0/e_gtxc
    SLICE_X103Y11        FDCE                                         r  u4/mac_test0/wait_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y11        FDCE (Prop_fdce_C_Q)         0.348     5.240 r  u4/mac_test0/wait_cnt_reg[21]/Q
                         net (fo=2, routed)           0.918     6.158    u4/mac_test0/wait_cnt[21]
    SLICE_X104Y9         LUT4 (Prop_lut4_I0_O)        0.240     6.398 r  u4/mac_test0/next_state1_carry__0_i_1__10/O
                         net (fo=1, routed)           0.000     6.398    u4/mac_test0/next_state1_carry__0_i_1__10_n_0
    SLICE_X104Y9         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     6.712 r  u4/mac_test0/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.712    u4/mac_test0/next_state1_carry__0_n_0
    SLICE_X104Y10        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     6.903 r  u4/mac_test0/next_state1_carry__1/CO[2]
                         net (fo=8, routed)           1.537     8.440    u4/mac_test0/mac_top0/cache0/state_reg[8][0]
    SLICE_X47Y11         LUT6 (Prop_lut6_I3_O)        0.252     8.692 r  u4/mac_test0/mac_top0/cache0/state[1]_i_2__14/O
                         net (fo=2, routed)           0.482     9.174    u4/mac_test0/mac_top0/mac_tx0/mac0/wait_cnt2_inferred__0/i__carry
    SLICE_X46Y10         LUT4 (Prop_lut4_I2_O)        0.105     9.279 r  u4/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_3__10/O
                         net (fo=1, routed)           0.000     9.279    u4/mac_test0/mac_top0_n_6
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.447     9.726 f  u4/mac_test0/wait_cnt2_inferred__0/i__carry/CO[2]
                         net (fo=32, routed)          1.733    11.460    u4/mac_test0/wait_cnt2
    SLICE_X105Y9         LUT3 (Prop_lut3_I0_O)        0.255    11.715 r  u4/mac_test0/wait_cnt[14]_i_1__2/O
                         net (fo=1, routed)           0.000    11.715    u4/mac_test0/wait_cnt[14]_i_1__2_n_0
    SLICE_X105Y9         FDCE                                         r  u4/mac_test0/wait_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rrxc rise edge)    8.000     8.000 r  
    W17                                               0.000     8.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         1.349     9.349 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.050    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.127 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.364    12.491    u4/mac_test0/e_gtxc
    SLICE_X105Y9         FDCE                                         r  u4/mac_test0/wait_cnt_reg[14]/C
                         clock pessimism              0.342    12.833    
                         clock uncertainty           -0.035    12.798    
    SLICE_X105Y9         FDCE (Setup_fdce_C_D)        0.069    12.867    u4/mac_test0/wait_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         12.867    
                         arrival time                         -11.715    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.163ns  (required time - arrival time)
  Source:                 u4/mac_test0/wait_cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/wait_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rrxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rrxc rise@8.000ns - e4_rrxc rise@0.000ns)
  Data Path Delay:        6.809ns  (logic 2.149ns (31.562%)  route 4.660ns (68.438%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 12.491 - 8.000 ) 
    Source Clock Delay      (SCD):    4.892ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         1.415     1.415 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.288    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.373 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.519     4.892    u4/mac_test0/e_gtxc
    SLICE_X103Y11        FDCE                                         r  u4/mac_test0/wait_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y11        FDCE (Prop_fdce_C_Q)         0.348     5.240 r  u4/mac_test0/wait_cnt_reg[21]/Q
                         net (fo=2, routed)           0.918     6.158    u4/mac_test0/wait_cnt[21]
    SLICE_X104Y9         LUT4 (Prop_lut4_I0_O)        0.240     6.398 r  u4/mac_test0/next_state1_carry__0_i_1__10/O
                         net (fo=1, routed)           0.000     6.398    u4/mac_test0/next_state1_carry__0_i_1__10_n_0
    SLICE_X104Y9         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     6.712 r  u4/mac_test0/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.712    u4/mac_test0/next_state1_carry__0_n_0
    SLICE_X104Y10        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     6.903 r  u4/mac_test0/next_state1_carry__1/CO[2]
                         net (fo=8, routed)           1.537     8.440    u4/mac_test0/mac_top0/cache0/state_reg[8][0]
    SLICE_X47Y11         LUT6 (Prop_lut6_I3_O)        0.252     8.692 r  u4/mac_test0/mac_top0/cache0/state[1]_i_2__14/O
                         net (fo=2, routed)           0.482     9.174    u4/mac_test0/mac_top0/mac_tx0/mac0/wait_cnt2_inferred__0/i__carry
    SLICE_X46Y10         LUT4 (Prop_lut4_I2_O)        0.105     9.279 r  u4/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_3__10/O
                         net (fo=1, routed)           0.000     9.279    u4/mac_test0/mac_top0_n_6
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.447     9.726 f  u4/mac_test0/wait_cnt2_inferred__0/i__carry/CO[2]
                         net (fo=32, routed)          1.723    11.449    u4/mac_test0/wait_cnt2
    SLICE_X103Y9         LUT3 (Prop_lut3_I0_O)        0.252    11.701 r  u4/mac_test0/wait_cnt[12]_i_1__2/O
                         net (fo=1, routed)           0.000    11.701    u4/mac_test0/wait_cnt[12]_i_1__2_n_0
    SLICE_X103Y9         FDCE                                         r  u4/mac_test0/wait_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rrxc rise edge)    8.000     8.000 r  
    W17                                               0.000     8.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         1.349     9.349 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.050    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.127 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.364    12.491    u4/mac_test0/e_gtxc
    SLICE_X103Y9         FDCE                                         r  u4/mac_test0/wait_cnt_reg[12]/C
                         clock pessimism              0.376    12.867    
                         clock uncertainty           -0.035    12.832    
    SLICE_X103Y9         FDCE (Setup_fdce_C_D)        0.032    12.864    u4/mac_test0/wait_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         12.864    
                         arrival time                         -11.701    
  -------------------------------------------------------------------
                         slack                                  1.163    

Slack (MET) :             1.165ns  (required time - arrival time)
  Source:                 u4/mac_test0/wait_cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/wait_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rrxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rrxc rise@8.000ns - e4_rrxc rise@0.000ns)
  Data Path Delay:        6.805ns  (logic 2.149ns (31.580%)  route 4.656ns (68.420%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 12.491 - 8.000 ) 
    Source Clock Delay      (SCD):    4.892ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         1.415     1.415 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.288    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.373 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.519     4.892    u4/mac_test0/e_gtxc
    SLICE_X103Y11        FDCE                                         r  u4/mac_test0/wait_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y11        FDCE (Prop_fdce_C_Q)         0.348     5.240 r  u4/mac_test0/wait_cnt_reg[21]/Q
                         net (fo=2, routed)           0.918     6.158    u4/mac_test0/wait_cnt[21]
    SLICE_X104Y9         LUT4 (Prop_lut4_I0_O)        0.240     6.398 r  u4/mac_test0/next_state1_carry__0_i_1__10/O
                         net (fo=1, routed)           0.000     6.398    u4/mac_test0/next_state1_carry__0_i_1__10_n_0
    SLICE_X104Y9         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     6.712 r  u4/mac_test0/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.712    u4/mac_test0/next_state1_carry__0_n_0
    SLICE_X104Y10        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     6.903 r  u4/mac_test0/next_state1_carry__1/CO[2]
                         net (fo=8, routed)           1.537     8.440    u4/mac_test0/mac_top0/cache0/state_reg[8][0]
    SLICE_X47Y11         LUT6 (Prop_lut6_I3_O)        0.252     8.692 r  u4/mac_test0/mac_top0/cache0/state[1]_i_2__14/O
                         net (fo=2, routed)           0.482     9.174    u4/mac_test0/mac_top0/mac_tx0/mac0/wait_cnt2_inferred__0/i__carry
    SLICE_X46Y10         LUT4 (Prop_lut4_I2_O)        0.105     9.279 r  u4/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_3__10/O
                         net (fo=1, routed)           0.000     9.279    u4/mac_test0/mac_top0_n_6
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.447     9.726 f  u4/mac_test0/wait_cnt2_inferred__0/i__carry/CO[2]
                         net (fo=32, routed)          1.719    11.445    u4/mac_test0/wait_cnt2
    SLICE_X103Y9         LUT3 (Prop_lut3_I0_O)        0.252    11.697 r  u4/mac_test0/wait_cnt[10]_i_1__2/O
                         net (fo=1, routed)           0.000    11.697    u4/mac_test0/wait_cnt[10]_i_1__2_n_0
    SLICE_X103Y9         FDCE                                         r  u4/mac_test0/wait_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rrxc rise edge)    8.000     8.000 r  
    W17                                               0.000     8.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         1.349     9.349 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.050    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.127 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.364    12.491    u4/mac_test0/e_gtxc
    SLICE_X103Y9         FDCE                                         r  u4/mac_test0/wait_cnt_reg[10]/C
                         clock pessimism              0.376    12.867    
                         clock uncertainty           -0.035    12.832    
    SLICE_X103Y9         FDCE (Setup_fdce_C_D)        0.030    12.862    u4/mac_test0/wait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         12.862    
                         arrival time                         -11.697    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.197ns  (required time - arrival time)
  Source:                 u4/mac_test0/wait_cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/wait_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rrxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rrxc rise@8.000ns - e4_rrxc rise@0.000ns)
  Data Path Delay:        6.812ns  (logic 2.152ns (31.592%)  route 4.660ns (68.408%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 12.491 - 8.000 ) 
    Source Clock Delay      (SCD):    4.892ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         1.415     1.415 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.288    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.373 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.519     4.892    u4/mac_test0/e_gtxc
    SLICE_X103Y11        FDCE                                         r  u4/mac_test0/wait_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y11        FDCE (Prop_fdce_C_Q)         0.348     5.240 r  u4/mac_test0/wait_cnt_reg[21]/Q
                         net (fo=2, routed)           0.918     6.158    u4/mac_test0/wait_cnt[21]
    SLICE_X104Y9         LUT4 (Prop_lut4_I0_O)        0.240     6.398 r  u4/mac_test0/next_state1_carry__0_i_1__10/O
                         net (fo=1, routed)           0.000     6.398    u4/mac_test0/next_state1_carry__0_i_1__10_n_0
    SLICE_X104Y9         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     6.712 r  u4/mac_test0/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.712    u4/mac_test0/next_state1_carry__0_n_0
    SLICE_X104Y10        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     6.903 r  u4/mac_test0/next_state1_carry__1/CO[2]
                         net (fo=8, routed)           1.537     8.440    u4/mac_test0/mac_top0/cache0/state_reg[8][0]
    SLICE_X47Y11         LUT6 (Prop_lut6_I3_O)        0.252     8.692 r  u4/mac_test0/mac_top0/cache0/state[1]_i_2__14/O
                         net (fo=2, routed)           0.482     9.174    u4/mac_test0/mac_top0/mac_tx0/mac0/wait_cnt2_inferred__0/i__carry
    SLICE_X46Y10         LUT4 (Prop_lut4_I2_O)        0.105     9.279 r  u4/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_3__10/O
                         net (fo=1, routed)           0.000     9.279    u4/mac_test0/mac_top0_n_6
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.447     9.726 f  u4/mac_test0/wait_cnt2_inferred__0/i__carry/CO[2]
                         net (fo=32, routed)          1.723    11.449    u4/mac_test0/wait_cnt2
    SLICE_X103Y9         LUT3 (Prop_lut3_I0_O)        0.255    11.704 r  u4/mac_test0/wait_cnt[18]_i_1__2/O
                         net (fo=1, routed)           0.000    11.704    u4/mac_test0/wait_cnt[18]_i_1__2_n_0
    SLICE_X103Y9         FDCE                                         r  u4/mac_test0/wait_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rrxc rise edge)    8.000     8.000 r  
    W17                                               0.000     8.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         1.349     9.349 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.050    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.127 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.364    12.491    u4/mac_test0/e_gtxc
    SLICE_X103Y9         FDCE                                         r  u4/mac_test0/wait_cnt_reg[18]/C
                         clock pessimism              0.376    12.867    
                         clock uncertainty           -0.035    12.832    
    SLICE_X103Y9         FDCE (Setup_fdce_C_D)        0.069    12.901    u4/mac_test0/wait_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         12.901    
                         arrival time                         -11.704    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.201ns  (required time - arrival time)
  Source:                 u4/mac_test0/wait_cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/wait_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rrxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rrxc rise@8.000ns - e4_rrxc rise@0.000ns)
  Data Path Delay:        6.808ns  (logic 2.152ns (31.610%)  route 4.656ns (68.390%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 12.491 - 8.000 ) 
    Source Clock Delay      (SCD):    4.892ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         1.415     1.415 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.288    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.373 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.519     4.892    u4/mac_test0/e_gtxc
    SLICE_X103Y11        FDCE                                         r  u4/mac_test0/wait_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y11        FDCE (Prop_fdce_C_Q)         0.348     5.240 r  u4/mac_test0/wait_cnt_reg[21]/Q
                         net (fo=2, routed)           0.918     6.158    u4/mac_test0/wait_cnt[21]
    SLICE_X104Y9         LUT4 (Prop_lut4_I0_O)        0.240     6.398 r  u4/mac_test0/next_state1_carry__0_i_1__10/O
                         net (fo=1, routed)           0.000     6.398    u4/mac_test0/next_state1_carry__0_i_1__10_n_0
    SLICE_X104Y9         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     6.712 r  u4/mac_test0/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.712    u4/mac_test0/next_state1_carry__0_n_0
    SLICE_X104Y10        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     6.903 r  u4/mac_test0/next_state1_carry__1/CO[2]
                         net (fo=8, routed)           1.537     8.440    u4/mac_test0/mac_top0/cache0/state_reg[8][0]
    SLICE_X47Y11         LUT6 (Prop_lut6_I3_O)        0.252     8.692 r  u4/mac_test0/mac_top0/cache0/state[1]_i_2__14/O
                         net (fo=2, routed)           0.482     9.174    u4/mac_test0/mac_top0/mac_tx0/mac0/wait_cnt2_inferred__0/i__carry
    SLICE_X46Y10         LUT4 (Prop_lut4_I2_O)        0.105     9.279 r  u4/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_3__10/O
                         net (fo=1, routed)           0.000     9.279    u4/mac_test0/mac_top0_n_6
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.447     9.726 f  u4/mac_test0/wait_cnt2_inferred__0/i__carry/CO[2]
                         net (fo=32, routed)          1.719    11.445    u4/mac_test0/wait_cnt2
    SLICE_X103Y9         LUT3 (Prop_lut3_I0_O)        0.255    11.700 r  u4/mac_test0/wait_cnt[19]_i_1__2/O
                         net (fo=1, routed)           0.000    11.700    u4/mac_test0/wait_cnt[19]_i_1__2_n_0
    SLICE_X103Y9         FDCE                                         r  u4/mac_test0/wait_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rrxc rise edge)    8.000     8.000 r  
    W17                                               0.000     8.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         1.349     9.349 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.050    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.127 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.364    12.491    u4/mac_test0/e_gtxc
    SLICE_X103Y9         FDCE                                         r  u4/mac_test0/wait_cnt_reg[19]/C
                         clock pessimism              0.376    12.867    
                         clock uncertainty           -0.035    12.832    
    SLICE_X103Y9         FDCE (Setup_fdce_C_D)        0.069    12.901    u4/mac_test0/wait_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         12.901    
                         arrival time                         -11.700    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.234ns  (required time - arrival time)
  Source:                 u4/mac_test0/wait_cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/wait_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rrxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rrxc rise@8.000ns - e4_rrxc rise@0.000ns)
  Data Path Delay:        6.704ns  (logic 2.149ns (32.058%)  route 4.555ns (67.942%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 12.491 - 8.000 ) 
    Source Clock Delay      (SCD):    4.892ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         1.415     1.415 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.288    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.373 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.519     4.892    u4/mac_test0/e_gtxc
    SLICE_X103Y11        FDCE                                         r  u4/mac_test0/wait_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y11        FDCE (Prop_fdce_C_Q)         0.348     5.240 r  u4/mac_test0/wait_cnt_reg[21]/Q
                         net (fo=2, routed)           0.918     6.158    u4/mac_test0/wait_cnt[21]
    SLICE_X104Y9         LUT4 (Prop_lut4_I0_O)        0.240     6.398 r  u4/mac_test0/next_state1_carry__0_i_1__10/O
                         net (fo=1, routed)           0.000     6.398    u4/mac_test0/next_state1_carry__0_i_1__10_n_0
    SLICE_X104Y9         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     6.712 r  u4/mac_test0/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.712    u4/mac_test0/next_state1_carry__0_n_0
    SLICE_X104Y10        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     6.903 r  u4/mac_test0/next_state1_carry__1/CO[2]
                         net (fo=8, routed)           1.537     8.440    u4/mac_test0/mac_top0/cache0/state_reg[8][0]
    SLICE_X47Y11         LUT6 (Prop_lut6_I3_O)        0.252     8.692 r  u4/mac_test0/mac_top0/cache0/state[1]_i_2__14/O
                         net (fo=2, routed)           0.482     9.174    u4/mac_test0/mac_top0/mac_tx0/mac0/wait_cnt2_inferred__0/i__carry
    SLICE_X46Y10         LUT4 (Prop_lut4_I2_O)        0.105     9.279 r  u4/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_3__10/O
                         net (fo=1, routed)           0.000     9.279    u4/mac_test0/mac_top0_n_6
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.447     9.726 f  u4/mac_test0/wait_cnt2_inferred__0/i__carry/CO[2]
                         net (fo=32, routed)          1.617    11.344    u4/mac_test0/wait_cnt2
    SLICE_X105Y9         LUT3 (Prop_lut3_I0_O)        0.252    11.596 r  u4/mac_test0/wait_cnt[17]_i_1__2/O
                         net (fo=1, routed)           0.000    11.596    u4/mac_test0/wait_cnt[17]_i_1__2_n_0
    SLICE_X105Y9         FDCE                                         r  u4/mac_test0/wait_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rrxc rise edge)    8.000     8.000 r  
    W17                                               0.000     8.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         1.349     9.349 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.050    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.127 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.364    12.491    u4/mac_test0/e_gtxc
    SLICE_X105Y9         FDCE                                         r  u4/mac_test0/wait_cnt_reg[17]/C
                         clock pessimism              0.342    12.833    
                         clock uncertainty           -0.035    12.798    
    SLICE_X105Y9         FDCE (Setup_fdce_C_D)        0.032    12.830    u4/mac_test0/wait_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                         -11.596    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.236ns  (required time - arrival time)
  Source:                 u4/mac_test0/wait_cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/wait_cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rrxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rrxc rise@8.000ns - e4_rrxc rise@0.000ns)
  Data Path Delay:        6.703ns  (logic 2.149ns (32.062%)  route 4.554ns (67.938%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 12.491 - 8.000 ) 
    Source Clock Delay      (SCD):    4.892ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         1.415     1.415 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.288    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.373 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.519     4.892    u4/mac_test0/e_gtxc
    SLICE_X103Y11        FDCE                                         r  u4/mac_test0/wait_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y11        FDCE (Prop_fdce_C_Q)         0.348     5.240 r  u4/mac_test0/wait_cnt_reg[21]/Q
                         net (fo=2, routed)           0.918     6.158    u4/mac_test0/wait_cnt[21]
    SLICE_X104Y9         LUT4 (Prop_lut4_I0_O)        0.240     6.398 r  u4/mac_test0/next_state1_carry__0_i_1__10/O
                         net (fo=1, routed)           0.000     6.398    u4/mac_test0/next_state1_carry__0_i_1__10_n_0
    SLICE_X104Y9         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     6.712 r  u4/mac_test0/next_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.712    u4/mac_test0/next_state1_carry__0_n_0
    SLICE_X104Y10        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     6.903 r  u4/mac_test0/next_state1_carry__1/CO[2]
                         net (fo=8, routed)           1.537     8.440    u4/mac_test0/mac_top0/cache0/state_reg[8][0]
    SLICE_X47Y11         LUT6 (Prop_lut6_I3_O)        0.252     8.692 r  u4/mac_test0/mac_top0/cache0/state[1]_i_2__14/O
                         net (fo=2, routed)           0.482     9.174    u4/mac_test0/mac_top0/mac_tx0/mac0/wait_cnt2_inferred__0/i__carry
    SLICE_X46Y10         LUT4 (Prop_lut4_I2_O)        0.105     9.279 r  u4/mac_test0/mac_top0/mac_tx0/mac0/i__carry_i_3__10/O
                         net (fo=1, routed)           0.000     9.279    u4/mac_test0/mac_top0_n_6
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.447     9.726 f  u4/mac_test0/wait_cnt2_inferred__0/i__carry/CO[2]
                         net (fo=32, routed)          1.616    11.343    u4/mac_test0/wait_cnt2
    SLICE_X105Y9         LUT3 (Prop_lut3_I0_O)        0.252    11.595 r  u4/mac_test0/wait_cnt[27]_i_1__2/O
                         net (fo=1, routed)           0.000    11.595    u4/mac_test0/wait_cnt[27]_i_1__2_n_0
    SLICE_X105Y9         FDCE                                         r  u4/mac_test0/wait_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock e4_rrxc rise edge)    8.000     8.000 r  
    W17                                               0.000     8.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         1.349     9.349 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.050    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.127 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.364    12.491    u4/mac_test0/e_gtxc
    SLICE_X105Y9         FDCE                                         r  u4/mac_test0/wait_cnt_reg[27]/C
                         clock pessimism              0.342    12.833    
                         clock uncertainty           -0.035    12.798    
    SLICE_X105Y9         FDCE (Setup_fdce_C_D)        0.033    12.831    u4/mac_test0/wait_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                         -11.595    
  -------------------------------------------------------------------
                         slack                                  1.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u4/arbi_inst/rx_buffer_inst/rx_len_wdata_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rrxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rrxc rise@0.000ns - e4_rrxc rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.276%)  route 0.104ns (38.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.926    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.952 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.613     1.565    u4/arbi_inst/rx_buffer_inst/clk
    SLICE_X104Y1         FDCE                                         r  u4/arbi_inst/rx_buffer_inst/rx_len_wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y1         FDCE (Prop_fdce_C_Q)         0.164     1.729 r  u4/arbi_inst/rx_buffer_inst/rx_len_wdata_reg[2]/Q
                         net (fo=1, routed)           0.104     1.832    u4/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB18_X5Y0          RAMB18E1                                     r  u4/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.171    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.200 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.922     2.122    u4/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X5Y0          RAMB18E1                                     r  u4/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.502     1.619    
    RAMB18_X5Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[2])
                                                      0.155     1.774    u4/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u4/arbi_inst/rx_buffer_inst/rx_len_wdata_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rrxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rrxc rise@0.000ns - e4_rrxc rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.276%)  route 0.104ns (38.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.926    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.952 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.613     1.565    u4/arbi_inst/rx_buffer_inst/clk
    SLICE_X104Y1         FDCE                                         r  u4/arbi_inst/rx_buffer_inst/rx_len_wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y1         FDCE (Prop_fdce_C_Q)         0.164     1.729 r  u4/arbi_inst/rx_buffer_inst/rx_len_wdata_reg[3]/Q
                         net (fo=1, routed)           0.104     1.832    u4/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB18_X5Y0          RAMB18E1                                     r  u4/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.171    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.200 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.922     2.122    u4/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X5Y0          RAMB18E1                                     r  u4/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.502     1.619    
    RAMB18_X5Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[3])
                                                      0.155     1.774    u4/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u4/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rrxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rrxc rise@0.000ns - e4_rrxc rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.187%)  route 0.113ns (40.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.926    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.952 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.611     1.563    u4/arbi_inst/tx_buffer_inst/clk
    SLICE_X90Y1          FDCE                                         r  u4/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y1          FDCE (Prop_fdce_C_Q)         0.164     1.727 r  u4/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[6]/Q
                         net (fo=2, routed)           0.113     1.840    u4/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB18_X4Y0          RAMB18E1                                     r  u4/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.171    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.200 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.919     2.119    u4/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y0          RAMB18E1                                     r  u4/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.617    
    RAMB18_X4Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[10])
                                                      0.155     1.772    u4/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u4/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rrxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rrxc rise@0.000ns - e4_rrxc rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.187%)  route 0.113ns (40.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.926    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.952 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.611     1.563    u4/arbi_inst/tx_buffer_inst/clk
    SLICE_X90Y1          FDCE                                         r  u4/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y1          FDCE (Prop_fdce_C_Q)         0.164     1.727 r  u4/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[7]/Q
                         net (fo=2, routed)           0.113     1.840    u4/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB18_X4Y0          RAMB18E1                                     r  u4/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.171    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.200 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.919     2.119    u4/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y0          RAMB18E1                                     r  u4/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.617    
    RAMB18_X4Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[11])
                                                      0.155     1.772    u4/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u4/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rrxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rrxc rise@0.000ns - e4_rrxc rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.187%)  route 0.113ns (40.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.926    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.952 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.611     1.563    u4/arbi_inst/tx_buffer_inst/clk
    SLICE_X90Y1          FDCE                                         r  u4/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y1          FDCE (Prop_fdce_C_Q)         0.164     1.727 r  u4/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[4]/Q
                         net (fo=2, routed)           0.113     1.840    u4/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X4Y0          RAMB18E1                                     r  u4/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.171    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.200 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.919     2.119    u4/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y0          RAMB18E1                                     r  u4/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.617    
    RAMB18_X4Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.155     1.772    u4/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u4/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rrxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rrxc rise@0.000ns - e4_rrxc rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.187%)  route 0.113ns (40.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.926    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.952 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.611     1.563    u4/arbi_inst/tx_buffer_inst/clk
    SLICE_X90Y1          FDCE                                         r  u4/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y1          FDCE (Prop_fdce_C_Q)         0.164     1.727 r  u4/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[5]/Q
                         net (fo=2, routed)           0.113     1.840    u4/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X4Y0          RAMB18E1                                     r  u4/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.171    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.200 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.919     2.119    u4/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y0          RAMB18E1                                     r  u4/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.617    
    RAMB18_X4Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[9])
                                                      0.155     1.772    u4/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u4/mac_test0/mac_top0/icmp0/ram_write_addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rrxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rrxc rise@0.000ns - e4_rrxc rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.984%)  route 0.146ns (47.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.926    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.952 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.578     1.530    u4/mac_test0/mac_top0/icmp0/e_gtxc
    SLICE_X54Y11         FDCE                                         r  u4/mac_test0/mac_top0/icmp0/ram_write_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDCE (Prop_fdce_C_Q)         0.164     1.694 r  u4/mac_test0/mac_top0/icmp0/ram_write_addr_reg[7]/Q
                         net (fo=1, routed)           0.146     1.839    u4/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]
    RAMB18_X3Y4          RAMB18E1                                     r  u4/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.171    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.200 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.885     2.085    u4/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y4          RAMB18E1                                     r  u4/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.500     1.584    
    RAMB18_X3Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.767    u4/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u4/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rrxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rrxc rise@0.000ns - e4_rrxc rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.164ns (52.742%)  route 0.147ns (47.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.926    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.952 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.578     1.530    u4/mac_test0/mac_top0/icmp0/e_gtxc
    SLICE_X54Y11         FDCE                                         r  u4/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDCE (Prop_fdce_C_Q)         0.164     1.694 r  u4/mac_test0/mac_top0/icmp0/icmp_rec_ram_read_addr_reg[7]/Q
                         net (fo=1, routed)           0.147     1.841    u4/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB18_X3Y4          RAMB18E1                                     r  u4/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.171    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.200 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.882     2.082    u4/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y4          RAMB18E1                                     r  u4/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.500     1.581    
    RAMB18_X3Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.764    u4/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u4/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rrxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rrxc rise@0.000ns - e4_rrxc rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (54.962%)  route 0.134ns (45.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.926    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.952 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.611     1.563    u4/arbi_inst/tx_buffer_inst/clk
    SLICE_X90Y0          FDCE                                         r  u4/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y0          FDCE (Prop_fdce_C_Q)         0.164     1.727 r  u4/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[0]/Q
                         net (fo=2, routed)           0.134     1.861    u4/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB18_X4Y0          RAMB18E1                                     r  u4/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.171    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.200 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.919     2.119    u4/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y0          RAMB18E1                                     r  u4/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.617    
    RAMB18_X4Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[0])
                                                      0.155     1.772    u4/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u4/arbi_inst/rx_buffer_inst/rx_len_wdata_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             e4_rrxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rrxc rise@0.000ns - e4_rrxc rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.127%)  route 0.158ns (52.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.926    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.952 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.613     1.565    u4/arbi_inst/rx_buffer_inst/clk
    SLICE_X105Y1         FDCE                                         r  u4/arbi_inst/rx_buffer_inst/rx_len_wdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y1         FDCE (Prop_fdce_C_Q)         0.141     1.706 r  u4/arbi_inst/rx_buffer_inst/rx_len_wdata_reg[5]/Q
                         net (fo=1, routed)           0.158     1.864    u4/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X5Y0          RAMB18E1                                     r  u4/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.171    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.200 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.922     2.122    u4/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X5Y0          RAMB18E1                                     r  u4/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.502     1.619    
    RAMB18_X5Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[9])
                                                      0.155     1.774    u4/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         e4_rrxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { e4_rrxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X3Y4   u4/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X3Y4   u4/mac_test0/mac_top0/icmp0/icmp_receive_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X5Y0   u4/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X5Y0   u4/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X4Y0   u4/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X4Y0   u4/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X1Y0   u4/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X1Y0   u4/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X4Y1   u4/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X4Y1   u4/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X25Y3   u4/mac_test0/mac_top0/mac_tx0/udp0/check_out_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X25Y3   u4/mac_test0/mac_top0/mac_tx0/udp0/check_out_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X25Y3   u4/mac_test0/mac_top0/mac_tx0/udp0/check_out_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X25Y0   u4/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X25Y2   u4/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X24Y3   u4/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X24Y1   u4/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X24Y3   u4/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X24Y3   u4/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X24Y1   u4/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X61Y16  u4/mac_test0/mac_top0/icmp0/checksum_tmp_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X61Y16  u4/mac_test0/mac_top0/icmp0/checksum_tmp_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X47Y14  u4/mac_test0/mac_top0/icmp0/icmp_code_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X47Y13  u4/mac_test0/mac_top0/icmp0/icmp_code_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X50Y10  u4/mac_test0/mac_top0/icmp0/icmp_data_length_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X50Y10  u4/mac_test0/mac_top0/icmp0/icmp_data_length_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X51Y11  u4/mac_test0/mac_top0/icmp0/icmp_data_length_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X50Y10  u4/mac_test0/mac_top0/icmp0/icmp_data_length_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X51Y11  u4/mac_test0/mac_top0/icmp0/icmp_data_length_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X50Y10  u4/mac_test0/mac_top0/icmp0/icmp_data_length_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_in
  To Clock:  sys_clk_in

Setup :            0  Failing Endpoints,  Worst Slack       15.689ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.689ns  (required time - arrival time)
  Source:                 u4/reset_m0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4/reset_m0/cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_in rise@20.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 0.797ns (20.797%)  route 3.035ns (79.203%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.534ns = ( 24.534 - 20.000 ) 
    Source Clock Delay      (SCD):    4.931ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.843     3.264    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     3.349 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.582     4.931    u4/reset_m0/sys_clk_in_IBUF_BUFG
    SLICE_X113Y31        FDRE                                         r  u4/reset_m0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y31        FDRE (Prop_fdre_C_Q)         0.348     5.279 r  u4/reset_m0/cnt_reg[3]/Q
                         net (fo=2, routed)           0.893     6.172    u4/reset_m0/cnt_reg_n_0_[3]
    SLICE_X113Y31        LUT4 (Prop_lut4_I0_O)        0.239     6.411 f  u4/reset_m0/cnt[27]_i_6__2/O
                         net (fo=1, routed)           0.660     7.071    u4/reset_m0/cnt[27]_i_6__2_n_0
    SLICE_X113Y32        LUT4 (Prop_lut4_I3_O)        0.105     7.176 r  u4/reset_m0/cnt[27]_i_3__2/O
                         net (fo=28, routed)          1.081     8.257    u4/reset_m0/cnt[27]_i_3__2_n_0
    SLICE_X113Y36        LUT4 (Prop_lut4_I1_O)        0.105     8.362 r  u4/reset_m0/cnt[27]_i_1__2/O
                         net (fo=2, routed)           0.402     8.764    u4/reset_m0/cnt[27]_i_1__2_n_0
    SLICE_X112Y37        FDRE                                         r  u4/reset_m0/cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.355    21.355 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.673    23.029    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    23.106 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.429    24.534    u4/reset_m0/sys_clk_in_IBUF_BUFG
    SLICE_X112Y37        FDRE                                         r  u4/reset_m0/cnt_reg[26]/C
                         clock pessimism              0.377    24.911    
                         clock uncertainty           -0.035    24.876    
    SLICE_X112Y37        FDRE (Setup_fdre_C_R)       -0.423    24.453    u4/reset_m0/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         24.453    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                 15.689    

Slack (MET) :             15.689ns  (required time - arrival time)
  Source:                 u4/reset_m0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4/reset_m0/cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_in rise@20.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 0.797ns (20.797%)  route 3.035ns (79.203%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.534ns = ( 24.534 - 20.000 ) 
    Source Clock Delay      (SCD):    4.931ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.843     3.264    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     3.349 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.582     4.931    u4/reset_m0/sys_clk_in_IBUF_BUFG
    SLICE_X113Y31        FDRE                                         r  u4/reset_m0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y31        FDRE (Prop_fdre_C_Q)         0.348     5.279 r  u4/reset_m0/cnt_reg[3]/Q
                         net (fo=2, routed)           0.893     6.172    u4/reset_m0/cnt_reg_n_0_[3]
    SLICE_X113Y31        LUT4 (Prop_lut4_I0_O)        0.239     6.411 f  u4/reset_m0/cnt[27]_i_6__2/O
                         net (fo=1, routed)           0.660     7.071    u4/reset_m0/cnt[27]_i_6__2_n_0
    SLICE_X113Y32        LUT4 (Prop_lut4_I3_O)        0.105     7.176 r  u4/reset_m0/cnt[27]_i_3__2/O
                         net (fo=28, routed)          1.081     8.257    u4/reset_m0/cnt[27]_i_3__2_n_0
    SLICE_X113Y36        LUT4 (Prop_lut4_I1_O)        0.105     8.362 r  u4/reset_m0/cnt[27]_i_1__2/O
                         net (fo=2, routed)           0.402     8.764    u4/reset_m0/cnt[27]_i_1__2_n_0
    SLICE_X112Y37        FDRE                                         r  u4/reset_m0/cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.355    21.355 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.673    23.029    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    23.106 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.429    24.534    u4/reset_m0/sys_clk_in_IBUF_BUFG
    SLICE_X112Y37        FDRE                                         r  u4/reset_m0/cnt_reg[27]/C
                         clock pessimism              0.377    24.911    
                         clock uncertainty           -0.035    24.876    
    SLICE_X112Y37        FDRE (Setup_fdre_C_R)       -0.423    24.453    u4/reset_m0/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         24.453    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                 15.689    

Slack (MET) :             15.842ns  (required time - arrival time)
  Source:                 u2/reset_m0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2/reset_m0/cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_in rise@20.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 0.797ns (21.689%)  route 2.878ns (78.311%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.537ns = ( 24.537 - 20.000 ) 
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.843     3.264    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     3.349 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.590     4.939    u2/reset_m0/sys_clk_in_IBUF_BUFG
    SLICE_X113Y39        FDRE                                         r  u2/reset_m0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y39        FDRE (Prop_fdre_C_Q)         0.348     5.287 r  u2/reset_m0/cnt_reg[3]/Q
                         net (fo=2, routed)           0.889     6.176    u2/reset_m0/cnt_reg_n_0_[3]
    SLICE_X113Y39        LUT4 (Prop_lut4_I0_O)        0.239     6.415 f  u2/reset_m0/cnt[27]_i_6__0/O
                         net (fo=1, routed)           0.656     7.071    u2/reset_m0/cnt[27]_i_6__0_n_0
    SLICE_X113Y40        LUT4 (Prop_lut4_I3_O)        0.105     7.176 r  u2/reset_m0/cnt[27]_i_3__0/O
                         net (fo=28, routed)          0.931     8.107    u2/reset_m0/cnt[27]_i_3__0_n_0
    SLICE_X113Y44        LUT4 (Prop_lut4_I1_O)        0.105     8.212 r  u2/reset_m0/cnt[27]_i_1__0/O
                         net (fo=2, routed)           0.402     8.614    u2/reset_m0/cnt[27]_i_1__0_n_0
    SLICE_X112Y45        FDRE                                         r  u2/reset_m0/cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.355    21.355 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.673    23.029    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    23.106 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.432    24.537    u2/reset_m0/sys_clk_in_IBUF_BUFG
    SLICE_X112Y45        FDRE                                         r  u2/reset_m0/cnt_reg[26]/C
                         clock pessimism              0.377    24.914    
                         clock uncertainty           -0.035    24.879    
    SLICE_X112Y45        FDRE (Setup_fdre_C_R)       -0.423    24.456    u2/reset_m0/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         24.456    
                         arrival time                          -8.614    
  -------------------------------------------------------------------
                         slack                                 15.842    

Slack (MET) :             15.842ns  (required time - arrival time)
  Source:                 u2/reset_m0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2/reset_m0/cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_in rise@20.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 0.797ns (21.689%)  route 2.878ns (78.311%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.537ns = ( 24.537 - 20.000 ) 
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.843     3.264    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     3.349 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.590     4.939    u2/reset_m0/sys_clk_in_IBUF_BUFG
    SLICE_X113Y39        FDRE                                         r  u2/reset_m0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y39        FDRE (Prop_fdre_C_Q)         0.348     5.287 r  u2/reset_m0/cnt_reg[3]/Q
                         net (fo=2, routed)           0.889     6.176    u2/reset_m0/cnt_reg_n_0_[3]
    SLICE_X113Y39        LUT4 (Prop_lut4_I0_O)        0.239     6.415 f  u2/reset_m0/cnt[27]_i_6__0/O
                         net (fo=1, routed)           0.656     7.071    u2/reset_m0/cnt[27]_i_6__0_n_0
    SLICE_X113Y40        LUT4 (Prop_lut4_I3_O)        0.105     7.176 r  u2/reset_m0/cnt[27]_i_3__0/O
                         net (fo=28, routed)          0.931     8.107    u2/reset_m0/cnt[27]_i_3__0_n_0
    SLICE_X113Y44        LUT4 (Prop_lut4_I1_O)        0.105     8.212 r  u2/reset_m0/cnt[27]_i_1__0/O
                         net (fo=2, routed)           0.402     8.614    u2/reset_m0/cnt[27]_i_1__0_n_0
    SLICE_X112Y45        FDRE                                         r  u2/reset_m0/cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.355    21.355 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.673    23.029    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    23.106 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.432    24.537    u2/reset_m0/sys_clk_in_IBUF_BUFG
    SLICE_X112Y45        FDRE                                         r  u2/reset_m0/cnt_reg[27]/C
                         clock pessimism              0.377    24.914    
                         clock uncertainty           -0.035    24.879    
    SLICE_X112Y45        FDRE (Setup_fdre_C_R)       -0.423    24.456    u2/reset_m0/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         24.456    
                         arrival time                          -8.614    
  -------------------------------------------------------------------
                         slack                                 15.842    

Slack (MET) :             15.861ns  (required time - arrival time)
  Source:                 u3/reset_m0/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3/reset_m0/rst_n_reg_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_in rise@20.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 0.694ns (17.217%)  route 3.337ns (82.783%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.525ns = ( 24.525 - 20.000 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.843     3.264    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     3.349 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.589     4.938    u3/reset_m0/sys_clk_in_IBUF_BUFG
    SLICE_X111Y37        FDRE                                         r  u3/reset_m0/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y37        FDRE (Prop_fdre_C_Q)         0.379     5.317 r  u3/reset_m0/cnt_reg[19]/Q
                         net (fo=2, routed)           0.702     6.019    u3/reset_m0/cnt_reg_n_0_[19]
    SLICE_X111Y37        LUT4 (Prop_lut4_I2_O)        0.105     6.124 r  u3/reset_m0/cnt[27]_i_7__1/O
                         net (fo=1, routed)           0.651     6.775    u3/reset_m0/cnt[27]_i_7__1_n_0
    SLICE_X111Y36        LUT6 (Prop_lut6_I0_O)        0.105     6.880 r  u3/reset_m0/cnt[27]_i_4__1/O
                         net (fo=28, routed)          1.031     7.911    u3/reset_m0/cnt[27]_i_4__1_n_0
    SLICE_X111Y33        LUT3 (Prop_lut3_I2_O)        0.105     8.016 r  u3/reset_m0/rst_n_reg_i_1__1/O
                         net (fo=2, routed)           0.954     8.969    u3/reset_m0/rst_n_reg_i_1__1_n_0
    SLICE_X112Y27        FDRE                                         r  u3/reset_m0/rst_n_reg_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.355    21.355 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.673    23.029    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    23.106 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.420    24.525    u3/reset_m0/sys_clk_in_IBUF_BUFG
    SLICE_X112Y27        FDRE                                         r  u3/reset_m0/rst_n_reg_reg_lopt_replica/C
                         clock pessimism              0.377    24.902    
                         clock uncertainty           -0.035    24.867    
    SLICE_X112Y27        FDRE (Setup_fdre_C_D)       -0.037    24.830    u3/reset_m0/rst_n_reg_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         24.830    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                 15.861    

Slack (MET) :             15.957ns  (required time - arrival time)
  Source:                 u1/reset_m0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/reset_m0/cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_in rise@20.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 0.797ns (22.433%)  route 2.756ns (77.567%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 24.514 - 20.000 ) 
    Source Clock Delay      (SCD):    4.922ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.843     3.264    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     3.349 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.573     4.922    u1/reset_m0/sys_clk_in_IBUF_BUFG
    SLICE_X113Y63        FDRE                                         r  u1/reset_m0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.348     5.270 r  u1/reset_m0/cnt_reg[3]/Q
                         net (fo=2, routed)           0.893     6.163    u1/reset_m0/cnt_reg_n_0_[3]
    SLICE_X113Y63        LUT4 (Prop_lut4_I0_O)        0.239     6.402 f  u1/reset_m0/cnt[27]_i_6/O
                         net (fo=1, routed)           0.656     7.058    u1/reset_m0/cnt[27]_i_6_n_0
    SLICE_X113Y64        LUT4 (Prop_lut4_I3_O)        0.105     7.163 r  u1/reset_m0/cnt[27]_i_3/O
                         net (fo=28, routed)          0.806     7.969    u1/reset_m0/cnt[27]_i_3_n_0
    SLICE_X113Y69        LUT4 (Prop_lut4_I1_O)        0.105     8.074 r  u1/reset_m0/cnt[27]_i_1/O
                         net (fo=2, routed)           0.401     8.475    u1/reset_m0/cnt[27]_i_1_n_0
    SLICE_X112Y69        FDRE                                         r  u1/reset_m0/cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.355    21.355 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.673    23.029    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    23.106 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.408    24.514    u1/reset_m0/sys_clk_in_IBUF_BUFG
    SLICE_X112Y69        FDRE                                         r  u1/reset_m0/cnt_reg[26]/C
                         clock pessimism              0.377    24.890    
                         clock uncertainty           -0.035    24.855    
    SLICE_X112Y69        FDRE (Setup_fdre_C_R)       -0.423    24.432    u1/reset_m0/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         24.432    
                         arrival time                          -8.475    
  -------------------------------------------------------------------
                         slack                                 15.957    

Slack (MET) :             15.957ns  (required time - arrival time)
  Source:                 u1/reset_m0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/reset_m0/cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_in rise@20.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 0.797ns (22.433%)  route 2.756ns (77.567%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 24.514 - 20.000 ) 
    Source Clock Delay      (SCD):    4.922ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.843     3.264    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     3.349 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.573     4.922    u1/reset_m0/sys_clk_in_IBUF_BUFG
    SLICE_X113Y63        FDRE                                         r  u1/reset_m0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.348     5.270 r  u1/reset_m0/cnt_reg[3]/Q
                         net (fo=2, routed)           0.893     6.163    u1/reset_m0/cnt_reg_n_0_[3]
    SLICE_X113Y63        LUT4 (Prop_lut4_I0_O)        0.239     6.402 f  u1/reset_m0/cnt[27]_i_6/O
                         net (fo=1, routed)           0.656     7.058    u1/reset_m0/cnt[27]_i_6_n_0
    SLICE_X113Y64        LUT4 (Prop_lut4_I3_O)        0.105     7.163 r  u1/reset_m0/cnt[27]_i_3/O
                         net (fo=28, routed)          0.806     7.969    u1/reset_m0/cnt[27]_i_3_n_0
    SLICE_X113Y69        LUT4 (Prop_lut4_I1_O)        0.105     8.074 r  u1/reset_m0/cnt[27]_i_1/O
                         net (fo=2, routed)           0.401     8.475    u1/reset_m0/cnt[27]_i_1_n_0
    SLICE_X112Y69        FDRE                                         r  u1/reset_m0/cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.355    21.355 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.673    23.029    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    23.106 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.408    24.514    u1/reset_m0/sys_clk_in_IBUF_BUFG
    SLICE_X112Y69        FDRE                                         r  u1/reset_m0/cnt_reg[27]/C
                         clock pessimism              0.377    24.890    
                         clock uncertainty           -0.035    24.855    
    SLICE_X112Y69        FDRE (Setup_fdre_C_R)       -0.423    24.432    u1/reset_m0/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         24.432    
                         arrival time                          -8.475    
  -------------------------------------------------------------------
                         slack                                 15.957    

Slack (MET) :             16.164ns  (required time - arrival time)
  Source:                 u3/smi_config_inst/timer_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3/smi_config_inst/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_in rise@20.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.799ns (20.984%)  route 3.009ns (79.016%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.525ns = ( 24.525 - 20.000 ) 
    Source Clock Delay      (SCD):    4.927ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.843     3.264    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     3.349 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.578     4.927    u3/smi_config_inst/sys_clk_in_IBUF_BUFG
    SLICE_X109Y18        FDCE                                         r  u3/smi_config_inst/timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y18        FDCE (Prop_fdce_C_Q)         0.379     5.306 r  u3/smi_config_inst/timer_reg[20]/Q
                         net (fo=2, routed)           0.865     6.171    u3/smi_config_inst/timer_reg_n_0_[20]
    SLICE_X109Y18        LUT4 (Prop_lut4_I1_O)        0.105     6.276 f  u3/smi_config_inst/FSM_sequential_state[3]_i_10__1/O
                         net (fo=1, routed)           0.837     7.113    u3/smi_config_inst/FSM_sequential_state[3]_i_10__1_n_0
    SLICE_X107Y17        LUT5 (Prop_lut5_I4_O)        0.105     7.218 r  u3/smi_config_inst/FSM_sequential_state[3]_i_6__1/O
                         net (fo=1, routed)           0.515     7.733    u3/smi_config_inst/FSM_sequential_state[3]_i_6__1_n_0
    SLICE_X107Y16        LUT5 (Prop_lut5_I3_O)        0.105     7.838 r  u3/smi_config_inst/FSM_sequential_state[3]_i_3__1/O
                         net (fo=3, routed)           0.792     8.630    u3/smi_config_inst/FSM_sequential_state[3]_i_3__1_n_0
    SLICE_X107Y19        LUT6 (Prop_lut6_I0_O)        0.105     8.735 r  u3/smi_config_inst/FSM_sequential_state[3]_i_1__1/O
                         net (fo=1, routed)           0.000     8.735    u3/smi_config_inst/next_state[3]
    SLICE_X107Y19        FDCE                                         r  u3/smi_config_inst/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.355    21.355 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.673    23.029    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    23.106 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.420    24.525    u3/smi_config_inst/sys_clk_in_IBUF_BUFG
    SLICE_X107Y19        FDCE                                         r  u3/smi_config_inst/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.376    24.901    
                         clock uncertainty           -0.035    24.866    
    SLICE_X107Y19        FDCE (Setup_fdce_C_D)        0.033    24.899    u3/smi_config_inst/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         24.899    
                         arrival time                          -8.735    
  -------------------------------------------------------------------
                         slack                                 16.164    

Slack (MET) :             16.165ns  (required time - arrival time)
  Source:                 u3/smi_config_inst/timer_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3/smi_config_inst/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_in rise@20.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 0.799ns (20.995%)  route 3.007ns (79.005%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.525ns = ( 24.525 - 20.000 ) 
    Source Clock Delay      (SCD):    4.927ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.843     3.264    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     3.349 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.578     4.927    u3/smi_config_inst/sys_clk_in_IBUF_BUFG
    SLICE_X109Y18        FDCE                                         r  u3/smi_config_inst/timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y18        FDCE (Prop_fdce_C_Q)         0.379     5.306 r  u3/smi_config_inst/timer_reg[20]/Q
                         net (fo=2, routed)           0.865     6.171    u3/smi_config_inst/timer_reg_n_0_[20]
    SLICE_X109Y18        LUT4 (Prop_lut4_I1_O)        0.105     6.276 f  u3/smi_config_inst/FSM_sequential_state[3]_i_10__1/O
                         net (fo=1, routed)           0.837     7.113    u3/smi_config_inst/FSM_sequential_state[3]_i_10__1_n_0
    SLICE_X107Y17        LUT5 (Prop_lut5_I4_O)        0.105     7.218 r  u3/smi_config_inst/FSM_sequential_state[3]_i_6__1/O
                         net (fo=1, routed)           0.515     7.733    u3/smi_config_inst/FSM_sequential_state[3]_i_6__1_n_0
    SLICE_X107Y16        LUT5 (Prop_lut5_I3_O)        0.105     7.838 r  u3/smi_config_inst/FSM_sequential_state[3]_i_3__1/O
                         net (fo=3, routed)           0.790     8.628    u3/smi_config_inst/FSM_sequential_state[3]_i_3__1_n_0
    SLICE_X107Y19        LUT4 (Prop_lut4_I2_O)        0.105     8.733 r  u3/smi_config_inst/FSM_sequential_state[1]_i_1__1/O
                         net (fo=1, routed)           0.000     8.733    u3/smi_config_inst/next_state[1]
    SLICE_X107Y19        FDPE                                         r  u3/smi_config_inst/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.355    21.355 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.673    23.029    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    23.106 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.420    24.525    u3/smi_config_inst/sys_clk_in_IBUF_BUFG
    SLICE_X107Y19        FDPE                                         r  u3/smi_config_inst/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.376    24.901    
                         clock uncertainty           -0.035    24.866    
    SLICE_X107Y19        FDPE (Setup_fdpe_C_D)        0.032    24.898    u3/smi_config_inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         24.898    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                 16.165    

Slack (MET) :             16.168ns  (required time - arrival time)
  Source:                 u2/smi_config_inst/smi_inst/write_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2/smi_config_inst/smi_inst/mdio_out_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_in rise@20.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 1.124ns (29.237%)  route 2.720ns (70.763%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 24.521 - 20.000 ) 
    Source Clock Delay      (SCD):    4.924ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.843     3.264    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     3.349 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.575     4.924    u2/smi_config_inst/smi_inst/clk
    SLICE_X108Y55        FDCE                                         r  u2/smi_config_inst/smi_inst/write_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y55        FDCE (Prop_fdce_C_Q)         0.398     5.322 f  u2/smi_config_inst/smi_inst/write_cnt_reg[1]/Q
                         net (fo=16, routed)          0.979     6.301    u2/smi_config_inst/smi_inst/write_cnt_reg[1]
    SLICE_X107Y55        LUT3 (Prop_lut3_I0_O)        0.235     6.536 r  u2/smi_config_inst/smi_inst/mdio_out_i_16/O
                         net (fo=1, routed)           0.546     7.083    u2/smi_config_inst/smi_inst/mdio_out_i_16_n_0
    SLICE_X107Y55        LUT5 (Prop_lut5_I4_O)        0.119     7.202 r  u2/smi_config_inst/smi_inst/mdio_out_i_7/O
                         net (fo=1, routed)           0.645     7.846    u2/smi_config_inst/smi_inst/mdio_out_i_7_n_0
    SLICE_X108Y54        LUT5 (Prop_lut5_I3_O)        0.267     8.113 f  u2/smi_config_inst/smi_inst/mdio_out_i_2/O
                         net (fo=1, routed)           0.551     8.664    u2/smi_config_inst/smi_inst/mdio_out_i_2_n_0
    SLICE_X108Y54        LUT6 (Prop_lut6_I0_O)        0.105     8.769 r  u2/smi_config_inst/smi_inst/mdio_out_i_1/O
                         net (fo=1, routed)           0.000     8.769    u2/smi_config_inst/smi_inst/mdio_out_i_1_n_0
    SLICE_X108Y54        FDPE                                         r  u2/smi_config_inst/smi_inst/mdio_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.355    21.355 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.673    23.029    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    23.106 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.415    24.521    u2/smi_config_inst/smi_inst/clk
    SLICE_X108Y54        FDPE                                         r  u2/smi_config_inst/smi_inst/mdio_out_reg/C
                         clock pessimism              0.376    24.896    
                         clock uncertainty           -0.035    24.861    
    SLICE_X108Y54        FDPE (Setup_fdpe_C_D)        0.076    24.937    u2/smi_config_inst/smi_inst/mdio_out_reg
  -------------------------------------------------------------------
                         required time                         24.937    
                         arrival time                          -8.769    
  -------------------------------------------------------------------
                         slack                                 16.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 u1/smi_config_inst/tm_cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/phy_init_end_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_in rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.589%)  route 0.067ns (26.411%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.637     1.584    u1/smi_config_inst/sys_clk_in_IBUF_BUFG
    SLICE_X107Y93        FDCE                                         r  u1/smi_config_inst/tm_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y93        FDCE (Prop_fdce_C_Q)         0.141     1.725 r  u1/smi_config_inst/tm_cnt_reg[22]/Q
                         net (fo=2, routed)           0.067     1.792    u1/smi_config_inst/tm_cnt_reg[22]
    SLICE_X106Y93        LUT6 (Prop_lut6_I0_O)        0.045     1.837 r  u1/smi_config_inst/phy_init_end_i_1/O
                         net (fo=1, routed)           0.000     1.837    u1/smi_config_inst/phy_init_end_i_1_n_0
    SLICE_X106Y93        FDCE                                         r  u1/smi_config_inst/phy_init_end_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.907     2.101    u1/smi_config_inst/sys_clk_in_IBUF_BUFG
    SLICE_X106Y93        FDCE                                         r  u1/smi_config_inst/phy_init_end_reg/C
                         clock pessimism             -0.504     1.597    
    SLICE_X106Y93        FDCE (Hold_fdce_C_D)         0.091     1.688    u1/smi_config_inst/phy_init_end_reg
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u2/smi_config_inst/link_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2/smi_config_inst/led_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_in rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.189ns (63.534%)  route 0.108ns (36.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.639     1.586    u2/smi_config_inst/sys_clk_in_IBUF_BUFG
    SLICE_X109Y45        FDCE                                         r  u2/smi_config_inst/link_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y45        FDCE (Prop_fdce_C_Q)         0.141     1.727 f  u2/smi_config_inst/link_reg/Q
                         net (fo=4, routed)           0.108     1.835    u2/smi_config_inst/link
    SLICE_X108Y45        LUT3 (Prop_lut3_I1_O)        0.048     1.883 r  u2/smi_config_inst/led[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.883    u2/smi_config_inst/led[2]_i_1__0_n_0
    SLICE_X108Y45        FDCE                                         r  u2/smi_config_inst/led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.910     2.104    u2/smi_config_inst/sys_clk_in_IBUF_BUFG
    SLICE_X108Y45        FDCE                                         r  u2/smi_config_inst/led_reg[2]/C
                         clock pessimism             -0.505     1.599    
    SLICE_X108Y45        FDCE (Hold_fdce_C_D)         0.131     1.730    u2/smi_config_inst/led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u2/smi_config_inst/link_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2/smi_config_inst/led_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_in rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.163%)  route 0.108ns (36.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.639     1.586    u2/smi_config_inst/sys_clk_in_IBUF_BUFG
    SLICE_X109Y45        FDCE                                         r  u2/smi_config_inst/link_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y45        FDCE (Prop_fdce_C_Q)         0.141     1.727 f  u2/smi_config_inst/link_reg/Q
                         net (fo=4, routed)           0.108     1.835    u2/smi_config_inst/link
    SLICE_X108Y45        LUT3 (Prop_lut3_I0_O)        0.045     1.880 r  u2/smi_config_inst/led[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.880    u2/smi_config_inst/led[1]_i_1__0_n_0
    SLICE_X108Y45        FDCE                                         r  u2/smi_config_inst/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.910     2.104    u2/smi_config_inst/sys_clk_in_IBUF_BUFG
    SLICE_X108Y45        FDCE                                         r  u2/smi_config_inst/led_reg[1]/C
                         clock pessimism             -0.505     1.599    
    SLICE_X108Y45        FDCE (Hold_fdce_C_D)         0.120     1.719    u2/smi_config_inst/led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u2/smi_config_inst/tm_cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2/smi_config_inst/phy_init_end_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_in rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.487%)  route 0.061ns (22.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.638     1.585    u2/smi_config_inst/sys_clk_in_IBUF_BUFG
    SLICE_X112Y55        FDCE                                         r  u2/smi_config_inst/tm_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y55        FDCE (Prop_fdce_C_Q)         0.164     1.749 r  u2/smi_config_inst/tm_cnt_reg[22]/Q
                         net (fo=2, routed)           0.061     1.810    u2/smi_config_inst/tm_cnt_reg[22]
    SLICE_X113Y55        LUT6 (Prop_lut6_I0_O)        0.045     1.855 r  u2/smi_config_inst/phy_init_end_i_1__0/O
                         net (fo=1, routed)           0.000     1.855    u2/smi_config_inst/phy_init_end_i_1__0_n_0
    SLICE_X113Y55        FDCE                                         r  u2/smi_config_inst/phy_init_end_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.910     2.104    u2/smi_config_inst/sys_clk_in_IBUF_BUFG
    SLICE_X113Y55        FDCE                                         r  u2/smi_config_inst/phy_init_end_reg/C
                         clock pessimism             -0.506     1.598    
    SLICE_X113Y55        FDCE (Hold_fdce_C_D)         0.091     1.689    u2/smi_config_inst/phy_init_end_reg
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u1/smi_config_inst/smi_inst/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/smi_inst/write_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_in rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.366%)  route 0.094ns (33.634%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.638     1.585    u1/smi_config_inst/smi_inst/clk
    SLICE_X106Y98        FDCE                                         r  u1/smi_config_inst/smi_inst/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y98        FDCE (Prop_fdce_C_Q)         0.141     1.726 r  u1/smi_config_inst/smi_inst/FSM_onehot_state_reg[6]/Q
                         net (fo=12, routed)          0.094     1.820    u1/smi_config_inst/smi_inst/FSM_onehot_state_reg_n_0_[6]
    SLICE_X107Y98        LUT6 (Prop_lut6_I2_O)        0.045     1.865 r  u1/smi_config_inst/smi_inst/write_cnt[5]_i_2/O
                         net (fo=1, routed)           0.000     1.865    u1/smi_config_inst/smi_inst/write_cnt[5]_i_2_n_0
    SLICE_X107Y98        FDCE                                         r  u1/smi_config_inst/smi_inst/write_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.908     2.102    u1/smi_config_inst/smi_inst/clk
    SLICE_X107Y98        FDCE                                         r  u1/smi_config_inst/smi_inst/write_cnt_reg[5]/C
                         clock pessimism             -0.504     1.598    
    SLICE_X107Y98        FDCE (Hold_fdce_C_D)         0.092     1.690    u1/smi_config_inst/smi_inst/write_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 u3/smi_config_inst/smi_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u3/smi_config_inst/smi_inst/done_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_in rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.886%)  route 0.115ns (38.114%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.638     1.585    u3/smi_config_inst/smi_inst/clk
    SLICE_X111Y11        FDCE                                         r  u3/smi_config_inst/smi_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y11        FDCE (Prop_fdce_C_Q)         0.141     1.726 r  u3/smi_config_inst/smi_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=2, routed)           0.115     1.840    u3/smi_config_inst/smi_inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X111Y12        LUT2 (Prop_lut2_I1_O)        0.045     1.885 r  u3/smi_config_inst/smi_inst/done_i_1/O
                         net (fo=1, routed)           0.000     1.885    u3/smi_config_inst/smi_inst/done0
    SLICE_X111Y12        FDCE                                         r  u3/smi_config_inst/smi_inst/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.907     2.101    u3/smi_config_inst/smi_inst/clk
    SLICE_X111Y12        FDCE                                         r  u3/smi_config_inst/smi_inst/done_reg/C
                         clock pessimism             -0.502     1.599    
    SLICE_X111Y12        FDCE (Hold_fdce_C_D)         0.092     1.691    u3/smi_config_inst/smi_inst/done_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 u1/smi_config_inst/smi_inst/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/smi_inst/done_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_in rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.230%)  route 0.093ns (30.770%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.638     1.585    u1/smi_config_inst/smi_inst/clk
    SLICE_X108Y98        FDCE                                         r  u1/smi_config_inst/smi_inst/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y98        FDCE (Prop_fdce_C_Q)         0.164     1.749 r  u1/smi_config_inst/smi_inst/FSM_onehot_state_reg[1]/Q
                         net (fo=2, routed)           0.093     1.842    u1/smi_config_inst/smi_inst/data_valid
    SLICE_X109Y98        LUT2 (Prop_lut2_I0_O)        0.045     1.887 r  u1/smi_config_inst/smi_inst/done_i_1/O
                         net (fo=1, routed)           0.000     1.887    u1/smi_config_inst/smi_inst/done0
    SLICE_X109Y98        FDCE                                         r  u1/smi_config_inst/smi_inst/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.908     2.102    u1/smi_config_inst/smi_inst/clk
    SLICE_X109Y98        FDCE                                         r  u1/smi_config_inst/smi_inst/done_reg/C
                         clock pessimism             -0.504     1.598    
    SLICE_X109Y98        FDCE (Hold_fdce_C_D)         0.092     1.690    u1/smi_config_inst/smi_inst/done_reg
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 u1/smi_config_inst/smi_inst/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/smi_inst/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_in rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.209ns (69.460%)  route 0.092ns (30.540%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.638     1.585    u1/smi_config_inst/smi_inst/clk
    SLICE_X108Y98        FDCE                                         r  u1/smi_config_inst/smi_inst/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y98        FDCE (Prop_fdce_C_Q)         0.164     1.749 r  u1/smi_config_inst/smi_inst/FSM_onehot_state_reg[1]/Q
                         net (fo=2, routed)           0.092     1.841    u1/smi_config_inst/smi_inst/data_valid
    SLICE_X109Y98        LUT4 (Prop_lut4_I1_O)        0.045     1.886 r  u1/smi_config_inst/smi_inst/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.886    u1/smi_config_inst/smi_inst/FSM_onehot_state[0]_i_1_n_0
    SLICE_X109Y98        FDPE                                         r  u1/smi_config_inst/smi_inst/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.908     2.102    u1/smi_config_inst/smi_inst/clk
    SLICE_X109Y98        FDPE                                         r  u1/smi_config_inst/smi_inst/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.504     1.598    
    SLICE_X109Y98        FDPE (Hold_fdpe_C_D)         0.091     1.689    u1/smi_config_inst/smi_inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u2/smi_config_inst/smi_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2/smi_config_inst/smi_inst/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_in rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.198%)  route 0.093ns (30.802%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.637     1.584    u2/smi_config_inst/smi_inst/clk
    SLICE_X108Y54        FDCE                                         r  u2/smi_config_inst/smi_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y54        FDCE (Prop_fdce_C_Q)         0.164     1.748 r  u2/smi_config_inst/smi_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=2, routed)           0.093     1.841    u2/smi_config_inst/smi_inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X109Y54        LUT4 (Prop_lut4_I0_O)        0.045     1.886 r  u2/smi_config_inst/smi_inst/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.886    u2/smi_config_inst/smi_inst/FSM_onehot_state[0]_i_1_n_0
    SLICE_X109Y54        FDPE                                         r  u2/smi_config_inst/smi_inst/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.907     2.101    u2/smi_config_inst/smi_inst/clk
    SLICE_X109Y54        FDPE                                         r  u2/smi_config_inst/smi_inst/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.504     1.597    
    SLICE_X109Y54        FDPE (Hold_fdpe_C_D)         0.091     1.688    u2/smi_config_inst/smi_inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 u4/smi_config_inst/smi_inst/write_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u4/smi_config_inst/smi_inst/write_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_in rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.312%)  route 0.117ns (38.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.630     1.577    u4/smi_config_inst/smi_inst/clk
    SLICE_X110Y21        FDCE                                         r  u4/smi_config_inst/smi_inst/write_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y21        FDCE (Prop_fdce_C_Q)         0.141     1.718 r  u4/smi_config_inst/smi_inst/write_cnt_reg[3]/Q
                         net (fo=11, routed)          0.117     1.835    u4/smi_config_inst/smi_inst/write_cnt_reg[3]
    SLICE_X111Y21        LUT6 (Prop_lut6_I4_O)        0.045     1.880 r  u4/smi_config_inst/smi_inst/write_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.880    u4/smi_config_inst/smi_inst/write_cnt[4]_i_1_n_0
    SLICE_X111Y21        FDCE                                         r  u4/smi_config_inst/smi_inst/write_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.899     2.093    u4/smi_config_inst/smi_inst/clk
    SLICE_X111Y21        FDCE                                         r  u4/smi_config_inst/smi_inst/write_cnt_reg[4]/C
                         clock pessimism             -0.503     1.590    
    SLICE_X111Y21        FDCE (Hold_fdce_C_D)         0.091     1.681    u4/smi_config_inst/smi_inst/write_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_in
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y2  sys_clk_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X113Y31  u4/reset_m0/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X113Y33  u4/reset_m0/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X113Y33  u4/reset_m0/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X113Y33  u4/reset_m0/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X113Y33  u4/reset_m0/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X113Y34  u4/reset_m0/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X113Y34  u4/reset_m0/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X113Y63  u1/reset_m0/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X113Y66  u1/reset_m0/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y67  u1/reset_m0/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y67  u1/reset_m0/cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y67  u1/reset_m0/cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y67  u1/reset_m0/cnt_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y66  u1/reset_m0/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y65  u1/reset_m0/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y65  u1/reset_m0/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y66  u1/reset_m0/cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y66  u1/reset_m0/cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y66  u1/reset_m0/cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y63  u1/reset_m0/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y63  u1/reset_m0/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y66  u1/reset_m0/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y65  u1/reset_m0/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y65  u1/reset_m0/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y66  u1/reset_m0/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y66  u1/reset_m0/cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y66  u1/reset_m0/cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y39  u2/reset_m0/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y41  u2/reset_m0/cnt_reg[10]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  e1_rrxc
  To Clock:  e1_rrxc

Setup :            0  Failing Endpoints,  Worst Slack        2.142ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.395ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.142ns  (required time - arrival time)
  Source:                 u1/arbi_inst/link_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp9_reg[27]/CLR
                            (recovery check against rising-edge clock e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rrxc rise@8.000ns - e1_rrxc rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 0.538ns (10.415%)  route 4.628ns (89.585%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 12.318 - 8.000 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         1.384     1.384 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.257    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.342 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.560     4.902    u1/arbi_inst/clk
    SLICE_X108Y70        FDCE                                         r  u1/arbi_inst/link_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y70        FDCE (Prop_fdce_C_Q)         0.433     5.335 r  u1/arbi_inst/link_d2_reg/Q
                         net (fo=1, routed)           0.659     5.993    u1/arbi_inst/link_d2
    SLICE_X108Y70        LUT2 (Prop_lut2_I0_O)        0.105     6.098 f  u1/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2852, routed)        3.969    10.067    u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X48Y71         FDCE                                         f  u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp9_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock e1_rrxc rise edge)    8.000     8.000 r  
    K19                                               0.000     8.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         1.318     9.318 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.019    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.096 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.222    12.318    u1/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X48Y71         FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp9_reg[27]/C
                         clock pessimism              0.257    12.576    
                         clock uncertainty           -0.035    12.540    
    SLICE_X48Y71         FDCE (Recov_fdce_C_CLR)     -0.331    12.209    u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp9_reg[27]
  -------------------------------------------------------------------
                         required time                         12.209    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                  2.142    

Slack (MET) :             2.142ns  (required time - arrival time)
  Source:                 u1/arbi_inst/link_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp9_reg[28]/CLR
                            (recovery check against rising-edge clock e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rrxc rise@8.000ns - e1_rrxc rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 0.538ns (10.415%)  route 4.628ns (89.585%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 12.318 - 8.000 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         1.384     1.384 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.257    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.342 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.560     4.902    u1/arbi_inst/clk
    SLICE_X108Y70        FDCE                                         r  u1/arbi_inst/link_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y70        FDCE (Prop_fdce_C_Q)         0.433     5.335 r  u1/arbi_inst/link_d2_reg/Q
                         net (fo=1, routed)           0.659     5.993    u1/arbi_inst/link_d2
    SLICE_X108Y70        LUT2 (Prop_lut2_I0_O)        0.105     6.098 f  u1/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2852, routed)        3.969    10.067    u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X48Y71         FDCE                                         f  u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp9_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock e1_rrxc rise edge)    8.000     8.000 r  
    K19                                               0.000     8.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         1.318     9.318 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.019    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.096 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.222    12.318    u1/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X48Y71         FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp9_reg[28]/C
                         clock pessimism              0.257    12.576    
                         clock uncertainty           -0.035    12.540    
    SLICE_X48Y71         FDCE (Recov_fdce_C_CLR)     -0.331    12.209    u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp9_reg[28]
  -------------------------------------------------------------------
                         required time                         12.209    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                  2.142    

Slack (MET) :             2.142ns  (required time - arrival time)
  Source:                 u1/arbi_inst/link_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp9_reg[29]/CLR
                            (recovery check against rising-edge clock e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rrxc rise@8.000ns - e1_rrxc rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 0.538ns (10.415%)  route 4.628ns (89.585%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 12.318 - 8.000 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         1.384     1.384 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.257    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.342 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.560     4.902    u1/arbi_inst/clk
    SLICE_X108Y70        FDCE                                         r  u1/arbi_inst/link_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y70        FDCE (Prop_fdce_C_Q)         0.433     5.335 r  u1/arbi_inst/link_d2_reg/Q
                         net (fo=1, routed)           0.659     5.993    u1/arbi_inst/link_d2
    SLICE_X108Y70        LUT2 (Prop_lut2_I0_O)        0.105     6.098 f  u1/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2852, routed)        3.969    10.067    u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X48Y71         FDCE                                         f  u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp9_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock e1_rrxc rise edge)    8.000     8.000 r  
    K19                                               0.000     8.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         1.318     9.318 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.019    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.096 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.222    12.318    u1/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X48Y71         FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp9_reg[29]/C
                         clock pessimism              0.257    12.576    
                         clock uncertainty           -0.035    12.540    
    SLICE_X48Y71         FDCE (Recov_fdce_C_CLR)     -0.331    12.209    u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp9_reg[29]
  -------------------------------------------------------------------
                         required time                         12.209    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                  2.142    

Slack (MET) :             2.142ns  (required time - arrival time)
  Source:                 u1/arbi_inst/link_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp9_reg[31]/CLR
                            (recovery check against rising-edge clock e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rrxc rise@8.000ns - e1_rrxc rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 0.538ns (10.415%)  route 4.628ns (89.585%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 12.318 - 8.000 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         1.384     1.384 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.257    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.342 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.560     4.902    u1/arbi_inst/clk
    SLICE_X108Y70        FDCE                                         r  u1/arbi_inst/link_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y70        FDCE (Prop_fdce_C_Q)         0.433     5.335 r  u1/arbi_inst/link_d2_reg/Q
                         net (fo=1, routed)           0.659     5.993    u1/arbi_inst/link_d2
    SLICE_X108Y70        LUT2 (Prop_lut2_I0_O)        0.105     6.098 f  u1/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2852, routed)        3.969    10.067    u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X48Y71         FDCE                                         f  u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp9_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock e1_rrxc rise edge)    8.000     8.000 r  
    K19                                               0.000     8.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         1.318     9.318 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.019    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.096 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.222    12.318    u1/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X48Y71         FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp9_reg[31]/C
                         clock pessimism              0.257    12.576    
                         clock uncertainty           -0.035    12.540    
    SLICE_X48Y71         FDCE (Recov_fdce_C_CLR)     -0.331    12.209    u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp9_reg[31]
  -------------------------------------------------------------------
                         required time                         12.209    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                  2.142    

Slack (MET) :             2.146ns  (required time - arrival time)
  Source:                 u1/arbi_inst/link_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[25]/CLR
                            (recovery check against rising-edge clock e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rrxc rise@8.000ns - e1_rrxc rise@0.000ns)
  Data Path Delay:        5.162ns  (logic 0.538ns (10.422%)  route 4.624ns (89.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 12.318 - 8.000 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         1.384     1.384 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.257    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.342 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.560     4.902    u1/arbi_inst/clk
    SLICE_X108Y70        FDCE                                         r  u1/arbi_inst/link_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y70        FDCE (Prop_fdce_C_Q)         0.433     5.335 r  u1/arbi_inst/link_d2_reg/Q
                         net (fo=1, routed)           0.659     5.993    u1/arbi_inst/link_d2
    SLICE_X108Y70        LUT2 (Prop_lut2_I0_O)        0.105     6.098 f  u1/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2852, routed)        3.966    10.064    u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X49Y71         FDCE                                         f  u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock e1_rrxc rise edge)    8.000     8.000 r  
    K19                                               0.000     8.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         1.318     9.318 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.019    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.096 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.222    12.318    u1/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X49Y71         FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[25]/C
                         clock pessimism              0.257    12.576    
                         clock uncertainty           -0.035    12.540    
    SLICE_X49Y71         FDCE (Recov_fdce_C_CLR)     -0.331    12.209    u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[25]
  -------------------------------------------------------------------
                         required time                         12.209    
                         arrival time                         -10.064    
  -------------------------------------------------------------------
                         slack                                  2.146    

Slack (MET) :             2.146ns  (required time - arrival time)
  Source:                 u1/arbi_inst/link_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[26]/CLR
                            (recovery check against rising-edge clock e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rrxc rise@8.000ns - e1_rrxc rise@0.000ns)
  Data Path Delay:        5.162ns  (logic 0.538ns (10.422%)  route 4.624ns (89.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 12.318 - 8.000 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         1.384     1.384 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.257    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.342 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.560     4.902    u1/arbi_inst/clk
    SLICE_X108Y70        FDCE                                         r  u1/arbi_inst/link_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y70        FDCE (Prop_fdce_C_Q)         0.433     5.335 r  u1/arbi_inst/link_d2_reg/Q
                         net (fo=1, routed)           0.659     5.993    u1/arbi_inst/link_d2
    SLICE_X108Y70        LUT2 (Prop_lut2_I0_O)        0.105     6.098 f  u1/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2852, routed)        3.966    10.064    u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X49Y71         FDCE                                         f  u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock e1_rrxc rise edge)    8.000     8.000 r  
    K19                                               0.000     8.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         1.318     9.318 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.019    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.096 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.222    12.318    u1/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X49Y71         FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[26]/C
                         clock pessimism              0.257    12.576    
                         clock uncertainty           -0.035    12.540    
    SLICE_X49Y71         FDCE (Recov_fdce_C_CLR)     -0.331    12.209    u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[26]
  -------------------------------------------------------------------
                         required time                         12.209    
                         arrival time                         -10.064    
  -------------------------------------------------------------------
                         slack                                  2.146    

Slack (MET) :             2.146ns  (required time - arrival time)
  Source:                 u1/arbi_inst/link_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[27]/CLR
                            (recovery check against rising-edge clock e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rrxc rise@8.000ns - e1_rrxc rise@0.000ns)
  Data Path Delay:        5.162ns  (logic 0.538ns (10.422%)  route 4.624ns (89.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 12.318 - 8.000 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         1.384     1.384 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.257    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.342 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.560     4.902    u1/arbi_inst/clk
    SLICE_X108Y70        FDCE                                         r  u1/arbi_inst/link_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y70        FDCE (Prop_fdce_C_Q)         0.433     5.335 r  u1/arbi_inst/link_d2_reg/Q
                         net (fo=1, routed)           0.659     5.993    u1/arbi_inst/link_d2
    SLICE_X108Y70        LUT2 (Prop_lut2_I0_O)        0.105     6.098 f  u1/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2852, routed)        3.966    10.064    u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X49Y71         FDCE                                         f  u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock e1_rrxc rise edge)    8.000     8.000 r  
    K19                                               0.000     8.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         1.318     9.318 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.019    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.096 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.222    12.318    u1/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X49Y71         FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[27]/C
                         clock pessimism              0.257    12.576    
                         clock uncertainty           -0.035    12.540    
    SLICE_X49Y71         FDCE (Recov_fdce_C_CLR)     -0.331    12.209    u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[27]
  -------------------------------------------------------------------
                         required time                         12.209    
                         arrival time                         -10.064    
  -------------------------------------------------------------------
                         slack                                  2.146    

Slack (MET) :             2.146ns  (required time - arrival time)
  Source:                 u1/arbi_inst/link_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[28]/CLR
                            (recovery check against rising-edge clock e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rrxc rise@8.000ns - e1_rrxc rise@0.000ns)
  Data Path Delay:        5.162ns  (logic 0.538ns (10.422%)  route 4.624ns (89.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 12.318 - 8.000 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         1.384     1.384 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.257    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.342 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.560     4.902    u1/arbi_inst/clk
    SLICE_X108Y70        FDCE                                         r  u1/arbi_inst/link_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y70        FDCE (Prop_fdce_C_Q)         0.433     5.335 r  u1/arbi_inst/link_d2_reg/Q
                         net (fo=1, routed)           0.659     5.993    u1/arbi_inst/link_d2
    SLICE_X108Y70        LUT2 (Prop_lut2_I0_O)        0.105     6.098 f  u1/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2852, routed)        3.966    10.064    u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X49Y71         FDCE                                         f  u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock e1_rrxc rise edge)    8.000     8.000 r  
    K19                                               0.000     8.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         1.318     9.318 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.019    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.096 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.222    12.318    u1/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X49Y71         FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[28]/C
                         clock pessimism              0.257    12.576    
                         clock uncertainty           -0.035    12.540    
    SLICE_X49Y71         FDCE (Recov_fdce_C_CLR)     -0.331    12.209    u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[28]
  -------------------------------------------------------------------
                         required time                         12.209    
                         arrival time                         -10.064    
  -------------------------------------------------------------------
                         slack                                  2.146    

Slack (MET) :             2.146ns  (required time - arrival time)
  Source:                 u1/arbi_inst/link_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[29]/CLR
                            (recovery check against rising-edge clock e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rrxc rise@8.000ns - e1_rrxc rise@0.000ns)
  Data Path Delay:        5.162ns  (logic 0.538ns (10.422%)  route 4.624ns (89.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 12.318 - 8.000 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         1.384     1.384 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.257    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.342 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.560     4.902    u1/arbi_inst/clk
    SLICE_X108Y70        FDCE                                         r  u1/arbi_inst/link_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y70        FDCE (Prop_fdce_C_Q)         0.433     5.335 r  u1/arbi_inst/link_d2_reg/Q
                         net (fo=1, routed)           0.659     5.993    u1/arbi_inst/link_d2
    SLICE_X108Y70        LUT2 (Prop_lut2_I0_O)        0.105     6.098 f  u1/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2852, routed)        3.966    10.064    u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X49Y71         FDCE                                         f  u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock e1_rrxc rise edge)    8.000     8.000 r  
    K19                                               0.000     8.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         1.318     9.318 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.019    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.096 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.222    12.318    u1/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X49Y71         FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[29]/C
                         clock pessimism              0.257    12.576    
                         clock uncertainty           -0.035    12.540    
    SLICE_X49Y71         FDCE (Recov_fdce_C_CLR)     -0.331    12.209    u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[29]
  -------------------------------------------------------------------
                         required time                         12.209    
                         arrival time                         -10.064    
  -------------------------------------------------------------------
                         slack                                  2.146    

Slack (MET) :             2.146ns  (required time - arrival time)
  Source:                 u1/arbi_inst/link_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[30]/CLR
                            (recovery check against rising-edge clock e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e1_rrxc rise@8.000ns - e1_rrxc rise@0.000ns)
  Data Path Delay:        5.162ns  (logic 0.538ns (10.422%)  route 4.624ns (89.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 12.318 - 8.000 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         1.384     1.384 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.257    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.342 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.560     4.902    u1/arbi_inst/clk
    SLICE_X108Y70        FDCE                                         r  u1/arbi_inst/link_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y70        FDCE (Prop_fdce_C_Q)         0.433     5.335 r  u1/arbi_inst/link_d2_reg/Q
                         net (fo=1, routed)           0.659     5.993    u1/arbi_inst/link_d2
    SLICE_X108Y70        LUT2 (Prop_lut2_I0_O)        0.105     6.098 f  u1/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2852, routed)        3.966    10.064    u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X49Y71         FDCE                                         f  u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock e1_rrxc rise edge)    8.000     8.000 r  
    K19                                               0.000     8.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         1.318     9.318 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.019    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.096 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.222    12.318    u1/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X49Y71         FDCE                                         r  u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[30]/C
                         clock pessimism              0.257    12.576    
                         clock uncertainty           -0.035    12.540    
    SLICE_X49Y71         FDCE (Recov_fdce_C_CLR)     -0.331    12.209    u1/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[30]
  -------------------------------------------------------------------
                         required time                         12.209    
                         arrival time                         -10.064    
  -------------------------------------------------------------------
                         slack                                  2.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[11]/PRE
                            (removal check against rising-edge clock e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rrxc rise@0.000ns - e1_rrxc rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.736%)  route 0.197ns (58.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.895    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.628     1.549    u1/mac_test0/mac_top0/mac_tx0/mac0/e_gtxc
    SLICE_X107Y81        FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y81        FDPE (Prop_fdpe_C_Q)         0.141     1.690 f  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.197     1.886    u1/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X108Y81        FDPE                                         f  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.139    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.896     2.064    u1/mac_test0/mac_top0/mac_tx0/c0/e_gtxc
    SLICE_X108Y81        FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[11]/C
                         clock pessimism             -0.502     1.563    
    SLICE_X108Y81        FDPE (Remov_fdpe_C_PRE)     -0.071     1.492    u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[30]/PRE
                            (removal check against rising-edge clock e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rrxc rise@0.000ns - e1_rrxc rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.736%)  route 0.197ns (58.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.895    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.628     1.549    u1/mac_test0/mac_top0/mac_tx0/mac0/e_gtxc
    SLICE_X107Y81        FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y81        FDPE (Prop_fdpe_C_Q)         0.141     1.690 f  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.197     1.886    u1/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X108Y81        FDPE                                         f  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[30]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.139    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.896     2.064    u1/mac_test0/mac_top0/mac_tx0/c0/e_gtxc
    SLICE_X108Y81        FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[30]/C
                         clock pessimism             -0.502     1.563    
    SLICE_X108Y81        FDPE (Remov_fdpe_C_PRE)     -0.071     1.492    u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[13]/PRE
                            (removal check against rising-edge clock e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rrxc rise@0.000ns - e1_rrxc rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.799%)  route 0.205ns (59.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.895    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.628     1.549    u1/mac_test0/mac_top0/mac_tx0/mac0/e_gtxc
    SLICE_X107Y81        FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y81        FDPE (Prop_fdpe_C_Q)         0.141     1.690 f  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.205     1.894    u1/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X110Y81        FDPE                                         f  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.139    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.899     2.067    u1/mac_test0/mac_top0/mac_tx0/c0/e_gtxc
    SLICE_X110Y81        FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[13]/C
                         clock pessimism             -0.482     1.586    
    SLICE_X110Y81        FDPE (Remov_fdpe_C_PRE)     -0.095     1.491    u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[3]/PRE
                            (removal check against rising-edge clock e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rrxc rise@0.000ns - e1_rrxc rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.799%)  route 0.205ns (59.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.895    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.628     1.549    u1/mac_test0/mac_top0/mac_tx0/mac0/e_gtxc
    SLICE_X107Y81        FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y81        FDPE (Prop_fdpe_C_Q)         0.141     1.690 f  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.205     1.894    u1/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X110Y81        FDPE                                         f  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.139    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.899     2.067    u1/mac_test0/mac_top0/mac_tx0/c0/e_gtxc
    SLICE_X110Y81        FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[3]/C
                         clock pessimism             -0.482     1.586    
    SLICE_X110Y81        FDPE (Remov_fdpe_C_PRE)     -0.095     1.491    u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[15]/PRE
                            (removal check against rising-edge clock e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rrxc rise@0.000ns - e1_rrxc rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.736%)  route 0.197ns (58.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.895    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.628     1.549    u1/mac_test0/mac_top0/mac_tx0/mac0/e_gtxc
    SLICE_X107Y81        FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y81        FDPE (Prop_fdpe_C_Q)         0.141     1.690 f  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.197     1.886    u1/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X109Y81        FDPE                                         f  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.139    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.896     2.064    u1/mac_test0/mac_top0/mac_tx0/c0/e_gtxc
    SLICE_X109Y81        FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[15]/C
                         clock pessimism             -0.502     1.563    
    SLICE_X109Y81        FDPE (Remov_fdpe_C_PRE)     -0.095     1.468    u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[19]/PRE
                            (removal check against rising-edge clock e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rrxc rise@0.000ns - e1_rrxc rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.736%)  route 0.197ns (58.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.895    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.628     1.549    u1/mac_test0/mac_top0/mac_tx0/mac0/e_gtxc
    SLICE_X107Y81        FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y81        FDPE (Prop_fdpe_C_Q)         0.141     1.690 f  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.197     1.886    u1/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X109Y81        FDPE                                         f  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.139    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.896     2.064    u1/mac_test0/mac_top0/mac_tx0/c0/e_gtxc
    SLICE_X109Y81        FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[19]/C
                         clock pessimism             -0.502     1.563    
    SLICE_X109Y81        FDPE (Remov_fdpe_C_PRE)     -0.095     1.468    u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[28]/PRE
                            (removal check against rising-edge clock e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rrxc rise@0.000ns - e1_rrxc rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.736%)  route 0.197ns (58.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.895    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.628     1.549    u1/mac_test0/mac_top0/mac_tx0/mac0/e_gtxc
    SLICE_X107Y81        FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y81        FDPE (Prop_fdpe_C_Q)         0.141     1.690 f  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.197     1.886    u1/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X109Y81        FDPE                                         f  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[28]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.139    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.896     2.064    u1/mac_test0/mac_top0/mac_tx0/c0/e_gtxc
    SLICE_X109Y81        FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[28]/C
                         clock pessimism             -0.502     1.563    
    SLICE_X109Y81        FDPE (Remov_fdpe_C_PRE)     -0.095     1.468    u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[7]/PRE
                            (removal check against rising-edge clock e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rrxc rise@0.000ns - e1_rrxc rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.736%)  route 0.197ns (58.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.895    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.628     1.549    u1/mac_test0/mac_top0/mac_tx0/mac0/e_gtxc
    SLICE_X107Y81        FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y81        FDPE (Prop_fdpe_C_Q)         0.141     1.690 f  u1/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.197     1.886    u1/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X109Y81        FDPE                                         f  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.139    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.896     2.064    u1/mac_test0/mac_top0/mac_tx0/c0/e_gtxc
    SLICE_X109Y81        FDPE                                         r  u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[7]/C
                         clock pessimism             -0.502     1.563    
    SLICE_X109Y81        FDPE (Remov_fdpe_C_PRE)     -0.095     1.468    u1/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[25]/PRE
                            (removal check against rising-edge clock e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rrxc rise@0.000ns - e1_rrxc rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.838%)  route 0.202ns (55.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.895    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.599     1.520    u1/mac_test0/mac_top0/mac_rx0/mac0/e_gtxc
    SLICE_X100Y70        FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y70        FDPE (Prop_fdpe_C_Q)         0.164     1.684 f  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.202     1.885    u1/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X100Y68        FDPE                                         f  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.139    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.869     2.037    u1/mac_test0/mac_top0/mac_rx0/c0/e_gtxc
    SLICE_X100Y68        FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[25]/C
                         clock pessimism             -0.502     1.536    
    SLICE_X100Y68        FDPE (Remov_fdpe_C_PRE)     -0.071     1.465    u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[3]/PRE
                            (removal check against rising-edge clock e1_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e1_rrxc rise@0.000ns - e1_rrxc rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.838%)  route 0.202ns (55.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.895    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.599     1.520    u1/mac_test0/mac_top0/mac_rx0/mac0/e_gtxc
    SLICE_X100Y70        FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y70        FDPE (Prop_fdpe_C_Q)         0.164     1.684 f  u1/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.202     1.885    u1/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X100Y68        FDPE                                         f  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e1_rrxc rise edge)    0.000     0.000 r  
    K19                                               0.000     0.000 r  e1_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e1_rrxc
    K19                  IBUF (Prop_ibuf_I_O)         0.408     0.408 r  e1_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.139    u1/gmii_to_rgmii/e1_rrxc_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.168 r  u1/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.869     2.037    u1/mac_test0/mac_top0/mac_rx0/c0/e_gtxc
    SLICE_X100Y68        FDPE                                         r  u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[3]/C
                         clock pessimism             -0.502     1.536    
    SLICE_X100Y68        FDPE (Remov_fdpe_C_PRE)     -0.071     1.465    u1/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.421    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  e2_rrxc
  To Clock:  e2_rrxc

Setup :            0  Failing Endpoints,  Worst Slack        2.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.406ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.146ns  (required time - arrival time)
  Source:                 u2/arbi_inst/link_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/udp0/fifo_udp_len_reg[1]/CLR
                            (recovery check against rising-edge clock e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rrxc rise@8.000ns - e2_rrxc rise@0.000ns)
  Data Path Delay:        5.065ns  (logic 0.494ns (9.754%)  route 4.571ns (90.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 12.397 - 8.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.240    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.325 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.590     4.915    u2/arbi_inst/clk
    SLICE_X106Y42        FDCE                                         r  u2/arbi_inst/link_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y42        FDCE (Prop_fdce_C_Q)         0.379     5.294 r  u2/arbi_inst/link_d2_reg/Q
                         net (fo=1, routed)           0.542     5.837    u2/arbi_inst/link_d2
    SLICE_X106Y42        LUT2 (Prop_lut2_I0_O)        0.115     5.952 f  u2/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2852, routed)        4.029     9.980    u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X31Y40         FDCE                                         f  u2/mac_test0/mac_top0/mac_tx0/udp0/fifo_udp_len_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock e2_rrxc rise edge)    8.000     8.000 r  
    M19                                               0.000     8.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         1.302     9.302 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.003    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.080 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.317    12.397    u2/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X31Y40         FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/udp0/fifo_udp_len_reg[1]/C
                         clock pessimism              0.257    12.654    
                         clock uncertainty           -0.035    12.619    
    SLICE_X31Y40         FDCE (Recov_fdce_C_CLR)     -0.493    12.126    u2/mac_test0/mac_top0/mac_tx0/udp0/fifo_udp_len_reg[1]
  -------------------------------------------------------------------
                         required time                         12.126    
                         arrival time                          -9.980    
  -------------------------------------------------------------------
                         slack                                  2.146    

Slack (MET) :             2.146ns  (required time - arrival time)
  Source:                 u2/arbi_inst/link_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/udp0/ram_rdata_d0_reg[4]/CLR
                            (recovery check against rising-edge clock e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rrxc rise@8.000ns - e2_rrxc rise@0.000ns)
  Data Path Delay:        5.065ns  (logic 0.494ns (9.754%)  route 4.571ns (90.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 12.397 - 8.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.240    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.325 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.590     4.915    u2/arbi_inst/clk
    SLICE_X106Y42        FDCE                                         r  u2/arbi_inst/link_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y42        FDCE (Prop_fdce_C_Q)         0.379     5.294 r  u2/arbi_inst/link_d2_reg/Q
                         net (fo=1, routed)           0.542     5.837    u2/arbi_inst/link_d2
    SLICE_X106Y42        LUT2 (Prop_lut2_I0_O)        0.115     5.952 f  u2/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2852, routed)        4.029     9.980    u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X31Y40         FDCE                                         f  u2/mac_test0/mac_top0/mac_tx0/udp0/ram_rdata_d0_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock e2_rrxc rise edge)    8.000     8.000 r  
    M19                                               0.000     8.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         1.302     9.302 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.003    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.080 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.317    12.397    u2/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X31Y40         FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/udp0/ram_rdata_d0_reg[4]/C
                         clock pessimism              0.257    12.654    
                         clock uncertainty           -0.035    12.619    
    SLICE_X31Y40         FDCE (Recov_fdce_C_CLR)     -0.493    12.126    u2/mac_test0/mac_top0/mac_tx0/udp0/ram_rdata_d0_reg[4]
  -------------------------------------------------------------------
                         required time                         12.126    
                         arrival time                          -9.980    
  -------------------------------------------------------------------
                         slack                                  2.146    

Slack (MET) :             2.167ns  (required time - arrival time)
  Source:                 u2/arbi_inst/link_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length_reg[10]/CLR
                            (recovery check against rising-edge clock e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rrxc rise@8.000ns - e2_rrxc rise@0.000ns)
  Data Path Delay:        5.045ns  (logic 0.494ns (9.792%)  route 4.551ns (90.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 12.398 - 8.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.240    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.325 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.590     4.915    u2/arbi_inst/clk
    SLICE_X106Y42        FDCE                                         r  u2/arbi_inst/link_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y42        FDCE (Prop_fdce_C_Q)         0.379     5.294 r  u2/arbi_inst/link_d2_reg/Q
                         net (fo=1, routed)           0.542     5.837    u2/arbi_inst/link_d2
    SLICE_X106Y42        LUT2 (Prop_lut2_I0_O)        0.115     5.952 f  u2/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2852, routed)        4.009     9.960    u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X28Y42         FDCE                                         f  u2/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock e2_rrxc rise edge)    8.000     8.000 r  
    M19                                               0.000     8.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         1.302     9.302 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.003    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.080 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.318    12.398    u2/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X28Y42         FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length_reg[10]/C
                         clock pessimism              0.257    12.655    
                         clock uncertainty           -0.035    12.620    
    SLICE_X28Y42         FDCE (Recov_fdce_C_CLR)     -0.493    12.127    u2/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length_reg[10]
  -------------------------------------------------------------------
                         required time                         12.127    
                         arrival time                          -9.960    
  -------------------------------------------------------------------
                         slack                                  2.167    

Slack (MET) :             2.167ns  (required time - arrival time)
  Source:                 u2/arbi_inst/link_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length_reg[11]/CLR
                            (recovery check against rising-edge clock e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rrxc rise@8.000ns - e2_rrxc rise@0.000ns)
  Data Path Delay:        5.045ns  (logic 0.494ns (9.792%)  route 4.551ns (90.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 12.398 - 8.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.240    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.325 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.590     4.915    u2/arbi_inst/clk
    SLICE_X106Y42        FDCE                                         r  u2/arbi_inst/link_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y42        FDCE (Prop_fdce_C_Q)         0.379     5.294 r  u2/arbi_inst/link_d2_reg/Q
                         net (fo=1, routed)           0.542     5.837    u2/arbi_inst/link_d2
    SLICE_X106Y42        LUT2 (Prop_lut2_I0_O)        0.115     5.952 f  u2/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2852, routed)        4.009     9.960    u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X28Y42         FDCE                                         f  u2/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock e2_rrxc rise edge)    8.000     8.000 r  
    M19                                               0.000     8.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         1.302     9.302 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.003    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.080 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.318    12.398    u2/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X28Y42         FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length_reg[11]/C
                         clock pessimism              0.257    12.655    
                         clock uncertainty           -0.035    12.620    
    SLICE_X28Y42         FDCE (Recov_fdce_C_CLR)     -0.493    12.127    u2/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length_reg[11]
  -------------------------------------------------------------------
                         required time                         12.127    
                         arrival time                          -9.960    
  -------------------------------------------------------------------
                         slack                                  2.167    

Slack (MET) :             2.167ns  (required time - arrival time)
  Source:                 u2/arbi_inst/link_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length_reg[9]/CLR
                            (recovery check against rising-edge clock e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rrxc rise@8.000ns - e2_rrxc rise@0.000ns)
  Data Path Delay:        5.045ns  (logic 0.494ns (9.792%)  route 4.551ns (90.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 12.398 - 8.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.240    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.325 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.590     4.915    u2/arbi_inst/clk
    SLICE_X106Y42        FDCE                                         r  u2/arbi_inst/link_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y42        FDCE (Prop_fdce_C_Q)         0.379     5.294 r  u2/arbi_inst/link_d2_reg/Q
                         net (fo=1, routed)           0.542     5.837    u2/arbi_inst/link_d2
    SLICE_X106Y42        LUT2 (Prop_lut2_I0_O)        0.115     5.952 f  u2/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2852, routed)        4.009     9.960    u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X28Y42         FDCE                                         f  u2/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock e2_rrxc rise edge)    8.000     8.000 r  
    M19                                               0.000     8.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         1.302     9.302 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.003    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.080 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.318    12.398    u2/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X28Y42         FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length_reg[9]/C
                         clock pessimism              0.257    12.655    
                         clock uncertainty           -0.035    12.620    
    SLICE_X28Y42         FDCE (Recov_fdce_C_CLR)     -0.493    12.127    u2/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length_reg[9]
  -------------------------------------------------------------------
                         required time                         12.127    
                         arrival time                          -9.960    
  -------------------------------------------------------------------
                         slack                                  2.167    

Slack (MET) :             2.167ns  (required time - arrival time)
  Source:                 u2/arbi_inst/link_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length_reg[10]/CLR
                            (recovery check against rising-edge clock e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rrxc rise@8.000ns - e2_rrxc rise@0.000ns)
  Data Path Delay:        5.045ns  (logic 0.494ns (9.792%)  route 4.551ns (90.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 12.398 - 8.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.240    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.325 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.590     4.915    u2/arbi_inst/clk
    SLICE_X106Y42        FDCE                                         r  u2/arbi_inst/link_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y42        FDCE (Prop_fdce_C_Q)         0.379     5.294 r  u2/arbi_inst/link_d2_reg/Q
                         net (fo=1, routed)           0.542     5.837    u2/arbi_inst/link_d2
    SLICE_X106Y42        LUT2 (Prop_lut2_I0_O)        0.115     5.952 f  u2/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2852, routed)        4.009     9.960    u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X28Y42         FDCE                                         f  u2/mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock e2_rrxc rise edge)    8.000     8.000 r  
    M19                                               0.000     8.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         1.302     9.302 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.003    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.080 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.318    12.398    u2/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X28Y42         FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length_reg[10]/C
                         clock pessimism              0.257    12.655    
                         clock uncertainty           -0.035    12.620    
    SLICE_X28Y42         FDCE (Recov_fdce_C_CLR)     -0.493    12.127    u2/mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length_reg[10]
  -------------------------------------------------------------------
                         required time                         12.127    
                         arrival time                          -9.960    
  -------------------------------------------------------------------
                         slack                                  2.167    

Slack (MET) :             2.167ns  (required time - arrival time)
  Source:                 u2/arbi_inst/link_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length_reg[11]/CLR
                            (recovery check against rising-edge clock e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rrxc rise@8.000ns - e2_rrxc rise@0.000ns)
  Data Path Delay:        5.045ns  (logic 0.494ns (9.792%)  route 4.551ns (90.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 12.398 - 8.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.240    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.325 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.590     4.915    u2/arbi_inst/clk
    SLICE_X106Y42        FDCE                                         r  u2/arbi_inst/link_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y42        FDCE (Prop_fdce_C_Q)         0.379     5.294 r  u2/arbi_inst/link_d2_reg/Q
                         net (fo=1, routed)           0.542     5.837    u2/arbi_inst/link_d2
    SLICE_X106Y42        LUT2 (Prop_lut2_I0_O)        0.115     5.952 f  u2/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2852, routed)        4.009     9.960    u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X28Y42         FDCE                                         f  u2/mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock e2_rrxc rise edge)    8.000     8.000 r  
    M19                                               0.000     8.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         1.302     9.302 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.003    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.080 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.318    12.398    u2/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X28Y42         FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length_reg[11]/C
                         clock pessimism              0.257    12.655    
                         clock uncertainty           -0.035    12.620    
    SLICE_X28Y42         FDCE (Recov_fdce_C_CLR)     -0.493    12.127    u2/mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length_reg[11]
  -------------------------------------------------------------------
                         required time                         12.127    
                         arrival time                          -9.960    
  -------------------------------------------------------------------
                         slack                                  2.167    

Slack (MET) :             2.170ns  (required time - arrival time)
  Source:                 u2/arbi_inst/link_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length_reg[15]/CLR
                            (recovery check against rising-edge clock e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rrxc rise@8.000ns - e2_rrxc rise@0.000ns)
  Data Path Delay:        5.041ns  (logic 0.494ns (9.799%)  route 4.547ns (90.201%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 12.398 - 8.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.240    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.325 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.590     4.915    u2/arbi_inst/clk
    SLICE_X106Y42        FDCE                                         r  u2/arbi_inst/link_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y42        FDCE (Prop_fdce_C_Q)         0.379     5.294 r  u2/arbi_inst/link_d2_reg/Q
                         net (fo=1, routed)           0.542     5.837    u2/arbi_inst/link_d2
    SLICE_X106Y42        LUT2 (Prop_lut2_I0_O)        0.115     5.952 f  u2/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2852, routed)        4.005     9.956    u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X29Y42         FDCE                                         f  u2/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock e2_rrxc rise edge)    8.000     8.000 r  
    M19                                               0.000     8.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         1.302     9.302 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.003    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.080 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.318    12.398    u2/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X29Y42         FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length_reg[15]/C
                         clock pessimism              0.257    12.655    
                         clock uncertainty           -0.035    12.620    
    SLICE_X29Y42         FDCE (Recov_fdce_C_CLR)     -0.493    12.127    u2/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length_reg[15]
  -------------------------------------------------------------------
                         required time                         12.127    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  2.170    

Slack (MET) :             2.170ns  (required time - arrival time)
  Source:                 u2/arbi_inst/link_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length_reg[5]/CLR
                            (recovery check against rising-edge clock e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rrxc rise@8.000ns - e2_rrxc rise@0.000ns)
  Data Path Delay:        5.041ns  (logic 0.494ns (9.799%)  route 4.547ns (90.201%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 12.398 - 8.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.240    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.325 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.590     4.915    u2/arbi_inst/clk
    SLICE_X106Y42        FDCE                                         r  u2/arbi_inst/link_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y42        FDCE (Prop_fdce_C_Q)         0.379     5.294 r  u2/arbi_inst/link_d2_reg/Q
                         net (fo=1, routed)           0.542     5.837    u2/arbi_inst/link_d2
    SLICE_X106Y42        LUT2 (Prop_lut2_I0_O)        0.115     5.952 f  u2/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2852, routed)        4.005     9.956    u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X29Y42         FDCE                                         f  u2/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock e2_rrxc rise edge)    8.000     8.000 r  
    M19                                               0.000     8.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         1.302     9.302 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.003    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.080 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.318    12.398    u2/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X29Y42         FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length_reg[5]/C
                         clock pessimism              0.257    12.655    
                         clock uncertainty           -0.035    12.620    
    SLICE_X29Y42         FDCE (Recov_fdce_C_CLR)     -0.493    12.127    u2/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length_reg[5]
  -------------------------------------------------------------------
                         required time                         12.127    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  2.170    

Slack (MET) :             2.170ns  (required time - arrival time)
  Source:                 u2/arbi_inst/link_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length_reg[8]/CLR
                            (recovery check against rising-edge clock e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e2_rrxc rise@8.000ns - e2_rrxc rise@0.000ns)
  Data Path Delay:        5.041ns  (logic 0.494ns (9.799%)  route 4.547ns (90.201%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 12.398 - 8.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         1.367     1.367 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.240    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     3.325 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.590     4.915    u2/arbi_inst/clk
    SLICE_X106Y42        FDCE                                         r  u2/arbi_inst/link_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y42        FDCE (Prop_fdce_C_Q)         0.379     5.294 r  u2/arbi_inst/link_d2_reg/Q
                         net (fo=1, routed)           0.542     5.837    u2/arbi_inst/link_d2
    SLICE_X106Y42        LUT2 (Prop_lut2_I0_O)        0.115     5.952 f  u2/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2852, routed)        4.005     9.956    u2/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X29Y42         FDCE                                         f  u2/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock e2_rrxc rise edge)    8.000     8.000 r  
    M19                                               0.000     8.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         1.302     9.302 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.003    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.080 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.318    12.398    u2/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X29Y42         FDCE                                         r  u2/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length_reg[8]/C
                         clock pessimism              0.257    12.655    
                         clock uncertainty           -0.035    12.620    
    SLICE_X29Y42         FDCE (Recov_fdce_C_CLR)     -0.493    12.127    u2/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length_reg[8]
  -------------------------------------------------------------------
                         required time                         12.127    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  2.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rrxc rise@0.000ns - e2_rrxc rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.478%)  route 0.188ns (59.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.879    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.608     1.512    u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X97Y33         FDPE                                         r  u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y33         FDPE (Prop_fdpe_C_Q)         0.128     1.640 f  u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.188     1.829    u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X98Y33         FDPE                                         f  u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.876     2.028    u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X98Y33         FDPE                                         r  u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.481     1.547    
    SLICE_X98Y33         FDPE (Remov_fdpe_C_PRE)     -0.125     1.422    u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rrxc rise@0.000ns - e2_rrxc rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.478%)  route 0.188ns (59.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.879    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.608     1.512    u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X97Y33         FDPE                                         r  u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y33         FDPE (Prop_fdpe_C_Q)         0.128     1.640 f  u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.188     1.829    u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X98Y33         FDPE                                         f  u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.876     2.028    u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X98Y33         FDPE                                         r  u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.481     1.547    
    SLICE_X98Y33         FDPE (Remov_fdpe_C_PRE)     -0.125     1.422    u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rrxc rise@0.000ns - e2_rrxc rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.148ns (51.726%)  route 0.138ns (48.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.879    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.607     1.511    u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X96Y32         FDPE                                         r  u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y32         FDPE (Prop_fdpe_C_Q)         0.148     1.659 f  u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.138     1.798    u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X97Y33         FDPE                                         f  u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.876     2.028    u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X97Y33         FDPE                                         r  u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.502     1.526    
    SLICE_X97Y33         FDPE (Remov_fdpe_C_PRE)     -0.148     1.378    u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rrxc rise@0.000ns - e2_rrxc rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.148ns (51.726%)  route 0.138ns (48.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.879    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.607     1.511    u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X96Y32         FDPE                                         r  u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y32         FDPE (Prop_fdpe_C_Q)         0.148     1.659 f  u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.138     1.798    u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X97Y33         FDPE                                         f  u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.876     2.028    u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X97Y33         FDPE                                         r  u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.502     1.526    
    SLICE_X97Y33         FDPE (Remov_fdpe_C_PRE)     -0.148     1.378    u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rrxc rise@0.000ns - e2_rrxc rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.148ns (51.726%)  route 0.138ns (48.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.879    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.607     1.511    u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X96Y32         FDPE                                         r  u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y32         FDPE (Prop_fdpe_C_Q)         0.148     1.659 f  u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.138     1.798    u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X97Y33         FDPE                                         f  u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.876     2.028    u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X97Y33         FDPE                                         r  u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.502     1.526    
    SLICE_X97Y33         FDPE (Remov_fdpe_C_PRE)     -0.148     1.378    u2/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rrxc rise@0.000ns - e2_rrxc rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.128ns (40.221%)  route 0.190ns (59.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.879    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.634     1.538    u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X109Y31        FDPE                                         r  u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y31        FDPE (Prop_fdpe_C_Q)         0.128     1.666 f  u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.190     1.857    u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X108Y29        FDPE                                         f  u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.901     2.053    u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X108Y29        FDPE                                         r  u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.503     1.550    
    SLICE_X108Y29        FDPE (Remov_fdpe_C_PRE)     -0.125     1.425    u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rrxc rise@0.000ns - e2_rrxc rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.128ns (40.221%)  route 0.190ns (59.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.879    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.634     1.538    u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X109Y31        FDPE                                         r  u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y31        FDPE (Prop_fdpe_C_Q)         0.128     1.666 f  u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.190     1.857    u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X108Y29        FDPE                                         f  u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.901     2.053    u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X108Y29        FDPE                                         r  u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.503     1.550    
    SLICE_X108Y29        FDPE (Remov_fdpe_C_PRE)     -0.125     1.425    u2/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[12]/PRE
                            (removal check against rising-edge clock e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rrxc rise@0.000ns - e2_rrxc rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.799%)  route 0.276ns (66.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.879    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.609     1.513    u2/mac_test0/mac_top0/mac_tx0/mac0/e_gtxc
    SLICE_X105Y52        FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y52        FDPE (Prop_fdpe_C_Q)         0.141     1.654 f  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.276     1.931    u2/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X107Y52        FDPE                                         f  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.906     2.058    u2/mac_test0/mac_top0/mac_tx0/c0/e_gtxc
    SLICE_X107Y52        FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[12]/C
                         clock pessimism             -0.482     1.576    
    SLICE_X107Y52        FDPE (Remov_fdpe_C_PRE)     -0.095     1.481    u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[20]/PRE
                            (removal check against rising-edge clock e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rrxc rise@0.000ns - e2_rrxc rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.799%)  route 0.276ns (66.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.879    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.609     1.513    u2/mac_test0/mac_top0/mac_tx0/mac0/e_gtxc
    SLICE_X105Y52        FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y52        FDPE (Prop_fdpe_C_Q)         0.141     1.654 f  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.276     1.931    u2/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X107Y52        FDPE                                         f  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[20]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.906     2.058    u2/mac_test0/mac_top0/mac_tx0/c0/e_gtxc
    SLICE_X107Y52        FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[20]/C
                         clock pessimism             -0.482     1.576    
    SLICE_X107Y52        FDPE (Remov_fdpe_C_PRE)     -0.095     1.481    u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[28]/PRE
                            (removal check against rising-edge clock e2_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e2_rrxc rise@0.000ns - e2_rrxc rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.799%)  route 0.276ns (66.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.879    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.905 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.609     1.513    u2/mac_test0/mac_top0/mac_tx0/mac0/e_gtxc
    SLICE_X105Y52        FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y52        FDPE (Prop_fdpe_C_Q)         0.141     1.654 f  u2/mac_test0/mac_top0/mac_tx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.276     1.931    u2/mac_test0/mac_top0/mac_tx0/c0/AS[0]
    SLICE_X107Y52        FDPE                                         f  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[28]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e2_rrxc rise edge)    0.000     0.000 r  
    M19                                               0.000     0.000 r  e2_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e2_rrxc
    M19                  IBUF (Prop_ibuf_I_O)         0.392     0.392 r  e2_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.123    u2/gmii_to_rgmii/e2_rrxc_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  u2/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.906     2.058    u2/mac_test0/mac_top0/mac_tx0/c0/e_gtxc
    SLICE_X107Y52        FDPE                                         r  u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[28]/C
                         clock pessimism             -0.482     1.576    
    SLICE_X107Y52        FDPE (Remov_fdpe_C_PRE)     -0.095     1.481    u2/mac_test0/mac_top0/mac_tx0/c0/Crc_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.449    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  e3_rrxc
  To Clock:  e3_rrxc

Setup :            0  Failing Endpoints,  Worst Slack        2.383ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.383ns  (required time - arrival time)
  Source:                 u3/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/mac_top0/mac_tx0/udp0/fifo_udp_len_reg[14]/CLR
                            (recovery check against rising-edge clock e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rrxc rise@8.000ns - e3_rrxc rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 0.503ns (10.232%)  route 4.413ns (89.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 12.487 - 8.000 ) 
    Source Clock Delay      (SCD):    4.917ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.329    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.414 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.503     4.917    u3/arbi_inst/clk
    SLICE_X97Y24         FDPE                                         r  u3/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y24         FDPE (Prop_fdpe_C_Q)         0.379     5.296 r  u3/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.407     5.703    u3/arbi_inst/e_rst_en
    SLICE_X97Y24         LUT2 (Prop_lut2_I1_O)        0.124     5.827 f  u3/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2852, routed)        4.006     9.833    u3/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X23Y11         FDCE                                         f  u3/mac_test0/mac_top0/mac_tx0/udp0/fifo_udp_len_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock e3_rrxc rise edge)    8.000     8.000 r  
    W16                                               0.000     8.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         1.390     9.390 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.091    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.168 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.319    12.487    u3/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X23Y11         FDCE                                         r  u3/mac_test0/mac_top0/mac_tx0/udp0/fifo_udp_len_reg[14]/C
                         clock pessimism              0.258    12.745    
                         clock uncertainty           -0.035    12.710    
    SLICE_X23Y11         FDCE (Recov_fdce_C_CLR)     -0.493    12.217    u3/mac_test0/mac_top0/mac_tx0/udp0/fifo_udp_len_reg[14]
  -------------------------------------------------------------------
                         required time                         12.217    
                         arrival time                          -9.833    
  -------------------------------------------------------------------
                         slack                                  2.383    

Slack (MET) :             2.383ns  (required time - arrival time)
  Source:                 u3/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/mac_top0/mac_tx0/udp0/fifo_udp_len_reg[4]/CLR
                            (recovery check against rising-edge clock e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rrxc rise@8.000ns - e3_rrxc rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 0.503ns (10.232%)  route 4.413ns (89.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 12.487 - 8.000 ) 
    Source Clock Delay      (SCD):    4.917ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.329    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.414 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.503     4.917    u3/arbi_inst/clk
    SLICE_X97Y24         FDPE                                         r  u3/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y24         FDPE (Prop_fdpe_C_Q)         0.379     5.296 r  u3/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.407     5.703    u3/arbi_inst/e_rst_en
    SLICE_X97Y24         LUT2 (Prop_lut2_I1_O)        0.124     5.827 f  u3/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2852, routed)        4.006     9.833    u3/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X23Y11         FDCE                                         f  u3/mac_test0/mac_top0/mac_tx0/udp0/fifo_udp_len_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock e3_rrxc rise edge)    8.000     8.000 r  
    W16                                               0.000     8.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         1.390     9.390 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.091    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.168 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.319    12.487    u3/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X23Y11         FDCE                                         r  u3/mac_test0/mac_top0/mac_tx0/udp0/fifo_udp_len_reg[4]/C
                         clock pessimism              0.258    12.745    
                         clock uncertainty           -0.035    12.710    
    SLICE_X23Y11         FDCE (Recov_fdce_C_CLR)     -0.493    12.217    u3/mac_test0/mac_top0/mac_tx0/udp0/fifo_udp_len_reg[4]
  -------------------------------------------------------------------
                         required time                         12.217    
                         arrival time                          -9.833    
  -------------------------------------------------------------------
                         slack                                  2.383    

Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 u3/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/mac_top0/mac_tx0/udp0/fifo_udp_len_reg[11]/CLR
                            (recovery check against rising-edge clock e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rrxc rise@8.000ns - e3_rrxc rise@0.000ns)
  Data Path Delay:        4.896ns  (logic 0.503ns (10.274%)  route 4.393ns (89.726%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 12.487 - 8.000 ) 
    Source Clock Delay      (SCD):    4.917ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.329    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.414 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.503     4.917    u3/arbi_inst/clk
    SLICE_X97Y24         FDPE                                         r  u3/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y24         FDPE (Prop_fdpe_C_Q)         0.379     5.296 r  u3/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.407     5.703    u3/arbi_inst/e_rst_en
    SLICE_X97Y24         LUT2 (Prop_lut2_I1_O)        0.124     5.827 f  u3/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2852, routed)        3.986     9.813    u3/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X23Y12         FDCE                                         f  u3/mac_test0/mac_top0/mac_tx0/udp0/fifo_udp_len_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock e3_rrxc rise edge)    8.000     8.000 r  
    W16                                               0.000     8.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         1.390     9.390 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.091    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.168 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.319    12.487    u3/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X23Y12         FDCE                                         r  u3/mac_test0/mac_top0/mac_tx0/udp0/fifo_udp_len_reg[11]/C
                         clock pessimism              0.258    12.745    
                         clock uncertainty           -0.035    12.710    
    SLICE_X23Y12         FDCE (Recov_fdce_C_CLR)     -0.493    12.217    u3/mac_test0/mac_top0/mac_tx0/udp0/fifo_udp_len_reg[11]
  -------------------------------------------------------------------
                         required time                         12.217    
                         arrival time                          -9.813    
  -------------------------------------------------------------------
                         slack                                  2.404    

Slack (MET) :             2.432ns  (required time - arrival time)
  Source:                 u3/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/mac_top0/mac_tx0/udp0/fifo_udp_len_reg[10]/CLR
                            (recovery check against rising-edge clock e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rrxc rise@8.000ns - e3_rrxc rise@0.000ns)
  Data Path Delay:        4.942ns  (logic 0.503ns (10.178%)  route 4.439ns (89.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 12.488 - 8.000 ) 
    Source Clock Delay      (SCD):    4.917ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.329    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.414 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.503     4.917    u3/arbi_inst/clk
    SLICE_X97Y24         FDPE                                         r  u3/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y24         FDPE (Prop_fdpe_C_Q)         0.379     5.296 r  u3/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.407     5.703    u3/arbi_inst/e_rst_en
    SLICE_X97Y24         LUT2 (Prop_lut2_I1_O)        0.124     5.827 f  u3/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2852, routed)        4.032     9.859    u3/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X22Y10         FDCE                                         f  u3/mac_test0/mac_top0/mac_tx0/udp0/fifo_udp_len_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock e3_rrxc rise edge)    8.000     8.000 r  
    W16                                               0.000     8.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         1.390     9.390 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.091    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.168 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.320    12.488    u3/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X22Y10         FDCE                                         r  u3/mac_test0/mac_top0/mac_tx0/udp0/fifo_udp_len_reg[10]/C
                         clock pessimism              0.258    12.746    
                         clock uncertainty           -0.035    12.711    
    SLICE_X22Y10         FDCE (Recov_fdce_C_CLR)     -0.420    12.291    u3/mac_test0/mac_top0/mac_tx0/udp0/fifo_udp_len_reg[10]
  -------------------------------------------------------------------
                         required time                         12.291    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                  2.432    

Slack (MET) :             2.449ns  (required time - arrival time)
  Source:                 u3/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[0]/CLR
                            (recovery check against rising-edge clock e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rrxc rise@8.000ns - e3_rrxc rise@0.000ns)
  Data Path Delay:        4.845ns  (logic 0.503ns (10.382%)  route 4.342ns (89.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.482ns = ( 12.482 - 8.000 ) 
    Source Clock Delay      (SCD):    4.917ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.329    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.414 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.503     4.917    u3/arbi_inst/clk
    SLICE_X97Y24         FDPE                                         r  u3/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y24         FDPE (Prop_fdpe_C_Q)         0.379     5.296 r  u3/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.407     5.703    u3/arbi_inst/e_rst_en
    SLICE_X97Y24         LUT2 (Prop_lut2_I1_O)        0.124     5.827 f  u3/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2852, routed)        3.935     9.762    u3/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X27Y14         FDCE                                         f  u3/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock e3_rrxc rise edge)    8.000     8.000 r  
    W16                                               0.000     8.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         1.390     9.390 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.091    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.168 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.314    12.482    u3/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X27Y14         FDCE                                         r  u3/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[0]/C
                         clock pessimism              0.258    12.740    
                         clock uncertainty           -0.035    12.705    
    SLICE_X27Y14         FDCE (Recov_fdce_C_CLR)     -0.493    12.212    u3/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         12.212    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  2.449    

Slack (MET) :             2.449ns  (required time - arrival time)
  Source:                 u3/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[11]/CLR
                            (recovery check against rising-edge clock e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rrxc rise@8.000ns - e3_rrxc rise@0.000ns)
  Data Path Delay:        4.845ns  (logic 0.503ns (10.382%)  route 4.342ns (89.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.482ns = ( 12.482 - 8.000 ) 
    Source Clock Delay      (SCD):    4.917ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.329    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.414 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.503     4.917    u3/arbi_inst/clk
    SLICE_X97Y24         FDPE                                         r  u3/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y24         FDPE (Prop_fdpe_C_Q)         0.379     5.296 r  u3/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.407     5.703    u3/arbi_inst/e_rst_en
    SLICE_X97Y24         LUT2 (Prop_lut2_I1_O)        0.124     5.827 f  u3/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2852, routed)        3.935     9.762    u3/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X27Y14         FDCE                                         f  u3/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock e3_rrxc rise edge)    8.000     8.000 r  
    W16                                               0.000     8.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         1.390     9.390 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.091    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.168 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.314    12.482    u3/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X27Y14         FDCE                                         r  u3/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[11]/C
                         clock pessimism              0.258    12.740    
                         clock uncertainty           -0.035    12.705    
    SLICE_X27Y14         FDCE (Recov_fdce_C_CLR)     -0.493    12.212    u3/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[11]
  -------------------------------------------------------------------
                         required time                         12.212    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  2.449    

Slack (MET) :             2.449ns  (required time - arrival time)
  Source:                 u3/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[13]/CLR
                            (recovery check against rising-edge clock e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rrxc rise@8.000ns - e3_rrxc rise@0.000ns)
  Data Path Delay:        4.845ns  (logic 0.503ns (10.382%)  route 4.342ns (89.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.482ns = ( 12.482 - 8.000 ) 
    Source Clock Delay      (SCD):    4.917ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.329    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.414 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.503     4.917    u3/arbi_inst/clk
    SLICE_X97Y24         FDPE                                         r  u3/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y24         FDPE (Prop_fdpe_C_Q)         0.379     5.296 r  u3/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.407     5.703    u3/arbi_inst/e_rst_en
    SLICE_X97Y24         LUT2 (Prop_lut2_I1_O)        0.124     5.827 f  u3/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2852, routed)        3.935     9.762    u3/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X27Y14         FDCE                                         f  u3/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock e3_rrxc rise edge)    8.000     8.000 r  
    W16                                               0.000     8.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         1.390     9.390 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.091    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.168 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.314    12.482    u3/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X27Y14         FDCE                                         r  u3/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[13]/C
                         clock pessimism              0.258    12.740    
                         clock uncertainty           -0.035    12.705    
    SLICE_X27Y14         FDCE (Recov_fdce_C_CLR)     -0.493    12.212    u3/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[13]
  -------------------------------------------------------------------
                         required time                         12.212    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  2.449    

Slack (MET) :             2.449ns  (required time - arrival time)
  Source:                 u3/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[8]/CLR
                            (recovery check against rising-edge clock e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rrxc rise@8.000ns - e3_rrxc rise@0.000ns)
  Data Path Delay:        4.845ns  (logic 0.503ns (10.382%)  route 4.342ns (89.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.482ns = ( 12.482 - 8.000 ) 
    Source Clock Delay      (SCD):    4.917ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.329    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.414 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.503     4.917    u3/arbi_inst/clk
    SLICE_X97Y24         FDPE                                         r  u3/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y24         FDPE (Prop_fdpe_C_Q)         0.379     5.296 r  u3/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.407     5.703    u3/arbi_inst/e_rst_en
    SLICE_X97Y24         LUT2 (Prop_lut2_I1_O)        0.124     5.827 f  u3/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2852, routed)        3.935     9.762    u3/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X27Y14         FDCE                                         f  u3/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock e3_rrxc rise edge)    8.000     8.000 r  
    W16                                               0.000     8.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         1.390     9.390 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.091    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.168 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.314    12.482    u3/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X27Y14         FDCE                                         r  u3/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[8]/C
                         clock pessimism              0.258    12.740    
                         clock uncertainty           -0.035    12.705    
    SLICE_X27Y14         FDCE (Recov_fdce_C_CLR)     -0.493    12.212    u3/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[8]
  -------------------------------------------------------------------
                         required time                         12.212    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  2.449    

Slack (MET) :             2.456ns  (required time - arrival time)
  Source:                 u3/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/mac_top0/mac_tx0/udp0/fifo_udp_len_reg[1]/CLR
                            (recovery check against rising-edge clock e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rrxc rise@8.000ns - e3_rrxc rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 0.503ns (10.232%)  route 4.413ns (89.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 12.487 - 8.000 ) 
    Source Clock Delay      (SCD):    4.917ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.329    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.414 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.503     4.917    u3/arbi_inst/clk
    SLICE_X97Y24         FDPE                                         r  u3/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y24         FDPE (Prop_fdpe_C_Q)         0.379     5.296 r  u3/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.407     5.703    u3/arbi_inst/e_rst_en
    SLICE_X97Y24         LUT2 (Prop_lut2_I1_O)        0.124     5.827 f  u3/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2852, routed)        4.006     9.833    u3/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X22Y11         FDCE                                         f  u3/mac_test0/mac_top0/mac_tx0/udp0/fifo_udp_len_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock e3_rrxc rise edge)    8.000     8.000 r  
    W16                                               0.000     8.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         1.390     9.390 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.091    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.168 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.319    12.487    u3/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X22Y11         FDCE                                         r  u3/mac_test0/mac_top0/mac_tx0/udp0/fifo_udp_len_reg[1]/C
                         clock pessimism              0.258    12.745    
                         clock uncertainty           -0.035    12.710    
    SLICE_X22Y11         FDCE (Recov_fdce_C_CLR)     -0.420    12.290    u3/mac_test0/mac_top0/mac_tx0/udp0/fifo_udp_len_reg[1]
  -------------------------------------------------------------------
                         required time                         12.290    
                         arrival time                          -9.833    
  -------------------------------------------------------------------
                         slack                                  2.456    

Slack (MET) :             2.456ns  (required time - arrival time)
  Source:                 u3/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/mac_top0/mac_tx0/udp0/fifo_udp_len_reg[5]/CLR
                            (recovery check against rising-edge clock e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e3_rrxc rise@8.000ns - e3_rrxc rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 0.503ns (10.232%)  route 4.413ns (89.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 12.487 - 8.000 ) 
    Source Clock Delay      (SCD):    4.917ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.329    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.414 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.503     4.917    u3/arbi_inst/clk
    SLICE_X97Y24         FDPE                                         r  u3/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y24         FDPE (Prop_fdpe_C_Q)         0.379     5.296 r  u3/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.407     5.703    u3/arbi_inst/e_rst_en
    SLICE_X97Y24         LUT2 (Prop_lut2_I1_O)        0.124     5.827 f  u3/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2852, routed)        4.006     9.833    u3/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X22Y11         FDCE                                         f  u3/mac_test0/mac_top0/mac_tx0/udp0/fifo_udp_len_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock e3_rrxc rise edge)    8.000     8.000 r  
    W16                                               0.000     8.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         1.390     9.390 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.091    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.168 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.319    12.487    u3/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X22Y11         FDCE                                         r  u3/mac_test0/mac_top0/mac_tx0/udp0/fifo_udp_len_reg[5]/C
                         clock pessimism              0.258    12.745    
                         clock uncertainty           -0.035    12.710    
    SLICE_X22Y11         FDCE (Recov_fdce_C_CLR)     -0.420    12.290    u3/mac_test0/mac_top0/mac_tx0/udp0/fifo_udp_len_reg[5]
  -------------------------------------------------------------------
                         required time                         12.290    
                         arrival time                          -9.833    
  -------------------------------------------------------------------
                         slack                                  2.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rrxc rise@0.000ns - e3_rrxc rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.621%)  route 0.130ns (50.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         0.293     0.293 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.967    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.604     1.596    u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X97Y18         FDPE                                         r  u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y18         FDPE (Prop_fdpe_C_Q)         0.128     1.724 f  u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.130     1.854    u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X96Y19         FDPE                                         f  u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         0.481     0.481 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.212    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.241 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.871     2.112    u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X96Y19         FDPE                                         r  u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.503     1.609    
    SLICE_X96Y19         FDPE (Remov_fdpe_C_PRE)     -0.125     1.484    u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rrxc rise@0.000ns - e3_rrxc rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.621%)  route 0.130ns (50.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         0.293     0.293 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.967    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.604     1.596    u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X97Y18         FDPE                                         r  u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y18         FDPE (Prop_fdpe_C_Q)         0.128     1.724 f  u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.130     1.854    u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X96Y19         FDPE                                         f  u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         0.481     0.481 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.212    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.241 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.871     2.112    u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X96Y19         FDPE                                         r  u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.503     1.609    
    SLICE_X96Y19         FDPE (Remov_fdpe_C_PRE)     -0.125     1.484    u3/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[0]/PRE
                            (removal check against rising-edge clock e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rrxc rise@0.000ns - e3_rrxc rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.467%)  route 0.150ns (51.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         0.293     0.293 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.967    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.577     1.569    u3/mac_test0/mac_top0/mac_rx0/mac0/e_gtxc
    SLICE_X79Y20         FDPE                                         r  u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.710 f  u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.150     1.860    u3/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X79Y21         FDPE                                         f  u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         0.481     0.481 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.212    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.241 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.843     2.084    u3/mac_test0/mac_top0/mac_rx0/c0/e_gtxc
    SLICE_X79Y21         FDPE                                         r  u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[0]/C
                         clock pessimism             -0.502     1.582    
    SLICE_X79Y21         FDPE (Remov_fdpe_C_PRE)     -0.095     1.487    u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[11]/PRE
                            (removal check against rising-edge clock e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rrxc rise@0.000ns - e3_rrxc rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.467%)  route 0.150ns (51.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         0.293     0.293 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.967    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.577     1.569    u3/mac_test0/mac_top0/mac_rx0/mac0/e_gtxc
    SLICE_X79Y20         FDPE                                         r  u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.710 f  u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.150     1.860    u3/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X79Y21         FDPE                                         f  u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         0.481     0.481 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.212    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.241 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.843     2.084    u3/mac_test0/mac_top0/mac_rx0/c0/e_gtxc
    SLICE_X79Y21         FDPE                                         r  u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[11]/C
                         clock pessimism             -0.502     1.582    
    SLICE_X79Y21         FDPE (Remov_fdpe_C_PRE)     -0.095     1.487    u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[25]/PRE
                            (removal check against rising-edge clock e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rrxc rise@0.000ns - e3_rrxc rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.467%)  route 0.150ns (51.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         0.293     0.293 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.967    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.577     1.569    u3/mac_test0/mac_top0/mac_rx0/mac0/e_gtxc
    SLICE_X79Y20         FDPE                                         r  u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.710 f  u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.150     1.860    u3/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X79Y21         FDPE                                         f  u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         0.481     0.481 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.212    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.241 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.843     2.084    u3/mac_test0/mac_top0/mac_rx0/c0/e_gtxc
    SLICE_X79Y21         FDPE                                         r  u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[25]/C
                         clock pessimism             -0.502     1.582    
    SLICE_X79Y21         FDPE (Remov_fdpe_C_PRE)     -0.095     1.487    u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[8]/PRE
                            (removal check against rising-edge clock e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rrxc rise@0.000ns - e3_rrxc rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.467%)  route 0.150ns (51.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         0.293     0.293 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.967    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.577     1.569    u3/mac_test0/mac_top0/mac_rx0/mac0/e_gtxc
    SLICE_X79Y20         FDPE                                         r  u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.710 f  u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.150     1.860    u3/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X79Y21         FDPE                                         f  u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         0.481     0.481 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.212    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.241 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.843     2.084    u3/mac_test0/mac_top0/mac_rx0/c0/e_gtxc
    SLICE_X79Y21         FDPE                                         r  u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[8]/C
                         clock pessimism             -0.502     1.582    
    SLICE_X79Y21         FDPE (Remov_fdpe_C_PRE)     -0.095     1.487    u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[16]/PRE
                            (removal check against rising-edge clock e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rrxc rise@0.000ns - e3_rrxc rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.853%)  route 0.154ns (52.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         0.293     0.293 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.967    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.577     1.569    u3/mac_test0/mac_top0/mac_rx0/mac0/e_gtxc
    SLICE_X79Y20         FDPE                                         r  u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.710 f  u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.154     1.864    u3/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X78Y21         FDPE                                         f  u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         0.481     0.481 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.212    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.241 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.843     2.084    u3/mac_test0/mac_top0/mac_rx0/c0/e_gtxc
    SLICE_X78Y21         FDPE                                         r  u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[16]/C
                         clock pessimism             -0.502     1.582    
    SLICE_X78Y21         FDPE (Remov_fdpe_C_PRE)     -0.095     1.487    u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[20]/PRE
                            (removal check against rising-edge clock e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rrxc rise@0.000ns - e3_rrxc rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.853%)  route 0.154ns (52.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         0.293     0.293 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.967    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.577     1.569    u3/mac_test0/mac_top0/mac_rx0/mac0/e_gtxc
    SLICE_X79Y20         FDPE                                         r  u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.710 f  u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.154     1.864    u3/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X78Y21         FDPE                                         f  u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[20]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         0.481     0.481 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.212    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.241 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.843     2.084    u3/mac_test0/mac_top0/mac_rx0/c0/e_gtxc
    SLICE_X78Y21         FDPE                                         r  u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[20]/C
                         clock pessimism             -0.502     1.582    
    SLICE_X78Y21         FDPE (Remov_fdpe_C_PRE)     -0.095     1.487    u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[22]/PRE
                            (removal check against rising-edge clock e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rrxc rise@0.000ns - e3_rrxc rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.853%)  route 0.154ns (52.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         0.293     0.293 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.967    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.577     1.569    u3/mac_test0/mac_top0/mac_rx0/mac0/e_gtxc
    SLICE_X79Y20         FDPE                                         r  u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.710 f  u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.154     1.864    u3/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X78Y21         FDPE                                         f  u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[22]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         0.481     0.481 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.212    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.241 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.843     2.084    u3/mac_test0/mac_top0/mac_rx0/c0/e_gtxc
    SLICE_X78Y21         FDPE                                         r  u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[22]/C
                         clock pessimism             -0.502     1.582    
    SLICE_X78Y21         FDPE (Remov_fdpe_C_PRE)     -0.095     1.487    u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[24]/PRE
                            (removal check against rising-edge clock e3_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e3_rrxc rise@0.000ns - e3_rrxc rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.853%)  route 0.154ns (52.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         0.293     0.293 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.967    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.577     1.569    u3/mac_test0/mac_top0/mac_rx0/mac0/e_gtxc
    SLICE_X79Y20         FDPE                                         r  u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.710 f  u3/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.154     1.864    u3/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X78Y21         FDPE                                         f  u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e3_rrxc rise edge)    0.000     0.000 r  
    W16                                               0.000     0.000 r  e3_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e3_rrxc
    W16                  IBUF (Prop_ibuf_I_O)         0.481     0.481 r  e3_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.212    u3/gmii_to_rgmii/e3_rrxc_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.241 r  u3/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.843     2.084    u3/mac_test0/mac_top0/mac_rx0/c0/e_gtxc
    SLICE_X78Y21         FDPE                                         r  u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[24]/C
                         clock pessimism             -0.502     1.582    
    SLICE_X78Y21         FDPE (Remov_fdpe_C_PRE)     -0.095     1.487    u3/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.377    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  e4_rrxc
  To Clock:  e4_rrxc

Setup :            0  Failing Endpoints,  Worst Slack        2.054ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.054ns  (required time - arrival time)
  Source:                 u4/arbi_inst/link_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_tx0/udp0/ram_wr_data_d0_reg[5]/CLR
                            (recovery check against rising-edge clock e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rrxc rise@8.000ns - e4_rrxc rise@0.000ns)
  Data Path Delay:        5.159ns  (logic 0.506ns (9.808%)  route 4.653ns (90.192%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 12.443 - 8.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         1.415     1.415 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.288    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.373 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.585     4.958    u4/arbi_inst/clk
    SLICE_X109Y11        FDCE                                         r  u4/arbi_inst/link_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y11        FDCE (Prop_fdce_C_Q)         0.379     5.337 r  u4/arbi_inst/link_d2_reg/Q
                         net (fo=1, routed)           0.357     5.695    u4/arbi_inst/link_d2
    SLICE_X108Y11        LUT2 (Prop_lut2_I0_O)        0.127     5.822 f  u4/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2852, routed)        4.296    10.117    u4/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X28Y7          FDCE                                         f  u4/mac_test0/mac_top0/mac_tx0/udp0/ram_wr_data_d0_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock e4_rrxc rise edge)    8.000     8.000 r  
    W17                                               0.000     8.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         1.349     9.349 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.050    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.127 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.316    12.443    u4/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X28Y7          FDCE                                         r  u4/mac_test0/mac_top0/mac_tx0/udp0/ram_wr_data_d0_reg[5]/C
                         clock pessimism              0.258    12.701    
                         clock uncertainty           -0.035    12.666    
    SLICE_X28Y7          FDCE (Recov_fdce_C_CLR)     -0.494    12.172    u4/mac_test0/mac_top0/mac_tx0/udp0/ram_wr_data_d0_reg[5]
  -------------------------------------------------------------------
                         required time                         12.172    
                         arrival time                         -10.117    
  -------------------------------------------------------------------
                         slack                                  2.054    

Slack (MET) :             2.126ns  (required time - arrival time)
  Source:                 u4/arbi_inst/link_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_tx0/udp0/ram_wr_data_d1_reg[4]/CLR
                            (recovery check against rising-edge clock e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rrxc rise@8.000ns - e4_rrxc rise@0.000ns)
  Data Path Delay:        5.088ns  (logic 0.506ns (9.945%)  route 4.582ns (90.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 12.443 - 8.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         1.415     1.415 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.288    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.373 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.585     4.958    u4/arbi_inst/clk
    SLICE_X109Y11        FDCE                                         r  u4/arbi_inst/link_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y11        FDCE (Prop_fdce_C_Q)         0.379     5.337 r  u4/arbi_inst/link_d2_reg/Q
                         net (fo=1, routed)           0.357     5.695    u4/arbi_inst/link_d2
    SLICE_X108Y11        LUT2 (Prop_lut2_I0_O)        0.127     5.822 f  u4/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2852, routed)        4.224    10.046    u4/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X28Y6          FDCE                                         f  u4/mac_test0/mac_top0/mac_tx0/udp0/ram_wr_data_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock e4_rrxc rise edge)    8.000     8.000 r  
    W17                                               0.000     8.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         1.349     9.349 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.050    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.127 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.316    12.443    u4/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X28Y6          FDCE                                         r  u4/mac_test0/mac_top0/mac_tx0/udp0/ram_wr_data_d1_reg[4]/C
                         clock pessimism              0.258    12.701    
                         clock uncertainty           -0.035    12.666    
    SLICE_X28Y6          FDCE (Recov_fdce_C_CLR)     -0.494    12.172    u4/mac_test0/mac_top0/mac_tx0/udp0/ram_wr_data_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.172    
                         arrival time                         -10.046    
  -------------------------------------------------------------------
                         slack                                  2.126    

Slack (MET) :             2.126ns  (required time - arrival time)
  Source:                 u4/arbi_inst/link_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_tx0/udp0/ram_wr_data_d1_reg[5]/CLR
                            (recovery check against rising-edge clock e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rrxc rise@8.000ns - e4_rrxc rise@0.000ns)
  Data Path Delay:        5.088ns  (logic 0.506ns (9.945%)  route 4.582ns (90.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 12.443 - 8.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         1.415     1.415 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.288    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.373 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.585     4.958    u4/arbi_inst/clk
    SLICE_X109Y11        FDCE                                         r  u4/arbi_inst/link_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y11        FDCE (Prop_fdce_C_Q)         0.379     5.337 r  u4/arbi_inst/link_d2_reg/Q
                         net (fo=1, routed)           0.357     5.695    u4/arbi_inst/link_d2
    SLICE_X108Y11        LUT2 (Prop_lut2_I0_O)        0.127     5.822 f  u4/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2852, routed)        4.224    10.046    u4/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X28Y6          FDCE                                         f  u4/mac_test0/mac_top0/mac_tx0/udp0/ram_wr_data_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock e4_rrxc rise edge)    8.000     8.000 r  
    W17                                               0.000     8.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         1.349     9.349 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.050    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.127 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.316    12.443    u4/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X28Y6          FDCE                                         r  u4/mac_test0/mac_top0/mac_tx0/udp0/ram_wr_data_d1_reg[5]/C
                         clock pessimism              0.258    12.701    
                         clock uncertainty           -0.035    12.666    
    SLICE_X28Y6          FDCE (Recov_fdce_C_CLR)     -0.494    12.172    u4/mac_test0/mac_top0/mac_tx0/udp0/ram_wr_data_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         12.172    
                         arrival time                         -10.046    
  -------------------------------------------------------------------
                         slack                                  2.126    

Slack (MET) :             2.126ns  (required time - arrival time)
  Source:                 u4/arbi_inst/link_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_tx0/udp0/ram_wr_data_d1_reg[6]/CLR
                            (recovery check against rising-edge clock e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rrxc rise@8.000ns - e4_rrxc rise@0.000ns)
  Data Path Delay:        5.088ns  (logic 0.506ns (9.945%)  route 4.582ns (90.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 12.443 - 8.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         1.415     1.415 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.288    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.373 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.585     4.958    u4/arbi_inst/clk
    SLICE_X109Y11        FDCE                                         r  u4/arbi_inst/link_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y11        FDCE (Prop_fdce_C_Q)         0.379     5.337 r  u4/arbi_inst/link_d2_reg/Q
                         net (fo=1, routed)           0.357     5.695    u4/arbi_inst/link_d2
    SLICE_X108Y11        LUT2 (Prop_lut2_I0_O)        0.127     5.822 f  u4/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2852, routed)        4.224    10.046    u4/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X28Y6          FDCE                                         f  u4/mac_test0/mac_top0/mac_tx0/udp0/ram_wr_data_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock e4_rrxc rise edge)    8.000     8.000 r  
    W17                                               0.000     8.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         1.349     9.349 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.050    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.127 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.316    12.443    u4/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X28Y6          FDCE                                         r  u4/mac_test0/mac_top0/mac_tx0/udp0/ram_wr_data_d1_reg[6]/C
                         clock pessimism              0.258    12.701    
                         clock uncertainty           -0.035    12.666    
    SLICE_X28Y6          FDCE (Recov_fdce_C_CLR)     -0.494    12.172    u4/mac_test0/mac_top0/mac_tx0/udp0/ram_wr_data_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         12.172    
                         arrival time                         -10.046    
  -------------------------------------------------------------------
                         slack                                  2.126    

Slack (MET) :             2.128ns  (required time - arrival time)
  Source:                 u4/arbi_inst/link_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[12]/CLR
                            (recovery check against rising-edge clock e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rrxc rise@8.000ns - e4_rrxc rise@0.000ns)
  Data Path Delay:        5.089ns  (logic 0.506ns (9.944%)  route 4.583ns (90.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 12.446 - 8.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         1.415     1.415 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.288    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.373 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.585     4.958    u4/arbi_inst/clk
    SLICE_X109Y11        FDCE                                         r  u4/arbi_inst/link_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y11        FDCE (Prop_fdce_C_Q)         0.379     5.337 r  u4/arbi_inst/link_d2_reg/Q
                         net (fo=1, routed)           0.357     5.695    u4/arbi_inst/link_d2
    SLICE_X108Y11        LUT2 (Prop_lut2_I0_O)        0.127     5.822 f  u4/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2852, routed)        4.225    10.047    u4/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X24Y1          FDCE                                         f  u4/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock e4_rrxc rise edge)    8.000     8.000 r  
    W17                                               0.000     8.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         1.349     9.349 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.050    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.127 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.319    12.446    u4/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X24Y1          FDCE                                         r  u4/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[12]/C
                         clock pessimism              0.258    12.704    
                         clock uncertainty           -0.035    12.669    
    SLICE_X24Y1          FDCE (Recov_fdce_C_CLR)     -0.494    12.175    u4/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[12]
  -------------------------------------------------------------------
                         required time                         12.175    
                         arrival time                         -10.047    
  -------------------------------------------------------------------
                         slack                                  2.128    

Slack (MET) :             2.128ns  (required time - arrival time)
  Source:                 u4/arbi_inst/link_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[15]/CLR
                            (recovery check against rising-edge clock e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rrxc rise@8.000ns - e4_rrxc rise@0.000ns)
  Data Path Delay:        5.089ns  (logic 0.506ns (9.944%)  route 4.583ns (90.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 12.446 - 8.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         1.415     1.415 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.288    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.373 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.585     4.958    u4/arbi_inst/clk
    SLICE_X109Y11        FDCE                                         r  u4/arbi_inst/link_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y11        FDCE (Prop_fdce_C_Q)         0.379     5.337 r  u4/arbi_inst/link_d2_reg/Q
                         net (fo=1, routed)           0.357     5.695    u4/arbi_inst/link_d2
    SLICE_X108Y11        LUT2 (Prop_lut2_I0_O)        0.127     5.822 f  u4/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2852, routed)        4.225    10.047    u4/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X24Y1          FDCE                                         f  u4/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock e4_rrxc rise edge)    8.000     8.000 r  
    W17                                               0.000     8.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         1.349     9.349 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.050    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.127 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.319    12.446    u4/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X24Y1          FDCE                                         r  u4/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[15]/C
                         clock pessimism              0.258    12.704    
                         clock uncertainty           -0.035    12.669    
    SLICE_X24Y1          FDCE (Recov_fdce_C_CLR)     -0.494    12.175    u4/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[15]
  -------------------------------------------------------------------
                         required time                         12.175    
                         arrival time                         -10.047    
  -------------------------------------------------------------------
                         slack                                  2.128    

Slack (MET) :             2.128ns  (required time - arrival time)
  Source:                 u4/arbi_inst/link_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[1]/CLR
                            (recovery check against rising-edge clock e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rrxc rise@8.000ns - e4_rrxc rise@0.000ns)
  Data Path Delay:        5.089ns  (logic 0.506ns (9.944%)  route 4.583ns (90.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 12.446 - 8.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         1.415     1.415 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.288    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.373 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.585     4.958    u4/arbi_inst/clk
    SLICE_X109Y11        FDCE                                         r  u4/arbi_inst/link_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y11        FDCE (Prop_fdce_C_Q)         0.379     5.337 r  u4/arbi_inst/link_d2_reg/Q
                         net (fo=1, routed)           0.357     5.695    u4/arbi_inst/link_d2
    SLICE_X108Y11        LUT2 (Prop_lut2_I0_O)        0.127     5.822 f  u4/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2852, routed)        4.225    10.047    u4/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X24Y1          FDCE                                         f  u4/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock e4_rrxc rise edge)    8.000     8.000 r  
    W17                                               0.000     8.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         1.349     9.349 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.050    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.127 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.319    12.446    u4/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X24Y1          FDCE                                         r  u4/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[1]/C
                         clock pessimism              0.258    12.704    
                         clock uncertainty           -0.035    12.669    
    SLICE_X24Y1          FDCE (Recov_fdce_C_CLR)     -0.494    12.175    u4/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         12.175    
                         arrival time                         -10.047    
  -------------------------------------------------------------------
                         slack                                  2.128    

Slack (MET) :             2.128ns  (required time - arrival time)
  Source:                 u4/arbi_inst/link_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[8]/CLR
                            (recovery check against rising-edge clock e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rrxc rise@8.000ns - e4_rrxc rise@0.000ns)
  Data Path Delay:        5.089ns  (logic 0.506ns (9.944%)  route 4.583ns (90.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 12.446 - 8.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         1.415     1.415 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.288    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.373 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.585     4.958    u4/arbi_inst/clk
    SLICE_X109Y11        FDCE                                         r  u4/arbi_inst/link_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y11        FDCE (Prop_fdce_C_Q)         0.379     5.337 r  u4/arbi_inst/link_d2_reg/Q
                         net (fo=1, routed)           0.357     5.695    u4/arbi_inst/link_d2
    SLICE_X108Y11        LUT2 (Prop_lut2_I0_O)        0.127     5.822 f  u4/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2852, routed)        4.225    10.047    u4/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X24Y1          FDCE                                         f  u4/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock e4_rrxc rise edge)    8.000     8.000 r  
    W17                                               0.000     8.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         1.349     9.349 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.050    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.127 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.319    12.446    u4/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X24Y1          FDCE                                         r  u4/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[8]/C
                         clock pessimism              0.258    12.704    
                         clock uncertainty           -0.035    12.669    
    SLICE_X24Y1          FDCE (Recov_fdce_C_CLR)     -0.494    12.175    u4/mac_test0/mac_top0/mac_tx0/udp0/checkout_buf_reg[8]
  -------------------------------------------------------------------
                         required time                         12.175    
                         arrival time                         -10.047    
  -------------------------------------------------------------------
                         slack                                  2.128    

Slack (MET) :             2.129ns  (required time - arrival time)
  Source:                 u4/arbi_inst/link_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_tx0/udp0/ram_wr_data_d0_reg[1]/CLR
                            (recovery check against rising-edge clock e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rrxc rise@8.000ns - e4_rrxc rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 0.506ns (9.952%)  route 4.578ns (90.048%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 12.443 - 8.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         1.415     1.415 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.288    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.373 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.585     4.958    u4/arbi_inst/clk
    SLICE_X109Y11        FDCE                                         r  u4/arbi_inst/link_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y11        FDCE (Prop_fdce_C_Q)         0.379     5.337 r  u4/arbi_inst/link_d2_reg/Q
                         net (fo=1, routed)           0.357     5.695    u4/arbi_inst/link_d2
    SLICE_X108Y11        LUT2 (Prop_lut2_I0_O)        0.127     5.822 f  u4/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2852, routed)        4.221    10.042    u4/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X29Y6          FDCE                                         f  u4/mac_test0/mac_top0/mac_tx0/udp0/ram_wr_data_d0_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock e4_rrxc rise edge)    8.000     8.000 r  
    W17                                               0.000     8.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         1.349     9.349 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.050    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.127 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.316    12.443    u4/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X29Y6          FDCE                                         r  u4/mac_test0/mac_top0/mac_tx0/udp0/ram_wr_data_d0_reg[1]/C
                         clock pessimism              0.258    12.701    
                         clock uncertainty           -0.035    12.666    
    SLICE_X29Y6          FDCE (Recov_fdce_C_CLR)     -0.494    12.172    u4/mac_test0/mac_top0/mac_tx0/udp0/ram_wr_data_d0_reg[1]
  -------------------------------------------------------------------
                         required time                         12.172    
                         arrival time                         -10.042    
  -------------------------------------------------------------------
                         slack                                  2.129    

Slack (MET) :             2.129ns  (required time - arrival time)
  Source:                 u4/arbi_inst/link_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_tx0/udp0/ram_wr_data_d0_reg[3]/CLR
                            (recovery check against rising-edge clock e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (e4_rrxc rise@8.000ns - e4_rrxc rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 0.506ns (9.952%)  route 4.578ns (90.048%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 12.443 - 8.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         1.415     1.415 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.288    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.373 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.585     4.958    u4/arbi_inst/clk
    SLICE_X109Y11        FDCE                                         r  u4/arbi_inst/link_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y11        FDCE (Prop_fdce_C_Q)         0.379     5.337 r  u4/arbi_inst/link_d2_reg/Q
                         net (fo=1, routed)           0.357     5.695    u4/arbi_inst/link_d2
    SLICE_X108Y11        LUT2 (Prop_lut2_I0_O)        0.127     5.822 f  u4/arbi_inst/e_rst_n_INST_0/O
                         net (fo=2852, routed)        4.221    10.042    u4/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_ready_reg_0
    SLICE_X29Y6          FDCE                                         f  u4/mac_test0/mac_top0/mac_tx0/udp0/ram_wr_data_d0_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock e4_rrxc rise edge)    8.000     8.000 r  
    W17                                               0.000     8.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     8.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         1.349     9.349 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.050    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.127 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        1.316    12.443    u4/mac_test0/mac_top0/mac_tx0/udp0/e_gtxc
    SLICE_X29Y6          FDCE                                         r  u4/mac_test0/mac_top0/mac_tx0/udp0/ram_wr_data_d0_reg[3]/C
                         clock pessimism              0.258    12.701    
                         clock uncertainty           -0.035    12.666    
    SLICE_X29Y6          FDCE (Recov_fdce_C_CLR)     -0.494    12.172    u4/mac_test0/mac_top0/mac_tx0/udp0/ram_wr_data_d0_reg[3]
  -------------------------------------------------------------------
                         required time                         12.172    
                         arrival time                         -10.042    
  -------------------------------------------------------------------
                         slack                                  2.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[14]/PRE
                            (removal check against rising-edge clock e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rrxc rise@0.000ns - e4_rrxc rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.955%)  route 0.159ns (53.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.926    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.952 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.610     1.562    u4/mac_test0/mac_top0/mac_rx0/mac0/e_gtxc
    SLICE_X91Y5          FDPE                                         r  u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y5          FDPE (Prop_fdpe_C_Q)         0.141     1.703 f  u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.159     1.862    u4/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X92Y5          FDPE                                         f  u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.171    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.200 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.880     2.080    u4/mac_test0/mac_top0/mac_rx0/c0/e_gtxc
    SLICE_X92Y5          FDPE                                         r  u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[14]/C
                         clock pessimism             -0.481     1.599    
    SLICE_X92Y5          FDPE (Remov_fdpe_C_PRE)     -0.071     1.528    u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[16]/PRE
                            (removal check against rising-edge clock e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rrxc rise@0.000ns - e4_rrxc rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.955%)  route 0.159ns (53.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.926    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.952 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.610     1.562    u4/mac_test0/mac_top0/mac_rx0/mac0/e_gtxc
    SLICE_X91Y5          FDPE                                         r  u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y5          FDPE (Prop_fdpe_C_Q)         0.141     1.703 f  u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.159     1.862    u4/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X92Y5          FDPE                                         f  u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.171    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.200 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.880     2.080    u4/mac_test0/mac_top0/mac_rx0/c0/e_gtxc
    SLICE_X92Y5          FDPE                                         r  u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[16]/C
                         clock pessimism             -0.481     1.599    
    SLICE_X92Y5          FDPE (Remov_fdpe_C_PRE)     -0.071     1.528    u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[22]/PRE
                            (removal check against rising-edge clock e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rrxc rise@0.000ns - e4_rrxc rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.955%)  route 0.159ns (53.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.926    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.952 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.610     1.562    u4/mac_test0/mac_top0/mac_rx0/mac0/e_gtxc
    SLICE_X91Y5          FDPE                                         r  u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y5          FDPE (Prop_fdpe_C_Q)         0.141     1.703 f  u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.159     1.862    u4/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X92Y5          FDPE                                         f  u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[22]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.171    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.200 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.880     2.080    u4/mac_test0/mac_top0/mac_rx0/c0/e_gtxc
    SLICE_X92Y5          FDPE                                         r  u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[22]/C
                         clock pessimism             -0.481     1.599    
    SLICE_X92Y5          FDPE (Remov_fdpe_C_PRE)     -0.071     1.528    u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[30]/PRE
                            (removal check against rising-edge clock e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rrxc rise@0.000ns - e4_rrxc rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.955%)  route 0.159ns (53.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.926    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.952 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.610     1.562    u4/mac_test0/mac_top0/mac_rx0/mac0/e_gtxc
    SLICE_X91Y5          FDPE                                         r  u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y5          FDPE (Prop_fdpe_C_Q)         0.141     1.703 f  u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.159     1.862    u4/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X92Y5          FDPE                                         f  u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[30]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.171    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.200 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.880     2.080    u4/mac_test0/mac_top0/mac_rx0/c0/e_gtxc
    SLICE_X92Y5          FDPE                                         r  u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[30]/C
                         clock pessimism             -0.481     1.599    
    SLICE_X92Y5          FDPE (Remov_fdpe_C_PRE)     -0.071     1.528    u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[7]/PRE
                            (removal check against rising-edge clock e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rrxc rise@0.000ns - e4_rrxc rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.955%)  route 0.159ns (53.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.926    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.952 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.610     1.562    u4/mac_test0/mac_top0/mac_rx0/mac0/e_gtxc
    SLICE_X91Y5          FDPE                                         r  u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y5          FDPE (Prop_fdpe_C_Q)         0.141     1.703 f  u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.159     1.862    u4/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X92Y5          FDPE                                         f  u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.171    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.200 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.880     2.080    u4/mac_test0/mac_top0/mac_rx0/c0/e_gtxc
    SLICE_X92Y5          FDPE                                         r  u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[7]/C
                         clock pessimism             -0.481     1.599    
    SLICE_X92Y5          FDPE (Remov_fdpe_C_PRE)     -0.071     1.528    u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[0]/PRE
                            (removal check against rising-edge clock e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rrxc rise@0.000ns - e4_rrxc rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.955%)  route 0.159ns (53.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.926    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.952 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.610     1.562    u4/mac_test0/mac_top0/mac_rx0/mac0/e_gtxc
    SLICE_X91Y5          FDPE                                         r  u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y5          FDPE (Prop_fdpe_C_Q)         0.141     1.703 f  u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.159     1.862    u4/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X93Y5          FDPE                                         f  u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.171    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.200 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.880     2.080    u4/mac_test0/mac_top0/mac_rx0/c0/e_gtxc
    SLICE_X93Y5          FDPE                                         r  u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[0]/C
                         clock pessimism             -0.481     1.599    
    SLICE_X93Y5          FDPE (Remov_fdpe_C_PRE)     -0.095     1.504    u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[24]/PRE
                            (removal check against rising-edge clock e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rrxc rise@0.000ns - e4_rrxc rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.955%)  route 0.159ns (53.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.926    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.952 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.610     1.562    u4/mac_test0/mac_top0/mac_rx0/mac0/e_gtxc
    SLICE_X91Y5          FDPE                                         r  u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y5          FDPE (Prop_fdpe_C_Q)         0.141     1.703 f  u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.159     1.862    u4/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X93Y5          FDPE                                         f  u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.171    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.200 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.880     2.080    u4/mac_test0/mac_top0/mac_rx0/c0/e_gtxc
    SLICE_X93Y5          FDPE                                         r  u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[24]/C
                         clock pessimism             -0.481     1.599    
    SLICE_X93Y5          FDPE (Remov_fdpe_C_PRE)     -0.095     1.504    u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[27]/PRE
                            (removal check against rising-edge clock e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rrxc rise@0.000ns - e4_rrxc rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.955%)  route 0.159ns (53.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.926    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.952 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.610     1.562    u4/mac_test0/mac_top0/mac_rx0/mac0/e_gtxc
    SLICE_X91Y5          FDPE                                         r  u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y5          FDPE (Prop_fdpe_C_Q)         0.141     1.703 f  u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.159     1.862    u4/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X93Y5          FDPE                                         f  u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[27]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.171    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.200 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.880     2.080    u4/mac_test0/mac_top0/mac_rx0/c0/e_gtxc
    SLICE_X93Y5          FDPE                                         r  u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[27]/C
                         clock pessimism             -0.481     1.599    
    SLICE_X93Y5          FDPE (Remov_fdpe_C_PRE)     -0.095     1.504    u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[6]/PRE
                            (removal check against rising-edge clock e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rrxc rise@0.000ns - e4_rrxc rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.955%)  route 0.159ns (53.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.926    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.952 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.610     1.562    u4/mac_test0/mac_top0/mac_rx0/mac0/e_gtxc
    SLICE_X91Y5          FDPE                                         r  u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y5          FDPE (Prop_fdpe_C_Q)         0.141     1.703 f  u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.159     1.862    u4/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X93Y5          FDPE                                         f  u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.171    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.200 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.880     2.080    u4/mac_test0/mac_top0/mac_rx0/c0/e_gtxc
    SLICE_X93Y5          FDPE                                         r  u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[6]/C
                         clock pessimism             -0.481     1.599    
    SLICE_X93Y5          FDPE (Remov_fdpe_C_PRE)     -0.095     1.504    u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[12]/PRE
                            (removal check against rising-edge clock e4_rrxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (e4_rrxc rise@0.000ns - e4_rrxc rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.311%)  route 0.227ns (61.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.926    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.952 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.610     1.562    u4/mac_test0/mac_top0/mac_rx0/mac0/e_gtxc
    SLICE_X91Y5          FDPE                                         r  u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y5          FDPE (Prop_fdpe_C_Q)         0.141     1.703 f  u4/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.227     1.930    u4/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X92Y6          FDPE                                         f  u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock e4_rrxc rise edge)    0.000     0.000 r  
    W17                                               0.000     0.000 r  e4_rrxc (IN)
                         net (fo=0)                   0.000     0.000    e4_rrxc
    W17                  IBUF (Prop_ibuf_I_O)         0.440     0.440 r  e4_rrxc_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.171    u4/gmii_to_rgmii/e_rrxc
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.200 r  u4/gmii_to_rgmii/bufmr_rgmii_rxc/O
                         net (fo=3225, routed)        0.880     2.080    u4/mac_test0/mac_top0/mac_rx0/c0/e_gtxc
    SLICE_X92Y6          FDPE                                         r  u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[12]/C
                         clock pessimism             -0.481     1.599    
    SLICE_X92Y6          FDPE (Remov_fdpe_C_PRE)     -0.071     1.528    u4/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.402    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_in
  To Clock:  sys_clk_in

Setup :            0  Failing Endpoints,  Worst Slack       16.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.549ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.116ns  (required time - arrival time)
  Source:                 u2/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2/smi_config_inst/led_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_in rise@20.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.484ns (14.491%)  route 2.856ns (85.509%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 24.521 - 20.000 ) 
    Source Clock Delay      (SCD):    4.942ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.843     3.264    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     3.349 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.593     4.942    u2/reset_m0/sys_clk_in_IBUF_BUFG
    SLICE_X113Y45        FDRE                                         r  u2/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.379     5.321 r  u2/reset_m0/rst_n_reg_reg/Q
                         net (fo=1, routed)           0.395     5.717    u2/reset_m0/e2_reset_OBUF
    SLICE_X113Y45        LUT1 (Prop_lut1_I0_O)        0.105     5.822 f  u2/reset_m0/FSM_sequential_state[3]_i_2__0/O
                         net (fo=72, routed)          2.461     8.282    u2/smi_config_inst/led_reg[3]_0
    SLICE_X107Y55        FDCE                                         f  u2/smi_config_inst/led_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.355    21.355 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.673    23.029    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    23.106 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.415    24.521    u2/smi_config_inst/sys_clk_in_IBUF_BUFG
    SLICE_X107Y55        FDCE                                         r  u2/smi_config_inst/led_reg[3]/C
                         clock pessimism              0.244    24.764    
                         clock uncertainty           -0.035    24.729    
    SLICE_X107Y55        FDCE (Recov_fdce_C_CLR)     -0.331    24.398    u2/smi_config_inst/led_reg[3]
  -------------------------------------------------------------------
                         required time                         24.398    
                         arrival time                          -8.282    
  -------------------------------------------------------------------
                         slack                                 16.116    

Slack (MET) :             16.432ns  (required time - arrival time)
  Source:                 u1/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/timer_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_in rise@20.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 0.484ns (15.358%)  route 2.667ns (84.642%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.523ns = ( 24.523 - 20.000 ) 
    Source Clock Delay      (SCD):    4.912ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.843     3.264    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     3.349 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.563     4.912    u1/reset_m0/sys_clk_in_IBUF_BUFG
    SLICE_X113Y71        FDRE                                         r  u1/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y71        FDRE (Prop_fdre_C_Q)         0.379     5.291 r  u1/reset_m0/rst_n_reg_reg/Q
                         net (fo=1, routed)           0.395     5.687    u1/reset_m0/e1_reset_OBUF
    SLICE_X113Y71        LUT1 (Prop_lut1_I0_O)        0.105     5.792 f  u1/reset_m0/FSM_sequential_state[3]_i_2/O
                         net (fo=72, routed)          2.272     8.064    u1/smi_config_inst/led_reg[3]_0
    SLICE_X113Y92        FDCE                                         f  u1/smi_config_inst/timer_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.355    21.355 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.673    23.029    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    23.106 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.417    24.523    u1/smi_config_inst/sys_clk_in_IBUF_BUFG
    SLICE_X113Y92        FDCE                                         r  u1/smi_config_inst/timer_reg[21]/C
                         clock pessimism              0.340    24.862    
                         clock uncertainty           -0.035    24.827    
    SLICE_X113Y92        FDCE (Recov_fdce_C_CLR)     -0.331    24.496    u1/smi_config_inst/timer_reg[21]
  -------------------------------------------------------------------
                         required time                         24.496    
                         arrival time                          -8.064    
  -------------------------------------------------------------------
                         slack                                 16.432    

Slack (MET) :             16.437ns  (required time - arrival time)
  Source:                 u1/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/timer_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_in rise@20.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.484ns (15.383%)  route 2.662ns (84.617%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.523ns = ( 24.523 - 20.000 ) 
    Source Clock Delay      (SCD):    4.912ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.843     3.264    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     3.349 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.563     4.912    u1/reset_m0/sys_clk_in_IBUF_BUFG
    SLICE_X113Y71        FDRE                                         r  u1/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y71        FDRE (Prop_fdre_C_Q)         0.379     5.291 r  u1/reset_m0/rst_n_reg_reg/Q
                         net (fo=1, routed)           0.395     5.687    u1/reset_m0/e1_reset_OBUF
    SLICE_X113Y71        LUT1 (Prop_lut1_I0_O)        0.105     5.792 f  u1/reset_m0/FSM_sequential_state[3]_i_2/O
                         net (fo=72, routed)          2.267     8.059    u1/smi_config_inst/led_reg[3]_0
    SLICE_X113Y94        FDCE                                         f  u1/smi_config_inst/timer_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.355    21.355 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.673    23.029    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    23.106 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.417    24.523    u1/smi_config_inst/sys_clk_in_IBUF_BUFG
    SLICE_X113Y94        FDCE                                         r  u1/smi_config_inst/timer_reg[29]/C
                         clock pessimism              0.340    24.862    
                         clock uncertainty           -0.035    24.827    
    SLICE_X113Y94        FDCE (Recov_fdce_C_CLR)     -0.331    24.496    u1/smi_config_inst/timer_reg[29]
  -------------------------------------------------------------------
                         required time                         24.496    
                         arrival time                          -8.059    
  -------------------------------------------------------------------
                         slack                                 16.437    

Slack (MET) :             16.437ns  (required time - arrival time)
  Source:                 u1/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/timer_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_in rise@20.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.484ns (15.383%)  route 2.662ns (84.617%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.523ns = ( 24.523 - 20.000 ) 
    Source Clock Delay      (SCD):    4.912ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.843     3.264    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     3.349 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.563     4.912    u1/reset_m0/sys_clk_in_IBUF_BUFG
    SLICE_X113Y71        FDRE                                         r  u1/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y71        FDRE (Prop_fdre_C_Q)         0.379     5.291 r  u1/reset_m0/rst_n_reg_reg/Q
                         net (fo=1, routed)           0.395     5.687    u1/reset_m0/e1_reset_OBUF
    SLICE_X113Y71        LUT1 (Prop_lut1_I0_O)        0.105     5.792 f  u1/reset_m0/FSM_sequential_state[3]_i_2/O
                         net (fo=72, routed)          2.267     8.059    u1/smi_config_inst/led_reg[3]_0
    SLICE_X113Y94        FDCE                                         f  u1/smi_config_inst/timer_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.355    21.355 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.673    23.029    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    23.106 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.417    24.523    u1/smi_config_inst/sys_clk_in_IBUF_BUFG
    SLICE_X113Y94        FDCE                                         r  u1/smi_config_inst/timer_reg[30]/C
                         clock pessimism              0.340    24.862    
                         clock uncertainty           -0.035    24.827    
    SLICE_X113Y94        FDCE (Recov_fdce_C_CLR)     -0.331    24.496    u1/smi_config_inst/timer_reg[30]
  -------------------------------------------------------------------
                         required time                         24.496    
                         arrival time                          -8.059    
  -------------------------------------------------------------------
                         slack                                 16.437    

Slack (MET) :             16.437ns  (required time - arrival time)
  Source:                 u1/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/timer_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_in rise@20.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.484ns (15.383%)  route 2.662ns (84.617%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.523ns = ( 24.523 - 20.000 ) 
    Source Clock Delay      (SCD):    4.912ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.843     3.264    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     3.349 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.563     4.912    u1/reset_m0/sys_clk_in_IBUF_BUFG
    SLICE_X113Y71        FDRE                                         r  u1/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y71        FDRE (Prop_fdre_C_Q)         0.379     5.291 r  u1/reset_m0/rst_n_reg_reg/Q
                         net (fo=1, routed)           0.395     5.687    u1/reset_m0/e1_reset_OBUF
    SLICE_X113Y71        LUT1 (Prop_lut1_I0_O)        0.105     5.792 f  u1/reset_m0/FSM_sequential_state[3]_i_2/O
                         net (fo=72, routed)          2.267     8.059    u1/smi_config_inst/led_reg[3]_0
    SLICE_X113Y94        FDCE                                         f  u1/smi_config_inst/timer_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.355    21.355 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.673    23.029    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    23.106 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.417    24.523    u1/smi_config_inst/sys_clk_in_IBUF_BUFG
    SLICE_X113Y94        FDCE                                         r  u1/smi_config_inst/timer_reg[31]/C
                         clock pessimism              0.340    24.862    
                         clock uncertainty           -0.035    24.827    
    SLICE_X113Y94        FDCE (Recov_fdce_C_CLR)     -0.331    24.496    u1/smi_config_inst/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         24.496    
                         arrival time                          -8.059    
  -------------------------------------------------------------------
                         slack                                 16.437    

Slack (MET) :             16.497ns  (required time - arrival time)
  Source:                 u1/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/FSM_sequential_state_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_in rise@20.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 0.484ns (15.493%)  route 2.640ns (84.507%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 24.521 - 20.000 ) 
    Source Clock Delay      (SCD):    4.912ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.843     3.264    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     3.349 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.563     4.912    u1/reset_m0/sys_clk_in_IBUF_BUFG
    SLICE_X113Y71        FDRE                                         r  u1/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y71        FDRE (Prop_fdre_C_Q)         0.379     5.291 r  u1/reset_m0/rst_n_reg_reg/Q
                         net (fo=1, routed)           0.395     5.687    u1/reset_m0/e1_reset_OBUF
    SLICE_X113Y71        LUT1 (Prop_lut1_I0_O)        0.105     5.792 f  u1/reset_m0/FSM_sequential_state[3]_i_2/O
                         net (fo=72, routed)          2.245     8.036    u1/smi_config_inst/led_reg[3]_0
    SLICE_X109Y94        FDPE                                         f  u1/smi_config_inst/FSM_sequential_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.355    21.355 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.673    23.029    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    23.106 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.415    24.521    u1/smi_config_inst/sys_clk_in_IBUF_BUFG
    SLICE_X109Y94        FDPE                                         r  u1/smi_config_inst/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.340    24.860    
                         clock uncertainty           -0.035    24.825    
    SLICE_X109Y94        FDPE (Recov_fdpe_C_PRE)     -0.292    24.533    u1/smi_config_inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         24.533    
                         arrival time                          -8.036    
  -------------------------------------------------------------------
                         slack                                 16.497    

Slack (MET) :             16.531ns  (required time - arrival time)
  Source:                 u1/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/reg_addr_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_in rise@20.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 0.484ns (15.493%)  route 2.640ns (84.507%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 24.521 - 20.000 ) 
    Source Clock Delay      (SCD):    4.912ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.843     3.264    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     3.349 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.563     4.912    u1/reset_m0/sys_clk_in_IBUF_BUFG
    SLICE_X113Y71        FDRE                                         r  u1/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y71        FDRE (Prop_fdre_C_Q)         0.379     5.291 r  u1/reset_m0/rst_n_reg_reg/Q
                         net (fo=1, routed)           0.395     5.687    u1/reset_m0/e1_reset_OBUF
    SLICE_X113Y71        LUT1 (Prop_lut1_I0_O)        0.105     5.792 f  u1/reset_m0/FSM_sequential_state[3]_i_2/O
                         net (fo=72, routed)          2.245     8.036    u1/smi_config_inst/led_reg[3]_0
    SLICE_X108Y94        FDCE                                         f  u1/smi_config_inst/reg_addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.355    21.355 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.673    23.029    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    23.106 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.415    24.521    u1/smi_config_inst/sys_clk_in_IBUF_BUFG
    SLICE_X108Y94        FDCE                                         r  u1/smi_config_inst/reg_addr_reg[0]/C
                         clock pessimism              0.340    24.860    
                         clock uncertainty           -0.035    24.825    
    SLICE_X108Y94        FDCE (Recov_fdce_C_CLR)     -0.258    24.567    u1/smi_config_inst/reg_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         24.567    
                         arrival time                          -8.036    
  -------------------------------------------------------------------
                         slack                                 16.531    

Slack (MET) :             16.531ns  (required time - arrival time)
  Source:                 u1/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/reg_addr_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_in rise@20.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 0.484ns (15.493%)  route 2.640ns (84.507%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 24.521 - 20.000 ) 
    Source Clock Delay      (SCD):    4.912ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.843     3.264    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     3.349 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.563     4.912    u1/reset_m0/sys_clk_in_IBUF_BUFG
    SLICE_X113Y71        FDRE                                         r  u1/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y71        FDRE (Prop_fdre_C_Q)         0.379     5.291 r  u1/reset_m0/rst_n_reg_reg/Q
                         net (fo=1, routed)           0.395     5.687    u1/reset_m0/e1_reset_OBUF
    SLICE_X113Y71        LUT1 (Prop_lut1_I0_O)        0.105     5.792 f  u1/reset_m0/FSM_sequential_state[3]_i_2/O
                         net (fo=72, routed)          2.245     8.036    u1/smi_config_inst/led_reg[3]_0
    SLICE_X108Y94        FDCE                                         f  u1/smi_config_inst/reg_addr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.355    21.355 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.673    23.029    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    23.106 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.415    24.521    u1/smi_config_inst/sys_clk_in_IBUF_BUFG
    SLICE_X108Y94        FDCE                                         r  u1/smi_config_inst/reg_addr_reg[4]/C
                         clock pessimism              0.340    24.860    
                         clock uncertainty           -0.035    24.825    
    SLICE_X108Y94        FDCE (Recov_fdce_C_CLR)     -0.258    24.567    u1/smi_config_inst/reg_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         24.567    
                         arrival time                          -8.036    
  -------------------------------------------------------------------
                         slack                                 16.531    

Slack (MET) :             16.536ns  (required time - arrival time)
  Source:                 u2/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2/smi_config_inst/tm_cnt_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_in rise@20.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        2.995ns  (logic 0.484ns (16.162%)  route 2.511ns (83.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.523ns = ( 24.523 - 20.000 ) 
    Source Clock Delay      (SCD):    4.942ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.843     3.264    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     3.349 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.593     4.942    u2/reset_m0/sys_clk_in_IBUF_BUFG
    SLICE_X113Y45        FDRE                                         r  u2/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.379     5.321 r  u2/reset_m0/rst_n_reg_reg/Q
                         net (fo=1, routed)           0.395     5.717    u2/reset_m0/e2_reset_OBUF
    SLICE_X113Y45        LUT1 (Prop_lut1_I0_O)        0.105     5.822 f  u2/reset_m0/FSM_sequential_state[3]_i_2__0/O
                         net (fo=72, routed)          2.115     7.937    u2/smi_config_inst/led_reg[3]_0
    SLICE_X112Y56        FDCE                                         f  u2/smi_config_inst/tm_cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.355    21.355 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.673    23.029    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    23.106 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.417    24.523    u2/smi_config_inst/sys_clk_in_IBUF_BUFG
    SLICE_X112Y56        FDCE                                         r  u2/smi_config_inst/tm_cnt_reg[24]/C
                         clock pessimism              0.244    24.767    
                         clock uncertainty           -0.035    24.731    
    SLICE_X112Y56        FDCE (Recov_fdce_C_CLR)     -0.258    24.473    u2/smi_config_inst/tm_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         24.473    
                         arrival time                          -7.937    
  -------------------------------------------------------------------
                         slack                                 16.536    

Slack (MET) :             16.536ns  (required time - arrival time)
  Source:                 u2/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2/smi_config_inst/tm_cnt_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_in rise@20.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        2.995ns  (logic 0.484ns (16.162%)  route 2.511ns (83.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.523ns = ( 24.523 - 20.000 ) 
    Source Clock Delay      (SCD):    4.942ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.421     1.421 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.843     3.264    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     3.349 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.593     4.942    u2/reset_m0/sys_clk_in_IBUF_BUFG
    SLICE_X113Y45        FDRE                                         r  u2/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.379     5.321 r  u2/reset_m0/rst_n_reg_reg/Q
                         net (fo=1, routed)           0.395     5.717    u2/reset_m0/e2_reset_OBUF
    SLICE_X113Y45        LUT1 (Prop_lut1_I0_O)        0.105     5.822 f  u2/reset_m0/FSM_sequential_state[3]_i_2__0/O
                         net (fo=72, routed)          2.115     7.937    u2/smi_config_inst/led_reg[3]_0
    SLICE_X112Y56        FDCE                                         f  u2/smi_config_inst/tm_cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         1.355    21.355 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.673    23.029    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    23.106 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         1.417    24.523    u2/smi_config_inst/sys_clk_in_IBUF_BUFG
    SLICE_X112Y56        FDCE                                         r  u2/smi_config_inst/tm_cnt_reg[25]/C
                         clock pessimism              0.244    24.767    
                         clock uncertainty           -0.035    24.731    
    SLICE_X112Y56        FDCE (Recov_fdce_C_CLR)     -0.258    24.473    u2/smi_config_inst/tm_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         24.473    
                         arrival time                          -7.937    
  -------------------------------------------------------------------
                         slack                                 16.536    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 u2/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2/smi_config_inst/led_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_in rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.847%)  route 0.333ns (64.153%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.640     1.587    u2/reset_m0/sys_clk_in_IBUF_BUFG
    SLICE_X113Y45        FDRE                                         r  u2/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  u2/reset_m0/rst_n_reg_reg/Q
                         net (fo=1, routed)           0.155     1.883    u2/reset_m0/e2_reset_OBUF
    SLICE_X113Y45        LUT1 (Prop_lut1_I0_O)        0.045     1.928 f  u2/reset_m0/FSM_sequential_state[3]_i_2__0/O
                         net (fo=72, routed)          0.177     2.106    u2/smi_config_inst/led_reg[3]_0
    SLICE_X108Y45        FDCE                                         f  u2/smi_config_inst/led_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.910     2.104    u2/smi_config_inst/sys_clk_in_IBUF_BUFG
    SLICE_X108Y45        FDCE                                         r  u2/smi_config_inst/led_reg[1]/C
                         clock pessimism             -0.480     1.624    
    SLICE_X108Y45        FDCE (Remov_fdce_C_CLR)     -0.067     1.557    u2/smi_config_inst/led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 u2/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2/smi_config_inst/led_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_in rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.847%)  route 0.333ns (64.153%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.640     1.587    u2/reset_m0/sys_clk_in_IBUF_BUFG
    SLICE_X113Y45        FDRE                                         r  u2/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  u2/reset_m0/rst_n_reg_reg/Q
                         net (fo=1, routed)           0.155     1.883    u2/reset_m0/e2_reset_OBUF
    SLICE_X113Y45        LUT1 (Prop_lut1_I0_O)        0.045     1.928 f  u2/reset_m0/FSM_sequential_state[3]_i_2__0/O
                         net (fo=72, routed)          0.177     2.106    u2/smi_config_inst/led_reg[3]_0
    SLICE_X108Y45        FDCE                                         f  u2/smi_config_inst/led_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.910     2.104    u2/smi_config_inst/sys_clk_in_IBUF_BUFG
    SLICE_X108Y45        FDCE                                         r  u2/smi_config_inst/led_reg[2]/C
                         clock pessimism             -0.480     1.624    
    SLICE_X108Y45        FDCE (Remov_fdce_C_CLR)     -0.067     1.557    u2/smi_config_inst/led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 u1/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/led_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_in rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.060%)  route 0.330ns (63.940%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.628     1.575    u1/reset_m0/sys_clk_in_IBUF_BUFG
    SLICE_X113Y71        FDRE                                         r  u1/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y71        FDRE (Prop_fdre_C_Q)         0.141     1.716 r  u1/reset_m0/rst_n_reg_reg/Q
                         net (fo=1, routed)           0.155     1.871    u1/reset_m0/e1_reset_OBUF
    SLICE_X113Y71        LUT1 (Prop_lut1_I0_O)        0.045     1.916 f  u1/reset_m0/FSM_sequential_state[3]_i_2/O
                         net (fo=72, routed)          0.174     2.091    u1/smi_config_inst/led_reg[3]_0
    SLICE_X108Y71        FDCE                                         f  u1/smi_config_inst/led_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.895     2.089    u1/smi_config_inst/sys_clk_in_IBUF_BUFG
    SLICE_X108Y71        FDCE                                         r  u1/smi_config_inst/led_reg[1]/C
                         clock pessimism             -0.481     1.608    
    SLICE_X108Y71        FDCE (Remov_fdce_C_CLR)     -0.067     1.541    u1/smi_config_inst/led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 u1/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/smi_config_inst/led_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_in rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.060%)  route 0.330ns (63.940%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.628     1.575    u1/reset_m0/sys_clk_in_IBUF_BUFG
    SLICE_X113Y71        FDRE                                         r  u1/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y71        FDRE (Prop_fdre_C_Q)         0.141     1.716 r  u1/reset_m0/rst_n_reg_reg/Q
                         net (fo=1, routed)           0.155     1.871    u1/reset_m0/e1_reset_OBUF
    SLICE_X113Y71        LUT1 (Prop_lut1_I0_O)        0.045     1.916 f  u1/reset_m0/FSM_sequential_state[3]_i_2/O
                         net (fo=72, routed)          0.174     2.091    u1/smi_config_inst/led_reg[3]_0
    SLICE_X108Y71        FDCE                                         f  u1/smi_config_inst/led_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.895     2.089    u1/smi_config_inst/sys_clk_in_IBUF_BUFG
    SLICE_X108Y71        FDCE                                         r  u1/smi_config_inst/led_reg[2]/C
                         clock pessimism             -0.481     1.608    
    SLICE_X108Y71        FDCE (Remov_fdce_C_CLR)     -0.067     1.541    u1/smi_config_inst/led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 u2/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2/smi_config_inst/link_reg/CLR
                            (removal check against rising-edge clock sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_in rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.847%)  route 0.333ns (64.153%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.640     1.587    u2/reset_m0/sys_clk_in_IBUF_BUFG
    SLICE_X113Y45        FDRE                                         r  u2/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  u2/reset_m0/rst_n_reg_reg/Q
                         net (fo=1, routed)           0.155     1.883    u2/reset_m0/e2_reset_OBUF
    SLICE_X113Y45        LUT1 (Prop_lut1_I0_O)        0.045     1.928 f  u2/reset_m0/FSM_sequential_state[3]_i_2__0/O
                         net (fo=72, routed)          0.177     2.106    u2/smi_config_inst/led_reg[3]_0
    SLICE_X109Y45        FDCE                                         f  u2/smi_config_inst/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.910     2.104    u2/smi_config_inst/sys_clk_in_IBUF_BUFG
    SLICE_X109Y45        FDCE                                         r  u2/smi_config_inst/link_reg/C
                         clock pessimism             -0.480     1.624    
    SLICE_X109Y45        FDCE (Remov_fdce_C_CLR)     -0.092     1.532    u2/smi_config_inst/link_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 u2/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2/smi_config_inst/speed_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_in rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.847%)  route 0.333ns (64.153%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.640     1.587    u2/reset_m0/sys_clk_in_IBUF_BUFG
    SLICE_X113Y45        FDRE                                         r  u2/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  u2/reset_m0/rst_n_reg_reg/Q
                         net (fo=1, routed)           0.155     1.883    u2/reset_m0/e2_reset_OBUF
    SLICE_X113Y45        LUT1 (Prop_lut1_I0_O)        0.045     1.928 f  u2/reset_m0/FSM_sequential_state[3]_i_2__0/O
                         net (fo=72, routed)          0.177     2.106    u2/smi_config_inst/led_reg[3]_0
    SLICE_X109Y45        FDPE                                         f  u2/smi_config_inst/speed_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.910     2.104    u2/smi_config_inst/sys_clk_in_IBUF_BUFG
    SLICE_X109Y45        FDPE                                         r  u2/smi_config_inst/speed_reg[0]/C
                         clock pessimism             -0.480     1.624    
    SLICE_X109Y45        FDPE (Remov_fdpe_C_PRE)     -0.095     1.529    u2/smi_config_inst/speed_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 u2/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2/smi_config_inst/timer_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_in rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.196%)  route 0.328ns (63.804%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.640     1.587    u2/reset_m0/sys_clk_in_IBUF_BUFG
    SLICE_X113Y45        FDRE                                         r  u2/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  u2/reset_m0/rst_n_reg_reg/Q
                         net (fo=1, routed)           0.155     1.883    u2/reset_m0/e2_reset_OBUF
    SLICE_X113Y45        LUT1 (Prop_lut1_I0_O)        0.045     1.928 f  u2/reset_m0/FSM_sequential_state[3]_i_2__0/O
                         net (fo=72, routed)          0.172     2.101    u2/smi_config_inst/led_reg[3]_0
    SLICE_X110Y45        FDCE                                         f  u2/smi_config_inst/timer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.911     2.105    u2/smi_config_inst/sys_clk_in_IBUF_BUFG
    SLICE_X110Y45        FDCE                                         r  u2/smi_config_inst/timer_reg[1]/C
                         clock pessimism             -0.502     1.603    
    SLICE_X110Y45        FDCE (Remov_fdce_C_CLR)     -0.092     1.511    u2/smi_config_inst/timer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 u2/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2/smi_config_inst/timer_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_in rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.196%)  route 0.328ns (63.804%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.640     1.587    u2/reset_m0/sys_clk_in_IBUF_BUFG
    SLICE_X113Y45        FDRE                                         r  u2/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  u2/reset_m0/rst_n_reg_reg/Q
                         net (fo=1, routed)           0.155     1.883    u2/reset_m0/e2_reset_OBUF
    SLICE_X113Y45        LUT1 (Prop_lut1_I0_O)        0.045     1.928 f  u2/reset_m0/FSM_sequential_state[3]_i_2__0/O
                         net (fo=72, routed)          0.172     2.101    u2/smi_config_inst/led_reg[3]_0
    SLICE_X110Y45        FDCE                                         f  u2/smi_config_inst/timer_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.911     2.105    u2/smi_config_inst/sys_clk_in_IBUF_BUFG
    SLICE_X110Y45        FDCE                                         r  u2/smi_config_inst/timer_reg[2]/C
                         clock pessimism             -0.502     1.603    
    SLICE_X110Y45        FDCE (Remov_fdce_C_CLR)     -0.092     1.511    u2/smi_config_inst/timer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 u2/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2/smi_config_inst/timer_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_in rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.196%)  route 0.328ns (63.804%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.640     1.587    u2/reset_m0/sys_clk_in_IBUF_BUFG
    SLICE_X113Y45        FDRE                                         r  u2/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  u2/reset_m0/rst_n_reg_reg/Q
                         net (fo=1, routed)           0.155     1.883    u2/reset_m0/e2_reset_OBUF
    SLICE_X113Y45        LUT1 (Prop_lut1_I0_O)        0.045     1.928 f  u2/reset_m0/FSM_sequential_state[3]_i_2__0/O
                         net (fo=72, routed)          0.172     2.101    u2/smi_config_inst/led_reg[3]_0
    SLICE_X110Y45        FDCE                                         f  u2/smi_config_inst/timer_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.911     2.105    u2/smi_config_inst/sys_clk_in_IBUF_BUFG
    SLICE_X110Y45        FDCE                                         r  u2/smi_config_inst/timer_reg[3]/C
                         clock pessimism             -0.502     1.603    
    SLICE_X110Y45        FDCE (Remov_fdce_C_CLR)     -0.092     1.511    u2/smi_config_inst/timer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 u2/reset_m0/rst_n_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u2/smi_config_inst/timer_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_in rise@0.000ns - sys_clk_in rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.196%)  route 0.328ns (63.804%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.947 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.640     1.587    u2/reset_m0/sys_clk_in_IBUF_BUFG
    SLICE_X113Y45        FDRE                                         r  u2/reset_m0/rst_n_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  u2/reset_m0/rst_n_reg_reg/Q
                         net (fo=1, routed)           0.155     1.883    u2/reset_m0/e2_reset_OBUF
    SLICE_X113Y45        LUT1 (Prop_lut1_I0_O)        0.045     1.928 f  u2/reset_m0/FSM_sequential_state[3]_i_2__0/O
                         net (fo=72, routed)          0.172     2.101    u2/smi_config_inst/led_reg[3]_0
    SLICE_X110Y45        FDCE                                         f  u2/smi_config_inst/timer_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_in rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clk_in (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_in
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sys_clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    sys_clk_in_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sys_clk_in_IBUF_BUFG_inst/O
                         net (fo=612, routed)         0.911     2.105    u2/smi_config_inst/sys_clk_in_IBUF_BUFG
    SLICE_X110Y45        FDCE                                         r  u2/smi_config_inst/timer_reg[4]/C
                         clock pessimism             -0.502     1.603    
    SLICE_X110Y45        FDCE (Remov_fdce_C_CLR)     -0.092     1.511    u2/smi_config_inst/timer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.590    





