timestamp=1711876670650

[~A]
LastVerilogToplevel=fourteennm_simple_iopll
ModifyID=2
Version=74
c:/intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv=0*81643*304547

[~MFT]
0=5|0altera_lnsim_vhdl.mgf|383066|0
1=1|1altera_lnsim_vhdl.mgf|2447960|0
3=0|3altera_lnsim_vhdl.mgf|1342784|0
4=0|4altera_lnsim_vhdl.mgf|3756|0

[$root]
A/$root=22|||1*0
BinW64/$root=3*0
SLP=3*115
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|c73a565f2ade592f8ac1c68f484c9216b7b43c4bdb1351682121443f345553d7

[ALTERA_LNSIM_MEMORY_INITIALIZATION]
A/ALTERA_LNSIM_MEMORY_INITIALIZATION=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|19197|1*1096645
BinW64/ALTERA_LNSIM_MEMORY_INITIALIZATION=3*653653
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|19197
SLP=3*677271
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|a3962d2ebcacfdbcfd2b0729a7c1dfc5b766478a52a0cf0cb851feefbbb165721f1915f3f7828292449f0a1ea1342aba0b74c27af781c4a6f11e73fdec9079a6

[altera_arriav_pll]
A/altera_arriav_pll=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|22500|1*1349244
BinW64/altera_arriav_pll=3*794217
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|22500
SLP=3*882765
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|6d640b514321f4a897da31fca3a226a703b012c5e4e7e432cdb81cf979a7ccb8242136f103a7f7613fa7e18d2d518412

[altera_arriavgz_pll]
A/altera_arriavgz_pll=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|24536|1*1581471
BinW64/altera_arriavgz_pll=3*886264
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|24536
SLP=3*974821
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|6d640b514321f4a897da31fca3a226a730aa6b40bf7d078a0d33a496997beafd3c801ad056c5f9f6594dd7508957148c

[altera_cyclonev_pll]
A/altera_cyclonev_pll=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|26572|1*1813638
BinW64/altera_cyclonev_pll=3*978328
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|26572
SLP=3*1045803
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|43ce050f4cb0bc08e0cb7fda0127894a0e1182bc2f5c88037d623a2a4e10bafc56f23d0a9203a1e3001e0e81bdee01c1

[altera_generic_pll_functions]
A/altera_generic_pll_functions=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|1486|1*35847
BinW64/altera_generic_pll_functions=3*51763
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|1486
SLP=3*53334
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|ad7e42b4c717d6c4ddc4693ad2a563d853fdcc6ae3f313c56cf54eded46215c69438a0a9b6fa5e6fbed0a76fb21341de12a345ec4f9774f904307a3c0ab3ea3b

[altera_iopll]
A/altera_iopll=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|30840|1*2247632
BinW64/altera_iopll=3*1203774
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|30840
SLP=3*1216130
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|7e7cf78127d27ff6ae820427c96da7319bbf1d143d28a94ffe1c63e216439ed310512d62a7478099e24c2d2c4a02075f

[altera_iopll_rotation_lcells]
A/altera_iopll_rotation_lcells=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|34133|1*2297146
BinW64/altera_iopll_rotation_lcells=3*1222007
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|34133
SLP=3*1222490
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|787c2ada4dc084e52fb2967bb65d0c6abb9bceb88062a914043f1075e807bad8775d61ebb56dceadbedbc4dcdd624e65498c6d4e2bb7f761e8b0063ac2d63cc4

[altera_lnsim_components]
E=1*2447960
I=0*383066
M=3|2|vef|1711876670633|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim_components.vhd|0*305784*0x1c595191d94476e1be1d393301a2df6bdf715d46|0*382895*0xaeff33d0d327e4f66feab22160c8fa0a
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim_components.vhd|27
Version=13.0.376.8320 (Windows64)|00000012789cd32d2e29ca4c2eb13456d04d494a57d0b534060038b20566|008263d1396e0d8aeab5750599279870bdcf7421dcdad8f41a96e489950cda8b26527262ddaa47cb266f3a3c4d9b973a04f5d4f6f4f36e03945db93bc064766e

[altera_lnsim_functions]
A/altera_lnsim_functions=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|4|1*566
BinW64/altera_lnsim_functions=3*183
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|4
SLP=3*30811
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|008263d1396e0d8aeab575059927987086f488f4588dbf63e8f53522b86d5faeb302b5b846ed01555710a26daced3e99

[altera_mult_add]
A/altera_mult_add=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|5815|1*273971
BinW64/altera_mult_add=3*231936
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|5815
SLP=3*243185
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|9f7f5fb18c631caf24163cf04f349c96f2501d2dcd404cf9666e138b954d2bc2301570ad4356076206995849cc15d021

[altera_mult_add_rtl]
A/altera_mult_add_rtl=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|6919|1*368436
BinW64/altera_mult_add_rtl=3*244490
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|6919
SLP=3*262923
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|9f7f5fb18c631caf24163cf04f349c966583ac0cdc570ba327f31a23fe7de4da0b6af700add97b15be8a4d4a48bce407

[altera_pll]
A/altera_pll=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|27965|1*1953324
BinW64/altera_pll=3*1048429
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|27965
SLP=3*1168859
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|8e28fc235bd717516e4f6ee8b392d0f34ef04c80722cfa1eb7252d0d1f04b8f747b45a4434d14870614d9b04a82f19c1

[altera_pll_dps_lcell_comb]
A/altera_pll_dps_lcell_comb=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|34206|1*2177828
BinW64/altera_pll_dps_lcell_comb=3*1197759
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|34206
SLP=3*1199328
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|85b0cf400cd48adcc3e41690f07fde36377749863ea2e8a722ae001f727e4ac126527262ddaa47cb266f3a3c4d9b973aac8294b3de3622daa49a61d122ea2f01

[altera_pll_reconfig_tasks]
A/altera_pll_reconfig_tasks=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|11302|1*633098
BinW64/altera_pll_reconfig_tasks=3*359754
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|11302
SLP=3*416897
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|ef2509ba86a1f1aa52fdc487c46acf10961b3ecc5414e3d70f649bf6e17f073e40457b802bf31722f0fd45d050d43f6477a446af48e603c75f0bc8b1ae2b1912

[altera_stratixv_pll]
A/altera_stratixv_pll=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|20461|1*1117077
BinW64/altera_stratixv_pll=3*702156
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|20461
SLP=3*790710
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|294a07a950fd96cff7796f3f0aeebb5bb9e9b78e64ca83e715c11322462df0a771c9fb78bbcf7dd900510e8d7b2a32be

[altera_syncram]
A/altera_syncram=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|16238|1*1048692
BinW64/altera_syncram=3*529448
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|16238
SLP=3*615435
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|53bebbe43d91326f9ac0e9240a6bab54573b49f24f6457bf7b371a8430d76eeca38f6d6925aaab5bb44c58260ee8c323

[altera_syncram_forwarding_logic]
A/altera_syncram_forwarding_logic=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|19104|1*1113231
BinW64/altera_syncram_forwarding_logic=3*698040
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|19104
SLP=3*701519
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|53bebbe43d91326f9ac0e9240a6bab5480373b522f34fabfecf46530b30f3aca703efd8602b7fdc87da0f69a5e036ee039cfa209c23c7f58f41c043e09eb90c4

[ama_adder_function]
A/ama_adder_function=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|9479|1*574317
BinW64/ama_adder_function=3*321054
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|9479
SLP=3*328548
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|3cee35a6657fc9033048aa70d9ba5d45024fe8be478a11734e93a98e9aab99fe262047a02f25aa2a7619dde8b9c304bc

[ama_chainout_adder_accumulator_function]
A/ama_chainout_adder_accumulator_function=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|10300|1*606979
BinW64/ama_chainout_adder_accumulator_function=3*341679
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|10300
SLP=3*351089
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|475cd22dbdffb12a36697c3fa985baf3c1c9a9dbe2c4939dca3ee64896a699c072003f2e2cc55fd05843c8453838a643315be4a7dbb9cea7e8f4ad6f5ef09492

[ama_coef_reg_ext_function]
A/ama_coef_reg_ext_function=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|9087|1*509355
BinW64/ama_coef_reg_ext_function=3*290775
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|9087
SLP=3*295445
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|ea32f0e0ee58b9ba98144da55c02a7ea9b9a2a1603937119b8af2e75949dcfce4b07103a3f1f9038157c06394cb602eea61d44b168146513e805063e38007e33

[ama_data_split_reg_ext_function]
A/ama_data_split_reg_ext_function=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|8758|1*491121
BinW64/ama_data_split_reg_ext_function=3*283281
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|8758
SLP=3*289758
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|54c5c5c03f16b9813e25b41b7184c2be78aabe07e163f44dacddbcd210d138d2bba1ea47153f3d65533e17d17cc3eafa67b6e68a36739cdb6075c5b6046b7b10

[ama_dynamic_signed_function]
A/ama_dynamic_signed_function=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|8469|1*625977
BinW64/ama_dynamic_signed_function=3*355047
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|8469
SLP=3*357085
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|da1138c0375c3d52856393ab9bbaaebdf39a60ec347440d65fa03b3877b477e018eadde9838019cdb2c4e8df21eabec1c24062e8d26825603964f0529386d769

[ama_latency_function]
A/ama_latency_function=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|11150|1*486456
BinW64/ama_latency_function=3*273969
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|11150
SLP=3*280960
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|c2172bdb65c7e7a440cd0be4f274df0aad4218e76ec15d5e4c478ea3b2ddf7dcd4ae41a111dcfaa345b27455d47523d5

[ama_multiplier_function]
A/ama_multiplier_function=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|9789|1*561202
BinW64/ama_multiplier_function=3*317582
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|9789
SLP=3*320277
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|bb244189caa0655fa3f8a9f10eded9f0742427aaa680782b4ca95b9e22da148f26527262ddaa47cb266f3a3c4d9b973a70ee85bfaad27432398822eba6b0e1ff

[ama_preadder_function]
A/ama_preadder_function=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|10034|1*542449
BinW64/ama_preadder_function=3*301666
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|10034
SLP=3*315215
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|2b3f76bdfff0e7df3b164830ec05eb4779d2df417d1fb45ccc68221bc1fc4038fc1b175521d10de15f1ed983ddced5c3

[ama_register_function]
A/ama_register_function=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|8529|1*482330
BinW64/ama_register_function=3*266269
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|8529
SLP=3*272104
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|a5ad2d8475f06a72de49448f187701b0916a1a91427c6b37332eefb4913a523dd8282f90830e655fc3d7e9e5bbefee91

[ama_register_with_ext_function]
A/ama_register_with_ext_function=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|8657|1*628921
BinW64/ama_register_with_ext_function=3*357502
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|8657
SLP=3*359288
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|a5ad2d8475f06a72de49448f187701b099ce37ae7e64d7cd9e7d382a6d2b4d4aca0a02623b842720eb3b6de9ff30215fffcf7cc26acbc65537ce055f37cdcf48

[ama_scanchain]
A/ama_scanchain=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|10917|1*531309
BinW64/ama_scanchain=3*297260
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|10917
SLP=3*301004
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|872e9eb4b30221d7cc2e61f23a623619b2b68694cc97e64f84ad4aa9d0aeed4b099f3a9632583ff5068f80a590d1406c

[ama_signed_extension_function]
A/ama_signed_extension_function=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|8411|1*623132
BinW64/ama_signed_extension_function=3*352581
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|8411
SLP=3*354621
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|e30a6d494f1c6e56726fede60327cc2679a6436cb92b3f345f6b431a1cfca48c20281684e2226d5ae16c323acb6659e43864831ea86917237a90b2d084524e83

[ama_systolic_adder_function]
A/ama_systolic_adder_function=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|10610|1*590679
BinW64/ama_systolic_adder_function=3*329892
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|10610
SLP=3*340142
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|27441dd0aa3eba62642a15e02026a2132d44cdeb350570de08c6e697f6c6c8ebee90077535907a6fa36b58aa04c523cf89b055690fb9c41000bffd7bf7ec9190

[common_14nm_lutram_register]
A/common_14nm_lutram_register=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|5503|1*252986
BinW64/common_14nm_lutram_register=3*213929
D/common_14nm_lutram_register=4*3756
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|5503
SLP=3*217530
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|b5e5f8702d1886549369d6f69bfb489a9069028232dbcfb1d5692b456e7a28a584e3563e533e8f2e496bbccd750ae314f59ae861b66e646ef46844dff4a33775

[common_28nm_lutram_register]
A/common_28nm_lutram_register=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|5241|1*239297
BinW64/common_28nm_lutram_register=3*206596
D/common_28nm_lutram_register=4*2299
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|5241
SLP=3*209997
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|64c2c07aefd617c773db099458fedcde9069028232dbcfb1d5692b456e7a28a529831529cbd07df36ae75ea07e9514f79509b7deee65e9392d432ca0a935fe67

[common_28nm_mlab_cell_core]
A/common_28nm_mlab_cell_core=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|4579|1*205482
BinW64/common_28nm_mlab_cell_core=3*188138
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|4579
SLP=3*196078
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|64c2c07aefd617c773db099458fedcde424a880fcf24d655248c442fc05ebe67507b6daa3c3c4fa8a804bca282c99c4115a8287b511dc45c2e9a179e8b7f9c0d

[common_28nm_mlab_cell_pulse_generator]
A/common_28nm_mlab_cell_pulse_generator=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|4496|1*201762
BinW64/common_28nm_mlab_cell_pulse_generator=3*185284
D/common_28nm_mlab_cell_pulse_generator=4*1566
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|4496
SLP=3*186144
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|64c2c07aefd617c773db099458fedcdeffb1d2288f53d679ba95f46e42f8b876e8ba03f5dfca78077357d27faee65d743d052634caaf022b28d8aba1617fb206

[common_28nm_mlab_latch]
A/common_28nm_mlab_latch=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|4539|1*203792
BinW64/common_28nm_mlab_latch=3*186580
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|4539
SLP=3*187771
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|64c2c07aefd617c773db099458fedcde2fa60f688b8037f9f9a6298a04465790df0e4d55858732c52263ddd7ca20d490

[common_28nm_ram_block]
A/common_28nm_ram_block=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|2886|1*108504
BinW64/common_28nm_ram_block=3*125255
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|2886
SLP=3*169416
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|d92a7f832ab91d19a045b89ab16b9e088531e1a19de8c100fe9a3ab43b12a59b527dad6f00a79b66d5a86d2e186247ef

[common_28nm_ram_pulse_generator]
A/common_28nm_ram_pulse_generator=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|2767|1*101257
BinW64/common_28nm_ram_pulse_generator=3*119740
D/common_28nm_ram_pulse_generator=4*0
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|2767
SLP=3*121163
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|d92a7f832ab91d19a045b89ab16b9e08cd31f02f74820961c8854d69ef4f9153b54af98d6322dfb93b91d8c94e15a690d252ad6b8a6a8ef56239f5e517986264

[common_28nm_ram_register]
A/common_28nm_ram_register=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|2812|1*103615
BinW64/common_28nm_ram_register=3*121595
D/common_28nm_ram_register=4*311
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|2812
SLP=3*124596
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|d92a7f832ab91d19a045b89ab16b9e0807c72b751d0d58ffd3a0d389abec8c17230089dcf17828451d4030883ce293f8

[common_porta_latches]
A/common_porta_latches=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|4737|1*214788
BinW64/common_porta_latches=3*198428
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|4737
SLP=3*199365
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|6b11f8031160be4c20d0f31d1caf3910a106f11d0ee28c72a86fdc5bf02b0f027eed73ab869c2e4e408ca4b4f02ca4e6

[common_porta_registers]
A/common_porta_registers=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|4976|1*226852
BinW64/common_porta_registers=3*202561
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|4976
SLP=3*203192
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|6b11f8031160be4c20d0f31d1caf3910469fa2ab4b6684a7a3dfe0de85891193acd2f24529681a106fa62e6369e46b9d

[dprio_init]
A/dprio_init=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|30680|1*2173815
BinW64/dprio_init=3*1193742
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|30680
SLP=3*1196510
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|722755c1a66c60efcd829edf15cfe722d819e4bd3372bc85d489aba2a9cc3292a4a503004f9ee3859289a296a8717f87

[dps_extra_kick]
A/dps_extra_kick=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|30601|1*2170847
BinW64/dps_extra_kick=3*1190183
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|30601
SLP=3*1192812
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|c20b4e1c8aabc20e078858bbd42b80cec1047563a9612a2cd008be6fdf2c62c7b997d858f10bfacfe6f9699700ea8db1

[dps_pulse_gen]
A/dps_pulse_gen=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|30759|1*2168856
BinW64/dps_pulse_gen=3*1187899
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|30759
SLP=3*1189659
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|dcf3223fbf576735da2dbf44850d0427d4230016ab8a9448feefb852ee00e334cffc85ecabfb629e66656df296564009

[dps_pulse_gen_fourteennm_iopll]
A/dps_pulse_gen_fourteennm_iopll=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|32142|1*2364828
BinW64/dps_pulse_gen_fourteennm_iopll=3*1256255
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|32142
SLP=3*1258237
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|dcf3223fbf576735da2dbf44850d0427841b20a69965ade97ab0cd228cf20801073098bdd408c2cfca0cbc01cb3fcadd632cd96a590e530ee47a7cef0b0f1d86

[dps_pulse_gen_iopll]
A/dps_pulse_gen_iopll=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|31402|1*2294346
BinW64/dps_pulse_gen_iopll=3*1219390
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|31402
SLP=3*1221359
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|dcf3223fbf576735da2dbf44850d0427075ea811356fbf6bb75ec8d350239d952a4c59e4f3dc86c349b0276cad2e6e18

[fourteennm_altera_iopll]
A/fourteennm_altera_iopll=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|31619|1*2318646
BinW64/fourteennm_altera_iopll=3*1242092
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|31619
SLP=3*1253384
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|9f702fdca44328f195d6b2cea4eba6734aadad3656f8641adc5b9c86efb50f1d26527262ddaa47cb266f3a3c4d9b973a953a9c16892cc8c1af205c48efb2d2c4

[fourteennm_iopll_functions]
A/fourteennm_iopll_functions=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|32218|1*2367672
BinW64/fourteennm_iopll_functions=3*1258913
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|32218
SLP=3*1265013
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|b1c033c860e228986cb87ac4f743a29b5ecb52ffcae0b3fec7c379ce7be5fca9967e346439010b84a5e999a91ad08851e198cf2b0c0ef318cbd3877f5cf1bb88

[fourteennm_simple_iopll]
A/fourteennm_simple_iopll=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|32330|1*2377380
BinW64/fourteennm_simple_iopll=3*1267159
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|32330
SLP=3*1302919
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|1fe910a479a5a1a34b86bfc04076af0b7717c5d01034507b9d2e8db09044273b26527262ddaa47cb266f3a3c4d9b973ae29aad6106f8328e52285c35638ae360

[fourteennm_sub_iopll]
A/fourteennm_sub_iopll=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|32697|1*2401049
BinW64/fourteennm_sub_iopll=3*1306053
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|32697
SLP=3*1342784
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|2b9044f0dd65265393bbb9b7fa7742038a8c47bbf95ce256e5487c93b9502978923383ce2bfa801da39f3959d59a1280

[generic_14nm_mlab_cell_impl]
A/generic_14nm_mlab_cell_impl=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|5324|1*244514
BinW64/generic_14nm_mlab_cell_impl=3*210789
D/generic_14nm_mlab_cell_impl=4*3557
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|5324
SLP=3*213321
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|56969c4ccc192ee64b7805f7a9f1f78cdc608a1501940645841e27474ba564e1f0da008b10ef8cbbbe65b3ffda97216b19b36365a55ac402d3e012cd1385c299

[generic_28nm_hp_mlab_cell_impl]
A/generic_28nm_hp_mlab_cell_impl=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|4812|1*218376
BinW64/generic_28nm_hp_mlab_cell_impl=3*199683
D/generic_28nm_hp_mlab_cell_impl=4*1889
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|4812
SLP=3*201974
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|702e305c916e3158e6646fc05400c35466069cd730bdc5ab16b7379113774338ef6bbafecc91f66a2c89f3b4e63e3a365342b8ff74b586efcb53f61bffe9fe33

[generic_28nm_lc_mlab_cell_impl]
A/generic_28nm_lc_mlab_cell_impl=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|5062|1*230741
BinW64/generic_28nm_lc_mlab_cell_impl=3*203439
D/generic_28nm_lc_mlab_cell_impl=4*2094
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|5062
SLP=3*205979
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|702e305c916e3158e6646fc05400c3544eeeadd94627974712dfac50249c3f8cafc11e4136c3080cb891f4735b69a795ff918ff0440e501a415bdfe08e70a7da

[generic_cdr]
A/generic_cdr=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|2394|1*82757
BinW64/generic_cdr=3*101397
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|2394
SLP=3*116794
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|35a29372f7da8af3701f8467fe49a29b6efad686b41b9efc536ff6ebd5f870e8b6a22660324f90934f3ecd6952ea922d

[generic_device_pll]
A/generic_device_pll=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|5597|1*259384
BinW64/generic_device_pll=3*219096
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|5597
SLP=3*230478
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|200d349f5933710ec7419960833cb258eaa7848bdec4831fd0755f3bb5f5a3093448e7ffb92823f8bfd6d1f5f88c43dc

[generic_m10k]
A/generic_m10k=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|4269|1*184140
BinW64/generic_m10k=3*183554
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|4269
SLP=3*184795
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|8670028024a233579bedb09a860ebf25262e7a029138bf2d4e47d58412db99afb96f3f58b35bc1ff5a8ea73a52650908

[generic_m20k]
A/generic_m20k=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|4038|1*165519
BinW64/generic_m20k=3*181730
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|4038
SLP=3*183052
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|4450a0b0a36e476a34cc9e4058b5b39810882923f8dc415d873d7c553aafba4017a76f93388454ea2aa0d8d36cf57f3d

[generic_mux]
A/generic_mux=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|5585|1*258203
BinW64/generic_mux=3*218403
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|5585
SLP=3*218910
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|35844692dc68d1db79f630dc80f13bdb9382e2f0c4f8e87e7d1d2f0f3e5bd6b754406bc8a158cf6e880634c7841cd3de

[generic_pll]
A/generic_pll=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|1605|1*39288
BinW64/generic_pll=3*54238
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|1605
SLP=3*88683
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|82a108f7f6d62739af8f54cd3ea3c04eb50ea2fcdce9f3ce1568f0902d4752b0f8aa4d0ba6d6673f80b2184236dd14b9

[iopll_bootstrap]
A/iopll_bootstrap=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|34306|1*2305261
BinW64/iopll_bootstrap=3*1226516
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|34306
SLP=3*1236270
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|77e10af014ff3e8fdfd3e6c459965f3325130292b6c1a8538a70cdfa41b7663c7bcc9e79fc21ec1c05f9aee3e1b34f00

[twentynm_iopll_arlol]
A/twentynm_iopll_arlol=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|31462|1*2300674
BinW64/twentynm_iopll_arlol=3*1222893
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|31462
SLP=3*1225326
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|59ac37ddb8fa07d450e5254f35eb55e6b3d0aa5b087ae9d2c97d89e47c840fd1310dae59d08bc6829e257a28db994f5c

[twentynm_iopll_ip]
A/twentynm_iopll_ip=22|../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|33519|1*2182960
BinW64/twentynm_iopll_ip=3*1199584
R=../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/altera_lnsim.sv|33519
SLP=3*1202828
Version=13.0.376.8320 (Windows64)|0000000b789cd32d2e33ca3655d04d494a070014040363|59ac37ddb8fa07d450e5254f35eb55e6a28fcbca8fb46ca1c3e8622beaf81362ace6b5a3de7411c75b4476ca8f745c1b

[~U]
$root=12|0*0|
ALTERA_LNSIM_MEMORY_INITIALIZATION=12|0*37269|
altera_arriav_pll=12|0*46751|
altera_arriavgz_pll=12|0*54936|
altera_cyclonev_pll=12|0*63127|
altera_generic_pll_functions=12|0*5894||0x40000000
altera_iopll=12|0*74327||0x10
altera_iopll_rotation_lcells=12|0*75887|
altera_lnsim_components=3|0*305185|0*305337
altera_lnsim_functions=12|0*678||0x40000000
altera_mult_add=12|0*17420||0x10
altera_mult_add_rtl=12|0*20601|
altera_pll=12|0*68972||0x10
altera_pll_dps_lcell_comb=12|0*71981|
altera_pll_reconfig_tasks=12|0*31047||0x10
altera_stratixv_pll=12|0*38561|
altera_syncram=12|0*35814||0x10
altera_syncram_forwarding_logic=12|0*38177|
ama_adder_function=12|0*27985|
ama_chainout_adder_accumulator_function=12|0*29316|
ama_coef_reg_ext_function=12|0*25225|
ama_data_split_reg_ext_function=12|0*24539|
ama_dynamic_signed_function=12|0*30222|
ama_latency_function=12|0*24176|
ama_multiplier_function=12|0*27332|
ama_preadder_function=12|0*26533|
ama_register_function=12|0*23818|
ama_register_with_ext_function=12|0*30574|
ama_scanchain=12|0*25971|
ama_signed_extension_function=12|0*29878|
ama_systolic_adder_function=12|0*28642|
common_14nm_lutram_register=12|0*16186|
common_28nm_lutram_register=12|0*15180|
common_28nm_mlab_cell_core=12|0*12532|
common_28nm_mlab_cell_pulse_generator=12|0*11992|
common_28nm_mlab_latch=12|0*12259|
common_28nm_ram_block=12|0*8494|
common_28nm_ram_pulse_generator=12|0*7866|
common_28nm_ram_register=12|0*8173|
common_porta_latches=12|0*13106||0x10
common_porta_registers=12|0*14128|
dprio_init=12|0*71666|
dps_extra_kick=12|0*71333|
dps_pulse_gen=12|0*71064|
dps_pulse_gen_fourteennm_iopll=12|0*78152|
dps_pulse_gen_iopll=12|0*75528|
fourteennm_altera_iopll=12|0*76897||0x10
fourteennm_iopll_functions=12|0*78530||0x40000000
fourteennm_simple_iopll=12|0*79646||0x10
fourteennm_sub_iopll=12|0*80749|
generic_14nm_mlab_cell_impl=12|0*15535||0x10
generic_28nm_hp_mlab_cell_impl=12|0*13472||0x10
generic_28nm_lc_mlab_cell_impl=12|0*14520||0x10
generic_cdr=12|0*7330||0x10
generic_device_pll=12|0*16757||0x10
generic_m10k=12|0*10994||0x10
generic_m20k=12|0*9975||0x10
generic_mux=12|0*16541||0x10
generic_pll=12|0*6454|
iopll_bootstrap=12|0*76484|
twentynm_iopll_arlol=12|0*76210|
twentynm_iopll_ip=12|0*72299|
